
VibeCheck.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001d460  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001290  0801d730  0801d730  0001e730  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0801e9c0  0801e9c0  0001f9c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0801e9c8  0801e9c8  0001f9c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0801e9cc  0801e9cc  0001f9cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000002fc  24000000  0801e9d0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000180ec  240002fc  0801eccc  000202fc  2**2
                  ALLOC
  8 ._user_heap_stack 00000c00  240183e8  0801eccc  000203e8  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000202fc  2**0
                  CONTENTS, READONLY
 10 .debug_info   0003a690  00000000  00000000  0002032a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00007473  00000000  00000000  0005a9ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00002920  00000000  00000000  00061e30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00001fdb  00000000  00000000  00064750  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003e66f  00000000  00000000  0006672b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0003c2d1  00000000  00000000  000a4d9a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001731ee  00000000  00000000  000e106b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  00254259  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000c508  00000000  00000000  0025429c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_loclists 000000a6  00000000  00000000  002607a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 00000067  00000000  00000000  0026084a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	240002fc 	.word	0x240002fc
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0801d718 	.word	0x0801d718

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	24000300 	.word	0x24000300
 800030c:	0801d718 	.word	0x0801d718

08000310 <strcmp>:
 8000310:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000314:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000318:	2a01      	cmp	r2, #1
 800031a:	bf28      	it	cs
 800031c:	429a      	cmpcs	r2, r3
 800031e:	d0f7      	beq.n	8000310 <strcmp>
 8000320:	1ad0      	subs	r0, r2, r3
 8000322:	4770      	bx	lr
	...

08000330 <memchr>:
 8000330:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000334:	2a10      	cmp	r2, #16
 8000336:	db2b      	blt.n	8000390 <memchr+0x60>
 8000338:	f010 0f07 	tst.w	r0, #7
 800033c:	d008      	beq.n	8000350 <memchr+0x20>
 800033e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000342:	3a01      	subs	r2, #1
 8000344:	428b      	cmp	r3, r1
 8000346:	d02d      	beq.n	80003a4 <memchr+0x74>
 8000348:	f010 0f07 	tst.w	r0, #7
 800034c:	b342      	cbz	r2, 80003a0 <memchr+0x70>
 800034e:	d1f6      	bne.n	800033e <memchr+0xe>
 8000350:	b4f0      	push	{r4, r5, r6, r7}
 8000352:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000356:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800035a:	f022 0407 	bic.w	r4, r2, #7
 800035e:	f07f 0700 	mvns.w	r7, #0
 8000362:	2300      	movs	r3, #0
 8000364:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000368:	3c08      	subs	r4, #8
 800036a:	ea85 0501 	eor.w	r5, r5, r1
 800036e:	ea86 0601 	eor.w	r6, r6, r1
 8000372:	fa85 f547 	uadd8	r5, r5, r7
 8000376:	faa3 f587 	sel	r5, r3, r7
 800037a:	fa86 f647 	uadd8	r6, r6, r7
 800037e:	faa5 f687 	sel	r6, r5, r7
 8000382:	b98e      	cbnz	r6, 80003a8 <memchr+0x78>
 8000384:	d1ee      	bne.n	8000364 <memchr+0x34>
 8000386:	bcf0      	pop	{r4, r5, r6, r7}
 8000388:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800038c:	f002 0207 	and.w	r2, r2, #7
 8000390:	b132      	cbz	r2, 80003a0 <memchr+0x70>
 8000392:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000396:	3a01      	subs	r2, #1
 8000398:	ea83 0301 	eor.w	r3, r3, r1
 800039c:	b113      	cbz	r3, 80003a4 <memchr+0x74>
 800039e:	d1f8      	bne.n	8000392 <memchr+0x62>
 80003a0:	2000      	movs	r0, #0
 80003a2:	4770      	bx	lr
 80003a4:	3801      	subs	r0, #1
 80003a6:	4770      	bx	lr
 80003a8:	2d00      	cmp	r5, #0
 80003aa:	bf06      	itte	eq
 80003ac:	4635      	moveq	r5, r6
 80003ae:	3803      	subeq	r0, #3
 80003b0:	3807      	subne	r0, #7
 80003b2:	f015 0f01 	tst.w	r5, #1
 80003b6:	d107      	bne.n	80003c8 <memchr+0x98>
 80003b8:	3001      	adds	r0, #1
 80003ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80003be:	bf02      	ittt	eq
 80003c0:	3001      	addeq	r0, #1
 80003c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003c6:	3001      	addeq	r0, #1
 80003c8:	bcf0      	pop	{r4, r5, r6, r7}
 80003ca:	3801      	subs	r0, #1
 80003cc:	4770      	bx	lr
 80003ce:	bf00      	nop

080003d0 <strlen>:
 80003d0:	4603      	mov	r3, r0
 80003d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80003d6:	2a00      	cmp	r2, #0
 80003d8:	d1fb      	bne.n	80003d2 <strlen+0x2>
 80003da:	1a18      	subs	r0, r3, r0
 80003dc:	3801      	subs	r0, #1
 80003de:	4770      	bx	lr

080003e0 <__aeabi_drsub>:
 80003e0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80003e4:	e002      	b.n	80003ec <__adddf3>
 80003e6:	bf00      	nop

080003e8 <__aeabi_dsub>:
 80003e8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080003ec <__adddf3>:
 80003ec:	b530      	push	{r4, r5, lr}
 80003ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003f6:	ea94 0f05 	teq	r4, r5
 80003fa:	bf08      	it	eq
 80003fc:	ea90 0f02 	teqeq	r0, r2
 8000400:	bf1f      	itttt	ne
 8000402:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000406:	ea55 0c02 	orrsne.w	ip, r5, r2
 800040a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800040e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000412:	f000 80e2 	beq.w	80005da <__adddf3+0x1ee>
 8000416:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800041a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800041e:	bfb8      	it	lt
 8000420:	426d      	neglt	r5, r5
 8000422:	dd0c      	ble.n	800043e <__adddf3+0x52>
 8000424:	442c      	add	r4, r5
 8000426:	ea80 0202 	eor.w	r2, r0, r2
 800042a:	ea81 0303 	eor.w	r3, r1, r3
 800042e:	ea82 0000 	eor.w	r0, r2, r0
 8000432:	ea83 0101 	eor.w	r1, r3, r1
 8000436:	ea80 0202 	eor.w	r2, r0, r2
 800043a:	ea81 0303 	eor.w	r3, r1, r3
 800043e:	2d36      	cmp	r5, #54	@ 0x36
 8000440:	bf88      	it	hi
 8000442:	bd30      	pophi	{r4, r5, pc}
 8000444:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000448:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800044c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000450:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000454:	d002      	beq.n	800045c <__adddf3+0x70>
 8000456:	4240      	negs	r0, r0
 8000458:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800045c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000460:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000464:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000468:	d002      	beq.n	8000470 <__adddf3+0x84>
 800046a:	4252      	negs	r2, r2
 800046c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000470:	ea94 0f05 	teq	r4, r5
 8000474:	f000 80a7 	beq.w	80005c6 <__adddf3+0x1da>
 8000478:	f1a4 0401 	sub.w	r4, r4, #1
 800047c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000480:	db0d      	blt.n	800049e <__adddf3+0xb2>
 8000482:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000486:	fa22 f205 	lsr.w	r2, r2, r5
 800048a:	1880      	adds	r0, r0, r2
 800048c:	f141 0100 	adc.w	r1, r1, #0
 8000490:	fa03 f20e 	lsl.w	r2, r3, lr
 8000494:	1880      	adds	r0, r0, r2
 8000496:	fa43 f305 	asr.w	r3, r3, r5
 800049a:	4159      	adcs	r1, r3
 800049c:	e00e      	b.n	80004bc <__adddf3+0xd0>
 800049e:	f1a5 0520 	sub.w	r5, r5, #32
 80004a2:	f10e 0e20 	add.w	lr, lr, #32
 80004a6:	2a01      	cmp	r2, #1
 80004a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80004ac:	bf28      	it	cs
 80004ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80004b2:	fa43 f305 	asr.w	r3, r3, r5
 80004b6:	18c0      	adds	r0, r0, r3
 80004b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80004bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004c0:	d507      	bpl.n	80004d2 <__adddf3+0xe6>
 80004c2:	f04f 0e00 	mov.w	lr, #0
 80004c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80004ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80004ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80004d2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80004d6:	d31b      	bcc.n	8000510 <__adddf3+0x124>
 80004d8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80004dc:	d30c      	bcc.n	80004f8 <__adddf3+0x10c>
 80004de:	0849      	lsrs	r1, r1, #1
 80004e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80004e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004e8:	f104 0401 	add.w	r4, r4, #1
 80004ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004f0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004f4:	f080 809a 	bcs.w	800062c <__adddf3+0x240>
 80004f8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004fc:	bf08      	it	eq
 80004fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000502:	f150 0000 	adcs.w	r0, r0, #0
 8000506:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800050a:	ea41 0105 	orr.w	r1, r1, r5
 800050e:	bd30      	pop	{r4, r5, pc}
 8000510:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000514:	4140      	adcs	r0, r0
 8000516:	eb41 0101 	adc.w	r1, r1, r1
 800051a:	3c01      	subs	r4, #1
 800051c:	bf28      	it	cs
 800051e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000522:	d2e9      	bcs.n	80004f8 <__adddf3+0x10c>
 8000524:	f091 0f00 	teq	r1, #0
 8000528:	bf04      	itt	eq
 800052a:	4601      	moveq	r1, r0
 800052c:	2000      	moveq	r0, #0
 800052e:	fab1 f381 	clz	r3, r1
 8000532:	bf08      	it	eq
 8000534:	3320      	addeq	r3, #32
 8000536:	f1a3 030b 	sub.w	r3, r3, #11
 800053a:	f1b3 0220 	subs.w	r2, r3, #32
 800053e:	da0c      	bge.n	800055a <__adddf3+0x16e>
 8000540:	320c      	adds	r2, #12
 8000542:	dd08      	ble.n	8000556 <__adddf3+0x16a>
 8000544:	f102 0c14 	add.w	ip, r2, #20
 8000548:	f1c2 020c 	rsb	r2, r2, #12
 800054c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000550:	fa21 f102 	lsr.w	r1, r1, r2
 8000554:	e00c      	b.n	8000570 <__adddf3+0x184>
 8000556:	f102 0214 	add.w	r2, r2, #20
 800055a:	bfd8      	it	le
 800055c:	f1c2 0c20 	rsble	ip, r2, #32
 8000560:	fa01 f102 	lsl.w	r1, r1, r2
 8000564:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000568:	bfdc      	itt	le
 800056a:	ea41 010c 	orrle.w	r1, r1, ip
 800056e:	4090      	lslle	r0, r2
 8000570:	1ae4      	subs	r4, r4, r3
 8000572:	bfa2      	ittt	ge
 8000574:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000578:	4329      	orrge	r1, r5
 800057a:	bd30      	popge	{r4, r5, pc}
 800057c:	ea6f 0404 	mvn.w	r4, r4
 8000580:	3c1f      	subs	r4, #31
 8000582:	da1c      	bge.n	80005be <__adddf3+0x1d2>
 8000584:	340c      	adds	r4, #12
 8000586:	dc0e      	bgt.n	80005a6 <__adddf3+0x1ba>
 8000588:	f104 0414 	add.w	r4, r4, #20
 800058c:	f1c4 0220 	rsb	r2, r4, #32
 8000590:	fa20 f004 	lsr.w	r0, r0, r4
 8000594:	fa01 f302 	lsl.w	r3, r1, r2
 8000598:	ea40 0003 	orr.w	r0, r0, r3
 800059c:	fa21 f304 	lsr.w	r3, r1, r4
 80005a0:	ea45 0103 	orr.w	r1, r5, r3
 80005a4:	bd30      	pop	{r4, r5, pc}
 80005a6:	f1c4 040c 	rsb	r4, r4, #12
 80005aa:	f1c4 0220 	rsb	r2, r4, #32
 80005ae:	fa20 f002 	lsr.w	r0, r0, r2
 80005b2:	fa01 f304 	lsl.w	r3, r1, r4
 80005b6:	ea40 0003 	orr.w	r0, r0, r3
 80005ba:	4629      	mov	r1, r5
 80005bc:	bd30      	pop	{r4, r5, pc}
 80005be:	fa21 f004 	lsr.w	r0, r1, r4
 80005c2:	4629      	mov	r1, r5
 80005c4:	bd30      	pop	{r4, r5, pc}
 80005c6:	f094 0f00 	teq	r4, #0
 80005ca:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80005ce:	bf06      	itte	eq
 80005d0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80005d4:	3401      	addeq	r4, #1
 80005d6:	3d01      	subne	r5, #1
 80005d8:	e74e      	b.n	8000478 <__adddf3+0x8c>
 80005da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005de:	bf18      	it	ne
 80005e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005e4:	d029      	beq.n	800063a <__adddf3+0x24e>
 80005e6:	ea94 0f05 	teq	r4, r5
 80005ea:	bf08      	it	eq
 80005ec:	ea90 0f02 	teqeq	r0, r2
 80005f0:	d005      	beq.n	80005fe <__adddf3+0x212>
 80005f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005f6:	bf04      	itt	eq
 80005f8:	4619      	moveq	r1, r3
 80005fa:	4610      	moveq	r0, r2
 80005fc:	bd30      	pop	{r4, r5, pc}
 80005fe:	ea91 0f03 	teq	r1, r3
 8000602:	bf1e      	ittt	ne
 8000604:	2100      	movne	r1, #0
 8000606:	2000      	movne	r0, #0
 8000608:	bd30      	popne	{r4, r5, pc}
 800060a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800060e:	d105      	bne.n	800061c <__adddf3+0x230>
 8000610:	0040      	lsls	r0, r0, #1
 8000612:	4149      	adcs	r1, r1
 8000614:	bf28      	it	cs
 8000616:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800061a:	bd30      	pop	{r4, r5, pc}
 800061c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000620:	bf3c      	itt	cc
 8000622:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000626:	bd30      	popcc	{r4, r5, pc}
 8000628:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800062c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000630:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000634:	f04f 0000 	mov.w	r0, #0
 8000638:	bd30      	pop	{r4, r5, pc}
 800063a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800063e:	bf1a      	itte	ne
 8000640:	4619      	movne	r1, r3
 8000642:	4610      	movne	r0, r2
 8000644:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000648:	bf1c      	itt	ne
 800064a:	460b      	movne	r3, r1
 800064c:	4602      	movne	r2, r0
 800064e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000652:	bf06      	itte	eq
 8000654:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000658:	ea91 0f03 	teqeq	r1, r3
 800065c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000660:	bd30      	pop	{r4, r5, pc}
 8000662:	bf00      	nop

08000664 <__aeabi_ui2d>:
 8000664:	f090 0f00 	teq	r0, #0
 8000668:	bf04      	itt	eq
 800066a:	2100      	moveq	r1, #0
 800066c:	4770      	bxeq	lr
 800066e:	b530      	push	{r4, r5, lr}
 8000670:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000674:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000678:	f04f 0500 	mov.w	r5, #0
 800067c:	f04f 0100 	mov.w	r1, #0
 8000680:	e750      	b.n	8000524 <__adddf3+0x138>
 8000682:	bf00      	nop

08000684 <__aeabi_i2d>:
 8000684:	f090 0f00 	teq	r0, #0
 8000688:	bf04      	itt	eq
 800068a:	2100      	moveq	r1, #0
 800068c:	4770      	bxeq	lr
 800068e:	b530      	push	{r4, r5, lr}
 8000690:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000694:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000698:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800069c:	bf48      	it	mi
 800069e:	4240      	negmi	r0, r0
 80006a0:	f04f 0100 	mov.w	r1, #0
 80006a4:	e73e      	b.n	8000524 <__adddf3+0x138>
 80006a6:	bf00      	nop

080006a8 <__aeabi_f2d>:
 80006a8:	0042      	lsls	r2, r0, #1
 80006aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80006ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80006b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80006b6:	bf1f      	itttt	ne
 80006b8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80006bc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80006c0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80006c4:	4770      	bxne	lr
 80006c6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80006ca:	bf08      	it	eq
 80006cc:	4770      	bxeq	lr
 80006ce:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80006d2:	bf04      	itt	eq
 80006d4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80006d8:	4770      	bxeq	lr
 80006da:	b530      	push	{r4, r5, lr}
 80006dc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80006e0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006e4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006e8:	e71c      	b.n	8000524 <__adddf3+0x138>
 80006ea:	bf00      	nop

080006ec <__aeabi_ul2d>:
 80006ec:	ea50 0201 	orrs.w	r2, r0, r1
 80006f0:	bf08      	it	eq
 80006f2:	4770      	bxeq	lr
 80006f4:	b530      	push	{r4, r5, lr}
 80006f6:	f04f 0500 	mov.w	r5, #0
 80006fa:	e00a      	b.n	8000712 <__aeabi_l2d+0x16>

080006fc <__aeabi_l2d>:
 80006fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000700:	bf08      	it	eq
 8000702:	4770      	bxeq	lr
 8000704:	b530      	push	{r4, r5, lr}
 8000706:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800070a:	d502      	bpl.n	8000712 <__aeabi_l2d+0x16>
 800070c:	4240      	negs	r0, r0
 800070e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000712:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000716:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800071a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800071e:	f43f aed8 	beq.w	80004d2 <__adddf3+0xe6>
 8000722:	f04f 0203 	mov.w	r2, #3
 8000726:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800072a:	bf18      	it	ne
 800072c:	3203      	addne	r2, #3
 800072e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000732:	bf18      	it	ne
 8000734:	3203      	addne	r2, #3
 8000736:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800073a:	f1c2 0320 	rsb	r3, r2, #32
 800073e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000742:	fa20 f002 	lsr.w	r0, r0, r2
 8000746:	fa01 fe03 	lsl.w	lr, r1, r3
 800074a:	ea40 000e 	orr.w	r0, r0, lr
 800074e:	fa21 f102 	lsr.w	r1, r1, r2
 8000752:	4414      	add	r4, r2
 8000754:	e6bd      	b.n	80004d2 <__adddf3+0xe6>
 8000756:	bf00      	nop

08000758 <__aeabi_uldivmod>:
 8000758:	b953      	cbnz	r3, 8000770 <__aeabi_uldivmod+0x18>
 800075a:	b94a      	cbnz	r2, 8000770 <__aeabi_uldivmod+0x18>
 800075c:	2900      	cmp	r1, #0
 800075e:	bf08      	it	eq
 8000760:	2800      	cmpeq	r0, #0
 8000762:	bf1c      	itt	ne
 8000764:	f04f 31ff 	movne.w	r1, #4294967295
 8000768:	f04f 30ff 	movne.w	r0, #4294967295
 800076c:	f000 b9a2 	b.w	8000ab4 <__aeabi_idiv0>
 8000770:	f1ad 0c08 	sub.w	ip, sp, #8
 8000774:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000778:	f000 f83e 	bl	80007f8 <__udivmoddi4>
 800077c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000780:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000784:	b004      	add	sp, #16
 8000786:	4770      	bx	lr

08000788 <__aeabi_d2lz>:
 8000788:	b508      	push	{r3, lr}
 800078a:	4602      	mov	r2, r0
 800078c:	460b      	mov	r3, r1
 800078e:	ec43 2b17 	vmov	d7, r2, r3
 8000792:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000796:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800079a:	d403      	bmi.n	80007a4 <__aeabi_d2lz+0x1c>
 800079c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80007a0:	f000 b80a 	b.w	80007b8 <__aeabi_d2ulz>
 80007a4:	eeb1 7b47 	vneg.f64	d7, d7
 80007a8:	ec51 0b17 	vmov	r0, r1, d7
 80007ac:	f000 f804 	bl	80007b8 <__aeabi_d2ulz>
 80007b0:	4240      	negs	r0, r0
 80007b2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007b6:	bd08      	pop	{r3, pc}

080007b8 <__aeabi_d2ulz>:
 80007b8:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 80007e8 <__aeabi_d2ulz+0x30>
 80007bc:	ec41 0b17 	vmov	d7, r0, r1
 80007c0:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 80007f0 <__aeabi_d2ulz+0x38>
 80007c4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80007c8:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 80007cc:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80007d0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80007d4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80007d8:	ee16 1a10 	vmov	r1, s12
 80007dc:	ee17 0a90 	vmov	r0, s15
 80007e0:	4770      	bx	lr
 80007e2:	bf00      	nop
 80007e4:	f3af 8000 	nop.w
 80007e8:	00000000 	.word	0x00000000
 80007ec:	3df00000 	.word	0x3df00000
 80007f0:	00000000 	.word	0x00000000
 80007f4:	41f00000 	.word	0x41f00000

080007f8 <__udivmoddi4>:
 80007f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007fc:	9d08      	ldr	r5, [sp, #32]
 80007fe:	460c      	mov	r4, r1
 8000800:	2b00      	cmp	r3, #0
 8000802:	d14e      	bne.n	80008a2 <__udivmoddi4+0xaa>
 8000804:	4694      	mov	ip, r2
 8000806:	458c      	cmp	ip, r1
 8000808:	4686      	mov	lr, r0
 800080a:	fab2 f282 	clz	r2, r2
 800080e:	d962      	bls.n	80008d6 <__udivmoddi4+0xde>
 8000810:	b14a      	cbz	r2, 8000826 <__udivmoddi4+0x2e>
 8000812:	f1c2 0320 	rsb	r3, r2, #32
 8000816:	4091      	lsls	r1, r2
 8000818:	fa20 f303 	lsr.w	r3, r0, r3
 800081c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000820:	4319      	orrs	r1, r3
 8000822:	fa00 fe02 	lsl.w	lr, r0, r2
 8000826:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800082a:	fa1f f68c 	uxth.w	r6, ip
 800082e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000832:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000836:	fb07 1114 	mls	r1, r7, r4, r1
 800083a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800083e:	fb04 f106 	mul.w	r1, r4, r6
 8000842:	4299      	cmp	r1, r3
 8000844:	d90a      	bls.n	800085c <__udivmoddi4+0x64>
 8000846:	eb1c 0303 	adds.w	r3, ip, r3
 800084a:	f104 30ff 	add.w	r0, r4, #4294967295
 800084e:	f080 8112 	bcs.w	8000a76 <__udivmoddi4+0x27e>
 8000852:	4299      	cmp	r1, r3
 8000854:	f240 810f 	bls.w	8000a76 <__udivmoddi4+0x27e>
 8000858:	3c02      	subs	r4, #2
 800085a:	4463      	add	r3, ip
 800085c:	1a59      	subs	r1, r3, r1
 800085e:	fa1f f38e 	uxth.w	r3, lr
 8000862:	fbb1 f0f7 	udiv	r0, r1, r7
 8000866:	fb07 1110 	mls	r1, r7, r0, r1
 800086a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800086e:	fb00 f606 	mul.w	r6, r0, r6
 8000872:	429e      	cmp	r6, r3
 8000874:	d90a      	bls.n	800088c <__udivmoddi4+0x94>
 8000876:	eb1c 0303 	adds.w	r3, ip, r3
 800087a:	f100 31ff 	add.w	r1, r0, #4294967295
 800087e:	f080 80fc 	bcs.w	8000a7a <__udivmoddi4+0x282>
 8000882:	429e      	cmp	r6, r3
 8000884:	f240 80f9 	bls.w	8000a7a <__udivmoddi4+0x282>
 8000888:	4463      	add	r3, ip
 800088a:	3802      	subs	r0, #2
 800088c:	1b9b      	subs	r3, r3, r6
 800088e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000892:	2100      	movs	r1, #0
 8000894:	b11d      	cbz	r5, 800089e <__udivmoddi4+0xa6>
 8000896:	40d3      	lsrs	r3, r2
 8000898:	2200      	movs	r2, #0
 800089a:	e9c5 3200 	strd	r3, r2, [r5]
 800089e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80008a2:	428b      	cmp	r3, r1
 80008a4:	d905      	bls.n	80008b2 <__udivmoddi4+0xba>
 80008a6:	b10d      	cbz	r5, 80008ac <__udivmoddi4+0xb4>
 80008a8:	e9c5 0100 	strd	r0, r1, [r5]
 80008ac:	2100      	movs	r1, #0
 80008ae:	4608      	mov	r0, r1
 80008b0:	e7f5      	b.n	800089e <__udivmoddi4+0xa6>
 80008b2:	fab3 f183 	clz	r1, r3
 80008b6:	2900      	cmp	r1, #0
 80008b8:	d146      	bne.n	8000948 <__udivmoddi4+0x150>
 80008ba:	42a3      	cmp	r3, r4
 80008bc:	d302      	bcc.n	80008c4 <__udivmoddi4+0xcc>
 80008be:	4290      	cmp	r0, r2
 80008c0:	f0c0 80f0 	bcc.w	8000aa4 <__udivmoddi4+0x2ac>
 80008c4:	1a86      	subs	r6, r0, r2
 80008c6:	eb64 0303 	sbc.w	r3, r4, r3
 80008ca:	2001      	movs	r0, #1
 80008cc:	2d00      	cmp	r5, #0
 80008ce:	d0e6      	beq.n	800089e <__udivmoddi4+0xa6>
 80008d0:	e9c5 6300 	strd	r6, r3, [r5]
 80008d4:	e7e3      	b.n	800089e <__udivmoddi4+0xa6>
 80008d6:	2a00      	cmp	r2, #0
 80008d8:	f040 8090 	bne.w	80009fc <__udivmoddi4+0x204>
 80008dc:	eba1 040c 	sub.w	r4, r1, ip
 80008e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80008e4:	fa1f f78c 	uxth.w	r7, ip
 80008e8:	2101      	movs	r1, #1
 80008ea:	fbb4 f6f8 	udiv	r6, r4, r8
 80008ee:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80008f2:	fb08 4416 	mls	r4, r8, r6, r4
 80008f6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80008fa:	fb07 f006 	mul.w	r0, r7, r6
 80008fe:	4298      	cmp	r0, r3
 8000900:	d908      	bls.n	8000914 <__udivmoddi4+0x11c>
 8000902:	eb1c 0303 	adds.w	r3, ip, r3
 8000906:	f106 34ff 	add.w	r4, r6, #4294967295
 800090a:	d202      	bcs.n	8000912 <__udivmoddi4+0x11a>
 800090c:	4298      	cmp	r0, r3
 800090e:	f200 80cd 	bhi.w	8000aac <__udivmoddi4+0x2b4>
 8000912:	4626      	mov	r6, r4
 8000914:	1a1c      	subs	r4, r3, r0
 8000916:	fa1f f38e 	uxth.w	r3, lr
 800091a:	fbb4 f0f8 	udiv	r0, r4, r8
 800091e:	fb08 4410 	mls	r4, r8, r0, r4
 8000922:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000926:	fb00 f707 	mul.w	r7, r0, r7
 800092a:	429f      	cmp	r7, r3
 800092c:	d908      	bls.n	8000940 <__udivmoddi4+0x148>
 800092e:	eb1c 0303 	adds.w	r3, ip, r3
 8000932:	f100 34ff 	add.w	r4, r0, #4294967295
 8000936:	d202      	bcs.n	800093e <__udivmoddi4+0x146>
 8000938:	429f      	cmp	r7, r3
 800093a:	f200 80b0 	bhi.w	8000a9e <__udivmoddi4+0x2a6>
 800093e:	4620      	mov	r0, r4
 8000940:	1bdb      	subs	r3, r3, r7
 8000942:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000946:	e7a5      	b.n	8000894 <__udivmoddi4+0x9c>
 8000948:	f1c1 0620 	rsb	r6, r1, #32
 800094c:	408b      	lsls	r3, r1
 800094e:	fa22 f706 	lsr.w	r7, r2, r6
 8000952:	431f      	orrs	r7, r3
 8000954:	fa20 fc06 	lsr.w	ip, r0, r6
 8000958:	fa04 f301 	lsl.w	r3, r4, r1
 800095c:	ea43 030c 	orr.w	r3, r3, ip
 8000960:	40f4      	lsrs	r4, r6
 8000962:	fa00 f801 	lsl.w	r8, r0, r1
 8000966:	0c38      	lsrs	r0, r7, #16
 8000968:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800096c:	fbb4 fef0 	udiv	lr, r4, r0
 8000970:	fa1f fc87 	uxth.w	ip, r7
 8000974:	fb00 441e 	mls	r4, r0, lr, r4
 8000978:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800097c:	fb0e f90c 	mul.w	r9, lr, ip
 8000980:	45a1      	cmp	r9, r4
 8000982:	fa02 f201 	lsl.w	r2, r2, r1
 8000986:	d90a      	bls.n	800099e <__udivmoddi4+0x1a6>
 8000988:	193c      	adds	r4, r7, r4
 800098a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800098e:	f080 8084 	bcs.w	8000a9a <__udivmoddi4+0x2a2>
 8000992:	45a1      	cmp	r9, r4
 8000994:	f240 8081 	bls.w	8000a9a <__udivmoddi4+0x2a2>
 8000998:	f1ae 0e02 	sub.w	lr, lr, #2
 800099c:	443c      	add	r4, r7
 800099e:	eba4 0409 	sub.w	r4, r4, r9
 80009a2:	fa1f f983 	uxth.w	r9, r3
 80009a6:	fbb4 f3f0 	udiv	r3, r4, r0
 80009aa:	fb00 4413 	mls	r4, r0, r3, r4
 80009ae:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80009b2:	fb03 fc0c 	mul.w	ip, r3, ip
 80009b6:	45a4      	cmp	ip, r4
 80009b8:	d907      	bls.n	80009ca <__udivmoddi4+0x1d2>
 80009ba:	193c      	adds	r4, r7, r4
 80009bc:	f103 30ff 	add.w	r0, r3, #4294967295
 80009c0:	d267      	bcs.n	8000a92 <__udivmoddi4+0x29a>
 80009c2:	45a4      	cmp	ip, r4
 80009c4:	d965      	bls.n	8000a92 <__udivmoddi4+0x29a>
 80009c6:	3b02      	subs	r3, #2
 80009c8:	443c      	add	r4, r7
 80009ca:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80009ce:	fba0 9302 	umull	r9, r3, r0, r2
 80009d2:	eba4 040c 	sub.w	r4, r4, ip
 80009d6:	429c      	cmp	r4, r3
 80009d8:	46ce      	mov	lr, r9
 80009da:	469c      	mov	ip, r3
 80009dc:	d351      	bcc.n	8000a82 <__udivmoddi4+0x28a>
 80009de:	d04e      	beq.n	8000a7e <__udivmoddi4+0x286>
 80009e0:	b155      	cbz	r5, 80009f8 <__udivmoddi4+0x200>
 80009e2:	ebb8 030e 	subs.w	r3, r8, lr
 80009e6:	eb64 040c 	sbc.w	r4, r4, ip
 80009ea:	fa04 f606 	lsl.w	r6, r4, r6
 80009ee:	40cb      	lsrs	r3, r1
 80009f0:	431e      	orrs	r6, r3
 80009f2:	40cc      	lsrs	r4, r1
 80009f4:	e9c5 6400 	strd	r6, r4, [r5]
 80009f8:	2100      	movs	r1, #0
 80009fa:	e750      	b.n	800089e <__udivmoddi4+0xa6>
 80009fc:	f1c2 0320 	rsb	r3, r2, #32
 8000a00:	fa20 f103 	lsr.w	r1, r0, r3
 8000a04:	fa0c fc02 	lsl.w	ip, ip, r2
 8000a08:	fa24 f303 	lsr.w	r3, r4, r3
 8000a0c:	4094      	lsls	r4, r2
 8000a0e:	430c      	orrs	r4, r1
 8000a10:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000a14:	fa00 fe02 	lsl.w	lr, r0, r2
 8000a18:	fa1f f78c 	uxth.w	r7, ip
 8000a1c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000a20:	fb08 3110 	mls	r1, r8, r0, r3
 8000a24:	0c23      	lsrs	r3, r4, #16
 8000a26:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000a2a:	fb00 f107 	mul.w	r1, r0, r7
 8000a2e:	4299      	cmp	r1, r3
 8000a30:	d908      	bls.n	8000a44 <__udivmoddi4+0x24c>
 8000a32:	eb1c 0303 	adds.w	r3, ip, r3
 8000a36:	f100 36ff 	add.w	r6, r0, #4294967295
 8000a3a:	d22c      	bcs.n	8000a96 <__udivmoddi4+0x29e>
 8000a3c:	4299      	cmp	r1, r3
 8000a3e:	d92a      	bls.n	8000a96 <__udivmoddi4+0x29e>
 8000a40:	3802      	subs	r0, #2
 8000a42:	4463      	add	r3, ip
 8000a44:	1a5b      	subs	r3, r3, r1
 8000a46:	b2a4      	uxth	r4, r4
 8000a48:	fbb3 f1f8 	udiv	r1, r3, r8
 8000a4c:	fb08 3311 	mls	r3, r8, r1, r3
 8000a50:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000a54:	fb01 f307 	mul.w	r3, r1, r7
 8000a58:	42a3      	cmp	r3, r4
 8000a5a:	d908      	bls.n	8000a6e <__udivmoddi4+0x276>
 8000a5c:	eb1c 0404 	adds.w	r4, ip, r4
 8000a60:	f101 36ff 	add.w	r6, r1, #4294967295
 8000a64:	d213      	bcs.n	8000a8e <__udivmoddi4+0x296>
 8000a66:	42a3      	cmp	r3, r4
 8000a68:	d911      	bls.n	8000a8e <__udivmoddi4+0x296>
 8000a6a:	3902      	subs	r1, #2
 8000a6c:	4464      	add	r4, ip
 8000a6e:	1ae4      	subs	r4, r4, r3
 8000a70:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000a74:	e739      	b.n	80008ea <__udivmoddi4+0xf2>
 8000a76:	4604      	mov	r4, r0
 8000a78:	e6f0      	b.n	800085c <__udivmoddi4+0x64>
 8000a7a:	4608      	mov	r0, r1
 8000a7c:	e706      	b.n	800088c <__udivmoddi4+0x94>
 8000a7e:	45c8      	cmp	r8, r9
 8000a80:	d2ae      	bcs.n	80009e0 <__udivmoddi4+0x1e8>
 8000a82:	ebb9 0e02 	subs.w	lr, r9, r2
 8000a86:	eb63 0c07 	sbc.w	ip, r3, r7
 8000a8a:	3801      	subs	r0, #1
 8000a8c:	e7a8      	b.n	80009e0 <__udivmoddi4+0x1e8>
 8000a8e:	4631      	mov	r1, r6
 8000a90:	e7ed      	b.n	8000a6e <__udivmoddi4+0x276>
 8000a92:	4603      	mov	r3, r0
 8000a94:	e799      	b.n	80009ca <__udivmoddi4+0x1d2>
 8000a96:	4630      	mov	r0, r6
 8000a98:	e7d4      	b.n	8000a44 <__udivmoddi4+0x24c>
 8000a9a:	46d6      	mov	lr, sl
 8000a9c:	e77f      	b.n	800099e <__udivmoddi4+0x1a6>
 8000a9e:	4463      	add	r3, ip
 8000aa0:	3802      	subs	r0, #2
 8000aa2:	e74d      	b.n	8000940 <__udivmoddi4+0x148>
 8000aa4:	4606      	mov	r6, r0
 8000aa6:	4623      	mov	r3, r4
 8000aa8:	4608      	mov	r0, r1
 8000aaa:	e70f      	b.n	80008cc <__udivmoddi4+0xd4>
 8000aac:	3e02      	subs	r6, #2
 8000aae:	4463      	add	r3, ip
 8000ab0:	e730      	b.n	8000914 <__udivmoddi4+0x11c>
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_idiv0>:
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <LSM6DS3_Init>:

void LSM6DS3_Init(LSM6DS3* sensor, LSM6DS3_Config* config, SPI_HandleTypeDef* spi,  /* set the configuration parameters that need to be set once */
		GPIO_TypeDef* cs_port, uint16_t cs_pin,
		GPIO_TypeDef* int1_port, uint16_t int1_pin,
		GPIO_TypeDef* int2_port, uint16_t int2_pin)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b084      	sub	sp, #16
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	60f8      	str	r0, [r7, #12]
 8000ac0:	60b9      	str	r1, [r7, #8]
 8000ac2:	607a      	str	r2, [r7, #4]
 8000ac4:	603b      	str	r3, [r7, #0]
	sensor->config = config;
 8000ac6:	68fb      	ldr	r3, [r7, #12]
 8000ac8:	68ba      	ldr	r2, [r7, #8]
 8000aca:	61da      	str	r2, [r3, #28]
	sensor->spi = spi;
 8000acc:	68fb      	ldr	r3, [r7, #12]
 8000ace:	687a      	ldr	r2, [r7, #4]
 8000ad0:	601a      	str	r2, [r3, #0]
	sensor->cs_port = cs_port;
 8000ad2:	68fb      	ldr	r3, [r7, #12]
 8000ad4:	683a      	ldr	r2, [r7, #0]
 8000ad6:	605a      	str	r2, [r3, #4]
	sensor->cs_pin = cs_pin;
 8000ad8:	68fb      	ldr	r3, [r7, #12]
 8000ada:	8b3a      	ldrh	r2, [r7, #24]
 8000adc:	811a      	strh	r2, [r3, #8]
	sensor->int1_port = int1_port;
 8000ade:	68fb      	ldr	r3, [r7, #12]
 8000ae0:	69fa      	ldr	r2, [r7, #28]
 8000ae2:	60da      	str	r2, [r3, #12]
	sensor->int1_pin = int1_pin;
 8000ae4:	68fb      	ldr	r3, [r7, #12]
 8000ae6:	8c3a      	ldrh	r2, [r7, #32]
 8000ae8:	821a      	strh	r2, [r3, #16]
	sensor->int2_port = int2_port;
 8000aea:	68fb      	ldr	r3, [r7, #12]
 8000aec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000aee:	615a      	str	r2, [r3, #20]
	sensor->int2_pin = int2_pin;
 8000af0:	68fb      	ldr	r3, [r7, #12]
 8000af2:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8000af4:	831a      	strh	r2, [r3, #24]

	HAL_GPIO_WritePin(cs_port, cs_pin, GPIO_PIN_SET);
 8000af6:	8b3b      	ldrh	r3, [r7, #24]
 8000af8:	2201      	movs	r2, #1
 8000afa:	4619      	mov	r1, r3
 8000afc:	6838      	ldr	r0, [r7, #0]
 8000afe:	f00a fee3 	bl	800b8c8 <HAL_GPIO_WritePin>
}
 8000b02:	bf00      	nop
 8000b04:	3710      	adds	r7, #16
 8000b06:	46bd      	mov	sp, r7
 8000b08:	bd80      	pop	{r7, pc}
 8000b0a:	bf00      	nop

08000b0c <LSM6DS3_TestCommunication>:


uint32_t LSM6DS3_TestCommunication(LSM6DS3* sensor)  /* check that the sensor is connected by querying its device ID */
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b084      	sub	sp, #16
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	6078      	str	r0, [r7, #4]
	uint8_t reg_data;
	HAL_StatusTypeDef status = LSM6DS3_ReadRegister(sensor, LSM6DS3_REG_WHO_AM_I, &reg_data);
 8000b14:	f107 030e 	add.w	r3, r7, #14
 8000b18:	461a      	mov	r2, r3
 8000b1a:	210f      	movs	r1, #15
 8000b1c:	6878      	ldr	r0, [r7, #4]
 8000b1e:	f000 fb25 	bl	800116c <LSM6DS3_ReadRegister>
 8000b22:	4603      	mov	r3, r0
 8000b24:	73fb      	strb	r3, [r7, #15]
	if (status == HAL_OK && reg_data == LSM6DS3_DEVICE_ID)
 8000b26:	7bfb      	ldrb	r3, [r7, #15]
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d104      	bne.n	8000b36 <LSM6DS3_TestCommunication+0x2a>
 8000b2c:	7bbb      	ldrb	r3, [r7, #14]
 8000b2e:	2b6a      	cmp	r3, #106	@ 0x6a
 8000b30:	d101      	bne.n	8000b36 <LSM6DS3_TestCommunication+0x2a>
		return 1;
 8000b32:	2301      	movs	r3, #1
 8000b34:	e000      	b.n	8000b38 <LSM6DS3_TestCommunication+0x2c>
	return 0;
 8000b36:	2300      	movs	r3, #0
}
 8000b38:	4618      	mov	r0, r3
 8000b3a:	3710      	adds	r7, #16
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	bd80      	pop	{r7, pc}

08000b40 <LSM6DS3_Configure>:

/* configure the sensor */
/* this should be called each time we change a sensor setting so the chip can be updated */
void LSM6DS3_Configure(LSM6DS3* sensor)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b086      	sub	sp, #24
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	6078      	str	r0, [r7, #4]
	LSM6DS3_StopAccel(sensor);  /* disable the sensor before messing with the parameters */
 8000b48:	6878      	ldr	r0, [r7, #4]
 8000b4a:	f000 f9d7 	bl	8000efc <LSM6DS3_StopAccel>
	LSM6DS3_StopGyro(sensor);
 8000b4e:	6878      	ldr	r0, [r7, #4]
 8000b50:	f000 f9e2 	bl	8000f18 <LSM6DS3_StopGyro>

	(void)LSM6DS3_WriteRegister(sensor, LSM6DS3_REG_DRDY_PULSE_CFG_G, 0b10000000);  /* pulse the data ready pins instead of latching them */
 8000b54:	2280      	movs	r2, #128	@ 0x80
 8000b56:	210b      	movs	r1, #11
 8000b58:	6878      	ldr	r0, [r7, #4]
 8000b5a:	f000 fb3b 	bl	80011d4 <LSM6DS3_WriteRegister>
	(void)LSM6DS3_WriteRegister(sensor, LSM6DS3_REG_INT1_CTRL, 0x01);  /* INT1 set when accel data ready (p. 59) */
 8000b5e:	2201      	movs	r2, #1
 8000b60:	210d      	movs	r1, #13
 8000b62:	6878      	ldr	r0, [r7, #4]
 8000b64:	f000 fb36 	bl	80011d4 <LSM6DS3_WriteRegister>
	(void)LSM6DS3_WriteRegister(sensor, LSM6DS3_REG_INT2_CTRL, 0x02);  /* INT2 set when gyro data ready (p. 60) */
 8000b68:	2202      	movs	r2, #2
 8000b6a:	210e      	movs	r1, #14
 8000b6c:	6878      	ldr	r0, [r7, #4]
 8000b6e:	f000 fb31 	bl	80011d4 <LSM6DS3_WriteRegister>
	(void)LSM6DS3_WriteRegister(sensor, LSM6DS3_REG_CTRL4_C, 0b00000100);  /* disable the I2C interface, also disables the gyro LPF1 (p. 64) */
 8000b72:	2204      	movs	r2, #4
 8000b74:	2113      	movs	r1, #19
 8000b76:	6878      	ldr	r0, [r7, #4]
 8000b78:	f000 fb2c 	bl	80011d4 <LSM6DS3_WriteRegister>
	(void)LSM6DS3_WriteRegister(sensor, LSM6DS3_REG_CTRL6_C, 0b00000000);  /* sets the user offset weights to 2^(-10) g/LSB and the gyro LPF bandwidth (p. 66) */
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	2115      	movs	r1, #21
 8000b80:	6878      	ldr	r0, [r7, #4]
 8000b82:	f000 fb27 	bl	80011d4 <LSM6DS3_WriteRegister>
	(void)LSM6DS3_WriteRegister(sensor, LSM6DS3_REG_CTRL7_G, 0b00000000);  /* disables the gyro HPF (p. 67) */
 8000b86:	2200      	movs	r2, #0
 8000b88:	2116      	movs	r1, #22
 8000b8a:	6878      	ldr	r0, [r7, #4]
 8000b8c:	f000 fb22 	bl	80011d4 <LSM6DS3_WriteRegister>
	(void)LSM6DS3_WriteRegister(sensor, LSM6DS3_REG_CTRL8_XL, 0b00000000);  /* acceleration filters, configured to keep us on the LPF1 path (p. 67) */
 8000b90:	2200      	movs	r2, #0
 8000b92:	2117      	movs	r1, #23
 8000b94:	6878      	ldr	r0, [r7, #4]
 8000b96:	f000 fb1d 	bl	80011d4 <LSM6DS3_WriteRegister>

	float x, y, z;
	LSM6DS3_ReadAccel(sensor, &x, &y, &z);  /* just to make sure no status flags get stuck high, read out the data registers (this will reset the data status flags) */
 8000b9a:	f107 030c 	add.w	r3, r7, #12
 8000b9e:	f107 0210 	add.w	r2, r7, #16
 8000ba2:	f107 0114 	add.w	r1, r7, #20
 8000ba6:	6878      	ldr	r0, [r7, #4]
 8000ba8:	f000 f9c4 	bl	8000f34 <LSM6DS3_ReadAccel>
	LSM6DS3_ReadGyro(sensor, &x, &y, &z);
 8000bac:	f107 030c 	add.w	r3, r7, #12
 8000bb0:	f107 0210 	add.w	r2, r7, #16
 8000bb4:	f107 0114 	add.w	r1, r7, #20
 8000bb8:	6878      	ldr	r0, [r7, #4]
 8000bba:	f000 fa49 	bl	8001050 <LSM6DS3_ReadGyro>
	sensor->accel_x = 0;  /* then reset the local data storage since the values read will likely be garbage */
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	f04f 0200 	mov.w	r2, #0
 8000bc4:	621a      	str	r2, [r3, #32]
	sensor->accel_y = 0;
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	f04f 0200 	mov.w	r2, #0
 8000bcc:	625a      	str	r2, [r3, #36]	@ 0x24
	sensor->accel_z = 0;
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	f04f 0200 	mov.w	r2, #0
 8000bd4:	629a      	str	r2, [r3, #40]	@ 0x28
	sensor->gyro_x = 0;
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	f04f 0200 	mov.w	r2, #0
 8000bdc:	62da      	str	r2, [r3, #44]	@ 0x2c
	sensor->gyro_y = 0;
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	f04f 0200 	mov.w	r2, #0
 8000be4:	631a      	str	r2, [r3, #48]	@ 0x30
	sensor->gyro_z = 0;
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	f04f 0200 	mov.w	r2, #0
 8000bec:	635a      	str	r2, [r3, #52]	@ 0x34

	LSM6DS3_WriteOffsets(sensor);
 8000bee:	6878      	ldr	r0, [r7, #4]
 8000bf0:	f000 f804 	bl	8000bfc <LSM6DS3_WriteOffsets>
}
 8000bf4:	bf00      	nop
 8000bf6:	3718      	adds	r7, #24
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	bd80      	pop	{r7, pc}

08000bfc <LSM6DS3_WriteOffsets>:


void LSM6DS3_WriteOffsets(LSM6DS3* sensor)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b084      	sub	sp, #16
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
	/* x, y, z are the DC offsets of the sensor in g */
	/* this function will write to the user offset registers of the accelerometer chip to correct the offset */
	/* we assume the weight of the user offsets is 2^(-10) g/LSB */

	int8_t x_b = (int8_t)(sensor->config->usr_offset_x / 0.0009765625f);
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	69db      	ldr	r3, [r3, #28]
 8000c08:	ed93 7a00 	vldr	s14, [r3]
 8000c0c:	eddf 6a1d 	vldr	s13, [pc, #116]	@ 8000c84 <LSM6DS3_WriteOffsets+0x88>
 8000c10:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000c14:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000c18:	edc7 7a00 	vstr	s15, [r7]
 8000c1c:	783b      	ldrb	r3, [r7, #0]
 8000c1e:	73fb      	strb	r3, [r7, #15]
	int8_t y_b = (int8_t)(sensor->config->usr_offset_y / 0.0009765625f);
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	69db      	ldr	r3, [r3, #28]
 8000c24:	ed93 7a01 	vldr	s14, [r3, #4]
 8000c28:	eddf 6a16 	vldr	s13, [pc, #88]	@ 8000c84 <LSM6DS3_WriteOffsets+0x88>
 8000c2c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000c30:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000c34:	edc7 7a00 	vstr	s15, [r7]
 8000c38:	783b      	ldrb	r3, [r7, #0]
 8000c3a:	73bb      	strb	r3, [r7, #14]
	int8_t z_b = (int8_t)(sensor->config->usr_offset_z / 0.0009765625f);
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	69db      	ldr	r3, [r3, #28]
 8000c40:	ed93 7a02 	vldr	s14, [r3, #8]
 8000c44:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 8000c84 <LSM6DS3_WriteOffsets+0x88>
 8000c48:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000c4c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000c50:	edc7 7a00 	vstr	s15, [r7]
 8000c54:	783b      	ldrb	r3, [r7, #0]
 8000c56:	737b      	strb	r3, [r7, #13]

	(void)LSM6DS3_WriteRegister(sensor, LSM6DS3_REG_X_OFS_USR, x_b);
 8000c58:	7bfb      	ldrb	r3, [r7, #15]
 8000c5a:	461a      	mov	r2, r3
 8000c5c:	2173      	movs	r1, #115	@ 0x73
 8000c5e:	6878      	ldr	r0, [r7, #4]
 8000c60:	f000 fab8 	bl	80011d4 <LSM6DS3_WriteRegister>
	(void)LSM6DS3_WriteRegister(sensor, LSM6DS3_REG_Y_OFS_USR, y_b);
 8000c64:	7bbb      	ldrb	r3, [r7, #14]
 8000c66:	461a      	mov	r2, r3
 8000c68:	2174      	movs	r1, #116	@ 0x74
 8000c6a:	6878      	ldr	r0, [r7, #4]
 8000c6c:	f000 fab2 	bl	80011d4 <LSM6DS3_WriteRegister>
	(void)LSM6DS3_WriteRegister(sensor, LSM6DS3_REG_Z_OFS_USR, z_b);
 8000c70:	7b7b      	ldrb	r3, [r7, #13]
 8000c72:	461a      	mov	r2, r3
 8000c74:	2175      	movs	r1, #117	@ 0x75
 8000c76:	6878      	ldr	r0, [r7, #4]
 8000c78:	f000 faac 	bl	80011d4 <LSM6DS3_WriteRegister>
}
 8000c7c:	bf00      	nop
 8000c7e:	3710      	adds	r7, #16
 8000c80:	46bd      	mov	sp, r7
 8000c82:	bd80      	pop	{r7, pc}
 8000c84:	3a800000 	.word	0x3a800000

08000c88 <LSM6DS3_StartAccel>:


void LSM6DS3_StartAccel(LSM6DS3* sensor)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b084      	sub	sp, #16
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
	uint8_t odr_data;
	switch(sensor->config->accel_odr_hz)
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	69db      	ldr	r3, [r3, #28]
 8000c94:	68db      	ldr	r3, [r3, #12]
 8000c96:	f641 2204 	movw	r2, #6660	@ 0x1a04
 8000c9a:	4293      	cmp	r3, r2
 8000c9c:	d04d      	beq.n	8000d3a <LSM6DS3_StartAccel+0xb2>
 8000c9e:	f641 2204 	movw	r2, #6660	@ 0x1a04
 8000ca2:	4293      	cmp	r3, r2
 8000ca4:	d84c      	bhi.n	8000d40 <LSM6DS3_StartAccel+0xb8>
 8000ca6:	f640 5202 	movw	r2, #3330	@ 0xd02
 8000caa:	4293      	cmp	r3, r2
 8000cac:	d042      	beq.n	8000d34 <LSM6DS3_StartAccel+0xac>
 8000cae:	f640 5202 	movw	r2, #3330	@ 0xd02
 8000cb2:	4293      	cmp	r3, r2
 8000cb4:	d844      	bhi.n	8000d40 <LSM6DS3_StartAccel+0xb8>
 8000cb6:	f240 627c 	movw	r2, #1660	@ 0x67c
 8000cba:	4293      	cmp	r3, r2
 8000cbc:	d037      	beq.n	8000d2e <LSM6DS3_StartAccel+0xa6>
 8000cbe:	f240 627c 	movw	r2, #1660	@ 0x67c
 8000cc2:	4293      	cmp	r3, r2
 8000cc4:	d83c      	bhi.n	8000d40 <LSM6DS3_StartAccel+0xb8>
 8000cc6:	f240 3241 	movw	r2, #833	@ 0x341
 8000cca:	4293      	cmp	r3, r2
 8000ccc:	d02c      	beq.n	8000d28 <LSM6DS3_StartAccel+0xa0>
 8000cce:	f240 3241 	movw	r2, #833	@ 0x341
 8000cd2:	4293      	cmp	r3, r2
 8000cd4:	d834      	bhi.n	8000d40 <LSM6DS3_StartAccel+0xb8>
 8000cd6:	f5b3 7fd0 	cmp.w	r3, #416	@ 0x1a0
 8000cda:	d022      	beq.n	8000d22 <LSM6DS3_StartAccel+0x9a>
 8000cdc:	f5b3 7fd0 	cmp.w	r3, #416	@ 0x1a0
 8000ce0:	d82e      	bhi.n	8000d40 <LSM6DS3_StartAccel+0xb8>
 8000ce2:	2bd0      	cmp	r3, #208	@ 0xd0
 8000ce4:	d01a      	beq.n	8000d1c <LSM6DS3_StartAccel+0x94>
 8000ce6:	2bd0      	cmp	r3, #208	@ 0xd0
 8000ce8:	d82a      	bhi.n	8000d40 <LSM6DS3_StartAccel+0xb8>
 8000cea:	2b68      	cmp	r3, #104	@ 0x68
 8000cec:	d013      	beq.n	8000d16 <LSM6DS3_StartAccel+0x8e>
 8000cee:	2b68      	cmp	r3, #104	@ 0x68
 8000cf0:	d826      	bhi.n	8000d40 <LSM6DS3_StartAccel+0xb8>
 8000cf2:	2b34      	cmp	r3, #52	@ 0x34
 8000cf4:	d00c      	beq.n	8000d10 <LSM6DS3_StartAccel+0x88>
 8000cf6:	2b34      	cmp	r3, #52	@ 0x34
 8000cf8:	d822      	bhi.n	8000d40 <LSM6DS3_StartAccel+0xb8>
 8000cfa:	2b0d      	cmp	r3, #13
 8000cfc:	d002      	beq.n	8000d04 <LSM6DS3_StartAccel+0x7c>
 8000cfe:	2b1a      	cmp	r3, #26
 8000d00:	d003      	beq.n	8000d0a <LSM6DS3_StartAccel+0x82>
 8000d02:	e01d      	b.n	8000d40 <LSM6DS3_StartAccel+0xb8>
	{
	case 13:
		odr_data = LSM6DS3_ACCEL_ODR_13HZ;
 8000d04:	2310      	movs	r3, #16
 8000d06:	73fb      	strb	r3, [r7, #15]
		break;
 8000d08:	e01d      	b.n	8000d46 <LSM6DS3_StartAccel+0xbe>
	case 26:
		odr_data = LSM6DS3_ACCEL_ODR_26HZ;
 8000d0a:	2320      	movs	r3, #32
 8000d0c:	73fb      	strb	r3, [r7, #15]
		break;
 8000d0e:	e01a      	b.n	8000d46 <LSM6DS3_StartAccel+0xbe>
	case 52:
		odr_data = LSM6DS3_ACCEL_ODR_52HZ;
 8000d10:	2330      	movs	r3, #48	@ 0x30
 8000d12:	73fb      	strb	r3, [r7, #15]
		break;
 8000d14:	e017      	b.n	8000d46 <LSM6DS3_StartAccel+0xbe>
	case 104:
		odr_data = LSM6DS3_ACCEL_ODR_104HZ;
 8000d16:	2340      	movs	r3, #64	@ 0x40
 8000d18:	73fb      	strb	r3, [r7, #15]
		break;
 8000d1a:	e014      	b.n	8000d46 <LSM6DS3_StartAccel+0xbe>
	case 208:
		odr_data = LSM6DS3_ACCEL_ODR_208HZ;
 8000d1c:	2350      	movs	r3, #80	@ 0x50
 8000d1e:	73fb      	strb	r3, [r7, #15]
		break;
 8000d20:	e011      	b.n	8000d46 <LSM6DS3_StartAccel+0xbe>
	case 416:
		odr_data = LSM6DS3_ACCEL_ODR_416HZ;
 8000d22:	2360      	movs	r3, #96	@ 0x60
 8000d24:	73fb      	strb	r3, [r7, #15]
		break;
 8000d26:	e00e      	b.n	8000d46 <LSM6DS3_StartAccel+0xbe>
	case 833:
		odr_data = LSM6DS3_ACCEL_ODR_833HZ;
 8000d28:	2370      	movs	r3, #112	@ 0x70
 8000d2a:	73fb      	strb	r3, [r7, #15]
		break;
 8000d2c:	e00b      	b.n	8000d46 <LSM6DS3_StartAccel+0xbe>
	case 1660:
		odr_data = LSM6DS3_ACCEL_ODR_1660HZ;
 8000d2e:	2380      	movs	r3, #128	@ 0x80
 8000d30:	73fb      	strb	r3, [r7, #15]
		break;
 8000d32:	e008      	b.n	8000d46 <LSM6DS3_StartAccel+0xbe>
	case 3330:
		odr_data = LSM6DS3_ACCEL_ODR_3330HZ;
 8000d34:	2390      	movs	r3, #144	@ 0x90
 8000d36:	73fb      	strb	r3, [r7, #15]
		break;
 8000d38:	e005      	b.n	8000d46 <LSM6DS3_StartAccel+0xbe>
	case 6660:
		odr_data = LSM6DS3_ACCEL_ODR_6660HZ;
 8000d3a:	23a0      	movs	r3, #160	@ 0xa0
 8000d3c:	73fb      	strb	r3, [r7, #15]
		break;
 8000d3e:	e002      	b.n	8000d46 <LSM6DS3_StartAccel+0xbe>
	default:
		odr_data = LSM6DS3_ACCEL_ODR_DISABLE;
 8000d40:	2300      	movs	r3, #0
 8000d42:	73fb      	strb	r3, [r7, #15]
		break;
 8000d44:	bf00      	nop
	}

	uint8_t range_data;
	switch(sensor->config->g_range)
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	69db      	ldr	r3, [r3, #28]
 8000d4a:	691b      	ldr	r3, [r3, #16]
 8000d4c:	3b02      	subs	r3, #2
 8000d4e:	2b0e      	cmp	r3, #14
 8000d50:	d82c      	bhi.n	8000dac <LSM6DS3_StartAccel+0x124>
 8000d52:	a201      	add	r2, pc, #4	@ (adr r2, 8000d58 <LSM6DS3_StartAccel+0xd0>)
 8000d54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d58:	08000d95 	.word	0x08000d95
 8000d5c:	08000dad 	.word	0x08000dad
 8000d60:	08000d9b 	.word	0x08000d9b
 8000d64:	08000dad 	.word	0x08000dad
 8000d68:	08000dad 	.word	0x08000dad
 8000d6c:	08000dad 	.word	0x08000dad
 8000d70:	08000da1 	.word	0x08000da1
 8000d74:	08000dad 	.word	0x08000dad
 8000d78:	08000dad 	.word	0x08000dad
 8000d7c:	08000dad 	.word	0x08000dad
 8000d80:	08000dad 	.word	0x08000dad
 8000d84:	08000dad 	.word	0x08000dad
 8000d88:	08000dad 	.word	0x08000dad
 8000d8c:	08000dad 	.word	0x08000dad
 8000d90:	08000da7 	.word	0x08000da7
	{
	case 2:
		range_data = LSM6DS3_G_RANGE_2;
 8000d94:	2300      	movs	r3, #0
 8000d96:	73bb      	strb	r3, [r7, #14]
		break;
 8000d98:	e00b      	b.n	8000db2 <LSM6DS3_StartAccel+0x12a>
	case 4:
		range_data = LSM6DS3_G_RANGE_4;
 8000d9a:	2308      	movs	r3, #8
 8000d9c:	73bb      	strb	r3, [r7, #14]
		break;
 8000d9e:	e008      	b.n	8000db2 <LSM6DS3_StartAccel+0x12a>
	case 8:
		range_data = LSM6DS3_G_RANGE_8;
 8000da0:	230c      	movs	r3, #12
 8000da2:	73bb      	strb	r3, [r7, #14]
		break;
 8000da4:	e005      	b.n	8000db2 <LSM6DS3_StartAccel+0x12a>
	case 16:
		range_data = LSM6DS3_G_RANGE_16;
 8000da6:	2304      	movs	r3, #4
 8000da8:	73bb      	strb	r3, [r7, #14]
		break;
 8000daa:	e002      	b.n	8000db2 <LSM6DS3_StartAccel+0x12a>
	default:
		range_data = LSM6DS3_G_RANGE_2;
 8000dac:	2300      	movs	r3, #0
 8000dae:	73bb      	strb	r3, [r7, #14]
		break;
 8000db0:	bf00      	nop
	}

	/* this register also contains LPF1_BW_SEL, here we will set BW to ODR/2 */
	(void)LSM6DS3_WriteRegister(sensor, LSM6DS3_REG_CTRL1_XL, (odr_data | range_data));
 8000db2:	7bfa      	ldrb	r2, [r7, #15]
 8000db4:	7bbb      	ldrb	r3, [r7, #14]
 8000db6:	4313      	orrs	r3, r2
 8000db8:	b2db      	uxtb	r3, r3
 8000dba:	461a      	mov	r2, r3
 8000dbc:	2110      	movs	r1, #16
 8000dbe:	6878      	ldr	r0, [r7, #4]
 8000dc0:	f000 fa08 	bl	80011d4 <LSM6DS3_WriteRegister>
}
 8000dc4:	bf00      	nop
 8000dc6:	3710      	adds	r7, #16
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	bd80      	pop	{r7, pc}

08000dcc <LSM6DS3_StartGyro>:


void LSM6DS3_StartGyro(LSM6DS3* sensor)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b084      	sub	sp, #16
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	6078      	str	r0, [r7, #4]
	uint8_t odr_data;
	switch(sensor->config->gyro_odr_hz)
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	69db      	ldr	r3, [r3, #28]
 8000dd8:	695b      	ldr	r3, [r3, #20]
 8000dda:	f641 2204 	movw	r2, #6660	@ 0x1a04
 8000dde:	4293      	cmp	r3, r2
 8000de0:	d04d      	beq.n	8000e7e <LSM6DS3_StartGyro+0xb2>
 8000de2:	f641 2204 	movw	r2, #6660	@ 0x1a04
 8000de6:	4293      	cmp	r3, r2
 8000de8:	d84c      	bhi.n	8000e84 <LSM6DS3_StartGyro+0xb8>
 8000dea:	f640 5202 	movw	r2, #3330	@ 0xd02
 8000dee:	4293      	cmp	r3, r2
 8000df0:	d042      	beq.n	8000e78 <LSM6DS3_StartGyro+0xac>
 8000df2:	f640 5202 	movw	r2, #3330	@ 0xd02
 8000df6:	4293      	cmp	r3, r2
 8000df8:	d844      	bhi.n	8000e84 <LSM6DS3_StartGyro+0xb8>
 8000dfa:	f240 627c 	movw	r2, #1660	@ 0x67c
 8000dfe:	4293      	cmp	r3, r2
 8000e00:	d037      	beq.n	8000e72 <LSM6DS3_StartGyro+0xa6>
 8000e02:	f240 627c 	movw	r2, #1660	@ 0x67c
 8000e06:	4293      	cmp	r3, r2
 8000e08:	d83c      	bhi.n	8000e84 <LSM6DS3_StartGyro+0xb8>
 8000e0a:	f240 3241 	movw	r2, #833	@ 0x341
 8000e0e:	4293      	cmp	r3, r2
 8000e10:	d02c      	beq.n	8000e6c <LSM6DS3_StartGyro+0xa0>
 8000e12:	f240 3241 	movw	r2, #833	@ 0x341
 8000e16:	4293      	cmp	r3, r2
 8000e18:	d834      	bhi.n	8000e84 <LSM6DS3_StartGyro+0xb8>
 8000e1a:	f5b3 7fd0 	cmp.w	r3, #416	@ 0x1a0
 8000e1e:	d022      	beq.n	8000e66 <LSM6DS3_StartGyro+0x9a>
 8000e20:	f5b3 7fd0 	cmp.w	r3, #416	@ 0x1a0
 8000e24:	d82e      	bhi.n	8000e84 <LSM6DS3_StartGyro+0xb8>
 8000e26:	2bd0      	cmp	r3, #208	@ 0xd0
 8000e28:	d01a      	beq.n	8000e60 <LSM6DS3_StartGyro+0x94>
 8000e2a:	2bd0      	cmp	r3, #208	@ 0xd0
 8000e2c:	d82a      	bhi.n	8000e84 <LSM6DS3_StartGyro+0xb8>
 8000e2e:	2b68      	cmp	r3, #104	@ 0x68
 8000e30:	d013      	beq.n	8000e5a <LSM6DS3_StartGyro+0x8e>
 8000e32:	2b68      	cmp	r3, #104	@ 0x68
 8000e34:	d826      	bhi.n	8000e84 <LSM6DS3_StartGyro+0xb8>
 8000e36:	2b34      	cmp	r3, #52	@ 0x34
 8000e38:	d00c      	beq.n	8000e54 <LSM6DS3_StartGyro+0x88>
 8000e3a:	2b34      	cmp	r3, #52	@ 0x34
 8000e3c:	d822      	bhi.n	8000e84 <LSM6DS3_StartGyro+0xb8>
 8000e3e:	2b0d      	cmp	r3, #13
 8000e40:	d002      	beq.n	8000e48 <LSM6DS3_StartGyro+0x7c>
 8000e42:	2b1a      	cmp	r3, #26
 8000e44:	d003      	beq.n	8000e4e <LSM6DS3_StartGyro+0x82>
 8000e46:	e01d      	b.n	8000e84 <LSM6DS3_StartGyro+0xb8>
	{
	case 13:
		odr_data = LSM6DS3_GYRO_ODR_13HZ;
 8000e48:	2310      	movs	r3, #16
 8000e4a:	73fb      	strb	r3, [r7, #15]
		break;
 8000e4c:	e01d      	b.n	8000e8a <LSM6DS3_StartGyro+0xbe>
	case 26:
		odr_data = LSM6DS3_GYRO_ODR_26HZ;
 8000e4e:	2320      	movs	r3, #32
 8000e50:	73fb      	strb	r3, [r7, #15]
		break;
 8000e52:	e01a      	b.n	8000e8a <LSM6DS3_StartGyro+0xbe>
	case 52:
		odr_data = LSM6DS3_GYRO_ODR_52HZ;
 8000e54:	2330      	movs	r3, #48	@ 0x30
 8000e56:	73fb      	strb	r3, [r7, #15]
		break;
 8000e58:	e017      	b.n	8000e8a <LSM6DS3_StartGyro+0xbe>
	case 104:
		odr_data = LSM6DS3_GYRO_ODR_104HZ;
 8000e5a:	2340      	movs	r3, #64	@ 0x40
 8000e5c:	73fb      	strb	r3, [r7, #15]
		break;
 8000e5e:	e014      	b.n	8000e8a <LSM6DS3_StartGyro+0xbe>
	case 208:
		odr_data = LSM6DS3_GYRO_ODR_208HZ;
 8000e60:	2350      	movs	r3, #80	@ 0x50
 8000e62:	73fb      	strb	r3, [r7, #15]
		break;
 8000e64:	e011      	b.n	8000e8a <LSM6DS3_StartGyro+0xbe>
	case 416:
		odr_data = LSM6DS3_GYRO_ODR_416HZ;
 8000e66:	2360      	movs	r3, #96	@ 0x60
 8000e68:	73fb      	strb	r3, [r7, #15]
		break;
 8000e6a:	e00e      	b.n	8000e8a <LSM6DS3_StartGyro+0xbe>
	case 833:
		odr_data = LSM6DS3_GYRO_ODR_833HZ;
 8000e6c:	2370      	movs	r3, #112	@ 0x70
 8000e6e:	73fb      	strb	r3, [r7, #15]
		break;
 8000e70:	e00b      	b.n	8000e8a <LSM6DS3_StartGyro+0xbe>
	case 1660:
		odr_data = LSM6DS3_GYRO_ODR_1660HZ;
 8000e72:	2380      	movs	r3, #128	@ 0x80
 8000e74:	73fb      	strb	r3, [r7, #15]
		break;
 8000e76:	e008      	b.n	8000e8a <LSM6DS3_StartGyro+0xbe>
	case 3330:
		odr_data = LSM6DS3_GYRO_ODR_3330HZ;
 8000e78:	2390      	movs	r3, #144	@ 0x90
 8000e7a:	73fb      	strb	r3, [r7, #15]
		break;
 8000e7c:	e005      	b.n	8000e8a <LSM6DS3_StartGyro+0xbe>
	case 6660:
		odr_data = LSM6DS3_GYRO_ODR_6660HZ;
 8000e7e:	23a0      	movs	r3, #160	@ 0xa0
 8000e80:	73fb      	strb	r3, [r7, #15]
		break;
 8000e82:	e002      	b.n	8000e8a <LSM6DS3_StartGyro+0xbe>
	default:
		odr_data = LSM6DS3_GYRO_ODR_DISABLE;
 8000e84:	2300      	movs	r3, #0
 8000e86:	73fb      	strb	r3, [r7, #15]
		break;
 8000e88:	bf00      	nop
	}

	uint8_t range_data;
	switch(sensor->config->dps_range)
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	69db      	ldr	r3, [r3, #28]
 8000e8e:	699b      	ldr	r3, [r3, #24]
 8000e90:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8000e94:	d01f      	beq.n	8000ed6 <LSM6DS3_StartGyro+0x10a>
 8000e96:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8000e9a:	d81f      	bhi.n	8000edc <LSM6DS3_StartGyro+0x110>
 8000e9c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000ea0:	d016      	beq.n	8000ed0 <LSM6DS3_StartGyro+0x104>
 8000ea2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000ea6:	d819      	bhi.n	8000edc <LSM6DS3_StartGyro+0x110>
 8000ea8:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000eac:	d00d      	beq.n	8000eca <LSM6DS3_StartGyro+0xfe>
 8000eae:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000eb2:	d813      	bhi.n	8000edc <LSM6DS3_StartGyro+0x110>
 8000eb4:	2b7d      	cmp	r3, #125	@ 0x7d
 8000eb6:	d002      	beq.n	8000ebe <LSM6DS3_StartGyro+0xf2>
 8000eb8:	2bf5      	cmp	r3, #245	@ 0xf5
 8000eba:	d003      	beq.n	8000ec4 <LSM6DS3_StartGyro+0xf8>
 8000ebc:	e00e      	b.n	8000edc <LSM6DS3_StartGyro+0x110>
	{
	case 125:
		range_data = LSM6DS3_DPS_RANGE_125;
 8000ebe:	2302      	movs	r3, #2
 8000ec0:	73bb      	strb	r3, [r7, #14]
		break;
 8000ec2:	e00e      	b.n	8000ee2 <LSM6DS3_StartGyro+0x116>
	case 245:
		range_data = LSM6DS3_DPS_RANGE_245;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	73bb      	strb	r3, [r7, #14]
		break;
 8000ec8:	e00b      	b.n	8000ee2 <LSM6DS3_StartGyro+0x116>
	case 500:
		range_data = LSM6DS3_DPS_RANGE_500;
 8000eca:	2304      	movs	r3, #4
 8000ecc:	73bb      	strb	r3, [r7, #14]
		break;
 8000ece:	e008      	b.n	8000ee2 <LSM6DS3_StartGyro+0x116>
	case 1000:
		range_data = LSM6DS3_DPS_RANGE_1000;
 8000ed0:	2308      	movs	r3, #8
 8000ed2:	73bb      	strb	r3, [r7, #14]
		break;
 8000ed4:	e005      	b.n	8000ee2 <LSM6DS3_StartGyro+0x116>
	case 2000:
		range_data = LSM6DS3_DPS_RANGE_2000;
 8000ed6:	230c      	movs	r3, #12
 8000ed8:	73bb      	strb	r3, [r7, #14]
		break;
 8000eda:	e002      	b.n	8000ee2 <LSM6DS3_StartGyro+0x116>
	default:
		range_data = LSM6DS3_DPS_RANGE_245;
 8000edc:	2300      	movs	r3, #0
 8000ede:	73bb      	strb	r3, [r7, #14]
		break;
 8000ee0:	bf00      	nop
	}

	(void)LSM6DS3_WriteRegister(sensor, LSM6DS3_REG_CTRL2_G, (odr_data | range_data));
 8000ee2:	7bfa      	ldrb	r2, [r7, #15]
 8000ee4:	7bbb      	ldrb	r3, [r7, #14]
 8000ee6:	4313      	orrs	r3, r2
 8000ee8:	b2db      	uxtb	r3, r3
 8000eea:	461a      	mov	r2, r3
 8000eec:	2111      	movs	r1, #17
 8000eee:	6878      	ldr	r0, [r7, #4]
 8000ef0:	f000 f970 	bl	80011d4 <LSM6DS3_WriteRegister>
}
 8000ef4:	bf00      	nop
 8000ef6:	3710      	adds	r7, #16
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	bd80      	pop	{r7, pc}

08000efc <LSM6DS3_StopAccel>:


void LSM6DS3_StopAccel(LSM6DS3* sensor)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b082      	sub	sp, #8
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
	(void)LSM6DS3_WriteRegister(sensor, LSM6DS3_REG_CTRL1_XL, LSM6DS3_ACCEL_ODR_DISABLE);  /* power down accel. (p. 61) */
 8000f04:	2200      	movs	r2, #0
 8000f06:	2110      	movs	r1, #16
 8000f08:	6878      	ldr	r0, [r7, #4]
 8000f0a:	f000 f963 	bl	80011d4 <LSM6DS3_WriteRegister>
}
 8000f0e:	bf00      	nop
 8000f10:	3708      	adds	r7, #8
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	bf00      	nop

08000f18 <LSM6DS3_StopGyro>:


void LSM6DS3_StopGyro(LSM6DS3* sensor)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b082      	sub	sp, #8
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
	(void)LSM6DS3_WriteRegister(sensor, LSM6DS3_REG_CTRL2_G, LSM6DS3_GYRO_ODR_DISABLE);  /* power down gyro. (p. 62) */
 8000f20:	2200      	movs	r2, #0
 8000f22:	2111      	movs	r1, #17
 8000f24:	6878      	ldr	r0, [r7, #4]
 8000f26:	f000 f955 	bl	80011d4 <LSM6DS3_WriteRegister>
}
 8000f2a:	bf00      	nop
 8000f2c:	3708      	adds	r7, #8
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}
 8000f32:	bf00      	nop

08000f34 <LSM6DS3_ReadAccel>:


void LSM6DS3_ReadAccel(LSM6DS3* sensor, float* x, float* y, float * z)
{
 8000f34:	b590      	push	{r4, r7, lr}
 8000f36:	b08d      	sub	sp, #52	@ 0x34
 8000f38:	af02      	add	r7, sp, #8
 8000f3a:	60f8      	str	r0, [r7, #12]
 8000f3c:	60b9      	str	r1, [r7, #8]
 8000f3e:	607a      	str	r2, [r7, #4]
 8000f40:	603b      	str	r3, [r7, #0]
	/* get the acceleration in g */

	/* read multiple bytes corresponding to the raw accelerometer data */
	uint8_t tx_buf[7] = {(LSM6DS3_REG_OUTX_L_XL | 0x80), 0x00, 0x00, 0x00, 0x00, 0x00, 0x00};
 8000f42:	4a41      	ldr	r2, [pc, #260]	@ (8001048 <LSM6DS3_ReadAccel+0x114>)
 8000f44:	f107 0318 	add.w	r3, r7, #24
 8000f48:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000f4c:	6018      	str	r0, [r3, #0]
 8000f4e:	3304      	adds	r3, #4
 8000f50:	8019      	strh	r1, [r3, #0]
 8000f52:	3302      	adds	r3, #2
 8000f54:	0c0a      	lsrs	r2, r1, #16
 8000f56:	701a      	strb	r2, [r3, #0]
	uint8_t rx_buf[7];

	/* use our fast SPI implementation instead of the HAL call */
	SPI_TxRx_Fast(tx_buf, rx_buf, 7, sensor->spi->Instance, sensor->cs_port, sensor->cs_pin);
 8000f58:	68fb      	ldr	r3, [r7, #12]
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	681c      	ldr	r4, [r3, #0]
 8000f5e:	68fb      	ldr	r3, [r7, #12]
 8000f60:	685b      	ldr	r3, [r3, #4]
 8000f62:	68fa      	ldr	r2, [r7, #12]
 8000f64:	8912      	ldrh	r2, [r2, #8]
 8000f66:	f107 0110 	add.w	r1, r7, #16
 8000f6a:	f107 0018 	add.w	r0, r7, #24
 8000f6e:	9201      	str	r2, [sp, #4]
 8000f70:	9300      	str	r3, [sp, #0]
 8000f72:	4623      	mov	r3, r4
 8000f74:	2207      	movs	r2, #7
 8000f76:	f000 f959 	bl	800122c <SPI_TxRx_Fast>

	/* convert the raw readings to physical units */
	int16_t raw_data_x = ((int16_t)(rx_buf[1])) | (((int16_t)(rx_buf[2])) << 8);
 8000f7a:	7c7b      	ldrb	r3, [r7, #17]
 8000f7c:	b21a      	sxth	r2, r3
 8000f7e:	7cbb      	ldrb	r3, [r7, #18]
 8000f80:	021b      	lsls	r3, r3, #8
 8000f82:	b21b      	sxth	r3, r3
 8000f84:	4313      	orrs	r3, r2
 8000f86:	84fb      	strh	r3, [r7, #38]	@ 0x26
	int16_t raw_data_y = ((int16_t)(rx_buf[3])) | (((int16_t)(rx_buf[4])) << 8);
 8000f88:	7cfb      	ldrb	r3, [r7, #19]
 8000f8a:	b21a      	sxth	r2, r3
 8000f8c:	7d3b      	ldrb	r3, [r7, #20]
 8000f8e:	021b      	lsls	r3, r3, #8
 8000f90:	b21b      	sxth	r3, r3
 8000f92:	4313      	orrs	r3, r2
 8000f94:	84bb      	strh	r3, [r7, #36]	@ 0x24
	int16_t raw_data_z = ((int16_t)(rx_buf[5])) | (((int16_t)(rx_buf[6])) << 8);
 8000f96:	7d7b      	ldrb	r3, [r7, #21]
 8000f98:	b21a      	sxth	r2, r3
 8000f9a:	7dbb      	ldrb	r3, [r7, #22]
 8000f9c:	021b      	lsls	r3, r3, #8
 8000f9e:	b21b      	sxth	r3, r3
 8000fa0:	4313      	orrs	r3, r2
 8000fa2:	847b      	strh	r3, [r7, #34]	@ 0x22

	sensor->accel_x = sensor->config->g_range * (float)raw_data_x / (float)(1 << (LSM6DS3_RESOLUTION - 1));
 8000fa4:	68fb      	ldr	r3, [r7, #12]
 8000fa6:	69db      	ldr	r3, [r3, #28]
 8000fa8:	691b      	ldr	r3, [r3, #16]
 8000faa:	ee07 3a90 	vmov	s15, r3
 8000fae:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000fb2:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8000fb6:	ee07 3a90 	vmov	s15, r3
 8000fba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000fbe:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000fc2:	eddf 6a22 	vldr	s13, [pc, #136]	@ 800104c <LSM6DS3_ReadAccel+0x118>
 8000fc6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000fca:	68fb      	ldr	r3, [r7, #12]
 8000fcc:	edc3 7a08 	vstr	s15, [r3, #32]
	sensor->accel_y = sensor->config->g_range * (float)raw_data_y / (float)(1 << (LSM6DS3_RESOLUTION - 1));
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	69db      	ldr	r3, [r3, #28]
 8000fd4:	691b      	ldr	r3, [r3, #16]
 8000fd6:	ee07 3a90 	vmov	s15, r3
 8000fda:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000fde:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8000fe2:	ee07 3a90 	vmov	s15, r3
 8000fe6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000fea:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000fee:	eddf 6a17 	vldr	s13, [pc, #92]	@ 800104c <LSM6DS3_ReadAccel+0x118>
 8000ff2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000ff6:	68fb      	ldr	r3, [r7, #12]
 8000ff8:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
	sensor->accel_z = sensor->config->g_range * (float)raw_data_z / (float)(1 << (LSM6DS3_RESOLUTION - 1));
 8000ffc:	68fb      	ldr	r3, [r7, #12]
 8000ffe:	69db      	ldr	r3, [r3, #28]
 8001000:	691b      	ldr	r3, [r3, #16]
 8001002:	ee07 3a90 	vmov	s15, r3
 8001006:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800100a:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 800100e:	ee07 3a90 	vmov	s15, r3
 8001012:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001016:	ee27 7a27 	vmul.f32	s14, s14, s15
 800101a:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 800104c <LSM6DS3_ReadAccel+0x118>
 800101e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001022:	68fb      	ldr	r3, [r7, #12]
 8001024:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28

	*x = sensor->accel_x;
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	6a1a      	ldr	r2, [r3, #32]
 800102c:	68bb      	ldr	r3, [r7, #8]
 800102e:	601a      	str	r2, [r3, #0]
	*y = sensor->accel_y;
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	601a      	str	r2, [r3, #0]
	*z = sensor->accel_z;
 8001038:	68fb      	ldr	r3, [r7, #12]
 800103a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800103c:	683b      	ldr	r3, [r7, #0]
 800103e:	601a      	str	r2, [r3, #0]

}
 8001040:	bf00      	nop
 8001042:	372c      	adds	r7, #44	@ 0x2c
 8001044:	46bd      	mov	sp, r7
 8001046:	bd90      	pop	{r4, r7, pc}
 8001048:	0801d730 	.word	0x0801d730
 800104c:	47000000 	.word	0x47000000

08001050 <LSM6DS3_ReadGyro>:


void LSM6DS3_ReadGyro(LSM6DS3* sensor, float* x, float* y, float * z)
{
 8001050:	b590      	push	{r4, r7, lr}
 8001052:	b08d      	sub	sp, #52	@ 0x34
 8001054:	af02      	add	r7, sp, #8
 8001056:	60f8      	str	r0, [r7, #12]
 8001058:	60b9      	str	r1, [r7, #8]
 800105a:	607a      	str	r2, [r7, #4]
 800105c:	603b      	str	r3, [r7, #0]
	/* get the rotation rate in degrees per second */

	/* read multiple bytes corresponding to the raw gyroscope data */
	uint8_t tx_buf[7] = {(LSM6DS3_REG_OUTX_L_G | 0x80), 0x00, 0x00, 0x00, 0x00, 0x00, 0x00};
 800105e:	4a41      	ldr	r2, [pc, #260]	@ (8001164 <LSM6DS3_ReadGyro+0x114>)
 8001060:	f107 0318 	add.w	r3, r7, #24
 8001064:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001068:	6018      	str	r0, [r3, #0]
 800106a:	3304      	adds	r3, #4
 800106c:	8019      	strh	r1, [r3, #0]
 800106e:	3302      	adds	r3, #2
 8001070:	0c0a      	lsrs	r2, r1, #16
 8001072:	701a      	strb	r2, [r3, #0]
	uint8_t rx_buf[7];

	/* use our fast SPI implementation instead of the HAL call */
	SPI_TxRx_Fast(tx_buf, rx_buf, 7, sensor->spi->Instance, sensor->cs_port, sensor->cs_pin);
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	681c      	ldr	r4, [r3, #0]
 800107a:	68fb      	ldr	r3, [r7, #12]
 800107c:	685b      	ldr	r3, [r3, #4]
 800107e:	68fa      	ldr	r2, [r7, #12]
 8001080:	8912      	ldrh	r2, [r2, #8]
 8001082:	f107 0110 	add.w	r1, r7, #16
 8001086:	f107 0018 	add.w	r0, r7, #24
 800108a:	9201      	str	r2, [sp, #4]
 800108c:	9300      	str	r3, [sp, #0]
 800108e:	4623      	mov	r3, r4
 8001090:	2207      	movs	r2, #7
 8001092:	f000 f8cb 	bl	800122c <SPI_TxRx_Fast>

	/* convert the raw readings to physical units */
	int16_t raw_data_x = ((int16_t)(rx_buf[1])) | (((int16_t)(rx_buf[2])) << 8);
 8001096:	7c7b      	ldrb	r3, [r7, #17]
 8001098:	b21a      	sxth	r2, r3
 800109a:	7cbb      	ldrb	r3, [r7, #18]
 800109c:	021b      	lsls	r3, r3, #8
 800109e:	b21b      	sxth	r3, r3
 80010a0:	4313      	orrs	r3, r2
 80010a2:	84fb      	strh	r3, [r7, #38]	@ 0x26
	int16_t raw_data_y = ((int16_t)(rx_buf[3])) | (((int16_t)(rx_buf[4])) << 8);
 80010a4:	7cfb      	ldrb	r3, [r7, #19]
 80010a6:	b21a      	sxth	r2, r3
 80010a8:	7d3b      	ldrb	r3, [r7, #20]
 80010aa:	021b      	lsls	r3, r3, #8
 80010ac:	b21b      	sxth	r3, r3
 80010ae:	4313      	orrs	r3, r2
 80010b0:	84bb      	strh	r3, [r7, #36]	@ 0x24
	int16_t raw_data_z = ((int16_t)(rx_buf[5])) | (((int16_t)(rx_buf[6])) << 8);
 80010b2:	7d7b      	ldrb	r3, [r7, #21]
 80010b4:	b21a      	sxth	r2, r3
 80010b6:	7dbb      	ldrb	r3, [r7, #22]
 80010b8:	021b      	lsls	r3, r3, #8
 80010ba:	b21b      	sxth	r3, r3
 80010bc:	4313      	orrs	r3, r2
 80010be:	847b      	strh	r3, [r7, #34]	@ 0x22

	sensor->gyro_x = sensor->config->dps_range * (float)raw_data_x / (float)(1 << (LSM6DS3_RESOLUTION - 1));
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	69db      	ldr	r3, [r3, #28]
 80010c4:	699b      	ldr	r3, [r3, #24]
 80010c6:	ee07 3a90 	vmov	s15, r3
 80010ca:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80010ce:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 80010d2:	ee07 3a90 	vmov	s15, r3
 80010d6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010da:	ee27 7a27 	vmul.f32	s14, s14, s15
 80010de:	eddf 6a22 	vldr	s13, [pc, #136]	@ 8001168 <LSM6DS3_ReadGyro+0x118>
 80010e2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010e6:	68fb      	ldr	r3, [r7, #12]
 80010e8:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
	sensor->gyro_y = sensor->config->dps_range * (float)raw_data_y / (float)(1 << (LSM6DS3_RESOLUTION - 1));
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	69db      	ldr	r3, [r3, #28]
 80010f0:	699b      	ldr	r3, [r3, #24]
 80010f2:	ee07 3a90 	vmov	s15, r3
 80010f6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80010fa:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 80010fe:	ee07 3a90 	vmov	s15, r3
 8001102:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001106:	ee27 7a27 	vmul.f32	s14, s14, s15
 800110a:	eddf 6a17 	vldr	s13, [pc, #92]	@ 8001168 <LSM6DS3_ReadGyro+0x118>
 800110e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001112:	68fb      	ldr	r3, [r7, #12]
 8001114:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
	sensor->gyro_z = sensor->config->dps_range * (float)raw_data_z / (float)(1 << (LSM6DS3_RESOLUTION - 1));
 8001118:	68fb      	ldr	r3, [r7, #12]
 800111a:	69db      	ldr	r3, [r3, #28]
 800111c:	699b      	ldr	r3, [r3, #24]
 800111e:	ee07 3a90 	vmov	s15, r3
 8001122:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001126:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 800112a:	ee07 3a90 	vmov	s15, r3
 800112e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001132:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001136:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 8001168 <LSM6DS3_ReadGyro+0x118>
 800113a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800113e:	68fb      	ldr	r3, [r7, #12]
 8001140:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34

	*x = sensor->gyro_x;
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001148:	68bb      	ldr	r3, [r7, #8]
 800114a:	601a      	str	r2, [r3, #0]
	*y = sensor->gyro_y;
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	601a      	str	r2, [r3, #0]
	*z = sensor->gyro_z;
 8001154:	68fb      	ldr	r3, [r7, #12]
 8001156:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001158:	683b      	ldr	r3, [r7, #0]
 800115a:	601a      	str	r2, [r3, #0]
}
 800115c:	bf00      	nop
 800115e:	372c      	adds	r7, #44	@ 0x2c
 8001160:	46bd      	mov	sp, r7
 8001162:	bd90      	pop	{r4, r7, pc}
 8001164:	0801d738 	.word	0x0801d738
 8001168:	47000000 	.word	0x47000000

0800116c <LSM6DS3_ReadRegister>:



HAL_StatusTypeDef LSM6DS3_ReadRegister(LSM6DS3* sensor, uint8_t reg, uint8_t* data)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b088      	sub	sp, #32
 8001170:	af02      	add	r7, sp, #8
 8001172:	60f8      	str	r0, [r7, #12]
 8001174:	460b      	mov	r3, r1
 8001176:	607a      	str	r2, [r7, #4]
 8001178:	72fb      	strb	r3, [r7, #11]
	uint8_t tx_buf[2] = {(reg | 0x80), 0x00};  // set the first bit to indicate a read communication
 800117a:	7afb      	ldrb	r3, [r7, #11]
 800117c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001180:	b2db      	uxtb	r3, r3
 8001182:	753b      	strb	r3, [r7, #20]
 8001184:	2300      	movs	r3, #0
 8001186:	757b      	strb	r3, [r7, #21]
	uint8_t rx_buf[2];

	HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_RESET);
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	6858      	ldr	r0, [r3, #4]
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	891b      	ldrh	r3, [r3, #8]
 8001190:	2200      	movs	r2, #0
 8001192:	4619      	mov	r1, r3
 8001194:	f00a fb98 	bl	800b8c8 <HAL_GPIO_WritePin>
	HAL_StatusTypeDef status = HAL_SPI_TransmitReceive(sensor->spi, tx_buf, rx_buf, 2, LSM6DS3_SPI_TIMEOUT_MS);
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	6818      	ldr	r0, [r3, #0]
 800119c:	f107 0210 	add.w	r2, r7, #16
 80011a0:	f107 0114 	add.w	r1, r7, #20
 80011a4:	2301      	movs	r3, #1
 80011a6:	9300      	str	r3, [sp, #0]
 80011a8:	2302      	movs	r3, #2
 80011aa:	f00f fe3b 	bl	8010e24 <HAL_SPI_TransmitReceive>
 80011ae:	4603      	mov	r3, r0
 80011b0:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_SET);
 80011b2:	68fb      	ldr	r3, [r7, #12]
 80011b4:	6858      	ldr	r0, [r3, #4]
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	891b      	ldrh	r3, [r3, #8]
 80011ba:	2201      	movs	r2, #1
 80011bc:	4619      	mov	r1, r3
 80011be:	f00a fb83 	bl	800b8c8 <HAL_GPIO_WritePin>

	*data = rx_buf[1];
 80011c2:	7c7a      	ldrb	r2, [r7, #17]
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	701a      	strb	r2, [r3, #0]

	return status;
 80011c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80011ca:	4618      	mov	r0, r3
 80011cc:	3718      	adds	r7, #24
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	bf00      	nop

080011d4 <LSM6DS3_WriteRegister>:


HAL_StatusTypeDef LSM6DS3_WriteRegister(LSM6DS3* sensor, uint8_t reg, uint8_t data)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b084      	sub	sp, #16
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
 80011dc:	460b      	mov	r3, r1
 80011de:	70fb      	strb	r3, [r7, #3]
 80011e0:	4613      	mov	r3, r2
 80011e2:	70bb      	strb	r3, [r7, #2]
	uint8_t tx_buf[2] = {reg, data};
 80011e4:	78fb      	ldrb	r3, [r7, #3]
 80011e6:	733b      	strb	r3, [r7, #12]
 80011e8:	78bb      	ldrb	r3, [r7, #2]
 80011ea:	737b      	strb	r3, [r7, #13]

	HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_RESET);
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	6858      	ldr	r0, [r3, #4]
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	891b      	ldrh	r3, [r3, #8]
 80011f4:	2200      	movs	r2, #0
 80011f6:	4619      	mov	r1, r3
 80011f8:	f00a fb66 	bl	800b8c8 <HAL_GPIO_WritePin>
	HAL_StatusTypeDef status = HAL_SPI_Transmit(sensor->spi, tx_buf, 2, LSM6DS3_SPI_TIMEOUT_MS);
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	6818      	ldr	r0, [r3, #0]
 8001200:	f107 010c 	add.w	r1, r7, #12
 8001204:	2301      	movs	r3, #1
 8001206:	2202      	movs	r2, #2
 8001208:	f00f fc1e 	bl	8010a48 <HAL_SPI_Transmit>
 800120c:	4603      	mov	r3, r0
 800120e:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_SET);
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	6858      	ldr	r0, [r3, #4]
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	891b      	ldrh	r3, [r3, #8]
 8001218:	2201      	movs	r2, #1
 800121a:	4619      	mov	r1, r3
 800121c:	f00a fb54 	bl	800b8c8 <HAL_GPIO_WritePin>

	return status;
 8001220:	7bfb      	ldrb	r3, [r7, #15]
}
 8001222:	4618      	mov	r0, r3
 8001224:	3710      	adds	r7, #16
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}
 800122a:	bf00      	nop

0800122c <SPI_TxRx_Fast>:
/* this uses the SPI FIFO on the H7, so it only works for transactions 16 bytes or less */
/* (the FIFO size depends on the specific SPI channel too, so check the RM) */
/* On the H723, SPI1, 2, 3 have 16 byte FIFO and SPI4, 5, 6 have 8 bytes FIFO */
/* the peripheral is configured using Cube to have 8 bit data frames and 1 data frame FIFO threshold */
__attribute__((optimize("-Ofast"))) inline void SPI_TxRx_Fast(uint8_t* tx, uint8_t* rx, uint8_t len, SPI_TypeDef* spi, GPIO_TypeDef* cs_port, uint16_t cs_pin)
{
 800122c:	b470      	push	{r4, r5, r6}
 800122e:	f8bd 5010 	ldrh.w	r5, [sp, #16]
 8001232:	4684      	mov	ip, r0
 8001234:	9c03      	ldr	r4, [sp, #12]
	cs_port->BSRR = (uint32_t)cs_pin << 16U;  /* CS low */
 8001236:	042e      	lsls	r6, r5, #16


	/* If using both the HAL SPI functions and our own, we need the next 2 lines to put SPI in a known state */
	/* If only using our function, I think these could be omitted */
	spi->CR2 &= ~SPI_CR2_TSIZE;  /* set TSIZE 0 for endless transfer (we disable SPI after a known number of bytes rather than looking for EOT) */
 8001238:	4816      	ldr	r0, [pc, #88]	@ (8001294 <SPI_TxRx_Fast+0x68>)
	cs_port->BSRR = (uint32_t)cs_pin << 16U;  /* CS low */
 800123a:	61a6      	str	r6, [r4, #24]
	spi->CR2 &= ~SPI_CR2_TSIZE;  /* set TSIZE 0 for endless transfer (we disable SPI after a known number of bytes rather than looking for EOT) */
 800123c:	685e      	ldr	r6, [r3, #4]
 800123e:	4030      	ands	r0, r6
 8001240:	6058      	str	r0, [r3, #4]
	spi->CFG2 &= ~SPI_CFG2_COMM;  /* this puts the SPI in full-duplex mode (for some reason the HAL takes it out of this mode sometimes, even when it is configured in Cube as full-duplex) */
 8001242:	68d8      	ldr	r0, [r3, #12]
 8001244:	f420 20c0 	bic.w	r0, r0, #393216	@ 0x60000
 8001248:	60d8      	str	r0, [r3, #12]


	spi->CR1 |= SPI_CR1_SPE;  /* enable SPI */
 800124a:	6818      	ldr	r0, [r3, #0]
 800124c:	f040 0001 	orr.w	r0, r0, #1
 8001250:	6018      	str	r0, [r3, #0]
	spi->CR1 |= SPI_CR1_CSTART;  /* start transmission */
 8001252:	6818      	ldr	r0, [r3, #0]
 8001254:	f440 7000 	orr.w	r0, r0, #512	@ 0x200
 8001258:	6018      	str	r0, [r3, #0]

	for (uint8_t i = 0; i < len; )  /* put all the TX data in the FIFO at once - this FIFO is 16 bytes max so this won't work for arbitrary amounts of data */
 800125a:	b1a2      	cbz	r2, 8001286 <SPI_TxRx_Fast+0x5a>
 800125c:	eb0c 0602 	add.w	r6, ip, r2
	{
		if(((spi->SR) & SPI_SR_TXP) == SPI_SR_TXP)  /* wait until TX FIFO has enough space for a data packet */
 8001260:	6958      	ldr	r0, [r3, #20]
 8001262:	0780      	lsls	r0, r0, #30
 8001264:	d5fc      	bpl.n	8001260 <SPI_TxRx_Fast+0x34>
		   *(__IO uint8_t*)&(spi->TXDR) = tx[i++];  /* put data in TXDR */
 8001266:	f81c 0b01 	ldrb.w	r0, [ip], #1
 800126a:	45b4      	cmp	ip, r6
 800126c:	f883 0020 	strb.w	r0, [r3, #32]
 8001270:	d1f6      	bne.n	8001260 <SPI_TxRx_Fast+0x34>
	for (uint8_t i = 0; i < len; )  /* put all the TX data in the FIFO at once - this FIFO is 16 bytes max so this won't work for arbitrary amounts of data */
 8001272:	440a      	add	r2, r1

	/* FIXME: this can get stuck -- add a timeout or max iteration limit */

	for (uint8_t i = 0; i < len; )  /* read out everything from the RX buffer */
	{
		if(((spi->SR) & SPI_SR_RXP) == SPI_SR_RXP)  /* wait until RX FIFO contains a data packet */
 8001274:	6958      	ldr	r0, [r3, #20]
 8001276:	07c0      	lsls	r0, r0, #31
 8001278:	d5fc      	bpl.n	8001274 <SPI_TxRx_Fast+0x48>
			rx[i++] = *(__IO uint8_t*)&(spi->RXDR);  /* read the data from RXDR */
 800127a:	f893 0030 	ldrb.w	r0, [r3, #48]	@ 0x30
 800127e:	f801 0b01 	strb.w	r0, [r1], #1
 8001282:	4291      	cmp	r1, r2
 8001284:	d1f6      	bne.n	8001274 <SPI_TxRx_Fast+0x48>
	}

	spi->CR1 &= ~SPI_CR1_SPE;  /* disable SPI */
 8001286:	681a      	ldr	r2, [r3, #0]
 8001288:	f022 0201 	bic.w	r2, r2, #1
 800128c:	601a      	str	r2, [r3, #0]
	cs_port->BSRR = cs_pin;  /* CS high */
 800128e:	61a5      	str	r5, [r4, #24]
}
 8001290:	bc70      	pop	{r4, r5, r6}
 8001292:	4770      	bx	lr
 8001294:	ffff0000 	.word	0xffff0000

08001298 <HAL_TIM_PeriodElapsedCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b082      	sub	sp, #8
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
	VibeCheckStrobe_PeriodElapsedUpdate(&vc.strobe);
 80012a0:	4803      	ldr	r0, [pc, #12]	@ (80012b0 <HAL_TIM_PeriodElapsedCallback+0x18>)
 80012a2:	f004 feda 	bl	800605a <VibeCheckStrobe_PeriodElapsedUpdate>
}
 80012a6:	bf00      	nop
 80012a8:	3708      	adds	r7, #8
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bd80      	pop	{r7, pc}
 80012ae:	bf00      	nop
 80012b0:	24011ddc 	.word	0x24011ddc

080012b4 <HAL_DAC_ConvHalfCpltCallbackCh1>:

void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef* hdac)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b082      	sub	sp, #8
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
	VibeCheckWaveGen_DMAHalfCpltCallback(&vc.wavegen);
 80012bc:	4803      	ldr	r0, [pc, #12]	@ (80012cc <HAL_DAC_ConvHalfCpltCallbackCh1+0x18>)
 80012be:	f005 fced 	bl	8006c9c <VibeCheckWaveGen_DMAHalfCpltCallback>
}
 80012c2:	bf00      	nop
 80012c4:	3708      	adds	r7, #8
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bd80      	pop	{r7, pc}
 80012ca:	bf00      	nop
 80012cc:	24011dfc 	.word	0x24011dfc

080012d0 <HAL_DAC_ConvCpltCallbackCh1>:

void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef* hdac)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b082      	sub	sp, #8
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
	VibeCheckWaveGen_DMACpltCallback(&vc.wavegen);
 80012d8:	4803      	ldr	r0, [pc, #12]	@ (80012e8 <HAL_DAC_ConvCpltCallbackCh1+0x18>)
 80012da:	f005 fcfb 	bl	8006cd4 <VibeCheckWaveGen_DMACpltCallback>
}
 80012de:	bf00      	nop
 80012e0:	3708      	adds	r7, #8
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bd80      	pop	{r7, pc}
 80012e6:	bf00      	nop
 80012e8:	24011dfc 	.word	0x24011dfc

080012ec <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b082      	sub	sp, #8
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	4603      	mov	r3, r0
 80012f4:	80fb      	strh	r3, [r7, #6]
	VibeCheckSensor_EXTICallback(&vc.sensor, GPIO_Pin);
 80012f6:	88fb      	ldrh	r3, [r7, #6]
 80012f8:	4619      	mov	r1, r3
 80012fa:	4803      	ldr	r0, [pc, #12]	@ (8001308 <HAL_GPIO_EXTI_Callback+0x1c>)
 80012fc:	f003 fc28 	bl	8004b50 <VibeCheckSensor_EXTICallback>
}
 8001300:	bf00      	nop
 8001302:	3708      	adds	r7, #8
 8001304:	46bd      	mov	sp, r7
 8001306:	bd80      	pop	{r7, pc}
 8001308:	240133c8 	.word	0x240133c8

0800130c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b086      	sub	sp, #24
 8001310:	af06      	add	r7, sp, #24
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8001312:	f000 ff23 	bl	800215c <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001316:	f005 ffd9 	bl	80072cc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800131a:	f000 f84d 	bl	80013b8 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 800131e:	f000 f8bb 	bl	8001498 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001322:	f000 fdbf 	bl	8001ea4 <MX_GPIO_Init>
  MX_DMA_Init();
 8001326:	f000 fd8d 	bl	8001e44 <MX_DMA_Init>
  MX_DAC1_Init();
 800132a:	f000 f9cb 	bl	80016c4 <MX_DAC1_Init>
  MX_I2C2_Init();
 800132e:	f000 fa05 	bl	800173c <MX_I2C2_Init>
  MX_SPI2_Init();
 8001332:	f000 fa43 	bl	80017bc <MX_SPI2_Init>
  MX_SPI3_Init();
 8001336:	f000 fa97 	bl	8001868 <MX_SPI3_Init>
  MX_SPI4_Init();
 800133a:	f000 faeb 	bl	8001914 <MX_SPI4_Init>
  MX_TIM4_Init();
 800133e:	f000 fc6f 	bl	8001c20 <MX_TIM4_Init>
  MX_TIM3_Init();
 8001342:	f000 fbdf 	bl	8001b04 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8001346:	f000 fd31 	bl	8001dac <MX_USART1_UART_Init>
  MX_TIM1_Init();
 800134a:	f000 fb39 	bl	80019c0 <MX_TIM1_Init>
  MX_TIM2_Init();
 800134e:	f000 fb8b 	bl	8001a68 <MX_TIM2_Init>
  MX_ADC1_Init();
 8001352:	f000 f8d1 	bl	80014f8 <MX_ADC1_Init>
  MX_ADC2_Init();
 8001356:	f000 f94b 	bl	80015f0 <MX_ADC2_Init>
  MX_UART7_Init();
 800135a:	f000 fcd9 	bl	8001d10 <MX_UART7_Init>
  MX_USB_DEVICE_Init();
 800135e:	f016 fd7f 	bl	8017e60 <MX_USB_DEVICE_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  HAL_TIM_Base_Start(&htim2);  /* start the timer for sensor data time stamps */
 8001362:	480b      	ldr	r0, [pc, #44]	@ (8001390 <main+0x84>)
 8001364:	f010 f9d8 	bl	8011718 <HAL_TIM_Base_Start>
  VibeCheck_Init(&vc, &htim3, &htim1, &hdac1, &htim4, &(TIM2->CNT), &hspi2, &hspi3, &hspi4);
 8001368:	4b0a      	ldr	r3, [pc, #40]	@ (8001394 <main+0x88>)
 800136a:	9304      	str	r3, [sp, #16]
 800136c:	4b0a      	ldr	r3, [pc, #40]	@ (8001398 <main+0x8c>)
 800136e:	9303      	str	r3, [sp, #12]
 8001370:	4b0a      	ldr	r3, [pc, #40]	@ (800139c <main+0x90>)
 8001372:	9302      	str	r3, [sp, #8]
 8001374:	4b0a      	ldr	r3, [pc, #40]	@ (80013a0 <main+0x94>)
 8001376:	9301      	str	r3, [sp, #4]
 8001378:	4b0a      	ldr	r3, [pc, #40]	@ (80013a4 <main+0x98>)
 800137a:	9300      	str	r3, [sp, #0]
 800137c:	4b0a      	ldr	r3, [pc, #40]	@ (80013a8 <main+0x9c>)
 800137e:	4a0b      	ldr	r2, [pc, #44]	@ (80013ac <main+0xa0>)
 8001380:	490b      	ldr	r1, [pc, #44]	@ (80013b0 <main+0xa4>)
 8001382:	480c      	ldr	r0, [pc, #48]	@ (80013b4 <main+0xa8>)
 8001384:	f001 fe42 	bl	800300c <VibeCheck_Init>

  while (1)
  {

	  VibeCheck_Loop(&vc);
 8001388:	480a      	ldr	r0, [pc, #40]	@ (80013b4 <main+0xa8>)
 800138a:	f002 f815 	bl	80033b8 <VibeCheck_Loop>
 800138e:	e7fb      	b.n	8001388 <main+0x7c>
 8001390:	24000734 	.word	0x24000734
 8001394:	24000660 	.word	0x24000660
 8001398:	240005d8 	.word	0x240005d8
 800139c:	24000550 	.word	0x24000550
 80013a0:	40000024 	.word	0x40000024
 80013a4:	240007cc 	.word	0x240007cc
 80013a8:	240003f8 	.word	0x240003f8
 80013ac:	240006e8 	.word	0x240006e8
 80013b0:	24000780 	.word	0x24000780
 80013b4:	240009b8 	.word	0x240009b8

080013b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b09c      	sub	sp, #112	@ 0x70
 80013bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013c2:	224c      	movs	r2, #76	@ 0x4c
 80013c4:	2100      	movs	r1, #0
 80013c6:	4618      	mov	r0, r3
 80013c8:	f018 fe0b 	bl	8019fe2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013cc:	1d3b      	adds	r3, r7, #4
 80013ce:	2220      	movs	r2, #32
 80013d0:	2100      	movs	r1, #0
 80013d2:	4618      	mov	r0, r3
 80013d4:	f018 fe05 	bl	8019fe2 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80013d8:	2002      	movs	r0, #2
 80013da:	f00b fe7b 	bl	800d0d4 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80013de:	2300      	movs	r3, #0
 80013e0:	603b      	str	r3, [r7, #0]
 80013e2:	4b2c      	ldr	r3, [pc, #176]	@ (8001494 <SystemClock_Config+0xdc>)
 80013e4:	699b      	ldr	r3, [r3, #24]
 80013e6:	4a2b      	ldr	r2, [pc, #172]	@ (8001494 <SystemClock_Config+0xdc>)
 80013e8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80013ec:	6193      	str	r3, [r2, #24]
 80013ee:	4b29      	ldr	r3, [pc, #164]	@ (8001494 <SystemClock_Config+0xdc>)
 80013f0:	699b      	ldr	r3, [r3, #24]
 80013f2:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80013f6:	603b      	str	r3, [r7, #0]
 80013f8:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80013fa:	bf00      	nop
 80013fc:	4b25      	ldr	r3, [pc, #148]	@ (8001494 <SystemClock_Config+0xdc>)
 80013fe:	699b      	ldr	r3, [r3, #24]
 8001400:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001404:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001408:	d1f8      	bne.n	80013fc <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 800140a:	2321      	movs	r3, #33	@ 0x21
 800140c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800140e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001412:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8001414:	2301      	movs	r3, #1
 8001416:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001418:	2302      	movs	r3, #2
 800141a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800141c:	2302      	movs	r3, #2
 800141e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 8001420:	2302      	movs	r3, #2
 8001422:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 40;
 8001424:	2328      	movs	r3, #40	@ 0x28
 8001426:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 8001428:	2301      	movs	r3, #1
 800142a:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800142c:	2302      	movs	r3, #2
 800142e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001430:	2302      	movs	r3, #2
 8001432:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8001434:	230c      	movs	r3, #12
 8001436:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8001438:	2300      	movs	r3, #0
 800143a:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800143c:	2300      	movs	r3, #0
 800143e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001440:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001444:	4618      	mov	r0, r3
 8001446:	f00b fe8f 	bl	800d168 <HAL_RCC_OscConfig>
 800144a:	4603      	mov	r3, r0
 800144c:	2b00      	cmp	r3, #0
 800144e:	d001      	beq.n	8001454 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001450:	f000 feb0 	bl	80021b4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001454:	233f      	movs	r3, #63	@ 0x3f
 8001456:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001458:	2303      	movs	r3, #3
 800145a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800145c:	2300      	movs	r3, #0
 800145e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8001460:	2308      	movs	r3, #8
 8001462:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8001464:	2340      	movs	r3, #64	@ 0x40
 8001466:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001468:	2340      	movs	r3, #64	@ 0x40
 800146a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 800146c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001470:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8001472:	2340      	movs	r3, #64	@ 0x40
 8001474:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001476:	1d3b      	adds	r3, r7, #4
 8001478:	2103      	movs	r1, #3
 800147a:	4618      	mov	r0, r3
 800147c:	f00c fa4e 	bl	800d91c <HAL_RCC_ClockConfig>
 8001480:	4603      	mov	r3, r0
 8001482:	2b00      	cmp	r3, #0
 8001484:	d001      	beq.n	800148a <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8001486:	f000 fe95 	bl	80021b4 <Error_Handler>
  }
}
 800148a:	bf00      	nop
 800148c:	3770      	adds	r7, #112	@ 0x70
 800148e:	46bd      	mov	sp, r7
 8001490:	bd80      	pop	{r7, pc}
 8001492:	bf00      	nop
 8001494:	58024800 	.word	0x58024800

08001498 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b0ae      	sub	sp, #184	@ 0xb8
 800149c:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800149e:	463b      	mov	r3, r7
 80014a0:	22b8      	movs	r2, #184	@ 0xb8
 80014a2:	2100      	movs	r1, #0
 80014a4:	4618      	mov	r0, r3
 80014a6:	f018 fd9c 	bl	8019fe2 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80014aa:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80014ae:	f04f 0300 	mov.w	r3, #0
 80014b2:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL2.PLL2M = 2;
 80014b6:	2302      	movs	r3, #2
 80014b8:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 16;
 80014ba:	2310      	movs	r3, #16
 80014bc:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 2;
 80014be:	2302      	movs	r3, #2
 80014c0:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 80014c2:	2302      	movs	r3, #2
 80014c4:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 80014c6:	2302      	movs	r3, #2
 80014c8:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 80014ca:	23c0      	movs	r3, #192	@ 0xc0
 80014cc:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 80014ce:	2300      	movs	r3, #0
 80014d0:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 80014d2:	2300      	movs	r3, #0
 80014d4:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 80014d6:	2300      	movs	r3, #0
 80014d8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80014dc:	463b      	mov	r3, r7
 80014de:	4618      	mov	r0, r3
 80014e0:	f00c fda8 	bl	800e034 <HAL_RCCEx_PeriphCLKConfig>
 80014e4:	4603      	mov	r3, r0
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d001      	beq.n	80014ee <PeriphCommonClock_Config+0x56>
  {
    Error_Handler();
 80014ea:	f000 fe63 	bl	80021b4 <Error_Handler>
  }
}
 80014ee:	bf00      	nop
 80014f0:	37b8      	adds	r7, #184	@ 0xb8
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bd80      	pop	{r7, pc}
	...

080014f8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b08c      	sub	sp, #48	@ 0x30
 80014fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80014fe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001502:	2200      	movs	r2, #0
 8001504:	601a      	str	r2, [r3, #0]
 8001506:	605a      	str	r2, [r3, #4]
 8001508:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800150a:	463b      	mov	r3, r7
 800150c:	2224      	movs	r2, #36	@ 0x24
 800150e:	2100      	movs	r1, #0
 8001510:	4618      	mov	r0, r3
 8001512:	f018 fd66 	bl	8019fe2 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001516:	4b32      	ldr	r3, [pc, #200]	@ (80015e0 <MX_ADC1_Init+0xe8>)
 8001518:	4a32      	ldr	r2, [pc, #200]	@ (80015e4 <MX_ADC1_Init+0xec>)
 800151a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 800151c:	4b30      	ldr	r3, [pc, #192]	@ (80015e0 <MX_ADC1_Init+0xe8>)
 800151e:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001522:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 8001524:	4b2e      	ldr	r3, [pc, #184]	@ (80015e0 <MX_ADC1_Init+0xe8>)
 8001526:	2200      	movs	r2, #0
 8001528:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800152a:	4b2d      	ldr	r3, [pc, #180]	@ (80015e0 <MX_ADC1_Init+0xe8>)
 800152c:	2200      	movs	r2, #0
 800152e:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001530:	4b2b      	ldr	r3, [pc, #172]	@ (80015e0 <MX_ADC1_Init+0xe8>)
 8001532:	2204      	movs	r2, #4
 8001534:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001536:	4b2a      	ldr	r3, [pc, #168]	@ (80015e0 <MX_ADC1_Init+0xe8>)
 8001538:	2200      	movs	r2, #0
 800153a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800153c:	4b28      	ldr	r3, [pc, #160]	@ (80015e0 <MX_ADC1_Init+0xe8>)
 800153e:	2200      	movs	r2, #0
 8001540:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8001542:	4b27      	ldr	r3, [pc, #156]	@ (80015e0 <MX_ADC1_Init+0xe8>)
 8001544:	2201      	movs	r2, #1
 8001546:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001548:	4b25      	ldr	r3, [pc, #148]	@ (80015e0 <MX_ADC1_Init+0xe8>)
 800154a:	2200      	movs	r2, #0
 800154c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001550:	4b23      	ldr	r3, [pc, #140]	@ (80015e0 <MX_ADC1_Init+0xe8>)
 8001552:	2200      	movs	r2, #0
 8001554:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001556:	4b22      	ldr	r3, [pc, #136]	@ (80015e0 <MX_ADC1_Init+0xe8>)
 8001558:	2200      	movs	r2, #0
 800155a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 800155c:	4b20      	ldr	r3, [pc, #128]	@ (80015e0 <MX_ADC1_Init+0xe8>)
 800155e:	2200      	movs	r2, #0
 8001560:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001562:	4b1f      	ldr	r3, [pc, #124]	@ (80015e0 <MX_ADC1_Init+0xe8>)
 8001564:	2200      	movs	r2, #0
 8001566:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8001568:	4b1d      	ldr	r3, [pc, #116]	@ (80015e0 <MX_ADC1_Init+0xe8>)
 800156a:	2200      	movs	r2, #0
 800156c:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc1.Init.OversamplingMode = DISABLE;
 800156e:	4b1c      	ldr	r3, [pc, #112]	@ (80015e0 <MX_ADC1_Init+0xe8>)
 8001570:	2200      	movs	r2, #0
 8001572:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  hadc1.Init.Oversampling.Ratio = 1;
 8001576:	4b1a      	ldr	r3, [pc, #104]	@ (80015e0 <MX_ADC1_Init+0xe8>)
 8001578:	2201      	movs	r2, #1
 800157a:	649a      	str	r2, [r3, #72]	@ 0x48
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800157c:	4818      	ldr	r0, [pc, #96]	@ (80015e0 <MX_ADC1_Init+0xe8>)
 800157e:	f006 f9a1 	bl	80078c4 <HAL_ADC_Init>
 8001582:	4603      	mov	r3, r0
 8001584:	2b00      	cmp	r3, #0
 8001586:	d001      	beq.n	800158c <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8001588:	f000 fe14 	bl	80021b4 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800158c:	2300      	movs	r3, #0
 800158e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001590:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001594:	4619      	mov	r1, r3
 8001596:	4812      	ldr	r0, [pc, #72]	@ (80015e0 <MX_ADC1_Init+0xe8>)
 8001598:	f007 f9e0 	bl	800895c <HAL_ADCEx_MultiModeConfigChannel>
 800159c:	4603      	mov	r3, r0
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d001      	beq.n	80015a6 <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 80015a2:	f000 fe07 	bl	80021b4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80015a6:	4b10      	ldr	r3, [pc, #64]	@ (80015e8 <MX_ADC1_Init+0xf0>)
 80015a8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80015aa:	2306      	movs	r3, #6
 80015ac:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80015ae:	2300      	movs	r3, #0
 80015b0:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 80015b2:	4b0e      	ldr	r3, [pc, #56]	@ (80015ec <MX_ADC1_Init+0xf4>)
 80015b4:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80015b6:	2304      	movs	r3, #4
 80015b8:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80015ba:	2300      	movs	r3, #0
 80015bc:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 80015be:	2300      	movs	r3, #0
 80015c0:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015c4:	463b      	mov	r3, r7
 80015c6:	4619      	mov	r1, r3
 80015c8:	4805      	ldr	r0, [pc, #20]	@ (80015e0 <MX_ADC1_Init+0xe8>)
 80015ca:	f006 fb83 	bl	8007cd4 <HAL_ADC_ConfigChannel>
 80015ce:	4603      	mov	r3, r0
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d001      	beq.n	80015d8 <MX_ADC1_Init+0xe0>
  {
    Error_Handler();
 80015d4:	f000 fdee 	bl	80021b4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80015d8:	bf00      	nop
 80015da:	3730      	adds	r7, #48	@ 0x30
 80015dc:	46bd      	mov	sp, r7
 80015de:	bd80      	pop	{r7, pc}
 80015e0:	24000318 	.word	0x24000318
 80015e4:	40022000 	.word	0x40022000
 80015e8:	10c00010 	.word	0x10c00010
 80015ec:	47ff0000 	.word	0x47ff0000

080015f0 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b08a      	sub	sp, #40	@ 0x28
 80015f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80015f6:	1d3b      	adds	r3, r7, #4
 80015f8:	2224      	movs	r2, #36	@ 0x24
 80015fa:	2100      	movs	r1, #0
 80015fc:	4618      	mov	r0, r3
 80015fe:	f018 fcf0 	bl	8019fe2 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8001602:	4b2c      	ldr	r3, [pc, #176]	@ (80016b4 <MX_ADC2_Init+0xc4>)
 8001604:	4a2c      	ldr	r2, [pc, #176]	@ (80016b8 <MX_ADC2_Init+0xc8>)
 8001606:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8001608:	4b2a      	ldr	r3, [pc, #168]	@ (80016b4 <MX_ADC2_Init+0xc4>)
 800160a:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800160e:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_16B;
 8001610:	4b28      	ldr	r3, [pc, #160]	@ (80016b4 <MX_ADC2_Init+0xc4>)
 8001612:	2200      	movs	r2, #0
 8001614:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001616:	4b27      	ldr	r3, [pc, #156]	@ (80016b4 <MX_ADC2_Init+0xc4>)
 8001618:	2200      	movs	r2, #0
 800161a:	611a      	str	r2, [r3, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800161c:	4b25      	ldr	r3, [pc, #148]	@ (80016b4 <MX_ADC2_Init+0xc4>)
 800161e:	2204      	movs	r2, #4
 8001620:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8001622:	4b24      	ldr	r3, [pc, #144]	@ (80016b4 <MX_ADC2_Init+0xc4>)
 8001624:	2200      	movs	r2, #0
 8001626:	761a      	strb	r2, [r3, #24]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001628:	4b22      	ldr	r3, [pc, #136]	@ (80016b4 <MX_ADC2_Init+0xc4>)
 800162a:	2200      	movs	r2, #0
 800162c:	765a      	strb	r2, [r3, #25]
  hadc2.Init.NbrOfConversion = 1;
 800162e:	4b21      	ldr	r3, [pc, #132]	@ (80016b4 <MX_ADC2_Init+0xc4>)
 8001630:	2201      	movs	r2, #1
 8001632:	61da      	str	r2, [r3, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001634:	4b1f      	ldr	r3, [pc, #124]	@ (80016b4 <MX_ADC2_Init+0xc4>)
 8001636:	2200      	movs	r2, #0
 8001638:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800163c:	4b1d      	ldr	r3, [pc, #116]	@ (80016b4 <MX_ADC2_Init+0xc4>)
 800163e:	2200      	movs	r2, #0
 8001640:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001642:	4b1c      	ldr	r3, [pc, #112]	@ (80016b4 <MX_ADC2_Init+0xc4>)
 8001644:	2200      	movs	r2, #0
 8001646:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8001648:	4b1a      	ldr	r3, [pc, #104]	@ (80016b4 <MX_ADC2_Init+0xc4>)
 800164a:	2200      	movs	r2, #0
 800164c:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800164e:	4b19      	ldr	r3, [pc, #100]	@ (80016b4 <MX_ADC2_Init+0xc4>)
 8001650:	2200      	movs	r2, #0
 8001652:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8001654:	4b17      	ldr	r3, [pc, #92]	@ (80016b4 <MX_ADC2_Init+0xc4>)
 8001656:	2200      	movs	r2, #0
 8001658:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc2.Init.OversamplingMode = DISABLE;
 800165a:	4b16      	ldr	r3, [pc, #88]	@ (80016b4 <MX_ADC2_Init+0xc4>)
 800165c:	2200      	movs	r2, #0
 800165e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  hadc2.Init.Oversampling.Ratio = 1;
 8001662:	4b14      	ldr	r3, [pc, #80]	@ (80016b4 <MX_ADC2_Init+0xc4>)
 8001664:	2201      	movs	r2, #1
 8001666:	649a      	str	r2, [r3, #72]	@ 0x48
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001668:	4812      	ldr	r0, [pc, #72]	@ (80016b4 <MX_ADC2_Init+0xc4>)
 800166a:	f006 f92b 	bl	80078c4 <HAL_ADC_Init>
 800166e:	4603      	mov	r3, r0
 8001670:	2b00      	cmp	r3, #0
 8001672:	d001      	beq.n	8001678 <MX_ADC2_Init+0x88>
  {
    Error_Handler();
 8001674:	f000 fd9e 	bl	80021b4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001678:	4b10      	ldr	r3, [pc, #64]	@ (80016bc <MX_ADC2_Init+0xcc>)
 800167a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800167c:	2306      	movs	r3, #6
 800167e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001680:	2300      	movs	r3, #0
 8001682:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 8001684:	4b0e      	ldr	r3, [pc, #56]	@ (80016c0 <MX_ADC2_Init+0xd0>)
 8001686:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001688:	2304      	movs	r3, #4
 800168a:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800168c:	2300      	movs	r3, #0
 800168e:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 8001690:	2300      	movs	r3, #0
 8001692:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001696:	1d3b      	adds	r3, r7, #4
 8001698:	4619      	mov	r1, r3
 800169a:	4806      	ldr	r0, [pc, #24]	@ (80016b4 <MX_ADC2_Init+0xc4>)
 800169c:	f006 fb1a 	bl	8007cd4 <HAL_ADC_ConfigChannel>
 80016a0:	4603      	mov	r3, r0
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d001      	beq.n	80016aa <MX_ADC2_Init+0xba>
  {
    Error_Handler();
 80016a6:	f000 fd85 	bl	80021b4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80016aa:	bf00      	nop
 80016ac:	3728      	adds	r7, #40	@ 0x28
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bd80      	pop	{r7, pc}
 80016b2:	bf00      	nop
 80016b4:	24000388 	.word	0x24000388
 80016b8:	40022100 	.word	0x40022100
 80016bc:	0c900008 	.word	0x0c900008
 80016c0:	47ff0000 	.word	0x47ff0000

080016c4 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b08a      	sub	sp, #40	@ 0x28
 80016c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80016ca:	1d3b      	adds	r3, r7, #4
 80016cc:	2224      	movs	r2, #36	@ 0x24
 80016ce:	2100      	movs	r1, #0
 80016d0:	4618      	mov	r0, r3
 80016d2:	f018 fc86 	bl	8019fe2 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 80016d6:	4b17      	ldr	r3, [pc, #92]	@ (8001734 <MX_DAC1_Init+0x70>)
 80016d8:	4a17      	ldr	r2, [pc, #92]	@ (8001738 <MX_DAC1_Init+0x74>)
 80016da:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80016dc:	4815      	ldr	r0, [pc, #84]	@ (8001734 <MX_DAC1_Init+0x70>)
 80016de:	f007 fba7 	bl	8008e30 <HAL_DAC_Init>
 80016e2:	4603      	mov	r3, r0
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d001      	beq.n	80016ec <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 80016e8:	f000 fd64 	bl	80021b4 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80016ec:	2300      	movs	r3, #0
 80016ee:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T1_TRGO;
 80016f0:	2306      	movs	r3, #6
 80016f2:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 80016f4:	2302      	movs	r3, #2
 80016f6:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 80016f8:	2301      	movs	r3, #1
 80016fa:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80016fc:	2300      	movs	r3, #0
 80016fe:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001700:	1d3b      	adds	r3, r7, #4
 8001702:	2200      	movs	r2, #0
 8001704:	4619      	mov	r1, r3
 8001706:	480b      	ldr	r0, [pc, #44]	@ (8001734 <MX_DAC1_Init+0x70>)
 8001708:	f007 fc7e 	bl	8009008 <HAL_DAC_ConfigChannel>
 800170c:	4603      	mov	r3, r0
 800170e:	2b00      	cmp	r3, #0
 8001710:	d001      	beq.n	8001716 <MX_DAC1_Init+0x52>
  {
    Error_Handler();
 8001712:	f000 fd4f 	bl	80021b4 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8001716:	1d3b      	adds	r3, r7, #4
 8001718:	2210      	movs	r2, #16
 800171a:	4619      	mov	r1, r3
 800171c:	4805      	ldr	r0, [pc, #20]	@ (8001734 <MX_DAC1_Init+0x70>)
 800171e:	f007 fc73 	bl	8009008 <HAL_DAC_ConfigChannel>
 8001722:	4603      	mov	r3, r0
 8001724:	2b00      	cmp	r3, #0
 8001726:	d001      	beq.n	800172c <MX_DAC1_Init+0x68>
  {
    Error_Handler();
 8001728:	f000 fd44 	bl	80021b4 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 800172c:	bf00      	nop
 800172e:	3728      	adds	r7, #40	@ 0x28
 8001730:	46bd      	mov	sp, r7
 8001732:	bd80      	pop	{r7, pc}
 8001734:	240003f8 	.word	0x240003f8
 8001738:	40007400 	.word	0x40007400

0800173c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001740:	4b1b      	ldr	r3, [pc, #108]	@ (80017b0 <MX_I2C2_Init+0x74>)
 8001742:	4a1c      	ldr	r2, [pc, #112]	@ (80017b4 <MX_I2C2_Init+0x78>)
 8001744:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x307075B1;
 8001746:	4b1a      	ldr	r3, [pc, #104]	@ (80017b0 <MX_I2C2_Init+0x74>)
 8001748:	4a1b      	ldr	r2, [pc, #108]	@ (80017b8 <MX_I2C2_Init+0x7c>)
 800174a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 800174c:	4b18      	ldr	r3, [pc, #96]	@ (80017b0 <MX_I2C2_Init+0x74>)
 800174e:	2200      	movs	r2, #0
 8001750:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001752:	4b17      	ldr	r3, [pc, #92]	@ (80017b0 <MX_I2C2_Init+0x74>)
 8001754:	2201      	movs	r2, #1
 8001756:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001758:	4b15      	ldr	r3, [pc, #84]	@ (80017b0 <MX_I2C2_Init+0x74>)
 800175a:	2200      	movs	r2, #0
 800175c:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800175e:	4b14      	ldr	r3, [pc, #80]	@ (80017b0 <MX_I2C2_Init+0x74>)
 8001760:	2200      	movs	r2, #0
 8001762:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001764:	4b12      	ldr	r3, [pc, #72]	@ (80017b0 <MX_I2C2_Init+0x74>)
 8001766:	2200      	movs	r2, #0
 8001768:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800176a:	4b11      	ldr	r3, [pc, #68]	@ (80017b0 <MX_I2C2_Init+0x74>)
 800176c:	2200      	movs	r2, #0
 800176e:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001770:	4b0f      	ldr	r3, [pc, #60]	@ (80017b0 <MX_I2C2_Init+0x74>)
 8001772:	2200      	movs	r2, #0
 8001774:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001776:	480e      	ldr	r0, [pc, #56]	@ (80017b0 <MX_I2C2_Init+0x74>)
 8001778:	f00a f8da 	bl	800b930 <HAL_I2C_Init>
 800177c:	4603      	mov	r3, r0
 800177e:	2b00      	cmp	r3, #0
 8001780:	d001      	beq.n	8001786 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8001782:	f000 fd17 	bl	80021b4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001786:	2100      	movs	r1, #0
 8001788:	4809      	ldr	r0, [pc, #36]	@ (80017b0 <MX_I2C2_Init+0x74>)
 800178a:	f00a f96d 	bl	800ba68 <HAL_I2CEx_ConfigAnalogFilter>
 800178e:	4603      	mov	r3, r0
 8001790:	2b00      	cmp	r3, #0
 8001792:	d001      	beq.n	8001798 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001794:	f000 fd0e 	bl	80021b4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001798:	2100      	movs	r1, #0
 800179a:	4805      	ldr	r0, [pc, #20]	@ (80017b0 <MX_I2C2_Init+0x74>)
 800179c:	f00a f9af 	bl	800bafe <HAL_I2CEx_ConfigDigitalFilter>
 80017a0:	4603      	mov	r3, r0
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d001      	beq.n	80017aa <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80017a6:	f000 fd05 	bl	80021b4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80017aa:	bf00      	nop
 80017ac:	bd80      	pop	{r7, pc}
 80017ae:	bf00      	nop
 80017b0:	240004fc 	.word	0x240004fc
 80017b4:	40005800 	.word	0x40005800
 80017b8:	307075b1 	.word	0x307075b1

080017bc <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80017c0:	4b27      	ldr	r3, [pc, #156]	@ (8001860 <MX_SPI2_Init+0xa4>)
 80017c2:	4a28      	ldr	r2, [pc, #160]	@ (8001864 <MX_SPI2_Init+0xa8>)
 80017c4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80017c6:	4b26      	ldr	r3, [pc, #152]	@ (8001860 <MX_SPI2_Init+0xa4>)
 80017c8:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80017cc:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80017ce:	4b24      	ldr	r3, [pc, #144]	@ (8001860 <MX_SPI2_Init+0xa4>)
 80017d0:	2200      	movs	r2, #0
 80017d2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80017d4:	4b22      	ldr	r3, [pc, #136]	@ (8001860 <MX_SPI2_Init+0xa4>)
 80017d6:	2207      	movs	r2, #7
 80017d8:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80017da:	4b21      	ldr	r3, [pc, #132]	@ (8001860 <MX_SPI2_Init+0xa4>)
 80017dc:	2200      	movs	r2, #0
 80017de:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80017e0:	4b1f      	ldr	r3, [pc, #124]	@ (8001860 <MX_SPI2_Init+0xa4>)
 80017e2:	2200      	movs	r2, #0
 80017e4:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80017e6:	4b1e      	ldr	r3, [pc, #120]	@ (8001860 <MX_SPI2_Init+0xa4>)
 80017e8:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80017ec:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80017ee:	4b1c      	ldr	r3, [pc, #112]	@ (8001860 <MX_SPI2_Init+0xa4>)
 80017f0:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80017f4:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80017f6:	4b1a      	ldr	r3, [pc, #104]	@ (8001860 <MX_SPI2_Init+0xa4>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80017fc:	4b18      	ldr	r3, [pc, #96]	@ (8001860 <MX_SPI2_Init+0xa4>)
 80017fe:	2200      	movs	r2, #0
 8001800:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001802:	4b17      	ldr	r3, [pc, #92]	@ (8001860 <MX_SPI2_Init+0xa4>)
 8001804:	2200      	movs	r2, #0
 8001806:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 8001808:	4b15      	ldr	r3, [pc, #84]	@ (8001860 <MX_SPI2_Init+0xa4>)
 800180a:	2200      	movs	r2, #0
 800180c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800180e:	4b14      	ldr	r3, [pc, #80]	@ (8001860 <MX_SPI2_Init+0xa4>)
 8001810:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001814:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001816:	4b12      	ldr	r3, [pc, #72]	@ (8001860 <MX_SPI2_Init+0xa4>)
 8001818:	2200      	movs	r2, #0
 800181a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 800181c:	4b10      	ldr	r3, [pc, #64]	@ (8001860 <MX_SPI2_Init+0xa4>)
 800181e:	2200      	movs	r2, #0
 8001820:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001822:	4b0f      	ldr	r3, [pc, #60]	@ (8001860 <MX_SPI2_Init+0xa4>)
 8001824:	2200      	movs	r2, #0
 8001826:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001828:	4b0d      	ldr	r3, [pc, #52]	@ (8001860 <MX_SPI2_Init+0xa4>)
 800182a:	2200      	movs	r2, #0
 800182c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800182e:	4b0c      	ldr	r3, [pc, #48]	@ (8001860 <MX_SPI2_Init+0xa4>)
 8001830:	2200      	movs	r2, #0
 8001832:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001834:	4b0a      	ldr	r3, [pc, #40]	@ (8001860 <MX_SPI2_Init+0xa4>)
 8001836:	2200      	movs	r2, #0
 8001838:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800183a:	4b09      	ldr	r3, [pc, #36]	@ (8001860 <MX_SPI2_Init+0xa4>)
 800183c:	2200      	movs	r2, #0
 800183e:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001840:	4b07      	ldr	r3, [pc, #28]	@ (8001860 <MX_SPI2_Init+0xa4>)
 8001842:	2200      	movs	r2, #0
 8001844:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001846:	4b06      	ldr	r3, [pc, #24]	@ (8001860 <MX_SPI2_Init+0xa4>)
 8001848:	2200      	movs	r2, #0
 800184a:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800184c:	4804      	ldr	r0, [pc, #16]	@ (8001860 <MX_SPI2_Init+0xa4>)
 800184e:	f00e ffd7 	bl	8010800 <HAL_SPI_Init>
 8001852:	4603      	mov	r3, r0
 8001854:	2b00      	cmp	r3, #0
 8001856:	d001      	beq.n	800185c <MX_SPI2_Init+0xa0>
  {
    Error_Handler();
 8001858:	f000 fcac 	bl	80021b4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800185c:	bf00      	nop
 800185e:	bd80      	pop	{r7, pc}
 8001860:	24000550 	.word	0x24000550
 8001864:	40003800 	.word	0x40003800

08001868 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 800186c:	4b27      	ldr	r3, [pc, #156]	@ (800190c <MX_SPI3_Init+0xa4>)
 800186e:	4a28      	ldr	r2, [pc, #160]	@ (8001910 <MX_SPI3_Init+0xa8>)
 8001870:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001872:	4b26      	ldr	r3, [pc, #152]	@ (800190c <MX_SPI3_Init+0xa4>)
 8001874:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001878:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800187a:	4b24      	ldr	r3, [pc, #144]	@ (800190c <MX_SPI3_Init+0xa4>)
 800187c:	2200      	movs	r2, #0
 800187e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001880:	4b22      	ldr	r3, [pc, #136]	@ (800190c <MX_SPI3_Init+0xa4>)
 8001882:	2207      	movs	r2, #7
 8001884:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001886:	4b21      	ldr	r3, [pc, #132]	@ (800190c <MX_SPI3_Init+0xa4>)
 8001888:	2200      	movs	r2, #0
 800188a:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800188c:	4b1f      	ldr	r3, [pc, #124]	@ (800190c <MX_SPI3_Init+0xa4>)
 800188e:	2200      	movs	r2, #0
 8001890:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001892:	4b1e      	ldr	r3, [pc, #120]	@ (800190c <MX_SPI3_Init+0xa4>)
 8001894:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001898:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800189a:	4b1c      	ldr	r3, [pc, #112]	@ (800190c <MX_SPI3_Init+0xa4>)
 800189c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80018a0:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80018a2:	4b1a      	ldr	r3, [pc, #104]	@ (800190c <MX_SPI3_Init+0xa4>)
 80018a4:	2200      	movs	r2, #0
 80018a6:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80018a8:	4b18      	ldr	r3, [pc, #96]	@ (800190c <MX_SPI3_Init+0xa4>)
 80018aa:	2200      	movs	r2, #0
 80018ac:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80018ae:	4b17      	ldr	r3, [pc, #92]	@ (800190c <MX_SPI3_Init+0xa4>)
 80018b0:	2200      	movs	r2, #0
 80018b2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 80018b4:	4b15      	ldr	r3, [pc, #84]	@ (800190c <MX_SPI3_Init+0xa4>)
 80018b6:	2200      	movs	r2, #0
 80018b8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80018ba:	4b14      	ldr	r3, [pc, #80]	@ (800190c <MX_SPI3_Init+0xa4>)
 80018bc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80018c0:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80018c2:	4b12      	ldr	r3, [pc, #72]	@ (800190c <MX_SPI3_Init+0xa4>)
 80018c4:	2200      	movs	r2, #0
 80018c6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80018c8:	4b10      	ldr	r3, [pc, #64]	@ (800190c <MX_SPI3_Init+0xa4>)
 80018ca:	2200      	movs	r2, #0
 80018cc:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80018ce:	4b0f      	ldr	r3, [pc, #60]	@ (800190c <MX_SPI3_Init+0xa4>)
 80018d0:	2200      	movs	r2, #0
 80018d2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80018d4:	4b0d      	ldr	r3, [pc, #52]	@ (800190c <MX_SPI3_Init+0xa4>)
 80018d6:	2200      	movs	r2, #0
 80018d8:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80018da:	4b0c      	ldr	r3, [pc, #48]	@ (800190c <MX_SPI3_Init+0xa4>)
 80018dc:	2200      	movs	r2, #0
 80018de:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80018e0:	4b0a      	ldr	r3, [pc, #40]	@ (800190c <MX_SPI3_Init+0xa4>)
 80018e2:	2200      	movs	r2, #0
 80018e4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80018e6:	4b09      	ldr	r3, [pc, #36]	@ (800190c <MX_SPI3_Init+0xa4>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80018ec:	4b07      	ldr	r3, [pc, #28]	@ (800190c <MX_SPI3_Init+0xa4>)
 80018ee:	2200      	movs	r2, #0
 80018f0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80018f2:	4b06      	ldr	r3, [pc, #24]	@ (800190c <MX_SPI3_Init+0xa4>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80018f8:	4804      	ldr	r0, [pc, #16]	@ (800190c <MX_SPI3_Init+0xa4>)
 80018fa:	f00e ff81 	bl	8010800 <HAL_SPI_Init>
 80018fe:	4603      	mov	r3, r0
 8001900:	2b00      	cmp	r3, #0
 8001902:	d001      	beq.n	8001908 <MX_SPI3_Init+0xa0>
  {
    Error_Handler();
 8001904:	f000 fc56 	bl	80021b4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001908:	bf00      	nop
 800190a:	bd80      	pop	{r7, pc}
 800190c:	240005d8 	.word	0x240005d8
 8001910:	40003c00 	.word	0x40003c00

08001914 <MX_SPI4_Init>:
  * @brief SPI4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI4_Init(void)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  /* SPI4 parameter configuration*/
  hspi4.Instance = SPI4;
 8001918:	4b27      	ldr	r3, [pc, #156]	@ (80019b8 <MX_SPI4_Init+0xa4>)
 800191a:	4a28      	ldr	r2, [pc, #160]	@ (80019bc <MX_SPI4_Init+0xa8>)
 800191c:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 800191e:	4b26      	ldr	r3, [pc, #152]	@ (80019b8 <MX_SPI4_Init+0xa4>)
 8001920:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001924:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8001926:	4b24      	ldr	r3, [pc, #144]	@ (80019b8 <MX_SPI4_Init+0xa4>)
 8001928:	2200      	movs	r2, #0
 800192a:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 800192c:	4b22      	ldr	r3, [pc, #136]	@ (80019b8 <MX_SPI4_Init+0xa4>)
 800192e:	2207      	movs	r2, #7
 8001930:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001932:	4b21      	ldr	r3, [pc, #132]	@ (80019b8 <MX_SPI4_Init+0xa4>)
 8001934:	2200      	movs	r2, #0
 8001936:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001938:	4b1f      	ldr	r3, [pc, #124]	@ (80019b8 <MX_SPI4_Init+0xa4>)
 800193a:	2200      	movs	r2, #0
 800193c:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 800193e:	4b1e      	ldr	r3, [pc, #120]	@ (80019b8 <MX_SPI4_Init+0xa4>)
 8001940:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001944:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001946:	4b1c      	ldr	r3, [pc, #112]	@ (80019b8 <MX_SPI4_Init+0xa4>)
 8001948:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800194c:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800194e:	4b1a      	ldr	r3, [pc, #104]	@ (80019b8 <MX_SPI4_Init+0xa4>)
 8001950:	2200      	movs	r2, #0
 8001952:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8001954:	4b18      	ldr	r3, [pc, #96]	@ (80019b8 <MX_SPI4_Init+0xa4>)
 8001956:	2200      	movs	r2, #0
 8001958:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800195a:	4b17      	ldr	r3, [pc, #92]	@ (80019b8 <MX_SPI4_Init+0xa4>)
 800195c:	2200      	movs	r2, #0
 800195e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 0x0;
 8001960:	4b15      	ldr	r3, [pc, #84]	@ (80019b8 <MX_SPI4_Init+0xa4>)
 8001962:	2200      	movs	r2, #0
 8001964:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001966:	4b14      	ldr	r3, [pc, #80]	@ (80019b8 <MX_SPI4_Init+0xa4>)
 8001968:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800196c:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800196e:	4b12      	ldr	r3, [pc, #72]	@ (80019b8 <MX_SPI4_Init+0xa4>)
 8001970:	2200      	movs	r2, #0
 8001972:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001974:	4b10      	ldr	r3, [pc, #64]	@ (80019b8 <MX_SPI4_Init+0xa4>)
 8001976:	2200      	movs	r2, #0
 8001978:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi4.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800197a:	4b0f      	ldr	r3, [pc, #60]	@ (80019b8 <MX_SPI4_Init+0xa4>)
 800197c:	2200      	movs	r2, #0
 800197e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi4.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001980:	4b0d      	ldr	r3, [pc, #52]	@ (80019b8 <MX_SPI4_Init+0xa4>)
 8001982:	2200      	movs	r2, #0
 8001984:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001986:	4b0c      	ldr	r3, [pc, #48]	@ (80019b8 <MX_SPI4_Init+0xa4>)
 8001988:	2200      	movs	r2, #0
 800198a:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800198c:	4b0a      	ldr	r3, [pc, #40]	@ (80019b8 <MX_SPI4_Init+0xa4>)
 800198e:	2200      	movs	r2, #0
 8001990:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001992:	4b09      	ldr	r3, [pc, #36]	@ (80019b8 <MX_SPI4_Init+0xa4>)
 8001994:	2200      	movs	r2, #0
 8001996:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001998:	4b07      	ldr	r3, [pc, #28]	@ (80019b8 <MX_SPI4_Init+0xa4>)
 800199a:	2200      	movs	r2, #0
 800199c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800199e:	4b06      	ldr	r3, [pc, #24]	@ (80019b8 <MX_SPI4_Init+0xa4>)
 80019a0:	2200      	movs	r2, #0
 80019a2:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 80019a4:	4804      	ldr	r0, [pc, #16]	@ (80019b8 <MX_SPI4_Init+0xa4>)
 80019a6:	f00e ff2b 	bl	8010800 <HAL_SPI_Init>
 80019aa:	4603      	mov	r3, r0
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d001      	beq.n	80019b4 <MX_SPI4_Init+0xa0>
  {
    Error_Handler();
 80019b0:	f000 fc00 	bl	80021b4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 80019b4:	bf00      	nop
 80019b6:	bd80      	pop	{r7, pc}
 80019b8:	24000660 	.word	0x24000660
 80019bc:	40013400 	.word	0x40013400

080019c0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b088      	sub	sp, #32
 80019c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80019c6:	f107 0310 	add.w	r3, r7, #16
 80019ca:	2200      	movs	r2, #0
 80019cc:	601a      	str	r2, [r3, #0]
 80019ce:	605a      	str	r2, [r3, #4]
 80019d0:	609a      	str	r2, [r3, #8]
 80019d2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019d4:	1d3b      	adds	r3, r7, #4
 80019d6:	2200      	movs	r2, #0
 80019d8:	601a      	str	r2, [r3, #0]
 80019da:	605a      	str	r2, [r3, #4]
 80019dc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80019de:	4b20      	ldr	r3, [pc, #128]	@ (8001a60 <MX_TIM1_Init+0xa0>)
 80019e0:	4a20      	ldr	r2, [pc, #128]	@ (8001a64 <MX_TIM1_Init+0xa4>)
 80019e2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80019e4:	4b1e      	ldr	r3, [pc, #120]	@ (8001a60 <MX_TIM1_Init+0xa0>)
 80019e6:	2200      	movs	r2, #0
 80019e8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019ea:	4b1d      	ldr	r3, [pc, #116]	@ (8001a60 <MX_TIM1_Init+0xa0>)
 80019ec:	2200      	movs	r2, #0
 80019ee:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80019f0:	4b1b      	ldr	r3, [pc, #108]	@ (8001a60 <MX_TIM1_Init+0xa0>)
 80019f2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80019f6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019f8:	4b19      	ldr	r3, [pc, #100]	@ (8001a60 <MX_TIM1_Init+0xa0>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80019fe:	4b18      	ldr	r3, [pc, #96]	@ (8001a60 <MX_TIM1_Init+0xa0>)
 8001a00:	2200      	movs	r2, #0
 8001a02:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a04:	4b16      	ldr	r3, [pc, #88]	@ (8001a60 <MX_TIM1_Init+0xa0>)
 8001a06:	2200      	movs	r2, #0
 8001a08:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001a0a:	4815      	ldr	r0, [pc, #84]	@ (8001a60 <MX_TIM1_Init+0xa0>)
 8001a0c:	f00f fe2d 	bl	801166a <HAL_TIM_Base_Init>
 8001a10:	4603      	mov	r3, r0
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d001      	beq.n	8001a1a <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8001a16:	f000 fbcd 	bl	80021b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a1a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a1e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001a20:	f107 0310 	add.w	r3, r7, #16
 8001a24:	4619      	mov	r1, r3
 8001a26:	480e      	ldr	r0, [pc, #56]	@ (8001a60 <MX_TIM1_Init+0xa0>)
 8001a28:	f010 fdde 	bl	80125e8 <HAL_TIM_ConfigClockSource>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d001      	beq.n	8001a36 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8001a32:	f000 fbbf 	bl	80021b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001a36:	2320      	movs	r3, #32
 8001a38:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001a42:	1d3b      	adds	r3, r7, #4
 8001a44:	4619      	mov	r1, r3
 8001a46:	4806      	ldr	r0, [pc, #24]	@ (8001a60 <MX_TIM1_Init+0xa0>)
 8001a48:	f011 fc20 	bl	801328c <HAL_TIMEx_MasterConfigSynchronization>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d001      	beq.n	8001a56 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001a52:	f000 fbaf 	bl	80021b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001a56:	bf00      	nop
 8001a58:	3720      	adds	r7, #32
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}
 8001a5e:	bf00      	nop
 8001a60:	240006e8 	.word	0x240006e8
 8001a64:	40010000 	.word	0x40010000

08001a68 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b088      	sub	sp, #32
 8001a6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a6e:	f107 0310 	add.w	r3, r7, #16
 8001a72:	2200      	movs	r2, #0
 8001a74:	601a      	str	r2, [r3, #0]
 8001a76:	605a      	str	r2, [r3, #4]
 8001a78:	609a      	str	r2, [r3, #8]
 8001a7a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a7c:	1d3b      	adds	r3, r7, #4
 8001a7e:	2200      	movs	r2, #0
 8001a80:	601a      	str	r2, [r3, #0]
 8001a82:	605a      	str	r2, [r3, #4]
 8001a84:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001a86:	4b1e      	ldr	r3, [pc, #120]	@ (8001b00 <MX_TIM2_Init+0x98>)
 8001a88:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001a8c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 239;
 8001a8e:	4b1c      	ldr	r3, [pc, #112]	@ (8001b00 <MX_TIM2_Init+0x98>)
 8001a90:	22ef      	movs	r2, #239	@ 0xef
 8001a92:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a94:	4b1a      	ldr	r3, [pc, #104]	@ (8001b00 <MX_TIM2_Init+0x98>)
 8001a96:	2200      	movs	r2, #0
 8001a98:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001a9a:	4b19      	ldr	r3, [pc, #100]	@ (8001b00 <MX_TIM2_Init+0x98>)
 8001a9c:	f04f 32ff 	mov.w	r2, #4294967295
 8001aa0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001aa2:	4b17      	ldr	r3, [pc, #92]	@ (8001b00 <MX_TIM2_Init+0x98>)
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001aa8:	4b15      	ldr	r3, [pc, #84]	@ (8001b00 <MX_TIM2_Init+0x98>)
 8001aaa:	2200      	movs	r2, #0
 8001aac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001aae:	4814      	ldr	r0, [pc, #80]	@ (8001b00 <MX_TIM2_Init+0x98>)
 8001ab0:	f00f fddb 	bl	801166a <HAL_TIM_Base_Init>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d001      	beq.n	8001abe <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001aba:	f000 fb7b 	bl	80021b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001abe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ac2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001ac4:	f107 0310 	add.w	r3, r7, #16
 8001ac8:	4619      	mov	r1, r3
 8001aca:	480d      	ldr	r0, [pc, #52]	@ (8001b00 <MX_TIM2_Init+0x98>)
 8001acc:	f010 fd8c 	bl	80125e8 <HAL_TIM_ConfigClockSource>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d001      	beq.n	8001ada <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001ad6:	f000 fb6d 	bl	80021b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001ada:	2320      	movs	r3, #32
 8001adc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001ae2:	1d3b      	adds	r3, r7, #4
 8001ae4:	4619      	mov	r1, r3
 8001ae6:	4806      	ldr	r0, [pc, #24]	@ (8001b00 <MX_TIM2_Init+0x98>)
 8001ae8:	f011 fbd0 	bl	801328c <HAL_TIMEx_MasterConfigSynchronization>
 8001aec:	4603      	mov	r3, r0
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d001      	beq.n	8001af6 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001af2:	f000 fb5f 	bl	80021b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001af6:	bf00      	nop
 8001af8:	3720      	adds	r7, #32
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bd80      	pop	{r7, pc}
 8001afe:	bf00      	nop
 8001b00:	24000734 	.word	0x24000734

08001b04 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b08e      	sub	sp, #56	@ 0x38
 8001b08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b0a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001b0e:	2200      	movs	r2, #0
 8001b10:	601a      	str	r2, [r3, #0]
 8001b12:	605a      	str	r2, [r3, #4]
 8001b14:	609a      	str	r2, [r3, #8]
 8001b16:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b18:	f107 031c 	add.w	r3, r7, #28
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	601a      	str	r2, [r3, #0]
 8001b20:	605a      	str	r2, [r3, #4]
 8001b22:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b24:	463b      	mov	r3, r7
 8001b26:	2200      	movs	r2, #0
 8001b28:	601a      	str	r2, [r3, #0]
 8001b2a:	605a      	str	r2, [r3, #4]
 8001b2c:	609a      	str	r2, [r3, #8]
 8001b2e:	60da      	str	r2, [r3, #12]
 8001b30:	611a      	str	r2, [r3, #16]
 8001b32:	615a      	str	r2, [r3, #20]
 8001b34:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001b36:	4b38      	ldr	r3, [pc, #224]	@ (8001c18 <MX_TIM3_Init+0x114>)
 8001b38:	4a38      	ldr	r2, [pc, #224]	@ (8001c1c <MX_TIM3_Init+0x118>)
 8001b3a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001b3c:	4b36      	ldr	r3, [pc, #216]	@ (8001c18 <MX_TIM3_Init+0x114>)
 8001b3e:	2200      	movs	r2, #0
 8001b40:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b42:	4b35      	ldr	r3, [pc, #212]	@ (8001c18 <MX_TIM3_Init+0x114>)
 8001b44:	2200      	movs	r2, #0
 8001b46:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001b48:	4b33      	ldr	r3, [pc, #204]	@ (8001c18 <MX_TIM3_Init+0x114>)
 8001b4a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001b4e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b50:	4b31      	ldr	r3, [pc, #196]	@ (8001c18 <MX_TIM3_Init+0x114>)
 8001b52:	2200      	movs	r2, #0
 8001b54:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b56:	4b30      	ldr	r3, [pc, #192]	@ (8001c18 <MX_TIM3_Init+0x114>)
 8001b58:	2200      	movs	r2, #0
 8001b5a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001b5c:	482e      	ldr	r0, [pc, #184]	@ (8001c18 <MX_TIM3_Init+0x114>)
 8001b5e:	f00f fd84 	bl	801166a <HAL_TIM_Base_Init>
 8001b62:	4603      	mov	r3, r0
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d001      	beq.n	8001b6c <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8001b68:	f000 fb24 	bl	80021b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b6c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b70:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001b72:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001b76:	4619      	mov	r1, r3
 8001b78:	4827      	ldr	r0, [pc, #156]	@ (8001c18 <MX_TIM3_Init+0x114>)
 8001b7a:	f010 fd35 	bl	80125e8 <HAL_TIM_ConfigClockSource>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d001      	beq.n	8001b88 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8001b84:	f000 fb16 	bl	80021b4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001b88:	4823      	ldr	r0, [pc, #140]	@ (8001c18 <MX_TIM3_Init+0x114>)
 8001b8a:	f00f fec9 	bl	8011920 <HAL_TIM_PWM_Init>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d001      	beq.n	8001b98 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8001b94:	f000 fb0e 	bl	80021b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b98:	2300      	movs	r3, #0
 8001b9a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001ba0:	f107 031c 	add.w	r3, r7, #28
 8001ba4:	4619      	mov	r1, r3
 8001ba6:	481c      	ldr	r0, [pc, #112]	@ (8001c18 <MX_TIM3_Init+0x114>)
 8001ba8:	f011 fb70 	bl	801328c <HAL_TIMEx_MasterConfigSynchronization>
 8001bac:	4603      	mov	r3, r0
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d001      	beq.n	8001bb6 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8001bb2:	f000 faff 	bl	80021b4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001bb6:	2360      	movs	r3, #96	@ 0x60
 8001bb8:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001bc6:	463b      	mov	r3, r7
 8001bc8:	2200      	movs	r2, #0
 8001bca:	4619      	mov	r1, r3
 8001bcc:	4812      	ldr	r0, [pc, #72]	@ (8001c18 <MX_TIM3_Init+0x114>)
 8001bce:	f010 fbf7 	bl	80123c0 <HAL_TIM_PWM_ConfigChannel>
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d001      	beq.n	8001bdc <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8001bd8:	f000 faec 	bl	80021b4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001bdc:	463b      	mov	r3, r7
 8001bde:	2204      	movs	r2, #4
 8001be0:	4619      	mov	r1, r3
 8001be2:	480d      	ldr	r0, [pc, #52]	@ (8001c18 <MX_TIM3_Init+0x114>)
 8001be4:	f010 fbec 	bl	80123c0 <HAL_TIM_PWM_ConfigChannel>
 8001be8:	4603      	mov	r3, r0
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d001      	beq.n	8001bf2 <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 8001bee:	f000 fae1 	bl	80021b4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001bf2:	463b      	mov	r3, r7
 8001bf4:	2208      	movs	r2, #8
 8001bf6:	4619      	mov	r1, r3
 8001bf8:	4807      	ldr	r0, [pc, #28]	@ (8001c18 <MX_TIM3_Init+0x114>)
 8001bfa:	f010 fbe1 	bl	80123c0 <HAL_TIM_PWM_ConfigChannel>
 8001bfe:	4603      	mov	r3, r0
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d001      	beq.n	8001c08 <MX_TIM3_Init+0x104>
  {
    Error_Handler();
 8001c04:	f000 fad6 	bl	80021b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001c08:	4803      	ldr	r0, [pc, #12]	@ (8001c18 <MX_TIM3_Init+0x114>)
 8001c0a:	f000 fee3 	bl	80029d4 <HAL_TIM_MspPostInit>

}
 8001c0e:	bf00      	nop
 8001c10:	3738      	adds	r7, #56	@ 0x38
 8001c12:	46bd      	mov	sp, r7
 8001c14:	bd80      	pop	{r7, pc}
 8001c16:	bf00      	nop
 8001c18:	24000780 	.word	0x24000780
 8001c1c:	40000400 	.word	0x40000400

08001c20 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b08e      	sub	sp, #56	@ 0x38
 8001c24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c26:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	601a      	str	r2, [r3, #0]
 8001c2e:	605a      	str	r2, [r3, #4]
 8001c30:	609a      	str	r2, [r3, #8]
 8001c32:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c34:	f107 031c 	add.w	r3, r7, #28
 8001c38:	2200      	movs	r2, #0
 8001c3a:	601a      	str	r2, [r3, #0]
 8001c3c:	605a      	str	r2, [r3, #4]
 8001c3e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c40:	463b      	mov	r3, r7
 8001c42:	2200      	movs	r2, #0
 8001c44:	601a      	str	r2, [r3, #0]
 8001c46:	605a      	str	r2, [r3, #4]
 8001c48:	609a      	str	r2, [r3, #8]
 8001c4a:	60da      	str	r2, [r3, #12]
 8001c4c:	611a      	str	r2, [r3, #16]
 8001c4e:	615a      	str	r2, [r3, #20]
 8001c50:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001c52:	4b2d      	ldr	r3, [pc, #180]	@ (8001d08 <MX_TIM4_Init+0xe8>)
 8001c54:	4a2d      	ldr	r2, [pc, #180]	@ (8001d0c <MX_TIM4_Init+0xec>)
 8001c56:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001c58:	4b2b      	ldr	r3, [pc, #172]	@ (8001d08 <MX_TIM4_Init+0xe8>)
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c5e:	4b2a      	ldr	r3, [pc, #168]	@ (8001d08 <MX_TIM4_Init+0xe8>)
 8001c60:	2200      	movs	r2, #0
 8001c62:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001c64:	4b28      	ldr	r3, [pc, #160]	@ (8001d08 <MX_TIM4_Init+0xe8>)
 8001c66:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001c6a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c6c:	4b26      	ldr	r3, [pc, #152]	@ (8001d08 <MX_TIM4_Init+0xe8>)
 8001c6e:	2200      	movs	r2, #0
 8001c70:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c72:	4b25      	ldr	r3, [pc, #148]	@ (8001d08 <MX_TIM4_Init+0xe8>)
 8001c74:	2200      	movs	r2, #0
 8001c76:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001c78:	4823      	ldr	r0, [pc, #140]	@ (8001d08 <MX_TIM4_Init+0xe8>)
 8001c7a:	f00f fcf6 	bl	801166a <HAL_TIM_Base_Init>
 8001c7e:	4603      	mov	r3, r0
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d001      	beq.n	8001c88 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 8001c84:	f000 fa96 	bl	80021b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c88:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c8c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001c8e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001c92:	4619      	mov	r1, r3
 8001c94:	481c      	ldr	r0, [pc, #112]	@ (8001d08 <MX_TIM4_Init+0xe8>)
 8001c96:	f010 fca7 	bl	80125e8 <HAL_TIM_ConfigClockSource>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d001      	beq.n	8001ca4 <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 8001ca0:	f000 fa88 	bl	80021b4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001ca4:	4818      	ldr	r0, [pc, #96]	@ (8001d08 <MX_TIM4_Init+0xe8>)
 8001ca6:	f00f fe3b 	bl	8011920 <HAL_TIM_PWM_Init>
 8001caa:	4603      	mov	r3, r0
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d001      	beq.n	8001cb4 <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 8001cb0:	f000 fa80 	bl	80021b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cb8:	2300      	movs	r3, #0
 8001cba:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001cbc:	f107 031c 	add.w	r3, r7, #28
 8001cc0:	4619      	mov	r1, r3
 8001cc2:	4811      	ldr	r0, [pc, #68]	@ (8001d08 <MX_TIM4_Init+0xe8>)
 8001cc4:	f011 fae2 	bl	801328c <HAL_TIMEx_MasterConfigSynchronization>
 8001cc8:	4603      	mov	r3, r0
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d001      	beq.n	8001cd2 <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8001cce:	f000 fa71 	bl	80021b4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001cd2:	2360      	movs	r3, #96	@ 0x60
 8001cd4:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001ce2:	463b      	mov	r3, r7
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	4619      	mov	r1, r3
 8001ce8:	4807      	ldr	r0, [pc, #28]	@ (8001d08 <MX_TIM4_Init+0xe8>)
 8001cea:	f010 fb69 	bl	80123c0 <HAL_TIM_PWM_ConfigChannel>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d001      	beq.n	8001cf8 <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 8001cf4:	f000 fa5e 	bl	80021b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001cf8:	4803      	ldr	r0, [pc, #12]	@ (8001d08 <MX_TIM4_Init+0xe8>)
 8001cfa:	f000 fe6b 	bl	80029d4 <HAL_TIM_MspPostInit>

}
 8001cfe:	bf00      	nop
 8001d00:	3738      	adds	r7, #56	@ 0x38
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bd80      	pop	{r7, pc}
 8001d06:	bf00      	nop
 8001d08:	240007cc 	.word	0x240007cc
 8001d0c:	40000800 	.word	0x40000800

08001d10 <MX_UART7_Init>:
  * @brief UART7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART7_Init(void)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	af00      	add	r7, sp, #0
  /* USER CODE END UART7_Init 0 */

  /* USER CODE BEGIN UART7_Init 1 */

  /* USER CODE END UART7_Init 1 */
  huart7.Instance = UART7;
 8001d14:	4b23      	ldr	r3, [pc, #140]	@ (8001da4 <MX_UART7_Init+0x94>)
 8001d16:	4a24      	ldr	r2, [pc, #144]	@ (8001da8 <MX_UART7_Init+0x98>)
 8001d18:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 115200;
 8001d1a:	4b22      	ldr	r3, [pc, #136]	@ (8001da4 <MX_UART7_Init+0x94>)
 8001d1c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001d20:	605a      	str	r2, [r3, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 8001d22:	4b20      	ldr	r3, [pc, #128]	@ (8001da4 <MX_UART7_Init+0x94>)
 8001d24:	2200      	movs	r2, #0
 8001d26:	609a      	str	r2, [r3, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
 8001d28:	4b1e      	ldr	r3, [pc, #120]	@ (8001da4 <MX_UART7_Init+0x94>)
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	60da      	str	r2, [r3, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
 8001d2e:	4b1d      	ldr	r3, [pc, #116]	@ (8001da4 <MX_UART7_Init+0x94>)
 8001d30:	2200      	movs	r2, #0
 8001d32:	611a      	str	r2, [r3, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
 8001d34:	4b1b      	ldr	r3, [pc, #108]	@ (8001da4 <MX_UART7_Init+0x94>)
 8001d36:	220c      	movs	r2, #12
 8001d38:	615a      	str	r2, [r3, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 8001d3a:	4b1a      	ldr	r3, [pc, #104]	@ (8001da4 <MX_UART7_Init+0x94>)
 8001d3c:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8001d40:	619a      	str	r2, [r3, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d42:	4b18      	ldr	r3, [pc, #96]	@ (8001da4 <MX_UART7_Init+0x94>)
 8001d44:	2200      	movs	r2, #0
 8001d46:	61da      	str	r2, [r3, #28]
  huart7.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001d48:	4b16      	ldr	r3, [pc, #88]	@ (8001da4 <MX_UART7_Init+0x94>)
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	621a      	str	r2, [r3, #32]
  huart7.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001d4e:	4b15      	ldr	r3, [pc, #84]	@ (8001da4 <MX_UART7_Init+0x94>)
 8001d50:	2200      	movs	r2, #0
 8001d52:	625a      	str	r2, [r3, #36]	@ 0x24
  huart7.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001d54:	4b13      	ldr	r3, [pc, #76]	@ (8001da4 <MX_UART7_Init+0x94>)
 8001d56:	2200      	movs	r2, #0
 8001d58:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart7) != HAL_OK)
 8001d5a:	4812      	ldr	r0, [pc, #72]	@ (8001da4 <MX_UART7_Init+0x94>)
 8001d5c:	f011 fb50 	bl	8013400 <HAL_UART_Init>
 8001d60:	4603      	mov	r3, r0
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d001      	beq.n	8001d6a <MX_UART7_Init+0x5a>
  {
    Error_Handler();
 8001d66:	f000 fa25 	bl	80021b4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart7, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001d6a:	2100      	movs	r1, #0
 8001d6c:	480d      	ldr	r0, [pc, #52]	@ (8001da4 <MX_UART7_Init+0x94>)
 8001d6e:	f012 fc5c 	bl	801462a <HAL_UARTEx_SetTxFifoThreshold>
 8001d72:	4603      	mov	r3, r0
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d001      	beq.n	8001d7c <MX_UART7_Init+0x6c>
  {
    Error_Handler();
 8001d78:	f000 fa1c 	bl	80021b4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart7, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001d7c:	2100      	movs	r1, #0
 8001d7e:	4809      	ldr	r0, [pc, #36]	@ (8001da4 <MX_UART7_Init+0x94>)
 8001d80:	f012 fc91 	bl	80146a6 <HAL_UARTEx_SetRxFifoThreshold>
 8001d84:	4603      	mov	r3, r0
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d001      	beq.n	8001d8e <MX_UART7_Init+0x7e>
  {
    Error_Handler();
 8001d8a:	f000 fa13 	bl	80021b4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart7) != HAL_OK)
 8001d8e:	4805      	ldr	r0, [pc, #20]	@ (8001da4 <MX_UART7_Init+0x94>)
 8001d90:	f012 fc12 	bl	80145b8 <HAL_UARTEx_DisableFifoMode>
 8001d94:	4603      	mov	r3, r0
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d001      	beq.n	8001d9e <MX_UART7_Init+0x8e>
  {
    Error_Handler();
 8001d9a:	f000 fa0b 	bl	80021b4 <Error_Handler>
  }
  /* USER CODE BEGIN UART7_Init 2 */

  /* USER CODE END UART7_Init 2 */

}
 8001d9e:	bf00      	nop
 8001da0:	bd80      	pop	{r7, pc}
 8001da2:	bf00      	nop
 8001da4:	24000890 	.word	0x24000890
 8001da8:	40007800 	.word	0x40007800

08001dac <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001db0:	4b22      	ldr	r3, [pc, #136]	@ (8001e3c <MX_USART1_UART_Init+0x90>)
 8001db2:	4a23      	ldr	r2, [pc, #140]	@ (8001e40 <MX_USART1_UART_Init+0x94>)
 8001db4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001db6:	4b21      	ldr	r3, [pc, #132]	@ (8001e3c <MX_USART1_UART_Init+0x90>)
 8001db8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001dbc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001dbe:	4b1f      	ldr	r3, [pc, #124]	@ (8001e3c <MX_USART1_UART_Init+0x90>)
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001dc4:	4b1d      	ldr	r3, [pc, #116]	@ (8001e3c <MX_USART1_UART_Init+0x90>)
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001dca:	4b1c      	ldr	r3, [pc, #112]	@ (8001e3c <MX_USART1_UART_Init+0x90>)
 8001dcc:	2200      	movs	r2, #0
 8001dce:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001dd0:	4b1a      	ldr	r3, [pc, #104]	@ (8001e3c <MX_USART1_UART_Init+0x90>)
 8001dd2:	220c      	movs	r2, #12
 8001dd4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001dd6:	4b19      	ldr	r3, [pc, #100]	@ (8001e3c <MX_USART1_UART_Init+0x90>)
 8001dd8:	2200      	movs	r2, #0
 8001dda:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ddc:	4b17      	ldr	r3, [pc, #92]	@ (8001e3c <MX_USART1_UART_Init+0x90>)
 8001dde:	2200      	movs	r2, #0
 8001de0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001de2:	4b16      	ldr	r3, [pc, #88]	@ (8001e3c <MX_USART1_UART_Init+0x90>)
 8001de4:	2200      	movs	r2, #0
 8001de6:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001de8:	4b14      	ldr	r3, [pc, #80]	@ (8001e3c <MX_USART1_UART_Init+0x90>)
 8001dea:	2200      	movs	r2, #0
 8001dec:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001dee:	4b13      	ldr	r3, [pc, #76]	@ (8001e3c <MX_USART1_UART_Init+0x90>)
 8001df0:	2200      	movs	r2, #0
 8001df2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001df4:	4811      	ldr	r0, [pc, #68]	@ (8001e3c <MX_USART1_UART_Init+0x90>)
 8001df6:	f011 fb03 	bl	8013400 <HAL_UART_Init>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d001      	beq.n	8001e04 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001e00:	f000 f9d8 	bl	80021b4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001e04:	2100      	movs	r1, #0
 8001e06:	480d      	ldr	r0, [pc, #52]	@ (8001e3c <MX_USART1_UART_Init+0x90>)
 8001e08:	f012 fc0f 	bl	801462a <HAL_UARTEx_SetTxFifoThreshold>
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d001      	beq.n	8001e16 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001e12:	f000 f9cf 	bl	80021b4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001e16:	2100      	movs	r1, #0
 8001e18:	4808      	ldr	r0, [pc, #32]	@ (8001e3c <MX_USART1_UART_Init+0x90>)
 8001e1a:	f012 fc44 	bl	80146a6 <HAL_UARTEx_SetRxFifoThreshold>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d001      	beq.n	8001e28 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001e24:	f000 f9c6 	bl	80021b4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001e28:	4804      	ldr	r0, [pc, #16]	@ (8001e3c <MX_USART1_UART_Init+0x90>)
 8001e2a:	f012 fbc5 	bl	80145b8 <HAL_UARTEx_DisableFifoMode>
 8001e2e:	4603      	mov	r3, r0
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d001      	beq.n	8001e38 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001e34:	f000 f9be 	bl	80021b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001e38:	bf00      	nop
 8001e3a:	bd80      	pop	{r7, pc}
 8001e3c:	24000924 	.word	0x24000924
 8001e40:	40011000 	.word	0x40011000

08001e44 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b082      	sub	sp, #8
 8001e48:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001e4a:	4b15      	ldr	r3, [pc, #84]	@ (8001ea0 <MX_DMA_Init+0x5c>)
 8001e4c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001e50:	4a13      	ldr	r2, [pc, #76]	@ (8001ea0 <MX_DMA_Init+0x5c>)
 8001e52:	f043 0301 	orr.w	r3, r3, #1
 8001e56:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8001e5a:	4b11      	ldr	r3, [pc, #68]	@ (8001ea0 <MX_DMA_Init+0x5c>)
 8001e5c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001e60:	f003 0301 	and.w	r3, r3, #1
 8001e64:	607b      	str	r3, [r7, #4]
 8001e66:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8001e68:	2200      	movs	r2, #0
 8001e6a:	2100      	movs	r1, #0
 8001e6c:	200b      	movs	r0, #11
 8001e6e:	f006 ff32 	bl	8008cd6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001e72:	200b      	movs	r0, #11
 8001e74:	f006 ff49 	bl	8008d0a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8001e78:	2200      	movs	r2, #0
 8001e7a:	2100      	movs	r1, #0
 8001e7c:	200c      	movs	r0, #12
 8001e7e:	f006 ff2a 	bl	8008cd6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001e82:	200c      	movs	r0, #12
 8001e84:	f006 ff41 	bl	8008d0a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8001e88:	2200      	movs	r2, #0
 8001e8a:	2100      	movs	r1, #0
 8001e8c:	200d      	movs	r0, #13
 8001e8e:	f006 ff22 	bl	8008cd6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8001e92:	200d      	movs	r0, #13
 8001e94:	f006 ff39 	bl	8008d0a <HAL_NVIC_EnableIRQ>

}
 8001e98:	bf00      	nop
 8001e9a:	3708      	adds	r7, #8
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bd80      	pop	{r7, pc}
 8001ea0:	58024400 	.word	0x58024400

08001ea4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b08c      	sub	sp, #48	@ 0x30
 8001ea8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001eaa:	f107 031c 	add.w	r3, r7, #28
 8001eae:	2200      	movs	r2, #0
 8001eb0:	601a      	str	r2, [r3, #0]
 8001eb2:	605a      	str	r2, [r3, #4]
 8001eb4:	609a      	str	r2, [r3, #8]
 8001eb6:	60da      	str	r2, [r3, #12]
 8001eb8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001eba:	4ba2      	ldr	r3, [pc, #648]	@ (8002144 <MX_GPIO_Init+0x2a0>)
 8001ebc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ec0:	4aa0      	ldr	r2, [pc, #640]	@ (8002144 <MX_GPIO_Init+0x2a0>)
 8001ec2:	f043 0310 	orr.w	r3, r3, #16
 8001ec6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001eca:	4b9e      	ldr	r3, [pc, #632]	@ (8002144 <MX_GPIO_Init+0x2a0>)
 8001ecc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ed0:	f003 0310 	and.w	r3, r3, #16
 8001ed4:	61bb      	str	r3, [r7, #24]
 8001ed6:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ed8:	4b9a      	ldr	r3, [pc, #616]	@ (8002144 <MX_GPIO_Init+0x2a0>)
 8001eda:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ede:	4a99      	ldr	r2, [pc, #612]	@ (8002144 <MX_GPIO_Init+0x2a0>)
 8001ee0:	f043 0304 	orr.w	r3, r3, #4
 8001ee4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001ee8:	4b96      	ldr	r3, [pc, #600]	@ (8002144 <MX_GPIO_Init+0x2a0>)
 8001eea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001eee:	f003 0304 	and.w	r3, r3, #4
 8001ef2:	617b      	str	r3, [r7, #20]
 8001ef4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001ef6:	4b93      	ldr	r3, [pc, #588]	@ (8002144 <MX_GPIO_Init+0x2a0>)
 8001ef8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001efc:	4a91      	ldr	r2, [pc, #580]	@ (8002144 <MX_GPIO_Init+0x2a0>)
 8001efe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001f02:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001f06:	4b8f      	ldr	r3, [pc, #572]	@ (8002144 <MX_GPIO_Init+0x2a0>)
 8001f08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f0c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f10:	613b      	str	r3, [r7, #16]
 8001f12:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f14:	4b8b      	ldr	r3, [pc, #556]	@ (8002144 <MX_GPIO_Init+0x2a0>)
 8001f16:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f1a:	4a8a      	ldr	r2, [pc, #552]	@ (8002144 <MX_GPIO_Init+0x2a0>)
 8001f1c:	f043 0301 	orr.w	r3, r3, #1
 8001f20:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001f24:	4b87      	ldr	r3, [pc, #540]	@ (8002144 <MX_GPIO_Init+0x2a0>)
 8001f26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f2a:	f003 0301 	and.w	r3, r3, #1
 8001f2e:	60fb      	str	r3, [r7, #12]
 8001f30:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f32:	4b84      	ldr	r3, [pc, #528]	@ (8002144 <MX_GPIO_Init+0x2a0>)
 8001f34:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f38:	4a82      	ldr	r2, [pc, #520]	@ (8002144 <MX_GPIO_Init+0x2a0>)
 8001f3a:	f043 0302 	orr.w	r3, r3, #2
 8001f3e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001f42:	4b80      	ldr	r3, [pc, #512]	@ (8002144 <MX_GPIO_Init+0x2a0>)
 8001f44:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f48:	f003 0302 	and.w	r3, r3, #2
 8001f4c:	60bb      	str	r3, [r7, #8]
 8001f4e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f50:	4b7c      	ldr	r3, [pc, #496]	@ (8002144 <MX_GPIO_Init+0x2a0>)
 8001f52:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f56:	4a7b      	ldr	r2, [pc, #492]	@ (8002144 <MX_GPIO_Init+0x2a0>)
 8001f58:	f043 0308 	orr.w	r3, r3, #8
 8001f5c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001f60:	4b78      	ldr	r3, [pc, #480]	@ (8002144 <MX_GPIO_Init+0x2a0>)
 8001f62:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f66:	f003 0308 	and.w	r3, r3, #8
 8001f6a:	607b      	str	r3, [r7, #4]
 8001f6c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACCEL_NCS3_GPIO_Port, ACCEL_NCS3_Pin, GPIO_PIN_SET);
 8001f6e:	2201      	movs	r2, #1
 8001f70:	2110      	movs	r1, #16
 8001f72:	4875      	ldr	r0, [pc, #468]	@ (8002148 <MX_GPIO_Init+0x2a4>)
 8001f74:	f009 fca8 	bl	800b8c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIO_TIMING2_GPIO_Port, GPIO_TIMING2_Pin, GPIO_PIN_RESET);
 8001f78:	2200      	movs	r2, #0
 8001f7a:	2104      	movs	r1, #4
 8001f7c:	4873      	ldr	r0, [pc, #460]	@ (800214c <MX_GPIO_Init+0x2a8>)
 8001f7e:	f009 fca3 	bl	800b8c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIO_TIMING1_GPIO_Port, GPIO_TIMING1_Pin, GPIO_PIN_RESET);
 8001f82:	2200      	movs	r2, #0
 8001f84:	2101      	movs	r1, #1
 8001f86:	4872      	ldr	r0, [pc, #456]	@ (8002150 <MX_GPIO_Init+0x2ac>)
 8001f88:	f009 fc9e 	bl	800b8c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, MUTE_INDICATOR_Pin|MUTE_SIGNAL_Pin, GPIO_PIN_SET);
 8001f8c:	2201      	movs	r2, #1
 8001f8e:	210a      	movs	r1, #10
 8001f90:	486f      	ldr	r0, [pc, #444]	@ (8002150 <MX_GPIO_Init+0x2ac>)
 8001f92:	f009 fc99 	bl	800b8c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACCEL_NCS1_GPIO_Port, ACCEL_NCS1_Pin, GPIO_PIN_SET);
 8001f96:	2201      	movs	r2, #1
 8001f98:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001f9c:	486d      	ldr	r0, [pc, #436]	@ (8002154 <MX_GPIO_Init+0x2b0>)
 8001f9e:	f009 fc93 	bl	800b8c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACCEL_NCS2_GPIO_Port, ACCEL_NCS2_Pin, GPIO_PIN_SET);
 8001fa2:	2201      	movs	r2, #1
 8001fa4:	2101      	movs	r1, #1
 8001fa6:	486c      	ldr	r0, [pc, #432]	@ (8002158 <MX_GPIO_Init+0x2b4>)
 8001fa8:	f009 fc8e 	bl	800b8c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RECORD_INDICATOR_GPIO_Port, RECORD_INDICATOR_Pin, GPIO_PIN_RESET);
 8001fac:	2200      	movs	r2, #0
 8001fae:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001fb2:	4868      	ldr	r0, [pc, #416]	@ (8002154 <MX_GPIO_Init+0x2b0>)
 8001fb4:	f009 fc88 	bl	800b8c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : ACCEL_INTA3_Pin */
  GPIO_InitStruct.Pin = ACCEL_INTA3_Pin;
 8001fb8:	2308      	movs	r3, #8
 8001fba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001fbc:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001fc0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(ACCEL_INTA3_GPIO_Port, &GPIO_InitStruct);
 8001fc6:	f107 031c 	add.w	r3, r7, #28
 8001fca:	4619      	mov	r1, r3
 8001fcc:	485e      	ldr	r0, [pc, #376]	@ (8002148 <MX_GPIO_Init+0x2a4>)
 8001fce:	f009 fabb 	bl	800b548 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACCEL_NCS3_Pin */
  GPIO_InitStruct.Pin = ACCEL_NCS3_Pin;
 8001fd2:	2310      	movs	r3, #16
 8001fd4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fda:	2300      	movs	r3, #0
 8001fdc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fde:	2303      	movs	r3, #3
 8001fe0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(ACCEL_NCS3_GPIO_Port, &GPIO_InitStruct);
 8001fe2:	f107 031c 	add.w	r3, r7, #28
 8001fe6:	4619      	mov	r1, r3
 8001fe8:	4857      	ldr	r0, [pc, #348]	@ (8002148 <MX_GPIO_Init+0x2a4>)
 8001fea:	f009 faad 	bl	800b548 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACCEL_INTB3_Pin */
  GPIO_InitStruct.Pin = ACCEL_INTB3_Pin;
 8001fee:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001ff2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001ff4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001ff8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(ACCEL_INTB3_GPIO_Port, &GPIO_InitStruct);
 8001ffe:	f107 031c 	add.w	r3, r7, #28
 8002002:	4619      	mov	r1, r3
 8002004:	4851      	ldr	r0, [pc, #324]	@ (800214c <MX_GPIO_Init+0x2a8>)
 8002006:	f009 fa9f 	bl	800b548 <HAL_GPIO_Init>

  /*Configure GPIO pin : GPIO_TIMING2_Pin */
  GPIO_InitStruct.Pin = GPIO_TIMING2_Pin;
 800200a:	2304      	movs	r3, #4
 800200c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800200e:	2301      	movs	r3, #1
 8002010:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002012:	2300      	movs	r3, #0
 8002014:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002016:	2300      	movs	r3, #0
 8002018:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIO_TIMING2_GPIO_Port, &GPIO_InitStruct);
 800201a:	f107 031c 	add.w	r3, r7, #28
 800201e:	4619      	mov	r1, r3
 8002020:	484a      	ldr	r0, [pc, #296]	@ (800214c <MX_GPIO_Init+0x2a8>)
 8002022:	f009 fa91 	bl	800b548 <HAL_GPIO_Init>

  /*Configure GPIO pins : GPIO_TIMING1_Pin MUTE_INDICATOR_Pin MUTE_SIGNAL_Pin */
  GPIO_InitStruct.Pin = GPIO_TIMING1_Pin|MUTE_INDICATOR_Pin|MUTE_SIGNAL_Pin;
 8002026:	230b      	movs	r3, #11
 8002028:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800202a:	2301      	movs	r3, #1
 800202c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800202e:	2300      	movs	r3, #0
 8002030:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002032:	2300      	movs	r3, #0
 8002034:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002036:	f107 031c 	add.w	r3, r7, #28
 800203a:	4619      	mov	r1, r3
 800203c:	4844      	ldr	r0, [pc, #272]	@ (8002150 <MX_GPIO_Init+0x2ac>)
 800203e:	f009 fa83 	bl	800b548 <HAL_GPIO_Init>

  /*Configure GPIO pins : MUTE_BUTTON_Pin BIG_RED_BUTTON_Pin */
  GPIO_InitStruct.Pin = MUTE_BUTTON_Pin|BIG_RED_BUTTON_Pin;
 8002042:	f248 0304 	movw	r3, #32772	@ 0x8004
 8002046:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002048:	2300      	movs	r3, #0
 800204a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800204c:	2300      	movs	r3, #0
 800204e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002050:	f107 031c 	add.w	r3, r7, #28
 8002054:	4619      	mov	r1, r3
 8002056:	483e      	ldr	r0, [pc, #248]	@ (8002150 <MX_GPIO_Init+0x2ac>)
 8002058:	f009 fa76 	bl	800b548 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACCEL_NCS1_Pin */
  GPIO_InitStruct.Pin = ACCEL_NCS1_Pin;
 800205c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002060:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002062:	2301      	movs	r3, #1
 8002064:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002066:	2300      	movs	r3, #0
 8002068:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800206a:	2303      	movs	r3, #3
 800206c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(ACCEL_NCS1_GPIO_Port, &GPIO_InitStruct);
 800206e:	f107 031c 	add.w	r3, r7, #28
 8002072:	4619      	mov	r1, r3
 8002074:	4837      	ldr	r0, [pc, #220]	@ (8002154 <MX_GPIO_Init+0x2b0>)
 8002076:	f009 fa67 	bl	800b548 <HAL_GPIO_Init>

  /*Configure GPIO pins : ACCEL_INTA1_Pin ACCEL_INTB1_Pin ACCEL_INTA2_Pin ACCEL_INTB2_Pin */
  GPIO_InitStruct.Pin = ACCEL_INTA1_Pin|ACCEL_INTB1_Pin|ACCEL_INTA2_Pin|ACCEL_INTB2_Pin;
 800207a:	f240 3306 	movw	r3, #774	@ 0x306
 800207e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002080:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002084:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002086:	2300      	movs	r3, #0
 8002088:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800208a:	f107 031c 	add.w	r3, r7, #28
 800208e:	4619      	mov	r1, r3
 8002090:	4831      	ldr	r0, [pc, #196]	@ (8002158 <MX_GPIO_Init+0x2b4>)
 8002092:	f009 fa59 	bl	800b548 <HAL_GPIO_Init>

  /*Configure GPIO pin : DAC_EXT_Pin */
  GPIO_InitStruct.Pin = DAC_EXT_Pin;
 8002096:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800209a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800209c:	2300      	movs	r3, #0
 800209e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a0:	2300      	movs	r3, #0
 80020a2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DAC_EXT_GPIO_Port, &GPIO_InitStruct);
 80020a4:	f107 031c 	add.w	r3, r7, #28
 80020a8:	4619      	mov	r1, r3
 80020aa:	4828      	ldr	r0, [pc, #160]	@ (800214c <MX_GPIO_Init+0x2a8>)
 80020ac:	f009 fa4c 	bl	800b548 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACCEL_NCS2_Pin */
  GPIO_InitStruct.Pin = ACCEL_NCS2_Pin;
 80020b0:	2301      	movs	r3, #1
 80020b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020b4:	2301      	movs	r3, #1
 80020b6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020b8:	2300      	movs	r3, #0
 80020ba:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020bc:	2303      	movs	r3, #3
 80020be:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(ACCEL_NCS2_GPIO_Port, &GPIO_InitStruct);
 80020c0:	f107 031c 	add.w	r3, r7, #28
 80020c4:	4619      	mov	r1, r3
 80020c6:	4824      	ldr	r0, [pc, #144]	@ (8002158 <MX_GPIO_Init+0x2b4>)
 80020c8:	f009 fa3e 	bl	800b548 <HAL_GPIO_Init>

  /*Configure GPIO pin : RECORD_INDICATOR_Pin */
  GPIO_InitStruct.Pin = RECORD_INDICATOR_Pin;
 80020cc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80020d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020d2:	2301      	movs	r3, #1
 80020d4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020d6:	2300      	movs	r3, #0
 80020d8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020da:	2300      	movs	r3, #0
 80020dc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(RECORD_INDICATOR_GPIO_Port, &GPIO_InitStruct);
 80020de:	f107 031c 	add.w	r3, r7, #28
 80020e2:	4619      	mov	r1, r3
 80020e4:	481b      	ldr	r0, [pc, #108]	@ (8002154 <MX_GPIO_Init+0x2b0>)
 80020e6:	f009 fa2f 	bl	800b548 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 80020ea:	2200      	movs	r2, #0
 80020ec:	2100      	movs	r1, #0
 80020ee:	2007      	movs	r0, #7
 80020f0:	f006 fdf1 	bl	8008cd6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80020f4:	2007      	movs	r0, #7
 80020f6:	f006 fe08 	bl	8008d0a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 80020fa:	2200      	movs	r2, #0
 80020fc:	2100      	movs	r1, #0
 80020fe:	2008      	movs	r0, #8
 8002100:	f006 fde9 	bl	8008cd6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8002104:	2008      	movs	r0, #8
 8002106:	f006 fe00 	bl	8008d0a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 800210a:	2200      	movs	r2, #0
 800210c:	2100      	movs	r1, #0
 800210e:	2009      	movs	r0, #9
 8002110:	f006 fde1 	bl	8008cd6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8002114:	2009      	movs	r0, #9
 8002116:	f006 fdf8 	bl	8008d0a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800211a:	2200      	movs	r2, #0
 800211c:	2100      	movs	r1, #0
 800211e:	2017      	movs	r0, #23
 8002120:	f006 fdd9 	bl	8008cd6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002124:	2017      	movs	r0, #23
 8002126:	f006 fdf0 	bl	8008d0a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800212a:	2200      	movs	r2, #0
 800212c:	2100      	movs	r1, #0
 800212e:	2028      	movs	r0, #40	@ 0x28
 8002130:	f006 fdd1 	bl	8008cd6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002134:	2028      	movs	r0, #40	@ 0x28
 8002136:	f006 fde8 	bl	8008d0a <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800213a:	bf00      	nop
 800213c:	3730      	adds	r7, #48	@ 0x30
 800213e:	46bd      	mov	sp, r7
 8002140:	bd80      	pop	{r7, pc}
 8002142:	bf00      	nop
 8002144:	58024400 	.word	0x58024400
 8002148:	58021000 	.word	0x58021000
 800214c:	58020800 	.word	0x58020800
 8002150:	58020000 	.word	0x58020000
 8002154:	58020400 	.word	0x58020400
 8002158:	58020c00 	.word	0x58020c00

0800215c <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b084      	sub	sp, #16
 8002160:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8002162:	463b      	mov	r3, r7
 8002164:	2200      	movs	r2, #0
 8002166:	601a      	str	r2, [r3, #0]
 8002168:	605a      	str	r2, [r3, #4]
 800216a:	609a      	str	r2, [r3, #8]
 800216c:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 800216e:	f006 fde7 	bl	8008d40 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8002172:	2301      	movs	r3, #1
 8002174:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8002176:	2300      	movs	r3, #0
 8002178:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 800217a:	2300      	movs	r3, #0
 800217c:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 800217e:	231f      	movs	r3, #31
 8002180:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8002182:	2387      	movs	r3, #135	@ 0x87
 8002184:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8002186:	2300      	movs	r3, #0
 8002188:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 800218a:	2300      	movs	r3, #0
 800218c:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800218e:	2301      	movs	r3, #1
 8002190:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8002192:	2301      	movs	r3, #1
 8002194:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8002196:	2300      	movs	r3, #0
 8002198:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800219a:	2300      	movs	r3, #0
 800219c:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800219e:	463b      	mov	r3, r7
 80021a0:	4618      	mov	r0, r3
 80021a2:	f006 fe05 	bl	8008db0 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80021a6:	2004      	movs	r0, #4
 80021a8:	f006 fde2 	bl	8008d70 <HAL_MPU_Enable>

}
 80021ac:	bf00      	nop
 80021ae:	3710      	adds	r7, #16
 80021b0:	46bd      	mov	sp, r7
 80021b2:	bd80      	pop	{r7, pc}

080021b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80021b4:	b480      	push	{r7}
 80021b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80021b8:	b672      	cpsid	i
}
 80021ba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80021bc:	bf00      	nop
 80021be:	e7fd      	b.n	80021bc <Error_Handler+0x8>

080021c0 <Sequencer_Init>:
 */

#include "sequencer.h"

void Sequencer_Init(Sequencer* sequencer)
{
 80021c0:	b480      	push	{r7}
 80021c2:	b083      	sub	sp, #12
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
	sequencer->sequence_time_array = NULL;
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	2200      	movs	r2, #0
 80021cc:	601a      	str	r2, [r3, #0]
	sequencer->sequence_len = 0;
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	2200      	movs	r2, #0
 80021d2:	605a      	str	r2, [r3, #4]
	sequencer->sequence_index = 0;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	2200      	movs	r2, #0
 80021d8:	609a      	str	r2, [r3, #8]
	sequencer->time = 0;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	2200      	movs	r2, #0
 80021de:	60da      	str	r2, [r3, #12]

	sequencer->is_running = 0;
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	2200      	movs	r2, #0
 80021e4:	741a      	strb	r2, [r3, #16]
	sequencer->is_looping = 0;
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	2200      	movs	r2, #0
 80021ea:	745a      	strb	r2, [r3, #17]
}
 80021ec:	bf00      	nop
 80021ee:	370c      	adds	r7, #12
 80021f0:	46bd      	mov	sp, r7
 80021f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f6:	4770      	bx	lr

080021f8 <Sequencer_SetSequence>:

void Sequencer_SetSequence(Sequencer* sequencer, const uint32_t* sequence_time_array, const uint32_t sequence_len, uint8_t is_looping)
{
 80021f8:	b480      	push	{r7}
 80021fa:	b085      	sub	sp, #20
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	60f8      	str	r0, [r7, #12]
 8002200:	60b9      	str	r1, [r7, #8]
 8002202:	607a      	str	r2, [r7, #4]
 8002204:	70fb      	strb	r3, [r7, #3]
	sequencer->sequence_time_array = sequence_time_array;
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	68ba      	ldr	r2, [r7, #8]
 800220a:	601a      	str	r2, [r3, #0]
	sequencer->sequence_len = sequence_len;
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	687a      	ldr	r2, [r7, #4]
 8002210:	605a      	str	r2, [r3, #4]
	sequencer->is_looping = is_looping;
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	78fa      	ldrb	r2, [r7, #3]
 8002216:	745a      	strb	r2, [r3, #17]
}
 8002218:	bf00      	nop
 800221a:	3714      	adds	r7, #20
 800221c:	46bd      	mov	sp, r7
 800221e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002222:	4770      	bx	lr

08002224 <Sequencer_Update>:

uint32_t Sequencer_Update(Sequencer* sequencer, uint32_t time, uint32_t* index)
{
 8002224:	b480      	push	{r7}
 8002226:	b085      	sub	sp, #20
 8002228:	af00      	add	r7, sp, #0
 800222a:	60f8      	str	r0, [r7, #12]
 800222c:	60b9      	str	r1, [r7, #8]
 800222e:	607a      	str	r2, [r7, #4]
	/*
	 * each element in the time array says how long to hold that step for
	 */

	if (sequencer->is_running && sequencer->sequence_time_array != NULL)
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	7c1b      	ldrb	r3, [r3, #16]
 8002234:	2b00      	cmp	r3, #0
 8002236:	d030      	beq.n	800229a <Sequencer_Update+0x76>
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	2b00      	cmp	r3, #0
 800223e:	d02c      	beq.n	800229a <Sequencer_Update+0x76>
	{
		if (time > sequencer->time)
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	68db      	ldr	r3, [r3, #12]
 8002244:	68ba      	ldr	r2, [r7, #8]
 8002246:	429a      	cmp	r2, r3
 8002248:	d927      	bls.n	800229a <Sequencer_Update+0x76>
		{
			*index = sequencer->sequence_index;
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	689a      	ldr	r2, [r3, #8]
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	601a      	str	r2, [r3, #0]
			sequencer->time += sequencer->sequence_time_array[sequencer->sequence_index];
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	68da      	ldr	r2, [r3, #12]
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	6819      	ldr	r1, [r3, #0]
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	689b      	ldr	r3, [r3, #8]
 800225e:	009b      	lsls	r3, r3, #2
 8002260:	440b      	add	r3, r1
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	441a      	add	r2, r3
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	60da      	str	r2, [r3, #12]
			sequencer->sequence_index++;
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	689b      	ldr	r3, [r3, #8]
 800226e:	1c5a      	adds	r2, r3, #1
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	609a      	str	r2, [r3, #8]

			if (sequencer->sequence_index == sequencer->sequence_len)  /* reached the end of the sequence */
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	689a      	ldr	r2, [r3, #8]
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	685b      	ldr	r3, [r3, #4]
 800227c:	429a      	cmp	r2, r3
 800227e:	d10a      	bne.n	8002296 <Sequencer_Update+0x72>
			{
				if (sequencer->is_looping)
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	7c5b      	ldrb	r3, [r3, #17]
 8002284:	2b00      	cmp	r3, #0
 8002286:	d003      	beq.n	8002290 <Sequencer_Update+0x6c>
					sequencer->sequence_index = 0;
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	2200      	movs	r2, #0
 800228c:	609a      	str	r2, [r3, #8]
 800228e:	e002      	b.n	8002296 <Sequencer_Update+0x72>
				else
					sequencer->is_running = 0;
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	2200      	movs	r2, #0
 8002294:	741a      	strb	r2, [r3, #16]
			}

			return 1;
 8002296:	2301      	movs	r3, #1
 8002298:	e000      	b.n	800229c <Sequencer_Update+0x78>
		}
	}

	return 0;
 800229a:	2300      	movs	r3, #0
}
 800229c:	4618      	mov	r0, r3
 800229e:	3714      	adds	r7, #20
 80022a0:	46bd      	mov	sp, r7
 80022a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a6:	4770      	bx	lr

080022a8 <Sequencer_Start>:

void Sequencer_Start(Sequencer* sequencer, uint32_t time)
{
 80022a8:	b480      	push	{r7}
 80022aa:	b083      	sub	sp, #12
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
 80022b0:	6039      	str	r1, [r7, #0]
	sequencer->time = time;
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	683a      	ldr	r2, [r7, #0]
 80022b6:	60da      	str	r2, [r3, #12]
	sequencer->sequence_index = 0;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	2200      	movs	r2, #0
 80022bc:	609a      	str	r2, [r3, #8]
	sequencer->is_running = 1;
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	2201      	movs	r2, #1
 80022c2:	741a      	strb	r2, [r3, #16]
}
 80022c4:	bf00      	nop
 80022c6:	370c      	adds	r7, #12
 80022c8:	46bd      	mov	sp, r7
 80022ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ce:	4770      	bx	lr

080022d0 <Sequencer_Stop>:

void Sequencer_Stop(Sequencer* sequencer)
{
 80022d0:	b480      	push	{r7}
 80022d2:	b083      	sub	sp, #12
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
	sequencer->is_running = 0;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2200      	movs	r2, #0
 80022dc:	741a      	strb	r2, [r3, #16]
}
 80022de:	bf00      	nop
 80022e0:	370c      	adds	r7, #12
 80022e2:	46bd      	mov	sp, r7
 80022e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e8:	4770      	bx	lr

080022ea <Sequencer_IsRunning>:

uint32_t Sequencer_IsRunning(Sequencer* sequencer)
{
 80022ea:	b480      	push	{r7}
 80022ec:	b083      	sub	sp, #12
 80022ee:	af00      	add	r7, sp, #0
 80022f0:	6078      	str	r0, [r7, #4]
	return sequencer->is_running;
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	7c1b      	ldrb	r3, [r3, #16]
}
 80022f6:	4618      	mov	r0, r3
 80022f8:	370c      	adds	r7, #12
 80022fa:	46bd      	mov	sp, r7
 80022fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002300:	4770      	bx	lr
	...

08002304 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b082      	sub	sp, #8
 8002308:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800230a:	4b0b      	ldr	r3, [pc, #44]	@ (8002338 <HAL_MspInit+0x34>)
 800230c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002310:	4a09      	ldr	r2, [pc, #36]	@ (8002338 <HAL_MspInit+0x34>)
 8002312:	f043 0302 	orr.w	r3, r3, #2
 8002316:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800231a:	4b07      	ldr	r3, [pc, #28]	@ (8002338 <HAL_MspInit+0x34>)
 800231c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002320:	f003 0302 	and.w	r3, r3, #2
 8002324:	607b      	str	r3, [r7, #4]
 8002326:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 8002328:	2005      	movs	r0, #5
 800232a:	f006 fcc9 	bl	8008cc0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800232e:	bf00      	nop
 8002330:	3708      	adds	r7, #8
 8002332:	46bd      	mov	sp, r7
 8002334:	bd80      	pop	{r7, pc}
 8002336:	bf00      	nop
 8002338:	58024400 	.word	0x58024400

0800233c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b08c      	sub	sp, #48	@ 0x30
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002344:	f107 031c 	add.w	r3, r7, #28
 8002348:	2200      	movs	r2, #0
 800234a:	601a      	str	r2, [r3, #0]
 800234c:	605a      	str	r2, [r3, #4]
 800234e:	609a      	str	r2, [r3, #8]
 8002350:	60da      	str	r2, [r3, #12]
 8002352:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	4a39      	ldr	r2, [pc, #228]	@ (8002440 <HAL_ADC_MspInit+0x104>)
 800235a:	4293      	cmp	r3, r2
 800235c:	d133      	bne.n	80023c6 <HAL_ADC_MspInit+0x8a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 800235e:	4b39      	ldr	r3, [pc, #228]	@ (8002444 <HAL_ADC_MspInit+0x108>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	3301      	adds	r3, #1
 8002364:	4a37      	ldr	r2, [pc, #220]	@ (8002444 <HAL_ADC_MspInit+0x108>)
 8002366:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8002368:	4b36      	ldr	r3, [pc, #216]	@ (8002444 <HAL_ADC_MspInit+0x108>)
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	2b01      	cmp	r3, #1
 800236e:	d10e      	bne.n	800238e <HAL_ADC_MspInit+0x52>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8002370:	4b35      	ldr	r3, [pc, #212]	@ (8002448 <HAL_ADC_MspInit+0x10c>)
 8002372:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002376:	4a34      	ldr	r2, [pc, #208]	@ (8002448 <HAL_ADC_MspInit+0x10c>)
 8002378:	f043 0320 	orr.w	r3, r3, #32
 800237c:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002380:	4b31      	ldr	r3, [pc, #196]	@ (8002448 <HAL_ADC_MspInit+0x10c>)
 8002382:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002386:	f003 0320 	and.w	r3, r3, #32
 800238a:	61bb      	str	r3, [r7, #24]
 800238c:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800238e:	4b2e      	ldr	r3, [pc, #184]	@ (8002448 <HAL_ADC_MspInit+0x10c>)
 8002390:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002394:	4a2c      	ldr	r2, [pc, #176]	@ (8002448 <HAL_ADC_MspInit+0x10c>)
 8002396:	f043 0304 	orr.w	r3, r3, #4
 800239a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800239e:	4b2a      	ldr	r3, [pc, #168]	@ (8002448 <HAL_ADC_MspInit+0x10c>)
 80023a0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80023a4:	f003 0304 	and.w	r3, r3, #4
 80023a8:	617b      	str	r3, [r7, #20]
 80023aa:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PC4     ------> ADC1_INP4
    PC5     ------> ADC1_INN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80023ac:	2330      	movs	r3, #48	@ 0x30
 80023ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80023b0:	2303      	movs	r3, #3
 80023b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023b4:	2300      	movs	r3, #0
 80023b6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80023b8:	f107 031c 	add.w	r3, r7, #28
 80023bc:	4619      	mov	r1, r3
 80023be:	4823      	ldr	r0, [pc, #140]	@ (800244c <HAL_ADC_MspInit+0x110>)
 80023c0:	f009 f8c2 	bl	800b548 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 80023c4:	e037      	b.n	8002436 <HAL_ADC_MspInit+0xfa>
  else if(hadc->Instance==ADC2)
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	4a21      	ldr	r2, [pc, #132]	@ (8002450 <HAL_ADC_MspInit+0x114>)
 80023cc:	4293      	cmp	r3, r2
 80023ce:	d132      	bne.n	8002436 <HAL_ADC_MspInit+0xfa>
    HAL_RCC_ADC12_CLK_ENABLED++;
 80023d0:	4b1c      	ldr	r3, [pc, #112]	@ (8002444 <HAL_ADC_MspInit+0x108>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	3301      	adds	r3, #1
 80023d6:	4a1b      	ldr	r2, [pc, #108]	@ (8002444 <HAL_ADC_MspInit+0x108>)
 80023d8:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80023da:	4b1a      	ldr	r3, [pc, #104]	@ (8002444 <HAL_ADC_MspInit+0x108>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	2b01      	cmp	r3, #1
 80023e0:	d10e      	bne.n	8002400 <HAL_ADC_MspInit+0xc4>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80023e2:	4b19      	ldr	r3, [pc, #100]	@ (8002448 <HAL_ADC_MspInit+0x10c>)
 80023e4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80023e8:	4a17      	ldr	r2, [pc, #92]	@ (8002448 <HAL_ADC_MspInit+0x10c>)
 80023ea:	f043 0320 	orr.w	r3, r3, #32
 80023ee:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80023f2:	4b15      	ldr	r3, [pc, #84]	@ (8002448 <HAL_ADC_MspInit+0x10c>)
 80023f4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80023f8:	f003 0320 	and.w	r3, r3, #32
 80023fc:	613b      	str	r3, [r7, #16]
 80023fe:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002400:	4b11      	ldr	r3, [pc, #68]	@ (8002448 <HAL_ADC_MspInit+0x10c>)
 8002402:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002406:	4a10      	ldr	r2, [pc, #64]	@ (8002448 <HAL_ADC_MspInit+0x10c>)
 8002408:	f043 0301 	orr.w	r3, r3, #1
 800240c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002410:	4b0d      	ldr	r3, [pc, #52]	@ (8002448 <HAL_ADC_MspInit+0x10c>)
 8002412:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002416:	f003 0301 	and.w	r3, r3, #1
 800241a:	60fb      	str	r3, [r7, #12]
 800241c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800241e:	23c0      	movs	r3, #192	@ 0xc0
 8002420:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002422:	2303      	movs	r3, #3
 8002424:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002426:	2300      	movs	r3, #0
 8002428:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800242a:	f107 031c 	add.w	r3, r7, #28
 800242e:	4619      	mov	r1, r3
 8002430:	4808      	ldr	r0, [pc, #32]	@ (8002454 <HAL_ADC_MspInit+0x118>)
 8002432:	f009 f889 	bl	800b548 <HAL_GPIO_Init>
}
 8002436:	bf00      	nop
 8002438:	3730      	adds	r7, #48	@ 0x30
 800243a:	46bd      	mov	sp, r7
 800243c:	bd80      	pop	{r7, pc}
 800243e:	bf00      	nop
 8002440:	40022000 	.word	0x40022000
 8002444:	240136a8 	.word	0x240136a8
 8002448:	58024400 	.word	0x58024400
 800244c:	58020800 	.word	0x58020800
 8002450:	40022100 	.word	0x40022100
 8002454:	58020000 	.word	0x58020000

08002458 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b08a      	sub	sp, #40	@ 0x28
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002460:	f107 0314 	add.w	r3, r7, #20
 8002464:	2200      	movs	r2, #0
 8002466:	601a      	str	r2, [r3, #0]
 8002468:	605a      	str	r2, [r3, #4]
 800246a:	609a      	str	r2, [r3, #8]
 800246c:	60da      	str	r2, [r3, #12]
 800246e:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	4a48      	ldr	r2, [pc, #288]	@ (8002598 <HAL_DAC_MspInit+0x140>)
 8002476:	4293      	cmp	r3, r2
 8002478:	f040 808a 	bne.w	8002590 <HAL_DAC_MspInit+0x138>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC12_CLK_ENABLE();
 800247c:	4b47      	ldr	r3, [pc, #284]	@ (800259c <HAL_DAC_MspInit+0x144>)
 800247e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002482:	4a46      	ldr	r2, [pc, #280]	@ (800259c <HAL_DAC_MspInit+0x144>)
 8002484:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8002488:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800248c:	4b43      	ldr	r3, [pc, #268]	@ (800259c <HAL_DAC_MspInit+0x144>)
 800248e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002492:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002496:	613b      	str	r3, [r7, #16]
 8002498:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800249a:	4b40      	ldr	r3, [pc, #256]	@ (800259c <HAL_DAC_MspInit+0x144>)
 800249c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80024a0:	4a3e      	ldr	r2, [pc, #248]	@ (800259c <HAL_DAC_MspInit+0x144>)
 80024a2:	f043 0301 	orr.w	r3, r3, #1
 80024a6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80024aa:	4b3c      	ldr	r3, [pc, #240]	@ (800259c <HAL_DAC_MspInit+0x144>)
 80024ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80024b0:	f003 0301 	and.w	r3, r3, #1
 80024b4:	60fb      	str	r3, [r7, #12]
 80024b6:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80024b8:	2330      	movs	r3, #48	@ 0x30
 80024ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80024bc:	2303      	movs	r3, #3
 80024be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024c0:	2300      	movs	r3, #0
 80024c2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024c4:	f107 0314 	add.w	r3, r7, #20
 80024c8:	4619      	mov	r1, r3
 80024ca:	4835      	ldr	r0, [pc, #212]	@ (80025a0 <HAL_DAC_MspInit+0x148>)
 80024cc:	f009 f83c 	bl	800b548 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Stream0;
 80024d0:	4b34      	ldr	r3, [pc, #208]	@ (80025a4 <HAL_DAC_MspInit+0x14c>)
 80024d2:	4a35      	ldr	r2, [pc, #212]	@ (80025a8 <HAL_DAC_MspInit+0x150>)
 80024d4:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1;
 80024d6:	4b33      	ldr	r3, [pc, #204]	@ (80025a4 <HAL_DAC_MspInit+0x14c>)
 80024d8:	2243      	movs	r2, #67	@ 0x43
 80024da:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80024dc:	4b31      	ldr	r3, [pc, #196]	@ (80025a4 <HAL_DAC_MspInit+0x14c>)
 80024de:	2240      	movs	r2, #64	@ 0x40
 80024e0:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80024e2:	4b30      	ldr	r3, [pc, #192]	@ (80025a4 <HAL_DAC_MspInit+0x14c>)
 80024e4:	2200      	movs	r2, #0
 80024e6:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80024e8:	4b2e      	ldr	r3, [pc, #184]	@ (80025a4 <HAL_DAC_MspInit+0x14c>)
 80024ea:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80024ee:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80024f0:	4b2c      	ldr	r3, [pc, #176]	@ (80025a4 <HAL_DAC_MspInit+0x14c>)
 80024f2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80024f6:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80024f8:	4b2a      	ldr	r3, [pc, #168]	@ (80025a4 <HAL_DAC_MspInit+0x14c>)
 80024fa:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80024fe:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8002500:	4b28      	ldr	r3, [pc, #160]	@ (80025a4 <HAL_DAC_MspInit+0x14c>)
 8002502:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002506:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8002508:	4b26      	ldr	r3, [pc, #152]	@ (80025a4 <HAL_DAC_MspInit+0x14c>)
 800250a:	2200      	movs	r2, #0
 800250c:	621a      	str	r2, [r3, #32]
    hdma_dac1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800250e:	4b25      	ldr	r3, [pc, #148]	@ (80025a4 <HAL_DAC_MspInit+0x14c>)
 8002510:	2200      	movs	r2, #0
 8002512:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8002514:	4823      	ldr	r0, [pc, #140]	@ (80025a4 <HAL_DAC_MspInit+0x14c>)
 8002516:	f006 ff43 	bl	80093a0 <HAL_DMA_Init>
 800251a:	4603      	mov	r3, r0
 800251c:	2b00      	cmp	r3, #0
 800251e:	d001      	beq.n	8002524 <HAL_DAC_MspInit+0xcc>
    {
      Error_Handler();
 8002520:	f7ff fe48 	bl	80021b4 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	4a1f      	ldr	r2, [pc, #124]	@ (80025a4 <HAL_DAC_MspInit+0x14c>)
 8002528:	609a      	str	r2, [r3, #8]
 800252a:	4a1e      	ldr	r2, [pc, #120]	@ (80025a4 <HAL_DAC_MspInit+0x14c>)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* DAC1_CH2 Init */
    hdma_dac1_ch2.Instance = DMA1_Stream1;
 8002530:	4b1e      	ldr	r3, [pc, #120]	@ (80025ac <HAL_DAC_MspInit+0x154>)
 8002532:	4a1f      	ldr	r2, [pc, #124]	@ (80025b0 <HAL_DAC_MspInit+0x158>)
 8002534:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch2.Init.Request = DMA_REQUEST_DAC2;
 8002536:	4b1d      	ldr	r3, [pc, #116]	@ (80025ac <HAL_DAC_MspInit+0x154>)
 8002538:	2244      	movs	r2, #68	@ 0x44
 800253a:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800253c:	4b1b      	ldr	r3, [pc, #108]	@ (80025ac <HAL_DAC_MspInit+0x154>)
 800253e:	2240      	movs	r2, #64	@ 0x40
 8002540:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8002542:	4b1a      	ldr	r3, [pc, #104]	@ (80025ac <HAL_DAC_MspInit+0x154>)
 8002544:	2200      	movs	r2, #0
 8002546:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch2.Init.MemInc = DMA_MINC_ENABLE;
 8002548:	4b18      	ldr	r3, [pc, #96]	@ (80025ac <HAL_DAC_MspInit+0x154>)
 800254a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800254e:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002550:	4b16      	ldr	r3, [pc, #88]	@ (80025ac <HAL_DAC_MspInit+0x154>)
 8002552:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002556:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002558:	4b14      	ldr	r3, [pc, #80]	@ (80025ac <HAL_DAC_MspInit+0x154>)
 800255a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800255e:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch2.Init.Mode = DMA_CIRCULAR;
 8002560:	4b12      	ldr	r3, [pc, #72]	@ (80025ac <HAL_DAC_MspInit+0x154>)
 8002562:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002566:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch2.Init.Priority = DMA_PRIORITY_LOW;
 8002568:	4b10      	ldr	r3, [pc, #64]	@ (80025ac <HAL_DAC_MspInit+0x154>)
 800256a:	2200      	movs	r2, #0
 800256c:	621a      	str	r2, [r3, #32]
    hdma_dac1_ch2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800256e:	4b0f      	ldr	r3, [pc, #60]	@ (80025ac <HAL_DAC_MspInit+0x154>)
 8002570:	2200      	movs	r2, #0
 8002572:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_dac1_ch2) != HAL_OK)
 8002574:	480d      	ldr	r0, [pc, #52]	@ (80025ac <HAL_DAC_MspInit+0x154>)
 8002576:	f006 ff13 	bl	80093a0 <HAL_DMA_Init>
 800257a:	4603      	mov	r3, r0
 800257c:	2b00      	cmp	r3, #0
 800257e:	d001      	beq.n	8002584 <HAL_DAC_MspInit+0x12c>
    {
      Error_Handler();
 8002580:	f7ff fe18 	bl	80021b4 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle2,hdma_dac1_ch2);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	4a09      	ldr	r2, [pc, #36]	@ (80025ac <HAL_DAC_MspInit+0x154>)
 8002588:	60da      	str	r2, [r3, #12]
 800258a:	4a08      	ldr	r2, [pc, #32]	@ (80025ac <HAL_DAC_MspInit+0x154>)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE END DAC1_MspInit 1 */

  }

}
 8002590:	bf00      	nop
 8002592:	3728      	adds	r7, #40	@ 0x28
 8002594:	46bd      	mov	sp, r7
 8002596:	bd80      	pop	{r7, pc}
 8002598:	40007400 	.word	0x40007400
 800259c:	58024400 	.word	0x58024400
 80025a0:	58020000 	.word	0x58020000
 80025a4:	2400040c 	.word	0x2400040c
 80025a8:	40020010 	.word	0x40020010
 80025ac:	24000484 	.word	0x24000484
 80025b0:	40020028 	.word	0x40020028

080025b4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b0b8      	sub	sp, #224	@ 0xe0
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025bc:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80025c0:	2200      	movs	r2, #0
 80025c2:	601a      	str	r2, [r3, #0]
 80025c4:	605a      	str	r2, [r3, #4]
 80025c6:	609a      	str	r2, [r3, #8]
 80025c8:	60da      	str	r2, [r3, #12]
 80025ca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80025cc:	f107 0310 	add.w	r3, r7, #16
 80025d0:	22b8      	movs	r2, #184	@ 0xb8
 80025d2:	2100      	movs	r1, #0
 80025d4:	4618      	mov	r0, r3
 80025d6:	f017 fd04 	bl	8019fe2 <memset>
  if(hi2c->Instance==I2C2)
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	4a27      	ldr	r2, [pc, #156]	@ (800267c <HAL_I2C_MspInit+0xc8>)
 80025e0:	4293      	cmp	r3, r2
 80025e2:	d146      	bne.n	8002672 <HAL_I2C_MspInit+0xbe>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80025e4:	f04f 0208 	mov.w	r2, #8
 80025e8:	f04f 0300 	mov.w	r3, #0
 80025ec:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C1235CLKSOURCE_D2PCLK1;
 80025f0:	2300      	movs	r3, #0
 80025f2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80025f6:	f107 0310 	add.w	r3, r7, #16
 80025fa:	4618      	mov	r0, r3
 80025fc:	f00b fd1a 	bl	800e034 <HAL_RCCEx_PeriphCLKConfig>
 8002600:	4603      	mov	r3, r0
 8002602:	2b00      	cmp	r3, #0
 8002604:	d001      	beq.n	800260a <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8002606:	f7ff fdd5 	bl	80021b4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800260a:	4b1d      	ldr	r3, [pc, #116]	@ (8002680 <HAL_I2C_MspInit+0xcc>)
 800260c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002610:	4a1b      	ldr	r2, [pc, #108]	@ (8002680 <HAL_I2C_MspInit+0xcc>)
 8002612:	f043 0302 	orr.w	r3, r3, #2
 8002616:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800261a:	4b19      	ldr	r3, [pc, #100]	@ (8002680 <HAL_I2C_MspInit+0xcc>)
 800261c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002620:	f003 0302 	and.w	r3, r3, #2
 8002624:	60fb      	str	r3, [r7, #12]
 8002626:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002628:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800262c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002630:	2312      	movs	r3, #18
 8002632:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002636:	2300      	movs	r3, #0
 8002638:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800263c:	2300      	movs	r3, #0
 800263e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002642:	2304      	movs	r3, #4
 8002644:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002648:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 800264c:	4619      	mov	r1, r3
 800264e:	480d      	ldr	r0, [pc, #52]	@ (8002684 <HAL_I2C_MspInit+0xd0>)
 8002650:	f008 ff7a 	bl	800b548 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002654:	4b0a      	ldr	r3, [pc, #40]	@ (8002680 <HAL_I2C_MspInit+0xcc>)
 8002656:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800265a:	4a09      	ldr	r2, [pc, #36]	@ (8002680 <HAL_I2C_MspInit+0xcc>)
 800265c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002660:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002664:	4b06      	ldr	r3, [pc, #24]	@ (8002680 <HAL_I2C_MspInit+0xcc>)
 8002666:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800266a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800266e:	60bb      	str	r3, [r7, #8]
 8002670:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C2_MspInit 1 */

  }

}
 8002672:	bf00      	nop
 8002674:	37e0      	adds	r7, #224	@ 0xe0
 8002676:	46bd      	mov	sp, r7
 8002678:	bd80      	pop	{r7, pc}
 800267a:	bf00      	nop
 800267c:	40005800 	.word	0x40005800
 8002680:	58024400 	.word	0x58024400
 8002684:	58020400 	.word	0x58020400

08002688 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b0bc      	sub	sp, #240	@ 0xf0
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002690:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002694:	2200      	movs	r2, #0
 8002696:	601a      	str	r2, [r3, #0]
 8002698:	605a      	str	r2, [r3, #4]
 800269a:	609a      	str	r2, [r3, #8]
 800269c:	60da      	str	r2, [r3, #12]
 800269e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80026a0:	f107 0320 	add.w	r3, r7, #32
 80026a4:	22b8      	movs	r2, #184	@ 0xb8
 80026a6:	2100      	movs	r1, #0
 80026a8:	4618      	mov	r0, r3
 80026aa:	f017 fc9a 	bl	8019fe2 <memset>
  if(hspi->Instance==SPI2)
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	4a72      	ldr	r2, [pc, #456]	@ (800287c <HAL_SPI_MspInit+0x1f4>)
 80026b4:	4293      	cmp	r3, r2
 80026b6:	d146      	bne.n	8002746 <HAL_SPI_MspInit+0xbe>

  /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 80026b8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80026bc:	f04f 0300 	mov.w	r3, #0
 80026c0:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 80026c4:	2300      	movs	r3, #0
 80026c6:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80026c8:	f107 0320 	add.w	r3, r7, #32
 80026cc:	4618      	mov	r0, r3
 80026ce:	f00b fcb1 	bl	800e034 <HAL_RCCEx_PeriphCLKConfig>
 80026d2:	4603      	mov	r3, r0
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d001      	beq.n	80026dc <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 80026d8:	f7ff fd6c 	bl	80021b4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80026dc:	4b68      	ldr	r3, [pc, #416]	@ (8002880 <HAL_SPI_MspInit+0x1f8>)
 80026de:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80026e2:	4a67      	ldr	r2, [pc, #412]	@ (8002880 <HAL_SPI_MspInit+0x1f8>)
 80026e4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80026e8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80026ec:	4b64      	ldr	r3, [pc, #400]	@ (8002880 <HAL_SPI_MspInit+0x1f8>)
 80026ee:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80026f2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80026f6:	61fb      	str	r3, [r7, #28]
 80026f8:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80026fa:	4b61      	ldr	r3, [pc, #388]	@ (8002880 <HAL_SPI_MspInit+0x1f8>)
 80026fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002700:	4a5f      	ldr	r2, [pc, #380]	@ (8002880 <HAL_SPI_MspInit+0x1f8>)
 8002702:	f043 0302 	orr.w	r3, r3, #2
 8002706:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800270a:	4b5d      	ldr	r3, [pc, #372]	@ (8002880 <HAL_SPI_MspInit+0x1f8>)
 800270c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002710:	f003 0302 	and.w	r3, r3, #2
 8002714:	61bb      	str	r3, [r7, #24]
 8002716:	69bb      	ldr	r3, [r7, #24]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = ACCEL_SCK1_Pin|ACCEL_MISO1_Pin|ACCEL_MOSI1_Pin;
 8002718:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 800271c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002720:	2302      	movs	r3, #2
 8002722:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002726:	2300      	movs	r3, #0
 8002728:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800272c:	2300      	movs	r3, #0
 800272e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002732:	2305      	movs	r3, #5
 8002734:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002738:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800273c:	4619      	mov	r1, r3
 800273e:	4851      	ldr	r0, [pc, #324]	@ (8002884 <HAL_SPI_MspInit+0x1fc>)
 8002740:	f008 ff02 	bl	800b548 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }

}
 8002744:	e096      	b.n	8002874 <HAL_SPI_MspInit+0x1ec>
  else if(hspi->Instance==SPI3)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	4a4f      	ldr	r2, [pc, #316]	@ (8002888 <HAL_SPI_MspInit+0x200>)
 800274c:	4293      	cmp	r3, r2
 800274e:	d146      	bne.n	80027de <HAL_SPI_MspInit+0x156>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI3;
 8002750:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002754:	f04f 0300 	mov.w	r3, #0
 8002758:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 800275c:	2300      	movs	r3, #0
 800275e:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002760:	f107 0320 	add.w	r3, r7, #32
 8002764:	4618      	mov	r0, r3
 8002766:	f00b fc65 	bl	800e034 <HAL_RCCEx_PeriphCLKConfig>
 800276a:	4603      	mov	r3, r0
 800276c:	2b00      	cmp	r3, #0
 800276e:	d001      	beq.n	8002774 <HAL_SPI_MspInit+0xec>
      Error_Handler();
 8002770:	f7ff fd20 	bl	80021b4 <Error_Handler>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002774:	4b42      	ldr	r3, [pc, #264]	@ (8002880 <HAL_SPI_MspInit+0x1f8>)
 8002776:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800277a:	4a41      	ldr	r2, [pc, #260]	@ (8002880 <HAL_SPI_MspInit+0x1f8>)
 800277c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002780:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002784:	4b3e      	ldr	r3, [pc, #248]	@ (8002880 <HAL_SPI_MspInit+0x1f8>)
 8002786:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800278a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800278e:	617b      	str	r3, [r7, #20]
 8002790:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002792:	4b3b      	ldr	r3, [pc, #236]	@ (8002880 <HAL_SPI_MspInit+0x1f8>)
 8002794:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002798:	4a39      	ldr	r2, [pc, #228]	@ (8002880 <HAL_SPI_MspInit+0x1f8>)
 800279a:	f043 0304 	orr.w	r3, r3, #4
 800279e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80027a2:	4b37      	ldr	r3, [pc, #220]	@ (8002880 <HAL_SPI_MspInit+0x1f8>)
 80027a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80027a8:	f003 0304 	and.w	r3, r3, #4
 80027ac:	613b      	str	r3, [r7, #16]
 80027ae:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ACCEL_SCK2_Pin|ACCEL_MISO2_Pin|ACCEL_MOSI2_Pin;
 80027b0:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80027b4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027b8:	2302      	movs	r3, #2
 80027ba:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027be:	2300      	movs	r3, #0
 80027c0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027c4:	2300      	movs	r3, #0
 80027c6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80027ca:	2306      	movs	r3, #6
 80027cc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80027d0:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80027d4:	4619      	mov	r1, r3
 80027d6:	482d      	ldr	r0, [pc, #180]	@ (800288c <HAL_SPI_MspInit+0x204>)
 80027d8:	f008 feb6 	bl	800b548 <HAL_GPIO_Init>
}
 80027dc:	e04a      	b.n	8002874 <HAL_SPI_MspInit+0x1ec>
  else if(hspi->Instance==SPI4)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	4a2b      	ldr	r2, [pc, #172]	@ (8002890 <HAL_SPI_MspInit+0x208>)
 80027e4:	4293      	cmp	r3, r2
 80027e6:	d145      	bne.n	8002874 <HAL_SPI_MspInit+0x1ec>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI4;
 80027e8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80027ec:	f04f 0300 	mov.w	r3, #0
 80027f0:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1;
 80027f4:	2300      	movs	r3, #0
 80027f6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80027fa:	f107 0320 	add.w	r3, r7, #32
 80027fe:	4618      	mov	r0, r3
 8002800:	f00b fc18 	bl	800e034 <HAL_RCCEx_PeriphCLKConfig>
 8002804:	4603      	mov	r3, r0
 8002806:	2b00      	cmp	r3, #0
 8002808:	d001      	beq.n	800280e <HAL_SPI_MspInit+0x186>
      Error_Handler();
 800280a:	f7ff fcd3 	bl	80021b4 <Error_Handler>
    __HAL_RCC_SPI4_CLK_ENABLE();
 800280e:	4b1c      	ldr	r3, [pc, #112]	@ (8002880 <HAL_SPI_MspInit+0x1f8>)
 8002810:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002814:	4a1a      	ldr	r2, [pc, #104]	@ (8002880 <HAL_SPI_MspInit+0x1f8>)
 8002816:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800281a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800281e:	4b18      	ldr	r3, [pc, #96]	@ (8002880 <HAL_SPI_MspInit+0x1f8>)
 8002820:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002824:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002828:	60fb      	str	r3, [r7, #12]
 800282a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800282c:	4b14      	ldr	r3, [pc, #80]	@ (8002880 <HAL_SPI_MspInit+0x1f8>)
 800282e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002832:	4a13      	ldr	r2, [pc, #76]	@ (8002880 <HAL_SPI_MspInit+0x1f8>)
 8002834:	f043 0310 	orr.w	r3, r3, #16
 8002838:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800283c:	4b10      	ldr	r3, [pc, #64]	@ (8002880 <HAL_SPI_MspInit+0x1f8>)
 800283e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002842:	f003 0310 	and.w	r3, r3, #16
 8002846:	60bb      	str	r3, [r7, #8]
 8002848:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ACCEL_SCK3_Pin|ACCEL_MISO3_Pin|ACCEL_MOSI3_Pin;
 800284a:	2364      	movs	r3, #100	@ 0x64
 800284c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002850:	2302      	movs	r3, #2
 8002852:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002856:	2300      	movs	r3, #0
 8002858:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800285c:	2300      	movs	r3, #0
 800285e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8002862:	2305      	movs	r3, #5
 8002864:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002868:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800286c:	4619      	mov	r1, r3
 800286e:	4809      	ldr	r0, [pc, #36]	@ (8002894 <HAL_SPI_MspInit+0x20c>)
 8002870:	f008 fe6a 	bl	800b548 <HAL_GPIO_Init>
}
 8002874:	bf00      	nop
 8002876:	37f0      	adds	r7, #240	@ 0xf0
 8002878:	46bd      	mov	sp, r7
 800287a:	bd80      	pop	{r7, pc}
 800287c:	40003800 	.word	0x40003800
 8002880:	58024400 	.word	0x58024400
 8002884:	58020400 	.word	0x58020400
 8002888:	40003c00 	.word	0x40003c00
 800288c:	58020800 	.word	0x58020800
 8002890:	40013400 	.word	0x40013400
 8002894:	58021000 	.word	0x58021000

08002898 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b086      	sub	sp, #24
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	4a45      	ldr	r2, [pc, #276]	@ (80029bc <HAL_TIM_Base_MspInit+0x124>)
 80028a6:	4293      	cmp	r3, r2
 80028a8:	d10f      	bne.n	80028ca <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80028aa:	4b45      	ldr	r3, [pc, #276]	@ (80029c0 <HAL_TIM_Base_MspInit+0x128>)
 80028ac:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80028b0:	4a43      	ldr	r2, [pc, #268]	@ (80029c0 <HAL_TIM_Base_MspInit+0x128>)
 80028b2:	f043 0301 	orr.w	r3, r3, #1
 80028b6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80028ba:	4b41      	ldr	r3, [pc, #260]	@ (80029c0 <HAL_TIM_Base_MspInit+0x128>)
 80028bc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80028c0:	f003 0301 	and.w	r3, r3, #1
 80028c4:	617b      	str	r3, [r7, #20]
 80028c6:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80028c8:	e074      	b.n	80029b4 <HAL_TIM_Base_MspInit+0x11c>
  else if(htim_base->Instance==TIM2)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80028d2:	d10f      	bne.n	80028f4 <HAL_TIM_Base_MspInit+0x5c>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80028d4:	4b3a      	ldr	r3, [pc, #232]	@ (80029c0 <HAL_TIM_Base_MspInit+0x128>)
 80028d6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80028da:	4a39      	ldr	r2, [pc, #228]	@ (80029c0 <HAL_TIM_Base_MspInit+0x128>)
 80028dc:	f043 0301 	orr.w	r3, r3, #1
 80028e0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80028e4:	4b36      	ldr	r3, [pc, #216]	@ (80029c0 <HAL_TIM_Base_MspInit+0x128>)
 80028e6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80028ea:	f003 0301 	and.w	r3, r3, #1
 80028ee:	613b      	str	r3, [r7, #16]
 80028f0:	693b      	ldr	r3, [r7, #16]
}
 80028f2:	e05f      	b.n	80029b4 <HAL_TIM_Base_MspInit+0x11c>
  else if(htim_base->Instance==TIM3)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	4a32      	ldr	r2, [pc, #200]	@ (80029c4 <HAL_TIM_Base_MspInit+0x12c>)
 80028fa:	4293      	cmp	r3, r2
 80028fc:	d117      	bne.n	800292e <HAL_TIM_Base_MspInit+0x96>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80028fe:	4b30      	ldr	r3, [pc, #192]	@ (80029c0 <HAL_TIM_Base_MspInit+0x128>)
 8002900:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002904:	4a2e      	ldr	r2, [pc, #184]	@ (80029c0 <HAL_TIM_Base_MspInit+0x128>)
 8002906:	f043 0302 	orr.w	r3, r3, #2
 800290a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800290e:	4b2c      	ldr	r3, [pc, #176]	@ (80029c0 <HAL_TIM_Base_MspInit+0x128>)
 8002910:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002914:	f003 0302 	and.w	r3, r3, #2
 8002918:	60fb      	str	r3, [r7, #12]
 800291a:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800291c:	2200      	movs	r2, #0
 800291e:	2100      	movs	r1, #0
 8002920:	201d      	movs	r0, #29
 8002922:	f006 f9d8 	bl	8008cd6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002926:	201d      	movs	r0, #29
 8002928:	f006 f9ef 	bl	8008d0a <HAL_NVIC_EnableIRQ>
}
 800292c:	e042      	b.n	80029b4 <HAL_TIM_Base_MspInit+0x11c>
  else if(htim_base->Instance==TIM4)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	4a25      	ldr	r2, [pc, #148]	@ (80029c8 <HAL_TIM_Base_MspInit+0x130>)
 8002934:	4293      	cmp	r3, r2
 8002936:	d13d      	bne.n	80029b4 <HAL_TIM_Base_MspInit+0x11c>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002938:	4b21      	ldr	r3, [pc, #132]	@ (80029c0 <HAL_TIM_Base_MspInit+0x128>)
 800293a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800293e:	4a20      	ldr	r2, [pc, #128]	@ (80029c0 <HAL_TIM_Base_MspInit+0x128>)
 8002940:	f043 0304 	orr.w	r3, r3, #4
 8002944:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002948:	4b1d      	ldr	r3, [pc, #116]	@ (80029c0 <HAL_TIM_Base_MspInit+0x128>)
 800294a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800294e:	f003 0304 	and.w	r3, r3, #4
 8002952:	60bb      	str	r3, [r7, #8]
 8002954:	68bb      	ldr	r3, [r7, #8]
    hdma_tim4_ch1.Instance = DMA1_Stream2;
 8002956:	4b1d      	ldr	r3, [pc, #116]	@ (80029cc <HAL_TIM_Base_MspInit+0x134>)
 8002958:	4a1d      	ldr	r2, [pc, #116]	@ (80029d0 <HAL_TIM_Base_MspInit+0x138>)
 800295a:	601a      	str	r2, [r3, #0]
    hdma_tim4_ch1.Init.Request = DMA_REQUEST_TIM4_CH1;
 800295c:	4b1b      	ldr	r3, [pc, #108]	@ (80029cc <HAL_TIM_Base_MspInit+0x134>)
 800295e:	221d      	movs	r2, #29
 8002960:	605a      	str	r2, [r3, #4]
    hdma_tim4_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002962:	4b1a      	ldr	r3, [pc, #104]	@ (80029cc <HAL_TIM_Base_MspInit+0x134>)
 8002964:	2240      	movs	r2, #64	@ 0x40
 8002966:	609a      	str	r2, [r3, #8]
    hdma_tim4_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002968:	4b18      	ldr	r3, [pc, #96]	@ (80029cc <HAL_TIM_Base_MspInit+0x134>)
 800296a:	2200      	movs	r2, #0
 800296c:	60da      	str	r2, [r3, #12]
    hdma_tim4_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800296e:	4b17      	ldr	r3, [pc, #92]	@ (80029cc <HAL_TIM_Base_MspInit+0x134>)
 8002970:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002974:	611a      	str	r2, [r3, #16]
    hdma_tim4_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002976:	4b15      	ldr	r3, [pc, #84]	@ (80029cc <HAL_TIM_Base_MspInit+0x134>)
 8002978:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800297c:	615a      	str	r2, [r3, #20]
    hdma_tim4_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800297e:	4b13      	ldr	r3, [pc, #76]	@ (80029cc <HAL_TIM_Base_MspInit+0x134>)
 8002980:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002984:	619a      	str	r2, [r3, #24]
    hdma_tim4_ch1.Init.Mode = DMA_NORMAL;
 8002986:	4b11      	ldr	r3, [pc, #68]	@ (80029cc <HAL_TIM_Base_MspInit+0x134>)
 8002988:	2200      	movs	r2, #0
 800298a:	61da      	str	r2, [r3, #28]
    hdma_tim4_ch1.Init.Priority = DMA_PRIORITY_LOW;
 800298c:	4b0f      	ldr	r3, [pc, #60]	@ (80029cc <HAL_TIM_Base_MspInit+0x134>)
 800298e:	2200      	movs	r2, #0
 8002990:	621a      	str	r2, [r3, #32]
    hdma_tim4_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002992:	4b0e      	ldr	r3, [pc, #56]	@ (80029cc <HAL_TIM_Base_MspInit+0x134>)
 8002994:	2200      	movs	r2, #0
 8002996:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim4_ch1) != HAL_OK)
 8002998:	480c      	ldr	r0, [pc, #48]	@ (80029cc <HAL_TIM_Base_MspInit+0x134>)
 800299a:	f006 fd01 	bl	80093a0 <HAL_DMA_Init>
 800299e:	4603      	mov	r3, r0
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d001      	beq.n	80029a8 <HAL_TIM_Base_MspInit+0x110>
      Error_Handler();
 80029a4:	f7ff fc06 	bl	80021b4 <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim4_ch1);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	4a08      	ldr	r2, [pc, #32]	@ (80029cc <HAL_TIM_Base_MspInit+0x134>)
 80029ac:	625a      	str	r2, [r3, #36]	@ 0x24
 80029ae:	4a07      	ldr	r2, [pc, #28]	@ (80029cc <HAL_TIM_Base_MspInit+0x134>)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80029b4:	bf00      	nop
 80029b6:	3718      	adds	r7, #24
 80029b8:	46bd      	mov	sp, r7
 80029ba:	bd80      	pop	{r7, pc}
 80029bc:	40010000 	.word	0x40010000
 80029c0:	58024400 	.word	0x58024400
 80029c4:	40000400 	.word	0x40000400
 80029c8:	40000800 	.word	0x40000800
 80029cc:	24000818 	.word	0x24000818
 80029d0:	40020040 	.word	0x40020040

080029d4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b08a      	sub	sp, #40	@ 0x28
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029dc:	f107 0314 	add.w	r3, r7, #20
 80029e0:	2200      	movs	r2, #0
 80029e2:	601a      	str	r2, [r3, #0]
 80029e4:	605a      	str	r2, [r3, #4]
 80029e6:	609a      	str	r2, [r3, #8]
 80029e8:	60da      	str	r2, [r3, #12]
 80029ea:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4a26      	ldr	r2, [pc, #152]	@ (8002a8c <HAL_TIM_MspPostInit+0xb8>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d120      	bne.n	8002a38 <HAL_TIM_MspPostInit+0x64>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80029f6:	4b26      	ldr	r3, [pc, #152]	@ (8002a90 <HAL_TIM_MspPostInit+0xbc>)
 80029f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80029fc:	4a24      	ldr	r2, [pc, #144]	@ (8002a90 <HAL_TIM_MspPostInit+0xbc>)
 80029fe:	f043 0304 	orr.w	r3, r3, #4
 8002a02:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002a06:	4b22      	ldr	r3, [pc, #136]	@ (8002a90 <HAL_TIM_MspPostInit+0xbc>)
 8002a08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002a0c:	f003 0304 	and.w	r3, r3, #4
 8002a10:	613b      	str	r3, [r7, #16]
 8002a12:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    PC7     ------> TIM3_CH2
    PC8     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = LED_STROBE_1_Pin|LED_STROBE_2_Pin|LED_STROBE_3_Pin;
 8002a14:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 8002a18:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a1a:	2302      	movs	r3, #2
 8002a1c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a1e:	2300      	movs	r3, #0
 8002a20:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a22:	2300      	movs	r3, #0
 8002a24:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002a26:	2302      	movs	r3, #2
 8002a28:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a2a:	f107 0314 	add.w	r3, r7, #20
 8002a2e:	4619      	mov	r1, r3
 8002a30:	4818      	ldr	r0, [pc, #96]	@ (8002a94 <HAL_TIM_MspPostInit+0xc0>)
 8002a32:	f008 fd89 	bl	800b548 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8002a36:	e024      	b.n	8002a82 <HAL_TIM_MspPostInit+0xae>
  else if(htim->Instance==TIM4)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	4a16      	ldr	r2, [pc, #88]	@ (8002a98 <HAL_TIM_MspPostInit+0xc4>)
 8002a3e:	4293      	cmp	r3, r2
 8002a40:	d11f      	bne.n	8002a82 <HAL_TIM_MspPostInit+0xae>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002a42:	4b13      	ldr	r3, [pc, #76]	@ (8002a90 <HAL_TIM_MspPostInit+0xbc>)
 8002a44:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002a48:	4a11      	ldr	r2, [pc, #68]	@ (8002a90 <HAL_TIM_MspPostInit+0xbc>)
 8002a4a:	f043 0308 	orr.w	r3, r3, #8
 8002a4e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002a52:	4b0f      	ldr	r3, [pc, #60]	@ (8002a90 <HAL_TIM_MspPostInit+0xbc>)
 8002a54:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002a58:	f003 0308 	and.w	r3, r3, #8
 8002a5c:	60fb      	str	r3, [r7, #12]
 8002a5e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LED_ACCEL_Pin;
 8002a60:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002a64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a66:	2302      	movs	r3, #2
 8002a68:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a6e:	2300      	movs	r3, #0
 8002a70:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002a72:	2302      	movs	r3, #2
 8002a74:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(LED_ACCEL_GPIO_Port, &GPIO_InitStruct);
 8002a76:	f107 0314 	add.w	r3, r7, #20
 8002a7a:	4619      	mov	r1, r3
 8002a7c:	4807      	ldr	r0, [pc, #28]	@ (8002a9c <HAL_TIM_MspPostInit+0xc8>)
 8002a7e:	f008 fd63 	bl	800b548 <HAL_GPIO_Init>
}
 8002a82:	bf00      	nop
 8002a84:	3728      	adds	r7, #40	@ 0x28
 8002a86:	46bd      	mov	sp, r7
 8002a88:	bd80      	pop	{r7, pc}
 8002a8a:	bf00      	nop
 8002a8c:	40000400 	.word	0x40000400
 8002a90:	58024400 	.word	0x58024400
 8002a94:	58020800 	.word	0x58020800
 8002a98:	40000800 	.word	0x40000800
 8002a9c:	58020c00 	.word	0x58020c00

08002aa0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b0ba      	sub	sp, #232	@ 0xe8
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002aa8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002aac:	2200      	movs	r2, #0
 8002aae:	601a      	str	r2, [r3, #0]
 8002ab0:	605a      	str	r2, [r3, #4]
 8002ab2:	609a      	str	r2, [r3, #8]
 8002ab4:	60da      	str	r2, [r3, #12]
 8002ab6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002ab8:	f107 0318 	add.w	r3, r7, #24
 8002abc:	22b8      	movs	r2, #184	@ 0xb8
 8002abe:	2100      	movs	r1, #0
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	f017 fa8e 	bl	8019fe2 <memset>
  if(huart->Instance==UART7)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	4a4d      	ldr	r2, [pc, #308]	@ (8002c00 <HAL_UART_MspInit+0x160>)
 8002acc:	4293      	cmp	r3, r2
 8002ace:	d147      	bne.n	8002b60 <HAL_UART_MspInit+0xc0>

  /* USER CODE END UART7_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART7;
 8002ad0:	f04f 0202 	mov.w	r2, #2
 8002ad4:	f04f 0300 	mov.w	r3, #0
 8002ad8:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8002adc:	2300      	movs	r3, #0
 8002ade:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002ae2:	f107 0318 	add.w	r3, r7, #24
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	f00b faa4 	bl	800e034 <HAL_RCCEx_PeriphCLKConfig>
 8002aec:	4603      	mov	r3, r0
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d001      	beq.n	8002af6 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8002af2:	f7ff fb5f 	bl	80021b4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART7_CLK_ENABLE();
 8002af6:	4b43      	ldr	r3, [pc, #268]	@ (8002c04 <HAL_UART_MspInit+0x164>)
 8002af8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002afc:	4a41      	ldr	r2, [pc, #260]	@ (8002c04 <HAL_UART_MspInit+0x164>)
 8002afe:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002b02:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002b06:	4b3f      	ldr	r3, [pc, #252]	@ (8002c04 <HAL_UART_MspInit+0x164>)
 8002b08:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002b0c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8002b10:	617b      	str	r3, [r7, #20]
 8002b12:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002b14:	4b3b      	ldr	r3, [pc, #236]	@ (8002c04 <HAL_UART_MspInit+0x164>)
 8002b16:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002b1a:	4a3a      	ldr	r2, [pc, #232]	@ (8002c04 <HAL_UART_MspInit+0x164>)
 8002b1c:	f043 0310 	orr.w	r3, r3, #16
 8002b20:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002b24:	4b37      	ldr	r3, [pc, #220]	@ (8002c04 <HAL_UART_MspInit+0x164>)
 8002b26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002b2a:	f003 0310 	and.w	r3, r3, #16
 8002b2e:	613b      	str	r3, [r7, #16]
 8002b30:	693b      	ldr	r3, [r7, #16]
    PE7     ------> UART7_RX
    PE8     ------> UART7_TX
    PE9     ------> UART7_RTS
    PE10     ------> UART7_CTS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8002b32:	f44f 63f0 	mov.w	r3, #1920	@ 0x780
 8002b36:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b3a:	2302      	movs	r3, #2
 8002b3c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b40:	2300      	movs	r3, #0
 8002b42:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b46:	2300      	movs	r3, #0
 8002b48:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_UART7;
 8002b4c:	2307      	movs	r3, #7
 8002b4e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002b52:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002b56:	4619      	mov	r1, r3
 8002b58:	482b      	ldr	r0, [pc, #172]	@ (8002c08 <HAL_UART_MspInit+0x168>)
 8002b5a:	f008 fcf5 	bl	800b548 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002b5e:	e04a      	b.n	8002bf6 <HAL_UART_MspInit+0x156>
  else if(huart->Instance==USART1)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	4a29      	ldr	r2, [pc, #164]	@ (8002c0c <HAL_UART_MspInit+0x16c>)
 8002b66:	4293      	cmp	r3, r2
 8002b68:	d145      	bne.n	8002bf6 <HAL_UART_MspInit+0x156>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002b6a:	f04f 0201 	mov.w	r2, #1
 8002b6e:	f04f 0300 	mov.w	r3, #0
 8002b72:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 8002b76:	2300      	movs	r3, #0
 8002b78:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002b7c:	f107 0318 	add.w	r3, r7, #24
 8002b80:	4618      	mov	r0, r3
 8002b82:	f00b fa57 	bl	800e034 <HAL_RCCEx_PeriphCLKConfig>
 8002b86:	4603      	mov	r3, r0
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d001      	beq.n	8002b90 <HAL_UART_MspInit+0xf0>
      Error_Handler();
 8002b8c:	f7ff fb12 	bl	80021b4 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8002b90:	4b1c      	ldr	r3, [pc, #112]	@ (8002c04 <HAL_UART_MspInit+0x164>)
 8002b92:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002b96:	4a1b      	ldr	r2, [pc, #108]	@ (8002c04 <HAL_UART_MspInit+0x164>)
 8002b98:	f043 0310 	orr.w	r3, r3, #16
 8002b9c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002ba0:	4b18      	ldr	r3, [pc, #96]	@ (8002c04 <HAL_UART_MspInit+0x164>)
 8002ba2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002ba6:	f003 0310 	and.w	r3, r3, #16
 8002baa:	60fb      	str	r3, [r7, #12]
 8002bac:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002bae:	4b15      	ldr	r3, [pc, #84]	@ (8002c04 <HAL_UART_MspInit+0x164>)
 8002bb0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002bb4:	4a13      	ldr	r2, [pc, #76]	@ (8002c04 <HAL_UART_MspInit+0x164>)
 8002bb6:	f043 0302 	orr.w	r3, r3, #2
 8002bba:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002bbe:	4b11      	ldr	r3, [pc, #68]	@ (8002c04 <HAL_UART_MspInit+0x164>)
 8002bc0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002bc4:	f003 0302 	and.w	r3, r3, #2
 8002bc8:	60bb      	str	r3, [r7, #8]
 8002bca:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 8002bcc:	23c0      	movs	r3, #192	@ 0xc0
 8002bce:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bd2:	2302      	movs	r3, #2
 8002bd4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bd8:	2300      	movs	r3, #0
 8002bda:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bde:	2300      	movs	r3, #0
 8002be0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002be4:	2307      	movs	r3, #7
 8002be6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bea:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002bee:	4619      	mov	r1, r3
 8002bf0:	4807      	ldr	r0, [pc, #28]	@ (8002c10 <HAL_UART_MspInit+0x170>)
 8002bf2:	f008 fca9 	bl	800b548 <HAL_GPIO_Init>
}
 8002bf6:	bf00      	nop
 8002bf8:	37e8      	adds	r7, #232	@ 0xe8
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bd80      	pop	{r7, pc}
 8002bfe:	bf00      	nop
 8002c00:	40007800 	.word	0x40007800
 8002c04:	58024400 	.word	0x58024400
 8002c08:	58021000 	.word	0x58021000
 8002c0c:	40011000 	.word	0x40011000
 8002c10:	58020400 	.word	0x58020400

08002c14 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002c14:	b480      	push	{r7}
 8002c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002c18:	bf00      	nop
 8002c1a:	e7fd      	b.n	8002c18 <NMI_Handler+0x4>

08002c1c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002c20:	bf00      	nop
 8002c22:	e7fd      	b.n	8002c20 <HardFault_Handler+0x4>

08002c24 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002c24:	b480      	push	{r7}
 8002c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002c28:	bf00      	nop
 8002c2a:	e7fd      	b.n	8002c28 <MemManage_Handler+0x4>

08002c2c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002c2c:	b480      	push	{r7}
 8002c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002c30:	bf00      	nop
 8002c32:	e7fd      	b.n	8002c30 <BusFault_Handler+0x4>

08002c34 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002c34:	b480      	push	{r7}
 8002c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002c38:	bf00      	nop
 8002c3a:	e7fd      	b.n	8002c38 <UsageFault_Handler+0x4>

08002c3c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002c40:	bf00      	nop
 8002c42:	46bd      	mov	sp, r7
 8002c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c48:	4770      	bx	lr

08002c4a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002c4a:	b480      	push	{r7}
 8002c4c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002c4e:	bf00      	nop
 8002c50:	46bd      	mov	sp, r7
 8002c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c56:	4770      	bx	lr

08002c58 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002c58:	b480      	push	{r7}
 8002c5a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002c5c:	bf00      	nop
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c64:	4770      	bx	lr

08002c66 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002c66:	b580      	push	{r7, lr}
 8002c68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002c6a:	f004 fba1 	bl	80073b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002c6e:	bf00      	nop
 8002c70:	bd80      	pop	{r7, pc}

08002c72 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8002c72:	b580      	push	{r7, lr}
 8002c74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ACCEL_INTA2_Pin);
 8002c76:	2002      	movs	r0, #2
 8002c78:	f008 fe3f 	bl	800b8fa <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8002c7c:	bf00      	nop
 8002c7e:	bd80      	pop	{r7, pc}

08002c80 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ACCEL_INTB2_Pin);
 8002c84:	2004      	movs	r0, #4
 8002c86:	f008 fe38 	bl	800b8fa <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8002c8a:	bf00      	nop
 8002c8c:	bd80      	pop	{r7, pc}

08002c8e <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8002c8e:	b580      	push	{r7, lr}
 8002c90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ACCEL_INTA3_Pin);
 8002c92:	2008      	movs	r0, #8
 8002c94:	f008 fe31 	bl	800b8fa <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8002c98:	bf00      	nop
 8002c9a:	bd80      	pop	{r7, pc}

08002c9c <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8002ca0:	4802      	ldr	r0, [pc, #8]	@ (8002cac <DMA1_Stream0_IRQHandler+0x10>)
 8002ca2:	f007 f93f 	bl	8009f24 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8002ca6:	bf00      	nop
 8002ca8:	bd80      	pop	{r7, pc}
 8002caa:	bf00      	nop
 8002cac:	2400040c 	.word	0x2400040c

08002cb0 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch2);
 8002cb4:	4802      	ldr	r0, [pc, #8]	@ (8002cc0 <DMA1_Stream1_IRQHandler+0x10>)
 8002cb6:	f007 f935 	bl	8009f24 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8002cba:	bf00      	nop
 8002cbc:	bd80      	pop	{r7, pc}
 8002cbe:	bf00      	nop
 8002cc0:	24000484 	.word	0x24000484

08002cc4 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim4_ch1);
 8002cc8:	4802      	ldr	r0, [pc, #8]	@ (8002cd4 <DMA1_Stream2_IRQHandler+0x10>)
 8002cca:	f007 f92b 	bl	8009f24 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8002cce:	bf00      	nop
 8002cd0:	bd80      	pop	{r7, pc}
 8002cd2:	bf00      	nop
 8002cd4:	24000818 	.word	0x24000818

08002cd8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ACCEL_INTA1_Pin);
 8002cdc:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8002ce0:	f008 fe0b 	bl	800b8fa <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ACCEL_INTB1_Pin);
 8002ce4:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8002ce8:	f008 fe07 	bl	800b8fa <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002cec:	bf00      	nop
 8002cee:	bd80      	pop	{r7, pc}

08002cf0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002cf4:	4802      	ldr	r0, [pc, #8]	@ (8002d00 <TIM3_IRQHandler+0x10>)
 8002cf6:	f00f fa5b 	bl	80121b0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002cfa:	bf00      	nop
 8002cfc:	bd80      	pop	{r7, pc}
 8002cfe:	bf00      	nop
 8002d00:	24000780 	.word	0x24000780

08002d04 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ACCEL_INTB3_Pin);
 8002d08:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002d0c:	f008 fdf5 	bl	800b8fa <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002d10:	bf00      	nop
 8002d12:	bd80      	pop	{r7, pc}

08002d14 <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_HS);
 8002d18:	4802      	ldr	r0, [pc, #8]	@ (8002d24 <OTG_HS_IRQHandler+0x10>)
 8002d1a:	f009 f87d 	bl	800be18 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 8002d1e:	bf00      	nop
 8002d20:	bd80      	pop	{r7, pc}
 8002d22:	bf00      	nop
 8002d24:	24017b98 	.word	0x24017b98

08002d28 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002d28:	b480      	push	{r7}
 8002d2a:	af00      	add	r7, sp, #0
  return 1;
 8002d2c:	2301      	movs	r3, #1
}
 8002d2e:	4618      	mov	r0, r3
 8002d30:	46bd      	mov	sp, r7
 8002d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d36:	4770      	bx	lr

08002d38 <_kill>:

int _kill(int pid, int sig)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	b082      	sub	sp, #8
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]
 8002d40:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002d42:	f017 f9bf 	bl	801a0c4 <__errno>
 8002d46:	4603      	mov	r3, r0
 8002d48:	2216      	movs	r2, #22
 8002d4a:	601a      	str	r2, [r3, #0]
  return -1;
 8002d4c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002d50:	4618      	mov	r0, r3
 8002d52:	3708      	adds	r7, #8
 8002d54:	46bd      	mov	sp, r7
 8002d56:	bd80      	pop	{r7, pc}

08002d58 <_exit>:

void _exit (int status)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b082      	sub	sp, #8
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002d60:	f04f 31ff 	mov.w	r1, #4294967295
 8002d64:	6878      	ldr	r0, [r7, #4]
 8002d66:	f7ff ffe7 	bl	8002d38 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002d6a:	bf00      	nop
 8002d6c:	e7fd      	b.n	8002d6a <_exit+0x12>

08002d6e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002d6e:	b580      	push	{r7, lr}
 8002d70:	b086      	sub	sp, #24
 8002d72:	af00      	add	r7, sp, #0
 8002d74:	60f8      	str	r0, [r7, #12]
 8002d76:	60b9      	str	r1, [r7, #8]
 8002d78:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	617b      	str	r3, [r7, #20]
 8002d7e:	e00a      	b.n	8002d96 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002d80:	f3af 8000 	nop.w
 8002d84:	4601      	mov	r1, r0
 8002d86:	68bb      	ldr	r3, [r7, #8]
 8002d88:	1c5a      	adds	r2, r3, #1
 8002d8a:	60ba      	str	r2, [r7, #8]
 8002d8c:	b2ca      	uxtb	r2, r1
 8002d8e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d90:	697b      	ldr	r3, [r7, #20]
 8002d92:	3301      	adds	r3, #1
 8002d94:	617b      	str	r3, [r7, #20]
 8002d96:	697a      	ldr	r2, [r7, #20]
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	429a      	cmp	r2, r3
 8002d9c:	dbf0      	blt.n	8002d80 <_read+0x12>
  }

  return len;
 8002d9e:	687b      	ldr	r3, [r7, #4]
}
 8002da0:	4618      	mov	r0, r3
 8002da2:	3718      	adds	r7, #24
 8002da4:	46bd      	mov	sp, r7
 8002da6:	bd80      	pop	{r7, pc}

08002da8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b086      	sub	sp, #24
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	60f8      	str	r0, [r7, #12]
 8002db0:	60b9      	str	r1, [r7, #8]
 8002db2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002db4:	2300      	movs	r3, #0
 8002db6:	617b      	str	r3, [r7, #20]
 8002db8:	e009      	b.n	8002dce <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002dba:	68bb      	ldr	r3, [r7, #8]
 8002dbc:	1c5a      	adds	r2, r3, #1
 8002dbe:	60ba      	str	r2, [r7, #8]
 8002dc0:	781b      	ldrb	r3, [r3, #0]
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002dc8:	697b      	ldr	r3, [r7, #20]
 8002dca:	3301      	adds	r3, #1
 8002dcc:	617b      	str	r3, [r7, #20]
 8002dce:	697a      	ldr	r2, [r7, #20]
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	429a      	cmp	r2, r3
 8002dd4:	dbf1      	blt.n	8002dba <_write+0x12>
  }
  return len;
 8002dd6:	687b      	ldr	r3, [r7, #4]
}
 8002dd8:	4618      	mov	r0, r3
 8002dda:	3718      	adds	r7, #24
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	bd80      	pop	{r7, pc}

08002de0 <_close>:

int _close(int file)
{
 8002de0:	b480      	push	{r7}
 8002de2:	b083      	sub	sp, #12
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002de8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002dec:	4618      	mov	r0, r3
 8002dee:	370c      	adds	r7, #12
 8002df0:	46bd      	mov	sp, r7
 8002df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df6:	4770      	bx	lr

08002df8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002df8:	b480      	push	{r7}
 8002dfa:	b083      	sub	sp, #12
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
 8002e00:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002e02:	683b      	ldr	r3, [r7, #0]
 8002e04:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002e08:	605a      	str	r2, [r3, #4]
  return 0;
 8002e0a:	2300      	movs	r3, #0
}
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	370c      	adds	r7, #12
 8002e10:	46bd      	mov	sp, r7
 8002e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e16:	4770      	bx	lr

08002e18 <_isatty>:

int _isatty(int file)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	b083      	sub	sp, #12
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002e20:	2301      	movs	r3, #1
}
 8002e22:	4618      	mov	r0, r3
 8002e24:	370c      	adds	r7, #12
 8002e26:	46bd      	mov	sp, r7
 8002e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2c:	4770      	bx	lr

08002e2e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002e2e:	b480      	push	{r7}
 8002e30:	b085      	sub	sp, #20
 8002e32:	af00      	add	r7, sp, #0
 8002e34:	60f8      	str	r0, [r7, #12]
 8002e36:	60b9      	str	r1, [r7, #8]
 8002e38:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002e3a:	2300      	movs	r3, #0
}
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	3714      	adds	r7, #20
 8002e40:	46bd      	mov	sp, r7
 8002e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e46:	4770      	bx	lr

08002e48 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	b086      	sub	sp, #24
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002e50:	4a14      	ldr	r2, [pc, #80]	@ (8002ea4 <_sbrk+0x5c>)
 8002e52:	4b15      	ldr	r3, [pc, #84]	@ (8002ea8 <_sbrk+0x60>)
 8002e54:	1ad3      	subs	r3, r2, r3
 8002e56:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002e58:	697b      	ldr	r3, [r7, #20]
 8002e5a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002e5c:	4b13      	ldr	r3, [pc, #76]	@ (8002eac <_sbrk+0x64>)
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d102      	bne.n	8002e6a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002e64:	4b11      	ldr	r3, [pc, #68]	@ (8002eac <_sbrk+0x64>)
 8002e66:	4a12      	ldr	r2, [pc, #72]	@ (8002eb0 <_sbrk+0x68>)
 8002e68:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002e6a:	4b10      	ldr	r3, [pc, #64]	@ (8002eac <_sbrk+0x64>)
 8002e6c:	681a      	ldr	r2, [r3, #0]
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	4413      	add	r3, r2
 8002e72:	693a      	ldr	r2, [r7, #16]
 8002e74:	429a      	cmp	r2, r3
 8002e76:	d207      	bcs.n	8002e88 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002e78:	f017 f924 	bl	801a0c4 <__errno>
 8002e7c:	4603      	mov	r3, r0
 8002e7e:	220c      	movs	r2, #12
 8002e80:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002e82:	f04f 33ff 	mov.w	r3, #4294967295
 8002e86:	e009      	b.n	8002e9c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002e88:	4b08      	ldr	r3, [pc, #32]	@ (8002eac <_sbrk+0x64>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002e8e:	4b07      	ldr	r3, [pc, #28]	@ (8002eac <_sbrk+0x64>)
 8002e90:	681a      	ldr	r2, [r3, #0]
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	4413      	add	r3, r2
 8002e96:	4a05      	ldr	r2, [pc, #20]	@ (8002eac <_sbrk+0x64>)
 8002e98:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002e9a:	68fb      	ldr	r3, [r7, #12]
}
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	3718      	adds	r7, #24
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	bd80      	pop	{r7, pc}
 8002ea4:	24050000 	.word	0x24050000
 8002ea8:	00000800 	.word	0x00000800
 8002eac:	240136ac 	.word	0x240136ac
 8002eb0:	240183e8 	.word	0x240183e8

08002eb4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002eb4:	b480      	push	{r7}
 8002eb6:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002eb8:	4b32      	ldr	r3, [pc, #200]	@ (8002f84 <SystemInit+0xd0>)
 8002eba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ebe:	4a31      	ldr	r2, [pc, #196]	@ (8002f84 <SystemInit+0xd0>)
 8002ec0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002ec4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002ec8:	4b2f      	ldr	r3, [pc, #188]	@ (8002f88 <SystemInit+0xd4>)
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f003 030f 	and.w	r3, r3, #15
 8002ed0:	2b06      	cmp	r3, #6
 8002ed2:	d807      	bhi.n	8002ee4 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002ed4:	4b2c      	ldr	r3, [pc, #176]	@ (8002f88 <SystemInit+0xd4>)
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f023 030f 	bic.w	r3, r3, #15
 8002edc:	4a2a      	ldr	r2, [pc, #168]	@ (8002f88 <SystemInit+0xd4>)
 8002ede:	f043 0307 	orr.w	r3, r3, #7
 8002ee2:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8002ee4:	4b29      	ldr	r3, [pc, #164]	@ (8002f8c <SystemInit+0xd8>)
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	4a28      	ldr	r2, [pc, #160]	@ (8002f8c <SystemInit+0xd8>)
 8002eea:	f043 0301 	orr.w	r3, r3, #1
 8002eee:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002ef0:	4b26      	ldr	r3, [pc, #152]	@ (8002f8c <SystemInit+0xd8>)
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8002ef6:	4b25      	ldr	r3, [pc, #148]	@ (8002f8c <SystemInit+0xd8>)
 8002ef8:	681a      	ldr	r2, [r3, #0]
 8002efa:	4924      	ldr	r1, [pc, #144]	@ (8002f8c <SystemInit+0xd8>)
 8002efc:	4b24      	ldr	r3, [pc, #144]	@ (8002f90 <SystemInit+0xdc>)
 8002efe:	4013      	ands	r3, r2
 8002f00:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002f02:	4b21      	ldr	r3, [pc, #132]	@ (8002f88 <SystemInit+0xd4>)
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f003 0308 	and.w	r3, r3, #8
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d007      	beq.n	8002f1e <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002f0e:	4b1e      	ldr	r3, [pc, #120]	@ (8002f88 <SystemInit+0xd4>)
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f023 030f 	bic.w	r3, r3, #15
 8002f16:	4a1c      	ldr	r2, [pc, #112]	@ (8002f88 <SystemInit+0xd4>)
 8002f18:	f043 0307 	orr.w	r3, r3, #7
 8002f1c:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8002f1e:	4b1b      	ldr	r3, [pc, #108]	@ (8002f8c <SystemInit+0xd8>)
 8002f20:	2200      	movs	r2, #0
 8002f22:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8002f24:	4b19      	ldr	r3, [pc, #100]	@ (8002f8c <SystemInit+0xd8>)
 8002f26:	2200      	movs	r2, #0
 8002f28:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8002f2a:	4b18      	ldr	r3, [pc, #96]	@ (8002f8c <SystemInit+0xd8>)
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8002f30:	4b16      	ldr	r3, [pc, #88]	@ (8002f8c <SystemInit+0xd8>)
 8002f32:	4a18      	ldr	r2, [pc, #96]	@ (8002f94 <SystemInit+0xe0>)
 8002f34:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8002f36:	4b15      	ldr	r3, [pc, #84]	@ (8002f8c <SystemInit+0xd8>)
 8002f38:	4a17      	ldr	r2, [pc, #92]	@ (8002f98 <SystemInit+0xe4>)
 8002f3a:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8002f3c:	4b13      	ldr	r3, [pc, #76]	@ (8002f8c <SystemInit+0xd8>)
 8002f3e:	4a17      	ldr	r2, [pc, #92]	@ (8002f9c <SystemInit+0xe8>)
 8002f40:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8002f42:	4b12      	ldr	r3, [pc, #72]	@ (8002f8c <SystemInit+0xd8>)
 8002f44:	2200      	movs	r2, #0
 8002f46:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8002f48:	4b10      	ldr	r3, [pc, #64]	@ (8002f8c <SystemInit+0xd8>)
 8002f4a:	4a14      	ldr	r2, [pc, #80]	@ (8002f9c <SystemInit+0xe8>)
 8002f4c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8002f4e:	4b0f      	ldr	r3, [pc, #60]	@ (8002f8c <SystemInit+0xd8>)
 8002f50:	2200      	movs	r2, #0
 8002f52:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8002f54:	4b0d      	ldr	r3, [pc, #52]	@ (8002f8c <SystemInit+0xd8>)
 8002f56:	4a11      	ldr	r2, [pc, #68]	@ (8002f9c <SystemInit+0xe8>)
 8002f58:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8002f5a:	4b0c      	ldr	r3, [pc, #48]	@ (8002f8c <SystemInit+0xd8>)
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002f60:	4b0a      	ldr	r3, [pc, #40]	@ (8002f8c <SystemInit+0xd8>)
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	4a09      	ldr	r2, [pc, #36]	@ (8002f8c <SystemInit+0xd8>)
 8002f66:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002f6a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8002f6c:	4b07      	ldr	r3, [pc, #28]	@ (8002f8c <SystemInit+0xd8>)
 8002f6e:	2200      	movs	r2, #0
 8002f70:	661a      	str	r2, [r3, #96]	@ 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8002f72:	4b0b      	ldr	r3, [pc, #44]	@ (8002fa0 <SystemInit+0xec>)
 8002f74:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8002f78:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8002f7a:	bf00      	nop
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f82:	4770      	bx	lr
 8002f84:	e000ed00 	.word	0xe000ed00
 8002f88:	52002000 	.word	0x52002000
 8002f8c:	58024400 	.word	0x58024400
 8002f90:	eaf6ed7f 	.word	0xeaf6ed7f
 8002f94:	02020200 	.word	0x02020200
 8002f98:	01ff0000 	.word	0x01ff0000
 8002f9c:	01010280 	.word	0x01010280
 8002fa0:	52004000 	.word	0x52004000

08002fa4 <FindClosest>:
 */

#include "util.h"

uint32_t FindClosest(const uint32_t* arr, uint32_t len, uint32_t target)
{
 8002fa4:	b480      	push	{r7}
 8002fa6:	b089      	sub	sp, #36	@ 0x24
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	60f8      	str	r0, [r7, #12]
 8002fac:	60b9      	str	r1, [r7, #8]
 8002fae:	607a      	str	r2, [r7, #4]
	uint32_t min_diff = 0xFFFFFFFF;
 8002fb0:	f04f 33ff 	mov.w	r3, #4294967295
 8002fb4:	61fb      	str	r3, [r7, #28]
	uint32_t closest_value = arr[0];
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	61bb      	str	r3, [r7, #24]

	for (uint32_t i = 0; i < len; i++)
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	617b      	str	r3, [r7, #20]
 8002fc0:	e019      	b.n	8002ff6 <FindClosest+0x52>
	{
		uint32_t diff = abs(arr[i] - target);
 8002fc2:	697b      	ldr	r3, [r7, #20]
 8002fc4:	009b      	lsls	r3, r3, #2
 8002fc6:	68fa      	ldr	r2, [r7, #12]
 8002fc8:	4413      	add	r3, r2
 8002fca:	681a      	ldr	r2, [r3, #0]
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	1ad3      	subs	r3, r2, r3
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	bfb8      	it	lt
 8002fd4:	425b      	neglt	r3, r3
 8002fd6:	613b      	str	r3, [r7, #16]

		if (diff < min_diff)
 8002fd8:	693a      	ldr	r2, [r7, #16]
 8002fda:	69fb      	ldr	r3, [r7, #28]
 8002fdc:	429a      	cmp	r2, r3
 8002fde:	d207      	bcs.n	8002ff0 <FindClosest+0x4c>
		{
			min_diff = diff;
 8002fe0:	693b      	ldr	r3, [r7, #16]
 8002fe2:	61fb      	str	r3, [r7, #28]
			closest_value = arr[i];
 8002fe4:	697b      	ldr	r3, [r7, #20]
 8002fe6:	009b      	lsls	r3, r3, #2
 8002fe8:	68fa      	ldr	r2, [r7, #12]
 8002fea:	4413      	add	r3, r2
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	61bb      	str	r3, [r7, #24]
	for (uint32_t i = 0; i < len; i++)
 8002ff0:	697b      	ldr	r3, [r7, #20]
 8002ff2:	3301      	adds	r3, #1
 8002ff4:	617b      	str	r3, [r7, #20]
 8002ff6:	697a      	ldr	r2, [r7, #20]
 8002ff8:	68bb      	ldr	r3, [r7, #8]
 8002ffa:	429a      	cmp	r2, r3
 8002ffc:	d3e1      	bcc.n	8002fc2 <FindClosest+0x1e>
		}
	}

	return closest_value;
 8002ffe:	69bb      	ldr	r3, [r7, #24]
}
 8003000:	4618      	mov	r0, r3
 8003002:	3724      	adds	r7, #36	@ 0x24
 8003004:	46bd      	mov	sp, r7
 8003006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300a:	4770      	bx	lr

0800300c <VibeCheck_Init>:
		TIM_HandleTypeDef* htim_rgb,
		volatile uint32_t* time_micros,
		SPI_HandleTypeDef* hspi_accel0,
		SPI_HandleTypeDef* hspi_accel1,
		SPI_HandleTypeDef* hspi_accel2)
{
 800300c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800300e:	b0e5      	sub	sp, #404	@ 0x194
 8003010:	af10      	add	r7, sp, #64	@ 0x40
 8003012:	f507 74a8 	add.w	r4, r7, #336	@ 0x150
 8003016:	f5a4 749e 	sub.w	r4, r4, #316	@ 0x13c
 800301a:	6020      	str	r0, [r4, #0]
 800301c:	f507 70a8 	add.w	r0, r7, #336	@ 0x150
 8003020:	f5a0 70a0 	sub.w	r0, r0, #320	@ 0x140
 8003024:	6001      	str	r1, [r0, #0]
 8003026:	f507 71a8 	add.w	r1, r7, #336	@ 0x150
 800302a:	f5a1 71a2 	sub.w	r1, r1, #324	@ 0x144
 800302e:	600a      	str	r2, [r1, #0]
 8003030:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 8003034:	f5a2 72a4 	sub.w	r2, r2, #328	@ 0x148
 8003038:	6013      	str	r3, [r2, #0]

	HAL_Delay(10);  /* wait for steady power so the RGB LEDs don't get into a weird state */
 800303a:	200a      	movs	r0, #10
 800303c:	f004 f9d8 	bl	80073f0 <HAL_Delay>

	VibeCheckShell_Init(&vc->shell);  /* the shell is linked to the USB middle-ware in usbd_cdc_if.c */
 8003040:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003044:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	4618      	mov	r0, r3
 800304c:	f002 fa3e 	bl	80054cc <VibeCheckShell_Init>

	VibeCheckShell_InputHandler strobe_cmd = {
 8003050:	4ac6      	ldr	r2, [pc, #792]	@ (800336c <VibeCheck_Init+0x360>)
 8003052:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8003056:	6810      	ldr	r0, [r2, #0]
 8003058:	6018      	str	r0, [r3, #0]
 800305a:	8891      	ldrh	r1, [r2, #4]
 800305c:	7992      	ldrb	r2, [r2, #6]
 800305e:	8099      	strh	r1, [r3, #4]
 8003060:	719a      	strb	r2, [r3, #6]
 8003062:	f207 130f 	addw	r3, r7, #271	@ 0x10f
 8003066:	2239      	movs	r2, #57	@ 0x39
 8003068:	2100      	movs	r1, #0
 800306a:	4618      	mov	r0, r3
 800306c:	f016 ffb9 	bl	8019fe2 <memset>
 8003070:	4bbf      	ldr	r3, [pc, #764]	@ (8003370 <VibeCheck_Init+0x364>)
 8003072:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
			.name = "strobe",
			.execute = VibeCheckStrobeCMD_Execute,
			.obj = &vc->strobe
 8003076:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 800307a:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800307e:	681a      	ldr	r2, [r3, #0]
 8003080:	4bbc      	ldr	r3, [pc, #752]	@ (8003374 <VibeCheck_Init+0x368>)
 8003082:	4413      	add	r3, r2
	VibeCheckShell_InputHandler strobe_cmd = {
 8003084:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
	};

	VibeCheckShell_InputHandler wavegen_cmd = {
 8003088:	4abb      	ldr	r2, [pc, #748]	@ (8003378 <VibeCheck_Init+0x36c>)
 800308a:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 800308e:	6810      	ldr	r0, [r2, #0]
 8003090:	6851      	ldr	r1, [r2, #4]
 8003092:	c303      	stmia	r3!, {r0, r1}
 8003094:	f107 03c8 	add.w	r3, r7, #200	@ 0xc8
 8003098:	2238      	movs	r2, #56	@ 0x38
 800309a:	2100      	movs	r1, #0
 800309c:	4618      	mov	r0, r3
 800309e:	f016 ffa0 	bl	8019fe2 <memset>
 80030a2:	4bb6      	ldr	r3, [pc, #728]	@ (800337c <VibeCheck_Init+0x370>)
 80030a4:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
			.name = "wavegen",
			.execute = VibeCheckWaveGenCMD_Execute,
			.obj = &vc->wavegen
 80030a8:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80030ac:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80030b0:	681a      	ldr	r2, [r3, #0]
 80030b2:	4bb3      	ldr	r3, [pc, #716]	@ (8003380 <VibeCheck_Init+0x374>)
 80030b4:	4413      	add	r3, r2
	VibeCheckShell_InputHandler wavegen_cmd = {
 80030b6:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
	};

	VibeCheckShell_InputHandler rgb_cmd = {
 80030ba:	4bb2      	ldr	r3, [pc, #712]	@ (8003384 <VibeCheck_Init+0x378>)
 80030bc:	67bb      	str	r3, [r7, #120]	@ 0x78
 80030be:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80030c2:	223c      	movs	r2, #60	@ 0x3c
 80030c4:	2100      	movs	r1, #0
 80030c6:	4618      	mov	r0, r3
 80030c8:	f016 ff8b 	bl	8019fe2 <memset>
 80030cc:	4bae      	ldr	r3, [pc, #696]	@ (8003388 <VibeCheck_Init+0x37c>)
 80030ce:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
			.name = "rgb",
			.execute = VibeCheckRGBCMD_Execute,
			.obj = &vc->rgb
 80030d2:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80030d6:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80030da:	681a      	ldr	r2, [r3, #0]
 80030dc:	4bab      	ldr	r3, [pc, #684]	@ (800338c <VibeCheck_Init+0x380>)
 80030de:	4413      	add	r3, r2
	VibeCheckShell_InputHandler rgb_cmd = {
 80030e0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
	};

	VibeCheckShell_InputHandler sensor_cmd = {
 80030e4:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80030e8:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 80030ec:	4aa8      	ldr	r2, [pc, #672]	@ (8003390 <VibeCheck_Init+0x384>)
 80030ee:	460b      	mov	r3, r1
 80030f0:	6810      	ldr	r0, [r2, #0]
 80030f2:	6018      	str	r0, [r3, #0]
 80030f4:	8890      	ldrh	r0, [r2, #4]
 80030f6:	7992      	ldrb	r2, [r2, #6]
 80030f8:	8098      	strh	r0, [r3, #4]
 80030fa:	719a      	strb	r2, [r3, #6]
 80030fc:	1dcb      	adds	r3, r1, #7
 80030fe:	2239      	movs	r2, #57	@ 0x39
 8003100:	2100      	movs	r1, #0
 8003102:	4618      	mov	r0, r3
 8003104:	f016 ff6d 	bl	8019fe2 <memset>
 8003108:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 800310c:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003110:	4aa0      	ldr	r2, [pc, #640]	@ (8003394 <VibeCheck_Init+0x388>)
 8003112:	641a      	str	r2, [r3, #64]	@ 0x40
			.name = "sensor",
			.execute = VibeCheckSensorCMD_Execute,
			.obj = &vc->sensor
 8003114:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003118:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800311c:	681a      	ldr	r2, [r3, #0]
 800311e:	4b9e      	ldr	r3, [pc, #632]	@ (8003398 <VibeCheck_Init+0x38c>)
 8003120:	4413      	add	r3, r2
	VibeCheckShell_InputHandler sensor_cmd = {
 8003122:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 8003126:	f5a2 7290 	sub.w	r2, r2, #288	@ 0x120
 800312a:	6453      	str	r3, [r2, #68]	@ 0x44
	};

	VibeCheckShell_RegisterInputHandler(&vc->shell, strobe_cmd);
 800312c:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003130:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003134:	681e      	ldr	r6, [r3, #0]
 8003136:	466d      	mov	r5, sp
 8003138:	f507 748a 	add.w	r4, r7, #276	@ 0x114
 800313c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800313e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003140:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003142:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003144:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003146:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003148:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800314c:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8003150:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8003154:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003156:	4630      	mov	r0, r6
 8003158:	f002 fb02 	bl	8005760 <VibeCheckShell_RegisterInputHandler>
	VibeCheckShell_RegisterInputHandler(&vc->shell, wavegen_cmd);
 800315c:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003160:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003164:	681e      	ldr	r6, [r3, #0]
 8003166:	466d      	mov	r5, sp
 8003168:	f107 04cc 	add.w	r4, r7, #204	@ 0xcc
 800316c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800316e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003170:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003172:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003174:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003176:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003178:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800317c:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8003180:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 8003184:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003186:	4630      	mov	r0, r6
 8003188:	f002 faea 	bl	8005760 <VibeCheckShell_RegisterInputHandler>
	VibeCheckShell_RegisterInputHandler(&vc->shell, rgb_cmd);
 800318c:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003190:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003194:	681e      	ldr	r6, [r3, #0]
 8003196:	466d      	mov	r5, sp
 8003198:	f107 0484 	add.w	r4, r7, #132	@ 0x84
 800319c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800319e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80031a0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80031a2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80031a4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80031a6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80031a8:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80031ac:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 80031b0:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 80031b4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80031b6:	4630      	mov	r0, r6
 80031b8:	f002 fad2 	bl	8005760 <VibeCheckShell_RegisterInputHandler>
	VibeCheckShell_RegisterInputHandler(&vc->shell, sensor_cmd);
 80031bc:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80031c0:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	607b      	str	r3, [r7, #4]
 80031c8:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80031cc:	f5a3 7690 	sub.w	r6, r3, #288	@ 0x120
 80031d0:	466d      	mov	r5, sp
 80031d2:	f106 040c 	add.w	r4, r6, #12
 80031d6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80031d8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80031da:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80031dc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80031de:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80031e0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80031e2:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80031e6:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 80031ea:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 80031ee:	6878      	ldr	r0, [r7, #4]
 80031f0:	f002 fab6 	bl	8005760 <VibeCheckShell_RegisterInputHandler>

	VibeCheckShell_OutputHandler wavegen_sender = {
 80031f4:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80031f8:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80031fc:	4a67      	ldr	r2, [pc, #412]	@ (800339c <VibeCheck_Init+0x390>)
 80031fe:	601a      	str	r2, [r3, #0]
			.execute = VibeCheckWaveGenSender_Execute,
			.obj = &vc->wavegen
 8003200:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003204:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003208:	681a      	ldr	r2, [r3, #0]
 800320a:	4b5d      	ldr	r3, [pc, #372]	@ (8003380 <VibeCheck_Init+0x374>)
 800320c:	4413      	add	r3, r2
	VibeCheckShell_OutputHandler wavegen_sender = {
 800320e:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 8003212:	f5a2 7294 	sub.w	r2, r2, #296	@ 0x128
 8003216:	6053      	str	r3, [r2, #4]
	};

	VibeCheckShell_OutputHandler sensor_data_sender = {
 8003218:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 800321c:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8003220:	4a5f      	ldr	r2, [pc, #380]	@ (80033a0 <VibeCheck_Init+0x394>)
 8003222:	601a      	str	r2, [r3, #0]
			.execute = VibeCheckSensorSender_Data_Execute,
			.obj = &vc->sensor
 8003224:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003228:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800322c:	681a      	ldr	r2, [r3, #0]
 800322e:	4b5a      	ldr	r3, [pc, #360]	@ (8003398 <VibeCheck_Init+0x38c>)
 8003230:	4413      	add	r3, r2
	VibeCheckShell_OutputHandler sensor_data_sender = {
 8003232:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 8003236:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 800323a:	6053      	str	r3, [r2, #4]
	};

	VibeCheckShell_OutputHandler sensor_status_sender = {
 800323c:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003240:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8003244:	4a57      	ldr	r2, [pc, #348]	@ (80033a4 <VibeCheck_Init+0x398>)
 8003246:	601a      	str	r2, [r3, #0]
			.execute = VibeCheckSensorSender_Status_Execute,
			.obj = &vc->sensor
 8003248:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 800324c:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003250:	681a      	ldr	r2, [r3, #0]
 8003252:	4b51      	ldr	r3, [pc, #324]	@ (8003398 <VibeCheck_Init+0x38c>)
 8003254:	4413      	add	r3, r2
	VibeCheckShell_OutputHandler sensor_status_sender = {
 8003256:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 800325a:	f5a2 729c 	sub.w	r2, r2, #312	@ 0x138
 800325e:	6053      	str	r3, [r2, #4]
	};

	VibeCheckShell_RegisterOutputHandler(&vc->shell, wavegen_sender);
 8003260:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003264:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003268:	6818      	ldr	r0, [r3, #0]
 800326a:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 800326e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8003272:	e893 0006 	ldmia.w	r3, {r1, r2}
 8003276:	f002 faa7 	bl	80057c8 <VibeCheckShell_RegisterOutputHandler>
	VibeCheckShell_RegisterOutputHandler(&vc->shell, sensor_data_sender);
 800327a:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 800327e:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003282:	6818      	ldr	r0, [r3, #0]
 8003284:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003288:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800328c:	e893 0006 	ldmia.w	r3, {r1, r2}
 8003290:	f002 fa9a 	bl	80057c8 <VibeCheckShell_RegisterOutputHandler>
	VibeCheckShell_RegisterOutputHandler(&vc->shell, sensor_status_sender);
 8003294:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003298:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800329c:	6818      	ldr	r0, [r3, #0]
 800329e:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80032a2:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80032a6:	e893 0006 	ldmia.w	r3, {r1, r2}
 80032aa:	f002 fa8d 	bl	80057c8 <VibeCheckShell_RegisterOutputHandler>

	VibeCheckStrobe_Init(&vc->strobe, htim_strobe);
 80032ae:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80032b2:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80032b6:	681a      	ldr	r2, [r3, #0]
 80032b8:	4b2e      	ldr	r3, [pc, #184]	@ (8003374 <VibeCheck_Init+0x368>)
 80032ba:	4413      	add	r3, r2
 80032bc:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 80032c0:	f5a2 72a0 	sub.w	r2, r2, #320	@ 0x140
 80032c4:	6811      	ldr	r1, [r2, #0]
 80032c6:	4618      	mov	r0, r3
 80032c8:	f002 fd1a 	bl	8005d00 <VibeCheckStrobe_Init>
	VibeCheckWaveGen_Init(&vc->wavegen, hdac_wavegen, htim_wavegen);
 80032cc:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80032d0:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80032d4:	681a      	ldr	r2, [r3, #0]
 80032d6:	4b2a      	ldr	r3, [pc, #168]	@ (8003380 <VibeCheck_Init+0x374>)
 80032d8:	4413      	add	r3, r2
 80032da:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 80032de:	f5a2 72a2 	sub.w	r2, r2, #324	@ 0x144
 80032e2:	f507 71a8 	add.w	r1, r7, #336	@ 0x150
 80032e6:	f5a1 71a4 	sub.w	r1, r1, #328	@ 0x148
 80032ea:	6812      	ldr	r2, [r2, #0]
 80032ec:	6809      	ldr	r1, [r1, #0]
 80032ee:	4618      	mov	r0, r3
 80032f0:	f003 fa58 	bl	80067a4 <VibeCheckWaveGen_Init>
	VibeCheckRGB_Init(&vc->rgb, htim_rgb);
 80032f4:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80032f8:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80032fc:	681a      	ldr	r2, [r3, #0]
 80032fe:	4b23      	ldr	r3, [pc, #140]	@ (800338c <VibeCheck_Init+0x380>)
 8003300:	4413      	add	r3, r2
 8003302:	f8d7 1168 	ldr.w	r1, [r7, #360]	@ 0x168
 8003306:	4618      	mov	r0, r3
 8003308:	f000 fadc 	bl	80038c4 <VibeCheckRGB_Init>
	VibeCheckRGB_SetBaseSequence(&vc->rgb, base_sequence_times, base_sequence_colors, base_sequence_len);
 800330c:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003310:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	481d      	ldr	r0, [pc, #116]	@ (800338c <VibeCheck_Init+0x380>)
 8003318:	4418      	add	r0, r3
 800331a:	2310      	movs	r3, #16
 800331c:	4a22      	ldr	r2, [pc, #136]	@ (80033a8 <VibeCheck_Init+0x39c>)
 800331e:	4923      	ldr	r1, [pc, #140]	@ (80033ac <VibeCheck_Init+0x3a0>)
 8003320:	f000 fb83 	bl	8003a2a <VibeCheckRGB_SetBaseSequence>
	VibeCheckRGB_SetTopSequence(&vc->rgb, top_sequence_times, top_sequence_colors, top_sequence_len);
 8003324:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003328:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	4817      	ldr	r0, [pc, #92]	@ (800338c <VibeCheck_Init+0x380>)
 8003330:	4418      	add	r0, r3
 8003332:	2304      	movs	r3, #4
 8003334:	4a1e      	ldr	r2, [pc, #120]	@ (80033b0 <VibeCheck_Init+0x3a4>)
 8003336:	491f      	ldr	r1, [pc, #124]	@ (80033b4 <VibeCheck_Init+0x3a8>)
 8003338:	f000 fbae 	bl	8003a98 <VibeCheckRGB_SetTopSequence>
	VibeCheckSensor_Init(&vc->sensor, time_micros, hspi_accel0, hspi_accel1, hspi_accel2);
 800333c:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003340:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	4814      	ldr	r0, [pc, #80]	@ (8003398 <VibeCheck_Init+0x38c>)
 8003348:	4418      	add	r0, r3
 800334a:	f8d7 3178 	ldr.w	r3, [r7, #376]	@ 0x178
 800334e:	9300      	str	r3, [sp, #0]
 8003350:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 8003354:	f8d7 2170 	ldr.w	r2, [r7, #368]	@ 0x170
 8003358:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 800335c:	f000 fdb2 	bl	8003ec4 <VibeCheckSensor_Init>
}
 8003360:	bf00      	nop
 8003362:	f507 77aa 	add.w	r7, r7, #340	@ 0x154
 8003366:	46bd      	mov	sp, r7
 8003368:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800336a:	bf00      	nop
 800336c:	0801d740 	.word	0x0801d740
 8003370:	080062a1 	.word	0x080062a1
 8003374:	00011424 	.word	0x00011424
 8003378:	0801d748 	.word	0x0801d748
 800337c:	080070a5 	.word	0x080070a5
 8003380:	00011444 	.word	0x00011444
 8003384:	00626772 	.word	0x00626772
 8003388:	08003cfd 	.word	0x08003cfd
 800338c:	00012490 	.word	0x00012490
 8003390:	0801d750 	.word	0x0801d750
 8003394:	08005121 	.word	0x08005121
 8003398:	00012a10 	.word	0x00012a10
 800339c:	08007201 	.word	0x08007201
 80033a0:	08005371 	.word	0x08005371
 80033a4:	08005441 	.word	0x08005441
 80033a8:	0801da28 	.word	0x0801da28
 80033ac:	0801d9e8 	.word	0x0801d9e8
 80033b0:	0801d97c 	.word	0x0801d97c
 80033b4:	0801d96c 	.word	0x0801d96c

080033b8 <VibeCheck_Loop>:

void VibeCheck_Loop(VibeCheck* vc)
{
 80033b8:	b590      	push	{r4, r7, lr}
 80033ba:	b08d      	sub	sp, #52	@ 0x34
 80033bc:	af02      	add	r7, sp, #8
 80033be:	6078      	str	r0, [r7, #4]
	uint32_t time = HAL_GetTick();
 80033c0:	f004 f80a 	bl	80073d8 <HAL_GetTick>
 80033c4:	6238      	str	r0, [r7, #32]


	/* call object update functions */
	VibeCheckWaveGen_Update(&vc->wavegen);
 80033c6:	687a      	ldr	r2, [r7, #4]
 80033c8:	4b9b      	ldr	r3, [pc, #620]	@ (8003638 <VibeCheck_Loop+0x280>)
 80033ca:	4413      	add	r3, r2
 80033cc:	4618      	mov	r0, r3
 80033ce:	f003 fa89 	bl	80068e4 <VibeCheckWaveGen_Update>
	VibeCheckRGB_Update(&vc->rgb);
 80033d2:	687a      	ldr	r2, [r7, #4]
 80033d4:	4b99      	ldr	r3, [pc, #612]	@ (800363c <VibeCheck_Loop+0x284>)
 80033d6:	4413      	add	r3, r2
 80033d8:	4618      	mov	r0, r3
 80033da:	f000 faa9 	bl	8003930 <VibeCheckRGB_Update>
	VibeCheckSensor_Update(&vc->sensor);
 80033de:	687a      	ldr	r2, [r7, #4]
 80033e0:	4b97      	ldr	r3, [pc, #604]	@ (8003640 <VibeCheck_Loop+0x288>)
 80033e2:	4413      	add	r3, r2
 80033e4:	4618      	mov	r0, r3
 80033e6:	f000 fe7f 	bl	80040e8 <VibeCheckSensor_Update>


	/* update the shell */
	VibeCheckShell_Status shell_status = VibeCheckShell_Update(&vc->shell);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	4618      	mov	r0, r3
 80033ee:	f002 f8af 	bl	8005550 <VibeCheckShell_Update>
 80033f2:	4603      	mov	r3, r0
 80033f4:	61fb      	str	r3, [r7, #28]

	/* blink indicator LEDs based on shell status */
	if (shell_status.ihandl_status == VC_SHELL_INPUT_PROCESSED)
 80033f6:	7f3b      	ldrb	r3, [r7, #28]
 80033f8:	2b01      	cmp	r3, #1
 80033fa:	d10e      	bne.n	800341a <VibeCheck_Loop+0x62>
	{
		VibeCheckRGB_SetTopSequence(&vc->rgb, led_shell_success_times, led_shell_success_colors, led_shell_success_len);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	488f      	ldr	r0, [pc, #572]	@ (800363c <VibeCheck_Loop+0x284>)
 8003400:	4418      	add	r0, r3
 8003402:	2304      	movs	r3, #4
 8003404:	4a8f      	ldr	r2, [pc, #572]	@ (8003644 <VibeCheck_Loop+0x28c>)
 8003406:	4990      	ldr	r1, [pc, #576]	@ (8003648 <VibeCheck_Loop+0x290>)
 8003408:	f000 fb46 	bl	8003a98 <VibeCheckRGB_SetTopSequence>
		VibeCheckRGB_StartTopSequence(&vc->rgb);
 800340c:	687a      	ldr	r2, [r7, #4]
 800340e:	4b8b      	ldr	r3, [pc, #556]	@ (800363c <VibeCheck_Loop+0x284>)
 8003410:	4413      	add	r3, r2
 8003412:	4618      	mov	r0, r3
 8003414:	f000 fb57 	bl	8003ac6 <VibeCheckRGB_StartTopSequence>
 8003418:	e013      	b.n	8003442 <VibeCheck_Loop+0x8a>
	}
	else if (shell_status.ihandl_status == VC_SHELL_INPUT_ERROR_NO_HANDLER || shell_status.ihandl_status == VC_SHELL_INPUT_ERROR_EXECUTING)
 800341a:	7f3b      	ldrb	r3, [r7, #28]
 800341c:	2b02      	cmp	r3, #2
 800341e:	d002      	beq.n	8003426 <VibeCheck_Loop+0x6e>
 8003420:	7f3b      	ldrb	r3, [r7, #28]
 8003422:	2b03      	cmp	r3, #3
 8003424:	d10d      	bne.n	8003442 <VibeCheck_Loop+0x8a>
	{
		VibeCheckRGB_SetTopSequence(&vc->rgb, led_shell_failure_times, led_shell_failure_colors, led_shell_failure_len);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	4884      	ldr	r0, [pc, #528]	@ (800363c <VibeCheck_Loop+0x284>)
 800342a:	4418      	add	r0, r3
 800342c:	2304      	movs	r3, #4
 800342e:	4a87      	ldr	r2, [pc, #540]	@ (800364c <VibeCheck_Loop+0x294>)
 8003430:	4987      	ldr	r1, [pc, #540]	@ (8003650 <VibeCheck_Loop+0x298>)
 8003432:	f000 fb31 	bl	8003a98 <VibeCheckRGB_SetTopSequence>
		VibeCheckRGB_StartTopSequence(&vc->rgb);
 8003436:	687a      	ldr	r2, [r7, #4]
 8003438:	4b80      	ldr	r3, [pc, #512]	@ (800363c <VibeCheck_Loop+0x284>)
 800343a:	4413      	add	r3, r2
 800343c:	4618      	mov	r0, r3
 800343e:	f000 fb42 	bl	8003ac6 <VibeCheckRGB_StartTopSequence>
	}

	/* send over USB */
	char* usb_tx;
	uint32_t usb_tx_len;
	if (VibeCheckShell_GetOutput(&vc->shell, &usb_tx, &usb_tx_len))
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	f107 0214 	add.w	r2, r7, #20
 8003448:	f107 0118 	add.w	r1, r7, #24
 800344c:	4618      	mov	r0, r3
 800344e:	f002 fa39 	bl	80058c4 <VibeCheckShell_GetOutput>
 8003452:	4603      	mov	r3, r0
 8003454:	2b00      	cmp	r3, #0
 8003456:	d00f      	beq.n	8003478 <VibeCheck_Loop+0xc0>
	{
		if (CDC_Transmit_HS((uint8_t*)usb_tx, usb_tx_len) == USBD_OK)
 8003458:	69bb      	ldr	r3, [r7, #24]
 800345a:	697a      	ldr	r2, [r7, #20]
 800345c:	b292      	uxth	r2, r2
 800345e:	4611      	mov	r1, r2
 8003460:	4618      	mov	r0, r3
 8003462:	f014 fdc5 	bl	8017ff0 <CDC_Transmit_HS>
 8003466:	4603      	mov	r3, r0
 8003468:	2b00      	cmp	r3, #0
 800346a:	d105      	bne.n	8003478 <VibeCheck_Loop+0xc0>
			VibeCheckShell_UpdateOutputBuffer(&vc->shell, usb_tx_len);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	697a      	ldr	r2, [r7, #20]
 8003470:	4611      	mov	r1, r2
 8003472:	4618      	mov	r0, r3
 8003474:	f002 fa63 	bl	800593e <VibeCheckShell_UpdateOutputBuffer>
	}


	/* visualize the acceleration with the RGB LEDs */
	/* TODO: turn off the LEDs when done measuring */
	if (time - time_prev_led_update > 30)
 8003478:	4b76      	ldr	r3, [pc, #472]	@ (8003654 <VibeCheck_Loop+0x29c>)
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	6a3a      	ldr	r2, [r7, #32]
 800347e:	1ad3      	subs	r3, r2, r3
 8003480:	2b1e      	cmp	r3, #30
 8003482:	f240 81b3 	bls.w	80037ec <VibeCheck_Loop+0x434>
	{
		time_prev_led_update = time;
 8003486:	4a73      	ldr	r2, [pc, #460]	@ (8003654 <VibeCheck_Loop+0x29c>)
 8003488:	6a3b      	ldr	r3, [r7, #32]
 800348a:	6013      	str	r3, [r2, #0]

		if (!vc->rgb.top_sequence.is_running)  /* let the top sequence have precedence over the visualization */
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	f503 3390 	add.w	r3, r3, #73728	@ 0x12000
 8003492:	f893 3a08 	ldrb.w	r3, [r3, #2568]	@ 0xa08
 8003496:	2b00      	cmp	r3, #0
 8003498:	f040 81a8 	bne.w	80037ec <VibeCheck_Loop+0x434>
		{
			for (uint32_t i = 0; i < VC_SENSOR_NUM_SENSORS; i++)
 800349c:	2300      	movs	r3, #0
 800349e:	627b      	str	r3, [r7, #36]	@ 0x24
 80034a0:	e1a0      	b.n	80037e4 <VibeCheck_Loop+0x42c>
			{
				if (vc->sensor.status[i].is_connected)
 80034a2:	6879      	ldr	r1, [r7, #4]
 80034a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80034a6:	4613      	mov	r3, r2
 80034a8:	009b      	lsls	r3, r3, #2
 80034aa:	4413      	add	r3, r2
 80034ac:	009b      	lsls	r3, r3, #2
 80034ae:	18ca      	adds	r2, r1, r3
 80034b0:	4b69      	ldr	r3, [pc, #420]	@ (8003658 <VibeCheck_Loop+0x2a0>)
 80034b2:	4413      	add	r3, r2
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	f000 8191 	beq.w	80037de <VibeCheck_Loop+0x426>
				{
					if (vc->sensor.status[i].accel_measuring)
 80034bc:	6879      	ldr	r1, [r7, #4]
 80034be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80034c0:	4613      	mov	r3, r2
 80034c2:	009b      	lsls	r3, r3, #2
 80034c4:	4413      	add	r3, r2
 80034c6:	009b      	lsls	r3, r3, #2
 80034c8:	18ca      	adds	r2, r1, r3
 80034ca:	4b64      	ldr	r3, [pc, #400]	@ (800365c <VibeCheck_Loop+0x2a4>)
 80034cc:	4413      	add	r3, r2
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	f000 80cd 	beq.w	8003670 <VibeCheck_Loop+0x2b8>
					{
						/* write the LEDs */
						VibeCheckRGB_SetColor(&vc->rgb, 3 * i + 0, 255 * fabs(vc->sensor.sensor_array[i].accel_x) / vc->sensor.sensor_config[i].g_range, 0, 0);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	4858      	ldr	r0, [pc, #352]	@ (800363c <VibeCheck_Loop+0x284>)
 80034da:	4418      	add	r0, r3
 80034dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80034de:	4613      	mov	r3, r2
 80034e0:	005b      	lsls	r3, r3, #1
 80034e2:	189c      	adds	r4, r3, r2
 80034e4:	6879      	ldr	r1, [r7, #4]
 80034e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80034e8:	4613      	mov	r3, r2
 80034ea:	00db      	lsls	r3, r3, #3
 80034ec:	1a9b      	subs	r3, r3, r2
 80034ee:	00db      	lsls	r3, r3, #3
 80034f0:	18ca      	adds	r2, r1, r3
 80034f2:	4b5b      	ldr	r3, [pc, #364]	@ (8003660 <VibeCheck_Loop+0x2a8>)
 80034f4:	4413      	add	r3, r2
 80034f6:	edd3 7a00 	vldr	s15, [r3]
 80034fa:	eef0 7ae7 	vabs.f32	s15, s15
 80034fe:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003502:	ed9f 6b4b 	vldr	d6, [pc, #300]	@ 8003630 <VibeCheck_Loop+0x278>
 8003506:	ee27 5b06 	vmul.f64	d5, d7, d6
 800350a:	6879      	ldr	r1, [r7, #4]
 800350c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800350e:	4613      	mov	r3, r2
 8003510:	00db      	lsls	r3, r3, #3
 8003512:	1a9b      	subs	r3, r3, r2
 8003514:	009b      	lsls	r3, r3, #2
 8003516:	18ca      	adds	r2, r1, r3
 8003518:	4b52      	ldr	r3, [pc, #328]	@ (8003664 <VibeCheck_Loop+0x2ac>)
 800351a:	4413      	add	r3, r2
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	ee07 3a90 	vmov	s15, r3
 8003522:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 8003526:	ee85 7b06 	vdiv.f64	d7, d5, d6
 800352a:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800352e:	edc7 7a00 	vstr	s15, [r7]
 8003532:	783b      	ldrb	r3, [r7, #0]
 8003534:	b2da      	uxtb	r2, r3
 8003536:	2300      	movs	r3, #0
 8003538:	9300      	str	r3, [sp, #0]
 800353a:	2300      	movs	r3, #0
 800353c:	4621      	mov	r1, r4
 800353e:	f000 fae2 	bl	8003b06 <VibeCheckRGB_SetColor>
						VibeCheckRGB_SetColor(&vc->rgb, 3 * i + 1, 0, 255 * fabs(vc->sensor.sensor_array[i].accel_y) / vc->sensor.sensor_config[i].g_range, 0);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	483d      	ldr	r0, [pc, #244]	@ (800363c <VibeCheck_Loop+0x284>)
 8003546:	4418      	add	r0, r3
 8003548:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800354a:	4613      	mov	r3, r2
 800354c:	005b      	lsls	r3, r3, #1
 800354e:	4413      	add	r3, r2
 8003550:	1c5c      	adds	r4, r3, #1
 8003552:	6879      	ldr	r1, [r7, #4]
 8003554:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003556:	4613      	mov	r3, r2
 8003558:	00db      	lsls	r3, r3, #3
 800355a:	1a9b      	subs	r3, r3, r2
 800355c:	00db      	lsls	r3, r3, #3
 800355e:	18ca      	adds	r2, r1, r3
 8003560:	4b41      	ldr	r3, [pc, #260]	@ (8003668 <VibeCheck_Loop+0x2b0>)
 8003562:	4413      	add	r3, r2
 8003564:	edd3 7a00 	vldr	s15, [r3]
 8003568:	eef0 7ae7 	vabs.f32	s15, s15
 800356c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003570:	ed9f 6b2f 	vldr	d6, [pc, #188]	@ 8003630 <VibeCheck_Loop+0x278>
 8003574:	ee27 5b06 	vmul.f64	d5, d7, d6
 8003578:	6879      	ldr	r1, [r7, #4]
 800357a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800357c:	4613      	mov	r3, r2
 800357e:	00db      	lsls	r3, r3, #3
 8003580:	1a9b      	subs	r3, r3, r2
 8003582:	009b      	lsls	r3, r3, #2
 8003584:	18ca      	adds	r2, r1, r3
 8003586:	4b37      	ldr	r3, [pc, #220]	@ (8003664 <VibeCheck_Loop+0x2ac>)
 8003588:	4413      	add	r3, r2
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	ee07 3a90 	vmov	s15, r3
 8003590:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 8003594:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8003598:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800359c:	edc7 7a00 	vstr	s15, [r7]
 80035a0:	783b      	ldrb	r3, [r7, #0]
 80035a2:	b2db      	uxtb	r3, r3
 80035a4:	2200      	movs	r2, #0
 80035a6:	9200      	str	r2, [sp, #0]
 80035a8:	2200      	movs	r2, #0
 80035aa:	4621      	mov	r1, r4
 80035ac:	f000 faab 	bl	8003b06 <VibeCheckRGB_SetColor>
						VibeCheckRGB_SetColor(&vc->rgb, 3 * i + 2, 0, 0, 255 * fabs(vc->sensor.sensor_array[i].accel_z) / vc->sensor.sensor_config[i].g_range);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	4822      	ldr	r0, [pc, #136]	@ (800363c <VibeCheck_Loop+0x284>)
 80035b4:	4418      	add	r0, r3
 80035b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80035b8:	4613      	mov	r3, r2
 80035ba:	005b      	lsls	r3, r3, #1
 80035bc:	4413      	add	r3, r2
 80035be:	1c9c      	adds	r4, r3, #2
 80035c0:	6879      	ldr	r1, [r7, #4]
 80035c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80035c4:	4613      	mov	r3, r2
 80035c6:	00db      	lsls	r3, r3, #3
 80035c8:	1a9b      	subs	r3, r3, r2
 80035ca:	00db      	lsls	r3, r3, #3
 80035cc:	18ca      	adds	r2, r1, r3
 80035ce:	4b27      	ldr	r3, [pc, #156]	@ (800366c <VibeCheck_Loop+0x2b4>)
 80035d0:	4413      	add	r3, r2
 80035d2:	edd3 7a00 	vldr	s15, [r3]
 80035d6:	eef0 7ae7 	vabs.f32	s15, s15
 80035da:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80035de:	ed9f 6b14 	vldr	d6, [pc, #80]	@ 8003630 <VibeCheck_Loop+0x278>
 80035e2:	ee27 5b06 	vmul.f64	d5, d7, d6
 80035e6:	6879      	ldr	r1, [r7, #4]
 80035e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80035ea:	4613      	mov	r3, r2
 80035ec:	00db      	lsls	r3, r3, #3
 80035ee:	1a9b      	subs	r3, r3, r2
 80035f0:	009b      	lsls	r3, r3, #2
 80035f2:	18ca      	adds	r2, r1, r3
 80035f4:	4b1b      	ldr	r3, [pc, #108]	@ (8003664 <VibeCheck_Loop+0x2ac>)
 80035f6:	4413      	add	r3, r2
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	ee07 3a90 	vmov	s15, r3
 80035fe:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 8003602:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8003606:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800360a:	edc7 7a00 	vstr	s15, [r7]
 800360e:	783b      	ldrb	r3, [r7, #0]
 8003610:	b2db      	uxtb	r3, r3
 8003612:	9300      	str	r3, [sp, #0]
 8003614:	2300      	movs	r3, #0
 8003616:	2200      	movs	r2, #0
 8003618:	4621      	mov	r1, r4
 800361a:	f000 fa74 	bl	8003b06 <VibeCheckRGB_SetColor>
						VibeCheckRGB_SendColors(&vc->rgb);
 800361e:	687a      	ldr	r2, [r7, #4]
 8003620:	4b06      	ldr	r3, [pc, #24]	@ (800363c <VibeCheck_Loop+0x284>)
 8003622:	4413      	add	r3, r2
 8003624:	4618      	mov	r0, r3
 8003626:	f000 fae0 	bl	8003bea <VibeCheckRGB_SendColors>
 800362a:	e0d8      	b.n	80037de <VibeCheck_Loop+0x426>
 800362c:	f3af 8000 	nop.w
 8003630:	00000000 	.word	0x00000000
 8003634:	406fe000 	.word	0x406fe000
 8003638:	00011444 	.word	0x00011444
 800363c:	00012490 	.word	0x00012490
 8003640:	00012a10 	.word	0x00012a10
 8003644:	0801dbe8 	.word	0x0801dbe8
 8003648:	0801dbd8 	.word	0x0801dbd8
 800364c:	0801dc64 	.word	0x0801dc64
 8003650:	0801dc54 	.word	0x0801dc54
 8003654:	240136b0 	.word	0x240136b0
 8003658:	00012b0c 	.word	0x00012b0c
 800365c:	00012b10 	.word	0x00012b10
 8003660:	00012a84 	.word	0x00012a84
 8003664:	00012a20 	.word	0x00012a20
 8003668:	00012a88 	.word	0x00012a88
 800366c:	00012a8c 	.word	0x00012a8c
					}
					else if (vc->sensor.status[i].gyro_measuring)
 8003670:	6879      	ldr	r1, [r7, #4]
 8003672:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003674:	4613      	mov	r3, r2
 8003676:	009b      	lsls	r3, r3, #2
 8003678:	4413      	add	r3, r2
 800367a:	009b      	lsls	r3, r3, #2
 800367c:	18ca      	adds	r2, r1, r3
 800367e:	4b84      	ldr	r3, [pc, #528]	@ (8003890 <VibeCheck_Loop+0x4d8>)
 8003680:	4413      	add	r3, r2
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	2b00      	cmp	r3, #0
 8003686:	f000 80aa 	beq.w	80037de <VibeCheck_Loop+0x426>
					{
						/* write the LEDs */
						VibeCheckRGB_SetColor(&vc->rgb, 3 * i + 0, 255 * fabs(vc->sensor.sensor_array[i].gyro_x) / vc->sensor.sensor_config[i].dps_range, 0, 0);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	4881      	ldr	r0, [pc, #516]	@ (8003894 <VibeCheck_Loop+0x4dc>)
 800368e:	4418      	add	r0, r3
 8003690:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003692:	4613      	mov	r3, r2
 8003694:	005b      	lsls	r3, r3, #1
 8003696:	189c      	adds	r4, r3, r2
 8003698:	6879      	ldr	r1, [r7, #4]
 800369a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800369c:	4613      	mov	r3, r2
 800369e:	00db      	lsls	r3, r3, #3
 80036a0:	1a9b      	subs	r3, r3, r2
 80036a2:	00db      	lsls	r3, r3, #3
 80036a4:	18ca      	adds	r2, r1, r3
 80036a6:	4b7c      	ldr	r3, [pc, #496]	@ (8003898 <VibeCheck_Loop+0x4e0>)
 80036a8:	4413      	add	r3, r2
 80036aa:	edd3 7a00 	vldr	s15, [r3]
 80036ae:	eef0 7ae7 	vabs.f32	s15, s15
 80036b2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80036b6:	ed9f 6b74 	vldr	d6, [pc, #464]	@ 8003888 <VibeCheck_Loop+0x4d0>
 80036ba:	ee27 5b06 	vmul.f64	d5, d7, d6
 80036be:	6879      	ldr	r1, [r7, #4]
 80036c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80036c2:	4613      	mov	r3, r2
 80036c4:	00db      	lsls	r3, r3, #3
 80036c6:	1a9b      	subs	r3, r3, r2
 80036c8:	009b      	lsls	r3, r3, #2
 80036ca:	18ca      	adds	r2, r1, r3
 80036cc:	4b73      	ldr	r3, [pc, #460]	@ (800389c <VibeCheck_Loop+0x4e4>)
 80036ce:	4413      	add	r3, r2
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	ee07 3a90 	vmov	s15, r3
 80036d6:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 80036da:	ee85 7b06 	vdiv.f64	d7, d5, d6
 80036de:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80036e2:	edc7 7a00 	vstr	s15, [r7]
 80036e6:	783b      	ldrb	r3, [r7, #0]
 80036e8:	b2da      	uxtb	r2, r3
 80036ea:	2300      	movs	r3, #0
 80036ec:	9300      	str	r3, [sp, #0]
 80036ee:	2300      	movs	r3, #0
 80036f0:	4621      	mov	r1, r4
 80036f2:	f000 fa08 	bl	8003b06 <VibeCheckRGB_SetColor>
						VibeCheckRGB_SetColor(&vc->rgb, 3 * i + 1, 0, 255 * fabs(vc->sensor.sensor_array[i].gyro_y) / vc->sensor.sensor_config[i].dps_range, 0);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	4866      	ldr	r0, [pc, #408]	@ (8003894 <VibeCheck_Loop+0x4dc>)
 80036fa:	4418      	add	r0, r3
 80036fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80036fe:	4613      	mov	r3, r2
 8003700:	005b      	lsls	r3, r3, #1
 8003702:	4413      	add	r3, r2
 8003704:	1c5c      	adds	r4, r3, #1
 8003706:	6879      	ldr	r1, [r7, #4]
 8003708:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800370a:	4613      	mov	r3, r2
 800370c:	00db      	lsls	r3, r3, #3
 800370e:	1a9b      	subs	r3, r3, r2
 8003710:	00db      	lsls	r3, r3, #3
 8003712:	18ca      	adds	r2, r1, r3
 8003714:	4b62      	ldr	r3, [pc, #392]	@ (80038a0 <VibeCheck_Loop+0x4e8>)
 8003716:	4413      	add	r3, r2
 8003718:	edd3 7a00 	vldr	s15, [r3]
 800371c:	eef0 7ae7 	vabs.f32	s15, s15
 8003720:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003724:	ed9f 6b58 	vldr	d6, [pc, #352]	@ 8003888 <VibeCheck_Loop+0x4d0>
 8003728:	ee27 5b06 	vmul.f64	d5, d7, d6
 800372c:	6879      	ldr	r1, [r7, #4]
 800372e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003730:	4613      	mov	r3, r2
 8003732:	00db      	lsls	r3, r3, #3
 8003734:	1a9b      	subs	r3, r3, r2
 8003736:	009b      	lsls	r3, r3, #2
 8003738:	18ca      	adds	r2, r1, r3
 800373a:	4b58      	ldr	r3, [pc, #352]	@ (800389c <VibeCheck_Loop+0x4e4>)
 800373c:	4413      	add	r3, r2
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	ee07 3a90 	vmov	s15, r3
 8003744:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 8003748:	ee85 7b06 	vdiv.f64	d7, d5, d6
 800374c:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8003750:	edc7 7a00 	vstr	s15, [r7]
 8003754:	783b      	ldrb	r3, [r7, #0]
 8003756:	b2db      	uxtb	r3, r3
 8003758:	2200      	movs	r2, #0
 800375a:	9200      	str	r2, [sp, #0]
 800375c:	2200      	movs	r2, #0
 800375e:	4621      	mov	r1, r4
 8003760:	f000 f9d1 	bl	8003b06 <VibeCheckRGB_SetColor>
						VibeCheckRGB_SetColor(&vc->rgb, 3 * i + 2, 0, 0, 255 * fabs(vc->sensor.sensor_array[i].gyro_z) / vc->sensor.sensor_config[i].dps_range);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	484b      	ldr	r0, [pc, #300]	@ (8003894 <VibeCheck_Loop+0x4dc>)
 8003768:	4418      	add	r0, r3
 800376a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800376c:	4613      	mov	r3, r2
 800376e:	005b      	lsls	r3, r3, #1
 8003770:	4413      	add	r3, r2
 8003772:	1c9c      	adds	r4, r3, #2
 8003774:	6879      	ldr	r1, [r7, #4]
 8003776:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003778:	4613      	mov	r3, r2
 800377a:	00db      	lsls	r3, r3, #3
 800377c:	1a9b      	subs	r3, r3, r2
 800377e:	00db      	lsls	r3, r3, #3
 8003780:	18ca      	adds	r2, r1, r3
 8003782:	4b48      	ldr	r3, [pc, #288]	@ (80038a4 <VibeCheck_Loop+0x4ec>)
 8003784:	4413      	add	r3, r2
 8003786:	edd3 7a00 	vldr	s15, [r3]
 800378a:	eef0 7ae7 	vabs.f32	s15, s15
 800378e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003792:	ed9f 6b3d 	vldr	d6, [pc, #244]	@ 8003888 <VibeCheck_Loop+0x4d0>
 8003796:	ee27 5b06 	vmul.f64	d5, d7, d6
 800379a:	6879      	ldr	r1, [r7, #4]
 800379c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800379e:	4613      	mov	r3, r2
 80037a0:	00db      	lsls	r3, r3, #3
 80037a2:	1a9b      	subs	r3, r3, r2
 80037a4:	009b      	lsls	r3, r3, #2
 80037a6:	18ca      	adds	r2, r1, r3
 80037a8:	4b3c      	ldr	r3, [pc, #240]	@ (800389c <VibeCheck_Loop+0x4e4>)
 80037aa:	4413      	add	r3, r2
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	ee07 3a90 	vmov	s15, r3
 80037b2:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 80037b6:	ee85 7b06 	vdiv.f64	d7, d5, d6
 80037ba:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80037be:	edc7 7a00 	vstr	s15, [r7]
 80037c2:	783b      	ldrb	r3, [r7, #0]
 80037c4:	b2db      	uxtb	r3, r3
 80037c6:	9300      	str	r3, [sp, #0]
 80037c8:	2300      	movs	r3, #0
 80037ca:	2200      	movs	r2, #0
 80037cc:	4621      	mov	r1, r4
 80037ce:	f000 f99a 	bl	8003b06 <VibeCheckRGB_SetColor>
						VibeCheckRGB_SendColors(&vc->rgb);
 80037d2:	687a      	ldr	r2, [r7, #4]
 80037d4:	4b2f      	ldr	r3, [pc, #188]	@ (8003894 <VibeCheck_Loop+0x4dc>)
 80037d6:	4413      	add	r3, r2
 80037d8:	4618      	mov	r0, r3
 80037da:	f000 fa06 	bl	8003bea <VibeCheckRGB_SendColors>
			for (uint32_t i = 0; i < VC_SENSOR_NUM_SENSORS; i++)
 80037de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037e0:	3301      	adds	r3, #1
 80037e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80037e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037e6:	2b02      	cmp	r3, #2
 80037e8:	f67f ae5b 	bls.w	80034a2 <VibeCheck_Loop+0xea>
	/* use RGB LEDs to indicate when sensors are connected or disconnected */

	/* TODO: make these only affect the LEDs corresponding the recently connected sensor (transparency?) */
	uint32_t channel;
	uint32_t is_connected;
	if (VibeCheckSensor_ConnectionChanged(&vc->sensor, &channel, &is_connected))
 80037ec:	687a      	ldr	r2, [r7, #4]
 80037ee:	4b2e      	ldr	r3, [pc, #184]	@ (80038a8 <VibeCheck_Loop+0x4f0>)
 80037f0:	4413      	add	r3, r2
 80037f2:	f107 020c 	add.w	r2, r7, #12
 80037f6:	f107 0110 	add.w	r1, r7, #16
 80037fa:	4618      	mov	r0, r3
 80037fc:	f001 f86d 	bl	80048da <VibeCheckSensor_ConnectionChanged>
 8003800:	4603      	mov	r3, r0
 8003802:	2b00      	cmp	r3, #0
 8003804:	d039      	beq.n	800387a <VibeCheck_Loop+0x4c2>
	{
		if (is_connected)
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	2b00      	cmp	r3, #0
 800380a:	d017      	beq.n	800383c <VibeCheck_Loop+0x484>
		{
			VibeCheckRGB_SetTopSequence(&vc->rgb, led_sensor_connected_times[channel], led_sensor_connected_colors[channel], led_sensor_connected_len[channel]);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	4821      	ldr	r0, [pc, #132]	@ (8003894 <VibeCheck_Loop+0x4dc>)
 8003810:	4418      	add	r0, r3
 8003812:	693b      	ldr	r3, [r7, #16]
 8003814:	4a25      	ldr	r2, [pc, #148]	@ (80038ac <VibeCheck_Loop+0x4f4>)
 8003816:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800381a:	693b      	ldr	r3, [r7, #16]
 800381c:	4a24      	ldr	r2, [pc, #144]	@ (80038b0 <VibeCheck_Loop+0x4f8>)
 800381e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003822:	693b      	ldr	r3, [r7, #16]
 8003824:	4c23      	ldr	r4, [pc, #140]	@ (80038b4 <VibeCheck_Loop+0x4fc>)
 8003826:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 800382a:	f000 f935 	bl	8003a98 <VibeCheckRGB_SetTopSequence>
			VibeCheckRGB_StartTopSequence(&vc->rgb);
 800382e:	687a      	ldr	r2, [r7, #4]
 8003830:	4b18      	ldr	r3, [pc, #96]	@ (8003894 <VibeCheck_Loop+0x4dc>)
 8003832:	4413      	add	r3, r2
 8003834:	4618      	mov	r0, r3
 8003836:	f000 f946 	bl	8003ac6 <VibeCheckRGB_StartTopSequence>
 800383a:	e016      	b.n	800386a <VibeCheck_Loop+0x4b2>
		}
		else
		{
			VibeCheckRGB_SetTopSequence(&vc->rgb, led_sensor_disconnected_times[channel], led_sensor_disconnected_colors[channel], led_sensor_disconnected_len[channel]);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	4815      	ldr	r0, [pc, #84]	@ (8003894 <VibeCheck_Loop+0x4dc>)
 8003840:	4418      	add	r0, r3
 8003842:	693b      	ldr	r3, [r7, #16]
 8003844:	4a1c      	ldr	r2, [pc, #112]	@ (80038b8 <VibeCheck_Loop+0x500>)
 8003846:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800384a:	693b      	ldr	r3, [r7, #16]
 800384c:	4a1b      	ldr	r2, [pc, #108]	@ (80038bc <VibeCheck_Loop+0x504>)
 800384e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003852:	693b      	ldr	r3, [r7, #16]
 8003854:	4c1a      	ldr	r4, [pc, #104]	@ (80038c0 <VibeCheck_Loop+0x508>)
 8003856:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 800385a:	f000 f91d 	bl	8003a98 <VibeCheckRGB_SetTopSequence>
			VibeCheckRGB_StartTopSequence(&vc->rgb);
 800385e:	687a      	ldr	r2, [r7, #4]
 8003860:	4b0c      	ldr	r3, [pc, #48]	@ (8003894 <VibeCheck_Loop+0x4dc>)
 8003862:	4413      	add	r3, r2
 8003864:	4618      	mov	r0, r3
 8003866:	f000 f92e 	bl	8003ac6 <VibeCheckRGB_StartTopSequence>
		}

		VibeCheckSensor_ResetConnectionFlag(&vc->sensor, channel);
 800386a:	687a      	ldr	r2, [r7, #4]
 800386c:	4b0e      	ldr	r3, [pc, #56]	@ (80038a8 <VibeCheck_Loop+0x4f0>)
 800386e:	4413      	add	r3, r2
 8003870:	693a      	ldr	r2, [r7, #16]
 8003872:	4611      	mov	r1, r2
 8003874:	4618      	mov	r0, r3
 8003876:	f001 f862 	bl	800493e <VibeCheckSensor_ResetConnectionFlag>
	}
}
 800387a:	bf00      	nop
 800387c:	372c      	adds	r7, #44	@ 0x2c
 800387e:	46bd      	mov	sp, r7
 8003880:	bd90      	pop	{r4, r7, pc}
 8003882:	bf00      	nop
 8003884:	f3af 8000 	nop.w
 8003888:	00000000 	.word	0x00000000
 800388c:	406fe000 	.word	0x406fe000
 8003890:	00012b14 	.word	0x00012b14
 8003894:	00012490 	.word	0x00012490
 8003898:	00012a90 	.word	0x00012a90
 800389c:	00012a28 	.word	0x00012a28
 80038a0:	00012a94 	.word	0x00012a94
 80038a4:	00012a98 	.word	0x00012a98
 80038a8:	00012a10 	.word	0x00012a10
 80038ac:	24000008 	.word	0x24000008
 80038b0:	24000014 	.word	0x24000014
 80038b4:	0801dfb8 	.word	0x0801dfb8
 80038b8:	24000020 	.word	0x24000020
 80038bc:	2400002c 	.word	0x2400002c
 80038c0:	0801dfc4 	.word	0x0801dfc4

080038c4 <VibeCheckRGB_Init>:

#include "vibecheck_rgb.h"


void VibeCheckRGB_Init(VibeCheckRGB* rgb, TIM_HandleTypeDef* htim)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b084      	sub	sp, #16
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
 80038cc:	6039      	str	r1, [r7, #0]
	Sequencer_Init(&rgb->base_sequence);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	f503 63aa 	add.w	r3, r3, #1360	@ 0x550
 80038d4:	4618      	mov	r0, r3
 80038d6:	f7fe fc73 	bl	80021c0 <Sequencer_Init>
	Sequencer_Init(&rgb->top_sequence);
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	f503 63ad 	add.w	r3, r3, #1384	@ 0x568
 80038e0:	4618      	mov	r0, r3
 80038e2:	f7fe fc6d 	bl	80021c0 <Sequencer_Init>

	htim->Instance->PSC = VC_RGB_TIM_PSC - 1;
 80038e6:	683b      	ldr	r3, [r7, #0]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	2202      	movs	r2, #2
 80038ec:	629a      	str	r2, [r3, #40]	@ 0x28
	htim->Instance->ARR = VC_RGB_TIM_ARR - 1;
 80038ee:	683b      	ldr	r3, [r7, #0]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	2263      	movs	r2, #99	@ 0x63
 80038f4:	62da      	str	r2, [r3, #44]	@ 0x2c
	rgb->htim = htim;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	683a      	ldr	r2, [r7, #0]
 80038fa:	601a      	str	r2, [r3, #0]

	/* clear the DMA buffer, particularly setting all zeros during the reset time */
	for (uint32_t i = 0; i < VC_RGB_BUF_LEN; i++)
 80038fc:	2300      	movs	r3, #0
 80038fe:	60fb      	str	r3, [r7, #12]
 8003900:	e008      	b.n	8003914 <VibeCheckRGB_Init+0x50>
		rgb->bit_stream[i] = 0;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	68fa      	ldr	r2, [r7, #12]
 8003906:	3210      	adds	r2, #16
 8003908:	2100      	movs	r1, #0
 800390a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for (uint32_t i = 0; i < VC_RGB_BUF_LEN; i++)
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	3301      	adds	r3, #1
 8003912:	60fb      	str	r3, [r7, #12]
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	f5b3 7f26 	cmp.w	r3, #664	@ 0x298
 800391a:	d3f2      	bcc.n	8003902 <VibeCheckRGB_Init+0x3e>

	/* turn off all LEDs */
	VibeCheckRGB_SetAllOff(rgb);
 800391c:	6878      	ldr	r0, [r7, #4]
 800391e:	f000 f94a 	bl	8003bb6 <VibeCheckRGB_SetAllOff>
	VibeCheckRGB_SendColors(rgb);
 8003922:	6878      	ldr	r0, [r7, #4]
 8003924:	f000 f961 	bl	8003bea <VibeCheckRGB_SendColors>
}
 8003928:	bf00      	nop
 800392a:	3710      	adds	r7, #16
 800392c:	46bd      	mov	sp, r7
 800392e:	bd80      	pop	{r7, pc}

08003930 <VibeCheckRGB_Update>:


void VibeCheckRGB_Update(VibeCheckRGB* rgb)  /* call repeatedly in the main loop */
{
 8003930:	b580      	push	{r7, lr}
 8003932:	b08a      	sub	sp, #40	@ 0x28
 8003934:	af02      	add	r7, sp, #8
 8003936:	6078      	str	r0, [r7, #4]
	uint32_t time = HAL_GetTick();
 8003938:	f003 fd4e 	bl	80073d8 <HAL_GetTick>
 800393c:	6178      	str	r0, [r7, #20]
	uint32_t step;
	if (Sequencer_Update(&rgb->top_sequence, time, &step))
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	f503 63ad 	add.w	r3, r3, #1384	@ 0x568
 8003944:	f107 0210 	add.w	r2, r7, #16
 8003948:	6979      	ldr	r1, [r7, #20]
 800394a:	4618      	mov	r0, r3
 800394c:	f7fe fc6a 	bl	8002224 <Sequencer_Update>
 8003950:	4603      	mov	r3, r0
 8003952:	2b00      	cmp	r3, #0
 8003954:	d028      	beq.n	80039a8 <VibeCheckRGB_Update+0x78>
	{
		for (uint32_t i = 0; i < VC_RGB_NUM_LEDS; i++)
 8003956:	2300      	movs	r3, #0
 8003958:	61fb      	str	r3, [r7, #28]
 800395a:	e01e      	b.n	800399a <VibeCheckRGB_Update+0x6a>
		{
			VibeCheckRGB_Color color = rgb->top_sequence_colors[VC_RGB_NUM_LEDS * step + i];
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	f8d3 157c 	ldr.w	r1, [r3, #1404]	@ 0x57c
 8003962:	693a      	ldr	r2, [r7, #16]
 8003964:	4613      	mov	r3, r2
 8003966:	00db      	lsls	r3, r3, #3
 8003968:	441a      	add	r2, r3
 800396a:	69fb      	ldr	r3, [r7, #28]
 800396c:	441a      	add	r2, r3
 800396e:	4613      	mov	r3, r2
 8003970:	005b      	lsls	r3, r3, #1
 8003972:	4413      	add	r3, r2
 8003974:	18ca      	adds	r2, r1, r3
 8003976:	f107 030c 	add.w	r3, r7, #12
 800397a:	8811      	ldrh	r1, [r2, #0]
 800397c:	7892      	ldrb	r2, [r2, #2]
 800397e:	8019      	strh	r1, [r3, #0]
 8003980:	709a      	strb	r2, [r3, #2]
			VibeCheckRGB_SetColor(rgb, i, color.r, color.g, color.b);
 8003982:	7b3a      	ldrb	r2, [r7, #12]
 8003984:	7b79      	ldrb	r1, [r7, #13]
 8003986:	7bbb      	ldrb	r3, [r7, #14]
 8003988:	9300      	str	r3, [sp, #0]
 800398a:	460b      	mov	r3, r1
 800398c:	69f9      	ldr	r1, [r7, #28]
 800398e:	6878      	ldr	r0, [r7, #4]
 8003990:	f000 f8b9 	bl	8003b06 <VibeCheckRGB_SetColor>
		for (uint32_t i = 0; i < VC_RGB_NUM_LEDS; i++)
 8003994:	69fb      	ldr	r3, [r7, #28]
 8003996:	3301      	adds	r3, #1
 8003998:	61fb      	str	r3, [r7, #28]
 800399a:	69fb      	ldr	r3, [r7, #28]
 800399c:	2b08      	cmp	r3, #8
 800399e:	d9dd      	bls.n	800395c <VibeCheckRGB_Update+0x2c>
		}
		VibeCheckRGB_SendColors(rgb);
 80039a0:	6878      	ldr	r0, [r7, #4]
 80039a2:	f000 f922 	bl	8003bea <VibeCheckRGB_SendColors>
			VibeCheckRGB_Color color = rgb->base_sequence_colors[VC_RGB_NUM_LEDS * step + i];
			VibeCheckRGB_SetColor(rgb, i, color.r, color.g, color.b);
		}
		VibeCheckRGB_SendColors(rgb);
	}
}
 80039a6:	e03c      	b.n	8003a22 <VibeCheckRGB_Update+0xf2>
	else if (!Sequencer_IsRunning(&rgb->top_sequence) && Sequencer_Update(&rgb->base_sequence, time, &step))
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	f503 63ad 	add.w	r3, r3, #1384	@ 0x568
 80039ae:	4618      	mov	r0, r3
 80039b0:	f7fe fc9b 	bl	80022ea <Sequencer_IsRunning>
 80039b4:	4603      	mov	r3, r0
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d133      	bne.n	8003a22 <VibeCheckRGB_Update+0xf2>
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	f503 63aa 	add.w	r3, r3, #1360	@ 0x550
 80039c0:	f107 0210 	add.w	r2, r7, #16
 80039c4:	6979      	ldr	r1, [r7, #20]
 80039c6:	4618      	mov	r0, r3
 80039c8:	f7fe fc2c 	bl	8002224 <Sequencer_Update>
 80039cc:	4603      	mov	r3, r0
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d027      	beq.n	8003a22 <VibeCheckRGB_Update+0xf2>
		for (uint32_t i = 0; i < VC_RGB_NUM_LEDS; i++)
 80039d2:	2300      	movs	r3, #0
 80039d4:	61bb      	str	r3, [r7, #24]
 80039d6:	e01e      	b.n	8003a16 <VibeCheckRGB_Update+0xe6>
			VibeCheckRGB_Color color = rgb->base_sequence_colors[VC_RGB_NUM_LEDS * step + i];
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	f8d3 1564 	ldr.w	r1, [r3, #1380]	@ 0x564
 80039de:	693a      	ldr	r2, [r7, #16]
 80039e0:	4613      	mov	r3, r2
 80039e2:	00db      	lsls	r3, r3, #3
 80039e4:	441a      	add	r2, r3
 80039e6:	69bb      	ldr	r3, [r7, #24]
 80039e8:	441a      	add	r2, r3
 80039ea:	4613      	mov	r3, r2
 80039ec:	005b      	lsls	r3, r3, #1
 80039ee:	4413      	add	r3, r2
 80039f0:	18ca      	adds	r2, r1, r3
 80039f2:	f107 0308 	add.w	r3, r7, #8
 80039f6:	8811      	ldrh	r1, [r2, #0]
 80039f8:	7892      	ldrb	r2, [r2, #2]
 80039fa:	8019      	strh	r1, [r3, #0]
 80039fc:	709a      	strb	r2, [r3, #2]
			VibeCheckRGB_SetColor(rgb, i, color.r, color.g, color.b);
 80039fe:	7a3a      	ldrb	r2, [r7, #8]
 8003a00:	7a79      	ldrb	r1, [r7, #9]
 8003a02:	7abb      	ldrb	r3, [r7, #10]
 8003a04:	9300      	str	r3, [sp, #0]
 8003a06:	460b      	mov	r3, r1
 8003a08:	69b9      	ldr	r1, [r7, #24]
 8003a0a:	6878      	ldr	r0, [r7, #4]
 8003a0c:	f000 f87b 	bl	8003b06 <VibeCheckRGB_SetColor>
		for (uint32_t i = 0; i < VC_RGB_NUM_LEDS; i++)
 8003a10:	69bb      	ldr	r3, [r7, #24]
 8003a12:	3301      	adds	r3, #1
 8003a14:	61bb      	str	r3, [r7, #24]
 8003a16:	69bb      	ldr	r3, [r7, #24]
 8003a18:	2b08      	cmp	r3, #8
 8003a1a:	d9dd      	bls.n	80039d8 <VibeCheckRGB_Update+0xa8>
		VibeCheckRGB_SendColors(rgb);
 8003a1c:	6878      	ldr	r0, [r7, #4]
 8003a1e:	f000 f8e4 	bl	8003bea <VibeCheckRGB_SendColors>
}
 8003a22:	bf00      	nop
 8003a24:	3720      	adds	r7, #32
 8003a26:	46bd      	mov	sp, r7
 8003a28:	bd80      	pop	{r7, pc}

08003a2a <VibeCheckRGB_SetBaseSequence>:


void VibeCheckRGB_SetBaseSequence(VibeCheckRGB* rgb, const uint32_t* time, const VibeCheckRGB_Color* color, uint32_t len)
{
 8003a2a:	b580      	push	{r7, lr}
 8003a2c:	b084      	sub	sp, #16
 8003a2e:	af00      	add	r7, sp, #0
 8003a30:	60f8      	str	r0, [r7, #12]
 8003a32:	60b9      	str	r1, [r7, #8]
 8003a34:	607a      	str	r2, [r7, #4]
 8003a36:	603b      	str	r3, [r7, #0]
	rgb->base_sequence_colors = color;
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	687a      	ldr	r2, [r7, #4]
 8003a3c:	f8c3 2564 	str.w	r2, [r3, #1380]	@ 0x564
	Sequencer_SetSequence(&rgb->base_sequence, time, len, 1);
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	f503 60aa 	add.w	r0, r3, #1360	@ 0x550
 8003a46:	2301      	movs	r3, #1
 8003a48:	683a      	ldr	r2, [r7, #0]
 8003a4a:	68b9      	ldr	r1, [r7, #8]
 8003a4c:	f7fe fbd4 	bl	80021f8 <Sequencer_SetSequence>
}
 8003a50:	bf00      	nop
 8003a52:	3710      	adds	r7, #16
 8003a54:	46bd      	mov	sp, r7
 8003a56:	bd80      	pop	{r7, pc}

08003a58 <VibeCheckRGB_StartBaseSequence>:

void VibeCheckRGB_StartBaseSequence(VibeCheckRGB* rgb)
{
 8003a58:	b590      	push	{r4, r7, lr}
 8003a5a:	b083      	sub	sp, #12
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	6078      	str	r0, [r7, #4]
	Sequencer_Start(&rgb->base_sequence, HAL_GetTick());
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	f503 64aa 	add.w	r4, r3, #1360	@ 0x550
 8003a66:	f003 fcb7 	bl	80073d8 <HAL_GetTick>
 8003a6a:	4603      	mov	r3, r0
 8003a6c:	4619      	mov	r1, r3
 8003a6e:	4620      	mov	r0, r4
 8003a70:	f7fe fc1a 	bl	80022a8 <Sequencer_Start>
}
 8003a74:	bf00      	nop
 8003a76:	370c      	adds	r7, #12
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	bd90      	pop	{r4, r7, pc}

08003a7c <VibeCheckRGB_StopBaseSequence>:

void VibeCheckRGB_StopBaseSequence(VibeCheckRGB* rgb)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b082      	sub	sp, #8
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
	Sequencer_Stop(&rgb->base_sequence);
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	f503 63aa 	add.w	r3, r3, #1360	@ 0x550
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	f7fe fc20 	bl	80022d0 <Sequencer_Stop>
}
 8003a90:	bf00      	nop
 8003a92:	3708      	adds	r7, #8
 8003a94:	46bd      	mov	sp, r7
 8003a96:	bd80      	pop	{r7, pc}

08003a98 <VibeCheckRGB_SetTopSequence>:

void VibeCheckRGB_SetTopSequence(VibeCheckRGB* rgb, const uint32_t* time, const VibeCheckRGB_Color* color, uint32_t len)
{
 8003a98:	b580      	push	{r7, lr}
 8003a9a:	b084      	sub	sp, #16
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	60f8      	str	r0, [r7, #12]
 8003aa0:	60b9      	str	r1, [r7, #8]
 8003aa2:	607a      	str	r2, [r7, #4]
 8003aa4:	603b      	str	r3, [r7, #0]
	rgb->top_sequence_colors = color;
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	687a      	ldr	r2, [r7, #4]
 8003aaa:	f8c3 257c 	str.w	r2, [r3, #1404]	@ 0x57c
	Sequencer_SetSequence(&rgb->top_sequence, time, len, 0);
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	f503 60ad 	add.w	r0, r3, #1384	@ 0x568
 8003ab4:	2300      	movs	r3, #0
 8003ab6:	683a      	ldr	r2, [r7, #0]
 8003ab8:	68b9      	ldr	r1, [r7, #8]
 8003aba:	f7fe fb9d 	bl	80021f8 <Sequencer_SetSequence>
}
 8003abe:	bf00      	nop
 8003ac0:	3710      	adds	r7, #16
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	bd80      	pop	{r7, pc}

08003ac6 <VibeCheckRGB_StartTopSequence>:

void VibeCheckRGB_StartTopSequence(VibeCheckRGB* rgb)
{
 8003ac6:	b590      	push	{r4, r7, lr}
 8003ac8:	b083      	sub	sp, #12
 8003aca:	af00      	add	r7, sp, #0
 8003acc:	6078      	str	r0, [r7, #4]
	Sequencer_Start(&rgb->top_sequence, HAL_GetTick());
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	f503 64ad 	add.w	r4, r3, #1384	@ 0x568
 8003ad4:	f003 fc80 	bl	80073d8 <HAL_GetTick>
 8003ad8:	4603      	mov	r3, r0
 8003ada:	4619      	mov	r1, r3
 8003adc:	4620      	mov	r0, r4
 8003ade:	f7fe fbe3 	bl	80022a8 <Sequencer_Start>
}
 8003ae2:	bf00      	nop
 8003ae4:	370c      	adds	r7, #12
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	bd90      	pop	{r4, r7, pc}

08003aea <VibeCheckRGB_StopTopSequence>:

void VibeCheckRGB_StopTopSequence(VibeCheckRGB* rgb)
{
 8003aea:	b580      	push	{r7, lr}
 8003aec:	b082      	sub	sp, #8
 8003aee:	af00      	add	r7, sp, #0
 8003af0:	6078      	str	r0, [r7, #4]
	Sequencer_Stop(&rgb->top_sequence);
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	f503 63ad 	add.w	r3, r3, #1384	@ 0x568
 8003af8:	4618      	mov	r0, r3
 8003afa:	f7fe fbe9 	bl	80022d0 <Sequencer_Stop>
}
 8003afe:	bf00      	nop
 8003b00:	3708      	adds	r7, #8
 8003b02:	46bd      	mov	sp, r7
 8003b04:	bd80      	pop	{r7, pc}

08003b06 <VibeCheckRGB_SetColor>:


void VibeCheckRGB_SetColor(VibeCheckRGB* rgb, uint32_t index, uint8_t r, uint8_t g, uint8_t b)  /* set the color of an individual LED */
{
 8003b06:	b480      	push	{r7}
 8003b08:	b085      	sub	sp, #20
 8003b0a:	af00      	add	r7, sp, #0
 8003b0c:	60f8      	str	r0, [r7, #12]
 8003b0e:	60b9      	str	r1, [r7, #8]
 8003b10:	4611      	mov	r1, r2
 8003b12:	461a      	mov	r2, r3
 8003b14:	460b      	mov	r3, r1
 8003b16:	71fb      	strb	r3, [r7, #7]
 8003b18:	4613      	mov	r3, r2
 8003b1a:	71bb      	strb	r3, [r7, #6]
	if (index > VC_RGB_NUM_LEDS - 1)
 8003b1c:	68bb      	ldr	r3, [r7, #8]
 8003b1e:	2b08      	cmp	r3, #8
 8003b20:	d901      	bls.n	8003b26 <VibeCheckRGB_SetColor+0x20>
		index = VC_RGB_NUM_LEDS - 1;
 8003b22:	2308      	movs	r3, #8
 8003b24:	60bb      	str	r3, [r7, #8]

	rgb->colors[index].r = r;
 8003b26:	68f9      	ldr	r1, [r7, #12]
 8003b28:	68ba      	ldr	r2, [r7, #8]
 8003b2a:	4613      	mov	r3, r2
 8003b2c:	005b      	lsls	r3, r3, #1
 8003b2e:	4413      	add	r3, r2
 8003b30:	440b      	add	r3, r1
 8003b32:	3304      	adds	r3, #4
 8003b34:	79fa      	ldrb	r2, [r7, #7]
 8003b36:	701a      	strb	r2, [r3, #0]
	rgb->colors[index].g = g;
 8003b38:	68f9      	ldr	r1, [r7, #12]
 8003b3a:	68ba      	ldr	r2, [r7, #8]
 8003b3c:	4613      	mov	r3, r2
 8003b3e:	005b      	lsls	r3, r3, #1
 8003b40:	4413      	add	r3, r2
 8003b42:	440b      	add	r3, r1
 8003b44:	3305      	adds	r3, #5
 8003b46:	79ba      	ldrb	r2, [r7, #6]
 8003b48:	701a      	strb	r2, [r3, #0]
	rgb->colors[index].b = b;
 8003b4a:	68f9      	ldr	r1, [r7, #12]
 8003b4c:	68ba      	ldr	r2, [r7, #8]
 8003b4e:	4613      	mov	r3, r2
 8003b50:	005b      	lsls	r3, r3, #1
 8003b52:	4413      	add	r3, r2
 8003b54:	440b      	add	r3, r1
 8003b56:	3306      	adds	r3, #6
 8003b58:	7e3a      	ldrb	r2, [r7, #24]
 8003b5a:	701a      	strb	r2, [r3, #0]
}
 8003b5c:	bf00      	nop
 8003b5e:	3714      	adds	r7, #20
 8003b60:	46bd      	mov	sp, r7
 8003b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b66:	4770      	bx	lr

08003b68 <VibeCheckRGB_GetColor>:


VibeCheckRGB_Color VibeCheckRGB_GetColor(VibeCheckRGB* rgb, uint32_t index)
{
 8003b68:	b480      	push	{r7}
 8003b6a:	b085      	sub	sp, #20
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
 8003b70:	6039      	str	r1, [r7, #0]
	if (index > VC_RGB_NUM_LEDS - 1)
 8003b72:	683b      	ldr	r3, [r7, #0]
 8003b74:	2b08      	cmp	r3, #8
 8003b76:	d901      	bls.n	8003b7c <VibeCheckRGB_GetColor+0x14>
			index = VC_RGB_NUM_LEDS - 1;
 8003b78:	2308      	movs	r3, #8
 8003b7a:	603b      	str	r3, [r7, #0]

	return rgb->colors[index];
 8003b7c:	6879      	ldr	r1, [r7, #4]
 8003b7e:	683a      	ldr	r2, [r7, #0]
 8003b80:	4613      	mov	r3, r2
 8003b82:	005b      	lsls	r3, r3, #1
 8003b84:	4413      	add	r3, r2
 8003b86:	18ca      	adds	r2, r1, r3
 8003b88:	f107 030c 	add.w	r3, r7, #12
 8003b8c:	3204      	adds	r2, #4
 8003b8e:	8811      	ldrh	r1, [r2, #0]
 8003b90:	7892      	ldrb	r2, [r2, #2]
 8003b92:	8019      	strh	r1, [r3, #0]
 8003b94:	709a      	strb	r2, [r3, #2]
 8003b96:	2300      	movs	r3, #0
 8003b98:	7b3a      	ldrb	r2, [r7, #12]
 8003b9a:	f362 0307 	bfi	r3, r2, #0, #8
 8003b9e:	7b7a      	ldrb	r2, [r7, #13]
 8003ba0:	f362 230f 	bfi	r3, r2, #8, #8
 8003ba4:	7bba      	ldrb	r2, [r7, #14]
 8003ba6:	f362 4317 	bfi	r3, r2, #16, #8
}
 8003baa:	4618      	mov	r0, r3
 8003bac:	3714      	adds	r7, #20
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb4:	4770      	bx	lr

08003bb6 <VibeCheckRGB_SetAllOff>:


void VibeCheckRGB_SetAllOff(VibeCheckRGB* rgb)
{
 8003bb6:	b580      	push	{r7, lr}
 8003bb8:	b086      	sub	sp, #24
 8003bba:	af02      	add	r7, sp, #8
 8003bbc:	6078      	str	r0, [r7, #4]
	for (uint32_t i = 0; i < VC_RGB_NUM_LEDS; i++)
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	60fb      	str	r3, [r7, #12]
 8003bc2:	e00a      	b.n	8003bda <VibeCheckRGB_SetAllOff+0x24>
		VibeCheckRGB_SetColor(rgb, i, 0, 0, 0);
 8003bc4:	2300      	movs	r3, #0
 8003bc6:	9300      	str	r3, [sp, #0]
 8003bc8:	2300      	movs	r3, #0
 8003bca:	2200      	movs	r2, #0
 8003bcc:	68f9      	ldr	r1, [r7, #12]
 8003bce:	6878      	ldr	r0, [r7, #4]
 8003bd0:	f7ff ff99 	bl	8003b06 <VibeCheckRGB_SetColor>
	for (uint32_t i = 0; i < VC_RGB_NUM_LEDS; i++)
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	3301      	adds	r3, #1
 8003bd8:	60fb      	str	r3, [r7, #12]
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	2b08      	cmp	r3, #8
 8003bde:	d9f1      	bls.n	8003bc4 <VibeCheckRGB_SetAllOff+0xe>
}
 8003be0:	bf00      	nop
 8003be2:	bf00      	nop
 8003be4:	3710      	adds	r7, #16
 8003be6:	46bd      	mov	sp, r7
 8003be8:	bd80      	pop	{r7, pc}

08003bea <VibeCheckRGB_SendColors>:


void VibeCheckRGB_SendColors(VibeCheckRGB* rgb)  /* send the colors to the LEDs */
{
 8003bea:	b580      	push	{r7, lr}
 8003bec:	b088      	sub	sp, #32
 8003bee:	af00      	add	r7, sp, #0
 8003bf0:	6078      	str	r0, [r7, #4]
	/* compute the bit stream timings */
	uint32_t i = VC_RGB_RESET_PERIODS;  /* put the reset periods first so we are not affected by spurious pin events at startup and such */
 8003bf2:	23e0      	movs	r3, #224	@ 0xe0
 8003bf4:	61fb      	str	r3, [r7, #28]
	for (uint32_t j = 0; j < VC_RGB_NUM_LEDS; j++)  /* Bit order for LED is G7, G6, ..., G0, R7, ..., R0, B7, ..., B0 */
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	61bb      	str	r3, [r7, #24]
 8003bfa:	e06e      	b.n	8003cda <VibeCheckRGB_SendColors+0xf0>
	{
		for (uint32_t k = 8; k > 0; k--)  /* green */
 8003bfc:	2308      	movs	r3, #8
 8003bfe:	617b      	str	r3, [r7, #20]
 8003c00:	e01d      	b.n	8003c3e <VibeCheckRGB_SendColors+0x54>
			rgb->bit_stream[i++] = ((rgb->colors[j].g >> (k - 1)) & 0x01) ? VC_RGB_TIM_HIGH : VC_RGB_TIM_LOW;
 8003c02:	6879      	ldr	r1, [r7, #4]
 8003c04:	69ba      	ldr	r2, [r7, #24]
 8003c06:	4613      	mov	r3, r2
 8003c08:	005b      	lsls	r3, r3, #1
 8003c0a:	4413      	add	r3, r2
 8003c0c:	440b      	add	r3, r1
 8003c0e:	3305      	adds	r3, #5
 8003c10:	781b      	ldrb	r3, [r3, #0]
 8003c12:	461a      	mov	r2, r3
 8003c14:	697b      	ldr	r3, [r7, #20]
 8003c16:	3b01      	subs	r3, #1
 8003c18:	fa42 f303 	asr.w	r3, r2, r3
 8003c1c:	f003 0301 	and.w	r3, r3, #1
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d001      	beq.n	8003c28 <VibeCheckRGB_SendColors+0x3e>
 8003c24:	2130      	movs	r1, #48	@ 0x30
 8003c26:	e000      	b.n	8003c2a <VibeCheckRGB_SendColors+0x40>
 8003c28:	2118      	movs	r1, #24
 8003c2a:	69fb      	ldr	r3, [r7, #28]
 8003c2c:	1c5a      	adds	r2, r3, #1
 8003c2e:	61fa      	str	r2, [r7, #28]
 8003c30:	687a      	ldr	r2, [r7, #4]
 8003c32:	3310      	adds	r3, #16
 8003c34:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for (uint32_t k = 8; k > 0; k--)  /* green */
 8003c38:	697b      	ldr	r3, [r7, #20]
 8003c3a:	3b01      	subs	r3, #1
 8003c3c:	617b      	str	r3, [r7, #20]
 8003c3e:	697b      	ldr	r3, [r7, #20]
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d1de      	bne.n	8003c02 <VibeCheckRGB_SendColors+0x18>

		for (uint32_t k = 8; k > 0; k--)  /* red */
 8003c44:	2308      	movs	r3, #8
 8003c46:	613b      	str	r3, [r7, #16]
 8003c48:	e01d      	b.n	8003c86 <VibeCheckRGB_SendColors+0x9c>
			rgb->bit_stream[i++] = ((rgb->colors[j].r >> (k - 1)) & 0x01) ? VC_RGB_TIM_HIGH : VC_RGB_TIM_LOW;
 8003c4a:	6879      	ldr	r1, [r7, #4]
 8003c4c:	69ba      	ldr	r2, [r7, #24]
 8003c4e:	4613      	mov	r3, r2
 8003c50:	005b      	lsls	r3, r3, #1
 8003c52:	4413      	add	r3, r2
 8003c54:	440b      	add	r3, r1
 8003c56:	3304      	adds	r3, #4
 8003c58:	781b      	ldrb	r3, [r3, #0]
 8003c5a:	461a      	mov	r2, r3
 8003c5c:	693b      	ldr	r3, [r7, #16]
 8003c5e:	3b01      	subs	r3, #1
 8003c60:	fa42 f303 	asr.w	r3, r2, r3
 8003c64:	f003 0301 	and.w	r3, r3, #1
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d001      	beq.n	8003c70 <VibeCheckRGB_SendColors+0x86>
 8003c6c:	2130      	movs	r1, #48	@ 0x30
 8003c6e:	e000      	b.n	8003c72 <VibeCheckRGB_SendColors+0x88>
 8003c70:	2118      	movs	r1, #24
 8003c72:	69fb      	ldr	r3, [r7, #28]
 8003c74:	1c5a      	adds	r2, r3, #1
 8003c76:	61fa      	str	r2, [r7, #28]
 8003c78:	687a      	ldr	r2, [r7, #4]
 8003c7a:	3310      	adds	r3, #16
 8003c7c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for (uint32_t k = 8; k > 0; k--)  /* red */
 8003c80:	693b      	ldr	r3, [r7, #16]
 8003c82:	3b01      	subs	r3, #1
 8003c84:	613b      	str	r3, [r7, #16]
 8003c86:	693b      	ldr	r3, [r7, #16]
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d1de      	bne.n	8003c4a <VibeCheckRGB_SendColors+0x60>

		for (uint32_t k = 8; k > 0; k--)  /* blue */
 8003c8c:	2308      	movs	r3, #8
 8003c8e:	60fb      	str	r3, [r7, #12]
 8003c90:	e01d      	b.n	8003cce <VibeCheckRGB_SendColors+0xe4>
			rgb->bit_stream[i++] = ((rgb->colors[j].b >> (k - 1)) & 0x01) ? VC_RGB_TIM_HIGH : VC_RGB_TIM_LOW;
 8003c92:	6879      	ldr	r1, [r7, #4]
 8003c94:	69ba      	ldr	r2, [r7, #24]
 8003c96:	4613      	mov	r3, r2
 8003c98:	005b      	lsls	r3, r3, #1
 8003c9a:	4413      	add	r3, r2
 8003c9c:	440b      	add	r3, r1
 8003c9e:	3306      	adds	r3, #6
 8003ca0:	781b      	ldrb	r3, [r3, #0]
 8003ca2:	461a      	mov	r2, r3
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	3b01      	subs	r3, #1
 8003ca8:	fa42 f303 	asr.w	r3, r2, r3
 8003cac:	f003 0301 	and.w	r3, r3, #1
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d001      	beq.n	8003cb8 <VibeCheckRGB_SendColors+0xce>
 8003cb4:	2130      	movs	r1, #48	@ 0x30
 8003cb6:	e000      	b.n	8003cba <VibeCheckRGB_SendColors+0xd0>
 8003cb8:	2118      	movs	r1, #24
 8003cba:	69fb      	ldr	r3, [r7, #28]
 8003cbc:	1c5a      	adds	r2, r3, #1
 8003cbe:	61fa      	str	r2, [r7, #28]
 8003cc0:	687a      	ldr	r2, [r7, #4]
 8003cc2:	3310      	adds	r3, #16
 8003cc4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for (uint32_t k = 8; k > 0; k--)  /* blue */
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	3b01      	subs	r3, #1
 8003ccc:	60fb      	str	r3, [r7, #12]
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d1de      	bne.n	8003c92 <VibeCheckRGB_SendColors+0xa8>
	for (uint32_t j = 0; j < VC_RGB_NUM_LEDS; j++)  /* Bit order for LED is G7, G6, ..., G0, R7, ..., R0, B7, ..., B0 */
 8003cd4:	69bb      	ldr	r3, [r7, #24]
 8003cd6:	3301      	adds	r3, #1
 8003cd8:	61bb      	str	r3, [r7, #24]
 8003cda:	69bb      	ldr	r3, [r7, #24]
 8003cdc:	2b08      	cmp	r3, #8
 8003cde:	d98d      	bls.n	8003bfc <VibeCheckRGB_SendColors+0x12>
	}

	/* start the DMA transfer */
	(void)HAL_TIM_PWM_Start_DMA(rgb->htim, VC_RGB_TIM_CHANNEL, (uint32_t*)rgb->bit_stream, VC_RGB_BUF_LEN);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	6818      	ldr	r0, [r3, #0]
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	f103 0220 	add.w	r2, r3, #32
 8003cea:	f44f 7326 	mov.w	r3, #664	@ 0x298
 8003cee:	2100      	movs	r1, #0
 8003cf0:	f00e f82a 	bl	8011d48 <HAL_TIM_PWM_Start_DMA>
}
 8003cf4:	bf00      	nop
 8003cf6:	3720      	adds	r7, #32
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	bd80      	pop	{r7, pc}

08003cfc <VibeCheckRGBCMD_Execute>:

*/


uint32_t VibeCheckRGBCMD_Execute(void* obj, VibeCheckShell* shell)
{
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	b09c      	sub	sp, #112	@ 0x70
 8003d00:	af02      	add	r7, sp, #8
 8003d02:	6078      	str	r0, [r7, #4]
 8003d04:	6039      	str	r1, [r7, #0]
	VibeCheckRGB* rgb = (VibeCheckRGB*) obj;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	667b      	str	r3, [r7, #100]	@ 0x64

	char str[VC_SHELL_MAX_TOKEN_LEN];
	if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 8003d0a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003d0e:	2240      	movs	r2, #64	@ 0x40
 8003d10:	4619      	mov	r1, r3
 8003d12:	6838      	ldr	r0, [r7, #0]
 8003d14:	f001 fe46 	bl	80059a4 <VibeCheckShell_GetNextString>
 8003d18:	4603      	mov	r3, r0
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	f000 80c2 	beq.w	8003ea4 <VibeCheckRGBCMD_Execute+0x1a8>
	{
		if (!strcmp(str, "set"))
 8003d20:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003d24:	4962      	ldr	r1, [pc, #392]	@ (8003eb0 <VibeCheckRGBCMD_Execute+0x1b4>)
 8003d26:	4618      	mov	r0, r3
 8003d28:	f7fc faf2 	bl	8000310 <strcmp>
 8003d2c:	4603      	mov	r3, r0
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d141      	bne.n	8003db6 <VibeCheckRGBCMD_Execute+0xba>
		{
			int32_t index, r, g, b;
			if (VibeCheckShell_GetNextInt(shell, &index)
 8003d32:	f107 0320 	add.w	r3, r7, #32
 8003d36:	4619      	mov	r1, r3
 8003d38:	6838      	ldr	r0, [r7, #0]
 8003d3a:	f001 feab 	bl	8005a94 <VibeCheckShell_GetNextInt>
 8003d3e:	4603      	mov	r3, r0
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	f000 80af 	beq.w	8003ea4 <VibeCheckRGBCMD_Execute+0x1a8>
					&& VibeCheckShell_GetNextInt(shell, &r)
 8003d46:	f107 031c 	add.w	r3, r7, #28
 8003d4a:	4619      	mov	r1, r3
 8003d4c:	6838      	ldr	r0, [r7, #0]
 8003d4e:	f001 fea1 	bl	8005a94 <VibeCheckShell_GetNextInt>
 8003d52:	4603      	mov	r3, r0
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	f000 80a5 	beq.w	8003ea4 <VibeCheckRGBCMD_Execute+0x1a8>
					&& VibeCheckShell_GetNextInt(shell, &g)
 8003d5a:	f107 0318 	add.w	r3, r7, #24
 8003d5e:	4619      	mov	r1, r3
 8003d60:	6838      	ldr	r0, [r7, #0]
 8003d62:	f001 fe97 	bl	8005a94 <VibeCheckShell_GetNextInt>
 8003d66:	4603      	mov	r3, r0
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	f000 809b 	beq.w	8003ea4 <VibeCheckRGBCMD_Execute+0x1a8>
					&& VibeCheckShell_GetNextInt(shell, &b))
 8003d6e:	f107 0314 	add.w	r3, r7, #20
 8003d72:	4619      	mov	r1, r3
 8003d74:	6838      	ldr	r0, [r7, #0]
 8003d76:	f001 fe8d 	bl	8005a94 <VibeCheckShell_GetNextInt>
 8003d7a:	4603      	mov	r3, r0
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	f000 8091 	beq.w	8003ea4 <VibeCheckRGBCMD_Execute+0x1a8>
			{
				VibeCheckRGB_SetColor(rgb, index, r, g, b);
 8003d82:	6a3b      	ldr	r3, [r7, #32]
 8003d84:	4618      	mov	r0, r3
 8003d86:	69fb      	ldr	r3, [r7, #28]
 8003d88:	b2da      	uxtb	r2, r3
 8003d8a:	69bb      	ldr	r3, [r7, #24]
 8003d8c:	b2d9      	uxtb	r1, r3
 8003d8e:	697b      	ldr	r3, [r7, #20]
 8003d90:	b2db      	uxtb	r3, r3
 8003d92:	9300      	str	r3, [sp, #0]
 8003d94:	460b      	mov	r3, r1
 8003d96:	4601      	mov	r1, r0
 8003d98:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8003d9a:	f7ff feb4 	bl	8003b06 <VibeCheckRGB_SetColor>
				VibeCheckRGB_SendColors(rgb);
 8003d9e:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8003da0:	f7ff ff23 	bl	8003bea <VibeCheckRGB_SendColors>
				VibeCheckShell_PutOutputString(shell, "ack");
 8003da4:	4943      	ldr	r1, [pc, #268]	@ (8003eb4 <VibeCheckRGBCMD_Execute+0x1b8>)
 8003da6:	6838      	ldr	r0, [r7, #0]
 8003da8:	f001 ff1c 	bl	8005be4 <VibeCheckShell_PutOutputString>
				VibeCheckShell_PutOutputDelimiter(shell);
 8003dac:	6838      	ldr	r0, [r7, #0]
 8003dae:	f001 ff99 	bl	8005ce4 <VibeCheckShell_PutOutputDelimiter>
				return 1;
 8003db2:	2301      	movs	r3, #1
 8003db4:	e077      	b.n	8003ea6 <VibeCheckRGBCMD_Execute+0x1aa>
			}
		}
		else if (!strcmp(str, "get"))
 8003db6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003dba:	493f      	ldr	r1, [pc, #252]	@ (8003eb8 <VibeCheckRGBCMD_Execute+0x1bc>)
 8003dbc:	4618      	mov	r0, r3
 8003dbe:	f7fc faa7 	bl	8000310 <strcmp>
 8003dc2:	4603      	mov	r3, r0
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d137      	bne.n	8003e38 <VibeCheckRGBCMD_Execute+0x13c>
		{
			int32_t index;
			if (VibeCheckShell_GetNextInt(shell, &index))
 8003dc8:	f107 0310 	add.w	r3, r7, #16
 8003dcc:	4619      	mov	r1, r3
 8003dce:	6838      	ldr	r0, [r7, #0]
 8003dd0:	f001 fe60 	bl	8005a94 <VibeCheckShell_GetNextInt>
 8003dd4:	4603      	mov	r3, r0
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d064      	beq.n	8003ea4 <VibeCheckRGBCMD_Execute+0x1a8>
			{
				VibeCheckRGB_Color color = VibeCheckRGB_GetColor(rgb, index);
 8003dda:	693b      	ldr	r3, [r7, #16]
 8003ddc:	4619      	mov	r1, r3
 8003dde:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8003de0:	f7ff fec2 	bl	8003b68 <VibeCheckRGB_GetColor>
 8003de4:	4603      	mov	r3, r0
 8003de6:	461a      	mov	r2, r3
 8003de8:	733a      	strb	r2, [r7, #12]
 8003dea:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8003dee:	737a      	strb	r2, [r7, #13]
 8003df0:	f3c3 4307 	ubfx	r3, r3, #16, #8
 8003df4:	73bb      	strb	r3, [r7, #14]

				VibeCheckShell_PutOutputString(shell, "ack");
 8003df6:	492f      	ldr	r1, [pc, #188]	@ (8003eb4 <VibeCheckRGBCMD_Execute+0x1b8>)
 8003df8:	6838      	ldr	r0, [r7, #0]
 8003dfa:	f001 fef3 	bl	8005be4 <VibeCheckShell_PutOutputString>
				VibeCheckShell_PutOutputSeparator(shell);
 8003dfe:	6838      	ldr	r0, [r7, #0]
 8003e00:	f001 ff62 	bl	8005cc8 <VibeCheckShell_PutOutputSeparator>
				VibeCheckShell_PutOutputInt(shell, color.r);
 8003e04:	7b3b      	ldrb	r3, [r7, #12]
 8003e06:	4619      	mov	r1, r3
 8003e08:	6838      	ldr	r0, [r7, #0]
 8003e0a:	f001 ff27 	bl	8005c5c <VibeCheckShell_PutOutputInt>
				VibeCheckShell_PutOutputSeparator(shell);
 8003e0e:	6838      	ldr	r0, [r7, #0]
 8003e10:	f001 ff5a 	bl	8005cc8 <VibeCheckShell_PutOutputSeparator>
				VibeCheckShell_PutOutputInt(shell, color.g);
 8003e14:	7b7b      	ldrb	r3, [r7, #13]
 8003e16:	4619      	mov	r1, r3
 8003e18:	6838      	ldr	r0, [r7, #0]
 8003e1a:	f001 ff1f 	bl	8005c5c <VibeCheckShell_PutOutputInt>
				VibeCheckShell_PutOutputSeparator(shell);
 8003e1e:	6838      	ldr	r0, [r7, #0]
 8003e20:	f001 ff52 	bl	8005cc8 <VibeCheckShell_PutOutputSeparator>
				VibeCheckShell_PutOutputInt(shell, color.b);
 8003e24:	7bbb      	ldrb	r3, [r7, #14]
 8003e26:	4619      	mov	r1, r3
 8003e28:	6838      	ldr	r0, [r7, #0]
 8003e2a:	f001 ff17 	bl	8005c5c <VibeCheckShell_PutOutputInt>
				VibeCheckShell_PutOutputDelimiter(shell);
 8003e2e:	6838      	ldr	r0, [r7, #0]
 8003e30:	f001 ff58 	bl	8005ce4 <VibeCheckShell_PutOutputDelimiter>
				return 1;
 8003e34:	2301      	movs	r3, #1
 8003e36:	e036      	b.n	8003ea6 <VibeCheckRGBCMD_Execute+0x1aa>
			}
		}
		else if (!strcmp(str, "start"))  /* TODO: revisit this once we have a clearer idea of how the LED sequence should behave */
 8003e38:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003e3c:	491f      	ldr	r1, [pc, #124]	@ (8003ebc <VibeCheckRGBCMD_Execute+0x1c0>)
 8003e3e:	4618      	mov	r0, r3
 8003e40:	f7fc fa66 	bl	8000310 <strcmp>
 8003e44:	4603      	mov	r3, r0
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d10e      	bne.n	8003e68 <VibeCheckRGBCMD_Execute+0x16c>
		{
			VibeCheckRGB_StartBaseSequence(rgb);
 8003e4a:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8003e4c:	f7ff fe04 	bl	8003a58 <VibeCheckRGB_StartBaseSequence>
			VibeCheckRGB_StartTopSequence(rgb);
 8003e50:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8003e52:	f7ff fe38 	bl	8003ac6 <VibeCheckRGB_StartTopSequence>
			VibeCheckShell_PutOutputString(shell, "ack");
 8003e56:	4917      	ldr	r1, [pc, #92]	@ (8003eb4 <VibeCheckRGBCMD_Execute+0x1b8>)
 8003e58:	6838      	ldr	r0, [r7, #0]
 8003e5a:	f001 fec3 	bl	8005be4 <VibeCheckShell_PutOutputString>
			VibeCheckShell_PutOutputDelimiter(shell);
 8003e5e:	6838      	ldr	r0, [r7, #0]
 8003e60:	f001 ff40 	bl	8005ce4 <VibeCheckShell_PutOutputDelimiter>
			return 1;
 8003e64:	2301      	movs	r3, #1
 8003e66:	e01e      	b.n	8003ea6 <VibeCheckRGBCMD_Execute+0x1aa>
		}
		else if (!strcmp(str, "stop"))
 8003e68:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003e6c:	4914      	ldr	r1, [pc, #80]	@ (8003ec0 <VibeCheckRGBCMD_Execute+0x1c4>)
 8003e6e:	4618      	mov	r0, r3
 8003e70:	f7fc fa4e 	bl	8000310 <strcmp>
 8003e74:	4603      	mov	r3, r0
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d114      	bne.n	8003ea4 <VibeCheckRGBCMD_Execute+0x1a8>
		{
			VibeCheckRGB_StopBaseSequence(rgb);
 8003e7a:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8003e7c:	f7ff fdfe 	bl	8003a7c <VibeCheckRGB_StopBaseSequence>
			VibeCheckRGB_StopTopSequence(rgb);
 8003e80:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8003e82:	f7ff fe32 	bl	8003aea <VibeCheckRGB_StopTopSequence>
			VibeCheckRGB_SetAllOff(rgb);
 8003e86:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8003e88:	f7ff fe95 	bl	8003bb6 <VibeCheckRGB_SetAllOff>
			VibeCheckRGB_SendColors(rgb);
 8003e8c:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8003e8e:	f7ff feac 	bl	8003bea <VibeCheckRGB_SendColors>
			VibeCheckShell_PutOutputString(shell, "ack");
 8003e92:	4908      	ldr	r1, [pc, #32]	@ (8003eb4 <VibeCheckRGBCMD_Execute+0x1b8>)
 8003e94:	6838      	ldr	r0, [r7, #0]
 8003e96:	f001 fea5 	bl	8005be4 <VibeCheckShell_PutOutputString>
			VibeCheckShell_PutOutputDelimiter(shell);
 8003e9a:	6838      	ldr	r0, [r7, #0]
 8003e9c:	f001 ff22 	bl	8005ce4 <VibeCheckShell_PutOutputDelimiter>
			return 1;
 8003ea0:	2301      	movs	r3, #1
 8003ea2:	e000      	b.n	8003ea6 <VibeCheckRGBCMD_Execute+0x1aa>
		}
	}

	return 0;
 8003ea4:	2300      	movs	r3, #0
}
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	3768      	adds	r7, #104	@ 0x68
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	bd80      	pop	{r7, pc}
 8003eae:	bf00      	nop
 8003eb0:	0801d758 	.word	0x0801d758
 8003eb4:	0801d75c 	.word	0x0801d75c
 8003eb8:	0801d760 	.word	0x0801d760
 8003ebc:	0801d764 	.word	0x0801d764
 8003ec0:	0801d76c 	.word	0x0801d76c

08003ec4 <VibeCheckSensor_Init>:

#include "vibecheck_sensor.h"


void VibeCheckSensor_Init(VibeCheckSensor* sensor, volatile uint32_t* time_micros, SPI_HandleTypeDef* hspi0, SPI_HandleTypeDef* hspi1, SPI_HandleTypeDef* hspi2)
{
 8003ec4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003ec6:	b0a1      	sub	sp, #132	@ 0x84
 8003ec8:	af06      	add	r7, sp, #24
 8003eca:	6178      	str	r0, [r7, #20]
 8003ecc:	6139      	str	r1, [r7, #16]
 8003ece:	60fa      	str	r2, [r7, #12]
 8003ed0:	60bb      	str	r3, [r7, #8]
	sensor->data_ind = 0;
 8003ed2:	697b      	ldr	r3, [r7, #20]
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8
	sensor->data_ready = 0;
 8003eda:	697b      	ldr	r3, [r7, #20]
 8003edc:	2200      	movs	r2, #0
 8003ede:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
	sensor->time_prev_update = 0;
 8003ee2:	697b      	ldr	r3, [r7, #20]
 8003ee4:	2200      	movs	r2, #0
 8003ee6:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
	sensor->generate_fake_data = 0;
 8003eea:	697b      	ldr	r3, [r7, #20]
 8003eec:	2200      	movs	r2, #0
 8003eee:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4

	sensor->time_micros = time_micros;
 8003ef2:	697b      	ldr	r3, [r7, #20]
 8003ef4:	693a      	ldr	r2, [r7, #16]
 8003ef6:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

	/* set all the configurations to defaults */
	for (uint32_t i = 0; i < VC_SENSOR_NUM_SENSORS; i++)
 8003efa:	2300      	movs	r3, #0
 8003efc:	667b      	str	r3, [r7, #100]	@ 0x64
 8003efe:	e04a      	b.n	8003f96 <VibeCheckSensor_Init+0xd2>
	{
		sensor->sensor_config[i].usr_offset_x = 0.0f;
 8003f00:	6979      	ldr	r1, [r7, #20]
 8003f02:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003f04:	4613      	mov	r3, r2
 8003f06:	00db      	lsls	r3, r3, #3
 8003f08:	1a9b      	subs	r3, r3, r2
 8003f0a:	009b      	lsls	r3, r3, #2
 8003f0c:	440b      	add	r3, r1
 8003f0e:	f04f 0200 	mov.w	r2, #0
 8003f12:	601a      	str	r2, [r3, #0]
		sensor->sensor_config[i].usr_offset_y = 0.0f;
 8003f14:	6979      	ldr	r1, [r7, #20]
 8003f16:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003f18:	4613      	mov	r3, r2
 8003f1a:	00db      	lsls	r3, r3, #3
 8003f1c:	1a9b      	subs	r3, r3, r2
 8003f1e:	009b      	lsls	r3, r3, #2
 8003f20:	440b      	add	r3, r1
 8003f22:	3304      	adds	r3, #4
 8003f24:	f04f 0200 	mov.w	r2, #0
 8003f28:	601a      	str	r2, [r3, #0]
		sensor->sensor_config[i].usr_offset_z = 0.0f;
 8003f2a:	6979      	ldr	r1, [r7, #20]
 8003f2c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003f2e:	4613      	mov	r3, r2
 8003f30:	00db      	lsls	r3, r3, #3
 8003f32:	1a9b      	subs	r3, r3, r2
 8003f34:	009b      	lsls	r3, r3, #2
 8003f36:	440b      	add	r3, r1
 8003f38:	3308      	adds	r3, #8
 8003f3a:	f04f 0200 	mov.w	r2, #0
 8003f3e:	601a      	str	r2, [r3, #0]
		sensor->sensor_config[i].accel_odr_hz = VC_SENSOR_DEFAULT_ODR;
 8003f40:	6979      	ldr	r1, [r7, #20]
 8003f42:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003f44:	4613      	mov	r3, r2
 8003f46:	00db      	lsls	r3, r3, #3
 8003f48:	1a9b      	subs	r3, r3, r2
 8003f4a:	009b      	lsls	r3, r3, #2
 8003f4c:	440b      	add	r3, r1
 8003f4e:	330c      	adds	r3, #12
 8003f50:	220d      	movs	r2, #13
 8003f52:	601a      	str	r2, [r3, #0]
		sensor->sensor_config[i].g_range = VC_SENSOR_DEFAULT_G_RANGE;
 8003f54:	6979      	ldr	r1, [r7, #20]
 8003f56:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003f58:	4613      	mov	r3, r2
 8003f5a:	00db      	lsls	r3, r3, #3
 8003f5c:	1a9b      	subs	r3, r3, r2
 8003f5e:	009b      	lsls	r3, r3, #2
 8003f60:	440b      	add	r3, r1
 8003f62:	3310      	adds	r3, #16
 8003f64:	2202      	movs	r2, #2
 8003f66:	601a      	str	r2, [r3, #0]
		sensor->sensor_config[i].gyro_odr_hz = VC_SENSOR_DEFAULT_ODR;
 8003f68:	6979      	ldr	r1, [r7, #20]
 8003f6a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003f6c:	4613      	mov	r3, r2
 8003f6e:	00db      	lsls	r3, r3, #3
 8003f70:	1a9b      	subs	r3, r3, r2
 8003f72:	009b      	lsls	r3, r3, #2
 8003f74:	440b      	add	r3, r1
 8003f76:	3314      	adds	r3, #20
 8003f78:	220d      	movs	r2, #13
 8003f7a:	601a      	str	r2, [r3, #0]
		sensor->sensor_config[i].dps_range = VC_SENSOR_DEFAULT_DPS_RANGE;
 8003f7c:	6979      	ldr	r1, [r7, #20]
 8003f7e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003f80:	4613      	mov	r3, r2
 8003f82:	00db      	lsls	r3, r3, #3
 8003f84:	1a9b      	subs	r3, r3, r2
 8003f86:	009b      	lsls	r3, r3, #2
 8003f88:	440b      	add	r3, r1
 8003f8a:	3318      	adds	r3, #24
 8003f8c:	227d      	movs	r2, #125	@ 0x7d
 8003f8e:	601a      	str	r2, [r3, #0]
	for (uint32_t i = 0; i < VC_SENSOR_NUM_SENSORS; i++)
 8003f90:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003f92:	3301      	adds	r3, #1
 8003f94:	667b      	str	r3, [r7, #100]	@ 0x64
 8003f96:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003f98:	2b02      	cmp	r3, #2
 8003f9a:	d9b1      	bls.n	8003f00 <VibeCheckSensor_Init+0x3c>
	}


	/* initialize the sensor chips */
	SPI_HandleTypeDef* hspi[VC_SENSOR_NUM_SENSORS] = {hspi0, hspi1, hspi2};
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	657b      	str	r3, [r7, #84]	@ 0x54
 8003fa0:	68bb      	ldr	r3, [r7, #8]
 8003fa2:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003fa4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003fa8:	65fb      	str	r3, [r7, #92]	@ 0x5c

	GPIO_TypeDef* cs_ports[VC_SENSOR_NUM_SENSORS] = {ACCEL_NCS1_GPIO_Port, ACCEL_NCS2_GPIO_Port, ACCEL_NCS3_GPIO_Port};
 8003faa:	4a49      	ldr	r2, [pc, #292]	@ (80040d0 <VibeCheckSensor_Init+0x20c>)
 8003fac:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8003fb0:	ca07      	ldmia	r2, {r0, r1, r2}
 8003fb2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	uint16_t cs_pins[VC_SENSOR_NUM_SENSORS] = {ACCEL_NCS1_Pin, ACCEL_NCS2_Pin, ACCEL_NCS3_Pin};
 8003fb6:	4a47      	ldr	r2, [pc, #284]	@ (80040d4 <VibeCheckSensor_Init+0x210>)
 8003fb8:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8003fbc:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003fc0:	6018      	str	r0, [r3, #0]
 8003fc2:	3304      	adds	r3, #4
 8003fc4:	8019      	strh	r1, [r3, #0]
	GPIO_TypeDef* int1_ports[VC_SENSOR_NUM_SENSORS] = {ACCEL_INTA1_GPIO_Port, ACCEL_INTA2_GPIO_Port, ACCEL_INTA3_GPIO_Port};
 8003fc6:	4a44      	ldr	r2, [pc, #272]	@ (80040d8 <VibeCheckSensor_Init+0x214>)
 8003fc8:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8003fcc:	ca07      	ldmia	r2, {r0, r1, r2}
 8003fce:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	uint16_t int1_pins[VC_SENSOR_NUM_SENSORS] = {ACCEL_INTA1_Pin, ACCEL_INTA2_Pin, ACCEL_INTA3_Pin};
 8003fd2:	4a42      	ldr	r2, [pc, #264]	@ (80040dc <VibeCheckSensor_Init+0x218>)
 8003fd4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003fd8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003fdc:	6018      	str	r0, [r3, #0]
 8003fde:	3304      	adds	r3, #4
 8003fe0:	8019      	strh	r1, [r3, #0]
	GPIO_TypeDef* int2_ports[VC_SENSOR_NUM_SENSORS] = {ACCEL_INTB1_GPIO_Port, ACCEL_INTB2_GPIO_Port, ACCEL_INTB3_GPIO_Port};
 8003fe2:	4a3f      	ldr	r2, [pc, #252]	@ (80040e0 <VibeCheckSensor_Init+0x21c>)
 8003fe4:	f107 0320 	add.w	r3, r7, #32
 8003fe8:	ca07      	ldmia	r2, {r0, r1, r2}
 8003fea:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	uint16_t int2_pins[VC_SENSOR_NUM_SENSORS] = {ACCEL_INTB1_Pin, ACCEL_INTB2_Pin, ACCEL_INTB3_Pin};
 8003fee:	4a3d      	ldr	r2, [pc, #244]	@ (80040e4 <VibeCheckSensor_Init+0x220>)
 8003ff0:	f107 0318 	add.w	r3, r7, #24
 8003ff4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003ff8:	6018      	str	r0, [r3, #0]
 8003ffa:	3304      	adds	r3, #4
 8003ffc:	8019      	strh	r1, [r3, #0]

	for (uint32_t i = 0; i < VC_SENSOR_NUM_SENSORS; i++)
 8003ffe:	2300      	movs	r3, #0
 8004000:	663b      	str	r3, [r7, #96]	@ 0x60
 8004002:	e05c      	b.n	80040be <VibeCheckSensor_Init+0x1fa>
	{
		LSM6DS3_Init(&sensor->sensor_array[i], &sensor->sensor_config[i],
 8004004:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8004006:	4613      	mov	r3, r2
 8004008:	00db      	lsls	r3, r3, #3
 800400a:	1a9b      	subs	r3, r3, r2
 800400c:	00db      	lsls	r3, r3, #3
 800400e:	3350      	adds	r3, #80	@ 0x50
 8004010:	697a      	ldr	r2, [r7, #20]
 8004012:	4413      	add	r3, r2
 8004014:	1d1d      	adds	r5, r3, #4
 8004016:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8004018:	4613      	mov	r3, r2
 800401a:	00db      	lsls	r3, r3, #3
 800401c:	1a9b      	subs	r3, r3, r2
 800401e:	009b      	lsls	r3, r3, #2
 8004020:	697a      	ldr	r2, [r7, #20]
 8004022:	18d6      	adds	r6, r2, r3
 8004024:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004026:	009b      	lsls	r3, r3, #2
 8004028:	3360      	adds	r3, #96	@ 0x60
 800402a:	f107 0208 	add.w	r2, r7, #8
 800402e:	4413      	add	r3, r2
 8004030:	f853 3c14 	ldr.w	r3, [r3, #-20]
 8004034:	607b      	str	r3, [r7, #4]
 8004036:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004038:	009b      	lsls	r3, r3, #2
 800403a:	f103 0160 	add.w	r1, r3, #96	@ 0x60
 800403e:	f107 0308 	add.w	r3, r7, #8
 8004042:	18cb      	adds	r3, r1, r3
 8004044:	f853 1c20 	ldr.w	r1, [r3, #-32]
 8004048:	6039      	str	r1, [r7, #0]
 800404a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800404c:	005b      	lsls	r3, r3, #1
 800404e:	f103 0060 	add.w	r0, r3, #96	@ 0x60
 8004052:	f107 0308 	add.w	r3, r7, #8
 8004056:	18c3      	adds	r3, r0, r3
 8004058:	f833 2c28 	ldrh.w	r2, [r3, #-40]
 800405c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800405e:	009b      	lsls	r3, r3, #2
 8004060:	f103 0060 	add.w	r0, r3, #96	@ 0x60
 8004064:	f107 0308 	add.w	r3, r7, #8
 8004068:	18c3      	adds	r3, r0, r3
 800406a:	f853 1c34 	ldr.w	r1, [r3, #-52]
 800406e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004070:	005b      	lsls	r3, r3, #1
 8004072:	f103 0060 	add.w	r0, r3, #96	@ 0x60
 8004076:	f107 0308 	add.w	r3, r7, #8
 800407a:	18c3      	adds	r3, r0, r3
 800407c:	f833 0c3c 	ldrh.w	r0, [r3, #-60]
 8004080:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004082:	009b      	lsls	r3, r3, #2
 8004084:	f103 0460 	add.w	r4, r3, #96	@ 0x60
 8004088:	f107 0308 	add.w	r3, r7, #8
 800408c:	18e3      	adds	r3, r4, r3
 800408e:	f853 4c48 	ldr.w	r4, [r3, #-72]
 8004092:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004094:	005b      	lsls	r3, r3, #1
 8004096:	3360      	adds	r3, #96	@ 0x60
 8004098:	f107 0c08 	add.w	ip, r7, #8
 800409c:	4463      	add	r3, ip
 800409e:	f833 3c50 	ldrh.w	r3, [r3, #-80]
 80040a2:	9304      	str	r3, [sp, #16]
 80040a4:	9403      	str	r4, [sp, #12]
 80040a6:	9002      	str	r0, [sp, #8]
 80040a8:	9101      	str	r1, [sp, #4]
 80040aa:	9200      	str	r2, [sp, #0]
 80040ac:	683b      	ldr	r3, [r7, #0]
 80040ae:	687a      	ldr	r2, [r7, #4]
 80040b0:	4631      	mov	r1, r6
 80040b2:	4628      	mov	r0, r5
 80040b4:	f7fc fd00 	bl	8000ab8 <LSM6DS3_Init>
	for (uint32_t i = 0; i < VC_SENSOR_NUM_SENSORS; i++)
 80040b8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80040ba:	3301      	adds	r3, #1
 80040bc:	663b      	str	r3, [r7, #96]	@ 0x60
 80040be:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80040c0:	2b02      	cmp	r3, #2
 80040c2:	d99f      	bls.n	8004004 <VibeCheckSensor_Init+0x140>
				hspi[i], cs_ports[i], cs_pins[i], int1_ports[i], int1_pins[i], int2_ports[i], int2_pins[i]);
	}

}
 80040c4:	bf00      	nop
 80040c6:	bf00      	nop
 80040c8:	376c      	adds	r7, #108	@ 0x6c
 80040ca:	46bd      	mov	sp, r7
 80040cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80040ce:	bf00      	nop
 80040d0:	0801d774 	.word	0x0801d774
 80040d4:	0801d780 	.word	0x0801d780
 80040d8:	0801d788 	.word	0x0801d788
 80040dc:	0801d794 	.word	0x0801d794
 80040e0:	0801d79c 	.word	0x0801d79c
 80040e4:	0801d7a8 	.word	0x0801d7a8

080040e8 <VibeCheckSensor_Update>:


void VibeCheckSensor_Update(VibeCheckSensor* sensor)
{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	b088      	sub	sp, #32
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
	uint32_t time = HAL_GetTick();
 80040f0:	f003 f972 	bl	80073d8 <HAL_GetTick>
 80040f4:	61b8      	str	r0, [r7, #24]
	if (time - sensor->time_prev_update > VC_SENSOR_UPDATE_INTERVAL_MS)
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	f8d3 32d0 	ldr.w	r3, [r3, #720]	@ 0x2d0
 80040fc:	69ba      	ldr	r2, [r7, #24]
 80040fe:	1ad3      	subs	r3, r2, r3
 8004100:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8004104:	f240 8113 	bls.w	800432e <VibeCheckSensor_Update+0x246>

		/* if not connected -> test for connection -> if success, set connected flag, configure the sensor, and send message to host */
		/* if connected but not running -> test for connection -> if failure, reset connected flag, send message to host */
		/* if running either accelerometer or gyro -> check data received status flag and reset it -> if no data received, reset connected flag, send message to host */

		for (uint32_t i = 0; i < VC_SENSOR_NUM_SENSORS; i++)
 8004108:	2300      	movs	r3, #0
 800410a:	61fb      	str	r3, [r7, #28]
 800410c:	e0ac      	b.n	8004268 <VibeCheckSensor_Update+0x180>
		{
			if (!sensor->status[i].is_connected)
 800410e:	6879      	ldr	r1, [r7, #4]
 8004110:	69fa      	ldr	r2, [r7, #28]
 8004112:	4613      	mov	r3, r2
 8004114:	009b      	lsls	r3, r3, #2
 8004116:	4413      	add	r3, r2
 8004118:	009b      	lsls	r3, r3, #2
 800411a:	440b      	add	r3, r1
 800411c:	33fc      	adds	r3, #252	@ 0xfc
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	2b00      	cmp	r3, #0
 8004122:	d134      	bne.n	800418e <VibeCheckSensor_Update+0xa6>
			{
				if (LSM6DS3_TestCommunication(&sensor->sensor_array[i]))
 8004124:	69fa      	ldr	r2, [r7, #28]
 8004126:	4613      	mov	r3, r2
 8004128:	00db      	lsls	r3, r3, #3
 800412a:	1a9b      	subs	r3, r3, r2
 800412c:	00db      	lsls	r3, r3, #3
 800412e:	3350      	adds	r3, #80	@ 0x50
 8004130:	687a      	ldr	r2, [r7, #4]
 8004132:	4413      	add	r3, r2
 8004134:	3304      	adds	r3, #4
 8004136:	4618      	mov	r0, r3
 8004138:	f7fc fce8 	bl	8000b0c <LSM6DS3_TestCommunication>
 800413c:	4603      	mov	r3, r0
 800413e:	2b00      	cmp	r3, #0
 8004140:	f000 808f 	beq.w	8004262 <VibeCheckSensor_Update+0x17a>
				{
					sensor->status[i].is_connected = 1;
 8004144:	6879      	ldr	r1, [r7, #4]
 8004146:	69fa      	ldr	r2, [r7, #28]
 8004148:	4613      	mov	r3, r2
 800414a:	009b      	lsls	r3, r3, #2
 800414c:	4413      	add	r3, r2
 800414e:	009b      	lsls	r3, r3, #2
 8004150:	440b      	add	r3, r1
 8004152:	33fc      	adds	r3, #252	@ 0xfc
 8004154:	2201      	movs	r2, #1
 8004156:	601a      	str	r2, [r3, #0]
					sensor->status[i].connection_change_flag = 1;
 8004158:	6879      	ldr	r1, [r7, #4]
 800415a:	69fa      	ldr	r2, [r7, #28]
 800415c:	4613      	mov	r3, r2
 800415e:	009b      	lsls	r3, r3, #2
 8004160:	4413      	add	r3, r2
 8004162:	009b      	lsls	r3, r3, #2
 8004164:	440b      	add	r3, r1
 8004166:	f503 7386 	add.w	r3, r3, #268	@ 0x10c
 800416a:	2201      	movs	r2, #1
 800416c:	601a      	str	r2, [r3, #0]
					sensor->status[i].received_data_flag = 1;  /* give ourselves a grace period to receive data by artificially setting the flag */
 800416e:	6879      	ldr	r1, [r7, #4]
 8004170:	69fa      	ldr	r2, [r7, #28]
 8004172:	4613      	mov	r3, r2
 8004174:	009b      	lsls	r3, r3, #2
 8004176:	4413      	add	r3, r2
 8004178:	009b      	lsls	r3, r3, #2
 800417a:	440b      	add	r3, r1
 800417c:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 8004180:	2201      	movs	r2, #1
 8004182:	601a      	str	r2, [r3, #0]
					VibeCheckSensor_UpdateSensor(sensor, i);
 8004184:	69f9      	ldr	r1, [r7, #28]
 8004186:	6878      	ldr	r0, [r7, #4]
 8004188:	f000 fbf4 	bl	8004974 <VibeCheckSensor_UpdateSensor>
 800418c:	e069      	b.n	8004262 <VibeCheckSensor_Update+0x17a>
				}
			}
			else
			{
				if (!sensor->status[i].accel_measuring && !sensor->status[i].gyro_measuring)
 800418e:	6879      	ldr	r1, [r7, #4]
 8004190:	69fa      	ldr	r2, [r7, #28]
 8004192:	4613      	mov	r3, r2
 8004194:	009b      	lsls	r3, r3, #2
 8004196:	4413      	add	r3, r2
 8004198:	009b      	lsls	r3, r3, #2
 800419a:	440b      	add	r3, r1
 800419c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d130      	bne.n	8004208 <VibeCheckSensor_Update+0x120>
 80041a6:	6879      	ldr	r1, [r7, #4]
 80041a8:	69fa      	ldr	r2, [r7, #28]
 80041aa:	4613      	mov	r3, r2
 80041ac:	009b      	lsls	r3, r3, #2
 80041ae:	4413      	add	r3, r2
 80041b0:	009b      	lsls	r3, r3, #2
 80041b2:	440b      	add	r3, r1
 80041b4:	f503 7382 	add.w	r3, r3, #260	@ 0x104
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d124      	bne.n	8004208 <VibeCheckSensor_Update+0x120>
				{
					if (!LSM6DS3_TestCommunication(&sensor->sensor_array[i]))
 80041be:	69fa      	ldr	r2, [r7, #28]
 80041c0:	4613      	mov	r3, r2
 80041c2:	00db      	lsls	r3, r3, #3
 80041c4:	1a9b      	subs	r3, r3, r2
 80041c6:	00db      	lsls	r3, r3, #3
 80041c8:	3350      	adds	r3, #80	@ 0x50
 80041ca:	687a      	ldr	r2, [r7, #4]
 80041cc:	4413      	add	r3, r2
 80041ce:	3304      	adds	r3, #4
 80041d0:	4618      	mov	r0, r3
 80041d2:	f7fc fc9b 	bl	8000b0c <LSM6DS3_TestCommunication>
 80041d6:	4603      	mov	r3, r0
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d142      	bne.n	8004262 <VibeCheckSensor_Update+0x17a>
					{
						sensor->status[i].is_connected = 0;
 80041dc:	6879      	ldr	r1, [r7, #4]
 80041de:	69fa      	ldr	r2, [r7, #28]
 80041e0:	4613      	mov	r3, r2
 80041e2:	009b      	lsls	r3, r3, #2
 80041e4:	4413      	add	r3, r2
 80041e6:	009b      	lsls	r3, r3, #2
 80041e8:	440b      	add	r3, r1
 80041ea:	33fc      	adds	r3, #252	@ 0xfc
 80041ec:	2200      	movs	r2, #0
 80041ee:	601a      	str	r2, [r3, #0]
						sensor->status[i].connection_change_flag = 1;
 80041f0:	6879      	ldr	r1, [r7, #4]
 80041f2:	69fa      	ldr	r2, [r7, #28]
 80041f4:	4613      	mov	r3, r2
 80041f6:	009b      	lsls	r3, r3, #2
 80041f8:	4413      	add	r3, r2
 80041fa:	009b      	lsls	r3, r3, #2
 80041fc:	440b      	add	r3, r1
 80041fe:	f503 7386 	add.w	r3, r3, #268	@ 0x10c
 8004202:	2201      	movs	r2, #1
 8004204:	601a      	str	r2, [r3, #0]
					if (!LSM6DS3_TestCommunication(&sensor->sensor_array[i]))
 8004206:	e02c      	b.n	8004262 <VibeCheckSensor_Update+0x17a>
					}
				}
				else
				{
					if (sensor->status[i].received_data_flag)
 8004208:	6879      	ldr	r1, [r7, #4]
 800420a:	69fa      	ldr	r2, [r7, #28]
 800420c:	4613      	mov	r3, r2
 800420e:	009b      	lsls	r3, r3, #2
 8004210:	4413      	add	r3, r2
 8004212:	009b      	lsls	r3, r3, #2
 8004214:	440b      	add	r3, r1
 8004216:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	2b00      	cmp	r3, #0
 800421e:	d00b      	beq.n	8004238 <VibeCheckSensor_Update+0x150>
					{
						sensor->status[i].received_data_flag = 0;
 8004220:	6879      	ldr	r1, [r7, #4]
 8004222:	69fa      	ldr	r2, [r7, #28]
 8004224:	4613      	mov	r3, r2
 8004226:	009b      	lsls	r3, r3, #2
 8004228:	4413      	add	r3, r2
 800422a:	009b      	lsls	r3, r3, #2
 800422c:	440b      	add	r3, r1
 800422e:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 8004232:	2200      	movs	r2, #0
 8004234:	601a      	str	r2, [r3, #0]
 8004236:	e014      	b.n	8004262 <VibeCheckSensor_Update+0x17a>
					}
					else
					{
						sensor->status[i].is_connected = 0;
 8004238:	6879      	ldr	r1, [r7, #4]
 800423a:	69fa      	ldr	r2, [r7, #28]
 800423c:	4613      	mov	r3, r2
 800423e:	009b      	lsls	r3, r3, #2
 8004240:	4413      	add	r3, r2
 8004242:	009b      	lsls	r3, r3, #2
 8004244:	440b      	add	r3, r1
 8004246:	33fc      	adds	r3, #252	@ 0xfc
 8004248:	2200      	movs	r2, #0
 800424a:	601a      	str	r2, [r3, #0]
						sensor->status[i].connection_change_flag = 1;
 800424c:	6879      	ldr	r1, [r7, #4]
 800424e:	69fa      	ldr	r2, [r7, #28]
 8004250:	4613      	mov	r3, r2
 8004252:	009b      	lsls	r3, r3, #2
 8004254:	4413      	add	r3, r2
 8004256:	009b      	lsls	r3, r3, #2
 8004258:	440b      	add	r3, r1
 800425a:	f503 7386 	add.w	r3, r3, #268	@ 0x10c
 800425e:	2201      	movs	r2, #1
 8004260:	601a      	str	r2, [r3, #0]
		for (uint32_t i = 0; i < VC_SENSOR_NUM_SENSORS; i++)
 8004262:	69fb      	ldr	r3, [r7, #28]
 8004264:	3301      	adds	r3, #1
 8004266:	61fb      	str	r3, [r7, #28]
 8004268:	69fb      	ldr	r3, [r7, #28]
 800426a:	2b02      	cmp	r3, #2
 800426c:	f67f af4f 	bls.w	800410e <VibeCheckSensor_Update+0x26>
				}
			}
		}

		/* make some random data (3 sine wave phases) for testing the host plotting/data logging */
		if (sensor->generate_fake_data)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8004276:	2b00      	cmp	r3, #0
 8004278:	d055      	beq.n	8004326 <VibeCheckSensor_Update+0x23e>
		{
			float val1 = sinf(2.0f * 3.14159f * time);
 800427a:	69bb      	ldr	r3, [r7, #24]
 800427c:	ee07 3a90 	vmov	s15, r3
 8004280:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004284:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 8004338 <VibeCheckSensor_Update+0x250>
 8004288:	ee67 7a87 	vmul.f32	s15, s15, s14
 800428c:	eeb0 0a67 	vmov.f32	s0, s15
 8004290:	f018 fc0a 	bl	801caa8 <sinf>
 8004294:	ed87 0a05 	vstr	s0, [r7, #20]
			float val2 = sinf(2.0f * 3.14159f * time + 3.14159f / 3.0f);
 8004298:	69bb      	ldr	r3, [r7, #24]
 800429a:	ee07 3a90 	vmov	s15, r3
 800429e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80042a2:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8004338 <VibeCheckSensor_Update+0x250>
 80042a6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80042aa:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 800433c <VibeCheckSensor_Update+0x254>
 80042ae:	ee77 7a87 	vadd.f32	s15, s15, s14
 80042b2:	eeb0 0a67 	vmov.f32	s0, s15
 80042b6:	f018 fbf7 	bl	801caa8 <sinf>
 80042ba:	ed87 0a04 	vstr	s0, [r7, #16]
			float val3 = sinf(2.0f * 3.14159f * time + 2.0f * 3.14159f / 3.0f);
 80042be:	69bb      	ldr	r3, [r7, #24]
 80042c0:	ee07 3a90 	vmov	s15, r3
 80042c4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80042c8:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8004338 <VibeCheckSensor_Update+0x250>
 80042cc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80042d0:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8004340 <VibeCheckSensor_Update+0x258>
 80042d4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80042d8:	eeb0 0a67 	vmov.f32	s0, s15
 80042dc:	f018 fbe4 	bl	801caa8 <sinf>
 80042e0:	ed87 0a03 	vstr	s0, [r7, #12]

			VibeCheckSensor_AddData(sensor, 1, time, val1, val2, val3);
 80042e4:	ed97 1a03 	vldr	s2, [r7, #12]
 80042e8:	edd7 0a04 	vldr	s1, [r7, #16]
 80042ec:	ed97 0a05 	vldr	s0, [r7, #20]
 80042f0:	69ba      	ldr	r2, [r7, #24]
 80042f2:	2101      	movs	r1, #1
 80042f4:	6878      	ldr	r0, [r7, #4]
 80042f6:	f000 fb92 	bl	8004a1e <VibeCheckSensor_AddData>
			VibeCheckSensor_AddData(sensor, 2, time, val3, val1, val2);
 80042fa:	ed97 1a04 	vldr	s2, [r7, #16]
 80042fe:	edd7 0a05 	vldr	s1, [r7, #20]
 8004302:	ed97 0a03 	vldr	s0, [r7, #12]
 8004306:	69ba      	ldr	r2, [r7, #24]
 8004308:	2102      	movs	r1, #2
 800430a:	6878      	ldr	r0, [r7, #4]
 800430c:	f000 fb87 	bl	8004a1e <VibeCheckSensor_AddData>
			VibeCheckSensor_AddData(sensor, 3, time, val2, val3, val1);
 8004310:	ed97 1a05 	vldr	s2, [r7, #20]
 8004314:	edd7 0a03 	vldr	s1, [r7, #12]
 8004318:	ed97 0a04 	vldr	s0, [r7, #16]
 800431c:	69ba      	ldr	r2, [r7, #24]
 800431e:	2103      	movs	r1, #3
 8004320:	6878      	ldr	r0, [r7, #4]
 8004322:	f000 fb7c 	bl	8004a1e <VibeCheckSensor_AddData>
		}

		sensor->time_prev_update = time;
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	69ba      	ldr	r2, [r7, #24]
 800432a:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
	}
}
 800432e:	bf00      	nop
 8004330:	3720      	adds	r7, #32
 8004332:	46bd      	mov	sp, r7
 8004334:	bd80      	pop	{r7, pc}
 8004336:	bf00      	nop
 8004338:	40c90fd0 	.word	0x40c90fd0
 800433c:	3f860a8b 	.word	0x3f860a8b
 8004340:	40060a8b 	.word	0x40060a8b

08004344 <VibeCheckSensor_StartAccel>:

void VibeCheckSensor_StartAccel(VibeCheckSensor* sensor, uint32_t channel)  /* start acceleration measurement of specified channel */
{
 8004344:	b580      	push	{r7, lr}
 8004346:	b082      	sub	sp, #8
 8004348:	af00      	add	r7, sp, #0
 800434a:	6078      	str	r0, [r7, #4]
 800434c:	6039      	str	r1, [r7, #0]
	if (channel >= VC_SENSOR_NUM_SENSORS) channel = VC_SENSOR_NUM_SENSORS - 1;
 800434e:	683b      	ldr	r3, [r7, #0]
 8004350:	2b02      	cmp	r3, #2
 8004352:	d901      	bls.n	8004358 <VibeCheckSensor_StartAccel+0x14>
 8004354:	2302      	movs	r3, #2
 8004356:	603b      	str	r3, [r7, #0]

	if (sensor->status[channel].is_connected && !sensor->status[channel].accel_measuring)
 8004358:	6879      	ldr	r1, [r7, #4]
 800435a:	683a      	ldr	r2, [r7, #0]
 800435c:	4613      	mov	r3, r2
 800435e:	009b      	lsls	r3, r3, #2
 8004360:	4413      	add	r3, r2
 8004362:	009b      	lsls	r3, r3, #2
 8004364:	440b      	add	r3, r1
 8004366:	33fc      	adds	r3, #252	@ 0xfc
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	2b00      	cmp	r3, #0
 800436c:	d017      	beq.n	800439e <VibeCheckSensor_StartAccel+0x5a>
 800436e:	6879      	ldr	r1, [r7, #4]
 8004370:	683a      	ldr	r2, [r7, #0]
 8004372:	4613      	mov	r3, r2
 8004374:	009b      	lsls	r3, r3, #2
 8004376:	4413      	add	r3, r2
 8004378:	009b      	lsls	r3, r3, #2
 800437a:	440b      	add	r3, r1
 800437c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	2b00      	cmp	r3, #0
 8004384:	d10b      	bne.n	800439e <VibeCheckSensor_StartAccel+0x5a>
		LSM6DS3_StartAccel(&sensor->sensor_array[channel]);
 8004386:	683a      	ldr	r2, [r7, #0]
 8004388:	4613      	mov	r3, r2
 800438a:	00db      	lsls	r3, r3, #3
 800438c:	1a9b      	subs	r3, r3, r2
 800438e:	00db      	lsls	r3, r3, #3
 8004390:	3350      	adds	r3, #80	@ 0x50
 8004392:	687a      	ldr	r2, [r7, #4]
 8004394:	4413      	add	r3, r2
 8004396:	3304      	adds	r3, #4
 8004398:	4618      	mov	r0, r3
 800439a:	f7fc fc75 	bl	8000c88 <LSM6DS3_StartAccel>
	/*
	 * I choose to set the flag here immediately, even if the accelerometer is not currently connected. This way, it can be set
	 * to start sampling immediately once the accelerometer is plugged in.
	 */

	sensor->status[channel].accel_measuring = 1;
 800439e:	6879      	ldr	r1, [r7, #4]
 80043a0:	683a      	ldr	r2, [r7, #0]
 80043a2:	4613      	mov	r3, r2
 80043a4:	009b      	lsls	r3, r3, #2
 80043a6:	4413      	add	r3, r2
 80043a8:	009b      	lsls	r3, r3, #2
 80043aa:	440b      	add	r3, r1
 80043ac:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80043b0:	2201      	movs	r2, #1
 80043b2:	601a      	str	r2, [r3, #0]
}
 80043b4:	bf00      	nop
 80043b6:	3708      	adds	r7, #8
 80043b8:	46bd      	mov	sp, r7
 80043ba:	bd80      	pop	{r7, pc}

080043bc <VibeCheckSensor_StopAccel>:

void VibeCheckSensor_StopAccel(VibeCheckSensor* sensor, uint32_t channel)
{
 80043bc:	b580      	push	{r7, lr}
 80043be:	b082      	sub	sp, #8
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	6078      	str	r0, [r7, #4]
 80043c4:	6039      	str	r1, [r7, #0]
	if (channel >= VC_SENSOR_NUM_SENSORS) channel = VC_SENSOR_NUM_SENSORS - 1;
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	2b02      	cmp	r3, #2
 80043ca:	d901      	bls.n	80043d0 <VibeCheckSensor_StopAccel+0x14>
 80043cc:	2302      	movs	r3, #2
 80043ce:	603b      	str	r3, [r7, #0]

	if (sensor->status[channel].is_connected && sensor->status[channel].accel_measuring)
 80043d0:	6879      	ldr	r1, [r7, #4]
 80043d2:	683a      	ldr	r2, [r7, #0]
 80043d4:	4613      	mov	r3, r2
 80043d6:	009b      	lsls	r3, r3, #2
 80043d8:	4413      	add	r3, r2
 80043da:	009b      	lsls	r3, r3, #2
 80043dc:	440b      	add	r3, r1
 80043de:	33fc      	adds	r3, #252	@ 0xfc
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d017      	beq.n	8004416 <VibeCheckSensor_StopAccel+0x5a>
 80043e6:	6879      	ldr	r1, [r7, #4]
 80043e8:	683a      	ldr	r2, [r7, #0]
 80043ea:	4613      	mov	r3, r2
 80043ec:	009b      	lsls	r3, r3, #2
 80043ee:	4413      	add	r3, r2
 80043f0:	009b      	lsls	r3, r3, #2
 80043f2:	440b      	add	r3, r1
 80043f4:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d00b      	beq.n	8004416 <VibeCheckSensor_StopAccel+0x5a>
		LSM6DS3_StopAccel(&sensor->sensor_array[channel]);
 80043fe:	683a      	ldr	r2, [r7, #0]
 8004400:	4613      	mov	r3, r2
 8004402:	00db      	lsls	r3, r3, #3
 8004404:	1a9b      	subs	r3, r3, r2
 8004406:	00db      	lsls	r3, r3, #3
 8004408:	3350      	adds	r3, #80	@ 0x50
 800440a:	687a      	ldr	r2, [r7, #4]
 800440c:	4413      	add	r3, r2
 800440e:	3304      	adds	r3, #4
 8004410:	4618      	mov	r0, r3
 8004412:	f7fc fd73 	bl	8000efc <LSM6DS3_StopAccel>

	sensor->status[channel].accel_measuring = 0;
 8004416:	6879      	ldr	r1, [r7, #4]
 8004418:	683a      	ldr	r2, [r7, #0]
 800441a:	4613      	mov	r3, r2
 800441c:	009b      	lsls	r3, r3, #2
 800441e:	4413      	add	r3, r2
 8004420:	009b      	lsls	r3, r3, #2
 8004422:	440b      	add	r3, r1
 8004424:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8004428:	2200      	movs	r2, #0
 800442a:	601a      	str	r2, [r3, #0]
}
 800442c:	bf00      	nop
 800442e:	3708      	adds	r7, #8
 8004430:	46bd      	mov	sp, r7
 8004432:	bd80      	pop	{r7, pc}

08004434 <VibeCheckSensor_StartGyro>:

void VibeCheckSensor_StartGyro(VibeCheckSensor* sensor, uint32_t channel)  /* start gyroscope measurement of specified channel */
{
 8004434:	b580      	push	{r7, lr}
 8004436:	b082      	sub	sp, #8
 8004438:	af00      	add	r7, sp, #0
 800443a:	6078      	str	r0, [r7, #4]
 800443c:	6039      	str	r1, [r7, #0]
	if (channel >= VC_SENSOR_NUM_SENSORS) channel = VC_SENSOR_NUM_SENSORS - 1;
 800443e:	683b      	ldr	r3, [r7, #0]
 8004440:	2b02      	cmp	r3, #2
 8004442:	d901      	bls.n	8004448 <VibeCheckSensor_StartGyro+0x14>
 8004444:	2302      	movs	r3, #2
 8004446:	603b      	str	r3, [r7, #0]

	if (sensor->status[channel].is_connected && !sensor->status[channel].gyro_measuring)
 8004448:	6879      	ldr	r1, [r7, #4]
 800444a:	683a      	ldr	r2, [r7, #0]
 800444c:	4613      	mov	r3, r2
 800444e:	009b      	lsls	r3, r3, #2
 8004450:	4413      	add	r3, r2
 8004452:	009b      	lsls	r3, r3, #2
 8004454:	440b      	add	r3, r1
 8004456:	33fc      	adds	r3, #252	@ 0xfc
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	2b00      	cmp	r3, #0
 800445c:	d017      	beq.n	800448e <VibeCheckSensor_StartGyro+0x5a>
 800445e:	6879      	ldr	r1, [r7, #4]
 8004460:	683a      	ldr	r2, [r7, #0]
 8004462:	4613      	mov	r3, r2
 8004464:	009b      	lsls	r3, r3, #2
 8004466:	4413      	add	r3, r2
 8004468:	009b      	lsls	r3, r3, #2
 800446a:	440b      	add	r3, r1
 800446c:	f503 7382 	add.w	r3, r3, #260	@ 0x104
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	2b00      	cmp	r3, #0
 8004474:	d10b      	bne.n	800448e <VibeCheckSensor_StartGyro+0x5a>
		LSM6DS3_StartGyro(&sensor->sensor_array[channel]);
 8004476:	683a      	ldr	r2, [r7, #0]
 8004478:	4613      	mov	r3, r2
 800447a:	00db      	lsls	r3, r3, #3
 800447c:	1a9b      	subs	r3, r3, r2
 800447e:	00db      	lsls	r3, r3, #3
 8004480:	3350      	adds	r3, #80	@ 0x50
 8004482:	687a      	ldr	r2, [r7, #4]
 8004484:	4413      	add	r3, r2
 8004486:	3304      	adds	r3, #4
 8004488:	4618      	mov	r0, r3
 800448a:	f7fc fc9f 	bl	8000dcc <LSM6DS3_StartGyro>

	sensor->status[channel].gyro_measuring = 1;
 800448e:	6879      	ldr	r1, [r7, #4]
 8004490:	683a      	ldr	r2, [r7, #0]
 8004492:	4613      	mov	r3, r2
 8004494:	009b      	lsls	r3, r3, #2
 8004496:	4413      	add	r3, r2
 8004498:	009b      	lsls	r3, r3, #2
 800449a:	440b      	add	r3, r1
 800449c:	f503 7382 	add.w	r3, r3, #260	@ 0x104
 80044a0:	2201      	movs	r2, #1
 80044a2:	601a      	str	r2, [r3, #0]
}
 80044a4:	bf00      	nop
 80044a6:	3708      	adds	r7, #8
 80044a8:	46bd      	mov	sp, r7
 80044aa:	bd80      	pop	{r7, pc}

080044ac <VibeCheckSensor_StopGyro>:

void VibeCheckSensor_StopGyro(VibeCheckSensor* sensor, uint32_t channel)
{
 80044ac:	b580      	push	{r7, lr}
 80044ae:	b082      	sub	sp, #8
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
 80044b4:	6039      	str	r1, [r7, #0]
	if (channel >= VC_SENSOR_NUM_SENSORS) channel = VC_SENSOR_NUM_SENSORS - 1;
 80044b6:	683b      	ldr	r3, [r7, #0]
 80044b8:	2b02      	cmp	r3, #2
 80044ba:	d901      	bls.n	80044c0 <VibeCheckSensor_StopGyro+0x14>
 80044bc:	2302      	movs	r3, #2
 80044be:	603b      	str	r3, [r7, #0]

	if (sensor->status[channel].is_connected && sensor->status[channel].gyro_measuring)
 80044c0:	6879      	ldr	r1, [r7, #4]
 80044c2:	683a      	ldr	r2, [r7, #0]
 80044c4:	4613      	mov	r3, r2
 80044c6:	009b      	lsls	r3, r3, #2
 80044c8:	4413      	add	r3, r2
 80044ca:	009b      	lsls	r3, r3, #2
 80044cc:	440b      	add	r3, r1
 80044ce:	33fc      	adds	r3, #252	@ 0xfc
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d017      	beq.n	8004506 <VibeCheckSensor_StopGyro+0x5a>
 80044d6:	6879      	ldr	r1, [r7, #4]
 80044d8:	683a      	ldr	r2, [r7, #0]
 80044da:	4613      	mov	r3, r2
 80044dc:	009b      	lsls	r3, r3, #2
 80044de:	4413      	add	r3, r2
 80044e0:	009b      	lsls	r3, r3, #2
 80044e2:	440b      	add	r3, r1
 80044e4:	f503 7382 	add.w	r3, r3, #260	@ 0x104
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d00b      	beq.n	8004506 <VibeCheckSensor_StopGyro+0x5a>
		LSM6DS3_StopGyro(&sensor->sensor_array[channel]);
 80044ee:	683a      	ldr	r2, [r7, #0]
 80044f0:	4613      	mov	r3, r2
 80044f2:	00db      	lsls	r3, r3, #3
 80044f4:	1a9b      	subs	r3, r3, r2
 80044f6:	00db      	lsls	r3, r3, #3
 80044f8:	3350      	adds	r3, #80	@ 0x50
 80044fa:	687a      	ldr	r2, [r7, #4]
 80044fc:	4413      	add	r3, r2
 80044fe:	3304      	adds	r3, #4
 8004500:	4618      	mov	r0, r3
 8004502:	f7fc fd09 	bl	8000f18 <LSM6DS3_StopGyro>

	sensor->status[channel].gyro_measuring = 0;
 8004506:	6879      	ldr	r1, [r7, #4]
 8004508:	683a      	ldr	r2, [r7, #0]
 800450a:	4613      	mov	r3, r2
 800450c:	009b      	lsls	r3, r3, #2
 800450e:	4413      	add	r3, r2
 8004510:	009b      	lsls	r3, r3, #2
 8004512:	440b      	add	r3, r1
 8004514:	f503 7382 	add.w	r3, r3, #260	@ 0x104
 8004518:	2200      	movs	r2, #0
 800451a:	601a      	str	r2, [r3, #0]
}
 800451c:	bf00      	nop
 800451e:	3708      	adds	r7, #8
 8004520:	46bd      	mov	sp, r7
 8004522:	bd80      	pop	{r7, pc}

08004524 <VibeCheckSensor_SetAccelODR>:

void VibeCheckSensor_SetAccelODR(VibeCheckSensor* sensor, uint32_t channel, uint32_t odr)
{
 8004524:	b580      	push	{r7, lr}
 8004526:	b084      	sub	sp, #16
 8004528:	af00      	add	r7, sp, #0
 800452a:	60f8      	str	r0, [r7, #12]
 800452c:	60b9      	str	r1, [r7, #8]
 800452e:	607a      	str	r2, [r7, #4]
	if (channel >= VC_SENSOR_NUM_SENSORS) channel = VC_SENSOR_NUM_SENSORS - 1;
 8004530:	68bb      	ldr	r3, [r7, #8]
 8004532:	2b02      	cmp	r3, #2
 8004534:	d901      	bls.n	800453a <VibeCheckSensor_SetAccelODR+0x16>
 8004536:	2302      	movs	r3, #2
 8004538:	60bb      	str	r3, [r7, #8]

	sensor->sensor_config[channel].accel_odr_hz = FindClosest(VC_SENSOR_ALLOWED_ODR, sizeof(VC_SENSOR_ALLOWED_ODR) / sizeof(VC_SENSOR_ALLOWED_ODR[0]), odr);
 800453a:	687a      	ldr	r2, [r7, #4]
 800453c:	210a      	movs	r1, #10
 800453e:	480a      	ldr	r0, [pc, #40]	@ (8004568 <VibeCheckSensor_SetAccelODR+0x44>)
 8004540:	f7fe fd30 	bl	8002fa4 <FindClosest>
 8004544:	68f9      	ldr	r1, [r7, #12]
 8004546:	68ba      	ldr	r2, [r7, #8]
 8004548:	4613      	mov	r3, r2
 800454a:	00db      	lsls	r3, r3, #3
 800454c:	1a9b      	subs	r3, r3, r2
 800454e:	009b      	lsls	r3, r3, #2
 8004550:	440b      	add	r3, r1
 8004552:	330c      	adds	r3, #12
 8004554:	6018      	str	r0, [r3, #0]
	VibeCheckSensor_UpdateSensor(sensor, channel);
 8004556:	68b9      	ldr	r1, [r7, #8]
 8004558:	68f8      	ldr	r0, [r7, #12]
 800455a:	f000 fa0b 	bl	8004974 <VibeCheckSensor_UpdateSensor>
}
 800455e:	bf00      	nop
 8004560:	3710      	adds	r7, #16
 8004562:	46bd      	mov	sp, r7
 8004564:	bd80      	pop	{r7, pc}
 8004566:	bf00      	nop
 8004568:	0801dfd0 	.word	0x0801dfd0

0800456c <VibeCheckSensor_SetGyroODR>:

void VibeCheckSensor_SetGyroODR(VibeCheckSensor* sensor, uint32_t channel, uint32_t odr)
{
 800456c:	b580      	push	{r7, lr}
 800456e:	b084      	sub	sp, #16
 8004570:	af00      	add	r7, sp, #0
 8004572:	60f8      	str	r0, [r7, #12]
 8004574:	60b9      	str	r1, [r7, #8]
 8004576:	607a      	str	r2, [r7, #4]
	if (channel >= VC_SENSOR_NUM_SENSORS) channel = VC_SENSOR_NUM_SENSORS - 1;
 8004578:	68bb      	ldr	r3, [r7, #8]
 800457a:	2b02      	cmp	r3, #2
 800457c:	d901      	bls.n	8004582 <VibeCheckSensor_SetGyroODR+0x16>
 800457e:	2302      	movs	r3, #2
 8004580:	60bb      	str	r3, [r7, #8]

	sensor->sensor_config[channel].gyro_odr_hz = FindClosest(VC_SENSOR_ALLOWED_ODR, sizeof(VC_SENSOR_ALLOWED_ODR) / sizeof(VC_SENSOR_ALLOWED_ODR[0]), odr);
 8004582:	687a      	ldr	r2, [r7, #4]
 8004584:	210a      	movs	r1, #10
 8004586:	480a      	ldr	r0, [pc, #40]	@ (80045b0 <VibeCheckSensor_SetGyroODR+0x44>)
 8004588:	f7fe fd0c 	bl	8002fa4 <FindClosest>
 800458c:	68f9      	ldr	r1, [r7, #12]
 800458e:	68ba      	ldr	r2, [r7, #8]
 8004590:	4613      	mov	r3, r2
 8004592:	00db      	lsls	r3, r3, #3
 8004594:	1a9b      	subs	r3, r3, r2
 8004596:	009b      	lsls	r3, r3, #2
 8004598:	440b      	add	r3, r1
 800459a:	3314      	adds	r3, #20
 800459c:	6018      	str	r0, [r3, #0]
	VibeCheckSensor_UpdateSensor(sensor, channel);
 800459e:	68b9      	ldr	r1, [r7, #8]
 80045a0:	68f8      	ldr	r0, [r7, #12]
 80045a2:	f000 f9e7 	bl	8004974 <VibeCheckSensor_UpdateSensor>
}
 80045a6:	bf00      	nop
 80045a8:	3710      	adds	r7, #16
 80045aa:	46bd      	mov	sp, r7
 80045ac:	bd80      	pop	{r7, pc}
 80045ae:	bf00      	nop
 80045b0:	0801dfd0 	.word	0x0801dfd0

080045b4 <VibeCheckSensor_SetAccelRange>:

void VibeCheckSensor_SetAccelRange(VibeCheckSensor* sensor, uint32_t channel, uint32_t range)
{
 80045b4:	b580      	push	{r7, lr}
 80045b6:	b084      	sub	sp, #16
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	60f8      	str	r0, [r7, #12]
 80045bc:	60b9      	str	r1, [r7, #8]
 80045be:	607a      	str	r2, [r7, #4]
	if (channel >= VC_SENSOR_NUM_SENSORS) channel = VC_SENSOR_NUM_SENSORS - 1;
 80045c0:	68bb      	ldr	r3, [r7, #8]
 80045c2:	2b02      	cmp	r3, #2
 80045c4:	d901      	bls.n	80045ca <VibeCheckSensor_SetAccelRange+0x16>
 80045c6:	2302      	movs	r3, #2
 80045c8:	60bb      	str	r3, [r7, #8]

	sensor->sensor_config[channel].g_range = FindClosest(VC_SENSOR_ALLOWED_G_RANGE, sizeof(VC_SENSOR_ALLOWED_G_RANGE) / sizeof(VC_SENSOR_ALLOWED_G_RANGE[0]), range);
 80045ca:	687a      	ldr	r2, [r7, #4]
 80045cc:	2104      	movs	r1, #4
 80045ce:	480a      	ldr	r0, [pc, #40]	@ (80045f8 <VibeCheckSensor_SetAccelRange+0x44>)
 80045d0:	f7fe fce8 	bl	8002fa4 <FindClosest>
 80045d4:	68f9      	ldr	r1, [r7, #12]
 80045d6:	68ba      	ldr	r2, [r7, #8]
 80045d8:	4613      	mov	r3, r2
 80045da:	00db      	lsls	r3, r3, #3
 80045dc:	1a9b      	subs	r3, r3, r2
 80045de:	009b      	lsls	r3, r3, #2
 80045e0:	440b      	add	r3, r1
 80045e2:	3310      	adds	r3, #16
 80045e4:	6018      	str	r0, [r3, #0]
	VibeCheckSensor_UpdateSensor(sensor, channel);
 80045e6:	68b9      	ldr	r1, [r7, #8]
 80045e8:	68f8      	ldr	r0, [r7, #12]
 80045ea:	f000 f9c3 	bl	8004974 <VibeCheckSensor_UpdateSensor>
}
 80045ee:	bf00      	nop
 80045f0:	3710      	adds	r7, #16
 80045f2:	46bd      	mov	sp, r7
 80045f4:	bd80      	pop	{r7, pc}
 80045f6:	bf00      	nop
 80045f8:	0801dff8 	.word	0x0801dff8

080045fc <VibeCheckSensor_SetGyroRange>:

void VibeCheckSensor_SetGyroRange(VibeCheckSensor* sensor, uint32_t channel, uint32_t range)
{
 80045fc:	b580      	push	{r7, lr}
 80045fe:	b084      	sub	sp, #16
 8004600:	af00      	add	r7, sp, #0
 8004602:	60f8      	str	r0, [r7, #12]
 8004604:	60b9      	str	r1, [r7, #8]
 8004606:	607a      	str	r2, [r7, #4]
	if (channel >= VC_SENSOR_NUM_SENSORS) channel = VC_SENSOR_NUM_SENSORS - 1;
 8004608:	68bb      	ldr	r3, [r7, #8]
 800460a:	2b02      	cmp	r3, #2
 800460c:	d901      	bls.n	8004612 <VibeCheckSensor_SetGyroRange+0x16>
 800460e:	2302      	movs	r3, #2
 8004610:	60bb      	str	r3, [r7, #8]

	sensor->sensor_config[channel].dps_range = FindClosest(VC_SENSOR_ALLOWED_DPS_RANGE, sizeof(VC_SENSOR_ALLOWED_DPS_RANGE) / sizeof(VC_SENSOR_ALLOWED_DPS_RANGE[0]), range);
 8004612:	687a      	ldr	r2, [r7, #4]
 8004614:	2105      	movs	r1, #5
 8004616:	480a      	ldr	r0, [pc, #40]	@ (8004640 <VibeCheckSensor_SetGyroRange+0x44>)
 8004618:	f7fe fcc4 	bl	8002fa4 <FindClosest>
 800461c:	68f9      	ldr	r1, [r7, #12]
 800461e:	68ba      	ldr	r2, [r7, #8]
 8004620:	4613      	mov	r3, r2
 8004622:	00db      	lsls	r3, r3, #3
 8004624:	1a9b      	subs	r3, r3, r2
 8004626:	009b      	lsls	r3, r3, #2
 8004628:	440b      	add	r3, r1
 800462a:	3318      	adds	r3, #24
 800462c:	6018      	str	r0, [r3, #0]
	VibeCheckSensor_UpdateSensor(sensor, channel);
 800462e:	68b9      	ldr	r1, [r7, #8]
 8004630:	68f8      	ldr	r0, [r7, #12]
 8004632:	f000 f99f 	bl	8004974 <VibeCheckSensor_UpdateSensor>
}
 8004636:	bf00      	nop
 8004638:	3710      	adds	r7, #16
 800463a:	46bd      	mov	sp, r7
 800463c:	bd80      	pop	{r7, pc}
 800463e:	bf00      	nop
 8004640:	0801e008 	.word	0x0801e008

08004644 <VibeCheckSensor_SetOffsets>:

void VibeCheckSensor_SetOffsets(VibeCheckSensor* sensor, uint32_t channel, float x, float y, float z)  /* accelerometer DC offsets in g */
{
 8004644:	b580      	push	{r7, lr}
 8004646:	b086      	sub	sp, #24
 8004648:	af00      	add	r7, sp, #0
 800464a:	6178      	str	r0, [r7, #20]
 800464c:	6139      	str	r1, [r7, #16]
 800464e:	ed87 0a03 	vstr	s0, [r7, #12]
 8004652:	edc7 0a02 	vstr	s1, [r7, #8]
 8004656:	ed87 1a01 	vstr	s2, [r7, #4]
	if (channel >= VC_SENSOR_NUM_SENSORS) channel = VC_SENSOR_NUM_SENSORS - 1;
 800465a:	693b      	ldr	r3, [r7, #16]
 800465c:	2b02      	cmp	r3, #2
 800465e:	d901      	bls.n	8004664 <VibeCheckSensor_SetOffsets+0x20>
 8004660:	2302      	movs	r3, #2
 8004662:	613b      	str	r3, [r7, #16]

	/* TODO: test that setting the sensor user offset registers works */

	if (x > VC_SENSOR_MAX_OFFSET) x = VC_SENSOR_MAX_OFFSET;  /* clamp the offsets to the max value that can fit in the register */
 8004664:	edd7 7a03 	vldr	s15, [r7, #12]
 8004668:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8004734 <VibeCheckSensor_SetOffsets+0xf0>
 800466c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004670:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004674:	dd01      	ble.n	800467a <VibeCheckSensor_SetOffsets+0x36>
 8004676:	4b30      	ldr	r3, [pc, #192]	@ (8004738 <VibeCheckSensor_SetOffsets+0xf4>)
 8004678:	60fb      	str	r3, [r7, #12]
	if (x < -VC_SENSOR_MAX_OFFSET) x = -VC_SENSOR_MAX_OFFSET;
 800467a:	edd7 7a03 	vldr	s15, [r7, #12]
 800467e:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800473c <VibeCheckSensor_SetOffsets+0xf8>
 8004682:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004686:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800468a:	d501      	bpl.n	8004690 <VibeCheckSensor_SetOffsets+0x4c>
 800468c:	4b2c      	ldr	r3, [pc, #176]	@ (8004740 <VibeCheckSensor_SetOffsets+0xfc>)
 800468e:	60fb      	str	r3, [r7, #12]
	if (y > VC_SENSOR_MAX_OFFSET) y = VC_SENSOR_MAX_OFFSET;
 8004690:	edd7 7a02 	vldr	s15, [r7, #8]
 8004694:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 8004734 <VibeCheckSensor_SetOffsets+0xf0>
 8004698:	eef4 7ac7 	vcmpe.f32	s15, s14
 800469c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046a0:	dd01      	ble.n	80046a6 <VibeCheckSensor_SetOffsets+0x62>
 80046a2:	4b25      	ldr	r3, [pc, #148]	@ (8004738 <VibeCheckSensor_SetOffsets+0xf4>)
 80046a4:	60bb      	str	r3, [r7, #8]
	if (y < -VC_SENSOR_MAX_OFFSET) y = -VC_SENSOR_MAX_OFFSET;
 80046a6:	edd7 7a02 	vldr	s15, [r7, #8]
 80046aa:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 800473c <VibeCheckSensor_SetOffsets+0xf8>
 80046ae:	eef4 7ac7 	vcmpe.f32	s15, s14
 80046b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046b6:	d501      	bpl.n	80046bc <VibeCheckSensor_SetOffsets+0x78>
 80046b8:	4b21      	ldr	r3, [pc, #132]	@ (8004740 <VibeCheckSensor_SetOffsets+0xfc>)
 80046ba:	60bb      	str	r3, [r7, #8]
	if (z > VC_SENSOR_MAX_OFFSET) z = VC_SENSOR_MAX_OFFSET;
 80046bc:	edd7 7a01 	vldr	s15, [r7, #4]
 80046c0:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 8004734 <VibeCheckSensor_SetOffsets+0xf0>
 80046c4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80046c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046cc:	dd01      	ble.n	80046d2 <VibeCheckSensor_SetOffsets+0x8e>
 80046ce:	4b1a      	ldr	r3, [pc, #104]	@ (8004738 <VibeCheckSensor_SetOffsets+0xf4>)
 80046d0:	607b      	str	r3, [r7, #4]
	if (z < -VC_SENSOR_MAX_OFFSET) z = -VC_SENSOR_MAX_OFFSET;
 80046d2:	edd7 7a01 	vldr	s15, [r7, #4]
 80046d6:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800473c <VibeCheckSensor_SetOffsets+0xf8>
 80046da:	eef4 7ac7 	vcmpe.f32	s15, s14
 80046de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046e2:	d501      	bpl.n	80046e8 <VibeCheckSensor_SetOffsets+0xa4>
 80046e4:	4b16      	ldr	r3, [pc, #88]	@ (8004740 <VibeCheckSensor_SetOffsets+0xfc>)
 80046e6:	607b      	str	r3, [r7, #4]

	sensor->sensor_config[channel].usr_offset_x = x;
 80046e8:	6979      	ldr	r1, [r7, #20]
 80046ea:	693a      	ldr	r2, [r7, #16]
 80046ec:	4613      	mov	r3, r2
 80046ee:	00db      	lsls	r3, r3, #3
 80046f0:	1a9b      	subs	r3, r3, r2
 80046f2:	009b      	lsls	r3, r3, #2
 80046f4:	440b      	add	r3, r1
 80046f6:	68fa      	ldr	r2, [r7, #12]
 80046f8:	601a      	str	r2, [r3, #0]
	sensor->sensor_config[channel].usr_offset_y = y;
 80046fa:	6979      	ldr	r1, [r7, #20]
 80046fc:	693a      	ldr	r2, [r7, #16]
 80046fe:	4613      	mov	r3, r2
 8004700:	00db      	lsls	r3, r3, #3
 8004702:	1a9b      	subs	r3, r3, r2
 8004704:	009b      	lsls	r3, r3, #2
 8004706:	440b      	add	r3, r1
 8004708:	3304      	adds	r3, #4
 800470a:	68ba      	ldr	r2, [r7, #8]
 800470c:	601a      	str	r2, [r3, #0]
	sensor->sensor_config[channel].usr_offset_z = z;
 800470e:	6979      	ldr	r1, [r7, #20]
 8004710:	693a      	ldr	r2, [r7, #16]
 8004712:	4613      	mov	r3, r2
 8004714:	00db      	lsls	r3, r3, #3
 8004716:	1a9b      	subs	r3, r3, r2
 8004718:	009b      	lsls	r3, r3, #2
 800471a:	440b      	add	r3, r1
 800471c:	3308      	adds	r3, #8
 800471e:	687a      	ldr	r2, [r7, #4]
 8004720:	601a      	str	r2, [r3, #0]

	VibeCheckSensor_UpdateSensor(sensor, channel);
 8004722:	6939      	ldr	r1, [r7, #16]
 8004724:	6978      	ldr	r0, [r7, #20]
 8004726:	f000 f925 	bl	8004974 <VibeCheckSensor_UpdateSensor>
}
 800472a:	bf00      	nop
 800472c:	3718      	adds	r7, #24
 800472e:	46bd      	mov	sp, r7
 8004730:	bd80      	pop	{r7, pc}
 8004732:	bf00      	nop
 8004734:	3dfe0000 	.word	0x3dfe0000
 8004738:	3dfe0000 	.word	0x3dfe0000
 800473c:	bdfe0000 	.word	0xbdfe0000
 8004740:	bdfe0000 	.word	0xbdfe0000

08004744 <VibeCheckSensor_GetAccelODR>:

uint32_t VibeCheckSensor_GetAccelODR(VibeCheckSensor* sensor, uint32_t channel)
{
 8004744:	b480      	push	{r7}
 8004746:	b083      	sub	sp, #12
 8004748:	af00      	add	r7, sp, #0
 800474a:	6078      	str	r0, [r7, #4]
 800474c:	6039      	str	r1, [r7, #0]
	if (channel >= VC_SENSOR_NUM_SENSORS) channel = VC_SENSOR_NUM_SENSORS - 1;
 800474e:	683b      	ldr	r3, [r7, #0]
 8004750:	2b02      	cmp	r3, #2
 8004752:	d901      	bls.n	8004758 <VibeCheckSensor_GetAccelODR+0x14>
 8004754:	2302      	movs	r3, #2
 8004756:	603b      	str	r3, [r7, #0]
	return sensor->sensor_config[channel].accel_odr_hz;
 8004758:	6879      	ldr	r1, [r7, #4]
 800475a:	683a      	ldr	r2, [r7, #0]
 800475c:	4613      	mov	r3, r2
 800475e:	00db      	lsls	r3, r3, #3
 8004760:	1a9b      	subs	r3, r3, r2
 8004762:	009b      	lsls	r3, r3, #2
 8004764:	440b      	add	r3, r1
 8004766:	330c      	adds	r3, #12
 8004768:	681b      	ldr	r3, [r3, #0]
}
 800476a:	4618      	mov	r0, r3
 800476c:	370c      	adds	r7, #12
 800476e:	46bd      	mov	sp, r7
 8004770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004774:	4770      	bx	lr

08004776 <VibeCheckSensor_GetGyroODR>:

uint32_t VibeCheckSensor_GetGyroODR(VibeCheckSensor* sensor, uint32_t channel)
{
 8004776:	b480      	push	{r7}
 8004778:	b083      	sub	sp, #12
 800477a:	af00      	add	r7, sp, #0
 800477c:	6078      	str	r0, [r7, #4]
 800477e:	6039      	str	r1, [r7, #0]
	if (channel >= VC_SENSOR_NUM_SENSORS) channel = VC_SENSOR_NUM_SENSORS - 1;
 8004780:	683b      	ldr	r3, [r7, #0]
 8004782:	2b02      	cmp	r3, #2
 8004784:	d901      	bls.n	800478a <VibeCheckSensor_GetGyroODR+0x14>
 8004786:	2302      	movs	r3, #2
 8004788:	603b      	str	r3, [r7, #0]
	return sensor->sensor_config[channel].gyro_odr_hz;
 800478a:	6879      	ldr	r1, [r7, #4]
 800478c:	683a      	ldr	r2, [r7, #0]
 800478e:	4613      	mov	r3, r2
 8004790:	00db      	lsls	r3, r3, #3
 8004792:	1a9b      	subs	r3, r3, r2
 8004794:	009b      	lsls	r3, r3, #2
 8004796:	440b      	add	r3, r1
 8004798:	3314      	adds	r3, #20
 800479a:	681b      	ldr	r3, [r3, #0]
}
 800479c:	4618      	mov	r0, r3
 800479e:	370c      	adds	r7, #12
 80047a0:	46bd      	mov	sp, r7
 80047a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a6:	4770      	bx	lr

080047a8 <VibeCheckSensor_GetAccelRange>:

uint32_t VibeCheckSensor_GetAccelRange(VibeCheckSensor* sensor, uint32_t channel)
{
 80047a8:	b480      	push	{r7}
 80047aa:	b083      	sub	sp, #12
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	6078      	str	r0, [r7, #4]
 80047b0:	6039      	str	r1, [r7, #0]
	if (channel >= VC_SENSOR_NUM_SENSORS) channel = VC_SENSOR_NUM_SENSORS - 1;
 80047b2:	683b      	ldr	r3, [r7, #0]
 80047b4:	2b02      	cmp	r3, #2
 80047b6:	d901      	bls.n	80047bc <VibeCheckSensor_GetAccelRange+0x14>
 80047b8:	2302      	movs	r3, #2
 80047ba:	603b      	str	r3, [r7, #0]
	return sensor->sensor_config[channel].g_range;
 80047bc:	6879      	ldr	r1, [r7, #4]
 80047be:	683a      	ldr	r2, [r7, #0]
 80047c0:	4613      	mov	r3, r2
 80047c2:	00db      	lsls	r3, r3, #3
 80047c4:	1a9b      	subs	r3, r3, r2
 80047c6:	009b      	lsls	r3, r3, #2
 80047c8:	440b      	add	r3, r1
 80047ca:	3310      	adds	r3, #16
 80047cc:	681b      	ldr	r3, [r3, #0]
}
 80047ce:	4618      	mov	r0, r3
 80047d0:	370c      	adds	r7, #12
 80047d2:	46bd      	mov	sp, r7
 80047d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d8:	4770      	bx	lr

080047da <VibeCheckSensor_GetGyroRange>:

uint32_t VibeCheckSensor_GetGyroRange(VibeCheckSensor* sensor, uint32_t channel)
{
 80047da:	b480      	push	{r7}
 80047dc:	b083      	sub	sp, #12
 80047de:	af00      	add	r7, sp, #0
 80047e0:	6078      	str	r0, [r7, #4]
 80047e2:	6039      	str	r1, [r7, #0]
	if (channel >= VC_SENSOR_NUM_SENSORS) channel = VC_SENSOR_NUM_SENSORS - 1;
 80047e4:	683b      	ldr	r3, [r7, #0]
 80047e6:	2b02      	cmp	r3, #2
 80047e8:	d901      	bls.n	80047ee <VibeCheckSensor_GetGyroRange+0x14>
 80047ea:	2302      	movs	r3, #2
 80047ec:	603b      	str	r3, [r7, #0]
	return sensor->sensor_config[channel].dps_range;
 80047ee:	6879      	ldr	r1, [r7, #4]
 80047f0:	683a      	ldr	r2, [r7, #0]
 80047f2:	4613      	mov	r3, r2
 80047f4:	00db      	lsls	r3, r3, #3
 80047f6:	1a9b      	subs	r3, r3, r2
 80047f8:	009b      	lsls	r3, r3, #2
 80047fa:	440b      	add	r3, r1
 80047fc:	3318      	adds	r3, #24
 80047fe:	681b      	ldr	r3, [r3, #0]
}
 8004800:	4618      	mov	r0, r3
 8004802:	370c      	adds	r7, #12
 8004804:	46bd      	mov	sp, r7
 8004806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480a:	4770      	bx	lr

0800480c <VibeCheckSensor_GetOffsets>:

void VibeCheckSensor_GetOffsets(VibeCheckSensor* sensor, uint32_t channel, float* x, float* y, float* z)
{
 800480c:	b480      	push	{r7}
 800480e:	b085      	sub	sp, #20
 8004810:	af00      	add	r7, sp, #0
 8004812:	60f8      	str	r0, [r7, #12]
 8004814:	60b9      	str	r1, [r7, #8]
 8004816:	607a      	str	r2, [r7, #4]
 8004818:	603b      	str	r3, [r7, #0]
	if (channel >= VC_SENSOR_NUM_SENSORS) channel = VC_SENSOR_NUM_SENSORS - 1;
 800481a:	68bb      	ldr	r3, [r7, #8]
 800481c:	2b02      	cmp	r3, #2
 800481e:	d901      	bls.n	8004824 <VibeCheckSensor_GetOffsets+0x18>
 8004820:	2302      	movs	r3, #2
 8004822:	60bb      	str	r3, [r7, #8]
	*x = sensor->sensor_config[channel].usr_offset_x;
 8004824:	68f9      	ldr	r1, [r7, #12]
 8004826:	68ba      	ldr	r2, [r7, #8]
 8004828:	4613      	mov	r3, r2
 800482a:	00db      	lsls	r3, r3, #3
 800482c:	1a9b      	subs	r3, r3, r2
 800482e:	009b      	lsls	r3, r3, #2
 8004830:	440b      	add	r3, r1
 8004832:	681a      	ldr	r2, [r3, #0]
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	601a      	str	r2, [r3, #0]
	*y = sensor->sensor_config[channel].usr_offset_y;
 8004838:	68f9      	ldr	r1, [r7, #12]
 800483a:	68ba      	ldr	r2, [r7, #8]
 800483c:	4613      	mov	r3, r2
 800483e:	00db      	lsls	r3, r3, #3
 8004840:	1a9b      	subs	r3, r3, r2
 8004842:	009b      	lsls	r3, r3, #2
 8004844:	440b      	add	r3, r1
 8004846:	3304      	adds	r3, #4
 8004848:	681a      	ldr	r2, [r3, #0]
 800484a:	683b      	ldr	r3, [r7, #0]
 800484c:	601a      	str	r2, [r3, #0]
	*z = sensor->sensor_config[channel].usr_offset_z;
 800484e:	68f9      	ldr	r1, [r7, #12]
 8004850:	68ba      	ldr	r2, [r7, #8]
 8004852:	4613      	mov	r3, r2
 8004854:	00db      	lsls	r3, r3, #3
 8004856:	1a9b      	subs	r3, r3, r2
 8004858:	009b      	lsls	r3, r3, #2
 800485a:	440b      	add	r3, r1
 800485c:	3308      	adds	r3, #8
 800485e:	681a      	ldr	r2, [r3, #0]
 8004860:	69bb      	ldr	r3, [r7, #24]
 8004862:	601a      	str	r2, [r3, #0]
}
 8004864:	bf00      	nop
 8004866:	3714      	adds	r7, #20
 8004868:	46bd      	mov	sp, r7
 800486a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800486e:	4770      	bx	lr

08004870 <VibeCheckSensor_StartFakeData>:


void VibeCheckSensor_StartFakeData(VibeCheckSensor* sensor)
{
 8004870:	b480      	push	{r7}
 8004872:	b083      	sub	sp, #12
 8004874:	af00      	add	r7, sp, #0
 8004876:	6078      	str	r0, [r7, #4]
	sensor->generate_fake_data = 1;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	2201      	movs	r2, #1
 800487c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
}
 8004880:	bf00      	nop
 8004882:	370c      	adds	r7, #12
 8004884:	46bd      	mov	sp, r7
 8004886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800488a:	4770      	bx	lr

0800488c <VibeCheckSensor_StopFakeData>:


void VibeCheckSensor_StopFakeData(VibeCheckSensor* sensor)
{
 800488c:	b480      	push	{r7}
 800488e:	b083      	sub	sp, #12
 8004890:	af00      	add	r7, sp, #0
 8004892:	6078      	str	r0, [r7, #4]
	sensor->generate_fake_data = 0;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	2200      	movs	r2, #0
 8004898:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
}
 800489c:	bf00      	nop
 800489e:	370c      	adds	r7, #12
 80048a0:	46bd      	mov	sp, r7
 80048a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a6:	4770      	bx	lr

080048a8 <VibeCheckSensor_IsConnected>:
	sensor->start_time = *sensor->time_micros;
}


uint32_t VibeCheckSensor_IsConnected(VibeCheckSensor* sensor, uint32_t channel)
{
 80048a8:	b480      	push	{r7}
 80048aa:	b083      	sub	sp, #12
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	6078      	str	r0, [r7, #4]
 80048b0:	6039      	str	r1, [r7, #0]
	if (channel >= VC_SENSOR_NUM_SENSORS) channel = VC_SENSOR_NUM_SENSORS - 1;
 80048b2:	683b      	ldr	r3, [r7, #0]
 80048b4:	2b02      	cmp	r3, #2
 80048b6:	d901      	bls.n	80048bc <VibeCheckSensor_IsConnected+0x14>
 80048b8:	2302      	movs	r3, #2
 80048ba:	603b      	str	r3, [r7, #0]
	return sensor->status[channel].is_connected;
 80048bc:	6879      	ldr	r1, [r7, #4]
 80048be:	683a      	ldr	r2, [r7, #0]
 80048c0:	4613      	mov	r3, r2
 80048c2:	009b      	lsls	r3, r3, #2
 80048c4:	4413      	add	r3, r2
 80048c6:	009b      	lsls	r3, r3, #2
 80048c8:	440b      	add	r3, r1
 80048ca:	33fc      	adds	r3, #252	@ 0xfc
 80048cc:	681b      	ldr	r3, [r3, #0]
}
 80048ce:	4618      	mov	r0, r3
 80048d0:	370c      	adds	r7, #12
 80048d2:	46bd      	mov	sp, r7
 80048d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d8:	4770      	bx	lr

080048da <VibeCheckSensor_ConnectionChanged>:


uint32_t VibeCheckSensor_ConnectionChanged(VibeCheckSensor* sensor, uint32_t* channel, uint32_t* is_connected)
{
 80048da:	b480      	push	{r7}
 80048dc:	b087      	sub	sp, #28
 80048de:	af00      	add	r7, sp, #0
 80048e0:	60f8      	str	r0, [r7, #12]
 80048e2:	60b9      	str	r1, [r7, #8]
 80048e4:	607a      	str	r2, [r7, #4]
	for (uint32_t i = 0; i < VC_SENSOR_NUM_SENSORS; i++)
 80048e6:	2300      	movs	r3, #0
 80048e8:	617b      	str	r3, [r7, #20]
 80048ea:	e01e      	b.n	800492a <VibeCheckSensor_ConnectionChanged+0x50>
	{
		if (sensor->status[i].connection_change_flag)
 80048ec:	68f9      	ldr	r1, [r7, #12]
 80048ee:	697a      	ldr	r2, [r7, #20]
 80048f0:	4613      	mov	r3, r2
 80048f2:	009b      	lsls	r3, r3, #2
 80048f4:	4413      	add	r3, r2
 80048f6:	009b      	lsls	r3, r3, #2
 80048f8:	440b      	add	r3, r1
 80048fa:	f503 7386 	add.w	r3, r3, #268	@ 0x10c
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	2b00      	cmp	r3, #0
 8004902:	d00f      	beq.n	8004924 <VibeCheckSensor_ConnectionChanged+0x4a>
		{
			*channel = i;
 8004904:	68bb      	ldr	r3, [r7, #8]
 8004906:	697a      	ldr	r2, [r7, #20]
 8004908:	601a      	str	r2, [r3, #0]
			*is_connected = sensor->status[i].is_connected;
 800490a:	68f9      	ldr	r1, [r7, #12]
 800490c:	697a      	ldr	r2, [r7, #20]
 800490e:	4613      	mov	r3, r2
 8004910:	009b      	lsls	r3, r3, #2
 8004912:	4413      	add	r3, r2
 8004914:	009b      	lsls	r3, r3, #2
 8004916:	440b      	add	r3, r1
 8004918:	33fc      	adds	r3, #252	@ 0xfc
 800491a:	681a      	ldr	r2, [r3, #0]
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	601a      	str	r2, [r3, #0]
			return 1;
 8004920:	2301      	movs	r3, #1
 8004922:	e006      	b.n	8004932 <VibeCheckSensor_ConnectionChanged+0x58>
	for (uint32_t i = 0; i < VC_SENSOR_NUM_SENSORS; i++)
 8004924:	697b      	ldr	r3, [r7, #20]
 8004926:	3301      	adds	r3, #1
 8004928:	617b      	str	r3, [r7, #20]
 800492a:	697b      	ldr	r3, [r7, #20]
 800492c:	2b02      	cmp	r3, #2
 800492e:	d9dd      	bls.n	80048ec <VibeCheckSensor_ConnectionChanged+0x12>
		}
	}

	return 0;
 8004930:	2300      	movs	r3, #0
}
 8004932:	4618      	mov	r0, r3
 8004934:	371c      	adds	r7, #28
 8004936:	46bd      	mov	sp, r7
 8004938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800493c:	4770      	bx	lr

0800493e <VibeCheckSensor_ResetConnectionFlag>:


void VibeCheckSensor_ResetConnectionFlag(VibeCheckSensor* sensor, uint32_t channel)
{
 800493e:	b480      	push	{r7}
 8004940:	b083      	sub	sp, #12
 8004942:	af00      	add	r7, sp, #0
 8004944:	6078      	str	r0, [r7, #4]
 8004946:	6039      	str	r1, [r7, #0]
	if (channel >= VC_SENSOR_NUM_SENSORS) channel = VC_SENSOR_NUM_SENSORS - 1;
 8004948:	683b      	ldr	r3, [r7, #0]
 800494a:	2b02      	cmp	r3, #2
 800494c:	d901      	bls.n	8004952 <VibeCheckSensor_ResetConnectionFlag+0x14>
 800494e:	2302      	movs	r3, #2
 8004950:	603b      	str	r3, [r7, #0]
	sensor->status[channel].connection_change_flag = 0;
 8004952:	6879      	ldr	r1, [r7, #4]
 8004954:	683a      	ldr	r2, [r7, #0]
 8004956:	4613      	mov	r3, r2
 8004958:	009b      	lsls	r3, r3, #2
 800495a:	4413      	add	r3, r2
 800495c:	009b      	lsls	r3, r3, #2
 800495e:	440b      	add	r3, r1
 8004960:	f503 7386 	add.w	r3, r3, #268	@ 0x10c
 8004964:	2200      	movs	r2, #0
 8004966:	601a      	str	r2, [r3, #0]
}
 8004968:	bf00      	nop
 800496a:	370c      	adds	r7, #12
 800496c:	46bd      	mov	sp, r7
 800496e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004972:	4770      	bx	lr

08004974 <VibeCheckSensor_UpdateSensor>:


void VibeCheckSensor_UpdateSensor(VibeCheckSensor* sensor, uint32_t channel)  /* send the new configuration parameters to a sensor chip */
{
 8004974:	b580      	push	{r7, lr}
 8004976:	b082      	sub	sp, #8
 8004978:	af00      	add	r7, sp, #0
 800497a:	6078      	str	r0, [r7, #4]
 800497c:	6039      	str	r1, [r7, #0]
	if (channel >= VC_SENSOR_NUM_SENSORS) channel = VC_SENSOR_NUM_SENSORS - 1;
 800497e:	683b      	ldr	r3, [r7, #0]
 8004980:	2b02      	cmp	r3, #2
 8004982:	d901      	bls.n	8004988 <VibeCheckSensor_UpdateSensor+0x14>
 8004984:	2302      	movs	r3, #2
 8004986:	603b      	str	r3, [r7, #0]

	if (sensor->status[channel].is_connected)
 8004988:	6879      	ldr	r1, [r7, #4]
 800498a:	683a      	ldr	r2, [r7, #0]
 800498c:	4613      	mov	r3, r2
 800498e:	009b      	lsls	r3, r3, #2
 8004990:	4413      	add	r3, r2
 8004992:	009b      	lsls	r3, r3, #2
 8004994:	440b      	add	r3, r1
 8004996:	33fc      	adds	r3, #252	@ 0xfc
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	2b00      	cmp	r3, #0
 800499c:	d03b      	beq.n	8004a16 <VibeCheckSensor_UpdateSensor+0xa2>
	{
		LSM6DS3_Configure(&sensor->sensor_array[channel]);
 800499e:	683a      	ldr	r2, [r7, #0]
 80049a0:	4613      	mov	r3, r2
 80049a2:	00db      	lsls	r3, r3, #3
 80049a4:	1a9b      	subs	r3, r3, r2
 80049a6:	00db      	lsls	r3, r3, #3
 80049a8:	3350      	adds	r3, #80	@ 0x50
 80049aa:	687a      	ldr	r2, [r7, #4]
 80049ac:	4413      	add	r3, r2
 80049ae:	3304      	adds	r3, #4
 80049b0:	4618      	mov	r0, r3
 80049b2:	f7fc f8c5 	bl	8000b40 <LSM6DS3_Configure>
		if (sensor->status[channel].accel_measuring)
 80049b6:	6879      	ldr	r1, [r7, #4]
 80049b8:	683a      	ldr	r2, [r7, #0]
 80049ba:	4613      	mov	r3, r2
 80049bc:	009b      	lsls	r3, r3, #2
 80049be:	4413      	add	r3, r2
 80049c0:	009b      	lsls	r3, r3, #2
 80049c2:	440b      	add	r3, r1
 80049c4:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d00b      	beq.n	80049e6 <VibeCheckSensor_UpdateSensor+0x72>
			LSM6DS3_StartAccel(&sensor->sensor_array[channel]);
 80049ce:	683a      	ldr	r2, [r7, #0]
 80049d0:	4613      	mov	r3, r2
 80049d2:	00db      	lsls	r3, r3, #3
 80049d4:	1a9b      	subs	r3, r3, r2
 80049d6:	00db      	lsls	r3, r3, #3
 80049d8:	3350      	adds	r3, #80	@ 0x50
 80049da:	687a      	ldr	r2, [r7, #4]
 80049dc:	4413      	add	r3, r2
 80049de:	3304      	adds	r3, #4
 80049e0:	4618      	mov	r0, r3
 80049e2:	f7fc f951 	bl	8000c88 <LSM6DS3_StartAccel>
		if (sensor->status[channel].gyro_measuring)
 80049e6:	6879      	ldr	r1, [r7, #4]
 80049e8:	683a      	ldr	r2, [r7, #0]
 80049ea:	4613      	mov	r3, r2
 80049ec:	009b      	lsls	r3, r3, #2
 80049ee:	4413      	add	r3, r2
 80049f0:	009b      	lsls	r3, r3, #2
 80049f2:	440b      	add	r3, r1
 80049f4:	f503 7382 	add.w	r3, r3, #260	@ 0x104
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d00b      	beq.n	8004a16 <VibeCheckSensor_UpdateSensor+0xa2>
			LSM6DS3_StartGyro(&sensor->sensor_array[channel]);
 80049fe:	683a      	ldr	r2, [r7, #0]
 8004a00:	4613      	mov	r3, r2
 8004a02:	00db      	lsls	r3, r3, #3
 8004a04:	1a9b      	subs	r3, r3, r2
 8004a06:	00db      	lsls	r3, r3, #3
 8004a08:	3350      	adds	r3, #80	@ 0x50
 8004a0a:	687a      	ldr	r2, [r7, #4]
 8004a0c:	4413      	add	r3, r2
 8004a0e:	3304      	adds	r3, #4
 8004a10:	4618      	mov	r0, r3
 8004a12:	f7fc f9db 	bl	8000dcc <LSM6DS3_StartGyro>
	}
}
 8004a16:	bf00      	nop
 8004a18:	3708      	adds	r7, #8
 8004a1a:	46bd      	mov	sp, r7
 8004a1c:	bd80      	pop	{r7, pc}

08004a1e <VibeCheckSensor_AddData>:


void VibeCheckSensor_AddData(VibeCheckSensor* sensor, uint8_t id, uint32_t time, float x, float y, float z)
{
 8004a1e:	b480      	push	{r7}
 8004a20:	b087      	sub	sp, #28
 8004a22:	af00      	add	r7, sp, #0
 8004a24:	6178      	str	r0, [r7, #20]
 8004a26:	460b      	mov	r3, r1
 8004a28:	60fa      	str	r2, [r7, #12]
 8004a2a:	ed87 0a02 	vstr	s0, [r7, #8]
 8004a2e:	edc7 0a01 	vstr	s1, [r7, #4]
 8004a32:	ed87 1a00 	vstr	s2, [r7]
 8004a36:	74fb      	strb	r3, [r7, #19]
	sensor->data[sensor->data_ind].id = id;
 8004a38:	697b      	ldr	r3, [r7, #20]
 8004a3a:	f8d3 22c8 	ldr.w	r2, [r3, #712]	@ 0x2c8
 8004a3e:	6979      	ldr	r1, [r7, #20]
 8004a40:	4613      	mov	r3, r2
 8004a42:	009b      	lsls	r3, r3, #2
 8004a44:	4413      	add	r3, r2
 8004a46:	009b      	lsls	r3, r3, #2
 8004a48:	440b      	add	r3, r1
 8004a4a:	f503 739c 	add.w	r3, r3, #312	@ 0x138
 8004a4e:	7cfa      	ldrb	r2, [r7, #19]
 8004a50:	701a      	strb	r2, [r3, #0]
	sensor->data[sensor->data_ind].time = time;
 8004a52:	697b      	ldr	r3, [r7, #20]
 8004a54:	f8d3 22c8 	ldr.w	r2, [r3, #712]	@ 0x2c8
 8004a58:	6979      	ldr	r1, [r7, #20]
 8004a5a:	4613      	mov	r3, r2
 8004a5c:	009b      	lsls	r3, r3, #2
 8004a5e:	4413      	add	r3, r2
 8004a60:	009b      	lsls	r3, r3, #2
 8004a62:	440b      	add	r3, r1
 8004a64:	f503 739e 	add.w	r3, r3, #316	@ 0x13c
 8004a68:	68fa      	ldr	r2, [r7, #12]
 8004a6a:	601a      	str	r2, [r3, #0]
	sensor->data[sensor->data_ind].x = x;
 8004a6c:	697b      	ldr	r3, [r7, #20]
 8004a6e:	f8d3 22c8 	ldr.w	r2, [r3, #712]	@ 0x2c8
 8004a72:	6979      	ldr	r1, [r7, #20]
 8004a74:	4613      	mov	r3, r2
 8004a76:	009b      	lsls	r3, r3, #2
 8004a78:	4413      	add	r3, r2
 8004a7a:	009b      	lsls	r3, r3, #2
 8004a7c:	440b      	add	r3, r1
 8004a7e:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8004a82:	68ba      	ldr	r2, [r7, #8]
 8004a84:	601a      	str	r2, [r3, #0]
	sensor->data[sensor->data_ind].y = y;
 8004a86:	697b      	ldr	r3, [r7, #20]
 8004a88:	f8d3 22c8 	ldr.w	r2, [r3, #712]	@ 0x2c8
 8004a8c:	6979      	ldr	r1, [r7, #20]
 8004a8e:	4613      	mov	r3, r2
 8004a90:	009b      	lsls	r3, r3, #2
 8004a92:	4413      	add	r3, r2
 8004a94:	009b      	lsls	r3, r3, #2
 8004a96:	440b      	add	r3, r1
 8004a98:	f503 73a2 	add.w	r3, r3, #324	@ 0x144
 8004a9c:	687a      	ldr	r2, [r7, #4]
 8004a9e:	601a      	str	r2, [r3, #0]
	sensor->data[sensor->data_ind].z = z;
 8004aa0:	697b      	ldr	r3, [r7, #20]
 8004aa2:	f8d3 22c8 	ldr.w	r2, [r3, #712]	@ 0x2c8
 8004aa6:	6979      	ldr	r1, [r7, #20]
 8004aa8:	4613      	mov	r3, r2
 8004aaa:	009b      	lsls	r3, r3, #2
 8004aac:	4413      	add	r3, r2
 8004aae:	009b      	lsls	r3, r3, #2
 8004ab0:	440b      	add	r3, r1
 8004ab2:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 8004ab6:	683a      	ldr	r2, [r7, #0]
 8004ab8:	601a      	str	r2, [r3, #0]

	sensor->data_ind++;
 8004aba:	697b      	ldr	r3, [r7, #20]
 8004abc:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8004ac0:	1c5a      	adds	r2, r3, #1
 8004ac2:	697b      	ldr	r3, [r7, #20]
 8004ac4:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8
	if (sensor->data_ind == VC_SENSOR_DATA_PER_PACKET)
 8004ac8:	697b      	ldr	r3, [r7, #20]
 8004aca:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8004ace:	2b0a      	cmp	r3, #10
 8004ad0:	d104      	bne.n	8004adc <VibeCheckSensor_AddData+0xbe>
	{
		sensor->data_ready = 1;
 8004ad2:	697b      	ldr	r3, [r7, #20]
 8004ad4:	2201      	movs	r2, #1
 8004ad6:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
	else if (sensor->data_ind == 2 * VC_SENSOR_DATA_PER_PACKET)
	{
		sensor->data_ind = 0;
		sensor->data_ready = 1;
	}
}
 8004ada:	e00c      	b.n	8004af6 <VibeCheckSensor_AddData+0xd8>
	else if (sensor->data_ind == 2 * VC_SENSOR_DATA_PER_PACKET)
 8004adc:	697b      	ldr	r3, [r7, #20]
 8004ade:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8004ae2:	2b14      	cmp	r3, #20
 8004ae4:	d107      	bne.n	8004af6 <VibeCheckSensor_AddData+0xd8>
		sensor->data_ind = 0;
 8004ae6:	697b      	ldr	r3, [r7, #20]
 8004ae8:	2200      	movs	r2, #0
 8004aea:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8
		sensor->data_ready = 1;
 8004aee:	697b      	ldr	r3, [r7, #20]
 8004af0:	2201      	movs	r2, #1
 8004af2:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
}
 8004af6:	bf00      	nop
 8004af8:	371c      	adds	r7, #28
 8004afa:	46bd      	mov	sp, r7
 8004afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b00:	4770      	bx	lr

08004b02 <VibeCheckSensor_GetDataReady>:


uint32_t VibeCheckSensor_GetDataReady(VibeCheckSensor* sensor, volatile VibeCheckSensor_Data** data)
{
 8004b02:	b480      	push	{r7}
 8004b04:	b083      	sub	sp, #12
 8004b06:	af00      	add	r7, sp, #0
 8004b08:	6078      	str	r0, [r7, #4]
 8004b0a:	6039      	str	r1, [r7, #0]
	if (sensor->data_ready)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	f8d3 32cc 	ldr.w	r3, [r3, #716]	@ 0x2cc
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d015      	beq.n	8004b42 <VibeCheckSensor_GetDataReady+0x40>
	{
		sensor->data_ready = 0;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	2200      	movs	r2, #0
 8004b1a:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
		if (sensor->data_ind < VC_SENSOR_DATA_PER_PACKET)
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8004b24:	2b09      	cmp	r3, #9
 8004b26:	d805      	bhi.n	8004b34 <VibeCheckSensor_GetDataReady+0x32>
		{
			/* ready to send the second half */
			*data = &sensor->data[VC_SENSOR_DATA_PER_PACKET];
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	f503 7200 	add.w	r2, r3, #512	@ 0x200
 8004b2e:	683b      	ldr	r3, [r7, #0]
 8004b30:	601a      	str	r2, [r3, #0]
 8004b32:	e004      	b.n	8004b3e <VibeCheckSensor_GetDataReady+0x3c>
		}
		else
		{
			/* ready to send the first half */
			*data = &sensor->data[0];
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	f503 729c 	add.w	r2, r3, #312	@ 0x138
 8004b3a:	683b      	ldr	r3, [r7, #0]
 8004b3c:	601a      	str	r2, [r3, #0]
		}
		return 1;
 8004b3e:	2301      	movs	r3, #1
 8004b40:	e000      	b.n	8004b44 <VibeCheckSensor_GetDataReady+0x42>
	}
	return 0;
 8004b42:	2300      	movs	r3, #0
}
 8004b44:	4618      	mov	r0, r3
 8004b46:	370c      	adds	r7, #12
 8004b48:	46bd      	mov	sp, r7
 8004b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4e:	4770      	bx	lr

08004b50 <VibeCheckSensor_EXTICallback>:


void VibeCheckSensor_EXTICallback(VibeCheckSensor* sensor, uint16_t GPIO_Pin)
{
 8004b50:	b580      	push	{r7, lr}
 8004b52:	b08a      	sub	sp, #40	@ 0x28
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
 8004b58:	460b      	mov	r3, r1
 8004b5a:	807b      	strh	r3, [r7, #2]
	/*
	 * Read the sensor data when a signal occurs on a data ready pin. We assume that the INT1 pin indicates acceleration
	 * data ready and that the INT2 pin indicates gyroscope data ready.
	 */

	for (uint32_t i = 0; i < VC_SENSOR_NUM_SENSORS; i++)
 8004b5c:	2300      	movs	r3, #0
 8004b5e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b60:	e0a6      	b.n	8004cb0 <VibeCheckSensor_EXTICallback+0x160>
	{
		if (GPIO_Pin == sensor->sensor_array[i].int1_pin && sensor->status[i].accel_measuring)
 8004b62:	6879      	ldr	r1, [r7, #4]
 8004b64:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b66:	4613      	mov	r3, r2
 8004b68:	00db      	lsls	r3, r3, #3
 8004b6a:	1a9b      	subs	r3, r3, r2
 8004b6c:	00db      	lsls	r3, r3, #3
 8004b6e:	440b      	add	r3, r1
 8004b70:	3364      	adds	r3, #100	@ 0x64
 8004b72:	881b      	ldrh	r3, [r3, #0]
 8004b74:	887a      	ldrh	r2, [r7, #2]
 8004b76:	429a      	cmp	r2, r3
 8004b78:	d144      	bne.n	8004c04 <VibeCheckSensor_EXTICallback+0xb4>
 8004b7a:	6879      	ldr	r1, [r7, #4]
 8004b7c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b7e:	4613      	mov	r3, r2
 8004b80:	009b      	lsls	r3, r3, #2
 8004b82:	4413      	add	r3, r2
 8004b84:	009b      	lsls	r3, r3, #2
 8004b86:	440b      	add	r3, r1
 8004b88:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d038      	beq.n	8004c04 <VibeCheckSensor_EXTICallback+0xb4>
		{
			float x, y, z;
			LSM6DS3_ReadAccel(&sensor->sensor_array[i], &x, &y, &z);
 8004b92:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b94:	4613      	mov	r3, r2
 8004b96:	00db      	lsls	r3, r3, #3
 8004b98:	1a9b      	subs	r3, r3, r2
 8004b9a:	00db      	lsls	r3, r3, #3
 8004b9c:	3350      	adds	r3, #80	@ 0x50
 8004b9e:	687a      	ldr	r2, [r7, #4]
 8004ba0:	4413      	add	r3, r2
 8004ba2:	1d18      	adds	r0, r3, #4
 8004ba4:	f107 0318 	add.w	r3, r7, #24
 8004ba8:	f107 021c 	add.w	r2, r7, #28
 8004bac:	f107 0120 	add.w	r1, r7, #32
 8004bb0:	f7fc f9c0 	bl	8000f34 <LSM6DS3_ReadAccel>
			VibeCheckSensor_AddData(sensor, 2 * i, *sensor->time_micros - sensor->start_time, x, y, z);  /* time stamps are in microseconds */
 8004bb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bb6:	b2db      	uxtb	r3, r3
 8004bb8:	005b      	lsls	r3, r3, #1
 8004bba:	b2d9      	uxtb	r1, r3
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8004bc2:	681a      	ldr	r2, [r3, #0]
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 8004bca:	1ad3      	subs	r3, r2, r3
 8004bcc:	edd7 7a08 	vldr	s15, [r7, #32]
 8004bd0:	ed97 7a07 	vldr	s14, [r7, #28]
 8004bd4:	edd7 6a06 	vldr	s13, [r7, #24]
 8004bd8:	eeb0 1a66 	vmov.f32	s2, s13
 8004bdc:	eef0 0a47 	vmov.f32	s1, s14
 8004be0:	eeb0 0a67 	vmov.f32	s0, s15
 8004be4:	461a      	mov	r2, r3
 8004be6:	6878      	ldr	r0, [r7, #4]
 8004be8:	f7ff ff19 	bl	8004a1e <VibeCheckSensor_AddData>
			sensor->status[i].received_data_flag = 1;
 8004bec:	6879      	ldr	r1, [r7, #4]
 8004bee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004bf0:	4613      	mov	r3, r2
 8004bf2:	009b      	lsls	r3, r3, #2
 8004bf4:	4413      	add	r3, r2
 8004bf6:	009b      	lsls	r3, r3, #2
 8004bf8:	440b      	add	r3, r1
 8004bfa:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 8004bfe:	2201      	movs	r2, #1
 8004c00:	601a      	str	r2, [r3, #0]
			break;
 8004c02:	e05a      	b.n	8004cba <VibeCheckSensor_EXTICallback+0x16a>
		}

		if (GPIO_Pin == sensor->sensor_array[i].int2_pin && sensor->status[i].gyro_measuring)
 8004c04:	6879      	ldr	r1, [r7, #4]
 8004c06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c08:	4613      	mov	r3, r2
 8004c0a:	00db      	lsls	r3, r3, #3
 8004c0c:	1a9b      	subs	r3, r3, r2
 8004c0e:	00db      	lsls	r3, r3, #3
 8004c10:	440b      	add	r3, r1
 8004c12:	336c      	adds	r3, #108	@ 0x6c
 8004c14:	881b      	ldrh	r3, [r3, #0]
 8004c16:	887a      	ldrh	r2, [r7, #2]
 8004c18:	429a      	cmp	r2, r3
 8004c1a:	d146      	bne.n	8004caa <VibeCheckSensor_EXTICallback+0x15a>
 8004c1c:	6879      	ldr	r1, [r7, #4]
 8004c1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c20:	4613      	mov	r3, r2
 8004c22:	009b      	lsls	r3, r3, #2
 8004c24:	4413      	add	r3, r2
 8004c26:	009b      	lsls	r3, r3, #2
 8004c28:	440b      	add	r3, r1
 8004c2a:	f503 7382 	add.w	r3, r3, #260	@ 0x104
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d03a      	beq.n	8004caa <VibeCheckSensor_EXTICallback+0x15a>
		{
			float x, y, z;
			LSM6DS3_ReadGyro(&sensor->sensor_array[i], &x, &y, &z);
 8004c34:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c36:	4613      	mov	r3, r2
 8004c38:	00db      	lsls	r3, r3, #3
 8004c3a:	1a9b      	subs	r3, r3, r2
 8004c3c:	00db      	lsls	r3, r3, #3
 8004c3e:	3350      	adds	r3, #80	@ 0x50
 8004c40:	687a      	ldr	r2, [r7, #4]
 8004c42:	4413      	add	r3, r2
 8004c44:	1d18      	adds	r0, r3, #4
 8004c46:	f107 030c 	add.w	r3, r7, #12
 8004c4a:	f107 0210 	add.w	r2, r7, #16
 8004c4e:	f107 0114 	add.w	r1, r7, #20
 8004c52:	f7fc f9fd 	bl	8001050 <LSM6DS3_ReadGyro>
			VibeCheckSensor_AddData(sensor, 2 * i + 1, *sensor->time_micros - sensor->start_time, x, y, z);  /* time stamps are in microseconds */
 8004c56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c58:	b2db      	uxtb	r3, r3
 8004c5a:	005b      	lsls	r3, r3, #1
 8004c5c:	b2db      	uxtb	r3, r3
 8004c5e:	3301      	adds	r3, #1
 8004c60:	b2d9      	uxtb	r1, r3
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8004c68:	681a      	ldr	r2, [r3, #0]
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 8004c70:	1ad3      	subs	r3, r2, r3
 8004c72:	edd7 7a05 	vldr	s15, [r7, #20]
 8004c76:	ed97 7a04 	vldr	s14, [r7, #16]
 8004c7a:	edd7 6a03 	vldr	s13, [r7, #12]
 8004c7e:	eeb0 1a66 	vmov.f32	s2, s13
 8004c82:	eef0 0a47 	vmov.f32	s1, s14
 8004c86:	eeb0 0a67 	vmov.f32	s0, s15
 8004c8a:	461a      	mov	r2, r3
 8004c8c:	6878      	ldr	r0, [r7, #4]
 8004c8e:	f7ff fec6 	bl	8004a1e <VibeCheckSensor_AddData>
			sensor->status[i].received_data_flag = 1;
 8004c92:	6879      	ldr	r1, [r7, #4]
 8004c94:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c96:	4613      	mov	r3, r2
 8004c98:	009b      	lsls	r3, r3, #2
 8004c9a:	4413      	add	r3, r2
 8004c9c:	009b      	lsls	r3, r3, #2
 8004c9e:	440b      	add	r3, r1
 8004ca0:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 8004ca4:	2201      	movs	r2, #1
 8004ca6:	601a      	str	r2, [r3, #0]
			break;
 8004ca8:	e007      	b.n	8004cba <VibeCheckSensor_EXTICallback+0x16a>
	for (uint32_t i = 0; i < VC_SENSOR_NUM_SENSORS; i++)
 8004caa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cac:	3301      	adds	r3, #1
 8004cae:	627b      	str	r3, [r7, #36]	@ 0x24
 8004cb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cb2:	2b02      	cmp	r3, #2
 8004cb4:	f67f af55 	bls.w	8004b62 <VibeCheckSensor_EXTICallback+0x12>
		}
	}
}
 8004cb8:	bf00      	nop
 8004cba:	bf00      	nop
 8004cbc:	3728      	adds	r7, #40	@ 0x28
 8004cbe:	46bd      	mov	sp, r7
 8004cc0:	bd80      	pop	{r7, pc}
	...

08004cc4 <VibeCheckSensorCMD_Set>:

#include "vibecheck_sensor_handler.h"


static uint32_t VibeCheckSensorCMD_Set(VibeCheckSensor* sensor, VibeCheckShell* shell, uint32_t channel)
{
 8004cc4:	b580      	push	{r7, lr}
 8004cc6:	b09c      	sub	sp, #112	@ 0x70
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	60f8      	str	r0, [r7, #12]
 8004ccc:	60b9      	str	r1, [r7, #8]
 8004cce:	607a      	str	r2, [r7, #4]
	char str[VC_SHELL_MAX_TOKEN_LEN];
	if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 8004cd0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004cd4:	2240      	movs	r2, #64	@ 0x40
 8004cd6:	4619      	mov	r1, r3
 8004cd8:	68b8      	ldr	r0, [r7, #8]
 8004cda:	f000 fe63 	bl	80059a4 <VibeCheckShell_GetNextString>
 8004cde:	4603      	mov	r3, r0
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	f000 80eb 	beq.w	8004ebc <VibeCheckSensorCMD_Set+0x1f8>
	{
		if (!strcmp(str, "accel"))
 8004ce6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004cea:	4977      	ldr	r1, [pc, #476]	@ (8004ec8 <VibeCheckSensorCMD_Set+0x204>)
 8004cec:	4618      	mov	r0, r3
 8004cee:	f7fb fb0f 	bl	8000310 <strcmp>
 8004cf2:	4603      	mov	r3, r0
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d14f      	bne.n	8004d98 <VibeCheckSensorCMD_Set+0xd4>
		{
			if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 8004cf8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004cfc:	2240      	movs	r2, #64	@ 0x40
 8004cfe:	4619      	mov	r1, r3
 8004d00:	68b8      	ldr	r0, [r7, #8]
 8004d02:	f000 fe4f 	bl	80059a4 <VibeCheckShell_GetNextString>
 8004d06:	4603      	mov	r3, r0
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	f000 80d7 	beq.w	8004ebc <VibeCheckSensorCMD_Set+0x1f8>
			{
				if (!strcmp(str, "odr"))
 8004d0e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004d12:	496e      	ldr	r1, [pc, #440]	@ (8004ecc <VibeCheckSensorCMD_Set+0x208>)
 8004d14:	4618      	mov	r0, r3
 8004d16:	f7fb fafb 	bl	8000310 <strcmp>
 8004d1a:	4603      	mov	r3, r0
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d118      	bne.n	8004d52 <VibeCheckSensorCMD_Set+0x8e>
				{
					int32_t odr;
					if (VibeCheckShell_GetNextInt(shell, &odr))
 8004d20:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004d24:	4619      	mov	r1, r3
 8004d26:	68b8      	ldr	r0, [r7, #8]
 8004d28:	f000 feb4 	bl	8005a94 <VibeCheckShell_GetNextInt>
 8004d2c:	4603      	mov	r3, r0
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	f000 80c4 	beq.w	8004ebc <VibeCheckSensorCMD_Set+0x1f8>
					{
						VibeCheckSensor_SetAccelODR(sensor, channel, odr);
 8004d34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d36:	461a      	mov	r2, r3
 8004d38:	6879      	ldr	r1, [r7, #4]
 8004d3a:	68f8      	ldr	r0, [r7, #12]
 8004d3c:	f7ff fbf2 	bl	8004524 <VibeCheckSensor_SetAccelODR>
						VibeCheckShell_PutOutputString(shell, "ack");
 8004d40:	4963      	ldr	r1, [pc, #396]	@ (8004ed0 <VibeCheckSensorCMD_Set+0x20c>)
 8004d42:	68b8      	ldr	r0, [r7, #8]
 8004d44:	f000 ff4e 	bl	8005be4 <VibeCheckShell_PutOutputString>
						VibeCheckShell_PutOutputDelimiter(shell);
 8004d48:	68b8      	ldr	r0, [r7, #8]
 8004d4a:	f000 ffcb 	bl	8005ce4 <VibeCheckShell_PutOutputDelimiter>
						return 1;
 8004d4e:	2301      	movs	r3, #1
 8004d50:	e0b5      	b.n	8004ebe <VibeCheckSensorCMD_Set+0x1fa>
					}
				}
				else if (!strcmp(str, "range"))
 8004d52:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004d56:	495f      	ldr	r1, [pc, #380]	@ (8004ed4 <VibeCheckSensorCMD_Set+0x210>)
 8004d58:	4618      	mov	r0, r3
 8004d5a:	f7fb fad9 	bl	8000310 <strcmp>
 8004d5e:	4603      	mov	r3, r0
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	f040 80ab 	bne.w	8004ebc <VibeCheckSensorCMD_Set+0x1f8>
				{
					int32_t range;
					if (VibeCheckShell_GetNextInt(shell, &range))
 8004d66:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004d6a:	4619      	mov	r1, r3
 8004d6c:	68b8      	ldr	r0, [r7, #8]
 8004d6e:	f000 fe91 	bl	8005a94 <VibeCheckShell_GetNextInt>
 8004d72:	4603      	mov	r3, r0
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	f000 80a1 	beq.w	8004ebc <VibeCheckSensorCMD_Set+0x1f8>
					{
						VibeCheckSensor_SetAccelRange(sensor, channel, range);
 8004d7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d7c:	461a      	mov	r2, r3
 8004d7e:	6879      	ldr	r1, [r7, #4]
 8004d80:	68f8      	ldr	r0, [r7, #12]
 8004d82:	f7ff fc17 	bl	80045b4 <VibeCheckSensor_SetAccelRange>
						VibeCheckShell_PutOutputString(shell, "ack");
 8004d86:	4952      	ldr	r1, [pc, #328]	@ (8004ed0 <VibeCheckSensorCMD_Set+0x20c>)
 8004d88:	68b8      	ldr	r0, [r7, #8]
 8004d8a:	f000 ff2b 	bl	8005be4 <VibeCheckShell_PutOutputString>
						VibeCheckShell_PutOutputDelimiter(shell);
 8004d8e:	68b8      	ldr	r0, [r7, #8]
 8004d90:	f000 ffa8 	bl	8005ce4 <VibeCheckShell_PutOutputDelimiter>
						return 1;
 8004d94:	2301      	movs	r3, #1
 8004d96:	e092      	b.n	8004ebe <VibeCheckSensorCMD_Set+0x1fa>
					}
				}
			}
		}
		else if (!strcmp(str, "gyro"))
 8004d98:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004d9c:	494e      	ldr	r1, [pc, #312]	@ (8004ed8 <VibeCheckSensorCMD_Set+0x214>)
 8004d9e:	4618      	mov	r0, r3
 8004da0:	f7fb fab6 	bl	8000310 <strcmp>
 8004da4:	4603      	mov	r3, r0
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d14b      	bne.n	8004e42 <VibeCheckSensorCMD_Set+0x17e>
		{
			if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 8004daa:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004dae:	2240      	movs	r2, #64	@ 0x40
 8004db0:	4619      	mov	r1, r3
 8004db2:	68b8      	ldr	r0, [r7, #8]
 8004db4:	f000 fdf6 	bl	80059a4 <VibeCheckShell_GetNextString>
 8004db8:	4603      	mov	r3, r0
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d07e      	beq.n	8004ebc <VibeCheckSensorCMD_Set+0x1f8>
			{
				if (!strcmp(str, "odr"))
 8004dbe:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004dc2:	4942      	ldr	r1, [pc, #264]	@ (8004ecc <VibeCheckSensorCMD_Set+0x208>)
 8004dc4:	4618      	mov	r0, r3
 8004dc6:	f7fb faa3 	bl	8000310 <strcmp>
 8004dca:	4603      	mov	r3, r0
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d117      	bne.n	8004e00 <VibeCheckSensorCMD_Set+0x13c>
				{
					int32_t odr;
					if (VibeCheckShell_GetNextInt(shell, &odr))
 8004dd0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004dd4:	4619      	mov	r1, r3
 8004dd6:	68b8      	ldr	r0, [r7, #8]
 8004dd8:	f000 fe5c 	bl	8005a94 <VibeCheckShell_GetNextInt>
 8004ddc:	4603      	mov	r3, r0
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d06c      	beq.n	8004ebc <VibeCheckSensorCMD_Set+0x1f8>
					{
						VibeCheckSensor_SetGyroODR(sensor, channel, odr);
 8004de2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004de4:	461a      	mov	r2, r3
 8004de6:	6879      	ldr	r1, [r7, #4]
 8004de8:	68f8      	ldr	r0, [r7, #12]
 8004dea:	f7ff fbbf 	bl	800456c <VibeCheckSensor_SetGyroODR>
						VibeCheckShell_PutOutputString(shell, "ack");
 8004dee:	4938      	ldr	r1, [pc, #224]	@ (8004ed0 <VibeCheckSensorCMD_Set+0x20c>)
 8004df0:	68b8      	ldr	r0, [r7, #8]
 8004df2:	f000 fef7 	bl	8005be4 <VibeCheckShell_PutOutputString>
						VibeCheckShell_PutOutputDelimiter(shell);
 8004df6:	68b8      	ldr	r0, [r7, #8]
 8004df8:	f000 ff74 	bl	8005ce4 <VibeCheckShell_PutOutputDelimiter>
						return 1;
 8004dfc:	2301      	movs	r3, #1
 8004dfe:	e05e      	b.n	8004ebe <VibeCheckSensorCMD_Set+0x1fa>
					}
				}
				else if (!strcmp(str, "range"))
 8004e00:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004e04:	4933      	ldr	r1, [pc, #204]	@ (8004ed4 <VibeCheckSensorCMD_Set+0x210>)
 8004e06:	4618      	mov	r0, r3
 8004e08:	f7fb fa82 	bl	8000310 <strcmp>
 8004e0c:	4603      	mov	r3, r0
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d154      	bne.n	8004ebc <VibeCheckSensorCMD_Set+0x1f8>
				{
					int32_t range;
					if (VibeCheckShell_GetNextInt(shell, &range))
 8004e12:	f107 0320 	add.w	r3, r7, #32
 8004e16:	4619      	mov	r1, r3
 8004e18:	68b8      	ldr	r0, [r7, #8]
 8004e1a:	f000 fe3b 	bl	8005a94 <VibeCheckShell_GetNextInt>
 8004e1e:	4603      	mov	r3, r0
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d04b      	beq.n	8004ebc <VibeCheckSensorCMD_Set+0x1f8>
					{
						VibeCheckSensor_SetGyroRange(sensor, channel, range);
 8004e24:	6a3b      	ldr	r3, [r7, #32]
 8004e26:	461a      	mov	r2, r3
 8004e28:	6879      	ldr	r1, [r7, #4]
 8004e2a:	68f8      	ldr	r0, [r7, #12]
 8004e2c:	f7ff fbe6 	bl	80045fc <VibeCheckSensor_SetGyroRange>
						VibeCheckShell_PutOutputString(shell, "ack");
 8004e30:	4927      	ldr	r1, [pc, #156]	@ (8004ed0 <VibeCheckSensorCMD_Set+0x20c>)
 8004e32:	68b8      	ldr	r0, [r7, #8]
 8004e34:	f000 fed6 	bl	8005be4 <VibeCheckShell_PutOutputString>
						VibeCheckShell_PutOutputDelimiter(shell);
 8004e38:	68b8      	ldr	r0, [r7, #8]
 8004e3a:	f000 ff53 	bl	8005ce4 <VibeCheckShell_PutOutputDelimiter>
						return 1;
 8004e3e:	2301      	movs	r3, #1
 8004e40:	e03d      	b.n	8004ebe <VibeCheckSensorCMD_Set+0x1fa>
					}
				}
			}
		}
		else if (!strcmp(str, "offsets"))
 8004e42:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004e46:	4925      	ldr	r1, [pc, #148]	@ (8004edc <VibeCheckSensorCMD_Set+0x218>)
 8004e48:	4618      	mov	r0, r3
 8004e4a:	f7fb fa61 	bl	8000310 <strcmp>
 8004e4e:	4603      	mov	r3, r0
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d133      	bne.n	8004ebc <VibeCheckSensorCMD_Set+0x1f8>
		{
			float x, y, z;
			if (VibeCheckShell_GetNextFloat(shell, &x)
 8004e54:	f107 031c 	add.w	r3, r7, #28
 8004e58:	4619      	mov	r1, r3
 8004e5a:	68b8      	ldr	r0, [r7, #8]
 8004e5c:	f000 fe36 	bl	8005acc <VibeCheckShell_GetNextFloat>
 8004e60:	4603      	mov	r3, r0
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d02a      	beq.n	8004ebc <VibeCheckSensorCMD_Set+0x1f8>
					&& VibeCheckShell_GetNextFloat(shell, &y)
 8004e66:	f107 0318 	add.w	r3, r7, #24
 8004e6a:	4619      	mov	r1, r3
 8004e6c:	68b8      	ldr	r0, [r7, #8]
 8004e6e:	f000 fe2d 	bl	8005acc <VibeCheckShell_GetNextFloat>
 8004e72:	4603      	mov	r3, r0
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d021      	beq.n	8004ebc <VibeCheckSensorCMD_Set+0x1f8>
					&& VibeCheckShell_GetNextFloat(shell, &z))
 8004e78:	f107 0314 	add.w	r3, r7, #20
 8004e7c:	4619      	mov	r1, r3
 8004e7e:	68b8      	ldr	r0, [r7, #8]
 8004e80:	f000 fe24 	bl	8005acc <VibeCheckShell_GetNextFloat>
 8004e84:	4603      	mov	r3, r0
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d018      	beq.n	8004ebc <VibeCheckSensorCMD_Set+0x1f8>
			{
				VibeCheckSensor_SetOffsets(sensor, channel, x, y, z);
 8004e8a:	edd7 7a07 	vldr	s15, [r7, #28]
 8004e8e:	ed97 7a06 	vldr	s14, [r7, #24]
 8004e92:	edd7 6a05 	vldr	s13, [r7, #20]
 8004e96:	eeb0 1a66 	vmov.f32	s2, s13
 8004e9a:	eef0 0a47 	vmov.f32	s1, s14
 8004e9e:	eeb0 0a67 	vmov.f32	s0, s15
 8004ea2:	6879      	ldr	r1, [r7, #4]
 8004ea4:	68f8      	ldr	r0, [r7, #12]
 8004ea6:	f7ff fbcd 	bl	8004644 <VibeCheckSensor_SetOffsets>
				VibeCheckShell_PutOutputString(shell, "ack");
 8004eaa:	4909      	ldr	r1, [pc, #36]	@ (8004ed0 <VibeCheckSensorCMD_Set+0x20c>)
 8004eac:	68b8      	ldr	r0, [r7, #8]
 8004eae:	f000 fe99 	bl	8005be4 <VibeCheckShell_PutOutputString>
				VibeCheckShell_PutOutputDelimiter(shell);
 8004eb2:	68b8      	ldr	r0, [r7, #8]
 8004eb4:	f000 ff16 	bl	8005ce4 <VibeCheckShell_PutOutputDelimiter>
				return 1;
 8004eb8:	2301      	movs	r3, #1
 8004eba:	e000      	b.n	8004ebe <VibeCheckSensorCMD_Set+0x1fa>
			}
		}
	}


	return 0;
 8004ebc:	2300      	movs	r3, #0
}
 8004ebe:	4618      	mov	r0, r3
 8004ec0:	3770      	adds	r7, #112	@ 0x70
 8004ec2:	46bd      	mov	sp, r7
 8004ec4:	bd80      	pop	{r7, pc}
 8004ec6:	bf00      	nop
 8004ec8:	0801d7b0 	.word	0x0801d7b0
 8004ecc:	0801d7b8 	.word	0x0801d7b8
 8004ed0:	0801d7bc 	.word	0x0801d7bc
 8004ed4:	0801d7c0 	.word	0x0801d7c0
 8004ed8:	0801d7c8 	.word	0x0801d7c8
 8004edc:	0801d7d0 	.word	0x0801d7d0

08004ee0 <VibeCheckSensorCMD_Get>:


static uint32_t VibeCheckSensorCMD_Get(VibeCheckSensor* sensor, VibeCheckShell* shell, uint32_t channel)
{
 8004ee0:	b580      	push	{r7, lr}
 8004ee2:	b09a      	sub	sp, #104	@ 0x68
 8004ee4:	af02      	add	r7, sp, #8
 8004ee6:	60f8      	str	r0, [r7, #12]
 8004ee8:	60b9      	str	r1, [r7, #8]
 8004eea:	607a      	str	r2, [r7, #4]
	char str[VC_SHELL_MAX_TOKEN_LEN];
	if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 8004eec:	f107 0320 	add.w	r3, r7, #32
 8004ef0:	2240      	movs	r2, #64	@ 0x40
 8004ef2:	4619      	mov	r1, r3
 8004ef4:	68b8      	ldr	r0, [r7, #8]
 8004ef6:	f000 fd55 	bl	80059a4 <VibeCheckShell_GetNextString>
 8004efa:	4603      	mov	r3, r0
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	f000 80fb 	beq.w	80050f8 <VibeCheckSensorCMD_Get+0x218>
	{
		if (!strcmp(str, "accel"))
 8004f02:	f107 0320 	add.w	r3, r7, #32
 8004f06:	497f      	ldr	r1, [pc, #508]	@ (8005104 <VibeCheckSensorCMD_Get+0x224>)
 8004f08:	4618      	mov	r0, r3
 8004f0a:	f7fb fa01 	bl	8000310 <strcmp>
 8004f0e:	4603      	mov	r3, r0
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d147      	bne.n	8004fa4 <VibeCheckSensorCMD_Get+0xc4>
		{
			if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 8004f14:	f107 0320 	add.w	r3, r7, #32
 8004f18:	2240      	movs	r2, #64	@ 0x40
 8004f1a:	4619      	mov	r1, r3
 8004f1c:	68b8      	ldr	r0, [r7, #8]
 8004f1e:	f000 fd41 	bl	80059a4 <VibeCheckShell_GetNextString>
 8004f22:	4603      	mov	r3, r0
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	f000 80e7 	beq.w	80050f8 <VibeCheckSensorCMD_Get+0x218>
			{
				if (!strcmp(str, "odr"))
 8004f2a:	f107 0320 	add.w	r3, r7, #32
 8004f2e:	4976      	ldr	r1, [pc, #472]	@ (8005108 <VibeCheckSensorCMD_Get+0x228>)
 8004f30:	4618      	mov	r0, r3
 8004f32:	f7fb f9ed 	bl	8000310 <strcmp>
 8004f36:	4603      	mov	r3, r0
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d114      	bne.n	8004f66 <VibeCheckSensorCMD_Get+0x86>
				{
					VibeCheckShell_PutOutputString(shell, "ack");
 8004f3c:	4973      	ldr	r1, [pc, #460]	@ (800510c <VibeCheckSensorCMD_Get+0x22c>)
 8004f3e:	68b8      	ldr	r0, [r7, #8]
 8004f40:	f000 fe50 	bl	8005be4 <VibeCheckShell_PutOutputString>
					VibeCheckShell_PutOutputSeparator(shell);
 8004f44:	68b8      	ldr	r0, [r7, #8]
 8004f46:	f000 febf 	bl	8005cc8 <VibeCheckShell_PutOutputSeparator>
					VibeCheckShell_PutOutputInt(shell, VibeCheckSensor_GetAccelODR(sensor, channel));
 8004f4a:	6879      	ldr	r1, [r7, #4]
 8004f4c:	68f8      	ldr	r0, [r7, #12]
 8004f4e:	f7ff fbf9 	bl	8004744 <VibeCheckSensor_GetAccelODR>
 8004f52:	4603      	mov	r3, r0
 8004f54:	4619      	mov	r1, r3
 8004f56:	68b8      	ldr	r0, [r7, #8]
 8004f58:	f000 fe80 	bl	8005c5c <VibeCheckShell_PutOutputInt>
					VibeCheckShell_PutOutputDelimiter(shell);
 8004f5c:	68b8      	ldr	r0, [r7, #8]
 8004f5e:	f000 fec1 	bl	8005ce4 <VibeCheckShell_PutOutputDelimiter>
					return 1;
 8004f62:	2301      	movs	r3, #1
 8004f64:	e0c9      	b.n	80050fa <VibeCheckSensorCMD_Get+0x21a>
				}
				else if (!strcmp(str, "range"))
 8004f66:	f107 0320 	add.w	r3, r7, #32
 8004f6a:	4969      	ldr	r1, [pc, #420]	@ (8005110 <VibeCheckSensorCMD_Get+0x230>)
 8004f6c:	4618      	mov	r0, r3
 8004f6e:	f7fb f9cf 	bl	8000310 <strcmp>
 8004f72:	4603      	mov	r3, r0
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	f040 80bf 	bne.w	80050f8 <VibeCheckSensorCMD_Get+0x218>
				{
					VibeCheckShell_PutOutputString(shell, "ack");
 8004f7a:	4964      	ldr	r1, [pc, #400]	@ (800510c <VibeCheckSensorCMD_Get+0x22c>)
 8004f7c:	68b8      	ldr	r0, [r7, #8]
 8004f7e:	f000 fe31 	bl	8005be4 <VibeCheckShell_PutOutputString>
					VibeCheckShell_PutOutputSeparator(shell);
 8004f82:	68b8      	ldr	r0, [r7, #8]
 8004f84:	f000 fea0 	bl	8005cc8 <VibeCheckShell_PutOutputSeparator>
					VibeCheckShell_PutOutputInt(shell, VibeCheckSensor_GetAccelRange(sensor, channel));
 8004f88:	6879      	ldr	r1, [r7, #4]
 8004f8a:	68f8      	ldr	r0, [r7, #12]
 8004f8c:	f7ff fc0c 	bl	80047a8 <VibeCheckSensor_GetAccelRange>
 8004f90:	4603      	mov	r3, r0
 8004f92:	4619      	mov	r1, r3
 8004f94:	68b8      	ldr	r0, [r7, #8]
 8004f96:	f000 fe61 	bl	8005c5c <VibeCheckShell_PutOutputInt>
					VibeCheckShell_PutOutputDelimiter(shell);
 8004f9a:	68b8      	ldr	r0, [r7, #8]
 8004f9c:	f000 fea2 	bl	8005ce4 <VibeCheckShell_PutOutputDelimiter>
					return 1;
 8004fa0:	2301      	movs	r3, #1
 8004fa2:	e0aa      	b.n	80050fa <VibeCheckSensorCMD_Get+0x21a>
				}
			}
		}
		else if (!strcmp(str, "gyro"))
 8004fa4:	f107 0320 	add.w	r3, r7, #32
 8004fa8:	495a      	ldr	r1, [pc, #360]	@ (8005114 <VibeCheckSensorCMD_Get+0x234>)
 8004faa:	4618      	mov	r0, r3
 8004fac:	f7fb f9b0 	bl	8000310 <strcmp>
 8004fb0:	4603      	mov	r3, r0
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d146      	bne.n	8005044 <VibeCheckSensorCMD_Get+0x164>
		{
			if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 8004fb6:	f107 0320 	add.w	r3, r7, #32
 8004fba:	2240      	movs	r2, #64	@ 0x40
 8004fbc:	4619      	mov	r1, r3
 8004fbe:	68b8      	ldr	r0, [r7, #8]
 8004fc0:	f000 fcf0 	bl	80059a4 <VibeCheckShell_GetNextString>
 8004fc4:	4603      	mov	r3, r0
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	f000 8096 	beq.w	80050f8 <VibeCheckSensorCMD_Get+0x218>
			{
				if (!strcmp(str, "odr"))
 8004fcc:	f107 0320 	add.w	r3, r7, #32
 8004fd0:	494d      	ldr	r1, [pc, #308]	@ (8005108 <VibeCheckSensorCMD_Get+0x228>)
 8004fd2:	4618      	mov	r0, r3
 8004fd4:	f7fb f99c 	bl	8000310 <strcmp>
 8004fd8:	4603      	mov	r3, r0
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d114      	bne.n	8005008 <VibeCheckSensorCMD_Get+0x128>
				{
					VibeCheckShell_PutOutputString(shell, "ack");
 8004fde:	494b      	ldr	r1, [pc, #300]	@ (800510c <VibeCheckSensorCMD_Get+0x22c>)
 8004fe0:	68b8      	ldr	r0, [r7, #8]
 8004fe2:	f000 fdff 	bl	8005be4 <VibeCheckShell_PutOutputString>
					VibeCheckShell_PutOutputSeparator(shell);
 8004fe6:	68b8      	ldr	r0, [r7, #8]
 8004fe8:	f000 fe6e 	bl	8005cc8 <VibeCheckShell_PutOutputSeparator>
					VibeCheckShell_PutOutputInt(shell, VibeCheckSensor_GetGyroODR(sensor, channel));
 8004fec:	6879      	ldr	r1, [r7, #4]
 8004fee:	68f8      	ldr	r0, [r7, #12]
 8004ff0:	f7ff fbc1 	bl	8004776 <VibeCheckSensor_GetGyroODR>
 8004ff4:	4603      	mov	r3, r0
 8004ff6:	4619      	mov	r1, r3
 8004ff8:	68b8      	ldr	r0, [r7, #8]
 8004ffa:	f000 fe2f 	bl	8005c5c <VibeCheckShell_PutOutputInt>
					VibeCheckShell_PutOutputDelimiter(shell);
 8004ffe:	68b8      	ldr	r0, [r7, #8]
 8005000:	f000 fe70 	bl	8005ce4 <VibeCheckShell_PutOutputDelimiter>
					return 1;
 8005004:	2301      	movs	r3, #1
 8005006:	e078      	b.n	80050fa <VibeCheckSensorCMD_Get+0x21a>
				}
				else if (!strcmp(str, "range"))
 8005008:	f107 0320 	add.w	r3, r7, #32
 800500c:	4940      	ldr	r1, [pc, #256]	@ (8005110 <VibeCheckSensorCMD_Get+0x230>)
 800500e:	4618      	mov	r0, r3
 8005010:	f7fb f97e 	bl	8000310 <strcmp>
 8005014:	4603      	mov	r3, r0
 8005016:	2b00      	cmp	r3, #0
 8005018:	d16e      	bne.n	80050f8 <VibeCheckSensorCMD_Get+0x218>
				{
					VibeCheckShell_PutOutputString(shell, "ack");
 800501a:	493c      	ldr	r1, [pc, #240]	@ (800510c <VibeCheckSensorCMD_Get+0x22c>)
 800501c:	68b8      	ldr	r0, [r7, #8]
 800501e:	f000 fde1 	bl	8005be4 <VibeCheckShell_PutOutputString>
					VibeCheckShell_PutOutputSeparator(shell);
 8005022:	68b8      	ldr	r0, [r7, #8]
 8005024:	f000 fe50 	bl	8005cc8 <VibeCheckShell_PutOutputSeparator>
					VibeCheckShell_PutOutputInt(shell, VibeCheckSensor_GetGyroRange(sensor, channel));
 8005028:	6879      	ldr	r1, [r7, #4]
 800502a:	68f8      	ldr	r0, [r7, #12]
 800502c:	f7ff fbd5 	bl	80047da <VibeCheckSensor_GetGyroRange>
 8005030:	4603      	mov	r3, r0
 8005032:	4619      	mov	r1, r3
 8005034:	68b8      	ldr	r0, [r7, #8]
 8005036:	f000 fe11 	bl	8005c5c <VibeCheckShell_PutOutputInt>
					VibeCheckShell_PutOutputDelimiter(shell);
 800503a:	68b8      	ldr	r0, [r7, #8]
 800503c:	f000 fe52 	bl	8005ce4 <VibeCheckShell_PutOutputDelimiter>
					return 1;
 8005040:	2301      	movs	r3, #1
 8005042:	e05a      	b.n	80050fa <VibeCheckSensorCMD_Get+0x21a>
				}
			}
		}
		else if (!strcmp(str, "offsets"))
 8005044:	f107 0320 	add.w	r3, r7, #32
 8005048:	4933      	ldr	r1, [pc, #204]	@ (8005118 <VibeCheckSensorCMD_Get+0x238>)
 800504a:	4618      	mov	r0, r3
 800504c:	f7fb f960 	bl	8000310 <strcmp>
 8005050:	4603      	mov	r3, r0
 8005052:	2b00      	cmp	r3, #0
 8005054:	d132      	bne.n	80050bc <VibeCheckSensorCMD_Get+0x1dc>
		{
			float x, y, z;
			VibeCheckSensor_GetOffsets(sensor, channel, &x, &y, &z);
 8005056:	f107 0118 	add.w	r1, r7, #24
 800505a:	f107 021c 	add.w	r2, r7, #28
 800505e:	f107 0314 	add.w	r3, r7, #20
 8005062:	9300      	str	r3, [sp, #0]
 8005064:	460b      	mov	r3, r1
 8005066:	6879      	ldr	r1, [r7, #4]
 8005068:	68f8      	ldr	r0, [r7, #12]
 800506a:	f7ff fbcf 	bl	800480c <VibeCheckSensor_GetOffsets>

			VibeCheckShell_PutOutputString(shell, "ack");
 800506e:	4927      	ldr	r1, [pc, #156]	@ (800510c <VibeCheckSensorCMD_Get+0x22c>)
 8005070:	68b8      	ldr	r0, [r7, #8]
 8005072:	f000 fdb7 	bl	8005be4 <VibeCheckShell_PutOutputString>
			VibeCheckShell_PutOutputSeparator(shell);
 8005076:	68b8      	ldr	r0, [r7, #8]
 8005078:	f000 fe26 	bl	8005cc8 <VibeCheckShell_PutOutputSeparator>
			VibeCheckShell_PutOutputFloat(shell, x);
 800507c:	edd7 7a07 	vldr	s15, [r7, #28]
 8005080:	eeb0 0a67 	vmov.f32	s0, s15
 8005084:	68b8      	ldr	r0, [r7, #8]
 8005086:	f000 fe01 	bl	8005c8c <VibeCheckShell_PutOutputFloat>
			VibeCheckShell_PutOutputSeparator(shell);
 800508a:	68b8      	ldr	r0, [r7, #8]
 800508c:	f000 fe1c 	bl	8005cc8 <VibeCheckShell_PutOutputSeparator>
			VibeCheckShell_PutOutputFloat(shell, y);
 8005090:	edd7 7a06 	vldr	s15, [r7, #24]
 8005094:	eeb0 0a67 	vmov.f32	s0, s15
 8005098:	68b8      	ldr	r0, [r7, #8]
 800509a:	f000 fdf7 	bl	8005c8c <VibeCheckShell_PutOutputFloat>
			VibeCheckShell_PutOutputSeparator(shell);
 800509e:	68b8      	ldr	r0, [r7, #8]
 80050a0:	f000 fe12 	bl	8005cc8 <VibeCheckShell_PutOutputSeparator>
			VibeCheckShell_PutOutputFloat(shell, z);
 80050a4:	edd7 7a05 	vldr	s15, [r7, #20]
 80050a8:	eeb0 0a67 	vmov.f32	s0, s15
 80050ac:	68b8      	ldr	r0, [r7, #8]
 80050ae:	f000 fded 	bl	8005c8c <VibeCheckShell_PutOutputFloat>
			VibeCheckShell_PutOutputDelimiter(shell);
 80050b2:	68b8      	ldr	r0, [r7, #8]
 80050b4:	f000 fe16 	bl	8005ce4 <VibeCheckShell_PutOutputDelimiter>
			return 1;
 80050b8:	2301      	movs	r3, #1
 80050ba:	e01e      	b.n	80050fa <VibeCheckSensorCMD_Get+0x21a>
		}
		else if (!strcmp(str, "connected"))
 80050bc:	f107 0320 	add.w	r3, r7, #32
 80050c0:	4916      	ldr	r1, [pc, #88]	@ (800511c <VibeCheckSensorCMD_Get+0x23c>)
 80050c2:	4618      	mov	r0, r3
 80050c4:	f7fb f924 	bl	8000310 <strcmp>
 80050c8:	4603      	mov	r3, r0
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d114      	bne.n	80050f8 <VibeCheckSensorCMD_Get+0x218>
		{
			VibeCheckShell_PutOutputString(shell, "ack");
 80050ce:	490f      	ldr	r1, [pc, #60]	@ (800510c <VibeCheckSensorCMD_Get+0x22c>)
 80050d0:	68b8      	ldr	r0, [r7, #8]
 80050d2:	f000 fd87 	bl	8005be4 <VibeCheckShell_PutOutputString>
			VibeCheckShell_PutOutputSeparator(shell);
 80050d6:	68b8      	ldr	r0, [r7, #8]
 80050d8:	f000 fdf6 	bl	8005cc8 <VibeCheckShell_PutOutputSeparator>
			VibeCheckShell_PutOutputInt(shell, VibeCheckSensor_IsConnected(sensor, channel));
 80050dc:	6879      	ldr	r1, [r7, #4]
 80050de:	68f8      	ldr	r0, [r7, #12]
 80050e0:	f7ff fbe2 	bl	80048a8 <VibeCheckSensor_IsConnected>
 80050e4:	4603      	mov	r3, r0
 80050e6:	4619      	mov	r1, r3
 80050e8:	68b8      	ldr	r0, [r7, #8]
 80050ea:	f000 fdb7 	bl	8005c5c <VibeCheckShell_PutOutputInt>
			VibeCheckShell_PutOutputDelimiter(shell);
 80050ee:	68b8      	ldr	r0, [r7, #8]
 80050f0:	f000 fdf8 	bl	8005ce4 <VibeCheckShell_PutOutputDelimiter>
			return 1;
 80050f4:	2301      	movs	r3, #1
 80050f6:	e000      	b.n	80050fa <VibeCheckSensorCMD_Get+0x21a>
		}
	}

	return 0;
 80050f8:	2300      	movs	r3, #0
}
 80050fa:	4618      	mov	r0, r3
 80050fc:	3760      	adds	r7, #96	@ 0x60
 80050fe:	46bd      	mov	sp, r7
 8005100:	bd80      	pop	{r7, pc}
 8005102:	bf00      	nop
 8005104:	0801d7b0 	.word	0x0801d7b0
 8005108:	0801d7b8 	.word	0x0801d7b8
 800510c:	0801d7bc 	.word	0x0801d7bc
 8005110:	0801d7c0 	.word	0x0801d7c0
 8005114:	0801d7c8 	.word	0x0801d7c8
 8005118:	0801d7d0 	.word	0x0801d7d0
 800511c:	0801d7d8 	.word	0x0801d7d8

08005120 <VibeCheckSensorCMD_Execute>:


uint32_t VibeCheckSensorCMD_Execute(void* obj, VibeCheckShell* shell)
{
 8005120:	b580      	push	{r7, lr}
 8005122:	b094      	sub	sp, #80	@ 0x50
 8005124:	af00      	add	r7, sp, #0
 8005126:	6078      	str	r0, [r7, #4]
 8005128:	6039      	str	r1, [r7, #0]
	VibeCheckSensor* sensor = (VibeCheckSensor*)obj;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	64fb      	str	r3, [r7, #76]	@ 0x4c

	char str[VC_SHELL_MAX_TOKEN_LEN];
	int32_t channel;
	if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 800512e:	f107 030c 	add.w	r3, r7, #12
 8005132:	2240      	movs	r2, #64	@ 0x40
 8005134:	4619      	mov	r1, r3
 8005136:	6838      	ldr	r0, [r7, #0]
 8005138:	f000 fc34 	bl	80059a4 <VibeCheckShell_GetNextString>
 800513c:	4603      	mov	r3, r0
 800513e:	2b00      	cmp	r3, #0
 8005140:	f000 8101 	beq.w	8005346 <VibeCheckSensorCMD_Execute+0x226>
	{
		if (!strcmp(str, "fakedata"))
 8005144:	f107 030c 	add.w	r3, r7, #12
 8005148:	4981      	ldr	r1, [pc, #516]	@ (8005350 <VibeCheckSensorCMD_Execute+0x230>)
 800514a:	4618      	mov	r0, r3
 800514c:	f7fb f8e0 	bl	8000310 <strcmp>
 8005150:	4603      	mov	r3, r0
 8005152:	2b00      	cmp	r3, #0
 8005154:	d135      	bne.n	80051c2 <VibeCheckSensorCMD_Execute+0xa2>
		{
			if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 8005156:	f107 030c 	add.w	r3, r7, #12
 800515a:	2240      	movs	r2, #64	@ 0x40
 800515c:	4619      	mov	r1, r3
 800515e:	6838      	ldr	r0, [r7, #0]
 8005160:	f000 fc20 	bl	80059a4 <VibeCheckShell_GetNextString>
 8005164:	4603      	mov	r3, r0
 8005166:	2b00      	cmp	r3, #0
 8005168:	f000 80ed 	beq.w	8005346 <VibeCheckSensorCMD_Execute+0x226>
			{
				if (!strcmp(str, "start"))
 800516c:	f107 030c 	add.w	r3, r7, #12
 8005170:	4978      	ldr	r1, [pc, #480]	@ (8005354 <VibeCheckSensorCMD_Execute+0x234>)
 8005172:	4618      	mov	r0, r3
 8005174:	f7fb f8cc 	bl	8000310 <strcmp>
 8005178:	4603      	mov	r3, r0
 800517a:	2b00      	cmp	r3, #0
 800517c:	d10b      	bne.n	8005196 <VibeCheckSensorCMD_Execute+0x76>
				{
					VibeCheckSensor_StartFakeData(sensor);
 800517e:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8005180:	f7ff fb76 	bl	8004870 <VibeCheckSensor_StartFakeData>
					VibeCheckShell_PutOutputString(shell, "ack");
 8005184:	4974      	ldr	r1, [pc, #464]	@ (8005358 <VibeCheckSensorCMD_Execute+0x238>)
 8005186:	6838      	ldr	r0, [r7, #0]
 8005188:	f000 fd2c 	bl	8005be4 <VibeCheckShell_PutOutputString>
					VibeCheckShell_PutOutputDelimiter(shell);
 800518c:	6838      	ldr	r0, [r7, #0]
 800518e:	f000 fda9 	bl	8005ce4 <VibeCheckShell_PutOutputDelimiter>
					return 1;
 8005192:	2301      	movs	r3, #1
 8005194:	e0d8      	b.n	8005348 <VibeCheckSensorCMD_Execute+0x228>
				}
				else if (!strcmp(str, "stop"))
 8005196:	f107 030c 	add.w	r3, r7, #12
 800519a:	4970      	ldr	r1, [pc, #448]	@ (800535c <VibeCheckSensorCMD_Execute+0x23c>)
 800519c:	4618      	mov	r0, r3
 800519e:	f7fb f8b7 	bl	8000310 <strcmp>
 80051a2:	4603      	mov	r3, r0
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	f040 80ce 	bne.w	8005346 <VibeCheckSensorCMD_Execute+0x226>
				{
					VibeCheckSensor_StopFakeData(sensor);
 80051aa:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80051ac:	f7ff fb6e 	bl	800488c <VibeCheckSensor_StopFakeData>
					VibeCheckShell_PutOutputString(shell, "ack");
 80051b0:	4969      	ldr	r1, [pc, #420]	@ (8005358 <VibeCheckSensorCMD_Execute+0x238>)
 80051b2:	6838      	ldr	r0, [r7, #0]
 80051b4:	f000 fd16 	bl	8005be4 <VibeCheckShell_PutOutputString>
					VibeCheckShell_PutOutputDelimiter(shell);
 80051b8:	6838      	ldr	r0, [r7, #0]
 80051ba:	f000 fd93 	bl	8005ce4 <VibeCheckShell_PutOutputDelimiter>
					return 1;
 80051be:	2301      	movs	r3, #1
 80051c0:	e0c2      	b.n	8005348 <VibeCheckSensorCMD_Execute+0x228>
				}
			}
		}
		else if (VibeCheckShell_TurnToInt(str, &channel))
 80051c2:	f107 0208 	add.w	r2, r7, #8
 80051c6:	f107 030c 	add.w	r3, r7, #12
 80051ca:	4611      	mov	r1, r2
 80051cc:	4618      	mov	r0, r3
 80051ce:	f000 fc99 	bl	8005b04 <VibeCheckShell_TurnToInt>
 80051d2:	4603      	mov	r3, r0
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	f000 80b6 	beq.w	8005346 <VibeCheckSensorCMD_Execute+0x226>
		{
			if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 80051da:	f107 030c 	add.w	r3, r7, #12
 80051de:	2240      	movs	r2, #64	@ 0x40
 80051e0:	4619      	mov	r1, r3
 80051e2:	6838      	ldr	r0, [r7, #0]
 80051e4:	f000 fbde 	bl	80059a4 <VibeCheckShell_GetNextString>
 80051e8:	4603      	mov	r3, r0
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	f000 80ab 	beq.w	8005346 <VibeCheckSensorCMD_Execute+0x226>
			{
				if (!strcmp(str, "start"))
 80051f0:	f107 030c 	add.w	r3, r7, #12
 80051f4:	4957      	ldr	r1, [pc, #348]	@ (8005354 <VibeCheckSensorCMD_Execute+0x234>)
 80051f6:	4618      	mov	r0, r3
 80051f8:	f7fb f88a 	bl	8000310 <strcmp>
 80051fc:	4603      	mov	r3, r0
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d138      	bne.n	8005274 <VibeCheckSensorCMD_Execute+0x154>
				{
					if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 8005202:	f107 030c 	add.w	r3, r7, #12
 8005206:	2240      	movs	r2, #64	@ 0x40
 8005208:	4619      	mov	r1, r3
 800520a:	6838      	ldr	r0, [r7, #0]
 800520c:	f000 fbca 	bl	80059a4 <VibeCheckShell_GetNextString>
 8005210:	4603      	mov	r3, r0
 8005212:	2b00      	cmp	r3, #0
 8005214:	f000 8097 	beq.w	8005346 <VibeCheckSensorCMD_Execute+0x226>
					{
						if (!strcmp(str, "accel"))
 8005218:	f107 030c 	add.w	r3, r7, #12
 800521c:	4950      	ldr	r1, [pc, #320]	@ (8005360 <VibeCheckSensorCMD_Execute+0x240>)
 800521e:	4618      	mov	r0, r3
 8005220:	f7fb f876 	bl	8000310 <strcmp>
 8005224:	4603      	mov	r3, r0
 8005226:	2b00      	cmp	r3, #0
 8005228:	d10d      	bne.n	8005246 <VibeCheckSensorCMD_Execute+0x126>
						{
							VibeCheckSensor_StartAccel(sensor, channel);
 800522a:	68bb      	ldr	r3, [r7, #8]
 800522c:	4619      	mov	r1, r3
 800522e:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8005230:	f7ff f888 	bl	8004344 <VibeCheckSensor_StartAccel>
							VibeCheckShell_PutOutputString(shell, "ack");
 8005234:	4948      	ldr	r1, [pc, #288]	@ (8005358 <VibeCheckSensorCMD_Execute+0x238>)
 8005236:	6838      	ldr	r0, [r7, #0]
 8005238:	f000 fcd4 	bl	8005be4 <VibeCheckShell_PutOutputString>
							VibeCheckShell_PutOutputDelimiter(shell);
 800523c:	6838      	ldr	r0, [r7, #0]
 800523e:	f000 fd51 	bl	8005ce4 <VibeCheckShell_PutOutputDelimiter>
							return 1;
 8005242:	2301      	movs	r3, #1
 8005244:	e080      	b.n	8005348 <VibeCheckSensorCMD_Execute+0x228>
						}
						else if (!strcmp(str, "gyro"))
 8005246:	f107 030c 	add.w	r3, r7, #12
 800524a:	4946      	ldr	r1, [pc, #280]	@ (8005364 <VibeCheckSensorCMD_Execute+0x244>)
 800524c:	4618      	mov	r0, r3
 800524e:	f7fb f85f 	bl	8000310 <strcmp>
 8005252:	4603      	mov	r3, r0
 8005254:	2b00      	cmp	r3, #0
 8005256:	d176      	bne.n	8005346 <VibeCheckSensorCMD_Execute+0x226>
						{
							VibeCheckSensor_StartGyro(sensor, channel);
 8005258:	68bb      	ldr	r3, [r7, #8]
 800525a:	4619      	mov	r1, r3
 800525c:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800525e:	f7ff f8e9 	bl	8004434 <VibeCheckSensor_StartGyro>
							VibeCheckShell_PutOutputString(shell, "ack");
 8005262:	493d      	ldr	r1, [pc, #244]	@ (8005358 <VibeCheckSensorCMD_Execute+0x238>)
 8005264:	6838      	ldr	r0, [r7, #0]
 8005266:	f000 fcbd 	bl	8005be4 <VibeCheckShell_PutOutputString>
							VibeCheckShell_PutOutputDelimiter(shell);
 800526a:	6838      	ldr	r0, [r7, #0]
 800526c:	f000 fd3a 	bl	8005ce4 <VibeCheckShell_PutOutputDelimiter>
							return 1;
 8005270:	2301      	movs	r3, #1
 8005272:	e069      	b.n	8005348 <VibeCheckSensorCMD_Execute+0x228>
						}
					}
				}
				else if (!strcmp(str, "stop"))
 8005274:	f107 030c 	add.w	r3, r7, #12
 8005278:	4938      	ldr	r1, [pc, #224]	@ (800535c <VibeCheckSensorCMD_Execute+0x23c>)
 800527a:	4618      	mov	r0, r3
 800527c:	f7fb f848 	bl	8000310 <strcmp>
 8005280:	4603      	mov	r3, r0
 8005282:	2b00      	cmp	r3, #0
 8005284:	d137      	bne.n	80052f6 <VibeCheckSensorCMD_Execute+0x1d6>
				{
					if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 8005286:	f107 030c 	add.w	r3, r7, #12
 800528a:	2240      	movs	r2, #64	@ 0x40
 800528c:	4619      	mov	r1, r3
 800528e:	6838      	ldr	r0, [r7, #0]
 8005290:	f000 fb88 	bl	80059a4 <VibeCheckShell_GetNextString>
 8005294:	4603      	mov	r3, r0
 8005296:	2b00      	cmp	r3, #0
 8005298:	d055      	beq.n	8005346 <VibeCheckSensorCMD_Execute+0x226>
					{
						if (!strcmp(str, "accel"))
 800529a:	f107 030c 	add.w	r3, r7, #12
 800529e:	4930      	ldr	r1, [pc, #192]	@ (8005360 <VibeCheckSensorCMD_Execute+0x240>)
 80052a0:	4618      	mov	r0, r3
 80052a2:	f7fb f835 	bl	8000310 <strcmp>
 80052a6:	4603      	mov	r3, r0
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d10d      	bne.n	80052c8 <VibeCheckSensorCMD_Execute+0x1a8>
						{
							VibeCheckSensor_StopAccel(sensor, channel);
 80052ac:	68bb      	ldr	r3, [r7, #8]
 80052ae:	4619      	mov	r1, r3
 80052b0:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80052b2:	f7ff f883 	bl	80043bc <VibeCheckSensor_StopAccel>
							VibeCheckShell_PutOutputString(shell, "ack");
 80052b6:	4928      	ldr	r1, [pc, #160]	@ (8005358 <VibeCheckSensorCMD_Execute+0x238>)
 80052b8:	6838      	ldr	r0, [r7, #0]
 80052ba:	f000 fc93 	bl	8005be4 <VibeCheckShell_PutOutputString>
							VibeCheckShell_PutOutputDelimiter(shell);
 80052be:	6838      	ldr	r0, [r7, #0]
 80052c0:	f000 fd10 	bl	8005ce4 <VibeCheckShell_PutOutputDelimiter>
							return 1;
 80052c4:	2301      	movs	r3, #1
 80052c6:	e03f      	b.n	8005348 <VibeCheckSensorCMD_Execute+0x228>
						}
						else if (!strcmp(str, "gyro"))
 80052c8:	f107 030c 	add.w	r3, r7, #12
 80052cc:	4925      	ldr	r1, [pc, #148]	@ (8005364 <VibeCheckSensorCMD_Execute+0x244>)
 80052ce:	4618      	mov	r0, r3
 80052d0:	f7fb f81e 	bl	8000310 <strcmp>
 80052d4:	4603      	mov	r3, r0
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d135      	bne.n	8005346 <VibeCheckSensorCMD_Execute+0x226>
						{
							VibeCheckSensor_StopGyro(sensor, channel);
 80052da:	68bb      	ldr	r3, [r7, #8]
 80052dc:	4619      	mov	r1, r3
 80052de:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80052e0:	f7ff f8e4 	bl	80044ac <VibeCheckSensor_StopGyro>
							VibeCheckShell_PutOutputString(shell, "ack");
 80052e4:	491c      	ldr	r1, [pc, #112]	@ (8005358 <VibeCheckSensorCMD_Execute+0x238>)
 80052e6:	6838      	ldr	r0, [r7, #0]
 80052e8:	f000 fc7c 	bl	8005be4 <VibeCheckShell_PutOutputString>
							VibeCheckShell_PutOutputDelimiter(shell);
 80052ec:	6838      	ldr	r0, [r7, #0]
 80052ee:	f000 fcf9 	bl	8005ce4 <VibeCheckShell_PutOutputDelimiter>
							return 1;
 80052f2:	2301      	movs	r3, #1
 80052f4:	e028      	b.n	8005348 <VibeCheckSensorCMD_Execute+0x228>
						}
					}
				}
				else if (!strcmp(str, "set"))
 80052f6:	f107 030c 	add.w	r3, r7, #12
 80052fa:	491b      	ldr	r1, [pc, #108]	@ (8005368 <VibeCheckSensorCMD_Execute+0x248>)
 80052fc:	4618      	mov	r0, r3
 80052fe:	f7fb f807 	bl	8000310 <strcmp>
 8005302:	4603      	mov	r3, r0
 8005304:	2b00      	cmp	r3, #0
 8005306:	d10a      	bne.n	800531e <VibeCheckSensorCMD_Execute+0x1fe>
				{
					if (VibeCheckSensorCMD_Set(sensor, shell, channel))
 8005308:	68bb      	ldr	r3, [r7, #8]
 800530a:	461a      	mov	r2, r3
 800530c:	6839      	ldr	r1, [r7, #0]
 800530e:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8005310:	f7ff fcd8 	bl	8004cc4 <VibeCheckSensorCMD_Set>
 8005314:	4603      	mov	r3, r0
 8005316:	2b00      	cmp	r3, #0
 8005318:	d015      	beq.n	8005346 <VibeCheckSensorCMD_Execute+0x226>
					{
						return 1;
 800531a:	2301      	movs	r3, #1
 800531c:	e014      	b.n	8005348 <VibeCheckSensorCMD_Execute+0x228>
					}
				}
				else if (!strcmp(str, "get"))
 800531e:	f107 030c 	add.w	r3, r7, #12
 8005322:	4912      	ldr	r1, [pc, #72]	@ (800536c <VibeCheckSensorCMD_Execute+0x24c>)
 8005324:	4618      	mov	r0, r3
 8005326:	f7fa fff3 	bl	8000310 <strcmp>
 800532a:	4603      	mov	r3, r0
 800532c:	2b00      	cmp	r3, #0
 800532e:	d10a      	bne.n	8005346 <VibeCheckSensorCMD_Execute+0x226>
				{
					if (VibeCheckSensorCMD_Get(sensor, shell, channel))
 8005330:	68bb      	ldr	r3, [r7, #8]
 8005332:	461a      	mov	r2, r3
 8005334:	6839      	ldr	r1, [r7, #0]
 8005336:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8005338:	f7ff fdd2 	bl	8004ee0 <VibeCheckSensorCMD_Get>
 800533c:	4603      	mov	r3, r0
 800533e:	2b00      	cmp	r3, #0
 8005340:	d001      	beq.n	8005346 <VibeCheckSensorCMD_Execute+0x226>
					{
						return 1;
 8005342:	2301      	movs	r3, #1
 8005344:	e000      	b.n	8005348 <VibeCheckSensorCMD_Execute+0x228>
				}
			}
		}
	}

	return 0;
 8005346:	2300      	movs	r3, #0
}
 8005348:	4618      	mov	r0, r3
 800534a:	3750      	adds	r7, #80	@ 0x50
 800534c:	46bd      	mov	sp, r7
 800534e:	bd80      	pop	{r7, pc}
 8005350:	0801d7e4 	.word	0x0801d7e4
 8005354:	0801d7f0 	.word	0x0801d7f0
 8005358:	0801d7bc 	.word	0x0801d7bc
 800535c:	0801d7f8 	.word	0x0801d7f8
 8005360:	0801d7b0 	.word	0x0801d7b0
 8005364:	0801d7c8 	.word	0x0801d7c8
 8005368:	0801d800 	.word	0x0801d800
 800536c:	0801d804 	.word	0x0801d804

08005370 <VibeCheckSensorSender_Data_Execute>:


uint32_t VibeCheckSensorSender_Data_Execute(void* obj, VibeCheckShell* shell)
{
 8005370:	b580      	push	{r7, lr}
 8005372:	b086      	sub	sp, #24
 8005374:	af00      	add	r7, sp, #0
 8005376:	6078      	str	r0, [r7, #4]
 8005378:	6039      	str	r1, [r7, #0]
	VibeCheckSensor* sensor = (VibeCheckSensor*)obj;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	613b      	str	r3, [r7, #16]

	volatile VibeCheckSensor_Data* data;
	if (VibeCheckSensor_GetDataReady(sensor, &data))
 800537e:	f107 030c 	add.w	r3, r7, #12
 8005382:	4619      	mov	r1, r3
 8005384:	6938      	ldr	r0, [r7, #16]
 8005386:	f7ff fbbc 	bl	8004b02 <VibeCheckSensor_GetDataReady>
 800538a:	4603      	mov	r3, r0
 800538c:	2b00      	cmp	r3, #0
 800538e:	d04f      	beq.n	8005430 <VibeCheckSensorSender_Data_Execute+0xc0>
	{
		VibeCheckShell_PutOutputString(shell, "data");
 8005390:	492a      	ldr	r1, [pc, #168]	@ (800543c <VibeCheckSensorSender_Data_Execute+0xcc>)
 8005392:	6838      	ldr	r0, [r7, #0]
 8005394:	f000 fc26 	bl	8005be4 <VibeCheckShell_PutOutputString>
		VibeCheckShell_PutOutputSeparator(shell);
 8005398:	6838      	ldr	r0, [r7, #0]
 800539a:	f000 fc95 	bl	8005cc8 <VibeCheckShell_PutOutputSeparator>
		VibeCheckShell_PutOutputInt(shell, VC_SENSOR_DATA_PER_PACKET);
 800539e:	210a      	movs	r1, #10
 80053a0:	6838      	ldr	r0, [r7, #0]
 80053a2:	f000 fc5b 	bl	8005c5c <VibeCheckShell_PutOutputInt>

		uint32_t data_written = 0;
 80053a6:	2300      	movs	r3, #0
 80053a8:	617b      	str	r3, [r7, #20]

		while (data_written < VC_SENSOR_DATA_PER_PACKET)
 80053aa:	e039      	b.n	8005420 <VibeCheckSensorSender_Data_Execute+0xb0>
		{
			VibeCheckShell_PutOutputSeparator(shell);
 80053ac:	6838      	ldr	r0, [r7, #0]
 80053ae:	f000 fc8b 	bl	8005cc8 <VibeCheckShell_PutOutputSeparator>
			VibeCheckShell_PutOutputInt(shell, data->id);
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	781b      	ldrb	r3, [r3, #0]
 80053b6:	b2db      	uxtb	r3, r3
 80053b8:	4619      	mov	r1, r3
 80053ba:	6838      	ldr	r0, [r7, #0]
 80053bc:	f000 fc4e 	bl	8005c5c <VibeCheckShell_PutOutputInt>
			VibeCheckShell_PutOutputSeparator(shell);
 80053c0:	6838      	ldr	r0, [r7, #0]
 80053c2:	f000 fc81 	bl	8005cc8 <VibeCheckShell_PutOutputSeparator>
			VibeCheckShell_PutOutputInt(shell, data->time);
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	685b      	ldr	r3, [r3, #4]
 80053ca:	4619      	mov	r1, r3
 80053cc:	6838      	ldr	r0, [r7, #0]
 80053ce:	f000 fc45 	bl	8005c5c <VibeCheckShell_PutOutputInt>
			VibeCheckShell_PutOutputSeparator(shell);
 80053d2:	6838      	ldr	r0, [r7, #0]
 80053d4:	f000 fc78 	bl	8005cc8 <VibeCheckShell_PutOutputSeparator>
			VibeCheckShell_PutOutputFloat(shell, data->x);
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	edd3 7a02 	vldr	s15, [r3, #8]
 80053de:	eeb0 0a67 	vmov.f32	s0, s15
 80053e2:	6838      	ldr	r0, [r7, #0]
 80053e4:	f000 fc52 	bl	8005c8c <VibeCheckShell_PutOutputFloat>
			VibeCheckShell_PutOutputSeparator(shell);
 80053e8:	6838      	ldr	r0, [r7, #0]
 80053ea:	f000 fc6d 	bl	8005cc8 <VibeCheckShell_PutOutputSeparator>
			VibeCheckShell_PutOutputFloat(shell, data->y);
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	edd3 7a03 	vldr	s15, [r3, #12]
 80053f4:	eeb0 0a67 	vmov.f32	s0, s15
 80053f8:	6838      	ldr	r0, [r7, #0]
 80053fa:	f000 fc47 	bl	8005c8c <VibeCheckShell_PutOutputFloat>
			VibeCheckShell_PutOutputSeparator(shell);
 80053fe:	6838      	ldr	r0, [r7, #0]
 8005400:	f000 fc62 	bl	8005cc8 <VibeCheckShell_PutOutputSeparator>
			VibeCheckShell_PutOutputFloat(shell, data->z);
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	edd3 7a04 	vldr	s15, [r3, #16]
 800540a:	eeb0 0a67 	vmov.f32	s0, s15
 800540e:	6838      	ldr	r0, [r7, #0]
 8005410:	f000 fc3c 	bl	8005c8c <VibeCheckShell_PutOutputFloat>


			data++;
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	3314      	adds	r3, #20
 8005418:	60fb      	str	r3, [r7, #12]
			data_written++;
 800541a:	697b      	ldr	r3, [r7, #20]
 800541c:	3301      	adds	r3, #1
 800541e:	617b      	str	r3, [r7, #20]
		while (data_written < VC_SENSOR_DATA_PER_PACKET)
 8005420:	697b      	ldr	r3, [r7, #20]
 8005422:	2b09      	cmp	r3, #9
 8005424:	d9c2      	bls.n	80053ac <VibeCheckSensorSender_Data_Execute+0x3c>
		}

		VibeCheckShell_PutOutputDelimiter(shell);
 8005426:	6838      	ldr	r0, [r7, #0]
 8005428:	f000 fc5c 	bl	8005ce4 <VibeCheckShell_PutOutputDelimiter>

		return 1;
 800542c:	2301      	movs	r3, #1
 800542e:	e000      	b.n	8005432 <VibeCheckSensorSender_Data_Execute+0xc2>
	}

	return 0;
 8005430:	2300      	movs	r3, #0

}
 8005432:	4618      	mov	r0, r3
 8005434:	3718      	adds	r7, #24
 8005436:	46bd      	mov	sp, r7
 8005438:	bd80      	pop	{r7, pc}
 800543a:	bf00      	nop
 800543c:	0801d808 	.word	0x0801d808

08005440 <VibeCheckSensorSender_Status_Execute>:


uint32_t VibeCheckSensorSender_Status_Execute(void* obj, VibeCheckShell* shell)
{
 8005440:	b580      	push	{r7, lr}
 8005442:	b086      	sub	sp, #24
 8005444:	af00      	add	r7, sp, #0
 8005446:	6078      	str	r0, [r7, #4]
 8005448:	6039      	str	r1, [r7, #0]
	VibeCheckSensor* sensor = (VibeCheckSensor*)obj;
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	617b      	str	r3, [r7, #20]

	uint32_t channel, is_connected;
	if (VibeCheckSensor_ConnectionChanged(sensor, &channel, &is_connected))
 800544e:	f107 020c 	add.w	r2, r7, #12
 8005452:	f107 0310 	add.w	r3, r7, #16
 8005456:	4619      	mov	r1, r3
 8005458:	6978      	ldr	r0, [r7, #20]
 800545a:	f7ff fa3e 	bl	80048da <VibeCheckSensor_ConnectionChanged>
 800545e:	4603      	mov	r3, r0
 8005460:	2b00      	cmp	r3, #0
 8005462:	d026      	beq.n	80054b2 <VibeCheckSensorSender_Status_Execute+0x72>
	{
		VibeCheckShell_PutOutputString(shell, "event");
 8005464:	4915      	ldr	r1, [pc, #84]	@ (80054bc <VibeCheckSensorSender_Status_Execute+0x7c>)
 8005466:	6838      	ldr	r0, [r7, #0]
 8005468:	f000 fbbc 	bl	8005be4 <VibeCheckShell_PutOutputString>
		VibeCheckShell_PutOutputSeparator(shell);
 800546c:	6838      	ldr	r0, [r7, #0]
 800546e:	f000 fc2b 	bl	8005cc8 <VibeCheckShell_PutOutputSeparator>
		VibeCheckShell_PutOutputString(shell, "sensor");
 8005472:	4913      	ldr	r1, [pc, #76]	@ (80054c0 <VibeCheckSensorSender_Status_Execute+0x80>)
 8005474:	6838      	ldr	r0, [r7, #0]
 8005476:	f000 fbb5 	bl	8005be4 <VibeCheckShell_PutOutputString>
		VibeCheckShell_PutOutputSeparator(shell);
 800547a:	6838      	ldr	r0, [r7, #0]
 800547c:	f000 fc24 	bl	8005cc8 <VibeCheckShell_PutOutputSeparator>
		VibeCheckShell_PutOutputInt(shell, channel);
 8005480:	693b      	ldr	r3, [r7, #16]
 8005482:	4619      	mov	r1, r3
 8005484:	6838      	ldr	r0, [r7, #0]
 8005486:	f000 fbe9 	bl	8005c5c <VibeCheckShell_PutOutputInt>
		VibeCheckShell_PutOutputSeparator(shell);
 800548a:	6838      	ldr	r0, [r7, #0]
 800548c:	f000 fc1c 	bl	8005cc8 <VibeCheckShell_PutOutputSeparator>

		if (is_connected)
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	2b00      	cmp	r3, #0
 8005494:	d004      	beq.n	80054a0 <VibeCheckSensorSender_Status_Execute+0x60>
			VibeCheckShell_PutOutputString(shell, "connected");
 8005496:	490b      	ldr	r1, [pc, #44]	@ (80054c4 <VibeCheckSensorSender_Status_Execute+0x84>)
 8005498:	6838      	ldr	r0, [r7, #0]
 800549a:	f000 fba3 	bl	8005be4 <VibeCheckShell_PutOutputString>
 800549e:	e003      	b.n	80054a8 <VibeCheckSensorSender_Status_Execute+0x68>
		else
			VibeCheckShell_PutOutputString(shell, "disconnected");
 80054a0:	4909      	ldr	r1, [pc, #36]	@ (80054c8 <VibeCheckSensorSender_Status_Execute+0x88>)
 80054a2:	6838      	ldr	r0, [r7, #0]
 80054a4:	f000 fb9e 	bl	8005be4 <VibeCheckShell_PutOutputString>

		VibeCheckShell_PutOutputDelimiter(shell);
 80054a8:	6838      	ldr	r0, [r7, #0]
 80054aa:	f000 fc1b 	bl	8005ce4 <VibeCheckShell_PutOutputDelimiter>
		return 1;
 80054ae:	2301      	movs	r3, #1
 80054b0:	e000      	b.n	80054b4 <VibeCheckSensorSender_Status_Execute+0x74>
	}

	return 0;
 80054b2:	2300      	movs	r3, #0
}
 80054b4:	4618      	mov	r0, r3
 80054b6:	3718      	adds	r7, #24
 80054b8:	46bd      	mov	sp, r7
 80054ba:	bd80      	pop	{r7, pc}
 80054bc:	0801d810 	.word	0x0801d810
 80054c0:	0801d818 	.word	0x0801d818
 80054c4:	0801d7d8 	.word	0x0801d7d8
 80054c8:	0801d820 	.word	0x0801d820

080054cc <VibeCheckShell_Init>:

#include "vibecheck_shell.h"


void VibeCheckShell_Init(VibeCheckShell* shell)
{
 80054cc:	b480      	push	{r7}
 80054ce:	b083      	sub	sp, #12
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	6078      	str	r0, [r7, #4]
	shell->input_head = 0;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 80054da:	461a      	mov	r2, r3
 80054dc:	2300      	movs	r3, #0
 80054de:	6013      	str	r3, [r2, #0]
	shell->input_tail = 0;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 80054e6:	461a      	mov	r2, r3
 80054e8:	2300      	movs	r3, #0
 80054ea:	6053      	str	r3, [r2, #4]
	shell->input_count = 0;
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 80054f2:	461a      	mov	r2, r3
 80054f4:	2300      	movs	r3, #0
 80054f6:	6093      	str	r3, [r2, #8]
	shell->input_delimiter_count = 0;
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 80054fe:	461a      	mov	r2, r3
 8005500:	2300      	movs	r3, #0
 8005502:	60d3      	str	r3, [r2, #12]

	shell->output_head = 0;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 800550a:	461a      	mov	r2, r3
 800550c:	2300      	movs	r3, #0
 800550e:	6113      	str	r3, [r2, #16]
	shell->output_tail = 0;
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8005516:	461a      	mov	r2, r3
 8005518:	2300      	movs	r3, #0
 800551a:	6153      	str	r3, [r2, #20]
	shell->output_count = 0;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8005522:	461a      	mov	r2, r3
 8005524:	2300      	movs	r3, #0
 8005526:	6193      	str	r3, [r2, #24]

	shell->ih_count = 0;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	f503 3388 	add.w	r3, r3, #69632	@ 0x11000
 800552e:	461a      	mov	r2, r3
 8005530:	2300      	movs	r3, #0
 8005532:	f8c2 321c 	str.w	r3, [r2, #540]	@ 0x21c
	shell->oh_count = 0;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	f503 3388 	add.w	r3, r3, #69632	@ 0x11000
 800553c:	461a      	mov	r2, r3
 800553e:	2300      	movs	r3, #0
 8005540:	f8c2 3420 	str.w	r3, [r2, #1056]	@ 0x420
}
 8005544:	bf00      	nop
 8005546:	370c      	adds	r7, #12
 8005548:	46bd      	mov	sp, r7
 800554a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800554e:	4770      	bx	lr

08005550 <VibeCheckShell_Update>:

VibeCheckShell_Status VibeCheckShell_Update(VibeCheckShell* shell)
{
 8005550:	b590      	push	{r4, r7, lr}
 8005552:	b099      	sub	sp, #100	@ 0x64
 8005554:	af00      	add	r7, sp, #0
 8005556:	6078      	str	r0, [r7, #4]

	VibeCheckShell_Status status = {
 8005558:	2300      	movs	r3, #0
 800555a:	64fb      	str	r3, [r7, #76]	@ 0x4c
			.ibuf_status = VC_SHELL_INPUT_BUFFER_OK,
			.obuf_status = VC_SHELL_OUTPUT_BUFFER_OK
	};

	/* check if character buffer overflow */
	if (shell->input_count >= VC_SHELL_IO_BUF_LEN)
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8005562:	689b      	ldr	r3, [r3, #8]
 8005564:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005568:	d302      	bcc.n	8005570 <VibeCheckShell_Update+0x20>
		status.ibuf_status = VC_SHELL_INPUT_BUFFER_OVERFLOW;
 800556a:	2301      	movs	r3, #1
 800556c:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e


	/* handle the inputs */
	if (shell->input_delimiter_count)
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8005576:	68db      	ldr	r3, [r3, #12]
 8005578:	2b00      	cmp	r3, #0
 800557a:	f000 809a 	beq.w	80056b2 <VibeCheckShell_Update+0x162>
		status.ihandl_status = VC_SHELL_INPUT_PROCESSED;
 800557e:	2301      	movs	r3, #1
 8005580:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c

	while (shell->input_delimiter_count)
 8005584:	e095      	b.n	80056b2 <VibeCheckShell_Update+0x162>
	{
		/* look for a handler */
		char ih_name[VC_SHELL_MAX_TOKEN_LEN];
		if (VibeCheckShell_GetNextString(shell, ih_name, VC_SHELL_MAX_TOKEN_LEN))
 8005586:	f107 030c 	add.w	r3, r7, #12
 800558a:	2240      	movs	r2, #64	@ 0x40
 800558c:	4619      	mov	r1, r3
 800558e:	6878      	ldr	r0, [r7, #4]
 8005590:	f000 fa08 	bl	80059a4 <VibeCheckShell_GetNextString>
 8005594:	4603      	mov	r3, r0
 8005596:	2b00      	cmp	r3, #0
 8005598:	d04b      	beq.n	8005632 <VibeCheckShell_Update+0xe2>
		{
			for (uint32_t i = 0; i < shell->ih_count; i++)
 800559a:	2300      	movs	r3, #0
 800559c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800559e:	e03f      	b.n	8005620 <VibeCheckShell_Update+0xd0>
			{
				if (!strcmp(shell->input_handlers[i].name, ih_name))
 80055a0:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80055a2:	4613      	mov	r3, r2
 80055a4:	00db      	lsls	r3, r3, #3
 80055a6:	4413      	add	r3, r2
 80055a8:	00db      	lsls	r3, r3, #3
 80055aa:	4a69      	ldr	r2, [pc, #420]	@ (8005750 <VibeCheckShell_Update+0x200>)
 80055ac:	441a      	add	r2, r3
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	4413      	add	r3, r2
 80055b2:	3304      	adds	r3, #4
 80055b4:	f107 020c 	add.w	r2, r7, #12
 80055b8:	4611      	mov	r1, r2
 80055ba:	4618      	mov	r0, r3
 80055bc:	f7fa fea8 	bl	8000310 <strcmp>
 80055c0:	4603      	mov	r3, r0
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d11d      	bne.n	8005602 <VibeCheckShell_Update+0xb2>
				{
					/* found a handler for this input */
					if (!shell->input_handlers[i].execute(shell->input_handlers[i].obj, shell))
 80055c6:	6879      	ldr	r1, [r7, #4]
 80055c8:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80055ca:	4613      	mov	r3, r2
 80055cc:	00db      	lsls	r3, r3, #3
 80055ce:	4413      	add	r3, r2
 80055d0:	00db      	lsls	r3, r3, #3
 80055d2:	18ca      	adds	r2, r1, r3
 80055d4:	4b5f      	ldr	r3, [pc, #380]	@ (8005754 <VibeCheckShell_Update+0x204>)
 80055d6:	4413      	add	r3, r2
 80055d8:	681c      	ldr	r4, [r3, #0]
 80055da:	6879      	ldr	r1, [r7, #4]
 80055dc:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80055de:	4613      	mov	r3, r2
 80055e0:	00db      	lsls	r3, r3, #3
 80055e2:	4413      	add	r3, r2
 80055e4:	00db      	lsls	r3, r3, #3
 80055e6:	18ca      	adds	r2, r1, r3
 80055e8:	4b5b      	ldr	r3, [pc, #364]	@ (8005758 <VibeCheckShell_Update+0x208>)
 80055ea:	4413      	add	r3, r2
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	6879      	ldr	r1, [r7, #4]
 80055f0:	4618      	mov	r0, r3
 80055f2:	47a0      	blx	r4
 80055f4:	4603      	mov	r3, r0
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d11f      	bne.n	800563a <VibeCheckShell_Update+0xea>
						status.ihandl_status = VC_SHELL_INPUT_ERROR_EXECUTING;
 80055fa:	2303      	movs	r3, #3
 80055fc:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
					break;
 8005600:	e01b      	b.n	800563a <VibeCheckShell_Update+0xea>
				}

				if (i == shell->ih_count - 1)
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	f503 3388 	add.w	r3, r3, #69632	@ 0x11000
 8005608:	f8d3 321c 	ldr.w	r3, [r3, #540]	@ 0x21c
 800560c:	3b01      	subs	r3, #1
 800560e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8005610:	429a      	cmp	r2, r3
 8005612:	d102      	bne.n	800561a <VibeCheckShell_Update+0xca>
					status.ihandl_status = VC_SHELL_INPUT_ERROR_NO_HANDLER;
 8005614:	2302      	movs	r3, #2
 8005616:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
			for (uint32_t i = 0; i < shell->ih_count; i++)
 800561a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800561c:	3301      	adds	r3, #1
 800561e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	f503 3388 	add.w	r3, r3, #69632	@ 0x11000
 8005626:	f8d3 321c 	ldr.w	r3, [r3, #540]	@ 0x21c
 800562a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800562c:	429a      	cmp	r2, r3
 800562e:	d3b7      	bcc.n	80055a0 <VibeCheckShell_Update+0x50>
 8005630:	e004      	b.n	800563c <VibeCheckShell_Update+0xec>
			}
		}
		else
		{
			/* couldn't get a string from the input for handler name */
			status.ihandl_status = VC_SHELL_INPUT_ERROR_NO_HANDLER;
 8005632:	2302      	movs	r3, #2
 8005634:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
 8005638:	e000      	b.n	800563c <VibeCheckShell_Update+0xec>
					break;
 800563a:	bf00      	nop
		}

		/* clean up the remainder of the previous message */
		while (1)
		{
			char x = shell->input[shell->input_tail];
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8005642:	685b      	ldr	r3, [r3, #4]
 8005644:	687a      	ldr	r2, [r7, #4]
 8005646:	5cd3      	ldrb	r3, [r2, r3]
 8005648:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

			shell->input_count--;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8005652:	689b      	ldr	r3, [r3, #8]
 8005654:	3b01      	subs	r3, #1
 8005656:	687a      	ldr	r2, [r7, #4]
 8005658:	f502 4200 	add.w	r2, r2, #32768	@ 0x8000
 800565c:	6093      	str	r3, [r2, #8]
			shell->input_tail++;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8005664:	685b      	ldr	r3, [r3, #4]
 8005666:	3301      	adds	r3, #1
 8005668:	687a      	ldr	r2, [r7, #4]
 800566a:	f502 4200 	add.w	r2, r2, #32768	@ 0x8000
 800566e:	6053      	str	r3, [r2, #4]
			if (shell->input_tail == VC_SHELL_IO_BUF_LEN)
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8005676:	685b      	ldr	r3, [r3, #4]
 8005678:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800567c:	d105      	bne.n	800568a <VibeCheckShell_Update+0x13a>
				shell->input_tail = 0;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8005684:	461a      	mov	r2, r3
 8005686:	2300      	movs	r3, #0
 8005688:	6053      	str	r3, [r2, #4]

			if(strchr(VC_SHELL_DELIMITER, x) != NULL)
 800568a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800568e:	4619      	mov	r1, r3
 8005690:	4832      	ldr	r0, [pc, #200]	@ (800575c <VibeCheckShell_Update+0x20c>)
 8005692:	f014 fcae 	bl	8019ff2 <strchr>
 8005696:	4603      	mov	r3, r0
 8005698:	2b00      	cmp	r3, #0
 800569a:	d100      	bne.n	800569e <VibeCheckShell_Update+0x14e>
		{
 800569c:	e7ce      	b.n	800563c <VibeCheckShell_Update+0xec>
				break;  /* found the delimiter */
 800569e:	bf00      	nop
		}


		shell->input_delimiter_count--;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 80056a6:	68db      	ldr	r3, [r3, #12]
 80056a8:	3b01      	subs	r3, #1
 80056aa:	687a      	ldr	r2, [r7, #4]
 80056ac:	f502 4200 	add.w	r2, r2, #32768	@ 0x8000
 80056b0:	60d3      	str	r3, [r2, #12]
	while (shell->input_delimiter_count)
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 80056b8:	68db      	ldr	r3, [r3, #12]
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	f47f af63 	bne.w	8005586 <VibeCheckShell_Update+0x36>
	}


	/* handle the outputs */
	for (uint32_t i = 0; i < shell->oh_count; i++)
 80056c0:	2300      	movs	r3, #0
 80056c2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80056c4:	e01a      	b.n	80056fc <VibeCheckShell_Update+0x1ac>
	{
		if (shell->output_handlers[i].execute(shell->output_handlers[i].obj, shell))
 80056c6:	687a      	ldr	r2, [r7, #4]
 80056c8:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80056ca:	f242 2344 	movw	r3, #8772	@ 0x2244
 80056ce:	440b      	add	r3, r1
 80056d0:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80056d4:	6879      	ldr	r1, [r7, #4]
 80056d6:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80056d8:	f242 2344 	movw	r3, #8772	@ 0x2244
 80056dc:	4403      	add	r3, r0
 80056de:	00db      	lsls	r3, r3, #3
 80056e0:	440b      	add	r3, r1
 80056e2:	685b      	ldr	r3, [r3, #4]
 80056e4:	6879      	ldr	r1, [r7, #4]
 80056e6:	4618      	mov	r0, r3
 80056e8:	4790      	blx	r2
 80056ea:	4603      	mov	r3, r0
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d002      	beq.n	80056f6 <VibeCheckShell_Update+0x1a6>
		{
			status.ohandl_status = VC_SHELL_OUTPUT_PROCESSED;
 80056f0:	2301      	movs	r3, #1
 80056f2:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
	for (uint32_t i = 0; i < shell->oh_count; i++)
 80056f6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80056f8:	3301      	adds	r3, #1
 80056fa:	65bb      	str	r3, [r7, #88]	@ 0x58
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	f503 3388 	add.w	r3, r3, #69632	@ 0x11000
 8005702:	f8d3 3420 	ldr.w	r3, [r3, #1056]	@ 0x420
 8005706:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005708:	429a      	cmp	r2, r3
 800570a:	d3dc      	bcc.n	80056c6 <VibeCheckShell_Update+0x176>
		}
	}

	/* check if character buffer overflow */
	if (shell->output_count >= VC_SHELL_IO_BUF_LEN)
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8005712:	699b      	ldr	r3, [r3, #24]
 8005714:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005718:	d302      	bcc.n	8005720 <VibeCheckShell_Update+0x1d0>
		status.obuf_status = VC_SHELL_OUTPUT_BUFFER_OVERFLOW;
 800571a:	2301      	movs	r3, #1
 800571c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f


	return status;
 8005720:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005722:	653b      	str	r3, [r7, #80]	@ 0x50
 8005724:	2300      	movs	r3, #0
 8005726:	f897 2050 	ldrb.w	r2, [r7, #80]	@ 0x50
 800572a:	f362 0307 	bfi	r3, r2, #0, #8
 800572e:	f897 2051 	ldrb.w	r2, [r7, #81]	@ 0x51
 8005732:	f362 230f 	bfi	r3, r2, #8, #8
 8005736:	f897 2052 	ldrb.w	r2, [r7, #82]	@ 0x52
 800573a:	f362 4317 	bfi	r3, r2, #16, #8
 800573e:	f897 2053 	ldrb.w	r2, [r7, #83]	@ 0x53
 8005742:	f362 631f 	bfi	r3, r2, #24, #8
}
 8005746:	4618      	mov	r0, r3
 8005748:	3764      	adds	r7, #100	@ 0x64
 800574a:	46bd      	mov	sp, r7
 800574c:	bd90      	pop	{r4, r7, pc}
 800574e:	bf00      	nop
 8005750:	00010018 	.word	0x00010018
 8005754:	0001005c 	.word	0x0001005c
 8005758:	00010060 	.word	0x00010060
 800575c:	0801d830 	.word	0x0801d830

08005760 <VibeCheckShell_RegisterInputHandler>:

void VibeCheckShell_RegisterInputHandler(VibeCheckShell* shell, VibeCheckShell_InputHandler handler)
{
 8005760:	b084      	sub	sp, #16
 8005762:	b580      	push	{r7, lr}
 8005764:	b082      	sub	sp, #8
 8005766:	af00      	add	r7, sp, #0
 8005768:	6078      	str	r0, [r7, #4]
 800576a:	f107 0014 	add.w	r0, r7, #20
 800576e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	if (shell->ih_count < VC_SHELL_MAX_NUM_HANDLERS)
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	f503 3388 	add.w	r3, r3, #69632	@ 0x11000
 8005778:	f8d3 321c 	ldr.w	r3, [r3, #540]	@ 0x21c
 800577c:	2b3f      	cmp	r3, #63	@ 0x3f
 800577e:	d819      	bhi.n	80057b4 <VibeCheckShell_RegisterInputHandler+0x54>
		shell->input_handlers[shell->ih_count++] = handler;
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	f503 3388 	add.w	r3, r3, #69632	@ 0x11000
 8005786:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 800578a:	1c53      	adds	r3, r2, #1
 800578c:	6879      	ldr	r1, [r7, #4]
 800578e:	f501 3188 	add.w	r1, r1, #69632	@ 0x11000
 8005792:	f8c1 321c 	str.w	r3, [r1, #540]	@ 0x21c
 8005796:	6879      	ldr	r1, [r7, #4]
 8005798:	4613      	mov	r3, r2
 800579a:	00db      	lsls	r3, r3, #3
 800579c:	4413      	add	r3, r2
 800579e:	00db      	lsls	r3, r3, #3
 80057a0:	18ca      	adds	r2, r1, r3
 80057a2:	4b08      	ldr	r3, [pc, #32]	@ (80057c4 <VibeCheckShell_RegisterInputHandler+0x64>)
 80057a4:	4413      	add	r3, r2
 80057a6:	3304      	adds	r3, #4
 80057a8:	f107 0114 	add.w	r1, r7, #20
 80057ac:	2248      	movs	r2, #72	@ 0x48
 80057ae:	4618      	mov	r0, r3
 80057b0:	f014 fcb5 	bl	801a11e <memcpy>
}
 80057b4:	bf00      	nop
 80057b6:	3708      	adds	r7, #8
 80057b8:	46bd      	mov	sp, r7
 80057ba:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80057be:	b004      	add	sp, #16
 80057c0:	4770      	bx	lr
 80057c2:	bf00      	nop
 80057c4:	00010018 	.word	0x00010018

080057c8 <VibeCheckShell_RegisterOutputHandler>:

void VibeCheckShell_RegisterOutputHandler(VibeCheckShell* shell, VibeCheckShell_OutputHandler handler)
{
 80057c8:	b480      	push	{r7}
 80057ca:	b085      	sub	sp, #20
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	60f8      	str	r0, [r7, #12]
 80057d0:	1d3b      	adds	r3, r7, #4
 80057d2:	e883 0006 	stmia.w	r3, {r1, r2}
	if (shell->oh_count < VC_SHELL_MAX_NUM_HANDLERS)
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	f503 3388 	add.w	r3, r3, #69632	@ 0x11000
 80057dc:	f8d3 3420 	ldr.w	r3, [r3, #1056]	@ 0x420
 80057e0:	2b3f      	cmp	r3, #63	@ 0x3f
 80057e2:	d815      	bhi.n	8005810 <VibeCheckShell_RegisterOutputHandler+0x48>
		shell->output_handlers[shell->oh_count++] = handler;
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	f503 3388 	add.w	r3, r3, #69632	@ 0x11000
 80057ea:	f8d3 2420 	ldr.w	r2, [r3, #1056]	@ 0x420
 80057ee:	1c53      	adds	r3, r2, #1
 80057f0:	68f9      	ldr	r1, [r7, #12]
 80057f2:	f501 3188 	add.w	r1, r1, #69632	@ 0x11000
 80057f6:	f8c1 3420 	str.w	r3, [r1, #1056]	@ 0x420
 80057fa:	68f9      	ldr	r1, [r7, #12]
 80057fc:	f242 2344 	movw	r3, #8772	@ 0x2244
 8005800:	4413      	add	r3, r2
 8005802:	00db      	lsls	r3, r3, #3
 8005804:	440b      	add	r3, r1
 8005806:	1d3a      	adds	r2, r7, #4
 8005808:	e892 0003 	ldmia.w	r2, {r0, r1}
 800580c:	e883 0003 	stmia.w	r3, {r0, r1}
}
 8005810:	bf00      	nop
 8005812:	3714      	adds	r7, #20
 8005814:	46bd      	mov	sp, r7
 8005816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800581a:	4770      	bx	lr

0800581c <VibeCheckShell_PutInput>:

void VibeCheckShell_PutInput(VibeCheckShell* shell, char* input, uint32_t input_max_len)
{
 800581c:	b580      	push	{r7, lr}
 800581e:	b086      	sub	sp, #24
 8005820:	af00      	add	r7, sp, #0
 8005822:	60f8      	str	r0, [r7, #12]
 8005824:	60b9      	str	r1, [r7, #8]
 8005826:	607a      	str	r2, [r7, #4]
	/* add to the input buffer */
	for (uint32_t i = 0; i < input_max_len; i++)
 8005828:	2300      	movs	r3, #0
 800582a:	617b      	str	r3, [r7, #20]
 800582c:	e03e      	b.n	80058ac <VibeCheckShell_PutInput+0x90>
	{
		if (*input)
 800582e:	68bb      	ldr	r3, [r7, #8]
 8005830:	781b      	ldrb	r3, [r3, #0]
 8005832:	2b00      	cmp	r3, #0
 8005834:	d03f      	beq.n	80058b6 <VibeCheckShell_PutInput+0x9a>
		{
			shell->input[shell->input_head++] = *input;
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	1c5a      	adds	r2, r3, #1
 8005840:	68f9      	ldr	r1, [r7, #12]
 8005842:	f501 4100 	add.w	r1, r1, #32768	@ 0x8000
 8005846:	600a      	str	r2, [r1, #0]
 8005848:	68ba      	ldr	r2, [r7, #8]
 800584a:	7811      	ldrb	r1, [r2, #0]
 800584c:	68fa      	ldr	r2, [r7, #12]
 800584e:	54d1      	strb	r1, [r2, r3]
			if (shell->input_head == VC_SHELL_IO_BUF_LEN)
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800585c:	d105      	bne.n	800586a <VibeCheckShell_PutInput+0x4e>
					shell->input_head = 0;
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8005864:	461a      	mov	r2, r3
 8005866:	2300      	movs	r3, #0
 8005868:	6013      	str	r3, [r2, #0]
			shell->input_count++;
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8005870:	689b      	ldr	r3, [r3, #8]
 8005872:	3301      	adds	r3, #1
 8005874:	68fa      	ldr	r2, [r7, #12]
 8005876:	f502 4200 	add.w	r2, r2, #32768	@ 0x8000
 800587a:	6093      	str	r3, [r2, #8]

			if (strchr(VC_SHELL_DELIMITER, *input) != NULL)
 800587c:	68bb      	ldr	r3, [r7, #8]
 800587e:	781b      	ldrb	r3, [r3, #0]
 8005880:	4619      	mov	r1, r3
 8005882:	480f      	ldr	r0, [pc, #60]	@ (80058c0 <VibeCheckShell_PutInput+0xa4>)
 8005884:	f014 fbb5 	bl	8019ff2 <strchr>
 8005888:	4603      	mov	r3, r0
 800588a:	2b00      	cmp	r3, #0
 800588c:	d008      	beq.n	80058a0 <VibeCheckShell_PutInput+0x84>
				shell->input_delimiter_count++;
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8005894:	68db      	ldr	r3, [r3, #12]
 8005896:	3301      	adds	r3, #1
 8005898:	68fa      	ldr	r2, [r7, #12]
 800589a:	f502 4200 	add.w	r2, r2, #32768	@ 0x8000
 800589e:	60d3      	str	r3, [r2, #12]

			input++;
 80058a0:	68bb      	ldr	r3, [r7, #8]
 80058a2:	3301      	adds	r3, #1
 80058a4:	60bb      	str	r3, [r7, #8]
	for (uint32_t i = 0; i < input_max_len; i++)
 80058a6:	697b      	ldr	r3, [r7, #20]
 80058a8:	3301      	adds	r3, #1
 80058aa:	617b      	str	r3, [r7, #20]
 80058ac:	697a      	ldr	r2, [r7, #20]
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	429a      	cmp	r2, r3
 80058b2:	d3bc      	bcc.n	800582e <VibeCheckShell_PutInput+0x12>
		}
		else
			break;
	}
}
 80058b4:	e000      	b.n	80058b8 <VibeCheckShell_PutInput+0x9c>
			break;
 80058b6:	bf00      	nop
}
 80058b8:	bf00      	nop
 80058ba:	3718      	adds	r7, #24
 80058bc:	46bd      	mov	sp, r7
 80058be:	bd80      	pop	{r7, pc}
 80058c0:	0801d830 	.word	0x0801d830

080058c4 <VibeCheckShell_GetOutput>:


uint32_t VibeCheckShell_GetOutput(VibeCheckShell* shell, char** output, uint32_t* len)
{
 80058c4:	b480      	push	{r7}
 80058c6:	b087      	sub	sp, #28
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	60f8      	str	r0, [r7, #12]
 80058cc:	60b9      	str	r1, [r7, #8]
 80058ce:	607a      	str	r2, [r7, #4]
	/* returns true if there is stuff in the output buffer we haven't yet sent */
	uint32_t head = shell->output_head;
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 80058d6:	691b      	ldr	r3, [r3, #16]
 80058d8:	617b      	str	r3, [r7, #20]
	uint32_t tail = shell->output_tail;
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 80058e0:	695b      	ldr	r3, [r3, #20]
 80058e2:	613b      	str	r3, [r7, #16]

	if (head == tail)
 80058e4:	697a      	ldr	r2, [r7, #20]
 80058e6:	693b      	ldr	r3, [r7, #16]
 80058e8:	429a      	cmp	r2, r3
 80058ea:	d101      	bne.n	80058f0 <VibeCheckShell_GetOutput+0x2c>
		return 0;
 80058ec:	2300      	movs	r3, #0
 80058ee:	e020      	b.n	8005932 <VibeCheckShell_GetOutput+0x6e>

	if (head > tail)
 80058f0:	697a      	ldr	r2, [r7, #20]
 80058f2:	693b      	ldr	r3, [r7, #16]
 80058f4:	429a      	cmp	r2, r3
 80058f6:	d90e      	bls.n	8005916 <VibeCheckShell_GetOutput+0x52>
	{
		/* the output doesn't wrap so send it 'normally' */
		*output = &shell->output[tail];
 80058f8:	693a      	ldr	r2, [r7, #16]
 80058fa:	f248 0310 	movw	r3, #32784	@ 0x8010
 80058fe:	4413      	add	r3, r2
 8005900:	68fa      	ldr	r2, [r7, #12]
 8005902:	441a      	add	r2, r3
 8005904:	68bb      	ldr	r3, [r7, #8]
 8005906:	601a      	str	r2, [r3, #0]
		*len = head - tail;
 8005908:	697a      	ldr	r2, [r7, #20]
 800590a:	693b      	ldr	r3, [r7, #16]
 800590c:	1ad2      	subs	r2, r2, r3
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	601a      	str	r2, [r3, #0]
		return 1;
 8005912:	2301      	movs	r3, #1
 8005914:	e00d      	b.n	8005932 <VibeCheckShell_GetOutput+0x6e>
	}
	else
	{
		/* the output wraps: only return up to the end of the buffer region so our output is contiguous in memory */
		*output = &shell->output[tail];
 8005916:	693a      	ldr	r2, [r7, #16]
 8005918:	f248 0310 	movw	r3, #32784	@ 0x8010
 800591c:	4413      	add	r3, r2
 800591e:	68fa      	ldr	r2, [r7, #12]
 8005920:	441a      	add	r2, r3
 8005922:	68bb      	ldr	r3, [r7, #8]
 8005924:	601a      	str	r2, [r3, #0]
		*len = VC_SHELL_IO_BUF_LEN - tail;
 8005926:	693b      	ldr	r3, [r7, #16]
 8005928:	f5c3 4200 	rsb	r2, r3, #32768	@ 0x8000
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	601a      	str	r2, [r3, #0]
		return 1;
 8005930:	2301      	movs	r3, #1
	}
}
 8005932:	4618      	mov	r0, r3
 8005934:	371c      	adds	r7, #28
 8005936:	46bd      	mov	sp, r7
 8005938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593c:	4770      	bx	lr

0800593e <VibeCheckShell_UpdateOutputBuffer>:


void VibeCheckShell_UpdateOutputBuffer(VibeCheckShell* shell, uint32_t len)
{
 800593e:	b480      	push	{r7}
 8005940:	b083      	sub	sp, #12
 8005942:	af00      	add	r7, sp, #0
 8005944:	6078      	str	r0, [r7, #4]
 8005946:	6039      	str	r1, [r7, #0]
	/* length argument tells how many characters we successfully transmitted */

	/* update the tail of the output buffer now that we have confirmed transmission */
	shell->output_count -= len;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 800594e:	699a      	ldr	r2, [r3, #24]
 8005950:	683b      	ldr	r3, [r7, #0]
 8005952:	1ad3      	subs	r3, r2, r3
 8005954:	687a      	ldr	r2, [r7, #4]
 8005956:	f502 3280 	add.w	r2, r2, #65536	@ 0x10000
 800595a:	6193      	str	r3, [r2, #24]
	shell->output_tail += len;
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8005962:	695a      	ldr	r2, [r3, #20]
 8005964:	683b      	ldr	r3, [r7, #0]
 8005966:	4413      	add	r3, r2
 8005968:	687a      	ldr	r2, [r7, #4]
 800596a:	f502 3280 	add.w	r2, r2, #65536	@ 0x10000
 800596e:	6153      	str	r3, [r2, #20]
	while (shell->output_tail >= VC_SHELL_IO_BUF_LEN)
 8005970:	e009      	b.n	8005986 <VibeCheckShell_UpdateOutputBuffer+0x48>
		shell->output_tail -= VC_SHELL_IO_BUF_LEN;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8005978:	695b      	ldr	r3, [r3, #20]
 800597a:	f5a3 4300 	sub.w	r3, r3, #32768	@ 0x8000
 800597e:	687a      	ldr	r2, [r7, #4]
 8005980:	f502 3280 	add.w	r2, r2, #65536	@ 0x10000
 8005984:	6153      	str	r3, [r2, #20]
	while (shell->output_tail >= VC_SHELL_IO_BUF_LEN)
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 800598c:	695b      	ldr	r3, [r3, #20]
 800598e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005992:	d2ee      	bcs.n	8005972 <VibeCheckShell_UpdateOutputBuffer+0x34>
}
 8005994:	bf00      	nop
 8005996:	bf00      	nop
 8005998:	370c      	adds	r7, #12
 800599a:	46bd      	mov	sp, r7
 800599c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a0:	4770      	bx	lr
	...

080059a4 <VibeCheckShell_GetNextString>:


/* these return true if they successfully get the next token */
uint32_t VibeCheckShell_GetNextString(VibeCheckShell* shell, char* next, uint32_t max_len)
{
 80059a4:	b580      	push	{r7, lr}
 80059a6:	b086      	sub	sp, #24
 80059a8:	af00      	add	r7, sp, #0
 80059aa:	60f8      	str	r0, [r7, #12]
 80059ac:	60b9      	str	r1, [r7, #8]
 80059ae:	607a      	str	r2, [r7, #4]

	for (uint32_t i = 0; i < max_len; )
 80059b0:	2300      	movs	r3, #0
 80059b2:	617b      	str	r3, [r7, #20]
 80059b4:	e05f      	b.n	8005a76 <VibeCheckShell_GetNextString+0xd2>
	{

		char x = shell->input[shell->input_tail];
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 80059bc:	685b      	ldr	r3, [r3, #4]
 80059be:	68fa      	ldr	r2, [r7, #12]
 80059c0:	5cd3      	ldrb	r3, [r2, r3]
 80059c2:	74fb      	strb	r3, [r7, #19]

		if (strchr(VC_SHELL_DELIMITER, x) != NULL)
 80059c4:	7cfb      	ldrb	r3, [r7, #19]
 80059c6:	4619      	mov	r1, r3
 80059c8:	482f      	ldr	r0, [pc, #188]	@ (8005a88 <VibeCheckShell_GetNextString+0xe4>)
 80059ca:	f014 fb12 	bl	8019ff2 <strchr>
 80059ce:	4603      	mov	r3, r0
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d009      	beq.n	80059e8 <VibeCheckShell_GetNextString+0x44>
		{
			/* this is a delimiter */
			if (i)  /* we have something in the token so return it */
 80059d4:	697b      	ldr	r3, [r7, #20]
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d004      	beq.n	80059e4 <VibeCheckShell_GetNextString+0x40>
			{
				*next = '\0';
 80059da:	68bb      	ldr	r3, [r7, #8]
 80059dc:	2200      	movs	r2, #0
 80059de:	701a      	strb	r2, [r3, #0]
				return 1;
 80059e0:	2301      	movs	r3, #1
 80059e2:	e04d      	b.n	8005a80 <VibeCheckShell_GetNextString+0xdc>
			}
			else
				return 0;  /* don't go any further than the delimiter */
 80059e4:	2300      	movs	r3, #0
 80059e6:	e04b      	b.n	8005a80 <VibeCheckShell_GetNextString+0xdc>
		}
		else
		{
			shell->input_count--;
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 80059ee:	689b      	ldr	r3, [r3, #8]
 80059f0:	3b01      	subs	r3, #1
 80059f2:	68fa      	ldr	r2, [r7, #12]
 80059f4:	f502 4200 	add.w	r2, r2, #32768	@ 0x8000
 80059f8:	6093      	str	r3, [r2, #8]
			shell->input_tail++;
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8005a00:	685b      	ldr	r3, [r3, #4]
 8005a02:	3301      	adds	r3, #1
 8005a04:	68fa      	ldr	r2, [r7, #12]
 8005a06:	f502 4200 	add.w	r2, r2, #32768	@ 0x8000
 8005a0a:	6053      	str	r3, [r2, #4]
			if (shell->input_tail == VC_SHELL_IO_BUF_LEN)
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8005a12:	685b      	ldr	r3, [r3, #4]
 8005a14:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005a18:	d105      	bne.n	8005a26 <VibeCheckShell_GetNextString+0x82>
				shell->input_tail = 0;
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8005a20:	461a      	mov	r2, r3
 8005a22:	2300      	movs	r3, #0
 8005a24:	6053      	str	r3, [r2, #4]

			if (strchr(VC_SHELL_INPUT_SEPARATORS, x) != NULL)
 8005a26:	7cfb      	ldrb	r3, [r7, #19]
 8005a28:	4619      	mov	r1, r3
 8005a2a:	4818      	ldr	r0, [pc, #96]	@ (8005a8c <VibeCheckShell_GetNextString+0xe8>)
 8005a2c:	f014 fae1 	bl	8019ff2 <strchr>
 8005a30:	4603      	mov	r3, r0
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d007      	beq.n	8005a46 <VibeCheckShell_GetNextString+0xa2>
			{
				/* this is a separator */
				if (i) /* if we have something in the token return it, otherwise just continue in order to skip leading separators */
 8005a36:	697b      	ldr	r3, [r7, #20]
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d01c      	beq.n	8005a76 <VibeCheckShell_GetNextString+0xd2>
				{
					*next = '\0';
 8005a3c:	68bb      	ldr	r3, [r7, #8]
 8005a3e:	2200      	movs	r2, #0
 8005a40:	701a      	strb	r2, [r3, #0]
					return 1;
 8005a42:	2301      	movs	r3, #1
 8005a44:	e01c      	b.n	8005a80 <VibeCheckShell_GetNextString+0xdc>
				}
			}
			else
			{
				/* this is a character */
				*(next++) = tolower(x);  /* turn to all lower case letters */
 8005a46:	7cfb      	ldrb	r3, [r7, #19]
 8005a48:	74bb      	strb	r3, [r7, #18]
 8005a4a:	7cbb      	ldrb	r3, [r7, #18]
 8005a4c:	3301      	adds	r3, #1
 8005a4e:	4a10      	ldr	r2, [pc, #64]	@ (8005a90 <VibeCheckShell_GetNextString+0xec>)
 8005a50:	4413      	add	r3, r2
 8005a52:	781b      	ldrb	r3, [r3, #0]
 8005a54:	f003 0303 	and.w	r3, r3, #3
 8005a58:	2b01      	cmp	r3, #1
 8005a5a:	d103      	bne.n	8005a64 <VibeCheckShell_GetNextString+0xc0>
 8005a5c:	7cbb      	ldrb	r3, [r7, #18]
 8005a5e:	f103 0220 	add.w	r2, r3, #32
 8005a62:	e000      	b.n	8005a66 <VibeCheckShell_GetNextString+0xc2>
 8005a64:	7cba      	ldrb	r2, [r7, #18]
 8005a66:	68bb      	ldr	r3, [r7, #8]
 8005a68:	1c59      	adds	r1, r3, #1
 8005a6a:	60b9      	str	r1, [r7, #8]
 8005a6c:	b2d2      	uxtb	r2, r2
 8005a6e:	701a      	strb	r2, [r3, #0]
				i++;
 8005a70:	697b      	ldr	r3, [r7, #20]
 8005a72:	3301      	adds	r3, #1
 8005a74:	617b      	str	r3, [r7, #20]
	for (uint32_t i = 0; i < max_len; )
 8005a76:	697a      	ldr	r2, [r7, #20]
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	429a      	cmp	r2, r3
 8005a7c:	d39b      	bcc.n	80059b6 <VibeCheckShell_GetNextString+0x12>
			}
		}
	}

	return 0;
 8005a7e:	2300      	movs	r3, #0
}
 8005a80:	4618      	mov	r0, r3
 8005a82:	3718      	adds	r7, #24
 8005a84:	46bd      	mov	sp, r7
 8005a86:	bd80      	pop	{r7, pc}
 8005a88:	0801d830 	.word	0x0801d830
 8005a8c:	0801d834 	.word	0x0801d834
 8005a90:	0801e2d8 	.word	0x0801e2d8

08005a94 <VibeCheckShell_GetNextInt>:


uint32_t VibeCheckShell_GetNextInt(VibeCheckShell* shell, int32_t* next)
{
 8005a94:	b580      	push	{r7, lr}
 8005a96:	b092      	sub	sp, #72	@ 0x48
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	6078      	str	r0, [r7, #4]
 8005a9c:	6039      	str	r1, [r7, #0]
	char str[VC_SHELL_MAX_TOKEN_LEN];
	if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 8005a9e:	f107 0308 	add.w	r3, r7, #8
 8005aa2:	2240      	movs	r2, #64	@ 0x40
 8005aa4:	4619      	mov	r1, r3
 8005aa6:	6878      	ldr	r0, [r7, #4]
 8005aa8:	f7ff ff7c 	bl	80059a4 <VibeCheckShell_GetNextString>
 8005aac:	4603      	mov	r3, r0
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d007      	beq.n	8005ac2 <VibeCheckShell_GetNextInt+0x2e>
	{
		return VibeCheckShell_TurnToInt(str, next);
 8005ab2:	f107 0308 	add.w	r3, r7, #8
 8005ab6:	6839      	ldr	r1, [r7, #0]
 8005ab8:	4618      	mov	r0, r3
 8005aba:	f000 f823 	bl	8005b04 <VibeCheckShell_TurnToInt>
 8005abe:	4603      	mov	r3, r0
 8005ac0:	e000      	b.n	8005ac4 <VibeCheckShell_GetNextInt+0x30>
	}

	return 0;
 8005ac2:	2300      	movs	r3, #0
}
 8005ac4:	4618      	mov	r0, r3
 8005ac6:	3748      	adds	r7, #72	@ 0x48
 8005ac8:	46bd      	mov	sp, r7
 8005aca:	bd80      	pop	{r7, pc}

08005acc <VibeCheckShell_GetNextFloat>:


uint32_t VibeCheckShell_GetNextFloat(VibeCheckShell* shell, float* next)
{
 8005acc:	b580      	push	{r7, lr}
 8005ace:	b092      	sub	sp, #72	@ 0x48
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	6078      	str	r0, [r7, #4]
 8005ad4:	6039      	str	r1, [r7, #0]
	char str[VC_SHELL_MAX_TOKEN_LEN];
	if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 8005ad6:	f107 0308 	add.w	r3, r7, #8
 8005ada:	2240      	movs	r2, #64	@ 0x40
 8005adc:	4619      	mov	r1, r3
 8005ade:	6878      	ldr	r0, [r7, #4]
 8005ae0:	f7ff ff60 	bl	80059a4 <VibeCheckShell_GetNextString>
 8005ae4:	4603      	mov	r3, r0
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d007      	beq.n	8005afa <VibeCheckShell_GetNextFloat+0x2e>
	{
		return VibeCheckShell_TurnToFloat(str, next);
 8005aea:	f107 0308 	add.w	r3, r7, #8
 8005aee:	6839      	ldr	r1, [r7, #0]
 8005af0:	4618      	mov	r0, r3
 8005af2:	f000 f83d 	bl	8005b70 <VibeCheckShell_TurnToFloat>
 8005af6:	4603      	mov	r3, r0
 8005af8:	e000      	b.n	8005afc <VibeCheckShell_GetNextFloat+0x30>
	}

	return 0;
 8005afa:	2300      	movs	r3, #0
}
 8005afc:	4618      	mov	r0, r3
 8005afe:	3748      	adds	r7, #72	@ 0x48
 8005b00:	46bd      	mov	sp, r7
 8005b02:	bd80      	pop	{r7, pc}

08005b04 <VibeCheckShell_TurnToInt>:

/* if the type of the next token is not known, get it as a string and then try to convert it to numeric using these functions */
uint32_t VibeCheckShell_TurnToInt(char* str, int32_t* next)
{
 8005b04:	b580      	push	{r7, lr}
 8005b06:	b086      	sub	sp, #24
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	6078      	str	r0, [r7, #4]
 8005b0c:	6039      	str	r1, [r7, #0]
	char valid[] = "-0123456789";
 8005b0e:	4a17      	ldr	r2, [pc, #92]	@ (8005b6c <VibeCheckShell_TurnToInt+0x68>)
 8005b10:	f107 0308 	add.w	r3, r7, #8
 8005b14:	ca07      	ldmia	r2, {r0, r1, r2}
 8005b16:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	for (uint32_t i = 0; i < strlen(str); i++)
 8005b1a:	2300      	movs	r3, #0
 8005b1c:	617b      	str	r3, [r7, #20]
 8005b1e:	e012      	b.n	8005b46 <VibeCheckShell_TurnToInt+0x42>
		if (strchr(valid, str[i]) == NULL)
 8005b20:	687a      	ldr	r2, [r7, #4]
 8005b22:	697b      	ldr	r3, [r7, #20]
 8005b24:	4413      	add	r3, r2
 8005b26:	781b      	ldrb	r3, [r3, #0]
 8005b28:	461a      	mov	r2, r3
 8005b2a:	f107 0308 	add.w	r3, r7, #8
 8005b2e:	4611      	mov	r1, r2
 8005b30:	4618      	mov	r0, r3
 8005b32:	f014 fa5e 	bl	8019ff2 <strchr>
 8005b36:	4603      	mov	r3, r0
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d101      	bne.n	8005b40 <VibeCheckShell_TurnToInt+0x3c>
			return 0;  /* next token contains non-numeric characters */
 8005b3c:	2300      	movs	r3, #0
 8005b3e:	e010      	b.n	8005b62 <VibeCheckShell_TurnToInt+0x5e>
	for (uint32_t i = 0; i < strlen(str); i++)
 8005b40:	697b      	ldr	r3, [r7, #20]
 8005b42:	3301      	adds	r3, #1
 8005b44:	617b      	str	r3, [r7, #20]
 8005b46:	6878      	ldr	r0, [r7, #4]
 8005b48:	f7fa fc42 	bl	80003d0 <strlen>
 8005b4c:	4602      	mov	r2, r0
 8005b4e:	697b      	ldr	r3, [r7, #20]
 8005b50:	4293      	cmp	r3, r2
 8005b52:	d3e5      	bcc.n	8005b20 <VibeCheckShell_TurnToInt+0x1c>
	*next = atoi(str);
 8005b54:	6878      	ldr	r0, [r7, #4]
 8005b56:	f012 fea2 	bl	801889e <atoi>
 8005b5a:	4602      	mov	r2, r0
 8005b5c:	683b      	ldr	r3, [r7, #0]
 8005b5e:	601a      	str	r2, [r3, #0]
	return 1;
 8005b60:	2301      	movs	r3, #1
}
 8005b62:	4618      	mov	r0, r3
 8005b64:	3718      	adds	r7, #24
 8005b66:	46bd      	mov	sp, r7
 8005b68:	bd80      	pop	{r7, pc}
 8005b6a:	bf00      	nop
 8005b6c:	0801d838 	.word	0x0801d838

08005b70 <VibeCheckShell_TurnToFloat>:

uint32_t VibeCheckShell_TurnToFloat(char* str, float* next)
{
 8005b70:	b590      	push	{r4, r7, lr}
 8005b72:	b089      	sub	sp, #36	@ 0x24
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	6078      	str	r0, [r7, #4]
 8005b78:	6039      	str	r1, [r7, #0]
	char valid[] = ".-0123456789";
 8005b7a:	4b19      	ldr	r3, [pc, #100]	@ (8005be0 <VibeCheckShell_TurnToFloat+0x70>)
 8005b7c:	f107 040c 	add.w	r4, r7, #12
 8005b80:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005b82:	c407      	stmia	r4!, {r0, r1, r2}
 8005b84:	7023      	strb	r3, [r4, #0]
	for (uint32_t i = 0; i < strlen(str); i++)
 8005b86:	2300      	movs	r3, #0
 8005b88:	61fb      	str	r3, [r7, #28]
 8005b8a:	e012      	b.n	8005bb2 <VibeCheckShell_TurnToFloat+0x42>
		if (strchr(valid, str[i]) == NULL)
 8005b8c:	687a      	ldr	r2, [r7, #4]
 8005b8e:	69fb      	ldr	r3, [r7, #28]
 8005b90:	4413      	add	r3, r2
 8005b92:	781b      	ldrb	r3, [r3, #0]
 8005b94:	461a      	mov	r2, r3
 8005b96:	f107 030c 	add.w	r3, r7, #12
 8005b9a:	4611      	mov	r1, r2
 8005b9c:	4618      	mov	r0, r3
 8005b9e:	f014 fa28 	bl	8019ff2 <strchr>
 8005ba2:	4603      	mov	r3, r0
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d101      	bne.n	8005bac <VibeCheckShell_TurnToFloat+0x3c>
			return 0;  /* next token contains non-numeric characters */
 8005ba8:	2300      	movs	r3, #0
 8005baa:	e014      	b.n	8005bd6 <VibeCheckShell_TurnToFloat+0x66>
	for (uint32_t i = 0; i < strlen(str); i++)
 8005bac:	69fb      	ldr	r3, [r7, #28]
 8005bae:	3301      	adds	r3, #1
 8005bb0:	61fb      	str	r3, [r7, #28]
 8005bb2:	6878      	ldr	r0, [r7, #4]
 8005bb4:	f7fa fc0c 	bl	80003d0 <strlen>
 8005bb8:	4602      	mov	r2, r0
 8005bba:	69fb      	ldr	r3, [r7, #28]
 8005bbc:	4293      	cmp	r3, r2
 8005bbe:	d3e5      	bcc.n	8005b8c <VibeCheckShell_TurnToFloat+0x1c>
	*next = atof(str);
 8005bc0:	6878      	ldr	r0, [r7, #4]
 8005bc2:	f012 fe69 	bl	8018898 <atof>
 8005bc6:	eeb0 7b40 	vmov.f64	d7, d0
 8005bca:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8005bce:	683b      	ldr	r3, [r7, #0]
 8005bd0:	edc3 7a00 	vstr	s15, [r3]
	return 1;
 8005bd4:	2301      	movs	r3, #1
}
 8005bd6:	4618      	mov	r0, r3
 8005bd8:	3724      	adds	r7, #36	@ 0x24
 8005bda:	46bd      	mov	sp, r7
 8005bdc:	bd90      	pop	{r4, r7, pc}
 8005bde:	bf00      	nop
 8005be0:	0801d844 	.word	0x0801d844

08005be4 <VibeCheckShell_PutOutputString>:



/* add things to the output */
void VibeCheckShell_PutOutputString(VibeCheckShell* shell, char* str)
{
 8005be4:	b480      	push	{r7}
 8005be6:	b083      	sub	sp, #12
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	6078      	str	r0, [r7, #4]
 8005bec:	6039      	str	r1, [r7, #0]
	while (*str)
 8005bee:	e029      	b.n	8005c44 <VibeCheckShell_PutOutputString+0x60>
	{
		shell->output[shell->output_head++] = *(str++);
 8005bf0:	683a      	ldr	r2, [r7, #0]
 8005bf2:	1c53      	adds	r3, r2, #1
 8005bf4:	603b      	str	r3, [r7, #0]
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8005bfc:	691b      	ldr	r3, [r3, #16]
 8005bfe:	1c59      	adds	r1, r3, #1
 8005c00:	6878      	ldr	r0, [r7, #4]
 8005c02:	f500 3080 	add.w	r0, r0, #65536	@ 0x10000
 8005c06:	6101      	str	r1, [r0, #16]
 8005c08:	7811      	ldrb	r1, [r2, #0]
 8005c0a:	687a      	ldr	r2, [r7, #4]
 8005c0c:	441a      	add	r2, r3
 8005c0e:	f248 0310 	movw	r3, #32784	@ 0x8010
 8005c12:	4413      	add	r3, r2
 8005c14:	460a      	mov	r2, r1
 8005c16:	701a      	strb	r2, [r3, #0]
		shell->output_count++;
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8005c1e:	699b      	ldr	r3, [r3, #24]
 8005c20:	3301      	adds	r3, #1
 8005c22:	687a      	ldr	r2, [r7, #4]
 8005c24:	f502 3280 	add.w	r2, r2, #65536	@ 0x10000
 8005c28:	6193      	str	r3, [r2, #24]
		if (shell->output_head == VC_SHELL_IO_BUF_LEN)
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8005c30:	691b      	ldr	r3, [r3, #16]
 8005c32:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005c36:	d105      	bne.n	8005c44 <VibeCheckShell_PutOutputString+0x60>
			shell->output_head = 0;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8005c3e:	461a      	mov	r2, r3
 8005c40:	2300      	movs	r3, #0
 8005c42:	6113      	str	r3, [r2, #16]
	while (*str)
 8005c44:	683b      	ldr	r3, [r7, #0]
 8005c46:	781b      	ldrb	r3, [r3, #0]
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d1d1      	bne.n	8005bf0 <VibeCheckShell_PutOutputString+0xc>
	}
}
 8005c4c:	bf00      	nop
 8005c4e:	bf00      	nop
 8005c50:	370c      	adds	r7, #12
 8005c52:	46bd      	mov	sp, r7
 8005c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c58:	4770      	bx	lr
	...

08005c5c <VibeCheckShell_PutOutputInt>:

void VibeCheckShell_PutOutputInt(VibeCheckShell* shell, uint32_t val)
{
 8005c5c:	b580      	push	{r7, lr}
 8005c5e:	b092      	sub	sp, #72	@ 0x48
 8005c60:	af00      	add	r7, sp, #0
 8005c62:	6078      	str	r0, [r7, #4]
 8005c64:	6039      	str	r1, [r7, #0]
	char str[VC_SHELL_MAX_TOKEN_LEN];
	sprintf(str, "%ld", val);
 8005c66:	f107 0308 	add.w	r3, r7, #8
 8005c6a:	683a      	ldr	r2, [r7, #0]
 8005c6c:	4906      	ldr	r1, [pc, #24]	@ (8005c88 <VibeCheckShell_PutOutputInt+0x2c>)
 8005c6e:	4618      	mov	r0, r3
 8005c70:	f014 f954 	bl	8019f1c <siprintf>
	VibeCheckShell_PutOutputString(shell, str);
 8005c74:	f107 0308 	add.w	r3, r7, #8
 8005c78:	4619      	mov	r1, r3
 8005c7a:	6878      	ldr	r0, [r7, #4]
 8005c7c:	f7ff ffb2 	bl	8005be4 <VibeCheckShell_PutOutputString>
}
 8005c80:	bf00      	nop
 8005c82:	3748      	adds	r7, #72	@ 0x48
 8005c84:	46bd      	mov	sp, r7
 8005c86:	bd80      	pop	{r7, pc}
 8005c88:	0801d854 	.word	0x0801d854

08005c8c <VibeCheckShell_PutOutputFloat>:

void VibeCheckShell_PutOutputFloat(VibeCheckShell* shell, float val)
{
 8005c8c:	b580      	push	{r7, lr}
 8005c8e:	b092      	sub	sp, #72	@ 0x48
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	6078      	str	r0, [r7, #4]
 8005c94:	ed87 0a00 	vstr	s0, [r7]
	char str[VC_SHELL_MAX_TOKEN_LEN];
	sprintf(str, "%.3f", val);
 8005c98:	edd7 7a00 	vldr	s15, [r7]
 8005c9c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8005ca0:	f107 0008 	add.w	r0, r7, #8
 8005ca4:	ec53 2b17 	vmov	r2, r3, d7
 8005ca8:	4906      	ldr	r1, [pc, #24]	@ (8005cc4 <VibeCheckShell_PutOutputFloat+0x38>)
 8005caa:	f014 f937 	bl	8019f1c <siprintf>
	VibeCheckShell_PutOutputString(shell, str);
 8005cae:	f107 0308 	add.w	r3, r7, #8
 8005cb2:	4619      	mov	r1, r3
 8005cb4:	6878      	ldr	r0, [r7, #4]
 8005cb6:	f7ff ff95 	bl	8005be4 <VibeCheckShell_PutOutputString>
}
 8005cba:	bf00      	nop
 8005cbc:	3748      	adds	r7, #72	@ 0x48
 8005cbe:	46bd      	mov	sp, r7
 8005cc0:	bd80      	pop	{r7, pc}
 8005cc2:	bf00      	nop
 8005cc4:	0801d858 	.word	0x0801d858

08005cc8 <VibeCheckShell_PutOutputSeparator>:

void VibeCheckShell_PutOutputSeparator(VibeCheckShell* shell)
{
 8005cc8:	b580      	push	{r7, lr}
 8005cca:	b082      	sub	sp, #8
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	6078      	str	r0, [r7, #4]
	VibeCheckShell_PutOutputString(shell, VC_SHELL_OUTPUT_SEPARATOR);
 8005cd0:	4903      	ldr	r1, [pc, #12]	@ (8005ce0 <VibeCheckShell_PutOutputSeparator+0x18>)
 8005cd2:	6878      	ldr	r0, [r7, #4]
 8005cd4:	f7ff ff86 	bl	8005be4 <VibeCheckShell_PutOutputString>
}
 8005cd8:	bf00      	nop
 8005cda:	3708      	adds	r7, #8
 8005cdc:	46bd      	mov	sp, r7
 8005cde:	bd80      	pop	{r7, pc}
 8005ce0:	0801d860 	.word	0x0801d860

08005ce4 <VibeCheckShell_PutOutputDelimiter>:

void VibeCheckShell_PutOutputDelimiter(VibeCheckShell* shell)
{
 8005ce4:	b580      	push	{r7, lr}
 8005ce6:	b082      	sub	sp, #8
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	6078      	str	r0, [r7, #4]
	VibeCheckShell_PutOutputString(shell, VC_SHELL_DELIMITER);
 8005cec:	4903      	ldr	r1, [pc, #12]	@ (8005cfc <VibeCheckShell_PutOutputDelimiter+0x18>)
 8005cee:	6878      	ldr	r0, [r7, #4]
 8005cf0:	f7ff ff78 	bl	8005be4 <VibeCheckShell_PutOutputString>
}
 8005cf4:	bf00      	nop
 8005cf6:	3708      	adds	r7, #8
 8005cf8:	46bd      	mov	sp, r7
 8005cfa:	bd80      	pop	{r7, pc}
 8005cfc:	0801d830 	.word	0x0801d830

08005d00 <VibeCheckStrobe_Init>:

#include "vibecheck_strobe.h"


void VibeCheckStrobe_Init(VibeCheckStrobe* strobe, TIM_HandleTypeDef* htim)
{
 8005d00:	b580      	push	{r7, lr}
 8005d02:	b082      	sub	sp, #8
 8005d04:	af00      	add	r7, sp, #0
 8005d06:	6078      	str	r0, [r7, #4]
 8005d08:	6039      	str	r1, [r7, #0]
	strobe->htim = htim;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	683a      	ldr	r2, [r7, #0]
 8005d0e:	601a      	str	r2, [r3, #0]
	strobe->freq_hz = VC_STROBE_MIN_FREQ_HZ;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8005d16:	605a      	str	r2, [r3, #4]
	strobe->exposure_ms = 1.0f;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8005d1e:	609a      	str	r2, [r3, #8]
	strobe->phase_deg = 0.0f;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	f04f 0200 	mov.w	r2, #0
 8005d26:	60da      	str	r2, [r3, #12]

	/* set up the timer registers */
	strobe->htim->Instance->PSC = VC_STROBE_TIM_PSC - 1;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	f640 125f 	movw	r2, #2399	@ 0x95f
 8005d32:	629a      	str	r2, [r3, #40]	@ 0x28

	VibeCheckStrobe_SetFrequency(strobe, strobe->freq_hz);
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	edd3 7a01 	vldr	s15, [r3, #4]
 8005d3a:	eeb0 0a67 	vmov.f32	s0, s15
 8005d3e:	6878      	ldr	r0, [r7, #4]
 8005d40:	f000 f84a 	bl	8005dd8 <VibeCheckStrobe_SetFrequency>
	VibeCheckStrobe_SetExposure(strobe, strobe->exposure_ms);
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	edd3 7a02 	vldr	s15, [r3, #8]
 8005d4a:	eeb0 0a67 	vmov.f32	s0, s15
 8005d4e:	6878      	ldr	r0, [r7, #4]
 8005d50:	f000 f928 	bl	8005fa4 <VibeCheckStrobe_SetExposure>

}
 8005d54:	bf00      	nop
 8005d56:	3708      	adds	r7, #8
 8005d58:	46bd      	mov	sp, r7
 8005d5a:	bd80      	pop	{r7, pc}

08005d5c <VibeCheckStrobe_Start>:

void VibeCheckStrobe_Start(VibeCheckStrobe* strobe)
{
 8005d5c:	b580      	push	{r7, lr}
 8005d5e:	b082      	sub	sp, #8
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]
	/* start the timers with interrupts when period completes */
	HAL_TIM_Base_Start_IT(strobe->htim);
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	4618      	mov	r0, r3
 8005d6a:	f00b fd53 	bl	8011814 <HAL_TIM_Base_Start_IT>
	HAL_TIM_PWM_Start(strobe->htim, TIM_CHANNEL_1);
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	2100      	movs	r1, #0
 8005d74:	4618      	mov	r0, r3
 8005d76:	f00b fe35 	bl	80119e4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(strobe->htim, TIM_CHANNEL_2);
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	2104      	movs	r1, #4
 8005d80:	4618      	mov	r0, r3
 8005d82:	f00b fe2f 	bl	80119e4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(strobe->htim, TIM_CHANNEL_3);
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	2108      	movs	r1, #8
 8005d8c:	4618      	mov	r0, r3
 8005d8e:	f00b fe29 	bl	80119e4 <HAL_TIM_PWM_Start>
}
 8005d92:	bf00      	nop
 8005d94:	3708      	adds	r7, #8
 8005d96:	46bd      	mov	sp, r7
 8005d98:	bd80      	pop	{r7, pc}

08005d9a <VibeCheckStrobe_Stop>:

void VibeCheckStrobe_Stop(VibeCheckStrobe* strobe)
{
 8005d9a:	b580      	push	{r7, lr}
 8005d9c:	b082      	sub	sp, #8
 8005d9e:	af00      	add	r7, sp, #0
 8005da0:	6078      	str	r0, [r7, #4]
	HAL_TIM_Base_Start_IT(strobe->htim);
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	4618      	mov	r0, r3
 8005da8:	f00b fd34 	bl	8011814 <HAL_TIM_Base_Start_IT>
	HAL_TIM_PWM_Stop(strobe->htim, TIM_CHANNEL_1);
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	2100      	movs	r1, #0
 8005db2:	4618      	mov	r0, r3
 8005db4:	f00b ff32 	bl	8011c1c <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(strobe->htim, TIM_CHANNEL_2);
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	2104      	movs	r1, #4
 8005dbe:	4618      	mov	r0, r3
 8005dc0:	f00b ff2c 	bl	8011c1c <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(strobe->htim, TIM_CHANNEL_3);
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	2108      	movs	r1, #8
 8005dca:	4618      	mov	r0, r3
 8005dcc:	f00b ff26 	bl	8011c1c <HAL_TIM_PWM_Stop>
}
 8005dd0:	bf00      	nop
 8005dd2:	3708      	adds	r7, #8
 8005dd4:	46bd      	mov	sp, r7
 8005dd6:	bd80      	pop	{r7, pc}

08005dd8 <VibeCheckStrobe_SetFrequency>:

void VibeCheckStrobe_SetFrequency(VibeCheckStrobe* strobe, float freq_hz)
{
 8005dd8:	b480      	push	{r7}
 8005dda:	b083      	sub	sp, #12
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	6078      	str	r0, [r7, #4]
 8005de0:	ed87 0a00 	vstr	s0, [r7]
	if (freq_hz < VC_STROBE_MIN_FREQ_HZ)
 8005de4:	edd7 7a00 	vldr	s15, [r7]
 8005de8:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8005dec:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005df0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005df4:	d502      	bpl.n	8005dfc <VibeCheckStrobe_SetFrequency+0x24>
		freq_hz = VC_STROBE_MIN_FREQ_HZ;
 8005df6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8005dfa:	603b      	str	r3, [r7, #0]
	if (freq_hz > VC_STROBE_MAX_FREQ_HZ)
 8005dfc:	edd7 7a00 	vldr	s15, [r7]
 8005e00:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8005e6c <VibeCheckStrobe_SetFrequency+0x94>
 8005e04:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005e08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e0c:	dd01      	ble.n	8005e12 <VibeCheckStrobe_SetFrequency+0x3a>
		freq_hz = VC_STROBE_MAX_FREQ_HZ;
 8005e0e:	4b18      	ldr	r3, [pc, #96]	@ (8005e70 <VibeCheckStrobe_SetFrequency+0x98>)
 8005e10:	603b      	str	r3, [r7, #0]

	strobe->arr_steady = VC_STROBE_TIM_COUNTS_PER_SECOND / freq_hz - 1;
 8005e12:	eddf 6a18 	vldr	s13, [pc, #96]	@ 8005e74 <VibeCheckStrobe_SetFrequency+0x9c>
 8005e16:	ed97 7a00 	vldr	s14, [r7]
 8005e1a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005e1e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005e22:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005e26:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005e2a:	ee17 2a90 	vmov	r2, s15
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	611a      	str	r2, [r3, #16]
	strobe->freq_hz = VC_STROBE_TIM_COUNTS_PER_SECOND / ((float)strobe->arr_steady + 1.0f);
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	691b      	ldr	r3, [r3, #16]
 8005e36:	ee07 3a90 	vmov	s15, r3
 8005e3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e3e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005e42:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005e46:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 8005e74 <VibeCheckStrobe_SetFrequency+0x9c>
 8005e4a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	edc3 7a01 	vstr	s15, [r3, #4]
	strobe->htim->Instance->ARR = strobe->arr_steady;
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	687a      	ldr	r2, [r7, #4]
 8005e5c:	6912      	ldr	r2, [r2, #16]
 8005e5e:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8005e60:	bf00      	nop
 8005e62:	370c      	adds	r7, #12
 8005e64:	46bd      	mov	sp, r7
 8005e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e6a:	4770      	bx	lr
 8005e6c:	447a0000 	.word	0x447a0000
 8005e70:	447a0000 	.word	0x447a0000
 8005e74:	47c35000 	.word	0x47c35000

08005e78 <VibeCheckStrobe_GetFrequency>:

float VibeCheckStrobe_GetFrequency(VibeCheckStrobe* strobe)
{
 8005e78:	b480      	push	{r7}
 8005e7a:	b083      	sub	sp, #12
 8005e7c:	af00      	add	r7, sp, #0
 8005e7e:	6078      	str	r0, [r7, #4]
	return strobe->freq_hz;
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	685b      	ldr	r3, [r3, #4]
 8005e84:	ee07 3a90 	vmov	s15, r3
}
 8005e88:	eeb0 0a67 	vmov.f32	s0, s15
 8005e8c:	370c      	adds	r7, #12
 8005e8e:	46bd      	mov	sp, r7
 8005e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e94:	4770      	bx	lr
	...

08005e98 <VibeCheckStrobe_SetPhase>:

void VibeCheckStrobe_SetPhase(VibeCheckStrobe* strobe, float phase_deg)
{
 8005e98:	b480      	push	{r7}
 8005e9a:	b085      	sub	sp, #20
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	6078      	str	r0, [r7, #4]
 8005ea0:	ed87 0a00 	vstr	s0, [r7]
	 * To shift the phase, update ARR for a single period and then put it back
	 * The most reliable way would probably by with DMA into the ARR register, but this seems more complicated
	 * Instead let's try with an interrupt at the end of each period, and some struct variables to keep track of the phase update sequence
	 */

	if (phase_deg < VC_STROBE_MIN_PHASE_DEG)
 8005ea4:	edd7 7a00 	vldr	s15, [r7]
 8005ea8:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8005f70 <VibeCheckStrobe_SetPhase+0xd8>
 8005eac:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005eb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005eb4:	d501      	bpl.n	8005eba <VibeCheckStrobe_SetPhase+0x22>
		phase_deg = VC_STROBE_MIN_PHASE_DEG;
 8005eb6:	4b2f      	ldr	r3, [pc, #188]	@ (8005f74 <VibeCheckStrobe_SetPhase+0xdc>)
 8005eb8:	603b      	str	r3, [r7, #0]
	if (phase_deg > VC_STROBE_MAX_PHASE_DEG)
 8005eba:	edd7 7a00 	vldr	s15, [r7]
 8005ebe:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 8005f78 <VibeCheckStrobe_SetPhase+0xe0>
 8005ec2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005ec6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005eca:	dd01      	ble.n	8005ed0 <VibeCheckStrobe_SetPhase+0x38>
		phase_deg = VC_STROBE_MAX_PHASE_DEG;
 8005ecc:	4b2b      	ldr	r3, [pc, #172]	@ (8005f7c <VibeCheckStrobe_SetPhase+0xe4>)
 8005ece:	603b      	str	r3, [r7, #0]


	float deg_shift = phase_deg - strobe->phase_deg;  /* how many degrees we want to shift the phase */
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	edd3 7a03 	vldr	s15, [r3, #12]
 8005ed6:	ed97 7a00 	vldr	s14, [r7]
 8005eda:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005ede:	edc7 7a03 	vstr	s15, [r7, #12]
	int32_t arr_shift = deg_shift / 360.0f * strobe->arr_steady;  /* how much we need to alter the ARR for a single period to achieve the target phase shift */
 8005ee2:	edd7 7a03 	vldr	s15, [r7, #12]
 8005ee6:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8005f80 <VibeCheckStrobe_SetPhase+0xe8>
 8005eea:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	691b      	ldr	r3, [r3, #16]
 8005ef2:	ee07 3a90 	vmov	s15, r3
 8005ef6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005efa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005efe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005f02:	ee17 3a90 	vmov	r3, s15
 8005f06:	60bb      	str	r3, [r7, #8]

	if (arr_shift && !strobe->phase_change_pending && !strobe->revert_arr_pending)
 8005f08:	68bb      	ldr	r3, [r7, #8]
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d029      	beq.n	8005f62 <VibeCheckStrobe_SetPhase+0xca>
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	699b      	ldr	r3, [r3, #24]
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d125      	bne.n	8005f62 <VibeCheckStrobe_SetPhase+0xca>
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	69db      	ldr	r3, [r3, #28]
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d121      	bne.n	8005f62 <VibeCheckStrobe_SetPhase+0xca>
	{
		strobe->phase_deg += (float)arr_shift / (float)strobe->arr_steady * 360.0f;  /* calculate the actual phase shift accounting for rounding error */
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	ed93 7a03 	vldr	s14, [r3, #12]
 8005f24:	68bb      	ldr	r3, [r7, #8]
 8005f26:	ee07 3a90 	vmov	s15, r3
 8005f2a:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	691b      	ldr	r3, [r3, #16]
 8005f32:	ee07 3a90 	vmov	s15, r3
 8005f36:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005f3a:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8005f3e:	eddf 6a10 	vldr	s13, [pc, #64]	@ 8005f80 <VibeCheckStrobe_SetPhase+0xe8>
 8005f42:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8005f46:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	edc3 7a03 	vstr	s15, [r3, #12]
		strobe->arr_phase = strobe->arr_steady + arr_shift;
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	691a      	ldr	r2, [r3, #16]
 8005f54:	68bb      	ldr	r3, [r7, #8]
 8005f56:	441a      	add	r2, r3
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	615a      	str	r2, [r3, #20]
		strobe->phase_change_pending = 1;  /* set the flag to enact the phase shift on the ARR interrupt */
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	2201      	movs	r2, #1
 8005f60:	619a      	str	r2, [r3, #24]
	}
}
 8005f62:	bf00      	nop
 8005f64:	3714      	adds	r7, #20
 8005f66:	46bd      	mov	sp, r7
 8005f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f6c:	4770      	bx	lr
 8005f6e:	bf00      	nop
 8005f70:	c3340000 	.word	0xc3340000
 8005f74:	c3340000 	.word	0xc3340000
 8005f78:	43340000 	.word	0x43340000
 8005f7c:	43340000 	.word	0x43340000
 8005f80:	43b40000 	.word	0x43b40000

08005f84 <VibeCheckStrobe_GetPhase>:

float VibeCheckStrobe_GetPhase(VibeCheckStrobe* strobe)
{
 8005f84:	b480      	push	{r7}
 8005f86:	b083      	sub	sp, #12
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	6078      	str	r0, [r7, #4]
	return strobe->phase_deg;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	68db      	ldr	r3, [r3, #12]
 8005f90:	ee07 3a90 	vmov	s15, r3
}
 8005f94:	eeb0 0a67 	vmov.f32	s0, s15
 8005f98:	370c      	adds	r7, #12
 8005f9a:	46bd      	mov	sp, r7
 8005f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa0:	4770      	bx	lr
	...

08005fa4 <VibeCheckStrobe_SetExposure>:

void VibeCheckStrobe_SetExposure(VibeCheckStrobe* strobe, float exposure_ms)
{
 8005fa4:	b480      	push	{r7}
 8005fa6:	b085      	sub	sp, #20
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	6078      	str	r0, [r7, #4]
 8005fac:	ed87 0a00 	vstr	s0, [r7]

	uint32_t ccr_val = exposure_ms * 0.001f * VC_STROBE_TIM_COUNTS_PER_SECOND;
 8005fb0:	edd7 7a00 	vldr	s15, [r7]
 8005fb4:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8006030 <VibeCheckStrobe_SetExposure+0x8c>
 8005fb8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005fbc:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8006034 <VibeCheckStrobe_SetExposure+0x90>
 8005fc0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005fc4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005fc8:	ee17 3a90 	vmov	r3, s15
 8005fcc:	60fb      	str	r3, [r7, #12]
	if (ccr_val > strobe->htim->Instance->ARR)
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fd6:	68fa      	ldr	r2, [r7, #12]
 8005fd8:	429a      	cmp	r2, r3
 8005fda:	d904      	bls.n	8005fe6 <VibeCheckStrobe_SetExposure+0x42>
		ccr_val = strobe->htim->Instance->ARR;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fe4:	60fb      	str	r3, [r7, #12]
	strobe->exposure_ms = (float)ccr_val / (float)VC_STROBE_TIM_COUNTS_PER_SECOND * 1000.0f;
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	ee07 3a90 	vmov	s15, r3
 8005fec:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005ff0:	eddf 6a10 	vldr	s13, [pc, #64]	@ 8006034 <VibeCheckStrobe_SetExposure+0x90>
 8005ff4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005ff8:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8006038 <VibeCheckStrobe_SetExposure+0x94>
 8005ffc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	edc3 7a02 	vstr	s15, [r3, #8]
	strobe->htim->Instance->CCR1 = ccr_val;
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	68fa      	ldr	r2, [r7, #12]
 800600e:	635a      	str	r2, [r3, #52]	@ 0x34
	strobe->htim->Instance->CCR2 = ccr_val;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	68fa      	ldr	r2, [r7, #12]
 8006018:	639a      	str	r2, [r3, #56]	@ 0x38
	strobe->htim->Instance->CCR3 = ccr_val;
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	68fa      	ldr	r2, [r7, #12]
 8006022:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8006024:	bf00      	nop
 8006026:	3714      	adds	r7, #20
 8006028:	46bd      	mov	sp, r7
 800602a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800602e:	4770      	bx	lr
 8006030:	3a83126f 	.word	0x3a83126f
 8006034:	47c35000 	.word	0x47c35000
 8006038:	447a0000 	.word	0x447a0000

0800603c <VibeCheckStrobe_GetExposure>:

float VibeCheckStrobe_GetExposure(VibeCheckStrobe* strobe)
{
 800603c:	b480      	push	{r7}
 800603e:	b083      	sub	sp, #12
 8006040:	af00      	add	r7, sp, #0
 8006042:	6078      	str	r0, [r7, #4]
	return strobe->exposure_ms;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	689b      	ldr	r3, [r3, #8]
 8006048:	ee07 3a90 	vmov	s15, r3
}
 800604c:	eeb0 0a67 	vmov.f32	s0, s15
 8006050:	370c      	adds	r7, #12
 8006052:	46bd      	mov	sp, r7
 8006054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006058:	4770      	bx	lr

0800605a <VibeCheckStrobe_PeriodElapsedUpdate>:


/* use an interrupt to make sure this is called each period */
void VibeCheckStrobe_PeriodElapsedUpdate(VibeCheckStrobe* strobe)
{
 800605a:	b480      	push	{r7}
 800605c:	b083      	sub	sp, #12
 800605e:	af00      	add	r7, sp, #0
 8006060:	6078      	str	r0, [r7, #4]
	if (strobe->revert_arr_pending)
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	69db      	ldr	r3, [r3, #28]
 8006066:	2b00      	cmp	r3, #0
 8006068:	d008      	beq.n	800607c <VibeCheckStrobe_PeriodElapsedUpdate+0x22>
	{
		strobe->htim->Instance->ARR = strobe->arr_steady;
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	687a      	ldr	r2, [r7, #4]
 8006072:	6912      	ldr	r2, [r2, #16]
 8006074:	62da      	str	r2, [r3, #44]	@ 0x2c
		strobe->revert_arr_pending = 0;
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	2200      	movs	r2, #0
 800607a:	61da      	str	r2, [r3, #28]
	}

	if (strobe->phase_change_pending)
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	699b      	ldr	r3, [r3, #24]
 8006080:	2b00      	cmp	r3, #0
 8006082:	d00b      	beq.n	800609c <VibeCheckStrobe_PeriodElapsedUpdate+0x42>
	{
		strobe->htim->Instance->ARR = strobe->arr_phase;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	687a      	ldr	r2, [r7, #4]
 800608c:	6952      	ldr	r2, [r2, #20]
 800608e:	62da      	str	r2, [r3, #44]	@ 0x2c
		strobe->revert_arr_pending = 1;
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	2201      	movs	r2, #1
 8006094:	61da      	str	r2, [r3, #28]
		strobe->phase_change_pending = 0;
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	2200      	movs	r2, #0
 800609a:	619a      	str	r2, [r3, #24]
	}
}
 800609c:	bf00      	nop
 800609e:	370c      	adds	r7, #12
 80060a0:	46bd      	mov	sp, r7
 80060a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a6:	4770      	bx	lr

080060a8 <VibeCheckStrobeCMD_Set>:
*/



static uint32_t VibeCheckStrobeCMD_Set(VibeCheckStrobe* strobe, VibeCheckShell* shell)
{
 80060a8:	b580      	push	{r7, lr}
 80060aa:	b096      	sub	sp, #88	@ 0x58
 80060ac:	af00      	add	r7, sp, #0
 80060ae:	6078      	str	r0, [r7, #4]
 80060b0:	6039      	str	r1, [r7, #0]
	char str[VC_SHELL_MAX_TOKEN_LEN];
	if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 80060b2:	f107 0318 	add.w	r3, r7, #24
 80060b6:	2240      	movs	r2, #64	@ 0x40
 80060b8:	4619      	mov	r1, r3
 80060ba:	6838      	ldr	r0, [r7, #0]
 80060bc:	f7ff fc72 	bl	80059a4 <VibeCheckShell_GetNextString>
 80060c0:	4603      	mov	r3, r0
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d065      	beq.n	8006192 <VibeCheckStrobeCMD_Set+0xea>
	{
		if (!strcmp(str, "frequency"))
 80060c6:	f107 0318 	add.w	r3, r7, #24
 80060ca:	4934      	ldr	r1, [pc, #208]	@ (800619c <VibeCheckStrobeCMD_Set+0xf4>)
 80060cc:	4618      	mov	r0, r3
 80060ce:	f7fa f91f 	bl	8000310 <strcmp>
 80060d2:	4603      	mov	r3, r0
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d118      	bne.n	800610a <VibeCheckStrobeCMD_Set+0x62>
		{
			float val;
			if (VibeCheckShell_GetNextFloat(shell, &val))
 80060d8:	f107 0314 	add.w	r3, r7, #20
 80060dc:	4619      	mov	r1, r3
 80060de:	6838      	ldr	r0, [r7, #0]
 80060e0:	f7ff fcf4 	bl	8005acc <VibeCheckShell_GetNextFloat>
 80060e4:	4603      	mov	r3, r0
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d053      	beq.n	8006192 <VibeCheckStrobeCMD_Set+0xea>
			{
				VibeCheckStrobe_SetFrequency(strobe, val);
 80060ea:	edd7 7a05 	vldr	s15, [r7, #20]
 80060ee:	eeb0 0a67 	vmov.f32	s0, s15
 80060f2:	6878      	ldr	r0, [r7, #4]
 80060f4:	f7ff fe70 	bl	8005dd8 <VibeCheckStrobe_SetFrequency>
				VibeCheckShell_PutOutputString(shell, "ack");
 80060f8:	4929      	ldr	r1, [pc, #164]	@ (80061a0 <VibeCheckStrobeCMD_Set+0xf8>)
 80060fa:	6838      	ldr	r0, [r7, #0]
 80060fc:	f7ff fd72 	bl	8005be4 <VibeCheckShell_PutOutputString>
				VibeCheckShell_PutOutputDelimiter(shell);
 8006100:	6838      	ldr	r0, [r7, #0]
 8006102:	f7ff fdef 	bl	8005ce4 <VibeCheckShell_PutOutputDelimiter>
				return 1;
 8006106:	2301      	movs	r3, #1
 8006108:	e044      	b.n	8006194 <VibeCheckStrobeCMD_Set+0xec>
			}
		}
		else if (!strcmp(str, "phase"))
 800610a:	f107 0318 	add.w	r3, r7, #24
 800610e:	4925      	ldr	r1, [pc, #148]	@ (80061a4 <VibeCheckStrobeCMD_Set+0xfc>)
 8006110:	4618      	mov	r0, r3
 8006112:	f7fa f8fd 	bl	8000310 <strcmp>
 8006116:	4603      	mov	r3, r0
 8006118:	2b00      	cmp	r3, #0
 800611a:	d118      	bne.n	800614e <VibeCheckStrobeCMD_Set+0xa6>
		{
			float val;
			if (VibeCheckShell_GetNextFloat(shell, &val))
 800611c:	f107 0310 	add.w	r3, r7, #16
 8006120:	4619      	mov	r1, r3
 8006122:	6838      	ldr	r0, [r7, #0]
 8006124:	f7ff fcd2 	bl	8005acc <VibeCheckShell_GetNextFloat>
 8006128:	4603      	mov	r3, r0
 800612a:	2b00      	cmp	r3, #0
 800612c:	d031      	beq.n	8006192 <VibeCheckStrobeCMD_Set+0xea>
			{
				VibeCheckStrobe_SetPhase(strobe, val);
 800612e:	edd7 7a04 	vldr	s15, [r7, #16]
 8006132:	eeb0 0a67 	vmov.f32	s0, s15
 8006136:	6878      	ldr	r0, [r7, #4]
 8006138:	f7ff feae 	bl	8005e98 <VibeCheckStrobe_SetPhase>
				VibeCheckShell_PutOutputString(shell, "ack");
 800613c:	4918      	ldr	r1, [pc, #96]	@ (80061a0 <VibeCheckStrobeCMD_Set+0xf8>)
 800613e:	6838      	ldr	r0, [r7, #0]
 8006140:	f7ff fd50 	bl	8005be4 <VibeCheckShell_PutOutputString>
				VibeCheckShell_PutOutputDelimiter(shell);
 8006144:	6838      	ldr	r0, [r7, #0]
 8006146:	f7ff fdcd 	bl	8005ce4 <VibeCheckShell_PutOutputDelimiter>
				return 1;
 800614a:	2301      	movs	r3, #1
 800614c:	e022      	b.n	8006194 <VibeCheckStrobeCMD_Set+0xec>
			}
		}
		else if (!strcmp(str, "exposure"))
 800614e:	f107 0318 	add.w	r3, r7, #24
 8006152:	4915      	ldr	r1, [pc, #84]	@ (80061a8 <VibeCheckStrobeCMD_Set+0x100>)
 8006154:	4618      	mov	r0, r3
 8006156:	f7fa f8db 	bl	8000310 <strcmp>
 800615a:	4603      	mov	r3, r0
 800615c:	2b00      	cmp	r3, #0
 800615e:	d118      	bne.n	8006192 <VibeCheckStrobeCMD_Set+0xea>
		{
			float val;
			if (VibeCheckShell_GetNextFloat(shell, &val))
 8006160:	f107 030c 	add.w	r3, r7, #12
 8006164:	4619      	mov	r1, r3
 8006166:	6838      	ldr	r0, [r7, #0]
 8006168:	f7ff fcb0 	bl	8005acc <VibeCheckShell_GetNextFloat>
 800616c:	4603      	mov	r3, r0
 800616e:	2b00      	cmp	r3, #0
 8006170:	d00f      	beq.n	8006192 <VibeCheckStrobeCMD_Set+0xea>
			{
				VibeCheckStrobe_SetExposure(strobe, val);
 8006172:	edd7 7a03 	vldr	s15, [r7, #12]
 8006176:	eeb0 0a67 	vmov.f32	s0, s15
 800617a:	6878      	ldr	r0, [r7, #4]
 800617c:	f7ff ff12 	bl	8005fa4 <VibeCheckStrobe_SetExposure>
				VibeCheckShell_PutOutputString(shell, "ack");
 8006180:	4907      	ldr	r1, [pc, #28]	@ (80061a0 <VibeCheckStrobeCMD_Set+0xf8>)
 8006182:	6838      	ldr	r0, [r7, #0]
 8006184:	f7ff fd2e 	bl	8005be4 <VibeCheckShell_PutOutputString>
				VibeCheckShell_PutOutputDelimiter(shell);
 8006188:	6838      	ldr	r0, [r7, #0]
 800618a:	f7ff fdab 	bl	8005ce4 <VibeCheckShell_PutOutputDelimiter>
				return 1;
 800618e:	2301      	movs	r3, #1
 8006190:	e000      	b.n	8006194 <VibeCheckStrobeCMD_Set+0xec>
			}
		}
	}

	return 0;
 8006192:	2300      	movs	r3, #0
}
 8006194:	4618      	mov	r0, r3
 8006196:	3758      	adds	r7, #88	@ 0x58
 8006198:	46bd      	mov	sp, r7
 800619a:	bd80      	pop	{r7, pc}
 800619c:	0801d864 	.word	0x0801d864
 80061a0:	0801d870 	.word	0x0801d870
 80061a4:	0801d874 	.word	0x0801d874
 80061a8:	0801d87c 	.word	0x0801d87c

080061ac <VibeCheckStrobeCMD_Get>:

static uint32_t VibeCheckStrobeCMD_Get(VibeCheckStrobe* strobe, VibeCheckShell* shell)
{
 80061ac:	b580      	push	{r7, lr}
 80061ae:	b092      	sub	sp, #72	@ 0x48
 80061b0:	af00      	add	r7, sp, #0
 80061b2:	6078      	str	r0, [r7, #4]
 80061b4:	6039      	str	r1, [r7, #0]
	char str[VC_SHELL_MAX_TOKEN_LEN];
	if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 80061b6:	f107 0308 	add.w	r3, r7, #8
 80061ba:	2240      	movs	r2, #64	@ 0x40
 80061bc:	4619      	mov	r1, r3
 80061be:	6838      	ldr	r0, [r7, #0]
 80061c0:	f7ff fbf0 	bl	80059a4 <VibeCheckShell_GetNextString>
 80061c4:	4603      	mov	r3, r0
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d05c      	beq.n	8006284 <VibeCheckStrobeCMD_Get+0xd8>
	{
		if (!strcmp(str, "frequency"))
 80061ca:	f107 0308 	add.w	r3, r7, #8
 80061ce:	4930      	ldr	r1, [pc, #192]	@ (8006290 <VibeCheckStrobeCMD_Get+0xe4>)
 80061d0:	4618      	mov	r0, r3
 80061d2:	f7fa f89d 	bl	8000310 <strcmp>
 80061d6:	4603      	mov	r3, r0
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d115      	bne.n	8006208 <VibeCheckStrobeCMD_Get+0x5c>
		{
			VibeCheckShell_PutOutputString(shell, "ack");
 80061dc:	492d      	ldr	r1, [pc, #180]	@ (8006294 <VibeCheckStrobeCMD_Get+0xe8>)
 80061de:	6838      	ldr	r0, [r7, #0]
 80061e0:	f7ff fd00 	bl	8005be4 <VibeCheckShell_PutOutputString>
			VibeCheckShell_PutOutputSeparator(shell);
 80061e4:	6838      	ldr	r0, [r7, #0]
 80061e6:	f7ff fd6f 	bl	8005cc8 <VibeCheckShell_PutOutputSeparator>
			VibeCheckShell_PutOutputFloat(shell, VibeCheckStrobe_GetFrequency(strobe));
 80061ea:	6878      	ldr	r0, [r7, #4]
 80061ec:	f7ff fe44 	bl	8005e78 <VibeCheckStrobe_GetFrequency>
 80061f0:	eef0 7a40 	vmov.f32	s15, s0
 80061f4:	eeb0 0a67 	vmov.f32	s0, s15
 80061f8:	6838      	ldr	r0, [r7, #0]
 80061fa:	f7ff fd47 	bl	8005c8c <VibeCheckShell_PutOutputFloat>
			VibeCheckShell_PutOutputDelimiter(shell);
 80061fe:	6838      	ldr	r0, [r7, #0]
 8006200:	f7ff fd70 	bl	8005ce4 <VibeCheckShell_PutOutputDelimiter>
			return 1;
 8006204:	2301      	movs	r3, #1
 8006206:	e03e      	b.n	8006286 <VibeCheckStrobeCMD_Get+0xda>
		}
		else if (!strcmp(str, "phase"))
 8006208:	f107 0308 	add.w	r3, r7, #8
 800620c:	4922      	ldr	r1, [pc, #136]	@ (8006298 <VibeCheckStrobeCMD_Get+0xec>)
 800620e:	4618      	mov	r0, r3
 8006210:	f7fa f87e 	bl	8000310 <strcmp>
 8006214:	4603      	mov	r3, r0
 8006216:	2b00      	cmp	r3, #0
 8006218:	d115      	bne.n	8006246 <VibeCheckStrobeCMD_Get+0x9a>
		{
			VibeCheckShell_PutOutputString(shell, "ack");
 800621a:	491e      	ldr	r1, [pc, #120]	@ (8006294 <VibeCheckStrobeCMD_Get+0xe8>)
 800621c:	6838      	ldr	r0, [r7, #0]
 800621e:	f7ff fce1 	bl	8005be4 <VibeCheckShell_PutOutputString>
			VibeCheckShell_PutOutputSeparator(shell);
 8006222:	6838      	ldr	r0, [r7, #0]
 8006224:	f7ff fd50 	bl	8005cc8 <VibeCheckShell_PutOutputSeparator>
			VibeCheckShell_PutOutputFloat(shell, VibeCheckStrobe_GetPhase(strobe));
 8006228:	6878      	ldr	r0, [r7, #4]
 800622a:	f7ff feab 	bl	8005f84 <VibeCheckStrobe_GetPhase>
 800622e:	eef0 7a40 	vmov.f32	s15, s0
 8006232:	eeb0 0a67 	vmov.f32	s0, s15
 8006236:	6838      	ldr	r0, [r7, #0]
 8006238:	f7ff fd28 	bl	8005c8c <VibeCheckShell_PutOutputFloat>
			VibeCheckShell_PutOutputDelimiter(shell);
 800623c:	6838      	ldr	r0, [r7, #0]
 800623e:	f7ff fd51 	bl	8005ce4 <VibeCheckShell_PutOutputDelimiter>
			return 1;
 8006242:	2301      	movs	r3, #1
 8006244:	e01f      	b.n	8006286 <VibeCheckStrobeCMD_Get+0xda>
		}
		else if (!strcmp(str, "exposure"))
 8006246:	f107 0308 	add.w	r3, r7, #8
 800624a:	4914      	ldr	r1, [pc, #80]	@ (800629c <VibeCheckStrobeCMD_Get+0xf0>)
 800624c:	4618      	mov	r0, r3
 800624e:	f7fa f85f 	bl	8000310 <strcmp>
 8006252:	4603      	mov	r3, r0
 8006254:	2b00      	cmp	r3, #0
 8006256:	d115      	bne.n	8006284 <VibeCheckStrobeCMD_Get+0xd8>
		{
			VibeCheckShell_PutOutputString(shell, "ack");
 8006258:	490e      	ldr	r1, [pc, #56]	@ (8006294 <VibeCheckStrobeCMD_Get+0xe8>)
 800625a:	6838      	ldr	r0, [r7, #0]
 800625c:	f7ff fcc2 	bl	8005be4 <VibeCheckShell_PutOutputString>
			VibeCheckShell_PutOutputSeparator(shell);
 8006260:	6838      	ldr	r0, [r7, #0]
 8006262:	f7ff fd31 	bl	8005cc8 <VibeCheckShell_PutOutputSeparator>
			VibeCheckShell_PutOutputFloat(shell, VibeCheckStrobe_GetExposure(strobe));
 8006266:	6878      	ldr	r0, [r7, #4]
 8006268:	f7ff fee8 	bl	800603c <VibeCheckStrobe_GetExposure>
 800626c:	eef0 7a40 	vmov.f32	s15, s0
 8006270:	eeb0 0a67 	vmov.f32	s0, s15
 8006274:	6838      	ldr	r0, [r7, #0]
 8006276:	f7ff fd09 	bl	8005c8c <VibeCheckShell_PutOutputFloat>
			VibeCheckShell_PutOutputDelimiter(shell);
 800627a:	6838      	ldr	r0, [r7, #0]
 800627c:	f7ff fd32 	bl	8005ce4 <VibeCheckShell_PutOutputDelimiter>
			return 1;
 8006280:	2301      	movs	r3, #1
 8006282:	e000      	b.n	8006286 <VibeCheckStrobeCMD_Get+0xda>
		}
	}

	return 0;
 8006284:	2300      	movs	r3, #0
}
 8006286:	4618      	mov	r0, r3
 8006288:	3748      	adds	r7, #72	@ 0x48
 800628a:	46bd      	mov	sp, r7
 800628c:	bd80      	pop	{r7, pc}
 800628e:	bf00      	nop
 8006290:	0801d864 	.word	0x0801d864
 8006294:	0801d870 	.word	0x0801d870
 8006298:	0801d874 	.word	0x0801d874
 800629c:	0801d87c 	.word	0x0801d87c

080062a0 <VibeCheckStrobeCMD_Execute>:

uint32_t VibeCheckStrobeCMD_Execute(void* obj, VibeCheckShell* shell)
{
 80062a0:	b580      	push	{r7, lr}
 80062a2:	b094      	sub	sp, #80	@ 0x50
 80062a4:	af00      	add	r7, sp, #0
 80062a6:	6078      	str	r0, [r7, #4]
 80062a8:	6039      	str	r1, [r7, #0]
	VibeCheckStrobe* strobe = (VibeCheckStrobe*)obj;
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	64fb      	str	r3, [r7, #76]	@ 0x4c

	char str[VC_SHELL_MAX_TOKEN_LEN];
	if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 80062ae:	f107 030c 	add.w	r3, r7, #12
 80062b2:	2240      	movs	r2, #64	@ 0x40
 80062b4:	4619      	mov	r1, r3
 80062b6:	6838      	ldr	r0, [r7, #0]
 80062b8:	f7ff fb74 	bl	80059a4 <VibeCheckShell_GetNextString>
 80062bc:	4603      	mov	r3, r0
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d04d      	beq.n	800635e <VibeCheckStrobeCMD_Execute+0xbe>
	{
		if (!strcmp(str, "start"))
 80062c2:	f107 030c 	add.w	r3, r7, #12
 80062c6:	4928      	ldr	r1, [pc, #160]	@ (8006368 <VibeCheckStrobeCMD_Execute+0xc8>)
 80062c8:	4618      	mov	r0, r3
 80062ca:	f7fa f821 	bl	8000310 <strcmp>
 80062ce:	4603      	mov	r3, r0
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d10b      	bne.n	80062ec <VibeCheckStrobeCMD_Execute+0x4c>
		{
			VibeCheckStrobe_Start(strobe);
 80062d4:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80062d6:	f7ff fd41 	bl	8005d5c <VibeCheckStrobe_Start>
			VibeCheckShell_PutOutputString(shell, "ack");
 80062da:	4924      	ldr	r1, [pc, #144]	@ (800636c <VibeCheckStrobeCMD_Execute+0xcc>)
 80062dc:	6838      	ldr	r0, [r7, #0]
 80062de:	f7ff fc81 	bl	8005be4 <VibeCheckShell_PutOutputString>
			VibeCheckShell_PutOutputDelimiter(shell);
 80062e2:	6838      	ldr	r0, [r7, #0]
 80062e4:	f7ff fcfe 	bl	8005ce4 <VibeCheckShell_PutOutputDelimiter>
			return 1;
 80062e8:	2301      	movs	r3, #1
 80062ea:	e039      	b.n	8006360 <VibeCheckStrobeCMD_Execute+0xc0>
		}
		else if (!strcmp(str, "stop"))
 80062ec:	f107 030c 	add.w	r3, r7, #12
 80062f0:	491f      	ldr	r1, [pc, #124]	@ (8006370 <VibeCheckStrobeCMD_Execute+0xd0>)
 80062f2:	4618      	mov	r0, r3
 80062f4:	f7fa f80c 	bl	8000310 <strcmp>
 80062f8:	4603      	mov	r3, r0
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d10b      	bne.n	8006316 <VibeCheckStrobeCMD_Execute+0x76>
		{
			VibeCheckStrobe_Stop(strobe);
 80062fe:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8006300:	f7ff fd4b 	bl	8005d9a <VibeCheckStrobe_Stop>
			VibeCheckShell_PutOutputString(shell, "ack");
 8006304:	4919      	ldr	r1, [pc, #100]	@ (800636c <VibeCheckStrobeCMD_Execute+0xcc>)
 8006306:	6838      	ldr	r0, [r7, #0]
 8006308:	f7ff fc6c 	bl	8005be4 <VibeCheckShell_PutOutputString>
			VibeCheckShell_PutOutputDelimiter(shell);
 800630c:	6838      	ldr	r0, [r7, #0]
 800630e:	f7ff fce9 	bl	8005ce4 <VibeCheckShell_PutOutputDelimiter>
			return 1;
 8006312:	2301      	movs	r3, #1
 8006314:	e024      	b.n	8006360 <VibeCheckStrobeCMD_Execute+0xc0>
		}
		else if (!strcmp(str, "set"))
 8006316:	f107 030c 	add.w	r3, r7, #12
 800631a:	4916      	ldr	r1, [pc, #88]	@ (8006374 <VibeCheckStrobeCMD_Execute+0xd4>)
 800631c:	4618      	mov	r0, r3
 800631e:	f7f9 fff7 	bl	8000310 <strcmp>
 8006322:	4603      	mov	r3, r0
 8006324:	2b00      	cmp	r3, #0
 8006326:	d108      	bne.n	800633a <VibeCheckStrobeCMD_Execute+0x9a>
		{
			if (VibeCheckStrobeCMD_Set(strobe, shell))
 8006328:	6839      	ldr	r1, [r7, #0]
 800632a:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800632c:	f7ff febc 	bl	80060a8 <VibeCheckStrobeCMD_Set>
 8006330:	4603      	mov	r3, r0
 8006332:	2b00      	cmp	r3, #0
 8006334:	d013      	beq.n	800635e <VibeCheckStrobeCMD_Execute+0xbe>
			{
				return 1;
 8006336:	2301      	movs	r3, #1
 8006338:	e012      	b.n	8006360 <VibeCheckStrobeCMD_Execute+0xc0>
			}
		}
		else if (!strcmp(str, "get"))
 800633a:	f107 030c 	add.w	r3, r7, #12
 800633e:	490e      	ldr	r1, [pc, #56]	@ (8006378 <VibeCheckStrobeCMD_Execute+0xd8>)
 8006340:	4618      	mov	r0, r3
 8006342:	f7f9 ffe5 	bl	8000310 <strcmp>
 8006346:	4603      	mov	r3, r0
 8006348:	2b00      	cmp	r3, #0
 800634a:	d108      	bne.n	800635e <VibeCheckStrobeCMD_Execute+0xbe>
		{
			if (VibeCheckStrobeCMD_Get(strobe, shell))
 800634c:	6839      	ldr	r1, [r7, #0]
 800634e:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8006350:	f7ff ff2c 	bl	80061ac <VibeCheckStrobeCMD_Get>
 8006354:	4603      	mov	r3, r0
 8006356:	2b00      	cmp	r3, #0
 8006358:	d001      	beq.n	800635e <VibeCheckStrobeCMD_Execute+0xbe>
			{
				return 1;
 800635a:	2301      	movs	r3, #1
 800635c:	e000      	b.n	8006360 <VibeCheckStrobeCMD_Execute+0xc0>
			}
		}
	}

	return 0;
 800635e:	2300      	movs	r3, #0
}
 8006360:	4618      	mov	r0, r3
 8006362:	3750      	adds	r7, #80	@ 0x50
 8006364:	46bd      	mov	sp, r7
 8006366:	bd80      	pop	{r7, pc}
 8006368:	0801d888 	.word	0x0801d888
 800636c:	0801d870 	.word	0x0801d870
 8006370:	0801d890 	.word	0x0801d890
 8006374:	0801d898 	.word	0x0801d898
 8006378:	0801d89c 	.word	0x0801d89c
 800637c:	00000000 	.word	0x00000000

08006380 <ComputeSineWave>:

static const uint32_t demo_times1[] = {150,    150, 150,    150, 300,    150,    150,    300,    300,    300,    300,           300,   150,    150, 300,    150,       150, 300,    300,    150,   150,    300,        150,   150,    300,    300,    300,    300,        300,    150,   300,    150,   150,    150,    300,    150,    300,    150,    75,     75,   75,   75,  150,    150,    600};
static const float demo_freqs1[] =    {58.27,  185, 233.08, 185, 277.18, 233.08, 277.18, 369.99, 349.23, 277.18, 233.08,        0,     233.08, 185, 277.18, 233.08, 277.18, 369.99, 349.23, 51.91, 277.18, 233.08,     77.78, 311.13, 277.18, 233.08, 207.65, 0,          369.99, 415.3, 369.99, 415.3, 369.99,   0,    369.99, 466.16, 369.99, 466.16, 369.99, 0,  369.99, 0,   369.99,   0,   46.25};

static void ComputeSineWave(uint32_t* buf, uint32_t len, float amplitude)
{
 8006380:	b580      	push	{r7, lr}
 8006382:	ed2d 8b02 	vpush	{d8}
 8006386:	b086      	sub	sp, #24
 8006388:	af00      	add	r7, sp, #0
 800638a:	60f8      	str	r0, [r7, #12]
 800638c:	60b9      	str	r1, [r7, #8]
 800638e:	ed87 0a01 	vstr	s0, [r7, #4]
	for (uint32_t i = 0; i < len; i++)
 8006392:	2300      	movs	r3, #0
 8006394:	617b      	str	r3, [r7, #20]
 8006396:	e032      	b.n	80063fe <ComputeSineWave+0x7e>
		*buf++ = 0.5f * VC_WAVE_DAC_FULL_SCALE * (1.0f + amplitude * sin((float)i * 2.0f * 3.14159f / (float)len));
 8006398:	edd7 7a01 	vldr	s15, [r7, #4]
 800639c:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 80063a0:	697b      	ldr	r3, [r7, #20]
 80063a2:	ee07 3a90 	vmov	s15, r3
 80063a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80063aa:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80063ae:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 8006420 <ComputeSineWave+0xa0>
 80063b2:	ee67 6a87 	vmul.f32	s13, s15, s14
 80063b6:	68bb      	ldr	r3, [r7, #8]
 80063b8:	ee07 3a90 	vmov	s15, r3
 80063bc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80063c0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80063c4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80063c8:	eeb0 0b47 	vmov.f64	d0, d7
 80063cc:	f016 faf4 	bl	801c9b8 <sin>
 80063d0:	eeb0 7b40 	vmov.f64	d7, d0
 80063d4:	ee28 7b07 	vmul.f64	d7, d8, d7
 80063d8:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 80063dc:	ee37 7b06 	vadd.f64	d7, d7, d6
 80063e0:	ed9f 6b0d 	vldr	d6, [pc, #52]	@ 8006418 <ComputeSineWave+0x98>
 80063e4:	ee27 7b06 	vmul.f64	d7, d7, d6
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	1d1a      	adds	r2, r3, #4
 80063ec:	60fa      	str	r2, [r7, #12]
 80063ee:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80063f2:	ee17 2a90 	vmov	r2, s15
 80063f6:	601a      	str	r2, [r3, #0]
	for (uint32_t i = 0; i < len; i++)
 80063f8:	697b      	ldr	r3, [r7, #20]
 80063fa:	3301      	adds	r3, #1
 80063fc:	617b      	str	r3, [r7, #20]
 80063fe:	697a      	ldr	r2, [r7, #20]
 8006400:	68bb      	ldr	r3, [r7, #8]
 8006402:	429a      	cmp	r2, r3
 8006404:	d3c8      	bcc.n	8006398 <ComputeSineWave+0x18>
}
 8006406:	bf00      	nop
 8006408:	bf00      	nop
 800640a:	3718      	adds	r7, #24
 800640c:	46bd      	mov	sp, r7
 800640e:	ecbd 8b02 	vpop	{d8}
 8006412:	bd80      	pop	{r7, pc}
 8006414:	f3af 8000 	nop.w
 8006418:	00000000 	.word	0x00000000
 800641c:	409ffe00 	.word	0x409ffe00
 8006420:	40490fd0 	.word	0x40490fd0

08006424 <ComputeSquareWave>:

static void ComputeSquareWave(uint32_t* buf, uint32_t len, float amplitude)
{
 8006424:	b480      	push	{r7}
 8006426:	b087      	sub	sp, #28
 8006428:	af00      	add	r7, sp, #0
 800642a:	60f8      	str	r0, [r7, #12]
 800642c:	60b9      	str	r1, [r7, #8]
 800642e:	ed87 0a01 	vstr	s0, [r7, #4]
	for (uint32_t i = 0; i < len; i++)
 8006432:	2300      	movs	r3, #0
 8006434:	617b      	str	r3, [r7, #20]
 8006436:	e02c      	b.n	8006492 <ComputeSquareWave+0x6e>
		if (i < len / 2)
 8006438:	68bb      	ldr	r3, [r7, #8]
 800643a:	085b      	lsrs	r3, r3, #1
 800643c:	697a      	ldr	r2, [r7, #20]
 800643e:	429a      	cmp	r2, r3
 8006440:	d212      	bcs.n	8006468 <ComputeSquareWave+0x44>
			*buf++ = 0.5f * VC_WAVE_DAC_FULL_SCALE * (1 + amplitude);
 8006442:	edd7 7a01 	vldr	s15, [r7, #4]
 8006446:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800644a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800644e:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 80064a8 <ComputeSquareWave+0x84>
 8006452:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	1d1a      	adds	r2, r3, #4
 800645a:	60fa      	str	r2, [r7, #12]
 800645c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006460:	ee17 2a90 	vmov	r2, s15
 8006464:	601a      	str	r2, [r3, #0]
 8006466:	e011      	b.n	800648c <ComputeSquareWave+0x68>
		else
			*buf++ = 0.5f * VC_WAVE_DAC_FULL_SCALE * (1 - amplitude);
 8006468:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800646c:	edd7 7a01 	vldr	s15, [r7, #4]
 8006470:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006474:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 80064a8 <ComputeSquareWave+0x84>
 8006478:	ee67 7a87 	vmul.f32	s15, s15, s14
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	1d1a      	adds	r2, r3, #4
 8006480:	60fa      	str	r2, [r7, #12]
 8006482:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006486:	ee17 2a90 	vmov	r2, s15
 800648a:	601a      	str	r2, [r3, #0]
	for (uint32_t i = 0; i < len; i++)
 800648c:	697b      	ldr	r3, [r7, #20]
 800648e:	3301      	adds	r3, #1
 8006490:	617b      	str	r3, [r7, #20]
 8006492:	697a      	ldr	r2, [r7, #20]
 8006494:	68bb      	ldr	r3, [r7, #8]
 8006496:	429a      	cmp	r2, r3
 8006498:	d3ce      	bcc.n	8006438 <ComputeSquareWave+0x14>
}
 800649a:	bf00      	nop
 800649c:	bf00      	nop
 800649e:	371c      	adds	r7, #28
 80064a0:	46bd      	mov	sp, r7
 80064a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a6:	4770      	bx	lr
 80064a8:	44fff000 	.word	0x44fff000

080064ac <ComputeSawWave>:

static void ComputeSawWave(uint32_t* buf, uint32_t len, float amplitude)
{
 80064ac:	b480      	push	{r7}
 80064ae:	b087      	sub	sp, #28
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	60f8      	str	r0, [r7, #12]
 80064b4:	60b9      	str	r1, [r7, #8]
 80064b6:	ed87 0a01 	vstr	s0, [r7, #4]
	for (uint32_t i = 0; i < len; i++)
 80064ba:	2300      	movs	r3, #0
 80064bc:	617b      	str	r3, [r7, #20]
 80064be:	e052      	b.n	8006566 <ComputeSawWave+0xba>
		if (i < len / 2)
 80064c0:	68bb      	ldr	r3, [r7, #8]
 80064c2:	085b      	lsrs	r3, r3, #1
 80064c4:	697a      	ldr	r2, [r7, #20]
 80064c6:	429a      	cmp	r2, r3
 80064c8:	d222      	bcs.n	8006510 <ComputeSawWave+0x64>
			*buf++ = 0.5f * VC_WAVE_DAC_FULL_SCALE * (1 + 2 * (float)i * amplitude / (float)len);
 80064ca:	697b      	ldr	r3, [r7, #20]
 80064cc:	ee07 3a90 	vmov	s15, r3
 80064d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80064d4:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80064d8:	edd7 7a01 	vldr	s15, [r7, #4]
 80064dc:	ee67 6a27 	vmul.f32	s13, s14, s15
 80064e0:	68bb      	ldr	r3, [r7, #8]
 80064e2:	ee07 3a90 	vmov	s15, r3
 80064e6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80064ea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80064ee:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80064f2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80064f6:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 800657c <ComputeSawWave+0xd0>
 80064fa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	1d1a      	adds	r2, r3, #4
 8006502:	60fa      	str	r2, [r7, #12]
 8006504:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006508:	ee17 2a90 	vmov	r2, s15
 800650c:	601a      	str	r2, [r3, #0]
 800650e:	e027      	b.n	8006560 <ComputeSawWave+0xb4>
		else
			*buf++ = 0.5f * VC_WAVE_DAC_FULL_SCALE * (1 - 2 * amplitude + 2 * (float)i * amplitude / (float)len);
 8006510:	edd7 7a01 	vldr	s15, [r7, #4]
 8006514:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8006518:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800651c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006520:	697b      	ldr	r3, [r7, #20]
 8006522:	ee07 3a90 	vmov	s15, r3
 8006526:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800652a:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800652e:	edd7 7a01 	vldr	s15, [r7, #4]
 8006532:	ee26 6aa7 	vmul.f32	s12, s13, s15
 8006536:	68bb      	ldr	r3, [r7, #8]
 8006538:	ee07 3a90 	vmov	s15, r3
 800653c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006540:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8006544:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006548:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 800657c <ComputeSawWave+0xd0>
 800654c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	1d1a      	adds	r2, r3, #4
 8006554:	60fa      	str	r2, [r7, #12]
 8006556:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800655a:	ee17 2a90 	vmov	r2, s15
 800655e:	601a      	str	r2, [r3, #0]
	for (uint32_t i = 0; i < len; i++)
 8006560:	697b      	ldr	r3, [r7, #20]
 8006562:	3301      	adds	r3, #1
 8006564:	617b      	str	r3, [r7, #20]
 8006566:	697a      	ldr	r2, [r7, #20]
 8006568:	68bb      	ldr	r3, [r7, #8]
 800656a:	429a      	cmp	r2, r3
 800656c:	d3a8      	bcc.n	80064c0 <ComputeSawWave+0x14>
}
 800656e:	bf00      	nop
 8006570:	bf00      	nop
 8006572:	371c      	adds	r7, #28
 8006574:	46bd      	mov	sp, r7
 8006576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657a:	4770      	bx	lr
 800657c:	44fff000 	.word	0x44fff000

08006580 <ComputeTriangleWave>:

static void ComputeTriangleWave(uint32_t* buf, uint32_t len, float amplitude)
{
 8006580:	b480      	push	{r7}
 8006582:	b087      	sub	sp, #28
 8006584:	af00      	add	r7, sp, #0
 8006586:	60f8      	str	r0, [r7, #12]
 8006588:	60b9      	str	r1, [r7, #8]
 800658a:	ed87 0a01 	vstr	s0, [r7, #4]
	for (uint32_t i = 0; i < len; i++)
 800658e:	2300      	movs	r3, #0
 8006590:	617b      	str	r3, [r7, #20]
 8006592:	e082      	b.n	800669a <ComputeTriangleWave+0x11a>
		if (i < len / 4)
 8006594:	68bb      	ldr	r3, [r7, #8]
 8006596:	089b      	lsrs	r3, r3, #2
 8006598:	697a      	ldr	r2, [r7, #20]
 800659a:	429a      	cmp	r2, r3
 800659c:	d221      	bcs.n	80065e2 <ComputeTriangleWave+0x62>
			*buf++ = 0.5f * VC_WAVE_DAC_FULL_SCALE * (1 + 4 * i * amplitude / (float)len);
 800659e:	697b      	ldr	r3, [r7, #20]
 80065a0:	009b      	lsls	r3, r3, #2
 80065a2:	ee07 3a90 	vmov	s15, r3
 80065a6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80065aa:	edd7 7a01 	vldr	s15, [r7, #4]
 80065ae:	ee67 6a27 	vmul.f32	s13, s14, s15
 80065b2:	68bb      	ldr	r3, [r7, #8]
 80065b4:	ee07 3a90 	vmov	s15, r3
 80065b8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80065bc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80065c0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80065c4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80065c8:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 80066b4 <ComputeTriangleWave+0x134>
 80065cc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	1d1a      	adds	r2, r3, #4
 80065d4:	60fa      	str	r2, [r7, #12]
 80065d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80065da:	ee17 2a90 	vmov	r2, s15
 80065de:	601a      	str	r2, [r3, #0]
 80065e0:	e058      	b.n	8006694 <ComputeTriangleWave+0x114>
		else if (i < 3 * len / 4)
 80065e2:	68ba      	ldr	r2, [r7, #8]
 80065e4:	4613      	mov	r3, r2
 80065e6:	005b      	lsls	r3, r3, #1
 80065e8:	4413      	add	r3, r2
 80065ea:	089b      	lsrs	r3, r3, #2
 80065ec:	697a      	ldr	r2, [r7, #20]
 80065ee:	429a      	cmp	r2, r3
 80065f0:	d227      	bcs.n	8006642 <ComputeTriangleWave+0xc2>
			*buf++ = 0.5f * VC_WAVE_DAC_FULL_SCALE * (1 + 2 * amplitude - 4 * i * amplitude / (float)len);
 80065f2:	edd7 7a01 	vldr	s15, [r7, #4]
 80065f6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80065fa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80065fe:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006602:	697b      	ldr	r3, [r7, #20]
 8006604:	009b      	lsls	r3, r3, #2
 8006606:	ee07 3a90 	vmov	s15, r3
 800660a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800660e:	edd7 7a01 	vldr	s15, [r7, #4]
 8006612:	ee26 6aa7 	vmul.f32	s12, s13, s15
 8006616:	68bb      	ldr	r3, [r7, #8]
 8006618:	ee07 3a90 	vmov	s15, r3
 800661c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006620:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8006624:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006628:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 80066b4 <ComputeTriangleWave+0x134>
 800662c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	1d1a      	adds	r2, r3, #4
 8006634:	60fa      	str	r2, [r7, #12]
 8006636:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800663a:	ee17 2a90 	vmov	r2, s15
 800663e:	601a      	str	r2, [r3, #0]
 8006640:	e028      	b.n	8006694 <ComputeTriangleWave+0x114>
		else
			*buf++ = 0.5f * VC_WAVE_DAC_FULL_SCALE * (1 - 4 * amplitude + 4 * i * amplitude / (float)len);
 8006642:	edd7 7a01 	vldr	s15, [r7, #4]
 8006646:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 800664a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800664e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006652:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006656:	697b      	ldr	r3, [r7, #20]
 8006658:	009b      	lsls	r3, r3, #2
 800665a:	ee07 3a90 	vmov	s15, r3
 800665e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006662:	edd7 7a01 	vldr	s15, [r7, #4]
 8006666:	ee26 6aa7 	vmul.f32	s12, s13, s15
 800666a:	68bb      	ldr	r3, [r7, #8]
 800666c:	ee07 3a90 	vmov	s15, r3
 8006670:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006674:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8006678:	ee77 7a27 	vadd.f32	s15, s14, s15
 800667c:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 80066b4 <ComputeTriangleWave+0x134>
 8006680:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	1d1a      	adds	r2, r3, #4
 8006688:	60fa      	str	r2, [r7, #12]
 800668a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800668e:	ee17 2a90 	vmov	r2, s15
 8006692:	601a      	str	r2, [r3, #0]
	for (uint32_t i = 0; i < len; i++)
 8006694:	697b      	ldr	r3, [r7, #20]
 8006696:	3301      	adds	r3, #1
 8006698:	617b      	str	r3, [r7, #20]
 800669a:	697a      	ldr	r2, [r7, #20]
 800669c:	68bb      	ldr	r3, [r7, #8]
 800669e:	429a      	cmp	r2, r3
 80066a0:	f4ff af78 	bcc.w	8006594 <ComputeTriangleWave+0x14>
}
 80066a4:	bf00      	nop
 80066a6:	bf00      	nop
 80066a8:	371c      	adds	r7, #28
 80066aa:	46bd      	mov	sp, r7
 80066ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b0:	4770      	bx	lr
 80066b2:	bf00      	nop
 80066b4:	44fff000 	.word	0x44fff000

080066b8 <ComputeNullWave>:

static void ComputeNullWave(uint32_t* buf, uint32_t len)
{
 80066b8:	b480      	push	{r7}
 80066ba:	b085      	sub	sp, #20
 80066bc:	af00      	add	r7, sp, #0
 80066be:	6078      	str	r0, [r7, #4]
 80066c0:	6039      	str	r1, [r7, #0]
	for (uint32_t i = 0; i < len; i++)
 80066c2:	2300      	movs	r3, #0
 80066c4:	60fb      	str	r3, [r7, #12]
 80066c6:	e008      	b.n	80066da <ComputeNullWave+0x22>
		*buf++ = 0.5f * VC_WAVE_DAC_FULL_SCALE;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	1d1a      	adds	r2, r3, #4
 80066cc:	607a      	str	r2, [r7, #4]
 80066ce:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 80066d2:	601a      	str	r2, [r3, #0]
	for (uint32_t i = 0; i < len; i++)
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	3301      	adds	r3, #1
 80066d8:	60fb      	str	r3, [r7, #12]
 80066da:	68fa      	ldr	r2, [r7, #12]
 80066dc:	683b      	ldr	r3, [r7, #0]
 80066de:	429a      	cmp	r2, r3
 80066e0:	d3f2      	bcc.n	80066c8 <ComputeNullWave+0x10>
}
 80066e2:	bf00      	nop
 80066e4:	bf00      	nop
 80066e6:	3714      	adds	r7, #20
 80066e8:	46bd      	mov	sp, r7
 80066ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ee:	4770      	bx	lr

080066f0 <VibeCheckWaveGen_RecomputeWave>:




static void VibeCheckWaveGen_RecomputeWave(VibeCheckWaveGen* wavegen, uint32_t* buf)
{
 80066f0:	b580      	push	{r7, lr}
 80066f2:	b082      	sub	sp, #8
 80066f4:	af00      	add	r7, sp, #0
 80066f6:	6078      	str	r0, [r7, #4]
 80066f8:	6039      	str	r1, [r7, #0]
	if (wavegen->is_running)
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006700:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006702:	2b00      	cmp	r3, #0
 8006704:	d044      	beq.n	8006790 <VibeCheckWaveGen_RecomputeWave+0xa0>
	{
		switch (wavegen->waveform)
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800670c:	7e1b      	ldrb	r3, [r3, #24]
 800670e:	2b03      	cmp	r3, #3
 8006710:	d844      	bhi.n	800679c <VibeCheckWaveGen_RecomputeWave+0xac>
 8006712:	a201      	add	r2, pc, #4	@ (adr r2, 8006718 <VibeCheckWaveGen_RecomputeWave+0x28>)
 8006714:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006718:	08006729 	.word	0x08006729
 800671c:	08006743 	.word	0x08006743
 8006720:	0800675d 	.word	0x0800675d
 8006724:	08006777 	.word	0x08006777
		{
		case VC_WAVE_SINE:
			ComputeSineWave(buf, VC_WAVE_BUF_LEN, wavegen->amplitude);
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800672e:	edd3 7a08 	vldr	s15, [r3, #32]
 8006732:	eeb0 0a67 	vmov.f32	s0, s15
 8006736:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800673a:	6838      	ldr	r0, [r7, #0]
 800673c:	f7ff fe20 	bl	8006380 <ComputeSineWave>
			break;
 8006740:	e02c      	b.n	800679c <VibeCheckWaveGen_RecomputeWave+0xac>
		case VC_WAVE_SQUARE:
			ComputeSquareWave(buf, VC_WAVE_BUF_LEN, wavegen->amplitude);
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006748:	edd3 7a08 	vldr	s15, [r3, #32]
 800674c:	eeb0 0a67 	vmov.f32	s0, s15
 8006750:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006754:	6838      	ldr	r0, [r7, #0]
 8006756:	f7ff fe65 	bl	8006424 <ComputeSquareWave>
			break;
 800675a:	e01f      	b.n	800679c <VibeCheckWaveGen_RecomputeWave+0xac>
		case VC_WAVE_SAW:
			ComputeSawWave(buf, VC_WAVE_BUF_LEN, wavegen->amplitude);
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006762:	edd3 7a08 	vldr	s15, [r3, #32]
 8006766:	eeb0 0a67 	vmov.f32	s0, s15
 800676a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800676e:	6838      	ldr	r0, [r7, #0]
 8006770:	f7ff fe9c 	bl	80064ac <ComputeSawWave>
			break;
 8006774:	e012      	b.n	800679c <VibeCheckWaveGen_RecomputeWave+0xac>
		case VC_WAVE_TRIANGLE:
			ComputeTriangleWave(buf, VC_WAVE_BUF_LEN, wavegen->amplitude);
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800677c:	edd3 7a08 	vldr	s15, [r3, #32]
 8006780:	eeb0 0a67 	vmov.f32	s0, s15
 8006784:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006788:	6838      	ldr	r0, [r7, #0]
 800678a:	f7ff fef9 	bl	8006580 <ComputeTriangleWave>
			break;
 800678e:	e005      	b.n	800679c <VibeCheckWaveGen_RecomputeWave+0xac>
		}
	}
	else
	{
		ComputeNullWave(buf, VC_WAVE_BUF_LEN);
 8006790:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006794:	6838      	ldr	r0, [r7, #0]
 8006796:	f7ff ff8f 	bl	80066b8 <ComputeNullWave>
	}
}
 800679a:	e7ff      	b.n	800679c <VibeCheckWaveGen_RecomputeWave+0xac>
 800679c:	bf00      	nop
 800679e:	3708      	adds	r7, #8
 80067a0:	46bd      	mov	sp, r7
 80067a2:	bd80      	pop	{r7, pc}

080067a4 <VibeCheckWaveGen_Init>:


void VibeCheckWaveGen_Init(VibeCheckWaveGen* wavegen, DAC_HandleTypeDef *hdac, TIM_HandleTypeDef* htim)
{
 80067a4:	b580      	push	{r7, lr}
 80067a6:	b086      	sub	sp, #24
 80067a8:	af02      	add	r7, sp, #8
 80067aa:	60f8      	str	r0, [r7, #12]
 80067ac:	60b9      	str	r1, [r7, #8]
 80067ae:	607a      	str	r2, [r7, #4]
	wavegen->hdac = hdac;
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	68ba      	ldr	r2, [r7, #8]
 80067b4:	605a      	str	r2, [r3, #4]
	wavegen->htim = htim;
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	687a      	ldr	r2, [r7, #4]
 80067ba:	601a      	str	r2, [r3, #0]
	wavegen->freq_hz = 440.0f;
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80067c2:	461a      	mov	r2, r3
 80067c4:	4b44      	ldr	r3, [pc, #272]	@ (80068d8 <VibeCheckWaveGen_Init+0x134>)
 80067c6:	61d3      	str	r3, [r2, #28]
	wavegen->amplitude = 0.001f;
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80067ce:	461a      	mov	r2, r3
 80067d0:	4b42      	ldr	r3, [pc, #264]	@ (80068dc <VibeCheckWaveGen_Init+0x138>)
 80067d2:	6213      	str	r3, [r2, #32]
	wavegen->waveform = VC_WAVE_SINE;
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80067da:	2200      	movs	r2, #0
 80067dc:	761a      	strb	r2, [r3, #24]

	wavegen->is_running = 0;
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80067e4:	461a      	mov	r2, r3
 80067e6:	2300      	movs	r3, #0
 80067e8:	6253      	str	r3, [r2, #36]	@ 0x24
	wavegen->is_muted = 0;
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80067f0:	461a      	mov	r2, r3
 80067f2:	2300      	movs	r3, #0
 80067f4:	6293      	str	r3, [r2, #40]	@ 0x28
	wavegen->mute_button_flag = 0;
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80067fc:	461a      	mov	r2, r3
 80067fe:	2300      	movs	r3, #0
 8006800:	62d3      	str	r3, [r2, #44]	@ 0x2c
	wavegen->time_prev_button_press = 0;
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006808:	461a      	mov	r2, r3
 800680a:	2300      	movs	r3, #0
 800680c:	6313      	str	r3, [r2, #48]	@ 0x30

	wavegen->wave_ping_compute_pending = 0;
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006814:	461a      	mov	r2, r3
 8006816:	2300      	movs	r3, #0
 8006818:	6093      	str	r3, [r2, #8]
	wavegen->wave_pong_compute_pending = 0;
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006820:	461a      	mov	r2, r3
 8006822:	2300      	movs	r3, #0
 8006824:	60d3      	str	r3, [r2, #12]
	wavegen->wave_ping_compute_ready = 0;
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800682c:	461a      	mov	r2, r3
 800682e:	2300      	movs	r3, #0
 8006830:	6113      	str	r3, [r2, #16]
	wavegen->wave_pong_compute_ready = 0;
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006838:	461a      	mov	r2, r3
 800683a:	2300      	movs	r3, #0
 800683c:	6153      	str	r3, [r2, #20]

	wavegen->demo_num = 0;
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006844:	461a      	mov	r2, r3
 8006846:	2300      	movs	r3, #0
 8006848:	6353      	str	r3, [r2, #52]	@ 0x34

	/* set up timer registers */
	wavegen->htim->Instance->PSC = VC_WAVE_TIM_PSC - 1;
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	220b      	movs	r2, #11
 8006852:	629a      	str	r2, [r3, #40]	@ 0x28
	VibeCheckWaveGen_SetFrequency(wavegen, wavegen->freq_hz);
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800685a:	edd3 7a07 	vldr	s15, [r3, #28]
 800685e:	eeb0 0a67 	vmov.f32	s0, s15
 8006862:	68f8      	ldr	r0, [r7, #12]
 8006864:	f000 f920 	bl	8006aa8 <VibeCheckWaveGen_SetFrequency>

	/* compute the initial wave (set the DAC to the midpoint to avoid noise) */
	VibeCheckWaveGen_RecomputeWave(wavegen, &wavegen->wave[0]);
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	3308      	adds	r3, #8
 800686c:	4619      	mov	r1, r3
 800686e:	68f8      	ldr	r0, [r7, #12]
 8006870:	f7ff ff3e 	bl	80066f0 <VibeCheckWaveGen_RecomputeWave>
	VibeCheckWaveGen_RecomputeWave(wavegen, &wavegen->wave[VC_WAVE_BUF_LEN]);
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	f603 0308 	addw	r3, r3, #2056	@ 0x808
 800687a:	4619      	mov	r1, r3
 800687c:	68f8      	ldr	r0, [r7, #12]
 800687e:	f7ff ff37 	bl	80066f0 <VibeCheckWaveGen_RecomputeWave>

	/* start the DAC */
	HAL_DAC_Start_DMA(wavegen->hdac, DAC_CHANNEL_1, wavegen->wave, VC_WAVE_BUF_LEN, DAC_ALIGN_12B_R);
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	6858      	ldr	r0, [r3, #4]
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	f103 0208 	add.w	r2, r3, #8
 800688c:	2300      	movs	r3, #0
 800688e:	9300      	str	r3, [sp, #0]
 8006890:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006894:	2100      	movs	r1, #0
 8006896:	f002 faed 	bl	8008e74 <HAL_DAC_Start_DMA>
	HAL_DAC_Start_DMA(wavegen->hdac, DAC_CHANNEL_2, wavegen->wave, VC_WAVE_BUF_LEN, DAC_ALIGN_12B_R);
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	6858      	ldr	r0, [r3, #4]
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	f103 0208 	add.w	r2, r3, #8
 80068a4:	2300      	movs	r3, #0
 80068a6:	9300      	str	r3, [sp, #0]
 80068a8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80068ac:	2110      	movs	r1, #16
 80068ae:	f002 fae1 	bl	8008e74 <HAL_DAC_Start_DMA>
	HAL_TIM_Base_Start(wavegen->htim);
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	4618      	mov	r0, r3
 80068b8:	f00a ff2e 	bl	8011718 <HAL_TIM_Base_Start>

	/* un-mute the output and turn off the mute LED*/
	HAL_GPIO_WritePin(MUTE_SIGNAL_GPIO_Port, MUTE_SIGNAL_Pin, GPIO_PIN_RESET);
 80068bc:	2200      	movs	r2, #0
 80068be:	2108      	movs	r1, #8
 80068c0:	4807      	ldr	r0, [pc, #28]	@ (80068e0 <VibeCheckWaveGen_Init+0x13c>)
 80068c2:	f005 f801 	bl	800b8c8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MUTE_INDICATOR_GPIO_Port, MUTE_INDICATOR_Pin, GPIO_PIN_RESET);
 80068c6:	2200      	movs	r2, #0
 80068c8:	2102      	movs	r1, #2
 80068ca:	4805      	ldr	r0, [pc, #20]	@ (80068e0 <VibeCheckWaveGen_Init+0x13c>)
 80068cc:	f004 fffc 	bl	800b8c8 <HAL_GPIO_WritePin>
}
 80068d0:	bf00      	nop
 80068d2:	3710      	adds	r7, #16
 80068d4:	46bd      	mov	sp, r7
 80068d6:	bd80      	pop	{r7, pc}
 80068d8:	43dc0000 	.word	0x43dc0000
 80068dc:	3a83126f 	.word	0x3a83126f
 80068e0:	58020000 	.word	0x58020000

080068e4 <VibeCheckWaveGen_Update>:

void VibeCheckWaveGen_Update(VibeCheckWaveGen* wavegen)
{
 80068e4:	b580      	push	{r7, lr}
 80068e6:	b084      	sub	sp, #16
 80068e8:	af00      	add	r7, sp, #0
 80068ea:	6078      	str	r0, [r7, #4]
	/* call in the main loop */

	/* check the mute button */
	uint32_t time = HAL_GetTick();
 80068ec:	f000 fd74 	bl	80073d8 <HAL_GetTick>
 80068f0:	60f8      	str	r0, [r7, #12]
	if (time - wavegen->time_prev_button_press > VC_WAVE_BUTTON_DEBOUNCE_MS && HAL_GPIO_ReadPin(MUTE_BUTTON_GPIO_Port, MUTE_BUTTON_Pin))
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80068f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068fa:	68fa      	ldr	r2, [r7, #12]
 80068fc:	1ad3      	subs	r3, r2, r3
 80068fe:	2bfa      	cmp	r3, #250	@ 0xfa
 8006900:	d939      	bls.n	8006976 <VibeCheckWaveGen_Update+0x92>
 8006902:	2104      	movs	r1, #4
 8006904:	4843      	ldr	r0, [pc, #268]	@ (8006a14 <VibeCheckWaveGen_Update+0x130>)
 8006906:	f004 ffc7 	bl	800b898 <HAL_GPIO_ReadPin>
 800690a:	4603      	mov	r3, r0
 800690c:	2b00      	cmp	r3, #0
 800690e:	d032      	beq.n	8006976 <VibeCheckWaveGen_Update+0x92>

		/*
		 * the line driver seems to have some kind of slow start built in so no
		 * need to worry about pops when muting via the hardware pin
		 */
		if (wavegen->is_muted)
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006916:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006918:	2b00      	cmp	r3, #0
 800691a:	d010      	beq.n	800693e <VibeCheckWaveGen_Update+0x5a>
		{
			wavegen->is_muted = 0;
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006922:	461a      	mov	r2, r3
 8006924:	2300      	movs	r3, #0
 8006926:	6293      	str	r3, [r2, #40]	@ 0x28
			HAL_GPIO_WritePin(MUTE_SIGNAL_GPIO_Port, MUTE_SIGNAL_Pin, GPIO_PIN_RESET);  /* un-mute the output */
 8006928:	2200      	movs	r2, #0
 800692a:	2108      	movs	r1, #8
 800692c:	4839      	ldr	r0, [pc, #228]	@ (8006a14 <VibeCheckWaveGen_Update+0x130>)
 800692e:	f004 ffcb 	bl	800b8c8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MUTE_INDICATOR_GPIO_Port, MUTE_INDICATOR_Pin, GPIO_PIN_RESET);  /* turn off the LED */
 8006932:	2200      	movs	r2, #0
 8006934:	2102      	movs	r1, #2
 8006936:	4837      	ldr	r0, [pc, #220]	@ (8006a14 <VibeCheckWaveGen_Update+0x130>)
 8006938:	f004 ffc6 	bl	800b8c8 <HAL_GPIO_WritePin>
 800693c:	e00f      	b.n	800695e <VibeCheckWaveGen_Update+0x7a>
		}
		else
		{
			wavegen->is_muted = 1;
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006944:	461a      	mov	r2, r3
 8006946:	2301      	movs	r3, #1
 8006948:	6293      	str	r3, [r2, #40]	@ 0x28
			HAL_GPIO_WritePin(MUTE_SIGNAL_GPIO_Port, MUTE_SIGNAL_Pin, GPIO_PIN_SET);  /* mute the output */
 800694a:	2201      	movs	r2, #1
 800694c:	2108      	movs	r1, #8
 800694e:	4831      	ldr	r0, [pc, #196]	@ (8006a14 <VibeCheckWaveGen_Update+0x130>)
 8006950:	f004 ffba 	bl	800b8c8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MUTE_INDICATOR_GPIO_Port, MUTE_INDICATOR_Pin, GPIO_PIN_SET);  /* turn on the LED */
 8006954:	2201      	movs	r2, #1
 8006956:	2102      	movs	r1, #2
 8006958:	482e      	ldr	r0, [pc, #184]	@ (8006a14 <VibeCheckWaveGen_Update+0x130>)
 800695a:	f004 ffb5 	bl	800b8c8 <HAL_GPIO_WritePin>
		}

		wavegen->mute_button_flag = 1;  /* can alert the shell via this flag when we press the mute button */
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006964:	461a      	mov	r2, r3
 8006966:	2301      	movs	r3, #1
 8006968:	62d3      	str	r3, [r2, #44]	@ 0x2c
		wavegen->time_prev_button_press = time;
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006970:	461a      	mov	r2, r3
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	6313      	str	r3, [r2, #48]	@ 0x30
	}

	/*
	 * to make a smooth transition between waves when a parameter is changed, change the two halves of the double buffer separately
	 */
	if (wavegen->wave_ping_compute_ready)
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800697c:	691b      	ldr	r3, [r3, #16]
 800697e:	2b00      	cmp	r3, #0
 8006980:	d00b      	beq.n	800699a <VibeCheckWaveGen_Update+0xb6>
	{
		VibeCheckWaveGen_RecomputeWave(wavegen, &wavegen->wave[0]);
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	3308      	adds	r3, #8
 8006986:	4619      	mov	r1, r3
 8006988:	6878      	ldr	r0, [r7, #4]
 800698a:	f7ff feb1 	bl	80066f0 <VibeCheckWaveGen_RecomputeWave>
		wavegen->wave_ping_compute_ready = 0;
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006994:	461a      	mov	r2, r3
 8006996:	2300      	movs	r3, #0
 8006998:	6113      	str	r3, [r2, #16]
	}
	if (wavegen->wave_pong_compute_ready)
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80069a0:	695b      	ldr	r3, [r3, #20]
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d00c      	beq.n	80069c0 <VibeCheckWaveGen_Update+0xdc>
	{
		VibeCheckWaveGen_RecomputeWave(wavegen, &wavegen->wave[VC_WAVE_BUF_LEN]);
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	f603 0308 	addw	r3, r3, #2056	@ 0x808
 80069ac:	4619      	mov	r1, r3
 80069ae:	6878      	ldr	r0, [r7, #4]
 80069b0:	f7ff fe9e 	bl	80066f0 <VibeCheckWaveGen_RecomputeWave>
		wavegen->wave_pong_compute_ready = 0;
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80069ba:	461a      	mov	r2, r3
 80069bc:	2300      	movs	r3, #0
 80069be:	6153      	str	r3, [r2, #20]

	/*
	 * update the sequencer
	 */
	uint32_t seq_index;
	if (Sequencer_Update(&wavegen->sequencer, time, &seq_index))
 80069c0:	687a      	ldr	r2, [r7, #4]
 80069c2:	f241 0338 	movw	r3, #4152	@ 0x1038
 80069c6:	4413      	add	r3, r2
 80069c8:	f107 0208 	add.w	r2, r7, #8
 80069cc:	68f9      	ldr	r1, [r7, #12]
 80069ce:	4618      	mov	r0, r3
 80069d0:	f7fb fc28 	bl	8002224 <Sequencer_Update>
 80069d4:	4603      	mov	r3, r0
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d017      	beq.n	8006a0a <VibeCheckWaveGen_Update+0x126>
	{
		VibeCheckWaveGen_SetFrequency(wavegen, wavegen->demo_num ? demo_freqs1[seq_index] : demo_freqs0[seq_index]);
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80069e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d006      	beq.n	80069f4 <VibeCheckWaveGen_Update+0x110>
 80069e6:	68bb      	ldr	r3, [r7, #8]
 80069e8:	4a0b      	ldr	r2, [pc, #44]	@ (8006a18 <VibeCheckWaveGen_Update+0x134>)
 80069ea:	009b      	lsls	r3, r3, #2
 80069ec:	4413      	add	r3, r2
 80069ee:	edd3 7a00 	vldr	s15, [r3]
 80069f2:	e005      	b.n	8006a00 <VibeCheckWaveGen_Update+0x11c>
 80069f4:	68bb      	ldr	r3, [r7, #8]
 80069f6:	4a09      	ldr	r2, [pc, #36]	@ (8006a1c <VibeCheckWaveGen_Update+0x138>)
 80069f8:	009b      	lsls	r3, r3, #2
 80069fa:	4413      	add	r3, r2
 80069fc:	edd3 7a00 	vldr	s15, [r3]
 8006a00:	eeb0 0a67 	vmov.f32	s0, s15
 8006a04:	6878      	ldr	r0, [r7, #4]
 8006a06:	f000 f84f 	bl	8006aa8 <VibeCheckWaveGen_SetFrequency>
	}

}
 8006a0a:	bf00      	nop
 8006a0c:	3710      	adds	r7, #16
 8006a0e:	46bd      	mov	sp, r7
 8006a10:	bd80      	pop	{r7, pc}
 8006a12:	bf00      	nop
 8006a14:	58020000 	.word	0x58020000
 8006a18:	0801e1a0 	.word	0x0801e1a0
 8006a1c:	0801e084 	.word	0x0801e084

08006a20 <VibeCheckWaveGen_Start>:

void VibeCheckWaveGen_Start(VibeCheckWaveGen* wavegen)
{
 8006a20:	b480      	push	{r7}
 8006a22:	b083      	sub	sp, #12
 8006a24:	af00      	add	r7, sp, #0
 8006a26:	6078      	str	r0, [r7, #4]
	if (!wavegen->is_running)
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006a2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d111      	bne.n	8006a58 <VibeCheckWaveGen_Start+0x38>
	{
		wavegen->is_running = 1;
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006a3a:	461a      	mov	r2, r3
 8006a3c:	2301      	movs	r3, #1
 8006a3e:	6253      	str	r3, [r2, #36]	@ 0x24
		wavegen->wave_ping_compute_pending = 1;
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006a46:	461a      	mov	r2, r3
 8006a48:	2301      	movs	r3, #1
 8006a4a:	6093      	str	r3, [r2, #8]
		wavegen->wave_pong_compute_pending = 1;
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006a52:	461a      	mov	r2, r3
 8006a54:	2301      	movs	r3, #1
 8006a56:	60d3      	str	r3, [r2, #12]
	}

}
 8006a58:	bf00      	nop
 8006a5a:	370c      	adds	r7, #12
 8006a5c:	46bd      	mov	sp, r7
 8006a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a62:	4770      	bx	lr

08006a64 <VibeCheckWaveGen_Stop>:

void VibeCheckWaveGen_Stop(VibeCheckWaveGen* wavegen)
{
 8006a64:	b480      	push	{r7}
 8006a66:	b083      	sub	sp, #12
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	6078      	str	r0, [r7, #4]
	if (wavegen->is_running)
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006a72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d011      	beq.n	8006a9c <VibeCheckWaveGen_Stop+0x38>
	{
		wavegen->is_running = 0;
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006a7e:	461a      	mov	r2, r3
 8006a80:	2300      	movs	r3, #0
 8006a82:	6253      	str	r3, [r2, #36]	@ 0x24
		wavegen->wave_ping_compute_pending = 1;
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006a8a:	461a      	mov	r2, r3
 8006a8c:	2301      	movs	r3, #1
 8006a8e:	6093      	str	r3, [r2, #8]
		wavegen->wave_pong_compute_pending = 1;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006a96:	461a      	mov	r2, r3
 8006a98:	2301      	movs	r3, #1
 8006a9a:	60d3      	str	r3, [r2, #12]
	}
}
 8006a9c:	bf00      	nop
 8006a9e:	370c      	adds	r7, #12
 8006aa0:	46bd      	mov	sp, r7
 8006aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa6:	4770      	bx	lr

08006aa8 <VibeCheckWaveGen_SetFrequency>:

void VibeCheckWaveGen_SetFrequency(VibeCheckWaveGen* wavegen, float freq_hz)
{
 8006aa8:	b480      	push	{r7}
 8006aaa:	b085      	sub	sp, #20
 8006aac:	af00      	add	r7, sp, #0
 8006aae:	6078      	str	r0, [r7, #4]
 8006ab0:	ed87 0a00 	vstr	s0, [r7]
	if (freq_hz < VC_WAVE_MIN_FREQ_HZ)
 8006ab4:	edd7 7a00 	vldr	s15, [r7]
 8006ab8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006abc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006ac0:	d502      	bpl.n	8006ac8 <VibeCheckWaveGen_SetFrequency+0x20>
		freq_hz = VC_WAVE_MIN_FREQ_HZ;
 8006ac2:	f04f 0300 	mov.w	r3, #0
 8006ac6:	603b      	str	r3, [r7, #0]
	if (freq_hz > VC_WAVE_MAX_FREQ_HZ)
 8006ac8:	edd7 7a00 	vldr	s15, [r7]
 8006acc:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8006b48 <VibeCheckWaveGen_SetFrequency+0xa0>
 8006ad0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006ad4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006ad8:	dd01      	ble.n	8006ade <VibeCheckWaveGen_SetFrequency+0x36>
		freq_hz = VC_WAVE_MAX_FREQ_HZ;
 8006ada:	4b1c      	ldr	r3, [pc, #112]	@ (8006b4c <VibeCheckWaveGen_SetFrequency+0xa4>)
 8006adc:	603b      	str	r3, [r7, #0]

	uint32_t arr = VC_WAVE_TIM_COUNTS_PER_SECOND / (VC_WAVE_BUF_LEN * freq_hz) - 1;
 8006ade:	edd7 7a00 	vldr	s15, [r7]
 8006ae2:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8006b50 <VibeCheckWaveGen_SetFrequency+0xa8>
 8006ae6:	ee27 7a87 	vmul.f32	s14, s15, s14
 8006aea:	eddf 6a1a 	vldr	s13, [pc, #104]	@ 8006b54 <VibeCheckWaveGen_SetFrequency+0xac>
 8006aee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006af2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006af6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006afa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006afe:	ee17 3a90 	vmov	r3, s15
 8006b02:	60fb      	str	r3, [r7, #12]
	wavegen->freq_hz = VC_WAVE_TIM_COUNTS_PER_SECOND / ((float)arr + 1.0f) / VC_WAVE_BUF_LEN;
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	ee07 3a90 	vmov	s15, r3
 8006b0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b0e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006b12:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006b16:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 8006b54 <VibeCheckWaveGen_SetFrequency+0xac>
 8006b1a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006b1e:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 8006b50 <VibeCheckWaveGen_SetFrequency+0xa8>
 8006b22:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006b2c:	edc3 7a07 	vstr	s15, [r3, #28]
	wavegen->htim->Instance->ARR = arr;
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	68fa      	ldr	r2, [r7, #12]
 8006b38:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8006b3a:	bf00      	nop
 8006b3c:	3714      	adds	r7, #20
 8006b3e:	46bd      	mov	sp, r7
 8006b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b44:	4770      	bx	lr
 8006b46:	bf00      	nop
 8006b48:	46989600 	.word	0x46989600
 8006b4c:	46989600 	.word	0x46989600
 8006b50:	44000000 	.word	0x44000000
 8006b54:	4b989680 	.word	0x4b989680

08006b58 <VibeCheckWaveGen_GetFrequency>:

float VibeCheckWaveGen_GetFrequency(VibeCheckWaveGen* wavegen)
{
 8006b58:	b480      	push	{r7}
 8006b5a:	b083      	sub	sp, #12
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	6078      	str	r0, [r7, #4]
	return wavegen->freq_hz;
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006b66:	69db      	ldr	r3, [r3, #28]
 8006b68:	ee07 3a90 	vmov	s15, r3
}
 8006b6c:	eeb0 0a67 	vmov.f32	s0, s15
 8006b70:	370c      	adds	r7, #12
 8006b72:	46bd      	mov	sp, r7
 8006b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b78:	4770      	bx	lr

08006b7a <VibeCheckWaveGen_SetAmplitude>:

void VibeCheckWaveGen_SetAmplitude(VibeCheckWaveGen* wavegen, float amplitude)
{
 8006b7a:	b480      	push	{r7}
 8006b7c:	b083      	sub	sp, #12
 8006b7e:	af00      	add	r7, sp, #0
 8006b80:	6078      	str	r0, [r7, #4]
 8006b82:	ed87 0a00 	vstr	s0, [r7]
	if (amplitude < 0.0f)
 8006b86:	edd7 7a00 	vldr	s15, [r7]
 8006b8a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006b8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b92:	d502      	bpl.n	8006b9a <VibeCheckWaveGen_SetAmplitude+0x20>
		amplitude = 0.0f;
 8006b94:	f04f 0300 	mov.w	r3, #0
 8006b98:	603b      	str	r3, [r7, #0]
	if (amplitude > 1.0f)
 8006b9a:	edd7 7a00 	vldr	s15, [r7]
 8006b9e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006ba2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006ba6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006baa:	dd02      	ble.n	8006bb2 <VibeCheckWaveGen_SetAmplitude+0x38>
		amplitude = 1.0f;
 8006bac:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8006bb0:	603b      	str	r3, [r7, #0]

	wavegen->amplitude = amplitude;
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006bb8:	461a      	mov	r2, r3
 8006bba:	683b      	ldr	r3, [r7, #0]
 8006bbc:	6213      	str	r3, [r2, #32]
	wavegen->wave_ping_compute_pending = 1;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006bc4:	461a      	mov	r2, r3
 8006bc6:	2301      	movs	r3, #1
 8006bc8:	6093      	str	r3, [r2, #8]
	wavegen->wave_pong_compute_pending = 1;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006bd0:	461a      	mov	r2, r3
 8006bd2:	2301      	movs	r3, #1
 8006bd4:	60d3      	str	r3, [r2, #12]
}
 8006bd6:	bf00      	nop
 8006bd8:	370c      	adds	r7, #12
 8006bda:	46bd      	mov	sp, r7
 8006bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be0:	4770      	bx	lr

08006be2 <VibeCheckWaveGen_GetAmplitude>:

float VibeCheckWaveGen_GetAmplitude(VibeCheckWaveGen* wavegen)
{
 8006be2:	b480      	push	{r7}
 8006be4:	b083      	sub	sp, #12
 8006be6:	af00      	add	r7, sp, #0
 8006be8:	6078      	str	r0, [r7, #4]
	return wavegen->amplitude;
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006bf0:	6a1b      	ldr	r3, [r3, #32]
 8006bf2:	ee07 3a90 	vmov	s15, r3
}
 8006bf6:	eeb0 0a67 	vmov.f32	s0, s15
 8006bfa:	370c      	adds	r7, #12
 8006bfc:	46bd      	mov	sp, r7
 8006bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c02:	4770      	bx	lr

08006c04 <VibeCheckWaveGen_SetWaveform>:

void VibeCheckWaveGen_SetWaveform(VibeCheckWaveGen* wavegen, VibeCheckWaveGen_Waveform waveform)
{
 8006c04:	b480      	push	{r7}
 8006c06:	b083      	sub	sp, #12
 8006c08:	af00      	add	r7, sp, #0
 8006c0a:	6078      	str	r0, [r7, #4]
 8006c0c:	460b      	mov	r3, r1
 8006c0e:	70fb      	strb	r3, [r7, #3]
	wavegen->waveform = waveform;
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006c16:	461a      	mov	r2, r3
 8006c18:	78fb      	ldrb	r3, [r7, #3]
 8006c1a:	7613      	strb	r3, [r2, #24]
	wavegen->wave_ping_compute_pending = 1;
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006c22:	461a      	mov	r2, r3
 8006c24:	2301      	movs	r3, #1
 8006c26:	6093      	str	r3, [r2, #8]
	wavegen->wave_pong_compute_pending = 1;
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006c2e:	461a      	mov	r2, r3
 8006c30:	2301      	movs	r3, #1
 8006c32:	60d3      	str	r3, [r2, #12]
}
 8006c34:	bf00      	nop
 8006c36:	370c      	adds	r7, #12
 8006c38:	46bd      	mov	sp, r7
 8006c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c3e:	4770      	bx	lr

08006c40 <VibeCheckWaveGen_GetWaveform>:

VibeCheckWaveGen_Waveform VibeCheckWaveGen_GetWaveform(VibeCheckWaveGen* wavegen)
{
 8006c40:	b480      	push	{r7}
 8006c42:	b083      	sub	sp, #12
 8006c44:	af00      	add	r7, sp, #0
 8006c46:	6078      	str	r0, [r7, #4]
	return wavegen->waveform;
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006c4e:	7e1b      	ldrb	r3, [r3, #24]
}
 8006c50:	4618      	mov	r0, r3
 8006c52:	370c      	adds	r7, #12
 8006c54:	46bd      	mov	sp, r7
 8006c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c5a:	4770      	bx	lr

08006c5c <VibeCheckWaveGen_WasMuteButtonPressed>:

uint32_t VibeCheckWaveGen_WasMuteButtonPressed(VibeCheckWaveGen* wavegen, uint32_t* is_muted)
{
 8006c5c:	b480      	push	{r7}
 8006c5e:	b083      	sub	sp, #12
 8006c60:	af00      	add	r7, sp, #0
 8006c62:	6078      	str	r0, [r7, #4]
 8006c64:	6039      	str	r1, [r7, #0]
	if (wavegen->mute_button_flag)
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006c6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d00d      	beq.n	8006c8e <VibeCheckWaveGen_WasMuteButtonPressed+0x32>
	{
		wavegen->mute_button_flag = 0;
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006c78:	461a      	mov	r2, r3
 8006c7a:	2300      	movs	r3, #0
 8006c7c:	62d3      	str	r3, [r2, #44]	@ 0x2c
		*is_muted = wavegen->is_muted;
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006c84:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006c86:	683b      	ldr	r3, [r7, #0]
 8006c88:	601a      	str	r2, [r3, #0]
		return 1;
 8006c8a:	2301      	movs	r3, #1
 8006c8c:	e000      	b.n	8006c90 <VibeCheckWaveGen_WasMuteButtonPressed+0x34>
	}

	return 0;
 8006c8e:	2300      	movs	r3, #0
}
 8006c90:	4618      	mov	r0, r3
 8006c92:	370c      	adds	r7, #12
 8006c94:	46bd      	mov	sp, r7
 8006c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c9a:	4770      	bx	lr

08006c9c <VibeCheckWaveGen_DMAHalfCpltCallback>:


/* keeps track of which end of the double buffer to compute when updating the wave */
void VibeCheckWaveGen_DMAHalfCpltCallback(VibeCheckWaveGen* wavegen)
{
 8006c9c:	b480      	push	{r7}
 8006c9e:	b083      	sub	sp, #12
 8006ca0:	af00      	add	r7, sp, #0
 8006ca2:	6078      	str	r0, [r7, #4]
	if (wavegen->wave_ping_compute_pending)
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006caa:	689b      	ldr	r3, [r3, #8]
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d00b      	beq.n	8006cc8 <VibeCheckWaveGen_DMAHalfCpltCallback+0x2c>
	{
		wavegen->wave_ping_compute_pending = 0;
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006cb6:	461a      	mov	r2, r3
 8006cb8:	2300      	movs	r3, #0
 8006cba:	6093      	str	r3, [r2, #8]
		wavegen->wave_ping_compute_ready = 1;
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006cc2:	461a      	mov	r2, r3
 8006cc4:	2301      	movs	r3, #1
 8006cc6:	6113      	str	r3, [r2, #16]
	}
}
 8006cc8:	bf00      	nop
 8006cca:	370c      	adds	r7, #12
 8006ccc:	46bd      	mov	sp, r7
 8006cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd2:	4770      	bx	lr

08006cd4 <VibeCheckWaveGen_DMACpltCallback>:

void VibeCheckWaveGen_DMACpltCallback(VibeCheckWaveGen* wavegen)
{
 8006cd4:	b480      	push	{r7}
 8006cd6:	b083      	sub	sp, #12
 8006cd8:	af00      	add	r7, sp, #0
 8006cda:	6078      	str	r0, [r7, #4]
	if (wavegen->wave_pong_compute_pending)
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006ce2:	68db      	ldr	r3, [r3, #12]
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d00b      	beq.n	8006d00 <VibeCheckWaveGen_DMACpltCallback+0x2c>
	{
		wavegen->wave_pong_compute_pending = 0;
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006cee:	461a      	mov	r2, r3
 8006cf0:	2300      	movs	r3, #0
 8006cf2:	60d3      	str	r3, [r2, #12]
		wavegen->wave_pong_compute_ready = 1;
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006cfa:	461a      	mov	r2, r3
 8006cfc:	2301      	movs	r3, #1
 8006cfe:	6153      	str	r3, [r2, #20]
	}
}
 8006d00:	bf00      	nop
 8006d02:	370c      	adds	r7, #12
 8006d04:	46bd      	mov	sp, r7
 8006d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d0a:	4770      	bx	lr

08006d0c <VibeCheckWaveGen_StartDemo>:



void VibeCheckWaveGen_StartDemo(VibeCheckWaveGen* wavegen)
{
 8006d0c:	b590      	push	{r4, r7, lr}
 8006d0e:	b083      	sub	sp, #12
 8006d10:	af00      	add	r7, sp, #0
 8006d12:	6078      	str	r0, [r7, #4]
	Sequencer_Init(&wavegen->sequencer);
 8006d14:	687a      	ldr	r2, [r7, #4]
 8006d16:	f241 0338 	movw	r3, #4152	@ 0x1038
 8006d1a:	4413      	add	r3, r2
 8006d1c:	4618      	mov	r0, r3
 8006d1e:	f7fb fa4f 	bl	80021c0 <Sequencer_Init>
	if (wavegen->demo_num)
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006d28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d009      	beq.n	8006d42 <VibeCheckWaveGen_StartDemo+0x36>
		Sequencer_SetSequence(&wavegen->sequencer, demo_times0, sizeof(demo_times0) / sizeof(demo_times0[0]), 1);
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	f241 0038 	movw	r0, #4152	@ 0x1038
 8006d34:	4418      	add	r0, r3
 8006d36:	2301      	movs	r3, #1
 8006d38:	221a      	movs	r2, #26
 8006d3a:	4916      	ldr	r1, [pc, #88]	@ (8006d94 <VibeCheckWaveGen_StartDemo+0x88>)
 8006d3c:	f7fb fa5c 	bl	80021f8 <Sequencer_SetSequence>
 8006d40:	e008      	b.n	8006d54 <VibeCheckWaveGen_StartDemo+0x48>
	else
		Sequencer_SetSequence(&wavegen->sequencer, demo_times1, sizeof(demo_times1) / sizeof(demo_times1[0]), 1);
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	f241 0038 	movw	r0, #4152	@ 0x1038
 8006d48:	4418      	add	r0, r3
 8006d4a:	2301      	movs	r3, #1
 8006d4c:	222d      	movs	r2, #45	@ 0x2d
 8006d4e:	4912      	ldr	r1, [pc, #72]	@ (8006d98 <VibeCheckWaveGen_StartDemo+0x8c>)
 8006d50:	f7fb fa52 	bl	80021f8 <Sequencer_SetSequence>
	wavegen->demo_num = !wavegen->demo_num;
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006d5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	bf0c      	ite	eq
 8006d60:	2301      	moveq	r3, #1
 8006d62:	2300      	movne	r3, #0
 8006d64:	b2db      	uxtb	r3, r3
 8006d66:	461a      	mov	r2, r3
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006d6e:	635a      	str	r2, [r3, #52]	@ 0x34
	Sequencer_Start(&wavegen->sequencer, HAL_GetTick());
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	f241 0438 	movw	r4, #4152	@ 0x1038
 8006d76:	441c      	add	r4, r3
 8006d78:	f000 fb2e 	bl	80073d8 <HAL_GetTick>
 8006d7c:	4603      	mov	r3, r0
 8006d7e:	4619      	mov	r1, r3
 8006d80:	4620      	mov	r0, r4
 8006d82:	f7fb fa91 	bl	80022a8 <Sequencer_Start>
	VibeCheckWaveGen_Start(wavegen);
 8006d86:	6878      	ldr	r0, [r7, #4]
 8006d88:	f7ff fe4a 	bl	8006a20 <VibeCheckWaveGen_Start>
}
 8006d8c:	bf00      	nop
 8006d8e:	370c      	adds	r7, #12
 8006d90:	46bd      	mov	sp, r7
 8006d92:	bd90      	pop	{r4, r7, pc}
 8006d94:	0801e01c 	.word	0x0801e01c
 8006d98:	0801e0ec 	.word	0x0801e0ec

08006d9c <VibeCheckWaveGen_StopDemo>:

void VibeCheckWaveGen_StopDemo(VibeCheckWaveGen* wavegen)
{
 8006d9c:	b580      	push	{r7, lr}
 8006d9e:	b082      	sub	sp, #8
 8006da0:	af00      	add	r7, sp, #0
 8006da2:	6078      	str	r0, [r7, #4]
	VibeCheckWaveGen_Stop(wavegen);
 8006da4:	6878      	ldr	r0, [r7, #4]
 8006da6:	f7ff fe5d 	bl	8006a64 <VibeCheckWaveGen_Stop>
	Sequencer_Stop(&wavegen->sequencer);
 8006daa:	687a      	ldr	r2, [r7, #4]
 8006dac:	f241 0338 	movw	r3, #4152	@ 0x1038
 8006db0:	4413      	add	r3, r2
 8006db2:	4618      	mov	r0, r3
 8006db4:	f7fb fa8c 	bl	80022d0 <Sequencer_Stop>
}
 8006db8:	bf00      	nop
 8006dba:	3708      	adds	r7, #8
 8006dbc:	46bd      	mov	sp, r7
 8006dbe:	bd80      	pop	{r7, pc}

08006dc0 <VibeCheckWaveGenCMD_Set>:
*/



static uint32_t VibeCheckWaveGenCMD_Set(VibeCheckWaveGen* wavegen, VibeCheckShell* shell)
{
 8006dc0:	b580      	push	{r7, lr}
 8006dc2:	b094      	sub	sp, #80	@ 0x50
 8006dc4:	af00      	add	r7, sp, #0
 8006dc6:	6078      	str	r0, [r7, #4]
 8006dc8:	6039      	str	r1, [r7, #0]
	char str[VC_SHELL_MAX_TOKEN_LEN];
	if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 8006dca:	f107 0310 	add.w	r3, r7, #16
 8006dce:	2240      	movs	r2, #64	@ 0x40
 8006dd0:	4619      	mov	r1, r3
 8006dd2:	6838      	ldr	r0, [r7, #0]
 8006dd4:	f7fe fde6 	bl	80059a4 <VibeCheckShell_GetNextString>
 8006dd8:	4603      	mov	r3, r0
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	f000 80b0 	beq.w	8006f40 <VibeCheckWaveGenCMD_Set+0x180>
	{
		if (!strcmp(str, "frequency"))
 8006de0:	f107 0310 	add.w	r3, r7, #16
 8006de4:	4959      	ldr	r1, [pc, #356]	@ (8006f4c <VibeCheckWaveGenCMD_Set+0x18c>)
 8006de6:	4618      	mov	r0, r3
 8006de8:	f7f9 fa92 	bl	8000310 <strcmp>
 8006dec:	4603      	mov	r3, r0
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d119      	bne.n	8006e26 <VibeCheckWaveGenCMD_Set+0x66>
		{
			float val;
			if (VibeCheckShell_GetNextFloat(shell, &val))
 8006df2:	f107 030c 	add.w	r3, r7, #12
 8006df6:	4619      	mov	r1, r3
 8006df8:	6838      	ldr	r0, [r7, #0]
 8006dfa:	f7fe fe67 	bl	8005acc <VibeCheckShell_GetNextFloat>
 8006dfe:	4603      	mov	r3, r0
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	f000 809d 	beq.w	8006f40 <VibeCheckWaveGenCMD_Set+0x180>
			{
				VibeCheckWaveGen_SetFrequency(wavegen, val);
 8006e06:	edd7 7a03 	vldr	s15, [r7, #12]
 8006e0a:	eeb0 0a67 	vmov.f32	s0, s15
 8006e0e:	6878      	ldr	r0, [r7, #4]
 8006e10:	f7ff fe4a 	bl	8006aa8 <VibeCheckWaveGen_SetFrequency>
				VibeCheckShell_PutOutputString(shell, "ack");
 8006e14:	494e      	ldr	r1, [pc, #312]	@ (8006f50 <VibeCheckWaveGenCMD_Set+0x190>)
 8006e16:	6838      	ldr	r0, [r7, #0]
 8006e18:	f7fe fee4 	bl	8005be4 <VibeCheckShell_PutOutputString>
				VibeCheckShell_PutOutputDelimiter(shell);
 8006e1c:	6838      	ldr	r0, [r7, #0]
 8006e1e:	f7fe ff61 	bl	8005ce4 <VibeCheckShell_PutOutputDelimiter>
				return 1;
 8006e22:	2301      	movs	r3, #1
 8006e24:	e08d      	b.n	8006f42 <VibeCheckWaveGenCMD_Set+0x182>
			}
		}
		else if (!strcmp(str, "amplitude"))
 8006e26:	f107 0310 	add.w	r3, r7, #16
 8006e2a:	494a      	ldr	r1, [pc, #296]	@ (8006f54 <VibeCheckWaveGenCMD_Set+0x194>)
 8006e2c:	4618      	mov	r0, r3
 8006e2e:	f7f9 fa6f 	bl	8000310 <strcmp>
 8006e32:	4603      	mov	r3, r0
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d118      	bne.n	8006e6a <VibeCheckWaveGenCMD_Set+0xaa>
		{
			float val;
			if (VibeCheckShell_GetNextFloat(shell, &val))
 8006e38:	f107 0308 	add.w	r3, r7, #8
 8006e3c:	4619      	mov	r1, r3
 8006e3e:	6838      	ldr	r0, [r7, #0]
 8006e40:	f7fe fe44 	bl	8005acc <VibeCheckShell_GetNextFloat>
 8006e44:	4603      	mov	r3, r0
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d07a      	beq.n	8006f40 <VibeCheckWaveGenCMD_Set+0x180>
			{
				VibeCheckWaveGen_SetAmplitude(wavegen, val);
 8006e4a:	edd7 7a02 	vldr	s15, [r7, #8]
 8006e4e:	eeb0 0a67 	vmov.f32	s0, s15
 8006e52:	6878      	ldr	r0, [r7, #4]
 8006e54:	f7ff fe91 	bl	8006b7a <VibeCheckWaveGen_SetAmplitude>
				VibeCheckShell_PutOutputString(shell, "ack");
 8006e58:	493d      	ldr	r1, [pc, #244]	@ (8006f50 <VibeCheckWaveGenCMD_Set+0x190>)
 8006e5a:	6838      	ldr	r0, [r7, #0]
 8006e5c:	f7fe fec2 	bl	8005be4 <VibeCheckShell_PutOutputString>
				VibeCheckShell_PutOutputDelimiter(shell);
 8006e60:	6838      	ldr	r0, [r7, #0]
 8006e62:	f7fe ff3f 	bl	8005ce4 <VibeCheckShell_PutOutputDelimiter>
				return 1;
 8006e66:	2301      	movs	r3, #1
 8006e68:	e06b      	b.n	8006f42 <VibeCheckWaveGenCMD_Set+0x182>
			}
		}
		else if (!strcmp(str, "waveform"))
 8006e6a:	f107 0310 	add.w	r3, r7, #16
 8006e6e:	493a      	ldr	r1, [pc, #232]	@ (8006f58 <VibeCheckWaveGenCMD_Set+0x198>)
 8006e70:	4618      	mov	r0, r3
 8006e72:	f7f9 fa4d 	bl	8000310 <strcmp>
 8006e76:	4603      	mov	r3, r0
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d161      	bne.n	8006f40 <VibeCheckWaveGenCMD_Set+0x180>
		{
			if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 8006e7c:	f107 0310 	add.w	r3, r7, #16
 8006e80:	2240      	movs	r2, #64	@ 0x40
 8006e82:	4619      	mov	r1, r3
 8006e84:	6838      	ldr	r0, [r7, #0]
 8006e86:	f7fe fd8d 	bl	80059a4 <VibeCheckShell_GetNextString>
 8006e8a:	4603      	mov	r3, r0
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d057      	beq.n	8006f40 <VibeCheckWaveGenCMD_Set+0x180>
			{
				if (!strcmp(str, "sine"))
 8006e90:	f107 0310 	add.w	r3, r7, #16
 8006e94:	4931      	ldr	r1, [pc, #196]	@ (8006f5c <VibeCheckWaveGenCMD_Set+0x19c>)
 8006e96:	4618      	mov	r0, r3
 8006e98:	f7f9 fa3a 	bl	8000310 <strcmp>
 8006e9c:	4603      	mov	r3, r0
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d10c      	bne.n	8006ebc <VibeCheckWaveGenCMD_Set+0xfc>
				{
					VibeCheckWaveGen_SetWaveform(wavegen, VC_WAVE_SINE);
 8006ea2:	2100      	movs	r1, #0
 8006ea4:	6878      	ldr	r0, [r7, #4]
 8006ea6:	f7ff fead 	bl	8006c04 <VibeCheckWaveGen_SetWaveform>
					VibeCheckShell_PutOutputString(shell, "ack");
 8006eaa:	4929      	ldr	r1, [pc, #164]	@ (8006f50 <VibeCheckWaveGenCMD_Set+0x190>)
 8006eac:	6838      	ldr	r0, [r7, #0]
 8006eae:	f7fe fe99 	bl	8005be4 <VibeCheckShell_PutOutputString>
					VibeCheckShell_PutOutputDelimiter(shell);
 8006eb2:	6838      	ldr	r0, [r7, #0]
 8006eb4:	f7fe ff16 	bl	8005ce4 <VibeCheckShell_PutOutputDelimiter>
					return 1;
 8006eb8:	2301      	movs	r3, #1
 8006eba:	e042      	b.n	8006f42 <VibeCheckWaveGenCMD_Set+0x182>
				}
				else if (!strcmp(str, "square"))
 8006ebc:	f107 0310 	add.w	r3, r7, #16
 8006ec0:	4927      	ldr	r1, [pc, #156]	@ (8006f60 <VibeCheckWaveGenCMD_Set+0x1a0>)
 8006ec2:	4618      	mov	r0, r3
 8006ec4:	f7f9 fa24 	bl	8000310 <strcmp>
 8006ec8:	4603      	mov	r3, r0
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d10c      	bne.n	8006ee8 <VibeCheckWaveGenCMD_Set+0x128>
				{
					VibeCheckWaveGen_SetWaveform(wavegen, VC_WAVE_SQUARE);
 8006ece:	2101      	movs	r1, #1
 8006ed0:	6878      	ldr	r0, [r7, #4]
 8006ed2:	f7ff fe97 	bl	8006c04 <VibeCheckWaveGen_SetWaveform>
					VibeCheckShell_PutOutputString(shell, "ack");
 8006ed6:	491e      	ldr	r1, [pc, #120]	@ (8006f50 <VibeCheckWaveGenCMD_Set+0x190>)
 8006ed8:	6838      	ldr	r0, [r7, #0]
 8006eda:	f7fe fe83 	bl	8005be4 <VibeCheckShell_PutOutputString>
					VibeCheckShell_PutOutputDelimiter(shell);
 8006ede:	6838      	ldr	r0, [r7, #0]
 8006ee0:	f7fe ff00 	bl	8005ce4 <VibeCheckShell_PutOutputDelimiter>
					return 1;
 8006ee4:	2301      	movs	r3, #1
 8006ee6:	e02c      	b.n	8006f42 <VibeCheckWaveGenCMD_Set+0x182>
				}
				else if (!strcmp(str, "saw"))
 8006ee8:	f107 0310 	add.w	r3, r7, #16
 8006eec:	491d      	ldr	r1, [pc, #116]	@ (8006f64 <VibeCheckWaveGenCMD_Set+0x1a4>)
 8006eee:	4618      	mov	r0, r3
 8006ef0:	f7f9 fa0e 	bl	8000310 <strcmp>
 8006ef4:	4603      	mov	r3, r0
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d10c      	bne.n	8006f14 <VibeCheckWaveGenCMD_Set+0x154>
				{
					VibeCheckWaveGen_SetWaveform(wavegen, VC_WAVE_SAW);
 8006efa:	2102      	movs	r1, #2
 8006efc:	6878      	ldr	r0, [r7, #4]
 8006efe:	f7ff fe81 	bl	8006c04 <VibeCheckWaveGen_SetWaveform>
					VibeCheckShell_PutOutputString(shell, "ack");
 8006f02:	4913      	ldr	r1, [pc, #76]	@ (8006f50 <VibeCheckWaveGenCMD_Set+0x190>)
 8006f04:	6838      	ldr	r0, [r7, #0]
 8006f06:	f7fe fe6d 	bl	8005be4 <VibeCheckShell_PutOutputString>
					VibeCheckShell_PutOutputDelimiter(shell);
 8006f0a:	6838      	ldr	r0, [r7, #0]
 8006f0c:	f7fe feea 	bl	8005ce4 <VibeCheckShell_PutOutputDelimiter>
					return 1;
 8006f10:	2301      	movs	r3, #1
 8006f12:	e016      	b.n	8006f42 <VibeCheckWaveGenCMD_Set+0x182>
				}
				else if (!strcmp(str, "triangle"))
 8006f14:	f107 0310 	add.w	r3, r7, #16
 8006f18:	4913      	ldr	r1, [pc, #76]	@ (8006f68 <VibeCheckWaveGenCMD_Set+0x1a8>)
 8006f1a:	4618      	mov	r0, r3
 8006f1c:	f7f9 f9f8 	bl	8000310 <strcmp>
 8006f20:	4603      	mov	r3, r0
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d10c      	bne.n	8006f40 <VibeCheckWaveGenCMD_Set+0x180>
				{
					VibeCheckWaveGen_SetWaveform(wavegen, VC_WAVE_TRIANGLE);
 8006f26:	2103      	movs	r1, #3
 8006f28:	6878      	ldr	r0, [r7, #4]
 8006f2a:	f7ff fe6b 	bl	8006c04 <VibeCheckWaveGen_SetWaveform>
					VibeCheckShell_PutOutputString(shell, "ack");
 8006f2e:	4908      	ldr	r1, [pc, #32]	@ (8006f50 <VibeCheckWaveGenCMD_Set+0x190>)
 8006f30:	6838      	ldr	r0, [r7, #0]
 8006f32:	f7fe fe57 	bl	8005be4 <VibeCheckShell_PutOutputString>
					VibeCheckShell_PutOutputDelimiter(shell);
 8006f36:	6838      	ldr	r0, [r7, #0]
 8006f38:	f7fe fed4 	bl	8005ce4 <VibeCheckShell_PutOutputDelimiter>
					return 1;
 8006f3c:	2301      	movs	r3, #1
 8006f3e:	e000      	b.n	8006f42 <VibeCheckWaveGenCMD_Set+0x182>
				}
			}
		}
	}

	return 0;
 8006f40:	2300      	movs	r3, #0
}
 8006f42:	4618      	mov	r0, r3
 8006f44:	3750      	adds	r7, #80	@ 0x50
 8006f46:	46bd      	mov	sp, r7
 8006f48:	bd80      	pop	{r7, pc}
 8006f4a:	bf00      	nop
 8006f4c:	0801d8a0 	.word	0x0801d8a0
 8006f50:	0801d8ac 	.word	0x0801d8ac
 8006f54:	0801d8b0 	.word	0x0801d8b0
 8006f58:	0801d8bc 	.word	0x0801d8bc
 8006f5c:	0801d8c8 	.word	0x0801d8c8
 8006f60:	0801d8d0 	.word	0x0801d8d0
 8006f64:	0801d8d8 	.word	0x0801d8d8
 8006f68:	0801d8dc 	.word	0x0801d8dc

08006f6c <VibeCheckWaveGenCMD_Get>:

static uint32_t VibeCheckWaveGenCMD_Get(VibeCheckWaveGen* wavegen, VibeCheckShell* shell)
{
 8006f6c:	b580      	push	{r7, lr}
 8006f6e:	b092      	sub	sp, #72	@ 0x48
 8006f70:	af00      	add	r7, sp, #0
 8006f72:	6078      	str	r0, [r7, #4]
 8006f74:	6039      	str	r1, [r7, #0]
	char str[VC_SHELL_MAX_TOKEN_LEN];
	if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 8006f76:	f107 0308 	add.w	r3, r7, #8
 8006f7a:	2240      	movs	r2, #64	@ 0x40
 8006f7c:	4619      	mov	r1, r3
 8006f7e:	6838      	ldr	r0, [r7, #0]
 8006f80:	f7fe fd10 	bl	80059a4 <VibeCheckShell_GetNextString>
 8006f84:	4603      	mov	r3, r0
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d077      	beq.n	800707a <VibeCheckWaveGenCMD_Get+0x10e>
	{
		if (!strcmp(str, "frequency"))
 8006f8a:	f107 0308 	add.w	r3, r7, #8
 8006f8e:	493d      	ldr	r1, [pc, #244]	@ (8007084 <VibeCheckWaveGenCMD_Get+0x118>)
 8006f90:	4618      	mov	r0, r3
 8006f92:	f7f9 f9bd 	bl	8000310 <strcmp>
 8006f96:	4603      	mov	r3, r0
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d115      	bne.n	8006fc8 <VibeCheckWaveGenCMD_Get+0x5c>
		{
			VibeCheckShell_PutOutputString(shell, "ack");
 8006f9c:	493a      	ldr	r1, [pc, #232]	@ (8007088 <VibeCheckWaveGenCMD_Get+0x11c>)
 8006f9e:	6838      	ldr	r0, [r7, #0]
 8006fa0:	f7fe fe20 	bl	8005be4 <VibeCheckShell_PutOutputString>
			VibeCheckShell_PutOutputSeparator(shell);
 8006fa4:	6838      	ldr	r0, [r7, #0]
 8006fa6:	f7fe fe8f 	bl	8005cc8 <VibeCheckShell_PutOutputSeparator>
			VibeCheckShell_PutOutputFloat(shell, VibeCheckWaveGen_GetFrequency(wavegen));
 8006faa:	6878      	ldr	r0, [r7, #4]
 8006fac:	f7ff fdd4 	bl	8006b58 <VibeCheckWaveGen_GetFrequency>
 8006fb0:	eef0 7a40 	vmov.f32	s15, s0
 8006fb4:	eeb0 0a67 	vmov.f32	s0, s15
 8006fb8:	6838      	ldr	r0, [r7, #0]
 8006fba:	f7fe fe67 	bl	8005c8c <VibeCheckShell_PutOutputFloat>
			VibeCheckShell_PutOutputDelimiter(shell);
 8006fbe:	6838      	ldr	r0, [r7, #0]
 8006fc0:	f7fe fe90 	bl	8005ce4 <VibeCheckShell_PutOutputDelimiter>
			return 1;
 8006fc4:	2301      	movs	r3, #1
 8006fc6:	e059      	b.n	800707c <VibeCheckWaveGenCMD_Get+0x110>
		}
		else if (!strcmp(str, "amplitude"))
 8006fc8:	f107 0308 	add.w	r3, r7, #8
 8006fcc:	492f      	ldr	r1, [pc, #188]	@ (800708c <VibeCheckWaveGenCMD_Get+0x120>)
 8006fce:	4618      	mov	r0, r3
 8006fd0:	f7f9 f99e 	bl	8000310 <strcmp>
 8006fd4:	4603      	mov	r3, r0
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d115      	bne.n	8007006 <VibeCheckWaveGenCMD_Get+0x9a>
		{
			VibeCheckShell_PutOutputString(shell, "ack");
 8006fda:	492b      	ldr	r1, [pc, #172]	@ (8007088 <VibeCheckWaveGenCMD_Get+0x11c>)
 8006fdc:	6838      	ldr	r0, [r7, #0]
 8006fde:	f7fe fe01 	bl	8005be4 <VibeCheckShell_PutOutputString>
			VibeCheckShell_PutOutputSeparator(shell);
 8006fe2:	6838      	ldr	r0, [r7, #0]
 8006fe4:	f7fe fe70 	bl	8005cc8 <VibeCheckShell_PutOutputSeparator>
			VibeCheckShell_PutOutputFloat(shell, VibeCheckWaveGen_GetAmplitude(wavegen));
 8006fe8:	6878      	ldr	r0, [r7, #4]
 8006fea:	f7ff fdfa 	bl	8006be2 <VibeCheckWaveGen_GetAmplitude>
 8006fee:	eef0 7a40 	vmov.f32	s15, s0
 8006ff2:	eeb0 0a67 	vmov.f32	s0, s15
 8006ff6:	6838      	ldr	r0, [r7, #0]
 8006ff8:	f7fe fe48 	bl	8005c8c <VibeCheckShell_PutOutputFloat>
			VibeCheckShell_PutOutputDelimiter(shell);
 8006ffc:	6838      	ldr	r0, [r7, #0]
 8006ffe:	f7fe fe71 	bl	8005ce4 <VibeCheckShell_PutOutputDelimiter>
			return 1;
 8007002:	2301      	movs	r3, #1
 8007004:	e03a      	b.n	800707c <VibeCheckWaveGenCMD_Get+0x110>
		}
		else if (!strcmp(str, "waveform"))
 8007006:	f107 0308 	add.w	r3, r7, #8
 800700a:	4921      	ldr	r1, [pc, #132]	@ (8007090 <VibeCheckWaveGenCMD_Get+0x124>)
 800700c:	4618      	mov	r0, r3
 800700e:	f7f9 f97f 	bl	8000310 <strcmp>
 8007012:	4603      	mov	r3, r0
 8007014:	2b00      	cmp	r3, #0
 8007016:	d130      	bne.n	800707a <VibeCheckWaveGenCMD_Get+0x10e>
		{
			VibeCheckShell_PutOutputString(shell, "ack");
 8007018:	491b      	ldr	r1, [pc, #108]	@ (8007088 <VibeCheckWaveGenCMD_Get+0x11c>)
 800701a:	6838      	ldr	r0, [r7, #0]
 800701c:	f7fe fde2 	bl	8005be4 <VibeCheckShell_PutOutputString>
			VibeCheckShell_PutOutputSeparator(shell);
 8007020:	6838      	ldr	r0, [r7, #0]
 8007022:	f7fe fe51 	bl	8005cc8 <VibeCheckShell_PutOutputSeparator>
			switch (VibeCheckWaveGen_GetWaveform(wavegen))
 8007026:	6878      	ldr	r0, [r7, #4]
 8007028:	f7ff fe0a 	bl	8006c40 <VibeCheckWaveGen_GetWaveform>
 800702c:	4603      	mov	r3, r0
 800702e:	2b03      	cmp	r3, #3
 8007030:	d81e      	bhi.n	8007070 <VibeCheckWaveGenCMD_Get+0x104>
 8007032:	a201      	add	r2, pc, #4	@ (adr r2, 8007038 <VibeCheckWaveGenCMD_Get+0xcc>)
 8007034:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007038:	08007049 	.word	0x08007049
 800703c:	08007053 	.word	0x08007053
 8007040:	0800705d 	.word	0x0800705d
 8007044:	08007067 	.word	0x08007067
			{
			case VC_WAVE_SINE:
				VibeCheckShell_PutOutputString(shell, "sine");
 8007048:	4912      	ldr	r1, [pc, #72]	@ (8007094 <VibeCheckWaveGenCMD_Get+0x128>)
 800704a:	6838      	ldr	r0, [r7, #0]
 800704c:	f7fe fdca 	bl	8005be4 <VibeCheckShell_PutOutputString>
				break;
 8007050:	e00e      	b.n	8007070 <VibeCheckWaveGenCMD_Get+0x104>
			case VC_WAVE_SQUARE:
				VibeCheckShell_PutOutputString(shell, "square");
 8007052:	4911      	ldr	r1, [pc, #68]	@ (8007098 <VibeCheckWaveGenCMD_Get+0x12c>)
 8007054:	6838      	ldr	r0, [r7, #0]
 8007056:	f7fe fdc5 	bl	8005be4 <VibeCheckShell_PutOutputString>
				break;
 800705a:	e009      	b.n	8007070 <VibeCheckWaveGenCMD_Get+0x104>
			case VC_WAVE_SAW:
				VibeCheckShell_PutOutputString(shell, "saw");
 800705c:	490f      	ldr	r1, [pc, #60]	@ (800709c <VibeCheckWaveGenCMD_Get+0x130>)
 800705e:	6838      	ldr	r0, [r7, #0]
 8007060:	f7fe fdc0 	bl	8005be4 <VibeCheckShell_PutOutputString>
				break;
 8007064:	e004      	b.n	8007070 <VibeCheckWaveGenCMD_Get+0x104>
			case VC_WAVE_TRIANGLE:
				VibeCheckShell_PutOutputString(shell, "triangle");
 8007066:	490e      	ldr	r1, [pc, #56]	@ (80070a0 <VibeCheckWaveGenCMD_Get+0x134>)
 8007068:	6838      	ldr	r0, [r7, #0]
 800706a:	f7fe fdbb 	bl	8005be4 <VibeCheckShell_PutOutputString>
				break;
 800706e:	bf00      	nop
			}
			VibeCheckShell_PutOutputDelimiter(shell);
 8007070:	6838      	ldr	r0, [r7, #0]
 8007072:	f7fe fe37 	bl	8005ce4 <VibeCheckShell_PutOutputDelimiter>
			return 1;
 8007076:	2301      	movs	r3, #1
 8007078:	e000      	b.n	800707c <VibeCheckWaveGenCMD_Get+0x110>
		}
	}

	return 0;
 800707a:	2300      	movs	r3, #0
}
 800707c:	4618      	mov	r0, r3
 800707e:	3748      	adds	r7, #72	@ 0x48
 8007080:	46bd      	mov	sp, r7
 8007082:	bd80      	pop	{r7, pc}
 8007084:	0801d8a0 	.word	0x0801d8a0
 8007088:	0801d8ac 	.word	0x0801d8ac
 800708c:	0801d8b0 	.word	0x0801d8b0
 8007090:	0801d8bc 	.word	0x0801d8bc
 8007094:	0801d8c8 	.word	0x0801d8c8
 8007098:	0801d8d0 	.word	0x0801d8d0
 800709c:	0801d8d8 	.word	0x0801d8d8
 80070a0:	0801d8dc 	.word	0x0801d8dc

080070a4 <VibeCheckWaveGenCMD_Execute>:


uint32_t VibeCheckWaveGenCMD_Execute(void* obj, VibeCheckShell* shell)
{
 80070a4:	b580      	push	{r7, lr}
 80070a6:	b094      	sub	sp, #80	@ 0x50
 80070a8:	af00      	add	r7, sp, #0
 80070aa:	6078      	str	r0, [r7, #4]
 80070ac:	6039      	str	r1, [r7, #0]
	VibeCheckWaveGen* wavegen = (VibeCheckWaveGen*)obj;
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	64fb      	str	r3, [r7, #76]	@ 0x4c

	char str[VC_SHELL_MAX_TOKEN_LEN];
	if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 80070b2:	f107 030c 	add.w	r3, r7, #12
 80070b6:	2240      	movs	r2, #64	@ 0x40
 80070b8:	4619      	mov	r1, r3
 80070ba:	6838      	ldr	r0, [r7, #0]
 80070bc:	f7fe fc72 	bl	80059a4 <VibeCheckShell_GetNextString>
 80070c0:	4603      	mov	r3, r0
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	f000 808b 	beq.w	80071de <VibeCheckWaveGenCMD_Execute+0x13a>
	{
		if (!strcmp(str, "start"))
 80070c8:	f107 030c 	add.w	r3, r7, #12
 80070cc:	4946      	ldr	r1, [pc, #280]	@ (80071e8 <VibeCheckWaveGenCMD_Execute+0x144>)
 80070ce:	4618      	mov	r0, r3
 80070d0:	f7f9 f91e 	bl	8000310 <strcmp>
 80070d4:	4603      	mov	r3, r0
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d10b      	bne.n	80070f2 <VibeCheckWaveGenCMD_Execute+0x4e>
		{
			VibeCheckWaveGen_Start(wavegen);
 80070da:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80070dc:	f7ff fca0 	bl	8006a20 <VibeCheckWaveGen_Start>
			VibeCheckShell_PutOutputString(shell, "ack");
 80070e0:	4942      	ldr	r1, [pc, #264]	@ (80071ec <VibeCheckWaveGenCMD_Execute+0x148>)
 80070e2:	6838      	ldr	r0, [r7, #0]
 80070e4:	f7fe fd7e 	bl	8005be4 <VibeCheckShell_PutOutputString>
			VibeCheckShell_PutOutputDelimiter(shell);
 80070e8:	6838      	ldr	r0, [r7, #0]
 80070ea:	f7fe fdfb 	bl	8005ce4 <VibeCheckShell_PutOutputDelimiter>
			return 1;
 80070ee:	2301      	movs	r3, #1
 80070f0:	e076      	b.n	80071e0 <VibeCheckWaveGenCMD_Execute+0x13c>
		}
		else if (!strcmp(str, "stop"))
 80070f2:	f107 030c 	add.w	r3, r7, #12
 80070f6:	493e      	ldr	r1, [pc, #248]	@ (80071f0 <VibeCheckWaveGenCMD_Execute+0x14c>)
 80070f8:	4618      	mov	r0, r3
 80070fa:	f7f9 f909 	bl	8000310 <strcmp>
 80070fe:	4603      	mov	r3, r0
 8007100:	2b00      	cmp	r3, #0
 8007102:	d10b      	bne.n	800711c <VibeCheckWaveGenCMD_Execute+0x78>
		{
			VibeCheckWaveGen_Stop(wavegen);
 8007104:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8007106:	f7ff fcad 	bl	8006a64 <VibeCheckWaveGen_Stop>
			VibeCheckShell_PutOutputString(shell, "ack");
 800710a:	4938      	ldr	r1, [pc, #224]	@ (80071ec <VibeCheckWaveGenCMD_Execute+0x148>)
 800710c:	6838      	ldr	r0, [r7, #0]
 800710e:	f7fe fd69 	bl	8005be4 <VibeCheckShell_PutOutputString>
			VibeCheckShell_PutOutputDelimiter(shell);
 8007112:	6838      	ldr	r0, [r7, #0]
 8007114:	f7fe fde6 	bl	8005ce4 <VibeCheckShell_PutOutputDelimiter>
			return 1;
 8007118:	2301      	movs	r3, #1
 800711a:	e061      	b.n	80071e0 <VibeCheckWaveGenCMD_Execute+0x13c>
		}
		else if (!strcmp(str, "set"))
 800711c:	f107 030c 	add.w	r3, r7, #12
 8007120:	4934      	ldr	r1, [pc, #208]	@ (80071f4 <VibeCheckWaveGenCMD_Execute+0x150>)
 8007122:	4618      	mov	r0, r3
 8007124:	f7f9 f8f4 	bl	8000310 <strcmp>
 8007128:	4603      	mov	r3, r0
 800712a:	2b00      	cmp	r3, #0
 800712c:	d108      	bne.n	8007140 <VibeCheckWaveGenCMD_Execute+0x9c>
		{
			if (VibeCheckWaveGenCMD_Set(wavegen, shell))
 800712e:	6839      	ldr	r1, [r7, #0]
 8007130:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8007132:	f7ff fe45 	bl	8006dc0 <VibeCheckWaveGenCMD_Set>
 8007136:	4603      	mov	r3, r0
 8007138:	2b00      	cmp	r3, #0
 800713a:	d050      	beq.n	80071de <VibeCheckWaveGenCMD_Execute+0x13a>
			{
				return 1;
 800713c:	2301      	movs	r3, #1
 800713e:	e04f      	b.n	80071e0 <VibeCheckWaveGenCMD_Execute+0x13c>
			}
		}
		else if (!strcmp(str, "get"))
 8007140:	f107 030c 	add.w	r3, r7, #12
 8007144:	492c      	ldr	r1, [pc, #176]	@ (80071f8 <VibeCheckWaveGenCMD_Execute+0x154>)
 8007146:	4618      	mov	r0, r3
 8007148:	f7f9 f8e2 	bl	8000310 <strcmp>
 800714c:	4603      	mov	r3, r0
 800714e:	2b00      	cmp	r3, #0
 8007150:	d108      	bne.n	8007164 <VibeCheckWaveGenCMD_Execute+0xc0>
		{
			if (VibeCheckWaveGenCMD_Get(wavegen, shell))
 8007152:	6839      	ldr	r1, [r7, #0]
 8007154:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8007156:	f7ff ff09 	bl	8006f6c <VibeCheckWaveGenCMD_Get>
 800715a:	4603      	mov	r3, r0
 800715c:	2b00      	cmp	r3, #0
 800715e:	d03e      	beq.n	80071de <VibeCheckWaveGenCMD_Execute+0x13a>
			{
				return 1;
 8007160:	2301      	movs	r3, #1
 8007162:	e03d      	b.n	80071e0 <VibeCheckWaveGenCMD_Execute+0x13c>
			}
		}
		else if (!strcmp(str, "demo"))
 8007164:	f107 030c 	add.w	r3, r7, #12
 8007168:	4924      	ldr	r1, [pc, #144]	@ (80071fc <VibeCheckWaveGenCMD_Execute+0x158>)
 800716a:	4618      	mov	r0, r3
 800716c:	f7f9 f8d0 	bl	8000310 <strcmp>
 8007170:	4603      	mov	r3, r0
 8007172:	2b00      	cmp	r3, #0
 8007174:	d133      	bne.n	80071de <VibeCheckWaveGenCMD_Execute+0x13a>
		{
			if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 8007176:	f107 030c 	add.w	r3, r7, #12
 800717a:	2240      	movs	r2, #64	@ 0x40
 800717c:	4619      	mov	r1, r3
 800717e:	6838      	ldr	r0, [r7, #0]
 8007180:	f7fe fc10 	bl	80059a4 <VibeCheckShell_GetNextString>
 8007184:	4603      	mov	r3, r0
 8007186:	2b00      	cmp	r3, #0
 8007188:	d029      	beq.n	80071de <VibeCheckWaveGenCMD_Execute+0x13a>
			{
				if (!strcmp(str, "start"))
 800718a:	f107 030c 	add.w	r3, r7, #12
 800718e:	4916      	ldr	r1, [pc, #88]	@ (80071e8 <VibeCheckWaveGenCMD_Execute+0x144>)
 8007190:	4618      	mov	r0, r3
 8007192:	f7f9 f8bd 	bl	8000310 <strcmp>
 8007196:	4603      	mov	r3, r0
 8007198:	2b00      	cmp	r3, #0
 800719a:	d10b      	bne.n	80071b4 <VibeCheckWaveGenCMD_Execute+0x110>
				{
					VibeCheckWaveGen_StartDemo(wavegen);
 800719c:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800719e:	f7ff fdb5 	bl	8006d0c <VibeCheckWaveGen_StartDemo>
					VibeCheckShell_PutOutputString(shell, "ack");
 80071a2:	4912      	ldr	r1, [pc, #72]	@ (80071ec <VibeCheckWaveGenCMD_Execute+0x148>)
 80071a4:	6838      	ldr	r0, [r7, #0]
 80071a6:	f7fe fd1d 	bl	8005be4 <VibeCheckShell_PutOutputString>
					VibeCheckShell_PutOutputDelimiter(shell);
 80071aa:	6838      	ldr	r0, [r7, #0]
 80071ac:	f7fe fd9a 	bl	8005ce4 <VibeCheckShell_PutOutputDelimiter>
					return 1;
 80071b0:	2301      	movs	r3, #1
 80071b2:	e015      	b.n	80071e0 <VibeCheckWaveGenCMD_Execute+0x13c>
				}
				else if (!strcmp(str, "stop"))
 80071b4:	f107 030c 	add.w	r3, r7, #12
 80071b8:	490d      	ldr	r1, [pc, #52]	@ (80071f0 <VibeCheckWaveGenCMD_Execute+0x14c>)
 80071ba:	4618      	mov	r0, r3
 80071bc:	f7f9 f8a8 	bl	8000310 <strcmp>
 80071c0:	4603      	mov	r3, r0
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d10b      	bne.n	80071de <VibeCheckWaveGenCMD_Execute+0x13a>
				{
					VibeCheckWaveGen_StopDemo(wavegen);
 80071c6:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80071c8:	f7ff fde8 	bl	8006d9c <VibeCheckWaveGen_StopDemo>
					VibeCheckShell_PutOutputString(shell, "ack");
 80071cc:	4907      	ldr	r1, [pc, #28]	@ (80071ec <VibeCheckWaveGenCMD_Execute+0x148>)
 80071ce:	6838      	ldr	r0, [r7, #0]
 80071d0:	f7fe fd08 	bl	8005be4 <VibeCheckShell_PutOutputString>
					VibeCheckShell_PutOutputDelimiter(shell);
 80071d4:	6838      	ldr	r0, [r7, #0]
 80071d6:	f7fe fd85 	bl	8005ce4 <VibeCheckShell_PutOutputDelimiter>
					return 1;
 80071da:	2301      	movs	r3, #1
 80071dc:	e000      	b.n	80071e0 <VibeCheckWaveGenCMD_Execute+0x13c>
				}
			}
		}
	}

	return 0;
 80071de:	2300      	movs	r3, #0
}
 80071e0:	4618      	mov	r0, r3
 80071e2:	3750      	adds	r7, #80	@ 0x50
 80071e4:	46bd      	mov	sp, r7
 80071e6:	bd80      	pop	{r7, pc}
 80071e8:	0801d8e8 	.word	0x0801d8e8
 80071ec:	0801d8ac 	.word	0x0801d8ac
 80071f0:	0801d8f0 	.word	0x0801d8f0
 80071f4:	0801d8f8 	.word	0x0801d8f8
 80071f8:	0801d8fc 	.word	0x0801d8fc
 80071fc:	0801d900 	.word	0x0801d900

08007200 <VibeCheckWaveGenSender_Execute>:


uint32_t VibeCheckWaveGenSender_Execute(void* obj, VibeCheckShell* shell)
{
 8007200:	b580      	push	{r7, lr}
 8007202:	b084      	sub	sp, #16
 8007204:	af00      	add	r7, sp, #0
 8007206:	6078      	str	r0, [r7, #4]
 8007208:	6039      	str	r1, [r7, #0]
	/* this will send a message to the host when the mute button is pressed */

	VibeCheckWaveGen* wavegen = (VibeCheckWaveGen*)obj;
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	60fb      	str	r3, [r7, #12]

	uint32_t is_muted;
	if (VibeCheckWaveGen_WasMuteButtonPressed(wavegen, &is_muted))
 800720e:	f107 0308 	add.w	r3, r7, #8
 8007212:	4619      	mov	r1, r3
 8007214:	68f8      	ldr	r0, [r7, #12]
 8007216:	f7ff fd21 	bl	8006c5c <VibeCheckWaveGen_WasMuteButtonPressed>
 800721a:	4603      	mov	r3, r0
 800721c:	2b00      	cmp	r3, #0
 800721e:	d01e      	beq.n	800725e <VibeCheckWaveGenSender_Execute+0x5e>
	{
		VibeCheckShell_PutOutputString(shell, "event");
 8007220:	4911      	ldr	r1, [pc, #68]	@ (8007268 <VibeCheckWaveGenSender_Execute+0x68>)
 8007222:	6838      	ldr	r0, [r7, #0]
 8007224:	f7fe fcde 	bl	8005be4 <VibeCheckShell_PutOutputString>
		VibeCheckShell_PutOutputSeparator(shell);
 8007228:	6838      	ldr	r0, [r7, #0]
 800722a:	f7fe fd4d 	bl	8005cc8 <VibeCheckShell_PutOutputSeparator>
		VibeCheckShell_PutOutputString(shell, "wavegen");
 800722e:	490f      	ldr	r1, [pc, #60]	@ (800726c <VibeCheckWaveGenSender_Execute+0x6c>)
 8007230:	6838      	ldr	r0, [r7, #0]
 8007232:	f7fe fcd7 	bl	8005be4 <VibeCheckShell_PutOutputString>
		VibeCheckShell_PutOutputSeparator(shell);
 8007236:	6838      	ldr	r0, [r7, #0]
 8007238:	f7fe fd46 	bl	8005cc8 <VibeCheckShell_PutOutputSeparator>

		if (is_muted)
 800723c:	68bb      	ldr	r3, [r7, #8]
 800723e:	2b00      	cmp	r3, #0
 8007240:	d004      	beq.n	800724c <VibeCheckWaveGenSender_Execute+0x4c>
			VibeCheckShell_PutOutputString(shell, "muted");
 8007242:	490b      	ldr	r1, [pc, #44]	@ (8007270 <VibeCheckWaveGenSender_Execute+0x70>)
 8007244:	6838      	ldr	r0, [r7, #0]
 8007246:	f7fe fccd 	bl	8005be4 <VibeCheckShell_PutOutputString>
 800724a:	e003      	b.n	8007254 <VibeCheckWaveGenSender_Execute+0x54>
		else
			VibeCheckShell_PutOutputString(shell, "unmuted");
 800724c:	4909      	ldr	r1, [pc, #36]	@ (8007274 <VibeCheckWaveGenSender_Execute+0x74>)
 800724e:	6838      	ldr	r0, [r7, #0]
 8007250:	f7fe fcc8 	bl	8005be4 <VibeCheckShell_PutOutputString>

		VibeCheckShell_PutOutputDelimiter(shell);
 8007254:	6838      	ldr	r0, [r7, #0]
 8007256:	f7fe fd45 	bl	8005ce4 <VibeCheckShell_PutOutputDelimiter>

		return 1;
 800725a:	2301      	movs	r3, #1
 800725c:	e000      	b.n	8007260 <VibeCheckWaveGenSender_Execute+0x60>
	}

	return 0;
 800725e:	2300      	movs	r3, #0
}
 8007260:	4618      	mov	r0, r3
 8007262:	3710      	adds	r7, #16
 8007264:	46bd      	mov	sp, r7
 8007266:	bd80      	pop	{r7, pc}
 8007268:	0801d908 	.word	0x0801d908
 800726c:	0801d910 	.word	0x0801d910
 8007270:	0801d918 	.word	0x0801d918
 8007274:	0801d920 	.word	0x0801d920

08007278 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8007278:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80072b0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 800727c:	f7fb fe1a 	bl	8002eb4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8007280:	480c      	ldr	r0, [pc, #48]	@ (80072b4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8007282:	490d      	ldr	r1, [pc, #52]	@ (80072b8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8007284:	4a0d      	ldr	r2, [pc, #52]	@ (80072bc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8007286:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8007288:	e002      	b.n	8007290 <LoopCopyDataInit>

0800728a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800728a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800728c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800728e:	3304      	adds	r3, #4

08007290 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8007290:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8007292:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8007294:	d3f9      	bcc.n	800728a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8007296:	4a0a      	ldr	r2, [pc, #40]	@ (80072c0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8007298:	4c0a      	ldr	r4, [pc, #40]	@ (80072c4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800729a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800729c:	e001      	b.n	80072a2 <LoopFillZerobss>

0800729e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800729e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80072a0:	3204      	adds	r2, #4

080072a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80072a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80072a4:	d3fb      	bcc.n	800729e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80072a6:	f012 ff13 	bl	801a0d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80072aa:	f7fa f82f 	bl	800130c <main>
  bx  lr
 80072ae:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80072b0:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 80072b4:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80072b8:	240002fc 	.word	0x240002fc
  ldr r2, =_sidata
 80072bc:	0801e9d0 	.word	0x0801e9d0
  ldr r2, =_sbss
 80072c0:	240002fc 	.word	0x240002fc
  ldr r4, =_ebss
 80072c4:	240183e8 	.word	0x240183e8

080072c8 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80072c8:	e7fe      	b.n	80072c8 <ADC3_IRQHandler>
	...

080072cc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80072cc:	b580      	push	{r7, lr}
 80072ce:	b082      	sub	sp, #8
 80072d0:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80072d2:	2003      	movs	r0, #3
 80072d4:	f001 fcf4 	bl	8008cc0 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80072d8:	f006 fcd6 	bl	800dc88 <HAL_RCC_GetSysClockFreq>
 80072dc:	4602      	mov	r2, r0
 80072de:	4b15      	ldr	r3, [pc, #84]	@ (8007334 <HAL_Init+0x68>)
 80072e0:	699b      	ldr	r3, [r3, #24]
 80072e2:	0a1b      	lsrs	r3, r3, #8
 80072e4:	f003 030f 	and.w	r3, r3, #15
 80072e8:	4913      	ldr	r1, [pc, #76]	@ (8007338 <HAL_Init+0x6c>)
 80072ea:	5ccb      	ldrb	r3, [r1, r3]
 80072ec:	f003 031f 	and.w	r3, r3, #31
 80072f0:	fa22 f303 	lsr.w	r3, r2, r3
 80072f4:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80072f6:	4b0f      	ldr	r3, [pc, #60]	@ (8007334 <HAL_Init+0x68>)
 80072f8:	699b      	ldr	r3, [r3, #24]
 80072fa:	f003 030f 	and.w	r3, r3, #15
 80072fe:	4a0e      	ldr	r2, [pc, #56]	@ (8007338 <HAL_Init+0x6c>)
 8007300:	5cd3      	ldrb	r3, [r2, r3]
 8007302:	f003 031f 	and.w	r3, r3, #31
 8007306:	687a      	ldr	r2, [r7, #4]
 8007308:	fa22 f303 	lsr.w	r3, r2, r3
 800730c:	4a0b      	ldr	r2, [pc, #44]	@ (800733c <HAL_Init+0x70>)
 800730e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8007310:	4a0b      	ldr	r2, [pc, #44]	@ (8007340 <HAL_Init+0x74>)
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8007316:	2002      	movs	r0, #2
 8007318:	f000 f814 	bl	8007344 <HAL_InitTick>
 800731c:	4603      	mov	r3, r0
 800731e:	2b00      	cmp	r3, #0
 8007320:	d001      	beq.n	8007326 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8007322:	2301      	movs	r3, #1
 8007324:	e002      	b.n	800732c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8007326:	f7fa ffed 	bl	8002304 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800732a:	2300      	movs	r3, #0
}
 800732c:	4618      	mov	r0, r3
 800732e:	3708      	adds	r7, #8
 8007330:	46bd      	mov	sp, r7
 8007332:	bd80      	pop	{r7, pc}
 8007334:	58024400 	.word	0x58024400
 8007338:	0801d95c 	.word	0x0801d95c
 800733c:	24000004 	.word	0x24000004
 8007340:	24000000 	.word	0x24000000

08007344 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8007344:	b580      	push	{r7, lr}
 8007346:	b082      	sub	sp, #8
 8007348:	af00      	add	r7, sp, #0
 800734a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 800734c:	4b15      	ldr	r3, [pc, #84]	@ (80073a4 <HAL_InitTick+0x60>)
 800734e:	781b      	ldrb	r3, [r3, #0]
 8007350:	2b00      	cmp	r3, #0
 8007352:	d101      	bne.n	8007358 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8007354:	2301      	movs	r3, #1
 8007356:	e021      	b.n	800739c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8007358:	4b13      	ldr	r3, [pc, #76]	@ (80073a8 <HAL_InitTick+0x64>)
 800735a:	681a      	ldr	r2, [r3, #0]
 800735c:	4b11      	ldr	r3, [pc, #68]	@ (80073a4 <HAL_InitTick+0x60>)
 800735e:	781b      	ldrb	r3, [r3, #0]
 8007360:	4619      	mov	r1, r3
 8007362:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8007366:	fbb3 f3f1 	udiv	r3, r3, r1
 800736a:	fbb2 f3f3 	udiv	r3, r2, r3
 800736e:	4618      	mov	r0, r3
 8007370:	f001 fcd9 	bl	8008d26 <HAL_SYSTICK_Config>
 8007374:	4603      	mov	r3, r0
 8007376:	2b00      	cmp	r3, #0
 8007378:	d001      	beq.n	800737e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800737a:	2301      	movs	r3, #1
 800737c:	e00e      	b.n	800739c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	2b0f      	cmp	r3, #15
 8007382:	d80a      	bhi.n	800739a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8007384:	2200      	movs	r2, #0
 8007386:	6879      	ldr	r1, [r7, #4]
 8007388:	f04f 30ff 	mov.w	r0, #4294967295
 800738c:	f001 fca3 	bl	8008cd6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8007390:	4a06      	ldr	r2, [pc, #24]	@ (80073ac <HAL_InitTick+0x68>)
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8007396:	2300      	movs	r3, #0
 8007398:	e000      	b.n	800739c <HAL_InitTick+0x58>
    return HAL_ERROR;
 800739a:	2301      	movs	r3, #1
}
 800739c:	4618      	mov	r0, r3
 800739e:	3708      	adds	r7, #8
 80073a0:	46bd      	mov	sp, r7
 80073a2:	bd80      	pop	{r7, pc}
 80073a4:	2400003c 	.word	0x2400003c
 80073a8:	24000000 	.word	0x24000000
 80073ac:	24000038 	.word	0x24000038

080073b0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80073b0:	b480      	push	{r7}
 80073b2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80073b4:	4b06      	ldr	r3, [pc, #24]	@ (80073d0 <HAL_IncTick+0x20>)
 80073b6:	781b      	ldrb	r3, [r3, #0]
 80073b8:	461a      	mov	r2, r3
 80073ba:	4b06      	ldr	r3, [pc, #24]	@ (80073d4 <HAL_IncTick+0x24>)
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	4413      	add	r3, r2
 80073c0:	4a04      	ldr	r2, [pc, #16]	@ (80073d4 <HAL_IncTick+0x24>)
 80073c2:	6013      	str	r3, [r2, #0]
}
 80073c4:	bf00      	nop
 80073c6:	46bd      	mov	sp, r7
 80073c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073cc:	4770      	bx	lr
 80073ce:	bf00      	nop
 80073d0:	2400003c 	.word	0x2400003c
 80073d4:	240136b4 	.word	0x240136b4

080073d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80073d8:	b480      	push	{r7}
 80073da:	af00      	add	r7, sp, #0
  return uwTick;
 80073dc:	4b03      	ldr	r3, [pc, #12]	@ (80073ec <HAL_GetTick+0x14>)
 80073de:	681b      	ldr	r3, [r3, #0]
}
 80073e0:	4618      	mov	r0, r3
 80073e2:	46bd      	mov	sp, r7
 80073e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e8:	4770      	bx	lr
 80073ea:	bf00      	nop
 80073ec:	240136b4 	.word	0x240136b4

080073f0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80073f0:	b580      	push	{r7, lr}
 80073f2:	b084      	sub	sp, #16
 80073f4:	af00      	add	r7, sp, #0
 80073f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80073f8:	f7ff ffee 	bl	80073d8 <HAL_GetTick>
 80073fc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007408:	d005      	beq.n	8007416 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800740a:	4b0a      	ldr	r3, [pc, #40]	@ (8007434 <HAL_Delay+0x44>)
 800740c:	781b      	ldrb	r3, [r3, #0]
 800740e:	461a      	mov	r2, r3
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	4413      	add	r3, r2
 8007414:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8007416:	bf00      	nop
 8007418:	f7ff ffde 	bl	80073d8 <HAL_GetTick>
 800741c:	4602      	mov	r2, r0
 800741e:	68bb      	ldr	r3, [r7, #8]
 8007420:	1ad3      	subs	r3, r2, r3
 8007422:	68fa      	ldr	r2, [r7, #12]
 8007424:	429a      	cmp	r2, r3
 8007426:	d8f7      	bhi.n	8007418 <HAL_Delay+0x28>
  {
  }
}
 8007428:	bf00      	nop
 800742a:	bf00      	nop
 800742c:	3710      	adds	r7, #16
 800742e:	46bd      	mov	sp, r7
 8007430:	bd80      	pop	{r7, pc}
 8007432:	bf00      	nop
 8007434:	2400003c 	.word	0x2400003c

08007438 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8007438:	b480      	push	{r7}
 800743a:	b083      	sub	sp, #12
 800743c:	af00      	add	r7, sp, #0
 800743e:	6078      	str	r0, [r7, #4]
 8007440:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	689b      	ldr	r3, [r3, #8]
 8007446:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800744a:	683b      	ldr	r3, [r7, #0]
 800744c:	431a      	orrs	r2, r3
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	609a      	str	r2, [r3, #8]
}
 8007452:	bf00      	nop
 8007454:	370c      	adds	r7, #12
 8007456:	46bd      	mov	sp, r7
 8007458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800745c:	4770      	bx	lr

0800745e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800745e:	b480      	push	{r7}
 8007460:	b083      	sub	sp, #12
 8007462:	af00      	add	r7, sp, #0
 8007464:	6078      	str	r0, [r7, #4]
 8007466:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	689b      	ldr	r3, [r3, #8]
 800746c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8007470:	683b      	ldr	r3, [r7, #0]
 8007472:	431a      	orrs	r2, r3
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	609a      	str	r2, [r3, #8]
}
 8007478:	bf00      	nop
 800747a:	370c      	adds	r7, #12
 800747c:	46bd      	mov	sp, r7
 800747e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007482:	4770      	bx	lr

08007484 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8007484:	b480      	push	{r7}
 8007486:	b083      	sub	sp, #12
 8007488:	af00      	add	r7, sp, #0
 800748a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	689b      	ldr	r3, [r3, #8]
 8007490:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8007494:	4618      	mov	r0, r3
 8007496:	370c      	adds	r7, #12
 8007498:	46bd      	mov	sp, r7
 800749a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800749e:	4770      	bx	lr

080074a0 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80074a0:	b480      	push	{r7}
 80074a2:	b087      	sub	sp, #28
 80074a4:	af00      	add	r7, sp, #0
 80074a6:	60f8      	str	r0, [r7, #12]
 80074a8:	60b9      	str	r1, [r7, #8]
 80074aa:	607a      	str	r2, [r7, #4]
 80074ac:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	3360      	adds	r3, #96	@ 0x60
 80074b2:	461a      	mov	r2, r3
 80074b4:	68bb      	ldr	r3, [r7, #8]
 80074b6:	009b      	lsls	r3, r3, #2
 80074b8:	4413      	add	r3, r2
 80074ba:	617b      	str	r3, [r7, #20]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	4a10      	ldr	r2, [pc, #64]	@ (8007500 <LL_ADC_SetOffset+0x60>)
 80074c0:	4293      	cmp	r3, r2
 80074c2:	d10b      	bne.n	80074dc <LL_ADC_SetOffset+0x3c>
  {
    MODIFY_REG(*preg,
 80074c4:	697b      	ldr	r3, [r7, #20]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80074ce:	683b      	ldr	r3, [r7, #0]
 80074d0:	4313      	orrs	r3, r2
 80074d2:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80074d6:	697b      	ldr	r3, [r7, #20]
 80074d8:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 80074da:	e00b      	b.n	80074f4 <LL_ADC_SetOffset+0x54>
    MODIFY_REG(*preg,
 80074dc:	697b      	ldr	r3, [r7, #20]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 80074ea:	683b      	ldr	r3, [r7, #0]
 80074ec:	430b      	orrs	r3, r1
 80074ee:	431a      	orrs	r2, r3
 80074f0:	697b      	ldr	r3, [r7, #20]
 80074f2:	601a      	str	r2, [r3, #0]
}
 80074f4:	bf00      	nop
 80074f6:	371c      	adds	r7, #28
 80074f8:	46bd      	mov	sp, r7
 80074fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074fe:	4770      	bx	lr
 8007500:	58026000 	.word	0x58026000

08007504 <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8007504:	b480      	push	{r7}
 8007506:	b085      	sub	sp, #20
 8007508:	af00      	add	r7, sp, #0
 800750a:	6078      	str	r0, [r7, #4]
 800750c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	3360      	adds	r3, #96	@ 0x60
 8007512:	461a      	mov	r2, r3
 8007514:	683b      	ldr	r3, [r7, #0]
 8007516:	009b      	lsls	r3, r3, #2
 8007518:	4413      	add	r3, r2
 800751a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8007524:	4618      	mov	r0, r3
 8007526:	3714      	adds	r7, #20
 8007528:	46bd      	mov	sp, r7
 800752a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800752e:	4770      	bx	lr

08007530 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8007530:	b480      	push	{r7}
 8007532:	b085      	sub	sp, #20
 8007534:	af00      	add	r7, sp, #0
 8007536:	60f8      	str	r0, [r7, #12]
 8007538:	60b9      	str	r1, [r7, #8]
 800753a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	691b      	ldr	r3, [r3, #16]
 8007540:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8007544:	68bb      	ldr	r3, [r7, #8]
 8007546:	f003 031f 	and.w	r3, r3, #31
 800754a:	6879      	ldr	r1, [r7, #4]
 800754c:	fa01 f303 	lsl.w	r3, r1, r3
 8007550:	431a      	orrs	r2, r3
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	611a      	str	r2, [r3, #16]
}
 8007556:	bf00      	nop
 8007558:	3714      	adds	r7, #20
 800755a:	46bd      	mov	sp, r7
 800755c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007560:	4770      	bx	lr
	...

08007564 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8007564:	b480      	push	{r7}
 8007566:	b087      	sub	sp, #28
 8007568:	af00      	add	r7, sp, #0
 800756a:	60f8      	str	r0, [r7, #12]
 800756c:	60b9      	str	r1, [r7, #8]
 800756e:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	4a0c      	ldr	r2, [pc, #48]	@ (80075a4 <LL_ADC_SetOffsetSignedSaturation+0x40>)
 8007574:	4293      	cmp	r3, r2
 8007576:	d00e      	beq.n	8007596 <LL_ADC_SetOffsetSignedSaturation+0x32>
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	3360      	adds	r3, #96	@ 0x60
 800757c:	461a      	mov	r2, r3
 800757e:	68bb      	ldr	r3, [r7, #8]
 8007580:	009b      	lsls	r3, r3, #2
 8007582:	4413      	add	r3, r2
 8007584:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8007586:	697b      	ldr	r3, [r7, #20]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	431a      	orrs	r2, r3
 8007592:	697b      	ldr	r3, [r7, #20]
 8007594:	601a      	str	r2, [r3, #0]
  }
}
 8007596:	bf00      	nop
 8007598:	371c      	adds	r7, #28
 800759a:	46bd      	mov	sp, r7
 800759c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a0:	4770      	bx	lr
 80075a2:	bf00      	nop
 80075a4:	58026000 	.word	0x58026000

080075a8 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80075a8:	b480      	push	{r7}
 80075aa:	b087      	sub	sp, #28
 80075ac:	af00      	add	r7, sp, #0
 80075ae:	60f8      	str	r0, [r7, #12]
 80075b0:	60b9      	str	r1, [r7, #8]
 80075b2:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	4a0c      	ldr	r2, [pc, #48]	@ (80075e8 <LL_ADC_SetOffsetSaturation+0x40>)
 80075b8:	4293      	cmp	r3, r2
 80075ba:	d10e      	bne.n	80075da <LL_ADC_SetOffsetSaturation+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	3360      	adds	r3, #96	@ 0x60
 80075c0:	461a      	mov	r2, r3
 80075c2:	68bb      	ldr	r3, [r7, #8]
 80075c4:	009b      	lsls	r3, r3, #2
 80075c6:	4413      	add	r3, r2
 80075c8:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 80075ca:	697b      	ldr	r3, [r7, #20]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	431a      	orrs	r2, r3
 80075d6:	697b      	ldr	r3, [r7, #20]
 80075d8:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_SATEN,
               OffsetSaturation);
  }
}
 80075da:	bf00      	nop
 80075dc:	371c      	adds	r7, #28
 80075de:	46bd      	mov	sp, r7
 80075e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e4:	4770      	bx	lr
 80075e6:	bf00      	nop
 80075e8:	58026000 	.word	0x58026000

080075ec <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80075ec:	b480      	push	{r7}
 80075ee:	b087      	sub	sp, #28
 80075f0:	af00      	add	r7, sp, #0
 80075f2:	60f8      	str	r0, [r7, #12]
 80075f4:	60b9      	str	r1, [r7, #8]
 80075f6:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	4a0c      	ldr	r2, [pc, #48]	@ (800762c <LL_ADC_SetOffsetSign+0x40>)
 80075fc:	4293      	cmp	r3, r2
 80075fe:	d10e      	bne.n	800761e <LL_ADC_SetOffsetSign+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	3360      	adds	r3, #96	@ 0x60
 8007604:	461a      	mov	r2, r3
 8007606:	68bb      	ldr	r3, [r7, #8]
 8007608:	009b      	lsls	r3, r3, #2
 800760a:	4413      	add	r3, r2
 800760c:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 800760e:	697b      	ldr	r3, [r7, #20]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	431a      	orrs	r2, r3
 800761a:	697b      	ldr	r3, [r7, #20]
 800761c:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_OFFSETPOS,
               OffsetSign);
  }
}
 800761e:	bf00      	nop
 8007620:	371c      	adds	r7, #28
 8007622:	46bd      	mov	sp, r7
 8007624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007628:	4770      	bx	lr
 800762a:	bf00      	nop
 800762c:	58026000 	.word	0x58026000

08007630 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8007630:	b480      	push	{r7}
 8007632:	b087      	sub	sp, #28
 8007634:	af00      	add	r7, sp, #0
 8007636:	60f8      	str	r0, [r7, #12]
 8007638:	60b9      	str	r1, [r7, #8]
 800763a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	3360      	adds	r3, #96	@ 0x60
 8007640:	461a      	mov	r2, r3
 8007642:	68bb      	ldr	r3, [r7, #8]
 8007644:	009b      	lsls	r3, r3, #2
 8007646:	4413      	add	r3, r2
 8007648:	617b      	str	r3, [r7, #20]
  if (ADCx == ADC3)
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	4a0c      	ldr	r2, [pc, #48]	@ (8007680 <LL_ADC_SetOffsetState+0x50>)
 800764e:	4293      	cmp	r3, r2
 8007650:	d108      	bne.n	8007664 <LL_ADC_SetOffsetState+0x34>
  {
    MODIFY_REG(*preg,
 8007652:	697b      	ldr	r3, [r7, #20]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	431a      	orrs	r2, r3
 800765e:	697b      	ldr	r3, [r7, #20]
 8007660:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_SSATE,
               OffsetState);
  }
}
 8007662:	e007      	b.n	8007674 <LL_ADC_SetOffsetState+0x44>
    MODIFY_REG(*preg,
 8007664:	697b      	ldr	r3, [r7, #20]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	431a      	orrs	r2, r3
 8007670:	697b      	ldr	r3, [r7, #20]
 8007672:	601a      	str	r2, [r3, #0]
}
 8007674:	bf00      	nop
 8007676:	371c      	adds	r7, #28
 8007678:	46bd      	mov	sp, r7
 800767a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800767e:	4770      	bx	lr
 8007680:	58026000 	.word	0x58026000

08007684 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8007684:	b480      	push	{r7}
 8007686:	b087      	sub	sp, #28
 8007688:	af00      	add	r7, sp, #0
 800768a:	60f8      	str	r0, [r7, #12]
 800768c:	60b9      	str	r1, [r7, #8]
 800768e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	3330      	adds	r3, #48	@ 0x30
 8007694:	461a      	mov	r2, r3
 8007696:	68bb      	ldr	r3, [r7, #8]
 8007698:	0a1b      	lsrs	r3, r3, #8
 800769a:	009b      	lsls	r3, r3, #2
 800769c:	f003 030c 	and.w	r3, r3, #12
 80076a0:	4413      	add	r3, r2
 80076a2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80076a4:	697b      	ldr	r3, [r7, #20]
 80076a6:	681a      	ldr	r2, [r3, #0]
 80076a8:	68bb      	ldr	r3, [r7, #8]
 80076aa:	f003 031f 	and.w	r3, r3, #31
 80076ae:	211f      	movs	r1, #31
 80076b0:	fa01 f303 	lsl.w	r3, r1, r3
 80076b4:	43db      	mvns	r3, r3
 80076b6:	401a      	ands	r2, r3
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	0e9b      	lsrs	r3, r3, #26
 80076bc:	f003 011f 	and.w	r1, r3, #31
 80076c0:	68bb      	ldr	r3, [r7, #8]
 80076c2:	f003 031f 	and.w	r3, r3, #31
 80076c6:	fa01 f303 	lsl.w	r3, r1, r3
 80076ca:	431a      	orrs	r2, r3
 80076cc:	697b      	ldr	r3, [r7, #20]
 80076ce:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80076d0:	bf00      	nop
 80076d2:	371c      	adds	r7, #28
 80076d4:	46bd      	mov	sp, r7
 80076d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076da:	4770      	bx	lr

080076dc <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80076dc:	b480      	push	{r7}
 80076de:	b087      	sub	sp, #28
 80076e0:	af00      	add	r7, sp, #0
 80076e2:	60f8      	str	r0, [r7, #12]
 80076e4:	60b9      	str	r1, [r7, #8]
 80076e6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	3314      	adds	r3, #20
 80076ec:	461a      	mov	r2, r3
 80076ee:	68bb      	ldr	r3, [r7, #8]
 80076f0:	0e5b      	lsrs	r3, r3, #25
 80076f2:	009b      	lsls	r3, r3, #2
 80076f4:	f003 0304 	and.w	r3, r3, #4
 80076f8:	4413      	add	r3, r2
 80076fa:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80076fc:	697b      	ldr	r3, [r7, #20]
 80076fe:	681a      	ldr	r2, [r3, #0]
 8007700:	68bb      	ldr	r3, [r7, #8]
 8007702:	0d1b      	lsrs	r3, r3, #20
 8007704:	f003 031f 	and.w	r3, r3, #31
 8007708:	2107      	movs	r1, #7
 800770a:	fa01 f303 	lsl.w	r3, r1, r3
 800770e:	43db      	mvns	r3, r3
 8007710:	401a      	ands	r2, r3
 8007712:	68bb      	ldr	r3, [r7, #8]
 8007714:	0d1b      	lsrs	r3, r3, #20
 8007716:	f003 031f 	and.w	r3, r3, #31
 800771a:	6879      	ldr	r1, [r7, #4]
 800771c:	fa01 f303 	lsl.w	r3, r1, r3
 8007720:	431a      	orrs	r2, r3
 8007722:	697b      	ldr	r3, [r7, #20]
 8007724:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8007726:	bf00      	nop
 8007728:	371c      	adds	r7, #28
 800772a:	46bd      	mov	sp, r7
 800772c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007730:	4770      	bx	lr
	...

08007734 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8007734:	b480      	push	{r7}
 8007736:	b085      	sub	sp, #20
 8007738:	af00      	add	r7, sp, #0
 800773a:	60f8      	str	r0, [r7, #12]
 800773c:	60b9      	str	r1, [r7, #8]
 800773e:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  if (ADCx == ADC3)
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	4a1a      	ldr	r2, [pc, #104]	@ (80077ac <LL_ADC_SetChannelSingleDiff+0x78>)
 8007744:	4293      	cmp	r3, r2
 8007746:	d115      	bne.n	8007774 <LL_ADC_SetChannelSingleDiff+0x40>
  {
    MODIFY_REG(ADCx->LTR2_DIFSEL,
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800774e:	68bb      	ldr	r3, [r7, #8]
 8007750:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007754:	43db      	mvns	r3, r3
 8007756:	401a      	ands	r2, r3
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	f003 0318 	and.w	r3, r3, #24
 800775e:	4914      	ldr	r1, [pc, #80]	@ (80077b0 <LL_ADC_SetChannelSingleDiff+0x7c>)
 8007760:	40d9      	lsrs	r1, r3
 8007762:	68bb      	ldr	r3, [r7, #8]
 8007764:	400b      	ands	r3, r1
 8007766:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800776a:	431a      	orrs	r2, r3
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8007772:	e014      	b.n	800779e <LL_ADC_SetChannelSingleDiff+0x6a>
    MODIFY_REG(ADCx->DIFSEL_RES12,
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 800777a:	68bb      	ldr	r3, [r7, #8]
 800777c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007780:	43db      	mvns	r3, r3
 8007782:	401a      	ands	r2, r3
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	f003 0318 	and.w	r3, r3, #24
 800778a:	4909      	ldr	r1, [pc, #36]	@ (80077b0 <LL_ADC_SetChannelSingleDiff+0x7c>)
 800778c:	40d9      	lsrs	r1, r3
 800778e:	68bb      	ldr	r3, [r7, #8]
 8007790:	400b      	ands	r3, r1
 8007792:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007796:	431a      	orrs	r2, r3
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
}
 800779e:	bf00      	nop
 80077a0:	3714      	adds	r7, #20
 80077a2:	46bd      	mov	sp, r7
 80077a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a8:	4770      	bx	lr
 80077aa:	bf00      	nop
 80077ac:	58026000 	.word	0x58026000
 80077b0:	000fffff 	.word	0x000fffff

080077b4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80077b4:	b480      	push	{r7}
 80077b6:	b083      	sub	sp, #12
 80077b8:	af00      	add	r7, sp, #0
 80077ba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	689a      	ldr	r2, [r3, #8]
 80077c0:	4b04      	ldr	r3, [pc, #16]	@ (80077d4 <LL_ADC_DisableDeepPowerDown+0x20>)
 80077c2:	4013      	ands	r3, r2
 80077c4:	687a      	ldr	r2, [r7, #4]
 80077c6:	6093      	str	r3, [r2, #8]
}
 80077c8:	bf00      	nop
 80077ca:	370c      	adds	r7, #12
 80077cc:	46bd      	mov	sp, r7
 80077ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d2:	4770      	bx	lr
 80077d4:	5fffffc0 	.word	0x5fffffc0

080077d8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80077d8:	b480      	push	{r7}
 80077da:	b083      	sub	sp, #12
 80077dc:	af00      	add	r7, sp, #0
 80077de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	689b      	ldr	r3, [r3, #8]
 80077e4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80077e8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80077ec:	d101      	bne.n	80077f2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80077ee:	2301      	movs	r3, #1
 80077f0:	e000      	b.n	80077f4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80077f2:	2300      	movs	r3, #0
}
 80077f4:	4618      	mov	r0, r3
 80077f6:	370c      	adds	r7, #12
 80077f8:	46bd      	mov	sp, r7
 80077fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077fe:	4770      	bx	lr

08007800 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8007800:	b480      	push	{r7}
 8007802:	b083      	sub	sp, #12
 8007804:	af00      	add	r7, sp, #0
 8007806:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	689a      	ldr	r2, [r3, #8]
 800780c:	4b05      	ldr	r3, [pc, #20]	@ (8007824 <LL_ADC_EnableInternalRegulator+0x24>)
 800780e:	4013      	ands	r3, r2
 8007810:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8007818:	bf00      	nop
 800781a:	370c      	adds	r7, #12
 800781c:	46bd      	mov	sp, r7
 800781e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007822:	4770      	bx	lr
 8007824:	6fffffc0 	.word	0x6fffffc0

08007828 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8007828:	b480      	push	{r7}
 800782a:	b083      	sub	sp, #12
 800782c:	af00      	add	r7, sp, #0
 800782e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	689b      	ldr	r3, [r3, #8]
 8007834:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007838:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800783c:	d101      	bne.n	8007842 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800783e:	2301      	movs	r3, #1
 8007840:	e000      	b.n	8007844 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8007842:	2300      	movs	r3, #0
}
 8007844:	4618      	mov	r0, r3
 8007846:	370c      	adds	r7, #12
 8007848:	46bd      	mov	sp, r7
 800784a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800784e:	4770      	bx	lr

08007850 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8007850:	b480      	push	{r7}
 8007852:	b083      	sub	sp, #12
 8007854:	af00      	add	r7, sp, #0
 8007856:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	689b      	ldr	r3, [r3, #8]
 800785c:	f003 0301 	and.w	r3, r3, #1
 8007860:	2b01      	cmp	r3, #1
 8007862:	d101      	bne.n	8007868 <LL_ADC_IsEnabled+0x18>
 8007864:	2301      	movs	r3, #1
 8007866:	e000      	b.n	800786a <LL_ADC_IsEnabled+0x1a>
 8007868:	2300      	movs	r3, #0
}
 800786a:	4618      	mov	r0, r3
 800786c:	370c      	adds	r7, #12
 800786e:	46bd      	mov	sp, r7
 8007870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007874:	4770      	bx	lr

08007876 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8007876:	b480      	push	{r7}
 8007878:	b083      	sub	sp, #12
 800787a:	af00      	add	r7, sp, #0
 800787c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	689b      	ldr	r3, [r3, #8]
 8007882:	f003 0304 	and.w	r3, r3, #4
 8007886:	2b04      	cmp	r3, #4
 8007888:	d101      	bne.n	800788e <LL_ADC_REG_IsConversionOngoing+0x18>
 800788a:	2301      	movs	r3, #1
 800788c:	e000      	b.n	8007890 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800788e:	2300      	movs	r3, #0
}
 8007890:	4618      	mov	r0, r3
 8007892:	370c      	adds	r7, #12
 8007894:	46bd      	mov	sp, r7
 8007896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800789a:	4770      	bx	lr

0800789c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800789c:	b480      	push	{r7}
 800789e:	b083      	sub	sp, #12
 80078a0:	af00      	add	r7, sp, #0
 80078a2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	689b      	ldr	r3, [r3, #8]
 80078a8:	f003 0308 	and.w	r3, r3, #8
 80078ac:	2b08      	cmp	r3, #8
 80078ae:	d101      	bne.n	80078b4 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80078b0:	2301      	movs	r3, #1
 80078b2:	e000      	b.n	80078b6 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80078b4:	2300      	movs	r3, #0
}
 80078b6:	4618      	mov	r0, r3
 80078b8:	370c      	adds	r7, #12
 80078ba:	46bd      	mov	sp, r7
 80078bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c0:	4770      	bx	lr
	...

080078c4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80078c4:	b590      	push	{r4, r7, lr}
 80078c6:	b089      	sub	sp, #36	@ 0x24
 80078c8:	af00      	add	r7, sp, #0
 80078ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80078cc:	2300      	movs	r3, #0
 80078ce:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80078d0:	2300      	movs	r3, #0
 80078d2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d101      	bne.n	80078de <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80078da:	2301      	movs	r3, #1
 80078dc:	e1ee      	b.n	8007cbc <HAL_ADC_Init+0x3f8>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	691b      	ldr	r3, [r3, #16]
 80078e2:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d109      	bne.n	8007900 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80078ec:	6878      	ldr	r0, [r7, #4]
 80078ee:	f7fa fd25 	bl	800233c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	2200      	movs	r2, #0
 80078f6:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	2200      	movs	r2, #0
 80078fc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	4618      	mov	r0, r3
 8007906:	f7ff ff67 	bl	80077d8 <LL_ADC_IsDeepPowerDownEnabled>
 800790a:	4603      	mov	r3, r0
 800790c:	2b00      	cmp	r3, #0
 800790e:	d004      	beq.n	800791a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	4618      	mov	r0, r3
 8007916:	f7ff ff4d 	bl	80077b4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	4618      	mov	r0, r3
 8007920:	f7ff ff82 	bl	8007828 <LL_ADC_IsInternalRegulatorEnabled>
 8007924:	4603      	mov	r3, r0
 8007926:	2b00      	cmp	r3, #0
 8007928:	d114      	bne.n	8007954 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	4618      	mov	r0, r3
 8007930:	f7ff ff66 	bl	8007800 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8007934:	4b8e      	ldr	r3, [pc, #568]	@ (8007b70 <HAL_ADC_Init+0x2ac>)
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	099b      	lsrs	r3, r3, #6
 800793a:	4a8e      	ldr	r2, [pc, #568]	@ (8007b74 <HAL_ADC_Init+0x2b0>)
 800793c:	fba2 2303 	umull	r2, r3, r2, r3
 8007940:	099b      	lsrs	r3, r3, #6
 8007942:	3301      	adds	r3, #1
 8007944:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8007946:	e002      	b.n	800794e <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8007948:	68bb      	ldr	r3, [r7, #8]
 800794a:	3b01      	subs	r3, #1
 800794c:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800794e:	68bb      	ldr	r3, [r7, #8]
 8007950:	2b00      	cmp	r3, #0
 8007952:	d1f9      	bne.n	8007948 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	4618      	mov	r0, r3
 800795a:	f7ff ff65 	bl	8007828 <LL_ADC_IsInternalRegulatorEnabled>
 800795e:	4603      	mov	r3, r0
 8007960:	2b00      	cmp	r3, #0
 8007962:	d10d      	bne.n	8007980 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007968:	f043 0210 	orr.w	r2, r3, #16
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007974:	f043 0201 	orr.w	r2, r3, #1
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	665a      	str	r2, [r3, #100]	@ 0x64

    tmp_hal_status = HAL_ERROR;
 800797c:	2301      	movs	r3, #1
 800797e:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	4618      	mov	r0, r3
 8007986:	f7ff ff76 	bl	8007876 <LL_ADC_REG_IsConversionOngoing>
 800798a:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007990:	f003 0310 	and.w	r3, r3, #16
 8007994:	2b00      	cmp	r3, #0
 8007996:	f040 8188 	bne.w	8007caa <HAL_ADC_Init+0x3e6>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800799a:	697b      	ldr	r3, [r7, #20]
 800799c:	2b00      	cmp	r3, #0
 800799e:	f040 8184 	bne.w	8007caa <HAL_ADC_Init+0x3e6>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80079a6:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80079aa:	f043 0202 	orr.w	r2, r3, #2
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	4618      	mov	r0, r3
 80079b8:	f7ff ff4a 	bl	8007850 <LL_ADC_IsEnabled>
 80079bc:	4603      	mov	r3, r0
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d136      	bne.n	8007a30 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	4a6c      	ldr	r2, [pc, #432]	@ (8007b78 <HAL_ADC_Init+0x2b4>)
 80079c8:	4293      	cmp	r3, r2
 80079ca:	d004      	beq.n	80079d6 <HAL_ADC_Init+0x112>
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	4a6a      	ldr	r2, [pc, #424]	@ (8007b7c <HAL_ADC_Init+0x2b8>)
 80079d2:	4293      	cmp	r3, r2
 80079d4:	d10e      	bne.n	80079f4 <HAL_ADC_Init+0x130>
 80079d6:	4868      	ldr	r0, [pc, #416]	@ (8007b78 <HAL_ADC_Init+0x2b4>)
 80079d8:	f7ff ff3a 	bl	8007850 <LL_ADC_IsEnabled>
 80079dc:	4604      	mov	r4, r0
 80079de:	4867      	ldr	r0, [pc, #412]	@ (8007b7c <HAL_ADC_Init+0x2b8>)
 80079e0:	f7ff ff36 	bl	8007850 <LL_ADC_IsEnabled>
 80079e4:	4603      	mov	r3, r0
 80079e6:	4323      	orrs	r3, r4
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	bf0c      	ite	eq
 80079ec:	2301      	moveq	r3, #1
 80079ee:	2300      	movne	r3, #0
 80079f0:	b2db      	uxtb	r3, r3
 80079f2:	e008      	b.n	8007a06 <HAL_ADC_Init+0x142>
 80079f4:	4862      	ldr	r0, [pc, #392]	@ (8007b80 <HAL_ADC_Init+0x2bc>)
 80079f6:	f7ff ff2b 	bl	8007850 <LL_ADC_IsEnabled>
 80079fa:	4603      	mov	r3, r0
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	bf0c      	ite	eq
 8007a00:	2301      	moveq	r3, #1
 8007a02:	2300      	movne	r3, #0
 8007a04:	b2db      	uxtb	r3, r3
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d012      	beq.n	8007a30 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	4a5a      	ldr	r2, [pc, #360]	@ (8007b78 <HAL_ADC_Init+0x2b4>)
 8007a10:	4293      	cmp	r3, r2
 8007a12:	d004      	beq.n	8007a1e <HAL_ADC_Init+0x15a>
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	4a58      	ldr	r2, [pc, #352]	@ (8007b7c <HAL_ADC_Init+0x2b8>)
 8007a1a:	4293      	cmp	r3, r2
 8007a1c:	d101      	bne.n	8007a22 <HAL_ADC_Init+0x15e>
 8007a1e:	4a59      	ldr	r2, [pc, #356]	@ (8007b84 <HAL_ADC_Init+0x2c0>)
 8007a20:	e000      	b.n	8007a24 <HAL_ADC_Init+0x160>
 8007a22:	4a59      	ldr	r2, [pc, #356]	@ (8007b88 <HAL_ADC_Init+0x2c4>)
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	685b      	ldr	r3, [r3, #4]
 8007a28:	4619      	mov	r1, r3
 8007a2a:	4610      	mov	r0, r2
 8007a2c:	f7ff fd04 	bl	8007438 <LL_ADC_SetCommonClock>
                hadc->Init.Overrun                                                    |
                hadc->Init.Resolution                                                 |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));

#elif defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	4a52      	ldr	r2, [pc, #328]	@ (8007b80 <HAL_ADC_Init+0x2bc>)
 8007a36:	4293      	cmp	r3, r2
 8007a38:	d129      	bne.n	8007a8e <HAL_ADC_Init+0x1ca>
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	7e5b      	ldrb	r3, [r3, #25]
 8007a3e:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                     |
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8007a44:	431a      	orrs	r2, r3
                  hadc->Init.DataAlign                                                   |
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	68db      	ldr	r3, [r3, #12]
                  hadc->Init.Overrun                                                     |
 8007a4a:	431a      	orrs	r2, r3
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	689b      	ldr	r3, [r3, #8]
 8007a50:	2b08      	cmp	r3, #8
 8007a52:	d013      	beq.n	8007a7c <HAL_ADC_Init+0x1b8>
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	689b      	ldr	r3, [r3, #8]
 8007a58:	2b0c      	cmp	r3, #12
 8007a5a:	d00d      	beq.n	8007a78 <HAL_ADC_Init+0x1b4>
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	689b      	ldr	r3, [r3, #8]
 8007a60:	2b1c      	cmp	r3, #28
 8007a62:	d007      	beq.n	8007a74 <HAL_ADC_Init+0x1b0>
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	689b      	ldr	r3, [r3, #8]
 8007a68:	2b18      	cmp	r3, #24
 8007a6a:	d101      	bne.n	8007a70 <HAL_ADC_Init+0x1ac>
 8007a6c:	2318      	movs	r3, #24
 8007a6e:	e006      	b.n	8007a7e <HAL_ADC_Init+0x1ba>
 8007a70:	2300      	movs	r3, #0
 8007a72:	e004      	b.n	8007a7e <HAL_ADC_Init+0x1ba>
 8007a74:	2310      	movs	r3, #16
 8007a76:	e002      	b.n	8007a7e <HAL_ADC_Init+0x1ba>
 8007a78:	2308      	movs	r3, #8
 8007a7a:	e000      	b.n	8007a7e <HAL_ADC_Init+0x1ba>
 8007a7c:	2300      	movs	r3, #0
                  hadc->Init.DataAlign                                                   |
 8007a7e:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007a86:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8007a88:	4313      	orrs	r3, r2
 8007a8a:	61bb      	str	r3, [r7, #24]
 8007a8c:	e00e      	b.n	8007aac <HAL_ADC_Init+0x1e8>
    }
    else
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	7e5b      	ldrb	r3, [r3, #25]
 8007a92:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8007a98:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8007a9e:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007aa6:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8007aa8:	4313      	orrs	r3, r2
 8007aaa:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007ab2:	2b01      	cmp	r3, #1
 8007ab4:	d106      	bne.n	8007ac4 <HAL_ADC_Init+0x200>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007aba:	3b01      	subs	r3, #1
 8007abc:	045b      	lsls	r3, r3, #17
 8007abe:	69ba      	ldr	r2, [r7, #24]
 8007ac0:	4313      	orrs	r3, r2
 8007ac2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d009      	beq.n	8007ae0 <HAL_ADC_Init+0x21c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ad0:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ad8:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8007ada:	69ba      	ldr	r2, [r7, #24]
 8007adc:	4313      	orrs	r3, r2
 8007ade:	61bb      	str	r3, [r7, #24]
                 );
    }


#if defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	4a26      	ldr	r2, [pc, #152]	@ (8007b80 <HAL_ADC_Init+0x2bc>)
 8007ae6:	4293      	cmp	r3, r2
 8007ae8:	d115      	bne.n	8007b16 <HAL_ADC_Init+0x252>
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC3_CFGR_FIELDS_1, tmpCFGR);
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	68da      	ldr	r2, [r3, #12]
 8007af0:	4b26      	ldr	r3, [pc, #152]	@ (8007b8c <HAL_ADC_Init+0x2c8>)
 8007af2:	4013      	ands	r3, r2
 8007af4:	687a      	ldr	r2, [r7, #4]
 8007af6:	6812      	ldr	r2, [r2, #0]
 8007af8:	69b9      	ldr	r1, [r7, #24]
 8007afa:	430b      	orrs	r3, r1
 8007afc:	60d3      	str	r3, [r2, #12]
      /* Configuration of sampling mode */
      MODIFY_REG(hadc->Instance->CFGR2, ADC3_CFGR2_BULB | ADC3_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	691b      	ldr	r3, [r3, #16]
 8007b04:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	430a      	orrs	r2, r1
 8007b12:	611a      	str	r2, [r3, #16]
 8007b14:	e009      	b.n	8007b2a <HAL_ADC_Init+0x266>
    }
    else
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	68da      	ldr	r2, [r3, #12]
 8007b1c:	4b1c      	ldr	r3, [pc, #112]	@ (8007b90 <HAL_ADC_Init+0x2cc>)
 8007b1e:	4013      	ands	r3, r2
 8007b20:	687a      	ldr	r2, [r7, #4]
 8007b22:	6812      	ldr	r2, [r2, #0]
 8007b24:	69b9      	ldr	r1, [r7, #24]
 8007b26:	430b      	orrs	r3, r1
 8007b28:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	4618      	mov	r0, r3
 8007b30:	f7ff fea1 	bl	8007876 <LL_ADC_REG_IsConversionOngoing>
 8007b34:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	4618      	mov	r0, r3
 8007b3c:	f7ff feae 	bl	800789c <LL_ADC_INJ_IsConversionOngoing>
 8007b40:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8007b42:	693b      	ldr	r3, [r7, #16]
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	f040 808e 	bne.w	8007c66 <HAL_ADC_Init+0x3a2>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	f040 808a 	bne.w	8007c66 <HAL_ADC_Init+0x3a2>
       )
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	4a0a      	ldr	r2, [pc, #40]	@ (8007b80 <HAL_ADC_Init+0x2bc>)
 8007b58:	4293      	cmp	r3, r2
 8007b5a:	d11b      	bne.n	8007b94 <HAL_ADC_Init+0x2d0>
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	7e1b      	ldrb	r3, [r3, #24]
 8007b60:	039a      	lsls	r2, r3, #14
                    ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8007b68:	005b      	lsls	r3, r3, #1
        tmpCFGR = (
 8007b6a:	4313      	orrs	r3, r2
 8007b6c:	61bb      	str	r3, [r7, #24]
 8007b6e:	e018      	b.n	8007ba2 <HAL_ADC_Init+0x2de>
 8007b70:	24000000 	.word	0x24000000
 8007b74:	053e2d63 	.word	0x053e2d63
 8007b78:	40022000 	.word	0x40022000
 8007b7c:	40022100 	.word	0x40022100
 8007b80:	58026000 	.word	0x58026000
 8007b84:	40022300 	.word	0x40022300
 8007b88:	58026300 	.word	0x58026300
 8007b8c:	fff04007 	.word	0xfff04007
 8007b90:	fff0c003 	.word	0xfff0c003
      }
      else
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	7e1b      	ldrb	r3, [r3, #24]
 8007b98:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        tmpCFGR = (
 8007b9e:	4313      	orrs	r3, r2
 8007ba0:	61bb      	str	r3, [r7, #24]
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	68da      	ldr	r2, [r3, #12]
 8007ba8:	4b46      	ldr	r3, [pc, #280]	@ (8007cc4 <HAL_ADC_Init+0x400>)
 8007baa:	4013      	ands	r3, r2
 8007bac:	687a      	ldr	r2, [r7, #4]
 8007bae:	6812      	ldr	r2, [r2, #0]
 8007bb0:	69b9      	ldr	r1, [r7, #24]
 8007bb2:	430b      	orrs	r3, r1
 8007bb4:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007bbc:	2b01      	cmp	r3, #1
 8007bbe:	d137      	bne.n	8007c30 <HAL_ADC_Init+0x36c>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007bc4:	2b00      	cmp	r3, #0
          /* Multi trigger is not applicable to software-triggered conversions */
          assert_param((hadc->Init.Oversampling.TriggeredMode == ADC_TRIGGEREDMODE_SINGLE_TRIGGER));
        }

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	4a3f      	ldr	r2, [pc, #252]	@ (8007cc8 <HAL_ADC_Init+0x404>)
 8007bcc:	4293      	cmp	r3, r2
 8007bce:	d116      	bne.n	8007bfe <HAL_ADC_Init+0x33a>
          /* Configuration of Oversampler:                                      */
          /*  - Oversampling Ratio                                              */
          /*  - Right bit shift                                                 */
          /*  - Triggered mode                                                  */
          /*  - Oversampling mode (continued/resumed)                           */
          MODIFY_REG(hadc->Instance->CFGR2,
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	691a      	ldr	r2, [r3, #16]
 8007bd6:	4b3d      	ldr	r3, [pc, #244]	@ (8007ccc <HAL_ADC_Init+0x408>)
 8007bd8:	4013      	ands	r3, r2
 8007bda:	687a      	ldr	r2, [r7, #4]
 8007bdc:	6c91      	ldr	r1, [r2, #72]	@ 0x48
 8007bde:	687a      	ldr	r2, [r7, #4]
 8007be0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8007be2:	4311      	orrs	r1, r2
 8007be4:	687a      	ldr	r2, [r7, #4]
 8007be6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8007be8:	4311      	orrs	r1, r2
 8007bea:	687a      	ldr	r2, [r7, #4]
 8007bec:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8007bee:	430a      	orrs	r2, r1
 8007bf0:	431a      	orrs	r2, r3
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	f042 0201 	orr.w	r2, r2, #1
 8007bfa:	611a      	str	r2, [r3, #16]
 8007bfc:	e020      	b.n	8007c40 <HAL_ADC_Init+0x37c>
          /*  - Oversampling Ratio                                               */
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	691a      	ldr	r2, [r3, #16]
 8007c04:	4b32      	ldr	r3, [pc, #200]	@ (8007cd0 <HAL_ADC_Init+0x40c>)
 8007c06:	4013      	ands	r3, r2
 8007c08:	687a      	ldr	r2, [r7, #4]
 8007c0a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8007c0c:	3a01      	subs	r2, #1
 8007c0e:	0411      	lsls	r1, r2, #16
 8007c10:	687a      	ldr	r2, [r7, #4]
 8007c12:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8007c14:	4311      	orrs	r1, r2
 8007c16:	687a      	ldr	r2, [r7, #4]
 8007c18:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8007c1a:	4311      	orrs	r1, r2
 8007c1c:	687a      	ldr	r2, [r7, #4]
 8007c1e:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8007c20:	430a      	orrs	r2, r1
 8007c22:	431a      	orrs	r2, r3
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	f042 0201 	orr.w	r2, r2, #1
 8007c2c:	611a      	str	r2, [r3, #16]
 8007c2e:	e007      	b.n	8007c40 <HAL_ADC_Init+0x37c>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	691a      	ldr	r2, [r3, #16]
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	f022 0201 	bic.w	r2, r2, #1
 8007c3e:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	691b      	ldr	r3, [r3, #16]
 8007c46:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	430a      	orrs	r2, r1
 8007c54:	611a      	str	r2, [r3, #16]
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	4a1b      	ldr	r2, [pc, #108]	@ (8007cc8 <HAL_ADC_Init+0x404>)
 8007c5c:	4293      	cmp	r3, r2
 8007c5e:	d002      	beq.n	8007c66 <HAL_ADC_Init+0x3a2>
      {
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
 8007c60:	6878      	ldr	r0, [r7, #4]
 8007c62:	f000 fd67 	bl	8008734 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	691b      	ldr	r3, [r3, #16]
 8007c6a:	2b01      	cmp	r3, #1
 8007c6c:	d10c      	bne.n	8007c88 <HAL_ADC_Init+0x3c4>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c74:	f023 010f 	bic.w	r1, r3, #15
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	69db      	ldr	r3, [r3, #28]
 8007c7c:	1e5a      	subs	r2, r3, #1
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	430a      	orrs	r2, r1
 8007c84:	631a      	str	r2, [r3, #48]	@ 0x30
 8007c86:	e007      	b.n	8007c98 <HAL_ADC_Init+0x3d4>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	f022 020f 	bic.w	r2, r2, #15
 8007c96:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007c9c:	f023 0303 	bic.w	r3, r3, #3
 8007ca0:	f043 0201 	orr.w	r2, r3, #1
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	661a      	str	r2, [r3, #96]	@ 0x60
 8007ca8:	e007      	b.n	8007cba <HAL_ADC_Init+0x3f6>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007cae:	f043 0210 	orr.w	r2, r3, #16
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8007cb6:	2301      	movs	r3, #1
 8007cb8:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8007cba:	7ffb      	ldrb	r3, [r7, #31]
}
 8007cbc:	4618      	mov	r0, r3
 8007cbe:	3724      	adds	r7, #36	@ 0x24
 8007cc0:	46bd      	mov	sp, r7
 8007cc2:	bd90      	pop	{r4, r7, pc}
 8007cc4:	ffffbffc 	.word	0xffffbffc
 8007cc8:	58026000 	.word	0x58026000
 8007ccc:	fc00f81f 	.word	0xfc00f81f
 8007cd0:	fc00f81e 	.word	0xfc00f81e

08007cd4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8007cd4:	b590      	push	{r4, r7, lr}
 8007cd6:	b0b9      	sub	sp, #228	@ 0xe4
 8007cd8:	af00      	add	r7, sp, #0
 8007cda:	6078      	str	r0, [r7, #4]
 8007cdc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007cde:	2300      	movs	r3, #0
 8007ce0:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8007ce4:	2300      	movs	r3, #0
 8007ce6:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
  /* Check offset range according to oversampling setting */
  if (hadc->Init.OversamplingMode == ENABLE)
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007cee:	2b01      	cmp	r3, #1
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8007cf0:	683b      	ldr	r3, [r7, #0]
 8007cf2:	68db      	ldr	r3, [r3, #12]
 8007cf4:	4aab      	ldr	r2, [pc, #684]	@ (8007fa4 <HAL_ADC_ConfigChannel+0x2d0>)
 8007cf6:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007cfe:	2b01      	cmp	r3, #1
 8007d00:	d102      	bne.n	8007d08 <HAL_ADC_ConfigChannel+0x34>
 8007d02:	2302      	movs	r3, #2
 8007d04:	f000 bcfe 	b.w	8008704 <HAL_ADC_ConfigChannel+0xa30>
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	2201      	movs	r2, #1
 8007d0c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	4618      	mov	r0, r3
 8007d16:	f7ff fdae 	bl	8007876 <LL_ADC_REG_IsConversionOngoing>
 8007d1a:	4603      	mov	r3, r0
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	f040 84e2 	bne.w	80086e6 <HAL_ADC_ConfigChannel+0xa12>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8007d22:	683b      	ldr	r3, [r7, #0]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	db38      	blt.n	8007d9c <HAL_ADC_ConfigChannel+0xc8>
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	4a9e      	ldr	r2, [pc, #632]	@ (8007fa8 <HAL_ADC_ConfigChannel+0x2d4>)
 8007d30:	4293      	cmp	r3, r2
 8007d32:	d033      	beq.n	8007d9c <HAL_ADC_ConfigChannel+0xc8>
      {
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8007d34:	683b      	ldr	r3, [r7, #0]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d108      	bne.n	8007d52 <HAL_ADC_ConfigChannel+0x7e>
 8007d40:	683b      	ldr	r3, [r7, #0]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	0e9b      	lsrs	r3, r3, #26
 8007d46:	f003 031f 	and.w	r3, r3, #31
 8007d4a:	2201      	movs	r2, #1
 8007d4c:	fa02 f303 	lsl.w	r3, r2, r3
 8007d50:	e01d      	b.n	8007d8e <HAL_ADC_ConfigChannel+0xba>
 8007d52:	683b      	ldr	r3, [r7, #0]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007d5a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007d5e:	fa93 f3a3 	rbit	r3, r3
 8007d62:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8007d66:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007d6a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8007d6e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d101      	bne.n	8007d7a <HAL_ADC_ConfigChannel+0xa6>
  {
    return 32U;
 8007d76:	2320      	movs	r3, #32
 8007d78:	e004      	b.n	8007d84 <HAL_ADC_ConfigChannel+0xb0>
  }
  return __builtin_clz(value);
 8007d7a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007d7e:	fab3 f383 	clz	r3, r3
 8007d82:	b2db      	uxtb	r3, r3
 8007d84:	f003 031f 	and.w	r3, r3, #31
 8007d88:	2201      	movs	r2, #1
 8007d8a:	fa02 f303 	lsl.w	r3, r2, r3
 8007d8e:	687a      	ldr	r2, [r7, #4]
 8007d90:	6812      	ldr	r2, [r2, #0]
 8007d92:	69d1      	ldr	r1, [r2, #28]
 8007d94:	687a      	ldr	r2, [r7, #4]
 8007d96:	6812      	ldr	r2, [r2, #0]
 8007d98:	430b      	orrs	r3, r1
 8007d9a:	61d3      	str	r3, [r2, #28]
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	6818      	ldr	r0, [r3, #0]
 8007da0:	683b      	ldr	r3, [r7, #0]
 8007da2:	6859      	ldr	r1, [r3, #4]
 8007da4:	683b      	ldr	r3, [r7, #0]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	461a      	mov	r2, r3
 8007daa:	f7ff fc6b 	bl	8007684 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	4618      	mov	r0, r3
 8007db4:	f7ff fd5f 	bl	8007876 <LL_ADC_REG_IsConversionOngoing>
 8007db8:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	4618      	mov	r0, r3
 8007dc2:	f7ff fd6b 	bl	800789c <LL_ADC_INJ_IsConversionOngoing>
 8007dc6:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8007dca:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	f040 8270 	bne.w	80082b4 <HAL_ADC_ConfigChannel+0x5e0>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8007dd4:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	f040 826b 	bne.w	80082b4 <HAL_ADC_ConfigChannel+0x5e0>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	6818      	ldr	r0, [r3, #0]
 8007de2:	683b      	ldr	r3, [r7, #0]
 8007de4:	6819      	ldr	r1, [r3, #0]
 8007de6:	683b      	ldr	r3, [r7, #0]
 8007de8:	689b      	ldr	r3, [r3, #8]
 8007dea:	461a      	mov	r2, r3
 8007dec:	f7ff fc76 	bl	80076dc <LL_ADC_SetChannelSamplingTime>
      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	4a6c      	ldr	r2, [pc, #432]	@ (8007fa8 <HAL_ADC_ConfigChannel+0x2d4>)
 8007df6:	4293      	cmp	r3, r2
 8007df8:	d10d      	bne.n	8007e16 <HAL_ADC_ConfigChannel+0x142>
      {
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8007dfa:	683b      	ldr	r3, [r7, #0]
 8007dfc:	695a      	ldr	r2, [r3, #20]
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	68db      	ldr	r3, [r3, #12]
 8007e04:	08db      	lsrs	r3, r3, #3
 8007e06:	f003 0303 	and.w	r3, r3, #3
 8007e0a:	005b      	lsls	r3, r3, #1
 8007e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8007e10:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007e14:	e032      	b.n	8007e7c <HAL_ADC_ConfigChannel+0x1a8>
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8007e16:	4b65      	ldr	r3, [pc, #404]	@ (8007fac <HAL_ADC_ConfigChannel+0x2d8>)
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8007e1e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007e22:	d10b      	bne.n	8007e3c <HAL_ADC_ConfigChannel+0x168>
 8007e24:	683b      	ldr	r3, [r7, #0]
 8007e26:	695a      	ldr	r2, [r3, #20]
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	68db      	ldr	r3, [r3, #12]
 8007e2e:	089b      	lsrs	r3, r3, #2
 8007e30:	f003 0307 	and.w	r3, r3, #7
 8007e34:	005b      	lsls	r3, r3, #1
 8007e36:	fa02 f303 	lsl.w	r3, r2, r3
 8007e3a:	e01d      	b.n	8007e78 <HAL_ADC_ConfigChannel+0x1a4>
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	68db      	ldr	r3, [r3, #12]
 8007e42:	f003 0310 	and.w	r3, r3, #16
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d10b      	bne.n	8007e62 <HAL_ADC_ConfigChannel+0x18e>
 8007e4a:	683b      	ldr	r3, [r7, #0]
 8007e4c:	695a      	ldr	r2, [r3, #20]
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	68db      	ldr	r3, [r3, #12]
 8007e54:	089b      	lsrs	r3, r3, #2
 8007e56:	f003 0307 	and.w	r3, r3, #7
 8007e5a:	005b      	lsls	r3, r3, #1
 8007e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8007e60:	e00a      	b.n	8007e78 <HAL_ADC_ConfigChannel+0x1a4>
 8007e62:	683b      	ldr	r3, [r7, #0]
 8007e64:	695a      	ldr	r2, [r3, #20]
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	68db      	ldr	r3, [r3, #12]
 8007e6c:	089b      	lsrs	r3, r3, #2
 8007e6e:	f003 0304 	and.w	r3, r3, #4
 8007e72:	005b      	lsls	r3, r3, #1
 8007e74:	fa02 f303 	lsl.w	r3, r2, r3
 8007e78:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8007e7c:	683b      	ldr	r3, [r7, #0]
 8007e7e:	691b      	ldr	r3, [r3, #16]
 8007e80:	2b04      	cmp	r3, #4
 8007e82:	d048      	beq.n	8007f16 <HAL_ADC_ConfigChannel+0x242>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	6818      	ldr	r0, [r3, #0]
 8007e88:	683b      	ldr	r3, [r7, #0]
 8007e8a:	6919      	ldr	r1, [r3, #16]
 8007e8c:	683b      	ldr	r3, [r7, #0]
 8007e8e:	681a      	ldr	r2, [r3, #0]
 8007e90:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007e94:	f7ff fb04 	bl	80074a0 <LL_ADC_SetOffset>

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	4a42      	ldr	r2, [pc, #264]	@ (8007fa8 <HAL_ADC_ConfigChannel+0x2d4>)
 8007e9e:	4293      	cmp	r3, r2
 8007ea0:	d119      	bne.n	8007ed6 <HAL_ADC_ConfigChannel+0x202>
        {
          assert_param(IS_ADC3_OFFSET_SIGN(sConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
          /* Set ADC selected offset sign & saturation */
          LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	6818      	ldr	r0, [r3, #0]
 8007ea6:	683b      	ldr	r3, [r7, #0]
 8007ea8:	6919      	ldr	r1, [r3, #16]
 8007eaa:	683b      	ldr	r3, [r7, #0]
 8007eac:	69db      	ldr	r3, [r3, #28]
 8007eae:	461a      	mov	r2, r3
 8007eb0:	f7ff fb9c 	bl	80075ec <LL_ADC_SetOffsetSign>
          LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	6818      	ldr	r0, [r3, #0]
 8007eb8:	683b      	ldr	r3, [r7, #0]
 8007eba:	6919      	ldr	r1, [r3, #16]
 8007ebc:	683b      	ldr	r3, [r7, #0]
 8007ebe:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007ec2:	2b01      	cmp	r3, #1
 8007ec4:	d102      	bne.n	8007ecc <HAL_ADC_ConfigChannel+0x1f8>
 8007ec6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007eca:	e000      	b.n	8007ece <HAL_ADC_ConfigChannel+0x1fa>
 8007ecc:	2300      	movs	r3, #0
 8007ece:	461a      	mov	r2, r3
 8007ed0:	f7ff fb6a 	bl	80075a8 <LL_ADC_SetOffsetSaturation>
 8007ed4:	e1ee      	b.n	80082b4 <HAL_ADC_ConfigChannel+0x5e0>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	6818      	ldr	r0, [r3, #0]
 8007eda:	683b      	ldr	r3, [r7, #0]
 8007edc:	6919      	ldr	r1, [r3, #16]
 8007ede:	683b      	ldr	r3, [r7, #0]
 8007ee0:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8007ee4:	2b01      	cmp	r3, #1
 8007ee6:	d102      	bne.n	8007eee <HAL_ADC_ConfigChannel+0x21a>
 8007ee8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8007eec:	e000      	b.n	8007ef0 <HAL_ADC_ConfigChannel+0x21c>
 8007eee:	2300      	movs	r3, #0
 8007ef0:	461a      	mov	r2, r3
 8007ef2:	f7ff fb37 	bl	8007564 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	6818      	ldr	r0, [r3, #0]
 8007efa:	683b      	ldr	r3, [r7, #0]
 8007efc:	6919      	ldr	r1, [r3, #16]
 8007efe:	683b      	ldr	r3, [r7, #0]
 8007f00:	7e1b      	ldrb	r3, [r3, #24]
 8007f02:	2b01      	cmp	r3, #1
 8007f04:	d102      	bne.n	8007f0c <HAL_ADC_ConfigChannel+0x238>
 8007f06:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007f0a:	e000      	b.n	8007f0e <HAL_ADC_ConfigChannel+0x23a>
 8007f0c:	2300      	movs	r3, #0
 8007f0e:	461a      	mov	r2, r3
 8007f10:	f7ff fb0e 	bl	8007530 <LL_ADC_SetDataRightShift>
 8007f14:	e1ce      	b.n	80082b4 <HAL_ADC_ConfigChannel+0x5e0>
      {
        /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
          If this is the case, offset OFRx is disabled since
          sConfig->OffsetNumber = ADC_OFFSET_NONE. */
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	4a23      	ldr	r2, [pc, #140]	@ (8007fa8 <HAL_ADC_ConfigChannel+0x2d4>)
 8007f1c:	4293      	cmp	r3, r2
 8007f1e:	f040 8181 	bne.w	8008224 <HAL_ADC_ConfigChannel+0x550>
        {
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	2100      	movs	r1, #0
 8007f28:	4618      	mov	r0, r3
 8007f2a:	f7ff faeb 	bl	8007504 <LL_ADC_GetOffsetChannel>
 8007f2e:	4603      	mov	r3, r0
 8007f30:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	d10a      	bne.n	8007f4e <HAL_ADC_ConfigChannel+0x27a>
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	2100      	movs	r1, #0
 8007f3e:	4618      	mov	r0, r3
 8007f40:	f7ff fae0 	bl	8007504 <LL_ADC_GetOffsetChannel>
 8007f44:	4603      	mov	r3, r0
 8007f46:	0e9b      	lsrs	r3, r3, #26
 8007f48:	f003 021f 	and.w	r2, r3, #31
 8007f4c:	e01e      	b.n	8007f8c <HAL_ADC_ConfigChannel+0x2b8>
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	2100      	movs	r1, #0
 8007f54:	4618      	mov	r0, r3
 8007f56:	f7ff fad5 	bl	8007504 <LL_ADC_GetOffsetChannel>
 8007f5a:	4603      	mov	r3, r0
 8007f5c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007f60:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007f64:	fa93 f3a3 	rbit	r3, r3
 8007f68:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  return result;
 8007f6c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007f70:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  if (value == 0U)
 8007f74:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d101      	bne.n	8007f80 <HAL_ADC_ConfigChannel+0x2ac>
    return 32U;
 8007f7c:	2320      	movs	r3, #32
 8007f7e:	e004      	b.n	8007f8a <HAL_ADC_ConfigChannel+0x2b6>
  return __builtin_clz(value);
 8007f80:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8007f84:	fab3 f383 	clz	r3, r3
 8007f88:	b2db      	uxtb	r3, r3
 8007f8a:	461a      	mov	r2, r3
 8007f8c:	683b      	ldr	r3, [r7, #0]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	d10b      	bne.n	8007fb0 <HAL_ADC_ConfigChannel+0x2dc>
 8007f98:	683b      	ldr	r3, [r7, #0]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	0e9b      	lsrs	r3, r3, #26
 8007f9e:	f003 031f 	and.w	r3, r3, #31
 8007fa2:	e01e      	b.n	8007fe2 <HAL_ADC_ConfigChannel+0x30e>
 8007fa4:	47ff0000 	.word	0x47ff0000
 8007fa8:	58026000 	.word	0x58026000
 8007fac:	5c001000 	.word	0x5c001000
 8007fb0:	683b      	ldr	r3, [r7, #0]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007fb8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007fbc:	fa93 f3a3 	rbit	r3, r3
 8007fc0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8007fc4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007fc8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8007fcc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d101      	bne.n	8007fd8 <HAL_ADC_ConfigChannel+0x304>
    return 32U;
 8007fd4:	2320      	movs	r3, #32
 8007fd6:	e004      	b.n	8007fe2 <HAL_ADC_ConfigChannel+0x30e>
  return __builtin_clz(value);
 8007fd8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8007fdc:	fab3 f383 	clz	r3, r3
 8007fe0:	b2db      	uxtb	r3, r3
 8007fe2:	429a      	cmp	r2, r3
 8007fe4:	d106      	bne.n	8007ff4 <HAL_ADC_ConfigChannel+0x320>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	2200      	movs	r2, #0
 8007fec:	2100      	movs	r1, #0
 8007fee:	4618      	mov	r0, r3
 8007ff0:	f7ff fb1e 	bl	8007630 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	2101      	movs	r1, #1
 8007ffa:	4618      	mov	r0, r3
 8007ffc:	f7ff fa82 	bl	8007504 <LL_ADC_GetOffsetChannel>
 8008000:	4603      	mov	r3, r0
 8008002:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008006:	2b00      	cmp	r3, #0
 8008008:	d10a      	bne.n	8008020 <HAL_ADC_ConfigChannel+0x34c>
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	2101      	movs	r1, #1
 8008010:	4618      	mov	r0, r3
 8008012:	f7ff fa77 	bl	8007504 <LL_ADC_GetOffsetChannel>
 8008016:	4603      	mov	r3, r0
 8008018:	0e9b      	lsrs	r3, r3, #26
 800801a:	f003 021f 	and.w	r2, r3, #31
 800801e:	e01e      	b.n	800805e <HAL_ADC_ConfigChannel+0x38a>
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	2101      	movs	r1, #1
 8008026:	4618      	mov	r0, r3
 8008028:	f7ff fa6c 	bl	8007504 <LL_ADC_GetOffsetChannel>
 800802c:	4603      	mov	r3, r0
 800802e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008032:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008036:	fa93 f3a3 	rbit	r3, r3
 800803a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 800803e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008042:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8008046:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800804a:	2b00      	cmp	r3, #0
 800804c:	d101      	bne.n	8008052 <HAL_ADC_ConfigChannel+0x37e>
    return 32U;
 800804e:	2320      	movs	r3, #32
 8008050:	e004      	b.n	800805c <HAL_ADC_ConfigChannel+0x388>
  return __builtin_clz(value);
 8008052:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8008056:	fab3 f383 	clz	r3, r3
 800805a:	b2db      	uxtb	r3, r3
 800805c:	461a      	mov	r2, r3
 800805e:	683b      	ldr	r3, [r7, #0]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008066:	2b00      	cmp	r3, #0
 8008068:	d105      	bne.n	8008076 <HAL_ADC_ConfigChannel+0x3a2>
 800806a:	683b      	ldr	r3, [r7, #0]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	0e9b      	lsrs	r3, r3, #26
 8008070:	f003 031f 	and.w	r3, r3, #31
 8008074:	e018      	b.n	80080a8 <HAL_ADC_ConfigChannel+0x3d4>
 8008076:	683b      	ldr	r3, [r7, #0]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800807e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008082:	fa93 f3a3 	rbit	r3, r3
 8008086:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 800808a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800808e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8008092:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008096:	2b00      	cmp	r3, #0
 8008098:	d101      	bne.n	800809e <HAL_ADC_ConfigChannel+0x3ca>
    return 32U;
 800809a:	2320      	movs	r3, #32
 800809c:	e004      	b.n	80080a8 <HAL_ADC_ConfigChannel+0x3d4>
  return __builtin_clz(value);
 800809e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80080a2:	fab3 f383 	clz	r3, r3
 80080a6:	b2db      	uxtb	r3, r3
 80080a8:	429a      	cmp	r2, r3
 80080aa:	d106      	bne.n	80080ba <HAL_ADC_ConfigChannel+0x3e6>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	2200      	movs	r2, #0
 80080b2:	2101      	movs	r1, #1
 80080b4:	4618      	mov	r0, r3
 80080b6:	f7ff fabb 	bl	8007630 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	2102      	movs	r1, #2
 80080c0:	4618      	mov	r0, r3
 80080c2:	f7ff fa1f 	bl	8007504 <LL_ADC_GetOffsetChannel>
 80080c6:	4603      	mov	r3, r0
 80080c8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d10a      	bne.n	80080e6 <HAL_ADC_ConfigChannel+0x412>
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	2102      	movs	r1, #2
 80080d6:	4618      	mov	r0, r3
 80080d8:	f7ff fa14 	bl	8007504 <LL_ADC_GetOffsetChannel>
 80080dc:	4603      	mov	r3, r0
 80080de:	0e9b      	lsrs	r3, r3, #26
 80080e0:	f003 021f 	and.w	r2, r3, #31
 80080e4:	e01e      	b.n	8008124 <HAL_ADC_ConfigChannel+0x450>
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	2102      	movs	r1, #2
 80080ec:	4618      	mov	r0, r3
 80080ee:	f7ff fa09 	bl	8007504 <LL_ADC_GetOffsetChannel>
 80080f2:	4603      	mov	r3, r0
 80080f4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80080f8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80080fc:	fa93 f3a3 	rbit	r3, r3
 8008100:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8008104:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008108:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 800810c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008110:	2b00      	cmp	r3, #0
 8008112:	d101      	bne.n	8008118 <HAL_ADC_ConfigChannel+0x444>
    return 32U;
 8008114:	2320      	movs	r3, #32
 8008116:	e004      	b.n	8008122 <HAL_ADC_ConfigChannel+0x44e>
  return __builtin_clz(value);
 8008118:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800811c:	fab3 f383 	clz	r3, r3
 8008120:	b2db      	uxtb	r3, r3
 8008122:	461a      	mov	r2, r3
 8008124:	683b      	ldr	r3, [r7, #0]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800812c:	2b00      	cmp	r3, #0
 800812e:	d105      	bne.n	800813c <HAL_ADC_ConfigChannel+0x468>
 8008130:	683b      	ldr	r3, [r7, #0]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	0e9b      	lsrs	r3, r3, #26
 8008136:	f003 031f 	and.w	r3, r3, #31
 800813a:	e014      	b.n	8008166 <HAL_ADC_ConfigChannel+0x492>
 800813c:	683b      	ldr	r3, [r7, #0]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008142:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008144:	fa93 f3a3 	rbit	r3, r3
 8008148:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 800814a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800814c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8008150:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008154:	2b00      	cmp	r3, #0
 8008156:	d101      	bne.n	800815c <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8008158:	2320      	movs	r3, #32
 800815a:	e004      	b.n	8008166 <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 800815c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008160:	fab3 f383 	clz	r3, r3
 8008164:	b2db      	uxtb	r3, r3
 8008166:	429a      	cmp	r2, r3
 8008168:	d106      	bne.n	8008178 <HAL_ADC_ConfigChannel+0x4a4>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	2200      	movs	r2, #0
 8008170:	2102      	movs	r1, #2
 8008172:	4618      	mov	r0, r3
 8008174:	f7ff fa5c 	bl	8007630 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	2103      	movs	r1, #3
 800817e:	4618      	mov	r0, r3
 8008180:	f7ff f9c0 	bl	8007504 <LL_ADC_GetOffsetChannel>
 8008184:	4603      	mov	r3, r0
 8008186:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800818a:	2b00      	cmp	r3, #0
 800818c:	d10a      	bne.n	80081a4 <HAL_ADC_ConfigChannel+0x4d0>
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	2103      	movs	r1, #3
 8008194:	4618      	mov	r0, r3
 8008196:	f7ff f9b5 	bl	8007504 <LL_ADC_GetOffsetChannel>
 800819a:	4603      	mov	r3, r0
 800819c:	0e9b      	lsrs	r3, r3, #26
 800819e:	f003 021f 	and.w	r2, r3, #31
 80081a2:	e017      	b.n	80081d4 <HAL_ADC_ConfigChannel+0x500>
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	2103      	movs	r1, #3
 80081aa:	4618      	mov	r0, r3
 80081ac:	f7ff f9aa 	bl	8007504 <LL_ADC_GetOffsetChannel>
 80081b0:	4603      	mov	r3, r0
 80081b2:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80081b4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80081b6:	fa93 f3a3 	rbit	r3, r3
 80081ba:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 80081bc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80081be:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 80081c0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d101      	bne.n	80081ca <HAL_ADC_ConfigChannel+0x4f6>
    return 32U;
 80081c6:	2320      	movs	r3, #32
 80081c8:	e003      	b.n	80081d2 <HAL_ADC_ConfigChannel+0x4fe>
  return __builtin_clz(value);
 80081ca:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80081cc:	fab3 f383 	clz	r3, r3
 80081d0:	b2db      	uxtb	r3, r3
 80081d2:	461a      	mov	r2, r3
 80081d4:	683b      	ldr	r3, [r7, #0]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d105      	bne.n	80081ec <HAL_ADC_ConfigChannel+0x518>
 80081e0:	683b      	ldr	r3, [r7, #0]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	0e9b      	lsrs	r3, r3, #26
 80081e6:	f003 031f 	and.w	r3, r3, #31
 80081ea:	e011      	b.n	8008210 <HAL_ADC_ConfigChannel+0x53c>
 80081ec:	683b      	ldr	r3, [r7, #0]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80081f2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80081f4:	fa93 f3a3 	rbit	r3, r3
 80081f8:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 80081fa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80081fc:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 80081fe:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008200:	2b00      	cmp	r3, #0
 8008202:	d101      	bne.n	8008208 <HAL_ADC_ConfigChannel+0x534>
    return 32U;
 8008204:	2320      	movs	r3, #32
 8008206:	e003      	b.n	8008210 <HAL_ADC_ConfigChannel+0x53c>
  return __builtin_clz(value);
 8008208:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800820a:	fab3 f383 	clz	r3, r3
 800820e:	b2db      	uxtb	r3, r3
 8008210:	429a      	cmp	r2, r3
 8008212:	d14f      	bne.n	80082b4 <HAL_ADC_ConfigChannel+0x5e0>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	2200      	movs	r2, #0
 800821a:	2103      	movs	r1, #3
 800821c:	4618      	mov	r0, r3
 800821e:	f7ff fa07 	bl	8007630 <LL_ADC_SetOffsetState>
 8008222:	e047      	b.n	80082b4 <HAL_ADC_ConfigChannel+0x5e0>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800822a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800822e:	683b      	ldr	r3, [r7, #0]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	069b      	lsls	r3, r3, #26
 8008234:	429a      	cmp	r2, r3
 8008236:	d107      	bne.n	8008248 <HAL_ADC_ConfigChannel+0x574>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8008246:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800824e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8008252:	683b      	ldr	r3, [r7, #0]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	069b      	lsls	r3, r3, #26
 8008258:	429a      	cmp	r2, r3
 800825a:	d107      	bne.n	800826c <HAL_ADC_ConfigChannel+0x598>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800826a:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008272:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8008276:	683b      	ldr	r3, [r7, #0]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	069b      	lsls	r3, r3, #26
 800827c:	429a      	cmp	r2, r3
 800827e:	d107      	bne.n	8008290 <HAL_ADC_ConfigChannel+0x5bc>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800828e:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008296:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800829a:	683b      	ldr	r3, [r7, #0]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	069b      	lsls	r3, r3, #26
 80082a0:	429a      	cmp	r2, r3
 80082a2:	d107      	bne.n	80082b4 <HAL_ADC_ConfigChannel+0x5e0>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80082b2:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	4618      	mov	r0, r3
 80082ba:	f7ff fac9 	bl	8007850 <LL_ADC_IsEnabled>
 80082be:	4603      	mov	r3, r0
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	f040 8219 	bne.w	80086f8 <HAL_ADC_ConfigChannel+0xa24>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	6818      	ldr	r0, [r3, #0]
 80082ca:	683b      	ldr	r3, [r7, #0]
 80082cc:	6819      	ldr	r1, [r3, #0]
 80082ce:	683b      	ldr	r3, [r7, #0]
 80082d0:	68db      	ldr	r3, [r3, #12]
 80082d2:	461a      	mov	r2, r3
 80082d4:	f7ff fa2e 	bl	8007734 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80082d8:	683b      	ldr	r3, [r7, #0]
 80082da:	68db      	ldr	r3, [r3, #12]
 80082dc:	4aa1      	ldr	r2, [pc, #644]	@ (8008564 <HAL_ADC_ConfigChannel+0x890>)
 80082de:	4293      	cmp	r3, r2
 80082e0:	f040 812e 	bne.w	8008540 <HAL_ADC_ConfigChannel+0x86c>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80082e8:	683b      	ldr	r3, [r7, #0]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d10b      	bne.n	800830c <HAL_ADC_ConfigChannel+0x638>
 80082f4:	683b      	ldr	r3, [r7, #0]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	0e9b      	lsrs	r3, r3, #26
 80082fa:	3301      	adds	r3, #1
 80082fc:	f003 031f 	and.w	r3, r3, #31
 8008300:	2b09      	cmp	r3, #9
 8008302:	bf94      	ite	ls
 8008304:	2301      	movls	r3, #1
 8008306:	2300      	movhi	r3, #0
 8008308:	b2db      	uxtb	r3, r3
 800830a:	e019      	b.n	8008340 <HAL_ADC_ConfigChannel+0x66c>
 800830c:	683b      	ldr	r3, [r7, #0]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008312:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008314:	fa93 f3a3 	rbit	r3, r3
 8008318:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 800831a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800831c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 800831e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008320:	2b00      	cmp	r3, #0
 8008322:	d101      	bne.n	8008328 <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 8008324:	2320      	movs	r3, #32
 8008326:	e003      	b.n	8008330 <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 8008328:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800832a:	fab3 f383 	clz	r3, r3
 800832e:	b2db      	uxtb	r3, r3
 8008330:	3301      	adds	r3, #1
 8008332:	f003 031f 	and.w	r3, r3, #31
 8008336:	2b09      	cmp	r3, #9
 8008338:	bf94      	ite	ls
 800833a:	2301      	movls	r3, #1
 800833c:	2300      	movhi	r3, #0
 800833e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008340:	2b00      	cmp	r3, #0
 8008342:	d079      	beq.n	8008438 <HAL_ADC_ConfigChannel+0x764>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8008344:	683b      	ldr	r3, [r7, #0]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800834c:	2b00      	cmp	r3, #0
 800834e:	d107      	bne.n	8008360 <HAL_ADC_ConfigChannel+0x68c>
 8008350:	683b      	ldr	r3, [r7, #0]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	0e9b      	lsrs	r3, r3, #26
 8008356:	3301      	adds	r3, #1
 8008358:	069b      	lsls	r3, r3, #26
 800835a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800835e:	e015      	b.n	800838c <HAL_ADC_ConfigChannel+0x6b8>
 8008360:	683b      	ldr	r3, [r7, #0]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008366:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008368:	fa93 f3a3 	rbit	r3, r3
 800836c:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 800836e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008370:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8008372:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008374:	2b00      	cmp	r3, #0
 8008376:	d101      	bne.n	800837c <HAL_ADC_ConfigChannel+0x6a8>
    return 32U;
 8008378:	2320      	movs	r3, #32
 800837a:	e003      	b.n	8008384 <HAL_ADC_ConfigChannel+0x6b0>
  return __builtin_clz(value);
 800837c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800837e:	fab3 f383 	clz	r3, r3
 8008382:	b2db      	uxtb	r3, r3
 8008384:	3301      	adds	r3, #1
 8008386:	069b      	lsls	r3, r3, #26
 8008388:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800838c:	683b      	ldr	r3, [r7, #0]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008394:	2b00      	cmp	r3, #0
 8008396:	d109      	bne.n	80083ac <HAL_ADC_ConfigChannel+0x6d8>
 8008398:	683b      	ldr	r3, [r7, #0]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	0e9b      	lsrs	r3, r3, #26
 800839e:	3301      	adds	r3, #1
 80083a0:	f003 031f 	and.w	r3, r3, #31
 80083a4:	2101      	movs	r1, #1
 80083a6:	fa01 f303 	lsl.w	r3, r1, r3
 80083aa:	e017      	b.n	80083dc <HAL_ADC_ConfigChannel+0x708>
 80083ac:	683b      	ldr	r3, [r7, #0]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80083b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80083b4:	fa93 f3a3 	rbit	r3, r3
 80083b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 80083ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80083bc:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 80083be:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d101      	bne.n	80083c8 <HAL_ADC_ConfigChannel+0x6f4>
    return 32U;
 80083c4:	2320      	movs	r3, #32
 80083c6:	e003      	b.n	80083d0 <HAL_ADC_ConfigChannel+0x6fc>
  return __builtin_clz(value);
 80083c8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80083ca:	fab3 f383 	clz	r3, r3
 80083ce:	b2db      	uxtb	r3, r3
 80083d0:	3301      	adds	r3, #1
 80083d2:	f003 031f 	and.w	r3, r3, #31
 80083d6:	2101      	movs	r1, #1
 80083d8:	fa01 f303 	lsl.w	r3, r1, r3
 80083dc:	ea42 0103 	orr.w	r1, r2, r3
 80083e0:	683b      	ldr	r3, [r7, #0]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d10a      	bne.n	8008402 <HAL_ADC_ConfigChannel+0x72e>
 80083ec:	683b      	ldr	r3, [r7, #0]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	0e9b      	lsrs	r3, r3, #26
 80083f2:	3301      	adds	r3, #1
 80083f4:	f003 021f 	and.w	r2, r3, #31
 80083f8:	4613      	mov	r3, r2
 80083fa:	005b      	lsls	r3, r3, #1
 80083fc:	4413      	add	r3, r2
 80083fe:	051b      	lsls	r3, r3, #20
 8008400:	e018      	b.n	8008434 <HAL_ADC_ConfigChannel+0x760>
 8008402:	683b      	ldr	r3, [r7, #0]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008408:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800840a:	fa93 f3a3 	rbit	r3, r3
 800840e:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8008410:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008412:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8008414:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008416:	2b00      	cmp	r3, #0
 8008418:	d101      	bne.n	800841e <HAL_ADC_ConfigChannel+0x74a>
    return 32U;
 800841a:	2320      	movs	r3, #32
 800841c:	e003      	b.n	8008426 <HAL_ADC_ConfigChannel+0x752>
  return __builtin_clz(value);
 800841e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008420:	fab3 f383 	clz	r3, r3
 8008424:	b2db      	uxtb	r3, r3
 8008426:	3301      	adds	r3, #1
 8008428:	f003 021f 	and.w	r2, r3, #31
 800842c:	4613      	mov	r3, r2
 800842e:	005b      	lsls	r3, r3, #1
 8008430:	4413      	add	r3, r2
 8008432:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008434:	430b      	orrs	r3, r1
 8008436:	e07e      	b.n	8008536 <HAL_ADC_ConfigChannel+0x862>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8008438:	683b      	ldr	r3, [r7, #0]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008440:	2b00      	cmp	r3, #0
 8008442:	d107      	bne.n	8008454 <HAL_ADC_ConfigChannel+0x780>
 8008444:	683b      	ldr	r3, [r7, #0]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	0e9b      	lsrs	r3, r3, #26
 800844a:	3301      	adds	r3, #1
 800844c:	069b      	lsls	r3, r3, #26
 800844e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8008452:	e015      	b.n	8008480 <HAL_ADC_ConfigChannel+0x7ac>
 8008454:	683b      	ldr	r3, [r7, #0]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800845a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800845c:	fa93 f3a3 	rbit	r3, r3
 8008460:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8008462:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008464:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8008466:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008468:	2b00      	cmp	r3, #0
 800846a:	d101      	bne.n	8008470 <HAL_ADC_ConfigChannel+0x79c>
    return 32U;
 800846c:	2320      	movs	r3, #32
 800846e:	e003      	b.n	8008478 <HAL_ADC_ConfigChannel+0x7a4>
  return __builtin_clz(value);
 8008470:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008472:	fab3 f383 	clz	r3, r3
 8008476:	b2db      	uxtb	r3, r3
 8008478:	3301      	adds	r3, #1
 800847a:	069b      	lsls	r3, r3, #26
 800847c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8008480:	683b      	ldr	r3, [r7, #0]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008488:	2b00      	cmp	r3, #0
 800848a:	d109      	bne.n	80084a0 <HAL_ADC_ConfigChannel+0x7cc>
 800848c:	683b      	ldr	r3, [r7, #0]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	0e9b      	lsrs	r3, r3, #26
 8008492:	3301      	adds	r3, #1
 8008494:	f003 031f 	and.w	r3, r3, #31
 8008498:	2101      	movs	r1, #1
 800849a:	fa01 f303 	lsl.w	r3, r1, r3
 800849e:	e017      	b.n	80084d0 <HAL_ADC_ConfigChannel+0x7fc>
 80084a0:	683b      	ldr	r3, [r7, #0]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80084a6:	69fb      	ldr	r3, [r7, #28]
 80084a8:	fa93 f3a3 	rbit	r3, r3
 80084ac:	61bb      	str	r3, [r7, #24]
  return result;
 80084ae:	69bb      	ldr	r3, [r7, #24]
 80084b0:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80084b2:	6a3b      	ldr	r3, [r7, #32]
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d101      	bne.n	80084bc <HAL_ADC_ConfigChannel+0x7e8>
    return 32U;
 80084b8:	2320      	movs	r3, #32
 80084ba:	e003      	b.n	80084c4 <HAL_ADC_ConfigChannel+0x7f0>
  return __builtin_clz(value);
 80084bc:	6a3b      	ldr	r3, [r7, #32]
 80084be:	fab3 f383 	clz	r3, r3
 80084c2:	b2db      	uxtb	r3, r3
 80084c4:	3301      	adds	r3, #1
 80084c6:	f003 031f 	and.w	r3, r3, #31
 80084ca:	2101      	movs	r1, #1
 80084cc:	fa01 f303 	lsl.w	r3, r1, r3
 80084d0:	ea42 0103 	orr.w	r1, r2, r3
 80084d4:	683b      	ldr	r3, [r7, #0]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d10d      	bne.n	80084fc <HAL_ADC_ConfigChannel+0x828>
 80084e0:	683b      	ldr	r3, [r7, #0]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	0e9b      	lsrs	r3, r3, #26
 80084e6:	3301      	adds	r3, #1
 80084e8:	f003 021f 	and.w	r2, r3, #31
 80084ec:	4613      	mov	r3, r2
 80084ee:	005b      	lsls	r3, r3, #1
 80084f0:	4413      	add	r3, r2
 80084f2:	3b1e      	subs	r3, #30
 80084f4:	051b      	lsls	r3, r3, #20
 80084f6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80084fa:	e01b      	b.n	8008534 <HAL_ADC_ConfigChannel+0x860>
 80084fc:	683b      	ldr	r3, [r7, #0]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008502:	693b      	ldr	r3, [r7, #16]
 8008504:	fa93 f3a3 	rbit	r3, r3
 8008508:	60fb      	str	r3, [r7, #12]
  return result;
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800850e:	697b      	ldr	r3, [r7, #20]
 8008510:	2b00      	cmp	r3, #0
 8008512:	d101      	bne.n	8008518 <HAL_ADC_ConfigChannel+0x844>
    return 32U;
 8008514:	2320      	movs	r3, #32
 8008516:	e003      	b.n	8008520 <HAL_ADC_ConfigChannel+0x84c>
  return __builtin_clz(value);
 8008518:	697b      	ldr	r3, [r7, #20]
 800851a:	fab3 f383 	clz	r3, r3
 800851e:	b2db      	uxtb	r3, r3
 8008520:	3301      	adds	r3, #1
 8008522:	f003 021f 	and.w	r2, r3, #31
 8008526:	4613      	mov	r3, r2
 8008528:	005b      	lsls	r3, r3, #1
 800852a:	4413      	add	r3, r2
 800852c:	3b1e      	subs	r3, #30
 800852e:	051b      	lsls	r3, r3, #20
 8008530:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008534:	430b      	orrs	r3, r1
 8008536:	683a      	ldr	r2, [r7, #0]
 8008538:	6892      	ldr	r2, [r2, #8]
 800853a:	4619      	mov	r1, r3
 800853c:	f7ff f8ce 	bl	80076dc <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8008540:	683b      	ldr	r3, [r7, #0]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	2b00      	cmp	r3, #0
 8008546:	f280 80d7 	bge.w	80086f8 <HAL_ADC_ConfigChannel+0xa24>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	4a06      	ldr	r2, [pc, #24]	@ (8008568 <HAL_ADC_ConfigChannel+0x894>)
 8008550:	4293      	cmp	r3, r2
 8008552:	d004      	beq.n	800855e <HAL_ADC_ConfigChannel+0x88a>
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	4a04      	ldr	r2, [pc, #16]	@ (800856c <HAL_ADC_ConfigChannel+0x898>)
 800855a:	4293      	cmp	r3, r2
 800855c:	d10a      	bne.n	8008574 <HAL_ADC_ConfigChannel+0x8a0>
 800855e:	4b04      	ldr	r3, [pc, #16]	@ (8008570 <HAL_ADC_ConfigChannel+0x89c>)
 8008560:	e009      	b.n	8008576 <HAL_ADC_ConfigChannel+0x8a2>
 8008562:	bf00      	nop
 8008564:	47ff0000 	.word	0x47ff0000
 8008568:	40022000 	.word	0x40022000
 800856c:	40022100 	.word	0x40022100
 8008570:	40022300 	.word	0x40022300
 8008574:	4b65      	ldr	r3, [pc, #404]	@ (800870c <HAL_ADC_ConfigChannel+0xa38>)
 8008576:	4618      	mov	r0, r3
 8008578:	f7fe ff84 	bl	8007484 <LL_ADC_GetCommonPathInternalCh>
 800857c:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	4a62      	ldr	r2, [pc, #392]	@ (8008710 <HAL_ADC_ConfigChannel+0xa3c>)
 8008586:	4293      	cmp	r3, r2
 8008588:	d004      	beq.n	8008594 <HAL_ADC_ConfigChannel+0x8c0>
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	4a61      	ldr	r2, [pc, #388]	@ (8008714 <HAL_ADC_ConfigChannel+0xa40>)
 8008590:	4293      	cmp	r3, r2
 8008592:	d10e      	bne.n	80085b2 <HAL_ADC_ConfigChannel+0x8de>
 8008594:	485e      	ldr	r0, [pc, #376]	@ (8008710 <HAL_ADC_ConfigChannel+0xa3c>)
 8008596:	f7ff f95b 	bl	8007850 <LL_ADC_IsEnabled>
 800859a:	4604      	mov	r4, r0
 800859c:	485d      	ldr	r0, [pc, #372]	@ (8008714 <HAL_ADC_ConfigChannel+0xa40>)
 800859e:	f7ff f957 	bl	8007850 <LL_ADC_IsEnabled>
 80085a2:	4603      	mov	r3, r0
 80085a4:	4323      	orrs	r3, r4
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	bf0c      	ite	eq
 80085aa:	2301      	moveq	r3, #1
 80085ac:	2300      	movne	r3, #0
 80085ae:	b2db      	uxtb	r3, r3
 80085b0:	e008      	b.n	80085c4 <HAL_ADC_ConfigChannel+0x8f0>
 80085b2:	4859      	ldr	r0, [pc, #356]	@ (8008718 <HAL_ADC_ConfigChannel+0xa44>)
 80085b4:	f7ff f94c 	bl	8007850 <LL_ADC_IsEnabled>
 80085b8:	4603      	mov	r3, r0
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	bf0c      	ite	eq
 80085be:	2301      	moveq	r3, #1
 80085c0:	2300      	movne	r3, #0
 80085c2:	b2db      	uxtb	r3, r3
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	f000 8084 	beq.w	80086d2 <HAL_ADC_ConfigChannel+0x9fe>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80085ca:	683b      	ldr	r3, [r7, #0]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	4a53      	ldr	r2, [pc, #332]	@ (800871c <HAL_ADC_ConfigChannel+0xa48>)
 80085d0:	4293      	cmp	r3, r2
 80085d2:	d132      	bne.n	800863a <HAL_ADC_ConfigChannel+0x966>
 80085d4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80085d8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d12c      	bne.n	800863a <HAL_ADC_ConfigChannel+0x966>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	4a4c      	ldr	r2, [pc, #304]	@ (8008718 <HAL_ADC_ConfigChannel+0xa44>)
 80085e6:	4293      	cmp	r3, r2
 80085e8:	f040 8086 	bne.w	80086f8 <HAL_ADC_ConfigChannel+0xa24>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	4a47      	ldr	r2, [pc, #284]	@ (8008710 <HAL_ADC_ConfigChannel+0xa3c>)
 80085f2:	4293      	cmp	r3, r2
 80085f4:	d004      	beq.n	8008600 <HAL_ADC_ConfigChannel+0x92c>
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	4a46      	ldr	r2, [pc, #280]	@ (8008714 <HAL_ADC_ConfigChannel+0xa40>)
 80085fc:	4293      	cmp	r3, r2
 80085fe:	d101      	bne.n	8008604 <HAL_ADC_ConfigChannel+0x930>
 8008600:	4a47      	ldr	r2, [pc, #284]	@ (8008720 <HAL_ADC_ConfigChannel+0xa4c>)
 8008602:	e000      	b.n	8008606 <HAL_ADC_ConfigChannel+0x932>
 8008604:	4a41      	ldr	r2, [pc, #260]	@ (800870c <HAL_ADC_ConfigChannel+0xa38>)
 8008606:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800860a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800860e:	4619      	mov	r1, r3
 8008610:	4610      	mov	r0, r2
 8008612:	f7fe ff24 	bl	800745e <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8008616:	4b43      	ldr	r3, [pc, #268]	@ (8008724 <HAL_ADC_ConfigChannel+0xa50>)
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	099b      	lsrs	r3, r3, #6
 800861c:	4a42      	ldr	r2, [pc, #264]	@ (8008728 <HAL_ADC_ConfigChannel+0xa54>)
 800861e:	fba2 2303 	umull	r2, r3, r2, r3
 8008622:	099b      	lsrs	r3, r3, #6
 8008624:	3301      	adds	r3, #1
 8008626:	005b      	lsls	r3, r3, #1
 8008628:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 800862a:	e002      	b.n	8008632 <HAL_ADC_ConfigChannel+0x95e>
              {
                wait_loop_index--;
 800862c:	68bb      	ldr	r3, [r7, #8]
 800862e:	3b01      	subs	r3, #1
 8008630:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8008632:	68bb      	ldr	r3, [r7, #8]
 8008634:	2b00      	cmp	r3, #0
 8008636:	d1f9      	bne.n	800862c <HAL_ADC_ConfigChannel+0x958>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8008638:	e05e      	b.n	80086f8 <HAL_ADC_ConfigChannel+0xa24>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800863a:	683b      	ldr	r3, [r7, #0]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	4a3b      	ldr	r2, [pc, #236]	@ (800872c <HAL_ADC_ConfigChannel+0xa58>)
 8008640:	4293      	cmp	r3, r2
 8008642:	d120      	bne.n	8008686 <HAL_ADC_ConfigChannel+0x9b2>
 8008644:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008648:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800864c:	2b00      	cmp	r3, #0
 800864e:	d11a      	bne.n	8008686 <HAL_ADC_ConfigChannel+0x9b2>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	4a30      	ldr	r2, [pc, #192]	@ (8008718 <HAL_ADC_ConfigChannel+0xa44>)
 8008656:	4293      	cmp	r3, r2
 8008658:	d14e      	bne.n	80086f8 <HAL_ADC_ConfigChannel+0xa24>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	4a2c      	ldr	r2, [pc, #176]	@ (8008710 <HAL_ADC_ConfigChannel+0xa3c>)
 8008660:	4293      	cmp	r3, r2
 8008662:	d004      	beq.n	800866e <HAL_ADC_ConfigChannel+0x99a>
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	4a2a      	ldr	r2, [pc, #168]	@ (8008714 <HAL_ADC_ConfigChannel+0xa40>)
 800866a:	4293      	cmp	r3, r2
 800866c:	d101      	bne.n	8008672 <HAL_ADC_ConfigChannel+0x99e>
 800866e:	4a2c      	ldr	r2, [pc, #176]	@ (8008720 <HAL_ADC_ConfigChannel+0xa4c>)
 8008670:	e000      	b.n	8008674 <HAL_ADC_ConfigChannel+0x9a0>
 8008672:	4a26      	ldr	r2, [pc, #152]	@ (800870c <HAL_ADC_ConfigChannel+0xa38>)
 8008674:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008678:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800867c:	4619      	mov	r1, r3
 800867e:	4610      	mov	r0, r2
 8008680:	f7fe feed 	bl	800745e <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8008684:	e038      	b.n	80086f8 <HAL_ADC_ConfigChannel+0xa24>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8008686:	683b      	ldr	r3, [r7, #0]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	4a29      	ldr	r2, [pc, #164]	@ (8008730 <HAL_ADC_ConfigChannel+0xa5c>)
 800868c:	4293      	cmp	r3, r2
 800868e:	d133      	bne.n	80086f8 <HAL_ADC_ConfigChannel+0xa24>
 8008690:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008694:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008698:	2b00      	cmp	r3, #0
 800869a:	d12d      	bne.n	80086f8 <HAL_ADC_ConfigChannel+0xa24>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	4a1d      	ldr	r2, [pc, #116]	@ (8008718 <HAL_ADC_ConfigChannel+0xa44>)
 80086a2:	4293      	cmp	r3, r2
 80086a4:	d128      	bne.n	80086f8 <HAL_ADC_ConfigChannel+0xa24>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	4a19      	ldr	r2, [pc, #100]	@ (8008710 <HAL_ADC_ConfigChannel+0xa3c>)
 80086ac:	4293      	cmp	r3, r2
 80086ae:	d004      	beq.n	80086ba <HAL_ADC_ConfigChannel+0x9e6>
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	4a17      	ldr	r2, [pc, #92]	@ (8008714 <HAL_ADC_ConfigChannel+0xa40>)
 80086b6:	4293      	cmp	r3, r2
 80086b8:	d101      	bne.n	80086be <HAL_ADC_ConfigChannel+0x9ea>
 80086ba:	4a19      	ldr	r2, [pc, #100]	@ (8008720 <HAL_ADC_ConfigChannel+0xa4c>)
 80086bc:	e000      	b.n	80086c0 <HAL_ADC_ConfigChannel+0x9ec>
 80086be:	4a13      	ldr	r2, [pc, #76]	@ (800870c <HAL_ADC_ConfigChannel+0xa38>)
 80086c0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80086c4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80086c8:	4619      	mov	r1, r3
 80086ca:	4610      	mov	r0, r2
 80086cc:	f7fe fec7 	bl	800745e <LL_ADC_SetCommonPathInternalCh>
 80086d0:	e012      	b.n	80086f8 <HAL_ADC_ConfigChannel+0xa24>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80086d6:	f043 0220 	orr.w	r2, r3, #32
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	661a      	str	r2, [r3, #96]	@ 0x60

          tmp_hal_status = HAL_ERROR;
 80086de:	2301      	movs	r3, #1
 80086e0:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
 80086e4:	e008      	b.n	80086f8 <HAL_ADC_ConfigChannel+0xa24>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80086ea:	f043 0220 	orr.w	r2, r3, #32
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80086f2:	2301      	movs	r3, #1
 80086f4:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	2200      	movs	r2, #0
 80086fc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 8008700:	f897 30df 	ldrb.w	r3, [r7, #223]	@ 0xdf
}
 8008704:	4618      	mov	r0, r3
 8008706:	37e4      	adds	r7, #228	@ 0xe4
 8008708:	46bd      	mov	sp, r7
 800870a:	bd90      	pop	{r4, r7, pc}
 800870c:	58026300 	.word	0x58026300
 8008710:	40022000 	.word	0x40022000
 8008714:	40022100 	.word	0x40022100
 8008718:	58026000 	.word	0x58026000
 800871c:	c7520000 	.word	0xc7520000
 8008720:	40022300 	.word	0x40022300
 8008724:	24000000 	.word	0x24000000
 8008728:	053e2d63 	.word	0x053e2d63
 800872c:	c3210000 	.word	0xc3210000
 8008730:	cb840000 	.word	0xcb840000

08008734 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8008734:	b580      	push	{r7, lr}
 8008736:	b084      	sub	sp, #16
 8008738:	af00      	add	r7, sp, #0
 800873a:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	4a6c      	ldr	r2, [pc, #432]	@ (80088f4 <ADC_ConfigureBoostMode+0x1c0>)
 8008742:	4293      	cmp	r3, r2
 8008744:	d004      	beq.n	8008750 <ADC_ConfigureBoostMode+0x1c>
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	4a6b      	ldr	r2, [pc, #428]	@ (80088f8 <ADC_ConfigureBoostMode+0x1c4>)
 800874c:	4293      	cmp	r3, r2
 800874e:	d109      	bne.n	8008764 <ADC_ConfigureBoostMode+0x30>
 8008750:	4b6a      	ldr	r3, [pc, #424]	@ (80088fc <ADC_ConfigureBoostMode+0x1c8>)
 8008752:	689b      	ldr	r3, [r3, #8]
 8008754:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008758:	2b00      	cmp	r3, #0
 800875a:	bf14      	ite	ne
 800875c:	2301      	movne	r3, #1
 800875e:	2300      	moveq	r3, #0
 8008760:	b2db      	uxtb	r3, r3
 8008762:	e008      	b.n	8008776 <ADC_ConfigureBoostMode+0x42>
 8008764:	4b66      	ldr	r3, [pc, #408]	@ (8008900 <ADC_ConfigureBoostMode+0x1cc>)
 8008766:	689b      	ldr	r3, [r3, #8]
 8008768:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800876c:	2b00      	cmp	r3, #0
 800876e:	bf14      	ite	ne
 8008770:	2301      	movne	r3, #1
 8008772:	2300      	moveq	r3, #0
 8008774:	b2db      	uxtb	r3, r3
 8008776:	2b00      	cmp	r3, #0
 8008778:	d01c      	beq.n	80087b4 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 800877a:	f005 fbff 	bl	800df7c <HAL_RCC_GetHCLKFreq>
 800877e:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	685b      	ldr	r3, [r3, #4]
 8008784:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008788:	d010      	beq.n	80087ac <ADC_ConfigureBoostMode+0x78>
 800878a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800878e:	d873      	bhi.n	8008878 <ADC_ConfigureBoostMode+0x144>
 8008790:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008794:	d002      	beq.n	800879c <ADC_ConfigureBoostMode+0x68>
 8008796:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800879a:	d16d      	bne.n	8008878 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	685b      	ldr	r3, [r3, #4]
 80087a0:	0c1b      	lsrs	r3, r3, #16
 80087a2:	68fa      	ldr	r2, [r7, #12]
 80087a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80087a8:	60fb      	str	r3, [r7, #12]
        break;
 80087aa:	e068      	b.n	800887e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	089b      	lsrs	r3, r3, #2
 80087b0:	60fb      	str	r3, [r7, #12]
        break;
 80087b2:	e064      	b.n	800887e <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 80087b4:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 80087b8:	f04f 0100 	mov.w	r1, #0
 80087bc:	f006 fdda 	bl	800f374 <HAL_RCCEx_GetPeriphCLKFreq>
 80087c0:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	685b      	ldr	r3, [r3, #4]
 80087c6:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 80087ca:	d051      	beq.n	8008870 <ADC_ConfigureBoostMode+0x13c>
 80087cc:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 80087d0:	d854      	bhi.n	800887c <ADC_ConfigureBoostMode+0x148>
 80087d2:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 80087d6:	d047      	beq.n	8008868 <ADC_ConfigureBoostMode+0x134>
 80087d8:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 80087dc:	d84e      	bhi.n	800887c <ADC_ConfigureBoostMode+0x148>
 80087de:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 80087e2:	d03d      	beq.n	8008860 <ADC_ConfigureBoostMode+0x12c>
 80087e4:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 80087e8:	d848      	bhi.n	800887c <ADC_ConfigureBoostMode+0x148>
 80087ea:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80087ee:	d033      	beq.n	8008858 <ADC_ConfigureBoostMode+0x124>
 80087f0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80087f4:	d842      	bhi.n	800887c <ADC_ConfigureBoostMode+0x148>
 80087f6:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 80087fa:	d029      	beq.n	8008850 <ADC_ConfigureBoostMode+0x11c>
 80087fc:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8008800:	d83c      	bhi.n	800887c <ADC_ConfigureBoostMode+0x148>
 8008802:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8008806:	d01a      	beq.n	800883e <ADC_ConfigureBoostMode+0x10a>
 8008808:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800880c:	d836      	bhi.n	800887c <ADC_ConfigureBoostMode+0x148>
 800880e:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8008812:	d014      	beq.n	800883e <ADC_ConfigureBoostMode+0x10a>
 8008814:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8008818:	d830      	bhi.n	800887c <ADC_ConfigureBoostMode+0x148>
 800881a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800881e:	d00e      	beq.n	800883e <ADC_ConfigureBoostMode+0x10a>
 8008820:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008824:	d82a      	bhi.n	800887c <ADC_ConfigureBoostMode+0x148>
 8008826:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800882a:	d008      	beq.n	800883e <ADC_ConfigureBoostMode+0x10a>
 800882c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8008830:	d824      	bhi.n	800887c <ADC_ConfigureBoostMode+0x148>
 8008832:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008836:	d002      	beq.n	800883e <ADC_ConfigureBoostMode+0x10a>
 8008838:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800883c:	d11e      	bne.n	800887c <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	685b      	ldr	r3, [r3, #4]
 8008842:	0c9b      	lsrs	r3, r3, #18
 8008844:	005b      	lsls	r3, r3, #1
 8008846:	68fa      	ldr	r2, [r7, #12]
 8008848:	fbb2 f3f3 	udiv	r3, r2, r3
 800884c:	60fb      	str	r3, [r7, #12]
        break;
 800884e:	e016      	b.n	800887e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	091b      	lsrs	r3, r3, #4
 8008854:	60fb      	str	r3, [r7, #12]
        break;
 8008856:	e012      	b.n	800887e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	095b      	lsrs	r3, r3, #5
 800885c:	60fb      	str	r3, [r7, #12]
        break;
 800885e:	e00e      	b.n	800887e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	099b      	lsrs	r3, r3, #6
 8008864:	60fb      	str	r3, [r7, #12]
        break;
 8008866:	e00a      	b.n	800887e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	09db      	lsrs	r3, r3, #7
 800886c:	60fb      	str	r3, [r7, #12]
        break;
 800886e:	e006      	b.n	800887e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	0a1b      	lsrs	r3, r3, #8
 8008874:	60fb      	str	r3, [r7, #12]
        break;
 8008876:	e002      	b.n	800887e <ADC_ConfigureBoostMode+0x14a>
        break;
 8008878:	bf00      	nop
 800887a:	e000      	b.n	800887e <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 800887c:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	085b      	lsrs	r3, r3, #1
 8008882:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	4a1f      	ldr	r2, [pc, #124]	@ (8008904 <ADC_ConfigureBoostMode+0x1d0>)
 8008888:	4293      	cmp	r3, r2
 800888a:	d808      	bhi.n	800889e <ADC_ConfigureBoostMode+0x16a>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	689a      	ldr	r2, [r3, #8]
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800889a:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 800889c:	e025      	b.n	80088ea <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 12500000UL)
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	4a19      	ldr	r2, [pc, #100]	@ (8008908 <ADC_ConfigureBoostMode+0x1d4>)
 80088a2:	4293      	cmp	r3, r2
 80088a4:	d80a      	bhi.n	80088bc <ADC_ConfigureBoostMode+0x188>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	689b      	ldr	r3, [r3, #8]
 80088ac:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80088b8:	609a      	str	r2, [r3, #8]
}
 80088ba:	e016      	b.n	80088ea <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 25000000UL)
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	4a13      	ldr	r2, [pc, #76]	@ (800890c <ADC_ConfigureBoostMode+0x1d8>)
 80088c0:	4293      	cmp	r3, r2
 80088c2:	d80a      	bhi.n	80088da <ADC_ConfigureBoostMode+0x1a6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	689b      	ldr	r3, [r3, #8]
 80088ca:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80088d6:	609a      	str	r2, [r3, #8]
}
 80088d8:	e007      	b.n	80088ea <ADC_ConfigureBoostMode+0x1b6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	689a      	ldr	r2, [r3, #8]
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 80088e8:	609a      	str	r2, [r3, #8]
}
 80088ea:	bf00      	nop
 80088ec:	3710      	adds	r7, #16
 80088ee:	46bd      	mov	sp, r7
 80088f0:	bd80      	pop	{r7, pc}
 80088f2:	bf00      	nop
 80088f4:	40022000 	.word	0x40022000
 80088f8:	40022100 	.word	0x40022100
 80088fc:	40022300 	.word	0x40022300
 8008900:	58026300 	.word	0x58026300
 8008904:	005f5e10 	.word	0x005f5e10
 8008908:	00bebc20 	.word	0x00bebc20
 800890c:	017d7840 	.word	0x017d7840

08008910 <LL_ADC_IsEnabled>:
{
 8008910:	b480      	push	{r7}
 8008912:	b083      	sub	sp, #12
 8008914:	af00      	add	r7, sp, #0
 8008916:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	689b      	ldr	r3, [r3, #8]
 800891c:	f003 0301 	and.w	r3, r3, #1
 8008920:	2b01      	cmp	r3, #1
 8008922:	d101      	bne.n	8008928 <LL_ADC_IsEnabled+0x18>
 8008924:	2301      	movs	r3, #1
 8008926:	e000      	b.n	800892a <LL_ADC_IsEnabled+0x1a>
 8008928:	2300      	movs	r3, #0
}
 800892a:	4618      	mov	r0, r3
 800892c:	370c      	adds	r7, #12
 800892e:	46bd      	mov	sp, r7
 8008930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008934:	4770      	bx	lr

08008936 <LL_ADC_REG_IsConversionOngoing>:
{
 8008936:	b480      	push	{r7}
 8008938:	b083      	sub	sp, #12
 800893a:	af00      	add	r7, sp, #0
 800893c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	689b      	ldr	r3, [r3, #8]
 8008942:	f003 0304 	and.w	r3, r3, #4
 8008946:	2b04      	cmp	r3, #4
 8008948:	d101      	bne.n	800894e <LL_ADC_REG_IsConversionOngoing+0x18>
 800894a:	2301      	movs	r3, #1
 800894c:	e000      	b.n	8008950 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800894e:	2300      	movs	r3, #0
}
 8008950:	4618      	mov	r0, r3
 8008952:	370c      	adds	r7, #12
 8008954:	46bd      	mov	sp, r7
 8008956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800895a:	4770      	bx	lr

0800895c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 800895c:	b590      	push	{r4, r7, lr}
 800895e:	b0a3      	sub	sp, #140	@ 0x8c
 8008960:	af00      	add	r7, sp, #0
 8008962:	6078      	str	r0, [r7, #4]
 8008964:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008966:	2300      	movs	r3, #0
 8008968:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8008972:	2b01      	cmp	r3, #1
 8008974:	d101      	bne.n	800897a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8008976:	2302      	movs	r3, #2
 8008978:	e0c1      	b.n	8008afe <HAL_ADCEx_MultiModeConfigChannel+0x1a2>
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	2201      	movs	r2, #1
 800897e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8008982:	2300      	movs	r3, #0
 8008984:	66fb      	str	r3, [r7, #108]	@ 0x6c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8008986:	2300      	movs	r3, #0
 8008988:	673b      	str	r3, [r7, #112]	@ 0x70

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	4a5e      	ldr	r2, [pc, #376]	@ (8008b08 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8008990:	4293      	cmp	r3, r2
 8008992:	d102      	bne.n	800899a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8008994:	4b5d      	ldr	r3, [pc, #372]	@ (8008b0c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8008996:	60fb      	str	r3, [r7, #12]
 8008998:	e001      	b.n	800899e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800899a:	2300      	movs	r3, #0
 800899c:	60fb      	str	r3, [r7, #12]

  if (tmphadcSlave.Instance == NULL)
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d10b      	bne.n	80089bc <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80089a8:	f043 0220 	orr.w	r2, r3, #32
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	2200      	movs	r2, #0
 80089b4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    return HAL_ERROR;
 80089b8:	2301      	movs	r3, #1
 80089ba:	e0a0      	b.n	8008afe <HAL_ADCEx_MultiModeConfigChannel+0x1a2>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	4618      	mov	r0, r3
 80089c0:	f7ff ffb9 	bl	8008936 <LL_ADC_REG_IsConversionOngoing>
 80089c4:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	4618      	mov	r0, r3
 80089ce:	f7ff ffb2 	bl	8008936 <LL_ADC_REG_IsConversionOngoing>
 80089d2:	4603      	mov	r3, r0
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	f040 8081 	bne.w	8008adc <HAL_ADCEx_MultiModeConfigChannel+0x180>
      && (tmphadcSlave_conversion_on_going == 0UL))
 80089da:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d17c      	bne.n	8008adc <HAL_ADCEx_MultiModeConfigChannel+0x180>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	4a48      	ldr	r2, [pc, #288]	@ (8008b08 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80089e8:	4293      	cmp	r3, r2
 80089ea:	d004      	beq.n	80089f6 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	4a46      	ldr	r2, [pc, #280]	@ (8008b0c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80089f2:	4293      	cmp	r3, r2
 80089f4:	d101      	bne.n	80089fa <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 80089f6:	4b46      	ldr	r3, [pc, #280]	@ (8008b10 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 80089f8:	e000      	b.n	80089fc <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 80089fa:	4b46      	ldr	r3, [pc, #280]	@ (8008b14 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 80089fc:	67fb      	str	r3, [r7, #124]	@ 0x7c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80089fe:	683b      	ldr	r3, [r7, #0]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	d039      	beq.n	8008a7a <HAL_ADCEx_MultiModeConfigChannel+0x11e>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8008a06:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008a08:	689b      	ldr	r3, [r3, #8]
 8008a0a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8008a0e:	683b      	ldr	r3, [r7, #0]
 8008a10:	685b      	ldr	r3, [r3, #4]
 8008a12:	431a      	orrs	r2, r3
 8008a14:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008a16:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	4a3a      	ldr	r2, [pc, #232]	@ (8008b08 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8008a1e:	4293      	cmp	r3, r2
 8008a20:	d004      	beq.n	8008a2c <HAL_ADCEx_MultiModeConfigChannel+0xd0>
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	4a39      	ldr	r2, [pc, #228]	@ (8008b0c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8008a28:	4293      	cmp	r3, r2
 8008a2a:	d10e      	bne.n	8008a4a <HAL_ADCEx_MultiModeConfigChannel+0xee>
 8008a2c:	4836      	ldr	r0, [pc, #216]	@ (8008b08 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8008a2e:	f7ff ff6f 	bl	8008910 <LL_ADC_IsEnabled>
 8008a32:	4604      	mov	r4, r0
 8008a34:	4835      	ldr	r0, [pc, #212]	@ (8008b0c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8008a36:	f7ff ff6b 	bl	8008910 <LL_ADC_IsEnabled>
 8008a3a:	4603      	mov	r3, r0
 8008a3c:	4323      	orrs	r3, r4
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	bf0c      	ite	eq
 8008a42:	2301      	moveq	r3, #1
 8008a44:	2300      	movne	r3, #0
 8008a46:	b2db      	uxtb	r3, r3
 8008a48:	e008      	b.n	8008a5c <HAL_ADCEx_MultiModeConfigChannel+0x100>
 8008a4a:	4833      	ldr	r0, [pc, #204]	@ (8008b18 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8008a4c:	f7ff ff60 	bl	8008910 <LL_ADC_IsEnabled>
 8008a50:	4603      	mov	r3, r0
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	bf0c      	ite	eq
 8008a56:	2301      	moveq	r3, #1
 8008a58:	2300      	movne	r3, #0
 8008a5a:	b2db      	uxtb	r3, r3
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d047      	beq.n	8008af0 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8008a60:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008a62:	689a      	ldr	r2, [r3, #8]
 8008a64:	4b2d      	ldr	r3, [pc, #180]	@ (8008b1c <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8008a66:	4013      	ands	r3, r2
 8008a68:	683a      	ldr	r2, [r7, #0]
 8008a6a:	6811      	ldr	r1, [r2, #0]
 8008a6c:	683a      	ldr	r2, [r7, #0]
 8008a6e:	6892      	ldr	r2, [r2, #8]
 8008a70:	430a      	orrs	r2, r1
 8008a72:	431a      	orrs	r2, r3
 8008a74:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008a76:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8008a78:	e03a      	b.n	8008af0 <HAL_ADCEx_MultiModeConfigChannel+0x194>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8008a7a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008a7c:	689b      	ldr	r3, [r3, #8]
 8008a7e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8008a82:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008a84:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	4a1f      	ldr	r2, [pc, #124]	@ (8008b08 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8008a8c:	4293      	cmp	r3, r2
 8008a8e:	d004      	beq.n	8008a9a <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	4a1d      	ldr	r2, [pc, #116]	@ (8008b0c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8008a96:	4293      	cmp	r3, r2
 8008a98:	d10e      	bne.n	8008ab8 <HAL_ADCEx_MultiModeConfigChannel+0x15c>
 8008a9a:	481b      	ldr	r0, [pc, #108]	@ (8008b08 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8008a9c:	f7ff ff38 	bl	8008910 <LL_ADC_IsEnabled>
 8008aa0:	4604      	mov	r4, r0
 8008aa2:	481a      	ldr	r0, [pc, #104]	@ (8008b0c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8008aa4:	f7ff ff34 	bl	8008910 <LL_ADC_IsEnabled>
 8008aa8:	4603      	mov	r3, r0
 8008aaa:	4323      	orrs	r3, r4
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	bf0c      	ite	eq
 8008ab0:	2301      	moveq	r3, #1
 8008ab2:	2300      	movne	r3, #0
 8008ab4:	b2db      	uxtb	r3, r3
 8008ab6:	e008      	b.n	8008aca <HAL_ADCEx_MultiModeConfigChannel+0x16e>
 8008ab8:	4817      	ldr	r0, [pc, #92]	@ (8008b18 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8008aba:	f7ff ff29 	bl	8008910 <LL_ADC_IsEnabled>
 8008abe:	4603      	mov	r3, r0
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	bf0c      	ite	eq
 8008ac4:	2301      	moveq	r3, #1
 8008ac6:	2300      	movne	r3, #0
 8008ac8:	b2db      	uxtb	r3, r3
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d010      	beq.n	8008af0 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8008ace:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008ad0:	689a      	ldr	r2, [r3, #8]
 8008ad2:	4b12      	ldr	r3, [pc, #72]	@ (8008b1c <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8008ad4:	4013      	ands	r3, r2
 8008ad6:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8008ad8:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8008ada:	e009      	b.n	8008af0 <HAL_ADCEx_MultiModeConfigChannel+0x194>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008ae0:	f043 0220 	orr.w	r2, r3, #32
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8008ae8:	2301      	movs	r3, #1
 8008aea:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8008aee:	e000      	b.n	8008af2 <HAL_ADCEx_MultiModeConfigChannel+0x196>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8008af0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	2200      	movs	r2, #0
 8008af6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 8008afa:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
}
 8008afe:	4618      	mov	r0, r3
 8008b00:	378c      	adds	r7, #140	@ 0x8c
 8008b02:	46bd      	mov	sp, r7
 8008b04:	bd90      	pop	{r4, r7, pc}
 8008b06:	bf00      	nop
 8008b08:	40022000 	.word	0x40022000
 8008b0c:	40022100 	.word	0x40022100
 8008b10:	40022300 	.word	0x40022300
 8008b14:	58026300 	.word	0x58026300
 8008b18:	58026000 	.word	0x58026000
 8008b1c:	fffff0e0 	.word	0xfffff0e0

08008b20 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008b20:	b480      	push	{r7}
 8008b22:	b085      	sub	sp, #20
 8008b24:	af00      	add	r7, sp, #0
 8008b26:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	f003 0307 	and.w	r3, r3, #7
 8008b2e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8008b30:	4b0b      	ldr	r3, [pc, #44]	@ (8008b60 <__NVIC_SetPriorityGrouping+0x40>)
 8008b32:	68db      	ldr	r3, [r3, #12]
 8008b34:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8008b36:	68ba      	ldr	r2, [r7, #8]
 8008b38:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8008b3c:	4013      	ands	r3, r2
 8008b3e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8008b44:	68bb      	ldr	r3, [r7, #8]
 8008b46:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8008b48:	4b06      	ldr	r3, [pc, #24]	@ (8008b64 <__NVIC_SetPriorityGrouping+0x44>)
 8008b4a:	4313      	orrs	r3, r2
 8008b4c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8008b4e:	4a04      	ldr	r2, [pc, #16]	@ (8008b60 <__NVIC_SetPriorityGrouping+0x40>)
 8008b50:	68bb      	ldr	r3, [r7, #8]
 8008b52:	60d3      	str	r3, [r2, #12]
}
 8008b54:	bf00      	nop
 8008b56:	3714      	adds	r7, #20
 8008b58:	46bd      	mov	sp, r7
 8008b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b5e:	4770      	bx	lr
 8008b60:	e000ed00 	.word	0xe000ed00
 8008b64:	05fa0000 	.word	0x05fa0000

08008b68 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8008b68:	b480      	push	{r7}
 8008b6a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8008b6c:	4b04      	ldr	r3, [pc, #16]	@ (8008b80 <__NVIC_GetPriorityGrouping+0x18>)
 8008b6e:	68db      	ldr	r3, [r3, #12]
 8008b70:	0a1b      	lsrs	r3, r3, #8
 8008b72:	f003 0307 	and.w	r3, r3, #7
}
 8008b76:	4618      	mov	r0, r3
 8008b78:	46bd      	mov	sp, r7
 8008b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b7e:	4770      	bx	lr
 8008b80:	e000ed00 	.word	0xe000ed00

08008b84 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008b84:	b480      	push	{r7}
 8008b86:	b083      	sub	sp, #12
 8008b88:	af00      	add	r7, sp, #0
 8008b8a:	4603      	mov	r3, r0
 8008b8c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8008b8e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	db0b      	blt.n	8008bae <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008b96:	88fb      	ldrh	r3, [r7, #6]
 8008b98:	f003 021f 	and.w	r2, r3, #31
 8008b9c:	4907      	ldr	r1, [pc, #28]	@ (8008bbc <__NVIC_EnableIRQ+0x38>)
 8008b9e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008ba2:	095b      	lsrs	r3, r3, #5
 8008ba4:	2001      	movs	r0, #1
 8008ba6:	fa00 f202 	lsl.w	r2, r0, r2
 8008baa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8008bae:	bf00      	nop
 8008bb0:	370c      	adds	r7, #12
 8008bb2:	46bd      	mov	sp, r7
 8008bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bb8:	4770      	bx	lr
 8008bba:	bf00      	nop
 8008bbc:	e000e100 	.word	0xe000e100

08008bc0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8008bc0:	b480      	push	{r7}
 8008bc2:	b083      	sub	sp, #12
 8008bc4:	af00      	add	r7, sp, #0
 8008bc6:	4603      	mov	r3, r0
 8008bc8:	6039      	str	r1, [r7, #0]
 8008bca:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8008bcc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	db0a      	blt.n	8008bea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008bd4:	683b      	ldr	r3, [r7, #0]
 8008bd6:	b2da      	uxtb	r2, r3
 8008bd8:	490c      	ldr	r1, [pc, #48]	@ (8008c0c <__NVIC_SetPriority+0x4c>)
 8008bda:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008bde:	0112      	lsls	r2, r2, #4
 8008be0:	b2d2      	uxtb	r2, r2
 8008be2:	440b      	add	r3, r1
 8008be4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8008be8:	e00a      	b.n	8008c00 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008bea:	683b      	ldr	r3, [r7, #0]
 8008bec:	b2da      	uxtb	r2, r3
 8008bee:	4908      	ldr	r1, [pc, #32]	@ (8008c10 <__NVIC_SetPriority+0x50>)
 8008bf0:	88fb      	ldrh	r3, [r7, #6]
 8008bf2:	f003 030f 	and.w	r3, r3, #15
 8008bf6:	3b04      	subs	r3, #4
 8008bf8:	0112      	lsls	r2, r2, #4
 8008bfa:	b2d2      	uxtb	r2, r2
 8008bfc:	440b      	add	r3, r1
 8008bfe:	761a      	strb	r2, [r3, #24]
}
 8008c00:	bf00      	nop
 8008c02:	370c      	adds	r7, #12
 8008c04:	46bd      	mov	sp, r7
 8008c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c0a:	4770      	bx	lr
 8008c0c:	e000e100 	.word	0xe000e100
 8008c10:	e000ed00 	.word	0xe000ed00

08008c14 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008c14:	b480      	push	{r7}
 8008c16:	b089      	sub	sp, #36	@ 0x24
 8008c18:	af00      	add	r7, sp, #0
 8008c1a:	60f8      	str	r0, [r7, #12]
 8008c1c:	60b9      	str	r1, [r7, #8]
 8008c1e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	f003 0307 	and.w	r3, r3, #7
 8008c26:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008c28:	69fb      	ldr	r3, [r7, #28]
 8008c2a:	f1c3 0307 	rsb	r3, r3, #7
 8008c2e:	2b04      	cmp	r3, #4
 8008c30:	bf28      	it	cs
 8008c32:	2304      	movcs	r3, #4
 8008c34:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8008c36:	69fb      	ldr	r3, [r7, #28]
 8008c38:	3304      	adds	r3, #4
 8008c3a:	2b06      	cmp	r3, #6
 8008c3c:	d902      	bls.n	8008c44 <NVIC_EncodePriority+0x30>
 8008c3e:	69fb      	ldr	r3, [r7, #28]
 8008c40:	3b03      	subs	r3, #3
 8008c42:	e000      	b.n	8008c46 <NVIC_EncodePriority+0x32>
 8008c44:	2300      	movs	r3, #0
 8008c46:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008c48:	f04f 32ff 	mov.w	r2, #4294967295
 8008c4c:	69bb      	ldr	r3, [r7, #24]
 8008c4e:	fa02 f303 	lsl.w	r3, r2, r3
 8008c52:	43da      	mvns	r2, r3
 8008c54:	68bb      	ldr	r3, [r7, #8]
 8008c56:	401a      	ands	r2, r3
 8008c58:	697b      	ldr	r3, [r7, #20]
 8008c5a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8008c5c:	f04f 31ff 	mov.w	r1, #4294967295
 8008c60:	697b      	ldr	r3, [r7, #20]
 8008c62:	fa01 f303 	lsl.w	r3, r1, r3
 8008c66:	43d9      	mvns	r1, r3
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008c6c:	4313      	orrs	r3, r2
         );
}
 8008c6e:	4618      	mov	r0, r3
 8008c70:	3724      	adds	r7, #36	@ 0x24
 8008c72:	46bd      	mov	sp, r7
 8008c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c78:	4770      	bx	lr
	...

08008c7c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8008c7c:	b580      	push	{r7, lr}
 8008c7e:	b082      	sub	sp, #8
 8008c80:	af00      	add	r7, sp, #0
 8008c82:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	3b01      	subs	r3, #1
 8008c88:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008c8c:	d301      	bcc.n	8008c92 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8008c8e:	2301      	movs	r3, #1
 8008c90:	e00f      	b.n	8008cb2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8008c92:	4a0a      	ldr	r2, [pc, #40]	@ (8008cbc <SysTick_Config+0x40>)
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	3b01      	subs	r3, #1
 8008c98:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8008c9a:	210f      	movs	r1, #15
 8008c9c:	f04f 30ff 	mov.w	r0, #4294967295
 8008ca0:	f7ff ff8e 	bl	8008bc0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8008ca4:	4b05      	ldr	r3, [pc, #20]	@ (8008cbc <SysTick_Config+0x40>)
 8008ca6:	2200      	movs	r2, #0
 8008ca8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8008caa:	4b04      	ldr	r3, [pc, #16]	@ (8008cbc <SysTick_Config+0x40>)
 8008cac:	2207      	movs	r2, #7
 8008cae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8008cb0:	2300      	movs	r3, #0
}
 8008cb2:	4618      	mov	r0, r3
 8008cb4:	3708      	adds	r7, #8
 8008cb6:	46bd      	mov	sp, r7
 8008cb8:	bd80      	pop	{r7, pc}
 8008cba:	bf00      	nop
 8008cbc:	e000e010 	.word	0xe000e010

08008cc0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008cc0:	b580      	push	{r7, lr}
 8008cc2:	b082      	sub	sp, #8
 8008cc4:	af00      	add	r7, sp, #0
 8008cc6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8008cc8:	6878      	ldr	r0, [r7, #4]
 8008cca:	f7ff ff29 	bl	8008b20 <__NVIC_SetPriorityGrouping>
}
 8008cce:	bf00      	nop
 8008cd0:	3708      	adds	r7, #8
 8008cd2:	46bd      	mov	sp, r7
 8008cd4:	bd80      	pop	{r7, pc}

08008cd6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008cd6:	b580      	push	{r7, lr}
 8008cd8:	b086      	sub	sp, #24
 8008cda:	af00      	add	r7, sp, #0
 8008cdc:	4603      	mov	r3, r0
 8008cde:	60b9      	str	r1, [r7, #8]
 8008ce0:	607a      	str	r2, [r7, #4]
 8008ce2:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8008ce4:	f7ff ff40 	bl	8008b68 <__NVIC_GetPriorityGrouping>
 8008ce8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8008cea:	687a      	ldr	r2, [r7, #4]
 8008cec:	68b9      	ldr	r1, [r7, #8]
 8008cee:	6978      	ldr	r0, [r7, #20]
 8008cf0:	f7ff ff90 	bl	8008c14 <NVIC_EncodePriority>
 8008cf4:	4602      	mov	r2, r0
 8008cf6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8008cfa:	4611      	mov	r1, r2
 8008cfc:	4618      	mov	r0, r3
 8008cfe:	f7ff ff5f 	bl	8008bc0 <__NVIC_SetPriority>
}
 8008d02:	bf00      	nop
 8008d04:	3718      	adds	r7, #24
 8008d06:	46bd      	mov	sp, r7
 8008d08:	bd80      	pop	{r7, pc}

08008d0a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008d0a:	b580      	push	{r7, lr}
 8008d0c:	b082      	sub	sp, #8
 8008d0e:	af00      	add	r7, sp, #0
 8008d10:	4603      	mov	r3, r0
 8008d12:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8008d14:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008d18:	4618      	mov	r0, r3
 8008d1a:	f7ff ff33 	bl	8008b84 <__NVIC_EnableIRQ>
}
 8008d1e:	bf00      	nop
 8008d20:	3708      	adds	r7, #8
 8008d22:	46bd      	mov	sp, r7
 8008d24:	bd80      	pop	{r7, pc}

08008d26 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8008d26:	b580      	push	{r7, lr}
 8008d28:	b082      	sub	sp, #8
 8008d2a:	af00      	add	r7, sp, #0
 8008d2c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8008d2e:	6878      	ldr	r0, [r7, #4]
 8008d30:	f7ff ffa4 	bl	8008c7c <SysTick_Config>
 8008d34:	4603      	mov	r3, r0
}
 8008d36:	4618      	mov	r0, r3
 8008d38:	3708      	adds	r7, #8
 8008d3a:	46bd      	mov	sp, r7
 8008d3c:	bd80      	pop	{r7, pc}
	...

08008d40 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8008d40:	b480      	push	{r7}
 8008d42:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8008d44:	f3bf 8f5f 	dmb	sy
}
 8008d48:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8008d4a:	4b07      	ldr	r3, [pc, #28]	@ (8008d68 <HAL_MPU_Disable+0x28>)
 8008d4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d4e:	4a06      	ldr	r2, [pc, #24]	@ (8008d68 <HAL_MPU_Disable+0x28>)
 8008d50:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008d54:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8008d56:	4b05      	ldr	r3, [pc, #20]	@ (8008d6c <HAL_MPU_Disable+0x2c>)
 8008d58:	2200      	movs	r2, #0
 8008d5a:	605a      	str	r2, [r3, #4]
}
 8008d5c:	bf00      	nop
 8008d5e:	46bd      	mov	sp, r7
 8008d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d64:	4770      	bx	lr
 8008d66:	bf00      	nop
 8008d68:	e000ed00 	.word	0xe000ed00
 8008d6c:	e000ed90 	.word	0xe000ed90

08008d70 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8008d70:	b480      	push	{r7}
 8008d72:	b083      	sub	sp, #12
 8008d74:	af00      	add	r7, sp, #0
 8008d76:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8008d78:	4a0b      	ldr	r2, [pc, #44]	@ (8008da8 <HAL_MPU_Enable+0x38>)
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	f043 0301 	orr.w	r3, r3, #1
 8008d80:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8008d82:	4b0a      	ldr	r3, [pc, #40]	@ (8008dac <HAL_MPU_Enable+0x3c>)
 8008d84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d86:	4a09      	ldr	r2, [pc, #36]	@ (8008dac <HAL_MPU_Enable+0x3c>)
 8008d88:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008d8c:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8008d8e:	f3bf 8f4f 	dsb	sy
}
 8008d92:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8008d94:	f3bf 8f6f 	isb	sy
}
 8008d98:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8008d9a:	bf00      	nop
 8008d9c:	370c      	adds	r7, #12
 8008d9e:	46bd      	mov	sp, r7
 8008da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008da4:	4770      	bx	lr
 8008da6:	bf00      	nop
 8008da8:	e000ed90 	.word	0xe000ed90
 8008dac:	e000ed00 	.word	0xe000ed00

08008db0 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8008db0:	b480      	push	{r7}
 8008db2:	b083      	sub	sp, #12
 8008db4:	af00      	add	r7, sp, #0
 8008db6:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	785a      	ldrb	r2, [r3, #1]
 8008dbc:	4b1b      	ldr	r3, [pc, #108]	@ (8008e2c <HAL_MPU_ConfigRegion+0x7c>)
 8008dbe:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8008dc0:	4b1a      	ldr	r3, [pc, #104]	@ (8008e2c <HAL_MPU_ConfigRegion+0x7c>)
 8008dc2:	691b      	ldr	r3, [r3, #16]
 8008dc4:	4a19      	ldr	r2, [pc, #100]	@ (8008e2c <HAL_MPU_ConfigRegion+0x7c>)
 8008dc6:	f023 0301 	bic.w	r3, r3, #1
 8008dca:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8008dcc:	4a17      	ldr	r2, [pc, #92]	@ (8008e2c <HAL_MPU_ConfigRegion+0x7c>)
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	685b      	ldr	r3, [r3, #4]
 8008dd2:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	7b1b      	ldrb	r3, [r3, #12]
 8008dd8:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	7adb      	ldrb	r3, [r3, #11]
 8008dde:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8008de0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	7a9b      	ldrb	r3, [r3, #10]
 8008de6:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8008de8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	7b5b      	ldrb	r3, [r3, #13]
 8008dee:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8008df0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	7b9b      	ldrb	r3, [r3, #14]
 8008df6:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8008df8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	7bdb      	ldrb	r3, [r3, #15]
 8008dfe:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8008e00:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	7a5b      	ldrb	r3, [r3, #9]
 8008e06:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8008e08:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	7a1b      	ldrb	r3, [r3, #8]
 8008e0e:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8008e10:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8008e12:	687a      	ldr	r2, [r7, #4]
 8008e14:	7812      	ldrb	r2, [r2, #0]
 8008e16:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8008e18:	4a04      	ldr	r2, [pc, #16]	@ (8008e2c <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8008e1a:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8008e1c:	6113      	str	r3, [r2, #16]
}
 8008e1e:	bf00      	nop
 8008e20:	370c      	adds	r7, #12
 8008e22:	46bd      	mov	sp, r7
 8008e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e28:	4770      	bx	lr
 8008e2a:	bf00      	nop
 8008e2c:	e000ed90 	.word	0xe000ed90

08008e30 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8008e30:	b580      	push	{r7, lr}
 8008e32:	b082      	sub	sp, #8
 8008e34:	af00      	add	r7, sp, #0
 8008e36:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d101      	bne.n	8008e42 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8008e3e:	2301      	movs	r3, #1
 8008e40:	e014      	b.n	8008e6c <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	791b      	ldrb	r3, [r3, #4]
 8008e46:	b2db      	uxtb	r3, r3
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	d105      	bne.n	8008e58 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	2200      	movs	r2, #0
 8008e50:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8008e52:	6878      	ldr	r0, [r7, #4]
 8008e54:	f7f9 fb00 	bl	8002458 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	2202      	movs	r2, #2
 8008e5c:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	2200      	movs	r2, #0
 8008e62:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	2201      	movs	r2, #1
 8008e68:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8008e6a:	2300      	movs	r3, #0
}
 8008e6c:	4618      	mov	r0, r3
 8008e6e:	3708      	adds	r7, #8
 8008e70:	46bd      	mov	sp, r7
 8008e72:	bd80      	pop	{r7, pc}

08008e74 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, const uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8008e74:	b580      	push	{r7, lr}
 8008e76:	b086      	sub	sp, #24
 8008e78:	af00      	add	r7, sp, #0
 8008e7a:	60f8      	str	r0, [r7, #12]
 8008e7c:	60b9      	str	r1, [r7, #8]
 8008e7e:	607a      	str	r2, [r7, #4]
 8008e80:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d101      	bne.n	8008e8c <HAL_DAC_Start_DMA+0x18>
  {
    return HAL_ERROR;
 8008e88:	2301      	movs	r3, #1
 8008e8a:	e0a2      	b.n	8008fd2 <HAL_DAC_Start_DMA+0x15e>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	795b      	ldrb	r3, [r3, #5]
 8008e90:	2b01      	cmp	r3, #1
 8008e92:	d101      	bne.n	8008e98 <HAL_DAC_Start_DMA+0x24>
 8008e94:	2302      	movs	r3, #2
 8008e96:	e09c      	b.n	8008fd2 <HAL_DAC_Start_DMA+0x15e>
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	2201      	movs	r2, #1
 8008e9c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	2202      	movs	r2, #2
 8008ea2:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8008ea4:	68bb      	ldr	r3, [r7, #8]
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d129      	bne.n	8008efe <HAL_DAC_Start_DMA+0x8a>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	689b      	ldr	r3, [r3, #8]
 8008eae:	4a4b      	ldr	r2, [pc, #300]	@ (8008fdc <HAL_DAC_Start_DMA+0x168>)
 8008eb0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	689b      	ldr	r3, [r3, #8]
 8008eb6:	4a4a      	ldr	r2, [pc, #296]	@ (8008fe0 <HAL_DAC_Start_DMA+0x16c>)
 8008eb8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	689b      	ldr	r3, [r3, #8]
 8008ebe:	4a49      	ldr	r2, [pc, #292]	@ (8008fe4 <HAL_DAC_Start_DMA+0x170>)
 8008ec0:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	681a      	ldr	r2, [r3, #0]
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008ed0:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8008ed2:	6a3b      	ldr	r3, [r7, #32]
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d003      	beq.n	8008ee0 <HAL_DAC_Start_DMA+0x6c>
 8008ed8:	6a3b      	ldr	r3, [r7, #32]
 8008eda:	2b04      	cmp	r3, #4
 8008edc:	d005      	beq.n	8008eea <HAL_DAC_Start_DMA+0x76>
 8008ede:	e009      	b.n	8008ef4 <HAL_DAC_Start_DMA+0x80>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	3308      	adds	r3, #8
 8008ee6:	613b      	str	r3, [r7, #16]
        break;
 8008ee8:	e033      	b.n	8008f52 <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	330c      	adds	r3, #12
 8008ef0:	613b      	str	r3, [r7, #16]
        break;
 8008ef2:	e02e      	b.n	8008f52 <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	3310      	adds	r3, #16
 8008efa:	613b      	str	r3, [r7, #16]
        break;
 8008efc:	e029      	b.n	8008f52 <HAL_DAC_Start_DMA+0xde>
  }

  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	68db      	ldr	r3, [r3, #12]
 8008f02:	4a39      	ldr	r2, [pc, #228]	@ (8008fe8 <HAL_DAC_Start_DMA+0x174>)
 8008f04:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	68db      	ldr	r3, [r3, #12]
 8008f0a:	4a38      	ldr	r2, [pc, #224]	@ (8008fec <HAL_DAC_Start_DMA+0x178>)
 8008f0c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	68db      	ldr	r3, [r3, #12]
 8008f12:	4a37      	ldr	r2, [pc, #220]	@ (8008ff0 <HAL_DAC_Start_DMA+0x17c>)
 8008f14:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	681a      	ldr	r2, [r3, #0]
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8008f24:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8008f26:	6a3b      	ldr	r3, [r7, #32]
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d003      	beq.n	8008f34 <HAL_DAC_Start_DMA+0xc0>
 8008f2c:	6a3b      	ldr	r3, [r7, #32]
 8008f2e:	2b04      	cmp	r3, #4
 8008f30:	d005      	beq.n	8008f3e <HAL_DAC_Start_DMA+0xca>
 8008f32:	e009      	b.n	8008f48 <HAL_DAC_Start_DMA+0xd4>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	3314      	adds	r3, #20
 8008f3a:	613b      	str	r3, [r7, #16]
        break;
 8008f3c:	e009      	b.n	8008f52 <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	3318      	adds	r3, #24
 8008f44:	613b      	str	r3, [r7, #16]
        break;
 8008f46:	e004      	b.n	8008f52 <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	331c      	adds	r3, #28
 8008f4e:	613b      	str	r3, [r7, #16]
        break;
 8008f50:	bf00      	nop
    }
  }

  if (Channel == DAC_CHANNEL_1)
 8008f52:	68bb      	ldr	r3, [r7, #8]
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d111      	bne.n	8008f7c <HAL_DAC_Start_DMA+0x108>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	681a      	ldr	r2, [r3, #0]
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008f66:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	6898      	ldr	r0, [r3, #8]
 8008f6c:	6879      	ldr	r1, [r7, #4]
 8008f6e:	683b      	ldr	r3, [r7, #0]
 8008f70:	693a      	ldr	r2, [r7, #16]
 8008f72:	f000 fd6d 	bl	8009a50 <HAL_DMA_Start_IT>
 8008f76:	4603      	mov	r3, r0
 8008f78:	75fb      	strb	r3, [r7, #23]
 8008f7a:	e010      	b.n	8008f9e <HAL_DAC_Start_DMA+0x12a>
  }

  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	681a      	ldr	r2, [r3, #0]
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8008f8a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	68d8      	ldr	r0, [r3, #12]
 8008f90:	6879      	ldr	r1, [r7, #4]
 8008f92:	683b      	ldr	r3, [r7, #0]
 8008f94:	693a      	ldr	r2, [r7, #16]
 8008f96:	f000 fd5b 	bl	8009a50 <HAL_DMA_Start_IT>
 8008f9a:	4603      	mov	r3, r0
 8008f9c:	75fb      	strb	r3, [r7, #23]
  }


  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	2200      	movs	r2, #0
 8008fa2:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8008fa4:	7dfb      	ldrb	r3, [r7, #23]
 8008fa6:	2b00      	cmp	r3, #0
 8008fa8:	d10c      	bne.n	8008fc4 <HAL_DAC_Start_DMA+0x150>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	6819      	ldr	r1, [r3, #0]
 8008fb0:	68bb      	ldr	r3, [r7, #8]
 8008fb2:	f003 0310 	and.w	r3, r3, #16
 8008fb6:	2201      	movs	r2, #1
 8008fb8:	409a      	lsls	r2, r3
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	430a      	orrs	r2, r1
 8008fc0:	601a      	str	r2, [r3, #0]
 8008fc2:	e005      	b.n	8008fd0 <HAL_DAC_Start_DMA+0x15c>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	691b      	ldr	r3, [r3, #16]
 8008fc8:	f043 0204 	orr.w	r2, r3, #4
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8008fd0:	7dfb      	ldrb	r3, [r7, #23]
}
 8008fd2:	4618      	mov	r0, r3
 8008fd4:	3718      	adds	r7, #24
 8008fd6:	46bd      	mov	sp, r7
 8008fd8:	bd80      	pop	{r7, pc}
 8008fda:	bf00      	nop
 8008fdc:	0800928d 	.word	0x0800928d
 8008fe0:	080092af 	.word	0x080092af
 8008fe4:	080092cb 	.word	0x080092cb
 8008fe8:	08009335 	.word	0x08009335
 8008fec:	08009357 	.word	0x08009357
 8008ff0:	08009373 	.word	0x08009373

08008ff4 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8008ff4:	b480      	push	{r7}
 8008ff6:	b083      	sub	sp, #12
 8008ff8:	af00      	add	r7, sp, #0
 8008ffa:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8008ffc:	bf00      	nop
 8008ffe:	370c      	adds	r7, #12
 8009000:	46bd      	mov	sp, r7
 8009002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009006:	4770      	bx	lr

08009008 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8009008:	b580      	push	{r7, lr}
 800900a:	b08a      	sub	sp, #40	@ 0x28
 800900c:	af00      	add	r7, sp, #0
 800900e:	60f8      	str	r0, [r7, #12]
 8009010:	60b9      	str	r1, [r7, #8]
 8009012:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009014:	2300      	movs	r3, #0
 8009016:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  uint32_t tmpreg2;
  uint32_t tickstart;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	2b00      	cmp	r3, #0
 800901e:	d002      	beq.n	8009026 <HAL_DAC_ConfigChannel+0x1e>
 8009020:	68bb      	ldr	r3, [r7, #8]
 8009022:	2b00      	cmp	r3, #0
 8009024:	d101      	bne.n	800902a <HAL_DAC_ConfigChannel+0x22>
  {
    return HAL_ERROR;
 8009026:	2301      	movs	r3, #1
 8009028:	e12a      	b.n	8009280 <HAL_DAC_ConfigChannel+0x278>
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	795b      	ldrb	r3, [r3, #5]
 800902e:	2b01      	cmp	r3, #1
 8009030:	d101      	bne.n	8009036 <HAL_DAC_ConfigChannel+0x2e>
 8009032:	2302      	movs	r3, #2
 8009034:	e124      	b.n	8009280 <HAL_DAC_ConfigChannel+0x278>
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	2201      	movs	r2, #1
 800903a:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	2202      	movs	r2, #2
 8009040:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8009042:	68bb      	ldr	r3, [r7, #8]
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	2b04      	cmp	r3, #4
 8009048:	d17a      	bne.n	8009140 <HAL_DAC_ConfigChannel+0x138>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 800904a:	f7fe f9c5 	bl	80073d8 <HAL_GetTick>
 800904e:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	2b00      	cmp	r3, #0
 8009054:	d13d      	bne.n	80090d2 <HAL_DAC_ConfigChannel+0xca>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8009056:	e018      	b.n	800908a <HAL_DAC_ConfigChannel+0x82>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8009058:	f7fe f9be 	bl	80073d8 <HAL_GetTick>
 800905c:	4602      	mov	r2, r0
 800905e:	69fb      	ldr	r3, [r7, #28]
 8009060:	1ad3      	subs	r3, r2, r3
 8009062:	2b01      	cmp	r3, #1
 8009064:	d911      	bls.n	800908a <HAL_DAC_ConfigChannel+0x82>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800906c:	4b86      	ldr	r3, [pc, #536]	@ (8009288 <HAL_DAC_ConfigChannel+0x280>)
 800906e:	4013      	ands	r3, r2
 8009070:	2b00      	cmp	r3, #0
 8009072:	d00a      	beq.n	800908a <HAL_DAC_ConfigChannel+0x82>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	691b      	ldr	r3, [r3, #16]
 8009078:	f043 0208 	orr.w	r2, r3, #8
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	2203      	movs	r2, #3
 8009084:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8009086:	2303      	movs	r3, #3
 8009088:	e0fa      	b.n	8009280 <HAL_DAC_ConfigChannel+0x278>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009090:	4b7d      	ldr	r3, [pc, #500]	@ (8009288 <HAL_DAC_ConfigChannel+0x280>)
 8009092:	4013      	ands	r3, r2
 8009094:	2b00      	cmp	r3, #0
 8009096:	d1df      	bne.n	8009058 <HAL_DAC_ConfigChannel+0x50>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	68ba      	ldr	r2, [r7, #8]
 800909e:	6992      	ldr	r2, [r2, #24]
 80090a0:	641a      	str	r2, [r3, #64]	@ 0x40
 80090a2:	e020      	b.n	80090e6 <HAL_DAC_ConfigChannel+0xde>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80090a4:	f7fe f998 	bl	80073d8 <HAL_GetTick>
 80090a8:	4602      	mov	r2, r0
 80090aa:	69fb      	ldr	r3, [r7, #28]
 80090ac:	1ad3      	subs	r3, r2, r3
 80090ae:	2b01      	cmp	r3, #1
 80090b0:	d90f      	bls.n	80090d2 <HAL_DAC_ConfigChannel+0xca>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	da0a      	bge.n	80090d2 <HAL_DAC_ConfigChannel+0xca>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	691b      	ldr	r3, [r3, #16]
 80090c0:	f043 0208 	orr.w	r2, r3, #8
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	2203      	movs	r2, #3
 80090cc:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80090ce:	2303      	movs	r3, #3
 80090d0:	e0d6      	b.n	8009280 <HAL_DAC_ConfigChannel+0x278>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80090d8:	2b00      	cmp	r3, #0
 80090da:	dbe3      	blt.n	80090a4 <HAL_DAC_ConfigChannel+0x9c>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	68ba      	ldr	r2, [r7, #8]
 80090e2:	6992      	ldr	r2, [r2, #24]
 80090e4:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	f003 0310 	and.w	r3, r3, #16
 80090f2:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 80090f6:	fa01 f303 	lsl.w	r3, r1, r3
 80090fa:	43db      	mvns	r3, r3
 80090fc:	ea02 0103 	and.w	r1, r2, r3
 8009100:	68bb      	ldr	r3, [r7, #8]
 8009102:	69da      	ldr	r2, [r3, #28]
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	f003 0310 	and.w	r3, r3, #16
 800910a:	409a      	lsls	r2, r3
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	430a      	orrs	r2, r1
 8009112:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	f003 0310 	and.w	r3, r3, #16
 8009120:	21ff      	movs	r1, #255	@ 0xff
 8009122:	fa01 f303 	lsl.w	r3, r1, r3
 8009126:	43db      	mvns	r3, r3
 8009128:	ea02 0103 	and.w	r1, r2, r3
 800912c:	68bb      	ldr	r3, [r7, #8]
 800912e:	6a1a      	ldr	r2, [r3, #32]
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	f003 0310 	and.w	r3, r3, #16
 8009136:	409a      	lsls	r2, r3
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	430a      	orrs	r2, r1
 800913e:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8009140:	68bb      	ldr	r3, [r7, #8]
 8009142:	691b      	ldr	r3, [r3, #16]
 8009144:	2b01      	cmp	r3, #1
 8009146:	d11d      	bne.n	8009184 <HAL_DAC_ConfigChannel+0x17c>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800914e:	61bb      	str	r3, [r7, #24]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	f003 0310 	and.w	r3, r3, #16
 8009156:	221f      	movs	r2, #31
 8009158:	fa02 f303 	lsl.w	r3, r2, r3
 800915c:	43db      	mvns	r3, r3
 800915e:	69ba      	ldr	r2, [r7, #24]
 8009160:	4013      	ands	r3, r2
 8009162:	61bb      	str	r3, [r7, #24]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8009164:	68bb      	ldr	r3, [r7, #8]
 8009166:	695b      	ldr	r3, [r3, #20]
 8009168:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	f003 0310 	and.w	r3, r3, #16
 8009170:	697a      	ldr	r2, [r7, #20]
 8009172:	fa02 f303 	lsl.w	r3, r2, r3
 8009176:	69ba      	ldr	r2, [r7, #24]
 8009178:	4313      	orrs	r3, r2
 800917a:	61bb      	str	r3, [r7, #24]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	69ba      	ldr	r2, [r7, #24]
 8009182:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800918a:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	f003 0310 	and.w	r3, r3, #16
 8009192:	2207      	movs	r2, #7
 8009194:	fa02 f303 	lsl.w	r3, r2, r3
 8009198:	43db      	mvns	r3, r3
 800919a:	69ba      	ldr	r2, [r7, #24]
 800919c:	4013      	ands	r3, r2
 800919e:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80091a0:	68bb      	ldr	r3, [r7, #8]
 80091a2:	68db      	ldr	r3, [r3, #12]
 80091a4:	2b01      	cmp	r3, #1
 80091a6:	d102      	bne.n	80091ae <HAL_DAC_ConfigChannel+0x1a6>
  {
    connectOnChip = 0x00000000UL;
 80091a8:	2300      	movs	r3, #0
 80091aa:	627b      	str	r3, [r7, #36]	@ 0x24
 80091ac:	e00f      	b.n	80091ce <HAL_DAC_ConfigChannel+0x1c6>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 80091ae:	68bb      	ldr	r3, [r7, #8]
 80091b0:	68db      	ldr	r3, [r3, #12]
 80091b2:	2b02      	cmp	r3, #2
 80091b4:	d102      	bne.n	80091bc <HAL_DAC_ConfigChannel+0x1b4>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 80091b6:	2301      	movs	r3, #1
 80091b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80091ba:	e008      	b.n	80091ce <HAL_DAC_ConfigChannel+0x1c6>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 80091bc:	68bb      	ldr	r3, [r7, #8]
 80091be:	689b      	ldr	r3, [r3, #8]
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	d102      	bne.n	80091ca <HAL_DAC_ConfigChannel+0x1c2>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 80091c4:	2301      	movs	r3, #1
 80091c6:	627b      	str	r3, [r7, #36]	@ 0x24
 80091c8:	e001      	b.n	80091ce <HAL_DAC_ConfigChannel+0x1c6>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 80091ca:	2300      	movs	r3, #0
 80091cc:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 80091ce:	68bb      	ldr	r3, [r7, #8]
 80091d0:	681a      	ldr	r2, [r3, #0]
 80091d2:	68bb      	ldr	r3, [r7, #8]
 80091d4:	689b      	ldr	r3, [r3, #8]
 80091d6:	4313      	orrs	r3, r2
 80091d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80091da:	4313      	orrs	r3, r2
 80091dc:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	f003 0310 	and.w	r3, r3, #16
 80091e4:	697a      	ldr	r2, [r7, #20]
 80091e6:	fa02 f303 	lsl.w	r3, r2, r3
 80091ea:	69ba      	ldr	r2, [r7, #24]
 80091ec:	4313      	orrs	r3, r2
 80091ee:	61bb      	str	r3, [r7, #24]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	69ba      	ldr	r2, [r7, #24]
 80091f6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	6819      	ldr	r1, [r3, #0]
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	f003 0310 	and.w	r3, r3, #16
 8009204:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8009208:	fa02 f303 	lsl.w	r3, r2, r3
 800920c:	43da      	mvns	r2, r3
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	400a      	ands	r2, r1
 8009214:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8009216:	68fb      	ldr	r3, [r7, #12]
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	61bb      	str	r3, [r7, #24]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	f003 0310 	and.w	r3, r3, #16
 8009224:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8009228:	fa02 f303 	lsl.w	r3, r2, r3
 800922c:	43db      	mvns	r3, r3
 800922e:	69ba      	ldr	r2, [r7, #24]
 8009230:	4013      	ands	r3, r2
 8009232:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8009234:	68bb      	ldr	r3, [r7, #8]
 8009236:	685b      	ldr	r3, [r3, #4]
 8009238:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	f003 0310 	and.w	r3, r3, #16
 8009240:	697a      	ldr	r2, [r7, #20]
 8009242:	fa02 f303 	lsl.w	r3, r2, r3
 8009246:	69ba      	ldr	r2, [r7, #24]
 8009248:	4313      	orrs	r3, r2
 800924a:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	69ba      	ldr	r2, [r7, #24]
 8009252:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	6819      	ldr	r1, [r3, #0]
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	f003 0310 	and.w	r3, r3, #16
 8009260:	22c0      	movs	r2, #192	@ 0xc0
 8009262:	fa02 f303 	lsl.w	r3, r2, r3
 8009266:	43da      	mvns	r2, r3
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	400a      	ands	r2, r1
 800926e:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	2201      	movs	r2, #1
 8009274:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	2200      	movs	r2, #0
 800927a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 800927c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 8009280:	4618      	mov	r0, r3
 8009282:	3728      	adds	r7, #40	@ 0x28
 8009284:	46bd      	mov	sp, r7
 8009286:	bd80      	pop	{r7, pc}
 8009288:	20008000 	.word	0x20008000

0800928c <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 800928c:	b580      	push	{r7, lr}
 800928e:	b084      	sub	sp, #16
 8009290:	af00      	add	r7, sp, #0
 8009292:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009298:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 800929a:	68f8      	ldr	r0, [r7, #12]
 800929c:	f7f8 f818 	bl	80012d0 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	2201      	movs	r2, #1
 80092a4:	711a      	strb	r2, [r3, #4]
}
 80092a6:	bf00      	nop
 80092a8:	3710      	adds	r7, #16
 80092aa:	46bd      	mov	sp, r7
 80092ac:	bd80      	pop	{r7, pc}

080092ae <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 80092ae:	b580      	push	{r7, lr}
 80092b0:	b084      	sub	sp, #16
 80092b2:	af00      	add	r7, sp, #0
 80092b4:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092ba:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 80092bc:	68f8      	ldr	r0, [r7, #12]
 80092be:	f7f7 fff9 	bl	80012b4 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80092c2:	bf00      	nop
 80092c4:	3710      	adds	r7, #16
 80092c6:	46bd      	mov	sp, r7
 80092c8:	bd80      	pop	{r7, pc}

080092ca <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 80092ca:	b580      	push	{r7, lr}
 80092cc:	b084      	sub	sp, #16
 80092ce:	af00      	add	r7, sp, #0
 80092d0:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092d6:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	691b      	ldr	r3, [r3, #16]
 80092dc:	f043 0204 	orr.w	r2, r3, #4
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 80092e4:	68f8      	ldr	r0, [r7, #12]
 80092e6:	f7ff fe85 	bl	8008ff4 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	2201      	movs	r2, #1
 80092ee:	711a      	strb	r2, [r3, #4]
}
 80092f0:	bf00      	nop
 80092f2:	3710      	adds	r7, #16
 80092f4:	46bd      	mov	sp, r7
 80092f6:	bd80      	pop	{r7, pc}

080092f8 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80092f8:	b480      	push	{r7}
 80092fa:	b083      	sub	sp, #12
 80092fc:	af00      	add	r7, sp, #0
 80092fe:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8009300:	bf00      	nop
 8009302:	370c      	adds	r7, #12
 8009304:	46bd      	mov	sp, r7
 8009306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800930a:	4770      	bx	lr

0800930c <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800930c:	b480      	push	{r7}
 800930e:	b083      	sub	sp, #12
 8009310:	af00      	add	r7, sp, #0
 8009312:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8009314:	bf00      	nop
 8009316:	370c      	adds	r7, #12
 8009318:	46bd      	mov	sp, r7
 800931a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800931e:	4770      	bx	lr

08009320 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8009320:	b480      	push	{r7}
 8009322:	b083      	sub	sp, #12
 8009324:	af00      	add	r7, sp, #0
 8009326:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8009328:	bf00      	nop
 800932a:	370c      	adds	r7, #12
 800932c:	46bd      	mov	sp, r7
 800932e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009332:	4770      	bx	lr

08009334 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8009334:	b580      	push	{r7, lr}
 8009336:	b084      	sub	sp, #16
 8009338:	af00      	add	r7, sp, #0
 800933a:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009340:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8009342:	68f8      	ldr	r0, [r7, #12]
 8009344:	f7ff ffd8 	bl	80092f8 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	2201      	movs	r2, #1
 800934c:	711a      	strb	r2, [r3, #4]
}
 800934e:	bf00      	nop
 8009350:	3710      	adds	r7, #16
 8009352:	46bd      	mov	sp, r7
 8009354:	bd80      	pop	{r7, pc}

08009356 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8009356:	b580      	push	{r7, lr}
 8009358:	b084      	sub	sp, #16
 800935a:	af00      	add	r7, sp, #0
 800935c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009362:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8009364:	68f8      	ldr	r0, [r7, #12]
 8009366:	f7ff ffd1 	bl	800930c <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 800936a:	bf00      	nop
 800936c:	3710      	adds	r7, #16
 800936e:	46bd      	mov	sp, r7
 8009370:	bd80      	pop	{r7, pc}

08009372 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8009372:	b580      	push	{r7, lr}
 8009374:	b084      	sub	sp, #16
 8009376:	af00      	add	r7, sp, #0
 8009378:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800937e:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	691b      	ldr	r3, [r3, #16]
 8009384:	f043 0204 	orr.w	r2, r3, #4
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 800938c:	68f8      	ldr	r0, [r7, #12]
 800938e:	f7ff ffc7 	bl	8009320 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	2201      	movs	r2, #1
 8009396:	711a      	strb	r2, [r3, #4]
}
 8009398:	bf00      	nop
 800939a:	3710      	adds	r7, #16
 800939c:	46bd      	mov	sp, r7
 800939e:	bd80      	pop	{r7, pc}

080093a0 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80093a0:	b580      	push	{r7, lr}
 80093a2:	b086      	sub	sp, #24
 80093a4:	af00      	add	r7, sp, #0
 80093a6:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 80093a8:	f7fe f816 	bl	80073d8 <HAL_GetTick>
 80093ac:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d101      	bne.n	80093b8 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 80093b4:	2301      	movs	r3, #1
 80093b6:	e312      	b.n	80099de <HAL_DMA_Init+0x63e>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	4a66      	ldr	r2, [pc, #408]	@ (8009558 <HAL_DMA_Init+0x1b8>)
 80093be:	4293      	cmp	r3, r2
 80093c0:	d04a      	beq.n	8009458 <HAL_DMA_Init+0xb8>
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	4a65      	ldr	r2, [pc, #404]	@ (800955c <HAL_DMA_Init+0x1bc>)
 80093c8:	4293      	cmp	r3, r2
 80093ca:	d045      	beq.n	8009458 <HAL_DMA_Init+0xb8>
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	4a63      	ldr	r2, [pc, #396]	@ (8009560 <HAL_DMA_Init+0x1c0>)
 80093d2:	4293      	cmp	r3, r2
 80093d4:	d040      	beq.n	8009458 <HAL_DMA_Init+0xb8>
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	4a62      	ldr	r2, [pc, #392]	@ (8009564 <HAL_DMA_Init+0x1c4>)
 80093dc:	4293      	cmp	r3, r2
 80093de:	d03b      	beq.n	8009458 <HAL_DMA_Init+0xb8>
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	4a60      	ldr	r2, [pc, #384]	@ (8009568 <HAL_DMA_Init+0x1c8>)
 80093e6:	4293      	cmp	r3, r2
 80093e8:	d036      	beq.n	8009458 <HAL_DMA_Init+0xb8>
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	4a5f      	ldr	r2, [pc, #380]	@ (800956c <HAL_DMA_Init+0x1cc>)
 80093f0:	4293      	cmp	r3, r2
 80093f2:	d031      	beq.n	8009458 <HAL_DMA_Init+0xb8>
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	4a5d      	ldr	r2, [pc, #372]	@ (8009570 <HAL_DMA_Init+0x1d0>)
 80093fa:	4293      	cmp	r3, r2
 80093fc:	d02c      	beq.n	8009458 <HAL_DMA_Init+0xb8>
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	4a5c      	ldr	r2, [pc, #368]	@ (8009574 <HAL_DMA_Init+0x1d4>)
 8009404:	4293      	cmp	r3, r2
 8009406:	d027      	beq.n	8009458 <HAL_DMA_Init+0xb8>
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	4a5a      	ldr	r2, [pc, #360]	@ (8009578 <HAL_DMA_Init+0x1d8>)
 800940e:	4293      	cmp	r3, r2
 8009410:	d022      	beq.n	8009458 <HAL_DMA_Init+0xb8>
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	4a59      	ldr	r2, [pc, #356]	@ (800957c <HAL_DMA_Init+0x1dc>)
 8009418:	4293      	cmp	r3, r2
 800941a:	d01d      	beq.n	8009458 <HAL_DMA_Init+0xb8>
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	4a57      	ldr	r2, [pc, #348]	@ (8009580 <HAL_DMA_Init+0x1e0>)
 8009422:	4293      	cmp	r3, r2
 8009424:	d018      	beq.n	8009458 <HAL_DMA_Init+0xb8>
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	4a56      	ldr	r2, [pc, #344]	@ (8009584 <HAL_DMA_Init+0x1e4>)
 800942c:	4293      	cmp	r3, r2
 800942e:	d013      	beq.n	8009458 <HAL_DMA_Init+0xb8>
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	4a54      	ldr	r2, [pc, #336]	@ (8009588 <HAL_DMA_Init+0x1e8>)
 8009436:	4293      	cmp	r3, r2
 8009438:	d00e      	beq.n	8009458 <HAL_DMA_Init+0xb8>
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	4a53      	ldr	r2, [pc, #332]	@ (800958c <HAL_DMA_Init+0x1ec>)
 8009440:	4293      	cmp	r3, r2
 8009442:	d009      	beq.n	8009458 <HAL_DMA_Init+0xb8>
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	4a51      	ldr	r2, [pc, #324]	@ (8009590 <HAL_DMA_Init+0x1f0>)
 800944a:	4293      	cmp	r3, r2
 800944c:	d004      	beq.n	8009458 <HAL_DMA_Init+0xb8>
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	4a50      	ldr	r2, [pc, #320]	@ (8009594 <HAL_DMA_Init+0x1f4>)
 8009454:	4293      	cmp	r3, r2
 8009456:	d101      	bne.n	800945c <HAL_DMA_Init+0xbc>
 8009458:	2301      	movs	r3, #1
 800945a:	e000      	b.n	800945e <HAL_DMA_Init+0xbe>
 800945c:	2300      	movs	r3, #0
 800945e:	2b00      	cmp	r3, #0
 8009460:	f000 813c 	beq.w	80096dc <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	2202      	movs	r2, #2
 8009468:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	2200      	movs	r2, #0
 8009470:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	4a37      	ldr	r2, [pc, #220]	@ (8009558 <HAL_DMA_Init+0x1b8>)
 800947a:	4293      	cmp	r3, r2
 800947c:	d04a      	beq.n	8009514 <HAL_DMA_Init+0x174>
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	4a36      	ldr	r2, [pc, #216]	@ (800955c <HAL_DMA_Init+0x1bc>)
 8009484:	4293      	cmp	r3, r2
 8009486:	d045      	beq.n	8009514 <HAL_DMA_Init+0x174>
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	4a34      	ldr	r2, [pc, #208]	@ (8009560 <HAL_DMA_Init+0x1c0>)
 800948e:	4293      	cmp	r3, r2
 8009490:	d040      	beq.n	8009514 <HAL_DMA_Init+0x174>
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	4a33      	ldr	r2, [pc, #204]	@ (8009564 <HAL_DMA_Init+0x1c4>)
 8009498:	4293      	cmp	r3, r2
 800949a:	d03b      	beq.n	8009514 <HAL_DMA_Init+0x174>
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	4a31      	ldr	r2, [pc, #196]	@ (8009568 <HAL_DMA_Init+0x1c8>)
 80094a2:	4293      	cmp	r3, r2
 80094a4:	d036      	beq.n	8009514 <HAL_DMA_Init+0x174>
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	4a30      	ldr	r2, [pc, #192]	@ (800956c <HAL_DMA_Init+0x1cc>)
 80094ac:	4293      	cmp	r3, r2
 80094ae:	d031      	beq.n	8009514 <HAL_DMA_Init+0x174>
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	4a2e      	ldr	r2, [pc, #184]	@ (8009570 <HAL_DMA_Init+0x1d0>)
 80094b6:	4293      	cmp	r3, r2
 80094b8:	d02c      	beq.n	8009514 <HAL_DMA_Init+0x174>
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	4a2d      	ldr	r2, [pc, #180]	@ (8009574 <HAL_DMA_Init+0x1d4>)
 80094c0:	4293      	cmp	r3, r2
 80094c2:	d027      	beq.n	8009514 <HAL_DMA_Init+0x174>
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	4a2b      	ldr	r2, [pc, #172]	@ (8009578 <HAL_DMA_Init+0x1d8>)
 80094ca:	4293      	cmp	r3, r2
 80094cc:	d022      	beq.n	8009514 <HAL_DMA_Init+0x174>
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	4a2a      	ldr	r2, [pc, #168]	@ (800957c <HAL_DMA_Init+0x1dc>)
 80094d4:	4293      	cmp	r3, r2
 80094d6:	d01d      	beq.n	8009514 <HAL_DMA_Init+0x174>
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	4a28      	ldr	r2, [pc, #160]	@ (8009580 <HAL_DMA_Init+0x1e0>)
 80094de:	4293      	cmp	r3, r2
 80094e0:	d018      	beq.n	8009514 <HAL_DMA_Init+0x174>
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	4a27      	ldr	r2, [pc, #156]	@ (8009584 <HAL_DMA_Init+0x1e4>)
 80094e8:	4293      	cmp	r3, r2
 80094ea:	d013      	beq.n	8009514 <HAL_DMA_Init+0x174>
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	4a25      	ldr	r2, [pc, #148]	@ (8009588 <HAL_DMA_Init+0x1e8>)
 80094f2:	4293      	cmp	r3, r2
 80094f4:	d00e      	beq.n	8009514 <HAL_DMA_Init+0x174>
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	4a24      	ldr	r2, [pc, #144]	@ (800958c <HAL_DMA_Init+0x1ec>)
 80094fc:	4293      	cmp	r3, r2
 80094fe:	d009      	beq.n	8009514 <HAL_DMA_Init+0x174>
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	4a22      	ldr	r2, [pc, #136]	@ (8009590 <HAL_DMA_Init+0x1f0>)
 8009506:	4293      	cmp	r3, r2
 8009508:	d004      	beq.n	8009514 <HAL_DMA_Init+0x174>
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	4a21      	ldr	r2, [pc, #132]	@ (8009594 <HAL_DMA_Init+0x1f4>)
 8009510:	4293      	cmp	r3, r2
 8009512:	d108      	bne.n	8009526 <HAL_DMA_Init+0x186>
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	681a      	ldr	r2, [r3, #0]
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	f022 0201 	bic.w	r2, r2, #1
 8009522:	601a      	str	r2, [r3, #0]
 8009524:	e007      	b.n	8009536 <HAL_DMA_Init+0x196>
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	681a      	ldr	r2, [r3, #0]
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	f022 0201 	bic.w	r2, r2, #1
 8009534:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8009536:	e02f      	b.n	8009598 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8009538:	f7fd ff4e 	bl	80073d8 <HAL_GetTick>
 800953c:	4602      	mov	r2, r0
 800953e:	693b      	ldr	r3, [r7, #16]
 8009540:	1ad3      	subs	r3, r2, r3
 8009542:	2b05      	cmp	r3, #5
 8009544:	d928      	bls.n	8009598 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	2220      	movs	r2, #32
 800954a:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	2203      	movs	r2, #3
 8009550:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8009554:	2301      	movs	r3, #1
 8009556:	e242      	b.n	80099de <HAL_DMA_Init+0x63e>
 8009558:	40020010 	.word	0x40020010
 800955c:	40020028 	.word	0x40020028
 8009560:	40020040 	.word	0x40020040
 8009564:	40020058 	.word	0x40020058
 8009568:	40020070 	.word	0x40020070
 800956c:	40020088 	.word	0x40020088
 8009570:	400200a0 	.word	0x400200a0
 8009574:	400200b8 	.word	0x400200b8
 8009578:	40020410 	.word	0x40020410
 800957c:	40020428 	.word	0x40020428
 8009580:	40020440 	.word	0x40020440
 8009584:	40020458 	.word	0x40020458
 8009588:	40020470 	.word	0x40020470
 800958c:	40020488 	.word	0x40020488
 8009590:	400204a0 	.word	0x400204a0
 8009594:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	f003 0301 	and.w	r3, r3, #1
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d1c8      	bne.n	8009538 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80095ae:	697a      	ldr	r2, [r7, #20]
 80095b0:	4b83      	ldr	r3, [pc, #524]	@ (80097c0 <HAL_DMA_Init+0x420>)
 80095b2:	4013      	ands	r3, r2
 80095b4:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 80095be:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	691b      	ldr	r3, [r3, #16]
 80095c4:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80095ca:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	699b      	ldr	r3, [r3, #24]
 80095d0:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80095d6:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	6a1b      	ldr	r3, [r3, #32]
 80095dc:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 80095de:	697a      	ldr	r2, [r7, #20]
 80095e0:	4313      	orrs	r3, r2
 80095e2:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80095e8:	2b04      	cmp	r3, #4
 80095ea:	d107      	bne.n	80095fc <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80095f4:	4313      	orrs	r3, r2
 80095f6:	697a      	ldr	r2, [r7, #20]
 80095f8:	4313      	orrs	r3, r2
 80095fa:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	685b      	ldr	r3, [r3, #4]
 8009600:	2b28      	cmp	r3, #40	@ 0x28
 8009602:	d903      	bls.n	800960c <HAL_DMA_Init+0x26c>
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	685b      	ldr	r3, [r3, #4]
 8009608:	2b2e      	cmp	r3, #46	@ 0x2e
 800960a:	d91f      	bls.n	800964c <HAL_DMA_Init+0x2ac>
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	685b      	ldr	r3, [r3, #4]
 8009610:	2b3e      	cmp	r3, #62	@ 0x3e
 8009612:	d903      	bls.n	800961c <HAL_DMA_Init+0x27c>
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	685b      	ldr	r3, [r3, #4]
 8009618:	2b42      	cmp	r3, #66	@ 0x42
 800961a:	d917      	bls.n	800964c <HAL_DMA_Init+0x2ac>
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	685b      	ldr	r3, [r3, #4]
 8009620:	2b46      	cmp	r3, #70	@ 0x46
 8009622:	d903      	bls.n	800962c <HAL_DMA_Init+0x28c>
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	685b      	ldr	r3, [r3, #4]
 8009628:	2b48      	cmp	r3, #72	@ 0x48
 800962a:	d90f      	bls.n	800964c <HAL_DMA_Init+0x2ac>
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	685b      	ldr	r3, [r3, #4]
 8009630:	2b4e      	cmp	r3, #78	@ 0x4e
 8009632:	d903      	bls.n	800963c <HAL_DMA_Init+0x29c>
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	685b      	ldr	r3, [r3, #4]
 8009638:	2b52      	cmp	r3, #82	@ 0x52
 800963a:	d907      	bls.n	800964c <HAL_DMA_Init+0x2ac>
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	685b      	ldr	r3, [r3, #4]
 8009640:	2b73      	cmp	r3, #115	@ 0x73
 8009642:	d905      	bls.n	8009650 <HAL_DMA_Init+0x2b0>
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	685b      	ldr	r3, [r3, #4]
 8009648:	2b77      	cmp	r3, #119	@ 0x77
 800964a:	d801      	bhi.n	8009650 <HAL_DMA_Init+0x2b0>
 800964c:	2301      	movs	r3, #1
 800964e:	e000      	b.n	8009652 <HAL_DMA_Init+0x2b2>
 8009650:	2300      	movs	r3, #0
 8009652:	2b00      	cmp	r3, #0
 8009654:	d003      	beq.n	800965e <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8009656:	697b      	ldr	r3, [r7, #20]
 8009658:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800965c:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	697a      	ldr	r2, [r7, #20]
 8009664:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	695b      	ldr	r3, [r3, #20]
 800966c:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800966e:	697b      	ldr	r3, [r7, #20]
 8009670:	f023 0307 	bic.w	r3, r3, #7
 8009674:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800967a:	697a      	ldr	r2, [r7, #20]
 800967c:	4313      	orrs	r3, r2
 800967e:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009684:	2b04      	cmp	r3, #4
 8009686:	d117      	bne.n	80096b8 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800968c:	697a      	ldr	r2, [r7, #20]
 800968e:	4313      	orrs	r3, r2
 8009690:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009696:	2b00      	cmp	r3, #0
 8009698:	d00e      	beq.n	80096b8 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800969a:	6878      	ldr	r0, [r7, #4]
 800969c:	f001 fdca 	bl	800b234 <DMA_CheckFifoParam>
 80096a0:	4603      	mov	r3, r0
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d008      	beq.n	80096b8 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	2240      	movs	r2, #64	@ 0x40
 80096aa:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	2201      	movs	r2, #1
 80096b0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 80096b4:	2301      	movs	r3, #1
 80096b6:	e192      	b.n	80099de <HAL_DMA_Init+0x63e>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	697a      	ldr	r2, [r7, #20]
 80096be:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80096c0:	6878      	ldr	r0, [r7, #4]
 80096c2:	f001 fd05 	bl	800b0d0 <DMA_CalcBaseAndBitshift>
 80096c6:	4603      	mov	r3, r0
 80096c8:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80096ce:	f003 031f 	and.w	r3, r3, #31
 80096d2:	223f      	movs	r2, #63	@ 0x3f
 80096d4:	409a      	lsls	r2, r3
 80096d6:	68bb      	ldr	r3, [r7, #8]
 80096d8:	609a      	str	r2, [r3, #8]
 80096da:	e0c8      	b.n	800986e <HAL_DMA_Init+0x4ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	4a38      	ldr	r2, [pc, #224]	@ (80097c4 <HAL_DMA_Init+0x424>)
 80096e2:	4293      	cmp	r3, r2
 80096e4:	d022      	beq.n	800972c <HAL_DMA_Init+0x38c>
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	4a37      	ldr	r2, [pc, #220]	@ (80097c8 <HAL_DMA_Init+0x428>)
 80096ec:	4293      	cmp	r3, r2
 80096ee:	d01d      	beq.n	800972c <HAL_DMA_Init+0x38c>
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	4a35      	ldr	r2, [pc, #212]	@ (80097cc <HAL_DMA_Init+0x42c>)
 80096f6:	4293      	cmp	r3, r2
 80096f8:	d018      	beq.n	800972c <HAL_DMA_Init+0x38c>
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	4a34      	ldr	r2, [pc, #208]	@ (80097d0 <HAL_DMA_Init+0x430>)
 8009700:	4293      	cmp	r3, r2
 8009702:	d013      	beq.n	800972c <HAL_DMA_Init+0x38c>
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	4a32      	ldr	r2, [pc, #200]	@ (80097d4 <HAL_DMA_Init+0x434>)
 800970a:	4293      	cmp	r3, r2
 800970c:	d00e      	beq.n	800972c <HAL_DMA_Init+0x38c>
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	4a31      	ldr	r2, [pc, #196]	@ (80097d8 <HAL_DMA_Init+0x438>)
 8009714:	4293      	cmp	r3, r2
 8009716:	d009      	beq.n	800972c <HAL_DMA_Init+0x38c>
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	4a2f      	ldr	r2, [pc, #188]	@ (80097dc <HAL_DMA_Init+0x43c>)
 800971e:	4293      	cmp	r3, r2
 8009720:	d004      	beq.n	800972c <HAL_DMA_Init+0x38c>
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	4a2e      	ldr	r2, [pc, #184]	@ (80097e0 <HAL_DMA_Init+0x440>)
 8009728:	4293      	cmp	r3, r2
 800972a:	d101      	bne.n	8009730 <HAL_DMA_Init+0x390>
 800972c:	2301      	movs	r3, #1
 800972e:	e000      	b.n	8009732 <HAL_DMA_Init+0x392>
 8009730:	2300      	movs	r3, #0
 8009732:	2b00      	cmp	r3, #0
 8009734:	f000 8092 	beq.w	800985c <HAL_DMA_Init+0x4bc>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	4a21      	ldr	r2, [pc, #132]	@ (80097c4 <HAL_DMA_Init+0x424>)
 800973e:	4293      	cmp	r3, r2
 8009740:	d021      	beq.n	8009786 <HAL_DMA_Init+0x3e6>
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	4a20      	ldr	r2, [pc, #128]	@ (80097c8 <HAL_DMA_Init+0x428>)
 8009748:	4293      	cmp	r3, r2
 800974a:	d01c      	beq.n	8009786 <HAL_DMA_Init+0x3e6>
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	4a1e      	ldr	r2, [pc, #120]	@ (80097cc <HAL_DMA_Init+0x42c>)
 8009752:	4293      	cmp	r3, r2
 8009754:	d017      	beq.n	8009786 <HAL_DMA_Init+0x3e6>
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	4a1d      	ldr	r2, [pc, #116]	@ (80097d0 <HAL_DMA_Init+0x430>)
 800975c:	4293      	cmp	r3, r2
 800975e:	d012      	beq.n	8009786 <HAL_DMA_Init+0x3e6>
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	4a1b      	ldr	r2, [pc, #108]	@ (80097d4 <HAL_DMA_Init+0x434>)
 8009766:	4293      	cmp	r3, r2
 8009768:	d00d      	beq.n	8009786 <HAL_DMA_Init+0x3e6>
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	681b      	ldr	r3, [r3, #0]
 800976e:	4a1a      	ldr	r2, [pc, #104]	@ (80097d8 <HAL_DMA_Init+0x438>)
 8009770:	4293      	cmp	r3, r2
 8009772:	d008      	beq.n	8009786 <HAL_DMA_Init+0x3e6>
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	4a18      	ldr	r2, [pc, #96]	@ (80097dc <HAL_DMA_Init+0x43c>)
 800977a:	4293      	cmp	r3, r2
 800977c:	d003      	beq.n	8009786 <HAL_DMA_Init+0x3e6>
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	4a17      	ldr	r2, [pc, #92]	@ (80097e0 <HAL_DMA_Init+0x440>)
 8009784:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	2202      	movs	r2, #2
 800978a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	2200      	movs	r2, #0
 8009792:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 800979e:	697a      	ldr	r2, [r7, #20]
 80097a0:	4b10      	ldr	r3, [pc, #64]	@ (80097e4 <HAL_DMA_Init+0x444>)
 80097a2:	4013      	ands	r3, r2
 80097a4:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	689b      	ldr	r3, [r3, #8]
 80097aa:	2b40      	cmp	r3, #64	@ 0x40
 80097ac:	d01c      	beq.n	80097e8 <HAL_DMA_Init+0x448>
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	689b      	ldr	r3, [r3, #8]
 80097b2:	2b80      	cmp	r3, #128	@ 0x80
 80097b4:	d102      	bne.n	80097bc <HAL_DMA_Init+0x41c>
 80097b6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80097ba:	e016      	b.n	80097ea <HAL_DMA_Init+0x44a>
 80097bc:	2300      	movs	r3, #0
 80097be:	e014      	b.n	80097ea <HAL_DMA_Init+0x44a>
 80097c0:	fe10803f 	.word	0xfe10803f
 80097c4:	58025408 	.word	0x58025408
 80097c8:	5802541c 	.word	0x5802541c
 80097cc:	58025430 	.word	0x58025430
 80097d0:	58025444 	.word	0x58025444
 80097d4:	58025458 	.word	0x58025458
 80097d8:	5802546c 	.word	0x5802546c
 80097dc:	58025480 	.word	0x58025480
 80097e0:	58025494 	.word	0x58025494
 80097e4:	fffe000f 	.word	0xfffe000f
 80097e8:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80097ea:	687a      	ldr	r2, [r7, #4]
 80097ec:	68d2      	ldr	r2, [r2, #12]
 80097ee:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80097f0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	691b      	ldr	r3, [r3, #16]
 80097f6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80097f8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	695b      	ldr	r3, [r3, #20]
 80097fe:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8009800:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	699b      	ldr	r3, [r3, #24]
 8009806:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8009808:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	69db      	ldr	r3, [r3, #28]
 800980e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8009810:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	6a1b      	ldr	r3, [r3, #32]
 8009816:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8009818:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800981a:	697a      	ldr	r2, [r7, #20]
 800981c:	4313      	orrs	r3, r2
 800981e:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	697a      	ldr	r2, [r7, #20]
 8009826:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	461a      	mov	r2, r3
 800982e:	4b6e      	ldr	r3, [pc, #440]	@ (80099e8 <HAL_DMA_Init+0x648>)
 8009830:	4413      	add	r3, r2
 8009832:	4a6e      	ldr	r2, [pc, #440]	@ (80099ec <HAL_DMA_Init+0x64c>)
 8009834:	fba2 2303 	umull	r2, r3, r2, r3
 8009838:	091b      	lsrs	r3, r3, #4
 800983a:	009a      	lsls	r2, r3, #2
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8009840:	6878      	ldr	r0, [r7, #4]
 8009842:	f001 fc45 	bl	800b0d0 <DMA_CalcBaseAndBitshift>
 8009846:	4603      	mov	r3, r0
 8009848:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800984e:	f003 031f 	and.w	r3, r3, #31
 8009852:	2201      	movs	r2, #1
 8009854:	409a      	lsls	r2, r3
 8009856:	68fb      	ldr	r3, [r7, #12]
 8009858:	605a      	str	r2, [r3, #4]
 800985a:	e008      	b.n	800986e <HAL_DMA_Init+0x4ce>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	2240      	movs	r2, #64	@ 0x40
 8009860:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	2203      	movs	r2, #3
 8009866:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 800986a:	2301      	movs	r3, #1
 800986c:	e0b7      	b.n	80099de <HAL_DMA_Init+0x63e>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	4a5f      	ldr	r2, [pc, #380]	@ (80099f0 <HAL_DMA_Init+0x650>)
 8009874:	4293      	cmp	r3, r2
 8009876:	d072      	beq.n	800995e <HAL_DMA_Init+0x5be>
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	4a5d      	ldr	r2, [pc, #372]	@ (80099f4 <HAL_DMA_Init+0x654>)
 800987e:	4293      	cmp	r3, r2
 8009880:	d06d      	beq.n	800995e <HAL_DMA_Init+0x5be>
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	4a5c      	ldr	r2, [pc, #368]	@ (80099f8 <HAL_DMA_Init+0x658>)
 8009888:	4293      	cmp	r3, r2
 800988a:	d068      	beq.n	800995e <HAL_DMA_Init+0x5be>
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	4a5a      	ldr	r2, [pc, #360]	@ (80099fc <HAL_DMA_Init+0x65c>)
 8009892:	4293      	cmp	r3, r2
 8009894:	d063      	beq.n	800995e <HAL_DMA_Init+0x5be>
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	4a59      	ldr	r2, [pc, #356]	@ (8009a00 <HAL_DMA_Init+0x660>)
 800989c:	4293      	cmp	r3, r2
 800989e:	d05e      	beq.n	800995e <HAL_DMA_Init+0x5be>
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	681b      	ldr	r3, [r3, #0]
 80098a4:	4a57      	ldr	r2, [pc, #348]	@ (8009a04 <HAL_DMA_Init+0x664>)
 80098a6:	4293      	cmp	r3, r2
 80098a8:	d059      	beq.n	800995e <HAL_DMA_Init+0x5be>
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	4a56      	ldr	r2, [pc, #344]	@ (8009a08 <HAL_DMA_Init+0x668>)
 80098b0:	4293      	cmp	r3, r2
 80098b2:	d054      	beq.n	800995e <HAL_DMA_Init+0x5be>
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	4a54      	ldr	r2, [pc, #336]	@ (8009a0c <HAL_DMA_Init+0x66c>)
 80098ba:	4293      	cmp	r3, r2
 80098bc:	d04f      	beq.n	800995e <HAL_DMA_Init+0x5be>
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	4a53      	ldr	r2, [pc, #332]	@ (8009a10 <HAL_DMA_Init+0x670>)
 80098c4:	4293      	cmp	r3, r2
 80098c6:	d04a      	beq.n	800995e <HAL_DMA_Init+0x5be>
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	4a51      	ldr	r2, [pc, #324]	@ (8009a14 <HAL_DMA_Init+0x674>)
 80098ce:	4293      	cmp	r3, r2
 80098d0:	d045      	beq.n	800995e <HAL_DMA_Init+0x5be>
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	4a50      	ldr	r2, [pc, #320]	@ (8009a18 <HAL_DMA_Init+0x678>)
 80098d8:	4293      	cmp	r3, r2
 80098da:	d040      	beq.n	800995e <HAL_DMA_Init+0x5be>
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	4a4e      	ldr	r2, [pc, #312]	@ (8009a1c <HAL_DMA_Init+0x67c>)
 80098e2:	4293      	cmp	r3, r2
 80098e4:	d03b      	beq.n	800995e <HAL_DMA_Init+0x5be>
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	4a4d      	ldr	r2, [pc, #308]	@ (8009a20 <HAL_DMA_Init+0x680>)
 80098ec:	4293      	cmp	r3, r2
 80098ee:	d036      	beq.n	800995e <HAL_DMA_Init+0x5be>
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	4a4b      	ldr	r2, [pc, #300]	@ (8009a24 <HAL_DMA_Init+0x684>)
 80098f6:	4293      	cmp	r3, r2
 80098f8:	d031      	beq.n	800995e <HAL_DMA_Init+0x5be>
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	4a4a      	ldr	r2, [pc, #296]	@ (8009a28 <HAL_DMA_Init+0x688>)
 8009900:	4293      	cmp	r3, r2
 8009902:	d02c      	beq.n	800995e <HAL_DMA_Init+0x5be>
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	4a48      	ldr	r2, [pc, #288]	@ (8009a2c <HAL_DMA_Init+0x68c>)
 800990a:	4293      	cmp	r3, r2
 800990c:	d027      	beq.n	800995e <HAL_DMA_Init+0x5be>
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	4a47      	ldr	r2, [pc, #284]	@ (8009a30 <HAL_DMA_Init+0x690>)
 8009914:	4293      	cmp	r3, r2
 8009916:	d022      	beq.n	800995e <HAL_DMA_Init+0x5be>
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	4a45      	ldr	r2, [pc, #276]	@ (8009a34 <HAL_DMA_Init+0x694>)
 800991e:	4293      	cmp	r3, r2
 8009920:	d01d      	beq.n	800995e <HAL_DMA_Init+0x5be>
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	4a44      	ldr	r2, [pc, #272]	@ (8009a38 <HAL_DMA_Init+0x698>)
 8009928:	4293      	cmp	r3, r2
 800992a:	d018      	beq.n	800995e <HAL_DMA_Init+0x5be>
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	4a42      	ldr	r2, [pc, #264]	@ (8009a3c <HAL_DMA_Init+0x69c>)
 8009932:	4293      	cmp	r3, r2
 8009934:	d013      	beq.n	800995e <HAL_DMA_Init+0x5be>
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	681b      	ldr	r3, [r3, #0]
 800993a:	4a41      	ldr	r2, [pc, #260]	@ (8009a40 <HAL_DMA_Init+0x6a0>)
 800993c:	4293      	cmp	r3, r2
 800993e:	d00e      	beq.n	800995e <HAL_DMA_Init+0x5be>
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	4a3f      	ldr	r2, [pc, #252]	@ (8009a44 <HAL_DMA_Init+0x6a4>)
 8009946:	4293      	cmp	r3, r2
 8009948:	d009      	beq.n	800995e <HAL_DMA_Init+0x5be>
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	4a3e      	ldr	r2, [pc, #248]	@ (8009a48 <HAL_DMA_Init+0x6a8>)
 8009950:	4293      	cmp	r3, r2
 8009952:	d004      	beq.n	800995e <HAL_DMA_Init+0x5be>
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	4a3c      	ldr	r2, [pc, #240]	@ (8009a4c <HAL_DMA_Init+0x6ac>)
 800995a:	4293      	cmp	r3, r2
 800995c:	d101      	bne.n	8009962 <HAL_DMA_Init+0x5c2>
 800995e:	2301      	movs	r3, #1
 8009960:	e000      	b.n	8009964 <HAL_DMA_Init+0x5c4>
 8009962:	2300      	movs	r3, #0
 8009964:	2b00      	cmp	r3, #0
 8009966:	d032      	beq.n	80099ce <HAL_DMA_Init+0x62e>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8009968:	6878      	ldr	r0, [r7, #4]
 800996a:	f001 fcdf 	bl	800b32c <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	689b      	ldr	r3, [r3, #8]
 8009972:	2b80      	cmp	r3, #128	@ 0x80
 8009974:	d102      	bne.n	800997c <HAL_DMA_Init+0x5dc>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	2200      	movs	r2, #0
 800997a:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	685a      	ldr	r2, [r3, #4]
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009984:	b2d2      	uxtb	r2, r2
 8009986:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800998c:	687a      	ldr	r2, [r7, #4]
 800998e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8009990:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	685b      	ldr	r3, [r3, #4]
 8009996:	2b00      	cmp	r3, #0
 8009998:	d010      	beq.n	80099bc <HAL_DMA_Init+0x61c>
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	685b      	ldr	r3, [r3, #4]
 800999e:	2b08      	cmp	r3, #8
 80099a0:	d80c      	bhi.n	80099bc <HAL_DMA_Init+0x61c>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80099a2:	6878      	ldr	r0, [r7, #4]
 80099a4:	f001 fd5c 	bl	800b460 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80099ac:	2200      	movs	r2, #0
 80099ae:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80099b4:	687a      	ldr	r2, [r7, #4]
 80099b6:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80099b8:	605a      	str	r2, [r3, #4]
 80099ba:	e008      	b.n	80099ce <HAL_DMA_Init+0x62e>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	2200      	movs	r2, #0
 80099c0:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	2200      	movs	r2, #0
 80099c6:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	2200      	movs	r2, #0
 80099cc:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	2200      	movs	r2, #0
 80099d2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	2201      	movs	r2, #1
 80099d8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80099dc:	2300      	movs	r3, #0
}
 80099de:	4618      	mov	r0, r3
 80099e0:	3718      	adds	r7, #24
 80099e2:	46bd      	mov	sp, r7
 80099e4:	bd80      	pop	{r7, pc}
 80099e6:	bf00      	nop
 80099e8:	a7fdabf8 	.word	0xa7fdabf8
 80099ec:	cccccccd 	.word	0xcccccccd
 80099f0:	40020010 	.word	0x40020010
 80099f4:	40020028 	.word	0x40020028
 80099f8:	40020040 	.word	0x40020040
 80099fc:	40020058 	.word	0x40020058
 8009a00:	40020070 	.word	0x40020070
 8009a04:	40020088 	.word	0x40020088
 8009a08:	400200a0 	.word	0x400200a0
 8009a0c:	400200b8 	.word	0x400200b8
 8009a10:	40020410 	.word	0x40020410
 8009a14:	40020428 	.word	0x40020428
 8009a18:	40020440 	.word	0x40020440
 8009a1c:	40020458 	.word	0x40020458
 8009a20:	40020470 	.word	0x40020470
 8009a24:	40020488 	.word	0x40020488
 8009a28:	400204a0 	.word	0x400204a0
 8009a2c:	400204b8 	.word	0x400204b8
 8009a30:	58025408 	.word	0x58025408
 8009a34:	5802541c 	.word	0x5802541c
 8009a38:	58025430 	.word	0x58025430
 8009a3c:	58025444 	.word	0x58025444
 8009a40:	58025458 	.word	0x58025458
 8009a44:	5802546c 	.word	0x5802546c
 8009a48:	58025480 	.word	0x58025480
 8009a4c:	58025494 	.word	0x58025494

08009a50 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8009a50:	b580      	push	{r7, lr}
 8009a52:	b086      	sub	sp, #24
 8009a54:	af00      	add	r7, sp, #0
 8009a56:	60f8      	str	r0, [r7, #12]
 8009a58:	60b9      	str	r1, [r7, #8]
 8009a5a:	607a      	str	r2, [r7, #4]
 8009a5c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009a5e:	2300      	movs	r3, #0
 8009a60:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8009a62:	68fb      	ldr	r3, [r7, #12]
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	d101      	bne.n	8009a6c <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8009a68:	2301      	movs	r3, #1
 8009a6a:	e226      	b.n	8009eba <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8009a6c:	68fb      	ldr	r3, [r7, #12]
 8009a6e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8009a72:	2b01      	cmp	r3, #1
 8009a74:	d101      	bne.n	8009a7a <HAL_DMA_Start_IT+0x2a>
 8009a76:	2302      	movs	r3, #2
 8009a78:	e21f      	b.n	8009eba <HAL_DMA_Start_IT+0x46a>
 8009a7a:	68fb      	ldr	r3, [r7, #12]
 8009a7c:	2201      	movs	r2, #1
 8009a7e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8009a82:	68fb      	ldr	r3, [r7, #12]
 8009a84:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8009a88:	b2db      	uxtb	r3, r3
 8009a8a:	2b01      	cmp	r3, #1
 8009a8c:	f040 820a 	bne.w	8009ea4 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8009a90:	68fb      	ldr	r3, [r7, #12]
 8009a92:	2202      	movs	r2, #2
 8009a94:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8009a98:	68fb      	ldr	r3, [r7, #12]
 8009a9a:	2200      	movs	r2, #0
 8009a9c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	4a68      	ldr	r2, [pc, #416]	@ (8009c44 <HAL_DMA_Start_IT+0x1f4>)
 8009aa4:	4293      	cmp	r3, r2
 8009aa6:	d04a      	beq.n	8009b3e <HAL_DMA_Start_IT+0xee>
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	4a66      	ldr	r2, [pc, #408]	@ (8009c48 <HAL_DMA_Start_IT+0x1f8>)
 8009aae:	4293      	cmp	r3, r2
 8009ab0:	d045      	beq.n	8009b3e <HAL_DMA_Start_IT+0xee>
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	4a65      	ldr	r2, [pc, #404]	@ (8009c4c <HAL_DMA_Start_IT+0x1fc>)
 8009ab8:	4293      	cmp	r3, r2
 8009aba:	d040      	beq.n	8009b3e <HAL_DMA_Start_IT+0xee>
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	4a63      	ldr	r2, [pc, #396]	@ (8009c50 <HAL_DMA_Start_IT+0x200>)
 8009ac2:	4293      	cmp	r3, r2
 8009ac4:	d03b      	beq.n	8009b3e <HAL_DMA_Start_IT+0xee>
 8009ac6:	68fb      	ldr	r3, [r7, #12]
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	4a62      	ldr	r2, [pc, #392]	@ (8009c54 <HAL_DMA_Start_IT+0x204>)
 8009acc:	4293      	cmp	r3, r2
 8009ace:	d036      	beq.n	8009b3e <HAL_DMA_Start_IT+0xee>
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	4a60      	ldr	r2, [pc, #384]	@ (8009c58 <HAL_DMA_Start_IT+0x208>)
 8009ad6:	4293      	cmp	r3, r2
 8009ad8:	d031      	beq.n	8009b3e <HAL_DMA_Start_IT+0xee>
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	4a5f      	ldr	r2, [pc, #380]	@ (8009c5c <HAL_DMA_Start_IT+0x20c>)
 8009ae0:	4293      	cmp	r3, r2
 8009ae2:	d02c      	beq.n	8009b3e <HAL_DMA_Start_IT+0xee>
 8009ae4:	68fb      	ldr	r3, [r7, #12]
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	4a5d      	ldr	r2, [pc, #372]	@ (8009c60 <HAL_DMA_Start_IT+0x210>)
 8009aea:	4293      	cmp	r3, r2
 8009aec:	d027      	beq.n	8009b3e <HAL_DMA_Start_IT+0xee>
 8009aee:	68fb      	ldr	r3, [r7, #12]
 8009af0:	681b      	ldr	r3, [r3, #0]
 8009af2:	4a5c      	ldr	r2, [pc, #368]	@ (8009c64 <HAL_DMA_Start_IT+0x214>)
 8009af4:	4293      	cmp	r3, r2
 8009af6:	d022      	beq.n	8009b3e <HAL_DMA_Start_IT+0xee>
 8009af8:	68fb      	ldr	r3, [r7, #12]
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	4a5a      	ldr	r2, [pc, #360]	@ (8009c68 <HAL_DMA_Start_IT+0x218>)
 8009afe:	4293      	cmp	r3, r2
 8009b00:	d01d      	beq.n	8009b3e <HAL_DMA_Start_IT+0xee>
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	4a59      	ldr	r2, [pc, #356]	@ (8009c6c <HAL_DMA_Start_IT+0x21c>)
 8009b08:	4293      	cmp	r3, r2
 8009b0a:	d018      	beq.n	8009b3e <HAL_DMA_Start_IT+0xee>
 8009b0c:	68fb      	ldr	r3, [r7, #12]
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	4a57      	ldr	r2, [pc, #348]	@ (8009c70 <HAL_DMA_Start_IT+0x220>)
 8009b12:	4293      	cmp	r3, r2
 8009b14:	d013      	beq.n	8009b3e <HAL_DMA_Start_IT+0xee>
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	4a56      	ldr	r2, [pc, #344]	@ (8009c74 <HAL_DMA_Start_IT+0x224>)
 8009b1c:	4293      	cmp	r3, r2
 8009b1e:	d00e      	beq.n	8009b3e <HAL_DMA_Start_IT+0xee>
 8009b20:	68fb      	ldr	r3, [r7, #12]
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	4a54      	ldr	r2, [pc, #336]	@ (8009c78 <HAL_DMA_Start_IT+0x228>)
 8009b26:	4293      	cmp	r3, r2
 8009b28:	d009      	beq.n	8009b3e <HAL_DMA_Start_IT+0xee>
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	4a53      	ldr	r2, [pc, #332]	@ (8009c7c <HAL_DMA_Start_IT+0x22c>)
 8009b30:	4293      	cmp	r3, r2
 8009b32:	d004      	beq.n	8009b3e <HAL_DMA_Start_IT+0xee>
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	4a51      	ldr	r2, [pc, #324]	@ (8009c80 <HAL_DMA_Start_IT+0x230>)
 8009b3a:	4293      	cmp	r3, r2
 8009b3c:	d108      	bne.n	8009b50 <HAL_DMA_Start_IT+0x100>
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	681a      	ldr	r2, [r3, #0]
 8009b44:	68fb      	ldr	r3, [r7, #12]
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	f022 0201 	bic.w	r2, r2, #1
 8009b4c:	601a      	str	r2, [r3, #0]
 8009b4e:	e007      	b.n	8009b60 <HAL_DMA_Start_IT+0x110>
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	681a      	ldr	r2, [r3, #0]
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	f022 0201 	bic.w	r2, r2, #1
 8009b5e:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8009b60:	683b      	ldr	r3, [r7, #0]
 8009b62:	687a      	ldr	r2, [r7, #4]
 8009b64:	68b9      	ldr	r1, [r7, #8]
 8009b66:	68f8      	ldr	r0, [r7, #12]
 8009b68:	f001 f906 	bl	800ad78 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8009b6c:	68fb      	ldr	r3, [r7, #12]
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	4a34      	ldr	r2, [pc, #208]	@ (8009c44 <HAL_DMA_Start_IT+0x1f4>)
 8009b72:	4293      	cmp	r3, r2
 8009b74:	d04a      	beq.n	8009c0c <HAL_DMA_Start_IT+0x1bc>
 8009b76:	68fb      	ldr	r3, [r7, #12]
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	4a33      	ldr	r2, [pc, #204]	@ (8009c48 <HAL_DMA_Start_IT+0x1f8>)
 8009b7c:	4293      	cmp	r3, r2
 8009b7e:	d045      	beq.n	8009c0c <HAL_DMA_Start_IT+0x1bc>
 8009b80:	68fb      	ldr	r3, [r7, #12]
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	4a31      	ldr	r2, [pc, #196]	@ (8009c4c <HAL_DMA_Start_IT+0x1fc>)
 8009b86:	4293      	cmp	r3, r2
 8009b88:	d040      	beq.n	8009c0c <HAL_DMA_Start_IT+0x1bc>
 8009b8a:	68fb      	ldr	r3, [r7, #12]
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	4a30      	ldr	r2, [pc, #192]	@ (8009c50 <HAL_DMA_Start_IT+0x200>)
 8009b90:	4293      	cmp	r3, r2
 8009b92:	d03b      	beq.n	8009c0c <HAL_DMA_Start_IT+0x1bc>
 8009b94:	68fb      	ldr	r3, [r7, #12]
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	4a2e      	ldr	r2, [pc, #184]	@ (8009c54 <HAL_DMA_Start_IT+0x204>)
 8009b9a:	4293      	cmp	r3, r2
 8009b9c:	d036      	beq.n	8009c0c <HAL_DMA_Start_IT+0x1bc>
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	4a2d      	ldr	r2, [pc, #180]	@ (8009c58 <HAL_DMA_Start_IT+0x208>)
 8009ba4:	4293      	cmp	r3, r2
 8009ba6:	d031      	beq.n	8009c0c <HAL_DMA_Start_IT+0x1bc>
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	4a2b      	ldr	r2, [pc, #172]	@ (8009c5c <HAL_DMA_Start_IT+0x20c>)
 8009bae:	4293      	cmp	r3, r2
 8009bb0:	d02c      	beq.n	8009c0c <HAL_DMA_Start_IT+0x1bc>
 8009bb2:	68fb      	ldr	r3, [r7, #12]
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	4a2a      	ldr	r2, [pc, #168]	@ (8009c60 <HAL_DMA_Start_IT+0x210>)
 8009bb8:	4293      	cmp	r3, r2
 8009bba:	d027      	beq.n	8009c0c <HAL_DMA_Start_IT+0x1bc>
 8009bbc:	68fb      	ldr	r3, [r7, #12]
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	4a28      	ldr	r2, [pc, #160]	@ (8009c64 <HAL_DMA_Start_IT+0x214>)
 8009bc2:	4293      	cmp	r3, r2
 8009bc4:	d022      	beq.n	8009c0c <HAL_DMA_Start_IT+0x1bc>
 8009bc6:	68fb      	ldr	r3, [r7, #12]
 8009bc8:	681b      	ldr	r3, [r3, #0]
 8009bca:	4a27      	ldr	r2, [pc, #156]	@ (8009c68 <HAL_DMA_Start_IT+0x218>)
 8009bcc:	4293      	cmp	r3, r2
 8009bce:	d01d      	beq.n	8009c0c <HAL_DMA_Start_IT+0x1bc>
 8009bd0:	68fb      	ldr	r3, [r7, #12]
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	4a25      	ldr	r2, [pc, #148]	@ (8009c6c <HAL_DMA_Start_IT+0x21c>)
 8009bd6:	4293      	cmp	r3, r2
 8009bd8:	d018      	beq.n	8009c0c <HAL_DMA_Start_IT+0x1bc>
 8009bda:	68fb      	ldr	r3, [r7, #12]
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	4a24      	ldr	r2, [pc, #144]	@ (8009c70 <HAL_DMA_Start_IT+0x220>)
 8009be0:	4293      	cmp	r3, r2
 8009be2:	d013      	beq.n	8009c0c <HAL_DMA_Start_IT+0x1bc>
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	4a22      	ldr	r2, [pc, #136]	@ (8009c74 <HAL_DMA_Start_IT+0x224>)
 8009bea:	4293      	cmp	r3, r2
 8009bec:	d00e      	beq.n	8009c0c <HAL_DMA_Start_IT+0x1bc>
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	4a21      	ldr	r2, [pc, #132]	@ (8009c78 <HAL_DMA_Start_IT+0x228>)
 8009bf4:	4293      	cmp	r3, r2
 8009bf6:	d009      	beq.n	8009c0c <HAL_DMA_Start_IT+0x1bc>
 8009bf8:	68fb      	ldr	r3, [r7, #12]
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	4a1f      	ldr	r2, [pc, #124]	@ (8009c7c <HAL_DMA_Start_IT+0x22c>)
 8009bfe:	4293      	cmp	r3, r2
 8009c00:	d004      	beq.n	8009c0c <HAL_DMA_Start_IT+0x1bc>
 8009c02:	68fb      	ldr	r3, [r7, #12]
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	4a1e      	ldr	r2, [pc, #120]	@ (8009c80 <HAL_DMA_Start_IT+0x230>)
 8009c08:	4293      	cmp	r3, r2
 8009c0a:	d101      	bne.n	8009c10 <HAL_DMA_Start_IT+0x1c0>
 8009c0c:	2301      	movs	r3, #1
 8009c0e:	e000      	b.n	8009c12 <HAL_DMA_Start_IT+0x1c2>
 8009c10:	2300      	movs	r3, #0
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	d036      	beq.n	8009c84 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8009c16:	68fb      	ldr	r3, [r7, #12]
 8009c18:	681b      	ldr	r3, [r3, #0]
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	f023 021e 	bic.w	r2, r3, #30
 8009c20:	68fb      	ldr	r3, [r7, #12]
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	f042 0216 	orr.w	r2, r2, #22
 8009c28:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8009c2a:	68fb      	ldr	r3, [r7, #12]
 8009c2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	d03e      	beq.n	8009cb0 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	681a      	ldr	r2, [r3, #0]
 8009c38:	68fb      	ldr	r3, [r7, #12]
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	f042 0208 	orr.w	r2, r2, #8
 8009c40:	601a      	str	r2, [r3, #0]
 8009c42:	e035      	b.n	8009cb0 <HAL_DMA_Start_IT+0x260>
 8009c44:	40020010 	.word	0x40020010
 8009c48:	40020028 	.word	0x40020028
 8009c4c:	40020040 	.word	0x40020040
 8009c50:	40020058 	.word	0x40020058
 8009c54:	40020070 	.word	0x40020070
 8009c58:	40020088 	.word	0x40020088
 8009c5c:	400200a0 	.word	0x400200a0
 8009c60:	400200b8 	.word	0x400200b8
 8009c64:	40020410 	.word	0x40020410
 8009c68:	40020428 	.word	0x40020428
 8009c6c:	40020440 	.word	0x40020440
 8009c70:	40020458 	.word	0x40020458
 8009c74:	40020470 	.word	0x40020470
 8009c78:	40020488 	.word	0x40020488
 8009c7c:	400204a0 	.word	0x400204a0
 8009c80:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8009c84:	68fb      	ldr	r3, [r7, #12]
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	f023 020e 	bic.w	r2, r3, #14
 8009c8e:	68fb      	ldr	r3, [r7, #12]
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	f042 020a 	orr.w	r2, r2, #10
 8009c96:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8009c98:	68fb      	ldr	r3, [r7, #12]
 8009c9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	d007      	beq.n	8009cb0 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8009ca0:	68fb      	ldr	r3, [r7, #12]
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	681a      	ldr	r2, [r3, #0]
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	f042 0204 	orr.w	r2, r2, #4
 8009cae:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8009cb0:	68fb      	ldr	r3, [r7, #12]
 8009cb2:	681b      	ldr	r3, [r3, #0]
 8009cb4:	4a83      	ldr	r2, [pc, #524]	@ (8009ec4 <HAL_DMA_Start_IT+0x474>)
 8009cb6:	4293      	cmp	r3, r2
 8009cb8:	d072      	beq.n	8009da0 <HAL_DMA_Start_IT+0x350>
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	4a82      	ldr	r2, [pc, #520]	@ (8009ec8 <HAL_DMA_Start_IT+0x478>)
 8009cc0:	4293      	cmp	r3, r2
 8009cc2:	d06d      	beq.n	8009da0 <HAL_DMA_Start_IT+0x350>
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	4a80      	ldr	r2, [pc, #512]	@ (8009ecc <HAL_DMA_Start_IT+0x47c>)
 8009cca:	4293      	cmp	r3, r2
 8009ccc:	d068      	beq.n	8009da0 <HAL_DMA_Start_IT+0x350>
 8009cce:	68fb      	ldr	r3, [r7, #12]
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	4a7f      	ldr	r2, [pc, #508]	@ (8009ed0 <HAL_DMA_Start_IT+0x480>)
 8009cd4:	4293      	cmp	r3, r2
 8009cd6:	d063      	beq.n	8009da0 <HAL_DMA_Start_IT+0x350>
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	4a7d      	ldr	r2, [pc, #500]	@ (8009ed4 <HAL_DMA_Start_IT+0x484>)
 8009cde:	4293      	cmp	r3, r2
 8009ce0:	d05e      	beq.n	8009da0 <HAL_DMA_Start_IT+0x350>
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	4a7c      	ldr	r2, [pc, #496]	@ (8009ed8 <HAL_DMA_Start_IT+0x488>)
 8009ce8:	4293      	cmp	r3, r2
 8009cea:	d059      	beq.n	8009da0 <HAL_DMA_Start_IT+0x350>
 8009cec:	68fb      	ldr	r3, [r7, #12]
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	4a7a      	ldr	r2, [pc, #488]	@ (8009edc <HAL_DMA_Start_IT+0x48c>)
 8009cf2:	4293      	cmp	r3, r2
 8009cf4:	d054      	beq.n	8009da0 <HAL_DMA_Start_IT+0x350>
 8009cf6:	68fb      	ldr	r3, [r7, #12]
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	4a79      	ldr	r2, [pc, #484]	@ (8009ee0 <HAL_DMA_Start_IT+0x490>)
 8009cfc:	4293      	cmp	r3, r2
 8009cfe:	d04f      	beq.n	8009da0 <HAL_DMA_Start_IT+0x350>
 8009d00:	68fb      	ldr	r3, [r7, #12]
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	4a77      	ldr	r2, [pc, #476]	@ (8009ee4 <HAL_DMA_Start_IT+0x494>)
 8009d06:	4293      	cmp	r3, r2
 8009d08:	d04a      	beq.n	8009da0 <HAL_DMA_Start_IT+0x350>
 8009d0a:	68fb      	ldr	r3, [r7, #12]
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	4a76      	ldr	r2, [pc, #472]	@ (8009ee8 <HAL_DMA_Start_IT+0x498>)
 8009d10:	4293      	cmp	r3, r2
 8009d12:	d045      	beq.n	8009da0 <HAL_DMA_Start_IT+0x350>
 8009d14:	68fb      	ldr	r3, [r7, #12]
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	4a74      	ldr	r2, [pc, #464]	@ (8009eec <HAL_DMA_Start_IT+0x49c>)
 8009d1a:	4293      	cmp	r3, r2
 8009d1c:	d040      	beq.n	8009da0 <HAL_DMA_Start_IT+0x350>
 8009d1e:	68fb      	ldr	r3, [r7, #12]
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	4a73      	ldr	r2, [pc, #460]	@ (8009ef0 <HAL_DMA_Start_IT+0x4a0>)
 8009d24:	4293      	cmp	r3, r2
 8009d26:	d03b      	beq.n	8009da0 <HAL_DMA_Start_IT+0x350>
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	4a71      	ldr	r2, [pc, #452]	@ (8009ef4 <HAL_DMA_Start_IT+0x4a4>)
 8009d2e:	4293      	cmp	r3, r2
 8009d30:	d036      	beq.n	8009da0 <HAL_DMA_Start_IT+0x350>
 8009d32:	68fb      	ldr	r3, [r7, #12]
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	4a70      	ldr	r2, [pc, #448]	@ (8009ef8 <HAL_DMA_Start_IT+0x4a8>)
 8009d38:	4293      	cmp	r3, r2
 8009d3a:	d031      	beq.n	8009da0 <HAL_DMA_Start_IT+0x350>
 8009d3c:	68fb      	ldr	r3, [r7, #12]
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	4a6e      	ldr	r2, [pc, #440]	@ (8009efc <HAL_DMA_Start_IT+0x4ac>)
 8009d42:	4293      	cmp	r3, r2
 8009d44:	d02c      	beq.n	8009da0 <HAL_DMA_Start_IT+0x350>
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	681b      	ldr	r3, [r3, #0]
 8009d4a:	4a6d      	ldr	r2, [pc, #436]	@ (8009f00 <HAL_DMA_Start_IT+0x4b0>)
 8009d4c:	4293      	cmp	r3, r2
 8009d4e:	d027      	beq.n	8009da0 <HAL_DMA_Start_IT+0x350>
 8009d50:	68fb      	ldr	r3, [r7, #12]
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	4a6b      	ldr	r2, [pc, #428]	@ (8009f04 <HAL_DMA_Start_IT+0x4b4>)
 8009d56:	4293      	cmp	r3, r2
 8009d58:	d022      	beq.n	8009da0 <HAL_DMA_Start_IT+0x350>
 8009d5a:	68fb      	ldr	r3, [r7, #12]
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	4a6a      	ldr	r2, [pc, #424]	@ (8009f08 <HAL_DMA_Start_IT+0x4b8>)
 8009d60:	4293      	cmp	r3, r2
 8009d62:	d01d      	beq.n	8009da0 <HAL_DMA_Start_IT+0x350>
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	4a68      	ldr	r2, [pc, #416]	@ (8009f0c <HAL_DMA_Start_IT+0x4bc>)
 8009d6a:	4293      	cmp	r3, r2
 8009d6c:	d018      	beq.n	8009da0 <HAL_DMA_Start_IT+0x350>
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	4a67      	ldr	r2, [pc, #412]	@ (8009f10 <HAL_DMA_Start_IT+0x4c0>)
 8009d74:	4293      	cmp	r3, r2
 8009d76:	d013      	beq.n	8009da0 <HAL_DMA_Start_IT+0x350>
 8009d78:	68fb      	ldr	r3, [r7, #12]
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	4a65      	ldr	r2, [pc, #404]	@ (8009f14 <HAL_DMA_Start_IT+0x4c4>)
 8009d7e:	4293      	cmp	r3, r2
 8009d80:	d00e      	beq.n	8009da0 <HAL_DMA_Start_IT+0x350>
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	4a64      	ldr	r2, [pc, #400]	@ (8009f18 <HAL_DMA_Start_IT+0x4c8>)
 8009d88:	4293      	cmp	r3, r2
 8009d8a:	d009      	beq.n	8009da0 <HAL_DMA_Start_IT+0x350>
 8009d8c:	68fb      	ldr	r3, [r7, #12]
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	4a62      	ldr	r2, [pc, #392]	@ (8009f1c <HAL_DMA_Start_IT+0x4cc>)
 8009d92:	4293      	cmp	r3, r2
 8009d94:	d004      	beq.n	8009da0 <HAL_DMA_Start_IT+0x350>
 8009d96:	68fb      	ldr	r3, [r7, #12]
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	4a61      	ldr	r2, [pc, #388]	@ (8009f20 <HAL_DMA_Start_IT+0x4d0>)
 8009d9c:	4293      	cmp	r3, r2
 8009d9e:	d101      	bne.n	8009da4 <HAL_DMA_Start_IT+0x354>
 8009da0:	2301      	movs	r3, #1
 8009da2:	e000      	b.n	8009da6 <HAL_DMA_Start_IT+0x356>
 8009da4:	2300      	movs	r3, #0
 8009da6:	2b00      	cmp	r3, #0
 8009da8:	d01a      	beq.n	8009de0 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8009daa:	68fb      	ldr	r3, [r7, #12]
 8009dac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d007      	beq.n	8009dc8 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009dbc:	681a      	ldr	r2, [r3, #0]
 8009dbe:	68fb      	ldr	r3, [r7, #12]
 8009dc0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009dc2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009dc6:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8009dc8:	68fb      	ldr	r3, [r7, #12]
 8009dca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d007      	beq.n	8009de0 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009dd4:	681a      	ldr	r2, [r3, #0]
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009dda:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009dde:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8009de0:	68fb      	ldr	r3, [r7, #12]
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	4a37      	ldr	r2, [pc, #220]	@ (8009ec4 <HAL_DMA_Start_IT+0x474>)
 8009de6:	4293      	cmp	r3, r2
 8009de8:	d04a      	beq.n	8009e80 <HAL_DMA_Start_IT+0x430>
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	4a36      	ldr	r2, [pc, #216]	@ (8009ec8 <HAL_DMA_Start_IT+0x478>)
 8009df0:	4293      	cmp	r3, r2
 8009df2:	d045      	beq.n	8009e80 <HAL_DMA_Start_IT+0x430>
 8009df4:	68fb      	ldr	r3, [r7, #12]
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	4a34      	ldr	r2, [pc, #208]	@ (8009ecc <HAL_DMA_Start_IT+0x47c>)
 8009dfa:	4293      	cmp	r3, r2
 8009dfc:	d040      	beq.n	8009e80 <HAL_DMA_Start_IT+0x430>
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	4a33      	ldr	r2, [pc, #204]	@ (8009ed0 <HAL_DMA_Start_IT+0x480>)
 8009e04:	4293      	cmp	r3, r2
 8009e06:	d03b      	beq.n	8009e80 <HAL_DMA_Start_IT+0x430>
 8009e08:	68fb      	ldr	r3, [r7, #12]
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	4a31      	ldr	r2, [pc, #196]	@ (8009ed4 <HAL_DMA_Start_IT+0x484>)
 8009e0e:	4293      	cmp	r3, r2
 8009e10:	d036      	beq.n	8009e80 <HAL_DMA_Start_IT+0x430>
 8009e12:	68fb      	ldr	r3, [r7, #12]
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	4a30      	ldr	r2, [pc, #192]	@ (8009ed8 <HAL_DMA_Start_IT+0x488>)
 8009e18:	4293      	cmp	r3, r2
 8009e1a:	d031      	beq.n	8009e80 <HAL_DMA_Start_IT+0x430>
 8009e1c:	68fb      	ldr	r3, [r7, #12]
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	4a2e      	ldr	r2, [pc, #184]	@ (8009edc <HAL_DMA_Start_IT+0x48c>)
 8009e22:	4293      	cmp	r3, r2
 8009e24:	d02c      	beq.n	8009e80 <HAL_DMA_Start_IT+0x430>
 8009e26:	68fb      	ldr	r3, [r7, #12]
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	4a2d      	ldr	r2, [pc, #180]	@ (8009ee0 <HAL_DMA_Start_IT+0x490>)
 8009e2c:	4293      	cmp	r3, r2
 8009e2e:	d027      	beq.n	8009e80 <HAL_DMA_Start_IT+0x430>
 8009e30:	68fb      	ldr	r3, [r7, #12]
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	4a2b      	ldr	r2, [pc, #172]	@ (8009ee4 <HAL_DMA_Start_IT+0x494>)
 8009e36:	4293      	cmp	r3, r2
 8009e38:	d022      	beq.n	8009e80 <HAL_DMA_Start_IT+0x430>
 8009e3a:	68fb      	ldr	r3, [r7, #12]
 8009e3c:	681b      	ldr	r3, [r3, #0]
 8009e3e:	4a2a      	ldr	r2, [pc, #168]	@ (8009ee8 <HAL_DMA_Start_IT+0x498>)
 8009e40:	4293      	cmp	r3, r2
 8009e42:	d01d      	beq.n	8009e80 <HAL_DMA_Start_IT+0x430>
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	4a28      	ldr	r2, [pc, #160]	@ (8009eec <HAL_DMA_Start_IT+0x49c>)
 8009e4a:	4293      	cmp	r3, r2
 8009e4c:	d018      	beq.n	8009e80 <HAL_DMA_Start_IT+0x430>
 8009e4e:	68fb      	ldr	r3, [r7, #12]
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	4a27      	ldr	r2, [pc, #156]	@ (8009ef0 <HAL_DMA_Start_IT+0x4a0>)
 8009e54:	4293      	cmp	r3, r2
 8009e56:	d013      	beq.n	8009e80 <HAL_DMA_Start_IT+0x430>
 8009e58:	68fb      	ldr	r3, [r7, #12]
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	4a25      	ldr	r2, [pc, #148]	@ (8009ef4 <HAL_DMA_Start_IT+0x4a4>)
 8009e5e:	4293      	cmp	r3, r2
 8009e60:	d00e      	beq.n	8009e80 <HAL_DMA_Start_IT+0x430>
 8009e62:	68fb      	ldr	r3, [r7, #12]
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	4a24      	ldr	r2, [pc, #144]	@ (8009ef8 <HAL_DMA_Start_IT+0x4a8>)
 8009e68:	4293      	cmp	r3, r2
 8009e6a:	d009      	beq.n	8009e80 <HAL_DMA_Start_IT+0x430>
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	4a22      	ldr	r2, [pc, #136]	@ (8009efc <HAL_DMA_Start_IT+0x4ac>)
 8009e72:	4293      	cmp	r3, r2
 8009e74:	d004      	beq.n	8009e80 <HAL_DMA_Start_IT+0x430>
 8009e76:	68fb      	ldr	r3, [r7, #12]
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	4a21      	ldr	r2, [pc, #132]	@ (8009f00 <HAL_DMA_Start_IT+0x4b0>)
 8009e7c:	4293      	cmp	r3, r2
 8009e7e:	d108      	bne.n	8009e92 <HAL_DMA_Start_IT+0x442>
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	681a      	ldr	r2, [r3, #0]
 8009e86:	68fb      	ldr	r3, [r7, #12]
 8009e88:	681b      	ldr	r3, [r3, #0]
 8009e8a:	f042 0201 	orr.w	r2, r2, #1
 8009e8e:	601a      	str	r2, [r3, #0]
 8009e90:	e012      	b.n	8009eb8 <HAL_DMA_Start_IT+0x468>
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	681a      	ldr	r2, [r3, #0]
 8009e98:	68fb      	ldr	r3, [r7, #12]
 8009e9a:	681b      	ldr	r3, [r3, #0]
 8009e9c:	f042 0201 	orr.w	r2, r2, #1
 8009ea0:	601a      	str	r2, [r3, #0]
 8009ea2:	e009      	b.n	8009eb8 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8009ea4:	68fb      	ldr	r3, [r7, #12]
 8009ea6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009eaa:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8009eac:	68fb      	ldr	r3, [r7, #12]
 8009eae:	2200      	movs	r2, #0
 8009eb0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8009eb4:	2301      	movs	r3, #1
 8009eb6:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8009eb8:	7dfb      	ldrb	r3, [r7, #23]
}
 8009eba:	4618      	mov	r0, r3
 8009ebc:	3718      	adds	r7, #24
 8009ebe:	46bd      	mov	sp, r7
 8009ec0:	bd80      	pop	{r7, pc}
 8009ec2:	bf00      	nop
 8009ec4:	40020010 	.word	0x40020010
 8009ec8:	40020028 	.word	0x40020028
 8009ecc:	40020040 	.word	0x40020040
 8009ed0:	40020058 	.word	0x40020058
 8009ed4:	40020070 	.word	0x40020070
 8009ed8:	40020088 	.word	0x40020088
 8009edc:	400200a0 	.word	0x400200a0
 8009ee0:	400200b8 	.word	0x400200b8
 8009ee4:	40020410 	.word	0x40020410
 8009ee8:	40020428 	.word	0x40020428
 8009eec:	40020440 	.word	0x40020440
 8009ef0:	40020458 	.word	0x40020458
 8009ef4:	40020470 	.word	0x40020470
 8009ef8:	40020488 	.word	0x40020488
 8009efc:	400204a0 	.word	0x400204a0
 8009f00:	400204b8 	.word	0x400204b8
 8009f04:	58025408 	.word	0x58025408
 8009f08:	5802541c 	.word	0x5802541c
 8009f0c:	58025430 	.word	0x58025430
 8009f10:	58025444 	.word	0x58025444
 8009f14:	58025458 	.word	0x58025458
 8009f18:	5802546c 	.word	0x5802546c
 8009f1c:	58025480 	.word	0x58025480
 8009f20:	58025494 	.word	0x58025494

08009f24 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8009f24:	b580      	push	{r7, lr}
 8009f26:	b08a      	sub	sp, #40	@ 0x28
 8009f28:	af00      	add	r7, sp, #0
 8009f2a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8009f2c:	2300      	movs	r3, #0
 8009f2e:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8009f30:	4b67      	ldr	r3, [pc, #412]	@ (800a0d0 <HAL_DMA_IRQHandler+0x1ac>)
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	4a67      	ldr	r2, [pc, #412]	@ (800a0d4 <HAL_DMA_IRQHandler+0x1b0>)
 8009f36:	fba2 2303 	umull	r2, r3, r2, r3
 8009f3a:	0a9b      	lsrs	r3, r3, #10
 8009f3c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009f42:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009f48:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8009f4a:	6a3b      	ldr	r3, [r7, #32]
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8009f50:	69fb      	ldr	r3, [r7, #28]
 8009f52:	681b      	ldr	r3, [r3, #0]
 8009f54:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	681b      	ldr	r3, [r3, #0]
 8009f5a:	4a5f      	ldr	r2, [pc, #380]	@ (800a0d8 <HAL_DMA_IRQHandler+0x1b4>)
 8009f5c:	4293      	cmp	r3, r2
 8009f5e:	d04a      	beq.n	8009ff6 <HAL_DMA_IRQHandler+0xd2>
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	4a5d      	ldr	r2, [pc, #372]	@ (800a0dc <HAL_DMA_IRQHandler+0x1b8>)
 8009f66:	4293      	cmp	r3, r2
 8009f68:	d045      	beq.n	8009ff6 <HAL_DMA_IRQHandler+0xd2>
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	4a5c      	ldr	r2, [pc, #368]	@ (800a0e0 <HAL_DMA_IRQHandler+0x1bc>)
 8009f70:	4293      	cmp	r3, r2
 8009f72:	d040      	beq.n	8009ff6 <HAL_DMA_IRQHandler+0xd2>
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	4a5a      	ldr	r2, [pc, #360]	@ (800a0e4 <HAL_DMA_IRQHandler+0x1c0>)
 8009f7a:	4293      	cmp	r3, r2
 8009f7c:	d03b      	beq.n	8009ff6 <HAL_DMA_IRQHandler+0xd2>
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	4a59      	ldr	r2, [pc, #356]	@ (800a0e8 <HAL_DMA_IRQHandler+0x1c4>)
 8009f84:	4293      	cmp	r3, r2
 8009f86:	d036      	beq.n	8009ff6 <HAL_DMA_IRQHandler+0xd2>
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	681b      	ldr	r3, [r3, #0]
 8009f8c:	4a57      	ldr	r2, [pc, #348]	@ (800a0ec <HAL_DMA_IRQHandler+0x1c8>)
 8009f8e:	4293      	cmp	r3, r2
 8009f90:	d031      	beq.n	8009ff6 <HAL_DMA_IRQHandler+0xd2>
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	4a56      	ldr	r2, [pc, #344]	@ (800a0f0 <HAL_DMA_IRQHandler+0x1cc>)
 8009f98:	4293      	cmp	r3, r2
 8009f9a:	d02c      	beq.n	8009ff6 <HAL_DMA_IRQHandler+0xd2>
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	4a54      	ldr	r2, [pc, #336]	@ (800a0f4 <HAL_DMA_IRQHandler+0x1d0>)
 8009fa2:	4293      	cmp	r3, r2
 8009fa4:	d027      	beq.n	8009ff6 <HAL_DMA_IRQHandler+0xd2>
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	4a53      	ldr	r2, [pc, #332]	@ (800a0f8 <HAL_DMA_IRQHandler+0x1d4>)
 8009fac:	4293      	cmp	r3, r2
 8009fae:	d022      	beq.n	8009ff6 <HAL_DMA_IRQHandler+0xd2>
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	4a51      	ldr	r2, [pc, #324]	@ (800a0fc <HAL_DMA_IRQHandler+0x1d8>)
 8009fb6:	4293      	cmp	r3, r2
 8009fb8:	d01d      	beq.n	8009ff6 <HAL_DMA_IRQHandler+0xd2>
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	4a50      	ldr	r2, [pc, #320]	@ (800a100 <HAL_DMA_IRQHandler+0x1dc>)
 8009fc0:	4293      	cmp	r3, r2
 8009fc2:	d018      	beq.n	8009ff6 <HAL_DMA_IRQHandler+0xd2>
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	4a4e      	ldr	r2, [pc, #312]	@ (800a104 <HAL_DMA_IRQHandler+0x1e0>)
 8009fca:	4293      	cmp	r3, r2
 8009fcc:	d013      	beq.n	8009ff6 <HAL_DMA_IRQHandler+0xd2>
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	681b      	ldr	r3, [r3, #0]
 8009fd2:	4a4d      	ldr	r2, [pc, #308]	@ (800a108 <HAL_DMA_IRQHandler+0x1e4>)
 8009fd4:	4293      	cmp	r3, r2
 8009fd6:	d00e      	beq.n	8009ff6 <HAL_DMA_IRQHandler+0xd2>
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	4a4b      	ldr	r2, [pc, #300]	@ (800a10c <HAL_DMA_IRQHandler+0x1e8>)
 8009fde:	4293      	cmp	r3, r2
 8009fe0:	d009      	beq.n	8009ff6 <HAL_DMA_IRQHandler+0xd2>
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	4a4a      	ldr	r2, [pc, #296]	@ (800a110 <HAL_DMA_IRQHandler+0x1ec>)
 8009fe8:	4293      	cmp	r3, r2
 8009fea:	d004      	beq.n	8009ff6 <HAL_DMA_IRQHandler+0xd2>
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	4a48      	ldr	r2, [pc, #288]	@ (800a114 <HAL_DMA_IRQHandler+0x1f0>)
 8009ff2:	4293      	cmp	r3, r2
 8009ff4:	d101      	bne.n	8009ffa <HAL_DMA_IRQHandler+0xd6>
 8009ff6:	2301      	movs	r3, #1
 8009ff8:	e000      	b.n	8009ffc <HAL_DMA_IRQHandler+0xd8>
 8009ffa:	2300      	movs	r3, #0
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	f000 842b 	beq.w	800a858 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a006:	f003 031f 	and.w	r3, r3, #31
 800a00a:	2208      	movs	r2, #8
 800a00c:	409a      	lsls	r2, r3
 800a00e:	69bb      	ldr	r3, [r7, #24]
 800a010:	4013      	ands	r3, r2
 800a012:	2b00      	cmp	r3, #0
 800a014:	f000 80a2 	beq.w	800a15c <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	4a2e      	ldr	r2, [pc, #184]	@ (800a0d8 <HAL_DMA_IRQHandler+0x1b4>)
 800a01e:	4293      	cmp	r3, r2
 800a020:	d04a      	beq.n	800a0b8 <HAL_DMA_IRQHandler+0x194>
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	4a2d      	ldr	r2, [pc, #180]	@ (800a0dc <HAL_DMA_IRQHandler+0x1b8>)
 800a028:	4293      	cmp	r3, r2
 800a02a:	d045      	beq.n	800a0b8 <HAL_DMA_IRQHandler+0x194>
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	4a2b      	ldr	r2, [pc, #172]	@ (800a0e0 <HAL_DMA_IRQHandler+0x1bc>)
 800a032:	4293      	cmp	r3, r2
 800a034:	d040      	beq.n	800a0b8 <HAL_DMA_IRQHandler+0x194>
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	681b      	ldr	r3, [r3, #0]
 800a03a:	4a2a      	ldr	r2, [pc, #168]	@ (800a0e4 <HAL_DMA_IRQHandler+0x1c0>)
 800a03c:	4293      	cmp	r3, r2
 800a03e:	d03b      	beq.n	800a0b8 <HAL_DMA_IRQHandler+0x194>
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	681b      	ldr	r3, [r3, #0]
 800a044:	4a28      	ldr	r2, [pc, #160]	@ (800a0e8 <HAL_DMA_IRQHandler+0x1c4>)
 800a046:	4293      	cmp	r3, r2
 800a048:	d036      	beq.n	800a0b8 <HAL_DMA_IRQHandler+0x194>
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	4a27      	ldr	r2, [pc, #156]	@ (800a0ec <HAL_DMA_IRQHandler+0x1c8>)
 800a050:	4293      	cmp	r3, r2
 800a052:	d031      	beq.n	800a0b8 <HAL_DMA_IRQHandler+0x194>
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	4a25      	ldr	r2, [pc, #148]	@ (800a0f0 <HAL_DMA_IRQHandler+0x1cc>)
 800a05a:	4293      	cmp	r3, r2
 800a05c:	d02c      	beq.n	800a0b8 <HAL_DMA_IRQHandler+0x194>
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	4a24      	ldr	r2, [pc, #144]	@ (800a0f4 <HAL_DMA_IRQHandler+0x1d0>)
 800a064:	4293      	cmp	r3, r2
 800a066:	d027      	beq.n	800a0b8 <HAL_DMA_IRQHandler+0x194>
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	4a22      	ldr	r2, [pc, #136]	@ (800a0f8 <HAL_DMA_IRQHandler+0x1d4>)
 800a06e:	4293      	cmp	r3, r2
 800a070:	d022      	beq.n	800a0b8 <HAL_DMA_IRQHandler+0x194>
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	4a21      	ldr	r2, [pc, #132]	@ (800a0fc <HAL_DMA_IRQHandler+0x1d8>)
 800a078:	4293      	cmp	r3, r2
 800a07a:	d01d      	beq.n	800a0b8 <HAL_DMA_IRQHandler+0x194>
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	4a1f      	ldr	r2, [pc, #124]	@ (800a100 <HAL_DMA_IRQHandler+0x1dc>)
 800a082:	4293      	cmp	r3, r2
 800a084:	d018      	beq.n	800a0b8 <HAL_DMA_IRQHandler+0x194>
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	681b      	ldr	r3, [r3, #0]
 800a08a:	4a1e      	ldr	r2, [pc, #120]	@ (800a104 <HAL_DMA_IRQHandler+0x1e0>)
 800a08c:	4293      	cmp	r3, r2
 800a08e:	d013      	beq.n	800a0b8 <HAL_DMA_IRQHandler+0x194>
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	4a1c      	ldr	r2, [pc, #112]	@ (800a108 <HAL_DMA_IRQHandler+0x1e4>)
 800a096:	4293      	cmp	r3, r2
 800a098:	d00e      	beq.n	800a0b8 <HAL_DMA_IRQHandler+0x194>
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	681b      	ldr	r3, [r3, #0]
 800a09e:	4a1b      	ldr	r2, [pc, #108]	@ (800a10c <HAL_DMA_IRQHandler+0x1e8>)
 800a0a0:	4293      	cmp	r3, r2
 800a0a2:	d009      	beq.n	800a0b8 <HAL_DMA_IRQHandler+0x194>
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	4a19      	ldr	r2, [pc, #100]	@ (800a110 <HAL_DMA_IRQHandler+0x1ec>)
 800a0aa:	4293      	cmp	r3, r2
 800a0ac:	d004      	beq.n	800a0b8 <HAL_DMA_IRQHandler+0x194>
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	4a18      	ldr	r2, [pc, #96]	@ (800a114 <HAL_DMA_IRQHandler+0x1f0>)
 800a0b4:	4293      	cmp	r3, r2
 800a0b6:	d12f      	bne.n	800a118 <HAL_DMA_IRQHandler+0x1f4>
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	f003 0304 	and.w	r3, r3, #4
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	bf14      	ite	ne
 800a0c6:	2301      	movne	r3, #1
 800a0c8:	2300      	moveq	r3, #0
 800a0ca:	b2db      	uxtb	r3, r3
 800a0cc:	e02e      	b.n	800a12c <HAL_DMA_IRQHandler+0x208>
 800a0ce:	bf00      	nop
 800a0d0:	24000000 	.word	0x24000000
 800a0d4:	1b4e81b5 	.word	0x1b4e81b5
 800a0d8:	40020010 	.word	0x40020010
 800a0dc:	40020028 	.word	0x40020028
 800a0e0:	40020040 	.word	0x40020040
 800a0e4:	40020058 	.word	0x40020058
 800a0e8:	40020070 	.word	0x40020070
 800a0ec:	40020088 	.word	0x40020088
 800a0f0:	400200a0 	.word	0x400200a0
 800a0f4:	400200b8 	.word	0x400200b8
 800a0f8:	40020410 	.word	0x40020410
 800a0fc:	40020428 	.word	0x40020428
 800a100:	40020440 	.word	0x40020440
 800a104:	40020458 	.word	0x40020458
 800a108:	40020470 	.word	0x40020470
 800a10c:	40020488 	.word	0x40020488
 800a110:	400204a0 	.word	0x400204a0
 800a114:	400204b8 	.word	0x400204b8
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	f003 0308 	and.w	r3, r3, #8
 800a122:	2b00      	cmp	r3, #0
 800a124:	bf14      	ite	ne
 800a126:	2301      	movne	r3, #1
 800a128:	2300      	moveq	r3, #0
 800a12a:	b2db      	uxtb	r3, r3
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	d015      	beq.n	800a15c <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	681a      	ldr	r2, [r3, #0]
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	f022 0204 	bic.w	r2, r2, #4
 800a13e:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a144:	f003 031f 	and.w	r3, r3, #31
 800a148:	2208      	movs	r2, #8
 800a14a:	409a      	lsls	r2, r3
 800a14c:	6a3b      	ldr	r3, [r7, #32]
 800a14e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a154:	f043 0201 	orr.w	r2, r3, #1
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a160:	f003 031f 	and.w	r3, r3, #31
 800a164:	69ba      	ldr	r2, [r7, #24]
 800a166:	fa22 f303 	lsr.w	r3, r2, r3
 800a16a:	f003 0301 	and.w	r3, r3, #1
 800a16e:	2b00      	cmp	r3, #0
 800a170:	d06e      	beq.n	800a250 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	4a69      	ldr	r2, [pc, #420]	@ (800a31c <HAL_DMA_IRQHandler+0x3f8>)
 800a178:	4293      	cmp	r3, r2
 800a17a:	d04a      	beq.n	800a212 <HAL_DMA_IRQHandler+0x2ee>
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	4a67      	ldr	r2, [pc, #412]	@ (800a320 <HAL_DMA_IRQHandler+0x3fc>)
 800a182:	4293      	cmp	r3, r2
 800a184:	d045      	beq.n	800a212 <HAL_DMA_IRQHandler+0x2ee>
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	4a66      	ldr	r2, [pc, #408]	@ (800a324 <HAL_DMA_IRQHandler+0x400>)
 800a18c:	4293      	cmp	r3, r2
 800a18e:	d040      	beq.n	800a212 <HAL_DMA_IRQHandler+0x2ee>
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	4a64      	ldr	r2, [pc, #400]	@ (800a328 <HAL_DMA_IRQHandler+0x404>)
 800a196:	4293      	cmp	r3, r2
 800a198:	d03b      	beq.n	800a212 <HAL_DMA_IRQHandler+0x2ee>
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	4a63      	ldr	r2, [pc, #396]	@ (800a32c <HAL_DMA_IRQHandler+0x408>)
 800a1a0:	4293      	cmp	r3, r2
 800a1a2:	d036      	beq.n	800a212 <HAL_DMA_IRQHandler+0x2ee>
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	4a61      	ldr	r2, [pc, #388]	@ (800a330 <HAL_DMA_IRQHandler+0x40c>)
 800a1aa:	4293      	cmp	r3, r2
 800a1ac:	d031      	beq.n	800a212 <HAL_DMA_IRQHandler+0x2ee>
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	4a60      	ldr	r2, [pc, #384]	@ (800a334 <HAL_DMA_IRQHandler+0x410>)
 800a1b4:	4293      	cmp	r3, r2
 800a1b6:	d02c      	beq.n	800a212 <HAL_DMA_IRQHandler+0x2ee>
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	4a5e      	ldr	r2, [pc, #376]	@ (800a338 <HAL_DMA_IRQHandler+0x414>)
 800a1be:	4293      	cmp	r3, r2
 800a1c0:	d027      	beq.n	800a212 <HAL_DMA_IRQHandler+0x2ee>
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	4a5d      	ldr	r2, [pc, #372]	@ (800a33c <HAL_DMA_IRQHandler+0x418>)
 800a1c8:	4293      	cmp	r3, r2
 800a1ca:	d022      	beq.n	800a212 <HAL_DMA_IRQHandler+0x2ee>
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	4a5b      	ldr	r2, [pc, #364]	@ (800a340 <HAL_DMA_IRQHandler+0x41c>)
 800a1d2:	4293      	cmp	r3, r2
 800a1d4:	d01d      	beq.n	800a212 <HAL_DMA_IRQHandler+0x2ee>
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	681b      	ldr	r3, [r3, #0]
 800a1da:	4a5a      	ldr	r2, [pc, #360]	@ (800a344 <HAL_DMA_IRQHandler+0x420>)
 800a1dc:	4293      	cmp	r3, r2
 800a1de:	d018      	beq.n	800a212 <HAL_DMA_IRQHandler+0x2ee>
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	681b      	ldr	r3, [r3, #0]
 800a1e4:	4a58      	ldr	r2, [pc, #352]	@ (800a348 <HAL_DMA_IRQHandler+0x424>)
 800a1e6:	4293      	cmp	r3, r2
 800a1e8:	d013      	beq.n	800a212 <HAL_DMA_IRQHandler+0x2ee>
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	4a57      	ldr	r2, [pc, #348]	@ (800a34c <HAL_DMA_IRQHandler+0x428>)
 800a1f0:	4293      	cmp	r3, r2
 800a1f2:	d00e      	beq.n	800a212 <HAL_DMA_IRQHandler+0x2ee>
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	4a55      	ldr	r2, [pc, #340]	@ (800a350 <HAL_DMA_IRQHandler+0x42c>)
 800a1fa:	4293      	cmp	r3, r2
 800a1fc:	d009      	beq.n	800a212 <HAL_DMA_IRQHandler+0x2ee>
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	4a54      	ldr	r2, [pc, #336]	@ (800a354 <HAL_DMA_IRQHandler+0x430>)
 800a204:	4293      	cmp	r3, r2
 800a206:	d004      	beq.n	800a212 <HAL_DMA_IRQHandler+0x2ee>
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	681b      	ldr	r3, [r3, #0]
 800a20c:	4a52      	ldr	r2, [pc, #328]	@ (800a358 <HAL_DMA_IRQHandler+0x434>)
 800a20e:	4293      	cmp	r3, r2
 800a210:	d10a      	bne.n	800a228 <HAL_DMA_IRQHandler+0x304>
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	695b      	ldr	r3, [r3, #20]
 800a218:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	bf14      	ite	ne
 800a220:	2301      	movne	r3, #1
 800a222:	2300      	moveq	r3, #0
 800a224:	b2db      	uxtb	r3, r3
 800a226:	e003      	b.n	800a230 <HAL_DMA_IRQHandler+0x30c>
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	681b      	ldr	r3, [r3, #0]
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	2300      	movs	r3, #0
 800a230:	2b00      	cmp	r3, #0
 800a232:	d00d      	beq.n	800a250 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a238:	f003 031f 	and.w	r3, r3, #31
 800a23c:	2201      	movs	r2, #1
 800a23e:	409a      	lsls	r2, r3
 800a240:	6a3b      	ldr	r3, [r7, #32]
 800a242:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a248:	f043 0202 	orr.w	r2, r3, #2
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a254:	f003 031f 	and.w	r3, r3, #31
 800a258:	2204      	movs	r2, #4
 800a25a:	409a      	lsls	r2, r3
 800a25c:	69bb      	ldr	r3, [r7, #24]
 800a25e:	4013      	ands	r3, r2
 800a260:	2b00      	cmp	r3, #0
 800a262:	f000 808f 	beq.w	800a384 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	4a2c      	ldr	r2, [pc, #176]	@ (800a31c <HAL_DMA_IRQHandler+0x3f8>)
 800a26c:	4293      	cmp	r3, r2
 800a26e:	d04a      	beq.n	800a306 <HAL_DMA_IRQHandler+0x3e2>
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	681b      	ldr	r3, [r3, #0]
 800a274:	4a2a      	ldr	r2, [pc, #168]	@ (800a320 <HAL_DMA_IRQHandler+0x3fc>)
 800a276:	4293      	cmp	r3, r2
 800a278:	d045      	beq.n	800a306 <HAL_DMA_IRQHandler+0x3e2>
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	681b      	ldr	r3, [r3, #0]
 800a27e:	4a29      	ldr	r2, [pc, #164]	@ (800a324 <HAL_DMA_IRQHandler+0x400>)
 800a280:	4293      	cmp	r3, r2
 800a282:	d040      	beq.n	800a306 <HAL_DMA_IRQHandler+0x3e2>
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	681b      	ldr	r3, [r3, #0]
 800a288:	4a27      	ldr	r2, [pc, #156]	@ (800a328 <HAL_DMA_IRQHandler+0x404>)
 800a28a:	4293      	cmp	r3, r2
 800a28c:	d03b      	beq.n	800a306 <HAL_DMA_IRQHandler+0x3e2>
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	4a26      	ldr	r2, [pc, #152]	@ (800a32c <HAL_DMA_IRQHandler+0x408>)
 800a294:	4293      	cmp	r3, r2
 800a296:	d036      	beq.n	800a306 <HAL_DMA_IRQHandler+0x3e2>
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	4a24      	ldr	r2, [pc, #144]	@ (800a330 <HAL_DMA_IRQHandler+0x40c>)
 800a29e:	4293      	cmp	r3, r2
 800a2a0:	d031      	beq.n	800a306 <HAL_DMA_IRQHandler+0x3e2>
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	4a23      	ldr	r2, [pc, #140]	@ (800a334 <HAL_DMA_IRQHandler+0x410>)
 800a2a8:	4293      	cmp	r3, r2
 800a2aa:	d02c      	beq.n	800a306 <HAL_DMA_IRQHandler+0x3e2>
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	4a21      	ldr	r2, [pc, #132]	@ (800a338 <HAL_DMA_IRQHandler+0x414>)
 800a2b2:	4293      	cmp	r3, r2
 800a2b4:	d027      	beq.n	800a306 <HAL_DMA_IRQHandler+0x3e2>
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	681b      	ldr	r3, [r3, #0]
 800a2ba:	4a20      	ldr	r2, [pc, #128]	@ (800a33c <HAL_DMA_IRQHandler+0x418>)
 800a2bc:	4293      	cmp	r3, r2
 800a2be:	d022      	beq.n	800a306 <HAL_DMA_IRQHandler+0x3e2>
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	681b      	ldr	r3, [r3, #0]
 800a2c4:	4a1e      	ldr	r2, [pc, #120]	@ (800a340 <HAL_DMA_IRQHandler+0x41c>)
 800a2c6:	4293      	cmp	r3, r2
 800a2c8:	d01d      	beq.n	800a306 <HAL_DMA_IRQHandler+0x3e2>
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	681b      	ldr	r3, [r3, #0]
 800a2ce:	4a1d      	ldr	r2, [pc, #116]	@ (800a344 <HAL_DMA_IRQHandler+0x420>)
 800a2d0:	4293      	cmp	r3, r2
 800a2d2:	d018      	beq.n	800a306 <HAL_DMA_IRQHandler+0x3e2>
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	681b      	ldr	r3, [r3, #0]
 800a2d8:	4a1b      	ldr	r2, [pc, #108]	@ (800a348 <HAL_DMA_IRQHandler+0x424>)
 800a2da:	4293      	cmp	r3, r2
 800a2dc:	d013      	beq.n	800a306 <HAL_DMA_IRQHandler+0x3e2>
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	681b      	ldr	r3, [r3, #0]
 800a2e2:	4a1a      	ldr	r2, [pc, #104]	@ (800a34c <HAL_DMA_IRQHandler+0x428>)
 800a2e4:	4293      	cmp	r3, r2
 800a2e6:	d00e      	beq.n	800a306 <HAL_DMA_IRQHandler+0x3e2>
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	681b      	ldr	r3, [r3, #0]
 800a2ec:	4a18      	ldr	r2, [pc, #96]	@ (800a350 <HAL_DMA_IRQHandler+0x42c>)
 800a2ee:	4293      	cmp	r3, r2
 800a2f0:	d009      	beq.n	800a306 <HAL_DMA_IRQHandler+0x3e2>
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	681b      	ldr	r3, [r3, #0]
 800a2f6:	4a17      	ldr	r2, [pc, #92]	@ (800a354 <HAL_DMA_IRQHandler+0x430>)
 800a2f8:	4293      	cmp	r3, r2
 800a2fa:	d004      	beq.n	800a306 <HAL_DMA_IRQHandler+0x3e2>
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	4a15      	ldr	r2, [pc, #84]	@ (800a358 <HAL_DMA_IRQHandler+0x434>)
 800a302:	4293      	cmp	r3, r2
 800a304:	d12a      	bne.n	800a35c <HAL_DMA_IRQHandler+0x438>
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	f003 0302 	and.w	r3, r3, #2
 800a310:	2b00      	cmp	r3, #0
 800a312:	bf14      	ite	ne
 800a314:	2301      	movne	r3, #1
 800a316:	2300      	moveq	r3, #0
 800a318:	b2db      	uxtb	r3, r3
 800a31a:	e023      	b.n	800a364 <HAL_DMA_IRQHandler+0x440>
 800a31c:	40020010 	.word	0x40020010
 800a320:	40020028 	.word	0x40020028
 800a324:	40020040 	.word	0x40020040
 800a328:	40020058 	.word	0x40020058
 800a32c:	40020070 	.word	0x40020070
 800a330:	40020088 	.word	0x40020088
 800a334:	400200a0 	.word	0x400200a0
 800a338:	400200b8 	.word	0x400200b8
 800a33c:	40020410 	.word	0x40020410
 800a340:	40020428 	.word	0x40020428
 800a344:	40020440 	.word	0x40020440
 800a348:	40020458 	.word	0x40020458
 800a34c:	40020470 	.word	0x40020470
 800a350:	40020488 	.word	0x40020488
 800a354:	400204a0 	.word	0x400204a0
 800a358:	400204b8 	.word	0x400204b8
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	681b      	ldr	r3, [r3, #0]
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	2300      	movs	r3, #0
 800a364:	2b00      	cmp	r3, #0
 800a366:	d00d      	beq.n	800a384 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a36c:	f003 031f 	and.w	r3, r3, #31
 800a370:	2204      	movs	r2, #4
 800a372:	409a      	lsls	r2, r3
 800a374:	6a3b      	ldr	r3, [r7, #32]
 800a376:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a37c:	f043 0204 	orr.w	r2, r3, #4
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a388:	f003 031f 	and.w	r3, r3, #31
 800a38c:	2210      	movs	r2, #16
 800a38e:	409a      	lsls	r2, r3
 800a390:	69bb      	ldr	r3, [r7, #24]
 800a392:	4013      	ands	r3, r2
 800a394:	2b00      	cmp	r3, #0
 800a396:	f000 80a6 	beq.w	800a4e6 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	681b      	ldr	r3, [r3, #0]
 800a39e:	4a85      	ldr	r2, [pc, #532]	@ (800a5b4 <HAL_DMA_IRQHandler+0x690>)
 800a3a0:	4293      	cmp	r3, r2
 800a3a2:	d04a      	beq.n	800a43a <HAL_DMA_IRQHandler+0x516>
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	4a83      	ldr	r2, [pc, #524]	@ (800a5b8 <HAL_DMA_IRQHandler+0x694>)
 800a3aa:	4293      	cmp	r3, r2
 800a3ac:	d045      	beq.n	800a43a <HAL_DMA_IRQHandler+0x516>
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	681b      	ldr	r3, [r3, #0]
 800a3b2:	4a82      	ldr	r2, [pc, #520]	@ (800a5bc <HAL_DMA_IRQHandler+0x698>)
 800a3b4:	4293      	cmp	r3, r2
 800a3b6:	d040      	beq.n	800a43a <HAL_DMA_IRQHandler+0x516>
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	4a80      	ldr	r2, [pc, #512]	@ (800a5c0 <HAL_DMA_IRQHandler+0x69c>)
 800a3be:	4293      	cmp	r3, r2
 800a3c0:	d03b      	beq.n	800a43a <HAL_DMA_IRQHandler+0x516>
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	4a7f      	ldr	r2, [pc, #508]	@ (800a5c4 <HAL_DMA_IRQHandler+0x6a0>)
 800a3c8:	4293      	cmp	r3, r2
 800a3ca:	d036      	beq.n	800a43a <HAL_DMA_IRQHandler+0x516>
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	681b      	ldr	r3, [r3, #0]
 800a3d0:	4a7d      	ldr	r2, [pc, #500]	@ (800a5c8 <HAL_DMA_IRQHandler+0x6a4>)
 800a3d2:	4293      	cmp	r3, r2
 800a3d4:	d031      	beq.n	800a43a <HAL_DMA_IRQHandler+0x516>
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	681b      	ldr	r3, [r3, #0]
 800a3da:	4a7c      	ldr	r2, [pc, #496]	@ (800a5cc <HAL_DMA_IRQHandler+0x6a8>)
 800a3dc:	4293      	cmp	r3, r2
 800a3de:	d02c      	beq.n	800a43a <HAL_DMA_IRQHandler+0x516>
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	681b      	ldr	r3, [r3, #0]
 800a3e4:	4a7a      	ldr	r2, [pc, #488]	@ (800a5d0 <HAL_DMA_IRQHandler+0x6ac>)
 800a3e6:	4293      	cmp	r3, r2
 800a3e8:	d027      	beq.n	800a43a <HAL_DMA_IRQHandler+0x516>
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	681b      	ldr	r3, [r3, #0]
 800a3ee:	4a79      	ldr	r2, [pc, #484]	@ (800a5d4 <HAL_DMA_IRQHandler+0x6b0>)
 800a3f0:	4293      	cmp	r3, r2
 800a3f2:	d022      	beq.n	800a43a <HAL_DMA_IRQHandler+0x516>
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	4a77      	ldr	r2, [pc, #476]	@ (800a5d8 <HAL_DMA_IRQHandler+0x6b4>)
 800a3fa:	4293      	cmp	r3, r2
 800a3fc:	d01d      	beq.n	800a43a <HAL_DMA_IRQHandler+0x516>
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	681b      	ldr	r3, [r3, #0]
 800a402:	4a76      	ldr	r2, [pc, #472]	@ (800a5dc <HAL_DMA_IRQHandler+0x6b8>)
 800a404:	4293      	cmp	r3, r2
 800a406:	d018      	beq.n	800a43a <HAL_DMA_IRQHandler+0x516>
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	4a74      	ldr	r2, [pc, #464]	@ (800a5e0 <HAL_DMA_IRQHandler+0x6bc>)
 800a40e:	4293      	cmp	r3, r2
 800a410:	d013      	beq.n	800a43a <HAL_DMA_IRQHandler+0x516>
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	4a73      	ldr	r2, [pc, #460]	@ (800a5e4 <HAL_DMA_IRQHandler+0x6c0>)
 800a418:	4293      	cmp	r3, r2
 800a41a:	d00e      	beq.n	800a43a <HAL_DMA_IRQHandler+0x516>
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	4a71      	ldr	r2, [pc, #452]	@ (800a5e8 <HAL_DMA_IRQHandler+0x6c4>)
 800a422:	4293      	cmp	r3, r2
 800a424:	d009      	beq.n	800a43a <HAL_DMA_IRQHandler+0x516>
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	4a70      	ldr	r2, [pc, #448]	@ (800a5ec <HAL_DMA_IRQHandler+0x6c8>)
 800a42c:	4293      	cmp	r3, r2
 800a42e:	d004      	beq.n	800a43a <HAL_DMA_IRQHandler+0x516>
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	681b      	ldr	r3, [r3, #0]
 800a434:	4a6e      	ldr	r2, [pc, #440]	@ (800a5f0 <HAL_DMA_IRQHandler+0x6cc>)
 800a436:	4293      	cmp	r3, r2
 800a438:	d10a      	bne.n	800a450 <HAL_DMA_IRQHandler+0x52c>
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	681b      	ldr	r3, [r3, #0]
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	f003 0308 	and.w	r3, r3, #8
 800a444:	2b00      	cmp	r3, #0
 800a446:	bf14      	ite	ne
 800a448:	2301      	movne	r3, #1
 800a44a:	2300      	moveq	r3, #0
 800a44c:	b2db      	uxtb	r3, r3
 800a44e:	e009      	b.n	800a464 <HAL_DMA_IRQHandler+0x540>
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	681b      	ldr	r3, [r3, #0]
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	f003 0304 	and.w	r3, r3, #4
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	bf14      	ite	ne
 800a45e:	2301      	movne	r3, #1
 800a460:	2300      	moveq	r3, #0
 800a462:	b2db      	uxtb	r3, r3
 800a464:	2b00      	cmp	r3, #0
 800a466:	d03e      	beq.n	800a4e6 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a46c:	f003 031f 	and.w	r3, r3, #31
 800a470:	2210      	movs	r2, #16
 800a472:	409a      	lsls	r2, r3
 800a474:	6a3b      	ldr	r3, [r7, #32]
 800a476:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800a482:	2b00      	cmp	r3, #0
 800a484:	d018      	beq.n	800a4b8 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	681b      	ldr	r3, [r3, #0]
 800a48c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800a490:	2b00      	cmp	r3, #0
 800a492:	d108      	bne.n	800a4a6 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a498:	2b00      	cmp	r3, #0
 800a49a:	d024      	beq.n	800a4e6 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a4a0:	6878      	ldr	r0, [r7, #4]
 800a4a2:	4798      	blx	r3
 800a4a4:	e01f      	b.n	800a4e6 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a4aa:	2b00      	cmp	r3, #0
 800a4ac:	d01b      	beq.n	800a4e6 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a4b2:	6878      	ldr	r0, [r7, #4]
 800a4b4:	4798      	blx	r3
 800a4b6:	e016      	b.n	800a4e6 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a4c2:	2b00      	cmp	r3, #0
 800a4c4:	d107      	bne.n	800a4d6 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	681b      	ldr	r3, [r3, #0]
 800a4ca:	681a      	ldr	r2, [r3, #0]
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	681b      	ldr	r3, [r3, #0]
 800a4d0:	f022 0208 	bic.w	r2, r2, #8
 800a4d4:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a4da:	2b00      	cmp	r3, #0
 800a4dc:	d003      	beq.n	800a4e6 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a4e2:	6878      	ldr	r0, [r7, #4]
 800a4e4:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a4ea:	f003 031f 	and.w	r3, r3, #31
 800a4ee:	2220      	movs	r2, #32
 800a4f0:	409a      	lsls	r2, r3
 800a4f2:	69bb      	ldr	r3, [r7, #24]
 800a4f4:	4013      	ands	r3, r2
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	f000 8110 	beq.w	800a71c <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	681b      	ldr	r3, [r3, #0]
 800a500:	4a2c      	ldr	r2, [pc, #176]	@ (800a5b4 <HAL_DMA_IRQHandler+0x690>)
 800a502:	4293      	cmp	r3, r2
 800a504:	d04a      	beq.n	800a59c <HAL_DMA_IRQHandler+0x678>
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	681b      	ldr	r3, [r3, #0]
 800a50a:	4a2b      	ldr	r2, [pc, #172]	@ (800a5b8 <HAL_DMA_IRQHandler+0x694>)
 800a50c:	4293      	cmp	r3, r2
 800a50e:	d045      	beq.n	800a59c <HAL_DMA_IRQHandler+0x678>
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	681b      	ldr	r3, [r3, #0]
 800a514:	4a29      	ldr	r2, [pc, #164]	@ (800a5bc <HAL_DMA_IRQHandler+0x698>)
 800a516:	4293      	cmp	r3, r2
 800a518:	d040      	beq.n	800a59c <HAL_DMA_IRQHandler+0x678>
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	4a28      	ldr	r2, [pc, #160]	@ (800a5c0 <HAL_DMA_IRQHandler+0x69c>)
 800a520:	4293      	cmp	r3, r2
 800a522:	d03b      	beq.n	800a59c <HAL_DMA_IRQHandler+0x678>
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	681b      	ldr	r3, [r3, #0]
 800a528:	4a26      	ldr	r2, [pc, #152]	@ (800a5c4 <HAL_DMA_IRQHandler+0x6a0>)
 800a52a:	4293      	cmp	r3, r2
 800a52c:	d036      	beq.n	800a59c <HAL_DMA_IRQHandler+0x678>
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	681b      	ldr	r3, [r3, #0]
 800a532:	4a25      	ldr	r2, [pc, #148]	@ (800a5c8 <HAL_DMA_IRQHandler+0x6a4>)
 800a534:	4293      	cmp	r3, r2
 800a536:	d031      	beq.n	800a59c <HAL_DMA_IRQHandler+0x678>
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	4a23      	ldr	r2, [pc, #140]	@ (800a5cc <HAL_DMA_IRQHandler+0x6a8>)
 800a53e:	4293      	cmp	r3, r2
 800a540:	d02c      	beq.n	800a59c <HAL_DMA_IRQHandler+0x678>
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	681b      	ldr	r3, [r3, #0]
 800a546:	4a22      	ldr	r2, [pc, #136]	@ (800a5d0 <HAL_DMA_IRQHandler+0x6ac>)
 800a548:	4293      	cmp	r3, r2
 800a54a:	d027      	beq.n	800a59c <HAL_DMA_IRQHandler+0x678>
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	4a20      	ldr	r2, [pc, #128]	@ (800a5d4 <HAL_DMA_IRQHandler+0x6b0>)
 800a552:	4293      	cmp	r3, r2
 800a554:	d022      	beq.n	800a59c <HAL_DMA_IRQHandler+0x678>
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	4a1f      	ldr	r2, [pc, #124]	@ (800a5d8 <HAL_DMA_IRQHandler+0x6b4>)
 800a55c:	4293      	cmp	r3, r2
 800a55e:	d01d      	beq.n	800a59c <HAL_DMA_IRQHandler+0x678>
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	681b      	ldr	r3, [r3, #0]
 800a564:	4a1d      	ldr	r2, [pc, #116]	@ (800a5dc <HAL_DMA_IRQHandler+0x6b8>)
 800a566:	4293      	cmp	r3, r2
 800a568:	d018      	beq.n	800a59c <HAL_DMA_IRQHandler+0x678>
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	681b      	ldr	r3, [r3, #0]
 800a56e:	4a1c      	ldr	r2, [pc, #112]	@ (800a5e0 <HAL_DMA_IRQHandler+0x6bc>)
 800a570:	4293      	cmp	r3, r2
 800a572:	d013      	beq.n	800a59c <HAL_DMA_IRQHandler+0x678>
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	681b      	ldr	r3, [r3, #0]
 800a578:	4a1a      	ldr	r2, [pc, #104]	@ (800a5e4 <HAL_DMA_IRQHandler+0x6c0>)
 800a57a:	4293      	cmp	r3, r2
 800a57c:	d00e      	beq.n	800a59c <HAL_DMA_IRQHandler+0x678>
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	4a19      	ldr	r2, [pc, #100]	@ (800a5e8 <HAL_DMA_IRQHandler+0x6c4>)
 800a584:	4293      	cmp	r3, r2
 800a586:	d009      	beq.n	800a59c <HAL_DMA_IRQHandler+0x678>
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	681b      	ldr	r3, [r3, #0]
 800a58c:	4a17      	ldr	r2, [pc, #92]	@ (800a5ec <HAL_DMA_IRQHandler+0x6c8>)
 800a58e:	4293      	cmp	r3, r2
 800a590:	d004      	beq.n	800a59c <HAL_DMA_IRQHandler+0x678>
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	4a16      	ldr	r2, [pc, #88]	@ (800a5f0 <HAL_DMA_IRQHandler+0x6cc>)
 800a598:	4293      	cmp	r3, r2
 800a59a:	d12b      	bne.n	800a5f4 <HAL_DMA_IRQHandler+0x6d0>
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	681b      	ldr	r3, [r3, #0]
 800a5a0:	681b      	ldr	r3, [r3, #0]
 800a5a2:	f003 0310 	and.w	r3, r3, #16
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	bf14      	ite	ne
 800a5aa:	2301      	movne	r3, #1
 800a5ac:	2300      	moveq	r3, #0
 800a5ae:	b2db      	uxtb	r3, r3
 800a5b0:	e02a      	b.n	800a608 <HAL_DMA_IRQHandler+0x6e4>
 800a5b2:	bf00      	nop
 800a5b4:	40020010 	.word	0x40020010
 800a5b8:	40020028 	.word	0x40020028
 800a5bc:	40020040 	.word	0x40020040
 800a5c0:	40020058 	.word	0x40020058
 800a5c4:	40020070 	.word	0x40020070
 800a5c8:	40020088 	.word	0x40020088
 800a5cc:	400200a0 	.word	0x400200a0
 800a5d0:	400200b8 	.word	0x400200b8
 800a5d4:	40020410 	.word	0x40020410
 800a5d8:	40020428 	.word	0x40020428
 800a5dc:	40020440 	.word	0x40020440
 800a5e0:	40020458 	.word	0x40020458
 800a5e4:	40020470 	.word	0x40020470
 800a5e8:	40020488 	.word	0x40020488
 800a5ec:	400204a0 	.word	0x400204a0
 800a5f0:	400204b8 	.word	0x400204b8
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	681b      	ldr	r3, [r3, #0]
 800a5f8:	681b      	ldr	r3, [r3, #0]
 800a5fa:	f003 0302 	and.w	r3, r3, #2
 800a5fe:	2b00      	cmp	r3, #0
 800a600:	bf14      	ite	ne
 800a602:	2301      	movne	r3, #1
 800a604:	2300      	moveq	r3, #0
 800a606:	b2db      	uxtb	r3, r3
 800a608:	2b00      	cmp	r3, #0
 800a60a:	f000 8087 	beq.w	800a71c <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a612:	f003 031f 	and.w	r3, r3, #31
 800a616:	2220      	movs	r2, #32
 800a618:	409a      	lsls	r2, r3
 800a61a:	6a3b      	ldr	r3, [r7, #32]
 800a61c:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800a624:	b2db      	uxtb	r3, r3
 800a626:	2b04      	cmp	r3, #4
 800a628:	d139      	bne.n	800a69e <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	681a      	ldr	r2, [r3, #0]
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	681b      	ldr	r3, [r3, #0]
 800a634:	f022 0216 	bic.w	r2, r2, #22
 800a638:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	695a      	ldr	r2, [r3, #20]
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a648:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a64e:	2b00      	cmp	r3, #0
 800a650:	d103      	bne.n	800a65a <HAL_DMA_IRQHandler+0x736>
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a656:	2b00      	cmp	r3, #0
 800a658:	d007      	beq.n	800a66a <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	681b      	ldr	r3, [r3, #0]
 800a65e:	681a      	ldr	r2, [r3, #0]
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	681b      	ldr	r3, [r3, #0]
 800a664:	f022 0208 	bic.w	r2, r2, #8
 800a668:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a66e:	f003 031f 	and.w	r3, r3, #31
 800a672:	223f      	movs	r2, #63	@ 0x3f
 800a674:	409a      	lsls	r2, r3
 800a676:	6a3b      	ldr	r3, [r7, #32]
 800a678:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	2201      	movs	r2, #1
 800a67e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	2200      	movs	r2, #0
 800a686:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a68e:	2b00      	cmp	r3, #0
 800a690:	f000 834a 	beq.w	800ad28 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a698:	6878      	ldr	r0, [r7, #4]
 800a69a:	4798      	blx	r3
          }
          return;
 800a69c:	e344      	b.n	800ad28 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800a6a8:	2b00      	cmp	r3, #0
 800a6aa:	d018      	beq.n	800a6de <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	681b      	ldr	r3, [r3, #0]
 800a6b2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800a6b6:	2b00      	cmp	r3, #0
 800a6b8:	d108      	bne.n	800a6cc <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a6be:	2b00      	cmp	r3, #0
 800a6c0:	d02c      	beq.n	800a71c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a6c6:	6878      	ldr	r0, [r7, #4]
 800a6c8:	4798      	blx	r3
 800a6ca:	e027      	b.n	800a71c <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	d023      	beq.n	800a71c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a6d8:	6878      	ldr	r0, [r7, #4]
 800a6da:	4798      	blx	r3
 800a6dc:	e01e      	b.n	800a71c <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	681b      	ldr	r3, [r3, #0]
 800a6e2:	681b      	ldr	r3, [r3, #0]
 800a6e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a6e8:	2b00      	cmp	r3, #0
 800a6ea:	d10f      	bne.n	800a70c <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	681a      	ldr	r2, [r3, #0]
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	681b      	ldr	r3, [r3, #0]
 800a6f6:	f022 0210 	bic.w	r2, r2, #16
 800a6fa:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	2201      	movs	r2, #1
 800a700:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	2200      	movs	r2, #0
 800a708:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a710:	2b00      	cmp	r3, #0
 800a712:	d003      	beq.n	800a71c <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a718:	6878      	ldr	r0, [r7, #4]
 800a71a:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a720:	2b00      	cmp	r3, #0
 800a722:	f000 8306 	beq.w	800ad32 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a72a:	f003 0301 	and.w	r3, r3, #1
 800a72e:	2b00      	cmp	r3, #0
 800a730:	f000 8088 	beq.w	800a844 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	2204      	movs	r2, #4
 800a738:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	4a7a      	ldr	r2, [pc, #488]	@ (800a92c <HAL_DMA_IRQHandler+0xa08>)
 800a742:	4293      	cmp	r3, r2
 800a744:	d04a      	beq.n	800a7dc <HAL_DMA_IRQHandler+0x8b8>
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	681b      	ldr	r3, [r3, #0]
 800a74a:	4a79      	ldr	r2, [pc, #484]	@ (800a930 <HAL_DMA_IRQHandler+0xa0c>)
 800a74c:	4293      	cmp	r3, r2
 800a74e:	d045      	beq.n	800a7dc <HAL_DMA_IRQHandler+0x8b8>
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	681b      	ldr	r3, [r3, #0]
 800a754:	4a77      	ldr	r2, [pc, #476]	@ (800a934 <HAL_DMA_IRQHandler+0xa10>)
 800a756:	4293      	cmp	r3, r2
 800a758:	d040      	beq.n	800a7dc <HAL_DMA_IRQHandler+0x8b8>
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	681b      	ldr	r3, [r3, #0]
 800a75e:	4a76      	ldr	r2, [pc, #472]	@ (800a938 <HAL_DMA_IRQHandler+0xa14>)
 800a760:	4293      	cmp	r3, r2
 800a762:	d03b      	beq.n	800a7dc <HAL_DMA_IRQHandler+0x8b8>
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	4a74      	ldr	r2, [pc, #464]	@ (800a93c <HAL_DMA_IRQHandler+0xa18>)
 800a76a:	4293      	cmp	r3, r2
 800a76c:	d036      	beq.n	800a7dc <HAL_DMA_IRQHandler+0x8b8>
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	4a73      	ldr	r2, [pc, #460]	@ (800a940 <HAL_DMA_IRQHandler+0xa1c>)
 800a774:	4293      	cmp	r3, r2
 800a776:	d031      	beq.n	800a7dc <HAL_DMA_IRQHandler+0x8b8>
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	681b      	ldr	r3, [r3, #0]
 800a77c:	4a71      	ldr	r2, [pc, #452]	@ (800a944 <HAL_DMA_IRQHandler+0xa20>)
 800a77e:	4293      	cmp	r3, r2
 800a780:	d02c      	beq.n	800a7dc <HAL_DMA_IRQHandler+0x8b8>
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	681b      	ldr	r3, [r3, #0]
 800a786:	4a70      	ldr	r2, [pc, #448]	@ (800a948 <HAL_DMA_IRQHandler+0xa24>)
 800a788:	4293      	cmp	r3, r2
 800a78a:	d027      	beq.n	800a7dc <HAL_DMA_IRQHandler+0x8b8>
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	681b      	ldr	r3, [r3, #0]
 800a790:	4a6e      	ldr	r2, [pc, #440]	@ (800a94c <HAL_DMA_IRQHandler+0xa28>)
 800a792:	4293      	cmp	r3, r2
 800a794:	d022      	beq.n	800a7dc <HAL_DMA_IRQHandler+0x8b8>
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	681b      	ldr	r3, [r3, #0]
 800a79a:	4a6d      	ldr	r2, [pc, #436]	@ (800a950 <HAL_DMA_IRQHandler+0xa2c>)
 800a79c:	4293      	cmp	r3, r2
 800a79e:	d01d      	beq.n	800a7dc <HAL_DMA_IRQHandler+0x8b8>
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	681b      	ldr	r3, [r3, #0]
 800a7a4:	4a6b      	ldr	r2, [pc, #428]	@ (800a954 <HAL_DMA_IRQHandler+0xa30>)
 800a7a6:	4293      	cmp	r3, r2
 800a7a8:	d018      	beq.n	800a7dc <HAL_DMA_IRQHandler+0x8b8>
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	4a6a      	ldr	r2, [pc, #424]	@ (800a958 <HAL_DMA_IRQHandler+0xa34>)
 800a7b0:	4293      	cmp	r3, r2
 800a7b2:	d013      	beq.n	800a7dc <HAL_DMA_IRQHandler+0x8b8>
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	681b      	ldr	r3, [r3, #0]
 800a7b8:	4a68      	ldr	r2, [pc, #416]	@ (800a95c <HAL_DMA_IRQHandler+0xa38>)
 800a7ba:	4293      	cmp	r3, r2
 800a7bc:	d00e      	beq.n	800a7dc <HAL_DMA_IRQHandler+0x8b8>
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	681b      	ldr	r3, [r3, #0]
 800a7c2:	4a67      	ldr	r2, [pc, #412]	@ (800a960 <HAL_DMA_IRQHandler+0xa3c>)
 800a7c4:	4293      	cmp	r3, r2
 800a7c6:	d009      	beq.n	800a7dc <HAL_DMA_IRQHandler+0x8b8>
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	4a65      	ldr	r2, [pc, #404]	@ (800a964 <HAL_DMA_IRQHandler+0xa40>)
 800a7ce:	4293      	cmp	r3, r2
 800a7d0:	d004      	beq.n	800a7dc <HAL_DMA_IRQHandler+0x8b8>
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	681b      	ldr	r3, [r3, #0]
 800a7d6:	4a64      	ldr	r2, [pc, #400]	@ (800a968 <HAL_DMA_IRQHandler+0xa44>)
 800a7d8:	4293      	cmp	r3, r2
 800a7da:	d108      	bne.n	800a7ee <HAL_DMA_IRQHandler+0x8ca>
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	681b      	ldr	r3, [r3, #0]
 800a7e0:	681a      	ldr	r2, [r3, #0]
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	681b      	ldr	r3, [r3, #0]
 800a7e6:	f022 0201 	bic.w	r2, r2, #1
 800a7ea:	601a      	str	r2, [r3, #0]
 800a7ec:	e007      	b.n	800a7fe <HAL_DMA_IRQHandler+0x8da>
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	681a      	ldr	r2, [r3, #0]
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	681b      	ldr	r3, [r3, #0]
 800a7f8:	f022 0201 	bic.w	r2, r2, #1
 800a7fc:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 800a7fe:	68fb      	ldr	r3, [r7, #12]
 800a800:	3301      	adds	r3, #1
 800a802:	60fb      	str	r3, [r7, #12]
 800a804:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a806:	429a      	cmp	r2, r3
 800a808:	d307      	bcc.n	800a81a <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	681b      	ldr	r3, [r3, #0]
 800a80e:	681b      	ldr	r3, [r3, #0]
 800a810:	f003 0301 	and.w	r3, r3, #1
 800a814:	2b00      	cmp	r3, #0
 800a816:	d1f2      	bne.n	800a7fe <HAL_DMA_IRQHandler+0x8da>
 800a818:	e000      	b.n	800a81c <HAL_DMA_IRQHandler+0x8f8>
            break;
 800a81a:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	681b      	ldr	r3, [r3, #0]
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	f003 0301 	and.w	r3, r3, #1
 800a826:	2b00      	cmp	r3, #0
 800a828:	d004      	beq.n	800a834 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	2203      	movs	r2, #3
 800a82e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 800a832:	e003      	b.n	800a83c <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	2201      	movs	r2, #1
 800a838:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	2200      	movs	r2, #0
 800a840:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a848:	2b00      	cmp	r3, #0
 800a84a:	f000 8272 	beq.w	800ad32 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a852:	6878      	ldr	r0, [r7, #4]
 800a854:	4798      	blx	r3
 800a856:	e26c      	b.n	800ad32 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	681b      	ldr	r3, [r3, #0]
 800a85c:	4a43      	ldr	r2, [pc, #268]	@ (800a96c <HAL_DMA_IRQHandler+0xa48>)
 800a85e:	4293      	cmp	r3, r2
 800a860:	d022      	beq.n	800a8a8 <HAL_DMA_IRQHandler+0x984>
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	681b      	ldr	r3, [r3, #0]
 800a866:	4a42      	ldr	r2, [pc, #264]	@ (800a970 <HAL_DMA_IRQHandler+0xa4c>)
 800a868:	4293      	cmp	r3, r2
 800a86a:	d01d      	beq.n	800a8a8 <HAL_DMA_IRQHandler+0x984>
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	681b      	ldr	r3, [r3, #0]
 800a870:	4a40      	ldr	r2, [pc, #256]	@ (800a974 <HAL_DMA_IRQHandler+0xa50>)
 800a872:	4293      	cmp	r3, r2
 800a874:	d018      	beq.n	800a8a8 <HAL_DMA_IRQHandler+0x984>
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	681b      	ldr	r3, [r3, #0]
 800a87a:	4a3f      	ldr	r2, [pc, #252]	@ (800a978 <HAL_DMA_IRQHandler+0xa54>)
 800a87c:	4293      	cmp	r3, r2
 800a87e:	d013      	beq.n	800a8a8 <HAL_DMA_IRQHandler+0x984>
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	681b      	ldr	r3, [r3, #0]
 800a884:	4a3d      	ldr	r2, [pc, #244]	@ (800a97c <HAL_DMA_IRQHandler+0xa58>)
 800a886:	4293      	cmp	r3, r2
 800a888:	d00e      	beq.n	800a8a8 <HAL_DMA_IRQHandler+0x984>
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	681b      	ldr	r3, [r3, #0]
 800a88e:	4a3c      	ldr	r2, [pc, #240]	@ (800a980 <HAL_DMA_IRQHandler+0xa5c>)
 800a890:	4293      	cmp	r3, r2
 800a892:	d009      	beq.n	800a8a8 <HAL_DMA_IRQHandler+0x984>
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	681b      	ldr	r3, [r3, #0]
 800a898:	4a3a      	ldr	r2, [pc, #232]	@ (800a984 <HAL_DMA_IRQHandler+0xa60>)
 800a89a:	4293      	cmp	r3, r2
 800a89c:	d004      	beq.n	800a8a8 <HAL_DMA_IRQHandler+0x984>
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	681b      	ldr	r3, [r3, #0]
 800a8a2:	4a39      	ldr	r2, [pc, #228]	@ (800a988 <HAL_DMA_IRQHandler+0xa64>)
 800a8a4:	4293      	cmp	r3, r2
 800a8a6:	d101      	bne.n	800a8ac <HAL_DMA_IRQHandler+0x988>
 800a8a8:	2301      	movs	r3, #1
 800a8aa:	e000      	b.n	800a8ae <HAL_DMA_IRQHandler+0x98a>
 800a8ac:	2300      	movs	r3, #0
 800a8ae:	2b00      	cmp	r3, #0
 800a8b0:	f000 823f 	beq.w	800ad32 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	681b      	ldr	r3, [r3, #0]
 800a8b8:	681b      	ldr	r3, [r3, #0]
 800a8ba:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a8c0:	f003 031f 	and.w	r3, r3, #31
 800a8c4:	2204      	movs	r2, #4
 800a8c6:	409a      	lsls	r2, r3
 800a8c8:	697b      	ldr	r3, [r7, #20]
 800a8ca:	4013      	ands	r3, r2
 800a8cc:	2b00      	cmp	r3, #0
 800a8ce:	f000 80cd 	beq.w	800aa6c <HAL_DMA_IRQHandler+0xb48>
 800a8d2:	693b      	ldr	r3, [r7, #16]
 800a8d4:	f003 0304 	and.w	r3, r3, #4
 800a8d8:	2b00      	cmp	r3, #0
 800a8da:	f000 80c7 	beq.w	800aa6c <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a8e2:	f003 031f 	and.w	r3, r3, #31
 800a8e6:	2204      	movs	r2, #4
 800a8e8:	409a      	lsls	r2, r3
 800a8ea:	69fb      	ldr	r3, [r7, #28]
 800a8ec:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a8ee:	693b      	ldr	r3, [r7, #16]
 800a8f0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	d049      	beq.n	800a98c <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800a8f8:	693b      	ldr	r3, [r7, #16]
 800a8fa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a8fe:	2b00      	cmp	r3, #0
 800a900:	d109      	bne.n	800a916 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a906:	2b00      	cmp	r3, #0
 800a908:	f000 8210 	beq.w	800ad2c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a910:	6878      	ldr	r0, [r7, #4]
 800a912:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a914:	e20a      	b.n	800ad2c <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a91a:	2b00      	cmp	r3, #0
 800a91c:	f000 8206 	beq.w	800ad2c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a924:	6878      	ldr	r0, [r7, #4]
 800a926:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a928:	e200      	b.n	800ad2c <HAL_DMA_IRQHandler+0xe08>
 800a92a:	bf00      	nop
 800a92c:	40020010 	.word	0x40020010
 800a930:	40020028 	.word	0x40020028
 800a934:	40020040 	.word	0x40020040
 800a938:	40020058 	.word	0x40020058
 800a93c:	40020070 	.word	0x40020070
 800a940:	40020088 	.word	0x40020088
 800a944:	400200a0 	.word	0x400200a0
 800a948:	400200b8 	.word	0x400200b8
 800a94c:	40020410 	.word	0x40020410
 800a950:	40020428 	.word	0x40020428
 800a954:	40020440 	.word	0x40020440
 800a958:	40020458 	.word	0x40020458
 800a95c:	40020470 	.word	0x40020470
 800a960:	40020488 	.word	0x40020488
 800a964:	400204a0 	.word	0x400204a0
 800a968:	400204b8 	.word	0x400204b8
 800a96c:	58025408 	.word	0x58025408
 800a970:	5802541c 	.word	0x5802541c
 800a974:	58025430 	.word	0x58025430
 800a978:	58025444 	.word	0x58025444
 800a97c:	58025458 	.word	0x58025458
 800a980:	5802546c 	.word	0x5802546c
 800a984:	58025480 	.word	0x58025480
 800a988:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800a98c:	693b      	ldr	r3, [r7, #16]
 800a98e:	f003 0320 	and.w	r3, r3, #32
 800a992:	2b00      	cmp	r3, #0
 800a994:	d160      	bne.n	800aa58 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	4a7f      	ldr	r2, [pc, #508]	@ (800ab98 <HAL_DMA_IRQHandler+0xc74>)
 800a99c:	4293      	cmp	r3, r2
 800a99e:	d04a      	beq.n	800aa36 <HAL_DMA_IRQHandler+0xb12>
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	681b      	ldr	r3, [r3, #0]
 800a9a4:	4a7d      	ldr	r2, [pc, #500]	@ (800ab9c <HAL_DMA_IRQHandler+0xc78>)
 800a9a6:	4293      	cmp	r3, r2
 800a9a8:	d045      	beq.n	800aa36 <HAL_DMA_IRQHandler+0xb12>
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	681b      	ldr	r3, [r3, #0]
 800a9ae:	4a7c      	ldr	r2, [pc, #496]	@ (800aba0 <HAL_DMA_IRQHandler+0xc7c>)
 800a9b0:	4293      	cmp	r3, r2
 800a9b2:	d040      	beq.n	800aa36 <HAL_DMA_IRQHandler+0xb12>
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	681b      	ldr	r3, [r3, #0]
 800a9b8:	4a7a      	ldr	r2, [pc, #488]	@ (800aba4 <HAL_DMA_IRQHandler+0xc80>)
 800a9ba:	4293      	cmp	r3, r2
 800a9bc:	d03b      	beq.n	800aa36 <HAL_DMA_IRQHandler+0xb12>
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	4a79      	ldr	r2, [pc, #484]	@ (800aba8 <HAL_DMA_IRQHandler+0xc84>)
 800a9c4:	4293      	cmp	r3, r2
 800a9c6:	d036      	beq.n	800aa36 <HAL_DMA_IRQHandler+0xb12>
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	4a77      	ldr	r2, [pc, #476]	@ (800abac <HAL_DMA_IRQHandler+0xc88>)
 800a9ce:	4293      	cmp	r3, r2
 800a9d0:	d031      	beq.n	800aa36 <HAL_DMA_IRQHandler+0xb12>
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	4a76      	ldr	r2, [pc, #472]	@ (800abb0 <HAL_DMA_IRQHandler+0xc8c>)
 800a9d8:	4293      	cmp	r3, r2
 800a9da:	d02c      	beq.n	800aa36 <HAL_DMA_IRQHandler+0xb12>
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	4a74      	ldr	r2, [pc, #464]	@ (800abb4 <HAL_DMA_IRQHandler+0xc90>)
 800a9e2:	4293      	cmp	r3, r2
 800a9e4:	d027      	beq.n	800aa36 <HAL_DMA_IRQHandler+0xb12>
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	681b      	ldr	r3, [r3, #0]
 800a9ea:	4a73      	ldr	r2, [pc, #460]	@ (800abb8 <HAL_DMA_IRQHandler+0xc94>)
 800a9ec:	4293      	cmp	r3, r2
 800a9ee:	d022      	beq.n	800aa36 <HAL_DMA_IRQHandler+0xb12>
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	681b      	ldr	r3, [r3, #0]
 800a9f4:	4a71      	ldr	r2, [pc, #452]	@ (800abbc <HAL_DMA_IRQHandler+0xc98>)
 800a9f6:	4293      	cmp	r3, r2
 800a9f8:	d01d      	beq.n	800aa36 <HAL_DMA_IRQHandler+0xb12>
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	681b      	ldr	r3, [r3, #0]
 800a9fe:	4a70      	ldr	r2, [pc, #448]	@ (800abc0 <HAL_DMA_IRQHandler+0xc9c>)
 800aa00:	4293      	cmp	r3, r2
 800aa02:	d018      	beq.n	800aa36 <HAL_DMA_IRQHandler+0xb12>
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	681b      	ldr	r3, [r3, #0]
 800aa08:	4a6e      	ldr	r2, [pc, #440]	@ (800abc4 <HAL_DMA_IRQHandler+0xca0>)
 800aa0a:	4293      	cmp	r3, r2
 800aa0c:	d013      	beq.n	800aa36 <HAL_DMA_IRQHandler+0xb12>
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	681b      	ldr	r3, [r3, #0]
 800aa12:	4a6d      	ldr	r2, [pc, #436]	@ (800abc8 <HAL_DMA_IRQHandler+0xca4>)
 800aa14:	4293      	cmp	r3, r2
 800aa16:	d00e      	beq.n	800aa36 <HAL_DMA_IRQHandler+0xb12>
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	4a6b      	ldr	r2, [pc, #428]	@ (800abcc <HAL_DMA_IRQHandler+0xca8>)
 800aa1e:	4293      	cmp	r3, r2
 800aa20:	d009      	beq.n	800aa36 <HAL_DMA_IRQHandler+0xb12>
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	4a6a      	ldr	r2, [pc, #424]	@ (800abd0 <HAL_DMA_IRQHandler+0xcac>)
 800aa28:	4293      	cmp	r3, r2
 800aa2a:	d004      	beq.n	800aa36 <HAL_DMA_IRQHandler+0xb12>
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	4a68      	ldr	r2, [pc, #416]	@ (800abd4 <HAL_DMA_IRQHandler+0xcb0>)
 800aa32:	4293      	cmp	r3, r2
 800aa34:	d108      	bne.n	800aa48 <HAL_DMA_IRQHandler+0xb24>
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	681b      	ldr	r3, [r3, #0]
 800aa3a:	681a      	ldr	r2, [r3, #0]
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	681b      	ldr	r3, [r3, #0]
 800aa40:	f022 0208 	bic.w	r2, r2, #8
 800aa44:	601a      	str	r2, [r3, #0]
 800aa46:	e007      	b.n	800aa58 <HAL_DMA_IRQHandler+0xb34>
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	681b      	ldr	r3, [r3, #0]
 800aa4c:	681a      	ldr	r2, [r3, #0]
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	f022 0204 	bic.w	r2, r2, #4
 800aa56:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aa5c:	2b00      	cmp	r3, #0
 800aa5e:	f000 8165 	beq.w	800ad2c <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aa66:	6878      	ldr	r0, [r7, #4]
 800aa68:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800aa6a:	e15f      	b.n	800ad2c <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800aa70:	f003 031f 	and.w	r3, r3, #31
 800aa74:	2202      	movs	r2, #2
 800aa76:	409a      	lsls	r2, r3
 800aa78:	697b      	ldr	r3, [r7, #20]
 800aa7a:	4013      	ands	r3, r2
 800aa7c:	2b00      	cmp	r3, #0
 800aa7e:	f000 80c5 	beq.w	800ac0c <HAL_DMA_IRQHandler+0xce8>
 800aa82:	693b      	ldr	r3, [r7, #16]
 800aa84:	f003 0302 	and.w	r3, r3, #2
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	f000 80bf 	beq.w	800ac0c <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800aa92:	f003 031f 	and.w	r3, r3, #31
 800aa96:	2202      	movs	r2, #2
 800aa98:	409a      	lsls	r2, r3
 800aa9a:	69fb      	ldr	r3, [r7, #28]
 800aa9c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800aa9e:	693b      	ldr	r3, [r7, #16]
 800aaa0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800aaa4:	2b00      	cmp	r3, #0
 800aaa6:	d018      	beq.n	800aada <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800aaa8:	693b      	ldr	r3, [r7, #16]
 800aaaa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800aaae:	2b00      	cmp	r3, #0
 800aab0:	d109      	bne.n	800aac6 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aab6:	2b00      	cmp	r3, #0
 800aab8:	f000 813a 	beq.w	800ad30 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aac0:	6878      	ldr	r0, [r7, #4]
 800aac2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800aac4:	e134      	b.n	800ad30 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	f000 8130 	beq.w	800ad30 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aad4:	6878      	ldr	r0, [r7, #4]
 800aad6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800aad8:	e12a      	b.n	800ad30 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800aada:	693b      	ldr	r3, [r7, #16]
 800aadc:	f003 0320 	and.w	r3, r3, #32
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	f040 8089 	bne.w	800abf8 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	681b      	ldr	r3, [r3, #0]
 800aaea:	4a2b      	ldr	r2, [pc, #172]	@ (800ab98 <HAL_DMA_IRQHandler+0xc74>)
 800aaec:	4293      	cmp	r3, r2
 800aaee:	d04a      	beq.n	800ab86 <HAL_DMA_IRQHandler+0xc62>
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	681b      	ldr	r3, [r3, #0]
 800aaf4:	4a29      	ldr	r2, [pc, #164]	@ (800ab9c <HAL_DMA_IRQHandler+0xc78>)
 800aaf6:	4293      	cmp	r3, r2
 800aaf8:	d045      	beq.n	800ab86 <HAL_DMA_IRQHandler+0xc62>
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	681b      	ldr	r3, [r3, #0]
 800aafe:	4a28      	ldr	r2, [pc, #160]	@ (800aba0 <HAL_DMA_IRQHandler+0xc7c>)
 800ab00:	4293      	cmp	r3, r2
 800ab02:	d040      	beq.n	800ab86 <HAL_DMA_IRQHandler+0xc62>
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	681b      	ldr	r3, [r3, #0]
 800ab08:	4a26      	ldr	r2, [pc, #152]	@ (800aba4 <HAL_DMA_IRQHandler+0xc80>)
 800ab0a:	4293      	cmp	r3, r2
 800ab0c:	d03b      	beq.n	800ab86 <HAL_DMA_IRQHandler+0xc62>
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	681b      	ldr	r3, [r3, #0]
 800ab12:	4a25      	ldr	r2, [pc, #148]	@ (800aba8 <HAL_DMA_IRQHandler+0xc84>)
 800ab14:	4293      	cmp	r3, r2
 800ab16:	d036      	beq.n	800ab86 <HAL_DMA_IRQHandler+0xc62>
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	681b      	ldr	r3, [r3, #0]
 800ab1c:	4a23      	ldr	r2, [pc, #140]	@ (800abac <HAL_DMA_IRQHandler+0xc88>)
 800ab1e:	4293      	cmp	r3, r2
 800ab20:	d031      	beq.n	800ab86 <HAL_DMA_IRQHandler+0xc62>
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	681b      	ldr	r3, [r3, #0]
 800ab26:	4a22      	ldr	r2, [pc, #136]	@ (800abb0 <HAL_DMA_IRQHandler+0xc8c>)
 800ab28:	4293      	cmp	r3, r2
 800ab2a:	d02c      	beq.n	800ab86 <HAL_DMA_IRQHandler+0xc62>
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	681b      	ldr	r3, [r3, #0]
 800ab30:	4a20      	ldr	r2, [pc, #128]	@ (800abb4 <HAL_DMA_IRQHandler+0xc90>)
 800ab32:	4293      	cmp	r3, r2
 800ab34:	d027      	beq.n	800ab86 <HAL_DMA_IRQHandler+0xc62>
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	681b      	ldr	r3, [r3, #0]
 800ab3a:	4a1f      	ldr	r2, [pc, #124]	@ (800abb8 <HAL_DMA_IRQHandler+0xc94>)
 800ab3c:	4293      	cmp	r3, r2
 800ab3e:	d022      	beq.n	800ab86 <HAL_DMA_IRQHandler+0xc62>
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	681b      	ldr	r3, [r3, #0]
 800ab44:	4a1d      	ldr	r2, [pc, #116]	@ (800abbc <HAL_DMA_IRQHandler+0xc98>)
 800ab46:	4293      	cmp	r3, r2
 800ab48:	d01d      	beq.n	800ab86 <HAL_DMA_IRQHandler+0xc62>
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	4a1c      	ldr	r2, [pc, #112]	@ (800abc0 <HAL_DMA_IRQHandler+0xc9c>)
 800ab50:	4293      	cmp	r3, r2
 800ab52:	d018      	beq.n	800ab86 <HAL_DMA_IRQHandler+0xc62>
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	681b      	ldr	r3, [r3, #0]
 800ab58:	4a1a      	ldr	r2, [pc, #104]	@ (800abc4 <HAL_DMA_IRQHandler+0xca0>)
 800ab5a:	4293      	cmp	r3, r2
 800ab5c:	d013      	beq.n	800ab86 <HAL_DMA_IRQHandler+0xc62>
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	4a19      	ldr	r2, [pc, #100]	@ (800abc8 <HAL_DMA_IRQHandler+0xca4>)
 800ab64:	4293      	cmp	r3, r2
 800ab66:	d00e      	beq.n	800ab86 <HAL_DMA_IRQHandler+0xc62>
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	681b      	ldr	r3, [r3, #0]
 800ab6c:	4a17      	ldr	r2, [pc, #92]	@ (800abcc <HAL_DMA_IRQHandler+0xca8>)
 800ab6e:	4293      	cmp	r3, r2
 800ab70:	d009      	beq.n	800ab86 <HAL_DMA_IRQHandler+0xc62>
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	681b      	ldr	r3, [r3, #0]
 800ab76:	4a16      	ldr	r2, [pc, #88]	@ (800abd0 <HAL_DMA_IRQHandler+0xcac>)
 800ab78:	4293      	cmp	r3, r2
 800ab7a:	d004      	beq.n	800ab86 <HAL_DMA_IRQHandler+0xc62>
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	681b      	ldr	r3, [r3, #0]
 800ab80:	4a14      	ldr	r2, [pc, #80]	@ (800abd4 <HAL_DMA_IRQHandler+0xcb0>)
 800ab82:	4293      	cmp	r3, r2
 800ab84:	d128      	bne.n	800abd8 <HAL_DMA_IRQHandler+0xcb4>
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	681b      	ldr	r3, [r3, #0]
 800ab8a:	681a      	ldr	r2, [r3, #0]
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	681b      	ldr	r3, [r3, #0]
 800ab90:	f022 0214 	bic.w	r2, r2, #20
 800ab94:	601a      	str	r2, [r3, #0]
 800ab96:	e027      	b.n	800abe8 <HAL_DMA_IRQHandler+0xcc4>
 800ab98:	40020010 	.word	0x40020010
 800ab9c:	40020028 	.word	0x40020028
 800aba0:	40020040 	.word	0x40020040
 800aba4:	40020058 	.word	0x40020058
 800aba8:	40020070 	.word	0x40020070
 800abac:	40020088 	.word	0x40020088
 800abb0:	400200a0 	.word	0x400200a0
 800abb4:	400200b8 	.word	0x400200b8
 800abb8:	40020410 	.word	0x40020410
 800abbc:	40020428 	.word	0x40020428
 800abc0:	40020440 	.word	0x40020440
 800abc4:	40020458 	.word	0x40020458
 800abc8:	40020470 	.word	0x40020470
 800abcc:	40020488 	.word	0x40020488
 800abd0:	400204a0 	.word	0x400204a0
 800abd4:	400204b8 	.word	0x400204b8
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	681b      	ldr	r3, [r3, #0]
 800abdc:	681a      	ldr	r2, [r3, #0]
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	681b      	ldr	r3, [r3, #0]
 800abe2:	f022 020a 	bic.w	r2, r2, #10
 800abe6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	2201      	movs	r2, #1
 800abec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	2200      	movs	r2, #0
 800abf4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800abfc:	2b00      	cmp	r3, #0
 800abfe:	f000 8097 	beq.w	800ad30 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ac06:	6878      	ldr	r0, [r7, #4]
 800ac08:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800ac0a:	e091      	b.n	800ad30 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ac10:	f003 031f 	and.w	r3, r3, #31
 800ac14:	2208      	movs	r2, #8
 800ac16:	409a      	lsls	r2, r3
 800ac18:	697b      	ldr	r3, [r7, #20]
 800ac1a:	4013      	ands	r3, r2
 800ac1c:	2b00      	cmp	r3, #0
 800ac1e:	f000 8088 	beq.w	800ad32 <HAL_DMA_IRQHandler+0xe0e>
 800ac22:	693b      	ldr	r3, [r7, #16]
 800ac24:	f003 0308 	and.w	r3, r3, #8
 800ac28:	2b00      	cmp	r3, #0
 800ac2a:	f000 8082 	beq.w	800ad32 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	681b      	ldr	r3, [r3, #0]
 800ac32:	4a41      	ldr	r2, [pc, #260]	@ (800ad38 <HAL_DMA_IRQHandler+0xe14>)
 800ac34:	4293      	cmp	r3, r2
 800ac36:	d04a      	beq.n	800acce <HAL_DMA_IRQHandler+0xdaa>
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	681b      	ldr	r3, [r3, #0]
 800ac3c:	4a3f      	ldr	r2, [pc, #252]	@ (800ad3c <HAL_DMA_IRQHandler+0xe18>)
 800ac3e:	4293      	cmp	r3, r2
 800ac40:	d045      	beq.n	800acce <HAL_DMA_IRQHandler+0xdaa>
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	681b      	ldr	r3, [r3, #0]
 800ac46:	4a3e      	ldr	r2, [pc, #248]	@ (800ad40 <HAL_DMA_IRQHandler+0xe1c>)
 800ac48:	4293      	cmp	r3, r2
 800ac4a:	d040      	beq.n	800acce <HAL_DMA_IRQHandler+0xdaa>
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	4a3c      	ldr	r2, [pc, #240]	@ (800ad44 <HAL_DMA_IRQHandler+0xe20>)
 800ac52:	4293      	cmp	r3, r2
 800ac54:	d03b      	beq.n	800acce <HAL_DMA_IRQHandler+0xdaa>
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	681b      	ldr	r3, [r3, #0]
 800ac5a:	4a3b      	ldr	r2, [pc, #236]	@ (800ad48 <HAL_DMA_IRQHandler+0xe24>)
 800ac5c:	4293      	cmp	r3, r2
 800ac5e:	d036      	beq.n	800acce <HAL_DMA_IRQHandler+0xdaa>
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	681b      	ldr	r3, [r3, #0]
 800ac64:	4a39      	ldr	r2, [pc, #228]	@ (800ad4c <HAL_DMA_IRQHandler+0xe28>)
 800ac66:	4293      	cmp	r3, r2
 800ac68:	d031      	beq.n	800acce <HAL_DMA_IRQHandler+0xdaa>
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	681b      	ldr	r3, [r3, #0]
 800ac6e:	4a38      	ldr	r2, [pc, #224]	@ (800ad50 <HAL_DMA_IRQHandler+0xe2c>)
 800ac70:	4293      	cmp	r3, r2
 800ac72:	d02c      	beq.n	800acce <HAL_DMA_IRQHandler+0xdaa>
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	681b      	ldr	r3, [r3, #0]
 800ac78:	4a36      	ldr	r2, [pc, #216]	@ (800ad54 <HAL_DMA_IRQHandler+0xe30>)
 800ac7a:	4293      	cmp	r3, r2
 800ac7c:	d027      	beq.n	800acce <HAL_DMA_IRQHandler+0xdaa>
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	681b      	ldr	r3, [r3, #0]
 800ac82:	4a35      	ldr	r2, [pc, #212]	@ (800ad58 <HAL_DMA_IRQHandler+0xe34>)
 800ac84:	4293      	cmp	r3, r2
 800ac86:	d022      	beq.n	800acce <HAL_DMA_IRQHandler+0xdaa>
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	681b      	ldr	r3, [r3, #0]
 800ac8c:	4a33      	ldr	r2, [pc, #204]	@ (800ad5c <HAL_DMA_IRQHandler+0xe38>)
 800ac8e:	4293      	cmp	r3, r2
 800ac90:	d01d      	beq.n	800acce <HAL_DMA_IRQHandler+0xdaa>
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	681b      	ldr	r3, [r3, #0]
 800ac96:	4a32      	ldr	r2, [pc, #200]	@ (800ad60 <HAL_DMA_IRQHandler+0xe3c>)
 800ac98:	4293      	cmp	r3, r2
 800ac9a:	d018      	beq.n	800acce <HAL_DMA_IRQHandler+0xdaa>
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	681b      	ldr	r3, [r3, #0]
 800aca0:	4a30      	ldr	r2, [pc, #192]	@ (800ad64 <HAL_DMA_IRQHandler+0xe40>)
 800aca2:	4293      	cmp	r3, r2
 800aca4:	d013      	beq.n	800acce <HAL_DMA_IRQHandler+0xdaa>
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	681b      	ldr	r3, [r3, #0]
 800acaa:	4a2f      	ldr	r2, [pc, #188]	@ (800ad68 <HAL_DMA_IRQHandler+0xe44>)
 800acac:	4293      	cmp	r3, r2
 800acae:	d00e      	beq.n	800acce <HAL_DMA_IRQHandler+0xdaa>
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	681b      	ldr	r3, [r3, #0]
 800acb4:	4a2d      	ldr	r2, [pc, #180]	@ (800ad6c <HAL_DMA_IRQHandler+0xe48>)
 800acb6:	4293      	cmp	r3, r2
 800acb8:	d009      	beq.n	800acce <HAL_DMA_IRQHandler+0xdaa>
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	681b      	ldr	r3, [r3, #0]
 800acbe:	4a2c      	ldr	r2, [pc, #176]	@ (800ad70 <HAL_DMA_IRQHandler+0xe4c>)
 800acc0:	4293      	cmp	r3, r2
 800acc2:	d004      	beq.n	800acce <HAL_DMA_IRQHandler+0xdaa>
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	681b      	ldr	r3, [r3, #0]
 800acc8:	4a2a      	ldr	r2, [pc, #168]	@ (800ad74 <HAL_DMA_IRQHandler+0xe50>)
 800acca:	4293      	cmp	r3, r2
 800accc:	d108      	bne.n	800ace0 <HAL_DMA_IRQHandler+0xdbc>
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	681a      	ldr	r2, [r3, #0]
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	681b      	ldr	r3, [r3, #0]
 800acd8:	f022 021c 	bic.w	r2, r2, #28
 800acdc:	601a      	str	r2, [r3, #0]
 800acde:	e007      	b.n	800acf0 <HAL_DMA_IRQHandler+0xdcc>
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	681b      	ldr	r3, [r3, #0]
 800ace4:	681a      	ldr	r2, [r3, #0]
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	681b      	ldr	r3, [r3, #0]
 800acea:	f022 020e 	bic.w	r2, r2, #14
 800acee:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800acf4:	f003 031f 	and.w	r3, r3, #31
 800acf8:	2201      	movs	r2, #1
 800acfa:	409a      	lsls	r2, r3
 800acfc:	69fb      	ldr	r3, [r7, #28]
 800acfe:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	2201      	movs	r2, #1
 800ad04:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	2201      	movs	r2, #1
 800ad0a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	2200      	movs	r2, #0
 800ad12:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ad1a:	2b00      	cmp	r3, #0
 800ad1c:	d009      	beq.n	800ad32 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ad22:	6878      	ldr	r0, [r7, #4]
 800ad24:	4798      	blx	r3
 800ad26:	e004      	b.n	800ad32 <HAL_DMA_IRQHandler+0xe0e>
          return;
 800ad28:	bf00      	nop
 800ad2a:	e002      	b.n	800ad32 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800ad2c:	bf00      	nop
 800ad2e:	e000      	b.n	800ad32 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800ad30:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 800ad32:	3728      	adds	r7, #40	@ 0x28
 800ad34:	46bd      	mov	sp, r7
 800ad36:	bd80      	pop	{r7, pc}
 800ad38:	40020010 	.word	0x40020010
 800ad3c:	40020028 	.word	0x40020028
 800ad40:	40020040 	.word	0x40020040
 800ad44:	40020058 	.word	0x40020058
 800ad48:	40020070 	.word	0x40020070
 800ad4c:	40020088 	.word	0x40020088
 800ad50:	400200a0 	.word	0x400200a0
 800ad54:	400200b8 	.word	0x400200b8
 800ad58:	40020410 	.word	0x40020410
 800ad5c:	40020428 	.word	0x40020428
 800ad60:	40020440 	.word	0x40020440
 800ad64:	40020458 	.word	0x40020458
 800ad68:	40020470 	.word	0x40020470
 800ad6c:	40020488 	.word	0x40020488
 800ad70:	400204a0 	.word	0x400204a0
 800ad74:	400204b8 	.word	0x400204b8

0800ad78 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800ad78:	b480      	push	{r7}
 800ad7a:	b087      	sub	sp, #28
 800ad7c:	af00      	add	r7, sp, #0
 800ad7e:	60f8      	str	r0, [r7, #12]
 800ad80:	60b9      	str	r1, [r7, #8]
 800ad82:	607a      	str	r2, [r7, #4]
 800ad84:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800ad86:	68fb      	ldr	r3, [r7, #12]
 800ad88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ad8a:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800ad8c:	68fb      	ldr	r3, [r7, #12]
 800ad8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ad90:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800ad92:	68fb      	ldr	r3, [r7, #12]
 800ad94:	681b      	ldr	r3, [r3, #0]
 800ad96:	4a7f      	ldr	r2, [pc, #508]	@ (800af94 <DMA_SetConfig+0x21c>)
 800ad98:	4293      	cmp	r3, r2
 800ad9a:	d072      	beq.n	800ae82 <DMA_SetConfig+0x10a>
 800ad9c:	68fb      	ldr	r3, [r7, #12]
 800ad9e:	681b      	ldr	r3, [r3, #0]
 800ada0:	4a7d      	ldr	r2, [pc, #500]	@ (800af98 <DMA_SetConfig+0x220>)
 800ada2:	4293      	cmp	r3, r2
 800ada4:	d06d      	beq.n	800ae82 <DMA_SetConfig+0x10a>
 800ada6:	68fb      	ldr	r3, [r7, #12]
 800ada8:	681b      	ldr	r3, [r3, #0]
 800adaa:	4a7c      	ldr	r2, [pc, #496]	@ (800af9c <DMA_SetConfig+0x224>)
 800adac:	4293      	cmp	r3, r2
 800adae:	d068      	beq.n	800ae82 <DMA_SetConfig+0x10a>
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	681b      	ldr	r3, [r3, #0]
 800adb4:	4a7a      	ldr	r2, [pc, #488]	@ (800afa0 <DMA_SetConfig+0x228>)
 800adb6:	4293      	cmp	r3, r2
 800adb8:	d063      	beq.n	800ae82 <DMA_SetConfig+0x10a>
 800adba:	68fb      	ldr	r3, [r7, #12]
 800adbc:	681b      	ldr	r3, [r3, #0]
 800adbe:	4a79      	ldr	r2, [pc, #484]	@ (800afa4 <DMA_SetConfig+0x22c>)
 800adc0:	4293      	cmp	r3, r2
 800adc2:	d05e      	beq.n	800ae82 <DMA_SetConfig+0x10a>
 800adc4:	68fb      	ldr	r3, [r7, #12]
 800adc6:	681b      	ldr	r3, [r3, #0]
 800adc8:	4a77      	ldr	r2, [pc, #476]	@ (800afa8 <DMA_SetConfig+0x230>)
 800adca:	4293      	cmp	r3, r2
 800adcc:	d059      	beq.n	800ae82 <DMA_SetConfig+0x10a>
 800adce:	68fb      	ldr	r3, [r7, #12]
 800add0:	681b      	ldr	r3, [r3, #0]
 800add2:	4a76      	ldr	r2, [pc, #472]	@ (800afac <DMA_SetConfig+0x234>)
 800add4:	4293      	cmp	r3, r2
 800add6:	d054      	beq.n	800ae82 <DMA_SetConfig+0x10a>
 800add8:	68fb      	ldr	r3, [r7, #12]
 800adda:	681b      	ldr	r3, [r3, #0]
 800addc:	4a74      	ldr	r2, [pc, #464]	@ (800afb0 <DMA_SetConfig+0x238>)
 800adde:	4293      	cmp	r3, r2
 800ade0:	d04f      	beq.n	800ae82 <DMA_SetConfig+0x10a>
 800ade2:	68fb      	ldr	r3, [r7, #12]
 800ade4:	681b      	ldr	r3, [r3, #0]
 800ade6:	4a73      	ldr	r2, [pc, #460]	@ (800afb4 <DMA_SetConfig+0x23c>)
 800ade8:	4293      	cmp	r3, r2
 800adea:	d04a      	beq.n	800ae82 <DMA_SetConfig+0x10a>
 800adec:	68fb      	ldr	r3, [r7, #12]
 800adee:	681b      	ldr	r3, [r3, #0]
 800adf0:	4a71      	ldr	r2, [pc, #452]	@ (800afb8 <DMA_SetConfig+0x240>)
 800adf2:	4293      	cmp	r3, r2
 800adf4:	d045      	beq.n	800ae82 <DMA_SetConfig+0x10a>
 800adf6:	68fb      	ldr	r3, [r7, #12]
 800adf8:	681b      	ldr	r3, [r3, #0]
 800adfa:	4a70      	ldr	r2, [pc, #448]	@ (800afbc <DMA_SetConfig+0x244>)
 800adfc:	4293      	cmp	r3, r2
 800adfe:	d040      	beq.n	800ae82 <DMA_SetConfig+0x10a>
 800ae00:	68fb      	ldr	r3, [r7, #12]
 800ae02:	681b      	ldr	r3, [r3, #0]
 800ae04:	4a6e      	ldr	r2, [pc, #440]	@ (800afc0 <DMA_SetConfig+0x248>)
 800ae06:	4293      	cmp	r3, r2
 800ae08:	d03b      	beq.n	800ae82 <DMA_SetConfig+0x10a>
 800ae0a:	68fb      	ldr	r3, [r7, #12]
 800ae0c:	681b      	ldr	r3, [r3, #0]
 800ae0e:	4a6d      	ldr	r2, [pc, #436]	@ (800afc4 <DMA_SetConfig+0x24c>)
 800ae10:	4293      	cmp	r3, r2
 800ae12:	d036      	beq.n	800ae82 <DMA_SetConfig+0x10a>
 800ae14:	68fb      	ldr	r3, [r7, #12]
 800ae16:	681b      	ldr	r3, [r3, #0]
 800ae18:	4a6b      	ldr	r2, [pc, #428]	@ (800afc8 <DMA_SetConfig+0x250>)
 800ae1a:	4293      	cmp	r3, r2
 800ae1c:	d031      	beq.n	800ae82 <DMA_SetConfig+0x10a>
 800ae1e:	68fb      	ldr	r3, [r7, #12]
 800ae20:	681b      	ldr	r3, [r3, #0]
 800ae22:	4a6a      	ldr	r2, [pc, #424]	@ (800afcc <DMA_SetConfig+0x254>)
 800ae24:	4293      	cmp	r3, r2
 800ae26:	d02c      	beq.n	800ae82 <DMA_SetConfig+0x10a>
 800ae28:	68fb      	ldr	r3, [r7, #12]
 800ae2a:	681b      	ldr	r3, [r3, #0]
 800ae2c:	4a68      	ldr	r2, [pc, #416]	@ (800afd0 <DMA_SetConfig+0x258>)
 800ae2e:	4293      	cmp	r3, r2
 800ae30:	d027      	beq.n	800ae82 <DMA_SetConfig+0x10a>
 800ae32:	68fb      	ldr	r3, [r7, #12]
 800ae34:	681b      	ldr	r3, [r3, #0]
 800ae36:	4a67      	ldr	r2, [pc, #412]	@ (800afd4 <DMA_SetConfig+0x25c>)
 800ae38:	4293      	cmp	r3, r2
 800ae3a:	d022      	beq.n	800ae82 <DMA_SetConfig+0x10a>
 800ae3c:	68fb      	ldr	r3, [r7, #12]
 800ae3e:	681b      	ldr	r3, [r3, #0]
 800ae40:	4a65      	ldr	r2, [pc, #404]	@ (800afd8 <DMA_SetConfig+0x260>)
 800ae42:	4293      	cmp	r3, r2
 800ae44:	d01d      	beq.n	800ae82 <DMA_SetConfig+0x10a>
 800ae46:	68fb      	ldr	r3, [r7, #12]
 800ae48:	681b      	ldr	r3, [r3, #0]
 800ae4a:	4a64      	ldr	r2, [pc, #400]	@ (800afdc <DMA_SetConfig+0x264>)
 800ae4c:	4293      	cmp	r3, r2
 800ae4e:	d018      	beq.n	800ae82 <DMA_SetConfig+0x10a>
 800ae50:	68fb      	ldr	r3, [r7, #12]
 800ae52:	681b      	ldr	r3, [r3, #0]
 800ae54:	4a62      	ldr	r2, [pc, #392]	@ (800afe0 <DMA_SetConfig+0x268>)
 800ae56:	4293      	cmp	r3, r2
 800ae58:	d013      	beq.n	800ae82 <DMA_SetConfig+0x10a>
 800ae5a:	68fb      	ldr	r3, [r7, #12]
 800ae5c:	681b      	ldr	r3, [r3, #0]
 800ae5e:	4a61      	ldr	r2, [pc, #388]	@ (800afe4 <DMA_SetConfig+0x26c>)
 800ae60:	4293      	cmp	r3, r2
 800ae62:	d00e      	beq.n	800ae82 <DMA_SetConfig+0x10a>
 800ae64:	68fb      	ldr	r3, [r7, #12]
 800ae66:	681b      	ldr	r3, [r3, #0]
 800ae68:	4a5f      	ldr	r2, [pc, #380]	@ (800afe8 <DMA_SetConfig+0x270>)
 800ae6a:	4293      	cmp	r3, r2
 800ae6c:	d009      	beq.n	800ae82 <DMA_SetConfig+0x10a>
 800ae6e:	68fb      	ldr	r3, [r7, #12]
 800ae70:	681b      	ldr	r3, [r3, #0]
 800ae72:	4a5e      	ldr	r2, [pc, #376]	@ (800afec <DMA_SetConfig+0x274>)
 800ae74:	4293      	cmp	r3, r2
 800ae76:	d004      	beq.n	800ae82 <DMA_SetConfig+0x10a>
 800ae78:	68fb      	ldr	r3, [r7, #12]
 800ae7a:	681b      	ldr	r3, [r3, #0]
 800ae7c:	4a5c      	ldr	r2, [pc, #368]	@ (800aff0 <DMA_SetConfig+0x278>)
 800ae7e:	4293      	cmp	r3, r2
 800ae80:	d101      	bne.n	800ae86 <DMA_SetConfig+0x10e>
 800ae82:	2301      	movs	r3, #1
 800ae84:	e000      	b.n	800ae88 <DMA_SetConfig+0x110>
 800ae86:	2300      	movs	r3, #0
 800ae88:	2b00      	cmp	r3, #0
 800ae8a:	d00d      	beq.n	800aea8 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800ae8c:	68fb      	ldr	r3, [r7, #12]
 800ae8e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ae90:	68fa      	ldr	r2, [r7, #12]
 800ae92:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800ae94:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800ae96:	68fb      	ldr	r3, [r7, #12]
 800ae98:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	d004      	beq.n	800aea8 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800ae9e:	68fb      	ldr	r3, [r7, #12]
 800aea0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800aea2:	68fa      	ldr	r2, [r7, #12]
 800aea4:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800aea6:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800aea8:	68fb      	ldr	r3, [r7, #12]
 800aeaa:	681b      	ldr	r3, [r3, #0]
 800aeac:	4a39      	ldr	r2, [pc, #228]	@ (800af94 <DMA_SetConfig+0x21c>)
 800aeae:	4293      	cmp	r3, r2
 800aeb0:	d04a      	beq.n	800af48 <DMA_SetConfig+0x1d0>
 800aeb2:	68fb      	ldr	r3, [r7, #12]
 800aeb4:	681b      	ldr	r3, [r3, #0]
 800aeb6:	4a38      	ldr	r2, [pc, #224]	@ (800af98 <DMA_SetConfig+0x220>)
 800aeb8:	4293      	cmp	r3, r2
 800aeba:	d045      	beq.n	800af48 <DMA_SetConfig+0x1d0>
 800aebc:	68fb      	ldr	r3, [r7, #12]
 800aebe:	681b      	ldr	r3, [r3, #0]
 800aec0:	4a36      	ldr	r2, [pc, #216]	@ (800af9c <DMA_SetConfig+0x224>)
 800aec2:	4293      	cmp	r3, r2
 800aec4:	d040      	beq.n	800af48 <DMA_SetConfig+0x1d0>
 800aec6:	68fb      	ldr	r3, [r7, #12]
 800aec8:	681b      	ldr	r3, [r3, #0]
 800aeca:	4a35      	ldr	r2, [pc, #212]	@ (800afa0 <DMA_SetConfig+0x228>)
 800aecc:	4293      	cmp	r3, r2
 800aece:	d03b      	beq.n	800af48 <DMA_SetConfig+0x1d0>
 800aed0:	68fb      	ldr	r3, [r7, #12]
 800aed2:	681b      	ldr	r3, [r3, #0]
 800aed4:	4a33      	ldr	r2, [pc, #204]	@ (800afa4 <DMA_SetConfig+0x22c>)
 800aed6:	4293      	cmp	r3, r2
 800aed8:	d036      	beq.n	800af48 <DMA_SetConfig+0x1d0>
 800aeda:	68fb      	ldr	r3, [r7, #12]
 800aedc:	681b      	ldr	r3, [r3, #0]
 800aede:	4a32      	ldr	r2, [pc, #200]	@ (800afa8 <DMA_SetConfig+0x230>)
 800aee0:	4293      	cmp	r3, r2
 800aee2:	d031      	beq.n	800af48 <DMA_SetConfig+0x1d0>
 800aee4:	68fb      	ldr	r3, [r7, #12]
 800aee6:	681b      	ldr	r3, [r3, #0]
 800aee8:	4a30      	ldr	r2, [pc, #192]	@ (800afac <DMA_SetConfig+0x234>)
 800aeea:	4293      	cmp	r3, r2
 800aeec:	d02c      	beq.n	800af48 <DMA_SetConfig+0x1d0>
 800aeee:	68fb      	ldr	r3, [r7, #12]
 800aef0:	681b      	ldr	r3, [r3, #0]
 800aef2:	4a2f      	ldr	r2, [pc, #188]	@ (800afb0 <DMA_SetConfig+0x238>)
 800aef4:	4293      	cmp	r3, r2
 800aef6:	d027      	beq.n	800af48 <DMA_SetConfig+0x1d0>
 800aef8:	68fb      	ldr	r3, [r7, #12]
 800aefa:	681b      	ldr	r3, [r3, #0]
 800aefc:	4a2d      	ldr	r2, [pc, #180]	@ (800afb4 <DMA_SetConfig+0x23c>)
 800aefe:	4293      	cmp	r3, r2
 800af00:	d022      	beq.n	800af48 <DMA_SetConfig+0x1d0>
 800af02:	68fb      	ldr	r3, [r7, #12]
 800af04:	681b      	ldr	r3, [r3, #0]
 800af06:	4a2c      	ldr	r2, [pc, #176]	@ (800afb8 <DMA_SetConfig+0x240>)
 800af08:	4293      	cmp	r3, r2
 800af0a:	d01d      	beq.n	800af48 <DMA_SetConfig+0x1d0>
 800af0c:	68fb      	ldr	r3, [r7, #12]
 800af0e:	681b      	ldr	r3, [r3, #0]
 800af10:	4a2a      	ldr	r2, [pc, #168]	@ (800afbc <DMA_SetConfig+0x244>)
 800af12:	4293      	cmp	r3, r2
 800af14:	d018      	beq.n	800af48 <DMA_SetConfig+0x1d0>
 800af16:	68fb      	ldr	r3, [r7, #12]
 800af18:	681b      	ldr	r3, [r3, #0]
 800af1a:	4a29      	ldr	r2, [pc, #164]	@ (800afc0 <DMA_SetConfig+0x248>)
 800af1c:	4293      	cmp	r3, r2
 800af1e:	d013      	beq.n	800af48 <DMA_SetConfig+0x1d0>
 800af20:	68fb      	ldr	r3, [r7, #12]
 800af22:	681b      	ldr	r3, [r3, #0]
 800af24:	4a27      	ldr	r2, [pc, #156]	@ (800afc4 <DMA_SetConfig+0x24c>)
 800af26:	4293      	cmp	r3, r2
 800af28:	d00e      	beq.n	800af48 <DMA_SetConfig+0x1d0>
 800af2a:	68fb      	ldr	r3, [r7, #12]
 800af2c:	681b      	ldr	r3, [r3, #0]
 800af2e:	4a26      	ldr	r2, [pc, #152]	@ (800afc8 <DMA_SetConfig+0x250>)
 800af30:	4293      	cmp	r3, r2
 800af32:	d009      	beq.n	800af48 <DMA_SetConfig+0x1d0>
 800af34:	68fb      	ldr	r3, [r7, #12]
 800af36:	681b      	ldr	r3, [r3, #0]
 800af38:	4a24      	ldr	r2, [pc, #144]	@ (800afcc <DMA_SetConfig+0x254>)
 800af3a:	4293      	cmp	r3, r2
 800af3c:	d004      	beq.n	800af48 <DMA_SetConfig+0x1d0>
 800af3e:	68fb      	ldr	r3, [r7, #12]
 800af40:	681b      	ldr	r3, [r3, #0]
 800af42:	4a23      	ldr	r2, [pc, #140]	@ (800afd0 <DMA_SetConfig+0x258>)
 800af44:	4293      	cmp	r3, r2
 800af46:	d101      	bne.n	800af4c <DMA_SetConfig+0x1d4>
 800af48:	2301      	movs	r3, #1
 800af4a:	e000      	b.n	800af4e <DMA_SetConfig+0x1d6>
 800af4c:	2300      	movs	r3, #0
 800af4e:	2b00      	cmp	r3, #0
 800af50:	d059      	beq.n	800b006 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800af52:	68fb      	ldr	r3, [r7, #12]
 800af54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800af56:	f003 031f 	and.w	r3, r3, #31
 800af5a:	223f      	movs	r2, #63	@ 0x3f
 800af5c:	409a      	lsls	r2, r3
 800af5e:	697b      	ldr	r3, [r7, #20]
 800af60:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800af62:	68fb      	ldr	r3, [r7, #12]
 800af64:	681b      	ldr	r3, [r3, #0]
 800af66:	681a      	ldr	r2, [r3, #0]
 800af68:	68fb      	ldr	r3, [r7, #12]
 800af6a:	681b      	ldr	r3, [r3, #0]
 800af6c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800af70:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 800af72:	68fb      	ldr	r3, [r7, #12]
 800af74:	681b      	ldr	r3, [r3, #0]
 800af76:	683a      	ldr	r2, [r7, #0]
 800af78:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800af7a:	68fb      	ldr	r3, [r7, #12]
 800af7c:	689b      	ldr	r3, [r3, #8]
 800af7e:	2b40      	cmp	r3, #64	@ 0x40
 800af80:	d138      	bne.n	800aff4 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 800af82:	68fb      	ldr	r3, [r7, #12]
 800af84:	681b      	ldr	r3, [r3, #0]
 800af86:	687a      	ldr	r2, [r7, #4]
 800af88:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 800af8a:	68fb      	ldr	r3, [r7, #12]
 800af8c:	681b      	ldr	r3, [r3, #0]
 800af8e:	68ba      	ldr	r2, [r7, #8]
 800af90:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 800af92:	e086      	b.n	800b0a2 <DMA_SetConfig+0x32a>
 800af94:	40020010 	.word	0x40020010
 800af98:	40020028 	.word	0x40020028
 800af9c:	40020040 	.word	0x40020040
 800afa0:	40020058 	.word	0x40020058
 800afa4:	40020070 	.word	0x40020070
 800afa8:	40020088 	.word	0x40020088
 800afac:	400200a0 	.word	0x400200a0
 800afb0:	400200b8 	.word	0x400200b8
 800afb4:	40020410 	.word	0x40020410
 800afb8:	40020428 	.word	0x40020428
 800afbc:	40020440 	.word	0x40020440
 800afc0:	40020458 	.word	0x40020458
 800afc4:	40020470 	.word	0x40020470
 800afc8:	40020488 	.word	0x40020488
 800afcc:	400204a0 	.word	0x400204a0
 800afd0:	400204b8 	.word	0x400204b8
 800afd4:	58025408 	.word	0x58025408
 800afd8:	5802541c 	.word	0x5802541c
 800afdc:	58025430 	.word	0x58025430
 800afe0:	58025444 	.word	0x58025444
 800afe4:	58025458 	.word	0x58025458
 800afe8:	5802546c 	.word	0x5802546c
 800afec:	58025480 	.word	0x58025480
 800aff0:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 800aff4:	68fb      	ldr	r3, [r7, #12]
 800aff6:	681b      	ldr	r3, [r3, #0]
 800aff8:	68ba      	ldr	r2, [r7, #8]
 800affa:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 800affc:	68fb      	ldr	r3, [r7, #12]
 800affe:	681b      	ldr	r3, [r3, #0]
 800b000:	687a      	ldr	r2, [r7, #4]
 800b002:	60da      	str	r2, [r3, #12]
}
 800b004:	e04d      	b.n	800b0a2 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800b006:	68fb      	ldr	r3, [r7, #12]
 800b008:	681b      	ldr	r3, [r3, #0]
 800b00a:	4a29      	ldr	r2, [pc, #164]	@ (800b0b0 <DMA_SetConfig+0x338>)
 800b00c:	4293      	cmp	r3, r2
 800b00e:	d022      	beq.n	800b056 <DMA_SetConfig+0x2de>
 800b010:	68fb      	ldr	r3, [r7, #12]
 800b012:	681b      	ldr	r3, [r3, #0]
 800b014:	4a27      	ldr	r2, [pc, #156]	@ (800b0b4 <DMA_SetConfig+0x33c>)
 800b016:	4293      	cmp	r3, r2
 800b018:	d01d      	beq.n	800b056 <DMA_SetConfig+0x2de>
 800b01a:	68fb      	ldr	r3, [r7, #12]
 800b01c:	681b      	ldr	r3, [r3, #0]
 800b01e:	4a26      	ldr	r2, [pc, #152]	@ (800b0b8 <DMA_SetConfig+0x340>)
 800b020:	4293      	cmp	r3, r2
 800b022:	d018      	beq.n	800b056 <DMA_SetConfig+0x2de>
 800b024:	68fb      	ldr	r3, [r7, #12]
 800b026:	681b      	ldr	r3, [r3, #0]
 800b028:	4a24      	ldr	r2, [pc, #144]	@ (800b0bc <DMA_SetConfig+0x344>)
 800b02a:	4293      	cmp	r3, r2
 800b02c:	d013      	beq.n	800b056 <DMA_SetConfig+0x2de>
 800b02e:	68fb      	ldr	r3, [r7, #12]
 800b030:	681b      	ldr	r3, [r3, #0]
 800b032:	4a23      	ldr	r2, [pc, #140]	@ (800b0c0 <DMA_SetConfig+0x348>)
 800b034:	4293      	cmp	r3, r2
 800b036:	d00e      	beq.n	800b056 <DMA_SetConfig+0x2de>
 800b038:	68fb      	ldr	r3, [r7, #12]
 800b03a:	681b      	ldr	r3, [r3, #0]
 800b03c:	4a21      	ldr	r2, [pc, #132]	@ (800b0c4 <DMA_SetConfig+0x34c>)
 800b03e:	4293      	cmp	r3, r2
 800b040:	d009      	beq.n	800b056 <DMA_SetConfig+0x2de>
 800b042:	68fb      	ldr	r3, [r7, #12]
 800b044:	681b      	ldr	r3, [r3, #0]
 800b046:	4a20      	ldr	r2, [pc, #128]	@ (800b0c8 <DMA_SetConfig+0x350>)
 800b048:	4293      	cmp	r3, r2
 800b04a:	d004      	beq.n	800b056 <DMA_SetConfig+0x2de>
 800b04c:	68fb      	ldr	r3, [r7, #12]
 800b04e:	681b      	ldr	r3, [r3, #0]
 800b050:	4a1e      	ldr	r2, [pc, #120]	@ (800b0cc <DMA_SetConfig+0x354>)
 800b052:	4293      	cmp	r3, r2
 800b054:	d101      	bne.n	800b05a <DMA_SetConfig+0x2e2>
 800b056:	2301      	movs	r3, #1
 800b058:	e000      	b.n	800b05c <DMA_SetConfig+0x2e4>
 800b05a:	2300      	movs	r3, #0
 800b05c:	2b00      	cmp	r3, #0
 800b05e:	d020      	beq.n	800b0a2 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800b060:	68fb      	ldr	r3, [r7, #12]
 800b062:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b064:	f003 031f 	and.w	r3, r3, #31
 800b068:	2201      	movs	r2, #1
 800b06a:	409a      	lsls	r2, r3
 800b06c:	693b      	ldr	r3, [r7, #16]
 800b06e:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 800b070:	68fb      	ldr	r3, [r7, #12]
 800b072:	681b      	ldr	r3, [r3, #0]
 800b074:	683a      	ldr	r2, [r7, #0]
 800b076:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800b078:	68fb      	ldr	r3, [r7, #12]
 800b07a:	689b      	ldr	r3, [r3, #8]
 800b07c:	2b40      	cmp	r3, #64	@ 0x40
 800b07e:	d108      	bne.n	800b092 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 800b080:	68fb      	ldr	r3, [r7, #12]
 800b082:	681b      	ldr	r3, [r3, #0]
 800b084:	687a      	ldr	r2, [r7, #4]
 800b086:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 800b088:	68fb      	ldr	r3, [r7, #12]
 800b08a:	681b      	ldr	r3, [r3, #0]
 800b08c:	68ba      	ldr	r2, [r7, #8]
 800b08e:	60da      	str	r2, [r3, #12]
}
 800b090:	e007      	b.n	800b0a2 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800b092:	68fb      	ldr	r3, [r7, #12]
 800b094:	681b      	ldr	r3, [r3, #0]
 800b096:	68ba      	ldr	r2, [r7, #8]
 800b098:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 800b09a:	68fb      	ldr	r3, [r7, #12]
 800b09c:	681b      	ldr	r3, [r3, #0]
 800b09e:	687a      	ldr	r2, [r7, #4]
 800b0a0:	60da      	str	r2, [r3, #12]
}
 800b0a2:	bf00      	nop
 800b0a4:	371c      	adds	r7, #28
 800b0a6:	46bd      	mov	sp, r7
 800b0a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0ac:	4770      	bx	lr
 800b0ae:	bf00      	nop
 800b0b0:	58025408 	.word	0x58025408
 800b0b4:	5802541c 	.word	0x5802541c
 800b0b8:	58025430 	.word	0x58025430
 800b0bc:	58025444 	.word	0x58025444
 800b0c0:	58025458 	.word	0x58025458
 800b0c4:	5802546c 	.word	0x5802546c
 800b0c8:	58025480 	.word	0x58025480
 800b0cc:	58025494 	.word	0x58025494

0800b0d0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800b0d0:	b480      	push	{r7}
 800b0d2:	b085      	sub	sp, #20
 800b0d4:	af00      	add	r7, sp, #0
 800b0d6:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	681b      	ldr	r3, [r3, #0]
 800b0dc:	4a42      	ldr	r2, [pc, #264]	@ (800b1e8 <DMA_CalcBaseAndBitshift+0x118>)
 800b0de:	4293      	cmp	r3, r2
 800b0e0:	d04a      	beq.n	800b178 <DMA_CalcBaseAndBitshift+0xa8>
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	681b      	ldr	r3, [r3, #0]
 800b0e6:	4a41      	ldr	r2, [pc, #260]	@ (800b1ec <DMA_CalcBaseAndBitshift+0x11c>)
 800b0e8:	4293      	cmp	r3, r2
 800b0ea:	d045      	beq.n	800b178 <DMA_CalcBaseAndBitshift+0xa8>
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	681b      	ldr	r3, [r3, #0]
 800b0f0:	4a3f      	ldr	r2, [pc, #252]	@ (800b1f0 <DMA_CalcBaseAndBitshift+0x120>)
 800b0f2:	4293      	cmp	r3, r2
 800b0f4:	d040      	beq.n	800b178 <DMA_CalcBaseAndBitshift+0xa8>
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	681b      	ldr	r3, [r3, #0]
 800b0fa:	4a3e      	ldr	r2, [pc, #248]	@ (800b1f4 <DMA_CalcBaseAndBitshift+0x124>)
 800b0fc:	4293      	cmp	r3, r2
 800b0fe:	d03b      	beq.n	800b178 <DMA_CalcBaseAndBitshift+0xa8>
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	681b      	ldr	r3, [r3, #0]
 800b104:	4a3c      	ldr	r2, [pc, #240]	@ (800b1f8 <DMA_CalcBaseAndBitshift+0x128>)
 800b106:	4293      	cmp	r3, r2
 800b108:	d036      	beq.n	800b178 <DMA_CalcBaseAndBitshift+0xa8>
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	681b      	ldr	r3, [r3, #0]
 800b10e:	4a3b      	ldr	r2, [pc, #236]	@ (800b1fc <DMA_CalcBaseAndBitshift+0x12c>)
 800b110:	4293      	cmp	r3, r2
 800b112:	d031      	beq.n	800b178 <DMA_CalcBaseAndBitshift+0xa8>
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	681b      	ldr	r3, [r3, #0]
 800b118:	4a39      	ldr	r2, [pc, #228]	@ (800b200 <DMA_CalcBaseAndBitshift+0x130>)
 800b11a:	4293      	cmp	r3, r2
 800b11c:	d02c      	beq.n	800b178 <DMA_CalcBaseAndBitshift+0xa8>
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	681b      	ldr	r3, [r3, #0]
 800b122:	4a38      	ldr	r2, [pc, #224]	@ (800b204 <DMA_CalcBaseAndBitshift+0x134>)
 800b124:	4293      	cmp	r3, r2
 800b126:	d027      	beq.n	800b178 <DMA_CalcBaseAndBitshift+0xa8>
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	681b      	ldr	r3, [r3, #0]
 800b12c:	4a36      	ldr	r2, [pc, #216]	@ (800b208 <DMA_CalcBaseAndBitshift+0x138>)
 800b12e:	4293      	cmp	r3, r2
 800b130:	d022      	beq.n	800b178 <DMA_CalcBaseAndBitshift+0xa8>
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	681b      	ldr	r3, [r3, #0]
 800b136:	4a35      	ldr	r2, [pc, #212]	@ (800b20c <DMA_CalcBaseAndBitshift+0x13c>)
 800b138:	4293      	cmp	r3, r2
 800b13a:	d01d      	beq.n	800b178 <DMA_CalcBaseAndBitshift+0xa8>
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	681b      	ldr	r3, [r3, #0]
 800b140:	4a33      	ldr	r2, [pc, #204]	@ (800b210 <DMA_CalcBaseAndBitshift+0x140>)
 800b142:	4293      	cmp	r3, r2
 800b144:	d018      	beq.n	800b178 <DMA_CalcBaseAndBitshift+0xa8>
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	681b      	ldr	r3, [r3, #0]
 800b14a:	4a32      	ldr	r2, [pc, #200]	@ (800b214 <DMA_CalcBaseAndBitshift+0x144>)
 800b14c:	4293      	cmp	r3, r2
 800b14e:	d013      	beq.n	800b178 <DMA_CalcBaseAndBitshift+0xa8>
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	681b      	ldr	r3, [r3, #0]
 800b154:	4a30      	ldr	r2, [pc, #192]	@ (800b218 <DMA_CalcBaseAndBitshift+0x148>)
 800b156:	4293      	cmp	r3, r2
 800b158:	d00e      	beq.n	800b178 <DMA_CalcBaseAndBitshift+0xa8>
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	681b      	ldr	r3, [r3, #0]
 800b15e:	4a2f      	ldr	r2, [pc, #188]	@ (800b21c <DMA_CalcBaseAndBitshift+0x14c>)
 800b160:	4293      	cmp	r3, r2
 800b162:	d009      	beq.n	800b178 <DMA_CalcBaseAndBitshift+0xa8>
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	681b      	ldr	r3, [r3, #0]
 800b168:	4a2d      	ldr	r2, [pc, #180]	@ (800b220 <DMA_CalcBaseAndBitshift+0x150>)
 800b16a:	4293      	cmp	r3, r2
 800b16c:	d004      	beq.n	800b178 <DMA_CalcBaseAndBitshift+0xa8>
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	681b      	ldr	r3, [r3, #0]
 800b172:	4a2c      	ldr	r2, [pc, #176]	@ (800b224 <DMA_CalcBaseAndBitshift+0x154>)
 800b174:	4293      	cmp	r3, r2
 800b176:	d101      	bne.n	800b17c <DMA_CalcBaseAndBitshift+0xac>
 800b178:	2301      	movs	r3, #1
 800b17a:	e000      	b.n	800b17e <DMA_CalcBaseAndBitshift+0xae>
 800b17c:	2300      	movs	r3, #0
 800b17e:	2b00      	cmp	r3, #0
 800b180:	d024      	beq.n	800b1cc <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	681b      	ldr	r3, [r3, #0]
 800b186:	b2db      	uxtb	r3, r3
 800b188:	3b10      	subs	r3, #16
 800b18a:	4a27      	ldr	r2, [pc, #156]	@ (800b228 <DMA_CalcBaseAndBitshift+0x158>)
 800b18c:	fba2 2303 	umull	r2, r3, r2, r3
 800b190:	091b      	lsrs	r3, r3, #4
 800b192:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 800b194:	68fb      	ldr	r3, [r7, #12]
 800b196:	f003 0307 	and.w	r3, r3, #7
 800b19a:	4a24      	ldr	r2, [pc, #144]	@ (800b22c <DMA_CalcBaseAndBitshift+0x15c>)
 800b19c:	5cd3      	ldrb	r3, [r2, r3]
 800b19e:	461a      	mov	r2, r3
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 800b1a4:	68fb      	ldr	r3, [r7, #12]
 800b1a6:	2b03      	cmp	r3, #3
 800b1a8:	d908      	bls.n	800b1bc <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	681b      	ldr	r3, [r3, #0]
 800b1ae:	461a      	mov	r2, r3
 800b1b0:	4b1f      	ldr	r3, [pc, #124]	@ (800b230 <DMA_CalcBaseAndBitshift+0x160>)
 800b1b2:	4013      	ands	r3, r2
 800b1b4:	1d1a      	adds	r2, r3, #4
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	659a      	str	r2, [r3, #88]	@ 0x58
 800b1ba:	e00d      	b.n	800b1d8 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	681b      	ldr	r3, [r3, #0]
 800b1c0:	461a      	mov	r2, r3
 800b1c2:	4b1b      	ldr	r3, [pc, #108]	@ (800b230 <DMA_CalcBaseAndBitshift+0x160>)
 800b1c4:	4013      	ands	r3, r2
 800b1c6:	687a      	ldr	r2, [r7, #4]
 800b1c8:	6593      	str	r3, [r2, #88]	@ 0x58
 800b1ca:	e005      	b.n	800b1d8 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	681b      	ldr	r3, [r3, #0]
 800b1d0:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800b1dc:	4618      	mov	r0, r3
 800b1de:	3714      	adds	r7, #20
 800b1e0:	46bd      	mov	sp, r7
 800b1e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1e6:	4770      	bx	lr
 800b1e8:	40020010 	.word	0x40020010
 800b1ec:	40020028 	.word	0x40020028
 800b1f0:	40020040 	.word	0x40020040
 800b1f4:	40020058 	.word	0x40020058
 800b1f8:	40020070 	.word	0x40020070
 800b1fc:	40020088 	.word	0x40020088
 800b200:	400200a0 	.word	0x400200a0
 800b204:	400200b8 	.word	0x400200b8
 800b208:	40020410 	.word	0x40020410
 800b20c:	40020428 	.word	0x40020428
 800b210:	40020440 	.word	0x40020440
 800b214:	40020458 	.word	0x40020458
 800b218:	40020470 	.word	0x40020470
 800b21c:	40020488 	.word	0x40020488
 800b220:	400204a0 	.word	0x400204a0
 800b224:	400204b8 	.word	0x400204b8
 800b228:	aaaaaaab 	.word	0xaaaaaaab
 800b22c:	0801e254 	.word	0x0801e254
 800b230:	fffffc00 	.word	0xfffffc00

0800b234 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800b234:	b480      	push	{r7}
 800b236:	b085      	sub	sp, #20
 800b238:	af00      	add	r7, sp, #0
 800b23a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b23c:	2300      	movs	r3, #0
 800b23e:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	699b      	ldr	r3, [r3, #24]
 800b244:	2b00      	cmp	r3, #0
 800b246:	d120      	bne.n	800b28a <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b24c:	2b03      	cmp	r3, #3
 800b24e:	d858      	bhi.n	800b302 <DMA_CheckFifoParam+0xce>
 800b250:	a201      	add	r2, pc, #4	@ (adr r2, 800b258 <DMA_CheckFifoParam+0x24>)
 800b252:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b256:	bf00      	nop
 800b258:	0800b269 	.word	0x0800b269
 800b25c:	0800b27b 	.word	0x0800b27b
 800b260:	0800b269 	.word	0x0800b269
 800b264:	0800b303 	.word	0x0800b303
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b26c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800b270:	2b00      	cmp	r3, #0
 800b272:	d048      	beq.n	800b306 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 800b274:	2301      	movs	r3, #1
 800b276:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800b278:	e045      	b.n	800b306 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b27e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800b282:	d142      	bne.n	800b30a <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 800b284:	2301      	movs	r3, #1
 800b286:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800b288:	e03f      	b.n	800b30a <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	699b      	ldr	r3, [r3, #24]
 800b28e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b292:	d123      	bne.n	800b2dc <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b298:	2b03      	cmp	r3, #3
 800b29a:	d838      	bhi.n	800b30e <DMA_CheckFifoParam+0xda>
 800b29c:	a201      	add	r2, pc, #4	@ (adr r2, 800b2a4 <DMA_CheckFifoParam+0x70>)
 800b29e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b2a2:	bf00      	nop
 800b2a4:	0800b2b5 	.word	0x0800b2b5
 800b2a8:	0800b2bb 	.word	0x0800b2bb
 800b2ac:	0800b2b5 	.word	0x0800b2b5
 800b2b0:	0800b2cd 	.word	0x0800b2cd
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 800b2b4:	2301      	movs	r3, #1
 800b2b6:	73fb      	strb	r3, [r7, #15]
        break;
 800b2b8:	e030      	b.n	800b31c <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b2be:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800b2c2:	2b00      	cmp	r3, #0
 800b2c4:	d025      	beq.n	800b312 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800b2c6:	2301      	movs	r3, #1
 800b2c8:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800b2ca:	e022      	b.n	800b312 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b2d0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800b2d4:	d11f      	bne.n	800b316 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800b2d6:	2301      	movs	r3, #1
 800b2d8:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800b2da:	e01c      	b.n	800b316 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b2e0:	2b02      	cmp	r3, #2
 800b2e2:	d902      	bls.n	800b2ea <DMA_CheckFifoParam+0xb6>
 800b2e4:	2b03      	cmp	r3, #3
 800b2e6:	d003      	beq.n	800b2f0 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 800b2e8:	e018      	b.n	800b31c <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 800b2ea:	2301      	movs	r3, #1
 800b2ec:	73fb      	strb	r3, [r7, #15]
        break;
 800b2ee:	e015      	b.n	800b31c <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b2f4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800b2f8:	2b00      	cmp	r3, #0
 800b2fa:	d00e      	beq.n	800b31a <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 800b2fc:	2301      	movs	r3, #1
 800b2fe:	73fb      	strb	r3, [r7, #15]
    break;
 800b300:	e00b      	b.n	800b31a <DMA_CheckFifoParam+0xe6>
        break;
 800b302:	bf00      	nop
 800b304:	e00a      	b.n	800b31c <DMA_CheckFifoParam+0xe8>
        break;
 800b306:	bf00      	nop
 800b308:	e008      	b.n	800b31c <DMA_CheckFifoParam+0xe8>
        break;
 800b30a:	bf00      	nop
 800b30c:	e006      	b.n	800b31c <DMA_CheckFifoParam+0xe8>
        break;
 800b30e:	bf00      	nop
 800b310:	e004      	b.n	800b31c <DMA_CheckFifoParam+0xe8>
        break;
 800b312:	bf00      	nop
 800b314:	e002      	b.n	800b31c <DMA_CheckFifoParam+0xe8>
        break;
 800b316:	bf00      	nop
 800b318:	e000      	b.n	800b31c <DMA_CheckFifoParam+0xe8>
    break;
 800b31a:	bf00      	nop
    }
  }

  return status;
 800b31c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b31e:	4618      	mov	r0, r3
 800b320:	3714      	adds	r7, #20
 800b322:	46bd      	mov	sp, r7
 800b324:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b328:	4770      	bx	lr
 800b32a:	bf00      	nop

0800b32c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800b32c:	b480      	push	{r7}
 800b32e:	b085      	sub	sp, #20
 800b330:	af00      	add	r7, sp, #0
 800b332:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	681b      	ldr	r3, [r3, #0]
 800b338:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	681b      	ldr	r3, [r3, #0]
 800b33e:	4a38      	ldr	r2, [pc, #224]	@ (800b420 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 800b340:	4293      	cmp	r3, r2
 800b342:	d022      	beq.n	800b38a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	681b      	ldr	r3, [r3, #0]
 800b348:	4a36      	ldr	r2, [pc, #216]	@ (800b424 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 800b34a:	4293      	cmp	r3, r2
 800b34c:	d01d      	beq.n	800b38a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	681b      	ldr	r3, [r3, #0]
 800b352:	4a35      	ldr	r2, [pc, #212]	@ (800b428 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 800b354:	4293      	cmp	r3, r2
 800b356:	d018      	beq.n	800b38a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	681b      	ldr	r3, [r3, #0]
 800b35c:	4a33      	ldr	r2, [pc, #204]	@ (800b42c <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 800b35e:	4293      	cmp	r3, r2
 800b360:	d013      	beq.n	800b38a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	681b      	ldr	r3, [r3, #0]
 800b366:	4a32      	ldr	r2, [pc, #200]	@ (800b430 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 800b368:	4293      	cmp	r3, r2
 800b36a:	d00e      	beq.n	800b38a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	681b      	ldr	r3, [r3, #0]
 800b370:	4a30      	ldr	r2, [pc, #192]	@ (800b434 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 800b372:	4293      	cmp	r3, r2
 800b374:	d009      	beq.n	800b38a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	681b      	ldr	r3, [r3, #0]
 800b37a:	4a2f      	ldr	r2, [pc, #188]	@ (800b438 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 800b37c:	4293      	cmp	r3, r2
 800b37e:	d004      	beq.n	800b38a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	681b      	ldr	r3, [r3, #0]
 800b384:	4a2d      	ldr	r2, [pc, #180]	@ (800b43c <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800b386:	4293      	cmp	r3, r2
 800b388:	d101      	bne.n	800b38e <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 800b38a:	2301      	movs	r3, #1
 800b38c:	e000      	b.n	800b390 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 800b38e:	2300      	movs	r3, #0
 800b390:	2b00      	cmp	r3, #0
 800b392:	d01a      	beq.n	800b3ca <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	681b      	ldr	r3, [r3, #0]
 800b398:	b2db      	uxtb	r3, r3
 800b39a:	3b08      	subs	r3, #8
 800b39c:	4a28      	ldr	r2, [pc, #160]	@ (800b440 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 800b39e:	fba2 2303 	umull	r2, r3, r2, r3
 800b3a2:	091b      	lsrs	r3, r3, #4
 800b3a4:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800b3a6:	68fa      	ldr	r2, [r7, #12]
 800b3a8:	4b26      	ldr	r3, [pc, #152]	@ (800b444 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 800b3aa:	4413      	add	r3, r2
 800b3ac:	009b      	lsls	r3, r3, #2
 800b3ae:	461a      	mov	r2, r3
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	4a24      	ldr	r2, [pc, #144]	@ (800b448 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 800b3b8:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800b3ba:	68fb      	ldr	r3, [r7, #12]
 800b3bc:	f003 031f 	and.w	r3, r3, #31
 800b3c0:	2201      	movs	r2, #1
 800b3c2:	409a      	lsls	r2, r3
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 800b3c8:	e024      	b.n	800b414 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	681b      	ldr	r3, [r3, #0]
 800b3ce:	b2db      	uxtb	r3, r3
 800b3d0:	3b10      	subs	r3, #16
 800b3d2:	4a1e      	ldr	r2, [pc, #120]	@ (800b44c <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 800b3d4:	fba2 2303 	umull	r2, r3, r2, r3
 800b3d8:	091b      	lsrs	r3, r3, #4
 800b3da:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 800b3dc:	68bb      	ldr	r3, [r7, #8]
 800b3de:	4a1c      	ldr	r2, [pc, #112]	@ (800b450 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 800b3e0:	4293      	cmp	r3, r2
 800b3e2:	d806      	bhi.n	800b3f2 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 800b3e4:	68bb      	ldr	r3, [r7, #8]
 800b3e6:	4a1b      	ldr	r2, [pc, #108]	@ (800b454 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 800b3e8:	4293      	cmp	r3, r2
 800b3ea:	d902      	bls.n	800b3f2 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 800b3ec:	68fb      	ldr	r3, [r7, #12]
 800b3ee:	3308      	adds	r3, #8
 800b3f0:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800b3f2:	68fa      	ldr	r2, [r7, #12]
 800b3f4:	4b18      	ldr	r3, [pc, #96]	@ (800b458 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800b3f6:	4413      	add	r3, r2
 800b3f8:	009b      	lsls	r3, r3, #2
 800b3fa:	461a      	mov	r2, r3
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	4a16      	ldr	r2, [pc, #88]	@ (800b45c <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 800b404:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800b406:	68fb      	ldr	r3, [r7, #12]
 800b408:	f003 031f 	and.w	r3, r3, #31
 800b40c:	2201      	movs	r2, #1
 800b40e:	409a      	lsls	r2, r3
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800b414:	bf00      	nop
 800b416:	3714      	adds	r7, #20
 800b418:	46bd      	mov	sp, r7
 800b41a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b41e:	4770      	bx	lr
 800b420:	58025408 	.word	0x58025408
 800b424:	5802541c 	.word	0x5802541c
 800b428:	58025430 	.word	0x58025430
 800b42c:	58025444 	.word	0x58025444
 800b430:	58025458 	.word	0x58025458
 800b434:	5802546c 	.word	0x5802546c
 800b438:	58025480 	.word	0x58025480
 800b43c:	58025494 	.word	0x58025494
 800b440:	cccccccd 	.word	0xcccccccd
 800b444:	16009600 	.word	0x16009600
 800b448:	58025880 	.word	0x58025880
 800b44c:	aaaaaaab 	.word	0xaaaaaaab
 800b450:	400204b8 	.word	0x400204b8
 800b454:	4002040f 	.word	0x4002040f
 800b458:	10008200 	.word	0x10008200
 800b45c:	40020880 	.word	0x40020880

0800b460 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800b460:	b480      	push	{r7}
 800b462:	b085      	sub	sp, #20
 800b464:	af00      	add	r7, sp, #0
 800b466:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	685b      	ldr	r3, [r3, #4]
 800b46c:	b2db      	uxtb	r3, r3
 800b46e:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 800b470:	68fb      	ldr	r3, [r7, #12]
 800b472:	2b00      	cmp	r3, #0
 800b474:	d04a      	beq.n	800b50c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800b476:	68fb      	ldr	r3, [r7, #12]
 800b478:	2b08      	cmp	r3, #8
 800b47a:	d847      	bhi.n	800b50c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	681b      	ldr	r3, [r3, #0]
 800b480:	4a25      	ldr	r2, [pc, #148]	@ (800b518 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 800b482:	4293      	cmp	r3, r2
 800b484:	d022      	beq.n	800b4cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	681b      	ldr	r3, [r3, #0]
 800b48a:	4a24      	ldr	r2, [pc, #144]	@ (800b51c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 800b48c:	4293      	cmp	r3, r2
 800b48e:	d01d      	beq.n	800b4cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	681b      	ldr	r3, [r3, #0]
 800b494:	4a22      	ldr	r2, [pc, #136]	@ (800b520 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800b496:	4293      	cmp	r3, r2
 800b498:	d018      	beq.n	800b4cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	681b      	ldr	r3, [r3, #0]
 800b49e:	4a21      	ldr	r2, [pc, #132]	@ (800b524 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 800b4a0:	4293      	cmp	r3, r2
 800b4a2:	d013      	beq.n	800b4cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	681b      	ldr	r3, [r3, #0]
 800b4a8:	4a1f      	ldr	r2, [pc, #124]	@ (800b528 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 800b4aa:	4293      	cmp	r3, r2
 800b4ac:	d00e      	beq.n	800b4cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	681b      	ldr	r3, [r3, #0]
 800b4b2:	4a1e      	ldr	r2, [pc, #120]	@ (800b52c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 800b4b4:	4293      	cmp	r3, r2
 800b4b6:	d009      	beq.n	800b4cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	681b      	ldr	r3, [r3, #0]
 800b4bc:	4a1c      	ldr	r2, [pc, #112]	@ (800b530 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 800b4be:	4293      	cmp	r3, r2
 800b4c0:	d004      	beq.n	800b4cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	681b      	ldr	r3, [r3, #0]
 800b4c6:	4a1b      	ldr	r2, [pc, #108]	@ (800b534 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 800b4c8:	4293      	cmp	r3, r2
 800b4ca:	d101      	bne.n	800b4d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 800b4cc:	2301      	movs	r3, #1
 800b4ce:	e000      	b.n	800b4d2 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 800b4d0:	2300      	movs	r3, #0
 800b4d2:	2b00      	cmp	r3, #0
 800b4d4:	d00a      	beq.n	800b4ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800b4d6:	68fa      	ldr	r2, [r7, #12]
 800b4d8:	4b17      	ldr	r3, [pc, #92]	@ (800b538 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 800b4da:	4413      	add	r3, r2
 800b4dc:	009b      	lsls	r3, r3, #2
 800b4de:	461a      	mov	r2, r3
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	4a15      	ldr	r2, [pc, #84]	@ (800b53c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 800b4e8:	671a      	str	r2, [r3, #112]	@ 0x70
 800b4ea:	e009      	b.n	800b500 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800b4ec:	68fa      	ldr	r2, [r7, #12]
 800b4ee:	4b14      	ldr	r3, [pc, #80]	@ (800b540 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 800b4f0:	4413      	add	r3, r2
 800b4f2:	009b      	lsls	r3, r3, #2
 800b4f4:	461a      	mov	r2, r3
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	4a11      	ldr	r2, [pc, #68]	@ (800b544 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 800b4fe:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 800b500:	68fb      	ldr	r3, [r7, #12]
 800b502:	3b01      	subs	r3, #1
 800b504:	2201      	movs	r2, #1
 800b506:	409a      	lsls	r2, r3
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 800b50c:	bf00      	nop
 800b50e:	3714      	adds	r7, #20
 800b510:	46bd      	mov	sp, r7
 800b512:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b516:	4770      	bx	lr
 800b518:	58025408 	.word	0x58025408
 800b51c:	5802541c 	.word	0x5802541c
 800b520:	58025430 	.word	0x58025430
 800b524:	58025444 	.word	0x58025444
 800b528:	58025458 	.word	0x58025458
 800b52c:	5802546c 	.word	0x5802546c
 800b530:	58025480 	.word	0x58025480
 800b534:	58025494 	.word	0x58025494
 800b538:	1600963f 	.word	0x1600963f
 800b53c:	58025940 	.word	0x58025940
 800b540:	1000823f 	.word	0x1000823f
 800b544:	40020940 	.word	0x40020940

0800b548 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800b548:	b480      	push	{r7}
 800b54a:	b089      	sub	sp, #36	@ 0x24
 800b54c:	af00      	add	r7, sp, #0
 800b54e:	6078      	str	r0, [r7, #4]
 800b550:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800b552:	2300      	movs	r3, #0
 800b554:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800b556:	4b86      	ldr	r3, [pc, #536]	@ (800b770 <HAL_GPIO_Init+0x228>)
 800b558:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800b55a:	e18c      	b.n	800b876 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800b55c:	683b      	ldr	r3, [r7, #0]
 800b55e:	681a      	ldr	r2, [r3, #0]
 800b560:	2101      	movs	r1, #1
 800b562:	69fb      	ldr	r3, [r7, #28]
 800b564:	fa01 f303 	lsl.w	r3, r1, r3
 800b568:	4013      	ands	r3, r2
 800b56a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800b56c:	693b      	ldr	r3, [r7, #16]
 800b56e:	2b00      	cmp	r3, #0
 800b570:	f000 817e 	beq.w	800b870 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800b574:	683b      	ldr	r3, [r7, #0]
 800b576:	685b      	ldr	r3, [r3, #4]
 800b578:	f003 0303 	and.w	r3, r3, #3
 800b57c:	2b01      	cmp	r3, #1
 800b57e:	d005      	beq.n	800b58c <HAL_GPIO_Init+0x44>
 800b580:	683b      	ldr	r3, [r7, #0]
 800b582:	685b      	ldr	r3, [r3, #4]
 800b584:	f003 0303 	and.w	r3, r3, #3
 800b588:	2b02      	cmp	r3, #2
 800b58a:	d130      	bne.n	800b5ee <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	689b      	ldr	r3, [r3, #8]
 800b590:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800b592:	69fb      	ldr	r3, [r7, #28]
 800b594:	005b      	lsls	r3, r3, #1
 800b596:	2203      	movs	r2, #3
 800b598:	fa02 f303 	lsl.w	r3, r2, r3
 800b59c:	43db      	mvns	r3, r3
 800b59e:	69ba      	ldr	r2, [r7, #24]
 800b5a0:	4013      	ands	r3, r2
 800b5a2:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800b5a4:	683b      	ldr	r3, [r7, #0]
 800b5a6:	68da      	ldr	r2, [r3, #12]
 800b5a8:	69fb      	ldr	r3, [r7, #28]
 800b5aa:	005b      	lsls	r3, r3, #1
 800b5ac:	fa02 f303 	lsl.w	r3, r2, r3
 800b5b0:	69ba      	ldr	r2, [r7, #24]
 800b5b2:	4313      	orrs	r3, r2
 800b5b4:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	69ba      	ldr	r2, [r7, #24]
 800b5ba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	685b      	ldr	r3, [r3, #4]
 800b5c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800b5c2:	2201      	movs	r2, #1
 800b5c4:	69fb      	ldr	r3, [r7, #28]
 800b5c6:	fa02 f303 	lsl.w	r3, r2, r3
 800b5ca:	43db      	mvns	r3, r3
 800b5cc:	69ba      	ldr	r2, [r7, #24]
 800b5ce:	4013      	ands	r3, r2
 800b5d0:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800b5d2:	683b      	ldr	r3, [r7, #0]
 800b5d4:	685b      	ldr	r3, [r3, #4]
 800b5d6:	091b      	lsrs	r3, r3, #4
 800b5d8:	f003 0201 	and.w	r2, r3, #1
 800b5dc:	69fb      	ldr	r3, [r7, #28]
 800b5de:	fa02 f303 	lsl.w	r3, r2, r3
 800b5e2:	69ba      	ldr	r2, [r7, #24]
 800b5e4:	4313      	orrs	r3, r2
 800b5e6:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800b5e8:	687b      	ldr	r3, [r7, #4]
 800b5ea:	69ba      	ldr	r2, [r7, #24]
 800b5ec:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800b5ee:	683b      	ldr	r3, [r7, #0]
 800b5f0:	685b      	ldr	r3, [r3, #4]
 800b5f2:	f003 0303 	and.w	r3, r3, #3
 800b5f6:	2b03      	cmp	r3, #3
 800b5f8:	d017      	beq.n	800b62a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	68db      	ldr	r3, [r3, #12]
 800b5fe:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800b600:	69fb      	ldr	r3, [r7, #28]
 800b602:	005b      	lsls	r3, r3, #1
 800b604:	2203      	movs	r2, #3
 800b606:	fa02 f303 	lsl.w	r3, r2, r3
 800b60a:	43db      	mvns	r3, r3
 800b60c:	69ba      	ldr	r2, [r7, #24]
 800b60e:	4013      	ands	r3, r2
 800b610:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800b612:	683b      	ldr	r3, [r7, #0]
 800b614:	689a      	ldr	r2, [r3, #8]
 800b616:	69fb      	ldr	r3, [r7, #28]
 800b618:	005b      	lsls	r3, r3, #1
 800b61a:	fa02 f303 	lsl.w	r3, r2, r3
 800b61e:	69ba      	ldr	r2, [r7, #24]
 800b620:	4313      	orrs	r3, r2
 800b622:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	69ba      	ldr	r2, [r7, #24]
 800b628:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800b62a:	683b      	ldr	r3, [r7, #0]
 800b62c:	685b      	ldr	r3, [r3, #4]
 800b62e:	f003 0303 	and.w	r3, r3, #3
 800b632:	2b02      	cmp	r3, #2
 800b634:	d123      	bne.n	800b67e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800b636:	69fb      	ldr	r3, [r7, #28]
 800b638:	08da      	lsrs	r2, r3, #3
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	3208      	adds	r2, #8
 800b63e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b642:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800b644:	69fb      	ldr	r3, [r7, #28]
 800b646:	f003 0307 	and.w	r3, r3, #7
 800b64a:	009b      	lsls	r3, r3, #2
 800b64c:	220f      	movs	r2, #15
 800b64e:	fa02 f303 	lsl.w	r3, r2, r3
 800b652:	43db      	mvns	r3, r3
 800b654:	69ba      	ldr	r2, [r7, #24]
 800b656:	4013      	ands	r3, r2
 800b658:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800b65a:	683b      	ldr	r3, [r7, #0]
 800b65c:	691a      	ldr	r2, [r3, #16]
 800b65e:	69fb      	ldr	r3, [r7, #28]
 800b660:	f003 0307 	and.w	r3, r3, #7
 800b664:	009b      	lsls	r3, r3, #2
 800b666:	fa02 f303 	lsl.w	r3, r2, r3
 800b66a:	69ba      	ldr	r2, [r7, #24]
 800b66c:	4313      	orrs	r3, r2
 800b66e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800b670:	69fb      	ldr	r3, [r7, #28]
 800b672:	08da      	lsrs	r2, r3, #3
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	3208      	adds	r2, #8
 800b678:	69b9      	ldr	r1, [r7, #24]
 800b67a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	681b      	ldr	r3, [r3, #0]
 800b682:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800b684:	69fb      	ldr	r3, [r7, #28]
 800b686:	005b      	lsls	r3, r3, #1
 800b688:	2203      	movs	r2, #3
 800b68a:	fa02 f303 	lsl.w	r3, r2, r3
 800b68e:	43db      	mvns	r3, r3
 800b690:	69ba      	ldr	r2, [r7, #24]
 800b692:	4013      	ands	r3, r2
 800b694:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800b696:	683b      	ldr	r3, [r7, #0]
 800b698:	685b      	ldr	r3, [r3, #4]
 800b69a:	f003 0203 	and.w	r2, r3, #3
 800b69e:	69fb      	ldr	r3, [r7, #28]
 800b6a0:	005b      	lsls	r3, r3, #1
 800b6a2:	fa02 f303 	lsl.w	r3, r2, r3
 800b6a6:	69ba      	ldr	r2, [r7, #24]
 800b6a8:	4313      	orrs	r3, r2
 800b6aa:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	69ba      	ldr	r2, [r7, #24]
 800b6b0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800b6b2:	683b      	ldr	r3, [r7, #0]
 800b6b4:	685b      	ldr	r3, [r3, #4]
 800b6b6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800b6ba:	2b00      	cmp	r3, #0
 800b6bc:	f000 80d8 	beq.w	800b870 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800b6c0:	4b2c      	ldr	r3, [pc, #176]	@ (800b774 <HAL_GPIO_Init+0x22c>)
 800b6c2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800b6c6:	4a2b      	ldr	r2, [pc, #172]	@ (800b774 <HAL_GPIO_Init+0x22c>)
 800b6c8:	f043 0302 	orr.w	r3, r3, #2
 800b6cc:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800b6d0:	4b28      	ldr	r3, [pc, #160]	@ (800b774 <HAL_GPIO_Init+0x22c>)
 800b6d2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800b6d6:	f003 0302 	and.w	r3, r3, #2
 800b6da:	60fb      	str	r3, [r7, #12]
 800b6dc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800b6de:	4a26      	ldr	r2, [pc, #152]	@ (800b778 <HAL_GPIO_Init+0x230>)
 800b6e0:	69fb      	ldr	r3, [r7, #28]
 800b6e2:	089b      	lsrs	r3, r3, #2
 800b6e4:	3302      	adds	r3, #2
 800b6e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b6ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800b6ec:	69fb      	ldr	r3, [r7, #28]
 800b6ee:	f003 0303 	and.w	r3, r3, #3
 800b6f2:	009b      	lsls	r3, r3, #2
 800b6f4:	220f      	movs	r2, #15
 800b6f6:	fa02 f303 	lsl.w	r3, r2, r3
 800b6fa:	43db      	mvns	r3, r3
 800b6fc:	69ba      	ldr	r2, [r7, #24]
 800b6fe:	4013      	ands	r3, r2
 800b700:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	4a1d      	ldr	r2, [pc, #116]	@ (800b77c <HAL_GPIO_Init+0x234>)
 800b706:	4293      	cmp	r3, r2
 800b708:	d04a      	beq.n	800b7a0 <HAL_GPIO_Init+0x258>
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	4a1c      	ldr	r2, [pc, #112]	@ (800b780 <HAL_GPIO_Init+0x238>)
 800b70e:	4293      	cmp	r3, r2
 800b710:	d02b      	beq.n	800b76a <HAL_GPIO_Init+0x222>
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	4a1b      	ldr	r2, [pc, #108]	@ (800b784 <HAL_GPIO_Init+0x23c>)
 800b716:	4293      	cmp	r3, r2
 800b718:	d025      	beq.n	800b766 <HAL_GPIO_Init+0x21e>
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	4a1a      	ldr	r2, [pc, #104]	@ (800b788 <HAL_GPIO_Init+0x240>)
 800b71e:	4293      	cmp	r3, r2
 800b720:	d01f      	beq.n	800b762 <HAL_GPIO_Init+0x21a>
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	4a19      	ldr	r2, [pc, #100]	@ (800b78c <HAL_GPIO_Init+0x244>)
 800b726:	4293      	cmp	r3, r2
 800b728:	d019      	beq.n	800b75e <HAL_GPIO_Init+0x216>
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	4a18      	ldr	r2, [pc, #96]	@ (800b790 <HAL_GPIO_Init+0x248>)
 800b72e:	4293      	cmp	r3, r2
 800b730:	d013      	beq.n	800b75a <HAL_GPIO_Init+0x212>
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	4a17      	ldr	r2, [pc, #92]	@ (800b794 <HAL_GPIO_Init+0x24c>)
 800b736:	4293      	cmp	r3, r2
 800b738:	d00d      	beq.n	800b756 <HAL_GPIO_Init+0x20e>
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	4a16      	ldr	r2, [pc, #88]	@ (800b798 <HAL_GPIO_Init+0x250>)
 800b73e:	4293      	cmp	r3, r2
 800b740:	d007      	beq.n	800b752 <HAL_GPIO_Init+0x20a>
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	4a15      	ldr	r2, [pc, #84]	@ (800b79c <HAL_GPIO_Init+0x254>)
 800b746:	4293      	cmp	r3, r2
 800b748:	d101      	bne.n	800b74e <HAL_GPIO_Init+0x206>
 800b74a:	2309      	movs	r3, #9
 800b74c:	e029      	b.n	800b7a2 <HAL_GPIO_Init+0x25a>
 800b74e:	230a      	movs	r3, #10
 800b750:	e027      	b.n	800b7a2 <HAL_GPIO_Init+0x25a>
 800b752:	2307      	movs	r3, #7
 800b754:	e025      	b.n	800b7a2 <HAL_GPIO_Init+0x25a>
 800b756:	2306      	movs	r3, #6
 800b758:	e023      	b.n	800b7a2 <HAL_GPIO_Init+0x25a>
 800b75a:	2305      	movs	r3, #5
 800b75c:	e021      	b.n	800b7a2 <HAL_GPIO_Init+0x25a>
 800b75e:	2304      	movs	r3, #4
 800b760:	e01f      	b.n	800b7a2 <HAL_GPIO_Init+0x25a>
 800b762:	2303      	movs	r3, #3
 800b764:	e01d      	b.n	800b7a2 <HAL_GPIO_Init+0x25a>
 800b766:	2302      	movs	r3, #2
 800b768:	e01b      	b.n	800b7a2 <HAL_GPIO_Init+0x25a>
 800b76a:	2301      	movs	r3, #1
 800b76c:	e019      	b.n	800b7a2 <HAL_GPIO_Init+0x25a>
 800b76e:	bf00      	nop
 800b770:	58000080 	.word	0x58000080
 800b774:	58024400 	.word	0x58024400
 800b778:	58000400 	.word	0x58000400
 800b77c:	58020000 	.word	0x58020000
 800b780:	58020400 	.word	0x58020400
 800b784:	58020800 	.word	0x58020800
 800b788:	58020c00 	.word	0x58020c00
 800b78c:	58021000 	.word	0x58021000
 800b790:	58021400 	.word	0x58021400
 800b794:	58021800 	.word	0x58021800
 800b798:	58021c00 	.word	0x58021c00
 800b79c:	58022400 	.word	0x58022400
 800b7a0:	2300      	movs	r3, #0
 800b7a2:	69fa      	ldr	r2, [r7, #28]
 800b7a4:	f002 0203 	and.w	r2, r2, #3
 800b7a8:	0092      	lsls	r2, r2, #2
 800b7aa:	4093      	lsls	r3, r2
 800b7ac:	69ba      	ldr	r2, [r7, #24]
 800b7ae:	4313      	orrs	r3, r2
 800b7b0:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800b7b2:	4938      	ldr	r1, [pc, #224]	@ (800b894 <HAL_GPIO_Init+0x34c>)
 800b7b4:	69fb      	ldr	r3, [r7, #28]
 800b7b6:	089b      	lsrs	r3, r3, #2
 800b7b8:	3302      	adds	r3, #2
 800b7ba:	69ba      	ldr	r2, [r7, #24]
 800b7bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800b7c0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b7c4:	681b      	ldr	r3, [r3, #0]
 800b7c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800b7c8:	693b      	ldr	r3, [r7, #16]
 800b7ca:	43db      	mvns	r3, r3
 800b7cc:	69ba      	ldr	r2, [r7, #24]
 800b7ce:	4013      	ands	r3, r2
 800b7d0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800b7d2:	683b      	ldr	r3, [r7, #0]
 800b7d4:	685b      	ldr	r3, [r3, #4]
 800b7d6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b7da:	2b00      	cmp	r3, #0
 800b7dc:	d003      	beq.n	800b7e6 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 800b7de:	69ba      	ldr	r2, [r7, #24]
 800b7e0:	693b      	ldr	r3, [r7, #16]
 800b7e2:	4313      	orrs	r3, r2
 800b7e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800b7e6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b7ea:	69bb      	ldr	r3, [r7, #24]
 800b7ec:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800b7ee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b7f2:	685b      	ldr	r3, [r3, #4]
 800b7f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800b7f6:	693b      	ldr	r3, [r7, #16]
 800b7f8:	43db      	mvns	r3, r3
 800b7fa:	69ba      	ldr	r2, [r7, #24]
 800b7fc:	4013      	ands	r3, r2
 800b7fe:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800b800:	683b      	ldr	r3, [r7, #0]
 800b802:	685b      	ldr	r3, [r3, #4]
 800b804:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800b808:	2b00      	cmp	r3, #0
 800b80a:	d003      	beq.n	800b814 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 800b80c:	69ba      	ldr	r2, [r7, #24]
 800b80e:	693b      	ldr	r3, [r7, #16]
 800b810:	4313      	orrs	r3, r2
 800b812:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800b814:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b818:	69bb      	ldr	r3, [r7, #24]
 800b81a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800b81c:	697b      	ldr	r3, [r7, #20]
 800b81e:	685b      	ldr	r3, [r3, #4]
 800b820:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800b822:	693b      	ldr	r3, [r7, #16]
 800b824:	43db      	mvns	r3, r3
 800b826:	69ba      	ldr	r2, [r7, #24]
 800b828:	4013      	ands	r3, r2
 800b82a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800b82c:	683b      	ldr	r3, [r7, #0]
 800b82e:	685b      	ldr	r3, [r3, #4]
 800b830:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b834:	2b00      	cmp	r3, #0
 800b836:	d003      	beq.n	800b840 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 800b838:	69ba      	ldr	r2, [r7, #24]
 800b83a:	693b      	ldr	r3, [r7, #16]
 800b83c:	4313      	orrs	r3, r2
 800b83e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800b840:	697b      	ldr	r3, [r7, #20]
 800b842:	69ba      	ldr	r2, [r7, #24]
 800b844:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800b846:	697b      	ldr	r3, [r7, #20]
 800b848:	681b      	ldr	r3, [r3, #0]
 800b84a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800b84c:	693b      	ldr	r3, [r7, #16]
 800b84e:	43db      	mvns	r3, r3
 800b850:	69ba      	ldr	r2, [r7, #24]
 800b852:	4013      	ands	r3, r2
 800b854:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800b856:	683b      	ldr	r3, [r7, #0]
 800b858:	685b      	ldr	r3, [r3, #4]
 800b85a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b85e:	2b00      	cmp	r3, #0
 800b860:	d003      	beq.n	800b86a <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 800b862:	69ba      	ldr	r2, [r7, #24]
 800b864:	693b      	ldr	r3, [r7, #16]
 800b866:	4313      	orrs	r3, r2
 800b868:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800b86a:	697b      	ldr	r3, [r7, #20]
 800b86c:	69ba      	ldr	r2, [r7, #24]
 800b86e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800b870:	69fb      	ldr	r3, [r7, #28]
 800b872:	3301      	adds	r3, #1
 800b874:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800b876:	683b      	ldr	r3, [r7, #0]
 800b878:	681a      	ldr	r2, [r3, #0]
 800b87a:	69fb      	ldr	r3, [r7, #28]
 800b87c:	fa22 f303 	lsr.w	r3, r2, r3
 800b880:	2b00      	cmp	r3, #0
 800b882:	f47f ae6b 	bne.w	800b55c <HAL_GPIO_Init+0x14>
  }
}
 800b886:	bf00      	nop
 800b888:	bf00      	nop
 800b88a:	3724      	adds	r7, #36	@ 0x24
 800b88c:	46bd      	mov	sp, r7
 800b88e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b892:	4770      	bx	lr
 800b894:	58000400 	.word	0x58000400

0800b898 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800b898:	b480      	push	{r7}
 800b89a:	b085      	sub	sp, #20
 800b89c:	af00      	add	r7, sp, #0
 800b89e:	6078      	str	r0, [r7, #4]
 800b8a0:	460b      	mov	r3, r1
 800b8a2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	691a      	ldr	r2, [r3, #16]
 800b8a8:	887b      	ldrh	r3, [r7, #2]
 800b8aa:	4013      	ands	r3, r2
 800b8ac:	2b00      	cmp	r3, #0
 800b8ae:	d002      	beq.n	800b8b6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800b8b0:	2301      	movs	r3, #1
 800b8b2:	73fb      	strb	r3, [r7, #15]
 800b8b4:	e001      	b.n	800b8ba <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800b8b6:	2300      	movs	r3, #0
 800b8b8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800b8ba:	7bfb      	ldrb	r3, [r7, #15]
}
 800b8bc:	4618      	mov	r0, r3
 800b8be:	3714      	adds	r7, #20
 800b8c0:	46bd      	mov	sp, r7
 800b8c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8c6:	4770      	bx	lr

0800b8c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800b8c8:	b480      	push	{r7}
 800b8ca:	b083      	sub	sp, #12
 800b8cc:	af00      	add	r7, sp, #0
 800b8ce:	6078      	str	r0, [r7, #4]
 800b8d0:	460b      	mov	r3, r1
 800b8d2:	807b      	strh	r3, [r7, #2]
 800b8d4:	4613      	mov	r3, r2
 800b8d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800b8d8:	787b      	ldrb	r3, [r7, #1]
 800b8da:	2b00      	cmp	r3, #0
 800b8dc:	d003      	beq.n	800b8e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800b8de:	887a      	ldrh	r2, [r7, #2]
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 800b8e4:	e003      	b.n	800b8ee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800b8e6:	887b      	ldrh	r3, [r7, #2]
 800b8e8:	041a      	lsls	r2, r3, #16
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	619a      	str	r2, [r3, #24]
}
 800b8ee:	bf00      	nop
 800b8f0:	370c      	adds	r7, #12
 800b8f2:	46bd      	mov	sp, r7
 800b8f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8f8:	4770      	bx	lr

0800b8fa <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800b8fa:	b580      	push	{r7, lr}
 800b8fc:	b082      	sub	sp, #8
 800b8fe:	af00      	add	r7, sp, #0
 800b900:	4603      	mov	r3, r0
 800b902:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 800b904:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b908:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800b90c:	88fb      	ldrh	r3, [r7, #6]
 800b90e:	4013      	ands	r3, r2
 800b910:	2b00      	cmp	r3, #0
 800b912:	d008      	beq.n	800b926 <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800b914:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b918:	88fb      	ldrh	r3, [r7, #6]
 800b91a:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800b91e:	88fb      	ldrh	r3, [r7, #6]
 800b920:	4618      	mov	r0, r3
 800b922:	f7f5 fce3 	bl	80012ec <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 800b926:	bf00      	nop
 800b928:	3708      	adds	r7, #8
 800b92a:	46bd      	mov	sp, r7
 800b92c:	bd80      	pop	{r7, pc}
	...

0800b930 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800b930:	b580      	push	{r7, lr}
 800b932:	b082      	sub	sp, #8
 800b934:	af00      	add	r7, sp, #0
 800b936:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	2b00      	cmp	r3, #0
 800b93c:	d101      	bne.n	800b942 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800b93e:	2301      	movs	r3, #1
 800b940:	e08b      	b.n	800ba5a <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b948:	b2db      	uxtb	r3, r3
 800b94a:	2b00      	cmp	r3, #0
 800b94c:	d106      	bne.n	800b95c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800b94e:	687b      	ldr	r3, [r7, #4]
 800b950:	2200      	movs	r2, #0
 800b952:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800b956:	6878      	ldr	r0, [r7, #4]
 800b958:	f7f6 fe2c 	bl	80025b4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	2224      	movs	r2, #36	@ 0x24
 800b960:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	681b      	ldr	r3, [r3, #0]
 800b968:	681a      	ldr	r2, [r3, #0]
 800b96a:	687b      	ldr	r3, [r7, #4]
 800b96c:	681b      	ldr	r3, [r3, #0]
 800b96e:	f022 0201 	bic.w	r2, r2, #1
 800b972:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	685a      	ldr	r2, [r3, #4]
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	681b      	ldr	r3, [r3, #0]
 800b97c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800b980:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	681b      	ldr	r3, [r3, #0]
 800b986:	689a      	ldr	r2, [r3, #8]
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	681b      	ldr	r3, [r3, #0]
 800b98c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800b990:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	68db      	ldr	r3, [r3, #12]
 800b996:	2b01      	cmp	r3, #1
 800b998:	d107      	bne.n	800b9aa <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	689a      	ldr	r2, [r3, #8]
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	681b      	ldr	r3, [r3, #0]
 800b9a2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800b9a6:	609a      	str	r2, [r3, #8]
 800b9a8:	e006      	b.n	800b9b8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	689a      	ldr	r2, [r3, #8]
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	681b      	ldr	r3, [r3, #0]
 800b9b2:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800b9b6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	68db      	ldr	r3, [r3, #12]
 800b9bc:	2b02      	cmp	r3, #2
 800b9be:	d108      	bne.n	800b9d2 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	681b      	ldr	r3, [r3, #0]
 800b9c4:	685a      	ldr	r2, [r3, #4]
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	681b      	ldr	r3, [r3, #0]
 800b9ca:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b9ce:	605a      	str	r2, [r3, #4]
 800b9d0:	e007      	b.n	800b9e2 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800b9d2:	687b      	ldr	r3, [r7, #4]
 800b9d4:	681b      	ldr	r3, [r3, #0]
 800b9d6:	685a      	ldr	r2, [r3, #4]
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	681b      	ldr	r3, [r3, #0]
 800b9dc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800b9e0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	681b      	ldr	r3, [r3, #0]
 800b9e6:	6859      	ldr	r1, [r3, #4]
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	681a      	ldr	r2, [r3, #0]
 800b9ec:	4b1d      	ldr	r3, [pc, #116]	@ (800ba64 <HAL_I2C_Init+0x134>)
 800b9ee:	430b      	orrs	r3, r1
 800b9f0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	681b      	ldr	r3, [r3, #0]
 800b9f6:	68da      	ldr	r2, [r3, #12]
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	681b      	ldr	r3, [r3, #0]
 800b9fc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800ba00:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	691a      	ldr	r2, [r3, #16]
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	695b      	ldr	r3, [r3, #20]
 800ba0a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	699b      	ldr	r3, [r3, #24]
 800ba12:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	681b      	ldr	r3, [r3, #0]
 800ba18:	430a      	orrs	r2, r1
 800ba1a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	69d9      	ldr	r1, [r3, #28]
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	6a1a      	ldr	r2, [r3, #32]
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	681b      	ldr	r3, [r3, #0]
 800ba28:	430a      	orrs	r2, r1
 800ba2a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	681b      	ldr	r3, [r3, #0]
 800ba30:	681a      	ldr	r2, [r3, #0]
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	681b      	ldr	r3, [r3, #0]
 800ba36:	f042 0201 	orr.w	r2, r2, #1
 800ba3a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	2200      	movs	r2, #0
 800ba40:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	2220      	movs	r2, #32
 800ba46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	2200      	movs	r2, #0
 800ba4e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	2200      	movs	r2, #0
 800ba54:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800ba58:	2300      	movs	r3, #0
}
 800ba5a:	4618      	mov	r0, r3
 800ba5c:	3708      	adds	r7, #8
 800ba5e:	46bd      	mov	sp, r7
 800ba60:	bd80      	pop	{r7, pc}
 800ba62:	bf00      	nop
 800ba64:	02008000 	.word	0x02008000

0800ba68 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800ba68:	b480      	push	{r7}
 800ba6a:	b083      	sub	sp, #12
 800ba6c:	af00      	add	r7, sp, #0
 800ba6e:	6078      	str	r0, [r7, #4]
 800ba70:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800ba72:	687b      	ldr	r3, [r7, #4]
 800ba74:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ba78:	b2db      	uxtb	r3, r3
 800ba7a:	2b20      	cmp	r3, #32
 800ba7c:	d138      	bne.n	800baf0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800ba84:	2b01      	cmp	r3, #1
 800ba86:	d101      	bne.n	800ba8c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800ba88:	2302      	movs	r3, #2
 800ba8a:	e032      	b.n	800baf2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	2201      	movs	r2, #1
 800ba90:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	2224      	movs	r2, #36	@ 0x24
 800ba98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	681b      	ldr	r3, [r3, #0]
 800baa0:	681a      	ldr	r2, [r3, #0]
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	681b      	ldr	r3, [r3, #0]
 800baa6:	f022 0201 	bic.w	r2, r2, #1
 800baaa:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	681b      	ldr	r3, [r3, #0]
 800bab0:	681a      	ldr	r2, [r3, #0]
 800bab2:	687b      	ldr	r3, [r7, #4]
 800bab4:	681b      	ldr	r3, [r3, #0]
 800bab6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800baba:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	681b      	ldr	r3, [r3, #0]
 800bac0:	6819      	ldr	r1, [r3, #0]
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	681b      	ldr	r3, [r3, #0]
 800bac6:	683a      	ldr	r2, [r7, #0]
 800bac8:	430a      	orrs	r2, r1
 800baca:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	681b      	ldr	r3, [r3, #0]
 800bad0:	681a      	ldr	r2, [r3, #0]
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	681b      	ldr	r3, [r3, #0]
 800bad6:	f042 0201 	orr.w	r2, r2, #1
 800bada:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	2220      	movs	r2, #32
 800bae0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800bae4:	687b      	ldr	r3, [r7, #4]
 800bae6:	2200      	movs	r2, #0
 800bae8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800baec:	2300      	movs	r3, #0
 800baee:	e000      	b.n	800baf2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800baf0:	2302      	movs	r3, #2
  }
}
 800baf2:	4618      	mov	r0, r3
 800baf4:	370c      	adds	r7, #12
 800baf6:	46bd      	mov	sp, r7
 800baf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bafc:	4770      	bx	lr

0800bafe <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800bafe:	b480      	push	{r7}
 800bb00:	b085      	sub	sp, #20
 800bb02:	af00      	add	r7, sp, #0
 800bb04:	6078      	str	r0, [r7, #4]
 800bb06:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bb0e:	b2db      	uxtb	r3, r3
 800bb10:	2b20      	cmp	r3, #32
 800bb12:	d139      	bne.n	800bb88 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800bb1a:	2b01      	cmp	r3, #1
 800bb1c:	d101      	bne.n	800bb22 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800bb1e:	2302      	movs	r3, #2
 800bb20:	e033      	b.n	800bb8a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	2201      	movs	r2, #1
 800bb26:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800bb2a:	687b      	ldr	r3, [r7, #4]
 800bb2c:	2224      	movs	r2, #36	@ 0x24
 800bb2e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	681b      	ldr	r3, [r3, #0]
 800bb36:	681a      	ldr	r2, [r3, #0]
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	681b      	ldr	r3, [r3, #0]
 800bb3c:	f022 0201 	bic.w	r2, r2, #1
 800bb40:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	681b      	ldr	r3, [r3, #0]
 800bb46:	681b      	ldr	r3, [r3, #0]
 800bb48:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800bb4a:	68fb      	ldr	r3, [r7, #12]
 800bb4c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800bb50:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800bb52:	683b      	ldr	r3, [r7, #0]
 800bb54:	021b      	lsls	r3, r3, #8
 800bb56:	68fa      	ldr	r2, [r7, #12]
 800bb58:	4313      	orrs	r3, r2
 800bb5a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	681b      	ldr	r3, [r3, #0]
 800bb60:	68fa      	ldr	r2, [r7, #12]
 800bb62:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	681b      	ldr	r3, [r3, #0]
 800bb68:	681a      	ldr	r2, [r3, #0]
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	681b      	ldr	r3, [r3, #0]
 800bb6e:	f042 0201 	orr.w	r2, r2, #1
 800bb72:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	2220      	movs	r2, #32
 800bb78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	2200      	movs	r2, #0
 800bb80:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800bb84:	2300      	movs	r3, #0
 800bb86:	e000      	b.n	800bb8a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800bb88:	2302      	movs	r3, #2
  }
}
 800bb8a:	4618      	mov	r0, r3
 800bb8c:	3714      	adds	r7, #20
 800bb8e:	46bd      	mov	sp, r7
 800bb90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb94:	4770      	bx	lr

0800bb96 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800bb96:	b580      	push	{r7, lr}
 800bb98:	b086      	sub	sp, #24
 800bb9a:	af02      	add	r7, sp, #8
 800bb9c:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	2b00      	cmp	r3, #0
 800bba2:	d101      	bne.n	800bba8 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800bba4:	2301      	movs	r3, #1
 800bba6:	e0fe      	b.n	800bda6 <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800bbae:	b2db      	uxtb	r3, r3
 800bbb0:	2b00      	cmp	r3, #0
 800bbb2:	d106      	bne.n	800bbc2 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	2200      	movs	r2, #0
 800bbb8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800bbbc:	6878      	ldr	r0, [r7, #4]
 800bbbe:	f00c fb5f 	bl	8018280 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	2203      	movs	r2, #3
 800bbc6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	681b      	ldr	r3, [r3, #0]
 800bbce:	4618      	mov	r0, r3
 800bbd0:	f008 ff1b 	bl	8014a0a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	6818      	ldr	r0, [r3, #0]
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	7c1a      	ldrb	r2, [r3, #16]
 800bbdc:	f88d 2000 	strb.w	r2, [sp]
 800bbe0:	3304      	adds	r3, #4
 800bbe2:	cb0e      	ldmia	r3, {r1, r2, r3}
 800bbe4:	f008 fdec 	bl	80147c0 <USB_CoreInit>
 800bbe8:	4603      	mov	r3, r0
 800bbea:	2b00      	cmp	r3, #0
 800bbec:	d005      	beq.n	800bbfa <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	2202      	movs	r2, #2
 800bbf2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800bbf6:	2301      	movs	r3, #1
 800bbf8:	e0d5      	b.n	800bda6 <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	681b      	ldr	r3, [r3, #0]
 800bbfe:	2100      	movs	r1, #0
 800bc00:	4618      	mov	r0, r3
 800bc02:	f008 ff13 	bl	8014a2c <USB_SetCurrentMode>
 800bc06:	4603      	mov	r3, r0
 800bc08:	2b00      	cmp	r3, #0
 800bc0a:	d005      	beq.n	800bc18 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	2202      	movs	r2, #2
 800bc10:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800bc14:	2301      	movs	r3, #1
 800bc16:	e0c6      	b.n	800bda6 <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800bc18:	2300      	movs	r3, #0
 800bc1a:	73fb      	strb	r3, [r7, #15]
 800bc1c:	e04a      	b.n	800bcb4 <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800bc1e:	7bfa      	ldrb	r2, [r7, #15]
 800bc20:	6879      	ldr	r1, [r7, #4]
 800bc22:	4613      	mov	r3, r2
 800bc24:	00db      	lsls	r3, r3, #3
 800bc26:	4413      	add	r3, r2
 800bc28:	009b      	lsls	r3, r3, #2
 800bc2a:	440b      	add	r3, r1
 800bc2c:	3315      	adds	r3, #21
 800bc2e:	2201      	movs	r2, #1
 800bc30:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800bc32:	7bfa      	ldrb	r2, [r7, #15]
 800bc34:	6879      	ldr	r1, [r7, #4]
 800bc36:	4613      	mov	r3, r2
 800bc38:	00db      	lsls	r3, r3, #3
 800bc3a:	4413      	add	r3, r2
 800bc3c:	009b      	lsls	r3, r3, #2
 800bc3e:	440b      	add	r3, r1
 800bc40:	3314      	adds	r3, #20
 800bc42:	7bfa      	ldrb	r2, [r7, #15]
 800bc44:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800bc46:	7bfa      	ldrb	r2, [r7, #15]
 800bc48:	7bfb      	ldrb	r3, [r7, #15]
 800bc4a:	b298      	uxth	r0, r3
 800bc4c:	6879      	ldr	r1, [r7, #4]
 800bc4e:	4613      	mov	r3, r2
 800bc50:	00db      	lsls	r3, r3, #3
 800bc52:	4413      	add	r3, r2
 800bc54:	009b      	lsls	r3, r3, #2
 800bc56:	440b      	add	r3, r1
 800bc58:	332e      	adds	r3, #46	@ 0x2e
 800bc5a:	4602      	mov	r2, r0
 800bc5c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800bc5e:	7bfa      	ldrb	r2, [r7, #15]
 800bc60:	6879      	ldr	r1, [r7, #4]
 800bc62:	4613      	mov	r3, r2
 800bc64:	00db      	lsls	r3, r3, #3
 800bc66:	4413      	add	r3, r2
 800bc68:	009b      	lsls	r3, r3, #2
 800bc6a:	440b      	add	r3, r1
 800bc6c:	3318      	adds	r3, #24
 800bc6e:	2200      	movs	r2, #0
 800bc70:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800bc72:	7bfa      	ldrb	r2, [r7, #15]
 800bc74:	6879      	ldr	r1, [r7, #4]
 800bc76:	4613      	mov	r3, r2
 800bc78:	00db      	lsls	r3, r3, #3
 800bc7a:	4413      	add	r3, r2
 800bc7c:	009b      	lsls	r3, r3, #2
 800bc7e:	440b      	add	r3, r1
 800bc80:	331c      	adds	r3, #28
 800bc82:	2200      	movs	r2, #0
 800bc84:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800bc86:	7bfa      	ldrb	r2, [r7, #15]
 800bc88:	6879      	ldr	r1, [r7, #4]
 800bc8a:	4613      	mov	r3, r2
 800bc8c:	00db      	lsls	r3, r3, #3
 800bc8e:	4413      	add	r3, r2
 800bc90:	009b      	lsls	r3, r3, #2
 800bc92:	440b      	add	r3, r1
 800bc94:	3320      	adds	r3, #32
 800bc96:	2200      	movs	r2, #0
 800bc98:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800bc9a:	7bfa      	ldrb	r2, [r7, #15]
 800bc9c:	6879      	ldr	r1, [r7, #4]
 800bc9e:	4613      	mov	r3, r2
 800bca0:	00db      	lsls	r3, r3, #3
 800bca2:	4413      	add	r3, r2
 800bca4:	009b      	lsls	r3, r3, #2
 800bca6:	440b      	add	r3, r1
 800bca8:	3324      	adds	r3, #36	@ 0x24
 800bcaa:	2200      	movs	r2, #0
 800bcac:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800bcae:	7bfb      	ldrb	r3, [r7, #15]
 800bcb0:	3301      	adds	r3, #1
 800bcb2:	73fb      	strb	r3, [r7, #15]
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	791b      	ldrb	r3, [r3, #4]
 800bcb8:	7bfa      	ldrb	r2, [r7, #15]
 800bcba:	429a      	cmp	r2, r3
 800bcbc:	d3af      	bcc.n	800bc1e <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800bcbe:	2300      	movs	r3, #0
 800bcc0:	73fb      	strb	r3, [r7, #15]
 800bcc2:	e044      	b.n	800bd4e <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800bcc4:	7bfa      	ldrb	r2, [r7, #15]
 800bcc6:	6879      	ldr	r1, [r7, #4]
 800bcc8:	4613      	mov	r3, r2
 800bcca:	00db      	lsls	r3, r3, #3
 800bccc:	4413      	add	r3, r2
 800bcce:	009b      	lsls	r3, r3, #2
 800bcd0:	440b      	add	r3, r1
 800bcd2:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800bcd6:	2200      	movs	r2, #0
 800bcd8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800bcda:	7bfa      	ldrb	r2, [r7, #15]
 800bcdc:	6879      	ldr	r1, [r7, #4]
 800bcde:	4613      	mov	r3, r2
 800bce0:	00db      	lsls	r3, r3, #3
 800bce2:	4413      	add	r3, r2
 800bce4:	009b      	lsls	r3, r3, #2
 800bce6:	440b      	add	r3, r1
 800bce8:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800bcec:	7bfa      	ldrb	r2, [r7, #15]
 800bcee:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800bcf0:	7bfa      	ldrb	r2, [r7, #15]
 800bcf2:	6879      	ldr	r1, [r7, #4]
 800bcf4:	4613      	mov	r3, r2
 800bcf6:	00db      	lsls	r3, r3, #3
 800bcf8:	4413      	add	r3, r2
 800bcfa:	009b      	lsls	r3, r3, #2
 800bcfc:	440b      	add	r3, r1
 800bcfe:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800bd02:	2200      	movs	r2, #0
 800bd04:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800bd06:	7bfa      	ldrb	r2, [r7, #15]
 800bd08:	6879      	ldr	r1, [r7, #4]
 800bd0a:	4613      	mov	r3, r2
 800bd0c:	00db      	lsls	r3, r3, #3
 800bd0e:	4413      	add	r3, r2
 800bd10:	009b      	lsls	r3, r3, #2
 800bd12:	440b      	add	r3, r1
 800bd14:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800bd18:	2200      	movs	r2, #0
 800bd1a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800bd1c:	7bfa      	ldrb	r2, [r7, #15]
 800bd1e:	6879      	ldr	r1, [r7, #4]
 800bd20:	4613      	mov	r3, r2
 800bd22:	00db      	lsls	r3, r3, #3
 800bd24:	4413      	add	r3, r2
 800bd26:	009b      	lsls	r3, r3, #2
 800bd28:	440b      	add	r3, r1
 800bd2a:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800bd2e:	2200      	movs	r2, #0
 800bd30:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800bd32:	7bfa      	ldrb	r2, [r7, #15]
 800bd34:	6879      	ldr	r1, [r7, #4]
 800bd36:	4613      	mov	r3, r2
 800bd38:	00db      	lsls	r3, r3, #3
 800bd3a:	4413      	add	r3, r2
 800bd3c:	009b      	lsls	r3, r3, #2
 800bd3e:	440b      	add	r3, r1
 800bd40:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800bd44:	2200      	movs	r2, #0
 800bd46:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800bd48:	7bfb      	ldrb	r3, [r7, #15]
 800bd4a:	3301      	adds	r3, #1
 800bd4c:	73fb      	strb	r3, [r7, #15]
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	791b      	ldrb	r3, [r3, #4]
 800bd52:	7bfa      	ldrb	r2, [r7, #15]
 800bd54:	429a      	cmp	r2, r3
 800bd56:	d3b5      	bcc.n	800bcc4 <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	6818      	ldr	r0, [r3, #0]
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	7c1a      	ldrb	r2, [r3, #16]
 800bd60:	f88d 2000 	strb.w	r2, [sp]
 800bd64:	3304      	adds	r3, #4
 800bd66:	cb0e      	ldmia	r3, {r1, r2, r3}
 800bd68:	f008 feac 	bl	8014ac4 <USB_DevInit>
 800bd6c:	4603      	mov	r3, r0
 800bd6e:	2b00      	cmp	r3, #0
 800bd70:	d005      	beq.n	800bd7e <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	2202      	movs	r2, #2
 800bd76:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800bd7a:	2301      	movs	r3, #1
 800bd7c:	e013      	b.n	800bda6 <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	2200      	movs	r2, #0
 800bd82:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800bd84:	687b      	ldr	r3, [r7, #4]
 800bd86:	2201      	movs	r2, #1
 800bd88:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	7b1b      	ldrb	r3, [r3, #12]
 800bd90:	2b01      	cmp	r3, #1
 800bd92:	d102      	bne.n	800bd9a <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800bd94:	6878      	ldr	r0, [r7, #4]
 800bd96:	f001 f96d 	bl	800d074 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800bd9a:	687b      	ldr	r3, [r7, #4]
 800bd9c:	681b      	ldr	r3, [r3, #0]
 800bd9e:	4618      	mov	r0, r3
 800bda0:	f009 feeb 	bl	8015b7a <USB_DevDisconnect>

  return HAL_OK;
 800bda4:	2300      	movs	r3, #0
}
 800bda6:	4618      	mov	r0, r3
 800bda8:	3710      	adds	r7, #16
 800bdaa:	46bd      	mov	sp, r7
 800bdac:	bd80      	pop	{r7, pc}

0800bdae <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800bdae:	b580      	push	{r7, lr}
 800bdb0:	b084      	sub	sp, #16
 800bdb2:	af00      	add	r7, sp, #0
 800bdb4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800bdb6:	687b      	ldr	r3, [r7, #4]
 800bdb8:	681b      	ldr	r3, [r3, #0]
 800bdba:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800bdc2:	2b01      	cmp	r3, #1
 800bdc4:	d101      	bne.n	800bdca <HAL_PCD_Start+0x1c>
 800bdc6:	2302      	movs	r3, #2
 800bdc8:	e022      	b.n	800be10 <HAL_PCD_Start+0x62>
 800bdca:	687b      	ldr	r3, [r7, #4]
 800bdcc:	2201      	movs	r2, #1
 800bdce:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800bdd2:	68fb      	ldr	r3, [r7, #12]
 800bdd4:	68db      	ldr	r3, [r3, #12]
 800bdd6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bdda:	2b00      	cmp	r3, #0
 800bddc:	d009      	beq.n	800bdf2 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 800bdde:	687b      	ldr	r3, [r7, #4]
 800bde0:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800bde2:	2b01      	cmp	r3, #1
 800bde4:	d105      	bne.n	800bdf2 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800bde6:	68fb      	ldr	r3, [r7, #12]
 800bde8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bdea:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800bdee:	68fb      	ldr	r3, [r7, #12]
 800bdf0:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	681b      	ldr	r3, [r3, #0]
 800bdf6:	4618      	mov	r0, r3
 800bdf8:	f008 fdf6 	bl	80149e8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	681b      	ldr	r3, [r3, #0]
 800be00:	4618      	mov	r0, r3
 800be02:	f009 fe99 	bl	8015b38 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800be06:	687b      	ldr	r3, [r7, #4]
 800be08:	2200      	movs	r2, #0
 800be0a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800be0e:	2300      	movs	r3, #0
}
 800be10:	4618      	mov	r0, r3
 800be12:	3710      	adds	r7, #16
 800be14:	46bd      	mov	sp, r7
 800be16:	bd80      	pop	{r7, pc}

0800be18 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800be18:	b590      	push	{r4, r7, lr}
 800be1a:	b08d      	sub	sp, #52	@ 0x34
 800be1c:	af00      	add	r7, sp, #0
 800be1e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	681b      	ldr	r3, [r3, #0]
 800be24:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800be26:	6a3b      	ldr	r3, [r7, #32]
 800be28:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	681b      	ldr	r3, [r3, #0]
 800be2e:	4618      	mov	r0, r3
 800be30:	f009 ff57 	bl	8015ce2 <USB_GetMode>
 800be34:	4603      	mov	r3, r0
 800be36:	2b00      	cmp	r3, #0
 800be38:	f040 84b9 	bne.w	800c7ae <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800be3c:	687b      	ldr	r3, [r7, #4]
 800be3e:	681b      	ldr	r3, [r3, #0]
 800be40:	4618      	mov	r0, r3
 800be42:	f009 febb 	bl	8015bbc <USB_ReadInterrupts>
 800be46:	4603      	mov	r3, r0
 800be48:	2b00      	cmp	r3, #0
 800be4a:	f000 84af 	beq.w	800c7ac <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800be4e:	69fb      	ldr	r3, [r7, #28]
 800be50:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800be54:	689b      	ldr	r3, [r3, #8]
 800be56:	0a1b      	lsrs	r3, r3, #8
 800be58:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	681b      	ldr	r3, [r3, #0]
 800be66:	4618      	mov	r0, r3
 800be68:	f009 fea8 	bl	8015bbc <USB_ReadInterrupts>
 800be6c:	4603      	mov	r3, r0
 800be6e:	f003 0302 	and.w	r3, r3, #2
 800be72:	2b02      	cmp	r3, #2
 800be74:	d107      	bne.n	800be86 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800be76:	687b      	ldr	r3, [r7, #4]
 800be78:	681b      	ldr	r3, [r3, #0]
 800be7a:	695a      	ldr	r2, [r3, #20]
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	681b      	ldr	r3, [r3, #0]
 800be80:	f002 0202 	and.w	r2, r2, #2
 800be84:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	681b      	ldr	r3, [r3, #0]
 800be8a:	4618      	mov	r0, r3
 800be8c:	f009 fe96 	bl	8015bbc <USB_ReadInterrupts>
 800be90:	4603      	mov	r3, r0
 800be92:	f003 0310 	and.w	r3, r3, #16
 800be96:	2b10      	cmp	r3, #16
 800be98:	d161      	bne.n	800bf5e <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	681b      	ldr	r3, [r3, #0]
 800be9e:	699a      	ldr	r2, [r3, #24]
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	681b      	ldr	r3, [r3, #0]
 800bea4:	f022 0210 	bic.w	r2, r2, #16
 800bea8:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800beaa:	6a3b      	ldr	r3, [r7, #32]
 800beac:	6a1b      	ldr	r3, [r3, #32]
 800beae:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800beb0:	69bb      	ldr	r3, [r7, #24]
 800beb2:	f003 020f 	and.w	r2, r3, #15
 800beb6:	4613      	mov	r3, r2
 800beb8:	00db      	lsls	r3, r3, #3
 800beba:	4413      	add	r3, r2
 800bebc:	009b      	lsls	r3, r3, #2
 800bebe:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800bec2:	687a      	ldr	r2, [r7, #4]
 800bec4:	4413      	add	r3, r2
 800bec6:	3304      	adds	r3, #4
 800bec8:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800beca:	69bb      	ldr	r3, [r7, #24]
 800becc:	0c5b      	lsrs	r3, r3, #17
 800bece:	f003 030f 	and.w	r3, r3, #15
 800bed2:	2b02      	cmp	r3, #2
 800bed4:	d124      	bne.n	800bf20 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800bed6:	69ba      	ldr	r2, [r7, #24]
 800bed8:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 800bedc:	4013      	ands	r3, r2
 800bede:	2b00      	cmp	r3, #0
 800bee0:	d035      	beq.n	800bf4e <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800bee2:	697b      	ldr	r3, [r7, #20]
 800bee4:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800bee6:	69bb      	ldr	r3, [r7, #24]
 800bee8:	091b      	lsrs	r3, r3, #4
 800beea:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800beec:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800bef0:	b29b      	uxth	r3, r3
 800bef2:	461a      	mov	r2, r3
 800bef4:	6a38      	ldr	r0, [r7, #32]
 800bef6:	f009 fccd 	bl	8015894 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800befa:	697b      	ldr	r3, [r7, #20]
 800befc:	68da      	ldr	r2, [r3, #12]
 800befe:	69bb      	ldr	r3, [r7, #24]
 800bf00:	091b      	lsrs	r3, r3, #4
 800bf02:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800bf06:	441a      	add	r2, r3
 800bf08:	697b      	ldr	r3, [r7, #20]
 800bf0a:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800bf0c:	697b      	ldr	r3, [r7, #20]
 800bf0e:	695a      	ldr	r2, [r3, #20]
 800bf10:	69bb      	ldr	r3, [r7, #24]
 800bf12:	091b      	lsrs	r3, r3, #4
 800bf14:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800bf18:	441a      	add	r2, r3
 800bf1a:	697b      	ldr	r3, [r7, #20]
 800bf1c:	615a      	str	r2, [r3, #20]
 800bf1e:	e016      	b.n	800bf4e <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800bf20:	69bb      	ldr	r3, [r7, #24]
 800bf22:	0c5b      	lsrs	r3, r3, #17
 800bf24:	f003 030f 	and.w	r3, r3, #15
 800bf28:	2b06      	cmp	r3, #6
 800bf2a:	d110      	bne.n	800bf4e <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800bf32:	2208      	movs	r2, #8
 800bf34:	4619      	mov	r1, r3
 800bf36:	6a38      	ldr	r0, [r7, #32]
 800bf38:	f009 fcac 	bl	8015894 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800bf3c:	697b      	ldr	r3, [r7, #20]
 800bf3e:	695a      	ldr	r2, [r3, #20]
 800bf40:	69bb      	ldr	r3, [r7, #24]
 800bf42:	091b      	lsrs	r3, r3, #4
 800bf44:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800bf48:	441a      	add	r2, r3
 800bf4a:	697b      	ldr	r3, [r7, #20]
 800bf4c:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800bf4e:	687b      	ldr	r3, [r7, #4]
 800bf50:	681b      	ldr	r3, [r3, #0]
 800bf52:	699a      	ldr	r2, [r3, #24]
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	681b      	ldr	r3, [r3, #0]
 800bf58:	f042 0210 	orr.w	r2, r2, #16
 800bf5c:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800bf5e:	687b      	ldr	r3, [r7, #4]
 800bf60:	681b      	ldr	r3, [r3, #0]
 800bf62:	4618      	mov	r0, r3
 800bf64:	f009 fe2a 	bl	8015bbc <USB_ReadInterrupts>
 800bf68:	4603      	mov	r3, r0
 800bf6a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800bf6e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800bf72:	f040 80a7 	bne.w	800c0c4 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800bf76:	2300      	movs	r3, #0
 800bf78:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800bf7a:	687b      	ldr	r3, [r7, #4]
 800bf7c:	681b      	ldr	r3, [r3, #0]
 800bf7e:	4618      	mov	r0, r3
 800bf80:	f009 fe2f 	bl	8015be2 <USB_ReadDevAllOutEpInterrupt>
 800bf84:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800bf86:	e099      	b.n	800c0bc <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800bf88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf8a:	f003 0301 	and.w	r3, r3, #1
 800bf8e:	2b00      	cmp	r3, #0
 800bf90:	f000 808e 	beq.w	800c0b0 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	681b      	ldr	r3, [r3, #0]
 800bf98:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bf9a:	b2d2      	uxtb	r2, r2
 800bf9c:	4611      	mov	r1, r2
 800bf9e:	4618      	mov	r0, r3
 800bfa0:	f009 fe53 	bl	8015c4a <USB_ReadDevOutEPInterrupt>
 800bfa4:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800bfa6:	693b      	ldr	r3, [r7, #16]
 800bfa8:	f003 0301 	and.w	r3, r3, #1
 800bfac:	2b00      	cmp	r3, #0
 800bfae:	d00c      	beq.n	800bfca <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800bfb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfb2:	015a      	lsls	r2, r3, #5
 800bfb4:	69fb      	ldr	r3, [r7, #28]
 800bfb6:	4413      	add	r3, r2
 800bfb8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bfbc:	461a      	mov	r2, r3
 800bfbe:	2301      	movs	r3, #1
 800bfc0:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800bfc2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800bfc4:	6878      	ldr	r0, [r7, #4]
 800bfc6:	f000 fecf 	bl	800cd68 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800bfca:	693b      	ldr	r3, [r7, #16]
 800bfcc:	f003 0308 	and.w	r3, r3, #8
 800bfd0:	2b00      	cmp	r3, #0
 800bfd2:	d00c      	beq.n	800bfee <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800bfd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfd6:	015a      	lsls	r2, r3, #5
 800bfd8:	69fb      	ldr	r3, [r7, #28]
 800bfda:	4413      	add	r3, r2
 800bfdc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bfe0:	461a      	mov	r2, r3
 800bfe2:	2308      	movs	r3, #8
 800bfe4:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800bfe6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800bfe8:	6878      	ldr	r0, [r7, #4]
 800bfea:	f000 ffa5 	bl	800cf38 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800bfee:	693b      	ldr	r3, [r7, #16]
 800bff0:	f003 0310 	and.w	r3, r3, #16
 800bff4:	2b00      	cmp	r3, #0
 800bff6:	d008      	beq.n	800c00a <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800bff8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bffa:	015a      	lsls	r2, r3, #5
 800bffc:	69fb      	ldr	r3, [r7, #28]
 800bffe:	4413      	add	r3, r2
 800c000:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c004:	461a      	mov	r2, r3
 800c006:	2310      	movs	r3, #16
 800c008:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800c00a:	693b      	ldr	r3, [r7, #16]
 800c00c:	f003 0302 	and.w	r3, r3, #2
 800c010:	2b00      	cmp	r3, #0
 800c012:	d030      	beq.n	800c076 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800c014:	6a3b      	ldr	r3, [r7, #32]
 800c016:	695b      	ldr	r3, [r3, #20]
 800c018:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c01c:	2b80      	cmp	r3, #128	@ 0x80
 800c01e:	d109      	bne.n	800c034 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800c020:	69fb      	ldr	r3, [r7, #28]
 800c022:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c026:	685b      	ldr	r3, [r3, #4]
 800c028:	69fa      	ldr	r2, [r7, #28]
 800c02a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c02e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800c032:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800c034:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c036:	4613      	mov	r3, r2
 800c038:	00db      	lsls	r3, r3, #3
 800c03a:	4413      	add	r3, r2
 800c03c:	009b      	lsls	r3, r3, #2
 800c03e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800c042:	687a      	ldr	r2, [r7, #4]
 800c044:	4413      	add	r3, r2
 800c046:	3304      	adds	r3, #4
 800c048:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800c04a:	697b      	ldr	r3, [r7, #20]
 800c04c:	78db      	ldrb	r3, [r3, #3]
 800c04e:	2b01      	cmp	r3, #1
 800c050:	d108      	bne.n	800c064 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800c052:	697b      	ldr	r3, [r7, #20]
 800c054:	2200      	movs	r2, #0
 800c056:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800c058:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c05a:	b2db      	uxtb	r3, r3
 800c05c:	4619      	mov	r1, r3
 800c05e:	6878      	ldr	r0, [r7, #4]
 800c060:	f00c fa06 	bl	8018470 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800c064:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c066:	015a      	lsls	r2, r3, #5
 800c068:	69fb      	ldr	r3, [r7, #28]
 800c06a:	4413      	add	r3, r2
 800c06c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c070:	461a      	mov	r2, r3
 800c072:	2302      	movs	r3, #2
 800c074:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800c076:	693b      	ldr	r3, [r7, #16]
 800c078:	f003 0320 	and.w	r3, r3, #32
 800c07c:	2b00      	cmp	r3, #0
 800c07e:	d008      	beq.n	800c092 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800c080:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c082:	015a      	lsls	r2, r3, #5
 800c084:	69fb      	ldr	r3, [r7, #28]
 800c086:	4413      	add	r3, r2
 800c088:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c08c:	461a      	mov	r2, r3
 800c08e:	2320      	movs	r3, #32
 800c090:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800c092:	693b      	ldr	r3, [r7, #16]
 800c094:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c098:	2b00      	cmp	r3, #0
 800c09a:	d009      	beq.n	800c0b0 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800c09c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c09e:	015a      	lsls	r2, r3, #5
 800c0a0:	69fb      	ldr	r3, [r7, #28]
 800c0a2:	4413      	add	r3, r2
 800c0a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c0a8:	461a      	mov	r2, r3
 800c0aa:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800c0ae:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800c0b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0b2:	3301      	adds	r3, #1
 800c0b4:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800c0b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c0b8:	085b      	lsrs	r3, r3, #1
 800c0ba:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800c0bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c0be:	2b00      	cmp	r3, #0
 800c0c0:	f47f af62 	bne.w	800bf88 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	681b      	ldr	r3, [r3, #0]
 800c0c8:	4618      	mov	r0, r3
 800c0ca:	f009 fd77 	bl	8015bbc <USB_ReadInterrupts>
 800c0ce:	4603      	mov	r3, r0
 800c0d0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800c0d4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800c0d8:	f040 80db 	bne.w	800c292 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800c0dc:	687b      	ldr	r3, [r7, #4]
 800c0de:	681b      	ldr	r3, [r3, #0]
 800c0e0:	4618      	mov	r0, r3
 800c0e2:	f009 fd98 	bl	8015c16 <USB_ReadDevAllInEpInterrupt>
 800c0e6:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800c0e8:	2300      	movs	r3, #0
 800c0ea:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 800c0ec:	e0cd      	b.n	800c28a <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800c0ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c0f0:	f003 0301 	and.w	r3, r3, #1
 800c0f4:	2b00      	cmp	r3, #0
 800c0f6:	f000 80c2 	beq.w	800c27e <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	681b      	ldr	r3, [r3, #0]
 800c0fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c100:	b2d2      	uxtb	r2, r2
 800c102:	4611      	mov	r1, r2
 800c104:	4618      	mov	r0, r3
 800c106:	f009 fdbe 	bl	8015c86 <USB_ReadDevInEPInterrupt>
 800c10a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800c10c:	693b      	ldr	r3, [r7, #16]
 800c10e:	f003 0301 	and.w	r3, r3, #1
 800c112:	2b00      	cmp	r3, #0
 800c114:	d057      	beq.n	800c1c6 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800c116:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c118:	f003 030f 	and.w	r3, r3, #15
 800c11c:	2201      	movs	r2, #1
 800c11e:	fa02 f303 	lsl.w	r3, r2, r3
 800c122:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800c124:	69fb      	ldr	r3, [r7, #28]
 800c126:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c12a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c12c:	68fb      	ldr	r3, [r7, #12]
 800c12e:	43db      	mvns	r3, r3
 800c130:	69f9      	ldr	r1, [r7, #28]
 800c132:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c136:	4013      	ands	r3, r2
 800c138:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800c13a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c13c:	015a      	lsls	r2, r3, #5
 800c13e:	69fb      	ldr	r3, [r7, #28]
 800c140:	4413      	add	r3, r2
 800c142:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c146:	461a      	mov	r2, r3
 800c148:	2301      	movs	r3, #1
 800c14a:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800c14c:	687b      	ldr	r3, [r7, #4]
 800c14e:	799b      	ldrb	r3, [r3, #6]
 800c150:	2b01      	cmp	r3, #1
 800c152:	d132      	bne.n	800c1ba <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800c154:	6879      	ldr	r1, [r7, #4]
 800c156:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c158:	4613      	mov	r3, r2
 800c15a:	00db      	lsls	r3, r3, #3
 800c15c:	4413      	add	r3, r2
 800c15e:	009b      	lsls	r3, r3, #2
 800c160:	440b      	add	r3, r1
 800c162:	3320      	adds	r3, #32
 800c164:	6819      	ldr	r1, [r3, #0]
 800c166:	6878      	ldr	r0, [r7, #4]
 800c168:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c16a:	4613      	mov	r3, r2
 800c16c:	00db      	lsls	r3, r3, #3
 800c16e:	4413      	add	r3, r2
 800c170:	009b      	lsls	r3, r3, #2
 800c172:	4403      	add	r3, r0
 800c174:	331c      	adds	r3, #28
 800c176:	681b      	ldr	r3, [r3, #0]
 800c178:	4419      	add	r1, r3
 800c17a:	6878      	ldr	r0, [r7, #4]
 800c17c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c17e:	4613      	mov	r3, r2
 800c180:	00db      	lsls	r3, r3, #3
 800c182:	4413      	add	r3, r2
 800c184:	009b      	lsls	r3, r3, #2
 800c186:	4403      	add	r3, r0
 800c188:	3320      	adds	r3, #32
 800c18a:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800c18c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c18e:	2b00      	cmp	r3, #0
 800c190:	d113      	bne.n	800c1ba <HAL_PCD_IRQHandler+0x3a2>
 800c192:	6879      	ldr	r1, [r7, #4]
 800c194:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c196:	4613      	mov	r3, r2
 800c198:	00db      	lsls	r3, r3, #3
 800c19a:	4413      	add	r3, r2
 800c19c:	009b      	lsls	r3, r3, #2
 800c19e:	440b      	add	r3, r1
 800c1a0:	3324      	adds	r3, #36	@ 0x24
 800c1a2:	681b      	ldr	r3, [r3, #0]
 800c1a4:	2b00      	cmp	r3, #0
 800c1a6:	d108      	bne.n	800c1ba <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800c1a8:	687b      	ldr	r3, [r7, #4]
 800c1aa:	6818      	ldr	r0, [r3, #0]
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800c1b2:	461a      	mov	r2, r3
 800c1b4:	2101      	movs	r1, #1
 800c1b6:	f009 fdc7 	bl	8015d48 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800c1ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1bc:	b2db      	uxtb	r3, r3
 800c1be:	4619      	mov	r1, r3
 800c1c0:	6878      	ldr	r0, [r7, #4]
 800c1c2:	f00c f8d0 	bl	8018366 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800c1c6:	693b      	ldr	r3, [r7, #16]
 800c1c8:	f003 0308 	and.w	r3, r3, #8
 800c1cc:	2b00      	cmp	r3, #0
 800c1ce:	d008      	beq.n	800c1e2 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800c1d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1d2:	015a      	lsls	r2, r3, #5
 800c1d4:	69fb      	ldr	r3, [r7, #28]
 800c1d6:	4413      	add	r3, r2
 800c1d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c1dc:	461a      	mov	r2, r3
 800c1de:	2308      	movs	r3, #8
 800c1e0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800c1e2:	693b      	ldr	r3, [r7, #16]
 800c1e4:	f003 0310 	and.w	r3, r3, #16
 800c1e8:	2b00      	cmp	r3, #0
 800c1ea:	d008      	beq.n	800c1fe <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800c1ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1ee:	015a      	lsls	r2, r3, #5
 800c1f0:	69fb      	ldr	r3, [r7, #28]
 800c1f2:	4413      	add	r3, r2
 800c1f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c1f8:	461a      	mov	r2, r3
 800c1fa:	2310      	movs	r3, #16
 800c1fc:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800c1fe:	693b      	ldr	r3, [r7, #16]
 800c200:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c204:	2b00      	cmp	r3, #0
 800c206:	d008      	beq.n	800c21a <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800c208:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c20a:	015a      	lsls	r2, r3, #5
 800c20c:	69fb      	ldr	r3, [r7, #28]
 800c20e:	4413      	add	r3, r2
 800c210:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c214:	461a      	mov	r2, r3
 800c216:	2340      	movs	r3, #64	@ 0x40
 800c218:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800c21a:	693b      	ldr	r3, [r7, #16]
 800c21c:	f003 0302 	and.w	r3, r3, #2
 800c220:	2b00      	cmp	r3, #0
 800c222:	d023      	beq.n	800c26c <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800c224:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c226:	6a38      	ldr	r0, [r7, #32]
 800c228:	f008 fdaa 	bl	8014d80 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800c22c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c22e:	4613      	mov	r3, r2
 800c230:	00db      	lsls	r3, r3, #3
 800c232:	4413      	add	r3, r2
 800c234:	009b      	lsls	r3, r3, #2
 800c236:	3310      	adds	r3, #16
 800c238:	687a      	ldr	r2, [r7, #4]
 800c23a:	4413      	add	r3, r2
 800c23c:	3304      	adds	r3, #4
 800c23e:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800c240:	697b      	ldr	r3, [r7, #20]
 800c242:	78db      	ldrb	r3, [r3, #3]
 800c244:	2b01      	cmp	r3, #1
 800c246:	d108      	bne.n	800c25a <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800c248:	697b      	ldr	r3, [r7, #20]
 800c24a:	2200      	movs	r2, #0
 800c24c:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800c24e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c250:	b2db      	uxtb	r3, r3
 800c252:	4619      	mov	r1, r3
 800c254:	6878      	ldr	r0, [r7, #4]
 800c256:	f00c f91d 	bl	8018494 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800c25a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c25c:	015a      	lsls	r2, r3, #5
 800c25e:	69fb      	ldr	r3, [r7, #28]
 800c260:	4413      	add	r3, r2
 800c262:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c266:	461a      	mov	r2, r3
 800c268:	2302      	movs	r3, #2
 800c26a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800c26c:	693b      	ldr	r3, [r7, #16]
 800c26e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c272:	2b00      	cmp	r3, #0
 800c274:	d003      	beq.n	800c27e <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800c276:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c278:	6878      	ldr	r0, [r7, #4]
 800c27a:	f000 fce8 	bl	800cc4e <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800c27e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c280:	3301      	adds	r3, #1
 800c282:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800c284:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c286:	085b      	lsrs	r3, r3, #1
 800c288:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800c28a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c28c:	2b00      	cmp	r3, #0
 800c28e:	f47f af2e 	bne.w	800c0ee <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	681b      	ldr	r3, [r3, #0]
 800c296:	4618      	mov	r0, r3
 800c298:	f009 fc90 	bl	8015bbc <USB_ReadInterrupts>
 800c29c:	4603      	mov	r3, r0
 800c29e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c2a2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c2a6:	d122      	bne.n	800c2ee <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800c2a8:	69fb      	ldr	r3, [r7, #28]
 800c2aa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c2ae:	685b      	ldr	r3, [r3, #4]
 800c2b0:	69fa      	ldr	r2, [r7, #28]
 800c2b2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c2b6:	f023 0301 	bic.w	r3, r3, #1
 800c2ba:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800c2c2:	2b01      	cmp	r3, #1
 800c2c4:	d108      	bne.n	800c2d8 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	2200      	movs	r2, #0
 800c2ca:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800c2ce:	2100      	movs	r1, #0
 800c2d0:	6878      	ldr	r0, [r7, #4]
 800c2d2:	f000 fef3 	bl	800d0bc <HAL_PCDEx_LPM_Callback>
 800c2d6:	e002      	b.n	800c2de <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800c2d8:	6878      	ldr	r0, [r7, #4]
 800c2da:	f00c f8bb 	bl	8018454 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800c2de:	687b      	ldr	r3, [r7, #4]
 800c2e0:	681b      	ldr	r3, [r3, #0]
 800c2e2:	695a      	ldr	r2, [r3, #20]
 800c2e4:	687b      	ldr	r3, [r7, #4]
 800c2e6:	681b      	ldr	r3, [r3, #0]
 800c2e8:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 800c2ec:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800c2ee:	687b      	ldr	r3, [r7, #4]
 800c2f0:	681b      	ldr	r3, [r3, #0]
 800c2f2:	4618      	mov	r0, r3
 800c2f4:	f009 fc62 	bl	8015bbc <USB_ReadInterrupts>
 800c2f8:	4603      	mov	r3, r0
 800c2fa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c2fe:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c302:	d112      	bne.n	800c32a <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800c304:	69fb      	ldr	r3, [r7, #28]
 800c306:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c30a:	689b      	ldr	r3, [r3, #8]
 800c30c:	f003 0301 	and.w	r3, r3, #1
 800c310:	2b01      	cmp	r3, #1
 800c312:	d102      	bne.n	800c31a <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800c314:	6878      	ldr	r0, [r7, #4]
 800c316:	f00c f877 	bl	8018408 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800c31a:	687b      	ldr	r3, [r7, #4]
 800c31c:	681b      	ldr	r3, [r3, #0]
 800c31e:	695a      	ldr	r2, [r3, #20]
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	681b      	ldr	r3, [r3, #0]
 800c324:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 800c328:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	681b      	ldr	r3, [r3, #0]
 800c32e:	4618      	mov	r0, r3
 800c330:	f009 fc44 	bl	8015bbc <USB_ReadInterrupts>
 800c334:	4603      	mov	r3, r0
 800c336:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c33a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c33e:	d121      	bne.n	800c384 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 800c340:	687b      	ldr	r3, [r7, #4]
 800c342:	681b      	ldr	r3, [r3, #0]
 800c344:	695a      	ldr	r2, [r3, #20]
 800c346:	687b      	ldr	r3, [r7, #4]
 800c348:	681b      	ldr	r3, [r3, #0]
 800c34a:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 800c34e:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800c356:	2b00      	cmp	r3, #0
 800c358:	d111      	bne.n	800c37e <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 800c35a:	687b      	ldr	r3, [r7, #4]
 800c35c:	2201      	movs	r2, #1
 800c35e:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 800c362:	687b      	ldr	r3, [r7, #4]
 800c364:	681b      	ldr	r3, [r3, #0]
 800c366:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c368:	089b      	lsrs	r3, r3, #2
 800c36a:	f003 020f 	and.w	r2, r3, #15
 800c36e:	687b      	ldr	r3, [r7, #4]
 800c370:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800c374:	2101      	movs	r1, #1
 800c376:	6878      	ldr	r0, [r7, #4]
 800c378:	f000 fea0 	bl	800d0bc <HAL_PCDEx_LPM_Callback>
 800c37c:	e002      	b.n	800c384 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800c37e:	6878      	ldr	r0, [r7, #4]
 800c380:	f00c f842 	bl	8018408 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	681b      	ldr	r3, [r3, #0]
 800c388:	4618      	mov	r0, r3
 800c38a:	f009 fc17 	bl	8015bbc <USB_ReadInterrupts>
 800c38e:	4603      	mov	r3, r0
 800c390:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800c394:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c398:	f040 80b7 	bne.w	800c50a <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800c39c:	69fb      	ldr	r3, [r7, #28]
 800c39e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c3a2:	685b      	ldr	r3, [r3, #4]
 800c3a4:	69fa      	ldr	r2, [r7, #28]
 800c3a6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c3aa:	f023 0301 	bic.w	r3, r3, #1
 800c3ae:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	681b      	ldr	r3, [r3, #0]
 800c3b4:	2110      	movs	r1, #16
 800c3b6:	4618      	mov	r0, r3
 800c3b8:	f008 fce2 	bl	8014d80 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c3bc:	2300      	movs	r3, #0
 800c3be:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c3c0:	e046      	b.n	800c450 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800c3c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c3c4:	015a      	lsls	r2, r3, #5
 800c3c6:	69fb      	ldr	r3, [r7, #28]
 800c3c8:	4413      	add	r3, r2
 800c3ca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c3ce:	461a      	mov	r2, r3
 800c3d0:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800c3d4:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800c3d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c3d8:	015a      	lsls	r2, r3, #5
 800c3da:	69fb      	ldr	r3, [r7, #28]
 800c3dc:	4413      	add	r3, r2
 800c3de:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c3e2:	681b      	ldr	r3, [r3, #0]
 800c3e4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c3e6:	0151      	lsls	r1, r2, #5
 800c3e8:	69fa      	ldr	r2, [r7, #28]
 800c3ea:	440a      	add	r2, r1
 800c3ec:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c3f0:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800c3f4:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800c3f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c3f8:	015a      	lsls	r2, r3, #5
 800c3fa:	69fb      	ldr	r3, [r7, #28]
 800c3fc:	4413      	add	r3, r2
 800c3fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c402:	461a      	mov	r2, r3
 800c404:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800c408:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800c40a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c40c:	015a      	lsls	r2, r3, #5
 800c40e:	69fb      	ldr	r3, [r7, #28]
 800c410:	4413      	add	r3, r2
 800c412:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c416:	681b      	ldr	r3, [r3, #0]
 800c418:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c41a:	0151      	lsls	r1, r2, #5
 800c41c:	69fa      	ldr	r2, [r7, #28]
 800c41e:	440a      	add	r2, r1
 800c420:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c424:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800c428:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800c42a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c42c:	015a      	lsls	r2, r3, #5
 800c42e:	69fb      	ldr	r3, [r7, #28]
 800c430:	4413      	add	r3, r2
 800c432:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c436:	681b      	ldr	r3, [r3, #0]
 800c438:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c43a:	0151      	lsls	r1, r2, #5
 800c43c:	69fa      	ldr	r2, [r7, #28]
 800c43e:	440a      	add	r2, r1
 800c440:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c444:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800c448:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c44a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c44c:	3301      	adds	r3, #1
 800c44e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c450:	687b      	ldr	r3, [r7, #4]
 800c452:	791b      	ldrb	r3, [r3, #4]
 800c454:	461a      	mov	r2, r3
 800c456:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c458:	4293      	cmp	r3, r2
 800c45a:	d3b2      	bcc.n	800c3c2 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800c45c:	69fb      	ldr	r3, [r7, #28]
 800c45e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c462:	69db      	ldr	r3, [r3, #28]
 800c464:	69fa      	ldr	r2, [r7, #28]
 800c466:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c46a:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800c46e:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800c470:	687b      	ldr	r3, [r7, #4]
 800c472:	7bdb      	ldrb	r3, [r3, #15]
 800c474:	2b00      	cmp	r3, #0
 800c476:	d016      	beq.n	800c4a6 <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800c478:	69fb      	ldr	r3, [r7, #28]
 800c47a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c47e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c482:	69fa      	ldr	r2, [r7, #28]
 800c484:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c488:	f043 030b 	orr.w	r3, r3, #11
 800c48c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800c490:	69fb      	ldr	r3, [r7, #28]
 800c492:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c496:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c498:	69fa      	ldr	r2, [r7, #28]
 800c49a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c49e:	f043 030b 	orr.w	r3, r3, #11
 800c4a2:	6453      	str	r3, [r2, #68]	@ 0x44
 800c4a4:	e015      	b.n	800c4d2 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800c4a6:	69fb      	ldr	r3, [r7, #28]
 800c4a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c4ac:	695a      	ldr	r2, [r3, #20]
 800c4ae:	69fb      	ldr	r3, [r7, #28]
 800c4b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c4b4:	4619      	mov	r1, r3
 800c4b6:	f242 032b 	movw	r3, #8235	@ 0x202b
 800c4ba:	4313      	orrs	r3, r2
 800c4bc:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800c4be:	69fb      	ldr	r3, [r7, #28]
 800c4c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c4c4:	691b      	ldr	r3, [r3, #16]
 800c4c6:	69fa      	ldr	r2, [r7, #28]
 800c4c8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c4cc:	f043 030b 	orr.w	r3, r3, #11
 800c4d0:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800c4d2:	69fb      	ldr	r3, [r7, #28]
 800c4d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c4d8:	681b      	ldr	r3, [r3, #0]
 800c4da:	69fa      	ldr	r2, [r7, #28]
 800c4dc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c4e0:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800c4e4:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	6818      	ldr	r0, [r3, #0]
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 800c4ee:	687b      	ldr	r3, [r7, #4]
 800c4f0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800c4f4:	461a      	mov	r2, r3
 800c4f6:	f009 fc27 	bl	8015d48 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800c4fa:	687b      	ldr	r3, [r7, #4]
 800c4fc:	681b      	ldr	r3, [r3, #0]
 800c4fe:	695a      	ldr	r2, [r3, #20]
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	681b      	ldr	r3, [r3, #0]
 800c504:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800c508:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	681b      	ldr	r3, [r3, #0]
 800c50e:	4618      	mov	r0, r3
 800c510:	f009 fb54 	bl	8015bbc <USB_ReadInterrupts>
 800c514:	4603      	mov	r3, r0
 800c516:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c51a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c51e:	d123      	bne.n	800c568 <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	681b      	ldr	r3, [r3, #0]
 800c524:	4618      	mov	r0, r3
 800c526:	f009 fbeb 	bl	8015d00 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	681b      	ldr	r3, [r3, #0]
 800c52e:	4618      	mov	r0, r3
 800c530:	f008 fc9f 	bl	8014e72 <USB_GetDevSpeed>
 800c534:	4603      	mov	r3, r0
 800c536:	461a      	mov	r2, r3
 800c538:	687b      	ldr	r3, [r7, #4]
 800c53a:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	681c      	ldr	r4, [r3, #0]
 800c540:	f001 fd1c 	bl	800df7c <HAL_RCC_GetHCLKFreq>
 800c544:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800c546:	687b      	ldr	r3, [r7, #4]
 800c548:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800c54a:	461a      	mov	r2, r3
 800c54c:	4620      	mov	r0, r4
 800c54e:	f008 f9a9 	bl	80148a4 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800c552:	6878      	ldr	r0, [r7, #4]
 800c554:	f00b ff2f 	bl	80183b6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800c558:	687b      	ldr	r3, [r7, #4]
 800c55a:	681b      	ldr	r3, [r3, #0]
 800c55c:	695a      	ldr	r2, [r3, #20]
 800c55e:	687b      	ldr	r3, [r7, #4]
 800c560:	681b      	ldr	r3, [r3, #0]
 800c562:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800c566:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	681b      	ldr	r3, [r3, #0]
 800c56c:	4618      	mov	r0, r3
 800c56e:	f009 fb25 	bl	8015bbc <USB_ReadInterrupts>
 800c572:	4603      	mov	r3, r0
 800c574:	f003 0308 	and.w	r3, r3, #8
 800c578:	2b08      	cmp	r3, #8
 800c57a:	d10a      	bne.n	800c592 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800c57c:	6878      	ldr	r0, [r7, #4]
 800c57e:	f00b ff0c 	bl	801839a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	681b      	ldr	r3, [r3, #0]
 800c586:	695a      	ldr	r2, [r3, #20]
 800c588:	687b      	ldr	r3, [r7, #4]
 800c58a:	681b      	ldr	r3, [r3, #0]
 800c58c:	f002 0208 	and.w	r2, r2, #8
 800c590:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800c592:	687b      	ldr	r3, [r7, #4]
 800c594:	681b      	ldr	r3, [r3, #0]
 800c596:	4618      	mov	r0, r3
 800c598:	f009 fb10 	bl	8015bbc <USB_ReadInterrupts>
 800c59c:	4603      	mov	r3, r0
 800c59e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c5a2:	2b80      	cmp	r3, #128	@ 0x80
 800c5a4:	d123      	bne.n	800c5ee <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800c5a6:	6a3b      	ldr	r3, [r7, #32]
 800c5a8:	699b      	ldr	r3, [r3, #24]
 800c5aa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800c5ae:	6a3b      	ldr	r3, [r7, #32]
 800c5b0:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800c5b2:	2301      	movs	r3, #1
 800c5b4:	627b      	str	r3, [r7, #36]	@ 0x24
 800c5b6:	e014      	b.n	800c5e2 <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800c5b8:	6879      	ldr	r1, [r7, #4]
 800c5ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c5bc:	4613      	mov	r3, r2
 800c5be:	00db      	lsls	r3, r3, #3
 800c5c0:	4413      	add	r3, r2
 800c5c2:	009b      	lsls	r3, r3, #2
 800c5c4:	440b      	add	r3, r1
 800c5c6:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800c5ca:	781b      	ldrb	r3, [r3, #0]
 800c5cc:	2b01      	cmp	r3, #1
 800c5ce:	d105      	bne.n	800c5dc <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800c5d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c5d2:	b2db      	uxtb	r3, r3
 800c5d4:	4619      	mov	r1, r3
 800c5d6:	6878      	ldr	r0, [r7, #4]
 800c5d8:	f000 fb08 	bl	800cbec <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800c5dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c5de:	3301      	adds	r3, #1
 800c5e0:	627b      	str	r3, [r7, #36]	@ 0x24
 800c5e2:	687b      	ldr	r3, [r7, #4]
 800c5e4:	791b      	ldrb	r3, [r3, #4]
 800c5e6:	461a      	mov	r2, r3
 800c5e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c5ea:	4293      	cmp	r3, r2
 800c5ec:	d3e4      	bcc.n	800c5b8 <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800c5ee:	687b      	ldr	r3, [r7, #4]
 800c5f0:	681b      	ldr	r3, [r3, #0]
 800c5f2:	4618      	mov	r0, r3
 800c5f4:	f009 fae2 	bl	8015bbc <USB_ReadInterrupts>
 800c5f8:	4603      	mov	r3, r0
 800c5fa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800c5fe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c602:	d13c      	bne.n	800c67e <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800c604:	2301      	movs	r3, #1
 800c606:	627b      	str	r3, [r7, #36]	@ 0x24
 800c608:	e02b      	b.n	800c662 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800c60a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c60c:	015a      	lsls	r2, r3, #5
 800c60e:	69fb      	ldr	r3, [r7, #28]
 800c610:	4413      	add	r3, r2
 800c612:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c616:	681b      	ldr	r3, [r3, #0]
 800c618:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800c61a:	6879      	ldr	r1, [r7, #4]
 800c61c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c61e:	4613      	mov	r3, r2
 800c620:	00db      	lsls	r3, r3, #3
 800c622:	4413      	add	r3, r2
 800c624:	009b      	lsls	r3, r3, #2
 800c626:	440b      	add	r3, r1
 800c628:	3318      	adds	r3, #24
 800c62a:	781b      	ldrb	r3, [r3, #0]
 800c62c:	2b01      	cmp	r3, #1
 800c62e:	d115      	bne.n	800c65c <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800c630:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800c632:	2b00      	cmp	r3, #0
 800c634:	da12      	bge.n	800c65c <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800c636:	6879      	ldr	r1, [r7, #4]
 800c638:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c63a:	4613      	mov	r3, r2
 800c63c:	00db      	lsls	r3, r3, #3
 800c63e:	4413      	add	r3, r2
 800c640:	009b      	lsls	r3, r3, #2
 800c642:	440b      	add	r3, r1
 800c644:	3317      	adds	r3, #23
 800c646:	2201      	movs	r2, #1
 800c648:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800c64a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c64c:	b2db      	uxtb	r3, r3
 800c64e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800c652:	b2db      	uxtb	r3, r3
 800c654:	4619      	mov	r1, r3
 800c656:	6878      	ldr	r0, [r7, #4]
 800c658:	f000 fac8 	bl	800cbec <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800c65c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c65e:	3301      	adds	r3, #1
 800c660:	627b      	str	r3, [r7, #36]	@ 0x24
 800c662:	687b      	ldr	r3, [r7, #4]
 800c664:	791b      	ldrb	r3, [r3, #4]
 800c666:	461a      	mov	r2, r3
 800c668:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c66a:	4293      	cmp	r3, r2
 800c66c:	d3cd      	bcc.n	800c60a <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800c66e:	687b      	ldr	r3, [r7, #4]
 800c670:	681b      	ldr	r3, [r3, #0]
 800c672:	695a      	ldr	r2, [r3, #20]
 800c674:	687b      	ldr	r3, [r7, #4]
 800c676:	681b      	ldr	r3, [r3, #0]
 800c678:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 800c67c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800c67e:	687b      	ldr	r3, [r7, #4]
 800c680:	681b      	ldr	r3, [r3, #0]
 800c682:	4618      	mov	r0, r3
 800c684:	f009 fa9a 	bl	8015bbc <USB_ReadInterrupts>
 800c688:	4603      	mov	r3, r0
 800c68a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800c68e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c692:	d156      	bne.n	800c742 <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800c694:	2301      	movs	r3, #1
 800c696:	627b      	str	r3, [r7, #36]	@ 0x24
 800c698:	e045      	b.n	800c726 <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800c69a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c69c:	015a      	lsls	r2, r3, #5
 800c69e:	69fb      	ldr	r3, [r7, #28]
 800c6a0:	4413      	add	r3, r2
 800c6a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c6a6:	681b      	ldr	r3, [r3, #0]
 800c6a8:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800c6aa:	6879      	ldr	r1, [r7, #4]
 800c6ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c6ae:	4613      	mov	r3, r2
 800c6b0:	00db      	lsls	r3, r3, #3
 800c6b2:	4413      	add	r3, r2
 800c6b4:	009b      	lsls	r3, r3, #2
 800c6b6:	440b      	add	r3, r1
 800c6b8:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800c6bc:	781b      	ldrb	r3, [r3, #0]
 800c6be:	2b01      	cmp	r3, #1
 800c6c0:	d12e      	bne.n	800c720 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800c6c2:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800c6c4:	2b00      	cmp	r3, #0
 800c6c6:	da2b      	bge.n	800c720 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 800c6c8:	69bb      	ldr	r3, [r7, #24]
 800c6ca:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800c6ce:	687b      	ldr	r3, [r7, #4]
 800c6d0:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 800c6d4:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800c6d8:	429a      	cmp	r2, r3
 800c6da:	d121      	bne.n	800c720 <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800c6dc:	6879      	ldr	r1, [r7, #4]
 800c6de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c6e0:	4613      	mov	r3, r2
 800c6e2:	00db      	lsls	r3, r3, #3
 800c6e4:	4413      	add	r3, r2
 800c6e6:	009b      	lsls	r3, r3, #2
 800c6e8:	440b      	add	r3, r1
 800c6ea:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800c6ee:	2201      	movs	r2, #1
 800c6f0:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800c6f2:	6a3b      	ldr	r3, [r7, #32]
 800c6f4:	699b      	ldr	r3, [r3, #24]
 800c6f6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800c6fa:	6a3b      	ldr	r3, [r7, #32]
 800c6fc:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800c6fe:	6a3b      	ldr	r3, [r7, #32]
 800c700:	695b      	ldr	r3, [r3, #20]
 800c702:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c706:	2b00      	cmp	r3, #0
 800c708:	d10a      	bne.n	800c720 <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800c70a:	69fb      	ldr	r3, [r7, #28]
 800c70c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c710:	685b      	ldr	r3, [r3, #4]
 800c712:	69fa      	ldr	r2, [r7, #28]
 800c714:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c718:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800c71c:	6053      	str	r3, [r2, #4]
            break;
 800c71e:	e008      	b.n	800c732 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800c720:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c722:	3301      	adds	r3, #1
 800c724:	627b      	str	r3, [r7, #36]	@ 0x24
 800c726:	687b      	ldr	r3, [r7, #4]
 800c728:	791b      	ldrb	r3, [r3, #4]
 800c72a:	461a      	mov	r2, r3
 800c72c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c72e:	4293      	cmp	r3, r2
 800c730:	d3b3      	bcc.n	800c69a <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800c732:	687b      	ldr	r3, [r7, #4]
 800c734:	681b      	ldr	r3, [r3, #0]
 800c736:	695a      	ldr	r2, [r3, #20]
 800c738:	687b      	ldr	r3, [r7, #4]
 800c73a:	681b      	ldr	r3, [r3, #0]
 800c73c:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 800c740:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800c742:	687b      	ldr	r3, [r7, #4]
 800c744:	681b      	ldr	r3, [r3, #0]
 800c746:	4618      	mov	r0, r3
 800c748:	f009 fa38 	bl	8015bbc <USB_ReadInterrupts>
 800c74c:	4603      	mov	r3, r0
 800c74e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800c752:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c756:	d10a      	bne.n	800c76e <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800c758:	6878      	ldr	r0, [r7, #4]
 800c75a:	f00b fead 	bl	80184b8 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800c75e:	687b      	ldr	r3, [r7, #4]
 800c760:	681b      	ldr	r3, [r3, #0]
 800c762:	695a      	ldr	r2, [r3, #20]
 800c764:	687b      	ldr	r3, [r7, #4]
 800c766:	681b      	ldr	r3, [r3, #0]
 800c768:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800c76c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800c76e:	687b      	ldr	r3, [r7, #4]
 800c770:	681b      	ldr	r3, [r3, #0]
 800c772:	4618      	mov	r0, r3
 800c774:	f009 fa22 	bl	8015bbc <USB_ReadInterrupts>
 800c778:	4603      	mov	r3, r0
 800c77a:	f003 0304 	and.w	r3, r3, #4
 800c77e:	2b04      	cmp	r3, #4
 800c780:	d115      	bne.n	800c7ae <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800c782:	687b      	ldr	r3, [r7, #4]
 800c784:	681b      	ldr	r3, [r3, #0]
 800c786:	685b      	ldr	r3, [r3, #4]
 800c788:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800c78a:	69bb      	ldr	r3, [r7, #24]
 800c78c:	f003 0304 	and.w	r3, r3, #4
 800c790:	2b00      	cmp	r3, #0
 800c792:	d002      	beq.n	800c79a <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800c794:	6878      	ldr	r0, [r7, #4]
 800c796:	f00b fe9d 	bl	80184d4 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800c79a:	687b      	ldr	r3, [r7, #4]
 800c79c:	681b      	ldr	r3, [r3, #0]
 800c79e:	6859      	ldr	r1, [r3, #4]
 800c7a0:	687b      	ldr	r3, [r7, #4]
 800c7a2:	681b      	ldr	r3, [r3, #0]
 800c7a4:	69ba      	ldr	r2, [r7, #24]
 800c7a6:	430a      	orrs	r2, r1
 800c7a8:	605a      	str	r2, [r3, #4]
 800c7aa:	e000      	b.n	800c7ae <HAL_PCD_IRQHandler+0x996>
      return;
 800c7ac:	bf00      	nop
    }
  }
}
 800c7ae:	3734      	adds	r7, #52	@ 0x34
 800c7b0:	46bd      	mov	sp, r7
 800c7b2:	bd90      	pop	{r4, r7, pc}

0800c7b4 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800c7b4:	b580      	push	{r7, lr}
 800c7b6:	b082      	sub	sp, #8
 800c7b8:	af00      	add	r7, sp, #0
 800c7ba:	6078      	str	r0, [r7, #4]
 800c7bc:	460b      	mov	r3, r1
 800c7be:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800c7c6:	2b01      	cmp	r3, #1
 800c7c8:	d101      	bne.n	800c7ce <HAL_PCD_SetAddress+0x1a>
 800c7ca:	2302      	movs	r3, #2
 800c7cc:	e012      	b.n	800c7f4 <HAL_PCD_SetAddress+0x40>
 800c7ce:	687b      	ldr	r3, [r7, #4]
 800c7d0:	2201      	movs	r2, #1
 800c7d2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 800c7d6:	687b      	ldr	r3, [r7, #4]
 800c7d8:	78fa      	ldrb	r2, [r7, #3]
 800c7da:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800c7dc:	687b      	ldr	r3, [r7, #4]
 800c7de:	681b      	ldr	r3, [r3, #0]
 800c7e0:	78fa      	ldrb	r2, [r7, #3]
 800c7e2:	4611      	mov	r1, r2
 800c7e4:	4618      	mov	r0, r3
 800c7e6:	f009 f981 	bl	8015aec <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	2200      	movs	r2, #0
 800c7ee:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800c7f2:	2300      	movs	r3, #0
}
 800c7f4:	4618      	mov	r0, r3
 800c7f6:	3708      	adds	r7, #8
 800c7f8:	46bd      	mov	sp, r7
 800c7fa:	bd80      	pop	{r7, pc}

0800c7fc <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800c7fc:	b580      	push	{r7, lr}
 800c7fe:	b084      	sub	sp, #16
 800c800:	af00      	add	r7, sp, #0
 800c802:	6078      	str	r0, [r7, #4]
 800c804:	4608      	mov	r0, r1
 800c806:	4611      	mov	r1, r2
 800c808:	461a      	mov	r2, r3
 800c80a:	4603      	mov	r3, r0
 800c80c:	70fb      	strb	r3, [r7, #3]
 800c80e:	460b      	mov	r3, r1
 800c810:	803b      	strh	r3, [r7, #0]
 800c812:	4613      	mov	r3, r2
 800c814:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800c816:	2300      	movs	r3, #0
 800c818:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800c81a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c81e:	2b00      	cmp	r3, #0
 800c820:	da0f      	bge.n	800c842 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c822:	78fb      	ldrb	r3, [r7, #3]
 800c824:	f003 020f 	and.w	r2, r3, #15
 800c828:	4613      	mov	r3, r2
 800c82a:	00db      	lsls	r3, r3, #3
 800c82c:	4413      	add	r3, r2
 800c82e:	009b      	lsls	r3, r3, #2
 800c830:	3310      	adds	r3, #16
 800c832:	687a      	ldr	r2, [r7, #4]
 800c834:	4413      	add	r3, r2
 800c836:	3304      	adds	r3, #4
 800c838:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800c83a:	68fb      	ldr	r3, [r7, #12]
 800c83c:	2201      	movs	r2, #1
 800c83e:	705a      	strb	r2, [r3, #1]
 800c840:	e00f      	b.n	800c862 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c842:	78fb      	ldrb	r3, [r7, #3]
 800c844:	f003 020f 	and.w	r2, r3, #15
 800c848:	4613      	mov	r3, r2
 800c84a:	00db      	lsls	r3, r3, #3
 800c84c:	4413      	add	r3, r2
 800c84e:	009b      	lsls	r3, r3, #2
 800c850:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800c854:	687a      	ldr	r2, [r7, #4]
 800c856:	4413      	add	r3, r2
 800c858:	3304      	adds	r3, #4
 800c85a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800c85c:	68fb      	ldr	r3, [r7, #12]
 800c85e:	2200      	movs	r2, #0
 800c860:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800c862:	78fb      	ldrb	r3, [r7, #3]
 800c864:	f003 030f 	and.w	r3, r3, #15
 800c868:	b2da      	uxtb	r2, r3
 800c86a:	68fb      	ldr	r3, [r7, #12]
 800c86c:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800c86e:	883a      	ldrh	r2, [r7, #0]
 800c870:	68fb      	ldr	r3, [r7, #12]
 800c872:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800c874:	68fb      	ldr	r3, [r7, #12]
 800c876:	78ba      	ldrb	r2, [r7, #2]
 800c878:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800c87a:	68fb      	ldr	r3, [r7, #12]
 800c87c:	785b      	ldrb	r3, [r3, #1]
 800c87e:	2b00      	cmp	r3, #0
 800c880:	d004      	beq.n	800c88c <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800c882:	68fb      	ldr	r3, [r7, #12]
 800c884:	781b      	ldrb	r3, [r3, #0]
 800c886:	461a      	mov	r2, r3
 800c888:	68fb      	ldr	r3, [r7, #12]
 800c88a:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800c88c:	78bb      	ldrb	r3, [r7, #2]
 800c88e:	2b02      	cmp	r3, #2
 800c890:	d102      	bne.n	800c898 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 800c892:	68fb      	ldr	r3, [r7, #12]
 800c894:	2200      	movs	r2, #0
 800c896:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800c898:	687b      	ldr	r3, [r7, #4]
 800c89a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800c89e:	2b01      	cmp	r3, #1
 800c8a0:	d101      	bne.n	800c8a6 <HAL_PCD_EP_Open+0xaa>
 800c8a2:	2302      	movs	r3, #2
 800c8a4:	e00e      	b.n	800c8c4 <HAL_PCD_EP_Open+0xc8>
 800c8a6:	687b      	ldr	r3, [r7, #4]
 800c8a8:	2201      	movs	r2, #1
 800c8aa:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800c8ae:	687b      	ldr	r3, [r7, #4]
 800c8b0:	681b      	ldr	r3, [r3, #0]
 800c8b2:	68f9      	ldr	r1, [r7, #12]
 800c8b4:	4618      	mov	r0, r3
 800c8b6:	f008 fb01 	bl	8014ebc <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	2200      	movs	r2, #0
 800c8be:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 800c8c2:	7afb      	ldrb	r3, [r7, #11]
}
 800c8c4:	4618      	mov	r0, r3
 800c8c6:	3710      	adds	r7, #16
 800c8c8:	46bd      	mov	sp, r7
 800c8ca:	bd80      	pop	{r7, pc}

0800c8cc <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800c8cc:	b580      	push	{r7, lr}
 800c8ce:	b084      	sub	sp, #16
 800c8d0:	af00      	add	r7, sp, #0
 800c8d2:	6078      	str	r0, [r7, #4]
 800c8d4:	460b      	mov	r3, r1
 800c8d6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800c8d8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c8dc:	2b00      	cmp	r3, #0
 800c8de:	da0f      	bge.n	800c900 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c8e0:	78fb      	ldrb	r3, [r7, #3]
 800c8e2:	f003 020f 	and.w	r2, r3, #15
 800c8e6:	4613      	mov	r3, r2
 800c8e8:	00db      	lsls	r3, r3, #3
 800c8ea:	4413      	add	r3, r2
 800c8ec:	009b      	lsls	r3, r3, #2
 800c8ee:	3310      	adds	r3, #16
 800c8f0:	687a      	ldr	r2, [r7, #4]
 800c8f2:	4413      	add	r3, r2
 800c8f4:	3304      	adds	r3, #4
 800c8f6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800c8f8:	68fb      	ldr	r3, [r7, #12]
 800c8fa:	2201      	movs	r2, #1
 800c8fc:	705a      	strb	r2, [r3, #1]
 800c8fe:	e00f      	b.n	800c920 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c900:	78fb      	ldrb	r3, [r7, #3]
 800c902:	f003 020f 	and.w	r2, r3, #15
 800c906:	4613      	mov	r3, r2
 800c908:	00db      	lsls	r3, r3, #3
 800c90a:	4413      	add	r3, r2
 800c90c:	009b      	lsls	r3, r3, #2
 800c90e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800c912:	687a      	ldr	r2, [r7, #4]
 800c914:	4413      	add	r3, r2
 800c916:	3304      	adds	r3, #4
 800c918:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800c91a:	68fb      	ldr	r3, [r7, #12]
 800c91c:	2200      	movs	r2, #0
 800c91e:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800c920:	78fb      	ldrb	r3, [r7, #3]
 800c922:	f003 030f 	and.w	r3, r3, #15
 800c926:	b2da      	uxtb	r2, r3
 800c928:	68fb      	ldr	r3, [r7, #12]
 800c92a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800c932:	2b01      	cmp	r3, #1
 800c934:	d101      	bne.n	800c93a <HAL_PCD_EP_Close+0x6e>
 800c936:	2302      	movs	r3, #2
 800c938:	e00e      	b.n	800c958 <HAL_PCD_EP_Close+0x8c>
 800c93a:	687b      	ldr	r3, [r7, #4]
 800c93c:	2201      	movs	r2, #1
 800c93e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800c942:	687b      	ldr	r3, [r7, #4]
 800c944:	681b      	ldr	r3, [r3, #0]
 800c946:	68f9      	ldr	r1, [r7, #12]
 800c948:	4618      	mov	r0, r3
 800c94a:	f008 fb3f 	bl	8014fcc <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800c94e:	687b      	ldr	r3, [r7, #4]
 800c950:	2200      	movs	r2, #0
 800c952:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 800c956:	2300      	movs	r3, #0
}
 800c958:	4618      	mov	r0, r3
 800c95a:	3710      	adds	r7, #16
 800c95c:	46bd      	mov	sp, r7
 800c95e:	bd80      	pop	{r7, pc}

0800c960 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800c960:	b580      	push	{r7, lr}
 800c962:	b086      	sub	sp, #24
 800c964:	af00      	add	r7, sp, #0
 800c966:	60f8      	str	r0, [r7, #12]
 800c968:	607a      	str	r2, [r7, #4]
 800c96a:	603b      	str	r3, [r7, #0]
 800c96c:	460b      	mov	r3, r1
 800c96e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c970:	7afb      	ldrb	r3, [r7, #11]
 800c972:	f003 020f 	and.w	r2, r3, #15
 800c976:	4613      	mov	r3, r2
 800c978:	00db      	lsls	r3, r3, #3
 800c97a:	4413      	add	r3, r2
 800c97c:	009b      	lsls	r3, r3, #2
 800c97e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800c982:	68fa      	ldr	r2, [r7, #12]
 800c984:	4413      	add	r3, r2
 800c986:	3304      	adds	r3, #4
 800c988:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800c98a:	697b      	ldr	r3, [r7, #20]
 800c98c:	687a      	ldr	r2, [r7, #4]
 800c98e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800c990:	697b      	ldr	r3, [r7, #20]
 800c992:	683a      	ldr	r2, [r7, #0]
 800c994:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800c996:	697b      	ldr	r3, [r7, #20]
 800c998:	2200      	movs	r2, #0
 800c99a:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800c99c:	697b      	ldr	r3, [r7, #20]
 800c99e:	2200      	movs	r2, #0
 800c9a0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800c9a2:	7afb      	ldrb	r3, [r7, #11]
 800c9a4:	f003 030f 	and.w	r3, r3, #15
 800c9a8:	b2da      	uxtb	r2, r3
 800c9aa:	697b      	ldr	r3, [r7, #20]
 800c9ac:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800c9ae:	68fb      	ldr	r3, [r7, #12]
 800c9b0:	799b      	ldrb	r3, [r3, #6]
 800c9b2:	2b01      	cmp	r3, #1
 800c9b4:	d102      	bne.n	800c9bc <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800c9b6:	687a      	ldr	r2, [r7, #4]
 800c9b8:	697b      	ldr	r3, [r7, #20]
 800c9ba:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800c9bc:	68fb      	ldr	r3, [r7, #12]
 800c9be:	6818      	ldr	r0, [r3, #0]
 800c9c0:	68fb      	ldr	r3, [r7, #12]
 800c9c2:	799b      	ldrb	r3, [r3, #6]
 800c9c4:	461a      	mov	r2, r3
 800c9c6:	6979      	ldr	r1, [r7, #20]
 800c9c8:	f008 fbdc 	bl	8015184 <USB_EPStartXfer>

  return HAL_OK;
 800c9cc:	2300      	movs	r3, #0
}
 800c9ce:	4618      	mov	r0, r3
 800c9d0:	3718      	adds	r7, #24
 800c9d2:	46bd      	mov	sp, r7
 800c9d4:	bd80      	pop	{r7, pc}

0800c9d6 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800c9d6:	b480      	push	{r7}
 800c9d8:	b083      	sub	sp, #12
 800c9da:	af00      	add	r7, sp, #0
 800c9dc:	6078      	str	r0, [r7, #4]
 800c9de:	460b      	mov	r3, r1
 800c9e0:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800c9e2:	78fb      	ldrb	r3, [r7, #3]
 800c9e4:	f003 020f 	and.w	r2, r3, #15
 800c9e8:	6879      	ldr	r1, [r7, #4]
 800c9ea:	4613      	mov	r3, r2
 800c9ec:	00db      	lsls	r3, r3, #3
 800c9ee:	4413      	add	r3, r2
 800c9f0:	009b      	lsls	r3, r3, #2
 800c9f2:	440b      	add	r3, r1
 800c9f4:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 800c9f8:	681b      	ldr	r3, [r3, #0]
}
 800c9fa:	4618      	mov	r0, r3
 800c9fc:	370c      	adds	r7, #12
 800c9fe:	46bd      	mov	sp, r7
 800ca00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca04:	4770      	bx	lr

0800ca06 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800ca06:	b580      	push	{r7, lr}
 800ca08:	b086      	sub	sp, #24
 800ca0a:	af00      	add	r7, sp, #0
 800ca0c:	60f8      	str	r0, [r7, #12]
 800ca0e:	607a      	str	r2, [r7, #4]
 800ca10:	603b      	str	r3, [r7, #0]
 800ca12:	460b      	mov	r3, r1
 800ca14:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800ca16:	7afb      	ldrb	r3, [r7, #11]
 800ca18:	f003 020f 	and.w	r2, r3, #15
 800ca1c:	4613      	mov	r3, r2
 800ca1e:	00db      	lsls	r3, r3, #3
 800ca20:	4413      	add	r3, r2
 800ca22:	009b      	lsls	r3, r3, #2
 800ca24:	3310      	adds	r3, #16
 800ca26:	68fa      	ldr	r2, [r7, #12]
 800ca28:	4413      	add	r3, r2
 800ca2a:	3304      	adds	r3, #4
 800ca2c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800ca2e:	697b      	ldr	r3, [r7, #20]
 800ca30:	687a      	ldr	r2, [r7, #4]
 800ca32:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800ca34:	697b      	ldr	r3, [r7, #20]
 800ca36:	683a      	ldr	r2, [r7, #0]
 800ca38:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800ca3a:	697b      	ldr	r3, [r7, #20]
 800ca3c:	2200      	movs	r2, #0
 800ca3e:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800ca40:	697b      	ldr	r3, [r7, #20]
 800ca42:	2201      	movs	r2, #1
 800ca44:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800ca46:	7afb      	ldrb	r3, [r7, #11]
 800ca48:	f003 030f 	and.w	r3, r3, #15
 800ca4c:	b2da      	uxtb	r2, r3
 800ca4e:	697b      	ldr	r3, [r7, #20]
 800ca50:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800ca52:	68fb      	ldr	r3, [r7, #12]
 800ca54:	799b      	ldrb	r3, [r3, #6]
 800ca56:	2b01      	cmp	r3, #1
 800ca58:	d102      	bne.n	800ca60 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800ca5a:	687a      	ldr	r2, [r7, #4]
 800ca5c:	697b      	ldr	r3, [r7, #20]
 800ca5e:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800ca60:	68fb      	ldr	r3, [r7, #12]
 800ca62:	6818      	ldr	r0, [r3, #0]
 800ca64:	68fb      	ldr	r3, [r7, #12]
 800ca66:	799b      	ldrb	r3, [r3, #6]
 800ca68:	461a      	mov	r2, r3
 800ca6a:	6979      	ldr	r1, [r7, #20]
 800ca6c:	f008 fb8a 	bl	8015184 <USB_EPStartXfer>

  return HAL_OK;
 800ca70:	2300      	movs	r3, #0
}
 800ca72:	4618      	mov	r0, r3
 800ca74:	3718      	adds	r7, #24
 800ca76:	46bd      	mov	sp, r7
 800ca78:	bd80      	pop	{r7, pc}

0800ca7a <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800ca7a:	b580      	push	{r7, lr}
 800ca7c:	b084      	sub	sp, #16
 800ca7e:	af00      	add	r7, sp, #0
 800ca80:	6078      	str	r0, [r7, #4]
 800ca82:	460b      	mov	r3, r1
 800ca84:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800ca86:	78fb      	ldrb	r3, [r7, #3]
 800ca88:	f003 030f 	and.w	r3, r3, #15
 800ca8c:	687a      	ldr	r2, [r7, #4]
 800ca8e:	7912      	ldrb	r2, [r2, #4]
 800ca90:	4293      	cmp	r3, r2
 800ca92:	d901      	bls.n	800ca98 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800ca94:	2301      	movs	r3, #1
 800ca96:	e04f      	b.n	800cb38 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800ca98:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ca9c:	2b00      	cmp	r3, #0
 800ca9e:	da0f      	bge.n	800cac0 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800caa0:	78fb      	ldrb	r3, [r7, #3]
 800caa2:	f003 020f 	and.w	r2, r3, #15
 800caa6:	4613      	mov	r3, r2
 800caa8:	00db      	lsls	r3, r3, #3
 800caaa:	4413      	add	r3, r2
 800caac:	009b      	lsls	r3, r3, #2
 800caae:	3310      	adds	r3, #16
 800cab0:	687a      	ldr	r2, [r7, #4]
 800cab2:	4413      	add	r3, r2
 800cab4:	3304      	adds	r3, #4
 800cab6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800cab8:	68fb      	ldr	r3, [r7, #12]
 800caba:	2201      	movs	r2, #1
 800cabc:	705a      	strb	r2, [r3, #1]
 800cabe:	e00d      	b.n	800cadc <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800cac0:	78fa      	ldrb	r2, [r7, #3]
 800cac2:	4613      	mov	r3, r2
 800cac4:	00db      	lsls	r3, r3, #3
 800cac6:	4413      	add	r3, r2
 800cac8:	009b      	lsls	r3, r3, #2
 800caca:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800cace:	687a      	ldr	r2, [r7, #4]
 800cad0:	4413      	add	r3, r2
 800cad2:	3304      	adds	r3, #4
 800cad4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800cad6:	68fb      	ldr	r3, [r7, #12]
 800cad8:	2200      	movs	r2, #0
 800cada:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800cadc:	68fb      	ldr	r3, [r7, #12]
 800cade:	2201      	movs	r2, #1
 800cae0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800cae2:	78fb      	ldrb	r3, [r7, #3]
 800cae4:	f003 030f 	and.w	r3, r3, #15
 800cae8:	b2da      	uxtb	r2, r3
 800caea:	68fb      	ldr	r3, [r7, #12]
 800caec:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800caee:	687b      	ldr	r3, [r7, #4]
 800caf0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800caf4:	2b01      	cmp	r3, #1
 800caf6:	d101      	bne.n	800cafc <HAL_PCD_EP_SetStall+0x82>
 800caf8:	2302      	movs	r3, #2
 800cafa:	e01d      	b.n	800cb38 <HAL_PCD_EP_SetStall+0xbe>
 800cafc:	687b      	ldr	r3, [r7, #4]
 800cafe:	2201      	movs	r2, #1
 800cb00:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800cb04:	687b      	ldr	r3, [r7, #4]
 800cb06:	681b      	ldr	r3, [r3, #0]
 800cb08:	68f9      	ldr	r1, [r7, #12]
 800cb0a:	4618      	mov	r0, r3
 800cb0c:	f008 ff1a 	bl	8015944 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800cb10:	78fb      	ldrb	r3, [r7, #3]
 800cb12:	f003 030f 	and.w	r3, r3, #15
 800cb16:	2b00      	cmp	r3, #0
 800cb18:	d109      	bne.n	800cb2e <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800cb1a:	687b      	ldr	r3, [r7, #4]
 800cb1c:	6818      	ldr	r0, [r3, #0]
 800cb1e:	687b      	ldr	r3, [r7, #4]
 800cb20:	7999      	ldrb	r1, [r3, #6]
 800cb22:	687b      	ldr	r3, [r7, #4]
 800cb24:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800cb28:	461a      	mov	r2, r3
 800cb2a:	f009 f90d 	bl	8015d48 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800cb2e:	687b      	ldr	r3, [r7, #4]
 800cb30:	2200      	movs	r2, #0
 800cb32:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800cb36:	2300      	movs	r3, #0
}
 800cb38:	4618      	mov	r0, r3
 800cb3a:	3710      	adds	r7, #16
 800cb3c:	46bd      	mov	sp, r7
 800cb3e:	bd80      	pop	{r7, pc}

0800cb40 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800cb40:	b580      	push	{r7, lr}
 800cb42:	b084      	sub	sp, #16
 800cb44:	af00      	add	r7, sp, #0
 800cb46:	6078      	str	r0, [r7, #4]
 800cb48:	460b      	mov	r3, r1
 800cb4a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800cb4c:	78fb      	ldrb	r3, [r7, #3]
 800cb4e:	f003 030f 	and.w	r3, r3, #15
 800cb52:	687a      	ldr	r2, [r7, #4]
 800cb54:	7912      	ldrb	r2, [r2, #4]
 800cb56:	4293      	cmp	r3, r2
 800cb58:	d901      	bls.n	800cb5e <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800cb5a:	2301      	movs	r3, #1
 800cb5c:	e042      	b.n	800cbe4 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800cb5e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800cb62:	2b00      	cmp	r3, #0
 800cb64:	da0f      	bge.n	800cb86 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800cb66:	78fb      	ldrb	r3, [r7, #3]
 800cb68:	f003 020f 	and.w	r2, r3, #15
 800cb6c:	4613      	mov	r3, r2
 800cb6e:	00db      	lsls	r3, r3, #3
 800cb70:	4413      	add	r3, r2
 800cb72:	009b      	lsls	r3, r3, #2
 800cb74:	3310      	adds	r3, #16
 800cb76:	687a      	ldr	r2, [r7, #4]
 800cb78:	4413      	add	r3, r2
 800cb7a:	3304      	adds	r3, #4
 800cb7c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800cb7e:	68fb      	ldr	r3, [r7, #12]
 800cb80:	2201      	movs	r2, #1
 800cb82:	705a      	strb	r2, [r3, #1]
 800cb84:	e00f      	b.n	800cba6 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800cb86:	78fb      	ldrb	r3, [r7, #3]
 800cb88:	f003 020f 	and.w	r2, r3, #15
 800cb8c:	4613      	mov	r3, r2
 800cb8e:	00db      	lsls	r3, r3, #3
 800cb90:	4413      	add	r3, r2
 800cb92:	009b      	lsls	r3, r3, #2
 800cb94:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800cb98:	687a      	ldr	r2, [r7, #4]
 800cb9a:	4413      	add	r3, r2
 800cb9c:	3304      	adds	r3, #4
 800cb9e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800cba0:	68fb      	ldr	r3, [r7, #12]
 800cba2:	2200      	movs	r2, #0
 800cba4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800cba6:	68fb      	ldr	r3, [r7, #12]
 800cba8:	2200      	movs	r2, #0
 800cbaa:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800cbac:	78fb      	ldrb	r3, [r7, #3]
 800cbae:	f003 030f 	and.w	r3, r3, #15
 800cbb2:	b2da      	uxtb	r2, r3
 800cbb4:	68fb      	ldr	r3, [r7, #12]
 800cbb6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800cbb8:	687b      	ldr	r3, [r7, #4]
 800cbba:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800cbbe:	2b01      	cmp	r3, #1
 800cbc0:	d101      	bne.n	800cbc6 <HAL_PCD_EP_ClrStall+0x86>
 800cbc2:	2302      	movs	r3, #2
 800cbc4:	e00e      	b.n	800cbe4 <HAL_PCD_EP_ClrStall+0xa4>
 800cbc6:	687b      	ldr	r3, [r7, #4]
 800cbc8:	2201      	movs	r2, #1
 800cbca:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800cbce:	687b      	ldr	r3, [r7, #4]
 800cbd0:	681b      	ldr	r3, [r3, #0]
 800cbd2:	68f9      	ldr	r1, [r7, #12]
 800cbd4:	4618      	mov	r0, r3
 800cbd6:	f008 ff23 	bl	8015a20 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800cbda:	687b      	ldr	r3, [r7, #4]
 800cbdc:	2200      	movs	r2, #0
 800cbde:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800cbe2:	2300      	movs	r3, #0
}
 800cbe4:	4618      	mov	r0, r3
 800cbe6:	3710      	adds	r7, #16
 800cbe8:	46bd      	mov	sp, r7
 800cbea:	bd80      	pop	{r7, pc}

0800cbec <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800cbec:	b580      	push	{r7, lr}
 800cbee:	b084      	sub	sp, #16
 800cbf0:	af00      	add	r7, sp, #0
 800cbf2:	6078      	str	r0, [r7, #4]
 800cbf4:	460b      	mov	r3, r1
 800cbf6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800cbf8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800cbfc:	2b00      	cmp	r3, #0
 800cbfe:	da0c      	bge.n	800cc1a <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800cc00:	78fb      	ldrb	r3, [r7, #3]
 800cc02:	f003 020f 	and.w	r2, r3, #15
 800cc06:	4613      	mov	r3, r2
 800cc08:	00db      	lsls	r3, r3, #3
 800cc0a:	4413      	add	r3, r2
 800cc0c:	009b      	lsls	r3, r3, #2
 800cc0e:	3310      	adds	r3, #16
 800cc10:	687a      	ldr	r2, [r7, #4]
 800cc12:	4413      	add	r3, r2
 800cc14:	3304      	adds	r3, #4
 800cc16:	60fb      	str	r3, [r7, #12]
 800cc18:	e00c      	b.n	800cc34 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800cc1a:	78fb      	ldrb	r3, [r7, #3]
 800cc1c:	f003 020f 	and.w	r2, r3, #15
 800cc20:	4613      	mov	r3, r2
 800cc22:	00db      	lsls	r3, r3, #3
 800cc24:	4413      	add	r3, r2
 800cc26:	009b      	lsls	r3, r3, #2
 800cc28:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800cc2c:	687a      	ldr	r2, [r7, #4]
 800cc2e:	4413      	add	r3, r2
 800cc30:	3304      	adds	r3, #4
 800cc32:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800cc34:	687b      	ldr	r3, [r7, #4]
 800cc36:	681b      	ldr	r3, [r3, #0]
 800cc38:	68f9      	ldr	r1, [r7, #12]
 800cc3a:	4618      	mov	r0, r3
 800cc3c:	f008 fd42 	bl	80156c4 <USB_EPStopXfer>
 800cc40:	4603      	mov	r3, r0
 800cc42:	72fb      	strb	r3, [r7, #11]

  return ret;
 800cc44:	7afb      	ldrb	r3, [r7, #11]
}
 800cc46:	4618      	mov	r0, r3
 800cc48:	3710      	adds	r7, #16
 800cc4a:	46bd      	mov	sp, r7
 800cc4c:	bd80      	pop	{r7, pc}

0800cc4e <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800cc4e:	b580      	push	{r7, lr}
 800cc50:	b08a      	sub	sp, #40	@ 0x28
 800cc52:	af02      	add	r7, sp, #8
 800cc54:	6078      	str	r0, [r7, #4]
 800cc56:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800cc58:	687b      	ldr	r3, [r7, #4]
 800cc5a:	681b      	ldr	r3, [r3, #0]
 800cc5c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cc5e:	697b      	ldr	r3, [r7, #20]
 800cc60:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800cc62:	683a      	ldr	r2, [r7, #0]
 800cc64:	4613      	mov	r3, r2
 800cc66:	00db      	lsls	r3, r3, #3
 800cc68:	4413      	add	r3, r2
 800cc6a:	009b      	lsls	r3, r3, #2
 800cc6c:	3310      	adds	r3, #16
 800cc6e:	687a      	ldr	r2, [r7, #4]
 800cc70:	4413      	add	r3, r2
 800cc72:	3304      	adds	r3, #4
 800cc74:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800cc76:	68fb      	ldr	r3, [r7, #12]
 800cc78:	695a      	ldr	r2, [r3, #20]
 800cc7a:	68fb      	ldr	r3, [r7, #12]
 800cc7c:	691b      	ldr	r3, [r3, #16]
 800cc7e:	429a      	cmp	r2, r3
 800cc80:	d901      	bls.n	800cc86 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800cc82:	2301      	movs	r3, #1
 800cc84:	e06b      	b.n	800cd5e <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 800cc86:	68fb      	ldr	r3, [r7, #12]
 800cc88:	691a      	ldr	r2, [r3, #16]
 800cc8a:	68fb      	ldr	r3, [r7, #12]
 800cc8c:	695b      	ldr	r3, [r3, #20]
 800cc8e:	1ad3      	subs	r3, r2, r3
 800cc90:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800cc92:	68fb      	ldr	r3, [r7, #12]
 800cc94:	689b      	ldr	r3, [r3, #8]
 800cc96:	69fa      	ldr	r2, [r7, #28]
 800cc98:	429a      	cmp	r2, r3
 800cc9a:	d902      	bls.n	800cca2 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800cc9c:	68fb      	ldr	r3, [r7, #12]
 800cc9e:	689b      	ldr	r3, [r3, #8]
 800cca0:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800cca2:	69fb      	ldr	r3, [r7, #28]
 800cca4:	3303      	adds	r3, #3
 800cca6:	089b      	lsrs	r3, r3, #2
 800cca8:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800ccaa:	e02a      	b.n	800cd02 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800ccac:	68fb      	ldr	r3, [r7, #12]
 800ccae:	691a      	ldr	r2, [r3, #16]
 800ccb0:	68fb      	ldr	r3, [r7, #12]
 800ccb2:	695b      	ldr	r3, [r3, #20]
 800ccb4:	1ad3      	subs	r3, r2, r3
 800ccb6:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800ccb8:	68fb      	ldr	r3, [r7, #12]
 800ccba:	689b      	ldr	r3, [r3, #8]
 800ccbc:	69fa      	ldr	r2, [r7, #28]
 800ccbe:	429a      	cmp	r2, r3
 800ccc0:	d902      	bls.n	800ccc8 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800ccc2:	68fb      	ldr	r3, [r7, #12]
 800ccc4:	689b      	ldr	r3, [r3, #8]
 800ccc6:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800ccc8:	69fb      	ldr	r3, [r7, #28]
 800ccca:	3303      	adds	r3, #3
 800cccc:	089b      	lsrs	r3, r3, #2
 800ccce:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800ccd0:	68fb      	ldr	r3, [r7, #12]
 800ccd2:	68d9      	ldr	r1, [r3, #12]
 800ccd4:	683b      	ldr	r3, [r7, #0]
 800ccd6:	b2da      	uxtb	r2, r3
 800ccd8:	69fb      	ldr	r3, [r7, #28]
 800ccda:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800cce0:	9300      	str	r3, [sp, #0]
 800cce2:	4603      	mov	r3, r0
 800cce4:	6978      	ldr	r0, [r7, #20]
 800cce6:	f008 fd97 	bl	8015818 <USB_WritePacket>

    ep->xfer_buff  += len;
 800ccea:	68fb      	ldr	r3, [r7, #12]
 800ccec:	68da      	ldr	r2, [r3, #12]
 800ccee:	69fb      	ldr	r3, [r7, #28]
 800ccf0:	441a      	add	r2, r3
 800ccf2:	68fb      	ldr	r3, [r7, #12]
 800ccf4:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800ccf6:	68fb      	ldr	r3, [r7, #12]
 800ccf8:	695a      	ldr	r2, [r3, #20]
 800ccfa:	69fb      	ldr	r3, [r7, #28]
 800ccfc:	441a      	add	r2, r3
 800ccfe:	68fb      	ldr	r3, [r7, #12]
 800cd00:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800cd02:	683b      	ldr	r3, [r7, #0]
 800cd04:	015a      	lsls	r2, r3, #5
 800cd06:	693b      	ldr	r3, [r7, #16]
 800cd08:	4413      	add	r3, r2
 800cd0a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cd0e:	699b      	ldr	r3, [r3, #24]
 800cd10:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800cd12:	69ba      	ldr	r2, [r7, #24]
 800cd14:	429a      	cmp	r2, r3
 800cd16:	d809      	bhi.n	800cd2c <PCD_WriteEmptyTxFifo+0xde>
 800cd18:	68fb      	ldr	r3, [r7, #12]
 800cd1a:	695a      	ldr	r2, [r3, #20]
 800cd1c:	68fb      	ldr	r3, [r7, #12]
 800cd1e:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800cd20:	429a      	cmp	r2, r3
 800cd22:	d203      	bcs.n	800cd2c <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800cd24:	68fb      	ldr	r3, [r7, #12]
 800cd26:	691b      	ldr	r3, [r3, #16]
 800cd28:	2b00      	cmp	r3, #0
 800cd2a:	d1bf      	bne.n	800ccac <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800cd2c:	68fb      	ldr	r3, [r7, #12]
 800cd2e:	691a      	ldr	r2, [r3, #16]
 800cd30:	68fb      	ldr	r3, [r7, #12]
 800cd32:	695b      	ldr	r3, [r3, #20]
 800cd34:	429a      	cmp	r2, r3
 800cd36:	d811      	bhi.n	800cd5c <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800cd38:	683b      	ldr	r3, [r7, #0]
 800cd3a:	f003 030f 	and.w	r3, r3, #15
 800cd3e:	2201      	movs	r2, #1
 800cd40:	fa02 f303 	lsl.w	r3, r2, r3
 800cd44:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800cd46:	693b      	ldr	r3, [r7, #16]
 800cd48:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cd4c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800cd4e:	68bb      	ldr	r3, [r7, #8]
 800cd50:	43db      	mvns	r3, r3
 800cd52:	6939      	ldr	r1, [r7, #16]
 800cd54:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800cd58:	4013      	ands	r3, r2
 800cd5a:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 800cd5c:	2300      	movs	r3, #0
}
 800cd5e:	4618      	mov	r0, r3
 800cd60:	3720      	adds	r7, #32
 800cd62:	46bd      	mov	sp, r7
 800cd64:	bd80      	pop	{r7, pc}
	...

0800cd68 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800cd68:	b580      	push	{r7, lr}
 800cd6a:	b088      	sub	sp, #32
 800cd6c:	af00      	add	r7, sp, #0
 800cd6e:	6078      	str	r0, [r7, #4]
 800cd70:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800cd72:	687b      	ldr	r3, [r7, #4]
 800cd74:	681b      	ldr	r3, [r3, #0]
 800cd76:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cd78:	69fb      	ldr	r3, [r7, #28]
 800cd7a:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800cd7c:	69fb      	ldr	r3, [r7, #28]
 800cd7e:	333c      	adds	r3, #60	@ 0x3c
 800cd80:	3304      	adds	r3, #4
 800cd82:	681b      	ldr	r3, [r3, #0]
 800cd84:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800cd86:	683b      	ldr	r3, [r7, #0]
 800cd88:	015a      	lsls	r2, r3, #5
 800cd8a:	69bb      	ldr	r3, [r7, #24]
 800cd8c:	4413      	add	r3, r2
 800cd8e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cd92:	689b      	ldr	r3, [r3, #8]
 800cd94:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800cd96:	687b      	ldr	r3, [r7, #4]
 800cd98:	799b      	ldrb	r3, [r3, #6]
 800cd9a:	2b01      	cmp	r3, #1
 800cd9c:	d17b      	bne.n	800ce96 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800cd9e:	693b      	ldr	r3, [r7, #16]
 800cda0:	f003 0308 	and.w	r3, r3, #8
 800cda4:	2b00      	cmp	r3, #0
 800cda6:	d015      	beq.n	800cdd4 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800cda8:	697b      	ldr	r3, [r7, #20]
 800cdaa:	4a61      	ldr	r2, [pc, #388]	@ (800cf30 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800cdac:	4293      	cmp	r3, r2
 800cdae:	f240 80b9 	bls.w	800cf24 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800cdb2:	693b      	ldr	r3, [r7, #16]
 800cdb4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800cdb8:	2b00      	cmp	r3, #0
 800cdba:	f000 80b3 	beq.w	800cf24 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800cdbe:	683b      	ldr	r3, [r7, #0]
 800cdc0:	015a      	lsls	r2, r3, #5
 800cdc2:	69bb      	ldr	r3, [r7, #24]
 800cdc4:	4413      	add	r3, r2
 800cdc6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cdca:	461a      	mov	r2, r3
 800cdcc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800cdd0:	6093      	str	r3, [r2, #8]
 800cdd2:	e0a7      	b.n	800cf24 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800cdd4:	693b      	ldr	r3, [r7, #16]
 800cdd6:	f003 0320 	and.w	r3, r3, #32
 800cdda:	2b00      	cmp	r3, #0
 800cddc:	d009      	beq.n	800cdf2 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800cdde:	683b      	ldr	r3, [r7, #0]
 800cde0:	015a      	lsls	r2, r3, #5
 800cde2:	69bb      	ldr	r3, [r7, #24]
 800cde4:	4413      	add	r3, r2
 800cde6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cdea:	461a      	mov	r2, r3
 800cdec:	2320      	movs	r3, #32
 800cdee:	6093      	str	r3, [r2, #8]
 800cdf0:	e098      	b.n	800cf24 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800cdf2:	693b      	ldr	r3, [r7, #16]
 800cdf4:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800cdf8:	2b00      	cmp	r3, #0
 800cdfa:	f040 8093 	bne.w	800cf24 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800cdfe:	697b      	ldr	r3, [r7, #20]
 800ce00:	4a4b      	ldr	r2, [pc, #300]	@ (800cf30 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800ce02:	4293      	cmp	r3, r2
 800ce04:	d90f      	bls.n	800ce26 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800ce06:	693b      	ldr	r3, [r7, #16]
 800ce08:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800ce0c:	2b00      	cmp	r3, #0
 800ce0e:	d00a      	beq.n	800ce26 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800ce10:	683b      	ldr	r3, [r7, #0]
 800ce12:	015a      	lsls	r2, r3, #5
 800ce14:	69bb      	ldr	r3, [r7, #24]
 800ce16:	4413      	add	r3, r2
 800ce18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ce1c:	461a      	mov	r2, r3
 800ce1e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ce22:	6093      	str	r3, [r2, #8]
 800ce24:	e07e      	b.n	800cf24 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800ce26:	683a      	ldr	r2, [r7, #0]
 800ce28:	4613      	mov	r3, r2
 800ce2a:	00db      	lsls	r3, r3, #3
 800ce2c:	4413      	add	r3, r2
 800ce2e:	009b      	lsls	r3, r3, #2
 800ce30:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800ce34:	687a      	ldr	r2, [r7, #4]
 800ce36:	4413      	add	r3, r2
 800ce38:	3304      	adds	r3, #4
 800ce3a:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800ce3c:	68fb      	ldr	r3, [r7, #12]
 800ce3e:	6a1a      	ldr	r2, [r3, #32]
 800ce40:	683b      	ldr	r3, [r7, #0]
 800ce42:	0159      	lsls	r1, r3, #5
 800ce44:	69bb      	ldr	r3, [r7, #24]
 800ce46:	440b      	add	r3, r1
 800ce48:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ce4c:	691b      	ldr	r3, [r3, #16]
 800ce4e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ce52:	1ad2      	subs	r2, r2, r3
 800ce54:	68fb      	ldr	r3, [r7, #12]
 800ce56:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 800ce58:	683b      	ldr	r3, [r7, #0]
 800ce5a:	2b00      	cmp	r3, #0
 800ce5c:	d114      	bne.n	800ce88 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800ce5e:	68fb      	ldr	r3, [r7, #12]
 800ce60:	691b      	ldr	r3, [r3, #16]
 800ce62:	2b00      	cmp	r3, #0
 800ce64:	d109      	bne.n	800ce7a <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800ce66:	687b      	ldr	r3, [r7, #4]
 800ce68:	6818      	ldr	r0, [r3, #0]
 800ce6a:	687b      	ldr	r3, [r7, #4]
 800ce6c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800ce70:	461a      	mov	r2, r3
 800ce72:	2101      	movs	r1, #1
 800ce74:	f008 ff68 	bl	8015d48 <USB_EP0_OutStart>
 800ce78:	e006      	b.n	800ce88 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800ce7a:	68fb      	ldr	r3, [r7, #12]
 800ce7c:	68da      	ldr	r2, [r3, #12]
 800ce7e:	68fb      	ldr	r3, [r7, #12]
 800ce80:	695b      	ldr	r3, [r3, #20]
 800ce82:	441a      	add	r2, r3
 800ce84:	68fb      	ldr	r3, [r7, #12]
 800ce86:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800ce88:	683b      	ldr	r3, [r7, #0]
 800ce8a:	b2db      	uxtb	r3, r3
 800ce8c:	4619      	mov	r1, r3
 800ce8e:	6878      	ldr	r0, [r7, #4]
 800ce90:	f00b fa4e 	bl	8018330 <HAL_PCD_DataOutStageCallback>
 800ce94:	e046      	b.n	800cf24 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800ce96:	697b      	ldr	r3, [r7, #20]
 800ce98:	4a26      	ldr	r2, [pc, #152]	@ (800cf34 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800ce9a:	4293      	cmp	r3, r2
 800ce9c:	d124      	bne.n	800cee8 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800ce9e:	693b      	ldr	r3, [r7, #16]
 800cea0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800cea4:	2b00      	cmp	r3, #0
 800cea6:	d00a      	beq.n	800cebe <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800cea8:	683b      	ldr	r3, [r7, #0]
 800ceaa:	015a      	lsls	r2, r3, #5
 800ceac:	69bb      	ldr	r3, [r7, #24]
 800ceae:	4413      	add	r3, r2
 800ceb0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ceb4:	461a      	mov	r2, r3
 800ceb6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ceba:	6093      	str	r3, [r2, #8]
 800cebc:	e032      	b.n	800cf24 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800cebe:	693b      	ldr	r3, [r7, #16]
 800cec0:	f003 0320 	and.w	r3, r3, #32
 800cec4:	2b00      	cmp	r3, #0
 800cec6:	d008      	beq.n	800ceda <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800cec8:	683b      	ldr	r3, [r7, #0]
 800ceca:	015a      	lsls	r2, r3, #5
 800cecc:	69bb      	ldr	r3, [r7, #24]
 800cece:	4413      	add	r3, r2
 800ced0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ced4:	461a      	mov	r2, r3
 800ced6:	2320      	movs	r3, #32
 800ced8:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800ceda:	683b      	ldr	r3, [r7, #0]
 800cedc:	b2db      	uxtb	r3, r3
 800cede:	4619      	mov	r1, r3
 800cee0:	6878      	ldr	r0, [r7, #4]
 800cee2:	f00b fa25 	bl	8018330 <HAL_PCD_DataOutStageCallback>
 800cee6:	e01d      	b.n	800cf24 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800cee8:	683b      	ldr	r3, [r7, #0]
 800ceea:	2b00      	cmp	r3, #0
 800ceec:	d114      	bne.n	800cf18 <PCD_EP_OutXfrComplete_int+0x1b0>
 800ceee:	6879      	ldr	r1, [r7, #4]
 800cef0:	683a      	ldr	r2, [r7, #0]
 800cef2:	4613      	mov	r3, r2
 800cef4:	00db      	lsls	r3, r3, #3
 800cef6:	4413      	add	r3, r2
 800cef8:	009b      	lsls	r3, r3, #2
 800cefa:	440b      	add	r3, r1
 800cefc:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800cf00:	681b      	ldr	r3, [r3, #0]
 800cf02:	2b00      	cmp	r3, #0
 800cf04:	d108      	bne.n	800cf18 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800cf06:	687b      	ldr	r3, [r7, #4]
 800cf08:	6818      	ldr	r0, [r3, #0]
 800cf0a:	687b      	ldr	r3, [r7, #4]
 800cf0c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800cf10:	461a      	mov	r2, r3
 800cf12:	2100      	movs	r1, #0
 800cf14:	f008 ff18 	bl	8015d48 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800cf18:	683b      	ldr	r3, [r7, #0]
 800cf1a:	b2db      	uxtb	r3, r3
 800cf1c:	4619      	mov	r1, r3
 800cf1e:	6878      	ldr	r0, [r7, #4]
 800cf20:	f00b fa06 	bl	8018330 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800cf24:	2300      	movs	r3, #0
}
 800cf26:	4618      	mov	r0, r3
 800cf28:	3720      	adds	r7, #32
 800cf2a:	46bd      	mov	sp, r7
 800cf2c:	bd80      	pop	{r7, pc}
 800cf2e:	bf00      	nop
 800cf30:	4f54300a 	.word	0x4f54300a
 800cf34:	4f54310a 	.word	0x4f54310a

0800cf38 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800cf38:	b580      	push	{r7, lr}
 800cf3a:	b086      	sub	sp, #24
 800cf3c:	af00      	add	r7, sp, #0
 800cf3e:	6078      	str	r0, [r7, #4]
 800cf40:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800cf42:	687b      	ldr	r3, [r7, #4]
 800cf44:	681b      	ldr	r3, [r3, #0]
 800cf46:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cf48:	697b      	ldr	r3, [r7, #20]
 800cf4a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800cf4c:	697b      	ldr	r3, [r7, #20]
 800cf4e:	333c      	adds	r3, #60	@ 0x3c
 800cf50:	3304      	adds	r3, #4
 800cf52:	681b      	ldr	r3, [r3, #0]
 800cf54:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800cf56:	683b      	ldr	r3, [r7, #0]
 800cf58:	015a      	lsls	r2, r3, #5
 800cf5a:	693b      	ldr	r3, [r7, #16]
 800cf5c:	4413      	add	r3, r2
 800cf5e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cf62:	689b      	ldr	r3, [r3, #8]
 800cf64:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800cf66:	68fb      	ldr	r3, [r7, #12]
 800cf68:	4a15      	ldr	r2, [pc, #84]	@ (800cfc0 <PCD_EP_OutSetupPacket_int+0x88>)
 800cf6a:	4293      	cmp	r3, r2
 800cf6c:	d90e      	bls.n	800cf8c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800cf6e:	68bb      	ldr	r3, [r7, #8]
 800cf70:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800cf74:	2b00      	cmp	r3, #0
 800cf76:	d009      	beq.n	800cf8c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800cf78:	683b      	ldr	r3, [r7, #0]
 800cf7a:	015a      	lsls	r2, r3, #5
 800cf7c:	693b      	ldr	r3, [r7, #16]
 800cf7e:	4413      	add	r3, r2
 800cf80:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cf84:	461a      	mov	r2, r3
 800cf86:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800cf8a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800cf8c:	6878      	ldr	r0, [r7, #4]
 800cf8e:	f00b f9bd 	bl	801830c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800cf92:	68fb      	ldr	r3, [r7, #12]
 800cf94:	4a0a      	ldr	r2, [pc, #40]	@ (800cfc0 <PCD_EP_OutSetupPacket_int+0x88>)
 800cf96:	4293      	cmp	r3, r2
 800cf98:	d90c      	bls.n	800cfb4 <PCD_EP_OutSetupPacket_int+0x7c>
 800cf9a:	687b      	ldr	r3, [r7, #4]
 800cf9c:	799b      	ldrb	r3, [r3, #6]
 800cf9e:	2b01      	cmp	r3, #1
 800cfa0:	d108      	bne.n	800cfb4 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800cfa2:	687b      	ldr	r3, [r7, #4]
 800cfa4:	6818      	ldr	r0, [r3, #0]
 800cfa6:	687b      	ldr	r3, [r7, #4]
 800cfa8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800cfac:	461a      	mov	r2, r3
 800cfae:	2101      	movs	r1, #1
 800cfb0:	f008 feca 	bl	8015d48 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800cfb4:	2300      	movs	r3, #0
}
 800cfb6:	4618      	mov	r0, r3
 800cfb8:	3718      	adds	r7, #24
 800cfba:	46bd      	mov	sp, r7
 800cfbc:	bd80      	pop	{r7, pc}
 800cfbe:	bf00      	nop
 800cfc0:	4f54300a 	.word	0x4f54300a

0800cfc4 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800cfc4:	b480      	push	{r7}
 800cfc6:	b085      	sub	sp, #20
 800cfc8:	af00      	add	r7, sp, #0
 800cfca:	6078      	str	r0, [r7, #4]
 800cfcc:	460b      	mov	r3, r1
 800cfce:	70fb      	strb	r3, [r7, #3]
 800cfd0:	4613      	mov	r3, r2
 800cfd2:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800cfd4:	687b      	ldr	r3, [r7, #4]
 800cfd6:	681b      	ldr	r3, [r3, #0]
 800cfd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cfda:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800cfdc:	78fb      	ldrb	r3, [r7, #3]
 800cfde:	2b00      	cmp	r3, #0
 800cfe0:	d107      	bne.n	800cff2 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800cfe2:	883b      	ldrh	r3, [r7, #0]
 800cfe4:	0419      	lsls	r1, r3, #16
 800cfe6:	687b      	ldr	r3, [r7, #4]
 800cfe8:	681b      	ldr	r3, [r3, #0]
 800cfea:	68ba      	ldr	r2, [r7, #8]
 800cfec:	430a      	orrs	r2, r1
 800cfee:	629a      	str	r2, [r3, #40]	@ 0x28
 800cff0:	e028      	b.n	800d044 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800cff2:	687b      	ldr	r3, [r7, #4]
 800cff4:	681b      	ldr	r3, [r3, #0]
 800cff6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cff8:	0c1b      	lsrs	r3, r3, #16
 800cffa:	68ba      	ldr	r2, [r7, #8]
 800cffc:	4413      	add	r3, r2
 800cffe:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800d000:	2300      	movs	r3, #0
 800d002:	73fb      	strb	r3, [r7, #15]
 800d004:	e00d      	b.n	800d022 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800d006:	687b      	ldr	r3, [r7, #4]
 800d008:	681a      	ldr	r2, [r3, #0]
 800d00a:	7bfb      	ldrb	r3, [r7, #15]
 800d00c:	3340      	adds	r3, #64	@ 0x40
 800d00e:	009b      	lsls	r3, r3, #2
 800d010:	4413      	add	r3, r2
 800d012:	685b      	ldr	r3, [r3, #4]
 800d014:	0c1b      	lsrs	r3, r3, #16
 800d016:	68ba      	ldr	r2, [r7, #8]
 800d018:	4413      	add	r3, r2
 800d01a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800d01c:	7bfb      	ldrb	r3, [r7, #15]
 800d01e:	3301      	adds	r3, #1
 800d020:	73fb      	strb	r3, [r7, #15]
 800d022:	7bfa      	ldrb	r2, [r7, #15]
 800d024:	78fb      	ldrb	r3, [r7, #3]
 800d026:	3b01      	subs	r3, #1
 800d028:	429a      	cmp	r2, r3
 800d02a:	d3ec      	bcc.n	800d006 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800d02c:	883b      	ldrh	r3, [r7, #0]
 800d02e:	0418      	lsls	r0, r3, #16
 800d030:	687b      	ldr	r3, [r7, #4]
 800d032:	6819      	ldr	r1, [r3, #0]
 800d034:	78fb      	ldrb	r3, [r7, #3]
 800d036:	3b01      	subs	r3, #1
 800d038:	68ba      	ldr	r2, [r7, #8]
 800d03a:	4302      	orrs	r2, r0
 800d03c:	3340      	adds	r3, #64	@ 0x40
 800d03e:	009b      	lsls	r3, r3, #2
 800d040:	440b      	add	r3, r1
 800d042:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800d044:	2300      	movs	r3, #0
}
 800d046:	4618      	mov	r0, r3
 800d048:	3714      	adds	r7, #20
 800d04a:	46bd      	mov	sp, r7
 800d04c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d050:	4770      	bx	lr

0800d052 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800d052:	b480      	push	{r7}
 800d054:	b083      	sub	sp, #12
 800d056:	af00      	add	r7, sp, #0
 800d058:	6078      	str	r0, [r7, #4]
 800d05a:	460b      	mov	r3, r1
 800d05c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800d05e:	687b      	ldr	r3, [r7, #4]
 800d060:	681b      	ldr	r3, [r3, #0]
 800d062:	887a      	ldrh	r2, [r7, #2]
 800d064:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800d066:	2300      	movs	r3, #0
}
 800d068:	4618      	mov	r0, r3
 800d06a:	370c      	adds	r7, #12
 800d06c:	46bd      	mov	sp, r7
 800d06e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d072:	4770      	bx	lr

0800d074 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800d074:	b480      	push	{r7}
 800d076:	b085      	sub	sp, #20
 800d078:	af00      	add	r7, sp, #0
 800d07a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800d07c:	687b      	ldr	r3, [r7, #4]
 800d07e:	681b      	ldr	r3, [r3, #0]
 800d080:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800d082:	687b      	ldr	r3, [r7, #4]
 800d084:	2201      	movs	r2, #1
 800d086:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 800d08a:	687b      	ldr	r3, [r7, #4]
 800d08c:	2200      	movs	r2, #0
 800d08e:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800d092:	68fb      	ldr	r3, [r7, #12]
 800d094:	699b      	ldr	r3, [r3, #24]
 800d096:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800d09a:	68fb      	ldr	r3, [r7, #12]
 800d09c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800d09e:	68fb      	ldr	r3, [r7, #12]
 800d0a0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d0a2:	4b05      	ldr	r3, [pc, #20]	@ (800d0b8 <HAL_PCDEx_ActivateLPM+0x44>)
 800d0a4:	4313      	orrs	r3, r2
 800d0a6:	68fa      	ldr	r2, [r7, #12]
 800d0a8:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800d0aa:	2300      	movs	r3, #0
}
 800d0ac:	4618      	mov	r0, r3
 800d0ae:	3714      	adds	r7, #20
 800d0b0:	46bd      	mov	sp, r7
 800d0b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0b6:	4770      	bx	lr
 800d0b8:	10000003 	.word	0x10000003

0800d0bc <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800d0bc:	b480      	push	{r7}
 800d0be:	b083      	sub	sp, #12
 800d0c0:	af00      	add	r7, sp, #0
 800d0c2:	6078      	str	r0, [r7, #4]
 800d0c4:	460b      	mov	r3, r1
 800d0c6:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800d0c8:	bf00      	nop
 800d0ca:	370c      	adds	r7, #12
 800d0cc:	46bd      	mov	sp, r7
 800d0ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0d2:	4770      	bx	lr

0800d0d4 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800d0d4:	b580      	push	{r7, lr}
 800d0d6:	b084      	sub	sp, #16
 800d0d8:	af00      	add	r7, sp, #0
 800d0da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800d0dc:	4b19      	ldr	r3, [pc, #100]	@ (800d144 <HAL_PWREx_ConfigSupply+0x70>)
 800d0de:	68db      	ldr	r3, [r3, #12]
 800d0e0:	f003 0304 	and.w	r3, r3, #4
 800d0e4:	2b04      	cmp	r3, #4
 800d0e6:	d00a      	beq.n	800d0fe <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800d0e8:	4b16      	ldr	r3, [pc, #88]	@ (800d144 <HAL_PWREx_ConfigSupply+0x70>)
 800d0ea:	68db      	ldr	r3, [r3, #12]
 800d0ec:	f003 0307 	and.w	r3, r3, #7
 800d0f0:	687a      	ldr	r2, [r7, #4]
 800d0f2:	429a      	cmp	r2, r3
 800d0f4:	d001      	beq.n	800d0fa <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800d0f6:	2301      	movs	r3, #1
 800d0f8:	e01f      	b.n	800d13a <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800d0fa:	2300      	movs	r3, #0
 800d0fc:	e01d      	b.n	800d13a <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800d0fe:	4b11      	ldr	r3, [pc, #68]	@ (800d144 <HAL_PWREx_ConfigSupply+0x70>)
 800d100:	68db      	ldr	r3, [r3, #12]
 800d102:	f023 0207 	bic.w	r2, r3, #7
 800d106:	490f      	ldr	r1, [pc, #60]	@ (800d144 <HAL_PWREx_ConfigSupply+0x70>)
 800d108:	687b      	ldr	r3, [r7, #4]
 800d10a:	4313      	orrs	r3, r2
 800d10c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800d10e:	f7fa f963 	bl	80073d8 <HAL_GetTick>
 800d112:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800d114:	e009      	b.n	800d12a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800d116:	f7fa f95f 	bl	80073d8 <HAL_GetTick>
 800d11a:	4602      	mov	r2, r0
 800d11c:	68fb      	ldr	r3, [r7, #12]
 800d11e:	1ad3      	subs	r3, r2, r3
 800d120:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800d124:	d901      	bls.n	800d12a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800d126:	2301      	movs	r3, #1
 800d128:	e007      	b.n	800d13a <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800d12a:	4b06      	ldr	r3, [pc, #24]	@ (800d144 <HAL_PWREx_ConfigSupply+0x70>)
 800d12c:	685b      	ldr	r3, [r3, #4]
 800d12e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800d132:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d136:	d1ee      	bne.n	800d116 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800d138:	2300      	movs	r3, #0
}
 800d13a:	4618      	mov	r0, r3
 800d13c:	3710      	adds	r7, #16
 800d13e:	46bd      	mov	sp, r7
 800d140:	bd80      	pop	{r7, pc}
 800d142:	bf00      	nop
 800d144:	58024800 	.word	0x58024800

0800d148 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 800d148:	b480      	push	{r7}
 800d14a:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 800d14c:	4b05      	ldr	r3, [pc, #20]	@ (800d164 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800d14e:	68db      	ldr	r3, [r3, #12]
 800d150:	4a04      	ldr	r2, [pc, #16]	@ (800d164 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800d152:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800d156:	60d3      	str	r3, [r2, #12]
}
 800d158:	bf00      	nop
 800d15a:	46bd      	mov	sp, r7
 800d15c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d160:	4770      	bx	lr
 800d162:	bf00      	nop
 800d164:	58024800 	.word	0x58024800

0800d168 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800d168:	b580      	push	{r7, lr}
 800d16a:	b08c      	sub	sp, #48	@ 0x30
 800d16c:	af00      	add	r7, sp, #0
 800d16e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800d170:	687b      	ldr	r3, [r7, #4]
 800d172:	2b00      	cmp	r3, #0
 800d174:	d101      	bne.n	800d17a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800d176:	2301      	movs	r3, #1
 800d178:	e3c8      	b.n	800d90c <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800d17a:	687b      	ldr	r3, [r7, #4]
 800d17c:	681b      	ldr	r3, [r3, #0]
 800d17e:	f003 0301 	and.w	r3, r3, #1
 800d182:	2b00      	cmp	r3, #0
 800d184:	f000 8087 	beq.w	800d296 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800d188:	4b88      	ldr	r3, [pc, #544]	@ (800d3ac <HAL_RCC_OscConfig+0x244>)
 800d18a:	691b      	ldr	r3, [r3, #16]
 800d18c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d190:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800d192:	4b86      	ldr	r3, [pc, #536]	@ (800d3ac <HAL_RCC_OscConfig+0x244>)
 800d194:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d196:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800d198:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d19a:	2b10      	cmp	r3, #16
 800d19c:	d007      	beq.n	800d1ae <HAL_RCC_OscConfig+0x46>
 800d19e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d1a0:	2b18      	cmp	r3, #24
 800d1a2:	d110      	bne.n	800d1c6 <HAL_RCC_OscConfig+0x5e>
 800d1a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d1a6:	f003 0303 	and.w	r3, r3, #3
 800d1aa:	2b02      	cmp	r3, #2
 800d1ac:	d10b      	bne.n	800d1c6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d1ae:	4b7f      	ldr	r3, [pc, #508]	@ (800d3ac <HAL_RCC_OscConfig+0x244>)
 800d1b0:	681b      	ldr	r3, [r3, #0]
 800d1b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d1b6:	2b00      	cmp	r3, #0
 800d1b8:	d06c      	beq.n	800d294 <HAL_RCC_OscConfig+0x12c>
 800d1ba:	687b      	ldr	r3, [r7, #4]
 800d1bc:	685b      	ldr	r3, [r3, #4]
 800d1be:	2b00      	cmp	r3, #0
 800d1c0:	d168      	bne.n	800d294 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800d1c2:	2301      	movs	r3, #1
 800d1c4:	e3a2      	b.n	800d90c <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800d1c6:	687b      	ldr	r3, [r7, #4]
 800d1c8:	685b      	ldr	r3, [r3, #4]
 800d1ca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d1ce:	d106      	bne.n	800d1de <HAL_RCC_OscConfig+0x76>
 800d1d0:	4b76      	ldr	r3, [pc, #472]	@ (800d3ac <HAL_RCC_OscConfig+0x244>)
 800d1d2:	681b      	ldr	r3, [r3, #0]
 800d1d4:	4a75      	ldr	r2, [pc, #468]	@ (800d3ac <HAL_RCC_OscConfig+0x244>)
 800d1d6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d1da:	6013      	str	r3, [r2, #0]
 800d1dc:	e02e      	b.n	800d23c <HAL_RCC_OscConfig+0xd4>
 800d1de:	687b      	ldr	r3, [r7, #4]
 800d1e0:	685b      	ldr	r3, [r3, #4]
 800d1e2:	2b00      	cmp	r3, #0
 800d1e4:	d10c      	bne.n	800d200 <HAL_RCC_OscConfig+0x98>
 800d1e6:	4b71      	ldr	r3, [pc, #452]	@ (800d3ac <HAL_RCC_OscConfig+0x244>)
 800d1e8:	681b      	ldr	r3, [r3, #0]
 800d1ea:	4a70      	ldr	r2, [pc, #448]	@ (800d3ac <HAL_RCC_OscConfig+0x244>)
 800d1ec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d1f0:	6013      	str	r3, [r2, #0]
 800d1f2:	4b6e      	ldr	r3, [pc, #440]	@ (800d3ac <HAL_RCC_OscConfig+0x244>)
 800d1f4:	681b      	ldr	r3, [r3, #0]
 800d1f6:	4a6d      	ldr	r2, [pc, #436]	@ (800d3ac <HAL_RCC_OscConfig+0x244>)
 800d1f8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800d1fc:	6013      	str	r3, [r2, #0]
 800d1fe:	e01d      	b.n	800d23c <HAL_RCC_OscConfig+0xd4>
 800d200:	687b      	ldr	r3, [r7, #4]
 800d202:	685b      	ldr	r3, [r3, #4]
 800d204:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800d208:	d10c      	bne.n	800d224 <HAL_RCC_OscConfig+0xbc>
 800d20a:	4b68      	ldr	r3, [pc, #416]	@ (800d3ac <HAL_RCC_OscConfig+0x244>)
 800d20c:	681b      	ldr	r3, [r3, #0]
 800d20e:	4a67      	ldr	r2, [pc, #412]	@ (800d3ac <HAL_RCC_OscConfig+0x244>)
 800d210:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800d214:	6013      	str	r3, [r2, #0]
 800d216:	4b65      	ldr	r3, [pc, #404]	@ (800d3ac <HAL_RCC_OscConfig+0x244>)
 800d218:	681b      	ldr	r3, [r3, #0]
 800d21a:	4a64      	ldr	r2, [pc, #400]	@ (800d3ac <HAL_RCC_OscConfig+0x244>)
 800d21c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d220:	6013      	str	r3, [r2, #0]
 800d222:	e00b      	b.n	800d23c <HAL_RCC_OscConfig+0xd4>
 800d224:	4b61      	ldr	r3, [pc, #388]	@ (800d3ac <HAL_RCC_OscConfig+0x244>)
 800d226:	681b      	ldr	r3, [r3, #0]
 800d228:	4a60      	ldr	r2, [pc, #384]	@ (800d3ac <HAL_RCC_OscConfig+0x244>)
 800d22a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d22e:	6013      	str	r3, [r2, #0]
 800d230:	4b5e      	ldr	r3, [pc, #376]	@ (800d3ac <HAL_RCC_OscConfig+0x244>)
 800d232:	681b      	ldr	r3, [r3, #0]
 800d234:	4a5d      	ldr	r2, [pc, #372]	@ (800d3ac <HAL_RCC_OscConfig+0x244>)
 800d236:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800d23a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800d23c:	687b      	ldr	r3, [r7, #4]
 800d23e:	685b      	ldr	r3, [r3, #4]
 800d240:	2b00      	cmp	r3, #0
 800d242:	d013      	beq.n	800d26c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d244:	f7fa f8c8 	bl	80073d8 <HAL_GetTick>
 800d248:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800d24a:	e008      	b.n	800d25e <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800d24c:	f7fa f8c4 	bl	80073d8 <HAL_GetTick>
 800d250:	4602      	mov	r2, r0
 800d252:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d254:	1ad3      	subs	r3, r2, r3
 800d256:	2b64      	cmp	r3, #100	@ 0x64
 800d258:	d901      	bls.n	800d25e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800d25a:	2303      	movs	r3, #3
 800d25c:	e356      	b.n	800d90c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800d25e:	4b53      	ldr	r3, [pc, #332]	@ (800d3ac <HAL_RCC_OscConfig+0x244>)
 800d260:	681b      	ldr	r3, [r3, #0]
 800d262:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d266:	2b00      	cmp	r3, #0
 800d268:	d0f0      	beq.n	800d24c <HAL_RCC_OscConfig+0xe4>
 800d26a:	e014      	b.n	800d296 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d26c:	f7fa f8b4 	bl	80073d8 <HAL_GetTick>
 800d270:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800d272:	e008      	b.n	800d286 <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800d274:	f7fa f8b0 	bl	80073d8 <HAL_GetTick>
 800d278:	4602      	mov	r2, r0
 800d27a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d27c:	1ad3      	subs	r3, r2, r3
 800d27e:	2b64      	cmp	r3, #100	@ 0x64
 800d280:	d901      	bls.n	800d286 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800d282:	2303      	movs	r3, #3
 800d284:	e342      	b.n	800d90c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800d286:	4b49      	ldr	r3, [pc, #292]	@ (800d3ac <HAL_RCC_OscConfig+0x244>)
 800d288:	681b      	ldr	r3, [r3, #0]
 800d28a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d28e:	2b00      	cmp	r3, #0
 800d290:	d1f0      	bne.n	800d274 <HAL_RCC_OscConfig+0x10c>
 800d292:	e000      	b.n	800d296 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d294:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800d296:	687b      	ldr	r3, [r7, #4]
 800d298:	681b      	ldr	r3, [r3, #0]
 800d29a:	f003 0302 	and.w	r3, r3, #2
 800d29e:	2b00      	cmp	r3, #0
 800d2a0:	f000 808c 	beq.w	800d3bc <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800d2a4:	4b41      	ldr	r3, [pc, #260]	@ (800d3ac <HAL_RCC_OscConfig+0x244>)
 800d2a6:	691b      	ldr	r3, [r3, #16]
 800d2a8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d2ac:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800d2ae:	4b3f      	ldr	r3, [pc, #252]	@ (800d3ac <HAL_RCC_OscConfig+0x244>)
 800d2b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d2b2:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800d2b4:	6a3b      	ldr	r3, [r7, #32]
 800d2b6:	2b00      	cmp	r3, #0
 800d2b8:	d007      	beq.n	800d2ca <HAL_RCC_OscConfig+0x162>
 800d2ba:	6a3b      	ldr	r3, [r7, #32]
 800d2bc:	2b18      	cmp	r3, #24
 800d2be:	d137      	bne.n	800d330 <HAL_RCC_OscConfig+0x1c8>
 800d2c0:	69fb      	ldr	r3, [r7, #28]
 800d2c2:	f003 0303 	and.w	r3, r3, #3
 800d2c6:	2b00      	cmp	r3, #0
 800d2c8:	d132      	bne.n	800d330 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800d2ca:	4b38      	ldr	r3, [pc, #224]	@ (800d3ac <HAL_RCC_OscConfig+0x244>)
 800d2cc:	681b      	ldr	r3, [r3, #0]
 800d2ce:	f003 0304 	and.w	r3, r3, #4
 800d2d2:	2b00      	cmp	r3, #0
 800d2d4:	d005      	beq.n	800d2e2 <HAL_RCC_OscConfig+0x17a>
 800d2d6:	687b      	ldr	r3, [r7, #4]
 800d2d8:	68db      	ldr	r3, [r3, #12]
 800d2da:	2b00      	cmp	r3, #0
 800d2dc:	d101      	bne.n	800d2e2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800d2de:	2301      	movs	r3, #1
 800d2e0:	e314      	b.n	800d90c <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800d2e2:	4b32      	ldr	r3, [pc, #200]	@ (800d3ac <HAL_RCC_OscConfig+0x244>)
 800d2e4:	681b      	ldr	r3, [r3, #0]
 800d2e6:	f023 0219 	bic.w	r2, r3, #25
 800d2ea:	687b      	ldr	r3, [r7, #4]
 800d2ec:	68db      	ldr	r3, [r3, #12]
 800d2ee:	492f      	ldr	r1, [pc, #188]	@ (800d3ac <HAL_RCC_OscConfig+0x244>)
 800d2f0:	4313      	orrs	r3, r2
 800d2f2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d2f4:	f7fa f870 	bl	80073d8 <HAL_GetTick>
 800d2f8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800d2fa:	e008      	b.n	800d30e <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d2fc:	f7fa f86c 	bl	80073d8 <HAL_GetTick>
 800d300:	4602      	mov	r2, r0
 800d302:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d304:	1ad3      	subs	r3, r2, r3
 800d306:	2b02      	cmp	r3, #2
 800d308:	d901      	bls.n	800d30e <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800d30a:	2303      	movs	r3, #3
 800d30c:	e2fe      	b.n	800d90c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800d30e:	4b27      	ldr	r3, [pc, #156]	@ (800d3ac <HAL_RCC_OscConfig+0x244>)
 800d310:	681b      	ldr	r3, [r3, #0]
 800d312:	f003 0304 	and.w	r3, r3, #4
 800d316:	2b00      	cmp	r3, #0
 800d318:	d0f0      	beq.n	800d2fc <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d31a:	4b24      	ldr	r3, [pc, #144]	@ (800d3ac <HAL_RCC_OscConfig+0x244>)
 800d31c:	685b      	ldr	r3, [r3, #4]
 800d31e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800d322:	687b      	ldr	r3, [r7, #4]
 800d324:	691b      	ldr	r3, [r3, #16]
 800d326:	061b      	lsls	r3, r3, #24
 800d328:	4920      	ldr	r1, [pc, #128]	@ (800d3ac <HAL_RCC_OscConfig+0x244>)
 800d32a:	4313      	orrs	r3, r2
 800d32c:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800d32e:	e045      	b.n	800d3bc <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800d330:	687b      	ldr	r3, [r7, #4]
 800d332:	68db      	ldr	r3, [r3, #12]
 800d334:	2b00      	cmp	r3, #0
 800d336:	d026      	beq.n	800d386 <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800d338:	4b1c      	ldr	r3, [pc, #112]	@ (800d3ac <HAL_RCC_OscConfig+0x244>)
 800d33a:	681b      	ldr	r3, [r3, #0]
 800d33c:	f023 0219 	bic.w	r2, r3, #25
 800d340:	687b      	ldr	r3, [r7, #4]
 800d342:	68db      	ldr	r3, [r3, #12]
 800d344:	4919      	ldr	r1, [pc, #100]	@ (800d3ac <HAL_RCC_OscConfig+0x244>)
 800d346:	4313      	orrs	r3, r2
 800d348:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d34a:	f7fa f845 	bl	80073d8 <HAL_GetTick>
 800d34e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800d350:	e008      	b.n	800d364 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d352:	f7fa f841 	bl	80073d8 <HAL_GetTick>
 800d356:	4602      	mov	r2, r0
 800d358:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d35a:	1ad3      	subs	r3, r2, r3
 800d35c:	2b02      	cmp	r3, #2
 800d35e:	d901      	bls.n	800d364 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 800d360:	2303      	movs	r3, #3
 800d362:	e2d3      	b.n	800d90c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800d364:	4b11      	ldr	r3, [pc, #68]	@ (800d3ac <HAL_RCC_OscConfig+0x244>)
 800d366:	681b      	ldr	r3, [r3, #0]
 800d368:	f003 0304 	and.w	r3, r3, #4
 800d36c:	2b00      	cmp	r3, #0
 800d36e:	d0f0      	beq.n	800d352 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d370:	4b0e      	ldr	r3, [pc, #56]	@ (800d3ac <HAL_RCC_OscConfig+0x244>)
 800d372:	685b      	ldr	r3, [r3, #4]
 800d374:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800d378:	687b      	ldr	r3, [r7, #4]
 800d37a:	691b      	ldr	r3, [r3, #16]
 800d37c:	061b      	lsls	r3, r3, #24
 800d37e:	490b      	ldr	r1, [pc, #44]	@ (800d3ac <HAL_RCC_OscConfig+0x244>)
 800d380:	4313      	orrs	r3, r2
 800d382:	604b      	str	r3, [r1, #4]
 800d384:	e01a      	b.n	800d3bc <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800d386:	4b09      	ldr	r3, [pc, #36]	@ (800d3ac <HAL_RCC_OscConfig+0x244>)
 800d388:	681b      	ldr	r3, [r3, #0]
 800d38a:	4a08      	ldr	r2, [pc, #32]	@ (800d3ac <HAL_RCC_OscConfig+0x244>)
 800d38c:	f023 0301 	bic.w	r3, r3, #1
 800d390:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d392:	f7fa f821 	bl	80073d8 <HAL_GetTick>
 800d396:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800d398:	e00a      	b.n	800d3b0 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d39a:	f7fa f81d 	bl	80073d8 <HAL_GetTick>
 800d39e:	4602      	mov	r2, r0
 800d3a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d3a2:	1ad3      	subs	r3, r2, r3
 800d3a4:	2b02      	cmp	r3, #2
 800d3a6:	d903      	bls.n	800d3b0 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 800d3a8:	2303      	movs	r3, #3
 800d3aa:	e2af      	b.n	800d90c <HAL_RCC_OscConfig+0x7a4>
 800d3ac:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800d3b0:	4b96      	ldr	r3, [pc, #600]	@ (800d60c <HAL_RCC_OscConfig+0x4a4>)
 800d3b2:	681b      	ldr	r3, [r3, #0]
 800d3b4:	f003 0304 	and.w	r3, r3, #4
 800d3b8:	2b00      	cmp	r3, #0
 800d3ba:	d1ee      	bne.n	800d39a <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800d3bc:	687b      	ldr	r3, [r7, #4]
 800d3be:	681b      	ldr	r3, [r3, #0]
 800d3c0:	f003 0310 	and.w	r3, r3, #16
 800d3c4:	2b00      	cmp	r3, #0
 800d3c6:	d06a      	beq.n	800d49e <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800d3c8:	4b90      	ldr	r3, [pc, #576]	@ (800d60c <HAL_RCC_OscConfig+0x4a4>)
 800d3ca:	691b      	ldr	r3, [r3, #16]
 800d3cc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d3d0:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800d3d2:	4b8e      	ldr	r3, [pc, #568]	@ (800d60c <HAL_RCC_OscConfig+0x4a4>)
 800d3d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d3d6:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800d3d8:	69bb      	ldr	r3, [r7, #24]
 800d3da:	2b08      	cmp	r3, #8
 800d3dc:	d007      	beq.n	800d3ee <HAL_RCC_OscConfig+0x286>
 800d3de:	69bb      	ldr	r3, [r7, #24]
 800d3e0:	2b18      	cmp	r3, #24
 800d3e2:	d11b      	bne.n	800d41c <HAL_RCC_OscConfig+0x2b4>
 800d3e4:	697b      	ldr	r3, [r7, #20]
 800d3e6:	f003 0303 	and.w	r3, r3, #3
 800d3ea:	2b01      	cmp	r3, #1
 800d3ec:	d116      	bne.n	800d41c <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800d3ee:	4b87      	ldr	r3, [pc, #540]	@ (800d60c <HAL_RCC_OscConfig+0x4a4>)
 800d3f0:	681b      	ldr	r3, [r3, #0]
 800d3f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d3f6:	2b00      	cmp	r3, #0
 800d3f8:	d005      	beq.n	800d406 <HAL_RCC_OscConfig+0x29e>
 800d3fa:	687b      	ldr	r3, [r7, #4]
 800d3fc:	69db      	ldr	r3, [r3, #28]
 800d3fe:	2b80      	cmp	r3, #128	@ 0x80
 800d400:	d001      	beq.n	800d406 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 800d402:	2301      	movs	r3, #1
 800d404:	e282      	b.n	800d90c <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800d406:	4b81      	ldr	r3, [pc, #516]	@ (800d60c <HAL_RCC_OscConfig+0x4a4>)
 800d408:	68db      	ldr	r3, [r3, #12]
 800d40a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800d40e:	687b      	ldr	r3, [r7, #4]
 800d410:	6a1b      	ldr	r3, [r3, #32]
 800d412:	061b      	lsls	r3, r3, #24
 800d414:	497d      	ldr	r1, [pc, #500]	@ (800d60c <HAL_RCC_OscConfig+0x4a4>)
 800d416:	4313      	orrs	r3, r2
 800d418:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800d41a:	e040      	b.n	800d49e <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800d41c:	687b      	ldr	r3, [r7, #4]
 800d41e:	69db      	ldr	r3, [r3, #28]
 800d420:	2b00      	cmp	r3, #0
 800d422:	d023      	beq.n	800d46c <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800d424:	4b79      	ldr	r3, [pc, #484]	@ (800d60c <HAL_RCC_OscConfig+0x4a4>)
 800d426:	681b      	ldr	r3, [r3, #0]
 800d428:	4a78      	ldr	r2, [pc, #480]	@ (800d60c <HAL_RCC_OscConfig+0x4a4>)
 800d42a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d42e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d430:	f7f9 ffd2 	bl	80073d8 <HAL_GetTick>
 800d434:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800d436:	e008      	b.n	800d44a <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800d438:	f7f9 ffce 	bl	80073d8 <HAL_GetTick>
 800d43c:	4602      	mov	r2, r0
 800d43e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d440:	1ad3      	subs	r3, r2, r3
 800d442:	2b02      	cmp	r3, #2
 800d444:	d901      	bls.n	800d44a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800d446:	2303      	movs	r3, #3
 800d448:	e260      	b.n	800d90c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800d44a:	4b70      	ldr	r3, [pc, #448]	@ (800d60c <HAL_RCC_OscConfig+0x4a4>)
 800d44c:	681b      	ldr	r3, [r3, #0]
 800d44e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d452:	2b00      	cmp	r3, #0
 800d454:	d0f0      	beq.n	800d438 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800d456:	4b6d      	ldr	r3, [pc, #436]	@ (800d60c <HAL_RCC_OscConfig+0x4a4>)
 800d458:	68db      	ldr	r3, [r3, #12]
 800d45a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800d45e:	687b      	ldr	r3, [r7, #4]
 800d460:	6a1b      	ldr	r3, [r3, #32]
 800d462:	061b      	lsls	r3, r3, #24
 800d464:	4969      	ldr	r1, [pc, #420]	@ (800d60c <HAL_RCC_OscConfig+0x4a4>)
 800d466:	4313      	orrs	r3, r2
 800d468:	60cb      	str	r3, [r1, #12]
 800d46a:	e018      	b.n	800d49e <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800d46c:	4b67      	ldr	r3, [pc, #412]	@ (800d60c <HAL_RCC_OscConfig+0x4a4>)
 800d46e:	681b      	ldr	r3, [r3, #0]
 800d470:	4a66      	ldr	r2, [pc, #408]	@ (800d60c <HAL_RCC_OscConfig+0x4a4>)
 800d472:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d476:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d478:	f7f9 ffae 	bl	80073d8 <HAL_GetTick>
 800d47c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800d47e:	e008      	b.n	800d492 <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800d480:	f7f9 ffaa 	bl	80073d8 <HAL_GetTick>
 800d484:	4602      	mov	r2, r0
 800d486:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d488:	1ad3      	subs	r3, r2, r3
 800d48a:	2b02      	cmp	r3, #2
 800d48c:	d901      	bls.n	800d492 <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 800d48e:	2303      	movs	r3, #3
 800d490:	e23c      	b.n	800d90c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800d492:	4b5e      	ldr	r3, [pc, #376]	@ (800d60c <HAL_RCC_OscConfig+0x4a4>)
 800d494:	681b      	ldr	r3, [r3, #0]
 800d496:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d49a:	2b00      	cmp	r3, #0
 800d49c:	d1f0      	bne.n	800d480 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800d49e:	687b      	ldr	r3, [r7, #4]
 800d4a0:	681b      	ldr	r3, [r3, #0]
 800d4a2:	f003 0308 	and.w	r3, r3, #8
 800d4a6:	2b00      	cmp	r3, #0
 800d4a8:	d036      	beq.n	800d518 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800d4aa:	687b      	ldr	r3, [r7, #4]
 800d4ac:	695b      	ldr	r3, [r3, #20]
 800d4ae:	2b00      	cmp	r3, #0
 800d4b0:	d019      	beq.n	800d4e6 <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800d4b2:	4b56      	ldr	r3, [pc, #344]	@ (800d60c <HAL_RCC_OscConfig+0x4a4>)
 800d4b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d4b6:	4a55      	ldr	r2, [pc, #340]	@ (800d60c <HAL_RCC_OscConfig+0x4a4>)
 800d4b8:	f043 0301 	orr.w	r3, r3, #1
 800d4bc:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d4be:	f7f9 ff8b 	bl	80073d8 <HAL_GetTick>
 800d4c2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800d4c4:	e008      	b.n	800d4d8 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800d4c6:	f7f9 ff87 	bl	80073d8 <HAL_GetTick>
 800d4ca:	4602      	mov	r2, r0
 800d4cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4ce:	1ad3      	subs	r3, r2, r3
 800d4d0:	2b02      	cmp	r3, #2
 800d4d2:	d901      	bls.n	800d4d8 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 800d4d4:	2303      	movs	r3, #3
 800d4d6:	e219      	b.n	800d90c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800d4d8:	4b4c      	ldr	r3, [pc, #304]	@ (800d60c <HAL_RCC_OscConfig+0x4a4>)
 800d4da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d4dc:	f003 0302 	and.w	r3, r3, #2
 800d4e0:	2b00      	cmp	r3, #0
 800d4e2:	d0f0      	beq.n	800d4c6 <HAL_RCC_OscConfig+0x35e>
 800d4e4:	e018      	b.n	800d518 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800d4e6:	4b49      	ldr	r3, [pc, #292]	@ (800d60c <HAL_RCC_OscConfig+0x4a4>)
 800d4e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d4ea:	4a48      	ldr	r2, [pc, #288]	@ (800d60c <HAL_RCC_OscConfig+0x4a4>)
 800d4ec:	f023 0301 	bic.w	r3, r3, #1
 800d4f0:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d4f2:	f7f9 ff71 	bl	80073d8 <HAL_GetTick>
 800d4f6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800d4f8:	e008      	b.n	800d50c <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800d4fa:	f7f9 ff6d 	bl	80073d8 <HAL_GetTick>
 800d4fe:	4602      	mov	r2, r0
 800d500:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d502:	1ad3      	subs	r3, r2, r3
 800d504:	2b02      	cmp	r3, #2
 800d506:	d901      	bls.n	800d50c <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 800d508:	2303      	movs	r3, #3
 800d50a:	e1ff      	b.n	800d90c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800d50c:	4b3f      	ldr	r3, [pc, #252]	@ (800d60c <HAL_RCC_OscConfig+0x4a4>)
 800d50e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d510:	f003 0302 	and.w	r3, r3, #2
 800d514:	2b00      	cmp	r3, #0
 800d516:	d1f0      	bne.n	800d4fa <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800d518:	687b      	ldr	r3, [r7, #4]
 800d51a:	681b      	ldr	r3, [r3, #0]
 800d51c:	f003 0320 	and.w	r3, r3, #32
 800d520:	2b00      	cmp	r3, #0
 800d522:	d036      	beq.n	800d592 <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800d524:	687b      	ldr	r3, [r7, #4]
 800d526:	699b      	ldr	r3, [r3, #24]
 800d528:	2b00      	cmp	r3, #0
 800d52a:	d019      	beq.n	800d560 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800d52c:	4b37      	ldr	r3, [pc, #220]	@ (800d60c <HAL_RCC_OscConfig+0x4a4>)
 800d52e:	681b      	ldr	r3, [r3, #0]
 800d530:	4a36      	ldr	r2, [pc, #216]	@ (800d60c <HAL_RCC_OscConfig+0x4a4>)
 800d532:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800d536:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800d538:	f7f9 ff4e 	bl	80073d8 <HAL_GetTick>
 800d53c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800d53e:	e008      	b.n	800d552 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800d540:	f7f9 ff4a 	bl	80073d8 <HAL_GetTick>
 800d544:	4602      	mov	r2, r0
 800d546:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d548:	1ad3      	subs	r3, r2, r3
 800d54a:	2b02      	cmp	r3, #2
 800d54c:	d901      	bls.n	800d552 <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 800d54e:	2303      	movs	r3, #3
 800d550:	e1dc      	b.n	800d90c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800d552:	4b2e      	ldr	r3, [pc, #184]	@ (800d60c <HAL_RCC_OscConfig+0x4a4>)
 800d554:	681b      	ldr	r3, [r3, #0]
 800d556:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800d55a:	2b00      	cmp	r3, #0
 800d55c:	d0f0      	beq.n	800d540 <HAL_RCC_OscConfig+0x3d8>
 800d55e:	e018      	b.n	800d592 <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800d560:	4b2a      	ldr	r3, [pc, #168]	@ (800d60c <HAL_RCC_OscConfig+0x4a4>)
 800d562:	681b      	ldr	r3, [r3, #0]
 800d564:	4a29      	ldr	r2, [pc, #164]	@ (800d60c <HAL_RCC_OscConfig+0x4a4>)
 800d566:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d56a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800d56c:	f7f9 ff34 	bl	80073d8 <HAL_GetTick>
 800d570:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800d572:	e008      	b.n	800d586 <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800d574:	f7f9 ff30 	bl	80073d8 <HAL_GetTick>
 800d578:	4602      	mov	r2, r0
 800d57a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d57c:	1ad3      	subs	r3, r2, r3
 800d57e:	2b02      	cmp	r3, #2
 800d580:	d901      	bls.n	800d586 <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 800d582:	2303      	movs	r3, #3
 800d584:	e1c2      	b.n	800d90c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800d586:	4b21      	ldr	r3, [pc, #132]	@ (800d60c <HAL_RCC_OscConfig+0x4a4>)
 800d588:	681b      	ldr	r3, [r3, #0]
 800d58a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800d58e:	2b00      	cmp	r3, #0
 800d590:	d1f0      	bne.n	800d574 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800d592:	687b      	ldr	r3, [r7, #4]
 800d594:	681b      	ldr	r3, [r3, #0]
 800d596:	f003 0304 	and.w	r3, r3, #4
 800d59a:	2b00      	cmp	r3, #0
 800d59c:	f000 8086 	beq.w	800d6ac <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800d5a0:	4b1b      	ldr	r3, [pc, #108]	@ (800d610 <HAL_RCC_OscConfig+0x4a8>)
 800d5a2:	681b      	ldr	r3, [r3, #0]
 800d5a4:	4a1a      	ldr	r2, [pc, #104]	@ (800d610 <HAL_RCC_OscConfig+0x4a8>)
 800d5a6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d5aa:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800d5ac:	f7f9 ff14 	bl	80073d8 <HAL_GetTick>
 800d5b0:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800d5b2:	e008      	b.n	800d5c6 <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800d5b4:	f7f9 ff10 	bl	80073d8 <HAL_GetTick>
 800d5b8:	4602      	mov	r2, r0
 800d5ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5bc:	1ad3      	subs	r3, r2, r3
 800d5be:	2b64      	cmp	r3, #100	@ 0x64
 800d5c0:	d901      	bls.n	800d5c6 <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 800d5c2:	2303      	movs	r3, #3
 800d5c4:	e1a2      	b.n	800d90c <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800d5c6:	4b12      	ldr	r3, [pc, #72]	@ (800d610 <HAL_RCC_OscConfig+0x4a8>)
 800d5c8:	681b      	ldr	r3, [r3, #0]
 800d5ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d5ce:	2b00      	cmp	r3, #0
 800d5d0:	d0f0      	beq.n	800d5b4 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800d5d2:	687b      	ldr	r3, [r7, #4]
 800d5d4:	689b      	ldr	r3, [r3, #8]
 800d5d6:	2b01      	cmp	r3, #1
 800d5d8:	d106      	bne.n	800d5e8 <HAL_RCC_OscConfig+0x480>
 800d5da:	4b0c      	ldr	r3, [pc, #48]	@ (800d60c <HAL_RCC_OscConfig+0x4a4>)
 800d5dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d5de:	4a0b      	ldr	r2, [pc, #44]	@ (800d60c <HAL_RCC_OscConfig+0x4a4>)
 800d5e0:	f043 0301 	orr.w	r3, r3, #1
 800d5e4:	6713      	str	r3, [r2, #112]	@ 0x70
 800d5e6:	e032      	b.n	800d64e <HAL_RCC_OscConfig+0x4e6>
 800d5e8:	687b      	ldr	r3, [r7, #4]
 800d5ea:	689b      	ldr	r3, [r3, #8]
 800d5ec:	2b00      	cmp	r3, #0
 800d5ee:	d111      	bne.n	800d614 <HAL_RCC_OscConfig+0x4ac>
 800d5f0:	4b06      	ldr	r3, [pc, #24]	@ (800d60c <HAL_RCC_OscConfig+0x4a4>)
 800d5f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d5f4:	4a05      	ldr	r2, [pc, #20]	@ (800d60c <HAL_RCC_OscConfig+0x4a4>)
 800d5f6:	f023 0301 	bic.w	r3, r3, #1
 800d5fa:	6713      	str	r3, [r2, #112]	@ 0x70
 800d5fc:	4b03      	ldr	r3, [pc, #12]	@ (800d60c <HAL_RCC_OscConfig+0x4a4>)
 800d5fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d600:	4a02      	ldr	r2, [pc, #8]	@ (800d60c <HAL_RCC_OscConfig+0x4a4>)
 800d602:	f023 0304 	bic.w	r3, r3, #4
 800d606:	6713      	str	r3, [r2, #112]	@ 0x70
 800d608:	e021      	b.n	800d64e <HAL_RCC_OscConfig+0x4e6>
 800d60a:	bf00      	nop
 800d60c:	58024400 	.word	0x58024400
 800d610:	58024800 	.word	0x58024800
 800d614:	687b      	ldr	r3, [r7, #4]
 800d616:	689b      	ldr	r3, [r3, #8]
 800d618:	2b05      	cmp	r3, #5
 800d61a:	d10c      	bne.n	800d636 <HAL_RCC_OscConfig+0x4ce>
 800d61c:	4b83      	ldr	r3, [pc, #524]	@ (800d82c <HAL_RCC_OscConfig+0x6c4>)
 800d61e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d620:	4a82      	ldr	r2, [pc, #520]	@ (800d82c <HAL_RCC_OscConfig+0x6c4>)
 800d622:	f043 0304 	orr.w	r3, r3, #4
 800d626:	6713      	str	r3, [r2, #112]	@ 0x70
 800d628:	4b80      	ldr	r3, [pc, #512]	@ (800d82c <HAL_RCC_OscConfig+0x6c4>)
 800d62a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d62c:	4a7f      	ldr	r2, [pc, #508]	@ (800d82c <HAL_RCC_OscConfig+0x6c4>)
 800d62e:	f043 0301 	orr.w	r3, r3, #1
 800d632:	6713      	str	r3, [r2, #112]	@ 0x70
 800d634:	e00b      	b.n	800d64e <HAL_RCC_OscConfig+0x4e6>
 800d636:	4b7d      	ldr	r3, [pc, #500]	@ (800d82c <HAL_RCC_OscConfig+0x6c4>)
 800d638:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d63a:	4a7c      	ldr	r2, [pc, #496]	@ (800d82c <HAL_RCC_OscConfig+0x6c4>)
 800d63c:	f023 0301 	bic.w	r3, r3, #1
 800d640:	6713      	str	r3, [r2, #112]	@ 0x70
 800d642:	4b7a      	ldr	r3, [pc, #488]	@ (800d82c <HAL_RCC_OscConfig+0x6c4>)
 800d644:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d646:	4a79      	ldr	r2, [pc, #484]	@ (800d82c <HAL_RCC_OscConfig+0x6c4>)
 800d648:	f023 0304 	bic.w	r3, r3, #4
 800d64c:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800d64e:	687b      	ldr	r3, [r7, #4]
 800d650:	689b      	ldr	r3, [r3, #8]
 800d652:	2b00      	cmp	r3, #0
 800d654:	d015      	beq.n	800d682 <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d656:	f7f9 febf 	bl	80073d8 <HAL_GetTick>
 800d65a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800d65c:	e00a      	b.n	800d674 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d65e:	f7f9 febb 	bl	80073d8 <HAL_GetTick>
 800d662:	4602      	mov	r2, r0
 800d664:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d666:	1ad3      	subs	r3, r2, r3
 800d668:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d66c:	4293      	cmp	r3, r2
 800d66e:	d901      	bls.n	800d674 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 800d670:	2303      	movs	r3, #3
 800d672:	e14b      	b.n	800d90c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800d674:	4b6d      	ldr	r3, [pc, #436]	@ (800d82c <HAL_RCC_OscConfig+0x6c4>)
 800d676:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d678:	f003 0302 	and.w	r3, r3, #2
 800d67c:	2b00      	cmp	r3, #0
 800d67e:	d0ee      	beq.n	800d65e <HAL_RCC_OscConfig+0x4f6>
 800d680:	e014      	b.n	800d6ac <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d682:	f7f9 fea9 	bl	80073d8 <HAL_GetTick>
 800d686:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800d688:	e00a      	b.n	800d6a0 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d68a:	f7f9 fea5 	bl	80073d8 <HAL_GetTick>
 800d68e:	4602      	mov	r2, r0
 800d690:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d692:	1ad3      	subs	r3, r2, r3
 800d694:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d698:	4293      	cmp	r3, r2
 800d69a:	d901      	bls.n	800d6a0 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 800d69c:	2303      	movs	r3, #3
 800d69e:	e135      	b.n	800d90c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800d6a0:	4b62      	ldr	r3, [pc, #392]	@ (800d82c <HAL_RCC_OscConfig+0x6c4>)
 800d6a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d6a4:	f003 0302 	and.w	r3, r3, #2
 800d6a8:	2b00      	cmp	r3, #0
 800d6aa:	d1ee      	bne.n	800d68a <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800d6ac:	687b      	ldr	r3, [r7, #4]
 800d6ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d6b0:	2b00      	cmp	r3, #0
 800d6b2:	f000 812a 	beq.w	800d90a <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800d6b6:	4b5d      	ldr	r3, [pc, #372]	@ (800d82c <HAL_RCC_OscConfig+0x6c4>)
 800d6b8:	691b      	ldr	r3, [r3, #16]
 800d6ba:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d6be:	2b18      	cmp	r3, #24
 800d6c0:	f000 80ba 	beq.w	800d838 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800d6c4:	687b      	ldr	r3, [r7, #4]
 800d6c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d6c8:	2b02      	cmp	r3, #2
 800d6ca:	f040 8095 	bne.w	800d7f8 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d6ce:	4b57      	ldr	r3, [pc, #348]	@ (800d82c <HAL_RCC_OscConfig+0x6c4>)
 800d6d0:	681b      	ldr	r3, [r3, #0]
 800d6d2:	4a56      	ldr	r2, [pc, #344]	@ (800d82c <HAL_RCC_OscConfig+0x6c4>)
 800d6d4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800d6d8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d6da:	f7f9 fe7d 	bl	80073d8 <HAL_GetTick>
 800d6de:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800d6e0:	e008      	b.n	800d6f4 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d6e2:	f7f9 fe79 	bl	80073d8 <HAL_GetTick>
 800d6e6:	4602      	mov	r2, r0
 800d6e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6ea:	1ad3      	subs	r3, r2, r3
 800d6ec:	2b02      	cmp	r3, #2
 800d6ee:	d901      	bls.n	800d6f4 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 800d6f0:	2303      	movs	r3, #3
 800d6f2:	e10b      	b.n	800d90c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800d6f4:	4b4d      	ldr	r3, [pc, #308]	@ (800d82c <HAL_RCC_OscConfig+0x6c4>)
 800d6f6:	681b      	ldr	r3, [r3, #0]
 800d6f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d6fc:	2b00      	cmp	r3, #0
 800d6fe:	d1f0      	bne.n	800d6e2 <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800d700:	4b4a      	ldr	r3, [pc, #296]	@ (800d82c <HAL_RCC_OscConfig+0x6c4>)
 800d702:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800d704:	4b4a      	ldr	r3, [pc, #296]	@ (800d830 <HAL_RCC_OscConfig+0x6c8>)
 800d706:	4013      	ands	r3, r2
 800d708:	687a      	ldr	r2, [r7, #4]
 800d70a:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800d70c:	687a      	ldr	r2, [r7, #4]
 800d70e:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800d710:	0112      	lsls	r2, r2, #4
 800d712:	430a      	orrs	r2, r1
 800d714:	4945      	ldr	r1, [pc, #276]	@ (800d82c <HAL_RCC_OscConfig+0x6c4>)
 800d716:	4313      	orrs	r3, r2
 800d718:	628b      	str	r3, [r1, #40]	@ 0x28
 800d71a:	687b      	ldr	r3, [r7, #4]
 800d71c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d71e:	3b01      	subs	r3, #1
 800d720:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800d724:	687b      	ldr	r3, [r7, #4]
 800d726:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d728:	3b01      	subs	r3, #1
 800d72a:	025b      	lsls	r3, r3, #9
 800d72c:	b29b      	uxth	r3, r3
 800d72e:	431a      	orrs	r2, r3
 800d730:	687b      	ldr	r3, [r7, #4]
 800d732:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d734:	3b01      	subs	r3, #1
 800d736:	041b      	lsls	r3, r3, #16
 800d738:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800d73c:	431a      	orrs	r2, r3
 800d73e:	687b      	ldr	r3, [r7, #4]
 800d740:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d742:	3b01      	subs	r3, #1
 800d744:	061b      	lsls	r3, r3, #24
 800d746:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800d74a:	4938      	ldr	r1, [pc, #224]	@ (800d82c <HAL_RCC_OscConfig+0x6c4>)
 800d74c:	4313      	orrs	r3, r2
 800d74e:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800d750:	4b36      	ldr	r3, [pc, #216]	@ (800d82c <HAL_RCC_OscConfig+0x6c4>)
 800d752:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d754:	4a35      	ldr	r2, [pc, #212]	@ (800d82c <HAL_RCC_OscConfig+0x6c4>)
 800d756:	f023 0301 	bic.w	r3, r3, #1
 800d75a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800d75c:	4b33      	ldr	r3, [pc, #204]	@ (800d82c <HAL_RCC_OscConfig+0x6c4>)
 800d75e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d760:	4b34      	ldr	r3, [pc, #208]	@ (800d834 <HAL_RCC_OscConfig+0x6cc>)
 800d762:	4013      	ands	r3, r2
 800d764:	687a      	ldr	r2, [r7, #4]
 800d766:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800d768:	00d2      	lsls	r2, r2, #3
 800d76a:	4930      	ldr	r1, [pc, #192]	@ (800d82c <HAL_RCC_OscConfig+0x6c4>)
 800d76c:	4313      	orrs	r3, r2
 800d76e:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800d770:	4b2e      	ldr	r3, [pc, #184]	@ (800d82c <HAL_RCC_OscConfig+0x6c4>)
 800d772:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d774:	f023 020c 	bic.w	r2, r3, #12
 800d778:	687b      	ldr	r3, [r7, #4]
 800d77a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d77c:	492b      	ldr	r1, [pc, #172]	@ (800d82c <HAL_RCC_OscConfig+0x6c4>)
 800d77e:	4313      	orrs	r3, r2
 800d780:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800d782:	4b2a      	ldr	r3, [pc, #168]	@ (800d82c <HAL_RCC_OscConfig+0x6c4>)
 800d784:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d786:	f023 0202 	bic.w	r2, r3, #2
 800d78a:	687b      	ldr	r3, [r7, #4]
 800d78c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d78e:	4927      	ldr	r1, [pc, #156]	@ (800d82c <HAL_RCC_OscConfig+0x6c4>)
 800d790:	4313      	orrs	r3, r2
 800d792:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800d794:	4b25      	ldr	r3, [pc, #148]	@ (800d82c <HAL_RCC_OscConfig+0x6c4>)
 800d796:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d798:	4a24      	ldr	r2, [pc, #144]	@ (800d82c <HAL_RCC_OscConfig+0x6c4>)
 800d79a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d79e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d7a0:	4b22      	ldr	r3, [pc, #136]	@ (800d82c <HAL_RCC_OscConfig+0x6c4>)
 800d7a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d7a4:	4a21      	ldr	r2, [pc, #132]	@ (800d82c <HAL_RCC_OscConfig+0x6c4>)
 800d7a6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d7aa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800d7ac:	4b1f      	ldr	r3, [pc, #124]	@ (800d82c <HAL_RCC_OscConfig+0x6c4>)
 800d7ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d7b0:	4a1e      	ldr	r2, [pc, #120]	@ (800d82c <HAL_RCC_OscConfig+0x6c4>)
 800d7b2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800d7b6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800d7b8:	4b1c      	ldr	r3, [pc, #112]	@ (800d82c <HAL_RCC_OscConfig+0x6c4>)
 800d7ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d7bc:	4a1b      	ldr	r2, [pc, #108]	@ (800d82c <HAL_RCC_OscConfig+0x6c4>)
 800d7be:	f043 0301 	orr.w	r3, r3, #1
 800d7c2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800d7c4:	4b19      	ldr	r3, [pc, #100]	@ (800d82c <HAL_RCC_OscConfig+0x6c4>)
 800d7c6:	681b      	ldr	r3, [r3, #0]
 800d7c8:	4a18      	ldr	r2, [pc, #96]	@ (800d82c <HAL_RCC_OscConfig+0x6c4>)
 800d7ca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800d7ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d7d0:	f7f9 fe02 	bl	80073d8 <HAL_GetTick>
 800d7d4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800d7d6:	e008      	b.n	800d7ea <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d7d8:	f7f9 fdfe 	bl	80073d8 <HAL_GetTick>
 800d7dc:	4602      	mov	r2, r0
 800d7de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d7e0:	1ad3      	subs	r3, r2, r3
 800d7e2:	2b02      	cmp	r3, #2
 800d7e4:	d901      	bls.n	800d7ea <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 800d7e6:	2303      	movs	r3, #3
 800d7e8:	e090      	b.n	800d90c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800d7ea:	4b10      	ldr	r3, [pc, #64]	@ (800d82c <HAL_RCC_OscConfig+0x6c4>)
 800d7ec:	681b      	ldr	r3, [r3, #0]
 800d7ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d7f2:	2b00      	cmp	r3, #0
 800d7f4:	d0f0      	beq.n	800d7d8 <HAL_RCC_OscConfig+0x670>
 800d7f6:	e088      	b.n	800d90a <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d7f8:	4b0c      	ldr	r3, [pc, #48]	@ (800d82c <HAL_RCC_OscConfig+0x6c4>)
 800d7fa:	681b      	ldr	r3, [r3, #0]
 800d7fc:	4a0b      	ldr	r2, [pc, #44]	@ (800d82c <HAL_RCC_OscConfig+0x6c4>)
 800d7fe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800d802:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d804:	f7f9 fde8 	bl	80073d8 <HAL_GetTick>
 800d808:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800d80a:	e008      	b.n	800d81e <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d80c:	f7f9 fde4 	bl	80073d8 <HAL_GetTick>
 800d810:	4602      	mov	r2, r0
 800d812:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d814:	1ad3      	subs	r3, r2, r3
 800d816:	2b02      	cmp	r3, #2
 800d818:	d901      	bls.n	800d81e <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 800d81a:	2303      	movs	r3, #3
 800d81c:	e076      	b.n	800d90c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800d81e:	4b03      	ldr	r3, [pc, #12]	@ (800d82c <HAL_RCC_OscConfig+0x6c4>)
 800d820:	681b      	ldr	r3, [r3, #0]
 800d822:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d826:	2b00      	cmp	r3, #0
 800d828:	d1f0      	bne.n	800d80c <HAL_RCC_OscConfig+0x6a4>
 800d82a:	e06e      	b.n	800d90a <HAL_RCC_OscConfig+0x7a2>
 800d82c:	58024400 	.word	0x58024400
 800d830:	fffffc0c 	.word	0xfffffc0c
 800d834:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800d838:	4b36      	ldr	r3, [pc, #216]	@ (800d914 <HAL_RCC_OscConfig+0x7ac>)
 800d83a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d83c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800d83e:	4b35      	ldr	r3, [pc, #212]	@ (800d914 <HAL_RCC_OscConfig+0x7ac>)
 800d840:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d842:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800d844:	687b      	ldr	r3, [r7, #4]
 800d846:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d848:	2b01      	cmp	r3, #1
 800d84a:	d031      	beq.n	800d8b0 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800d84c:	693b      	ldr	r3, [r7, #16]
 800d84e:	f003 0203 	and.w	r2, r3, #3
 800d852:	687b      	ldr	r3, [r7, #4]
 800d854:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800d856:	429a      	cmp	r2, r3
 800d858:	d12a      	bne.n	800d8b0 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800d85a:	693b      	ldr	r3, [r7, #16]
 800d85c:	091b      	lsrs	r3, r3, #4
 800d85e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800d862:	687b      	ldr	r3, [r7, #4]
 800d864:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800d866:	429a      	cmp	r2, r3
 800d868:	d122      	bne.n	800d8b0 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800d86a:	68fb      	ldr	r3, [r7, #12]
 800d86c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800d870:	687b      	ldr	r3, [r7, #4]
 800d872:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d874:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800d876:	429a      	cmp	r2, r3
 800d878:	d11a      	bne.n	800d8b0 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800d87a:	68fb      	ldr	r3, [r7, #12]
 800d87c:	0a5b      	lsrs	r3, r3, #9
 800d87e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d882:	687b      	ldr	r3, [r7, #4]
 800d884:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d886:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800d888:	429a      	cmp	r2, r3
 800d88a:	d111      	bne.n	800d8b0 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800d88c:	68fb      	ldr	r3, [r7, #12]
 800d88e:	0c1b      	lsrs	r3, r3, #16
 800d890:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d898:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800d89a:	429a      	cmp	r2, r3
 800d89c:	d108      	bne.n	800d8b0 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800d89e:	68fb      	ldr	r3, [r7, #12]
 800d8a0:	0e1b      	lsrs	r3, r3, #24
 800d8a2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d8a6:	687b      	ldr	r3, [r7, #4]
 800d8a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d8aa:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800d8ac:	429a      	cmp	r2, r3
 800d8ae:	d001      	beq.n	800d8b4 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 800d8b0:	2301      	movs	r3, #1
 800d8b2:	e02b      	b.n	800d90c <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800d8b4:	4b17      	ldr	r3, [pc, #92]	@ (800d914 <HAL_RCC_OscConfig+0x7ac>)
 800d8b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d8b8:	08db      	lsrs	r3, r3, #3
 800d8ba:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800d8be:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800d8c0:	687b      	ldr	r3, [r7, #4]
 800d8c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d8c4:	693a      	ldr	r2, [r7, #16]
 800d8c6:	429a      	cmp	r2, r3
 800d8c8:	d01f      	beq.n	800d90a <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800d8ca:	4b12      	ldr	r3, [pc, #72]	@ (800d914 <HAL_RCC_OscConfig+0x7ac>)
 800d8cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d8ce:	4a11      	ldr	r2, [pc, #68]	@ (800d914 <HAL_RCC_OscConfig+0x7ac>)
 800d8d0:	f023 0301 	bic.w	r3, r3, #1
 800d8d4:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800d8d6:	f7f9 fd7f 	bl	80073d8 <HAL_GetTick>
 800d8da:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800d8dc:	bf00      	nop
 800d8de:	f7f9 fd7b 	bl	80073d8 <HAL_GetTick>
 800d8e2:	4602      	mov	r2, r0
 800d8e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d8e6:	4293      	cmp	r3, r2
 800d8e8:	d0f9      	beq.n	800d8de <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800d8ea:	4b0a      	ldr	r3, [pc, #40]	@ (800d914 <HAL_RCC_OscConfig+0x7ac>)
 800d8ec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d8ee:	4b0a      	ldr	r3, [pc, #40]	@ (800d918 <HAL_RCC_OscConfig+0x7b0>)
 800d8f0:	4013      	ands	r3, r2
 800d8f2:	687a      	ldr	r2, [r7, #4]
 800d8f4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800d8f6:	00d2      	lsls	r2, r2, #3
 800d8f8:	4906      	ldr	r1, [pc, #24]	@ (800d914 <HAL_RCC_OscConfig+0x7ac>)
 800d8fa:	4313      	orrs	r3, r2
 800d8fc:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800d8fe:	4b05      	ldr	r3, [pc, #20]	@ (800d914 <HAL_RCC_OscConfig+0x7ac>)
 800d900:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d902:	4a04      	ldr	r2, [pc, #16]	@ (800d914 <HAL_RCC_OscConfig+0x7ac>)
 800d904:	f043 0301 	orr.w	r3, r3, #1
 800d908:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800d90a:	2300      	movs	r3, #0
}
 800d90c:	4618      	mov	r0, r3
 800d90e:	3730      	adds	r7, #48	@ 0x30
 800d910:	46bd      	mov	sp, r7
 800d912:	bd80      	pop	{r7, pc}
 800d914:	58024400 	.word	0x58024400
 800d918:	ffff0007 	.word	0xffff0007

0800d91c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800d91c:	b580      	push	{r7, lr}
 800d91e:	b086      	sub	sp, #24
 800d920:	af00      	add	r7, sp, #0
 800d922:	6078      	str	r0, [r7, #4]
 800d924:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800d926:	687b      	ldr	r3, [r7, #4]
 800d928:	2b00      	cmp	r3, #0
 800d92a:	d101      	bne.n	800d930 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800d92c:	2301      	movs	r3, #1
 800d92e:	e19c      	b.n	800dc6a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800d930:	4b8a      	ldr	r3, [pc, #552]	@ (800db5c <HAL_RCC_ClockConfig+0x240>)
 800d932:	681b      	ldr	r3, [r3, #0]
 800d934:	f003 030f 	and.w	r3, r3, #15
 800d938:	683a      	ldr	r2, [r7, #0]
 800d93a:	429a      	cmp	r2, r3
 800d93c:	d910      	bls.n	800d960 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d93e:	4b87      	ldr	r3, [pc, #540]	@ (800db5c <HAL_RCC_ClockConfig+0x240>)
 800d940:	681b      	ldr	r3, [r3, #0]
 800d942:	f023 020f 	bic.w	r2, r3, #15
 800d946:	4985      	ldr	r1, [pc, #532]	@ (800db5c <HAL_RCC_ClockConfig+0x240>)
 800d948:	683b      	ldr	r3, [r7, #0]
 800d94a:	4313      	orrs	r3, r2
 800d94c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800d94e:	4b83      	ldr	r3, [pc, #524]	@ (800db5c <HAL_RCC_ClockConfig+0x240>)
 800d950:	681b      	ldr	r3, [r3, #0]
 800d952:	f003 030f 	and.w	r3, r3, #15
 800d956:	683a      	ldr	r2, [r7, #0]
 800d958:	429a      	cmp	r2, r3
 800d95a:	d001      	beq.n	800d960 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800d95c:	2301      	movs	r3, #1
 800d95e:	e184      	b.n	800dc6a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800d960:	687b      	ldr	r3, [r7, #4]
 800d962:	681b      	ldr	r3, [r3, #0]
 800d964:	f003 0304 	and.w	r3, r3, #4
 800d968:	2b00      	cmp	r3, #0
 800d96a:	d010      	beq.n	800d98e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800d96c:	687b      	ldr	r3, [r7, #4]
 800d96e:	691a      	ldr	r2, [r3, #16]
 800d970:	4b7b      	ldr	r3, [pc, #492]	@ (800db60 <HAL_RCC_ClockConfig+0x244>)
 800d972:	699b      	ldr	r3, [r3, #24]
 800d974:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800d978:	429a      	cmp	r2, r3
 800d97a:	d908      	bls.n	800d98e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800d97c:	4b78      	ldr	r3, [pc, #480]	@ (800db60 <HAL_RCC_ClockConfig+0x244>)
 800d97e:	699b      	ldr	r3, [r3, #24]
 800d980:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800d984:	687b      	ldr	r3, [r7, #4]
 800d986:	691b      	ldr	r3, [r3, #16]
 800d988:	4975      	ldr	r1, [pc, #468]	@ (800db60 <HAL_RCC_ClockConfig+0x244>)
 800d98a:	4313      	orrs	r3, r2
 800d98c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800d98e:	687b      	ldr	r3, [r7, #4]
 800d990:	681b      	ldr	r3, [r3, #0]
 800d992:	f003 0308 	and.w	r3, r3, #8
 800d996:	2b00      	cmp	r3, #0
 800d998:	d010      	beq.n	800d9bc <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800d99a:	687b      	ldr	r3, [r7, #4]
 800d99c:	695a      	ldr	r2, [r3, #20]
 800d99e:	4b70      	ldr	r3, [pc, #448]	@ (800db60 <HAL_RCC_ClockConfig+0x244>)
 800d9a0:	69db      	ldr	r3, [r3, #28]
 800d9a2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800d9a6:	429a      	cmp	r2, r3
 800d9a8:	d908      	bls.n	800d9bc <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800d9aa:	4b6d      	ldr	r3, [pc, #436]	@ (800db60 <HAL_RCC_ClockConfig+0x244>)
 800d9ac:	69db      	ldr	r3, [r3, #28]
 800d9ae:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800d9b2:	687b      	ldr	r3, [r7, #4]
 800d9b4:	695b      	ldr	r3, [r3, #20]
 800d9b6:	496a      	ldr	r1, [pc, #424]	@ (800db60 <HAL_RCC_ClockConfig+0x244>)
 800d9b8:	4313      	orrs	r3, r2
 800d9ba:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800d9bc:	687b      	ldr	r3, [r7, #4]
 800d9be:	681b      	ldr	r3, [r3, #0]
 800d9c0:	f003 0310 	and.w	r3, r3, #16
 800d9c4:	2b00      	cmp	r3, #0
 800d9c6:	d010      	beq.n	800d9ea <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800d9c8:	687b      	ldr	r3, [r7, #4]
 800d9ca:	699a      	ldr	r2, [r3, #24]
 800d9cc:	4b64      	ldr	r3, [pc, #400]	@ (800db60 <HAL_RCC_ClockConfig+0x244>)
 800d9ce:	69db      	ldr	r3, [r3, #28]
 800d9d0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800d9d4:	429a      	cmp	r2, r3
 800d9d6:	d908      	bls.n	800d9ea <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800d9d8:	4b61      	ldr	r3, [pc, #388]	@ (800db60 <HAL_RCC_ClockConfig+0x244>)
 800d9da:	69db      	ldr	r3, [r3, #28]
 800d9dc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800d9e0:	687b      	ldr	r3, [r7, #4]
 800d9e2:	699b      	ldr	r3, [r3, #24]
 800d9e4:	495e      	ldr	r1, [pc, #376]	@ (800db60 <HAL_RCC_ClockConfig+0x244>)
 800d9e6:	4313      	orrs	r3, r2
 800d9e8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800d9ea:	687b      	ldr	r3, [r7, #4]
 800d9ec:	681b      	ldr	r3, [r3, #0]
 800d9ee:	f003 0320 	and.w	r3, r3, #32
 800d9f2:	2b00      	cmp	r3, #0
 800d9f4:	d010      	beq.n	800da18 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800d9f6:	687b      	ldr	r3, [r7, #4]
 800d9f8:	69da      	ldr	r2, [r3, #28]
 800d9fa:	4b59      	ldr	r3, [pc, #356]	@ (800db60 <HAL_RCC_ClockConfig+0x244>)
 800d9fc:	6a1b      	ldr	r3, [r3, #32]
 800d9fe:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800da02:	429a      	cmp	r2, r3
 800da04:	d908      	bls.n	800da18 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800da06:	4b56      	ldr	r3, [pc, #344]	@ (800db60 <HAL_RCC_ClockConfig+0x244>)
 800da08:	6a1b      	ldr	r3, [r3, #32]
 800da0a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800da0e:	687b      	ldr	r3, [r7, #4]
 800da10:	69db      	ldr	r3, [r3, #28]
 800da12:	4953      	ldr	r1, [pc, #332]	@ (800db60 <HAL_RCC_ClockConfig+0x244>)
 800da14:	4313      	orrs	r3, r2
 800da16:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800da18:	687b      	ldr	r3, [r7, #4]
 800da1a:	681b      	ldr	r3, [r3, #0]
 800da1c:	f003 0302 	and.w	r3, r3, #2
 800da20:	2b00      	cmp	r3, #0
 800da22:	d010      	beq.n	800da46 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800da24:	687b      	ldr	r3, [r7, #4]
 800da26:	68da      	ldr	r2, [r3, #12]
 800da28:	4b4d      	ldr	r3, [pc, #308]	@ (800db60 <HAL_RCC_ClockConfig+0x244>)
 800da2a:	699b      	ldr	r3, [r3, #24]
 800da2c:	f003 030f 	and.w	r3, r3, #15
 800da30:	429a      	cmp	r2, r3
 800da32:	d908      	bls.n	800da46 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800da34:	4b4a      	ldr	r3, [pc, #296]	@ (800db60 <HAL_RCC_ClockConfig+0x244>)
 800da36:	699b      	ldr	r3, [r3, #24]
 800da38:	f023 020f 	bic.w	r2, r3, #15
 800da3c:	687b      	ldr	r3, [r7, #4]
 800da3e:	68db      	ldr	r3, [r3, #12]
 800da40:	4947      	ldr	r1, [pc, #284]	@ (800db60 <HAL_RCC_ClockConfig+0x244>)
 800da42:	4313      	orrs	r3, r2
 800da44:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800da46:	687b      	ldr	r3, [r7, #4]
 800da48:	681b      	ldr	r3, [r3, #0]
 800da4a:	f003 0301 	and.w	r3, r3, #1
 800da4e:	2b00      	cmp	r3, #0
 800da50:	d055      	beq.n	800dafe <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800da52:	4b43      	ldr	r3, [pc, #268]	@ (800db60 <HAL_RCC_ClockConfig+0x244>)
 800da54:	699b      	ldr	r3, [r3, #24]
 800da56:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800da5a:	687b      	ldr	r3, [r7, #4]
 800da5c:	689b      	ldr	r3, [r3, #8]
 800da5e:	4940      	ldr	r1, [pc, #256]	@ (800db60 <HAL_RCC_ClockConfig+0x244>)
 800da60:	4313      	orrs	r3, r2
 800da62:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800da64:	687b      	ldr	r3, [r7, #4]
 800da66:	685b      	ldr	r3, [r3, #4]
 800da68:	2b02      	cmp	r3, #2
 800da6a:	d107      	bne.n	800da7c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800da6c:	4b3c      	ldr	r3, [pc, #240]	@ (800db60 <HAL_RCC_ClockConfig+0x244>)
 800da6e:	681b      	ldr	r3, [r3, #0]
 800da70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800da74:	2b00      	cmp	r3, #0
 800da76:	d121      	bne.n	800dabc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800da78:	2301      	movs	r3, #1
 800da7a:	e0f6      	b.n	800dc6a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800da7c:	687b      	ldr	r3, [r7, #4]
 800da7e:	685b      	ldr	r3, [r3, #4]
 800da80:	2b03      	cmp	r3, #3
 800da82:	d107      	bne.n	800da94 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800da84:	4b36      	ldr	r3, [pc, #216]	@ (800db60 <HAL_RCC_ClockConfig+0x244>)
 800da86:	681b      	ldr	r3, [r3, #0]
 800da88:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800da8c:	2b00      	cmp	r3, #0
 800da8e:	d115      	bne.n	800dabc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800da90:	2301      	movs	r3, #1
 800da92:	e0ea      	b.n	800dc6a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800da94:	687b      	ldr	r3, [r7, #4]
 800da96:	685b      	ldr	r3, [r3, #4]
 800da98:	2b01      	cmp	r3, #1
 800da9a:	d107      	bne.n	800daac <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800da9c:	4b30      	ldr	r3, [pc, #192]	@ (800db60 <HAL_RCC_ClockConfig+0x244>)
 800da9e:	681b      	ldr	r3, [r3, #0]
 800daa0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800daa4:	2b00      	cmp	r3, #0
 800daa6:	d109      	bne.n	800dabc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800daa8:	2301      	movs	r3, #1
 800daaa:	e0de      	b.n	800dc6a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800daac:	4b2c      	ldr	r3, [pc, #176]	@ (800db60 <HAL_RCC_ClockConfig+0x244>)
 800daae:	681b      	ldr	r3, [r3, #0]
 800dab0:	f003 0304 	and.w	r3, r3, #4
 800dab4:	2b00      	cmp	r3, #0
 800dab6:	d101      	bne.n	800dabc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800dab8:	2301      	movs	r3, #1
 800daba:	e0d6      	b.n	800dc6a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800dabc:	4b28      	ldr	r3, [pc, #160]	@ (800db60 <HAL_RCC_ClockConfig+0x244>)
 800dabe:	691b      	ldr	r3, [r3, #16]
 800dac0:	f023 0207 	bic.w	r2, r3, #7
 800dac4:	687b      	ldr	r3, [r7, #4]
 800dac6:	685b      	ldr	r3, [r3, #4]
 800dac8:	4925      	ldr	r1, [pc, #148]	@ (800db60 <HAL_RCC_ClockConfig+0x244>)
 800daca:	4313      	orrs	r3, r2
 800dacc:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800dace:	f7f9 fc83 	bl	80073d8 <HAL_GetTick>
 800dad2:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800dad4:	e00a      	b.n	800daec <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800dad6:	f7f9 fc7f 	bl	80073d8 <HAL_GetTick>
 800dada:	4602      	mov	r2, r0
 800dadc:	697b      	ldr	r3, [r7, #20]
 800dade:	1ad3      	subs	r3, r2, r3
 800dae0:	f241 3288 	movw	r2, #5000	@ 0x1388
 800dae4:	4293      	cmp	r3, r2
 800dae6:	d901      	bls.n	800daec <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800dae8:	2303      	movs	r3, #3
 800daea:	e0be      	b.n	800dc6a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800daec:	4b1c      	ldr	r3, [pc, #112]	@ (800db60 <HAL_RCC_ClockConfig+0x244>)
 800daee:	691b      	ldr	r3, [r3, #16]
 800daf0:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800daf4:	687b      	ldr	r3, [r7, #4]
 800daf6:	685b      	ldr	r3, [r3, #4]
 800daf8:	00db      	lsls	r3, r3, #3
 800dafa:	429a      	cmp	r2, r3
 800dafc:	d1eb      	bne.n	800dad6 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800dafe:	687b      	ldr	r3, [r7, #4]
 800db00:	681b      	ldr	r3, [r3, #0]
 800db02:	f003 0302 	and.w	r3, r3, #2
 800db06:	2b00      	cmp	r3, #0
 800db08:	d010      	beq.n	800db2c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800db0a:	687b      	ldr	r3, [r7, #4]
 800db0c:	68da      	ldr	r2, [r3, #12]
 800db0e:	4b14      	ldr	r3, [pc, #80]	@ (800db60 <HAL_RCC_ClockConfig+0x244>)
 800db10:	699b      	ldr	r3, [r3, #24]
 800db12:	f003 030f 	and.w	r3, r3, #15
 800db16:	429a      	cmp	r2, r3
 800db18:	d208      	bcs.n	800db2c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800db1a:	4b11      	ldr	r3, [pc, #68]	@ (800db60 <HAL_RCC_ClockConfig+0x244>)
 800db1c:	699b      	ldr	r3, [r3, #24]
 800db1e:	f023 020f 	bic.w	r2, r3, #15
 800db22:	687b      	ldr	r3, [r7, #4]
 800db24:	68db      	ldr	r3, [r3, #12]
 800db26:	490e      	ldr	r1, [pc, #56]	@ (800db60 <HAL_RCC_ClockConfig+0x244>)
 800db28:	4313      	orrs	r3, r2
 800db2a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800db2c:	4b0b      	ldr	r3, [pc, #44]	@ (800db5c <HAL_RCC_ClockConfig+0x240>)
 800db2e:	681b      	ldr	r3, [r3, #0]
 800db30:	f003 030f 	and.w	r3, r3, #15
 800db34:	683a      	ldr	r2, [r7, #0]
 800db36:	429a      	cmp	r2, r3
 800db38:	d214      	bcs.n	800db64 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800db3a:	4b08      	ldr	r3, [pc, #32]	@ (800db5c <HAL_RCC_ClockConfig+0x240>)
 800db3c:	681b      	ldr	r3, [r3, #0]
 800db3e:	f023 020f 	bic.w	r2, r3, #15
 800db42:	4906      	ldr	r1, [pc, #24]	@ (800db5c <HAL_RCC_ClockConfig+0x240>)
 800db44:	683b      	ldr	r3, [r7, #0]
 800db46:	4313      	orrs	r3, r2
 800db48:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800db4a:	4b04      	ldr	r3, [pc, #16]	@ (800db5c <HAL_RCC_ClockConfig+0x240>)
 800db4c:	681b      	ldr	r3, [r3, #0]
 800db4e:	f003 030f 	and.w	r3, r3, #15
 800db52:	683a      	ldr	r2, [r7, #0]
 800db54:	429a      	cmp	r2, r3
 800db56:	d005      	beq.n	800db64 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800db58:	2301      	movs	r3, #1
 800db5a:	e086      	b.n	800dc6a <HAL_RCC_ClockConfig+0x34e>
 800db5c:	52002000 	.word	0x52002000
 800db60:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800db64:	687b      	ldr	r3, [r7, #4]
 800db66:	681b      	ldr	r3, [r3, #0]
 800db68:	f003 0304 	and.w	r3, r3, #4
 800db6c:	2b00      	cmp	r3, #0
 800db6e:	d010      	beq.n	800db92 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800db70:	687b      	ldr	r3, [r7, #4]
 800db72:	691a      	ldr	r2, [r3, #16]
 800db74:	4b3f      	ldr	r3, [pc, #252]	@ (800dc74 <HAL_RCC_ClockConfig+0x358>)
 800db76:	699b      	ldr	r3, [r3, #24]
 800db78:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800db7c:	429a      	cmp	r2, r3
 800db7e:	d208      	bcs.n	800db92 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800db80:	4b3c      	ldr	r3, [pc, #240]	@ (800dc74 <HAL_RCC_ClockConfig+0x358>)
 800db82:	699b      	ldr	r3, [r3, #24]
 800db84:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800db88:	687b      	ldr	r3, [r7, #4]
 800db8a:	691b      	ldr	r3, [r3, #16]
 800db8c:	4939      	ldr	r1, [pc, #228]	@ (800dc74 <HAL_RCC_ClockConfig+0x358>)
 800db8e:	4313      	orrs	r3, r2
 800db90:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800db92:	687b      	ldr	r3, [r7, #4]
 800db94:	681b      	ldr	r3, [r3, #0]
 800db96:	f003 0308 	and.w	r3, r3, #8
 800db9a:	2b00      	cmp	r3, #0
 800db9c:	d010      	beq.n	800dbc0 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800db9e:	687b      	ldr	r3, [r7, #4]
 800dba0:	695a      	ldr	r2, [r3, #20]
 800dba2:	4b34      	ldr	r3, [pc, #208]	@ (800dc74 <HAL_RCC_ClockConfig+0x358>)
 800dba4:	69db      	ldr	r3, [r3, #28]
 800dba6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800dbaa:	429a      	cmp	r2, r3
 800dbac:	d208      	bcs.n	800dbc0 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800dbae:	4b31      	ldr	r3, [pc, #196]	@ (800dc74 <HAL_RCC_ClockConfig+0x358>)
 800dbb0:	69db      	ldr	r3, [r3, #28]
 800dbb2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800dbb6:	687b      	ldr	r3, [r7, #4]
 800dbb8:	695b      	ldr	r3, [r3, #20]
 800dbba:	492e      	ldr	r1, [pc, #184]	@ (800dc74 <HAL_RCC_ClockConfig+0x358>)
 800dbbc:	4313      	orrs	r3, r2
 800dbbe:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800dbc0:	687b      	ldr	r3, [r7, #4]
 800dbc2:	681b      	ldr	r3, [r3, #0]
 800dbc4:	f003 0310 	and.w	r3, r3, #16
 800dbc8:	2b00      	cmp	r3, #0
 800dbca:	d010      	beq.n	800dbee <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800dbcc:	687b      	ldr	r3, [r7, #4]
 800dbce:	699a      	ldr	r2, [r3, #24]
 800dbd0:	4b28      	ldr	r3, [pc, #160]	@ (800dc74 <HAL_RCC_ClockConfig+0x358>)
 800dbd2:	69db      	ldr	r3, [r3, #28]
 800dbd4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800dbd8:	429a      	cmp	r2, r3
 800dbda:	d208      	bcs.n	800dbee <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800dbdc:	4b25      	ldr	r3, [pc, #148]	@ (800dc74 <HAL_RCC_ClockConfig+0x358>)
 800dbde:	69db      	ldr	r3, [r3, #28]
 800dbe0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800dbe4:	687b      	ldr	r3, [r7, #4]
 800dbe6:	699b      	ldr	r3, [r3, #24]
 800dbe8:	4922      	ldr	r1, [pc, #136]	@ (800dc74 <HAL_RCC_ClockConfig+0x358>)
 800dbea:	4313      	orrs	r3, r2
 800dbec:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800dbee:	687b      	ldr	r3, [r7, #4]
 800dbf0:	681b      	ldr	r3, [r3, #0]
 800dbf2:	f003 0320 	and.w	r3, r3, #32
 800dbf6:	2b00      	cmp	r3, #0
 800dbf8:	d010      	beq.n	800dc1c <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800dbfa:	687b      	ldr	r3, [r7, #4]
 800dbfc:	69da      	ldr	r2, [r3, #28]
 800dbfe:	4b1d      	ldr	r3, [pc, #116]	@ (800dc74 <HAL_RCC_ClockConfig+0x358>)
 800dc00:	6a1b      	ldr	r3, [r3, #32]
 800dc02:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800dc06:	429a      	cmp	r2, r3
 800dc08:	d208      	bcs.n	800dc1c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800dc0a:	4b1a      	ldr	r3, [pc, #104]	@ (800dc74 <HAL_RCC_ClockConfig+0x358>)
 800dc0c:	6a1b      	ldr	r3, [r3, #32]
 800dc0e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800dc12:	687b      	ldr	r3, [r7, #4]
 800dc14:	69db      	ldr	r3, [r3, #28]
 800dc16:	4917      	ldr	r1, [pc, #92]	@ (800dc74 <HAL_RCC_ClockConfig+0x358>)
 800dc18:	4313      	orrs	r3, r2
 800dc1a:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800dc1c:	f000 f834 	bl	800dc88 <HAL_RCC_GetSysClockFreq>
 800dc20:	4602      	mov	r2, r0
 800dc22:	4b14      	ldr	r3, [pc, #80]	@ (800dc74 <HAL_RCC_ClockConfig+0x358>)
 800dc24:	699b      	ldr	r3, [r3, #24]
 800dc26:	0a1b      	lsrs	r3, r3, #8
 800dc28:	f003 030f 	and.w	r3, r3, #15
 800dc2c:	4912      	ldr	r1, [pc, #72]	@ (800dc78 <HAL_RCC_ClockConfig+0x35c>)
 800dc2e:	5ccb      	ldrb	r3, [r1, r3]
 800dc30:	f003 031f 	and.w	r3, r3, #31
 800dc34:	fa22 f303 	lsr.w	r3, r2, r3
 800dc38:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800dc3a:	4b0e      	ldr	r3, [pc, #56]	@ (800dc74 <HAL_RCC_ClockConfig+0x358>)
 800dc3c:	699b      	ldr	r3, [r3, #24]
 800dc3e:	f003 030f 	and.w	r3, r3, #15
 800dc42:	4a0d      	ldr	r2, [pc, #52]	@ (800dc78 <HAL_RCC_ClockConfig+0x35c>)
 800dc44:	5cd3      	ldrb	r3, [r2, r3]
 800dc46:	f003 031f 	and.w	r3, r3, #31
 800dc4a:	693a      	ldr	r2, [r7, #16]
 800dc4c:	fa22 f303 	lsr.w	r3, r2, r3
 800dc50:	4a0a      	ldr	r2, [pc, #40]	@ (800dc7c <HAL_RCC_ClockConfig+0x360>)
 800dc52:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800dc54:	4a0a      	ldr	r2, [pc, #40]	@ (800dc80 <HAL_RCC_ClockConfig+0x364>)
 800dc56:	693b      	ldr	r3, [r7, #16]
 800dc58:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800dc5a:	4b0a      	ldr	r3, [pc, #40]	@ (800dc84 <HAL_RCC_ClockConfig+0x368>)
 800dc5c:	681b      	ldr	r3, [r3, #0]
 800dc5e:	4618      	mov	r0, r3
 800dc60:	f7f9 fb70 	bl	8007344 <HAL_InitTick>
 800dc64:	4603      	mov	r3, r0
 800dc66:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800dc68:	7bfb      	ldrb	r3, [r7, #15]
}
 800dc6a:	4618      	mov	r0, r3
 800dc6c:	3718      	adds	r7, #24
 800dc6e:	46bd      	mov	sp, r7
 800dc70:	bd80      	pop	{r7, pc}
 800dc72:	bf00      	nop
 800dc74:	58024400 	.word	0x58024400
 800dc78:	0801d95c 	.word	0x0801d95c
 800dc7c:	24000004 	.word	0x24000004
 800dc80:	24000000 	.word	0x24000000
 800dc84:	24000038 	.word	0x24000038

0800dc88 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800dc88:	b480      	push	{r7}
 800dc8a:	b089      	sub	sp, #36	@ 0x24
 800dc8c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800dc8e:	4bb3      	ldr	r3, [pc, #716]	@ (800df5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800dc90:	691b      	ldr	r3, [r3, #16]
 800dc92:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800dc96:	2b18      	cmp	r3, #24
 800dc98:	f200 8155 	bhi.w	800df46 <HAL_RCC_GetSysClockFreq+0x2be>
 800dc9c:	a201      	add	r2, pc, #4	@ (adr r2, 800dca4 <HAL_RCC_GetSysClockFreq+0x1c>)
 800dc9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dca2:	bf00      	nop
 800dca4:	0800dd09 	.word	0x0800dd09
 800dca8:	0800df47 	.word	0x0800df47
 800dcac:	0800df47 	.word	0x0800df47
 800dcb0:	0800df47 	.word	0x0800df47
 800dcb4:	0800df47 	.word	0x0800df47
 800dcb8:	0800df47 	.word	0x0800df47
 800dcbc:	0800df47 	.word	0x0800df47
 800dcc0:	0800df47 	.word	0x0800df47
 800dcc4:	0800dd2f 	.word	0x0800dd2f
 800dcc8:	0800df47 	.word	0x0800df47
 800dccc:	0800df47 	.word	0x0800df47
 800dcd0:	0800df47 	.word	0x0800df47
 800dcd4:	0800df47 	.word	0x0800df47
 800dcd8:	0800df47 	.word	0x0800df47
 800dcdc:	0800df47 	.word	0x0800df47
 800dce0:	0800df47 	.word	0x0800df47
 800dce4:	0800dd35 	.word	0x0800dd35
 800dce8:	0800df47 	.word	0x0800df47
 800dcec:	0800df47 	.word	0x0800df47
 800dcf0:	0800df47 	.word	0x0800df47
 800dcf4:	0800df47 	.word	0x0800df47
 800dcf8:	0800df47 	.word	0x0800df47
 800dcfc:	0800df47 	.word	0x0800df47
 800dd00:	0800df47 	.word	0x0800df47
 800dd04:	0800dd3b 	.word	0x0800dd3b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800dd08:	4b94      	ldr	r3, [pc, #592]	@ (800df5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800dd0a:	681b      	ldr	r3, [r3, #0]
 800dd0c:	f003 0320 	and.w	r3, r3, #32
 800dd10:	2b00      	cmp	r3, #0
 800dd12:	d009      	beq.n	800dd28 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800dd14:	4b91      	ldr	r3, [pc, #580]	@ (800df5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800dd16:	681b      	ldr	r3, [r3, #0]
 800dd18:	08db      	lsrs	r3, r3, #3
 800dd1a:	f003 0303 	and.w	r3, r3, #3
 800dd1e:	4a90      	ldr	r2, [pc, #576]	@ (800df60 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800dd20:	fa22 f303 	lsr.w	r3, r2, r3
 800dd24:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800dd26:	e111      	b.n	800df4c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800dd28:	4b8d      	ldr	r3, [pc, #564]	@ (800df60 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800dd2a:	61bb      	str	r3, [r7, #24]
      break;
 800dd2c:	e10e      	b.n	800df4c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800dd2e:	4b8d      	ldr	r3, [pc, #564]	@ (800df64 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800dd30:	61bb      	str	r3, [r7, #24]
      break;
 800dd32:	e10b      	b.n	800df4c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800dd34:	4b8c      	ldr	r3, [pc, #560]	@ (800df68 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800dd36:	61bb      	str	r3, [r7, #24]
      break;
 800dd38:	e108      	b.n	800df4c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800dd3a:	4b88      	ldr	r3, [pc, #544]	@ (800df5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800dd3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dd3e:	f003 0303 	and.w	r3, r3, #3
 800dd42:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800dd44:	4b85      	ldr	r3, [pc, #532]	@ (800df5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800dd46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dd48:	091b      	lsrs	r3, r3, #4
 800dd4a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800dd4e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800dd50:	4b82      	ldr	r3, [pc, #520]	@ (800df5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800dd52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dd54:	f003 0301 	and.w	r3, r3, #1
 800dd58:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800dd5a:	4b80      	ldr	r3, [pc, #512]	@ (800df5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800dd5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dd5e:	08db      	lsrs	r3, r3, #3
 800dd60:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800dd64:	68fa      	ldr	r2, [r7, #12]
 800dd66:	fb02 f303 	mul.w	r3, r2, r3
 800dd6a:	ee07 3a90 	vmov	s15, r3
 800dd6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dd72:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800dd76:	693b      	ldr	r3, [r7, #16]
 800dd78:	2b00      	cmp	r3, #0
 800dd7a:	f000 80e1 	beq.w	800df40 <HAL_RCC_GetSysClockFreq+0x2b8>
 800dd7e:	697b      	ldr	r3, [r7, #20]
 800dd80:	2b02      	cmp	r3, #2
 800dd82:	f000 8083 	beq.w	800de8c <HAL_RCC_GetSysClockFreq+0x204>
 800dd86:	697b      	ldr	r3, [r7, #20]
 800dd88:	2b02      	cmp	r3, #2
 800dd8a:	f200 80a1 	bhi.w	800ded0 <HAL_RCC_GetSysClockFreq+0x248>
 800dd8e:	697b      	ldr	r3, [r7, #20]
 800dd90:	2b00      	cmp	r3, #0
 800dd92:	d003      	beq.n	800dd9c <HAL_RCC_GetSysClockFreq+0x114>
 800dd94:	697b      	ldr	r3, [r7, #20]
 800dd96:	2b01      	cmp	r3, #1
 800dd98:	d056      	beq.n	800de48 <HAL_RCC_GetSysClockFreq+0x1c0>
 800dd9a:	e099      	b.n	800ded0 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800dd9c:	4b6f      	ldr	r3, [pc, #444]	@ (800df5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800dd9e:	681b      	ldr	r3, [r3, #0]
 800dda0:	f003 0320 	and.w	r3, r3, #32
 800dda4:	2b00      	cmp	r3, #0
 800dda6:	d02d      	beq.n	800de04 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800dda8:	4b6c      	ldr	r3, [pc, #432]	@ (800df5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ddaa:	681b      	ldr	r3, [r3, #0]
 800ddac:	08db      	lsrs	r3, r3, #3
 800ddae:	f003 0303 	and.w	r3, r3, #3
 800ddb2:	4a6b      	ldr	r2, [pc, #428]	@ (800df60 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800ddb4:	fa22 f303 	lsr.w	r3, r2, r3
 800ddb8:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ddba:	687b      	ldr	r3, [r7, #4]
 800ddbc:	ee07 3a90 	vmov	s15, r3
 800ddc0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ddc4:	693b      	ldr	r3, [r7, #16]
 800ddc6:	ee07 3a90 	vmov	s15, r3
 800ddca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ddce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ddd2:	4b62      	ldr	r3, [pc, #392]	@ (800df5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ddd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ddd6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ddda:	ee07 3a90 	vmov	s15, r3
 800ddde:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800dde2:	ed97 6a02 	vldr	s12, [r7, #8]
 800dde6:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800df6c <HAL_RCC_GetSysClockFreq+0x2e4>
 800ddea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ddee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ddf2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ddf6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ddfa:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ddfe:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800de02:	e087      	b.n	800df14 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800de04:	693b      	ldr	r3, [r7, #16]
 800de06:	ee07 3a90 	vmov	s15, r3
 800de0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800de0e:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800df70 <HAL_RCC_GetSysClockFreq+0x2e8>
 800de12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800de16:	4b51      	ldr	r3, [pc, #324]	@ (800df5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800de18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800de1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800de1e:	ee07 3a90 	vmov	s15, r3
 800de22:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800de26:	ed97 6a02 	vldr	s12, [r7, #8]
 800de2a:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800df6c <HAL_RCC_GetSysClockFreq+0x2e4>
 800de2e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800de32:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800de36:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800de3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800de3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800de42:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800de46:	e065      	b.n	800df14 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800de48:	693b      	ldr	r3, [r7, #16]
 800de4a:	ee07 3a90 	vmov	s15, r3
 800de4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800de52:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800df74 <HAL_RCC_GetSysClockFreq+0x2ec>
 800de56:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800de5a:	4b40      	ldr	r3, [pc, #256]	@ (800df5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800de5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800de5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800de62:	ee07 3a90 	vmov	s15, r3
 800de66:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800de6a:	ed97 6a02 	vldr	s12, [r7, #8]
 800de6e:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800df6c <HAL_RCC_GetSysClockFreq+0x2e4>
 800de72:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800de76:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800de7a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800de7e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800de82:	ee67 7a27 	vmul.f32	s15, s14, s15
 800de86:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800de8a:	e043      	b.n	800df14 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800de8c:	693b      	ldr	r3, [r7, #16]
 800de8e:	ee07 3a90 	vmov	s15, r3
 800de92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800de96:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800df78 <HAL_RCC_GetSysClockFreq+0x2f0>
 800de9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800de9e:	4b2f      	ldr	r3, [pc, #188]	@ (800df5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800dea0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dea2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dea6:	ee07 3a90 	vmov	s15, r3
 800deaa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800deae:	ed97 6a02 	vldr	s12, [r7, #8]
 800deb2:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800df6c <HAL_RCC_GetSysClockFreq+0x2e4>
 800deb6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800deba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800debe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800dec2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800dec6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800deca:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800dece:	e021      	b.n	800df14 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ded0:	693b      	ldr	r3, [r7, #16]
 800ded2:	ee07 3a90 	vmov	s15, r3
 800ded6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800deda:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800df74 <HAL_RCC_GetSysClockFreq+0x2ec>
 800dede:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800dee2:	4b1e      	ldr	r3, [pc, #120]	@ (800df5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800dee4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dee6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800deea:	ee07 3a90 	vmov	s15, r3
 800deee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800def2:	ed97 6a02 	vldr	s12, [r7, #8]
 800def6:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800df6c <HAL_RCC_GetSysClockFreq+0x2e4>
 800defa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800defe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800df02:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800df06:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800df0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800df0e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800df12:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800df14:	4b11      	ldr	r3, [pc, #68]	@ (800df5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800df16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800df18:	0a5b      	lsrs	r3, r3, #9
 800df1a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800df1e:	3301      	adds	r3, #1
 800df20:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800df22:	683b      	ldr	r3, [r7, #0]
 800df24:	ee07 3a90 	vmov	s15, r3
 800df28:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800df2c:	edd7 6a07 	vldr	s13, [r7, #28]
 800df30:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800df34:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800df38:	ee17 3a90 	vmov	r3, s15
 800df3c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800df3e:	e005      	b.n	800df4c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800df40:	2300      	movs	r3, #0
 800df42:	61bb      	str	r3, [r7, #24]
      break;
 800df44:	e002      	b.n	800df4c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800df46:	4b07      	ldr	r3, [pc, #28]	@ (800df64 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800df48:	61bb      	str	r3, [r7, #24]
      break;
 800df4a:	bf00      	nop
  }

  return sysclockfreq;
 800df4c:	69bb      	ldr	r3, [r7, #24]
}
 800df4e:	4618      	mov	r0, r3
 800df50:	3724      	adds	r7, #36	@ 0x24
 800df52:	46bd      	mov	sp, r7
 800df54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df58:	4770      	bx	lr
 800df5a:	bf00      	nop
 800df5c:	58024400 	.word	0x58024400
 800df60:	03d09000 	.word	0x03d09000
 800df64:	003d0900 	.word	0x003d0900
 800df68:	016e3600 	.word	0x016e3600
 800df6c:	46000000 	.word	0x46000000
 800df70:	4c742400 	.word	0x4c742400
 800df74:	4a742400 	.word	0x4a742400
 800df78:	4bb71b00 	.word	0x4bb71b00

0800df7c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800df7c:	b580      	push	{r7, lr}
 800df7e:	b082      	sub	sp, #8
 800df80:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800df82:	f7ff fe81 	bl	800dc88 <HAL_RCC_GetSysClockFreq>
 800df86:	4602      	mov	r2, r0
 800df88:	4b10      	ldr	r3, [pc, #64]	@ (800dfcc <HAL_RCC_GetHCLKFreq+0x50>)
 800df8a:	699b      	ldr	r3, [r3, #24]
 800df8c:	0a1b      	lsrs	r3, r3, #8
 800df8e:	f003 030f 	and.w	r3, r3, #15
 800df92:	490f      	ldr	r1, [pc, #60]	@ (800dfd0 <HAL_RCC_GetHCLKFreq+0x54>)
 800df94:	5ccb      	ldrb	r3, [r1, r3]
 800df96:	f003 031f 	and.w	r3, r3, #31
 800df9a:	fa22 f303 	lsr.w	r3, r2, r3
 800df9e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800dfa0:	4b0a      	ldr	r3, [pc, #40]	@ (800dfcc <HAL_RCC_GetHCLKFreq+0x50>)
 800dfa2:	699b      	ldr	r3, [r3, #24]
 800dfa4:	f003 030f 	and.w	r3, r3, #15
 800dfa8:	4a09      	ldr	r2, [pc, #36]	@ (800dfd0 <HAL_RCC_GetHCLKFreq+0x54>)
 800dfaa:	5cd3      	ldrb	r3, [r2, r3]
 800dfac:	f003 031f 	and.w	r3, r3, #31
 800dfb0:	687a      	ldr	r2, [r7, #4]
 800dfb2:	fa22 f303 	lsr.w	r3, r2, r3
 800dfb6:	4a07      	ldr	r2, [pc, #28]	@ (800dfd4 <HAL_RCC_GetHCLKFreq+0x58>)
 800dfb8:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800dfba:	4a07      	ldr	r2, [pc, #28]	@ (800dfd8 <HAL_RCC_GetHCLKFreq+0x5c>)
 800dfbc:	687b      	ldr	r3, [r7, #4]
 800dfbe:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800dfc0:	4b04      	ldr	r3, [pc, #16]	@ (800dfd4 <HAL_RCC_GetHCLKFreq+0x58>)
 800dfc2:	681b      	ldr	r3, [r3, #0]
}
 800dfc4:	4618      	mov	r0, r3
 800dfc6:	3708      	adds	r7, #8
 800dfc8:	46bd      	mov	sp, r7
 800dfca:	bd80      	pop	{r7, pc}
 800dfcc:	58024400 	.word	0x58024400
 800dfd0:	0801d95c 	.word	0x0801d95c
 800dfd4:	24000004 	.word	0x24000004
 800dfd8:	24000000 	.word	0x24000000

0800dfdc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800dfdc:	b580      	push	{r7, lr}
 800dfde:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800dfe0:	f7ff ffcc 	bl	800df7c <HAL_RCC_GetHCLKFreq>
 800dfe4:	4602      	mov	r2, r0
 800dfe6:	4b06      	ldr	r3, [pc, #24]	@ (800e000 <HAL_RCC_GetPCLK1Freq+0x24>)
 800dfe8:	69db      	ldr	r3, [r3, #28]
 800dfea:	091b      	lsrs	r3, r3, #4
 800dfec:	f003 0307 	and.w	r3, r3, #7
 800dff0:	4904      	ldr	r1, [pc, #16]	@ (800e004 <HAL_RCC_GetPCLK1Freq+0x28>)
 800dff2:	5ccb      	ldrb	r3, [r1, r3]
 800dff4:	f003 031f 	and.w	r3, r3, #31
 800dff8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800dffc:	4618      	mov	r0, r3
 800dffe:	bd80      	pop	{r7, pc}
 800e000:	58024400 	.word	0x58024400
 800e004:	0801d95c 	.word	0x0801d95c

0800e008 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800e008:	b580      	push	{r7, lr}
 800e00a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800e00c:	f7ff ffb6 	bl	800df7c <HAL_RCC_GetHCLKFreq>
 800e010:	4602      	mov	r2, r0
 800e012:	4b06      	ldr	r3, [pc, #24]	@ (800e02c <HAL_RCC_GetPCLK2Freq+0x24>)
 800e014:	69db      	ldr	r3, [r3, #28]
 800e016:	0a1b      	lsrs	r3, r3, #8
 800e018:	f003 0307 	and.w	r3, r3, #7
 800e01c:	4904      	ldr	r1, [pc, #16]	@ (800e030 <HAL_RCC_GetPCLK2Freq+0x28>)
 800e01e:	5ccb      	ldrb	r3, [r1, r3]
 800e020:	f003 031f 	and.w	r3, r3, #31
 800e024:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800e028:	4618      	mov	r0, r3
 800e02a:	bd80      	pop	{r7, pc}
 800e02c:	58024400 	.word	0x58024400
 800e030:	0801d95c 	.word	0x0801d95c

0800e034 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800e034:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800e038:	b0c6      	sub	sp, #280	@ 0x118
 800e03a:	af00      	add	r7, sp, #0
 800e03c:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800e040:	2300      	movs	r3, #0
 800e042:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800e046:	2300      	movs	r3, #0
 800e048:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800e04c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e050:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e054:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800e058:	2500      	movs	r5, #0
 800e05a:	ea54 0305 	orrs.w	r3, r4, r5
 800e05e:	d049      	beq.n	800e0f4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800e060:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e064:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e066:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800e06a:	d02f      	beq.n	800e0cc <HAL_RCCEx_PeriphCLKConfig+0x98>
 800e06c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800e070:	d828      	bhi.n	800e0c4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800e072:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800e076:	d01a      	beq.n	800e0ae <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800e078:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800e07c:	d822      	bhi.n	800e0c4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800e07e:	2b00      	cmp	r3, #0
 800e080:	d003      	beq.n	800e08a <HAL_RCCEx_PeriphCLKConfig+0x56>
 800e082:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e086:	d007      	beq.n	800e098 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800e088:	e01c      	b.n	800e0c4 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e08a:	4bab      	ldr	r3, [pc, #684]	@ (800e338 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800e08c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e08e:	4aaa      	ldr	r2, [pc, #680]	@ (800e338 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800e090:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e094:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800e096:	e01a      	b.n	800e0ce <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800e098:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e09c:	3308      	adds	r3, #8
 800e09e:	2102      	movs	r1, #2
 800e0a0:	4618      	mov	r0, r3
 800e0a2:	f002 fa49 	bl	8010538 <RCCEx_PLL2_Config>
 800e0a6:	4603      	mov	r3, r0
 800e0a8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800e0ac:	e00f      	b.n	800e0ce <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800e0ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e0b2:	3328      	adds	r3, #40	@ 0x28
 800e0b4:	2102      	movs	r1, #2
 800e0b6:	4618      	mov	r0, r3
 800e0b8:	f002 faf0 	bl	801069c <RCCEx_PLL3_Config>
 800e0bc:	4603      	mov	r3, r0
 800e0be:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800e0c2:	e004      	b.n	800e0ce <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e0c4:	2301      	movs	r3, #1
 800e0c6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800e0ca:	e000      	b.n	800e0ce <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800e0cc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e0ce:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e0d2:	2b00      	cmp	r3, #0
 800e0d4:	d10a      	bne.n	800e0ec <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800e0d6:	4b98      	ldr	r3, [pc, #608]	@ (800e338 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800e0d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e0da:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800e0de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e0e2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e0e4:	4a94      	ldr	r2, [pc, #592]	@ (800e338 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800e0e6:	430b      	orrs	r3, r1
 800e0e8:	6513      	str	r3, [r2, #80]	@ 0x50
 800e0ea:	e003      	b.n	800e0f4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e0ec:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e0f0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800e0f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e0f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0fc:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800e100:	f04f 0900 	mov.w	r9, #0
 800e104:	ea58 0309 	orrs.w	r3, r8, r9
 800e108:	d047      	beq.n	800e19a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800e10a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e10e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e110:	2b04      	cmp	r3, #4
 800e112:	d82a      	bhi.n	800e16a <HAL_RCCEx_PeriphCLKConfig+0x136>
 800e114:	a201      	add	r2, pc, #4	@ (adr r2, 800e11c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800e116:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e11a:	bf00      	nop
 800e11c:	0800e131 	.word	0x0800e131
 800e120:	0800e13f 	.word	0x0800e13f
 800e124:	0800e155 	.word	0x0800e155
 800e128:	0800e173 	.word	0x0800e173
 800e12c:	0800e173 	.word	0x0800e173
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e130:	4b81      	ldr	r3, [pc, #516]	@ (800e338 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800e132:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e134:	4a80      	ldr	r2, [pc, #512]	@ (800e338 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800e136:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e13a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800e13c:	e01a      	b.n	800e174 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800e13e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e142:	3308      	adds	r3, #8
 800e144:	2100      	movs	r1, #0
 800e146:	4618      	mov	r0, r3
 800e148:	f002 f9f6 	bl	8010538 <RCCEx_PLL2_Config>
 800e14c:	4603      	mov	r3, r0
 800e14e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800e152:	e00f      	b.n	800e174 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800e154:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e158:	3328      	adds	r3, #40	@ 0x28
 800e15a:	2100      	movs	r1, #0
 800e15c:	4618      	mov	r0, r3
 800e15e:	f002 fa9d 	bl	801069c <RCCEx_PLL3_Config>
 800e162:	4603      	mov	r3, r0
 800e164:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800e168:	e004      	b.n	800e174 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e16a:	2301      	movs	r3, #1
 800e16c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800e170:	e000      	b.n	800e174 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800e172:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e174:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e178:	2b00      	cmp	r3, #0
 800e17a:	d10a      	bne.n	800e192 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800e17c:	4b6e      	ldr	r3, [pc, #440]	@ (800e338 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800e17e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e180:	f023 0107 	bic.w	r1, r3, #7
 800e184:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e188:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e18a:	4a6b      	ldr	r2, [pc, #428]	@ (800e338 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800e18c:	430b      	orrs	r3, r1
 800e18e:	6513      	str	r3, [r2, #80]	@ 0x50
 800e190:	e003      	b.n	800e19a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e192:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e196:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800e19a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e19e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1a2:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 800e1a6:	f04f 0b00 	mov.w	fp, #0
 800e1aa:	ea5a 030b 	orrs.w	r3, sl, fp
 800e1ae:	d05b      	beq.n	800e268 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800e1b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e1b4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800e1b8:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800e1bc:	d03b      	beq.n	800e236 <HAL_RCCEx_PeriphCLKConfig+0x202>
 800e1be:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800e1c2:	d834      	bhi.n	800e22e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800e1c4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800e1c8:	d037      	beq.n	800e23a <HAL_RCCEx_PeriphCLKConfig+0x206>
 800e1ca:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800e1ce:	d82e      	bhi.n	800e22e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800e1d0:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800e1d4:	d033      	beq.n	800e23e <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800e1d6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800e1da:	d828      	bhi.n	800e22e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800e1dc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800e1e0:	d01a      	beq.n	800e218 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 800e1e2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800e1e6:	d822      	bhi.n	800e22e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800e1e8:	2b00      	cmp	r3, #0
 800e1ea:	d003      	beq.n	800e1f4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 800e1ec:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800e1f0:	d007      	beq.n	800e202 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 800e1f2:	e01c      	b.n	800e22e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e1f4:	4b50      	ldr	r3, [pc, #320]	@ (800e338 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800e1f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e1f8:	4a4f      	ldr	r2, [pc, #316]	@ (800e338 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800e1fa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e1fe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800e200:	e01e      	b.n	800e240 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800e202:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e206:	3308      	adds	r3, #8
 800e208:	2100      	movs	r1, #0
 800e20a:	4618      	mov	r0, r3
 800e20c:	f002 f994 	bl	8010538 <RCCEx_PLL2_Config>
 800e210:	4603      	mov	r3, r0
 800e212:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800e216:	e013      	b.n	800e240 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800e218:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e21c:	3328      	adds	r3, #40	@ 0x28
 800e21e:	2100      	movs	r1, #0
 800e220:	4618      	mov	r0, r3
 800e222:	f002 fa3b 	bl	801069c <RCCEx_PLL3_Config>
 800e226:	4603      	mov	r3, r0
 800e228:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800e22c:	e008      	b.n	800e240 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800e22e:	2301      	movs	r3, #1
 800e230:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800e234:	e004      	b.n	800e240 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800e236:	bf00      	nop
 800e238:	e002      	b.n	800e240 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800e23a:	bf00      	nop
 800e23c:	e000      	b.n	800e240 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800e23e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e240:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e244:	2b00      	cmp	r3, #0
 800e246:	d10b      	bne.n	800e260 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800e248:	4b3b      	ldr	r3, [pc, #236]	@ (800e338 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800e24a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e24c:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800e250:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e254:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800e258:	4a37      	ldr	r2, [pc, #220]	@ (800e338 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800e25a:	430b      	orrs	r3, r1
 800e25c:	6593      	str	r3, [r2, #88]	@ 0x58
 800e25e:	e003      	b.n	800e268 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e260:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e264:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800e268:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e26c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e270:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800e274:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800e278:	2300      	movs	r3, #0
 800e27a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800e27e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800e282:	460b      	mov	r3, r1
 800e284:	4313      	orrs	r3, r2
 800e286:	d05d      	beq.n	800e344 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800e288:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e28c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800e290:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800e294:	d03b      	beq.n	800e30e <HAL_RCCEx_PeriphCLKConfig+0x2da>
 800e296:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800e29a:	d834      	bhi.n	800e306 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800e29c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800e2a0:	d037      	beq.n	800e312 <HAL_RCCEx_PeriphCLKConfig+0x2de>
 800e2a2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800e2a6:	d82e      	bhi.n	800e306 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800e2a8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800e2ac:	d033      	beq.n	800e316 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 800e2ae:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800e2b2:	d828      	bhi.n	800e306 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800e2b4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e2b8:	d01a      	beq.n	800e2f0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 800e2ba:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e2be:	d822      	bhi.n	800e306 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800e2c0:	2b00      	cmp	r3, #0
 800e2c2:	d003      	beq.n	800e2cc <HAL_RCCEx_PeriphCLKConfig+0x298>
 800e2c4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e2c8:	d007      	beq.n	800e2da <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 800e2ca:	e01c      	b.n	800e306 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e2cc:	4b1a      	ldr	r3, [pc, #104]	@ (800e338 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800e2ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e2d0:	4a19      	ldr	r2, [pc, #100]	@ (800e338 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800e2d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e2d6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800e2d8:	e01e      	b.n	800e318 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800e2da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e2de:	3308      	adds	r3, #8
 800e2e0:	2100      	movs	r1, #0
 800e2e2:	4618      	mov	r0, r3
 800e2e4:	f002 f928 	bl	8010538 <RCCEx_PLL2_Config>
 800e2e8:	4603      	mov	r3, r0
 800e2ea:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800e2ee:	e013      	b.n	800e318 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800e2f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e2f4:	3328      	adds	r3, #40	@ 0x28
 800e2f6:	2100      	movs	r1, #0
 800e2f8:	4618      	mov	r0, r3
 800e2fa:	f002 f9cf 	bl	801069c <RCCEx_PLL3_Config>
 800e2fe:	4603      	mov	r3, r0
 800e300:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800e304:	e008      	b.n	800e318 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800e306:	2301      	movs	r3, #1
 800e308:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800e30c:	e004      	b.n	800e318 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800e30e:	bf00      	nop
 800e310:	e002      	b.n	800e318 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800e312:	bf00      	nop
 800e314:	e000      	b.n	800e318 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800e316:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e318:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e31c:	2b00      	cmp	r3, #0
 800e31e:	d10d      	bne.n	800e33c <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800e320:	4b05      	ldr	r3, [pc, #20]	@ (800e338 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800e322:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e324:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800e328:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e32c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800e330:	4a01      	ldr	r2, [pc, #4]	@ (800e338 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800e332:	430b      	orrs	r3, r1
 800e334:	6593      	str	r3, [r2, #88]	@ 0x58
 800e336:	e005      	b.n	800e344 <HAL_RCCEx_PeriphCLKConfig+0x310>
 800e338:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e33c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e340:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800e344:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e348:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e34c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800e350:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800e354:	2300      	movs	r3, #0
 800e356:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800e35a:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800e35e:	460b      	mov	r3, r1
 800e360:	4313      	orrs	r3, r2
 800e362:	d03a      	beq.n	800e3da <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 800e364:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e368:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e36a:	2b30      	cmp	r3, #48	@ 0x30
 800e36c:	d01f      	beq.n	800e3ae <HAL_RCCEx_PeriphCLKConfig+0x37a>
 800e36e:	2b30      	cmp	r3, #48	@ 0x30
 800e370:	d819      	bhi.n	800e3a6 <HAL_RCCEx_PeriphCLKConfig+0x372>
 800e372:	2b20      	cmp	r3, #32
 800e374:	d00c      	beq.n	800e390 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 800e376:	2b20      	cmp	r3, #32
 800e378:	d815      	bhi.n	800e3a6 <HAL_RCCEx_PeriphCLKConfig+0x372>
 800e37a:	2b00      	cmp	r3, #0
 800e37c:	d019      	beq.n	800e3b2 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800e37e:	2b10      	cmp	r3, #16
 800e380:	d111      	bne.n	800e3a6 <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e382:	4baa      	ldr	r3, [pc, #680]	@ (800e62c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800e384:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e386:	4aa9      	ldr	r2, [pc, #676]	@ (800e62c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800e388:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e38c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800e38e:	e011      	b.n	800e3b4 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800e390:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e394:	3308      	adds	r3, #8
 800e396:	2102      	movs	r1, #2
 800e398:	4618      	mov	r0, r3
 800e39a:	f002 f8cd 	bl	8010538 <RCCEx_PLL2_Config>
 800e39e:	4603      	mov	r3, r0
 800e3a0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800e3a4:	e006      	b.n	800e3b4 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800e3a6:	2301      	movs	r3, #1
 800e3a8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800e3ac:	e002      	b.n	800e3b4 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800e3ae:	bf00      	nop
 800e3b0:	e000      	b.n	800e3b4 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800e3b2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e3b4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e3b8:	2b00      	cmp	r3, #0
 800e3ba:	d10a      	bne.n	800e3d2 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800e3bc:	4b9b      	ldr	r3, [pc, #620]	@ (800e62c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800e3be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e3c0:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800e3c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e3c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e3ca:	4a98      	ldr	r2, [pc, #608]	@ (800e62c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800e3cc:	430b      	orrs	r3, r1
 800e3ce:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800e3d0:	e003      	b.n	800e3da <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e3d2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e3d6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800e3da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e3de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3e2:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800e3e6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800e3ea:	2300      	movs	r3, #0
 800e3ec:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800e3f0:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800e3f4:	460b      	mov	r3, r1
 800e3f6:	4313      	orrs	r3, r2
 800e3f8:	d051      	beq.n	800e49e <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800e3fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e3fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e400:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800e404:	d035      	beq.n	800e472 <HAL_RCCEx_PeriphCLKConfig+0x43e>
 800e406:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800e40a:	d82e      	bhi.n	800e46a <HAL_RCCEx_PeriphCLKConfig+0x436>
 800e40c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800e410:	d031      	beq.n	800e476 <HAL_RCCEx_PeriphCLKConfig+0x442>
 800e412:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800e416:	d828      	bhi.n	800e46a <HAL_RCCEx_PeriphCLKConfig+0x436>
 800e418:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e41c:	d01a      	beq.n	800e454 <HAL_RCCEx_PeriphCLKConfig+0x420>
 800e41e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e422:	d822      	bhi.n	800e46a <HAL_RCCEx_PeriphCLKConfig+0x436>
 800e424:	2b00      	cmp	r3, #0
 800e426:	d003      	beq.n	800e430 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 800e428:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e42c:	d007      	beq.n	800e43e <HAL_RCCEx_PeriphCLKConfig+0x40a>
 800e42e:	e01c      	b.n	800e46a <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e430:	4b7e      	ldr	r3, [pc, #504]	@ (800e62c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800e432:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e434:	4a7d      	ldr	r2, [pc, #500]	@ (800e62c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800e436:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e43a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800e43c:	e01c      	b.n	800e478 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800e43e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e442:	3308      	adds	r3, #8
 800e444:	2100      	movs	r1, #0
 800e446:	4618      	mov	r0, r3
 800e448:	f002 f876 	bl	8010538 <RCCEx_PLL2_Config>
 800e44c:	4603      	mov	r3, r0
 800e44e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800e452:	e011      	b.n	800e478 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800e454:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e458:	3328      	adds	r3, #40	@ 0x28
 800e45a:	2100      	movs	r1, #0
 800e45c:	4618      	mov	r0, r3
 800e45e:	f002 f91d 	bl	801069c <RCCEx_PLL3_Config>
 800e462:	4603      	mov	r3, r0
 800e464:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800e468:	e006      	b.n	800e478 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e46a:	2301      	movs	r3, #1
 800e46c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800e470:	e002      	b.n	800e478 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800e472:	bf00      	nop
 800e474:	e000      	b.n	800e478 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800e476:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e478:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e47c:	2b00      	cmp	r3, #0
 800e47e:	d10a      	bne.n	800e496 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800e480:	4b6a      	ldr	r3, [pc, #424]	@ (800e62c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800e482:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e484:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800e488:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e48c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e48e:	4a67      	ldr	r2, [pc, #412]	@ (800e62c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800e490:	430b      	orrs	r3, r1
 800e492:	6513      	str	r3, [r2, #80]	@ 0x50
 800e494:	e003      	b.n	800e49e <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e496:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e49a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800e49e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e4a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4a6:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800e4aa:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800e4ae:	2300      	movs	r3, #0
 800e4b0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800e4b4:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800e4b8:	460b      	mov	r3, r1
 800e4ba:	4313      	orrs	r3, r2
 800e4bc:	d053      	beq.n	800e566 <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800e4be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e4c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e4c4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800e4c8:	d033      	beq.n	800e532 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 800e4ca:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800e4ce:	d82c      	bhi.n	800e52a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800e4d0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800e4d4:	d02f      	beq.n	800e536 <HAL_RCCEx_PeriphCLKConfig+0x502>
 800e4d6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800e4da:	d826      	bhi.n	800e52a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800e4dc:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800e4e0:	d02b      	beq.n	800e53a <HAL_RCCEx_PeriphCLKConfig+0x506>
 800e4e2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800e4e6:	d820      	bhi.n	800e52a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800e4e8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e4ec:	d012      	beq.n	800e514 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 800e4ee:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e4f2:	d81a      	bhi.n	800e52a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800e4f4:	2b00      	cmp	r3, #0
 800e4f6:	d022      	beq.n	800e53e <HAL_RCCEx_PeriphCLKConfig+0x50a>
 800e4f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e4fc:	d115      	bne.n	800e52a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800e4fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e502:	3308      	adds	r3, #8
 800e504:	2101      	movs	r1, #1
 800e506:	4618      	mov	r0, r3
 800e508:	f002 f816 	bl	8010538 <RCCEx_PLL2_Config>
 800e50c:	4603      	mov	r3, r0
 800e50e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800e512:	e015      	b.n	800e540 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800e514:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e518:	3328      	adds	r3, #40	@ 0x28
 800e51a:	2101      	movs	r1, #1
 800e51c:	4618      	mov	r0, r3
 800e51e:	f002 f8bd 	bl	801069c <RCCEx_PLL3_Config>
 800e522:	4603      	mov	r3, r0
 800e524:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800e528:	e00a      	b.n	800e540 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e52a:	2301      	movs	r3, #1
 800e52c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800e530:	e006      	b.n	800e540 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800e532:	bf00      	nop
 800e534:	e004      	b.n	800e540 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800e536:	bf00      	nop
 800e538:	e002      	b.n	800e540 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800e53a:	bf00      	nop
 800e53c:	e000      	b.n	800e540 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800e53e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e540:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e544:	2b00      	cmp	r3, #0
 800e546:	d10a      	bne.n	800e55e <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800e548:	4b38      	ldr	r3, [pc, #224]	@ (800e62c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800e54a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e54c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800e550:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e554:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e556:	4a35      	ldr	r2, [pc, #212]	@ (800e62c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800e558:	430b      	orrs	r3, r1
 800e55a:	6513      	str	r3, [r2, #80]	@ 0x50
 800e55c:	e003      	b.n	800e566 <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e55e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e562:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800e566:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e56a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e56e:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800e572:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800e576:	2300      	movs	r3, #0
 800e578:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800e57c:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800e580:	460b      	mov	r3, r1
 800e582:	4313      	orrs	r3, r2
 800e584:	d058      	beq.n	800e638 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800e586:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e58a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800e58e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800e592:	d033      	beq.n	800e5fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 800e594:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800e598:	d82c      	bhi.n	800e5f4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800e59a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e59e:	d02f      	beq.n	800e600 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 800e5a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e5a4:	d826      	bhi.n	800e5f4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800e5a6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800e5aa:	d02b      	beq.n	800e604 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 800e5ac:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800e5b0:	d820      	bhi.n	800e5f4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800e5b2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e5b6:	d012      	beq.n	800e5de <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 800e5b8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e5bc:	d81a      	bhi.n	800e5f4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800e5be:	2b00      	cmp	r3, #0
 800e5c0:	d022      	beq.n	800e608 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800e5c2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e5c6:	d115      	bne.n	800e5f4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800e5c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e5cc:	3308      	adds	r3, #8
 800e5ce:	2101      	movs	r1, #1
 800e5d0:	4618      	mov	r0, r3
 800e5d2:	f001 ffb1 	bl	8010538 <RCCEx_PLL2_Config>
 800e5d6:	4603      	mov	r3, r0
 800e5d8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800e5dc:	e015      	b.n	800e60a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800e5de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e5e2:	3328      	adds	r3, #40	@ 0x28
 800e5e4:	2101      	movs	r1, #1
 800e5e6:	4618      	mov	r0, r3
 800e5e8:	f002 f858 	bl	801069c <RCCEx_PLL3_Config>
 800e5ec:	4603      	mov	r3, r0
 800e5ee:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800e5f2:	e00a      	b.n	800e60a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800e5f4:	2301      	movs	r3, #1
 800e5f6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800e5fa:	e006      	b.n	800e60a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800e5fc:	bf00      	nop
 800e5fe:	e004      	b.n	800e60a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800e600:	bf00      	nop
 800e602:	e002      	b.n	800e60a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800e604:	bf00      	nop
 800e606:	e000      	b.n	800e60a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800e608:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e60a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e60e:	2b00      	cmp	r3, #0
 800e610:	d10e      	bne.n	800e630 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800e612:	4b06      	ldr	r3, [pc, #24]	@ (800e62c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800e614:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e616:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800e61a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e61e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800e622:	4a02      	ldr	r2, [pc, #8]	@ (800e62c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800e624:	430b      	orrs	r3, r1
 800e626:	6593      	str	r3, [r2, #88]	@ 0x58
 800e628:	e006      	b.n	800e638 <HAL_RCCEx_PeriphCLKConfig+0x604>
 800e62a:	bf00      	nop
 800e62c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e630:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e634:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800e638:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e63c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e640:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800e644:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800e648:	2300      	movs	r3, #0
 800e64a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800e64e:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800e652:	460b      	mov	r3, r1
 800e654:	4313      	orrs	r3, r2
 800e656:	d037      	beq.n	800e6c8 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800e658:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e65c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e65e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e662:	d00e      	beq.n	800e682 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 800e664:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e668:	d816      	bhi.n	800e698 <HAL_RCCEx_PeriphCLKConfig+0x664>
 800e66a:	2b00      	cmp	r3, #0
 800e66c:	d018      	beq.n	800e6a0 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 800e66e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e672:	d111      	bne.n	800e698 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e674:	4bc4      	ldr	r3, [pc, #784]	@ (800e988 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e676:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e678:	4ac3      	ldr	r2, [pc, #780]	@ (800e988 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e67a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e67e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800e680:	e00f      	b.n	800e6a2 <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800e682:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e686:	3308      	adds	r3, #8
 800e688:	2101      	movs	r1, #1
 800e68a:	4618      	mov	r0, r3
 800e68c:	f001 ff54 	bl	8010538 <RCCEx_PLL2_Config>
 800e690:	4603      	mov	r3, r0
 800e692:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800e696:	e004      	b.n	800e6a2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e698:	2301      	movs	r3, #1
 800e69a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800e69e:	e000      	b.n	800e6a2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 800e6a0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e6a2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e6a6:	2b00      	cmp	r3, #0
 800e6a8:	d10a      	bne.n	800e6c0 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800e6aa:	4bb7      	ldr	r3, [pc, #732]	@ (800e988 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e6ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e6ae:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800e6b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e6b6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e6b8:	4ab3      	ldr	r2, [pc, #716]	@ (800e988 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e6ba:	430b      	orrs	r3, r1
 800e6bc:	6513      	str	r3, [r2, #80]	@ 0x50
 800e6be:	e003      	b.n	800e6c8 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e6c0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e6c4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800e6c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e6cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6d0:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800e6d4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800e6d8:	2300      	movs	r3, #0
 800e6da:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800e6de:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800e6e2:	460b      	mov	r3, r1
 800e6e4:	4313      	orrs	r3, r2
 800e6e6:	d039      	beq.n	800e75c <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800e6e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e6ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e6ee:	2b03      	cmp	r3, #3
 800e6f0:	d81c      	bhi.n	800e72c <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 800e6f2:	a201      	add	r2, pc, #4	@ (adr r2, 800e6f8 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 800e6f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e6f8:	0800e735 	.word	0x0800e735
 800e6fc:	0800e709 	.word	0x0800e709
 800e700:	0800e717 	.word	0x0800e717
 800e704:	0800e735 	.word	0x0800e735
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e708:	4b9f      	ldr	r3, [pc, #636]	@ (800e988 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e70a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e70c:	4a9e      	ldr	r2, [pc, #632]	@ (800e988 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e70e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e712:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800e714:	e00f      	b.n	800e736 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800e716:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e71a:	3308      	adds	r3, #8
 800e71c:	2102      	movs	r1, #2
 800e71e:	4618      	mov	r0, r3
 800e720:	f001 ff0a 	bl	8010538 <RCCEx_PLL2_Config>
 800e724:	4603      	mov	r3, r0
 800e726:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 800e72a:	e004      	b.n	800e736 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800e72c:	2301      	movs	r3, #1
 800e72e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800e732:	e000      	b.n	800e736 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 800e734:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e736:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e73a:	2b00      	cmp	r3, #0
 800e73c:	d10a      	bne.n	800e754 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800e73e:	4b92      	ldr	r3, [pc, #584]	@ (800e988 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e740:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e742:	f023 0103 	bic.w	r1, r3, #3
 800e746:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e74a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e74c:	4a8e      	ldr	r2, [pc, #568]	@ (800e988 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e74e:	430b      	orrs	r3, r1
 800e750:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800e752:	e003      	b.n	800e75c <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e754:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e758:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800e75c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e760:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e764:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800e768:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800e76c:	2300      	movs	r3, #0
 800e76e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800e772:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800e776:	460b      	mov	r3, r1
 800e778:	4313      	orrs	r3, r2
 800e77a:	f000 8099 	beq.w	800e8b0 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800e77e:	4b83      	ldr	r3, [pc, #524]	@ (800e98c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800e780:	681b      	ldr	r3, [r3, #0]
 800e782:	4a82      	ldr	r2, [pc, #520]	@ (800e98c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800e784:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e788:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800e78a:	f7f8 fe25 	bl	80073d8 <HAL_GetTick>
 800e78e:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800e792:	e00b      	b.n	800e7ac <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800e794:	f7f8 fe20 	bl	80073d8 <HAL_GetTick>
 800e798:	4602      	mov	r2, r0
 800e79a:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800e79e:	1ad3      	subs	r3, r2, r3
 800e7a0:	2b64      	cmp	r3, #100	@ 0x64
 800e7a2:	d903      	bls.n	800e7ac <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 800e7a4:	2303      	movs	r3, #3
 800e7a6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800e7aa:	e005      	b.n	800e7b8 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800e7ac:	4b77      	ldr	r3, [pc, #476]	@ (800e98c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800e7ae:	681b      	ldr	r3, [r3, #0]
 800e7b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e7b4:	2b00      	cmp	r3, #0
 800e7b6:	d0ed      	beq.n	800e794 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 800e7b8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e7bc:	2b00      	cmp	r3, #0
 800e7be:	d173      	bne.n	800e8a8 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800e7c0:	4b71      	ldr	r3, [pc, #452]	@ (800e988 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e7c2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800e7c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e7c8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800e7cc:	4053      	eors	r3, r2
 800e7ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800e7d2:	2b00      	cmp	r3, #0
 800e7d4:	d015      	beq.n	800e802 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800e7d6:	4b6c      	ldr	r3, [pc, #432]	@ (800e988 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e7d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e7da:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e7de:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800e7e2:	4b69      	ldr	r3, [pc, #420]	@ (800e988 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e7e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e7e6:	4a68      	ldr	r2, [pc, #416]	@ (800e988 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e7e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e7ec:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800e7ee:	4b66      	ldr	r3, [pc, #408]	@ (800e988 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e7f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e7f2:	4a65      	ldr	r2, [pc, #404]	@ (800e988 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e7f4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e7f8:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800e7fa:	4a63      	ldr	r2, [pc, #396]	@ (800e988 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e7fc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800e800:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800e802:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e806:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800e80a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e80e:	d118      	bne.n	800e842 <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e810:	f7f8 fde2 	bl	80073d8 <HAL_GetTick>
 800e814:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800e818:	e00d      	b.n	800e836 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800e81a:	f7f8 fddd 	bl	80073d8 <HAL_GetTick>
 800e81e:	4602      	mov	r2, r0
 800e820:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800e824:	1ad2      	subs	r2, r2, r3
 800e826:	f241 3388 	movw	r3, #5000	@ 0x1388
 800e82a:	429a      	cmp	r2, r3
 800e82c:	d903      	bls.n	800e836 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 800e82e:	2303      	movs	r3, #3
 800e830:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 800e834:	e005      	b.n	800e842 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800e836:	4b54      	ldr	r3, [pc, #336]	@ (800e988 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e838:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e83a:	f003 0302 	and.w	r3, r3, #2
 800e83e:	2b00      	cmp	r3, #0
 800e840:	d0eb      	beq.n	800e81a <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 800e842:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e846:	2b00      	cmp	r3, #0
 800e848:	d129      	bne.n	800e89e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800e84a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e84e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800e852:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800e856:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800e85a:	d10e      	bne.n	800e87a <HAL_RCCEx_PeriphCLKConfig+0x846>
 800e85c:	4b4a      	ldr	r3, [pc, #296]	@ (800e988 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e85e:	691b      	ldr	r3, [r3, #16]
 800e860:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800e864:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e868:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800e86c:	091a      	lsrs	r2, r3, #4
 800e86e:	4b48      	ldr	r3, [pc, #288]	@ (800e990 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 800e870:	4013      	ands	r3, r2
 800e872:	4a45      	ldr	r2, [pc, #276]	@ (800e988 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e874:	430b      	orrs	r3, r1
 800e876:	6113      	str	r3, [r2, #16]
 800e878:	e005      	b.n	800e886 <HAL_RCCEx_PeriphCLKConfig+0x852>
 800e87a:	4b43      	ldr	r3, [pc, #268]	@ (800e988 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e87c:	691b      	ldr	r3, [r3, #16]
 800e87e:	4a42      	ldr	r2, [pc, #264]	@ (800e988 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e880:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800e884:	6113      	str	r3, [r2, #16]
 800e886:	4b40      	ldr	r3, [pc, #256]	@ (800e988 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e888:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800e88a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e88e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800e892:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800e896:	4a3c      	ldr	r2, [pc, #240]	@ (800e988 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e898:	430b      	orrs	r3, r1
 800e89a:	6713      	str	r3, [r2, #112]	@ 0x70
 800e89c:	e008      	b.n	800e8b0 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800e89e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e8a2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 800e8a6:	e003      	b.n	800e8b0 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e8a8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e8ac:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800e8b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e8b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e8b8:	f002 0301 	and.w	r3, r2, #1
 800e8bc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800e8c0:	2300      	movs	r3, #0
 800e8c2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800e8c6:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800e8ca:	460b      	mov	r3, r1
 800e8cc:	4313      	orrs	r3, r2
 800e8ce:	f000 808f 	beq.w	800e9f0 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800e8d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e8d6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e8d8:	2b28      	cmp	r3, #40	@ 0x28
 800e8da:	d871      	bhi.n	800e9c0 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 800e8dc:	a201      	add	r2, pc, #4	@ (adr r2, 800e8e4 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 800e8de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e8e2:	bf00      	nop
 800e8e4:	0800e9c9 	.word	0x0800e9c9
 800e8e8:	0800e9c1 	.word	0x0800e9c1
 800e8ec:	0800e9c1 	.word	0x0800e9c1
 800e8f0:	0800e9c1 	.word	0x0800e9c1
 800e8f4:	0800e9c1 	.word	0x0800e9c1
 800e8f8:	0800e9c1 	.word	0x0800e9c1
 800e8fc:	0800e9c1 	.word	0x0800e9c1
 800e900:	0800e9c1 	.word	0x0800e9c1
 800e904:	0800e995 	.word	0x0800e995
 800e908:	0800e9c1 	.word	0x0800e9c1
 800e90c:	0800e9c1 	.word	0x0800e9c1
 800e910:	0800e9c1 	.word	0x0800e9c1
 800e914:	0800e9c1 	.word	0x0800e9c1
 800e918:	0800e9c1 	.word	0x0800e9c1
 800e91c:	0800e9c1 	.word	0x0800e9c1
 800e920:	0800e9c1 	.word	0x0800e9c1
 800e924:	0800e9ab 	.word	0x0800e9ab
 800e928:	0800e9c1 	.word	0x0800e9c1
 800e92c:	0800e9c1 	.word	0x0800e9c1
 800e930:	0800e9c1 	.word	0x0800e9c1
 800e934:	0800e9c1 	.word	0x0800e9c1
 800e938:	0800e9c1 	.word	0x0800e9c1
 800e93c:	0800e9c1 	.word	0x0800e9c1
 800e940:	0800e9c1 	.word	0x0800e9c1
 800e944:	0800e9c9 	.word	0x0800e9c9
 800e948:	0800e9c1 	.word	0x0800e9c1
 800e94c:	0800e9c1 	.word	0x0800e9c1
 800e950:	0800e9c1 	.word	0x0800e9c1
 800e954:	0800e9c1 	.word	0x0800e9c1
 800e958:	0800e9c1 	.word	0x0800e9c1
 800e95c:	0800e9c1 	.word	0x0800e9c1
 800e960:	0800e9c1 	.word	0x0800e9c1
 800e964:	0800e9c9 	.word	0x0800e9c9
 800e968:	0800e9c1 	.word	0x0800e9c1
 800e96c:	0800e9c1 	.word	0x0800e9c1
 800e970:	0800e9c1 	.word	0x0800e9c1
 800e974:	0800e9c1 	.word	0x0800e9c1
 800e978:	0800e9c1 	.word	0x0800e9c1
 800e97c:	0800e9c1 	.word	0x0800e9c1
 800e980:	0800e9c1 	.word	0x0800e9c1
 800e984:	0800e9c9 	.word	0x0800e9c9
 800e988:	58024400 	.word	0x58024400
 800e98c:	58024800 	.word	0x58024800
 800e990:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800e994:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e998:	3308      	adds	r3, #8
 800e99a:	2101      	movs	r1, #1
 800e99c:	4618      	mov	r0, r3
 800e99e:	f001 fdcb 	bl	8010538 <RCCEx_PLL2_Config>
 800e9a2:	4603      	mov	r3, r0
 800e9a4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800e9a8:	e00f      	b.n	800e9ca <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800e9aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e9ae:	3328      	adds	r3, #40	@ 0x28
 800e9b0:	2101      	movs	r1, #1
 800e9b2:	4618      	mov	r0, r3
 800e9b4:	f001 fe72 	bl	801069c <RCCEx_PLL3_Config>
 800e9b8:	4603      	mov	r3, r0
 800e9ba:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800e9be:	e004      	b.n	800e9ca <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e9c0:	2301      	movs	r3, #1
 800e9c2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800e9c6:	e000      	b.n	800e9ca <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 800e9c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e9ca:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e9ce:	2b00      	cmp	r3, #0
 800e9d0:	d10a      	bne.n	800e9e8 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800e9d2:	4bbf      	ldr	r3, [pc, #764]	@ (800ecd0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800e9d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e9d6:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800e9da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e9de:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e9e0:	4abb      	ldr	r2, [pc, #748]	@ (800ecd0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800e9e2:	430b      	orrs	r3, r1
 800e9e4:	6553      	str	r3, [r2, #84]	@ 0x54
 800e9e6:	e003      	b.n	800e9f0 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e9e8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e9ec:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800e9f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e9f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e9f8:	f002 0302 	and.w	r3, r2, #2
 800e9fc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800ea00:	2300      	movs	r3, #0
 800ea02:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800ea06:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800ea0a:	460b      	mov	r3, r1
 800ea0c:	4313      	orrs	r3, r2
 800ea0e:	d041      	beq.n	800ea94 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800ea10:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ea14:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ea16:	2b05      	cmp	r3, #5
 800ea18:	d824      	bhi.n	800ea64 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 800ea1a:	a201      	add	r2, pc, #4	@ (adr r2, 800ea20 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 800ea1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ea20:	0800ea6d 	.word	0x0800ea6d
 800ea24:	0800ea39 	.word	0x0800ea39
 800ea28:	0800ea4f 	.word	0x0800ea4f
 800ea2c:	0800ea6d 	.word	0x0800ea6d
 800ea30:	0800ea6d 	.word	0x0800ea6d
 800ea34:	0800ea6d 	.word	0x0800ea6d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ea38:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ea3c:	3308      	adds	r3, #8
 800ea3e:	2101      	movs	r1, #1
 800ea40:	4618      	mov	r0, r3
 800ea42:	f001 fd79 	bl	8010538 <RCCEx_PLL2_Config>
 800ea46:	4603      	mov	r3, r0
 800ea48:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800ea4c:	e00f      	b.n	800ea6e <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ea4e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ea52:	3328      	adds	r3, #40	@ 0x28
 800ea54:	2101      	movs	r1, #1
 800ea56:	4618      	mov	r0, r3
 800ea58:	f001 fe20 	bl	801069c <RCCEx_PLL3_Config>
 800ea5c:	4603      	mov	r3, r0
 800ea5e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800ea62:	e004      	b.n	800ea6e <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ea64:	2301      	movs	r3, #1
 800ea66:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800ea6a:	e000      	b.n	800ea6e <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 800ea6c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ea6e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ea72:	2b00      	cmp	r3, #0
 800ea74:	d10a      	bne.n	800ea8c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800ea76:	4b96      	ldr	r3, [pc, #600]	@ (800ecd0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800ea78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ea7a:	f023 0107 	bic.w	r1, r3, #7
 800ea7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ea82:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ea84:	4a92      	ldr	r2, [pc, #584]	@ (800ecd0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800ea86:	430b      	orrs	r3, r1
 800ea88:	6553      	str	r3, [r2, #84]	@ 0x54
 800ea8a:	e003      	b.n	800ea94 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ea8c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ea90:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800ea94:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ea98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea9c:	f002 0304 	and.w	r3, r2, #4
 800eaa0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800eaa4:	2300      	movs	r3, #0
 800eaa6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800eaaa:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800eaae:	460b      	mov	r3, r1
 800eab0:	4313      	orrs	r3, r2
 800eab2:	d044      	beq.n	800eb3e <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800eab4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800eab8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800eabc:	2b05      	cmp	r3, #5
 800eabe:	d825      	bhi.n	800eb0c <HAL_RCCEx_PeriphCLKConfig+0xad8>
 800eac0:	a201      	add	r2, pc, #4	@ (adr r2, 800eac8 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 800eac2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eac6:	bf00      	nop
 800eac8:	0800eb15 	.word	0x0800eb15
 800eacc:	0800eae1 	.word	0x0800eae1
 800ead0:	0800eaf7 	.word	0x0800eaf7
 800ead4:	0800eb15 	.word	0x0800eb15
 800ead8:	0800eb15 	.word	0x0800eb15
 800eadc:	0800eb15 	.word	0x0800eb15
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800eae0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800eae4:	3308      	adds	r3, #8
 800eae6:	2101      	movs	r1, #1
 800eae8:	4618      	mov	r0, r3
 800eaea:	f001 fd25 	bl	8010538 <RCCEx_PLL2_Config>
 800eaee:	4603      	mov	r3, r0
 800eaf0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800eaf4:	e00f      	b.n	800eb16 <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800eaf6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800eafa:	3328      	adds	r3, #40	@ 0x28
 800eafc:	2101      	movs	r1, #1
 800eafe:	4618      	mov	r0, r3
 800eb00:	f001 fdcc 	bl	801069c <RCCEx_PLL3_Config>
 800eb04:	4603      	mov	r3, r0
 800eb06:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800eb0a:	e004      	b.n	800eb16 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800eb0c:	2301      	movs	r3, #1
 800eb0e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800eb12:	e000      	b.n	800eb16 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 800eb14:	bf00      	nop
    }

    if (ret == HAL_OK)
 800eb16:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800eb1a:	2b00      	cmp	r3, #0
 800eb1c:	d10b      	bne.n	800eb36 <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800eb1e:	4b6c      	ldr	r3, [pc, #432]	@ (800ecd0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800eb20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800eb22:	f023 0107 	bic.w	r1, r3, #7
 800eb26:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800eb2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800eb2e:	4a68      	ldr	r2, [pc, #416]	@ (800ecd0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800eb30:	430b      	orrs	r3, r1
 800eb32:	6593      	str	r3, [r2, #88]	@ 0x58
 800eb34:	e003      	b.n	800eb3e <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800eb36:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800eb3a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800eb3e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800eb42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb46:	f002 0320 	and.w	r3, r2, #32
 800eb4a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800eb4e:	2300      	movs	r3, #0
 800eb50:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800eb54:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800eb58:	460b      	mov	r3, r1
 800eb5a:	4313      	orrs	r3, r2
 800eb5c:	d055      	beq.n	800ec0a <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800eb5e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800eb62:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800eb66:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800eb6a:	d033      	beq.n	800ebd4 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 800eb6c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800eb70:	d82c      	bhi.n	800ebcc <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800eb72:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800eb76:	d02f      	beq.n	800ebd8 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 800eb78:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800eb7c:	d826      	bhi.n	800ebcc <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800eb7e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800eb82:	d02b      	beq.n	800ebdc <HAL_RCCEx_PeriphCLKConfig+0xba8>
 800eb84:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800eb88:	d820      	bhi.n	800ebcc <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800eb8a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800eb8e:	d012      	beq.n	800ebb6 <HAL_RCCEx_PeriphCLKConfig+0xb82>
 800eb90:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800eb94:	d81a      	bhi.n	800ebcc <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800eb96:	2b00      	cmp	r3, #0
 800eb98:	d022      	beq.n	800ebe0 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 800eb9a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800eb9e:	d115      	bne.n	800ebcc <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800eba0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800eba4:	3308      	adds	r3, #8
 800eba6:	2100      	movs	r1, #0
 800eba8:	4618      	mov	r0, r3
 800ebaa:	f001 fcc5 	bl	8010538 <RCCEx_PLL2_Config>
 800ebae:	4603      	mov	r3, r0
 800ebb0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800ebb4:	e015      	b.n	800ebe2 <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800ebb6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ebba:	3328      	adds	r3, #40	@ 0x28
 800ebbc:	2102      	movs	r1, #2
 800ebbe:	4618      	mov	r0, r3
 800ebc0:	f001 fd6c 	bl	801069c <RCCEx_PLL3_Config>
 800ebc4:	4603      	mov	r3, r0
 800ebc6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800ebca:	e00a      	b.n	800ebe2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ebcc:	2301      	movs	r3, #1
 800ebce:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800ebd2:	e006      	b.n	800ebe2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800ebd4:	bf00      	nop
 800ebd6:	e004      	b.n	800ebe2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800ebd8:	bf00      	nop
 800ebda:	e002      	b.n	800ebe2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800ebdc:	bf00      	nop
 800ebde:	e000      	b.n	800ebe2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800ebe0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ebe2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ebe6:	2b00      	cmp	r3, #0
 800ebe8:	d10b      	bne.n	800ec02 <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800ebea:	4b39      	ldr	r3, [pc, #228]	@ (800ecd0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800ebec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ebee:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800ebf2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ebf6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ebfa:	4a35      	ldr	r2, [pc, #212]	@ (800ecd0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800ebfc:	430b      	orrs	r3, r1
 800ebfe:	6553      	str	r3, [r2, #84]	@ 0x54
 800ec00:	e003      	b.n	800ec0a <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ec02:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ec06:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800ec0a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ec0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec12:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800ec16:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800ec1a:	2300      	movs	r3, #0
 800ec1c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800ec20:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800ec24:	460b      	mov	r3, r1
 800ec26:	4313      	orrs	r3, r2
 800ec28:	d058      	beq.n	800ecdc <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800ec2a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ec2e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800ec32:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800ec36:	d033      	beq.n	800eca0 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 800ec38:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800ec3c:	d82c      	bhi.n	800ec98 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800ec3e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ec42:	d02f      	beq.n	800eca4 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 800ec44:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ec48:	d826      	bhi.n	800ec98 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800ec4a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800ec4e:	d02b      	beq.n	800eca8 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 800ec50:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800ec54:	d820      	bhi.n	800ec98 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800ec56:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ec5a:	d012      	beq.n	800ec82 <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 800ec5c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ec60:	d81a      	bhi.n	800ec98 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800ec62:	2b00      	cmp	r3, #0
 800ec64:	d022      	beq.n	800ecac <HAL_RCCEx_PeriphCLKConfig+0xc78>
 800ec66:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ec6a:	d115      	bne.n	800ec98 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ec6c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ec70:	3308      	adds	r3, #8
 800ec72:	2100      	movs	r1, #0
 800ec74:	4618      	mov	r0, r3
 800ec76:	f001 fc5f 	bl	8010538 <RCCEx_PLL2_Config>
 800ec7a:	4603      	mov	r3, r0
 800ec7c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800ec80:	e015      	b.n	800ecae <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800ec82:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ec86:	3328      	adds	r3, #40	@ 0x28
 800ec88:	2102      	movs	r1, #2
 800ec8a:	4618      	mov	r0, r3
 800ec8c:	f001 fd06 	bl	801069c <RCCEx_PLL3_Config>
 800ec90:	4603      	mov	r3, r0
 800ec92:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800ec96:	e00a      	b.n	800ecae <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ec98:	2301      	movs	r3, #1
 800ec9a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800ec9e:	e006      	b.n	800ecae <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800eca0:	bf00      	nop
 800eca2:	e004      	b.n	800ecae <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800eca4:	bf00      	nop
 800eca6:	e002      	b.n	800ecae <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800eca8:	bf00      	nop
 800ecaa:	e000      	b.n	800ecae <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800ecac:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ecae:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ecb2:	2b00      	cmp	r3, #0
 800ecb4:	d10e      	bne.n	800ecd4 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800ecb6:	4b06      	ldr	r3, [pc, #24]	@ (800ecd0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800ecb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ecba:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800ecbe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ecc2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800ecc6:	4a02      	ldr	r2, [pc, #8]	@ (800ecd0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800ecc8:	430b      	orrs	r3, r1
 800ecca:	6593      	str	r3, [r2, #88]	@ 0x58
 800eccc:	e006      	b.n	800ecdc <HAL_RCCEx_PeriphCLKConfig+0xca8>
 800ecce:	bf00      	nop
 800ecd0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ecd4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ecd8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800ecdc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ece0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ece4:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800ece8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800ecec:	2300      	movs	r3, #0
 800ecee:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ecf2:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800ecf6:	460b      	mov	r3, r1
 800ecf8:	4313      	orrs	r3, r2
 800ecfa:	d055      	beq.n	800eda8 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800ecfc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ed00:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800ed04:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800ed08:	d033      	beq.n	800ed72 <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 800ed0a:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800ed0e:	d82c      	bhi.n	800ed6a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800ed10:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ed14:	d02f      	beq.n	800ed76 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 800ed16:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ed1a:	d826      	bhi.n	800ed6a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800ed1c:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800ed20:	d02b      	beq.n	800ed7a <HAL_RCCEx_PeriphCLKConfig+0xd46>
 800ed22:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800ed26:	d820      	bhi.n	800ed6a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800ed28:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ed2c:	d012      	beq.n	800ed54 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 800ed2e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ed32:	d81a      	bhi.n	800ed6a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800ed34:	2b00      	cmp	r3, #0
 800ed36:	d022      	beq.n	800ed7e <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 800ed38:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ed3c:	d115      	bne.n	800ed6a <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ed3e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ed42:	3308      	adds	r3, #8
 800ed44:	2100      	movs	r1, #0
 800ed46:	4618      	mov	r0, r3
 800ed48:	f001 fbf6 	bl	8010538 <RCCEx_PLL2_Config>
 800ed4c:	4603      	mov	r3, r0
 800ed4e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800ed52:	e015      	b.n	800ed80 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800ed54:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ed58:	3328      	adds	r3, #40	@ 0x28
 800ed5a:	2102      	movs	r1, #2
 800ed5c:	4618      	mov	r0, r3
 800ed5e:	f001 fc9d 	bl	801069c <RCCEx_PLL3_Config>
 800ed62:	4603      	mov	r3, r0
 800ed64:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800ed68:	e00a      	b.n	800ed80 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ed6a:	2301      	movs	r3, #1
 800ed6c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800ed70:	e006      	b.n	800ed80 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800ed72:	bf00      	nop
 800ed74:	e004      	b.n	800ed80 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800ed76:	bf00      	nop
 800ed78:	e002      	b.n	800ed80 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800ed7a:	bf00      	nop
 800ed7c:	e000      	b.n	800ed80 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800ed7e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ed80:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ed84:	2b00      	cmp	r3, #0
 800ed86:	d10b      	bne.n	800eda0 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800ed88:	4ba0      	ldr	r3, [pc, #640]	@ (800f00c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800ed8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ed8c:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800ed90:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ed94:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800ed98:	4a9c      	ldr	r2, [pc, #624]	@ (800f00c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800ed9a:	430b      	orrs	r3, r1
 800ed9c:	6593      	str	r3, [r2, #88]	@ 0x58
 800ed9e:	e003      	b.n	800eda8 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800eda0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800eda4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 800eda8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800edac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800edb0:	f002 0308 	and.w	r3, r2, #8
 800edb4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800edb8:	2300      	movs	r3, #0
 800edba:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800edbe:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800edc2:	460b      	mov	r3, r1
 800edc4:	4313      	orrs	r3, r2
 800edc6:	d01e      	beq.n	800ee06 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 800edc8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800edcc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800edd0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800edd4:	d10c      	bne.n	800edf0 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800edd6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800edda:	3328      	adds	r3, #40	@ 0x28
 800eddc:	2102      	movs	r1, #2
 800edde:	4618      	mov	r0, r3
 800ede0:	f001 fc5c 	bl	801069c <RCCEx_PLL3_Config>
 800ede4:	4603      	mov	r3, r0
 800ede6:	2b00      	cmp	r3, #0
 800ede8:	d002      	beq.n	800edf0 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 800edea:	2301      	movs	r3, #1
 800edec:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 800edf0:	4b86      	ldr	r3, [pc, #536]	@ (800f00c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800edf2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800edf4:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800edf8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800edfc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ee00:	4a82      	ldr	r2, [pc, #520]	@ (800f00c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800ee02:	430b      	orrs	r3, r1
 800ee04:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800ee06:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ee0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee0e:	f002 0310 	and.w	r3, r2, #16
 800ee12:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800ee16:	2300      	movs	r3, #0
 800ee18:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800ee1c:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800ee20:	460b      	mov	r3, r1
 800ee22:	4313      	orrs	r3, r2
 800ee24:	d01e      	beq.n	800ee64 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800ee26:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ee2a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800ee2e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ee32:	d10c      	bne.n	800ee4e <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800ee34:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ee38:	3328      	adds	r3, #40	@ 0x28
 800ee3a:	2102      	movs	r1, #2
 800ee3c:	4618      	mov	r0, r3
 800ee3e:	f001 fc2d 	bl	801069c <RCCEx_PLL3_Config>
 800ee42:	4603      	mov	r3, r0
 800ee44:	2b00      	cmp	r3, #0
 800ee46:	d002      	beq.n	800ee4e <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 800ee48:	2301      	movs	r3, #1
 800ee4a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800ee4e:	4b6f      	ldr	r3, [pc, #444]	@ (800f00c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800ee50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ee52:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800ee56:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ee5a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800ee5e:	4a6b      	ldr	r2, [pc, #428]	@ (800f00c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800ee60:	430b      	orrs	r3, r1
 800ee62:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800ee64:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ee68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee6c:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800ee70:	67bb      	str	r3, [r7, #120]	@ 0x78
 800ee72:	2300      	movs	r3, #0
 800ee74:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800ee76:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800ee7a:	460b      	mov	r3, r1
 800ee7c:	4313      	orrs	r3, r2
 800ee7e:	d03e      	beq.n	800eefe <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800ee80:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ee84:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800ee88:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ee8c:	d022      	beq.n	800eed4 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 800ee8e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ee92:	d81b      	bhi.n	800eecc <HAL_RCCEx_PeriphCLKConfig+0xe98>
 800ee94:	2b00      	cmp	r3, #0
 800ee96:	d003      	beq.n	800eea0 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 800ee98:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ee9c:	d00b      	beq.n	800eeb6 <HAL_RCCEx_PeriphCLKConfig+0xe82>
 800ee9e:	e015      	b.n	800eecc <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800eea0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800eea4:	3308      	adds	r3, #8
 800eea6:	2100      	movs	r1, #0
 800eea8:	4618      	mov	r0, r3
 800eeaa:	f001 fb45 	bl	8010538 <RCCEx_PLL2_Config>
 800eeae:	4603      	mov	r3, r0
 800eeb0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800eeb4:	e00f      	b.n	800eed6 <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800eeb6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800eeba:	3328      	adds	r3, #40	@ 0x28
 800eebc:	2102      	movs	r1, #2
 800eebe:	4618      	mov	r0, r3
 800eec0:	f001 fbec 	bl	801069c <RCCEx_PLL3_Config>
 800eec4:	4603      	mov	r3, r0
 800eec6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800eeca:	e004      	b.n	800eed6 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800eecc:	2301      	movs	r3, #1
 800eece:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800eed2:	e000      	b.n	800eed6 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 800eed4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800eed6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800eeda:	2b00      	cmp	r3, #0
 800eedc:	d10b      	bne.n	800eef6 <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800eede:	4b4b      	ldr	r3, [pc, #300]	@ (800f00c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800eee0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800eee2:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800eee6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800eeea:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800eeee:	4a47      	ldr	r2, [pc, #284]	@ (800f00c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800eef0:	430b      	orrs	r3, r1
 800eef2:	6593      	str	r3, [r2, #88]	@ 0x58
 800eef4:	e003      	b.n	800eefe <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800eef6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800eefa:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800eefe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ef02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef06:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800ef0a:	673b      	str	r3, [r7, #112]	@ 0x70
 800ef0c:	2300      	movs	r3, #0
 800ef0e:	677b      	str	r3, [r7, #116]	@ 0x74
 800ef10:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800ef14:	460b      	mov	r3, r1
 800ef16:	4313      	orrs	r3, r2
 800ef18:	d03b      	beq.n	800ef92 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800ef1a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ef1e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ef22:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800ef26:	d01f      	beq.n	800ef68 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 800ef28:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800ef2c:	d818      	bhi.n	800ef60 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 800ef2e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ef32:	d003      	beq.n	800ef3c <HAL_RCCEx_PeriphCLKConfig+0xf08>
 800ef34:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800ef38:	d007      	beq.n	800ef4a <HAL_RCCEx_PeriphCLKConfig+0xf16>
 800ef3a:	e011      	b.n	800ef60 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ef3c:	4b33      	ldr	r3, [pc, #204]	@ (800f00c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800ef3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ef40:	4a32      	ldr	r2, [pc, #200]	@ (800f00c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800ef42:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ef46:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800ef48:	e00f      	b.n	800ef6a <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ef4a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ef4e:	3328      	adds	r3, #40	@ 0x28
 800ef50:	2101      	movs	r1, #1
 800ef52:	4618      	mov	r0, r3
 800ef54:	f001 fba2 	bl	801069c <RCCEx_PLL3_Config>
 800ef58:	4603      	mov	r3, r0
 800ef5a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 800ef5e:	e004      	b.n	800ef6a <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ef60:	2301      	movs	r3, #1
 800ef62:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800ef66:	e000      	b.n	800ef6a <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 800ef68:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ef6a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ef6e:	2b00      	cmp	r3, #0
 800ef70:	d10b      	bne.n	800ef8a <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800ef72:	4b26      	ldr	r3, [pc, #152]	@ (800f00c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800ef74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ef76:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800ef7a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ef7e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ef82:	4a22      	ldr	r2, [pc, #136]	@ (800f00c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800ef84:	430b      	orrs	r3, r1
 800ef86:	6553      	str	r3, [r2, #84]	@ 0x54
 800ef88:	e003      	b.n	800ef92 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ef8a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ef8e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800ef92:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ef96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef9a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800ef9e:	66bb      	str	r3, [r7, #104]	@ 0x68
 800efa0:	2300      	movs	r3, #0
 800efa2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800efa4:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800efa8:	460b      	mov	r3, r1
 800efaa:	4313      	orrs	r3, r2
 800efac:	d034      	beq.n	800f018 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800efae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800efb2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800efb4:	2b00      	cmp	r3, #0
 800efb6:	d003      	beq.n	800efc0 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 800efb8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800efbc:	d007      	beq.n	800efce <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 800efbe:	e011      	b.n	800efe4 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800efc0:	4b12      	ldr	r3, [pc, #72]	@ (800f00c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800efc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800efc4:	4a11      	ldr	r2, [pc, #68]	@ (800f00c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800efc6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800efca:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800efcc:	e00e      	b.n	800efec <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800efce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800efd2:	3308      	adds	r3, #8
 800efd4:	2102      	movs	r1, #2
 800efd6:	4618      	mov	r0, r3
 800efd8:	f001 faae 	bl	8010538 <RCCEx_PLL2_Config>
 800efdc:	4603      	mov	r3, r0
 800efde:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800efe2:	e003      	b.n	800efec <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 800efe4:	2301      	movs	r3, #1
 800efe6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800efea:	bf00      	nop
    }

    if (ret == HAL_OK)
 800efec:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800eff0:	2b00      	cmp	r3, #0
 800eff2:	d10d      	bne.n	800f010 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800eff4:	4b05      	ldr	r3, [pc, #20]	@ (800f00c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800eff6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800eff8:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800effc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f000:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f002:	4a02      	ldr	r2, [pc, #8]	@ (800f00c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800f004:	430b      	orrs	r3, r1
 800f006:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800f008:	e006      	b.n	800f018 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 800f00a:	bf00      	nop
 800f00c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f010:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f014:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800f018:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f01c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f020:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800f024:	663b      	str	r3, [r7, #96]	@ 0x60
 800f026:	2300      	movs	r3, #0
 800f028:	667b      	str	r3, [r7, #100]	@ 0x64
 800f02a:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800f02e:	460b      	mov	r3, r1
 800f030:	4313      	orrs	r3, r2
 800f032:	d00c      	beq.n	800f04e <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800f034:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f038:	3328      	adds	r3, #40	@ 0x28
 800f03a:	2102      	movs	r1, #2
 800f03c:	4618      	mov	r0, r3
 800f03e:	f001 fb2d 	bl	801069c <RCCEx_PLL3_Config>
 800f042:	4603      	mov	r3, r0
 800f044:	2b00      	cmp	r3, #0
 800f046:	d002      	beq.n	800f04e <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 800f048:	2301      	movs	r3, #1
 800f04a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800f04e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f052:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f056:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800f05a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800f05c:	2300      	movs	r3, #0
 800f05e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800f060:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800f064:	460b      	mov	r3, r1
 800f066:	4313      	orrs	r3, r2
 800f068:	d036      	beq.n	800f0d8 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 800f06a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f06e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f070:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800f074:	d018      	beq.n	800f0a8 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 800f076:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800f07a:	d811      	bhi.n	800f0a0 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 800f07c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f080:	d014      	beq.n	800f0ac <HAL_RCCEx_PeriphCLKConfig+0x1078>
 800f082:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f086:	d80b      	bhi.n	800f0a0 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 800f088:	2b00      	cmp	r3, #0
 800f08a:	d011      	beq.n	800f0b0 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 800f08c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f090:	d106      	bne.n	800f0a0 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f092:	4bb7      	ldr	r3, [pc, #732]	@ (800f370 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800f094:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f096:	4ab6      	ldr	r2, [pc, #728]	@ (800f370 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800f098:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f09c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800f09e:	e008      	b.n	800f0b2 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f0a0:	2301      	movs	r3, #1
 800f0a2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800f0a6:	e004      	b.n	800f0b2 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800f0a8:	bf00      	nop
 800f0aa:	e002      	b.n	800f0b2 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800f0ac:	bf00      	nop
 800f0ae:	e000      	b.n	800f0b2 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800f0b0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f0b2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f0b6:	2b00      	cmp	r3, #0
 800f0b8:	d10a      	bne.n	800f0d0 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800f0ba:	4bad      	ldr	r3, [pc, #692]	@ (800f370 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800f0bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f0be:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800f0c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f0c6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f0c8:	4aa9      	ldr	r2, [pc, #676]	@ (800f370 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800f0ca:	430b      	orrs	r3, r1
 800f0cc:	6553      	str	r3, [r2, #84]	@ 0x54
 800f0ce:	e003      	b.n	800f0d8 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f0d0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f0d4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800f0d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f0dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0e0:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800f0e4:	653b      	str	r3, [r7, #80]	@ 0x50
 800f0e6:	2300      	movs	r3, #0
 800f0e8:	657b      	str	r3, [r7, #84]	@ 0x54
 800f0ea:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800f0ee:	460b      	mov	r3, r1
 800f0f0:	4313      	orrs	r3, r2
 800f0f2:	d009      	beq.n	800f108 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800f0f4:	4b9e      	ldr	r3, [pc, #632]	@ (800f370 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800f0f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f0f8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800f0fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f100:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f102:	4a9b      	ldr	r2, [pc, #620]	@ (800f370 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800f104:	430b      	orrs	r3, r1
 800f106:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800f108:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f10c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f110:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800f114:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f116:	2300      	movs	r3, #0
 800f118:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f11a:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800f11e:	460b      	mov	r3, r1
 800f120:	4313      	orrs	r3, r2
 800f122:	d009      	beq.n	800f138 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800f124:	4b92      	ldr	r3, [pc, #584]	@ (800f370 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800f126:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f128:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800f12c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f130:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800f132:	4a8f      	ldr	r2, [pc, #572]	@ (800f370 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800f134:	430b      	orrs	r3, r1
 800f136:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800f138:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f13c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f140:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800f144:	643b      	str	r3, [r7, #64]	@ 0x40
 800f146:	2300      	movs	r3, #0
 800f148:	647b      	str	r3, [r7, #68]	@ 0x44
 800f14a:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800f14e:	460b      	mov	r3, r1
 800f150:	4313      	orrs	r3, r2
 800f152:	d00e      	beq.n	800f172 <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800f154:	4b86      	ldr	r3, [pc, #536]	@ (800f370 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800f156:	691b      	ldr	r3, [r3, #16]
 800f158:	4a85      	ldr	r2, [pc, #532]	@ (800f370 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800f15a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800f15e:	6113      	str	r3, [r2, #16]
 800f160:	4b83      	ldr	r3, [pc, #524]	@ (800f370 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800f162:	6919      	ldr	r1, [r3, #16]
 800f164:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f168:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800f16c:	4a80      	ldr	r2, [pc, #512]	@ (800f370 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800f16e:	430b      	orrs	r3, r1
 800f170:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800f172:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f176:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f17a:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800f17e:	63bb      	str	r3, [r7, #56]	@ 0x38
 800f180:	2300      	movs	r3, #0
 800f182:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f184:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800f188:	460b      	mov	r3, r1
 800f18a:	4313      	orrs	r3, r2
 800f18c:	d009      	beq.n	800f1a2 <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800f18e:	4b78      	ldr	r3, [pc, #480]	@ (800f370 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800f190:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f192:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800f196:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f19a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f19c:	4a74      	ldr	r2, [pc, #464]	@ (800f370 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800f19e:	430b      	orrs	r3, r1
 800f1a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800f1a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f1a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1aa:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800f1ae:	633b      	str	r3, [r7, #48]	@ 0x30
 800f1b0:	2300      	movs	r3, #0
 800f1b2:	637b      	str	r3, [r7, #52]	@ 0x34
 800f1b4:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800f1b8:	460b      	mov	r3, r1
 800f1ba:	4313      	orrs	r3, r2
 800f1bc:	d00a      	beq.n	800f1d4 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800f1be:	4b6c      	ldr	r3, [pc, #432]	@ (800f370 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800f1c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f1c2:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800f1c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f1ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f1ce:	4a68      	ldr	r2, [pc, #416]	@ (800f370 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800f1d0:	430b      	orrs	r3, r1
 800f1d2:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800f1d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f1d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1dc:	2100      	movs	r1, #0
 800f1de:	62b9      	str	r1, [r7, #40]	@ 0x28
 800f1e0:	f003 0301 	and.w	r3, r3, #1
 800f1e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f1e6:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800f1ea:	460b      	mov	r3, r1
 800f1ec:	4313      	orrs	r3, r2
 800f1ee:	d011      	beq.n	800f214 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800f1f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f1f4:	3308      	adds	r3, #8
 800f1f6:	2100      	movs	r1, #0
 800f1f8:	4618      	mov	r0, r3
 800f1fa:	f001 f99d 	bl	8010538 <RCCEx_PLL2_Config>
 800f1fe:	4603      	mov	r3, r0
 800f200:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800f204:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f208:	2b00      	cmp	r3, #0
 800f20a:	d003      	beq.n	800f214 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f20c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f210:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800f214:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f218:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f21c:	2100      	movs	r1, #0
 800f21e:	6239      	str	r1, [r7, #32]
 800f220:	f003 0302 	and.w	r3, r3, #2
 800f224:	627b      	str	r3, [r7, #36]	@ 0x24
 800f226:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800f22a:	460b      	mov	r3, r1
 800f22c:	4313      	orrs	r3, r2
 800f22e:	d011      	beq.n	800f254 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800f230:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f234:	3308      	adds	r3, #8
 800f236:	2101      	movs	r1, #1
 800f238:	4618      	mov	r0, r3
 800f23a:	f001 f97d 	bl	8010538 <RCCEx_PLL2_Config>
 800f23e:	4603      	mov	r3, r0
 800f240:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800f244:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f248:	2b00      	cmp	r3, #0
 800f24a:	d003      	beq.n	800f254 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f24c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f250:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800f254:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f258:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f25c:	2100      	movs	r1, #0
 800f25e:	61b9      	str	r1, [r7, #24]
 800f260:	f003 0304 	and.w	r3, r3, #4
 800f264:	61fb      	str	r3, [r7, #28]
 800f266:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800f26a:	460b      	mov	r3, r1
 800f26c:	4313      	orrs	r3, r2
 800f26e:	d011      	beq.n	800f294 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800f270:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f274:	3308      	adds	r3, #8
 800f276:	2102      	movs	r1, #2
 800f278:	4618      	mov	r0, r3
 800f27a:	f001 f95d 	bl	8010538 <RCCEx_PLL2_Config>
 800f27e:	4603      	mov	r3, r0
 800f280:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800f284:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f288:	2b00      	cmp	r3, #0
 800f28a:	d003      	beq.n	800f294 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f28c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f290:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800f294:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f298:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f29c:	2100      	movs	r1, #0
 800f29e:	6139      	str	r1, [r7, #16]
 800f2a0:	f003 0308 	and.w	r3, r3, #8
 800f2a4:	617b      	str	r3, [r7, #20]
 800f2a6:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800f2aa:	460b      	mov	r3, r1
 800f2ac:	4313      	orrs	r3, r2
 800f2ae:	d011      	beq.n	800f2d4 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800f2b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f2b4:	3328      	adds	r3, #40	@ 0x28
 800f2b6:	2100      	movs	r1, #0
 800f2b8:	4618      	mov	r0, r3
 800f2ba:	f001 f9ef 	bl	801069c <RCCEx_PLL3_Config>
 800f2be:	4603      	mov	r3, r0
 800f2c0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 800f2c4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f2c8:	2b00      	cmp	r3, #0
 800f2ca:	d003      	beq.n	800f2d4 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f2cc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f2d0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800f2d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f2d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2dc:	2100      	movs	r1, #0
 800f2de:	60b9      	str	r1, [r7, #8]
 800f2e0:	f003 0310 	and.w	r3, r3, #16
 800f2e4:	60fb      	str	r3, [r7, #12]
 800f2e6:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800f2ea:	460b      	mov	r3, r1
 800f2ec:	4313      	orrs	r3, r2
 800f2ee:	d011      	beq.n	800f314 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800f2f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f2f4:	3328      	adds	r3, #40	@ 0x28
 800f2f6:	2101      	movs	r1, #1
 800f2f8:	4618      	mov	r0, r3
 800f2fa:	f001 f9cf 	bl	801069c <RCCEx_PLL3_Config>
 800f2fe:	4603      	mov	r3, r0
 800f300:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800f304:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f308:	2b00      	cmp	r3, #0
 800f30a:	d003      	beq.n	800f314 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f30c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f310:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800f314:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f318:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f31c:	2100      	movs	r1, #0
 800f31e:	6039      	str	r1, [r7, #0]
 800f320:	f003 0320 	and.w	r3, r3, #32
 800f324:	607b      	str	r3, [r7, #4]
 800f326:	e9d7 1200 	ldrd	r1, r2, [r7]
 800f32a:	460b      	mov	r3, r1
 800f32c:	4313      	orrs	r3, r2
 800f32e:	d011      	beq.n	800f354 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800f330:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f334:	3328      	adds	r3, #40	@ 0x28
 800f336:	2102      	movs	r1, #2
 800f338:	4618      	mov	r0, r3
 800f33a:	f001 f9af 	bl	801069c <RCCEx_PLL3_Config>
 800f33e:	4603      	mov	r3, r0
 800f340:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800f344:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f348:	2b00      	cmp	r3, #0
 800f34a:	d003      	beq.n	800f354 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f34c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f350:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 800f354:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 800f358:	2b00      	cmp	r3, #0
 800f35a:	d101      	bne.n	800f360 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 800f35c:	2300      	movs	r3, #0
 800f35e:	e000      	b.n	800f362 <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 800f360:	2301      	movs	r3, #1
}
 800f362:	4618      	mov	r0, r3
 800f364:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 800f368:	46bd      	mov	sp, r7
 800f36a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800f36e:	bf00      	nop
 800f370:	58024400 	.word	0x58024400

0800f374 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800f374:	b580      	push	{r7, lr}
 800f376:	b090      	sub	sp, #64	@ 0x40
 800f378:	af00      	add	r7, sp, #0
 800f37a:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800f37e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f382:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800f386:	430b      	orrs	r3, r1
 800f388:	f040 8094 	bne.w	800f4b4 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800f38c:	4b9b      	ldr	r3, [pc, #620]	@ (800f5fc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800f38e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f390:	f003 0307 	and.w	r3, r3, #7
 800f394:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800f396:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f398:	2b04      	cmp	r3, #4
 800f39a:	f200 8087 	bhi.w	800f4ac <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800f39e:	a201      	add	r2, pc, #4	@ (adr r2, 800f3a4 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800f3a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f3a4:	0800f3b9 	.word	0x0800f3b9
 800f3a8:	0800f3e1 	.word	0x0800f3e1
 800f3ac:	0800f409 	.word	0x0800f409
 800f3b0:	0800f4a5 	.word	0x0800f4a5
 800f3b4:	0800f431 	.word	0x0800f431
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800f3b8:	4b90      	ldr	r3, [pc, #576]	@ (800f5fc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800f3ba:	681b      	ldr	r3, [r3, #0]
 800f3bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800f3c0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800f3c4:	d108      	bne.n	800f3d8 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800f3c6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800f3ca:	4618      	mov	r0, r3
 800f3cc:	f000 ff62 	bl	8010294 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800f3d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f3d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f3d4:	f000 bc93 	b.w	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f3d8:	2300      	movs	r3, #0
 800f3da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f3dc:	f000 bc8f 	b.w	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800f3e0:	4b86      	ldr	r3, [pc, #536]	@ (800f5fc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800f3e2:	681b      	ldr	r3, [r3, #0]
 800f3e4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800f3e8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800f3ec:	d108      	bne.n	800f400 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f3ee:	f107 0318 	add.w	r3, r7, #24
 800f3f2:	4618      	mov	r0, r3
 800f3f4:	f000 fca6 	bl	800fd44 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800f3f8:	69bb      	ldr	r3, [r7, #24]
 800f3fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f3fc:	f000 bc7f 	b.w	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f400:	2300      	movs	r3, #0
 800f402:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f404:	f000 bc7b 	b.w	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800f408:	4b7c      	ldr	r3, [pc, #496]	@ (800f5fc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800f40a:	681b      	ldr	r3, [r3, #0]
 800f40c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800f410:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f414:	d108      	bne.n	800f428 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f416:	f107 030c 	add.w	r3, r7, #12
 800f41a:	4618      	mov	r0, r3
 800f41c:	f000 fde6 	bl	800ffec <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800f420:	68fb      	ldr	r3, [r7, #12]
 800f422:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f424:	f000 bc6b 	b.w	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f428:	2300      	movs	r3, #0
 800f42a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f42c:	f000 bc67 	b.w	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800f430:	4b72      	ldr	r3, [pc, #456]	@ (800f5fc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800f432:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f434:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800f438:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800f43a:	4b70      	ldr	r3, [pc, #448]	@ (800f5fc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800f43c:	681b      	ldr	r3, [r3, #0]
 800f43e:	f003 0304 	and.w	r3, r3, #4
 800f442:	2b04      	cmp	r3, #4
 800f444:	d10c      	bne.n	800f460 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800f446:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f448:	2b00      	cmp	r3, #0
 800f44a:	d109      	bne.n	800f460 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800f44c:	4b6b      	ldr	r3, [pc, #428]	@ (800f5fc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800f44e:	681b      	ldr	r3, [r3, #0]
 800f450:	08db      	lsrs	r3, r3, #3
 800f452:	f003 0303 	and.w	r3, r3, #3
 800f456:	4a6a      	ldr	r2, [pc, #424]	@ (800f600 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 800f458:	fa22 f303 	lsr.w	r3, r2, r3
 800f45c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f45e:	e01f      	b.n	800f4a0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800f460:	4b66      	ldr	r3, [pc, #408]	@ (800f5fc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800f462:	681b      	ldr	r3, [r3, #0]
 800f464:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f468:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f46c:	d106      	bne.n	800f47c <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800f46e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f470:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f474:	d102      	bne.n	800f47c <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800f476:	4b63      	ldr	r3, [pc, #396]	@ (800f604 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800f478:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f47a:	e011      	b.n	800f4a0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800f47c:	4b5f      	ldr	r3, [pc, #380]	@ (800f5fc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800f47e:	681b      	ldr	r3, [r3, #0]
 800f480:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800f484:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800f488:	d106      	bne.n	800f498 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800f48a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f48c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f490:	d102      	bne.n	800f498 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800f492:	4b5d      	ldr	r3, [pc, #372]	@ (800f608 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800f494:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f496:	e003      	b.n	800f4a0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800f498:	2300      	movs	r3, #0
 800f49a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800f49c:	f000 bc2f 	b.w	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800f4a0:	f000 bc2d 	b.w	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800f4a4:	4b59      	ldr	r3, [pc, #356]	@ (800f60c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800f4a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f4a8:	f000 bc29 	b.w	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800f4ac:	2300      	movs	r3, #0
 800f4ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f4b0:	f000 bc25 	b.w	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800f4b4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f4b8:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 800f4bc:	430b      	orrs	r3, r1
 800f4be:	f040 80a7 	bne.w	800f610 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800f4c2:	4b4e      	ldr	r3, [pc, #312]	@ (800f5fc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800f4c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f4c6:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800f4ca:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800f4cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f4ce:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800f4d2:	d054      	beq.n	800f57e <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 800f4d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f4d6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800f4da:	f200 808b 	bhi.w	800f5f4 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800f4de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f4e0:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800f4e4:	f000 8083 	beq.w	800f5ee <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
 800f4e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f4ea:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800f4ee:	f200 8081 	bhi.w	800f5f4 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800f4f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f4f4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800f4f8:	d02f      	beq.n	800f55a <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800f4fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f4fc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800f500:	d878      	bhi.n	800f5f4 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800f502:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f504:	2b00      	cmp	r3, #0
 800f506:	d004      	beq.n	800f512 <HAL_RCCEx_GetPeriphCLKFreq+0x19e>
 800f508:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f50a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800f50e:	d012      	beq.n	800f536 <HAL_RCCEx_GetPeriphCLKFreq+0x1c2>
 800f510:	e070      	b.n	800f5f4 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800f512:	4b3a      	ldr	r3, [pc, #232]	@ (800f5fc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800f514:	681b      	ldr	r3, [r3, #0]
 800f516:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800f51a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800f51e:	d107      	bne.n	800f530 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800f520:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800f524:	4618      	mov	r0, r3
 800f526:	f000 feb5 	bl	8010294 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800f52a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f52c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f52e:	e3e6      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f530:	2300      	movs	r3, #0
 800f532:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f534:	e3e3      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800f536:	4b31      	ldr	r3, [pc, #196]	@ (800f5fc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800f538:	681b      	ldr	r3, [r3, #0]
 800f53a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800f53e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800f542:	d107      	bne.n	800f554 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f544:	f107 0318 	add.w	r3, r7, #24
 800f548:	4618      	mov	r0, r3
 800f54a:	f000 fbfb 	bl	800fd44 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800f54e:	69bb      	ldr	r3, [r7, #24]
 800f550:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f552:	e3d4      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f554:	2300      	movs	r3, #0
 800f556:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f558:	e3d1      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800f55a:	4b28      	ldr	r3, [pc, #160]	@ (800f5fc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800f55c:	681b      	ldr	r3, [r3, #0]
 800f55e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800f562:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f566:	d107      	bne.n	800f578 <HAL_RCCEx_GetPeriphCLKFreq+0x204>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f568:	f107 030c 	add.w	r3, r7, #12
 800f56c:	4618      	mov	r0, r3
 800f56e:	f000 fd3d 	bl	800ffec <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800f572:	68fb      	ldr	r3, [r7, #12]
 800f574:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f576:	e3c2      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f578:	2300      	movs	r3, #0
 800f57a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f57c:	e3bf      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800f57e:	4b1f      	ldr	r3, [pc, #124]	@ (800f5fc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800f580:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f582:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800f586:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800f588:	4b1c      	ldr	r3, [pc, #112]	@ (800f5fc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800f58a:	681b      	ldr	r3, [r3, #0]
 800f58c:	f003 0304 	and.w	r3, r3, #4
 800f590:	2b04      	cmp	r3, #4
 800f592:	d10c      	bne.n	800f5ae <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
 800f594:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f596:	2b00      	cmp	r3, #0
 800f598:	d109      	bne.n	800f5ae <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800f59a:	4b18      	ldr	r3, [pc, #96]	@ (800f5fc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800f59c:	681b      	ldr	r3, [r3, #0]
 800f59e:	08db      	lsrs	r3, r3, #3
 800f5a0:	f003 0303 	and.w	r3, r3, #3
 800f5a4:	4a16      	ldr	r2, [pc, #88]	@ (800f600 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 800f5a6:	fa22 f303 	lsr.w	r3, r2, r3
 800f5aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f5ac:	e01e      	b.n	800f5ec <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800f5ae:	4b13      	ldr	r3, [pc, #76]	@ (800f5fc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800f5b0:	681b      	ldr	r3, [r3, #0]
 800f5b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f5b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f5ba:	d106      	bne.n	800f5ca <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 800f5bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f5be:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f5c2:	d102      	bne.n	800f5ca <HAL_RCCEx_GetPeriphCLKFreq+0x256>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800f5c4:	4b0f      	ldr	r3, [pc, #60]	@ (800f604 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800f5c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f5c8:	e010      	b.n	800f5ec <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800f5ca:	4b0c      	ldr	r3, [pc, #48]	@ (800f5fc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800f5cc:	681b      	ldr	r3, [r3, #0]
 800f5ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800f5d2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800f5d6:	d106      	bne.n	800f5e6 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 800f5d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f5da:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f5de:	d102      	bne.n	800f5e6 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800f5e0:	4b09      	ldr	r3, [pc, #36]	@ (800f608 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800f5e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f5e4:	e002      	b.n	800f5ec <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800f5e6:	2300      	movs	r3, #0
 800f5e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800f5ea:	e388      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800f5ec:	e387      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800f5ee:	4b07      	ldr	r3, [pc, #28]	@ (800f60c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800f5f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f5f2:	e384      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800f5f4:	2300      	movs	r3, #0
 800f5f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f5f8:	e381      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800f5fa:	bf00      	nop
 800f5fc:	58024400 	.word	0x58024400
 800f600:	03d09000 	.word	0x03d09000
 800f604:	003d0900 	.word	0x003d0900
 800f608:	016e3600 	.word	0x016e3600
 800f60c:	00bb8000 	.word	0x00bb8000
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800f610:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f614:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800f618:	430b      	orrs	r3, r1
 800f61a:	f040 809c 	bne.w	800f756 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800f61e:	4b9e      	ldr	r3, [pc, #632]	@ (800f898 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800f620:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f622:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800f626:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800f628:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f62a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800f62e:	d054      	beq.n	800f6da <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 800f630:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f632:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800f636:	f200 808b 	bhi.w	800f750 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800f63a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f63c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800f640:	f000 8083 	beq.w	800f74a <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
 800f644:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f646:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800f64a:	f200 8081 	bhi.w	800f750 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800f64e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f650:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800f654:	d02f      	beq.n	800f6b6 <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 800f656:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f658:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800f65c:	d878      	bhi.n	800f750 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800f65e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f660:	2b00      	cmp	r3, #0
 800f662:	d004      	beq.n	800f66e <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 800f664:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f666:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800f66a:	d012      	beq.n	800f692 <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 800f66c:	e070      	b.n	800f750 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800f66e:	4b8a      	ldr	r3, [pc, #552]	@ (800f898 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800f670:	681b      	ldr	r3, [r3, #0]
 800f672:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800f676:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800f67a:	d107      	bne.n	800f68c <HAL_RCCEx_GetPeriphCLKFreq+0x318>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800f67c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800f680:	4618      	mov	r0, r3
 800f682:	f000 fe07 	bl	8010294 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800f686:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f688:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f68a:	e338      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f68c:	2300      	movs	r3, #0
 800f68e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f690:	e335      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800f692:	4b81      	ldr	r3, [pc, #516]	@ (800f898 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800f694:	681b      	ldr	r3, [r3, #0]
 800f696:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800f69a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800f69e:	d107      	bne.n	800f6b0 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f6a0:	f107 0318 	add.w	r3, r7, #24
 800f6a4:	4618      	mov	r0, r3
 800f6a6:	f000 fb4d 	bl	800fd44 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800f6aa:	69bb      	ldr	r3, [r7, #24]
 800f6ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f6ae:	e326      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f6b0:	2300      	movs	r3, #0
 800f6b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f6b4:	e323      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800f6b6:	4b78      	ldr	r3, [pc, #480]	@ (800f898 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800f6b8:	681b      	ldr	r3, [r3, #0]
 800f6ba:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800f6be:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f6c2:	d107      	bne.n	800f6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f6c4:	f107 030c 	add.w	r3, r7, #12
 800f6c8:	4618      	mov	r0, r3
 800f6ca:	f000 fc8f 	bl	800ffec <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800f6ce:	68fb      	ldr	r3, [r7, #12]
 800f6d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f6d2:	e314      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f6d4:	2300      	movs	r3, #0
 800f6d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f6d8:	e311      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800f6da:	4b6f      	ldr	r3, [pc, #444]	@ (800f898 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800f6dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f6de:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800f6e2:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800f6e4:	4b6c      	ldr	r3, [pc, #432]	@ (800f898 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800f6e6:	681b      	ldr	r3, [r3, #0]
 800f6e8:	f003 0304 	and.w	r3, r3, #4
 800f6ec:	2b04      	cmp	r3, #4
 800f6ee:	d10c      	bne.n	800f70a <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 800f6f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f6f2:	2b00      	cmp	r3, #0
 800f6f4:	d109      	bne.n	800f70a <HAL_RCCEx_GetPeriphCLKFreq+0x396>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800f6f6:	4b68      	ldr	r3, [pc, #416]	@ (800f898 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800f6f8:	681b      	ldr	r3, [r3, #0]
 800f6fa:	08db      	lsrs	r3, r3, #3
 800f6fc:	f003 0303 	and.w	r3, r3, #3
 800f700:	4a66      	ldr	r2, [pc, #408]	@ (800f89c <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800f702:	fa22 f303 	lsr.w	r3, r2, r3
 800f706:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f708:	e01e      	b.n	800f748 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800f70a:	4b63      	ldr	r3, [pc, #396]	@ (800f898 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800f70c:	681b      	ldr	r3, [r3, #0]
 800f70e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f712:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f716:	d106      	bne.n	800f726 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 800f718:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f71a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f71e:	d102      	bne.n	800f726 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800f720:	4b5f      	ldr	r3, [pc, #380]	@ (800f8a0 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800f722:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f724:	e010      	b.n	800f748 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800f726:	4b5c      	ldr	r3, [pc, #368]	@ (800f898 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800f728:	681b      	ldr	r3, [r3, #0]
 800f72a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800f72e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800f732:	d106      	bne.n	800f742 <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
 800f734:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f736:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f73a:	d102      	bne.n	800f742 <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800f73c:	4b59      	ldr	r3, [pc, #356]	@ (800f8a4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800f73e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f740:	e002      	b.n	800f748 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800f742:	2300      	movs	r3, #0
 800f744:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800f746:	e2da      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800f748:	e2d9      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800f74a:	4b57      	ldr	r3, [pc, #348]	@ (800f8a8 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800f74c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f74e:	e2d6      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800f750:	2300      	movs	r3, #0
 800f752:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f754:	e2d3      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800f756:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f75a:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800f75e:	430b      	orrs	r3, r1
 800f760:	f040 80a7 	bne.w	800f8b2 <HAL_RCCEx_GetPeriphCLKFreq+0x53e>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800f764:	4b4c      	ldr	r3, [pc, #304]	@ (800f898 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800f766:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f768:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800f76c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800f76e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f770:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800f774:	d055      	beq.n	800f822 <HAL_RCCEx_GetPeriphCLKFreq+0x4ae>
 800f776:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f778:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800f77c:	f200 8096 	bhi.w	800f8ac <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800f780:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f782:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800f786:	f000 8084 	beq.w	800f892 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
 800f78a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f78c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800f790:	f200 808c 	bhi.w	800f8ac <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800f794:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f796:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f79a:	d030      	beq.n	800f7fe <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 800f79c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f79e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f7a2:	f200 8083 	bhi.w	800f8ac <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800f7a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f7a8:	2b00      	cmp	r3, #0
 800f7aa:	d004      	beq.n	800f7b6 <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 800f7ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f7ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f7b2:	d012      	beq.n	800f7da <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 800f7b4:	e07a      	b.n	800f8ac <HAL_RCCEx_GetPeriphCLKFreq+0x538>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800f7b6:	4b38      	ldr	r3, [pc, #224]	@ (800f898 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800f7b8:	681b      	ldr	r3, [r3, #0]
 800f7ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800f7be:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800f7c2:	d107      	bne.n	800f7d4 <HAL_RCCEx_GetPeriphCLKFreq+0x460>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800f7c4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800f7c8:	4618      	mov	r0, r3
 800f7ca:	f000 fd63 	bl	8010294 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800f7ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f7d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f7d2:	e294      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f7d4:	2300      	movs	r3, #0
 800f7d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f7d8:	e291      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800f7da:	4b2f      	ldr	r3, [pc, #188]	@ (800f898 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800f7dc:	681b      	ldr	r3, [r3, #0]
 800f7de:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800f7e2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800f7e6:	d107      	bne.n	800f7f8 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f7e8:	f107 0318 	add.w	r3, r7, #24
 800f7ec:	4618      	mov	r0, r3
 800f7ee:	f000 faa9 	bl	800fd44 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800f7f2:	69bb      	ldr	r3, [r7, #24]
 800f7f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f7f6:	e282      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f7f8:	2300      	movs	r3, #0
 800f7fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f7fc:	e27f      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800f7fe:	4b26      	ldr	r3, [pc, #152]	@ (800f898 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800f800:	681b      	ldr	r3, [r3, #0]
 800f802:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800f806:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f80a:	d107      	bne.n	800f81c <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f80c:	f107 030c 	add.w	r3, r7, #12
 800f810:	4618      	mov	r0, r3
 800f812:	f000 fbeb 	bl	800ffec <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800f816:	68fb      	ldr	r3, [r7, #12]
 800f818:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f81a:	e270      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f81c:	2300      	movs	r3, #0
 800f81e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f820:	e26d      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800f822:	4b1d      	ldr	r3, [pc, #116]	@ (800f898 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800f824:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f826:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800f82a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800f82c:	4b1a      	ldr	r3, [pc, #104]	@ (800f898 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800f82e:	681b      	ldr	r3, [r3, #0]
 800f830:	f003 0304 	and.w	r3, r3, #4
 800f834:	2b04      	cmp	r3, #4
 800f836:	d10c      	bne.n	800f852 <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
 800f838:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f83a:	2b00      	cmp	r3, #0
 800f83c:	d109      	bne.n	800f852 <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800f83e:	4b16      	ldr	r3, [pc, #88]	@ (800f898 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800f840:	681b      	ldr	r3, [r3, #0]
 800f842:	08db      	lsrs	r3, r3, #3
 800f844:	f003 0303 	and.w	r3, r3, #3
 800f848:	4a14      	ldr	r2, [pc, #80]	@ (800f89c <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800f84a:	fa22 f303 	lsr.w	r3, r2, r3
 800f84e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f850:	e01e      	b.n	800f890 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800f852:	4b11      	ldr	r3, [pc, #68]	@ (800f898 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800f854:	681b      	ldr	r3, [r3, #0]
 800f856:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f85a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f85e:	d106      	bne.n	800f86e <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 800f860:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f862:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f866:	d102      	bne.n	800f86e <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800f868:	4b0d      	ldr	r3, [pc, #52]	@ (800f8a0 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800f86a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f86c:	e010      	b.n	800f890 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800f86e:	4b0a      	ldr	r3, [pc, #40]	@ (800f898 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800f870:	681b      	ldr	r3, [r3, #0]
 800f872:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800f876:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800f87a:	d106      	bne.n	800f88a <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 800f87c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f87e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f882:	d102      	bne.n	800f88a <HAL_RCCEx_GetPeriphCLKFreq+0x516>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800f884:	4b07      	ldr	r3, [pc, #28]	@ (800f8a4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800f886:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f888:	e002      	b.n	800f890 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800f88a:	2300      	movs	r3, #0
 800f88c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800f88e:	e236      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800f890:	e235      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800f892:	4b05      	ldr	r3, [pc, #20]	@ (800f8a8 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800f894:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f896:	e232      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800f898:	58024400 	.word	0x58024400
 800f89c:	03d09000 	.word	0x03d09000
 800f8a0:	003d0900 	.word	0x003d0900
 800f8a4:	016e3600 	.word	0x016e3600
 800f8a8:	00bb8000 	.word	0x00bb8000
      }
      default :
      {
        frequency = 0;
 800f8ac:	2300      	movs	r3, #0
 800f8ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f8b0:	e225      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800f8b2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f8b6:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 800f8ba:	430b      	orrs	r3, r1
 800f8bc:	f040 8085 	bne.w	800f9ca <HAL_RCCEx_GetPeriphCLKFreq+0x656>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800f8c0:	4b9c      	ldr	r3, [pc, #624]	@ (800fb34 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800f8c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f8c4:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800f8c8:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 800f8ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f8cc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800f8d0:	d06b      	beq.n	800f9aa <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 800f8d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f8d4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800f8d8:	d874      	bhi.n	800f9c4 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800f8da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f8dc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800f8e0:	d056      	beq.n	800f990 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
 800f8e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f8e4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800f8e8:	d86c      	bhi.n	800f9c4 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800f8ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f8ec:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800f8f0:	d03b      	beq.n	800f96a <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 800f8f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f8f4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800f8f8:	d864      	bhi.n	800f9c4 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800f8fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f8fc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800f900:	d021      	beq.n	800f946 <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 800f902:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f904:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800f908:	d85c      	bhi.n	800f9c4 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800f90a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f90c:	2b00      	cmp	r3, #0
 800f90e:	d004      	beq.n	800f91a <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
 800f910:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f912:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f916:	d004      	beq.n	800f922 <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
 800f918:	e054      	b.n	800f9c4 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800f91a:	f7fe fb5f 	bl	800dfdc <HAL_RCC_GetPCLK1Freq>
 800f91e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800f920:	e1ed      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800f922:	4b84      	ldr	r3, [pc, #528]	@ (800fb34 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800f924:	681b      	ldr	r3, [r3, #0]
 800f926:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800f92a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800f92e:	d107      	bne.n	800f940 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f930:	f107 0318 	add.w	r3, r7, #24
 800f934:	4618      	mov	r0, r3
 800f936:	f000 fa05 	bl	800fd44 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800f93a:	69fb      	ldr	r3, [r7, #28]
 800f93c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f93e:	e1de      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f940:	2300      	movs	r3, #0
 800f942:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f944:	e1db      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800f946:	4b7b      	ldr	r3, [pc, #492]	@ (800fb34 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800f948:	681b      	ldr	r3, [r3, #0]
 800f94a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800f94e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f952:	d107      	bne.n	800f964 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f954:	f107 030c 	add.w	r3, r7, #12
 800f958:	4618      	mov	r0, r3
 800f95a:	f000 fb47 	bl	800ffec <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800f95e:	693b      	ldr	r3, [r7, #16]
 800f960:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f962:	e1cc      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f964:	2300      	movs	r3, #0
 800f966:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f968:	e1c9      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800f96a:	4b72      	ldr	r3, [pc, #456]	@ (800fb34 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800f96c:	681b      	ldr	r3, [r3, #0]
 800f96e:	f003 0304 	and.w	r3, r3, #4
 800f972:	2b04      	cmp	r3, #4
 800f974:	d109      	bne.n	800f98a <HAL_RCCEx_GetPeriphCLKFreq+0x616>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800f976:	4b6f      	ldr	r3, [pc, #444]	@ (800fb34 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800f978:	681b      	ldr	r3, [r3, #0]
 800f97a:	08db      	lsrs	r3, r3, #3
 800f97c:	f003 0303 	and.w	r3, r3, #3
 800f980:	4a6d      	ldr	r2, [pc, #436]	@ (800fb38 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800f982:	fa22 f303 	lsr.w	r3, r2, r3
 800f986:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f988:	e1b9      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f98a:	2300      	movs	r3, #0
 800f98c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f98e:	e1b6      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800f990:	4b68      	ldr	r3, [pc, #416]	@ (800fb34 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800f992:	681b      	ldr	r3, [r3, #0]
 800f994:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f998:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f99c:	d102      	bne.n	800f9a4 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
        {
          frequency = CSI_VALUE;
 800f99e:	4b67      	ldr	r3, [pc, #412]	@ (800fb3c <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800f9a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f9a2:	e1ac      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f9a4:	2300      	movs	r3, #0
 800f9a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f9a8:	e1a9      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800f9aa:	4b62      	ldr	r3, [pc, #392]	@ (800fb34 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800f9ac:	681b      	ldr	r3, [r3, #0]
 800f9ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800f9b2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800f9b6:	d102      	bne.n	800f9be <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
        {
          frequency = HSE_VALUE;
 800f9b8:	4b61      	ldr	r3, [pc, #388]	@ (800fb40 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 800f9ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f9bc:	e19f      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f9be:	2300      	movs	r3, #0
 800f9c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f9c2:	e19c      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800f9c4:	2300      	movs	r3, #0
 800f9c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f9c8:	e199      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800f9ca:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f9ce:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800f9d2:	430b      	orrs	r3, r1
 800f9d4:	d173      	bne.n	800fabe <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800f9d6:	4b57      	ldr	r3, [pc, #348]	@ (800fb34 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800f9d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f9da:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800f9de:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800f9e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f9e2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800f9e6:	d02f      	beq.n	800fa48 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
 800f9e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f9ea:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800f9ee:	d863      	bhi.n	800fab8 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
 800f9f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f9f2:	2b00      	cmp	r3, #0
 800f9f4:	d004      	beq.n	800fa00 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 800f9f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f9f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f9fc:	d012      	beq.n	800fa24 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
 800f9fe:	e05b      	b.n	800fab8 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800fa00:	4b4c      	ldr	r3, [pc, #304]	@ (800fb34 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800fa02:	681b      	ldr	r3, [r3, #0]
 800fa04:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800fa08:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800fa0c:	d107      	bne.n	800fa1e <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800fa0e:	f107 0318 	add.w	r3, r7, #24
 800fa12:	4618      	mov	r0, r3
 800fa14:	f000 f996 	bl	800fd44 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800fa18:	69bb      	ldr	r3, [r7, #24]
 800fa1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800fa1c:	e16f      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800fa1e:	2300      	movs	r3, #0
 800fa20:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fa22:	e16c      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800fa24:	4b43      	ldr	r3, [pc, #268]	@ (800fb34 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800fa26:	681b      	ldr	r3, [r3, #0]
 800fa28:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800fa2c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800fa30:	d107      	bne.n	800fa42 <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800fa32:	f107 030c 	add.w	r3, r7, #12
 800fa36:	4618      	mov	r0, r3
 800fa38:	f000 fad8 	bl	800ffec <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800fa3c:	697b      	ldr	r3, [r7, #20]
 800fa3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800fa40:	e15d      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800fa42:	2300      	movs	r3, #0
 800fa44:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fa46:	e15a      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800fa48:	4b3a      	ldr	r3, [pc, #232]	@ (800fb34 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800fa4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800fa4c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800fa50:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800fa52:	4b38      	ldr	r3, [pc, #224]	@ (800fb34 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800fa54:	681b      	ldr	r3, [r3, #0]
 800fa56:	f003 0304 	and.w	r3, r3, #4
 800fa5a:	2b04      	cmp	r3, #4
 800fa5c:	d10c      	bne.n	800fa78 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 800fa5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fa60:	2b00      	cmp	r3, #0
 800fa62:	d109      	bne.n	800fa78 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800fa64:	4b33      	ldr	r3, [pc, #204]	@ (800fb34 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800fa66:	681b      	ldr	r3, [r3, #0]
 800fa68:	08db      	lsrs	r3, r3, #3
 800fa6a:	f003 0303 	and.w	r3, r3, #3
 800fa6e:	4a32      	ldr	r2, [pc, #200]	@ (800fb38 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800fa70:	fa22 f303 	lsr.w	r3, r2, r3
 800fa74:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800fa76:	e01e      	b.n	800fab6 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800fa78:	4b2e      	ldr	r3, [pc, #184]	@ (800fb34 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800fa7a:	681b      	ldr	r3, [r3, #0]
 800fa7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800fa80:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800fa84:	d106      	bne.n	800fa94 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 800fa86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fa88:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800fa8c:	d102      	bne.n	800fa94 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800fa8e:	4b2b      	ldr	r3, [pc, #172]	@ (800fb3c <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800fa90:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800fa92:	e010      	b.n	800fab6 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800fa94:	4b27      	ldr	r3, [pc, #156]	@ (800fb34 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800fa96:	681b      	ldr	r3, [r3, #0]
 800fa98:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800fa9c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800faa0:	d106      	bne.n	800fab0 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
 800faa2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800faa4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800faa8:	d102      	bne.n	800fab0 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800faaa:	4b25      	ldr	r3, [pc, #148]	@ (800fb40 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 800faac:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800faae:	e002      	b.n	800fab6 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800fab0:	2300      	movs	r3, #0
 800fab2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800fab4:	e123      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800fab6:	e122      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800fab8:	2300      	movs	r3, #0
 800faba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fabc:	e11f      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800fabe:	e9d7 2300 	ldrd	r2, r3, [r7]
 800fac2:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800fac6:	430b      	orrs	r3, r1
 800fac8:	d13c      	bne.n	800fb44 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800faca:	4b1a      	ldr	r3, [pc, #104]	@ (800fb34 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800facc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800face:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800fad2:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800fad4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fad6:	2b00      	cmp	r3, #0
 800fad8:	d004      	beq.n	800fae4 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 800fada:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fadc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800fae0:	d012      	beq.n	800fb08 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 800fae2:	e023      	b.n	800fb2c <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800fae4:	4b13      	ldr	r3, [pc, #76]	@ (800fb34 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800fae6:	681b      	ldr	r3, [r3, #0]
 800fae8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800faec:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800faf0:	d107      	bne.n	800fb02 <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800faf2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800faf6:	4618      	mov	r0, r3
 800faf8:	f000 fbcc 	bl	8010294 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800fafc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fafe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800fb00:	e0fd      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800fb02:	2300      	movs	r3, #0
 800fb04:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fb06:	e0fa      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800fb08:	4b0a      	ldr	r3, [pc, #40]	@ (800fb34 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800fb0a:	681b      	ldr	r3, [r3, #0]
 800fb0c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800fb10:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800fb14:	d107      	bne.n	800fb26 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800fb16:	f107 0318 	add.w	r3, r7, #24
 800fb1a:	4618      	mov	r0, r3
 800fb1c:	f000 f912 	bl	800fd44 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800fb20:	6a3b      	ldr	r3, [r7, #32]
 800fb22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800fb24:	e0eb      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800fb26:	2300      	movs	r3, #0
 800fb28:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fb2a:	e0e8      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800fb2c:	2300      	movs	r3, #0
 800fb2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fb30:	e0e5      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800fb32:	bf00      	nop
 800fb34:	58024400 	.word	0x58024400
 800fb38:	03d09000 	.word	0x03d09000
 800fb3c:	003d0900 	.word	0x003d0900
 800fb40:	016e3600 	.word	0x016e3600
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800fb44:	e9d7 2300 	ldrd	r2, r3, [r7]
 800fb48:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800fb4c:	430b      	orrs	r3, r1
 800fb4e:	f040 8085 	bne.w	800fc5c <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800fb52:	4b6d      	ldr	r3, [pc, #436]	@ (800fd08 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800fb54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fb56:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800fb5a:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800fb5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fb5e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800fb62:	d06b      	beq.n	800fc3c <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 800fb64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fb66:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800fb6a:	d874      	bhi.n	800fc56 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800fb6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fb6e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fb72:	d056      	beq.n	800fc22 <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 800fb74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fb76:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fb7a:	d86c      	bhi.n	800fc56 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800fb7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fb7e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800fb82:	d03b      	beq.n	800fbfc <HAL_RCCEx_GetPeriphCLKFreq+0x888>
 800fb84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fb86:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800fb8a:	d864      	bhi.n	800fc56 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800fb8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fb8e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800fb92:	d021      	beq.n	800fbd8 <HAL_RCCEx_GetPeriphCLKFreq+0x864>
 800fb94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fb96:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800fb9a:	d85c      	bhi.n	800fc56 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800fb9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fb9e:	2b00      	cmp	r3, #0
 800fba0:	d004      	beq.n	800fbac <HAL_RCCEx_GetPeriphCLKFreq+0x838>
 800fba2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fba4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800fba8:	d004      	beq.n	800fbb4 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 800fbaa:	e054      	b.n	800fc56 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800fbac:	f000 f8b4 	bl	800fd18 <HAL_RCCEx_GetD3PCLK1Freq>
 800fbb0:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800fbb2:	e0a4      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800fbb4:	4b54      	ldr	r3, [pc, #336]	@ (800fd08 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800fbb6:	681b      	ldr	r3, [r3, #0]
 800fbb8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800fbbc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800fbc0:	d107      	bne.n	800fbd2 <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800fbc2:	f107 0318 	add.w	r3, r7, #24
 800fbc6:	4618      	mov	r0, r3
 800fbc8:	f000 f8bc 	bl	800fd44 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800fbcc:	69fb      	ldr	r3, [r7, #28]
 800fbce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800fbd0:	e095      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800fbd2:	2300      	movs	r3, #0
 800fbd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fbd6:	e092      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800fbd8:	4b4b      	ldr	r3, [pc, #300]	@ (800fd08 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800fbda:	681b      	ldr	r3, [r3, #0]
 800fbdc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800fbe0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800fbe4:	d107      	bne.n	800fbf6 <HAL_RCCEx_GetPeriphCLKFreq+0x882>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800fbe6:	f107 030c 	add.w	r3, r7, #12
 800fbea:	4618      	mov	r0, r3
 800fbec:	f000 f9fe 	bl	800ffec <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800fbf0:	693b      	ldr	r3, [r7, #16]
 800fbf2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800fbf4:	e083      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800fbf6:	2300      	movs	r3, #0
 800fbf8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fbfa:	e080      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800fbfc:	4b42      	ldr	r3, [pc, #264]	@ (800fd08 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800fbfe:	681b      	ldr	r3, [r3, #0]
 800fc00:	f003 0304 	and.w	r3, r3, #4
 800fc04:	2b04      	cmp	r3, #4
 800fc06:	d109      	bne.n	800fc1c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800fc08:	4b3f      	ldr	r3, [pc, #252]	@ (800fd08 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800fc0a:	681b      	ldr	r3, [r3, #0]
 800fc0c:	08db      	lsrs	r3, r3, #3
 800fc0e:	f003 0303 	and.w	r3, r3, #3
 800fc12:	4a3e      	ldr	r2, [pc, #248]	@ (800fd0c <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 800fc14:	fa22 f303 	lsr.w	r3, r2, r3
 800fc18:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800fc1a:	e070      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800fc1c:	2300      	movs	r3, #0
 800fc1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fc20:	e06d      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800fc22:	4b39      	ldr	r3, [pc, #228]	@ (800fd08 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800fc24:	681b      	ldr	r3, [r3, #0]
 800fc26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800fc2a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800fc2e:	d102      	bne.n	800fc36 <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
        {
          frequency = CSI_VALUE;
 800fc30:	4b37      	ldr	r3, [pc, #220]	@ (800fd10 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 800fc32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800fc34:	e063      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800fc36:	2300      	movs	r3, #0
 800fc38:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fc3a:	e060      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800fc3c:	4b32      	ldr	r3, [pc, #200]	@ (800fd08 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800fc3e:	681b      	ldr	r3, [r3, #0]
 800fc40:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800fc44:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800fc48:	d102      	bne.n	800fc50 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        {
          frequency = HSE_VALUE;
 800fc4a:	4b32      	ldr	r3, [pc, #200]	@ (800fd14 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800fc4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800fc4e:	e056      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800fc50:	2300      	movs	r3, #0
 800fc52:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fc54:	e053      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800fc56:	2300      	movs	r3, #0
 800fc58:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fc5a:	e050      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800fc5c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800fc60:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 800fc64:	430b      	orrs	r3, r1
 800fc66:	d148      	bne.n	800fcfa <HAL_RCCEx_GetPeriphCLKFreq+0x986>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800fc68:	4b27      	ldr	r3, [pc, #156]	@ (800fd08 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800fc6a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fc6c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800fc70:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800fc72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fc74:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800fc78:	d02a      	beq.n	800fcd0 <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 800fc7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fc7c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800fc80:	d838      	bhi.n	800fcf4 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 800fc82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fc84:	2b00      	cmp	r3, #0
 800fc86:	d004      	beq.n	800fc92 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 800fc88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fc8a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800fc8e:	d00d      	beq.n	800fcac <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 800fc90:	e030      	b.n	800fcf4 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800fc92:	4b1d      	ldr	r3, [pc, #116]	@ (800fd08 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800fc94:	681b      	ldr	r3, [r3, #0]
 800fc96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800fc9a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800fc9e:	d102      	bne.n	800fca6 <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = HSE_VALUE;
 800fca0:	4b1c      	ldr	r3, [pc, #112]	@ (800fd14 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800fca2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800fca4:	e02b      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800fca6:	2300      	movs	r3, #0
 800fca8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fcaa:	e028      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800fcac:	4b16      	ldr	r3, [pc, #88]	@ (800fd08 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800fcae:	681b      	ldr	r3, [r3, #0]
 800fcb0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800fcb4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800fcb8:	d107      	bne.n	800fcca <HAL_RCCEx_GetPeriphCLKFreq+0x956>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800fcba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800fcbe:	4618      	mov	r0, r3
 800fcc0:	f000 fae8 	bl	8010294 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800fcc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fcc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800fcc8:	e019      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800fcca:	2300      	movs	r3, #0
 800fccc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fcce:	e016      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800fcd0:	4b0d      	ldr	r3, [pc, #52]	@ (800fd08 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800fcd2:	681b      	ldr	r3, [r3, #0]
 800fcd4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800fcd8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800fcdc:	d107      	bne.n	800fcee <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800fcde:	f107 0318 	add.w	r3, r7, #24
 800fce2:	4618      	mov	r0, r3
 800fce4:	f000 f82e 	bl	800fd44 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800fce8:	69fb      	ldr	r3, [r7, #28]
 800fcea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800fcec:	e007      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800fcee:	2300      	movs	r3, #0
 800fcf0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fcf2:	e004      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800fcf4:	2300      	movs	r3, #0
 800fcf6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fcf8:	e001      	b.n	800fcfe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else
  {
    frequency = 0;
 800fcfa:	2300      	movs	r3, #0
 800fcfc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 800fcfe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800fd00:	4618      	mov	r0, r3
 800fd02:	3740      	adds	r7, #64	@ 0x40
 800fd04:	46bd      	mov	sp, r7
 800fd06:	bd80      	pop	{r7, pc}
 800fd08:	58024400 	.word	0x58024400
 800fd0c:	03d09000 	.word	0x03d09000
 800fd10:	003d0900 	.word	0x003d0900
 800fd14:	016e3600 	.word	0x016e3600

0800fd18 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800fd18:	b580      	push	{r7, lr}
 800fd1a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800fd1c:	f7fe f92e 	bl	800df7c <HAL_RCC_GetHCLKFreq>
 800fd20:	4602      	mov	r2, r0
 800fd22:	4b06      	ldr	r3, [pc, #24]	@ (800fd3c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800fd24:	6a1b      	ldr	r3, [r3, #32]
 800fd26:	091b      	lsrs	r3, r3, #4
 800fd28:	f003 0307 	and.w	r3, r3, #7
 800fd2c:	4904      	ldr	r1, [pc, #16]	@ (800fd40 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800fd2e:	5ccb      	ldrb	r3, [r1, r3]
 800fd30:	f003 031f 	and.w	r3, r3, #31
 800fd34:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800fd38:	4618      	mov	r0, r3
 800fd3a:	bd80      	pop	{r7, pc}
 800fd3c:	58024400 	.word	0x58024400
 800fd40:	0801d95c 	.word	0x0801d95c

0800fd44 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800fd44:	b480      	push	{r7}
 800fd46:	b089      	sub	sp, #36	@ 0x24
 800fd48:	af00      	add	r7, sp, #0
 800fd4a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800fd4c:	4ba1      	ldr	r3, [pc, #644]	@ (800ffd4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fd4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fd50:	f003 0303 	and.w	r3, r3, #3
 800fd54:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800fd56:	4b9f      	ldr	r3, [pc, #636]	@ (800ffd4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fd58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fd5a:	0b1b      	lsrs	r3, r3, #12
 800fd5c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800fd60:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800fd62:	4b9c      	ldr	r3, [pc, #624]	@ (800ffd4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fd64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fd66:	091b      	lsrs	r3, r3, #4
 800fd68:	f003 0301 	and.w	r3, r3, #1
 800fd6c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800fd6e:	4b99      	ldr	r3, [pc, #612]	@ (800ffd4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fd70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fd72:	08db      	lsrs	r3, r3, #3
 800fd74:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800fd78:	693a      	ldr	r2, [r7, #16]
 800fd7a:	fb02 f303 	mul.w	r3, r2, r3
 800fd7e:	ee07 3a90 	vmov	s15, r3
 800fd82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800fd86:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800fd8a:	697b      	ldr	r3, [r7, #20]
 800fd8c:	2b00      	cmp	r3, #0
 800fd8e:	f000 8111 	beq.w	800ffb4 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800fd92:	69bb      	ldr	r3, [r7, #24]
 800fd94:	2b02      	cmp	r3, #2
 800fd96:	f000 8083 	beq.w	800fea0 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800fd9a:	69bb      	ldr	r3, [r7, #24]
 800fd9c:	2b02      	cmp	r3, #2
 800fd9e:	f200 80a1 	bhi.w	800fee4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800fda2:	69bb      	ldr	r3, [r7, #24]
 800fda4:	2b00      	cmp	r3, #0
 800fda6:	d003      	beq.n	800fdb0 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800fda8:	69bb      	ldr	r3, [r7, #24]
 800fdaa:	2b01      	cmp	r3, #1
 800fdac:	d056      	beq.n	800fe5c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800fdae:	e099      	b.n	800fee4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800fdb0:	4b88      	ldr	r3, [pc, #544]	@ (800ffd4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fdb2:	681b      	ldr	r3, [r3, #0]
 800fdb4:	f003 0320 	and.w	r3, r3, #32
 800fdb8:	2b00      	cmp	r3, #0
 800fdba:	d02d      	beq.n	800fe18 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800fdbc:	4b85      	ldr	r3, [pc, #532]	@ (800ffd4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fdbe:	681b      	ldr	r3, [r3, #0]
 800fdc0:	08db      	lsrs	r3, r3, #3
 800fdc2:	f003 0303 	and.w	r3, r3, #3
 800fdc6:	4a84      	ldr	r2, [pc, #528]	@ (800ffd8 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800fdc8:	fa22 f303 	lsr.w	r3, r2, r3
 800fdcc:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800fdce:	68bb      	ldr	r3, [r7, #8]
 800fdd0:	ee07 3a90 	vmov	s15, r3
 800fdd4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800fdd8:	697b      	ldr	r3, [r7, #20]
 800fdda:	ee07 3a90 	vmov	s15, r3
 800fdde:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800fde2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800fde6:	4b7b      	ldr	r3, [pc, #492]	@ (800ffd4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fde8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fdea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fdee:	ee07 3a90 	vmov	s15, r3
 800fdf2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800fdf6:	ed97 6a03 	vldr	s12, [r7, #12]
 800fdfa:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800ffdc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800fdfe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800fe02:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800fe06:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800fe0a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800fe0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800fe12:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800fe16:	e087      	b.n	800ff28 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800fe18:	697b      	ldr	r3, [r7, #20]
 800fe1a:	ee07 3a90 	vmov	s15, r3
 800fe1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800fe22:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800ffe0 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800fe26:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800fe2a:	4b6a      	ldr	r3, [pc, #424]	@ (800ffd4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fe2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fe2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fe32:	ee07 3a90 	vmov	s15, r3
 800fe36:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800fe3a:	ed97 6a03 	vldr	s12, [r7, #12]
 800fe3e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800ffdc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800fe42:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800fe46:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800fe4a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800fe4e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800fe52:	ee67 7a27 	vmul.f32	s15, s14, s15
 800fe56:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800fe5a:	e065      	b.n	800ff28 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800fe5c:	697b      	ldr	r3, [r7, #20]
 800fe5e:	ee07 3a90 	vmov	s15, r3
 800fe62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800fe66:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800ffe4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800fe6a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800fe6e:	4b59      	ldr	r3, [pc, #356]	@ (800ffd4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fe70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fe72:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fe76:	ee07 3a90 	vmov	s15, r3
 800fe7a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800fe7e:	ed97 6a03 	vldr	s12, [r7, #12]
 800fe82:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800ffdc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800fe86:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800fe8a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800fe8e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800fe92:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800fe96:	ee67 7a27 	vmul.f32	s15, s14, s15
 800fe9a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800fe9e:	e043      	b.n	800ff28 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800fea0:	697b      	ldr	r3, [r7, #20]
 800fea2:	ee07 3a90 	vmov	s15, r3
 800fea6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800feaa:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800ffe8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800feae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800feb2:	4b48      	ldr	r3, [pc, #288]	@ (800ffd4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800feb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800feb6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800feba:	ee07 3a90 	vmov	s15, r3
 800febe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800fec2:	ed97 6a03 	vldr	s12, [r7, #12]
 800fec6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800ffdc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800feca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800fece:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800fed2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800fed6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800feda:	ee67 7a27 	vmul.f32	s15, s14, s15
 800fede:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800fee2:	e021      	b.n	800ff28 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800fee4:	697b      	ldr	r3, [r7, #20]
 800fee6:	ee07 3a90 	vmov	s15, r3
 800feea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800feee:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800ffe4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800fef2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800fef6:	4b37      	ldr	r3, [pc, #220]	@ (800ffd4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fef8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fefa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fefe:	ee07 3a90 	vmov	s15, r3
 800ff02:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ff06:	ed97 6a03 	vldr	s12, [r7, #12]
 800ff0a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800ffdc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800ff0e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ff12:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ff16:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ff1a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ff1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ff22:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ff26:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800ff28:	4b2a      	ldr	r3, [pc, #168]	@ (800ffd4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ff2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ff2c:	0a5b      	lsrs	r3, r3, #9
 800ff2e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ff32:	ee07 3a90 	vmov	s15, r3
 800ff36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ff3a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ff3e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ff42:	edd7 6a07 	vldr	s13, [r7, #28]
 800ff46:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ff4a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ff4e:	ee17 2a90 	vmov	r2, s15
 800ff52:	687b      	ldr	r3, [r7, #4]
 800ff54:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800ff56:	4b1f      	ldr	r3, [pc, #124]	@ (800ffd4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ff58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ff5a:	0c1b      	lsrs	r3, r3, #16
 800ff5c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ff60:	ee07 3a90 	vmov	s15, r3
 800ff64:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ff68:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ff6c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ff70:	edd7 6a07 	vldr	s13, [r7, #28]
 800ff74:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ff78:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ff7c:	ee17 2a90 	vmov	r2, s15
 800ff80:	687b      	ldr	r3, [r7, #4]
 800ff82:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800ff84:	4b13      	ldr	r3, [pc, #76]	@ (800ffd4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ff86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ff88:	0e1b      	lsrs	r3, r3, #24
 800ff8a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ff8e:	ee07 3a90 	vmov	s15, r3
 800ff92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ff96:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ff9a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ff9e:	edd7 6a07 	vldr	s13, [r7, #28]
 800ffa2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ffa6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ffaa:	ee17 2a90 	vmov	r2, s15
 800ffae:	687b      	ldr	r3, [r7, #4]
 800ffb0:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800ffb2:	e008      	b.n	800ffc6 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800ffb4:	687b      	ldr	r3, [r7, #4]
 800ffb6:	2200      	movs	r2, #0
 800ffb8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800ffba:	687b      	ldr	r3, [r7, #4]
 800ffbc:	2200      	movs	r2, #0
 800ffbe:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800ffc0:	687b      	ldr	r3, [r7, #4]
 800ffc2:	2200      	movs	r2, #0
 800ffc4:	609a      	str	r2, [r3, #8]
}
 800ffc6:	bf00      	nop
 800ffc8:	3724      	adds	r7, #36	@ 0x24
 800ffca:	46bd      	mov	sp, r7
 800ffcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffd0:	4770      	bx	lr
 800ffd2:	bf00      	nop
 800ffd4:	58024400 	.word	0x58024400
 800ffd8:	03d09000 	.word	0x03d09000
 800ffdc:	46000000 	.word	0x46000000
 800ffe0:	4c742400 	.word	0x4c742400
 800ffe4:	4a742400 	.word	0x4a742400
 800ffe8:	4bb71b00 	.word	0x4bb71b00

0800ffec <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800ffec:	b480      	push	{r7}
 800ffee:	b089      	sub	sp, #36	@ 0x24
 800fff0:	af00      	add	r7, sp, #0
 800fff2:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800fff4:	4ba1      	ldr	r3, [pc, #644]	@ (801027c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800fff6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fff8:	f003 0303 	and.w	r3, r3, #3
 800fffc:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800fffe:	4b9f      	ldr	r3, [pc, #636]	@ (801027c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8010000:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010002:	0d1b      	lsrs	r3, r3, #20
 8010004:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8010008:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 801000a:	4b9c      	ldr	r3, [pc, #624]	@ (801027c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801000c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801000e:	0a1b      	lsrs	r3, r3, #8
 8010010:	f003 0301 	and.w	r3, r3, #1
 8010014:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8010016:	4b99      	ldr	r3, [pc, #612]	@ (801027c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8010018:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801001a:	08db      	lsrs	r3, r3, #3
 801001c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8010020:	693a      	ldr	r2, [r7, #16]
 8010022:	fb02 f303 	mul.w	r3, r2, r3
 8010026:	ee07 3a90 	vmov	s15, r3
 801002a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801002e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8010032:	697b      	ldr	r3, [r7, #20]
 8010034:	2b00      	cmp	r3, #0
 8010036:	f000 8111 	beq.w	801025c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 801003a:	69bb      	ldr	r3, [r7, #24]
 801003c:	2b02      	cmp	r3, #2
 801003e:	f000 8083 	beq.w	8010148 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8010042:	69bb      	ldr	r3, [r7, #24]
 8010044:	2b02      	cmp	r3, #2
 8010046:	f200 80a1 	bhi.w	801018c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 801004a:	69bb      	ldr	r3, [r7, #24]
 801004c:	2b00      	cmp	r3, #0
 801004e:	d003      	beq.n	8010058 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8010050:	69bb      	ldr	r3, [r7, #24]
 8010052:	2b01      	cmp	r3, #1
 8010054:	d056      	beq.n	8010104 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8010056:	e099      	b.n	801018c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8010058:	4b88      	ldr	r3, [pc, #544]	@ (801027c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801005a:	681b      	ldr	r3, [r3, #0]
 801005c:	f003 0320 	and.w	r3, r3, #32
 8010060:	2b00      	cmp	r3, #0
 8010062:	d02d      	beq.n	80100c0 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8010064:	4b85      	ldr	r3, [pc, #532]	@ (801027c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8010066:	681b      	ldr	r3, [r3, #0]
 8010068:	08db      	lsrs	r3, r3, #3
 801006a:	f003 0303 	and.w	r3, r3, #3
 801006e:	4a84      	ldr	r2, [pc, #528]	@ (8010280 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8010070:	fa22 f303 	lsr.w	r3, r2, r3
 8010074:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8010076:	68bb      	ldr	r3, [r7, #8]
 8010078:	ee07 3a90 	vmov	s15, r3
 801007c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8010080:	697b      	ldr	r3, [r7, #20]
 8010082:	ee07 3a90 	vmov	s15, r3
 8010086:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801008a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801008e:	4b7b      	ldr	r3, [pc, #492]	@ (801027c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8010090:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010092:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010096:	ee07 3a90 	vmov	s15, r3
 801009a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801009e:	ed97 6a03 	vldr	s12, [r7, #12]
 80100a2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8010284 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80100a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80100aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80100ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80100b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80100b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80100ba:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80100be:	e087      	b.n	80101d0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80100c0:	697b      	ldr	r3, [r7, #20]
 80100c2:	ee07 3a90 	vmov	s15, r3
 80100c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80100ca:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8010288 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80100ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80100d2:	4b6a      	ldr	r3, [pc, #424]	@ (801027c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80100d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80100d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80100da:	ee07 3a90 	vmov	s15, r3
 80100de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80100e2:	ed97 6a03 	vldr	s12, [r7, #12]
 80100e6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8010284 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80100ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80100ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80100f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80100f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80100fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80100fe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8010102:	e065      	b.n	80101d0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8010104:	697b      	ldr	r3, [r7, #20]
 8010106:	ee07 3a90 	vmov	s15, r3
 801010a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801010e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 801028c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8010112:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8010116:	4b59      	ldr	r3, [pc, #356]	@ (801027c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8010118:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801011a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801011e:	ee07 3a90 	vmov	s15, r3
 8010122:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8010126:	ed97 6a03 	vldr	s12, [r7, #12]
 801012a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8010284 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 801012e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8010132:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8010136:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801013a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801013e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010142:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8010146:	e043      	b.n	80101d0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8010148:	697b      	ldr	r3, [r7, #20]
 801014a:	ee07 3a90 	vmov	s15, r3
 801014e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010152:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8010290 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8010156:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801015a:	4b48      	ldr	r3, [pc, #288]	@ (801027c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801015c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801015e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010162:	ee07 3a90 	vmov	s15, r3
 8010166:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801016a:	ed97 6a03 	vldr	s12, [r7, #12]
 801016e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8010284 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8010172:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8010176:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801017a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801017e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8010182:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010186:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 801018a:	e021      	b.n	80101d0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 801018c:	697b      	ldr	r3, [r7, #20]
 801018e:	ee07 3a90 	vmov	s15, r3
 8010192:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010196:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 801028c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 801019a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801019e:	4b37      	ldr	r3, [pc, #220]	@ (801027c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80101a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80101a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80101a6:	ee07 3a90 	vmov	s15, r3
 80101aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80101ae:	ed97 6a03 	vldr	s12, [r7, #12]
 80101b2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8010284 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80101b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80101ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80101be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80101c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80101c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80101ca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80101ce:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80101d0:	4b2a      	ldr	r3, [pc, #168]	@ (801027c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80101d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80101d4:	0a5b      	lsrs	r3, r3, #9
 80101d6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80101da:	ee07 3a90 	vmov	s15, r3
 80101de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80101e2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80101e6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80101ea:	edd7 6a07 	vldr	s13, [r7, #28]
 80101ee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80101f2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80101f6:	ee17 2a90 	vmov	r2, s15
 80101fa:	687b      	ldr	r3, [r7, #4]
 80101fc:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80101fe:	4b1f      	ldr	r3, [pc, #124]	@ (801027c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8010200:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010202:	0c1b      	lsrs	r3, r3, #16
 8010204:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010208:	ee07 3a90 	vmov	s15, r3
 801020c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010210:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8010214:	ee37 7a87 	vadd.f32	s14, s15, s14
 8010218:	edd7 6a07 	vldr	s13, [r7, #28]
 801021c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8010220:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8010224:	ee17 2a90 	vmov	r2, s15
 8010228:	687b      	ldr	r3, [r7, #4]
 801022a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 801022c:	4b13      	ldr	r3, [pc, #76]	@ (801027c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801022e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010230:	0e1b      	lsrs	r3, r3, #24
 8010232:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010236:	ee07 3a90 	vmov	s15, r3
 801023a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801023e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8010242:	ee37 7a87 	vadd.f32	s14, s15, s14
 8010246:	edd7 6a07 	vldr	s13, [r7, #28]
 801024a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801024e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8010252:	ee17 2a90 	vmov	r2, s15
 8010256:	687b      	ldr	r3, [r7, #4]
 8010258:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 801025a:	e008      	b.n	801026e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 801025c:	687b      	ldr	r3, [r7, #4]
 801025e:	2200      	movs	r2, #0
 8010260:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8010262:	687b      	ldr	r3, [r7, #4]
 8010264:	2200      	movs	r2, #0
 8010266:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8010268:	687b      	ldr	r3, [r7, #4]
 801026a:	2200      	movs	r2, #0
 801026c:	609a      	str	r2, [r3, #8]
}
 801026e:	bf00      	nop
 8010270:	3724      	adds	r7, #36	@ 0x24
 8010272:	46bd      	mov	sp, r7
 8010274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010278:	4770      	bx	lr
 801027a:	bf00      	nop
 801027c:	58024400 	.word	0x58024400
 8010280:	03d09000 	.word	0x03d09000
 8010284:	46000000 	.word	0x46000000
 8010288:	4c742400 	.word	0x4c742400
 801028c:	4a742400 	.word	0x4a742400
 8010290:	4bb71b00 	.word	0x4bb71b00

08010294 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8010294:	b480      	push	{r7}
 8010296:	b089      	sub	sp, #36	@ 0x24
 8010298:	af00      	add	r7, sp, #0
 801029a:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 801029c:	4ba0      	ldr	r3, [pc, #640]	@ (8010520 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 801029e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80102a0:	f003 0303 	and.w	r3, r3, #3
 80102a4:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 80102a6:	4b9e      	ldr	r3, [pc, #632]	@ (8010520 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80102a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80102aa:	091b      	lsrs	r3, r3, #4
 80102ac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80102b0:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 80102b2:	4b9b      	ldr	r3, [pc, #620]	@ (8010520 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80102b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80102b6:	f003 0301 	and.w	r3, r3, #1
 80102ba:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80102bc:	4b98      	ldr	r3, [pc, #608]	@ (8010520 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80102be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80102c0:	08db      	lsrs	r3, r3, #3
 80102c2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80102c6:	693a      	ldr	r2, [r7, #16]
 80102c8:	fb02 f303 	mul.w	r3, r2, r3
 80102cc:	ee07 3a90 	vmov	s15, r3
 80102d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80102d4:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 80102d8:	697b      	ldr	r3, [r7, #20]
 80102da:	2b00      	cmp	r3, #0
 80102dc:	f000 8111 	beq.w	8010502 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 80102e0:	69bb      	ldr	r3, [r7, #24]
 80102e2:	2b02      	cmp	r3, #2
 80102e4:	f000 8083 	beq.w	80103ee <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 80102e8:	69bb      	ldr	r3, [r7, #24]
 80102ea:	2b02      	cmp	r3, #2
 80102ec:	f200 80a1 	bhi.w	8010432 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 80102f0:	69bb      	ldr	r3, [r7, #24]
 80102f2:	2b00      	cmp	r3, #0
 80102f4:	d003      	beq.n	80102fe <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 80102f6:	69bb      	ldr	r3, [r7, #24]
 80102f8:	2b01      	cmp	r3, #1
 80102fa:	d056      	beq.n	80103aa <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 80102fc:	e099      	b.n	8010432 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80102fe:	4b88      	ldr	r3, [pc, #544]	@ (8010520 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8010300:	681b      	ldr	r3, [r3, #0]
 8010302:	f003 0320 	and.w	r3, r3, #32
 8010306:	2b00      	cmp	r3, #0
 8010308:	d02d      	beq.n	8010366 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 801030a:	4b85      	ldr	r3, [pc, #532]	@ (8010520 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 801030c:	681b      	ldr	r3, [r3, #0]
 801030e:	08db      	lsrs	r3, r3, #3
 8010310:	f003 0303 	and.w	r3, r3, #3
 8010314:	4a83      	ldr	r2, [pc, #524]	@ (8010524 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8010316:	fa22 f303 	lsr.w	r3, r2, r3
 801031a:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 801031c:	68bb      	ldr	r3, [r7, #8]
 801031e:	ee07 3a90 	vmov	s15, r3
 8010322:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8010326:	697b      	ldr	r3, [r7, #20]
 8010328:	ee07 3a90 	vmov	s15, r3
 801032c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010330:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8010334:	4b7a      	ldr	r3, [pc, #488]	@ (8010520 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8010336:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010338:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801033c:	ee07 3a90 	vmov	s15, r3
 8010340:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8010344:	ed97 6a03 	vldr	s12, [r7, #12]
 8010348:	eddf 5a77 	vldr	s11, [pc, #476]	@ 8010528 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 801034c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8010350:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8010354:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8010358:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801035c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010360:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8010364:	e087      	b.n	8010476 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8010366:	697b      	ldr	r3, [r7, #20]
 8010368:	ee07 3a90 	vmov	s15, r3
 801036c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010370:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 801052c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8010374:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8010378:	4b69      	ldr	r3, [pc, #420]	@ (8010520 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 801037a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801037c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010380:	ee07 3a90 	vmov	s15, r3
 8010384:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8010388:	ed97 6a03 	vldr	s12, [r7, #12]
 801038c:	eddf 5a66 	vldr	s11, [pc, #408]	@ 8010528 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8010390:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8010394:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8010398:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801039c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80103a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80103a4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80103a8:	e065      	b.n	8010476 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80103aa:	697b      	ldr	r3, [r7, #20]
 80103ac:	ee07 3a90 	vmov	s15, r3
 80103b0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80103b4:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8010530 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 80103b8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80103bc:	4b58      	ldr	r3, [pc, #352]	@ (8010520 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80103be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80103c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80103c4:	ee07 3a90 	vmov	s15, r3
 80103c8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80103cc:	ed97 6a03 	vldr	s12, [r7, #12]
 80103d0:	eddf 5a55 	vldr	s11, [pc, #340]	@ 8010528 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80103d4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80103d8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80103dc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80103e0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80103e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80103e8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80103ec:	e043      	b.n	8010476 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80103ee:	697b      	ldr	r3, [r7, #20]
 80103f0:	ee07 3a90 	vmov	s15, r3
 80103f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80103f8:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8010534 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 80103fc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8010400:	4b47      	ldr	r3, [pc, #284]	@ (8010520 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8010402:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010404:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010408:	ee07 3a90 	vmov	s15, r3
 801040c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8010410:	ed97 6a03 	vldr	s12, [r7, #12]
 8010414:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8010528 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8010418:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801041c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8010420:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8010424:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8010428:	ee67 7a27 	vmul.f32	s15, s14, s15
 801042c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8010430:	e021      	b.n	8010476 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8010432:	697b      	ldr	r3, [r7, #20]
 8010434:	ee07 3a90 	vmov	s15, r3
 8010438:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801043c:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 801052c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8010440:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8010444:	4b36      	ldr	r3, [pc, #216]	@ (8010520 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8010446:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010448:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801044c:	ee07 3a90 	vmov	s15, r3
 8010450:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8010454:	ed97 6a03 	vldr	s12, [r7, #12]
 8010458:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8010528 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 801045c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8010460:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8010464:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8010468:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801046c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010470:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8010474:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8010476:	4b2a      	ldr	r3, [pc, #168]	@ (8010520 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8010478:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801047a:	0a5b      	lsrs	r3, r3, #9
 801047c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010480:	ee07 3a90 	vmov	s15, r3
 8010484:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010488:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801048c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8010490:	edd7 6a07 	vldr	s13, [r7, #28]
 8010494:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8010498:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801049c:	ee17 2a90 	vmov	r2, s15
 80104a0:	687b      	ldr	r3, [r7, #4]
 80104a2:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 80104a4:	4b1e      	ldr	r3, [pc, #120]	@ (8010520 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80104a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80104a8:	0c1b      	lsrs	r3, r3, #16
 80104aa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80104ae:	ee07 3a90 	vmov	s15, r3
 80104b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80104b6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80104ba:	ee37 7a87 	vadd.f32	s14, s15, s14
 80104be:	edd7 6a07 	vldr	s13, [r7, #28]
 80104c2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80104c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80104ca:	ee17 2a90 	vmov	r2, s15
 80104ce:	687b      	ldr	r3, [r7, #4]
 80104d0:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 80104d2:	4b13      	ldr	r3, [pc, #76]	@ (8010520 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80104d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80104d6:	0e1b      	lsrs	r3, r3, #24
 80104d8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80104dc:	ee07 3a90 	vmov	s15, r3
 80104e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80104e4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80104e8:	ee37 7a87 	vadd.f32	s14, s15, s14
 80104ec:	edd7 6a07 	vldr	s13, [r7, #28]
 80104f0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80104f4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80104f8:	ee17 2a90 	vmov	r2, s15
 80104fc:	687b      	ldr	r3, [r7, #4]
 80104fe:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8010500:	e008      	b.n	8010514 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8010502:	687b      	ldr	r3, [r7, #4]
 8010504:	2200      	movs	r2, #0
 8010506:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8010508:	687b      	ldr	r3, [r7, #4]
 801050a:	2200      	movs	r2, #0
 801050c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 801050e:	687b      	ldr	r3, [r7, #4]
 8010510:	2200      	movs	r2, #0
 8010512:	609a      	str	r2, [r3, #8]
}
 8010514:	bf00      	nop
 8010516:	3724      	adds	r7, #36	@ 0x24
 8010518:	46bd      	mov	sp, r7
 801051a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801051e:	4770      	bx	lr
 8010520:	58024400 	.word	0x58024400
 8010524:	03d09000 	.word	0x03d09000
 8010528:	46000000 	.word	0x46000000
 801052c:	4c742400 	.word	0x4c742400
 8010530:	4a742400 	.word	0x4a742400
 8010534:	4bb71b00 	.word	0x4bb71b00

08010538 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8010538:	b580      	push	{r7, lr}
 801053a:	b084      	sub	sp, #16
 801053c:	af00      	add	r7, sp, #0
 801053e:	6078      	str	r0, [r7, #4]
 8010540:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8010542:	2300      	movs	r3, #0
 8010544:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8010546:	4b53      	ldr	r3, [pc, #332]	@ (8010694 <RCCEx_PLL2_Config+0x15c>)
 8010548:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801054a:	f003 0303 	and.w	r3, r3, #3
 801054e:	2b03      	cmp	r3, #3
 8010550:	d101      	bne.n	8010556 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8010552:	2301      	movs	r3, #1
 8010554:	e099      	b.n	801068a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8010556:	4b4f      	ldr	r3, [pc, #316]	@ (8010694 <RCCEx_PLL2_Config+0x15c>)
 8010558:	681b      	ldr	r3, [r3, #0]
 801055a:	4a4e      	ldr	r2, [pc, #312]	@ (8010694 <RCCEx_PLL2_Config+0x15c>)
 801055c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8010560:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8010562:	f7f6 ff39 	bl	80073d8 <HAL_GetTick>
 8010566:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8010568:	e008      	b.n	801057c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 801056a:	f7f6 ff35 	bl	80073d8 <HAL_GetTick>
 801056e:	4602      	mov	r2, r0
 8010570:	68bb      	ldr	r3, [r7, #8]
 8010572:	1ad3      	subs	r3, r2, r3
 8010574:	2b02      	cmp	r3, #2
 8010576:	d901      	bls.n	801057c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8010578:	2303      	movs	r3, #3
 801057a:	e086      	b.n	801068a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 801057c:	4b45      	ldr	r3, [pc, #276]	@ (8010694 <RCCEx_PLL2_Config+0x15c>)
 801057e:	681b      	ldr	r3, [r3, #0]
 8010580:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010584:	2b00      	cmp	r3, #0
 8010586:	d1f0      	bne.n	801056a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8010588:	4b42      	ldr	r3, [pc, #264]	@ (8010694 <RCCEx_PLL2_Config+0x15c>)
 801058a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801058c:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8010590:	687b      	ldr	r3, [r7, #4]
 8010592:	681b      	ldr	r3, [r3, #0]
 8010594:	031b      	lsls	r3, r3, #12
 8010596:	493f      	ldr	r1, [pc, #252]	@ (8010694 <RCCEx_PLL2_Config+0x15c>)
 8010598:	4313      	orrs	r3, r2
 801059a:	628b      	str	r3, [r1, #40]	@ 0x28
 801059c:	687b      	ldr	r3, [r7, #4]
 801059e:	685b      	ldr	r3, [r3, #4]
 80105a0:	3b01      	subs	r3, #1
 80105a2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80105a6:	687b      	ldr	r3, [r7, #4]
 80105a8:	689b      	ldr	r3, [r3, #8]
 80105aa:	3b01      	subs	r3, #1
 80105ac:	025b      	lsls	r3, r3, #9
 80105ae:	b29b      	uxth	r3, r3
 80105b0:	431a      	orrs	r2, r3
 80105b2:	687b      	ldr	r3, [r7, #4]
 80105b4:	68db      	ldr	r3, [r3, #12]
 80105b6:	3b01      	subs	r3, #1
 80105b8:	041b      	lsls	r3, r3, #16
 80105ba:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80105be:	431a      	orrs	r2, r3
 80105c0:	687b      	ldr	r3, [r7, #4]
 80105c2:	691b      	ldr	r3, [r3, #16]
 80105c4:	3b01      	subs	r3, #1
 80105c6:	061b      	lsls	r3, r3, #24
 80105c8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80105cc:	4931      	ldr	r1, [pc, #196]	@ (8010694 <RCCEx_PLL2_Config+0x15c>)
 80105ce:	4313      	orrs	r3, r2
 80105d0:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80105d2:	4b30      	ldr	r3, [pc, #192]	@ (8010694 <RCCEx_PLL2_Config+0x15c>)
 80105d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80105d6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80105da:	687b      	ldr	r3, [r7, #4]
 80105dc:	695b      	ldr	r3, [r3, #20]
 80105de:	492d      	ldr	r1, [pc, #180]	@ (8010694 <RCCEx_PLL2_Config+0x15c>)
 80105e0:	4313      	orrs	r3, r2
 80105e2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80105e4:	4b2b      	ldr	r3, [pc, #172]	@ (8010694 <RCCEx_PLL2_Config+0x15c>)
 80105e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80105e8:	f023 0220 	bic.w	r2, r3, #32
 80105ec:	687b      	ldr	r3, [r7, #4]
 80105ee:	699b      	ldr	r3, [r3, #24]
 80105f0:	4928      	ldr	r1, [pc, #160]	@ (8010694 <RCCEx_PLL2_Config+0x15c>)
 80105f2:	4313      	orrs	r3, r2
 80105f4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80105f6:	4b27      	ldr	r3, [pc, #156]	@ (8010694 <RCCEx_PLL2_Config+0x15c>)
 80105f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80105fa:	4a26      	ldr	r2, [pc, #152]	@ (8010694 <RCCEx_PLL2_Config+0x15c>)
 80105fc:	f023 0310 	bic.w	r3, r3, #16
 8010600:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8010602:	4b24      	ldr	r3, [pc, #144]	@ (8010694 <RCCEx_PLL2_Config+0x15c>)
 8010604:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8010606:	4b24      	ldr	r3, [pc, #144]	@ (8010698 <RCCEx_PLL2_Config+0x160>)
 8010608:	4013      	ands	r3, r2
 801060a:	687a      	ldr	r2, [r7, #4]
 801060c:	69d2      	ldr	r2, [r2, #28]
 801060e:	00d2      	lsls	r2, r2, #3
 8010610:	4920      	ldr	r1, [pc, #128]	@ (8010694 <RCCEx_PLL2_Config+0x15c>)
 8010612:	4313      	orrs	r3, r2
 8010614:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8010616:	4b1f      	ldr	r3, [pc, #124]	@ (8010694 <RCCEx_PLL2_Config+0x15c>)
 8010618:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801061a:	4a1e      	ldr	r2, [pc, #120]	@ (8010694 <RCCEx_PLL2_Config+0x15c>)
 801061c:	f043 0310 	orr.w	r3, r3, #16
 8010620:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8010622:	683b      	ldr	r3, [r7, #0]
 8010624:	2b00      	cmp	r3, #0
 8010626:	d106      	bne.n	8010636 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8010628:	4b1a      	ldr	r3, [pc, #104]	@ (8010694 <RCCEx_PLL2_Config+0x15c>)
 801062a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801062c:	4a19      	ldr	r2, [pc, #100]	@ (8010694 <RCCEx_PLL2_Config+0x15c>)
 801062e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8010632:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8010634:	e00f      	b.n	8010656 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8010636:	683b      	ldr	r3, [r7, #0]
 8010638:	2b01      	cmp	r3, #1
 801063a:	d106      	bne.n	801064a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 801063c:	4b15      	ldr	r3, [pc, #84]	@ (8010694 <RCCEx_PLL2_Config+0x15c>)
 801063e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010640:	4a14      	ldr	r2, [pc, #80]	@ (8010694 <RCCEx_PLL2_Config+0x15c>)
 8010642:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8010646:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8010648:	e005      	b.n	8010656 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 801064a:	4b12      	ldr	r3, [pc, #72]	@ (8010694 <RCCEx_PLL2_Config+0x15c>)
 801064c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801064e:	4a11      	ldr	r2, [pc, #68]	@ (8010694 <RCCEx_PLL2_Config+0x15c>)
 8010650:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8010654:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8010656:	4b0f      	ldr	r3, [pc, #60]	@ (8010694 <RCCEx_PLL2_Config+0x15c>)
 8010658:	681b      	ldr	r3, [r3, #0]
 801065a:	4a0e      	ldr	r2, [pc, #56]	@ (8010694 <RCCEx_PLL2_Config+0x15c>)
 801065c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8010660:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8010662:	f7f6 feb9 	bl	80073d8 <HAL_GetTick>
 8010666:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8010668:	e008      	b.n	801067c <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 801066a:	f7f6 feb5 	bl	80073d8 <HAL_GetTick>
 801066e:	4602      	mov	r2, r0
 8010670:	68bb      	ldr	r3, [r7, #8]
 8010672:	1ad3      	subs	r3, r2, r3
 8010674:	2b02      	cmp	r3, #2
 8010676:	d901      	bls.n	801067c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8010678:	2303      	movs	r3, #3
 801067a:	e006      	b.n	801068a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 801067c:	4b05      	ldr	r3, [pc, #20]	@ (8010694 <RCCEx_PLL2_Config+0x15c>)
 801067e:	681b      	ldr	r3, [r3, #0]
 8010680:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010684:	2b00      	cmp	r3, #0
 8010686:	d0f0      	beq.n	801066a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8010688:	7bfb      	ldrb	r3, [r7, #15]
}
 801068a:	4618      	mov	r0, r3
 801068c:	3710      	adds	r7, #16
 801068e:	46bd      	mov	sp, r7
 8010690:	bd80      	pop	{r7, pc}
 8010692:	bf00      	nop
 8010694:	58024400 	.word	0x58024400
 8010698:	ffff0007 	.word	0xffff0007

0801069c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 801069c:	b580      	push	{r7, lr}
 801069e:	b084      	sub	sp, #16
 80106a0:	af00      	add	r7, sp, #0
 80106a2:	6078      	str	r0, [r7, #4]
 80106a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80106a6:	2300      	movs	r3, #0
 80106a8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80106aa:	4b53      	ldr	r3, [pc, #332]	@ (80107f8 <RCCEx_PLL3_Config+0x15c>)
 80106ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80106ae:	f003 0303 	and.w	r3, r3, #3
 80106b2:	2b03      	cmp	r3, #3
 80106b4:	d101      	bne.n	80106ba <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80106b6:	2301      	movs	r3, #1
 80106b8:	e099      	b.n	80107ee <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80106ba:	4b4f      	ldr	r3, [pc, #316]	@ (80107f8 <RCCEx_PLL3_Config+0x15c>)
 80106bc:	681b      	ldr	r3, [r3, #0]
 80106be:	4a4e      	ldr	r2, [pc, #312]	@ (80107f8 <RCCEx_PLL3_Config+0x15c>)
 80106c0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80106c4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80106c6:	f7f6 fe87 	bl	80073d8 <HAL_GetTick>
 80106ca:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80106cc:	e008      	b.n	80106e0 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80106ce:	f7f6 fe83 	bl	80073d8 <HAL_GetTick>
 80106d2:	4602      	mov	r2, r0
 80106d4:	68bb      	ldr	r3, [r7, #8]
 80106d6:	1ad3      	subs	r3, r2, r3
 80106d8:	2b02      	cmp	r3, #2
 80106da:	d901      	bls.n	80106e0 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80106dc:	2303      	movs	r3, #3
 80106de:	e086      	b.n	80107ee <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80106e0:	4b45      	ldr	r3, [pc, #276]	@ (80107f8 <RCCEx_PLL3_Config+0x15c>)
 80106e2:	681b      	ldr	r3, [r3, #0]
 80106e4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80106e8:	2b00      	cmp	r3, #0
 80106ea:	d1f0      	bne.n	80106ce <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80106ec:	4b42      	ldr	r3, [pc, #264]	@ (80107f8 <RCCEx_PLL3_Config+0x15c>)
 80106ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80106f0:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 80106f4:	687b      	ldr	r3, [r7, #4]
 80106f6:	681b      	ldr	r3, [r3, #0]
 80106f8:	051b      	lsls	r3, r3, #20
 80106fa:	493f      	ldr	r1, [pc, #252]	@ (80107f8 <RCCEx_PLL3_Config+0x15c>)
 80106fc:	4313      	orrs	r3, r2
 80106fe:	628b      	str	r3, [r1, #40]	@ 0x28
 8010700:	687b      	ldr	r3, [r7, #4]
 8010702:	685b      	ldr	r3, [r3, #4]
 8010704:	3b01      	subs	r3, #1
 8010706:	f3c3 0208 	ubfx	r2, r3, #0, #9
 801070a:	687b      	ldr	r3, [r7, #4]
 801070c:	689b      	ldr	r3, [r3, #8]
 801070e:	3b01      	subs	r3, #1
 8010710:	025b      	lsls	r3, r3, #9
 8010712:	b29b      	uxth	r3, r3
 8010714:	431a      	orrs	r2, r3
 8010716:	687b      	ldr	r3, [r7, #4]
 8010718:	68db      	ldr	r3, [r3, #12]
 801071a:	3b01      	subs	r3, #1
 801071c:	041b      	lsls	r3, r3, #16
 801071e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8010722:	431a      	orrs	r2, r3
 8010724:	687b      	ldr	r3, [r7, #4]
 8010726:	691b      	ldr	r3, [r3, #16]
 8010728:	3b01      	subs	r3, #1
 801072a:	061b      	lsls	r3, r3, #24
 801072c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8010730:	4931      	ldr	r1, [pc, #196]	@ (80107f8 <RCCEx_PLL3_Config+0x15c>)
 8010732:	4313      	orrs	r3, r2
 8010734:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8010736:	4b30      	ldr	r3, [pc, #192]	@ (80107f8 <RCCEx_PLL3_Config+0x15c>)
 8010738:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801073a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 801073e:	687b      	ldr	r3, [r7, #4]
 8010740:	695b      	ldr	r3, [r3, #20]
 8010742:	492d      	ldr	r1, [pc, #180]	@ (80107f8 <RCCEx_PLL3_Config+0x15c>)
 8010744:	4313      	orrs	r3, r2
 8010746:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8010748:	4b2b      	ldr	r3, [pc, #172]	@ (80107f8 <RCCEx_PLL3_Config+0x15c>)
 801074a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801074c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8010750:	687b      	ldr	r3, [r7, #4]
 8010752:	699b      	ldr	r3, [r3, #24]
 8010754:	4928      	ldr	r1, [pc, #160]	@ (80107f8 <RCCEx_PLL3_Config+0x15c>)
 8010756:	4313      	orrs	r3, r2
 8010758:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 801075a:	4b27      	ldr	r3, [pc, #156]	@ (80107f8 <RCCEx_PLL3_Config+0x15c>)
 801075c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801075e:	4a26      	ldr	r2, [pc, #152]	@ (80107f8 <RCCEx_PLL3_Config+0x15c>)
 8010760:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8010764:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8010766:	4b24      	ldr	r3, [pc, #144]	@ (80107f8 <RCCEx_PLL3_Config+0x15c>)
 8010768:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801076a:	4b24      	ldr	r3, [pc, #144]	@ (80107fc <RCCEx_PLL3_Config+0x160>)
 801076c:	4013      	ands	r3, r2
 801076e:	687a      	ldr	r2, [r7, #4]
 8010770:	69d2      	ldr	r2, [r2, #28]
 8010772:	00d2      	lsls	r2, r2, #3
 8010774:	4920      	ldr	r1, [pc, #128]	@ (80107f8 <RCCEx_PLL3_Config+0x15c>)
 8010776:	4313      	orrs	r3, r2
 8010778:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 801077a:	4b1f      	ldr	r3, [pc, #124]	@ (80107f8 <RCCEx_PLL3_Config+0x15c>)
 801077c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801077e:	4a1e      	ldr	r2, [pc, #120]	@ (80107f8 <RCCEx_PLL3_Config+0x15c>)
 8010780:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8010784:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8010786:	683b      	ldr	r3, [r7, #0]
 8010788:	2b00      	cmp	r3, #0
 801078a:	d106      	bne.n	801079a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 801078c:	4b1a      	ldr	r3, [pc, #104]	@ (80107f8 <RCCEx_PLL3_Config+0x15c>)
 801078e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010790:	4a19      	ldr	r2, [pc, #100]	@ (80107f8 <RCCEx_PLL3_Config+0x15c>)
 8010792:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8010796:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8010798:	e00f      	b.n	80107ba <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 801079a:	683b      	ldr	r3, [r7, #0]
 801079c:	2b01      	cmp	r3, #1
 801079e:	d106      	bne.n	80107ae <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80107a0:	4b15      	ldr	r3, [pc, #84]	@ (80107f8 <RCCEx_PLL3_Config+0x15c>)
 80107a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80107a4:	4a14      	ldr	r2, [pc, #80]	@ (80107f8 <RCCEx_PLL3_Config+0x15c>)
 80107a6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80107aa:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80107ac:	e005      	b.n	80107ba <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80107ae:	4b12      	ldr	r3, [pc, #72]	@ (80107f8 <RCCEx_PLL3_Config+0x15c>)
 80107b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80107b2:	4a11      	ldr	r2, [pc, #68]	@ (80107f8 <RCCEx_PLL3_Config+0x15c>)
 80107b4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80107b8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80107ba:	4b0f      	ldr	r3, [pc, #60]	@ (80107f8 <RCCEx_PLL3_Config+0x15c>)
 80107bc:	681b      	ldr	r3, [r3, #0]
 80107be:	4a0e      	ldr	r2, [pc, #56]	@ (80107f8 <RCCEx_PLL3_Config+0x15c>)
 80107c0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80107c4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80107c6:	f7f6 fe07 	bl	80073d8 <HAL_GetTick>
 80107ca:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80107cc:	e008      	b.n	80107e0 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80107ce:	f7f6 fe03 	bl	80073d8 <HAL_GetTick>
 80107d2:	4602      	mov	r2, r0
 80107d4:	68bb      	ldr	r3, [r7, #8]
 80107d6:	1ad3      	subs	r3, r2, r3
 80107d8:	2b02      	cmp	r3, #2
 80107da:	d901      	bls.n	80107e0 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80107dc:	2303      	movs	r3, #3
 80107de:	e006      	b.n	80107ee <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80107e0:	4b05      	ldr	r3, [pc, #20]	@ (80107f8 <RCCEx_PLL3_Config+0x15c>)
 80107e2:	681b      	ldr	r3, [r3, #0]
 80107e4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80107e8:	2b00      	cmp	r3, #0
 80107ea:	d0f0      	beq.n	80107ce <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80107ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80107ee:	4618      	mov	r0, r3
 80107f0:	3710      	adds	r7, #16
 80107f2:	46bd      	mov	sp, r7
 80107f4:	bd80      	pop	{r7, pc}
 80107f6:	bf00      	nop
 80107f8:	58024400 	.word	0x58024400
 80107fc:	ffff0007 	.word	0xffff0007

08010800 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8010800:	b580      	push	{r7, lr}
 8010802:	b084      	sub	sp, #16
 8010804:	af00      	add	r7, sp, #0
 8010806:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8010808:	687b      	ldr	r3, [r7, #4]
 801080a:	2b00      	cmp	r3, #0
 801080c:	d101      	bne.n	8010812 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 801080e:	2301      	movs	r3, #1
 8010810:	e10f      	b.n	8010a32 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8010812:	687b      	ldr	r3, [r7, #4]
 8010814:	2200      	movs	r2, #0
 8010816:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8010818:	687b      	ldr	r3, [r7, #4]
 801081a:	681b      	ldr	r3, [r3, #0]
 801081c:	4a87      	ldr	r2, [pc, #540]	@ (8010a3c <HAL_SPI_Init+0x23c>)
 801081e:	4293      	cmp	r3, r2
 8010820:	d00f      	beq.n	8010842 <HAL_SPI_Init+0x42>
 8010822:	687b      	ldr	r3, [r7, #4]
 8010824:	681b      	ldr	r3, [r3, #0]
 8010826:	4a86      	ldr	r2, [pc, #536]	@ (8010a40 <HAL_SPI_Init+0x240>)
 8010828:	4293      	cmp	r3, r2
 801082a:	d00a      	beq.n	8010842 <HAL_SPI_Init+0x42>
 801082c:	687b      	ldr	r3, [r7, #4]
 801082e:	681b      	ldr	r3, [r3, #0]
 8010830:	4a84      	ldr	r2, [pc, #528]	@ (8010a44 <HAL_SPI_Init+0x244>)
 8010832:	4293      	cmp	r3, r2
 8010834:	d005      	beq.n	8010842 <HAL_SPI_Init+0x42>
 8010836:	687b      	ldr	r3, [r7, #4]
 8010838:	68db      	ldr	r3, [r3, #12]
 801083a:	2b0f      	cmp	r3, #15
 801083c:	d901      	bls.n	8010842 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 801083e:	2301      	movs	r3, #1
 8010840:	e0f7      	b.n	8010a32 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8010842:	6878      	ldr	r0, [r7, #4]
 8010844:	f000 fef6 	bl	8011634 <SPI_GetPacketSize>
 8010848:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 801084a:	687b      	ldr	r3, [r7, #4]
 801084c:	681b      	ldr	r3, [r3, #0]
 801084e:	4a7b      	ldr	r2, [pc, #492]	@ (8010a3c <HAL_SPI_Init+0x23c>)
 8010850:	4293      	cmp	r3, r2
 8010852:	d00c      	beq.n	801086e <HAL_SPI_Init+0x6e>
 8010854:	687b      	ldr	r3, [r7, #4]
 8010856:	681b      	ldr	r3, [r3, #0]
 8010858:	4a79      	ldr	r2, [pc, #484]	@ (8010a40 <HAL_SPI_Init+0x240>)
 801085a:	4293      	cmp	r3, r2
 801085c:	d007      	beq.n	801086e <HAL_SPI_Init+0x6e>
 801085e:	687b      	ldr	r3, [r7, #4]
 8010860:	681b      	ldr	r3, [r3, #0]
 8010862:	4a78      	ldr	r2, [pc, #480]	@ (8010a44 <HAL_SPI_Init+0x244>)
 8010864:	4293      	cmp	r3, r2
 8010866:	d002      	beq.n	801086e <HAL_SPI_Init+0x6e>
 8010868:	68fb      	ldr	r3, [r7, #12]
 801086a:	2b08      	cmp	r3, #8
 801086c:	d811      	bhi.n	8010892 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 801086e:	687b      	ldr	r3, [r7, #4]
 8010870:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8010872:	4a72      	ldr	r2, [pc, #456]	@ (8010a3c <HAL_SPI_Init+0x23c>)
 8010874:	4293      	cmp	r3, r2
 8010876:	d009      	beq.n	801088c <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8010878:	687b      	ldr	r3, [r7, #4]
 801087a:	681b      	ldr	r3, [r3, #0]
 801087c:	4a70      	ldr	r2, [pc, #448]	@ (8010a40 <HAL_SPI_Init+0x240>)
 801087e:	4293      	cmp	r3, r2
 8010880:	d004      	beq.n	801088c <HAL_SPI_Init+0x8c>
 8010882:	687b      	ldr	r3, [r7, #4]
 8010884:	681b      	ldr	r3, [r3, #0]
 8010886:	4a6f      	ldr	r2, [pc, #444]	@ (8010a44 <HAL_SPI_Init+0x244>)
 8010888:	4293      	cmp	r3, r2
 801088a:	d104      	bne.n	8010896 <HAL_SPI_Init+0x96>
 801088c:	68fb      	ldr	r3, [r7, #12]
 801088e:	2b10      	cmp	r3, #16
 8010890:	d901      	bls.n	8010896 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8010892:	2301      	movs	r3, #1
 8010894:	e0cd      	b.n	8010a32 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8010896:	687b      	ldr	r3, [r7, #4]
 8010898:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 801089c:	b2db      	uxtb	r3, r3
 801089e:	2b00      	cmp	r3, #0
 80108a0:	d106      	bne.n	80108b0 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80108a2:	687b      	ldr	r3, [r7, #4]
 80108a4:	2200      	movs	r2, #0
 80108a6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80108aa:	6878      	ldr	r0, [r7, #4]
 80108ac:	f7f1 feec 	bl	8002688 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80108b0:	687b      	ldr	r3, [r7, #4]
 80108b2:	2202      	movs	r2, #2
 80108b4:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80108b8:	687b      	ldr	r3, [r7, #4]
 80108ba:	681b      	ldr	r3, [r3, #0]
 80108bc:	681a      	ldr	r2, [r3, #0]
 80108be:	687b      	ldr	r3, [r7, #4]
 80108c0:	681b      	ldr	r3, [r3, #0]
 80108c2:	f022 0201 	bic.w	r2, r2, #1
 80108c6:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 80108c8:	687b      	ldr	r3, [r7, #4]
 80108ca:	681b      	ldr	r3, [r3, #0]
 80108cc:	689b      	ldr	r3, [r3, #8]
 80108ce:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 80108d2:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80108d4:	687b      	ldr	r3, [r7, #4]
 80108d6:	699b      	ldr	r3, [r3, #24]
 80108d8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80108dc:	d119      	bne.n	8010912 <HAL_SPI_Init+0x112>
 80108de:	687b      	ldr	r3, [r7, #4]
 80108e0:	685b      	ldr	r3, [r3, #4]
 80108e2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80108e6:	d103      	bne.n	80108f0 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80108e8:	687b      	ldr	r3, [r7, #4]
 80108ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80108ec:	2b00      	cmp	r3, #0
 80108ee:	d008      	beq.n	8010902 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80108f0:	687b      	ldr	r3, [r7, #4]
 80108f2:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80108f4:	2b00      	cmp	r3, #0
 80108f6:	d10c      	bne.n	8010912 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 80108f8:	687b      	ldr	r3, [r7, #4]
 80108fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80108fc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010900:	d107      	bne.n	8010912 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8010902:	687b      	ldr	r3, [r7, #4]
 8010904:	681b      	ldr	r3, [r3, #0]
 8010906:	681a      	ldr	r2, [r3, #0]
 8010908:	687b      	ldr	r3, [r7, #4]
 801090a:	681b      	ldr	r3, [r3, #0]
 801090c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8010910:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8010912:	687b      	ldr	r3, [r7, #4]
 8010914:	685b      	ldr	r3, [r3, #4]
 8010916:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 801091a:	2b00      	cmp	r3, #0
 801091c:	d00f      	beq.n	801093e <HAL_SPI_Init+0x13e>
 801091e:	687b      	ldr	r3, [r7, #4]
 8010920:	68db      	ldr	r3, [r3, #12]
 8010922:	2b06      	cmp	r3, #6
 8010924:	d90b      	bls.n	801093e <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8010926:	687b      	ldr	r3, [r7, #4]
 8010928:	681b      	ldr	r3, [r3, #0]
 801092a:	681b      	ldr	r3, [r3, #0]
 801092c:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8010930:	687b      	ldr	r3, [r7, #4]
 8010932:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8010934:	687b      	ldr	r3, [r7, #4]
 8010936:	681b      	ldr	r3, [r3, #0]
 8010938:	430a      	orrs	r2, r1
 801093a:	601a      	str	r2, [r3, #0]
 801093c:	e007      	b.n	801094e <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 801093e:	687b      	ldr	r3, [r7, #4]
 8010940:	681b      	ldr	r3, [r3, #0]
 8010942:	681a      	ldr	r2, [r3, #0]
 8010944:	687b      	ldr	r3, [r7, #4]
 8010946:	681b      	ldr	r3, [r3, #0]
 8010948:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 801094c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 801094e:	687b      	ldr	r3, [r7, #4]
 8010950:	69da      	ldr	r2, [r3, #28]
 8010952:	687b      	ldr	r3, [r7, #4]
 8010954:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010956:	431a      	orrs	r2, r3
 8010958:	68bb      	ldr	r3, [r7, #8]
 801095a:	431a      	orrs	r2, r3
 801095c:	687b      	ldr	r3, [r7, #4]
 801095e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010960:	ea42 0103 	orr.w	r1, r2, r3
 8010964:	687b      	ldr	r3, [r7, #4]
 8010966:	68da      	ldr	r2, [r3, #12]
 8010968:	687b      	ldr	r3, [r7, #4]
 801096a:	681b      	ldr	r3, [r3, #0]
 801096c:	430a      	orrs	r2, r1
 801096e:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8010970:	687b      	ldr	r3, [r7, #4]
 8010972:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8010974:	687b      	ldr	r3, [r7, #4]
 8010976:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010978:	431a      	orrs	r2, r3
 801097a:	687b      	ldr	r3, [r7, #4]
 801097c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801097e:	431a      	orrs	r2, r3
 8010980:	687b      	ldr	r3, [r7, #4]
 8010982:	699b      	ldr	r3, [r3, #24]
 8010984:	431a      	orrs	r2, r3
 8010986:	687b      	ldr	r3, [r7, #4]
 8010988:	691b      	ldr	r3, [r3, #16]
 801098a:	431a      	orrs	r2, r3
 801098c:	687b      	ldr	r3, [r7, #4]
 801098e:	695b      	ldr	r3, [r3, #20]
 8010990:	431a      	orrs	r2, r3
 8010992:	687b      	ldr	r3, [r7, #4]
 8010994:	6a1b      	ldr	r3, [r3, #32]
 8010996:	431a      	orrs	r2, r3
 8010998:	687b      	ldr	r3, [r7, #4]
 801099a:	685b      	ldr	r3, [r3, #4]
 801099c:	431a      	orrs	r2, r3
 801099e:	687b      	ldr	r3, [r7, #4]
 80109a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80109a2:	431a      	orrs	r2, r3
 80109a4:	687b      	ldr	r3, [r7, #4]
 80109a6:	689b      	ldr	r3, [r3, #8]
 80109a8:	431a      	orrs	r2, r3
 80109aa:	687b      	ldr	r3, [r7, #4]
 80109ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80109ae:	ea42 0103 	orr.w	r1, r2, r3
 80109b2:	687b      	ldr	r3, [r7, #4]
 80109b4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80109b6:	687b      	ldr	r3, [r7, #4]
 80109b8:	681b      	ldr	r3, [r3, #0]
 80109ba:	430a      	orrs	r2, r1
 80109bc:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 80109be:	687b      	ldr	r3, [r7, #4]
 80109c0:	685b      	ldr	r3, [r3, #4]
 80109c2:	2b00      	cmp	r3, #0
 80109c4:	d113      	bne.n	80109ee <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 80109c6:	687b      	ldr	r3, [r7, #4]
 80109c8:	681b      	ldr	r3, [r3, #0]
 80109ca:	689b      	ldr	r3, [r3, #8]
 80109cc:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 80109d0:	687b      	ldr	r3, [r7, #4]
 80109d2:	681b      	ldr	r3, [r3, #0]
 80109d4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80109d8:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 80109da:	687b      	ldr	r3, [r7, #4]
 80109dc:	681b      	ldr	r3, [r3, #0]
 80109de:	689b      	ldr	r3, [r3, #8]
 80109e0:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 80109e4:	687b      	ldr	r3, [r7, #4]
 80109e6:	681b      	ldr	r3, [r3, #0]
 80109e8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80109ec:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80109ee:	687b      	ldr	r3, [r7, #4]
 80109f0:	681b      	ldr	r3, [r3, #0]
 80109f2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80109f4:	687b      	ldr	r3, [r7, #4]
 80109f6:	681b      	ldr	r3, [r3, #0]
 80109f8:	f022 0201 	bic.w	r2, r2, #1
 80109fc:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 80109fe:	687b      	ldr	r3, [r7, #4]
 8010a00:	685b      	ldr	r3, [r3, #4]
 8010a02:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8010a06:	2b00      	cmp	r3, #0
 8010a08:	d00a      	beq.n	8010a20 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8010a0a:	687b      	ldr	r3, [r7, #4]
 8010a0c:	681b      	ldr	r3, [r3, #0]
 8010a0e:	68db      	ldr	r3, [r3, #12]
 8010a10:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8010a14:	687b      	ldr	r3, [r7, #4]
 8010a16:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8010a18:	687b      	ldr	r3, [r7, #4]
 8010a1a:	681b      	ldr	r3, [r3, #0]
 8010a1c:	430a      	orrs	r2, r1
 8010a1e:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8010a20:	687b      	ldr	r3, [r7, #4]
 8010a22:	2200      	movs	r2, #0
 8010a24:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8010a28:	687b      	ldr	r3, [r7, #4]
 8010a2a:	2201      	movs	r2, #1
 8010a2c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 8010a30:	2300      	movs	r3, #0
}
 8010a32:	4618      	mov	r0, r3
 8010a34:	3710      	adds	r7, #16
 8010a36:	46bd      	mov	sp, r7
 8010a38:	bd80      	pop	{r7, pc}
 8010a3a:	bf00      	nop
 8010a3c:	40013000 	.word	0x40013000
 8010a40:	40003800 	.word	0x40003800
 8010a44:	40003c00 	.word	0x40003c00

08010a48 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8010a48:	b580      	push	{r7, lr}
 8010a4a:	b088      	sub	sp, #32
 8010a4c:	af02      	add	r7, sp, #8
 8010a4e:	60f8      	str	r0, [r7, #12]
 8010a50:	60b9      	str	r1, [r7, #8]
 8010a52:	603b      	str	r3, [r7, #0]
 8010a54:	4613      	mov	r3, r2
 8010a56:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8010a58:	68fb      	ldr	r3, [r7, #12]
 8010a5a:	681b      	ldr	r3, [r3, #0]
 8010a5c:	3320      	adds	r3, #32
 8010a5e:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8010a60:	f7f6 fcba 	bl	80073d8 <HAL_GetTick>
 8010a64:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8010a66:	68fb      	ldr	r3, [r7, #12]
 8010a68:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8010a6c:	b2db      	uxtb	r3, r3
 8010a6e:	2b01      	cmp	r3, #1
 8010a70:	d001      	beq.n	8010a76 <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 8010a72:	2302      	movs	r3, #2
 8010a74:	e1d1      	b.n	8010e1a <HAL_SPI_Transmit+0x3d2>
  }

  if ((pData == NULL) || (Size == 0UL))
 8010a76:	68bb      	ldr	r3, [r7, #8]
 8010a78:	2b00      	cmp	r3, #0
 8010a7a:	d002      	beq.n	8010a82 <HAL_SPI_Transmit+0x3a>
 8010a7c:	88fb      	ldrh	r3, [r7, #6]
 8010a7e:	2b00      	cmp	r3, #0
 8010a80:	d101      	bne.n	8010a86 <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 8010a82:	2301      	movs	r3, #1
 8010a84:	e1c9      	b.n	8010e1a <HAL_SPI_Transmit+0x3d2>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8010a86:	68fb      	ldr	r3, [r7, #12]
 8010a88:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8010a8c:	2b01      	cmp	r3, #1
 8010a8e:	d101      	bne.n	8010a94 <HAL_SPI_Transmit+0x4c>
 8010a90:	2302      	movs	r3, #2
 8010a92:	e1c2      	b.n	8010e1a <HAL_SPI_Transmit+0x3d2>
 8010a94:	68fb      	ldr	r3, [r7, #12]
 8010a96:	2201      	movs	r2, #1
 8010a98:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8010a9c:	68fb      	ldr	r3, [r7, #12]
 8010a9e:	2203      	movs	r2, #3
 8010aa0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8010aa4:	68fb      	ldr	r3, [r7, #12]
 8010aa6:	2200      	movs	r2, #0
 8010aa8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8010aac:	68fb      	ldr	r3, [r7, #12]
 8010aae:	68ba      	ldr	r2, [r7, #8]
 8010ab0:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 8010ab2:	68fb      	ldr	r3, [r7, #12]
 8010ab4:	88fa      	ldrh	r2, [r7, #6]
 8010ab6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 8010aba:	68fb      	ldr	r3, [r7, #12]
 8010abc:	88fa      	ldrh	r2, [r7, #6]
 8010abe:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 8010ac2:	68fb      	ldr	r3, [r7, #12]
 8010ac4:	2200      	movs	r2, #0
 8010ac6:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 8010ac8:	68fb      	ldr	r3, [r7, #12]
 8010aca:	2200      	movs	r2, #0
 8010acc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 8010ad0:	68fb      	ldr	r3, [r7, #12]
 8010ad2:	2200      	movs	r2, #0
 8010ad4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 8010ad8:	68fb      	ldr	r3, [r7, #12]
 8010ada:	2200      	movs	r2, #0
 8010adc:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 8010ade:	68fb      	ldr	r3, [r7, #12]
 8010ae0:	2200      	movs	r2, #0
 8010ae2:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8010ae4:	68fb      	ldr	r3, [r7, #12]
 8010ae6:	689b      	ldr	r3, [r3, #8]
 8010ae8:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8010aec:	d108      	bne.n	8010b00 <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 8010aee:	68fb      	ldr	r3, [r7, #12]
 8010af0:	681b      	ldr	r3, [r3, #0]
 8010af2:	681a      	ldr	r2, [r3, #0]
 8010af4:	68fb      	ldr	r3, [r7, #12]
 8010af6:	681b      	ldr	r3, [r3, #0]
 8010af8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8010afc:	601a      	str	r2, [r3, #0]
 8010afe:	e009      	b.n	8010b14 <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 8010b00:	68fb      	ldr	r3, [r7, #12]
 8010b02:	681b      	ldr	r3, [r3, #0]
 8010b04:	68db      	ldr	r3, [r3, #12]
 8010b06:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8010b0a:	68fb      	ldr	r3, [r7, #12]
 8010b0c:	681b      	ldr	r3, [r3, #0]
 8010b0e:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8010b12:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8010b14:	68fb      	ldr	r3, [r7, #12]
 8010b16:	681b      	ldr	r3, [r3, #0]
 8010b18:	685a      	ldr	r2, [r3, #4]
 8010b1a:	4b96      	ldr	r3, [pc, #600]	@ (8010d74 <HAL_SPI_Transmit+0x32c>)
 8010b1c:	4013      	ands	r3, r2
 8010b1e:	88f9      	ldrh	r1, [r7, #6]
 8010b20:	68fa      	ldr	r2, [r7, #12]
 8010b22:	6812      	ldr	r2, [r2, #0]
 8010b24:	430b      	orrs	r3, r1
 8010b26:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8010b28:	68fb      	ldr	r3, [r7, #12]
 8010b2a:	681b      	ldr	r3, [r3, #0]
 8010b2c:	681a      	ldr	r2, [r3, #0]
 8010b2e:	68fb      	ldr	r3, [r7, #12]
 8010b30:	681b      	ldr	r3, [r3, #0]
 8010b32:	f042 0201 	orr.w	r2, r2, #1
 8010b36:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8010b38:	68fb      	ldr	r3, [r7, #12]
 8010b3a:	685b      	ldr	r3, [r3, #4]
 8010b3c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8010b40:	d107      	bne.n	8010b52 <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8010b42:	68fb      	ldr	r3, [r7, #12]
 8010b44:	681b      	ldr	r3, [r3, #0]
 8010b46:	681a      	ldr	r2, [r3, #0]
 8010b48:	68fb      	ldr	r3, [r7, #12]
 8010b4a:	681b      	ldr	r3, [r3, #0]
 8010b4c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8010b50:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8010b52:	68fb      	ldr	r3, [r7, #12]
 8010b54:	68db      	ldr	r3, [r3, #12]
 8010b56:	2b0f      	cmp	r3, #15
 8010b58:	d947      	bls.n	8010bea <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8010b5a:	e03f      	b.n	8010bdc <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8010b5c:	68fb      	ldr	r3, [r7, #12]
 8010b5e:	681b      	ldr	r3, [r3, #0]
 8010b60:	695b      	ldr	r3, [r3, #20]
 8010b62:	f003 0302 	and.w	r3, r3, #2
 8010b66:	2b02      	cmp	r3, #2
 8010b68:	d114      	bne.n	8010b94 <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8010b6a:	68fb      	ldr	r3, [r7, #12]
 8010b6c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8010b6e:	68fb      	ldr	r3, [r7, #12]
 8010b70:	681b      	ldr	r3, [r3, #0]
 8010b72:	6812      	ldr	r2, [r2, #0]
 8010b74:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8010b76:	68fb      	ldr	r3, [r7, #12]
 8010b78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010b7a:	1d1a      	adds	r2, r3, #4
 8010b7c:	68fb      	ldr	r3, [r7, #12]
 8010b7e:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8010b80:	68fb      	ldr	r3, [r7, #12]
 8010b82:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010b86:	b29b      	uxth	r3, r3
 8010b88:	3b01      	subs	r3, #1
 8010b8a:	b29a      	uxth	r2, r3
 8010b8c:	68fb      	ldr	r3, [r7, #12]
 8010b8e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8010b92:	e023      	b.n	8010bdc <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8010b94:	f7f6 fc20 	bl	80073d8 <HAL_GetTick>
 8010b98:	4602      	mov	r2, r0
 8010b9a:	693b      	ldr	r3, [r7, #16]
 8010b9c:	1ad3      	subs	r3, r2, r3
 8010b9e:	683a      	ldr	r2, [r7, #0]
 8010ba0:	429a      	cmp	r2, r3
 8010ba2:	d803      	bhi.n	8010bac <HAL_SPI_Transmit+0x164>
 8010ba4:	683b      	ldr	r3, [r7, #0]
 8010ba6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010baa:	d102      	bne.n	8010bb2 <HAL_SPI_Transmit+0x16a>
 8010bac:	683b      	ldr	r3, [r7, #0]
 8010bae:	2b00      	cmp	r3, #0
 8010bb0:	d114      	bne.n	8010bdc <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8010bb2:	68f8      	ldr	r0, [r7, #12]
 8010bb4:	f000 fc70 	bl	8011498 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8010bb8:	68fb      	ldr	r3, [r7, #12]
 8010bba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010bbe:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8010bc2:	68fb      	ldr	r3, [r7, #12]
 8010bc4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8010bc8:	68fb      	ldr	r3, [r7, #12]
 8010bca:	2201      	movs	r2, #1
 8010bcc:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8010bd0:	68fb      	ldr	r3, [r7, #12]
 8010bd2:	2200      	movs	r2, #0
 8010bd4:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8010bd8:	2303      	movs	r3, #3
 8010bda:	e11e      	b.n	8010e1a <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8010bdc:	68fb      	ldr	r3, [r7, #12]
 8010bde:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010be2:	b29b      	uxth	r3, r3
 8010be4:	2b00      	cmp	r3, #0
 8010be6:	d1b9      	bne.n	8010b5c <HAL_SPI_Transmit+0x114>
 8010be8:	e0f1      	b.n	8010dce <HAL_SPI_Transmit+0x386>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8010bea:	68fb      	ldr	r3, [r7, #12]
 8010bec:	68db      	ldr	r3, [r3, #12]
 8010bee:	2b07      	cmp	r3, #7
 8010bf0:	f240 80e6 	bls.w	8010dc0 <HAL_SPI_Transmit+0x378>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8010bf4:	e05d      	b.n	8010cb2 <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8010bf6:	68fb      	ldr	r3, [r7, #12]
 8010bf8:	681b      	ldr	r3, [r3, #0]
 8010bfa:	695b      	ldr	r3, [r3, #20]
 8010bfc:	f003 0302 	and.w	r3, r3, #2
 8010c00:	2b02      	cmp	r3, #2
 8010c02:	d132      	bne.n	8010c6a <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8010c04:	68fb      	ldr	r3, [r7, #12]
 8010c06:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010c0a:	b29b      	uxth	r3, r3
 8010c0c:	2b01      	cmp	r3, #1
 8010c0e:	d918      	bls.n	8010c42 <HAL_SPI_Transmit+0x1fa>
 8010c10:	68fb      	ldr	r3, [r7, #12]
 8010c12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010c14:	2b00      	cmp	r3, #0
 8010c16:	d014      	beq.n	8010c42 <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8010c18:	68fb      	ldr	r3, [r7, #12]
 8010c1a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8010c1c:	68fb      	ldr	r3, [r7, #12]
 8010c1e:	681b      	ldr	r3, [r3, #0]
 8010c20:	6812      	ldr	r2, [r2, #0]
 8010c22:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8010c24:	68fb      	ldr	r3, [r7, #12]
 8010c26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010c28:	1d1a      	adds	r2, r3, #4
 8010c2a:	68fb      	ldr	r3, [r7, #12]
 8010c2c:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8010c2e:	68fb      	ldr	r3, [r7, #12]
 8010c30:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010c34:	b29b      	uxth	r3, r3
 8010c36:	3b02      	subs	r3, #2
 8010c38:	b29a      	uxth	r2, r3
 8010c3a:	68fb      	ldr	r3, [r7, #12]
 8010c3c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8010c40:	e037      	b.n	8010cb2 <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8010c42:	68fb      	ldr	r3, [r7, #12]
 8010c44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010c46:	881a      	ldrh	r2, [r3, #0]
 8010c48:	697b      	ldr	r3, [r7, #20]
 8010c4a:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8010c4c:	68fb      	ldr	r3, [r7, #12]
 8010c4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010c50:	1c9a      	adds	r2, r3, #2
 8010c52:	68fb      	ldr	r3, [r7, #12]
 8010c54:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 8010c56:	68fb      	ldr	r3, [r7, #12]
 8010c58:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010c5c:	b29b      	uxth	r3, r3
 8010c5e:	3b01      	subs	r3, #1
 8010c60:	b29a      	uxth	r2, r3
 8010c62:	68fb      	ldr	r3, [r7, #12]
 8010c64:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8010c68:	e023      	b.n	8010cb2 <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8010c6a:	f7f6 fbb5 	bl	80073d8 <HAL_GetTick>
 8010c6e:	4602      	mov	r2, r0
 8010c70:	693b      	ldr	r3, [r7, #16]
 8010c72:	1ad3      	subs	r3, r2, r3
 8010c74:	683a      	ldr	r2, [r7, #0]
 8010c76:	429a      	cmp	r2, r3
 8010c78:	d803      	bhi.n	8010c82 <HAL_SPI_Transmit+0x23a>
 8010c7a:	683b      	ldr	r3, [r7, #0]
 8010c7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010c80:	d102      	bne.n	8010c88 <HAL_SPI_Transmit+0x240>
 8010c82:	683b      	ldr	r3, [r7, #0]
 8010c84:	2b00      	cmp	r3, #0
 8010c86:	d114      	bne.n	8010cb2 <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8010c88:	68f8      	ldr	r0, [r7, #12]
 8010c8a:	f000 fc05 	bl	8011498 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8010c8e:	68fb      	ldr	r3, [r7, #12]
 8010c90:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010c94:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8010c98:	68fb      	ldr	r3, [r7, #12]
 8010c9a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8010c9e:	68fb      	ldr	r3, [r7, #12]
 8010ca0:	2201      	movs	r2, #1
 8010ca2:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8010ca6:	68fb      	ldr	r3, [r7, #12]
 8010ca8:	2200      	movs	r2, #0
 8010caa:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8010cae:	2303      	movs	r3, #3
 8010cb0:	e0b3      	b.n	8010e1a <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8010cb2:	68fb      	ldr	r3, [r7, #12]
 8010cb4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010cb8:	b29b      	uxth	r3, r3
 8010cba:	2b00      	cmp	r3, #0
 8010cbc:	d19b      	bne.n	8010bf6 <HAL_SPI_Transmit+0x1ae>
 8010cbe:	e086      	b.n	8010dce <HAL_SPI_Transmit+0x386>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8010cc0:	68fb      	ldr	r3, [r7, #12]
 8010cc2:	681b      	ldr	r3, [r3, #0]
 8010cc4:	695b      	ldr	r3, [r3, #20]
 8010cc6:	f003 0302 	and.w	r3, r3, #2
 8010cca:	2b02      	cmp	r3, #2
 8010ccc:	d154      	bne.n	8010d78 <HAL_SPI_Transmit+0x330>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8010cce:	68fb      	ldr	r3, [r7, #12]
 8010cd0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010cd4:	b29b      	uxth	r3, r3
 8010cd6:	2b03      	cmp	r3, #3
 8010cd8:	d918      	bls.n	8010d0c <HAL_SPI_Transmit+0x2c4>
 8010cda:	68fb      	ldr	r3, [r7, #12]
 8010cdc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010cde:	2b40      	cmp	r3, #64	@ 0x40
 8010ce0:	d914      	bls.n	8010d0c <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8010ce2:	68fb      	ldr	r3, [r7, #12]
 8010ce4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8010ce6:	68fb      	ldr	r3, [r7, #12]
 8010ce8:	681b      	ldr	r3, [r3, #0]
 8010cea:	6812      	ldr	r2, [r2, #0]
 8010cec:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8010cee:	68fb      	ldr	r3, [r7, #12]
 8010cf0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010cf2:	1d1a      	adds	r2, r3, #4
 8010cf4:	68fb      	ldr	r3, [r7, #12]
 8010cf6:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 8010cf8:	68fb      	ldr	r3, [r7, #12]
 8010cfa:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010cfe:	b29b      	uxth	r3, r3
 8010d00:	3b04      	subs	r3, #4
 8010d02:	b29a      	uxth	r2, r3
 8010d04:	68fb      	ldr	r3, [r7, #12]
 8010d06:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8010d0a:	e059      	b.n	8010dc0 <HAL_SPI_Transmit+0x378>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8010d0c:	68fb      	ldr	r3, [r7, #12]
 8010d0e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010d12:	b29b      	uxth	r3, r3
 8010d14:	2b01      	cmp	r3, #1
 8010d16:	d917      	bls.n	8010d48 <HAL_SPI_Transmit+0x300>
 8010d18:	68fb      	ldr	r3, [r7, #12]
 8010d1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010d1c:	2b00      	cmp	r3, #0
 8010d1e:	d013      	beq.n	8010d48 <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8010d20:	68fb      	ldr	r3, [r7, #12]
 8010d22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010d24:	881a      	ldrh	r2, [r3, #0]
 8010d26:	697b      	ldr	r3, [r7, #20]
 8010d28:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8010d2a:	68fb      	ldr	r3, [r7, #12]
 8010d2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010d2e:	1c9a      	adds	r2, r3, #2
 8010d30:	68fb      	ldr	r3, [r7, #12]
 8010d32:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8010d34:	68fb      	ldr	r3, [r7, #12]
 8010d36:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010d3a:	b29b      	uxth	r3, r3
 8010d3c:	3b02      	subs	r3, #2
 8010d3e:	b29a      	uxth	r2, r3
 8010d40:	68fb      	ldr	r3, [r7, #12]
 8010d42:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8010d46:	e03b      	b.n	8010dc0 <HAL_SPI_Transmit+0x378>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8010d48:	68fb      	ldr	r3, [r7, #12]
 8010d4a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8010d4c:	68fb      	ldr	r3, [r7, #12]
 8010d4e:	681b      	ldr	r3, [r3, #0]
 8010d50:	3320      	adds	r3, #32
 8010d52:	7812      	ldrb	r2, [r2, #0]
 8010d54:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8010d56:	68fb      	ldr	r3, [r7, #12]
 8010d58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010d5a:	1c5a      	adds	r2, r3, #1
 8010d5c:	68fb      	ldr	r3, [r7, #12]
 8010d5e:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 8010d60:	68fb      	ldr	r3, [r7, #12]
 8010d62:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010d66:	b29b      	uxth	r3, r3
 8010d68:	3b01      	subs	r3, #1
 8010d6a:	b29a      	uxth	r2, r3
 8010d6c:	68fb      	ldr	r3, [r7, #12]
 8010d6e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8010d72:	e025      	b.n	8010dc0 <HAL_SPI_Transmit+0x378>
 8010d74:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8010d78:	f7f6 fb2e 	bl	80073d8 <HAL_GetTick>
 8010d7c:	4602      	mov	r2, r0
 8010d7e:	693b      	ldr	r3, [r7, #16]
 8010d80:	1ad3      	subs	r3, r2, r3
 8010d82:	683a      	ldr	r2, [r7, #0]
 8010d84:	429a      	cmp	r2, r3
 8010d86:	d803      	bhi.n	8010d90 <HAL_SPI_Transmit+0x348>
 8010d88:	683b      	ldr	r3, [r7, #0]
 8010d8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010d8e:	d102      	bne.n	8010d96 <HAL_SPI_Transmit+0x34e>
 8010d90:	683b      	ldr	r3, [r7, #0]
 8010d92:	2b00      	cmp	r3, #0
 8010d94:	d114      	bne.n	8010dc0 <HAL_SPI_Transmit+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8010d96:	68f8      	ldr	r0, [r7, #12]
 8010d98:	f000 fb7e 	bl	8011498 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8010d9c:	68fb      	ldr	r3, [r7, #12]
 8010d9e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010da2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8010da6:	68fb      	ldr	r3, [r7, #12]
 8010da8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8010dac:	68fb      	ldr	r3, [r7, #12]
 8010dae:	2201      	movs	r2, #1
 8010db0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8010db4:	68fb      	ldr	r3, [r7, #12]
 8010db6:	2200      	movs	r2, #0
 8010db8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8010dbc:	2303      	movs	r3, #3
 8010dbe:	e02c      	b.n	8010e1a <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8010dc0:	68fb      	ldr	r3, [r7, #12]
 8010dc2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010dc6:	b29b      	uxth	r3, r3
 8010dc8:	2b00      	cmp	r3, #0
 8010dca:	f47f af79 	bne.w	8010cc0 <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 8010dce:	693b      	ldr	r3, [r7, #16]
 8010dd0:	9300      	str	r3, [sp, #0]
 8010dd2:	683b      	ldr	r3, [r7, #0]
 8010dd4:	2200      	movs	r2, #0
 8010dd6:	2108      	movs	r1, #8
 8010dd8:	68f8      	ldr	r0, [r7, #12]
 8010dda:	f000 fbfd 	bl	80115d8 <SPI_WaitOnFlagUntilTimeout>
 8010dde:	4603      	mov	r3, r0
 8010de0:	2b00      	cmp	r3, #0
 8010de2:	d007      	beq.n	8010df4 <HAL_SPI_Transmit+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8010de4:	68fb      	ldr	r3, [r7, #12]
 8010de6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010dea:	f043 0220 	orr.w	r2, r3, #32
 8010dee:	68fb      	ldr	r3, [r7, #12]
 8010df0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8010df4:	68f8      	ldr	r0, [r7, #12]
 8010df6:	f000 fb4f 	bl	8011498 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8010dfa:	68fb      	ldr	r3, [r7, #12]
 8010dfc:	2201      	movs	r2, #1
 8010dfe:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8010e02:	68fb      	ldr	r3, [r7, #12]
 8010e04:	2200      	movs	r2, #0
 8010e06:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8010e0a:	68fb      	ldr	r3, [r7, #12]
 8010e0c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010e10:	2b00      	cmp	r3, #0
 8010e12:	d001      	beq.n	8010e18 <HAL_SPI_Transmit+0x3d0>
  {
    return HAL_ERROR;
 8010e14:	2301      	movs	r3, #1
 8010e16:	e000      	b.n	8010e1a <HAL_SPI_Transmit+0x3d2>
  }
  else
  {
    return HAL_OK;
 8010e18:	2300      	movs	r3, #0
  }
}
 8010e1a:	4618      	mov	r0, r3
 8010e1c:	3718      	adds	r7, #24
 8010e1e:	46bd      	mov	sp, r7
 8010e20:	bd80      	pop	{r7, pc}
 8010e22:	bf00      	nop

08010e24 <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8010e24:	b580      	push	{r7, lr}
 8010e26:	b08e      	sub	sp, #56	@ 0x38
 8010e28:	af02      	add	r7, sp, #8
 8010e2a:	60f8      	str	r0, [r7, #12]
 8010e2c:	60b9      	str	r1, [r7, #8]
 8010e2e:	607a      	str	r2, [r7, #4]
 8010e30:	807b      	strh	r3, [r7, #2]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8010e32:	68fb      	ldr	r3, [r7, #12]
 8010e34:	681b      	ldr	r3, [r3, #0]
 8010e36:	3320      	adds	r3, #32
 8010e38:	627b      	str	r3, [r7, #36]	@ 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8010e3a:	68fb      	ldr	r3, [r7, #12]
 8010e3c:	681b      	ldr	r3, [r3, #0]
 8010e3e:	3330      	adds	r3, #48	@ 0x30
 8010e40:	623b      	str	r3, [r7, #32]
  uint32_t   fifo_length;
  uint32_t   temp_sr_reg;
  uint16_t   initial_TxXferCount;
  uint16_t   initial_RxXferCount;
  uint16_t   init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 8010e42:	68fb      	ldr	r3, [r7, #12]
 8010e44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010e46:	095b      	lsrs	r3, r3, #5
 8010e48:	b29b      	uxth	r3, r3
 8010e4a:	3301      	adds	r3, #1
 8010e4c:	83fb      	strh	r3, [r7, #30]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8010e4e:	f7f6 fac3 	bl	80073d8 <HAL_GetTick>
 8010e52:	61b8      	str	r0, [r7, #24]

  initial_TxXferCount = Size;
 8010e54:	887b      	ldrh	r3, [r7, #2]
 8010e56:	857b      	strh	r3, [r7, #42]	@ 0x2a
  initial_RxXferCount = Size;
 8010e58:	887b      	ldrh	r3, [r7, #2]
 8010e5a:	853b      	strh	r3, [r7, #40]	@ 0x28

  if (hspi->State != HAL_SPI_STATE_READY)
 8010e5c:	68fb      	ldr	r3, [r7, #12]
 8010e5e:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8010e62:	b2db      	uxtb	r3, r3
 8010e64:	2b01      	cmp	r3, #1
 8010e66:	d001      	beq.n	8010e6c <HAL_SPI_TransmitReceive+0x48>
  {
    return HAL_BUSY;
 8010e68:	2302      	movs	r3, #2
 8010e6a:	e310      	b.n	801148e <HAL_SPI_TransmitReceive+0x66a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 8010e6c:	68bb      	ldr	r3, [r7, #8]
 8010e6e:	2b00      	cmp	r3, #0
 8010e70:	d005      	beq.n	8010e7e <HAL_SPI_TransmitReceive+0x5a>
 8010e72:	687b      	ldr	r3, [r7, #4]
 8010e74:	2b00      	cmp	r3, #0
 8010e76:	d002      	beq.n	8010e7e <HAL_SPI_TransmitReceive+0x5a>
 8010e78:	887b      	ldrh	r3, [r7, #2]
 8010e7a:	2b00      	cmp	r3, #0
 8010e7c:	d101      	bne.n	8010e82 <HAL_SPI_TransmitReceive+0x5e>
  {
    return HAL_ERROR;
 8010e7e:	2301      	movs	r3, #1
 8010e80:	e305      	b.n	801148e <HAL_SPI_TransmitReceive+0x66a>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8010e82:	68fb      	ldr	r3, [r7, #12]
 8010e84:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8010e88:	2b01      	cmp	r3, #1
 8010e8a:	d101      	bne.n	8010e90 <HAL_SPI_TransmitReceive+0x6c>
 8010e8c:	2302      	movs	r3, #2
 8010e8e:	e2fe      	b.n	801148e <HAL_SPI_TransmitReceive+0x66a>
 8010e90:	68fb      	ldr	r3, [r7, #12]
 8010e92:	2201      	movs	r2, #1
 8010e94:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 8010e98:	68fb      	ldr	r3, [r7, #12]
 8010e9a:	2205      	movs	r2, #5
 8010e9c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8010ea0:	68fb      	ldr	r3, [r7, #12]
 8010ea2:	2200      	movs	r2, #0
 8010ea4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8010ea8:	68fb      	ldr	r3, [r7, #12]
 8010eaa:	687a      	ldr	r2, [r7, #4]
 8010eac:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount = Size;
 8010eae:	68fb      	ldr	r3, [r7, #12]
 8010eb0:	887a      	ldrh	r2, [r7, #2]
 8010eb2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferSize  = Size;
 8010eb6:	68fb      	ldr	r3, [r7, #12]
 8010eb8:	887a      	ldrh	r2, [r7, #2]
 8010eba:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8010ebe:	68fb      	ldr	r3, [r7, #12]
 8010ec0:	68ba      	ldr	r2, [r7, #8]
 8010ec2:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount = Size;
 8010ec4:	68fb      	ldr	r3, [r7, #12]
 8010ec6:	887a      	ldrh	r2, [r7, #2]
 8010ec8:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->TxXferSize  = Size;
 8010ecc:	68fb      	ldr	r3, [r7, #12]
 8010ece:	887a      	ldrh	r2, [r7, #2]
 8010ed0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8010ed4:	68fb      	ldr	r3, [r7, #12]
 8010ed6:	2200      	movs	r2, #0
 8010ed8:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 8010eda:	68fb      	ldr	r3, [r7, #12]
 8010edc:	2200      	movs	r2, #0
 8010ede:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 8010ee0:	68fb      	ldr	r3, [r7, #12]
 8010ee2:	681b      	ldr	r3, [r3, #0]
 8010ee4:	68da      	ldr	r2, [r3, #12]
 8010ee6:	68fb      	ldr	r3, [r7, #12]
 8010ee8:	681b      	ldr	r3, [r3, #0]
 8010eea:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 8010eee:	60da      	str	r2, [r3, #12]

  /* Initialize FIFO length */
  if (IS_SPI_HIGHEND_INSTANCE(hspi->Instance))
 8010ef0:	68fb      	ldr	r3, [r7, #12]
 8010ef2:	681b      	ldr	r3, [r3, #0]
 8010ef4:	4a70      	ldr	r2, [pc, #448]	@ (80110b8 <HAL_SPI_TransmitReceive+0x294>)
 8010ef6:	4293      	cmp	r3, r2
 8010ef8:	d009      	beq.n	8010f0e <HAL_SPI_TransmitReceive+0xea>
 8010efa:	68fb      	ldr	r3, [r7, #12]
 8010efc:	681b      	ldr	r3, [r3, #0]
 8010efe:	4a6f      	ldr	r2, [pc, #444]	@ (80110bc <HAL_SPI_TransmitReceive+0x298>)
 8010f00:	4293      	cmp	r3, r2
 8010f02:	d004      	beq.n	8010f0e <HAL_SPI_TransmitReceive+0xea>
 8010f04:	68fb      	ldr	r3, [r7, #12]
 8010f06:	681b      	ldr	r3, [r3, #0]
 8010f08:	4a6d      	ldr	r2, [pc, #436]	@ (80110c0 <HAL_SPI_TransmitReceive+0x29c>)
 8010f0a:	4293      	cmp	r3, r2
 8010f0c:	d102      	bne.n	8010f14 <HAL_SPI_TransmitReceive+0xf0>
  {
    fifo_length = SPI_HIGHEND_FIFO_SIZE;
 8010f0e:	2310      	movs	r3, #16
 8010f10:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8010f12:	e001      	b.n	8010f18 <HAL_SPI_TransmitReceive+0xf4>
  }
  else
  {
    fifo_length = SPI_LOWEND_FIFO_SIZE;
 8010f14:	2308      	movs	r3, #8
 8010f16:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8010f18:	68fb      	ldr	r3, [r7, #12]
 8010f1a:	681b      	ldr	r3, [r3, #0]
 8010f1c:	685a      	ldr	r2, [r3, #4]
 8010f1e:	4b69      	ldr	r3, [pc, #420]	@ (80110c4 <HAL_SPI_TransmitReceive+0x2a0>)
 8010f20:	4013      	ands	r3, r2
 8010f22:	8879      	ldrh	r1, [r7, #2]
 8010f24:	68fa      	ldr	r2, [r7, #12]
 8010f26:	6812      	ldr	r2, [r2, #0]
 8010f28:	430b      	orrs	r3, r1
 8010f2a:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 8010f2c:	68fb      	ldr	r3, [r7, #12]
 8010f2e:	681b      	ldr	r3, [r3, #0]
 8010f30:	681a      	ldr	r2, [r3, #0]
 8010f32:	68fb      	ldr	r3, [r7, #12]
 8010f34:	681b      	ldr	r3, [r3, #0]
 8010f36:	f042 0201 	orr.w	r2, r2, #1
 8010f3a:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8010f3c:	68fb      	ldr	r3, [r7, #12]
 8010f3e:	685b      	ldr	r3, [r3, #4]
 8010f40:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8010f44:	d107      	bne.n	8010f56 <HAL_SPI_TransmitReceive+0x132>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8010f46:	68fb      	ldr	r3, [r7, #12]
 8010f48:	681b      	ldr	r3, [r3, #0]
 8010f4a:	681a      	ldr	r2, [r3, #0]
 8010f4c:	68fb      	ldr	r3, [r7, #12]
 8010f4e:	681b      	ldr	r3, [r3, #0]
 8010f50:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8010f54:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8010f56:	68fb      	ldr	r3, [r7, #12]
 8010f58:	68db      	ldr	r3, [r3, #12]
 8010f5a:	2b0f      	cmp	r3, #15
 8010f5c:	f240 80a2 	bls.w	80110a4 <HAL_SPI_TransmitReceive+0x280>
  {
    /* Adapt fifo length to 32bits data width */
    fifo_length = (fifo_length / 4UL);
 8010f60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010f62:	089b      	lsrs	r3, r3, #2
 8010f64:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8010f66:	e094      	b.n	8011092 <HAL_SPI_TransmitReceive+0x26e>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8010f68:	68fb      	ldr	r3, [r7, #12]
 8010f6a:	681b      	ldr	r3, [r3, #0]
 8010f6c:	695b      	ldr	r3, [r3, #20]
 8010f6e:	f003 0302 	and.w	r3, r3, #2
 8010f72:	2b02      	cmp	r3, #2
 8010f74:	d120      	bne.n	8010fb8 <HAL_SPI_TransmitReceive+0x194>
 8010f76:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8010f78:	2b00      	cmp	r3, #0
 8010f7a:	d01d      	beq.n	8010fb8 <HAL_SPI_TransmitReceive+0x194>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 8010f7c:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8010f7e:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8010f80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010f82:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8010f84:	429a      	cmp	r2, r3
 8010f86:	d217      	bcs.n	8010fb8 <HAL_SPI_TransmitReceive+0x194>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8010f88:	68fb      	ldr	r3, [r7, #12]
 8010f8a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8010f8c:	68fb      	ldr	r3, [r7, #12]
 8010f8e:	681b      	ldr	r3, [r3, #0]
 8010f90:	6812      	ldr	r2, [r2, #0]
 8010f92:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8010f94:	68fb      	ldr	r3, [r7, #12]
 8010f96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010f98:	1d1a      	adds	r2, r3, #4
 8010f9a:	68fb      	ldr	r3, [r7, #12]
 8010f9c:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount --;
 8010f9e:	68fb      	ldr	r3, [r7, #12]
 8010fa0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010fa4:	b29b      	uxth	r3, r3
 8010fa6:	3b01      	subs	r3, #1
 8010fa8:	b29a      	uxth	r2, r3
 8010faa:	68fb      	ldr	r3, [r7, #12]
 8010fac:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8010fb0:	68fb      	ldr	r3, [r7, #12]
 8010fb2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010fb6:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8010fb8:	68fb      	ldr	r3, [r7, #12]
 8010fba:	681b      	ldr	r3, [r3, #0]
 8010fbc:	695b      	ldr	r3, [r3, #20]
 8010fbe:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 8010fc0:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8010fc2:	2b00      	cmp	r3, #0
 8010fc4:	d065      	beq.n	8011092 <HAL_SPI_TransmitReceive+0x26e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8010fc6:	68fb      	ldr	r3, [r7, #12]
 8010fc8:	681b      	ldr	r3, [r3, #0]
 8010fca:	695b      	ldr	r3, [r3, #20]
 8010fcc:	f003 0301 	and.w	r3, r3, #1
 8010fd0:	2b01      	cmp	r3, #1
 8010fd2:	d118      	bne.n	8011006 <HAL_SPI_TransmitReceive+0x1e2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8010fd4:	68fb      	ldr	r3, [r7, #12]
 8010fd6:	681a      	ldr	r2, [r3, #0]
 8010fd8:	68fb      	ldr	r3, [r7, #12]
 8010fda:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010fdc:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8010fde:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8010fe0:	68fb      	ldr	r3, [r7, #12]
 8010fe2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010fe4:	1d1a      	adds	r2, r3, #4
 8010fe6:	68fb      	ldr	r3, [r7, #12]
 8010fe8:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8010fea:	68fb      	ldr	r3, [r7, #12]
 8010fec:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8010ff0:	b29b      	uxth	r3, r3
 8010ff2:	3b01      	subs	r3, #1
 8010ff4:	b29a      	uxth	r2, r3
 8010ff6:	68fb      	ldr	r3, [r7, #12]
 8010ff8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8010ffc:	68fb      	ldr	r3, [r7, #12]
 8010ffe:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8011002:	853b      	strh	r3, [r7, #40]	@ 0x28
 8011004:	e045      	b.n	8011092 <HAL_SPI_TransmitReceive+0x26e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8011006:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8011008:	8bfb      	ldrh	r3, [r7, #30]
 801100a:	429a      	cmp	r2, r3
 801100c:	d21d      	bcs.n	801104a <HAL_SPI_TransmitReceive+0x226>
 801100e:	697b      	ldr	r3, [r7, #20]
 8011010:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8011014:	2b00      	cmp	r3, #0
 8011016:	d018      	beq.n	801104a <HAL_SPI_TransmitReceive+0x226>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8011018:	68fb      	ldr	r3, [r7, #12]
 801101a:	681a      	ldr	r2, [r3, #0]
 801101c:	68fb      	ldr	r3, [r7, #12]
 801101e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011020:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8011022:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8011024:	68fb      	ldr	r3, [r7, #12]
 8011026:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011028:	1d1a      	adds	r2, r3, #4
 801102a:	68fb      	ldr	r3, [r7, #12]
 801102c:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 801102e:	68fb      	ldr	r3, [r7, #12]
 8011030:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8011034:	b29b      	uxth	r3, r3
 8011036:	3b01      	subs	r3, #1
 8011038:	b29a      	uxth	r2, r3
 801103a:	68fb      	ldr	r3, [r7, #12]
 801103c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8011040:	68fb      	ldr	r3, [r7, #12]
 8011042:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8011046:	853b      	strh	r3, [r7, #40]	@ 0x28
 8011048:	e023      	b.n	8011092 <HAL_SPI_TransmitReceive+0x26e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 801104a:	f7f6 f9c5 	bl	80073d8 <HAL_GetTick>
 801104e:	4602      	mov	r2, r0
 8011050:	69bb      	ldr	r3, [r7, #24]
 8011052:	1ad3      	subs	r3, r2, r3
 8011054:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8011056:	429a      	cmp	r2, r3
 8011058:	d803      	bhi.n	8011062 <HAL_SPI_TransmitReceive+0x23e>
 801105a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801105c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011060:	d102      	bne.n	8011068 <HAL_SPI_TransmitReceive+0x244>
 8011062:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011064:	2b00      	cmp	r3, #0
 8011066:	d114      	bne.n	8011092 <HAL_SPI_TransmitReceive+0x26e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 8011068:	68f8      	ldr	r0, [r7, #12]
 801106a:	f000 fa15 	bl	8011498 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 801106e:	68fb      	ldr	r3, [r7, #12]
 8011070:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8011074:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8011078:	68fb      	ldr	r3, [r7, #12]
 801107a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 801107e:	68fb      	ldr	r3, [r7, #12]
 8011080:	2201      	movs	r2, #1
 8011082:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 8011086:	68fb      	ldr	r3, [r7, #12]
 8011088:	2200      	movs	r2, #0
 801108a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 801108e:	2303      	movs	r3, #3
 8011090:	e1fd      	b.n	801148e <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8011092:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8011094:	2b00      	cmp	r3, #0
 8011096:	f47f af67 	bne.w	8010f68 <HAL_SPI_TransmitReceive+0x144>
 801109a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801109c:	2b00      	cmp	r3, #0
 801109e:	f47f af63 	bne.w	8010f68 <HAL_SPI_TransmitReceive+0x144>
 80110a2:	e1ce      	b.n	8011442 <HAL_SPI_TransmitReceive+0x61e>
        }
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80110a4:	68fb      	ldr	r3, [r7, #12]
 80110a6:	68db      	ldr	r3, [r3, #12]
 80110a8:	2b07      	cmp	r3, #7
 80110aa:	f240 81c2 	bls.w	8011432 <HAL_SPI_TransmitReceive+0x60e>
  {
    /* Adapt fifo length to 16bits data width */
    fifo_length = (fifo_length / 2UL);
 80110ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80110b0:	085b      	lsrs	r3, r3, #1
 80110b2:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 80110b4:	e0c9      	b.n	801124a <HAL_SPI_TransmitReceive+0x426>
 80110b6:	bf00      	nop
 80110b8:	40013000 	.word	0x40013000
 80110bc:	40003800 	.word	0x40003800
 80110c0:	40003c00 	.word	0x40003c00
 80110c4:	ffff0000 	.word	0xffff0000
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 80110c8:	68fb      	ldr	r3, [r7, #12]
 80110ca:	681b      	ldr	r3, [r3, #0]
 80110cc:	695b      	ldr	r3, [r3, #20]
 80110ce:	f003 0302 	and.w	r3, r3, #2
 80110d2:	2b02      	cmp	r3, #2
 80110d4:	d11f      	bne.n	8011116 <HAL_SPI_TransmitReceive+0x2f2>
 80110d6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80110d8:	2b00      	cmp	r3, #0
 80110da:	d01c      	beq.n	8011116 <HAL_SPI_TransmitReceive+0x2f2>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 80110dc:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80110de:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 80110e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80110e2:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 80110e4:	429a      	cmp	r2, r3
 80110e6:	d216      	bcs.n	8011116 <HAL_SPI_TransmitReceive+0x2f2>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 80110e8:	68fb      	ldr	r3, [r7, #12]
 80110ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80110ec:	881a      	ldrh	r2, [r3, #0]
 80110ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80110f0:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80110f2:	68fb      	ldr	r3, [r7, #12]
 80110f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80110f6:	1c9a      	adds	r2, r3, #2
 80110f8:	68fb      	ldr	r3, [r7, #12]
 80110fa:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 80110fc:	68fb      	ldr	r3, [r7, #12]
 80110fe:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8011102:	b29b      	uxth	r3, r3
 8011104:	3b01      	subs	r3, #1
 8011106:	b29a      	uxth	r2, r3
 8011108:	68fb      	ldr	r3, [r7, #12]
 801110a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 801110e:	68fb      	ldr	r3, [r7, #12]
 8011110:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8011114:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8011116:	68fb      	ldr	r3, [r7, #12]
 8011118:	681b      	ldr	r3, [r3, #0]
 801111a:	695b      	ldr	r3, [r3, #20]
 801111c:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 801111e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8011120:	2b00      	cmp	r3, #0
 8011122:	f000 8092 	beq.w	801124a <HAL_SPI_TransmitReceive+0x426>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8011126:	68fb      	ldr	r3, [r7, #12]
 8011128:	681b      	ldr	r3, [r3, #0]
 801112a:	695b      	ldr	r3, [r3, #20]
 801112c:	f003 0301 	and.w	r3, r3, #1
 8011130:	2b01      	cmp	r3, #1
 8011132:	d118      	bne.n	8011166 <HAL_SPI_TransmitReceive+0x342>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8011134:	68fb      	ldr	r3, [r7, #12]
 8011136:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011138:	6a3a      	ldr	r2, [r7, #32]
 801113a:	8812      	ldrh	r2, [r2, #0]
 801113c:	b292      	uxth	r2, r2
 801113e:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8011140:	68fb      	ldr	r3, [r7, #12]
 8011142:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011144:	1c9a      	adds	r2, r3, #2
 8011146:	68fb      	ldr	r3, [r7, #12]
 8011148:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 801114a:	68fb      	ldr	r3, [r7, #12]
 801114c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8011150:	b29b      	uxth	r3, r3
 8011152:	3b01      	subs	r3, #1
 8011154:	b29a      	uxth	r2, r3
 8011156:	68fb      	ldr	r3, [r7, #12]
 8011158:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 801115c:	68fb      	ldr	r3, [r7, #12]
 801115e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8011162:	853b      	strh	r3, [r7, #40]	@ 0x28
 8011164:	e071      	b.n	801124a <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8011166:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8011168:	8bfb      	ldrh	r3, [r7, #30]
 801116a:	429a      	cmp	r2, r3
 801116c:	d228      	bcs.n	80111c0 <HAL_SPI_TransmitReceive+0x39c>
 801116e:	697b      	ldr	r3, [r7, #20]
 8011170:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8011174:	2b00      	cmp	r3, #0
 8011176:	d023      	beq.n	80111c0 <HAL_SPI_TransmitReceive+0x39c>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8011178:	68fb      	ldr	r3, [r7, #12]
 801117a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801117c:	6a3a      	ldr	r2, [r7, #32]
 801117e:	8812      	ldrh	r2, [r2, #0]
 8011180:	b292      	uxth	r2, r2
 8011182:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8011184:	68fb      	ldr	r3, [r7, #12]
 8011186:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011188:	1c9a      	adds	r2, r3, #2
 801118a:	68fb      	ldr	r3, [r7, #12]
 801118c:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 801118e:	68fb      	ldr	r3, [r7, #12]
 8011190:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011192:	6a3a      	ldr	r2, [r7, #32]
 8011194:	8812      	ldrh	r2, [r2, #0]
 8011196:	b292      	uxth	r2, r2
 8011198:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 801119a:	68fb      	ldr	r3, [r7, #12]
 801119c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801119e:	1c9a      	adds	r2, r3, #2
 80111a0:	68fb      	ldr	r3, [r7, #12]
 80111a2:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 80111a4:	68fb      	ldr	r3, [r7, #12]
 80111a6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80111aa:	b29b      	uxth	r3, r3
 80111ac:	3b02      	subs	r3, #2
 80111ae:	b29a      	uxth	r2, r3
 80111b0:	68fb      	ldr	r3, [r7, #12]
 80111b2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 80111b6:	68fb      	ldr	r3, [r7, #12]
 80111b8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80111bc:	853b      	strh	r3, [r7, #40]	@ 0x28
 80111be:	e044      	b.n	801124a <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 80111c0:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80111c2:	2b01      	cmp	r3, #1
 80111c4:	d11d      	bne.n	8011202 <HAL_SPI_TransmitReceive+0x3de>
 80111c6:	697b      	ldr	r3, [r7, #20]
 80111c8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80111cc:	2b00      	cmp	r3, #0
 80111ce:	d018      	beq.n	8011202 <HAL_SPI_TransmitReceive+0x3de>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80111d0:	68fb      	ldr	r3, [r7, #12]
 80111d2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80111d4:	6a3a      	ldr	r2, [r7, #32]
 80111d6:	8812      	ldrh	r2, [r2, #0]
 80111d8:	b292      	uxth	r2, r2
 80111da:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80111dc:	68fb      	ldr	r3, [r7, #12]
 80111de:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80111e0:	1c9a      	adds	r2, r3, #2
 80111e2:	68fb      	ldr	r3, [r7, #12]
 80111e4:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 80111e6:	68fb      	ldr	r3, [r7, #12]
 80111e8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80111ec:	b29b      	uxth	r3, r3
 80111ee:	3b01      	subs	r3, #1
 80111f0:	b29a      	uxth	r2, r3
 80111f2:	68fb      	ldr	r3, [r7, #12]
 80111f4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 80111f8:	68fb      	ldr	r3, [r7, #12]
 80111fa:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80111fe:	853b      	strh	r3, [r7, #40]	@ 0x28
 8011200:	e023      	b.n	801124a <HAL_SPI_TransmitReceive+0x426>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8011202:	f7f6 f8e9 	bl	80073d8 <HAL_GetTick>
 8011206:	4602      	mov	r2, r0
 8011208:	69bb      	ldr	r3, [r7, #24]
 801120a:	1ad3      	subs	r3, r2, r3
 801120c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801120e:	429a      	cmp	r2, r3
 8011210:	d803      	bhi.n	801121a <HAL_SPI_TransmitReceive+0x3f6>
 8011212:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011214:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011218:	d102      	bne.n	8011220 <HAL_SPI_TransmitReceive+0x3fc>
 801121a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801121c:	2b00      	cmp	r3, #0
 801121e:	d114      	bne.n	801124a <HAL_SPI_TransmitReceive+0x426>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 8011220:	68f8      	ldr	r0, [r7, #12]
 8011222:	f000 f939 	bl	8011498 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8011226:	68fb      	ldr	r3, [r7, #12]
 8011228:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801122c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8011230:	68fb      	ldr	r3, [r7, #12]
 8011232:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 8011236:	68fb      	ldr	r3, [r7, #12]
 8011238:	2201      	movs	r2, #1
 801123a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 801123e:	68fb      	ldr	r3, [r7, #12]
 8011240:	2200      	movs	r2, #0
 8011242:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 8011246:	2303      	movs	r3, #3
 8011248:	e121      	b.n	801148e <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 801124a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801124c:	2b00      	cmp	r3, #0
 801124e:	f47f af3b 	bne.w	80110c8 <HAL_SPI_TransmitReceive+0x2a4>
 8011252:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8011254:	2b00      	cmp	r3, #0
 8011256:	f47f af37 	bne.w	80110c8 <HAL_SPI_TransmitReceive+0x2a4>
 801125a:	e0f2      	b.n	8011442 <HAL_SPI_TransmitReceive+0x61e>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 801125c:	68fb      	ldr	r3, [r7, #12]
 801125e:	681b      	ldr	r3, [r3, #0]
 8011260:	695b      	ldr	r3, [r3, #20]
 8011262:	f003 0302 	and.w	r3, r3, #2
 8011266:	2b02      	cmp	r3, #2
 8011268:	d121      	bne.n	80112ae <HAL_SPI_TransmitReceive+0x48a>
 801126a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801126c:	2b00      	cmp	r3, #0
 801126e:	d01e      	beq.n	80112ae <HAL_SPI_TransmitReceive+0x48a>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 8011270:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8011272:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8011274:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011276:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8011278:	429a      	cmp	r2, r3
 801127a:	d218      	bcs.n	80112ae <HAL_SPI_TransmitReceive+0x48a>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 801127c:	68fb      	ldr	r3, [r7, #12]
 801127e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8011280:	68fb      	ldr	r3, [r7, #12]
 8011282:	681b      	ldr	r3, [r3, #0]
 8011284:	3320      	adds	r3, #32
 8011286:	7812      	ldrb	r2, [r2, #0]
 8011288:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 801128a:	68fb      	ldr	r3, [r7, #12]
 801128c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801128e:	1c5a      	adds	r2, r3, #1
 8011290:	68fb      	ldr	r3, [r7, #12]
 8011292:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8011294:	68fb      	ldr	r3, [r7, #12]
 8011296:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 801129a:	b29b      	uxth	r3, r3
 801129c:	3b01      	subs	r3, #1
 801129e:	b29a      	uxth	r2, r3
 80112a0:	68fb      	ldr	r3, [r7, #12]
 80112a2:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 80112a6:	68fb      	ldr	r3, [r7, #12]
 80112a8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80112ac:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 80112ae:	68fb      	ldr	r3, [r7, #12]
 80112b0:	681b      	ldr	r3, [r3, #0]
 80112b2:	695b      	ldr	r3, [r3, #20]
 80112b4:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 80112b6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80112b8:	2b00      	cmp	r3, #0
 80112ba:	f000 80ba 	beq.w	8011432 <HAL_SPI_TransmitReceive+0x60e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 80112be:	68fb      	ldr	r3, [r7, #12]
 80112c0:	681b      	ldr	r3, [r3, #0]
 80112c2:	695b      	ldr	r3, [r3, #20]
 80112c4:	f003 0301 	and.w	r3, r3, #1
 80112c8:	2b01      	cmp	r3, #1
 80112ca:	d11b      	bne.n	8011304 <HAL_SPI_TransmitReceive+0x4e0>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80112cc:	68fb      	ldr	r3, [r7, #12]
 80112ce:	681b      	ldr	r3, [r3, #0]
 80112d0:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80112d4:	68fb      	ldr	r3, [r7, #12]
 80112d6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80112d8:	7812      	ldrb	r2, [r2, #0]
 80112da:	b2d2      	uxtb	r2, r2
 80112dc:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 80112de:	68fb      	ldr	r3, [r7, #12]
 80112e0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80112e2:	1c5a      	adds	r2, r3, #1
 80112e4:	68fb      	ldr	r3, [r7, #12]
 80112e6:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 80112e8:	68fb      	ldr	r3, [r7, #12]
 80112ea:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80112ee:	b29b      	uxth	r3, r3
 80112f0:	3b01      	subs	r3, #1
 80112f2:	b29a      	uxth	r2, r3
 80112f4:	68fb      	ldr	r3, [r7, #12]
 80112f6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 80112fa:	68fb      	ldr	r3, [r7, #12]
 80112fc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8011300:	853b      	strh	r3, [r7, #40]	@ 0x28
 8011302:	e096      	b.n	8011432 <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8011304:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8011306:	8bfb      	ldrh	r3, [r7, #30]
 8011308:	429a      	cmp	r2, r3
 801130a:	d24a      	bcs.n	80113a2 <HAL_SPI_TransmitReceive+0x57e>
 801130c:	697b      	ldr	r3, [r7, #20]
 801130e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8011312:	2b00      	cmp	r3, #0
 8011314:	d045      	beq.n	80113a2 <HAL_SPI_TransmitReceive+0x57e>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8011316:	68fb      	ldr	r3, [r7, #12]
 8011318:	681b      	ldr	r3, [r3, #0]
 801131a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 801131e:	68fb      	ldr	r3, [r7, #12]
 8011320:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011322:	7812      	ldrb	r2, [r2, #0]
 8011324:	b2d2      	uxtb	r2, r2
 8011326:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8011328:	68fb      	ldr	r3, [r7, #12]
 801132a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801132c:	1c5a      	adds	r2, r3, #1
 801132e:	68fb      	ldr	r3, [r7, #12]
 8011330:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8011332:	68fb      	ldr	r3, [r7, #12]
 8011334:	681b      	ldr	r3, [r3, #0]
 8011336:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 801133a:	68fb      	ldr	r3, [r7, #12]
 801133c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801133e:	7812      	ldrb	r2, [r2, #0]
 8011340:	b2d2      	uxtb	r2, r2
 8011342:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8011344:	68fb      	ldr	r3, [r7, #12]
 8011346:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011348:	1c5a      	adds	r2, r3, #1
 801134a:	68fb      	ldr	r3, [r7, #12]
 801134c:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 801134e:	68fb      	ldr	r3, [r7, #12]
 8011350:	681b      	ldr	r3, [r3, #0]
 8011352:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8011356:	68fb      	ldr	r3, [r7, #12]
 8011358:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801135a:	7812      	ldrb	r2, [r2, #0]
 801135c:	b2d2      	uxtb	r2, r2
 801135e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8011360:	68fb      	ldr	r3, [r7, #12]
 8011362:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011364:	1c5a      	adds	r2, r3, #1
 8011366:	68fb      	ldr	r3, [r7, #12]
 8011368:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 801136a:	68fb      	ldr	r3, [r7, #12]
 801136c:	681b      	ldr	r3, [r3, #0]
 801136e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8011372:	68fb      	ldr	r3, [r7, #12]
 8011374:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011376:	7812      	ldrb	r2, [r2, #0]
 8011378:	b2d2      	uxtb	r2, r2
 801137a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 801137c:	68fb      	ldr	r3, [r7, #12]
 801137e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011380:	1c5a      	adds	r2, r3, #1
 8011382:	68fb      	ldr	r3, [r7, #12]
 8011384:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 8011386:	68fb      	ldr	r3, [r7, #12]
 8011388:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801138c:	b29b      	uxth	r3, r3
 801138e:	3b04      	subs	r3, #4
 8011390:	b29a      	uxth	r2, r3
 8011392:	68fb      	ldr	r3, [r7, #12]
 8011394:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8011398:	68fb      	ldr	r3, [r7, #12]
 801139a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801139e:	853b      	strh	r3, [r7, #40]	@ 0x28
 80113a0:	e047      	b.n	8011432 <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 80113a2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80113a4:	2b03      	cmp	r3, #3
 80113a6:	d820      	bhi.n	80113ea <HAL_SPI_TransmitReceive+0x5c6>
 80113a8:	697b      	ldr	r3, [r7, #20]
 80113aa:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 80113ae:	2b00      	cmp	r3, #0
 80113b0:	d01b      	beq.n	80113ea <HAL_SPI_TransmitReceive+0x5c6>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80113b2:	68fb      	ldr	r3, [r7, #12]
 80113b4:	681b      	ldr	r3, [r3, #0]
 80113b6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80113ba:	68fb      	ldr	r3, [r7, #12]
 80113bc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80113be:	7812      	ldrb	r2, [r2, #0]
 80113c0:	b2d2      	uxtb	r2, r2
 80113c2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 80113c4:	68fb      	ldr	r3, [r7, #12]
 80113c6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80113c8:	1c5a      	adds	r2, r3, #1
 80113ca:	68fb      	ldr	r3, [r7, #12]
 80113cc:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 80113ce:	68fb      	ldr	r3, [r7, #12]
 80113d0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80113d4:	b29b      	uxth	r3, r3
 80113d6:	3b01      	subs	r3, #1
 80113d8:	b29a      	uxth	r2, r3
 80113da:	68fb      	ldr	r3, [r7, #12]
 80113dc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 80113e0:	68fb      	ldr	r3, [r7, #12]
 80113e2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80113e6:	853b      	strh	r3, [r7, #40]	@ 0x28
 80113e8:	e023      	b.n	8011432 <HAL_SPI_TransmitReceive+0x60e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80113ea:	f7f5 fff5 	bl	80073d8 <HAL_GetTick>
 80113ee:	4602      	mov	r2, r0
 80113f0:	69bb      	ldr	r3, [r7, #24]
 80113f2:	1ad3      	subs	r3, r2, r3
 80113f4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80113f6:	429a      	cmp	r2, r3
 80113f8:	d803      	bhi.n	8011402 <HAL_SPI_TransmitReceive+0x5de>
 80113fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80113fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011400:	d102      	bne.n	8011408 <HAL_SPI_TransmitReceive+0x5e4>
 8011402:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011404:	2b00      	cmp	r3, #0
 8011406:	d114      	bne.n	8011432 <HAL_SPI_TransmitReceive+0x60e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 8011408:	68f8      	ldr	r0, [r7, #12]
 801140a:	f000 f845 	bl	8011498 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 801140e:	68fb      	ldr	r3, [r7, #12]
 8011410:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8011414:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8011418:	68fb      	ldr	r3, [r7, #12]
 801141a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 801141e:	68fb      	ldr	r3, [r7, #12]
 8011420:	2201      	movs	r2, #1
 8011422:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 8011426:	68fb      	ldr	r3, [r7, #12]
 8011428:	2200      	movs	r2, #0
 801142a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 801142e:	2303      	movs	r3, #3
 8011430:	e02d      	b.n	801148e <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8011432:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8011434:	2b00      	cmp	r3, #0
 8011436:	f47f af11 	bne.w	801125c <HAL_SPI_TransmitReceive+0x438>
 801143a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801143c:	2b00      	cmp	r3, #0
 801143e:	f47f af0d 	bne.w	801125c <HAL_SPI_TransmitReceive+0x438>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 8011442:	69bb      	ldr	r3, [r7, #24]
 8011444:	9300      	str	r3, [sp, #0]
 8011446:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011448:	2200      	movs	r2, #0
 801144a:	2108      	movs	r1, #8
 801144c:	68f8      	ldr	r0, [r7, #12]
 801144e:	f000 f8c3 	bl	80115d8 <SPI_WaitOnFlagUntilTimeout>
 8011452:	4603      	mov	r3, r0
 8011454:	2b00      	cmp	r3, #0
 8011456:	d007      	beq.n	8011468 <HAL_SPI_TransmitReceive+0x644>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8011458:	68fb      	ldr	r3, [r7, #12]
 801145a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801145e:	f043 0220 	orr.w	r2, r3, #32
 8011462:	68fb      	ldr	r3, [r7, #12]
 8011464:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8011468:	68f8      	ldr	r0, [r7, #12]
 801146a:	f000 f815 	bl	8011498 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 801146e:	68fb      	ldr	r3, [r7, #12]
 8011470:	2201      	movs	r2, #1
 8011472:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8011476:	68fb      	ldr	r3, [r7, #12]
 8011478:	2200      	movs	r2, #0
 801147a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 801147e:	68fb      	ldr	r3, [r7, #12]
 8011480:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8011484:	2b00      	cmp	r3, #0
 8011486:	d001      	beq.n	801148c <HAL_SPI_TransmitReceive+0x668>
  {
    return HAL_ERROR;
 8011488:	2301      	movs	r3, #1
 801148a:	e000      	b.n	801148e <HAL_SPI_TransmitReceive+0x66a>
  }
  else
  {
    return HAL_OK;
 801148c:	2300      	movs	r3, #0
  }
}
 801148e:	4618      	mov	r0, r3
 8011490:	3730      	adds	r7, #48	@ 0x30
 8011492:	46bd      	mov	sp, r7
 8011494:	bd80      	pop	{r7, pc}
 8011496:	bf00      	nop

08011498 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8011498:	b480      	push	{r7}
 801149a:	b085      	sub	sp, #20
 801149c:	af00      	add	r7, sp, #0
 801149e:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 80114a0:	687b      	ldr	r3, [r7, #4]
 80114a2:	681b      	ldr	r3, [r3, #0]
 80114a4:	695b      	ldr	r3, [r3, #20]
 80114a6:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 80114a8:	687b      	ldr	r3, [r7, #4]
 80114aa:	681b      	ldr	r3, [r3, #0]
 80114ac:	699a      	ldr	r2, [r3, #24]
 80114ae:	687b      	ldr	r3, [r7, #4]
 80114b0:	681b      	ldr	r3, [r3, #0]
 80114b2:	f042 0208 	orr.w	r2, r2, #8
 80114b6:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 80114b8:	687b      	ldr	r3, [r7, #4]
 80114ba:	681b      	ldr	r3, [r3, #0]
 80114bc:	699a      	ldr	r2, [r3, #24]
 80114be:	687b      	ldr	r3, [r7, #4]
 80114c0:	681b      	ldr	r3, [r3, #0]
 80114c2:	f042 0210 	orr.w	r2, r2, #16
 80114c6:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80114c8:	687b      	ldr	r3, [r7, #4]
 80114ca:	681b      	ldr	r3, [r3, #0]
 80114cc:	681a      	ldr	r2, [r3, #0]
 80114ce:	687b      	ldr	r3, [r7, #4]
 80114d0:	681b      	ldr	r3, [r3, #0]
 80114d2:	f022 0201 	bic.w	r2, r2, #1
 80114d6:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 80114d8:	687b      	ldr	r3, [r7, #4]
 80114da:	681b      	ldr	r3, [r3, #0]
 80114dc:	6919      	ldr	r1, [r3, #16]
 80114de:	687b      	ldr	r3, [r7, #4]
 80114e0:	681a      	ldr	r2, [r3, #0]
 80114e2:	4b3c      	ldr	r3, [pc, #240]	@ (80115d4 <SPI_CloseTransfer+0x13c>)
 80114e4:	400b      	ands	r3, r1
 80114e6:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 80114e8:	687b      	ldr	r3, [r7, #4]
 80114ea:	681b      	ldr	r3, [r3, #0]
 80114ec:	689a      	ldr	r2, [r3, #8]
 80114ee:	687b      	ldr	r3, [r7, #4]
 80114f0:	681b      	ldr	r3, [r3, #0]
 80114f2:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 80114f6:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80114f8:	687b      	ldr	r3, [r7, #4]
 80114fa:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80114fe:	b2db      	uxtb	r3, r3
 8011500:	2b04      	cmp	r3, #4
 8011502:	d014      	beq.n	801152e <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8011504:	68fb      	ldr	r3, [r7, #12]
 8011506:	f003 0320 	and.w	r3, r3, #32
 801150a:	2b00      	cmp	r3, #0
 801150c:	d00f      	beq.n	801152e <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 801150e:	687b      	ldr	r3, [r7, #4]
 8011510:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8011514:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8011518:	687b      	ldr	r3, [r7, #4]
 801151a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 801151e:	687b      	ldr	r3, [r7, #4]
 8011520:	681b      	ldr	r3, [r3, #0]
 8011522:	699a      	ldr	r2, [r3, #24]
 8011524:	687b      	ldr	r3, [r7, #4]
 8011526:	681b      	ldr	r3, [r3, #0]
 8011528:	f042 0220 	orr.w	r2, r2, #32
 801152c:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 801152e:	687b      	ldr	r3, [r7, #4]
 8011530:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8011534:	b2db      	uxtb	r3, r3
 8011536:	2b03      	cmp	r3, #3
 8011538:	d014      	beq.n	8011564 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 801153a:	68fb      	ldr	r3, [r7, #12]
 801153c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011540:	2b00      	cmp	r3, #0
 8011542:	d00f      	beq.n	8011564 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8011544:	687b      	ldr	r3, [r7, #4]
 8011546:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801154a:	f043 0204 	orr.w	r2, r3, #4
 801154e:	687b      	ldr	r3, [r7, #4]
 8011550:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8011554:	687b      	ldr	r3, [r7, #4]
 8011556:	681b      	ldr	r3, [r3, #0]
 8011558:	699a      	ldr	r2, [r3, #24]
 801155a:	687b      	ldr	r3, [r7, #4]
 801155c:	681b      	ldr	r3, [r3, #0]
 801155e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8011562:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8011564:	68fb      	ldr	r3, [r7, #12]
 8011566:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 801156a:	2b00      	cmp	r3, #0
 801156c:	d00f      	beq.n	801158e <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 801156e:	687b      	ldr	r3, [r7, #4]
 8011570:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8011574:	f043 0201 	orr.w	r2, r3, #1
 8011578:	687b      	ldr	r3, [r7, #4]
 801157a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 801157e:	687b      	ldr	r3, [r7, #4]
 8011580:	681b      	ldr	r3, [r3, #0]
 8011582:	699a      	ldr	r2, [r3, #24]
 8011584:	687b      	ldr	r3, [r7, #4]
 8011586:	681b      	ldr	r3, [r3, #0]
 8011588:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 801158c:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 801158e:	68fb      	ldr	r3, [r7, #12]
 8011590:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8011594:	2b00      	cmp	r3, #0
 8011596:	d00f      	beq.n	80115b8 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8011598:	687b      	ldr	r3, [r7, #4]
 801159a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801159e:	f043 0208 	orr.w	r2, r3, #8
 80115a2:	687b      	ldr	r3, [r7, #4]
 80115a4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 80115a8:	687b      	ldr	r3, [r7, #4]
 80115aa:	681b      	ldr	r3, [r3, #0]
 80115ac:	699a      	ldr	r2, [r3, #24]
 80115ae:	687b      	ldr	r3, [r7, #4]
 80115b0:	681b      	ldr	r3, [r3, #0]
 80115b2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80115b6:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 80115b8:	687b      	ldr	r3, [r7, #4]
 80115ba:	2200      	movs	r2, #0
 80115bc:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 80115c0:	687b      	ldr	r3, [r7, #4]
 80115c2:	2200      	movs	r2, #0
 80115c4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 80115c8:	bf00      	nop
 80115ca:	3714      	adds	r7, #20
 80115cc:	46bd      	mov	sp, r7
 80115ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115d2:	4770      	bx	lr
 80115d4:	fffffc90 	.word	0xfffffc90

080115d8 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80115d8:	b580      	push	{r7, lr}
 80115da:	b084      	sub	sp, #16
 80115dc:	af00      	add	r7, sp, #0
 80115de:	60f8      	str	r0, [r7, #12]
 80115e0:	60b9      	str	r1, [r7, #8]
 80115e2:	603b      	str	r3, [r7, #0]
 80115e4:	4613      	mov	r3, r2
 80115e6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 80115e8:	e010      	b.n	801160c <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80115ea:	f7f5 fef5 	bl	80073d8 <HAL_GetTick>
 80115ee:	4602      	mov	r2, r0
 80115f0:	69bb      	ldr	r3, [r7, #24]
 80115f2:	1ad3      	subs	r3, r2, r3
 80115f4:	683a      	ldr	r2, [r7, #0]
 80115f6:	429a      	cmp	r2, r3
 80115f8:	d803      	bhi.n	8011602 <SPI_WaitOnFlagUntilTimeout+0x2a>
 80115fa:	683b      	ldr	r3, [r7, #0]
 80115fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011600:	d102      	bne.n	8011608 <SPI_WaitOnFlagUntilTimeout+0x30>
 8011602:	683b      	ldr	r3, [r7, #0]
 8011604:	2b00      	cmp	r3, #0
 8011606:	d101      	bne.n	801160c <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8011608:	2303      	movs	r3, #3
 801160a:	e00f      	b.n	801162c <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 801160c:	68fb      	ldr	r3, [r7, #12]
 801160e:	681b      	ldr	r3, [r3, #0]
 8011610:	695a      	ldr	r2, [r3, #20]
 8011612:	68bb      	ldr	r3, [r7, #8]
 8011614:	4013      	ands	r3, r2
 8011616:	68ba      	ldr	r2, [r7, #8]
 8011618:	429a      	cmp	r2, r3
 801161a:	bf0c      	ite	eq
 801161c:	2301      	moveq	r3, #1
 801161e:	2300      	movne	r3, #0
 8011620:	b2db      	uxtb	r3, r3
 8011622:	461a      	mov	r2, r3
 8011624:	79fb      	ldrb	r3, [r7, #7]
 8011626:	429a      	cmp	r2, r3
 8011628:	d0df      	beq.n	80115ea <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 801162a:	2300      	movs	r3, #0
}
 801162c:	4618      	mov	r0, r3
 801162e:	3710      	adds	r7, #16
 8011630:	46bd      	mov	sp, r7
 8011632:	bd80      	pop	{r7, pc}

08011634 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8011634:	b480      	push	{r7}
 8011636:	b085      	sub	sp, #20
 8011638:	af00      	add	r7, sp, #0
 801163a:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 801163c:	687b      	ldr	r3, [r7, #4]
 801163e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011640:	095b      	lsrs	r3, r3, #5
 8011642:	3301      	adds	r3, #1
 8011644:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8011646:	687b      	ldr	r3, [r7, #4]
 8011648:	68db      	ldr	r3, [r3, #12]
 801164a:	3301      	adds	r3, #1
 801164c:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 801164e:	68bb      	ldr	r3, [r7, #8]
 8011650:	3307      	adds	r3, #7
 8011652:	08db      	lsrs	r3, r3, #3
 8011654:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8011656:	68bb      	ldr	r3, [r7, #8]
 8011658:	68fa      	ldr	r2, [r7, #12]
 801165a:	fb02 f303 	mul.w	r3, r2, r3
}
 801165e:	4618      	mov	r0, r3
 8011660:	3714      	adds	r7, #20
 8011662:	46bd      	mov	sp, r7
 8011664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011668:	4770      	bx	lr

0801166a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 801166a:	b580      	push	{r7, lr}
 801166c:	b082      	sub	sp, #8
 801166e:	af00      	add	r7, sp, #0
 8011670:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8011672:	687b      	ldr	r3, [r7, #4]
 8011674:	2b00      	cmp	r3, #0
 8011676:	d101      	bne.n	801167c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8011678:	2301      	movs	r3, #1
 801167a:	e049      	b.n	8011710 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 801167c:	687b      	ldr	r3, [r7, #4]
 801167e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8011682:	b2db      	uxtb	r3, r3
 8011684:	2b00      	cmp	r3, #0
 8011686:	d106      	bne.n	8011696 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8011688:	687b      	ldr	r3, [r7, #4]
 801168a:	2200      	movs	r2, #0
 801168c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8011690:	6878      	ldr	r0, [r7, #4]
 8011692:	f7f1 f901 	bl	8002898 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8011696:	687b      	ldr	r3, [r7, #4]
 8011698:	2202      	movs	r2, #2
 801169a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 801169e:	687b      	ldr	r3, [r7, #4]
 80116a0:	681a      	ldr	r2, [r3, #0]
 80116a2:	687b      	ldr	r3, [r7, #4]
 80116a4:	3304      	adds	r3, #4
 80116a6:	4619      	mov	r1, r3
 80116a8:	4610      	mov	r0, r2
 80116aa:	f001 f9a3 	bl	80129f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80116ae:	687b      	ldr	r3, [r7, #4]
 80116b0:	2201      	movs	r2, #1
 80116b2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80116b6:	687b      	ldr	r3, [r7, #4]
 80116b8:	2201      	movs	r2, #1
 80116ba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80116be:	687b      	ldr	r3, [r7, #4]
 80116c0:	2201      	movs	r2, #1
 80116c2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80116c6:	687b      	ldr	r3, [r7, #4]
 80116c8:	2201      	movs	r2, #1
 80116ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80116ce:	687b      	ldr	r3, [r7, #4]
 80116d0:	2201      	movs	r2, #1
 80116d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80116d6:	687b      	ldr	r3, [r7, #4]
 80116d8:	2201      	movs	r2, #1
 80116da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80116de:	687b      	ldr	r3, [r7, #4]
 80116e0:	2201      	movs	r2, #1
 80116e2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80116e6:	687b      	ldr	r3, [r7, #4]
 80116e8:	2201      	movs	r2, #1
 80116ea:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80116ee:	687b      	ldr	r3, [r7, #4]
 80116f0:	2201      	movs	r2, #1
 80116f2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80116f6:	687b      	ldr	r3, [r7, #4]
 80116f8:	2201      	movs	r2, #1
 80116fa:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80116fe:	687b      	ldr	r3, [r7, #4]
 8011700:	2201      	movs	r2, #1
 8011702:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8011706:	687b      	ldr	r3, [r7, #4]
 8011708:	2201      	movs	r2, #1
 801170a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 801170e:	2300      	movs	r3, #0
}
 8011710:	4618      	mov	r0, r3
 8011712:	3708      	adds	r7, #8
 8011714:	46bd      	mov	sp, r7
 8011716:	bd80      	pop	{r7, pc}

08011718 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8011718:	b480      	push	{r7}
 801171a:	b085      	sub	sp, #20
 801171c:	af00      	add	r7, sp, #0
 801171e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8011720:	687b      	ldr	r3, [r7, #4]
 8011722:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8011726:	b2db      	uxtb	r3, r3
 8011728:	2b01      	cmp	r3, #1
 801172a:	d001      	beq.n	8011730 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 801172c:	2301      	movs	r3, #1
 801172e:	e056      	b.n	80117de <HAL_TIM_Base_Start+0xc6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8011730:	687b      	ldr	r3, [r7, #4]
 8011732:	2202      	movs	r2, #2
 8011734:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8011738:	687b      	ldr	r3, [r7, #4]
 801173a:	681b      	ldr	r3, [r3, #0]
 801173c:	4a2b      	ldr	r2, [pc, #172]	@ (80117ec <HAL_TIM_Base_Start+0xd4>)
 801173e:	4293      	cmp	r3, r2
 8011740:	d02c      	beq.n	801179c <HAL_TIM_Base_Start+0x84>
 8011742:	687b      	ldr	r3, [r7, #4]
 8011744:	681b      	ldr	r3, [r3, #0]
 8011746:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801174a:	d027      	beq.n	801179c <HAL_TIM_Base_Start+0x84>
 801174c:	687b      	ldr	r3, [r7, #4]
 801174e:	681b      	ldr	r3, [r3, #0]
 8011750:	4a27      	ldr	r2, [pc, #156]	@ (80117f0 <HAL_TIM_Base_Start+0xd8>)
 8011752:	4293      	cmp	r3, r2
 8011754:	d022      	beq.n	801179c <HAL_TIM_Base_Start+0x84>
 8011756:	687b      	ldr	r3, [r7, #4]
 8011758:	681b      	ldr	r3, [r3, #0]
 801175a:	4a26      	ldr	r2, [pc, #152]	@ (80117f4 <HAL_TIM_Base_Start+0xdc>)
 801175c:	4293      	cmp	r3, r2
 801175e:	d01d      	beq.n	801179c <HAL_TIM_Base_Start+0x84>
 8011760:	687b      	ldr	r3, [r7, #4]
 8011762:	681b      	ldr	r3, [r3, #0]
 8011764:	4a24      	ldr	r2, [pc, #144]	@ (80117f8 <HAL_TIM_Base_Start+0xe0>)
 8011766:	4293      	cmp	r3, r2
 8011768:	d018      	beq.n	801179c <HAL_TIM_Base_Start+0x84>
 801176a:	687b      	ldr	r3, [r7, #4]
 801176c:	681b      	ldr	r3, [r3, #0]
 801176e:	4a23      	ldr	r2, [pc, #140]	@ (80117fc <HAL_TIM_Base_Start+0xe4>)
 8011770:	4293      	cmp	r3, r2
 8011772:	d013      	beq.n	801179c <HAL_TIM_Base_Start+0x84>
 8011774:	687b      	ldr	r3, [r7, #4]
 8011776:	681b      	ldr	r3, [r3, #0]
 8011778:	4a21      	ldr	r2, [pc, #132]	@ (8011800 <HAL_TIM_Base_Start+0xe8>)
 801177a:	4293      	cmp	r3, r2
 801177c:	d00e      	beq.n	801179c <HAL_TIM_Base_Start+0x84>
 801177e:	687b      	ldr	r3, [r7, #4]
 8011780:	681b      	ldr	r3, [r3, #0]
 8011782:	4a20      	ldr	r2, [pc, #128]	@ (8011804 <HAL_TIM_Base_Start+0xec>)
 8011784:	4293      	cmp	r3, r2
 8011786:	d009      	beq.n	801179c <HAL_TIM_Base_Start+0x84>
 8011788:	687b      	ldr	r3, [r7, #4]
 801178a:	681b      	ldr	r3, [r3, #0]
 801178c:	4a1e      	ldr	r2, [pc, #120]	@ (8011808 <HAL_TIM_Base_Start+0xf0>)
 801178e:	4293      	cmp	r3, r2
 8011790:	d004      	beq.n	801179c <HAL_TIM_Base_Start+0x84>
 8011792:	687b      	ldr	r3, [r7, #4]
 8011794:	681b      	ldr	r3, [r3, #0]
 8011796:	4a1d      	ldr	r2, [pc, #116]	@ (801180c <HAL_TIM_Base_Start+0xf4>)
 8011798:	4293      	cmp	r3, r2
 801179a:	d115      	bne.n	80117c8 <HAL_TIM_Base_Start+0xb0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 801179c:	687b      	ldr	r3, [r7, #4]
 801179e:	681b      	ldr	r3, [r3, #0]
 80117a0:	689a      	ldr	r2, [r3, #8]
 80117a2:	4b1b      	ldr	r3, [pc, #108]	@ (8011810 <HAL_TIM_Base_Start+0xf8>)
 80117a4:	4013      	ands	r3, r2
 80117a6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80117a8:	68fb      	ldr	r3, [r7, #12]
 80117aa:	2b06      	cmp	r3, #6
 80117ac:	d015      	beq.n	80117da <HAL_TIM_Base_Start+0xc2>
 80117ae:	68fb      	ldr	r3, [r7, #12]
 80117b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80117b4:	d011      	beq.n	80117da <HAL_TIM_Base_Start+0xc2>
    {
      __HAL_TIM_ENABLE(htim);
 80117b6:	687b      	ldr	r3, [r7, #4]
 80117b8:	681b      	ldr	r3, [r3, #0]
 80117ba:	681a      	ldr	r2, [r3, #0]
 80117bc:	687b      	ldr	r3, [r7, #4]
 80117be:	681b      	ldr	r3, [r3, #0]
 80117c0:	f042 0201 	orr.w	r2, r2, #1
 80117c4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80117c6:	e008      	b.n	80117da <HAL_TIM_Base_Start+0xc2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80117c8:	687b      	ldr	r3, [r7, #4]
 80117ca:	681b      	ldr	r3, [r3, #0]
 80117cc:	681a      	ldr	r2, [r3, #0]
 80117ce:	687b      	ldr	r3, [r7, #4]
 80117d0:	681b      	ldr	r3, [r3, #0]
 80117d2:	f042 0201 	orr.w	r2, r2, #1
 80117d6:	601a      	str	r2, [r3, #0]
 80117d8:	e000      	b.n	80117dc <HAL_TIM_Base_Start+0xc4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80117da:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80117dc:	2300      	movs	r3, #0
}
 80117de:	4618      	mov	r0, r3
 80117e0:	3714      	adds	r7, #20
 80117e2:	46bd      	mov	sp, r7
 80117e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117e8:	4770      	bx	lr
 80117ea:	bf00      	nop
 80117ec:	40010000 	.word	0x40010000
 80117f0:	40000400 	.word	0x40000400
 80117f4:	40000800 	.word	0x40000800
 80117f8:	40000c00 	.word	0x40000c00
 80117fc:	40010400 	.word	0x40010400
 8011800:	40001800 	.word	0x40001800
 8011804:	40014000 	.word	0x40014000
 8011808:	4000e000 	.word	0x4000e000
 801180c:	4000e400 	.word	0x4000e400
 8011810:	00010007 	.word	0x00010007

08011814 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8011814:	b480      	push	{r7}
 8011816:	b085      	sub	sp, #20
 8011818:	af00      	add	r7, sp, #0
 801181a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 801181c:	687b      	ldr	r3, [r7, #4]
 801181e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8011822:	b2db      	uxtb	r3, r3
 8011824:	2b01      	cmp	r3, #1
 8011826:	d001      	beq.n	801182c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8011828:	2301      	movs	r3, #1
 801182a:	e05e      	b.n	80118ea <HAL_TIM_Base_Start_IT+0xd6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 801182c:	687b      	ldr	r3, [r7, #4]
 801182e:	2202      	movs	r2, #2
 8011830:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8011834:	687b      	ldr	r3, [r7, #4]
 8011836:	681b      	ldr	r3, [r3, #0]
 8011838:	68da      	ldr	r2, [r3, #12]
 801183a:	687b      	ldr	r3, [r7, #4]
 801183c:	681b      	ldr	r3, [r3, #0]
 801183e:	f042 0201 	orr.w	r2, r2, #1
 8011842:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8011844:	687b      	ldr	r3, [r7, #4]
 8011846:	681b      	ldr	r3, [r3, #0]
 8011848:	4a2b      	ldr	r2, [pc, #172]	@ (80118f8 <HAL_TIM_Base_Start_IT+0xe4>)
 801184a:	4293      	cmp	r3, r2
 801184c:	d02c      	beq.n	80118a8 <HAL_TIM_Base_Start_IT+0x94>
 801184e:	687b      	ldr	r3, [r7, #4]
 8011850:	681b      	ldr	r3, [r3, #0]
 8011852:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8011856:	d027      	beq.n	80118a8 <HAL_TIM_Base_Start_IT+0x94>
 8011858:	687b      	ldr	r3, [r7, #4]
 801185a:	681b      	ldr	r3, [r3, #0]
 801185c:	4a27      	ldr	r2, [pc, #156]	@ (80118fc <HAL_TIM_Base_Start_IT+0xe8>)
 801185e:	4293      	cmp	r3, r2
 8011860:	d022      	beq.n	80118a8 <HAL_TIM_Base_Start_IT+0x94>
 8011862:	687b      	ldr	r3, [r7, #4]
 8011864:	681b      	ldr	r3, [r3, #0]
 8011866:	4a26      	ldr	r2, [pc, #152]	@ (8011900 <HAL_TIM_Base_Start_IT+0xec>)
 8011868:	4293      	cmp	r3, r2
 801186a:	d01d      	beq.n	80118a8 <HAL_TIM_Base_Start_IT+0x94>
 801186c:	687b      	ldr	r3, [r7, #4]
 801186e:	681b      	ldr	r3, [r3, #0]
 8011870:	4a24      	ldr	r2, [pc, #144]	@ (8011904 <HAL_TIM_Base_Start_IT+0xf0>)
 8011872:	4293      	cmp	r3, r2
 8011874:	d018      	beq.n	80118a8 <HAL_TIM_Base_Start_IT+0x94>
 8011876:	687b      	ldr	r3, [r7, #4]
 8011878:	681b      	ldr	r3, [r3, #0]
 801187a:	4a23      	ldr	r2, [pc, #140]	@ (8011908 <HAL_TIM_Base_Start_IT+0xf4>)
 801187c:	4293      	cmp	r3, r2
 801187e:	d013      	beq.n	80118a8 <HAL_TIM_Base_Start_IT+0x94>
 8011880:	687b      	ldr	r3, [r7, #4]
 8011882:	681b      	ldr	r3, [r3, #0]
 8011884:	4a21      	ldr	r2, [pc, #132]	@ (801190c <HAL_TIM_Base_Start_IT+0xf8>)
 8011886:	4293      	cmp	r3, r2
 8011888:	d00e      	beq.n	80118a8 <HAL_TIM_Base_Start_IT+0x94>
 801188a:	687b      	ldr	r3, [r7, #4]
 801188c:	681b      	ldr	r3, [r3, #0]
 801188e:	4a20      	ldr	r2, [pc, #128]	@ (8011910 <HAL_TIM_Base_Start_IT+0xfc>)
 8011890:	4293      	cmp	r3, r2
 8011892:	d009      	beq.n	80118a8 <HAL_TIM_Base_Start_IT+0x94>
 8011894:	687b      	ldr	r3, [r7, #4]
 8011896:	681b      	ldr	r3, [r3, #0]
 8011898:	4a1e      	ldr	r2, [pc, #120]	@ (8011914 <HAL_TIM_Base_Start_IT+0x100>)
 801189a:	4293      	cmp	r3, r2
 801189c:	d004      	beq.n	80118a8 <HAL_TIM_Base_Start_IT+0x94>
 801189e:	687b      	ldr	r3, [r7, #4]
 80118a0:	681b      	ldr	r3, [r3, #0]
 80118a2:	4a1d      	ldr	r2, [pc, #116]	@ (8011918 <HAL_TIM_Base_Start_IT+0x104>)
 80118a4:	4293      	cmp	r3, r2
 80118a6:	d115      	bne.n	80118d4 <HAL_TIM_Base_Start_IT+0xc0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80118a8:	687b      	ldr	r3, [r7, #4]
 80118aa:	681b      	ldr	r3, [r3, #0]
 80118ac:	689a      	ldr	r2, [r3, #8]
 80118ae:	4b1b      	ldr	r3, [pc, #108]	@ (801191c <HAL_TIM_Base_Start_IT+0x108>)
 80118b0:	4013      	ands	r3, r2
 80118b2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80118b4:	68fb      	ldr	r3, [r7, #12]
 80118b6:	2b06      	cmp	r3, #6
 80118b8:	d015      	beq.n	80118e6 <HAL_TIM_Base_Start_IT+0xd2>
 80118ba:	68fb      	ldr	r3, [r7, #12]
 80118bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80118c0:	d011      	beq.n	80118e6 <HAL_TIM_Base_Start_IT+0xd2>
    {
      __HAL_TIM_ENABLE(htim);
 80118c2:	687b      	ldr	r3, [r7, #4]
 80118c4:	681b      	ldr	r3, [r3, #0]
 80118c6:	681a      	ldr	r2, [r3, #0]
 80118c8:	687b      	ldr	r3, [r7, #4]
 80118ca:	681b      	ldr	r3, [r3, #0]
 80118cc:	f042 0201 	orr.w	r2, r2, #1
 80118d0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80118d2:	e008      	b.n	80118e6 <HAL_TIM_Base_Start_IT+0xd2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80118d4:	687b      	ldr	r3, [r7, #4]
 80118d6:	681b      	ldr	r3, [r3, #0]
 80118d8:	681a      	ldr	r2, [r3, #0]
 80118da:	687b      	ldr	r3, [r7, #4]
 80118dc:	681b      	ldr	r3, [r3, #0]
 80118de:	f042 0201 	orr.w	r2, r2, #1
 80118e2:	601a      	str	r2, [r3, #0]
 80118e4:	e000      	b.n	80118e8 <HAL_TIM_Base_Start_IT+0xd4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80118e6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80118e8:	2300      	movs	r3, #0
}
 80118ea:	4618      	mov	r0, r3
 80118ec:	3714      	adds	r7, #20
 80118ee:	46bd      	mov	sp, r7
 80118f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118f4:	4770      	bx	lr
 80118f6:	bf00      	nop
 80118f8:	40010000 	.word	0x40010000
 80118fc:	40000400 	.word	0x40000400
 8011900:	40000800 	.word	0x40000800
 8011904:	40000c00 	.word	0x40000c00
 8011908:	40010400 	.word	0x40010400
 801190c:	40001800 	.word	0x40001800
 8011910:	40014000 	.word	0x40014000
 8011914:	4000e000 	.word	0x4000e000
 8011918:	4000e400 	.word	0x4000e400
 801191c:	00010007 	.word	0x00010007

08011920 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8011920:	b580      	push	{r7, lr}
 8011922:	b082      	sub	sp, #8
 8011924:	af00      	add	r7, sp, #0
 8011926:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8011928:	687b      	ldr	r3, [r7, #4]
 801192a:	2b00      	cmp	r3, #0
 801192c:	d101      	bne.n	8011932 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 801192e:	2301      	movs	r3, #1
 8011930:	e049      	b.n	80119c6 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8011932:	687b      	ldr	r3, [r7, #4]
 8011934:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8011938:	b2db      	uxtb	r3, r3
 801193a:	2b00      	cmp	r3, #0
 801193c:	d106      	bne.n	801194c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 801193e:	687b      	ldr	r3, [r7, #4]
 8011940:	2200      	movs	r2, #0
 8011942:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8011946:	6878      	ldr	r0, [r7, #4]
 8011948:	f000 f841 	bl	80119ce <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 801194c:	687b      	ldr	r3, [r7, #4]
 801194e:	2202      	movs	r2, #2
 8011950:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8011954:	687b      	ldr	r3, [r7, #4]
 8011956:	681a      	ldr	r2, [r3, #0]
 8011958:	687b      	ldr	r3, [r7, #4]
 801195a:	3304      	adds	r3, #4
 801195c:	4619      	mov	r1, r3
 801195e:	4610      	mov	r0, r2
 8011960:	f001 f848 	bl	80129f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8011964:	687b      	ldr	r3, [r7, #4]
 8011966:	2201      	movs	r2, #1
 8011968:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 801196c:	687b      	ldr	r3, [r7, #4]
 801196e:	2201      	movs	r2, #1
 8011970:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8011974:	687b      	ldr	r3, [r7, #4]
 8011976:	2201      	movs	r2, #1
 8011978:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 801197c:	687b      	ldr	r3, [r7, #4]
 801197e:	2201      	movs	r2, #1
 8011980:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8011984:	687b      	ldr	r3, [r7, #4]
 8011986:	2201      	movs	r2, #1
 8011988:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 801198c:	687b      	ldr	r3, [r7, #4]
 801198e:	2201      	movs	r2, #1
 8011990:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8011994:	687b      	ldr	r3, [r7, #4]
 8011996:	2201      	movs	r2, #1
 8011998:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 801199c:	687b      	ldr	r3, [r7, #4]
 801199e:	2201      	movs	r2, #1
 80119a0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80119a4:	687b      	ldr	r3, [r7, #4]
 80119a6:	2201      	movs	r2, #1
 80119a8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80119ac:	687b      	ldr	r3, [r7, #4]
 80119ae:	2201      	movs	r2, #1
 80119b0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80119b4:	687b      	ldr	r3, [r7, #4]
 80119b6:	2201      	movs	r2, #1
 80119b8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80119bc:	687b      	ldr	r3, [r7, #4]
 80119be:	2201      	movs	r2, #1
 80119c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80119c4:	2300      	movs	r3, #0
}
 80119c6:	4618      	mov	r0, r3
 80119c8:	3708      	adds	r7, #8
 80119ca:	46bd      	mov	sp, r7
 80119cc:	bd80      	pop	{r7, pc}

080119ce <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80119ce:	b480      	push	{r7}
 80119d0:	b083      	sub	sp, #12
 80119d2:	af00      	add	r7, sp, #0
 80119d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80119d6:	bf00      	nop
 80119d8:	370c      	adds	r7, #12
 80119da:	46bd      	mov	sp, r7
 80119dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119e0:	4770      	bx	lr
	...

080119e4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80119e4:	b580      	push	{r7, lr}
 80119e6:	b084      	sub	sp, #16
 80119e8:	af00      	add	r7, sp, #0
 80119ea:	6078      	str	r0, [r7, #4]
 80119ec:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80119ee:	683b      	ldr	r3, [r7, #0]
 80119f0:	2b00      	cmp	r3, #0
 80119f2:	d109      	bne.n	8011a08 <HAL_TIM_PWM_Start+0x24>
 80119f4:	687b      	ldr	r3, [r7, #4]
 80119f6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80119fa:	b2db      	uxtb	r3, r3
 80119fc:	2b01      	cmp	r3, #1
 80119fe:	bf14      	ite	ne
 8011a00:	2301      	movne	r3, #1
 8011a02:	2300      	moveq	r3, #0
 8011a04:	b2db      	uxtb	r3, r3
 8011a06:	e03c      	b.n	8011a82 <HAL_TIM_PWM_Start+0x9e>
 8011a08:	683b      	ldr	r3, [r7, #0]
 8011a0a:	2b04      	cmp	r3, #4
 8011a0c:	d109      	bne.n	8011a22 <HAL_TIM_PWM_Start+0x3e>
 8011a0e:	687b      	ldr	r3, [r7, #4]
 8011a10:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8011a14:	b2db      	uxtb	r3, r3
 8011a16:	2b01      	cmp	r3, #1
 8011a18:	bf14      	ite	ne
 8011a1a:	2301      	movne	r3, #1
 8011a1c:	2300      	moveq	r3, #0
 8011a1e:	b2db      	uxtb	r3, r3
 8011a20:	e02f      	b.n	8011a82 <HAL_TIM_PWM_Start+0x9e>
 8011a22:	683b      	ldr	r3, [r7, #0]
 8011a24:	2b08      	cmp	r3, #8
 8011a26:	d109      	bne.n	8011a3c <HAL_TIM_PWM_Start+0x58>
 8011a28:	687b      	ldr	r3, [r7, #4]
 8011a2a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8011a2e:	b2db      	uxtb	r3, r3
 8011a30:	2b01      	cmp	r3, #1
 8011a32:	bf14      	ite	ne
 8011a34:	2301      	movne	r3, #1
 8011a36:	2300      	moveq	r3, #0
 8011a38:	b2db      	uxtb	r3, r3
 8011a3a:	e022      	b.n	8011a82 <HAL_TIM_PWM_Start+0x9e>
 8011a3c:	683b      	ldr	r3, [r7, #0]
 8011a3e:	2b0c      	cmp	r3, #12
 8011a40:	d109      	bne.n	8011a56 <HAL_TIM_PWM_Start+0x72>
 8011a42:	687b      	ldr	r3, [r7, #4]
 8011a44:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8011a48:	b2db      	uxtb	r3, r3
 8011a4a:	2b01      	cmp	r3, #1
 8011a4c:	bf14      	ite	ne
 8011a4e:	2301      	movne	r3, #1
 8011a50:	2300      	moveq	r3, #0
 8011a52:	b2db      	uxtb	r3, r3
 8011a54:	e015      	b.n	8011a82 <HAL_TIM_PWM_Start+0x9e>
 8011a56:	683b      	ldr	r3, [r7, #0]
 8011a58:	2b10      	cmp	r3, #16
 8011a5a:	d109      	bne.n	8011a70 <HAL_TIM_PWM_Start+0x8c>
 8011a5c:	687b      	ldr	r3, [r7, #4]
 8011a5e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8011a62:	b2db      	uxtb	r3, r3
 8011a64:	2b01      	cmp	r3, #1
 8011a66:	bf14      	ite	ne
 8011a68:	2301      	movne	r3, #1
 8011a6a:	2300      	moveq	r3, #0
 8011a6c:	b2db      	uxtb	r3, r3
 8011a6e:	e008      	b.n	8011a82 <HAL_TIM_PWM_Start+0x9e>
 8011a70:	687b      	ldr	r3, [r7, #4]
 8011a72:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8011a76:	b2db      	uxtb	r3, r3
 8011a78:	2b01      	cmp	r3, #1
 8011a7a:	bf14      	ite	ne
 8011a7c:	2301      	movne	r3, #1
 8011a7e:	2300      	moveq	r3, #0
 8011a80:	b2db      	uxtb	r3, r3
 8011a82:	2b00      	cmp	r3, #0
 8011a84:	d001      	beq.n	8011a8a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8011a86:	2301      	movs	r3, #1
 8011a88:	e0ab      	b.n	8011be2 <HAL_TIM_PWM_Start+0x1fe>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8011a8a:	683b      	ldr	r3, [r7, #0]
 8011a8c:	2b00      	cmp	r3, #0
 8011a8e:	d104      	bne.n	8011a9a <HAL_TIM_PWM_Start+0xb6>
 8011a90:	687b      	ldr	r3, [r7, #4]
 8011a92:	2202      	movs	r2, #2
 8011a94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8011a98:	e023      	b.n	8011ae2 <HAL_TIM_PWM_Start+0xfe>
 8011a9a:	683b      	ldr	r3, [r7, #0]
 8011a9c:	2b04      	cmp	r3, #4
 8011a9e:	d104      	bne.n	8011aaa <HAL_TIM_PWM_Start+0xc6>
 8011aa0:	687b      	ldr	r3, [r7, #4]
 8011aa2:	2202      	movs	r2, #2
 8011aa4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8011aa8:	e01b      	b.n	8011ae2 <HAL_TIM_PWM_Start+0xfe>
 8011aaa:	683b      	ldr	r3, [r7, #0]
 8011aac:	2b08      	cmp	r3, #8
 8011aae:	d104      	bne.n	8011aba <HAL_TIM_PWM_Start+0xd6>
 8011ab0:	687b      	ldr	r3, [r7, #4]
 8011ab2:	2202      	movs	r2, #2
 8011ab4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8011ab8:	e013      	b.n	8011ae2 <HAL_TIM_PWM_Start+0xfe>
 8011aba:	683b      	ldr	r3, [r7, #0]
 8011abc:	2b0c      	cmp	r3, #12
 8011abe:	d104      	bne.n	8011aca <HAL_TIM_PWM_Start+0xe6>
 8011ac0:	687b      	ldr	r3, [r7, #4]
 8011ac2:	2202      	movs	r2, #2
 8011ac4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8011ac8:	e00b      	b.n	8011ae2 <HAL_TIM_PWM_Start+0xfe>
 8011aca:	683b      	ldr	r3, [r7, #0]
 8011acc:	2b10      	cmp	r3, #16
 8011ace:	d104      	bne.n	8011ada <HAL_TIM_PWM_Start+0xf6>
 8011ad0:	687b      	ldr	r3, [r7, #4]
 8011ad2:	2202      	movs	r2, #2
 8011ad4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8011ad8:	e003      	b.n	8011ae2 <HAL_TIM_PWM_Start+0xfe>
 8011ada:	687b      	ldr	r3, [r7, #4]
 8011adc:	2202      	movs	r2, #2
 8011ade:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8011ae2:	687b      	ldr	r3, [r7, #4]
 8011ae4:	681b      	ldr	r3, [r3, #0]
 8011ae6:	2201      	movs	r2, #1
 8011ae8:	6839      	ldr	r1, [r7, #0]
 8011aea:	4618      	mov	r0, r3
 8011aec:	f001 fba8 	bl	8013240 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8011af0:	687b      	ldr	r3, [r7, #4]
 8011af2:	681b      	ldr	r3, [r3, #0]
 8011af4:	4a3d      	ldr	r2, [pc, #244]	@ (8011bec <HAL_TIM_PWM_Start+0x208>)
 8011af6:	4293      	cmp	r3, r2
 8011af8:	d013      	beq.n	8011b22 <HAL_TIM_PWM_Start+0x13e>
 8011afa:	687b      	ldr	r3, [r7, #4]
 8011afc:	681b      	ldr	r3, [r3, #0]
 8011afe:	4a3c      	ldr	r2, [pc, #240]	@ (8011bf0 <HAL_TIM_PWM_Start+0x20c>)
 8011b00:	4293      	cmp	r3, r2
 8011b02:	d00e      	beq.n	8011b22 <HAL_TIM_PWM_Start+0x13e>
 8011b04:	687b      	ldr	r3, [r7, #4]
 8011b06:	681b      	ldr	r3, [r3, #0]
 8011b08:	4a3a      	ldr	r2, [pc, #232]	@ (8011bf4 <HAL_TIM_PWM_Start+0x210>)
 8011b0a:	4293      	cmp	r3, r2
 8011b0c:	d009      	beq.n	8011b22 <HAL_TIM_PWM_Start+0x13e>
 8011b0e:	687b      	ldr	r3, [r7, #4]
 8011b10:	681b      	ldr	r3, [r3, #0]
 8011b12:	4a39      	ldr	r2, [pc, #228]	@ (8011bf8 <HAL_TIM_PWM_Start+0x214>)
 8011b14:	4293      	cmp	r3, r2
 8011b16:	d004      	beq.n	8011b22 <HAL_TIM_PWM_Start+0x13e>
 8011b18:	687b      	ldr	r3, [r7, #4]
 8011b1a:	681b      	ldr	r3, [r3, #0]
 8011b1c:	4a37      	ldr	r2, [pc, #220]	@ (8011bfc <HAL_TIM_PWM_Start+0x218>)
 8011b1e:	4293      	cmp	r3, r2
 8011b20:	d101      	bne.n	8011b26 <HAL_TIM_PWM_Start+0x142>
 8011b22:	2301      	movs	r3, #1
 8011b24:	e000      	b.n	8011b28 <HAL_TIM_PWM_Start+0x144>
 8011b26:	2300      	movs	r3, #0
 8011b28:	2b00      	cmp	r3, #0
 8011b2a:	d007      	beq.n	8011b3c <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8011b2c:	687b      	ldr	r3, [r7, #4]
 8011b2e:	681b      	ldr	r3, [r3, #0]
 8011b30:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8011b32:	687b      	ldr	r3, [r7, #4]
 8011b34:	681b      	ldr	r3, [r3, #0]
 8011b36:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8011b3a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8011b3c:	687b      	ldr	r3, [r7, #4]
 8011b3e:	681b      	ldr	r3, [r3, #0]
 8011b40:	4a2a      	ldr	r2, [pc, #168]	@ (8011bec <HAL_TIM_PWM_Start+0x208>)
 8011b42:	4293      	cmp	r3, r2
 8011b44:	d02c      	beq.n	8011ba0 <HAL_TIM_PWM_Start+0x1bc>
 8011b46:	687b      	ldr	r3, [r7, #4]
 8011b48:	681b      	ldr	r3, [r3, #0]
 8011b4a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8011b4e:	d027      	beq.n	8011ba0 <HAL_TIM_PWM_Start+0x1bc>
 8011b50:	687b      	ldr	r3, [r7, #4]
 8011b52:	681b      	ldr	r3, [r3, #0]
 8011b54:	4a2a      	ldr	r2, [pc, #168]	@ (8011c00 <HAL_TIM_PWM_Start+0x21c>)
 8011b56:	4293      	cmp	r3, r2
 8011b58:	d022      	beq.n	8011ba0 <HAL_TIM_PWM_Start+0x1bc>
 8011b5a:	687b      	ldr	r3, [r7, #4]
 8011b5c:	681b      	ldr	r3, [r3, #0]
 8011b5e:	4a29      	ldr	r2, [pc, #164]	@ (8011c04 <HAL_TIM_PWM_Start+0x220>)
 8011b60:	4293      	cmp	r3, r2
 8011b62:	d01d      	beq.n	8011ba0 <HAL_TIM_PWM_Start+0x1bc>
 8011b64:	687b      	ldr	r3, [r7, #4]
 8011b66:	681b      	ldr	r3, [r3, #0]
 8011b68:	4a27      	ldr	r2, [pc, #156]	@ (8011c08 <HAL_TIM_PWM_Start+0x224>)
 8011b6a:	4293      	cmp	r3, r2
 8011b6c:	d018      	beq.n	8011ba0 <HAL_TIM_PWM_Start+0x1bc>
 8011b6e:	687b      	ldr	r3, [r7, #4]
 8011b70:	681b      	ldr	r3, [r3, #0]
 8011b72:	4a1f      	ldr	r2, [pc, #124]	@ (8011bf0 <HAL_TIM_PWM_Start+0x20c>)
 8011b74:	4293      	cmp	r3, r2
 8011b76:	d013      	beq.n	8011ba0 <HAL_TIM_PWM_Start+0x1bc>
 8011b78:	687b      	ldr	r3, [r7, #4]
 8011b7a:	681b      	ldr	r3, [r3, #0]
 8011b7c:	4a23      	ldr	r2, [pc, #140]	@ (8011c0c <HAL_TIM_PWM_Start+0x228>)
 8011b7e:	4293      	cmp	r3, r2
 8011b80:	d00e      	beq.n	8011ba0 <HAL_TIM_PWM_Start+0x1bc>
 8011b82:	687b      	ldr	r3, [r7, #4]
 8011b84:	681b      	ldr	r3, [r3, #0]
 8011b86:	4a1b      	ldr	r2, [pc, #108]	@ (8011bf4 <HAL_TIM_PWM_Start+0x210>)
 8011b88:	4293      	cmp	r3, r2
 8011b8a:	d009      	beq.n	8011ba0 <HAL_TIM_PWM_Start+0x1bc>
 8011b8c:	687b      	ldr	r3, [r7, #4]
 8011b8e:	681b      	ldr	r3, [r3, #0]
 8011b90:	4a1f      	ldr	r2, [pc, #124]	@ (8011c10 <HAL_TIM_PWM_Start+0x22c>)
 8011b92:	4293      	cmp	r3, r2
 8011b94:	d004      	beq.n	8011ba0 <HAL_TIM_PWM_Start+0x1bc>
 8011b96:	687b      	ldr	r3, [r7, #4]
 8011b98:	681b      	ldr	r3, [r3, #0]
 8011b9a:	4a1e      	ldr	r2, [pc, #120]	@ (8011c14 <HAL_TIM_PWM_Start+0x230>)
 8011b9c:	4293      	cmp	r3, r2
 8011b9e:	d115      	bne.n	8011bcc <HAL_TIM_PWM_Start+0x1e8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8011ba0:	687b      	ldr	r3, [r7, #4]
 8011ba2:	681b      	ldr	r3, [r3, #0]
 8011ba4:	689a      	ldr	r2, [r3, #8]
 8011ba6:	4b1c      	ldr	r3, [pc, #112]	@ (8011c18 <HAL_TIM_PWM_Start+0x234>)
 8011ba8:	4013      	ands	r3, r2
 8011baa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8011bac:	68fb      	ldr	r3, [r7, #12]
 8011bae:	2b06      	cmp	r3, #6
 8011bb0:	d015      	beq.n	8011bde <HAL_TIM_PWM_Start+0x1fa>
 8011bb2:	68fb      	ldr	r3, [r7, #12]
 8011bb4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8011bb8:	d011      	beq.n	8011bde <HAL_TIM_PWM_Start+0x1fa>
    {
      __HAL_TIM_ENABLE(htim);
 8011bba:	687b      	ldr	r3, [r7, #4]
 8011bbc:	681b      	ldr	r3, [r3, #0]
 8011bbe:	681a      	ldr	r2, [r3, #0]
 8011bc0:	687b      	ldr	r3, [r7, #4]
 8011bc2:	681b      	ldr	r3, [r3, #0]
 8011bc4:	f042 0201 	orr.w	r2, r2, #1
 8011bc8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8011bca:	e008      	b.n	8011bde <HAL_TIM_PWM_Start+0x1fa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8011bcc:	687b      	ldr	r3, [r7, #4]
 8011bce:	681b      	ldr	r3, [r3, #0]
 8011bd0:	681a      	ldr	r2, [r3, #0]
 8011bd2:	687b      	ldr	r3, [r7, #4]
 8011bd4:	681b      	ldr	r3, [r3, #0]
 8011bd6:	f042 0201 	orr.w	r2, r2, #1
 8011bda:	601a      	str	r2, [r3, #0]
 8011bdc:	e000      	b.n	8011be0 <HAL_TIM_PWM_Start+0x1fc>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8011bde:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8011be0:	2300      	movs	r3, #0
}
 8011be2:	4618      	mov	r0, r3
 8011be4:	3710      	adds	r7, #16
 8011be6:	46bd      	mov	sp, r7
 8011be8:	bd80      	pop	{r7, pc}
 8011bea:	bf00      	nop
 8011bec:	40010000 	.word	0x40010000
 8011bf0:	40010400 	.word	0x40010400
 8011bf4:	40014000 	.word	0x40014000
 8011bf8:	40014400 	.word	0x40014400
 8011bfc:	40014800 	.word	0x40014800
 8011c00:	40000400 	.word	0x40000400
 8011c04:	40000800 	.word	0x40000800
 8011c08:	40000c00 	.word	0x40000c00
 8011c0c:	40001800 	.word	0x40001800
 8011c10:	4000e000 	.word	0x4000e000
 8011c14:	4000e400 	.word	0x4000e400
 8011c18:	00010007 	.word	0x00010007

08011c1c <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8011c1c:	b580      	push	{r7, lr}
 8011c1e:	b082      	sub	sp, #8
 8011c20:	af00      	add	r7, sp, #0
 8011c22:	6078      	str	r0, [r7, #4]
 8011c24:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8011c26:	687b      	ldr	r3, [r7, #4]
 8011c28:	681b      	ldr	r3, [r3, #0]
 8011c2a:	2200      	movs	r2, #0
 8011c2c:	6839      	ldr	r1, [r7, #0]
 8011c2e:	4618      	mov	r0, r3
 8011c30:	f001 fb06 	bl	8013240 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8011c34:	687b      	ldr	r3, [r7, #4]
 8011c36:	681b      	ldr	r3, [r3, #0]
 8011c38:	4a3e      	ldr	r2, [pc, #248]	@ (8011d34 <HAL_TIM_PWM_Stop+0x118>)
 8011c3a:	4293      	cmp	r3, r2
 8011c3c:	d013      	beq.n	8011c66 <HAL_TIM_PWM_Stop+0x4a>
 8011c3e:	687b      	ldr	r3, [r7, #4]
 8011c40:	681b      	ldr	r3, [r3, #0]
 8011c42:	4a3d      	ldr	r2, [pc, #244]	@ (8011d38 <HAL_TIM_PWM_Stop+0x11c>)
 8011c44:	4293      	cmp	r3, r2
 8011c46:	d00e      	beq.n	8011c66 <HAL_TIM_PWM_Stop+0x4a>
 8011c48:	687b      	ldr	r3, [r7, #4]
 8011c4a:	681b      	ldr	r3, [r3, #0]
 8011c4c:	4a3b      	ldr	r2, [pc, #236]	@ (8011d3c <HAL_TIM_PWM_Stop+0x120>)
 8011c4e:	4293      	cmp	r3, r2
 8011c50:	d009      	beq.n	8011c66 <HAL_TIM_PWM_Stop+0x4a>
 8011c52:	687b      	ldr	r3, [r7, #4]
 8011c54:	681b      	ldr	r3, [r3, #0]
 8011c56:	4a3a      	ldr	r2, [pc, #232]	@ (8011d40 <HAL_TIM_PWM_Stop+0x124>)
 8011c58:	4293      	cmp	r3, r2
 8011c5a:	d004      	beq.n	8011c66 <HAL_TIM_PWM_Stop+0x4a>
 8011c5c:	687b      	ldr	r3, [r7, #4]
 8011c5e:	681b      	ldr	r3, [r3, #0]
 8011c60:	4a38      	ldr	r2, [pc, #224]	@ (8011d44 <HAL_TIM_PWM_Stop+0x128>)
 8011c62:	4293      	cmp	r3, r2
 8011c64:	d101      	bne.n	8011c6a <HAL_TIM_PWM_Stop+0x4e>
 8011c66:	2301      	movs	r3, #1
 8011c68:	e000      	b.n	8011c6c <HAL_TIM_PWM_Stop+0x50>
 8011c6a:	2300      	movs	r3, #0
 8011c6c:	2b00      	cmp	r3, #0
 8011c6e:	d017      	beq.n	8011ca0 <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8011c70:	687b      	ldr	r3, [r7, #4]
 8011c72:	681b      	ldr	r3, [r3, #0]
 8011c74:	6a1a      	ldr	r2, [r3, #32]
 8011c76:	f241 1311 	movw	r3, #4369	@ 0x1111
 8011c7a:	4013      	ands	r3, r2
 8011c7c:	2b00      	cmp	r3, #0
 8011c7e:	d10f      	bne.n	8011ca0 <HAL_TIM_PWM_Stop+0x84>
 8011c80:	687b      	ldr	r3, [r7, #4]
 8011c82:	681b      	ldr	r3, [r3, #0]
 8011c84:	6a1a      	ldr	r2, [r3, #32]
 8011c86:	f240 4344 	movw	r3, #1092	@ 0x444
 8011c8a:	4013      	ands	r3, r2
 8011c8c:	2b00      	cmp	r3, #0
 8011c8e:	d107      	bne.n	8011ca0 <HAL_TIM_PWM_Stop+0x84>
 8011c90:	687b      	ldr	r3, [r7, #4]
 8011c92:	681b      	ldr	r3, [r3, #0]
 8011c94:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8011c96:	687b      	ldr	r3, [r7, #4]
 8011c98:	681b      	ldr	r3, [r3, #0]
 8011c9a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8011c9e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8011ca0:	687b      	ldr	r3, [r7, #4]
 8011ca2:	681b      	ldr	r3, [r3, #0]
 8011ca4:	6a1a      	ldr	r2, [r3, #32]
 8011ca6:	f241 1311 	movw	r3, #4369	@ 0x1111
 8011caa:	4013      	ands	r3, r2
 8011cac:	2b00      	cmp	r3, #0
 8011cae:	d10f      	bne.n	8011cd0 <HAL_TIM_PWM_Stop+0xb4>
 8011cb0:	687b      	ldr	r3, [r7, #4]
 8011cb2:	681b      	ldr	r3, [r3, #0]
 8011cb4:	6a1a      	ldr	r2, [r3, #32]
 8011cb6:	f240 4344 	movw	r3, #1092	@ 0x444
 8011cba:	4013      	ands	r3, r2
 8011cbc:	2b00      	cmp	r3, #0
 8011cbe:	d107      	bne.n	8011cd0 <HAL_TIM_PWM_Stop+0xb4>
 8011cc0:	687b      	ldr	r3, [r7, #4]
 8011cc2:	681b      	ldr	r3, [r3, #0]
 8011cc4:	681a      	ldr	r2, [r3, #0]
 8011cc6:	687b      	ldr	r3, [r7, #4]
 8011cc8:	681b      	ldr	r3, [r3, #0]
 8011cca:	f022 0201 	bic.w	r2, r2, #1
 8011cce:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8011cd0:	683b      	ldr	r3, [r7, #0]
 8011cd2:	2b00      	cmp	r3, #0
 8011cd4:	d104      	bne.n	8011ce0 <HAL_TIM_PWM_Stop+0xc4>
 8011cd6:	687b      	ldr	r3, [r7, #4]
 8011cd8:	2201      	movs	r2, #1
 8011cda:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8011cde:	e023      	b.n	8011d28 <HAL_TIM_PWM_Stop+0x10c>
 8011ce0:	683b      	ldr	r3, [r7, #0]
 8011ce2:	2b04      	cmp	r3, #4
 8011ce4:	d104      	bne.n	8011cf0 <HAL_TIM_PWM_Stop+0xd4>
 8011ce6:	687b      	ldr	r3, [r7, #4]
 8011ce8:	2201      	movs	r2, #1
 8011cea:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8011cee:	e01b      	b.n	8011d28 <HAL_TIM_PWM_Stop+0x10c>
 8011cf0:	683b      	ldr	r3, [r7, #0]
 8011cf2:	2b08      	cmp	r3, #8
 8011cf4:	d104      	bne.n	8011d00 <HAL_TIM_PWM_Stop+0xe4>
 8011cf6:	687b      	ldr	r3, [r7, #4]
 8011cf8:	2201      	movs	r2, #1
 8011cfa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8011cfe:	e013      	b.n	8011d28 <HAL_TIM_PWM_Stop+0x10c>
 8011d00:	683b      	ldr	r3, [r7, #0]
 8011d02:	2b0c      	cmp	r3, #12
 8011d04:	d104      	bne.n	8011d10 <HAL_TIM_PWM_Stop+0xf4>
 8011d06:	687b      	ldr	r3, [r7, #4]
 8011d08:	2201      	movs	r2, #1
 8011d0a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8011d0e:	e00b      	b.n	8011d28 <HAL_TIM_PWM_Stop+0x10c>
 8011d10:	683b      	ldr	r3, [r7, #0]
 8011d12:	2b10      	cmp	r3, #16
 8011d14:	d104      	bne.n	8011d20 <HAL_TIM_PWM_Stop+0x104>
 8011d16:	687b      	ldr	r3, [r7, #4]
 8011d18:	2201      	movs	r2, #1
 8011d1a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8011d1e:	e003      	b.n	8011d28 <HAL_TIM_PWM_Stop+0x10c>
 8011d20:	687b      	ldr	r3, [r7, #4]
 8011d22:	2201      	movs	r2, #1
 8011d24:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 8011d28:	2300      	movs	r3, #0
}
 8011d2a:	4618      	mov	r0, r3
 8011d2c:	3708      	adds	r7, #8
 8011d2e:	46bd      	mov	sp, r7
 8011d30:	bd80      	pop	{r7, pc}
 8011d32:	bf00      	nop
 8011d34:	40010000 	.word	0x40010000
 8011d38:	40010400 	.word	0x40010400
 8011d3c:	40014000 	.word	0x40014000
 8011d40:	40014400 	.word	0x40014400
 8011d44:	40014800 	.word	0x40014800

08011d48 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 8011d48:	b580      	push	{r7, lr}
 8011d4a:	b086      	sub	sp, #24
 8011d4c:	af00      	add	r7, sp, #0
 8011d4e:	60f8      	str	r0, [r7, #12]
 8011d50:	60b9      	str	r1, [r7, #8]
 8011d52:	607a      	str	r2, [r7, #4]
 8011d54:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8011d56:	2300      	movs	r3, #0
 8011d58:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8011d5a:	68bb      	ldr	r3, [r7, #8]
 8011d5c:	2b00      	cmp	r3, #0
 8011d5e:	d109      	bne.n	8011d74 <HAL_TIM_PWM_Start_DMA+0x2c>
 8011d60:	68fb      	ldr	r3, [r7, #12]
 8011d62:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8011d66:	b2db      	uxtb	r3, r3
 8011d68:	2b02      	cmp	r3, #2
 8011d6a:	bf0c      	ite	eq
 8011d6c:	2301      	moveq	r3, #1
 8011d6e:	2300      	movne	r3, #0
 8011d70:	b2db      	uxtb	r3, r3
 8011d72:	e03c      	b.n	8011dee <HAL_TIM_PWM_Start_DMA+0xa6>
 8011d74:	68bb      	ldr	r3, [r7, #8]
 8011d76:	2b04      	cmp	r3, #4
 8011d78:	d109      	bne.n	8011d8e <HAL_TIM_PWM_Start_DMA+0x46>
 8011d7a:	68fb      	ldr	r3, [r7, #12]
 8011d7c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8011d80:	b2db      	uxtb	r3, r3
 8011d82:	2b02      	cmp	r3, #2
 8011d84:	bf0c      	ite	eq
 8011d86:	2301      	moveq	r3, #1
 8011d88:	2300      	movne	r3, #0
 8011d8a:	b2db      	uxtb	r3, r3
 8011d8c:	e02f      	b.n	8011dee <HAL_TIM_PWM_Start_DMA+0xa6>
 8011d8e:	68bb      	ldr	r3, [r7, #8]
 8011d90:	2b08      	cmp	r3, #8
 8011d92:	d109      	bne.n	8011da8 <HAL_TIM_PWM_Start_DMA+0x60>
 8011d94:	68fb      	ldr	r3, [r7, #12]
 8011d96:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8011d9a:	b2db      	uxtb	r3, r3
 8011d9c:	2b02      	cmp	r3, #2
 8011d9e:	bf0c      	ite	eq
 8011da0:	2301      	moveq	r3, #1
 8011da2:	2300      	movne	r3, #0
 8011da4:	b2db      	uxtb	r3, r3
 8011da6:	e022      	b.n	8011dee <HAL_TIM_PWM_Start_DMA+0xa6>
 8011da8:	68bb      	ldr	r3, [r7, #8]
 8011daa:	2b0c      	cmp	r3, #12
 8011dac:	d109      	bne.n	8011dc2 <HAL_TIM_PWM_Start_DMA+0x7a>
 8011dae:	68fb      	ldr	r3, [r7, #12]
 8011db0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8011db4:	b2db      	uxtb	r3, r3
 8011db6:	2b02      	cmp	r3, #2
 8011db8:	bf0c      	ite	eq
 8011dba:	2301      	moveq	r3, #1
 8011dbc:	2300      	movne	r3, #0
 8011dbe:	b2db      	uxtb	r3, r3
 8011dc0:	e015      	b.n	8011dee <HAL_TIM_PWM_Start_DMA+0xa6>
 8011dc2:	68bb      	ldr	r3, [r7, #8]
 8011dc4:	2b10      	cmp	r3, #16
 8011dc6:	d109      	bne.n	8011ddc <HAL_TIM_PWM_Start_DMA+0x94>
 8011dc8:	68fb      	ldr	r3, [r7, #12]
 8011dca:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8011dce:	b2db      	uxtb	r3, r3
 8011dd0:	2b02      	cmp	r3, #2
 8011dd2:	bf0c      	ite	eq
 8011dd4:	2301      	moveq	r3, #1
 8011dd6:	2300      	movne	r3, #0
 8011dd8:	b2db      	uxtb	r3, r3
 8011dda:	e008      	b.n	8011dee <HAL_TIM_PWM_Start_DMA+0xa6>
 8011ddc:	68fb      	ldr	r3, [r7, #12]
 8011dde:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8011de2:	b2db      	uxtb	r3, r3
 8011de4:	2b02      	cmp	r3, #2
 8011de6:	bf0c      	ite	eq
 8011de8:	2301      	moveq	r3, #1
 8011dea:	2300      	movne	r3, #0
 8011dec:	b2db      	uxtb	r3, r3
 8011dee:	2b00      	cmp	r3, #0
 8011df0:	d001      	beq.n	8011df6 <HAL_TIM_PWM_Start_DMA+0xae>
  {
    return HAL_BUSY;
 8011df2:	2302      	movs	r3, #2
 8011df4:	e1ba      	b.n	801216c <HAL_TIM_PWM_Start_DMA+0x424>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8011df6:	68bb      	ldr	r3, [r7, #8]
 8011df8:	2b00      	cmp	r3, #0
 8011dfa:	d109      	bne.n	8011e10 <HAL_TIM_PWM_Start_DMA+0xc8>
 8011dfc:	68fb      	ldr	r3, [r7, #12]
 8011dfe:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8011e02:	b2db      	uxtb	r3, r3
 8011e04:	2b01      	cmp	r3, #1
 8011e06:	bf0c      	ite	eq
 8011e08:	2301      	moveq	r3, #1
 8011e0a:	2300      	movne	r3, #0
 8011e0c:	b2db      	uxtb	r3, r3
 8011e0e:	e03c      	b.n	8011e8a <HAL_TIM_PWM_Start_DMA+0x142>
 8011e10:	68bb      	ldr	r3, [r7, #8]
 8011e12:	2b04      	cmp	r3, #4
 8011e14:	d109      	bne.n	8011e2a <HAL_TIM_PWM_Start_DMA+0xe2>
 8011e16:	68fb      	ldr	r3, [r7, #12]
 8011e18:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8011e1c:	b2db      	uxtb	r3, r3
 8011e1e:	2b01      	cmp	r3, #1
 8011e20:	bf0c      	ite	eq
 8011e22:	2301      	moveq	r3, #1
 8011e24:	2300      	movne	r3, #0
 8011e26:	b2db      	uxtb	r3, r3
 8011e28:	e02f      	b.n	8011e8a <HAL_TIM_PWM_Start_DMA+0x142>
 8011e2a:	68bb      	ldr	r3, [r7, #8]
 8011e2c:	2b08      	cmp	r3, #8
 8011e2e:	d109      	bne.n	8011e44 <HAL_TIM_PWM_Start_DMA+0xfc>
 8011e30:	68fb      	ldr	r3, [r7, #12]
 8011e32:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8011e36:	b2db      	uxtb	r3, r3
 8011e38:	2b01      	cmp	r3, #1
 8011e3a:	bf0c      	ite	eq
 8011e3c:	2301      	moveq	r3, #1
 8011e3e:	2300      	movne	r3, #0
 8011e40:	b2db      	uxtb	r3, r3
 8011e42:	e022      	b.n	8011e8a <HAL_TIM_PWM_Start_DMA+0x142>
 8011e44:	68bb      	ldr	r3, [r7, #8]
 8011e46:	2b0c      	cmp	r3, #12
 8011e48:	d109      	bne.n	8011e5e <HAL_TIM_PWM_Start_DMA+0x116>
 8011e4a:	68fb      	ldr	r3, [r7, #12]
 8011e4c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8011e50:	b2db      	uxtb	r3, r3
 8011e52:	2b01      	cmp	r3, #1
 8011e54:	bf0c      	ite	eq
 8011e56:	2301      	moveq	r3, #1
 8011e58:	2300      	movne	r3, #0
 8011e5a:	b2db      	uxtb	r3, r3
 8011e5c:	e015      	b.n	8011e8a <HAL_TIM_PWM_Start_DMA+0x142>
 8011e5e:	68bb      	ldr	r3, [r7, #8]
 8011e60:	2b10      	cmp	r3, #16
 8011e62:	d109      	bne.n	8011e78 <HAL_TIM_PWM_Start_DMA+0x130>
 8011e64:	68fb      	ldr	r3, [r7, #12]
 8011e66:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8011e6a:	b2db      	uxtb	r3, r3
 8011e6c:	2b01      	cmp	r3, #1
 8011e6e:	bf0c      	ite	eq
 8011e70:	2301      	moveq	r3, #1
 8011e72:	2300      	movne	r3, #0
 8011e74:	b2db      	uxtb	r3, r3
 8011e76:	e008      	b.n	8011e8a <HAL_TIM_PWM_Start_DMA+0x142>
 8011e78:	68fb      	ldr	r3, [r7, #12]
 8011e7a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8011e7e:	b2db      	uxtb	r3, r3
 8011e80:	2b01      	cmp	r3, #1
 8011e82:	bf0c      	ite	eq
 8011e84:	2301      	moveq	r3, #1
 8011e86:	2300      	movne	r3, #0
 8011e88:	b2db      	uxtb	r3, r3
 8011e8a:	2b00      	cmp	r3, #0
 8011e8c:	d034      	beq.n	8011ef8 <HAL_TIM_PWM_Start_DMA+0x1b0>
  {
    if ((pData == NULL) || (Length == 0U))
 8011e8e:	687b      	ldr	r3, [r7, #4]
 8011e90:	2b00      	cmp	r3, #0
 8011e92:	d002      	beq.n	8011e9a <HAL_TIM_PWM_Start_DMA+0x152>
 8011e94:	887b      	ldrh	r3, [r7, #2]
 8011e96:	2b00      	cmp	r3, #0
 8011e98:	d101      	bne.n	8011e9e <HAL_TIM_PWM_Start_DMA+0x156>
    {
      return HAL_ERROR;
 8011e9a:	2301      	movs	r3, #1
 8011e9c:	e166      	b.n	801216c <HAL_TIM_PWM_Start_DMA+0x424>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8011e9e:	68bb      	ldr	r3, [r7, #8]
 8011ea0:	2b00      	cmp	r3, #0
 8011ea2:	d104      	bne.n	8011eae <HAL_TIM_PWM_Start_DMA+0x166>
 8011ea4:	68fb      	ldr	r3, [r7, #12]
 8011ea6:	2202      	movs	r2, #2
 8011ea8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8011eac:	e026      	b.n	8011efc <HAL_TIM_PWM_Start_DMA+0x1b4>
 8011eae:	68bb      	ldr	r3, [r7, #8]
 8011eb0:	2b04      	cmp	r3, #4
 8011eb2:	d104      	bne.n	8011ebe <HAL_TIM_PWM_Start_DMA+0x176>
 8011eb4:	68fb      	ldr	r3, [r7, #12]
 8011eb6:	2202      	movs	r2, #2
 8011eb8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8011ebc:	e01e      	b.n	8011efc <HAL_TIM_PWM_Start_DMA+0x1b4>
 8011ebe:	68bb      	ldr	r3, [r7, #8]
 8011ec0:	2b08      	cmp	r3, #8
 8011ec2:	d104      	bne.n	8011ece <HAL_TIM_PWM_Start_DMA+0x186>
 8011ec4:	68fb      	ldr	r3, [r7, #12]
 8011ec6:	2202      	movs	r2, #2
 8011ec8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8011ecc:	e016      	b.n	8011efc <HAL_TIM_PWM_Start_DMA+0x1b4>
 8011ece:	68bb      	ldr	r3, [r7, #8]
 8011ed0:	2b0c      	cmp	r3, #12
 8011ed2:	d104      	bne.n	8011ede <HAL_TIM_PWM_Start_DMA+0x196>
 8011ed4:	68fb      	ldr	r3, [r7, #12]
 8011ed6:	2202      	movs	r2, #2
 8011ed8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8011edc:	e00e      	b.n	8011efc <HAL_TIM_PWM_Start_DMA+0x1b4>
 8011ede:	68bb      	ldr	r3, [r7, #8]
 8011ee0:	2b10      	cmp	r3, #16
 8011ee2:	d104      	bne.n	8011eee <HAL_TIM_PWM_Start_DMA+0x1a6>
 8011ee4:	68fb      	ldr	r3, [r7, #12]
 8011ee6:	2202      	movs	r2, #2
 8011ee8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8011eec:	e006      	b.n	8011efc <HAL_TIM_PWM_Start_DMA+0x1b4>
 8011eee:	68fb      	ldr	r3, [r7, #12]
 8011ef0:	2202      	movs	r2, #2
 8011ef2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8011ef6:	e001      	b.n	8011efc <HAL_TIM_PWM_Start_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_ERROR;
 8011ef8:	2301      	movs	r3, #1
 8011efa:	e137      	b.n	801216c <HAL_TIM_PWM_Start_DMA+0x424>
  }

  switch (Channel)
 8011efc:	68bb      	ldr	r3, [r7, #8]
 8011efe:	2b0c      	cmp	r3, #12
 8011f00:	f200 80ae 	bhi.w	8012060 <HAL_TIM_PWM_Start_DMA+0x318>
 8011f04:	a201      	add	r2, pc, #4	@ (adr r2, 8011f0c <HAL_TIM_PWM_Start_DMA+0x1c4>)
 8011f06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011f0a:	bf00      	nop
 8011f0c:	08011f41 	.word	0x08011f41
 8011f10:	08012061 	.word	0x08012061
 8011f14:	08012061 	.word	0x08012061
 8011f18:	08012061 	.word	0x08012061
 8011f1c:	08011f89 	.word	0x08011f89
 8011f20:	08012061 	.word	0x08012061
 8011f24:	08012061 	.word	0x08012061
 8011f28:	08012061 	.word	0x08012061
 8011f2c:	08011fd1 	.word	0x08011fd1
 8011f30:	08012061 	.word	0x08012061
 8011f34:	08012061 	.word	0x08012061
 8011f38:	08012061 	.word	0x08012061
 8011f3c:	08012019 	.word	0x08012019
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8011f40:	68fb      	ldr	r3, [r7, #12]
 8011f42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011f44:	4a8b      	ldr	r2, [pc, #556]	@ (8012174 <HAL_TIM_PWM_Start_DMA+0x42c>)
 8011f46:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8011f48:	68fb      	ldr	r3, [r7, #12]
 8011f4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011f4c:	4a8a      	ldr	r2, [pc, #552]	@ (8012178 <HAL_TIM_PWM_Start_DMA+0x430>)
 8011f4e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8011f50:	68fb      	ldr	r3, [r7, #12]
 8011f52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011f54:	4a89      	ldr	r2, [pc, #548]	@ (801217c <HAL_TIM_PWM_Start_DMA+0x434>)
 8011f56:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8011f58:	68fb      	ldr	r3, [r7, #12]
 8011f5a:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8011f5c:	6879      	ldr	r1, [r7, #4]
 8011f5e:	68fb      	ldr	r3, [r7, #12]
 8011f60:	681b      	ldr	r3, [r3, #0]
 8011f62:	3334      	adds	r3, #52	@ 0x34
 8011f64:	461a      	mov	r2, r3
 8011f66:	887b      	ldrh	r3, [r7, #2]
 8011f68:	f7f7 fd72 	bl	8009a50 <HAL_DMA_Start_IT>
 8011f6c:	4603      	mov	r3, r0
 8011f6e:	2b00      	cmp	r3, #0
 8011f70:	d001      	beq.n	8011f76 <HAL_TIM_PWM_Start_DMA+0x22e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8011f72:	2301      	movs	r3, #1
 8011f74:	e0fa      	b.n	801216c <HAL_TIM_PWM_Start_DMA+0x424>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8011f76:	68fb      	ldr	r3, [r7, #12]
 8011f78:	681b      	ldr	r3, [r3, #0]
 8011f7a:	68da      	ldr	r2, [r3, #12]
 8011f7c:	68fb      	ldr	r3, [r7, #12]
 8011f7e:	681b      	ldr	r3, [r3, #0]
 8011f80:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8011f84:	60da      	str	r2, [r3, #12]
      break;
 8011f86:	e06e      	b.n	8012066 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8011f88:	68fb      	ldr	r3, [r7, #12]
 8011f8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011f8c:	4a79      	ldr	r2, [pc, #484]	@ (8012174 <HAL_TIM_PWM_Start_DMA+0x42c>)
 8011f8e:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8011f90:	68fb      	ldr	r3, [r7, #12]
 8011f92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011f94:	4a78      	ldr	r2, [pc, #480]	@ (8012178 <HAL_TIM_PWM_Start_DMA+0x430>)
 8011f96:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8011f98:	68fb      	ldr	r3, [r7, #12]
 8011f9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011f9c:	4a77      	ldr	r2, [pc, #476]	@ (801217c <HAL_TIM_PWM_Start_DMA+0x434>)
 8011f9e:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8011fa0:	68fb      	ldr	r3, [r7, #12]
 8011fa2:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8011fa4:	6879      	ldr	r1, [r7, #4]
 8011fa6:	68fb      	ldr	r3, [r7, #12]
 8011fa8:	681b      	ldr	r3, [r3, #0]
 8011faa:	3338      	adds	r3, #56	@ 0x38
 8011fac:	461a      	mov	r2, r3
 8011fae:	887b      	ldrh	r3, [r7, #2]
 8011fb0:	f7f7 fd4e 	bl	8009a50 <HAL_DMA_Start_IT>
 8011fb4:	4603      	mov	r3, r0
 8011fb6:	2b00      	cmp	r3, #0
 8011fb8:	d001      	beq.n	8011fbe <HAL_TIM_PWM_Start_DMA+0x276>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8011fba:	2301      	movs	r3, #1
 8011fbc:	e0d6      	b.n	801216c <HAL_TIM_PWM_Start_DMA+0x424>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8011fbe:	68fb      	ldr	r3, [r7, #12]
 8011fc0:	681b      	ldr	r3, [r3, #0]
 8011fc2:	68da      	ldr	r2, [r3, #12]
 8011fc4:	68fb      	ldr	r3, [r7, #12]
 8011fc6:	681b      	ldr	r3, [r3, #0]
 8011fc8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8011fcc:	60da      	str	r2, [r3, #12]
      break;
 8011fce:	e04a      	b.n	8012066 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8011fd0:	68fb      	ldr	r3, [r7, #12]
 8011fd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011fd4:	4a67      	ldr	r2, [pc, #412]	@ (8012174 <HAL_TIM_PWM_Start_DMA+0x42c>)
 8011fd6:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8011fd8:	68fb      	ldr	r3, [r7, #12]
 8011fda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011fdc:	4a66      	ldr	r2, [pc, #408]	@ (8012178 <HAL_TIM_PWM_Start_DMA+0x430>)
 8011fde:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8011fe0:	68fb      	ldr	r3, [r7, #12]
 8011fe2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011fe4:	4a65      	ldr	r2, [pc, #404]	@ (801217c <HAL_TIM_PWM_Start_DMA+0x434>)
 8011fe6:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8011fe8:	68fb      	ldr	r3, [r7, #12]
 8011fea:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8011fec:	6879      	ldr	r1, [r7, #4]
 8011fee:	68fb      	ldr	r3, [r7, #12]
 8011ff0:	681b      	ldr	r3, [r3, #0]
 8011ff2:	333c      	adds	r3, #60	@ 0x3c
 8011ff4:	461a      	mov	r2, r3
 8011ff6:	887b      	ldrh	r3, [r7, #2]
 8011ff8:	f7f7 fd2a 	bl	8009a50 <HAL_DMA_Start_IT>
 8011ffc:	4603      	mov	r3, r0
 8011ffe:	2b00      	cmp	r3, #0
 8012000:	d001      	beq.n	8012006 <HAL_TIM_PWM_Start_DMA+0x2be>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8012002:	2301      	movs	r3, #1
 8012004:	e0b2      	b.n	801216c <HAL_TIM_PWM_Start_DMA+0x424>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8012006:	68fb      	ldr	r3, [r7, #12]
 8012008:	681b      	ldr	r3, [r3, #0]
 801200a:	68da      	ldr	r2, [r3, #12]
 801200c:	68fb      	ldr	r3, [r7, #12]
 801200e:	681b      	ldr	r3, [r3, #0]
 8012010:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8012014:	60da      	str	r2, [r3, #12]
      break;
 8012016:	e026      	b.n	8012066 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8012018:	68fb      	ldr	r3, [r7, #12]
 801201a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801201c:	4a55      	ldr	r2, [pc, #340]	@ (8012174 <HAL_TIM_PWM_Start_DMA+0x42c>)
 801201e:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8012020:	68fb      	ldr	r3, [r7, #12]
 8012022:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012024:	4a54      	ldr	r2, [pc, #336]	@ (8012178 <HAL_TIM_PWM_Start_DMA+0x430>)
 8012026:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8012028:	68fb      	ldr	r3, [r7, #12]
 801202a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801202c:	4a53      	ldr	r2, [pc, #332]	@ (801217c <HAL_TIM_PWM_Start_DMA+0x434>)
 801202e:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8012030:	68fb      	ldr	r3, [r7, #12]
 8012032:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8012034:	6879      	ldr	r1, [r7, #4]
 8012036:	68fb      	ldr	r3, [r7, #12]
 8012038:	681b      	ldr	r3, [r3, #0]
 801203a:	3340      	adds	r3, #64	@ 0x40
 801203c:	461a      	mov	r2, r3
 801203e:	887b      	ldrh	r3, [r7, #2]
 8012040:	f7f7 fd06 	bl	8009a50 <HAL_DMA_Start_IT>
 8012044:	4603      	mov	r3, r0
 8012046:	2b00      	cmp	r3, #0
 8012048:	d001      	beq.n	801204e <HAL_TIM_PWM_Start_DMA+0x306>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 801204a:	2301      	movs	r3, #1
 801204c:	e08e      	b.n	801216c <HAL_TIM_PWM_Start_DMA+0x424>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 801204e:	68fb      	ldr	r3, [r7, #12]
 8012050:	681b      	ldr	r3, [r3, #0]
 8012052:	68da      	ldr	r2, [r3, #12]
 8012054:	68fb      	ldr	r3, [r7, #12]
 8012056:	681b      	ldr	r3, [r3, #0]
 8012058:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 801205c:	60da      	str	r2, [r3, #12]
      break;
 801205e:	e002      	b.n	8012066 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    default:
      status = HAL_ERROR;
 8012060:	2301      	movs	r3, #1
 8012062:	75fb      	strb	r3, [r7, #23]
      break;
 8012064:	bf00      	nop
  }

  if (status == HAL_OK)
 8012066:	7dfb      	ldrb	r3, [r7, #23]
 8012068:	2b00      	cmp	r3, #0
 801206a:	d17e      	bne.n	801216a <HAL_TIM_PWM_Start_DMA+0x422>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 801206c:	68fb      	ldr	r3, [r7, #12]
 801206e:	681b      	ldr	r3, [r3, #0]
 8012070:	2201      	movs	r2, #1
 8012072:	68b9      	ldr	r1, [r7, #8]
 8012074:	4618      	mov	r0, r3
 8012076:	f001 f8e3 	bl	8013240 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 801207a:	68fb      	ldr	r3, [r7, #12]
 801207c:	681b      	ldr	r3, [r3, #0]
 801207e:	4a40      	ldr	r2, [pc, #256]	@ (8012180 <HAL_TIM_PWM_Start_DMA+0x438>)
 8012080:	4293      	cmp	r3, r2
 8012082:	d013      	beq.n	80120ac <HAL_TIM_PWM_Start_DMA+0x364>
 8012084:	68fb      	ldr	r3, [r7, #12]
 8012086:	681b      	ldr	r3, [r3, #0]
 8012088:	4a3e      	ldr	r2, [pc, #248]	@ (8012184 <HAL_TIM_PWM_Start_DMA+0x43c>)
 801208a:	4293      	cmp	r3, r2
 801208c:	d00e      	beq.n	80120ac <HAL_TIM_PWM_Start_DMA+0x364>
 801208e:	68fb      	ldr	r3, [r7, #12]
 8012090:	681b      	ldr	r3, [r3, #0]
 8012092:	4a3d      	ldr	r2, [pc, #244]	@ (8012188 <HAL_TIM_PWM_Start_DMA+0x440>)
 8012094:	4293      	cmp	r3, r2
 8012096:	d009      	beq.n	80120ac <HAL_TIM_PWM_Start_DMA+0x364>
 8012098:	68fb      	ldr	r3, [r7, #12]
 801209a:	681b      	ldr	r3, [r3, #0]
 801209c:	4a3b      	ldr	r2, [pc, #236]	@ (801218c <HAL_TIM_PWM_Start_DMA+0x444>)
 801209e:	4293      	cmp	r3, r2
 80120a0:	d004      	beq.n	80120ac <HAL_TIM_PWM_Start_DMA+0x364>
 80120a2:	68fb      	ldr	r3, [r7, #12]
 80120a4:	681b      	ldr	r3, [r3, #0]
 80120a6:	4a3a      	ldr	r2, [pc, #232]	@ (8012190 <HAL_TIM_PWM_Start_DMA+0x448>)
 80120a8:	4293      	cmp	r3, r2
 80120aa:	d101      	bne.n	80120b0 <HAL_TIM_PWM_Start_DMA+0x368>
 80120ac:	2301      	movs	r3, #1
 80120ae:	e000      	b.n	80120b2 <HAL_TIM_PWM_Start_DMA+0x36a>
 80120b0:	2300      	movs	r3, #0
 80120b2:	2b00      	cmp	r3, #0
 80120b4:	d007      	beq.n	80120c6 <HAL_TIM_PWM_Start_DMA+0x37e>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 80120b6:	68fb      	ldr	r3, [r7, #12]
 80120b8:	681b      	ldr	r3, [r3, #0]
 80120ba:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80120bc:	68fb      	ldr	r3, [r7, #12]
 80120be:	681b      	ldr	r3, [r3, #0]
 80120c0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80120c4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80120c6:	68fb      	ldr	r3, [r7, #12]
 80120c8:	681b      	ldr	r3, [r3, #0]
 80120ca:	4a2d      	ldr	r2, [pc, #180]	@ (8012180 <HAL_TIM_PWM_Start_DMA+0x438>)
 80120cc:	4293      	cmp	r3, r2
 80120ce:	d02c      	beq.n	801212a <HAL_TIM_PWM_Start_DMA+0x3e2>
 80120d0:	68fb      	ldr	r3, [r7, #12]
 80120d2:	681b      	ldr	r3, [r3, #0]
 80120d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80120d8:	d027      	beq.n	801212a <HAL_TIM_PWM_Start_DMA+0x3e2>
 80120da:	68fb      	ldr	r3, [r7, #12]
 80120dc:	681b      	ldr	r3, [r3, #0]
 80120de:	4a2d      	ldr	r2, [pc, #180]	@ (8012194 <HAL_TIM_PWM_Start_DMA+0x44c>)
 80120e0:	4293      	cmp	r3, r2
 80120e2:	d022      	beq.n	801212a <HAL_TIM_PWM_Start_DMA+0x3e2>
 80120e4:	68fb      	ldr	r3, [r7, #12]
 80120e6:	681b      	ldr	r3, [r3, #0]
 80120e8:	4a2b      	ldr	r2, [pc, #172]	@ (8012198 <HAL_TIM_PWM_Start_DMA+0x450>)
 80120ea:	4293      	cmp	r3, r2
 80120ec:	d01d      	beq.n	801212a <HAL_TIM_PWM_Start_DMA+0x3e2>
 80120ee:	68fb      	ldr	r3, [r7, #12]
 80120f0:	681b      	ldr	r3, [r3, #0]
 80120f2:	4a2a      	ldr	r2, [pc, #168]	@ (801219c <HAL_TIM_PWM_Start_DMA+0x454>)
 80120f4:	4293      	cmp	r3, r2
 80120f6:	d018      	beq.n	801212a <HAL_TIM_PWM_Start_DMA+0x3e2>
 80120f8:	68fb      	ldr	r3, [r7, #12]
 80120fa:	681b      	ldr	r3, [r3, #0]
 80120fc:	4a21      	ldr	r2, [pc, #132]	@ (8012184 <HAL_TIM_PWM_Start_DMA+0x43c>)
 80120fe:	4293      	cmp	r3, r2
 8012100:	d013      	beq.n	801212a <HAL_TIM_PWM_Start_DMA+0x3e2>
 8012102:	68fb      	ldr	r3, [r7, #12]
 8012104:	681b      	ldr	r3, [r3, #0]
 8012106:	4a26      	ldr	r2, [pc, #152]	@ (80121a0 <HAL_TIM_PWM_Start_DMA+0x458>)
 8012108:	4293      	cmp	r3, r2
 801210a:	d00e      	beq.n	801212a <HAL_TIM_PWM_Start_DMA+0x3e2>
 801210c:	68fb      	ldr	r3, [r7, #12]
 801210e:	681b      	ldr	r3, [r3, #0]
 8012110:	4a1d      	ldr	r2, [pc, #116]	@ (8012188 <HAL_TIM_PWM_Start_DMA+0x440>)
 8012112:	4293      	cmp	r3, r2
 8012114:	d009      	beq.n	801212a <HAL_TIM_PWM_Start_DMA+0x3e2>
 8012116:	68fb      	ldr	r3, [r7, #12]
 8012118:	681b      	ldr	r3, [r3, #0]
 801211a:	4a22      	ldr	r2, [pc, #136]	@ (80121a4 <HAL_TIM_PWM_Start_DMA+0x45c>)
 801211c:	4293      	cmp	r3, r2
 801211e:	d004      	beq.n	801212a <HAL_TIM_PWM_Start_DMA+0x3e2>
 8012120:	68fb      	ldr	r3, [r7, #12]
 8012122:	681b      	ldr	r3, [r3, #0]
 8012124:	4a20      	ldr	r2, [pc, #128]	@ (80121a8 <HAL_TIM_PWM_Start_DMA+0x460>)
 8012126:	4293      	cmp	r3, r2
 8012128:	d115      	bne.n	8012156 <HAL_TIM_PWM_Start_DMA+0x40e>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 801212a:	68fb      	ldr	r3, [r7, #12]
 801212c:	681b      	ldr	r3, [r3, #0]
 801212e:	689a      	ldr	r2, [r3, #8]
 8012130:	4b1e      	ldr	r3, [pc, #120]	@ (80121ac <HAL_TIM_PWM_Start_DMA+0x464>)
 8012132:	4013      	ands	r3, r2
 8012134:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012136:	693b      	ldr	r3, [r7, #16]
 8012138:	2b06      	cmp	r3, #6
 801213a:	d015      	beq.n	8012168 <HAL_TIM_PWM_Start_DMA+0x420>
 801213c:	693b      	ldr	r3, [r7, #16]
 801213e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8012142:	d011      	beq.n	8012168 <HAL_TIM_PWM_Start_DMA+0x420>
      {
        __HAL_TIM_ENABLE(htim);
 8012144:	68fb      	ldr	r3, [r7, #12]
 8012146:	681b      	ldr	r3, [r3, #0]
 8012148:	681a      	ldr	r2, [r3, #0]
 801214a:	68fb      	ldr	r3, [r7, #12]
 801214c:	681b      	ldr	r3, [r3, #0]
 801214e:	f042 0201 	orr.w	r2, r2, #1
 8012152:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012154:	e008      	b.n	8012168 <HAL_TIM_PWM_Start_DMA+0x420>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8012156:	68fb      	ldr	r3, [r7, #12]
 8012158:	681b      	ldr	r3, [r3, #0]
 801215a:	681a      	ldr	r2, [r3, #0]
 801215c:	68fb      	ldr	r3, [r7, #12]
 801215e:	681b      	ldr	r3, [r3, #0]
 8012160:	f042 0201 	orr.w	r2, r2, #1
 8012164:	601a      	str	r2, [r3, #0]
 8012166:	e000      	b.n	801216a <HAL_TIM_PWM_Start_DMA+0x422>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012168:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 801216a:	7dfb      	ldrb	r3, [r7, #23]
}
 801216c:	4618      	mov	r0, r3
 801216e:	3718      	adds	r7, #24
 8012170:	46bd      	mov	sp, r7
 8012172:	bd80      	pop	{r7, pc}
 8012174:	080128e3 	.word	0x080128e3
 8012178:	0801298b 	.word	0x0801298b
 801217c:	08012851 	.word	0x08012851
 8012180:	40010000 	.word	0x40010000
 8012184:	40010400 	.word	0x40010400
 8012188:	40014000 	.word	0x40014000
 801218c:	40014400 	.word	0x40014400
 8012190:	40014800 	.word	0x40014800
 8012194:	40000400 	.word	0x40000400
 8012198:	40000800 	.word	0x40000800
 801219c:	40000c00 	.word	0x40000c00
 80121a0:	40001800 	.word	0x40001800
 80121a4:	4000e000 	.word	0x4000e000
 80121a8:	4000e400 	.word	0x4000e400
 80121ac:	00010007 	.word	0x00010007

080121b0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80121b0:	b580      	push	{r7, lr}
 80121b2:	b084      	sub	sp, #16
 80121b4:	af00      	add	r7, sp, #0
 80121b6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80121b8:	687b      	ldr	r3, [r7, #4]
 80121ba:	681b      	ldr	r3, [r3, #0]
 80121bc:	68db      	ldr	r3, [r3, #12]
 80121be:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80121c0:	687b      	ldr	r3, [r7, #4]
 80121c2:	681b      	ldr	r3, [r3, #0]
 80121c4:	691b      	ldr	r3, [r3, #16]
 80121c6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80121c8:	68bb      	ldr	r3, [r7, #8]
 80121ca:	f003 0302 	and.w	r3, r3, #2
 80121ce:	2b00      	cmp	r3, #0
 80121d0:	d020      	beq.n	8012214 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80121d2:	68fb      	ldr	r3, [r7, #12]
 80121d4:	f003 0302 	and.w	r3, r3, #2
 80121d8:	2b00      	cmp	r3, #0
 80121da:	d01b      	beq.n	8012214 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80121dc:	687b      	ldr	r3, [r7, #4]
 80121de:	681b      	ldr	r3, [r3, #0]
 80121e0:	f06f 0202 	mvn.w	r2, #2
 80121e4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80121e6:	687b      	ldr	r3, [r7, #4]
 80121e8:	2201      	movs	r2, #1
 80121ea:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80121ec:	687b      	ldr	r3, [r7, #4]
 80121ee:	681b      	ldr	r3, [r3, #0]
 80121f0:	699b      	ldr	r3, [r3, #24]
 80121f2:	f003 0303 	and.w	r3, r3, #3
 80121f6:	2b00      	cmp	r3, #0
 80121f8:	d003      	beq.n	8012202 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80121fa:	6878      	ldr	r0, [r7, #4]
 80121fc:	f000 faf6 	bl	80127ec <HAL_TIM_IC_CaptureCallback>
 8012200:	e005      	b.n	801220e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8012202:	6878      	ldr	r0, [r7, #4]
 8012204:	f000 fae8 	bl	80127d8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8012208:	6878      	ldr	r0, [r7, #4]
 801220a:	f000 faf9 	bl	8012800 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801220e:	687b      	ldr	r3, [r7, #4]
 8012210:	2200      	movs	r2, #0
 8012212:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8012214:	68bb      	ldr	r3, [r7, #8]
 8012216:	f003 0304 	and.w	r3, r3, #4
 801221a:	2b00      	cmp	r3, #0
 801221c:	d020      	beq.n	8012260 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 801221e:	68fb      	ldr	r3, [r7, #12]
 8012220:	f003 0304 	and.w	r3, r3, #4
 8012224:	2b00      	cmp	r3, #0
 8012226:	d01b      	beq.n	8012260 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8012228:	687b      	ldr	r3, [r7, #4]
 801222a:	681b      	ldr	r3, [r3, #0]
 801222c:	f06f 0204 	mvn.w	r2, #4
 8012230:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8012232:	687b      	ldr	r3, [r7, #4]
 8012234:	2202      	movs	r2, #2
 8012236:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8012238:	687b      	ldr	r3, [r7, #4]
 801223a:	681b      	ldr	r3, [r3, #0]
 801223c:	699b      	ldr	r3, [r3, #24]
 801223e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8012242:	2b00      	cmp	r3, #0
 8012244:	d003      	beq.n	801224e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8012246:	6878      	ldr	r0, [r7, #4]
 8012248:	f000 fad0 	bl	80127ec <HAL_TIM_IC_CaptureCallback>
 801224c:	e005      	b.n	801225a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801224e:	6878      	ldr	r0, [r7, #4]
 8012250:	f000 fac2 	bl	80127d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8012254:	6878      	ldr	r0, [r7, #4]
 8012256:	f000 fad3 	bl	8012800 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801225a:	687b      	ldr	r3, [r7, #4]
 801225c:	2200      	movs	r2, #0
 801225e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8012260:	68bb      	ldr	r3, [r7, #8]
 8012262:	f003 0308 	and.w	r3, r3, #8
 8012266:	2b00      	cmp	r3, #0
 8012268:	d020      	beq.n	80122ac <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 801226a:	68fb      	ldr	r3, [r7, #12]
 801226c:	f003 0308 	and.w	r3, r3, #8
 8012270:	2b00      	cmp	r3, #0
 8012272:	d01b      	beq.n	80122ac <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8012274:	687b      	ldr	r3, [r7, #4]
 8012276:	681b      	ldr	r3, [r3, #0]
 8012278:	f06f 0208 	mvn.w	r2, #8
 801227c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 801227e:	687b      	ldr	r3, [r7, #4]
 8012280:	2204      	movs	r2, #4
 8012282:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8012284:	687b      	ldr	r3, [r7, #4]
 8012286:	681b      	ldr	r3, [r3, #0]
 8012288:	69db      	ldr	r3, [r3, #28]
 801228a:	f003 0303 	and.w	r3, r3, #3
 801228e:	2b00      	cmp	r3, #0
 8012290:	d003      	beq.n	801229a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8012292:	6878      	ldr	r0, [r7, #4]
 8012294:	f000 faaa 	bl	80127ec <HAL_TIM_IC_CaptureCallback>
 8012298:	e005      	b.n	80122a6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801229a:	6878      	ldr	r0, [r7, #4]
 801229c:	f000 fa9c 	bl	80127d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80122a0:	6878      	ldr	r0, [r7, #4]
 80122a2:	f000 faad 	bl	8012800 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80122a6:	687b      	ldr	r3, [r7, #4]
 80122a8:	2200      	movs	r2, #0
 80122aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80122ac:	68bb      	ldr	r3, [r7, #8]
 80122ae:	f003 0310 	and.w	r3, r3, #16
 80122b2:	2b00      	cmp	r3, #0
 80122b4:	d020      	beq.n	80122f8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80122b6:	68fb      	ldr	r3, [r7, #12]
 80122b8:	f003 0310 	and.w	r3, r3, #16
 80122bc:	2b00      	cmp	r3, #0
 80122be:	d01b      	beq.n	80122f8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80122c0:	687b      	ldr	r3, [r7, #4]
 80122c2:	681b      	ldr	r3, [r3, #0]
 80122c4:	f06f 0210 	mvn.w	r2, #16
 80122c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80122ca:	687b      	ldr	r3, [r7, #4]
 80122cc:	2208      	movs	r2, #8
 80122ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80122d0:	687b      	ldr	r3, [r7, #4]
 80122d2:	681b      	ldr	r3, [r3, #0]
 80122d4:	69db      	ldr	r3, [r3, #28]
 80122d6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80122da:	2b00      	cmp	r3, #0
 80122dc:	d003      	beq.n	80122e6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80122de:	6878      	ldr	r0, [r7, #4]
 80122e0:	f000 fa84 	bl	80127ec <HAL_TIM_IC_CaptureCallback>
 80122e4:	e005      	b.n	80122f2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80122e6:	6878      	ldr	r0, [r7, #4]
 80122e8:	f000 fa76 	bl	80127d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80122ec:	6878      	ldr	r0, [r7, #4]
 80122ee:	f000 fa87 	bl	8012800 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80122f2:	687b      	ldr	r3, [r7, #4]
 80122f4:	2200      	movs	r2, #0
 80122f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80122f8:	68bb      	ldr	r3, [r7, #8]
 80122fa:	f003 0301 	and.w	r3, r3, #1
 80122fe:	2b00      	cmp	r3, #0
 8012300:	d00c      	beq.n	801231c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8012302:	68fb      	ldr	r3, [r7, #12]
 8012304:	f003 0301 	and.w	r3, r3, #1
 8012308:	2b00      	cmp	r3, #0
 801230a:	d007      	beq.n	801231c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 801230c:	687b      	ldr	r3, [r7, #4]
 801230e:	681b      	ldr	r3, [r3, #0]
 8012310:	f06f 0201 	mvn.w	r2, #1
 8012314:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8012316:	6878      	ldr	r0, [r7, #4]
 8012318:	f7ee ffbe 	bl	8001298 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 801231c:	68bb      	ldr	r3, [r7, #8]
 801231e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8012322:	2b00      	cmp	r3, #0
 8012324:	d104      	bne.n	8012330 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8012326:	68bb      	ldr	r3, [r7, #8]
 8012328:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 801232c:	2b00      	cmp	r3, #0
 801232e:	d00c      	beq.n	801234a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8012330:	68fb      	ldr	r3, [r7, #12]
 8012332:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8012336:	2b00      	cmp	r3, #0
 8012338:	d007      	beq.n	801234a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 801233a:	687b      	ldr	r3, [r7, #4]
 801233c:	681b      	ldr	r3, [r3, #0]
 801233e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8012342:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8012344:	6878      	ldr	r0, [r7, #4]
 8012346:	f001 f847 	bl	80133d8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 801234a:	68bb      	ldr	r3, [r7, #8]
 801234c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8012350:	2b00      	cmp	r3, #0
 8012352:	d00c      	beq.n	801236e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8012354:	68fb      	ldr	r3, [r7, #12]
 8012356:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801235a:	2b00      	cmp	r3, #0
 801235c:	d007      	beq.n	801236e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 801235e:	687b      	ldr	r3, [r7, #4]
 8012360:	681b      	ldr	r3, [r3, #0]
 8012362:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8012366:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8012368:	6878      	ldr	r0, [r7, #4]
 801236a:	f001 f83f 	bl	80133ec <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 801236e:	68bb      	ldr	r3, [r7, #8]
 8012370:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012374:	2b00      	cmp	r3, #0
 8012376:	d00c      	beq.n	8012392 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8012378:	68fb      	ldr	r3, [r7, #12]
 801237a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801237e:	2b00      	cmp	r3, #0
 8012380:	d007      	beq.n	8012392 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8012382:	687b      	ldr	r3, [r7, #4]
 8012384:	681b      	ldr	r3, [r3, #0]
 8012386:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 801238a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 801238c:	6878      	ldr	r0, [r7, #4]
 801238e:	f000 fa4b 	bl	8012828 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8012392:	68bb      	ldr	r3, [r7, #8]
 8012394:	f003 0320 	and.w	r3, r3, #32
 8012398:	2b00      	cmp	r3, #0
 801239a:	d00c      	beq.n	80123b6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 801239c:	68fb      	ldr	r3, [r7, #12]
 801239e:	f003 0320 	and.w	r3, r3, #32
 80123a2:	2b00      	cmp	r3, #0
 80123a4:	d007      	beq.n	80123b6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80123a6:	687b      	ldr	r3, [r7, #4]
 80123a8:	681b      	ldr	r3, [r3, #0]
 80123aa:	f06f 0220 	mvn.w	r2, #32
 80123ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80123b0:	6878      	ldr	r0, [r7, #4]
 80123b2:	f001 f807 	bl	80133c4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80123b6:	bf00      	nop
 80123b8:	3710      	adds	r7, #16
 80123ba:	46bd      	mov	sp, r7
 80123bc:	bd80      	pop	{r7, pc}
	...

080123c0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80123c0:	b580      	push	{r7, lr}
 80123c2:	b086      	sub	sp, #24
 80123c4:	af00      	add	r7, sp, #0
 80123c6:	60f8      	str	r0, [r7, #12]
 80123c8:	60b9      	str	r1, [r7, #8]
 80123ca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80123cc:	2300      	movs	r3, #0
 80123ce:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80123d0:	68fb      	ldr	r3, [r7, #12]
 80123d2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80123d6:	2b01      	cmp	r3, #1
 80123d8:	d101      	bne.n	80123de <HAL_TIM_PWM_ConfigChannel+0x1e>
 80123da:	2302      	movs	r3, #2
 80123dc:	e0ff      	b.n	80125de <HAL_TIM_PWM_ConfigChannel+0x21e>
 80123de:	68fb      	ldr	r3, [r7, #12]
 80123e0:	2201      	movs	r2, #1
 80123e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80123e6:	687b      	ldr	r3, [r7, #4]
 80123e8:	2b14      	cmp	r3, #20
 80123ea:	f200 80f0 	bhi.w	80125ce <HAL_TIM_PWM_ConfigChannel+0x20e>
 80123ee:	a201      	add	r2, pc, #4	@ (adr r2, 80123f4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80123f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80123f4:	08012449 	.word	0x08012449
 80123f8:	080125cf 	.word	0x080125cf
 80123fc:	080125cf 	.word	0x080125cf
 8012400:	080125cf 	.word	0x080125cf
 8012404:	08012489 	.word	0x08012489
 8012408:	080125cf 	.word	0x080125cf
 801240c:	080125cf 	.word	0x080125cf
 8012410:	080125cf 	.word	0x080125cf
 8012414:	080124cb 	.word	0x080124cb
 8012418:	080125cf 	.word	0x080125cf
 801241c:	080125cf 	.word	0x080125cf
 8012420:	080125cf 	.word	0x080125cf
 8012424:	0801250b 	.word	0x0801250b
 8012428:	080125cf 	.word	0x080125cf
 801242c:	080125cf 	.word	0x080125cf
 8012430:	080125cf 	.word	0x080125cf
 8012434:	0801254d 	.word	0x0801254d
 8012438:	080125cf 	.word	0x080125cf
 801243c:	080125cf 	.word	0x080125cf
 8012440:	080125cf 	.word	0x080125cf
 8012444:	0801258d 	.word	0x0801258d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8012448:	68fb      	ldr	r3, [r7, #12]
 801244a:	681b      	ldr	r3, [r3, #0]
 801244c:	68b9      	ldr	r1, [r7, #8]
 801244e:	4618      	mov	r0, r3
 8012450:	f000 fb82 	bl	8012b58 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8012454:	68fb      	ldr	r3, [r7, #12]
 8012456:	681b      	ldr	r3, [r3, #0]
 8012458:	699a      	ldr	r2, [r3, #24]
 801245a:	68fb      	ldr	r3, [r7, #12]
 801245c:	681b      	ldr	r3, [r3, #0]
 801245e:	f042 0208 	orr.w	r2, r2, #8
 8012462:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8012464:	68fb      	ldr	r3, [r7, #12]
 8012466:	681b      	ldr	r3, [r3, #0]
 8012468:	699a      	ldr	r2, [r3, #24]
 801246a:	68fb      	ldr	r3, [r7, #12]
 801246c:	681b      	ldr	r3, [r3, #0]
 801246e:	f022 0204 	bic.w	r2, r2, #4
 8012472:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8012474:	68fb      	ldr	r3, [r7, #12]
 8012476:	681b      	ldr	r3, [r3, #0]
 8012478:	6999      	ldr	r1, [r3, #24]
 801247a:	68bb      	ldr	r3, [r7, #8]
 801247c:	691a      	ldr	r2, [r3, #16]
 801247e:	68fb      	ldr	r3, [r7, #12]
 8012480:	681b      	ldr	r3, [r3, #0]
 8012482:	430a      	orrs	r2, r1
 8012484:	619a      	str	r2, [r3, #24]
      break;
 8012486:	e0a5      	b.n	80125d4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8012488:	68fb      	ldr	r3, [r7, #12]
 801248a:	681b      	ldr	r3, [r3, #0]
 801248c:	68b9      	ldr	r1, [r7, #8]
 801248e:	4618      	mov	r0, r3
 8012490:	f000 fbf2 	bl	8012c78 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8012494:	68fb      	ldr	r3, [r7, #12]
 8012496:	681b      	ldr	r3, [r3, #0]
 8012498:	699a      	ldr	r2, [r3, #24]
 801249a:	68fb      	ldr	r3, [r7, #12]
 801249c:	681b      	ldr	r3, [r3, #0]
 801249e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80124a2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80124a4:	68fb      	ldr	r3, [r7, #12]
 80124a6:	681b      	ldr	r3, [r3, #0]
 80124a8:	699a      	ldr	r2, [r3, #24]
 80124aa:	68fb      	ldr	r3, [r7, #12]
 80124ac:	681b      	ldr	r3, [r3, #0]
 80124ae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80124b2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80124b4:	68fb      	ldr	r3, [r7, #12]
 80124b6:	681b      	ldr	r3, [r3, #0]
 80124b8:	6999      	ldr	r1, [r3, #24]
 80124ba:	68bb      	ldr	r3, [r7, #8]
 80124bc:	691b      	ldr	r3, [r3, #16]
 80124be:	021a      	lsls	r2, r3, #8
 80124c0:	68fb      	ldr	r3, [r7, #12]
 80124c2:	681b      	ldr	r3, [r3, #0]
 80124c4:	430a      	orrs	r2, r1
 80124c6:	619a      	str	r2, [r3, #24]
      break;
 80124c8:	e084      	b.n	80125d4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80124ca:	68fb      	ldr	r3, [r7, #12]
 80124cc:	681b      	ldr	r3, [r3, #0]
 80124ce:	68b9      	ldr	r1, [r7, #8]
 80124d0:	4618      	mov	r0, r3
 80124d2:	f000 fc5b 	bl	8012d8c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80124d6:	68fb      	ldr	r3, [r7, #12]
 80124d8:	681b      	ldr	r3, [r3, #0]
 80124da:	69da      	ldr	r2, [r3, #28]
 80124dc:	68fb      	ldr	r3, [r7, #12]
 80124de:	681b      	ldr	r3, [r3, #0]
 80124e0:	f042 0208 	orr.w	r2, r2, #8
 80124e4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80124e6:	68fb      	ldr	r3, [r7, #12]
 80124e8:	681b      	ldr	r3, [r3, #0]
 80124ea:	69da      	ldr	r2, [r3, #28]
 80124ec:	68fb      	ldr	r3, [r7, #12]
 80124ee:	681b      	ldr	r3, [r3, #0]
 80124f0:	f022 0204 	bic.w	r2, r2, #4
 80124f4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80124f6:	68fb      	ldr	r3, [r7, #12]
 80124f8:	681b      	ldr	r3, [r3, #0]
 80124fa:	69d9      	ldr	r1, [r3, #28]
 80124fc:	68bb      	ldr	r3, [r7, #8]
 80124fe:	691a      	ldr	r2, [r3, #16]
 8012500:	68fb      	ldr	r3, [r7, #12]
 8012502:	681b      	ldr	r3, [r3, #0]
 8012504:	430a      	orrs	r2, r1
 8012506:	61da      	str	r2, [r3, #28]
      break;
 8012508:	e064      	b.n	80125d4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 801250a:	68fb      	ldr	r3, [r7, #12]
 801250c:	681b      	ldr	r3, [r3, #0]
 801250e:	68b9      	ldr	r1, [r7, #8]
 8012510:	4618      	mov	r0, r3
 8012512:	f000 fcc3 	bl	8012e9c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8012516:	68fb      	ldr	r3, [r7, #12]
 8012518:	681b      	ldr	r3, [r3, #0]
 801251a:	69da      	ldr	r2, [r3, #28]
 801251c:	68fb      	ldr	r3, [r7, #12]
 801251e:	681b      	ldr	r3, [r3, #0]
 8012520:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8012524:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8012526:	68fb      	ldr	r3, [r7, #12]
 8012528:	681b      	ldr	r3, [r3, #0]
 801252a:	69da      	ldr	r2, [r3, #28]
 801252c:	68fb      	ldr	r3, [r7, #12]
 801252e:	681b      	ldr	r3, [r3, #0]
 8012530:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8012534:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8012536:	68fb      	ldr	r3, [r7, #12]
 8012538:	681b      	ldr	r3, [r3, #0]
 801253a:	69d9      	ldr	r1, [r3, #28]
 801253c:	68bb      	ldr	r3, [r7, #8]
 801253e:	691b      	ldr	r3, [r3, #16]
 8012540:	021a      	lsls	r2, r3, #8
 8012542:	68fb      	ldr	r3, [r7, #12]
 8012544:	681b      	ldr	r3, [r3, #0]
 8012546:	430a      	orrs	r2, r1
 8012548:	61da      	str	r2, [r3, #28]
      break;
 801254a:	e043      	b.n	80125d4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 801254c:	68fb      	ldr	r3, [r7, #12]
 801254e:	681b      	ldr	r3, [r3, #0]
 8012550:	68b9      	ldr	r1, [r7, #8]
 8012552:	4618      	mov	r0, r3
 8012554:	f000 fd0c 	bl	8012f70 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8012558:	68fb      	ldr	r3, [r7, #12]
 801255a:	681b      	ldr	r3, [r3, #0]
 801255c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 801255e:	68fb      	ldr	r3, [r7, #12]
 8012560:	681b      	ldr	r3, [r3, #0]
 8012562:	f042 0208 	orr.w	r2, r2, #8
 8012566:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8012568:	68fb      	ldr	r3, [r7, #12]
 801256a:	681b      	ldr	r3, [r3, #0]
 801256c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 801256e:	68fb      	ldr	r3, [r7, #12]
 8012570:	681b      	ldr	r3, [r3, #0]
 8012572:	f022 0204 	bic.w	r2, r2, #4
 8012576:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8012578:	68fb      	ldr	r3, [r7, #12]
 801257a:	681b      	ldr	r3, [r3, #0]
 801257c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 801257e:	68bb      	ldr	r3, [r7, #8]
 8012580:	691a      	ldr	r2, [r3, #16]
 8012582:	68fb      	ldr	r3, [r7, #12]
 8012584:	681b      	ldr	r3, [r3, #0]
 8012586:	430a      	orrs	r2, r1
 8012588:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 801258a:	e023      	b.n	80125d4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 801258c:	68fb      	ldr	r3, [r7, #12]
 801258e:	681b      	ldr	r3, [r3, #0]
 8012590:	68b9      	ldr	r1, [r7, #8]
 8012592:	4618      	mov	r0, r3
 8012594:	f000 fd50 	bl	8013038 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8012598:	68fb      	ldr	r3, [r7, #12]
 801259a:	681b      	ldr	r3, [r3, #0]
 801259c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 801259e:	68fb      	ldr	r3, [r7, #12]
 80125a0:	681b      	ldr	r3, [r3, #0]
 80125a2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80125a6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80125a8:	68fb      	ldr	r3, [r7, #12]
 80125aa:	681b      	ldr	r3, [r3, #0]
 80125ac:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80125ae:	68fb      	ldr	r3, [r7, #12]
 80125b0:	681b      	ldr	r3, [r3, #0]
 80125b2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80125b6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80125b8:	68fb      	ldr	r3, [r7, #12]
 80125ba:	681b      	ldr	r3, [r3, #0]
 80125bc:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80125be:	68bb      	ldr	r3, [r7, #8]
 80125c0:	691b      	ldr	r3, [r3, #16]
 80125c2:	021a      	lsls	r2, r3, #8
 80125c4:	68fb      	ldr	r3, [r7, #12]
 80125c6:	681b      	ldr	r3, [r3, #0]
 80125c8:	430a      	orrs	r2, r1
 80125ca:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80125cc:	e002      	b.n	80125d4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80125ce:	2301      	movs	r3, #1
 80125d0:	75fb      	strb	r3, [r7, #23]
      break;
 80125d2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80125d4:	68fb      	ldr	r3, [r7, #12]
 80125d6:	2200      	movs	r2, #0
 80125d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80125dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80125de:	4618      	mov	r0, r3
 80125e0:	3718      	adds	r7, #24
 80125e2:	46bd      	mov	sp, r7
 80125e4:	bd80      	pop	{r7, pc}
 80125e6:	bf00      	nop

080125e8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80125e8:	b580      	push	{r7, lr}
 80125ea:	b084      	sub	sp, #16
 80125ec:	af00      	add	r7, sp, #0
 80125ee:	6078      	str	r0, [r7, #4]
 80125f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80125f2:	2300      	movs	r3, #0
 80125f4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80125f6:	687b      	ldr	r3, [r7, #4]
 80125f8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80125fc:	2b01      	cmp	r3, #1
 80125fe:	d101      	bne.n	8012604 <HAL_TIM_ConfigClockSource+0x1c>
 8012600:	2302      	movs	r3, #2
 8012602:	e0dc      	b.n	80127be <HAL_TIM_ConfigClockSource+0x1d6>
 8012604:	687b      	ldr	r3, [r7, #4]
 8012606:	2201      	movs	r2, #1
 8012608:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 801260c:	687b      	ldr	r3, [r7, #4]
 801260e:	2202      	movs	r2, #2
 8012610:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8012614:	687b      	ldr	r3, [r7, #4]
 8012616:	681b      	ldr	r3, [r3, #0]
 8012618:	689b      	ldr	r3, [r3, #8]
 801261a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 801261c:	68ba      	ldr	r2, [r7, #8]
 801261e:	4b6a      	ldr	r3, [pc, #424]	@ (80127c8 <HAL_TIM_ConfigClockSource+0x1e0>)
 8012620:	4013      	ands	r3, r2
 8012622:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8012624:	68bb      	ldr	r3, [r7, #8]
 8012626:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 801262a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 801262c:	687b      	ldr	r3, [r7, #4]
 801262e:	681b      	ldr	r3, [r3, #0]
 8012630:	68ba      	ldr	r2, [r7, #8]
 8012632:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8012634:	683b      	ldr	r3, [r7, #0]
 8012636:	681b      	ldr	r3, [r3, #0]
 8012638:	4a64      	ldr	r2, [pc, #400]	@ (80127cc <HAL_TIM_ConfigClockSource+0x1e4>)
 801263a:	4293      	cmp	r3, r2
 801263c:	f000 80a9 	beq.w	8012792 <HAL_TIM_ConfigClockSource+0x1aa>
 8012640:	4a62      	ldr	r2, [pc, #392]	@ (80127cc <HAL_TIM_ConfigClockSource+0x1e4>)
 8012642:	4293      	cmp	r3, r2
 8012644:	f200 80ae 	bhi.w	80127a4 <HAL_TIM_ConfigClockSource+0x1bc>
 8012648:	4a61      	ldr	r2, [pc, #388]	@ (80127d0 <HAL_TIM_ConfigClockSource+0x1e8>)
 801264a:	4293      	cmp	r3, r2
 801264c:	f000 80a1 	beq.w	8012792 <HAL_TIM_ConfigClockSource+0x1aa>
 8012650:	4a5f      	ldr	r2, [pc, #380]	@ (80127d0 <HAL_TIM_ConfigClockSource+0x1e8>)
 8012652:	4293      	cmp	r3, r2
 8012654:	f200 80a6 	bhi.w	80127a4 <HAL_TIM_ConfigClockSource+0x1bc>
 8012658:	4a5e      	ldr	r2, [pc, #376]	@ (80127d4 <HAL_TIM_ConfigClockSource+0x1ec>)
 801265a:	4293      	cmp	r3, r2
 801265c:	f000 8099 	beq.w	8012792 <HAL_TIM_ConfigClockSource+0x1aa>
 8012660:	4a5c      	ldr	r2, [pc, #368]	@ (80127d4 <HAL_TIM_ConfigClockSource+0x1ec>)
 8012662:	4293      	cmp	r3, r2
 8012664:	f200 809e 	bhi.w	80127a4 <HAL_TIM_ConfigClockSource+0x1bc>
 8012668:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 801266c:	f000 8091 	beq.w	8012792 <HAL_TIM_ConfigClockSource+0x1aa>
 8012670:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8012674:	f200 8096 	bhi.w	80127a4 <HAL_TIM_ConfigClockSource+0x1bc>
 8012678:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801267c:	f000 8089 	beq.w	8012792 <HAL_TIM_ConfigClockSource+0x1aa>
 8012680:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8012684:	f200 808e 	bhi.w	80127a4 <HAL_TIM_ConfigClockSource+0x1bc>
 8012688:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801268c:	d03e      	beq.n	801270c <HAL_TIM_ConfigClockSource+0x124>
 801268e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8012692:	f200 8087 	bhi.w	80127a4 <HAL_TIM_ConfigClockSource+0x1bc>
 8012696:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801269a:	f000 8086 	beq.w	80127aa <HAL_TIM_ConfigClockSource+0x1c2>
 801269e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80126a2:	d87f      	bhi.n	80127a4 <HAL_TIM_ConfigClockSource+0x1bc>
 80126a4:	2b70      	cmp	r3, #112	@ 0x70
 80126a6:	d01a      	beq.n	80126de <HAL_TIM_ConfigClockSource+0xf6>
 80126a8:	2b70      	cmp	r3, #112	@ 0x70
 80126aa:	d87b      	bhi.n	80127a4 <HAL_TIM_ConfigClockSource+0x1bc>
 80126ac:	2b60      	cmp	r3, #96	@ 0x60
 80126ae:	d050      	beq.n	8012752 <HAL_TIM_ConfigClockSource+0x16a>
 80126b0:	2b60      	cmp	r3, #96	@ 0x60
 80126b2:	d877      	bhi.n	80127a4 <HAL_TIM_ConfigClockSource+0x1bc>
 80126b4:	2b50      	cmp	r3, #80	@ 0x50
 80126b6:	d03c      	beq.n	8012732 <HAL_TIM_ConfigClockSource+0x14a>
 80126b8:	2b50      	cmp	r3, #80	@ 0x50
 80126ba:	d873      	bhi.n	80127a4 <HAL_TIM_ConfigClockSource+0x1bc>
 80126bc:	2b40      	cmp	r3, #64	@ 0x40
 80126be:	d058      	beq.n	8012772 <HAL_TIM_ConfigClockSource+0x18a>
 80126c0:	2b40      	cmp	r3, #64	@ 0x40
 80126c2:	d86f      	bhi.n	80127a4 <HAL_TIM_ConfigClockSource+0x1bc>
 80126c4:	2b30      	cmp	r3, #48	@ 0x30
 80126c6:	d064      	beq.n	8012792 <HAL_TIM_ConfigClockSource+0x1aa>
 80126c8:	2b30      	cmp	r3, #48	@ 0x30
 80126ca:	d86b      	bhi.n	80127a4 <HAL_TIM_ConfigClockSource+0x1bc>
 80126cc:	2b20      	cmp	r3, #32
 80126ce:	d060      	beq.n	8012792 <HAL_TIM_ConfigClockSource+0x1aa>
 80126d0:	2b20      	cmp	r3, #32
 80126d2:	d867      	bhi.n	80127a4 <HAL_TIM_ConfigClockSource+0x1bc>
 80126d4:	2b00      	cmp	r3, #0
 80126d6:	d05c      	beq.n	8012792 <HAL_TIM_ConfigClockSource+0x1aa>
 80126d8:	2b10      	cmp	r3, #16
 80126da:	d05a      	beq.n	8012792 <HAL_TIM_ConfigClockSource+0x1aa>
 80126dc:	e062      	b.n	80127a4 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80126de:	687b      	ldr	r3, [r7, #4]
 80126e0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80126e2:	683b      	ldr	r3, [r7, #0]
 80126e4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80126e6:	683b      	ldr	r3, [r7, #0]
 80126e8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80126ea:	683b      	ldr	r3, [r7, #0]
 80126ec:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80126ee:	f000 fd87 	bl	8013200 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80126f2:	687b      	ldr	r3, [r7, #4]
 80126f4:	681b      	ldr	r3, [r3, #0]
 80126f6:	689b      	ldr	r3, [r3, #8]
 80126f8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80126fa:	68bb      	ldr	r3, [r7, #8]
 80126fc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8012700:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8012702:	687b      	ldr	r3, [r7, #4]
 8012704:	681b      	ldr	r3, [r3, #0]
 8012706:	68ba      	ldr	r2, [r7, #8]
 8012708:	609a      	str	r2, [r3, #8]
      break;
 801270a:	e04f      	b.n	80127ac <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 801270c:	687b      	ldr	r3, [r7, #4]
 801270e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8012710:	683b      	ldr	r3, [r7, #0]
 8012712:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8012714:	683b      	ldr	r3, [r7, #0]
 8012716:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8012718:	683b      	ldr	r3, [r7, #0]
 801271a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 801271c:	f000 fd70 	bl	8013200 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8012720:	687b      	ldr	r3, [r7, #4]
 8012722:	681b      	ldr	r3, [r3, #0]
 8012724:	689a      	ldr	r2, [r3, #8]
 8012726:	687b      	ldr	r3, [r7, #4]
 8012728:	681b      	ldr	r3, [r3, #0]
 801272a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 801272e:	609a      	str	r2, [r3, #8]
      break;
 8012730:	e03c      	b.n	80127ac <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8012732:	687b      	ldr	r3, [r7, #4]
 8012734:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8012736:	683b      	ldr	r3, [r7, #0]
 8012738:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 801273a:	683b      	ldr	r3, [r7, #0]
 801273c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 801273e:	461a      	mov	r2, r3
 8012740:	f000 fce0 	bl	8013104 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8012744:	687b      	ldr	r3, [r7, #4]
 8012746:	681b      	ldr	r3, [r3, #0]
 8012748:	2150      	movs	r1, #80	@ 0x50
 801274a:	4618      	mov	r0, r3
 801274c:	f000 fd3a 	bl	80131c4 <TIM_ITRx_SetConfig>
      break;
 8012750:	e02c      	b.n	80127ac <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8012752:	687b      	ldr	r3, [r7, #4]
 8012754:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8012756:	683b      	ldr	r3, [r7, #0]
 8012758:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 801275a:	683b      	ldr	r3, [r7, #0]
 801275c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 801275e:	461a      	mov	r2, r3
 8012760:	f000 fcff 	bl	8013162 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8012764:	687b      	ldr	r3, [r7, #4]
 8012766:	681b      	ldr	r3, [r3, #0]
 8012768:	2160      	movs	r1, #96	@ 0x60
 801276a:	4618      	mov	r0, r3
 801276c:	f000 fd2a 	bl	80131c4 <TIM_ITRx_SetConfig>
      break;
 8012770:	e01c      	b.n	80127ac <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8012772:	687b      	ldr	r3, [r7, #4]
 8012774:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8012776:	683b      	ldr	r3, [r7, #0]
 8012778:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 801277a:	683b      	ldr	r3, [r7, #0]
 801277c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 801277e:	461a      	mov	r2, r3
 8012780:	f000 fcc0 	bl	8013104 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8012784:	687b      	ldr	r3, [r7, #4]
 8012786:	681b      	ldr	r3, [r3, #0]
 8012788:	2140      	movs	r1, #64	@ 0x40
 801278a:	4618      	mov	r0, r3
 801278c:	f000 fd1a 	bl	80131c4 <TIM_ITRx_SetConfig>
      break;
 8012790:	e00c      	b.n	80127ac <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8012792:	687b      	ldr	r3, [r7, #4]
 8012794:	681a      	ldr	r2, [r3, #0]
 8012796:	683b      	ldr	r3, [r7, #0]
 8012798:	681b      	ldr	r3, [r3, #0]
 801279a:	4619      	mov	r1, r3
 801279c:	4610      	mov	r0, r2
 801279e:	f000 fd11 	bl	80131c4 <TIM_ITRx_SetConfig>
      break;
 80127a2:	e003      	b.n	80127ac <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 80127a4:	2301      	movs	r3, #1
 80127a6:	73fb      	strb	r3, [r7, #15]
      break;
 80127a8:	e000      	b.n	80127ac <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 80127aa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80127ac:	687b      	ldr	r3, [r7, #4]
 80127ae:	2201      	movs	r2, #1
 80127b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80127b4:	687b      	ldr	r3, [r7, #4]
 80127b6:	2200      	movs	r2, #0
 80127b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80127bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80127be:	4618      	mov	r0, r3
 80127c0:	3710      	adds	r7, #16
 80127c2:	46bd      	mov	sp, r7
 80127c4:	bd80      	pop	{r7, pc}
 80127c6:	bf00      	nop
 80127c8:	ffceff88 	.word	0xffceff88
 80127cc:	00100040 	.word	0x00100040
 80127d0:	00100030 	.word	0x00100030
 80127d4:	00100020 	.word	0x00100020

080127d8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80127d8:	b480      	push	{r7}
 80127da:	b083      	sub	sp, #12
 80127dc:	af00      	add	r7, sp, #0
 80127de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80127e0:	bf00      	nop
 80127e2:	370c      	adds	r7, #12
 80127e4:	46bd      	mov	sp, r7
 80127e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127ea:	4770      	bx	lr

080127ec <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80127ec:	b480      	push	{r7}
 80127ee:	b083      	sub	sp, #12
 80127f0:	af00      	add	r7, sp, #0
 80127f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80127f4:	bf00      	nop
 80127f6:	370c      	adds	r7, #12
 80127f8:	46bd      	mov	sp, r7
 80127fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127fe:	4770      	bx	lr

08012800 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8012800:	b480      	push	{r7}
 8012802:	b083      	sub	sp, #12
 8012804:	af00      	add	r7, sp, #0
 8012806:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8012808:	bf00      	nop
 801280a:	370c      	adds	r7, #12
 801280c:	46bd      	mov	sp, r7
 801280e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012812:	4770      	bx	lr

08012814 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8012814:	b480      	push	{r7}
 8012816:	b083      	sub	sp, #12
 8012818:	af00      	add	r7, sp, #0
 801281a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 801281c:	bf00      	nop
 801281e:	370c      	adds	r7, #12
 8012820:	46bd      	mov	sp, r7
 8012822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012826:	4770      	bx	lr

08012828 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8012828:	b480      	push	{r7}
 801282a:	b083      	sub	sp, #12
 801282c:	af00      	add	r7, sp, #0
 801282e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8012830:	bf00      	nop
 8012832:	370c      	adds	r7, #12
 8012834:	46bd      	mov	sp, r7
 8012836:	f85d 7b04 	ldr.w	r7, [sp], #4
 801283a:	4770      	bx	lr

0801283c <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 801283c:	b480      	push	{r7}
 801283e:	b083      	sub	sp, #12
 8012840:	af00      	add	r7, sp, #0
 8012842:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8012844:	bf00      	nop
 8012846:	370c      	adds	r7, #12
 8012848:	46bd      	mov	sp, r7
 801284a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801284e:	4770      	bx	lr

08012850 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8012850:	b580      	push	{r7, lr}
 8012852:	b084      	sub	sp, #16
 8012854:	af00      	add	r7, sp, #0
 8012856:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8012858:	687b      	ldr	r3, [r7, #4]
 801285a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801285c:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 801285e:	68fb      	ldr	r3, [r7, #12]
 8012860:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012862:	687a      	ldr	r2, [r7, #4]
 8012864:	429a      	cmp	r2, r3
 8012866:	d107      	bne.n	8012878 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8012868:	68fb      	ldr	r3, [r7, #12]
 801286a:	2201      	movs	r2, #1
 801286c:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 801286e:	68fb      	ldr	r3, [r7, #12]
 8012870:	2201      	movs	r2, #1
 8012872:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8012876:	e02a      	b.n	80128ce <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8012878:	68fb      	ldr	r3, [r7, #12]
 801287a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801287c:	687a      	ldr	r2, [r7, #4]
 801287e:	429a      	cmp	r2, r3
 8012880:	d107      	bne.n	8012892 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8012882:	68fb      	ldr	r3, [r7, #12]
 8012884:	2202      	movs	r2, #2
 8012886:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8012888:	68fb      	ldr	r3, [r7, #12]
 801288a:	2201      	movs	r2, #1
 801288c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8012890:	e01d      	b.n	80128ce <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8012892:	68fb      	ldr	r3, [r7, #12]
 8012894:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012896:	687a      	ldr	r2, [r7, #4]
 8012898:	429a      	cmp	r2, r3
 801289a:	d107      	bne.n	80128ac <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 801289c:	68fb      	ldr	r3, [r7, #12]
 801289e:	2204      	movs	r2, #4
 80128a0:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80128a2:	68fb      	ldr	r3, [r7, #12]
 80128a4:	2201      	movs	r2, #1
 80128a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80128aa:	e010      	b.n	80128ce <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80128ac:	68fb      	ldr	r3, [r7, #12]
 80128ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80128b0:	687a      	ldr	r2, [r7, #4]
 80128b2:	429a      	cmp	r2, r3
 80128b4:	d107      	bne.n	80128c6 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80128b6:	68fb      	ldr	r3, [r7, #12]
 80128b8:	2208      	movs	r2, #8
 80128ba:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80128bc:	68fb      	ldr	r3, [r7, #12]
 80128be:	2201      	movs	r2, #1
 80128c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80128c4:	e003      	b.n	80128ce <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 80128c6:	68fb      	ldr	r3, [r7, #12]
 80128c8:	2201      	movs	r2, #1
 80128ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 80128ce:	68f8      	ldr	r0, [r7, #12]
 80128d0:	f7ff ffb4 	bl	801283c <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80128d4:	68fb      	ldr	r3, [r7, #12]
 80128d6:	2200      	movs	r2, #0
 80128d8:	771a      	strb	r2, [r3, #28]
}
 80128da:	bf00      	nop
 80128dc:	3710      	adds	r7, #16
 80128de:	46bd      	mov	sp, r7
 80128e0:	bd80      	pop	{r7, pc}

080128e2 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 80128e2:	b580      	push	{r7, lr}
 80128e4:	b084      	sub	sp, #16
 80128e6:	af00      	add	r7, sp, #0
 80128e8:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80128ea:	687b      	ldr	r3, [r7, #4]
 80128ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80128ee:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80128f0:	68fb      	ldr	r3, [r7, #12]
 80128f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80128f4:	687a      	ldr	r2, [r7, #4]
 80128f6:	429a      	cmp	r2, r3
 80128f8:	d10b      	bne.n	8012912 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80128fa:	68fb      	ldr	r3, [r7, #12]
 80128fc:	2201      	movs	r2, #1
 80128fe:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8012900:	687b      	ldr	r3, [r7, #4]
 8012902:	69db      	ldr	r3, [r3, #28]
 8012904:	2b00      	cmp	r3, #0
 8012906:	d136      	bne.n	8012976 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8012908:	68fb      	ldr	r3, [r7, #12]
 801290a:	2201      	movs	r2, #1
 801290c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8012910:	e031      	b.n	8012976 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8012912:	68fb      	ldr	r3, [r7, #12]
 8012914:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012916:	687a      	ldr	r2, [r7, #4]
 8012918:	429a      	cmp	r2, r3
 801291a:	d10b      	bne.n	8012934 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 801291c:	68fb      	ldr	r3, [r7, #12]
 801291e:	2202      	movs	r2, #2
 8012920:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8012922:	687b      	ldr	r3, [r7, #4]
 8012924:	69db      	ldr	r3, [r3, #28]
 8012926:	2b00      	cmp	r3, #0
 8012928:	d125      	bne.n	8012976 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 801292a:	68fb      	ldr	r3, [r7, #12]
 801292c:	2201      	movs	r2, #1
 801292e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8012932:	e020      	b.n	8012976 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8012934:	68fb      	ldr	r3, [r7, #12]
 8012936:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012938:	687a      	ldr	r2, [r7, #4]
 801293a:	429a      	cmp	r2, r3
 801293c:	d10b      	bne.n	8012956 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 801293e:	68fb      	ldr	r3, [r7, #12]
 8012940:	2204      	movs	r2, #4
 8012942:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8012944:	687b      	ldr	r3, [r7, #4]
 8012946:	69db      	ldr	r3, [r3, #28]
 8012948:	2b00      	cmp	r3, #0
 801294a:	d114      	bne.n	8012976 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 801294c:	68fb      	ldr	r3, [r7, #12]
 801294e:	2201      	movs	r2, #1
 8012950:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8012954:	e00f      	b.n	8012976 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8012956:	68fb      	ldr	r3, [r7, #12]
 8012958:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801295a:	687a      	ldr	r2, [r7, #4]
 801295c:	429a      	cmp	r2, r3
 801295e:	d10a      	bne.n	8012976 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8012960:	68fb      	ldr	r3, [r7, #12]
 8012962:	2208      	movs	r2, #8
 8012964:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8012966:	687b      	ldr	r3, [r7, #4]
 8012968:	69db      	ldr	r3, [r3, #28]
 801296a:	2b00      	cmp	r3, #0
 801296c:	d103      	bne.n	8012976 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 801296e:	68fb      	ldr	r3, [r7, #12]
 8012970:	2201      	movs	r2, #1
 8012972:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8012976:	68f8      	ldr	r0, [r7, #12]
 8012978:	f7ff ff42 	bl	8012800 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801297c:	68fb      	ldr	r3, [r7, #12]
 801297e:	2200      	movs	r2, #0
 8012980:	771a      	strb	r2, [r3, #28]
}
 8012982:	bf00      	nop
 8012984:	3710      	adds	r7, #16
 8012986:	46bd      	mov	sp, r7
 8012988:	bd80      	pop	{r7, pc}

0801298a <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 801298a:	b580      	push	{r7, lr}
 801298c:	b084      	sub	sp, #16
 801298e:	af00      	add	r7, sp, #0
 8012990:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8012992:	687b      	ldr	r3, [r7, #4]
 8012994:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012996:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8012998:	68fb      	ldr	r3, [r7, #12]
 801299a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801299c:	687a      	ldr	r2, [r7, #4]
 801299e:	429a      	cmp	r2, r3
 80129a0:	d103      	bne.n	80129aa <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80129a2:	68fb      	ldr	r3, [r7, #12]
 80129a4:	2201      	movs	r2, #1
 80129a6:	771a      	strb	r2, [r3, #28]
 80129a8:	e019      	b.n	80129de <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80129aa:	68fb      	ldr	r3, [r7, #12]
 80129ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80129ae:	687a      	ldr	r2, [r7, #4]
 80129b0:	429a      	cmp	r2, r3
 80129b2:	d103      	bne.n	80129bc <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80129b4:	68fb      	ldr	r3, [r7, #12]
 80129b6:	2202      	movs	r2, #2
 80129b8:	771a      	strb	r2, [r3, #28]
 80129ba:	e010      	b.n	80129de <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80129bc:	68fb      	ldr	r3, [r7, #12]
 80129be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80129c0:	687a      	ldr	r2, [r7, #4]
 80129c2:	429a      	cmp	r2, r3
 80129c4:	d103      	bne.n	80129ce <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80129c6:	68fb      	ldr	r3, [r7, #12]
 80129c8:	2204      	movs	r2, #4
 80129ca:	771a      	strb	r2, [r3, #28]
 80129cc:	e007      	b.n	80129de <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80129ce:	68fb      	ldr	r3, [r7, #12]
 80129d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80129d2:	687a      	ldr	r2, [r7, #4]
 80129d4:	429a      	cmp	r2, r3
 80129d6:	d102      	bne.n	80129de <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80129d8:	68fb      	ldr	r3, [r7, #12]
 80129da:	2208      	movs	r2, #8
 80129dc:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 80129de:	68f8      	ldr	r0, [r7, #12]
 80129e0:	f7ff ff18 	bl	8012814 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80129e4:	68fb      	ldr	r3, [r7, #12]
 80129e6:	2200      	movs	r2, #0
 80129e8:	771a      	strb	r2, [r3, #28]
}
 80129ea:	bf00      	nop
 80129ec:	3710      	adds	r7, #16
 80129ee:	46bd      	mov	sp, r7
 80129f0:	bd80      	pop	{r7, pc}
	...

080129f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80129f4:	b480      	push	{r7}
 80129f6:	b085      	sub	sp, #20
 80129f8:	af00      	add	r7, sp, #0
 80129fa:	6078      	str	r0, [r7, #4]
 80129fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80129fe:	687b      	ldr	r3, [r7, #4]
 8012a00:	681b      	ldr	r3, [r3, #0]
 8012a02:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8012a04:	687b      	ldr	r3, [r7, #4]
 8012a06:	4a4a      	ldr	r2, [pc, #296]	@ (8012b30 <TIM_Base_SetConfig+0x13c>)
 8012a08:	4293      	cmp	r3, r2
 8012a0a:	d013      	beq.n	8012a34 <TIM_Base_SetConfig+0x40>
 8012a0c:	687b      	ldr	r3, [r7, #4]
 8012a0e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8012a12:	d00f      	beq.n	8012a34 <TIM_Base_SetConfig+0x40>
 8012a14:	687b      	ldr	r3, [r7, #4]
 8012a16:	4a47      	ldr	r2, [pc, #284]	@ (8012b34 <TIM_Base_SetConfig+0x140>)
 8012a18:	4293      	cmp	r3, r2
 8012a1a:	d00b      	beq.n	8012a34 <TIM_Base_SetConfig+0x40>
 8012a1c:	687b      	ldr	r3, [r7, #4]
 8012a1e:	4a46      	ldr	r2, [pc, #280]	@ (8012b38 <TIM_Base_SetConfig+0x144>)
 8012a20:	4293      	cmp	r3, r2
 8012a22:	d007      	beq.n	8012a34 <TIM_Base_SetConfig+0x40>
 8012a24:	687b      	ldr	r3, [r7, #4]
 8012a26:	4a45      	ldr	r2, [pc, #276]	@ (8012b3c <TIM_Base_SetConfig+0x148>)
 8012a28:	4293      	cmp	r3, r2
 8012a2a:	d003      	beq.n	8012a34 <TIM_Base_SetConfig+0x40>
 8012a2c:	687b      	ldr	r3, [r7, #4]
 8012a2e:	4a44      	ldr	r2, [pc, #272]	@ (8012b40 <TIM_Base_SetConfig+0x14c>)
 8012a30:	4293      	cmp	r3, r2
 8012a32:	d108      	bne.n	8012a46 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8012a34:	68fb      	ldr	r3, [r7, #12]
 8012a36:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012a3a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8012a3c:	683b      	ldr	r3, [r7, #0]
 8012a3e:	685b      	ldr	r3, [r3, #4]
 8012a40:	68fa      	ldr	r2, [r7, #12]
 8012a42:	4313      	orrs	r3, r2
 8012a44:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8012a46:	687b      	ldr	r3, [r7, #4]
 8012a48:	4a39      	ldr	r2, [pc, #228]	@ (8012b30 <TIM_Base_SetConfig+0x13c>)
 8012a4a:	4293      	cmp	r3, r2
 8012a4c:	d027      	beq.n	8012a9e <TIM_Base_SetConfig+0xaa>
 8012a4e:	687b      	ldr	r3, [r7, #4]
 8012a50:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8012a54:	d023      	beq.n	8012a9e <TIM_Base_SetConfig+0xaa>
 8012a56:	687b      	ldr	r3, [r7, #4]
 8012a58:	4a36      	ldr	r2, [pc, #216]	@ (8012b34 <TIM_Base_SetConfig+0x140>)
 8012a5a:	4293      	cmp	r3, r2
 8012a5c:	d01f      	beq.n	8012a9e <TIM_Base_SetConfig+0xaa>
 8012a5e:	687b      	ldr	r3, [r7, #4]
 8012a60:	4a35      	ldr	r2, [pc, #212]	@ (8012b38 <TIM_Base_SetConfig+0x144>)
 8012a62:	4293      	cmp	r3, r2
 8012a64:	d01b      	beq.n	8012a9e <TIM_Base_SetConfig+0xaa>
 8012a66:	687b      	ldr	r3, [r7, #4]
 8012a68:	4a34      	ldr	r2, [pc, #208]	@ (8012b3c <TIM_Base_SetConfig+0x148>)
 8012a6a:	4293      	cmp	r3, r2
 8012a6c:	d017      	beq.n	8012a9e <TIM_Base_SetConfig+0xaa>
 8012a6e:	687b      	ldr	r3, [r7, #4]
 8012a70:	4a33      	ldr	r2, [pc, #204]	@ (8012b40 <TIM_Base_SetConfig+0x14c>)
 8012a72:	4293      	cmp	r3, r2
 8012a74:	d013      	beq.n	8012a9e <TIM_Base_SetConfig+0xaa>
 8012a76:	687b      	ldr	r3, [r7, #4]
 8012a78:	4a32      	ldr	r2, [pc, #200]	@ (8012b44 <TIM_Base_SetConfig+0x150>)
 8012a7a:	4293      	cmp	r3, r2
 8012a7c:	d00f      	beq.n	8012a9e <TIM_Base_SetConfig+0xaa>
 8012a7e:	687b      	ldr	r3, [r7, #4]
 8012a80:	4a31      	ldr	r2, [pc, #196]	@ (8012b48 <TIM_Base_SetConfig+0x154>)
 8012a82:	4293      	cmp	r3, r2
 8012a84:	d00b      	beq.n	8012a9e <TIM_Base_SetConfig+0xaa>
 8012a86:	687b      	ldr	r3, [r7, #4]
 8012a88:	4a30      	ldr	r2, [pc, #192]	@ (8012b4c <TIM_Base_SetConfig+0x158>)
 8012a8a:	4293      	cmp	r3, r2
 8012a8c:	d007      	beq.n	8012a9e <TIM_Base_SetConfig+0xaa>
 8012a8e:	687b      	ldr	r3, [r7, #4]
 8012a90:	4a2f      	ldr	r2, [pc, #188]	@ (8012b50 <TIM_Base_SetConfig+0x15c>)
 8012a92:	4293      	cmp	r3, r2
 8012a94:	d003      	beq.n	8012a9e <TIM_Base_SetConfig+0xaa>
 8012a96:	687b      	ldr	r3, [r7, #4]
 8012a98:	4a2e      	ldr	r2, [pc, #184]	@ (8012b54 <TIM_Base_SetConfig+0x160>)
 8012a9a:	4293      	cmp	r3, r2
 8012a9c:	d108      	bne.n	8012ab0 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8012a9e:	68fb      	ldr	r3, [r7, #12]
 8012aa0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8012aa4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8012aa6:	683b      	ldr	r3, [r7, #0]
 8012aa8:	68db      	ldr	r3, [r3, #12]
 8012aaa:	68fa      	ldr	r2, [r7, #12]
 8012aac:	4313      	orrs	r3, r2
 8012aae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8012ab0:	68fb      	ldr	r3, [r7, #12]
 8012ab2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8012ab6:	683b      	ldr	r3, [r7, #0]
 8012ab8:	695b      	ldr	r3, [r3, #20]
 8012aba:	4313      	orrs	r3, r2
 8012abc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8012abe:	687b      	ldr	r3, [r7, #4]
 8012ac0:	68fa      	ldr	r2, [r7, #12]
 8012ac2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8012ac4:	683b      	ldr	r3, [r7, #0]
 8012ac6:	689a      	ldr	r2, [r3, #8]
 8012ac8:	687b      	ldr	r3, [r7, #4]
 8012aca:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8012acc:	683b      	ldr	r3, [r7, #0]
 8012ace:	681a      	ldr	r2, [r3, #0]
 8012ad0:	687b      	ldr	r3, [r7, #4]
 8012ad2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8012ad4:	687b      	ldr	r3, [r7, #4]
 8012ad6:	4a16      	ldr	r2, [pc, #88]	@ (8012b30 <TIM_Base_SetConfig+0x13c>)
 8012ad8:	4293      	cmp	r3, r2
 8012ada:	d00f      	beq.n	8012afc <TIM_Base_SetConfig+0x108>
 8012adc:	687b      	ldr	r3, [r7, #4]
 8012ade:	4a18      	ldr	r2, [pc, #96]	@ (8012b40 <TIM_Base_SetConfig+0x14c>)
 8012ae0:	4293      	cmp	r3, r2
 8012ae2:	d00b      	beq.n	8012afc <TIM_Base_SetConfig+0x108>
 8012ae4:	687b      	ldr	r3, [r7, #4]
 8012ae6:	4a17      	ldr	r2, [pc, #92]	@ (8012b44 <TIM_Base_SetConfig+0x150>)
 8012ae8:	4293      	cmp	r3, r2
 8012aea:	d007      	beq.n	8012afc <TIM_Base_SetConfig+0x108>
 8012aec:	687b      	ldr	r3, [r7, #4]
 8012aee:	4a16      	ldr	r2, [pc, #88]	@ (8012b48 <TIM_Base_SetConfig+0x154>)
 8012af0:	4293      	cmp	r3, r2
 8012af2:	d003      	beq.n	8012afc <TIM_Base_SetConfig+0x108>
 8012af4:	687b      	ldr	r3, [r7, #4]
 8012af6:	4a15      	ldr	r2, [pc, #84]	@ (8012b4c <TIM_Base_SetConfig+0x158>)
 8012af8:	4293      	cmp	r3, r2
 8012afa:	d103      	bne.n	8012b04 <TIM_Base_SetConfig+0x110>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8012afc:	683b      	ldr	r3, [r7, #0]
 8012afe:	691a      	ldr	r2, [r3, #16]
 8012b00:	687b      	ldr	r3, [r7, #4]
 8012b02:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8012b04:	687b      	ldr	r3, [r7, #4]
 8012b06:	2201      	movs	r2, #1
 8012b08:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8012b0a:	687b      	ldr	r3, [r7, #4]
 8012b0c:	691b      	ldr	r3, [r3, #16]
 8012b0e:	f003 0301 	and.w	r3, r3, #1
 8012b12:	2b01      	cmp	r3, #1
 8012b14:	d105      	bne.n	8012b22 <TIM_Base_SetConfig+0x12e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8012b16:	687b      	ldr	r3, [r7, #4]
 8012b18:	691b      	ldr	r3, [r3, #16]
 8012b1a:	f023 0201 	bic.w	r2, r3, #1
 8012b1e:	687b      	ldr	r3, [r7, #4]
 8012b20:	611a      	str	r2, [r3, #16]
  }
}
 8012b22:	bf00      	nop
 8012b24:	3714      	adds	r7, #20
 8012b26:	46bd      	mov	sp, r7
 8012b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b2c:	4770      	bx	lr
 8012b2e:	bf00      	nop
 8012b30:	40010000 	.word	0x40010000
 8012b34:	40000400 	.word	0x40000400
 8012b38:	40000800 	.word	0x40000800
 8012b3c:	40000c00 	.word	0x40000c00
 8012b40:	40010400 	.word	0x40010400
 8012b44:	40014000 	.word	0x40014000
 8012b48:	40014400 	.word	0x40014400
 8012b4c:	40014800 	.word	0x40014800
 8012b50:	4000e000 	.word	0x4000e000
 8012b54:	4000e400 	.word	0x4000e400

08012b58 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8012b58:	b480      	push	{r7}
 8012b5a:	b087      	sub	sp, #28
 8012b5c:	af00      	add	r7, sp, #0
 8012b5e:	6078      	str	r0, [r7, #4]
 8012b60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8012b62:	687b      	ldr	r3, [r7, #4]
 8012b64:	6a1b      	ldr	r3, [r3, #32]
 8012b66:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8012b68:	687b      	ldr	r3, [r7, #4]
 8012b6a:	6a1b      	ldr	r3, [r3, #32]
 8012b6c:	f023 0201 	bic.w	r2, r3, #1
 8012b70:	687b      	ldr	r3, [r7, #4]
 8012b72:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8012b74:	687b      	ldr	r3, [r7, #4]
 8012b76:	685b      	ldr	r3, [r3, #4]
 8012b78:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8012b7a:	687b      	ldr	r3, [r7, #4]
 8012b7c:	699b      	ldr	r3, [r3, #24]
 8012b7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8012b80:	68fa      	ldr	r2, [r7, #12]
 8012b82:	4b37      	ldr	r3, [pc, #220]	@ (8012c60 <TIM_OC1_SetConfig+0x108>)
 8012b84:	4013      	ands	r3, r2
 8012b86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8012b88:	68fb      	ldr	r3, [r7, #12]
 8012b8a:	f023 0303 	bic.w	r3, r3, #3
 8012b8e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8012b90:	683b      	ldr	r3, [r7, #0]
 8012b92:	681b      	ldr	r3, [r3, #0]
 8012b94:	68fa      	ldr	r2, [r7, #12]
 8012b96:	4313      	orrs	r3, r2
 8012b98:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8012b9a:	697b      	ldr	r3, [r7, #20]
 8012b9c:	f023 0302 	bic.w	r3, r3, #2
 8012ba0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8012ba2:	683b      	ldr	r3, [r7, #0]
 8012ba4:	689b      	ldr	r3, [r3, #8]
 8012ba6:	697a      	ldr	r2, [r7, #20]
 8012ba8:	4313      	orrs	r3, r2
 8012baa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8012bac:	687b      	ldr	r3, [r7, #4]
 8012bae:	4a2d      	ldr	r2, [pc, #180]	@ (8012c64 <TIM_OC1_SetConfig+0x10c>)
 8012bb0:	4293      	cmp	r3, r2
 8012bb2:	d00f      	beq.n	8012bd4 <TIM_OC1_SetConfig+0x7c>
 8012bb4:	687b      	ldr	r3, [r7, #4]
 8012bb6:	4a2c      	ldr	r2, [pc, #176]	@ (8012c68 <TIM_OC1_SetConfig+0x110>)
 8012bb8:	4293      	cmp	r3, r2
 8012bba:	d00b      	beq.n	8012bd4 <TIM_OC1_SetConfig+0x7c>
 8012bbc:	687b      	ldr	r3, [r7, #4]
 8012bbe:	4a2b      	ldr	r2, [pc, #172]	@ (8012c6c <TIM_OC1_SetConfig+0x114>)
 8012bc0:	4293      	cmp	r3, r2
 8012bc2:	d007      	beq.n	8012bd4 <TIM_OC1_SetConfig+0x7c>
 8012bc4:	687b      	ldr	r3, [r7, #4]
 8012bc6:	4a2a      	ldr	r2, [pc, #168]	@ (8012c70 <TIM_OC1_SetConfig+0x118>)
 8012bc8:	4293      	cmp	r3, r2
 8012bca:	d003      	beq.n	8012bd4 <TIM_OC1_SetConfig+0x7c>
 8012bcc:	687b      	ldr	r3, [r7, #4]
 8012bce:	4a29      	ldr	r2, [pc, #164]	@ (8012c74 <TIM_OC1_SetConfig+0x11c>)
 8012bd0:	4293      	cmp	r3, r2
 8012bd2:	d10c      	bne.n	8012bee <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8012bd4:	697b      	ldr	r3, [r7, #20]
 8012bd6:	f023 0308 	bic.w	r3, r3, #8
 8012bda:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8012bdc:	683b      	ldr	r3, [r7, #0]
 8012bde:	68db      	ldr	r3, [r3, #12]
 8012be0:	697a      	ldr	r2, [r7, #20]
 8012be2:	4313      	orrs	r3, r2
 8012be4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8012be6:	697b      	ldr	r3, [r7, #20]
 8012be8:	f023 0304 	bic.w	r3, r3, #4
 8012bec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8012bee:	687b      	ldr	r3, [r7, #4]
 8012bf0:	4a1c      	ldr	r2, [pc, #112]	@ (8012c64 <TIM_OC1_SetConfig+0x10c>)
 8012bf2:	4293      	cmp	r3, r2
 8012bf4:	d00f      	beq.n	8012c16 <TIM_OC1_SetConfig+0xbe>
 8012bf6:	687b      	ldr	r3, [r7, #4]
 8012bf8:	4a1b      	ldr	r2, [pc, #108]	@ (8012c68 <TIM_OC1_SetConfig+0x110>)
 8012bfa:	4293      	cmp	r3, r2
 8012bfc:	d00b      	beq.n	8012c16 <TIM_OC1_SetConfig+0xbe>
 8012bfe:	687b      	ldr	r3, [r7, #4]
 8012c00:	4a1a      	ldr	r2, [pc, #104]	@ (8012c6c <TIM_OC1_SetConfig+0x114>)
 8012c02:	4293      	cmp	r3, r2
 8012c04:	d007      	beq.n	8012c16 <TIM_OC1_SetConfig+0xbe>
 8012c06:	687b      	ldr	r3, [r7, #4]
 8012c08:	4a19      	ldr	r2, [pc, #100]	@ (8012c70 <TIM_OC1_SetConfig+0x118>)
 8012c0a:	4293      	cmp	r3, r2
 8012c0c:	d003      	beq.n	8012c16 <TIM_OC1_SetConfig+0xbe>
 8012c0e:	687b      	ldr	r3, [r7, #4]
 8012c10:	4a18      	ldr	r2, [pc, #96]	@ (8012c74 <TIM_OC1_SetConfig+0x11c>)
 8012c12:	4293      	cmp	r3, r2
 8012c14:	d111      	bne.n	8012c3a <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8012c16:	693b      	ldr	r3, [r7, #16]
 8012c18:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8012c1c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8012c1e:	693b      	ldr	r3, [r7, #16]
 8012c20:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8012c24:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8012c26:	683b      	ldr	r3, [r7, #0]
 8012c28:	695b      	ldr	r3, [r3, #20]
 8012c2a:	693a      	ldr	r2, [r7, #16]
 8012c2c:	4313      	orrs	r3, r2
 8012c2e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8012c30:	683b      	ldr	r3, [r7, #0]
 8012c32:	699b      	ldr	r3, [r3, #24]
 8012c34:	693a      	ldr	r2, [r7, #16]
 8012c36:	4313      	orrs	r3, r2
 8012c38:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8012c3a:	687b      	ldr	r3, [r7, #4]
 8012c3c:	693a      	ldr	r2, [r7, #16]
 8012c3e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8012c40:	687b      	ldr	r3, [r7, #4]
 8012c42:	68fa      	ldr	r2, [r7, #12]
 8012c44:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8012c46:	683b      	ldr	r3, [r7, #0]
 8012c48:	685a      	ldr	r2, [r3, #4]
 8012c4a:	687b      	ldr	r3, [r7, #4]
 8012c4c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8012c4e:	687b      	ldr	r3, [r7, #4]
 8012c50:	697a      	ldr	r2, [r7, #20]
 8012c52:	621a      	str	r2, [r3, #32]
}
 8012c54:	bf00      	nop
 8012c56:	371c      	adds	r7, #28
 8012c58:	46bd      	mov	sp, r7
 8012c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c5e:	4770      	bx	lr
 8012c60:	fffeff8f 	.word	0xfffeff8f
 8012c64:	40010000 	.word	0x40010000
 8012c68:	40010400 	.word	0x40010400
 8012c6c:	40014000 	.word	0x40014000
 8012c70:	40014400 	.word	0x40014400
 8012c74:	40014800 	.word	0x40014800

08012c78 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8012c78:	b480      	push	{r7}
 8012c7a:	b087      	sub	sp, #28
 8012c7c:	af00      	add	r7, sp, #0
 8012c7e:	6078      	str	r0, [r7, #4]
 8012c80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8012c82:	687b      	ldr	r3, [r7, #4]
 8012c84:	6a1b      	ldr	r3, [r3, #32]
 8012c86:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8012c88:	687b      	ldr	r3, [r7, #4]
 8012c8a:	6a1b      	ldr	r3, [r3, #32]
 8012c8c:	f023 0210 	bic.w	r2, r3, #16
 8012c90:	687b      	ldr	r3, [r7, #4]
 8012c92:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8012c94:	687b      	ldr	r3, [r7, #4]
 8012c96:	685b      	ldr	r3, [r3, #4]
 8012c98:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8012c9a:	687b      	ldr	r3, [r7, #4]
 8012c9c:	699b      	ldr	r3, [r3, #24]
 8012c9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8012ca0:	68fa      	ldr	r2, [r7, #12]
 8012ca2:	4b34      	ldr	r3, [pc, #208]	@ (8012d74 <TIM_OC2_SetConfig+0xfc>)
 8012ca4:	4013      	ands	r3, r2
 8012ca6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8012ca8:	68fb      	ldr	r3, [r7, #12]
 8012caa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8012cae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8012cb0:	683b      	ldr	r3, [r7, #0]
 8012cb2:	681b      	ldr	r3, [r3, #0]
 8012cb4:	021b      	lsls	r3, r3, #8
 8012cb6:	68fa      	ldr	r2, [r7, #12]
 8012cb8:	4313      	orrs	r3, r2
 8012cba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8012cbc:	697b      	ldr	r3, [r7, #20]
 8012cbe:	f023 0320 	bic.w	r3, r3, #32
 8012cc2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8012cc4:	683b      	ldr	r3, [r7, #0]
 8012cc6:	689b      	ldr	r3, [r3, #8]
 8012cc8:	011b      	lsls	r3, r3, #4
 8012cca:	697a      	ldr	r2, [r7, #20]
 8012ccc:	4313      	orrs	r3, r2
 8012cce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8012cd0:	687b      	ldr	r3, [r7, #4]
 8012cd2:	4a29      	ldr	r2, [pc, #164]	@ (8012d78 <TIM_OC2_SetConfig+0x100>)
 8012cd4:	4293      	cmp	r3, r2
 8012cd6:	d003      	beq.n	8012ce0 <TIM_OC2_SetConfig+0x68>
 8012cd8:	687b      	ldr	r3, [r7, #4]
 8012cda:	4a28      	ldr	r2, [pc, #160]	@ (8012d7c <TIM_OC2_SetConfig+0x104>)
 8012cdc:	4293      	cmp	r3, r2
 8012cde:	d10d      	bne.n	8012cfc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8012ce0:	697b      	ldr	r3, [r7, #20]
 8012ce2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8012ce6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8012ce8:	683b      	ldr	r3, [r7, #0]
 8012cea:	68db      	ldr	r3, [r3, #12]
 8012cec:	011b      	lsls	r3, r3, #4
 8012cee:	697a      	ldr	r2, [r7, #20]
 8012cf0:	4313      	orrs	r3, r2
 8012cf2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8012cf4:	697b      	ldr	r3, [r7, #20]
 8012cf6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8012cfa:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8012cfc:	687b      	ldr	r3, [r7, #4]
 8012cfe:	4a1e      	ldr	r2, [pc, #120]	@ (8012d78 <TIM_OC2_SetConfig+0x100>)
 8012d00:	4293      	cmp	r3, r2
 8012d02:	d00f      	beq.n	8012d24 <TIM_OC2_SetConfig+0xac>
 8012d04:	687b      	ldr	r3, [r7, #4]
 8012d06:	4a1d      	ldr	r2, [pc, #116]	@ (8012d7c <TIM_OC2_SetConfig+0x104>)
 8012d08:	4293      	cmp	r3, r2
 8012d0a:	d00b      	beq.n	8012d24 <TIM_OC2_SetConfig+0xac>
 8012d0c:	687b      	ldr	r3, [r7, #4]
 8012d0e:	4a1c      	ldr	r2, [pc, #112]	@ (8012d80 <TIM_OC2_SetConfig+0x108>)
 8012d10:	4293      	cmp	r3, r2
 8012d12:	d007      	beq.n	8012d24 <TIM_OC2_SetConfig+0xac>
 8012d14:	687b      	ldr	r3, [r7, #4]
 8012d16:	4a1b      	ldr	r2, [pc, #108]	@ (8012d84 <TIM_OC2_SetConfig+0x10c>)
 8012d18:	4293      	cmp	r3, r2
 8012d1a:	d003      	beq.n	8012d24 <TIM_OC2_SetConfig+0xac>
 8012d1c:	687b      	ldr	r3, [r7, #4]
 8012d1e:	4a1a      	ldr	r2, [pc, #104]	@ (8012d88 <TIM_OC2_SetConfig+0x110>)
 8012d20:	4293      	cmp	r3, r2
 8012d22:	d113      	bne.n	8012d4c <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8012d24:	693b      	ldr	r3, [r7, #16]
 8012d26:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8012d2a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8012d2c:	693b      	ldr	r3, [r7, #16]
 8012d2e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8012d32:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8012d34:	683b      	ldr	r3, [r7, #0]
 8012d36:	695b      	ldr	r3, [r3, #20]
 8012d38:	009b      	lsls	r3, r3, #2
 8012d3a:	693a      	ldr	r2, [r7, #16]
 8012d3c:	4313      	orrs	r3, r2
 8012d3e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8012d40:	683b      	ldr	r3, [r7, #0]
 8012d42:	699b      	ldr	r3, [r3, #24]
 8012d44:	009b      	lsls	r3, r3, #2
 8012d46:	693a      	ldr	r2, [r7, #16]
 8012d48:	4313      	orrs	r3, r2
 8012d4a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8012d4c:	687b      	ldr	r3, [r7, #4]
 8012d4e:	693a      	ldr	r2, [r7, #16]
 8012d50:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8012d52:	687b      	ldr	r3, [r7, #4]
 8012d54:	68fa      	ldr	r2, [r7, #12]
 8012d56:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8012d58:	683b      	ldr	r3, [r7, #0]
 8012d5a:	685a      	ldr	r2, [r3, #4]
 8012d5c:	687b      	ldr	r3, [r7, #4]
 8012d5e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8012d60:	687b      	ldr	r3, [r7, #4]
 8012d62:	697a      	ldr	r2, [r7, #20]
 8012d64:	621a      	str	r2, [r3, #32]
}
 8012d66:	bf00      	nop
 8012d68:	371c      	adds	r7, #28
 8012d6a:	46bd      	mov	sp, r7
 8012d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d70:	4770      	bx	lr
 8012d72:	bf00      	nop
 8012d74:	feff8fff 	.word	0xfeff8fff
 8012d78:	40010000 	.word	0x40010000
 8012d7c:	40010400 	.word	0x40010400
 8012d80:	40014000 	.word	0x40014000
 8012d84:	40014400 	.word	0x40014400
 8012d88:	40014800 	.word	0x40014800

08012d8c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8012d8c:	b480      	push	{r7}
 8012d8e:	b087      	sub	sp, #28
 8012d90:	af00      	add	r7, sp, #0
 8012d92:	6078      	str	r0, [r7, #4]
 8012d94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8012d96:	687b      	ldr	r3, [r7, #4]
 8012d98:	6a1b      	ldr	r3, [r3, #32]
 8012d9a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8012d9c:	687b      	ldr	r3, [r7, #4]
 8012d9e:	6a1b      	ldr	r3, [r3, #32]
 8012da0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8012da4:	687b      	ldr	r3, [r7, #4]
 8012da6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8012da8:	687b      	ldr	r3, [r7, #4]
 8012daa:	685b      	ldr	r3, [r3, #4]
 8012dac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8012dae:	687b      	ldr	r3, [r7, #4]
 8012db0:	69db      	ldr	r3, [r3, #28]
 8012db2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8012db4:	68fa      	ldr	r2, [r7, #12]
 8012db6:	4b33      	ldr	r3, [pc, #204]	@ (8012e84 <TIM_OC3_SetConfig+0xf8>)
 8012db8:	4013      	ands	r3, r2
 8012dba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8012dbc:	68fb      	ldr	r3, [r7, #12]
 8012dbe:	f023 0303 	bic.w	r3, r3, #3
 8012dc2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8012dc4:	683b      	ldr	r3, [r7, #0]
 8012dc6:	681b      	ldr	r3, [r3, #0]
 8012dc8:	68fa      	ldr	r2, [r7, #12]
 8012dca:	4313      	orrs	r3, r2
 8012dcc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8012dce:	697b      	ldr	r3, [r7, #20]
 8012dd0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8012dd4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8012dd6:	683b      	ldr	r3, [r7, #0]
 8012dd8:	689b      	ldr	r3, [r3, #8]
 8012dda:	021b      	lsls	r3, r3, #8
 8012ddc:	697a      	ldr	r2, [r7, #20]
 8012dde:	4313      	orrs	r3, r2
 8012de0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8012de2:	687b      	ldr	r3, [r7, #4]
 8012de4:	4a28      	ldr	r2, [pc, #160]	@ (8012e88 <TIM_OC3_SetConfig+0xfc>)
 8012de6:	4293      	cmp	r3, r2
 8012de8:	d003      	beq.n	8012df2 <TIM_OC3_SetConfig+0x66>
 8012dea:	687b      	ldr	r3, [r7, #4]
 8012dec:	4a27      	ldr	r2, [pc, #156]	@ (8012e8c <TIM_OC3_SetConfig+0x100>)
 8012dee:	4293      	cmp	r3, r2
 8012df0:	d10d      	bne.n	8012e0e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8012df2:	697b      	ldr	r3, [r7, #20]
 8012df4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8012df8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8012dfa:	683b      	ldr	r3, [r7, #0]
 8012dfc:	68db      	ldr	r3, [r3, #12]
 8012dfe:	021b      	lsls	r3, r3, #8
 8012e00:	697a      	ldr	r2, [r7, #20]
 8012e02:	4313      	orrs	r3, r2
 8012e04:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8012e06:	697b      	ldr	r3, [r7, #20]
 8012e08:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8012e0c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8012e0e:	687b      	ldr	r3, [r7, #4]
 8012e10:	4a1d      	ldr	r2, [pc, #116]	@ (8012e88 <TIM_OC3_SetConfig+0xfc>)
 8012e12:	4293      	cmp	r3, r2
 8012e14:	d00f      	beq.n	8012e36 <TIM_OC3_SetConfig+0xaa>
 8012e16:	687b      	ldr	r3, [r7, #4]
 8012e18:	4a1c      	ldr	r2, [pc, #112]	@ (8012e8c <TIM_OC3_SetConfig+0x100>)
 8012e1a:	4293      	cmp	r3, r2
 8012e1c:	d00b      	beq.n	8012e36 <TIM_OC3_SetConfig+0xaa>
 8012e1e:	687b      	ldr	r3, [r7, #4]
 8012e20:	4a1b      	ldr	r2, [pc, #108]	@ (8012e90 <TIM_OC3_SetConfig+0x104>)
 8012e22:	4293      	cmp	r3, r2
 8012e24:	d007      	beq.n	8012e36 <TIM_OC3_SetConfig+0xaa>
 8012e26:	687b      	ldr	r3, [r7, #4]
 8012e28:	4a1a      	ldr	r2, [pc, #104]	@ (8012e94 <TIM_OC3_SetConfig+0x108>)
 8012e2a:	4293      	cmp	r3, r2
 8012e2c:	d003      	beq.n	8012e36 <TIM_OC3_SetConfig+0xaa>
 8012e2e:	687b      	ldr	r3, [r7, #4]
 8012e30:	4a19      	ldr	r2, [pc, #100]	@ (8012e98 <TIM_OC3_SetConfig+0x10c>)
 8012e32:	4293      	cmp	r3, r2
 8012e34:	d113      	bne.n	8012e5e <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8012e36:	693b      	ldr	r3, [r7, #16]
 8012e38:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8012e3c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8012e3e:	693b      	ldr	r3, [r7, #16]
 8012e40:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8012e44:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8012e46:	683b      	ldr	r3, [r7, #0]
 8012e48:	695b      	ldr	r3, [r3, #20]
 8012e4a:	011b      	lsls	r3, r3, #4
 8012e4c:	693a      	ldr	r2, [r7, #16]
 8012e4e:	4313      	orrs	r3, r2
 8012e50:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8012e52:	683b      	ldr	r3, [r7, #0]
 8012e54:	699b      	ldr	r3, [r3, #24]
 8012e56:	011b      	lsls	r3, r3, #4
 8012e58:	693a      	ldr	r2, [r7, #16]
 8012e5a:	4313      	orrs	r3, r2
 8012e5c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8012e5e:	687b      	ldr	r3, [r7, #4]
 8012e60:	693a      	ldr	r2, [r7, #16]
 8012e62:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8012e64:	687b      	ldr	r3, [r7, #4]
 8012e66:	68fa      	ldr	r2, [r7, #12]
 8012e68:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8012e6a:	683b      	ldr	r3, [r7, #0]
 8012e6c:	685a      	ldr	r2, [r3, #4]
 8012e6e:	687b      	ldr	r3, [r7, #4]
 8012e70:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8012e72:	687b      	ldr	r3, [r7, #4]
 8012e74:	697a      	ldr	r2, [r7, #20]
 8012e76:	621a      	str	r2, [r3, #32]
}
 8012e78:	bf00      	nop
 8012e7a:	371c      	adds	r7, #28
 8012e7c:	46bd      	mov	sp, r7
 8012e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e82:	4770      	bx	lr
 8012e84:	fffeff8f 	.word	0xfffeff8f
 8012e88:	40010000 	.word	0x40010000
 8012e8c:	40010400 	.word	0x40010400
 8012e90:	40014000 	.word	0x40014000
 8012e94:	40014400 	.word	0x40014400
 8012e98:	40014800 	.word	0x40014800

08012e9c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8012e9c:	b480      	push	{r7}
 8012e9e:	b087      	sub	sp, #28
 8012ea0:	af00      	add	r7, sp, #0
 8012ea2:	6078      	str	r0, [r7, #4]
 8012ea4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8012ea6:	687b      	ldr	r3, [r7, #4]
 8012ea8:	6a1b      	ldr	r3, [r3, #32]
 8012eaa:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8012eac:	687b      	ldr	r3, [r7, #4]
 8012eae:	6a1b      	ldr	r3, [r3, #32]
 8012eb0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8012eb4:	687b      	ldr	r3, [r7, #4]
 8012eb6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8012eb8:	687b      	ldr	r3, [r7, #4]
 8012eba:	685b      	ldr	r3, [r3, #4]
 8012ebc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8012ebe:	687b      	ldr	r3, [r7, #4]
 8012ec0:	69db      	ldr	r3, [r3, #28]
 8012ec2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8012ec4:	68fa      	ldr	r2, [r7, #12]
 8012ec6:	4b24      	ldr	r3, [pc, #144]	@ (8012f58 <TIM_OC4_SetConfig+0xbc>)
 8012ec8:	4013      	ands	r3, r2
 8012eca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8012ecc:	68fb      	ldr	r3, [r7, #12]
 8012ece:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8012ed2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8012ed4:	683b      	ldr	r3, [r7, #0]
 8012ed6:	681b      	ldr	r3, [r3, #0]
 8012ed8:	021b      	lsls	r3, r3, #8
 8012eda:	68fa      	ldr	r2, [r7, #12]
 8012edc:	4313      	orrs	r3, r2
 8012ede:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8012ee0:	693b      	ldr	r3, [r7, #16]
 8012ee2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8012ee6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8012ee8:	683b      	ldr	r3, [r7, #0]
 8012eea:	689b      	ldr	r3, [r3, #8]
 8012eec:	031b      	lsls	r3, r3, #12
 8012eee:	693a      	ldr	r2, [r7, #16]
 8012ef0:	4313      	orrs	r3, r2
 8012ef2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8012ef4:	687b      	ldr	r3, [r7, #4]
 8012ef6:	4a19      	ldr	r2, [pc, #100]	@ (8012f5c <TIM_OC4_SetConfig+0xc0>)
 8012ef8:	4293      	cmp	r3, r2
 8012efa:	d00f      	beq.n	8012f1c <TIM_OC4_SetConfig+0x80>
 8012efc:	687b      	ldr	r3, [r7, #4]
 8012efe:	4a18      	ldr	r2, [pc, #96]	@ (8012f60 <TIM_OC4_SetConfig+0xc4>)
 8012f00:	4293      	cmp	r3, r2
 8012f02:	d00b      	beq.n	8012f1c <TIM_OC4_SetConfig+0x80>
 8012f04:	687b      	ldr	r3, [r7, #4]
 8012f06:	4a17      	ldr	r2, [pc, #92]	@ (8012f64 <TIM_OC4_SetConfig+0xc8>)
 8012f08:	4293      	cmp	r3, r2
 8012f0a:	d007      	beq.n	8012f1c <TIM_OC4_SetConfig+0x80>
 8012f0c:	687b      	ldr	r3, [r7, #4]
 8012f0e:	4a16      	ldr	r2, [pc, #88]	@ (8012f68 <TIM_OC4_SetConfig+0xcc>)
 8012f10:	4293      	cmp	r3, r2
 8012f12:	d003      	beq.n	8012f1c <TIM_OC4_SetConfig+0x80>
 8012f14:	687b      	ldr	r3, [r7, #4]
 8012f16:	4a15      	ldr	r2, [pc, #84]	@ (8012f6c <TIM_OC4_SetConfig+0xd0>)
 8012f18:	4293      	cmp	r3, r2
 8012f1a:	d109      	bne.n	8012f30 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8012f1c:	697b      	ldr	r3, [r7, #20]
 8012f1e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8012f22:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8012f24:	683b      	ldr	r3, [r7, #0]
 8012f26:	695b      	ldr	r3, [r3, #20]
 8012f28:	019b      	lsls	r3, r3, #6
 8012f2a:	697a      	ldr	r2, [r7, #20]
 8012f2c:	4313      	orrs	r3, r2
 8012f2e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8012f30:	687b      	ldr	r3, [r7, #4]
 8012f32:	697a      	ldr	r2, [r7, #20]
 8012f34:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8012f36:	687b      	ldr	r3, [r7, #4]
 8012f38:	68fa      	ldr	r2, [r7, #12]
 8012f3a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8012f3c:	683b      	ldr	r3, [r7, #0]
 8012f3e:	685a      	ldr	r2, [r3, #4]
 8012f40:	687b      	ldr	r3, [r7, #4]
 8012f42:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8012f44:	687b      	ldr	r3, [r7, #4]
 8012f46:	693a      	ldr	r2, [r7, #16]
 8012f48:	621a      	str	r2, [r3, #32]
}
 8012f4a:	bf00      	nop
 8012f4c:	371c      	adds	r7, #28
 8012f4e:	46bd      	mov	sp, r7
 8012f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f54:	4770      	bx	lr
 8012f56:	bf00      	nop
 8012f58:	feff8fff 	.word	0xfeff8fff
 8012f5c:	40010000 	.word	0x40010000
 8012f60:	40010400 	.word	0x40010400
 8012f64:	40014000 	.word	0x40014000
 8012f68:	40014400 	.word	0x40014400
 8012f6c:	40014800 	.word	0x40014800

08012f70 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8012f70:	b480      	push	{r7}
 8012f72:	b087      	sub	sp, #28
 8012f74:	af00      	add	r7, sp, #0
 8012f76:	6078      	str	r0, [r7, #4]
 8012f78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8012f7a:	687b      	ldr	r3, [r7, #4]
 8012f7c:	6a1b      	ldr	r3, [r3, #32]
 8012f7e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8012f80:	687b      	ldr	r3, [r7, #4]
 8012f82:	6a1b      	ldr	r3, [r3, #32]
 8012f84:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8012f88:	687b      	ldr	r3, [r7, #4]
 8012f8a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8012f8c:	687b      	ldr	r3, [r7, #4]
 8012f8e:	685b      	ldr	r3, [r3, #4]
 8012f90:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8012f92:	687b      	ldr	r3, [r7, #4]
 8012f94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012f96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8012f98:	68fa      	ldr	r2, [r7, #12]
 8012f9a:	4b21      	ldr	r3, [pc, #132]	@ (8013020 <TIM_OC5_SetConfig+0xb0>)
 8012f9c:	4013      	ands	r3, r2
 8012f9e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8012fa0:	683b      	ldr	r3, [r7, #0]
 8012fa2:	681b      	ldr	r3, [r3, #0]
 8012fa4:	68fa      	ldr	r2, [r7, #12]
 8012fa6:	4313      	orrs	r3, r2
 8012fa8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8012faa:	693b      	ldr	r3, [r7, #16]
 8012fac:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8012fb0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8012fb2:	683b      	ldr	r3, [r7, #0]
 8012fb4:	689b      	ldr	r3, [r3, #8]
 8012fb6:	041b      	lsls	r3, r3, #16
 8012fb8:	693a      	ldr	r2, [r7, #16]
 8012fba:	4313      	orrs	r3, r2
 8012fbc:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8012fbe:	687b      	ldr	r3, [r7, #4]
 8012fc0:	4a18      	ldr	r2, [pc, #96]	@ (8013024 <TIM_OC5_SetConfig+0xb4>)
 8012fc2:	4293      	cmp	r3, r2
 8012fc4:	d00f      	beq.n	8012fe6 <TIM_OC5_SetConfig+0x76>
 8012fc6:	687b      	ldr	r3, [r7, #4]
 8012fc8:	4a17      	ldr	r2, [pc, #92]	@ (8013028 <TIM_OC5_SetConfig+0xb8>)
 8012fca:	4293      	cmp	r3, r2
 8012fcc:	d00b      	beq.n	8012fe6 <TIM_OC5_SetConfig+0x76>
 8012fce:	687b      	ldr	r3, [r7, #4]
 8012fd0:	4a16      	ldr	r2, [pc, #88]	@ (801302c <TIM_OC5_SetConfig+0xbc>)
 8012fd2:	4293      	cmp	r3, r2
 8012fd4:	d007      	beq.n	8012fe6 <TIM_OC5_SetConfig+0x76>
 8012fd6:	687b      	ldr	r3, [r7, #4]
 8012fd8:	4a15      	ldr	r2, [pc, #84]	@ (8013030 <TIM_OC5_SetConfig+0xc0>)
 8012fda:	4293      	cmp	r3, r2
 8012fdc:	d003      	beq.n	8012fe6 <TIM_OC5_SetConfig+0x76>
 8012fde:	687b      	ldr	r3, [r7, #4]
 8012fe0:	4a14      	ldr	r2, [pc, #80]	@ (8013034 <TIM_OC5_SetConfig+0xc4>)
 8012fe2:	4293      	cmp	r3, r2
 8012fe4:	d109      	bne.n	8012ffa <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8012fe6:	697b      	ldr	r3, [r7, #20]
 8012fe8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8012fec:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8012fee:	683b      	ldr	r3, [r7, #0]
 8012ff0:	695b      	ldr	r3, [r3, #20]
 8012ff2:	021b      	lsls	r3, r3, #8
 8012ff4:	697a      	ldr	r2, [r7, #20]
 8012ff6:	4313      	orrs	r3, r2
 8012ff8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8012ffa:	687b      	ldr	r3, [r7, #4]
 8012ffc:	697a      	ldr	r2, [r7, #20]
 8012ffe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8013000:	687b      	ldr	r3, [r7, #4]
 8013002:	68fa      	ldr	r2, [r7, #12]
 8013004:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8013006:	683b      	ldr	r3, [r7, #0]
 8013008:	685a      	ldr	r2, [r3, #4]
 801300a:	687b      	ldr	r3, [r7, #4]
 801300c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801300e:	687b      	ldr	r3, [r7, #4]
 8013010:	693a      	ldr	r2, [r7, #16]
 8013012:	621a      	str	r2, [r3, #32]
}
 8013014:	bf00      	nop
 8013016:	371c      	adds	r7, #28
 8013018:	46bd      	mov	sp, r7
 801301a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801301e:	4770      	bx	lr
 8013020:	fffeff8f 	.word	0xfffeff8f
 8013024:	40010000 	.word	0x40010000
 8013028:	40010400 	.word	0x40010400
 801302c:	40014000 	.word	0x40014000
 8013030:	40014400 	.word	0x40014400
 8013034:	40014800 	.word	0x40014800

08013038 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8013038:	b480      	push	{r7}
 801303a:	b087      	sub	sp, #28
 801303c:	af00      	add	r7, sp, #0
 801303e:	6078      	str	r0, [r7, #4]
 8013040:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8013042:	687b      	ldr	r3, [r7, #4]
 8013044:	6a1b      	ldr	r3, [r3, #32]
 8013046:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8013048:	687b      	ldr	r3, [r7, #4]
 801304a:	6a1b      	ldr	r3, [r3, #32]
 801304c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8013050:	687b      	ldr	r3, [r7, #4]
 8013052:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8013054:	687b      	ldr	r3, [r7, #4]
 8013056:	685b      	ldr	r3, [r3, #4]
 8013058:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 801305a:	687b      	ldr	r3, [r7, #4]
 801305c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801305e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8013060:	68fa      	ldr	r2, [r7, #12]
 8013062:	4b22      	ldr	r3, [pc, #136]	@ (80130ec <TIM_OC6_SetConfig+0xb4>)
 8013064:	4013      	ands	r3, r2
 8013066:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8013068:	683b      	ldr	r3, [r7, #0]
 801306a:	681b      	ldr	r3, [r3, #0]
 801306c:	021b      	lsls	r3, r3, #8
 801306e:	68fa      	ldr	r2, [r7, #12]
 8013070:	4313      	orrs	r3, r2
 8013072:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8013074:	693b      	ldr	r3, [r7, #16]
 8013076:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 801307a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 801307c:	683b      	ldr	r3, [r7, #0]
 801307e:	689b      	ldr	r3, [r3, #8]
 8013080:	051b      	lsls	r3, r3, #20
 8013082:	693a      	ldr	r2, [r7, #16]
 8013084:	4313      	orrs	r3, r2
 8013086:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8013088:	687b      	ldr	r3, [r7, #4]
 801308a:	4a19      	ldr	r2, [pc, #100]	@ (80130f0 <TIM_OC6_SetConfig+0xb8>)
 801308c:	4293      	cmp	r3, r2
 801308e:	d00f      	beq.n	80130b0 <TIM_OC6_SetConfig+0x78>
 8013090:	687b      	ldr	r3, [r7, #4]
 8013092:	4a18      	ldr	r2, [pc, #96]	@ (80130f4 <TIM_OC6_SetConfig+0xbc>)
 8013094:	4293      	cmp	r3, r2
 8013096:	d00b      	beq.n	80130b0 <TIM_OC6_SetConfig+0x78>
 8013098:	687b      	ldr	r3, [r7, #4]
 801309a:	4a17      	ldr	r2, [pc, #92]	@ (80130f8 <TIM_OC6_SetConfig+0xc0>)
 801309c:	4293      	cmp	r3, r2
 801309e:	d007      	beq.n	80130b0 <TIM_OC6_SetConfig+0x78>
 80130a0:	687b      	ldr	r3, [r7, #4]
 80130a2:	4a16      	ldr	r2, [pc, #88]	@ (80130fc <TIM_OC6_SetConfig+0xc4>)
 80130a4:	4293      	cmp	r3, r2
 80130a6:	d003      	beq.n	80130b0 <TIM_OC6_SetConfig+0x78>
 80130a8:	687b      	ldr	r3, [r7, #4]
 80130aa:	4a15      	ldr	r2, [pc, #84]	@ (8013100 <TIM_OC6_SetConfig+0xc8>)
 80130ac:	4293      	cmp	r3, r2
 80130ae:	d109      	bne.n	80130c4 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80130b0:	697b      	ldr	r3, [r7, #20]
 80130b2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80130b6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80130b8:	683b      	ldr	r3, [r7, #0]
 80130ba:	695b      	ldr	r3, [r3, #20]
 80130bc:	029b      	lsls	r3, r3, #10
 80130be:	697a      	ldr	r2, [r7, #20]
 80130c0:	4313      	orrs	r3, r2
 80130c2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80130c4:	687b      	ldr	r3, [r7, #4]
 80130c6:	697a      	ldr	r2, [r7, #20]
 80130c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80130ca:	687b      	ldr	r3, [r7, #4]
 80130cc:	68fa      	ldr	r2, [r7, #12]
 80130ce:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80130d0:	683b      	ldr	r3, [r7, #0]
 80130d2:	685a      	ldr	r2, [r3, #4]
 80130d4:	687b      	ldr	r3, [r7, #4]
 80130d6:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80130d8:	687b      	ldr	r3, [r7, #4]
 80130da:	693a      	ldr	r2, [r7, #16]
 80130dc:	621a      	str	r2, [r3, #32]
}
 80130de:	bf00      	nop
 80130e0:	371c      	adds	r7, #28
 80130e2:	46bd      	mov	sp, r7
 80130e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130e8:	4770      	bx	lr
 80130ea:	bf00      	nop
 80130ec:	feff8fff 	.word	0xfeff8fff
 80130f0:	40010000 	.word	0x40010000
 80130f4:	40010400 	.word	0x40010400
 80130f8:	40014000 	.word	0x40014000
 80130fc:	40014400 	.word	0x40014400
 8013100:	40014800 	.word	0x40014800

08013104 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8013104:	b480      	push	{r7}
 8013106:	b087      	sub	sp, #28
 8013108:	af00      	add	r7, sp, #0
 801310a:	60f8      	str	r0, [r7, #12]
 801310c:	60b9      	str	r1, [r7, #8]
 801310e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8013110:	68fb      	ldr	r3, [r7, #12]
 8013112:	6a1b      	ldr	r3, [r3, #32]
 8013114:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8013116:	68fb      	ldr	r3, [r7, #12]
 8013118:	6a1b      	ldr	r3, [r3, #32]
 801311a:	f023 0201 	bic.w	r2, r3, #1
 801311e:	68fb      	ldr	r3, [r7, #12]
 8013120:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8013122:	68fb      	ldr	r3, [r7, #12]
 8013124:	699b      	ldr	r3, [r3, #24]
 8013126:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8013128:	693b      	ldr	r3, [r7, #16]
 801312a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 801312e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8013130:	687b      	ldr	r3, [r7, #4]
 8013132:	011b      	lsls	r3, r3, #4
 8013134:	693a      	ldr	r2, [r7, #16]
 8013136:	4313      	orrs	r3, r2
 8013138:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 801313a:	697b      	ldr	r3, [r7, #20]
 801313c:	f023 030a 	bic.w	r3, r3, #10
 8013140:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8013142:	697a      	ldr	r2, [r7, #20]
 8013144:	68bb      	ldr	r3, [r7, #8]
 8013146:	4313      	orrs	r3, r2
 8013148:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 801314a:	68fb      	ldr	r3, [r7, #12]
 801314c:	693a      	ldr	r2, [r7, #16]
 801314e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8013150:	68fb      	ldr	r3, [r7, #12]
 8013152:	697a      	ldr	r2, [r7, #20]
 8013154:	621a      	str	r2, [r3, #32]
}
 8013156:	bf00      	nop
 8013158:	371c      	adds	r7, #28
 801315a:	46bd      	mov	sp, r7
 801315c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013160:	4770      	bx	lr

08013162 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8013162:	b480      	push	{r7}
 8013164:	b087      	sub	sp, #28
 8013166:	af00      	add	r7, sp, #0
 8013168:	60f8      	str	r0, [r7, #12]
 801316a:	60b9      	str	r1, [r7, #8]
 801316c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 801316e:	68fb      	ldr	r3, [r7, #12]
 8013170:	6a1b      	ldr	r3, [r3, #32]
 8013172:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8013174:	68fb      	ldr	r3, [r7, #12]
 8013176:	6a1b      	ldr	r3, [r3, #32]
 8013178:	f023 0210 	bic.w	r2, r3, #16
 801317c:	68fb      	ldr	r3, [r7, #12]
 801317e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8013180:	68fb      	ldr	r3, [r7, #12]
 8013182:	699b      	ldr	r3, [r3, #24]
 8013184:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8013186:	693b      	ldr	r3, [r7, #16]
 8013188:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 801318c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 801318e:	687b      	ldr	r3, [r7, #4]
 8013190:	031b      	lsls	r3, r3, #12
 8013192:	693a      	ldr	r2, [r7, #16]
 8013194:	4313      	orrs	r3, r2
 8013196:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8013198:	697b      	ldr	r3, [r7, #20]
 801319a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 801319e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80131a0:	68bb      	ldr	r3, [r7, #8]
 80131a2:	011b      	lsls	r3, r3, #4
 80131a4:	697a      	ldr	r2, [r7, #20]
 80131a6:	4313      	orrs	r3, r2
 80131a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80131aa:	68fb      	ldr	r3, [r7, #12]
 80131ac:	693a      	ldr	r2, [r7, #16]
 80131ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80131b0:	68fb      	ldr	r3, [r7, #12]
 80131b2:	697a      	ldr	r2, [r7, #20]
 80131b4:	621a      	str	r2, [r3, #32]
}
 80131b6:	bf00      	nop
 80131b8:	371c      	adds	r7, #28
 80131ba:	46bd      	mov	sp, r7
 80131bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131c0:	4770      	bx	lr
	...

080131c4 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80131c4:	b480      	push	{r7}
 80131c6:	b085      	sub	sp, #20
 80131c8:	af00      	add	r7, sp, #0
 80131ca:	6078      	str	r0, [r7, #4]
 80131cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80131ce:	687b      	ldr	r3, [r7, #4]
 80131d0:	689b      	ldr	r3, [r3, #8]
 80131d2:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80131d4:	68fa      	ldr	r2, [r7, #12]
 80131d6:	4b09      	ldr	r3, [pc, #36]	@ (80131fc <TIM_ITRx_SetConfig+0x38>)
 80131d8:	4013      	ands	r3, r2
 80131da:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80131dc:	683a      	ldr	r2, [r7, #0]
 80131de:	68fb      	ldr	r3, [r7, #12]
 80131e0:	4313      	orrs	r3, r2
 80131e2:	f043 0307 	orr.w	r3, r3, #7
 80131e6:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80131e8:	687b      	ldr	r3, [r7, #4]
 80131ea:	68fa      	ldr	r2, [r7, #12]
 80131ec:	609a      	str	r2, [r3, #8]
}
 80131ee:	bf00      	nop
 80131f0:	3714      	adds	r7, #20
 80131f2:	46bd      	mov	sp, r7
 80131f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131f8:	4770      	bx	lr
 80131fa:	bf00      	nop
 80131fc:	ffcfff8f 	.word	0xffcfff8f

08013200 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8013200:	b480      	push	{r7}
 8013202:	b087      	sub	sp, #28
 8013204:	af00      	add	r7, sp, #0
 8013206:	60f8      	str	r0, [r7, #12]
 8013208:	60b9      	str	r1, [r7, #8]
 801320a:	607a      	str	r2, [r7, #4]
 801320c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 801320e:	68fb      	ldr	r3, [r7, #12]
 8013210:	689b      	ldr	r3, [r3, #8]
 8013212:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8013214:	697b      	ldr	r3, [r7, #20]
 8013216:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 801321a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 801321c:	683b      	ldr	r3, [r7, #0]
 801321e:	021a      	lsls	r2, r3, #8
 8013220:	687b      	ldr	r3, [r7, #4]
 8013222:	431a      	orrs	r2, r3
 8013224:	68bb      	ldr	r3, [r7, #8]
 8013226:	4313      	orrs	r3, r2
 8013228:	697a      	ldr	r2, [r7, #20]
 801322a:	4313      	orrs	r3, r2
 801322c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 801322e:	68fb      	ldr	r3, [r7, #12]
 8013230:	697a      	ldr	r2, [r7, #20]
 8013232:	609a      	str	r2, [r3, #8]
}
 8013234:	bf00      	nop
 8013236:	371c      	adds	r7, #28
 8013238:	46bd      	mov	sp, r7
 801323a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801323e:	4770      	bx	lr

08013240 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8013240:	b480      	push	{r7}
 8013242:	b087      	sub	sp, #28
 8013244:	af00      	add	r7, sp, #0
 8013246:	60f8      	str	r0, [r7, #12]
 8013248:	60b9      	str	r1, [r7, #8]
 801324a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 801324c:	68bb      	ldr	r3, [r7, #8]
 801324e:	f003 031f 	and.w	r3, r3, #31
 8013252:	2201      	movs	r2, #1
 8013254:	fa02 f303 	lsl.w	r3, r2, r3
 8013258:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 801325a:	68fb      	ldr	r3, [r7, #12]
 801325c:	6a1a      	ldr	r2, [r3, #32]
 801325e:	697b      	ldr	r3, [r7, #20]
 8013260:	43db      	mvns	r3, r3
 8013262:	401a      	ands	r2, r3
 8013264:	68fb      	ldr	r3, [r7, #12]
 8013266:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8013268:	68fb      	ldr	r3, [r7, #12]
 801326a:	6a1a      	ldr	r2, [r3, #32]
 801326c:	68bb      	ldr	r3, [r7, #8]
 801326e:	f003 031f 	and.w	r3, r3, #31
 8013272:	6879      	ldr	r1, [r7, #4]
 8013274:	fa01 f303 	lsl.w	r3, r1, r3
 8013278:	431a      	orrs	r2, r3
 801327a:	68fb      	ldr	r3, [r7, #12]
 801327c:	621a      	str	r2, [r3, #32]
}
 801327e:	bf00      	nop
 8013280:	371c      	adds	r7, #28
 8013282:	46bd      	mov	sp, r7
 8013284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013288:	4770      	bx	lr
	...

0801328c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 801328c:	b480      	push	{r7}
 801328e:	b085      	sub	sp, #20
 8013290:	af00      	add	r7, sp, #0
 8013292:	6078      	str	r0, [r7, #4]
 8013294:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8013296:	687b      	ldr	r3, [r7, #4]
 8013298:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 801329c:	2b01      	cmp	r3, #1
 801329e:	d101      	bne.n	80132a4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80132a0:	2302      	movs	r3, #2
 80132a2:	e077      	b.n	8013394 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 80132a4:	687b      	ldr	r3, [r7, #4]
 80132a6:	2201      	movs	r2, #1
 80132a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80132ac:	687b      	ldr	r3, [r7, #4]
 80132ae:	2202      	movs	r2, #2
 80132b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80132b4:	687b      	ldr	r3, [r7, #4]
 80132b6:	681b      	ldr	r3, [r3, #0]
 80132b8:	685b      	ldr	r3, [r3, #4]
 80132ba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80132bc:	687b      	ldr	r3, [r7, #4]
 80132be:	681b      	ldr	r3, [r3, #0]
 80132c0:	689b      	ldr	r3, [r3, #8]
 80132c2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80132c4:	687b      	ldr	r3, [r7, #4]
 80132c6:	681b      	ldr	r3, [r3, #0]
 80132c8:	4a35      	ldr	r2, [pc, #212]	@ (80133a0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80132ca:	4293      	cmp	r3, r2
 80132cc:	d004      	beq.n	80132d8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80132ce:	687b      	ldr	r3, [r7, #4]
 80132d0:	681b      	ldr	r3, [r3, #0]
 80132d2:	4a34      	ldr	r2, [pc, #208]	@ (80133a4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80132d4:	4293      	cmp	r3, r2
 80132d6:	d108      	bne.n	80132ea <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80132d8:	68fb      	ldr	r3, [r7, #12]
 80132da:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80132de:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80132e0:	683b      	ldr	r3, [r7, #0]
 80132e2:	685b      	ldr	r3, [r3, #4]
 80132e4:	68fa      	ldr	r2, [r7, #12]
 80132e6:	4313      	orrs	r3, r2
 80132e8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80132ea:	68fb      	ldr	r3, [r7, #12]
 80132ec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80132f0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80132f2:	683b      	ldr	r3, [r7, #0]
 80132f4:	681b      	ldr	r3, [r3, #0]
 80132f6:	68fa      	ldr	r2, [r7, #12]
 80132f8:	4313      	orrs	r3, r2
 80132fa:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80132fc:	687b      	ldr	r3, [r7, #4]
 80132fe:	681b      	ldr	r3, [r3, #0]
 8013300:	68fa      	ldr	r2, [r7, #12]
 8013302:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8013304:	687b      	ldr	r3, [r7, #4]
 8013306:	681b      	ldr	r3, [r3, #0]
 8013308:	4a25      	ldr	r2, [pc, #148]	@ (80133a0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 801330a:	4293      	cmp	r3, r2
 801330c:	d02c      	beq.n	8013368 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 801330e:	687b      	ldr	r3, [r7, #4]
 8013310:	681b      	ldr	r3, [r3, #0]
 8013312:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8013316:	d027      	beq.n	8013368 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8013318:	687b      	ldr	r3, [r7, #4]
 801331a:	681b      	ldr	r3, [r3, #0]
 801331c:	4a22      	ldr	r2, [pc, #136]	@ (80133a8 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 801331e:	4293      	cmp	r3, r2
 8013320:	d022      	beq.n	8013368 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8013322:	687b      	ldr	r3, [r7, #4]
 8013324:	681b      	ldr	r3, [r3, #0]
 8013326:	4a21      	ldr	r2, [pc, #132]	@ (80133ac <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8013328:	4293      	cmp	r3, r2
 801332a:	d01d      	beq.n	8013368 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 801332c:	687b      	ldr	r3, [r7, #4]
 801332e:	681b      	ldr	r3, [r3, #0]
 8013330:	4a1f      	ldr	r2, [pc, #124]	@ (80133b0 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8013332:	4293      	cmp	r3, r2
 8013334:	d018      	beq.n	8013368 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8013336:	687b      	ldr	r3, [r7, #4]
 8013338:	681b      	ldr	r3, [r3, #0]
 801333a:	4a1a      	ldr	r2, [pc, #104]	@ (80133a4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 801333c:	4293      	cmp	r3, r2
 801333e:	d013      	beq.n	8013368 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8013340:	687b      	ldr	r3, [r7, #4]
 8013342:	681b      	ldr	r3, [r3, #0]
 8013344:	4a1b      	ldr	r2, [pc, #108]	@ (80133b4 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8013346:	4293      	cmp	r3, r2
 8013348:	d00e      	beq.n	8013368 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 801334a:	687b      	ldr	r3, [r7, #4]
 801334c:	681b      	ldr	r3, [r3, #0]
 801334e:	4a1a      	ldr	r2, [pc, #104]	@ (80133b8 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 8013350:	4293      	cmp	r3, r2
 8013352:	d009      	beq.n	8013368 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8013354:	687b      	ldr	r3, [r7, #4]
 8013356:	681b      	ldr	r3, [r3, #0]
 8013358:	4a18      	ldr	r2, [pc, #96]	@ (80133bc <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 801335a:	4293      	cmp	r3, r2
 801335c:	d004      	beq.n	8013368 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 801335e:	687b      	ldr	r3, [r7, #4]
 8013360:	681b      	ldr	r3, [r3, #0]
 8013362:	4a17      	ldr	r2, [pc, #92]	@ (80133c0 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 8013364:	4293      	cmp	r3, r2
 8013366:	d10c      	bne.n	8013382 <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8013368:	68bb      	ldr	r3, [r7, #8]
 801336a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801336e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8013370:	683b      	ldr	r3, [r7, #0]
 8013372:	689b      	ldr	r3, [r3, #8]
 8013374:	68ba      	ldr	r2, [r7, #8]
 8013376:	4313      	orrs	r3, r2
 8013378:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 801337a:	687b      	ldr	r3, [r7, #4]
 801337c:	681b      	ldr	r3, [r3, #0]
 801337e:	68ba      	ldr	r2, [r7, #8]
 8013380:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8013382:	687b      	ldr	r3, [r7, #4]
 8013384:	2201      	movs	r2, #1
 8013386:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 801338a:	687b      	ldr	r3, [r7, #4]
 801338c:	2200      	movs	r2, #0
 801338e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8013392:	2300      	movs	r3, #0
}
 8013394:	4618      	mov	r0, r3
 8013396:	3714      	adds	r7, #20
 8013398:	46bd      	mov	sp, r7
 801339a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801339e:	4770      	bx	lr
 80133a0:	40010000 	.word	0x40010000
 80133a4:	40010400 	.word	0x40010400
 80133a8:	40000400 	.word	0x40000400
 80133ac:	40000800 	.word	0x40000800
 80133b0:	40000c00 	.word	0x40000c00
 80133b4:	40001800 	.word	0x40001800
 80133b8:	40014000 	.word	0x40014000
 80133bc:	4000e000 	.word	0x4000e000
 80133c0:	4000e400 	.word	0x4000e400

080133c4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80133c4:	b480      	push	{r7}
 80133c6:	b083      	sub	sp, #12
 80133c8:	af00      	add	r7, sp, #0
 80133ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80133cc:	bf00      	nop
 80133ce:	370c      	adds	r7, #12
 80133d0:	46bd      	mov	sp, r7
 80133d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80133d6:	4770      	bx	lr

080133d8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80133d8:	b480      	push	{r7}
 80133da:	b083      	sub	sp, #12
 80133dc:	af00      	add	r7, sp, #0
 80133de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80133e0:	bf00      	nop
 80133e2:	370c      	adds	r7, #12
 80133e4:	46bd      	mov	sp, r7
 80133e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80133ea:	4770      	bx	lr

080133ec <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80133ec:	b480      	push	{r7}
 80133ee:	b083      	sub	sp, #12
 80133f0:	af00      	add	r7, sp, #0
 80133f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80133f4:	bf00      	nop
 80133f6:	370c      	adds	r7, #12
 80133f8:	46bd      	mov	sp, r7
 80133fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80133fe:	4770      	bx	lr

08013400 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8013400:	b580      	push	{r7, lr}
 8013402:	b082      	sub	sp, #8
 8013404:	af00      	add	r7, sp, #0
 8013406:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8013408:	687b      	ldr	r3, [r7, #4]
 801340a:	2b00      	cmp	r3, #0
 801340c:	d101      	bne.n	8013412 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 801340e:	2301      	movs	r3, #1
 8013410:	e042      	b.n	8013498 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8013412:	687b      	ldr	r3, [r7, #4]
 8013414:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8013418:	2b00      	cmp	r3, #0
 801341a:	d106      	bne.n	801342a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 801341c:	687b      	ldr	r3, [r7, #4]
 801341e:	2200      	movs	r2, #0
 8013420:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8013424:	6878      	ldr	r0, [r7, #4]
 8013426:	f7ef fb3b 	bl	8002aa0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 801342a:	687b      	ldr	r3, [r7, #4]
 801342c:	2224      	movs	r2, #36	@ 0x24
 801342e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8013432:	687b      	ldr	r3, [r7, #4]
 8013434:	681b      	ldr	r3, [r3, #0]
 8013436:	681a      	ldr	r2, [r3, #0]
 8013438:	687b      	ldr	r3, [r7, #4]
 801343a:	681b      	ldr	r3, [r3, #0]
 801343c:	f022 0201 	bic.w	r2, r2, #1
 8013440:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8013442:	687b      	ldr	r3, [r7, #4]
 8013444:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013446:	2b00      	cmp	r3, #0
 8013448:	d002      	beq.n	8013450 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 801344a:	6878      	ldr	r0, [r7, #4]
 801344c:	f000 fe94 	bl	8014178 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8013450:	6878      	ldr	r0, [r7, #4]
 8013452:	f000 f825 	bl	80134a0 <UART_SetConfig>
 8013456:	4603      	mov	r3, r0
 8013458:	2b01      	cmp	r3, #1
 801345a:	d101      	bne.n	8013460 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 801345c:	2301      	movs	r3, #1
 801345e:	e01b      	b.n	8013498 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8013460:	687b      	ldr	r3, [r7, #4]
 8013462:	681b      	ldr	r3, [r3, #0]
 8013464:	685a      	ldr	r2, [r3, #4]
 8013466:	687b      	ldr	r3, [r7, #4]
 8013468:	681b      	ldr	r3, [r3, #0]
 801346a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 801346e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8013470:	687b      	ldr	r3, [r7, #4]
 8013472:	681b      	ldr	r3, [r3, #0]
 8013474:	689a      	ldr	r2, [r3, #8]
 8013476:	687b      	ldr	r3, [r7, #4]
 8013478:	681b      	ldr	r3, [r3, #0]
 801347a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 801347e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8013480:	687b      	ldr	r3, [r7, #4]
 8013482:	681b      	ldr	r3, [r3, #0]
 8013484:	681a      	ldr	r2, [r3, #0]
 8013486:	687b      	ldr	r3, [r7, #4]
 8013488:	681b      	ldr	r3, [r3, #0]
 801348a:	f042 0201 	orr.w	r2, r2, #1
 801348e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8013490:	6878      	ldr	r0, [r7, #4]
 8013492:	f000 ff13 	bl	80142bc <UART_CheckIdleState>
 8013496:	4603      	mov	r3, r0
}
 8013498:	4618      	mov	r0, r3
 801349a:	3708      	adds	r7, #8
 801349c:	46bd      	mov	sp, r7
 801349e:	bd80      	pop	{r7, pc}

080134a0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80134a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80134a4:	b092      	sub	sp, #72	@ 0x48
 80134a6:	af00      	add	r7, sp, #0
 80134a8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80134aa:	2300      	movs	r3, #0
 80134ac:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80134b0:	697b      	ldr	r3, [r7, #20]
 80134b2:	689a      	ldr	r2, [r3, #8]
 80134b4:	697b      	ldr	r3, [r7, #20]
 80134b6:	691b      	ldr	r3, [r3, #16]
 80134b8:	431a      	orrs	r2, r3
 80134ba:	697b      	ldr	r3, [r7, #20]
 80134bc:	695b      	ldr	r3, [r3, #20]
 80134be:	431a      	orrs	r2, r3
 80134c0:	697b      	ldr	r3, [r7, #20]
 80134c2:	69db      	ldr	r3, [r3, #28]
 80134c4:	4313      	orrs	r3, r2
 80134c6:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80134c8:	697b      	ldr	r3, [r7, #20]
 80134ca:	681b      	ldr	r3, [r3, #0]
 80134cc:	681a      	ldr	r2, [r3, #0]
 80134ce:	4bbe      	ldr	r3, [pc, #760]	@ (80137c8 <UART_SetConfig+0x328>)
 80134d0:	4013      	ands	r3, r2
 80134d2:	697a      	ldr	r2, [r7, #20]
 80134d4:	6812      	ldr	r2, [r2, #0]
 80134d6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80134d8:	430b      	orrs	r3, r1
 80134da:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80134dc:	697b      	ldr	r3, [r7, #20]
 80134de:	681b      	ldr	r3, [r3, #0]
 80134e0:	685b      	ldr	r3, [r3, #4]
 80134e2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80134e6:	697b      	ldr	r3, [r7, #20]
 80134e8:	68da      	ldr	r2, [r3, #12]
 80134ea:	697b      	ldr	r3, [r7, #20]
 80134ec:	681b      	ldr	r3, [r3, #0]
 80134ee:	430a      	orrs	r2, r1
 80134f0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80134f2:	697b      	ldr	r3, [r7, #20]
 80134f4:	699b      	ldr	r3, [r3, #24]
 80134f6:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80134f8:	697b      	ldr	r3, [r7, #20]
 80134fa:	681b      	ldr	r3, [r3, #0]
 80134fc:	4ab3      	ldr	r2, [pc, #716]	@ (80137cc <UART_SetConfig+0x32c>)
 80134fe:	4293      	cmp	r3, r2
 8013500:	d004      	beq.n	801350c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8013502:	697b      	ldr	r3, [r7, #20]
 8013504:	6a1b      	ldr	r3, [r3, #32]
 8013506:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8013508:	4313      	orrs	r3, r2
 801350a:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 801350c:	697b      	ldr	r3, [r7, #20]
 801350e:	681b      	ldr	r3, [r3, #0]
 8013510:	689a      	ldr	r2, [r3, #8]
 8013512:	4baf      	ldr	r3, [pc, #700]	@ (80137d0 <UART_SetConfig+0x330>)
 8013514:	4013      	ands	r3, r2
 8013516:	697a      	ldr	r2, [r7, #20]
 8013518:	6812      	ldr	r2, [r2, #0]
 801351a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 801351c:	430b      	orrs	r3, r1
 801351e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8013520:	697b      	ldr	r3, [r7, #20]
 8013522:	681b      	ldr	r3, [r3, #0]
 8013524:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013526:	f023 010f 	bic.w	r1, r3, #15
 801352a:	697b      	ldr	r3, [r7, #20]
 801352c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801352e:	697b      	ldr	r3, [r7, #20]
 8013530:	681b      	ldr	r3, [r3, #0]
 8013532:	430a      	orrs	r2, r1
 8013534:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8013536:	697b      	ldr	r3, [r7, #20]
 8013538:	681b      	ldr	r3, [r3, #0]
 801353a:	4aa6      	ldr	r2, [pc, #664]	@ (80137d4 <UART_SetConfig+0x334>)
 801353c:	4293      	cmp	r3, r2
 801353e:	d177      	bne.n	8013630 <UART_SetConfig+0x190>
 8013540:	4ba5      	ldr	r3, [pc, #660]	@ (80137d8 <UART_SetConfig+0x338>)
 8013542:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8013544:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8013548:	2b28      	cmp	r3, #40	@ 0x28
 801354a:	d86d      	bhi.n	8013628 <UART_SetConfig+0x188>
 801354c:	a201      	add	r2, pc, #4	@ (adr r2, 8013554 <UART_SetConfig+0xb4>)
 801354e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013552:	bf00      	nop
 8013554:	080135f9 	.word	0x080135f9
 8013558:	08013629 	.word	0x08013629
 801355c:	08013629 	.word	0x08013629
 8013560:	08013629 	.word	0x08013629
 8013564:	08013629 	.word	0x08013629
 8013568:	08013629 	.word	0x08013629
 801356c:	08013629 	.word	0x08013629
 8013570:	08013629 	.word	0x08013629
 8013574:	08013601 	.word	0x08013601
 8013578:	08013629 	.word	0x08013629
 801357c:	08013629 	.word	0x08013629
 8013580:	08013629 	.word	0x08013629
 8013584:	08013629 	.word	0x08013629
 8013588:	08013629 	.word	0x08013629
 801358c:	08013629 	.word	0x08013629
 8013590:	08013629 	.word	0x08013629
 8013594:	08013609 	.word	0x08013609
 8013598:	08013629 	.word	0x08013629
 801359c:	08013629 	.word	0x08013629
 80135a0:	08013629 	.word	0x08013629
 80135a4:	08013629 	.word	0x08013629
 80135a8:	08013629 	.word	0x08013629
 80135ac:	08013629 	.word	0x08013629
 80135b0:	08013629 	.word	0x08013629
 80135b4:	08013611 	.word	0x08013611
 80135b8:	08013629 	.word	0x08013629
 80135bc:	08013629 	.word	0x08013629
 80135c0:	08013629 	.word	0x08013629
 80135c4:	08013629 	.word	0x08013629
 80135c8:	08013629 	.word	0x08013629
 80135cc:	08013629 	.word	0x08013629
 80135d0:	08013629 	.word	0x08013629
 80135d4:	08013619 	.word	0x08013619
 80135d8:	08013629 	.word	0x08013629
 80135dc:	08013629 	.word	0x08013629
 80135e0:	08013629 	.word	0x08013629
 80135e4:	08013629 	.word	0x08013629
 80135e8:	08013629 	.word	0x08013629
 80135ec:	08013629 	.word	0x08013629
 80135f0:	08013629 	.word	0x08013629
 80135f4:	08013621 	.word	0x08013621
 80135f8:	2301      	movs	r3, #1
 80135fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80135fe:	e326      	b.n	8013c4e <UART_SetConfig+0x7ae>
 8013600:	2304      	movs	r3, #4
 8013602:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013606:	e322      	b.n	8013c4e <UART_SetConfig+0x7ae>
 8013608:	2308      	movs	r3, #8
 801360a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801360e:	e31e      	b.n	8013c4e <UART_SetConfig+0x7ae>
 8013610:	2310      	movs	r3, #16
 8013612:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013616:	e31a      	b.n	8013c4e <UART_SetConfig+0x7ae>
 8013618:	2320      	movs	r3, #32
 801361a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801361e:	e316      	b.n	8013c4e <UART_SetConfig+0x7ae>
 8013620:	2340      	movs	r3, #64	@ 0x40
 8013622:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013626:	e312      	b.n	8013c4e <UART_SetConfig+0x7ae>
 8013628:	2380      	movs	r3, #128	@ 0x80
 801362a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801362e:	e30e      	b.n	8013c4e <UART_SetConfig+0x7ae>
 8013630:	697b      	ldr	r3, [r7, #20]
 8013632:	681b      	ldr	r3, [r3, #0]
 8013634:	4a69      	ldr	r2, [pc, #420]	@ (80137dc <UART_SetConfig+0x33c>)
 8013636:	4293      	cmp	r3, r2
 8013638:	d130      	bne.n	801369c <UART_SetConfig+0x1fc>
 801363a:	4b67      	ldr	r3, [pc, #412]	@ (80137d8 <UART_SetConfig+0x338>)
 801363c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801363e:	f003 0307 	and.w	r3, r3, #7
 8013642:	2b05      	cmp	r3, #5
 8013644:	d826      	bhi.n	8013694 <UART_SetConfig+0x1f4>
 8013646:	a201      	add	r2, pc, #4	@ (adr r2, 801364c <UART_SetConfig+0x1ac>)
 8013648:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801364c:	08013665 	.word	0x08013665
 8013650:	0801366d 	.word	0x0801366d
 8013654:	08013675 	.word	0x08013675
 8013658:	0801367d 	.word	0x0801367d
 801365c:	08013685 	.word	0x08013685
 8013660:	0801368d 	.word	0x0801368d
 8013664:	2300      	movs	r3, #0
 8013666:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801366a:	e2f0      	b.n	8013c4e <UART_SetConfig+0x7ae>
 801366c:	2304      	movs	r3, #4
 801366e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013672:	e2ec      	b.n	8013c4e <UART_SetConfig+0x7ae>
 8013674:	2308      	movs	r3, #8
 8013676:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801367a:	e2e8      	b.n	8013c4e <UART_SetConfig+0x7ae>
 801367c:	2310      	movs	r3, #16
 801367e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013682:	e2e4      	b.n	8013c4e <UART_SetConfig+0x7ae>
 8013684:	2320      	movs	r3, #32
 8013686:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801368a:	e2e0      	b.n	8013c4e <UART_SetConfig+0x7ae>
 801368c:	2340      	movs	r3, #64	@ 0x40
 801368e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013692:	e2dc      	b.n	8013c4e <UART_SetConfig+0x7ae>
 8013694:	2380      	movs	r3, #128	@ 0x80
 8013696:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801369a:	e2d8      	b.n	8013c4e <UART_SetConfig+0x7ae>
 801369c:	697b      	ldr	r3, [r7, #20]
 801369e:	681b      	ldr	r3, [r3, #0]
 80136a0:	4a4f      	ldr	r2, [pc, #316]	@ (80137e0 <UART_SetConfig+0x340>)
 80136a2:	4293      	cmp	r3, r2
 80136a4:	d130      	bne.n	8013708 <UART_SetConfig+0x268>
 80136a6:	4b4c      	ldr	r3, [pc, #304]	@ (80137d8 <UART_SetConfig+0x338>)
 80136a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80136aa:	f003 0307 	and.w	r3, r3, #7
 80136ae:	2b05      	cmp	r3, #5
 80136b0:	d826      	bhi.n	8013700 <UART_SetConfig+0x260>
 80136b2:	a201      	add	r2, pc, #4	@ (adr r2, 80136b8 <UART_SetConfig+0x218>)
 80136b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80136b8:	080136d1 	.word	0x080136d1
 80136bc:	080136d9 	.word	0x080136d9
 80136c0:	080136e1 	.word	0x080136e1
 80136c4:	080136e9 	.word	0x080136e9
 80136c8:	080136f1 	.word	0x080136f1
 80136cc:	080136f9 	.word	0x080136f9
 80136d0:	2300      	movs	r3, #0
 80136d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80136d6:	e2ba      	b.n	8013c4e <UART_SetConfig+0x7ae>
 80136d8:	2304      	movs	r3, #4
 80136da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80136de:	e2b6      	b.n	8013c4e <UART_SetConfig+0x7ae>
 80136e0:	2308      	movs	r3, #8
 80136e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80136e6:	e2b2      	b.n	8013c4e <UART_SetConfig+0x7ae>
 80136e8:	2310      	movs	r3, #16
 80136ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80136ee:	e2ae      	b.n	8013c4e <UART_SetConfig+0x7ae>
 80136f0:	2320      	movs	r3, #32
 80136f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80136f6:	e2aa      	b.n	8013c4e <UART_SetConfig+0x7ae>
 80136f8:	2340      	movs	r3, #64	@ 0x40
 80136fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80136fe:	e2a6      	b.n	8013c4e <UART_SetConfig+0x7ae>
 8013700:	2380      	movs	r3, #128	@ 0x80
 8013702:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013706:	e2a2      	b.n	8013c4e <UART_SetConfig+0x7ae>
 8013708:	697b      	ldr	r3, [r7, #20]
 801370a:	681b      	ldr	r3, [r3, #0]
 801370c:	4a35      	ldr	r2, [pc, #212]	@ (80137e4 <UART_SetConfig+0x344>)
 801370e:	4293      	cmp	r3, r2
 8013710:	d130      	bne.n	8013774 <UART_SetConfig+0x2d4>
 8013712:	4b31      	ldr	r3, [pc, #196]	@ (80137d8 <UART_SetConfig+0x338>)
 8013714:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8013716:	f003 0307 	and.w	r3, r3, #7
 801371a:	2b05      	cmp	r3, #5
 801371c:	d826      	bhi.n	801376c <UART_SetConfig+0x2cc>
 801371e:	a201      	add	r2, pc, #4	@ (adr r2, 8013724 <UART_SetConfig+0x284>)
 8013720:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013724:	0801373d 	.word	0x0801373d
 8013728:	08013745 	.word	0x08013745
 801372c:	0801374d 	.word	0x0801374d
 8013730:	08013755 	.word	0x08013755
 8013734:	0801375d 	.word	0x0801375d
 8013738:	08013765 	.word	0x08013765
 801373c:	2300      	movs	r3, #0
 801373e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013742:	e284      	b.n	8013c4e <UART_SetConfig+0x7ae>
 8013744:	2304      	movs	r3, #4
 8013746:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801374a:	e280      	b.n	8013c4e <UART_SetConfig+0x7ae>
 801374c:	2308      	movs	r3, #8
 801374e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013752:	e27c      	b.n	8013c4e <UART_SetConfig+0x7ae>
 8013754:	2310      	movs	r3, #16
 8013756:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801375a:	e278      	b.n	8013c4e <UART_SetConfig+0x7ae>
 801375c:	2320      	movs	r3, #32
 801375e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013762:	e274      	b.n	8013c4e <UART_SetConfig+0x7ae>
 8013764:	2340      	movs	r3, #64	@ 0x40
 8013766:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801376a:	e270      	b.n	8013c4e <UART_SetConfig+0x7ae>
 801376c:	2380      	movs	r3, #128	@ 0x80
 801376e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013772:	e26c      	b.n	8013c4e <UART_SetConfig+0x7ae>
 8013774:	697b      	ldr	r3, [r7, #20]
 8013776:	681b      	ldr	r3, [r3, #0]
 8013778:	4a1b      	ldr	r2, [pc, #108]	@ (80137e8 <UART_SetConfig+0x348>)
 801377a:	4293      	cmp	r3, r2
 801377c:	d142      	bne.n	8013804 <UART_SetConfig+0x364>
 801377e:	4b16      	ldr	r3, [pc, #88]	@ (80137d8 <UART_SetConfig+0x338>)
 8013780:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8013782:	f003 0307 	and.w	r3, r3, #7
 8013786:	2b05      	cmp	r3, #5
 8013788:	d838      	bhi.n	80137fc <UART_SetConfig+0x35c>
 801378a:	a201      	add	r2, pc, #4	@ (adr r2, 8013790 <UART_SetConfig+0x2f0>)
 801378c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013790:	080137a9 	.word	0x080137a9
 8013794:	080137b1 	.word	0x080137b1
 8013798:	080137b9 	.word	0x080137b9
 801379c:	080137c1 	.word	0x080137c1
 80137a0:	080137ed 	.word	0x080137ed
 80137a4:	080137f5 	.word	0x080137f5
 80137a8:	2300      	movs	r3, #0
 80137aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80137ae:	e24e      	b.n	8013c4e <UART_SetConfig+0x7ae>
 80137b0:	2304      	movs	r3, #4
 80137b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80137b6:	e24a      	b.n	8013c4e <UART_SetConfig+0x7ae>
 80137b8:	2308      	movs	r3, #8
 80137ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80137be:	e246      	b.n	8013c4e <UART_SetConfig+0x7ae>
 80137c0:	2310      	movs	r3, #16
 80137c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80137c6:	e242      	b.n	8013c4e <UART_SetConfig+0x7ae>
 80137c8:	cfff69f3 	.word	0xcfff69f3
 80137cc:	58000c00 	.word	0x58000c00
 80137d0:	11fff4ff 	.word	0x11fff4ff
 80137d4:	40011000 	.word	0x40011000
 80137d8:	58024400 	.word	0x58024400
 80137dc:	40004400 	.word	0x40004400
 80137e0:	40004800 	.word	0x40004800
 80137e4:	40004c00 	.word	0x40004c00
 80137e8:	40005000 	.word	0x40005000
 80137ec:	2320      	movs	r3, #32
 80137ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80137f2:	e22c      	b.n	8013c4e <UART_SetConfig+0x7ae>
 80137f4:	2340      	movs	r3, #64	@ 0x40
 80137f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80137fa:	e228      	b.n	8013c4e <UART_SetConfig+0x7ae>
 80137fc:	2380      	movs	r3, #128	@ 0x80
 80137fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013802:	e224      	b.n	8013c4e <UART_SetConfig+0x7ae>
 8013804:	697b      	ldr	r3, [r7, #20]
 8013806:	681b      	ldr	r3, [r3, #0]
 8013808:	4ab1      	ldr	r2, [pc, #708]	@ (8013ad0 <UART_SetConfig+0x630>)
 801380a:	4293      	cmp	r3, r2
 801380c:	d176      	bne.n	80138fc <UART_SetConfig+0x45c>
 801380e:	4bb1      	ldr	r3, [pc, #708]	@ (8013ad4 <UART_SetConfig+0x634>)
 8013810:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8013812:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8013816:	2b28      	cmp	r3, #40	@ 0x28
 8013818:	d86c      	bhi.n	80138f4 <UART_SetConfig+0x454>
 801381a:	a201      	add	r2, pc, #4	@ (adr r2, 8013820 <UART_SetConfig+0x380>)
 801381c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013820:	080138c5 	.word	0x080138c5
 8013824:	080138f5 	.word	0x080138f5
 8013828:	080138f5 	.word	0x080138f5
 801382c:	080138f5 	.word	0x080138f5
 8013830:	080138f5 	.word	0x080138f5
 8013834:	080138f5 	.word	0x080138f5
 8013838:	080138f5 	.word	0x080138f5
 801383c:	080138f5 	.word	0x080138f5
 8013840:	080138cd 	.word	0x080138cd
 8013844:	080138f5 	.word	0x080138f5
 8013848:	080138f5 	.word	0x080138f5
 801384c:	080138f5 	.word	0x080138f5
 8013850:	080138f5 	.word	0x080138f5
 8013854:	080138f5 	.word	0x080138f5
 8013858:	080138f5 	.word	0x080138f5
 801385c:	080138f5 	.word	0x080138f5
 8013860:	080138d5 	.word	0x080138d5
 8013864:	080138f5 	.word	0x080138f5
 8013868:	080138f5 	.word	0x080138f5
 801386c:	080138f5 	.word	0x080138f5
 8013870:	080138f5 	.word	0x080138f5
 8013874:	080138f5 	.word	0x080138f5
 8013878:	080138f5 	.word	0x080138f5
 801387c:	080138f5 	.word	0x080138f5
 8013880:	080138dd 	.word	0x080138dd
 8013884:	080138f5 	.word	0x080138f5
 8013888:	080138f5 	.word	0x080138f5
 801388c:	080138f5 	.word	0x080138f5
 8013890:	080138f5 	.word	0x080138f5
 8013894:	080138f5 	.word	0x080138f5
 8013898:	080138f5 	.word	0x080138f5
 801389c:	080138f5 	.word	0x080138f5
 80138a0:	080138e5 	.word	0x080138e5
 80138a4:	080138f5 	.word	0x080138f5
 80138a8:	080138f5 	.word	0x080138f5
 80138ac:	080138f5 	.word	0x080138f5
 80138b0:	080138f5 	.word	0x080138f5
 80138b4:	080138f5 	.word	0x080138f5
 80138b8:	080138f5 	.word	0x080138f5
 80138bc:	080138f5 	.word	0x080138f5
 80138c0:	080138ed 	.word	0x080138ed
 80138c4:	2301      	movs	r3, #1
 80138c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80138ca:	e1c0      	b.n	8013c4e <UART_SetConfig+0x7ae>
 80138cc:	2304      	movs	r3, #4
 80138ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80138d2:	e1bc      	b.n	8013c4e <UART_SetConfig+0x7ae>
 80138d4:	2308      	movs	r3, #8
 80138d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80138da:	e1b8      	b.n	8013c4e <UART_SetConfig+0x7ae>
 80138dc:	2310      	movs	r3, #16
 80138de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80138e2:	e1b4      	b.n	8013c4e <UART_SetConfig+0x7ae>
 80138e4:	2320      	movs	r3, #32
 80138e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80138ea:	e1b0      	b.n	8013c4e <UART_SetConfig+0x7ae>
 80138ec:	2340      	movs	r3, #64	@ 0x40
 80138ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80138f2:	e1ac      	b.n	8013c4e <UART_SetConfig+0x7ae>
 80138f4:	2380      	movs	r3, #128	@ 0x80
 80138f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80138fa:	e1a8      	b.n	8013c4e <UART_SetConfig+0x7ae>
 80138fc:	697b      	ldr	r3, [r7, #20]
 80138fe:	681b      	ldr	r3, [r3, #0]
 8013900:	4a75      	ldr	r2, [pc, #468]	@ (8013ad8 <UART_SetConfig+0x638>)
 8013902:	4293      	cmp	r3, r2
 8013904:	d130      	bne.n	8013968 <UART_SetConfig+0x4c8>
 8013906:	4b73      	ldr	r3, [pc, #460]	@ (8013ad4 <UART_SetConfig+0x634>)
 8013908:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801390a:	f003 0307 	and.w	r3, r3, #7
 801390e:	2b05      	cmp	r3, #5
 8013910:	d826      	bhi.n	8013960 <UART_SetConfig+0x4c0>
 8013912:	a201      	add	r2, pc, #4	@ (adr r2, 8013918 <UART_SetConfig+0x478>)
 8013914:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013918:	08013931 	.word	0x08013931
 801391c:	08013939 	.word	0x08013939
 8013920:	08013941 	.word	0x08013941
 8013924:	08013949 	.word	0x08013949
 8013928:	08013951 	.word	0x08013951
 801392c:	08013959 	.word	0x08013959
 8013930:	2300      	movs	r3, #0
 8013932:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013936:	e18a      	b.n	8013c4e <UART_SetConfig+0x7ae>
 8013938:	2304      	movs	r3, #4
 801393a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801393e:	e186      	b.n	8013c4e <UART_SetConfig+0x7ae>
 8013940:	2308      	movs	r3, #8
 8013942:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013946:	e182      	b.n	8013c4e <UART_SetConfig+0x7ae>
 8013948:	2310      	movs	r3, #16
 801394a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801394e:	e17e      	b.n	8013c4e <UART_SetConfig+0x7ae>
 8013950:	2320      	movs	r3, #32
 8013952:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013956:	e17a      	b.n	8013c4e <UART_SetConfig+0x7ae>
 8013958:	2340      	movs	r3, #64	@ 0x40
 801395a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801395e:	e176      	b.n	8013c4e <UART_SetConfig+0x7ae>
 8013960:	2380      	movs	r3, #128	@ 0x80
 8013962:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013966:	e172      	b.n	8013c4e <UART_SetConfig+0x7ae>
 8013968:	697b      	ldr	r3, [r7, #20]
 801396a:	681b      	ldr	r3, [r3, #0]
 801396c:	4a5b      	ldr	r2, [pc, #364]	@ (8013adc <UART_SetConfig+0x63c>)
 801396e:	4293      	cmp	r3, r2
 8013970:	d130      	bne.n	80139d4 <UART_SetConfig+0x534>
 8013972:	4b58      	ldr	r3, [pc, #352]	@ (8013ad4 <UART_SetConfig+0x634>)
 8013974:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8013976:	f003 0307 	and.w	r3, r3, #7
 801397a:	2b05      	cmp	r3, #5
 801397c:	d826      	bhi.n	80139cc <UART_SetConfig+0x52c>
 801397e:	a201      	add	r2, pc, #4	@ (adr r2, 8013984 <UART_SetConfig+0x4e4>)
 8013980:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013984:	0801399d 	.word	0x0801399d
 8013988:	080139a5 	.word	0x080139a5
 801398c:	080139ad 	.word	0x080139ad
 8013990:	080139b5 	.word	0x080139b5
 8013994:	080139bd 	.word	0x080139bd
 8013998:	080139c5 	.word	0x080139c5
 801399c:	2300      	movs	r3, #0
 801399e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80139a2:	e154      	b.n	8013c4e <UART_SetConfig+0x7ae>
 80139a4:	2304      	movs	r3, #4
 80139a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80139aa:	e150      	b.n	8013c4e <UART_SetConfig+0x7ae>
 80139ac:	2308      	movs	r3, #8
 80139ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80139b2:	e14c      	b.n	8013c4e <UART_SetConfig+0x7ae>
 80139b4:	2310      	movs	r3, #16
 80139b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80139ba:	e148      	b.n	8013c4e <UART_SetConfig+0x7ae>
 80139bc:	2320      	movs	r3, #32
 80139be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80139c2:	e144      	b.n	8013c4e <UART_SetConfig+0x7ae>
 80139c4:	2340      	movs	r3, #64	@ 0x40
 80139c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80139ca:	e140      	b.n	8013c4e <UART_SetConfig+0x7ae>
 80139cc:	2380      	movs	r3, #128	@ 0x80
 80139ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80139d2:	e13c      	b.n	8013c4e <UART_SetConfig+0x7ae>
 80139d4:	697b      	ldr	r3, [r7, #20]
 80139d6:	681b      	ldr	r3, [r3, #0]
 80139d8:	4a41      	ldr	r2, [pc, #260]	@ (8013ae0 <UART_SetConfig+0x640>)
 80139da:	4293      	cmp	r3, r2
 80139dc:	f040 8082 	bne.w	8013ae4 <UART_SetConfig+0x644>
 80139e0:	4b3c      	ldr	r3, [pc, #240]	@ (8013ad4 <UART_SetConfig+0x634>)
 80139e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80139e4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80139e8:	2b28      	cmp	r3, #40	@ 0x28
 80139ea:	d86d      	bhi.n	8013ac8 <UART_SetConfig+0x628>
 80139ec:	a201      	add	r2, pc, #4	@ (adr r2, 80139f4 <UART_SetConfig+0x554>)
 80139ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80139f2:	bf00      	nop
 80139f4:	08013a99 	.word	0x08013a99
 80139f8:	08013ac9 	.word	0x08013ac9
 80139fc:	08013ac9 	.word	0x08013ac9
 8013a00:	08013ac9 	.word	0x08013ac9
 8013a04:	08013ac9 	.word	0x08013ac9
 8013a08:	08013ac9 	.word	0x08013ac9
 8013a0c:	08013ac9 	.word	0x08013ac9
 8013a10:	08013ac9 	.word	0x08013ac9
 8013a14:	08013aa1 	.word	0x08013aa1
 8013a18:	08013ac9 	.word	0x08013ac9
 8013a1c:	08013ac9 	.word	0x08013ac9
 8013a20:	08013ac9 	.word	0x08013ac9
 8013a24:	08013ac9 	.word	0x08013ac9
 8013a28:	08013ac9 	.word	0x08013ac9
 8013a2c:	08013ac9 	.word	0x08013ac9
 8013a30:	08013ac9 	.word	0x08013ac9
 8013a34:	08013aa9 	.word	0x08013aa9
 8013a38:	08013ac9 	.word	0x08013ac9
 8013a3c:	08013ac9 	.word	0x08013ac9
 8013a40:	08013ac9 	.word	0x08013ac9
 8013a44:	08013ac9 	.word	0x08013ac9
 8013a48:	08013ac9 	.word	0x08013ac9
 8013a4c:	08013ac9 	.word	0x08013ac9
 8013a50:	08013ac9 	.word	0x08013ac9
 8013a54:	08013ab1 	.word	0x08013ab1
 8013a58:	08013ac9 	.word	0x08013ac9
 8013a5c:	08013ac9 	.word	0x08013ac9
 8013a60:	08013ac9 	.word	0x08013ac9
 8013a64:	08013ac9 	.word	0x08013ac9
 8013a68:	08013ac9 	.word	0x08013ac9
 8013a6c:	08013ac9 	.word	0x08013ac9
 8013a70:	08013ac9 	.word	0x08013ac9
 8013a74:	08013ab9 	.word	0x08013ab9
 8013a78:	08013ac9 	.word	0x08013ac9
 8013a7c:	08013ac9 	.word	0x08013ac9
 8013a80:	08013ac9 	.word	0x08013ac9
 8013a84:	08013ac9 	.word	0x08013ac9
 8013a88:	08013ac9 	.word	0x08013ac9
 8013a8c:	08013ac9 	.word	0x08013ac9
 8013a90:	08013ac9 	.word	0x08013ac9
 8013a94:	08013ac1 	.word	0x08013ac1
 8013a98:	2301      	movs	r3, #1
 8013a9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013a9e:	e0d6      	b.n	8013c4e <UART_SetConfig+0x7ae>
 8013aa0:	2304      	movs	r3, #4
 8013aa2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013aa6:	e0d2      	b.n	8013c4e <UART_SetConfig+0x7ae>
 8013aa8:	2308      	movs	r3, #8
 8013aaa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013aae:	e0ce      	b.n	8013c4e <UART_SetConfig+0x7ae>
 8013ab0:	2310      	movs	r3, #16
 8013ab2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013ab6:	e0ca      	b.n	8013c4e <UART_SetConfig+0x7ae>
 8013ab8:	2320      	movs	r3, #32
 8013aba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013abe:	e0c6      	b.n	8013c4e <UART_SetConfig+0x7ae>
 8013ac0:	2340      	movs	r3, #64	@ 0x40
 8013ac2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013ac6:	e0c2      	b.n	8013c4e <UART_SetConfig+0x7ae>
 8013ac8:	2380      	movs	r3, #128	@ 0x80
 8013aca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013ace:	e0be      	b.n	8013c4e <UART_SetConfig+0x7ae>
 8013ad0:	40011400 	.word	0x40011400
 8013ad4:	58024400 	.word	0x58024400
 8013ad8:	40007800 	.word	0x40007800
 8013adc:	40007c00 	.word	0x40007c00
 8013ae0:	40011800 	.word	0x40011800
 8013ae4:	697b      	ldr	r3, [r7, #20]
 8013ae6:	681b      	ldr	r3, [r3, #0]
 8013ae8:	4aad      	ldr	r2, [pc, #692]	@ (8013da0 <UART_SetConfig+0x900>)
 8013aea:	4293      	cmp	r3, r2
 8013aec:	d176      	bne.n	8013bdc <UART_SetConfig+0x73c>
 8013aee:	4bad      	ldr	r3, [pc, #692]	@ (8013da4 <UART_SetConfig+0x904>)
 8013af0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8013af2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8013af6:	2b28      	cmp	r3, #40	@ 0x28
 8013af8:	d86c      	bhi.n	8013bd4 <UART_SetConfig+0x734>
 8013afa:	a201      	add	r2, pc, #4	@ (adr r2, 8013b00 <UART_SetConfig+0x660>)
 8013afc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013b00:	08013ba5 	.word	0x08013ba5
 8013b04:	08013bd5 	.word	0x08013bd5
 8013b08:	08013bd5 	.word	0x08013bd5
 8013b0c:	08013bd5 	.word	0x08013bd5
 8013b10:	08013bd5 	.word	0x08013bd5
 8013b14:	08013bd5 	.word	0x08013bd5
 8013b18:	08013bd5 	.word	0x08013bd5
 8013b1c:	08013bd5 	.word	0x08013bd5
 8013b20:	08013bad 	.word	0x08013bad
 8013b24:	08013bd5 	.word	0x08013bd5
 8013b28:	08013bd5 	.word	0x08013bd5
 8013b2c:	08013bd5 	.word	0x08013bd5
 8013b30:	08013bd5 	.word	0x08013bd5
 8013b34:	08013bd5 	.word	0x08013bd5
 8013b38:	08013bd5 	.word	0x08013bd5
 8013b3c:	08013bd5 	.word	0x08013bd5
 8013b40:	08013bb5 	.word	0x08013bb5
 8013b44:	08013bd5 	.word	0x08013bd5
 8013b48:	08013bd5 	.word	0x08013bd5
 8013b4c:	08013bd5 	.word	0x08013bd5
 8013b50:	08013bd5 	.word	0x08013bd5
 8013b54:	08013bd5 	.word	0x08013bd5
 8013b58:	08013bd5 	.word	0x08013bd5
 8013b5c:	08013bd5 	.word	0x08013bd5
 8013b60:	08013bbd 	.word	0x08013bbd
 8013b64:	08013bd5 	.word	0x08013bd5
 8013b68:	08013bd5 	.word	0x08013bd5
 8013b6c:	08013bd5 	.word	0x08013bd5
 8013b70:	08013bd5 	.word	0x08013bd5
 8013b74:	08013bd5 	.word	0x08013bd5
 8013b78:	08013bd5 	.word	0x08013bd5
 8013b7c:	08013bd5 	.word	0x08013bd5
 8013b80:	08013bc5 	.word	0x08013bc5
 8013b84:	08013bd5 	.word	0x08013bd5
 8013b88:	08013bd5 	.word	0x08013bd5
 8013b8c:	08013bd5 	.word	0x08013bd5
 8013b90:	08013bd5 	.word	0x08013bd5
 8013b94:	08013bd5 	.word	0x08013bd5
 8013b98:	08013bd5 	.word	0x08013bd5
 8013b9c:	08013bd5 	.word	0x08013bd5
 8013ba0:	08013bcd 	.word	0x08013bcd
 8013ba4:	2301      	movs	r3, #1
 8013ba6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013baa:	e050      	b.n	8013c4e <UART_SetConfig+0x7ae>
 8013bac:	2304      	movs	r3, #4
 8013bae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013bb2:	e04c      	b.n	8013c4e <UART_SetConfig+0x7ae>
 8013bb4:	2308      	movs	r3, #8
 8013bb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013bba:	e048      	b.n	8013c4e <UART_SetConfig+0x7ae>
 8013bbc:	2310      	movs	r3, #16
 8013bbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013bc2:	e044      	b.n	8013c4e <UART_SetConfig+0x7ae>
 8013bc4:	2320      	movs	r3, #32
 8013bc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013bca:	e040      	b.n	8013c4e <UART_SetConfig+0x7ae>
 8013bcc:	2340      	movs	r3, #64	@ 0x40
 8013bce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013bd2:	e03c      	b.n	8013c4e <UART_SetConfig+0x7ae>
 8013bd4:	2380      	movs	r3, #128	@ 0x80
 8013bd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013bda:	e038      	b.n	8013c4e <UART_SetConfig+0x7ae>
 8013bdc:	697b      	ldr	r3, [r7, #20]
 8013bde:	681b      	ldr	r3, [r3, #0]
 8013be0:	4a71      	ldr	r2, [pc, #452]	@ (8013da8 <UART_SetConfig+0x908>)
 8013be2:	4293      	cmp	r3, r2
 8013be4:	d130      	bne.n	8013c48 <UART_SetConfig+0x7a8>
 8013be6:	4b6f      	ldr	r3, [pc, #444]	@ (8013da4 <UART_SetConfig+0x904>)
 8013be8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8013bea:	f003 0307 	and.w	r3, r3, #7
 8013bee:	2b05      	cmp	r3, #5
 8013bf0:	d826      	bhi.n	8013c40 <UART_SetConfig+0x7a0>
 8013bf2:	a201      	add	r2, pc, #4	@ (adr r2, 8013bf8 <UART_SetConfig+0x758>)
 8013bf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013bf8:	08013c11 	.word	0x08013c11
 8013bfc:	08013c19 	.word	0x08013c19
 8013c00:	08013c21 	.word	0x08013c21
 8013c04:	08013c29 	.word	0x08013c29
 8013c08:	08013c31 	.word	0x08013c31
 8013c0c:	08013c39 	.word	0x08013c39
 8013c10:	2302      	movs	r3, #2
 8013c12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013c16:	e01a      	b.n	8013c4e <UART_SetConfig+0x7ae>
 8013c18:	2304      	movs	r3, #4
 8013c1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013c1e:	e016      	b.n	8013c4e <UART_SetConfig+0x7ae>
 8013c20:	2308      	movs	r3, #8
 8013c22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013c26:	e012      	b.n	8013c4e <UART_SetConfig+0x7ae>
 8013c28:	2310      	movs	r3, #16
 8013c2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013c2e:	e00e      	b.n	8013c4e <UART_SetConfig+0x7ae>
 8013c30:	2320      	movs	r3, #32
 8013c32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013c36:	e00a      	b.n	8013c4e <UART_SetConfig+0x7ae>
 8013c38:	2340      	movs	r3, #64	@ 0x40
 8013c3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013c3e:	e006      	b.n	8013c4e <UART_SetConfig+0x7ae>
 8013c40:	2380      	movs	r3, #128	@ 0x80
 8013c42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013c46:	e002      	b.n	8013c4e <UART_SetConfig+0x7ae>
 8013c48:	2380      	movs	r3, #128	@ 0x80
 8013c4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8013c4e:	697b      	ldr	r3, [r7, #20]
 8013c50:	681b      	ldr	r3, [r3, #0]
 8013c52:	4a55      	ldr	r2, [pc, #340]	@ (8013da8 <UART_SetConfig+0x908>)
 8013c54:	4293      	cmp	r3, r2
 8013c56:	f040 80f8 	bne.w	8013e4a <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8013c5a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8013c5e:	2b20      	cmp	r3, #32
 8013c60:	dc46      	bgt.n	8013cf0 <UART_SetConfig+0x850>
 8013c62:	2b02      	cmp	r3, #2
 8013c64:	db75      	blt.n	8013d52 <UART_SetConfig+0x8b2>
 8013c66:	3b02      	subs	r3, #2
 8013c68:	2b1e      	cmp	r3, #30
 8013c6a:	d872      	bhi.n	8013d52 <UART_SetConfig+0x8b2>
 8013c6c:	a201      	add	r2, pc, #4	@ (adr r2, 8013c74 <UART_SetConfig+0x7d4>)
 8013c6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013c72:	bf00      	nop
 8013c74:	08013cf7 	.word	0x08013cf7
 8013c78:	08013d53 	.word	0x08013d53
 8013c7c:	08013cff 	.word	0x08013cff
 8013c80:	08013d53 	.word	0x08013d53
 8013c84:	08013d53 	.word	0x08013d53
 8013c88:	08013d53 	.word	0x08013d53
 8013c8c:	08013d0f 	.word	0x08013d0f
 8013c90:	08013d53 	.word	0x08013d53
 8013c94:	08013d53 	.word	0x08013d53
 8013c98:	08013d53 	.word	0x08013d53
 8013c9c:	08013d53 	.word	0x08013d53
 8013ca0:	08013d53 	.word	0x08013d53
 8013ca4:	08013d53 	.word	0x08013d53
 8013ca8:	08013d53 	.word	0x08013d53
 8013cac:	08013d1f 	.word	0x08013d1f
 8013cb0:	08013d53 	.word	0x08013d53
 8013cb4:	08013d53 	.word	0x08013d53
 8013cb8:	08013d53 	.word	0x08013d53
 8013cbc:	08013d53 	.word	0x08013d53
 8013cc0:	08013d53 	.word	0x08013d53
 8013cc4:	08013d53 	.word	0x08013d53
 8013cc8:	08013d53 	.word	0x08013d53
 8013ccc:	08013d53 	.word	0x08013d53
 8013cd0:	08013d53 	.word	0x08013d53
 8013cd4:	08013d53 	.word	0x08013d53
 8013cd8:	08013d53 	.word	0x08013d53
 8013cdc:	08013d53 	.word	0x08013d53
 8013ce0:	08013d53 	.word	0x08013d53
 8013ce4:	08013d53 	.word	0x08013d53
 8013ce8:	08013d53 	.word	0x08013d53
 8013cec:	08013d45 	.word	0x08013d45
 8013cf0:	2b40      	cmp	r3, #64	@ 0x40
 8013cf2:	d02a      	beq.n	8013d4a <UART_SetConfig+0x8aa>
 8013cf4:	e02d      	b.n	8013d52 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8013cf6:	f7fc f80f 	bl	800fd18 <HAL_RCCEx_GetD3PCLK1Freq>
 8013cfa:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8013cfc:	e02f      	b.n	8013d5e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8013cfe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8013d02:	4618      	mov	r0, r3
 8013d04:	f7fc f81e 	bl	800fd44 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8013d08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013d0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013d0c:	e027      	b.n	8013d5e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8013d0e:	f107 0318 	add.w	r3, r7, #24
 8013d12:	4618      	mov	r0, r3
 8013d14:	f7fc f96a 	bl	800ffec <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8013d18:	69fb      	ldr	r3, [r7, #28]
 8013d1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013d1c:	e01f      	b.n	8013d5e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8013d1e:	4b21      	ldr	r3, [pc, #132]	@ (8013da4 <UART_SetConfig+0x904>)
 8013d20:	681b      	ldr	r3, [r3, #0]
 8013d22:	f003 0320 	and.w	r3, r3, #32
 8013d26:	2b00      	cmp	r3, #0
 8013d28:	d009      	beq.n	8013d3e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8013d2a:	4b1e      	ldr	r3, [pc, #120]	@ (8013da4 <UART_SetConfig+0x904>)
 8013d2c:	681b      	ldr	r3, [r3, #0]
 8013d2e:	08db      	lsrs	r3, r3, #3
 8013d30:	f003 0303 	and.w	r3, r3, #3
 8013d34:	4a1d      	ldr	r2, [pc, #116]	@ (8013dac <UART_SetConfig+0x90c>)
 8013d36:	fa22 f303 	lsr.w	r3, r2, r3
 8013d3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8013d3c:	e00f      	b.n	8013d5e <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8013d3e:	4b1b      	ldr	r3, [pc, #108]	@ (8013dac <UART_SetConfig+0x90c>)
 8013d40:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013d42:	e00c      	b.n	8013d5e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8013d44:	4b1a      	ldr	r3, [pc, #104]	@ (8013db0 <UART_SetConfig+0x910>)
 8013d46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013d48:	e009      	b.n	8013d5e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8013d4a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8013d4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013d50:	e005      	b.n	8013d5e <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8013d52:	2300      	movs	r3, #0
 8013d54:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8013d56:	2301      	movs	r3, #1
 8013d58:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8013d5c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8013d5e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013d60:	2b00      	cmp	r3, #0
 8013d62:	f000 81ee 	beq.w	8014142 <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8013d66:	697b      	ldr	r3, [r7, #20]
 8013d68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013d6a:	4a12      	ldr	r2, [pc, #72]	@ (8013db4 <UART_SetConfig+0x914>)
 8013d6c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8013d70:	461a      	mov	r2, r3
 8013d72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013d74:	fbb3 f3f2 	udiv	r3, r3, r2
 8013d78:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8013d7a:	697b      	ldr	r3, [r7, #20]
 8013d7c:	685a      	ldr	r2, [r3, #4]
 8013d7e:	4613      	mov	r3, r2
 8013d80:	005b      	lsls	r3, r3, #1
 8013d82:	4413      	add	r3, r2
 8013d84:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013d86:	429a      	cmp	r2, r3
 8013d88:	d305      	bcc.n	8013d96 <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8013d8a:	697b      	ldr	r3, [r7, #20]
 8013d8c:	685b      	ldr	r3, [r3, #4]
 8013d8e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8013d90:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013d92:	429a      	cmp	r2, r3
 8013d94:	d910      	bls.n	8013db8 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 8013d96:	2301      	movs	r3, #1
 8013d98:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8013d9c:	e1d1      	b.n	8014142 <UART_SetConfig+0xca2>
 8013d9e:	bf00      	nop
 8013da0:	40011c00 	.word	0x40011c00
 8013da4:	58024400 	.word	0x58024400
 8013da8:	58000c00 	.word	0x58000c00
 8013dac:	03d09000 	.word	0x03d09000
 8013db0:	003d0900 	.word	0x003d0900
 8013db4:	0801e25c 	.word	0x0801e25c
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8013db8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013dba:	2200      	movs	r2, #0
 8013dbc:	60bb      	str	r3, [r7, #8]
 8013dbe:	60fa      	str	r2, [r7, #12]
 8013dc0:	697b      	ldr	r3, [r7, #20]
 8013dc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013dc4:	4ac0      	ldr	r2, [pc, #768]	@ (80140c8 <UART_SetConfig+0xc28>)
 8013dc6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8013dca:	b29b      	uxth	r3, r3
 8013dcc:	2200      	movs	r2, #0
 8013dce:	603b      	str	r3, [r7, #0]
 8013dd0:	607a      	str	r2, [r7, #4]
 8013dd2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8013dd6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8013dda:	f7ec fcbd 	bl	8000758 <__aeabi_uldivmod>
 8013dde:	4602      	mov	r2, r0
 8013de0:	460b      	mov	r3, r1
 8013de2:	4610      	mov	r0, r2
 8013de4:	4619      	mov	r1, r3
 8013de6:	f04f 0200 	mov.w	r2, #0
 8013dea:	f04f 0300 	mov.w	r3, #0
 8013dee:	020b      	lsls	r3, r1, #8
 8013df0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8013df4:	0202      	lsls	r2, r0, #8
 8013df6:	6979      	ldr	r1, [r7, #20]
 8013df8:	6849      	ldr	r1, [r1, #4]
 8013dfa:	0849      	lsrs	r1, r1, #1
 8013dfc:	2000      	movs	r0, #0
 8013dfe:	460c      	mov	r4, r1
 8013e00:	4605      	mov	r5, r0
 8013e02:	eb12 0804 	adds.w	r8, r2, r4
 8013e06:	eb43 0905 	adc.w	r9, r3, r5
 8013e0a:	697b      	ldr	r3, [r7, #20]
 8013e0c:	685b      	ldr	r3, [r3, #4]
 8013e0e:	2200      	movs	r2, #0
 8013e10:	469a      	mov	sl, r3
 8013e12:	4693      	mov	fp, r2
 8013e14:	4652      	mov	r2, sl
 8013e16:	465b      	mov	r3, fp
 8013e18:	4640      	mov	r0, r8
 8013e1a:	4649      	mov	r1, r9
 8013e1c:	f7ec fc9c 	bl	8000758 <__aeabi_uldivmod>
 8013e20:	4602      	mov	r2, r0
 8013e22:	460b      	mov	r3, r1
 8013e24:	4613      	mov	r3, r2
 8013e26:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8013e28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013e2a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8013e2e:	d308      	bcc.n	8013e42 <UART_SetConfig+0x9a2>
 8013e30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013e32:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8013e36:	d204      	bcs.n	8013e42 <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 8013e38:	697b      	ldr	r3, [r7, #20]
 8013e3a:	681b      	ldr	r3, [r3, #0]
 8013e3c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8013e3e:	60da      	str	r2, [r3, #12]
 8013e40:	e17f      	b.n	8014142 <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 8013e42:	2301      	movs	r3, #1
 8013e44:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8013e48:	e17b      	b.n	8014142 <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8013e4a:	697b      	ldr	r3, [r7, #20]
 8013e4c:	69db      	ldr	r3, [r3, #28]
 8013e4e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8013e52:	f040 80bd 	bne.w	8013fd0 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 8013e56:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8013e5a:	2b20      	cmp	r3, #32
 8013e5c:	dc48      	bgt.n	8013ef0 <UART_SetConfig+0xa50>
 8013e5e:	2b00      	cmp	r3, #0
 8013e60:	db7b      	blt.n	8013f5a <UART_SetConfig+0xaba>
 8013e62:	2b20      	cmp	r3, #32
 8013e64:	d879      	bhi.n	8013f5a <UART_SetConfig+0xaba>
 8013e66:	a201      	add	r2, pc, #4	@ (adr r2, 8013e6c <UART_SetConfig+0x9cc>)
 8013e68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013e6c:	08013ef7 	.word	0x08013ef7
 8013e70:	08013eff 	.word	0x08013eff
 8013e74:	08013f5b 	.word	0x08013f5b
 8013e78:	08013f5b 	.word	0x08013f5b
 8013e7c:	08013f07 	.word	0x08013f07
 8013e80:	08013f5b 	.word	0x08013f5b
 8013e84:	08013f5b 	.word	0x08013f5b
 8013e88:	08013f5b 	.word	0x08013f5b
 8013e8c:	08013f17 	.word	0x08013f17
 8013e90:	08013f5b 	.word	0x08013f5b
 8013e94:	08013f5b 	.word	0x08013f5b
 8013e98:	08013f5b 	.word	0x08013f5b
 8013e9c:	08013f5b 	.word	0x08013f5b
 8013ea0:	08013f5b 	.word	0x08013f5b
 8013ea4:	08013f5b 	.word	0x08013f5b
 8013ea8:	08013f5b 	.word	0x08013f5b
 8013eac:	08013f27 	.word	0x08013f27
 8013eb0:	08013f5b 	.word	0x08013f5b
 8013eb4:	08013f5b 	.word	0x08013f5b
 8013eb8:	08013f5b 	.word	0x08013f5b
 8013ebc:	08013f5b 	.word	0x08013f5b
 8013ec0:	08013f5b 	.word	0x08013f5b
 8013ec4:	08013f5b 	.word	0x08013f5b
 8013ec8:	08013f5b 	.word	0x08013f5b
 8013ecc:	08013f5b 	.word	0x08013f5b
 8013ed0:	08013f5b 	.word	0x08013f5b
 8013ed4:	08013f5b 	.word	0x08013f5b
 8013ed8:	08013f5b 	.word	0x08013f5b
 8013edc:	08013f5b 	.word	0x08013f5b
 8013ee0:	08013f5b 	.word	0x08013f5b
 8013ee4:	08013f5b 	.word	0x08013f5b
 8013ee8:	08013f5b 	.word	0x08013f5b
 8013eec:	08013f4d 	.word	0x08013f4d
 8013ef0:	2b40      	cmp	r3, #64	@ 0x40
 8013ef2:	d02e      	beq.n	8013f52 <UART_SetConfig+0xab2>
 8013ef4:	e031      	b.n	8013f5a <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8013ef6:	f7fa f871 	bl	800dfdc <HAL_RCC_GetPCLK1Freq>
 8013efa:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8013efc:	e033      	b.n	8013f66 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8013efe:	f7fa f883 	bl	800e008 <HAL_RCC_GetPCLK2Freq>
 8013f02:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8013f04:	e02f      	b.n	8013f66 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8013f06:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8013f0a:	4618      	mov	r0, r3
 8013f0c:	f7fb ff1a 	bl	800fd44 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8013f10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013f12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013f14:	e027      	b.n	8013f66 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8013f16:	f107 0318 	add.w	r3, r7, #24
 8013f1a:	4618      	mov	r0, r3
 8013f1c:	f7fc f866 	bl	800ffec <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8013f20:	69fb      	ldr	r3, [r7, #28]
 8013f22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013f24:	e01f      	b.n	8013f66 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8013f26:	4b69      	ldr	r3, [pc, #420]	@ (80140cc <UART_SetConfig+0xc2c>)
 8013f28:	681b      	ldr	r3, [r3, #0]
 8013f2a:	f003 0320 	and.w	r3, r3, #32
 8013f2e:	2b00      	cmp	r3, #0
 8013f30:	d009      	beq.n	8013f46 <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8013f32:	4b66      	ldr	r3, [pc, #408]	@ (80140cc <UART_SetConfig+0xc2c>)
 8013f34:	681b      	ldr	r3, [r3, #0]
 8013f36:	08db      	lsrs	r3, r3, #3
 8013f38:	f003 0303 	and.w	r3, r3, #3
 8013f3c:	4a64      	ldr	r2, [pc, #400]	@ (80140d0 <UART_SetConfig+0xc30>)
 8013f3e:	fa22 f303 	lsr.w	r3, r2, r3
 8013f42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8013f44:	e00f      	b.n	8013f66 <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 8013f46:	4b62      	ldr	r3, [pc, #392]	@ (80140d0 <UART_SetConfig+0xc30>)
 8013f48:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013f4a:	e00c      	b.n	8013f66 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8013f4c:	4b61      	ldr	r3, [pc, #388]	@ (80140d4 <UART_SetConfig+0xc34>)
 8013f4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013f50:	e009      	b.n	8013f66 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8013f52:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8013f56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013f58:	e005      	b.n	8013f66 <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 8013f5a:	2300      	movs	r3, #0
 8013f5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8013f5e:	2301      	movs	r3, #1
 8013f60:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8013f64:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8013f66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013f68:	2b00      	cmp	r3, #0
 8013f6a:	f000 80ea 	beq.w	8014142 <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8013f6e:	697b      	ldr	r3, [r7, #20]
 8013f70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013f72:	4a55      	ldr	r2, [pc, #340]	@ (80140c8 <UART_SetConfig+0xc28>)
 8013f74:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8013f78:	461a      	mov	r2, r3
 8013f7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013f7c:	fbb3 f3f2 	udiv	r3, r3, r2
 8013f80:	005a      	lsls	r2, r3, #1
 8013f82:	697b      	ldr	r3, [r7, #20]
 8013f84:	685b      	ldr	r3, [r3, #4]
 8013f86:	085b      	lsrs	r3, r3, #1
 8013f88:	441a      	add	r2, r3
 8013f8a:	697b      	ldr	r3, [r7, #20]
 8013f8c:	685b      	ldr	r3, [r3, #4]
 8013f8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8013f92:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8013f94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013f96:	2b0f      	cmp	r3, #15
 8013f98:	d916      	bls.n	8013fc8 <UART_SetConfig+0xb28>
 8013f9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013f9c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8013fa0:	d212      	bcs.n	8013fc8 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8013fa2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013fa4:	b29b      	uxth	r3, r3
 8013fa6:	f023 030f 	bic.w	r3, r3, #15
 8013faa:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8013fac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013fae:	085b      	lsrs	r3, r3, #1
 8013fb0:	b29b      	uxth	r3, r3
 8013fb2:	f003 0307 	and.w	r3, r3, #7
 8013fb6:	b29a      	uxth	r2, r3
 8013fb8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8013fba:	4313      	orrs	r3, r2
 8013fbc:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8013fbe:	697b      	ldr	r3, [r7, #20]
 8013fc0:	681b      	ldr	r3, [r3, #0]
 8013fc2:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8013fc4:	60da      	str	r2, [r3, #12]
 8013fc6:	e0bc      	b.n	8014142 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8013fc8:	2301      	movs	r3, #1
 8013fca:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8013fce:	e0b8      	b.n	8014142 <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 8013fd0:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8013fd4:	2b20      	cmp	r3, #32
 8013fd6:	dc4b      	bgt.n	8014070 <UART_SetConfig+0xbd0>
 8013fd8:	2b00      	cmp	r3, #0
 8013fda:	f2c0 8087 	blt.w	80140ec <UART_SetConfig+0xc4c>
 8013fde:	2b20      	cmp	r3, #32
 8013fe0:	f200 8084 	bhi.w	80140ec <UART_SetConfig+0xc4c>
 8013fe4:	a201      	add	r2, pc, #4	@ (adr r2, 8013fec <UART_SetConfig+0xb4c>)
 8013fe6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013fea:	bf00      	nop
 8013fec:	08014077 	.word	0x08014077
 8013ff0:	0801407f 	.word	0x0801407f
 8013ff4:	080140ed 	.word	0x080140ed
 8013ff8:	080140ed 	.word	0x080140ed
 8013ffc:	08014087 	.word	0x08014087
 8014000:	080140ed 	.word	0x080140ed
 8014004:	080140ed 	.word	0x080140ed
 8014008:	080140ed 	.word	0x080140ed
 801400c:	08014097 	.word	0x08014097
 8014010:	080140ed 	.word	0x080140ed
 8014014:	080140ed 	.word	0x080140ed
 8014018:	080140ed 	.word	0x080140ed
 801401c:	080140ed 	.word	0x080140ed
 8014020:	080140ed 	.word	0x080140ed
 8014024:	080140ed 	.word	0x080140ed
 8014028:	080140ed 	.word	0x080140ed
 801402c:	080140a7 	.word	0x080140a7
 8014030:	080140ed 	.word	0x080140ed
 8014034:	080140ed 	.word	0x080140ed
 8014038:	080140ed 	.word	0x080140ed
 801403c:	080140ed 	.word	0x080140ed
 8014040:	080140ed 	.word	0x080140ed
 8014044:	080140ed 	.word	0x080140ed
 8014048:	080140ed 	.word	0x080140ed
 801404c:	080140ed 	.word	0x080140ed
 8014050:	080140ed 	.word	0x080140ed
 8014054:	080140ed 	.word	0x080140ed
 8014058:	080140ed 	.word	0x080140ed
 801405c:	080140ed 	.word	0x080140ed
 8014060:	080140ed 	.word	0x080140ed
 8014064:	080140ed 	.word	0x080140ed
 8014068:	080140ed 	.word	0x080140ed
 801406c:	080140df 	.word	0x080140df
 8014070:	2b40      	cmp	r3, #64	@ 0x40
 8014072:	d037      	beq.n	80140e4 <UART_SetConfig+0xc44>
 8014074:	e03a      	b.n	80140ec <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8014076:	f7f9 ffb1 	bl	800dfdc <HAL_RCC_GetPCLK1Freq>
 801407a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 801407c:	e03c      	b.n	80140f8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 801407e:	f7f9 ffc3 	bl	800e008 <HAL_RCC_GetPCLK2Freq>
 8014082:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8014084:	e038      	b.n	80140f8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8014086:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801408a:	4618      	mov	r0, r3
 801408c:	f7fb fe5a 	bl	800fd44 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8014090:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014092:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014094:	e030      	b.n	80140f8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8014096:	f107 0318 	add.w	r3, r7, #24
 801409a:	4618      	mov	r0, r3
 801409c:	f7fb ffa6 	bl	800ffec <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80140a0:	69fb      	ldr	r3, [r7, #28]
 80140a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80140a4:	e028      	b.n	80140f8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80140a6:	4b09      	ldr	r3, [pc, #36]	@ (80140cc <UART_SetConfig+0xc2c>)
 80140a8:	681b      	ldr	r3, [r3, #0]
 80140aa:	f003 0320 	and.w	r3, r3, #32
 80140ae:	2b00      	cmp	r3, #0
 80140b0:	d012      	beq.n	80140d8 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80140b2:	4b06      	ldr	r3, [pc, #24]	@ (80140cc <UART_SetConfig+0xc2c>)
 80140b4:	681b      	ldr	r3, [r3, #0]
 80140b6:	08db      	lsrs	r3, r3, #3
 80140b8:	f003 0303 	and.w	r3, r3, #3
 80140bc:	4a04      	ldr	r2, [pc, #16]	@ (80140d0 <UART_SetConfig+0xc30>)
 80140be:	fa22 f303 	lsr.w	r3, r2, r3
 80140c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80140c4:	e018      	b.n	80140f8 <UART_SetConfig+0xc58>
 80140c6:	bf00      	nop
 80140c8:	0801e25c 	.word	0x0801e25c
 80140cc:	58024400 	.word	0x58024400
 80140d0:	03d09000 	.word	0x03d09000
 80140d4:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 80140d8:	4b24      	ldr	r3, [pc, #144]	@ (801416c <UART_SetConfig+0xccc>)
 80140da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80140dc:	e00c      	b.n	80140f8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80140de:	4b24      	ldr	r3, [pc, #144]	@ (8014170 <UART_SetConfig+0xcd0>)
 80140e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80140e2:	e009      	b.n	80140f8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80140e4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80140e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80140ea:	e005      	b.n	80140f8 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 80140ec:	2300      	movs	r3, #0
 80140ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80140f0:	2301      	movs	r3, #1
 80140f2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80140f6:	bf00      	nop
    }

    if (pclk != 0U)
 80140f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80140fa:	2b00      	cmp	r3, #0
 80140fc:	d021      	beq.n	8014142 <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80140fe:	697b      	ldr	r3, [r7, #20]
 8014100:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014102:	4a1c      	ldr	r2, [pc, #112]	@ (8014174 <UART_SetConfig+0xcd4>)
 8014104:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8014108:	461a      	mov	r2, r3
 801410a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801410c:	fbb3 f2f2 	udiv	r2, r3, r2
 8014110:	697b      	ldr	r3, [r7, #20]
 8014112:	685b      	ldr	r3, [r3, #4]
 8014114:	085b      	lsrs	r3, r3, #1
 8014116:	441a      	add	r2, r3
 8014118:	697b      	ldr	r3, [r7, #20]
 801411a:	685b      	ldr	r3, [r3, #4]
 801411c:	fbb2 f3f3 	udiv	r3, r2, r3
 8014120:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8014122:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014124:	2b0f      	cmp	r3, #15
 8014126:	d909      	bls.n	801413c <UART_SetConfig+0xc9c>
 8014128:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801412a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801412e:	d205      	bcs.n	801413c <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8014130:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014132:	b29a      	uxth	r2, r3
 8014134:	697b      	ldr	r3, [r7, #20]
 8014136:	681b      	ldr	r3, [r3, #0]
 8014138:	60da      	str	r2, [r3, #12]
 801413a:	e002      	b.n	8014142 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 801413c:	2301      	movs	r3, #1
 801413e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8014142:	697b      	ldr	r3, [r7, #20]
 8014144:	2201      	movs	r2, #1
 8014146:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 801414a:	697b      	ldr	r3, [r7, #20]
 801414c:	2201      	movs	r2, #1
 801414e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8014152:	697b      	ldr	r3, [r7, #20]
 8014154:	2200      	movs	r2, #0
 8014156:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8014158:	697b      	ldr	r3, [r7, #20]
 801415a:	2200      	movs	r2, #0
 801415c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 801415e:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8014162:	4618      	mov	r0, r3
 8014164:	3748      	adds	r7, #72	@ 0x48
 8014166:	46bd      	mov	sp, r7
 8014168:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 801416c:	03d09000 	.word	0x03d09000
 8014170:	003d0900 	.word	0x003d0900
 8014174:	0801e25c 	.word	0x0801e25c

08014178 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8014178:	b480      	push	{r7}
 801417a:	b083      	sub	sp, #12
 801417c:	af00      	add	r7, sp, #0
 801417e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8014180:	687b      	ldr	r3, [r7, #4]
 8014182:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014184:	f003 0308 	and.w	r3, r3, #8
 8014188:	2b00      	cmp	r3, #0
 801418a:	d00a      	beq.n	80141a2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 801418c:	687b      	ldr	r3, [r7, #4]
 801418e:	681b      	ldr	r3, [r3, #0]
 8014190:	685b      	ldr	r3, [r3, #4]
 8014192:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8014196:	687b      	ldr	r3, [r7, #4]
 8014198:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801419a:	687b      	ldr	r3, [r7, #4]
 801419c:	681b      	ldr	r3, [r3, #0]
 801419e:	430a      	orrs	r2, r1
 80141a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80141a2:	687b      	ldr	r3, [r7, #4]
 80141a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80141a6:	f003 0301 	and.w	r3, r3, #1
 80141aa:	2b00      	cmp	r3, #0
 80141ac:	d00a      	beq.n	80141c4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80141ae:	687b      	ldr	r3, [r7, #4]
 80141b0:	681b      	ldr	r3, [r3, #0]
 80141b2:	685b      	ldr	r3, [r3, #4]
 80141b4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80141b8:	687b      	ldr	r3, [r7, #4]
 80141ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80141bc:	687b      	ldr	r3, [r7, #4]
 80141be:	681b      	ldr	r3, [r3, #0]
 80141c0:	430a      	orrs	r2, r1
 80141c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80141c4:	687b      	ldr	r3, [r7, #4]
 80141c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80141c8:	f003 0302 	and.w	r3, r3, #2
 80141cc:	2b00      	cmp	r3, #0
 80141ce:	d00a      	beq.n	80141e6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80141d0:	687b      	ldr	r3, [r7, #4]
 80141d2:	681b      	ldr	r3, [r3, #0]
 80141d4:	685b      	ldr	r3, [r3, #4]
 80141d6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80141da:	687b      	ldr	r3, [r7, #4]
 80141dc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80141de:	687b      	ldr	r3, [r7, #4]
 80141e0:	681b      	ldr	r3, [r3, #0]
 80141e2:	430a      	orrs	r2, r1
 80141e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80141e6:	687b      	ldr	r3, [r7, #4]
 80141e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80141ea:	f003 0304 	and.w	r3, r3, #4
 80141ee:	2b00      	cmp	r3, #0
 80141f0:	d00a      	beq.n	8014208 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80141f2:	687b      	ldr	r3, [r7, #4]
 80141f4:	681b      	ldr	r3, [r3, #0]
 80141f6:	685b      	ldr	r3, [r3, #4]
 80141f8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80141fc:	687b      	ldr	r3, [r7, #4]
 80141fe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8014200:	687b      	ldr	r3, [r7, #4]
 8014202:	681b      	ldr	r3, [r3, #0]
 8014204:	430a      	orrs	r2, r1
 8014206:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8014208:	687b      	ldr	r3, [r7, #4]
 801420a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801420c:	f003 0310 	and.w	r3, r3, #16
 8014210:	2b00      	cmp	r3, #0
 8014212:	d00a      	beq.n	801422a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8014214:	687b      	ldr	r3, [r7, #4]
 8014216:	681b      	ldr	r3, [r3, #0]
 8014218:	689b      	ldr	r3, [r3, #8]
 801421a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 801421e:	687b      	ldr	r3, [r7, #4]
 8014220:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8014222:	687b      	ldr	r3, [r7, #4]
 8014224:	681b      	ldr	r3, [r3, #0]
 8014226:	430a      	orrs	r2, r1
 8014228:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 801422a:	687b      	ldr	r3, [r7, #4]
 801422c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801422e:	f003 0320 	and.w	r3, r3, #32
 8014232:	2b00      	cmp	r3, #0
 8014234:	d00a      	beq.n	801424c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8014236:	687b      	ldr	r3, [r7, #4]
 8014238:	681b      	ldr	r3, [r3, #0]
 801423a:	689b      	ldr	r3, [r3, #8]
 801423c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8014240:	687b      	ldr	r3, [r7, #4]
 8014242:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8014244:	687b      	ldr	r3, [r7, #4]
 8014246:	681b      	ldr	r3, [r3, #0]
 8014248:	430a      	orrs	r2, r1
 801424a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 801424c:	687b      	ldr	r3, [r7, #4]
 801424e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014250:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8014254:	2b00      	cmp	r3, #0
 8014256:	d01a      	beq.n	801428e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8014258:	687b      	ldr	r3, [r7, #4]
 801425a:	681b      	ldr	r3, [r3, #0]
 801425c:	685b      	ldr	r3, [r3, #4]
 801425e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8014262:	687b      	ldr	r3, [r7, #4]
 8014264:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8014266:	687b      	ldr	r3, [r7, #4]
 8014268:	681b      	ldr	r3, [r3, #0]
 801426a:	430a      	orrs	r2, r1
 801426c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 801426e:	687b      	ldr	r3, [r7, #4]
 8014270:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8014272:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8014276:	d10a      	bne.n	801428e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8014278:	687b      	ldr	r3, [r7, #4]
 801427a:	681b      	ldr	r3, [r3, #0]
 801427c:	685b      	ldr	r3, [r3, #4]
 801427e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8014282:	687b      	ldr	r3, [r7, #4]
 8014284:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8014286:	687b      	ldr	r3, [r7, #4]
 8014288:	681b      	ldr	r3, [r3, #0]
 801428a:	430a      	orrs	r2, r1
 801428c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 801428e:	687b      	ldr	r3, [r7, #4]
 8014290:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014292:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8014296:	2b00      	cmp	r3, #0
 8014298:	d00a      	beq.n	80142b0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 801429a:	687b      	ldr	r3, [r7, #4]
 801429c:	681b      	ldr	r3, [r3, #0]
 801429e:	685b      	ldr	r3, [r3, #4]
 80142a0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80142a4:	687b      	ldr	r3, [r7, #4]
 80142a6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80142a8:	687b      	ldr	r3, [r7, #4]
 80142aa:	681b      	ldr	r3, [r3, #0]
 80142ac:	430a      	orrs	r2, r1
 80142ae:	605a      	str	r2, [r3, #4]
  }
}
 80142b0:	bf00      	nop
 80142b2:	370c      	adds	r7, #12
 80142b4:	46bd      	mov	sp, r7
 80142b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80142ba:	4770      	bx	lr

080142bc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80142bc:	b580      	push	{r7, lr}
 80142be:	b098      	sub	sp, #96	@ 0x60
 80142c0:	af02      	add	r7, sp, #8
 80142c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80142c4:	687b      	ldr	r3, [r7, #4]
 80142c6:	2200      	movs	r2, #0
 80142c8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80142cc:	f7f3 f884 	bl	80073d8 <HAL_GetTick>
 80142d0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80142d2:	687b      	ldr	r3, [r7, #4]
 80142d4:	681b      	ldr	r3, [r3, #0]
 80142d6:	681b      	ldr	r3, [r3, #0]
 80142d8:	f003 0308 	and.w	r3, r3, #8
 80142dc:	2b08      	cmp	r3, #8
 80142de:	d12f      	bne.n	8014340 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80142e0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80142e4:	9300      	str	r3, [sp, #0]
 80142e6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80142e8:	2200      	movs	r2, #0
 80142ea:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80142ee:	6878      	ldr	r0, [r7, #4]
 80142f0:	f000 f88e 	bl	8014410 <UART_WaitOnFlagUntilTimeout>
 80142f4:	4603      	mov	r3, r0
 80142f6:	2b00      	cmp	r3, #0
 80142f8:	d022      	beq.n	8014340 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80142fa:	687b      	ldr	r3, [r7, #4]
 80142fc:	681b      	ldr	r3, [r3, #0]
 80142fe:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014300:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014302:	e853 3f00 	ldrex	r3, [r3]
 8014306:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8014308:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801430a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801430e:	653b      	str	r3, [r7, #80]	@ 0x50
 8014310:	687b      	ldr	r3, [r7, #4]
 8014312:	681b      	ldr	r3, [r3, #0]
 8014314:	461a      	mov	r2, r3
 8014316:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014318:	647b      	str	r3, [r7, #68]	@ 0x44
 801431a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801431c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801431e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8014320:	e841 2300 	strex	r3, r2, [r1]
 8014324:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8014326:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014328:	2b00      	cmp	r3, #0
 801432a:	d1e6      	bne.n	80142fa <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 801432c:	687b      	ldr	r3, [r7, #4]
 801432e:	2220      	movs	r2, #32
 8014330:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8014334:	687b      	ldr	r3, [r7, #4]
 8014336:	2200      	movs	r2, #0
 8014338:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 801433c:	2303      	movs	r3, #3
 801433e:	e063      	b.n	8014408 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8014340:	687b      	ldr	r3, [r7, #4]
 8014342:	681b      	ldr	r3, [r3, #0]
 8014344:	681b      	ldr	r3, [r3, #0]
 8014346:	f003 0304 	and.w	r3, r3, #4
 801434a:	2b04      	cmp	r3, #4
 801434c:	d149      	bne.n	80143e2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 801434e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8014352:	9300      	str	r3, [sp, #0]
 8014354:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8014356:	2200      	movs	r2, #0
 8014358:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 801435c:	6878      	ldr	r0, [r7, #4]
 801435e:	f000 f857 	bl	8014410 <UART_WaitOnFlagUntilTimeout>
 8014362:	4603      	mov	r3, r0
 8014364:	2b00      	cmp	r3, #0
 8014366:	d03c      	beq.n	80143e2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8014368:	687b      	ldr	r3, [r7, #4]
 801436a:	681b      	ldr	r3, [r3, #0]
 801436c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801436e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014370:	e853 3f00 	ldrex	r3, [r3]
 8014374:	623b      	str	r3, [r7, #32]
   return(result);
 8014376:	6a3b      	ldr	r3, [r7, #32]
 8014378:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 801437c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801437e:	687b      	ldr	r3, [r7, #4]
 8014380:	681b      	ldr	r3, [r3, #0]
 8014382:	461a      	mov	r2, r3
 8014384:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8014386:	633b      	str	r3, [r7, #48]	@ 0x30
 8014388:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801438a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801438c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801438e:	e841 2300 	strex	r3, r2, [r1]
 8014392:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8014394:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014396:	2b00      	cmp	r3, #0
 8014398:	d1e6      	bne.n	8014368 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801439a:	687b      	ldr	r3, [r7, #4]
 801439c:	681b      	ldr	r3, [r3, #0]
 801439e:	3308      	adds	r3, #8
 80143a0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80143a2:	693b      	ldr	r3, [r7, #16]
 80143a4:	e853 3f00 	ldrex	r3, [r3]
 80143a8:	60fb      	str	r3, [r7, #12]
   return(result);
 80143aa:	68fb      	ldr	r3, [r7, #12]
 80143ac:	f023 0301 	bic.w	r3, r3, #1
 80143b0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80143b2:	687b      	ldr	r3, [r7, #4]
 80143b4:	681b      	ldr	r3, [r3, #0]
 80143b6:	3308      	adds	r3, #8
 80143b8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80143ba:	61fa      	str	r2, [r7, #28]
 80143bc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80143be:	69b9      	ldr	r1, [r7, #24]
 80143c0:	69fa      	ldr	r2, [r7, #28]
 80143c2:	e841 2300 	strex	r3, r2, [r1]
 80143c6:	617b      	str	r3, [r7, #20]
   return(result);
 80143c8:	697b      	ldr	r3, [r7, #20]
 80143ca:	2b00      	cmp	r3, #0
 80143cc:	d1e5      	bne.n	801439a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80143ce:	687b      	ldr	r3, [r7, #4]
 80143d0:	2220      	movs	r2, #32
 80143d2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80143d6:	687b      	ldr	r3, [r7, #4]
 80143d8:	2200      	movs	r2, #0
 80143da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80143de:	2303      	movs	r3, #3
 80143e0:	e012      	b.n	8014408 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80143e2:	687b      	ldr	r3, [r7, #4]
 80143e4:	2220      	movs	r2, #32
 80143e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80143ea:	687b      	ldr	r3, [r7, #4]
 80143ec:	2220      	movs	r2, #32
 80143ee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80143f2:	687b      	ldr	r3, [r7, #4]
 80143f4:	2200      	movs	r2, #0
 80143f6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80143f8:	687b      	ldr	r3, [r7, #4]
 80143fa:	2200      	movs	r2, #0
 80143fc:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80143fe:	687b      	ldr	r3, [r7, #4]
 8014400:	2200      	movs	r2, #0
 8014402:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8014406:	2300      	movs	r3, #0
}
 8014408:	4618      	mov	r0, r3
 801440a:	3758      	adds	r7, #88	@ 0x58
 801440c:	46bd      	mov	sp, r7
 801440e:	bd80      	pop	{r7, pc}

08014410 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8014410:	b580      	push	{r7, lr}
 8014412:	b084      	sub	sp, #16
 8014414:	af00      	add	r7, sp, #0
 8014416:	60f8      	str	r0, [r7, #12]
 8014418:	60b9      	str	r1, [r7, #8]
 801441a:	603b      	str	r3, [r7, #0]
 801441c:	4613      	mov	r3, r2
 801441e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8014420:	e04f      	b.n	80144c2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8014422:	69bb      	ldr	r3, [r7, #24]
 8014424:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014428:	d04b      	beq.n	80144c2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 801442a:	f7f2 ffd5 	bl	80073d8 <HAL_GetTick>
 801442e:	4602      	mov	r2, r0
 8014430:	683b      	ldr	r3, [r7, #0]
 8014432:	1ad3      	subs	r3, r2, r3
 8014434:	69ba      	ldr	r2, [r7, #24]
 8014436:	429a      	cmp	r2, r3
 8014438:	d302      	bcc.n	8014440 <UART_WaitOnFlagUntilTimeout+0x30>
 801443a:	69bb      	ldr	r3, [r7, #24]
 801443c:	2b00      	cmp	r3, #0
 801443e:	d101      	bne.n	8014444 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8014440:	2303      	movs	r3, #3
 8014442:	e04e      	b.n	80144e2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8014444:	68fb      	ldr	r3, [r7, #12]
 8014446:	681b      	ldr	r3, [r3, #0]
 8014448:	681b      	ldr	r3, [r3, #0]
 801444a:	f003 0304 	and.w	r3, r3, #4
 801444e:	2b00      	cmp	r3, #0
 8014450:	d037      	beq.n	80144c2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8014452:	68bb      	ldr	r3, [r7, #8]
 8014454:	2b80      	cmp	r3, #128	@ 0x80
 8014456:	d034      	beq.n	80144c2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8014458:	68bb      	ldr	r3, [r7, #8]
 801445a:	2b40      	cmp	r3, #64	@ 0x40
 801445c:	d031      	beq.n	80144c2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 801445e:	68fb      	ldr	r3, [r7, #12]
 8014460:	681b      	ldr	r3, [r3, #0]
 8014462:	69db      	ldr	r3, [r3, #28]
 8014464:	f003 0308 	and.w	r3, r3, #8
 8014468:	2b08      	cmp	r3, #8
 801446a:	d110      	bne.n	801448e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 801446c:	68fb      	ldr	r3, [r7, #12]
 801446e:	681b      	ldr	r3, [r3, #0]
 8014470:	2208      	movs	r2, #8
 8014472:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8014474:	68f8      	ldr	r0, [r7, #12]
 8014476:	f000 f839 	bl	80144ec <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 801447a:	68fb      	ldr	r3, [r7, #12]
 801447c:	2208      	movs	r2, #8
 801447e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8014482:	68fb      	ldr	r3, [r7, #12]
 8014484:	2200      	movs	r2, #0
 8014486:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 801448a:	2301      	movs	r3, #1
 801448c:	e029      	b.n	80144e2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 801448e:	68fb      	ldr	r3, [r7, #12]
 8014490:	681b      	ldr	r3, [r3, #0]
 8014492:	69db      	ldr	r3, [r3, #28]
 8014494:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8014498:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 801449c:	d111      	bne.n	80144c2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 801449e:	68fb      	ldr	r3, [r7, #12]
 80144a0:	681b      	ldr	r3, [r3, #0]
 80144a2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80144a6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80144a8:	68f8      	ldr	r0, [r7, #12]
 80144aa:	f000 f81f 	bl	80144ec <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80144ae:	68fb      	ldr	r3, [r7, #12]
 80144b0:	2220      	movs	r2, #32
 80144b2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80144b6:	68fb      	ldr	r3, [r7, #12]
 80144b8:	2200      	movs	r2, #0
 80144ba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80144be:	2303      	movs	r3, #3
 80144c0:	e00f      	b.n	80144e2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80144c2:	68fb      	ldr	r3, [r7, #12]
 80144c4:	681b      	ldr	r3, [r3, #0]
 80144c6:	69da      	ldr	r2, [r3, #28]
 80144c8:	68bb      	ldr	r3, [r7, #8]
 80144ca:	4013      	ands	r3, r2
 80144cc:	68ba      	ldr	r2, [r7, #8]
 80144ce:	429a      	cmp	r2, r3
 80144d0:	bf0c      	ite	eq
 80144d2:	2301      	moveq	r3, #1
 80144d4:	2300      	movne	r3, #0
 80144d6:	b2db      	uxtb	r3, r3
 80144d8:	461a      	mov	r2, r3
 80144da:	79fb      	ldrb	r3, [r7, #7]
 80144dc:	429a      	cmp	r2, r3
 80144de:	d0a0      	beq.n	8014422 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80144e0:	2300      	movs	r3, #0
}
 80144e2:	4618      	mov	r0, r3
 80144e4:	3710      	adds	r7, #16
 80144e6:	46bd      	mov	sp, r7
 80144e8:	bd80      	pop	{r7, pc}
	...

080144ec <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80144ec:	b480      	push	{r7}
 80144ee:	b095      	sub	sp, #84	@ 0x54
 80144f0:	af00      	add	r7, sp, #0
 80144f2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80144f4:	687b      	ldr	r3, [r7, #4]
 80144f6:	681b      	ldr	r3, [r3, #0]
 80144f8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80144fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80144fc:	e853 3f00 	ldrex	r3, [r3]
 8014500:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8014502:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014504:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8014508:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801450a:	687b      	ldr	r3, [r7, #4]
 801450c:	681b      	ldr	r3, [r3, #0]
 801450e:	461a      	mov	r2, r3
 8014510:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8014512:	643b      	str	r3, [r7, #64]	@ 0x40
 8014514:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014516:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8014518:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801451a:	e841 2300 	strex	r3, r2, [r1]
 801451e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8014520:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014522:	2b00      	cmp	r3, #0
 8014524:	d1e6      	bne.n	80144f4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8014526:	687b      	ldr	r3, [r7, #4]
 8014528:	681b      	ldr	r3, [r3, #0]
 801452a:	3308      	adds	r3, #8
 801452c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801452e:	6a3b      	ldr	r3, [r7, #32]
 8014530:	e853 3f00 	ldrex	r3, [r3]
 8014534:	61fb      	str	r3, [r7, #28]
   return(result);
 8014536:	69fa      	ldr	r2, [r7, #28]
 8014538:	4b1e      	ldr	r3, [pc, #120]	@ (80145b4 <UART_EndRxTransfer+0xc8>)
 801453a:	4013      	ands	r3, r2
 801453c:	64bb      	str	r3, [r7, #72]	@ 0x48
 801453e:	687b      	ldr	r3, [r7, #4]
 8014540:	681b      	ldr	r3, [r3, #0]
 8014542:	3308      	adds	r3, #8
 8014544:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8014546:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8014548:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801454a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801454c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801454e:	e841 2300 	strex	r3, r2, [r1]
 8014552:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8014554:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014556:	2b00      	cmp	r3, #0
 8014558:	d1e5      	bne.n	8014526 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801455a:	687b      	ldr	r3, [r7, #4]
 801455c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801455e:	2b01      	cmp	r3, #1
 8014560:	d118      	bne.n	8014594 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8014562:	687b      	ldr	r3, [r7, #4]
 8014564:	681b      	ldr	r3, [r3, #0]
 8014566:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014568:	68fb      	ldr	r3, [r7, #12]
 801456a:	e853 3f00 	ldrex	r3, [r3]
 801456e:	60bb      	str	r3, [r7, #8]
   return(result);
 8014570:	68bb      	ldr	r3, [r7, #8]
 8014572:	f023 0310 	bic.w	r3, r3, #16
 8014576:	647b      	str	r3, [r7, #68]	@ 0x44
 8014578:	687b      	ldr	r3, [r7, #4]
 801457a:	681b      	ldr	r3, [r3, #0]
 801457c:	461a      	mov	r2, r3
 801457e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014580:	61bb      	str	r3, [r7, #24]
 8014582:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014584:	6979      	ldr	r1, [r7, #20]
 8014586:	69ba      	ldr	r2, [r7, #24]
 8014588:	e841 2300 	strex	r3, r2, [r1]
 801458c:	613b      	str	r3, [r7, #16]
   return(result);
 801458e:	693b      	ldr	r3, [r7, #16]
 8014590:	2b00      	cmp	r3, #0
 8014592:	d1e6      	bne.n	8014562 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8014594:	687b      	ldr	r3, [r7, #4]
 8014596:	2220      	movs	r2, #32
 8014598:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801459c:	687b      	ldr	r3, [r7, #4]
 801459e:	2200      	movs	r2, #0
 80145a0:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80145a2:	687b      	ldr	r3, [r7, #4]
 80145a4:	2200      	movs	r2, #0
 80145a6:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80145a8:	bf00      	nop
 80145aa:	3754      	adds	r7, #84	@ 0x54
 80145ac:	46bd      	mov	sp, r7
 80145ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80145b2:	4770      	bx	lr
 80145b4:	effffffe 	.word	0xeffffffe

080145b8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80145b8:	b480      	push	{r7}
 80145ba:	b085      	sub	sp, #20
 80145bc:	af00      	add	r7, sp, #0
 80145be:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80145c0:	687b      	ldr	r3, [r7, #4]
 80145c2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80145c6:	2b01      	cmp	r3, #1
 80145c8:	d101      	bne.n	80145ce <HAL_UARTEx_DisableFifoMode+0x16>
 80145ca:	2302      	movs	r3, #2
 80145cc:	e027      	b.n	801461e <HAL_UARTEx_DisableFifoMode+0x66>
 80145ce:	687b      	ldr	r3, [r7, #4]
 80145d0:	2201      	movs	r2, #1
 80145d2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80145d6:	687b      	ldr	r3, [r7, #4]
 80145d8:	2224      	movs	r2, #36	@ 0x24
 80145da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80145de:	687b      	ldr	r3, [r7, #4]
 80145e0:	681b      	ldr	r3, [r3, #0]
 80145e2:	681b      	ldr	r3, [r3, #0]
 80145e4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80145e6:	687b      	ldr	r3, [r7, #4]
 80145e8:	681b      	ldr	r3, [r3, #0]
 80145ea:	681a      	ldr	r2, [r3, #0]
 80145ec:	687b      	ldr	r3, [r7, #4]
 80145ee:	681b      	ldr	r3, [r3, #0]
 80145f0:	f022 0201 	bic.w	r2, r2, #1
 80145f4:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80145f6:	68fb      	ldr	r3, [r7, #12]
 80145f8:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80145fc:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80145fe:	687b      	ldr	r3, [r7, #4]
 8014600:	2200      	movs	r2, #0
 8014602:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8014604:	687b      	ldr	r3, [r7, #4]
 8014606:	681b      	ldr	r3, [r3, #0]
 8014608:	68fa      	ldr	r2, [r7, #12]
 801460a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 801460c:	687b      	ldr	r3, [r7, #4]
 801460e:	2220      	movs	r2, #32
 8014610:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8014614:	687b      	ldr	r3, [r7, #4]
 8014616:	2200      	movs	r2, #0
 8014618:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801461c:	2300      	movs	r3, #0
}
 801461e:	4618      	mov	r0, r3
 8014620:	3714      	adds	r7, #20
 8014622:	46bd      	mov	sp, r7
 8014624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014628:	4770      	bx	lr

0801462a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 801462a:	b580      	push	{r7, lr}
 801462c:	b084      	sub	sp, #16
 801462e:	af00      	add	r7, sp, #0
 8014630:	6078      	str	r0, [r7, #4]
 8014632:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8014634:	687b      	ldr	r3, [r7, #4]
 8014636:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 801463a:	2b01      	cmp	r3, #1
 801463c:	d101      	bne.n	8014642 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 801463e:	2302      	movs	r3, #2
 8014640:	e02d      	b.n	801469e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8014642:	687b      	ldr	r3, [r7, #4]
 8014644:	2201      	movs	r2, #1
 8014646:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 801464a:	687b      	ldr	r3, [r7, #4]
 801464c:	2224      	movs	r2, #36	@ 0x24
 801464e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8014652:	687b      	ldr	r3, [r7, #4]
 8014654:	681b      	ldr	r3, [r3, #0]
 8014656:	681b      	ldr	r3, [r3, #0]
 8014658:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801465a:	687b      	ldr	r3, [r7, #4]
 801465c:	681b      	ldr	r3, [r3, #0]
 801465e:	681a      	ldr	r2, [r3, #0]
 8014660:	687b      	ldr	r3, [r7, #4]
 8014662:	681b      	ldr	r3, [r3, #0]
 8014664:	f022 0201 	bic.w	r2, r2, #1
 8014668:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 801466a:	687b      	ldr	r3, [r7, #4]
 801466c:	681b      	ldr	r3, [r3, #0]
 801466e:	689b      	ldr	r3, [r3, #8]
 8014670:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8014674:	687b      	ldr	r3, [r7, #4]
 8014676:	681b      	ldr	r3, [r3, #0]
 8014678:	683a      	ldr	r2, [r7, #0]
 801467a:	430a      	orrs	r2, r1
 801467c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 801467e:	6878      	ldr	r0, [r7, #4]
 8014680:	f000 f850 	bl	8014724 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8014684:	687b      	ldr	r3, [r7, #4]
 8014686:	681b      	ldr	r3, [r3, #0]
 8014688:	68fa      	ldr	r2, [r7, #12]
 801468a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 801468c:	687b      	ldr	r3, [r7, #4]
 801468e:	2220      	movs	r2, #32
 8014690:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8014694:	687b      	ldr	r3, [r7, #4]
 8014696:	2200      	movs	r2, #0
 8014698:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801469c:	2300      	movs	r3, #0
}
 801469e:	4618      	mov	r0, r3
 80146a0:	3710      	adds	r7, #16
 80146a2:	46bd      	mov	sp, r7
 80146a4:	bd80      	pop	{r7, pc}

080146a6 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80146a6:	b580      	push	{r7, lr}
 80146a8:	b084      	sub	sp, #16
 80146aa:	af00      	add	r7, sp, #0
 80146ac:	6078      	str	r0, [r7, #4]
 80146ae:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80146b0:	687b      	ldr	r3, [r7, #4]
 80146b2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80146b6:	2b01      	cmp	r3, #1
 80146b8:	d101      	bne.n	80146be <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80146ba:	2302      	movs	r3, #2
 80146bc:	e02d      	b.n	801471a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80146be:	687b      	ldr	r3, [r7, #4]
 80146c0:	2201      	movs	r2, #1
 80146c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80146c6:	687b      	ldr	r3, [r7, #4]
 80146c8:	2224      	movs	r2, #36	@ 0x24
 80146ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80146ce:	687b      	ldr	r3, [r7, #4]
 80146d0:	681b      	ldr	r3, [r3, #0]
 80146d2:	681b      	ldr	r3, [r3, #0]
 80146d4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80146d6:	687b      	ldr	r3, [r7, #4]
 80146d8:	681b      	ldr	r3, [r3, #0]
 80146da:	681a      	ldr	r2, [r3, #0]
 80146dc:	687b      	ldr	r3, [r7, #4]
 80146de:	681b      	ldr	r3, [r3, #0]
 80146e0:	f022 0201 	bic.w	r2, r2, #1
 80146e4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80146e6:	687b      	ldr	r3, [r7, #4]
 80146e8:	681b      	ldr	r3, [r3, #0]
 80146ea:	689b      	ldr	r3, [r3, #8]
 80146ec:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80146f0:	687b      	ldr	r3, [r7, #4]
 80146f2:	681b      	ldr	r3, [r3, #0]
 80146f4:	683a      	ldr	r2, [r7, #0]
 80146f6:	430a      	orrs	r2, r1
 80146f8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80146fa:	6878      	ldr	r0, [r7, #4]
 80146fc:	f000 f812 	bl	8014724 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8014700:	687b      	ldr	r3, [r7, #4]
 8014702:	681b      	ldr	r3, [r3, #0]
 8014704:	68fa      	ldr	r2, [r7, #12]
 8014706:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8014708:	687b      	ldr	r3, [r7, #4]
 801470a:	2220      	movs	r2, #32
 801470c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8014710:	687b      	ldr	r3, [r7, #4]
 8014712:	2200      	movs	r2, #0
 8014714:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8014718:	2300      	movs	r3, #0
}
 801471a:	4618      	mov	r0, r3
 801471c:	3710      	adds	r7, #16
 801471e:	46bd      	mov	sp, r7
 8014720:	bd80      	pop	{r7, pc}
	...

08014724 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8014724:	b480      	push	{r7}
 8014726:	b085      	sub	sp, #20
 8014728:	af00      	add	r7, sp, #0
 801472a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 801472c:	687b      	ldr	r3, [r7, #4]
 801472e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8014730:	2b00      	cmp	r3, #0
 8014732:	d108      	bne.n	8014746 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8014734:	687b      	ldr	r3, [r7, #4]
 8014736:	2201      	movs	r2, #1
 8014738:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 801473c:	687b      	ldr	r3, [r7, #4]
 801473e:	2201      	movs	r2, #1
 8014740:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8014744:	e031      	b.n	80147aa <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8014746:	2310      	movs	r3, #16
 8014748:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 801474a:	2310      	movs	r3, #16
 801474c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 801474e:	687b      	ldr	r3, [r7, #4]
 8014750:	681b      	ldr	r3, [r3, #0]
 8014752:	689b      	ldr	r3, [r3, #8]
 8014754:	0e5b      	lsrs	r3, r3, #25
 8014756:	b2db      	uxtb	r3, r3
 8014758:	f003 0307 	and.w	r3, r3, #7
 801475c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 801475e:	687b      	ldr	r3, [r7, #4]
 8014760:	681b      	ldr	r3, [r3, #0]
 8014762:	689b      	ldr	r3, [r3, #8]
 8014764:	0f5b      	lsrs	r3, r3, #29
 8014766:	b2db      	uxtb	r3, r3
 8014768:	f003 0307 	and.w	r3, r3, #7
 801476c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 801476e:	7bbb      	ldrb	r3, [r7, #14]
 8014770:	7b3a      	ldrb	r2, [r7, #12]
 8014772:	4911      	ldr	r1, [pc, #68]	@ (80147b8 <UARTEx_SetNbDataToProcess+0x94>)
 8014774:	5c8a      	ldrb	r2, [r1, r2]
 8014776:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 801477a:	7b3a      	ldrb	r2, [r7, #12]
 801477c:	490f      	ldr	r1, [pc, #60]	@ (80147bc <UARTEx_SetNbDataToProcess+0x98>)
 801477e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8014780:	fb93 f3f2 	sdiv	r3, r3, r2
 8014784:	b29a      	uxth	r2, r3
 8014786:	687b      	ldr	r3, [r7, #4]
 8014788:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 801478c:	7bfb      	ldrb	r3, [r7, #15]
 801478e:	7b7a      	ldrb	r2, [r7, #13]
 8014790:	4909      	ldr	r1, [pc, #36]	@ (80147b8 <UARTEx_SetNbDataToProcess+0x94>)
 8014792:	5c8a      	ldrb	r2, [r1, r2]
 8014794:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8014798:	7b7a      	ldrb	r2, [r7, #13]
 801479a:	4908      	ldr	r1, [pc, #32]	@ (80147bc <UARTEx_SetNbDataToProcess+0x98>)
 801479c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 801479e:	fb93 f3f2 	sdiv	r3, r3, r2
 80147a2:	b29a      	uxth	r2, r3
 80147a4:	687b      	ldr	r3, [r7, #4]
 80147a6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80147aa:	bf00      	nop
 80147ac:	3714      	adds	r7, #20
 80147ae:	46bd      	mov	sp, r7
 80147b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80147b4:	4770      	bx	lr
 80147b6:	bf00      	nop
 80147b8:	0801e274 	.word	0x0801e274
 80147bc:	0801e27c 	.word	0x0801e27c

080147c0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80147c0:	b084      	sub	sp, #16
 80147c2:	b580      	push	{r7, lr}
 80147c4:	b084      	sub	sp, #16
 80147c6:	af00      	add	r7, sp, #0
 80147c8:	6078      	str	r0, [r7, #4]
 80147ca:	f107 001c 	add.w	r0, r7, #28
 80147ce:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80147d2:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80147d6:	2b01      	cmp	r3, #1
 80147d8:	d121      	bne.n	801481e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80147da:	687b      	ldr	r3, [r7, #4]
 80147dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80147de:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80147e2:	687b      	ldr	r3, [r7, #4]
 80147e4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80147e6:	687b      	ldr	r3, [r7, #4]
 80147e8:	68da      	ldr	r2, [r3, #12]
 80147ea:	4b2c      	ldr	r3, [pc, #176]	@ (801489c <USB_CoreInit+0xdc>)
 80147ec:	4013      	ands	r3, r2
 80147ee:	687a      	ldr	r2, [r7, #4]
 80147f0:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80147f2:	687b      	ldr	r3, [r7, #4]
 80147f4:	68db      	ldr	r3, [r3, #12]
 80147f6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80147fa:	687b      	ldr	r3, [r7, #4]
 80147fc:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80147fe:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8014802:	2b01      	cmp	r3, #1
 8014804:	d105      	bne.n	8014812 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8014806:	687b      	ldr	r3, [r7, #4]
 8014808:	68db      	ldr	r3, [r3, #12]
 801480a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 801480e:	687b      	ldr	r3, [r7, #4]
 8014810:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8014812:	6878      	ldr	r0, [r7, #4]
 8014814:	f001 faf6 	bl	8015e04 <USB_CoreReset>
 8014818:	4603      	mov	r3, r0
 801481a:	73fb      	strb	r3, [r7, #15]
 801481c:	e01b      	b.n	8014856 <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 801481e:	687b      	ldr	r3, [r7, #4]
 8014820:	68db      	ldr	r3, [r3, #12]
 8014822:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8014826:	687b      	ldr	r3, [r7, #4]
 8014828:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 801482a:	6878      	ldr	r0, [r7, #4]
 801482c:	f001 faea 	bl	8015e04 <USB_CoreReset>
 8014830:	4603      	mov	r3, r0
 8014832:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8014834:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8014838:	2b00      	cmp	r3, #0
 801483a:	d106      	bne.n	801484a <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 801483c:	687b      	ldr	r3, [r7, #4]
 801483e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014840:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8014844:	687b      	ldr	r3, [r7, #4]
 8014846:	639a      	str	r2, [r3, #56]	@ 0x38
 8014848:	e005      	b.n	8014856 <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 801484a:	687b      	ldr	r3, [r7, #4]
 801484c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801484e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8014852:	687b      	ldr	r3, [r7, #4]
 8014854:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8014856:	7fbb      	ldrb	r3, [r7, #30]
 8014858:	2b01      	cmp	r3, #1
 801485a:	d116      	bne.n	801488a <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 801485c:	687b      	ldr	r3, [r7, #4]
 801485e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8014860:	b29a      	uxth	r2, r3
 8014862:	687b      	ldr	r3, [r7, #4]
 8014864:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 8014866:	687b      	ldr	r3, [r7, #4]
 8014868:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 801486a:	4b0d      	ldr	r3, [pc, #52]	@ (80148a0 <USB_CoreInit+0xe0>)
 801486c:	4313      	orrs	r3, r2
 801486e:	687a      	ldr	r2, [r7, #4]
 8014870:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8014872:	687b      	ldr	r3, [r7, #4]
 8014874:	689b      	ldr	r3, [r3, #8]
 8014876:	f043 0206 	orr.w	r2, r3, #6
 801487a:	687b      	ldr	r3, [r7, #4]
 801487c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 801487e:	687b      	ldr	r3, [r7, #4]
 8014880:	689b      	ldr	r3, [r3, #8]
 8014882:	f043 0220 	orr.w	r2, r3, #32
 8014886:	687b      	ldr	r3, [r7, #4]
 8014888:	609a      	str	r2, [r3, #8]
  }

  return ret;
 801488a:	7bfb      	ldrb	r3, [r7, #15]
}
 801488c:	4618      	mov	r0, r3
 801488e:	3710      	adds	r7, #16
 8014890:	46bd      	mov	sp, r7
 8014892:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8014896:	b004      	add	sp, #16
 8014898:	4770      	bx	lr
 801489a:	bf00      	nop
 801489c:	ffbdffbf 	.word	0xffbdffbf
 80148a0:	03ee0000 	.word	0x03ee0000

080148a4 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80148a4:	b480      	push	{r7}
 80148a6:	b087      	sub	sp, #28
 80148a8:	af00      	add	r7, sp, #0
 80148aa:	60f8      	str	r0, [r7, #12]
 80148ac:	60b9      	str	r1, [r7, #8]
 80148ae:	4613      	mov	r3, r2
 80148b0:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80148b2:	79fb      	ldrb	r3, [r7, #7]
 80148b4:	2b02      	cmp	r3, #2
 80148b6:	d165      	bne.n	8014984 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80148b8:	68bb      	ldr	r3, [r7, #8]
 80148ba:	4a41      	ldr	r2, [pc, #260]	@ (80149c0 <USB_SetTurnaroundTime+0x11c>)
 80148bc:	4293      	cmp	r3, r2
 80148be:	d906      	bls.n	80148ce <USB_SetTurnaroundTime+0x2a>
 80148c0:	68bb      	ldr	r3, [r7, #8]
 80148c2:	4a40      	ldr	r2, [pc, #256]	@ (80149c4 <USB_SetTurnaroundTime+0x120>)
 80148c4:	4293      	cmp	r3, r2
 80148c6:	d202      	bcs.n	80148ce <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80148c8:	230f      	movs	r3, #15
 80148ca:	617b      	str	r3, [r7, #20]
 80148cc:	e062      	b.n	8014994 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80148ce:	68bb      	ldr	r3, [r7, #8]
 80148d0:	4a3c      	ldr	r2, [pc, #240]	@ (80149c4 <USB_SetTurnaroundTime+0x120>)
 80148d2:	4293      	cmp	r3, r2
 80148d4:	d306      	bcc.n	80148e4 <USB_SetTurnaroundTime+0x40>
 80148d6:	68bb      	ldr	r3, [r7, #8]
 80148d8:	4a3b      	ldr	r2, [pc, #236]	@ (80149c8 <USB_SetTurnaroundTime+0x124>)
 80148da:	4293      	cmp	r3, r2
 80148dc:	d202      	bcs.n	80148e4 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80148de:	230e      	movs	r3, #14
 80148e0:	617b      	str	r3, [r7, #20]
 80148e2:	e057      	b.n	8014994 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80148e4:	68bb      	ldr	r3, [r7, #8]
 80148e6:	4a38      	ldr	r2, [pc, #224]	@ (80149c8 <USB_SetTurnaroundTime+0x124>)
 80148e8:	4293      	cmp	r3, r2
 80148ea:	d306      	bcc.n	80148fa <USB_SetTurnaroundTime+0x56>
 80148ec:	68bb      	ldr	r3, [r7, #8]
 80148ee:	4a37      	ldr	r2, [pc, #220]	@ (80149cc <USB_SetTurnaroundTime+0x128>)
 80148f0:	4293      	cmp	r3, r2
 80148f2:	d202      	bcs.n	80148fa <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80148f4:	230d      	movs	r3, #13
 80148f6:	617b      	str	r3, [r7, #20]
 80148f8:	e04c      	b.n	8014994 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80148fa:	68bb      	ldr	r3, [r7, #8]
 80148fc:	4a33      	ldr	r2, [pc, #204]	@ (80149cc <USB_SetTurnaroundTime+0x128>)
 80148fe:	4293      	cmp	r3, r2
 8014900:	d306      	bcc.n	8014910 <USB_SetTurnaroundTime+0x6c>
 8014902:	68bb      	ldr	r3, [r7, #8]
 8014904:	4a32      	ldr	r2, [pc, #200]	@ (80149d0 <USB_SetTurnaroundTime+0x12c>)
 8014906:	4293      	cmp	r3, r2
 8014908:	d802      	bhi.n	8014910 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 801490a:	230c      	movs	r3, #12
 801490c:	617b      	str	r3, [r7, #20]
 801490e:	e041      	b.n	8014994 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8014910:	68bb      	ldr	r3, [r7, #8]
 8014912:	4a2f      	ldr	r2, [pc, #188]	@ (80149d0 <USB_SetTurnaroundTime+0x12c>)
 8014914:	4293      	cmp	r3, r2
 8014916:	d906      	bls.n	8014926 <USB_SetTurnaroundTime+0x82>
 8014918:	68bb      	ldr	r3, [r7, #8]
 801491a:	4a2e      	ldr	r2, [pc, #184]	@ (80149d4 <USB_SetTurnaroundTime+0x130>)
 801491c:	4293      	cmp	r3, r2
 801491e:	d802      	bhi.n	8014926 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8014920:	230b      	movs	r3, #11
 8014922:	617b      	str	r3, [r7, #20]
 8014924:	e036      	b.n	8014994 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8014926:	68bb      	ldr	r3, [r7, #8]
 8014928:	4a2a      	ldr	r2, [pc, #168]	@ (80149d4 <USB_SetTurnaroundTime+0x130>)
 801492a:	4293      	cmp	r3, r2
 801492c:	d906      	bls.n	801493c <USB_SetTurnaroundTime+0x98>
 801492e:	68bb      	ldr	r3, [r7, #8]
 8014930:	4a29      	ldr	r2, [pc, #164]	@ (80149d8 <USB_SetTurnaroundTime+0x134>)
 8014932:	4293      	cmp	r3, r2
 8014934:	d802      	bhi.n	801493c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8014936:	230a      	movs	r3, #10
 8014938:	617b      	str	r3, [r7, #20]
 801493a:	e02b      	b.n	8014994 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 801493c:	68bb      	ldr	r3, [r7, #8]
 801493e:	4a26      	ldr	r2, [pc, #152]	@ (80149d8 <USB_SetTurnaroundTime+0x134>)
 8014940:	4293      	cmp	r3, r2
 8014942:	d906      	bls.n	8014952 <USB_SetTurnaroundTime+0xae>
 8014944:	68bb      	ldr	r3, [r7, #8]
 8014946:	4a25      	ldr	r2, [pc, #148]	@ (80149dc <USB_SetTurnaroundTime+0x138>)
 8014948:	4293      	cmp	r3, r2
 801494a:	d202      	bcs.n	8014952 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 801494c:	2309      	movs	r3, #9
 801494e:	617b      	str	r3, [r7, #20]
 8014950:	e020      	b.n	8014994 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8014952:	68bb      	ldr	r3, [r7, #8]
 8014954:	4a21      	ldr	r2, [pc, #132]	@ (80149dc <USB_SetTurnaroundTime+0x138>)
 8014956:	4293      	cmp	r3, r2
 8014958:	d306      	bcc.n	8014968 <USB_SetTurnaroundTime+0xc4>
 801495a:	68bb      	ldr	r3, [r7, #8]
 801495c:	4a20      	ldr	r2, [pc, #128]	@ (80149e0 <USB_SetTurnaroundTime+0x13c>)
 801495e:	4293      	cmp	r3, r2
 8014960:	d802      	bhi.n	8014968 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8014962:	2308      	movs	r3, #8
 8014964:	617b      	str	r3, [r7, #20]
 8014966:	e015      	b.n	8014994 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8014968:	68bb      	ldr	r3, [r7, #8]
 801496a:	4a1d      	ldr	r2, [pc, #116]	@ (80149e0 <USB_SetTurnaroundTime+0x13c>)
 801496c:	4293      	cmp	r3, r2
 801496e:	d906      	bls.n	801497e <USB_SetTurnaroundTime+0xda>
 8014970:	68bb      	ldr	r3, [r7, #8]
 8014972:	4a1c      	ldr	r2, [pc, #112]	@ (80149e4 <USB_SetTurnaroundTime+0x140>)
 8014974:	4293      	cmp	r3, r2
 8014976:	d202      	bcs.n	801497e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8014978:	2307      	movs	r3, #7
 801497a:	617b      	str	r3, [r7, #20]
 801497c:	e00a      	b.n	8014994 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 801497e:	2306      	movs	r3, #6
 8014980:	617b      	str	r3, [r7, #20]
 8014982:	e007      	b.n	8014994 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8014984:	79fb      	ldrb	r3, [r7, #7]
 8014986:	2b00      	cmp	r3, #0
 8014988:	d102      	bne.n	8014990 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 801498a:	2309      	movs	r3, #9
 801498c:	617b      	str	r3, [r7, #20]
 801498e:	e001      	b.n	8014994 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8014990:	2309      	movs	r3, #9
 8014992:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8014994:	68fb      	ldr	r3, [r7, #12]
 8014996:	68db      	ldr	r3, [r3, #12]
 8014998:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 801499c:	68fb      	ldr	r3, [r7, #12]
 801499e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80149a0:	68fb      	ldr	r3, [r7, #12]
 80149a2:	68da      	ldr	r2, [r3, #12]
 80149a4:	697b      	ldr	r3, [r7, #20]
 80149a6:	029b      	lsls	r3, r3, #10
 80149a8:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 80149ac:	431a      	orrs	r2, r3
 80149ae:	68fb      	ldr	r3, [r7, #12]
 80149b0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80149b2:	2300      	movs	r3, #0
}
 80149b4:	4618      	mov	r0, r3
 80149b6:	371c      	adds	r7, #28
 80149b8:	46bd      	mov	sp, r7
 80149ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80149be:	4770      	bx	lr
 80149c0:	00d8acbf 	.word	0x00d8acbf
 80149c4:	00e4e1c0 	.word	0x00e4e1c0
 80149c8:	00f42400 	.word	0x00f42400
 80149cc:	01067380 	.word	0x01067380
 80149d0:	011a499f 	.word	0x011a499f
 80149d4:	01312cff 	.word	0x01312cff
 80149d8:	014ca43f 	.word	0x014ca43f
 80149dc:	016e3600 	.word	0x016e3600
 80149e0:	01a6ab1f 	.word	0x01a6ab1f
 80149e4:	01e84800 	.word	0x01e84800

080149e8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80149e8:	b480      	push	{r7}
 80149ea:	b083      	sub	sp, #12
 80149ec:	af00      	add	r7, sp, #0
 80149ee:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80149f0:	687b      	ldr	r3, [r7, #4]
 80149f2:	689b      	ldr	r3, [r3, #8]
 80149f4:	f043 0201 	orr.w	r2, r3, #1
 80149f8:	687b      	ldr	r3, [r7, #4]
 80149fa:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80149fc:	2300      	movs	r3, #0
}
 80149fe:	4618      	mov	r0, r3
 8014a00:	370c      	adds	r7, #12
 8014a02:	46bd      	mov	sp, r7
 8014a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a08:	4770      	bx	lr

08014a0a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8014a0a:	b480      	push	{r7}
 8014a0c:	b083      	sub	sp, #12
 8014a0e:	af00      	add	r7, sp, #0
 8014a10:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8014a12:	687b      	ldr	r3, [r7, #4]
 8014a14:	689b      	ldr	r3, [r3, #8]
 8014a16:	f023 0201 	bic.w	r2, r3, #1
 8014a1a:	687b      	ldr	r3, [r7, #4]
 8014a1c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8014a1e:	2300      	movs	r3, #0
}
 8014a20:	4618      	mov	r0, r3
 8014a22:	370c      	adds	r7, #12
 8014a24:	46bd      	mov	sp, r7
 8014a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a2a:	4770      	bx	lr

08014a2c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8014a2c:	b580      	push	{r7, lr}
 8014a2e:	b084      	sub	sp, #16
 8014a30:	af00      	add	r7, sp, #0
 8014a32:	6078      	str	r0, [r7, #4]
 8014a34:	460b      	mov	r3, r1
 8014a36:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8014a38:	2300      	movs	r3, #0
 8014a3a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8014a3c:	687b      	ldr	r3, [r7, #4]
 8014a3e:	68db      	ldr	r3, [r3, #12]
 8014a40:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8014a44:	687b      	ldr	r3, [r7, #4]
 8014a46:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8014a48:	78fb      	ldrb	r3, [r7, #3]
 8014a4a:	2b01      	cmp	r3, #1
 8014a4c:	d115      	bne.n	8014a7a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8014a4e:	687b      	ldr	r3, [r7, #4]
 8014a50:	68db      	ldr	r3, [r3, #12]
 8014a52:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8014a56:	687b      	ldr	r3, [r7, #4]
 8014a58:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8014a5a:	200a      	movs	r0, #10
 8014a5c:	f7f2 fcc8 	bl	80073f0 <HAL_Delay>
      ms += 10U;
 8014a60:	68fb      	ldr	r3, [r7, #12]
 8014a62:	330a      	adds	r3, #10
 8014a64:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8014a66:	6878      	ldr	r0, [r7, #4]
 8014a68:	f001 f93b 	bl	8015ce2 <USB_GetMode>
 8014a6c:	4603      	mov	r3, r0
 8014a6e:	2b01      	cmp	r3, #1
 8014a70:	d01e      	beq.n	8014ab0 <USB_SetCurrentMode+0x84>
 8014a72:	68fb      	ldr	r3, [r7, #12]
 8014a74:	2bc7      	cmp	r3, #199	@ 0xc7
 8014a76:	d9f0      	bls.n	8014a5a <USB_SetCurrentMode+0x2e>
 8014a78:	e01a      	b.n	8014ab0 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8014a7a:	78fb      	ldrb	r3, [r7, #3]
 8014a7c:	2b00      	cmp	r3, #0
 8014a7e:	d115      	bne.n	8014aac <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8014a80:	687b      	ldr	r3, [r7, #4]
 8014a82:	68db      	ldr	r3, [r3, #12]
 8014a84:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8014a88:	687b      	ldr	r3, [r7, #4]
 8014a8a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8014a8c:	200a      	movs	r0, #10
 8014a8e:	f7f2 fcaf 	bl	80073f0 <HAL_Delay>
      ms += 10U;
 8014a92:	68fb      	ldr	r3, [r7, #12]
 8014a94:	330a      	adds	r3, #10
 8014a96:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8014a98:	6878      	ldr	r0, [r7, #4]
 8014a9a:	f001 f922 	bl	8015ce2 <USB_GetMode>
 8014a9e:	4603      	mov	r3, r0
 8014aa0:	2b00      	cmp	r3, #0
 8014aa2:	d005      	beq.n	8014ab0 <USB_SetCurrentMode+0x84>
 8014aa4:	68fb      	ldr	r3, [r7, #12]
 8014aa6:	2bc7      	cmp	r3, #199	@ 0xc7
 8014aa8:	d9f0      	bls.n	8014a8c <USB_SetCurrentMode+0x60>
 8014aaa:	e001      	b.n	8014ab0 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8014aac:	2301      	movs	r3, #1
 8014aae:	e005      	b.n	8014abc <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8014ab0:	68fb      	ldr	r3, [r7, #12]
 8014ab2:	2bc8      	cmp	r3, #200	@ 0xc8
 8014ab4:	d101      	bne.n	8014aba <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8014ab6:	2301      	movs	r3, #1
 8014ab8:	e000      	b.n	8014abc <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8014aba:	2300      	movs	r3, #0
}
 8014abc:	4618      	mov	r0, r3
 8014abe:	3710      	adds	r7, #16
 8014ac0:	46bd      	mov	sp, r7
 8014ac2:	bd80      	pop	{r7, pc}

08014ac4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8014ac4:	b084      	sub	sp, #16
 8014ac6:	b580      	push	{r7, lr}
 8014ac8:	b086      	sub	sp, #24
 8014aca:	af00      	add	r7, sp, #0
 8014acc:	6078      	str	r0, [r7, #4]
 8014ace:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8014ad2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8014ad6:	2300      	movs	r3, #0
 8014ad8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014ada:	687b      	ldr	r3, [r7, #4]
 8014adc:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8014ade:	2300      	movs	r3, #0
 8014ae0:	613b      	str	r3, [r7, #16]
 8014ae2:	e009      	b.n	8014af8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8014ae4:	687a      	ldr	r2, [r7, #4]
 8014ae6:	693b      	ldr	r3, [r7, #16]
 8014ae8:	3340      	adds	r3, #64	@ 0x40
 8014aea:	009b      	lsls	r3, r3, #2
 8014aec:	4413      	add	r3, r2
 8014aee:	2200      	movs	r2, #0
 8014af0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8014af2:	693b      	ldr	r3, [r7, #16]
 8014af4:	3301      	adds	r3, #1
 8014af6:	613b      	str	r3, [r7, #16]
 8014af8:	693b      	ldr	r3, [r7, #16]
 8014afa:	2b0e      	cmp	r3, #14
 8014afc:	d9f2      	bls.n	8014ae4 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8014afe:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8014b02:	2b00      	cmp	r3, #0
 8014b04:	d11c      	bne.n	8014b40 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8014b06:	68fb      	ldr	r3, [r7, #12]
 8014b08:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014b0c:	685b      	ldr	r3, [r3, #4]
 8014b0e:	68fa      	ldr	r2, [r7, #12]
 8014b10:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8014b14:	f043 0302 	orr.w	r3, r3, #2
 8014b18:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8014b1a:	687b      	ldr	r3, [r7, #4]
 8014b1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014b1e:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8014b22:	687b      	ldr	r3, [r7, #4]
 8014b24:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8014b26:	687b      	ldr	r3, [r7, #4]
 8014b28:	681b      	ldr	r3, [r3, #0]
 8014b2a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8014b2e:	687b      	ldr	r3, [r7, #4]
 8014b30:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8014b32:	687b      	ldr	r3, [r7, #4]
 8014b34:	681b      	ldr	r3, [r3, #0]
 8014b36:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8014b3a:	687b      	ldr	r3, [r7, #4]
 8014b3c:	601a      	str	r2, [r3, #0]
 8014b3e:	e005      	b.n	8014b4c <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8014b40:	687b      	ldr	r3, [r7, #4]
 8014b42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014b44:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8014b48:	687b      	ldr	r3, [r7, #4]
 8014b4a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8014b4c:	68fb      	ldr	r3, [r7, #12]
 8014b4e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8014b52:	461a      	mov	r2, r3
 8014b54:	2300      	movs	r3, #0
 8014b56:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8014b58:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8014b5c:	2b01      	cmp	r3, #1
 8014b5e:	d10d      	bne.n	8014b7c <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8014b60:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014b64:	2b00      	cmp	r3, #0
 8014b66:	d104      	bne.n	8014b72 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8014b68:	2100      	movs	r1, #0
 8014b6a:	6878      	ldr	r0, [r7, #4]
 8014b6c:	f000 f968 	bl	8014e40 <USB_SetDevSpeed>
 8014b70:	e008      	b.n	8014b84 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8014b72:	2101      	movs	r1, #1
 8014b74:	6878      	ldr	r0, [r7, #4]
 8014b76:	f000 f963 	bl	8014e40 <USB_SetDevSpeed>
 8014b7a:	e003      	b.n	8014b84 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8014b7c:	2103      	movs	r1, #3
 8014b7e:	6878      	ldr	r0, [r7, #4]
 8014b80:	f000 f95e 	bl	8014e40 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8014b84:	2110      	movs	r1, #16
 8014b86:	6878      	ldr	r0, [r7, #4]
 8014b88:	f000 f8fa 	bl	8014d80 <USB_FlushTxFifo>
 8014b8c:	4603      	mov	r3, r0
 8014b8e:	2b00      	cmp	r3, #0
 8014b90:	d001      	beq.n	8014b96 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 8014b92:	2301      	movs	r3, #1
 8014b94:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8014b96:	6878      	ldr	r0, [r7, #4]
 8014b98:	f000 f924 	bl	8014de4 <USB_FlushRxFifo>
 8014b9c:	4603      	mov	r3, r0
 8014b9e:	2b00      	cmp	r3, #0
 8014ba0:	d001      	beq.n	8014ba6 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 8014ba2:	2301      	movs	r3, #1
 8014ba4:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8014ba6:	68fb      	ldr	r3, [r7, #12]
 8014ba8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014bac:	461a      	mov	r2, r3
 8014bae:	2300      	movs	r3, #0
 8014bb0:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8014bb2:	68fb      	ldr	r3, [r7, #12]
 8014bb4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014bb8:	461a      	mov	r2, r3
 8014bba:	2300      	movs	r3, #0
 8014bbc:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8014bbe:	68fb      	ldr	r3, [r7, #12]
 8014bc0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014bc4:	461a      	mov	r2, r3
 8014bc6:	2300      	movs	r3, #0
 8014bc8:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8014bca:	2300      	movs	r3, #0
 8014bcc:	613b      	str	r3, [r7, #16]
 8014bce:	e043      	b.n	8014c58 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8014bd0:	693b      	ldr	r3, [r7, #16]
 8014bd2:	015a      	lsls	r2, r3, #5
 8014bd4:	68fb      	ldr	r3, [r7, #12]
 8014bd6:	4413      	add	r3, r2
 8014bd8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014bdc:	681b      	ldr	r3, [r3, #0]
 8014bde:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8014be2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8014be6:	d118      	bne.n	8014c1a <USB_DevInit+0x156>
    {
      if (i == 0U)
 8014be8:	693b      	ldr	r3, [r7, #16]
 8014bea:	2b00      	cmp	r3, #0
 8014bec:	d10a      	bne.n	8014c04 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8014bee:	693b      	ldr	r3, [r7, #16]
 8014bf0:	015a      	lsls	r2, r3, #5
 8014bf2:	68fb      	ldr	r3, [r7, #12]
 8014bf4:	4413      	add	r3, r2
 8014bf6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014bfa:	461a      	mov	r2, r3
 8014bfc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8014c00:	6013      	str	r3, [r2, #0]
 8014c02:	e013      	b.n	8014c2c <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8014c04:	693b      	ldr	r3, [r7, #16]
 8014c06:	015a      	lsls	r2, r3, #5
 8014c08:	68fb      	ldr	r3, [r7, #12]
 8014c0a:	4413      	add	r3, r2
 8014c0c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014c10:	461a      	mov	r2, r3
 8014c12:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8014c16:	6013      	str	r3, [r2, #0]
 8014c18:	e008      	b.n	8014c2c <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8014c1a:	693b      	ldr	r3, [r7, #16]
 8014c1c:	015a      	lsls	r2, r3, #5
 8014c1e:	68fb      	ldr	r3, [r7, #12]
 8014c20:	4413      	add	r3, r2
 8014c22:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014c26:	461a      	mov	r2, r3
 8014c28:	2300      	movs	r3, #0
 8014c2a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8014c2c:	693b      	ldr	r3, [r7, #16]
 8014c2e:	015a      	lsls	r2, r3, #5
 8014c30:	68fb      	ldr	r3, [r7, #12]
 8014c32:	4413      	add	r3, r2
 8014c34:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014c38:	461a      	mov	r2, r3
 8014c3a:	2300      	movs	r3, #0
 8014c3c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8014c3e:	693b      	ldr	r3, [r7, #16]
 8014c40:	015a      	lsls	r2, r3, #5
 8014c42:	68fb      	ldr	r3, [r7, #12]
 8014c44:	4413      	add	r3, r2
 8014c46:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014c4a:	461a      	mov	r2, r3
 8014c4c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8014c50:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8014c52:	693b      	ldr	r3, [r7, #16]
 8014c54:	3301      	adds	r3, #1
 8014c56:	613b      	str	r3, [r7, #16]
 8014c58:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8014c5c:	461a      	mov	r2, r3
 8014c5e:	693b      	ldr	r3, [r7, #16]
 8014c60:	4293      	cmp	r3, r2
 8014c62:	d3b5      	bcc.n	8014bd0 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8014c64:	2300      	movs	r3, #0
 8014c66:	613b      	str	r3, [r7, #16]
 8014c68:	e043      	b.n	8014cf2 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8014c6a:	693b      	ldr	r3, [r7, #16]
 8014c6c:	015a      	lsls	r2, r3, #5
 8014c6e:	68fb      	ldr	r3, [r7, #12]
 8014c70:	4413      	add	r3, r2
 8014c72:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014c76:	681b      	ldr	r3, [r3, #0]
 8014c78:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8014c7c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8014c80:	d118      	bne.n	8014cb4 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 8014c82:	693b      	ldr	r3, [r7, #16]
 8014c84:	2b00      	cmp	r3, #0
 8014c86:	d10a      	bne.n	8014c9e <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8014c88:	693b      	ldr	r3, [r7, #16]
 8014c8a:	015a      	lsls	r2, r3, #5
 8014c8c:	68fb      	ldr	r3, [r7, #12]
 8014c8e:	4413      	add	r3, r2
 8014c90:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014c94:	461a      	mov	r2, r3
 8014c96:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8014c9a:	6013      	str	r3, [r2, #0]
 8014c9c:	e013      	b.n	8014cc6 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8014c9e:	693b      	ldr	r3, [r7, #16]
 8014ca0:	015a      	lsls	r2, r3, #5
 8014ca2:	68fb      	ldr	r3, [r7, #12]
 8014ca4:	4413      	add	r3, r2
 8014ca6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014caa:	461a      	mov	r2, r3
 8014cac:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8014cb0:	6013      	str	r3, [r2, #0]
 8014cb2:	e008      	b.n	8014cc6 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8014cb4:	693b      	ldr	r3, [r7, #16]
 8014cb6:	015a      	lsls	r2, r3, #5
 8014cb8:	68fb      	ldr	r3, [r7, #12]
 8014cba:	4413      	add	r3, r2
 8014cbc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014cc0:	461a      	mov	r2, r3
 8014cc2:	2300      	movs	r3, #0
 8014cc4:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8014cc6:	693b      	ldr	r3, [r7, #16]
 8014cc8:	015a      	lsls	r2, r3, #5
 8014cca:	68fb      	ldr	r3, [r7, #12]
 8014ccc:	4413      	add	r3, r2
 8014cce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014cd2:	461a      	mov	r2, r3
 8014cd4:	2300      	movs	r3, #0
 8014cd6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8014cd8:	693b      	ldr	r3, [r7, #16]
 8014cda:	015a      	lsls	r2, r3, #5
 8014cdc:	68fb      	ldr	r3, [r7, #12]
 8014cde:	4413      	add	r3, r2
 8014ce0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014ce4:	461a      	mov	r2, r3
 8014ce6:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8014cea:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8014cec:	693b      	ldr	r3, [r7, #16]
 8014cee:	3301      	adds	r3, #1
 8014cf0:	613b      	str	r3, [r7, #16]
 8014cf2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8014cf6:	461a      	mov	r2, r3
 8014cf8:	693b      	ldr	r3, [r7, #16]
 8014cfa:	4293      	cmp	r3, r2
 8014cfc:	d3b5      	bcc.n	8014c6a <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8014cfe:	68fb      	ldr	r3, [r7, #12]
 8014d00:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014d04:	691b      	ldr	r3, [r3, #16]
 8014d06:	68fa      	ldr	r2, [r7, #12]
 8014d08:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8014d0c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8014d10:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8014d12:	687b      	ldr	r3, [r7, #4]
 8014d14:	2200      	movs	r2, #0
 8014d16:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8014d18:	687b      	ldr	r3, [r7, #4]
 8014d1a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8014d1e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8014d20:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8014d24:	2b00      	cmp	r3, #0
 8014d26:	d105      	bne.n	8014d34 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8014d28:	687b      	ldr	r3, [r7, #4]
 8014d2a:	699b      	ldr	r3, [r3, #24]
 8014d2c:	f043 0210 	orr.w	r2, r3, #16
 8014d30:	687b      	ldr	r3, [r7, #4]
 8014d32:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8014d34:	687b      	ldr	r3, [r7, #4]
 8014d36:	699a      	ldr	r2, [r3, #24]
 8014d38:	4b0f      	ldr	r3, [pc, #60]	@ (8014d78 <USB_DevInit+0x2b4>)
 8014d3a:	4313      	orrs	r3, r2
 8014d3c:	687a      	ldr	r2, [r7, #4]
 8014d3e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8014d40:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8014d44:	2b00      	cmp	r3, #0
 8014d46:	d005      	beq.n	8014d54 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8014d48:	687b      	ldr	r3, [r7, #4]
 8014d4a:	699b      	ldr	r3, [r3, #24]
 8014d4c:	f043 0208 	orr.w	r2, r3, #8
 8014d50:	687b      	ldr	r3, [r7, #4]
 8014d52:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8014d54:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8014d58:	2b01      	cmp	r3, #1
 8014d5a:	d105      	bne.n	8014d68 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8014d5c:	687b      	ldr	r3, [r7, #4]
 8014d5e:	699a      	ldr	r2, [r3, #24]
 8014d60:	4b06      	ldr	r3, [pc, #24]	@ (8014d7c <USB_DevInit+0x2b8>)
 8014d62:	4313      	orrs	r3, r2
 8014d64:	687a      	ldr	r2, [r7, #4]
 8014d66:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8014d68:	7dfb      	ldrb	r3, [r7, #23]
}
 8014d6a:	4618      	mov	r0, r3
 8014d6c:	3718      	adds	r7, #24
 8014d6e:	46bd      	mov	sp, r7
 8014d70:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8014d74:	b004      	add	sp, #16
 8014d76:	4770      	bx	lr
 8014d78:	803c3800 	.word	0x803c3800
 8014d7c:	40000004 	.word	0x40000004

08014d80 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8014d80:	b480      	push	{r7}
 8014d82:	b085      	sub	sp, #20
 8014d84:	af00      	add	r7, sp, #0
 8014d86:	6078      	str	r0, [r7, #4]
 8014d88:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8014d8a:	2300      	movs	r3, #0
 8014d8c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8014d8e:	68fb      	ldr	r3, [r7, #12]
 8014d90:	3301      	adds	r3, #1
 8014d92:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8014d94:	68fb      	ldr	r3, [r7, #12]
 8014d96:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8014d9a:	d901      	bls.n	8014da0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8014d9c:	2303      	movs	r3, #3
 8014d9e:	e01b      	b.n	8014dd8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8014da0:	687b      	ldr	r3, [r7, #4]
 8014da2:	691b      	ldr	r3, [r3, #16]
 8014da4:	2b00      	cmp	r3, #0
 8014da6:	daf2      	bge.n	8014d8e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8014da8:	2300      	movs	r3, #0
 8014daa:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8014dac:	683b      	ldr	r3, [r7, #0]
 8014dae:	019b      	lsls	r3, r3, #6
 8014db0:	f043 0220 	orr.w	r2, r3, #32
 8014db4:	687b      	ldr	r3, [r7, #4]
 8014db6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8014db8:	68fb      	ldr	r3, [r7, #12]
 8014dba:	3301      	adds	r3, #1
 8014dbc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8014dbe:	68fb      	ldr	r3, [r7, #12]
 8014dc0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8014dc4:	d901      	bls.n	8014dca <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8014dc6:	2303      	movs	r3, #3
 8014dc8:	e006      	b.n	8014dd8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8014dca:	687b      	ldr	r3, [r7, #4]
 8014dcc:	691b      	ldr	r3, [r3, #16]
 8014dce:	f003 0320 	and.w	r3, r3, #32
 8014dd2:	2b20      	cmp	r3, #32
 8014dd4:	d0f0      	beq.n	8014db8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8014dd6:	2300      	movs	r3, #0
}
 8014dd8:	4618      	mov	r0, r3
 8014dda:	3714      	adds	r7, #20
 8014ddc:	46bd      	mov	sp, r7
 8014dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014de2:	4770      	bx	lr

08014de4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8014de4:	b480      	push	{r7}
 8014de6:	b085      	sub	sp, #20
 8014de8:	af00      	add	r7, sp, #0
 8014dea:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8014dec:	2300      	movs	r3, #0
 8014dee:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8014df0:	68fb      	ldr	r3, [r7, #12]
 8014df2:	3301      	adds	r3, #1
 8014df4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8014df6:	68fb      	ldr	r3, [r7, #12]
 8014df8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8014dfc:	d901      	bls.n	8014e02 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8014dfe:	2303      	movs	r3, #3
 8014e00:	e018      	b.n	8014e34 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8014e02:	687b      	ldr	r3, [r7, #4]
 8014e04:	691b      	ldr	r3, [r3, #16]
 8014e06:	2b00      	cmp	r3, #0
 8014e08:	daf2      	bge.n	8014df0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8014e0a:	2300      	movs	r3, #0
 8014e0c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8014e0e:	687b      	ldr	r3, [r7, #4]
 8014e10:	2210      	movs	r2, #16
 8014e12:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8014e14:	68fb      	ldr	r3, [r7, #12]
 8014e16:	3301      	adds	r3, #1
 8014e18:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8014e1a:	68fb      	ldr	r3, [r7, #12]
 8014e1c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8014e20:	d901      	bls.n	8014e26 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8014e22:	2303      	movs	r3, #3
 8014e24:	e006      	b.n	8014e34 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8014e26:	687b      	ldr	r3, [r7, #4]
 8014e28:	691b      	ldr	r3, [r3, #16]
 8014e2a:	f003 0310 	and.w	r3, r3, #16
 8014e2e:	2b10      	cmp	r3, #16
 8014e30:	d0f0      	beq.n	8014e14 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8014e32:	2300      	movs	r3, #0
}
 8014e34:	4618      	mov	r0, r3
 8014e36:	3714      	adds	r7, #20
 8014e38:	46bd      	mov	sp, r7
 8014e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e3e:	4770      	bx	lr

08014e40 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8014e40:	b480      	push	{r7}
 8014e42:	b085      	sub	sp, #20
 8014e44:	af00      	add	r7, sp, #0
 8014e46:	6078      	str	r0, [r7, #4]
 8014e48:	460b      	mov	r3, r1
 8014e4a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014e4c:	687b      	ldr	r3, [r7, #4]
 8014e4e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8014e50:	68fb      	ldr	r3, [r7, #12]
 8014e52:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014e56:	681a      	ldr	r2, [r3, #0]
 8014e58:	78fb      	ldrb	r3, [r7, #3]
 8014e5a:	68f9      	ldr	r1, [r7, #12]
 8014e5c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8014e60:	4313      	orrs	r3, r2
 8014e62:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8014e64:	2300      	movs	r3, #0
}
 8014e66:	4618      	mov	r0, r3
 8014e68:	3714      	adds	r7, #20
 8014e6a:	46bd      	mov	sp, r7
 8014e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e70:	4770      	bx	lr

08014e72 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8014e72:	b480      	push	{r7}
 8014e74:	b087      	sub	sp, #28
 8014e76:	af00      	add	r7, sp, #0
 8014e78:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014e7a:	687b      	ldr	r3, [r7, #4]
 8014e7c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8014e7e:	693b      	ldr	r3, [r7, #16]
 8014e80:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014e84:	689b      	ldr	r3, [r3, #8]
 8014e86:	f003 0306 	and.w	r3, r3, #6
 8014e8a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8014e8c:	68fb      	ldr	r3, [r7, #12]
 8014e8e:	2b00      	cmp	r3, #0
 8014e90:	d102      	bne.n	8014e98 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8014e92:	2300      	movs	r3, #0
 8014e94:	75fb      	strb	r3, [r7, #23]
 8014e96:	e00a      	b.n	8014eae <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8014e98:	68fb      	ldr	r3, [r7, #12]
 8014e9a:	2b02      	cmp	r3, #2
 8014e9c:	d002      	beq.n	8014ea4 <USB_GetDevSpeed+0x32>
 8014e9e:	68fb      	ldr	r3, [r7, #12]
 8014ea0:	2b06      	cmp	r3, #6
 8014ea2:	d102      	bne.n	8014eaa <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8014ea4:	2302      	movs	r3, #2
 8014ea6:	75fb      	strb	r3, [r7, #23]
 8014ea8:	e001      	b.n	8014eae <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8014eaa:	230f      	movs	r3, #15
 8014eac:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8014eae:	7dfb      	ldrb	r3, [r7, #23]
}
 8014eb0:	4618      	mov	r0, r3
 8014eb2:	371c      	adds	r7, #28
 8014eb4:	46bd      	mov	sp, r7
 8014eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014eba:	4770      	bx	lr

08014ebc <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8014ebc:	b480      	push	{r7}
 8014ebe:	b085      	sub	sp, #20
 8014ec0:	af00      	add	r7, sp, #0
 8014ec2:	6078      	str	r0, [r7, #4]
 8014ec4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014ec6:	687b      	ldr	r3, [r7, #4]
 8014ec8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8014eca:	683b      	ldr	r3, [r7, #0]
 8014ecc:	781b      	ldrb	r3, [r3, #0]
 8014ece:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8014ed0:	683b      	ldr	r3, [r7, #0]
 8014ed2:	785b      	ldrb	r3, [r3, #1]
 8014ed4:	2b01      	cmp	r3, #1
 8014ed6:	d139      	bne.n	8014f4c <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8014ed8:	68fb      	ldr	r3, [r7, #12]
 8014eda:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014ede:	69da      	ldr	r2, [r3, #28]
 8014ee0:	683b      	ldr	r3, [r7, #0]
 8014ee2:	781b      	ldrb	r3, [r3, #0]
 8014ee4:	f003 030f 	and.w	r3, r3, #15
 8014ee8:	2101      	movs	r1, #1
 8014eea:	fa01 f303 	lsl.w	r3, r1, r3
 8014eee:	b29b      	uxth	r3, r3
 8014ef0:	68f9      	ldr	r1, [r7, #12]
 8014ef2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8014ef6:	4313      	orrs	r3, r2
 8014ef8:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8014efa:	68bb      	ldr	r3, [r7, #8]
 8014efc:	015a      	lsls	r2, r3, #5
 8014efe:	68fb      	ldr	r3, [r7, #12]
 8014f00:	4413      	add	r3, r2
 8014f02:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014f06:	681b      	ldr	r3, [r3, #0]
 8014f08:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8014f0c:	2b00      	cmp	r3, #0
 8014f0e:	d153      	bne.n	8014fb8 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8014f10:	68bb      	ldr	r3, [r7, #8]
 8014f12:	015a      	lsls	r2, r3, #5
 8014f14:	68fb      	ldr	r3, [r7, #12]
 8014f16:	4413      	add	r3, r2
 8014f18:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014f1c:	681a      	ldr	r2, [r3, #0]
 8014f1e:	683b      	ldr	r3, [r7, #0]
 8014f20:	689b      	ldr	r3, [r3, #8]
 8014f22:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8014f26:	683b      	ldr	r3, [r7, #0]
 8014f28:	791b      	ldrb	r3, [r3, #4]
 8014f2a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8014f2c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8014f2e:	68bb      	ldr	r3, [r7, #8]
 8014f30:	059b      	lsls	r3, r3, #22
 8014f32:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8014f34:	431a      	orrs	r2, r3
 8014f36:	68bb      	ldr	r3, [r7, #8]
 8014f38:	0159      	lsls	r1, r3, #5
 8014f3a:	68fb      	ldr	r3, [r7, #12]
 8014f3c:	440b      	add	r3, r1
 8014f3e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014f42:	4619      	mov	r1, r3
 8014f44:	4b20      	ldr	r3, [pc, #128]	@ (8014fc8 <USB_ActivateEndpoint+0x10c>)
 8014f46:	4313      	orrs	r3, r2
 8014f48:	600b      	str	r3, [r1, #0]
 8014f4a:	e035      	b.n	8014fb8 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8014f4c:	68fb      	ldr	r3, [r7, #12]
 8014f4e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014f52:	69da      	ldr	r2, [r3, #28]
 8014f54:	683b      	ldr	r3, [r7, #0]
 8014f56:	781b      	ldrb	r3, [r3, #0]
 8014f58:	f003 030f 	and.w	r3, r3, #15
 8014f5c:	2101      	movs	r1, #1
 8014f5e:	fa01 f303 	lsl.w	r3, r1, r3
 8014f62:	041b      	lsls	r3, r3, #16
 8014f64:	68f9      	ldr	r1, [r7, #12]
 8014f66:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8014f6a:	4313      	orrs	r3, r2
 8014f6c:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8014f6e:	68bb      	ldr	r3, [r7, #8]
 8014f70:	015a      	lsls	r2, r3, #5
 8014f72:	68fb      	ldr	r3, [r7, #12]
 8014f74:	4413      	add	r3, r2
 8014f76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014f7a:	681b      	ldr	r3, [r3, #0]
 8014f7c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8014f80:	2b00      	cmp	r3, #0
 8014f82:	d119      	bne.n	8014fb8 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8014f84:	68bb      	ldr	r3, [r7, #8]
 8014f86:	015a      	lsls	r2, r3, #5
 8014f88:	68fb      	ldr	r3, [r7, #12]
 8014f8a:	4413      	add	r3, r2
 8014f8c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014f90:	681a      	ldr	r2, [r3, #0]
 8014f92:	683b      	ldr	r3, [r7, #0]
 8014f94:	689b      	ldr	r3, [r3, #8]
 8014f96:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8014f9a:	683b      	ldr	r3, [r7, #0]
 8014f9c:	791b      	ldrb	r3, [r3, #4]
 8014f9e:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8014fa0:	430b      	orrs	r3, r1
 8014fa2:	431a      	orrs	r2, r3
 8014fa4:	68bb      	ldr	r3, [r7, #8]
 8014fa6:	0159      	lsls	r1, r3, #5
 8014fa8:	68fb      	ldr	r3, [r7, #12]
 8014faa:	440b      	add	r3, r1
 8014fac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014fb0:	4619      	mov	r1, r3
 8014fb2:	4b05      	ldr	r3, [pc, #20]	@ (8014fc8 <USB_ActivateEndpoint+0x10c>)
 8014fb4:	4313      	orrs	r3, r2
 8014fb6:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8014fb8:	2300      	movs	r3, #0
}
 8014fba:	4618      	mov	r0, r3
 8014fbc:	3714      	adds	r7, #20
 8014fbe:	46bd      	mov	sp, r7
 8014fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014fc4:	4770      	bx	lr
 8014fc6:	bf00      	nop
 8014fc8:	10008000 	.word	0x10008000

08014fcc <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8014fcc:	b480      	push	{r7}
 8014fce:	b085      	sub	sp, #20
 8014fd0:	af00      	add	r7, sp, #0
 8014fd2:	6078      	str	r0, [r7, #4]
 8014fd4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014fd6:	687b      	ldr	r3, [r7, #4]
 8014fd8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8014fda:	683b      	ldr	r3, [r7, #0]
 8014fdc:	781b      	ldrb	r3, [r3, #0]
 8014fde:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8014fe0:	683b      	ldr	r3, [r7, #0]
 8014fe2:	785b      	ldrb	r3, [r3, #1]
 8014fe4:	2b01      	cmp	r3, #1
 8014fe6:	d161      	bne.n	80150ac <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8014fe8:	68bb      	ldr	r3, [r7, #8]
 8014fea:	015a      	lsls	r2, r3, #5
 8014fec:	68fb      	ldr	r3, [r7, #12]
 8014fee:	4413      	add	r3, r2
 8014ff0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014ff4:	681b      	ldr	r3, [r3, #0]
 8014ff6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8014ffa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8014ffe:	d11f      	bne.n	8015040 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8015000:	68bb      	ldr	r3, [r7, #8]
 8015002:	015a      	lsls	r2, r3, #5
 8015004:	68fb      	ldr	r3, [r7, #12]
 8015006:	4413      	add	r3, r2
 8015008:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801500c:	681b      	ldr	r3, [r3, #0]
 801500e:	68ba      	ldr	r2, [r7, #8]
 8015010:	0151      	lsls	r1, r2, #5
 8015012:	68fa      	ldr	r2, [r7, #12]
 8015014:	440a      	add	r2, r1
 8015016:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801501a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 801501e:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8015020:	68bb      	ldr	r3, [r7, #8]
 8015022:	015a      	lsls	r2, r3, #5
 8015024:	68fb      	ldr	r3, [r7, #12]
 8015026:	4413      	add	r3, r2
 8015028:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801502c:	681b      	ldr	r3, [r3, #0]
 801502e:	68ba      	ldr	r2, [r7, #8]
 8015030:	0151      	lsls	r1, r2, #5
 8015032:	68fa      	ldr	r2, [r7, #12]
 8015034:	440a      	add	r2, r1
 8015036:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801503a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801503e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8015040:	68fb      	ldr	r3, [r7, #12]
 8015042:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015046:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8015048:	683b      	ldr	r3, [r7, #0]
 801504a:	781b      	ldrb	r3, [r3, #0]
 801504c:	f003 030f 	and.w	r3, r3, #15
 8015050:	2101      	movs	r1, #1
 8015052:	fa01 f303 	lsl.w	r3, r1, r3
 8015056:	b29b      	uxth	r3, r3
 8015058:	43db      	mvns	r3, r3
 801505a:	68f9      	ldr	r1, [r7, #12]
 801505c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8015060:	4013      	ands	r3, r2
 8015062:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8015064:	68fb      	ldr	r3, [r7, #12]
 8015066:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801506a:	69da      	ldr	r2, [r3, #28]
 801506c:	683b      	ldr	r3, [r7, #0]
 801506e:	781b      	ldrb	r3, [r3, #0]
 8015070:	f003 030f 	and.w	r3, r3, #15
 8015074:	2101      	movs	r1, #1
 8015076:	fa01 f303 	lsl.w	r3, r1, r3
 801507a:	b29b      	uxth	r3, r3
 801507c:	43db      	mvns	r3, r3
 801507e:	68f9      	ldr	r1, [r7, #12]
 8015080:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8015084:	4013      	ands	r3, r2
 8015086:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8015088:	68bb      	ldr	r3, [r7, #8]
 801508a:	015a      	lsls	r2, r3, #5
 801508c:	68fb      	ldr	r3, [r7, #12]
 801508e:	4413      	add	r3, r2
 8015090:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015094:	681a      	ldr	r2, [r3, #0]
 8015096:	68bb      	ldr	r3, [r7, #8]
 8015098:	0159      	lsls	r1, r3, #5
 801509a:	68fb      	ldr	r3, [r7, #12]
 801509c:	440b      	add	r3, r1
 801509e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80150a2:	4619      	mov	r1, r3
 80150a4:	4b35      	ldr	r3, [pc, #212]	@ (801517c <USB_DeactivateEndpoint+0x1b0>)
 80150a6:	4013      	ands	r3, r2
 80150a8:	600b      	str	r3, [r1, #0]
 80150aa:	e060      	b.n	801516e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80150ac:	68bb      	ldr	r3, [r7, #8]
 80150ae:	015a      	lsls	r2, r3, #5
 80150b0:	68fb      	ldr	r3, [r7, #12]
 80150b2:	4413      	add	r3, r2
 80150b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80150b8:	681b      	ldr	r3, [r3, #0]
 80150ba:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80150be:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80150c2:	d11f      	bne.n	8015104 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80150c4:	68bb      	ldr	r3, [r7, #8]
 80150c6:	015a      	lsls	r2, r3, #5
 80150c8:	68fb      	ldr	r3, [r7, #12]
 80150ca:	4413      	add	r3, r2
 80150cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80150d0:	681b      	ldr	r3, [r3, #0]
 80150d2:	68ba      	ldr	r2, [r7, #8]
 80150d4:	0151      	lsls	r1, r2, #5
 80150d6:	68fa      	ldr	r2, [r7, #12]
 80150d8:	440a      	add	r2, r1
 80150da:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80150de:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80150e2:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80150e4:	68bb      	ldr	r3, [r7, #8]
 80150e6:	015a      	lsls	r2, r3, #5
 80150e8:	68fb      	ldr	r3, [r7, #12]
 80150ea:	4413      	add	r3, r2
 80150ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80150f0:	681b      	ldr	r3, [r3, #0]
 80150f2:	68ba      	ldr	r2, [r7, #8]
 80150f4:	0151      	lsls	r1, r2, #5
 80150f6:	68fa      	ldr	r2, [r7, #12]
 80150f8:	440a      	add	r2, r1
 80150fa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80150fe:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8015102:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8015104:	68fb      	ldr	r3, [r7, #12]
 8015106:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801510a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 801510c:	683b      	ldr	r3, [r7, #0]
 801510e:	781b      	ldrb	r3, [r3, #0]
 8015110:	f003 030f 	and.w	r3, r3, #15
 8015114:	2101      	movs	r1, #1
 8015116:	fa01 f303 	lsl.w	r3, r1, r3
 801511a:	041b      	lsls	r3, r3, #16
 801511c:	43db      	mvns	r3, r3
 801511e:	68f9      	ldr	r1, [r7, #12]
 8015120:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8015124:	4013      	ands	r3, r2
 8015126:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8015128:	68fb      	ldr	r3, [r7, #12]
 801512a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801512e:	69da      	ldr	r2, [r3, #28]
 8015130:	683b      	ldr	r3, [r7, #0]
 8015132:	781b      	ldrb	r3, [r3, #0]
 8015134:	f003 030f 	and.w	r3, r3, #15
 8015138:	2101      	movs	r1, #1
 801513a:	fa01 f303 	lsl.w	r3, r1, r3
 801513e:	041b      	lsls	r3, r3, #16
 8015140:	43db      	mvns	r3, r3
 8015142:	68f9      	ldr	r1, [r7, #12]
 8015144:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8015148:	4013      	ands	r3, r2
 801514a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 801514c:	68bb      	ldr	r3, [r7, #8]
 801514e:	015a      	lsls	r2, r3, #5
 8015150:	68fb      	ldr	r3, [r7, #12]
 8015152:	4413      	add	r3, r2
 8015154:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015158:	681a      	ldr	r2, [r3, #0]
 801515a:	68bb      	ldr	r3, [r7, #8]
 801515c:	0159      	lsls	r1, r3, #5
 801515e:	68fb      	ldr	r3, [r7, #12]
 8015160:	440b      	add	r3, r1
 8015162:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015166:	4619      	mov	r1, r3
 8015168:	4b05      	ldr	r3, [pc, #20]	@ (8015180 <USB_DeactivateEndpoint+0x1b4>)
 801516a:	4013      	ands	r3, r2
 801516c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 801516e:	2300      	movs	r3, #0
}
 8015170:	4618      	mov	r0, r3
 8015172:	3714      	adds	r7, #20
 8015174:	46bd      	mov	sp, r7
 8015176:	f85d 7b04 	ldr.w	r7, [sp], #4
 801517a:	4770      	bx	lr
 801517c:	ec337800 	.word	0xec337800
 8015180:	eff37800 	.word	0xeff37800

08015184 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8015184:	b580      	push	{r7, lr}
 8015186:	b08a      	sub	sp, #40	@ 0x28
 8015188:	af02      	add	r7, sp, #8
 801518a:	60f8      	str	r0, [r7, #12]
 801518c:	60b9      	str	r1, [r7, #8]
 801518e:	4613      	mov	r3, r2
 8015190:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015192:	68fb      	ldr	r3, [r7, #12]
 8015194:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8015196:	68bb      	ldr	r3, [r7, #8]
 8015198:	781b      	ldrb	r3, [r3, #0]
 801519a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 801519c:	68bb      	ldr	r3, [r7, #8]
 801519e:	785b      	ldrb	r3, [r3, #1]
 80151a0:	2b01      	cmp	r3, #1
 80151a2:	f040 8181 	bne.w	80154a8 <USB_EPStartXfer+0x324>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80151a6:	68bb      	ldr	r3, [r7, #8]
 80151a8:	691b      	ldr	r3, [r3, #16]
 80151aa:	2b00      	cmp	r3, #0
 80151ac:	d132      	bne.n	8015214 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80151ae:	69bb      	ldr	r3, [r7, #24]
 80151b0:	015a      	lsls	r2, r3, #5
 80151b2:	69fb      	ldr	r3, [r7, #28]
 80151b4:	4413      	add	r3, r2
 80151b6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80151ba:	691a      	ldr	r2, [r3, #16]
 80151bc:	69bb      	ldr	r3, [r7, #24]
 80151be:	0159      	lsls	r1, r3, #5
 80151c0:	69fb      	ldr	r3, [r7, #28]
 80151c2:	440b      	add	r3, r1
 80151c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80151c8:	4619      	mov	r1, r3
 80151ca:	4ba5      	ldr	r3, [pc, #660]	@ (8015460 <USB_EPStartXfer+0x2dc>)
 80151cc:	4013      	ands	r3, r2
 80151ce:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80151d0:	69bb      	ldr	r3, [r7, #24]
 80151d2:	015a      	lsls	r2, r3, #5
 80151d4:	69fb      	ldr	r3, [r7, #28]
 80151d6:	4413      	add	r3, r2
 80151d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80151dc:	691b      	ldr	r3, [r3, #16]
 80151de:	69ba      	ldr	r2, [r7, #24]
 80151e0:	0151      	lsls	r1, r2, #5
 80151e2:	69fa      	ldr	r2, [r7, #28]
 80151e4:	440a      	add	r2, r1
 80151e6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80151ea:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80151ee:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80151f0:	69bb      	ldr	r3, [r7, #24]
 80151f2:	015a      	lsls	r2, r3, #5
 80151f4:	69fb      	ldr	r3, [r7, #28]
 80151f6:	4413      	add	r3, r2
 80151f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80151fc:	691a      	ldr	r2, [r3, #16]
 80151fe:	69bb      	ldr	r3, [r7, #24]
 8015200:	0159      	lsls	r1, r3, #5
 8015202:	69fb      	ldr	r3, [r7, #28]
 8015204:	440b      	add	r3, r1
 8015206:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801520a:	4619      	mov	r1, r3
 801520c:	4b95      	ldr	r3, [pc, #596]	@ (8015464 <USB_EPStartXfer+0x2e0>)
 801520e:	4013      	ands	r3, r2
 8015210:	610b      	str	r3, [r1, #16]
 8015212:	e092      	b.n	801533a <USB_EPStartXfer+0x1b6>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8015214:	69bb      	ldr	r3, [r7, #24]
 8015216:	015a      	lsls	r2, r3, #5
 8015218:	69fb      	ldr	r3, [r7, #28]
 801521a:	4413      	add	r3, r2
 801521c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015220:	691a      	ldr	r2, [r3, #16]
 8015222:	69bb      	ldr	r3, [r7, #24]
 8015224:	0159      	lsls	r1, r3, #5
 8015226:	69fb      	ldr	r3, [r7, #28]
 8015228:	440b      	add	r3, r1
 801522a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801522e:	4619      	mov	r1, r3
 8015230:	4b8c      	ldr	r3, [pc, #560]	@ (8015464 <USB_EPStartXfer+0x2e0>)
 8015232:	4013      	ands	r3, r2
 8015234:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8015236:	69bb      	ldr	r3, [r7, #24]
 8015238:	015a      	lsls	r2, r3, #5
 801523a:	69fb      	ldr	r3, [r7, #28]
 801523c:	4413      	add	r3, r2
 801523e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015242:	691a      	ldr	r2, [r3, #16]
 8015244:	69bb      	ldr	r3, [r7, #24]
 8015246:	0159      	lsls	r1, r3, #5
 8015248:	69fb      	ldr	r3, [r7, #28]
 801524a:	440b      	add	r3, r1
 801524c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015250:	4619      	mov	r1, r3
 8015252:	4b83      	ldr	r3, [pc, #524]	@ (8015460 <USB_EPStartXfer+0x2dc>)
 8015254:	4013      	ands	r3, r2
 8015256:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 8015258:	69bb      	ldr	r3, [r7, #24]
 801525a:	2b00      	cmp	r3, #0
 801525c:	d11a      	bne.n	8015294 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 801525e:	68bb      	ldr	r3, [r7, #8]
 8015260:	691a      	ldr	r2, [r3, #16]
 8015262:	68bb      	ldr	r3, [r7, #8]
 8015264:	689b      	ldr	r3, [r3, #8]
 8015266:	429a      	cmp	r2, r3
 8015268:	d903      	bls.n	8015272 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 801526a:	68bb      	ldr	r3, [r7, #8]
 801526c:	689a      	ldr	r2, [r3, #8]
 801526e:	68bb      	ldr	r3, [r7, #8]
 8015270:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8015272:	69bb      	ldr	r3, [r7, #24]
 8015274:	015a      	lsls	r2, r3, #5
 8015276:	69fb      	ldr	r3, [r7, #28]
 8015278:	4413      	add	r3, r2
 801527a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801527e:	691b      	ldr	r3, [r3, #16]
 8015280:	69ba      	ldr	r2, [r7, #24]
 8015282:	0151      	lsls	r1, r2, #5
 8015284:	69fa      	ldr	r2, [r7, #28]
 8015286:	440a      	add	r2, r1
 8015288:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801528c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8015290:	6113      	str	r3, [r2, #16]
 8015292:	e01b      	b.n	80152cc <USB_EPStartXfer+0x148>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8015294:	69bb      	ldr	r3, [r7, #24]
 8015296:	015a      	lsls	r2, r3, #5
 8015298:	69fb      	ldr	r3, [r7, #28]
 801529a:	4413      	add	r3, r2
 801529c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80152a0:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 80152a2:	68bb      	ldr	r3, [r7, #8]
 80152a4:	6919      	ldr	r1, [r3, #16]
 80152a6:	68bb      	ldr	r3, [r7, #8]
 80152a8:	689b      	ldr	r3, [r3, #8]
 80152aa:	440b      	add	r3, r1
 80152ac:	1e59      	subs	r1, r3, #1
 80152ae:	68bb      	ldr	r3, [r7, #8]
 80152b0:	689b      	ldr	r3, [r3, #8]
 80152b2:	fbb1 f3f3 	udiv	r3, r1, r3
 80152b6:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80152b8:	4b6b      	ldr	r3, [pc, #428]	@ (8015468 <USB_EPStartXfer+0x2e4>)
 80152ba:	400b      	ands	r3, r1
 80152bc:	69b9      	ldr	r1, [r7, #24]
 80152be:	0148      	lsls	r0, r1, #5
 80152c0:	69f9      	ldr	r1, [r7, #28]
 80152c2:	4401      	add	r1, r0
 80152c4:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80152c8:	4313      	orrs	r3, r2
 80152ca:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80152cc:	69bb      	ldr	r3, [r7, #24]
 80152ce:	015a      	lsls	r2, r3, #5
 80152d0:	69fb      	ldr	r3, [r7, #28]
 80152d2:	4413      	add	r3, r2
 80152d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80152d8:	691a      	ldr	r2, [r3, #16]
 80152da:	68bb      	ldr	r3, [r7, #8]
 80152dc:	691b      	ldr	r3, [r3, #16]
 80152de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80152e2:	69b9      	ldr	r1, [r7, #24]
 80152e4:	0148      	lsls	r0, r1, #5
 80152e6:	69f9      	ldr	r1, [r7, #28]
 80152e8:	4401      	add	r1, r0
 80152ea:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80152ee:	4313      	orrs	r3, r2
 80152f0:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 80152f2:	68bb      	ldr	r3, [r7, #8]
 80152f4:	791b      	ldrb	r3, [r3, #4]
 80152f6:	2b01      	cmp	r3, #1
 80152f8:	d11f      	bne.n	801533a <USB_EPStartXfer+0x1b6>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80152fa:	69bb      	ldr	r3, [r7, #24]
 80152fc:	015a      	lsls	r2, r3, #5
 80152fe:	69fb      	ldr	r3, [r7, #28]
 8015300:	4413      	add	r3, r2
 8015302:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015306:	691b      	ldr	r3, [r3, #16]
 8015308:	69ba      	ldr	r2, [r7, #24]
 801530a:	0151      	lsls	r1, r2, #5
 801530c:	69fa      	ldr	r2, [r7, #28]
 801530e:	440a      	add	r2, r1
 8015310:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8015314:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8015318:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 801531a:	69bb      	ldr	r3, [r7, #24]
 801531c:	015a      	lsls	r2, r3, #5
 801531e:	69fb      	ldr	r3, [r7, #28]
 8015320:	4413      	add	r3, r2
 8015322:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015326:	691b      	ldr	r3, [r3, #16]
 8015328:	69ba      	ldr	r2, [r7, #24]
 801532a:	0151      	lsls	r1, r2, #5
 801532c:	69fa      	ldr	r2, [r7, #28]
 801532e:	440a      	add	r2, r1
 8015330:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8015334:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8015338:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 801533a:	79fb      	ldrb	r3, [r7, #7]
 801533c:	2b01      	cmp	r3, #1
 801533e:	d14b      	bne.n	80153d8 <USB_EPStartXfer+0x254>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8015340:	68bb      	ldr	r3, [r7, #8]
 8015342:	69db      	ldr	r3, [r3, #28]
 8015344:	2b00      	cmp	r3, #0
 8015346:	d009      	beq.n	801535c <USB_EPStartXfer+0x1d8>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8015348:	69bb      	ldr	r3, [r7, #24]
 801534a:	015a      	lsls	r2, r3, #5
 801534c:	69fb      	ldr	r3, [r7, #28]
 801534e:	4413      	add	r3, r2
 8015350:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015354:	461a      	mov	r2, r3
 8015356:	68bb      	ldr	r3, [r7, #8]
 8015358:	69db      	ldr	r3, [r3, #28]
 801535a:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 801535c:	68bb      	ldr	r3, [r7, #8]
 801535e:	791b      	ldrb	r3, [r3, #4]
 8015360:	2b01      	cmp	r3, #1
 8015362:	d128      	bne.n	80153b6 <USB_EPStartXfer+0x232>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8015364:	69fb      	ldr	r3, [r7, #28]
 8015366:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801536a:	689b      	ldr	r3, [r3, #8]
 801536c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8015370:	2b00      	cmp	r3, #0
 8015372:	d110      	bne.n	8015396 <USB_EPStartXfer+0x212>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8015374:	69bb      	ldr	r3, [r7, #24]
 8015376:	015a      	lsls	r2, r3, #5
 8015378:	69fb      	ldr	r3, [r7, #28]
 801537a:	4413      	add	r3, r2
 801537c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015380:	681b      	ldr	r3, [r3, #0]
 8015382:	69ba      	ldr	r2, [r7, #24]
 8015384:	0151      	lsls	r1, r2, #5
 8015386:	69fa      	ldr	r2, [r7, #28]
 8015388:	440a      	add	r2, r1
 801538a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801538e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8015392:	6013      	str	r3, [r2, #0]
 8015394:	e00f      	b.n	80153b6 <USB_EPStartXfer+0x232>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8015396:	69bb      	ldr	r3, [r7, #24]
 8015398:	015a      	lsls	r2, r3, #5
 801539a:	69fb      	ldr	r3, [r7, #28]
 801539c:	4413      	add	r3, r2
 801539e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80153a2:	681b      	ldr	r3, [r3, #0]
 80153a4:	69ba      	ldr	r2, [r7, #24]
 80153a6:	0151      	lsls	r1, r2, #5
 80153a8:	69fa      	ldr	r2, [r7, #28]
 80153aa:	440a      	add	r2, r1
 80153ac:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80153b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80153b4:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80153b6:	69bb      	ldr	r3, [r7, #24]
 80153b8:	015a      	lsls	r2, r3, #5
 80153ba:	69fb      	ldr	r3, [r7, #28]
 80153bc:	4413      	add	r3, r2
 80153be:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80153c2:	681b      	ldr	r3, [r3, #0]
 80153c4:	69ba      	ldr	r2, [r7, #24]
 80153c6:	0151      	lsls	r1, r2, #5
 80153c8:	69fa      	ldr	r2, [r7, #28]
 80153ca:	440a      	add	r2, r1
 80153cc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80153d0:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80153d4:	6013      	str	r3, [r2, #0]
 80153d6:	e16a      	b.n	80156ae <USB_EPStartXfer+0x52a>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80153d8:	69bb      	ldr	r3, [r7, #24]
 80153da:	015a      	lsls	r2, r3, #5
 80153dc:	69fb      	ldr	r3, [r7, #28]
 80153de:	4413      	add	r3, r2
 80153e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80153e4:	681b      	ldr	r3, [r3, #0]
 80153e6:	69ba      	ldr	r2, [r7, #24]
 80153e8:	0151      	lsls	r1, r2, #5
 80153ea:	69fa      	ldr	r2, [r7, #28]
 80153ec:	440a      	add	r2, r1
 80153ee:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80153f2:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80153f6:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80153f8:	68bb      	ldr	r3, [r7, #8]
 80153fa:	791b      	ldrb	r3, [r3, #4]
 80153fc:	2b01      	cmp	r3, #1
 80153fe:	d015      	beq.n	801542c <USB_EPStartXfer+0x2a8>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8015400:	68bb      	ldr	r3, [r7, #8]
 8015402:	691b      	ldr	r3, [r3, #16]
 8015404:	2b00      	cmp	r3, #0
 8015406:	f000 8152 	beq.w	80156ae <USB_EPStartXfer+0x52a>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 801540a:	69fb      	ldr	r3, [r7, #28]
 801540c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015410:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8015412:	68bb      	ldr	r3, [r7, #8]
 8015414:	781b      	ldrb	r3, [r3, #0]
 8015416:	f003 030f 	and.w	r3, r3, #15
 801541a:	2101      	movs	r1, #1
 801541c:	fa01 f303 	lsl.w	r3, r1, r3
 8015420:	69f9      	ldr	r1, [r7, #28]
 8015422:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8015426:	4313      	orrs	r3, r2
 8015428:	634b      	str	r3, [r1, #52]	@ 0x34
 801542a:	e140      	b.n	80156ae <USB_EPStartXfer+0x52a>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 801542c:	69fb      	ldr	r3, [r7, #28]
 801542e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015432:	689b      	ldr	r3, [r3, #8]
 8015434:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8015438:	2b00      	cmp	r3, #0
 801543a:	d117      	bne.n	801546c <USB_EPStartXfer+0x2e8>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 801543c:	69bb      	ldr	r3, [r7, #24]
 801543e:	015a      	lsls	r2, r3, #5
 8015440:	69fb      	ldr	r3, [r7, #28]
 8015442:	4413      	add	r3, r2
 8015444:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015448:	681b      	ldr	r3, [r3, #0]
 801544a:	69ba      	ldr	r2, [r7, #24]
 801544c:	0151      	lsls	r1, r2, #5
 801544e:	69fa      	ldr	r2, [r7, #28]
 8015450:	440a      	add	r2, r1
 8015452:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8015456:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 801545a:	6013      	str	r3, [r2, #0]
 801545c:	e016      	b.n	801548c <USB_EPStartXfer+0x308>
 801545e:	bf00      	nop
 8015460:	e007ffff 	.word	0xe007ffff
 8015464:	fff80000 	.word	0xfff80000
 8015468:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 801546c:	69bb      	ldr	r3, [r7, #24]
 801546e:	015a      	lsls	r2, r3, #5
 8015470:	69fb      	ldr	r3, [r7, #28]
 8015472:	4413      	add	r3, r2
 8015474:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015478:	681b      	ldr	r3, [r3, #0]
 801547a:	69ba      	ldr	r2, [r7, #24]
 801547c:	0151      	lsls	r1, r2, #5
 801547e:	69fa      	ldr	r2, [r7, #28]
 8015480:	440a      	add	r2, r1
 8015482:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8015486:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801548a:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 801548c:	68bb      	ldr	r3, [r7, #8]
 801548e:	68d9      	ldr	r1, [r3, #12]
 8015490:	68bb      	ldr	r3, [r7, #8]
 8015492:	781a      	ldrb	r2, [r3, #0]
 8015494:	68bb      	ldr	r3, [r7, #8]
 8015496:	691b      	ldr	r3, [r3, #16]
 8015498:	b298      	uxth	r0, r3
 801549a:	79fb      	ldrb	r3, [r7, #7]
 801549c:	9300      	str	r3, [sp, #0]
 801549e:	4603      	mov	r3, r0
 80154a0:	68f8      	ldr	r0, [r7, #12]
 80154a2:	f000 f9b9 	bl	8015818 <USB_WritePacket>
 80154a6:	e102      	b.n	80156ae <USB_EPStartXfer+0x52a>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80154a8:	69bb      	ldr	r3, [r7, #24]
 80154aa:	015a      	lsls	r2, r3, #5
 80154ac:	69fb      	ldr	r3, [r7, #28]
 80154ae:	4413      	add	r3, r2
 80154b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80154b4:	691a      	ldr	r2, [r3, #16]
 80154b6:	69bb      	ldr	r3, [r7, #24]
 80154b8:	0159      	lsls	r1, r3, #5
 80154ba:	69fb      	ldr	r3, [r7, #28]
 80154bc:	440b      	add	r3, r1
 80154be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80154c2:	4619      	mov	r1, r3
 80154c4:	4b7c      	ldr	r3, [pc, #496]	@ (80156b8 <USB_EPStartXfer+0x534>)
 80154c6:	4013      	ands	r3, r2
 80154c8:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80154ca:	69bb      	ldr	r3, [r7, #24]
 80154cc:	015a      	lsls	r2, r3, #5
 80154ce:	69fb      	ldr	r3, [r7, #28]
 80154d0:	4413      	add	r3, r2
 80154d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80154d6:	691a      	ldr	r2, [r3, #16]
 80154d8:	69bb      	ldr	r3, [r7, #24]
 80154da:	0159      	lsls	r1, r3, #5
 80154dc:	69fb      	ldr	r3, [r7, #28]
 80154de:	440b      	add	r3, r1
 80154e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80154e4:	4619      	mov	r1, r3
 80154e6:	4b75      	ldr	r3, [pc, #468]	@ (80156bc <USB_EPStartXfer+0x538>)
 80154e8:	4013      	ands	r3, r2
 80154ea:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 80154ec:	69bb      	ldr	r3, [r7, #24]
 80154ee:	2b00      	cmp	r3, #0
 80154f0:	d12f      	bne.n	8015552 <USB_EPStartXfer+0x3ce>
    {
      if (ep->xfer_len > 0U)
 80154f2:	68bb      	ldr	r3, [r7, #8]
 80154f4:	691b      	ldr	r3, [r3, #16]
 80154f6:	2b00      	cmp	r3, #0
 80154f8:	d003      	beq.n	8015502 <USB_EPStartXfer+0x37e>
      {
        ep->xfer_len = ep->maxpacket;
 80154fa:	68bb      	ldr	r3, [r7, #8]
 80154fc:	689a      	ldr	r2, [r3, #8]
 80154fe:	68bb      	ldr	r3, [r7, #8]
 8015500:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8015502:	68bb      	ldr	r3, [r7, #8]
 8015504:	689a      	ldr	r2, [r3, #8]
 8015506:	68bb      	ldr	r3, [r7, #8]
 8015508:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 801550a:	69bb      	ldr	r3, [r7, #24]
 801550c:	015a      	lsls	r2, r3, #5
 801550e:	69fb      	ldr	r3, [r7, #28]
 8015510:	4413      	add	r3, r2
 8015512:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015516:	691a      	ldr	r2, [r3, #16]
 8015518:	68bb      	ldr	r3, [r7, #8]
 801551a:	6a1b      	ldr	r3, [r3, #32]
 801551c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8015520:	69b9      	ldr	r1, [r7, #24]
 8015522:	0148      	lsls	r0, r1, #5
 8015524:	69f9      	ldr	r1, [r7, #28]
 8015526:	4401      	add	r1, r0
 8015528:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 801552c:	4313      	orrs	r3, r2
 801552e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8015530:	69bb      	ldr	r3, [r7, #24]
 8015532:	015a      	lsls	r2, r3, #5
 8015534:	69fb      	ldr	r3, [r7, #28]
 8015536:	4413      	add	r3, r2
 8015538:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801553c:	691b      	ldr	r3, [r3, #16]
 801553e:	69ba      	ldr	r2, [r7, #24]
 8015540:	0151      	lsls	r1, r2, #5
 8015542:	69fa      	ldr	r2, [r7, #28]
 8015544:	440a      	add	r2, r1
 8015546:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801554a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 801554e:	6113      	str	r3, [r2, #16]
 8015550:	e05f      	b.n	8015612 <USB_EPStartXfer+0x48e>
    }
    else
    {
      if (ep->xfer_len == 0U)
 8015552:	68bb      	ldr	r3, [r7, #8]
 8015554:	691b      	ldr	r3, [r3, #16]
 8015556:	2b00      	cmp	r3, #0
 8015558:	d123      	bne.n	80155a2 <USB_EPStartXfer+0x41e>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 801555a:	69bb      	ldr	r3, [r7, #24]
 801555c:	015a      	lsls	r2, r3, #5
 801555e:	69fb      	ldr	r3, [r7, #28]
 8015560:	4413      	add	r3, r2
 8015562:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015566:	691a      	ldr	r2, [r3, #16]
 8015568:	68bb      	ldr	r3, [r7, #8]
 801556a:	689b      	ldr	r3, [r3, #8]
 801556c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8015570:	69b9      	ldr	r1, [r7, #24]
 8015572:	0148      	lsls	r0, r1, #5
 8015574:	69f9      	ldr	r1, [r7, #28]
 8015576:	4401      	add	r1, r0
 8015578:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 801557c:	4313      	orrs	r3, r2
 801557e:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8015580:	69bb      	ldr	r3, [r7, #24]
 8015582:	015a      	lsls	r2, r3, #5
 8015584:	69fb      	ldr	r3, [r7, #28]
 8015586:	4413      	add	r3, r2
 8015588:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801558c:	691b      	ldr	r3, [r3, #16]
 801558e:	69ba      	ldr	r2, [r7, #24]
 8015590:	0151      	lsls	r1, r2, #5
 8015592:	69fa      	ldr	r2, [r7, #28]
 8015594:	440a      	add	r2, r1
 8015596:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801559a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 801559e:	6113      	str	r3, [r2, #16]
 80155a0:	e037      	b.n	8015612 <USB_EPStartXfer+0x48e>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80155a2:	68bb      	ldr	r3, [r7, #8]
 80155a4:	691a      	ldr	r2, [r3, #16]
 80155a6:	68bb      	ldr	r3, [r7, #8]
 80155a8:	689b      	ldr	r3, [r3, #8]
 80155aa:	4413      	add	r3, r2
 80155ac:	1e5a      	subs	r2, r3, #1
 80155ae:	68bb      	ldr	r3, [r7, #8]
 80155b0:	689b      	ldr	r3, [r3, #8]
 80155b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80155b6:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 80155b8:	68bb      	ldr	r3, [r7, #8]
 80155ba:	689b      	ldr	r3, [r3, #8]
 80155bc:	8afa      	ldrh	r2, [r7, #22]
 80155be:	fb03 f202 	mul.w	r2, r3, r2
 80155c2:	68bb      	ldr	r3, [r7, #8]
 80155c4:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80155c6:	69bb      	ldr	r3, [r7, #24]
 80155c8:	015a      	lsls	r2, r3, #5
 80155ca:	69fb      	ldr	r3, [r7, #28]
 80155cc:	4413      	add	r3, r2
 80155ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80155d2:	691a      	ldr	r2, [r3, #16]
 80155d4:	8afb      	ldrh	r3, [r7, #22]
 80155d6:	04d9      	lsls	r1, r3, #19
 80155d8:	4b39      	ldr	r3, [pc, #228]	@ (80156c0 <USB_EPStartXfer+0x53c>)
 80155da:	400b      	ands	r3, r1
 80155dc:	69b9      	ldr	r1, [r7, #24]
 80155de:	0148      	lsls	r0, r1, #5
 80155e0:	69f9      	ldr	r1, [r7, #28]
 80155e2:	4401      	add	r1, r0
 80155e4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80155e8:	4313      	orrs	r3, r2
 80155ea:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 80155ec:	69bb      	ldr	r3, [r7, #24]
 80155ee:	015a      	lsls	r2, r3, #5
 80155f0:	69fb      	ldr	r3, [r7, #28]
 80155f2:	4413      	add	r3, r2
 80155f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80155f8:	691a      	ldr	r2, [r3, #16]
 80155fa:	68bb      	ldr	r3, [r7, #8]
 80155fc:	6a1b      	ldr	r3, [r3, #32]
 80155fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8015602:	69b9      	ldr	r1, [r7, #24]
 8015604:	0148      	lsls	r0, r1, #5
 8015606:	69f9      	ldr	r1, [r7, #28]
 8015608:	4401      	add	r1, r0
 801560a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 801560e:	4313      	orrs	r3, r2
 8015610:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8015612:	79fb      	ldrb	r3, [r7, #7]
 8015614:	2b01      	cmp	r3, #1
 8015616:	d10d      	bne.n	8015634 <USB_EPStartXfer+0x4b0>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8015618:	68bb      	ldr	r3, [r7, #8]
 801561a:	68db      	ldr	r3, [r3, #12]
 801561c:	2b00      	cmp	r3, #0
 801561e:	d009      	beq.n	8015634 <USB_EPStartXfer+0x4b0>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8015620:	68bb      	ldr	r3, [r7, #8]
 8015622:	68d9      	ldr	r1, [r3, #12]
 8015624:	69bb      	ldr	r3, [r7, #24]
 8015626:	015a      	lsls	r2, r3, #5
 8015628:	69fb      	ldr	r3, [r7, #28]
 801562a:	4413      	add	r3, r2
 801562c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015630:	460a      	mov	r2, r1
 8015632:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8015634:	68bb      	ldr	r3, [r7, #8]
 8015636:	791b      	ldrb	r3, [r3, #4]
 8015638:	2b01      	cmp	r3, #1
 801563a:	d128      	bne.n	801568e <USB_EPStartXfer+0x50a>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 801563c:	69fb      	ldr	r3, [r7, #28]
 801563e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015642:	689b      	ldr	r3, [r3, #8]
 8015644:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8015648:	2b00      	cmp	r3, #0
 801564a:	d110      	bne.n	801566e <USB_EPStartXfer+0x4ea>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 801564c:	69bb      	ldr	r3, [r7, #24]
 801564e:	015a      	lsls	r2, r3, #5
 8015650:	69fb      	ldr	r3, [r7, #28]
 8015652:	4413      	add	r3, r2
 8015654:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015658:	681b      	ldr	r3, [r3, #0]
 801565a:	69ba      	ldr	r2, [r7, #24]
 801565c:	0151      	lsls	r1, r2, #5
 801565e:	69fa      	ldr	r2, [r7, #28]
 8015660:	440a      	add	r2, r1
 8015662:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015666:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 801566a:	6013      	str	r3, [r2, #0]
 801566c:	e00f      	b.n	801568e <USB_EPStartXfer+0x50a>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 801566e:	69bb      	ldr	r3, [r7, #24]
 8015670:	015a      	lsls	r2, r3, #5
 8015672:	69fb      	ldr	r3, [r7, #28]
 8015674:	4413      	add	r3, r2
 8015676:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801567a:	681b      	ldr	r3, [r3, #0]
 801567c:	69ba      	ldr	r2, [r7, #24]
 801567e:	0151      	lsls	r1, r2, #5
 8015680:	69fa      	ldr	r2, [r7, #28]
 8015682:	440a      	add	r2, r1
 8015684:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015688:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801568c:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 801568e:	69bb      	ldr	r3, [r7, #24]
 8015690:	015a      	lsls	r2, r3, #5
 8015692:	69fb      	ldr	r3, [r7, #28]
 8015694:	4413      	add	r3, r2
 8015696:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801569a:	681b      	ldr	r3, [r3, #0]
 801569c:	69ba      	ldr	r2, [r7, #24]
 801569e:	0151      	lsls	r1, r2, #5
 80156a0:	69fa      	ldr	r2, [r7, #28]
 80156a2:	440a      	add	r2, r1
 80156a4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80156a8:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80156ac:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80156ae:	2300      	movs	r3, #0
}
 80156b0:	4618      	mov	r0, r3
 80156b2:	3720      	adds	r7, #32
 80156b4:	46bd      	mov	sp, r7
 80156b6:	bd80      	pop	{r7, pc}
 80156b8:	fff80000 	.word	0xfff80000
 80156bc:	e007ffff 	.word	0xe007ffff
 80156c0:	1ff80000 	.word	0x1ff80000

080156c4 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80156c4:	b480      	push	{r7}
 80156c6:	b087      	sub	sp, #28
 80156c8:	af00      	add	r7, sp, #0
 80156ca:	6078      	str	r0, [r7, #4]
 80156cc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80156ce:	2300      	movs	r3, #0
 80156d0:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80156d2:	2300      	movs	r3, #0
 80156d4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80156d6:	687b      	ldr	r3, [r7, #4]
 80156d8:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80156da:	683b      	ldr	r3, [r7, #0]
 80156dc:	785b      	ldrb	r3, [r3, #1]
 80156de:	2b01      	cmp	r3, #1
 80156e0:	d14a      	bne.n	8015778 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80156e2:	683b      	ldr	r3, [r7, #0]
 80156e4:	781b      	ldrb	r3, [r3, #0]
 80156e6:	015a      	lsls	r2, r3, #5
 80156e8:	693b      	ldr	r3, [r7, #16]
 80156ea:	4413      	add	r3, r2
 80156ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80156f0:	681b      	ldr	r3, [r3, #0]
 80156f2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80156f6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80156fa:	f040 8086 	bne.w	801580a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80156fe:	683b      	ldr	r3, [r7, #0]
 8015700:	781b      	ldrb	r3, [r3, #0]
 8015702:	015a      	lsls	r2, r3, #5
 8015704:	693b      	ldr	r3, [r7, #16]
 8015706:	4413      	add	r3, r2
 8015708:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801570c:	681b      	ldr	r3, [r3, #0]
 801570e:	683a      	ldr	r2, [r7, #0]
 8015710:	7812      	ldrb	r2, [r2, #0]
 8015712:	0151      	lsls	r1, r2, #5
 8015714:	693a      	ldr	r2, [r7, #16]
 8015716:	440a      	add	r2, r1
 8015718:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801571c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8015720:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8015722:	683b      	ldr	r3, [r7, #0]
 8015724:	781b      	ldrb	r3, [r3, #0]
 8015726:	015a      	lsls	r2, r3, #5
 8015728:	693b      	ldr	r3, [r7, #16]
 801572a:	4413      	add	r3, r2
 801572c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015730:	681b      	ldr	r3, [r3, #0]
 8015732:	683a      	ldr	r2, [r7, #0]
 8015734:	7812      	ldrb	r2, [r2, #0]
 8015736:	0151      	lsls	r1, r2, #5
 8015738:	693a      	ldr	r2, [r7, #16]
 801573a:	440a      	add	r2, r1
 801573c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8015740:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8015744:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8015746:	68fb      	ldr	r3, [r7, #12]
 8015748:	3301      	adds	r3, #1
 801574a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 801574c:	68fb      	ldr	r3, [r7, #12]
 801574e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8015752:	4293      	cmp	r3, r2
 8015754:	d902      	bls.n	801575c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8015756:	2301      	movs	r3, #1
 8015758:	75fb      	strb	r3, [r7, #23]
          break;
 801575a:	e056      	b.n	801580a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 801575c:	683b      	ldr	r3, [r7, #0]
 801575e:	781b      	ldrb	r3, [r3, #0]
 8015760:	015a      	lsls	r2, r3, #5
 8015762:	693b      	ldr	r3, [r7, #16]
 8015764:	4413      	add	r3, r2
 8015766:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801576a:	681b      	ldr	r3, [r3, #0]
 801576c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8015770:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8015774:	d0e7      	beq.n	8015746 <USB_EPStopXfer+0x82>
 8015776:	e048      	b.n	801580a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8015778:	683b      	ldr	r3, [r7, #0]
 801577a:	781b      	ldrb	r3, [r3, #0]
 801577c:	015a      	lsls	r2, r3, #5
 801577e:	693b      	ldr	r3, [r7, #16]
 8015780:	4413      	add	r3, r2
 8015782:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015786:	681b      	ldr	r3, [r3, #0]
 8015788:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801578c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8015790:	d13b      	bne.n	801580a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8015792:	683b      	ldr	r3, [r7, #0]
 8015794:	781b      	ldrb	r3, [r3, #0]
 8015796:	015a      	lsls	r2, r3, #5
 8015798:	693b      	ldr	r3, [r7, #16]
 801579a:	4413      	add	r3, r2
 801579c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80157a0:	681b      	ldr	r3, [r3, #0]
 80157a2:	683a      	ldr	r2, [r7, #0]
 80157a4:	7812      	ldrb	r2, [r2, #0]
 80157a6:	0151      	lsls	r1, r2, #5
 80157a8:	693a      	ldr	r2, [r7, #16]
 80157aa:	440a      	add	r2, r1
 80157ac:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80157b0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80157b4:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80157b6:	683b      	ldr	r3, [r7, #0]
 80157b8:	781b      	ldrb	r3, [r3, #0]
 80157ba:	015a      	lsls	r2, r3, #5
 80157bc:	693b      	ldr	r3, [r7, #16]
 80157be:	4413      	add	r3, r2
 80157c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80157c4:	681b      	ldr	r3, [r3, #0]
 80157c6:	683a      	ldr	r2, [r7, #0]
 80157c8:	7812      	ldrb	r2, [r2, #0]
 80157ca:	0151      	lsls	r1, r2, #5
 80157cc:	693a      	ldr	r2, [r7, #16]
 80157ce:	440a      	add	r2, r1
 80157d0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80157d4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80157d8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80157da:	68fb      	ldr	r3, [r7, #12]
 80157dc:	3301      	adds	r3, #1
 80157de:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80157e0:	68fb      	ldr	r3, [r7, #12]
 80157e2:	f242 7210 	movw	r2, #10000	@ 0x2710
 80157e6:	4293      	cmp	r3, r2
 80157e8:	d902      	bls.n	80157f0 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80157ea:	2301      	movs	r3, #1
 80157ec:	75fb      	strb	r3, [r7, #23]
          break;
 80157ee:	e00c      	b.n	801580a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80157f0:	683b      	ldr	r3, [r7, #0]
 80157f2:	781b      	ldrb	r3, [r3, #0]
 80157f4:	015a      	lsls	r2, r3, #5
 80157f6:	693b      	ldr	r3, [r7, #16]
 80157f8:	4413      	add	r3, r2
 80157fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80157fe:	681b      	ldr	r3, [r3, #0]
 8015800:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8015804:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8015808:	d0e7      	beq.n	80157da <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 801580a:	7dfb      	ldrb	r3, [r7, #23]
}
 801580c:	4618      	mov	r0, r3
 801580e:	371c      	adds	r7, #28
 8015810:	46bd      	mov	sp, r7
 8015812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015816:	4770      	bx	lr

08015818 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8015818:	b480      	push	{r7}
 801581a:	b089      	sub	sp, #36	@ 0x24
 801581c:	af00      	add	r7, sp, #0
 801581e:	60f8      	str	r0, [r7, #12]
 8015820:	60b9      	str	r1, [r7, #8]
 8015822:	4611      	mov	r1, r2
 8015824:	461a      	mov	r2, r3
 8015826:	460b      	mov	r3, r1
 8015828:	71fb      	strb	r3, [r7, #7]
 801582a:	4613      	mov	r3, r2
 801582c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801582e:	68fb      	ldr	r3, [r7, #12]
 8015830:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8015832:	68bb      	ldr	r3, [r7, #8]
 8015834:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8015836:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801583a:	2b00      	cmp	r3, #0
 801583c:	d123      	bne.n	8015886 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 801583e:	88bb      	ldrh	r3, [r7, #4]
 8015840:	3303      	adds	r3, #3
 8015842:	089b      	lsrs	r3, r3, #2
 8015844:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8015846:	2300      	movs	r3, #0
 8015848:	61bb      	str	r3, [r7, #24]
 801584a:	e018      	b.n	801587e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 801584c:	79fb      	ldrb	r3, [r7, #7]
 801584e:	031a      	lsls	r2, r3, #12
 8015850:	697b      	ldr	r3, [r7, #20]
 8015852:	4413      	add	r3, r2
 8015854:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8015858:	461a      	mov	r2, r3
 801585a:	69fb      	ldr	r3, [r7, #28]
 801585c:	681b      	ldr	r3, [r3, #0]
 801585e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8015860:	69fb      	ldr	r3, [r7, #28]
 8015862:	3301      	adds	r3, #1
 8015864:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8015866:	69fb      	ldr	r3, [r7, #28]
 8015868:	3301      	adds	r3, #1
 801586a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 801586c:	69fb      	ldr	r3, [r7, #28]
 801586e:	3301      	adds	r3, #1
 8015870:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8015872:	69fb      	ldr	r3, [r7, #28]
 8015874:	3301      	adds	r3, #1
 8015876:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8015878:	69bb      	ldr	r3, [r7, #24]
 801587a:	3301      	adds	r3, #1
 801587c:	61bb      	str	r3, [r7, #24]
 801587e:	69ba      	ldr	r2, [r7, #24]
 8015880:	693b      	ldr	r3, [r7, #16]
 8015882:	429a      	cmp	r2, r3
 8015884:	d3e2      	bcc.n	801584c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8015886:	2300      	movs	r3, #0
}
 8015888:	4618      	mov	r0, r3
 801588a:	3724      	adds	r7, #36	@ 0x24
 801588c:	46bd      	mov	sp, r7
 801588e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015892:	4770      	bx	lr

08015894 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8015894:	b480      	push	{r7}
 8015896:	b08b      	sub	sp, #44	@ 0x2c
 8015898:	af00      	add	r7, sp, #0
 801589a:	60f8      	str	r0, [r7, #12]
 801589c:	60b9      	str	r1, [r7, #8]
 801589e:	4613      	mov	r3, r2
 80158a0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80158a2:	68fb      	ldr	r3, [r7, #12]
 80158a4:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80158a6:	68bb      	ldr	r3, [r7, #8]
 80158a8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80158aa:	88fb      	ldrh	r3, [r7, #6]
 80158ac:	089b      	lsrs	r3, r3, #2
 80158ae:	b29b      	uxth	r3, r3
 80158b0:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80158b2:	88fb      	ldrh	r3, [r7, #6]
 80158b4:	f003 0303 	and.w	r3, r3, #3
 80158b8:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80158ba:	2300      	movs	r3, #0
 80158bc:	623b      	str	r3, [r7, #32]
 80158be:	e014      	b.n	80158ea <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80158c0:	69bb      	ldr	r3, [r7, #24]
 80158c2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80158c6:	681a      	ldr	r2, [r3, #0]
 80158c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80158ca:	601a      	str	r2, [r3, #0]
    pDest++;
 80158cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80158ce:	3301      	adds	r3, #1
 80158d0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80158d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80158d4:	3301      	adds	r3, #1
 80158d6:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80158d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80158da:	3301      	adds	r3, #1
 80158dc:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80158de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80158e0:	3301      	adds	r3, #1
 80158e2:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80158e4:	6a3b      	ldr	r3, [r7, #32]
 80158e6:	3301      	adds	r3, #1
 80158e8:	623b      	str	r3, [r7, #32]
 80158ea:	6a3a      	ldr	r2, [r7, #32]
 80158ec:	697b      	ldr	r3, [r7, #20]
 80158ee:	429a      	cmp	r2, r3
 80158f0:	d3e6      	bcc.n	80158c0 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80158f2:	8bfb      	ldrh	r3, [r7, #30]
 80158f4:	2b00      	cmp	r3, #0
 80158f6:	d01e      	beq.n	8015936 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80158f8:	2300      	movs	r3, #0
 80158fa:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80158fc:	69bb      	ldr	r3, [r7, #24]
 80158fe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8015902:	461a      	mov	r2, r3
 8015904:	f107 0310 	add.w	r3, r7, #16
 8015908:	6812      	ldr	r2, [r2, #0]
 801590a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 801590c:	693a      	ldr	r2, [r7, #16]
 801590e:	6a3b      	ldr	r3, [r7, #32]
 8015910:	b2db      	uxtb	r3, r3
 8015912:	00db      	lsls	r3, r3, #3
 8015914:	fa22 f303 	lsr.w	r3, r2, r3
 8015918:	b2da      	uxtb	r2, r3
 801591a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801591c:	701a      	strb	r2, [r3, #0]
      i++;
 801591e:	6a3b      	ldr	r3, [r7, #32]
 8015920:	3301      	adds	r3, #1
 8015922:	623b      	str	r3, [r7, #32]
      pDest++;
 8015924:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015926:	3301      	adds	r3, #1
 8015928:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 801592a:	8bfb      	ldrh	r3, [r7, #30]
 801592c:	3b01      	subs	r3, #1
 801592e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8015930:	8bfb      	ldrh	r3, [r7, #30]
 8015932:	2b00      	cmp	r3, #0
 8015934:	d1ea      	bne.n	801590c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8015936:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8015938:	4618      	mov	r0, r3
 801593a:	372c      	adds	r7, #44	@ 0x2c
 801593c:	46bd      	mov	sp, r7
 801593e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015942:	4770      	bx	lr

08015944 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8015944:	b480      	push	{r7}
 8015946:	b085      	sub	sp, #20
 8015948:	af00      	add	r7, sp, #0
 801594a:	6078      	str	r0, [r7, #4]
 801594c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801594e:	687b      	ldr	r3, [r7, #4]
 8015950:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8015952:	683b      	ldr	r3, [r7, #0]
 8015954:	781b      	ldrb	r3, [r3, #0]
 8015956:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8015958:	683b      	ldr	r3, [r7, #0]
 801595a:	785b      	ldrb	r3, [r3, #1]
 801595c:	2b01      	cmp	r3, #1
 801595e:	d12c      	bne.n	80159ba <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8015960:	68bb      	ldr	r3, [r7, #8]
 8015962:	015a      	lsls	r2, r3, #5
 8015964:	68fb      	ldr	r3, [r7, #12]
 8015966:	4413      	add	r3, r2
 8015968:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801596c:	681b      	ldr	r3, [r3, #0]
 801596e:	2b00      	cmp	r3, #0
 8015970:	db12      	blt.n	8015998 <USB_EPSetStall+0x54>
 8015972:	68bb      	ldr	r3, [r7, #8]
 8015974:	2b00      	cmp	r3, #0
 8015976:	d00f      	beq.n	8015998 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8015978:	68bb      	ldr	r3, [r7, #8]
 801597a:	015a      	lsls	r2, r3, #5
 801597c:	68fb      	ldr	r3, [r7, #12]
 801597e:	4413      	add	r3, r2
 8015980:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015984:	681b      	ldr	r3, [r3, #0]
 8015986:	68ba      	ldr	r2, [r7, #8]
 8015988:	0151      	lsls	r1, r2, #5
 801598a:	68fa      	ldr	r2, [r7, #12]
 801598c:	440a      	add	r2, r1
 801598e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8015992:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8015996:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8015998:	68bb      	ldr	r3, [r7, #8]
 801599a:	015a      	lsls	r2, r3, #5
 801599c:	68fb      	ldr	r3, [r7, #12]
 801599e:	4413      	add	r3, r2
 80159a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80159a4:	681b      	ldr	r3, [r3, #0]
 80159a6:	68ba      	ldr	r2, [r7, #8]
 80159a8:	0151      	lsls	r1, r2, #5
 80159aa:	68fa      	ldr	r2, [r7, #12]
 80159ac:	440a      	add	r2, r1
 80159ae:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80159b2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80159b6:	6013      	str	r3, [r2, #0]
 80159b8:	e02b      	b.n	8015a12 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80159ba:	68bb      	ldr	r3, [r7, #8]
 80159bc:	015a      	lsls	r2, r3, #5
 80159be:	68fb      	ldr	r3, [r7, #12]
 80159c0:	4413      	add	r3, r2
 80159c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80159c6:	681b      	ldr	r3, [r3, #0]
 80159c8:	2b00      	cmp	r3, #0
 80159ca:	db12      	blt.n	80159f2 <USB_EPSetStall+0xae>
 80159cc:	68bb      	ldr	r3, [r7, #8]
 80159ce:	2b00      	cmp	r3, #0
 80159d0:	d00f      	beq.n	80159f2 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80159d2:	68bb      	ldr	r3, [r7, #8]
 80159d4:	015a      	lsls	r2, r3, #5
 80159d6:	68fb      	ldr	r3, [r7, #12]
 80159d8:	4413      	add	r3, r2
 80159da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80159de:	681b      	ldr	r3, [r3, #0]
 80159e0:	68ba      	ldr	r2, [r7, #8]
 80159e2:	0151      	lsls	r1, r2, #5
 80159e4:	68fa      	ldr	r2, [r7, #12]
 80159e6:	440a      	add	r2, r1
 80159e8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80159ec:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80159f0:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80159f2:	68bb      	ldr	r3, [r7, #8]
 80159f4:	015a      	lsls	r2, r3, #5
 80159f6:	68fb      	ldr	r3, [r7, #12]
 80159f8:	4413      	add	r3, r2
 80159fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80159fe:	681b      	ldr	r3, [r3, #0]
 8015a00:	68ba      	ldr	r2, [r7, #8]
 8015a02:	0151      	lsls	r1, r2, #5
 8015a04:	68fa      	ldr	r2, [r7, #12]
 8015a06:	440a      	add	r2, r1
 8015a08:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015a0c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8015a10:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8015a12:	2300      	movs	r3, #0
}
 8015a14:	4618      	mov	r0, r3
 8015a16:	3714      	adds	r7, #20
 8015a18:	46bd      	mov	sp, r7
 8015a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015a1e:	4770      	bx	lr

08015a20 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8015a20:	b480      	push	{r7}
 8015a22:	b085      	sub	sp, #20
 8015a24:	af00      	add	r7, sp, #0
 8015a26:	6078      	str	r0, [r7, #4]
 8015a28:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015a2a:	687b      	ldr	r3, [r7, #4]
 8015a2c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8015a2e:	683b      	ldr	r3, [r7, #0]
 8015a30:	781b      	ldrb	r3, [r3, #0]
 8015a32:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8015a34:	683b      	ldr	r3, [r7, #0]
 8015a36:	785b      	ldrb	r3, [r3, #1]
 8015a38:	2b01      	cmp	r3, #1
 8015a3a:	d128      	bne.n	8015a8e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8015a3c:	68bb      	ldr	r3, [r7, #8]
 8015a3e:	015a      	lsls	r2, r3, #5
 8015a40:	68fb      	ldr	r3, [r7, #12]
 8015a42:	4413      	add	r3, r2
 8015a44:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015a48:	681b      	ldr	r3, [r3, #0]
 8015a4a:	68ba      	ldr	r2, [r7, #8]
 8015a4c:	0151      	lsls	r1, r2, #5
 8015a4e:	68fa      	ldr	r2, [r7, #12]
 8015a50:	440a      	add	r2, r1
 8015a52:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8015a56:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8015a5a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8015a5c:	683b      	ldr	r3, [r7, #0]
 8015a5e:	791b      	ldrb	r3, [r3, #4]
 8015a60:	2b03      	cmp	r3, #3
 8015a62:	d003      	beq.n	8015a6c <USB_EPClearStall+0x4c>
 8015a64:	683b      	ldr	r3, [r7, #0]
 8015a66:	791b      	ldrb	r3, [r3, #4]
 8015a68:	2b02      	cmp	r3, #2
 8015a6a:	d138      	bne.n	8015ade <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8015a6c:	68bb      	ldr	r3, [r7, #8]
 8015a6e:	015a      	lsls	r2, r3, #5
 8015a70:	68fb      	ldr	r3, [r7, #12]
 8015a72:	4413      	add	r3, r2
 8015a74:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015a78:	681b      	ldr	r3, [r3, #0]
 8015a7a:	68ba      	ldr	r2, [r7, #8]
 8015a7c:	0151      	lsls	r1, r2, #5
 8015a7e:	68fa      	ldr	r2, [r7, #12]
 8015a80:	440a      	add	r2, r1
 8015a82:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8015a86:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8015a8a:	6013      	str	r3, [r2, #0]
 8015a8c:	e027      	b.n	8015ade <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8015a8e:	68bb      	ldr	r3, [r7, #8]
 8015a90:	015a      	lsls	r2, r3, #5
 8015a92:	68fb      	ldr	r3, [r7, #12]
 8015a94:	4413      	add	r3, r2
 8015a96:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015a9a:	681b      	ldr	r3, [r3, #0]
 8015a9c:	68ba      	ldr	r2, [r7, #8]
 8015a9e:	0151      	lsls	r1, r2, #5
 8015aa0:	68fa      	ldr	r2, [r7, #12]
 8015aa2:	440a      	add	r2, r1
 8015aa4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015aa8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8015aac:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8015aae:	683b      	ldr	r3, [r7, #0]
 8015ab0:	791b      	ldrb	r3, [r3, #4]
 8015ab2:	2b03      	cmp	r3, #3
 8015ab4:	d003      	beq.n	8015abe <USB_EPClearStall+0x9e>
 8015ab6:	683b      	ldr	r3, [r7, #0]
 8015ab8:	791b      	ldrb	r3, [r3, #4]
 8015aba:	2b02      	cmp	r3, #2
 8015abc:	d10f      	bne.n	8015ade <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8015abe:	68bb      	ldr	r3, [r7, #8]
 8015ac0:	015a      	lsls	r2, r3, #5
 8015ac2:	68fb      	ldr	r3, [r7, #12]
 8015ac4:	4413      	add	r3, r2
 8015ac6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015aca:	681b      	ldr	r3, [r3, #0]
 8015acc:	68ba      	ldr	r2, [r7, #8]
 8015ace:	0151      	lsls	r1, r2, #5
 8015ad0:	68fa      	ldr	r2, [r7, #12]
 8015ad2:	440a      	add	r2, r1
 8015ad4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015ad8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8015adc:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8015ade:	2300      	movs	r3, #0
}
 8015ae0:	4618      	mov	r0, r3
 8015ae2:	3714      	adds	r7, #20
 8015ae4:	46bd      	mov	sp, r7
 8015ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015aea:	4770      	bx	lr

08015aec <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8015aec:	b480      	push	{r7}
 8015aee:	b085      	sub	sp, #20
 8015af0:	af00      	add	r7, sp, #0
 8015af2:	6078      	str	r0, [r7, #4]
 8015af4:	460b      	mov	r3, r1
 8015af6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015af8:	687b      	ldr	r3, [r7, #4]
 8015afa:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8015afc:	68fb      	ldr	r3, [r7, #12]
 8015afe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015b02:	681b      	ldr	r3, [r3, #0]
 8015b04:	68fa      	ldr	r2, [r7, #12]
 8015b06:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8015b0a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8015b0e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8015b10:	68fb      	ldr	r3, [r7, #12]
 8015b12:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015b16:	681a      	ldr	r2, [r3, #0]
 8015b18:	78fb      	ldrb	r3, [r7, #3]
 8015b1a:	011b      	lsls	r3, r3, #4
 8015b1c:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8015b20:	68f9      	ldr	r1, [r7, #12]
 8015b22:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8015b26:	4313      	orrs	r3, r2
 8015b28:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8015b2a:	2300      	movs	r3, #0
}
 8015b2c:	4618      	mov	r0, r3
 8015b2e:	3714      	adds	r7, #20
 8015b30:	46bd      	mov	sp, r7
 8015b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b36:	4770      	bx	lr

08015b38 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8015b38:	b480      	push	{r7}
 8015b3a:	b085      	sub	sp, #20
 8015b3c:	af00      	add	r7, sp, #0
 8015b3e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015b40:	687b      	ldr	r3, [r7, #4]
 8015b42:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8015b44:	68fb      	ldr	r3, [r7, #12]
 8015b46:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8015b4a:	681b      	ldr	r3, [r3, #0]
 8015b4c:	68fa      	ldr	r2, [r7, #12]
 8015b4e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8015b52:	f023 0303 	bic.w	r3, r3, #3
 8015b56:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8015b58:	68fb      	ldr	r3, [r7, #12]
 8015b5a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015b5e:	685b      	ldr	r3, [r3, #4]
 8015b60:	68fa      	ldr	r2, [r7, #12]
 8015b62:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8015b66:	f023 0302 	bic.w	r3, r3, #2
 8015b6a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8015b6c:	2300      	movs	r3, #0
}
 8015b6e:	4618      	mov	r0, r3
 8015b70:	3714      	adds	r7, #20
 8015b72:	46bd      	mov	sp, r7
 8015b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b78:	4770      	bx	lr

08015b7a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8015b7a:	b480      	push	{r7}
 8015b7c:	b085      	sub	sp, #20
 8015b7e:	af00      	add	r7, sp, #0
 8015b80:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015b82:	687b      	ldr	r3, [r7, #4]
 8015b84:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8015b86:	68fb      	ldr	r3, [r7, #12]
 8015b88:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8015b8c:	681b      	ldr	r3, [r3, #0]
 8015b8e:	68fa      	ldr	r2, [r7, #12]
 8015b90:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8015b94:	f023 0303 	bic.w	r3, r3, #3
 8015b98:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8015b9a:	68fb      	ldr	r3, [r7, #12]
 8015b9c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015ba0:	685b      	ldr	r3, [r3, #4]
 8015ba2:	68fa      	ldr	r2, [r7, #12]
 8015ba4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8015ba8:	f043 0302 	orr.w	r3, r3, #2
 8015bac:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8015bae:	2300      	movs	r3, #0
}
 8015bb0:	4618      	mov	r0, r3
 8015bb2:	3714      	adds	r7, #20
 8015bb4:	46bd      	mov	sp, r7
 8015bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015bba:	4770      	bx	lr

08015bbc <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8015bbc:	b480      	push	{r7}
 8015bbe:	b085      	sub	sp, #20
 8015bc0:	af00      	add	r7, sp, #0
 8015bc2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8015bc4:	687b      	ldr	r3, [r7, #4]
 8015bc6:	695b      	ldr	r3, [r3, #20]
 8015bc8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8015bca:	687b      	ldr	r3, [r7, #4]
 8015bcc:	699b      	ldr	r3, [r3, #24]
 8015bce:	68fa      	ldr	r2, [r7, #12]
 8015bd0:	4013      	ands	r3, r2
 8015bd2:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8015bd4:	68fb      	ldr	r3, [r7, #12]
}
 8015bd6:	4618      	mov	r0, r3
 8015bd8:	3714      	adds	r7, #20
 8015bda:	46bd      	mov	sp, r7
 8015bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015be0:	4770      	bx	lr

08015be2 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8015be2:	b480      	push	{r7}
 8015be4:	b085      	sub	sp, #20
 8015be6:	af00      	add	r7, sp, #0
 8015be8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015bea:	687b      	ldr	r3, [r7, #4]
 8015bec:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8015bee:	68fb      	ldr	r3, [r7, #12]
 8015bf0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015bf4:	699b      	ldr	r3, [r3, #24]
 8015bf6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8015bf8:	68fb      	ldr	r3, [r7, #12]
 8015bfa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015bfe:	69db      	ldr	r3, [r3, #28]
 8015c00:	68ba      	ldr	r2, [r7, #8]
 8015c02:	4013      	ands	r3, r2
 8015c04:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8015c06:	68bb      	ldr	r3, [r7, #8]
 8015c08:	0c1b      	lsrs	r3, r3, #16
}
 8015c0a:	4618      	mov	r0, r3
 8015c0c:	3714      	adds	r7, #20
 8015c0e:	46bd      	mov	sp, r7
 8015c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c14:	4770      	bx	lr

08015c16 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8015c16:	b480      	push	{r7}
 8015c18:	b085      	sub	sp, #20
 8015c1a:	af00      	add	r7, sp, #0
 8015c1c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015c1e:	687b      	ldr	r3, [r7, #4]
 8015c20:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8015c22:	68fb      	ldr	r3, [r7, #12]
 8015c24:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015c28:	699b      	ldr	r3, [r3, #24]
 8015c2a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8015c2c:	68fb      	ldr	r3, [r7, #12]
 8015c2e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015c32:	69db      	ldr	r3, [r3, #28]
 8015c34:	68ba      	ldr	r2, [r7, #8]
 8015c36:	4013      	ands	r3, r2
 8015c38:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8015c3a:	68bb      	ldr	r3, [r7, #8]
 8015c3c:	b29b      	uxth	r3, r3
}
 8015c3e:	4618      	mov	r0, r3
 8015c40:	3714      	adds	r7, #20
 8015c42:	46bd      	mov	sp, r7
 8015c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c48:	4770      	bx	lr

08015c4a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8015c4a:	b480      	push	{r7}
 8015c4c:	b085      	sub	sp, #20
 8015c4e:	af00      	add	r7, sp, #0
 8015c50:	6078      	str	r0, [r7, #4]
 8015c52:	460b      	mov	r3, r1
 8015c54:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015c56:	687b      	ldr	r3, [r7, #4]
 8015c58:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8015c5a:	78fb      	ldrb	r3, [r7, #3]
 8015c5c:	015a      	lsls	r2, r3, #5
 8015c5e:	68fb      	ldr	r3, [r7, #12]
 8015c60:	4413      	add	r3, r2
 8015c62:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015c66:	689b      	ldr	r3, [r3, #8]
 8015c68:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8015c6a:	68fb      	ldr	r3, [r7, #12]
 8015c6c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015c70:	695b      	ldr	r3, [r3, #20]
 8015c72:	68ba      	ldr	r2, [r7, #8]
 8015c74:	4013      	ands	r3, r2
 8015c76:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8015c78:	68bb      	ldr	r3, [r7, #8]
}
 8015c7a:	4618      	mov	r0, r3
 8015c7c:	3714      	adds	r7, #20
 8015c7e:	46bd      	mov	sp, r7
 8015c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c84:	4770      	bx	lr

08015c86 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8015c86:	b480      	push	{r7}
 8015c88:	b087      	sub	sp, #28
 8015c8a:	af00      	add	r7, sp, #0
 8015c8c:	6078      	str	r0, [r7, #4]
 8015c8e:	460b      	mov	r3, r1
 8015c90:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015c92:	687b      	ldr	r3, [r7, #4]
 8015c94:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8015c96:	697b      	ldr	r3, [r7, #20]
 8015c98:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015c9c:	691b      	ldr	r3, [r3, #16]
 8015c9e:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8015ca0:	697b      	ldr	r3, [r7, #20]
 8015ca2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015ca6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8015ca8:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8015caa:	78fb      	ldrb	r3, [r7, #3]
 8015cac:	f003 030f 	and.w	r3, r3, #15
 8015cb0:	68fa      	ldr	r2, [r7, #12]
 8015cb2:	fa22 f303 	lsr.w	r3, r2, r3
 8015cb6:	01db      	lsls	r3, r3, #7
 8015cb8:	b2db      	uxtb	r3, r3
 8015cba:	693a      	ldr	r2, [r7, #16]
 8015cbc:	4313      	orrs	r3, r2
 8015cbe:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8015cc0:	78fb      	ldrb	r3, [r7, #3]
 8015cc2:	015a      	lsls	r2, r3, #5
 8015cc4:	697b      	ldr	r3, [r7, #20]
 8015cc6:	4413      	add	r3, r2
 8015cc8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015ccc:	689b      	ldr	r3, [r3, #8]
 8015cce:	693a      	ldr	r2, [r7, #16]
 8015cd0:	4013      	ands	r3, r2
 8015cd2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8015cd4:	68bb      	ldr	r3, [r7, #8]
}
 8015cd6:	4618      	mov	r0, r3
 8015cd8:	371c      	adds	r7, #28
 8015cda:	46bd      	mov	sp, r7
 8015cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015ce0:	4770      	bx	lr

08015ce2 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8015ce2:	b480      	push	{r7}
 8015ce4:	b083      	sub	sp, #12
 8015ce6:	af00      	add	r7, sp, #0
 8015ce8:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8015cea:	687b      	ldr	r3, [r7, #4]
 8015cec:	695b      	ldr	r3, [r3, #20]
 8015cee:	f003 0301 	and.w	r3, r3, #1
}
 8015cf2:	4618      	mov	r0, r3
 8015cf4:	370c      	adds	r7, #12
 8015cf6:	46bd      	mov	sp, r7
 8015cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015cfc:	4770      	bx	lr
	...

08015d00 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8015d00:	b480      	push	{r7}
 8015d02:	b085      	sub	sp, #20
 8015d04:	af00      	add	r7, sp, #0
 8015d06:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015d08:	687b      	ldr	r3, [r7, #4]
 8015d0a:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8015d0c:	68fb      	ldr	r3, [r7, #12]
 8015d0e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015d12:	681a      	ldr	r2, [r3, #0]
 8015d14:	68fb      	ldr	r3, [r7, #12]
 8015d16:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015d1a:	4619      	mov	r1, r3
 8015d1c:	4b09      	ldr	r3, [pc, #36]	@ (8015d44 <USB_ActivateSetup+0x44>)
 8015d1e:	4013      	ands	r3, r2
 8015d20:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8015d22:	68fb      	ldr	r3, [r7, #12]
 8015d24:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015d28:	685b      	ldr	r3, [r3, #4]
 8015d2a:	68fa      	ldr	r2, [r7, #12]
 8015d2c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8015d30:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8015d34:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8015d36:	2300      	movs	r3, #0
}
 8015d38:	4618      	mov	r0, r3
 8015d3a:	3714      	adds	r7, #20
 8015d3c:	46bd      	mov	sp, r7
 8015d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015d42:	4770      	bx	lr
 8015d44:	fffff800 	.word	0xfffff800

08015d48 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8015d48:	b480      	push	{r7}
 8015d4a:	b087      	sub	sp, #28
 8015d4c:	af00      	add	r7, sp, #0
 8015d4e:	60f8      	str	r0, [r7, #12]
 8015d50:	460b      	mov	r3, r1
 8015d52:	607a      	str	r2, [r7, #4]
 8015d54:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015d56:	68fb      	ldr	r3, [r7, #12]
 8015d58:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8015d5a:	68fb      	ldr	r3, [r7, #12]
 8015d5c:	333c      	adds	r3, #60	@ 0x3c
 8015d5e:	3304      	adds	r3, #4
 8015d60:	681b      	ldr	r3, [r3, #0]
 8015d62:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8015d64:	693b      	ldr	r3, [r7, #16]
 8015d66:	4a26      	ldr	r2, [pc, #152]	@ (8015e00 <USB_EP0_OutStart+0xb8>)
 8015d68:	4293      	cmp	r3, r2
 8015d6a:	d90a      	bls.n	8015d82 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8015d6c:	697b      	ldr	r3, [r7, #20]
 8015d6e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015d72:	681b      	ldr	r3, [r3, #0]
 8015d74:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8015d78:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8015d7c:	d101      	bne.n	8015d82 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8015d7e:	2300      	movs	r3, #0
 8015d80:	e037      	b.n	8015df2 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8015d82:	697b      	ldr	r3, [r7, #20]
 8015d84:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015d88:	461a      	mov	r2, r3
 8015d8a:	2300      	movs	r3, #0
 8015d8c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8015d8e:	697b      	ldr	r3, [r7, #20]
 8015d90:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015d94:	691b      	ldr	r3, [r3, #16]
 8015d96:	697a      	ldr	r2, [r7, #20]
 8015d98:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015d9c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8015da0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8015da2:	697b      	ldr	r3, [r7, #20]
 8015da4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015da8:	691b      	ldr	r3, [r3, #16]
 8015daa:	697a      	ldr	r2, [r7, #20]
 8015dac:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015db0:	f043 0318 	orr.w	r3, r3, #24
 8015db4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8015db6:	697b      	ldr	r3, [r7, #20]
 8015db8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015dbc:	691b      	ldr	r3, [r3, #16]
 8015dbe:	697a      	ldr	r2, [r7, #20]
 8015dc0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015dc4:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8015dc8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8015dca:	7afb      	ldrb	r3, [r7, #11]
 8015dcc:	2b01      	cmp	r3, #1
 8015dce:	d10f      	bne.n	8015df0 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8015dd0:	697b      	ldr	r3, [r7, #20]
 8015dd2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015dd6:	461a      	mov	r2, r3
 8015dd8:	687b      	ldr	r3, [r7, #4]
 8015dda:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8015ddc:	697b      	ldr	r3, [r7, #20]
 8015dde:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015de2:	681b      	ldr	r3, [r3, #0]
 8015de4:	697a      	ldr	r2, [r7, #20]
 8015de6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015dea:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8015dee:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8015df0:	2300      	movs	r3, #0
}
 8015df2:	4618      	mov	r0, r3
 8015df4:	371c      	adds	r7, #28
 8015df6:	46bd      	mov	sp, r7
 8015df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015dfc:	4770      	bx	lr
 8015dfe:	bf00      	nop
 8015e00:	4f54300a 	.word	0x4f54300a

08015e04 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8015e04:	b480      	push	{r7}
 8015e06:	b085      	sub	sp, #20
 8015e08:	af00      	add	r7, sp, #0
 8015e0a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8015e0c:	2300      	movs	r3, #0
 8015e0e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8015e10:	68fb      	ldr	r3, [r7, #12]
 8015e12:	3301      	adds	r3, #1
 8015e14:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8015e16:	68fb      	ldr	r3, [r7, #12]
 8015e18:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8015e1c:	d901      	bls.n	8015e22 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8015e1e:	2303      	movs	r3, #3
 8015e20:	e01b      	b.n	8015e5a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8015e22:	687b      	ldr	r3, [r7, #4]
 8015e24:	691b      	ldr	r3, [r3, #16]
 8015e26:	2b00      	cmp	r3, #0
 8015e28:	daf2      	bge.n	8015e10 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8015e2a:	2300      	movs	r3, #0
 8015e2c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8015e2e:	687b      	ldr	r3, [r7, #4]
 8015e30:	691b      	ldr	r3, [r3, #16]
 8015e32:	f043 0201 	orr.w	r2, r3, #1
 8015e36:	687b      	ldr	r3, [r7, #4]
 8015e38:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8015e3a:	68fb      	ldr	r3, [r7, #12]
 8015e3c:	3301      	adds	r3, #1
 8015e3e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8015e40:	68fb      	ldr	r3, [r7, #12]
 8015e42:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8015e46:	d901      	bls.n	8015e4c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8015e48:	2303      	movs	r3, #3
 8015e4a:	e006      	b.n	8015e5a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8015e4c:	687b      	ldr	r3, [r7, #4]
 8015e4e:	691b      	ldr	r3, [r3, #16]
 8015e50:	f003 0301 	and.w	r3, r3, #1
 8015e54:	2b01      	cmp	r3, #1
 8015e56:	d0f0      	beq.n	8015e3a <USB_CoreReset+0x36>

  return HAL_OK;
 8015e58:	2300      	movs	r3, #0
}
 8015e5a:	4618      	mov	r0, r3
 8015e5c:	3714      	adds	r7, #20
 8015e5e:	46bd      	mov	sp, r7
 8015e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015e64:	4770      	bx	lr
	...

08015e68 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8015e68:	b580      	push	{r7, lr}
 8015e6a:	b084      	sub	sp, #16
 8015e6c:	af00      	add	r7, sp, #0
 8015e6e:	6078      	str	r0, [r7, #4]
 8015e70:	460b      	mov	r3, r1
 8015e72:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8015e74:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8015e78:	f002 fcca 	bl	8018810 <USBD_static_malloc>
 8015e7c:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8015e7e:	68fb      	ldr	r3, [r7, #12]
 8015e80:	2b00      	cmp	r3, #0
 8015e82:	d109      	bne.n	8015e98 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8015e84:	687b      	ldr	r3, [r7, #4]
 8015e86:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015e8a:	687b      	ldr	r3, [r7, #4]
 8015e8c:	32b0      	adds	r2, #176	@ 0xb0
 8015e8e:	2100      	movs	r1, #0
 8015e90:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8015e94:	2302      	movs	r3, #2
 8015e96:	e0d4      	b.n	8016042 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8015e98:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8015e9c:	2100      	movs	r1, #0
 8015e9e:	68f8      	ldr	r0, [r7, #12]
 8015ea0:	f004 f89f 	bl	8019fe2 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8015ea4:	687b      	ldr	r3, [r7, #4]
 8015ea6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015eaa:	687b      	ldr	r3, [r7, #4]
 8015eac:	32b0      	adds	r2, #176	@ 0xb0
 8015eae:	68f9      	ldr	r1, [r7, #12]
 8015eb0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8015eb4:	687b      	ldr	r3, [r7, #4]
 8015eb6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015eba:	687b      	ldr	r3, [r7, #4]
 8015ebc:	32b0      	adds	r2, #176	@ 0xb0
 8015ebe:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8015ec2:	687b      	ldr	r3, [r7, #4]
 8015ec4:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8015ec8:	687b      	ldr	r3, [r7, #4]
 8015eca:	7c1b      	ldrb	r3, [r3, #16]
 8015ecc:	2b00      	cmp	r3, #0
 8015ece:	d138      	bne.n	8015f42 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8015ed0:	4b5e      	ldr	r3, [pc, #376]	@ (801604c <USBD_CDC_Init+0x1e4>)
 8015ed2:	7819      	ldrb	r1, [r3, #0]
 8015ed4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8015ed8:	2202      	movs	r2, #2
 8015eda:	6878      	ldr	r0, [r7, #4]
 8015edc:	f002 fb75 	bl	80185ca <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8015ee0:	4b5a      	ldr	r3, [pc, #360]	@ (801604c <USBD_CDC_Init+0x1e4>)
 8015ee2:	781b      	ldrb	r3, [r3, #0]
 8015ee4:	f003 020f 	and.w	r2, r3, #15
 8015ee8:	6879      	ldr	r1, [r7, #4]
 8015eea:	4613      	mov	r3, r2
 8015eec:	009b      	lsls	r3, r3, #2
 8015eee:	4413      	add	r3, r2
 8015ef0:	009b      	lsls	r3, r3, #2
 8015ef2:	440b      	add	r3, r1
 8015ef4:	3324      	adds	r3, #36	@ 0x24
 8015ef6:	2201      	movs	r2, #1
 8015ef8:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8015efa:	4b55      	ldr	r3, [pc, #340]	@ (8016050 <USBD_CDC_Init+0x1e8>)
 8015efc:	7819      	ldrb	r1, [r3, #0]
 8015efe:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8015f02:	2202      	movs	r2, #2
 8015f04:	6878      	ldr	r0, [r7, #4]
 8015f06:	f002 fb60 	bl	80185ca <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8015f0a:	4b51      	ldr	r3, [pc, #324]	@ (8016050 <USBD_CDC_Init+0x1e8>)
 8015f0c:	781b      	ldrb	r3, [r3, #0]
 8015f0e:	f003 020f 	and.w	r2, r3, #15
 8015f12:	6879      	ldr	r1, [r7, #4]
 8015f14:	4613      	mov	r3, r2
 8015f16:	009b      	lsls	r3, r3, #2
 8015f18:	4413      	add	r3, r2
 8015f1a:	009b      	lsls	r3, r3, #2
 8015f1c:	440b      	add	r3, r1
 8015f1e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8015f22:	2201      	movs	r2, #1
 8015f24:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8015f26:	4b4b      	ldr	r3, [pc, #300]	@ (8016054 <USBD_CDC_Init+0x1ec>)
 8015f28:	781b      	ldrb	r3, [r3, #0]
 8015f2a:	f003 020f 	and.w	r2, r3, #15
 8015f2e:	6879      	ldr	r1, [r7, #4]
 8015f30:	4613      	mov	r3, r2
 8015f32:	009b      	lsls	r3, r3, #2
 8015f34:	4413      	add	r3, r2
 8015f36:	009b      	lsls	r3, r3, #2
 8015f38:	440b      	add	r3, r1
 8015f3a:	3326      	adds	r3, #38	@ 0x26
 8015f3c:	2210      	movs	r2, #16
 8015f3e:	801a      	strh	r2, [r3, #0]
 8015f40:	e035      	b.n	8015fae <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8015f42:	4b42      	ldr	r3, [pc, #264]	@ (801604c <USBD_CDC_Init+0x1e4>)
 8015f44:	7819      	ldrb	r1, [r3, #0]
 8015f46:	2340      	movs	r3, #64	@ 0x40
 8015f48:	2202      	movs	r2, #2
 8015f4a:	6878      	ldr	r0, [r7, #4]
 8015f4c:	f002 fb3d 	bl	80185ca <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8015f50:	4b3e      	ldr	r3, [pc, #248]	@ (801604c <USBD_CDC_Init+0x1e4>)
 8015f52:	781b      	ldrb	r3, [r3, #0]
 8015f54:	f003 020f 	and.w	r2, r3, #15
 8015f58:	6879      	ldr	r1, [r7, #4]
 8015f5a:	4613      	mov	r3, r2
 8015f5c:	009b      	lsls	r3, r3, #2
 8015f5e:	4413      	add	r3, r2
 8015f60:	009b      	lsls	r3, r3, #2
 8015f62:	440b      	add	r3, r1
 8015f64:	3324      	adds	r3, #36	@ 0x24
 8015f66:	2201      	movs	r2, #1
 8015f68:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8015f6a:	4b39      	ldr	r3, [pc, #228]	@ (8016050 <USBD_CDC_Init+0x1e8>)
 8015f6c:	7819      	ldrb	r1, [r3, #0]
 8015f6e:	2340      	movs	r3, #64	@ 0x40
 8015f70:	2202      	movs	r2, #2
 8015f72:	6878      	ldr	r0, [r7, #4]
 8015f74:	f002 fb29 	bl	80185ca <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8015f78:	4b35      	ldr	r3, [pc, #212]	@ (8016050 <USBD_CDC_Init+0x1e8>)
 8015f7a:	781b      	ldrb	r3, [r3, #0]
 8015f7c:	f003 020f 	and.w	r2, r3, #15
 8015f80:	6879      	ldr	r1, [r7, #4]
 8015f82:	4613      	mov	r3, r2
 8015f84:	009b      	lsls	r3, r3, #2
 8015f86:	4413      	add	r3, r2
 8015f88:	009b      	lsls	r3, r3, #2
 8015f8a:	440b      	add	r3, r1
 8015f8c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8015f90:	2201      	movs	r2, #1
 8015f92:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8015f94:	4b2f      	ldr	r3, [pc, #188]	@ (8016054 <USBD_CDC_Init+0x1ec>)
 8015f96:	781b      	ldrb	r3, [r3, #0]
 8015f98:	f003 020f 	and.w	r2, r3, #15
 8015f9c:	6879      	ldr	r1, [r7, #4]
 8015f9e:	4613      	mov	r3, r2
 8015fa0:	009b      	lsls	r3, r3, #2
 8015fa2:	4413      	add	r3, r2
 8015fa4:	009b      	lsls	r3, r3, #2
 8015fa6:	440b      	add	r3, r1
 8015fa8:	3326      	adds	r3, #38	@ 0x26
 8015faa:	2210      	movs	r2, #16
 8015fac:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8015fae:	4b29      	ldr	r3, [pc, #164]	@ (8016054 <USBD_CDC_Init+0x1ec>)
 8015fb0:	7819      	ldrb	r1, [r3, #0]
 8015fb2:	2308      	movs	r3, #8
 8015fb4:	2203      	movs	r2, #3
 8015fb6:	6878      	ldr	r0, [r7, #4]
 8015fb8:	f002 fb07 	bl	80185ca <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8015fbc:	4b25      	ldr	r3, [pc, #148]	@ (8016054 <USBD_CDC_Init+0x1ec>)
 8015fbe:	781b      	ldrb	r3, [r3, #0]
 8015fc0:	f003 020f 	and.w	r2, r3, #15
 8015fc4:	6879      	ldr	r1, [r7, #4]
 8015fc6:	4613      	mov	r3, r2
 8015fc8:	009b      	lsls	r3, r3, #2
 8015fca:	4413      	add	r3, r2
 8015fcc:	009b      	lsls	r3, r3, #2
 8015fce:	440b      	add	r3, r1
 8015fd0:	3324      	adds	r3, #36	@ 0x24
 8015fd2:	2201      	movs	r2, #1
 8015fd4:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8015fd6:	68fb      	ldr	r3, [r7, #12]
 8015fd8:	2200      	movs	r2, #0
 8015fda:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8015fde:	687b      	ldr	r3, [r7, #4]
 8015fe0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8015fe4:	687a      	ldr	r2, [r7, #4]
 8015fe6:	33b0      	adds	r3, #176	@ 0xb0
 8015fe8:	009b      	lsls	r3, r3, #2
 8015fea:	4413      	add	r3, r2
 8015fec:	685b      	ldr	r3, [r3, #4]
 8015fee:	681b      	ldr	r3, [r3, #0]
 8015ff0:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8015ff2:	68fb      	ldr	r3, [r7, #12]
 8015ff4:	2200      	movs	r2, #0
 8015ff6:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8015ffa:	68fb      	ldr	r3, [r7, #12]
 8015ffc:	2200      	movs	r2, #0
 8015ffe:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8016002:	68fb      	ldr	r3, [r7, #12]
 8016004:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8016008:	2b00      	cmp	r3, #0
 801600a:	d101      	bne.n	8016010 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 801600c:	2302      	movs	r3, #2
 801600e:	e018      	b.n	8016042 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8016010:	687b      	ldr	r3, [r7, #4]
 8016012:	7c1b      	ldrb	r3, [r3, #16]
 8016014:	2b00      	cmp	r3, #0
 8016016:	d10a      	bne.n	801602e <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8016018:	4b0d      	ldr	r3, [pc, #52]	@ (8016050 <USBD_CDC_Init+0x1e8>)
 801601a:	7819      	ldrb	r1, [r3, #0]
 801601c:	68fb      	ldr	r3, [r7, #12]
 801601e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8016022:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8016026:	6878      	ldr	r0, [r7, #4]
 8016028:	f002 fbbe 	bl	80187a8 <USBD_LL_PrepareReceive>
 801602c:	e008      	b.n	8016040 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 801602e:	4b08      	ldr	r3, [pc, #32]	@ (8016050 <USBD_CDC_Init+0x1e8>)
 8016030:	7819      	ldrb	r1, [r3, #0]
 8016032:	68fb      	ldr	r3, [r7, #12]
 8016034:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8016038:	2340      	movs	r3, #64	@ 0x40
 801603a:	6878      	ldr	r0, [r7, #4]
 801603c:	f002 fbb4 	bl	80187a8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8016040:	2300      	movs	r3, #0
}
 8016042:	4618      	mov	r0, r3
 8016044:	3710      	adds	r7, #16
 8016046:	46bd      	mov	sp, r7
 8016048:	bd80      	pop	{r7, pc}
 801604a:	bf00      	nop
 801604c:	240000c7 	.word	0x240000c7
 8016050:	240000c8 	.word	0x240000c8
 8016054:	240000c9 	.word	0x240000c9

08016058 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8016058:	b580      	push	{r7, lr}
 801605a:	b082      	sub	sp, #8
 801605c:	af00      	add	r7, sp, #0
 801605e:	6078      	str	r0, [r7, #4]
 8016060:	460b      	mov	r3, r1
 8016062:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8016064:	4b3a      	ldr	r3, [pc, #232]	@ (8016150 <USBD_CDC_DeInit+0xf8>)
 8016066:	781b      	ldrb	r3, [r3, #0]
 8016068:	4619      	mov	r1, r3
 801606a:	6878      	ldr	r0, [r7, #4]
 801606c:	f002 fad3 	bl	8018616 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8016070:	4b37      	ldr	r3, [pc, #220]	@ (8016150 <USBD_CDC_DeInit+0xf8>)
 8016072:	781b      	ldrb	r3, [r3, #0]
 8016074:	f003 020f 	and.w	r2, r3, #15
 8016078:	6879      	ldr	r1, [r7, #4]
 801607a:	4613      	mov	r3, r2
 801607c:	009b      	lsls	r3, r3, #2
 801607e:	4413      	add	r3, r2
 8016080:	009b      	lsls	r3, r3, #2
 8016082:	440b      	add	r3, r1
 8016084:	3324      	adds	r3, #36	@ 0x24
 8016086:	2200      	movs	r2, #0
 8016088:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 801608a:	4b32      	ldr	r3, [pc, #200]	@ (8016154 <USBD_CDC_DeInit+0xfc>)
 801608c:	781b      	ldrb	r3, [r3, #0]
 801608e:	4619      	mov	r1, r3
 8016090:	6878      	ldr	r0, [r7, #4]
 8016092:	f002 fac0 	bl	8018616 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8016096:	4b2f      	ldr	r3, [pc, #188]	@ (8016154 <USBD_CDC_DeInit+0xfc>)
 8016098:	781b      	ldrb	r3, [r3, #0]
 801609a:	f003 020f 	and.w	r2, r3, #15
 801609e:	6879      	ldr	r1, [r7, #4]
 80160a0:	4613      	mov	r3, r2
 80160a2:	009b      	lsls	r3, r3, #2
 80160a4:	4413      	add	r3, r2
 80160a6:	009b      	lsls	r3, r3, #2
 80160a8:	440b      	add	r3, r1
 80160aa:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80160ae:	2200      	movs	r2, #0
 80160b0:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80160b2:	4b29      	ldr	r3, [pc, #164]	@ (8016158 <USBD_CDC_DeInit+0x100>)
 80160b4:	781b      	ldrb	r3, [r3, #0]
 80160b6:	4619      	mov	r1, r3
 80160b8:	6878      	ldr	r0, [r7, #4]
 80160ba:	f002 faac 	bl	8018616 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 80160be:	4b26      	ldr	r3, [pc, #152]	@ (8016158 <USBD_CDC_DeInit+0x100>)
 80160c0:	781b      	ldrb	r3, [r3, #0]
 80160c2:	f003 020f 	and.w	r2, r3, #15
 80160c6:	6879      	ldr	r1, [r7, #4]
 80160c8:	4613      	mov	r3, r2
 80160ca:	009b      	lsls	r3, r3, #2
 80160cc:	4413      	add	r3, r2
 80160ce:	009b      	lsls	r3, r3, #2
 80160d0:	440b      	add	r3, r1
 80160d2:	3324      	adds	r3, #36	@ 0x24
 80160d4:	2200      	movs	r2, #0
 80160d6:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 80160d8:	4b1f      	ldr	r3, [pc, #124]	@ (8016158 <USBD_CDC_DeInit+0x100>)
 80160da:	781b      	ldrb	r3, [r3, #0]
 80160dc:	f003 020f 	and.w	r2, r3, #15
 80160e0:	6879      	ldr	r1, [r7, #4]
 80160e2:	4613      	mov	r3, r2
 80160e4:	009b      	lsls	r3, r3, #2
 80160e6:	4413      	add	r3, r2
 80160e8:	009b      	lsls	r3, r3, #2
 80160ea:	440b      	add	r3, r1
 80160ec:	3326      	adds	r3, #38	@ 0x26
 80160ee:	2200      	movs	r2, #0
 80160f0:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80160f2:	687b      	ldr	r3, [r7, #4]
 80160f4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80160f8:	687b      	ldr	r3, [r7, #4]
 80160fa:	32b0      	adds	r2, #176	@ 0xb0
 80160fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016100:	2b00      	cmp	r3, #0
 8016102:	d01f      	beq.n	8016144 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8016104:	687b      	ldr	r3, [r7, #4]
 8016106:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801610a:	687a      	ldr	r2, [r7, #4]
 801610c:	33b0      	adds	r3, #176	@ 0xb0
 801610e:	009b      	lsls	r3, r3, #2
 8016110:	4413      	add	r3, r2
 8016112:	685b      	ldr	r3, [r3, #4]
 8016114:	685b      	ldr	r3, [r3, #4]
 8016116:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8016118:	687b      	ldr	r3, [r7, #4]
 801611a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801611e:	687b      	ldr	r3, [r7, #4]
 8016120:	32b0      	adds	r2, #176	@ 0xb0
 8016122:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016126:	4618      	mov	r0, r3
 8016128:	f002 fb80 	bl	801882c <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 801612c:	687b      	ldr	r3, [r7, #4]
 801612e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016132:	687b      	ldr	r3, [r7, #4]
 8016134:	32b0      	adds	r2, #176	@ 0xb0
 8016136:	2100      	movs	r1, #0
 8016138:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 801613c:	687b      	ldr	r3, [r7, #4]
 801613e:	2200      	movs	r2, #0
 8016140:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8016144:	2300      	movs	r3, #0
}
 8016146:	4618      	mov	r0, r3
 8016148:	3708      	adds	r7, #8
 801614a:	46bd      	mov	sp, r7
 801614c:	bd80      	pop	{r7, pc}
 801614e:	bf00      	nop
 8016150:	240000c7 	.word	0x240000c7
 8016154:	240000c8 	.word	0x240000c8
 8016158:	240000c9 	.word	0x240000c9

0801615c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 801615c:	b580      	push	{r7, lr}
 801615e:	b086      	sub	sp, #24
 8016160:	af00      	add	r7, sp, #0
 8016162:	6078      	str	r0, [r7, #4]
 8016164:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8016166:	687b      	ldr	r3, [r7, #4]
 8016168:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801616c:	687b      	ldr	r3, [r7, #4]
 801616e:	32b0      	adds	r2, #176	@ 0xb0
 8016170:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016174:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8016176:	2300      	movs	r3, #0
 8016178:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 801617a:	2300      	movs	r3, #0
 801617c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 801617e:	2300      	movs	r3, #0
 8016180:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8016182:	693b      	ldr	r3, [r7, #16]
 8016184:	2b00      	cmp	r3, #0
 8016186:	d101      	bne.n	801618c <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8016188:	2303      	movs	r3, #3
 801618a:	e0bf      	b.n	801630c <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801618c:	683b      	ldr	r3, [r7, #0]
 801618e:	781b      	ldrb	r3, [r3, #0]
 8016190:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8016194:	2b00      	cmp	r3, #0
 8016196:	d050      	beq.n	801623a <USBD_CDC_Setup+0xde>
 8016198:	2b20      	cmp	r3, #32
 801619a:	f040 80af 	bne.w	80162fc <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 801619e:	683b      	ldr	r3, [r7, #0]
 80161a0:	88db      	ldrh	r3, [r3, #6]
 80161a2:	2b00      	cmp	r3, #0
 80161a4:	d03a      	beq.n	801621c <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80161a6:	683b      	ldr	r3, [r7, #0]
 80161a8:	781b      	ldrb	r3, [r3, #0]
 80161aa:	b25b      	sxtb	r3, r3
 80161ac:	2b00      	cmp	r3, #0
 80161ae:	da1b      	bge.n	80161e8 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80161b0:	687b      	ldr	r3, [r7, #4]
 80161b2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80161b6:	687a      	ldr	r2, [r7, #4]
 80161b8:	33b0      	adds	r3, #176	@ 0xb0
 80161ba:	009b      	lsls	r3, r3, #2
 80161bc:	4413      	add	r3, r2
 80161be:	685b      	ldr	r3, [r3, #4]
 80161c0:	689b      	ldr	r3, [r3, #8]
 80161c2:	683a      	ldr	r2, [r7, #0]
 80161c4:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 80161c6:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80161c8:	683a      	ldr	r2, [r7, #0]
 80161ca:	88d2      	ldrh	r2, [r2, #6]
 80161cc:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80161ce:	683b      	ldr	r3, [r7, #0]
 80161d0:	88db      	ldrh	r3, [r3, #6]
 80161d2:	2b07      	cmp	r3, #7
 80161d4:	bf28      	it	cs
 80161d6:	2307      	movcs	r3, #7
 80161d8:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80161da:	693b      	ldr	r3, [r7, #16]
 80161dc:	89fa      	ldrh	r2, [r7, #14]
 80161de:	4619      	mov	r1, r3
 80161e0:	6878      	ldr	r0, [r7, #4]
 80161e2:	f001 fdbd 	bl	8017d60 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 80161e6:	e090      	b.n	801630a <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 80161e8:	683b      	ldr	r3, [r7, #0]
 80161ea:	785a      	ldrb	r2, [r3, #1]
 80161ec:	693b      	ldr	r3, [r7, #16]
 80161ee:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 80161f2:	683b      	ldr	r3, [r7, #0]
 80161f4:	88db      	ldrh	r3, [r3, #6]
 80161f6:	2b3f      	cmp	r3, #63	@ 0x3f
 80161f8:	d803      	bhi.n	8016202 <USBD_CDC_Setup+0xa6>
 80161fa:	683b      	ldr	r3, [r7, #0]
 80161fc:	88db      	ldrh	r3, [r3, #6]
 80161fe:	b2da      	uxtb	r2, r3
 8016200:	e000      	b.n	8016204 <USBD_CDC_Setup+0xa8>
 8016202:	2240      	movs	r2, #64	@ 0x40
 8016204:	693b      	ldr	r3, [r7, #16]
 8016206:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 801620a:	6939      	ldr	r1, [r7, #16]
 801620c:	693b      	ldr	r3, [r7, #16]
 801620e:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8016212:	461a      	mov	r2, r3
 8016214:	6878      	ldr	r0, [r7, #4]
 8016216:	f001 fdcf 	bl	8017db8 <USBD_CtlPrepareRx>
      break;
 801621a:	e076      	b.n	801630a <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 801621c:	687b      	ldr	r3, [r7, #4]
 801621e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8016222:	687a      	ldr	r2, [r7, #4]
 8016224:	33b0      	adds	r3, #176	@ 0xb0
 8016226:	009b      	lsls	r3, r3, #2
 8016228:	4413      	add	r3, r2
 801622a:	685b      	ldr	r3, [r3, #4]
 801622c:	689b      	ldr	r3, [r3, #8]
 801622e:	683a      	ldr	r2, [r7, #0]
 8016230:	7850      	ldrb	r0, [r2, #1]
 8016232:	2200      	movs	r2, #0
 8016234:	6839      	ldr	r1, [r7, #0]
 8016236:	4798      	blx	r3
      break;
 8016238:	e067      	b.n	801630a <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 801623a:	683b      	ldr	r3, [r7, #0]
 801623c:	785b      	ldrb	r3, [r3, #1]
 801623e:	2b0b      	cmp	r3, #11
 8016240:	d851      	bhi.n	80162e6 <USBD_CDC_Setup+0x18a>
 8016242:	a201      	add	r2, pc, #4	@ (adr r2, 8016248 <USBD_CDC_Setup+0xec>)
 8016244:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016248:	08016279 	.word	0x08016279
 801624c:	080162f5 	.word	0x080162f5
 8016250:	080162e7 	.word	0x080162e7
 8016254:	080162e7 	.word	0x080162e7
 8016258:	080162e7 	.word	0x080162e7
 801625c:	080162e7 	.word	0x080162e7
 8016260:	080162e7 	.word	0x080162e7
 8016264:	080162e7 	.word	0x080162e7
 8016268:	080162e7 	.word	0x080162e7
 801626c:	080162e7 	.word	0x080162e7
 8016270:	080162a3 	.word	0x080162a3
 8016274:	080162cd 	.word	0x080162cd
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016278:	687b      	ldr	r3, [r7, #4]
 801627a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801627e:	b2db      	uxtb	r3, r3
 8016280:	2b03      	cmp	r3, #3
 8016282:	d107      	bne.n	8016294 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8016284:	f107 030a 	add.w	r3, r7, #10
 8016288:	2202      	movs	r2, #2
 801628a:	4619      	mov	r1, r3
 801628c:	6878      	ldr	r0, [r7, #4]
 801628e:	f001 fd67 	bl	8017d60 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8016292:	e032      	b.n	80162fa <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8016294:	6839      	ldr	r1, [r7, #0]
 8016296:	6878      	ldr	r0, [r7, #4]
 8016298:	f001 fce5 	bl	8017c66 <USBD_CtlError>
            ret = USBD_FAIL;
 801629c:	2303      	movs	r3, #3
 801629e:	75fb      	strb	r3, [r7, #23]
          break;
 80162a0:	e02b      	b.n	80162fa <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80162a2:	687b      	ldr	r3, [r7, #4]
 80162a4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80162a8:	b2db      	uxtb	r3, r3
 80162aa:	2b03      	cmp	r3, #3
 80162ac:	d107      	bne.n	80162be <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80162ae:	f107 030d 	add.w	r3, r7, #13
 80162b2:	2201      	movs	r2, #1
 80162b4:	4619      	mov	r1, r3
 80162b6:	6878      	ldr	r0, [r7, #4]
 80162b8:	f001 fd52 	bl	8017d60 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80162bc:	e01d      	b.n	80162fa <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80162be:	6839      	ldr	r1, [r7, #0]
 80162c0:	6878      	ldr	r0, [r7, #4]
 80162c2:	f001 fcd0 	bl	8017c66 <USBD_CtlError>
            ret = USBD_FAIL;
 80162c6:	2303      	movs	r3, #3
 80162c8:	75fb      	strb	r3, [r7, #23]
          break;
 80162ca:	e016      	b.n	80162fa <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80162cc:	687b      	ldr	r3, [r7, #4]
 80162ce:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80162d2:	b2db      	uxtb	r3, r3
 80162d4:	2b03      	cmp	r3, #3
 80162d6:	d00f      	beq.n	80162f8 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 80162d8:	6839      	ldr	r1, [r7, #0]
 80162da:	6878      	ldr	r0, [r7, #4]
 80162dc:	f001 fcc3 	bl	8017c66 <USBD_CtlError>
            ret = USBD_FAIL;
 80162e0:	2303      	movs	r3, #3
 80162e2:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80162e4:	e008      	b.n	80162f8 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80162e6:	6839      	ldr	r1, [r7, #0]
 80162e8:	6878      	ldr	r0, [r7, #4]
 80162ea:	f001 fcbc 	bl	8017c66 <USBD_CtlError>
          ret = USBD_FAIL;
 80162ee:	2303      	movs	r3, #3
 80162f0:	75fb      	strb	r3, [r7, #23]
          break;
 80162f2:	e002      	b.n	80162fa <USBD_CDC_Setup+0x19e>
          break;
 80162f4:	bf00      	nop
 80162f6:	e008      	b.n	801630a <USBD_CDC_Setup+0x1ae>
          break;
 80162f8:	bf00      	nop
      }
      break;
 80162fa:	e006      	b.n	801630a <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 80162fc:	6839      	ldr	r1, [r7, #0]
 80162fe:	6878      	ldr	r0, [r7, #4]
 8016300:	f001 fcb1 	bl	8017c66 <USBD_CtlError>
      ret = USBD_FAIL;
 8016304:	2303      	movs	r3, #3
 8016306:	75fb      	strb	r3, [r7, #23]
      break;
 8016308:	bf00      	nop
  }

  return (uint8_t)ret;
 801630a:	7dfb      	ldrb	r3, [r7, #23]
}
 801630c:	4618      	mov	r0, r3
 801630e:	3718      	adds	r7, #24
 8016310:	46bd      	mov	sp, r7
 8016312:	bd80      	pop	{r7, pc}

08016314 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8016314:	b580      	push	{r7, lr}
 8016316:	b084      	sub	sp, #16
 8016318:	af00      	add	r7, sp, #0
 801631a:	6078      	str	r0, [r7, #4]
 801631c:	460b      	mov	r3, r1
 801631e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8016320:	687b      	ldr	r3, [r7, #4]
 8016322:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8016326:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8016328:	687b      	ldr	r3, [r7, #4]
 801632a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801632e:	687b      	ldr	r3, [r7, #4]
 8016330:	32b0      	adds	r2, #176	@ 0xb0
 8016332:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016336:	2b00      	cmp	r3, #0
 8016338:	d101      	bne.n	801633e <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 801633a:	2303      	movs	r3, #3
 801633c:	e065      	b.n	801640a <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801633e:	687b      	ldr	r3, [r7, #4]
 8016340:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016344:	687b      	ldr	r3, [r7, #4]
 8016346:	32b0      	adds	r2, #176	@ 0xb0
 8016348:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801634c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 801634e:	78fb      	ldrb	r3, [r7, #3]
 8016350:	f003 020f 	and.w	r2, r3, #15
 8016354:	6879      	ldr	r1, [r7, #4]
 8016356:	4613      	mov	r3, r2
 8016358:	009b      	lsls	r3, r3, #2
 801635a:	4413      	add	r3, r2
 801635c:	009b      	lsls	r3, r3, #2
 801635e:	440b      	add	r3, r1
 8016360:	3318      	adds	r3, #24
 8016362:	681b      	ldr	r3, [r3, #0]
 8016364:	2b00      	cmp	r3, #0
 8016366:	d02f      	beq.n	80163c8 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8016368:	78fb      	ldrb	r3, [r7, #3]
 801636a:	f003 020f 	and.w	r2, r3, #15
 801636e:	6879      	ldr	r1, [r7, #4]
 8016370:	4613      	mov	r3, r2
 8016372:	009b      	lsls	r3, r3, #2
 8016374:	4413      	add	r3, r2
 8016376:	009b      	lsls	r3, r3, #2
 8016378:	440b      	add	r3, r1
 801637a:	3318      	adds	r3, #24
 801637c:	681a      	ldr	r2, [r3, #0]
 801637e:	78fb      	ldrb	r3, [r7, #3]
 8016380:	f003 010f 	and.w	r1, r3, #15
 8016384:	68f8      	ldr	r0, [r7, #12]
 8016386:	460b      	mov	r3, r1
 8016388:	00db      	lsls	r3, r3, #3
 801638a:	440b      	add	r3, r1
 801638c:	009b      	lsls	r3, r3, #2
 801638e:	4403      	add	r3, r0
 8016390:	331c      	adds	r3, #28
 8016392:	681b      	ldr	r3, [r3, #0]
 8016394:	fbb2 f1f3 	udiv	r1, r2, r3
 8016398:	fb01 f303 	mul.w	r3, r1, r3
 801639c:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 801639e:	2b00      	cmp	r3, #0
 80163a0:	d112      	bne.n	80163c8 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 80163a2:	78fb      	ldrb	r3, [r7, #3]
 80163a4:	f003 020f 	and.w	r2, r3, #15
 80163a8:	6879      	ldr	r1, [r7, #4]
 80163aa:	4613      	mov	r3, r2
 80163ac:	009b      	lsls	r3, r3, #2
 80163ae:	4413      	add	r3, r2
 80163b0:	009b      	lsls	r3, r3, #2
 80163b2:	440b      	add	r3, r1
 80163b4:	3318      	adds	r3, #24
 80163b6:	2200      	movs	r2, #0
 80163b8:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80163ba:	78f9      	ldrb	r1, [r7, #3]
 80163bc:	2300      	movs	r3, #0
 80163be:	2200      	movs	r2, #0
 80163c0:	6878      	ldr	r0, [r7, #4]
 80163c2:	f002 f9d0 	bl	8018766 <USBD_LL_Transmit>
 80163c6:	e01f      	b.n	8016408 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 80163c8:	68bb      	ldr	r3, [r7, #8]
 80163ca:	2200      	movs	r2, #0
 80163cc:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 80163d0:	687b      	ldr	r3, [r7, #4]
 80163d2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80163d6:	687a      	ldr	r2, [r7, #4]
 80163d8:	33b0      	adds	r3, #176	@ 0xb0
 80163da:	009b      	lsls	r3, r3, #2
 80163dc:	4413      	add	r3, r2
 80163de:	685b      	ldr	r3, [r3, #4]
 80163e0:	691b      	ldr	r3, [r3, #16]
 80163e2:	2b00      	cmp	r3, #0
 80163e4:	d010      	beq.n	8016408 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80163e6:	687b      	ldr	r3, [r7, #4]
 80163e8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80163ec:	687a      	ldr	r2, [r7, #4]
 80163ee:	33b0      	adds	r3, #176	@ 0xb0
 80163f0:	009b      	lsls	r3, r3, #2
 80163f2:	4413      	add	r3, r2
 80163f4:	685b      	ldr	r3, [r3, #4]
 80163f6:	691b      	ldr	r3, [r3, #16]
 80163f8:	68ba      	ldr	r2, [r7, #8]
 80163fa:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 80163fe:	68ba      	ldr	r2, [r7, #8]
 8016400:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8016404:	78fa      	ldrb	r2, [r7, #3]
 8016406:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8016408:	2300      	movs	r3, #0
}
 801640a:	4618      	mov	r0, r3
 801640c:	3710      	adds	r7, #16
 801640e:	46bd      	mov	sp, r7
 8016410:	bd80      	pop	{r7, pc}

08016412 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8016412:	b580      	push	{r7, lr}
 8016414:	b084      	sub	sp, #16
 8016416:	af00      	add	r7, sp, #0
 8016418:	6078      	str	r0, [r7, #4]
 801641a:	460b      	mov	r3, r1
 801641c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801641e:	687b      	ldr	r3, [r7, #4]
 8016420:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016424:	687b      	ldr	r3, [r7, #4]
 8016426:	32b0      	adds	r2, #176	@ 0xb0
 8016428:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801642c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 801642e:	687b      	ldr	r3, [r7, #4]
 8016430:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016434:	687b      	ldr	r3, [r7, #4]
 8016436:	32b0      	adds	r2, #176	@ 0xb0
 8016438:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801643c:	2b00      	cmp	r3, #0
 801643e:	d101      	bne.n	8016444 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8016440:	2303      	movs	r3, #3
 8016442:	e01a      	b.n	801647a <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8016444:	78fb      	ldrb	r3, [r7, #3]
 8016446:	4619      	mov	r1, r3
 8016448:	6878      	ldr	r0, [r7, #4]
 801644a:	f002 f9ce 	bl	80187ea <USBD_LL_GetRxDataSize>
 801644e:	4602      	mov	r2, r0
 8016450:	68fb      	ldr	r3, [r7, #12]
 8016452:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8016456:	687b      	ldr	r3, [r7, #4]
 8016458:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801645c:	687a      	ldr	r2, [r7, #4]
 801645e:	33b0      	adds	r3, #176	@ 0xb0
 8016460:	009b      	lsls	r3, r3, #2
 8016462:	4413      	add	r3, r2
 8016464:	685b      	ldr	r3, [r3, #4]
 8016466:	68db      	ldr	r3, [r3, #12]
 8016468:	68fa      	ldr	r2, [r7, #12]
 801646a:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 801646e:	68fa      	ldr	r2, [r7, #12]
 8016470:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8016474:	4611      	mov	r1, r2
 8016476:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8016478:	2300      	movs	r3, #0
}
 801647a:	4618      	mov	r0, r3
 801647c:	3710      	adds	r7, #16
 801647e:	46bd      	mov	sp, r7
 8016480:	bd80      	pop	{r7, pc}

08016482 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8016482:	b580      	push	{r7, lr}
 8016484:	b084      	sub	sp, #16
 8016486:	af00      	add	r7, sp, #0
 8016488:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801648a:	687b      	ldr	r3, [r7, #4]
 801648c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016490:	687b      	ldr	r3, [r7, #4]
 8016492:	32b0      	adds	r2, #176	@ 0xb0
 8016494:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016498:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 801649a:	68fb      	ldr	r3, [r7, #12]
 801649c:	2b00      	cmp	r3, #0
 801649e:	d101      	bne.n	80164a4 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80164a0:	2303      	movs	r3, #3
 80164a2:	e024      	b.n	80164ee <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80164a4:	687b      	ldr	r3, [r7, #4]
 80164a6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80164aa:	687a      	ldr	r2, [r7, #4]
 80164ac:	33b0      	adds	r3, #176	@ 0xb0
 80164ae:	009b      	lsls	r3, r3, #2
 80164b0:	4413      	add	r3, r2
 80164b2:	685b      	ldr	r3, [r3, #4]
 80164b4:	2b00      	cmp	r3, #0
 80164b6:	d019      	beq.n	80164ec <USBD_CDC_EP0_RxReady+0x6a>
 80164b8:	68fb      	ldr	r3, [r7, #12]
 80164ba:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 80164be:	2bff      	cmp	r3, #255	@ 0xff
 80164c0:	d014      	beq.n	80164ec <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80164c2:	687b      	ldr	r3, [r7, #4]
 80164c4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80164c8:	687a      	ldr	r2, [r7, #4]
 80164ca:	33b0      	adds	r3, #176	@ 0xb0
 80164cc:	009b      	lsls	r3, r3, #2
 80164ce:	4413      	add	r3, r2
 80164d0:	685b      	ldr	r3, [r3, #4]
 80164d2:	689b      	ldr	r3, [r3, #8]
 80164d4:	68fa      	ldr	r2, [r7, #12]
 80164d6:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 80164da:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 80164dc:	68fa      	ldr	r2, [r7, #12]
 80164de:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80164e2:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80164e4:	68fb      	ldr	r3, [r7, #12]
 80164e6:	22ff      	movs	r2, #255	@ 0xff
 80164e8:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 80164ec:	2300      	movs	r3, #0
}
 80164ee:	4618      	mov	r0, r3
 80164f0:	3710      	adds	r7, #16
 80164f2:	46bd      	mov	sp, r7
 80164f4:	bd80      	pop	{r7, pc}
	...

080164f8 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80164f8:	b580      	push	{r7, lr}
 80164fa:	b086      	sub	sp, #24
 80164fc:	af00      	add	r7, sp, #0
 80164fe:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8016500:	2182      	movs	r1, #130	@ 0x82
 8016502:	4818      	ldr	r0, [pc, #96]	@ (8016564 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8016504:	f000 fd4f 	bl	8016fa6 <USBD_GetEpDesc>
 8016508:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 801650a:	2101      	movs	r1, #1
 801650c:	4815      	ldr	r0, [pc, #84]	@ (8016564 <USBD_CDC_GetFSCfgDesc+0x6c>)
 801650e:	f000 fd4a 	bl	8016fa6 <USBD_GetEpDesc>
 8016512:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8016514:	2181      	movs	r1, #129	@ 0x81
 8016516:	4813      	ldr	r0, [pc, #76]	@ (8016564 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8016518:	f000 fd45 	bl	8016fa6 <USBD_GetEpDesc>
 801651c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 801651e:	697b      	ldr	r3, [r7, #20]
 8016520:	2b00      	cmp	r3, #0
 8016522:	d002      	beq.n	801652a <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8016524:	697b      	ldr	r3, [r7, #20]
 8016526:	2210      	movs	r2, #16
 8016528:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 801652a:	693b      	ldr	r3, [r7, #16]
 801652c:	2b00      	cmp	r3, #0
 801652e:	d006      	beq.n	801653e <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8016530:	693b      	ldr	r3, [r7, #16]
 8016532:	2200      	movs	r2, #0
 8016534:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8016538:	711a      	strb	r2, [r3, #4]
 801653a:	2200      	movs	r2, #0
 801653c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 801653e:	68fb      	ldr	r3, [r7, #12]
 8016540:	2b00      	cmp	r3, #0
 8016542:	d006      	beq.n	8016552 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8016544:	68fb      	ldr	r3, [r7, #12]
 8016546:	2200      	movs	r2, #0
 8016548:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 801654c:	711a      	strb	r2, [r3, #4]
 801654e:	2200      	movs	r2, #0
 8016550:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8016552:	687b      	ldr	r3, [r7, #4]
 8016554:	2243      	movs	r2, #67	@ 0x43
 8016556:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8016558:	4b02      	ldr	r3, [pc, #8]	@ (8016564 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 801655a:	4618      	mov	r0, r3
 801655c:	3718      	adds	r7, #24
 801655e:	46bd      	mov	sp, r7
 8016560:	bd80      	pop	{r7, pc}
 8016562:	bf00      	nop
 8016564:	24000084 	.word	0x24000084

08016568 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8016568:	b580      	push	{r7, lr}
 801656a:	b086      	sub	sp, #24
 801656c:	af00      	add	r7, sp, #0
 801656e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8016570:	2182      	movs	r1, #130	@ 0x82
 8016572:	4818      	ldr	r0, [pc, #96]	@ (80165d4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8016574:	f000 fd17 	bl	8016fa6 <USBD_GetEpDesc>
 8016578:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 801657a:	2101      	movs	r1, #1
 801657c:	4815      	ldr	r0, [pc, #84]	@ (80165d4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 801657e:	f000 fd12 	bl	8016fa6 <USBD_GetEpDesc>
 8016582:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8016584:	2181      	movs	r1, #129	@ 0x81
 8016586:	4813      	ldr	r0, [pc, #76]	@ (80165d4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8016588:	f000 fd0d 	bl	8016fa6 <USBD_GetEpDesc>
 801658c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 801658e:	697b      	ldr	r3, [r7, #20]
 8016590:	2b00      	cmp	r3, #0
 8016592:	d002      	beq.n	801659a <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8016594:	697b      	ldr	r3, [r7, #20]
 8016596:	2210      	movs	r2, #16
 8016598:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 801659a:	693b      	ldr	r3, [r7, #16]
 801659c:	2b00      	cmp	r3, #0
 801659e:	d006      	beq.n	80165ae <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80165a0:	693b      	ldr	r3, [r7, #16]
 80165a2:	2200      	movs	r2, #0
 80165a4:	711a      	strb	r2, [r3, #4]
 80165a6:	2200      	movs	r2, #0
 80165a8:	f042 0202 	orr.w	r2, r2, #2
 80165ac:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80165ae:	68fb      	ldr	r3, [r7, #12]
 80165b0:	2b00      	cmp	r3, #0
 80165b2:	d006      	beq.n	80165c2 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80165b4:	68fb      	ldr	r3, [r7, #12]
 80165b6:	2200      	movs	r2, #0
 80165b8:	711a      	strb	r2, [r3, #4]
 80165ba:	2200      	movs	r2, #0
 80165bc:	f042 0202 	orr.w	r2, r2, #2
 80165c0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80165c2:	687b      	ldr	r3, [r7, #4]
 80165c4:	2243      	movs	r2, #67	@ 0x43
 80165c6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80165c8:	4b02      	ldr	r3, [pc, #8]	@ (80165d4 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 80165ca:	4618      	mov	r0, r3
 80165cc:	3718      	adds	r7, #24
 80165ce:	46bd      	mov	sp, r7
 80165d0:	bd80      	pop	{r7, pc}
 80165d2:	bf00      	nop
 80165d4:	24000084 	.word	0x24000084

080165d8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80165d8:	b580      	push	{r7, lr}
 80165da:	b086      	sub	sp, #24
 80165dc:	af00      	add	r7, sp, #0
 80165de:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80165e0:	2182      	movs	r1, #130	@ 0x82
 80165e2:	4818      	ldr	r0, [pc, #96]	@ (8016644 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80165e4:	f000 fcdf 	bl	8016fa6 <USBD_GetEpDesc>
 80165e8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80165ea:	2101      	movs	r1, #1
 80165ec:	4815      	ldr	r0, [pc, #84]	@ (8016644 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80165ee:	f000 fcda 	bl	8016fa6 <USBD_GetEpDesc>
 80165f2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80165f4:	2181      	movs	r1, #129	@ 0x81
 80165f6:	4813      	ldr	r0, [pc, #76]	@ (8016644 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80165f8:	f000 fcd5 	bl	8016fa6 <USBD_GetEpDesc>
 80165fc:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80165fe:	697b      	ldr	r3, [r7, #20]
 8016600:	2b00      	cmp	r3, #0
 8016602:	d002      	beq.n	801660a <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8016604:	697b      	ldr	r3, [r7, #20]
 8016606:	2210      	movs	r2, #16
 8016608:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 801660a:	693b      	ldr	r3, [r7, #16]
 801660c:	2b00      	cmp	r3, #0
 801660e:	d006      	beq.n	801661e <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8016610:	693b      	ldr	r3, [r7, #16]
 8016612:	2200      	movs	r2, #0
 8016614:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8016618:	711a      	strb	r2, [r3, #4]
 801661a:	2200      	movs	r2, #0
 801661c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 801661e:	68fb      	ldr	r3, [r7, #12]
 8016620:	2b00      	cmp	r3, #0
 8016622:	d006      	beq.n	8016632 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8016624:	68fb      	ldr	r3, [r7, #12]
 8016626:	2200      	movs	r2, #0
 8016628:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 801662c:	711a      	strb	r2, [r3, #4]
 801662e:	2200      	movs	r2, #0
 8016630:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8016632:	687b      	ldr	r3, [r7, #4]
 8016634:	2243      	movs	r2, #67	@ 0x43
 8016636:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8016638:	4b02      	ldr	r3, [pc, #8]	@ (8016644 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 801663a:	4618      	mov	r0, r3
 801663c:	3718      	adds	r7, #24
 801663e:	46bd      	mov	sp, r7
 8016640:	bd80      	pop	{r7, pc}
 8016642:	bf00      	nop
 8016644:	24000084 	.word	0x24000084

08016648 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8016648:	b480      	push	{r7}
 801664a:	b083      	sub	sp, #12
 801664c:	af00      	add	r7, sp, #0
 801664e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8016650:	687b      	ldr	r3, [r7, #4]
 8016652:	220a      	movs	r2, #10
 8016654:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8016656:	4b03      	ldr	r3, [pc, #12]	@ (8016664 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8016658:	4618      	mov	r0, r3
 801665a:	370c      	adds	r7, #12
 801665c:	46bd      	mov	sp, r7
 801665e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016662:	4770      	bx	lr
 8016664:	24000040 	.word	0x24000040

08016668 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8016668:	b480      	push	{r7}
 801666a:	b083      	sub	sp, #12
 801666c:	af00      	add	r7, sp, #0
 801666e:	6078      	str	r0, [r7, #4]
 8016670:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8016672:	683b      	ldr	r3, [r7, #0]
 8016674:	2b00      	cmp	r3, #0
 8016676:	d101      	bne.n	801667c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8016678:	2303      	movs	r3, #3
 801667a:	e009      	b.n	8016690 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 801667c:	687b      	ldr	r3, [r7, #4]
 801667e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8016682:	687a      	ldr	r2, [r7, #4]
 8016684:	33b0      	adds	r3, #176	@ 0xb0
 8016686:	009b      	lsls	r3, r3, #2
 8016688:	4413      	add	r3, r2
 801668a:	683a      	ldr	r2, [r7, #0]
 801668c:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 801668e:	2300      	movs	r3, #0
}
 8016690:	4618      	mov	r0, r3
 8016692:	370c      	adds	r7, #12
 8016694:	46bd      	mov	sp, r7
 8016696:	f85d 7b04 	ldr.w	r7, [sp], #4
 801669a:	4770      	bx	lr

0801669c <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 801669c:	b480      	push	{r7}
 801669e:	b087      	sub	sp, #28
 80166a0:	af00      	add	r7, sp, #0
 80166a2:	60f8      	str	r0, [r7, #12]
 80166a4:	60b9      	str	r1, [r7, #8]
 80166a6:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80166a8:	68fb      	ldr	r3, [r7, #12]
 80166aa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80166ae:	68fb      	ldr	r3, [r7, #12]
 80166b0:	32b0      	adds	r2, #176	@ 0xb0
 80166b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80166b6:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 80166b8:	697b      	ldr	r3, [r7, #20]
 80166ba:	2b00      	cmp	r3, #0
 80166bc:	d101      	bne.n	80166c2 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80166be:	2303      	movs	r3, #3
 80166c0:	e008      	b.n	80166d4 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 80166c2:	697b      	ldr	r3, [r7, #20]
 80166c4:	68ba      	ldr	r2, [r7, #8]
 80166c6:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 80166ca:	697b      	ldr	r3, [r7, #20]
 80166cc:	687a      	ldr	r2, [r7, #4]
 80166ce:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 80166d2:	2300      	movs	r3, #0
}
 80166d4:	4618      	mov	r0, r3
 80166d6:	371c      	adds	r7, #28
 80166d8:	46bd      	mov	sp, r7
 80166da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80166de:	4770      	bx	lr

080166e0 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 80166e0:	b480      	push	{r7}
 80166e2:	b085      	sub	sp, #20
 80166e4:	af00      	add	r7, sp, #0
 80166e6:	6078      	str	r0, [r7, #4]
 80166e8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80166ea:	687b      	ldr	r3, [r7, #4]
 80166ec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80166f0:	687b      	ldr	r3, [r7, #4]
 80166f2:	32b0      	adds	r2, #176	@ 0xb0
 80166f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80166f8:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80166fa:	68fb      	ldr	r3, [r7, #12]
 80166fc:	2b00      	cmp	r3, #0
 80166fe:	d101      	bne.n	8016704 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8016700:	2303      	movs	r3, #3
 8016702:	e004      	b.n	801670e <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8016704:	68fb      	ldr	r3, [r7, #12]
 8016706:	683a      	ldr	r2, [r7, #0]
 8016708:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 801670c:	2300      	movs	r3, #0
}
 801670e:	4618      	mov	r0, r3
 8016710:	3714      	adds	r7, #20
 8016712:	46bd      	mov	sp, r7
 8016714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016718:	4770      	bx	lr
	...

0801671c <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 801671c:	b580      	push	{r7, lr}
 801671e:	b084      	sub	sp, #16
 8016720:	af00      	add	r7, sp, #0
 8016722:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8016724:	687b      	ldr	r3, [r7, #4]
 8016726:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801672a:	687b      	ldr	r3, [r7, #4]
 801672c:	32b0      	adds	r2, #176	@ 0xb0
 801672e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016732:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8016734:	2301      	movs	r3, #1
 8016736:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8016738:	68bb      	ldr	r3, [r7, #8]
 801673a:	2b00      	cmp	r3, #0
 801673c:	d101      	bne.n	8016742 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 801673e:	2303      	movs	r3, #3
 8016740:	e025      	b.n	801678e <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8016742:	68bb      	ldr	r3, [r7, #8]
 8016744:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8016748:	2b00      	cmp	r3, #0
 801674a:	d11f      	bne.n	801678c <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 801674c:	68bb      	ldr	r3, [r7, #8]
 801674e:	2201      	movs	r2, #1
 8016750:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8016754:	4b10      	ldr	r3, [pc, #64]	@ (8016798 <USBD_CDC_TransmitPacket+0x7c>)
 8016756:	781b      	ldrb	r3, [r3, #0]
 8016758:	f003 020f 	and.w	r2, r3, #15
 801675c:	68bb      	ldr	r3, [r7, #8]
 801675e:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 8016762:	6878      	ldr	r0, [r7, #4]
 8016764:	4613      	mov	r3, r2
 8016766:	009b      	lsls	r3, r3, #2
 8016768:	4413      	add	r3, r2
 801676a:	009b      	lsls	r3, r3, #2
 801676c:	4403      	add	r3, r0
 801676e:	3318      	adds	r3, #24
 8016770:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8016772:	4b09      	ldr	r3, [pc, #36]	@ (8016798 <USBD_CDC_TransmitPacket+0x7c>)
 8016774:	7819      	ldrb	r1, [r3, #0]
 8016776:	68bb      	ldr	r3, [r7, #8]
 8016778:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 801677c:	68bb      	ldr	r3, [r7, #8]
 801677e:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8016782:	6878      	ldr	r0, [r7, #4]
 8016784:	f001 ffef 	bl	8018766 <USBD_LL_Transmit>

    ret = USBD_OK;
 8016788:	2300      	movs	r3, #0
 801678a:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 801678c:	7bfb      	ldrb	r3, [r7, #15]
}
 801678e:	4618      	mov	r0, r3
 8016790:	3710      	adds	r7, #16
 8016792:	46bd      	mov	sp, r7
 8016794:	bd80      	pop	{r7, pc}
 8016796:	bf00      	nop
 8016798:	240000c7 	.word	0x240000c7

0801679c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 801679c:	b580      	push	{r7, lr}
 801679e:	b084      	sub	sp, #16
 80167a0:	af00      	add	r7, sp, #0
 80167a2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80167a4:	687b      	ldr	r3, [r7, #4]
 80167a6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80167aa:	687b      	ldr	r3, [r7, #4]
 80167ac:	32b0      	adds	r2, #176	@ 0xb0
 80167ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80167b2:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80167b4:	687b      	ldr	r3, [r7, #4]
 80167b6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80167ba:	687b      	ldr	r3, [r7, #4]
 80167bc:	32b0      	adds	r2, #176	@ 0xb0
 80167be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80167c2:	2b00      	cmp	r3, #0
 80167c4:	d101      	bne.n	80167ca <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 80167c6:	2303      	movs	r3, #3
 80167c8:	e018      	b.n	80167fc <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80167ca:	687b      	ldr	r3, [r7, #4]
 80167cc:	7c1b      	ldrb	r3, [r3, #16]
 80167ce:	2b00      	cmp	r3, #0
 80167d0:	d10a      	bne.n	80167e8 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80167d2:	4b0c      	ldr	r3, [pc, #48]	@ (8016804 <USBD_CDC_ReceivePacket+0x68>)
 80167d4:	7819      	ldrb	r1, [r3, #0]
 80167d6:	68fb      	ldr	r3, [r7, #12]
 80167d8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80167dc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80167e0:	6878      	ldr	r0, [r7, #4]
 80167e2:	f001 ffe1 	bl	80187a8 <USBD_LL_PrepareReceive>
 80167e6:	e008      	b.n	80167fa <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80167e8:	4b06      	ldr	r3, [pc, #24]	@ (8016804 <USBD_CDC_ReceivePacket+0x68>)
 80167ea:	7819      	ldrb	r1, [r3, #0]
 80167ec:	68fb      	ldr	r3, [r7, #12]
 80167ee:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80167f2:	2340      	movs	r3, #64	@ 0x40
 80167f4:	6878      	ldr	r0, [r7, #4]
 80167f6:	f001 ffd7 	bl	80187a8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80167fa:	2300      	movs	r3, #0
}
 80167fc:	4618      	mov	r0, r3
 80167fe:	3710      	adds	r7, #16
 8016800:	46bd      	mov	sp, r7
 8016802:	bd80      	pop	{r7, pc}
 8016804:	240000c8 	.word	0x240000c8

08016808 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8016808:	b580      	push	{r7, lr}
 801680a:	b086      	sub	sp, #24
 801680c:	af00      	add	r7, sp, #0
 801680e:	60f8      	str	r0, [r7, #12]
 8016810:	60b9      	str	r1, [r7, #8]
 8016812:	4613      	mov	r3, r2
 8016814:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8016816:	68fb      	ldr	r3, [r7, #12]
 8016818:	2b00      	cmp	r3, #0
 801681a:	d101      	bne.n	8016820 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 801681c:	2303      	movs	r3, #3
 801681e:	e01f      	b.n	8016860 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8016820:	68fb      	ldr	r3, [r7, #12]
 8016822:	2200      	movs	r2, #0
 8016824:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8016828:	68fb      	ldr	r3, [r7, #12]
 801682a:	2200      	movs	r2, #0
 801682c:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8016830:	68fb      	ldr	r3, [r7, #12]
 8016832:	2200      	movs	r2, #0
 8016834:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8016838:	68bb      	ldr	r3, [r7, #8]
 801683a:	2b00      	cmp	r3, #0
 801683c:	d003      	beq.n	8016846 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 801683e:	68fb      	ldr	r3, [r7, #12]
 8016840:	68ba      	ldr	r2, [r7, #8]
 8016842:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8016846:	68fb      	ldr	r3, [r7, #12]
 8016848:	2201      	movs	r2, #1
 801684a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 801684e:	68fb      	ldr	r3, [r7, #12]
 8016850:	79fa      	ldrb	r2, [r7, #7]
 8016852:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8016854:	68f8      	ldr	r0, [r7, #12]
 8016856:	f001 fe4b 	bl	80184f0 <USBD_LL_Init>
 801685a:	4603      	mov	r3, r0
 801685c:	75fb      	strb	r3, [r7, #23]

  return ret;
 801685e:	7dfb      	ldrb	r3, [r7, #23]
}
 8016860:	4618      	mov	r0, r3
 8016862:	3718      	adds	r7, #24
 8016864:	46bd      	mov	sp, r7
 8016866:	bd80      	pop	{r7, pc}

08016868 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8016868:	b580      	push	{r7, lr}
 801686a:	b084      	sub	sp, #16
 801686c:	af00      	add	r7, sp, #0
 801686e:	6078      	str	r0, [r7, #4]
 8016870:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8016872:	2300      	movs	r3, #0
 8016874:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8016876:	683b      	ldr	r3, [r7, #0]
 8016878:	2b00      	cmp	r3, #0
 801687a:	d101      	bne.n	8016880 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 801687c:	2303      	movs	r3, #3
 801687e:	e025      	b.n	80168cc <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8016880:	687b      	ldr	r3, [r7, #4]
 8016882:	683a      	ldr	r2, [r7, #0]
 8016884:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8016888:	687b      	ldr	r3, [r7, #4]
 801688a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801688e:	687b      	ldr	r3, [r7, #4]
 8016890:	32ae      	adds	r2, #174	@ 0xae
 8016892:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016896:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016898:	2b00      	cmp	r3, #0
 801689a:	d00f      	beq.n	80168bc <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 801689c:	687b      	ldr	r3, [r7, #4]
 801689e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80168a2:	687b      	ldr	r3, [r7, #4]
 80168a4:	32ae      	adds	r2, #174	@ 0xae
 80168a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80168aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80168ac:	f107 020e 	add.w	r2, r7, #14
 80168b0:	4610      	mov	r0, r2
 80168b2:	4798      	blx	r3
 80168b4:	4602      	mov	r2, r0
 80168b6:	687b      	ldr	r3, [r7, #4]
 80168b8:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 80168bc:	687b      	ldr	r3, [r7, #4]
 80168be:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80168c2:	1c5a      	adds	r2, r3, #1
 80168c4:	687b      	ldr	r3, [r7, #4]
 80168c6:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 80168ca:	2300      	movs	r3, #0
}
 80168cc:	4618      	mov	r0, r3
 80168ce:	3710      	adds	r7, #16
 80168d0:	46bd      	mov	sp, r7
 80168d2:	bd80      	pop	{r7, pc}

080168d4 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80168d4:	b580      	push	{r7, lr}
 80168d6:	b082      	sub	sp, #8
 80168d8:	af00      	add	r7, sp, #0
 80168da:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80168dc:	6878      	ldr	r0, [r7, #4]
 80168de:	f001 fe59 	bl	8018594 <USBD_LL_Start>
 80168e2:	4603      	mov	r3, r0
}
 80168e4:	4618      	mov	r0, r3
 80168e6:	3708      	adds	r7, #8
 80168e8:	46bd      	mov	sp, r7
 80168ea:	bd80      	pop	{r7, pc}

080168ec <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 80168ec:	b480      	push	{r7}
 80168ee:	b083      	sub	sp, #12
 80168f0:	af00      	add	r7, sp, #0
 80168f2:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80168f4:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 80168f6:	4618      	mov	r0, r3
 80168f8:	370c      	adds	r7, #12
 80168fa:	46bd      	mov	sp, r7
 80168fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016900:	4770      	bx	lr

08016902 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8016902:	b580      	push	{r7, lr}
 8016904:	b084      	sub	sp, #16
 8016906:	af00      	add	r7, sp, #0
 8016908:	6078      	str	r0, [r7, #4]
 801690a:	460b      	mov	r3, r1
 801690c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 801690e:	2300      	movs	r3, #0
 8016910:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8016912:	687b      	ldr	r3, [r7, #4]
 8016914:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016918:	2b00      	cmp	r3, #0
 801691a:	d009      	beq.n	8016930 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 801691c:	687b      	ldr	r3, [r7, #4]
 801691e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016922:	681b      	ldr	r3, [r3, #0]
 8016924:	78fa      	ldrb	r2, [r7, #3]
 8016926:	4611      	mov	r1, r2
 8016928:	6878      	ldr	r0, [r7, #4]
 801692a:	4798      	blx	r3
 801692c:	4603      	mov	r3, r0
 801692e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8016930:	7bfb      	ldrb	r3, [r7, #15]
}
 8016932:	4618      	mov	r0, r3
 8016934:	3710      	adds	r7, #16
 8016936:	46bd      	mov	sp, r7
 8016938:	bd80      	pop	{r7, pc}

0801693a <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801693a:	b580      	push	{r7, lr}
 801693c:	b084      	sub	sp, #16
 801693e:	af00      	add	r7, sp, #0
 8016940:	6078      	str	r0, [r7, #4]
 8016942:	460b      	mov	r3, r1
 8016944:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8016946:	2300      	movs	r3, #0
 8016948:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 801694a:	687b      	ldr	r3, [r7, #4]
 801694c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016950:	685b      	ldr	r3, [r3, #4]
 8016952:	78fa      	ldrb	r2, [r7, #3]
 8016954:	4611      	mov	r1, r2
 8016956:	6878      	ldr	r0, [r7, #4]
 8016958:	4798      	blx	r3
 801695a:	4603      	mov	r3, r0
 801695c:	2b00      	cmp	r3, #0
 801695e:	d001      	beq.n	8016964 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8016960:	2303      	movs	r3, #3
 8016962:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8016964:	7bfb      	ldrb	r3, [r7, #15]
}
 8016966:	4618      	mov	r0, r3
 8016968:	3710      	adds	r7, #16
 801696a:	46bd      	mov	sp, r7
 801696c:	bd80      	pop	{r7, pc}

0801696e <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 801696e:	b580      	push	{r7, lr}
 8016970:	b084      	sub	sp, #16
 8016972:	af00      	add	r7, sp, #0
 8016974:	6078      	str	r0, [r7, #4]
 8016976:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8016978:	687b      	ldr	r3, [r7, #4]
 801697a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 801697e:	6839      	ldr	r1, [r7, #0]
 8016980:	4618      	mov	r0, r3
 8016982:	f001 f936 	bl	8017bf2 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8016986:	687b      	ldr	r3, [r7, #4]
 8016988:	2201      	movs	r2, #1
 801698a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 801698e:	687b      	ldr	r3, [r7, #4]
 8016990:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8016994:	461a      	mov	r2, r3
 8016996:	687b      	ldr	r3, [r7, #4]
 8016998:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 801699c:	687b      	ldr	r3, [r7, #4]
 801699e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80169a2:	f003 031f 	and.w	r3, r3, #31
 80169a6:	2b02      	cmp	r3, #2
 80169a8:	d01a      	beq.n	80169e0 <USBD_LL_SetupStage+0x72>
 80169aa:	2b02      	cmp	r3, #2
 80169ac:	d822      	bhi.n	80169f4 <USBD_LL_SetupStage+0x86>
 80169ae:	2b00      	cmp	r3, #0
 80169b0:	d002      	beq.n	80169b8 <USBD_LL_SetupStage+0x4a>
 80169b2:	2b01      	cmp	r3, #1
 80169b4:	d00a      	beq.n	80169cc <USBD_LL_SetupStage+0x5e>
 80169b6:	e01d      	b.n	80169f4 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80169b8:	687b      	ldr	r3, [r7, #4]
 80169ba:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80169be:	4619      	mov	r1, r3
 80169c0:	6878      	ldr	r0, [r7, #4]
 80169c2:	f000 fb63 	bl	801708c <USBD_StdDevReq>
 80169c6:	4603      	mov	r3, r0
 80169c8:	73fb      	strb	r3, [r7, #15]
      break;
 80169ca:	e020      	b.n	8016a0e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80169cc:	687b      	ldr	r3, [r7, #4]
 80169ce:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80169d2:	4619      	mov	r1, r3
 80169d4:	6878      	ldr	r0, [r7, #4]
 80169d6:	f000 fbcb 	bl	8017170 <USBD_StdItfReq>
 80169da:	4603      	mov	r3, r0
 80169dc:	73fb      	strb	r3, [r7, #15]
      break;
 80169de:	e016      	b.n	8016a0e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80169e0:	687b      	ldr	r3, [r7, #4]
 80169e2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80169e6:	4619      	mov	r1, r3
 80169e8:	6878      	ldr	r0, [r7, #4]
 80169ea:	f000 fc2d 	bl	8017248 <USBD_StdEPReq>
 80169ee:	4603      	mov	r3, r0
 80169f0:	73fb      	strb	r3, [r7, #15]
      break;
 80169f2:	e00c      	b.n	8016a0e <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80169f4:	687b      	ldr	r3, [r7, #4]
 80169f6:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80169fa:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80169fe:	b2db      	uxtb	r3, r3
 8016a00:	4619      	mov	r1, r3
 8016a02:	6878      	ldr	r0, [r7, #4]
 8016a04:	f001 fe26 	bl	8018654 <USBD_LL_StallEP>
 8016a08:	4603      	mov	r3, r0
 8016a0a:	73fb      	strb	r3, [r7, #15]
      break;
 8016a0c:	bf00      	nop
  }

  return ret;
 8016a0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8016a10:	4618      	mov	r0, r3
 8016a12:	3710      	adds	r7, #16
 8016a14:	46bd      	mov	sp, r7
 8016a16:	bd80      	pop	{r7, pc}

08016a18 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8016a18:	b580      	push	{r7, lr}
 8016a1a:	b086      	sub	sp, #24
 8016a1c:	af00      	add	r7, sp, #0
 8016a1e:	60f8      	str	r0, [r7, #12]
 8016a20:	460b      	mov	r3, r1
 8016a22:	607a      	str	r2, [r7, #4]
 8016a24:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8016a26:	2300      	movs	r3, #0
 8016a28:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8016a2a:	7afb      	ldrb	r3, [r7, #11]
 8016a2c:	2b00      	cmp	r3, #0
 8016a2e:	d16e      	bne.n	8016b0e <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8016a30:	68fb      	ldr	r3, [r7, #12]
 8016a32:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8016a36:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8016a38:	68fb      	ldr	r3, [r7, #12]
 8016a3a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8016a3e:	2b03      	cmp	r3, #3
 8016a40:	f040 8098 	bne.w	8016b74 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8016a44:	693b      	ldr	r3, [r7, #16]
 8016a46:	689a      	ldr	r2, [r3, #8]
 8016a48:	693b      	ldr	r3, [r7, #16]
 8016a4a:	68db      	ldr	r3, [r3, #12]
 8016a4c:	429a      	cmp	r2, r3
 8016a4e:	d913      	bls.n	8016a78 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8016a50:	693b      	ldr	r3, [r7, #16]
 8016a52:	689a      	ldr	r2, [r3, #8]
 8016a54:	693b      	ldr	r3, [r7, #16]
 8016a56:	68db      	ldr	r3, [r3, #12]
 8016a58:	1ad2      	subs	r2, r2, r3
 8016a5a:	693b      	ldr	r3, [r7, #16]
 8016a5c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8016a5e:	693b      	ldr	r3, [r7, #16]
 8016a60:	68da      	ldr	r2, [r3, #12]
 8016a62:	693b      	ldr	r3, [r7, #16]
 8016a64:	689b      	ldr	r3, [r3, #8]
 8016a66:	4293      	cmp	r3, r2
 8016a68:	bf28      	it	cs
 8016a6a:	4613      	movcs	r3, r2
 8016a6c:	461a      	mov	r2, r3
 8016a6e:	6879      	ldr	r1, [r7, #4]
 8016a70:	68f8      	ldr	r0, [r7, #12]
 8016a72:	f001 f9be 	bl	8017df2 <USBD_CtlContinueRx>
 8016a76:	e07d      	b.n	8016b74 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8016a78:	68fb      	ldr	r3, [r7, #12]
 8016a7a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8016a7e:	f003 031f 	and.w	r3, r3, #31
 8016a82:	2b02      	cmp	r3, #2
 8016a84:	d014      	beq.n	8016ab0 <USBD_LL_DataOutStage+0x98>
 8016a86:	2b02      	cmp	r3, #2
 8016a88:	d81d      	bhi.n	8016ac6 <USBD_LL_DataOutStage+0xae>
 8016a8a:	2b00      	cmp	r3, #0
 8016a8c:	d002      	beq.n	8016a94 <USBD_LL_DataOutStage+0x7c>
 8016a8e:	2b01      	cmp	r3, #1
 8016a90:	d003      	beq.n	8016a9a <USBD_LL_DataOutStage+0x82>
 8016a92:	e018      	b.n	8016ac6 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8016a94:	2300      	movs	r3, #0
 8016a96:	75bb      	strb	r3, [r7, #22]
            break;
 8016a98:	e018      	b.n	8016acc <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8016a9a:	68fb      	ldr	r3, [r7, #12]
 8016a9c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8016aa0:	b2db      	uxtb	r3, r3
 8016aa2:	4619      	mov	r1, r3
 8016aa4:	68f8      	ldr	r0, [r7, #12]
 8016aa6:	f000 fa64 	bl	8016f72 <USBD_CoreFindIF>
 8016aaa:	4603      	mov	r3, r0
 8016aac:	75bb      	strb	r3, [r7, #22]
            break;
 8016aae:	e00d      	b.n	8016acc <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8016ab0:	68fb      	ldr	r3, [r7, #12]
 8016ab2:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8016ab6:	b2db      	uxtb	r3, r3
 8016ab8:	4619      	mov	r1, r3
 8016aba:	68f8      	ldr	r0, [r7, #12]
 8016abc:	f000 fa66 	bl	8016f8c <USBD_CoreFindEP>
 8016ac0:	4603      	mov	r3, r0
 8016ac2:	75bb      	strb	r3, [r7, #22]
            break;
 8016ac4:	e002      	b.n	8016acc <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8016ac6:	2300      	movs	r3, #0
 8016ac8:	75bb      	strb	r3, [r7, #22]
            break;
 8016aca:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8016acc:	7dbb      	ldrb	r3, [r7, #22]
 8016ace:	2b00      	cmp	r3, #0
 8016ad0:	d119      	bne.n	8016b06 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016ad2:	68fb      	ldr	r3, [r7, #12]
 8016ad4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016ad8:	b2db      	uxtb	r3, r3
 8016ada:	2b03      	cmp	r3, #3
 8016adc:	d113      	bne.n	8016b06 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8016ade:	7dba      	ldrb	r2, [r7, #22]
 8016ae0:	68fb      	ldr	r3, [r7, #12]
 8016ae2:	32ae      	adds	r2, #174	@ 0xae
 8016ae4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016ae8:	691b      	ldr	r3, [r3, #16]
 8016aea:	2b00      	cmp	r3, #0
 8016aec:	d00b      	beq.n	8016b06 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8016aee:	7dba      	ldrb	r2, [r7, #22]
 8016af0:	68fb      	ldr	r3, [r7, #12]
 8016af2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8016af6:	7dba      	ldrb	r2, [r7, #22]
 8016af8:	68fb      	ldr	r3, [r7, #12]
 8016afa:	32ae      	adds	r2, #174	@ 0xae
 8016afc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016b00:	691b      	ldr	r3, [r3, #16]
 8016b02:	68f8      	ldr	r0, [r7, #12]
 8016b04:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8016b06:	68f8      	ldr	r0, [r7, #12]
 8016b08:	f001 f984 	bl	8017e14 <USBD_CtlSendStatus>
 8016b0c:	e032      	b.n	8016b74 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8016b0e:	7afb      	ldrb	r3, [r7, #11]
 8016b10:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8016b14:	b2db      	uxtb	r3, r3
 8016b16:	4619      	mov	r1, r3
 8016b18:	68f8      	ldr	r0, [r7, #12]
 8016b1a:	f000 fa37 	bl	8016f8c <USBD_CoreFindEP>
 8016b1e:	4603      	mov	r3, r0
 8016b20:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8016b22:	7dbb      	ldrb	r3, [r7, #22]
 8016b24:	2bff      	cmp	r3, #255	@ 0xff
 8016b26:	d025      	beq.n	8016b74 <USBD_LL_DataOutStage+0x15c>
 8016b28:	7dbb      	ldrb	r3, [r7, #22]
 8016b2a:	2b00      	cmp	r3, #0
 8016b2c:	d122      	bne.n	8016b74 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016b2e:	68fb      	ldr	r3, [r7, #12]
 8016b30:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016b34:	b2db      	uxtb	r3, r3
 8016b36:	2b03      	cmp	r3, #3
 8016b38:	d117      	bne.n	8016b6a <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8016b3a:	7dba      	ldrb	r2, [r7, #22]
 8016b3c:	68fb      	ldr	r3, [r7, #12]
 8016b3e:	32ae      	adds	r2, #174	@ 0xae
 8016b40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016b44:	699b      	ldr	r3, [r3, #24]
 8016b46:	2b00      	cmp	r3, #0
 8016b48:	d00f      	beq.n	8016b6a <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8016b4a:	7dba      	ldrb	r2, [r7, #22]
 8016b4c:	68fb      	ldr	r3, [r7, #12]
 8016b4e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8016b52:	7dba      	ldrb	r2, [r7, #22]
 8016b54:	68fb      	ldr	r3, [r7, #12]
 8016b56:	32ae      	adds	r2, #174	@ 0xae
 8016b58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016b5c:	699b      	ldr	r3, [r3, #24]
 8016b5e:	7afa      	ldrb	r2, [r7, #11]
 8016b60:	4611      	mov	r1, r2
 8016b62:	68f8      	ldr	r0, [r7, #12]
 8016b64:	4798      	blx	r3
 8016b66:	4603      	mov	r3, r0
 8016b68:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8016b6a:	7dfb      	ldrb	r3, [r7, #23]
 8016b6c:	2b00      	cmp	r3, #0
 8016b6e:	d001      	beq.n	8016b74 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8016b70:	7dfb      	ldrb	r3, [r7, #23]
 8016b72:	e000      	b.n	8016b76 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8016b74:	2300      	movs	r3, #0
}
 8016b76:	4618      	mov	r0, r3
 8016b78:	3718      	adds	r7, #24
 8016b7a:	46bd      	mov	sp, r7
 8016b7c:	bd80      	pop	{r7, pc}

08016b7e <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8016b7e:	b580      	push	{r7, lr}
 8016b80:	b086      	sub	sp, #24
 8016b82:	af00      	add	r7, sp, #0
 8016b84:	60f8      	str	r0, [r7, #12]
 8016b86:	460b      	mov	r3, r1
 8016b88:	607a      	str	r2, [r7, #4]
 8016b8a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8016b8c:	7afb      	ldrb	r3, [r7, #11]
 8016b8e:	2b00      	cmp	r3, #0
 8016b90:	d16f      	bne.n	8016c72 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8016b92:	68fb      	ldr	r3, [r7, #12]
 8016b94:	3314      	adds	r3, #20
 8016b96:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8016b98:	68fb      	ldr	r3, [r7, #12]
 8016b9a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8016b9e:	2b02      	cmp	r3, #2
 8016ba0:	d15a      	bne.n	8016c58 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8016ba2:	693b      	ldr	r3, [r7, #16]
 8016ba4:	689a      	ldr	r2, [r3, #8]
 8016ba6:	693b      	ldr	r3, [r7, #16]
 8016ba8:	68db      	ldr	r3, [r3, #12]
 8016baa:	429a      	cmp	r2, r3
 8016bac:	d914      	bls.n	8016bd8 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8016bae:	693b      	ldr	r3, [r7, #16]
 8016bb0:	689a      	ldr	r2, [r3, #8]
 8016bb2:	693b      	ldr	r3, [r7, #16]
 8016bb4:	68db      	ldr	r3, [r3, #12]
 8016bb6:	1ad2      	subs	r2, r2, r3
 8016bb8:	693b      	ldr	r3, [r7, #16]
 8016bba:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8016bbc:	693b      	ldr	r3, [r7, #16]
 8016bbe:	689b      	ldr	r3, [r3, #8]
 8016bc0:	461a      	mov	r2, r3
 8016bc2:	6879      	ldr	r1, [r7, #4]
 8016bc4:	68f8      	ldr	r0, [r7, #12]
 8016bc6:	f001 f8e6 	bl	8017d96 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8016bca:	2300      	movs	r3, #0
 8016bcc:	2200      	movs	r2, #0
 8016bce:	2100      	movs	r1, #0
 8016bd0:	68f8      	ldr	r0, [r7, #12]
 8016bd2:	f001 fde9 	bl	80187a8 <USBD_LL_PrepareReceive>
 8016bd6:	e03f      	b.n	8016c58 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8016bd8:	693b      	ldr	r3, [r7, #16]
 8016bda:	68da      	ldr	r2, [r3, #12]
 8016bdc:	693b      	ldr	r3, [r7, #16]
 8016bde:	689b      	ldr	r3, [r3, #8]
 8016be0:	429a      	cmp	r2, r3
 8016be2:	d11c      	bne.n	8016c1e <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8016be4:	693b      	ldr	r3, [r7, #16]
 8016be6:	685a      	ldr	r2, [r3, #4]
 8016be8:	693b      	ldr	r3, [r7, #16]
 8016bea:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8016bec:	429a      	cmp	r2, r3
 8016bee:	d316      	bcc.n	8016c1e <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8016bf0:	693b      	ldr	r3, [r7, #16]
 8016bf2:	685a      	ldr	r2, [r3, #4]
 8016bf4:	68fb      	ldr	r3, [r7, #12]
 8016bf6:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8016bfa:	429a      	cmp	r2, r3
 8016bfc:	d20f      	bcs.n	8016c1e <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8016bfe:	2200      	movs	r2, #0
 8016c00:	2100      	movs	r1, #0
 8016c02:	68f8      	ldr	r0, [r7, #12]
 8016c04:	f001 f8c7 	bl	8017d96 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8016c08:	68fb      	ldr	r3, [r7, #12]
 8016c0a:	2200      	movs	r2, #0
 8016c0c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8016c10:	2300      	movs	r3, #0
 8016c12:	2200      	movs	r2, #0
 8016c14:	2100      	movs	r1, #0
 8016c16:	68f8      	ldr	r0, [r7, #12]
 8016c18:	f001 fdc6 	bl	80187a8 <USBD_LL_PrepareReceive>
 8016c1c:	e01c      	b.n	8016c58 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016c1e:	68fb      	ldr	r3, [r7, #12]
 8016c20:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016c24:	b2db      	uxtb	r3, r3
 8016c26:	2b03      	cmp	r3, #3
 8016c28:	d10f      	bne.n	8016c4a <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8016c2a:	68fb      	ldr	r3, [r7, #12]
 8016c2c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016c30:	68db      	ldr	r3, [r3, #12]
 8016c32:	2b00      	cmp	r3, #0
 8016c34:	d009      	beq.n	8016c4a <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8016c36:	68fb      	ldr	r3, [r7, #12]
 8016c38:	2200      	movs	r2, #0
 8016c3a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8016c3e:	68fb      	ldr	r3, [r7, #12]
 8016c40:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016c44:	68db      	ldr	r3, [r3, #12]
 8016c46:	68f8      	ldr	r0, [r7, #12]
 8016c48:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8016c4a:	2180      	movs	r1, #128	@ 0x80
 8016c4c:	68f8      	ldr	r0, [r7, #12]
 8016c4e:	f001 fd01 	bl	8018654 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8016c52:	68f8      	ldr	r0, [r7, #12]
 8016c54:	f001 f8f1 	bl	8017e3a <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8016c58:	68fb      	ldr	r3, [r7, #12]
 8016c5a:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8016c5e:	2b00      	cmp	r3, #0
 8016c60:	d03a      	beq.n	8016cd8 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8016c62:	68f8      	ldr	r0, [r7, #12]
 8016c64:	f7ff fe42 	bl	80168ec <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8016c68:	68fb      	ldr	r3, [r7, #12]
 8016c6a:	2200      	movs	r2, #0
 8016c6c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8016c70:	e032      	b.n	8016cd8 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8016c72:	7afb      	ldrb	r3, [r7, #11]
 8016c74:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8016c78:	b2db      	uxtb	r3, r3
 8016c7a:	4619      	mov	r1, r3
 8016c7c:	68f8      	ldr	r0, [r7, #12]
 8016c7e:	f000 f985 	bl	8016f8c <USBD_CoreFindEP>
 8016c82:	4603      	mov	r3, r0
 8016c84:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8016c86:	7dfb      	ldrb	r3, [r7, #23]
 8016c88:	2bff      	cmp	r3, #255	@ 0xff
 8016c8a:	d025      	beq.n	8016cd8 <USBD_LL_DataInStage+0x15a>
 8016c8c:	7dfb      	ldrb	r3, [r7, #23]
 8016c8e:	2b00      	cmp	r3, #0
 8016c90:	d122      	bne.n	8016cd8 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016c92:	68fb      	ldr	r3, [r7, #12]
 8016c94:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016c98:	b2db      	uxtb	r3, r3
 8016c9a:	2b03      	cmp	r3, #3
 8016c9c:	d11c      	bne.n	8016cd8 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8016c9e:	7dfa      	ldrb	r2, [r7, #23]
 8016ca0:	68fb      	ldr	r3, [r7, #12]
 8016ca2:	32ae      	adds	r2, #174	@ 0xae
 8016ca4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016ca8:	695b      	ldr	r3, [r3, #20]
 8016caa:	2b00      	cmp	r3, #0
 8016cac:	d014      	beq.n	8016cd8 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8016cae:	7dfa      	ldrb	r2, [r7, #23]
 8016cb0:	68fb      	ldr	r3, [r7, #12]
 8016cb2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8016cb6:	7dfa      	ldrb	r2, [r7, #23]
 8016cb8:	68fb      	ldr	r3, [r7, #12]
 8016cba:	32ae      	adds	r2, #174	@ 0xae
 8016cbc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016cc0:	695b      	ldr	r3, [r3, #20]
 8016cc2:	7afa      	ldrb	r2, [r7, #11]
 8016cc4:	4611      	mov	r1, r2
 8016cc6:	68f8      	ldr	r0, [r7, #12]
 8016cc8:	4798      	blx	r3
 8016cca:	4603      	mov	r3, r0
 8016ccc:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8016cce:	7dbb      	ldrb	r3, [r7, #22]
 8016cd0:	2b00      	cmp	r3, #0
 8016cd2:	d001      	beq.n	8016cd8 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8016cd4:	7dbb      	ldrb	r3, [r7, #22]
 8016cd6:	e000      	b.n	8016cda <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8016cd8:	2300      	movs	r3, #0
}
 8016cda:	4618      	mov	r0, r3
 8016cdc:	3718      	adds	r7, #24
 8016cde:	46bd      	mov	sp, r7
 8016ce0:	bd80      	pop	{r7, pc}

08016ce2 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8016ce2:	b580      	push	{r7, lr}
 8016ce4:	b084      	sub	sp, #16
 8016ce6:	af00      	add	r7, sp, #0
 8016ce8:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8016cea:	2300      	movs	r3, #0
 8016cec:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8016cee:	687b      	ldr	r3, [r7, #4]
 8016cf0:	2201      	movs	r2, #1
 8016cf2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8016cf6:	687b      	ldr	r3, [r7, #4]
 8016cf8:	2200      	movs	r2, #0
 8016cfa:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8016cfe:	687b      	ldr	r3, [r7, #4]
 8016d00:	2200      	movs	r2, #0
 8016d02:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8016d04:	687b      	ldr	r3, [r7, #4]
 8016d06:	2200      	movs	r2, #0
 8016d08:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8016d0c:	687b      	ldr	r3, [r7, #4]
 8016d0e:	2200      	movs	r2, #0
 8016d10:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8016d14:	687b      	ldr	r3, [r7, #4]
 8016d16:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016d1a:	2b00      	cmp	r3, #0
 8016d1c:	d014      	beq.n	8016d48 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8016d1e:	687b      	ldr	r3, [r7, #4]
 8016d20:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016d24:	685b      	ldr	r3, [r3, #4]
 8016d26:	2b00      	cmp	r3, #0
 8016d28:	d00e      	beq.n	8016d48 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8016d2a:	687b      	ldr	r3, [r7, #4]
 8016d2c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016d30:	685b      	ldr	r3, [r3, #4]
 8016d32:	687a      	ldr	r2, [r7, #4]
 8016d34:	6852      	ldr	r2, [r2, #4]
 8016d36:	b2d2      	uxtb	r2, r2
 8016d38:	4611      	mov	r1, r2
 8016d3a:	6878      	ldr	r0, [r7, #4]
 8016d3c:	4798      	blx	r3
 8016d3e:	4603      	mov	r3, r0
 8016d40:	2b00      	cmp	r3, #0
 8016d42:	d001      	beq.n	8016d48 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8016d44:	2303      	movs	r3, #3
 8016d46:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8016d48:	2340      	movs	r3, #64	@ 0x40
 8016d4a:	2200      	movs	r2, #0
 8016d4c:	2100      	movs	r1, #0
 8016d4e:	6878      	ldr	r0, [r7, #4]
 8016d50:	f001 fc3b 	bl	80185ca <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8016d54:	687b      	ldr	r3, [r7, #4]
 8016d56:	2201      	movs	r2, #1
 8016d58:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8016d5c:	687b      	ldr	r3, [r7, #4]
 8016d5e:	2240      	movs	r2, #64	@ 0x40
 8016d60:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8016d64:	2340      	movs	r3, #64	@ 0x40
 8016d66:	2200      	movs	r2, #0
 8016d68:	2180      	movs	r1, #128	@ 0x80
 8016d6a:	6878      	ldr	r0, [r7, #4]
 8016d6c:	f001 fc2d 	bl	80185ca <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8016d70:	687b      	ldr	r3, [r7, #4]
 8016d72:	2201      	movs	r2, #1
 8016d74:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8016d76:	687b      	ldr	r3, [r7, #4]
 8016d78:	2240      	movs	r2, #64	@ 0x40
 8016d7a:	621a      	str	r2, [r3, #32]

  return ret;
 8016d7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8016d7e:	4618      	mov	r0, r3
 8016d80:	3710      	adds	r7, #16
 8016d82:	46bd      	mov	sp, r7
 8016d84:	bd80      	pop	{r7, pc}

08016d86 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8016d86:	b480      	push	{r7}
 8016d88:	b083      	sub	sp, #12
 8016d8a:	af00      	add	r7, sp, #0
 8016d8c:	6078      	str	r0, [r7, #4]
 8016d8e:	460b      	mov	r3, r1
 8016d90:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8016d92:	687b      	ldr	r3, [r7, #4]
 8016d94:	78fa      	ldrb	r2, [r7, #3]
 8016d96:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8016d98:	2300      	movs	r3, #0
}
 8016d9a:	4618      	mov	r0, r3
 8016d9c:	370c      	adds	r7, #12
 8016d9e:	46bd      	mov	sp, r7
 8016da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016da4:	4770      	bx	lr

08016da6 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8016da6:	b480      	push	{r7}
 8016da8:	b083      	sub	sp, #12
 8016daa:	af00      	add	r7, sp, #0
 8016dac:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8016dae:	687b      	ldr	r3, [r7, #4]
 8016db0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016db4:	b2db      	uxtb	r3, r3
 8016db6:	2b04      	cmp	r3, #4
 8016db8:	d006      	beq.n	8016dc8 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8016dba:	687b      	ldr	r3, [r7, #4]
 8016dbc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016dc0:	b2da      	uxtb	r2, r3
 8016dc2:	687b      	ldr	r3, [r7, #4]
 8016dc4:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8016dc8:	687b      	ldr	r3, [r7, #4]
 8016dca:	2204      	movs	r2, #4
 8016dcc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8016dd0:	2300      	movs	r3, #0
}
 8016dd2:	4618      	mov	r0, r3
 8016dd4:	370c      	adds	r7, #12
 8016dd6:	46bd      	mov	sp, r7
 8016dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016ddc:	4770      	bx	lr

08016dde <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8016dde:	b480      	push	{r7}
 8016de0:	b083      	sub	sp, #12
 8016de2:	af00      	add	r7, sp, #0
 8016de4:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8016de6:	687b      	ldr	r3, [r7, #4]
 8016de8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016dec:	b2db      	uxtb	r3, r3
 8016dee:	2b04      	cmp	r3, #4
 8016df0:	d106      	bne.n	8016e00 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8016df2:	687b      	ldr	r3, [r7, #4]
 8016df4:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8016df8:	b2da      	uxtb	r2, r3
 8016dfa:	687b      	ldr	r3, [r7, #4]
 8016dfc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8016e00:	2300      	movs	r3, #0
}
 8016e02:	4618      	mov	r0, r3
 8016e04:	370c      	adds	r7, #12
 8016e06:	46bd      	mov	sp, r7
 8016e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016e0c:	4770      	bx	lr

08016e0e <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8016e0e:	b580      	push	{r7, lr}
 8016e10:	b082      	sub	sp, #8
 8016e12:	af00      	add	r7, sp, #0
 8016e14:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016e16:	687b      	ldr	r3, [r7, #4]
 8016e18:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016e1c:	b2db      	uxtb	r3, r3
 8016e1e:	2b03      	cmp	r3, #3
 8016e20:	d110      	bne.n	8016e44 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8016e22:	687b      	ldr	r3, [r7, #4]
 8016e24:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016e28:	2b00      	cmp	r3, #0
 8016e2a:	d00b      	beq.n	8016e44 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8016e2c:	687b      	ldr	r3, [r7, #4]
 8016e2e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016e32:	69db      	ldr	r3, [r3, #28]
 8016e34:	2b00      	cmp	r3, #0
 8016e36:	d005      	beq.n	8016e44 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8016e38:	687b      	ldr	r3, [r7, #4]
 8016e3a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016e3e:	69db      	ldr	r3, [r3, #28]
 8016e40:	6878      	ldr	r0, [r7, #4]
 8016e42:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8016e44:	2300      	movs	r3, #0
}
 8016e46:	4618      	mov	r0, r3
 8016e48:	3708      	adds	r7, #8
 8016e4a:	46bd      	mov	sp, r7
 8016e4c:	bd80      	pop	{r7, pc}

08016e4e <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8016e4e:	b580      	push	{r7, lr}
 8016e50:	b082      	sub	sp, #8
 8016e52:	af00      	add	r7, sp, #0
 8016e54:	6078      	str	r0, [r7, #4]
 8016e56:	460b      	mov	r3, r1
 8016e58:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8016e5a:	687b      	ldr	r3, [r7, #4]
 8016e5c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016e60:	687b      	ldr	r3, [r7, #4]
 8016e62:	32ae      	adds	r2, #174	@ 0xae
 8016e64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016e68:	2b00      	cmp	r3, #0
 8016e6a:	d101      	bne.n	8016e70 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8016e6c:	2303      	movs	r3, #3
 8016e6e:	e01c      	b.n	8016eaa <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016e70:	687b      	ldr	r3, [r7, #4]
 8016e72:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016e76:	b2db      	uxtb	r3, r3
 8016e78:	2b03      	cmp	r3, #3
 8016e7a:	d115      	bne.n	8016ea8 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8016e7c:	687b      	ldr	r3, [r7, #4]
 8016e7e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016e82:	687b      	ldr	r3, [r7, #4]
 8016e84:	32ae      	adds	r2, #174	@ 0xae
 8016e86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016e8a:	6a1b      	ldr	r3, [r3, #32]
 8016e8c:	2b00      	cmp	r3, #0
 8016e8e:	d00b      	beq.n	8016ea8 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8016e90:	687b      	ldr	r3, [r7, #4]
 8016e92:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016e96:	687b      	ldr	r3, [r7, #4]
 8016e98:	32ae      	adds	r2, #174	@ 0xae
 8016e9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016e9e:	6a1b      	ldr	r3, [r3, #32]
 8016ea0:	78fa      	ldrb	r2, [r7, #3]
 8016ea2:	4611      	mov	r1, r2
 8016ea4:	6878      	ldr	r0, [r7, #4]
 8016ea6:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8016ea8:	2300      	movs	r3, #0
}
 8016eaa:	4618      	mov	r0, r3
 8016eac:	3708      	adds	r7, #8
 8016eae:	46bd      	mov	sp, r7
 8016eb0:	bd80      	pop	{r7, pc}

08016eb2 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8016eb2:	b580      	push	{r7, lr}
 8016eb4:	b082      	sub	sp, #8
 8016eb6:	af00      	add	r7, sp, #0
 8016eb8:	6078      	str	r0, [r7, #4]
 8016eba:	460b      	mov	r3, r1
 8016ebc:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8016ebe:	687b      	ldr	r3, [r7, #4]
 8016ec0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016ec4:	687b      	ldr	r3, [r7, #4]
 8016ec6:	32ae      	adds	r2, #174	@ 0xae
 8016ec8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016ecc:	2b00      	cmp	r3, #0
 8016ece:	d101      	bne.n	8016ed4 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8016ed0:	2303      	movs	r3, #3
 8016ed2:	e01c      	b.n	8016f0e <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016ed4:	687b      	ldr	r3, [r7, #4]
 8016ed6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016eda:	b2db      	uxtb	r3, r3
 8016edc:	2b03      	cmp	r3, #3
 8016ede:	d115      	bne.n	8016f0c <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8016ee0:	687b      	ldr	r3, [r7, #4]
 8016ee2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016ee6:	687b      	ldr	r3, [r7, #4]
 8016ee8:	32ae      	adds	r2, #174	@ 0xae
 8016eea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016eee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016ef0:	2b00      	cmp	r3, #0
 8016ef2:	d00b      	beq.n	8016f0c <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8016ef4:	687b      	ldr	r3, [r7, #4]
 8016ef6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016efa:	687b      	ldr	r3, [r7, #4]
 8016efc:	32ae      	adds	r2, #174	@ 0xae
 8016efe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016f02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016f04:	78fa      	ldrb	r2, [r7, #3]
 8016f06:	4611      	mov	r1, r2
 8016f08:	6878      	ldr	r0, [r7, #4]
 8016f0a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8016f0c:	2300      	movs	r3, #0
}
 8016f0e:	4618      	mov	r0, r3
 8016f10:	3708      	adds	r7, #8
 8016f12:	46bd      	mov	sp, r7
 8016f14:	bd80      	pop	{r7, pc}

08016f16 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8016f16:	b480      	push	{r7}
 8016f18:	b083      	sub	sp, #12
 8016f1a:	af00      	add	r7, sp, #0
 8016f1c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8016f1e:	2300      	movs	r3, #0
}
 8016f20:	4618      	mov	r0, r3
 8016f22:	370c      	adds	r7, #12
 8016f24:	46bd      	mov	sp, r7
 8016f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016f2a:	4770      	bx	lr

08016f2c <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8016f2c:	b580      	push	{r7, lr}
 8016f2e:	b084      	sub	sp, #16
 8016f30:	af00      	add	r7, sp, #0
 8016f32:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8016f34:	2300      	movs	r3, #0
 8016f36:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8016f38:	687b      	ldr	r3, [r7, #4]
 8016f3a:	2201      	movs	r2, #1
 8016f3c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8016f40:	687b      	ldr	r3, [r7, #4]
 8016f42:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016f46:	2b00      	cmp	r3, #0
 8016f48:	d00e      	beq.n	8016f68 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8016f4a:	687b      	ldr	r3, [r7, #4]
 8016f4c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016f50:	685b      	ldr	r3, [r3, #4]
 8016f52:	687a      	ldr	r2, [r7, #4]
 8016f54:	6852      	ldr	r2, [r2, #4]
 8016f56:	b2d2      	uxtb	r2, r2
 8016f58:	4611      	mov	r1, r2
 8016f5a:	6878      	ldr	r0, [r7, #4]
 8016f5c:	4798      	blx	r3
 8016f5e:	4603      	mov	r3, r0
 8016f60:	2b00      	cmp	r3, #0
 8016f62:	d001      	beq.n	8016f68 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8016f64:	2303      	movs	r3, #3
 8016f66:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8016f68:	7bfb      	ldrb	r3, [r7, #15]
}
 8016f6a:	4618      	mov	r0, r3
 8016f6c:	3710      	adds	r7, #16
 8016f6e:	46bd      	mov	sp, r7
 8016f70:	bd80      	pop	{r7, pc}

08016f72 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8016f72:	b480      	push	{r7}
 8016f74:	b083      	sub	sp, #12
 8016f76:	af00      	add	r7, sp, #0
 8016f78:	6078      	str	r0, [r7, #4]
 8016f7a:	460b      	mov	r3, r1
 8016f7c:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8016f7e:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8016f80:	4618      	mov	r0, r3
 8016f82:	370c      	adds	r7, #12
 8016f84:	46bd      	mov	sp, r7
 8016f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016f8a:	4770      	bx	lr

08016f8c <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8016f8c:	b480      	push	{r7}
 8016f8e:	b083      	sub	sp, #12
 8016f90:	af00      	add	r7, sp, #0
 8016f92:	6078      	str	r0, [r7, #4]
 8016f94:	460b      	mov	r3, r1
 8016f96:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8016f98:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8016f9a:	4618      	mov	r0, r3
 8016f9c:	370c      	adds	r7, #12
 8016f9e:	46bd      	mov	sp, r7
 8016fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016fa4:	4770      	bx	lr

08016fa6 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8016fa6:	b580      	push	{r7, lr}
 8016fa8:	b086      	sub	sp, #24
 8016faa:	af00      	add	r7, sp, #0
 8016fac:	6078      	str	r0, [r7, #4]
 8016fae:	460b      	mov	r3, r1
 8016fb0:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8016fb2:	687b      	ldr	r3, [r7, #4]
 8016fb4:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8016fb6:	687b      	ldr	r3, [r7, #4]
 8016fb8:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8016fba:	2300      	movs	r3, #0
 8016fbc:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8016fbe:	68fb      	ldr	r3, [r7, #12]
 8016fc0:	885b      	ldrh	r3, [r3, #2]
 8016fc2:	b29b      	uxth	r3, r3
 8016fc4:	68fa      	ldr	r2, [r7, #12]
 8016fc6:	7812      	ldrb	r2, [r2, #0]
 8016fc8:	4293      	cmp	r3, r2
 8016fca:	d91f      	bls.n	801700c <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8016fcc:	68fb      	ldr	r3, [r7, #12]
 8016fce:	781b      	ldrb	r3, [r3, #0]
 8016fd0:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8016fd2:	e013      	b.n	8016ffc <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8016fd4:	f107 030a 	add.w	r3, r7, #10
 8016fd8:	4619      	mov	r1, r3
 8016fda:	6978      	ldr	r0, [r7, #20]
 8016fdc:	f000 f81b 	bl	8017016 <USBD_GetNextDesc>
 8016fe0:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8016fe2:	697b      	ldr	r3, [r7, #20]
 8016fe4:	785b      	ldrb	r3, [r3, #1]
 8016fe6:	2b05      	cmp	r3, #5
 8016fe8:	d108      	bne.n	8016ffc <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8016fea:	697b      	ldr	r3, [r7, #20]
 8016fec:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8016fee:	693b      	ldr	r3, [r7, #16]
 8016ff0:	789b      	ldrb	r3, [r3, #2]
 8016ff2:	78fa      	ldrb	r2, [r7, #3]
 8016ff4:	429a      	cmp	r2, r3
 8016ff6:	d008      	beq.n	801700a <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8016ff8:	2300      	movs	r3, #0
 8016ffa:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8016ffc:	68fb      	ldr	r3, [r7, #12]
 8016ffe:	885b      	ldrh	r3, [r3, #2]
 8017000:	b29a      	uxth	r2, r3
 8017002:	897b      	ldrh	r3, [r7, #10]
 8017004:	429a      	cmp	r2, r3
 8017006:	d8e5      	bhi.n	8016fd4 <USBD_GetEpDesc+0x2e>
 8017008:	e000      	b.n	801700c <USBD_GetEpDesc+0x66>
          break;
 801700a:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 801700c:	693b      	ldr	r3, [r7, #16]
}
 801700e:	4618      	mov	r0, r3
 8017010:	3718      	adds	r7, #24
 8017012:	46bd      	mov	sp, r7
 8017014:	bd80      	pop	{r7, pc}

08017016 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8017016:	b480      	push	{r7}
 8017018:	b085      	sub	sp, #20
 801701a:	af00      	add	r7, sp, #0
 801701c:	6078      	str	r0, [r7, #4]
 801701e:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8017020:	687b      	ldr	r3, [r7, #4]
 8017022:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8017024:	683b      	ldr	r3, [r7, #0]
 8017026:	881b      	ldrh	r3, [r3, #0]
 8017028:	68fa      	ldr	r2, [r7, #12]
 801702a:	7812      	ldrb	r2, [r2, #0]
 801702c:	4413      	add	r3, r2
 801702e:	b29a      	uxth	r2, r3
 8017030:	683b      	ldr	r3, [r7, #0]
 8017032:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8017034:	68fb      	ldr	r3, [r7, #12]
 8017036:	781b      	ldrb	r3, [r3, #0]
 8017038:	461a      	mov	r2, r3
 801703a:	687b      	ldr	r3, [r7, #4]
 801703c:	4413      	add	r3, r2
 801703e:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8017040:	68fb      	ldr	r3, [r7, #12]
}
 8017042:	4618      	mov	r0, r3
 8017044:	3714      	adds	r7, #20
 8017046:	46bd      	mov	sp, r7
 8017048:	f85d 7b04 	ldr.w	r7, [sp], #4
 801704c:	4770      	bx	lr

0801704e <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 801704e:	b480      	push	{r7}
 8017050:	b087      	sub	sp, #28
 8017052:	af00      	add	r7, sp, #0
 8017054:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8017056:	687b      	ldr	r3, [r7, #4]
 8017058:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 801705a:	697b      	ldr	r3, [r7, #20]
 801705c:	781b      	ldrb	r3, [r3, #0]
 801705e:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8017060:	697b      	ldr	r3, [r7, #20]
 8017062:	3301      	adds	r3, #1
 8017064:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8017066:	697b      	ldr	r3, [r7, #20]
 8017068:	781b      	ldrb	r3, [r3, #0]
 801706a:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 801706c:	8a3b      	ldrh	r3, [r7, #16]
 801706e:	021b      	lsls	r3, r3, #8
 8017070:	b21a      	sxth	r2, r3
 8017072:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8017076:	4313      	orrs	r3, r2
 8017078:	b21b      	sxth	r3, r3
 801707a:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 801707c:	89fb      	ldrh	r3, [r7, #14]
}
 801707e:	4618      	mov	r0, r3
 8017080:	371c      	adds	r7, #28
 8017082:	46bd      	mov	sp, r7
 8017084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017088:	4770      	bx	lr
	...

0801708c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801708c:	b580      	push	{r7, lr}
 801708e:	b084      	sub	sp, #16
 8017090:	af00      	add	r7, sp, #0
 8017092:	6078      	str	r0, [r7, #4]
 8017094:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8017096:	2300      	movs	r3, #0
 8017098:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801709a:	683b      	ldr	r3, [r7, #0]
 801709c:	781b      	ldrb	r3, [r3, #0]
 801709e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80170a2:	2b40      	cmp	r3, #64	@ 0x40
 80170a4:	d005      	beq.n	80170b2 <USBD_StdDevReq+0x26>
 80170a6:	2b40      	cmp	r3, #64	@ 0x40
 80170a8:	d857      	bhi.n	801715a <USBD_StdDevReq+0xce>
 80170aa:	2b00      	cmp	r3, #0
 80170ac:	d00f      	beq.n	80170ce <USBD_StdDevReq+0x42>
 80170ae:	2b20      	cmp	r3, #32
 80170b0:	d153      	bne.n	801715a <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80170b2:	687b      	ldr	r3, [r7, #4]
 80170b4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80170b8:	687b      	ldr	r3, [r7, #4]
 80170ba:	32ae      	adds	r2, #174	@ 0xae
 80170bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80170c0:	689b      	ldr	r3, [r3, #8]
 80170c2:	6839      	ldr	r1, [r7, #0]
 80170c4:	6878      	ldr	r0, [r7, #4]
 80170c6:	4798      	blx	r3
 80170c8:	4603      	mov	r3, r0
 80170ca:	73fb      	strb	r3, [r7, #15]
      break;
 80170cc:	e04a      	b.n	8017164 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80170ce:	683b      	ldr	r3, [r7, #0]
 80170d0:	785b      	ldrb	r3, [r3, #1]
 80170d2:	2b09      	cmp	r3, #9
 80170d4:	d83b      	bhi.n	801714e <USBD_StdDevReq+0xc2>
 80170d6:	a201      	add	r2, pc, #4	@ (adr r2, 80170dc <USBD_StdDevReq+0x50>)
 80170d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80170dc:	08017131 	.word	0x08017131
 80170e0:	08017145 	.word	0x08017145
 80170e4:	0801714f 	.word	0x0801714f
 80170e8:	0801713b 	.word	0x0801713b
 80170ec:	0801714f 	.word	0x0801714f
 80170f0:	0801710f 	.word	0x0801710f
 80170f4:	08017105 	.word	0x08017105
 80170f8:	0801714f 	.word	0x0801714f
 80170fc:	08017127 	.word	0x08017127
 8017100:	08017119 	.word	0x08017119
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8017104:	6839      	ldr	r1, [r7, #0]
 8017106:	6878      	ldr	r0, [r7, #4]
 8017108:	f000 fa3c 	bl	8017584 <USBD_GetDescriptor>
          break;
 801710c:	e024      	b.n	8017158 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 801710e:	6839      	ldr	r1, [r7, #0]
 8017110:	6878      	ldr	r0, [r7, #4]
 8017112:	f000 fbcb 	bl	80178ac <USBD_SetAddress>
          break;
 8017116:	e01f      	b.n	8017158 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8017118:	6839      	ldr	r1, [r7, #0]
 801711a:	6878      	ldr	r0, [r7, #4]
 801711c:	f000 fc0a 	bl	8017934 <USBD_SetConfig>
 8017120:	4603      	mov	r3, r0
 8017122:	73fb      	strb	r3, [r7, #15]
          break;
 8017124:	e018      	b.n	8017158 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8017126:	6839      	ldr	r1, [r7, #0]
 8017128:	6878      	ldr	r0, [r7, #4]
 801712a:	f000 fcad 	bl	8017a88 <USBD_GetConfig>
          break;
 801712e:	e013      	b.n	8017158 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8017130:	6839      	ldr	r1, [r7, #0]
 8017132:	6878      	ldr	r0, [r7, #4]
 8017134:	f000 fcde 	bl	8017af4 <USBD_GetStatus>
          break;
 8017138:	e00e      	b.n	8017158 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 801713a:	6839      	ldr	r1, [r7, #0]
 801713c:	6878      	ldr	r0, [r7, #4]
 801713e:	f000 fd0d 	bl	8017b5c <USBD_SetFeature>
          break;
 8017142:	e009      	b.n	8017158 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8017144:	6839      	ldr	r1, [r7, #0]
 8017146:	6878      	ldr	r0, [r7, #4]
 8017148:	f000 fd31 	bl	8017bae <USBD_ClrFeature>
          break;
 801714c:	e004      	b.n	8017158 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 801714e:	6839      	ldr	r1, [r7, #0]
 8017150:	6878      	ldr	r0, [r7, #4]
 8017152:	f000 fd88 	bl	8017c66 <USBD_CtlError>
          break;
 8017156:	bf00      	nop
      }
      break;
 8017158:	e004      	b.n	8017164 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 801715a:	6839      	ldr	r1, [r7, #0]
 801715c:	6878      	ldr	r0, [r7, #4]
 801715e:	f000 fd82 	bl	8017c66 <USBD_CtlError>
      break;
 8017162:	bf00      	nop
  }

  return ret;
 8017164:	7bfb      	ldrb	r3, [r7, #15]
}
 8017166:	4618      	mov	r0, r3
 8017168:	3710      	adds	r7, #16
 801716a:	46bd      	mov	sp, r7
 801716c:	bd80      	pop	{r7, pc}
 801716e:	bf00      	nop

08017170 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017170:	b580      	push	{r7, lr}
 8017172:	b084      	sub	sp, #16
 8017174:	af00      	add	r7, sp, #0
 8017176:	6078      	str	r0, [r7, #4]
 8017178:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801717a:	2300      	movs	r3, #0
 801717c:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801717e:	683b      	ldr	r3, [r7, #0]
 8017180:	781b      	ldrb	r3, [r3, #0]
 8017182:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8017186:	2b40      	cmp	r3, #64	@ 0x40
 8017188:	d005      	beq.n	8017196 <USBD_StdItfReq+0x26>
 801718a:	2b40      	cmp	r3, #64	@ 0x40
 801718c:	d852      	bhi.n	8017234 <USBD_StdItfReq+0xc4>
 801718e:	2b00      	cmp	r3, #0
 8017190:	d001      	beq.n	8017196 <USBD_StdItfReq+0x26>
 8017192:	2b20      	cmp	r3, #32
 8017194:	d14e      	bne.n	8017234 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8017196:	687b      	ldr	r3, [r7, #4]
 8017198:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801719c:	b2db      	uxtb	r3, r3
 801719e:	3b01      	subs	r3, #1
 80171a0:	2b02      	cmp	r3, #2
 80171a2:	d840      	bhi.n	8017226 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80171a4:	683b      	ldr	r3, [r7, #0]
 80171a6:	889b      	ldrh	r3, [r3, #4]
 80171a8:	b2db      	uxtb	r3, r3
 80171aa:	2b01      	cmp	r3, #1
 80171ac:	d836      	bhi.n	801721c <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 80171ae:	683b      	ldr	r3, [r7, #0]
 80171b0:	889b      	ldrh	r3, [r3, #4]
 80171b2:	b2db      	uxtb	r3, r3
 80171b4:	4619      	mov	r1, r3
 80171b6:	6878      	ldr	r0, [r7, #4]
 80171b8:	f7ff fedb 	bl	8016f72 <USBD_CoreFindIF>
 80171bc:	4603      	mov	r3, r0
 80171be:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80171c0:	7bbb      	ldrb	r3, [r7, #14]
 80171c2:	2bff      	cmp	r3, #255	@ 0xff
 80171c4:	d01d      	beq.n	8017202 <USBD_StdItfReq+0x92>
 80171c6:	7bbb      	ldrb	r3, [r7, #14]
 80171c8:	2b00      	cmp	r3, #0
 80171ca:	d11a      	bne.n	8017202 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 80171cc:	7bba      	ldrb	r2, [r7, #14]
 80171ce:	687b      	ldr	r3, [r7, #4]
 80171d0:	32ae      	adds	r2, #174	@ 0xae
 80171d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80171d6:	689b      	ldr	r3, [r3, #8]
 80171d8:	2b00      	cmp	r3, #0
 80171da:	d00f      	beq.n	80171fc <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 80171dc:	7bba      	ldrb	r2, [r7, #14]
 80171de:	687b      	ldr	r3, [r7, #4]
 80171e0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80171e4:	7bba      	ldrb	r2, [r7, #14]
 80171e6:	687b      	ldr	r3, [r7, #4]
 80171e8:	32ae      	adds	r2, #174	@ 0xae
 80171ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80171ee:	689b      	ldr	r3, [r3, #8]
 80171f0:	6839      	ldr	r1, [r7, #0]
 80171f2:	6878      	ldr	r0, [r7, #4]
 80171f4:	4798      	blx	r3
 80171f6:	4603      	mov	r3, r0
 80171f8:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80171fa:	e004      	b.n	8017206 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 80171fc:	2303      	movs	r3, #3
 80171fe:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8017200:	e001      	b.n	8017206 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8017202:	2303      	movs	r3, #3
 8017204:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8017206:	683b      	ldr	r3, [r7, #0]
 8017208:	88db      	ldrh	r3, [r3, #6]
 801720a:	2b00      	cmp	r3, #0
 801720c:	d110      	bne.n	8017230 <USBD_StdItfReq+0xc0>
 801720e:	7bfb      	ldrb	r3, [r7, #15]
 8017210:	2b00      	cmp	r3, #0
 8017212:	d10d      	bne.n	8017230 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8017214:	6878      	ldr	r0, [r7, #4]
 8017216:	f000 fdfd 	bl	8017e14 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 801721a:	e009      	b.n	8017230 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 801721c:	6839      	ldr	r1, [r7, #0]
 801721e:	6878      	ldr	r0, [r7, #4]
 8017220:	f000 fd21 	bl	8017c66 <USBD_CtlError>
          break;
 8017224:	e004      	b.n	8017230 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8017226:	6839      	ldr	r1, [r7, #0]
 8017228:	6878      	ldr	r0, [r7, #4]
 801722a:	f000 fd1c 	bl	8017c66 <USBD_CtlError>
          break;
 801722e:	e000      	b.n	8017232 <USBD_StdItfReq+0xc2>
          break;
 8017230:	bf00      	nop
      }
      break;
 8017232:	e004      	b.n	801723e <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8017234:	6839      	ldr	r1, [r7, #0]
 8017236:	6878      	ldr	r0, [r7, #4]
 8017238:	f000 fd15 	bl	8017c66 <USBD_CtlError>
      break;
 801723c:	bf00      	nop
  }

  return ret;
 801723e:	7bfb      	ldrb	r3, [r7, #15]
}
 8017240:	4618      	mov	r0, r3
 8017242:	3710      	adds	r7, #16
 8017244:	46bd      	mov	sp, r7
 8017246:	bd80      	pop	{r7, pc}

08017248 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017248:	b580      	push	{r7, lr}
 801724a:	b084      	sub	sp, #16
 801724c:	af00      	add	r7, sp, #0
 801724e:	6078      	str	r0, [r7, #4]
 8017250:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8017252:	2300      	movs	r3, #0
 8017254:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8017256:	683b      	ldr	r3, [r7, #0]
 8017258:	889b      	ldrh	r3, [r3, #4]
 801725a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801725c:	683b      	ldr	r3, [r7, #0]
 801725e:	781b      	ldrb	r3, [r3, #0]
 8017260:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8017264:	2b40      	cmp	r3, #64	@ 0x40
 8017266:	d007      	beq.n	8017278 <USBD_StdEPReq+0x30>
 8017268:	2b40      	cmp	r3, #64	@ 0x40
 801726a:	f200 817f 	bhi.w	801756c <USBD_StdEPReq+0x324>
 801726e:	2b00      	cmp	r3, #0
 8017270:	d02a      	beq.n	80172c8 <USBD_StdEPReq+0x80>
 8017272:	2b20      	cmp	r3, #32
 8017274:	f040 817a 	bne.w	801756c <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8017278:	7bbb      	ldrb	r3, [r7, #14]
 801727a:	4619      	mov	r1, r3
 801727c:	6878      	ldr	r0, [r7, #4]
 801727e:	f7ff fe85 	bl	8016f8c <USBD_CoreFindEP>
 8017282:	4603      	mov	r3, r0
 8017284:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8017286:	7b7b      	ldrb	r3, [r7, #13]
 8017288:	2bff      	cmp	r3, #255	@ 0xff
 801728a:	f000 8174 	beq.w	8017576 <USBD_StdEPReq+0x32e>
 801728e:	7b7b      	ldrb	r3, [r7, #13]
 8017290:	2b00      	cmp	r3, #0
 8017292:	f040 8170 	bne.w	8017576 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8017296:	7b7a      	ldrb	r2, [r7, #13]
 8017298:	687b      	ldr	r3, [r7, #4]
 801729a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 801729e:	7b7a      	ldrb	r2, [r7, #13]
 80172a0:	687b      	ldr	r3, [r7, #4]
 80172a2:	32ae      	adds	r2, #174	@ 0xae
 80172a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80172a8:	689b      	ldr	r3, [r3, #8]
 80172aa:	2b00      	cmp	r3, #0
 80172ac:	f000 8163 	beq.w	8017576 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 80172b0:	7b7a      	ldrb	r2, [r7, #13]
 80172b2:	687b      	ldr	r3, [r7, #4]
 80172b4:	32ae      	adds	r2, #174	@ 0xae
 80172b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80172ba:	689b      	ldr	r3, [r3, #8]
 80172bc:	6839      	ldr	r1, [r7, #0]
 80172be:	6878      	ldr	r0, [r7, #4]
 80172c0:	4798      	blx	r3
 80172c2:	4603      	mov	r3, r0
 80172c4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80172c6:	e156      	b.n	8017576 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80172c8:	683b      	ldr	r3, [r7, #0]
 80172ca:	785b      	ldrb	r3, [r3, #1]
 80172cc:	2b03      	cmp	r3, #3
 80172ce:	d008      	beq.n	80172e2 <USBD_StdEPReq+0x9a>
 80172d0:	2b03      	cmp	r3, #3
 80172d2:	f300 8145 	bgt.w	8017560 <USBD_StdEPReq+0x318>
 80172d6:	2b00      	cmp	r3, #0
 80172d8:	f000 809b 	beq.w	8017412 <USBD_StdEPReq+0x1ca>
 80172dc:	2b01      	cmp	r3, #1
 80172de:	d03c      	beq.n	801735a <USBD_StdEPReq+0x112>
 80172e0:	e13e      	b.n	8017560 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80172e2:	687b      	ldr	r3, [r7, #4]
 80172e4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80172e8:	b2db      	uxtb	r3, r3
 80172ea:	2b02      	cmp	r3, #2
 80172ec:	d002      	beq.n	80172f4 <USBD_StdEPReq+0xac>
 80172ee:	2b03      	cmp	r3, #3
 80172f0:	d016      	beq.n	8017320 <USBD_StdEPReq+0xd8>
 80172f2:	e02c      	b.n	801734e <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80172f4:	7bbb      	ldrb	r3, [r7, #14]
 80172f6:	2b00      	cmp	r3, #0
 80172f8:	d00d      	beq.n	8017316 <USBD_StdEPReq+0xce>
 80172fa:	7bbb      	ldrb	r3, [r7, #14]
 80172fc:	2b80      	cmp	r3, #128	@ 0x80
 80172fe:	d00a      	beq.n	8017316 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8017300:	7bbb      	ldrb	r3, [r7, #14]
 8017302:	4619      	mov	r1, r3
 8017304:	6878      	ldr	r0, [r7, #4]
 8017306:	f001 f9a5 	bl	8018654 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 801730a:	2180      	movs	r1, #128	@ 0x80
 801730c:	6878      	ldr	r0, [r7, #4]
 801730e:	f001 f9a1 	bl	8018654 <USBD_LL_StallEP>
 8017312:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8017314:	e020      	b.n	8017358 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8017316:	6839      	ldr	r1, [r7, #0]
 8017318:	6878      	ldr	r0, [r7, #4]
 801731a:	f000 fca4 	bl	8017c66 <USBD_CtlError>
              break;
 801731e:	e01b      	b.n	8017358 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8017320:	683b      	ldr	r3, [r7, #0]
 8017322:	885b      	ldrh	r3, [r3, #2]
 8017324:	2b00      	cmp	r3, #0
 8017326:	d10e      	bne.n	8017346 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8017328:	7bbb      	ldrb	r3, [r7, #14]
 801732a:	2b00      	cmp	r3, #0
 801732c:	d00b      	beq.n	8017346 <USBD_StdEPReq+0xfe>
 801732e:	7bbb      	ldrb	r3, [r7, #14]
 8017330:	2b80      	cmp	r3, #128	@ 0x80
 8017332:	d008      	beq.n	8017346 <USBD_StdEPReq+0xfe>
 8017334:	683b      	ldr	r3, [r7, #0]
 8017336:	88db      	ldrh	r3, [r3, #6]
 8017338:	2b00      	cmp	r3, #0
 801733a:	d104      	bne.n	8017346 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 801733c:	7bbb      	ldrb	r3, [r7, #14]
 801733e:	4619      	mov	r1, r3
 8017340:	6878      	ldr	r0, [r7, #4]
 8017342:	f001 f987 	bl	8018654 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8017346:	6878      	ldr	r0, [r7, #4]
 8017348:	f000 fd64 	bl	8017e14 <USBD_CtlSendStatus>

              break;
 801734c:	e004      	b.n	8017358 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 801734e:	6839      	ldr	r1, [r7, #0]
 8017350:	6878      	ldr	r0, [r7, #4]
 8017352:	f000 fc88 	bl	8017c66 <USBD_CtlError>
              break;
 8017356:	bf00      	nop
          }
          break;
 8017358:	e107      	b.n	801756a <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 801735a:	687b      	ldr	r3, [r7, #4]
 801735c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8017360:	b2db      	uxtb	r3, r3
 8017362:	2b02      	cmp	r3, #2
 8017364:	d002      	beq.n	801736c <USBD_StdEPReq+0x124>
 8017366:	2b03      	cmp	r3, #3
 8017368:	d016      	beq.n	8017398 <USBD_StdEPReq+0x150>
 801736a:	e04b      	b.n	8017404 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 801736c:	7bbb      	ldrb	r3, [r7, #14]
 801736e:	2b00      	cmp	r3, #0
 8017370:	d00d      	beq.n	801738e <USBD_StdEPReq+0x146>
 8017372:	7bbb      	ldrb	r3, [r7, #14]
 8017374:	2b80      	cmp	r3, #128	@ 0x80
 8017376:	d00a      	beq.n	801738e <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8017378:	7bbb      	ldrb	r3, [r7, #14]
 801737a:	4619      	mov	r1, r3
 801737c:	6878      	ldr	r0, [r7, #4]
 801737e:	f001 f969 	bl	8018654 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8017382:	2180      	movs	r1, #128	@ 0x80
 8017384:	6878      	ldr	r0, [r7, #4]
 8017386:	f001 f965 	bl	8018654 <USBD_LL_StallEP>
 801738a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 801738c:	e040      	b.n	8017410 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 801738e:	6839      	ldr	r1, [r7, #0]
 8017390:	6878      	ldr	r0, [r7, #4]
 8017392:	f000 fc68 	bl	8017c66 <USBD_CtlError>
              break;
 8017396:	e03b      	b.n	8017410 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8017398:	683b      	ldr	r3, [r7, #0]
 801739a:	885b      	ldrh	r3, [r3, #2]
 801739c:	2b00      	cmp	r3, #0
 801739e:	d136      	bne.n	801740e <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80173a0:	7bbb      	ldrb	r3, [r7, #14]
 80173a2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80173a6:	2b00      	cmp	r3, #0
 80173a8:	d004      	beq.n	80173b4 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80173aa:	7bbb      	ldrb	r3, [r7, #14]
 80173ac:	4619      	mov	r1, r3
 80173ae:	6878      	ldr	r0, [r7, #4]
 80173b0:	f001 f96f 	bl	8018692 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 80173b4:	6878      	ldr	r0, [r7, #4]
 80173b6:	f000 fd2d 	bl	8017e14 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 80173ba:	7bbb      	ldrb	r3, [r7, #14]
 80173bc:	4619      	mov	r1, r3
 80173be:	6878      	ldr	r0, [r7, #4]
 80173c0:	f7ff fde4 	bl	8016f8c <USBD_CoreFindEP>
 80173c4:	4603      	mov	r3, r0
 80173c6:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80173c8:	7b7b      	ldrb	r3, [r7, #13]
 80173ca:	2bff      	cmp	r3, #255	@ 0xff
 80173cc:	d01f      	beq.n	801740e <USBD_StdEPReq+0x1c6>
 80173ce:	7b7b      	ldrb	r3, [r7, #13]
 80173d0:	2b00      	cmp	r3, #0
 80173d2:	d11c      	bne.n	801740e <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 80173d4:	7b7a      	ldrb	r2, [r7, #13]
 80173d6:	687b      	ldr	r3, [r7, #4]
 80173d8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 80173dc:	7b7a      	ldrb	r2, [r7, #13]
 80173de:	687b      	ldr	r3, [r7, #4]
 80173e0:	32ae      	adds	r2, #174	@ 0xae
 80173e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80173e6:	689b      	ldr	r3, [r3, #8]
 80173e8:	2b00      	cmp	r3, #0
 80173ea:	d010      	beq.n	801740e <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80173ec:	7b7a      	ldrb	r2, [r7, #13]
 80173ee:	687b      	ldr	r3, [r7, #4]
 80173f0:	32ae      	adds	r2, #174	@ 0xae
 80173f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80173f6:	689b      	ldr	r3, [r3, #8]
 80173f8:	6839      	ldr	r1, [r7, #0]
 80173fa:	6878      	ldr	r0, [r7, #4]
 80173fc:	4798      	blx	r3
 80173fe:	4603      	mov	r3, r0
 8017400:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8017402:	e004      	b.n	801740e <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8017404:	6839      	ldr	r1, [r7, #0]
 8017406:	6878      	ldr	r0, [r7, #4]
 8017408:	f000 fc2d 	bl	8017c66 <USBD_CtlError>
              break;
 801740c:	e000      	b.n	8017410 <USBD_StdEPReq+0x1c8>
              break;
 801740e:	bf00      	nop
          }
          break;
 8017410:	e0ab      	b.n	801756a <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8017412:	687b      	ldr	r3, [r7, #4]
 8017414:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8017418:	b2db      	uxtb	r3, r3
 801741a:	2b02      	cmp	r3, #2
 801741c:	d002      	beq.n	8017424 <USBD_StdEPReq+0x1dc>
 801741e:	2b03      	cmp	r3, #3
 8017420:	d032      	beq.n	8017488 <USBD_StdEPReq+0x240>
 8017422:	e097      	b.n	8017554 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8017424:	7bbb      	ldrb	r3, [r7, #14]
 8017426:	2b00      	cmp	r3, #0
 8017428:	d007      	beq.n	801743a <USBD_StdEPReq+0x1f2>
 801742a:	7bbb      	ldrb	r3, [r7, #14]
 801742c:	2b80      	cmp	r3, #128	@ 0x80
 801742e:	d004      	beq.n	801743a <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8017430:	6839      	ldr	r1, [r7, #0]
 8017432:	6878      	ldr	r0, [r7, #4]
 8017434:	f000 fc17 	bl	8017c66 <USBD_CtlError>
                break;
 8017438:	e091      	b.n	801755e <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801743a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801743e:	2b00      	cmp	r3, #0
 8017440:	da0b      	bge.n	801745a <USBD_StdEPReq+0x212>
 8017442:	7bbb      	ldrb	r3, [r7, #14]
 8017444:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8017448:	4613      	mov	r3, r2
 801744a:	009b      	lsls	r3, r3, #2
 801744c:	4413      	add	r3, r2
 801744e:	009b      	lsls	r3, r3, #2
 8017450:	3310      	adds	r3, #16
 8017452:	687a      	ldr	r2, [r7, #4]
 8017454:	4413      	add	r3, r2
 8017456:	3304      	adds	r3, #4
 8017458:	e00b      	b.n	8017472 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 801745a:	7bbb      	ldrb	r3, [r7, #14]
 801745c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8017460:	4613      	mov	r3, r2
 8017462:	009b      	lsls	r3, r3, #2
 8017464:	4413      	add	r3, r2
 8017466:	009b      	lsls	r3, r3, #2
 8017468:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 801746c:	687a      	ldr	r2, [r7, #4]
 801746e:	4413      	add	r3, r2
 8017470:	3304      	adds	r3, #4
 8017472:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8017474:	68bb      	ldr	r3, [r7, #8]
 8017476:	2200      	movs	r2, #0
 8017478:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 801747a:	68bb      	ldr	r3, [r7, #8]
 801747c:	2202      	movs	r2, #2
 801747e:	4619      	mov	r1, r3
 8017480:	6878      	ldr	r0, [r7, #4]
 8017482:	f000 fc6d 	bl	8017d60 <USBD_CtlSendData>
              break;
 8017486:	e06a      	b.n	801755e <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8017488:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801748c:	2b00      	cmp	r3, #0
 801748e:	da11      	bge.n	80174b4 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8017490:	7bbb      	ldrb	r3, [r7, #14]
 8017492:	f003 020f 	and.w	r2, r3, #15
 8017496:	6879      	ldr	r1, [r7, #4]
 8017498:	4613      	mov	r3, r2
 801749a:	009b      	lsls	r3, r3, #2
 801749c:	4413      	add	r3, r2
 801749e:	009b      	lsls	r3, r3, #2
 80174a0:	440b      	add	r3, r1
 80174a2:	3324      	adds	r3, #36	@ 0x24
 80174a4:	881b      	ldrh	r3, [r3, #0]
 80174a6:	2b00      	cmp	r3, #0
 80174a8:	d117      	bne.n	80174da <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 80174aa:	6839      	ldr	r1, [r7, #0]
 80174ac:	6878      	ldr	r0, [r7, #4]
 80174ae:	f000 fbda 	bl	8017c66 <USBD_CtlError>
                  break;
 80174b2:	e054      	b.n	801755e <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80174b4:	7bbb      	ldrb	r3, [r7, #14]
 80174b6:	f003 020f 	and.w	r2, r3, #15
 80174ba:	6879      	ldr	r1, [r7, #4]
 80174bc:	4613      	mov	r3, r2
 80174be:	009b      	lsls	r3, r3, #2
 80174c0:	4413      	add	r3, r2
 80174c2:	009b      	lsls	r3, r3, #2
 80174c4:	440b      	add	r3, r1
 80174c6:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80174ca:	881b      	ldrh	r3, [r3, #0]
 80174cc:	2b00      	cmp	r3, #0
 80174ce:	d104      	bne.n	80174da <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 80174d0:	6839      	ldr	r1, [r7, #0]
 80174d2:	6878      	ldr	r0, [r7, #4]
 80174d4:	f000 fbc7 	bl	8017c66 <USBD_CtlError>
                  break;
 80174d8:	e041      	b.n	801755e <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80174da:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80174de:	2b00      	cmp	r3, #0
 80174e0:	da0b      	bge.n	80174fa <USBD_StdEPReq+0x2b2>
 80174e2:	7bbb      	ldrb	r3, [r7, #14]
 80174e4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80174e8:	4613      	mov	r3, r2
 80174ea:	009b      	lsls	r3, r3, #2
 80174ec:	4413      	add	r3, r2
 80174ee:	009b      	lsls	r3, r3, #2
 80174f0:	3310      	adds	r3, #16
 80174f2:	687a      	ldr	r2, [r7, #4]
 80174f4:	4413      	add	r3, r2
 80174f6:	3304      	adds	r3, #4
 80174f8:	e00b      	b.n	8017512 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80174fa:	7bbb      	ldrb	r3, [r7, #14]
 80174fc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8017500:	4613      	mov	r3, r2
 8017502:	009b      	lsls	r3, r3, #2
 8017504:	4413      	add	r3, r2
 8017506:	009b      	lsls	r3, r3, #2
 8017508:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 801750c:	687a      	ldr	r2, [r7, #4]
 801750e:	4413      	add	r3, r2
 8017510:	3304      	adds	r3, #4
 8017512:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8017514:	7bbb      	ldrb	r3, [r7, #14]
 8017516:	2b00      	cmp	r3, #0
 8017518:	d002      	beq.n	8017520 <USBD_StdEPReq+0x2d8>
 801751a:	7bbb      	ldrb	r3, [r7, #14]
 801751c:	2b80      	cmp	r3, #128	@ 0x80
 801751e:	d103      	bne.n	8017528 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8017520:	68bb      	ldr	r3, [r7, #8]
 8017522:	2200      	movs	r2, #0
 8017524:	601a      	str	r2, [r3, #0]
 8017526:	e00e      	b.n	8017546 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8017528:	7bbb      	ldrb	r3, [r7, #14]
 801752a:	4619      	mov	r1, r3
 801752c:	6878      	ldr	r0, [r7, #4]
 801752e:	f001 f8cf 	bl	80186d0 <USBD_LL_IsStallEP>
 8017532:	4603      	mov	r3, r0
 8017534:	2b00      	cmp	r3, #0
 8017536:	d003      	beq.n	8017540 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8017538:	68bb      	ldr	r3, [r7, #8]
 801753a:	2201      	movs	r2, #1
 801753c:	601a      	str	r2, [r3, #0]
 801753e:	e002      	b.n	8017546 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8017540:	68bb      	ldr	r3, [r7, #8]
 8017542:	2200      	movs	r2, #0
 8017544:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8017546:	68bb      	ldr	r3, [r7, #8]
 8017548:	2202      	movs	r2, #2
 801754a:	4619      	mov	r1, r3
 801754c:	6878      	ldr	r0, [r7, #4]
 801754e:	f000 fc07 	bl	8017d60 <USBD_CtlSendData>
              break;
 8017552:	e004      	b.n	801755e <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8017554:	6839      	ldr	r1, [r7, #0]
 8017556:	6878      	ldr	r0, [r7, #4]
 8017558:	f000 fb85 	bl	8017c66 <USBD_CtlError>
              break;
 801755c:	bf00      	nop
          }
          break;
 801755e:	e004      	b.n	801756a <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8017560:	6839      	ldr	r1, [r7, #0]
 8017562:	6878      	ldr	r0, [r7, #4]
 8017564:	f000 fb7f 	bl	8017c66 <USBD_CtlError>
          break;
 8017568:	bf00      	nop
      }
      break;
 801756a:	e005      	b.n	8017578 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 801756c:	6839      	ldr	r1, [r7, #0]
 801756e:	6878      	ldr	r0, [r7, #4]
 8017570:	f000 fb79 	bl	8017c66 <USBD_CtlError>
      break;
 8017574:	e000      	b.n	8017578 <USBD_StdEPReq+0x330>
      break;
 8017576:	bf00      	nop
  }

  return ret;
 8017578:	7bfb      	ldrb	r3, [r7, #15]
}
 801757a:	4618      	mov	r0, r3
 801757c:	3710      	adds	r7, #16
 801757e:	46bd      	mov	sp, r7
 8017580:	bd80      	pop	{r7, pc}
	...

08017584 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017584:	b580      	push	{r7, lr}
 8017586:	b084      	sub	sp, #16
 8017588:	af00      	add	r7, sp, #0
 801758a:	6078      	str	r0, [r7, #4]
 801758c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 801758e:	2300      	movs	r3, #0
 8017590:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8017592:	2300      	movs	r3, #0
 8017594:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8017596:	2300      	movs	r3, #0
 8017598:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 801759a:	683b      	ldr	r3, [r7, #0]
 801759c:	885b      	ldrh	r3, [r3, #2]
 801759e:	0a1b      	lsrs	r3, r3, #8
 80175a0:	b29b      	uxth	r3, r3
 80175a2:	3b01      	subs	r3, #1
 80175a4:	2b0e      	cmp	r3, #14
 80175a6:	f200 8152 	bhi.w	801784e <USBD_GetDescriptor+0x2ca>
 80175aa:	a201      	add	r2, pc, #4	@ (adr r2, 80175b0 <USBD_GetDescriptor+0x2c>)
 80175ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80175b0:	08017621 	.word	0x08017621
 80175b4:	08017639 	.word	0x08017639
 80175b8:	08017679 	.word	0x08017679
 80175bc:	0801784f 	.word	0x0801784f
 80175c0:	0801784f 	.word	0x0801784f
 80175c4:	080177ef 	.word	0x080177ef
 80175c8:	0801781b 	.word	0x0801781b
 80175cc:	0801784f 	.word	0x0801784f
 80175d0:	0801784f 	.word	0x0801784f
 80175d4:	0801784f 	.word	0x0801784f
 80175d8:	0801784f 	.word	0x0801784f
 80175dc:	0801784f 	.word	0x0801784f
 80175e0:	0801784f 	.word	0x0801784f
 80175e4:	0801784f 	.word	0x0801784f
 80175e8:	080175ed 	.word	0x080175ed
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 80175ec:	687b      	ldr	r3, [r7, #4]
 80175ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80175f2:	69db      	ldr	r3, [r3, #28]
 80175f4:	2b00      	cmp	r3, #0
 80175f6:	d00b      	beq.n	8017610 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 80175f8:	687b      	ldr	r3, [r7, #4]
 80175fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80175fe:	69db      	ldr	r3, [r3, #28]
 8017600:	687a      	ldr	r2, [r7, #4]
 8017602:	7c12      	ldrb	r2, [r2, #16]
 8017604:	f107 0108 	add.w	r1, r7, #8
 8017608:	4610      	mov	r0, r2
 801760a:	4798      	blx	r3
 801760c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801760e:	e126      	b.n	801785e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8017610:	6839      	ldr	r1, [r7, #0]
 8017612:	6878      	ldr	r0, [r7, #4]
 8017614:	f000 fb27 	bl	8017c66 <USBD_CtlError>
        err++;
 8017618:	7afb      	ldrb	r3, [r7, #11]
 801761a:	3301      	adds	r3, #1
 801761c:	72fb      	strb	r3, [r7, #11]
      break;
 801761e:	e11e      	b.n	801785e <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8017620:	687b      	ldr	r3, [r7, #4]
 8017622:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8017626:	681b      	ldr	r3, [r3, #0]
 8017628:	687a      	ldr	r2, [r7, #4]
 801762a:	7c12      	ldrb	r2, [r2, #16]
 801762c:	f107 0108 	add.w	r1, r7, #8
 8017630:	4610      	mov	r0, r2
 8017632:	4798      	blx	r3
 8017634:	60f8      	str	r0, [r7, #12]
      break;
 8017636:	e112      	b.n	801785e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8017638:	687b      	ldr	r3, [r7, #4]
 801763a:	7c1b      	ldrb	r3, [r3, #16]
 801763c:	2b00      	cmp	r3, #0
 801763e:	d10d      	bne.n	801765c <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8017640:	687b      	ldr	r3, [r7, #4]
 8017642:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8017646:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8017648:	f107 0208 	add.w	r2, r7, #8
 801764c:	4610      	mov	r0, r2
 801764e:	4798      	blx	r3
 8017650:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8017652:	68fb      	ldr	r3, [r7, #12]
 8017654:	3301      	adds	r3, #1
 8017656:	2202      	movs	r2, #2
 8017658:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 801765a:	e100      	b.n	801785e <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 801765c:	687b      	ldr	r3, [r7, #4]
 801765e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8017662:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017664:	f107 0208 	add.w	r2, r7, #8
 8017668:	4610      	mov	r0, r2
 801766a:	4798      	blx	r3
 801766c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801766e:	68fb      	ldr	r3, [r7, #12]
 8017670:	3301      	adds	r3, #1
 8017672:	2202      	movs	r2, #2
 8017674:	701a      	strb	r2, [r3, #0]
      break;
 8017676:	e0f2      	b.n	801785e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8017678:	683b      	ldr	r3, [r7, #0]
 801767a:	885b      	ldrh	r3, [r3, #2]
 801767c:	b2db      	uxtb	r3, r3
 801767e:	2b05      	cmp	r3, #5
 8017680:	f200 80ac 	bhi.w	80177dc <USBD_GetDescriptor+0x258>
 8017684:	a201      	add	r2, pc, #4	@ (adr r2, 801768c <USBD_GetDescriptor+0x108>)
 8017686:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801768a:	bf00      	nop
 801768c:	080176a5 	.word	0x080176a5
 8017690:	080176d9 	.word	0x080176d9
 8017694:	0801770d 	.word	0x0801770d
 8017698:	08017741 	.word	0x08017741
 801769c:	08017775 	.word	0x08017775
 80176a0:	080177a9 	.word	0x080177a9
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80176a4:	687b      	ldr	r3, [r7, #4]
 80176a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80176aa:	685b      	ldr	r3, [r3, #4]
 80176ac:	2b00      	cmp	r3, #0
 80176ae:	d00b      	beq.n	80176c8 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80176b0:	687b      	ldr	r3, [r7, #4]
 80176b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80176b6:	685b      	ldr	r3, [r3, #4]
 80176b8:	687a      	ldr	r2, [r7, #4]
 80176ba:	7c12      	ldrb	r2, [r2, #16]
 80176bc:	f107 0108 	add.w	r1, r7, #8
 80176c0:	4610      	mov	r0, r2
 80176c2:	4798      	blx	r3
 80176c4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80176c6:	e091      	b.n	80177ec <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80176c8:	6839      	ldr	r1, [r7, #0]
 80176ca:	6878      	ldr	r0, [r7, #4]
 80176cc:	f000 facb 	bl	8017c66 <USBD_CtlError>
            err++;
 80176d0:	7afb      	ldrb	r3, [r7, #11]
 80176d2:	3301      	adds	r3, #1
 80176d4:	72fb      	strb	r3, [r7, #11]
          break;
 80176d6:	e089      	b.n	80177ec <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80176d8:	687b      	ldr	r3, [r7, #4]
 80176da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80176de:	689b      	ldr	r3, [r3, #8]
 80176e0:	2b00      	cmp	r3, #0
 80176e2:	d00b      	beq.n	80176fc <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80176e4:	687b      	ldr	r3, [r7, #4]
 80176e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80176ea:	689b      	ldr	r3, [r3, #8]
 80176ec:	687a      	ldr	r2, [r7, #4]
 80176ee:	7c12      	ldrb	r2, [r2, #16]
 80176f0:	f107 0108 	add.w	r1, r7, #8
 80176f4:	4610      	mov	r0, r2
 80176f6:	4798      	blx	r3
 80176f8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80176fa:	e077      	b.n	80177ec <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80176fc:	6839      	ldr	r1, [r7, #0]
 80176fe:	6878      	ldr	r0, [r7, #4]
 8017700:	f000 fab1 	bl	8017c66 <USBD_CtlError>
            err++;
 8017704:	7afb      	ldrb	r3, [r7, #11]
 8017706:	3301      	adds	r3, #1
 8017708:	72fb      	strb	r3, [r7, #11]
          break;
 801770a:	e06f      	b.n	80177ec <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 801770c:	687b      	ldr	r3, [r7, #4]
 801770e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8017712:	68db      	ldr	r3, [r3, #12]
 8017714:	2b00      	cmp	r3, #0
 8017716:	d00b      	beq.n	8017730 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8017718:	687b      	ldr	r3, [r7, #4]
 801771a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801771e:	68db      	ldr	r3, [r3, #12]
 8017720:	687a      	ldr	r2, [r7, #4]
 8017722:	7c12      	ldrb	r2, [r2, #16]
 8017724:	f107 0108 	add.w	r1, r7, #8
 8017728:	4610      	mov	r0, r2
 801772a:	4798      	blx	r3
 801772c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801772e:	e05d      	b.n	80177ec <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8017730:	6839      	ldr	r1, [r7, #0]
 8017732:	6878      	ldr	r0, [r7, #4]
 8017734:	f000 fa97 	bl	8017c66 <USBD_CtlError>
            err++;
 8017738:	7afb      	ldrb	r3, [r7, #11]
 801773a:	3301      	adds	r3, #1
 801773c:	72fb      	strb	r3, [r7, #11]
          break;
 801773e:	e055      	b.n	80177ec <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8017740:	687b      	ldr	r3, [r7, #4]
 8017742:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8017746:	691b      	ldr	r3, [r3, #16]
 8017748:	2b00      	cmp	r3, #0
 801774a:	d00b      	beq.n	8017764 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 801774c:	687b      	ldr	r3, [r7, #4]
 801774e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8017752:	691b      	ldr	r3, [r3, #16]
 8017754:	687a      	ldr	r2, [r7, #4]
 8017756:	7c12      	ldrb	r2, [r2, #16]
 8017758:	f107 0108 	add.w	r1, r7, #8
 801775c:	4610      	mov	r0, r2
 801775e:	4798      	blx	r3
 8017760:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8017762:	e043      	b.n	80177ec <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8017764:	6839      	ldr	r1, [r7, #0]
 8017766:	6878      	ldr	r0, [r7, #4]
 8017768:	f000 fa7d 	bl	8017c66 <USBD_CtlError>
            err++;
 801776c:	7afb      	ldrb	r3, [r7, #11]
 801776e:	3301      	adds	r3, #1
 8017770:	72fb      	strb	r3, [r7, #11]
          break;
 8017772:	e03b      	b.n	80177ec <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8017774:	687b      	ldr	r3, [r7, #4]
 8017776:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801777a:	695b      	ldr	r3, [r3, #20]
 801777c:	2b00      	cmp	r3, #0
 801777e:	d00b      	beq.n	8017798 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8017780:	687b      	ldr	r3, [r7, #4]
 8017782:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8017786:	695b      	ldr	r3, [r3, #20]
 8017788:	687a      	ldr	r2, [r7, #4]
 801778a:	7c12      	ldrb	r2, [r2, #16]
 801778c:	f107 0108 	add.w	r1, r7, #8
 8017790:	4610      	mov	r0, r2
 8017792:	4798      	blx	r3
 8017794:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8017796:	e029      	b.n	80177ec <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8017798:	6839      	ldr	r1, [r7, #0]
 801779a:	6878      	ldr	r0, [r7, #4]
 801779c:	f000 fa63 	bl	8017c66 <USBD_CtlError>
            err++;
 80177a0:	7afb      	ldrb	r3, [r7, #11]
 80177a2:	3301      	adds	r3, #1
 80177a4:	72fb      	strb	r3, [r7, #11]
          break;
 80177a6:	e021      	b.n	80177ec <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80177a8:	687b      	ldr	r3, [r7, #4]
 80177aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80177ae:	699b      	ldr	r3, [r3, #24]
 80177b0:	2b00      	cmp	r3, #0
 80177b2:	d00b      	beq.n	80177cc <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80177b4:	687b      	ldr	r3, [r7, #4]
 80177b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80177ba:	699b      	ldr	r3, [r3, #24]
 80177bc:	687a      	ldr	r2, [r7, #4]
 80177be:	7c12      	ldrb	r2, [r2, #16]
 80177c0:	f107 0108 	add.w	r1, r7, #8
 80177c4:	4610      	mov	r0, r2
 80177c6:	4798      	blx	r3
 80177c8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80177ca:	e00f      	b.n	80177ec <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80177cc:	6839      	ldr	r1, [r7, #0]
 80177ce:	6878      	ldr	r0, [r7, #4]
 80177d0:	f000 fa49 	bl	8017c66 <USBD_CtlError>
            err++;
 80177d4:	7afb      	ldrb	r3, [r7, #11]
 80177d6:	3301      	adds	r3, #1
 80177d8:	72fb      	strb	r3, [r7, #11]
          break;
 80177da:	e007      	b.n	80177ec <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 80177dc:	6839      	ldr	r1, [r7, #0]
 80177de:	6878      	ldr	r0, [r7, #4]
 80177e0:	f000 fa41 	bl	8017c66 <USBD_CtlError>
          err++;
 80177e4:	7afb      	ldrb	r3, [r7, #11]
 80177e6:	3301      	adds	r3, #1
 80177e8:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 80177ea:	bf00      	nop
      }
      break;
 80177ec:	e037      	b.n	801785e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80177ee:	687b      	ldr	r3, [r7, #4]
 80177f0:	7c1b      	ldrb	r3, [r3, #16]
 80177f2:	2b00      	cmp	r3, #0
 80177f4:	d109      	bne.n	801780a <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 80177f6:	687b      	ldr	r3, [r7, #4]
 80177f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80177fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80177fe:	f107 0208 	add.w	r2, r7, #8
 8017802:	4610      	mov	r0, r2
 8017804:	4798      	blx	r3
 8017806:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8017808:	e029      	b.n	801785e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 801780a:	6839      	ldr	r1, [r7, #0]
 801780c:	6878      	ldr	r0, [r7, #4]
 801780e:	f000 fa2a 	bl	8017c66 <USBD_CtlError>
        err++;
 8017812:	7afb      	ldrb	r3, [r7, #11]
 8017814:	3301      	adds	r3, #1
 8017816:	72fb      	strb	r3, [r7, #11]
      break;
 8017818:	e021      	b.n	801785e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801781a:	687b      	ldr	r3, [r7, #4]
 801781c:	7c1b      	ldrb	r3, [r3, #16]
 801781e:	2b00      	cmp	r3, #0
 8017820:	d10d      	bne.n	801783e <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8017822:	687b      	ldr	r3, [r7, #4]
 8017824:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8017828:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801782a:	f107 0208 	add.w	r2, r7, #8
 801782e:	4610      	mov	r0, r2
 8017830:	4798      	blx	r3
 8017832:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8017834:	68fb      	ldr	r3, [r7, #12]
 8017836:	3301      	adds	r3, #1
 8017838:	2207      	movs	r2, #7
 801783a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801783c:	e00f      	b.n	801785e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 801783e:	6839      	ldr	r1, [r7, #0]
 8017840:	6878      	ldr	r0, [r7, #4]
 8017842:	f000 fa10 	bl	8017c66 <USBD_CtlError>
        err++;
 8017846:	7afb      	ldrb	r3, [r7, #11]
 8017848:	3301      	adds	r3, #1
 801784a:	72fb      	strb	r3, [r7, #11]
      break;
 801784c:	e007      	b.n	801785e <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 801784e:	6839      	ldr	r1, [r7, #0]
 8017850:	6878      	ldr	r0, [r7, #4]
 8017852:	f000 fa08 	bl	8017c66 <USBD_CtlError>
      err++;
 8017856:	7afb      	ldrb	r3, [r7, #11]
 8017858:	3301      	adds	r3, #1
 801785a:	72fb      	strb	r3, [r7, #11]
      break;
 801785c:	bf00      	nop
  }

  if (err != 0U)
 801785e:	7afb      	ldrb	r3, [r7, #11]
 8017860:	2b00      	cmp	r3, #0
 8017862:	d11e      	bne.n	80178a2 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8017864:	683b      	ldr	r3, [r7, #0]
 8017866:	88db      	ldrh	r3, [r3, #6]
 8017868:	2b00      	cmp	r3, #0
 801786a:	d016      	beq.n	801789a <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 801786c:	893b      	ldrh	r3, [r7, #8]
 801786e:	2b00      	cmp	r3, #0
 8017870:	d00e      	beq.n	8017890 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 8017872:	683b      	ldr	r3, [r7, #0]
 8017874:	88da      	ldrh	r2, [r3, #6]
 8017876:	893b      	ldrh	r3, [r7, #8]
 8017878:	4293      	cmp	r3, r2
 801787a:	bf28      	it	cs
 801787c:	4613      	movcs	r3, r2
 801787e:	b29b      	uxth	r3, r3
 8017880:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8017882:	893b      	ldrh	r3, [r7, #8]
 8017884:	461a      	mov	r2, r3
 8017886:	68f9      	ldr	r1, [r7, #12]
 8017888:	6878      	ldr	r0, [r7, #4]
 801788a:	f000 fa69 	bl	8017d60 <USBD_CtlSendData>
 801788e:	e009      	b.n	80178a4 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8017890:	6839      	ldr	r1, [r7, #0]
 8017892:	6878      	ldr	r0, [r7, #4]
 8017894:	f000 f9e7 	bl	8017c66 <USBD_CtlError>
 8017898:	e004      	b.n	80178a4 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 801789a:	6878      	ldr	r0, [r7, #4]
 801789c:	f000 faba 	bl	8017e14 <USBD_CtlSendStatus>
 80178a0:	e000      	b.n	80178a4 <USBD_GetDescriptor+0x320>
    return;
 80178a2:	bf00      	nop
  }
}
 80178a4:	3710      	adds	r7, #16
 80178a6:	46bd      	mov	sp, r7
 80178a8:	bd80      	pop	{r7, pc}
 80178aa:	bf00      	nop

080178ac <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80178ac:	b580      	push	{r7, lr}
 80178ae:	b084      	sub	sp, #16
 80178b0:	af00      	add	r7, sp, #0
 80178b2:	6078      	str	r0, [r7, #4]
 80178b4:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80178b6:	683b      	ldr	r3, [r7, #0]
 80178b8:	889b      	ldrh	r3, [r3, #4]
 80178ba:	2b00      	cmp	r3, #0
 80178bc:	d131      	bne.n	8017922 <USBD_SetAddress+0x76>
 80178be:	683b      	ldr	r3, [r7, #0]
 80178c0:	88db      	ldrh	r3, [r3, #6]
 80178c2:	2b00      	cmp	r3, #0
 80178c4:	d12d      	bne.n	8017922 <USBD_SetAddress+0x76>
 80178c6:	683b      	ldr	r3, [r7, #0]
 80178c8:	885b      	ldrh	r3, [r3, #2]
 80178ca:	2b7f      	cmp	r3, #127	@ 0x7f
 80178cc:	d829      	bhi.n	8017922 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80178ce:	683b      	ldr	r3, [r7, #0]
 80178d0:	885b      	ldrh	r3, [r3, #2]
 80178d2:	b2db      	uxtb	r3, r3
 80178d4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80178d8:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80178da:	687b      	ldr	r3, [r7, #4]
 80178dc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80178e0:	b2db      	uxtb	r3, r3
 80178e2:	2b03      	cmp	r3, #3
 80178e4:	d104      	bne.n	80178f0 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 80178e6:	6839      	ldr	r1, [r7, #0]
 80178e8:	6878      	ldr	r0, [r7, #4]
 80178ea:	f000 f9bc 	bl	8017c66 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80178ee:	e01d      	b.n	801792c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80178f0:	687b      	ldr	r3, [r7, #4]
 80178f2:	7bfa      	ldrb	r2, [r7, #15]
 80178f4:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80178f8:	7bfb      	ldrb	r3, [r7, #15]
 80178fa:	4619      	mov	r1, r3
 80178fc:	6878      	ldr	r0, [r7, #4]
 80178fe:	f000 ff13 	bl	8018728 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8017902:	6878      	ldr	r0, [r7, #4]
 8017904:	f000 fa86 	bl	8017e14 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8017908:	7bfb      	ldrb	r3, [r7, #15]
 801790a:	2b00      	cmp	r3, #0
 801790c:	d004      	beq.n	8017918 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 801790e:	687b      	ldr	r3, [r7, #4]
 8017910:	2202      	movs	r2, #2
 8017912:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8017916:	e009      	b.n	801792c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8017918:	687b      	ldr	r3, [r7, #4]
 801791a:	2201      	movs	r2, #1
 801791c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8017920:	e004      	b.n	801792c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8017922:	6839      	ldr	r1, [r7, #0]
 8017924:	6878      	ldr	r0, [r7, #4]
 8017926:	f000 f99e 	bl	8017c66 <USBD_CtlError>
  }
}
 801792a:	bf00      	nop
 801792c:	bf00      	nop
 801792e:	3710      	adds	r7, #16
 8017930:	46bd      	mov	sp, r7
 8017932:	bd80      	pop	{r7, pc}

08017934 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017934:	b580      	push	{r7, lr}
 8017936:	b084      	sub	sp, #16
 8017938:	af00      	add	r7, sp, #0
 801793a:	6078      	str	r0, [r7, #4]
 801793c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801793e:	2300      	movs	r3, #0
 8017940:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8017942:	683b      	ldr	r3, [r7, #0]
 8017944:	885b      	ldrh	r3, [r3, #2]
 8017946:	b2da      	uxtb	r2, r3
 8017948:	4b4e      	ldr	r3, [pc, #312]	@ (8017a84 <USBD_SetConfig+0x150>)
 801794a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 801794c:	4b4d      	ldr	r3, [pc, #308]	@ (8017a84 <USBD_SetConfig+0x150>)
 801794e:	781b      	ldrb	r3, [r3, #0]
 8017950:	2b01      	cmp	r3, #1
 8017952:	d905      	bls.n	8017960 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8017954:	6839      	ldr	r1, [r7, #0]
 8017956:	6878      	ldr	r0, [r7, #4]
 8017958:	f000 f985 	bl	8017c66 <USBD_CtlError>
    return USBD_FAIL;
 801795c:	2303      	movs	r3, #3
 801795e:	e08c      	b.n	8017a7a <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8017960:	687b      	ldr	r3, [r7, #4]
 8017962:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8017966:	b2db      	uxtb	r3, r3
 8017968:	2b02      	cmp	r3, #2
 801796a:	d002      	beq.n	8017972 <USBD_SetConfig+0x3e>
 801796c:	2b03      	cmp	r3, #3
 801796e:	d029      	beq.n	80179c4 <USBD_SetConfig+0x90>
 8017970:	e075      	b.n	8017a5e <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8017972:	4b44      	ldr	r3, [pc, #272]	@ (8017a84 <USBD_SetConfig+0x150>)
 8017974:	781b      	ldrb	r3, [r3, #0]
 8017976:	2b00      	cmp	r3, #0
 8017978:	d020      	beq.n	80179bc <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 801797a:	4b42      	ldr	r3, [pc, #264]	@ (8017a84 <USBD_SetConfig+0x150>)
 801797c:	781b      	ldrb	r3, [r3, #0]
 801797e:	461a      	mov	r2, r3
 8017980:	687b      	ldr	r3, [r7, #4]
 8017982:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8017984:	4b3f      	ldr	r3, [pc, #252]	@ (8017a84 <USBD_SetConfig+0x150>)
 8017986:	781b      	ldrb	r3, [r3, #0]
 8017988:	4619      	mov	r1, r3
 801798a:	6878      	ldr	r0, [r7, #4]
 801798c:	f7fe ffb9 	bl	8016902 <USBD_SetClassConfig>
 8017990:	4603      	mov	r3, r0
 8017992:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8017994:	7bfb      	ldrb	r3, [r7, #15]
 8017996:	2b00      	cmp	r3, #0
 8017998:	d008      	beq.n	80179ac <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 801799a:	6839      	ldr	r1, [r7, #0]
 801799c:	6878      	ldr	r0, [r7, #4]
 801799e:	f000 f962 	bl	8017c66 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80179a2:	687b      	ldr	r3, [r7, #4]
 80179a4:	2202      	movs	r2, #2
 80179a6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80179aa:	e065      	b.n	8017a78 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80179ac:	6878      	ldr	r0, [r7, #4]
 80179ae:	f000 fa31 	bl	8017e14 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80179b2:	687b      	ldr	r3, [r7, #4]
 80179b4:	2203      	movs	r2, #3
 80179b6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80179ba:	e05d      	b.n	8017a78 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80179bc:	6878      	ldr	r0, [r7, #4]
 80179be:	f000 fa29 	bl	8017e14 <USBD_CtlSendStatus>
      break;
 80179c2:	e059      	b.n	8017a78 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80179c4:	4b2f      	ldr	r3, [pc, #188]	@ (8017a84 <USBD_SetConfig+0x150>)
 80179c6:	781b      	ldrb	r3, [r3, #0]
 80179c8:	2b00      	cmp	r3, #0
 80179ca:	d112      	bne.n	80179f2 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80179cc:	687b      	ldr	r3, [r7, #4]
 80179ce:	2202      	movs	r2, #2
 80179d0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 80179d4:	4b2b      	ldr	r3, [pc, #172]	@ (8017a84 <USBD_SetConfig+0x150>)
 80179d6:	781b      	ldrb	r3, [r3, #0]
 80179d8:	461a      	mov	r2, r3
 80179da:	687b      	ldr	r3, [r7, #4]
 80179dc:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80179de:	4b29      	ldr	r3, [pc, #164]	@ (8017a84 <USBD_SetConfig+0x150>)
 80179e0:	781b      	ldrb	r3, [r3, #0]
 80179e2:	4619      	mov	r1, r3
 80179e4:	6878      	ldr	r0, [r7, #4]
 80179e6:	f7fe ffa8 	bl	801693a <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80179ea:	6878      	ldr	r0, [r7, #4]
 80179ec:	f000 fa12 	bl	8017e14 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80179f0:	e042      	b.n	8017a78 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 80179f2:	4b24      	ldr	r3, [pc, #144]	@ (8017a84 <USBD_SetConfig+0x150>)
 80179f4:	781b      	ldrb	r3, [r3, #0]
 80179f6:	461a      	mov	r2, r3
 80179f8:	687b      	ldr	r3, [r7, #4]
 80179fa:	685b      	ldr	r3, [r3, #4]
 80179fc:	429a      	cmp	r2, r3
 80179fe:	d02a      	beq.n	8017a56 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8017a00:	687b      	ldr	r3, [r7, #4]
 8017a02:	685b      	ldr	r3, [r3, #4]
 8017a04:	b2db      	uxtb	r3, r3
 8017a06:	4619      	mov	r1, r3
 8017a08:	6878      	ldr	r0, [r7, #4]
 8017a0a:	f7fe ff96 	bl	801693a <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8017a0e:	4b1d      	ldr	r3, [pc, #116]	@ (8017a84 <USBD_SetConfig+0x150>)
 8017a10:	781b      	ldrb	r3, [r3, #0]
 8017a12:	461a      	mov	r2, r3
 8017a14:	687b      	ldr	r3, [r7, #4]
 8017a16:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8017a18:	4b1a      	ldr	r3, [pc, #104]	@ (8017a84 <USBD_SetConfig+0x150>)
 8017a1a:	781b      	ldrb	r3, [r3, #0]
 8017a1c:	4619      	mov	r1, r3
 8017a1e:	6878      	ldr	r0, [r7, #4]
 8017a20:	f7fe ff6f 	bl	8016902 <USBD_SetClassConfig>
 8017a24:	4603      	mov	r3, r0
 8017a26:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8017a28:	7bfb      	ldrb	r3, [r7, #15]
 8017a2a:	2b00      	cmp	r3, #0
 8017a2c:	d00f      	beq.n	8017a4e <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8017a2e:	6839      	ldr	r1, [r7, #0]
 8017a30:	6878      	ldr	r0, [r7, #4]
 8017a32:	f000 f918 	bl	8017c66 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8017a36:	687b      	ldr	r3, [r7, #4]
 8017a38:	685b      	ldr	r3, [r3, #4]
 8017a3a:	b2db      	uxtb	r3, r3
 8017a3c:	4619      	mov	r1, r3
 8017a3e:	6878      	ldr	r0, [r7, #4]
 8017a40:	f7fe ff7b 	bl	801693a <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8017a44:	687b      	ldr	r3, [r7, #4]
 8017a46:	2202      	movs	r2, #2
 8017a48:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8017a4c:	e014      	b.n	8017a78 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8017a4e:	6878      	ldr	r0, [r7, #4]
 8017a50:	f000 f9e0 	bl	8017e14 <USBD_CtlSendStatus>
      break;
 8017a54:	e010      	b.n	8017a78 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8017a56:	6878      	ldr	r0, [r7, #4]
 8017a58:	f000 f9dc 	bl	8017e14 <USBD_CtlSendStatus>
      break;
 8017a5c:	e00c      	b.n	8017a78 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8017a5e:	6839      	ldr	r1, [r7, #0]
 8017a60:	6878      	ldr	r0, [r7, #4]
 8017a62:	f000 f900 	bl	8017c66 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8017a66:	4b07      	ldr	r3, [pc, #28]	@ (8017a84 <USBD_SetConfig+0x150>)
 8017a68:	781b      	ldrb	r3, [r3, #0]
 8017a6a:	4619      	mov	r1, r3
 8017a6c:	6878      	ldr	r0, [r7, #4]
 8017a6e:	f7fe ff64 	bl	801693a <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8017a72:	2303      	movs	r3, #3
 8017a74:	73fb      	strb	r3, [r7, #15]
      break;
 8017a76:	bf00      	nop
  }

  return ret;
 8017a78:	7bfb      	ldrb	r3, [r7, #15]
}
 8017a7a:	4618      	mov	r0, r3
 8017a7c:	3710      	adds	r7, #16
 8017a7e:	46bd      	mov	sp, r7
 8017a80:	bd80      	pop	{r7, pc}
 8017a82:	bf00      	nop
 8017a84:	240136b8 	.word	0x240136b8

08017a88 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017a88:	b580      	push	{r7, lr}
 8017a8a:	b082      	sub	sp, #8
 8017a8c:	af00      	add	r7, sp, #0
 8017a8e:	6078      	str	r0, [r7, #4]
 8017a90:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8017a92:	683b      	ldr	r3, [r7, #0]
 8017a94:	88db      	ldrh	r3, [r3, #6]
 8017a96:	2b01      	cmp	r3, #1
 8017a98:	d004      	beq.n	8017aa4 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8017a9a:	6839      	ldr	r1, [r7, #0]
 8017a9c:	6878      	ldr	r0, [r7, #4]
 8017a9e:	f000 f8e2 	bl	8017c66 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8017aa2:	e023      	b.n	8017aec <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8017aa4:	687b      	ldr	r3, [r7, #4]
 8017aa6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8017aaa:	b2db      	uxtb	r3, r3
 8017aac:	2b02      	cmp	r3, #2
 8017aae:	dc02      	bgt.n	8017ab6 <USBD_GetConfig+0x2e>
 8017ab0:	2b00      	cmp	r3, #0
 8017ab2:	dc03      	bgt.n	8017abc <USBD_GetConfig+0x34>
 8017ab4:	e015      	b.n	8017ae2 <USBD_GetConfig+0x5a>
 8017ab6:	2b03      	cmp	r3, #3
 8017ab8:	d00b      	beq.n	8017ad2 <USBD_GetConfig+0x4a>
 8017aba:	e012      	b.n	8017ae2 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8017abc:	687b      	ldr	r3, [r7, #4]
 8017abe:	2200      	movs	r2, #0
 8017ac0:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8017ac2:	687b      	ldr	r3, [r7, #4]
 8017ac4:	3308      	adds	r3, #8
 8017ac6:	2201      	movs	r2, #1
 8017ac8:	4619      	mov	r1, r3
 8017aca:	6878      	ldr	r0, [r7, #4]
 8017acc:	f000 f948 	bl	8017d60 <USBD_CtlSendData>
        break;
 8017ad0:	e00c      	b.n	8017aec <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8017ad2:	687b      	ldr	r3, [r7, #4]
 8017ad4:	3304      	adds	r3, #4
 8017ad6:	2201      	movs	r2, #1
 8017ad8:	4619      	mov	r1, r3
 8017ada:	6878      	ldr	r0, [r7, #4]
 8017adc:	f000 f940 	bl	8017d60 <USBD_CtlSendData>
        break;
 8017ae0:	e004      	b.n	8017aec <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8017ae2:	6839      	ldr	r1, [r7, #0]
 8017ae4:	6878      	ldr	r0, [r7, #4]
 8017ae6:	f000 f8be 	bl	8017c66 <USBD_CtlError>
        break;
 8017aea:	bf00      	nop
}
 8017aec:	bf00      	nop
 8017aee:	3708      	adds	r7, #8
 8017af0:	46bd      	mov	sp, r7
 8017af2:	bd80      	pop	{r7, pc}

08017af4 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017af4:	b580      	push	{r7, lr}
 8017af6:	b082      	sub	sp, #8
 8017af8:	af00      	add	r7, sp, #0
 8017afa:	6078      	str	r0, [r7, #4]
 8017afc:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8017afe:	687b      	ldr	r3, [r7, #4]
 8017b00:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8017b04:	b2db      	uxtb	r3, r3
 8017b06:	3b01      	subs	r3, #1
 8017b08:	2b02      	cmp	r3, #2
 8017b0a:	d81e      	bhi.n	8017b4a <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8017b0c:	683b      	ldr	r3, [r7, #0]
 8017b0e:	88db      	ldrh	r3, [r3, #6]
 8017b10:	2b02      	cmp	r3, #2
 8017b12:	d004      	beq.n	8017b1e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8017b14:	6839      	ldr	r1, [r7, #0]
 8017b16:	6878      	ldr	r0, [r7, #4]
 8017b18:	f000 f8a5 	bl	8017c66 <USBD_CtlError>
        break;
 8017b1c:	e01a      	b.n	8017b54 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8017b1e:	687b      	ldr	r3, [r7, #4]
 8017b20:	2201      	movs	r2, #1
 8017b22:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8017b24:	687b      	ldr	r3, [r7, #4]
 8017b26:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8017b2a:	2b00      	cmp	r3, #0
 8017b2c:	d005      	beq.n	8017b3a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8017b2e:	687b      	ldr	r3, [r7, #4]
 8017b30:	68db      	ldr	r3, [r3, #12]
 8017b32:	f043 0202 	orr.w	r2, r3, #2
 8017b36:	687b      	ldr	r3, [r7, #4]
 8017b38:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8017b3a:	687b      	ldr	r3, [r7, #4]
 8017b3c:	330c      	adds	r3, #12
 8017b3e:	2202      	movs	r2, #2
 8017b40:	4619      	mov	r1, r3
 8017b42:	6878      	ldr	r0, [r7, #4]
 8017b44:	f000 f90c 	bl	8017d60 <USBD_CtlSendData>
      break;
 8017b48:	e004      	b.n	8017b54 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8017b4a:	6839      	ldr	r1, [r7, #0]
 8017b4c:	6878      	ldr	r0, [r7, #4]
 8017b4e:	f000 f88a 	bl	8017c66 <USBD_CtlError>
      break;
 8017b52:	bf00      	nop
  }
}
 8017b54:	bf00      	nop
 8017b56:	3708      	adds	r7, #8
 8017b58:	46bd      	mov	sp, r7
 8017b5a:	bd80      	pop	{r7, pc}

08017b5c <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017b5c:	b580      	push	{r7, lr}
 8017b5e:	b082      	sub	sp, #8
 8017b60:	af00      	add	r7, sp, #0
 8017b62:	6078      	str	r0, [r7, #4]
 8017b64:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8017b66:	683b      	ldr	r3, [r7, #0]
 8017b68:	885b      	ldrh	r3, [r3, #2]
 8017b6a:	2b01      	cmp	r3, #1
 8017b6c:	d107      	bne.n	8017b7e <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8017b6e:	687b      	ldr	r3, [r7, #4]
 8017b70:	2201      	movs	r2, #1
 8017b72:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8017b76:	6878      	ldr	r0, [r7, #4]
 8017b78:	f000 f94c 	bl	8017e14 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8017b7c:	e013      	b.n	8017ba6 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8017b7e:	683b      	ldr	r3, [r7, #0]
 8017b80:	885b      	ldrh	r3, [r3, #2]
 8017b82:	2b02      	cmp	r3, #2
 8017b84:	d10b      	bne.n	8017b9e <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8017b86:	683b      	ldr	r3, [r7, #0]
 8017b88:	889b      	ldrh	r3, [r3, #4]
 8017b8a:	0a1b      	lsrs	r3, r3, #8
 8017b8c:	b29b      	uxth	r3, r3
 8017b8e:	b2da      	uxtb	r2, r3
 8017b90:	687b      	ldr	r3, [r7, #4]
 8017b92:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8017b96:	6878      	ldr	r0, [r7, #4]
 8017b98:	f000 f93c 	bl	8017e14 <USBD_CtlSendStatus>
}
 8017b9c:	e003      	b.n	8017ba6 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8017b9e:	6839      	ldr	r1, [r7, #0]
 8017ba0:	6878      	ldr	r0, [r7, #4]
 8017ba2:	f000 f860 	bl	8017c66 <USBD_CtlError>
}
 8017ba6:	bf00      	nop
 8017ba8:	3708      	adds	r7, #8
 8017baa:	46bd      	mov	sp, r7
 8017bac:	bd80      	pop	{r7, pc}

08017bae <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017bae:	b580      	push	{r7, lr}
 8017bb0:	b082      	sub	sp, #8
 8017bb2:	af00      	add	r7, sp, #0
 8017bb4:	6078      	str	r0, [r7, #4]
 8017bb6:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8017bb8:	687b      	ldr	r3, [r7, #4]
 8017bba:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8017bbe:	b2db      	uxtb	r3, r3
 8017bc0:	3b01      	subs	r3, #1
 8017bc2:	2b02      	cmp	r3, #2
 8017bc4:	d80b      	bhi.n	8017bde <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8017bc6:	683b      	ldr	r3, [r7, #0]
 8017bc8:	885b      	ldrh	r3, [r3, #2]
 8017bca:	2b01      	cmp	r3, #1
 8017bcc:	d10c      	bne.n	8017be8 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8017bce:	687b      	ldr	r3, [r7, #4]
 8017bd0:	2200      	movs	r2, #0
 8017bd2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8017bd6:	6878      	ldr	r0, [r7, #4]
 8017bd8:	f000 f91c 	bl	8017e14 <USBD_CtlSendStatus>
      }
      break;
 8017bdc:	e004      	b.n	8017be8 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8017bde:	6839      	ldr	r1, [r7, #0]
 8017be0:	6878      	ldr	r0, [r7, #4]
 8017be2:	f000 f840 	bl	8017c66 <USBD_CtlError>
      break;
 8017be6:	e000      	b.n	8017bea <USBD_ClrFeature+0x3c>
      break;
 8017be8:	bf00      	nop
  }
}
 8017bea:	bf00      	nop
 8017bec:	3708      	adds	r7, #8
 8017bee:	46bd      	mov	sp, r7
 8017bf0:	bd80      	pop	{r7, pc}

08017bf2 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8017bf2:	b580      	push	{r7, lr}
 8017bf4:	b084      	sub	sp, #16
 8017bf6:	af00      	add	r7, sp, #0
 8017bf8:	6078      	str	r0, [r7, #4]
 8017bfa:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8017bfc:	683b      	ldr	r3, [r7, #0]
 8017bfe:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8017c00:	68fb      	ldr	r3, [r7, #12]
 8017c02:	781a      	ldrb	r2, [r3, #0]
 8017c04:	687b      	ldr	r3, [r7, #4]
 8017c06:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8017c08:	68fb      	ldr	r3, [r7, #12]
 8017c0a:	3301      	adds	r3, #1
 8017c0c:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8017c0e:	68fb      	ldr	r3, [r7, #12]
 8017c10:	781a      	ldrb	r2, [r3, #0]
 8017c12:	687b      	ldr	r3, [r7, #4]
 8017c14:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8017c16:	68fb      	ldr	r3, [r7, #12]
 8017c18:	3301      	adds	r3, #1
 8017c1a:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8017c1c:	68f8      	ldr	r0, [r7, #12]
 8017c1e:	f7ff fa16 	bl	801704e <SWAPBYTE>
 8017c22:	4603      	mov	r3, r0
 8017c24:	461a      	mov	r2, r3
 8017c26:	687b      	ldr	r3, [r7, #4]
 8017c28:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8017c2a:	68fb      	ldr	r3, [r7, #12]
 8017c2c:	3301      	adds	r3, #1
 8017c2e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8017c30:	68fb      	ldr	r3, [r7, #12]
 8017c32:	3301      	adds	r3, #1
 8017c34:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8017c36:	68f8      	ldr	r0, [r7, #12]
 8017c38:	f7ff fa09 	bl	801704e <SWAPBYTE>
 8017c3c:	4603      	mov	r3, r0
 8017c3e:	461a      	mov	r2, r3
 8017c40:	687b      	ldr	r3, [r7, #4]
 8017c42:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8017c44:	68fb      	ldr	r3, [r7, #12]
 8017c46:	3301      	adds	r3, #1
 8017c48:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8017c4a:	68fb      	ldr	r3, [r7, #12]
 8017c4c:	3301      	adds	r3, #1
 8017c4e:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8017c50:	68f8      	ldr	r0, [r7, #12]
 8017c52:	f7ff f9fc 	bl	801704e <SWAPBYTE>
 8017c56:	4603      	mov	r3, r0
 8017c58:	461a      	mov	r2, r3
 8017c5a:	687b      	ldr	r3, [r7, #4]
 8017c5c:	80da      	strh	r2, [r3, #6]
}
 8017c5e:	bf00      	nop
 8017c60:	3710      	adds	r7, #16
 8017c62:	46bd      	mov	sp, r7
 8017c64:	bd80      	pop	{r7, pc}

08017c66 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017c66:	b580      	push	{r7, lr}
 8017c68:	b082      	sub	sp, #8
 8017c6a:	af00      	add	r7, sp, #0
 8017c6c:	6078      	str	r0, [r7, #4]
 8017c6e:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8017c70:	2180      	movs	r1, #128	@ 0x80
 8017c72:	6878      	ldr	r0, [r7, #4]
 8017c74:	f000 fcee 	bl	8018654 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8017c78:	2100      	movs	r1, #0
 8017c7a:	6878      	ldr	r0, [r7, #4]
 8017c7c:	f000 fcea 	bl	8018654 <USBD_LL_StallEP>
}
 8017c80:	bf00      	nop
 8017c82:	3708      	adds	r7, #8
 8017c84:	46bd      	mov	sp, r7
 8017c86:	bd80      	pop	{r7, pc}

08017c88 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8017c88:	b580      	push	{r7, lr}
 8017c8a:	b086      	sub	sp, #24
 8017c8c:	af00      	add	r7, sp, #0
 8017c8e:	60f8      	str	r0, [r7, #12]
 8017c90:	60b9      	str	r1, [r7, #8]
 8017c92:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8017c94:	2300      	movs	r3, #0
 8017c96:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8017c98:	68fb      	ldr	r3, [r7, #12]
 8017c9a:	2b00      	cmp	r3, #0
 8017c9c:	d042      	beq.n	8017d24 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8017c9e:	68fb      	ldr	r3, [r7, #12]
 8017ca0:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8017ca2:	6938      	ldr	r0, [r7, #16]
 8017ca4:	f000 f842 	bl	8017d2c <USBD_GetLen>
 8017ca8:	4603      	mov	r3, r0
 8017caa:	3301      	adds	r3, #1
 8017cac:	005b      	lsls	r3, r3, #1
 8017cae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8017cb2:	d808      	bhi.n	8017cc6 <USBD_GetString+0x3e>
 8017cb4:	6938      	ldr	r0, [r7, #16]
 8017cb6:	f000 f839 	bl	8017d2c <USBD_GetLen>
 8017cba:	4603      	mov	r3, r0
 8017cbc:	3301      	adds	r3, #1
 8017cbe:	b29b      	uxth	r3, r3
 8017cc0:	005b      	lsls	r3, r3, #1
 8017cc2:	b29a      	uxth	r2, r3
 8017cc4:	e001      	b.n	8017cca <USBD_GetString+0x42>
 8017cc6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8017cca:	687b      	ldr	r3, [r7, #4]
 8017ccc:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8017cce:	7dfb      	ldrb	r3, [r7, #23]
 8017cd0:	68ba      	ldr	r2, [r7, #8]
 8017cd2:	4413      	add	r3, r2
 8017cd4:	687a      	ldr	r2, [r7, #4]
 8017cd6:	7812      	ldrb	r2, [r2, #0]
 8017cd8:	701a      	strb	r2, [r3, #0]
  idx++;
 8017cda:	7dfb      	ldrb	r3, [r7, #23]
 8017cdc:	3301      	adds	r3, #1
 8017cde:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8017ce0:	7dfb      	ldrb	r3, [r7, #23]
 8017ce2:	68ba      	ldr	r2, [r7, #8]
 8017ce4:	4413      	add	r3, r2
 8017ce6:	2203      	movs	r2, #3
 8017ce8:	701a      	strb	r2, [r3, #0]
  idx++;
 8017cea:	7dfb      	ldrb	r3, [r7, #23]
 8017cec:	3301      	adds	r3, #1
 8017cee:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8017cf0:	e013      	b.n	8017d1a <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8017cf2:	7dfb      	ldrb	r3, [r7, #23]
 8017cf4:	68ba      	ldr	r2, [r7, #8]
 8017cf6:	4413      	add	r3, r2
 8017cf8:	693a      	ldr	r2, [r7, #16]
 8017cfa:	7812      	ldrb	r2, [r2, #0]
 8017cfc:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8017cfe:	693b      	ldr	r3, [r7, #16]
 8017d00:	3301      	adds	r3, #1
 8017d02:	613b      	str	r3, [r7, #16]
    idx++;
 8017d04:	7dfb      	ldrb	r3, [r7, #23]
 8017d06:	3301      	adds	r3, #1
 8017d08:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8017d0a:	7dfb      	ldrb	r3, [r7, #23]
 8017d0c:	68ba      	ldr	r2, [r7, #8]
 8017d0e:	4413      	add	r3, r2
 8017d10:	2200      	movs	r2, #0
 8017d12:	701a      	strb	r2, [r3, #0]
    idx++;
 8017d14:	7dfb      	ldrb	r3, [r7, #23]
 8017d16:	3301      	adds	r3, #1
 8017d18:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8017d1a:	693b      	ldr	r3, [r7, #16]
 8017d1c:	781b      	ldrb	r3, [r3, #0]
 8017d1e:	2b00      	cmp	r3, #0
 8017d20:	d1e7      	bne.n	8017cf2 <USBD_GetString+0x6a>
 8017d22:	e000      	b.n	8017d26 <USBD_GetString+0x9e>
    return;
 8017d24:	bf00      	nop
  }
}
 8017d26:	3718      	adds	r7, #24
 8017d28:	46bd      	mov	sp, r7
 8017d2a:	bd80      	pop	{r7, pc}

08017d2c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8017d2c:	b480      	push	{r7}
 8017d2e:	b085      	sub	sp, #20
 8017d30:	af00      	add	r7, sp, #0
 8017d32:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8017d34:	2300      	movs	r3, #0
 8017d36:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8017d38:	687b      	ldr	r3, [r7, #4]
 8017d3a:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8017d3c:	e005      	b.n	8017d4a <USBD_GetLen+0x1e>
  {
    len++;
 8017d3e:	7bfb      	ldrb	r3, [r7, #15]
 8017d40:	3301      	adds	r3, #1
 8017d42:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8017d44:	68bb      	ldr	r3, [r7, #8]
 8017d46:	3301      	adds	r3, #1
 8017d48:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8017d4a:	68bb      	ldr	r3, [r7, #8]
 8017d4c:	781b      	ldrb	r3, [r3, #0]
 8017d4e:	2b00      	cmp	r3, #0
 8017d50:	d1f5      	bne.n	8017d3e <USBD_GetLen+0x12>
  }

  return len;
 8017d52:	7bfb      	ldrb	r3, [r7, #15]
}
 8017d54:	4618      	mov	r0, r3
 8017d56:	3714      	adds	r7, #20
 8017d58:	46bd      	mov	sp, r7
 8017d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017d5e:	4770      	bx	lr

08017d60 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8017d60:	b580      	push	{r7, lr}
 8017d62:	b084      	sub	sp, #16
 8017d64:	af00      	add	r7, sp, #0
 8017d66:	60f8      	str	r0, [r7, #12]
 8017d68:	60b9      	str	r1, [r7, #8]
 8017d6a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8017d6c:	68fb      	ldr	r3, [r7, #12]
 8017d6e:	2202      	movs	r2, #2
 8017d70:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8017d74:	68fb      	ldr	r3, [r7, #12]
 8017d76:	687a      	ldr	r2, [r7, #4]
 8017d78:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8017d7a:	68fb      	ldr	r3, [r7, #12]
 8017d7c:	687a      	ldr	r2, [r7, #4]
 8017d7e:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8017d80:	687b      	ldr	r3, [r7, #4]
 8017d82:	68ba      	ldr	r2, [r7, #8]
 8017d84:	2100      	movs	r1, #0
 8017d86:	68f8      	ldr	r0, [r7, #12]
 8017d88:	f000 fced 	bl	8018766 <USBD_LL_Transmit>

  return USBD_OK;
 8017d8c:	2300      	movs	r3, #0
}
 8017d8e:	4618      	mov	r0, r3
 8017d90:	3710      	adds	r7, #16
 8017d92:	46bd      	mov	sp, r7
 8017d94:	bd80      	pop	{r7, pc}

08017d96 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8017d96:	b580      	push	{r7, lr}
 8017d98:	b084      	sub	sp, #16
 8017d9a:	af00      	add	r7, sp, #0
 8017d9c:	60f8      	str	r0, [r7, #12]
 8017d9e:	60b9      	str	r1, [r7, #8]
 8017da0:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8017da2:	687b      	ldr	r3, [r7, #4]
 8017da4:	68ba      	ldr	r2, [r7, #8]
 8017da6:	2100      	movs	r1, #0
 8017da8:	68f8      	ldr	r0, [r7, #12]
 8017daa:	f000 fcdc 	bl	8018766 <USBD_LL_Transmit>

  return USBD_OK;
 8017dae:	2300      	movs	r3, #0
}
 8017db0:	4618      	mov	r0, r3
 8017db2:	3710      	adds	r7, #16
 8017db4:	46bd      	mov	sp, r7
 8017db6:	bd80      	pop	{r7, pc}

08017db8 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8017db8:	b580      	push	{r7, lr}
 8017dba:	b084      	sub	sp, #16
 8017dbc:	af00      	add	r7, sp, #0
 8017dbe:	60f8      	str	r0, [r7, #12]
 8017dc0:	60b9      	str	r1, [r7, #8]
 8017dc2:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8017dc4:	68fb      	ldr	r3, [r7, #12]
 8017dc6:	2203      	movs	r2, #3
 8017dc8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8017dcc:	68fb      	ldr	r3, [r7, #12]
 8017dce:	687a      	ldr	r2, [r7, #4]
 8017dd0:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8017dd4:	68fb      	ldr	r3, [r7, #12]
 8017dd6:	687a      	ldr	r2, [r7, #4]
 8017dd8:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8017ddc:	687b      	ldr	r3, [r7, #4]
 8017dde:	68ba      	ldr	r2, [r7, #8]
 8017de0:	2100      	movs	r1, #0
 8017de2:	68f8      	ldr	r0, [r7, #12]
 8017de4:	f000 fce0 	bl	80187a8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8017de8:	2300      	movs	r3, #0
}
 8017dea:	4618      	mov	r0, r3
 8017dec:	3710      	adds	r7, #16
 8017dee:	46bd      	mov	sp, r7
 8017df0:	bd80      	pop	{r7, pc}

08017df2 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8017df2:	b580      	push	{r7, lr}
 8017df4:	b084      	sub	sp, #16
 8017df6:	af00      	add	r7, sp, #0
 8017df8:	60f8      	str	r0, [r7, #12]
 8017dfa:	60b9      	str	r1, [r7, #8]
 8017dfc:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8017dfe:	687b      	ldr	r3, [r7, #4]
 8017e00:	68ba      	ldr	r2, [r7, #8]
 8017e02:	2100      	movs	r1, #0
 8017e04:	68f8      	ldr	r0, [r7, #12]
 8017e06:	f000 fccf 	bl	80187a8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8017e0a:	2300      	movs	r3, #0
}
 8017e0c:	4618      	mov	r0, r3
 8017e0e:	3710      	adds	r7, #16
 8017e10:	46bd      	mov	sp, r7
 8017e12:	bd80      	pop	{r7, pc}

08017e14 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8017e14:	b580      	push	{r7, lr}
 8017e16:	b082      	sub	sp, #8
 8017e18:	af00      	add	r7, sp, #0
 8017e1a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8017e1c:	687b      	ldr	r3, [r7, #4]
 8017e1e:	2204      	movs	r2, #4
 8017e20:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8017e24:	2300      	movs	r3, #0
 8017e26:	2200      	movs	r2, #0
 8017e28:	2100      	movs	r1, #0
 8017e2a:	6878      	ldr	r0, [r7, #4]
 8017e2c:	f000 fc9b 	bl	8018766 <USBD_LL_Transmit>

  return USBD_OK;
 8017e30:	2300      	movs	r3, #0
}
 8017e32:	4618      	mov	r0, r3
 8017e34:	3708      	adds	r7, #8
 8017e36:	46bd      	mov	sp, r7
 8017e38:	bd80      	pop	{r7, pc}

08017e3a <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8017e3a:	b580      	push	{r7, lr}
 8017e3c:	b082      	sub	sp, #8
 8017e3e:	af00      	add	r7, sp, #0
 8017e40:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8017e42:	687b      	ldr	r3, [r7, #4]
 8017e44:	2205      	movs	r2, #5
 8017e46:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8017e4a:	2300      	movs	r3, #0
 8017e4c:	2200      	movs	r2, #0
 8017e4e:	2100      	movs	r1, #0
 8017e50:	6878      	ldr	r0, [r7, #4]
 8017e52:	f000 fca9 	bl	80187a8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8017e56:	2300      	movs	r3, #0
}
 8017e58:	4618      	mov	r0, r3
 8017e5a:	3708      	adds	r7, #8
 8017e5c:	46bd      	mov	sp, r7
 8017e5e:	bd80      	pop	{r7, pc}

08017e60 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8017e60:	b580      	push	{r7, lr}
 8017e62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceHS, &HS_Desc, DEVICE_HS) != USBD_OK)
 8017e64:	2201      	movs	r2, #1
 8017e66:	4913      	ldr	r1, [pc, #76]	@ (8017eb4 <MX_USB_DEVICE_Init+0x54>)
 8017e68:	4813      	ldr	r0, [pc, #76]	@ (8017eb8 <MX_USB_DEVICE_Init+0x58>)
 8017e6a:	f7fe fccd 	bl	8016808 <USBD_Init>
 8017e6e:	4603      	mov	r3, r0
 8017e70:	2b00      	cmp	r3, #0
 8017e72:	d001      	beq.n	8017e78 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8017e74:	f7ea f99e 	bl	80021b4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceHS, &USBD_CDC) != USBD_OK)
 8017e78:	4910      	ldr	r1, [pc, #64]	@ (8017ebc <MX_USB_DEVICE_Init+0x5c>)
 8017e7a:	480f      	ldr	r0, [pc, #60]	@ (8017eb8 <MX_USB_DEVICE_Init+0x58>)
 8017e7c:	f7fe fcf4 	bl	8016868 <USBD_RegisterClass>
 8017e80:	4603      	mov	r3, r0
 8017e82:	2b00      	cmp	r3, #0
 8017e84:	d001      	beq.n	8017e8a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8017e86:	f7ea f995 	bl	80021b4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceHS, &USBD_Interface_fops_HS) != USBD_OK)
 8017e8a:	490d      	ldr	r1, [pc, #52]	@ (8017ec0 <MX_USB_DEVICE_Init+0x60>)
 8017e8c:	480a      	ldr	r0, [pc, #40]	@ (8017eb8 <MX_USB_DEVICE_Init+0x58>)
 8017e8e:	f7fe fbeb 	bl	8016668 <USBD_CDC_RegisterInterface>
 8017e92:	4603      	mov	r3, r0
 8017e94:	2b00      	cmp	r3, #0
 8017e96:	d001      	beq.n	8017e9c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8017e98:	f7ea f98c 	bl	80021b4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceHS) != USBD_OK)
 8017e9c:	4806      	ldr	r0, [pc, #24]	@ (8017eb8 <MX_USB_DEVICE_Init+0x58>)
 8017e9e:	f7fe fd19 	bl	80168d4 <USBD_Start>
 8017ea2:	4603      	mov	r3, r0
 8017ea4:	2b00      	cmp	r3, #0
 8017ea6:	d001      	beq.n	8017eac <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8017ea8:	f7ea f984 	bl	80021b4 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 8017eac:	f7f5 f94c 	bl	800d148 <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8017eb0:	bf00      	nop
 8017eb2:	bd80      	pop	{r7, pc}
 8017eb4:	240000e0 	.word	0x240000e0
 8017eb8:	240136bc 	.word	0x240136bc
 8017ebc:	2400004c 	.word	0x2400004c
 8017ec0:	240000cc 	.word	0x240000cc

08017ec4 <CDC_Init_HS>:
/**
  * @brief  Initializes the CDC media low layer over the USB HS IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_HS(void)
{
 8017ec4:	b580      	push	{r7, lr}
 8017ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 8 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceHS, UserTxBufferHS, 0);
 8017ec8:	2200      	movs	r2, #0
 8017eca:	4905      	ldr	r1, [pc, #20]	@ (8017ee0 <CDC_Init_HS+0x1c>)
 8017ecc:	4805      	ldr	r0, [pc, #20]	@ (8017ee4 <CDC_Init_HS+0x20>)
 8017ece:	f7fe fbe5 	bl	801669c <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceHS, UserRxBufferHS);
 8017ed2:	4905      	ldr	r1, [pc, #20]	@ (8017ee8 <CDC_Init_HS+0x24>)
 8017ed4:	4803      	ldr	r0, [pc, #12]	@ (8017ee4 <CDC_Init_HS+0x20>)
 8017ed6:	f7fe fc03 	bl	80166e0 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8017eda:	2300      	movs	r3, #0
  /* USER CODE END 8 */
}
 8017edc:	4618      	mov	r0, r3
 8017ede:	bd80      	pop	{r7, pc}
 8017ee0:	24015998 	.word	0x24015998
 8017ee4:	240136bc 	.word	0x240136bc
 8017ee8:	24013998 	.word	0x24013998

08017eec <CDC_DeInit_HS>:
  * @brief  DeInitializes the CDC media low layer
  * @param  None
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_HS(void)
{
 8017eec:	b480      	push	{r7}
 8017eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 9 */
  return (USBD_OK);
 8017ef0:	2300      	movs	r3, #0
  /* USER CODE END 9 */
}
 8017ef2:	4618      	mov	r0, r3
 8017ef4:	46bd      	mov	sp, r7
 8017ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017efa:	4770      	bx	lr

08017efc <CDC_Control_HS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_HS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8017efc:	b480      	push	{r7}
 8017efe:	b083      	sub	sp, #12
 8017f00:	af00      	add	r7, sp, #0
 8017f02:	4603      	mov	r3, r0
 8017f04:	6039      	str	r1, [r7, #0]
 8017f06:	71fb      	strb	r3, [r7, #7]
 8017f08:	4613      	mov	r3, r2
 8017f0a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 10 */
  switch(cmd)
 8017f0c:	79fb      	ldrb	r3, [r7, #7]
 8017f0e:	2b23      	cmp	r3, #35	@ 0x23
 8017f10:	d84a      	bhi.n	8017fa8 <CDC_Control_HS+0xac>
 8017f12:	a201      	add	r2, pc, #4	@ (adr r2, 8017f18 <CDC_Control_HS+0x1c>)
 8017f14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017f18:	08017fa9 	.word	0x08017fa9
 8017f1c:	08017fa9 	.word	0x08017fa9
 8017f20:	08017fa9 	.word	0x08017fa9
 8017f24:	08017fa9 	.word	0x08017fa9
 8017f28:	08017fa9 	.word	0x08017fa9
 8017f2c:	08017fa9 	.word	0x08017fa9
 8017f30:	08017fa9 	.word	0x08017fa9
 8017f34:	08017fa9 	.word	0x08017fa9
 8017f38:	08017fa9 	.word	0x08017fa9
 8017f3c:	08017fa9 	.word	0x08017fa9
 8017f40:	08017fa9 	.word	0x08017fa9
 8017f44:	08017fa9 	.word	0x08017fa9
 8017f48:	08017fa9 	.word	0x08017fa9
 8017f4c:	08017fa9 	.word	0x08017fa9
 8017f50:	08017fa9 	.word	0x08017fa9
 8017f54:	08017fa9 	.word	0x08017fa9
 8017f58:	08017fa9 	.word	0x08017fa9
 8017f5c:	08017fa9 	.word	0x08017fa9
 8017f60:	08017fa9 	.word	0x08017fa9
 8017f64:	08017fa9 	.word	0x08017fa9
 8017f68:	08017fa9 	.word	0x08017fa9
 8017f6c:	08017fa9 	.word	0x08017fa9
 8017f70:	08017fa9 	.word	0x08017fa9
 8017f74:	08017fa9 	.word	0x08017fa9
 8017f78:	08017fa9 	.word	0x08017fa9
 8017f7c:	08017fa9 	.word	0x08017fa9
 8017f80:	08017fa9 	.word	0x08017fa9
 8017f84:	08017fa9 	.word	0x08017fa9
 8017f88:	08017fa9 	.word	0x08017fa9
 8017f8c:	08017fa9 	.word	0x08017fa9
 8017f90:	08017fa9 	.word	0x08017fa9
 8017f94:	08017fa9 	.word	0x08017fa9
 8017f98:	08017fa9 	.word	0x08017fa9
 8017f9c:	08017fa9 	.word	0x08017fa9
 8017fa0:	08017fa9 	.word	0x08017fa9
 8017fa4:	08017fa9 	.word	0x08017fa9
  case CDC_SEND_BREAK:

    break;

  default:
    break;
 8017fa8:	bf00      	nop
  }

  return (USBD_OK);
 8017faa:	2300      	movs	r3, #0
  /* USER CODE END 10 */
}
 8017fac:	4618      	mov	r0, r3
 8017fae:	370c      	adds	r7, #12
 8017fb0:	46bd      	mov	sp, r7
 8017fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017fb6:	4770      	bx	lr

08017fb8 <CDC_Receive_HS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAILL
  */
static int8_t CDC_Receive_HS(uint8_t* Buf, uint32_t *Len)
{
 8017fb8:	b580      	push	{r7, lr}
 8017fba:	b082      	sub	sp, #8
 8017fbc:	af00      	add	r7, sp, #0
 8017fbe:	6078      	str	r0, [r7, #4]
 8017fc0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 11 */
	USBD_CDC_SetRxBuffer(&hUsbDeviceHS, &Buf[0]);
 8017fc2:	6879      	ldr	r1, [r7, #4]
 8017fc4:	4808      	ldr	r0, [pc, #32]	@ (8017fe8 <CDC_Receive_HS+0x30>)
 8017fc6:	f7fe fb8b 	bl	80166e0 <USBD_CDC_SetRxBuffer>
	USBD_CDC_ReceivePacket(&hUsbDeviceHS);
 8017fca:	4807      	ldr	r0, [pc, #28]	@ (8017fe8 <CDC_Receive_HS+0x30>)
 8017fcc:	f7fe fbe6 	bl	801679c <USBD_CDC_ReceivePacket>

	VibeCheckShell_PutInput(&vc.shell, (char*)Buf, *Len);
 8017fd0:	683b      	ldr	r3, [r7, #0]
 8017fd2:	681b      	ldr	r3, [r3, #0]
 8017fd4:	461a      	mov	r2, r3
 8017fd6:	6879      	ldr	r1, [r7, #4]
 8017fd8:	4804      	ldr	r0, [pc, #16]	@ (8017fec <CDC_Receive_HS+0x34>)
 8017fda:	f7ed fc1f 	bl	800581c <VibeCheckShell_PutInput>

	return (USBD_OK);
 8017fde:	2300      	movs	r3, #0
  /* USER CODE END 11 */
}
 8017fe0:	4618      	mov	r0, r3
 8017fe2:	3708      	adds	r7, #8
 8017fe4:	46bd      	mov	sp, r7
 8017fe6:	bd80      	pop	{r7, pc}
 8017fe8:	240136bc 	.word	0x240136bc
 8017fec:	240009b8 	.word	0x240009b8

08017ff0 <CDC_Transmit_HS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_HS(uint8_t* Buf, uint16_t Len)
{
 8017ff0:	b580      	push	{r7, lr}
 8017ff2:	b084      	sub	sp, #16
 8017ff4:	af00      	add	r7, sp, #0
 8017ff6:	6078      	str	r0, [r7, #4]
 8017ff8:	460b      	mov	r3, r1
 8017ffa:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8017ffc:	2300      	movs	r3, #0
 8017ffe:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 12 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceHS.pClassData;
 8018000:	4b0d      	ldr	r3, [pc, #52]	@ (8018038 <CDC_Transmit_HS+0x48>)
 8018002:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8018006:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8018008:	68bb      	ldr	r3, [r7, #8]
 801800a:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 801800e:	2b00      	cmp	r3, #0
 8018010:	d001      	beq.n	8018016 <CDC_Transmit_HS+0x26>
    return USBD_BUSY;
 8018012:	2301      	movs	r3, #1
 8018014:	e00b      	b.n	801802e <CDC_Transmit_HS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceHS, Buf, Len);
 8018016:	887b      	ldrh	r3, [r7, #2]
 8018018:	461a      	mov	r2, r3
 801801a:	6879      	ldr	r1, [r7, #4]
 801801c:	4806      	ldr	r0, [pc, #24]	@ (8018038 <CDC_Transmit_HS+0x48>)
 801801e:	f7fe fb3d 	bl	801669c <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceHS);
 8018022:	4805      	ldr	r0, [pc, #20]	@ (8018038 <CDC_Transmit_HS+0x48>)
 8018024:	f7fe fb7a 	bl	801671c <USBD_CDC_TransmitPacket>
 8018028:	4603      	mov	r3, r0
 801802a:	73fb      	strb	r3, [r7, #15]

  /* USER CODE END 12 */
  return result;
 801802c:	7bfb      	ldrb	r3, [r7, #15]
}
 801802e:	4618      	mov	r0, r3
 8018030:	3710      	adds	r7, #16
 8018032:	46bd      	mov	sp, r7
 8018034:	bd80      	pop	{r7, pc}
 8018036:	bf00      	nop
 8018038:	240136bc 	.word	0x240136bc

0801803c <CDC_TransmitCplt_HS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_HS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 801803c:	b480      	push	{r7}
 801803e:	b087      	sub	sp, #28
 8018040:	af00      	add	r7, sp, #0
 8018042:	60f8      	str	r0, [r7, #12]
 8018044:	60b9      	str	r1, [r7, #8]
 8018046:	4613      	mov	r3, r2
 8018048:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 801804a:	2300      	movs	r3, #0
 801804c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 14 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 14 */
  return result;
 801804e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8018052:	4618      	mov	r0, r3
 8018054:	371c      	adds	r7, #28
 8018056:	46bd      	mov	sp, r7
 8018058:	f85d 7b04 	ldr.w	r7, [sp], #4
 801805c:	4770      	bx	lr
	...

08018060 <USBD_HS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8018060:	b480      	push	{r7}
 8018062:	b083      	sub	sp, #12
 8018064:	af00      	add	r7, sp, #0
 8018066:	4603      	mov	r3, r0
 8018068:	6039      	str	r1, [r7, #0]
 801806a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_HS_DeviceDesc);
 801806c:	683b      	ldr	r3, [r7, #0]
 801806e:	2212      	movs	r2, #18
 8018070:	801a      	strh	r2, [r3, #0]
  return USBD_HS_DeviceDesc;
 8018072:	4b03      	ldr	r3, [pc, #12]	@ (8018080 <USBD_HS_DeviceDescriptor+0x20>)
}
 8018074:	4618      	mov	r0, r3
 8018076:	370c      	adds	r7, #12
 8018078:	46bd      	mov	sp, r7
 801807a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801807e:	4770      	bx	lr
 8018080:	24000100 	.word	0x24000100

08018084 <USBD_HS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8018084:	b480      	push	{r7}
 8018086:	b083      	sub	sp, #12
 8018088:	af00      	add	r7, sp, #0
 801808a:	4603      	mov	r3, r0
 801808c:	6039      	str	r1, [r7, #0]
 801808e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8018090:	683b      	ldr	r3, [r7, #0]
 8018092:	2204      	movs	r2, #4
 8018094:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8018096:	4b03      	ldr	r3, [pc, #12]	@ (80180a4 <USBD_HS_LangIDStrDescriptor+0x20>)
}
 8018098:	4618      	mov	r0, r3
 801809a:	370c      	adds	r7, #12
 801809c:	46bd      	mov	sp, r7
 801809e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80180a2:	4770      	bx	lr
 80180a4:	24000114 	.word	0x24000114

080180a8 <USBD_HS_ProductStrDescriptor>:
  * @param  speed : current device speed
  * @param  length : pointer to data length variable
  * @retval pointer to descriptor buffer
  */
uint8_t * USBD_HS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80180a8:	b580      	push	{r7, lr}
 80180aa:	b082      	sub	sp, #8
 80180ac:	af00      	add	r7, sp, #0
 80180ae:	4603      	mov	r3, r0
 80180b0:	6039      	str	r1, [r7, #0]
 80180b2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80180b4:	79fb      	ldrb	r3, [r7, #7]
 80180b6:	2b00      	cmp	r3, #0
 80180b8:	d105      	bne.n	80180c6 <USBD_HS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 80180ba:	683a      	ldr	r2, [r7, #0]
 80180bc:	4907      	ldr	r1, [pc, #28]	@ (80180dc <USBD_HS_ProductStrDescriptor+0x34>)
 80180be:	4808      	ldr	r0, [pc, #32]	@ (80180e0 <USBD_HS_ProductStrDescriptor+0x38>)
 80180c0:	f7ff fde2 	bl	8017c88 <USBD_GetString>
 80180c4:	e004      	b.n	80180d0 <USBD_HS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 80180c6:	683a      	ldr	r2, [r7, #0]
 80180c8:	4904      	ldr	r1, [pc, #16]	@ (80180dc <USBD_HS_ProductStrDescriptor+0x34>)
 80180ca:	4805      	ldr	r0, [pc, #20]	@ (80180e0 <USBD_HS_ProductStrDescriptor+0x38>)
 80180cc:	f7ff fddc 	bl	8017c88 <USBD_GetString>
  }
  return USBD_StrDesc;
 80180d0:	4b02      	ldr	r3, [pc, #8]	@ (80180dc <USBD_HS_ProductStrDescriptor+0x34>)
}
 80180d2:	4618      	mov	r0, r3
 80180d4:	3708      	adds	r7, #8
 80180d6:	46bd      	mov	sp, r7
 80180d8:	bd80      	pop	{r7, pc}
 80180da:	bf00      	nop
 80180dc:	24017998 	.word	0x24017998
 80180e0:	0801d928 	.word	0x0801d928

080180e4 <USBD_HS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80180e4:	b580      	push	{r7, lr}
 80180e6:	b082      	sub	sp, #8
 80180e8:	af00      	add	r7, sp, #0
 80180ea:	4603      	mov	r3, r0
 80180ec:	6039      	str	r1, [r7, #0]
 80180ee:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80180f0:	683a      	ldr	r2, [r7, #0]
 80180f2:	4904      	ldr	r1, [pc, #16]	@ (8018104 <USBD_HS_ManufacturerStrDescriptor+0x20>)
 80180f4:	4804      	ldr	r0, [pc, #16]	@ (8018108 <USBD_HS_ManufacturerStrDescriptor+0x24>)
 80180f6:	f7ff fdc7 	bl	8017c88 <USBD_GetString>
  return USBD_StrDesc;
 80180fa:	4b02      	ldr	r3, [pc, #8]	@ (8018104 <USBD_HS_ManufacturerStrDescriptor+0x20>)
}
 80180fc:	4618      	mov	r0, r3
 80180fe:	3708      	adds	r7, #8
 8018100:	46bd      	mov	sp, r7
 8018102:	bd80      	pop	{r7, pc}
 8018104:	24017998 	.word	0x24017998
 8018108:	0801d934 	.word	0x0801d934

0801810c <USBD_HS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801810c:	b580      	push	{r7, lr}
 801810e:	b082      	sub	sp, #8
 8018110:	af00      	add	r7, sp, #0
 8018112:	4603      	mov	r3, r0
 8018114:	6039      	str	r1, [r7, #0]
 8018116:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8018118:	683b      	ldr	r3, [r7, #0]
 801811a:	221a      	movs	r2, #26
 801811c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 801811e:	f000 f843 	bl	80181a8 <Get_SerialNum>
  /* USER CODE BEGIN USBD_HS_SerialStrDescriptor */

  /* USER CODE END USBD_HS_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 8018122:	4b02      	ldr	r3, [pc, #8]	@ (801812c <USBD_HS_SerialStrDescriptor+0x20>)
}
 8018124:	4618      	mov	r0, r3
 8018126:	3708      	adds	r7, #8
 8018128:	46bd      	mov	sp, r7
 801812a:	bd80      	pop	{r7, pc}
 801812c:	24000118 	.word	0x24000118

08018130 <USBD_HS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8018130:	b580      	push	{r7, lr}
 8018132:	b082      	sub	sp, #8
 8018134:	af00      	add	r7, sp, #0
 8018136:	4603      	mov	r3, r0
 8018138:	6039      	str	r1, [r7, #0]
 801813a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 801813c:	79fb      	ldrb	r3, [r7, #7]
 801813e:	2b00      	cmp	r3, #0
 8018140:	d105      	bne.n	801814e <USBD_HS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 8018142:	683a      	ldr	r2, [r7, #0]
 8018144:	4907      	ldr	r1, [pc, #28]	@ (8018164 <USBD_HS_ConfigStrDescriptor+0x34>)
 8018146:	4808      	ldr	r0, [pc, #32]	@ (8018168 <USBD_HS_ConfigStrDescriptor+0x38>)
 8018148:	f7ff fd9e 	bl	8017c88 <USBD_GetString>
 801814c:	e004      	b.n	8018158 <USBD_HS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 801814e:	683a      	ldr	r2, [r7, #0]
 8018150:	4904      	ldr	r1, [pc, #16]	@ (8018164 <USBD_HS_ConfigStrDescriptor+0x34>)
 8018152:	4805      	ldr	r0, [pc, #20]	@ (8018168 <USBD_HS_ConfigStrDescriptor+0x38>)
 8018154:	f7ff fd98 	bl	8017c88 <USBD_GetString>
  }
  return USBD_StrDesc;
 8018158:	4b02      	ldr	r3, [pc, #8]	@ (8018164 <USBD_HS_ConfigStrDescriptor+0x34>)
}
 801815a:	4618      	mov	r0, r3
 801815c:	3708      	adds	r7, #8
 801815e:	46bd      	mov	sp, r7
 8018160:	bd80      	pop	{r7, pc}
 8018162:	bf00      	nop
 8018164:	24017998 	.word	0x24017998
 8018168:	0801d940 	.word	0x0801d940

0801816c <USBD_HS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801816c:	b580      	push	{r7, lr}
 801816e:	b082      	sub	sp, #8
 8018170:	af00      	add	r7, sp, #0
 8018172:	4603      	mov	r3, r0
 8018174:	6039      	str	r1, [r7, #0]
 8018176:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8018178:	79fb      	ldrb	r3, [r7, #7]
 801817a:	2b00      	cmp	r3, #0
 801817c:	d105      	bne.n	801818a <USBD_HS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 801817e:	683a      	ldr	r2, [r7, #0]
 8018180:	4907      	ldr	r1, [pc, #28]	@ (80181a0 <USBD_HS_InterfaceStrDescriptor+0x34>)
 8018182:	4808      	ldr	r0, [pc, #32]	@ (80181a4 <USBD_HS_InterfaceStrDescriptor+0x38>)
 8018184:	f7ff fd80 	bl	8017c88 <USBD_GetString>
 8018188:	e004      	b.n	8018194 <USBD_HS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 801818a:	683a      	ldr	r2, [r7, #0]
 801818c:	4904      	ldr	r1, [pc, #16]	@ (80181a0 <USBD_HS_InterfaceStrDescriptor+0x34>)
 801818e:	4805      	ldr	r0, [pc, #20]	@ (80181a4 <USBD_HS_InterfaceStrDescriptor+0x38>)
 8018190:	f7ff fd7a 	bl	8017c88 <USBD_GetString>
  }
  return USBD_StrDesc;
 8018194:	4b02      	ldr	r3, [pc, #8]	@ (80181a0 <USBD_HS_InterfaceStrDescriptor+0x34>)
}
 8018196:	4618      	mov	r0, r3
 8018198:	3708      	adds	r7, #8
 801819a:	46bd      	mov	sp, r7
 801819c:	bd80      	pop	{r7, pc}
 801819e:	bf00      	nop
 80181a0:	24017998 	.word	0x24017998
 80181a4:	0801d94c 	.word	0x0801d94c

080181a8 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80181a8:	b580      	push	{r7, lr}
 80181aa:	b084      	sub	sp, #16
 80181ac:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80181ae:	4b0f      	ldr	r3, [pc, #60]	@ (80181ec <Get_SerialNum+0x44>)
 80181b0:	681b      	ldr	r3, [r3, #0]
 80181b2:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80181b4:	4b0e      	ldr	r3, [pc, #56]	@ (80181f0 <Get_SerialNum+0x48>)
 80181b6:	681b      	ldr	r3, [r3, #0]
 80181b8:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80181ba:	4b0e      	ldr	r3, [pc, #56]	@ (80181f4 <Get_SerialNum+0x4c>)
 80181bc:	681b      	ldr	r3, [r3, #0]
 80181be:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80181c0:	68fa      	ldr	r2, [r7, #12]
 80181c2:	687b      	ldr	r3, [r7, #4]
 80181c4:	4413      	add	r3, r2
 80181c6:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80181c8:	68fb      	ldr	r3, [r7, #12]
 80181ca:	2b00      	cmp	r3, #0
 80181cc:	d009      	beq.n	80181e2 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80181ce:	2208      	movs	r2, #8
 80181d0:	4909      	ldr	r1, [pc, #36]	@ (80181f8 <Get_SerialNum+0x50>)
 80181d2:	68f8      	ldr	r0, [r7, #12]
 80181d4:	f000 f814 	bl	8018200 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80181d8:	2204      	movs	r2, #4
 80181da:	4908      	ldr	r1, [pc, #32]	@ (80181fc <Get_SerialNum+0x54>)
 80181dc:	68b8      	ldr	r0, [r7, #8]
 80181de:	f000 f80f 	bl	8018200 <IntToUnicode>
  }
}
 80181e2:	bf00      	nop
 80181e4:	3710      	adds	r7, #16
 80181e6:	46bd      	mov	sp, r7
 80181e8:	bd80      	pop	{r7, pc}
 80181ea:	bf00      	nop
 80181ec:	1ff1e800 	.word	0x1ff1e800
 80181f0:	1ff1e804 	.word	0x1ff1e804
 80181f4:	1ff1e808 	.word	0x1ff1e808
 80181f8:	2400011a 	.word	0x2400011a
 80181fc:	2400012a 	.word	0x2400012a

08018200 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8018200:	b480      	push	{r7}
 8018202:	b087      	sub	sp, #28
 8018204:	af00      	add	r7, sp, #0
 8018206:	60f8      	str	r0, [r7, #12]
 8018208:	60b9      	str	r1, [r7, #8]
 801820a:	4613      	mov	r3, r2
 801820c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 801820e:	2300      	movs	r3, #0
 8018210:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8018212:	2300      	movs	r3, #0
 8018214:	75fb      	strb	r3, [r7, #23]
 8018216:	e027      	b.n	8018268 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8018218:	68fb      	ldr	r3, [r7, #12]
 801821a:	0f1b      	lsrs	r3, r3, #28
 801821c:	2b09      	cmp	r3, #9
 801821e:	d80b      	bhi.n	8018238 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8018220:	68fb      	ldr	r3, [r7, #12]
 8018222:	0f1b      	lsrs	r3, r3, #28
 8018224:	b2da      	uxtb	r2, r3
 8018226:	7dfb      	ldrb	r3, [r7, #23]
 8018228:	005b      	lsls	r3, r3, #1
 801822a:	4619      	mov	r1, r3
 801822c:	68bb      	ldr	r3, [r7, #8]
 801822e:	440b      	add	r3, r1
 8018230:	3230      	adds	r2, #48	@ 0x30
 8018232:	b2d2      	uxtb	r2, r2
 8018234:	701a      	strb	r2, [r3, #0]
 8018236:	e00a      	b.n	801824e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8018238:	68fb      	ldr	r3, [r7, #12]
 801823a:	0f1b      	lsrs	r3, r3, #28
 801823c:	b2da      	uxtb	r2, r3
 801823e:	7dfb      	ldrb	r3, [r7, #23]
 8018240:	005b      	lsls	r3, r3, #1
 8018242:	4619      	mov	r1, r3
 8018244:	68bb      	ldr	r3, [r7, #8]
 8018246:	440b      	add	r3, r1
 8018248:	3237      	adds	r2, #55	@ 0x37
 801824a:	b2d2      	uxtb	r2, r2
 801824c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 801824e:	68fb      	ldr	r3, [r7, #12]
 8018250:	011b      	lsls	r3, r3, #4
 8018252:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8018254:	7dfb      	ldrb	r3, [r7, #23]
 8018256:	005b      	lsls	r3, r3, #1
 8018258:	3301      	adds	r3, #1
 801825a:	68ba      	ldr	r2, [r7, #8]
 801825c:	4413      	add	r3, r2
 801825e:	2200      	movs	r2, #0
 8018260:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8018262:	7dfb      	ldrb	r3, [r7, #23]
 8018264:	3301      	adds	r3, #1
 8018266:	75fb      	strb	r3, [r7, #23]
 8018268:	7dfa      	ldrb	r2, [r7, #23]
 801826a:	79fb      	ldrb	r3, [r7, #7]
 801826c:	429a      	cmp	r2, r3
 801826e:	d3d3      	bcc.n	8018218 <IntToUnicode+0x18>
  }
}
 8018270:	bf00      	nop
 8018272:	bf00      	nop
 8018274:	371c      	adds	r7, #28
 8018276:	46bd      	mov	sp, r7
 8018278:	f85d 7b04 	ldr.w	r7, [sp], #4
 801827c:	4770      	bx	lr
	...

08018280 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8018280:	b580      	push	{r7, lr}
 8018282:	b0b2      	sub	sp, #200	@ 0xc8
 8018284:	af00      	add	r7, sp, #0
 8018286:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8018288:	f107 0310 	add.w	r3, r7, #16
 801828c:	22b8      	movs	r2, #184	@ 0xb8
 801828e:	2100      	movs	r1, #0
 8018290:	4618      	mov	r0, r3
 8018292:	f001 fea6 	bl	8019fe2 <memset>
  if(pcdHandle->Instance==USB_OTG_HS)
 8018296:	687b      	ldr	r3, [r7, #4]
 8018298:	681b      	ldr	r3, [r3, #0]
 801829a:	4a1a      	ldr	r2, [pc, #104]	@ (8018304 <HAL_PCD_MspInit+0x84>)
 801829c:	4293      	cmp	r3, r2
 801829e:	d12c      	bne.n	80182fa <HAL_PCD_MspInit+0x7a>

  /* USER CODE END USB_OTG_HS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80182a0:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80182a4:	f04f 0300 	mov.w	r3, #0
 80182a8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 80182ac:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 80182b0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80182b4:	f107 0310 	add.w	r3, r7, #16
 80182b8:	4618      	mov	r0, r3
 80182ba:	f7f5 febb 	bl	800e034 <HAL_RCCEx_PeriphCLKConfig>
 80182be:	4603      	mov	r3, r0
 80182c0:	2b00      	cmp	r3, #0
 80182c2:	d001      	beq.n	80182c8 <HAL_PCD_MspInit+0x48>
    {
      Error_Handler();
 80182c4:	f7e9 ff76 	bl	80021b4 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 80182c8:	f7f4 ff3e 	bl	800d148 <HAL_PWREx_EnableUSBVoltageDetector>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 80182cc:	4b0e      	ldr	r3, [pc, #56]	@ (8018308 <HAL_PCD_MspInit+0x88>)
 80182ce:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80182d2:	4a0d      	ldr	r2, [pc, #52]	@ (8018308 <HAL_PCD_MspInit+0x88>)
 80182d4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80182d8:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80182dc:	4b0a      	ldr	r3, [pc, #40]	@ (8018308 <HAL_PCD_MspInit+0x88>)
 80182de:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80182e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80182e6:	60fb      	str	r3, [r7, #12]
 80182e8:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 0, 0);
 80182ea:	2200      	movs	r2, #0
 80182ec:	2100      	movs	r1, #0
 80182ee:	204d      	movs	r0, #77	@ 0x4d
 80182f0:	f7f0 fcf1 	bl	8008cd6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 80182f4:	204d      	movs	r0, #77	@ 0x4d
 80182f6:	f7f0 fd08 	bl	8008d0a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 80182fa:	bf00      	nop
 80182fc:	37c8      	adds	r7, #200	@ 0xc8
 80182fe:	46bd      	mov	sp, r7
 8018300:	bd80      	pop	{r7, pc}
 8018302:	bf00      	nop
 8018304:	40040000 	.word	0x40040000
 8018308:	58024400 	.word	0x58024400

0801830c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801830c:	b580      	push	{r7, lr}
 801830e:	b082      	sub	sp, #8
 8018310:	af00      	add	r7, sp, #0
 8018312:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8018314:	687b      	ldr	r3, [r7, #4]
 8018316:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 801831a:	687b      	ldr	r3, [r7, #4]
 801831c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8018320:	4619      	mov	r1, r3
 8018322:	4610      	mov	r0, r2
 8018324:	f7fe fb23 	bl	801696e <USBD_LL_SetupStage>
}
 8018328:	bf00      	nop
 801832a:	3708      	adds	r7, #8
 801832c:	46bd      	mov	sp, r7
 801832e:	bd80      	pop	{r7, pc}

08018330 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018330:	b580      	push	{r7, lr}
 8018332:	b082      	sub	sp, #8
 8018334:	af00      	add	r7, sp, #0
 8018336:	6078      	str	r0, [r7, #4]
 8018338:	460b      	mov	r3, r1
 801833a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 801833c:	687b      	ldr	r3, [r7, #4]
 801833e:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8018342:	78fa      	ldrb	r2, [r7, #3]
 8018344:	6879      	ldr	r1, [r7, #4]
 8018346:	4613      	mov	r3, r2
 8018348:	00db      	lsls	r3, r3, #3
 801834a:	4413      	add	r3, r2
 801834c:	009b      	lsls	r3, r3, #2
 801834e:	440b      	add	r3, r1
 8018350:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8018354:	681a      	ldr	r2, [r3, #0]
 8018356:	78fb      	ldrb	r3, [r7, #3]
 8018358:	4619      	mov	r1, r3
 801835a:	f7fe fb5d 	bl	8016a18 <USBD_LL_DataOutStage>
}
 801835e:	bf00      	nop
 8018360:	3708      	adds	r7, #8
 8018362:	46bd      	mov	sp, r7
 8018364:	bd80      	pop	{r7, pc}

08018366 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018366:	b580      	push	{r7, lr}
 8018368:	b082      	sub	sp, #8
 801836a:	af00      	add	r7, sp, #0
 801836c:	6078      	str	r0, [r7, #4]
 801836e:	460b      	mov	r3, r1
 8018370:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8018372:	687b      	ldr	r3, [r7, #4]
 8018374:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8018378:	78fa      	ldrb	r2, [r7, #3]
 801837a:	6879      	ldr	r1, [r7, #4]
 801837c:	4613      	mov	r3, r2
 801837e:	00db      	lsls	r3, r3, #3
 8018380:	4413      	add	r3, r2
 8018382:	009b      	lsls	r3, r3, #2
 8018384:	440b      	add	r3, r1
 8018386:	3320      	adds	r3, #32
 8018388:	681a      	ldr	r2, [r3, #0]
 801838a:	78fb      	ldrb	r3, [r7, #3]
 801838c:	4619      	mov	r1, r3
 801838e:	f7fe fbf6 	bl	8016b7e <USBD_LL_DataInStage>
}
 8018392:	bf00      	nop
 8018394:	3708      	adds	r7, #8
 8018396:	46bd      	mov	sp, r7
 8018398:	bd80      	pop	{r7, pc}

0801839a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801839a:	b580      	push	{r7, lr}
 801839c:	b082      	sub	sp, #8
 801839e:	af00      	add	r7, sp, #0
 80183a0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80183a2:	687b      	ldr	r3, [r7, #4]
 80183a4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80183a8:	4618      	mov	r0, r3
 80183aa:	f7fe fd30 	bl	8016e0e <USBD_LL_SOF>
}
 80183ae:	bf00      	nop
 80183b0:	3708      	adds	r7, #8
 80183b2:	46bd      	mov	sp, r7
 80183b4:	bd80      	pop	{r7, pc}

080183b6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80183b6:	b580      	push	{r7, lr}
 80183b8:	b084      	sub	sp, #16
 80183ba:	af00      	add	r7, sp, #0
 80183bc:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80183be:	2301      	movs	r3, #1
 80183c0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 80183c2:	687b      	ldr	r3, [r7, #4]
 80183c4:	79db      	ldrb	r3, [r3, #7]
 80183c6:	2b00      	cmp	r3, #0
 80183c8:	d102      	bne.n	80183d0 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 80183ca:	2300      	movs	r3, #0
 80183cc:	73fb      	strb	r3, [r7, #15]
 80183ce:	e008      	b.n	80183e2 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 80183d0:	687b      	ldr	r3, [r7, #4]
 80183d2:	79db      	ldrb	r3, [r3, #7]
 80183d4:	2b02      	cmp	r3, #2
 80183d6:	d102      	bne.n	80183de <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 80183d8:	2301      	movs	r3, #1
 80183da:	73fb      	strb	r3, [r7, #15]
 80183dc:	e001      	b.n	80183e2 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 80183de:	f7e9 fee9 	bl	80021b4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80183e2:	687b      	ldr	r3, [r7, #4]
 80183e4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80183e8:	7bfa      	ldrb	r2, [r7, #15]
 80183ea:	4611      	mov	r1, r2
 80183ec:	4618      	mov	r0, r3
 80183ee:	f7fe fcca 	bl	8016d86 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80183f2:	687b      	ldr	r3, [r7, #4]
 80183f4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80183f8:	4618      	mov	r0, r3
 80183fa:	f7fe fc72 	bl	8016ce2 <USBD_LL_Reset>
}
 80183fe:	bf00      	nop
 8018400:	3710      	adds	r7, #16
 8018402:	46bd      	mov	sp, r7
 8018404:	bd80      	pop	{r7, pc}
	...

08018408 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018408:	b580      	push	{r7, lr}
 801840a:	b082      	sub	sp, #8
 801840c:	af00      	add	r7, sp, #0
 801840e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8018410:	687b      	ldr	r3, [r7, #4]
 8018412:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8018416:	4618      	mov	r0, r3
 8018418:	f7fe fcc5 	bl	8016da6 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 801841c:	687b      	ldr	r3, [r7, #4]
 801841e:	681b      	ldr	r3, [r3, #0]
 8018420:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8018424:	681b      	ldr	r3, [r3, #0]
 8018426:	687a      	ldr	r2, [r7, #4]
 8018428:	6812      	ldr	r2, [r2, #0]
 801842a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 801842e:	f043 0301 	orr.w	r3, r3, #1
 8018432:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8018434:	687b      	ldr	r3, [r7, #4]
 8018436:	7adb      	ldrb	r3, [r3, #11]
 8018438:	2b00      	cmp	r3, #0
 801843a:	d005      	beq.n	8018448 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801843c:	4b04      	ldr	r3, [pc, #16]	@ (8018450 <HAL_PCD_SuspendCallback+0x48>)
 801843e:	691b      	ldr	r3, [r3, #16]
 8018440:	4a03      	ldr	r2, [pc, #12]	@ (8018450 <HAL_PCD_SuspendCallback+0x48>)
 8018442:	f043 0306 	orr.w	r3, r3, #6
 8018446:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8018448:	bf00      	nop
 801844a:	3708      	adds	r7, #8
 801844c:	46bd      	mov	sp, r7
 801844e:	bd80      	pop	{r7, pc}
 8018450:	e000ed00 	.word	0xe000ed00

08018454 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018454:	b580      	push	{r7, lr}
 8018456:	b082      	sub	sp, #8
 8018458:	af00      	add	r7, sp, #0
 801845a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 801845c:	687b      	ldr	r3, [r7, #4]
 801845e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8018462:	4618      	mov	r0, r3
 8018464:	f7fe fcbb 	bl	8016dde <USBD_LL_Resume>
}
 8018468:	bf00      	nop
 801846a:	3708      	adds	r7, #8
 801846c:	46bd      	mov	sp, r7
 801846e:	bd80      	pop	{r7, pc}

08018470 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018470:	b580      	push	{r7, lr}
 8018472:	b082      	sub	sp, #8
 8018474:	af00      	add	r7, sp, #0
 8018476:	6078      	str	r0, [r7, #4]
 8018478:	460b      	mov	r3, r1
 801847a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 801847c:	687b      	ldr	r3, [r7, #4]
 801847e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8018482:	78fa      	ldrb	r2, [r7, #3]
 8018484:	4611      	mov	r1, r2
 8018486:	4618      	mov	r0, r3
 8018488:	f7fe fd13 	bl	8016eb2 <USBD_LL_IsoOUTIncomplete>
}
 801848c:	bf00      	nop
 801848e:	3708      	adds	r7, #8
 8018490:	46bd      	mov	sp, r7
 8018492:	bd80      	pop	{r7, pc}

08018494 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018494:	b580      	push	{r7, lr}
 8018496:	b082      	sub	sp, #8
 8018498:	af00      	add	r7, sp, #0
 801849a:	6078      	str	r0, [r7, #4]
 801849c:	460b      	mov	r3, r1
 801849e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80184a0:	687b      	ldr	r3, [r7, #4]
 80184a2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80184a6:	78fa      	ldrb	r2, [r7, #3]
 80184a8:	4611      	mov	r1, r2
 80184aa:	4618      	mov	r0, r3
 80184ac:	f7fe fccf 	bl	8016e4e <USBD_LL_IsoINIncomplete>
}
 80184b0:	bf00      	nop
 80184b2:	3708      	adds	r7, #8
 80184b4:	46bd      	mov	sp, r7
 80184b6:	bd80      	pop	{r7, pc}

080184b8 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80184b8:	b580      	push	{r7, lr}
 80184ba:	b082      	sub	sp, #8
 80184bc:	af00      	add	r7, sp, #0
 80184be:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80184c0:	687b      	ldr	r3, [r7, #4]
 80184c2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80184c6:	4618      	mov	r0, r3
 80184c8:	f7fe fd25 	bl	8016f16 <USBD_LL_DevConnected>
}
 80184cc:	bf00      	nop
 80184ce:	3708      	adds	r7, #8
 80184d0:	46bd      	mov	sp, r7
 80184d2:	bd80      	pop	{r7, pc}

080184d4 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80184d4:	b580      	push	{r7, lr}
 80184d6:	b082      	sub	sp, #8
 80184d8:	af00      	add	r7, sp, #0
 80184da:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 80184dc:	687b      	ldr	r3, [r7, #4]
 80184de:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80184e2:	4618      	mov	r0, r3
 80184e4:	f7fe fd22 	bl	8016f2c <USBD_LL_DevDisconnected>
}
 80184e8:	bf00      	nop
 80184ea:	3708      	adds	r7, #8
 80184ec:	46bd      	mov	sp, r7
 80184ee:	bd80      	pop	{r7, pc}

080184f0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80184f0:	b580      	push	{r7, lr}
 80184f2:	b082      	sub	sp, #8
 80184f4:	af00      	add	r7, sp, #0
 80184f6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_HS) {
 80184f8:	687b      	ldr	r3, [r7, #4]
 80184fa:	781b      	ldrb	r3, [r3, #0]
 80184fc:	2b01      	cmp	r3, #1
 80184fe:	d140      	bne.n	8018582 <USBD_LL_Init+0x92>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_HS.pData = pdev;
 8018500:	4a22      	ldr	r2, [pc, #136]	@ (801858c <USBD_LL_Init+0x9c>)
 8018502:	687b      	ldr	r3, [r7, #4]
 8018504:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_HS;
 8018508:	687b      	ldr	r3, [r7, #4]
 801850a:	4a20      	ldr	r2, [pc, #128]	@ (801858c <USBD_LL_Init+0x9c>)
 801850c:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_HS.Instance = USB_OTG_HS;
 8018510:	4b1e      	ldr	r3, [pc, #120]	@ (801858c <USBD_LL_Init+0x9c>)
 8018512:	4a1f      	ldr	r2, [pc, #124]	@ (8018590 <USBD_LL_Init+0xa0>)
 8018514:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_HS.Init.dev_endpoints = 9;
 8018516:	4b1d      	ldr	r3, [pc, #116]	@ (801858c <USBD_LL_Init+0x9c>)
 8018518:	2209      	movs	r2, #9
 801851a:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_HS.Init.speed = PCD_SPEED_FULL;
 801851c:	4b1b      	ldr	r3, [pc, #108]	@ (801858c <USBD_LL_Init+0x9c>)
 801851e:	2202      	movs	r2, #2
 8018520:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 8018522:	4b1a      	ldr	r3, [pc, #104]	@ (801858c <USBD_LL_Init+0x9c>)
 8018524:	2200      	movs	r2, #0
 8018526:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 8018528:	4b18      	ldr	r3, [pc, #96]	@ (801858c <USBD_LL_Init+0x9c>)
 801852a:	2202      	movs	r2, #2
 801852c:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 801852e:	4b17      	ldr	r3, [pc, #92]	@ (801858c <USBD_LL_Init+0x9c>)
 8018530:	2200      	movs	r2, #0
 8018532:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 8018534:	4b15      	ldr	r3, [pc, #84]	@ (801858c <USBD_LL_Init+0x9c>)
 8018536:	2200      	movs	r2, #0
 8018538:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_HS.Init.lpm_enable = DISABLE;
 801853a:	4b14      	ldr	r3, [pc, #80]	@ (801858c <USBD_LL_Init+0x9c>)
 801853c:	2200      	movs	r2, #0
 801853e:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 8018540:	4b12      	ldr	r3, [pc, #72]	@ (801858c <USBD_LL_Init+0x9c>)
 8018542:	2200      	movs	r2, #0
 8018544:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_HS.Init.use_dedicated_ep1 = DISABLE;
 8018546:	4b11      	ldr	r3, [pc, #68]	@ (801858c <USBD_LL_Init+0x9c>)
 8018548:	2200      	movs	r2, #0
 801854a:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 801854c:	4b0f      	ldr	r3, [pc, #60]	@ (801858c <USBD_LL_Init+0x9c>)
 801854e:	2200      	movs	r2, #0
 8018550:	741a      	strb	r2, [r3, #16]
  if (HAL_PCD_Init(&hpcd_USB_OTG_HS) != HAL_OK)
 8018552:	480e      	ldr	r0, [pc, #56]	@ (801858c <USBD_LL_Init+0x9c>)
 8018554:	f7f3 fb1f 	bl	800bb96 <HAL_PCD_Init>
 8018558:	4603      	mov	r3, r0
 801855a:	2b00      	cmp	r3, #0
 801855c:	d001      	beq.n	8018562 <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 801855e:	f7e9 fe29 	bl	80021b4 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_HS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_HS_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_HS, 0x200);
 8018562:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8018566:	4809      	ldr	r0, [pc, #36]	@ (801858c <USBD_LL_Init+0x9c>)
 8018568:	f7f4 fd73 	bl	800d052 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 0, 0x80);
 801856c:	2280      	movs	r2, #128	@ 0x80
 801856e:	2100      	movs	r1, #0
 8018570:	4806      	ldr	r0, [pc, #24]	@ (801858c <USBD_LL_Init+0x9c>)
 8018572:	f7f4 fd27 	bl	800cfc4 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 1, 0x174);
 8018576:	f44f 72ba 	mov.w	r2, #372	@ 0x174
 801857a:	2101      	movs	r1, #1
 801857c:	4803      	ldr	r0, [pc, #12]	@ (801858c <USBD_LL_Init+0x9c>)
 801857e:	f7f4 fd21 	bl	800cfc4 <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_HS_Configuration */
  }
  return USBD_OK;
 8018582:	2300      	movs	r3, #0
}
 8018584:	4618      	mov	r0, r3
 8018586:	3708      	adds	r7, #8
 8018588:	46bd      	mov	sp, r7
 801858a:	bd80      	pop	{r7, pc}
 801858c:	24017b98 	.word	0x24017b98
 8018590:	40040000 	.word	0x40040000

08018594 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8018594:	b580      	push	{r7, lr}
 8018596:	b084      	sub	sp, #16
 8018598:	af00      	add	r7, sp, #0
 801859a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801859c:	2300      	movs	r3, #0
 801859e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80185a0:	2300      	movs	r3, #0
 80185a2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 80185a4:	687b      	ldr	r3, [r7, #4]
 80185a6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80185aa:	4618      	mov	r0, r3
 80185ac:	f7f3 fbff 	bl	800bdae <HAL_PCD_Start>
 80185b0:	4603      	mov	r3, r0
 80185b2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80185b4:	7bfb      	ldrb	r3, [r7, #15]
 80185b6:	4618      	mov	r0, r3
 80185b8:	f000 f942 	bl	8018840 <USBD_Get_USB_Status>
 80185bc:	4603      	mov	r3, r0
 80185be:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80185c0:	7bbb      	ldrb	r3, [r7, #14]
}
 80185c2:	4618      	mov	r0, r3
 80185c4:	3710      	adds	r7, #16
 80185c6:	46bd      	mov	sp, r7
 80185c8:	bd80      	pop	{r7, pc}

080185ca <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80185ca:	b580      	push	{r7, lr}
 80185cc:	b084      	sub	sp, #16
 80185ce:	af00      	add	r7, sp, #0
 80185d0:	6078      	str	r0, [r7, #4]
 80185d2:	4608      	mov	r0, r1
 80185d4:	4611      	mov	r1, r2
 80185d6:	461a      	mov	r2, r3
 80185d8:	4603      	mov	r3, r0
 80185da:	70fb      	strb	r3, [r7, #3]
 80185dc:	460b      	mov	r3, r1
 80185de:	70bb      	strb	r3, [r7, #2]
 80185e0:	4613      	mov	r3, r2
 80185e2:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80185e4:	2300      	movs	r3, #0
 80185e6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80185e8:	2300      	movs	r3, #0
 80185ea:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80185ec:	687b      	ldr	r3, [r7, #4]
 80185ee:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80185f2:	78bb      	ldrb	r3, [r7, #2]
 80185f4:	883a      	ldrh	r2, [r7, #0]
 80185f6:	78f9      	ldrb	r1, [r7, #3]
 80185f8:	f7f4 f900 	bl	800c7fc <HAL_PCD_EP_Open>
 80185fc:	4603      	mov	r3, r0
 80185fe:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018600:	7bfb      	ldrb	r3, [r7, #15]
 8018602:	4618      	mov	r0, r3
 8018604:	f000 f91c 	bl	8018840 <USBD_Get_USB_Status>
 8018608:	4603      	mov	r3, r0
 801860a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801860c:	7bbb      	ldrb	r3, [r7, #14]
}
 801860e:	4618      	mov	r0, r3
 8018610:	3710      	adds	r7, #16
 8018612:	46bd      	mov	sp, r7
 8018614:	bd80      	pop	{r7, pc}

08018616 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8018616:	b580      	push	{r7, lr}
 8018618:	b084      	sub	sp, #16
 801861a:	af00      	add	r7, sp, #0
 801861c:	6078      	str	r0, [r7, #4]
 801861e:	460b      	mov	r3, r1
 8018620:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018622:	2300      	movs	r3, #0
 8018624:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018626:	2300      	movs	r3, #0
 8018628:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 801862a:	687b      	ldr	r3, [r7, #4]
 801862c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8018630:	78fa      	ldrb	r2, [r7, #3]
 8018632:	4611      	mov	r1, r2
 8018634:	4618      	mov	r0, r3
 8018636:	f7f4 f949 	bl	800c8cc <HAL_PCD_EP_Close>
 801863a:	4603      	mov	r3, r0
 801863c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801863e:	7bfb      	ldrb	r3, [r7, #15]
 8018640:	4618      	mov	r0, r3
 8018642:	f000 f8fd 	bl	8018840 <USBD_Get_USB_Status>
 8018646:	4603      	mov	r3, r0
 8018648:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801864a:	7bbb      	ldrb	r3, [r7, #14]
}
 801864c:	4618      	mov	r0, r3
 801864e:	3710      	adds	r7, #16
 8018650:	46bd      	mov	sp, r7
 8018652:	bd80      	pop	{r7, pc}

08018654 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8018654:	b580      	push	{r7, lr}
 8018656:	b084      	sub	sp, #16
 8018658:	af00      	add	r7, sp, #0
 801865a:	6078      	str	r0, [r7, #4]
 801865c:	460b      	mov	r3, r1
 801865e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018660:	2300      	movs	r3, #0
 8018662:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018664:	2300      	movs	r3, #0
 8018666:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8018668:	687b      	ldr	r3, [r7, #4]
 801866a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801866e:	78fa      	ldrb	r2, [r7, #3]
 8018670:	4611      	mov	r1, r2
 8018672:	4618      	mov	r0, r3
 8018674:	f7f4 fa01 	bl	800ca7a <HAL_PCD_EP_SetStall>
 8018678:	4603      	mov	r3, r0
 801867a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801867c:	7bfb      	ldrb	r3, [r7, #15]
 801867e:	4618      	mov	r0, r3
 8018680:	f000 f8de 	bl	8018840 <USBD_Get_USB_Status>
 8018684:	4603      	mov	r3, r0
 8018686:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018688:	7bbb      	ldrb	r3, [r7, #14]
}
 801868a:	4618      	mov	r0, r3
 801868c:	3710      	adds	r7, #16
 801868e:	46bd      	mov	sp, r7
 8018690:	bd80      	pop	{r7, pc}

08018692 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8018692:	b580      	push	{r7, lr}
 8018694:	b084      	sub	sp, #16
 8018696:	af00      	add	r7, sp, #0
 8018698:	6078      	str	r0, [r7, #4]
 801869a:	460b      	mov	r3, r1
 801869c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801869e:	2300      	movs	r3, #0
 80186a0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80186a2:	2300      	movs	r3, #0
 80186a4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80186a6:	687b      	ldr	r3, [r7, #4]
 80186a8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80186ac:	78fa      	ldrb	r2, [r7, #3]
 80186ae:	4611      	mov	r1, r2
 80186b0:	4618      	mov	r0, r3
 80186b2:	f7f4 fa45 	bl	800cb40 <HAL_PCD_EP_ClrStall>
 80186b6:	4603      	mov	r3, r0
 80186b8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80186ba:	7bfb      	ldrb	r3, [r7, #15]
 80186bc:	4618      	mov	r0, r3
 80186be:	f000 f8bf 	bl	8018840 <USBD_Get_USB_Status>
 80186c2:	4603      	mov	r3, r0
 80186c4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80186c6:	7bbb      	ldrb	r3, [r7, #14]
}
 80186c8:	4618      	mov	r0, r3
 80186ca:	3710      	adds	r7, #16
 80186cc:	46bd      	mov	sp, r7
 80186ce:	bd80      	pop	{r7, pc}

080186d0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80186d0:	b480      	push	{r7}
 80186d2:	b085      	sub	sp, #20
 80186d4:	af00      	add	r7, sp, #0
 80186d6:	6078      	str	r0, [r7, #4]
 80186d8:	460b      	mov	r3, r1
 80186da:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80186dc:	687b      	ldr	r3, [r7, #4]
 80186de:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80186e2:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80186e4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80186e8:	2b00      	cmp	r3, #0
 80186ea:	da0b      	bge.n	8018704 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80186ec:	78fb      	ldrb	r3, [r7, #3]
 80186ee:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80186f2:	68f9      	ldr	r1, [r7, #12]
 80186f4:	4613      	mov	r3, r2
 80186f6:	00db      	lsls	r3, r3, #3
 80186f8:	4413      	add	r3, r2
 80186fa:	009b      	lsls	r3, r3, #2
 80186fc:	440b      	add	r3, r1
 80186fe:	3316      	adds	r3, #22
 8018700:	781b      	ldrb	r3, [r3, #0]
 8018702:	e00b      	b.n	801871c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8018704:	78fb      	ldrb	r3, [r7, #3]
 8018706:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801870a:	68f9      	ldr	r1, [r7, #12]
 801870c:	4613      	mov	r3, r2
 801870e:	00db      	lsls	r3, r3, #3
 8018710:	4413      	add	r3, r2
 8018712:	009b      	lsls	r3, r3, #2
 8018714:	440b      	add	r3, r1
 8018716:	f203 2356 	addw	r3, r3, #598	@ 0x256
 801871a:	781b      	ldrb	r3, [r3, #0]
  }
}
 801871c:	4618      	mov	r0, r3
 801871e:	3714      	adds	r7, #20
 8018720:	46bd      	mov	sp, r7
 8018722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018726:	4770      	bx	lr

08018728 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8018728:	b580      	push	{r7, lr}
 801872a:	b084      	sub	sp, #16
 801872c:	af00      	add	r7, sp, #0
 801872e:	6078      	str	r0, [r7, #4]
 8018730:	460b      	mov	r3, r1
 8018732:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018734:	2300      	movs	r3, #0
 8018736:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018738:	2300      	movs	r3, #0
 801873a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 801873c:	687b      	ldr	r3, [r7, #4]
 801873e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8018742:	78fa      	ldrb	r2, [r7, #3]
 8018744:	4611      	mov	r1, r2
 8018746:	4618      	mov	r0, r3
 8018748:	f7f4 f834 	bl	800c7b4 <HAL_PCD_SetAddress>
 801874c:	4603      	mov	r3, r0
 801874e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018750:	7bfb      	ldrb	r3, [r7, #15]
 8018752:	4618      	mov	r0, r3
 8018754:	f000 f874 	bl	8018840 <USBD_Get_USB_Status>
 8018758:	4603      	mov	r3, r0
 801875a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801875c:	7bbb      	ldrb	r3, [r7, #14]
}
 801875e:	4618      	mov	r0, r3
 8018760:	3710      	adds	r7, #16
 8018762:	46bd      	mov	sp, r7
 8018764:	bd80      	pop	{r7, pc}

08018766 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8018766:	b580      	push	{r7, lr}
 8018768:	b086      	sub	sp, #24
 801876a:	af00      	add	r7, sp, #0
 801876c:	60f8      	str	r0, [r7, #12]
 801876e:	607a      	str	r2, [r7, #4]
 8018770:	603b      	str	r3, [r7, #0]
 8018772:	460b      	mov	r3, r1
 8018774:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018776:	2300      	movs	r3, #0
 8018778:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801877a:	2300      	movs	r3, #0
 801877c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 801877e:	68fb      	ldr	r3, [r7, #12]
 8018780:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8018784:	7af9      	ldrb	r1, [r7, #11]
 8018786:	683b      	ldr	r3, [r7, #0]
 8018788:	687a      	ldr	r2, [r7, #4]
 801878a:	f7f4 f93c 	bl	800ca06 <HAL_PCD_EP_Transmit>
 801878e:	4603      	mov	r3, r0
 8018790:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018792:	7dfb      	ldrb	r3, [r7, #23]
 8018794:	4618      	mov	r0, r3
 8018796:	f000 f853 	bl	8018840 <USBD_Get_USB_Status>
 801879a:	4603      	mov	r3, r0
 801879c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801879e:	7dbb      	ldrb	r3, [r7, #22]
}
 80187a0:	4618      	mov	r0, r3
 80187a2:	3718      	adds	r7, #24
 80187a4:	46bd      	mov	sp, r7
 80187a6:	bd80      	pop	{r7, pc}

080187a8 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80187a8:	b580      	push	{r7, lr}
 80187aa:	b086      	sub	sp, #24
 80187ac:	af00      	add	r7, sp, #0
 80187ae:	60f8      	str	r0, [r7, #12]
 80187b0:	607a      	str	r2, [r7, #4]
 80187b2:	603b      	str	r3, [r7, #0]
 80187b4:	460b      	mov	r3, r1
 80187b6:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80187b8:	2300      	movs	r3, #0
 80187ba:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80187bc:	2300      	movs	r3, #0
 80187be:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80187c0:	68fb      	ldr	r3, [r7, #12]
 80187c2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80187c6:	7af9      	ldrb	r1, [r7, #11]
 80187c8:	683b      	ldr	r3, [r7, #0]
 80187ca:	687a      	ldr	r2, [r7, #4]
 80187cc:	f7f4 f8c8 	bl	800c960 <HAL_PCD_EP_Receive>
 80187d0:	4603      	mov	r3, r0
 80187d2:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80187d4:	7dfb      	ldrb	r3, [r7, #23]
 80187d6:	4618      	mov	r0, r3
 80187d8:	f000 f832 	bl	8018840 <USBD_Get_USB_Status>
 80187dc:	4603      	mov	r3, r0
 80187de:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80187e0:	7dbb      	ldrb	r3, [r7, #22]
}
 80187e2:	4618      	mov	r0, r3
 80187e4:	3718      	adds	r7, #24
 80187e6:	46bd      	mov	sp, r7
 80187e8:	bd80      	pop	{r7, pc}

080187ea <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80187ea:	b580      	push	{r7, lr}
 80187ec:	b082      	sub	sp, #8
 80187ee:	af00      	add	r7, sp, #0
 80187f0:	6078      	str	r0, [r7, #4]
 80187f2:	460b      	mov	r3, r1
 80187f4:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80187f6:	687b      	ldr	r3, [r7, #4]
 80187f8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80187fc:	78fa      	ldrb	r2, [r7, #3]
 80187fe:	4611      	mov	r1, r2
 8018800:	4618      	mov	r0, r3
 8018802:	f7f4 f8e8 	bl	800c9d6 <HAL_PCD_EP_GetRxCount>
 8018806:	4603      	mov	r3, r0
}
 8018808:	4618      	mov	r0, r3
 801880a:	3708      	adds	r7, #8
 801880c:	46bd      	mov	sp, r7
 801880e:	bd80      	pop	{r7, pc}

08018810 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8018810:	b480      	push	{r7}
 8018812:	b083      	sub	sp, #12
 8018814:	af00      	add	r7, sp, #0
 8018816:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8018818:	4b03      	ldr	r3, [pc, #12]	@ (8018828 <USBD_static_malloc+0x18>)
}
 801881a:	4618      	mov	r0, r3
 801881c:	370c      	adds	r7, #12
 801881e:	46bd      	mov	sp, r7
 8018820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018824:	4770      	bx	lr
 8018826:	bf00      	nop
 8018828:	2401807c 	.word	0x2401807c

0801882c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 801882c:	b480      	push	{r7}
 801882e:	b083      	sub	sp, #12
 8018830:	af00      	add	r7, sp, #0
 8018832:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 8018834:	bf00      	nop
 8018836:	370c      	adds	r7, #12
 8018838:	46bd      	mov	sp, r7
 801883a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801883e:	4770      	bx	lr

08018840 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8018840:	b480      	push	{r7}
 8018842:	b085      	sub	sp, #20
 8018844:	af00      	add	r7, sp, #0
 8018846:	4603      	mov	r3, r0
 8018848:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801884a:	2300      	movs	r3, #0
 801884c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 801884e:	79fb      	ldrb	r3, [r7, #7]
 8018850:	2b03      	cmp	r3, #3
 8018852:	d817      	bhi.n	8018884 <USBD_Get_USB_Status+0x44>
 8018854:	a201      	add	r2, pc, #4	@ (adr r2, 801885c <USBD_Get_USB_Status+0x1c>)
 8018856:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801885a:	bf00      	nop
 801885c:	0801886d 	.word	0x0801886d
 8018860:	08018873 	.word	0x08018873
 8018864:	08018879 	.word	0x08018879
 8018868:	0801887f 	.word	0x0801887f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 801886c:	2300      	movs	r3, #0
 801886e:	73fb      	strb	r3, [r7, #15]
    break;
 8018870:	e00b      	b.n	801888a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8018872:	2303      	movs	r3, #3
 8018874:	73fb      	strb	r3, [r7, #15]
    break;
 8018876:	e008      	b.n	801888a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8018878:	2301      	movs	r3, #1
 801887a:	73fb      	strb	r3, [r7, #15]
    break;
 801887c:	e005      	b.n	801888a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801887e:	2303      	movs	r3, #3
 8018880:	73fb      	strb	r3, [r7, #15]
    break;
 8018882:	e002      	b.n	801888a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8018884:	2303      	movs	r3, #3
 8018886:	73fb      	strb	r3, [r7, #15]
    break;
 8018888:	bf00      	nop
  }
  return usb_status;
 801888a:	7bfb      	ldrb	r3, [r7, #15]
}
 801888c:	4618      	mov	r0, r3
 801888e:	3714      	adds	r7, #20
 8018890:	46bd      	mov	sp, r7
 8018892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018896:	4770      	bx	lr

08018898 <atof>:
 8018898:	2100      	movs	r1, #0
 801889a:	f000 bdb7 	b.w	801940c <strtod>

0801889e <atoi>:
 801889e:	220a      	movs	r2, #10
 80188a0:	2100      	movs	r1, #0
 80188a2:	f000 be39 	b.w	8019518 <strtol>

080188a6 <sulp>:
 80188a6:	b570      	push	{r4, r5, r6, lr}
 80188a8:	4604      	mov	r4, r0
 80188aa:	460d      	mov	r5, r1
 80188ac:	4616      	mov	r6, r2
 80188ae:	ec45 4b10 	vmov	d0, r4, r5
 80188b2:	f003 f9eb 	bl	801bc8c <__ulp>
 80188b6:	b17e      	cbz	r6, 80188d8 <sulp+0x32>
 80188b8:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80188bc:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80188c0:	2b00      	cmp	r3, #0
 80188c2:	dd09      	ble.n	80188d8 <sulp+0x32>
 80188c4:	051b      	lsls	r3, r3, #20
 80188c6:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 80188ca:	2000      	movs	r0, #0
 80188cc:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 80188d0:	ec41 0b17 	vmov	d7, r0, r1
 80188d4:	ee20 0b07 	vmul.f64	d0, d0, d7
 80188d8:	bd70      	pop	{r4, r5, r6, pc}
 80188da:	0000      	movs	r0, r0
 80188dc:	0000      	movs	r0, r0
	...

080188e0 <_strtod_l>:
 80188e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80188e4:	ed2d 8b0a 	vpush	{d8-d12}
 80188e8:	b097      	sub	sp, #92	@ 0x5c
 80188ea:	4688      	mov	r8, r1
 80188ec:	920e      	str	r2, [sp, #56]	@ 0x38
 80188ee:	2200      	movs	r2, #0
 80188f0:	9212      	str	r2, [sp, #72]	@ 0x48
 80188f2:	9005      	str	r0, [sp, #20]
 80188f4:	f04f 0a00 	mov.w	sl, #0
 80188f8:	f04f 0b00 	mov.w	fp, #0
 80188fc:	460a      	mov	r2, r1
 80188fe:	9211      	str	r2, [sp, #68]	@ 0x44
 8018900:	7811      	ldrb	r1, [r2, #0]
 8018902:	292b      	cmp	r1, #43	@ 0x2b
 8018904:	d04c      	beq.n	80189a0 <_strtod_l+0xc0>
 8018906:	d839      	bhi.n	801897c <_strtod_l+0x9c>
 8018908:	290d      	cmp	r1, #13
 801890a:	d833      	bhi.n	8018974 <_strtod_l+0x94>
 801890c:	2908      	cmp	r1, #8
 801890e:	d833      	bhi.n	8018978 <_strtod_l+0x98>
 8018910:	2900      	cmp	r1, #0
 8018912:	d03c      	beq.n	801898e <_strtod_l+0xae>
 8018914:	2200      	movs	r2, #0
 8018916:	9208      	str	r2, [sp, #32]
 8018918:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 801891a:	782a      	ldrb	r2, [r5, #0]
 801891c:	2a30      	cmp	r2, #48	@ 0x30
 801891e:	f040 80b5 	bne.w	8018a8c <_strtod_l+0x1ac>
 8018922:	786a      	ldrb	r2, [r5, #1]
 8018924:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8018928:	2a58      	cmp	r2, #88	@ 0x58
 801892a:	d170      	bne.n	8018a0e <_strtod_l+0x12e>
 801892c:	9302      	str	r3, [sp, #8]
 801892e:	9b08      	ldr	r3, [sp, #32]
 8018930:	9301      	str	r3, [sp, #4]
 8018932:	ab12      	add	r3, sp, #72	@ 0x48
 8018934:	9300      	str	r3, [sp, #0]
 8018936:	4a8b      	ldr	r2, [pc, #556]	@ (8018b64 <_strtod_l+0x284>)
 8018938:	9805      	ldr	r0, [sp, #20]
 801893a:	ab13      	add	r3, sp, #76	@ 0x4c
 801893c:	a911      	add	r1, sp, #68	@ 0x44
 801893e:	f002 fa97 	bl	801ae70 <__gethex>
 8018942:	f010 060f 	ands.w	r6, r0, #15
 8018946:	4604      	mov	r4, r0
 8018948:	d005      	beq.n	8018956 <_strtod_l+0x76>
 801894a:	2e06      	cmp	r6, #6
 801894c:	d12a      	bne.n	80189a4 <_strtod_l+0xc4>
 801894e:	3501      	adds	r5, #1
 8018950:	2300      	movs	r3, #0
 8018952:	9511      	str	r5, [sp, #68]	@ 0x44
 8018954:	9308      	str	r3, [sp, #32]
 8018956:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8018958:	2b00      	cmp	r3, #0
 801895a:	f040 852f 	bne.w	80193bc <_strtod_l+0xadc>
 801895e:	9b08      	ldr	r3, [sp, #32]
 8018960:	ec4b ab10 	vmov	d0, sl, fp
 8018964:	b1cb      	cbz	r3, 801899a <_strtod_l+0xba>
 8018966:	eeb1 0b40 	vneg.f64	d0, d0
 801896a:	b017      	add	sp, #92	@ 0x5c
 801896c:	ecbd 8b0a 	vpop	{d8-d12}
 8018970:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018974:	2920      	cmp	r1, #32
 8018976:	d1cd      	bne.n	8018914 <_strtod_l+0x34>
 8018978:	3201      	adds	r2, #1
 801897a:	e7c0      	b.n	80188fe <_strtod_l+0x1e>
 801897c:	292d      	cmp	r1, #45	@ 0x2d
 801897e:	d1c9      	bne.n	8018914 <_strtod_l+0x34>
 8018980:	2101      	movs	r1, #1
 8018982:	9108      	str	r1, [sp, #32]
 8018984:	1c51      	adds	r1, r2, #1
 8018986:	9111      	str	r1, [sp, #68]	@ 0x44
 8018988:	7852      	ldrb	r2, [r2, #1]
 801898a:	2a00      	cmp	r2, #0
 801898c:	d1c4      	bne.n	8018918 <_strtod_l+0x38>
 801898e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8018990:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 8018994:	2b00      	cmp	r3, #0
 8018996:	f040 850f 	bne.w	80193b8 <_strtod_l+0xad8>
 801899a:	ec4b ab10 	vmov	d0, sl, fp
 801899e:	e7e4      	b.n	801896a <_strtod_l+0x8a>
 80189a0:	2100      	movs	r1, #0
 80189a2:	e7ee      	b.n	8018982 <_strtod_l+0xa2>
 80189a4:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80189a6:	b13a      	cbz	r2, 80189b8 <_strtod_l+0xd8>
 80189a8:	2135      	movs	r1, #53	@ 0x35
 80189aa:	a814      	add	r0, sp, #80	@ 0x50
 80189ac:	f003 fa65 	bl	801be7a <__copybits>
 80189b0:	9912      	ldr	r1, [sp, #72]	@ 0x48
 80189b2:	9805      	ldr	r0, [sp, #20]
 80189b4:	f002 fe36 	bl	801b624 <_Bfree>
 80189b8:	1e73      	subs	r3, r6, #1
 80189ba:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80189bc:	2b04      	cmp	r3, #4
 80189be:	d806      	bhi.n	80189ce <_strtod_l+0xee>
 80189c0:	e8df f003 	tbb	[pc, r3]
 80189c4:	201d0314 	.word	0x201d0314
 80189c8:	14          	.byte	0x14
 80189c9:	00          	.byte	0x00
 80189ca:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 80189ce:	05e3      	lsls	r3, r4, #23
 80189d0:	bf48      	it	mi
 80189d2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80189d6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80189da:	0d1b      	lsrs	r3, r3, #20
 80189dc:	051b      	lsls	r3, r3, #20
 80189de:	2b00      	cmp	r3, #0
 80189e0:	d1b9      	bne.n	8018956 <_strtod_l+0x76>
 80189e2:	f001 fb6f 	bl	801a0c4 <__errno>
 80189e6:	2322      	movs	r3, #34	@ 0x22
 80189e8:	6003      	str	r3, [r0, #0]
 80189ea:	e7b4      	b.n	8018956 <_strtod_l+0x76>
 80189ec:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 80189f0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80189f4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80189f8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80189fc:	e7e7      	b.n	80189ce <_strtod_l+0xee>
 80189fe:	f8df b16c 	ldr.w	fp, [pc, #364]	@ 8018b6c <_strtod_l+0x28c>
 8018a02:	e7e4      	b.n	80189ce <_strtod_l+0xee>
 8018a04:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8018a08:	f04f 3aff 	mov.w	sl, #4294967295
 8018a0c:	e7df      	b.n	80189ce <_strtod_l+0xee>
 8018a0e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8018a10:	1c5a      	adds	r2, r3, #1
 8018a12:	9211      	str	r2, [sp, #68]	@ 0x44
 8018a14:	785b      	ldrb	r3, [r3, #1]
 8018a16:	2b30      	cmp	r3, #48	@ 0x30
 8018a18:	d0f9      	beq.n	8018a0e <_strtod_l+0x12e>
 8018a1a:	2b00      	cmp	r3, #0
 8018a1c:	d09b      	beq.n	8018956 <_strtod_l+0x76>
 8018a1e:	2301      	movs	r3, #1
 8018a20:	2600      	movs	r6, #0
 8018a22:	9307      	str	r3, [sp, #28]
 8018a24:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8018a26:	930a      	str	r3, [sp, #40]	@ 0x28
 8018a28:	46b1      	mov	r9, r6
 8018a2a:	4635      	mov	r5, r6
 8018a2c:	220a      	movs	r2, #10
 8018a2e:	9811      	ldr	r0, [sp, #68]	@ 0x44
 8018a30:	7804      	ldrb	r4, [r0, #0]
 8018a32:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 8018a36:	b2d9      	uxtb	r1, r3
 8018a38:	2909      	cmp	r1, #9
 8018a3a:	d929      	bls.n	8018a90 <_strtod_l+0x1b0>
 8018a3c:	494a      	ldr	r1, [pc, #296]	@ (8018b68 <_strtod_l+0x288>)
 8018a3e:	2201      	movs	r2, #1
 8018a40:	f001 fae4 	bl	801a00c <strncmp>
 8018a44:	b378      	cbz	r0, 8018aa6 <_strtod_l+0x1c6>
 8018a46:	2000      	movs	r0, #0
 8018a48:	4622      	mov	r2, r4
 8018a4a:	462b      	mov	r3, r5
 8018a4c:	4607      	mov	r7, r0
 8018a4e:	9006      	str	r0, [sp, #24]
 8018a50:	2a65      	cmp	r2, #101	@ 0x65
 8018a52:	d001      	beq.n	8018a58 <_strtod_l+0x178>
 8018a54:	2a45      	cmp	r2, #69	@ 0x45
 8018a56:	d117      	bne.n	8018a88 <_strtod_l+0x1a8>
 8018a58:	b91b      	cbnz	r3, 8018a62 <_strtod_l+0x182>
 8018a5a:	9b07      	ldr	r3, [sp, #28]
 8018a5c:	4303      	orrs	r3, r0
 8018a5e:	d096      	beq.n	801898e <_strtod_l+0xae>
 8018a60:	2300      	movs	r3, #0
 8018a62:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 8018a66:	f108 0201 	add.w	r2, r8, #1
 8018a6a:	9211      	str	r2, [sp, #68]	@ 0x44
 8018a6c:	f898 2001 	ldrb.w	r2, [r8, #1]
 8018a70:	2a2b      	cmp	r2, #43	@ 0x2b
 8018a72:	d06b      	beq.n	8018b4c <_strtod_l+0x26c>
 8018a74:	2a2d      	cmp	r2, #45	@ 0x2d
 8018a76:	d071      	beq.n	8018b5c <_strtod_l+0x27c>
 8018a78:	f04f 0e00 	mov.w	lr, #0
 8018a7c:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 8018a80:	2c09      	cmp	r4, #9
 8018a82:	d979      	bls.n	8018b78 <_strtod_l+0x298>
 8018a84:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 8018a88:	2400      	movs	r4, #0
 8018a8a:	e094      	b.n	8018bb6 <_strtod_l+0x2d6>
 8018a8c:	2300      	movs	r3, #0
 8018a8e:	e7c7      	b.n	8018a20 <_strtod_l+0x140>
 8018a90:	2d08      	cmp	r5, #8
 8018a92:	f100 0001 	add.w	r0, r0, #1
 8018a96:	bfd4      	ite	le
 8018a98:	fb02 3909 	mlale	r9, r2, r9, r3
 8018a9c:	fb02 3606 	mlagt	r6, r2, r6, r3
 8018aa0:	3501      	adds	r5, #1
 8018aa2:	9011      	str	r0, [sp, #68]	@ 0x44
 8018aa4:	e7c3      	b.n	8018a2e <_strtod_l+0x14e>
 8018aa6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8018aa8:	1c5a      	adds	r2, r3, #1
 8018aaa:	9211      	str	r2, [sp, #68]	@ 0x44
 8018aac:	785a      	ldrb	r2, [r3, #1]
 8018aae:	b375      	cbz	r5, 8018b0e <_strtod_l+0x22e>
 8018ab0:	4607      	mov	r7, r0
 8018ab2:	462b      	mov	r3, r5
 8018ab4:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8018ab8:	2909      	cmp	r1, #9
 8018aba:	d913      	bls.n	8018ae4 <_strtod_l+0x204>
 8018abc:	2101      	movs	r1, #1
 8018abe:	9106      	str	r1, [sp, #24]
 8018ac0:	e7c6      	b.n	8018a50 <_strtod_l+0x170>
 8018ac2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8018ac4:	1c5a      	adds	r2, r3, #1
 8018ac6:	9211      	str	r2, [sp, #68]	@ 0x44
 8018ac8:	785a      	ldrb	r2, [r3, #1]
 8018aca:	3001      	adds	r0, #1
 8018acc:	2a30      	cmp	r2, #48	@ 0x30
 8018ace:	d0f8      	beq.n	8018ac2 <_strtod_l+0x1e2>
 8018ad0:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8018ad4:	2b08      	cmp	r3, #8
 8018ad6:	f200 8476 	bhi.w	80193c6 <_strtod_l+0xae6>
 8018ada:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8018adc:	930a      	str	r3, [sp, #40]	@ 0x28
 8018ade:	4607      	mov	r7, r0
 8018ae0:	2000      	movs	r0, #0
 8018ae2:	4603      	mov	r3, r0
 8018ae4:	3a30      	subs	r2, #48	@ 0x30
 8018ae6:	f100 0101 	add.w	r1, r0, #1
 8018aea:	d023      	beq.n	8018b34 <_strtod_l+0x254>
 8018aec:	440f      	add	r7, r1
 8018aee:	eb00 0c03 	add.w	ip, r0, r3
 8018af2:	4619      	mov	r1, r3
 8018af4:	240a      	movs	r4, #10
 8018af6:	4561      	cmp	r1, ip
 8018af8:	d10b      	bne.n	8018b12 <_strtod_l+0x232>
 8018afa:	1c5c      	adds	r4, r3, #1
 8018afc:	4403      	add	r3, r0
 8018afe:	2b08      	cmp	r3, #8
 8018b00:	4404      	add	r4, r0
 8018b02:	dc11      	bgt.n	8018b28 <_strtod_l+0x248>
 8018b04:	230a      	movs	r3, #10
 8018b06:	fb03 2909 	mla	r9, r3, r9, r2
 8018b0a:	2100      	movs	r1, #0
 8018b0c:	e013      	b.n	8018b36 <_strtod_l+0x256>
 8018b0e:	4628      	mov	r0, r5
 8018b10:	e7dc      	b.n	8018acc <_strtod_l+0x1ec>
 8018b12:	2908      	cmp	r1, #8
 8018b14:	f101 0101 	add.w	r1, r1, #1
 8018b18:	dc02      	bgt.n	8018b20 <_strtod_l+0x240>
 8018b1a:	fb04 f909 	mul.w	r9, r4, r9
 8018b1e:	e7ea      	b.n	8018af6 <_strtod_l+0x216>
 8018b20:	2910      	cmp	r1, #16
 8018b22:	bfd8      	it	le
 8018b24:	4366      	mulle	r6, r4
 8018b26:	e7e6      	b.n	8018af6 <_strtod_l+0x216>
 8018b28:	2b0f      	cmp	r3, #15
 8018b2a:	dcee      	bgt.n	8018b0a <_strtod_l+0x22a>
 8018b2c:	230a      	movs	r3, #10
 8018b2e:	fb03 2606 	mla	r6, r3, r6, r2
 8018b32:	e7ea      	b.n	8018b0a <_strtod_l+0x22a>
 8018b34:	461c      	mov	r4, r3
 8018b36:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8018b38:	1c5a      	adds	r2, r3, #1
 8018b3a:	9211      	str	r2, [sp, #68]	@ 0x44
 8018b3c:	785a      	ldrb	r2, [r3, #1]
 8018b3e:	4608      	mov	r0, r1
 8018b40:	4623      	mov	r3, r4
 8018b42:	e7b7      	b.n	8018ab4 <_strtod_l+0x1d4>
 8018b44:	2301      	movs	r3, #1
 8018b46:	2700      	movs	r7, #0
 8018b48:	9306      	str	r3, [sp, #24]
 8018b4a:	e786      	b.n	8018a5a <_strtod_l+0x17a>
 8018b4c:	f04f 0e00 	mov.w	lr, #0
 8018b50:	f108 0202 	add.w	r2, r8, #2
 8018b54:	9211      	str	r2, [sp, #68]	@ 0x44
 8018b56:	f898 2002 	ldrb.w	r2, [r8, #2]
 8018b5a:	e78f      	b.n	8018a7c <_strtod_l+0x19c>
 8018b5c:	f04f 0e01 	mov.w	lr, #1
 8018b60:	e7f6      	b.n	8018b50 <_strtod_l+0x270>
 8018b62:	bf00      	nop
 8018b64:	0801e29c 	.word	0x0801e29c
 8018b68:	0801e284 	.word	0x0801e284
 8018b6c:	7ff00000 	.word	0x7ff00000
 8018b70:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8018b72:	1c54      	adds	r4, r2, #1
 8018b74:	9411      	str	r4, [sp, #68]	@ 0x44
 8018b76:	7852      	ldrb	r2, [r2, #1]
 8018b78:	2a30      	cmp	r2, #48	@ 0x30
 8018b7a:	d0f9      	beq.n	8018b70 <_strtod_l+0x290>
 8018b7c:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 8018b80:	2c08      	cmp	r4, #8
 8018b82:	d881      	bhi.n	8018a88 <_strtod_l+0x1a8>
 8018b84:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 8018b88:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8018b8a:	9209      	str	r2, [sp, #36]	@ 0x24
 8018b8c:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8018b8e:	1c51      	adds	r1, r2, #1
 8018b90:	9111      	str	r1, [sp, #68]	@ 0x44
 8018b92:	7852      	ldrb	r2, [r2, #1]
 8018b94:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 8018b98:	2c09      	cmp	r4, #9
 8018b9a:	d938      	bls.n	8018c0e <_strtod_l+0x32e>
 8018b9c:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 8018b9e:	1b0c      	subs	r4, r1, r4
 8018ba0:	2c08      	cmp	r4, #8
 8018ba2:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 8018ba6:	dc02      	bgt.n	8018bae <_strtod_l+0x2ce>
 8018ba8:	4564      	cmp	r4, ip
 8018baa:	bfa8      	it	ge
 8018bac:	4664      	movge	r4, ip
 8018bae:	f1be 0f00 	cmp.w	lr, #0
 8018bb2:	d000      	beq.n	8018bb6 <_strtod_l+0x2d6>
 8018bb4:	4264      	negs	r4, r4
 8018bb6:	2b00      	cmp	r3, #0
 8018bb8:	d14e      	bne.n	8018c58 <_strtod_l+0x378>
 8018bba:	9b07      	ldr	r3, [sp, #28]
 8018bbc:	4318      	orrs	r0, r3
 8018bbe:	f47f aeca 	bne.w	8018956 <_strtod_l+0x76>
 8018bc2:	9b06      	ldr	r3, [sp, #24]
 8018bc4:	2b00      	cmp	r3, #0
 8018bc6:	f47f aee2 	bne.w	801898e <_strtod_l+0xae>
 8018bca:	2a69      	cmp	r2, #105	@ 0x69
 8018bcc:	d027      	beq.n	8018c1e <_strtod_l+0x33e>
 8018bce:	dc24      	bgt.n	8018c1a <_strtod_l+0x33a>
 8018bd0:	2a49      	cmp	r2, #73	@ 0x49
 8018bd2:	d024      	beq.n	8018c1e <_strtod_l+0x33e>
 8018bd4:	2a4e      	cmp	r2, #78	@ 0x4e
 8018bd6:	f47f aeda 	bne.w	801898e <_strtod_l+0xae>
 8018bda:	4997      	ldr	r1, [pc, #604]	@ (8018e38 <_strtod_l+0x558>)
 8018bdc:	a811      	add	r0, sp, #68	@ 0x44
 8018bde:	f002 fb69 	bl	801b2b4 <__match>
 8018be2:	2800      	cmp	r0, #0
 8018be4:	f43f aed3 	beq.w	801898e <_strtod_l+0xae>
 8018be8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8018bea:	781b      	ldrb	r3, [r3, #0]
 8018bec:	2b28      	cmp	r3, #40	@ 0x28
 8018bee:	d12d      	bne.n	8018c4c <_strtod_l+0x36c>
 8018bf0:	4992      	ldr	r1, [pc, #584]	@ (8018e3c <_strtod_l+0x55c>)
 8018bf2:	aa14      	add	r2, sp, #80	@ 0x50
 8018bf4:	a811      	add	r0, sp, #68	@ 0x44
 8018bf6:	f002 fb71 	bl	801b2dc <__hexnan>
 8018bfa:	2805      	cmp	r0, #5
 8018bfc:	d126      	bne.n	8018c4c <_strtod_l+0x36c>
 8018bfe:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8018c00:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 8018c04:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8018c08:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8018c0c:	e6a3      	b.n	8018956 <_strtod_l+0x76>
 8018c0e:	240a      	movs	r4, #10
 8018c10:	fb04 2c0c 	mla	ip, r4, ip, r2
 8018c14:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 8018c18:	e7b8      	b.n	8018b8c <_strtod_l+0x2ac>
 8018c1a:	2a6e      	cmp	r2, #110	@ 0x6e
 8018c1c:	e7db      	b.n	8018bd6 <_strtod_l+0x2f6>
 8018c1e:	4988      	ldr	r1, [pc, #544]	@ (8018e40 <_strtod_l+0x560>)
 8018c20:	a811      	add	r0, sp, #68	@ 0x44
 8018c22:	f002 fb47 	bl	801b2b4 <__match>
 8018c26:	2800      	cmp	r0, #0
 8018c28:	f43f aeb1 	beq.w	801898e <_strtod_l+0xae>
 8018c2c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8018c2e:	4985      	ldr	r1, [pc, #532]	@ (8018e44 <_strtod_l+0x564>)
 8018c30:	3b01      	subs	r3, #1
 8018c32:	a811      	add	r0, sp, #68	@ 0x44
 8018c34:	9311      	str	r3, [sp, #68]	@ 0x44
 8018c36:	f002 fb3d 	bl	801b2b4 <__match>
 8018c3a:	b910      	cbnz	r0, 8018c42 <_strtod_l+0x362>
 8018c3c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8018c3e:	3301      	adds	r3, #1
 8018c40:	9311      	str	r3, [sp, #68]	@ 0x44
 8018c42:	f8df b214 	ldr.w	fp, [pc, #532]	@ 8018e58 <_strtod_l+0x578>
 8018c46:	f04f 0a00 	mov.w	sl, #0
 8018c4a:	e684      	b.n	8018956 <_strtod_l+0x76>
 8018c4c:	487e      	ldr	r0, [pc, #504]	@ (8018e48 <_strtod_l+0x568>)
 8018c4e:	f001 fa77 	bl	801a140 <nan>
 8018c52:	ec5b ab10 	vmov	sl, fp, d0
 8018c56:	e67e      	b.n	8018956 <_strtod_l+0x76>
 8018c58:	ee07 9a90 	vmov	s15, r9
 8018c5c:	1be2      	subs	r2, r4, r7
 8018c5e:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8018c62:	2d00      	cmp	r5, #0
 8018c64:	bf08      	it	eq
 8018c66:	461d      	moveq	r5, r3
 8018c68:	2b10      	cmp	r3, #16
 8018c6a:	9209      	str	r2, [sp, #36]	@ 0x24
 8018c6c:	461a      	mov	r2, r3
 8018c6e:	bfa8      	it	ge
 8018c70:	2210      	movge	r2, #16
 8018c72:	2b09      	cmp	r3, #9
 8018c74:	ec5b ab17 	vmov	sl, fp, d7
 8018c78:	dc15      	bgt.n	8018ca6 <_strtod_l+0x3c6>
 8018c7a:	1be1      	subs	r1, r4, r7
 8018c7c:	2900      	cmp	r1, #0
 8018c7e:	f43f ae6a 	beq.w	8018956 <_strtod_l+0x76>
 8018c82:	eba4 0107 	sub.w	r1, r4, r7
 8018c86:	dd72      	ble.n	8018d6e <_strtod_l+0x48e>
 8018c88:	2916      	cmp	r1, #22
 8018c8a:	dc59      	bgt.n	8018d40 <_strtod_l+0x460>
 8018c8c:	4b6f      	ldr	r3, [pc, #444]	@ (8018e4c <_strtod_l+0x56c>)
 8018c8e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8018c90:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8018c94:	ed93 7b00 	vldr	d7, [r3]
 8018c98:	ec4b ab16 	vmov	d6, sl, fp
 8018c9c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8018ca0:	ec5b ab17 	vmov	sl, fp, d7
 8018ca4:	e657      	b.n	8018956 <_strtod_l+0x76>
 8018ca6:	4969      	ldr	r1, [pc, #420]	@ (8018e4c <_strtod_l+0x56c>)
 8018ca8:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8018cac:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 8018cb0:	ee06 6a90 	vmov	s13, r6
 8018cb4:	2b0f      	cmp	r3, #15
 8018cb6:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 8018cba:	eea7 6b05 	vfma.f64	d6, d7, d5
 8018cbe:	ec5b ab16 	vmov	sl, fp, d6
 8018cc2:	ddda      	ble.n	8018c7a <_strtod_l+0x39a>
 8018cc4:	1a9a      	subs	r2, r3, r2
 8018cc6:	1be1      	subs	r1, r4, r7
 8018cc8:	440a      	add	r2, r1
 8018cca:	2a00      	cmp	r2, #0
 8018ccc:	f340 8094 	ble.w	8018df8 <_strtod_l+0x518>
 8018cd0:	f012 000f 	ands.w	r0, r2, #15
 8018cd4:	d00a      	beq.n	8018cec <_strtod_l+0x40c>
 8018cd6:	495d      	ldr	r1, [pc, #372]	@ (8018e4c <_strtod_l+0x56c>)
 8018cd8:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8018cdc:	ed91 7b00 	vldr	d7, [r1]
 8018ce0:	ec4b ab16 	vmov	d6, sl, fp
 8018ce4:	ee27 7b06 	vmul.f64	d7, d7, d6
 8018ce8:	ec5b ab17 	vmov	sl, fp, d7
 8018cec:	f032 020f 	bics.w	r2, r2, #15
 8018cf0:	d073      	beq.n	8018dda <_strtod_l+0x4fa>
 8018cf2:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 8018cf6:	dd47      	ble.n	8018d88 <_strtod_l+0x4a8>
 8018cf8:	2400      	movs	r4, #0
 8018cfa:	4625      	mov	r5, r4
 8018cfc:	9407      	str	r4, [sp, #28]
 8018cfe:	4626      	mov	r6, r4
 8018d00:	9a05      	ldr	r2, [sp, #20]
 8018d02:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8018e58 <_strtod_l+0x578>
 8018d06:	2322      	movs	r3, #34	@ 0x22
 8018d08:	6013      	str	r3, [r2, #0]
 8018d0a:	f04f 0a00 	mov.w	sl, #0
 8018d0e:	9b07      	ldr	r3, [sp, #28]
 8018d10:	2b00      	cmp	r3, #0
 8018d12:	f43f ae20 	beq.w	8018956 <_strtod_l+0x76>
 8018d16:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8018d18:	9805      	ldr	r0, [sp, #20]
 8018d1a:	f002 fc83 	bl	801b624 <_Bfree>
 8018d1e:	9805      	ldr	r0, [sp, #20]
 8018d20:	4631      	mov	r1, r6
 8018d22:	f002 fc7f 	bl	801b624 <_Bfree>
 8018d26:	9805      	ldr	r0, [sp, #20]
 8018d28:	4629      	mov	r1, r5
 8018d2a:	f002 fc7b 	bl	801b624 <_Bfree>
 8018d2e:	9907      	ldr	r1, [sp, #28]
 8018d30:	9805      	ldr	r0, [sp, #20]
 8018d32:	f002 fc77 	bl	801b624 <_Bfree>
 8018d36:	9805      	ldr	r0, [sp, #20]
 8018d38:	4621      	mov	r1, r4
 8018d3a:	f002 fc73 	bl	801b624 <_Bfree>
 8018d3e:	e60a      	b.n	8018956 <_strtod_l+0x76>
 8018d40:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 8018d44:	1be0      	subs	r0, r4, r7
 8018d46:	4281      	cmp	r1, r0
 8018d48:	dbbc      	blt.n	8018cc4 <_strtod_l+0x3e4>
 8018d4a:	4a40      	ldr	r2, [pc, #256]	@ (8018e4c <_strtod_l+0x56c>)
 8018d4c:	f1c3 030f 	rsb	r3, r3, #15
 8018d50:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 8018d54:	ed91 7b00 	vldr	d7, [r1]
 8018d58:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8018d5a:	ec4b ab16 	vmov	d6, sl, fp
 8018d5e:	1acb      	subs	r3, r1, r3
 8018d60:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8018d64:	ee27 7b06 	vmul.f64	d7, d7, d6
 8018d68:	ed92 6b00 	vldr	d6, [r2]
 8018d6c:	e796      	b.n	8018c9c <_strtod_l+0x3bc>
 8018d6e:	3116      	adds	r1, #22
 8018d70:	dba8      	blt.n	8018cc4 <_strtod_l+0x3e4>
 8018d72:	4b36      	ldr	r3, [pc, #216]	@ (8018e4c <_strtod_l+0x56c>)
 8018d74:	1b3c      	subs	r4, r7, r4
 8018d76:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8018d7a:	ed94 7b00 	vldr	d7, [r4]
 8018d7e:	ec4b ab16 	vmov	d6, sl, fp
 8018d82:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8018d86:	e78b      	b.n	8018ca0 <_strtod_l+0x3c0>
 8018d88:	2000      	movs	r0, #0
 8018d8a:	ec4b ab17 	vmov	d7, sl, fp
 8018d8e:	4e30      	ldr	r6, [pc, #192]	@ (8018e50 <_strtod_l+0x570>)
 8018d90:	1112      	asrs	r2, r2, #4
 8018d92:	4601      	mov	r1, r0
 8018d94:	2a01      	cmp	r2, #1
 8018d96:	dc23      	bgt.n	8018de0 <_strtod_l+0x500>
 8018d98:	b108      	cbz	r0, 8018d9e <_strtod_l+0x4be>
 8018d9a:	ec5b ab17 	vmov	sl, fp, d7
 8018d9e:	4a2c      	ldr	r2, [pc, #176]	@ (8018e50 <_strtod_l+0x570>)
 8018da0:	482c      	ldr	r0, [pc, #176]	@ (8018e54 <_strtod_l+0x574>)
 8018da2:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8018da6:	ed92 7b00 	vldr	d7, [r2]
 8018daa:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8018dae:	ec4b ab16 	vmov	d6, sl, fp
 8018db2:	4a29      	ldr	r2, [pc, #164]	@ (8018e58 <_strtod_l+0x578>)
 8018db4:	ee27 7b06 	vmul.f64	d7, d7, d6
 8018db8:	ee17 1a90 	vmov	r1, s15
 8018dbc:	400a      	ands	r2, r1
 8018dbe:	4282      	cmp	r2, r0
 8018dc0:	ec5b ab17 	vmov	sl, fp, d7
 8018dc4:	d898      	bhi.n	8018cf8 <_strtod_l+0x418>
 8018dc6:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 8018dca:	4282      	cmp	r2, r0
 8018dcc:	bf86      	itte	hi
 8018dce:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 8018e5c <_strtod_l+0x57c>
 8018dd2:	f04f 3aff 	movhi.w	sl, #4294967295
 8018dd6:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 8018dda:	2200      	movs	r2, #0
 8018ddc:	9206      	str	r2, [sp, #24]
 8018dde:	e076      	b.n	8018ece <_strtod_l+0x5ee>
 8018de0:	f012 0f01 	tst.w	r2, #1
 8018de4:	d004      	beq.n	8018df0 <_strtod_l+0x510>
 8018de6:	ed96 6b00 	vldr	d6, [r6]
 8018dea:	2001      	movs	r0, #1
 8018dec:	ee27 7b06 	vmul.f64	d7, d7, d6
 8018df0:	3101      	adds	r1, #1
 8018df2:	1052      	asrs	r2, r2, #1
 8018df4:	3608      	adds	r6, #8
 8018df6:	e7cd      	b.n	8018d94 <_strtod_l+0x4b4>
 8018df8:	d0ef      	beq.n	8018dda <_strtod_l+0x4fa>
 8018dfa:	4252      	negs	r2, r2
 8018dfc:	f012 000f 	ands.w	r0, r2, #15
 8018e00:	d00a      	beq.n	8018e18 <_strtod_l+0x538>
 8018e02:	4912      	ldr	r1, [pc, #72]	@ (8018e4c <_strtod_l+0x56c>)
 8018e04:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8018e08:	ed91 7b00 	vldr	d7, [r1]
 8018e0c:	ec4b ab16 	vmov	d6, sl, fp
 8018e10:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8018e14:	ec5b ab17 	vmov	sl, fp, d7
 8018e18:	1112      	asrs	r2, r2, #4
 8018e1a:	d0de      	beq.n	8018dda <_strtod_l+0x4fa>
 8018e1c:	2a1f      	cmp	r2, #31
 8018e1e:	dd1f      	ble.n	8018e60 <_strtod_l+0x580>
 8018e20:	2400      	movs	r4, #0
 8018e22:	4625      	mov	r5, r4
 8018e24:	9407      	str	r4, [sp, #28]
 8018e26:	4626      	mov	r6, r4
 8018e28:	9a05      	ldr	r2, [sp, #20]
 8018e2a:	2322      	movs	r3, #34	@ 0x22
 8018e2c:	f04f 0a00 	mov.w	sl, #0
 8018e30:	f04f 0b00 	mov.w	fp, #0
 8018e34:	6013      	str	r3, [r2, #0]
 8018e36:	e76a      	b.n	8018d0e <_strtod_l+0x42e>
 8018e38:	0801e3e6 	.word	0x0801e3e6
 8018e3c:	0801e288 	.word	0x0801e288
 8018e40:	0801e3de 	.word	0x0801e3de
 8018e44:	0801e418 	.word	0x0801e418
 8018e48:	0801e6a4 	.word	0x0801e6a4
 8018e4c:	0801e590 	.word	0x0801e590
 8018e50:	0801e568 	.word	0x0801e568
 8018e54:	7ca00000 	.word	0x7ca00000
 8018e58:	7ff00000 	.word	0x7ff00000
 8018e5c:	7fefffff 	.word	0x7fefffff
 8018e60:	f012 0110 	ands.w	r1, r2, #16
 8018e64:	bf18      	it	ne
 8018e66:	216a      	movne	r1, #106	@ 0x6a
 8018e68:	9106      	str	r1, [sp, #24]
 8018e6a:	ec4b ab17 	vmov	d7, sl, fp
 8018e6e:	49b0      	ldr	r1, [pc, #704]	@ (8019130 <_strtod_l+0x850>)
 8018e70:	2000      	movs	r0, #0
 8018e72:	07d6      	lsls	r6, r2, #31
 8018e74:	d504      	bpl.n	8018e80 <_strtod_l+0x5a0>
 8018e76:	ed91 6b00 	vldr	d6, [r1]
 8018e7a:	2001      	movs	r0, #1
 8018e7c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8018e80:	1052      	asrs	r2, r2, #1
 8018e82:	f101 0108 	add.w	r1, r1, #8
 8018e86:	d1f4      	bne.n	8018e72 <_strtod_l+0x592>
 8018e88:	b108      	cbz	r0, 8018e8e <_strtod_l+0x5ae>
 8018e8a:	ec5b ab17 	vmov	sl, fp, d7
 8018e8e:	9a06      	ldr	r2, [sp, #24]
 8018e90:	b1b2      	cbz	r2, 8018ec0 <_strtod_l+0x5e0>
 8018e92:	f3cb 510a 	ubfx	r1, fp, #20, #11
 8018e96:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 8018e9a:	2a00      	cmp	r2, #0
 8018e9c:	4658      	mov	r0, fp
 8018e9e:	dd0f      	ble.n	8018ec0 <_strtod_l+0x5e0>
 8018ea0:	2a1f      	cmp	r2, #31
 8018ea2:	dd55      	ble.n	8018f50 <_strtod_l+0x670>
 8018ea4:	2a34      	cmp	r2, #52	@ 0x34
 8018ea6:	bfde      	ittt	le
 8018ea8:	f04f 32ff 	movle.w	r2, #4294967295
 8018eac:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 8018eb0:	408a      	lslle	r2, r1
 8018eb2:	f04f 0a00 	mov.w	sl, #0
 8018eb6:	bfcc      	ite	gt
 8018eb8:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8018ebc:	ea02 0b00 	andle.w	fp, r2, r0
 8018ec0:	ec4b ab17 	vmov	d7, sl, fp
 8018ec4:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8018ec8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018ecc:	d0a8      	beq.n	8018e20 <_strtod_l+0x540>
 8018ece:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8018ed0:	9805      	ldr	r0, [sp, #20]
 8018ed2:	f8cd 9000 	str.w	r9, [sp]
 8018ed6:	462a      	mov	r2, r5
 8018ed8:	f002 fc0c 	bl	801b6f4 <__s2b>
 8018edc:	9007      	str	r0, [sp, #28]
 8018ede:	2800      	cmp	r0, #0
 8018ee0:	f43f af0a 	beq.w	8018cf8 <_strtod_l+0x418>
 8018ee4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018ee6:	1b3f      	subs	r7, r7, r4
 8018ee8:	2b00      	cmp	r3, #0
 8018eea:	bfb4      	ite	lt
 8018eec:	463b      	movlt	r3, r7
 8018eee:	2300      	movge	r3, #0
 8018ef0:	930a      	str	r3, [sp, #40]	@ 0x28
 8018ef2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018ef4:	ed9f bb8a 	vldr	d11, [pc, #552]	@ 8019120 <_strtod_l+0x840>
 8018ef8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8018efc:	2400      	movs	r4, #0
 8018efe:	930d      	str	r3, [sp, #52]	@ 0x34
 8018f00:	4625      	mov	r5, r4
 8018f02:	9b07      	ldr	r3, [sp, #28]
 8018f04:	9805      	ldr	r0, [sp, #20]
 8018f06:	6859      	ldr	r1, [r3, #4]
 8018f08:	f002 fb4c 	bl	801b5a4 <_Balloc>
 8018f0c:	4606      	mov	r6, r0
 8018f0e:	2800      	cmp	r0, #0
 8018f10:	f43f aef6 	beq.w	8018d00 <_strtod_l+0x420>
 8018f14:	9b07      	ldr	r3, [sp, #28]
 8018f16:	691a      	ldr	r2, [r3, #16]
 8018f18:	ec4b ab19 	vmov	d9, sl, fp
 8018f1c:	3202      	adds	r2, #2
 8018f1e:	f103 010c 	add.w	r1, r3, #12
 8018f22:	0092      	lsls	r2, r2, #2
 8018f24:	300c      	adds	r0, #12
 8018f26:	f001 f8fa 	bl	801a11e <memcpy>
 8018f2a:	eeb0 0b49 	vmov.f64	d0, d9
 8018f2e:	9805      	ldr	r0, [sp, #20]
 8018f30:	aa14      	add	r2, sp, #80	@ 0x50
 8018f32:	a913      	add	r1, sp, #76	@ 0x4c
 8018f34:	f002 ff1a 	bl	801bd6c <__d2b>
 8018f38:	9012      	str	r0, [sp, #72]	@ 0x48
 8018f3a:	2800      	cmp	r0, #0
 8018f3c:	f43f aee0 	beq.w	8018d00 <_strtod_l+0x420>
 8018f40:	9805      	ldr	r0, [sp, #20]
 8018f42:	2101      	movs	r1, #1
 8018f44:	f002 fc6c 	bl	801b820 <__i2b>
 8018f48:	4605      	mov	r5, r0
 8018f4a:	b940      	cbnz	r0, 8018f5e <_strtod_l+0x67e>
 8018f4c:	2500      	movs	r5, #0
 8018f4e:	e6d7      	b.n	8018d00 <_strtod_l+0x420>
 8018f50:	f04f 31ff 	mov.w	r1, #4294967295
 8018f54:	fa01 f202 	lsl.w	r2, r1, r2
 8018f58:	ea02 0a0a 	and.w	sl, r2, sl
 8018f5c:	e7b0      	b.n	8018ec0 <_strtod_l+0x5e0>
 8018f5e:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 8018f60:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8018f62:	2f00      	cmp	r7, #0
 8018f64:	bfab      	itete	ge
 8018f66:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 8018f68:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 8018f6a:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 8018f6e:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 8018f72:	bfac      	ite	ge
 8018f74:	eb07 0903 	addge.w	r9, r7, r3
 8018f78:	eba3 0807 	sublt.w	r8, r3, r7
 8018f7c:	9b06      	ldr	r3, [sp, #24]
 8018f7e:	1aff      	subs	r7, r7, r3
 8018f80:	4417      	add	r7, r2
 8018f82:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 8018f86:	4a6b      	ldr	r2, [pc, #428]	@ (8019134 <_strtod_l+0x854>)
 8018f88:	3f01      	subs	r7, #1
 8018f8a:	4297      	cmp	r7, r2
 8018f8c:	da51      	bge.n	8019032 <_strtod_l+0x752>
 8018f8e:	1bd1      	subs	r1, r2, r7
 8018f90:	291f      	cmp	r1, #31
 8018f92:	eba3 0301 	sub.w	r3, r3, r1
 8018f96:	f04f 0201 	mov.w	r2, #1
 8018f9a:	dc3e      	bgt.n	801901a <_strtod_l+0x73a>
 8018f9c:	408a      	lsls	r2, r1
 8018f9e:	920c      	str	r2, [sp, #48]	@ 0x30
 8018fa0:	2200      	movs	r2, #0
 8018fa2:	920b      	str	r2, [sp, #44]	@ 0x2c
 8018fa4:	eb09 0703 	add.w	r7, r9, r3
 8018fa8:	4498      	add	r8, r3
 8018faa:	9b06      	ldr	r3, [sp, #24]
 8018fac:	45b9      	cmp	r9, r7
 8018fae:	4498      	add	r8, r3
 8018fb0:	464b      	mov	r3, r9
 8018fb2:	bfa8      	it	ge
 8018fb4:	463b      	movge	r3, r7
 8018fb6:	4543      	cmp	r3, r8
 8018fb8:	bfa8      	it	ge
 8018fba:	4643      	movge	r3, r8
 8018fbc:	2b00      	cmp	r3, #0
 8018fbe:	bfc2      	ittt	gt
 8018fc0:	1aff      	subgt	r7, r7, r3
 8018fc2:	eba8 0803 	subgt.w	r8, r8, r3
 8018fc6:	eba9 0903 	subgt.w	r9, r9, r3
 8018fca:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8018fcc:	2b00      	cmp	r3, #0
 8018fce:	dd16      	ble.n	8018ffe <_strtod_l+0x71e>
 8018fd0:	4629      	mov	r1, r5
 8018fd2:	9805      	ldr	r0, [sp, #20]
 8018fd4:	461a      	mov	r2, r3
 8018fd6:	f002 fce3 	bl	801b9a0 <__pow5mult>
 8018fda:	4605      	mov	r5, r0
 8018fdc:	2800      	cmp	r0, #0
 8018fde:	d0b5      	beq.n	8018f4c <_strtod_l+0x66c>
 8018fe0:	4601      	mov	r1, r0
 8018fe2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8018fe4:	9805      	ldr	r0, [sp, #20]
 8018fe6:	f002 fc31 	bl	801b84c <__multiply>
 8018fea:	900f      	str	r0, [sp, #60]	@ 0x3c
 8018fec:	2800      	cmp	r0, #0
 8018fee:	f43f ae87 	beq.w	8018d00 <_strtod_l+0x420>
 8018ff2:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8018ff4:	9805      	ldr	r0, [sp, #20]
 8018ff6:	f002 fb15 	bl	801b624 <_Bfree>
 8018ffa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8018ffc:	9312      	str	r3, [sp, #72]	@ 0x48
 8018ffe:	2f00      	cmp	r7, #0
 8019000:	dc1b      	bgt.n	801903a <_strtod_l+0x75a>
 8019002:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019004:	2b00      	cmp	r3, #0
 8019006:	dd21      	ble.n	801904c <_strtod_l+0x76c>
 8019008:	4631      	mov	r1, r6
 801900a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801900c:	9805      	ldr	r0, [sp, #20]
 801900e:	f002 fcc7 	bl	801b9a0 <__pow5mult>
 8019012:	4606      	mov	r6, r0
 8019014:	b9d0      	cbnz	r0, 801904c <_strtod_l+0x76c>
 8019016:	2600      	movs	r6, #0
 8019018:	e672      	b.n	8018d00 <_strtod_l+0x420>
 801901a:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 801901e:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 8019022:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 8019026:	37e2      	adds	r7, #226	@ 0xe2
 8019028:	fa02 f107 	lsl.w	r1, r2, r7
 801902c:	910b      	str	r1, [sp, #44]	@ 0x2c
 801902e:	920c      	str	r2, [sp, #48]	@ 0x30
 8019030:	e7b8      	b.n	8018fa4 <_strtod_l+0x6c4>
 8019032:	2200      	movs	r2, #0
 8019034:	920b      	str	r2, [sp, #44]	@ 0x2c
 8019036:	2201      	movs	r2, #1
 8019038:	e7f9      	b.n	801902e <_strtod_l+0x74e>
 801903a:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801903c:	9805      	ldr	r0, [sp, #20]
 801903e:	463a      	mov	r2, r7
 8019040:	f002 fd08 	bl	801ba54 <__lshift>
 8019044:	9012      	str	r0, [sp, #72]	@ 0x48
 8019046:	2800      	cmp	r0, #0
 8019048:	d1db      	bne.n	8019002 <_strtod_l+0x722>
 801904a:	e659      	b.n	8018d00 <_strtod_l+0x420>
 801904c:	f1b8 0f00 	cmp.w	r8, #0
 8019050:	dd07      	ble.n	8019062 <_strtod_l+0x782>
 8019052:	4631      	mov	r1, r6
 8019054:	9805      	ldr	r0, [sp, #20]
 8019056:	4642      	mov	r2, r8
 8019058:	f002 fcfc 	bl	801ba54 <__lshift>
 801905c:	4606      	mov	r6, r0
 801905e:	2800      	cmp	r0, #0
 8019060:	d0d9      	beq.n	8019016 <_strtod_l+0x736>
 8019062:	f1b9 0f00 	cmp.w	r9, #0
 8019066:	dd08      	ble.n	801907a <_strtod_l+0x79a>
 8019068:	4629      	mov	r1, r5
 801906a:	9805      	ldr	r0, [sp, #20]
 801906c:	464a      	mov	r2, r9
 801906e:	f002 fcf1 	bl	801ba54 <__lshift>
 8019072:	4605      	mov	r5, r0
 8019074:	2800      	cmp	r0, #0
 8019076:	f43f ae43 	beq.w	8018d00 <_strtod_l+0x420>
 801907a:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801907c:	9805      	ldr	r0, [sp, #20]
 801907e:	4632      	mov	r2, r6
 8019080:	f002 fd70 	bl	801bb64 <__mdiff>
 8019084:	4604      	mov	r4, r0
 8019086:	2800      	cmp	r0, #0
 8019088:	f43f ae3a 	beq.w	8018d00 <_strtod_l+0x420>
 801908c:	2300      	movs	r3, #0
 801908e:	f8d0 800c 	ldr.w	r8, [r0, #12]
 8019092:	60c3      	str	r3, [r0, #12]
 8019094:	4629      	mov	r1, r5
 8019096:	f002 fd49 	bl	801bb2c <__mcmp>
 801909a:	2800      	cmp	r0, #0
 801909c:	da4e      	bge.n	801913c <_strtod_l+0x85c>
 801909e:	ea58 080a 	orrs.w	r8, r8, sl
 80190a2:	d174      	bne.n	801918e <_strtod_l+0x8ae>
 80190a4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80190a8:	2b00      	cmp	r3, #0
 80190aa:	d170      	bne.n	801918e <_strtod_l+0x8ae>
 80190ac:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80190b0:	0d1b      	lsrs	r3, r3, #20
 80190b2:	051b      	lsls	r3, r3, #20
 80190b4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80190b8:	d969      	bls.n	801918e <_strtod_l+0x8ae>
 80190ba:	6963      	ldr	r3, [r4, #20]
 80190bc:	b913      	cbnz	r3, 80190c4 <_strtod_l+0x7e4>
 80190be:	6923      	ldr	r3, [r4, #16]
 80190c0:	2b01      	cmp	r3, #1
 80190c2:	dd64      	ble.n	801918e <_strtod_l+0x8ae>
 80190c4:	4621      	mov	r1, r4
 80190c6:	2201      	movs	r2, #1
 80190c8:	9805      	ldr	r0, [sp, #20]
 80190ca:	f002 fcc3 	bl	801ba54 <__lshift>
 80190ce:	4629      	mov	r1, r5
 80190d0:	4604      	mov	r4, r0
 80190d2:	f002 fd2b 	bl	801bb2c <__mcmp>
 80190d6:	2800      	cmp	r0, #0
 80190d8:	dd59      	ble.n	801918e <_strtod_l+0x8ae>
 80190da:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80190de:	9a06      	ldr	r2, [sp, #24]
 80190e0:	0d1b      	lsrs	r3, r3, #20
 80190e2:	051b      	lsls	r3, r3, #20
 80190e4:	2a00      	cmp	r2, #0
 80190e6:	d070      	beq.n	80191ca <_strtod_l+0x8ea>
 80190e8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80190ec:	d86d      	bhi.n	80191ca <_strtod_l+0x8ea>
 80190ee:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80190f2:	f67f ae99 	bls.w	8018e28 <_strtod_l+0x548>
 80190f6:	ed9f 7b0c 	vldr	d7, [pc, #48]	@ 8019128 <_strtod_l+0x848>
 80190fa:	ec4b ab16 	vmov	d6, sl, fp
 80190fe:	4b0e      	ldr	r3, [pc, #56]	@ (8019138 <_strtod_l+0x858>)
 8019100:	ee26 7b07 	vmul.f64	d7, d6, d7
 8019104:	ee17 2a90 	vmov	r2, s15
 8019108:	4013      	ands	r3, r2
 801910a:	ec5b ab17 	vmov	sl, fp, d7
 801910e:	2b00      	cmp	r3, #0
 8019110:	f47f ae01 	bne.w	8018d16 <_strtod_l+0x436>
 8019114:	9a05      	ldr	r2, [sp, #20]
 8019116:	2322      	movs	r3, #34	@ 0x22
 8019118:	6013      	str	r3, [r2, #0]
 801911a:	e5fc      	b.n	8018d16 <_strtod_l+0x436>
 801911c:	f3af 8000 	nop.w
 8019120:	ffc00000 	.word	0xffc00000
 8019124:	41dfffff 	.word	0x41dfffff
 8019128:	00000000 	.word	0x00000000
 801912c:	39500000 	.word	0x39500000
 8019130:	0801e2b0 	.word	0x0801e2b0
 8019134:	fffffc02 	.word	0xfffffc02
 8019138:	7ff00000 	.word	0x7ff00000
 801913c:	46d9      	mov	r9, fp
 801913e:	d15d      	bne.n	80191fc <_strtod_l+0x91c>
 8019140:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8019144:	f1b8 0f00 	cmp.w	r8, #0
 8019148:	d02a      	beq.n	80191a0 <_strtod_l+0x8c0>
 801914a:	4aab      	ldr	r2, [pc, #684]	@ (80193f8 <_strtod_l+0xb18>)
 801914c:	4293      	cmp	r3, r2
 801914e:	d12a      	bne.n	80191a6 <_strtod_l+0x8c6>
 8019150:	9b06      	ldr	r3, [sp, #24]
 8019152:	4652      	mov	r2, sl
 8019154:	b1fb      	cbz	r3, 8019196 <_strtod_l+0x8b6>
 8019156:	4ba9      	ldr	r3, [pc, #676]	@ (80193fc <_strtod_l+0xb1c>)
 8019158:	ea0b 0303 	and.w	r3, fp, r3
 801915c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8019160:	f04f 31ff 	mov.w	r1, #4294967295
 8019164:	d81a      	bhi.n	801919c <_strtod_l+0x8bc>
 8019166:	0d1b      	lsrs	r3, r3, #20
 8019168:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801916c:	fa01 f303 	lsl.w	r3, r1, r3
 8019170:	429a      	cmp	r2, r3
 8019172:	d118      	bne.n	80191a6 <_strtod_l+0x8c6>
 8019174:	4ba2      	ldr	r3, [pc, #648]	@ (8019400 <_strtod_l+0xb20>)
 8019176:	4599      	cmp	r9, r3
 8019178:	d102      	bne.n	8019180 <_strtod_l+0x8a0>
 801917a:	3201      	adds	r2, #1
 801917c:	f43f adc0 	beq.w	8018d00 <_strtod_l+0x420>
 8019180:	4b9e      	ldr	r3, [pc, #632]	@ (80193fc <_strtod_l+0xb1c>)
 8019182:	ea09 0303 	and.w	r3, r9, r3
 8019186:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 801918a:	f04f 0a00 	mov.w	sl, #0
 801918e:	9b06      	ldr	r3, [sp, #24]
 8019190:	2b00      	cmp	r3, #0
 8019192:	d1b0      	bne.n	80190f6 <_strtod_l+0x816>
 8019194:	e5bf      	b.n	8018d16 <_strtod_l+0x436>
 8019196:	f04f 33ff 	mov.w	r3, #4294967295
 801919a:	e7e9      	b.n	8019170 <_strtod_l+0x890>
 801919c:	460b      	mov	r3, r1
 801919e:	e7e7      	b.n	8019170 <_strtod_l+0x890>
 80191a0:	ea53 030a 	orrs.w	r3, r3, sl
 80191a4:	d099      	beq.n	80190da <_strtod_l+0x7fa>
 80191a6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80191a8:	b1c3      	cbz	r3, 80191dc <_strtod_l+0x8fc>
 80191aa:	ea13 0f09 	tst.w	r3, r9
 80191ae:	d0ee      	beq.n	801918e <_strtod_l+0x8ae>
 80191b0:	9a06      	ldr	r2, [sp, #24]
 80191b2:	4650      	mov	r0, sl
 80191b4:	4659      	mov	r1, fp
 80191b6:	f1b8 0f00 	cmp.w	r8, #0
 80191ba:	d013      	beq.n	80191e4 <_strtod_l+0x904>
 80191bc:	f7ff fb73 	bl	80188a6 <sulp>
 80191c0:	ee39 7b00 	vadd.f64	d7, d9, d0
 80191c4:	ec5b ab17 	vmov	sl, fp, d7
 80191c8:	e7e1      	b.n	801918e <_strtod_l+0x8ae>
 80191ca:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80191ce:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80191d2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80191d6:	f04f 3aff 	mov.w	sl, #4294967295
 80191da:	e7d8      	b.n	801918e <_strtod_l+0x8ae>
 80191dc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80191de:	ea13 0f0a 	tst.w	r3, sl
 80191e2:	e7e4      	b.n	80191ae <_strtod_l+0x8ce>
 80191e4:	f7ff fb5f 	bl	80188a6 <sulp>
 80191e8:	ee39 0b40 	vsub.f64	d0, d9, d0
 80191ec:	eeb5 0b40 	vcmp.f64	d0, #0.0
 80191f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80191f4:	ec5b ab10 	vmov	sl, fp, d0
 80191f8:	d1c9      	bne.n	801918e <_strtod_l+0x8ae>
 80191fa:	e615      	b.n	8018e28 <_strtod_l+0x548>
 80191fc:	4629      	mov	r1, r5
 80191fe:	4620      	mov	r0, r4
 8019200:	f002 fe0c 	bl	801be1c <__ratio>
 8019204:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 8019208:	eeb4 0bc7 	vcmpe.f64	d0, d7
 801920c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019210:	d85d      	bhi.n	80192ce <_strtod_l+0x9ee>
 8019212:	f1b8 0f00 	cmp.w	r8, #0
 8019216:	d164      	bne.n	80192e2 <_strtod_l+0xa02>
 8019218:	f1ba 0f00 	cmp.w	sl, #0
 801921c:	d14b      	bne.n	80192b6 <_strtod_l+0x9d6>
 801921e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8019222:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 8019226:	2b00      	cmp	r3, #0
 8019228:	d160      	bne.n	80192ec <_strtod_l+0xa0c>
 801922a:	eeb4 0bc8 	vcmpe.f64	d0, d8
 801922e:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 8019232:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019236:	d401      	bmi.n	801923c <_strtod_l+0x95c>
 8019238:	ee20 8b08 	vmul.f64	d8, d0, d8
 801923c:	eeb1 ab48 	vneg.f64	d10, d8
 8019240:	486e      	ldr	r0, [pc, #440]	@ (80193fc <_strtod_l+0xb1c>)
 8019242:	4970      	ldr	r1, [pc, #448]	@ (8019404 <_strtod_l+0xb24>)
 8019244:	ea09 0700 	and.w	r7, r9, r0
 8019248:	428f      	cmp	r7, r1
 801924a:	ec53 2b1a 	vmov	r2, r3, d10
 801924e:	d17d      	bne.n	801934c <_strtod_l+0xa6c>
 8019250:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 8019254:	ec4b ab1c 	vmov	d12, sl, fp
 8019258:	eeb0 0b4c 	vmov.f64	d0, d12
 801925c:	f002 fd16 	bl	801bc8c <__ulp>
 8019260:	4866      	ldr	r0, [pc, #408]	@ (80193fc <_strtod_l+0xb1c>)
 8019262:	eea0 cb0a 	vfma.f64	d12, d0, d10
 8019266:	ee1c 3a90 	vmov	r3, s25
 801926a:	4a67      	ldr	r2, [pc, #412]	@ (8019408 <_strtod_l+0xb28>)
 801926c:	ea03 0100 	and.w	r1, r3, r0
 8019270:	4291      	cmp	r1, r2
 8019272:	ec5b ab1c 	vmov	sl, fp, d12
 8019276:	d93c      	bls.n	80192f2 <_strtod_l+0xa12>
 8019278:	ee19 2a90 	vmov	r2, s19
 801927c:	4b60      	ldr	r3, [pc, #384]	@ (8019400 <_strtod_l+0xb20>)
 801927e:	429a      	cmp	r2, r3
 8019280:	d104      	bne.n	801928c <_strtod_l+0x9ac>
 8019282:	ee19 3a10 	vmov	r3, s18
 8019286:	3301      	adds	r3, #1
 8019288:	f43f ad3a 	beq.w	8018d00 <_strtod_l+0x420>
 801928c:	f8df b170 	ldr.w	fp, [pc, #368]	@ 8019400 <_strtod_l+0xb20>
 8019290:	f04f 3aff 	mov.w	sl, #4294967295
 8019294:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8019296:	9805      	ldr	r0, [sp, #20]
 8019298:	f002 f9c4 	bl	801b624 <_Bfree>
 801929c:	9805      	ldr	r0, [sp, #20]
 801929e:	4631      	mov	r1, r6
 80192a0:	f002 f9c0 	bl	801b624 <_Bfree>
 80192a4:	9805      	ldr	r0, [sp, #20]
 80192a6:	4629      	mov	r1, r5
 80192a8:	f002 f9bc 	bl	801b624 <_Bfree>
 80192ac:	9805      	ldr	r0, [sp, #20]
 80192ae:	4621      	mov	r1, r4
 80192b0:	f002 f9b8 	bl	801b624 <_Bfree>
 80192b4:	e625      	b.n	8018f02 <_strtod_l+0x622>
 80192b6:	f1ba 0f01 	cmp.w	sl, #1
 80192ba:	d103      	bne.n	80192c4 <_strtod_l+0x9e4>
 80192bc:	f1bb 0f00 	cmp.w	fp, #0
 80192c0:	f43f adb2 	beq.w	8018e28 <_strtod_l+0x548>
 80192c4:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 80192c8:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 80192cc:	e7b8      	b.n	8019240 <_strtod_l+0x960>
 80192ce:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 80192d2:	ee20 8b08 	vmul.f64	d8, d0, d8
 80192d6:	f1b8 0f00 	cmp.w	r8, #0
 80192da:	d0af      	beq.n	801923c <_strtod_l+0x95c>
 80192dc:	eeb0 ab48 	vmov.f64	d10, d8
 80192e0:	e7ae      	b.n	8019240 <_strtod_l+0x960>
 80192e2:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 80192e6:	eeb0 8b4a 	vmov.f64	d8, d10
 80192ea:	e7a9      	b.n	8019240 <_strtod_l+0x960>
 80192ec:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 80192f0:	e7a6      	b.n	8019240 <_strtod_l+0x960>
 80192f2:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80192f6:	9b06      	ldr	r3, [sp, #24]
 80192f8:	46d9      	mov	r9, fp
 80192fa:	2b00      	cmp	r3, #0
 80192fc:	d1ca      	bne.n	8019294 <_strtod_l+0x9b4>
 80192fe:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8019302:	0d1b      	lsrs	r3, r3, #20
 8019304:	051b      	lsls	r3, r3, #20
 8019306:	429f      	cmp	r7, r3
 8019308:	d1c4      	bne.n	8019294 <_strtod_l+0x9b4>
 801930a:	ec51 0b18 	vmov	r0, r1, d8
 801930e:	f7e7 fa3b 	bl	8000788 <__aeabi_d2lz>
 8019312:	f7e7 f9f3 	bl	80006fc <__aeabi_l2d>
 8019316:	f3cb 0913 	ubfx	r9, fp, #0, #20
 801931a:	ec41 0b17 	vmov	d7, r0, r1
 801931e:	ea49 090a 	orr.w	r9, r9, sl
 8019322:	ea59 0908 	orrs.w	r9, r9, r8
 8019326:	ee38 8b47 	vsub.f64	d8, d8, d7
 801932a:	d03c      	beq.n	80193a6 <_strtod_l+0xac6>
 801932c:	ed9f 7b2c 	vldr	d7, [pc, #176]	@ 80193e0 <_strtod_l+0xb00>
 8019330:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8019334:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019338:	f53f aced 	bmi.w	8018d16 <_strtod_l+0x436>
 801933c:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 80193e8 <_strtod_l+0xb08>
 8019340:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8019344:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019348:	dda4      	ble.n	8019294 <_strtod_l+0x9b4>
 801934a:	e4e4      	b.n	8018d16 <_strtod_l+0x436>
 801934c:	9906      	ldr	r1, [sp, #24]
 801934e:	b1e1      	cbz	r1, 801938a <_strtod_l+0xaaa>
 8019350:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 8019354:	d819      	bhi.n	801938a <_strtod_l+0xaaa>
 8019356:	eeb4 8bcb 	vcmpe.f64	d8, d11
 801935a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801935e:	d811      	bhi.n	8019384 <_strtod_l+0xaa4>
 8019360:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 8019364:	ee18 3a10 	vmov	r3, s16
 8019368:	2b01      	cmp	r3, #1
 801936a:	bf38      	it	cc
 801936c:	2301      	movcc	r3, #1
 801936e:	ee08 3a10 	vmov	s16, r3
 8019372:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 8019376:	f1b8 0f00 	cmp.w	r8, #0
 801937a:	d111      	bne.n	80193a0 <_strtod_l+0xac0>
 801937c:	eeb1 7b48 	vneg.f64	d7, d8
 8019380:	ec53 2b17 	vmov	r2, r3, d7
 8019384:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 8019388:	1bcb      	subs	r3, r1, r7
 801938a:	eeb0 0b49 	vmov.f64	d0, d9
 801938e:	ec43 2b1a 	vmov	d10, r2, r3
 8019392:	f002 fc7b 	bl	801bc8c <__ulp>
 8019396:	eeaa 9b00 	vfma.f64	d9, d10, d0
 801939a:	ec5b ab19 	vmov	sl, fp, d9
 801939e:	e7aa      	b.n	80192f6 <_strtod_l+0xa16>
 80193a0:	eeb0 7b48 	vmov.f64	d7, d8
 80193a4:	e7ec      	b.n	8019380 <_strtod_l+0xaa0>
 80193a6:	ed9f 7b12 	vldr	d7, [pc, #72]	@ 80193f0 <_strtod_l+0xb10>
 80193aa:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80193ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80193b2:	f57f af6f 	bpl.w	8019294 <_strtod_l+0x9b4>
 80193b6:	e4ae      	b.n	8018d16 <_strtod_l+0x436>
 80193b8:	2300      	movs	r3, #0
 80193ba:	9308      	str	r3, [sp, #32]
 80193bc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80193be:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80193c0:	6013      	str	r3, [r2, #0]
 80193c2:	f7ff bacc 	b.w	801895e <_strtod_l+0x7e>
 80193c6:	2a65      	cmp	r2, #101	@ 0x65
 80193c8:	f43f abbc 	beq.w	8018b44 <_strtod_l+0x264>
 80193cc:	2a45      	cmp	r2, #69	@ 0x45
 80193ce:	f43f abb9 	beq.w	8018b44 <_strtod_l+0x264>
 80193d2:	2301      	movs	r3, #1
 80193d4:	9306      	str	r3, [sp, #24]
 80193d6:	f7ff bbf0 	b.w	8018bba <_strtod_l+0x2da>
 80193da:	bf00      	nop
 80193dc:	f3af 8000 	nop.w
 80193e0:	94a03595 	.word	0x94a03595
 80193e4:	3fdfffff 	.word	0x3fdfffff
 80193e8:	35afe535 	.word	0x35afe535
 80193ec:	3fe00000 	.word	0x3fe00000
 80193f0:	94a03595 	.word	0x94a03595
 80193f4:	3fcfffff 	.word	0x3fcfffff
 80193f8:	000fffff 	.word	0x000fffff
 80193fc:	7ff00000 	.word	0x7ff00000
 8019400:	7fefffff 	.word	0x7fefffff
 8019404:	7fe00000 	.word	0x7fe00000
 8019408:	7c9fffff 	.word	0x7c9fffff

0801940c <strtod>:
 801940c:	460a      	mov	r2, r1
 801940e:	4601      	mov	r1, r0
 8019410:	4802      	ldr	r0, [pc, #8]	@ (801941c <strtod+0x10>)
 8019412:	4b03      	ldr	r3, [pc, #12]	@ (8019420 <strtod+0x14>)
 8019414:	6800      	ldr	r0, [r0, #0]
 8019416:	f7ff ba63 	b.w	80188e0 <_strtod_l>
 801941a:	bf00      	nop
 801941c:	240002ac 	.word	0x240002ac
 8019420:	24000140 	.word	0x24000140

08019424 <_strtol_l.constprop.0>:
 8019424:	2b24      	cmp	r3, #36	@ 0x24
 8019426:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801942a:	4686      	mov	lr, r0
 801942c:	4690      	mov	r8, r2
 801942e:	d801      	bhi.n	8019434 <_strtol_l.constprop.0+0x10>
 8019430:	2b01      	cmp	r3, #1
 8019432:	d106      	bne.n	8019442 <_strtol_l.constprop.0+0x1e>
 8019434:	f000 fe46 	bl	801a0c4 <__errno>
 8019438:	2316      	movs	r3, #22
 801943a:	6003      	str	r3, [r0, #0]
 801943c:	2000      	movs	r0, #0
 801943e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019442:	4834      	ldr	r0, [pc, #208]	@ (8019514 <_strtol_l.constprop.0+0xf0>)
 8019444:	460d      	mov	r5, r1
 8019446:	462a      	mov	r2, r5
 8019448:	f815 4b01 	ldrb.w	r4, [r5], #1
 801944c:	5d06      	ldrb	r6, [r0, r4]
 801944e:	f016 0608 	ands.w	r6, r6, #8
 8019452:	d1f8      	bne.n	8019446 <_strtol_l.constprop.0+0x22>
 8019454:	2c2d      	cmp	r4, #45	@ 0x2d
 8019456:	d12d      	bne.n	80194b4 <_strtol_l.constprop.0+0x90>
 8019458:	782c      	ldrb	r4, [r5, #0]
 801945a:	2601      	movs	r6, #1
 801945c:	1c95      	adds	r5, r2, #2
 801945e:	f033 0210 	bics.w	r2, r3, #16
 8019462:	d109      	bne.n	8019478 <_strtol_l.constprop.0+0x54>
 8019464:	2c30      	cmp	r4, #48	@ 0x30
 8019466:	d12a      	bne.n	80194be <_strtol_l.constprop.0+0x9a>
 8019468:	782a      	ldrb	r2, [r5, #0]
 801946a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801946e:	2a58      	cmp	r2, #88	@ 0x58
 8019470:	d125      	bne.n	80194be <_strtol_l.constprop.0+0x9a>
 8019472:	786c      	ldrb	r4, [r5, #1]
 8019474:	2310      	movs	r3, #16
 8019476:	3502      	adds	r5, #2
 8019478:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 801947c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8019480:	2200      	movs	r2, #0
 8019482:	fbbc f9f3 	udiv	r9, ip, r3
 8019486:	4610      	mov	r0, r2
 8019488:	fb03 ca19 	mls	sl, r3, r9, ip
 801948c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8019490:	2f09      	cmp	r7, #9
 8019492:	d81b      	bhi.n	80194cc <_strtol_l.constprop.0+0xa8>
 8019494:	463c      	mov	r4, r7
 8019496:	42a3      	cmp	r3, r4
 8019498:	dd27      	ble.n	80194ea <_strtol_l.constprop.0+0xc6>
 801949a:	1c57      	adds	r7, r2, #1
 801949c:	d007      	beq.n	80194ae <_strtol_l.constprop.0+0x8a>
 801949e:	4581      	cmp	r9, r0
 80194a0:	d320      	bcc.n	80194e4 <_strtol_l.constprop.0+0xc0>
 80194a2:	d101      	bne.n	80194a8 <_strtol_l.constprop.0+0x84>
 80194a4:	45a2      	cmp	sl, r4
 80194a6:	db1d      	blt.n	80194e4 <_strtol_l.constprop.0+0xc0>
 80194a8:	fb00 4003 	mla	r0, r0, r3, r4
 80194ac:	2201      	movs	r2, #1
 80194ae:	f815 4b01 	ldrb.w	r4, [r5], #1
 80194b2:	e7eb      	b.n	801948c <_strtol_l.constprop.0+0x68>
 80194b4:	2c2b      	cmp	r4, #43	@ 0x2b
 80194b6:	bf04      	itt	eq
 80194b8:	782c      	ldrbeq	r4, [r5, #0]
 80194ba:	1c95      	addeq	r5, r2, #2
 80194bc:	e7cf      	b.n	801945e <_strtol_l.constprop.0+0x3a>
 80194be:	2b00      	cmp	r3, #0
 80194c0:	d1da      	bne.n	8019478 <_strtol_l.constprop.0+0x54>
 80194c2:	2c30      	cmp	r4, #48	@ 0x30
 80194c4:	bf0c      	ite	eq
 80194c6:	2308      	moveq	r3, #8
 80194c8:	230a      	movne	r3, #10
 80194ca:	e7d5      	b.n	8019478 <_strtol_l.constprop.0+0x54>
 80194cc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80194d0:	2f19      	cmp	r7, #25
 80194d2:	d801      	bhi.n	80194d8 <_strtol_l.constprop.0+0xb4>
 80194d4:	3c37      	subs	r4, #55	@ 0x37
 80194d6:	e7de      	b.n	8019496 <_strtol_l.constprop.0+0x72>
 80194d8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80194dc:	2f19      	cmp	r7, #25
 80194de:	d804      	bhi.n	80194ea <_strtol_l.constprop.0+0xc6>
 80194e0:	3c57      	subs	r4, #87	@ 0x57
 80194e2:	e7d8      	b.n	8019496 <_strtol_l.constprop.0+0x72>
 80194e4:	f04f 32ff 	mov.w	r2, #4294967295
 80194e8:	e7e1      	b.n	80194ae <_strtol_l.constprop.0+0x8a>
 80194ea:	1c53      	adds	r3, r2, #1
 80194ec:	d108      	bne.n	8019500 <_strtol_l.constprop.0+0xdc>
 80194ee:	2322      	movs	r3, #34	@ 0x22
 80194f0:	f8ce 3000 	str.w	r3, [lr]
 80194f4:	4660      	mov	r0, ip
 80194f6:	f1b8 0f00 	cmp.w	r8, #0
 80194fa:	d0a0      	beq.n	801943e <_strtol_l.constprop.0+0x1a>
 80194fc:	1e69      	subs	r1, r5, #1
 80194fe:	e006      	b.n	801950e <_strtol_l.constprop.0+0xea>
 8019500:	b106      	cbz	r6, 8019504 <_strtol_l.constprop.0+0xe0>
 8019502:	4240      	negs	r0, r0
 8019504:	f1b8 0f00 	cmp.w	r8, #0
 8019508:	d099      	beq.n	801943e <_strtol_l.constprop.0+0x1a>
 801950a:	2a00      	cmp	r2, #0
 801950c:	d1f6      	bne.n	80194fc <_strtol_l.constprop.0+0xd8>
 801950e:	f8c8 1000 	str.w	r1, [r8]
 8019512:	e794      	b.n	801943e <_strtol_l.constprop.0+0x1a>
 8019514:	0801e2d9 	.word	0x0801e2d9

08019518 <strtol>:
 8019518:	4613      	mov	r3, r2
 801951a:	460a      	mov	r2, r1
 801951c:	4601      	mov	r1, r0
 801951e:	4802      	ldr	r0, [pc, #8]	@ (8019528 <strtol+0x10>)
 8019520:	6800      	ldr	r0, [r0, #0]
 8019522:	f7ff bf7f 	b.w	8019424 <_strtol_l.constprop.0>
 8019526:	bf00      	nop
 8019528:	240002ac 	.word	0x240002ac

0801952c <__cvt>:
 801952c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801952e:	ed2d 8b02 	vpush	{d8}
 8019532:	eeb0 8b40 	vmov.f64	d8, d0
 8019536:	b085      	sub	sp, #20
 8019538:	4617      	mov	r7, r2
 801953a:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 801953c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801953e:	ee18 2a90 	vmov	r2, s17
 8019542:	f025 0520 	bic.w	r5, r5, #32
 8019546:	2a00      	cmp	r2, #0
 8019548:	bfb6      	itet	lt
 801954a:	222d      	movlt	r2, #45	@ 0x2d
 801954c:	2200      	movge	r2, #0
 801954e:	eeb1 8b40 	vneglt.f64	d8, d0
 8019552:	2d46      	cmp	r5, #70	@ 0x46
 8019554:	460c      	mov	r4, r1
 8019556:	701a      	strb	r2, [r3, #0]
 8019558:	d004      	beq.n	8019564 <__cvt+0x38>
 801955a:	2d45      	cmp	r5, #69	@ 0x45
 801955c:	d100      	bne.n	8019560 <__cvt+0x34>
 801955e:	3401      	adds	r4, #1
 8019560:	2102      	movs	r1, #2
 8019562:	e000      	b.n	8019566 <__cvt+0x3a>
 8019564:	2103      	movs	r1, #3
 8019566:	ab03      	add	r3, sp, #12
 8019568:	9301      	str	r3, [sp, #4]
 801956a:	ab02      	add	r3, sp, #8
 801956c:	9300      	str	r3, [sp, #0]
 801956e:	4622      	mov	r2, r4
 8019570:	4633      	mov	r3, r6
 8019572:	eeb0 0b48 	vmov.f64	d0, d8
 8019576:	f000 fe73 	bl	801a260 <_dtoa_r>
 801957a:	2d47      	cmp	r5, #71	@ 0x47
 801957c:	d114      	bne.n	80195a8 <__cvt+0x7c>
 801957e:	07fb      	lsls	r3, r7, #31
 8019580:	d50a      	bpl.n	8019598 <__cvt+0x6c>
 8019582:	1902      	adds	r2, r0, r4
 8019584:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8019588:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801958c:	bf08      	it	eq
 801958e:	9203      	streq	r2, [sp, #12]
 8019590:	2130      	movs	r1, #48	@ 0x30
 8019592:	9b03      	ldr	r3, [sp, #12]
 8019594:	4293      	cmp	r3, r2
 8019596:	d319      	bcc.n	80195cc <__cvt+0xa0>
 8019598:	9b03      	ldr	r3, [sp, #12]
 801959a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801959c:	1a1b      	subs	r3, r3, r0
 801959e:	6013      	str	r3, [r2, #0]
 80195a0:	b005      	add	sp, #20
 80195a2:	ecbd 8b02 	vpop	{d8}
 80195a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80195a8:	2d46      	cmp	r5, #70	@ 0x46
 80195aa:	eb00 0204 	add.w	r2, r0, r4
 80195ae:	d1e9      	bne.n	8019584 <__cvt+0x58>
 80195b0:	7803      	ldrb	r3, [r0, #0]
 80195b2:	2b30      	cmp	r3, #48	@ 0x30
 80195b4:	d107      	bne.n	80195c6 <__cvt+0x9a>
 80195b6:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80195ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80195be:	bf1c      	itt	ne
 80195c0:	f1c4 0401 	rsbne	r4, r4, #1
 80195c4:	6034      	strne	r4, [r6, #0]
 80195c6:	6833      	ldr	r3, [r6, #0]
 80195c8:	441a      	add	r2, r3
 80195ca:	e7db      	b.n	8019584 <__cvt+0x58>
 80195cc:	1c5c      	adds	r4, r3, #1
 80195ce:	9403      	str	r4, [sp, #12]
 80195d0:	7019      	strb	r1, [r3, #0]
 80195d2:	e7de      	b.n	8019592 <__cvt+0x66>

080195d4 <__exponent>:
 80195d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80195d6:	2900      	cmp	r1, #0
 80195d8:	bfba      	itte	lt
 80195da:	4249      	neglt	r1, r1
 80195dc:	232d      	movlt	r3, #45	@ 0x2d
 80195de:	232b      	movge	r3, #43	@ 0x2b
 80195e0:	2909      	cmp	r1, #9
 80195e2:	7002      	strb	r2, [r0, #0]
 80195e4:	7043      	strb	r3, [r0, #1]
 80195e6:	dd29      	ble.n	801963c <__exponent+0x68>
 80195e8:	f10d 0307 	add.w	r3, sp, #7
 80195ec:	461d      	mov	r5, r3
 80195ee:	270a      	movs	r7, #10
 80195f0:	461a      	mov	r2, r3
 80195f2:	fbb1 f6f7 	udiv	r6, r1, r7
 80195f6:	fb07 1416 	mls	r4, r7, r6, r1
 80195fa:	3430      	adds	r4, #48	@ 0x30
 80195fc:	f802 4c01 	strb.w	r4, [r2, #-1]
 8019600:	460c      	mov	r4, r1
 8019602:	2c63      	cmp	r4, #99	@ 0x63
 8019604:	f103 33ff 	add.w	r3, r3, #4294967295
 8019608:	4631      	mov	r1, r6
 801960a:	dcf1      	bgt.n	80195f0 <__exponent+0x1c>
 801960c:	3130      	adds	r1, #48	@ 0x30
 801960e:	1e94      	subs	r4, r2, #2
 8019610:	f803 1c01 	strb.w	r1, [r3, #-1]
 8019614:	1c41      	adds	r1, r0, #1
 8019616:	4623      	mov	r3, r4
 8019618:	42ab      	cmp	r3, r5
 801961a:	d30a      	bcc.n	8019632 <__exponent+0x5e>
 801961c:	f10d 0309 	add.w	r3, sp, #9
 8019620:	1a9b      	subs	r3, r3, r2
 8019622:	42ac      	cmp	r4, r5
 8019624:	bf88      	it	hi
 8019626:	2300      	movhi	r3, #0
 8019628:	3302      	adds	r3, #2
 801962a:	4403      	add	r3, r0
 801962c:	1a18      	subs	r0, r3, r0
 801962e:	b003      	add	sp, #12
 8019630:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8019632:	f813 6b01 	ldrb.w	r6, [r3], #1
 8019636:	f801 6f01 	strb.w	r6, [r1, #1]!
 801963a:	e7ed      	b.n	8019618 <__exponent+0x44>
 801963c:	2330      	movs	r3, #48	@ 0x30
 801963e:	3130      	adds	r1, #48	@ 0x30
 8019640:	7083      	strb	r3, [r0, #2]
 8019642:	70c1      	strb	r1, [r0, #3]
 8019644:	1d03      	adds	r3, r0, #4
 8019646:	e7f1      	b.n	801962c <__exponent+0x58>

08019648 <_printf_float>:
 8019648:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801964c:	b08d      	sub	sp, #52	@ 0x34
 801964e:	460c      	mov	r4, r1
 8019650:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8019654:	4616      	mov	r6, r2
 8019656:	461f      	mov	r7, r3
 8019658:	4605      	mov	r5, r0
 801965a:	f000 fce9 	bl	801a030 <_localeconv_r>
 801965e:	f8d0 b000 	ldr.w	fp, [r0]
 8019662:	4658      	mov	r0, fp
 8019664:	f7e6 feb4 	bl	80003d0 <strlen>
 8019668:	2300      	movs	r3, #0
 801966a:	930a      	str	r3, [sp, #40]	@ 0x28
 801966c:	f8d8 3000 	ldr.w	r3, [r8]
 8019670:	f894 9018 	ldrb.w	r9, [r4, #24]
 8019674:	6822      	ldr	r2, [r4, #0]
 8019676:	9005      	str	r0, [sp, #20]
 8019678:	3307      	adds	r3, #7
 801967a:	f023 0307 	bic.w	r3, r3, #7
 801967e:	f103 0108 	add.w	r1, r3, #8
 8019682:	f8c8 1000 	str.w	r1, [r8]
 8019686:	ed93 0b00 	vldr	d0, [r3]
 801968a:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 80198e8 <_printf_float+0x2a0>
 801968e:	eeb0 7bc0 	vabs.f64	d7, d0
 8019692:	eeb4 7b46 	vcmp.f64	d7, d6
 8019696:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801969a:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 801969e:	dd24      	ble.n	80196ea <_printf_float+0xa2>
 80196a0:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 80196a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80196a8:	d502      	bpl.n	80196b0 <_printf_float+0x68>
 80196aa:	232d      	movs	r3, #45	@ 0x2d
 80196ac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80196b0:	498f      	ldr	r1, [pc, #572]	@ (80198f0 <_printf_float+0x2a8>)
 80196b2:	4b90      	ldr	r3, [pc, #576]	@ (80198f4 <_printf_float+0x2ac>)
 80196b4:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 80196b8:	bf94      	ite	ls
 80196ba:	4688      	movls	r8, r1
 80196bc:	4698      	movhi	r8, r3
 80196be:	f022 0204 	bic.w	r2, r2, #4
 80196c2:	2303      	movs	r3, #3
 80196c4:	6123      	str	r3, [r4, #16]
 80196c6:	6022      	str	r2, [r4, #0]
 80196c8:	f04f 0a00 	mov.w	sl, #0
 80196cc:	9700      	str	r7, [sp, #0]
 80196ce:	4633      	mov	r3, r6
 80196d0:	aa0b      	add	r2, sp, #44	@ 0x2c
 80196d2:	4621      	mov	r1, r4
 80196d4:	4628      	mov	r0, r5
 80196d6:	f000 f9d1 	bl	8019a7c <_printf_common>
 80196da:	3001      	adds	r0, #1
 80196dc:	f040 8089 	bne.w	80197f2 <_printf_float+0x1aa>
 80196e0:	f04f 30ff 	mov.w	r0, #4294967295
 80196e4:	b00d      	add	sp, #52	@ 0x34
 80196e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80196ea:	eeb4 0b40 	vcmp.f64	d0, d0
 80196ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80196f2:	d709      	bvc.n	8019708 <_printf_float+0xc0>
 80196f4:	ee10 3a90 	vmov	r3, s1
 80196f8:	2b00      	cmp	r3, #0
 80196fa:	bfbc      	itt	lt
 80196fc:	232d      	movlt	r3, #45	@ 0x2d
 80196fe:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8019702:	497d      	ldr	r1, [pc, #500]	@ (80198f8 <_printf_float+0x2b0>)
 8019704:	4b7d      	ldr	r3, [pc, #500]	@ (80198fc <_printf_float+0x2b4>)
 8019706:	e7d5      	b.n	80196b4 <_printf_float+0x6c>
 8019708:	6863      	ldr	r3, [r4, #4]
 801970a:	1c59      	adds	r1, r3, #1
 801970c:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8019710:	d139      	bne.n	8019786 <_printf_float+0x13e>
 8019712:	2306      	movs	r3, #6
 8019714:	6063      	str	r3, [r4, #4]
 8019716:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 801971a:	2300      	movs	r3, #0
 801971c:	6022      	str	r2, [r4, #0]
 801971e:	9303      	str	r3, [sp, #12]
 8019720:	ab0a      	add	r3, sp, #40	@ 0x28
 8019722:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8019726:	ab09      	add	r3, sp, #36	@ 0x24
 8019728:	9300      	str	r3, [sp, #0]
 801972a:	6861      	ldr	r1, [r4, #4]
 801972c:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8019730:	4628      	mov	r0, r5
 8019732:	f7ff fefb 	bl	801952c <__cvt>
 8019736:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801973a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801973c:	4680      	mov	r8, r0
 801973e:	d129      	bne.n	8019794 <_printf_float+0x14c>
 8019740:	1cc8      	adds	r0, r1, #3
 8019742:	db02      	blt.n	801974a <_printf_float+0x102>
 8019744:	6863      	ldr	r3, [r4, #4]
 8019746:	4299      	cmp	r1, r3
 8019748:	dd41      	ble.n	80197ce <_printf_float+0x186>
 801974a:	f1a9 0902 	sub.w	r9, r9, #2
 801974e:	fa5f f989 	uxtb.w	r9, r9
 8019752:	3901      	subs	r1, #1
 8019754:	464a      	mov	r2, r9
 8019756:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 801975a:	9109      	str	r1, [sp, #36]	@ 0x24
 801975c:	f7ff ff3a 	bl	80195d4 <__exponent>
 8019760:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8019762:	1813      	adds	r3, r2, r0
 8019764:	2a01      	cmp	r2, #1
 8019766:	4682      	mov	sl, r0
 8019768:	6123      	str	r3, [r4, #16]
 801976a:	dc02      	bgt.n	8019772 <_printf_float+0x12a>
 801976c:	6822      	ldr	r2, [r4, #0]
 801976e:	07d2      	lsls	r2, r2, #31
 8019770:	d501      	bpl.n	8019776 <_printf_float+0x12e>
 8019772:	3301      	adds	r3, #1
 8019774:	6123      	str	r3, [r4, #16]
 8019776:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 801977a:	2b00      	cmp	r3, #0
 801977c:	d0a6      	beq.n	80196cc <_printf_float+0x84>
 801977e:	232d      	movs	r3, #45	@ 0x2d
 8019780:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8019784:	e7a2      	b.n	80196cc <_printf_float+0x84>
 8019786:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801978a:	d1c4      	bne.n	8019716 <_printf_float+0xce>
 801978c:	2b00      	cmp	r3, #0
 801978e:	d1c2      	bne.n	8019716 <_printf_float+0xce>
 8019790:	2301      	movs	r3, #1
 8019792:	e7bf      	b.n	8019714 <_printf_float+0xcc>
 8019794:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8019798:	d9db      	bls.n	8019752 <_printf_float+0x10a>
 801979a:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 801979e:	d118      	bne.n	80197d2 <_printf_float+0x18a>
 80197a0:	2900      	cmp	r1, #0
 80197a2:	6863      	ldr	r3, [r4, #4]
 80197a4:	dd0b      	ble.n	80197be <_printf_float+0x176>
 80197a6:	6121      	str	r1, [r4, #16]
 80197a8:	b913      	cbnz	r3, 80197b0 <_printf_float+0x168>
 80197aa:	6822      	ldr	r2, [r4, #0]
 80197ac:	07d0      	lsls	r0, r2, #31
 80197ae:	d502      	bpl.n	80197b6 <_printf_float+0x16e>
 80197b0:	3301      	adds	r3, #1
 80197b2:	440b      	add	r3, r1
 80197b4:	6123      	str	r3, [r4, #16]
 80197b6:	65a1      	str	r1, [r4, #88]	@ 0x58
 80197b8:	f04f 0a00 	mov.w	sl, #0
 80197bc:	e7db      	b.n	8019776 <_printf_float+0x12e>
 80197be:	b913      	cbnz	r3, 80197c6 <_printf_float+0x17e>
 80197c0:	6822      	ldr	r2, [r4, #0]
 80197c2:	07d2      	lsls	r2, r2, #31
 80197c4:	d501      	bpl.n	80197ca <_printf_float+0x182>
 80197c6:	3302      	adds	r3, #2
 80197c8:	e7f4      	b.n	80197b4 <_printf_float+0x16c>
 80197ca:	2301      	movs	r3, #1
 80197cc:	e7f2      	b.n	80197b4 <_printf_float+0x16c>
 80197ce:	f04f 0967 	mov.w	r9, #103	@ 0x67
 80197d2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80197d4:	4299      	cmp	r1, r3
 80197d6:	db05      	blt.n	80197e4 <_printf_float+0x19c>
 80197d8:	6823      	ldr	r3, [r4, #0]
 80197da:	6121      	str	r1, [r4, #16]
 80197dc:	07d8      	lsls	r0, r3, #31
 80197de:	d5ea      	bpl.n	80197b6 <_printf_float+0x16e>
 80197e0:	1c4b      	adds	r3, r1, #1
 80197e2:	e7e7      	b.n	80197b4 <_printf_float+0x16c>
 80197e4:	2900      	cmp	r1, #0
 80197e6:	bfd4      	ite	le
 80197e8:	f1c1 0202 	rsble	r2, r1, #2
 80197ec:	2201      	movgt	r2, #1
 80197ee:	4413      	add	r3, r2
 80197f0:	e7e0      	b.n	80197b4 <_printf_float+0x16c>
 80197f2:	6823      	ldr	r3, [r4, #0]
 80197f4:	055a      	lsls	r2, r3, #21
 80197f6:	d407      	bmi.n	8019808 <_printf_float+0x1c0>
 80197f8:	6923      	ldr	r3, [r4, #16]
 80197fa:	4642      	mov	r2, r8
 80197fc:	4631      	mov	r1, r6
 80197fe:	4628      	mov	r0, r5
 8019800:	47b8      	blx	r7
 8019802:	3001      	adds	r0, #1
 8019804:	d12a      	bne.n	801985c <_printf_float+0x214>
 8019806:	e76b      	b.n	80196e0 <_printf_float+0x98>
 8019808:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 801980c:	f240 80e0 	bls.w	80199d0 <_printf_float+0x388>
 8019810:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8019814:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8019818:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801981c:	d133      	bne.n	8019886 <_printf_float+0x23e>
 801981e:	4a38      	ldr	r2, [pc, #224]	@ (8019900 <_printf_float+0x2b8>)
 8019820:	2301      	movs	r3, #1
 8019822:	4631      	mov	r1, r6
 8019824:	4628      	mov	r0, r5
 8019826:	47b8      	blx	r7
 8019828:	3001      	adds	r0, #1
 801982a:	f43f af59 	beq.w	80196e0 <_printf_float+0x98>
 801982e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8019832:	4543      	cmp	r3, r8
 8019834:	db02      	blt.n	801983c <_printf_float+0x1f4>
 8019836:	6823      	ldr	r3, [r4, #0]
 8019838:	07d8      	lsls	r0, r3, #31
 801983a:	d50f      	bpl.n	801985c <_printf_float+0x214>
 801983c:	9b05      	ldr	r3, [sp, #20]
 801983e:	465a      	mov	r2, fp
 8019840:	4631      	mov	r1, r6
 8019842:	4628      	mov	r0, r5
 8019844:	47b8      	blx	r7
 8019846:	3001      	adds	r0, #1
 8019848:	f43f af4a 	beq.w	80196e0 <_printf_float+0x98>
 801984c:	f04f 0900 	mov.w	r9, #0
 8019850:	f108 38ff 	add.w	r8, r8, #4294967295
 8019854:	f104 0a1a 	add.w	sl, r4, #26
 8019858:	45c8      	cmp	r8, r9
 801985a:	dc09      	bgt.n	8019870 <_printf_float+0x228>
 801985c:	6823      	ldr	r3, [r4, #0]
 801985e:	079b      	lsls	r3, r3, #30
 8019860:	f100 8107 	bmi.w	8019a72 <_printf_float+0x42a>
 8019864:	68e0      	ldr	r0, [r4, #12]
 8019866:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8019868:	4298      	cmp	r0, r3
 801986a:	bfb8      	it	lt
 801986c:	4618      	movlt	r0, r3
 801986e:	e739      	b.n	80196e4 <_printf_float+0x9c>
 8019870:	2301      	movs	r3, #1
 8019872:	4652      	mov	r2, sl
 8019874:	4631      	mov	r1, r6
 8019876:	4628      	mov	r0, r5
 8019878:	47b8      	blx	r7
 801987a:	3001      	adds	r0, #1
 801987c:	f43f af30 	beq.w	80196e0 <_printf_float+0x98>
 8019880:	f109 0901 	add.w	r9, r9, #1
 8019884:	e7e8      	b.n	8019858 <_printf_float+0x210>
 8019886:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019888:	2b00      	cmp	r3, #0
 801988a:	dc3b      	bgt.n	8019904 <_printf_float+0x2bc>
 801988c:	4a1c      	ldr	r2, [pc, #112]	@ (8019900 <_printf_float+0x2b8>)
 801988e:	2301      	movs	r3, #1
 8019890:	4631      	mov	r1, r6
 8019892:	4628      	mov	r0, r5
 8019894:	47b8      	blx	r7
 8019896:	3001      	adds	r0, #1
 8019898:	f43f af22 	beq.w	80196e0 <_printf_float+0x98>
 801989c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80198a0:	ea59 0303 	orrs.w	r3, r9, r3
 80198a4:	d102      	bne.n	80198ac <_printf_float+0x264>
 80198a6:	6823      	ldr	r3, [r4, #0]
 80198a8:	07d9      	lsls	r1, r3, #31
 80198aa:	d5d7      	bpl.n	801985c <_printf_float+0x214>
 80198ac:	9b05      	ldr	r3, [sp, #20]
 80198ae:	465a      	mov	r2, fp
 80198b0:	4631      	mov	r1, r6
 80198b2:	4628      	mov	r0, r5
 80198b4:	47b8      	blx	r7
 80198b6:	3001      	adds	r0, #1
 80198b8:	f43f af12 	beq.w	80196e0 <_printf_float+0x98>
 80198bc:	f04f 0a00 	mov.w	sl, #0
 80198c0:	f104 0b1a 	add.w	fp, r4, #26
 80198c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80198c6:	425b      	negs	r3, r3
 80198c8:	4553      	cmp	r3, sl
 80198ca:	dc01      	bgt.n	80198d0 <_printf_float+0x288>
 80198cc:	464b      	mov	r3, r9
 80198ce:	e794      	b.n	80197fa <_printf_float+0x1b2>
 80198d0:	2301      	movs	r3, #1
 80198d2:	465a      	mov	r2, fp
 80198d4:	4631      	mov	r1, r6
 80198d6:	4628      	mov	r0, r5
 80198d8:	47b8      	blx	r7
 80198da:	3001      	adds	r0, #1
 80198dc:	f43f af00 	beq.w	80196e0 <_printf_float+0x98>
 80198e0:	f10a 0a01 	add.w	sl, sl, #1
 80198e4:	e7ee      	b.n	80198c4 <_printf_float+0x27c>
 80198e6:	bf00      	nop
 80198e8:	ffffffff 	.word	0xffffffff
 80198ec:	7fefffff 	.word	0x7fefffff
 80198f0:	0801e3d9 	.word	0x0801e3d9
 80198f4:	0801e3dd 	.word	0x0801e3dd
 80198f8:	0801e3e1 	.word	0x0801e3e1
 80198fc:	0801e3e5 	.word	0x0801e3e5
 8019900:	0801e3e9 	.word	0x0801e3e9
 8019904:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8019906:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801990a:	4553      	cmp	r3, sl
 801990c:	bfa8      	it	ge
 801990e:	4653      	movge	r3, sl
 8019910:	2b00      	cmp	r3, #0
 8019912:	4699      	mov	r9, r3
 8019914:	dc37      	bgt.n	8019986 <_printf_float+0x33e>
 8019916:	2300      	movs	r3, #0
 8019918:	9307      	str	r3, [sp, #28]
 801991a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801991e:	f104 021a 	add.w	r2, r4, #26
 8019922:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8019924:	9907      	ldr	r1, [sp, #28]
 8019926:	9306      	str	r3, [sp, #24]
 8019928:	eba3 0309 	sub.w	r3, r3, r9
 801992c:	428b      	cmp	r3, r1
 801992e:	dc31      	bgt.n	8019994 <_printf_float+0x34c>
 8019930:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019932:	459a      	cmp	sl, r3
 8019934:	dc3b      	bgt.n	80199ae <_printf_float+0x366>
 8019936:	6823      	ldr	r3, [r4, #0]
 8019938:	07da      	lsls	r2, r3, #31
 801993a:	d438      	bmi.n	80199ae <_printf_float+0x366>
 801993c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801993e:	ebaa 0903 	sub.w	r9, sl, r3
 8019942:	9b06      	ldr	r3, [sp, #24]
 8019944:	ebaa 0303 	sub.w	r3, sl, r3
 8019948:	4599      	cmp	r9, r3
 801994a:	bfa8      	it	ge
 801994c:	4699      	movge	r9, r3
 801994e:	f1b9 0f00 	cmp.w	r9, #0
 8019952:	dc34      	bgt.n	80199be <_printf_float+0x376>
 8019954:	f04f 0800 	mov.w	r8, #0
 8019958:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801995c:	f104 0b1a 	add.w	fp, r4, #26
 8019960:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019962:	ebaa 0303 	sub.w	r3, sl, r3
 8019966:	eba3 0309 	sub.w	r3, r3, r9
 801996a:	4543      	cmp	r3, r8
 801996c:	f77f af76 	ble.w	801985c <_printf_float+0x214>
 8019970:	2301      	movs	r3, #1
 8019972:	465a      	mov	r2, fp
 8019974:	4631      	mov	r1, r6
 8019976:	4628      	mov	r0, r5
 8019978:	47b8      	blx	r7
 801997a:	3001      	adds	r0, #1
 801997c:	f43f aeb0 	beq.w	80196e0 <_printf_float+0x98>
 8019980:	f108 0801 	add.w	r8, r8, #1
 8019984:	e7ec      	b.n	8019960 <_printf_float+0x318>
 8019986:	4642      	mov	r2, r8
 8019988:	4631      	mov	r1, r6
 801998a:	4628      	mov	r0, r5
 801998c:	47b8      	blx	r7
 801998e:	3001      	adds	r0, #1
 8019990:	d1c1      	bne.n	8019916 <_printf_float+0x2ce>
 8019992:	e6a5      	b.n	80196e0 <_printf_float+0x98>
 8019994:	2301      	movs	r3, #1
 8019996:	4631      	mov	r1, r6
 8019998:	4628      	mov	r0, r5
 801999a:	9206      	str	r2, [sp, #24]
 801999c:	47b8      	blx	r7
 801999e:	3001      	adds	r0, #1
 80199a0:	f43f ae9e 	beq.w	80196e0 <_printf_float+0x98>
 80199a4:	9b07      	ldr	r3, [sp, #28]
 80199a6:	9a06      	ldr	r2, [sp, #24]
 80199a8:	3301      	adds	r3, #1
 80199aa:	9307      	str	r3, [sp, #28]
 80199ac:	e7b9      	b.n	8019922 <_printf_float+0x2da>
 80199ae:	9b05      	ldr	r3, [sp, #20]
 80199b0:	465a      	mov	r2, fp
 80199b2:	4631      	mov	r1, r6
 80199b4:	4628      	mov	r0, r5
 80199b6:	47b8      	blx	r7
 80199b8:	3001      	adds	r0, #1
 80199ba:	d1bf      	bne.n	801993c <_printf_float+0x2f4>
 80199bc:	e690      	b.n	80196e0 <_printf_float+0x98>
 80199be:	9a06      	ldr	r2, [sp, #24]
 80199c0:	464b      	mov	r3, r9
 80199c2:	4442      	add	r2, r8
 80199c4:	4631      	mov	r1, r6
 80199c6:	4628      	mov	r0, r5
 80199c8:	47b8      	blx	r7
 80199ca:	3001      	adds	r0, #1
 80199cc:	d1c2      	bne.n	8019954 <_printf_float+0x30c>
 80199ce:	e687      	b.n	80196e0 <_printf_float+0x98>
 80199d0:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 80199d4:	f1b9 0f01 	cmp.w	r9, #1
 80199d8:	dc01      	bgt.n	80199de <_printf_float+0x396>
 80199da:	07db      	lsls	r3, r3, #31
 80199dc:	d536      	bpl.n	8019a4c <_printf_float+0x404>
 80199de:	2301      	movs	r3, #1
 80199e0:	4642      	mov	r2, r8
 80199e2:	4631      	mov	r1, r6
 80199e4:	4628      	mov	r0, r5
 80199e6:	47b8      	blx	r7
 80199e8:	3001      	adds	r0, #1
 80199ea:	f43f ae79 	beq.w	80196e0 <_printf_float+0x98>
 80199ee:	9b05      	ldr	r3, [sp, #20]
 80199f0:	465a      	mov	r2, fp
 80199f2:	4631      	mov	r1, r6
 80199f4:	4628      	mov	r0, r5
 80199f6:	47b8      	blx	r7
 80199f8:	3001      	adds	r0, #1
 80199fa:	f43f ae71 	beq.w	80196e0 <_printf_float+0x98>
 80199fe:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8019a02:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8019a06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019a0a:	f109 39ff 	add.w	r9, r9, #4294967295
 8019a0e:	d018      	beq.n	8019a42 <_printf_float+0x3fa>
 8019a10:	464b      	mov	r3, r9
 8019a12:	f108 0201 	add.w	r2, r8, #1
 8019a16:	4631      	mov	r1, r6
 8019a18:	4628      	mov	r0, r5
 8019a1a:	47b8      	blx	r7
 8019a1c:	3001      	adds	r0, #1
 8019a1e:	d10c      	bne.n	8019a3a <_printf_float+0x3f2>
 8019a20:	e65e      	b.n	80196e0 <_printf_float+0x98>
 8019a22:	2301      	movs	r3, #1
 8019a24:	465a      	mov	r2, fp
 8019a26:	4631      	mov	r1, r6
 8019a28:	4628      	mov	r0, r5
 8019a2a:	47b8      	blx	r7
 8019a2c:	3001      	adds	r0, #1
 8019a2e:	f43f ae57 	beq.w	80196e0 <_printf_float+0x98>
 8019a32:	f108 0801 	add.w	r8, r8, #1
 8019a36:	45c8      	cmp	r8, r9
 8019a38:	dbf3      	blt.n	8019a22 <_printf_float+0x3da>
 8019a3a:	4653      	mov	r3, sl
 8019a3c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8019a40:	e6dc      	b.n	80197fc <_printf_float+0x1b4>
 8019a42:	f04f 0800 	mov.w	r8, #0
 8019a46:	f104 0b1a 	add.w	fp, r4, #26
 8019a4a:	e7f4      	b.n	8019a36 <_printf_float+0x3ee>
 8019a4c:	2301      	movs	r3, #1
 8019a4e:	4642      	mov	r2, r8
 8019a50:	e7e1      	b.n	8019a16 <_printf_float+0x3ce>
 8019a52:	2301      	movs	r3, #1
 8019a54:	464a      	mov	r2, r9
 8019a56:	4631      	mov	r1, r6
 8019a58:	4628      	mov	r0, r5
 8019a5a:	47b8      	blx	r7
 8019a5c:	3001      	adds	r0, #1
 8019a5e:	f43f ae3f 	beq.w	80196e0 <_printf_float+0x98>
 8019a62:	f108 0801 	add.w	r8, r8, #1
 8019a66:	68e3      	ldr	r3, [r4, #12]
 8019a68:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8019a6a:	1a5b      	subs	r3, r3, r1
 8019a6c:	4543      	cmp	r3, r8
 8019a6e:	dcf0      	bgt.n	8019a52 <_printf_float+0x40a>
 8019a70:	e6f8      	b.n	8019864 <_printf_float+0x21c>
 8019a72:	f04f 0800 	mov.w	r8, #0
 8019a76:	f104 0919 	add.w	r9, r4, #25
 8019a7a:	e7f4      	b.n	8019a66 <_printf_float+0x41e>

08019a7c <_printf_common>:
 8019a7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019a80:	4616      	mov	r6, r2
 8019a82:	4698      	mov	r8, r3
 8019a84:	688a      	ldr	r2, [r1, #8]
 8019a86:	690b      	ldr	r3, [r1, #16]
 8019a88:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8019a8c:	4293      	cmp	r3, r2
 8019a8e:	bfb8      	it	lt
 8019a90:	4613      	movlt	r3, r2
 8019a92:	6033      	str	r3, [r6, #0]
 8019a94:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8019a98:	4607      	mov	r7, r0
 8019a9a:	460c      	mov	r4, r1
 8019a9c:	b10a      	cbz	r2, 8019aa2 <_printf_common+0x26>
 8019a9e:	3301      	adds	r3, #1
 8019aa0:	6033      	str	r3, [r6, #0]
 8019aa2:	6823      	ldr	r3, [r4, #0]
 8019aa4:	0699      	lsls	r1, r3, #26
 8019aa6:	bf42      	ittt	mi
 8019aa8:	6833      	ldrmi	r3, [r6, #0]
 8019aaa:	3302      	addmi	r3, #2
 8019aac:	6033      	strmi	r3, [r6, #0]
 8019aae:	6825      	ldr	r5, [r4, #0]
 8019ab0:	f015 0506 	ands.w	r5, r5, #6
 8019ab4:	d106      	bne.n	8019ac4 <_printf_common+0x48>
 8019ab6:	f104 0a19 	add.w	sl, r4, #25
 8019aba:	68e3      	ldr	r3, [r4, #12]
 8019abc:	6832      	ldr	r2, [r6, #0]
 8019abe:	1a9b      	subs	r3, r3, r2
 8019ac0:	42ab      	cmp	r3, r5
 8019ac2:	dc26      	bgt.n	8019b12 <_printf_common+0x96>
 8019ac4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8019ac8:	6822      	ldr	r2, [r4, #0]
 8019aca:	3b00      	subs	r3, #0
 8019acc:	bf18      	it	ne
 8019ace:	2301      	movne	r3, #1
 8019ad0:	0692      	lsls	r2, r2, #26
 8019ad2:	d42b      	bmi.n	8019b2c <_printf_common+0xb0>
 8019ad4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8019ad8:	4641      	mov	r1, r8
 8019ada:	4638      	mov	r0, r7
 8019adc:	47c8      	blx	r9
 8019ade:	3001      	adds	r0, #1
 8019ae0:	d01e      	beq.n	8019b20 <_printf_common+0xa4>
 8019ae2:	6823      	ldr	r3, [r4, #0]
 8019ae4:	6922      	ldr	r2, [r4, #16]
 8019ae6:	f003 0306 	and.w	r3, r3, #6
 8019aea:	2b04      	cmp	r3, #4
 8019aec:	bf02      	ittt	eq
 8019aee:	68e5      	ldreq	r5, [r4, #12]
 8019af0:	6833      	ldreq	r3, [r6, #0]
 8019af2:	1aed      	subeq	r5, r5, r3
 8019af4:	68a3      	ldr	r3, [r4, #8]
 8019af6:	bf0c      	ite	eq
 8019af8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8019afc:	2500      	movne	r5, #0
 8019afe:	4293      	cmp	r3, r2
 8019b00:	bfc4      	itt	gt
 8019b02:	1a9b      	subgt	r3, r3, r2
 8019b04:	18ed      	addgt	r5, r5, r3
 8019b06:	2600      	movs	r6, #0
 8019b08:	341a      	adds	r4, #26
 8019b0a:	42b5      	cmp	r5, r6
 8019b0c:	d11a      	bne.n	8019b44 <_printf_common+0xc8>
 8019b0e:	2000      	movs	r0, #0
 8019b10:	e008      	b.n	8019b24 <_printf_common+0xa8>
 8019b12:	2301      	movs	r3, #1
 8019b14:	4652      	mov	r2, sl
 8019b16:	4641      	mov	r1, r8
 8019b18:	4638      	mov	r0, r7
 8019b1a:	47c8      	blx	r9
 8019b1c:	3001      	adds	r0, #1
 8019b1e:	d103      	bne.n	8019b28 <_printf_common+0xac>
 8019b20:	f04f 30ff 	mov.w	r0, #4294967295
 8019b24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019b28:	3501      	adds	r5, #1
 8019b2a:	e7c6      	b.n	8019aba <_printf_common+0x3e>
 8019b2c:	18e1      	adds	r1, r4, r3
 8019b2e:	1c5a      	adds	r2, r3, #1
 8019b30:	2030      	movs	r0, #48	@ 0x30
 8019b32:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8019b36:	4422      	add	r2, r4
 8019b38:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8019b3c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8019b40:	3302      	adds	r3, #2
 8019b42:	e7c7      	b.n	8019ad4 <_printf_common+0x58>
 8019b44:	2301      	movs	r3, #1
 8019b46:	4622      	mov	r2, r4
 8019b48:	4641      	mov	r1, r8
 8019b4a:	4638      	mov	r0, r7
 8019b4c:	47c8      	blx	r9
 8019b4e:	3001      	adds	r0, #1
 8019b50:	d0e6      	beq.n	8019b20 <_printf_common+0xa4>
 8019b52:	3601      	adds	r6, #1
 8019b54:	e7d9      	b.n	8019b0a <_printf_common+0x8e>
	...

08019b58 <_printf_i>:
 8019b58:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8019b5c:	7e0f      	ldrb	r7, [r1, #24]
 8019b5e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8019b60:	2f78      	cmp	r7, #120	@ 0x78
 8019b62:	4691      	mov	r9, r2
 8019b64:	4680      	mov	r8, r0
 8019b66:	460c      	mov	r4, r1
 8019b68:	469a      	mov	sl, r3
 8019b6a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8019b6e:	d807      	bhi.n	8019b80 <_printf_i+0x28>
 8019b70:	2f62      	cmp	r7, #98	@ 0x62
 8019b72:	d80a      	bhi.n	8019b8a <_printf_i+0x32>
 8019b74:	2f00      	cmp	r7, #0
 8019b76:	f000 80d2 	beq.w	8019d1e <_printf_i+0x1c6>
 8019b7a:	2f58      	cmp	r7, #88	@ 0x58
 8019b7c:	f000 80b9 	beq.w	8019cf2 <_printf_i+0x19a>
 8019b80:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8019b84:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8019b88:	e03a      	b.n	8019c00 <_printf_i+0xa8>
 8019b8a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8019b8e:	2b15      	cmp	r3, #21
 8019b90:	d8f6      	bhi.n	8019b80 <_printf_i+0x28>
 8019b92:	a101      	add	r1, pc, #4	@ (adr r1, 8019b98 <_printf_i+0x40>)
 8019b94:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8019b98:	08019bf1 	.word	0x08019bf1
 8019b9c:	08019c05 	.word	0x08019c05
 8019ba0:	08019b81 	.word	0x08019b81
 8019ba4:	08019b81 	.word	0x08019b81
 8019ba8:	08019b81 	.word	0x08019b81
 8019bac:	08019b81 	.word	0x08019b81
 8019bb0:	08019c05 	.word	0x08019c05
 8019bb4:	08019b81 	.word	0x08019b81
 8019bb8:	08019b81 	.word	0x08019b81
 8019bbc:	08019b81 	.word	0x08019b81
 8019bc0:	08019b81 	.word	0x08019b81
 8019bc4:	08019d05 	.word	0x08019d05
 8019bc8:	08019c2f 	.word	0x08019c2f
 8019bcc:	08019cbf 	.word	0x08019cbf
 8019bd0:	08019b81 	.word	0x08019b81
 8019bd4:	08019b81 	.word	0x08019b81
 8019bd8:	08019d27 	.word	0x08019d27
 8019bdc:	08019b81 	.word	0x08019b81
 8019be0:	08019c2f 	.word	0x08019c2f
 8019be4:	08019b81 	.word	0x08019b81
 8019be8:	08019b81 	.word	0x08019b81
 8019bec:	08019cc7 	.word	0x08019cc7
 8019bf0:	6833      	ldr	r3, [r6, #0]
 8019bf2:	1d1a      	adds	r2, r3, #4
 8019bf4:	681b      	ldr	r3, [r3, #0]
 8019bf6:	6032      	str	r2, [r6, #0]
 8019bf8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8019bfc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8019c00:	2301      	movs	r3, #1
 8019c02:	e09d      	b.n	8019d40 <_printf_i+0x1e8>
 8019c04:	6833      	ldr	r3, [r6, #0]
 8019c06:	6820      	ldr	r0, [r4, #0]
 8019c08:	1d19      	adds	r1, r3, #4
 8019c0a:	6031      	str	r1, [r6, #0]
 8019c0c:	0606      	lsls	r6, r0, #24
 8019c0e:	d501      	bpl.n	8019c14 <_printf_i+0xbc>
 8019c10:	681d      	ldr	r5, [r3, #0]
 8019c12:	e003      	b.n	8019c1c <_printf_i+0xc4>
 8019c14:	0645      	lsls	r5, r0, #25
 8019c16:	d5fb      	bpl.n	8019c10 <_printf_i+0xb8>
 8019c18:	f9b3 5000 	ldrsh.w	r5, [r3]
 8019c1c:	2d00      	cmp	r5, #0
 8019c1e:	da03      	bge.n	8019c28 <_printf_i+0xd0>
 8019c20:	232d      	movs	r3, #45	@ 0x2d
 8019c22:	426d      	negs	r5, r5
 8019c24:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8019c28:	4859      	ldr	r0, [pc, #356]	@ (8019d90 <_printf_i+0x238>)
 8019c2a:	230a      	movs	r3, #10
 8019c2c:	e011      	b.n	8019c52 <_printf_i+0xfa>
 8019c2e:	6821      	ldr	r1, [r4, #0]
 8019c30:	6833      	ldr	r3, [r6, #0]
 8019c32:	0608      	lsls	r0, r1, #24
 8019c34:	f853 5b04 	ldr.w	r5, [r3], #4
 8019c38:	d402      	bmi.n	8019c40 <_printf_i+0xe8>
 8019c3a:	0649      	lsls	r1, r1, #25
 8019c3c:	bf48      	it	mi
 8019c3e:	b2ad      	uxthmi	r5, r5
 8019c40:	2f6f      	cmp	r7, #111	@ 0x6f
 8019c42:	4853      	ldr	r0, [pc, #332]	@ (8019d90 <_printf_i+0x238>)
 8019c44:	6033      	str	r3, [r6, #0]
 8019c46:	bf14      	ite	ne
 8019c48:	230a      	movne	r3, #10
 8019c4a:	2308      	moveq	r3, #8
 8019c4c:	2100      	movs	r1, #0
 8019c4e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8019c52:	6866      	ldr	r6, [r4, #4]
 8019c54:	60a6      	str	r6, [r4, #8]
 8019c56:	2e00      	cmp	r6, #0
 8019c58:	bfa2      	ittt	ge
 8019c5a:	6821      	ldrge	r1, [r4, #0]
 8019c5c:	f021 0104 	bicge.w	r1, r1, #4
 8019c60:	6021      	strge	r1, [r4, #0]
 8019c62:	b90d      	cbnz	r5, 8019c68 <_printf_i+0x110>
 8019c64:	2e00      	cmp	r6, #0
 8019c66:	d04b      	beq.n	8019d00 <_printf_i+0x1a8>
 8019c68:	4616      	mov	r6, r2
 8019c6a:	fbb5 f1f3 	udiv	r1, r5, r3
 8019c6e:	fb03 5711 	mls	r7, r3, r1, r5
 8019c72:	5dc7      	ldrb	r7, [r0, r7]
 8019c74:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8019c78:	462f      	mov	r7, r5
 8019c7a:	42bb      	cmp	r3, r7
 8019c7c:	460d      	mov	r5, r1
 8019c7e:	d9f4      	bls.n	8019c6a <_printf_i+0x112>
 8019c80:	2b08      	cmp	r3, #8
 8019c82:	d10b      	bne.n	8019c9c <_printf_i+0x144>
 8019c84:	6823      	ldr	r3, [r4, #0]
 8019c86:	07df      	lsls	r7, r3, #31
 8019c88:	d508      	bpl.n	8019c9c <_printf_i+0x144>
 8019c8a:	6923      	ldr	r3, [r4, #16]
 8019c8c:	6861      	ldr	r1, [r4, #4]
 8019c8e:	4299      	cmp	r1, r3
 8019c90:	bfde      	ittt	le
 8019c92:	2330      	movle	r3, #48	@ 0x30
 8019c94:	f806 3c01 	strble.w	r3, [r6, #-1]
 8019c98:	f106 36ff 	addle.w	r6, r6, #4294967295
 8019c9c:	1b92      	subs	r2, r2, r6
 8019c9e:	6122      	str	r2, [r4, #16]
 8019ca0:	f8cd a000 	str.w	sl, [sp]
 8019ca4:	464b      	mov	r3, r9
 8019ca6:	aa03      	add	r2, sp, #12
 8019ca8:	4621      	mov	r1, r4
 8019caa:	4640      	mov	r0, r8
 8019cac:	f7ff fee6 	bl	8019a7c <_printf_common>
 8019cb0:	3001      	adds	r0, #1
 8019cb2:	d14a      	bne.n	8019d4a <_printf_i+0x1f2>
 8019cb4:	f04f 30ff 	mov.w	r0, #4294967295
 8019cb8:	b004      	add	sp, #16
 8019cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019cbe:	6823      	ldr	r3, [r4, #0]
 8019cc0:	f043 0320 	orr.w	r3, r3, #32
 8019cc4:	6023      	str	r3, [r4, #0]
 8019cc6:	4833      	ldr	r0, [pc, #204]	@ (8019d94 <_printf_i+0x23c>)
 8019cc8:	2778      	movs	r7, #120	@ 0x78
 8019cca:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8019cce:	6823      	ldr	r3, [r4, #0]
 8019cd0:	6831      	ldr	r1, [r6, #0]
 8019cd2:	061f      	lsls	r7, r3, #24
 8019cd4:	f851 5b04 	ldr.w	r5, [r1], #4
 8019cd8:	d402      	bmi.n	8019ce0 <_printf_i+0x188>
 8019cda:	065f      	lsls	r7, r3, #25
 8019cdc:	bf48      	it	mi
 8019cde:	b2ad      	uxthmi	r5, r5
 8019ce0:	6031      	str	r1, [r6, #0]
 8019ce2:	07d9      	lsls	r1, r3, #31
 8019ce4:	bf44      	itt	mi
 8019ce6:	f043 0320 	orrmi.w	r3, r3, #32
 8019cea:	6023      	strmi	r3, [r4, #0]
 8019cec:	b11d      	cbz	r5, 8019cf6 <_printf_i+0x19e>
 8019cee:	2310      	movs	r3, #16
 8019cf0:	e7ac      	b.n	8019c4c <_printf_i+0xf4>
 8019cf2:	4827      	ldr	r0, [pc, #156]	@ (8019d90 <_printf_i+0x238>)
 8019cf4:	e7e9      	b.n	8019cca <_printf_i+0x172>
 8019cf6:	6823      	ldr	r3, [r4, #0]
 8019cf8:	f023 0320 	bic.w	r3, r3, #32
 8019cfc:	6023      	str	r3, [r4, #0]
 8019cfe:	e7f6      	b.n	8019cee <_printf_i+0x196>
 8019d00:	4616      	mov	r6, r2
 8019d02:	e7bd      	b.n	8019c80 <_printf_i+0x128>
 8019d04:	6833      	ldr	r3, [r6, #0]
 8019d06:	6825      	ldr	r5, [r4, #0]
 8019d08:	6961      	ldr	r1, [r4, #20]
 8019d0a:	1d18      	adds	r0, r3, #4
 8019d0c:	6030      	str	r0, [r6, #0]
 8019d0e:	062e      	lsls	r6, r5, #24
 8019d10:	681b      	ldr	r3, [r3, #0]
 8019d12:	d501      	bpl.n	8019d18 <_printf_i+0x1c0>
 8019d14:	6019      	str	r1, [r3, #0]
 8019d16:	e002      	b.n	8019d1e <_printf_i+0x1c6>
 8019d18:	0668      	lsls	r0, r5, #25
 8019d1a:	d5fb      	bpl.n	8019d14 <_printf_i+0x1bc>
 8019d1c:	8019      	strh	r1, [r3, #0]
 8019d1e:	2300      	movs	r3, #0
 8019d20:	6123      	str	r3, [r4, #16]
 8019d22:	4616      	mov	r6, r2
 8019d24:	e7bc      	b.n	8019ca0 <_printf_i+0x148>
 8019d26:	6833      	ldr	r3, [r6, #0]
 8019d28:	1d1a      	adds	r2, r3, #4
 8019d2a:	6032      	str	r2, [r6, #0]
 8019d2c:	681e      	ldr	r6, [r3, #0]
 8019d2e:	6862      	ldr	r2, [r4, #4]
 8019d30:	2100      	movs	r1, #0
 8019d32:	4630      	mov	r0, r6
 8019d34:	f7e6 fafc 	bl	8000330 <memchr>
 8019d38:	b108      	cbz	r0, 8019d3e <_printf_i+0x1e6>
 8019d3a:	1b80      	subs	r0, r0, r6
 8019d3c:	6060      	str	r0, [r4, #4]
 8019d3e:	6863      	ldr	r3, [r4, #4]
 8019d40:	6123      	str	r3, [r4, #16]
 8019d42:	2300      	movs	r3, #0
 8019d44:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8019d48:	e7aa      	b.n	8019ca0 <_printf_i+0x148>
 8019d4a:	6923      	ldr	r3, [r4, #16]
 8019d4c:	4632      	mov	r2, r6
 8019d4e:	4649      	mov	r1, r9
 8019d50:	4640      	mov	r0, r8
 8019d52:	47d0      	blx	sl
 8019d54:	3001      	adds	r0, #1
 8019d56:	d0ad      	beq.n	8019cb4 <_printf_i+0x15c>
 8019d58:	6823      	ldr	r3, [r4, #0]
 8019d5a:	079b      	lsls	r3, r3, #30
 8019d5c:	d413      	bmi.n	8019d86 <_printf_i+0x22e>
 8019d5e:	68e0      	ldr	r0, [r4, #12]
 8019d60:	9b03      	ldr	r3, [sp, #12]
 8019d62:	4298      	cmp	r0, r3
 8019d64:	bfb8      	it	lt
 8019d66:	4618      	movlt	r0, r3
 8019d68:	e7a6      	b.n	8019cb8 <_printf_i+0x160>
 8019d6a:	2301      	movs	r3, #1
 8019d6c:	4632      	mov	r2, r6
 8019d6e:	4649      	mov	r1, r9
 8019d70:	4640      	mov	r0, r8
 8019d72:	47d0      	blx	sl
 8019d74:	3001      	adds	r0, #1
 8019d76:	d09d      	beq.n	8019cb4 <_printf_i+0x15c>
 8019d78:	3501      	adds	r5, #1
 8019d7a:	68e3      	ldr	r3, [r4, #12]
 8019d7c:	9903      	ldr	r1, [sp, #12]
 8019d7e:	1a5b      	subs	r3, r3, r1
 8019d80:	42ab      	cmp	r3, r5
 8019d82:	dcf2      	bgt.n	8019d6a <_printf_i+0x212>
 8019d84:	e7eb      	b.n	8019d5e <_printf_i+0x206>
 8019d86:	2500      	movs	r5, #0
 8019d88:	f104 0619 	add.w	r6, r4, #25
 8019d8c:	e7f5      	b.n	8019d7a <_printf_i+0x222>
 8019d8e:	bf00      	nop
 8019d90:	0801e3eb 	.word	0x0801e3eb
 8019d94:	0801e3fc 	.word	0x0801e3fc

08019d98 <std>:
 8019d98:	2300      	movs	r3, #0
 8019d9a:	b510      	push	{r4, lr}
 8019d9c:	4604      	mov	r4, r0
 8019d9e:	e9c0 3300 	strd	r3, r3, [r0]
 8019da2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8019da6:	6083      	str	r3, [r0, #8]
 8019da8:	8181      	strh	r1, [r0, #12]
 8019daa:	6643      	str	r3, [r0, #100]	@ 0x64
 8019dac:	81c2      	strh	r2, [r0, #14]
 8019dae:	6183      	str	r3, [r0, #24]
 8019db0:	4619      	mov	r1, r3
 8019db2:	2208      	movs	r2, #8
 8019db4:	305c      	adds	r0, #92	@ 0x5c
 8019db6:	f000 f914 	bl	8019fe2 <memset>
 8019dba:	4b0d      	ldr	r3, [pc, #52]	@ (8019df0 <std+0x58>)
 8019dbc:	6263      	str	r3, [r4, #36]	@ 0x24
 8019dbe:	4b0d      	ldr	r3, [pc, #52]	@ (8019df4 <std+0x5c>)
 8019dc0:	62a3      	str	r3, [r4, #40]	@ 0x28
 8019dc2:	4b0d      	ldr	r3, [pc, #52]	@ (8019df8 <std+0x60>)
 8019dc4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8019dc6:	4b0d      	ldr	r3, [pc, #52]	@ (8019dfc <std+0x64>)
 8019dc8:	6323      	str	r3, [r4, #48]	@ 0x30
 8019dca:	4b0d      	ldr	r3, [pc, #52]	@ (8019e00 <std+0x68>)
 8019dcc:	6224      	str	r4, [r4, #32]
 8019dce:	429c      	cmp	r4, r3
 8019dd0:	d006      	beq.n	8019de0 <std+0x48>
 8019dd2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8019dd6:	4294      	cmp	r4, r2
 8019dd8:	d002      	beq.n	8019de0 <std+0x48>
 8019dda:	33d0      	adds	r3, #208	@ 0xd0
 8019ddc:	429c      	cmp	r4, r3
 8019dde:	d105      	bne.n	8019dec <std+0x54>
 8019de0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8019de4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019de8:	f000 b996 	b.w	801a118 <__retarget_lock_init_recursive>
 8019dec:	bd10      	pop	{r4, pc}
 8019dee:	bf00      	nop
 8019df0:	08019f5d 	.word	0x08019f5d
 8019df4:	08019f7f 	.word	0x08019f7f
 8019df8:	08019fb7 	.word	0x08019fb7
 8019dfc:	08019fdb 	.word	0x08019fdb
 8019e00:	2401829c 	.word	0x2401829c

08019e04 <stdio_exit_handler>:
 8019e04:	4a02      	ldr	r2, [pc, #8]	@ (8019e10 <stdio_exit_handler+0xc>)
 8019e06:	4903      	ldr	r1, [pc, #12]	@ (8019e14 <stdio_exit_handler+0x10>)
 8019e08:	4803      	ldr	r0, [pc, #12]	@ (8019e18 <stdio_exit_handler+0x14>)
 8019e0a:	f000 b869 	b.w	8019ee0 <_fwalk_sglue>
 8019e0e:	bf00      	nop
 8019e10:	24000134 	.word	0x24000134
 8019e14:	0801c2d5 	.word	0x0801c2d5
 8019e18:	240002b0 	.word	0x240002b0

08019e1c <cleanup_stdio>:
 8019e1c:	6841      	ldr	r1, [r0, #4]
 8019e1e:	4b0c      	ldr	r3, [pc, #48]	@ (8019e50 <cleanup_stdio+0x34>)
 8019e20:	4299      	cmp	r1, r3
 8019e22:	b510      	push	{r4, lr}
 8019e24:	4604      	mov	r4, r0
 8019e26:	d001      	beq.n	8019e2c <cleanup_stdio+0x10>
 8019e28:	f002 fa54 	bl	801c2d4 <_fflush_r>
 8019e2c:	68a1      	ldr	r1, [r4, #8]
 8019e2e:	4b09      	ldr	r3, [pc, #36]	@ (8019e54 <cleanup_stdio+0x38>)
 8019e30:	4299      	cmp	r1, r3
 8019e32:	d002      	beq.n	8019e3a <cleanup_stdio+0x1e>
 8019e34:	4620      	mov	r0, r4
 8019e36:	f002 fa4d 	bl	801c2d4 <_fflush_r>
 8019e3a:	68e1      	ldr	r1, [r4, #12]
 8019e3c:	4b06      	ldr	r3, [pc, #24]	@ (8019e58 <cleanup_stdio+0x3c>)
 8019e3e:	4299      	cmp	r1, r3
 8019e40:	d004      	beq.n	8019e4c <cleanup_stdio+0x30>
 8019e42:	4620      	mov	r0, r4
 8019e44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019e48:	f002 ba44 	b.w	801c2d4 <_fflush_r>
 8019e4c:	bd10      	pop	{r4, pc}
 8019e4e:	bf00      	nop
 8019e50:	2401829c 	.word	0x2401829c
 8019e54:	24018304 	.word	0x24018304
 8019e58:	2401836c 	.word	0x2401836c

08019e5c <global_stdio_init.part.0>:
 8019e5c:	b510      	push	{r4, lr}
 8019e5e:	4b0b      	ldr	r3, [pc, #44]	@ (8019e8c <global_stdio_init.part.0+0x30>)
 8019e60:	4c0b      	ldr	r4, [pc, #44]	@ (8019e90 <global_stdio_init.part.0+0x34>)
 8019e62:	4a0c      	ldr	r2, [pc, #48]	@ (8019e94 <global_stdio_init.part.0+0x38>)
 8019e64:	601a      	str	r2, [r3, #0]
 8019e66:	4620      	mov	r0, r4
 8019e68:	2200      	movs	r2, #0
 8019e6a:	2104      	movs	r1, #4
 8019e6c:	f7ff ff94 	bl	8019d98 <std>
 8019e70:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8019e74:	2201      	movs	r2, #1
 8019e76:	2109      	movs	r1, #9
 8019e78:	f7ff ff8e 	bl	8019d98 <std>
 8019e7c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8019e80:	2202      	movs	r2, #2
 8019e82:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019e86:	2112      	movs	r1, #18
 8019e88:	f7ff bf86 	b.w	8019d98 <std>
 8019e8c:	240183d4 	.word	0x240183d4
 8019e90:	2401829c 	.word	0x2401829c
 8019e94:	08019e05 	.word	0x08019e05

08019e98 <__sfp_lock_acquire>:
 8019e98:	4801      	ldr	r0, [pc, #4]	@ (8019ea0 <__sfp_lock_acquire+0x8>)
 8019e9a:	f000 b93e 	b.w	801a11a <__retarget_lock_acquire_recursive>
 8019e9e:	bf00      	nop
 8019ea0:	240183dd 	.word	0x240183dd

08019ea4 <__sfp_lock_release>:
 8019ea4:	4801      	ldr	r0, [pc, #4]	@ (8019eac <__sfp_lock_release+0x8>)
 8019ea6:	f000 b939 	b.w	801a11c <__retarget_lock_release_recursive>
 8019eaa:	bf00      	nop
 8019eac:	240183dd 	.word	0x240183dd

08019eb0 <__sinit>:
 8019eb0:	b510      	push	{r4, lr}
 8019eb2:	4604      	mov	r4, r0
 8019eb4:	f7ff fff0 	bl	8019e98 <__sfp_lock_acquire>
 8019eb8:	6a23      	ldr	r3, [r4, #32]
 8019eba:	b11b      	cbz	r3, 8019ec4 <__sinit+0x14>
 8019ebc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019ec0:	f7ff bff0 	b.w	8019ea4 <__sfp_lock_release>
 8019ec4:	4b04      	ldr	r3, [pc, #16]	@ (8019ed8 <__sinit+0x28>)
 8019ec6:	6223      	str	r3, [r4, #32]
 8019ec8:	4b04      	ldr	r3, [pc, #16]	@ (8019edc <__sinit+0x2c>)
 8019eca:	681b      	ldr	r3, [r3, #0]
 8019ecc:	2b00      	cmp	r3, #0
 8019ece:	d1f5      	bne.n	8019ebc <__sinit+0xc>
 8019ed0:	f7ff ffc4 	bl	8019e5c <global_stdio_init.part.0>
 8019ed4:	e7f2      	b.n	8019ebc <__sinit+0xc>
 8019ed6:	bf00      	nop
 8019ed8:	08019e1d 	.word	0x08019e1d
 8019edc:	240183d4 	.word	0x240183d4

08019ee0 <_fwalk_sglue>:
 8019ee0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019ee4:	4607      	mov	r7, r0
 8019ee6:	4688      	mov	r8, r1
 8019ee8:	4614      	mov	r4, r2
 8019eea:	2600      	movs	r6, #0
 8019eec:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8019ef0:	f1b9 0901 	subs.w	r9, r9, #1
 8019ef4:	d505      	bpl.n	8019f02 <_fwalk_sglue+0x22>
 8019ef6:	6824      	ldr	r4, [r4, #0]
 8019ef8:	2c00      	cmp	r4, #0
 8019efa:	d1f7      	bne.n	8019eec <_fwalk_sglue+0xc>
 8019efc:	4630      	mov	r0, r6
 8019efe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019f02:	89ab      	ldrh	r3, [r5, #12]
 8019f04:	2b01      	cmp	r3, #1
 8019f06:	d907      	bls.n	8019f18 <_fwalk_sglue+0x38>
 8019f08:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8019f0c:	3301      	adds	r3, #1
 8019f0e:	d003      	beq.n	8019f18 <_fwalk_sglue+0x38>
 8019f10:	4629      	mov	r1, r5
 8019f12:	4638      	mov	r0, r7
 8019f14:	47c0      	blx	r8
 8019f16:	4306      	orrs	r6, r0
 8019f18:	3568      	adds	r5, #104	@ 0x68
 8019f1a:	e7e9      	b.n	8019ef0 <_fwalk_sglue+0x10>

08019f1c <siprintf>:
 8019f1c:	b40e      	push	{r1, r2, r3}
 8019f1e:	b500      	push	{lr}
 8019f20:	b09c      	sub	sp, #112	@ 0x70
 8019f22:	ab1d      	add	r3, sp, #116	@ 0x74
 8019f24:	9002      	str	r0, [sp, #8]
 8019f26:	9006      	str	r0, [sp, #24]
 8019f28:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8019f2c:	4809      	ldr	r0, [pc, #36]	@ (8019f54 <siprintf+0x38>)
 8019f2e:	9107      	str	r1, [sp, #28]
 8019f30:	9104      	str	r1, [sp, #16]
 8019f32:	4909      	ldr	r1, [pc, #36]	@ (8019f58 <siprintf+0x3c>)
 8019f34:	f853 2b04 	ldr.w	r2, [r3], #4
 8019f38:	9105      	str	r1, [sp, #20]
 8019f3a:	6800      	ldr	r0, [r0, #0]
 8019f3c:	9301      	str	r3, [sp, #4]
 8019f3e:	a902      	add	r1, sp, #8
 8019f40:	f002 f848 	bl	801bfd4 <_svfiprintf_r>
 8019f44:	9b02      	ldr	r3, [sp, #8]
 8019f46:	2200      	movs	r2, #0
 8019f48:	701a      	strb	r2, [r3, #0]
 8019f4a:	b01c      	add	sp, #112	@ 0x70
 8019f4c:	f85d eb04 	ldr.w	lr, [sp], #4
 8019f50:	b003      	add	sp, #12
 8019f52:	4770      	bx	lr
 8019f54:	240002ac 	.word	0x240002ac
 8019f58:	ffff0208 	.word	0xffff0208

08019f5c <__sread>:
 8019f5c:	b510      	push	{r4, lr}
 8019f5e:	460c      	mov	r4, r1
 8019f60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019f64:	f000 f88a 	bl	801a07c <_read_r>
 8019f68:	2800      	cmp	r0, #0
 8019f6a:	bfab      	itete	ge
 8019f6c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8019f6e:	89a3      	ldrhlt	r3, [r4, #12]
 8019f70:	181b      	addge	r3, r3, r0
 8019f72:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8019f76:	bfac      	ite	ge
 8019f78:	6563      	strge	r3, [r4, #84]	@ 0x54
 8019f7a:	81a3      	strhlt	r3, [r4, #12]
 8019f7c:	bd10      	pop	{r4, pc}

08019f7e <__swrite>:
 8019f7e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019f82:	461f      	mov	r7, r3
 8019f84:	898b      	ldrh	r3, [r1, #12]
 8019f86:	05db      	lsls	r3, r3, #23
 8019f88:	4605      	mov	r5, r0
 8019f8a:	460c      	mov	r4, r1
 8019f8c:	4616      	mov	r6, r2
 8019f8e:	d505      	bpl.n	8019f9c <__swrite+0x1e>
 8019f90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019f94:	2302      	movs	r3, #2
 8019f96:	2200      	movs	r2, #0
 8019f98:	f000 f85e 	bl	801a058 <_lseek_r>
 8019f9c:	89a3      	ldrh	r3, [r4, #12]
 8019f9e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8019fa2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8019fa6:	81a3      	strh	r3, [r4, #12]
 8019fa8:	4632      	mov	r2, r6
 8019faa:	463b      	mov	r3, r7
 8019fac:	4628      	mov	r0, r5
 8019fae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8019fb2:	f000 b875 	b.w	801a0a0 <_write_r>

08019fb6 <__sseek>:
 8019fb6:	b510      	push	{r4, lr}
 8019fb8:	460c      	mov	r4, r1
 8019fba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019fbe:	f000 f84b 	bl	801a058 <_lseek_r>
 8019fc2:	1c43      	adds	r3, r0, #1
 8019fc4:	89a3      	ldrh	r3, [r4, #12]
 8019fc6:	bf15      	itete	ne
 8019fc8:	6560      	strne	r0, [r4, #84]	@ 0x54
 8019fca:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8019fce:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8019fd2:	81a3      	strheq	r3, [r4, #12]
 8019fd4:	bf18      	it	ne
 8019fd6:	81a3      	strhne	r3, [r4, #12]
 8019fd8:	bd10      	pop	{r4, pc}

08019fda <__sclose>:
 8019fda:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019fde:	f000 b82b 	b.w	801a038 <_close_r>

08019fe2 <memset>:
 8019fe2:	4402      	add	r2, r0
 8019fe4:	4603      	mov	r3, r0
 8019fe6:	4293      	cmp	r3, r2
 8019fe8:	d100      	bne.n	8019fec <memset+0xa>
 8019fea:	4770      	bx	lr
 8019fec:	f803 1b01 	strb.w	r1, [r3], #1
 8019ff0:	e7f9      	b.n	8019fe6 <memset+0x4>

08019ff2 <strchr>:
 8019ff2:	b2c9      	uxtb	r1, r1
 8019ff4:	4603      	mov	r3, r0
 8019ff6:	4618      	mov	r0, r3
 8019ff8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8019ffc:	b112      	cbz	r2, 801a004 <strchr+0x12>
 8019ffe:	428a      	cmp	r2, r1
 801a000:	d1f9      	bne.n	8019ff6 <strchr+0x4>
 801a002:	4770      	bx	lr
 801a004:	2900      	cmp	r1, #0
 801a006:	bf18      	it	ne
 801a008:	2000      	movne	r0, #0
 801a00a:	4770      	bx	lr

0801a00c <strncmp>:
 801a00c:	b510      	push	{r4, lr}
 801a00e:	b16a      	cbz	r2, 801a02c <strncmp+0x20>
 801a010:	3901      	subs	r1, #1
 801a012:	1884      	adds	r4, r0, r2
 801a014:	f810 2b01 	ldrb.w	r2, [r0], #1
 801a018:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 801a01c:	429a      	cmp	r2, r3
 801a01e:	d103      	bne.n	801a028 <strncmp+0x1c>
 801a020:	42a0      	cmp	r0, r4
 801a022:	d001      	beq.n	801a028 <strncmp+0x1c>
 801a024:	2a00      	cmp	r2, #0
 801a026:	d1f5      	bne.n	801a014 <strncmp+0x8>
 801a028:	1ad0      	subs	r0, r2, r3
 801a02a:	bd10      	pop	{r4, pc}
 801a02c:	4610      	mov	r0, r2
 801a02e:	e7fc      	b.n	801a02a <strncmp+0x1e>

0801a030 <_localeconv_r>:
 801a030:	4800      	ldr	r0, [pc, #0]	@ (801a034 <_localeconv_r+0x4>)
 801a032:	4770      	bx	lr
 801a034:	24000230 	.word	0x24000230

0801a038 <_close_r>:
 801a038:	b538      	push	{r3, r4, r5, lr}
 801a03a:	4d06      	ldr	r5, [pc, #24]	@ (801a054 <_close_r+0x1c>)
 801a03c:	2300      	movs	r3, #0
 801a03e:	4604      	mov	r4, r0
 801a040:	4608      	mov	r0, r1
 801a042:	602b      	str	r3, [r5, #0]
 801a044:	f7e8 fecc 	bl	8002de0 <_close>
 801a048:	1c43      	adds	r3, r0, #1
 801a04a:	d102      	bne.n	801a052 <_close_r+0x1a>
 801a04c:	682b      	ldr	r3, [r5, #0]
 801a04e:	b103      	cbz	r3, 801a052 <_close_r+0x1a>
 801a050:	6023      	str	r3, [r4, #0]
 801a052:	bd38      	pop	{r3, r4, r5, pc}
 801a054:	240183d8 	.word	0x240183d8

0801a058 <_lseek_r>:
 801a058:	b538      	push	{r3, r4, r5, lr}
 801a05a:	4d07      	ldr	r5, [pc, #28]	@ (801a078 <_lseek_r+0x20>)
 801a05c:	4604      	mov	r4, r0
 801a05e:	4608      	mov	r0, r1
 801a060:	4611      	mov	r1, r2
 801a062:	2200      	movs	r2, #0
 801a064:	602a      	str	r2, [r5, #0]
 801a066:	461a      	mov	r2, r3
 801a068:	f7e8 fee1 	bl	8002e2e <_lseek>
 801a06c:	1c43      	adds	r3, r0, #1
 801a06e:	d102      	bne.n	801a076 <_lseek_r+0x1e>
 801a070:	682b      	ldr	r3, [r5, #0]
 801a072:	b103      	cbz	r3, 801a076 <_lseek_r+0x1e>
 801a074:	6023      	str	r3, [r4, #0]
 801a076:	bd38      	pop	{r3, r4, r5, pc}
 801a078:	240183d8 	.word	0x240183d8

0801a07c <_read_r>:
 801a07c:	b538      	push	{r3, r4, r5, lr}
 801a07e:	4d07      	ldr	r5, [pc, #28]	@ (801a09c <_read_r+0x20>)
 801a080:	4604      	mov	r4, r0
 801a082:	4608      	mov	r0, r1
 801a084:	4611      	mov	r1, r2
 801a086:	2200      	movs	r2, #0
 801a088:	602a      	str	r2, [r5, #0]
 801a08a:	461a      	mov	r2, r3
 801a08c:	f7e8 fe6f 	bl	8002d6e <_read>
 801a090:	1c43      	adds	r3, r0, #1
 801a092:	d102      	bne.n	801a09a <_read_r+0x1e>
 801a094:	682b      	ldr	r3, [r5, #0]
 801a096:	b103      	cbz	r3, 801a09a <_read_r+0x1e>
 801a098:	6023      	str	r3, [r4, #0]
 801a09a:	bd38      	pop	{r3, r4, r5, pc}
 801a09c:	240183d8 	.word	0x240183d8

0801a0a0 <_write_r>:
 801a0a0:	b538      	push	{r3, r4, r5, lr}
 801a0a2:	4d07      	ldr	r5, [pc, #28]	@ (801a0c0 <_write_r+0x20>)
 801a0a4:	4604      	mov	r4, r0
 801a0a6:	4608      	mov	r0, r1
 801a0a8:	4611      	mov	r1, r2
 801a0aa:	2200      	movs	r2, #0
 801a0ac:	602a      	str	r2, [r5, #0]
 801a0ae:	461a      	mov	r2, r3
 801a0b0:	f7e8 fe7a 	bl	8002da8 <_write>
 801a0b4:	1c43      	adds	r3, r0, #1
 801a0b6:	d102      	bne.n	801a0be <_write_r+0x1e>
 801a0b8:	682b      	ldr	r3, [r5, #0]
 801a0ba:	b103      	cbz	r3, 801a0be <_write_r+0x1e>
 801a0bc:	6023      	str	r3, [r4, #0]
 801a0be:	bd38      	pop	{r3, r4, r5, pc}
 801a0c0:	240183d8 	.word	0x240183d8

0801a0c4 <__errno>:
 801a0c4:	4b01      	ldr	r3, [pc, #4]	@ (801a0cc <__errno+0x8>)
 801a0c6:	6818      	ldr	r0, [r3, #0]
 801a0c8:	4770      	bx	lr
 801a0ca:	bf00      	nop
 801a0cc:	240002ac 	.word	0x240002ac

0801a0d0 <__libc_init_array>:
 801a0d0:	b570      	push	{r4, r5, r6, lr}
 801a0d2:	4d0d      	ldr	r5, [pc, #52]	@ (801a108 <__libc_init_array+0x38>)
 801a0d4:	4c0d      	ldr	r4, [pc, #52]	@ (801a10c <__libc_init_array+0x3c>)
 801a0d6:	1b64      	subs	r4, r4, r5
 801a0d8:	10a4      	asrs	r4, r4, #2
 801a0da:	2600      	movs	r6, #0
 801a0dc:	42a6      	cmp	r6, r4
 801a0de:	d109      	bne.n	801a0f4 <__libc_init_array+0x24>
 801a0e0:	4d0b      	ldr	r5, [pc, #44]	@ (801a110 <__libc_init_array+0x40>)
 801a0e2:	4c0c      	ldr	r4, [pc, #48]	@ (801a114 <__libc_init_array+0x44>)
 801a0e4:	f003 fb18 	bl	801d718 <_init>
 801a0e8:	1b64      	subs	r4, r4, r5
 801a0ea:	10a4      	asrs	r4, r4, #2
 801a0ec:	2600      	movs	r6, #0
 801a0ee:	42a6      	cmp	r6, r4
 801a0f0:	d105      	bne.n	801a0fe <__libc_init_array+0x2e>
 801a0f2:	bd70      	pop	{r4, r5, r6, pc}
 801a0f4:	f855 3b04 	ldr.w	r3, [r5], #4
 801a0f8:	4798      	blx	r3
 801a0fa:	3601      	adds	r6, #1
 801a0fc:	e7ee      	b.n	801a0dc <__libc_init_array+0xc>
 801a0fe:	f855 3b04 	ldr.w	r3, [r5], #4
 801a102:	4798      	blx	r3
 801a104:	3601      	adds	r6, #1
 801a106:	e7f2      	b.n	801a0ee <__libc_init_array+0x1e>
 801a108:	0801e9c8 	.word	0x0801e9c8
 801a10c:	0801e9c8 	.word	0x0801e9c8
 801a110:	0801e9c8 	.word	0x0801e9c8
 801a114:	0801e9cc 	.word	0x0801e9cc

0801a118 <__retarget_lock_init_recursive>:
 801a118:	4770      	bx	lr

0801a11a <__retarget_lock_acquire_recursive>:
 801a11a:	4770      	bx	lr

0801a11c <__retarget_lock_release_recursive>:
 801a11c:	4770      	bx	lr

0801a11e <memcpy>:
 801a11e:	440a      	add	r2, r1
 801a120:	4291      	cmp	r1, r2
 801a122:	f100 33ff 	add.w	r3, r0, #4294967295
 801a126:	d100      	bne.n	801a12a <memcpy+0xc>
 801a128:	4770      	bx	lr
 801a12a:	b510      	push	{r4, lr}
 801a12c:	f811 4b01 	ldrb.w	r4, [r1], #1
 801a130:	f803 4f01 	strb.w	r4, [r3, #1]!
 801a134:	4291      	cmp	r1, r2
 801a136:	d1f9      	bne.n	801a12c <memcpy+0xe>
 801a138:	bd10      	pop	{r4, pc}
 801a13a:	0000      	movs	r0, r0
 801a13c:	0000      	movs	r0, r0
	...

0801a140 <nan>:
 801a140:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 801a148 <nan+0x8>
 801a144:	4770      	bx	lr
 801a146:	bf00      	nop
 801a148:	00000000 	.word	0x00000000
 801a14c:	7ff80000 	.word	0x7ff80000

0801a150 <quorem>:
 801a150:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a154:	6903      	ldr	r3, [r0, #16]
 801a156:	690c      	ldr	r4, [r1, #16]
 801a158:	42a3      	cmp	r3, r4
 801a15a:	4607      	mov	r7, r0
 801a15c:	db7e      	blt.n	801a25c <quorem+0x10c>
 801a15e:	3c01      	subs	r4, #1
 801a160:	f101 0814 	add.w	r8, r1, #20
 801a164:	00a3      	lsls	r3, r4, #2
 801a166:	f100 0514 	add.w	r5, r0, #20
 801a16a:	9300      	str	r3, [sp, #0]
 801a16c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801a170:	9301      	str	r3, [sp, #4]
 801a172:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801a176:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801a17a:	3301      	adds	r3, #1
 801a17c:	429a      	cmp	r2, r3
 801a17e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801a182:	fbb2 f6f3 	udiv	r6, r2, r3
 801a186:	d32e      	bcc.n	801a1e6 <quorem+0x96>
 801a188:	f04f 0a00 	mov.w	sl, #0
 801a18c:	46c4      	mov	ip, r8
 801a18e:	46ae      	mov	lr, r5
 801a190:	46d3      	mov	fp, sl
 801a192:	f85c 3b04 	ldr.w	r3, [ip], #4
 801a196:	b298      	uxth	r0, r3
 801a198:	fb06 a000 	mla	r0, r6, r0, sl
 801a19c:	0c02      	lsrs	r2, r0, #16
 801a19e:	0c1b      	lsrs	r3, r3, #16
 801a1a0:	fb06 2303 	mla	r3, r6, r3, r2
 801a1a4:	f8de 2000 	ldr.w	r2, [lr]
 801a1a8:	b280      	uxth	r0, r0
 801a1aa:	b292      	uxth	r2, r2
 801a1ac:	1a12      	subs	r2, r2, r0
 801a1ae:	445a      	add	r2, fp
 801a1b0:	f8de 0000 	ldr.w	r0, [lr]
 801a1b4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801a1b8:	b29b      	uxth	r3, r3
 801a1ba:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 801a1be:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 801a1c2:	b292      	uxth	r2, r2
 801a1c4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801a1c8:	45e1      	cmp	r9, ip
 801a1ca:	f84e 2b04 	str.w	r2, [lr], #4
 801a1ce:	ea4f 4b23 	mov.w	fp, r3, asr #16
 801a1d2:	d2de      	bcs.n	801a192 <quorem+0x42>
 801a1d4:	9b00      	ldr	r3, [sp, #0]
 801a1d6:	58eb      	ldr	r3, [r5, r3]
 801a1d8:	b92b      	cbnz	r3, 801a1e6 <quorem+0x96>
 801a1da:	9b01      	ldr	r3, [sp, #4]
 801a1dc:	3b04      	subs	r3, #4
 801a1de:	429d      	cmp	r5, r3
 801a1e0:	461a      	mov	r2, r3
 801a1e2:	d32f      	bcc.n	801a244 <quorem+0xf4>
 801a1e4:	613c      	str	r4, [r7, #16]
 801a1e6:	4638      	mov	r0, r7
 801a1e8:	f001 fca0 	bl	801bb2c <__mcmp>
 801a1ec:	2800      	cmp	r0, #0
 801a1ee:	db25      	blt.n	801a23c <quorem+0xec>
 801a1f0:	4629      	mov	r1, r5
 801a1f2:	2000      	movs	r0, #0
 801a1f4:	f858 2b04 	ldr.w	r2, [r8], #4
 801a1f8:	f8d1 c000 	ldr.w	ip, [r1]
 801a1fc:	fa1f fe82 	uxth.w	lr, r2
 801a200:	fa1f f38c 	uxth.w	r3, ip
 801a204:	eba3 030e 	sub.w	r3, r3, lr
 801a208:	4403      	add	r3, r0
 801a20a:	0c12      	lsrs	r2, r2, #16
 801a20c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 801a210:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801a214:	b29b      	uxth	r3, r3
 801a216:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801a21a:	45c1      	cmp	r9, r8
 801a21c:	f841 3b04 	str.w	r3, [r1], #4
 801a220:	ea4f 4022 	mov.w	r0, r2, asr #16
 801a224:	d2e6      	bcs.n	801a1f4 <quorem+0xa4>
 801a226:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801a22a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801a22e:	b922      	cbnz	r2, 801a23a <quorem+0xea>
 801a230:	3b04      	subs	r3, #4
 801a232:	429d      	cmp	r5, r3
 801a234:	461a      	mov	r2, r3
 801a236:	d30b      	bcc.n	801a250 <quorem+0x100>
 801a238:	613c      	str	r4, [r7, #16]
 801a23a:	3601      	adds	r6, #1
 801a23c:	4630      	mov	r0, r6
 801a23e:	b003      	add	sp, #12
 801a240:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a244:	6812      	ldr	r2, [r2, #0]
 801a246:	3b04      	subs	r3, #4
 801a248:	2a00      	cmp	r2, #0
 801a24a:	d1cb      	bne.n	801a1e4 <quorem+0x94>
 801a24c:	3c01      	subs	r4, #1
 801a24e:	e7c6      	b.n	801a1de <quorem+0x8e>
 801a250:	6812      	ldr	r2, [r2, #0]
 801a252:	3b04      	subs	r3, #4
 801a254:	2a00      	cmp	r2, #0
 801a256:	d1ef      	bne.n	801a238 <quorem+0xe8>
 801a258:	3c01      	subs	r4, #1
 801a25a:	e7ea      	b.n	801a232 <quorem+0xe2>
 801a25c:	2000      	movs	r0, #0
 801a25e:	e7ee      	b.n	801a23e <quorem+0xee>

0801a260 <_dtoa_r>:
 801a260:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a264:	ed2d 8b02 	vpush	{d8}
 801a268:	69c7      	ldr	r7, [r0, #28]
 801a26a:	b091      	sub	sp, #68	@ 0x44
 801a26c:	ed8d 0b02 	vstr	d0, [sp, #8]
 801a270:	ec55 4b10 	vmov	r4, r5, d0
 801a274:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 801a276:	9107      	str	r1, [sp, #28]
 801a278:	4681      	mov	r9, r0
 801a27a:	9209      	str	r2, [sp, #36]	@ 0x24
 801a27c:	930d      	str	r3, [sp, #52]	@ 0x34
 801a27e:	b97f      	cbnz	r7, 801a2a0 <_dtoa_r+0x40>
 801a280:	2010      	movs	r0, #16
 801a282:	f001 f8c7 	bl	801b414 <malloc>
 801a286:	4602      	mov	r2, r0
 801a288:	f8c9 001c 	str.w	r0, [r9, #28]
 801a28c:	b920      	cbnz	r0, 801a298 <_dtoa_r+0x38>
 801a28e:	4ba0      	ldr	r3, [pc, #640]	@ (801a510 <_dtoa_r+0x2b0>)
 801a290:	21ef      	movs	r1, #239	@ 0xef
 801a292:	48a0      	ldr	r0, [pc, #640]	@ (801a514 <_dtoa_r+0x2b4>)
 801a294:	f002 f870 	bl	801c378 <__assert_func>
 801a298:	e9c0 7701 	strd	r7, r7, [r0, #4]
 801a29c:	6007      	str	r7, [r0, #0]
 801a29e:	60c7      	str	r7, [r0, #12]
 801a2a0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801a2a4:	6819      	ldr	r1, [r3, #0]
 801a2a6:	b159      	cbz	r1, 801a2c0 <_dtoa_r+0x60>
 801a2a8:	685a      	ldr	r2, [r3, #4]
 801a2aa:	604a      	str	r2, [r1, #4]
 801a2ac:	2301      	movs	r3, #1
 801a2ae:	4093      	lsls	r3, r2
 801a2b0:	608b      	str	r3, [r1, #8]
 801a2b2:	4648      	mov	r0, r9
 801a2b4:	f001 f9b6 	bl	801b624 <_Bfree>
 801a2b8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801a2bc:	2200      	movs	r2, #0
 801a2be:	601a      	str	r2, [r3, #0]
 801a2c0:	1e2b      	subs	r3, r5, #0
 801a2c2:	bfbb      	ittet	lt
 801a2c4:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 801a2c8:	9303      	strlt	r3, [sp, #12]
 801a2ca:	2300      	movge	r3, #0
 801a2cc:	2201      	movlt	r2, #1
 801a2ce:	bfac      	ite	ge
 801a2d0:	6033      	strge	r3, [r6, #0]
 801a2d2:	6032      	strlt	r2, [r6, #0]
 801a2d4:	4b90      	ldr	r3, [pc, #576]	@ (801a518 <_dtoa_r+0x2b8>)
 801a2d6:	9e03      	ldr	r6, [sp, #12]
 801a2d8:	43b3      	bics	r3, r6
 801a2da:	d110      	bne.n	801a2fe <_dtoa_r+0x9e>
 801a2dc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801a2de:	f242 730f 	movw	r3, #9999	@ 0x270f
 801a2e2:	6013      	str	r3, [r2, #0]
 801a2e4:	f3c6 0313 	ubfx	r3, r6, #0, #20
 801a2e8:	4323      	orrs	r3, r4
 801a2ea:	f000 84de 	beq.w	801acaa <_dtoa_r+0xa4a>
 801a2ee:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801a2f0:	4f8a      	ldr	r7, [pc, #552]	@ (801a51c <_dtoa_r+0x2bc>)
 801a2f2:	2b00      	cmp	r3, #0
 801a2f4:	f000 84e0 	beq.w	801acb8 <_dtoa_r+0xa58>
 801a2f8:	1cfb      	adds	r3, r7, #3
 801a2fa:	f000 bcdb 	b.w	801acb4 <_dtoa_r+0xa54>
 801a2fe:	ed9d 8b02 	vldr	d8, [sp, #8]
 801a302:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801a306:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a30a:	d10a      	bne.n	801a322 <_dtoa_r+0xc2>
 801a30c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801a30e:	2301      	movs	r3, #1
 801a310:	6013      	str	r3, [r2, #0]
 801a312:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801a314:	b113      	cbz	r3, 801a31c <_dtoa_r+0xbc>
 801a316:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 801a318:	4b81      	ldr	r3, [pc, #516]	@ (801a520 <_dtoa_r+0x2c0>)
 801a31a:	6013      	str	r3, [r2, #0]
 801a31c:	4f81      	ldr	r7, [pc, #516]	@ (801a524 <_dtoa_r+0x2c4>)
 801a31e:	f000 bccb 	b.w	801acb8 <_dtoa_r+0xa58>
 801a322:	aa0e      	add	r2, sp, #56	@ 0x38
 801a324:	a90f      	add	r1, sp, #60	@ 0x3c
 801a326:	4648      	mov	r0, r9
 801a328:	eeb0 0b48 	vmov.f64	d0, d8
 801a32c:	f001 fd1e 	bl	801bd6c <__d2b>
 801a330:	f3c6 530a 	ubfx	r3, r6, #20, #11
 801a334:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801a336:	9001      	str	r0, [sp, #4]
 801a338:	2b00      	cmp	r3, #0
 801a33a:	d045      	beq.n	801a3c8 <_dtoa_r+0x168>
 801a33c:	eeb0 7b48 	vmov.f64	d7, d8
 801a340:	ee18 1a90 	vmov	r1, s17
 801a344:	f3c1 0113 	ubfx	r1, r1, #0, #20
 801a348:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 801a34c:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 801a350:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 801a354:	2500      	movs	r5, #0
 801a356:	ee07 1a90 	vmov	s15, r1
 801a35a:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 801a35e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 801a4f8 <_dtoa_r+0x298>
 801a362:	ee37 7b46 	vsub.f64	d7, d7, d6
 801a366:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 801a500 <_dtoa_r+0x2a0>
 801a36a:	eea7 6b05 	vfma.f64	d6, d7, d5
 801a36e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 801a508 <_dtoa_r+0x2a8>
 801a372:	ee07 3a90 	vmov	s15, r3
 801a376:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 801a37a:	eeb0 7b46 	vmov.f64	d7, d6
 801a37e:	eea4 7b05 	vfma.f64	d7, d4, d5
 801a382:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 801a386:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 801a38a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a38e:	ee16 8a90 	vmov	r8, s13
 801a392:	d508      	bpl.n	801a3a6 <_dtoa_r+0x146>
 801a394:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 801a398:	eeb4 6b47 	vcmp.f64	d6, d7
 801a39c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a3a0:	bf18      	it	ne
 801a3a2:	f108 38ff 	addne.w	r8, r8, #4294967295
 801a3a6:	f1b8 0f16 	cmp.w	r8, #22
 801a3aa:	d82b      	bhi.n	801a404 <_dtoa_r+0x1a4>
 801a3ac:	495e      	ldr	r1, [pc, #376]	@ (801a528 <_dtoa_r+0x2c8>)
 801a3ae:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 801a3b2:	ed91 7b00 	vldr	d7, [r1]
 801a3b6:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801a3ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a3be:	d501      	bpl.n	801a3c4 <_dtoa_r+0x164>
 801a3c0:	f108 38ff 	add.w	r8, r8, #4294967295
 801a3c4:	2100      	movs	r1, #0
 801a3c6:	e01e      	b.n	801a406 <_dtoa_r+0x1a6>
 801a3c8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801a3ca:	4413      	add	r3, r2
 801a3cc:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 801a3d0:	2920      	cmp	r1, #32
 801a3d2:	bfc1      	itttt	gt
 801a3d4:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 801a3d8:	408e      	lslgt	r6, r1
 801a3da:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 801a3de:	fa24 f101 	lsrgt.w	r1, r4, r1
 801a3e2:	bfd6      	itet	le
 801a3e4:	f1c1 0120 	rsble	r1, r1, #32
 801a3e8:	4331      	orrgt	r1, r6
 801a3ea:	fa04 f101 	lslle.w	r1, r4, r1
 801a3ee:	ee07 1a90 	vmov	s15, r1
 801a3f2:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801a3f6:	3b01      	subs	r3, #1
 801a3f8:	ee17 1a90 	vmov	r1, s15
 801a3fc:	2501      	movs	r5, #1
 801a3fe:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 801a402:	e7a8      	b.n	801a356 <_dtoa_r+0xf6>
 801a404:	2101      	movs	r1, #1
 801a406:	1ad2      	subs	r2, r2, r3
 801a408:	1e53      	subs	r3, r2, #1
 801a40a:	9306      	str	r3, [sp, #24]
 801a40c:	bf45      	ittet	mi
 801a40e:	f1c2 0301 	rsbmi	r3, r2, #1
 801a412:	9305      	strmi	r3, [sp, #20]
 801a414:	2300      	movpl	r3, #0
 801a416:	2300      	movmi	r3, #0
 801a418:	bf4c      	ite	mi
 801a41a:	9306      	strmi	r3, [sp, #24]
 801a41c:	9305      	strpl	r3, [sp, #20]
 801a41e:	f1b8 0f00 	cmp.w	r8, #0
 801a422:	910c      	str	r1, [sp, #48]	@ 0x30
 801a424:	db18      	blt.n	801a458 <_dtoa_r+0x1f8>
 801a426:	9b06      	ldr	r3, [sp, #24]
 801a428:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 801a42c:	4443      	add	r3, r8
 801a42e:	9306      	str	r3, [sp, #24]
 801a430:	2300      	movs	r3, #0
 801a432:	9a07      	ldr	r2, [sp, #28]
 801a434:	2a09      	cmp	r2, #9
 801a436:	d849      	bhi.n	801a4cc <_dtoa_r+0x26c>
 801a438:	2a05      	cmp	r2, #5
 801a43a:	bfc4      	itt	gt
 801a43c:	3a04      	subgt	r2, #4
 801a43e:	9207      	strgt	r2, [sp, #28]
 801a440:	9a07      	ldr	r2, [sp, #28]
 801a442:	f1a2 0202 	sub.w	r2, r2, #2
 801a446:	bfcc      	ite	gt
 801a448:	2400      	movgt	r4, #0
 801a44a:	2401      	movle	r4, #1
 801a44c:	2a03      	cmp	r2, #3
 801a44e:	d848      	bhi.n	801a4e2 <_dtoa_r+0x282>
 801a450:	e8df f002 	tbb	[pc, r2]
 801a454:	3a2c2e0b 	.word	0x3a2c2e0b
 801a458:	9b05      	ldr	r3, [sp, #20]
 801a45a:	2200      	movs	r2, #0
 801a45c:	eba3 0308 	sub.w	r3, r3, r8
 801a460:	9305      	str	r3, [sp, #20]
 801a462:	920a      	str	r2, [sp, #40]	@ 0x28
 801a464:	f1c8 0300 	rsb	r3, r8, #0
 801a468:	e7e3      	b.n	801a432 <_dtoa_r+0x1d2>
 801a46a:	2200      	movs	r2, #0
 801a46c:	9208      	str	r2, [sp, #32]
 801a46e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801a470:	2a00      	cmp	r2, #0
 801a472:	dc39      	bgt.n	801a4e8 <_dtoa_r+0x288>
 801a474:	f04f 0b01 	mov.w	fp, #1
 801a478:	46da      	mov	sl, fp
 801a47a:	465a      	mov	r2, fp
 801a47c:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 801a480:	f8d9 701c 	ldr.w	r7, [r9, #28]
 801a484:	2100      	movs	r1, #0
 801a486:	2004      	movs	r0, #4
 801a488:	f100 0614 	add.w	r6, r0, #20
 801a48c:	4296      	cmp	r6, r2
 801a48e:	d930      	bls.n	801a4f2 <_dtoa_r+0x292>
 801a490:	6079      	str	r1, [r7, #4]
 801a492:	4648      	mov	r0, r9
 801a494:	9304      	str	r3, [sp, #16]
 801a496:	f001 f885 	bl	801b5a4 <_Balloc>
 801a49a:	9b04      	ldr	r3, [sp, #16]
 801a49c:	4607      	mov	r7, r0
 801a49e:	2800      	cmp	r0, #0
 801a4a0:	d146      	bne.n	801a530 <_dtoa_r+0x2d0>
 801a4a2:	4b22      	ldr	r3, [pc, #136]	@ (801a52c <_dtoa_r+0x2cc>)
 801a4a4:	4602      	mov	r2, r0
 801a4a6:	f240 11af 	movw	r1, #431	@ 0x1af
 801a4aa:	e6f2      	b.n	801a292 <_dtoa_r+0x32>
 801a4ac:	2201      	movs	r2, #1
 801a4ae:	e7dd      	b.n	801a46c <_dtoa_r+0x20c>
 801a4b0:	2200      	movs	r2, #0
 801a4b2:	9208      	str	r2, [sp, #32]
 801a4b4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801a4b6:	eb08 0b02 	add.w	fp, r8, r2
 801a4ba:	f10b 0a01 	add.w	sl, fp, #1
 801a4be:	4652      	mov	r2, sl
 801a4c0:	2a01      	cmp	r2, #1
 801a4c2:	bfb8      	it	lt
 801a4c4:	2201      	movlt	r2, #1
 801a4c6:	e7db      	b.n	801a480 <_dtoa_r+0x220>
 801a4c8:	2201      	movs	r2, #1
 801a4ca:	e7f2      	b.n	801a4b2 <_dtoa_r+0x252>
 801a4cc:	2401      	movs	r4, #1
 801a4ce:	2200      	movs	r2, #0
 801a4d0:	e9cd 2407 	strd	r2, r4, [sp, #28]
 801a4d4:	f04f 3bff 	mov.w	fp, #4294967295
 801a4d8:	2100      	movs	r1, #0
 801a4da:	46da      	mov	sl, fp
 801a4dc:	2212      	movs	r2, #18
 801a4de:	9109      	str	r1, [sp, #36]	@ 0x24
 801a4e0:	e7ce      	b.n	801a480 <_dtoa_r+0x220>
 801a4e2:	2201      	movs	r2, #1
 801a4e4:	9208      	str	r2, [sp, #32]
 801a4e6:	e7f5      	b.n	801a4d4 <_dtoa_r+0x274>
 801a4e8:	f8dd b024 	ldr.w	fp, [sp, #36]	@ 0x24
 801a4ec:	46da      	mov	sl, fp
 801a4ee:	465a      	mov	r2, fp
 801a4f0:	e7c6      	b.n	801a480 <_dtoa_r+0x220>
 801a4f2:	3101      	adds	r1, #1
 801a4f4:	0040      	lsls	r0, r0, #1
 801a4f6:	e7c7      	b.n	801a488 <_dtoa_r+0x228>
 801a4f8:	636f4361 	.word	0x636f4361
 801a4fc:	3fd287a7 	.word	0x3fd287a7
 801a500:	8b60c8b3 	.word	0x8b60c8b3
 801a504:	3fc68a28 	.word	0x3fc68a28
 801a508:	509f79fb 	.word	0x509f79fb
 801a50c:	3fd34413 	.word	0x3fd34413
 801a510:	0801e422 	.word	0x0801e422
 801a514:	0801e439 	.word	0x0801e439
 801a518:	7ff00000 	.word	0x7ff00000
 801a51c:	0801e41e 	.word	0x0801e41e
 801a520:	0801e3ea 	.word	0x0801e3ea
 801a524:	0801e3e9 	.word	0x0801e3e9
 801a528:	0801e590 	.word	0x0801e590
 801a52c:	0801e491 	.word	0x0801e491
 801a530:	f8d9 201c 	ldr.w	r2, [r9, #28]
 801a534:	f1ba 0f0e 	cmp.w	sl, #14
 801a538:	6010      	str	r0, [r2, #0]
 801a53a:	d86f      	bhi.n	801a61c <_dtoa_r+0x3bc>
 801a53c:	2c00      	cmp	r4, #0
 801a53e:	d06d      	beq.n	801a61c <_dtoa_r+0x3bc>
 801a540:	f1b8 0f00 	cmp.w	r8, #0
 801a544:	f340 80c2 	ble.w	801a6cc <_dtoa_r+0x46c>
 801a548:	4aca      	ldr	r2, [pc, #808]	@ (801a874 <_dtoa_r+0x614>)
 801a54a:	f008 010f 	and.w	r1, r8, #15
 801a54e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 801a552:	f418 7f80 	tst.w	r8, #256	@ 0x100
 801a556:	ed92 7b00 	vldr	d7, [r2]
 801a55a:	ea4f 1128 	mov.w	r1, r8, asr #4
 801a55e:	f000 80a9 	beq.w	801a6b4 <_dtoa_r+0x454>
 801a562:	4ac5      	ldr	r2, [pc, #788]	@ (801a878 <_dtoa_r+0x618>)
 801a564:	ed92 6b08 	vldr	d6, [r2, #32]
 801a568:	ee88 6b06 	vdiv.f64	d6, d8, d6
 801a56c:	ed8d 6b02 	vstr	d6, [sp, #8]
 801a570:	f001 010f 	and.w	r1, r1, #15
 801a574:	2203      	movs	r2, #3
 801a576:	48c0      	ldr	r0, [pc, #768]	@ (801a878 <_dtoa_r+0x618>)
 801a578:	2900      	cmp	r1, #0
 801a57a:	f040 809d 	bne.w	801a6b8 <_dtoa_r+0x458>
 801a57e:	ed9d 6b02 	vldr	d6, [sp, #8]
 801a582:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801a586:	ed8d 7b02 	vstr	d7, [sp, #8]
 801a58a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 801a58c:	ed9d 7b02 	vldr	d7, [sp, #8]
 801a590:	2900      	cmp	r1, #0
 801a592:	f000 80c1 	beq.w	801a718 <_dtoa_r+0x4b8>
 801a596:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 801a59a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801a59e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a5a2:	f140 80b9 	bpl.w	801a718 <_dtoa_r+0x4b8>
 801a5a6:	f1ba 0f00 	cmp.w	sl, #0
 801a5aa:	f000 80b5 	beq.w	801a718 <_dtoa_r+0x4b8>
 801a5ae:	f1bb 0f00 	cmp.w	fp, #0
 801a5b2:	dd31      	ble.n	801a618 <_dtoa_r+0x3b8>
 801a5b4:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 801a5b8:	ee27 7b06 	vmul.f64	d7, d7, d6
 801a5bc:	ed8d 7b02 	vstr	d7, [sp, #8]
 801a5c0:	f108 31ff 	add.w	r1, r8, #4294967295
 801a5c4:	9104      	str	r1, [sp, #16]
 801a5c6:	3201      	adds	r2, #1
 801a5c8:	465c      	mov	r4, fp
 801a5ca:	ed9d 6b02 	vldr	d6, [sp, #8]
 801a5ce:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 801a5d2:	ee07 2a90 	vmov	s15, r2
 801a5d6:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801a5da:	eea7 5b06 	vfma.f64	d5, d7, d6
 801a5de:	ee15 2a90 	vmov	r2, s11
 801a5e2:	ec51 0b15 	vmov	r0, r1, d5
 801a5e6:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 801a5ea:	2c00      	cmp	r4, #0
 801a5ec:	f040 8098 	bne.w	801a720 <_dtoa_r+0x4c0>
 801a5f0:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 801a5f4:	ee36 6b47 	vsub.f64	d6, d6, d7
 801a5f8:	ec41 0b17 	vmov	d7, r0, r1
 801a5fc:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801a600:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a604:	f300 8261 	bgt.w	801aaca <_dtoa_r+0x86a>
 801a608:	eeb1 7b47 	vneg.f64	d7, d7
 801a60c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801a610:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a614:	f100 80f5 	bmi.w	801a802 <_dtoa_r+0x5a2>
 801a618:	ed8d 8b02 	vstr	d8, [sp, #8]
 801a61c:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801a61e:	2a00      	cmp	r2, #0
 801a620:	f2c0 812c 	blt.w	801a87c <_dtoa_r+0x61c>
 801a624:	f1b8 0f0e 	cmp.w	r8, #14
 801a628:	f300 8128 	bgt.w	801a87c <_dtoa_r+0x61c>
 801a62c:	4b91      	ldr	r3, [pc, #580]	@ (801a874 <_dtoa_r+0x614>)
 801a62e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801a632:	ed93 6b00 	vldr	d6, [r3]
 801a636:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a638:	2b00      	cmp	r3, #0
 801a63a:	da03      	bge.n	801a644 <_dtoa_r+0x3e4>
 801a63c:	f1ba 0f00 	cmp.w	sl, #0
 801a640:	f340 80d2 	ble.w	801a7e8 <_dtoa_r+0x588>
 801a644:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 801a648:	ed9d 7b02 	vldr	d7, [sp, #8]
 801a64c:	463e      	mov	r6, r7
 801a64e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 801a652:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 801a656:	ee15 3a10 	vmov	r3, s10
 801a65a:	3330      	adds	r3, #48	@ 0x30
 801a65c:	f806 3b01 	strb.w	r3, [r6], #1
 801a660:	1bf3      	subs	r3, r6, r7
 801a662:	459a      	cmp	sl, r3
 801a664:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 801a668:	eea3 7b46 	vfms.f64	d7, d3, d6
 801a66c:	f040 80f8 	bne.w	801a860 <_dtoa_r+0x600>
 801a670:	ee37 7b07 	vadd.f64	d7, d7, d7
 801a674:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801a678:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a67c:	f300 80dd 	bgt.w	801a83a <_dtoa_r+0x5da>
 801a680:	eeb4 7b46 	vcmp.f64	d7, d6
 801a684:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a688:	d104      	bne.n	801a694 <_dtoa_r+0x434>
 801a68a:	ee15 3a10 	vmov	r3, s10
 801a68e:	07db      	lsls	r3, r3, #31
 801a690:	f100 80d3 	bmi.w	801a83a <_dtoa_r+0x5da>
 801a694:	9901      	ldr	r1, [sp, #4]
 801a696:	4648      	mov	r0, r9
 801a698:	f000 ffc4 	bl	801b624 <_Bfree>
 801a69c:	2300      	movs	r3, #0
 801a69e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801a6a0:	7033      	strb	r3, [r6, #0]
 801a6a2:	f108 0301 	add.w	r3, r8, #1
 801a6a6:	6013      	str	r3, [r2, #0]
 801a6a8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801a6aa:	2b00      	cmp	r3, #0
 801a6ac:	f000 8304 	beq.w	801acb8 <_dtoa_r+0xa58>
 801a6b0:	601e      	str	r6, [r3, #0]
 801a6b2:	e301      	b.n	801acb8 <_dtoa_r+0xa58>
 801a6b4:	2202      	movs	r2, #2
 801a6b6:	e75e      	b.n	801a576 <_dtoa_r+0x316>
 801a6b8:	07cc      	lsls	r4, r1, #31
 801a6ba:	d504      	bpl.n	801a6c6 <_dtoa_r+0x466>
 801a6bc:	ed90 6b00 	vldr	d6, [r0]
 801a6c0:	3201      	adds	r2, #1
 801a6c2:	ee27 7b06 	vmul.f64	d7, d7, d6
 801a6c6:	1049      	asrs	r1, r1, #1
 801a6c8:	3008      	adds	r0, #8
 801a6ca:	e755      	b.n	801a578 <_dtoa_r+0x318>
 801a6cc:	d022      	beq.n	801a714 <_dtoa_r+0x4b4>
 801a6ce:	f1c8 0100 	rsb	r1, r8, #0
 801a6d2:	4a68      	ldr	r2, [pc, #416]	@ (801a874 <_dtoa_r+0x614>)
 801a6d4:	f001 000f 	and.w	r0, r1, #15
 801a6d8:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 801a6dc:	ed92 7b00 	vldr	d7, [r2]
 801a6e0:	ee28 7b07 	vmul.f64	d7, d8, d7
 801a6e4:	ed8d 7b02 	vstr	d7, [sp, #8]
 801a6e8:	4863      	ldr	r0, [pc, #396]	@ (801a878 <_dtoa_r+0x618>)
 801a6ea:	1109      	asrs	r1, r1, #4
 801a6ec:	2400      	movs	r4, #0
 801a6ee:	2202      	movs	r2, #2
 801a6f0:	b929      	cbnz	r1, 801a6fe <_dtoa_r+0x49e>
 801a6f2:	2c00      	cmp	r4, #0
 801a6f4:	f43f af49 	beq.w	801a58a <_dtoa_r+0x32a>
 801a6f8:	ed8d 7b02 	vstr	d7, [sp, #8]
 801a6fc:	e745      	b.n	801a58a <_dtoa_r+0x32a>
 801a6fe:	07ce      	lsls	r6, r1, #31
 801a700:	d505      	bpl.n	801a70e <_dtoa_r+0x4ae>
 801a702:	ed90 6b00 	vldr	d6, [r0]
 801a706:	3201      	adds	r2, #1
 801a708:	2401      	movs	r4, #1
 801a70a:	ee27 7b06 	vmul.f64	d7, d7, d6
 801a70e:	1049      	asrs	r1, r1, #1
 801a710:	3008      	adds	r0, #8
 801a712:	e7ed      	b.n	801a6f0 <_dtoa_r+0x490>
 801a714:	2202      	movs	r2, #2
 801a716:	e738      	b.n	801a58a <_dtoa_r+0x32a>
 801a718:	f8cd 8010 	str.w	r8, [sp, #16]
 801a71c:	4654      	mov	r4, sl
 801a71e:	e754      	b.n	801a5ca <_dtoa_r+0x36a>
 801a720:	4a54      	ldr	r2, [pc, #336]	@ (801a874 <_dtoa_r+0x614>)
 801a722:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 801a726:	ed12 4b02 	vldr	d4, [r2, #-8]
 801a72a:	9a08      	ldr	r2, [sp, #32]
 801a72c:	ec41 0b17 	vmov	d7, r0, r1
 801a730:	443c      	add	r4, r7
 801a732:	b34a      	cbz	r2, 801a788 <_dtoa_r+0x528>
 801a734:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 801a738:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 801a73c:	463e      	mov	r6, r7
 801a73e:	ee83 5b04 	vdiv.f64	d5, d3, d4
 801a742:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 801a746:	ee35 7b47 	vsub.f64	d7, d5, d7
 801a74a:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801a74e:	ee14 2a90 	vmov	r2, s9
 801a752:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801a756:	3230      	adds	r2, #48	@ 0x30
 801a758:	ee36 6b45 	vsub.f64	d6, d6, d5
 801a75c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801a760:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a764:	f806 2b01 	strb.w	r2, [r6], #1
 801a768:	d438      	bmi.n	801a7dc <_dtoa_r+0x57c>
 801a76a:	ee32 5b46 	vsub.f64	d5, d2, d6
 801a76e:	eeb4 5bc7 	vcmpe.f64	d5, d7
 801a772:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a776:	d462      	bmi.n	801a83e <_dtoa_r+0x5de>
 801a778:	42a6      	cmp	r6, r4
 801a77a:	f43f af4d 	beq.w	801a618 <_dtoa_r+0x3b8>
 801a77e:	ee27 7b03 	vmul.f64	d7, d7, d3
 801a782:	ee26 6b03 	vmul.f64	d6, d6, d3
 801a786:	e7e0      	b.n	801a74a <_dtoa_r+0x4ea>
 801a788:	4621      	mov	r1, r4
 801a78a:	463e      	mov	r6, r7
 801a78c:	ee27 7b04 	vmul.f64	d7, d7, d4
 801a790:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 801a794:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801a798:	ee14 2a90 	vmov	r2, s9
 801a79c:	3230      	adds	r2, #48	@ 0x30
 801a79e:	f806 2b01 	strb.w	r2, [r6], #1
 801a7a2:	42a6      	cmp	r6, r4
 801a7a4:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801a7a8:	ee36 6b45 	vsub.f64	d6, d6, d5
 801a7ac:	d119      	bne.n	801a7e2 <_dtoa_r+0x582>
 801a7ae:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 801a7b2:	ee37 4b05 	vadd.f64	d4, d7, d5
 801a7b6:	eeb4 6bc4 	vcmpe.f64	d6, d4
 801a7ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a7be:	dc3e      	bgt.n	801a83e <_dtoa_r+0x5de>
 801a7c0:	ee35 5b47 	vsub.f64	d5, d5, d7
 801a7c4:	eeb4 6bc5 	vcmpe.f64	d6, d5
 801a7c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a7cc:	f57f af24 	bpl.w	801a618 <_dtoa_r+0x3b8>
 801a7d0:	460e      	mov	r6, r1
 801a7d2:	3901      	subs	r1, #1
 801a7d4:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801a7d8:	2b30      	cmp	r3, #48	@ 0x30
 801a7da:	d0f9      	beq.n	801a7d0 <_dtoa_r+0x570>
 801a7dc:	f8dd 8010 	ldr.w	r8, [sp, #16]
 801a7e0:	e758      	b.n	801a694 <_dtoa_r+0x434>
 801a7e2:	ee26 6b03 	vmul.f64	d6, d6, d3
 801a7e6:	e7d5      	b.n	801a794 <_dtoa_r+0x534>
 801a7e8:	d10b      	bne.n	801a802 <_dtoa_r+0x5a2>
 801a7ea:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 801a7ee:	ee26 6b07 	vmul.f64	d6, d6, d7
 801a7f2:	ed9d 7b02 	vldr	d7, [sp, #8]
 801a7f6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801a7fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a7fe:	f2c0 8161 	blt.w	801aac4 <_dtoa_r+0x864>
 801a802:	2400      	movs	r4, #0
 801a804:	4625      	mov	r5, r4
 801a806:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a808:	43db      	mvns	r3, r3
 801a80a:	9304      	str	r3, [sp, #16]
 801a80c:	463e      	mov	r6, r7
 801a80e:	f04f 0800 	mov.w	r8, #0
 801a812:	4621      	mov	r1, r4
 801a814:	4648      	mov	r0, r9
 801a816:	f000 ff05 	bl	801b624 <_Bfree>
 801a81a:	2d00      	cmp	r5, #0
 801a81c:	d0de      	beq.n	801a7dc <_dtoa_r+0x57c>
 801a81e:	f1b8 0f00 	cmp.w	r8, #0
 801a822:	d005      	beq.n	801a830 <_dtoa_r+0x5d0>
 801a824:	45a8      	cmp	r8, r5
 801a826:	d003      	beq.n	801a830 <_dtoa_r+0x5d0>
 801a828:	4641      	mov	r1, r8
 801a82a:	4648      	mov	r0, r9
 801a82c:	f000 fefa 	bl	801b624 <_Bfree>
 801a830:	4629      	mov	r1, r5
 801a832:	4648      	mov	r0, r9
 801a834:	f000 fef6 	bl	801b624 <_Bfree>
 801a838:	e7d0      	b.n	801a7dc <_dtoa_r+0x57c>
 801a83a:	f8cd 8010 	str.w	r8, [sp, #16]
 801a83e:	4633      	mov	r3, r6
 801a840:	461e      	mov	r6, r3
 801a842:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801a846:	2a39      	cmp	r2, #57	@ 0x39
 801a848:	d106      	bne.n	801a858 <_dtoa_r+0x5f8>
 801a84a:	429f      	cmp	r7, r3
 801a84c:	d1f8      	bne.n	801a840 <_dtoa_r+0x5e0>
 801a84e:	9a04      	ldr	r2, [sp, #16]
 801a850:	3201      	adds	r2, #1
 801a852:	9204      	str	r2, [sp, #16]
 801a854:	2230      	movs	r2, #48	@ 0x30
 801a856:	703a      	strb	r2, [r7, #0]
 801a858:	781a      	ldrb	r2, [r3, #0]
 801a85a:	3201      	adds	r2, #1
 801a85c:	701a      	strb	r2, [r3, #0]
 801a85e:	e7bd      	b.n	801a7dc <_dtoa_r+0x57c>
 801a860:	ee27 7b04 	vmul.f64	d7, d7, d4
 801a864:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801a868:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a86c:	f47f aeef 	bne.w	801a64e <_dtoa_r+0x3ee>
 801a870:	e710      	b.n	801a694 <_dtoa_r+0x434>
 801a872:	bf00      	nop
 801a874:	0801e590 	.word	0x0801e590
 801a878:	0801e568 	.word	0x0801e568
 801a87c:	9908      	ldr	r1, [sp, #32]
 801a87e:	2900      	cmp	r1, #0
 801a880:	f000 80e3 	beq.w	801aa4a <_dtoa_r+0x7ea>
 801a884:	9907      	ldr	r1, [sp, #28]
 801a886:	2901      	cmp	r1, #1
 801a888:	f300 80c8 	bgt.w	801aa1c <_dtoa_r+0x7bc>
 801a88c:	2d00      	cmp	r5, #0
 801a88e:	f000 80c1 	beq.w	801aa14 <_dtoa_r+0x7b4>
 801a892:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 801a896:	9e05      	ldr	r6, [sp, #20]
 801a898:	461c      	mov	r4, r3
 801a89a:	9304      	str	r3, [sp, #16]
 801a89c:	9b05      	ldr	r3, [sp, #20]
 801a89e:	4413      	add	r3, r2
 801a8a0:	9305      	str	r3, [sp, #20]
 801a8a2:	9b06      	ldr	r3, [sp, #24]
 801a8a4:	2101      	movs	r1, #1
 801a8a6:	4413      	add	r3, r2
 801a8a8:	4648      	mov	r0, r9
 801a8aa:	9306      	str	r3, [sp, #24]
 801a8ac:	f000 ffb8 	bl	801b820 <__i2b>
 801a8b0:	9b04      	ldr	r3, [sp, #16]
 801a8b2:	4605      	mov	r5, r0
 801a8b4:	b166      	cbz	r6, 801a8d0 <_dtoa_r+0x670>
 801a8b6:	9a06      	ldr	r2, [sp, #24]
 801a8b8:	2a00      	cmp	r2, #0
 801a8ba:	dd09      	ble.n	801a8d0 <_dtoa_r+0x670>
 801a8bc:	42b2      	cmp	r2, r6
 801a8be:	9905      	ldr	r1, [sp, #20]
 801a8c0:	bfa8      	it	ge
 801a8c2:	4632      	movge	r2, r6
 801a8c4:	1a89      	subs	r1, r1, r2
 801a8c6:	9105      	str	r1, [sp, #20]
 801a8c8:	9906      	ldr	r1, [sp, #24]
 801a8ca:	1ab6      	subs	r6, r6, r2
 801a8cc:	1a8a      	subs	r2, r1, r2
 801a8ce:	9206      	str	r2, [sp, #24]
 801a8d0:	b1fb      	cbz	r3, 801a912 <_dtoa_r+0x6b2>
 801a8d2:	9a08      	ldr	r2, [sp, #32]
 801a8d4:	2a00      	cmp	r2, #0
 801a8d6:	f000 80bc 	beq.w	801aa52 <_dtoa_r+0x7f2>
 801a8da:	b19c      	cbz	r4, 801a904 <_dtoa_r+0x6a4>
 801a8dc:	4629      	mov	r1, r5
 801a8de:	4622      	mov	r2, r4
 801a8e0:	4648      	mov	r0, r9
 801a8e2:	930b      	str	r3, [sp, #44]	@ 0x2c
 801a8e4:	f001 f85c 	bl	801b9a0 <__pow5mult>
 801a8e8:	9a01      	ldr	r2, [sp, #4]
 801a8ea:	4601      	mov	r1, r0
 801a8ec:	4605      	mov	r5, r0
 801a8ee:	4648      	mov	r0, r9
 801a8f0:	f000 ffac 	bl	801b84c <__multiply>
 801a8f4:	9901      	ldr	r1, [sp, #4]
 801a8f6:	9004      	str	r0, [sp, #16]
 801a8f8:	4648      	mov	r0, r9
 801a8fa:	f000 fe93 	bl	801b624 <_Bfree>
 801a8fe:	9a04      	ldr	r2, [sp, #16]
 801a900:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801a902:	9201      	str	r2, [sp, #4]
 801a904:	1b1a      	subs	r2, r3, r4
 801a906:	d004      	beq.n	801a912 <_dtoa_r+0x6b2>
 801a908:	9901      	ldr	r1, [sp, #4]
 801a90a:	4648      	mov	r0, r9
 801a90c:	f001 f848 	bl	801b9a0 <__pow5mult>
 801a910:	9001      	str	r0, [sp, #4]
 801a912:	2101      	movs	r1, #1
 801a914:	4648      	mov	r0, r9
 801a916:	f000 ff83 	bl	801b820 <__i2b>
 801a91a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801a91c:	4604      	mov	r4, r0
 801a91e:	2b00      	cmp	r3, #0
 801a920:	f000 81d0 	beq.w	801acc4 <_dtoa_r+0xa64>
 801a924:	461a      	mov	r2, r3
 801a926:	4601      	mov	r1, r0
 801a928:	4648      	mov	r0, r9
 801a92a:	f001 f839 	bl	801b9a0 <__pow5mult>
 801a92e:	9b07      	ldr	r3, [sp, #28]
 801a930:	2b01      	cmp	r3, #1
 801a932:	4604      	mov	r4, r0
 801a934:	f300 8095 	bgt.w	801aa62 <_dtoa_r+0x802>
 801a938:	9b02      	ldr	r3, [sp, #8]
 801a93a:	2b00      	cmp	r3, #0
 801a93c:	f040 808b 	bne.w	801aa56 <_dtoa_r+0x7f6>
 801a940:	9b03      	ldr	r3, [sp, #12]
 801a942:	f3c3 0213 	ubfx	r2, r3, #0, #20
 801a946:	2a00      	cmp	r2, #0
 801a948:	f040 8087 	bne.w	801aa5a <_dtoa_r+0x7fa>
 801a94c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 801a950:	0d12      	lsrs	r2, r2, #20
 801a952:	0512      	lsls	r2, r2, #20
 801a954:	2a00      	cmp	r2, #0
 801a956:	f000 8082 	beq.w	801aa5e <_dtoa_r+0x7fe>
 801a95a:	9b05      	ldr	r3, [sp, #20]
 801a95c:	3301      	adds	r3, #1
 801a95e:	9305      	str	r3, [sp, #20]
 801a960:	9b06      	ldr	r3, [sp, #24]
 801a962:	3301      	adds	r3, #1
 801a964:	9306      	str	r3, [sp, #24]
 801a966:	2301      	movs	r3, #1
 801a968:	930b      	str	r3, [sp, #44]	@ 0x2c
 801a96a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801a96c:	2b00      	cmp	r3, #0
 801a96e:	f000 81af 	beq.w	801acd0 <_dtoa_r+0xa70>
 801a972:	6922      	ldr	r2, [r4, #16]
 801a974:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 801a978:	6910      	ldr	r0, [r2, #16]
 801a97a:	f000 ff05 	bl	801b788 <__hi0bits>
 801a97e:	f1c0 0020 	rsb	r0, r0, #32
 801a982:	9b06      	ldr	r3, [sp, #24]
 801a984:	4418      	add	r0, r3
 801a986:	f010 001f 	ands.w	r0, r0, #31
 801a98a:	d076      	beq.n	801aa7a <_dtoa_r+0x81a>
 801a98c:	f1c0 0220 	rsb	r2, r0, #32
 801a990:	2a04      	cmp	r2, #4
 801a992:	dd69      	ble.n	801aa68 <_dtoa_r+0x808>
 801a994:	9b05      	ldr	r3, [sp, #20]
 801a996:	f1c0 001c 	rsb	r0, r0, #28
 801a99a:	4403      	add	r3, r0
 801a99c:	9305      	str	r3, [sp, #20]
 801a99e:	9b06      	ldr	r3, [sp, #24]
 801a9a0:	4406      	add	r6, r0
 801a9a2:	4403      	add	r3, r0
 801a9a4:	9306      	str	r3, [sp, #24]
 801a9a6:	9b05      	ldr	r3, [sp, #20]
 801a9a8:	2b00      	cmp	r3, #0
 801a9aa:	dd05      	ble.n	801a9b8 <_dtoa_r+0x758>
 801a9ac:	9901      	ldr	r1, [sp, #4]
 801a9ae:	461a      	mov	r2, r3
 801a9b0:	4648      	mov	r0, r9
 801a9b2:	f001 f84f 	bl	801ba54 <__lshift>
 801a9b6:	9001      	str	r0, [sp, #4]
 801a9b8:	9b06      	ldr	r3, [sp, #24]
 801a9ba:	2b00      	cmp	r3, #0
 801a9bc:	dd05      	ble.n	801a9ca <_dtoa_r+0x76a>
 801a9be:	4621      	mov	r1, r4
 801a9c0:	461a      	mov	r2, r3
 801a9c2:	4648      	mov	r0, r9
 801a9c4:	f001 f846 	bl	801ba54 <__lshift>
 801a9c8:	4604      	mov	r4, r0
 801a9ca:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801a9cc:	2b00      	cmp	r3, #0
 801a9ce:	d056      	beq.n	801aa7e <_dtoa_r+0x81e>
 801a9d0:	9801      	ldr	r0, [sp, #4]
 801a9d2:	4621      	mov	r1, r4
 801a9d4:	f001 f8aa 	bl	801bb2c <__mcmp>
 801a9d8:	2800      	cmp	r0, #0
 801a9da:	da50      	bge.n	801aa7e <_dtoa_r+0x81e>
 801a9dc:	f108 33ff 	add.w	r3, r8, #4294967295
 801a9e0:	9304      	str	r3, [sp, #16]
 801a9e2:	9901      	ldr	r1, [sp, #4]
 801a9e4:	2300      	movs	r3, #0
 801a9e6:	220a      	movs	r2, #10
 801a9e8:	4648      	mov	r0, r9
 801a9ea:	f000 fe3d 	bl	801b668 <__multadd>
 801a9ee:	9b08      	ldr	r3, [sp, #32]
 801a9f0:	9001      	str	r0, [sp, #4]
 801a9f2:	2b00      	cmp	r3, #0
 801a9f4:	f000 816e 	beq.w	801acd4 <_dtoa_r+0xa74>
 801a9f8:	4629      	mov	r1, r5
 801a9fa:	2300      	movs	r3, #0
 801a9fc:	220a      	movs	r2, #10
 801a9fe:	4648      	mov	r0, r9
 801aa00:	f000 fe32 	bl	801b668 <__multadd>
 801aa04:	f1bb 0f00 	cmp.w	fp, #0
 801aa08:	4605      	mov	r5, r0
 801aa0a:	dc64      	bgt.n	801aad6 <_dtoa_r+0x876>
 801aa0c:	9b07      	ldr	r3, [sp, #28]
 801aa0e:	2b02      	cmp	r3, #2
 801aa10:	dc3e      	bgt.n	801aa90 <_dtoa_r+0x830>
 801aa12:	e060      	b.n	801aad6 <_dtoa_r+0x876>
 801aa14:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801aa16:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 801aa1a:	e73c      	b.n	801a896 <_dtoa_r+0x636>
 801aa1c:	f10a 34ff 	add.w	r4, sl, #4294967295
 801aa20:	42a3      	cmp	r3, r4
 801aa22:	bfbf      	itttt	lt
 801aa24:	1ae2      	sublt	r2, r4, r3
 801aa26:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 801aa28:	189b      	addlt	r3, r3, r2
 801aa2a:	930a      	strlt	r3, [sp, #40]	@ 0x28
 801aa2c:	bfae      	itee	ge
 801aa2e:	1b1c      	subge	r4, r3, r4
 801aa30:	4623      	movlt	r3, r4
 801aa32:	2400      	movlt	r4, #0
 801aa34:	f1ba 0f00 	cmp.w	sl, #0
 801aa38:	bfb5      	itete	lt
 801aa3a:	9a05      	ldrlt	r2, [sp, #20]
 801aa3c:	9e05      	ldrge	r6, [sp, #20]
 801aa3e:	eba2 060a 	sublt.w	r6, r2, sl
 801aa42:	4652      	movge	r2, sl
 801aa44:	bfb8      	it	lt
 801aa46:	2200      	movlt	r2, #0
 801aa48:	e727      	b.n	801a89a <_dtoa_r+0x63a>
 801aa4a:	9e05      	ldr	r6, [sp, #20]
 801aa4c:	9d08      	ldr	r5, [sp, #32]
 801aa4e:	461c      	mov	r4, r3
 801aa50:	e730      	b.n	801a8b4 <_dtoa_r+0x654>
 801aa52:	461a      	mov	r2, r3
 801aa54:	e758      	b.n	801a908 <_dtoa_r+0x6a8>
 801aa56:	2300      	movs	r3, #0
 801aa58:	e786      	b.n	801a968 <_dtoa_r+0x708>
 801aa5a:	9b02      	ldr	r3, [sp, #8]
 801aa5c:	e784      	b.n	801a968 <_dtoa_r+0x708>
 801aa5e:	920b      	str	r2, [sp, #44]	@ 0x2c
 801aa60:	e783      	b.n	801a96a <_dtoa_r+0x70a>
 801aa62:	2300      	movs	r3, #0
 801aa64:	930b      	str	r3, [sp, #44]	@ 0x2c
 801aa66:	e784      	b.n	801a972 <_dtoa_r+0x712>
 801aa68:	d09d      	beq.n	801a9a6 <_dtoa_r+0x746>
 801aa6a:	9b05      	ldr	r3, [sp, #20]
 801aa6c:	321c      	adds	r2, #28
 801aa6e:	4413      	add	r3, r2
 801aa70:	9305      	str	r3, [sp, #20]
 801aa72:	9b06      	ldr	r3, [sp, #24]
 801aa74:	4416      	add	r6, r2
 801aa76:	4413      	add	r3, r2
 801aa78:	e794      	b.n	801a9a4 <_dtoa_r+0x744>
 801aa7a:	4602      	mov	r2, r0
 801aa7c:	e7f5      	b.n	801aa6a <_dtoa_r+0x80a>
 801aa7e:	f1ba 0f00 	cmp.w	sl, #0
 801aa82:	f8cd 8010 	str.w	r8, [sp, #16]
 801aa86:	46d3      	mov	fp, sl
 801aa88:	dc21      	bgt.n	801aace <_dtoa_r+0x86e>
 801aa8a:	9b07      	ldr	r3, [sp, #28]
 801aa8c:	2b02      	cmp	r3, #2
 801aa8e:	dd1e      	ble.n	801aace <_dtoa_r+0x86e>
 801aa90:	f1bb 0f00 	cmp.w	fp, #0
 801aa94:	f47f aeb7 	bne.w	801a806 <_dtoa_r+0x5a6>
 801aa98:	4621      	mov	r1, r4
 801aa9a:	465b      	mov	r3, fp
 801aa9c:	2205      	movs	r2, #5
 801aa9e:	4648      	mov	r0, r9
 801aaa0:	f000 fde2 	bl	801b668 <__multadd>
 801aaa4:	4601      	mov	r1, r0
 801aaa6:	4604      	mov	r4, r0
 801aaa8:	9801      	ldr	r0, [sp, #4]
 801aaaa:	f001 f83f 	bl	801bb2c <__mcmp>
 801aaae:	2800      	cmp	r0, #0
 801aab0:	f77f aea9 	ble.w	801a806 <_dtoa_r+0x5a6>
 801aab4:	463e      	mov	r6, r7
 801aab6:	2331      	movs	r3, #49	@ 0x31
 801aab8:	f806 3b01 	strb.w	r3, [r6], #1
 801aabc:	9b04      	ldr	r3, [sp, #16]
 801aabe:	3301      	adds	r3, #1
 801aac0:	9304      	str	r3, [sp, #16]
 801aac2:	e6a4      	b.n	801a80e <_dtoa_r+0x5ae>
 801aac4:	f8cd 8010 	str.w	r8, [sp, #16]
 801aac8:	4654      	mov	r4, sl
 801aaca:	4625      	mov	r5, r4
 801aacc:	e7f2      	b.n	801aab4 <_dtoa_r+0x854>
 801aace:	9b08      	ldr	r3, [sp, #32]
 801aad0:	2b00      	cmp	r3, #0
 801aad2:	f000 8103 	beq.w	801acdc <_dtoa_r+0xa7c>
 801aad6:	2e00      	cmp	r6, #0
 801aad8:	dd05      	ble.n	801aae6 <_dtoa_r+0x886>
 801aada:	4629      	mov	r1, r5
 801aadc:	4632      	mov	r2, r6
 801aade:	4648      	mov	r0, r9
 801aae0:	f000 ffb8 	bl	801ba54 <__lshift>
 801aae4:	4605      	mov	r5, r0
 801aae6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801aae8:	2b00      	cmp	r3, #0
 801aaea:	d058      	beq.n	801ab9e <_dtoa_r+0x93e>
 801aaec:	6869      	ldr	r1, [r5, #4]
 801aaee:	4648      	mov	r0, r9
 801aaf0:	f000 fd58 	bl	801b5a4 <_Balloc>
 801aaf4:	4606      	mov	r6, r0
 801aaf6:	b928      	cbnz	r0, 801ab04 <_dtoa_r+0x8a4>
 801aaf8:	4b82      	ldr	r3, [pc, #520]	@ (801ad04 <_dtoa_r+0xaa4>)
 801aafa:	4602      	mov	r2, r0
 801aafc:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801ab00:	f7ff bbc7 	b.w	801a292 <_dtoa_r+0x32>
 801ab04:	692a      	ldr	r2, [r5, #16]
 801ab06:	3202      	adds	r2, #2
 801ab08:	0092      	lsls	r2, r2, #2
 801ab0a:	f105 010c 	add.w	r1, r5, #12
 801ab0e:	300c      	adds	r0, #12
 801ab10:	f7ff fb05 	bl	801a11e <memcpy>
 801ab14:	2201      	movs	r2, #1
 801ab16:	4631      	mov	r1, r6
 801ab18:	4648      	mov	r0, r9
 801ab1a:	f000 ff9b 	bl	801ba54 <__lshift>
 801ab1e:	1c7b      	adds	r3, r7, #1
 801ab20:	9305      	str	r3, [sp, #20]
 801ab22:	eb07 030b 	add.w	r3, r7, fp
 801ab26:	9309      	str	r3, [sp, #36]	@ 0x24
 801ab28:	9b02      	ldr	r3, [sp, #8]
 801ab2a:	f003 0301 	and.w	r3, r3, #1
 801ab2e:	46a8      	mov	r8, r5
 801ab30:	9308      	str	r3, [sp, #32]
 801ab32:	4605      	mov	r5, r0
 801ab34:	9b05      	ldr	r3, [sp, #20]
 801ab36:	9801      	ldr	r0, [sp, #4]
 801ab38:	4621      	mov	r1, r4
 801ab3a:	f103 3bff 	add.w	fp, r3, #4294967295
 801ab3e:	f7ff fb07 	bl	801a150 <quorem>
 801ab42:	4641      	mov	r1, r8
 801ab44:	9002      	str	r0, [sp, #8]
 801ab46:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 801ab4a:	9801      	ldr	r0, [sp, #4]
 801ab4c:	f000 ffee 	bl	801bb2c <__mcmp>
 801ab50:	462a      	mov	r2, r5
 801ab52:	9006      	str	r0, [sp, #24]
 801ab54:	4621      	mov	r1, r4
 801ab56:	4648      	mov	r0, r9
 801ab58:	f001 f804 	bl	801bb64 <__mdiff>
 801ab5c:	68c2      	ldr	r2, [r0, #12]
 801ab5e:	4606      	mov	r6, r0
 801ab60:	b9fa      	cbnz	r2, 801aba2 <_dtoa_r+0x942>
 801ab62:	4601      	mov	r1, r0
 801ab64:	9801      	ldr	r0, [sp, #4]
 801ab66:	f000 ffe1 	bl	801bb2c <__mcmp>
 801ab6a:	4602      	mov	r2, r0
 801ab6c:	4631      	mov	r1, r6
 801ab6e:	4648      	mov	r0, r9
 801ab70:	920a      	str	r2, [sp, #40]	@ 0x28
 801ab72:	f000 fd57 	bl	801b624 <_Bfree>
 801ab76:	9b07      	ldr	r3, [sp, #28]
 801ab78:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801ab7a:	9e05      	ldr	r6, [sp, #20]
 801ab7c:	ea43 0102 	orr.w	r1, r3, r2
 801ab80:	9b08      	ldr	r3, [sp, #32]
 801ab82:	4319      	orrs	r1, r3
 801ab84:	d10f      	bne.n	801aba6 <_dtoa_r+0x946>
 801ab86:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801ab8a:	d028      	beq.n	801abde <_dtoa_r+0x97e>
 801ab8c:	9b06      	ldr	r3, [sp, #24]
 801ab8e:	2b00      	cmp	r3, #0
 801ab90:	dd02      	ble.n	801ab98 <_dtoa_r+0x938>
 801ab92:	9b02      	ldr	r3, [sp, #8]
 801ab94:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 801ab98:	f88b a000 	strb.w	sl, [fp]
 801ab9c:	e639      	b.n	801a812 <_dtoa_r+0x5b2>
 801ab9e:	4628      	mov	r0, r5
 801aba0:	e7bd      	b.n	801ab1e <_dtoa_r+0x8be>
 801aba2:	2201      	movs	r2, #1
 801aba4:	e7e2      	b.n	801ab6c <_dtoa_r+0x90c>
 801aba6:	9b06      	ldr	r3, [sp, #24]
 801aba8:	2b00      	cmp	r3, #0
 801abaa:	db04      	blt.n	801abb6 <_dtoa_r+0x956>
 801abac:	9907      	ldr	r1, [sp, #28]
 801abae:	430b      	orrs	r3, r1
 801abb0:	9908      	ldr	r1, [sp, #32]
 801abb2:	430b      	orrs	r3, r1
 801abb4:	d120      	bne.n	801abf8 <_dtoa_r+0x998>
 801abb6:	2a00      	cmp	r2, #0
 801abb8:	ddee      	ble.n	801ab98 <_dtoa_r+0x938>
 801abba:	9901      	ldr	r1, [sp, #4]
 801abbc:	2201      	movs	r2, #1
 801abbe:	4648      	mov	r0, r9
 801abc0:	f000 ff48 	bl	801ba54 <__lshift>
 801abc4:	4621      	mov	r1, r4
 801abc6:	9001      	str	r0, [sp, #4]
 801abc8:	f000 ffb0 	bl	801bb2c <__mcmp>
 801abcc:	2800      	cmp	r0, #0
 801abce:	dc03      	bgt.n	801abd8 <_dtoa_r+0x978>
 801abd0:	d1e2      	bne.n	801ab98 <_dtoa_r+0x938>
 801abd2:	f01a 0f01 	tst.w	sl, #1
 801abd6:	d0df      	beq.n	801ab98 <_dtoa_r+0x938>
 801abd8:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801abdc:	d1d9      	bne.n	801ab92 <_dtoa_r+0x932>
 801abde:	2339      	movs	r3, #57	@ 0x39
 801abe0:	f88b 3000 	strb.w	r3, [fp]
 801abe4:	4633      	mov	r3, r6
 801abe6:	461e      	mov	r6, r3
 801abe8:	3b01      	subs	r3, #1
 801abea:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801abee:	2a39      	cmp	r2, #57	@ 0x39
 801abf0:	d053      	beq.n	801ac9a <_dtoa_r+0xa3a>
 801abf2:	3201      	adds	r2, #1
 801abf4:	701a      	strb	r2, [r3, #0]
 801abf6:	e60c      	b.n	801a812 <_dtoa_r+0x5b2>
 801abf8:	2a00      	cmp	r2, #0
 801abfa:	dd07      	ble.n	801ac0c <_dtoa_r+0x9ac>
 801abfc:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801ac00:	d0ed      	beq.n	801abde <_dtoa_r+0x97e>
 801ac02:	f10a 0301 	add.w	r3, sl, #1
 801ac06:	f88b 3000 	strb.w	r3, [fp]
 801ac0a:	e602      	b.n	801a812 <_dtoa_r+0x5b2>
 801ac0c:	9b05      	ldr	r3, [sp, #20]
 801ac0e:	9a05      	ldr	r2, [sp, #20]
 801ac10:	f803 ac01 	strb.w	sl, [r3, #-1]
 801ac14:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801ac16:	4293      	cmp	r3, r2
 801ac18:	d029      	beq.n	801ac6e <_dtoa_r+0xa0e>
 801ac1a:	9901      	ldr	r1, [sp, #4]
 801ac1c:	2300      	movs	r3, #0
 801ac1e:	220a      	movs	r2, #10
 801ac20:	4648      	mov	r0, r9
 801ac22:	f000 fd21 	bl	801b668 <__multadd>
 801ac26:	45a8      	cmp	r8, r5
 801ac28:	9001      	str	r0, [sp, #4]
 801ac2a:	f04f 0300 	mov.w	r3, #0
 801ac2e:	f04f 020a 	mov.w	r2, #10
 801ac32:	4641      	mov	r1, r8
 801ac34:	4648      	mov	r0, r9
 801ac36:	d107      	bne.n	801ac48 <_dtoa_r+0x9e8>
 801ac38:	f000 fd16 	bl	801b668 <__multadd>
 801ac3c:	4680      	mov	r8, r0
 801ac3e:	4605      	mov	r5, r0
 801ac40:	9b05      	ldr	r3, [sp, #20]
 801ac42:	3301      	adds	r3, #1
 801ac44:	9305      	str	r3, [sp, #20]
 801ac46:	e775      	b.n	801ab34 <_dtoa_r+0x8d4>
 801ac48:	f000 fd0e 	bl	801b668 <__multadd>
 801ac4c:	4629      	mov	r1, r5
 801ac4e:	4680      	mov	r8, r0
 801ac50:	2300      	movs	r3, #0
 801ac52:	220a      	movs	r2, #10
 801ac54:	4648      	mov	r0, r9
 801ac56:	f000 fd07 	bl	801b668 <__multadd>
 801ac5a:	4605      	mov	r5, r0
 801ac5c:	e7f0      	b.n	801ac40 <_dtoa_r+0x9e0>
 801ac5e:	f1bb 0f00 	cmp.w	fp, #0
 801ac62:	bfcc      	ite	gt
 801ac64:	465e      	movgt	r6, fp
 801ac66:	2601      	movle	r6, #1
 801ac68:	443e      	add	r6, r7
 801ac6a:	f04f 0800 	mov.w	r8, #0
 801ac6e:	9901      	ldr	r1, [sp, #4]
 801ac70:	2201      	movs	r2, #1
 801ac72:	4648      	mov	r0, r9
 801ac74:	f000 feee 	bl	801ba54 <__lshift>
 801ac78:	4621      	mov	r1, r4
 801ac7a:	9001      	str	r0, [sp, #4]
 801ac7c:	f000 ff56 	bl	801bb2c <__mcmp>
 801ac80:	2800      	cmp	r0, #0
 801ac82:	dcaf      	bgt.n	801abe4 <_dtoa_r+0x984>
 801ac84:	d102      	bne.n	801ac8c <_dtoa_r+0xa2c>
 801ac86:	f01a 0f01 	tst.w	sl, #1
 801ac8a:	d1ab      	bne.n	801abe4 <_dtoa_r+0x984>
 801ac8c:	4633      	mov	r3, r6
 801ac8e:	461e      	mov	r6, r3
 801ac90:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801ac94:	2a30      	cmp	r2, #48	@ 0x30
 801ac96:	d0fa      	beq.n	801ac8e <_dtoa_r+0xa2e>
 801ac98:	e5bb      	b.n	801a812 <_dtoa_r+0x5b2>
 801ac9a:	429f      	cmp	r7, r3
 801ac9c:	d1a3      	bne.n	801abe6 <_dtoa_r+0x986>
 801ac9e:	9b04      	ldr	r3, [sp, #16]
 801aca0:	3301      	adds	r3, #1
 801aca2:	9304      	str	r3, [sp, #16]
 801aca4:	2331      	movs	r3, #49	@ 0x31
 801aca6:	703b      	strb	r3, [r7, #0]
 801aca8:	e5b3      	b.n	801a812 <_dtoa_r+0x5b2>
 801acaa:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801acac:	4f16      	ldr	r7, [pc, #88]	@ (801ad08 <_dtoa_r+0xaa8>)
 801acae:	b11b      	cbz	r3, 801acb8 <_dtoa_r+0xa58>
 801acb0:	f107 0308 	add.w	r3, r7, #8
 801acb4:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 801acb6:	6013      	str	r3, [r2, #0]
 801acb8:	4638      	mov	r0, r7
 801acba:	b011      	add	sp, #68	@ 0x44
 801acbc:	ecbd 8b02 	vpop	{d8}
 801acc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801acc4:	9b07      	ldr	r3, [sp, #28]
 801acc6:	2b01      	cmp	r3, #1
 801acc8:	f77f ae36 	ble.w	801a938 <_dtoa_r+0x6d8>
 801accc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801acce:	930b      	str	r3, [sp, #44]	@ 0x2c
 801acd0:	2001      	movs	r0, #1
 801acd2:	e656      	b.n	801a982 <_dtoa_r+0x722>
 801acd4:	f1bb 0f00 	cmp.w	fp, #0
 801acd8:	f77f aed7 	ble.w	801aa8a <_dtoa_r+0x82a>
 801acdc:	463e      	mov	r6, r7
 801acde:	9801      	ldr	r0, [sp, #4]
 801ace0:	4621      	mov	r1, r4
 801ace2:	f7ff fa35 	bl	801a150 <quorem>
 801ace6:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 801acea:	f806 ab01 	strb.w	sl, [r6], #1
 801acee:	1bf2      	subs	r2, r6, r7
 801acf0:	4593      	cmp	fp, r2
 801acf2:	ddb4      	ble.n	801ac5e <_dtoa_r+0x9fe>
 801acf4:	9901      	ldr	r1, [sp, #4]
 801acf6:	2300      	movs	r3, #0
 801acf8:	220a      	movs	r2, #10
 801acfa:	4648      	mov	r0, r9
 801acfc:	f000 fcb4 	bl	801b668 <__multadd>
 801ad00:	9001      	str	r0, [sp, #4]
 801ad02:	e7ec      	b.n	801acde <_dtoa_r+0xa7e>
 801ad04:	0801e491 	.word	0x0801e491
 801ad08:	0801e415 	.word	0x0801e415

0801ad0c <_free_r>:
 801ad0c:	b538      	push	{r3, r4, r5, lr}
 801ad0e:	4605      	mov	r5, r0
 801ad10:	2900      	cmp	r1, #0
 801ad12:	d041      	beq.n	801ad98 <_free_r+0x8c>
 801ad14:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801ad18:	1f0c      	subs	r4, r1, #4
 801ad1a:	2b00      	cmp	r3, #0
 801ad1c:	bfb8      	it	lt
 801ad1e:	18e4      	addlt	r4, r4, r3
 801ad20:	f000 fc34 	bl	801b58c <__malloc_lock>
 801ad24:	4a1d      	ldr	r2, [pc, #116]	@ (801ad9c <_free_r+0x90>)
 801ad26:	6813      	ldr	r3, [r2, #0]
 801ad28:	b933      	cbnz	r3, 801ad38 <_free_r+0x2c>
 801ad2a:	6063      	str	r3, [r4, #4]
 801ad2c:	6014      	str	r4, [r2, #0]
 801ad2e:	4628      	mov	r0, r5
 801ad30:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801ad34:	f000 bc30 	b.w	801b598 <__malloc_unlock>
 801ad38:	42a3      	cmp	r3, r4
 801ad3a:	d908      	bls.n	801ad4e <_free_r+0x42>
 801ad3c:	6820      	ldr	r0, [r4, #0]
 801ad3e:	1821      	adds	r1, r4, r0
 801ad40:	428b      	cmp	r3, r1
 801ad42:	bf01      	itttt	eq
 801ad44:	6819      	ldreq	r1, [r3, #0]
 801ad46:	685b      	ldreq	r3, [r3, #4]
 801ad48:	1809      	addeq	r1, r1, r0
 801ad4a:	6021      	streq	r1, [r4, #0]
 801ad4c:	e7ed      	b.n	801ad2a <_free_r+0x1e>
 801ad4e:	461a      	mov	r2, r3
 801ad50:	685b      	ldr	r3, [r3, #4]
 801ad52:	b10b      	cbz	r3, 801ad58 <_free_r+0x4c>
 801ad54:	42a3      	cmp	r3, r4
 801ad56:	d9fa      	bls.n	801ad4e <_free_r+0x42>
 801ad58:	6811      	ldr	r1, [r2, #0]
 801ad5a:	1850      	adds	r0, r2, r1
 801ad5c:	42a0      	cmp	r0, r4
 801ad5e:	d10b      	bne.n	801ad78 <_free_r+0x6c>
 801ad60:	6820      	ldr	r0, [r4, #0]
 801ad62:	4401      	add	r1, r0
 801ad64:	1850      	adds	r0, r2, r1
 801ad66:	4283      	cmp	r3, r0
 801ad68:	6011      	str	r1, [r2, #0]
 801ad6a:	d1e0      	bne.n	801ad2e <_free_r+0x22>
 801ad6c:	6818      	ldr	r0, [r3, #0]
 801ad6e:	685b      	ldr	r3, [r3, #4]
 801ad70:	6053      	str	r3, [r2, #4]
 801ad72:	4408      	add	r0, r1
 801ad74:	6010      	str	r0, [r2, #0]
 801ad76:	e7da      	b.n	801ad2e <_free_r+0x22>
 801ad78:	d902      	bls.n	801ad80 <_free_r+0x74>
 801ad7a:	230c      	movs	r3, #12
 801ad7c:	602b      	str	r3, [r5, #0]
 801ad7e:	e7d6      	b.n	801ad2e <_free_r+0x22>
 801ad80:	6820      	ldr	r0, [r4, #0]
 801ad82:	1821      	adds	r1, r4, r0
 801ad84:	428b      	cmp	r3, r1
 801ad86:	bf04      	itt	eq
 801ad88:	6819      	ldreq	r1, [r3, #0]
 801ad8a:	685b      	ldreq	r3, [r3, #4]
 801ad8c:	6063      	str	r3, [r4, #4]
 801ad8e:	bf04      	itt	eq
 801ad90:	1809      	addeq	r1, r1, r0
 801ad92:	6021      	streq	r1, [r4, #0]
 801ad94:	6054      	str	r4, [r2, #4]
 801ad96:	e7ca      	b.n	801ad2e <_free_r+0x22>
 801ad98:	bd38      	pop	{r3, r4, r5, pc}
 801ad9a:	bf00      	nop
 801ad9c:	240183e4 	.word	0x240183e4

0801ada0 <rshift>:
 801ada0:	6903      	ldr	r3, [r0, #16]
 801ada2:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801ada6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801adaa:	ea4f 1261 	mov.w	r2, r1, asr #5
 801adae:	f100 0414 	add.w	r4, r0, #20
 801adb2:	dd45      	ble.n	801ae40 <rshift+0xa0>
 801adb4:	f011 011f 	ands.w	r1, r1, #31
 801adb8:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 801adbc:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801adc0:	d10c      	bne.n	801addc <rshift+0x3c>
 801adc2:	f100 0710 	add.w	r7, r0, #16
 801adc6:	4629      	mov	r1, r5
 801adc8:	42b1      	cmp	r1, r6
 801adca:	d334      	bcc.n	801ae36 <rshift+0x96>
 801adcc:	1a9b      	subs	r3, r3, r2
 801adce:	009b      	lsls	r3, r3, #2
 801add0:	1eea      	subs	r2, r5, #3
 801add2:	4296      	cmp	r6, r2
 801add4:	bf38      	it	cc
 801add6:	2300      	movcc	r3, #0
 801add8:	4423      	add	r3, r4
 801adda:	e015      	b.n	801ae08 <rshift+0x68>
 801addc:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801ade0:	f1c1 0820 	rsb	r8, r1, #32
 801ade4:	40cf      	lsrs	r7, r1
 801ade6:	f105 0e04 	add.w	lr, r5, #4
 801adea:	46a1      	mov	r9, r4
 801adec:	4576      	cmp	r6, lr
 801adee:	46f4      	mov	ip, lr
 801adf0:	d815      	bhi.n	801ae1e <rshift+0x7e>
 801adf2:	1a9a      	subs	r2, r3, r2
 801adf4:	0092      	lsls	r2, r2, #2
 801adf6:	3a04      	subs	r2, #4
 801adf8:	3501      	adds	r5, #1
 801adfa:	42ae      	cmp	r6, r5
 801adfc:	bf38      	it	cc
 801adfe:	2200      	movcc	r2, #0
 801ae00:	18a3      	adds	r3, r4, r2
 801ae02:	50a7      	str	r7, [r4, r2]
 801ae04:	b107      	cbz	r7, 801ae08 <rshift+0x68>
 801ae06:	3304      	adds	r3, #4
 801ae08:	1b1a      	subs	r2, r3, r4
 801ae0a:	42a3      	cmp	r3, r4
 801ae0c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801ae10:	bf08      	it	eq
 801ae12:	2300      	moveq	r3, #0
 801ae14:	6102      	str	r2, [r0, #16]
 801ae16:	bf08      	it	eq
 801ae18:	6143      	streq	r3, [r0, #20]
 801ae1a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801ae1e:	f8dc c000 	ldr.w	ip, [ip]
 801ae22:	fa0c fc08 	lsl.w	ip, ip, r8
 801ae26:	ea4c 0707 	orr.w	r7, ip, r7
 801ae2a:	f849 7b04 	str.w	r7, [r9], #4
 801ae2e:	f85e 7b04 	ldr.w	r7, [lr], #4
 801ae32:	40cf      	lsrs	r7, r1
 801ae34:	e7da      	b.n	801adec <rshift+0x4c>
 801ae36:	f851 cb04 	ldr.w	ip, [r1], #4
 801ae3a:	f847 cf04 	str.w	ip, [r7, #4]!
 801ae3e:	e7c3      	b.n	801adc8 <rshift+0x28>
 801ae40:	4623      	mov	r3, r4
 801ae42:	e7e1      	b.n	801ae08 <rshift+0x68>

0801ae44 <__hexdig_fun>:
 801ae44:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 801ae48:	2b09      	cmp	r3, #9
 801ae4a:	d802      	bhi.n	801ae52 <__hexdig_fun+0xe>
 801ae4c:	3820      	subs	r0, #32
 801ae4e:	b2c0      	uxtb	r0, r0
 801ae50:	4770      	bx	lr
 801ae52:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 801ae56:	2b05      	cmp	r3, #5
 801ae58:	d801      	bhi.n	801ae5e <__hexdig_fun+0x1a>
 801ae5a:	3847      	subs	r0, #71	@ 0x47
 801ae5c:	e7f7      	b.n	801ae4e <__hexdig_fun+0xa>
 801ae5e:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 801ae62:	2b05      	cmp	r3, #5
 801ae64:	d801      	bhi.n	801ae6a <__hexdig_fun+0x26>
 801ae66:	3827      	subs	r0, #39	@ 0x27
 801ae68:	e7f1      	b.n	801ae4e <__hexdig_fun+0xa>
 801ae6a:	2000      	movs	r0, #0
 801ae6c:	4770      	bx	lr
	...

0801ae70 <__gethex>:
 801ae70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ae74:	b085      	sub	sp, #20
 801ae76:	468a      	mov	sl, r1
 801ae78:	9302      	str	r3, [sp, #8]
 801ae7a:	680b      	ldr	r3, [r1, #0]
 801ae7c:	9001      	str	r0, [sp, #4]
 801ae7e:	4690      	mov	r8, r2
 801ae80:	1c9c      	adds	r4, r3, #2
 801ae82:	46a1      	mov	r9, r4
 801ae84:	f814 0b01 	ldrb.w	r0, [r4], #1
 801ae88:	2830      	cmp	r0, #48	@ 0x30
 801ae8a:	d0fa      	beq.n	801ae82 <__gethex+0x12>
 801ae8c:	eba9 0303 	sub.w	r3, r9, r3
 801ae90:	f1a3 0b02 	sub.w	fp, r3, #2
 801ae94:	f7ff ffd6 	bl	801ae44 <__hexdig_fun>
 801ae98:	4605      	mov	r5, r0
 801ae9a:	2800      	cmp	r0, #0
 801ae9c:	d168      	bne.n	801af70 <__gethex+0x100>
 801ae9e:	49a0      	ldr	r1, [pc, #640]	@ (801b120 <__gethex+0x2b0>)
 801aea0:	2201      	movs	r2, #1
 801aea2:	4648      	mov	r0, r9
 801aea4:	f7ff f8b2 	bl	801a00c <strncmp>
 801aea8:	4607      	mov	r7, r0
 801aeaa:	2800      	cmp	r0, #0
 801aeac:	d167      	bne.n	801af7e <__gethex+0x10e>
 801aeae:	f899 0001 	ldrb.w	r0, [r9, #1]
 801aeb2:	4626      	mov	r6, r4
 801aeb4:	f7ff ffc6 	bl	801ae44 <__hexdig_fun>
 801aeb8:	2800      	cmp	r0, #0
 801aeba:	d062      	beq.n	801af82 <__gethex+0x112>
 801aebc:	4623      	mov	r3, r4
 801aebe:	7818      	ldrb	r0, [r3, #0]
 801aec0:	2830      	cmp	r0, #48	@ 0x30
 801aec2:	4699      	mov	r9, r3
 801aec4:	f103 0301 	add.w	r3, r3, #1
 801aec8:	d0f9      	beq.n	801aebe <__gethex+0x4e>
 801aeca:	f7ff ffbb 	bl	801ae44 <__hexdig_fun>
 801aece:	fab0 f580 	clz	r5, r0
 801aed2:	096d      	lsrs	r5, r5, #5
 801aed4:	f04f 0b01 	mov.w	fp, #1
 801aed8:	464a      	mov	r2, r9
 801aeda:	4616      	mov	r6, r2
 801aedc:	3201      	adds	r2, #1
 801aede:	7830      	ldrb	r0, [r6, #0]
 801aee0:	f7ff ffb0 	bl	801ae44 <__hexdig_fun>
 801aee4:	2800      	cmp	r0, #0
 801aee6:	d1f8      	bne.n	801aeda <__gethex+0x6a>
 801aee8:	498d      	ldr	r1, [pc, #564]	@ (801b120 <__gethex+0x2b0>)
 801aeea:	2201      	movs	r2, #1
 801aeec:	4630      	mov	r0, r6
 801aeee:	f7ff f88d 	bl	801a00c <strncmp>
 801aef2:	2800      	cmp	r0, #0
 801aef4:	d13f      	bne.n	801af76 <__gethex+0x106>
 801aef6:	b944      	cbnz	r4, 801af0a <__gethex+0x9a>
 801aef8:	1c74      	adds	r4, r6, #1
 801aefa:	4622      	mov	r2, r4
 801aefc:	4616      	mov	r6, r2
 801aefe:	3201      	adds	r2, #1
 801af00:	7830      	ldrb	r0, [r6, #0]
 801af02:	f7ff ff9f 	bl	801ae44 <__hexdig_fun>
 801af06:	2800      	cmp	r0, #0
 801af08:	d1f8      	bne.n	801aefc <__gethex+0x8c>
 801af0a:	1ba4      	subs	r4, r4, r6
 801af0c:	00a7      	lsls	r7, r4, #2
 801af0e:	7833      	ldrb	r3, [r6, #0]
 801af10:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 801af14:	2b50      	cmp	r3, #80	@ 0x50
 801af16:	d13e      	bne.n	801af96 <__gethex+0x126>
 801af18:	7873      	ldrb	r3, [r6, #1]
 801af1a:	2b2b      	cmp	r3, #43	@ 0x2b
 801af1c:	d033      	beq.n	801af86 <__gethex+0x116>
 801af1e:	2b2d      	cmp	r3, #45	@ 0x2d
 801af20:	d034      	beq.n	801af8c <__gethex+0x11c>
 801af22:	1c71      	adds	r1, r6, #1
 801af24:	2400      	movs	r4, #0
 801af26:	7808      	ldrb	r0, [r1, #0]
 801af28:	f7ff ff8c 	bl	801ae44 <__hexdig_fun>
 801af2c:	1e43      	subs	r3, r0, #1
 801af2e:	b2db      	uxtb	r3, r3
 801af30:	2b18      	cmp	r3, #24
 801af32:	d830      	bhi.n	801af96 <__gethex+0x126>
 801af34:	f1a0 0210 	sub.w	r2, r0, #16
 801af38:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 801af3c:	f7ff ff82 	bl	801ae44 <__hexdig_fun>
 801af40:	f100 3cff 	add.w	ip, r0, #4294967295
 801af44:	fa5f fc8c 	uxtb.w	ip, ip
 801af48:	f1bc 0f18 	cmp.w	ip, #24
 801af4c:	f04f 030a 	mov.w	r3, #10
 801af50:	d91e      	bls.n	801af90 <__gethex+0x120>
 801af52:	b104      	cbz	r4, 801af56 <__gethex+0xe6>
 801af54:	4252      	negs	r2, r2
 801af56:	4417      	add	r7, r2
 801af58:	f8ca 1000 	str.w	r1, [sl]
 801af5c:	b1ed      	cbz	r5, 801af9a <__gethex+0x12a>
 801af5e:	f1bb 0f00 	cmp.w	fp, #0
 801af62:	bf0c      	ite	eq
 801af64:	2506      	moveq	r5, #6
 801af66:	2500      	movne	r5, #0
 801af68:	4628      	mov	r0, r5
 801af6a:	b005      	add	sp, #20
 801af6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801af70:	2500      	movs	r5, #0
 801af72:	462c      	mov	r4, r5
 801af74:	e7b0      	b.n	801aed8 <__gethex+0x68>
 801af76:	2c00      	cmp	r4, #0
 801af78:	d1c7      	bne.n	801af0a <__gethex+0x9a>
 801af7a:	4627      	mov	r7, r4
 801af7c:	e7c7      	b.n	801af0e <__gethex+0x9e>
 801af7e:	464e      	mov	r6, r9
 801af80:	462f      	mov	r7, r5
 801af82:	2501      	movs	r5, #1
 801af84:	e7c3      	b.n	801af0e <__gethex+0x9e>
 801af86:	2400      	movs	r4, #0
 801af88:	1cb1      	adds	r1, r6, #2
 801af8a:	e7cc      	b.n	801af26 <__gethex+0xb6>
 801af8c:	2401      	movs	r4, #1
 801af8e:	e7fb      	b.n	801af88 <__gethex+0x118>
 801af90:	fb03 0002 	mla	r0, r3, r2, r0
 801af94:	e7ce      	b.n	801af34 <__gethex+0xc4>
 801af96:	4631      	mov	r1, r6
 801af98:	e7de      	b.n	801af58 <__gethex+0xe8>
 801af9a:	eba6 0309 	sub.w	r3, r6, r9
 801af9e:	3b01      	subs	r3, #1
 801afa0:	4629      	mov	r1, r5
 801afa2:	2b07      	cmp	r3, #7
 801afa4:	dc0a      	bgt.n	801afbc <__gethex+0x14c>
 801afa6:	9801      	ldr	r0, [sp, #4]
 801afa8:	f000 fafc 	bl	801b5a4 <_Balloc>
 801afac:	4604      	mov	r4, r0
 801afae:	b940      	cbnz	r0, 801afc2 <__gethex+0x152>
 801afb0:	4b5c      	ldr	r3, [pc, #368]	@ (801b124 <__gethex+0x2b4>)
 801afb2:	4602      	mov	r2, r0
 801afb4:	21e4      	movs	r1, #228	@ 0xe4
 801afb6:	485c      	ldr	r0, [pc, #368]	@ (801b128 <__gethex+0x2b8>)
 801afb8:	f001 f9de 	bl	801c378 <__assert_func>
 801afbc:	3101      	adds	r1, #1
 801afbe:	105b      	asrs	r3, r3, #1
 801afc0:	e7ef      	b.n	801afa2 <__gethex+0x132>
 801afc2:	f100 0a14 	add.w	sl, r0, #20
 801afc6:	2300      	movs	r3, #0
 801afc8:	4655      	mov	r5, sl
 801afca:	469b      	mov	fp, r3
 801afcc:	45b1      	cmp	r9, r6
 801afce:	d337      	bcc.n	801b040 <__gethex+0x1d0>
 801afd0:	f845 bb04 	str.w	fp, [r5], #4
 801afd4:	eba5 050a 	sub.w	r5, r5, sl
 801afd8:	10ad      	asrs	r5, r5, #2
 801afda:	6125      	str	r5, [r4, #16]
 801afdc:	4658      	mov	r0, fp
 801afde:	f000 fbd3 	bl	801b788 <__hi0bits>
 801afe2:	016d      	lsls	r5, r5, #5
 801afe4:	f8d8 6000 	ldr.w	r6, [r8]
 801afe8:	1a2d      	subs	r5, r5, r0
 801afea:	42b5      	cmp	r5, r6
 801afec:	dd54      	ble.n	801b098 <__gethex+0x228>
 801afee:	1bad      	subs	r5, r5, r6
 801aff0:	4629      	mov	r1, r5
 801aff2:	4620      	mov	r0, r4
 801aff4:	f000 ff64 	bl	801bec0 <__any_on>
 801aff8:	4681      	mov	r9, r0
 801affa:	b178      	cbz	r0, 801b01c <__gethex+0x1ac>
 801affc:	1e6b      	subs	r3, r5, #1
 801affe:	1159      	asrs	r1, r3, #5
 801b000:	f003 021f 	and.w	r2, r3, #31
 801b004:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 801b008:	f04f 0901 	mov.w	r9, #1
 801b00c:	fa09 f202 	lsl.w	r2, r9, r2
 801b010:	420a      	tst	r2, r1
 801b012:	d003      	beq.n	801b01c <__gethex+0x1ac>
 801b014:	454b      	cmp	r3, r9
 801b016:	dc36      	bgt.n	801b086 <__gethex+0x216>
 801b018:	f04f 0902 	mov.w	r9, #2
 801b01c:	4629      	mov	r1, r5
 801b01e:	4620      	mov	r0, r4
 801b020:	f7ff febe 	bl	801ada0 <rshift>
 801b024:	442f      	add	r7, r5
 801b026:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801b02a:	42bb      	cmp	r3, r7
 801b02c:	da42      	bge.n	801b0b4 <__gethex+0x244>
 801b02e:	9801      	ldr	r0, [sp, #4]
 801b030:	4621      	mov	r1, r4
 801b032:	f000 faf7 	bl	801b624 <_Bfree>
 801b036:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801b038:	2300      	movs	r3, #0
 801b03a:	6013      	str	r3, [r2, #0]
 801b03c:	25a3      	movs	r5, #163	@ 0xa3
 801b03e:	e793      	b.n	801af68 <__gethex+0xf8>
 801b040:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 801b044:	2a2e      	cmp	r2, #46	@ 0x2e
 801b046:	d012      	beq.n	801b06e <__gethex+0x1fe>
 801b048:	2b20      	cmp	r3, #32
 801b04a:	d104      	bne.n	801b056 <__gethex+0x1e6>
 801b04c:	f845 bb04 	str.w	fp, [r5], #4
 801b050:	f04f 0b00 	mov.w	fp, #0
 801b054:	465b      	mov	r3, fp
 801b056:	7830      	ldrb	r0, [r6, #0]
 801b058:	9303      	str	r3, [sp, #12]
 801b05a:	f7ff fef3 	bl	801ae44 <__hexdig_fun>
 801b05e:	9b03      	ldr	r3, [sp, #12]
 801b060:	f000 000f 	and.w	r0, r0, #15
 801b064:	4098      	lsls	r0, r3
 801b066:	ea4b 0b00 	orr.w	fp, fp, r0
 801b06a:	3304      	adds	r3, #4
 801b06c:	e7ae      	b.n	801afcc <__gethex+0x15c>
 801b06e:	45b1      	cmp	r9, r6
 801b070:	d8ea      	bhi.n	801b048 <__gethex+0x1d8>
 801b072:	492b      	ldr	r1, [pc, #172]	@ (801b120 <__gethex+0x2b0>)
 801b074:	9303      	str	r3, [sp, #12]
 801b076:	2201      	movs	r2, #1
 801b078:	4630      	mov	r0, r6
 801b07a:	f7fe ffc7 	bl	801a00c <strncmp>
 801b07e:	9b03      	ldr	r3, [sp, #12]
 801b080:	2800      	cmp	r0, #0
 801b082:	d1e1      	bne.n	801b048 <__gethex+0x1d8>
 801b084:	e7a2      	b.n	801afcc <__gethex+0x15c>
 801b086:	1ea9      	subs	r1, r5, #2
 801b088:	4620      	mov	r0, r4
 801b08a:	f000 ff19 	bl	801bec0 <__any_on>
 801b08e:	2800      	cmp	r0, #0
 801b090:	d0c2      	beq.n	801b018 <__gethex+0x1a8>
 801b092:	f04f 0903 	mov.w	r9, #3
 801b096:	e7c1      	b.n	801b01c <__gethex+0x1ac>
 801b098:	da09      	bge.n	801b0ae <__gethex+0x23e>
 801b09a:	1b75      	subs	r5, r6, r5
 801b09c:	4621      	mov	r1, r4
 801b09e:	9801      	ldr	r0, [sp, #4]
 801b0a0:	462a      	mov	r2, r5
 801b0a2:	f000 fcd7 	bl	801ba54 <__lshift>
 801b0a6:	1b7f      	subs	r7, r7, r5
 801b0a8:	4604      	mov	r4, r0
 801b0aa:	f100 0a14 	add.w	sl, r0, #20
 801b0ae:	f04f 0900 	mov.w	r9, #0
 801b0b2:	e7b8      	b.n	801b026 <__gethex+0x1b6>
 801b0b4:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801b0b8:	42bd      	cmp	r5, r7
 801b0ba:	dd6f      	ble.n	801b19c <__gethex+0x32c>
 801b0bc:	1bed      	subs	r5, r5, r7
 801b0be:	42ae      	cmp	r6, r5
 801b0c0:	dc34      	bgt.n	801b12c <__gethex+0x2bc>
 801b0c2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801b0c6:	2b02      	cmp	r3, #2
 801b0c8:	d022      	beq.n	801b110 <__gethex+0x2a0>
 801b0ca:	2b03      	cmp	r3, #3
 801b0cc:	d024      	beq.n	801b118 <__gethex+0x2a8>
 801b0ce:	2b01      	cmp	r3, #1
 801b0d0:	d115      	bne.n	801b0fe <__gethex+0x28e>
 801b0d2:	42ae      	cmp	r6, r5
 801b0d4:	d113      	bne.n	801b0fe <__gethex+0x28e>
 801b0d6:	2e01      	cmp	r6, #1
 801b0d8:	d10b      	bne.n	801b0f2 <__gethex+0x282>
 801b0da:	9a02      	ldr	r2, [sp, #8]
 801b0dc:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801b0e0:	6013      	str	r3, [r2, #0]
 801b0e2:	2301      	movs	r3, #1
 801b0e4:	6123      	str	r3, [r4, #16]
 801b0e6:	f8ca 3000 	str.w	r3, [sl]
 801b0ea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801b0ec:	2562      	movs	r5, #98	@ 0x62
 801b0ee:	601c      	str	r4, [r3, #0]
 801b0f0:	e73a      	b.n	801af68 <__gethex+0xf8>
 801b0f2:	1e71      	subs	r1, r6, #1
 801b0f4:	4620      	mov	r0, r4
 801b0f6:	f000 fee3 	bl	801bec0 <__any_on>
 801b0fa:	2800      	cmp	r0, #0
 801b0fc:	d1ed      	bne.n	801b0da <__gethex+0x26a>
 801b0fe:	9801      	ldr	r0, [sp, #4]
 801b100:	4621      	mov	r1, r4
 801b102:	f000 fa8f 	bl	801b624 <_Bfree>
 801b106:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801b108:	2300      	movs	r3, #0
 801b10a:	6013      	str	r3, [r2, #0]
 801b10c:	2550      	movs	r5, #80	@ 0x50
 801b10e:	e72b      	b.n	801af68 <__gethex+0xf8>
 801b110:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801b112:	2b00      	cmp	r3, #0
 801b114:	d1f3      	bne.n	801b0fe <__gethex+0x28e>
 801b116:	e7e0      	b.n	801b0da <__gethex+0x26a>
 801b118:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801b11a:	2b00      	cmp	r3, #0
 801b11c:	d1dd      	bne.n	801b0da <__gethex+0x26a>
 801b11e:	e7ee      	b.n	801b0fe <__gethex+0x28e>
 801b120:	0801e284 	.word	0x0801e284
 801b124:	0801e491 	.word	0x0801e491
 801b128:	0801e4a2 	.word	0x0801e4a2
 801b12c:	1e6f      	subs	r7, r5, #1
 801b12e:	f1b9 0f00 	cmp.w	r9, #0
 801b132:	d130      	bne.n	801b196 <__gethex+0x326>
 801b134:	b127      	cbz	r7, 801b140 <__gethex+0x2d0>
 801b136:	4639      	mov	r1, r7
 801b138:	4620      	mov	r0, r4
 801b13a:	f000 fec1 	bl	801bec0 <__any_on>
 801b13e:	4681      	mov	r9, r0
 801b140:	117a      	asrs	r2, r7, #5
 801b142:	2301      	movs	r3, #1
 801b144:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 801b148:	f007 071f 	and.w	r7, r7, #31
 801b14c:	40bb      	lsls	r3, r7
 801b14e:	4213      	tst	r3, r2
 801b150:	4629      	mov	r1, r5
 801b152:	4620      	mov	r0, r4
 801b154:	bf18      	it	ne
 801b156:	f049 0902 	orrne.w	r9, r9, #2
 801b15a:	f7ff fe21 	bl	801ada0 <rshift>
 801b15e:	f8d8 7004 	ldr.w	r7, [r8, #4]
 801b162:	1b76      	subs	r6, r6, r5
 801b164:	2502      	movs	r5, #2
 801b166:	f1b9 0f00 	cmp.w	r9, #0
 801b16a:	d047      	beq.n	801b1fc <__gethex+0x38c>
 801b16c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801b170:	2b02      	cmp	r3, #2
 801b172:	d015      	beq.n	801b1a0 <__gethex+0x330>
 801b174:	2b03      	cmp	r3, #3
 801b176:	d017      	beq.n	801b1a8 <__gethex+0x338>
 801b178:	2b01      	cmp	r3, #1
 801b17a:	d109      	bne.n	801b190 <__gethex+0x320>
 801b17c:	f019 0f02 	tst.w	r9, #2
 801b180:	d006      	beq.n	801b190 <__gethex+0x320>
 801b182:	f8da 3000 	ldr.w	r3, [sl]
 801b186:	ea49 0903 	orr.w	r9, r9, r3
 801b18a:	f019 0f01 	tst.w	r9, #1
 801b18e:	d10e      	bne.n	801b1ae <__gethex+0x33e>
 801b190:	f045 0510 	orr.w	r5, r5, #16
 801b194:	e032      	b.n	801b1fc <__gethex+0x38c>
 801b196:	f04f 0901 	mov.w	r9, #1
 801b19a:	e7d1      	b.n	801b140 <__gethex+0x2d0>
 801b19c:	2501      	movs	r5, #1
 801b19e:	e7e2      	b.n	801b166 <__gethex+0x2f6>
 801b1a0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801b1a2:	f1c3 0301 	rsb	r3, r3, #1
 801b1a6:	930f      	str	r3, [sp, #60]	@ 0x3c
 801b1a8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801b1aa:	2b00      	cmp	r3, #0
 801b1ac:	d0f0      	beq.n	801b190 <__gethex+0x320>
 801b1ae:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801b1b2:	f104 0314 	add.w	r3, r4, #20
 801b1b6:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801b1ba:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 801b1be:	f04f 0c00 	mov.w	ip, #0
 801b1c2:	4618      	mov	r0, r3
 801b1c4:	f853 2b04 	ldr.w	r2, [r3], #4
 801b1c8:	f1b2 3fff 	cmp.w	r2, #4294967295
 801b1cc:	d01b      	beq.n	801b206 <__gethex+0x396>
 801b1ce:	3201      	adds	r2, #1
 801b1d0:	6002      	str	r2, [r0, #0]
 801b1d2:	2d02      	cmp	r5, #2
 801b1d4:	f104 0314 	add.w	r3, r4, #20
 801b1d8:	d13c      	bne.n	801b254 <__gethex+0x3e4>
 801b1da:	f8d8 2000 	ldr.w	r2, [r8]
 801b1de:	3a01      	subs	r2, #1
 801b1e0:	42b2      	cmp	r2, r6
 801b1e2:	d109      	bne.n	801b1f8 <__gethex+0x388>
 801b1e4:	1171      	asrs	r1, r6, #5
 801b1e6:	2201      	movs	r2, #1
 801b1e8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801b1ec:	f006 061f 	and.w	r6, r6, #31
 801b1f0:	fa02 f606 	lsl.w	r6, r2, r6
 801b1f4:	421e      	tst	r6, r3
 801b1f6:	d13a      	bne.n	801b26e <__gethex+0x3fe>
 801b1f8:	f045 0520 	orr.w	r5, r5, #32
 801b1fc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801b1fe:	601c      	str	r4, [r3, #0]
 801b200:	9b02      	ldr	r3, [sp, #8]
 801b202:	601f      	str	r7, [r3, #0]
 801b204:	e6b0      	b.n	801af68 <__gethex+0xf8>
 801b206:	4299      	cmp	r1, r3
 801b208:	f843 cc04 	str.w	ip, [r3, #-4]
 801b20c:	d8d9      	bhi.n	801b1c2 <__gethex+0x352>
 801b20e:	68a3      	ldr	r3, [r4, #8]
 801b210:	459b      	cmp	fp, r3
 801b212:	db17      	blt.n	801b244 <__gethex+0x3d4>
 801b214:	6861      	ldr	r1, [r4, #4]
 801b216:	9801      	ldr	r0, [sp, #4]
 801b218:	3101      	adds	r1, #1
 801b21a:	f000 f9c3 	bl	801b5a4 <_Balloc>
 801b21e:	4681      	mov	r9, r0
 801b220:	b918      	cbnz	r0, 801b22a <__gethex+0x3ba>
 801b222:	4b1a      	ldr	r3, [pc, #104]	@ (801b28c <__gethex+0x41c>)
 801b224:	4602      	mov	r2, r0
 801b226:	2184      	movs	r1, #132	@ 0x84
 801b228:	e6c5      	b.n	801afb6 <__gethex+0x146>
 801b22a:	6922      	ldr	r2, [r4, #16]
 801b22c:	3202      	adds	r2, #2
 801b22e:	f104 010c 	add.w	r1, r4, #12
 801b232:	0092      	lsls	r2, r2, #2
 801b234:	300c      	adds	r0, #12
 801b236:	f7fe ff72 	bl	801a11e <memcpy>
 801b23a:	4621      	mov	r1, r4
 801b23c:	9801      	ldr	r0, [sp, #4]
 801b23e:	f000 f9f1 	bl	801b624 <_Bfree>
 801b242:	464c      	mov	r4, r9
 801b244:	6923      	ldr	r3, [r4, #16]
 801b246:	1c5a      	adds	r2, r3, #1
 801b248:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801b24c:	6122      	str	r2, [r4, #16]
 801b24e:	2201      	movs	r2, #1
 801b250:	615a      	str	r2, [r3, #20]
 801b252:	e7be      	b.n	801b1d2 <__gethex+0x362>
 801b254:	6922      	ldr	r2, [r4, #16]
 801b256:	455a      	cmp	r2, fp
 801b258:	dd0b      	ble.n	801b272 <__gethex+0x402>
 801b25a:	2101      	movs	r1, #1
 801b25c:	4620      	mov	r0, r4
 801b25e:	f7ff fd9f 	bl	801ada0 <rshift>
 801b262:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801b266:	3701      	adds	r7, #1
 801b268:	42bb      	cmp	r3, r7
 801b26a:	f6ff aee0 	blt.w	801b02e <__gethex+0x1be>
 801b26e:	2501      	movs	r5, #1
 801b270:	e7c2      	b.n	801b1f8 <__gethex+0x388>
 801b272:	f016 061f 	ands.w	r6, r6, #31
 801b276:	d0fa      	beq.n	801b26e <__gethex+0x3fe>
 801b278:	4453      	add	r3, sl
 801b27a:	f1c6 0620 	rsb	r6, r6, #32
 801b27e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 801b282:	f000 fa81 	bl	801b788 <__hi0bits>
 801b286:	42b0      	cmp	r0, r6
 801b288:	dbe7      	blt.n	801b25a <__gethex+0x3ea>
 801b28a:	e7f0      	b.n	801b26e <__gethex+0x3fe>
 801b28c:	0801e491 	.word	0x0801e491

0801b290 <L_shift>:
 801b290:	f1c2 0208 	rsb	r2, r2, #8
 801b294:	0092      	lsls	r2, r2, #2
 801b296:	b570      	push	{r4, r5, r6, lr}
 801b298:	f1c2 0620 	rsb	r6, r2, #32
 801b29c:	6843      	ldr	r3, [r0, #4]
 801b29e:	6804      	ldr	r4, [r0, #0]
 801b2a0:	fa03 f506 	lsl.w	r5, r3, r6
 801b2a4:	432c      	orrs	r4, r5
 801b2a6:	40d3      	lsrs	r3, r2
 801b2a8:	6004      	str	r4, [r0, #0]
 801b2aa:	f840 3f04 	str.w	r3, [r0, #4]!
 801b2ae:	4288      	cmp	r0, r1
 801b2b0:	d3f4      	bcc.n	801b29c <L_shift+0xc>
 801b2b2:	bd70      	pop	{r4, r5, r6, pc}

0801b2b4 <__match>:
 801b2b4:	b530      	push	{r4, r5, lr}
 801b2b6:	6803      	ldr	r3, [r0, #0]
 801b2b8:	3301      	adds	r3, #1
 801b2ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 801b2be:	b914      	cbnz	r4, 801b2c6 <__match+0x12>
 801b2c0:	6003      	str	r3, [r0, #0]
 801b2c2:	2001      	movs	r0, #1
 801b2c4:	bd30      	pop	{r4, r5, pc}
 801b2c6:	f813 2b01 	ldrb.w	r2, [r3], #1
 801b2ca:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 801b2ce:	2d19      	cmp	r5, #25
 801b2d0:	bf98      	it	ls
 801b2d2:	3220      	addls	r2, #32
 801b2d4:	42a2      	cmp	r2, r4
 801b2d6:	d0f0      	beq.n	801b2ba <__match+0x6>
 801b2d8:	2000      	movs	r0, #0
 801b2da:	e7f3      	b.n	801b2c4 <__match+0x10>

0801b2dc <__hexnan>:
 801b2dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b2e0:	680b      	ldr	r3, [r1, #0]
 801b2e2:	6801      	ldr	r1, [r0, #0]
 801b2e4:	115e      	asrs	r6, r3, #5
 801b2e6:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801b2ea:	f013 031f 	ands.w	r3, r3, #31
 801b2ee:	b087      	sub	sp, #28
 801b2f0:	bf18      	it	ne
 801b2f2:	3604      	addne	r6, #4
 801b2f4:	2500      	movs	r5, #0
 801b2f6:	1f37      	subs	r7, r6, #4
 801b2f8:	4682      	mov	sl, r0
 801b2fa:	4690      	mov	r8, r2
 801b2fc:	9301      	str	r3, [sp, #4]
 801b2fe:	f846 5c04 	str.w	r5, [r6, #-4]
 801b302:	46b9      	mov	r9, r7
 801b304:	463c      	mov	r4, r7
 801b306:	9502      	str	r5, [sp, #8]
 801b308:	46ab      	mov	fp, r5
 801b30a:	784a      	ldrb	r2, [r1, #1]
 801b30c:	1c4b      	adds	r3, r1, #1
 801b30e:	9303      	str	r3, [sp, #12]
 801b310:	b342      	cbz	r2, 801b364 <__hexnan+0x88>
 801b312:	4610      	mov	r0, r2
 801b314:	9105      	str	r1, [sp, #20]
 801b316:	9204      	str	r2, [sp, #16]
 801b318:	f7ff fd94 	bl	801ae44 <__hexdig_fun>
 801b31c:	2800      	cmp	r0, #0
 801b31e:	d151      	bne.n	801b3c4 <__hexnan+0xe8>
 801b320:	9a04      	ldr	r2, [sp, #16]
 801b322:	9905      	ldr	r1, [sp, #20]
 801b324:	2a20      	cmp	r2, #32
 801b326:	d818      	bhi.n	801b35a <__hexnan+0x7e>
 801b328:	9b02      	ldr	r3, [sp, #8]
 801b32a:	459b      	cmp	fp, r3
 801b32c:	dd13      	ble.n	801b356 <__hexnan+0x7a>
 801b32e:	454c      	cmp	r4, r9
 801b330:	d206      	bcs.n	801b340 <__hexnan+0x64>
 801b332:	2d07      	cmp	r5, #7
 801b334:	dc04      	bgt.n	801b340 <__hexnan+0x64>
 801b336:	462a      	mov	r2, r5
 801b338:	4649      	mov	r1, r9
 801b33a:	4620      	mov	r0, r4
 801b33c:	f7ff ffa8 	bl	801b290 <L_shift>
 801b340:	4544      	cmp	r4, r8
 801b342:	d952      	bls.n	801b3ea <__hexnan+0x10e>
 801b344:	2300      	movs	r3, #0
 801b346:	f1a4 0904 	sub.w	r9, r4, #4
 801b34a:	f844 3c04 	str.w	r3, [r4, #-4]
 801b34e:	f8cd b008 	str.w	fp, [sp, #8]
 801b352:	464c      	mov	r4, r9
 801b354:	461d      	mov	r5, r3
 801b356:	9903      	ldr	r1, [sp, #12]
 801b358:	e7d7      	b.n	801b30a <__hexnan+0x2e>
 801b35a:	2a29      	cmp	r2, #41	@ 0x29
 801b35c:	d157      	bne.n	801b40e <__hexnan+0x132>
 801b35e:	3102      	adds	r1, #2
 801b360:	f8ca 1000 	str.w	r1, [sl]
 801b364:	f1bb 0f00 	cmp.w	fp, #0
 801b368:	d051      	beq.n	801b40e <__hexnan+0x132>
 801b36a:	454c      	cmp	r4, r9
 801b36c:	d206      	bcs.n	801b37c <__hexnan+0xa0>
 801b36e:	2d07      	cmp	r5, #7
 801b370:	dc04      	bgt.n	801b37c <__hexnan+0xa0>
 801b372:	462a      	mov	r2, r5
 801b374:	4649      	mov	r1, r9
 801b376:	4620      	mov	r0, r4
 801b378:	f7ff ff8a 	bl	801b290 <L_shift>
 801b37c:	4544      	cmp	r4, r8
 801b37e:	d936      	bls.n	801b3ee <__hexnan+0x112>
 801b380:	f1a8 0204 	sub.w	r2, r8, #4
 801b384:	4623      	mov	r3, r4
 801b386:	f853 1b04 	ldr.w	r1, [r3], #4
 801b38a:	f842 1f04 	str.w	r1, [r2, #4]!
 801b38e:	429f      	cmp	r7, r3
 801b390:	d2f9      	bcs.n	801b386 <__hexnan+0xaa>
 801b392:	1b3b      	subs	r3, r7, r4
 801b394:	f023 0303 	bic.w	r3, r3, #3
 801b398:	3304      	adds	r3, #4
 801b39a:	3401      	adds	r4, #1
 801b39c:	3e03      	subs	r6, #3
 801b39e:	42b4      	cmp	r4, r6
 801b3a0:	bf88      	it	hi
 801b3a2:	2304      	movhi	r3, #4
 801b3a4:	4443      	add	r3, r8
 801b3a6:	2200      	movs	r2, #0
 801b3a8:	f843 2b04 	str.w	r2, [r3], #4
 801b3ac:	429f      	cmp	r7, r3
 801b3ae:	d2fb      	bcs.n	801b3a8 <__hexnan+0xcc>
 801b3b0:	683b      	ldr	r3, [r7, #0]
 801b3b2:	b91b      	cbnz	r3, 801b3bc <__hexnan+0xe0>
 801b3b4:	4547      	cmp	r7, r8
 801b3b6:	d128      	bne.n	801b40a <__hexnan+0x12e>
 801b3b8:	2301      	movs	r3, #1
 801b3ba:	603b      	str	r3, [r7, #0]
 801b3bc:	2005      	movs	r0, #5
 801b3be:	b007      	add	sp, #28
 801b3c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b3c4:	3501      	adds	r5, #1
 801b3c6:	2d08      	cmp	r5, #8
 801b3c8:	f10b 0b01 	add.w	fp, fp, #1
 801b3cc:	dd06      	ble.n	801b3dc <__hexnan+0x100>
 801b3ce:	4544      	cmp	r4, r8
 801b3d0:	d9c1      	bls.n	801b356 <__hexnan+0x7a>
 801b3d2:	2300      	movs	r3, #0
 801b3d4:	f844 3c04 	str.w	r3, [r4, #-4]
 801b3d8:	2501      	movs	r5, #1
 801b3da:	3c04      	subs	r4, #4
 801b3dc:	6822      	ldr	r2, [r4, #0]
 801b3de:	f000 000f 	and.w	r0, r0, #15
 801b3e2:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801b3e6:	6020      	str	r0, [r4, #0]
 801b3e8:	e7b5      	b.n	801b356 <__hexnan+0x7a>
 801b3ea:	2508      	movs	r5, #8
 801b3ec:	e7b3      	b.n	801b356 <__hexnan+0x7a>
 801b3ee:	9b01      	ldr	r3, [sp, #4]
 801b3f0:	2b00      	cmp	r3, #0
 801b3f2:	d0dd      	beq.n	801b3b0 <__hexnan+0xd4>
 801b3f4:	f1c3 0320 	rsb	r3, r3, #32
 801b3f8:	f04f 32ff 	mov.w	r2, #4294967295
 801b3fc:	40da      	lsrs	r2, r3
 801b3fe:	f856 3c04 	ldr.w	r3, [r6, #-4]
 801b402:	4013      	ands	r3, r2
 801b404:	f846 3c04 	str.w	r3, [r6, #-4]
 801b408:	e7d2      	b.n	801b3b0 <__hexnan+0xd4>
 801b40a:	3f04      	subs	r7, #4
 801b40c:	e7d0      	b.n	801b3b0 <__hexnan+0xd4>
 801b40e:	2004      	movs	r0, #4
 801b410:	e7d5      	b.n	801b3be <__hexnan+0xe2>
	...

0801b414 <malloc>:
 801b414:	4b02      	ldr	r3, [pc, #8]	@ (801b420 <malloc+0xc>)
 801b416:	4601      	mov	r1, r0
 801b418:	6818      	ldr	r0, [r3, #0]
 801b41a:	f000 b825 	b.w	801b468 <_malloc_r>
 801b41e:	bf00      	nop
 801b420:	240002ac 	.word	0x240002ac

0801b424 <sbrk_aligned>:
 801b424:	b570      	push	{r4, r5, r6, lr}
 801b426:	4e0f      	ldr	r6, [pc, #60]	@ (801b464 <sbrk_aligned+0x40>)
 801b428:	460c      	mov	r4, r1
 801b42a:	6831      	ldr	r1, [r6, #0]
 801b42c:	4605      	mov	r5, r0
 801b42e:	b911      	cbnz	r1, 801b436 <sbrk_aligned+0x12>
 801b430:	f000 ff92 	bl	801c358 <_sbrk_r>
 801b434:	6030      	str	r0, [r6, #0]
 801b436:	4621      	mov	r1, r4
 801b438:	4628      	mov	r0, r5
 801b43a:	f000 ff8d 	bl	801c358 <_sbrk_r>
 801b43e:	1c43      	adds	r3, r0, #1
 801b440:	d103      	bne.n	801b44a <sbrk_aligned+0x26>
 801b442:	f04f 34ff 	mov.w	r4, #4294967295
 801b446:	4620      	mov	r0, r4
 801b448:	bd70      	pop	{r4, r5, r6, pc}
 801b44a:	1cc4      	adds	r4, r0, #3
 801b44c:	f024 0403 	bic.w	r4, r4, #3
 801b450:	42a0      	cmp	r0, r4
 801b452:	d0f8      	beq.n	801b446 <sbrk_aligned+0x22>
 801b454:	1a21      	subs	r1, r4, r0
 801b456:	4628      	mov	r0, r5
 801b458:	f000 ff7e 	bl	801c358 <_sbrk_r>
 801b45c:	3001      	adds	r0, #1
 801b45e:	d1f2      	bne.n	801b446 <sbrk_aligned+0x22>
 801b460:	e7ef      	b.n	801b442 <sbrk_aligned+0x1e>
 801b462:	bf00      	nop
 801b464:	240183e0 	.word	0x240183e0

0801b468 <_malloc_r>:
 801b468:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801b46c:	1ccd      	adds	r5, r1, #3
 801b46e:	f025 0503 	bic.w	r5, r5, #3
 801b472:	3508      	adds	r5, #8
 801b474:	2d0c      	cmp	r5, #12
 801b476:	bf38      	it	cc
 801b478:	250c      	movcc	r5, #12
 801b47a:	2d00      	cmp	r5, #0
 801b47c:	4606      	mov	r6, r0
 801b47e:	db01      	blt.n	801b484 <_malloc_r+0x1c>
 801b480:	42a9      	cmp	r1, r5
 801b482:	d904      	bls.n	801b48e <_malloc_r+0x26>
 801b484:	230c      	movs	r3, #12
 801b486:	6033      	str	r3, [r6, #0]
 801b488:	2000      	movs	r0, #0
 801b48a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801b48e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801b564 <_malloc_r+0xfc>
 801b492:	f000 f87b 	bl	801b58c <__malloc_lock>
 801b496:	f8d8 3000 	ldr.w	r3, [r8]
 801b49a:	461c      	mov	r4, r3
 801b49c:	bb44      	cbnz	r4, 801b4f0 <_malloc_r+0x88>
 801b49e:	4629      	mov	r1, r5
 801b4a0:	4630      	mov	r0, r6
 801b4a2:	f7ff ffbf 	bl	801b424 <sbrk_aligned>
 801b4a6:	1c43      	adds	r3, r0, #1
 801b4a8:	4604      	mov	r4, r0
 801b4aa:	d158      	bne.n	801b55e <_malloc_r+0xf6>
 801b4ac:	f8d8 4000 	ldr.w	r4, [r8]
 801b4b0:	4627      	mov	r7, r4
 801b4b2:	2f00      	cmp	r7, #0
 801b4b4:	d143      	bne.n	801b53e <_malloc_r+0xd6>
 801b4b6:	2c00      	cmp	r4, #0
 801b4b8:	d04b      	beq.n	801b552 <_malloc_r+0xea>
 801b4ba:	6823      	ldr	r3, [r4, #0]
 801b4bc:	4639      	mov	r1, r7
 801b4be:	4630      	mov	r0, r6
 801b4c0:	eb04 0903 	add.w	r9, r4, r3
 801b4c4:	f000 ff48 	bl	801c358 <_sbrk_r>
 801b4c8:	4581      	cmp	r9, r0
 801b4ca:	d142      	bne.n	801b552 <_malloc_r+0xea>
 801b4cc:	6821      	ldr	r1, [r4, #0]
 801b4ce:	1a6d      	subs	r5, r5, r1
 801b4d0:	4629      	mov	r1, r5
 801b4d2:	4630      	mov	r0, r6
 801b4d4:	f7ff ffa6 	bl	801b424 <sbrk_aligned>
 801b4d8:	3001      	adds	r0, #1
 801b4da:	d03a      	beq.n	801b552 <_malloc_r+0xea>
 801b4dc:	6823      	ldr	r3, [r4, #0]
 801b4de:	442b      	add	r3, r5
 801b4e0:	6023      	str	r3, [r4, #0]
 801b4e2:	f8d8 3000 	ldr.w	r3, [r8]
 801b4e6:	685a      	ldr	r2, [r3, #4]
 801b4e8:	bb62      	cbnz	r2, 801b544 <_malloc_r+0xdc>
 801b4ea:	f8c8 7000 	str.w	r7, [r8]
 801b4ee:	e00f      	b.n	801b510 <_malloc_r+0xa8>
 801b4f0:	6822      	ldr	r2, [r4, #0]
 801b4f2:	1b52      	subs	r2, r2, r5
 801b4f4:	d420      	bmi.n	801b538 <_malloc_r+0xd0>
 801b4f6:	2a0b      	cmp	r2, #11
 801b4f8:	d917      	bls.n	801b52a <_malloc_r+0xc2>
 801b4fa:	1961      	adds	r1, r4, r5
 801b4fc:	42a3      	cmp	r3, r4
 801b4fe:	6025      	str	r5, [r4, #0]
 801b500:	bf18      	it	ne
 801b502:	6059      	strne	r1, [r3, #4]
 801b504:	6863      	ldr	r3, [r4, #4]
 801b506:	bf08      	it	eq
 801b508:	f8c8 1000 	streq.w	r1, [r8]
 801b50c:	5162      	str	r2, [r4, r5]
 801b50e:	604b      	str	r3, [r1, #4]
 801b510:	4630      	mov	r0, r6
 801b512:	f000 f841 	bl	801b598 <__malloc_unlock>
 801b516:	f104 000b 	add.w	r0, r4, #11
 801b51a:	1d23      	adds	r3, r4, #4
 801b51c:	f020 0007 	bic.w	r0, r0, #7
 801b520:	1ac2      	subs	r2, r0, r3
 801b522:	bf1c      	itt	ne
 801b524:	1a1b      	subne	r3, r3, r0
 801b526:	50a3      	strne	r3, [r4, r2]
 801b528:	e7af      	b.n	801b48a <_malloc_r+0x22>
 801b52a:	6862      	ldr	r2, [r4, #4]
 801b52c:	42a3      	cmp	r3, r4
 801b52e:	bf0c      	ite	eq
 801b530:	f8c8 2000 	streq.w	r2, [r8]
 801b534:	605a      	strne	r2, [r3, #4]
 801b536:	e7eb      	b.n	801b510 <_malloc_r+0xa8>
 801b538:	4623      	mov	r3, r4
 801b53a:	6864      	ldr	r4, [r4, #4]
 801b53c:	e7ae      	b.n	801b49c <_malloc_r+0x34>
 801b53e:	463c      	mov	r4, r7
 801b540:	687f      	ldr	r7, [r7, #4]
 801b542:	e7b6      	b.n	801b4b2 <_malloc_r+0x4a>
 801b544:	461a      	mov	r2, r3
 801b546:	685b      	ldr	r3, [r3, #4]
 801b548:	42a3      	cmp	r3, r4
 801b54a:	d1fb      	bne.n	801b544 <_malloc_r+0xdc>
 801b54c:	2300      	movs	r3, #0
 801b54e:	6053      	str	r3, [r2, #4]
 801b550:	e7de      	b.n	801b510 <_malloc_r+0xa8>
 801b552:	230c      	movs	r3, #12
 801b554:	6033      	str	r3, [r6, #0]
 801b556:	4630      	mov	r0, r6
 801b558:	f000 f81e 	bl	801b598 <__malloc_unlock>
 801b55c:	e794      	b.n	801b488 <_malloc_r+0x20>
 801b55e:	6005      	str	r5, [r0, #0]
 801b560:	e7d6      	b.n	801b510 <_malloc_r+0xa8>
 801b562:	bf00      	nop
 801b564:	240183e4 	.word	0x240183e4

0801b568 <__ascii_mbtowc>:
 801b568:	b082      	sub	sp, #8
 801b56a:	b901      	cbnz	r1, 801b56e <__ascii_mbtowc+0x6>
 801b56c:	a901      	add	r1, sp, #4
 801b56e:	b142      	cbz	r2, 801b582 <__ascii_mbtowc+0x1a>
 801b570:	b14b      	cbz	r3, 801b586 <__ascii_mbtowc+0x1e>
 801b572:	7813      	ldrb	r3, [r2, #0]
 801b574:	600b      	str	r3, [r1, #0]
 801b576:	7812      	ldrb	r2, [r2, #0]
 801b578:	1e10      	subs	r0, r2, #0
 801b57a:	bf18      	it	ne
 801b57c:	2001      	movne	r0, #1
 801b57e:	b002      	add	sp, #8
 801b580:	4770      	bx	lr
 801b582:	4610      	mov	r0, r2
 801b584:	e7fb      	b.n	801b57e <__ascii_mbtowc+0x16>
 801b586:	f06f 0001 	mvn.w	r0, #1
 801b58a:	e7f8      	b.n	801b57e <__ascii_mbtowc+0x16>

0801b58c <__malloc_lock>:
 801b58c:	4801      	ldr	r0, [pc, #4]	@ (801b594 <__malloc_lock+0x8>)
 801b58e:	f7fe bdc4 	b.w	801a11a <__retarget_lock_acquire_recursive>
 801b592:	bf00      	nop
 801b594:	240183dc 	.word	0x240183dc

0801b598 <__malloc_unlock>:
 801b598:	4801      	ldr	r0, [pc, #4]	@ (801b5a0 <__malloc_unlock+0x8>)
 801b59a:	f7fe bdbf 	b.w	801a11c <__retarget_lock_release_recursive>
 801b59e:	bf00      	nop
 801b5a0:	240183dc 	.word	0x240183dc

0801b5a4 <_Balloc>:
 801b5a4:	b570      	push	{r4, r5, r6, lr}
 801b5a6:	69c6      	ldr	r6, [r0, #28]
 801b5a8:	4604      	mov	r4, r0
 801b5aa:	460d      	mov	r5, r1
 801b5ac:	b976      	cbnz	r6, 801b5cc <_Balloc+0x28>
 801b5ae:	2010      	movs	r0, #16
 801b5b0:	f7ff ff30 	bl	801b414 <malloc>
 801b5b4:	4602      	mov	r2, r0
 801b5b6:	61e0      	str	r0, [r4, #28]
 801b5b8:	b920      	cbnz	r0, 801b5c4 <_Balloc+0x20>
 801b5ba:	4b18      	ldr	r3, [pc, #96]	@ (801b61c <_Balloc+0x78>)
 801b5bc:	4818      	ldr	r0, [pc, #96]	@ (801b620 <_Balloc+0x7c>)
 801b5be:	216b      	movs	r1, #107	@ 0x6b
 801b5c0:	f000 feda 	bl	801c378 <__assert_func>
 801b5c4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801b5c8:	6006      	str	r6, [r0, #0]
 801b5ca:	60c6      	str	r6, [r0, #12]
 801b5cc:	69e6      	ldr	r6, [r4, #28]
 801b5ce:	68f3      	ldr	r3, [r6, #12]
 801b5d0:	b183      	cbz	r3, 801b5f4 <_Balloc+0x50>
 801b5d2:	69e3      	ldr	r3, [r4, #28]
 801b5d4:	68db      	ldr	r3, [r3, #12]
 801b5d6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801b5da:	b9b8      	cbnz	r0, 801b60c <_Balloc+0x68>
 801b5dc:	2101      	movs	r1, #1
 801b5de:	fa01 f605 	lsl.w	r6, r1, r5
 801b5e2:	1d72      	adds	r2, r6, #5
 801b5e4:	0092      	lsls	r2, r2, #2
 801b5e6:	4620      	mov	r0, r4
 801b5e8:	f000 fee4 	bl	801c3b4 <_calloc_r>
 801b5ec:	b160      	cbz	r0, 801b608 <_Balloc+0x64>
 801b5ee:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801b5f2:	e00e      	b.n	801b612 <_Balloc+0x6e>
 801b5f4:	2221      	movs	r2, #33	@ 0x21
 801b5f6:	2104      	movs	r1, #4
 801b5f8:	4620      	mov	r0, r4
 801b5fa:	f000 fedb 	bl	801c3b4 <_calloc_r>
 801b5fe:	69e3      	ldr	r3, [r4, #28]
 801b600:	60f0      	str	r0, [r6, #12]
 801b602:	68db      	ldr	r3, [r3, #12]
 801b604:	2b00      	cmp	r3, #0
 801b606:	d1e4      	bne.n	801b5d2 <_Balloc+0x2e>
 801b608:	2000      	movs	r0, #0
 801b60a:	bd70      	pop	{r4, r5, r6, pc}
 801b60c:	6802      	ldr	r2, [r0, #0]
 801b60e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801b612:	2300      	movs	r3, #0
 801b614:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801b618:	e7f7      	b.n	801b60a <_Balloc+0x66>
 801b61a:	bf00      	nop
 801b61c:	0801e422 	.word	0x0801e422
 801b620:	0801e502 	.word	0x0801e502

0801b624 <_Bfree>:
 801b624:	b570      	push	{r4, r5, r6, lr}
 801b626:	69c6      	ldr	r6, [r0, #28]
 801b628:	4605      	mov	r5, r0
 801b62a:	460c      	mov	r4, r1
 801b62c:	b976      	cbnz	r6, 801b64c <_Bfree+0x28>
 801b62e:	2010      	movs	r0, #16
 801b630:	f7ff fef0 	bl	801b414 <malloc>
 801b634:	4602      	mov	r2, r0
 801b636:	61e8      	str	r0, [r5, #28]
 801b638:	b920      	cbnz	r0, 801b644 <_Bfree+0x20>
 801b63a:	4b09      	ldr	r3, [pc, #36]	@ (801b660 <_Bfree+0x3c>)
 801b63c:	4809      	ldr	r0, [pc, #36]	@ (801b664 <_Bfree+0x40>)
 801b63e:	218f      	movs	r1, #143	@ 0x8f
 801b640:	f000 fe9a 	bl	801c378 <__assert_func>
 801b644:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801b648:	6006      	str	r6, [r0, #0]
 801b64a:	60c6      	str	r6, [r0, #12]
 801b64c:	b13c      	cbz	r4, 801b65e <_Bfree+0x3a>
 801b64e:	69eb      	ldr	r3, [r5, #28]
 801b650:	6862      	ldr	r2, [r4, #4]
 801b652:	68db      	ldr	r3, [r3, #12]
 801b654:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801b658:	6021      	str	r1, [r4, #0]
 801b65a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801b65e:	bd70      	pop	{r4, r5, r6, pc}
 801b660:	0801e422 	.word	0x0801e422
 801b664:	0801e502 	.word	0x0801e502

0801b668 <__multadd>:
 801b668:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b66c:	690d      	ldr	r5, [r1, #16]
 801b66e:	4607      	mov	r7, r0
 801b670:	460c      	mov	r4, r1
 801b672:	461e      	mov	r6, r3
 801b674:	f101 0c14 	add.w	ip, r1, #20
 801b678:	2000      	movs	r0, #0
 801b67a:	f8dc 3000 	ldr.w	r3, [ip]
 801b67e:	b299      	uxth	r1, r3
 801b680:	fb02 6101 	mla	r1, r2, r1, r6
 801b684:	0c1e      	lsrs	r6, r3, #16
 801b686:	0c0b      	lsrs	r3, r1, #16
 801b688:	fb02 3306 	mla	r3, r2, r6, r3
 801b68c:	b289      	uxth	r1, r1
 801b68e:	3001      	adds	r0, #1
 801b690:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801b694:	4285      	cmp	r5, r0
 801b696:	f84c 1b04 	str.w	r1, [ip], #4
 801b69a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801b69e:	dcec      	bgt.n	801b67a <__multadd+0x12>
 801b6a0:	b30e      	cbz	r6, 801b6e6 <__multadd+0x7e>
 801b6a2:	68a3      	ldr	r3, [r4, #8]
 801b6a4:	42ab      	cmp	r3, r5
 801b6a6:	dc19      	bgt.n	801b6dc <__multadd+0x74>
 801b6a8:	6861      	ldr	r1, [r4, #4]
 801b6aa:	4638      	mov	r0, r7
 801b6ac:	3101      	adds	r1, #1
 801b6ae:	f7ff ff79 	bl	801b5a4 <_Balloc>
 801b6b2:	4680      	mov	r8, r0
 801b6b4:	b928      	cbnz	r0, 801b6c2 <__multadd+0x5a>
 801b6b6:	4602      	mov	r2, r0
 801b6b8:	4b0c      	ldr	r3, [pc, #48]	@ (801b6ec <__multadd+0x84>)
 801b6ba:	480d      	ldr	r0, [pc, #52]	@ (801b6f0 <__multadd+0x88>)
 801b6bc:	21ba      	movs	r1, #186	@ 0xba
 801b6be:	f000 fe5b 	bl	801c378 <__assert_func>
 801b6c2:	6922      	ldr	r2, [r4, #16]
 801b6c4:	3202      	adds	r2, #2
 801b6c6:	f104 010c 	add.w	r1, r4, #12
 801b6ca:	0092      	lsls	r2, r2, #2
 801b6cc:	300c      	adds	r0, #12
 801b6ce:	f7fe fd26 	bl	801a11e <memcpy>
 801b6d2:	4621      	mov	r1, r4
 801b6d4:	4638      	mov	r0, r7
 801b6d6:	f7ff ffa5 	bl	801b624 <_Bfree>
 801b6da:	4644      	mov	r4, r8
 801b6dc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801b6e0:	3501      	adds	r5, #1
 801b6e2:	615e      	str	r6, [r3, #20]
 801b6e4:	6125      	str	r5, [r4, #16]
 801b6e6:	4620      	mov	r0, r4
 801b6e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b6ec:	0801e491 	.word	0x0801e491
 801b6f0:	0801e502 	.word	0x0801e502

0801b6f4 <__s2b>:
 801b6f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801b6f8:	460c      	mov	r4, r1
 801b6fa:	4615      	mov	r5, r2
 801b6fc:	461f      	mov	r7, r3
 801b6fe:	2209      	movs	r2, #9
 801b700:	3308      	adds	r3, #8
 801b702:	4606      	mov	r6, r0
 801b704:	fb93 f3f2 	sdiv	r3, r3, r2
 801b708:	2100      	movs	r1, #0
 801b70a:	2201      	movs	r2, #1
 801b70c:	429a      	cmp	r2, r3
 801b70e:	db09      	blt.n	801b724 <__s2b+0x30>
 801b710:	4630      	mov	r0, r6
 801b712:	f7ff ff47 	bl	801b5a4 <_Balloc>
 801b716:	b940      	cbnz	r0, 801b72a <__s2b+0x36>
 801b718:	4602      	mov	r2, r0
 801b71a:	4b19      	ldr	r3, [pc, #100]	@ (801b780 <__s2b+0x8c>)
 801b71c:	4819      	ldr	r0, [pc, #100]	@ (801b784 <__s2b+0x90>)
 801b71e:	21d3      	movs	r1, #211	@ 0xd3
 801b720:	f000 fe2a 	bl	801c378 <__assert_func>
 801b724:	0052      	lsls	r2, r2, #1
 801b726:	3101      	adds	r1, #1
 801b728:	e7f0      	b.n	801b70c <__s2b+0x18>
 801b72a:	9b08      	ldr	r3, [sp, #32]
 801b72c:	6143      	str	r3, [r0, #20]
 801b72e:	2d09      	cmp	r5, #9
 801b730:	f04f 0301 	mov.w	r3, #1
 801b734:	6103      	str	r3, [r0, #16]
 801b736:	dd16      	ble.n	801b766 <__s2b+0x72>
 801b738:	f104 0909 	add.w	r9, r4, #9
 801b73c:	46c8      	mov	r8, r9
 801b73e:	442c      	add	r4, r5
 801b740:	f818 3b01 	ldrb.w	r3, [r8], #1
 801b744:	4601      	mov	r1, r0
 801b746:	3b30      	subs	r3, #48	@ 0x30
 801b748:	220a      	movs	r2, #10
 801b74a:	4630      	mov	r0, r6
 801b74c:	f7ff ff8c 	bl	801b668 <__multadd>
 801b750:	45a0      	cmp	r8, r4
 801b752:	d1f5      	bne.n	801b740 <__s2b+0x4c>
 801b754:	f1a5 0408 	sub.w	r4, r5, #8
 801b758:	444c      	add	r4, r9
 801b75a:	1b2d      	subs	r5, r5, r4
 801b75c:	1963      	adds	r3, r4, r5
 801b75e:	42bb      	cmp	r3, r7
 801b760:	db04      	blt.n	801b76c <__s2b+0x78>
 801b762:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801b766:	340a      	adds	r4, #10
 801b768:	2509      	movs	r5, #9
 801b76a:	e7f6      	b.n	801b75a <__s2b+0x66>
 801b76c:	f814 3b01 	ldrb.w	r3, [r4], #1
 801b770:	4601      	mov	r1, r0
 801b772:	3b30      	subs	r3, #48	@ 0x30
 801b774:	220a      	movs	r2, #10
 801b776:	4630      	mov	r0, r6
 801b778:	f7ff ff76 	bl	801b668 <__multadd>
 801b77c:	e7ee      	b.n	801b75c <__s2b+0x68>
 801b77e:	bf00      	nop
 801b780:	0801e491 	.word	0x0801e491
 801b784:	0801e502 	.word	0x0801e502

0801b788 <__hi0bits>:
 801b788:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 801b78c:	4603      	mov	r3, r0
 801b78e:	bf36      	itet	cc
 801b790:	0403      	lslcc	r3, r0, #16
 801b792:	2000      	movcs	r0, #0
 801b794:	2010      	movcc	r0, #16
 801b796:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801b79a:	bf3c      	itt	cc
 801b79c:	021b      	lslcc	r3, r3, #8
 801b79e:	3008      	addcc	r0, #8
 801b7a0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801b7a4:	bf3c      	itt	cc
 801b7a6:	011b      	lslcc	r3, r3, #4
 801b7a8:	3004      	addcc	r0, #4
 801b7aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801b7ae:	bf3c      	itt	cc
 801b7b0:	009b      	lslcc	r3, r3, #2
 801b7b2:	3002      	addcc	r0, #2
 801b7b4:	2b00      	cmp	r3, #0
 801b7b6:	db05      	blt.n	801b7c4 <__hi0bits+0x3c>
 801b7b8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 801b7bc:	f100 0001 	add.w	r0, r0, #1
 801b7c0:	bf08      	it	eq
 801b7c2:	2020      	moveq	r0, #32
 801b7c4:	4770      	bx	lr

0801b7c6 <__lo0bits>:
 801b7c6:	6803      	ldr	r3, [r0, #0]
 801b7c8:	4602      	mov	r2, r0
 801b7ca:	f013 0007 	ands.w	r0, r3, #7
 801b7ce:	d00b      	beq.n	801b7e8 <__lo0bits+0x22>
 801b7d0:	07d9      	lsls	r1, r3, #31
 801b7d2:	d421      	bmi.n	801b818 <__lo0bits+0x52>
 801b7d4:	0798      	lsls	r0, r3, #30
 801b7d6:	bf49      	itett	mi
 801b7d8:	085b      	lsrmi	r3, r3, #1
 801b7da:	089b      	lsrpl	r3, r3, #2
 801b7dc:	2001      	movmi	r0, #1
 801b7de:	6013      	strmi	r3, [r2, #0]
 801b7e0:	bf5c      	itt	pl
 801b7e2:	6013      	strpl	r3, [r2, #0]
 801b7e4:	2002      	movpl	r0, #2
 801b7e6:	4770      	bx	lr
 801b7e8:	b299      	uxth	r1, r3
 801b7ea:	b909      	cbnz	r1, 801b7f0 <__lo0bits+0x2a>
 801b7ec:	0c1b      	lsrs	r3, r3, #16
 801b7ee:	2010      	movs	r0, #16
 801b7f0:	b2d9      	uxtb	r1, r3
 801b7f2:	b909      	cbnz	r1, 801b7f8 <__lo0bits+0x32>
 801b7f4:	3008      	adds	r0, #8
 801b7f6:	0a1b      	lsrs	r3, r3, #8
 801b7f8:	0719      	lsls	r1, r3, #28
 801b7fa:	bf04      	itt	eq
 801b7fc:	091b      	lsreq	r3, r3, #4
 801b7fe:	3004      	addeq	r0, #4
 801b800:	0799      	lsls	r1, r3, #30
 801b802:	bf04      	itt	eq
 801b804:	089b      	lsreq	r3, r3, #2
 801b806:	3002      	addeq	r0, #2
 801b808:	07d9      	lsls	r1, r3, #31
 801b80a:	d403      	bmi.n	801b814 <__lo0bits+0x4e>
 801b80c:	085b      	lsrs	r3, r3, #1
 801b80e:	f100 0001 	add.w	r0, r0, #1
 801b812:	d003      	beq.n	801b81c <__lo0bits+0x56>
 801b814:	6013      	str	r3, [r2, #0]
 801b816:	4770      	bx	lr
 801b818:	2000      	movs	r0, #0
 801b81a:	4770      	bx	lr
 801b81c:	2020      	movs	r0, #32
 801b81e:	4770      	bx	lr

0801b820 <__i2b>:
 801b820:	b510      	push	{r4, lr}
 801b822:	460c      	mov	r4, r1
 801b824:	2101      	movs	r1, #1
 801b826:	f7ff febd 	bl	801b5a4 <_Balloc>
 801b82a:	4602      	mov	r2, r0
 801b82c:	b928      	cbnz	r0, 801b83a <__i2b+0x1a>
 801b82e:	4b05      	ldr	r3, [pc, #20]	@ (801b844 <__i2b+0x24>)
 801b830:	4805      	ldr	r0, [pc, #20]	@ (801b848 <__i2b+0x28>)
 801b832:	f240 1145 	movw	r1, #325	@ 0x145
 801b836:	f000 fd9f 	bl	801c378 <__assert_func>
 801b83a:	2301      	movs	r3, #1
 801b83c:	6144      	str	r4, [r0, #20]
 801b83e:	6103      	str	r3, [r0, #16]
 801b840:	bd10      	pop	{r4, pc}
 801b842:	bf00      	nop
 801b844:	0801e491 	.word	0x0801e491
 801b848:	0801e502 	.word	0x0801e502

0801b84c <__multiply>:
 801b84c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b850:	4614      	mov	r4, r2
 801b852:	690a      	ldr	r2, [r1, #16]
 801b854:	6923      	ldr	r3, [r4, #16]
 801b856:	429a      	cmp	r2, r3
 801b858:	bfa8      	it	ge
 801b85a:	4623      	movge	r3, r4
 801b85c:	460f      	mov	r7, r1
 801b85e:	bfa4      	itt	ge
 801b860:	460c      	movge	r4, r1
 801b862:	461f      	movge	r7, r3
 801b864:	f8d4 a010 	ldr.w	sl, [r4, #16]
 801b868:	f8d7 9010 	ldr.w	r9, [r7, #16]
 801b86c:	68a3      	ldr	r3, [r4, #8]
 801b86e:	6861      	ldr	r1, [r4, #4]
 801b870:	eb0a 0609 	add.w	r6, sl, r9
 801b874:	42b3      	cmp	r3, r6
 801b876:	b085      	sub	sp, #20
 801b878:	bfb8      	it	lt
 801b87a:	3101      	addlt	r1, #1
 801b87c:	f7ff fe92 	bl	801b5a4 <_Balloc>
 801b880:	b930      	cbnz	r0, 801b890 <__multiply+0x44>
 801b882:	4602      	mov	r2, r0
 801b884:	4b44      	ldr	r3, [pc, #272]	@ (801b998 <__multiply+0x14c>)
 801b886:	4845      	ldr	r0, [pc, #276]	@ (801b99c <__multiply+0x150>)
 801b888:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801b88c:	f000 fd74 	bl	801c378 <__assert_func>
 801b890:	f100 0514 	add.w	r5, r0, #20
 801b894:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 801b898:	462b      	mov	r3, r5
 801b89a:	2200      	movs	r2, #0
 801b89c:	4543      	cmp	r3, r8
 801b89e:	d321      	bcc.n	801b8e4 <__multiply+0x98>
 801b8a0:	f107 0114 	add.w	r1, r7, #20
 801b8a4:	f104 0214 	add.w	r2, r4, #20
 801b8a8:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 801b8ac:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 801b8b0:	9302      	str	r3, [sp, #8]
 801b8b2:	1b13      	subs	r3, r2, r4
 801b8b4:	3b15      	subs	r3, #21
 801b8b6:	f023 0303 	bic.w	r3, r3, #3
 801b8ba:	3304      	adds	r3, #4
 801b8bc:	f104 0715 	add.w	r7, r4, #21
 801b8c0:	42ba      	cmp	r2, r7
 801b8c2:	bf38      	it	cc
 801b8c4:	2304      	movcc	r3, #4
 801b8c6:	9301      	str	r3, [sp, #4]
 801b8c8:	9b02      	ldr	r3, [sp, #8]
 801b8ca:	9103      	str	r1, [sp, #12]
 801b8cc:	428b      	cmp	r3, r1
 801b8ce:	d80c      	bhi.n	801b8ea <__multiply+0x9e>
 801b8d0:	2e00      	cmp	r6, #0
 801b8d2:	dd03      	ble.n	801b8dc <__multiply+0x90>
 801b8d4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801b8d8:	2b00      	cmp	r3, #0
 801b8da:	d05b      	beq.n	801b994 <__multiply+0x148>
 801b8dc:	6106      	str	r6, [r0, #16]
 801b8de:	b005      	add	sp, #20
 801b8e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b8e4:	f843 2b04 	str.w	r2, [r3], #4
 801b8e8:	e7d8      	b.n	801b89c <__multiply+0x50>
 801b8ea:	f8b1 a000 	ldrh.w	sl, [r1]
 801b8ee:	f1ba 0f00 	cmp.w	sl, #0
 801b8f2:	d024      	beq.n	801b93e <__multiply+0xf2>
 801b8f4:	f104 0e14 	add.w	lr, r4, #20
 801b8f8:	46a9      	mov	r9, r5
 801b8fa:	f04f 0c00 	mov.w	ip, #0
 801b8fe:	f85e 7b04 	ldr.w	r7, [lr], #4
 801b902:	f8d9 3000 	ldr.w	r3, [r9]
 801b906:	fa1f fb87 	uxth.w	fp, r7
 801b90a:	b29b      	uxth	r3, r3
 801b90c:	fb0a 330b 	mla	r3, sl, fp, r3
 801b910:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 801b914:	f8d9 7000 	ldr.w	r7, [r9]
 801b918:	4463      	add	r3, ip
 801b91a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 801b91e:	fb0a c70b 	mla	r7, sl, fp, ip
 801b922:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 801b926:	b29b      	uxth	r3, r3
 801b928:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 801b92c:	4572      	cmp	r2, lr
 801b92e:	f849 3b04 	str.w	r3, [r9], #4
 801b932:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 801b936:	d8e2      	bhi.n	801b8fe <__multiply+0xb2>
 801b938:	9b01      	ldr	r3, [sp, #4]
 801b93a:	f845 c003 	str.w	ip, [r5, r3]
 801b93e:	9b03      	ldr	r3, [sp, #12]
 801b940:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801b944:	3104      	adds	r1, #4
 801b946:	f1b9 0f00 	cmp.w	r9, #0
 801b94a:	d021      	beq.n	801b990 <__multiply+0x144>
 801b94c:	682b      	ldr	r3, [r5, #0]
 801b94e:	f104 0c14 	add.w	ip, r4, #20
 801b952:	46ae      	mov	lr, r5
 801b954:	f04f 0a00 	mov.w	sl, #0
 801b958:	f8bc b000 	ldrh.w	fp, [ip]
 801b95c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 801b960:	fb09 770b 	mla	r7, r9, fp, r7
 801b964:	4457      	add	r7, sl
 801b966:	b29b      	uxth	r3, r3
 801b968:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 801b96c:	f84e 3b04 	str.w	r3, [lr], #4
 801b970:	f85c 3b04 	ldr.w	r3, [ip], #4
 801b974:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801b978:	f8be 3000 	ldrh.w	r3, [lr]
 801b97c:	fb09 330a 	mla	r3, r9, sl, r3
 801b980:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 801b984:	4562      	cmp	r2, ip
 801b986:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801b98a:	d8e5      	bhi.n	801b958 <__multiply+0x10c>
 801b98c:	9f01      	ldr	r7, [sp, #4]
 801b98e:	51eb      	str	r3, [r5, r7]
 801b990:	3504      	adds	r5, #4
 801b992:	e799      	b.n	801b8c8 <__multiply+0x7c>
 801b994:	3e01      	subs	r6, #1
 801b996:	e79b      	b.n	801b8d0 <__multiply+0x84>
 801b998:	0801e491 	.word	0x0801e491
 801b99c:	0801e502 	.word	0x0801e502

0801b9a0 <__pow5mult>:
 801b9a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801b9a4:	4615      	mov	r5, r2
 801b9a6:	f012 0203 	ands.w	r2, r2, #3
 801b9aa:	4607      	mov	r7, r0
 801b9ac:	460e      	mov	r6, r1
 801b9ae:	d007      	beq.n	801b9c0 <__pow5mult+0x20>
 801b9b0:	4c25      	ldr	r4, [pc, #148]	@ (801ba48 <__pow5mult+0xa8>)
 801b9b2:	3a01      	subs	r2, #1
 801b9b4:	2300      	movs	r3, #0
 801b9b6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801b9ba:	f7ff fe55 	bl	801b668 <__multadd>
 801b9be:	4606      	mov	r6, r0
 801b9c0:	10ad      	asrs	r5, r5, #2
 801b9c2:	d03d      	beq.n	801ba40 <__pow5mult+0xa0>
 801b9c4:	69fc      	ldr	r4, [r7, #28]
 801b9c6:	b97c      	cbnz	r4, 801b9e8 <__pow5mult+0x48>
 801b9c8:	2010      	movs	r0, #16
 801b9ca:	f7ff fd23 	bl	801b414 <malloc>
 801b9ce:	4602      	mov	r2, r0
 801b9d0:	61f8      	str	r0, [r7, #28]
 801b9d2:	b928      	cbnz	r0, 801b9e0 <__pow5mult+0x40>
 801b9d4:	4b1d      	ldr	r3, [pc, #116]	@ (801ba4c <__pow5mult+0xac>)
 801b9d6:	481e      	ldr	r0, [pc, #120]	@ (801ba50 <__pow5mult+0xb0>)
 801b9d8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801b9dc:	f000 fccc 	bl	801c378 <__assert_func>
 801b9e0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801b9e4:	6004      	str	r4, [r0, #0]
 801b9e6:	60c4      	str	r4, [r0, #12]
 801b9e8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801b9ec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801b9f0:	b94c      	cbnz	r4, 801ba06 <__pow5mult+0x66>
 801b9f2:	f240 2171 	movw	r1, #625	@ 0x271
 801b9f6:	4638      	mov	r0, r7
 801b9f8:	f7ff ff12 	bl	801b820 <__i2b>
 801b9fc:	2300      	movs	r3, #0
 801b9fe:	f8c8 0008 	str.w	r0, [r8, #8]
 801ba02:	4604      	mov	r4, r0
 801ba04:	6003      	str	r3, [r0, #0]
 801ba06:	f04f 0900 	mov.w	r9, #0
 801ba0a:	07eb      	lsls	r3, r5, #31
 801ba0c:	d50a      	bpl.n	801ba24 <__pow5mult+0x84>
 801ba0e:	4631      	mov	r1, r6
 801ba10:	4622      	mov	r2, r4
 801ba12:	4638      	mov	r0, r7
 801ba14:	f7ff ff1a 	bl	801b84c <__multiply>
 801ba18:	4631      	mov	r1, r6
 801ba1a:	4680      	mov	r8, r0
 801ba1c:	4638      	mov	r0, r7
 801ba1e:	f7ff fe01 	bl	801b624 <_Bfree>
 801ba22:	4646      	mov	r6, r8
 801ba24:	106d      	asrs	r5, r5, #1
 801ba26:	d00b      	beq.n	801ba40 <__pow5mult+0xa0>
 801ba28:	6820      	ldr	r0, [r4, #0]
 801ba2a:	b938      	cbnz	r0, 801ba3c <__pow5mult+0x9c>
 801ba2c:	4622      	mov	r2, r4
 801ba2e:	4621      	mov	r1, r4
 801ba30:	4638      	mov	r0, r7
 801ba32:	f7ff ff0b 	bl	801b84c <__multiply>
 801ba36:	6020      	str	r0, [r4, #0]
 801ba38:	f8c0 9000 	str.w	r9, [r0]
 801ba3c:	4604      	mov	r4, r0
 801ba3e:	e7e4      	b.n	801ba0a <__pow5mult+0x6a>
 801ba40:	4630      	mov	r0, r6
 801ba42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801ba46:	bf00      	nop
 801ba48:	0801e55c 	.word	0x0801e55c
 801ba4c:	0801e422 	.word	0x0801e422
 801ba50:	0801e502 	.word	0x0801e502

0801ba54 <__lshift>:
 801ba54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801ba58:	460c      	mov	r4, r1
 801ba5a:	6849      	ldr	r1, [r1, #4]
 801ba5c:	6923      	ldr	r3, [r4, #16]
 801ba5e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801ba62:	68a3      	ldr	r3, [r4, #8]
 801ba64:	4607      	mov	r7, r0
 801ba66:	4691      	mov	r9, r2
 801ba68:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801ba6c:	f108 0601 	add.w	r6, r8, #1
 801ba70:	42b3      	cmp	r3, r6
 801ba72:	db0b      	blt.n	801ba8c <__lshift+0x38>
 801ba74:	4638      	mov	r0, r7
 801ba76:	f7ff fd95 	bl	801b5a4 <_Balloc>
 801ba7a:	4605      	mov	r5, r0
 801ba7c:	b948      	cbnz	r0, 801ba92 <__lshift+0x3e>
 801ba7e:	4602      	mov	r2, r0
 801ba80:	4b28      	ldr	r3, [pc, #160]	@ (801bb24 <__lshift+0xd0>)
 801ba82:	4829      	ldr	r0, [pc, #164]	@ (801bb28 <__lshift+0xd4>)
 801ba84:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 801ba88:	f000 fc76 	bl	801c378 <__assert_func>
 801ba8c:	3101      	adds	r1, #1
 801ba8e:	005b      	lsls	r3, r3, #1
 801ba90:	e7ee      	b.n	801ba70 <__lshift+0x1c>
 801ba92:	2300      	movs	r3, #0
 801ba94:	f100 0114 	add.w	r1, r0, #20
 801ba98:	f100 0210 	add.w	r2, r0, #16
 801ba9c:	4618      	mov	r0, r3
 801ba9e:	4553      	cmp	r3, sl
 801baa0:	db33      	blt.n	801bb0a <__lshift+0xb6>
 801baa2:	6920      	ldr	r0, [r4, #16]
 801baa4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801baa8:	f104 0314 	add.w	r3, r4, #20
 801baac:	f019 091f 	ands.w	r9, r9, #31
 801bab0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801bab4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801bab8:	d02b      	beq.n	801bb12 <__lshift+0xbe>
 801baba:	f1c9 0e20 	rsb	lr, r9, #32
 801babe:	468a      	mov	sl, r1
 801bac0:	2200      	movs	r2, #0
 801bac2:	6818      	ldr	r0, [r3, #0]
 801bac4:	fa00 f009 	lsl.w	r0, r0, r9
 801bac8:	4310      	orrs	r0, r2
 801baca:	f84a 0b04 	str.w	r0, [sl], #4
 801bace:	f853 2b04 	ldr.w	r2, [r3], #4
 801bad2:	459c      	cmp	ip, r3
 801bad4:	fa22 f20e 	lsr.w	r2, r2, lr
 801bad8:	d8f3      	bhi.n	801bac2 <__lshift+0x6e>
 801bada:	ebac 0304 	sub.w	r3, ip, r4
 801bade:	3b15      	subs	r3, #21
 801bae0:	f023 0303 	bic.w	r3, r3, #3
 801bae4:	3304      	adds	r3, #4
 801bae6:	f104 0015 	add.w	r0, r4, #21
 801baea:	4584      	cmp	ip, r0
 801baec:	bf38      	it	cc
 801baee:	2304      	movcc	r3, #4
 801baf0:	50ca      	str	r2, [r1, r3]
 801baf2:	b10a      	cbz	r2, 801baf8 <__lshift+0xa4>
 801baf4:	f108 0602 	add.w	r6, r8, #2
 801baf8:	3e01      	subs	r6, #1
 801bafa:	4638      	mov	r0, r7
 801bafc:	612e      	str	r6, [r5, #16]
 801bafe:	4621      	mov	r1, r4
 801bb00:	f7ff fd90 	bl	801b624 <_Bfree>
 801bb04:	4628      	mov	r0, r5
 801bb06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801bb0a:	f842 0f04 	str.w	r0, [r2, #4]!
 801bb0e:	3301      	adds	r3, #1
 801bb10:	e7c5      	b.n	801ba9e <__lshift+0x4a>
 801bb12:	3904      	subs	r1, #4
 801bb14:	f853 2b04 	ldr.w	r2, [r3], #4
 801bb18:	f841 2f04 	str.w	r2, [r1, #4]!
 801bb1c:	459c      	cmp	ip, r3
 801bb1e:	d8f9      	bhi.n	801bb14 <__lshift+0xc0>
 801bb20:	e7ea      	b.n	801baf8 <__lshift+0xa4>
 801bb22:	bf00      	nop
 801bb24:	0801e491 	.word	0x0801e491
 801bb28:	0801e502 	.word	0x0801e502

0801bb2c <__mcmp>:
 801bb2c:	690a      	ldr	r2, [r1, #16]
 801bb2e:	4603      	mov	r3, r0
 801bb30:	6900      	ldr	r0, [r0, #16]
 801bb32:	1a80      	subs	r0, r0, r2
 801bb34:	b530      	push	{r4, r5, lr}
 801bb36:	d10e      	bne.n	801bb56 <__mcmp+0x2a>
 801bb38:	3314      	adds	r3, #20
 801bb3a:	3114      	adds	r1, #20
 801bb3c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 801bb40:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 801bb44:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801bb48:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801bb4c:	4295      	cmp	r5, r2
 801bb4e:	d003      	beq.n	801bb58 <__mcmp+0x2c>
 801bb50:	d205      	bcs.n	801bb5e <__mcmp+0x32>
 801bb52:	f04f 30ff 	mov.w	r0, #4294967295
 801bb56:	bd30      	pop	{r4, r5, pc}
 801bb58:	42a3      	cmp	r3, r4
 801bb5a:	d3f3      	bcc.n	801bb44 <__mcmp+0x18>
 801bb5c:	e7fb      	b.n	801bb56 <__mcmp+0x2a>
 801bb5e:	2001      	movs	r0, #1
 801bb60:	e7f9      	b.n	801bb56 <__mcmp+0x2a>
	...

0801bb64 <__mdiff>:
 801bb64:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bb68:	4689      	mov	r9, r1
 801bb6a:	4606      	mov	r6, r0
 801bb6c:	4611      	mov	r1, r2
 801bb6e:	4648      	mov	r0, r9
 801bb70:	4614      	mov	r4, r2
 801bb72:	f7ff ffdb 	bl	801bb2c <__mcmp>
 801bb76:	1e05      	subs	r5, r0, #0
 801bb78:	d112      	bne.n	801bba0 <__mdiff+0x3c>
 801bb7a:	4629      	mov	r1, r5
 801bb7c:	4630      	mov	r0, r6
 801bb7e:	f7ff fd11 	bl	801b5a4 <_Balloc>
 801bb82:	4602      	mov	r2, r0
 801bb84:	b928      	cbnz	r0, 801bb92 <__mdiff+0x2e>
 801bb86:	4b3f      	ldr	r3, [pc, #252]	@ (801bc84 <__mdiff+0x120>)
 801bb88:	f240 2137 	movw	r1, #567	@ 0x237
 801bb8c:	483e      	ldr	r0, [pc, #248]	@ (801bc88 <__mdiff+0x124>)
 801bb8e:	f000 fbf3 	bl	801c378 <__assert_func>
 801bb92:	2301      	movs	r3, #1
 801bb94:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801bb98:	4610      	mov	r0, r2
 801bb9a:	b003      	add	sp, #12
 801bb9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801bba0:	bfbc      	itt	lt
 801bba2:	464b      	movlt	r3, r9
 801bba4:	46a1      	movlt	r9, r4
 801bba6:	4630      	mov	r0, r6
 801bba8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801bbac:	bfba      	itte	lt
 801bbae:	461c      	movlt	r4, r3
 801bbb0:	2501      	movlt	r5, #1
 801bbb2:	2500      	movge	r5, #0
 801bbb4:	f7ff fcf6 	bl	801b5a4 <_Balloc>
 801bbb8:	4602      	mov	r2, r0
 801bbba:	b918      	cbnz	r0, 801bbc4 <__mdiff+0x60>
 801bbbc:	4b31      	ldr	r3, [pc, #196]	@ (801bc84 <__mdiff+0x120>)
 801bbbe:	f240 2145 	movw	r1, #581	@ 0x245
 801bbc2:	e7e3      	b.n	801bb8c <__mdiff+0x28>
 801bbc4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 801bbc8:	6926      	ldr	r6, [r4, #16]
 801bbca:	60c5      	str	r5, [r0, #12]
 801bbcc:	f109 0310 	add.w	r3, r9, #16
 801bbd0:	f109 0514 	add.w	r5, r9, #20
 801bbd4:	f104 0e14 	add.w	lr, r4, #20
 801bbd8:	f100 0b14 	add.w	fp, r0, #20
 801bbdc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 801bbe0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 801bbe4:	9301      	str	r3, [sp, #4]
 801bbe6:	46d9      	mov	r9, fp
 801bbe8:	f04f 0c00 	mov.w	ip, #0
 801bbec:	9b01      	ldr	r3, [sp, #4]
 801bbee:	f85e 0b04 	ldr.w	r0, [lr], #4
 801bbf2:	f853 af04 	ldr.w	sl, [r3, #4]!
 801bbf6:	9301      	str	r3, [sp, #4]
 801bbf8:	fa1f f38a 	uxth.w	r3, sl
 801bbfc:	4619      	mov	r1, r3
 801bbfe:	b283      	uxth	r3, r0
 801bc00:	1acb      	subs	r3, r1, r3
 801bc02:	0c00      	lsrs	r0, r0, #16
 801bc04:	4463      	add	r3, ip
 801bc06:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801bc0a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801bc0e:	b29b      	uxth	r3, r3
 801bc10:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 801bc14:	4576      	cmp	r6, lr
 801bc16:	f849 3b04 	str.w	r3, [r9], #4
 801bc1a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801bc1e:	d8e5      	bhi.n	801bbec <__mdiff+0x88>
 801bc20:	1b33      	subs	r3, r6, r4
 801bc22:	3b15      	subs	r3, #21
 801bc24:	f023 0303 	bic.w	r3, r3, #3
 801bc28:	3415      	adds	r4, #21
 801bc2a:	3304      	adds	r3, #4
 801bc2c:	42a6      	cmp	r6, r4
 801bc2e:	bf38      	it	cc
 801bc30:	2304      	movcc	r3, #4
 801bc32:	441d      	add	r5, r3
 801bc34:	445b      	add	r3, fp
 801bc36:	461e      	mov	r6, r3
 801bc38:	462c      	mov	r4, r5
 801bc3a:	4544      	cmp	r4, r8
 801bc3c:	d30e      	bcc.n	801bc5c <__mdiff+0xf8>
 801bc3e:	f108 0103 	add.w	r1, r8, #3
 801bc42:	1b49      	subs	r1, r1, r5
 801bc44:	f021 0103 	bic.w	r1, r1, #3
 801bc48:	3d03      	subs	r5, #3
 801bc4a:	45a8      	cmp	r8, r5
 801bc4c:	bf38      	it	cc
 801bc4e:	2100      	movcc	r1, #0
 801bc50:	440b      	add	r3, r1
 801bc52:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801bc56:	b191      	cbz	r1, 801bc7e <__mdiff+0x11a>
 801bc58:	6117      	str	r7, [r2, #16]
 801bc5a:	e79d      	b.n	801bb98 <__mdiff+0x34>
 801bc5c:	f854 1b04 	ldr.w	r1, [r4], #4
 801bc60:	46e6      	mov	lr, ip
 801bc62:	0c08      	lsrs	r0, r1, #16
 801bc64:	fa1c fc81 	uxtah	ip, ip, r1
 801bc68:	4471      	add	r1, lr
 801bc6a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801bc6e:	b289      	uxth	r1, r1
 801bc70:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 801bc74:	f846 1b04 	str.w	r1, [r6], #4
 801bc78:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801bc7c:	e7dd      	b.n	801bc3a <__mdiff+0xd6>
 801bc7e:	3f01      	subs	r7, #1
 801bc80:	e7e7      	b.n	801bc52 <__mdiff+0xee>
 801bc82:	bf00      	nop
 801bc84:	0801e491 	.word	0x0801e491
 801bc88:	0801e502 	.word	0x0801e502

0801bc8c <__ulp>:
 801bc8c:	b082      	sub	sp, #8
 801bc8e:	ed8d 0b00 	vstr	d0, [sp]
 801bc92:	9a01      	ldr	r2, [sp, #4]
 801bc94:	4b0f      	ldr	r3, [pc, #60]	@ (801bcd4 <__ulp+0x48>)
 801bc96:	4013      	ands	r3, r2
 801bc98:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 801bc9c:	2b00      	cmp	r3, #0
 801bc9e:	dc08      	bgt.n	801bcb2 <__ulp+0x26>
 801bca0:	425b      	negs	r3, r3
 801bca2:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 801bca6:	ea4f 5223 	mov.w	r2, r3, asr #20
 801bcaa:	da04      	bge.n	801bcb6 <__ulp+0x2a>
 801bcac:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 801bcb0:	4113      	asrs	r3, r2
 801bcb2:	2200      	movs	r2, #0
 801bcb4:	e008      	b.n	801bcc8 <__ulp+0x3c>
 801bcb6:	f1a2 0314 	sub.w	r3, r2, #20
 801bcba:	2b1e      	cmp	r3, #30
 801bcbc:	bfda      	itte	le
 801bcbe:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 801bcc2:	40da      	lsrle	r2, r3
 801bcc4:	2201      	movgt	r2, #1
 801bcc6:	2300      	movs	r3, #0
 801bcc8:	4619      	mov	r1, r3
 801bcca:	4610      	mov	r0, r2
 801bccc:	ec41 0b10 	vmov	d0, r0, r1
 801bcd0:	b002      	add	sp, #8
 801bcd2:	4770      	bx	lr
 801bcd4:	7ff00000 	.word	0x7ff00000

0801bcd8 <__b2d>:
 801bcd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801bcdc:	6906      	ldr	r6, [r0, #16]
 801bcde:	f100 0814 	add.w	r8, r0, #20
 801bce2:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 801bce6:	1f37      	subs	r7, r6, #4
 801bce8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 801bcec:	4610      	mov	r0, r2
 801bcee:	f7ff fd4b 	bl	801b788 <__hi0bits>
 801bcf2:	f1c0 0320 	rsb	r3, r0, #32
 801bcf6:	280a      	cmp	r0, #10
 801bcf8:	600b      	str	r3, [r1, #0]
 801bcfa:	491b      	ldr	r1, [pc, #108]	@ (801bd68 <__b2d+0x90>)
 801bcfc:	dc15      	bgt.n	801bd2a <__b2d+0x52>
 801bcfe:	f1c0 0c0b 	rsb	ip, r0, #11
 801bd02:	fa22 f30c 	lsr.w	r3, r2, ip
 801bd06:	45b8      	cmp	r8, r7
 801bd08:	ea43 0501 	orr.w	r5, r3, r1
 801bd0c:	bf34      	ite	cc
 801bd0e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801bd12:	2300      	movcs	r3, #0
 801bd14:	3015      	adds	r0, #21
 801bd16:	fa02 f000 	lsl.w	r0, r2, r0
 801bd1a:	fa23 f30c 	lsr.w	r3, r3, ip
 801bd1e:	4303      	orrs	r3, r0
 801bd20:	461c      	mov	r4, r3
 801bd22:	ec45 4b10 	vmov	d0, r4, r5
 801bd26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801bd2a:	45b8      	cmp	r8, r7
 801bd2c:	bf3a      	itte	cc
 801bd2e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801bd32:	f1a6 0708 	subcc.w	r7, r6, #8
 801bd36:	2300      	movcs	r3, #0
 801bd38:	380b      	subs	r0, #11
 801bd3a:	d012      	beq.n	801bd62 <__b2d+0x8a>
 801bd3c:	f1c0 0120 	rsb	r1, r0, #32
 801bd40:	fa23 f401 	lsr.w	r4, r3, r1
 801bd44:	4082      	lsls	r2, r0
 801bd46:	4322      	orrs	r2, r4
 801bd48:	4547      	cmp	r7, r8
 801bd4a:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 801bd4e:	bf8c      	ite	hi
 801bd50:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 801bd54:	2200      	movls	r2, #0
 801bd56:	4083      	lsls	r3, r0
 801bd58:	40ca      	lsrs	r2, r1
 801bd5a:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 801bd5e:	4313      	orrs	r3, r2
 801bd60:	e7de      	b.n	801bd20 <__b2d+0x48>
 801bd62:	ea42 0501 	orr.w	r5, r2, r1
 801bd66:	e7db      	b.n	801bd20 <__b2d+0x48>
 801bd68:	3ff00000 	.word	0x3ff00000

0801bd6c <__d2b>:
 801bd6c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801bd70:	460f      	mov	r7, r1
 801bd72:	2101      	movs	r1, #1
 801bd74:	ec59 8b10 	vmov	r8, r9, d0
 801bd78:	4616      	mov	r6, r2
 801bd7a:	f7ff fc13 	bl	801b5a4 <_Balloc>
 801bd7e:	4604      	mov	r4, r0
 801bd80:	b930      	cbnz	r0, 801bd90 <__d2b+0x24>
 801bd82:	4602      	mov	r2, r0
 801bd84:	4b23      	ldr	r3, [pc, #140]	@ (801be14 <__d2b+0xa8>)
 801bd86:	4824      	ldr	r0, [pc, #144]	@ (801be18 <__d2b+0xac>)
 801bd88:	f240 310f 	movw	r1, #783	@ 0x30f
 801bd8c:	f000 faf4 	bl	801c378 <__assert_func>
 801bd90:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801bd94:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801bd98:	b10d      	cbz	r5, 801bd9e <__d2b+0x32>
 801bd9a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801bd9e:	9301      	str	r3, [sp, #4]
 801bda0:	f1b8 0300 	subs.w	r3, r8, #0
 801bda4:	d023      	beq.n	801bdee <__d2b+0x82>
 801bda6:	4668      	mov	r0, sp
 801bda8:	9300      	str	r3, [sp, #0]
 801bdaa:	f7ff fd0c 	bl	801b7c6 <__lo0bits>
 801bdae:	e9dd 1200 	ldrd	r1, r2, [sp]
 801bdb2:	b1d0      	cbz	r0, 801bdea <__d2b+0x7e>
 801bdb4:	f1c0 0320 	rsb	r3, r0, #32
 801bdb8:	fa02 f303 	lsl.w	r3, r2, r3
 801bdbc:	430b      	orrs	r3, r1
 801bdbe:	40c2      	lsrs	r2, r0
 801bdc0:	6163      	str	r3, [r4, #20]
 801bdc2:	9201      	str	r2, [sp, #4]
 801bdc4:	9b01      	ldr	r3, [sp, #4]
 801bdc6:	61a3      	str	r3, [r4, #24]
 801bdc8:	2b00      	cmp	r3, #0
 801bdca:	bf0c      	ite	eq
 801bdcc:	2201      	moveq	r2, #1
 801bdce:	2202      	movne	r2, #2
 801bdd0:	6122      	str	r2, [r4, #16]
 801bdd2:	b1a5      	cbz	r5, 801bdfe <__d2b+0x92>
 801bdd4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 801bdd8:	4405      	add	r5, r0
 801bdda:	603d      	str	r5, [r7, #0]
 801bddc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801bde0:	6030      	str	r0, [r6, #0]
 801bde2:	4620      	mov	r0, r4
 801bde4:	b003      	add	sp, #12
 801bde6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801bdea:	6161      	str	r1, [r4, #20]
 801bdec:	e7ea      	b.n	801bdc4 <__d2b+0x58>
 801bdee:	a801      	add	r0, sp, #4
 801bdf0:	f7ff fce9 	bl	801b7c6 <__lo0bits>
 801bdf4:	9b01      	ldr	r3, [sp, #4]
 801bdf6:	6163      	str	r3, [r4, #20]
 801bdf8:	3020      	adds	r0, #32
 801bdfa:	2201      	movs	r2, #1
 801bdfc:	e7e8      	b.n	801bdd0 <__d2b+0x64>
 801bdfe:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801be02:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801be06:	6038      	str	r0, [r7, #0]
 801be08:	6918      	ldr	r0, [r3, #16]
 801be0a:	f7ff fcbd 	bl	801b788 <__hi0bits>
 801be0e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801be12:	e7e5      	b.n	801bde0 <__d2b+0x74>
 801be14:	0801e491 	.word	0x0801e491
 801be18:	0801e502 	.word	0x0801e502

0801be1c <__ratio>:
 801be1c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801be20:	4688      	mov	r8, r1
 801be22:	4669      	mov	r1, sp
 801be24:	4681      	mov	r9, r0
 801be26:	f7ff ff57 	bl	801bcd8 <__b2d>
 801be2a:	a901      	add	r1, sp, #4
 801be2c:	4640      	mov	r0, r8
 801be2e:	ec55 4b10 	vmov	r4, r5, d0
 801be32:	f7ff ff51 	bl	801bcd8 <__b2d>
 801be36:	f8d8 3010 	ldr.w	r3, [r8, #16]
 801be3a:	f8d9 2010 	ldr.w	r2, [r9, #16]
 801be3e:	1ad2      	subs	r2, r2, r3
 801be40:	e9dd 3100 	ldrd	r3, r1, [sp]
 801be44:	1a5b      	subs	r3, r3, r1
 801be46:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 801be4a:	ec57 6b10 	vmov	r6, r7, d0
 801be4e:	2b00      	cmp	r3, #0
 801be50:	bfd6      	itet	le
 801be52:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801be56:	462a      	movgt	r2, r5
 801be58:	463a      	movle	r2, r7
 801be5a:	46ab      	mov	fp, r5
 801be5c:	46a2      	mov	sl, r4
 801be5e:	bfce      	itee	gt
 801be60:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 801be64:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 801be68:	ee00 3a90 	vmovle	s1, r3
 801be6c:	ec4b ab17 	vmov	d7, sl, fp
 801be70:	ee87 0b00 	vdiv.f64	d0, d7, d0
 801be74:	b003      	add	sp, #12
 801be76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801be7a <__copybits>:
 801be7a:	3901      	subs	r1, #1
 801be7c:	b570      	push	{r4, r5, r6, lr}
 801be7e:	1149      	asrs	r1, r1, #5
 801be80:	6914      	ldr	r4, [r2, #16]
 801be82:	3101      	adds	r1, #1
 801be84:	f102 0314 	add.w	r3, r2, #20
 801be88:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801be8c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801be90:	1f05      	subs	r5, r0, #4
 801be92:	42a3      	cmp	r3, r4
 801be94:	d30c      	bcc.n	801beb0 <__copybits+0x36>
 801be96:	1aa3      	subs	r3, r4, r2
 801be98:	3b11      	subs	r3, #17
 801be9a:	f023 0303 	bic.w	r3, r3, #3
 801be9e:	3211      	adds	r2, #17
 801bea0:	42a2      	cmp	r2, r4
 801bea2:	bf88      	it	hi
 801bea4:	2300      	movhi	r3, #0
 801bea6:	4418      	add	r0, r3
 801bea8:	2300      	movs	r3, #0
 801beaa:	4288      	cmp	r0, r1
 801beac:	d305      	bcc.n	801beba <__copybits+0x40>
 801beae:	bd70      	pop	{r4, r5, r6, pc}
 801beb0:	f853 6b04 	ldr.w	r6, [r3], #4
 801beb4:	f845 6f04 	str.w	r6, [r5, #4]!
 801beb8:	e7eb      	b.n	801be92 <__copybits+0x18>
 801beba:	f840 3b04 	str.w	r3, [r0], #4
 801bebe:	e7f4      	b.n	801beaa <__copybits+0x30>

0801bec0 <__any_on>:
 801bec0:	f100 0214 	add.w	r2, r0, #20
 801bec4:	6900      	ldr	r0, [r0, #16]
 801bec6:	114b      	asrs	r3, r1, #5
 801bec8:	4298      	cmp	r0, r3
 801beca:	b510      	push	{r4, lr}
 801becc:	db11      	blt.n	801bef2 <__any_on+0x32>
 801bece:	dd0a      	ble.n	801bee6 <__any_on+0x26>
 801bed0:	f011 011f 	ands.w	r1, r1, #31
 801bed4:	d007      	beq.n	801bee6 <__any_on+0x26>
 801bed6:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801beda:	fa24 f001 	lsr.w	r0, r4, r1
 801bede:	fa00 f101 	lsl.w	r1, r0, r1
 801bee2:	428c      	cmp	r4, r1
 801bee4:	d10b      	bne.n	801befe <__any_on+0x3e>
 801bee6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801beea:	4293      	cmp	r3, r2
 801beec:	d803      	bhi.n	801bef6 <__any_on+0x36>
 801beee:	2000      	movs	r0, #0
 801bef0:	bd10      	pop	{r4, pc}
 801bef2:	4603      	mov	r3, r0
 801bef4:	e7f7      	b.n	801bee6 <__any_on+0x26>
 801bef6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801befa:	2900      	cmp	r1, #0
 801befc:	d0f5      	beq.n	801beea <__any_on+0x2a>
 801befe:	2001      	movs	r0, #1
 801bf00:	e7f6      	b.n	801bef0 <__any_on+0x30>

0801bf02 <__ascii_wctomb>:
 801bf02:	4603      	mov	r3, r0
 801bf04:	4608      	mov	r0, r1
 801bf06:	b141      	cbz	r1, 801bf1a <__ascii_wctomb+0x18>
 801bf08:	2aff      	cmp	r2, #255	@ 0xff
 801bf0a:	d904      	bls.n	801bf16 <__ascii_wctomb+0x14>
 801bf0c:	228a      	movs	r2, #138	@ 0x8a
 801bf0e:	601a      	str	r2, [r3, #0]
 801bf10:	f04f 30ff 	mov.w	r0, #4294967295
 801bf14:	4770      	bx	lr
 801bf16:	700a      	strb	r2, [r1, #0]
 801bf18:	2001      	movs	r0, #1
 801bf1a:	4770      	bx	lr

0801bf1c <__ssputs_r>:
 801bf1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801bf20:	688e      	ldr	r6, [r1, #8]
 801bf22:	461f      	mov	r7, r3
 801bf24:	42be      	cmp	r6, r7
 801bf26:	680b      	ldr	r3, [r1, #0]
 801bf28:	4682      	mov	sl, r0
 801bf2a:	460c      	mov	r4, r1
 801bf2c:	4690      	mov	r8, r2
 801bf2e:	d82d      	bhi.n	801bf8c <__ssputs_r+0x70>
 801bf30:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801bf34:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801bf38:	d026      	beq.n	801bf88 <__ssputs_r+0x6c>
 801bf3a:	6965      	ldr	r5, [r4, #20]
 801bf3c:	6909      	ldr	r1, [r1, #16]
 801bf3e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801bf42:	eba3 0901 	sub.w	r9, r3, r1
 801bf46:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801bf4a:	1c7b      	adds	r3, r7, #1
 801bf4c:	444b      	add	r3, r9
 801bf4e:	106d      	asrs	r5, r5, #1
 801bf50:	429d      	cmp	r5, r3
 801bf52:	bf38      	it	cc
 801bf54:	461d      	movcc	r5, r3
 801bf56:	0553      	lsls	r3, r2, #21
 801bf58:	d527      	bpl.n	801bfaa <__ssputs_r+0x8e>
 801bf5a:	4629      	mov	r1, r5
 801bf5c:	f7ff fa84 	bl	801b468 <_malloc_r>
 801bf60:	4606      	mov	r6, r0
 801bf62:	b360      	cbz	r0, 801bfbe <__ssputs_r+0xa2>
 801bf64:	6921      	ldr	r1, [r4, #16]
 801bf66:	464a      	mov	r2, r9
 801bf68:	f7fe f8d9 	bl	801a11e <memcpy>
 801bf6c:	89a3      	ldrh	r3, [r4, #12]
 801bf6e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801bf72:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801bf76:	81a3      	strh	r3, [r4, #12]
 801bf78:	6126      	str	r6, [r4, #16]
 801bf7a:	6165      	str	r5, [r4, #20]
 801bf7c:	444e      	add	r6, r9
 801bf7e:	eba5 0509 	sub.w	r5, r5, r9
 801bf82:	6026      	str	r6, [r4, #0]
 801bf84:	60a5      	str	r5, [r4, #8]
 801bf86:	463e      	mov	r6, r7
 801bf88:	42be      	cmp	r6, r7
 801bf8a:	d900      	bls.n	801bf8e <__ssputs_r+0x72>
 801bf8c:	463e      	mov	r6, r7
 801bf8e:	6820      	ldr	r0, [r4, #0]
 801bf90:	4632      	mov	r2, r6
 801bf92:	4641      	mov	r1, r8
 801bf94:	f000 f9c6 	bl	801c324 <memmove>
 801bf98:	68a3      	ldr	r3, [r4, #8]
 801bf9a:	1b9b      	subs	r3, r3, r6
 801bf9c:	60a3      	str	r3, [r4, #8]
 801bf9e:	6823      	ldr	r3, [r4, #0]
 801bfa0:	4433      	add	r3, r6
 801bfa2:	6023      	str	r3, [r4, #0]
 801bfa4:	2000      	movs	r0, #0
 801bfa6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801bfaa:	462a      	mov	r2, r5
 801bfac:	f000 fa16 	bl	801c3dc <_realloc_r>
 801bfb0:	4606      	mov	r6, r0
 801bfb2:	2800      	cmp	r0, #0
 801bfb4:	d1e0      	bne.n	801bf78 <__ssputs_r+0x5c>
 801bfb6:	6921      	ldr	r1, [r4, #16]
 801bfb8:	4650      	mov	r0, sl
 801bfba:	f7fe fea7 	bl	801ad0c <_free_r>
 801bfbe:	230c      	movs	r3, #12
 801bfc0:	f8ca 3000 	str.w	r3, [sl]
 801bfc4:	89a3      	ldrh	r3, [r4, #12]
 801bfc6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801bfca:	81a3      	strh	r3, [r4, #12]
 801bfcc:	f04f 30ff 	mov.w	r0, #4294967295
 801bfd0:	e7e9      	b.n	801bfa6 <__ssputs_r+0x8a>
	...

0801bfd4 <_svfiprintf_r>:
 801bfd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bfd8:	4698      	mov	r8, r3
 801bfda:	898b      	ldrh	r3, [r1, #12]
 801bfdc:	061b      	lsls	r3, r3, #24
 801bfde:	b09d      	sub	sp, #116	@ 0x74
 801bfe0:	4607      	mov	r7, r0
 801bfe2:	460d      	mov	r5, r1
 801bfe4:	4614      	mov	r4, r2
 801bfe6:	d510      	bpl.n	801c00a <_svfiprintf_r+0x36>
 801bfe8:	690b      	ldr	r3, [r1, #16]
 801bfea:	b973      	cbnz	r3, 801c00a <_svfiprintf_r+0x36>
 801bfec:	2140      	movs	r1, #64	@ 0x40
 801bfee:	f7ff fa3b 	bl	801b468 <_malloc_r>
 801bff2:	6028      	str	r0, [r5, #0]
 801bff4:	6128      	str	r0, [r5, #16]
 801bff6:	b930      	cbnz	r0, 801c006 <_svfiprintf_r+0x32>
 801bff8:	230c      	movs	r3, #12
 801bffa:	603b      	str	r3, [r7, #0]
 801bffc:	f04f 30ff 	mov.w	r0, #4294967295
 801c000:	b01d      	add	sp, #116	@ 0x74
 801c002:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c006:	2340      	movs	r3, #64	@ 0x40
 801c008:	616b      	str	r3, [r5, #20]
 801c00a:	2300      	movs	r3, #0
 801c00c:	9309      	str	r3, [sp, #36]	@ 0x24
 801c00e:	2320      	movs	r3, #32
 801c010:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801c014:	f8cd 800c 	str.w	r8, [sp, #12]
 801c018:	2330      	movs	r3, #48	@ 0x30
 801c01a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801c1b8 <_svfiprintf_r+0x1e4>
 801c01e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801c022:	f04f 0901 	mov.w	r9, #1
 801c026:	4623      	mov	r3, r4
 801c028:	469a      	mov	sl, r3
 801c02a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801c02e:	b10a      	cbz	r2, 801c034 <_svfiprintf_r+0x60>
 801c030:	2a25      	cmp	r2, #37	@ 0x25
 801c032:	d1f9      	bne.n	801c028 <_svfiprintf_r+0x54>
 801c034:	ebba 0b04 	subs.w	fp, sl, r4
 801c038:	d00b      	beq.n	801c052 <_svfiprintf_r+0x7e>
 801c03a:	465b      	mov	r3, fp
 801c03c:	4622      	mov	r2, r4
 801c03e:	4629      	mov	r1, r5
 801c040:	4638      	mov	r0, r7
 801c042:	f7ff ff6b 	bl	801bf1c <__ssputs_r>
 801c046:	3001      	adds	r0, #1
 801c048:	f000 80a7 	beq.w	801c19a <_svfiprintf_r+0x1c6>
 801c04c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801c04e:	445a      	add	r2, fp
 801c050:	9209      	str	r2, [sp, #36]	@ 0x24
 801c052:	f89a 3000 	ldrb.w	r3, [sl]
 801c056:	2b00      	cmp	r3, #0
 801c058:	f000 809f 	beq.w	801c19a <_svfiprintf_r+0x1c6>
 801c05c:	2300      	movs	r3, #0
 801c05e:	f04f 32ff 	mov.w	r2, #4294967295
 801c062:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801c066:	f10a 0a01 	add.w	sl, sl, #1
 801c06a:	9304      	str	r3, [sp, #16]
 801c06c:	9307      	str	r3, [sp, #28]
 801c06e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801c072:	931a      	str	r3, [sp, #104]	@ 0x68
 801c074:	4654      	mov	r4, sl
 801c076:	2205      	movs	r2, #5
 801c078:	f814 1b01 	ldrb.w	r1, [r4], #1
 801c07c:	484e      	ldr	r0, [pc, #312]	@ (801c1b8 <_svfiprintf_r+0x1e4>)
 801c07e:	f7e4 f957 	bl	8000330 <memchr>
 801c082:	9a04      	ldr	r2, [sp, #16]
 801c084:	b9d8      	cbnz	r0, 801c0be <_svfiprintf_r+0xea>
 801c086:	06d0      	lsls	r0, r2, #27
 801c088:	bf44      	itt	mi
 801c08a:	2320      	movmi	r3, #32
 801c08c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801c090:	0711      	lsls	r1, r2, #28
 801c092:	bf44      	itt	mi
 801c094:	232b      	movmi	r3, #43	@ 0x2b
 801c096:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801c09a:	f89a 3000 	ldrb.w	r3, [sl]
 801c09e:	2b2a      	cmp	r3, #42	@ 0x2a
 801c0a0:	d015      	beq.n	801c0ce <_svfiprintf_r+0xfa>
 801c0a2:	9a07      	ldr	r2, [sp, #28]
 801c0a4:	4654      	mov	r4, sl
 801c0a6:	2000      	movs	r0, #0
 801c0a8:	f04f 0c0a 	mov.w	ip, #10
 801c0ac:	4621      	mov	r1, r4
 801c0ae:	f811 3b01 	ldrb.w	r3, [r1], #1
 801c0b2:	3b30      	subs	r3, #48	@ 0x30
 801c0b4:	2b09      	cmp	r3, #9
 801c0b6:	d94b      	bls.n	801c150 <_svfiprintf_r+0x17c>
 801c0b8:	b1b0      	cbz	r0, 801c0e8 <_svfiprintf_r+0x114>
 801c0ba:	9207      	str	r2, [sp, #28]
 801c0bc:	e014      	b.n	801c0e8 <_svfiprintf_r+0x114>
 801c0be:	eba0 0308 	sub.w	r3, r0, r8
 801c0c2:	fa09 f303 	lsl.w	r3, r9, r3
 801c0c6:	4313      	orrs	r3, r2
 801c0c8:	9304      	str	r3, [sp, #16]
 801c0ca:	46a2      	mov	sl, r4
 801c0cc:	e7d2      	b.n	801c074 <_svfiprintf_r+0xa0>
 801c0ce:	9b03      	ldr	r3, [sp, #12]
 801c0d0:	1d19      	adds	r1, r3, #4
 801c0d2:	681b      	ldr	r3, [r3, #0]
 801c0d4:	9103      	str	r1, [sp, #12]
 801c0d6:	2b00      	cmp	r3, #0
 801c0d8:	bfbb      	ittet	lt
 801c0da:	425b      	neglt	r3, r3
 801c0dc:	f042 0202 	orrlt.w	r2, r2, #2
 801c0e0:	9307      	strge	r3, [sp, #28]
 801c0e2:	9307      	strlt	r3, [sp, #28]
 801c0e4:	bfb8      	it	lt
 801c0e6:	9204      	strlt	r2, [sp, #16]
 801c0e8:	7823      	ldrb	r3, [r4, #0]
 801c0ea:	2b2e      	cmp	r3, #46	@ 0x2e
 801c0ec:	d10a      	bne.n	801c104 <_svfiprintf_r+0x130>
 801c0ee:	7863      	ldrb	r3, [r4, #1]
 801c0f0:	2b2a      	cmp	r3, #42	@ 0x2a
 801c0f2:	d132      	bne.n	801c15a <_svfiprintf_r+0x186>
 801c0f4:	9b03      	ldr	r3, [sp, #12]
 801c0f6:	1d1a      	adds	r2, r3, #4
 801c0f8:	681b      	ldr	r3, [r3, #0]
 801c0fa:	9203      	str	r2, [sp, #12]
 801c0fc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801c100:	3402      	adds	r4, #2
 801c102:	9305      	str	r3, [sp, #20]
 801c104:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801c1c8 <_svfiprintf_r+0x1f4>
 801c108:	7821      	ldrb	r1, [r4, #0]
 801c10a:	2203      	movs	r2, #3
 801c10c:	4650      	mov	r0, sl
 801c10e:	f7e4 f90f 	bl	8000330 <memchr>
 801c112:	b138      	cbz	r0, 801c124 <_svfiprintf_r+0x150>
 801c114:	9b04      	ldr	r3, [sp, #16]
 801c116:	eba0 000a 	sub.w	r0, r0, sl
 801c11a:	2240      	movs	r2, #64	@ 0x40
 801c11c:	4082      	lsls	r2, r0
 801c11e:	4313      	orrs	r3, r2
 801c120:	3401      	adds	r4, #1
 801c122:	9304      	str	r3, [sp, #16]
 801c124:	f814 1b01 	ldrb.w	r1, [r4], #1
 801c128:	4824      	ldr	r0, [pc, #144]	@ (801c1bc <_svfiprintf_r+0x1e8>)
 801c12a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801c12e:	2206      	movs	r2, #6
 801c130:	f7e4 f8fe 	bl	8000330 <memchr>
 801c134:	2800      	cmp	r0, #0
 801c136:	d036      	beq.n	801c1a6 <_svfiprintf_r+0x1d2>
 801c138:	4b21      	ldr	r3, [pc, #132]	@ (801c1c0 <_svfiprintf_r+0x1ec>)
 801c13a:	bb1b      	cbnz	r3, 801c184 <_svfiprintf_r+0x1b0>
 801c13c:	9b03      	ldr	r3, [sp, #12]
 801c13e:	3307      	adds	r3, #7
 801c140:	f023 0307 	bic.w	r3, r3, #7
 801c144:	3308      	adds	r3, #8
 801c146:	9303      	str	r3, [sp, #12]
 801c148:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801c14a:	4433      	add	r3, r6
 801c14c:	9309      	str	r3, [sp, #36]	@ 0x24
 801c14e:	e76a      	b.n	801c026 <_svfiprintf_r+0x52>
 801c150:	fb0c 3202 	mla	r2, ip, r2, r3
 801c154:	460c      	mov	r4, r1
 801c156:	2001      	movs	r0, #1
 801c158:	e7a8      	b.n	801c0ac <_svfiprintf_r+0xd8>
 801c15a:	2300      	movs	r3, #0
 801c15c:	3401      	adds	r4, #1
 801c15e:	9305      	str	r3, [sp, #20]
 801c160:	4619      	mov	r1, r3
 801c162:	f04f 0c0a 	mov.w	ip, #10
 801c166:	4620      	mov	r0, r4
 801c168:	f810 2b01 	ldrb.w	r2, [r0], #1
 801c16c:	3a30      	subs	r2, #48	@ 0x30
 801c16e:	2a09      	cmp	r2, #9
 801c170:	d903      	bls.n	801c17a <_svfiprintf_r+0x1a6>
 801c172:	2b00      	cmp	r3, #0
 801c174:	d0c6      	beq.n	801c104 <_svfiprintf_r+0x130>
 801c176:	9105      	str	r1, [sp, #20]
 801c178:	e7c4      	b.n	801c104 <_svfiprintf_r+0x130>
 801c17a:	fb0c 2101 	mla	r1, ip, r1, r2
 801c17e:	4604      	mov	r4, r0
 801c180:	2301      	movs	r3, #1
 801c182:	e7f0      	b.n	801c166 <_svfiprintf_r+0x192>
 801c184:	ab03      	add	r3, sp, #12
 801c186:	9300      	str	r3, [sp, #0]
 801c188:	462a      	mov	r2, r5
 801c18a:	4b0e      	ldr	r3, [pc, #56]	@ (801c1c4 <_svfiprintf_r+0x1f0>)
 801c18c:	a904      	add	r1, sp, #16
 801c18e:	4638      	mov	r0, r7
 801c190:	f7fd fa5a 	bl	8019648 <_printf_float>
 801c194:	1c42      	adds	r2, r0, #1
 801c196:	4606      	mov	r6, r0
 801c198:	d1d6      	bne.n	801c148 <_svfiprintf_r+0x174>
 801c19a:	89ab      	ldrh	r3, [r5, #12]
 801c19c:	065b      	lsls	r3, r3, #25
 801c19e:	f53f af2d 	bmi.w	801bffc <_svfiprintf_r+0x28>
 801c1a2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801c1a4:	e72c      	b.n	801c000 <_svfiprintf_r+0x2c>
 801c1a6:	ab03      	add	r3, sp, #12
 801c1a8:	9300      	str	r3, [sp, #0]
 801c1aa:	462a      	mov	r2, r5
 801c1ac:	4b05      	ldr	r3, [pc, #20]	@ (801c1c4 <_svfiprintf_r+0x1f0>)
 801c1ae:	a904      	add	r1, sp, #16
 801c1b0:	4638      	mov	r0, r7
 801c1b2:	f7fd fcd1 	bl	8019b58 <_printf_i>
 801c1b6:	e7ed      	b.n	801c194 <_svfiprintf_r+0x1c0>
 801c1b8:	0801e658 	.word	0x0801e658
 801c1bc:	0801e662 	.word	0x0801e662
 801c1c0:	08019649 	.word	0x08019649
 801c1c4:	0801bf1d 	.word	0x0801bf1d
 801c1c8:	0801e65e 	.word	0x0801e65e

0801c1cc <__sflush_r>:
 801c1cc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801c1d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801c1d4:	0716      	lsls	r6, r2, #28
 801c1d6:	4605      	mov	r5, r0
 801c1d8:	460c      	mov	r4, r1
 801c1da:	d454      	bmi.n	801c286 <__sflush_r+0xba>
 801c1dc:	684b      	ldr	r3, [r1, #4]
 801c1de:	2b00      	cmp	r3, #0
 801c1e0:	dc02      	bgt.n	801c1e8 <__sflush_r+0x1c>
 801c1e2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801c1e4:	2b00      	cmp	r3, #0
 801c1e6:	dd48      	ble.n	801c27a <__sflush_r+0xae>
 801c1e8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801c1ea:	2e00      	cmp	r6, #0
 801c1ec:	d045      	beq.n	801c27a <__sflush_r+0xae>
 801c1ee:	2300      	movs	r3, #0
 801c1f0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801c1f4:	682f      	ldr	r7, [r5, #0]
 801c1f6:	6a21      	ldr	r1, [r4, #32]
 801c1f8:	602b      	str	r3, [r5, #0]
 801c1fa:	d030      	beq.n	801c25e <__sflush_r+0x92>
 801c1fc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801c1fe:	89a3      	ldrh	r3, [r4, #12]
 801c200:	0759      	lsls	r1, r3, #29
 801c202:	d505      	bpl.n	801c210 <__sflush_r+0x44>
 801c204:	6863      	ldr	r3, [r4, #4]
 801c206:	1ad2      	subs	r2, r2, r3
 801c208:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801c20a:	b10b      	cbz	r3, 801c210 <__sflush_r+0x44>
 801c20c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801c20e:	1ad2      	subs	r2, r2, r3
 801c210:	2300      	movs	r3, #0
 801c212:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801c214:	6a21      	ldr	r1, [r4, #32]
 801c216:	4628      	mov	r0, r5
 801c218:	47b0      	blx	r6
 801c21a:	1c43      	adds	r3, r0, #1
 801c21c:	89a3      	ldrh	r3, [r4, #12]
 801c21e:	d106      	bne.n	801c22e <__sflush_r+0x62>
 801c220:	6829      	ldr	r1, [r5, #0]
 801c222:	291d      	cmp	r1, #29
 801c224:	d82b      	bhi.n	801c27e <__sflush_r+0xb2>
 801c226:	4a2a      	ldr	r2, [pc, #168]	@ (801c2d0 <__sflush_r+0x104>)
 801c228:	410a      	asrs	r2, r1
 801c22a:	07d6      	lsls	r6, r2, #31
 801c22c:	d427      	bmi.n	801c27e <__sflush_r+0xb2>
 801c22e:	2200      	movs	r2, #0
 801c230:	6062      	str	r2, [r4, #4]
 801c232:	04d9      	lsls	r1, r3, #19
 801c234:	6922      	ldr	r2, [r4, #16]
 801c236:	6022      	str	r2, [r4, #0]
 801c238:	d504      	bpl.n	801c244 <__sflush_r+0x78>
 801c23a:	1c42      	adds	r2, r0, #1
 801c23c:	d101      	bne.n	801c242 <__sflush_r+0x76>
 801c23e:	682b      	ldr	r3, [r5, #0]
 801c240:	b903      	cbnz	r3, 801c244 <__sflush_r+0x78>
 801c242:	6560      	str	r0, [r4, #84]	@ 0x54
 801c244:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801c246:	602f      	str	r7, [r5, #0]
 801c248:	b1b9      	cbz	r1, 801c27a <__sflush_r+0xae>
 801c24a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801c24e:	4299      	cmp	r1, r3
 801c250:	d002      	beq.n	801c258 <__sflush_r+0x8c>
 801c252:	4628      	mov	r0, r5
 801c254:	f7fe fd5a 	bl	801ad0c <_free_r>
 801c258:	2300      	movs	r3, #0
 801c25a:	6363      	str	r3, [r4, #52]	@ 0x34
 801c25c:	e00d      	b.n	801c27a <__sflush_r+0xae>
 801c25e:	2301      	movs	r3, #1
 801c260:	4628      	mov	r0, r5
 801c262:	47b0      	blx	r6
 801c264:	4602      	mov	r2, r0
 801c266:	1c50      	adds	r0, r2, #1
 801c268:	d1c9      	bne.n	801c1fe <__sflush_r+0x32>
 801c26a:	682b      	ldr	r3, [r5, #0]
 801c26c:	2b00      	cmp	r3, #0
 801c26e:	d0c6      	beq.n	801c1fe <__sflush_r+0x32>
 801c270:	2b1d      	cmp	r3, #29
 801c272:	d001      	beq.n	801c278 <__sflush_r+0xac>
 801c274:	2b16      	cmp	r3, #22
 801c276:	d11e      	bne.n	801c2b6 <__sflush_r+0xea>
 801c278:	602f      	str	r7, [r5, #0]
 801c27a:	2000      	movs	r0, #0
 801c27c:	e022      	b.n	801c2c4 <__sflush_r+0xf8>
 801c27e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801c282:	b21b      	sxth	r3, r3
 801c284:	e01b      	b.n	801c2be <__sflush_r+0xf2>
 801c286:	690f      	ldr	r7, [r1, #16]
 801c288:	2f00      	cmp	r7, #0
 801c28a:	d0f6      	beq.n	801c27a <__sflush_r+0xae>
 801c28c:	0793      	lsls	r3, r2, #30
 801c28e:	680e      	ldr	r6, [r1, #0]
 801c290:	bf08      	it	eq
 801c292:	694b      	ldreq	r3, [r1, #20]
 801c294:	600f      	str	r7, [r1, #0]
 801c296:	bf18      	it	ne
 801c298:	2300      	movne	r3, #0
 801c29a:	eba6 0807 	sub.w	r8, r6, r7
 801c29e:	608b      	str	r3, [r1, #8]
 801c2a0:	f1b8 0f00 	cmp.w	r8, #0
 801c2a4:	dde9      	ble.n	801c27a <__sflush_r+0xae>
 801c2a6:	6a21      	ldr	r1, [r4, #32]
 801c2a8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801c2aa:	4643      	mov	r3, r8
 801c2ac:	463a      	mov	r2, r7
 801c2ae:	4628      	mov	r0, r5
 801c2b0:	47b0      	blx	r6
 801c2b2:	2800      	cmp	r0, #0
 801c2b4:	dc08      	bgt.n	801c2c8 <__sflush_r+0xfc>
 801c2b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801c2ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801c2be:	81a3      	strh	r3, [r4, #12]
 801c2c0:	f04f 30ff 	mov.w	r0, #4294967295
 801c2c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801c2c8:	4407      	add	r7, r0
 801c2ca:	eba8 0800 	sub.w	r8, r8, r0
 801c2ce:	e7e7      	b.n	801c2a0 <__sflush_r+0xd4>
 801c2d0:	dfbffffe 	.word	0xdfbffffe

0801c2d4 <_fflush_r>:
 801c2d4:	b538      	push	{r3, r4, r5, lr}
 801c2d6:	690b      	ldr	r3, [r1, #16]
 801c2d8:	4605      	mov	r5, r0
 801c2da:	460c      	mov	r4, r1
 801c2dc:	b913      	cbnz	r3, 801c2e4 <_fflush_r+0x10>
 801c2de:	2500      	movs	r5, #0
 801c2e0:	4628      	mov	r0, r5
 801c2e2:	bd38      	pop	{r3, r4, r5, pc}
 801c2e4:	b118      	cbz	r0, 801c2ee <_fflush_r+0x1a>
 801c2e6:	6a03      	ldr	r3, [r0, #32]
 801c2e8:	b90b      	cbnz	r3, 801c2ee <_fflush_r+0x1a>
 801c2ea:	f7fd fde1 	bl	8019eb0 <__sinit>
 801c2ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801c2f2:	2b00      	cmp	r3, #0
 801c2f4:	d0f3      	beq.n	801c2de <_fflush_r+0xa>
 801c2f6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801c2f8:	07d0      	lsls	r0, r2, #31
 801c2fa:	d404      	bmi.n	801c306 <_fflush_r+0x32>
 801c2fc:	0599      	lsls	r1, r3, #22
 801c2fe:	d402      	bmi.n	801c306 <_fflush_r+0x32>
 801c300:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801c302:	f7fd ff0a 	bl	801a11a <__retarget_lock_acquire_recursive>
 801c306:	4628      	mov	r0, r5
 801c308:	4621      	mov	r1, r4
 801c30a:	f7ff ff5f 	bl	801c1cc <__sflush_r>
 801c30e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801c310:	07da      	lsls	r2, r3, #31
 801c312:	4605      	mov	r5, r0
 801c314:	d4e4      	bmi.n	801c2e0 <_fflush_r+0xc>
 801c316:	89a3      	ldrh	r3, [r4, #12]
 801c318:	059b      	lsls	r3, r3, #22
 801c31a:	d4e1      	bmi.n	801c2e0 <_fflush_r+0xc>
 801c31c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801c31e:	f7fd fefd 	bl	801a11c <__retarget_lock_release_recursive>
 801c322:	e7dd      	b.n	801c2e0 <_fflush_r+0xc>

0801c324 <memmove>:
 801c324:	4288      	cmp	r0, r1
 801c326:	b510      	push	{r4, lr}
 801c328:	eb01 0402 	add.w	r4, r1, r2
 801c32c:	d902      	bls.n	801c334 <memmove+0x10>
 801c32e:	4284      	cmp	r4, r0
 801c330:	4623      	mov	r3, r4
 801c332:	d807      	bhi.n	801c344 <memmove+0x20>
 801c334:	1e43      	subs	r3, r0, #1
 801c336:	42a1      	cmp	r1, r4
 801c338:	d008      	beq.n	801c34c <memmove+0x28>
 801c33a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801c33e:	f803 2f01 	strb.w	r2, [r3, #1]!
 801c342:	e7f8      	b.n	801c336 <memmove+0x12>
 801c344:	4402      	add	r2, r0
 801c346:	4601      	mov	r1, r0
 801c348:	428a      	cmp	r2, r1
 801c34a:	d100      	bne.n	801c34e <memmove+0x2a>
 801c34c:	bd10      	pop	{r4, pc}
 801c34e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801c352:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801c356:	e7f7      	b.n	801c348 <memmove+0x24>

0801c358 <_sbrk_r>:
 801c358:	b538      	push	{r3, r4, r5, lr}
 801c35a:	4d06      	ldr	r5, [pc, #24]	@ (801c374 <_sbrk_r+0x1c>)
 801c35c:	2300      	movs	r3, #0
 801c35e:	4604      	mov	r4, r0
 801c360:	4608      	mov	r0, r1
 801c362:	602b      	str	r3, [r5, #0]
 801c364:	f7e6 fd70 	bl	8002e48 <_sbrk>
 801c368:	1c43      	adds	r3, r0, #1
 801c36a:	d102      	bne.n	801c372 <_sbrk_r+0x1a>
 801c36c:	682b      	ldr	r3, [r5, #0]
 801c36e:	b103      	cbz	r3, 801c372 <_sbrk_r+0x1a>
 801c370:	6023      	str	r3, [r4, #0]
 801c372:	bd38      	pop	{r3, r4, r5, pc}
 801c374:	240183d8 	.word	0x240183d8

0801c378 <__assert_func>:
 801c378:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801c37a:	4614      	mov	r4, r2
 801c37c:	461a      	mov	r2, r3
 801c37e:	4b09      	ldr	r3, [pc, #36]	@ (801c3a4 <__assert_func+0x2c>)
 801c380:	681b      	ldr	r3, [r3, #0]
 801c382:	4605      	mov	r5, r0
 801c384:	68d8      	ldr	r0, [r3, #12]
 801c386:	b954      	cbnz	r4, 801c39e <__assert_func+0x26>
 801c388:	4b07      	ldr	r3, [pc, #28]	@ (801c3a8 <__assert_func+0x30>)
 801c38a:	461c      	mov	r4, r3
 801c38c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801c390:	9100      	str	r1, [sp, #0]
 801c392:	462b      	mov	r3, r5
 801c394:	4905      	ldr	r1, [pc, #20]	@ (801c3ac <__assert_func+0x34>)
 801c396:	f000 f84f 	bl	801c438 <fiprintf>
 801c39a:	f000 f85f 	bl	801c45c <abort>
 801c39e:	4b04      	ldr	r3, [pc, #16]	@ (801c3b0 <__assert_func+0x38>)
 801c3a0:	e7f4      	b.n	801c38c <__assert_func+0x14>
 801c3a2:	bf00      	nop
 801c3a4:	240002ac 	.word	0x240002ac
 801c3a8:	0801e6a4 	.word	0x0801e6a4
 801c3ac:	0801e676 	.word	0x0801e676
 801c3b0:	0801e669 	.word	0x0801e669

0801c3b4 <_calloc_r>:
 801c3b4:	b570      	push	{r4, r5, r6, lr}
 801c3b6:	fba1 5402 	umull	r5, r4, r1, r2
 801c3ba:	b93c      	cbnz	r4, 801c3cc <_calloc_r+0x18>
 801c3bc:	4629      	mov	r1, r5
 801c3be:	f7ff f853 	bl	801b468 <_malloc_r>
 801c3c2:	4606      	mov	r6, r0
 801c3c4:	b928      	cbnz	r0, 801c3d2 <_calloc_r+0x1e>
 801c3c6:	2600      	movs	r6, #0
 801c3c8:	4630      	mov	r0, r6
 801c3ca:	bd70      	pop	{r4, r5, r6, pc}
 801c3cc:	220c      	movs	r2, #12
 801c3ce:	6002      	str	r2, [r0, #0]
 801c3d0:	e7f9      	b.n	801c3c6 <_calloc_r+0x12>
 801c3d2:	462a      	mov	r2, r5
 801c3d4:	4621      	mov	r1, r4
 801c3d6:	f7fd fe04 	bl	8019fe2 <memset>
 801c3da:	e7f5      	b.n	801c3c8 <_calloc_r+0x14>

0801c3dc <_realloc_r>:
 801c3dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801c3e0:	4680      	mov	r8, r0
 801c3e2:	4615      	mov	r5, r2
 801c3e4:	460c      	mov	r4, r1
 801c3e6:	b921      	cbnz	r1, 801c3f2 <_realloc_r+0x16>
 801c3e8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801c3ec:	4611      	mov	r1, r2
 801c3ee:	f7ff b83b 	b.w	801b468 <_malloc_r>
 801c3f2:	b92a      	cbnz	r2, 801c400 <_realloc_r+0x24>
 801c3f4:	f7fe fc8a 	bl	801ad0c <_free_r>
 801c3f8:	2400      	movs	r4, #0
 801c3fa:	4620      	mov	r0, r4
 801c3fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801c400:	f000 f833 	bl	801c46a <_malloc_usable_size_r>
 801c404:	4285      	cmp	r5, r0
 801c406:	4606      	mov	r6, r0
 801c408:	d802      	bhi.n	801c410 <_realloc_r+0x34>
 801c40a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 801c40e:	d8f4      	bhi.n	801c3fa <_realloc_r+0x1e>
 801c410:	4629      	mov	r1, r5
 801c412:	4640      	mov	r0, r8
 801c414:	f7ff f828 	bl	801b468 <_malloc_r>
 801c418:	4607      	mov	r7, r0
 801c41a:	2800      	cmp	r0, #0
 801c41c:	d0ec      	beq.n	801c3f8 <_realloc_r+0x1c>
 801c41e:	42b5      	cmp	r5, r6
 801c420:	462a      	mov	r2, r5
 801c422:	4621      	mov	r1, r4
 801c424:	bf28      	it	cs
 801c426:	4632      	movcs	r2, r6
 801c428:	f7fd fe79 	bl	801a11e <memcpy>
 801c42c:	4621      	mov	r1, r4
 801c42e:	4640      	mov	r0, r8
 801c430:	f7fe fc6c 	bl	801ad0c <_free_r>
 801c434:	463c      	mov	r4, r7
 801c436:	e7e0      	b.n	801c3fa <_realloc_r+0x1e>

0801c438 <fiprintf>:
 801c438:	b40e      	push	{r1, r2, r3}
 801c43a:	b503      	push	{r0, r1, lr}
 801c43c:	4601      	mov	r1, r0
 801c43e:	ab03      	add	r3, sp, #12
 801c440:	4805      	ldr	r0, [pc, #20]	@ (801c458 <fiprintf+0x20>)
 801c442:	f853 2b04 	ldr.w	r2, [r3], #4
 801c446:	6800      	ldr	r0, [r0, #0]
 801c448:	9301      	str	r3, [sp, #4]
 801c44a:	f000 f83f 	bl	801c4cc <_vfiprintf_r>
 801c44e:	b002      	add	sp, #8
 801c450:	f85d eb04 	ldr.w	lr, [sp], #4
 801c454:	b003      	add	sp, #12
 801c456:	4770      	bx	lr
 801c458:	240002ac 	.word	0x240002ac

0801c45c <abort>:
 801c45c:	b508      	push	{r3, lr}
 801c45e:	2006      	movs	r0, #6
 801c460:	f000 fa08 	bl	801c874 <raise>
 801c464:	2001      	movs	r0, #1
 801c466:	f7e6 fc77 	bl	8002d58 <_exit>

0801c46a <_malloc_usable_size_r>:
 801c46a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801c46e:	1f18      	subs	r0, r3, #4
 801c470:	2b00      	cmp	r3, #0
 801c472:	bfbc      	itt	lt
 801c474:	580b      	ldrlt	r3, [r1, r0]
 801c476:	18c0      	addlt	r0, r0, r3
 801c478:	4770      	bx	lr

0801c47a <__sfputc_r>:
 801c47a:	6893      	ldr	r3, [r2, #8]
 801c47c:	3b01      	subs	r3, #1
 801c47e:	2b00      	cmp	r3, #0
 801c480:	b410      	push	{r4}
 801c482:	6093      	str	r3, [r2, #8]
 801c484:	da08      	bge.n	801c498 <__sfputc_r+0x1e>
 801c486:	6994      	ldr	r4, [r2, #24]
 801c488:	42a3      	cmp	r3, r4
 801c48a:	db01      	blt.n	801c490 <__sfputc_r+0x16>
 801c48c:	290a      	cmp	r1, #10
 801c48e:	d103      	bne.n	801c498 <__sfputc_r+0x1e>
 801c490:	f85d 4b04 	ldr.w	r4, [sp], #4
 801c494:	f000 b932 	b.w	801c6fc <__swbuf_r>
 801c498:	6813      	ldr	r3, [r2, #0]
 801c49a:	1c58      	adds	r0, r3, #1
 801c49c:	6010      	str	r0, [r2, #0]
 801c49e:	7019      	strb	r1, [r3, #0]
 801c4a0:	4608      	mov	r0, r1
 801c4a2:	f85d 4b04 	ldr.w	r4, [sp], #4
 801c4a6:	4770      	bx	lr

0801c4a8 <__sfputs_r>:
 801c4a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c4aa:	4606      	mov	r6, r0
 801c4ac:	460f      	mov	r7, r1
 801c4ae:	4614      	mov	r4, r2
 801c4b0:	18d5      	adds	r5, r2, r3
 801c4b2:	42ac      	cmp	r4, r5
 801c4b4:	d101      	bne.n	801c4ba <__sfputs_r+0x12>
 801c4b6:	2000      	movs	r0, #0
 801c4b8:	e007      	b.n	801c4ca <__sfputs_r+0x22>
 801c4ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 801c4be:	463a      	mov	r2, r7
 801c4c0:	4630      	mov	r0, r6
 801c4c2:	f7ff ffda 	bl	801c47a <__sfputc_r>
 801c4c6:	1c43      	adds	r3, r0, #1
 801c4c8:	d1f3      	bne.n	801c4b2 <__sfputs_r+0xa>
 801c4ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801c4cc <_vfiprintf_r>:
 801c4cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c4d0:	460d      	mov	r5, r1
 801c4d2:	b09d      	sub	sp, #116	@ 0x74
 801c4d4:	4614      	mov	r4, r2
 801c4d6:	4698      	mov	r8, r3
 801c4d8:	4606      	mov	r6, r0
 801c4da:	b118      	cbz	r0, 801c4e4 <_vfiprintf_r+0x18>
 801c4dc:	6a03      	ldr	r3, [r0, #32]
 801c4de:	b90b      	cbnz	r3, 801c4e4 <_vfiprintf_r+0x18>
 801c4e0:	f7fd fce6 	bl	8019eb0 <__sinit>
 801c4e4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801c4e6:	07d9      	lsls	r1, r3, #31
 801c4e8:	d405      	bmi.n	801c4f6 <_vfiprintf_r+0x2a>
 801c4ea:	89ab      	ldrh	r3, [r5, #12]
 801c4ec:	059a      	lsls	r2, r3, #22
 801c4ee:	d402      	bmi.n	801c4f6 <_vfiprintf_r+0x2a>
 801c4f0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801c4f2:	f7fd fe12 	bl	801a11a <__retarget_lock_acquire_recursive>
 801c4f6:	89ab      	ldrh	r3, [r5, #12]
 801c4f8:	071b      	lsls	r3, r3, #28
 801c4fa:	d501      	bpl.n	801c500 <_vfiprintf_r+0x34>
 801c4fc:	692b      	ldr	r3, [r5, #16]
 801c4fe:	b99b      	cbnz	r3, 801c528 <_vfiprintf_r+0x5c>
 801c500:	4629      	mov	r1, r5
 801c502:	4630      	mov	r0, r6
 801c504:	f000 f938 	bl	801c778 <__swsetup_r>
 801c508:	b170      	cbz	r0, 801c528 <_vfiprintf_r+0x5c>
 801c50a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801c50c:	07dc      	lsls	r4, r3, #31
 801c50e:	d504      	bpl.n	801c51a <_vfiprintf_r+0x4e>
 801c510:	f04f 30ff 	mov.w	r0, #4294967295
 801c514:	b01d      	add	sp, #116	@ 0x74
 801c516:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c51a:	89ab      	ldrh	r3, [r5, #12]
 801c51c:	0598      	lsls	r0, r3, #22
 801c51e:	d4f7      	bmi.n	801c510 <_vfiprintf_r+0x44>
 801c520:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801c522:	f7fd fdfb 	bl	801a11c <__retarget_lock_release_recursive>
 801c526:	e7f3      	b.n	801c510 <_vfiprintf_r+0x44>
 801c528:	2300      	movs	r3, #0
 801c52a:	9309      	str	r3, [sp, #36]	@ 0x24
 801c52c:	2320      	movs	r3, #32
 801c52e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801c532:	f8cd 800c 	str.w	r8, [sp, #12]
 801c536:	2330      	movs	r3, #48	@ 0x30
 801c538:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801c6e8 <_vfiprintf_r+0x21c>
 801c53c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801c540:	f04f 0901 	mov.w	r9, #1
 801c544:	4623      	mov	r3, r4
 801c546:	469a      	mov	sl, r3
 801c548:	f813 2b01 	ldrb.w	r2, [r3], #1
 801c54c:	b10a      	cbz	r2, 801c552 <_vfiprintf_r+0x86>
 801c54e:	2a25      	cmp	r2, #37	@ 0x25
 801c550:	d1f9      	bne.n	801c546 <_vfiprintf_r+0x7a>
 801c552:	ebba 0b04 	subs.w	fp, sl, r4
 801c556:	d00b      	beq.n	801c570 <_vfiprintf_r+0xa4>
 801c558:	465b      	mov	r3, fp
 801c55a:	4622      	mov	r2, r4
 801c55c:	4629      	mov	r1, r5
 801c55e:	4630      	mov	r0, r6
 801c560:	f7ff ffa2 	bl	801c4a8 <__sfputs_r>
 801c564:	3001      	adds	r0, #1
 801c566:	f000 80a7 	beq.w	801c6b8 <_vfiprintf_r+0x1ec>
 801c56a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801c56c:	445a      	add	r2, fp
 801c56e:	9209      	str	r2, [sp, #36]	@ 0x24
 801c570:	f89a 3000 	ldrb.w	r3, [sl]
 801c574:	2b00      	cmp	r3, #0
 801c576:	f000 809f 	beq.w	801c6b8 <_vfiprintf_r+0x1ec>
 801c57a:	2300      	movs	r3, #0
 801c57c:	f04f 32ff 	mov.w	r2, #4294967295
 801c580:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801c584:	f10a 0a01 	add.w	sl, sl, #1
 801c588:	9304      	str	r3, [sp, #16]
 801c58a:	9307      	str	r3, [sp, #28]
 801c58c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801c590:	931a      	str	r3, [sp, #104]	@ 0x68
 801c592:	4654      	mov	r4, sl
 801c594:	2205      	movs	r2, #5
 801c596:	f814 1b01 	ldrb.w	r1, [r4], #1
 801c59a:	4853      	ldr	r0, [pc, #332]	@ (801c6e8 <_vfiprintf_r+0x21c>)
 801c59c:	f7e3 fec8 	bl	8000330 <memchr>
 801c5a0:	9a04      	ldr	r2, [sp, #16]
 801c5a2:	b9d8      	cbnz	r0, 801c5dc <_vfiprintf_r+0x110>
 801c5a4:	06d1      	lsls	r1, r2, #27
 801c5a6:	bf44      	itt	mi
 801c5a8:	2320      	movmi	r3, #32
 801c5aa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801c5ae:	0713      	lsls	r3, r2, #28
 801c5b0:	bf44      	itt	mi
 801c5b2:	232b      	movmi	r3, #43	@ 0x2b
 801c5b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801c5b8:	f89a 3000 	ldrb.w	r3, [sl]
 801c5bc:	2b2a      	cmp	r3, #42	@ 0x2a
 801c5be:	d015      	beq.n	801c5ec <_vfiprintf_r+0x120>
 801c5c0:	9a07      	ldr	r2, [sp, #28]
 801c5c2:	4654      	mov	r4, sl
 801c5c4:	2000      	movs	r0, #0
 801c5c6:	f04f 0c0a 	mov.w	ip, #10
 801c5ca:	4621      	mov	r1, r4
 801c5cc:	f811 3b01 	ldrb.w	r3, [r1], #1
 801c5d0:	3b30      	subs	r3, #48	@ 0x30
 801c5d2:	2b09      	cmp	r3, #9
 801c5d4:	d94b      	bls.n	801c66e <_vfiprintf_r+0x1a2>
 801c5d6:	b1b0      	cbz	r0, 801c606 <_vfiprintf_r+0x13a>
 801c5d8:	9207      	str	r2, [sp, #28]
 801c5da:	e014      	b.n	801c606 <_vfiprintf_r+0x13a>
 801c5dc:	eba0 0308 	sub.w	r3, r0, r8
 801c5e0:	fa09 f303 	lsl.w	r3, r9, r3
 801c5e4:	4313      	orrs	r3, r2
 801c5e6:	9304      	str	r3, [sp, #16]
 801c5e8:	46a2      	mov	sl, r4
 801c5ea:	e7d2      	b.n	801c592 <_vfiprintf_r+0xc6>
 801c5ec:	9b03      	ldr	r3, [sp, #12]
 801c5ee:	1d19      	adds	r1, r3, #4
 801c5f0:	681b      	ldr	r3, [r3, #0]
 801c5f2:	9103      	str	r1, [sp, #12]
 801c5f4:	2b00      	cmp	r3, #0
 801c5f6:	bfbb      	ittet	lt
 801c5f8:	425b      	neglt	r3, r3
 801c5fa:	f042 0202 	orrlt.w	r2, r2, #2
 801c5fe:	9307      	strge	r3, [sp, #28]
 801c600:	9307      	strlt	r3, [sp, #28]
 801c602:	bfb8      	it	lt
 801c604:	9204      	strlt	r2, [sp, #16]
 801c606:	7823      	ldrb	r3, [r4, #0]
 801c608:	2b2e      	cmp	r3, #46	@ 0x2e
 801c60a:	d10a      	bne.n	801c622 <_vfiprintf_r+0x156>
 801c60c:	7863      	ldrb	r3, [r4, #1]
 801c60e:	2b2a      	cmp	r3, #42	@ 0x2a
 801c610:	d132      	bne.n	801c678 <_vfiprintf_r+0x1ac>
 801c612:	9b03      	ldr	r3, [sp, #12]
 801c614:	1d1a      	adds	r2, r3, #4
 801c616:	681b      	ldr	r3, [r3, #0]
 801c618:	9203      	str	r2, [sp, #12]
 801c61a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801c61e:	3402      	adds	r4, #2
 801c620:	9305      	str	r3, [sp, #20]
 801c622:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801c6f8 <_vfiprintf_r+0x22c>
 801c626:	7821      	ldrb	r1, [r4, #0]
 801c628:	2203      	movs	r2, #3
 801c62a:	4650      	mov	r0, sl
 801c62c:	f7e3 fe80 	bl	8000330 <memchr>
 801c630:	b138      	cbz	r0, 801c642 <_vfiprintf_r+0x176>
 801c632:	9b04      	ldr	r3, [sp, #16]
 801c634:	eba0 000a 	sub.w	r0, r0, sl
 801c638:	2240      	movs	r2, #64	@ 0x40
 801c63a:	4082      	lsls	r2, r0
 801c63c:	4313      	orrs	r3, r2
 801c63e:	3401      	adds	r4, #1
 801c640:	9304      	str	r3, [sp, #16]
 801c642:	f814 1b01 	ldrb.w	r1, [r4], #1
 801c646:	4829      	ldr	r0, [pc, #164]	@ (801c6ec <_vfiprintf_r+0x220>)
 801c648:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801c64c:	2206      	movs	r2, #6
 801c64e:	f7e3 fe6f 	bl	8000330 <memchr>
 801c652:	2800      	cmp	r0, #0
 801c654:	d03f      	beq.n	801c6d6 <_vfiprintf_r+0x20a>
 801c656:	4b26      	ldr	r3, [pc, #152]	@ (801c6f0 <_vfiprintf_r+0x224>)
 801c658:	bb1b      	cbnz	r3, 801c6a2 <_vfiprintf_r+0x1d6>
 801c65a:	9b03      	ldr	r3, [sp, #12]
 801c65c:	3307      	adds	r3, #7
 801c65e:	f023 0307 	bic.w	r3, r3, #7
 801c662:	3308      	adds	r3, #8
 801c664:	9303      	str	r3, [sp, #12]
 801c666:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801c668:	443b      	add	r3, r7
 801c66a:	9309      	str	r3, [sp, #36]	@ 0x24
 801c66c:	e76a      	b.n	801c544 <_vfiprintf_r+0x78>
 801c66e:	fb0c 3202 	mla	r2, ip, r2, r3
 801c672:	460c      	mov	r4, r1
 801c674:	2001      	movs	r0, #1
 801c676:	e7a8      	b.n	801c5ca <_vfiprintf_r+0xfe>
 801c678:	2300      	movs	r3, #0
 801c67a:	3401      	adds	r4, #1
 801c67c:	9305      	str	r3, [sp, #20]
 801c67e:	4619      	mov	r1, r3
 801c680:	f04f 0c0a 	mov.w	ip, #10
 801c684:	4620      	mov	r0, r4
 801c686:	f810 2b01 	ldrb.w	r2, [r0], #1
 801c68a:	3a30      	subs	r2, #48	@ 0x30
 801c68c:	2a09      	cmp	r2, #9
 801c68e:	d903      	bls.n	801c698 <_vfiprintf_r+0x1cc>
 801c690:	2b00      	cmp	r3, #0
 801c692:	d0c6      	beq.n	801c622 <_vfiprintf_r+0x156>
 801c694:	9105      	str	r1, [sp, #20]
 801c696:	e7c4      	b.n	801c622 <_vfiprintf_r+0x156>
 801c698:	fb0c 2101 	mla	r1, ip, r1, r2
 801c69c:	4604      	mov	r4, r0
 801c69e:	2301      	movs	r3, #1
 801c6a0:	e7f0      	b.n	801c684 <_vfiprintf_r+0x1b8>
 801c6a2:	ab03      	add	r3, sp, #12
 801c6a4:	9300      	str	r3, [sp, #0]
 801c6a6:	462a      	mov	r2, r5
 801c6a8:	4b12      	ldr	r3, [pc, #72]	@ (801c6f4 <_vfiprintf_r+0x228>)
 801c6aa:	a904      	add	r1, sp, #16
 801c6ac:	4630      	mov	r0, r6
 801c6ae:	f7fc ffcb 	bl	8019648 <_printf_float>
 801c6b2:	4607      	mov	r7, r0
 801c6b4:	1c78      	adds	r0, r7, #1
 801c6b6:	d1d6      	bne.n	801c666 <_vfiprintf_r+0x19a>
 801c6b8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801c6ba:	07d9      	lsls	r1, r3, #31
 801c6bc:	d405      	bmi.n	801c6ca <_vfiprintf_r+0x1fe>
 801c6be:	89ab      	ldrh	r3, [r5, #12]
 801c6c0:	059a      	lsls	r2, r3, #22
 801c6c2:	d402      	bmi.n	801c6ca <_vfiprintf_r+0x1fe>
 801c6c4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801c6c6:	f7fd fd29 	bl	801a11c <__retarget_lock_release_recursive>
 801c6ca:	89ab      	ldrh	r3, [r5, #12]
 801c6cc:	065b      	lsls	r3, r3, #25
 801c6ce:	f53f af1f 	bmi.w	801c510 <_vfiprintf_r+0x44>
 801c6d2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801c6d4:	e71e      	b.n	801c514 <_vfiprintf_r+0x48>
 801c6d6:	ab03      	add	r3, sp, #12
 801c6d8:	9300      	str	r3, [sp, #0]
 801c6da:	462a      	mov	r2, r5
 801c6dc:	4b05      	ldr	r3, [pc, #20]	@ (801c6f4 <_vfiprintf_r+0x228>)
 801c6de:	a904      	add	r1, sp, #16
 801c6e0:	4630      	mov	r0, r6
 801c6e2:	f7fd fa39 	bl	8019b58 <_printf_i>
 801c6e6:	e7e4      	b.n	801c6b2 <_vfiprintf_r+0x1e6>
 801c6e8:	0801e658 	.word	0x0801e658
 801c6ec:	0801e662 	.word	0x0801e662
 801c6f0:	08019649 	.word	0x08019649
 801c6f4:	0801c4a9 	.word	0x0801c4a9
 801c6f8:	0801e65e 	.word	0x0801e65e

0801c6fc <__swbuf_r>:
 801c6fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c6fe:	460e      	mov	r6, r1
 801c700:	4614      	mov	r4, r2
 801c702:	4605      	mov	r5, r0
 801c704:	b118      	cbz	r0, 801c70e <__swbuf_r+0x12>
 801c706:	6a03      	ldr	r3, [r0, #32]
 801c708:	b90b      	cbnz	r3, 801c70e <__swbuf_r+0x12>
 801c70a:	f7fd fbd1 	bl	8019eb0 <__sinit>
 801c70e:	69a3      	ldr	r3, [r4, #24]
 801c710:	60a3      	str	r3, [r4, #8]
 801c712:	89a3      	ldrh	r3, [r4, #12]
 801c714:	071a      	lsls	r2, r3, #28
 801c716:	d501      	bpl.n	801c71c <__swbuf_r+0x20>
 801c718:	6923      	ldr	r3, [r4, #16]
 801c71a:	b943      	cbnz	r3, 801c72e <__swbuf_r+0x32>
 801c71c:	4621      	mov	r1, r4
 801c71e:	4628      	mov	r0, r5
 801c720:	f000 f82a 	bl	801c778 <__swsetup_r>
 801c724:	b118      	cbz	r0, 801c72e <__swbuf_r+0x32>
 801c726:	f04f 37ff 	mov.w	r7, #4294967295
 801c72a:	4638      	mov	r0, r7
 801c72c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801c72e:	6823      	ldr	r3, [r4, #0]
 801c730:	6922      	ldr	r2, [r4, #16]
 801c732:	1a98      	subs	r0, r3, r2
 801c734:	6963      	ldr	r3, [r4, #20]
 801c736:	b2f6      	uxtb	r6, r6
 801c738:	4283      	cmp	r3, r0
 801c73a:	4637      	mov	r7, r6
 801c73c:	dc05      	bgt.n	801c74a <__swbuf_r+0x4e>
 801c73e:	4621      	mov	r1, r4
 801c740:	4628      	mov	r0, r5
 801c742:	f7ff fdc7 	bl	801c2d4 <_fflush_r>
 801c746:	2800      	cmp	r0, #0
 801c748:	d1ed      	bne.n	801c726 <__swbuf_r+0x2a>
 801c74a:	68a3      	ldr	r3, [r4, #8]
 801c74c:	3b01      	subs	r3, #1
 801c74e:	60a3      	str	r3, [r4, #8]
 801c750:	6823      	ldr	r3, [r4, #0]
 801c752:	1c5a      	adds	r2, r3, #1
 801c754:	6022      	str	r2, [r4, #0]
 801c756:	701e      	strb	r6, [r3, #0]
 801c758:	6962      	ldr	r2, [r4, #20]
 801c75a:	1c43      	adds	r3, r0, #1
 801c75c:	429a      	cmp	r2, r3
 801c75e:	d004      	beq.n	801c76a <__swbuf_r+0x6e>
 801c760:	89a3      	ldrh	r3, [r4, #12]
 801c762:	07db      	lsls	r3, r3, #31
 801c764:	d5e1      	bpl.n	801c72a <__swbuf_r+0x2e>
 801c766:	2e0a      	cmp	r6, #10
 801c768:	d1df      	bne.n	801c72a <__swbuf_r+0x2e>
 801c76a:	4621      	mov	r1, r4
 801c76c:	4628      	mov	r0, r5
 801c76e:	f7ff fdb1 	bl	801c2d4 <_fflush_r>
 801c772:	2800      	cmp	r0, #0
 801c774:	d0d9      	beq.n	801c72a <__swbuf_r+0x2e>
 801c776:	e7d6      	b.n	801c726 <__swbuf_r+0x2a>

0801c778 <__swsetup_r>:
 801c778:	b538      	push	{r3, r4, r5, lr}
 801c77a:	4b29      	ldr	r3, [pc, #164]	@ (801c820 <__swsetup_r+0xa8>)
 801c77c:	4605      	mov	r5, r0
 801c77e:	6818      	ldr	r0, [r3, #0]
 801c780:	460c      	mov	r4, r1
 801c782:	b118      	cbz	r0, 801c78c <__swsetup_r+0x14>
 801c784:	6a03      	ldr	r3, [r0, #32]
 801c786:	b90b      	cbnz	r3, 801c78c <__swsetup_r+0x14>
 801c788:	f7fd fb92 	bl	8019eb0 <__sinit>
 801c78c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801c790:	0719      	lsls	r1, r3, #28
 801c792:	d422      	bmi.n	801c7da <__swsetup_r+0x62>
 801c794:	06da      	lsls	r2, r3, #27
 801c796:	d407      	bmi.n	801c7a8 <__swsetup_r+0x30>
 801c798:	2209      	movs	r2, #9
 801c79a:	602a      	str	r2, [r5, #0]
 801c79c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801c7a0:	81a3      	strh	r3, [r4, #12]
 801c7a2:	f04f 30ff 	mov.w	r0, #4294967295
 801c7a6:	e033      	b.n	801c810 <__swsetup_r+0x98>
 801c7a8:	0758      	lsls	r0, r3, #29
 801c7aa:	d512      	bpl.n	801c7d2 <__swsetup_r+0x5a>
 801c7ac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801c7ae:	b141      	cbz	r1, 801c7c2 <__swsetup_r+0x4a>
 801c7b0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801c7b4:	4299      	cmp	r1, r3
 801c7b6:	d002      	beq.n	801c7be <__swsetup_r+0x46>
 801c7b8:	4628      	mov	r0, r5
 801c7ba:	f7fe faa7 	bl	801ad0c <_free_r>
 801c7be:	2300      	movs	r3, #0
 801c7c0:	6363      	str	r3, [r4, #52]	@ 0x34
 801c7c2:	89a3      	ldrh	r3, [r4, #12]
 801c7c4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801c7c8:	81a3      	strh	r3, [r4, #12]
 801c7ca:	2300      	movs	r3, #0
 801c7cc:	6063      	str	r3, [r4, #4]
 801c7ce:	6923      	ldr	r3, [r4, #16]
 801c7d0:	6023      	str	r3, [r4, #0]
 801c7d2:	89a3      	ldrh	r3, [r4, #12]
 801c7d4:	f043 0308 	orr.w	r3, r3, #8
 801c7d8:	81a3      	strh	r3, [r4, #12]
 801c7da:	6923      	ldr	r3, [r4, #16]
 801c7dc:	b94b      	cbnz	r3, 801c7f2 <__swsetup_r+0x7a>
 801c7de:	89a3      	ldrh	r3, [r4, #12]
 801c7e0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801c7e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801c7e8:	d003      	beq.n	801c7f2 <__swsetup_r+0x7a>
 801c7ea:	4621      	mov	r1, r4
 801c7ec:	4628      	mov	r0, r5
 801c7ee:	f000 f883 	bl	801c8f8 <__smakebuf_r>
 801c7f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801c7f6:	f013 0201 	ands.w	r2, r3, #1
 801c7fa:	d00a      	beq.n	801c812 <__swsetup_r+0x9a>
 801c7fc:	2200      	movs	r2, #0
 801c7fe:	60a2      	str	r2, [r4, #8]
 801c800:	6962      	ldr	r2, [r4, #20]
 801c802:	4252      	negs	r2, r2
 801c804:	61a2      	str	r2, [r4, #24]
 801c806:	6922      	ldr	r2, [r4, #16]
 801c808:	b942      	cbnz	r2, 801c81c <__swsetup_r+0xa4>
 801c80a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801c80e:	d1c5      	bne.n	801c79c <__swsetup_r+0x24>
 801c810:	bd38      	pop	{r3, r4, r5, pc}
 801c812:	0799      	lsls	r1, r3, #30
 801c814:	bf58      	it	pl
 801c816:	6962      	ldrpl	r2, [r4, #20]
 801c818:	60a2      	str	r2, [r4, #8]
 801c81a:	e7f4      	b.n	801c806 <__swsetup_r+0x8e>
 801c81c:	2000      	movs	r0, #0
 801c81e:	e7f7      	b.n	801c810 <__swsetup_r+0x98>
 801c820:	240002ac 	.word	0x240002ac

0801c824 <_raise_r>:
 801c824:	291f      	cmp	r1, #31
 801c826:	b538      	push	{r3, r4, r5, lr}
 801c828:	4605      	mov	r5, r0
 801c82a:	460c      	mov	r4, r1
 801c82c:	d904      	bls.n	801c838 <_raise_r+0x14>
 801c82e:	2316      	movs	r3, #22
 801c830:	6003      	str	r3, [r0, #0]
 801c832:	f04f 30ff 	mov.w	r0, #4294967295
 801c836:	bd38      	pop	{r3, r4, r5, pc}
 801c838:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801c83a:	b112      	cbz	r2, 801c842 <_raise_r+0x1e>
 801c83c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801c840:	b94b      	cbnz	r3, 801c856 <_raise_r+0x32>
 801c842:	4628      	mov	r0, r5
 801c844:	f000 f830 	bl	801c8a8 <_getpid_r>
 801c848:	4622      	mov	r2, r4
 801c84a:	4601      	mov	r1, r0
 801c84c:	4628      	mov	r0, r5
 801c84e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801c852:	f000 b817 	b.w	801c884 <_kill_r>
 801c856:	2b01      	cmp	r3, #1
 801c858:	d00a      	beq.n	801c870 <_raise_r+0x4c>
 801c85a:	1c59      	adds	r1, r3, #1
 801c85c:	d103      	bne.n	801c866 <_raise_r+0x42>
 801c85e:	2316      	movs	r3, #22
 801c860:	6003      	str	r3, [r0, #0]
 801c862:	2001      	movs	r0, #1
 801c864:	e7e7      	b.n	801c836 <_raise_r+0x12>
 801c866:	2100      	movs	r1, #0
 801c868:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801c86c:	4620      	mov	r0, r4
 801c86e:	4798      	blx	r3
 801c870:	2000      	movs	r0, #0
 801c872:	e7e0      	b.n	801c836 <_raise_r+0x12>

0801c874 <raise>:
 801c874:	4b02      	ldr	r3, [pc, #8]	@ (801c880 <raise+0xc>)
 801c876:	4601      	mov	r1, r0
 801c878:	6818      	ldr	r0, [r3, #0]
 801c87a:	f7ff bfd3 	b.w	801c824 <_raise_r>
 801c87e:	bf00      	nop
 801c880:	240002ac 	.word	0x240002ac

0801c884 <_kill_r>:
 801c884:	b538      	push	{r3, r4, r5, lr}
 801c886:	4d07      	ldr	r5, [pc, #28]	@ (801c8a4 <_kill_r+0x20>)
 801c888:	2300      	movs	r3, #0
 801c88a:	4604      	mov	r4, r0
 801c88c:	4608      	mov	r0, r1
 801c88e:	4611      	mov	r1, r2
 801c890:	602b      	str	r3, [r5, #0]
 801c892:	f7e6 fa51 	bl	8002d38 <_kill>
 801c896:	1c43      	adds	r3, r0, #1
 801c898:	d102      	bne.n	801c8a0 <_kill_r+0x1c>
 801c89a:	682b      	ldr	r3, [r5, #0]
 801c89c:	b103      	cbz	r3, 801c8a0 <_kill_r+0x1c>
 801c89e:	6023      	str	r3, [r4, #0]
 801c8a0:	bd38      	pop	{r3, r4, r5, pc}
 801c8a2:	bf00      	nop
 801c8a4:	240183d8 	.word	0x240183d8

0801c8a8 <_getpid_r>:
 801c8a8:	f7e6 ba3e 	b.w	8002d28 <_getpid>

0801c8ac <__swhatbuf_r>:
 801c8ac:	b570      	push	{r4, r5, r6, lr}
 801c8ae:	460c      	mov	r4, r1
 801c8b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c8b4:	2900      	cmp	r1, #0
 801c8b6:	b096      	sub	sp, #88	@ 0x58
 801c8b8:	4615      	mov	r5, r2
 801c8ba:	461e      	mov	r6, r3
 801c8bc:	da0d      	bge.n	801c8da <__swhatbuf_r+0x2e>
 801c8be:	89a3      	ldrh	r3, [r4, #12]
 801c8c0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801c8c4:	f04f 0100 	mov.w	r1, #0
 801c8c8:	bf14      	ite	ne
 801c8ca:	2340      	movne	r3, #64	@ 0x40
 801c8cc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801c8d0:	2000      	movs	r0, #0
 801c8d2:	6031      	str	r1, [r6, #0]
 801c8d4:	602b      	str	r3, [r5, #0]
 801c8d6:	b016      	add	sp, #88	@ 0x58
 801c8d8:	bd70      	pop	{r4, r5, r6, pc}
 801c8da:	466a      	mov	r2, sp
 801c8dc:	f000 f848 	bl	801c970 <_fstat_r>
 801c8e0:	2800      	cmp	r0, #0
 801c8e2:	dbec      	blt.n	801c8be <__swhatbuf_r+0x12>
 801c8e4:	9901      	ldr	r1, [sp, #4]
 801c8e6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801c8ea:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801c8ee:	4259      	negs	r1, r3
 801c8f0:	4159      	adcs	r1, r3
 801c8f2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801c8f6:	e7eb      	b.n	801c8d0 <__swhatbuf_r+0x24>

0801c8f8 <__smakebuf_r>:
 801c8f8:	898b      	ldrh	r3, [r1, #12]
 801c8fa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801c8fc:	079d      	lsls	r5, r3, #30
 801c8fe:	4606      	mov	r6, r0
 801c900:	460c      	mov	r4, r1
 801c902:	d507      	bpl.n	801c914 <__smakebuf_r+0x1c>
 801c904:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801c908:	6023      	str	r3, [r4, #0]
 801c90a:	6123      	str	r3, [r4, #16]
 801c90c:	2301      	movs	r3, #1
 801c90e:	6163      	str	r3, [r4, #20]
 801c910:	b003      	add	sp, #12
 801c912:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801c914:	ab01      	add	r3, sp, #4
 801c916:	466a      	mov	r2, sp
 801c918:	f7ff ffc8 	bl	801c8ac <__swhatbuf_r>
 801c91c:	9f00      	ldr	r7, [sp, #0]
 801c91e:	4605      	mov	r5, r0
 801c920:	4639      	mov	r1, r7
 801c922:	4630      	mov	r0, r6
 801c924:	f7fe fda0 	bl	801b468 <_malloc_r>
 801c928:	b948      	cbnz	r0, 801c93e <__smakebuf_r+0x46>
 801c92a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801c92e:	059a      	lsls	r2, r3, #22
 801c930:	d4ee      	bmi.n	801c910 <__smakebuf_r+0x18>
 801c932:	f023 0303 	bic.w	r3, r3, #3
 801c936:	f043 0302 	orr.w	r3, r3, #2
 801c93a:	81a3      	strh	r3, [r4, #12]
 801c93c:	e7e2      	b.n	801c904 <__smakebuf_r+0xc>
 801c93e:	89a3      	ldrh	r3, [r4, #12]
 801c940:	6020      	str	r0, [r4, #0]
 801c942:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801c946:	81a3      	strh	r3, [r4, #12]
 801c948:	9b01      	ldr	r3, [sp, #4]
 801c94a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801c94e:	b15b      	cbz	r3, 801c968 <__smakebuf_r+0x70>
 801c950:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801c954:	4630      	mov	r0, r6
 801c956:	f000 f81d 	bl	801c994 <_isatty_r>
 801c95a:	b128      	cbz	r0, 801c968 <__smakebuf_r+0x70>
 801c95c:	89a3      	ldrh	r3, [r4, #12]
 801c95e:	f023 0303 	bic.w	r3, r3, #3
 801c962:	f043 0301 	orr.w	r3, r3, #1
 801c966:	81a3      	strh	r3, [r4, #12]
 801c968:	89a3      	ldrh	r3, [r4, #12]
 801c96a:	431d      	orrs	r5, r3
 801c96c:	81a5      	strh	r5, [r4, #12]
 801c96e:	e7cf      	b.n	801c910 <__smakebuf_r+0x18>

0801c970 <_fstat_r>:
 801c970:	b538      	push	{r3, r4, r5, lr}
 801c972:	4d07      	ldr	r5, [pc, #28]	@ (801c990 <_fstat_r+0x20>)
 801c974:	2300      	movs	r3, #0
 801c976:	4604      	mov	r4, r0
 801c978:	4608      	mov	r0, r1
 801c97a:	4611      	mov	r1, r2
 801c97c:	602b      	str	r3, [r5, #0]
 801c97e:	f7e6 fa3b 	bl	8002df8 <_fstat>
 801c982:	1c43      	adds	r3, r0, #1
 801c984:	d102      	bne.n	801c98c <_fstat_r+0x1c>
 801c986:	682b      	ldr	r3, [r5, #0]
 801c988:	b103      	cbz	r3, 801c98c <_fstat_r+0x1c>
 801c98a:	6023      	str	r3, [r4, #0]
 801c98c:	bd38      	pop	{r3, r4, r5, pc}
 801c98e:	bf00      	nop
 801c990:	240183d8 	.word	0x240183d8

0801c994 <_isatty_r>:
 801c994:	b538      	push	{r3, r4, r5, lr}
 801c996:	4d06      	ldr	r5, [pc, #24]	@ (801c9b0 <_isatty_r+0x1c>)
 801c998:	2300      	movs	r3, #0
 801c99a:	4604      	mov	r4, r0
 801c99c:	4608      	mov	r0, r1
 801c99e:	602b      	str	r3, [r5, #0]
 801c9a0:	f7e6 fa3a 	bl	8002e18 <_isatty>
 801c9a4:	1c43      	adds	r3, r0, #1
 801c9a6:	d102      	bne.n	801c9ae <_isatty_r+0x1a>
 801c9a8:	682b      	ldr	r3, [r5, #0]
 801c9aa:	b103      	cbz	r3, 801c9ae <_isatty_r+0x1a>
 801c9ac:	6023      	str	r3, [r4, #0]
 801c9ae:	bd38      	pop	{r3, r4, r5, pc}
 801c9b0:	240183d8 	.word	0x240183d8
 801c9b4:	00000000 	.word	0x00000000

0801c9b8 <sin>:
 801c9b8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801c9ba:	eeb0 7b40 	vmov.f64	d7, d0
 801c9be:	ee17 3a90 	vmov	r3, s15
 801c9c2:	4a21      	ldr	r2, [pc, #132]	@ (801ca48 <sin+0x90>)
 801c9c4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801c9c8:	4293      	cmp	r3, r2
 801c9ca:	d807      	bhi.n	801c9dc <sin+0x24>
 801c9cc:	ed9f 1b1c 	vldr	d1, [pc, #112]	@ 801ca40 <sin+0x88>
 801c9d0:	2000      	movs	r0, #0
 801c9d2:	b005      	add	sp, #20
 801c9d4:	f85d eb04 	ldr.w	lr, [sp], #4
 801c9d8:	f000 b986 	b.w	801cce8 <__kernel_sin>
 801c9dc:	4a1b      	ldr	r2, [pc, #108]	@ (801ca4c <sin+0x94>)
 801c9de:	4293      	cmp	r3, r2
 801c9e0:	d904      	bls.n	801c9ec <sin+0x34>
 801c9e2:	ee30 0b40 	vsub.f64	d0, d0, d0
 801c9e6:	b005      	add	sp, #20
 801c9e8:	f85d fb04 	ldr.w	pc, [sp], #4
 801c9ec:	4668      	mov	r0, sp
 801c9ee:	f000 f9d3 	bl	801cd98 <__ieee754_rem_pio2>
 801c9f2:	f000 0003 	and.w	r0, r0, #3
 801c9f6:	2801      	cmp	r0, #1
 801c9f8:	d00a      	beq.n	801ca10 <sin+0x58>
 801c9fa:	2802      	cmp	r0, #2
 801c9fc:	d00f      	beq.n	801ca1e <sin+0x66>
 801c9fe:	b9c0      	cbnz	r0, 801ca32 <sin+0x7a>
 801ca00:	ed9d 1b02 	vldr	d1, [sp, #8]
 801ca04:	ed9d 0b00 	vldr	d0, [sp]
 801ca08:	2001      	movs	r0, #1
 801ca0a:	f000 f96d 	bl	801cce8 <__kernel_sin>
 801ca0e:	e7ea      	b.n	801c9e6 <sin+0x2e>
 801ca10:	ed9d 1b02 	vldr	d1, [sp, #8]
 801ca14:	ed9d 0b00 	vldr	d0, [sp]
 801ca18:	f000 f8fe 	bl	801cc18 <__kernel_cos>
 801ca1c:	e7e3      	b.n	801c9e6 <sin+0x2e>
 801ca1e:	ed9d 1b02 	vldr	d1, [sp, #8]
 801ca22:	ed9d 0b00 	vldr	d0, [sp]
 801ca26:	2001      	movs	r0, #1
 801ca28:	f000 f95e 	bl	801cce8 <__kernel_sin>
 801ca2c:	eeb1 0b40 	vneg.f64	d0, d0
 801ca30:	e7d9      	b.n	801c9e6 <sin+0x2e>
 801ca32:	ed9d 1b02 	vldr	d1, [sp, #8]
 801ca36:	ed9d 0b00 	vldr	d0, [sp]
 801ca3a:	f000 f8ed 	bl	801cc18 <__kernel_cos>
 801ca3e:	e7f5      	b.n	801ca2c <sin+0x74>
	...
 801ca48:	3fe921fb 	.word	0x3fe921fb
 801ca4c:	7fefffff 	.word	0x7fefffff

0801ca50 <sinf_poly>:
 801ca50:	07cb      	lsls	r3, r1, #31
 801ca52:	d412      	bmi.n	801ca7a <sinf_poly+0x2a>
 801ca54:	ee21 5b00 	vmul.f64	d5, d1, d0
 801ca58:	ed90 6b1a 	vldr	d6, [r0, #104]	@ 0x68
 801ca5c:	ed90 7b18 	vldr	d7, [r0, #96]	@ 0x60
 801ca60:	eea6 7b01 	vfma.f64	d7, d6, d1
 801ca64:	ed90 6b16 	vldr	d6, [r0, #88]	@ 0x58
 801ca68:	ee21 1b05 	vmul.f64	d1, d1, d5
 801ca6c:	eea6 0b05 	vfma.f64	d0, d6, d5
 801ca70:	eea7 0b01 	vfma.f64	d0, d7, d1
 801ca74:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 801ca78:	4770      	bx	lr
 801ca7a:	ed90 6b14 	vldr	d6, [r0, #80]	@ 0x50
 801ca7e:	ee21 5b01 	vmul.f64	d5, d1, d1
 801ca82:	ed90 7b12 	vldr	d7, [r0, #72]	@ 0x48
 801ca86:	ed90 0b0c 	vldr	d0, [r0, #48]	@ 0x30
 801ca8a:	eea1 7b06 	vfma.f64	d7, d1, d6
 801ca8e:	ed90 6b0e 	vldr	d6, [r0, #56]	@ 0x38
 801ca92:	eea1 0b06 	vfma.f64	d0, d1, d6
 801ca96:	ed90 6b10 	vldr	d6, [r0, #64]	@ 0x40
 801ca9a:	ee21 1b05 	vmul.f64	d1, d1, d5
 801ca9e:	eea5 0b06 	vfma.f64	d0, d5, d6
 801caa2:	e7e5      	b.n	801ca70 <sinf_poly+0x20>
 801caa4:	0000      	movs	r0, r0
	...

0801caa8 <sinf>:
 801caa8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801caaa:	ee10 4a10 	vmov	r4, s0
 801caae:	f3c4 530a 	ubfx	r3, r4, #20, #11
 801cab2:	f5b3 7f7d 	cmp.w	r3, #1012	@ 0x3f4
 801cab6:	eeb7 6ac0 	vcvt.f64.f32	d6, s0
 801caba:	eef0 7a40 	vmov.f32	s15, s0
 801cabe:	ea4f 5214 	mov.w	r2, r4, lsr #20
 801cac2:	d218      	bcs.n	801caf6 <sinf+0x4e>
 801cac4:	ee26 1b06 	vmul.f64	d1, d6, d6
 801cac8:	f5b3 7f66 	cmp.w	r3, #920	@ 0x398
 801cacc:	d20a      	bcs.n	801cae4 <sinf+0x3c>
 801cace:	f412 6fff 	tst.w	r2, #2040	@ 0x7f8
 801cad2:	d103      	bne.n	801cadc <sinf+0x34>
 801cad4:	eeb7 1bc1 	vcvt.f32.f64	s2, d1
 801cad8:	ed8d 1a01 	vstr	s2, [sp, #4]
 801cadc:	eeb0 0a67 	vmov.f32	s0, s15
 801cae0:	b003      	add	sp, #12
 801cae2:	bd30      	pop	{r4, r5, pc}
 801cae4:	483a      	ldr	r0, [pc, #232]	@ (801cbd0 <sinf+0x128>)
 801cae6:	eeb0 0b46 	vmov.f64	d0, d6
 801caea:	2100      	movs	r1, #0
 801caec:	b003      	add	sp, #12
 801caee:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801caf2:	f7ff bfad 	b.w	801ca50 <sinf_poly>
 801caf6:	f240 422e 	movw	r2, #1070	@ 0x42e
 801cafa:	4293      	cmp	r3, r2
 801cafc:	d824      	bhi.n	801cb48 <sinf+0xa0>
 801cafe:	4b34      	ldr	r3, [pc, #208]	@ (801cbd0 <sinf+0x128>)
 801cb00:	ed93 7b08 	vldr	d7, [r3, #32]
 801cb04:	ee26 7b07 	vmul.f64	d7, d6, d7
 801cb08:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 801cb0c:	f103 0070 	add.w	r0, r3, #112	@ 0x70
 801cb10:	ee17 1a90 	vmov	r1, s15
 801cb14:	f501 0100 	add.w	r1, r1, #8388608	@ 0x800000
 801cb18:	1609      	asrs	r1, r1, #24
 801cb1a:	ee07 1a90 	vmov	s15, r1
 801cb1e:	f001 0203 	and.w	r2, r1, #3
 801cb22:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 801cb26:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 801cb2a:	ed92 0b00 	vldr	d0, [r2]
 801cb2e:	ed93 7b0a 	vldr	d7, [r3, #40]	@ 0x28
 801cb32:	f011 0f02 	tst.w	r1, #2
 801cb36:	eea5 6b47 	vfms.f64	d6, d5, d7
 801cb3a:	bf08      	it	eq
 801cb3c:	4618      	moveq	r0, r3
 801cb3e:	ee26 1b06 	vmul.f64	d1, d6, d6
 801cb42:	ee20 0b06 	vmul.f64	d0, d0, d6
 801cb46:	e7d1      	b.n	801caec <sinf+0x44>
 801cb48:	f5b3 6fff 	cmp.w	r3, #2040	@ 0x7f8
 801cb4c:	d237      	bcs.n	801cbbe <sinf+0x116>
 801cb4e:	4921      	ldr	r1, [pc, #132]	@ (801cbd4 <sinf+0x12c>)
 801cb50:	f3c4 6083 	ubfx	r0, r4, #26, #4
 801cb54:	eb01 0280 	add.w	r2, r1, r0, lsl #2
 801cb58:	f3c4 0316 	ubfx	r3, r4, #0, #23
 801cb5c:	f3c4 55c2 	ubfx	r5, r4, #23, #3
 801cb60:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 801cb64:	6a10      	ldr	r0, [r2, #32]
 801cb66:	6912      	ldr	r2, [r2, #16]
 801cb68:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 801cb6c:	40ab      	lsls	r3, r5
 801cb6e:	fba0 5003 	umull	r5, r0, r0, r3
 801cb72:	4359      	muls	r1, r3
 801cb74:	fbe3 0102 	umlal	r0, r1, r3, r2
 801cb78:	f101 5300 	add.w	r3, r1, #536870912	@ 0x20000000
 801cb7c:	0f9d      	lsrs	r5, r3, #30
 801cb7e:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 801cb82:	1ac9      	subs	r1, r1, r3
 801cb84:	f7e3 fdba 	bl	80006fc <__aeabi_l2d>
 801cb88:	eb05 74d4 	add.w	r4, r5, r4, lsr #31
 801cb8c:	4b10      	ldr	r3, [pc, #64]	@ (801cbd0 <sinf+0x128>)
 801cb8e:	f004 0203 	and.w	r2, r4, #3
 801cb92:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 801cb96:	ed9f 6b0c 	vldr	d6, [pc, #48]	@ 801cbc8 <sinf+0x120>
 801cb9a:	ed92 0b00 	vldr	d0, [r2]
 801cb9e:	ec41 0b17 	vmov	d7, r0, r1
 801cba2:	f014 0f02 	tst.w	r4, #2
 801cba6:	ee27 7b06 	vmul.f64	d7, d7, d6
 801cbaa:	f103 0070 	add.w	r0, r3, #112	@ 0x70
 801cbae:	4629      	mov	r1, r5
 801cbb0:	bf08      	it	eq
 801cbb2:	4618      	moveq	r0, r3
 801cbb4:	ee27 1b07 	vmul.f64	d1, d7, d7
 801cbb8:	ee20 0b07 	vmul.f64	d0, d0, d7
 801cbbc:	e796      	b.n	801caec <sinf+0x44>
 801cbbe:	b003      	add	sp, #12
 801cbc0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801cbc4:	f000 b816 	b.w	801cbf4 <__math_invalidf>
 801cbc8:	54442d18 	.word	0x54442d18
 801cbcc:	3c1921fb 	.word	0x3c1921fb
 801cbd0:	0801e708 	.word	0x0801e708
 801cbd4:	0801e6a8 	.word	0x0801e6a8

0801cbd8 <with_errnof>:
 801cbd8:	b510      	push	{r4, lr}
 801cbda:	ed2d 8b02 	vpush	{d8}
 801cbde:	eeb0 8a40 	vmov.f32	s16, s0
 801cbe2:	4604      	mov	r4, r0
 801cbe4:	f7fd fa6e 	bl	801a0c4 <__errno>
 801cbe8:	eeb0 0a48 	vmov.f32	s0, s16
 801cbec:	ecbd 8b02 	vpop	{d8}
 801cbf0:	6004      	str	r4, [r0, #0]
 801cbf2:	bd10      	pop	{r4, pc}

0801cbf4 <__math_invalidf>:
 801cbf4:	eef0 7a40 	vmov.f32	s15, s0
 801cbf8:	ee30 7a40 	vsub.f32	s14, s0, s0
 801cbfc:	eef4 7a67 	vcmp.f32	s15, s15
 801cc00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801cc04:	ee87 0a07 	vdiv.f32	s0, s14, s14
 801cc08:	d602      	bvs.n	801cc10 <__math_invalidf+0x1c>
 801cc0a:	2021      	movs	r0, #33	@ 0x21
 801cc0c:	f7ff bfe4 	b.w	801cbd8 <with_errnof>
 801cc10:	4770      	bx	lr
 801cc12:	0000      	movs	r0, r0
 801cc14:	0000      	movs	r0, r0
	...

0801cc18 <__kernel_cos>:
 801cc18:	eeb0 5b40 	vmov.f64	d5, d0
 801cc1c:	ee15 1a90 	vmov	r1, s11
 801cc20:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 801cc24:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 801cc28:	f1b1 5f79 	cmp.w	r1, #1044381696	@ 0x3e400000
 801cc2c:	d204      	bcs.n	801cc38 <__kernel_cos+0x20>
 801cc2e:	eefd 7bc5 	vcvt.s32.f64	s15, d5
 801cc32:	ee17 3a90 	vmov	r3, s15
 801cc36:	b343      	cbz	r3, 801cc8a <__kernel_cos+0x72>
 801cc38:	ee25 6b05 	vmul.f64	d6, d5, d5
 801cc3c:	ee21 1b45 	vnmul.f64	d1, d1, d5
 801cc40:	ed9f 7b1b 	vldr	d7, [pc, #108]	@ 801ccb0 <__kernel_cos+0x98>
 801cc44:	ed9f 4b1c 	vldr	d4, [pc, #112]	@ 801ccb8 <__kernel_cos+0xa0>
 801cc48:	eea6 4b07 	vfma.f64	d4, d6, d7
 801cc4c:	ed9f 7b1c 	vldr	d7, [pc, #112]	@ 801ccc0 <__kernel_cos+0xa8>
 801cc50:	eea4 7b06 	vfma.f64	d7, d4, d6
 801cc54:	ed9f 4b1c 	vldr	d4, [pc, #112]	@ 801ccc8 <__kernel_cos+0xb0>
 801cc58:	eea7 4b06 	vfma.f64	d4, d7, d6
 801cc5c:	ed9f 7b1c 	vldr	d7, [pc, #112]	@ 801ccd0 <__kernel_cos+0xb8>
 801cc60:	4b1f      	ldr	r3, [pc, #124]	@ (801cce0 <__kernel_cos+0xc8>)
 801cc62:	eea4 7b06 	vfma.f64	d7, d4, d6
 801cc66:	ed9f 4b1c 	vldr	d4, [pc, #112]	@ 801ccd8 <__kernel_cos+0xc0>
 801cc6a:	4299      	cmp	r1, r3
 801cc6c:	eea7 4b06 	vfma.f64	d4, d7, d6
 801cc70:	eeb6 7b00 	vmov.f64	d7, #96	@ 0x3f000000  0.5
 801cc74:	ee24 4b06 	vmul.f64	d4, d4, d6
 801cc78:	ee26 7b07 	vmul.f64	d7, d6, d7
 801cc7c:	eea6 1b04 	vfma.f64	d1, d6, d4
 801cc80:	d804      	bhi.n	801cc8c <__kernel_cos+0x74>
 801cc82:	ee37 7b41 	vsub.f64	d7, d7, d1
 801cc86:	ee30 0b47 	vsub.f64	d0, d0, d7
 801cc8a:	4770      	bx	lr
 801cc8c:	4b15      	ldr	r3, [pc, #84]	@ (801cce4 <__kernel_cos+0xcc>)
 801cc8e:	4299      	cmp	r1, r3
 801cc90:	d809      	bhi.n	801cca6 <__kernel_cos+0x8e>
 801cc92:	2200      	movs	r2, #0
 801cc94:	f5a1 1300 	sub.w	r3, r1, #2097152	@ 0x200000
 801cc98:	ec43 2b16 	vmov	d6, r2, r3
 801cc9c:	ee30 0b46 	vsub.f64	d0, d0, d6
 801cca0:	ee37 7b46 	vsub.f64	d7, d7, d6
 801cca4:	e7ed      	b.n	801cc82 <__kernel_cos+0x6a>
 801cca6:	eeb5 6b02 	vmov.f64	d6, #82	@ 0x3e900000  0.2812500
 801ccaa:	e7f7      	b.n	801cc9c <__kernel_cos+0x84>
 801ccac:	f3af 8000 	nop.w
 801ccb0:	be8838d4 	.word	0xbe8838d4
 801ccb4:	bda8fae9 	.word	0xbda8fae9
 801ccb8:	bdb4b1c4 	.word	0xbdb4b1c4
 801ccbc:	3e21ee9e 	.word	0x3e21ee9e
 801ccc0:	809c52ad 	.word	0x809c52ad
 801ccc4:	be927e4f 	.word	0xbe927e4f
 801ccc8:	19cb1590 	.word	0x19cb1590
 801cccc:	3efa01a0 	.word	0x3efa01a0
 801ccd0:	16c15177 	.word	0x16c15177
 801ccd4:	bf56c16c 	.word	0xbf56c16c
 801ccd8:	5555554c 	.word	0x5555554c
 801ccdc:	3fa55555 	.word	0x3fa55555
 801cce0:	3fd33332 	.word	0x3fd33332
 801cce4:	3fe90000 	.word	0x3fe90000

0801cce8 <__kernel_sin>:
 801cce8:	ee10 3a90 	vmov	r3, s1
 801ccec:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801ccf0:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 801ccf4:	d204      	bcs.n	801cd00 <__kernel_sin+0x18>
 801ccf6:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 801ccfa:	ee17 3a90 	vmov	r3, s15
 801ccfe:	b35b      	cbz	r3, 801cd58 <__kernel_sin+0x70>
 801cd00:	ee20 6b00 	vmul.f64	d6, d0, d0
 801cd04:	ee20 5b06 	vmul.f64	d5, d0, d6
 801cd08:	ed9f 7b15 	vldr	d7, [pc, #84]	@ 801cd60 <__kernel_sin+0x78>
 801cd0c:	ed9f 4b16 	vldr	d4, [pc, #88]	@ 801cd68 <__kernel_sin+0x80>
 801cd10:	eea6 4b07 	vfma.f64	d4, d6, d7
 801cd14:	ed9f 7b16 	vldr	d7, [pc, #88]	@ 801cd70 <__kernel_sin+0x88>
 801cd18:	eea4 7b06 	vfma.f64	d7, d4, d6
 801cd1c:	ed9f 4b16 	vldr	d4, [pc, #88]	@ 801cd78 <__kernel_sin+0x90>
 801cd20:	eea7 4b06 	vfma.f64	d4, d7, d6
 801cd24:	ed9f 7b16 	vldr	d7, [pc, #88]	@ 801cd80 <__kernel_sin+0x98>
 801cd28:	eea4 7b06 	vfma.f64	d7, d4, d6
 801cd2c:	b930      	cbnz	r0, 801cd3c <__kernel_sin+0x54>
 801cd2e:	ed9f 4b16 	vldr	d4, [pc, #88]	@ 801cd88 <__kernel_sin+0xa0>
 801cd32:	eea6 4b07 	vfma.f64	d4, d6, d7
 801cd36:	eea4 0b05 	vfma.f64	d0, d4, d5
 801cd3a:	4770      	bx	lr
 801cd3c:	ee27 7b45 	vnmul.f64	d7, d7, d5
 801cd40:	eeb6 4b00 	vmov.f64	d4, #96	@ 0x3f000000  0.5
 801cd44:	eea1 7b04 	vfma.f64	d7, d1, d4
 801cd48:	ee97 1b06 	vfnms.f64	d1, d7, d6
 801cd4c:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 801cd90 <__kernel_sin+0xa8>
 801cd50:	eea5 1b07 	vfma.f64	d1, d5, d7
 801cd54:	ee30 0b41 	vsub.f64	d0, d0, d1
 801cd58:	4770      	bx	lr
 801cd5a:	bf00      	nop
 801cd5c:	f3af 8000 	nop.w
 801cd60:	5acfd57c 	.word	0x5acfd57c
 801cd64:	3de5d93a 	.word	0x3de5d93a
 801cd68:	8a2b9ceb 	.word	0x8a2b9ceb
 801cd6c:	be5ae5e6 	.word	0xbe5ae5e6
 801cd70:	57b1fe7d 	.word	0x57b1fe7d
 801cd74:	3ec71de3 	.word	0x3ec71de3
 801cd78:	19c161d5 	.word	0x19c161d5
 801cd7c:	bf2a01a0 	.word	0xbf2a01a0
 801cd80:	1110f8a6 	.word	0x1110f8a6
 801cd84:	3f811111 	.word	0x3f811111
 801cd88:	55555549 	.word	0x55555549
 801cd8c:	bfc55555 	.word	0xbfc55555
 801cd90:	55555549 	.word	0x55555549
 801cd94:	3fc55555 	.word	0x3fc55555

0801cd98 <__ieee754_rem_pio2>:
 801cd98:	b570      	push	{r4, r5, r6, lr}
 801cd9a:	eeb0 7b40 	vmov.f64	d7, d0
 801cd9e:	ee17 5a90 	vmov	r5, s15
 801cda2:	4b99      	ldr	r3, [pc, #612]	@ (801d008 <__ieee754_rem_pio2+0x270>)
 801cda4:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 801cda8:	429e      	cmp	r6, r3
 801cdaa:	b088      	sub	sp, #32
 801cdac:	4604      	mov	r4, r0
 801cdae:	d807      	bhi.n	801cdc0 <__ieee754_rem_pio2+0x28>
 801cdb0:	2200      	movs	r2, #0
 801cdb2:	2300      	movs	r3, #0
 801cdb4:	ed84 0b00 	vstr	d0, [r4]
 801cdb8:	e9c0 2302 	strd	r2, r3, [r0, #8]
 801cdbc:	2000      	movs	r0, #0
 801cdbe:	e01b      	b.n	801cdf8 <__ieee754_rem_pio2+0x60>
 801cdc0:	4b92      	ldr	r3, [pc, #584]	@ (801d00c <__ieee754_rem_pio2+0x274>)
 801cdc2:	429e      	cmp	r6, r3
 801cdc4:	d83b      	bhi.n	801ce3e <__ieee754_rem_pio2+0xa6>
 801cdc6:	f5a3 231b 	sub.w	r3, r3, #634880	@ 0x9b000
 801cdca:	2d00      	cmp	r5, #0
 801cdcc:	ed9f 6b7e 	vldr	d6, [pc, #504]	@ 801cfc8 <__ieee754_rem_pio2+0x230>
 801cdd0:	f5a3 63f0 	sub.w	r3, r3, #1920	@ 0x780
 801cdd4:	dd19      	ble.n	801ce0a <__ieee754_rem_pio2+0x72>
 801cdd6:	ee30 7b46 	vsub.f64	d7, d0, d6
 801cdda:	429e      	cmp	r6, r3
 801cddc:	d00e      	beq.n	801cdfc <__ieee754_rem_pio2+0x64>
 801cdde:	ed9f 5b7c 	vldr	d5, [pc, #496]	@ 801cfd0 <__ieee754_rem_pio2+0x238>
 801cde2:	ee37 6b45 	vsub.f64	d6, d7, d5
 801cde6:	ee37 7b46 	vsub.f64	d7, d7, d6
 801cdea:	ed84 6b00 	vstr	d6, [r4]
 801cdee:	ee37 7b45 	vsub.f64	d7, d7, d5
 801cdf2:	ed84 7b02 	vstr	d7, [r4, #8]
 801cdf6:	2001      	movs	r0, #1
 801cdf8:	b008      	add	sp, #32
 801cdfa:	bd70      	pop	{r4, r5, r6, pc}
 801cdfc:	ed9f 6b76 	vldr	d6, [pc, #472]	@ 801cfd8 <__ieee754_rem_pio2+0x240>
 801ce00:	ed9f 5b77 	vldr	d5, [pc, #476]	@ 801cfe0 <__ieee754_rem_pio2+0x248>
 801ce04:	ee37 7b46 	vsub.f64	d7, d7, d6
 801ce08:	e7eb      	b.n	801cde2 <__ieee754_rem_pio2+0x4a>
 801ce0a:	429e      	cmp	r6, r3
 801ce0c:	ee30 7b06 	vadd.f64	d7, d0, d6
 801ce10:	d00e      	beq.n	801ce30 <__ieee754_rem_pio2+0x98>
 801ce12:	ed9f 5b6f 	vldr	d5, [pc, #444]	@ 801cfd0 <__ieee754_rem_pio2+0x238>
 801ce16:	ee37 6b05 	vadd.f64	d6, d7, d5
 801ce1a:	ee37 7b46 	vsub.f64	d7, d7, d6
 801ce1e:	ed84 6b00 	vstr	d6, [r4]
 801ce22:	ee37 7b05 	vadd.f64	d7, d7, d5
 801ce26:	f04f 30ff 	mov.w	r0, #4294967295
 801ce2a:	ed84 7b02 	vstr	d7, [r4, #8]
 801ce2e:	e7e3      	b.n	801cdf8 <__ieee754_rem_pio2+0x60>
 801ce30:	ed9f 6b69 	vldr	d6, [pc, #420]	@ 801cfd8 <__ieee754_rem_pio2+0x240>
 801ce34:	ed9f 5b6a 	vldr	d5, [pc, #424]	@ 801cfe0 <__ieee754_rem_pio2+0x248>
 801ce38:	ee37 7b06 	vadd.f64	d7, d7, d6
 801ce3c:	e7eb      	b.n	801ce16 <__ieee754_rem_pio2+0x7e>
 801ce3e:	4b74      	ldr	r3, [pc, #464]	@ (801d010 <__ieee754_rem_pio2+0x278>)
 801ce40:	429e      	cmp	r6, r3
 801ce42:	d870      	bhi.n	801cf26 <__ieee754_rem_pio2+0x18e>
 801ce44:	f000 f8ec 	bl	801d020 <fabs>
 801ce48:	eeb6 7b00 	vmov.f64	d7, #96	@ 0x3f000000  0.5
 801ce4c:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 801cfe8 <__ieee754_rem_pio2+0x250>
 801ce50:	eea0 7b06 	vfma.f64	d7, d0, d6
 801ce54:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 801ce58:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 801ce5c:	ee17 0a90 	vmov	r0, s15
 801ce60:	eeb1 4b45 	vneg.f64	d4, d5
 801ce64:	ed9f 7b58 	vldr	d7, [pc, #352]	@ 801cfc8 <__ieee754_rem_pio2+0x230>
 801ce68:	eea5 0b47 	vfms.f64	d0, d5, d7
 801ce6c:	ed9f 7b58 	vldr	d7, [pc, #352]	@ 801cfd0 <__ieee754_rem_pio2+0x238>
 801ce70:	281f      	cmp	r0, #31
 801ce72:	ee25 7b07 	vmul.f64	d7, d5, d7
 801ce76:	ee30 6b47 	vsub.f64	d6, d0, d7
 801ce7a:	dc05      	bgt.n	801ce88 <__ieee754_rem_pio2+0xf0>
 801ce7c:	4b65      	ldr	r3, [pc, #404]	@ (801d014 <__ieee754_rem_pio2+0x27c>)
 801ce7e:	1e42      	subs	r2, r0, #1
 801ce80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801ce84:	42b3      	cmp	r3, r6
 801ce86:	d109      	bne.n	801ce9c <__ieee754_rem_pio2+0x104>
 801ce88:	ee16 3a90 	vmov	r3, s13
 801ce8c:	f3c3 530a 	ubfx	r3, r3, #20, #11
 801ce90:	ebc3 5316 	rsb	r3, r3, r6, lsr #20
 801ce94:	2b10      	cmp	r3, #16
 801ce96:	ea4f 5226 	mov.w	r2, r6, asr #20
 801ce9a:	dc02      	bgt.n	801cea2 <__ieee754_rem_pio2+0x10a>
 801ce9c:	ed84 6b00 	vstr	d6, [r4]
 801cea0:	e01a      	b.n	801ced8 <__ieee754_rem_pio2+0x140>
 801cea2:	ed9f 3b4d 	vldr	d3, [pc, #308]	@ 801cfd8 <__ieee754_rem_pio2+0x240>
 801cea6:	eeb0 6b40 	vmov.f64	d6, d0
 801ceaa:	eea4 6b03 	vfma.f64	d6, d4, d3
 801ceae:	ee30 7b46 	vsub.f64	d7, d0, d6
 801ceb2:	eea4 7b03 	vfma.f64	d7, d4, d3
 801ceb6:	ed9f 3b4a 	vldr	d3, [pc, #296]	@ 801cfe0 <__ieee754_rem_pio2+0x248>
 801ceba:	ee95 7b03 	vfnms.f64	d7, d5, d3
 801cebe:	ee36 3b47 	vsub.f64	d3, d6, d7
 801cec2:	ee13 3a90 	vmov	r3, s7
 801cec6:	f3c3 530a 	ubfx	r3, r3, #20, #11
 801ceca:	1ad3      	subs	r3, r2, r3
 801cecc:	2b31      	cmp	r3, #49	@ 0x31
 801cece:	dc17      	bgt.n	801cf00 <__ieee754_rem_pio2+0x168>
 801ced0:	eeb0 0b46 	vmov.f64	d0, d6
 801ced4:	ed84 3b00 	vstr	d3, [r4]
 801ced8:	ed94 6b00 	vldr	d6, [r4]
 801cedc:	2d00      	cmp	r5, #0
 801cede:	ee30 0b46 	vsub.f64	d0, d0, d6
 801cee2:	ee30 0b47 	vsub.f64	d0, d0, d7
 801cee6:	ed84 0b02 	vstr	d0, [r4, #8]
 801ceea:	da85      	bge.n	801cdf8 <__ieee754_rem_pio2+0x60>
 801ceec:	eeb1 6b46 	vneg.f64	d6, d6
 801cef0:	eeb1 0b40 	vneg.f64	d0, d0
 801cef4:	ed84 6b00 	vstr	d6, [r4]
 801cef8:	ed84 0b02 	vstr	d0, [r4, #8]
 801cefc:	4240      	negs	r0, r0
 801cefe:	e77b      	b.n	801cdf8 <__ieee754_rem_pio2+0x60>
 801cf00:	ed9f 7b3b 	vldr	d7, [pc, #236]	@ 801cff0 <__ieee754_rem_pio2+0x258>
 801cf04:	eeb0 0b46 	vmov.f64	d0, d6
 801cf08:	eea4 0b07 	vfma.f64	d0, d4, d7
 801cf0c:	ee36 6b40 	vsub.f64	d6, d6, d0
 801cf10:	eea4 6b07 	vfma.f64	d6, d4, d7
 801cf14:	ed9f 4b38 	vldr	d4, [pc, #224]	@ 801cff8 <__ieee754_rem_pio2+0x260>
 801cf18:	eeb0 7b46 	vmov.f64	d7, d6
 801cf1c:	ee95 7b04 	vfnms.f64	d7, d5, d4
 801cf20:	ee30 6b47 	vsub.f64	d6, d0, d7
 801cf24:	e7ba      	b.n	801ce9c <__ieee754_rem_pio2+0x104>
 801cf26:	4b3c      	ldr	r3, [pc, #240]	@ (801d018 <__ieee754_rem_pio2+0x280>)
 801cf28:	429e      	cmp	r6, r3
 801cf2a:	d906      	bls.n	801cf3a <__ieee754_rem_pio2+0x1a2>
 801cf2c:	ee30 7b40 	vsub.f64	d7, d0, d0
 801cf30:	ed80 7b02 	vstr	d7, [r0, #8]
 801cf34:	ed80 7b00 	vstr	d7, [r0]
 801cf38:	e740      	b.n	801cdbc <__ieee754_rem_pio2+0x24>
 801cf3a:	ee10 3a10 	vmov	r3, s0
 801cf3e:	1532      	asrs	r2, r6, #20
 801cf40:	f2a2 4216 	subw	r2, r2, #1046	@ 0x416
 801cf44:	4618      	mov	r0, r3
 801cf46:	eba6 5102 	sub.w	r1, r6, r2, lsl #20
 801cf4a:	ec41 0b17 	vmov	d7, r0, r1
 801cf4e:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 801cf52:	ed9f 5b2b 	vldr	d5, [pc, #172]	@ 801d000 <__ieee754_rem_pio2+0x268>
 801cf56:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 801cf5a:	ee37 7b46 	vsub.f64	d7, d7, d6
 801cf5e:	ed8d 6b02 	vstr	d6, [sp, #8]
 801cf62:	ee27 7b05 	vmul.f64	d7, d7, d5
 801cf66:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 801cf6a:	a808      	add	r0, sp, #32
 801cf6c:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 801cf70:	ee37 7b46 	vsub.f64	d7, d7, d6
 801cf74:	ed8d 6b04 	vstr	d6, [sp, #16]
 801cf78:	ee27 7b05 	vmul.f64	d7, d7, d5
 801cf7c:	ed8d 7b06 	vstr	d7, [sp, #24]
 801cf80:	2103      	movs	r1, #3
 801cf82:	ed30 7b02 	vldmdb	r0!, {d7}
 801cf86:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801cf8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801cf8e:	460b      	mov	r3, r1
 801cf90:	f101 31ff 	add.w	r1, r1, #4294967295
 801cf94:	d0f5      	beq.n	801cf82 <__ieee754_rem_pio2+0x1ea>
 801cf96:	4921      	ldr	r1, [pc, #132]	@ (801d01c <__ieee754_rem_pio2+0x284>)
 801cf98:	9101      	str	r1, [sp, #4]
 801cf9a:	2102      	movs	r1, #2
 801cf9c:	9100      	str	r1, [sp, #0]
 801cf9e:	a802      	add	r0, sp, #8
 801cfa0:	4621      	mov	r1, r4
 801cfa2:	f000 f845 	bl	801d030 <__kernel_rem_pio2>
 801cfa6:	2d00      	cmp	r5, #0
 801cfa8:	f6bf af26 	bge.w	801cdf8 <__ieee754_rem_pio2+0x60>
 801cfac:	ed94 7b00 	vldr	d7, [r4]
 801cfb0:	eeb1 7b47 	vneg.f64	d7, d7
 801cfb4:	ed84 7b00 	vstr	d7, [r4]
 801cfb8:	ed94 7b02 	vldr	d7, [r4, #8]
 801cfbc:	eeb1 7b47 	vneg.f64	d7, d7
 801cfc0:	ed84 7b02 	vstr	d7, [r4, #8]
 801cfc4:	e79a      	b.n	801cefc <__ieee754_rem_pio2+0x164>
 801cfc6:	bf00      	nop
 801cfc8:	54400000 	.word	0x54400000
 801cfcc:	3ff921fb 	.word	0x3ff921fb
 801cfd0:	1a626331 	.word	0x1a626331
 801cfd4:	3dd0b461 	.word	0x3dd0b461
 801cfd8:	1a600000 	.word	0x1a600000
 801cfdc:	3dd0b461 	.word	0x3dd0b461
 801cfe0:	2e037073 	.word	0x2e037073
 801cfe4:	3ba3198a 	.word	0x3ba3198a
 801cfe8:	6dc9c883 	.word	0x6dc9c883
 801cfec:	3fe45f30 	.word	0x3fe45f30
 801cff0:	2e000000 	.word	0x2e000000
 801cff4:	3ba3198a 	.word	0x3ba3198a
 801cff8:	252049c1 	.word	0x252049c1
 801cffc:	397b839a 	.word	0x397b839a
 801d000:	00000000 	.word	0x00000000
 801d004:	41700000 	.word	0x41700000
 801d008:	3fe921fb 	.word	0x3fe921fb
 801d00c:	4002d97b 	.word	0x4002d97b
 801d010:	413921fb 	.word	0x413921fb
 801d014:	0801e7e8 	.word	0x0801e7e8
 801d018:	7fefffff 	.word	0x7fefffff
 801d01c:	0801e868 	.word	0x0801e868

0801d020 <fabs>:
 801d020:	ec51 0b10 	vmov	r0, r1, d0
 801d024:	4602      	mov	r2, r0
 801d026:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 801d02a:	ec43 2b10 	vmov	d0, r2, r3
 801d02e:	4770      	bx	lr

0801d030 <__kernel_rem_pio2>:
 801d030:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d034:	ed2d 8b06 	vpush	{d8-d10}
 801d038:	f5ad 7d13 	sub.w	sp, sp, #588	@ 0x24c
 801d03c:	469b      	mov	fp, r3
 801d03e:	9001      	str	r0, [sp, #4]
 801d040:	4bbb      	ldr	r3, [pc, #748]	@ (801d330 <__kernel_rem_pio2+0x300>)
 801d042:	98a2      	ldr	r0, [sp, #648]	@ 0x288
 801d044:	f8dd 828c 	ldr.w	r8, [sp, #652]	@ 0x28c
 801d048:	f853 9020 	ldr.w	r9, [r3, r0, lsl #2]
 801d04c:	f112 0f14 	cmn.w	r2, #20
 801d050:	bfa8      	it	ge
 801d052:	1ed3      	subge	r3, r2, #3
 801d054:	f10b 3aff 	add.w	sl, fp, #4294967295
 801d058:	bfb8      	it	lt
 801d05a:	2300      	movlt	r3, #0
 801d05c:	f06f 0517 	mvn.w	r5, #23
 801d060:	ed9f 6bad 	vldr	d6, [pc, #692]	@ 801d318 <__kernel_rem_pio2+0x2e8>
 801d064:	bfa4      	itt	ge
 801d066:	2018      	movge	r0, #24
 801d068:	fb93 f3f0 	sdivge	r3, r3, r0
 801d06c:	fb03 5505 	mla	r5, r3, r5, r5
 801d070:	eba3 040a 	sub.w	r4, r3, sl
 801d074:	4415      	add	r5, r2
 801d076:	460f      	mov	r7, r1
 801d078:	eb09 060a 	add.w	r6, r9, sl
 801d07c:	a81a      	add	r0, sp, #104	@ 0x68
 801d07e:	eb08 0c84 	add.w	ip, r8, r4, lsl #2
 801d082:	2200      	movs	r2, #0
 801d084:	42b2      	cmp	r2, r6
 801d086:	dd0e      	ble.n	801d0a6 <__kernel_rem_pio2+0x76>
 801d088:	aa1a      	add	r2, sp, #104	@ 0x68
 801d08a:	eb02 02cb 	add.w	r2, r2, fp, lsl #3
 801d08e:	f50d 7ed4 	add.w	lr, sp, #424	@ 0x1a8
 801d092:	2600      	movs	r6, #0
 801d094:	454e      	cmp	r6, r9
 801d096:	dc25      	bgt.n	801d0e4 <__kernel_rem_pio2+0xb4>
 801d098:	ed9f 7b9f 	vldr	d7, [pc, #636]	@ 801d318 <__kernel_rem_pio2+0x2e8>
 801d09c:	f8dd c004 	ldr.w	ip, [sp, #4]
 801d0a0:	4614      	mov	r4, r2
 801d0a2:	2000      	movs	r0, #0
 801d0a4:	e015      	b.n	801d0d2 <__kernel_rem_pio2+0xa2>
 801d0a6:	42d4      	cmn	r4, r2
 801d0a8:	d409      	bmi.n	801d0be <__kernel_rem_pio2+0x8e>
 801d0aa:	f85c 1022 	ldr.w	r1, [ip, r2, lsl #2]
 801d0ae:	ee07 1a90 	vmov	s15, r1
 801d0b2:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801d0b6:	eca0 7b02 	vstmia	r0!, {d7}
 801d0ba:	3201      	adds	r2, #1
 801d0bc:	e7e2      	b.n	801d084 <__kernel_rem_pio2+0x54>
 801d0be:	eeb0 7b46 	vmov.f64	d7, d6
 801d0c2:	e7f8      	b.n	801d0b6 <__kernel_rem_pio2+0x86>
 801d0c4:	ecbc 5b02 	vldmia	ip!, {d5}
 801d0c8:	ed94 6b00 	vldr	d6, [r4]
 801d0cc:	3001      	adds	r0, #1
 801d0ce:	eea5 7b06 	vfma.f64	d7, d5, d6
 801d0d2:	4550      	cmp	r0, sl
 801d0d4:	f1a4 0408 	sub.w	r4, r4, #8
 801d0d8:	ddf4      	ble.n	801d0c4 <__kernel_rem_pio2+0x94>
 801d0da:	ecae 7b02 	vstmia	lr!, {d7}
 801d0de:	3601      	adds	r6, #1
 801d0e0:	3208      	adds	r2, #8
 801d0e2:	e7d7      	b.n	801d094 <__kernel_rem_pio2+0x64>
 801d0e4:	aa06      	add	r2, sp, #24
 801d0e6:	ed9f 9b8e 	vldr	d9, [pc, #568]	@ 801d320 <__kernel_rem_pio2+0x2f0>
 801d0ea:	ed9f ab8f 	vldr	d10, [pc, #572]	@ 801d328 <__kernel_rem_pio2+0x2f8>
 801d0ee:	eb02 0289 	add.w	r2, r2, r9, lsl #2
 801d0f2:	eb08 0383 	add.w	r3, r8, r3, lsl #2
 801d0f6:	9203      	str	r2, [sp, #12]
 801d0f8:	9302      	str	r3, [sp, #8]
 801d0fa:	464c      	mov	r4, r9
 801d0fc:	00e3      	lsls	r3, r4, #3
 801d0fe:	9304      	str	r3, [sp, #16]
 801d100:	ab92      	add	r3, sp, #584	@ 0x248
 801d102:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801d106:	ed13 0b28 	vldr	d0, [r3, #-160]	@ 0xffffff60
 801d10a:	aa6a      	add	r2, sp, #424	@ 0x1a8
 801d10c:	ab06      	add	r3, sp, #24
 801d10e:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 801d112:	461e      	mov	r6, r3
 801d114:	4620      	mov	r0, r4
 801d116:	2800      	cmp	r0, #0
 801d118:	f1a2 0208 	sub.w	r2, r2, #8
 801d11c:	dc4a      	bgt.n	801d1b4 <__kernel_rem_pio2+0x184>
 801d11e:	4628      	mov	r0, r5
 801d120:	9305      	str	r3, [sp, #20]
 801d122:	f000 fa01 	bl	801d528 <scalbn>
 801d126:	eeb0 8b40 	vmov.f64	d8, d0
 801d12a:	eeb4 0b00 	vmov.f64	d0, #64	@ 0x3e000000  0.125
 801d12e:	ee28 0b00 	vmul.f64	d0, d8, d0
 801d132:	f000 fa79 	bl	801d628 <floor>
 801d136:	eeb2 7b00 	vmov.f64	d7, #32	@ 0x41000000  8.0
 801d13a:	eea0 8b47 	vfms.f64	d8, d0, d7
 801d13e:	eefd 7bc8 	vcvt.s32.f64	s15, d8
 801d142:	2d00      	cmp	r5, #0
 801d144:	ee17 8a90 	vmov	r8, s15
 801d148:	9b05      	ldr	r3, [sp, #20]
 801d14a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801d14e:	ee38 8b47 	vsub.f64	d8, d8, d7
 801d152:	dd41      	ble.n	801d1d8 <__kernel_rem_pio2+0x1a8>
 801d154:	1e60      	subs	r0, r4, #1
 801d156:	aa06      	add	r2, sp, #24
 801d158:	f1c5 0c18 	rsb	ip, r5, #24
 801d15c:	f852 6020 	ldr.w	r6, [r2, r0, lsl #2]
 801d160:	fa46 f20c 	asr.w	r2, r6, ip
 801d164:	4490      	add	r8, r2
 801d166:	fa02 f20c 	lsl.w	r2, r2, ip
 801d16a:	1ab6      	subs	r6, r6, r2
 801d16c:	aa06      	add	r2, sp, #24
 801d16e:	f842 6020 	str.w	r6, [r2, r0, lsl #2]
 801d172:	f1c5 0217 	rsb	r2, r5, #23
 801d176:	4116      	asrs	r6, r2
 801d178:	2e00      	cmp	r6, #0
 801d17a:	dd3c      	ble.n	801d1f6 <__kernel_rem_pio2+0x1c6>
 801d17c:	f04f 0c00 	mov.w	ip, #0
 801d180:	f108 0801 	add.w	r8, r8, #1
 801d184:	4660      	mov	r0, ip
 801d186:	f06f 4e7f 	mvn.w	lr, #4278190080	@ 0xff000000
 801d18a:	4564      	cmp	r4, ip
 801d18c:	dc66      	bgt.n	801d25c <__kernel_rem_pio2+0x22c>
 801d18e:	2d00      	cmp	r5, #0
 801d190:	dd03      	ble.n	801d19a <__kernel_rem_pio2+0x16a>
 801d192:	2d01      	cmp	r5, #1
 801d194:	d072      	beq.n	801d27c <__kernel_rem_pio2+0x24c>
 801d196:	2d02      	cmp	r5, #2
 801d198:	d07a      	beq.n	801d290 <__kernel_rem_pio2+0x260>
 801d19a:	2e02      	cmp	r6, #2
 801d19c:	d12b      	bne.n	801d1f6 <__kernel_rem_pio2+0x1c6>
 801d19e:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 801d1a2:	ee30 8b48 	vsub.f64	d8, d0, d8
 801d1a6:	b330      	cbz	r0, 801d1f6 <__kernel_rem_pio2+0x1c6>
 801d1a8:	4628      	mov	r0, r5
 801d1aa:	f000 f9bd 	bl	801d528 <scalbn>
 801d1ae:	ee38 8b40 	vsub.f64	d8, d8, d0
 801d1b2:	e020      	b.n	801d1f6 <__kernel_rem_pio2+0x1c6>
 801d1b4:	ee20 7b09 	vmul.f64	d7, d0, d9
 801d1b8:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 801d1bc:	3801      	subs	r0, #1
 801d1be:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 801d1c2:	eea7 0b4a 	vfms.f64	d0, d7, d10
 801d1c6:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 801d1ca:	eca6 0a01 	vstmia	r6!, {s0}
 801d1ce:	ed92 0b00 	vldr	d0, [r2]
 801d1d2:	ee37 0b00 	vadd.f64	d0, d7, d0
 801d1d6:	e79e      	b.n	801d116 <__kernel_rem_pio2+0xe6>
 801d1d8:	d105      	bne.n	801d1e6 <__kernel_rem_pio2+0x1b6>
 801d1da:	1e62      	subs	r2, r4, #1
 801d1dc:	a906      	add	r1, sp, #24
 801d1de:	f851 6022 	ldr.w	r6, [r1, r2, lsl #2]
 801d1e2:	15f6      	asrs	r6, r6, #23
 801d1e4:	e7c8      	b.n	801d178 <__kernel_rem_pio2+0x148>
 801d1e6:	eeb6 7b00 	vmov.f64	d7, #96	@ 0x3f000000  0.5
 801d1ea:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801d1ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d1f2:	da31      	bge.n	801d258 <__kernel_rem_pio2+0x228>
 801d1f4:	2600      	movs	r6, #0
 801d1f6:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801d1fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d1fe:	f040 809b 	bne.w	801d338 <__kernel_rem_pio2+0x308>
 801d202:	1e62      	subs	r2, r4, #1
 801d204:	2000      	movs	r0, #0
 801d206:	454a      	cmp	r2, r9
 801d208:	da49      	bge.n	801d29e <__kernel_rem_pio2+0x26e>
 801d20a:	2800      	cmp	r0, #0
 801d20c:	d062      	beq.n	801d2d4 <__kernel_rem_pio2+0x2a4>
 801d20e:	3c01      	subs	r4, #1
 801d210:	ab06      	add	r3, sp, #24
 801d212:	3d18      	subs	r5, #24
 801d214:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 801d218:	2b00      	cmp	r3, #0
 801d21a:	d0f8      	beq.n	801d20e <__kernel_rem_pio2+0x1de>
 801d21c:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 801d220:	4628      	mov	r0, r5
 801d222:	f000 f981 	bl	801d528 <scalbn>
 801d226:	ed9f 6b3e 	vldr	d6, [pc, #248]	@ 801d320 <__kernel_rem_pio2+0x2f0>
 801d22a:	1c62      	adds	r2, r4, #1
 801d22c:	a96a      	add	r1, sp, #424	@ 0x1a8
 801d22e:	00d3      	lsls	r3, r2, #3
 801d230:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 801d234:	4622      	mov	r2, r4
 801d236:	2a00      	cmp	r2, #0
 801d238:	f280 80a8 	bge.w	801d38c <__kernel_rem_pio2+0x35c>
 801d23c:	4622      	mov	r2, r4
 801d23e:	2a00      	cmp	r2, #0
 801d240:	f2c0 80c6 	blt.w	801d3d0 <__kernel_rem_pio2+0x3a0>
 801d244:	a96a      	add	r1, sp, #424	@ 0x1a8
 801d246:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 801d24a:	ed9f 7b33 	vldr	d7, [pc, #204]	@ 801d318 <__kernel_rem_pio2+0x2e8>
 801d24e:	f8df c0e4 	ldr.w	ip, [pc, #228]	@ 801d334 <__kernel_rem_pio2+0x304>
 801d252:	2000      	movs	r0, #0
 801d254:	1aa1      	subs	r1, r4, r2
 801d256:	e0b0      	b.n	801d3ba <__kernel_rem_pio2+0x38a>
 801d258:	2602      	movs	r6, #2
 801d25a:	e78f      	b.n	801d17c <__kernel_rem_pio2+0x14c>
 801d25c:	f853 2b04 	ldr.w	r2, [r3], #4
 801d260:	b948      	cbnz	r0, 801d276 <__kernel_rem_pio2+0x246>
 801d262:	b122      	cbz	r2, 801d26e <__kernel_rem_pio2+0x23e>
 801d264:	f1c2 7280 	rsb	r2, r2, #16777216	@ 0x1000000
 801d268:	f843 2c04 	str.w	r2, [r3, #-4]
 801d26c:	2201      	movs	r2, #1
 801d26e:	f10c 0c01 	add.w	ip, ip, #1
 801d272:	4610      	mov	r0, r2
 801d274:	e789      	b.n	801d18a <__kernel_rem_pio2+0x15a>
 801d276:	ebae 0202 	sub.w	r2, lr, r2
 801d27a:	e7f5      	b.n	801d268 <__kernel_rem_pio2+0x238>
 801d27c:	1e62      	subs	r2, r4, #1
 801d27e:	ab06      	add	r3, sp, #24
 801d280:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801d284:	f3c3 0316 	ubfx	r3, r3, #0, #23
 801d288:	a906      	add	r1, sp, #24
 801d28a:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 801d28e:	e784      	b.n	801d19a <__kernel_rem_pio2+0x16a>
 801d290:	1e62      	subs	r2, r4, #1
 801d292:	ab06      	add	r3, sp, #24
 801d294:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801d298:	f3c3 0315 	ubfx	r3, r3, #0, #22
 801d29c:	e7f4      	b.n	801d288 <__kernel_rem_pio2+0x258>
 801d29e:	ab06      	add	r3, sp, #24
 801d2a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801d2a4:	3a01      	subs	r2, #1
 801d2a6:	4318      	orrs	r0, r3
 801d2a8:	e7ad      	b.n	801d206 <__kernel_rem_pio2+0x1d6>
 801d2aa:	3301      	adds	r3, #1
 801d2ac:	f852 0d04 	ldr.w	r0, [r2, #-4]!
 801d2b0:	2800      	cmp	r0, #0
 801d2b2:	d0fa      	beq.n	801d2aa <__kernel_rem_pio2+0x27a>
 801d2b4:	9a04      	ldr	r2, [sp, #16]
 801d2b6:	f502 7212 	add.w	r2, r2, #584	@ 0x248
 801d2ba:	446a      	add	r2, sp
 801d2bc:	eb04 000b 	add.w	r0, r4, fp
 801d2c0:	a91a      	add	r1, sp, #104	@ 0x68
 801d2c2:	1c66      	adds	r6, r4, #1
 801d2c4:	3a98      	subs	r2, #152	@ 0x98
 801d2c6:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
 801d2ca:	4423      	add	r3, r4
 801d2cc:	42b3      	cmp	r3, r6
 801d2ce:	da04      	bge.n	801d2da <__kernel_rem_pio2+0x2aa>
 801d2d0:	461c      	mov	r4, r3
 801d2d2:	e713      	b.n	801d0fc <__kernel_rem_pio2+0xcc>
 801d2d4:	9a03      	ldr	r2, [sp, #12]
 801d2d6:	2301      	movs	r3, #1
 801d2d8:	e7e8      	b.n	801d2ac <__kernel_rem_pio2+0x27c>
 801d2da:	9902      	ldr	r1, [sp, #8]
 801d2dc:	f8dd c004 	ldr.w	ip, [sp, #4]
 801d2e0:	f851 1026 	ldr.w	r1, [r1, r6, lsl #2]
 801d2e4:	9104      	str	r1, [sp, #16]
 801d2e6:	ee07 1a90 	vmov	s15, r1
 801d2ea:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801d2ee:	2400      	movs	r4, #0
 801d2f0:	eca0 7b02 	vstmia	r0!, {d7}
 801d2f4:	ed9f 7b08 	vldr	d7, [pc, #32]	@ 801d318 <__kernel_rem_pio2+0x2e8>
 801d2f8:	4686      	mov	lr, r0
 801d2fa:	4554      	cmp	r4, sl
 801d2fc:	dd03      	ble.n	801d306 <__kernel_rem_pio2+0x2d6>
 801d2fe:	eca2 7b02 	vstmia	r2!, {d7}
 801d302:	3601      	adds	r6, #1
 801d304:	e7e2      	b.n	801d2cc <__kernel_rem_pio2+0x29c>
 801d306:	ecbc 5b02 	vldmia	ip!, {d5}
 801d30a:	ed3e 6b02 	vldmdb	lr!, {d6}
 801d30e:	3401      	adds	r4, #1
 801d310:	eea5 7b06 	vfma.f64	d7, d5, d6
 801d314:	e7f1      	b.n	801d2fa <__kernel_rem_pio2+0x2ca>
 801d316:	bf00      	nop
	...
 801d324:	3e700000 	.word	0x3e700000
 801d328:	00000000 	.word	0x00000000
 801d32c:	41700000 	.word	0x41700000
 801d330:	0801e9b0 	.word	0x0801e9b0
 801d334:	0801e970 	.word	0x0801e970
 801d338:	4268      	negs	r0, r5
 801d33a:	eeb0 0b48 	vmov.f64	d0, d8
 801d33e:	f000 f8f3 	bl	801d528 <scalbn>
 801d342:	ed9f 6b73 	vldr	d6, [pc, #460]	@ 801d510 <__kernel_rem_pio2+0x4e0>
 801d346:	eeb4 0bc6 	vcmpe.f64	d0, d6
 801d34a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d34e:	db17      	blt.n	801d380 <__kernel_rem_pio2+0x350>
 801d350:	ed9f 7b71 	vldr	d7, [pc, #452]	@ 801d518 <__kernel_rem_pio2+0x4e8>
 801d354:	ee20 7b07 	vmul.f64	d7, d0, d7
 801d358:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 801d35c:	aa06      	add	r2, sp, #24
 801d35e:	eeb8 5bc7 	vcvt.f64.s32	d5, s14
 801d362:	eea5 0b46 	vfms.f64	d0, d5, d6
 801d366:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 801d36a:	3518      	adds	r5, #24
 801d36c:	ee10 3a10 	vmov	r3, s0
 801d370:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 801d374:	ee17 3a10 	vmov	r3, s14
 801d378:	3401      	adds	r4, #1
 801d37a:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 801d37e:	e74d      	b.n	801d21c <__kernel_rem_pio2+0x1ec>
 801d380:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 801d384:	aa06      	add	r2, sp, #24
 801d386:	ee10 3a10 	vmov	r3, s0
 801d38a:	e7f6      	b.n	801d37a <__kernel_rem_pio2+0x34a>
 801d38c:	a806      	add	r0, sp, #24
 801d38e:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 801d392:	9001      	str	r0, [sp, #4]
 801d394:	ee07 0a90 	vmov	s15, r0
 801d398:	3a01      	subs	r2, #1
 801d39a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801d39e:	ee27 7b00 	vmul.f64	d7, d7, d0
 801d3a2:	ee20 0b06 	vmul.f64	d0, d0, d6
 801d3a6:	ed21 7b02 	vstmdb	r1!, {d7}
 801d3aa:	e744      	b.n	801d236 <__kernel_rem_pio2+0x206>
 801d3ac:	ecbc 5b02 	vldmia	ip!, {d5}
 801d3b0:	ecb5 6b02 	vldmia	r5!, {d6}
 801d3b4:	3001      	adds	r0, #1
 801d3b6:	eea5 7b06 	vfma.f64	d7, d5, d6
 801d3ba:	4548      	cmp	r0, r9
 801d3bc:	dc01      	bgt.n	801d3c2 <__kernel_rem_pio2+0x392>
 801d3be:	4281      	cmp	r1, r0
 801d3c0:	daf4      	bge.n	801d3ac <__kernel_rem_pio2+0x37c>
 801d3c2:	a842      	add	r0, sp, #264	@ 0x108
 801d3c4:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 801d3c8:	ed81 7b00 	vstr	d7, [r1]
 801d3cc:	3a01      	subs	r2, #1
 801d3ce:	e736      	b.n	801d23e <__kernel_rem_pio2+0x20e>
 801d3d0:	9aa2      	ldr	r2, [sp, #648]	@ 0x288
 801d3d2:	2a02      	cmp	r2, #2
 801d3d4:	dc0a      	bgt.n	801d3ec <__kernel_rem_pio2+0x3bc>
 801d3d6:	2a00      	cmp	r2, #0
 801d3d8:	dc2d      	bgt.n	801d436 <__kernel_rem_pio2+0x406>
 801d3da:	d046      	beq.n	801d46a <__kernel_rem_pio2+0x43a>
 801d3dc:	f008 0007 	and.w	r0, r8, #7
 801d3e0:	f50d 7d13 	add.w	sp, sp, #588	@ 0x24c
 801d3e4:	ecbd 8b06 	vpop	{d8-d10}
 801d3e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d3ec:	9aa2      	ldr	r2, [sp, #648]	@ 0x288
 801d3ee:	2a03      	cmp	r2, #3
 801d3f0:	d1f4      	bne.n	801d3dc <__kernel_rem_pio2+0x3ac>
 801d3f2:	a942      	add	r1, sp, #264	@ 0x108
 801d3f4:	f1a3 0208 	sub.w	r2, r3, #8
 801d3f8:	440a      	add	r2, r1
 801d3fa:	4611      	mov	r1, r2
 801d3fc:	4620      	mov	r0, r4
 801d3fe:	2800      	cmp	r0, #0
 801d400:	f1a1 0108 	sub.w	r1, r1, #8
 801d404:	dc52      	bgt.n	801d4ac <__kernel_rem_pio2+0x47c>
 801d406:	4621      	mov	r1, r4
 801d408:	2901      	cmp	r1, #1
 801d40a:	f1a2 0208 	sub.w	r2, r2, #8
 801d40e:	dc5d      	bgt.n	801d4cc <__kernel_rem_pio2+0x49c>
 801d410:	ed9f 7b43 	vldr	d7, [pc, #268]	@ 801d520 <__kernel_rem_pio2+0x4f0>
 801d414:	aa42      	add	r2, sp, #264	@ 0x108
 801d416:	4413      	add	r3, r2
 801d418:	2c01      	cmp	r4, #1
 801d41a:	dc67      	bgt.n	801d4ec <__kernel_rem_pio2+0x4bc>
 801d41c:	ed9d 5b42 	vldr	d5, [sp, #264]	@ 0x108
 801d420:	ed9d 6b44 	vldr	d6, [sp, #272]	@ 0x110
 801d424:	2e00      	cmp	r6, #0
 801d426:	d167      	bne.n	801d4f8 <__kernel_rem_pio2+0x4c8>
 801d428:	ed87 5b00 	vstr	d5, [r7]
 801d42c:	ed87 6b02 	vstr	d6, [r7, #8]
 801d430:	ed87 7b04 	vstr	d7, [r7, #16]
 801d434:	e7d2      	b.n	801d3dc <__kernel_rem_pio2+0x3ac>
 801d436:	ed9f 6b3a 	vldr	d6, [pc, #232]	@ 801d520 <__kernel_rem_pio2+0x4f0>
 801d43a:	aa42      	add	r2, sp, #264	@ 0x108
 801d43c:	4413      	add	r3, r2
 801d43e:	4622      	mov	r2, r4
 801d440:	2a00      	cmp	r2, #0
 801d442:	da24      	bge.n	801d48e <__kernel_rem_pio2+0x45e>
 801d444:	b34e      	cbz	r6, 801d49a <__kernel_rem_pio2+0x46a>
 801d446:	eeb1 7b46 	vneg.f64	d7, d6
 801d44a:	ed87 7b00 	vstr	d7, [r7]
 801d44e:	ed9d 7b42 	vldr	d7, [sp, #264]	@ 0x108
 801d452:	aa44      	add	r2, sp, #272	@ 0x110
 801d454:	2301      	movs	r3, #1
 801d456:	ee37 7b46 	vsub.f64	d7, d7, d6
 801d45a:	429c      	cmp	r4, r3
 801d45c:	da20      	bge.n	801d4a0 <__kernel_rem_pio2+0x470>
 801d45e:	b10e      	cbz	r6, 801d464 <__kernel_rem_pio2+0x434>
 801d460:	eeb1 7b47 	vneg.f64	d7, d7
 801d464:	ed87 7b02 	vstr	d7, [r7, #8]
 801d468:	e7b8      	b.n	801d3dc <__kernel_rem_pio2+0x3ac>
 801d46a:	ed9f 7b2d 	vldr	d7, [pc, #180]	@ 801d520 <__kernel_rem_pio2+0x4f0>
 801d46e:	aa42      	add	r2, sp, #264	@ 0x108
 801d470:	4413      	add	r3, r2
 801d472:	2c00      	cmp	r4, #0
 801d474:	da05      	bge.n	801d482 <__kernel_rem_pio2+0x452>
 801d476:	b10e      	cbz	r6, 801d47c <__kernel_rem_pio2+0x44c>
 801d478:	eeb1 7b47 	vneg.f64	d7, d7
 801d47c:	ed87 7b00 	vstr	d7, [r7]
 801d480:	e7ac      	b.n	801d3dc <__kernel_rem_pio2+0x3ac>
 801d482:	ed33 6b02 	vldmdb	r3!, {d6}
 801d486:	3c01      	subs	r4, #1
 801d488:	ee37 7b06 	vadd.f64	d7, d7, d6
 801d48c:	e7f1      	b.n	801d472 <__kernel_rem_pio2+0x442>
 801d48e:	ed33 7b02 	vldmdb	r3!, {d7}
 801d492:	3a01      	subs	r2, #1
 801d494:	ee36 6b07 	vadd.f64	d6, d6, d7
 801d498:	e7d2      	b.n	801d440 <__kernel_rem_pio2+0x410>
 801d49a:	eeb0 7b46 	vmov.f64	d7, d6
 801d49e:	e7d4      	b.n	801d44a <__kernel_rem_pio2+0x41a>
 801d4a0:	ecb2 6b02 	vldmia	r2!, {d6}
 801d4a4:	3301      	adds	r3, #1
 801d4a6:	ee37 7b06 	vadd.f64	d7, d7, d6
 801d4aa:	e7d6      	b.n	801d45a <__kernel_rem_pio2+0x42a>
 801d4ac:	ed91 7b00 	vldr	d7, [r1]
 801d4b0:	ed91 5b02 	vldr	d5, [r1, #8]
 801d4b4:	3801      	subs	r0, #1
 801d4b6:	ee37 6b05 	vadd.f64	d6, d7, d5
 801d4ba:	ee37 7b46 	vsub.f64	d7, d7, d6
 801d4be:	ed81 6b00 	vstr	d6, [r1]
 801d4c2:	ee37 7b05 	vadd.f64	d7, d7, d5
 801d4c6:	ed81 7b02 	vstr	d7, [r1, #8]
 801d4ca:	e798      	b.n	801d3fe <__kernel_rem_pio2+0x3ce>
 801d4cc:	ed92 7b00 	vldr	d7, [r2]
 801d4d0:	ed92 5b02 	vldr	d5, [r2, #8]
 801d4d4:	3901      	subs	r1, #1
 801d4d6:	ee37 6b05 	vadd.f64	d6, d7, d5
 801d4da:	ee37 7b46 	vsub.f64	d7, d7, d6
 801d4de:	ed82 6b00 	vstr	d6, [r2]
 801d4e2:	ee37 7b05 	vadd.f64	d7, d7, d5
 801d4e6:	ed82 7b02 	vstr	d7, [r2, #8]
 801d4ea:	e78d      	b.n	801d408 <__kernel_rem_pio2+0x3d8>
 801d4ec:	ed33 6b02 	vldmdb	r3!, {d6}
 801d4f0:	3c01      	subs	r4, #1
 801d4f2:	ee37 7b06 	vadd.f64	d7, d7, d6
 801d4f6:	e78f      	b.n	801d418 <__kernel_rem_pio2+0x3e8>
 801d4f8:	eeb1 5b45 	vneg.f64	d5, d5
 801d4fc:	eeb1 6b46 	vneg.f64	d6, d6
 801d500:	ed87 5b00 	vstr	d5, [r7]
 801d504:	eeb1 7b47 	vneg.f64	d7, d7
 801d508:	ed87 6b02 	vstr	d6, [r7, #8]
 801d50c:	e790      	b.n	801d430 <__kernel_rem_pio2+0x400>
 801d50e:	bf00      	nop
 801d510:	00000000 	.word	0x00000000
 801d514:	41700000 	.word	0x41700000
 801d518:	00000000 	.word	0x00000000
 801d51c:	3e700000 	.word	0x3e700000
	...

0801d528 <scalbn>:
 801d528:	ee10 1a90 	vmov	r1, s1
 801d52c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801d530:	b98b      	cbnz	r3, 801d556 <scalbn+0x2e>
 801d532:	ee10 3a10 	vmov	r3, s0
 801d536:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 801d53a:	4319      	orrs	r1, r3
 801d53c:	d00a      	beq.n	801d554 <scalbn+0x2c>
 801d53e:	ed9f 7b2c 	vldr	d7, [pc, #176]	@ 801d5f0 <scalbn+0xc8>
 801d542:	4b37      	ldr	r3, [pc, #220]	@ (801d620 <scalbn+0xf8>)
 801d544:	ee20 0b07 	vmul.f64	d0, d0, d7
 801d548:	4298      	cmp	r0, r3
 801d54a:	da0b      	bge.n	801d564 <scalbn+0x3c>
 801d54c:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 801d5f8 <scalbn+0xd0>
 801d550:	ee20 0b07 	vmul.f64	d0, d0, d7
 801d554:	4770      	bx	lr
 801d556:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 801d55a:	4293      	cmp	r3, r2
 801d55c:	d107      	bne.n	801d56e <scalbn+0x46>
 801d55e:	ee30 0b00 	vadd.f64	d0, d0, d0
 801d562:	4770      	bx	lr
 801d564:	ee10 1a90 	vmov	r1, s1
 801d568:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801d56c:	3b36      	subs	r3, #54	@ 0x36
 801d56e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 801d572:	4290      	cmp	r0, r2
 801d574:	dd0d      	ble.n	801d592 <scalbn+0x6a>
 801d576:	ed9f 7b22 	vldr	d7, [pc, #136]	@ 801d600 <scalbn+0xd8>
 801d57a:	ee10 3a90 	vmov	r3, s1
 801d57e:	eeb0 6b47 	vmov.f64	d6, d7
 801d582:	ed9f 5b21 	vldr	d5, [pc, #132]	@ 801d608 <scalbn+0xe0>
 801d586:	2b00      	cmp	r3, #0
 801d588:	fe27 7b05 	vselge.f64	d7, d7, d5
 801d58c:	ee27 0b06 	vmul.f64	d0, d7, d6
 801d590:	4770      	bx	lr
 801d592:	4418      	add	r0, r3
 801d594:	f240 73fe 	movw	r3, #2046	@ 0x7fe
 801d598:	4298      	cmp	r0, r3
 801d59a:	dcec      	bgt.n	801d576 <scalbn+0x4e>
 801d59c:	2800      	cmp	r0, #0
 801d59e:	dd0a      	ble.n	801d5b6 <scalbn+0x8e>
 801d5a0:	f021 41ff 	bic.w	r1, r1, #2139095040	@ 0x7f800000
 801d5a4:	ec53 2b10 	vmov	r2, r3, d0
 801d5a8:	f421 01e0 	bic.w	r1, r1, #7340032	@ 0x700000
 801d5ac:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 801d5b0:	ec43 2b10 	vmov	d0, r2, r3
 801d5b4:	4770      	bx	lr
 801d5b6:	f110 0f35 	cmn.w	r0, #53	@ 0x35
 801d5ba:	da09      	bge.n	801d5d0 <scalbn+0xa8>
 801d5bc:	ed9f 7b0e 	vldr	d7, [pc, #56]	@ 801d5f8 <scalbn+0xd0>
 801d5c0:	ee10 3a90 	vmov	r3, s1
 801d5c4:	eeb0 6b47 	vmov.f64	d6, d7
 801d5c8:	ed9f 5b11 	vldr	d5, [pc, #68]	@ 801d610 <scalbn+0xe8>
 801d5cc:	2b00      	cmp	r3, #0
 801d5ce:	e7db      	b.n	801d588 <scalbn+0x60>
 801d5d0:	f021 41ff 	bic.w	r1, r1, #2139095040	@ 0x7f800000
 801d5d4:	ec53 2b10 	vmov	r2, r3, d0
 801d5d8:	3036      	adds	r0, #54	@ 0x36
 801d5da:	f421 01e0 	bic.w	r1, r1, #7340032	@ 0x700000
 801d5de:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 801d5e2:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 801d618 <scalbn+0xf0>
 801d5e6:	ec43 2b10 	vmov	d0, r2, r3
 801d5ea:	e7b1      	b.n	801d550 <scalbn+0x28>
 801d5ec:	f3af 8000 	nop.w
 801d5f0:	00000000 	.word	0x00000000
 801d5f4:	43500000 	.word	0x43500000
 801d5f8:	c2f8f359 	.word	0xc2f8f359
 801d5fc:	01a56e1f 	.word	0x01a56e1f
 801d600:	8800759c 	.word	0x8800759c
 801d604:	7e37e43c 	.word	0x7e37e43c
 801d608:	8800759c 	.word	0x8800759c
 801d60c:	fe37e43c 	.word	0xfe37e43c
 801d610:	c2f8f359 	.word	0xc2f8f359
 801d614:	81a56e1f 	.word	0x81a56e1f
 801d618:	00000000 	.word	0x00000000
 801d61c:	3c900000 	.word	0x3c900000
 801d620:	ffff3cb0 	.word	0xffff3cb0
 801d624:	00000000 	.word	0x00000000

0801d628 <floor>:
 801d628:	ee10 3a90 	vmov	r3, s1
 801d62c:	f3c3 500a 	ubfx	r0, r3, #20, #11
 801d630:	ee10 2a10 	vmov	r2, s0
 801d634:	f2a0 31ff 	subw	r1, r0, #1023	@ 0x3ff
 801d638:	2913      	cmp	r1, #19
 801d63a:	b530      	push	{r4, r5, lr}
 801d63c:	4615      	mov	r5, r2
 801d63e:	dc33      	bgt.n	801d6a8 <floor+0x80>
 801d640:	2900      	cmp	r1, #0
 801d642:	da18      	bge.n	801d676 <floor+0x4e>
 801d644:	ed9f 7b30 	vldr	d7, [pc, #192]	@ 801d708 <floor+0xe0>
 801d648:	ee30 0b07 	vadd.f64	d0, d0, d7
 801d64c:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 801d650:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d654:	dd0a      	ble.n	801d66c <floor+0x44>
 801d656:	2b00      	cmp	r3, #0
 801d658:	da50      	bge.n	801d6fc <floor+0xd4>
 801d65a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801d65e:	4313      	orrs	r3, r2
 801d660:	2200      	movs	r2, #0
 801d662:	4293      	cmp	r3, r2
 801d664:	4b2a      	ldr	r3, [pc, #168]	@ (801d710 <floor+0xe8>)
 801d666:	bf08      	it	eq
 801d668:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 801d66c:	4619      	mov	r1, r3
 801d66e:	4610      	mov	r0, r2
 801d670:	ec41 0b10 	vmov	d0, r0, r1
 801d674:	e01f      	b.n	801d6b6 <floor+0x8e>
 801d676:	4827      	ldr	r0, [pc, #156]	@ (801d714 <floor+0xec>)
 801d678:	4108      	asrs	r0, r1
 801d67a:	ea03 0400 	and.w	r4, r3, r0
 801d67e:	4314      	orrs	r4, r2
 801d680:	d019      	beq.n	801d6b6 <floor+0x8e>
 801d682:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 801d708 <floor+0xe0>
 801d686:	ee30 0b07 	vadd.f64	d0, d0, d7
 801d68a:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 801d68e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d692:	ddeb      	ble.n	801d66c <floor+0x44>
 801d694:	2b00      	cmp	r3, #0
 801d696:	bfbe      	ittt	lt
 801d698:	f44f 1280 	movlt.w	r2, #1048576	@ 0x100000
 801d69c:	410a      	asrlt	r2, r1
 801d69e:	189b      	addlt	r3, r3, r2
 801d6a0:	ea23 0300 	bic.w	r3, r3, r0
 801d6a4:	2200      	movs	r2, #0
 801d6a6:	e7e1      	b.n	801d66c <floor+0x44>
 801d6a8:	2933      	cmp	r1, #51	@ 0x33
 801d6aa:	dd05      	ble.n	801d6b8 <floor+0x90>
 801d6ac:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 801d6b0:	d101      	bne.n	801d6b6 <floor+0x8e>
 801d6b2:	ee30 0b00 	vadd.f64	d0, d0, d0
 801d6b6:	bd30      	pop	{r4, r5, pc}
 801d6b8:	f2a0 4413 	subw	r4, r0, #1043	@ 0x413
 801d6bc:	f04f 30ff 	mov.w	r0, #4294967295
 801d6c0:	40e0      	lsrs	r0, r4
 801d6c2:	4210      	tst	r0, r2
 801d6c4:	d0f7      	beq.n	801d6b6 <floor+0x8e>
 801d6c6:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 801d708 <floor+0xe0>
 801d6ca:	ee30 0b07 	vadd.f64	d0, d0, d7
 801d6ce:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 801d6d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d6d6:	ddc9      	ble.n	801d66c <floor+0x44>
 801d6d8:	2b00      	cmp	r3, #0
 801d6da:	da02      	bge.n	801d6e2 <floor+0xba>
 801d6dc:	2914      	cmp	r1, #20
 801d6de:	d103      	bne.n	801d6e8 <floor+0xc0>
 801d6e0:	3301      	adds	r3, #1
 801d6e2:	ea22 0200 	bic.w	r2, r2, r0
 801d6e6:	e7c1      	b.n	801d66c <floor+0x44>
 801d6e8:	2401      	movs	r4, #1
 801d6ea:	f1c1 0134 	rsb	r1, r1, #52	@ 0x34
 801d6ee:	fa04 f101 	lsl.w	r1, r4, r1
 801d6f2:	440a      	add	r2, r1
 801d6f4:	42aa      	cmp	r2, r5
 801d6f6:	bf38      	it	cc
 801d6f8:	191b      	addcc	r3, r3, r4
 801d6fa:	e7f2      	b.n	801d6e2 <floor+0xba>
 801d6fc:	2200      	movs	r2, #0
 801d6fe:	4613      	mov	r3, r2
 801d700:	e7b4      	b.n	801d66c <floor+0x44>
 801d702:	bf00      	nop
 801d704:	f3af 8000 	nop.w
 801d708:	8800759c 	.word	0x8800759c
 801d70c:	7e37e43c 	.word	0x7e37e43c
 801d710:	bff00000 	.word	0xbff00000
 801d714:	000fffff 	.word	0x000fffff

0801d718 <_init>:
 801d718:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801d71a:	bf00      	nop
 801d71c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801d71e:	bc08      	pop	{r3}
 801d720:	469e      	mov	lr, r3
 801d722:	4770      	bx	lr

0801d724 <_fini>:
 801d724:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801d726:	bf00      	nop
 801d728:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801d72a:	bc08      	pop	{r3}
 801d72c:	469e      	mov	lr, r3
 801d72e:	4770      	bx	lr
