
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v' to AST representation.
Generating RTLIL representation for module `\ram'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: ram                 
Automatically selected ram as design top module.

2.2. Analyzing design hierarchy..
Top module:  \ram

2.3. Analyzing design hierarchy..
Top module:  \ram
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:67$50 in module ram.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:57$13 in module ram.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 34 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:67$50'.
     1/12: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:70$12_EN[15:0]$77
     2/12: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:70$12_DATA[15:0]$76
     3/12: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:70$12_ADDR[31:0]$75
     4/12: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:70$11_EN[15:0]$73
     5/12: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:70$11_DATA[15:0]$72
     6/12: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:70$11_ADDR[31:0]$71
     7/12: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:70$10_EN[15:0]$69
     8/12: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:70$10_DATA[15:0]$68
     9/12: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:70$10_ADDR[31:0]$67
    10/12: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:70$9_EN[15:0]$65
    11/12: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:70$9_DATA[15:0]$64
    12/12: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:70$9_ADDR[31:0]$63
Creating decoders for process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:57$13'.
     1/12: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:60$8_EN[15:0]$40
     2/12: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:60$8_DATA[15:0]$39
     3/12: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:60$8_ADDR[31:0]$38
     4/12: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:60$7_EN[15:0]$36
     5/12: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:60$7_DATA[15:0]$35
     6/12: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:60$7_ADDR[31:0]$34
     7/12: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:60$6_EN[15:0]$32
     8/12: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:60$6_DATA[15:0]$31
     9/12: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:60$6_ADDR[31:0]$30
    10/12: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:60$5_EN[15:0]$28
    11/12: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:60$5_DATA[15:0]$27
    12/12: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:60$5_ADDR[31:0]$26

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\ram.\q1' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:67$50'.
  created $dff cell `$procdff$159' with positive edge clock.
Creating register for signal `\ram.\i' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:67$50'.
  created $dff cell `$procdff$160' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:70$9_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:67$50'.
  created $dff cell `$procdff$161' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:70$9_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:67$50'.
  created $dff cell `$procdff$162' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:70$9_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:67$50'.
  created $dff cell `$procdff$163' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:70$10_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:67$50'.
  created $dff cell `$procdff$164' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:70$10_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:67$50'.
  created $dff cell `$procdff$165' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:70$10_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:67$50'.
  created $dff cell `$procdff$166' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:70$11_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:67$50'.
  created $dff cell `$procdff$167' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:70$11_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:67$50'.
  created $dff cell `$procdff$168' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:70$11_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:67$50'.
  created $dff cell `$procdff$169' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:70$12_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:67$50'.
  created $dff cell `$procdff$170' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:70$12_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:67$50'.
  created $dff cell `$procdff$171' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:70$12_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:67$50'.
  created $dff cell `$procdff$172' with positive edge clock.
Creating register for signal `\ram.\q0' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:57$13'.
  created $dff cell `$procdff$173' with positive edge clock.
Creating register for signal `\ram.\i' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:57$13'.
  created $dff cell `$procdff$174' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:60$5_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:57$13'.
  created $dff cell `$procdff$175' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:60$5_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:57$13'.
  created $dff cell `$procdff$176' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:60$5_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:57$13'.
  created $dff cell `$procdff$177' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:60$6_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:57$13'.
  created $dff cell `$procdff$178' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:60$6_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:57$13'.
  created $dff cell `$procdff$179' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:60$6_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:57$13'.
  created $dff cell `$procdff$180' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:60$7_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:57$13'.
  created $dff cell `$procdff$181' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:60$7_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:57$13'.
  created $dff cell `$procdff$182' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:60$7_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:57$13'.
  created $dff cell `$procdff$183' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:60$8_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:57$13'.
  created $dff cell `$procdff$184' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:60$8_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:57$13'.
  created $dff cell `$procdff$185' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:60$8_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:57$13'.
  created $dff cell `$procdff$186' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 4 empty switches in `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:67$50'.
Removing empty process `ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:67$50'.
Found and cleaned up 4 empty switches in `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:57$13'.
Removing empty process `ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v:57$13'.
Cleaned up 8 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram.
<suppressed ~4 debug messages>

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram'.
<suppressed ~27 debug messages>
Removed a total of 9 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~24 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram.
    Consolidated identical input bits for $mux cell $procmux$151:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$151_Y
      New ports: A=1'0, B=1'1, Y=$procmux$151_Y [0]
      New connections: $procmux$151_Y [15:1] = { $procmux$151_Y [0] $procmux$151_Y [0] $procmux$151_Y [0] $procmux$151_Y [0] $procmux$151_Y [0] $procmux$151_Y [0] $procmux$151_Y [0] $procmux$151_Y [0] $procmux$151_Y [0] $procmux$151_Y [0] $procmux$151_Y [0] $procmux$151_Y [0] $procmux$151_Y [0] $procmux$151_Y [0] $procmux$151_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$142:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$142_Y
      New ports: A=1'0, B=1'1, Y=$procmux$142_Y [0]
      New connections: $procmux$142_Y [15:1] = { $procmux$142_Y [0] $procmux$142_Y [0] $procmux$142_Y [0] $procmux$142_Y [0] $procmux$142_Y [0] $procmux$142_Y [0] $procmux$142_Y [0] $procmux$142_Y [0] $procmux$142_Y [0] $procmux$142_Y [0] $procmux$142_Y [0] $procmux$142_Y [0] $procmux$142_Y [0] $procmux$142_Y [0] $procmux$142_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$133:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$133_Y
      New ports: A=1'0, B=1'1, Y=$procmux$133_Y [0]
      New connections: $procmux$133_Y [15:1] = { $procmux$133_Y [0] $procmux$133_Y [0] $procmux$133_Y [0] $procmux$133_Y [0] $procmux$133_Y [0] $procmux$133_Y [0] $procmux$133_Y [0] $procmux$133_Y [0] $procmux$133_Y [0] $procmux$133_Y [0] $procmux$133_Y [0] $procmux$133_Y [0] $procmux$133_Y [0] $procmux$133_Y [0] $procmux$133_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$124:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$124_Y
      New ports: A=1'0, B=1'1, Y=$procmux$124_Y [0]
      New connections: $procmux$124_Y [15:1] = { $procmux$124_Y [0] $procmux$124_Y [0] $procmux$124_Y [0] $procmux$124_Y [0] $procmux$124_Y [0] $procmux$124_Y [0] $procmux$124_Y [0] $procmux$124_Y [0] $procmux$124_Y [0] $procmux$124_Y [0] $procmux$124_Y [0] $procmux$124_Y [0] $procmux$124_Y [0] $procmux$124_Y [0] $procmux$124_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$115:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$115_Y
      New ports: A=1'0, B=1'1, Y=$procmux$115_Y [0]
      New connections: $procmux$115_Y [15:1] = { $procmux$115_Y [0] $procmux$115_Y [0] $procmux$115_Y [0] $procmux$115_Y [0] $procmux$115_Y [0] $procmux$115_Y [0] $procmux$115_Y [0] $procmux$115_Y [0] $procmux$115_Y [0] $procmux$115_Y [0] $procmux$115_Y [0] $procmux$115_Y [0] $procmux$115_Y [0] $procmux$115_Y [0] $procmux$115_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$106:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$106_Y
      New ports: A=1'0, B=1'1, Y=$procmux$106_Y [0]
      New connections: $procmux$106_Y [15:1] = { $procmux$106_Y [0] $procmux$106_Y [0] $procmux$106_Y [0] $procmux$106_Y [0] $procmux$106_Y [0] $procmux$106_Y [0] $procmux$106_Y [0] $procmux$106_Y [0] $procmux$106_Y [0] $procmux$106_Y [0] $procmux$106_Y [0] $procmux$106_Y [0] $procmux$106_Y [0] $procmux$106_Y [0] $procmux$106_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$97:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$97_Y
      New ports: A=1'0, B=1'1, Y=$procmux$97_Y [0]
      New connections: $procmux$97_Y [15:1] = { $procmux$97_Y [0] $procmux$97_Y [0] $procmux$97_Y [0] $procmux$97_Y [0] $procmux$97_Y [0] $procmux$97_Y [0] $procmux$97_Y [0] $procmux$97_Y [0] $procmux$97_Y [0] $procmux$97_Y [0] $procmux$97_Y [0] $procmux$97_Y [0] $procmux$97_Y [0] $procmux$97_Y [0] $procmux$97_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$88:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$88_Y
      New ports: A=1'0, B=1'1, Y=$procmux$88_Y [0]
      New connections: $procmux$88_Y [15:1] = { $procmux$88_Y [0] $procmux$88_Y [0] $procmux$88_Y [0] $procmux$88_Y [0] $procmux$88_Y [0] $procmux$88_Y [0] $procmux$88_Y [0] $procmux$88_Y [0] $procmux$88_Y [0] $procmux$88_Y [0] $procmux$88_Y [0] $procmux$88_Y [0] $procmux$88_Y [0] $procmux$88_Y [0] $procmux$88_Y [0] }
  Optimizing cells in module \ram.
Performed a total of 8 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $procdff$174 ($dff) from module ram.
Setting constant 0-bit at position 1 on $procdff$174 ($dff) from module ram.
Setting constant 1-bit at position 2 on $procdff$174 ($dff) from module ram.
Setting constant 0-bit at position 3 on $procdff$174 ($dff) from module ram.
Setting constant 0-bit at position 4 on $procdff$174 ($dff) from module ram.
Setting constant 0-bit at position 5 on $procdff$174 ($dff) from module ram.
Setting constant 0-bit at position 6 on $procdff$174 ($dff) from module ram.
Setting constant 0-bit at position 7 on $procdff$174 ($dff) from module ram.
Setting constant 0-bit at position 8 on $procdff$174 ($dff) from module ram.
Setting constant 0-bit at position 9 on $procdff$174 ($dff) from module ram.
Setting constant 0-bit at position 10 on $procdff$174 ($dff) from module ram.
Setting constant 0-bit at position 11 on $procdff$174 ($dff) from module ram.
Setting constant 0-bit at position 12 on $procdff$174 ($dff) from module ram.
Setting constant 0-bit at position 13 on $procdff$174 ($dff) from module ram.
Setting constant 0-bit at position 14 on $procdff$174 ($dff) from module ram.
Setting constant 0-bit at position 15 on $procdff$174 ($dff) from module ram.
Setting constant 0-bit at position 16 on $procdff$174 ($dff) from module ram.
Setting constant 0-bit at position 17 on $procdff$174 ($dff) from module ram.
Setting constant 0-bit at position 18 on $procdff$174 ($dff) from module ram.
Setting constant 0-bit at position 19 on $procdff$174 ($dff) from module ram.
Setting constant 0-bit at position 20 on $procdff$174 ($dff) from module ram.
Setting constant 0-bit at position 21 on $procdff$174 ($dff) from module ram.
Setting constant 0-bit at position 22 on $procdff$174 ($dff) from module ram.
Setting constant 0-bit at position 23 on $procdff$174 ($dff) from module ram.
Setting constant 0-bit at position 24 on $procdff$174 ($dff) from module ram.
Setting constant 0-bit at position 25 on $procdff$174 ($dff) from module ram.
Setting constant 0-bit at position 26 on $procdff$174 ($dff) from module ram.
Setting constant 0-bit at position 27 on $procdff$174 ($dff) from module ram.
Setting constant 0-bit at position 28 on $procdff$174 ($dff) from module ram.
Setting constant 0-bit at position 29 on $procdff$174 ($dff) from module ram.
Setting constant 0-bit at position 30 on $procdff$174 ($dff) from module ram.
Setting constant 0-bit at position 31 on $procdff$174 ($dff) from module ram.

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram..
Removed 24 unused cells and 116 unused wires.
<suppressed ~27 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~24 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== ram ===

   Number of wires:                 42
   Number of wire bits:           1149
   Number of public wires:          10
   Number of public wire bits:     317
   Number of memories:               1
   Number of memory bits:        16384
   Number of processes:              0
   Number of cells:                 48
     $add                          192
     $dff                          128
     $mux                          392

End of script. Logfile hash: 93c3a9d691, CPU: user 0.10s system 0.00s, MEM: 12.79 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 23% 4x opt_expr (0 sec), 23% 2x read_verilog (0 sec), ...
