// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module get_random (
        ap_ready,
        lfsr31_read,
        lfsr32_read,
        ap_return_0,
        ap_return_1,
        ap_return_2
);


output   ap_ready;
input  [31:0] lfsr31_read;
input  [31:0] lfsr32_read;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;

wire   [0:0] feedback_fu_42_p1;
wire   [30:0] tmp_2_i_cast_cast_ca_fu_56_p3;
wire   [30:0] tmp_i_cast_fu_46_p4;
wire   [30:0] lfsr32_val_fu_82_p2;
wire   [0:0] feedback_1_fu_92_p1;
wire   [30:0] tmp_2_i4_cast_cast_c_fu_106_p3;
wire   [30:0] tmp_i2_cast_fu_96_p4;
wire   [30:0] lfsr31_val_fu_132_p2;
wire   [11:0] p_cast_cast_fu_124_p3;
wire   [11:0] tmp_22_fu_114_p4;
wire   [11:0] tmp_s_fu_64_p4;
wire   [11:0] p_cast2_cast_fu_74_p3;
wire   [11:0] tmp1_fu_148_p2;
wire   [11:0] tmp_fu_142_p2;
wire   [11:0] tmp_cast_fu_154_p2;
wire   [31:0] tmp_cast_32_fu_160_p1;
wire   [31:0] lfsr_write_assign_i5_fu_138_p1;
wire   [31:0] lfsr_write_assign_i_s_fu_88_p1;

assign ap_ready = 1'b1;

assign ap_return_0 = tmp_cast_32_fu_160_p1;

assign ap_return_1 = lfsr_write_assign_i5_fu_138_p1;

assign ap_return_2 = lfsr_write_assign_i_s_fu_88_p1;

assign feedback_1_fu_92_p1 = lfsr31_read[0:0];

assign feedback_fu_42_p1 = lfsr32_read[0:0];

assign lfsr31_val_fu_132_p2 = (tmp_i2_cast_fu_96_p4 ^ tmp_2_i4_cast_cast_c_fu_106_p3);

assign lfsr32_val_fu_82_p2 = (tmp_i_cast_fu_46_p4 ^ tmp_2_i_cast_cast_ca_fu_56_p3);

assign lfsr_write_assign_i5_fu_138_p1 = lfsr31_val_fu_132_p2;

assign lfsr_write_assign_i_s_fu_88_p1 = lfsr32_val_fu_82_p2;

assign p_cast2_cast_fu_74_p3 = ((feedback_fu_42_p1[0:0] === 1'b1) ? 12'd105 : 12'd0);

assign p_cast_cast_fu_124_p3 = ((feedback_1_fu_92_p1[0:0] === 1'b1) ? 12'd54 : 12'd0);

assign tmp1_fu_148_p2 = (tmp_s_fu_64_p4 ^ p_cast2_cast_fu_74_p3);

assign tmp_22_fu_114_p4 = {{lfsr31_read[12:1]}};

assign tmp_2_i4_cast_cast_c_fu_106_p3 = ((feedback_1_fu_92_p1[0:0] === 1'b1) ? 31'd54 : 31'd0);

assign tmp_2_i_cast_cast_ca_fu_56_p3 = ((feedback_fu_42_p1[0:0] === 1'b1) ? 31'd105 : 31'd0);

assign tmp_cast_32_fu_160_p1 = tmp_cast_fu_154_p2;

assign tmp_cast_fu_154_p2 = (tmp_fu_142_p2 ^ tmp1_fu_148_p2);

assign tmp_fu_142_p2 = (tmp_22_fu_114_p4 ^ p_cast_cast_fu_124_p3);

assign tmp_i2_cast_fu_96_p4 = {{lfsr31_read[31:1]}};

assign tmp_i_cast_fu_46_p4 = {{lfsr32_read[31:1]}};

assign tmp_s_fu_64_p4 = {{lfsr32_read[12:1]}};

endmodule //get_random
