$date
	Sun Oct 23 06:39:26 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#197130
b11000 &
b11000 %
1$
b11000 !
1"
#197131
0"
#197134
b1100 &
b1100 %
#197138
b110 &
b110 %
#197142
b11 &
b11 %
#197146
b1010 &
b1010 %
#197150
b101 &
b101 %
#197154
b10000 &
b10000 %
#197158
b1000 &
b1000 %
#197162
b100 &
b100 %
#197166
b10 &
b10 %
#197170
b1 &
b1 %
1#
#197174
b0 &
0#
b0 %
0$
#1225661
b10110 !
1"
#1225662
b10110 &
b10110 %
1$
#1225663
0"
#1225666
b1011 &
b1011 %
#1225670
b100010 &
b100010 %
#1225674
b10001 &
b10001 %
#1225678
b110100 &
b110100 %
#1225682
b11010 &
b11010 %
#1225686
b1101 &
b1101 %
#1225690
b101000 &
b101000 %
#1225694
b10100 &
b10100 %
#1225698
b1010 &
b1010 %
#1225702
b101 &
b101 %
#1225706
b10000 &
b10000 %
#1225710
b1000 &
b1000 %
#1225714
b100 &
b100 %
#1225718
b10 &
b10 %
#1225722
b1 &
b1 %
1#
#1225726
b0 &
0#
b0 %
0$
#2223873
b11000 !
1"
#2223874
b11000 &
b11000 %
1$
#2223875
0"
#2223878
b1100 &
b1100 %
#2223882
b110 &
b110 %
#2223886
b11 &
b11 %
#2223890
b1010 &
b1010 %
#2223894
b101 &
b101 %
#2223898
b10000 &
b10000 %
#2223902
b1000 &
b1000 %
#2223906
b100 &
b100 %
#2223910
b10 &
b10 %
#2223914
b1 &
b1 %
1#
#2223918
b0 &
0#
b0 %
0$
#4500012
