Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date              : Thu Aug 15 10:58:27 2024
| Host              : finn_dev_hannayan running 64-bit Ubuntu 22.04.1 LTS
| Command           : report_timing_summary -max_paths 10 -file vmk180_thin_wrapper_timing_summary_routed.rpt -pb vmk180_thin_wrapper_timing_summary_routed.pb -rpx vmk180_thin_wrapper_timing_summary_routed.rpx
| Design            : vmk180_thin_wrapper
| Device            : xcvm1802-vsva2197
| Speed File        : -2MP  PRODUCTION 2.10 2022-05-19
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (1)
4. checking unconstrained_internal_endpoints (5)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (1)
---------------------------------
 There is 1 register/latch pin which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints (5)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 5 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.293        0.000                      0                31209        0.035        0.000                      0                31123        0.219        0.000                       0                 14288  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                         ------------         ----------      --------------
clk_pl_0                      {0.000 5.000}        10.000          100.000         
  clkfbout_primitive          {0.000 25.000}       50.000          20.000          
  clkout1_primitive           {0.000 0.825}        1.650           606.063         
    clk_wizard_0_clk_out1     {0.000 3.300}        6.600           151.516         
    clk_wizard_0_clk_out1_o2  {0.000 1.650}        3.300           303.031         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                                                                                                                                                                        4.609        0.000                       0                     2  
  clkfbout_primitive                                                                                                                                                           24.609        0.000                       0                     3  
  clkout1_primitive                 0.544        0.000                      0                   22        0.038        0.000                      0                   22        0.219        0.000                       0                    17  
    clk_wizard_0_clk_out1           3.253        0.000                      0                 2694        0.043        0.000                      0                 2694        1.871        0.000                       0                  1288  
    clk_wizard_0_clk_out1_o2        0.293        0.000                      0                28407        0.035        0.000                      0                28407        1.044        0.000                       0                 12978  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                To Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                --------                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_wizard_0_clk_out1_o2  clk_wizard_0_clk_out1          18.934        0.000                      0                   36                                                                        
clk_wizard_0_clk_out1     clk_wizard_0_clk_out1_o2        2.748        0.000                      0                   50                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.609ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0] }

Check Type        Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFG_PS/I      n/a            0.934         10.000      9.066      BUFG_PS_X0Y6  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
Min Period        n/a     MMCME5/CLKIN1  n/a            0.934         10.000      9.066      MMCM_X6Y0     vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
Max Period        n/a     MMCME5/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X6Y0     vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
Low Pulse Width   Slow    MMCME5/CLKIN1  n/a            0.391         5.000       4.609      MMCM_X6Y0     vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
Low Pulse Width   Fast    MMCME5/CLKIN1  n/a            0.391         5.000       4.609      MMCM_X6Y0     vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
Low Pulse Width   Slow    BUFG_PS/I      n/a            0.380         5.000       4.620      BUFG_PS_X0Y6  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
Low Pulse Width   Fast    BUFG_PS/I      n/a            0.380         5.000       4.620      BUFG_PS_X0Y6  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
High Pulse Width  Slow    MMCME5/CLKIN1  n/a            0.391         5.000       4.609      MMCM_X6Y0     vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
High Pulse Width  Fast    MMCME5/CLKIN1  n/a            0.391         5.000       4.609      MMCM_X6Y0     vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
High Pulse Width  Slow    BUFG_PS/I      n/a            0.380         5.000       4.620      BUFG_PS_X0Y6  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
High Pulse Width  Fast    BUFG_PS/I      n/a            0.380         5.000       4.620      BUFG_PS_X0Y6  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_primitive
  To Clock:  clkfbout_primitive

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       24.609ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_primitive
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKFBOUT }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I         n/a            0.934         50.000      49.066     BUFGCE_X6Y12  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkfbin_inst/I
Min Period        n/a     MMCME5/CLKFBOUT  n/a            0.934         50.000      49.066     MMCM_X6Y0     vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKFBOUT
Min Period        n/a     MMCME5/CLKFBIN   n/a            0.934         50.000      49.066     MMCM_X6Y0     vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKFBIN
Max Period        n/a     MMCME5/CLKFBIN   n/a            100.000       50.000      50.000     MMCM_X6Y0     vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKFBIN
Low Pulse Width   Slow    MMCME5/CLKFBIN   n/a            0.391         25.000      24.609     MMCM_X6Y0     vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKFBIN
Low Pulse Width   Fast    MMCME5/CLKFBIN   n/a            0.391         25.000      24.609     MMCM_X6Y0     vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKFBIN
Low Pulse Width   Slow    BUFGCE/I         n/a            0.380         25.000      24.620     BUFGCE_X6Y12  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkfbin_inst/I
Low Pulse Width   Fast    BUFGCE/I         n/a            0.380         25.000      24.620     BUFGCE_X6Y12  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkfbin_inst/I
High Pulse Width  Slow    MMCME5/CLKFBIN   n/a            0.391         25.000      24.609     MMCM_X6Y0     vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKFBIN
High Pulse Width  Fast    MMCME5/CLKFBIN   n/a            0.391         25.000      24.609     MMCM_X6Y0     vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKFBIN
High Pulse Width  Slow    BUFGCE/I         n/a            0.380         25.000      24.620     BUFGCE_X6Y12  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkfbin_inst/I
High Pulse Width  Fast    BUFGCE/I         n/a            0.380         25.000      24.620     BUFGCE_X6Y12  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkfbin_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  clkout1_primitive
  To Clock:  clkout1_primitive

Setup :            0  Failing Endpoints,  Worst Slack        0.544ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.544ns  (required time - arrival time)
  Source:                 vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.825ns period=1.650ns})
  Destination:            vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.825ns period=1.650ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.650ns  (clkout1_primitive rise@1.650ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.345ns (33.929%)  route 0.672ns (66.071%))
  Logic Levels:           2  (LUT4=1 RAMS32=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.737ns = ( 3.387 - 1.650 ) 
    Source Clock Delay      (SCD):    2.620ns
    Clock Pessimism Removal (CPR):    0.836ns
  Clock Uncertainty:      0.050ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.101ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.319ns (routing 0.784ns, distribution 1.535ns)
  Clock Net Delay (Destination): 2.049ns (routing 0.679ns, distribution 1.370ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.394     1.497    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.703    -0.206 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.429     0.223    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     0.301 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=14, routed)          2.319     2.620    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X148Y45        FDRE                                         r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y45        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.093     2.713 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/Q
                         net (fo=5, routed)           0.447     3.160    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/MBUFG_CE_DLY_RAM/A1
    SLICE_X149Y45        RAMS32 (Prop_H6LUT_SLICEM_ADR1_O)
                                                      0.121     3.281 f  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/MBUFG_CE_DLY_RAM/SP/O
                         net (fo=1, routed)           0.167     3.448    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/data_o
    SLICE_X148Y44        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.131     3.579 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_i_1/O
                         net (fo=1, routed)           0.058     3.637    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_i_1_n_0
    SLICE_X148Y44        FDRE                                         r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      1.650     1.650 r  
    PS9_X0Y0             PS9                          0.000     1.650 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     1.650    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     1.705 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.209     2.914    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.010     0.904 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.371     1.275    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.338 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=14, routed)          2.049     3.387    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X148Y44        FDRE                                         r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
                         clock pessimism              0.836     4.223    
                         clock uncertainty           -0.050     4.173    
    SLICE_X148Y44        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.008     4.181    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg
  -------------------------------------------------------------------
                         required time                          4.181    
                         arrival time                          -3.637    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.861ns  (required time - arrival time)
  Source:                 vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.825ns period=1.650ns})
  Destination:            vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/ce_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.825ns period=1.650ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.650ns  (clkout1_primitive rise@1.650ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.165ns (23.955%)  route 0.524ns (76.045%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.765ns = ( 3.415 - 1.650 ) 
    Source Clock Delay      (SCD):    2.625ns
    Clock Pessimism Removal (CPR):    0.802ns
  Clock Uncertainty:      0.050ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.101ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.324ns (routing 0.784ns, distribution 1.540ns)
  Clock Net Delay (Destination): 2.077ns (routing 0.679ns, distribution 1.398ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.394     1.497    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.703    -0.206 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.429     0.223    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     0.301 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=14, routed)          2.324     2.625    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X148Y44        FDRE                                         r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y44        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     2.717 f  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/Q
                         net (fo=12, routed)          0.466     3.183    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state
    SLICE_X148Y13        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.073     3.256 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/LUT2_inst/O
                         net (fo=1, routed)           0.058     3.314    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/ce_dly_wire
    SLICE_X148Y13        FDRE                                         r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/ce_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      1.650     1.650 r  
    PS9_X0Y0             PS9                          0.000     1.650 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     1.650    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     1.705 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.209     2.914    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.010     0.904 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.371     1.275    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.338 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=14, routed)          2.077     3.415    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X148Y13        FDRE                                         r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/ce_dly_reg_reg/C
                         clock pessimism              0.802     4.217    
                         clock uncertainty           -0.050     4.167    
    SLICE_X148Y13        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.008     4.175    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/ce_dly_reg_reg
  -------------------------------------------------------------------
                         required time                          4.175    
                         arrival time                          -3.314    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.899ns  (required time - arrival time)
  Source:                 vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clr_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.825ns period=1.650ns})
  Destination:            vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync2_reg_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clkout1_primitive  {rise@0.000ns fall@0.825ns period=1.650ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.650ns  (clkout1_primitive rise@1.650ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.179ns (31.058%)  route 0.397ns (68.942%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 3.337 - 1.650 ) 
    Source Clock Delay      (SCD):    2.625ns
    Clock Pessimism Removal (CPR):    0.836ns
  Clock Uncertainty:      0.050ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.101ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.324ns (routing 0.784ns, distribution 1.540ns)
  Clock Net Delay (Destination): 1.999ns (routing 0.679ns, distribution 1.320ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.394     1.497    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.703    -0.206 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.429     0.223    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     0.301 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=14, routed)          2.324     2.625    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X148Y44        FDRE                                         r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clr_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y44        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     2.716 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clr_dly_reg/Q
                         net (fo=2, routed)           0.197     2.913    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clr_dly
    SLICE_X148Y44        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.088     3.001 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync2_reg_srl5_i_1/O
                         net (fo=1, routed)           0.200     3.201    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/p_0_in
    SLICE_X149Y44        SRL16E                                       r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync2_reg_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      1.650     1.650 r  
    PS9_X0Y0             PS9                          0.000     1.650 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     1.650    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     1.705 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.209     2.914    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.010     0.904 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.371     1.275    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.338 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=14, routed)          1.999     3.337    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X149Y44        SRL16E                                       r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync2_reg_srl5/CLK
                         clock pessimism              0.836     4.173    
                         clock uncertainty           -0.050     4.123    
    SLICE_X149Y44        SRL16E (Setup_A6LUT_SLICEM_CLK_D)
                                                     -0.023     4.100    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync2_reg_srl5
  -------------------------------------------------------------------
                         required time                          4.100    
                         arrival time                          -3.201    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.902ns  (required time - arrival time)
  Source:                 vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.825ns period=1.650ns})
  Destination:            vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.825ns period=1.650ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.650ns  (clkout1_primitive rise@1.650ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.210ns (31.374%)  route 0.459ns (68.626%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.735ns = ( 3.385 - 1.650 ) 
    Source Clock Delay      (SCD):    2.620ns
    Clock Pessimism Removal (CPR):    0.850ns
  Clock Uncertainty:      0.050ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.101ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.319ns (routing 0.784ns, distribution 1.535ns)
  Clock Net Delay (Destination): 2.047ns (routing 0.679ns, distribution 1.368ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.394     1.497    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.703    -0.206 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.429     0.223    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     0.301 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=14, routed)          2.319     2.620    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X148Y45        FDRE                                         r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y45        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.091     2.711 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]/Q
                         net (fo=3, routed)           0.391     3.102    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]
    SLICE_X148Y45        LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.119     3.221 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt[4]_i_1/O
                         net (fo=1, routed)           0.068     3.289    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/p_0_in__0[4]
    SLICE_X148Y45        FDRE                                         r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      1.650     1.650 r  
    PS9_X0Y0             PS9                          0.000     1.650 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     1.650    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     1.705 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.209     2.914    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.010     0.904 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.371     1.275    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.338 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=14, routed)          2.047     3.385    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X148Y45        FDRE                                         r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]/C
                         clock pessimism              0.850     4.235    
                         clock uncertainty           -0.050     4.185    
    SLICE_X148Y45        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.007     4.192    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          4.192    
                         arrival time                          -3.289    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.921ns  (required time - arrival time)
  Source:                 vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.825ns period=1.650ns})
  Destination:            vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.825ns period=1.650ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.650ns  (clkout1_primitive rise@1.650ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.092ns (18.239%)  route 0.412ns (81.761%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.735ns = ( 3.385 - 1.650 ) 
    Source Clock Delay      (SCD):    2.625ns
    Clock Pessimism Removal (CPR):    0.836ns
  Clock Uncertainty:      0.050ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.101ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.324ns (routing 0.784ns, distribution 1.540ns)
  Clock Net Delay (Destination): 2.047ns (routing 0.679ns, distribution 1.368ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.394     1.497    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.703    -0.206 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.429     0.223    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     0.301 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=14, routed)          2.324     2.625    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X148Y44        FDRE                                         r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y44        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     2.717 f  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/Q
                         net (fo=12, routed)          0.412     3.129    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state
    SLICE_X148Y45        FDRE                                         r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      1.650     1.650 r  
    PS9_X0Y0             PS9                          0.000     1.650 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     1.650    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     1.705 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.209     2.914    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.010     0.904 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.371     1.275    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.338 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=14, routed)          2.047     3.385    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X148Y45        FDRE                                         r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/C
                         clock pessimism              0.836     4.221    
                         clock uncertainty           -0.050     4.171    
    SLICE_X148Y45        FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.121     4.050    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          4.050    
                         arrival time                          -3.129    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             0.921ns  (required time - arrival time)
  Source:                 vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.825ns period=1.650ns})
  Destination:            vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.825ns period=1.650ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.650ns  (clkout1_primitive rise@1.650ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.092ns (18.239%)  route 0.412ns (81.761%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.735ns = ( 3.385 - 1.650 ) 
    Source Clock Delay      (SCD):    2.625ns
    Clock Pessimism Removal (CPR):    0.836ns
  Clock Uncertainty:      0.050ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.101ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.324ns (routing 0.784ns, distribution 1.540ns)
  Clock Net Delay (Destination): 2.047ns (routing 0.679ns, distribution 1.368ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.394     1.497    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.703    -0.206 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.429     0.223    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     0.301 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=14, routed)          2.324     2.625    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X148Y44        FDRE                                         r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y44        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     2.717 f  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/Q
                         net (fo=12, routed)          0.412     3.129    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state
    SLICE_X148Y45        FDRE                                         r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      1.650     1.650 r  
    PS9_X0Y0             PS9                          0.000     1.650 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     1.650    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     1.705 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.209     2.914    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.010     0.904 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.371     1.275    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.338 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=14, routed)          2.047     3.385    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X148Y45        FDRE                                         r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/C
                         clock pessimism              0.836     4.221    
                         clock uncertainty           -0.050     4.171    
    SLICE_X148Y45        FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.121     4.050    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          4.050    
                         arrival time                          -3.129    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             0.921ns  (required time - arrival time)
  Source:                 vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.825ns period=1.650ns})
  Destination:            vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.825ns period=1.650ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.650ns  (clkout1_primitive rise@1.650ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.092ns (18.239%)  route 0.412ns (81.761%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.735ns = ( 3.385 - 1.650 ) 
    Source Clock Delay      (SCD):    2.625ns
    Clock Pessimism Removal (CPR):    0.836ns
  Clock Uncertainty:      0.050ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.101ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.324ns (routing 0.784ns, distribution 1.540ns)
  Clock Net Delay (Destination): 2.047ns (routing 0.679ns, distribution 1.368ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.394     1.497    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.703    -0.206 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.429     0.223    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     0.301 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=14, routed)          2.324     2.625    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X148Y44        FDRE                                         r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y44        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     2.717 f  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/Q
                         net (fo=12, routed)          0.412     3.129    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state
    SLICE_X148Y45        FDRE                                         r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[2]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      1.650     1.650 r  
    PS9_X0Y0             PS9                          0.000     1.650 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     1.650    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     1.705 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.209     2.914    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.010     0.904 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.371     1.275    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.338 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=14, routed)          2.047     3.385    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X148Y45        FDRE                                         r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[2]/C
                         clock pessimism              0.836     4.221    
                         clock uncertainty           -0.050     4.171    
    SLICE_X148Y45        FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.121     4.050    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          4.050    
                         arrival time                          -3.129    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             0.921ns  (required time - arrival time)
  Source:                 vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.825ns period=1.650ns})
  Destination:            vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.825ns period=1.650ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.650ns  (clkout1_primitive rise@1.650ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.092ns (18.239%)  route 0.412ns (81.761%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.735ns = ( 3.385 - 1.650 ) 
    Source Clock Delay      (SCD):    2.625ns
    Clock Pessimism Removal (CPR):    0.836ns
  Clock Uncertainty:      0.050ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.101ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.324ns (routing 0.784ns, distribution 1.540ns)
  Clock Net Delay (Destination): 2.047ns (routing 0.679ns, distribution 1.368ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.394     1.497    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.703    -0.206 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.429     0.223    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     0.301 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=14, routed)          2.324     2.625    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X148Y44        FDRE                                         r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y44        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     2.717 f  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/Q
                         net (fo=12, routed)          0.412     3.129    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state
    SLICE_X148Y45        FDRE                                         r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      1.650     1.650 r  
    PS9_X0Y0             PS9                          0.000     1.650 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     1.650    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     1.705 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.209     2.914    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.010     0.904 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.371     1.275    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.338 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=14, routed)          2.047     3.385    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X148Y45        FDRE                                         r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]/C
                         clock pessimism              0.836     4.221    
                         clock uncertainty           -0.050     4.171    
    SLICE_X148Y45        FDRE (Setup_FFF2_SLICEL_C_R)
                                                     -0.121     4.050    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          4.050    
                         arrival time                          -3.129    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             0.921ns  (required time - arrival time)
  Source:                 vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.825ns period=1.650ns})
  Destination:            vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.825ns period=1.650ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.650ns  (clkout1_primitive rise@1.650ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.092ns (18.239%)  route 0.412ns (81.761%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.735ns = ( 3.385 - 1.650 ) 
    Source Clock Delay      (SCD):    2.625ns
    Clock Pessimism Removal (CPR):    0.836ns
  Clock Uncertainty:      0.050ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.101ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.324ns (routing 0.784ns, distribution 1.540ns)
  Clock Net Delay (Destination): 2.047ns (routing 0.679ns, distribution 1.368ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.394     1.497    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.703    -0.206 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.429     0.223    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     0.301 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=14, routed)          2.324     2.625    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X148Y44        FDRE                                         r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y44        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     2.717 f  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/Q
                         net (fo=12, routed)          0.412     3.129    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state
    SLICE_X148Y45        FDRE                                         r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      1.650     1.650 r  
    PS9_X0Y0             PS9                          0.000     1.650 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     1.650    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     1.705 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.209     2.914    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.010     0.904 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.371     1.275    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.338 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=14, routed)          2.047     3.385    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X148Y45        FDRE                                         r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]/C
                         clock pessimism              0.836     4.221    
                         clock uncertainty           -0.050     4.171    
    SLICE_X148Y45        FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.121     4.050    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          4.050    
                         arrival time                          -3.129    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             0.981ns  (required time - arrival time)
  Source:                 vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.825ns period=1.650ns})
  Destination:            vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.825ns period=1.650ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.650ns  (clkout1_primitive rise@1.650ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.092ns (19.371%)  route 0.383ns (80.629%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.735ns = ( 3.385 - 1.650 ) 
    Source Clock Delay      (SCD):    2.625ns
    Clock Pessimism Removal (CPR):    0.836ns
  Clock Uncertainty:      0.050ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.101ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.324ns (routing 0.784ns, distribution 1.540ns)
  Clock Net Delay (Destination): 2.047ns (routing 0.679ns, distribution 1.368ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.394     1.497    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.703    -0.206 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.429     0.223    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     0.301 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=14, routed)          2.324     2.625    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X148Y44        FDRE                                         r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y44        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     2.717 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/Q
                         net (fo=12, routed)          0.383     3.100    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state
    SLICE_X148Y45        FDRE                                         r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      1.650     1.650 r  
    PS9_X0Y0             PS9                          0.000     1.650 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     1.650    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     1.705 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.209     2.914    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.010     0.904 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.371     1.275    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.338 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=14, routed)          2.047     3.385    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X148Y45        FDRE                                         r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]/C
                         clock pessimism              0.836     4.221    
                         clock uncertainty           -0.050     4.171    
    SLICE_X148Y45        FDRE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.090     4.081    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          4.081    
                         arrival time                          -3.100    
  -------------------------------------------------------------------
                         slack                                  0.981    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync2_reg_srl5/CLK
                            (rising edge-triggered cell SRL16E clocked by clkout1_primitive  {rise@0.000ns fall@0.825ns period=1.650ns})
  Destination:            vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync3_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.825ns period=1.650ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.114ns (87.692%)  route 0.016ns (12.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.099ns
    Clock Pessimism Removal (CPR):    0.776ns
  Clock Net Delay (Source):      1.410ns (routing 0.477ns, distribution 0.933ns)
  Clock Net Delay (Destination): 1.673ns (routing 0.568ns, distribution 1.105ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.821     0.863    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.464    -0.601 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.245    -0.356    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045    -0.311 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=14, routed)          1.410     1.099    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X149Y44        SRL16E                                       r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync2_reg_srl5/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y44        SRL16E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.114     1.213 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync2_reg_srl5/Q
                         net (fo=1, routed)           0.016     1.229    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync2_reg_srl5_n_0
    SLICE_X149Y44        FDRE                                         r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.983     1.063    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.178    -0.115 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.313     0.198    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.259 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=14, routed)          1.673     1.932    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X149Y44        FDRE                                         r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync3_reg/C
                         clock pessimism             -0.776     1.156    
    SLICE_X149Y44        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.035     1.191    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync3_reg
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.825ns period=1.650ns})
  Destination:            vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.825ns period=1.650ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.059ns (33.194%)  route 0.119ns (66.806%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    0.772ns
  Clock Net Delay (Source):      1.442ns (routing 0.477ns, distribution 0.965ns)
  Clock Net Delay (Destination): 1.672ns (routing 0.568ns, distribution 1.104ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.821     0.863    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.464    -0.601 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.245    -0.356    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045    -0.311 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=14, routed)          1.442     1.131    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X148Y45        FDRE                                         r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y45        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.050     1.181 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[2]/Q
                         net (fo=4, routed)           0.104     1.285    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[2]
    SLICE_X148Y45        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.009     1.294 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt[4]_i_1/O
                         net (fo=1, routed)           0.015     1.309    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/p_0_in__0[4]
    SLICE_X148Y45        FDRE                                         r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.983     1.063    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.178    -0.115 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.313     0.198    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.259 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=14, routed)          1.672     1.931    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X148Y45        FDRE                                         r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]/C
                         clock pessimism             -0.772     1.159    
    SLICE_X148Y45        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.035     1.194    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clr_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.825ns period=1.650ns})
  Destination:            vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.825ns period=1.650ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.058ns (31.822%)  route 0.124ns (68.178%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.132ns
    Clock Pessimism Removal (CPR):    0.776ns
  Clock Net Delay (Source):      1.443ns (routing 0.477ns, distribution 0.966ns)
  Clock Net Delay (Destination): 1.677ns (routing 0.568ns, distribution 1.109ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.821     0.863    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.464    -0.601 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.245    -0.356    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045    -0.311 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=14, routed)          1.443     1.132    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X148Y44        FDRE                                         r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clr_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y44        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     1.182 f  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clr_dly_reg/Q
                         net (fo=2, routed)           0.100     1.282    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clr_dly
    SLICE_X148Y44        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.008     1.290 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_i_1/O
                         net (fo=1, routed)           0.024     1.314    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_i_1_n_0
    SLICE_X148Y44        FDRE                                         r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.983     1.063    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.178    -0.115 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.313     0.198    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.259 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=14, routed)          1.677     1.936    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X148Y44        FDRE                                         r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
                         clock pessimism             -0.776     1.160    
    SLICE_X148Y44        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.035     1.195    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.825ns period=1.650ns})
  Destination:            vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.825ns period=1.650ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.060ns (31.166%)  route 0.133ns (68.834%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    0.772ns
  Clock Net Delay (Source):      1.442ns (routing 0.477ns, distribution 0.965ns)
  Clock Net Delay (Destination): 1.672ns (routing 0.568ns, distribution 1.104ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.821     0.863    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.464    -0.601 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.245    -0.356    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045    -0.311 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=14, routed)          1.442     1.131    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X148Y45        FDRE                                         r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y45        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.050     1.181 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/Q
                         net (fo=6, routed)           0.109     1.290    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]
    SLICE_X148Y45        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.010     1.300 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt[3]_i_1/O
                         net (fo=1, routed)           0.024     1.324    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/p_0_in__0[3]
    SLICE_X148Y45        FDRE                                         r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.983     1.063    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.178    -0.115 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.313     0.198    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.259 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=14, routed)          1.672     1.931    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X148Y45        FDRE                                         r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]/C
                         clock pessimism             -0.772     1.159    
    SLICE_X148Y45        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.034     1.193    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.825ns period=1.650ns})
  Destination:            vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.825ns period=1.650ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.049ns (24.873%)  route 0.148ns (75.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.132ns
    Clock Pessimism Removal (CPR):    0.776ns
  Clock Net Delay (Source):      1.443ns (routing 0.477ns, distribution 0.966ns)
  Clock Net Delay (Destination): 1.677ns (routing 0.568ns, distribution 1.109ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.821     0.863    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.464    -0.601 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.245    -0.356    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045    -0.311 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=14, routed)          1.443     1.132    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X148Y44        FDRE                                         r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y44        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.049     1.181 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/Q
                         net (fo=1, routed)           0.148     1.329    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff[1]
    SLICE_X148Y44        FDRE                                         r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.983     1.063    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.178    -0.115 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.313     0.198    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.259 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=14, routed)          1.677     1.936    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X148Y44        FDRE                                         r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[2]/C
                         clock pessimism             -0.776     1.160    
    SLICE_X148Y44        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.035     1.195    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.825ns period=1.650ns})
  Destination:            vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clr_dly_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.825ns period=1.650ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.050ns (23.538%)  route 0.162ns (76.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.132ns
    Clock Pessimism Removal (CPR):    0.776ns
  Clock Net Delay (Source):      1.443ns (routing 0.477ns, distribution 0.966ns)
  Clock Net Delay (Destination): 1.677ns (routing 0.568ns, distribution 1.109ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.821     0.863    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.464    -0.601 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.245    -0.356    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045    -0.311 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=14, routed)          1.443     1.132    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X148Y44        FDRE                                         r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y44        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.050     1.182 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[2]/Q
                         net (fo=3, routed)           0.162     1.345    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/syncd_clr
    SLICE_X148Y44        FDRE                                         r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clr_dly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.983     1.063    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.178    -0.115 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.313     0.198    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.259 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=14, routed)          1.677     1.936    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X148Y44        FDRE                                         r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clr_dly_reg/C
                         clock pessimism             -0.776     1.160    
    SLICE_X148Y44        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.035     1.195    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clr_dly_reg
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.825ns period=1.650ns})
  Destination:            vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.825ns period=1.650ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.085ns (39.265%)  route 0.131ns (60.735%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    0.772ns
  Clock Net Delay (Source):      1.442ns (routing 0.477ns, distribution 0.965ns)
  Clock Net Delay (Destination): 1.672ns (routing 0.568ns, distribution 1.104ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.821     0.863    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.464    -0.601 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.245    -0.356    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045    -0.311 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=14, routed)          1.442     1.131    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X148Y45        FDRE                                         r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y45        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.050     1.181 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/Q
                         net (fo=6, routed)           0.107     1.288    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]
    SLICE_X148Y45        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.035     1.323 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt[1]_i_1/O
                         net (fo=1, routed)           0.024     1.347    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/p_0_in__0[1]
    SLICE_X148Y45        FDRE                                         r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.983     1.063    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.178    -0.115 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.313     0.198    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.259 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=14, routed)          1.672     1.931    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X148Y45        FDRE                                         r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/C
                         clock pessimism             -0.772     1.159    
    SLICE_X148Y45        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.035     1.194    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.825ns period=1.650ns})
  Destination:            vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.825ns period=1.650ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.050ns (22.624%)  route 0.171ns (77.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.132ns
    Clock Pessimism Removal (CPR):    0.776ns
  Clock Net Delay (Source):      1.443ns (routing 0.477ns, distribution 0.966ns)
  Clock Net Delay (Destination): 1.677ns (routing 0.568ns, distribution 1.109ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.821     0.863    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.464    -0.601 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.245    -0.356    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045    -0.311 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=14, routed)          1.443     1.132    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X148Y44        FDRE                                         r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y44        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.050     1.182 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.171     1.353    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff[0]
    SLICE_X148Y44        FDRE                                         r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.983     1.063    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.178    -0.115 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.313     0.198    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.259 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=14, routed)          1.677     1.936    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X148Y44        FDRE                                         r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.776     1.160    
    SLICE_X148Y44        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.035     1.195    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.825ns period=1.650ns})
  Destination:            vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.825ns period=1.650ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.085ns (38.070%)  route 0.138ns (61.930%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    0.772ns
  Clock Net Delay (Source):      1.442ns (routing 0.477ns, distribution 0.965ns)
  Clock Net Delay (Destination): 1.672ns (routing 0.568ns, distribution 1.104ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.821     0.863    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.464    -0.601 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.245    -0.356    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045    -0.311 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=14, routed)          1.442     1.131    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X148Y45        FDRE                                         r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y45        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.050     1.181 f  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/Q
                         net (fo=6, routed)           0.114     1.295    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]
    SLICE_X148Y45        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.035     1.330 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt[0]_i_1/O
                         net (fo=1, routed)           0.024     1.354    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/p_0_in__0[0]
    SLICE_X148Y45        FDRE                                         r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.983     1.063    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.178    -0.115 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.313     0.198    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.259 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=14, routed)          1.672     1.931    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X148Y45        FDRE                                         r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/C
                         clock pessimism             -0.772     1.159    
    SLICE_X148Y45        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.035     1.194    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.825ns period=1.650ns})
  Destination:            vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.825ns period=1.650ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.059ns (25.563%)  route 0.172ns (74.437%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    0.772ns
  Clock Net Delay (Source):      1.442ns (routing 0.477ns, distribution 0.965ns)
  Clock Net Delay (Destination): 1.672ns (routing 0.568ns, distribution 1.104ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.821     0.863    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.464    -0.601 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.245    -0.356    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045    -0.311 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=14, routed)          1.442     1.131    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X148Y45        FDRE                                         r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y45        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.050     1.181 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/Q
                         net (fo=6, routed)           0.155     1.336    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]
    SLICE_X148Y45        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.009     1.345 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt[2]_i_1/O
                         net (fo=1, routed)           0.017     1.362    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/p_0_in__0[2]
    SLICE_X148Y45        FDRE                                         r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.983     1.063    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.178    -0.115 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.313     0.198    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.259 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=14, routed)          1.672     1.931    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X148Y45        FDRE                                         r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[2]/C
                         clock pessimism             -0.772     1.159    
    SLICE_X148Y45        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.035     1.194    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1_primitive
Waveform(ns):       { 0.000 0.825 }
Period(ns):         1.650
Sources:            { vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0 }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     SRL16E/CLK      n/a            1.213         1.650       0.437      SLICE_X149Y44  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync2_reg_srl5/CLK
Min Period        n/a     BUFGCE/I        n/a            0.934         1.650       0.716      BUFGCE_X6Y17   vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/I
Min Period        n/a     MBUFGCE/I       n/a            0.934         1.650       0.716      BUFGCE_X6Y8    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/I
Min Period        n/a     MMCME5/CLKOUT0  n/a            0.934         1.650       0.716      MMCM_X6Y0      vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
Min Period        n/a     FDRE/C          n/a            0.550         1.650       1.100      SLICE_X148Y45  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/C
Min Period        n/a     FDRE/C          n/a            0.550         1.650       1.100      SLICE_X148Y45  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/C
Min Period        n/a     FDRE/C          n/a            0.550         1.650       1.100      SLICE_X148Y45  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[2]/C
Min Period        n/a     FDRE/C          n/a            0.550         1.650       1.100      SLICE_X148Y45  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]/C
Min Period        n/a     FDRE/C          n/a            0.550         1.650       1.100      SLICE_X148Y45  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]/C
Min Period        n/a     FDRE/C          n/a            0.550         1.650       1.100      SLICE_X148Y13  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/ce_dly_reg_reg/C
Low Pulse Width   Slow    SRL16E/CLK      n/a            0.606         0.825       0.219      SLICE_X149Y44  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync2_reg_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK      n/a            0.606         0.825       0.219      SLICE_X149Y44  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync2_reg_srl5/CLK
Low Pulse Width   Slow    BUFGCE/I        n/a            0.380         0.825       0.445      BUFGCE_X6Y17   vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/I
Low Pulse Width   Fast    BUFGCE/I        n/a            0.380         0.825       0.445      BUFGCE_X6Y17   vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/I
Low Pulse Width   Slow    MBUFGCE/I       n/a            0.380         0.825       0.445      BUFGCE_X6Y8    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/I
Low Pulse Width   Fast    MBUFGCE/I       n/a            0.380         0.825       0.445      BUFGCE_X6Y8    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/I
Low Pulse Width   Slow    FDRE/C          n/a            0.275         0.825       0.550      SLICE_X148Y45  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         0.825       0.550      SLICE_X148Y45  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         0.825       0.550      SLICE_X148Y45  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         0.825       0.550      SLICE_X148Y45  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/C
High Pulse Width  Slow    SRL16E/CLK      n/a            0.606         0.825       0.219      SLICE_X149Y44  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync2_reg_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK      n/a            0.606         0.825       0.219      SLICE_X149Y44  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync2_reg_srl5/CLK
High Pulse Width  Slow    BUFGCE/I        n/a            0.380         0.825       0.445      BUFGCE_X6Y17   vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/I
High Pulse Width  Fast    BUFGCE/I        n/a            0.380         0.825       0.445      BUFGCE_X6Y17   vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/I
High Pulse Width  Slow    MBUFGCE/I       n/a            0.380         0.825       0.445      BUFGCE_X6Y8    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/I
High Pulse Width  Fast    MBUFGCE/I       n/a            0.380         0.825       0.445      BUFGCE_X6Y8    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/I
High Pulse Width  Slow    FDRE/C          n/a            0.275         0.825       0.550      SLICE_X148Y45  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         0.825       0.550      SLICE_X148Y45  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         0.825       0.550      SLICE_X148Y45  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         0.825       0.550      SLICE_X148Y45  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_wizard_0_clk_out1
  To Clock:  clk_wizard_0_clk_out1

Setup :            0  Failing Endpoints,  Worst Slack        3.253ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.871ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.253ns  (required time - arrival time)
  Source:                 vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1  {rise@0.000ns fall@3.300ns period=6.600ns})
  Destination:            vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_r_pointer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1  {rise@0.000ns fall@3.300ns period=6.600ns})
  Path Group:             clk_wizard_0_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.600ns  (clk_wizard_0_clk_out1 rise@6.600ns - clk_wizard_0_clk_out1 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.796ns (24.510%)  route 2.452ns (75.490%))
  Logic Levels:           8  (LUT2=3 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.634ns = ( 8.234 - 6.600 ) 
    Source Clock Delay      (SCD):    2.514ns
    Clock Pessimism Removal (CPR):    0.832ns
  Clock Uncertainty:      0.059ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.117ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.267ns (routing 0.892ns, distribution 1.375ns)
  Clock Net Delay (Destination): 1.993ns (routing 0.761ns, distribution 1.232ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.394     1.497    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.703    -0.206 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.375     0.169    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O3)
                                                      0.078     0.247 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O3
    X1Y1 (CLOCK_ROOT)    net (fo=1288, routed)        2.267     2.514    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X49Y31         FDRE                                         r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.091     2.605 r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[1]/Q
                         net (fo=4, routed)           0.339     2.945    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg_n_0_[1]
    SLICE_X47Y31         LUT4 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.126     3.071 r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[4]_i_2/O
                         net (fo=2, routed)           0.207     3.278    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[4]_i_2_n_0
    SLICE_X47Y31         LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.094     3.372 r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast_INST_0_i_2/O
                         net (fo=4, routed)           0.353     3.724    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast_INST_0_i_2_n_0
    SLICE_X47Y31         LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.127     3.851 f  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast_INST_0_i_1/O
                         net (fo=7, routed)           0.365     4.217    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast
    SLICE_X49Y33         LUT2 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.056     4.273 r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/FSM_sequential_r_state[1]_i_5/O
                         net (fo=4, routed)           0.238     4.511    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/FSM_sequential_r_state[1]_i_5_n_0
    SLICE_X49Y33         LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.094     4.605 r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_r_pointer[3]_i_5/O
                         net (fo=4, routed)           0.322     4.927    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_r_pointer[3]_i_5_n_0
    SLICE_X49Y33         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.076     5.003 r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_r_pointer[2]_i_3/O
                         net (fo=1, routed)           0.219     5.222    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_r_pointer[2]_i_3_n_0
    SLICE_X50Y33         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.074     5.296 r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_r_pointer[2]_i_2/O
                         net (fo=1, routed)           0.076     5.372    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_r_pointer[2]_i_2_n_0
    SLICE_X50Y33         LUT3 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.058     5.430 r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_r_pointer[2]_i_1/O
                         net (fo=1, routed)           0.332     5.762    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_r_pointer[2]
    SLICE_X50Y33         FDRE                                         r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_r_pointer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1 rise edge)
                                                      6.600     6.600 r  
    PS9_X0Y0             PS9                          0.000     6.600 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     6.600    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     6.655 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.209     7.864    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.010     5.854 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.324     6.178    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O3)
                                                      0.063     6.241 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O3
    X1Y1 (CLOCK_ROOT)    net (fo=1288, routed)        1.993     8.234    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X50Y33         FDRE                                         r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_r_pointer_reg[2]/C
                         clock pessimism              0.832     9.066    
                         clock uncertainty           -0.059     9.007    
    SLICE_X50Y33         FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.008     9.015    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_r_pointer_reg[2]
  -------------------------------------------------------------------
                         required time                          9.015    
                         arrival time                          -5.762    
  -------------------------------------------------------------------
                         slack                                  3.253    

Slack (MET) :             3.305ns  (required time - arrival time)
  Source:                 vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
                            (rising edge-triggered cell PS9 clocked by clk_wizard_0_clk_out1  {rise@0.000ns fall@3.300ns period=6.600ns})
  Destination:            vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_pointer_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1  {rise@0.000ns fall@3.300ns period=6.600ns})
  Path Group:             clk_wizard_0_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.600ns  (clk_wizard_0_clk_out1 rise@6.600ns - clk_wizard_0_clk_out1 rise@0.000ns)
  Data Path Delay:        3.216ns  (logic 1.472ns (45.778%)  route 1.744ns (54.222%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns = ( 8.235 - 6.600 ) 
    Source Clock Delay      (SCD):    2.365ns
    Clock Pessimism Removal (CPR):    0.797ns
  Clock Uncertainty:      0.059ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.117ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.118ns (routing 0.892ns, distribution 1.226ns)
  Clock Net Delay (Destination): 1.994ns (routing 0.761ns, distribution 1.233ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.394     1.497    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.703    -0.206 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.375     0.169    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O3)
                                                      0.078     0.247 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O3
    X1Y1 (CLOCK_ROOT)    net (fo=1288, routed)        2.118     2.365    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/m_axi_fpd_aclk
    PS9_X0Y0             PS9                                          r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9 (Prop_PS9_MAXIGP0ACLK_MAXIGP0WSTRB[6])
                                                      0.986     3.351 f  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0WSTRB[6]
                         net (fo=1, routed)           0.367     3.718    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_wstrb[6]
    SLICE_X42Y27         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.119     3.837 f  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_wstrb_i[2]_i_1/O
                         net (fo=2, routed)           0.240     4.077    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_wstrb_i[2]_i_1_n_0
    SLICE_X45Y27         LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.120     4.197 r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/FSM_sequential_w_state[2]_i_4/O
                         net (fo=6, routed)           0.313     4.511    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/FSM_sequential_w_state[2]_i_4_n_0
    SLICE_X46Y35         LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.119     4.630 f  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_4/O
                         net (fo=2, routed)           0.156     4.786    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_4_n_0
    SLICE_X46Y35         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.128     4.914 r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_pointer[3]_i_1/O
                         net (fo=4, routed)           0.667     5.581    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_pointer[3]_i_1_n_0
    SLICE_X47Y25         FDRE                                         r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_pointer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1 rise edge)
                                                      6.600     6.600 r  
    PS9_X0Y0             PS9                          0.000     6.600 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     6.600    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     6.655 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.209     7.864    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.010     5.854 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.324     6.178    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O3)
                                                      0.063     6.241 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O3
    X1Y1 (CLOCK_ROOT)    net (fo=1288, routed)        1.994     8.235    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X47Y25         FDRE                                         r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_pointer_reg[0]/C
                         clock pessimism              0.797     9.032    
                         clock uncertainty           -0.059     8.973    
    SLICE_X47Y25         FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.087     8.886    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_pointer_reg[0]
  -------------------------------------------------------------------
                         required time                          8.886    
                         arrival time                          -5.581    
  -------------------------------------------------------------------
                         slack                                  3.305    

Slack (MET) :             3.352ns  (required time - arrival time)
  Source:                 vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1  {rise@0.000ns fall@3.300ns period=6.600ns})
  Destination:            vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[45]/CE
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1  {rise@0.000ns fall@3.300ns period=6.600ns})
  Path Group:             clk_wizard_0_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.600ns  (clk_wizard_0_clk_out1 rise@6.600ns - clk_wizard_0_clk_out1 rise@0.000ns)
  Data Path Delay:        3.019ns  (logic 0.744ns (24.648%)  route 2.275ns (75.352%))
  Logic Levels:           6  (LUT2=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.637ns = ( 8.237 - 6.600 ) 
    Source Clock Delay      (SCD):    2.514ns
    Clock Pessimism Removal (CPR):    0.797ns
  Clock Uncertainty:      0.059ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.117ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.267ns (routing 0.892ns, distribution 1.375ns)
  Clock Net Delay (Destination): 1.996ns (routing 0.761ns, distribution 1.235ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.394     1.497    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.703    -0.206 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.375     0.169    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O3)
                                                      0.078     0.247 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O3
    X1Y1 (CLOCK_ROOT)    net (fo=1288, routed)        2.267     2.514    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X49Y31         FDRE                                         r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.091     2.605 f  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[1]/Q
                         net (fo=4, routed)           0.339     2.945    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg_n_0_[1]
    SLICE_X47Y31         LUT4 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.126     3.071 f  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[4]_i_2/O
                         net (fo=2, routed)           0.207     3.278    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[4]_i_2_n_0
    SLICE_X47Y31         LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.094     3.372 f  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast_INST_0_i_2/O
                         net (fo=4, routed)           0.353     3.724    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast_INST_0_i_2_n_0
    SLICE_X47Y31         LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.127     3.851 r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast_INST_0_i_1/O
                         net (fo=7, routed)           0.286     4.137    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast
    SLICE_X48Y33         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.075     4.212 r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_rready_i_i_2/O
                         net (fo=2, routed)           0.161     4.373    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_rready_i_i_2_n_0
    SLICE_X48Y31         LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.092     4.465 r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[127]_i_4/O
                         net (fo=6, routed)           0.284     4.749    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[127]_i_4_n_0
    SLICE_X47Y30         LUT5 (Prop_G5LUT_SLICEM_I4_O)
                                                      0.139     4.888 r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[63]_i_1/O
                         net (fo=32, routed)          0.645     5.533    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[63]_i_1_n_0
    SLICE_X45Y24         FDRE                                         r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1 rise edge)
                                                      6.600     6.600 r  
    PS9_X0Y0             PS9                          0.000     6.600 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     6.600    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     6.655 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.209     7.864    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.010     5.854 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.324     6.178    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O3)
                                                      0.063     6.241 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O3
    X1Y1 (CLOCK_ROOT)    net (fo=1288, routed)        1.996     8.237    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X45Y24         FDRE                                         r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[45]/C
                         clock pessimism              0.797     9.034    
                         clock uncertainty           -0.059     8.975    
    SLICE_X45Y24         FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.090     8.885    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[45]
  -------------------------------------------------------------------
                         required time                          8.885    
                         arrival time                          -5.533    
  -------------------------------------------------------------------
                         slack                                  3.352    

Slack (MET) :             3.352ns  (required time - arrival time)
  Source:                 vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1  {rise@0.000ns fall@3.300ns period=6.600ns})
  Destination:            vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[46]/CE
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1  {rise@0.000ns fall@3.300ns period=6.600ns})
  Path Group:             clk_wizard_0_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.600ns  (clk_wizard_0_clk_out1 rise@6.600ns - clk_wizard_0_clk_out1 rise@0.000ns)
  Data Path Delay:        3.019ns  (logic 0.744ns (24.648%)  route 2.275ns (75.352%))
  Logic Levels:           6  (LUT2=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.637ns = ( 8.237 - 6.600 ) 
    Source Clock Delay      (SCD):    2.514ns
    Clock Pessimism Removal (CPR):    0.797ns
  Clock Uncertainty:      0.059ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.117ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.267ns (routing 0.892ns, distribution 1.375ns)
  Clock Net Delay (Destination): 1.996ns (routing 0.761ns, distribution 1.235ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.394     1.497    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.703    -0.206 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.375     0.169    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O3)
                                                      0.078     0.247 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O3
    X1Y1 (CLOCK_ROOT)    net (fo=1288, routed)        2.267     2.514    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X49Y31         FDRE                                         r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.091     2.605 f  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[1]/Q
                         net (fo=4, routed)           0.339     2.945    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg_n_0_[1]
    SLICE_X47Y31         LUT4 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.126     3.071 f  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[4]_i_2/O
                         net (fo=2, routed)           0.207     3.278    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[4]_i_2_n_0
    SLICE_X47Y31         LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.094     3.372 f  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast_INST_0_i_2/O
                         net (fo=4, routed)           0.353     3.724    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast_INST_0_i_2_n_0
    SLICE_X47Y31         LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.127     3.851 r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast_INST_0_i_1/O
                         net (fo=7, routed)           0.286     4.137    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast
    SLICE_X48Y33         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.075     4.212 r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_rready_i_i_2/O
                         net (fo=2, routed)           0.161     4.373    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_rready_i_i_2_n_0
    SLICE_X48Y31         LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.092     4.465 r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[127]_i_4/O
                         net (fo=6, routed)           0.284     4.749    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[127]_i_4_n_0
    SLICE_X47Y30         LUT5 (Prop_G5LUT_SLICEM_I4_O)
                                                      0.139     4.888 r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[63]_i_1/O
                         net (fo=32, routed)          0.645     5.533    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[63]_i_1_n_0
    SLICE_X45Y24         FDRE                                         r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1 rise edge)
                                                      6.600     6.600 r  
    PS9_X0Y0             PS9                          0.000     6.600 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     6.600    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     6.655 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.209     7.864    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.010     5.854 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.324     6.178    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O3)
                                                      0.063     6.241 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O3
    X1Y1 (CLOCK_ROOT)    net (fo=1288, routed)        1.996     8.237    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X45Y24         FDRE                                         r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[46]/C
                         clock pessimism              0.797     9.034    
                         clock uncertainty           -0.059     8.975    
    SLICE_X45Y24         FDRE (Setup_GFF2_SLICEM_C_CE)
                                                     -0.090     8.885    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[46]
  -------------------------------------------------------------------
                         required time                          8.885    
                         arrival time                          -5.533    
  -------------------------------------------------------------------
                         slack                                  3.352    

Slack (MET) :             3.361ns  (required time - arrival time)
  Source:                 vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1  {rise@0.000ns fall@3.300ns period=6.600ns})
  Destination:            vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[39]/CE
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1  {rise@0.000ns fall@3.300ns period=6.600ns})
  Path Group:             clk_wizard_0_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.600ns  (clk_wizard_0_clk_out1 rise@6.600ns - clk_wizard_0_clk_out1 rise@0.000ns)
  Data Path Delay:        3.013ns  (logic 0.744ns (24.697%)  route 2.269ns (75.303%))
  Logic Levels:           6  (LUT2=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.637ns = ( 8.237 - 6.600 ) 
    Source Clock Delay      (SCD):    2.514ns
    Clock Pessimism Removal (CPR):    0.797ns
  Clock Uncertainty:      0.059ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.117ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.267ns (routing 0.892ns, distribution 1.375ns)
  Clock Net Delay (Destination): 1.996ns (routing 0.761ns, distribution 1.235ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.394     1.497    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.703    -0.206 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.375     0.169    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O3)
                                                      0.078     0.247 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O3
    X1Y1 (CLOCK_ROOT)    net (fo=1288, routed)        2.267     2.514    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X49Y31         FDRE                                         r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.091     2.605 f  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[1]/Q
                         net (fo=4, routed)           0.339     2.945    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg_n_0_[1]
    SLICE_X47Y31         LUT4 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.126     3.071 f  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[4]_i_2/O
                         net (fo=2, routed)           0.207     3.278    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[4]_i_2_n_0
    SLICE_X47Y31         LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.094     3.372 f  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast_INST_0_i_2/O
                         net (fo=4, routed)           0.353     3.724    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast_INST_0_i_2_n_0
    SLICE_X47Y31         LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.127     3.851 r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast_INST_0_i_1/O
                         net (fo=7, routed)           0.286     4.137    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast
    SLICE_X48Y33         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.075     4.212 r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_rready_i_i_2/O
                         net (fo=2, routed)           0.161     4.373    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_rready_i_i_2_n_0
    SLICE_X48Y31         LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.092     4.465 r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[127]_i_4/O
                         net (fo=6, routed)           0.284     4.749    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[127]_i_4_n_0
    SLICE_X47Y30         LUT5 (Prop_G5LUT_SLICEM_I4_O)
                                                      0.139     4.888 r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[63]_i_1/O
                         net (fo=32, routed)          0.639     5.527    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[63]_i_1_n_0
    SLICE_X45Y24         FDRE                                         r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1 rise edge)
                                                      6.600     6.600 r  
    PS9_X0Y0             PS9                          0.000     6.600 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     6.600    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     6.655 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.209     7.864    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.010     5.854 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.324     6.178    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O3)
                                                      0.063     6.241 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O3
    X1Y1 (CLOCK_ROOT)    net (fo=1288, routed)        1.996     8.237    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X45Y24         FDRE                                         r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[39]/C
                         clock pessimism              0.797     9.034    
                         clock uncertainty           -0.059     8.975    
    SLICE_X45Y24         FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.087     8.888    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[39]
  -------------------------------------------------------------------
                         required time                          8.888    
                         arrival time                          -5.527    
  -------------------------------------------------------------------
                         slack                                  3.361    

Slack (MET) :             3.361ns  (required time - arrival time)
  Source:                 vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1  {rise@0.000ns fall@3.300ns period=6.600ns})
  Destination:            vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[40]/CE
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1  {rise@0.000ns fall@3.300ns period=6.600ns})
  Path Group:             clk_wizard_0_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.600ns  (clk_wizard_0_clk_out1 rise@6.600ns - clk_wizard_0_clk_out1 rise@0.000ns)
  Data Path Delay:        3.013ns  (logic 0.744ns (24.697%)  route 2.269ns (75.303%))
  Logic Levels:           6  (LUT2=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.637ns = ( 8.237 - 6.600 ) 
    Source Clock Delay      (SCD):    2.514ns
    Clock Pessimism Removal (CPR):    0.797ns
  Clock Uncertainty:      0.059ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.117ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.267ns (routing 0.892ns, distribution 1.375ns)
  Clock Net Delay (Destination): 1.996ns (routing 0.761ns, distribution 1.235ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.394     1.497    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.703    -0.206 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.375     0.169    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O3)
                                                      0.078     0.247 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O3
    X1Y1 (CLOCK_ROOT)    net (fo=1288, routed)        2.267     2.514    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X49Y31         FDRE                                         r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.091     2.605 f  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[1]/Q
                         net (fo=4, routed)           0.339     2.945    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg_n_0_[1]
    SLICE_X47Y31         LUT4 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.126     3.071 f  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[4]_i_2/O
                         net (fo=2, routed)           0.207     3.278    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[4]_i_2_n_0
    SLICE_X47Y31         LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.094     3.372 f  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast_INST_0_i_2/O
                         net (fo=4, routed)           0.353     3.724    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast_INST_0_i_2_n_0
    SLICE_X47Y31         LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.127     3.851 r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast_INST_0_i_1/O
                         net (fo=7, routed)           0.286     4.137    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast
    SLICE_X48Y33         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.075     4.212 r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_rready_i_i_2/O
                         net (fo=2, routed)           0.161     4.373    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_rready_i_i_2_n_0
    SLICE_X48Y31         LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.092     4.465 r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[127]_i_4/O
                         net (fo=6, routed)           0.284     4.749    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[127]_i_4_n_0
    SLICE_X47Y30         LUT5 (Prop_G5LUT_SLICEM_I4_O)
                                                      0.139     4.888 r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[63]_i_1/O
                         net (fo=32, routed)          0.639     5.527    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[63]_i_1_n_0
    SLICE_X45Y24         FDRE                                         r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1 rise edge)
                                                      6.600     6.600 r  
    PS9_X0Y0             PS9                          0.000     6.600 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     6.600    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     6.655 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.209     7.864    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.010     5.854 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.324     6.178    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O3)
                                                      0.063     6.241 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O3
    X1Y1 (CLOCK_ROOT)    net (fo=1288, routed)        1.996     8.237    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X45Y24         FDRE                                         r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[40]/C
                         clock pessimism              0.797     9.034    
                         clock uncertainty           -0.059     8.975    
    SLICE_X45Y24         FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.087     8.888    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[40]
  -------------------------------------------------------------------
                         required time                          8.888    
                         arrival time                          -5.527    
  -------------------------------------------------------------------
                         slack                                  3.361    

Slack (MET) :             3.376ns  (required time - arrival time)
  Source:                 vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1  {rise@0.000ns fall@3.300ns period=6.600ns})
  Destination:            vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[69]/CE
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1  {rise@0.000ns fall@3.300ns period=6.600ns})
  Path Group:             clk_wizard_0_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.600ns  (clk_wizard_0_clk_out1 rise@6.600ns - clk_wizard_0_clk_out1 rise@0.000ns)
  Data Path Delay:        2.987ns  (logic 0.662ns (22.162%)  route 2.325ns (77.838%))
  Logic Levels:           6  (LUT2=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.628ns = ( 8.228 - 6.600 ) 
    Source Clock Delay      (SCD):    2.514ns
    Clock Pessimism Removal (CPR):    0.797ns
  Clock Uncertainty:      0.059ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.117ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.267ns (routing 0.892ns, distribution 1.375ns)
  Clock Net Delay (Destination): 1.987ns (routing 0.761ns, distribution 1.226ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.394     1.497    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.703    -0.206 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.375     0.169    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O3)
                                                      0.078     0.247 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O3
    X1Y1 (CLOCK_ROOT)    net (fo=1288, routed)        2.267     2.514    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X49Y31         FDRE                                         r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.091     2.605 f  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[1]/Q
                         net (fo=4, routed)           0.339     2.945    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg_n_0_[1]
    SLICE_X47Y31         LUT4 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.126     3.071 f  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[4]_i_2/O
                         net (fo=2, routed)           0.207     3.278    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[4]_i_2_n_0
    SLICE_X47Y31         LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.094     3.372 f  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast_INST_0_i_2/O
                         net (fo=4, routed)           0.353     3.724    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast_INST_0_i_2_n_0
    SLICE_X47Y31         LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.127     3.851 r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast_INST_0_i_1/O
                         net (fo=7, routed)           0.286     4.137    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast
    SLICE_X48Y33         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.075     4.212 r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_rready_i_i_2/O
                         net (fo=2, routed)           0.161     4.373    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_rready_i_i_2_n_0
    SLICE_X48Y31         LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.092     4.465 r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[127]_i_4/O
                         net (fo=6, routed)           0.403     4.868    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[127]_i_4_n_0
    SLICE_X47Y30         LUT5 (Prop_A5LUT_SLICEM_I4_O)
                                                      0.057     4.925 r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[95]_i_1/O
                         net (fo=32, routed)          0.576     5.502    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[95]_i_1_n_0
    SLICE_X43Y29         FDRE                                         r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[69]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1 rise edge)
                                                      6.600     6.600 r  
    PS9_X0Y0             PS9                          0.000     6.600 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     6.600    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     6.655 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.209     7.864    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.010     5.854 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.324     6.178    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O3)
                                                      0.063     6.241 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O3
    X1Y1 (CLOCK_ROOT)    net (fo=1288, routed)        1.987     8.228    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X43Y29         FDRE                                         r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[69]/C
                         clock pessimism              0.797     9.025    
                         clock uncertainty           -0.059     8.966    
    SLICE_X43Y29         FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.089     8.877    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[69]
  -------------------------------------------------------------------
                         required time                          8.877    
                         arrival time                          -5.502    
  -------------------------------------------------------------------
                         slack                                  3.376    

Slack (MET) :             3.376ns  (required time - arrival time)
  Source:                 vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1  {rise@0.000ns fall@3.300ns period=6.600ns})
  Destination:            vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[70]/CE
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1  {rise@0.000ns fall@3.300ns period=6.600ns})
  Path Group:             clk_wizard_0_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.600ns  (clk_wizard_0_clk_out1 rise@6.600ns - clk_wizard_0_clk_out1 rise@0.000ns)
  Data Path Delay:        2.987ns  (logic 0.662ns (22.162%)  route 2.325ns (77.838%))
  Logic Levels:           6  (LUT2=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.628ns = ( 8.228 - 6.600 ) 
    Source Clock Delay      (SCD):    2.514ns
    Clock Pessimism Removal (CPR):    0.797ns
  Clock Uncertainty:      0.059ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.117ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.267ns (routing 0.892ns, distribution 1.375ns)
  Clock Net Delay (Destination): 1.987ns (routing 0.761ns, distribution 1.226ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.394     1.497    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.703    -0.206 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.375     0.169    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O3)
                                                      0.078     0.247 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O3
    X1Y1 (CLOCK_ROOT)    net (fo=1288, routed)        2.267     2.514    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X49Y31         FDRE                                         r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.091     2.605 f  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[1]/Q
                         net (fo=4, routed)           0.339     2.945    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg_n_0_[1]
    SLICE_X47Y31         LUT4 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.126     3.071 f  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[4]_i_2/O
                         net (fo=2, routed)           0.207     3.278    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[4]_i_2_n_0
    SLICE_X47Y31         LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.094     3.372 f  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast_INST_0_i_2/O
                         net (fo=4, routed)           0.353     3.724    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast_INST_0_i_2_n_0
    SLICE_X47Y31         LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.127     3.851 r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast_INST_0_i_1/O
                         net (fo=7, routed)           0.286     4.137    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast
    SLICE_X48Y33         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.075     4.212 r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_rready_i_i_2/O
                         net (fo=2, routed)           0.161     4.373    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_rready_i_i_2_n_0
    SLICE_X48Y31         LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.092     4.465 r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[127]_i_4/O
                         net (fo=6, routed)           0.403     4.868    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[127]_i_4_n_0
    SLICE_X47Y30         LUT5 (Prop_A5LUT_SLICEM_I4_O)
                                                      0.057     4.925 r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[95]_i_1/O
                         net (fo=32, routed)          0.576     5.502    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[95]_i_1_n_0
    SLICE_X43Y29         FDRE                                         r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[70]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1 rise edge)
                                                      6.600     6.600 r  
    PS9_X0Y0             PS9                          0.000     6.600 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     6.600    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     6.655 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.209     7.864    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.010     5.854 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.324     6.178    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O3)
                                                      0.063     6.241 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O3
    X1Y1 (CLOCK_ROOT)    net (fo=1288, routed)        1.987     8.228    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X43Y29         FDRE                                         r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[70]/C
                         clock pessimism              0.797     9.025    
                         clock uncertainty           -0.059     8.966    
    SLICE_X43Y29         FDRE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.089     8.877    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[70]
  -------------------------------------------------------------------
                         required time                          8.877    
                         arrival time                          -5.502    
  -------------------------------------------------------------------
                         slack                                  3.376    

Slack (MET) :             3.377ns  (required time - arrival time)
  Source:                 vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1  {rise@0.000ns fall@3.300ns period=6.600ns})
  Destination:            vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[71]/CE
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1  {rise@0.000ns fall@3.300ns period=6.600ns})
  Path Group:             clk_wizard_0_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.600ns  (clk_wizard_0_clk_out1 rise@6.600ns - clk_wizard_0_clk_out1 rise@0.000ns)
  Data Path Delay:        2.987ns  (logic 0.662ns (22.162%)  route 2.325ns (77.838%))
  Logic Levels:           6  (LUT2=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.629ns = ( 8.229 - 6.600 ) 
    Source Clock Delay      (SCD):    2.514ns
    Clock Pessimism Removal (CPR):    0.797ns
  Clock Uncertainty:      0.059ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.117ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.267ns (routing 0.892ns, distribution 1.375ns)
  Clock Net Delay (Destination): 1.988ns (routing 0.761ns, distribution 1.227ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.394     1.497    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.703    -0.206 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.375     0.169    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O3)
                                                      0.078     0.247 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O3
    X1Y1 (CLOCK_ROOT)    net (fo=1288, routed)        2.267     2.514    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X49Y31         FDRE                                         r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.091     2.605 f  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[1]/Q
                         net (fo=4, routed)           0.339     2.945    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg_n_0_[1]
    SLICE_X47Y31         LUT4 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.126     3.071 f  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[4]_i_2/O
                         net (fo=2, routed)           0.207     3.278    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[4]_i_2_n_0
    SLICE_X47Y31         LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.094     3.372 f  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast_INST_0_i_2/O
                         net (fo=4, routed)           0.353     3.724    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast_INST_0_i_2_n_0
    SLICE_X47Y31         LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.127     3.851 r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast_INST_0_i_1/O
                         net (fo=7, routed)           0.286     4.137    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast
    SLICE_X48Y33         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.075     4.212 r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_rready_i_i_2/O
                         net (fo=2, routed)           0.161     4.373    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_rready_i_i_2_n_0
    SLICE_X48Y31         LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.092     4.465 r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[127]_i_4/O
                         net (fo=6, routed)           0.403     4.868    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[127]_i_4_n_0
    SLICE_X47Y30         LUT5 (Prop_A5LUT_SLICEM_I4_O)
                                                      0.057     4.925 r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[95]_i_1/O
                         net (fo=32, routed)          0.576     5.502    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[95]_i_1_n_0
    SLICE_X41Y29         FDRE                                         r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[71]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1 rise edge)
                                                      6.600     6.600 r  
    PS9_X0Y0             PS9                          0.000     6.600 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     6.600    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     6.655 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.209     7.864    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.010     5.854 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.324     6.178    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O3)
                                                      0.063     6.241 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O3
    X1Y1 (CLOCK_ROOT)    net (fo=1288, routed)        1.988     8.229    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X41Y29         FDRE                                         r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[71]/C
                         clock pessimism              0.797     9.026    
                         clock uncertainty           -0.059     8.967    
    SLICE_X41Y29         FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.089     8.878    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[71]
  -------------------------------------------------------------------
                         required time                          8.878    
                         arrival time                          -5.502    
  -------------------------------------------------------------------
                         slack                                  3.377    

Slack (MET) :             3.377ns  (required time - arrival time)
  Source:                 vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1  {rise@0.000ns fall@3.300ns period=6.600ns})
  Destination:            vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[72]/CE
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1  {rise@0.000ns fall@3.300ns period=6.600ns})
  Path Group:             clk_wizard_0_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.600ns  (clk_wizard_0_clk_out1 rise@6.600ns - clk_wizard_0_clk_out1 rise@0.000ns)
  Data Path Delay:        2.987ns  (logic 0.662ns (22.162%)  route 2.325ns (77.838%))
  Logic Levels:           6  (LUT2=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.629ns = ( 8.229 - 6.600 ) 
    Source Clock Delay      (SCD):    2.514ns
    Clock Pessimism Removal (CPR):    0.797ns
  Clock Uncertainty:      0.059ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.117ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.267ns (routing 0.892ns, distribution 1.375ns)
  Clock Net Delay (Destination): 1.988ns (routing 0.761ns, distribution 1.227ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.394     1.497    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.703    -0.206 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.375     0.169    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O3)
                                                      0.078     0.247 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O3
    X1Y1 (CLOCK_ROOT)    net (fo=1288, routed)        2.267     2.514    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X49Y31         FDRE                                         r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.091     2.605 f  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[1]/Q
                         net (fo=4, routed)           0.339     2.945    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg_n_0_[1]
    SLICE_X47Y31         LUT4 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.126     3.071 f  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[4]_i_2/O
                         net (fo=2, routed)           0.207     3.278    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[4]_i_2_n_0
    SLICE_X47Y31         LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.094     3.372 f  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast_INST_0_i_2/O
                         net (fo=4, routed)           0.353     3.724    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast_INST_0_i_2_n_0
    SLICE_X47Y31         LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.127     3.851 r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast_INST_0_i_1/O
                         net (fo=7, routed)           0.286     4.137    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast
    SLICE_X48Y33         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.075     4.212 r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_rready_i_i_2/O
                         net (fo=2, routed)           0.161     4.373    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_rready_i_i_2_n_0
    SLICE_X48Y31         LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.092     4.465 r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[127]_i_4/O
                         net (fo=6, routed)           0.403     4.868    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[127]_i_4_n_0
    SLICE_X47Y30         LUT5 (Prop_A5LUT_SLICEM_I4_O)
                                                      0.057     4.925 r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[95]_i_1/O
                         net (fo=32, routed)          0.576     5.502    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[95]_i_1_n_0
    SLICE_X41Y29         FDRE                                         r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[72]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1 rise edge)
                                                      6.600     6.600 r  
    PS9_X0Y0             PS9                          0.000     6.600 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     6.600    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     6.655 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.209     7.864    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.010     5.854 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.324     6.178    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O3)
                                                      0.063     6.241 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O3
    X1Y1 (CLOCK_ROOT)    net (fo=1288, routed)        1.988     8.229    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X41Y29         FDRE                                         r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[72]/C
                         clock pessimism              0.797     9.026    
                         clock uncertainty           -0.059     8.967    
    SLICE_X41Y29         FDRE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.089     8.878    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[72]
  -------------------------------------------------------------------
                         required time                          8.878    
                         arrival time                          -5.502    
  -------------------------------------------------------------------
                         slack                                  3.377    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 vmk180_thin_i/axi_intc_0/U0/INTC_CORE_I/CIE_GEN.CIE_BIT_GEN[7].cie_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1  {rise@0.000ns fall@3.300ns period=6.600ns})
  Destination:            vmk180_thin_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[7].ier_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1  {rise@0.000ns fall@3.300ns period=6.600ns})
  Path Group:             clk_wizard_0_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_wizard_0_clk_out1 rise@0.000ns - clk_wizard_0_clk_out1 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.057ns (33.901%)  route 0.111ns (66.099%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    1.070ns
    Clock Pessimism Removal (CPR):    0.750ns
  Clock Net Delay (Source):      1.410ns (routing 0.540ns, distribution 0.870ns)
  Clock Net Delay (Destination): 1.689ns (routing 0.683ns, distribution 1.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.821     0.863    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.464    -0.601 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.216    -0.385    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O3)
                                                      0.045    -0.340 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O3
    X1Y1 (CLOCK_ROOT)    net (fo=1288, routed)        1.410     1.070    vmk180_thin_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X51Y28         FDRE                                         r  vmk180_thin_i/axi_intc_0/U0/INTC_CORE_I/CIE_GEN.CIE_BIT_GEN[7].cie_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y28         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.049     1.119 f  vmk180_thin_i/axi_intc_0/U0/INTC_CORE_I/CIE_GEN.CIE_BIT_GEN[7].cie_reg[7]/Q
                         net (fo=2, routed)           0.094     1.214    vmk180_thin_i/axi_intc_0/U0/INTC_CORE_I/p_0_in23_in
    SLICE_X53Y28         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.008     1.222 r  vmk180_thin_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[7].ier[7]_i_1/O
                         net (fo=1, routed)           0.017     1.239    vmk180_thin_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[7].ier[7]_i_1_n_0
    SLICE_X53Y28         FDRE                                         r  vmk180_thin_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[7].ier_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.983     1.063    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.178    -0.115 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.275     0.160    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O3)
                                                      0.061     0.221 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O3
    X1Y1 (CLOCK_ROOT)    net (fo=1288, routed)        1.689     1.910    vmk180_thin_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X53Y28         FDRE                                         r  vmk180_thin_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[7].ier_reg[7]/C
                         clock pessimism             -0.750     1.160    
    SLICE_X53Y28         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     1.195    vmk180_thin_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[7].ier_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_wdata_i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1  {rise@0.000ns fall@3.300ns period=6.600ns})
  Destination:            vmk180_thin_i/icn_ctrl/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1  {rise@0.000ns fall@3.300ns period=6.600ns})
  Path Group:             clk_wizard_0_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_wizard_0_clk_out1 rise@0.000ns - clk_wizard_0_clk_out1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.050ns (27.322%)  route 0.133ns (72.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.916ns
    Source Clock Delay      (SCD):    1.074ns
    Clock Pessimism Removal (CPR):    0.750ns
  Clock Net Delay (Source):      1.414ns (routing 0.540ns, distribution 0.874ns)
  Clock Net Delay (Destination): 1.695ns (routing 0.683ns, distribution 1.012ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.821     0.863    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.464    -0.601 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.216    -0.385    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O3)
                                                      0.045    -0.340 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O3
    X1Y1 (CLOCK_ROOT)    net (fo=1288, routed)        1.414     1.074    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X40Y28         FDRE                                         r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_wdata_i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.050     1.124 r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_wdata_i_reg[18]/Q
                         net (fo=1, routed)           0.133     1.257    vmk180_thin_i/icn_ctrl/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_payld[35]
    SLICE_X48Y28         FDRE                                         r  vmk180_thin_i/icn_ctrl/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.983     1.063    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.178    -0.115 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.275     0.160    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O3)
                                                      0.061     0.221 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O3
    X1Y1 (CLOCK_ROOT)    net (fo=1288, routed)        1.695     1.916    vmk180_thin_i/icn_ctrl/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X48Y28         FDRE                                         r  vmk180_thin_i/icn_ctrl/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[40]/C
                         clock pessimism             -0.750     1.166    
    SLICE_X48Y28         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.035     1.201    vmk180_thin_i/icn_ctrl/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 vmk180_thin_i/axi_intc_0/U0/INTC_CORE_I/mer_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1  {rise@0.000ns fall@3.300ns period=6.600ns})
  Destination:            vmk180_thin_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[4].isr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1  {rise@0.000ns fall@3.300ns period=6.600ns})
  Path Group:             clk_wizard_0_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_wizard_0_clk_out1 rise@0.000ns - clk_wizard_0_clk_out1 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.057ns (31.560%)  route 0.124ns (68.440%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.916ns
    Source Clock Delay      (SCD):    1.077ns
    Clock Pessimism Removal (CPR):    0.750ns
  Clock Net Delay (Source):      1.417ns (routing 0.540ns, distribution 0.877ns)
  Clock Net Delay (Destination): 1.695ns (routing 0.683ns, distribution 1.012ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.821     0.863    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.464    -0.601 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.216    -0.385    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O3)
                                                      0.045    -0.340 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O3
    X1Y1 (CLOCK_ROOT)    net (fo=1288, routed)        1.417     1.077    vmk180_thin_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X54Y26         FDRE                                         r  vmk180_thin_i/axi_intc_0/U0/INTC_CORE_I/mer_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.126 r  vmk180_thin_i/axi_intc_0/U0/INTC_CORE_I/mer_int_reg[1]/Q
                         net (fo=17, routed)          0.109     1.235    vmk180_thin_i/axi_intc_0/U0/INTC_CORE_I/p_0_in
    SLICE_X56Y26         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.008     1.243 r  vmk180_thin_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[4].isr[4]_i_1/O
                         net (fo=1, routed)           0.015     1.258    vmk180_thin_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[4].isr[4]_i_1_n_0
    SLICE_X56Y26         FDRE                                         r  vmk180_thin_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[4].isr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.983     1.063    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.178    -0.115 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.275     0.160    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O3)
                                                      0.061     0.221 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O3
    X1Y1 (CLOCK_ROOT)    net (fo=1288, routed)        1.695     1.916    vmk180_thin_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X56Y26         FDRE                                         r  vmk180_thin_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[4].isr_reg[4]/C
                         clock pessimism             -0.750     1.166    
    SLICE_X56Y26         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.035     1.201    vmk180_thin_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[4].isr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_wdata_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1  {rise@0.000ns fall@3.300ns period=6.600ns})
  Destination:            vmk180_thin_i/icn_ctrl/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1  {rise@0.000ns fall@3.300ns period=6.600ns})
  Path Group:             clk_wizard_0_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_wizard_0_clk_out1 rise@0.000ns - clk_wizard_0_clk_out1 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.050ns (26.882%)  route 0.136ns (73.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.916ns
    Source Clock Delay      (SCD):    1.074ns
    Clock Pessimism Removal (CPR):    0.750ns
  Clock Net Delay (Source):      1.414ns (routing 0.540ns, distribution 0.874ns)
  Clock Net Delay (Destination): 1.695ns (routing 0.683ns, distribution 1.012ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.821     0.863    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.464    -0.601 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.216    -0.385    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O3)
                                                      0.045    -0.340 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O3
    X1Y1 (CLOCK_ROOT)    net (fo=1288, routed)        1.414     1.074    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X40Y28         FDRE                                         r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_wdata_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.050     1.124 r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_wdata_i_reg[20]/Q
                         net (fo=1, routed)           0.136     1.260    vmk180_thin_i/icn_ctrl/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_payld[37]
    SLICE_X48Y28         FDRE                                         r  vmk180_thin_i/icn_ctrl/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.983     1.063    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.178    -0.115 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.275     0.160    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O3)
                                                      0.061     0.221 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O3
    X1Y1 (CLOCK_ROOT)    net (fo=1288, routed)        1.695     1.916    vmk180_thin_i/icn_ctrl/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X48Y28         FDRE                                         r  vmk180_thin_i/icn_ctrl/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[42]/C
                         clock pessimism             -0.750     1.166    
    SLICE_X48Y28         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.035     1.201    vmk180_thin_i/icn_ctrl/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 vmk180_thin_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1  {rise@0.000ns fall@3.300ns period=6.600ns})
  Destination:            vmk180_thin_i/icn_ctrl/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1  {rise@0.000ns fall@3.300ns period=6.600ns})
  Path Group:             clk_wizard_0_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_wizard_0_clk_out1 rise@0.000ns - clk_wizard_0_clk_out1 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.071ns (37.968%)  route 0.116ns (62.032%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.915ns
    Source Clock Delay      (SCD):    1.074ns
    Clock Pessimism Removal (CPR):    0.750ns
  Clock Net Delay (Source):      1.414ns (routing 0.540ns, distribution 0.874ns)
  Clock Net Delay (Destination): 1.694ns (routing 0.683ns, distribution 1.011ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.821     0.863    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.464    -0.601 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.216    -0.385    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O3)
                                                      0.045    -0.340 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O3
    X1Y1 (CLOCK_ROOT)    net (fo=1288, routed)        1.414     1.074    vmk180_thin_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X52Y29         FDRE                                         r  vmk180_thin_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y29         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.050     1.124 r  vmk180_thin_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/Q
                         net (fo=1, routed)           0.101     1.225    vmk180_thin_i/icn_ctrl/inst/switchboards/r_la_out_swbd/inst/gen_mi[0].inst_mux_payld/s_sc_payld[8]
    SLICE_X50Y29         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.021     1.246 r  vmk180_thin_i/icn_ctrl/inst/switchboards/r_la_out_swbd/inst/gen_mi[0].inst_mux_payld/m_sc_payld[27]_INST_0/O
                         net (fo=1, routed)           0.015     1.261    vmk180_thin_i/icn_ctrl/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_payld[8]
    SLICE_X50Y29         FDRE                                         r  vmk180_thin_i/icn_ctrl/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.983     1.063    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.178    -0.115 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.275     0.160    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O3)
                                                      0.061     0.221 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O3
    X1Y1 (CLOCK_ROOT)    net (fo=1288, routed)        1.694     1.915    vmk180_thin_i/icn_ctrl/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X50Y29         FDRE                                         r  vmk180_thin_i/icn_ctrl/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[27]/C
                         clock pessimism             -0.750     1.165    
    SLICE_X50Y29         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.035     1.200    vmk180_thin_i/icn_ctrl/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 vmk180_thin_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[7].ASYNC_GEN.intr_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1  {rise@0.000ns fall@3.300ns period=6.600ns})
  Destination:            vmk180_thin_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[7].EDGE_DETECT_GEN.intr_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1  {rise@0.000ns fall@3.300ns period=6.600ns})
  Path Group:             clk_wizard_0_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_wizard_0_clk_out1 rise@0.000ns - clk_wizard_0_clk_out1 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.049ns (30.533%)  route 0.111ns (69.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.914ns
    Source Clock Delay      (SCD):    1.069ns
    Clock Pessimism Removal (CPR):    0.781ns
  Clock Net Delay (Source):      1.409ns (routing 0.540ns, distribution 0.869ns)
  Clock Net Delay (Destination): 1.693ns (routing 0.683ns, distribution 1.010ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.821     0.863    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.464    -0.601 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.216    -0.385    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O3)
                                                      0.045    -0.340 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O3
    X1Y1 (CLOCK_ROOT)    net (fo=1288, routed)        1.409     1.069    vmk180_thin_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X57Y29         FDRE                                         r  vmk180_thin_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[7].ASYNC_GEN.intr_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.049     1.118 r  vmk180_thin_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[7].ASYNC_GEN.intr_ff_reg[1]/Q
                         net (fo=2, routed)           0.111     1.230    vmk180_thin_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[7].ASYNC_GEN.intr_ff[1]
    SLICE_X58Y29         FDRE                                         r  vmk180_thin_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[7].EDGE_DETECT_GEN.intr_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.983     1.063    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.178    -0.115 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.275     0.160    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O3)
                                                      0.061     0.221 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O3
    X1Y1 (CLOCK_ROOT)    net (fo=1288, routed)        1.693     1.914    vmk180_thin_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X58Y29         FDRE                                         r  vmk180_thin_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[7].EDGE_DETECT_GEN.intr_d1_reg/C
                         clock pessimism             -0.781     1.133    
    SLICE_X58Y29         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.035     1.168    vmk180_thin_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[7].EDGE_DETECT_GEN.intr_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 vmk180_thin_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[2].ASYNC_GEN.intr_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1  {rise@0.000ns fall@3.300ns period=6.600ns})
  Destination:            vmk180_thin_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[2].EDGE_DETECT_GEN.intr_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1  {rise@0.000ns fall@3.300ns period=6.600ns})
  Path Group:             clk_wizard_0_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_wizard_0_clk_out1 rise@0.000ns - clk_wizard_0_clk_out1 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.049ns (25.342%)  route 0.144ns (74.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.911ns
    Source Clock Delay      (SCD):    1.067ns
    Clock Pessimism Removal (CPR):    0.750ns
  Clock Net Delay (Source):      1.407ns (routing 0.540ns, distribution 0.867ns)
  Clock Net Delay (Destination): 1.690ns (routing 0.683ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.821     0.863    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.464    -0.601 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.216    -0.385    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O3)
                                                      0.045    -0.340 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O3
    X1Y1 (CLOCK_ROOT)    net (fo=1288, routed)        1.407     1.067    vmk180_thin_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X54Y31         FDRE                                         r  vmk180_thin_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[2].ASYNC_GEN.intr_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.049     1.116 r  vmk180_thin_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[2].ASYNC_GEN.intr_ff_reg[1]/Q
                         net (fo=2, routed)           0.144     1.260    vmk180_thin_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[2].ASYNC_GEN.intr_ff[1]
    SLICE_X56Y32         FDRE                                         r  vmk180_thin_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[2].EDGE_DETECT_GEN.intr_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.983     1.063    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.178    -0.115 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.275     0.160    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O3)
                                                      0.061     0.221 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O3
    X1Y1 (CLOCK_ROOT)    net (fo=1288, routed)        1.690     1.911    vmk180_thin_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X56Y32         FDRE                                         r  vmk180_thin_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[2].EDGE_DETECT_GEN.intr_d1_reg/C
                         clock pessimism             -0.750     1.161    
    SLICE_X56Y32         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.035     1.196    vmk180_thin_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[2].EDGE_DETECT_GEN.intr_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.196    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 vmk180_thin_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[0].ASYNC_GEN.intr_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1  {rise@0.000ns fall@3.300ns period=6.600ns})
  Destination:            vmk180_thin_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[0].EDGE_DETECT_GEN.intr_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1  {rise@0.000ns fall@3.300ns period=6.600ns})
  Path Group:             clk_wizard_0_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_wizard_0_clk_out1 rise@0.000ns - clk_wizard_0_clk_out1 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.049ns (29.677%)  route 0.116ns (70.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.917ns
    Source Clock Delay      (SCD):    1.073ns
    Clock Pessimism Removal (CPR):    0.780ns
  Clock Net Delay (Source):      1.413ns (routing 0.540ns, distribution 0.873ns)
  Clock Net Delay (Destination): 1.696ns (routing 0.683ns, distribution 1.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.821     0.863    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.464    -0.601 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.216    -0.385    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O3)
                                                      0.045    -0.340 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O3
    X1Y1 (CLOCK_ROOT)    net (fo=1288, routed)        1.413     1.073    vmk180_thin_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X53Y26         FDRE                                         r  vmk180_thin_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[0].ASYNC_GEN.intr_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     1.122 r  vmk180_thin_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[0].ASYNC_GEN.intr_ff_reg[1]/Q
                         net (fo=2, routed)           0.116     1.239    vmk180_thin_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[0].ASYNC_GEN.intr_ff[1]
    SLICE_X54Y26         FDRE                                         r  vmk180_thin_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[0].EDGE_DETECT_GEN.intr_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.983     1.063    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.178    -0.115 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.275     0.160    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O3)
                                                      0.061     0.221 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O3
    X1Y1 (CLOCK_ROOT)    net (fo=1288, routed)        1.696     1.917    vmk180_thin_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X54Y26         FDRE                                         r  vmk180_thin_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[0].EDGE_DETECT_GEN.intr_d1_reg/C
                         clock pessimism             -0.780     1.137    
    SLICE_X54Y26         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.035     1.172    vmk180_thin_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[0].EDGE_DETECT_GEN.intr_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1  {rise@0.000ns fall@3.300ns period=6.600ns})
  Destination:            vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1  {rise@0.000ns fall@3.300ns period=6.600ns})
  Path Group:             clk_wizard_0_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_wizard_0_clk_out1 rise@0.000ns - clk_wizard_0_clk_out1 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.050ns (25.890%)  route 0.143ns (74.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    1.082ns
    Clock Pessimism Removal (CPR):    0.750ns
  Clock Net Delay (Source):      1.422ns (routing 0.540ns, distribution 0.882ns)
  Clock Net Delay (Destination): 1.701ns (routing 0.683ns, distribution 1.018ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.821     0.863    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.464    -0.601 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.216    -0.385    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O3)
                                                      0.045    -0.340 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O3
    X1Y1 (CLOCK_ROOT)    net (fo=1288, routed)        1.422     1.082    vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X50Y17         FDRE                                         r  vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y17         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.050     1.132 r  vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[2]/Q
                         net (fo=6, routed)           0.143     1.276    vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/Q[1]
    SLICE_X52Y19         FDRE                                         r  vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.983     1.063    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.178    -0.115 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.275     0.160    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O3)
                                                      0.061     0.221 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O3
    X1Y1 (CLOCK_ROOT)    net (fo=1288, routed)        1.701     1.922    vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X52Y19         FDRE                                         r  vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                         clock pessimism             -0.750     1.172    
    SLICE_X52Y19         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.035     1.207    vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1041]/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1  {rise@0.000ns fall@3.300ns period=6.600ns})
  Destination:            vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1  {rise@0.000ns fall@3.300ns period=6.600ns})
  Path Group:             clk_wizard_0_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_wizard_0_clk_out1 rise@0.000ns - clk_wizard_0_clk_out1 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.049ns (30.447%)  route 0.112ns (69.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.914ns
    Source Clock Delay      (SCD):    1.078ns
    Clock Pessimism Removal (CPR):    0.779ns
  Clock Net Delay (Source):      1.418ns (routing 0.540ns, distribution 0.878ns)
  Clock Net Delay (Destination): 1.693ns (routing 0.683ns, distribution 1.010ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.821     0.863    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.464    -0.601 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.216    -0.385    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O3)
                                                      0.045    -0.340 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O3
    X1Y1 (CLOCK_ROOT)    net (fo=1288, routed)        1.418     1.078    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X46Y23         FDRE                                         r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1041]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.049     1.127 r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1041]/Q
                         net (fo=2, routed)           0.112     1.239    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_vector[12]
    SLICE_X46Y22         FDRE                                         r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.983     1.063    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.178    -0.115 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.275     0.160    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O3)
                                                      0.061     0.221 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O3
    X1Y1 (CLOCK_ROOT)    net (fo=1288, routed)        1.693     1.914    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/aclk
    SLICE_X46Y22         FDRE                                         r  vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_reg[12]/C
                         clock pessimism             -0.779     1.135    
    SLICE_X46Y22         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.035     1.170    vmk180_thin_i/icn_ctrl/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.069    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wizard_0_clk_out1
Waveform(ns):       { 0.000 3.300 }
Period(ns):         6.600
Sources:            { vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O3 }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS9/MAXIGP0ACLK  n/a            2.857         6.600       3.743      PS9_X0Y0      vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
Min Period        n/a     SRL16E/CLK       n/a            1.213         6.600       5.387      SLICE_X55Y12  vmk180_thin_i/icn_ctrl/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.213         6.600       5.387      SLICE_X53Y13  vmk180_thin_i/icn_ctrl/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.213         6.600       5.387      SLICE_X85Y12  vmk180_thin_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     FDRE/C           n/a            0.550         6.600       6.050      SLICE_X54Y26  vmk180_thin_i/axi_intc_0/U0/ip2bus_rdack_int_d1_reg/C
Min Period        n/a     FDRE/C           n/a            0.550         6.600       6.050      SLICE_X54Y26  vmk180_thin_i/axi_intc_0/U0/ip2bus_rdack_reg/C
Min Period        n/a     FDRE/C           n/a            0.550         6.600       6.050      SLICE_X54Y26  vmk180_thin_i/axi_intc_0/U0/ip2bus_wrack_int_d1_reg/C
Min Period        n/a     FDRE/C           n/a            0.550         6.600       6.050      SLICE_X54Y26  vmk180_thin_i/axi_intc_0/U0/ip2bus_wrack_reg/C
Min Period        n/a     FDSE/C           n/a            0.550         6.600       6.050      SLICE_X50Y24  vmk180_thin_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C           n/a            0.550         6.600       6.050      SLICE_X52Y24  vmk180_thin_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    PS9/MAXIGP0ACLK  n/a            1.429         3.300       1.871      PS9_X0Y0      vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
Low Pulse Width   Fast    PS9/MAXIGP0ACLK  n/a            1.429         3.300       1.871      PS9_X0Y0      vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.606         3.300       2.694      SLICE_X55Y12  vmk180_thin_i/icn_ctrl/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.606         3.300       2.694      SLICE_X55Y12  vmk180_thin_i/icn_ctrl/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.606         3.300       2.694      SLICE_X53Y13  vmk180_thin_i/icn_ctrl/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.606         3.300       2.694      SLICE_X53Y13  vmk180_thin_i/icn_ctrl/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.606         3.300       2.694      SLICE_X85Y12  vmk180_thin_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.606         3.300       2.694      SLICE_X85Y12  vmk180_thin_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C           n/a            0.275         3.300       3.025      SLICE_X54Y26  vmk180_thin_i/axi_intc_0/U0/ip2bus_rdack_int_d1_reg/C
Low Pulse Width   Fast    FDRE/C           n/a            0.275         3.300       3.025      SLICE_X54Y26  vmk180_thin_i/axi_intc_0/U0/ip2bus_rdack_int_d1_reg/C
High Pulse Width  Slow    PS9/MAXIGP0ACLK  n/a            1.429         3.300       1.871      PS9_X0Y0      vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
High Pulse Width  Fast    PS9/MAXIGP0ACLK  n/a            1.429         3.300       1.871      PS9_X0Y0      vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.606         3.300       2.694      SLICE_X55Y12  vmk180_thin_i/icn_ctrl/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.606         3.300       2.694      SLICE_X55Y12  vmk180_thin_i/icn_ctrl/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.606         3.300       2.694      SLICE_X53Y13  vmk180_thin_i/icn_ctrl/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.606         3.300       2.694      SLICE_X53Y13  vmk180_thin_i/icn_ctrl/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.606         3.300       2.694      SLICE_X85Y12  vmk180_thin_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.606         3.300       2.694      SLICE_X85Y12  vmk180_thin_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C           n/a            0.275         3.300       3.025      SLICE_X54Y26  vmk180_thin_i/axi_intc_0/U0/ip2bus_rdack_int_d1_reg/C
High Pulse Width  Fast    FDRE/C           n/a            0.275         3.300       3.025      SLICE_X54Y26  vmk180_thin_i/axi_intc_0/U0/ip2bus_rdack_int_d1_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_wizard_0_clk_out1_o2
  To Clock:  clk_wizard_0_clk_out1_o2

Setup :            0  Failing Endpoints,  Worst Slack        0.293ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.044ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.293ns  (required time - arrival time)
  Source:                 vmk180_thin_i/finn_design_0/inst/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_0_U/q0_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E5_INT clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (clk_wizard_0_clk_out1_o2 rise@3.300ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        2.888ns  (logic 1.147ns (39.713%)  route 1.741ns (60.287%))
  Logic Levels:           3  (LOOKAHEAD8=1 LUTCY1=1 LUTCY2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 4.902 - 3.300 ) 
    Source Clock Delay      (SCD):    2.431ns
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Uncertainty:      0.053ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.106ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.184ns (routing 0.892ns, distribution 1.292ns)
  Clock Net Delay (Destination): 1.961ns (routing 0.761ns, distribution 1.200ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.394     1.497    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.703    -0.206 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.375     0.169    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     0.247 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=12978, routed)       2.184     2.431    vmk180_thin_i/finn_design_0/inst/ap_clk
    RAMB18_X1Y12         RAMB18E5_INT                                 r  vmk180_thin_i/finn_design_0/inst/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_0_U/q0_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y12         RAMB18E5_INT (Prop_RAMB18_L_CLKARDCLK_DOUTADOUT[0])
                                                      0.884     3.315 f  vmk180_thin_i/finn_design_0/inst/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_0_U/q0_reg_bram_0/DOUTADOUT[0]
                         net (fo=392, routed)         1.077     4.392    vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/B_V_data_1_payload_A_reg[42]_i_4/I2
    SLICE_X78Y2          LUTCY2 (Prop_B6LUT_SLICEL_I2_GE)
                                                      0.087     4.479 f  vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/B_V_data_1_payload_A_reg[42]_i_4/LUTCY2_INST/GE
                         net (fo=1, routed)           0.015     4.494    vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/B_V_data_1_payload_A_reg[42]_i_4_n_3
    SLICE_X78Y2          LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEB_COUTD)
                                                      0.113     4.607 f  vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/B_V_data_1_payload_A_reg[42]_i_2/COUTD
                         net (fo=2, routed)           0.011     4.618    vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[42]_i_1/I4
    SLICE_X78Y2          LUTCY1 (Prop_E5LUT_SLICEL_I4_O)
                                                      0.063     4.681 r  vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[42]_i_1/LUTCY1_INST/O
                         net (fo=2, routed)           0.638     5.319    vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/regslice_both_out_V_U/grp_Thresholding_Batch_fu_134_out_V_TDATA[42]
    SLICE_X77Y31         FDRE                                         r  vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      3.300     3.300 r  
    PS9_X0Y0             PS9                          0.000     3.300 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     3.300    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     3.355 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.209     4.564    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.010     2.554 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.324     2.878    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     2.941 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=12978, routed)       1.961     4.902    vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/regslice_both_out_V_U/ap_clk
    SLICE_X77Y31         FDRE                                         r  vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[42]/C
                         clock pessimism              0.756     5.658    
                         clock uncertainty           -0.053     5.605    
    SLICE_X77Y31         FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.007     5.612    vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[42]
  -------------------------------------------------------------------
                         required time                          5.612    
                         arrival time                          -5.319    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.298ns  (required time - arrival time)
  Source:                 vmk180_thin_i/finn_design_0/inst/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_0_U/q0_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E5_INT clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (clk_wizard_0_clk_out1_o2 rise@3.300ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        2.886ns  (logic 1.147ns (39.746%)  route 1.739ns (60.254%))
  Logic Levels:           3  (LOOKAHEAD8=1 LUTCY1=1 LUTCY2=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.605ns = ( 4.905 - 3.300 ) 
    Source Clock Delay      (SCD):    2.431ns
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Uncertainty:      0.053ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.106ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.184ns (routing 0.892ns, distribution 1.292ns)
  Clock Net Delay (Destination): 1.964ns (routing 0.761ns, distribution 1.203ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.394     1.497    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.703    -0.206 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.375     0.169    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     0.247 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=12978, routed)       2.184     2.431    vmk180_thin_i/finn_design_0/inst/ap_clk
    RAMB18_X1Y12         RAMB18E5_INT                                 r  vmk180_thin_i/finn_design_0/inst/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_0_U/q0_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y12         RAMB18E5_INT (Prop_RAMB18_L_CLKARDCLK_DOUTADOUT[0])
                                                      0.884     3.315 f  vmk180_thin_i/finn_design_0/inst/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_0_U/q0_reg_bram_0/DOUTADOUT[0]
                         net (fo=392, routed)         1.113     4.428    vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/B_V_data_1_payload_A_reg[5]_i_4/I2
    SLICE_X80Y7          LUTCY2 (Prop_B6LUT_SLICEL_I2_GE)
                                                      0.087     4.515 f  vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/B_V_data_1_payload_A_reg[5]_i_4/LUTCY2_INST/GE
                         net (fo=1, routed)           0.015     4.530    vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/B_V_data_1_payload_A_reg[5]_i_4_n_3
    SLICE_X80Y7          LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEB_COUTD)
                                                      0.113     4.643 f  vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/B_V_data_1_payload_A_reg[5]_i_2/COUTD
                         net (fo=2, routed)           0.011     4.654    vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[5]_i_1/I4
    SLICE_X80Y7          LUTCY1 (Prop_E5LUT_SLICEL_I4_O)
                                                      0.063     4.717 r  vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[5]_i_1/LUTCY1_INST/O
                         net (fo=2, routed)           0.600     5.317    vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/regslice_both_out_V_U/grp_Thresholding_Batch_fu_134_out_V_TDATA[5]
    SLICE_X77Y33         FDRE                                         r  vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      3.300     3.300 r  
    PS9_X0Y0             PS9                          0.000     3.300 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     3.300    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     3.355 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.209     4.564    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.010     2.554 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.324     2.878    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     2.941 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=12978, routed)       1.964     4.905    vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/regslice_both_out_V_U/ap_clk
    SLICE_X77Y33         FDRE                                         r  vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[5]/C
                         clock pessimism              0.756     5.661    
                         clock uncertainty           -0.053     5.608    
    SLICE_X77Y33         FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.007     5.615    vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[5]
  -------------------------------------------------------------------
                         required time                          5.615    
                         arrival time                          -5.317    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 vmk180_thin_i/finn_design_0/inst/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_0_U/q0_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E5_INT clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (clk_wizard_0_clk_out1_o2 rise@3.300ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        2.872ns  (logic 1.192ns (41.500%)  route 1.680ns (58.500%))
  Logic Levels:           4  (LOOKAHEAD8=1 LUTCY1=1 LUTCY2=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.605ns = ( 4.905 - 3.300 ) 
    Source Clock Delay      (SCD):    2.431ns
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Uncertainty:      0.053ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.106ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.184ns (routing 0.892ns, distribution 1.292ns)
  Clock Net Delay (Destination): 1.964ns (routing 0.761ns, distribution 1.203ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.394     1.497    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.703    -0.206 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.375     0.169    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     0.247 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=12978, routed)       2.184     2.431    vmk180_thin_i/finn_design_0/inst/ap_clk
    RAMB18_X1Y12         RAMB18E5_INT                                 r  vmk180_thin_i/finn_design_0/inst/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_0_U/q0_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y12         RAMB18E5_INT (Prop_RAMB18_L_CLKARDCLK_DOUTADOUT[0])
                                                      0.884     3.315 f  vmk180_thin_i/finn_design_0/inst/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_0_U/q0_reg_bram_0/DOUTADOUT[0]
                         net (fo=392, routed)         1.023     4.338    vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/B_V_data_1_payload_A_reg[46]_i_3/I2
    SLICE_X80Y10         LUTCY2 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.071     4.409 f  vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/B_V_data_1_payload_A_reg[46]_i_3/LUTCY2_INST/O
                         net (fo=3, routed)           0.019     4.428    vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/B_V_data_1_payload_A_reg[46]_i_4/I4
    SLICE_X80Y10         LUTCY2 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.061     4.489 f  vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/B_V_data_1_payload_A_reg[46]_i_4/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     4.489    vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/B_V_data_1_payload_A_reg[46]_i_4_n_5
    SLICE_X80Y10         LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTD)
                                                      0.113     4.602 f  vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/B_V_data_1_payload_A_reg[46]_i_2/COUTD
                         net (fo=2, routed)           0.011     4.613    vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[46]_i_1/I4
    SLICE_X80Y10         LUTCY1 (Prop_E5LUT_SLICEL_I4_O)
                                                      0.063     4.676 r  vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[46]_i_1/LUTCY1_INST/O
                         net (fo=2, routed)           0.627     5.303    vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/regslice_both_out_V_U/grp_Thresholding_Batch_fu_134_out_V_TDATA[46]
    SLICE_X77Y33         FDRE                                         r  vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      3.300     3.300 r  
    PS9_X0Y0             PS9                          0.000     3.300 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     3.300    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     3.355 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.209     4.564    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.010     2.554 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.324     2.878    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     2.941 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=12978, routed)       1.964     4.905    vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/regslice_both_out_V_U/ap_clk
    SLICE_X77Y33         FDRE                                         r  vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[46]/C
                         clock pessimism              0.756     5.661    
                         clock uncertainty           -0.053     5.608    
    SLICE_X77Y33         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.007     5.615    vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[46]
  -------------------------------------------------------------------
                         required time                          5.615    
                         arrival time                          -5.303    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.325ns  (required time - arrival time)
  Source:                 vmk180_thin_i/finn_design_0/inst/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_0_U/q0_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E5_INT clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (clk_wizard_0_clk_out1_o2 rise@3.300ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        2.908ns  (logic 1.206ns (41.478%)  route 1.702ns (58.522%))
  Logic Levels:           4  (LOOKAHEAD8=1 LUTCY1=1 LUTCY2=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.613ns = ( 4.913 - 3.300 ) 
    Source Clock Delay      (SCD):    2.431ns
    Clock Pessimism Removal (CPR):    0.797ns
  Clock Uncertainty:      0.053ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.106ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.184ns (routing 0.892ns, distribution 1.292ns)
  Clock Net Delay (Destination): 1.972ns (routing 0.761ns, distribution 1.211ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.394     1.497    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.703    -0.206 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.375     0.169    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     0.247 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=12978, routed)       2.184     2.431    vmk180_thin_i/finn_design_0/inst/ap_clk
    RAMB18_X1Y12         RAMB18E5_INT                                 r  vmk180_thin_i/finn_design_0/inst/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_0_U/q0_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y12         RAMB18E5_INT (Prop_RAMB18_L_CLKARDCLK_DOUTADOUT[0])
                                                      0.884     3.315 f  vmk180_thin_i/finn_design_0/inst/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_0_U/q0_reg_bram_0/DOUTADOUT[0]
                         net (fo=392, routed)         0.920     4.235    vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/B_V_data_1_payload_A_reg[4]_i_3/I2
    SLICE_X82Y17         LUTCY2 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.085     4.320 f  vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/B_V_data_1_payload_A_reg[4]_i_3/LUTCY2_INST/O
                         net (fo=3, routed)           0.019     4.339    vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/B_V_data_1_payload_A_reg[4]_i_4/I4
    SLICE_X82Y17         LUTCY2 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.061     4.400 f  vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/B_V_data_1_payload_A_reg[4]_i_4/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     4.400    vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/B_V_data_1_payload_A_reg[4]_i_4_n_5
    SLICE_X82Y17         LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTD)
                                                      0.113     4.513 f  vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/B_V_data_1_payload_A_reg[4]_i_2/COUTD
                         net (fo=2, routed)           0.011     4.524    vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[4]_i_1/I4
    SLICE_X82Y17         LUTCY1 (Prop_E5LUT_SLICEL_I4_O)
                                                      0.063     4.587 r  vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[4]_i_1/LUTCY1_INST/O
                         net (fo=2, routed)           0.752     5.339    vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/regslice_both_out_V_U/grp_Thresholding_Batch_fu_134_out_V_TDATA[4]
    SLICE_X75Y32         FDRE                                         r  vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      3.300     3.300 r  
    PS9_X0Y0             PS9                          0.000     3.300 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     3.300    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     3.355 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.209     4.564    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.010     2.554 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.324     2.878    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     2.941 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=12978, routed)       1.972     4.913    vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/regslice_both_out_V_U/ap_clk
    SLICE_X75Y32         FDRE                                         r  vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[4]/C
                         clock pessimism              0.797     5.710    
                         clock uncertainty           -0.053     5.657    
    SLICE_X75Y32         FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.007     5.664    vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[4]
  -------------------------------------------------------------------
                         required time                          5.664    
                         arrival time                          -5.339    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.334ns  (required time - arrival time)
  Source:                 vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sf_fu_190_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (clk_wizard_0_clk_out1_o2 rise@3.300ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 0.576ns (21.470%)  route 2.107ns (78.530%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.628ns = ( 4.928 - 3.300 ) 
    Source Clock Delay      (SCD):    2.532ns
    Clock Pessimism Removal (CPR):    0.797ns
  Clock Uncertainty:      0.053ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.106ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.285ns (routing 0.892ns, distribution 1.393ns)
  Clock Net Delay (Destination): 1.987ns (routing 0.761ns, distribution 1.226ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.394     1.497    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.703    -0.206 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.375     0.169    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     0.247 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=12978, routed)       2.285     2.532    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X67Y82         FDRE                                         r  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.091     2.623 f  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=53, routed)          0.332     2.955    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X68Y80         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.119     3.074 f  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/sf_fu_190[31]_i_8__0/O
                         net (fo=89, routed)          0.442     3.516    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/sf_fu_190[31]_i_8__0_n_3
    SLICE_X67Y81         LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.094     3.610 f  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_CS_iter1_fsm[1]_i_5__1/O
                         net (fo=1, routed)           0.300     3.910    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_CS_iter1_fsm[1]_i_5__1_n_3
    SLICE_X67Y82         LUT5 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.056     3.966 f  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_CS_iter1_fsm[1]_i_3__1/O
                         net (fo=16, routed)          0.330     4.296    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_CS_iter1_fsm[1]_i_3__1_n_3
    SLICE_X66Y82         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.128     4.424 r  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/sf_fu_190[31]_i_7__0/O
                         net (fo=71, routed)          0.295     4.719    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg_0[0]
    SLICE_X68Y79         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.088     4.807 r  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/sf_fu_190[31]_i_1__0/O
                         net (fo=64, routed)          0.408     5.215    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/nf_fu_262
    SLICE_X69Y80         FDRE                                         r  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sf_fu_190_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      3.300     3.300 r  
    PS9_X0Y0             PS9                          0.000     3.300 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     3.300    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     3.355 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.209     4.564    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.010     2.554 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.324     2.878    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     2.941 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=12978, routed)       1.987     4.928    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_clk
    SLICE_X69Y80         FDRE                                         r  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sf_fu_190_reg[10]/C
                         clock pessimism              0.797     5.725    
                         clock uncertainty           -0.053     5.672    
    SLICE_X69Y80         FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.123     5.549    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sf_fu_190_reg[10]
  -------------------------------------------------------------------
                         required time                          5.549    
                         arrival time                          -5.215    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (required time - arrival time)
  Source:                 vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sf_fu_190_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (clk_wizard_0_clk_out1_o2 rise@3.300ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 0.576ns (21.470%)  route 2.107ns (78.530%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.628ns = ( 4.928 - 3.300 ) 
    Source Clock Delay      (SCD):    2.532ns
    Clock Pessimism Removal (CPR):    0.797ns
  Clock Uncertainty:      0.053ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.106ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.285ns (routing 0.892ns, distribution 1.393ns)
  Clock Net Delay (Destination): 1.987ns (routing 0.761ns, distribution 1.226ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.394     1.497    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.703    -0.206 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.375     0.169    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     0.247 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=12978, routed)       2.285     2.532    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X67Y82         FDRE                                         r  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.091     2.623 f  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=53, routed)          0.332     2.955    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X68Y80         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.119     3.074 f  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/sf_fu_190[31]_i_8__0/O
                         net (fo=89, routed)          0.442     3.516    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/sf_fu_190[31]_i_8__0_n_3
    SLICE_X67Y81         LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.094     3.610 f  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_CS_iter1_fsm[1]_i_5__1/O
                         net (fo=1, routed)           0.300     3.910    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_CS_iter1_fsm[1]_i_5__1_n_3
    SLICE_X67Y82         LUT5 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.056     3.966 f  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_CS_iter1_fsm[1]_i_3__1/O
                         net (fo=16, routed)          0.330     4.296    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_CS_iter1_fsm[1]_i_3__1_n_3
    SLICE_X66Y82         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.128     4.424 r  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/sf_fu_190[31]_i_7__0/O
                         net (fo=71, routed)          0.295     4.719    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg_0[0]
    SLICE_X68Y79         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.088     4.807 r  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/sf_fu_190[31]_i_1__0/O
                         net (fo=64, routed)          0.408     5.215    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/nf_fu_262
    SLICE_X69Y80         FDRE                                         r  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sf_fu_190_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      3.300     3.300 r  
    PS9_X0Y0             PS9                          0.000     3.300 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     3.300    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     3.355 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.209     4.564    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.010     2.554 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.324     2.878    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     2.941 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=12978, routed)       1.987     4.928    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_clk
    SLICE_X69Y80         FDRE                                         r  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sf_fu_190_reg[1]/C
                         clock pessimism              0.797     5.725    
                         clock uncertainty           -0.053     5.672    
    SLICE_X69Y80         FDRE (Setup_CFF2_SLICEM_C_R)
                                                     -0.123     5.549    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sf_fu_190_reg[1]
  -------------------------------------------------------------------
                         required time                          5.549    
                         arrival time                          -5.215    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (required time - arrival time)
  Source:                 vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sf_fu_190_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (clk_wizard_0_clk_out1_o2 rise@3.300ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 0.576ns (21.470%)  route 2.107ns (78.530%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.628ns = ( 4.928 - 3.300 ) 
    Source Clock Delay      (SCD):    2.532ns
    Clock Pessimism Removal (CPR):    0.797ns
  Clock Uncertainty:      0.053ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.106ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.285ns (routing 0.892ns, distribution 1.393ns)
  Clock Net Delay (Destination): 1.987ns (routing 0.761ns, distribution 1.226ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.394     1.497    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.703    -0.206 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.375     0.169    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     0.247 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=12978, routed)       2.285     2.532    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X67Y82         FDRE                                         r  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.091     2.623 f  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=53, routed)          0.332     2.955    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X68Y80         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.119     3.074 f  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/sf_fu_190[31]_i_8__0/O
                         net (fo=89, routed)          0.442     3.516    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/sf_fu_190[31]_i_8__0_n_3
    SLICE_X67Y81         LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.094     3.610 f  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_CS_iter1_fsm[1]_i_5__1/O
                         net (fo=1, routed)           0.300     3.910    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_CS_iter1_fsm[1]_i_5__1_n_3
    SLICE_X67Y82         LUT5 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.056     3.966 f  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_CS_iter1_fsm[1]_i_3__1/O
                         net (fo=16, routed)          0.330     4.296    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_CS_iter1_fsm[1]_i_3__1_n_3
    SLICE_X66Y82         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.128     4.424 r  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/sf_fu_190[31]_i_7__0/O
                         net (fo=71, routed)          0.295     4.719    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg_0[0]
    SLICE_X68Y79         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.088     4.807 r  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/sf_fu_190[31]_i_1__0/O
                         net (fo=64, routed)          0.408     5.215    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/nf_fu_262
    SLICE_X69Y80         FDRE                                         r  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sf_fu_190_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      3.300     3.300 r  
    PS9_X0Y0             PS9                          0.000     3.300 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     3.300    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     3.355 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.209     4.564    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.010     2.554 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.324     2.878    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     2.941 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=12978, routed)       1.987     4.928    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_clk
    SLICE_X69Y80         FDRE                                         r  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sf_fu_190_reg[23]/C
                         clock pessimism              0.797     5.725    
                         clock uncertainty           -0.053     5.672    
    SLICE_X69Y80         FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.123     5.549    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sf_fu_190_reg[23]
  -------------------------------------------------------------------
                         required time                          5.549    
                         arrival time                          -5.215    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (required time - arrival time)
  Source:                 vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sf_fu_190_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (clk_wizard_0_clk_out1_o2 rise@3.300ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 0.576ns (21.470%)  route 2.107ns (78.530%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.628ns = ( 4.928 - 3.300 ) 
    Source Clock Delay      (SCD):    2.532ns
    Clock Pessimism Removal (CPR):    0.797ns
  Clock Uncertainty:      0.053ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.106ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.285ns (routing 0.892ns, distribution 1.393ns)
  Clock Net Delay (Destination): 1.987ns (routing 0.761ns, distribution 1.226ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.394     1.497    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.703    -0.206 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.375     0.169    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     0.247 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=12978, routed)       2.285     2.532    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X67Y82         FDRE                                         r  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.091     2.623 f  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=53, routed)          0.332     2.955    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X68Y80         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.119     3.074 f  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/sf_fu_190[31]_i_8__0/O
                         net (fo=89, routed)          0.442     3.516    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/sf_fu_190[31]_i_8__0_n_3
    SLICE_X67Y81         LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.094     3.610 f  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_CS_iter1_fsm[1]_i_5__1/O
                         net (fo=1, routed)           0.300     3.910    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_CS_iter1_fsm[1]_i_5__1_n_3
    SLICE_X67Y82         LUT5 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.056     3.966 f  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_CS_iter1_fsm[1]_i_3__1/O
                         net (fo=16, routed)          0.330     4.296    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_CS_iter1_fsm[1]_i_3__1_n_3
    SLICE_X66Y82         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.128     4.424 r  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/sf_fu_190[31]_i_7__0/O
                         net (fo=71, routed)          0.295     4.719    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg_0[0]
    SLICE_X68Y79         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.088     4.807 r  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/sf_fu_190[31]_i_1__0/O
                         net (fo=64, routed)          0.408     5.215    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/nf_fu_262
    SLICE_X69Y80         FDRE                                         r  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sf_fu_190_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      3.300     3.300 r  
    PS9_X0Y0             PS9                          0.000     3.300 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     3.300    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     3.355 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.209     4.564    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.010     2.554 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.324     2.878    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     2.941 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=12978, routed)       1.987     4.928    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_clk
    SLICE_X69Y80         FDRE                                         r  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sf_fu_190_reg[4]/C
                         clock pessimism              0.797     5.725    
                         clock uncertainty           -0.053     5.672    
    SLICE_X69Y80         FDRE (Setup_AFF2_SLICEM_C_R)
                                                     -0.123     5.549    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sf_fu_190_reg[4]
  -------------------------------------------------------------------
                         required time                          5.549    
                         arrival time                          -5.215    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.367ns  (required time - arrival time)
  Source:                 vmk180_thin_i/finn_design_0/inst/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_0_U/q0_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E5_INT clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (clk_wizard_0_clk_out1_o2 rise@3.300ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        2.814ns  (logic 1.147ns (40.757%)  route 1.667ns (59.243%))
  Logic Levels:           3  (LOOKAHEAD8=1 LUTCY1=1 LUTCY2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 4.902 - 3.300 ) 
    Source Clock Delay      (SCD):    2.431ns
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Uncertainty:      0.053ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.106ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.184ns (routing 0.892ns, distribution 1.292ns)
  Clock Net Delay (Destination): 1.961ns (routing 0.761ns, distribution 1.200ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.394     1.497    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.703    -0.206 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.375     0.169    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     0.247 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=12978, routed)       2.184     2.431    vmk180_thin_i/finn_design_0/inst/ap_clk
    RAMB18_X1Y12         RAMB18E5_INT                                 r  vmk180_thin_i/finn_design_0/inst/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_0_U/q0_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y12         RAMB18E5_INT (Prop_RAMB18_L_CLKARDCLK_DOUTADOUT[0])
                                                      0.884     3.315 f  vmk180_thin_i/finn_design_0/inst/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_0_U/q0_reg_bram_0/DOUTADOUT[0]
                         net (fo=392, routed)         1.077     4.392    vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/B_V_data_1_payload_A_reg[42]_i_4/I2
    SLICE_X78Y2          LUTCY2 (Prop_B6LUT_SLICEL_I2_GE)
                                                      0.087     4.479 f  vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/B_V_data_1_payload_A_reg[42]_i_4/LUTCY2_INST/GE
                         net (fo=1, routed)           0.015     4.494    vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/B_V_data_1_payload_A_reg[42]_i_4_n_3
    SLICE_X78Y2          LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEB_COUTD)
                                                      0.113     4.607 f  vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/B_V_data_1_payload_A_reg[42]_i_2/COUTD
                         net (fo=2, routed)           0.011     4.618    vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[42]_i_1/I4
    SLICE_X78Y2          LUTCY1 (Prop_E5LUT_SLICEL_I4_O)
                                                      0.063     4.681 r  vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[42]_i_1/LUTCY1_INST/O
                         net (fo=2, routed)           0.564     5.245    vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/regslice_both_out_V_U/grp_Thresholding_Batch_fu_134_out_V_TDATA[42]
    SLICE_X77Y31         FDRE                                         r  vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      3.300     3.300 r  
    PS9_X0Y0             PS9                          0.000     3.300 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     3.300    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     3.355 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.209     4.564    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.010     2.554 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.324     2.878    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     2.941 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=12978, routed)       1.961     4.902    vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/regslice_both_out_V_U/ap_clk
    SLICE_X77Y31         FDRE                                         r  vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[42]/C
                         clock pessimism              0.756     5.658    
                         clock uncertainty           -0.053     5.605    
    SLICE_X77Y31         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.007     5.612    vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[42]
  -------------------------------------------------------------------
                         required time                          5.612    
                         arrival time                          -5.245    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.371ns  (required time - arrival time)
  Source:                 vmk180_thin_i/finn_design_0/inst/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_0_U/q0_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E5_INT clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (clk_wizard_0_clk_out1_o2 rise@3.300ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        2.813ns  (logic 1.147ns (40.774%)  route 1.666ns (59.226%))
  Logic Levels:           3  (LOOKAHEAD8=1 LUTCY1=1 LUTCY2=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.605ns = ( 4.905 - 3.300 ) 
    Source Clock Delay      (SCD):    2.431ns
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Uncertainty:      0.053ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.106ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.184ns (routing 0.892ns, distribution 1.292ns)
  Clock Net Delay (Destination): 1.964ns (routing 0.761ns, distribution 1.203ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.394     1.497    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.703    -0.206 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.375     0.169    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     0.247 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=12978, routed)       2.184     2.431    vmk180_thin_i/finn_design_0/inst/ap_clk
    RAMB18_X1Y12         RAMB18E5_INT                                 r  vmk180_thin_i/finn_design_0/inst/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_0_U/q0_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y12         RAMB18E5_INT (Prop_RAMB18_L_CLKARDCLK_DOUTADOUT[0])
                                                      0.884     3.315 f  vmk180_thin_i/finn_design_0/inst/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_0_U/q0_reg_bram_0/DOUTADOUT[0]
                         net (fo=392, routed)         1.006     4.321    vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/B_V_data_1_payload_A_reg[45]_i_4/I2
    SLICE_X76Y2          LUTCY2 (Prop_B6LUT_SLICEL_I2_GE)
                                                      0.087     4.408 f  vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/B_V_data_1_payload_A_reg[45]_i_4/LUTCY2_INST/GE
                         net (fo=1, routed)           0.015     4.423    vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/B_V_data_1_payload_A_reg[45]_i_4_n_3
    SLICE_X76Y2          LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEB_COUTD)
                                                      0.113     4.536 f  vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/B_V_data_1_payload_A_reg[45]_i_2/COUTD
                         net (fo=2, routed)           0.011     4.547    vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[45]_i_1/I4
    SLICE_X76Y2          LUTCY1 (Prop_E5LUT_SLICEL_I4_O)
                                                      0.063     4.610 r  vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[45]_i_1/LUTCY1_INST/O
                         net (fo=2, routed)           0.634     5.244    vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/regslice_both_out_V_U/grp_Thresholding_Batch_fu_134_out_V_TDATA[45]
    SLICE_X77Y33         FDRE                                         r  vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      3.300     3.300 r  
    PS9_X0Y0             PS9                          0.000     3.300 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     3.300    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     3.355 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.209     4.564    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.010     2.554 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.324     2.878    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     2.941 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=12978, routed)       1.964     4.905    vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/regslice_both_out_V_U/ap_clk
    SLICE_X77Y33         FDRE                                         r  vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[45]/C
                         clock pessimism              0.756     5.661    
                         clock uncertainty           -0.053     5.608    
    SLICE_X77Y33         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.007     5.615    vmk180_thin_i/finn_design_0/inst/finn_design_i/Thresholding_Batch_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[45]
  -------------------------------------------------------------------
                         required time                          5.615    
                         arrival time                          -5.244    
  -------------------------------------------------------------------
                         slack                                  0.371    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0_63_10_10/SP/RAMS64_INST/CLK
                            (rising edge-triggered cell RAMS64E5 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.RdOut_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_wizard_0_clk_out1_o2 rise@0.000ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.110ns (86.614%)  route 0.017ns (13.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    0.811ns
  Clock Net Delay (Source):      1.382ns (routing 0.540ns, distribution 0.842ns)
  Clock Net Delay (Destination): 1.689ns (routing 0.683ns, distribution 1.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.821     0.863    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.464    -0.601 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.216    -0.385    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045    -0.340 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=12978, routed)       1.382     1.042    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0_63_10_10/SP/CLK
    SLICE_X69Y70         RAMS64E5                                     r  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0_63_10_10/SP/RAMS64_INST/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y70         RAMS64E5 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.110     1.152 r  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0_63_10_10/SP/RAMS64_INST/O
                         net (fo=1, routed)           0.017     1.169    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.RdOut0[10]
    SLICE_X69Y70         FDRE                                         r  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.RdOut_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.983     1.063    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.178    -0.115 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.275     0.160    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.221 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=12978, routed)       1.689     1.910    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/ap_clk
    SLICE_X69Y70         FDRE                                         r  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.RdOut_reg[10]/C
                         clock pessimism             -0.811     1.099    
    SLICE_X69Y70         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     1.134    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.RdOut_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.134    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0_63_18_18/SP/RAMS64_INST/CLK
                            (rising edge-triggered cell RAMS64E5 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.RdOut_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_wizard_0_clk_out1_o2 rise@0.000ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.110ns (86.614%)  route 0.017ns (13.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    1.041ns
    Clock Pessimism Removal (CPR):    0.812ns
  Clock Net Delay (Source):      1.381ns (routing 0.540ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.689ns (routing 0.683ns, distribution 1.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.821     0.863    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.464    -0.601 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.216    -0.385    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045    -0.340 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=12978, routed)       1.381     1.041    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0_63_18_18/SP/CLK
    SLICE_X69Y69         RAMS64E5                                     r  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0_63_18_18/SP/RAMS64_INST/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y69         RAMS64E5 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.110     1.151 r  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0_63_18_18/SP/RAMS64_INST/O
                         net (fo=1, routed)           0.017     1.168    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.RdOut0[18]
    SLICE_X69Y69         FDRE                                         r  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.RdOut_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.983     1.063    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.178    -0.115 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.275     0.160    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.221 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=12978, routed)       1.689     1.910    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/ap_clk
    SLICE_X69Y69         FDRE                                         r  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.RdOut_reg[18]/C
                         clock pessimism             -0.812     1.098    
    SLICE_X69Y69         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     1.133    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.RdOut_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.133    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0_63_32_32/SP/RAMS64_INST/CLK
                            (rising edge-triggered cell RAMS64E5 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.RdOut_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_wizard_0_clk_out1_o2 rise@0.000ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.110ns (86.614%)  route 0.017ns (13.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    0.797ns
  Clock Net Delay (Source):      1.367ns (routing 0.540ns, distribution 0.827ns)
  Clock Net Delay (Destination): 1.660ns (routing 0.683ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.821     0.863    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.464    -0.601 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.216    -0.385    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045    -0.340 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=12978, routed)       1.367     1.027    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0_63_32_32/SP/CLK
    SLICE_X77Y67         RAMS64E5                                     r  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0_63_32_32/SP/RAMS64_INST/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y67         RAMS64E5 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.110     1.137 r  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0_63_32_32/SP/RAMS64_INST/O
                         net (fo=1, routed)           0.017     1.154    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.RdOut0[32]
    SLICE_X77Y67         FDRE                                         r  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.RdOut_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.983     1.063    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.178    -0.115 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.275     0.160    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.221 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=12978, routed)       1.660     1.881    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/ap_clk
    SLICE_X77Y67         FDRE                                         r  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.RdOut_reg[32]/C
                         clock pessimism             -0.797     1.084    
    SLICE_X77Y67         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     1.119    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.RdOut_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0_63_47_47/SP/RAMS64_INST/CLK
                            (rising edge-triggered cell RAMS64E5 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.RdOut_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_wizard_0_clk_out1_o2 rise@0.000ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.110ns (86.614%)  route 0.017ns (13.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    0.797ns
  Clock Net Delay (Source):      1.367ns (routing 0.540ns, distribution 0.827ns)
  Clock Net Delay (Destination): 1.660ns (routing 0.683ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.821     0.863    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.464    -0.601 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.216    -0.385    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045    -0.340 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=12978, routed)       1.367     1.027    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0_63_47_47/SP/CLK
    SLICE_X77Y66         RAMS64E5                                     r  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0_63_47_47/SP/RAMS64_INST/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y66         RAMS64E5 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.110     1.137 r  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0_63_47_47/SP/RAMS64_INST/O
                         net (fo=1, routed)           0.017     1.154    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.RdOut0[47]
    SLICE_X77Y66         FDRE                                         r  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.RdOut_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.983     1.063    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.178    -0.115 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.275     0.160    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.221 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=12978, routed)       1.660     1.881    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/ap_clk
    SLICE_X77Y66         FDRE                                         r  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.RdOut_reg[47]/C
                         clock pessimism             -0.797     1.084    
    SLICE_X77Y66         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     1.119    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.RdOut_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0_63_54_54/SP/RAMS64_INST/CLK
                            (rising edge-triggered cell RAMS64E5 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.RdOut_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_wizard_0_clk_out1_o2 rise@0.000ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.110ns (86.614%)  route 0.017ns (13.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.892ns
    Source Clock Delay      (SCD):    1.034ns
    Clock Pessimism Removal (CPR):    0.801ns
  Clock Net Delay (Source):      1.374ns (routing 0.540ns, distribution 0.834ns)
  Clock Net Delay (Destination): 1.671ns (routing 0.683ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.821     0.863    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.464    -0.601 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.216    -0.385    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045    -0.340 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=12978, routed)       1.374     1.034    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0_63_54_54/SP/CLK
    SLICE_X75Y66         RAMS64E5                                     r  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0_63_54_54/SP/RAMS64_INST/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y66         RAMS64E5 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.110     1.144 r  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0_63_54_54/SP/RAMS64_INST/O
                         net (fo=1, routed)           0.017     1.161    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.RdOut0[54]
    SLICE_X75Y66         FDRE                                         r  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.RdOut_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.983     1.063    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.178    -0.115 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.275     0.160    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.221 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=12978, routed)       1.671     1.892    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/ap_clk
    SLICE_X75Y66         FDRE                                         r  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.RdOut_reg[54]/C
                         clock pessimism             -0.801     1.091    
    SLICE_X75Y66         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     1.126    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.RdOut_reg[54]
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0_63_10_10/SP/RAMS64_INST/CLK
                            (rising edge-triggered cell RAMS64E5 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2_wstrm/inst/core/genUnpumped.mem/blkStage2.RdOut_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_wizard_0_clk_out1_o2 rise@0.000ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.110ns (86.614%)  route 0.017ns (13.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.917ns
    Source Clock Delay      (SCD):    1.048ns
    Clock Pessimism Removal (CPR):    0.812ns
  Clock Net Delay (Source):      1.388ns (routing 0.540ns, distribution 0.848ns)
  Clock Net Delay (Destination): 1.696ns (routing 0.683ns, distribution 1.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.821     0.863    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.464    -0.601 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.216    -0.385    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045    -0.340 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=12978, routed)       1.388     1.048    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0_63_10_10/SP/CLK
    SLICE_X63Y87         RAMS64E5                                     r  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0_63_10_10/SP/RAMS64_INST/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         RAMS64E5 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.110     1.158 r  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0_63_10_10/SP/RAMS64_INST/O
                         net (fo=1, routed)           0.017     1.175    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2_wstrm/inst/core/genUnpumped.mem/blkStage2.RdOut0[10]
    SLICE_X63Y87         FDRE                                         r  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2_wstrm/inst/core/genUnpumped.mem/blkStage2.RdOut_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.983     1.063    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.178    -0.115 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.275     0.160    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.221 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=12978, routed)       1.696     1.917    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2_wstrm/inst/core/genUnpumped.mem/ap_clk
    SLICE_X63Y87         FDRE                                         r  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2_wstrm/inst/core/genUnpumped.mem/blkStage2.RdOut_reg[10]/C
                         clock pessimism             -0.812     1.105    
    SLICE_X63Y87         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     1.140    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2_wstrm/inst/core/genUnpumped.mem/blkStage2.RdOut_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0_63_18_18/SP/RAMS64_INST/CLK
                            (rising edge-triggered cell RAMS64E5 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2_wstrm/inst/core/genUnpumped.mem/blkStage2.RdOut_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_wizard_0_clk_out1_o2 rise@0.000ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.110ns (86.614%)  route 0.017ns (13.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    1.044ns
    Clock Pessimism Removal (CPR):    0.803ns
  Clock Net Delay (Source):      1.384ns (routing 0.540ns, distribution 0.844ns)
  Clock Net Delay (Destination): 1.683ns (routing 0.683ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.821     0.863    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.464    -0.601 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.216    -0.385    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045    -0.340 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=12978, routed)       1.384     1.044    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0_63_18_18/SP/CLK
    SLICE_X63Y88         RAMS64E5                                     r  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0_63_18_18/SP/RAMS64_INST/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y88         RAMS64E5 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.110     1.154 r  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0_63_18_18/SP/RAMS64_INST/O
                         net (fo=1, routed)           0.017     1.171    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2_wstrm/inst/core/genUnpumped.mem/blkStage2.RdOut0[18]
    SLICE_X63Y88         FDRE                                         r  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2_wstrm/inst/core/genUnpumped.mem/blkStage2.RdOut_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.983     1.063    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.178    -0.115 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.275     0.160    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.221 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=12978, routed)       1.683     1.904    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2_wstrm/inst/core/genUnpumped.mem/ap_clk
    SLICE_X63Y88         FDRE                                         r  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2_wstrm/inst/core/genUnpumped.mem/blkStage2.RdOut_reg[18]/C
                         clock pessimism             -0.803     1.101    
    SLICE_X63Y88         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     1.136    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2_wstrm/inst/core/genUnpumped.mem/blkStage2.RdOut_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0_63_32_32/SP/RAMS64_INST/CLK
                            (rising edge-triggered cell RAMS64E5 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2_wstrm/inst/core/genUnpumped.mem/blkStage2.RdOut_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_wizard_0_clk_out1_o2 rise@0.000ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.110ns (86.614%)  route 0.017ns (13.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.071ns
    Clock Pessimism Removal (CPR):    0.814ns
  Clock Net Delay (Source):      1.411ns (routing 0.540ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.722ns (routing 0.683ns, distribution 1.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.821     0.863    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.464    -0.601 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.216    -0.385    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045    -0.340 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=12978, routed)       1.411     1.071    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0_63_32_32/SP/CLK
    SLICE_X65Y92         RAMS64E5                                     r  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0_63_32_32/SP/RAMS64_INST/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y92         RAMS64E5 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.110     1.181 r  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0_63_32_32/SP/RAMS64_INST/O
                         net (fo=1, routed)           0.017     1.198    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2_wstrm/inst/core/genUnpumped.mem/blkStage2.RdOut0[32]
    SLICE_X65Y92         FDRE                                         r  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2_wstrm/inst/core/genUnpumped.mem/blkStage2.RdOut_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.983     1.063    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.178    -0.115 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.275     0.160    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.221 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=12978, routed)       1.722     1.943    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2_wstrm/inst/core/genUnpumped.mem/ap_clk
    SLICE_X65Y92         FDRE                                         r  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2_wstrm/inst/core/genUnpumped.mem/blkStage2.RdOut_reg[32]/C
                         clock pessimism             -0.814     1.128    
    SLICE_X65Y92         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     1.163    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2_wstrm/inst/core/genUnpumped.mem/blkStage2.RdOut_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0_63_61_61/SP/RAMS64_INST/CLK
                            (rising edge-triggered cell RAMS64E5 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2_wstrm/inst/core/genUnpumped.mem/blkStage2.RdOut_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_wizard_0_clk_out1_o2 rise@0.000ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.110ns (86.614%)  route 0.017ns (13.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    1.045ns
    Clock Pessimism Removal (CPR):    0.802ns
  Clock Net Delay (Source):      1.385ns (routing 0.540ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.683ns (routing 0.683ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.821     0.863    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.464    -0.601 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.216    -0.385    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045    -0.340 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=12978, routed)       1.385     1.045    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0_63_61_61/SP/CLK
    SLICE_X63Y90         RAMS64E5                                     r  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0_63_61_61/SP/RAMS64_INST/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         RAMS64E5 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.110     1.155 r  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0_63_61_61/SP/RAMS64_INST/O
                         net (fo=1, routed)           0.017     1.172    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2_wstrm/inst/core/genUnpumped.mem/blkStage2.RdOut0[61]
    SLICE_X63Y90         FDRE                                         r  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2_wstrm/inst/core/genUnpumped.mem/blkStage2.RdOut_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.983     1.063    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.178    -0.115 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.275     0.160    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.221 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=12978, routed)       1.683     1.904    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2_wstrm/inst/core/genUnpumped.mem/ap_clk
    SLICE_X63Y90         FDRE                                         r  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2_wstrm/inst/core/genUnpumped.mem/blkStage2.RdOut_reg[61]/C
                         clock pessimism             -0.802     1.102    
    SLICE_X63Y90         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     1.137    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2_wstrm/inst/core/genUnpumped.mem/blkStage2.RdOut_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_3/MatrixVectorActivation_3_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0_7_26_26/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_3/MatrixVectorActivation_3_wstrm/inst/core/genUnpumped.mem/blkStage2.RdOut_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_wizard_0_clk_out1_o2 rise@0.000ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.110ns (86.614%)  route 0.017ns (13.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.883ns
    Source Clock Delay      (SCD):    1.026ns
    Clock Pessimism Removal (CPR):    0.800ns
  Clock Net Delay (Source):      1.366ns (routing 0.540ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.662ns (routing 0.683ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.821     0.863    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.464    -0.601 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.216    -0.385    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045    -0.340 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=12978, routed)       1.366     1.026    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_3/MatrixVectorActivation_3_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0_7_26_26/WCLK
    SLICE_X77Y61         RAMS32                                       r  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_3/MatrixVectorActivation_3_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0_7_26_26/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y61         RAMS32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.110     1.136 r  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_3/MatrixVectorActivation_3_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0_7_26_26/SP/O
                         net (fo=1, routed)           0.017     1.153    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_3/MatrixVectorActivation_3_wstrm/inst/core/genUnpumped.mem/blkStage2.RdOut0[26]
    SLICE_X77Y61         FDRE                                         r  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_3/MatrixVectorActivation_3_wstrm/inst/core/genUnpumped.mem/blkStage2.RdOut_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vmk180_thin_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.983     1.063    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.178    -0.115 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.275     0.160    vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y8          MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.221 r  vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X1Y1 (CLOCK_ROOT)    net (fo=12978, routed)       1.662     1.883    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_3/MatrixVectorActivation_3_wstrm/inst/core/genUnpumped.mem/ap_clk
    SLICE_X77Y61         FDRE                                         r  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_3/MatrixVectorActivation_3_wstrm/inst/core/genUnpumped.mem/blkStage2.RdOut_reg[26]/C
                         clock pessimism             -0.800     1.083    
    SLICE_X77Y61         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     1.118    vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_3/MatrixVectorActivation_3_wstrm/inst/core/genUnpumped.mem/blkStage2.RdOut_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wizard_0_clk_out1_o2
Waveform(ns):       { 0.000 1.650 }
Period(ns):         3.300
Sources:            { vmk180_thin_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2 }

Check Type        Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMS64E5/CLK  n/a            1.213         3.300       2.087      SLICE_X69Y70  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0_63_0_0/SP/RAMS64_INST/CLK
Min Period        n/a     RAMS64E5/CLK  n/a            1.213         3.300       2.087      SLICE_X69Y70  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0_63_10_10/SP/RAMS64_INST/CLK
Min Period        n/a     RAMS64E5/CLK  n/a            1.213         3.300       2.087      SLICE_X69Y70  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0_63_11_11/SP/RAMS64_INST/CLK
Min Period        n/a     RAMS64E5/CLK  n/a            1.213         3.300       2.087      SLICE_X69Y70  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0_63_12_12/SP/RAMS64_INST/CLK
Min Period        n/a     RAMS64E5/CLK  n/a            1.213         3.300       2.087      SLICE_X69Y70  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0_63_13_13/SP/RAMS64_INST/CLK
Min Period        n/a     RAMS64E5/CLK  n/a            1.213         3.300       2.087      SLICE_X69Y70  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0_63_14_14/SP/RAMS64_INST/CLK
Min Period        n/a     RAMS64E5/CLK  n/a            1.213         3.300       2.087      SLICE_X69Y70  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0_63_15_15/SP/RAMS64_INST/CLK
Min Period        n/a     RAMS64E5/CLK  n/a            1.213         3.300       2.087      SLICE_X69Y70  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0_63_16_16/SP/RAMS64_INST/CLK
Min Period        n/a     RAMS64E5/CLK  n/a            1.213         3.300       2.087      SLICE_X69Y69  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0_63_17_17/SP/RAMS64_INST/CLK
Min Period        n/a     RAMS64E5/CLK  n/a            1.213         3.300       2.087      SLICE_X69Y69  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0_63_18_18/SP/RAMS64_INST/CLK
Low Pulse Width   Slow    RAMS64E5/CLK  n/a            0.606         1.650       1.044      SLICE_X69Y70  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0_63_0_0/SP/RAMS64_INST/CLK
Low Pulse Width   Fast    RAMS64E5/CLK  n/a            0.606         1.650       1.044      SLICE_X69Y70  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0_63_0_0/SP/RAMS64_INST/CLK
Low Pulse Width   Slow    RAMS64E5/CLK  n/a            0.606         1.650       1.044      SLICE_X69Y70  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0_63_10_10/SP/RAMS64_INST/CLK
Low Pulse Width   Fast    RAMS64E5/CLK  n/a            0.606         1.650       1.044      SLICE_X69Y70  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0_63_10_10/SP/RAMS64_INST/CLK
Low Pulse Width   Slow    RAMS64E5/CLK  n/a            0.606         1.650       1.044      SLICE_X69Y70  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0_63_11_11/SP/RAMS64_INST/CLK
Low Pulse Width   Fast    RAMS64E5/CLK  n/a            0.606         1.650       1.044      SLICE_X69Y70  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0_63_11_11/SP/RAMS64_INST/CLK
Low Pulse Width   Slow    RAMS64E5/CLK  n/a            0.606         1.650       1.044      SLICE_X69Y70  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0_63_12_12/SP/RAMS64_INST/CLK
Low Pulse Width   Fast    RAMS64E5/CLK  n/a            0.606         1.650       1.044      SLICE_X69Y70  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0_63_12_12/SP/RAMS64_INST/CLK
Low Pulse Width   Slow    RAMS64E5/CLK  n/a            0.606         1.650       1.044      SLICE_X69Y70  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0_63_13_13/SP/RAMS64_INST/CLK
Low Pulse Width   Fast    RAMS64E5/CLK  n/a            0.606         1.650       1.044      SLICE_X69Y70  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0_63_13_13/SP/RAMS64_INST/CLK
High Pulse Width  Slow    RAMS64E5/CLK  n/a            0.606         1.650       1.044      SLICE_X69Y70  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0_63_0_0/SP/RAMS64_INST/CLK
High Pulse Width  Fast    RAMS64E5/CLK  n/a            0.606         1.650       1.044      SLICE_X69Y70  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0_63_0_0/SP/RAMS64_INST/CLK
High Pulse Width  Slow    RAMS64E5/CLK  n/a            0.606         1.650       1.044      SLICE_X69Y70  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0_63_10_10/SP/RAMS64_INST/CLK
High Pulse Width  Fast    RAMS64E5/CLK  n/a            0.606         1.650       1.044      SLICE_X69Y70  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0_63_10_10/SP/RAMS64_INST/CLK
High Pulse Width  Slow    RAMS64E5/CLK  n/a            0.606         1.650       1.044      SLICE_X69Y70  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0_63_11_11/SP/RAMS64_INST/CLK
High Pulse Width  Fast    RAMS64E5/CLK  n/a            0.606         1.650       1.044      SLICE_X69Y70  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0_63_11_11/SP/RAMS64_INST/CLK
High Pulse Width  Slow    RAMS64E5/CLK  n/a            0.606         1.650       1.044      SLICE_X69Y70  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0_63_12_12/SP/RAMS64_INST/CLK
High Pulse Width  Fast    RAMS64E5/CLK  n/a            0.606         1.650       1.044      SLICE_X69Y70  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0_63_12_12/SP/RAMS64_INST/CLK
High Pulse Width  Slow    RAMS64E5/CLK  n/a            0.606         1.650       1.044      SLICE_X69Y70  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0_63_13_13/SP/RAMS64_INST/CLK
High Pulse Width  Fast    RAMS64E5/CLK  n/a            0.606         1.650       1.044      SLICE_X69Y70  vmk180_thin_i/finn_design_0/inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0_63_13_13/SP/RAMS64_INST/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_wizard_0_clk_out1_o2
  To Clock:  clk_wizard_0_clk_out1

Setup :            0  Failing Endpoints,  Worst Slack       18.934ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.934ns  (required time - arrival time)
  Source:                 vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1  {rise@0.000ns fall@3.300ns period=6.600ns})
  Path Group:             clk_wizard_0_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.800ns  (MaxDelay Path 19.800ns)
  Data Path Delay:        0.874ns  (logic 0.092ns (10.526%)  route 0.782ns (89.474%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 19.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y35                                      0.000     0.000 r  vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[30]/C
    SLICE_X52Y35         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     0.092 r  vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[30]/Q
                         net (fo=1, routed)           0.782     0.874    vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[30]
    SLICE_X52Y32         FDRE                                         r  vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   19.800    19.800    
    SLICE_X52Y32         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.008    19.808    vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[30]
  -------------------------------------------------------------------
                         required time                         19.808    
                         arrival time                          -0.874    
  -------------------------------------------------------------------
                         slack                                 18.934    

Slack (MET) :             18.976ns  (required time - arrival time)
  Source:                 vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1  {rise@0.000ns fall@3.300ns period=6.600ns})
  Path Group:             clk_wizard_0_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.800ns  (MaxDelay Path 19.800ns)
  Data Path Delay:        0.830ns  (logic 0.092ns (11.084%)  route 0.738ns (88.916%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 19.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y33                                      0.000     0.000 r  vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[46]/C
    SLICE_X52Y33         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     0.092 r  vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[46]/Q
                         net (fo=1, routed)           0.738     0.830    vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[46]
    SLICE_X51Y31         FDRE                                         r  vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   19.800    19.800    
    SLICE_X51Y31         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.006    19.806    vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]
  -------------------------------------------------------------------
                         required time                         19.806    
                         arrival time                          -0.830    
  -------------------------------------------------------------------
                         slack                                 18.976    

Slack (MET) :             19.132ns  (required time - arrival time)
  Source:                 vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1  {rise@0.000ns fall@3.300ns period=6.600ns})
  Path Group:             clk_wizard_0_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.800ns  (MaxDelay Path 19.800ns)
  Data Path Delay:        0.676ns  (logic 0.092ns (13.609%)  route 0.584ns (86.391%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 19.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30                                      0.000     0.000 r  vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[19]/C
    SLICE_X52Y30         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.092     0.092 r  vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[19]/Q
                         net (fo=1, routed)           0.584     0.676    vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[19]
    SLICE_X50Y30         FDRE                                         r  vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   19.800    19.800    
    SLICE_X50Y30         FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.008    19.808    vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[19]
  -------------------------------------------------------------------
                         required time                         19.808    
                         arrival time                          -0.676    
  -------------------------------------------------------------------
                         slack                                 19.132    

Slack (MET) :             19.182ns  (required time - arrival time)
  Source:                 vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1  {rise@0.000ns fall@3.300ns period=6.600ns})
  Path Group:             clk_wizard_0_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.800ns  (MaxDelay Path 19.800ns)
  Data Path Delay:        0.625ns  (logic 0.092ns (14.720%)  route 0.533ns (85.280%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 19.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34                                      0.000     0.000 r  vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[47]/C
    SLICE_X52Y34         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     0.092 r  vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[47]/Q
                         net (fo=1, routed)           0.533     0.625    vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[47]
    SLICE_X51Y31         FDRE                                         r  vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   19.800    19.800    
    SLICE_X51Y31         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.007    19.807    vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]
  -------------------------------------------------------------------
                         required time                         19.807    
                         arrival time                          -0.625    
  -------------------------------------------------------------------
                         slack                                 19.182    

Slack (MET) :             19.187ns  (required time - arrival time)
  Source:                 vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1  {rise@0.000ns fall@3.300ns period=6.600ns})
  Path Group:             clk_wizard_0_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.800ns  (MaxDelay Path 19.800ns)
  Data Path Delay:        0.620ns  (logic 0.092ns (14.839%)  route 0.528ns (85.161%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 19.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y33                                      0.000     0.000 r  vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[26]/C
    SLICE_X52Y33         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.092     0.092 r  vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[26]/Q
                         net (fo=1, routed)           0.528     0.620    vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[26]
    SLICE_X50Y30         FDRE                                         r  vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   19.800    19.800    
    SLICE_X50Y30         FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.007    19.807    vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]
  -------------------------------------------------------------------
                         required time                         19.807    
                         arrival time                          -0.620    
  -------------------------------------------------------------------
                         slack                                 19.187    

Slack (MET) :             19.203ns  (required time - arrival time)
  Source:                 vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1  {rise@0.000ns fall@3.300ns period=6.600ns})
  Path Group:             clk_wizard_0_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.800ns  (MaxDelay Path 19.800ns)
  Data Path Delay:        0.604ns  (logic 0.091ns (15.066%)  route 0.513ns (84.934%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 19.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36                                      0.000     0.000 r  vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[44]/C
    SLICE_X51Y36         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.091     0.091 r  vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[44]/Q
                         net (fo=1, routed)           0.513     0.604    vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[44]
    SLICE_X50Y35         FDRE                                         r  vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   19.800    19.800    
    SLICE_X50Y35         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.007    19.807    vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]
  -------------------------------------------------------------------
                         required time                         19.807    
                         arrival time                          -0.604    
  -------------------------------------------------------------------
                         slack                                 19.203    

Slack (MET) :             19.231ns  (required time - arrival time)
  Source:                 vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1  {rise@0.000ns fall@3.300ns period=6.600ns})
  Path Group:             clk_wizard_0_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.800ns  (MaxDelay Path 19.800ns)
  Data Path Delay:        0.576ns  (logic 0.093ns (16.146%)  route 0.483ns (83.854%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 19.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y33                                      0.000     0.000 r  vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]/C
    SLICE_X52Y33         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.093     0.093 r  vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]/Q
                         net (fo=1, routed)           0.483     0.576    vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[28]
    SLICE_X50Y30         FDRE                                         r  vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   19.800    19.800    
    SLICE_X50Y30         FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.007    19.807    vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]
  -------------------------------------------------------------------
                         required time                         19.807    
                         arrival time                          -0.576    
  -------------------------------------------------------------------
                         slack                                 19.231    

Slack (MET) :             19.233ns  (required time - arrival time)
  Source:                 vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1  {rise@0.000ns fall@3.300ns period=6.600ns})
  Path Group:             clk_wizard_0_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.800ns  (MaxDelay Path 19.800ns)
  Data Path Delay:        0.575ns  (logic 0.090ns (15.652%)  route 0.485ns (84.348%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 19.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36                                      0.000     0.000 r  vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[43]/C
    SLICE_X51Y36         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.090     0.090 r  vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[43]/Q
                         net (fo=1, routed)           0.485     0.575    vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[43]
    SLICE_X50Y35         FDRE                                         r  vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   19.800    19.800    
    SLICE_X50Y35         FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.008    19.808    vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]
  -------------------------------------------------------------------
                         required time                         19.808    
                         arrival time                          -0.575    
  -------------------------------------------------------------------
                         slack                                 19.233    

Slack (MET) :             19.236ns  (required time - arrival time)
  Source:                 vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1  {rise@0.000ns fall@3.300ns period=6.600ns})
  Path Group:             clk_wizard_0_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.800ns  (MaxDelay Path 19.800ns)
  Data Path Delay:        0.571ns  (logic 0.091ns (15.937%)  route 0.480ns (84.063%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 19.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y33                                      0.000     0.000 r  vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[35]/C
    SLICE_X52Y33         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     0.091 r  vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[35]/Q
                         net (fo=1, routed)           0.480     0.571    vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[35]
    SLICE_X51Y30         FDRE                                         r  vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   19.800    19.800    
    SLICE_X51Y30         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.007    19.807    vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[35]
  -------------------------------------------------------------------
                         required time                         19.807    
                         arrival time                          -0.571    
  -------------------------------------------------------------------
                         slack                                 19.236    

Slack (MET) :             19.243ns  (required time - arrival time)
  Source:                 vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1  {rise@0.000ns fall@3.300ns period=6.600ns})
  Path Group:             clk_wizard_0_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.800ns  (MaxDelay Path 19.800ns)
  Data Path Delay:        0.564ns  (logic 0.090ns (15.957%)  route 0.474ns (84.043%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 19.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36                                      0.000     0.000 r  vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[42]/C
    SLICE_X49Y36         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.090     0.090 r  vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[42]/Q
                         net (fo=1, routed)           0.474     0.564    vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[42]
    SLICE_X49Y35         FDRE                                         r  vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   19.800    19.800    
    SLICE_X49Y35         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.007    19.807    vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[42]
  -------------------------------------------------------------------
                         required time                         19.807    
                         arrival time                          -0.564    
  -------------------------------------------------------------------
                         slack                                 19.243    





---------------------------------------------------------------------------------------------------
From Clock:  clk_wizard_0_clk_out1
  To Clock:  clk_wizard_0_clk_out1_o2

Setup :            0  Failing Endpoints,  Worst Slack        2.748ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.748ns  (required time - arrival time)
  Source:                 vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[113]/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1  {rise@0.000ns fall@3.300ns period=6.600ns})
  Destination:            vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[113]/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (MaxDelay Path 3.300ns)
  Data Path Delay:        0.560ns  (logic 0.091ns (16.250%)  route 0.469ns (83.750%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.300ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25                                      0.000     0.000 r  vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[113]/C
    SLICE_X51Y25         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.091     0.091 r  vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[113]/Q
                         net (fo=1, routed)           0.469     0.560    vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[113]
    SLICE_X52Y25         FDRE                                         r  vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.300     3.300    
    SLICE_X52Y25         FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.008     3.308    vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[113]
  -------------------------------------------------------------------
                         required time                          3.308    
                         arrival time                          -0.560    
  -------------------------------------------------------------------
                         slack                                  2.748    

Slack (MET) :             2.827ns  (required time - arrival time)
  Source:                 vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[113]/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1  {rise@0.000ns fall@3.300ns period=6.600ns})
  Destination:            vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[113]/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (MaxDelay Path 3.300ns)
  Data Path Delay:        0.480ns  (logic 0.091ns (18.958%)  route 0.389ns (81.042%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.300ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y24                                      0.000     0.000 r  vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[113]/C
    SLICE_X49Y24         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.091     0.091 r  vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[113]/Q
                         net (fo=1, routed)           0.389     0.480    vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[113]
    SLICE_X56Y24         FDRE                                         r  vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.300     3.300    
    SLICE_X56Y24         FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.007     3.307    vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[113]
  -------------------------------------------------------------------
                         required time                          3.307    
                         arrival time                          -0.480    
  -------------------------------------------------------------------
                         slack                                  2.827    

Slack (MET) :             2.853ns  (required time - arrival time)
  Source:                 vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[117]/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1  {rise@0.000ns fall@3.300ns period=6.600ns})
  Destination:            vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[117]/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (MaxDelay Path 3.300ns)
  Data Path Delay:        0.454ns  (logic 0.091ns (20.044%)  route 0.363ns (79.956%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.300ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25                                      0.000     0.000 r  vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[117]/C
    SLICE_X51Y25         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.091     0.091 r  vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[117]/Q
                         net (fo=1, routed)           0.363     0.454    vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[117]
    SLICE_X52Y25         FDRE                                         r  vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.300     3.300    
    SLICE_X52Y25         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.007     3.307    vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[117]
  -------------------------------------------------------------------
                         required time                          3.307    
                         arrival time                          -0.454    
  -------------------------------------------------------------------
                         slack                                  2.853    

Slack (MET) :             2.861ns  (required time - arrival time)
  Source:                 vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1  {rise@0.000ns fall@3.300ns period=6.600ns})
  Destination:            vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[118]/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (MaxDelay Path 3.300ns)
  Data Path Delay:        0.447ns  (logic 0.092ns (20.582%)  route 0.355ns (79.418%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.300ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25                                      0.000     0.000 r  vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[118]/C
    SLICE_X51Y25         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.092     0.092 r  vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[118]/Q
                         net (fo=1, routed)           0.355     0.447    vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[118]
    SLICE_X52Y25         FDRE                                         r  vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[118]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.300     3.300    
    SLICE_X52Y25         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.008     3.308    vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[118]
  -------------------------------------------------------------------
                         required time                          3.308    
                         arrival time                          -0.447    
  -------------------------------------------------------------------
                         slack                                  2.861    

Slack (MET) :             2.863ns  (required time - arrival time)
  Source:                 vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[116]/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1  {rise@0.000ns fall@3.300ns period=6.600ns})
  Destination:            vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[116]/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (MaxDelay Path 3.300ns)
  Data Path Delay:        0.445ns  (logic 0.090ns (20.225%)  route 0.355ns (79.775%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.300ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25                                      0.000     0.000 r  vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[116]/C
    SLICE_X51Y25         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.090     0.090 r  vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[116]/Q
                         net (fo=1, routed)           0.355     0.445    vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[116]
    SLICE_X52Y25         FDRE                                         r  vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[116]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.300     3.300    
    SLICE_X52Y25         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.008     3.308    vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[116]
  -------------------------------------------------------------------
                         required time                          3.308    
                         arrival time                          -0.445    
  -------------------------------------------------------------------
                         slack                                  2.863    

Slack (MET) :             2.869ns  (required time - arrival time)
  Source:                 vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[112]/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1  {rise@0.000ns fall@3.300ns period=6.600ns})
  Destination:            vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[112]/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (MaxDelay Path 3.300ns)
  Data Path Delay:        0.439ns  (logic 0.091ns (20.729%)  route 0.348ns (79.271%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.300ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y24                                      0.000     0.000 r  vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[112]/C
    SLICE_X49Y24         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.091     0.091 r  vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[112]/Q
                         net (fo=1, routed)           0.348     0.439    vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[112]
    SLICE_X56Y24         FDRE                                         r  vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[112]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.300     3.300    
    SLICE_X56Y24         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.008     3.308    vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[112]
  -------------------------------------------------------------------
                         required time                          3.308    
                         arrival time                          -0.439    
  -------------------------------------------------------------------
                         slack                                  2.869    

Slack (MET) :             2.870ns  (required time - arrival time)
  Source:                 vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[114]/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1  {rise@0.000ns fall@3.300ns period=6.600ns})
  Destination:            vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[114]/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (MaxDelay Path 3.300ns)
  Data Path Delay:        0.437ns  (logic 0.091ns (20.824%)  route 0.346ns (79.176%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.300ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25                                      0.000     0.000 r  vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[114]/C
    SLICE_X51Y25         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.091     0.091 r  vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[114]/Q
                         net (fo=1, routed)           0.346     0.437    vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[114]
    SLICE_X52Y25         FDRE                                         r  vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.300     3.300    
    SLICE_X52Y25         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.007     3.307    vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[114]
  -------------------------------------------------------------------
                         required time                          3.307    
                         arrival time                          -0.437    
  -------------------------------------------------------------------
                         slack                                  2.870    

Slack (MET) :             2.870ns  (required time - arrival time)
  Source:                 vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[115]/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1  {rise@0.000ns fall@3.300ns period=6.600ns})
  Destination:            vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (MaxDelay Path 3.300ns)
  Data Path Delay:        0.438ns  (logic 0.091ns (20.776%)  route 0.347ns (79.224%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.300ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25                                      0.000     0.000 r  vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[115]/C
    SLICE_X51Y25         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.091     0.091 r  vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[115]/Q
                         net (fo=1, routed)           0.347     0.438    vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[115]
    SLICE_X52Y25         FDRE                                         r  vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.300     3.300    
    SLICE_X52Y25         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.008     3.308    vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[115]
  -------------------------------------------------------------------
                         required time                          3.308    
                         arrival time                          -0.438    
  -------------------------------------------------------------------
                         slack                                  2.870    

Slack (MET) :             2.919ns  (required time - arrival time)
  Source:                 vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1  {rise@0.000ns fall@3.300ns period=6.600ns})
  Destination:            vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[118]/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (MaxDelay Path 3.300ns)
  Data Path Delay:        0.389ns  (logic 0.092ns (23.650%)  route 0.297ns (76.350%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.300ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y24                                      0.000     0.000 r  vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[118]/C
    SLICE_X54Y24         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     0.092 r  vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[118]/Q
                         net (fo=1, routed)           0.297     0.389    vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[118]
    SLICE_X56Y24         FDRE                                         r  vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[118]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.300     3.300    
    SLICE_X56Y24         FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.008     3.308    vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[118]
  -------------------------------------------------------------------
                         required time                          3.308    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                  2.919    

Slack (MET) :             2.920ns  (required time - arrival time)
  Source:                 vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[115]/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1  {rise@0.000ns fall@3.300ns period=6.600ns})
  Destination:            vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (MaxDelay Path 3.300ns)
  Data Path Delay:        0.388ns  (logic 0.091ns (23.454%)  route 0.297ns (76.546%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.300ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y24                                      0.000     0.000 r  vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[115]/C
    SLICE_X49Y24         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.091     0.091 r  vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[115]/Q
                         net (fo=1, routed)           0.297     0.388    vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[115]
    SLICE_X56Y24         FDRE                                         r  vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.300     3.300    
    SLICE_X56Y24         FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.008     3.308    vmk180_thin_i/icn_ctrl/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[115]
  -------------------------------------------------------------------
                         required time                          3.308    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  2.920    





