
****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Wed Oct 22 01:07:09 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source /home/joe/Desktop/Uni/Year_4/Dissertation/Program-Synthesis-for-Efficient-ML/results/HLS/solution_multiplication_exp/vivado.tcl
# set v_files  [glob -nocomplain {/home/joe/Desktop/Uni/Year_4/Dissertation/Program-Synthesis-for-Efficient-ML/results/HLS/solution_multiplication_exp/verilog_out/*.v}]
# set sv_files [glob -nocomplain {/home/joe/Desktop/Uni/Year_4/Dissertation/Program-Synthesis-for-Efficient-ML/results/HLS/solution_multiplication_exp/verilog_out/*.sv}]
# if {[llength $v_files] == 0 && [llength $sv_files] == 0} {
#       puts "ERROR: No RTL files found in /home/joe/Desktop/Uni/Year_4/Dissertation/Program-Synthesis-for-Efficient-ML/results/HLS/solution_multiplication_exp/verilog_out"
#       exit 1
#     }
# if {[llength $v_files]  > 0} { read_verilog $v_files }
# foreach f $sv_files { read_verilog -sv $f }
# synth_design -top mult_mxint_exp -part xc7z020clg400-1
Command: synth_design -top mult_mxint_exp -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 78508
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1950.676 ; gain = 420.992 ; free physical = 876 ; free virtual = 7693
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mult_mxint_exp' [/home/joe/Desktop/Uni/Year_4/Dissertation/Program-Synthesis-for-Efficient-ML/results/HLS/solution_multiplication_exp/verilog_out/mult_mxint_exp.v:9]
INFO: [Synth 8-6155] done synthesizing module 'mult_mxint_exp' (0#1) [/home/joe/Desktop/Uni/Year_4/Dissertation/Program-Synthesis-for-Efficient-ML/results/HLS/solution_multiplication_exp/verilog_out/mult_mxint_exp.v:9]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2023.645 ; gain = 493.961 ; free physical = 804 ; free virtual = 7610
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2038.488 ; gain = 508.805 ; free physical = 802 ; free virtual = 7609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2038.488 ; gain = 508.805 ; free physical = 805 ; free virtual = 7611
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2047.395 ; gain = 517.711 ; free physical = 807 ; free virtual = 7614
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input    2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2207.270 ; gain = 677.586 ; free physical = 648 ; free virtual = 7459
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2207.270 ; gain = 677.586 ; free physical = 648 ; free virtual = 7459
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2207.270 ; gain = 677.586 ; free physical = 648 ; free virtual = 7459
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2376.082 ; gain = 846.398 ; free physical = 518 ; free virtual = 7328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2376.082 ; gain = 846.398 ; free physical = 518 ; free virtual = 7328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2376.082 ; gain = 846.398 ; free physical = 518 ; free virtual = 7328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2376.082 ; gain = 846.398 ; free physical = 518 ; free virtual = 7328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2376.082 ; gain = 846.398 ; free physical = 518 ; free virtual = 7328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2376.082 ; gain = 846.398 ; free physical = 518 ; free virtual = 7328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     3|
|3     |LUT3 |     1|
|4     |LUT4 |     5|
|5     |LUT5 |     2|
|6     |LUT6 |     1|
|7     |FDRE |     6|
|8     |IBUF |    12|
|9     |OBUF |     7|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    38|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2376.082 ; gain = 846.398 ; free physical = 518 ; free virtual = 7328
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2376.082 ; gain = 846.398 ; free physical = 518 ; free virtual = 7328
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2376.090 ; gain = 846.398 ; free physical = 518 ; free virtual = 7328
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2390.957 ; gain = 0.000 ; free physical = 558 ; free virtual = 7368
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2526.539 ; gain = 0.000 ; free physical = 463 ; free virtual = 7274
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f060241e
INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2526.574 ; gain = 996.891 ; free physical = 463 ; free virtual = 7273
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1971.186; main = 1971.186; forked = 333.621
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3225.445; main = 2526.543; forked = 956.172
# create_clock -name ap_clk -period 4.000 [get_ports ap_clk]
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2593.539 ; gain = 66.965 ; free physical = 469 ; free virtual = 7280

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 111c9c0f2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2832.492 ; gain = 238.953 ; free physical = 335 ; free virtual = 7143

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 111c9c0f2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3122.430 ; gain = 0.000 ; free physical = 210 ; free virtual = 6921

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 111c9c0f2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3122.430 ; gain = 0.000 ; free physical = 210 ; free virtual = 6921
Phase 1 Initialization | Checksum: 111c9c0f2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3122.430 ; gain = 0.000 ; free physical = 210 ; free virtual = 6921

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 111c9c0f2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3122.430 ; gain = 0.000 ; free physical = 210 ; free virtual = 6921

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 111c9c0f2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3122.430 ; gain = 0.000 ; free physical = 210 ; free virtual = 6921
Phase 2 Timer Update And Timing Data Collection | Checksum: 111c9c0f2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3122.430 ; gain = 0.000 ; free physical = 210 ; free virtual = 6921

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 111c9c0f2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3122.430 ; gain = 0.000 ; free physical = 210 ; free virtual = 6921
Retarget | Checksum: 111c9c0f2
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 111c9c0f2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3122.430 ; gain = 0.000 ; free physical = 210 ; free virtual = 6921
Constant propagation | Checksum: 111c9c0f2
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3122.430 ; gain = 0.000 ; free physical = 210 ; free virtual = 6921
Phase 5 Sweep | Checksum: 111c9c0f2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3122.430 ; gain = 0.000 ; free physical = 210 ; free virtual = 6921
Sweep | Checksum: 111c9c0f2
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 111c9c0f2

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3154.445 ; gain = 32.016 ; free physical = 202 ; free virtual = 6913
BUFG optimization | Checksum: 111c9c0f2
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 111c9c0f2

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3154.445 ; gain = 32.016 ; free physical = 202 ; free virtual = 6913
Shift Register Optimization | Checksum: 111c9c0f2
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 111c9c0f2

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3154.445 ; gain = 32.016 ; free physical = 202 ; free virtual = 6913
Post Processing Netlist | Checksum: 111c9c0f2
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 111c9c0f2

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3154.445 ; gain = 32.016 ; free physical = 202 ; free virtual = 6913

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3154.445 ; gain = 0.000 ; free physical = 202 ; free virtual = 6913
Phase 9.2 Verifying Netlist Connectivity | Checksum: 111c9c0f2

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3154.445 ; gain = 32.016 ; free physical = 202 ; free virtual = 6913
Phase 9 Finalization | Checksum: 111c9c0f2

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3154.445 ; gain = 32.016 ; free physical = 202 ; free virtual = 6913
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 111c9c0f2

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3154.445 ; gain = 32.016 ; free physical = 202 ; free virtual = 6913

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 111c9c0f2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3154.445 ; gain = 0.000 ; free physical = 202 ; free virtual = 6912

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 111c9c0f2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3154.445 ; gain = 0.000 ; free physical = 202 ; free virtual = 6912

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3154.445 ; gain = 0.000 ; free physical = 202 ; free virtual = 6912
Ending Netlist Obfuscation Task | Checksum: 111c9c0f2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3154.445 ; gain = 0.000 ; free physical = 202 ; free virtual = 6912
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3154.445 ; gain = 627.871 ; free physical = 202 ; free virtual = 6912
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3154.445 ; gain = 0.000 ; free physical = 198 ; free virtual = 6909
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 21699cd4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3154.445 ; gain = 0.000 ; free physical = 198 ; free virtual = 6909
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3154.445 ; gain = 0.000 ; free physical = 198 ; free virtual = 6909

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 125f8249f

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3154.445 ; gain = 0.000 ; free physical = 197 ; free virtual = 6908

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1812a352b

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3186.461 ; gain = 32.016 ; free physical = 202 ; free virtual = 6913

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1812a352b

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3186.461 ; gain = 32.016 ; free physical = 202 ; free virtual = 6913
Phase 1 Placer Initialization | Checksum: 1812a352b

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3186.461 ; gain = 32.016 ; free physical = 202 ; free virtual = 6913

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 223d8cfce

Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3186.461 ; gain = 32.016 ; free physical = 194 ; free virtual = 6905

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1402626bb

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3186.461 ; gain = 32.016 ; free physical = 199 ; free virtual = 6910

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1402626bb

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3186.461 ; gain = 32.016 ; free physical = 199 ; free virtual = 6910

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 134ddf1c5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3194.465 ; gain = 40.020 ; free physical = 213 ; free virtual = 6925

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 134ddf1c5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3194.465 ; gain = 40.020 ; free physical = 213 ; free virtual = 6924

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3194.465 ; gain = 0.000 ; free physical = 212 ; free virtual = 6923

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 134ddf1c5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3194.465 ; gain = 40.020 ; free physical = 212 ; free virtual = 6923
Phase 2.5 Global Place Phase2 | Checksum: 1c4fb7c40

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 3194.465 ; gain = 40.020 ; free physical = 177 ; free virtual = 6909
Phase 2 Global Placement | Checksum: 1c4fb7c40

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 3194.465 ; gain = 40.020 ; free physical = 177 ; free virtual = 6909

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1934264ea

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.78 . Memory (MB): peak = 3194.465 ; gain = 40.020 ; free physical = 181 ; free virtual = 6912

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17d7e2f3f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.82 . Memory (MB): peak = 3194.465 ; gain = 40.020 ; free physical = 202 ; free virtual = 6911

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 12ecdef4a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.83 . Memory (MB): peak = 3194.465 ; gain = 40.020 ; free physical = 208 ; free virtual = 6910

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1e907730f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.83 . Memory (MB): peak = 3194.465 ; gain = 40.020 ; free physical = 208 ; free virtual = 6910

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: ed2e3609

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.94 . Memory (MB): peak = 3194.465 ; gain = 40.020 ; free physical = 240 ; free virtual = 6899

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1b1fabcd0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.94 . Memory (MB): peak = 3194.465 ; gain = 40.020 ; free physical = 240 ; free virtual = 6899

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 177a0397b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.94 . Memory (MB): peak = 3194.465 ; gain = 40.020 ; free physical = 240 ; free virtual = 6899
Phase 3 Detail Placement | Checksum: 177a0397b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.94 . Memory (MB): peak = 3194.465 ; gain = 40.020 ; free physical = 240 ; free virtual = 6899

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1ea0af30a

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.346 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1e633e638

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3194.465 ; gain = 0.000 ; free physical = 240 ; free virtual = 6899
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2b95085a2

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3194.465 ; gain = 0.000 ; free physical = 240 ; free virtual = 6899
Phase 4.1.1.1 BUFG Insertion | Checksum: 1ea0af30a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3194.465 ; gain = 40.020 ; free physical = 240 ; free virtual = 6899

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.346. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 215e17121

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3194.465 ; gain = 40.020 ; free physical = 240 ; free virtual = 6899

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3194.465 ; gain = 40.020 ; free physical = 240 ; free virtual = 6899
Phase 4.1 Post Commit Optimization | Checksum: 215e17121

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3194.465 ; gain = 40.020 ; free physical = 240 ; free virtual = 6899

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 215e17121

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3194.465 ; gain = 40.020 ; free physical = 240 ; free virtual = 6899

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 215e17121

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3194.465 ; gain = 40.020 ; free physical = 240 ; free virtual = 6899
Phase 4.3 Placer Reporting | Checksum: 215e17121

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3194.465 ; gain = 40.020 ; free physical = 240 ; free virtual = 6899

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3194.465 ; gain = 0.000 ; free physical = 240 ; free virtual = 6899

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3194.465 ; gain = 40.020 ; free physical = 240 ; free virtual = 6899
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 21fbf982b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3194.465 ; gain = 40.020 ; free physical = 240 ; free virtual = 6899
Ending Placer Task | Checksum: 1d2ce888e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3194.465 ; gain = 40.020 ; free physical = 240 ; free virtual = 6899
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: de3dbe00 ConstDB: 0 ShapeSum: de97579e RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: e3d8cf0a | NumContArr: 53c73763 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2bcf1fba7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 3194.465 ; gain = 0.000 ; free physical = 231 ; free virtual = 6889

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2bcf1fba7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 3194.465 ; gain = 0.000 ; free physical = 231 ; free virtual = 6889

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2bcf1fba7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 3194.465 ; gain = 0.000 ; free physical = 231 ; free virtual = 6889
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 224817c27

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 3194.465 ; gain = 0.000 ; free physical = 215 ; free virtual = 6880
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.228  | TNS=0.000  | WHS=0.005  | THS=0.000  |


Phase 2.4 Soft Constraint Pins - Fast Budgeting
Phase 2.4 Soft Constraint Pins - Fast Budgeting | Checksum: 2980600a9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 3194.465 ; gain = 0.000 ; free physical = 212 ; free virtual = 6878

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 23
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 23
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 27676f53c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 3194.465 ; gain = 0.000 ; free physical = 209 ; free virtual = 6879

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 27676f53c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 3194.465 ; gain = 0.000 ; free physical = 210 ; free virtual = 6879

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 26a55cb24

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 3194.465 ; gain = 0.000 ; free physical = 211 ; free virtual = 6881
Phase 4 Initial Routing | Checksum: 26a55cb24

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 3194.465 ; gain = 0.000 ; free physical = 211 ; free virtual = 6881

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.151  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1c33bdf0a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 3194.465 ; gain = 0.000 ; free physical = 206 ; free virtual = 6885

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.871  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 210e1cc33

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 3194.465 ; gain = 0.000 ; free physical = 206 ; free virtual = 6884
Phase 5 Rip-up And Reroute | Checksum: 210e1cc33

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 3194.465 ; gain = 0.000 ; free physical = 206 ; free virtual = 6884

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 210e1cc33

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 3194.465 ; gain = 0.000 ; free physical = 206 ; free virtual = 6884

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 210e1cc33

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 3194.465 ; gain = 0.000 ; free physical = 206 ; free virtual = 6884
Phase 6 Delay and Skew Optimization | Checksum: 210e1cc33

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 3194.465 ; gain = 0.000 ; free physical = 206 ; free virtual = 6884

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.024  | TNS=0.000  | WHS=0.339  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1a3be9021

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 3194.465 ; gain = 0.000 ; free physical = 206 ; free virtual = 6884
Phase 7 Post Hold Fix | Checksum: 1a3be9021

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 3194.465 ; gain = 0.000 ; free physical = 205 ; free virtual = 6884

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00481516 %
  Global Horizontal Routing Utilization  = 0.00422583 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1a3be9021

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 3194.465 ; gain = 0.000 ; free physical = 206 ; free virtual = 6884

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1a3be9021

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 3194.465 ; gain = 0.000 ; free physical = 203 ; free virtual = 6881

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 225a3fb10

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 3194.465 ; gain = 0.000 ; free physical = 203 ; free virtual = 6881

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 225a3fb10

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 3194.465 ; gain = 0.000 ; free physical = 203 ; free virtual = 6881

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.024  | TNS=0.000  | WHS=0.339  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 225a3fb10

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 3194.465 ; gain = 0.000 ; free physical = 203 ; free virtual = 6881
Total Elapsed time in route_design: 17.3 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 13c01d6f2

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 3194.465 ; gain = 0.000 ; free physical = 203 ; free virtual = 6881
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 13c01d6f2

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 3194.465 ; gain = 0.000 ; free physical = 203 ; free virtual = 6881

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 3194.465 ; gain = 0.000 ; free physical = 203 ; free virtual = 6881
# report_utilization    -file /home/joe/Desktop/Uni/Year_4/Dissertation/Program-Synthesis-for-Efficient-ML/results/HLS/solution_multiplication_exp/utilization.rpt
# report_timing_summary -file /home/joe/Desktop/Uni/Year_4/Dissertation/Program-Synthesis-for-Efficient-ML/results/HLS/solution_multiplication_exp/timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# if {[catch {report_timing_summary -rpx /home/joe/Desktop/Uni/Year_4/Dissertation/Program-Synthesis-for-Efficient-ML/results/HLS/solution_multiplication_exp/timing.rpx}]} {
#       puts "INFO: report_timing_summary -rpx not supported on this Vivado."
#     }
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Oct 22 01:07:54 2025
| Host         : joe running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -rpx /home/joe/Desktop/Uni/Year_4/Dissertation/Program-Synthesis-for-Efficient-ML/results/HLS/solution_multiplication_exp/timing.rpx
| Design       : mult_mxint_exp
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.050        0.000                      0                    6        0.339        0.000                      0                    6        1.500        0.000                       0                     7  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.050        0.000                      0                    6        0.339        0.000                      0                    6        1.500        0.000                       0                     7  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.050ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.339ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.050ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ap_CS_fsm_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.992ns  (logic 0.642ns (32.234%)  route 1.350ns (67.766%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.640ns = ( 8.640 - 4.000 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    U7                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.832     5.162    ap_clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.518     5.680 f  ap_CS_fsm_reg[0]/Q
                         net (fo=7, routed)           1.350     7.030    ap_CS_fsm_reg_n_0_[0]
    SLICE_X0Y11          LUT4 (Prop_lut4_I0_O)        0.124     7.154 r  ap_CS_fsm[0]_i_1/O
                         net (fo=1, routed)           0.000     7.154    ap_CS_fsm[0]_i_1_n_0
    SLICE_X0Y11          FDRE                                         r  ap_CS_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
    U7                                                0.000     4.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     4.000    ap_clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924     4.924 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     6.896    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.987 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.653     8.640    ap_clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  ap_CS_fsm_reg[0]/C
                         clock pessimism              0.522     9.162    
                         clock uncertainty           -0.035     9.127    
    SLICE_X0Y11          FDRE (Setup_fdre_C_D)        0.077     9.204    ap_CS_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                          9.204    
                         arrival time                          -7.154    
  -------------------------------------------------------------------
                         slack                                  2.050    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            add_ln4_reg_66_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.676%)  route 0.173ns (51.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    U7                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.621     1.596    ap_clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.164     1.760 r  ap_CS_fsm_reg[0]/Q
                         net (fo=7, routed)           0.173     1.933    ap_CS_fsm_reg_n_0_[0]
    SLICE_X0Y12          FDRE                                         r  add_ln4_reg_66_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    U7                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.889     2.113    ap_clk_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  add_ln4_reg_66_reg[0]/C
                         clock pessimism             -0.503     1.610    
    SLICE_X0Y12          FDRE (Hold_fdre_C_CE)       -0.016     1.594    add_ln4_reg_66_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.339    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         4.000       1.845      BUFGCTRL_X0Y0  ap_clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X0Y12    add_ln4_reg_66_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X0Y12    add_ln4_reg_66_reg[0]/C



INFO: [Common 17-206] Exiting Vivado at Wed Oct 22 01:07:54 2025...
