Source Block: hdl/library/axi_generic_adc/axi_generic_adc.v@41:51@HdlIdDef

wire        up_sel_s;
wire        up_wr_s;
wire [13:0] up_addr_s;
wire [31:0] up_wdata_s;
wire [31:0] up_rdata_s[0:NUM_CHANNELS];
wire        up_rack_s[0:NUM_CHANNELS];
wire        up_wack_s[0:NUM_CHANNELS];

reg [31:0]  up_rdata_r;
reg         up_rack_r;

Diff Content:
- 46 wire [31:0] up_rdata_s[0:NUM_CHANNELS];

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_generic_adc/axi_generic_adc.v@38:48
wire [13:0] up_raddr_s;

// internal signals

wire        up_sel_s;
wire        up_wr_s;
wire [13:0] up_addr_s;
wire [31:0] up_wdata_s;
wire [31:0] up_rdata_s[0:NUM_CHANNELS];
wire        up_rack_s[0:NUM_CHANNELS];
wire        up_wack_s[0:NUM_CHANNELS];

Clone Blocks 2:
hdl/library/axi_ad9652/axi_ad9652.v@182:192
  wire    [31:0]  up_rdata_s[0:3];
  wire            up_rack_s[0:3];
  wire            up_wack_s[0:3];
  wire            up_wreq_s;
  wire    [13:0]  up_waddr_s;
  wire    [31:0]  up_wdata_s;
  wire            up_rreq_s;
  wire    [13:0]  up_raddr_s;

  // signal name changes


Clone Blocks 3:
hdl/library/axi_ad9643/axi_ad9643.v@185:195
  wire    [31:0]  up_rdata_s[0:3];
  wire            up_rack_s[0:3];
  wire            up_wack_s[0:3];
  wire            up_wreq_s;
  wire    [13:0]  up_waddr_s;
  wire    [31:0]  up_wdata_s;
  wire            up_rreq_s;
  wire    [13:0]  up_raddr_s;

  // signal name changes


Clone Blocks 4:
hdl/library/axi_generic_adc/axi_generic_adc.v@40:50
// internal signals

wire        up_sel_s;
wire        up_wr_s;
wire [13:0] up_addr_s;
wire [31:0] up_wdata_s;
wire [31:0] up_rdata_s[0:NUM_CHANNELS];
wire        up_rack_s[0:NUM_CHANNELS];
wire        up_wack_s[0:NUM_CHANNELS];

reg [31:0]  up_rdata_r;

Clone Blocks 5:
hdl/library/axi_ad9467/axi_ad9467.v@164:174
  wire    [13:0]  up_raddr_s;
  wire    [31:0]  up_rdata_s[0:2];
  wire            up_rack_s[0:2];
  wire            up_wack_s[0:2];
  wire            up_wreq_s;
  wire    [13:0]  up_waddr_s;
  wire    [31:0]  up_wdata_s;

  //defaults

  assign up_clk = s_axi_aclk;

Clone Blocks 6:
hdl/library/axi_ad9250/axi_ad9250.v@157:167
  wire    [31:0]  up_rdata_s[0:2];
  wire            up_rack_s[0:2];
  wire            up_wack_s[0:2];
  wire            up_wreq_s;
  wire    [13:0]  up_waddr_s;
  wire    [31:0]  up_wdata_s;
  wire            up_rreq_s;
  wire    [13:0]  up_raddr_s;

  // signal name changes


Clone Blocks 7:
hdl/library/axi_generic_adc/axi_generic_adc.v@45:55
wire [31:0] up_wdata_s;
wire [31:0] up_rdata_s[0:NUM_CHANNELS];
wire        up_rack_s[0:NUM_CHANNELS];
wire        up_wack_s[0:NUM_CHANNELS];

reg [31:0]  up_rdata_r;
reg         up_rack_r;
reg         up_wack_r;

assign up_clk = s_axi_aclk;
assign up_rstn = s_axi_aresetn;

Clone Blocks 8:
hdl/library/util_pmod_fmeter/util_pmod_fmeter.v@104:114
  wire    [13:0]  up_raddr_s;
  wire    [31:0]  up_rdata_s;
  wire            up_rack_s;
  wire            up_wack_s;
  wire            up_wreq_s;
  wire    [13:0]  up_waddr_s;
  wire    [31:0]  up_wdata_s;

  wire    [31:0]  signal_freq_s;

  //defaults

Clone Blocks 9:
hdl/library/axi_generic_adc/axi_generic_adc.v@39:49

// internal signals

wire        up_sel_s;
wire        up_wr_s;
wire [13:0] up_addr_s;
wire [31:0] up_wdata_s;
wire [31:0] up_rdata_s[0:NUM_CHANNELS];
wire        up_rack_s[0:NUM_CHANNELS];
wire        up_wack_s[0:NUM_CHANNELS];


Clone Blocks 10:
hdl/library/axi_ad9467/axi_ad9467.v@163:173
  wire            up_rreq_s;
  wire    [13:0]  up_raddr_s;
  wire    [31:0]  up_rdata_s[0:2];
  wire            up_rack_s[0:2];
  wire            up_wack_s[0:2];
  wire            up_wreq_s;
  wire    [13:0]  up_waddr_s;
  wire    [31:0]  up_wdata_s;

  //defaults


Clone Blocks 11:
hdl/library/axi_ad9234/axi_ad9234.v@153:163
  wire    [31:0]  up_rdata_s[0:2];
  wire            up_rack_s[0:2];
  wire            up_wack_s[0:2];
  wire            up_wreq_s;
  wire    [13:0]  up_waddr_s;
  wire    [31:0]  up_wdata_s;
  wire            up_rreq_s;
  wire    [13:0]  up_raddr_s;

  // signal name changes


Clone Blocks 12:
hdl/library/axi_generic_adc/axi_generic_adc.v@43:53
wire        up_wr_s;
wire [13:0] up_addr_s;
wire [31:0] up_wdata_s;
wire [31:0] up_rdata_s[0:NUM_CHANNELS];
wire        up_rack_s[0:NUM_CHANNELS];
wire        up_wack_s[0:NUM_CHANNELS];

reg [31:0]  up_rdata_r;
reg         up_rack_r;
reg         up_wack_r;


Clone Blocks 13:
hdl/library/axi_ad9467/axi_ad9467.v@162:172
  wire            up_status_or_s;
  wire            up_rreq_s;
  wire    [13:0]  up_raddr_s;
  wire    [31:0]  up_rdata_s[0:2];
  wire            up_rack_s[0:2];
  wire            up_wack_s[0:2];
  wire            up_wreq_s;
  wire    [13:0]  up_waddr_s;
  wire    [31:0]  up_wdata_s;

  //defaults

Clone Blocks 14:
hdl/library/util_pmod_fmeter/util_pmod_fmeter.v@103:113
  wire            up_rreq_s;
  wire    [13:0]  up_raddr_s;
  wire    [31:0]  up_rdata_s;
  wire            up_rack_s;
  wire            up_wack_s;
  wire            up_wreq_s;
  wire    [13:0]  up_waddr_s;
  wire    [31:0]  up_wdata_s;

  wire    [31:0]  signal_freq_s;


Clone Blocks 15:
hdl/library/axi_ad9265/axi_ad9265.v@169:179
  wire    [13:0]  up_raddr_s;
  wire    [31:0]  up_rdata_s[0:2];
  wire            up_rack_s[0:2];
  wire            up_wack_s[0:2];
  wire            up_wreq_s;
  wire    [13:0]  up_waddr_s;
  wire    [31:0]  up_wdata_s;
  wire            up_rreq_s;

  // signal name changes


Clone Blocks 16:
hdl/library/axi_ad6676/axi_ad6676.v@153:163
  wire    [31:0]  up_rdata_s[0:2];
  wire            up_rack_s[0:2];
  wire            up_wack_s[0:2];
  wire            up_wreq_s;
  wire    [13:0]  up_waddr_s;
  wire    [31:0]  up_wdata_s;
  wire            up_rreq_s;
  wire    [13:0]  up_raddr_s;

  // signal name changes


Clone Blocks 17:
hdl/library/axi_ad9625/axi_ad9625.v@147:157
  wire            up_adc_or_s;
  wire    [ 31:0] up_rdata_s[0:1];
  wire            up_rack_s[0:1];
  wire            up_wack_s[0:1];
  wire            up_wreq_s;
  wire    [ 13:0] up_waddr_s;
  wire    [ 31:0] up_wdata_s;
  wire            up_rreq_s;
  wire    [ 13:0] up_raddr_s;

  // signal name changes

Clone Blocks 18:
hdl/library/axi_ad9625/axi_ad9625.v@148:158
  wire    [ 31:0] up_rdata_s[0:1];
  wire            up_rack_s[0:1];
  wire            up_wack_s[0:1];
  wire            up_wreq_s;
  wire    [ 13:0] up_waddr_s;
  wire    [ 31:0] up_wdata_s;
  wire            up_rreq_s;
  wire    [ 13:0] up_raddr_s;

  // signal name changes


Clone Blocks 19:
hdl/library/axi_ad9680/axi_ad9680.v@155:165
  wire    [31:0]  up_rdata_s[0:2];
  wire            up_rack_s[0:2];
  wire            up_wack_s[0:2];
  wire            up_wreq_s;
  wire    [13:0]  up_waddr_s;
  wire    [31:0]  up_wdata_s;
  wire            up_rreq_s;
  wire    [13:0]  up_raddr_s;

  // signal name changes


Clone Blocks 20:
hdl/library/axi_generic_adc/axi_generic_adc.v@42:52
wire        up_sel_s;
wire        up_wr_s;
wire [13:0] up_addr_s;
wire [31:0] up_wdata_s;
wire [31:0] up_rdata_s[0:NUM_CHANNELS];
wire        up_rack_s[0:NUM_CHANNELS];
wire        up_wack_s[0:NUM_CHANNELS];

reg [31:0]  up_rdata_r;
reg         up_rack_r;
reg         up_wack_r;

Clone Blocks 21:
hdl/library/axi_ad9671/axi_ad9671.v@164:174
  wire    [ 31:0]                       up_wdata_s;
  wire                                  up_rreq_s;
  wire    [ 13:0]                       up_raddr_s;
  wire    [ 31:0]                       up_rdata_s[8:0];
  wire                                  up_rack_s[8:0];
  wire                                  up_wack_s[8:0];
  wire    [ 31:0]                       adc_start_code;
  wire                                  adc_sync;

  // signal name changes


Clone Blocks 22:
hdl/library/axi_ad9152/axi_ad9152.v@144:154
  wire    [ 15:0]   dac_data_1_3_s;
  wire              up_wreq_s;
  wire    [ 13:0]   up_waddr_s;
  wire    [ 31:0]   up_wdata_s;
  wire              up_wack_s;
  wire              up_rreq_s;
  wire    [ 13:0]   up_raddr_s;
  wire    [ 31:0]   up_rdata_s;
  wire              up_rack_s;

  // signal name changes

Clone Blocks 23:
hdl/library/axi_generic_adc/axi_generic_adc.v@37:47
wire [13:0] up_waddr_s;
wire [13:0] up_raddr_s;

// internal signals

wire        up_sel_s;
wire        up_wr_s;
wire [13:0] up_addr_s;
wire [31:0] up_wdata_s;
wire [31:0] up_rdata_s[0:NUM_CHANNELS];
wire        up_rack_s[0:NUM_CHANNELS];

Clone Blocks 24:
hdl/library/axi_ad9144/axi_ad9144.v@170:180
  wire    [ 15:0]                           dac_data_3_3_s;
  wire                                      up_wreq_s;
  wire    [ 13:0]                           up_waddr_s;
  wire    [ 31:0]                           up_wdata_s;
  wire                                      up_wack_s;
  wire                                      up_rreq_s;
  wire    [ 13:0]                           up_raddr_s;
  wire    [ 31:0]                           up_rdata_s;
  wire                                      up_rack_s;

  // signal name changes

