Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Sep 12 18:58:10 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/0828/cascade/square11/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  121         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (121)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (121)
5. checking no_input_delay (11)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (121)
--------------------------
 There are 121 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src0_reg[10]/C
src0_reg[1]/C
src0_reg[2]/C
src0_reg[3]/C
src0_reg[4]/C
src0_reg[5]/C
src0_reg[6]/C
src0_reg[7]/C
src0_reg[8]/C
src0_reg[9]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src1_reg[0]/C
src1_reg[10]/C
src1_reg[1]/C
src1_reg[2]/C
src1_reg[3]/C
src1_reg[4]/C
src1_reg[5]/C
src1_reg[6]/C
src1_reg[7]/C
src1_reg[8]/C
src1_reg[9]/C
src2_reg[0]/C
src2_reg[10]/C
src2_reg[1]/C
src2_reg[2]/C
src2_reg[3]/C
src2_reg[4]/C
src2_reg[5]/C
src2_reg[6]/C
src2_reg[7]/C
src2_reg[8]/C
src2_reg[9]/C
src3_reg[0]/C
src3_reg[10]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src3_reg[4]/C
src3_reg[5]/C
src3_reg[6]/C
src3_reg[7]/C
src3_reg[8]/C
src3_reg[9]/C
src4_reg[0]/C
src4_reg[10]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src4_reg[5]/C
src4_reg[6]/C
src4_reg[7]/C
src4_reg[8]/C
src4_reg[9]/C
src5_reg[0]/C
src5_reg[10]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src5_reg[6]/C
src5_reg[7]/C
src5_reg[8]/C
src5_reg[9]/C
src6_reg[0]/C
src6_reg[10]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src6_reg[7]/C
src6_reg[8]/C
src6_reg[9]/C
src7_reg[0]/C
src7_reg[10]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src7_reg[8]/C
src7_reg[9]/C
src8_reg[0]/C
src8_reg[10]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src8_reg[9]/C
src9_reg[0]/C
src9_reg[10]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (121)
--------------------------------------------------
 There are 121 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src0_reg[10]/D
src0_reg[1]/D
src0_reg[2]/D
src0_reg[3]/D
src0_reg[4]/D
src0_reg[5]/D
src0_reg[6]/D
src0_reg[7]/D
src0_reg[8]/D
src0_reg[9]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src1_reg[0]/D
src1_reg[10]/D
src1_reg[1]/D
src1_reg[2]/D
src1_reg[3]/D
src1_reg[4]/D
src1_reg[5]/D
src1_reg[6]/D
src1_reg[7]/D
src1_reg[8]/D
src1_reg[9]/D
src2_reg[0]/D
src2_reg[10]/D
src2_reg[1]/D
src2_reg[2]/D
src2_reg[3]/D
src2_reg[4]/D
src2_reg[5]/D
src2_reg[6]/D
src2_reg[7]/D
src2_reg[8]/D
src2_reg[9]/D
src3_reg[0]/D
src3_reg[10]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src3_reg[4]/D
src3_reg[5]/D
src3_reg[6]/D
src3_reg[7]/D
src3_reg[8]/D
src3_reg[9]/D
src4_reg[0]/D
src4_reg[10]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src4_reg[5]/D
src4_reg[6]/D
src4_reg[7]/D
src4_reg[8]/D
src4_reg[9]/D
src5_reg[0]/D
src5_reg[10]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src5_reg[6]/D
src5_reg[7]/D
src5_reg[8]/D
src5_reg[9]/D
src6_reg[0]/D
src6_reg[10]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src6_reg[7]/D
src6_reg[8]/D
src6_reg[9]/D
src7_reg[0]/D
src7_reg[10]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src7_reg[8]/D
src7_reg[9]/D
src8_reg[0]/D
src8_reg[10]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src8_reg[9]/D
src9_reg[0]/D
src9_reg[10]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

src0_
src10_
src1_
src2_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst1[0]
dst2[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  136          inf        0.000                      0                  136           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           136 Endpoints
Min Delay           136 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src0_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst13[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.999ns  (logic 4.938ns (54.868%)  route 4.061ns (45.132%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE                         0.000     0.000 r  src0_reg[4]/C
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src0_reg[4]/Q
                         net (fo=3, routed)           1.052     1.445    compressor/chain0_0/src0[4]
    SLICE_X2Y61                                                       r  compressor/chain0_0/lut4_prop0/I3
    SLICE_X2Y61          LUT4 (Prop_lut4_I3_O)        0.097     1.542 r  compressor/chain0_0/lut4_prop0/O
                         net (fo=1, routed)           0.000     1.542    compressor/chain0_0/prop[0]
    SLICE_X2Y61                                                       r  compressor/chain0_0/carry4_inst0/S[0]
    SLICE_X2Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.921 r  compressor/chain0_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.921    compressor/chain0_0/carryout[3]
    SLICE_X2Y62                                                       r  compressor/chain0_0/carry4_inst1/CI
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     2.158 r  compressor/chain0_0/carry4_inst1/O[3]
                         net (fo=4, routed)           0.732     2.891    compressor/chain1_1/lut6_2_inst2/I0
    SLICE_X6Y62                                                       r  compressor/chain1_1/lut6_2_inst2/LUT6/I0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.222     3.113 r  compressor/chain1_1/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.113    compressor/chain1_1/prop[2]
    SLICE_X6Y62                                                       r  compressor/chain1_1/carry4_inst0/S[2]
    SLICE_X6Y62          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     3.399 r  compressor/chain1_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.399    compressor/chain1_1/carryout[3]
    SLICE_X6Y63                                                       r  compressor/chain1_1/carry4_inst1/CI
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.622 r  compressor/chain1_1/carry4_inst1/O[1]
                         net (fo=4, routed)           0.805     4.426    compressor/chain2_0/dst[5]
    SLICE_X3Y63                                                       r  compressor/chain2_0/lut5_prop9/I1
    SLICE_X3Y63          LUT4 (Prop_lut4_I1_O)        0.216     4.642 r  compressor/chain2_0/lut5_prop9/O
                         net (fo=1, routed)           0.000     4.642    compressor/chain2_0/prop[9]
    SLICE_X3Y63                                                       r  compressor/chain2_0/carry4_inst2/S[1]
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     5.119 r  compressor/chain2_0/carry4_inst2/O[3]
                         net (fo=1, routed)           1.472     6.591    dst13_OBUF[0]
    V14                                                               r  dst13_OBUF[0]_inst/I
    V14                  OBUF (Prop_obuf_I_O)         2.408     8.999 r  dst13_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.999    dst13[0]
    V14                                                               r  dst13[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst14[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.906ns  (logic 4.733ns (53.140%)  route 4.174ns (46.860%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE                         0.000     0.000 r  src0_reg[4]/C
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src0_reg[4]/Q
                         net (fo=3, routed)           1.052     1.445    compressor/chain0_0/src0[4]
    SLICE_X2Y61                                                       r  compressor/chain0_0/lut4_prop0/I3
    SLICE_X2Y61          LUT4 (Prop_lut4_I3_O)        0.097     1.542 r  compressor/chain0_0/lut4_prop0/O
                         net (fo=1, routed)           0.000     1.542    compressor/chain0_0/prop[0]
    SLICE_X2Y61                                                       r  compressor/chain0_0/carry4_inst0/S[0]
    SLICE_X2Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.921 r  compressor/chain0_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.921    compressor/chain0_0/carryout[3]
    SLICE_X2Y62                                                       r  compressor/chain0_0/carry4_inst1/CI
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     2.158 r  compressor/chain0_0/carry4_inst1/O[3]
                         net (fo=4, routed)           0.732     2.891    compressor/chain1_1/lut6_2_inst2/I0
    SLICE_X6Y62                                                       r  compressor/chain1_1/lut6_2_inst2/LUT6/I0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.222     3.113 r  compressor/chain1_1/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.113    compressor/chain1_1/prop[2]
    SLICE_X6Y62                                                       r  compressor/chain1_1/carry4_inst0/S[2]
    SLICE_X6Y62          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     3.399 r  compressor/chain1_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.399    compressor/chain1_1/carryout[3]
    SLICE_X6Y63                                                       r  compressor/chain1_1/carry4_inst1/CI
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.622 r  compressor/chain1_1/carry4_inst1/O[1]
                         net (fo=4, routed)           0.805     4.426    compressor/chain2_0/dst[5]
    SLICE_X3Y63                                                       r  compressor/chain2_0/lut5_prop9/I1
    SLICE_X3Y63          LUT4 (Prop_lut4_I1_O)        0.216     4.642 r  compressor/chain2_0/lut5_prop9/O
                         net (fo=1, routed)           0.000     4.642    compressor/chain2_0/prop[9]
    SLICE_X3Y63                                                       r  compressor/chain2_0/carry4_inst2/S[1]
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.054 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           1.584     6.639    dst14_OBUF[0]
    U14                                                               r  dst14_OBUF[0]_inst/I
    U14                  OBUF (Prop_obuf_I_O)         2.268     8.906 r  dst14_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.906    dst14[0]
    U14                                                               r  dst14[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst12[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.876ns  (logic 4.891ns (55.105%)  route 3.985ns (44.895%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE                         0.000     0.000 r  src0_reg[4]/C
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src0_reg[4]/Q
                         net (fo=3, routed)           1.052     1.445    compressor/chain0_0/src0[4]
    SLICE_X2Y61                                                       r  compressor/chain0_0/lut4_prop0/I3
    SLICE_X2Y61          LUT4 (Prop_lut4_I3_O)        0.097     1.542 r  compressor/chain0_0/lut4_prop0/O
                         net (fo=1, routed)           0.000     1.542    compressor/chain0_0/prop[0]
    SLICE_X2Y61                                                       r  compressor/chain0_0/carry4_inst0/S[0]
    SLICE_X2Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.921 r  compressor/chain0_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.921    compressor/chain0_0/carryout[3]
    SLICE_X2Y62                                                       r  compressor/chain0_0/carry4_inst1/CI
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     2.158 r  compressor/chain0_0/carry4_inst1/O[3]
                         net (fo=4, routed)           0.732     2.891    compressor/chain1_1/lut6_2_inst2/I0
    SLICE_X6Y62                                                       r  compressor/chain1_1/lut6_2_inst2/LUT6/I0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.222     3.113 r  compressor/chain1_1/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.113    compressor/chain1_1/prop[2]
    SLICE_X6Y62                                                       r  compressor/chain1_1/carry4_inst0/S[2]
    SLICE_X6Y62          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     3.399 r  compressor/chain1_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.399    compressor/chain1_1/carryout[3]
    SLICE_X6Y63                                                       r  compressor/chain1_1/carry4_inst1/CI
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.622 r  compressor/chain1_1/carry4_inst1/O[1]
                         net (fo=4, routed)           0.805     4.426    compressor/chain2_0/dst[5]
    SLICE_X3Y63                                                       r  compressor/chain2_0/lut5_prop9/I1
    SLICE_X3Y63          LUT4 (Prop_lut4_I1_O)        0.216     4.642 r  compressor/chain2_0/lut5_prop9/O
                         net (fo=1, routed)           0.000     4.642    compressor/chain2_0/prop[9]
    SLICE_X3Y63                                                       r  compressor/chain2_0/carry4_inst2/S[1]
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     5.074 r  compressor/chain2_0/carry4_inst2/O[2]
                         net (fo=1, routed)           1.395     6.470    dst12_OBUF[0]
    T13                                                               r  dst12_OBUF[0]_inst/I
    T13                  OBUF (Prop_obuf_I_O)         2.406     8.876 r  dst12_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.876    dst12[0]
    T13                                                               r  dst12[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst11[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.831ns  (logic 4.754ns (53.828%)  route 4.078ns (46.172%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE                         0.000     0.000 r  src0_reg[4]/C
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src0_reg[4]/Q
                         net (fo=3, routed)           1.052     1.445    compressor/chain0_0/src0[4]
    SLICE_X2Y61                                                       r  compressor/chain0_0/lut4_prop0/I3
    SLICE_X2Y61          LUT4 (Prop_lut4_I3_O)        0.097     1.542 r  compressor/chain0_0/lut4_prop0/O
                         net (fo=1, routed)           0.000     1.542    compressor/chain0_0/prop[0]
    SLICE_X2Y61                                                       r  compressor/chain0_0/carry4_inst0/S[0]
    SLICE_X2Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.921 r  compressor/chain0_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.921    compressor/chain0_0/carryout[3]
    SLICE_X2Y62                                                       r  compressor/chain0_0/carry4_inst1/CI
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     2.158 r  compressor/chain0_0/carry4_inst1/O[3]
                         net (fo=4, routed)           0.732     2.891    compressor/chain1_1/lut6_2_inst2/I0
    SLICE_X6Y62                                                       r  compressor/chain1_1/lut6_2_inst2/LUT6/I0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.222     3.113 r  compressor/chain1_1/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.113    compressor/chain1_1/prop[2]
    SLICE_X6Y62                                                       r  compressor/chain1_1/carry4_inst0/S[2]
    SLICE_X6Y62          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     3.399 r  compressor/chain1_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.399    compressor/chain1_1/carryout[3]
    SLICE_X6Y63                                                       r  compressor/chain1_1/carry4_inst1/CI
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.622 r  compressor/chain1_1/carry4_inst1/O[1]
                         net (fo=4, routed)           0.805     4.426    compressor/chain2_0/dst[5]
    SLICE_X3Y63                                                       r  compressor/chain2_0/lut4_prop8/I1
    SLICE_X3Y63          LUT3 (Prop_lut3_I1_O)        0.216     4.642 r  compressor/chain2_0/lut4_prop8/O
                         net (fo=1, routed)           0.000     4.642    compressor/chain2_0/prop[8]
    SLICE_X3Y63                                                       r  compressor/chain2_0/carry4_inst2/S[0]
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     4.945 r  compressor/chain2_0/carry4_inst2/O[1]
                         net (fo=1, routed)           1.488     6.434    dst11_OBUF[0]
    U13                                                               r  dst11_OBUF[0]_inst/I
    U13                  OBUF (Prop_obuf_I_O)         2.398     8.831 r  dst11_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.831    dst11[0]
    U13                                                               r  dst11[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst10[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.745ns  (logic 4.658ns (53.263%)  route 4.087ns (46.737%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE                         0.000     0.000 r  src0_reg[4]/C
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src0_reg[4]/Q
                         net (fo=3, routed)           1.052     1.445    compressor/chain0_0/src0[4]
    SLICE_X2Y61                                                       r  compressor/chain0_0/lut4_prop0/I3
    SLICE_X2Y61          LUT4 (Prop_lut4_I3_O)        0.097     1.542 r  compressor/chain0_0/lut4_prop0/O
                         net (fo=1, routed)           0.000     1.542    compressor/chain0_0/prop[0]
    SLICE_X2Y61                                                       r  compressor/chain0_0/carry4_inst0/S[0]
    SLICE_X2Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.921 r  compressor/chain0_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.921    compressor/chain0_0/carryout[3]
    SLICE_X2Y62                                                       r  compressor/chain0_0/carry4_inst1/CI
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     2.158 r  compressor/chain0_0/carry4_inst1/O[3]
                         net (fo=4, routed)           0.732     2.891    compressor/chain1_1/lut6_2_inst2/I0
    SLICE_X6Y62                                                       r  compressor/chain1_1/lut6_2_inst2/LUT6/I0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.222     3.113 r  compressor/chain1_1/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.113    compressor/chain1_1/prop[2]
    SLICE_X6Y62                                                       r  compressor/chain1_1/carry4_inst0/S[2]
    SLICE_X6Y62          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     3.399 r  compressor/chain1_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.399    compressor/chain1_1/carryout[3]
    SLICE_X6Y63                                                       r  compressor/chain1_1/carry4_inst1/CI
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.622 r  compressor/chain1_1/carry4_inst1/O[1]
                         net (fo=4, routed)           0.805     4.426    compressor/chain2_0/dst[5]
    SLICE_X3Y63                                                       r  compressor/chain2_0/lut4_prop8/I1
    SLICE_X3Y63          LUT3 (Prop_lut3_I1_O)        0.216     4.642 r  compressor/chain2_0/lut4_prop8/O
                         net (fo=1, routed)           0.000     4.642    compressor/chain2_0/prop[8]
    SLICE_X3Y63                                                       r  compressor/chain2_0/carry4_inst2/S[0]
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     4.829 r  compressor/chain2_0/carry4_inst2/O[0]
                         net (fo=1, routed)           1.498     6.327    dst10_OBUF[0]
    T9                                                                r  dst10_OBUF[0]_inst/I
    T9                   OBUF (Prop_obuf_I_O)         2.418     8.745 r  dst10_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.745    dst10[0]
    T9                                                                r  dst10[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst9[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.265ns  (logic 4.688ns (56.715%)  route 3.578ns (43.285%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE                         0.000     0.000 r  src0_reg[4]/C
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src0_reg[4]/Q
                         net (fo=3, routed)           1.052     1.445    compressor/chain0_0/src0[4]
    SLICE_X2Y61                                                       r  compressor/chain0_0/lut4_prop0/I3
    SLICE_X2Y61          LUT4 (Prop_lut4_I3_O)        0.097     1.542 r  compressor/chain0_0/lut4_prop0/O
                         net (fo=1, routed)           0.000     1.542    compressor/chain0_0/prop[0]
    SLICE_X2Y61                                                       r  compressor/chain0_0/carry4_inst0/S[0]
    SLICE_X2Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.921 r  compressor/chain0_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.921    compressor/chain0_0/carryout[3]
    SLICE_X2Y62                                                       r  compressor/chain0_0/carry4_inst1/CI
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     2.144 r  compressor/chain0_0/carry4_inst1/O[1]
                         net (fo=4, routed)           0.619     2.764    compressor/chain1_1/lut6_2_inst0/I0
    SLICE_X6Y62                                                       r  compressor/chain1_1/lut6_2_inst0/LUT6/I0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.216     2.980 r  compressor/chain1_1/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     2.980    compressor/chain1_1/prop[0]
    SLICE_X6Y62                                                       r  compressor/chain1_1/carry4_inst0/S[0]
    SLICE_X6Y62          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.283 r  compressor/chain1_1/carry4_inst0/O[1]
                         net (fo=2, routed)           0.693     3.975    compressor/chain2_0/dst[1]
    SLICE_X3Y62                                                       r  compressor/chain2_0/lut2_prop4/I1
    SLICE_X3Y62          LUT2 (Prop_lut2_I1_O)        0.216     4.191 r  compressor/chain2_0/lut2_prop4/O
                         net (fo=1, routed)           0.000     4.191    compressor/chain2_0/prop[4]
    SLICE_X3Y62                                                       r  compressor/chain2_0/carry4_inst1/S[0]
    SLICE_X3Y62          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     4.643 r  compressor/chain2_0/carry4_inst1/O[3]
                         net (fo=1, routed)           1.213     5.857    dst9_OBUF[0]
    U16                                                               r  dst9_OBUF[0]_inst/I
    U16                  OBUF (Prop_obuf_I_O)         2.409     8.265 r  dst9_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.265    dst9[0]
    U16                                                               r  dst9[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst7[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.242ns  (logic 4.699ns (57.012%)  route 3.543ns (42.988%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE                         0.000     0.000 r  src0_reg[4]/C
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src0_reg[4]/Q
                         net (fo=3, routed)           1.052     1.445    compressor/chain0_0/src0[4]
    SLICE_X2Y61                                                       r  compressor/chain0_0/lut4_prop0/I3
    SLICE_X2Y61          LUT4 (Prop_lut4_I3_O)        0.097     1.542 r  compressor/chain0_0/lut4_prop0/O
                         net (fo=1, routed)           0.000     1.542    compressor/chain0_0/prop[0]
    SLICE_X2Y61                                                       r  compressor/chain0_0/carry4_inst0/S[0]
    SLICE_X2Y61          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     1.845 r  compressor/chain0_0/carry4_inst0/O[1]
                         net (fo=6, routed)           0.728     2.573    compressor/chain1_0/lut6_2_inst2/I0
    SLICE_X4Y61                                                       r  compressor/chain1_0/lut6_2_inst2/LUT6/I0
    SLICE_X4Y61          LUT6 (Prop_lut6_I0_O)        0.216     2.789 r  compressor/chain1_0/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     2.789    compressor/chain1_0/prop[2]
    SLICE_X4Y61                                                       r  compressor/chain1_0/carry4_inst0/S[2]
    SLICE_X4Y61          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.090 r  compressor/chain1_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.090    compressor/chain1_0/carryout[3]
    SLICE_X4Y62                                                       r  compressor/chain1_0/carry4_inst1/CI
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.320 r  compressor/chain1_0/carry4_inst1/O[1]
                         net (fo=2, routed)           0.476     3.796    compressor/chain2_0/lut5_gene10_0[1]
    SLICE_X3Y61                                                       r  compressor/chain2_0/lut2_prop3/I0
    SLICE_X3Y61          LUT2 (Prop_lut2_I0_O)        0.225     4.021 r  compressor/chain2_0/lut2_prop3/O
                         net (fo=1, routed)           0.000     4.021    compressor/chain2_0/prop[3]
    SLICE_X3Y61                                                       r  compressor/chain2_0/carry4_inst0/S[3]
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.320 r  compressor/chain2_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     4.320    compressor/chain2_0/carryout[3]
    SLICE_X3Y62                                                       r  compressor/chain2_0/carry4_inst1/CI
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.550 r  compressor/chain2_0/carry4_inst1/O[1]
                         net (fo=1, routed)           1.287     5.837    dst7_OBUF[0]
    T11                                                               r  dst7_OBUF[0]_inst/I
    T11                  OBUF (Prop_obuf_I_O)         2.405     8.242 r  dst7_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.242    dst7[0]
    T11                                                               r  dst7[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst8[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.196ns  (logic 4.635ns (56.557%)  route 3.561ns (43.443%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE                         0.000     0.000 r  src0_reg[4]/C
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src0_reg[4]/Q
                         net (fo=3, routed)           1.052     1.445    compressor/chain0_0/src0[4]
    SLICE_X2Y61                                                       r  compressor/chain0_0/lut4_prop0/I3
    SLICE_X2Y61          LUT4 (Prop_lut4_I3_O)        0.097     1.542 r  compressor/chain0_0/lut4_prop0/O
                         net (fo=1, routed)           0.000     1.542    compressor/chain0_0/prop[0]
    SLICE_X2Y61                                                       r  compressor/chain0_0/carry4_inst0/S[0]
    SLICE_X2Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.921 r  compressor/chain0_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.921    compressor/chain0_0/carryout[3]
    SLICE_X2Y62                                                       r  compressor/chain0_0/carry4_inst1/CI
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     2.144 r  compressor/chain0_0/carry4_inst1/O[1]
                         net (fo=4, routed)           0.619     2.764    compressor/chain1_1/lut6_2_inst0/I0
    SLICE_X6Y62                                                       r  compressor/chain1_1/lut6_2_inst0/LUT6/I0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.216     2.980 r  compressor/chain1_1/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     2.980    compressor/chain1_1/prop[0]
    SLICE_X6Y62                                                       r  compressor/chain1_1/carry4_inst0/S[0]
    SLICE_X6Y62          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.283 r  compressor/chain1_1/carry4_inst0/O[1]
                         net (fo=2, routed)           0.693     3.975    compressor/chain2_0/dst[1]
    SLICE_X3Y62                                                       r  compressor/chain2_0/lut2_prop4/I1
    SLICE_X3Y62          LUT2 (Prop_lut2_I1_O)        0.216     4.191 r  compressor/chain2_0/lut2_prop4/O
                         net (fo=1, routed)           0.000     4.191    compressor/chain2_0/prop[4]
    SLICE_X3Y62                                                       r  compressor/chain2_0/carry4_inst1/S[0]
    SLICE_X3Y62          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     4.598 r  compressor/chain2_0/carry4_inst1/O[2]
                         net (fo=1, routed)           1.196     5.795    dst8_OBUF[0]
    V17                                                               r  dst8_OBUF[0]_inst/I
    V17                  OBUF (Prop_obuf_I_O)         2.401     8.196 r  dst8_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.196    dst8[0]
    V17                                                               r  dst8[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst6[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.184ns  (logic 4.631ns (56.589%)  route 3.553ns (43.411%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE                         0.000     0.000 r  src0_reg[4]/C
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src0_reg[4]/Q
                         net (fo=3, routed)           1.052     1.445    compressor/chain0_0/src0[4]
    SLICE_X2Y61                                                       r  compressor/chain0_0/lut4_prop0/I3
    SLICE_X2Y61          LUT4 (Prop_lut4_I3_O)        0.097     1.542 r  compressor/chain0_0/lut4_prop0/O
                         net (fo=1, routed)           0.000     1.542    compressor/chain0_0/prop[0]
    SLICE_X2Y61                                                       r  compressor/chain0_0/carry4_inst0/S[0]
    SLICE_X2Y61          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     1.845 r  compressor/chain0_0/carry4_inst0/O[1]
                         net (fo=6, routed)           0.728     2.573    compressor/chain1_0/lut6_2_inst2/I0
    SLICE_X4Y61                                                       r  compressor/chain1_0/lut6_2_inst2/LUT6/I0
    SLICE_X4Y61          LUT6 (Prop_lut6_I0_O)        0.216     2.789 r  compressor/chain1_0/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     2.789    compressor/chain1_0/prop[2]
    SLICE_X4Y61                                                       r  compressor/chain1_0/carry4_inst0/S[2]
    SLICE_X4Y61          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.090 r  compressor/chain1_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.090    compressor/chain1_0/carryout[3]
    SLICE_X4Y62                                                       r  compressor/chain1_0/carry4_inst1/CI
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.320 r  compressor/chain1_0/carry4_inst1/O[1]
                         net (fo=2, routed)           0.476     3.796    compressor/chain2_0/lut5_gene10_0[1]
    SLICE_X3Y61                                                       r  compressor/chain2_0/lut2_prop3/I0
    SLICE_X3Y61          LUT2 (Prop_lut2_I0_O)        0.225     4.021 r  compressor/chain2_0/lut2_prop3/O
                         net (fo=1, routed)           0.000     4.021    compressor/chain2_0/prop[3]
    SLICE_X3Y61                                                       r  compressor/chain2_0/carry4_inst0/S[3]
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.320 r  compressor/chain2_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     4.320    compressor/chain2_0/carryout[3]
    SLICE_X3Y62                                                       r  compressor/chain2_0/carry4_inst1/CI
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     4.479 r  compressor/chain2_0/carry4_inst1/O[0]
                         net (fo=1, routed)           1.296     5.776    dst6_OBUF[0]
    U11                                                               r  dst6_OBUF[0]_inst/I
    U11                  OBUF (Prop_obuf_I_O)         2.408     8.184 r  dst6_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.184    dst6[0]
    U11                                                               r  dst6[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst5[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.836ns  (logic 4.384ns (55.942%)  route 3.452ns (44.058%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE                         0.000     0.000 r  src0_reg[4]/C
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src0_reg[4]/Q
                         net (fo=3, routed)           1.052     1.445    compressor/chain0_0/src0[4]
    SLICE_X2Y61                                                       r  compressor/chain0_0/lut4_prop0/I3
    SLICE_X2Y61          LUT4 (Prop_lut4_I3_O)        0.097     1.542 r  compressor/chain0_0/lut4_prop0/O
                         net (fo=1, routed)           0.000     1.542    compressor/chain0_0/prop[0]
    SLICE_X2Y61                                                       r  compressor/chain0_0/carry4_inst0/S[0]
    SLICE_X2Y61          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     1.845 r  compressor/chain0_0/carry4_inst0/O[1]
                         net (fo=6, routed)           0.728     2.573    compressor/chain1_0/lut6_2_inst2/I0
    SLICE_X4Y61                                                       r  compressor/chain1_0/lut6_2_inst2/LUT6/I0
    SLICE_X4Y61          LUT6 (Prop_lut6_I0_O)        0.216     2.789 r  compressor/chain1_0/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     2.789    compressor/chain1_0/prop[2]
    SLICE_X4Y61                                                       r  compressor/chain1_0/carry4_inst0/S[2]
    SLICE_X4Y61          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.090 r  compressor/chain1_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.090    compressor/chain1_0/carryout[3]
    SLICE_X4Y62                                                       r  compressor/chain1_0/carry4_inst1/CI
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.320 r  compressor/chain1_0/carry4_inst1/O[1]
                         net (fo=2, routed)           0.476     3.796    compressor/chain2_0/lut5_gene10_0[1]
    SLICE_X3Y61                                                       r  compressor/chain2_0/lut2_prop3/I0
    SLICE_X3Y61          LUT2 (Prop_lut2_I0_O)        0.225     4.021 r  compressor/chain2_0/lut2_prop3/O
                         net (fo=1, routed)           0.000     4.021    compressor/chain2_0/prop[3]
    SLICE_X3Y61                                                       r  compressor/chain2_0/carry4_inst0/S[3]
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.187     4.208 r  compressor/chain2_0/carry4_inst0/O[3]
                         net (fo=1, routed)           1.196     5.404    dst5_OBUF[0]
    U12                                                               r  dst5_OBUF[0]_inst/I
    U12                  OBUF (Prop_obuf_I_O)         2.432     7.836 r  dst5_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.836    dst5[0]
    U12                                                               r  dst5[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src4_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src4_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.141ns (56.568%)  route 0.108ns (43.432%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDRE                         0.000     0.000 r  src4_reg[9]/C
    SLICE_X7Y64          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src4_reg[9]/Q
                         net (fo=3, routed)           0.108     0.249    src4[9]
    SLICE_X4Y64          FDRE                                         r  src4_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src9_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.128ns (51.234%)  route 0.122ns (48.766%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE                         0.000     0.000 r  src9_reg[4]/C
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src9_reg[4]/Q
                         net (fo=5, routed)           0.122     0.250    src9[4]
    SLICE_X3Y64          FDRE                                         r  src9_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src9_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.466%)  route 0.126ns (49.534%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE                         0.000     0.000 r  src9_reg[3]/C
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src9_reg[3]/Q
                         net (fo=5, routed)           0.126     0.254    src9[3]
    SLICE_X3Y64          FDRE                                         r  src9_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src4_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src4_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.456%)  route 0.126ns (49.544%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDRE                         0.000     0.000 r  src4_reg[6]/C
    SLICE_X5Y65          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src4_reg[6]/Q
                         net (fo=2, routed)           0.126     0.254    src4[6]
    SLICE_X5Y65          FDRE                                         r  src4_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src6_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.445%)  route 0.126ns (49.555%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE                         0.000     0.000 r  src6_reg[4]/C
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src6_reg[4]/Q
                         net (fo=5, routed)           0.126     0.254    src6[4]
    SLICE_X5Y64          FDRE                                         r  src6_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src10_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src10_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.564%)  route 0.113ns (44.436%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDRE                         0.000     0.000 r  src10_reg[3]/C
    SLICE_X5Y65          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src10_reg[3]/Q
                         net (fo=5, routed)           0.113     0.254    src10[3]
    SLICE_X5Y65          FDRE                                         r  src10_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src6_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.434%)  route 0.126ns (49.566%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE                         0.000     0.000 r  src6_reg[5]/C
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src6_reg[5]/Q
                         net (fo=5, routed)           0.126     0.254    src6[5]
    SLICE_X5Y64          FDRE                                         r  src6_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src6_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.447%)  route 0.113ns (44.553%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDRE                         0.000     0.000 r  src6_reg[1]/C
    SLICE_X4Y64          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src6_reg[1]/Q
                         net (fo=5, routed)           0.113     0.254    src6[1]
    SLICE_X5Y64          FDRE                                         r  src6_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src6_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.128ns (49.846%)  route 0.129ns (50.154%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDRE                         0.000     0.000 r  src6_reg[8]/C
    SLICE_X4Y64          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src6_reg[8]/Q
                         net (fo=5, routed)           0.129     0.257    src6[8]
    SLICE_X4Y62          FDRE                                         r  src6_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src10_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src10_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.128ns (49.767%)  route 0.129ns (50.233%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDRE                         0.000     0.000 r  src10_reg[7]/C
    SLICE_X5Y65          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src10_reg[7]/Q
                         net (fo=5, routed)           0.129     0.257    src10[7]
    SLICE_X4Y64          FDRE                                         r  src10_reg[8]/D
  -------------------------------------------------------------------    -------------------





