// Seed: 2666893373
module module_0 (
    output uwire id_0,
    output wor id_1,
    output tri1 id_2,
    output supply1 id_3,
    output tri id_4,
    output wor id_5,
    input tri0 id_6,
    input supply1 id_7,
    output wand id_8,
    output uwire id_9,
    output tri1 id_10,
    output supply1 id_11,
    input wand id_12,
    input wor id_13,
    input supply0 id_14
);
  assign id_4 = id_13;
endmodule
module module_1 (
    output tri1 id_0,
    input tri1 id_1,
    output uwire id_2,
    output supply1 id_3
);
  wor  id_5;
  wire id_6;
  assign id_5 = 1;
  wire id_7 = id_7;
  module_0(
      id_3, id_2, id_0, id_2, id_3, id_0, id_1, id_1, id_2, id_2, id_3, id_2, id_1, id_1, id_1
  );
  always disable id_8;
endmodule
