// Seed: 854109822
module module_0 (
    output wire  id_0,
    input  wor   id_1,
    output uwire id_2,
    output uwire id_3,
    output tri   id_4,
    output wire  id_5
);
  wire id_7;
  assign id_2 = id_1 != 1'b0 - id_1;
endmodule
module module_1 (
    output tri  id_0,
    input  tri0 id_1,
    input  tri1 id_2,
    input  wire id_3,
    output wire id_4,
    input  wand id_5,
    output wand id_6,
    input  wand id_7,
    output tri  id_8,
    input  tri1 id_9,
    output tri0 id_10
);
  wire id_12 = !1;
  module_0(
      id_10, id_3, id_8, id_8, id_6, id_4
  );
endmodule
