
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 2023.1.1.200.1

// backanno -o Lattice_Project_1_impl_1_vo.vo -sp 7_High-Performance_1.0V -w -neg -gui Lattice_Project_1_impl_1.udb 
// Netlist created on Wed Oct  4 02:15:36 2023
// Netlist written on Wed Oct  4 02:15:46 2023
// Design is for device LIFCL-40
// Design is for package CABGA256
// Design is for performance grade 7_High-Performance_1.0V

`timescale 1 ns / 1 ps

module main ( dqs1_io, dq_dqs1_io, dqs0_io, dq_dqs0_io, I2C_DPHY_1_scl_io, 
              I2C_DPHY_1_sda_io, I2C_DPHY_2_scl_io, I2C_DPHY_2_sda_io, 
              PLL_1_clki_i, DDR_MEM_1_cke_o, DDR_MEM_1_odt_o, DDR_MEM_1_wen_o, 
              DDR_MEM_1_rasn_o, DDR_MEM_1_casn_o, DDR_MEM_1_ba_o, 
              DDR_MEM_1_addr_o, DDR_MEM_1_csn_o, DDR_MEM_1_ck_o, 
              MIPI_DPHY_1_clk_p_io, MIPI_DPHY_1_clk_n_io, 
              MIPI_DPHY_1_data_p_io, MIPI_DPHY_1_data_n_io, 
              MIPI_DPHY_2_clk_p_io, MIPI_DPHY_2_clk_n_io, 
              MIPI_DPHY_2_data_p_io, MIPI_DPHY_2_data_n_io );
  input  PLL_1_clki_i;
  output [0:0] DDR_MEM_1_cke_o;
  output [0:0] DDR_MEM_1_odt_o;
  output DDR_MEM_1_wen_o, DDR_MEM_1_rasn_o, DDR_MEM_1_casn_o;
  output [2:0] DDR_MEM_1_ba_o;
  output [12:0] DDR_MEM_1_addr_o;
  output [0:0] DDR_MEM_1_csn_o;
  output [0:0] DDR_MEM_1_ck_o;
  inout  dqs1_io;
  inout  [7:0] dq_dqs1_io;
  inout  dqs0_io;
  inout  [7:0] dq_dqs0_io;
  inout  I2C_DPHY_1_scl_io, I2C_DPHY_1_sda_io, I2C_DPHY_2_scl_io, 
         I2C_DPHY_2_sda_io, MIPI_DPHY_1_clk_p_io, MIPI_DPHY_1_clk_n_io;
  inout  [3:0] MIPI_DPHY_1_data_p_io;
  inout  [3:0] MIPI_DPHY_1_data_n_io;
  inout  MIPI_DPHY_2_clk_p_io, MIPI_DPHY_2_clk_n_io;
  inout  [3:0] MIPI_DPHY_2_data_p_io;
  inout  [3:0] MIPI_DPHY_2_data_n_io;
  wire   \DDR_MEM_1_cke_o_pad[0].gnd , 
         \GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst 
         , 
         \GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst 
         , \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.dqs_o_w , 
         \DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o , 
         \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.dqs_outen_n_w , 
         \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.dqswout_w , 
         \DDR_MEM_1_inst.lscc_ddr_mem_inst.eclkout_w , 
         \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.dout_w[6] , 
         \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.dqts_w$n0 , 
         \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.sw270_out_w , 
         \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.dout_w[4] , 
         \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.dqts_w$n1 , 
         \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.dout_w[2] , 
         \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.dqts_w$n2 , 
         \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.dout_w[0] , 
         \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.dqts_w$n3 , 
         \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.dout_w[1] , 
         \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.dqts_w$n4 , 
         \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.dout_w[3] , 
         \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.dqts_w$n5 , 
         \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.dout_w[5] , 
         \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.dqts_w$n6 , 
         \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.dout_w[7] , 
         \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.dqts_w , 
         \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.dqs_o_w , 
         \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.dqs_outen_n_w , 
         \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.dqswout_w , 
         \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.dout_w[6] , 
         \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.dqts_w$n7 , 
         \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.sw270_out_w , 
         \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.dout_w[4] , 
         \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.dqts_w$n8 , 
         \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.dout_w[2] , 
         \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.dqts_w$n9 , 
         \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.dout_w[0] , 
         \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.dqts_w$n10 , 
         \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.dout_w[1] , 
         \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.dqts_w$n11 , 
         \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.dout_w[3] , 
         \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.dqts_w$n12 , 
         \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.dout_w[5] , 
         \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.dqts_w$n13 , 
         \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.dout_w[7] , 
         \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.dqts_w , 
         \DDR_MEM_1_cke_o_c[0] , \DDR_MEM_1_odt_o_c[0] , DDR_MEM_1_wen_o_c, 
         DDR_MEM_1_rasn_o_c, DDR_MEM_1_casn_o_c, \DDR_MEM_1_ba_o_c[2] , 
         \DDR_MEM_1_ba_o_c[1] , \DDR_MEM_1_ba_o_c[0] , 
         \DDR_MEM_1_addr_o_c[12] , \DDR_MEM_1_addr_o_c[11] , 
         \DDR_MEM_1_addr_o_c[10] , \DDR_MEM_1_addr_o_c[9] , 
         \DDR_MEM_1_addr_o_c[8] , \DDR_MEM_1_addr_o_c[7] , 
         \DDR_MEM_1_addr_o_c[6] , \DDR_MEM_1_addr_o_c[5] , 
         \DDR_MEM_1_addr_o_c[4] , \DDR_MEM_1_addr_o_c[3] , 
         \DDR_MEM_1_addr_o_c[2] , \DDR_MEM_1_addr_o_c[1] , 
         \DDR_MEM_1_addr_o_c[0] , \DDR_MEM_1_csn_o_c[0] , 
         \DDR_MEM_1_ck_o_c[0] , VCC, 
         \DDR_MEM_1_inst.lscc_ddr_mem_inst.code_w[8] , 
         \DDR_MEM_1_inst.lscc_ddr_mem_inst.code_w[7] , 
         \DDR_MEM_1_inst.lscc_ddr_mem_inst.code_w[6] , 
         \DDR_MEM_1_inst.lscc_ddr_mem_inst.code_w[5] , 
         \DDR_MEM_1_inst.lscc_ddr_mem_inst.code_w[4] , 
         \DDR_MEM_1_inst.lscc_ddr_mem_inst.code_w[3] , 
         \DDR_MEM_1_inst.lscc_ddr_mem_inst.code_w[2] , 
         \DDR_MEM_1_inst.lscc_ddr_mem_inst.code_w[1] , 
         \DDR_MEM_1_inst.lscc_ddr_mem_inst.code_w[0] , PLL_1_clkos_o, 
         \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.dqs_bb_out_w , 
         \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.dqs_bb_out_w , 
         PLL_1_clkop_o, \PLL_1_inst.lscc_pll_inst.clki_w ;

`pragma protect begin_protected
`pragma protect version=1
`pragma protect author="Lattice Semiconductor Corporation"
`pragma protect author_info="Lattice Semiconductor Corporation"
`pragma protect encrypt_agent="Radiant Backanno"
`pragma protect encrypt_agent_info="Radiant Software (64-bit) 2023.1.1.200.1"

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Lattice Semiconductor"
`pragma protect key_keyname="LSCC_RADIANT_2"
`pragma protect key_method="rsa"
`pragma protect key_block
MRIXikGxqFwpGd8LAqH2RYPHPRaykCtpqhbEBDbhnV8FKhg2oeIct3vv+qHBQJC3
/1lcks/WPJoEgODDoHIcS/PG+t225TRluZw8DykyCL3VY43tPp8yj9ee2t66skWC
E8R/p1rDh30ZbiKvPUagOlZbnewY+5r0dfU20eYu64WzDh8w5FVpHoO3HRze/jHa
FDm+sah4ld1iGfDqgxxzWcHuU3u37qcw3JKNE5bgEU/lYNkLZX8BBrKZidbxmQ5/
WwrtukIBSNkxnYmYj3rfShX8wVoqbM1CKmCcjLXvual/HI5wO+rbZuH4XX+5s9Rd
XXPsJyZrSi0ToiqVrCEqqA==

`pragma protect encoding=(enctype="base64", line_length=64, bytes=384)
`pragma protect key_keyowner="Lattice Semiconductor"
`pragma protect key_keyname="LSCC_RADIANT_3"
`pragma protect key_method="rsa"
`pragma protect key_block
VHVBml7lujAzBL6kBudvWQMO9IiDzdjR4Rrp0FmRW9ZuYdbIJKG2kNahjjqdne6O
PXxt9NK3joqLxIDkxViPUA3iyixPS1BV6MixvL9limol05f/Fh/uk/3kUugTinV5
viy9bvkbQi7Nu1uzR8apcBgQCk7qLs9EWiYqt1AFTRD4yBBCENa67Jr4C3sBIab0
3BxgDjPKd1DP7xWmUdaCm1Xv9EqhqYmzlJsWeivoDyeJ8SiUVuMgjaj2SI3xo+FR
wAdh8vifuls6Y4sfokPkJwL+B5JaHSfq+moEk7oUCnM1oB8qO7N92x7Ch/cpljtJ
27NMxaZ5/4voJynNDWPdHU7/m9QXMTP1UFdCqoIJP50nGkjmjtBo1LzxzfMbOZec
Ki+BUT3jCZKXt18XM3zVWMWsBLDcJtfFSNKfyDmo8iIqltoFTdT9FyDRbNnNAAnp
HfAhtYlMNENZMLsdd8qzZp9i+jRhfheliLWMOns+QAYZMos/EDoWwz/zFLSOecs8

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Mentor Graphics Corporation"
`pragma protect key_keyname="MGC-VERIF-SIM-RSA-2"
`pragma protect key_method="rsa"
`pragma protect key_block
mQcryPVOhPjoCp9+39G1d0B+MjTOFwns/6t4V45JvMrl8Z+UBIJ5AQT1CIBf7uWS
VLhJRMY5lx/GIABAO1BM/amBTcoDsY2RRoqF7YzsNsgc4FOdPQkUz9ZF5uII2gDX
mapdi2o6aUO9N2MHU4BBLd+osMMtalgW267EmqwncF+MsW0tvbWrDdxQiD1j1UZS
FxSQSfJ6k02n33vJR+t+BkXNYPhDfWVSP1KB6lEEsOzEMSoO7sp8fL6LleulMtu4
nNTXxU2qXjxlWwW0KkFq2zIHuOTx5Rpdt3hOZb9Wdi7DIHX4zoJuF6/HDop283I4
6PHJ4DfDSintDnCdUrF+FA==

`pragma protect encoding=(enctype="base64", line_length=64, bytes=128)
`pragma protect key_keyowner="Synopsys"
`pragma protect key_keyname="SNPS-VCS-RSA-1"
`pragma protect key_method="rsa"
`pragma protect key_block
JAhEdVbwLAmu/+jNe9dyVNT9X5AFlIDOlRxJznMUQZb5rGeUO2taE/WNYwJ1kvZ/
R4T3OZDmjy+eCVptEAtAYgFApxYWcxnXJSgmKcqZk+UXgY+Akd22cq/1SbF3fxb1
RrkgUUOo+rJrDjlKfPV3vBJ8CeF+VBawoaYblYRwF7M=

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Aldec"
`pragma protect key_keyname="ALDEC15_001"
`pragma protect key_method="rsa"
`pragma protect key_block
ivLKv6iiII01yyyjER8QSUYKc8csNKttyucBZW0nj5+WeW9k5digJo6m7G4n9pj6
xHjdZFcGGUBfVOgWwYtY0qQGGZ0QP0k8brLfJ8JcWDZ7DVE8jlGKs4tD/qBUFbeO
tJ7SRIyMQRvjCwHW9iZleZf4bCIdItahSY2X3IYE/egCSvCTcUhoft9n2/NyGi6e
IcU9VFjIu6ZByxvWt4t6MCVKlvMCJzpUQqcQn0p/APt5nFyLAJ6owYKq3HCnVfUU
c/GGXAMQ2rpHU9sRcR/hUrv8j/hIsBqrbZUSQtn/65TuZP7n56miwSUvXyiAefkb
VCQLCs0FKPAUqkM9GMxXlQ==

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Cadence Design Systems."
`pragma protect key_keyname="CDS_RSA_KEY_VER_1"
`pragma protect key_method="rsa"
`pragma protect key_block
JADZowtm7EUZI923MQVbwAZp+r65luP6D17rsRG53+avXNZ0AWn14GJRfNQQHzEM
v/+0h+5/6UJG+sc/+2+fM0qRTXR7jH0fAy8YbI15mgbbdRwY9/+lAC6+qrLrooWF
2p5R7Pb1/88+U/NR0WxHQyml1G0Y3KGVVx62B5h//BIVh5HoOu+sV297tv3f56gz
eMmveIY5dlwe3Bm8d+Qg7R7+WfJ+K7Va7+wy6V5zUVHAX7wblLtv5V6PrvmfhKPB
4ct6yGWhJzJcNJuOzpgLXm0rJ9KFc+6ZOT95d6fRifNuiLrzbjWLidtNdG5LcscD
M7fcsMk+SLU7zPYt/rlDRg==

`pragma protect data_method="aes128-cbc"
`pragma protect encoding=(enctype="base64", line_length=44, bytes=32)
`pragma protect data_block
2Vy1P4/D4FWpHIfEJF84BtRhE//gv3SnPD2LEokBnm8=

`pragma protect end_protected
  DDR_MEM_1_cke_o_pad_0__SLICE_0 \DDR_MEM_1_cke_o_pad[0].SLICE_0 ( 
    .F0(\DDR_MEM_1_cke_o_pad[0].gnd ));

    GND_for_MIPI_DPHY_1_inst_lscc_mipi_dphy_inst_RECEIVER_lscc_mipi_wrapper_rx_HARD_IP_CIL_u_dphy_cil_SLICE_1
     
    \GND_for_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.SLICE_1 
    ( 
    .F0(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    );

    GND_for_MIPI_DPHY_2_inst_lscc_mipi_dphy_inst_TRANSMITTER_lscc_mipi_wrapper_tx_HARD_IP_genblk1_u_DPHY_CIL_tx_SLICE_2
     
    \GND_for_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.SLICE_2 
    ( 
    .F0(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    );

    DDR_MEM_1_inst_lscc_ddr_mem_inst_DW_16_u1_dq_dqs_dm_unit_DQS_BLOCK_u_DQS_BB_IOL
     
    \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQS_BLOCK.u_DQS_BB_IOL 
    ( 
    .DOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.dqs_o_w ), 
    .SCLKOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o ), 
    .TOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.dqs_outen_n_w )
    , .TSDATA0(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA0(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA1(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .DQSW(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.dqswout_w ), 
    .ECLK(\DDR_MEM_1_inst.lscc_ddr_mem_inst.eclkout_w ), 
    .TSDATA1(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA2(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA3(\DDR_MEM_1_cke_o_pad[0].gnd ));

    DDR_MEM_1_inst_lscc_ddr_mem_inst_DW_16_u1_dq_dqs_dm_unit_DQ_BLOCK_6__u_DQ_BB_IOL
     
    \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQ_BLOCK[6].u_DQ_BB_IOL 
    ( 
    .DOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.dout_w[6] ), 
    .SCLKOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o ), 
    .TOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.dqts_w$n0 ), 
    .TSDATA0(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA0(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA1(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .DQSW270(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.sw270_out_w )
    , .ECLK(\DDR_MEM_1_inst.lscc_ddr_mem_inst.eclkout_w ), 
    .TSDATA1(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA2(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA3(\DDR_MEM_1_cke_o_pad[0].gnd ));

    DDR_MEM_1_inst_lscc_ddr_mem_inst_DW_16_u1_dq_dqs_dm_unit_DQ_BLOCK_4__u_DQ_BB_IOL
     
    \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQ_BLOCK[4].u_DQ_BB_IOL 
    ( 
    .DOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.dout_w[4] ), 
    .SCLKOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o ), 
    .TOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.dqts_w$n1 ), 
    .TSDATA0(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA0(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA1(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .DQSW270(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.sw270_out_w )
    , .ECLK(\DDR_MEM_1_inst.lscc_ddr_mem_inst.eclkout_w ), 
    .TSDATA1(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA2(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA3(\DDR_MEM_1_cke_o_pad[0].gnd ));

    DDR_MEM_1_inst_lscc_ddr_mem_inst_DW_16_u1_dq_dqs_dm_unit_DQ_BLOCK_2__u_DQ_BB_IOL
     
    \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQ_BLOCK[2].u_DQ_BB_IOL 
    ( 
    .DOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.dout_w[2] ), 
    .SCLKOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o ), 
    .TOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.dqts_w$n2 ), 
    .TSDATA0(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA0(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA1(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .DQSW270(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.sw270_out_w )
    , .ECLK(\DDR_MEM_1_inst.lscc_ddr_mem_inst.eclkout_w ), 
    .TSDATA1(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA2(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA3(\DDR_MEM_1_cke_o_pad[0].gnd ));

    DDR_MEM_1_inst_lscc_ddr_mem_inst_DW_16_u1_dq_dqs_dm_unit_DQ_BLOCK_0__u_DQ_BB_IOL
     
    \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQ_BLOCK[0].u_DQ_BB_IOL 
    ( 
    .DOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.dout_w[0] ), 
    .SCLKOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o ), 
    .TOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.dqts_w$n3 ), 
    .TSDATA0(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA0(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA1(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .DQSW270(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.sw270_out_w )
    , .ECLK(\DDR_MEM_1_inst.lscc_ddr_mem_inst.eclkout_w ), 
    .TSDATA1(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA2(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA3(\DDR_MEM_1_cke_o_pad[0].gnd ));

    DDR_MEM_1_inst_lscc_ddr_mem_inst_DW_16_u1_dq_dqs_dm_unit_DQ_BLOCK_1__u_DQ_BB_IOL
     
    \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQ_BLOCK[1].u_DQ_BB_IOL 
    ( 
    .DOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.dout_w[1] ), 
    .SCLKOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o ), 
    .TOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.dqts_w$n4 ), 
    .TSDATA0(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA0(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA1(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .DQSW270(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.sw270_out_w )
    , .ECLK(\DDR_MEM_1_inst.lscc_ddr_mem_inst.eclkout_w ), 
    .TSDATA1(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA2(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA3(\DDR_MEM_1_cke_o_pad[0].gnd ));

    DDR_MEM_1_inst_lscc_ddr_mem_inst_DW_16_u1_dq_dqs_dm_unit_DQ_BLOCK_3__u_DQ_BB_IOL
     
    \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQ_BLOCK[3].u_DQ_BB_IOL 
    ( 
    .DOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.dout_w[3] ), 
    .SCLKOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o ), 
    .TOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.dqts_w$n5 ), 
    .TSDATA0(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA0(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA1(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .DQSW270(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.sw270_out_w )
    , .ECLK(\DDR_MEM_1_inst.lscc_ddr_mem_inst.eclkout_w ), 
    .TSDATA1(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA2(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA3(\DDR_MEM_1_cke_o_pad[0].gnd ));

    DDR_MEM_1_inst_lscc_ddr_mem_inst_DW_16_u1_dq_dqs_dm_unit_DQ_BLOCK_5__u_DQ_BB_IOL
     
    \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQ_BLOCK[5].u_DQ_BB_IOL 
    ( 
    .DOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.dout_w[5] ), 
    .SCLKOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o ), 
    .TOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.dqts_w$n6 ), 
    .TSDATA0(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA0(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA1(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .DQSW270(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.sw270_out_w )
    , .ECLK(\DDR_MEM_1_inst.lscc_ddr_mem_inst.eclkout_w ), 
    .TSDATA1(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA2(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA3(\DDR_MEM_1_cke_o_pad[0].gnd ));

    DDR_MEM_1_inst_lscc_ddr_mem_inst_DW_16_u1_dq_dqs_dm_unit_DQ_BLOCK_7__u_DQ_BB_IOL
     
    \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQ_BLOCK[7].u_DQ_BB_IOL 
    ( 
    .DOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.dout_w[7] ), 
    .SCLKOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o ), 
    .TOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.dqts_w ), 
    .TSDATA0(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA0(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA1(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .DQSW270(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.sw270_out_w )
    , .ECLK(\DDR_MEM_1_inst.lscc_ddr_mem_inst.eclkout_w ), 
    .TSDATA1(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA2(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA3(\DDR_MEM_1_cke_o_pad[0].gnd ));
  DDR_MEM_1_inst_lscc_ddr_mem_inst_DW_8_u1_dq_dqs_dm_unit_DQS_BLOCK_u_DQS_BB_IOL 
    \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.DQS_BLOCK.u_DQS_BB_IOL 
    ( .DOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.dqs_o_w ), 
    .SCLKOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o ), 
    .TOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.dqs_outen_n_w )
    , .TSDATA0(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA0(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA1(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .DQSW(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.dqswout_w ), 
    .ECLK(\DDR_MEM_1_inst.lscc_ddr_mem_inst.eclkout_w ), 
    .TSDATA1(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA2(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA3(\DDR_MEM_1_cke_o_pad[0].gnd ));

    DDR_MEM_1_inst_lscc_ddr_mem_inst_DW_8_u1_dq_dqs_dm_unit_DQ_BLOCK_6__u_DQ_BB_IOL
     
    \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.DQ_BLOCK[6].u_DQ_BB_IOL 
    ( 
    .DOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.dout_w[6] ), 
    .SCLKOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o ), 
    .TOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.dqts_w$n7 ), 
    .TSDATA0(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA0(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA1(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .DQSW270(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.sw270_out_w )
    , .ECLK(\DDR_MEM_1_inst.lscc_ddr_mem_inst.eclkout_w ), 
    .TSDATA1(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA2(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA3(\DDR_MEM_1_cke_o_pad[0].gnd ));

    DDR_MEM_1_inst_lscc_ddr_mem_inst_DW_8_u1_dq_dqs_dm_unit_DQ_BLOCK_4__u_DQ_BB_IOL
     
    \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.DQ_BLOCK[4].u_DQ_BB_IOL 
    ( 
    .DOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.dout_w[4] ), 
    .SCLKOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o ), 
    .TOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.dqts_w$n8 ), 
    .TSDATA0(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA0(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA1(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .DQSW270(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.sw270_out_w )
    , .ECLK(\DDR_MEM_1_inst.lscc_ddr_mem_inst.eclkout_w ), 
    .TSDATA1(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA2(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA3(\DDR_MEM_1_cke_o_pad[0].gnd ));

    DDR_MEM_1_inst_lscc_ddr_mem_inst_DW_8_u1_dq_dqs_dm_unit_DQ_BLOCK_2__u_DQ_BB_IOL
     
    \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.DQ_BLOCK[2].u_DQ_BB_IOL 
    ( 
    .DOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.dout_w[2] ), 
    .SCLKOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o ), 
    .TOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.dqts_w$n9 ), 
    .TSDATA0(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA0(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA1(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .DQSW270(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.sw270_out_w )
    , .ECLK(\DDR_MEM_1_inst.lscc_ddr_mem_inst.eclkout_w ), 
    .TSDATA1(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA2(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA3(\DDR_MEM_1_cke_o_pad[0].gnd ));

    DDR_MEM_1_inst_lscc_ddr_mem_inst_DW_8_u1_dq_dqs_dm_unit_DQ_BLOCK_0__u_DQ_BB_IOL
     
    \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.DQ_BLOCK[0].u_DQ_BB_IOL 
    ( 
    .DOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.dout_w[0] ), 
    .SCLKOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o ), 
    .TOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.dqts_w$n10 ), 
    .TSDATA0(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA0(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA1(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .DQSW270(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.sw270_out_w )
    , .ECLK(\DDR_MEM_1_inst.lscc_ddr_mem_inst.eclkout_w ), 
    .TSDATA1(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA2(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA3(\DDR_MEM_1_cke_o_pad[0].gnd ));

    DDR_MEM_1_inst_lscc_ddr_mem_inst_DW_8_u1_dq_dqs_dm_unit_DQ_BLOCK_1__u_DQ_BB_IOL
     
    \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.DQ_BLOCK[1].u_DQ_BB_IOL 
    ( 
    .DOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.dout_w[1] ), 
    .SCLKOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o ), 
    .TOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.dqts_w$n11 ), 
    .TSDATA0(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA0(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA1(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .DQSW270(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.sw270_out_w )
    , .ECLK(\DDR_MEM_1_inst.lscc_ddr_mem_inst.eclkout_w ), 
    .TSDATA1(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA2(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA3(\DDR_MEM_1_cke_o_pad[0].gnd ));

    DDR_MEM_1_inst_lscc_ddr_mem_inst_DW_8_u1_dq_dqs_dm_unit_DQ_BLOCK_3__u_DQ_BB_IOL
     
    \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.DQ_BLOCK[3].u_DQ_BB_IOL 
    ( 
    .DOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.dout_w[3] ), 
    .SCLKOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o ), 
    .TOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.dqts_w$n12 ), 
    .TSDATA0(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA0(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA1(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .DQSW270(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.sw270_out_w )
    , .ECLK(\DDR_MEM_1_inst.lscc_ddr_mem_inst.eclkout_w ), 
    .TSDATA1(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA2(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA3(\DDR_MEM_1_cke_o_pad[0].gnd ));

    DDR_MEM_1_inst_lscc_ddr_mem_inst_DW_8_u1_dq_dqs_dm_unit_DQ_BLOCK_5__u_DQ_BB_IOL
     
    \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.DQ_BLOCK[5].u_DQ_BB_IOL 
    ( 
    .DOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.dout_w[5] ), 
    .SCLKOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o ), 
    .TOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.dqts_w$n13 ), 
    .TSDATA0(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA0(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA1(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .DQSW270(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.sw270_out_w )
    , .ECLK(\DDR_MEM_1_inst.lscc_ddr_mem_inst.eclkout_w ), 
    .TSDATA1(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA2(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA3(\DDR_MEM_1_cke_o_pad[0].gnd ));

    DDR_MEM_1_inst_lscc_ddr_mem_inst_DW_8_u1_dq_dqs_dm_unit_DQ_BLOCK_7__u_DQ_BB_IOL
     
    \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.DQ_BLOCK[7].u_DQ_BB_IOL 
    ( 
    .DOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.dout_w[7] ), 
    .SCLKOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o ), 
    .TOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.dqts_w ), 
    .TSDATA0(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA0(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA1(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .DQSW270(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.sw270_out_w )
    , .ECLK(\DDR_MEM_1_inst.lscc_ddr_mem_inst.eclkout_w ), 
    .TSDATA1(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA2(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA3(\DDR_MEM_1_cke_o_pad[0].gnd ));
  DDR_MEM_1_cke_o_pad_0__bb_inst_IOL \DDR_MEM_1_cke_o_pad[0].bb_inst_IOL ( 
    .DOUT(\DDR_MEM_1_cke_o_c[0] ), 
    .SCLKOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o ), 
    .TXDATA0(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA1(\DDR_MEM_1_cke_o_pad[0].gnd ));
  DDR_MEM_1_odt_o_pad_0__bb_inst_IOL \DDR_MEM_1_odt_o_pad[0].bb_inst_IOL ( 
    .DOUT(\DDR_MEM_1_odt_o_c[0] ), 
    .SCLKOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o ), 
    .TXDATA0(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA1(\DDR_MEM_1_cke_o_pad[0].gnd ));
  DDR_MEM_1_wen_o_pad_bb_inst_IOL \DDR_MEM_1_wen_o_pad.bb_inst_IOL ( 
    .DOUT(DDR_MEM_1_wen_o_c), 
    .SCLKOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o ), 
    .TXDATA0(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA1(\DDR_MEM_1_cke_o_pad[0].gnd ));
  DDR_MEM_1_rasn_o_pad_bb_inst_IOL \DDR_MEM_1_rasn_o_pad.bb_inst_IOL ( 
    .DOUT(DDR_MEM_1_rasn_o_c), 
    .SCLKOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o ), 
    .TXDATA0(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA1(\DDR_MEM_1_cke_o_pad[0].gnd ));
  DDR_MEM_1_casn_o_pad_bb_inst_IOL \DDR_MEM_1_casn_o_pad.bb_inst_IOL ( 
    .DOUT(DDR_MEM_1_casn_o_c), 
    .SCLKOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o ), 
    .TXDATA0(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA1(\DDR_MEM_1_cke_o_pad[0].gnd ));
  DDR_MEM_1_ba_o_pad_2__bb_inst_IOL \DDR_MEM_1_ba_o_pad[2].bb_inst_IOL ( 
    .DOUT(\DDR_MEM_1_ba_o_c[2] ), 
    .SCLKOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o ), 
    .TXDATA0(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA1(\DDR_MEM_1_cke_o_pad[0].gnd ));
  DDR_MEM_1_ba_o_pad_1__bb_inst_IOL \DDR_MEM_1_ba_o_pad[1].bb_inst_IOL ( 
    .DOUT(\DDR_MEM_1_ba_o_c[1] ), 
    .SCLKOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o ), 
    .TXDATA0(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA1(\DDR_MEM_1_cke_o_pad[0].gnd ));
  DDR_MEM_1_ba_o_pad_0__bb_inst_IOL \DDR_MEM_1_ba_o_pad[0].bb_inst_IOL ( 
    .DOUT(\DDR_MEM_1_ba_o_c[0] ), 
    .SCLKOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o ), 
    .TXDATA0(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA1(\DDR_MEM_1_cke_o_pad[0].gnd ));
  DDR_MEM_1_addr_o_pad_12__bb_inst_IOL \DDR_MEM_1_addr_o_pad[12].bb_inst_IOL 
    ( .DOUT(\DDR_MEM_1_addr_o_c[12] ), 
    .SCLKOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o ), 
    .TXDATA0(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA1(\DDR_MEM_1_cke_o_pad[0].gnd ));
  DDR_MEM_1_addr_o_pad_11__bb_inst_IOL \DDR_MEM_1_addr_o_pad[11].bb_inst_IOL 
    ( .DOUT(\DDR_MEM_1_addr_o_c[11] ), 
    .SCLKOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o ), 
    .TXDATA0(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA1(\DDR_MEM_1_cke_o_pad[0].gnd ));
  DDR_MEM_1_addr_o_pad_10__bb_inst_IOL \DDR_MEM_1_addr_o_pad[10].bb_inst_IOL 
    ( .DOUT(\DDR_MEM_1_addr_o_c[10] ), 
    .SCLKOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o ), 
    .TXDATA0(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA1(\DDR_MEM_1_cke_o_pad[0].gnd ));
  DDR_MEM_1_addr_o_pad_9__bb_inst_IOL \DDR_MEM_1_addr_o_pad[9].bb_inst_IOL ( 
    .DOUT(\DDR_MEM_1_addr_o_c[9] ), 
    .SCLKOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o ), 
    .TXDATA0(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA1(\DDR_MEM_1_cke_o_pad[0].gnd ));
  DDR_MEM_1_addr_o_pad_8__bb_inst_IOL \DDR_MEM_1_addr_o_pad[8].bb_inst_IOL ( 
    .DOUT(\DDR_MEM_1_addr_o_c[8] ), 
    .SCLKOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o ), 
    .TXDATA0(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA1(\DDR_MEM_1_cke_o_pad[0].gnd ));
  DDR_MEM_1_addr_o_pad_7__bb_inst_IOL \DDR_MEM_1_addr_o_pad[7].bb_inst_IOL ( 
    .DOUT(\DDR_MEM_1_addr_o_c[7] ), 
    .SCLKOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o ), 
    .TXDATA0(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA1(\DDR_MEM_1_cke_o_pad[0].gnd ));
  DDR_MEM_1_addr_o_pad_6__bb_inst_IOL \DDR_MEM_1_addr_o_pad[6].bb_inst_IOL ( 
    .DOUT(\DDR_MEM_1_addr_o_c[6] ), 
    .SCLKOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o ), 
    .TXDATA0(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA1(\DDR_MEM_1_cke_o_pad[0].gnd ));
  DDR_MEM_1_addr_o_pad_5__bb_inst_IOL \DDR_MEM_1_addr_o_pad[5].bb_inst_IOL ( 
    .DOUT(\DDR_MEM_1_addr_o_c[5] ), 
    .SCLKOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o ), 
    .TXDATA0(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA1(\DDR_MEM_1_cke_o_pad[0].gnd ));
  DDR_MEM_1_addr_o_pad_4__bb_inst_IOL \DDR_MEM_1_addr_o_pad[4].bb_inst_IOL ( 
    .DOUT(\DDR_MEM_1_addr_o_c[4] ), 
    .SCLKOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o ), 
    .TXDATA0(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA1(\DDR_MEM_1_cke_o_pad[0].gnd ));
  DDR_MEM_1_addr_o_pad_3__bb_inst_IOL \DDR_MEM_1_addr_o_pad[3].bb_inst_IOL ( 
    .DOUT(\DDR_MEM_1_addr_o_c[3] ), 
    .SCLKOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o ), 
    .TXDATA0(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA1(\DDR_MEM_1_cke_o_pad[0].gnd ));
  DDR_MEM_1_addr_o_pad_2__bb_inst_IOL \DDR_MEM_1_addr_o_pad[2].bb_inst_IOL ( 
    .DOUT(\DDR_MEM_1_addr_o_c[2] ), 
    .SCLKOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o ), 
    .TXDATA0(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA1(\DDR_MEM_1_cke_o_pad[0].gnd ));
  DDR_MEM_1_addr_o_pad_1__bb_inst_IOL \DDR_MEM_1_addr_o_pad[1].bb_inst_IOL ( 
    .DOUT(\DDR_MEM_1_addr_o_c[1] ), 
    .SCLKOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o ), 
    .TXDATA0(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA1(\DDR_MEM_1_cke_o_pad[0].gnd ));
  DDR_MEM_1_addr_o_pad_0__bb_inst_IOL \DDR_MEM_1_addr_o_pad[0].bb_inst_IOL ( 
    .DOUT(\DDR_MEM_1_addr_o_c[0] ), 
    .SCLKOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o ), 
    .TXDATA0(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .TXDATA1(\DDR_MEM_1_cke_o_pad[0].gnd ));
  DDR_MEM_1_csn_o_pad_0__bb_inst_IOL \DDR_MEM_1_csn_o_pad[0].bb_inst_IOL ( 
    .DOUT(\DDR_MEM_1_csn_o_c[0] ), 
    .SCLKOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o ), 
    .TXDATA0(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .ECLK(\DDR_MEM_1_inst.lscc_ddr_mem_inst.eclkout_w ), 
    .TXDATA2(\DDR_MEM_1_cke_o_pad[0].gnd ));
  DDR_MEM_1_ck_o_pad_0__bb_inst_IOL \DDR_MEM_1_ck_o_pad[0].bb_inst_IOL ( 
    .DOUT(\DDR_MEM_1_ck_o_c[0] ), 
    .SCLKOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o ), 
    .TXDATA0(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .ECLK(\DDR_MEM_1_inst.lscc_ddr_mem_inst.eclkout_w ), 
    .TXDATA2(\DDR_MEM_1_cke_o_pad[0].gnd ));
  DDR_MEM_1_inst_lscc_ddr_mem_inst_u1_common_logic_u0_DDRDLL_DDRDLL_inst 
    \DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_DDRDLL.DDRDLL_inst ( 
    .FREEZE(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .CLKIN(\DDR_MEM_1_inst.lscc_ddr_mem_inst.eclkout_w ), .RST(VCC), 
    .UDDCNTL_N(VCC), .CODE8(\DDR_MEM_1_inst.lscc_ddr_mem_inst.code_w[8] ), 
    .CODE7(\DDR_MEM_1_inst.lscc_ddr_mem_inst.code_w[7] ), 
    .CODE6(\DDR_MEM_1_inst.lscc_ddr_mem_inst.code_w[6] ), 
    .CODE5(\DDR_MEM_1_inst.lscc_ddr_mem_inst.code_w[5] ), 
    .CODE4(\DDR_MEM_1_inst.lscc_ddr_mem_inst.code_w[4] ), 
    .CODE3(\DDR_MEM_1_inst.lscc_ddr_mem_inst.code_w[3] ), 
    .CODE2(\DDR_MEM_1_inst.lscc_ddr_mem_inst.code_w[2] ), 
    .CODE1(\DDR_MEM_1_inst.lscc_ddr_mem_inst.code_w[1] ), 
    .CODE0(\DDR_MEM_1_inst.lscc_ddr_mem_inst.code_w[0] ));
  DDR_MEM_1_inst_lscc_ddr_mem_inst_u1_common_logic_u0_ECLKSYNC_ECLKSYNC_inst 
    \DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst 
    ( .ECLKIN(PLL_1_clkos_o), .STOP(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .ECLKOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.eclkout_w ));
  DDR_MEM_1_inst_lscc_ddr_mem_inst_u1_common_logic_u0_ECLKDIV_ECLKDIV_inst 
    \DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst 
    ( .DIVRST(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .ECLKIN(\DDR_MEM_1_inst.lscc_ddr_mem_inst.eclkout_w ), 
    .SLIP(\DDR_MEM_1_cke_o_pad[0].gnd ), .TESTINP0(VCC), .TESTINP1(VCC), 
    .TESTINP2(VCC), .TESTINP3(VCC), 
    .DIVOUT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o ));
  dqs1_io dqs1_io_I( 
    .PADDO(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.dqs_o_w ), 
    .PADDI(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.dqs_bb_out_w )
    , 
    .PADDT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.dqs_outen_n_w )
    , .dqs1_io(dqs1_io));
  dq_dqs1_io_6_ \dq_dqs1_io[6]_I ( 
    .PADDO(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.dout_w[6] ), 
    .PADDT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.dqts_w$n0 ), 
    .dqdqs1io6(dq_dqs1_io[6]));
  dq_dqs1_io_4_ \dq_dqs1_io[4]_I ( 
    .PADDO(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.dout_w[4] ), 
    .PADDT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.dqts_w$n1 ), 
    .dqdqs1io4(dq_dqs1_io[4]));
  dq_dqs1_io_2_ \dq_dqs1_io[2]_I ( 
    .PADDO(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.dout_w[2] ), 
    .PADDT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.dqts_w$n2 ), 
    .dqdqs1io2(dq_dqs1_io[2]));
  dq_dqs1_io_0_ \dq_dqs1_io[0]_I ( 
    .PADDO(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.dout_w[0] ), 
    .PADDT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.dqts_w$n3 ), 
    .dqdqs1io0(dq_dqs1_io[0]));
  dq_dqs1_io_1_ \dq_dqs1_io[1]_I ( 
    .PADDO(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.dout_w[1] ), 
    .PADDT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.dqts_w$n4 ), 
    .dqdqs1io1(dq_dqs1_io[1]));
  dq_dqs1_io_3_ \dq_dqs1_io[3]_I ( 
    .PADDO(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.dout_w[3] ), 
    .PADDT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.dqts_w$n5 ), 
    .dqdqs1io3(dq_dqs1_io[3]));
  dq_dqs1_io_5_ \dq_dqs1_io[5]_I ( 
    .PADDO(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.dout_w[5] ), 
    .PADDT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.dqts_w$n6 ), 
    .dqdqs1io5(dq_dqs1_io[5]));
  dq_dqs1_io_7_ \dq_dqs1_io[7]_I ( 
    .PADDO(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.dout_w[7] ), 
    .PADDT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.dqts_w ), 
    .dqdqs1io7(dq_dqs1_io[7]));
  DDR_MEM_1_inst_lscc_ddr_mem_inst_DW_16_u1_dq_dqs_dm_unit_u0_DQSBUF_DQSBUF_inst 
    \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.u0_DQSBUF.DQSBUF_inst 
    ( 
    .DQSI(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.dqs_bb_out_w )
    , .RDCLKSEL0(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .RDCLKSEL1(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .RDCLKSEL2(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .RDCLKSEL3(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .RDDIR(\DDR_MEM_1_cke_o_pad[0].gnd ), .RDLOADN(VCC), 
    .READ0(\DDR_MEM_1_cke_o_pad[0].gnd ), .READ1(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .READ2(\DDR_MEM_1_cke_o_pad[0].gnd ), .READ3(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .READMOVE(\DDR_MEM_1_cke_o_pad[0].gnd ), .RST(VCC), 
    .SCLK(\DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o ), 
    .SELCLK(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .WRDIR(\DDR_MEM_1_cke_o_pad[0].gnd ), .WRLOAD_N(VCC), 
    .WRLVDIR(\DDR_MEM_1_cke_o_pad[0].gnd ), .WRLVLOAD_N(VCC), 
    .WRLVMOVE(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .WRMOVE(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .ECLKIN(\DDR_MEM_1_inst.lscc_ddr_mem_inst.eclkout_w ), .RSTSMCNT(VCC), 
    .DLLCODE0(\DDR_MEM_1_inst.lscc_ddr_mem_inst.code_w[0] ), 
    .DLLCODE1(\DDR_MEM_1_inst.lscc_ddr_mem_inst.code_w[1] ), 
    .DLLCODE2(\DDR_MEM_1_inst.lscc_ddr_mem_inst.code_w[2] ), 
    .DLLCODE3(\DDR_MEM_1_inst.lscc_ddr_mem_inst.code_w[3] ), 
    .DLLCODE4(\DDR_MEM_1_inst.lscc_ddr_mem_inst.code_w[4] ), 
    .DLLCODE5(\DDR_MEM_1_inst.lscc_ddr_mem_inst.code_w[5] ), 
    .DLLCODE6(\DDR_MEM_1_inst.lscc_ddr_mem_inst.code_w[6] ), 
    .DLLCODE7(\DDR_MEM_1_inst.lscc_ddr_mem_inst.code_w[7] ), 
    .DLLCODE8(\DDR_MEM_1_inst.lscc_ddr_mem_inst.code_w[8] ), 
    .DQSW(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.dqswout_w ), 
    .DQSW270(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.sw270_out_w )
    );
  dqs0_io dqs0_io_I( 
    .PADDO(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.dqs_o_w ), 
    .PADDI(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.dqs_bb_out_w )
    , 
    .PADDT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.dqs_outen_n_w )
    , .dqs0_io(dqs0_io));
  dq_dqs0_io_6_ \dq_dqs0_io[6]_I ( 
    .PADDO(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.dout_w[6] ), 
    .PADDT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.dqts_w$n7 ), 
    .dqdqs0io6(dq_dqs0_io[6]));
  dq_dqs0_io_4_ \dq_dqs0_io[4]_I ( 
    .PADDO(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.dout_w[4] ), 
    .PADDT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.dqts_w$n8 ), 
    .dqdqs0io4(dq_dqs0_io[4]));
  dq_dqs0_io_2_ \dq_dqs0_io[2]_I ( 
    .PADDO(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.dout_w[2] ), 
    .PADDT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.dqts_w$n9 ), 
    .dqdqs0io2(dq_dqs0_io[2]));
  dq_dqs0_io_0_ \dq_dqs0_io[0]_I ( 
    .PADDO(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.dout_w[0] ), 
    .PADDT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.dqts_w$n10 ), 
    .dqdqs0io0(dq_dqs0_io[0]));
  dq_dqs0_io_1_ \dq_dqs0_io[1]_I ( 
    .PADDO(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.dout_w[1] ), 
    .PADDT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.dqts_w$n11 ), 
    .dqdqs0io1(dq_dqs0_io[1]));
  dq_dqs0_io_3_ \dq_dqs0_io[3]_I ( 
    .PADDO(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.dout_w[3] ), 
    .PADDT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.dqts_w$n12 ), 
    .dqdqs0io3(dq_dqs0_io[3]));
  dq_dqs0_io_5_ \dq_dqs0_io[5]_I ( 
    .PADDO(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.dout_w[5] ), 
    .PADDT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.dqts_w$n13 ), 
    .dqdqs0io5(dq_dqs0_io[5]));
  dq_dqs0_io_7_ \dq_dqs0_io[7]_I ( 
    .PADDO(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.dout_w[7] ), 
    .PADDT(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.dqts_w ), 
    .dqdqs0io7(dq_dqs0_io[7]));
  DDR_MEM_1_inst_lscc_ddr_mem_inst_DW_8_u1_dq_dqs_dm_unit_u0_DQSBUF_DQSBUF_inst 
    \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.u0_DQSBUF.DQSBUF_inst 
    ( 
    .DQSI(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.dqs_bb_out_w ), 
    .RDCLKSEL0(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .RDCLKSEL1(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .RDCLKSEL2(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .RDCLKSEL3(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .RDDIR(\DDR_MEM_1_cke_o_pad[0].gnd ), .RDLOADN(VCC), 
    .READ0(\DDR_MEM_1_cke_o_pad[0].gnd ), .READ1(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .READ2(\DDR_MEM_1_cke_o_pad[0].gnd ), .READ3(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .READMOVE(\DDR_MEM_1_cke_o_pad[0].gnd ), .RST(VCC), 
    .SCLK(\DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o ), 
    .SELCLK(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .WRDIR(\DDR_MEM_1_cke_o_pad[0].gnd ), .WRLOAD_N(VCC), 
    .WRLVDIR(\DDR_MEM_1_cke_o_pad[0].gnd ), .WRLVLOAD_N(VCC), 
    .WRLVMOVE(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .WRMOVE(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .ECLKIN(\DDR_MEM_1_inst.lscc_ddr_mem_inst.eclkout_w ), .RSTSMCNT(VCC), 
    .DLLCODE0(\DDR_MEM_1_inst.lscc_ddr_mem_inst.code_w[0] ), 
    .DLLCODE1(\DDR_MEM_1_inst.lscc_ddr_mem_inst.code_w[1] ), 
    .DLLCODE2(\DDR_MEM_1_inst.lscc_ddr_mem_inst.code_w[2] ), 
    .DLLCODE3(\DDR_MEM_1_inst.lscc_ddr_mem_inst.code_w[3] ), 
    .DLLCODE4(\DDR_MEM_1_inst.lscc_ddr_mem_inst.code_w[4] ), 
    .DLLCODE5(\DDR_MEM_1_inst.lscc_ddr_mem_inst.code_w[5] ), 
    .DLLCODE6(\DDR_MEM_1_inst.lscc_ddr_mem_inst.code_w[6] ), 
    .DLLCODE7(\DDR_MEM_1_inst.lscc_ddr_mem_inst.code_w[7] ), 
    .DLLCODE8(\DDR_MEM_1_inst.lscc_ddr_mem_inst.code_w[8] ), 
    .DQSW(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.dqswout_w ), 
    .DQSW270(\DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.sw270_out_w )
    );

    MIPI_DPHY_1_inst_lscc_mipi_dphy_inst_RECEIVER_lscc_mipi_wrapper_rx_HARD_IP_CIL_u_dphy_cil_DPHY_inst
     
    \MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst 
    ( .BITCKEXT(VCC), .CLKREF(VCC), 
    .PDDPHY(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , .PDPLL(VCC), .SCCLKIN(VCC), .SCRSTNIN(VCC), .UED0THEN(VCC), 
    .UFRXMODE(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .UTXMDTX(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .URXCKINE(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .UTDIS(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .UTXCKE(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .UDE0D0TN(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .UDE1D1TN(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .UDE2D2TN(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .UDE3D3TN(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .UDE4CKTN(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .UDE5D0RN(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .UDE6D1RN(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .UDE7D2RN(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , .UTXDHS0(VCC), .UTXDHS1(VCC), .UTXDHS2(VCC), .UTXDHS3(VCC), 
    .UTXDHS4(VCC), .UTXDHS5(VCC), .UTXDHS6(VCC), .UTXDHS7(VCC), .UTXDHS8(VCC), 
    .UTXDHS9(VCC), .UTXDHS10(VCC), .UTXDHS11(VCC), .UTXDHS12(VCC), 
    .UTXDHS13(VCC), .UTXDHS14(VCC), .UTXDHS15(VCC), .UTXDHS16(VCC), 
    .UTXDHS17(VCC), .UTXDHS18(VCC), .UTXDHS19(VCC), .UTXDHS20(VCC), 
    .UTXDHS21(VCC), .UTXDHS22(VCC), .UTXDHS23(VCC), .UTXDHS24(VCC), 
    .UTXDHS25(VCC), .UTXDHS26(VCC), .UTXDHS27(VCC), .UTXDHS28(VCC), 
    .UTXDHS29(VCC), .UTXDHS30(VCC), .UTXDHS31(VCC), 
    .UTXENER(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .UTXRD0EN(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .UTRD0SEN(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .UTXSKD0N(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .UTXTGE0(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .UTXTGE1(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .UTXTGE2(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .UTXTGE3(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .UTXULPSE(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .UTXUPSEX(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .UTXVDE(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , .UTXWVDHS0(VCC), .UTXWVDHS1(VCC), .UTXWVDHS2(VCC), .UTXWVDHS3(VCC), 
    .U1ENTHEN(VCC), 
    .U1FRXMD(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .U1FTXST(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .U1TDIS(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .U1TREQ(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .U1TDE0D3(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .U1TDE1CK(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .U1TDE2D0(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .U1TDE3D1(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .U1TDE4D2(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .U1TDE5D3(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .U1TDE6(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .U1TDE7(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , .U1TXDHS0(VCC), .U1TXDHS1(VCC), .U1TXDHS2(VCC), .U1TXDHS3(VCC), 
    .U1TXDHS4(VCC), .U1TXDHS5(VCC), .U1TXDHS6(VCC), .U1TXDHS7(VCC), 
    .U1TXDHS8(VCC), .U1TXDHS9(VCC), .U1TXDHS10(VCC), .U1TXDHS11(VCC), 
    .U1TXDHS12(VCC), .U1TXDHS13(VCC), .U1TXDHS14(VCC), .U1TXDHS15(VCC), 
    .U1TXDHS16(VCC), .U1TXDHS17(VCC), .U1TXDHS18(VCC), .U1TXDHS19(VCC), 
    .U1TXDHS20(VCC), .U1TXDHS21(VCC), .U1TXDHS22(VCC), .U1TXDHS23(VCC), 
    .U1TXDHS24(VCC), .U1TXDHS25(VCC), .U1TXDHS26(VCC), .U1TXDHS27(VCC), 
    .U1TXDHS28(VCC), .U1TXDHS29(VCC), .U1TXDHS30(VCC), .U1TXDHS31(VCC), 
    .U1TXLPD(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .U1TXREQ(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .U1TXREQH(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .U1TXSK(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .U1TXTGE0(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .U1TXTGE1(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .U1TXTGE2(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .U1TXTGE3(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .U1TXUPSE(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .U1TXUPSX(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .U1TXVDE(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , .U1TXWVHS0(VCC), .U1TXWVHS1(VCC), .U1TXWVHS2(VCC), .U1TXWVHS3(VCC), 
    .U2END2(VCC), 
    .U2FRXMD(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .U2FTXST(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .U2TDIS(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .U2TREQ(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .U2TDE0D0(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .U2TDE1D1(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .U2TDE2D2(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .U2TDE3D3(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .U2TDE4CK(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .U2TDE5D0(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .U2TDE6D1(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .U2TDE7D2(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , .U2TXDHS0(VCC), .U2TXDHS1(VCC), .U2TXDHS2(VCC), .U2TXDHS3(VCC), 
    .U2TXDHS4(VCC), .U2TXDHS5(VCC), .U2TXDHS6(VCC), .U2TXDHS7(VCC), 
    .U2TXDHS8(VCC), .U2TXDHS9(VCC), .U2TXDHS10(VCC), .U2TXDHS11(VCC), 
    .U2TXDHS12(VCC), .U2TXDHS13(VCC), .U2TXDHS14(VCC), .U2TXDHS15(VCC), 
    .U2TXDHS16(VCC), .U2TXDHS17(VCC), .U2TXDHS18(VCC), .U2TXDHS19(VCC), 
    .U2TXDHS20(VCC), .U2TXDHS21(VCC), .U2TXDHS22(VCC), .U2TXDHS23(VCC), 
    .U2TXDHS24(VCC), .U2TXDHS25(VCC), .U2TXDHS26(VCC), .U2TXDHS27(VCC), 
    .U2TXDHS28(VCC), .U2TXDHS29(VCC), .U2TXDHS30(VCC), .U2TXDHS31(VCC), 
    .U2TPDTE(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .U2TXREQ(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .U2TXREQH(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .U2TXSKC(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .U2TXTGE0(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .U2TXTGE1(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .U2TXTGE2(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .U2TXTGE3(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .U2TXUPSE(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .U2TXUPSX(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .U2TXVDE(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , .U2TXWVHS0(VCC), .U2TXWVHS1(VCC), .U2TXWVHS2(VCC), .U2TXWVHS3(VCC), 
    .U3END3(VCC), 
    .U3FRXMD(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .U3FTXST(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .U3TDISD2(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .U3TREQD2(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .U3TDE0D3(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .U3TDE1D0(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .U3TDE2D1(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .U3TDE3D2(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .U3TDE4D3(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .U3TDE5CK(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .U3TDE6(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .U3TDE7(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , .U3TXDHS0(VCC), .U3TXDHS1(VCC), .U3TXDHS2(VCC), .U3TXDHS3(VCC), 
    .U3TXDHS4(VCC), .U3TXDHS5(VCC), .U3TXDHS6(VCC), .U3TXDHS7(VCC), 
    .U3TXDHS8(VCC), .U3TXDHS9(VCC), .U3TXDHS10(VCC), .U3TXDHS11(VCC), 
    .U3TXDHS12(VCC), .U3TXDHS13(VCC), .U3TXDHS14(VCC), .U3TXDHS15(VCC), 
    .U3TXDHS16(VCC), .U3TXDHS17(VCC), .U3TXDHS18(VCC), .U3TXDHS19(VCC), 
    .U3TXDHS20(VCC), .U3TXDHS21(VCC), .U3TXDHS22(VCC), .U3TXDHS23(VCC), 
    .U3TXDHS24(VCC), .U3TXDHS25(VCC), .U3TXDHS26(VCC), .U3TXDHS27(VCC), 
    .U3TXDHS28(VCC), .U3TXDHS29(VCC), .U3TXDHS30(VCC), .U3TXDHS31(VCC), 
    .U3TXLPDT(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .U3TXREQ(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .U3TXREQH(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .U3TXSKC(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .U3TXTGE0(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .U3TXTGE1(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .U3TXTGE2(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .U3TXTGE3(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .U3TXULPS(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .U3TXUPSX(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .U3TXVD3(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , .U3TXWVHS0(VCC), .U3TXWVHS1(VCC), .U3TXWVHS2(VCC), .U3TXWVHS3(VCC), 
    .UCENCK(VCC), 
    .UCTXREQH(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .UCTXUPSC(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .UCTXUPSX(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .SCANCLK(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .SCANRST(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , .LMMICLK(PLL_1_clkop_o), 
    .LMMIOFFSET0(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .LMMIOFFSET1(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .LMMIOFFSET2(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .LMMIOFFSET3(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .LMMIOFFSET4(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .LMMIREQUEST(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , .LMMIRESETN(VCC), 
    .LMMIWDATA0(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .LMMIWDATA1(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .LMMIWDATA2(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .LMMIWDATA3(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .LMMIWRRDN(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .LTSTEN(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .LTSTLANE0(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .LTSTLANE1(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .UTRNREQ(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , 
    .OPCGLDCK(\GND_sig_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst )
    , .CKN(MIPI_DPHY_1_clk_n_io), .CKP(MIPI_DPHY_1_clk_p_io), 
    .DN0(MIPI_DPHY_1_data_n_io[0]), .DN1(MIPI_DPHY_1_data_n_io[1]), 
    .DN2(MIPI_DPHY_1_data_n_io[2]), .DN3(MIPI_DPHY_1_data_n_io[3]), 
    .DP0(MIPI_DPHY_1_data_p_io[0]), .DP1(MIPI_DPHY_1_data_p_io[1]), 
    .DP2(MIPI_DPHY_1_data_p_io[2]), .DP3(MIPI_DPHY_1_data_p_io[3]));

    MIPI_DPHY_2_inst_lscc_mipi_dphy_inst_TRANSMITTER_lscc_mipi_wrapper_tx_HARD_IP_genblk1_u_DPHY_CIL_tx_DPHY_inst
     
    \MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst 
    ( .BITCKEXT(VCC), 
    .CLKREF(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .PDDPHY(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .PDPLL(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , .SCCLKIN(VCC), .SCRSTNIN(VCC), .UED0THEN(VCC), 
    .UFRXMODE(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .UTXMDTX(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .URXCKINE(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .UTDIS(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .UTXCKE(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .UDE0D0TN(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .UDE1D1TN(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .UDE2D2TN(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .UDE3D3TN(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .UDE4CKTN(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .UDE5D0RN(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .UDE6D1RN(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .UDE7D2RN(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .UTXDHS0(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .UTXDHS1(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .UTXDHS2(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .UTXDHS3(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .UTXDHS4(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .UTXDHS5(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .UTXDHS6(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .UTXDHS7(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .UTXDHS8(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .UTXDHS9(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .UTXDHS10(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .UTXDHS11(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .UTXDHS12(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .UTXDHS13(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .UTXDHS14(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .UTXDHS15(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .UTXDHS16(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .UTXDHS17(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .UTXDHS18(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .UTXDHS19(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .UTXDHS20(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .UTXDHS21(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .UTXDHS22(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .UTXDHS23(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .UTXDHS24(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .UTXDHS25(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .UTXDHS26(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .UTXDHS27(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .UTXDHS28(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .UTXDHS29(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .UTXDHS30(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .UTXDHS31(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .UTXENER(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .UTXRD0EN(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .UTRD0SEN(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .UTXSKD0N(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .UTXTGE0(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .UTXTGE1(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .UTXTGE2(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .UTXTGE3(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .UTXULPSE(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .UTXUPSEX(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .UTXVDE(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , .UTXWVDHS0(VCC), 
    .UTXWVDHS1(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .UTXWVDHS2(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .UTXWVDHS3(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , .U1ENTHEN(VCC), 
    .U1FRXMD(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U1FTXST(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U1TDIS(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U1TREQ(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U1TDE0D3(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U1TDE1CK(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U1TDE2D0(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U1TDE3D1(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U1TDE4D2(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U1TDE5D3(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U1TDE6(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U1TDE7(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U1TXDHS0(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U1TXDHS1(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U1TXDHS2(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U1TXDHS3(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U1TXDHS4(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U1TXDHS5(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U1TXDHS6(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U1TXDHS7(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U1TXDHS8(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U1TXDHS9(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U1TXDHS10(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U1TXDHS11(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U1TXDHS12(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U1TXDHS13(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U1TXDHS14(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U1TXDHS15(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U1TXDHS16(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U1TXDHS17(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U1TXDHS18(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U1TXDHS19(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U1TXDHS20(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U1TXDHS21(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U1TXDHS22(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U1TXDHS23(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U1TXDHS24(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U1TXDHS25(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U1TXDHS26(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U1TXDHS27(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U1TXDHS28(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U1TXDHS29(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U1TXDHS30(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U1TXDHS31(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U1TXLPD(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U1TXREQ(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U1TXREQH(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U1TXSK(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U1TXTGE0(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U1TXTGE1(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U1TXTGE2(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U1TXTGE3(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U1TXUPSE(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U1TXUPSX(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U1TXVDE(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , .U1TXWVHS0(VCC), 
    .U1TXWVHS1(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U1TXWVHS2(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U1TXWVHS3(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , .U2END2(VCC), 
    .U2FRXMD(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U2FTXST(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U2TDIS(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U2TREQ(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U2TDE0D0(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U2TDE1D1(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U2TDE2D2(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U2TDE3D3(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U2TDE4CK(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U2TDE5D0(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U2TDE6D1(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U2TDE7D2(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U2TXDHS0(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U2TXDHS1(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U2TXDHS2(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U2TXDHS3(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U2TXDHS4(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U2TXDHS5(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U2TXDHS6(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U2TXDHS7(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U2TXDHS8(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U2TXDHS9(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U2TXDHS10(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U2TXDHS11(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U2TXDHS12(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U2TXDHS13(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U2TXDHS14(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U2TXDHS15(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U2TXDHS16(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U2TXDHS17(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U2TXDHS18(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U2TXDHS19(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U2TXDHS20(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U2TXDHS21(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U2TXDHS22(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U2TXDHS23(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U2TXDHS24(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U2TXDHS25(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U2TXDHS26(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U2TXDHS27(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U2TXDHS28(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U2TXDHS29(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U2TXDHS30(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U2TXDHS31(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U2TPDTE(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U2TXREQ(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U2TXREQH(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U2TXSKC(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U2TXTGE0(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U2TXTGE1(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U2TXTGE2(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U2TXTGE3(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U2TXUPSE(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U2TXUPSX(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U2TXVDE(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , .U2TXWVHS0(VCC), 
    .U2TXWVHS1(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U2TXWVHS2(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U2TXWVHS3(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , .U3END3(VCC), 
    .U3FRXMD(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U3FTXST(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U3TDISD2(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U3TREQD2(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U3TDE0D3(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U3TDE1D0(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U3TDE2D1(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U3TDE3D2(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U3TDE4D3(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U3TDE5CK(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U3TDE6(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U3TDE7(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U3TXDHS0(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U3TXDHS1(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U3TXDHS2(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U3TXDHS3(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U3TXDHS4(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U3TXDHS5(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U3TXDHS6(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U3TXDHS7(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U3TXDHS8(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U3TXDHS9(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U3TXDHS10(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U3TXDHS11(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U3TXDHS12(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U3TXDHS13(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U3TXDHS14(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U3TXDHS15(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U3TXDHS16(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U3TXDHS17(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U3TXDHS18(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U3TXDHS19(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U3TXDHS20(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U3TXDHS21(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U3TXDHS22(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U3TXDHS23(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U3TXDHS24(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U3TXDHS25(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U3TXDHS26(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U3TXDHS27(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U3TXDHS28(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U3TXDHS29(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U3TXDHS30(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U3TXDHS31(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U3TXLPDT(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U3TXREQ(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U3TXREQH(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U3TXSKC(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U3TXTGE0(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U3TXTGE1(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U3TXTGE2(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U3TXTGE3(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U3TXULPS(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U3TXUPSX(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U3TXVD3(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , .U3TXWVHS0(VCC), 
    .U3TXWVHS1(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U3TXWVHS2(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .U3TXWVHS3(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , .UCENCK(VCC), 
    .UCTXREQH(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .UCTXUPSC(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .UCTXUPSX(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .SCANCLK(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .SCANRST(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , .LMMICLK(PLL_1_clkop_o), 
    .LMMIOFFSET0(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .LMMIOFFSET1(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .LMMIOFFSET2(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .LMMIOFFSET3(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .LMMIOFFSET4(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .LMMIREQUEST(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , .LMMIRESETN(VCC), 
    .LMMIWDATA0(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .LMMIWDATA1(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .LMMIWDATA2(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .LMMIWDATA3(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .LMMIWRRDN(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .LTSTEN(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .LTSTLANE0(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .LTSTLANE1(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .UTRNREQ(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , 
    .OPCGLDCK(\GND_sig_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst )
    , .CKN(MIPI_DPHY_2_clk_n_io), .CKP(MIPI_DPHY_2_clk_p_io), 
    .DN0(MIPI_DPHY_2_data_n_io[0]), .DN1(MIPI_DPHY_2_data_n_io[1]), 
    .DN2(MIPI_DPHY_2_data_n_io[2]), .DN3(MIPI_DPHY_2_data_n_io[3]), 
    .DP0(MIPI_DPHY_2_data_p_io[0]), .DP1(MIPI_DPHY_2_data_p_io[1]), 
    .DP2(MIPI_DPHY_2_data_p_io[2]), .DP3(MIPI_DPHY_2_data_p_io[3]));
  PLL_1_clki_i PLL_1_clki_i_I( .PADDI(\PLL_1_inst.lscc_pll_inst.clki_w ), 
    .PLL_1_clki_i(PLL_1_clki_i));
  PLL_1_inst_lscc_pll_inst_gen_no_refclk_mon_u_PLL_PLL_inst 
    \PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst ( 
    .CIBDIR(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .CIBDSEL0(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .CIBDSEL1(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .CIBDSEL2(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .CIBLDREG(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .CIBROT(\DDR_MEM_1_cke_o_pad[0].gnd ), .ENCLKOP(VCC), .ENCLKOS(VCC), 
    .ENCLKOS2(VCC), .ENCLKOS3(VCC), .ENCLKOS4(VCC), .ENCLKOS5(VCC), 
    .FBKCK(PLL_1_clkop_o), .LEGACY(VCC), .LMMICLK(VCC), 
    .LMMIOFFSET0(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .LMMIOFFSET1(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .LMMIOFFSET2(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .LMMIOFFSET3(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .LMMIOFFSET4(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .LMMIOFFSET5(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .LMMIOFFSET6(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .LMMIREQUEST(\DDR_MEM_1_cke_o_pad[0].gnd ), .LMMIRESETN(VCC), 
    .LMMIWDATA0(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .LMMIWDATA1(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .LMMIWDATA2(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .LMMIWDATA3(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .LMMIWDATA4(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .LMMIWDATA5(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .LMMIWDATA6(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .LMMIWDATA7(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .LMMIWRRDN(\DDR_MEM_1_cke_o_pad[0].gnd ), .PLLRESET(VCC), 
    .REFCK(\PLL_1_inst.lscc_pll_inst.clki_w ), 
    .STDBY(\DDR_MEM_1_cke_o_pad[0].gnd ), .PLLPDN(VCC), 
    .ROTDEL(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .DIRDEL(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .ROTDELP1(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .GRAYTEST0(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .GRAYTEST1(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .GRAYTEST2(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .GRAYTEST3(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .GRAYTEST4(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .BINTEST0(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .BINTEST1(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .DIRDELP1(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .GRAYACT0(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .GRAYACT1(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .GRAYACT2(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .GRAYACT3(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .GRAYACT4(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .BINACT0(\DDR_MEM_1_cke_o_pad[0].gnd ), 
    .BINACT1(\DDR_MEM_1_cke_o_pad[0].gnd ), .OPCGLDCK(VCC), .SCANRST(VCC), 
    .SCANCLK(VCC), .CLKOP(PLL_1_clkop_o), .CLKOS(PLL_1_clkos_o));
  DDR_MEM_1_cke_o_0_ \DDR_MEM_1_cke_o[0]_I ( .PADDO(\DDR_MEM_1_cke_o_c[0] ), 
    .DDRMEM1ckeo0(DDR_MEM_1_cke_o[0]));
  DDR_MEM_1_odt_o_0_ \DDR_MEM_1_odt_o[0]_I ( .PADDO(\DDR_MEM_1_odt_o_c[0] ), 
    .DDRMEM1odto0(DDR_MEM_1_odt_o[0]));
  DDR_MEM_1_wen_o DDR_MEM_1_wen_o_I( .PADDO(DDR_MEM_1_wen_o_c), 
    .DDR_MEM_1_wen_o(DDR_MEM_1_wen_o));
  DDR_MEM_1_rasn_o DDR_MEM_1_rasn_o_I( .PADDO(DDR_MEM_1_rasn_o_c), 
    .DDR_MEM_1_rasn_o(DDR_MEM_1_rasn_o));
  DDR_MEM_1_casn_o DDR_MEM_1_casn_o_I( .PADDO(DDR_MEM_1_casn_o_c), 
    .DDR_MEM_1_casn_o(DDR_MEM_1_casn_o));
  DDR_MEM_1_ba_o_2_ \DDR_MEM_1_ba_o[2]_I ( .PADDO(\DDR_MEM_1_ba_o_c[2] ), 
    .DDRMEM1bao2(DDR_MEM_1_ba_o[2]));
  DDR_MEM_1_ba_o_1_ \DDR_MEM_1_ba_o[1]_I ( .PADDO(\DDR_MEM_1_ba_o_c[1] ), 
    .DDRMEM1bao1(DDR_MEM_1_ba_o[1]));
  DDR_MEM_1_ba_o_0_ \DDR_MEM_1_ba_o[0]_I ( .PADDO(\DDR_MEM_1_ba_o_c[0] ), 
    .DDRMEM1bao0(DDR_MEM_1_ba_o[0]));
  DDR_MEM_1_addr_o_12_ \DDR_MEM_1_addr_o[12]_I ( 
    .PADDO(\DDR_MEM_1_addr_o_c[12] ), .DDRMEM1addro12(DDR_MEM_1_addr_o[12]));
  DDR_MEM_1_addr_o_11_ \DDR_MEM_1_addr_o[11]_I ( 
    .PADDO(\DDR_MEM_1_addr_o_c[11] ), .DDRMEM1addro11(DDR_MEM_1_addr_o[11]));
  DDR_MEM_1_addr_o_10_ \DDR_MEM_1_addr_o[10]_I ( 
    .PADDO(\DDR_MEM_1_addr_o_c[10] ), .DDRMEM1addro10(DDR_MEM_1_addr_o[10]));
  DDR_MEM_1_addr_o_9_ \DDR_MEM_1_addr_o[9]_I ( .PADDO(\DDR_MEM_1_addr_o_c[9] ), 
    .DDRMEM1addro9(DDR_MEM_1_addr_o[9]));
  DDR_MEM_1_addr_o_8_ \DDR_MEM_1_addr_o[8]_I ( .PADDO(\DDR_MEM_1_addr_o_c[8] ), 
    .DDRMEM1addro8(DDR_MEM_1_addr_o[8]));
  DDR_MEM_1_addr_o_7_ \DDR_MEM_1_addr_o[7]_I ( .PADDO(\DDR_MEM_1_addr_o_c[7] ), 
    .DDRMEM1addro7(DDR_MEM_1_addr_o[7]));
  DDR_MEM_1_addr_o_6_ \DDR_MEM_1_addr_o[6]_I ( .PADDO(\DDR_MEM_1_addr_o_c[6] ), 
    .DDRMEM1addro6(DDR_MEM_1_addr_o[6]));
  DDR_MEM_1_addr_o_5_ \DDR_MEM_1_addr_o[5]_I ( .PADDO(\DDR_MEM_1_addr_o_c[5] ), 
    .DDRMEM1addro5(DDR_MEM_1_addr_o[5]));
  DDR_MEM_1_addr_o_4_ \DDR_MEM_1_addr_o[4]_I ( .PADDO(\DDR_MEM_1_addr_o_c[4] ), 
    .DDRMEM1addro4(DDR_MEM_1_addr_o[4]));
  DDR_MEM_1_addr_o_3_ \DDR_MEM_1_addr_o[3]_I ( .PADDO(\DDR_MEM_1_addr_o_c[3] ), 
    .DDRMEM1addro3(DDR_MEM_1_addr_o[3]));
  DDR_MEM_1_addr_o_2_ \DDR_MEM_1_addr_o[2]_I ( .PADDO(\DDR_MEM_1_addr_o_c[2] ), 
    .DDRMEM1addro2(DDR_MEM_1_addr_o[2]));
  DDR_MEM_1_addr_o_1_ \DDR_MEM_1_addr_o[1]_I ( .PADDO(\DDR_MEM_1_addr_o_c[1] ), 
    .DDRMEM1addro1(DDR_MEM_1_addr_o[1]));
  DDR_MEM_1_addr_o_0_ \DDR_MEM_1_addr_o[0]_I ( .PADDO(\DDR_MEM_1_addr_o_c[0] ), 
    .DDRMEM1addro0(DDR_MEM_1_addr_o[0]));
  DDR_MEM_1_csn_o_0_ \DDR_MEM_1_csn_o[0]_I ( .PADDO(\DDR_MEM_1_csn_o_c[0] ), 
    .DDRMEM1csno0(DDR_MEM_1_csn_o[0]));
  DDR_MEM_1_ck_o_0_ \DDR_MEM_1_ck_o[0]_I ( .PADDO(\DDR_MEM_1_ck_o_c[0] ), 
    .DDRMEM1cko0(DDR_MEM_1_ck_o[0]));
  VCC_cZ VCC_cZ( .Z(VCC));
`pragma protect begin_protected
`pragma protect version=1
`pragma protect author="Lattice Semiconductor Corporation"
`pragma protect author_info="Lattice Semiconductor Corporation"
`pragma protect encrypt_agent="Radiant Backanno"
`pragma protect encrypt_agent_info="Radiant Software (64-bit) 2023.1.1.200.1"

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Lattice Semiconductor"
`pragma protect key_keyname="LSCC_RADIANT_2"
`pragma protect key_method="rsa"
`pragma protect key_block
LJmxxpybZUG+eYsshC4ez+jPPZb5pRy55QGfb2JnCrboX0x+Z3ZYwwRRKuT0Z0Zx
BJCjgstPvX30AjE2HB2obxU5S9MBwBmebhtz8HooOvPWVY1CEW5wf8TkkblEjH+U
qYUMSfGfLdhkq+P+SIhHJfDXdjMU7FZaxM+dABHPsE+rA1RjwoSumsSh78gtIoIl
PHGd243T8gM5S6NyZpuCR5vmSMktZOo8U8g5+kd4Vn5b1l9yW8dKdQY5XSmNOkF+
qUXwkhcnLt71H9or+BBZTDDHVP1Lu9mUobx1TZy0sj5k7RxUzwszB9ApbITjIGox
Amg0dyHhMUErDzso2tfPvg==

`pragma protect encoding=(enctype="base64", line_length=64, bytes=384)
`pragma protect key_keyowner="Lattice Semiconductor"
`pragma protect key_keyname="LSCC_RADIANT_3"
`pragma protect key_method="rsa"
`pragma protect key_block
dnVp/vJUq2CPTjqMkEvVsaCBHfMZuQImfaKqIlQ4MH0R2CPEG9gYfUcXs58Do+mV
aStk8+tq2aQs2/ow1BVkNSGsiyXYZZbYk1sZpIv+kefWqixhnM0QwqMLLnjJqvjX
GhW4GWT/wLSy3k8OHKoYlXgT5mx8DpEtTXM2BwDw7nTCWoz25UV62VtHPDYrgTTa
1L9FX703stuqgWbxHwb24+/hanfB1qgZODIQVSMnSZsRXv/elYR58SI4ywqZkWv1
1lfgv4XuI0UOWHI/m17tIMzhIaG25zzueYnnejQJ1YgQkqrQEPTXawqkfOqNNbZK
AYmZVqAbpwDQ0Tz64hWfNcEk9+LCUJ9hkt/mapgh291i/xWsoTPwls5sOqqM2f8c
3NC5GLkGkdJFuFDeCHR2n7zCFrhagXRHuxRAxB2fQ1j+jxSkG70gfxFPM726Ia3q
YCuCqK4Of9jzw/AwbDWVP3sLGM7P57rMBaeO2A3Q9nyATJG2JMqe5k6JlqtocUQb

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Mentor Graphics Corporation"
`pragma protect key_keyname="MGC-VERIF-SIM-RSA-2"
`pragma protect key_method="rsa"
`pragma protect key_block
Rd0Meam+tBkZCubg9xTsPpJI2VEa7ManrdXGVrDgC3DatT7Vd1TncpYcH62dWtzT
zSswMjOKpdiOq1v79b+cYdV3b9Isv54039IbRe1U37qLCXuQtDQfmtuXecGAd5Ao
RCVFE6+XogaRL4d8CNkKkWygb96hMjWJg+ylAY3Or3XGu/oqh43DYlcccLA2W3Y6
QMfVzV9k6AmY60fSH3sCRt89yWwyROPC0KbAJ7SdFDZmNBXijqhJQmqsLWbMg44p
aq9UFABbQl5QvmRY3U6z074Q/3CnokuMd7e+DvfdSIItoafWmyfCmz313gof7T/i
116r8hLWKc8uZdF86qK9+g==

`pragma protect encoding=(enctype="base64", line_length=64, bytes=128)
`pragma protect key_keyowner="Synopsys"
`pragma protect key_keyname="SNPS-VCS-RSA-1"
`pragma protect key_method="rsa"
`pragma protect key_block
R+NLgItmF+NMmJG9NkgEOjXleP/ykyPhOFS1hjAogH/DT9Q9Ago1rhrcaOmeW1VG
j9llNrsqBcxuYiRxAITwvIPM+HBEemQtHUcRHck/qA7Lf5yxiGs/sJJEBkFvQqx8
fPdoS79skx0BZF0HWnNJLRUp1s6x31t1kQyHU0CY8CY=

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Aldec"
`pragma protect key_keyname="ALDEC15_001"
`pragma protect key_method="rsa"
`pragma protect key_block
q/jUUFQG9Ssw132Z0sk+CKgqDUH6UxQ9ZSu5ZrXkd8RS+QeqtmeRAHYVuSjoQBHD
3C46TMjWhKKWU/9+T0FPZUjbo2160fjyt3pj416rb3FedmB1rd8mszdrbIj1TBFk
+YuMLNgLuLh2cdGoTy1LYUCOcsW8eLppc0MV58ocLgQf82o5yqvLXpfWQcOOu0bJ
TnXh24y2iMNt1Me8AkoReHfMFH6EmJdzKWbkgVExmaZVgoP4c7qdDRdXkpi//hcX
xHcHKluy1cVVkf18yEdwhOAltDkSZKO3Ra2sDRh1n7lpp0ti2/YGVh2BhDxzKipd
GzkmRLnUvJEFft/6TJZ3kw==

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Cadence Design Systems."
`pragma protect key_keyname="CDS_RSA_KEY_VER_1"
`pragma protect key_method="rsa"
`pragma protect key_block
PuetMONu71Zi1ykpwoiurGZ5lxo7o9wxPFWl8vkHkg/zpbNJG+XyNnfl2PALdNrI
L5Hj0mIX3/WI7vX8Lg6DksRPmzonvrSyvIcxX8hdkmxJ8l1jnXVyYptjNWcCtWQr
sW8gyhF3Vjdf01mP3c8LGmwElOipPtf7cL35BnQjTv7rt9jG1K5pTxc9Y/voNiYO
jN4aC7ycV4hKy1CMmUGogvGs8ff6tto11YQAtxvpRRh1hmt0VhGoE5dTQHqbY07f
FgY98j1ONUITmi3ifx+p3Pc007nWEEOoY0oeS7/dysdRuxKtcUDQMDmEMW8mQwD7
BVoEMnYgO1MY5cmBq4BrVA==

`pragma protect data_method="aes128-cbc"
`pragma protect encoding=(enctype="base64", line_length=64, bytes=640)
`pragma protect data_block
ZON6Ow+kj2kc496bQv5Fl7aC4ebT6MYUsQNNse0dgUrbvPVoP3jT7W4D0DVRwmMV
Z1eaJ9mbVf+d480D+s37PHqmAzQ5eM85xUPY0NoZInIq4JD7d7Xt9CLl3cEDUbnz
jdh6qCq08ynUMLtofwXy9YYC160FDb9I25iFyttUvDlVAv/5ueHr7e2WGAxWVIUu
LIVeSMMJTjqJltIasmQzxHn3RlB8RK3hvtzHGGB8xRjf4LporEU8w9RdavPo2Wf0
YA19jPkYuWQCGyWsBJm37iVFy+HXDuojSPYod4CqZdJKYU4bPalC8fyJhzIRyDIg
mOXbMONfdxRwSGsMmHdaP4QOdqGp0020PIcryRDIbBEgd7MiFwkeW+YhTq6FdH1B
9Cbr0dpUPdyMsO1pVlbgQiBI5LAXoLSqEL/90t0EpVWMSEvZo/ltBVouRzWfG1Qs
4GvwhFugYqL4h2Y55tTUpo2L0wPmccwJ76DGrSywtKLNHv5wQvD6ozcWsXC5lrVn
cXi0hNJylGDSdLzIQ6TR6PGgdxGyeZxWI/vFx2jdgnrZ3bgEB5svR5avB7QJjdIK
HbZVFb1mpOM+oMnVReMRXETN2C5bRGGbdZDLUkzYu0omTbeYuEO/6T5hgj6pggpF
XQZN1oC0YBxj/5sx4S1MLnxm/416bQ8YNgezd2GJinULhhYnyvSO5iXT1itzcZDr
2TIN8BIcKQ+y8VZeynRBAHDy2EOnZIzcgtUay/7xaB60414t5I3Fjb/y4B/i8VQ9
zKd1164x8ps8Wa9dA8F1hIE+iqtUyBKGav/Kko4Njj5PMx7+wNuU1t2anmMfqec4
iGZwVZjM8DrhgUpC7/9mnw==

`pragma protect end_protected
endmodule

module DDR_MEM_1_cke_o_pad_0__SLICE_0 ( output F0 );
  wire   GNDI;

  UALUT4 \DDR_MEM_1_cke_o_pad[0].vlo_inst ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module UALUT4 ( input A, B, C, D, output Z );

  LUT4 #("0x0000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module 
  GND_for_MIPI_DPHY_1_inst_lscc_mipi_dphy_inst_RECEIVER_lscc_mipi_wrapper_rx_HARD_IP_CIL_u_dphy_cil_SLICE_1
   ( output F0 );
  wire   GNDI;

  UALUT4 
    \GND_for_MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_dphy_cil.DPHY_inst 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module 
  GND_for_MIPI_DPHY_2_inst_lscc_mipi_dphy_inst_TRANSMITTER_lscc_mipi_wrapper_tx_HARD_IP_genblk1_u_DPHY_CIL_tx_SLICE_2
   ( output F0 );
  wire   GNDI;

  UALUT4 
    \GND_for_MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module 
  DDR_MEM_1_inst_lscc_ddr_mem_inst_DW_16_u1_dq_dqs_dm_unit_DQS_BLOCK_u_DQS_BB_IOL
   ( output DOUT, input SCLKOUT, output TOUT, input TSDATA0, TXDATA0, TXDATA1, 
    DQSW, ECLK, TSDATA1, TXDATA2, TXDATA3 );
  wire   GNDI, SCLKOUT_dly, ECLK_dly, TSDATA0_dly, TXDATA0_dly, TXDATA1_dly, 
         TSDATA1_dly, TXDATA2_dly, TXDATA3_dly;

  MODDRXN 
    \DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQS_BLOCK.DQS_X2.u_ODDRX2DQS 
    ( .D0(TXDATA0_dly), .D1(TXDATA1_dly), .SCLK(SCLKOUT_dly), .RST(GNDI), 
    .Q(DOUT), .D2(TXDATA2_dly), .D3(TXDATA3_dly), .ECLK(ECLK_dly), 
    .WRCLK(DQSW));
  gnd DRIVEGND( .PWR0(GNDI));
  MTDDRXN 
    \DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/TS_BLOCK.TS_X2.u_TSHX2DQS 
    ( .T0(TSDATA0_dly), .T1(TSDATA1_dly), .ECLK(ECLK_dly), .SCLK(SCLKOUT_dly), 
    .RST(GNDI), .Q(TOUT), .WRCLK(DQSW));

  specify
    (DQSW => DOUT) = (0:0:0,0:0:0);
    (DQSW => TOUT) = (0:0:0,0:0:0);
    $setuphold 
      (posedge ECLK, posedge SCLKOUT, 0:0:0, 0:0:0,,,, ECLK_dly, SCLKOUT_dly);
    $setuphold 
      (posedge SCLKOUT, TSDATA0, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TSDATA0_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA0, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA0_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA1, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA1_dly);
    $setuphold 
      (posedge SCLKOUT, TSDATA1, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TSDATA1_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA2, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA2_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA3, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA3_dly);
    $width (posedge DQSW, 0:0:0);
    $width (negedge DQSW, 0:0:0);
  endspecify

endmodule

module MODDRXN ( input D0, D1, SCLK, RST, output Q, input D2, D3, ECLK, WRCLK );

  ODDRX2DQS INST1( .D3(D3), .D2(D2), .D1(D1), .D0(D0), .SCLK(SCLK), 
    .ECLK(ECLK), .DQSW(WRCLK), .RST(RST), .Q(Q));
  defparam INST1.GSR = "DISABLED";
endmodule

module MTDDRXN ( input T0, T1, ECLK, SCLK, RST, output Q, input WRCLK );

  TSHX2DQS INST2( .T1(T1), .T0(T0), .SCLK(SCLK), .ECLK(ECLK), .DQSW(WRCLK), 
    .RST(RST), .Q(Q));
  defparam INST2.GSR = "DISABLED";
endmodule

module 
  DDR_MEM_1_inst_lscc_ddr_mem_inst_DW_16_u1_dq_dqs_dm_unit_DQ_BLOCK_6__u_DQ_BB_IOL
   ( output DOUT, input SCLKOUT, output TOUT, input TSDATA0, TXDATA0, TXDATA1, 
    DQSW270, ECLK, TSDATA1, TXDATA2, TXDATA3 );
  wire   GNDI, SCLKOUT_dly, ECLK_dly, TSDATA0_dly, TXDATA0_dly, TXDATA1_dly, 
         TSDATA1_dly, TXDATA2_dly, TXDATA3_dly;

  MODDRXN0001 
    \DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[6].DQ_X2.u_DQ_ODDRX2DQ 
    ( .D0(TXDATA0_dly), .D1(TXDATA1_dly), .SCLK(SCLKOUT_dly), .RST(GNDI), 
    .Q(DOUT), .D2(TXDATA2_dly), .D3(TXDATA3_dly), .ECLK(ECLK_dly), 
    .WRCLK(DQSW270));
  gnd DRIVEGND( .PWR0(GNDI));
  MTDDRXN0002 
    \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQ_BLOCK[6].u_DQ_BB_IOL_MTDDRXN 
    ( .T0(TSDATA0_dly), .T1(TSDATA1_dly), .ECLK(ECLK_dly), .SCLK(SCLKOUT_dly), 
    .RST(GNDI), .Q(TOUT), .WRCLK(DQSW270));

  specify
    (DQSW270 => DOUT) = (0:0:0,0:0:0);
    (DQSW270 => TOUT) = (0:0:0,0:0:0);
    $setuphold 
      (posedge ECLK, posedge SCLKOUT, 0:0:0, 0:0:0,,,, ECLK_dly, SCLKOUT_dly);
    $setuphold 
      (posedge SCLKOUT, TSDATA0, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TSDATA0_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA0, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA0_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA1, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA1_dly);
    $setuphold 
      (posedge SCLKOUT, TSDATA1, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TSDATA1_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA2, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA2_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA3, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA3_dly);
    $width (posedge DQSW270, 0:0:0);
    $width (negedge DQSW270, 0:0:0);
  endspecify

endmodule

module MODDRXN0001 ( input D0, D1, SCLK, RST, output Q, input D2, D3, ECLK, 
    WRCLK );

  ODDRX2DQ INST1( .D3(D3), .D2(D2), .D1(D1), .D0(D0), .DQSW270(WRCLK), 
    .SCLK(SCLK), .ECLK(ECLK), .RST(RST), .Q(Q));
  defparam INST1.GSR = "DISABLED";
endmodule

module MTDDRXN0002 ( input T0, T1, ECLK, SCLK, RST, output Q, input WRCLK );

  TSHX2DQ INST2( .T1(T1), .T0(T0), .SCLK(SCLK), .ECLK(ECLK), .DQSW270(WRCLK), 
    .RST(RST), .Q(Q));
  defparam INST2.GSR = "DISABLED";
endmodule

module 
  DDR_MEM_1_inst_lscc_ddr_mem_inst_DW_16_u1_dq_dqs_dm_unit_DQ_BLOCK_4__u_DQ_BB_IOL
   ( output DOUT, input SCLKOUT, output TOUT, input TSDATA0, TXDATA0, TXDATA1, 
    DQSW270, ECLK, TSDATA1, TXDATA2, TXDATA3 );
  wire   GNDI, SCLKOUT_dly, ECLK_dly, TSDATA0_dly, TXDATA0_dly, TXDATA1_dly, 
         TSDATA1_dly, TXDATA2_dly, TXDATA3_dly;

  MODDRXN0001 
    \DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[4].DQ_X2.u_DQ_ODDRX2DQ 
    ( .D0(TXDATA0_dly), .D1(TXDATA1_dly), .SCLK(SCLKOUT_dly), .RST(GNDI), 
    .Q(DOUT), .D2(TXDATA2_dly), .D3(TXDATA3_dly), .ECLK(ECLK_dly), 
    .WRCLK(DQSW270));
  gnd DRIVEGND( .PWR0(GNDI));
  MTDDRXN0002 
    \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQ_BLOCK[4].u_DQ_BB_IOL_MTDDRXN 
    ( .T0(TSDATA0_dly), .T1(TSDATA1_dly), .ECLK(ECLK_dly), .SCLK(SCLKOUT_dly), 
    .RST(GNDI), .Q(TOUT), .WRCLK(DQSW270));

  specify
    (DQSW270 => DOUT) = (0:0:0,0:0:0);
    (DQSW270 => TOUT) = (0:0:0,0:0:0);
    $setuphold 
      (posedge ECLK, posedge SCLKOUT, 0:0:0, 0:0:0,,,, ECLK_dly, SCLKOUT_dly);
    $setuphold 
      (posedge SCLKOUT, TSDATA0, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TSDATA0_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA0, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA0_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA1, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA1_dly);
    $setuphold 
      (posedge SCLKOUT, TSDATA1, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TSDATA1_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA2, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA2_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA3, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA3_dly);
    $width (posedge DQSW270, 0:0:0);
    $width (negedge DQSW270, 0:0:0);
  endspecify

endmodule

module 
  DDR_MEM_1_inst_lscc_ddr_mem_inst_DW_16_u1_dq_dqs_dm_unit_DQ_BLOCK_2__u_DQ_BB_IOL
   ( output DOUT, input SCLKOUT, output TOUT, input TSDATA0, TXDATA0, TXDATA1, 
    DQSW270, ECLK, TSDATA1, TXDATA2, TXDATA3 );
  wire   GNDI, SCLKOUT_dly, ECLK_dly, TSDATA0_dly, TXDATA0_dly, TXDATA1_dly, 
         TSDATA1_dly, TXDATA2_dly, TXDATA3_dly;

  MODDRXN0001 
    \DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[2].DQ_X2.u_DQ_ODDRX2DQ 
    ( .D0(TXDATA0_dly), .D1(TXDATA1_dly), .SCLK(SCLKOUT_dly), .RST(GNDI), 
    .Q(DOUT), .D2(TXDATA2_dly), .D3(TXDATA3_dly), .ECLK(ECLK_dly), 
    .WRCLK(DQSW270));
  gnd DRIVEGND( .PWR0(GNDI));
  MTDDRXN0002 
    \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQ_BLOCK[2].u_DQ_BB_IOL_MTDDRXN 
    ( .T0(TSDATA0_dly), .T1(TSDATA1_dly), .ECLK(ECLK_dly), .SCLK(SCLKOUT_dly), 
    .RST(GNDI), .Q(TOUT), .WRCLK(DQSW270));

  specify
    (DQSW270 => DOUT) = (0:0:0,0:0:0);
    (DQSW270 => TOUT) = (0:0:0,0:0:0);
    $setuphold 
      (posedge ECLK, posedge SCLKOUT, 0:0:0, 0:0:0,,,, ECLK_dly, SCLKOUT_dly);
    $setuphold 
      (posedge SCLKOUT, TSDATA0, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TSDATA0_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA0, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA0_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA1, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA1_dly);
    $setuphold 
      (posedge SCLKOUT, TSDATA1, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TSDATA1_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA2, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA2_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA3, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA3_dly);
    $width (posedge DQSW270, 0:0:0);
    $width (negedge DQSW270, 0:0:0);
  endspecify

endmodule

module 
  DDR_MEM_1_inst_lscc_ddr_mem_inst_DW_16_u1_dq_dqs_dm_unit_DQ_BLOCK_0__u_DQ_BB_IOL
   ( output DOUT, input SCLKOUT, output TOUT, input TSDATA0, TXDATA0, TXDATA1, 
    DQSW270, ECLK, TSDATA1, TXDATA2, TXDATA3 );
  wire   GNDI, SCLKOUT_dly, ECLK_dly, TSDATA0_dly, TXDATA0_dly, TXDATA1_dly, 
         TSDATA1_dly, TXDATA2_dly, TXDATA3_dly;

  MODDRXN0001 
    \DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[0].DQ_X2.u_DQ_ODDRX2DQ 
    ( .D0(TXDATA0_dly), .D1(TXDATA1_dly), .SCLK(SCLKOUT_dly), .RST(GNDI), 
    .Q(DOUT), .D2(TXDATA2_dly), .D3(TXDATA3_dly), .ECLK(ECLK_dly), 
    .WRCLK(DQSW270));
  gnd DRIVEGND( .PWR0(GNDI));
  MTDDRXN0002 
    \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQ_BLOCK[0].u_DQ_BB_IOL_MTDDRXN 
    ( .T0(TSDATA0_dly), .T1(TSDATA1_dly), .ECLK(ECLK_dly), .SCLK(SCLKOUT_dly), 
    .RST(GNDI), .Q(TOUT), .WRCLK(DQSW270));

  specify
    (DQSW270 => DOUT) = (0:0:0,0:0:0);
    (DQSW270 => TOUT) = (0:0:0,0:0:0);
    $setuphold 
      (posedge ECLK, posedge SCLKOUT, 0:0:0, 0:0:0,,,, ECLK_dly, SCLKOUT_dly);
    $setuphold 
      (posedge SCLKOUT, TSDATA0, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TSDATA0_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA0, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA0_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA1, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA1_dly);
    $setuphold 
      (posedge SCLKOUT, TSDATA1, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TSDATA1_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA2, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA2_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA3, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA3_dly);
    $width (posedge DQSW270, 0:0:0);
    $width (negedge DQSW270, 0:0:0);
  endspecify

endmodule

module 
  DDR_MEM_1_inst_lscc_ddr_mem_inst_DW_16_u1_dq_dqs_dm_unit_DQ_BLOCK_1__u_DQ_BB_IOL
   ( output DOUT, input SCLKOUT, output TOUT, input TSDATA0, TXDATA0, TXDATA1, 
    DQSW270, ECLK, TSDATA1, TXDATA2, TXDATA3 );
  wire   GNDI, SCLKOUT_dly, ECLK_dly, TSDATA0_dly, TXDATA0_dly, TXDATA1_dly, 
         TSDATA1_dly, TXDATA2_dly, TXDATA3_dly;

  MODDRXN0001 
    \DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[1].DQ_X2.u_DQ_ODDRX2DQ 
    ( .D0(TXDATA0_dly), .D1(TXDATA1_dly), .SCLK(SCLKOUT_dly), .RST(GNDI), 
    .Q(DOUT), .D2(TXDATA2_dly), .D3(TXDATA3_dly), .ECLK(ECLK_dly), 
    .WRCLK(DQSW270));
  gnd DRIVEGND( .PWR0(GNDI));
  MTDDRXN0002 
    \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQ_BLOCK[1].u_DQ_BB_IOL_MTDDRXN 
    ( .T0(TSDATA0_dly), .T1(TSDATA1_dly), .ECLK(ECLK_dly), .SCLK(SCLKOUT_dly), 
    .RST(GNDI), .Q(TOUT), .WRCLK(DQSW270));

  specify
    (DQSW270 => DOUT) = (0:0:0,0:0:0);
    (DQSW270 => TOUT) = (0:0:0,0:0:0);
    $setuphold 
      (posedge ECLK, posedge SCLKOUT, 0:0:0, 0:0:0,,,, ECLK_dly, SCLKOUT_dly);
    $setuphold 
      (posedge SCLKOUT, TSDATA0, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TSDATA0_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA0, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA0_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA1, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA1_dly);
    $setuphold 
      (posedge SCLKOUT, TSDATA1, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TSDATA1_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA2, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA2_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA3, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA3_dly);
    $width (posedge DQSW270, 0:0:0);
    $width (negedge DQSW270, 0:0:0);
  endspecify

endmodule

module 
  DDR_MEM_1_inst_lscc_ddr_mem_inst_DW_16_u1_dq_dqs_dm_unit_DQ_BLOCK_3__u_DQ_BB_IOL
   ( output DOUT, input SCLKOUT, output TOUT, input TSDATA0, TXDATA0, TXDATA1, 
    DQSW270, ECLK, TSDATA1, TXDATA2, TXDATA3 );
  wire   GNDI, SCLKOUT_dly, ECLK_dly, TSDATA0_dly, TXDATA0_dly, TXDATA1_dly, 
         TSDATA1_dly, TXDATA2_dly, TXDATA3_dly;

  MODDRXN0001 
    \DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[3].DQ_X2.u_DQ_ODDRX2DQ 
    ( .D0(TXDATA0_dly), .D1(TXDATA1_dly), .SCLK(SCLKOUT_dly), .RST(GNDI), 
    .Q(DOUT), .D2(TXDATA2_dly), .D3(TXDATA3_dly), .ECLK(ECLK_dly), 
    .WRCLK(DQSW270));
  gnd DRIVEGND( .PWR0(GNDI));
  MTDDRXN0002 
    \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQ_BLOCK[3].u_DQ_BB_IOL_MTDDRXN 
    ( .T0(TSDATA0_dly), .T1(TSDATA1_dly), .ECLK(ECLK_dly), .SCLK(SCLKOUT_dly), 
    .RST(GNDI), .Q(TOUT), .WRCLK(DQSW270));

  specify
    (DQSW270 => DOUT) = (0:0:0,0:0:0);
    (DQSW270 => TOUT) = (0:0:0,0:0:0);
    $setuphold 
      (posedge ECLK, posedge SCLKOUT, 0:0:0, 0:0:0,,,, ECLK_dly, SCLKOUT_dly);
    $setuphold 
      (posedge SCLKOUT, TSDATA0, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TSDATA0_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA0, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA0_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA1, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA1_dly);
    $setuphold 
      (posedge SCLKOUT, TSDATA1, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TSDATA1_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA2, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA2_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA3, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA3_dly);
    $width (posedge DQSW270, 0:0:0);
    $width (negedge DQSW270, 0:0:0);
  endspecify

endmodule

module 
  DDR_MEM_1_inst_lscc_ddr_mem_inst_DW_16_u1_dq_dqs_dm_unit_DQ_BLOCK_5__u_DQ_BB_IOL
   ( output DOUT, input SCLKOUT, output TOUT, input TSDATA0, TXDATA0, TXDATA1, 
    DQSW270, ECLK, TSDATA1, TXDATA2, TXDATA3 );
  wire   GNDI, SCLKOUT_dly, ECLK_dly, TSDATA0_dly, TXDATA0_dly, TXDATA1_dly, 
         TSDATA1_dly, TXDATA2_dly, TXDATA3_dly;

  MODDRXN0001 
    \DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[5].DQ_X2.u_DQ_ODDRX2DQ 
    ( .D0(TXDATA0_dly), .D1(TXDATA1_dly), .SCLK(SCLKOUT_dly), .RST(GNDI), 
    .Q(DOUT), .D2(TXDATA2_dly), .D3(TXDATA3_dly), .ECLK(ECLK_dly), 
    .WRCLK(DQSW270));
  gnd DRIVEGND( .PWR0(GNDI));
  MTDDRXN0002 
    \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQ_BLOCK[5].u_DQ_BB_IOL_MTDDRXN 
    ( .T0(TSDATA0_dly), .T1(TSDATA1_dly), .ECLK(ECLK_dly), .SCLK(SCLKOUT_dly), 
    .RST(GNDI), .Q(TOUT), .WRCLK(DQSW270));

  specify
    (DQSW270 => DOUT) = (0:0:0,0:0:0);
    (DQSW270 => TOUT) = (0:0:0,0:0:0);
    $setuphold 
      (posedge ECLK, posedge SCLKOUT, 0:0:0, 0:0:0,,,, ECLK_dly, SCLKOUT_dly);
    $setuphold 
      (posedge SCLKOUT, TSDATA0, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TSDATA0_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA0, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA0_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA1, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA1_dly);
    $setuphold 
      (posedge SCLKOUT, TSDATA1, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TSDATA1_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA2, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA2_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA3, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA3_dly);
    $width (posedge DQSW270, 0:0:0);
    $width (negedge DQSW270, 0:0:0);
  endspecify

endmodule

module 
  DDR_MEM_1_inst_lscc_ddr_mem_inst_DW_16_u1_dq_dqs_dm_unit_DQ_BLOCK_7__u_DQ_BB_IOL
   ( output DOUT, input SCLKOUT, output TOUT, input TSDATA0, TXDATA0, TXDATA1, 
    DQSW270, ECLK, TSDATA1, TXDATA2, TXDATA3 );
  wire   GNDI, SCLKOUT_dly, ECLK_dly, TSDATA0_dly, TXDATA0_dly, TXDATA1_dly, 
         TSDATA1_dly, TXDATA2_dly, TXDATA3_dly;

  MODDRXN0001 
    \DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[7].DQ_X2.u_DQ_ODDRX2DQ 
    ( .D0(TXDATA0_dly), .D1(TXDATA1_dly), .SCLK(SCLKOUT_dly), .RST(GNDI), 
    .Q(DOUT), .D2(TXDATA2_dly), .D3(TXDATA3_dly), .ECLK(ECLK_dly), 
    .WRCLK(DQSW270));
  gnd DRIVEGND( .PWR0(GNDI));
  MTDDRXN0002 
    \DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/TS_BLOCK.TS_X2.u_TSHX2DQ 
    ( .T0(TSDATA0_dly), .T1(TSDATA1_dly), .ECLK(ECLK_dly), .SCLK(SCLKOUT_dly), 
    .RST(GNDI), .Q(TOUT), .WRCLK(DQSW270));

  specify
    (DQSW270 => DOUT) = (0:0:0,0:0:0);
    (DQSW270 => TOUT) = (0:0:0,0:0:0);
    $setuphold 
      (posedge ECLK, posedge SCLKOUT, 0:0:0, 0:0:0,,,, ECLK_dly, SCLKOUT_dly);
    $setuphold 
      (posedge SCLKOUT, TSDATA0, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TSDATA0_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA0, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA0_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA1, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA1_dly);
    $setuphold 
      (posedge SCLKOUT, TSDATA1, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TSDATA1_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA2, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA2_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA3, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA3_dly);
    $width (posedge DQSW270, 0:0:0);
    $width (negedge DQSW270, 0:0:0);
  endspecify

endmodule

module 
  DDR_MEM_1_inst_lscc_ddr_mem_inst_DW_8_u1_dq_dqs_dm_unit_DQS_BLOCK_u_DQS_BB_IOL
   ( output DOUT, input SCLKOUT, output TOUT, input TSDATA0, TXDATA0, TXDATA1, 
    DQSW, ECLK, TSDATA1, TXDATA2, TXDATA3 );
  wire   GNDI, SCLKOUT_dly, ECLK_dly, TSDATA0_dly, TXDATA0_dly, TXDATA1_dly, 
         TSDATA1_dly, TXDATA2_dly, TXDATA3_dly;

  MODDRXN 
    \DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_8.u1_dq_dqs_dm_unit/DQS_BLOCK.DQS_X2.u_ODDRX2DQS 
    ( .D0(TXDATA0_dly), .D1(TXDATA1_dly), .SCLK(SCLKOUT_dly), .RST(GNDI), 
    .Q(DOUT), .D2(TXDATA2_dly), .D3(TXDATA3_dly), .ECLK(ECLK_dly), 
    .WRCLK(DQSW));
  gnd DRIVEGND( .PWR0(GNDI));
  MTDDRXN 
    \DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_8.u1_dq_dqs_dm_unit/TS_BLOCK.TS_X2.u_TSHX2DQS 
    ( .T0(TSDATA0_dly), .T1(TSDATA1_dly), .ECLK(ECLK_dly), .SCLK(SCLKOUT_dly), 
    .RST(GNDI), .Q(TOUT), .WRCLK(DQSW));

  specify
    (DQSW => DOUT) = (0:0:0,0:0:0);
    (DQSW => TOUT) = (0:0:0,0:0:0);
    $setuphold 
      (posedge ECLK, posedge SCLKOUT, 0:0:0, 0:0:0,,,, ECLK_dly, SCLKOUT_dly);
    $setuphold 
      (posedge SCLKOUT, TSDATA0, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TSDATA0_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA0, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA0_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA1, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA1_dly);
    $setuphold 
      (posedge SCLKOUT, TSDATA1, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TSDATA1_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA2, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA2_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA3, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA3_dly);
    $width (posedge DQSW, 0:0:0);
    $width (negedge DQSW, 0:0:0);
  endspecify

endmodule

module 
  DDR_MEM_1_inst_lscc_ddr_mem_inst_DW_8_u1_dq_dqs_dm_unit_DQ_BLOCK_6__u_DQ_BB_IOL
   ( output DOUT, input SCLKOUT, output TOUT, input TSDATA0, TXDATA0, TXDATA1, 
    DQSW270, ECLK, TSDATA1, TXDATA2, TXDATA3 );
  wire   GNDI, SCLKOUT_dly, ECLK_dly, TSDATA0_dly, TXDATA0_dly, TXDATA1_dly, 
         TSDATA1_dly, TXDATA2_dly, TXDATA3_dly;

  MODDRXN0001 
    \DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_8.u1_dq_dqs_dm_unit/DQ_BLOCK[6].DQ_X2.u_DQ_ODDRX2DQ 
    ( .D0(TXDATA0_dly), .D1(TXDATA1_dly), .SCLK(SCLKOUT_dly), .RST(GNDI), 
    .Q(DOUT), .D2(TXDATA2_dly), .D3(TXDATA3_dly), .ECLK(ECLK_dly), 
    .WRCLK(DQSW270));
  gnd DRIVEGND( .PWR0(GNDI));
  MTDDRXN0002 
    \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.DQ_BLOCK[6].u_DQ_BB_IOL_MTDDRXN 
    ( .T0(TSDATA0_dly), .T1(TSDATA1_dly), .ECLK(ECLK_dly), .SCLK(SCLKOUT_dly), 
    .RST(GNDI), .Q(TOUT), .WRCLK(DQSW270));

  specify
    (DQSW270 => DOUT) = (0:0:0,0:0:0);
    (DQSW270 => TOUT) = (0:0:0,0:0:0);
    $setuphold 
      (posedge ECLK, posedge SCLKOUT, 0:0:0, 0:0:0,,,, ECLK_dly, SCLKOUT_dly);
    $setuphold 
      (posedge SCLKOUT, TSDATA0, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TSDATA0_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA0, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA0_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA1, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA1_dly);
    $setuphold 
      (posedge SCLKOUT, TSDATA1, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TSDATA1_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA2, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA2_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA3, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA3_dly);
    $width (posedge DQSW270, 0:0:0);
    $width (negedge DQSW270, 0:0:0);
  endspecify

endmodule

module 
  DDR_MEM_1_inst_lscc_ddr_mem_inst_DW_8_u1_dq_dqs_dm_unit_DQ_BLOCK_4__u_DQ_BB_IOL
   ( output DOUT, input SCLKOUT, output TOUT, input TSDATA0, TXDATA0, TXDATA1, 
    DQSW270, ECLK, TSDATA1, TXDATA2, TXDATA3 );
  wire   GNDI, SCLKOUT_dly, ECLK_dly, TSDATA0_dly, TXDATA0_dly, TXDATA1_dly, 
         TSDATA1_dly, TXDATA2_dly, TXDATA3_dly;

  MODDRXN0001 
    \DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_8.u1_dq_dqs_dm_unit/DQ_BLOCK[4].DQ_X2.u_DQ_ODDRX2DQ 
    ( .D0(TXDATA0_dly), .D1(TXDATA1_dly), .SCLK(SCLKOUT_dly), .RST(GNDI), 
    .Q(DOUT), .D2(TXDATA2_dly), .D3(TXDATA3_dly), .ECLK(ECLK_dly), 
    .WRCLK(DQSW270));
  gnd DRIVEGND( .PWR0(GNDI));
  MTDDRXN0002 
    \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.DQ_BLOCK[4].u_DQ_BB_IOL_MTDDRXN 
    ( .T0(TSDATA0_dly), .T1(TSDATA1_dly), .ECLK(ECLK_dly), .SCLK(SCLKOUT_dly), 
    .RST(GNDI), .Q(TOUT), .WRCLK(DQSW270));

  specify
    (DQSW270 => DOUT) = (0:0:0,0:0:0);
    (DQSW270 => TOUT) = (0:0:0,0:0:0);
    $setuphold 
      (posedge ECLK, posedge SCLKOUT, 0:0:0, 0:0:0,,,, ECLK_dly, SCLKOUT_dly);
    $setuphold 
      (posedge SCLKOUT, TSDATA0, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TSDATA0_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA0, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA0_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA1, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA1_dly);
    $setuphold 
      (posedge SCLKOUT, TSDATA1, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TSDATA1_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA2, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA2_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA3, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA3_dly);
    $width (posedge DQSW270, 0:0:0);
    $width (negedge DQSW270, 0:0:0);
  endspecify

endmodule

module 
  DDR_MEM_1_inst_lscc_ddr_mem_inst_DW_8_u1_dq_dqs_dm_unit_DQ_BLOCK_2__u_DQ_BB_IOL
   ( output DOUT, input SCLKOUT, output TOUT, input TSDATA0, TXDATA0, TXDATA1, 
    DQSW270, ECLK, TSDATA1, TXDATA2, TXDATA3 );
  wire   GNDI, SCLKOUT_dly, ECLK_dly, TSDATA0_dly, TXDATA0_dly, TXDATA1_dly, 
         TSDATA1_dly, TXDATA2_dly, TXDATA3_dly;

  MODDRXN0001 
    \DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_8.u1_dq_dqs_dm_unit/DQ_BLOCK[2].DQ_X2.u_DQ_ODDRX2DQ 
    ( .D0(TXDATA0_dly), .D1(TXDATA1_dly), .SCLK(SCLKOUT_dly), .RST(GNDI), 
    .Q(DOUT), .D2(TXDATA2_dly), .D3(TXDATA3_dly), .ECLK(ECLK_dly), 
    .WRCLK(DQSW270));
  gnd DRIVEGND( .PWR0(GNDI));
  MTDDRXN0002 
    \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.DQ_BLOCK[2].u_DQ_BB_IOL_MTDDRXN 
    ( .T0(TSDATA0_dly), .T1(TSDATA1_dly), .ECLK(ECLK_dly), .SCLK(SCLKOUT_dly), 
    .RST(GNDI), .Q(TOUT), .WRCLK(DQSW270));

  specify
    (DQSW270 => DOUT) = (0:0:0,0:0:0);
    (DQSW270 => TOUT) = (0:0:0,0:0:0);
    $setuphold 
      (posedge ECLK, posedge SCLKOUT, 0:0:0, 0:0:0,,,, ECLK_dly, SCLKOUT_dly);
    $setuphold 
      (posedge SCLKOUT, TSDATA0, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TSDATA0_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA0, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA0_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA1, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA1_dly);
    $setuphold 
      (posedge SCLKOUT, TSDATA1, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TSDATA1_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA2, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA2_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA3, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA3_dly);
    $width (posedge DQSW270, 0:0:0);
    $width (negedge DQSW270, 0:0:0);
  endspecify

endmodule

module 
  DDR_MEM_1_inst_lscc_ddr_mem_inst_DW_8_u1_dq_dqs_dm_unit_DQ_BLOCK_0__u_DQ_BB_IOL
   ( output DOUT, input SCLKOUT, output TOUT, input TSDATA0, TXDATA0, TXDATA1, 
    DQSW270, ECLK, TSDATA1, TXDATA2, TXDATA3 );
  wire   GNDI, SCLKOUT_dly, ECLK_dly, TSDATA0_dly, TXDATA0_dly, TXDATA1_dly, 
         TSDATA1_dly, TXDATA2_dly, TXDATA3_dly;

  MODDRXN0001 
    \DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_8.u1_dq_dqs_dm_unit/DQ_BLOCK[0].DQ_X2.u_DQ_ODDRX2DQ 
    ( .D0(TXDATA0_dly), .D1(TXDATA1_dly), .SCLK(SCLKOUT_dly), .RST(GNDI), 
    .Q(DOUT), .D2(TXDATA2_dly), .D3(TXDATA3_dly), .ECLK(ECLK_dly), 
    .WRCLK(DQSW270));
  gnd DRIVEGND( .PWR0(GNDI));
  MTDDRXN0002 
    \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.DQ_BLOCK[0].u_DQ_BB_IOL_MTDDRXN 
    ( .T0(TSDATA0_dly), .T1(TSDATA1_dly), .ECLK(ECLK_dly), .SCLK(SCLKOUT_dly), 
    .RST(GNDI), .Q(TOUT), .WRCLK(DQSW270));

  specify
    (DQSW270 => DOUT) = (0:0:0,0:0:0);
    (DQSW270 => TOUT) = (0:0:0,0:0:0);
    $setuphold 
      (posedge ECLK, posedge SCLKOUT, 0:0:0, 0:0:0,,,, ECLK_dly, SCLKOUT_dly);
    $setuphold 
      (posedge SCLKOUT, TSDATA0, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TSDATA0_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA0, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA0_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA1, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA1_dly);
    $setuphold 
      (posedge SCLKOUT, TSDATA1, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TSDATA1_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA2, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA2_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA3, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA3_dly);
    $width (posedge DQSW270, 0:0:0);
    $width (negedge DQSW270, 0:0:0);
  endspecify

endmodule

module 
  DDR_MEM_1_inst_lscc_ddr_mem_inst_DW_8_u1_dq_dqs_dm_unit_DQ_BLOCK_1__u_DQ_BB_IOL
   ( output DOUT, input SCLKOUT, output TOUT, input TSDATA0, TXDATA0, TXDATA1, 
    DQSW270, ECLK, TSDATA1, TXDATA2, TXDATA3 );
  wire   GNDI, SCLKOUT_dly, ECLK_dly, TSDATA0_dly, TXDATA0_dly, TXDATA1_dly, 
         TSDATA1_dly, TXDATA2_dly, TXDATA3_dly;

  MODDRXN0001 
    \DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_8.u1_dq_dqs_dm_unit/DQ_BLOCK[1].DQ_X2.u_DQ_ODDRX2DQ 
    ( .D0(TXDATA0_dly), .D1(TXDATA1_dly), .SCLK(SCLKOUT_dly), .RST(GNDI), 
    .Q(DOUT), .D2(TXDATA2_dly), .D3(TXDATA3_dly), .ECLK(ECLK_dly), 
    .WRCLK(DQSW270));
  gnd DRIVEGND( .PWR0(GNDI));
  MTDDRXN0002 
    \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.DQ_BLOCK[1].u_DQ_BB_IOL_MTDDRXN 
    ( .T0(TSDATA0_dly), .T1(TSDATA1_dly), .ECLK(ECLK_dly), .SCLK(SCLKOUT_dly), 
    .RST(GNDI), .Q(TOUT), .WRCLK(DQSW270));

  specify
    (DQSW270 => DOUT) = (0:0:0,0:0:0);
    (DQSW270 => TOUT) = (0:0:0,0:0:0);
    $setuphold 
      (posedge ECLK, posedge SCLKOUT, 0:0:0, 0:0:0,,,, ECLK_dly, SCLKOUT_dly);
    $setuphold 
      (posedge SCLKOUT, TSDATA0, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TSDATA0_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA0, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA0_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA1, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA1_dly);
    $setuphold 
      (posedge SCLKOUT, TSDATA1, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TSDATA1_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA2, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA2_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA3, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA3_dly);
    $width (posedge DQSW270, 0:0:0);
    $width (negedge DQSW270, 0:0:0);
  endspecify

endmodule

module 
  DDR_MEM_1_inst_lscc_ddr_mem_inst_DW_8_u1_dq_dqs_dm_unit_DQ_BLOCK_3__u_DQ_BB_IOL
   ( output DOUT, input SCLKOUT, output TOUT, input TSDATA0, TXDATA0, TXDATA1, 
    DQSW270, ECLK, TSDATA1, TXDATA2, TXDATA3 );
  wire   GNDI, SCLKOUT_dly, ECLK_dly, TSDATA0_dly, TXDATA0_dly, TXDATA1_dly, 
         TSDATA1_dly, TXDATA2_dly, TXDATA3_dly;

  MODDRXN0001 
    \DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_8.u1_dq_dqs_dm_unit/DQ_BLOCK[3].DQ_X2.u_DQ_ODDRX2DQ 
    ( .D0(TXDATA0_dly), .D1(TXDATA1_dly), .SCLK(SCLKOUT_dly), .RST(GNDI), 
    .Q(DOUT), .D2(TXDATA2_dly), .D3(TXDATA3_dly), .ECLK(ECLK_dly), 
    .WRCLK(DQSW270));
  gnd DRIVEGND( .PWR0(GNDI));
  MTDDRXN0002 
    \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.DQ_BLOCK[3].u_DQ_BB_IOL_MTDDRXN 
    ( .T0(TSDATA0_dly), .T1(TSDATA1_dly), .ECLK(ECLK_dly), .SCLK(SCLKOUT_dly), 
    .RST(GNDI), .Q(TOUT), .WRCLK(DQSW270));

  specify
    (DQSW270 => DOUT) = (0:0:0,0:0:0);
    (DQSW270 => TOUT) = (0:0:0,0:0:0);
    $setuphold 
      (posedge ECLK, posedge SCLKOUT, 0:0:0, 0:0:0,,,, ECLK_dly, SCLKOUT_dly);
    $setuphold 
      (posedge SCLKOUT, TSDATA0, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TSDATA0_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA0, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA0_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA1, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA1_dly);
    $setuphold 
      (posedge SCLKOUT, TSDATA1, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TSDATA1_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA2, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA2_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA3, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA3_dly);
    $width (posedge DQSW270, 0:0:0);
    $width (negedge DQSW270, 0:0:0);
  endspecify

endmodule

module 
  DDR_MEM_1_inst_lscc_ddr_mem_inst_DW_8_u1_dq_dqs_dm_unit_DQ_BLOCK_5__u_DQ_BB_IOL
   ( output DOUT, input SCLKOUT, output TOUT, input TSDATA0, TXDATA0, TXDATA1, 
    DQSW270, ECLK, TSDATA1, TXDATA2, TXDATA3 );
  wire   GNDI, SCLKOUT_dly, ECLK_dly, TSDATA0_dly, TXDATA0_dly, TXDATA1_dly, 
         TSDATA1_dly, TXDATA2_dly, TXDATA3_dly;

  MODDRXN0001 
    \DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_8.u1_dq_dqs_dm_unit/DQ_BLOCK[5].DQ_X2.u_DQ_ODDRX2DQ 
    ( .D0(TXDATA0_dly), .D1(TXDATA1_dly), .SCLK(SCLKOUT_dly), .RST(GNDI), 
    .Q(DOUT), .D2(TXDATA2_dly), .D3(TXDATA3_dly), .ECLK(ECLK_dly), 
    .WRCLK(DQSW270));
  gnd DRIVEGND( .PWR0(GNDI));
  MTDDRXN0002 
    \DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.DQ_BLOCK[5].u_DQ_BB_IOL_MTDDRXN 
    ( .T0(TSDATA0_dly), .T1(TSDATA1_dly), .ECLK(ECLK_dly), .SCLK(SCLKOUT_dly), 
    .RST(GNDI), .Q(TOUT), .WRCLK(DQSW270));

  specify
    (DQSW270 => DOUT) = (0:0:0,0:0:0);
    (DQSW270 => TOUT) = (0:0:0,0:0:0);
    $setuphold 
      (posedge ECLK, posedge SCLKOUT, 0:0:0, 0:0:0,,,, ECLK_dly, SCLKOUT_dly);
    $setuphold 
      (posedge SCLKOUT, TSDATA0, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TSDATA0_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA0, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA0_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA1, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA1_dly);
    $setuphold 
      (posedge SCLKOUT, TSDATA1, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TSDATA1_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA2, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA2_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA3, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA3_dly);
    $width (posedge DQSW270, 0:0:0);
    $width (negedge DQSW270, 0:0:0);
  endspecify

endmodule

module 
  DDR_MEM_1_inst_lscc_ddr_mem_inst_DW_8_u1_dq_dqs_dm_unit_DQ_BLOCK_7__u_DQ_BB_IOL
   ( output DOUT, input SCLKOUT, output TOUT, input TSDATA0, TXDATA0, TXDATA1, 
    DQSW270, ECLK, TSDATA1, TXDATA2, TXDATA3 );
  wire   GNDI, SCLKOUT_dly, ECLK_dly, TSDATA0_dly, TXDATA0_dly, TXDATA1_dly, 
         TSDATA1_dly, TXDATA2_dly, TXDATA3_dly;

  MODDRXN0001 
    \DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_8.u1_dq_dqs_dm_unit/DQ_BLOCK[7].DQ_X2.u_DQ_ODDRX2DQ 
    ( .D0(TXDATA0_dly), .D1(TXDATA1_dly), .SCLK(SCLKOUT_dly), .RST(GNDI), 
    .Q(DOUT), .D2(TXDATA2_dly), .D3(TXDATA3_dly), .ECLK(ECLK_dly), 
    .WRCLK(DQSW270));
  gnd DRIVEGND( .PWR0(GNDI));
  MTDDRXN0002 
    \DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_8.u1_dq_dqs_dm_unit/TS_BLOCK.TS_X2.u_TSHX2DQ 
    ( .T0(TSDATA0_dly), .T1(TSDATA1_dly), .ECLK(ECLK_dly), .SCLK(SCLKOUT_dly), 
    .RST(GNDI), .Q(TOUT), .WRCLK(DQSW270));

  specify
    (DQSW270 => DOUT) = (0:0:0,0:0:0);
    (DQSW270 => TOUT) = (0:0:0,0:0:0);
    $setuphold 
      (posedge ECLK, posedge SCLKOUT, 0:0:0, 0:0:0,,,, ECLK_dly, SCLKOUT_dly);
    $setuphold 
      (posedge SCLKOUT, TSDATA0, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TSDATA0_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA0, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA0_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA1, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA1_dly);
    $setuphold 
      (posedge SCLKOUT, TSDATA1, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TSDATA1_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA2, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA2_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA3, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA3_dly);
    $width (posedge DQSW270, 0:0:0);
    $width (negedge DQSW270, 0:0:0);
  endspecify

endmodule

module DDR_MEM_1_cke_o_pad_0__bb_inst_IOL ( output DOUT, input SCLKOUT, 
    TXDATA0, TXDATA1 );
  wire   GNDI, TXDATA0_dly, SCLKOUT_dly, TXDATA1_dly;

  ODDRX1_B 
    \DDR_MEM_1_inst/lscc_ddr_mem_inst/DDR3_DDR3L_CLK_ADDR_CMD_ENABLE.u1_oddrx2_4_addr_cmd_cke_odt/DDR_CKE[0].DDR_CKE_X2.u_CKE_ODDRX1 
    ( .D0(TXDATA0_dly), .D1(TXDATA1_dly), .SCLK(SCLKOUT_dly), .RST(GNDI), 
    .Q(DOUT));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (SCLKOUT => DOUT) = (0:0:0,0:0:0);
    $setuphold 
      (posedge SCLKOUT, TXDATA0, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA0_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA1, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA1_dly);
    $width (posedge SCLKOUT, 0:0:0);
    $width (negedge SCLKOUT, 0:0:0);
  endspecify

endmodule

module ODDRX1_B ( input D0, D1, SCLK, RST, output Q );

  ODDRX1 INST1( .SCLK(SCLK), .RST(RST), .D0(D0), .D1(D1), .Q(Q));
  defparam INST1.GSR = "DISABLED";
endmodule

module DDR_MEM_1_odt_o_pad_0__bb_inst_IOL ( output DOUT, input SCLKOUT, 
    TXDATA0, TXDATA1 );
  wire   GNDI, TXDATA0_dly, SCLKOUT_dly, TXDATA1_dly;

  ODDRX1_B 
    \DDR_MEM_1_inst/lscc_ddr_mem_inst/DDR3_DDR3L_CLK_ADDR_CMD_ENABLE.u1_oddrx2_4_addr_cmd_cke_odt/DDR_ODT[0].DDR_ODT_X2.u_ODT_ODDRX1 
    ( .D0(TXDATA0_dly), .D1(TXDATA1_dly), .SCLK(SCLKOUT_dly), .RST(GNDI), 
    .Q(DOUT));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (SCLKOUT => DOUT) = (0:0:0,0:0:0);
    $setuphold 
      (posedge SCLKOUT, TXDATA0, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA0_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA1, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA1_dly);
    $width (posedge SCLKOUT, 0:0:0);
    $width (negedge SCLKOUT, 0:0:0);
  endspecify

endmodule

module DDR_MEM_1_wen_o_pad_bb_inst_IOL ( output DOUT, input SCLKOUT, TXDATA0, 
    TXDATA1 );
  wire   GNDI, TXDATA0_dly, SCLKOUT_dly, TXDATA1_dly;

  ODDRX1_B 
    \DDR_MEM_1_inst/lscc_ddr_mem_inst/DDR3_DDR3L_CLK_ADDR_CMD_ENABLE.u1_oddrx2_4_addr_cmd_cke_odt/DDR_WEN.DDR_WEN_X2.u_WEN_ODDRX1 
    ( .D0(TXDATA0_dly), .D1(TXDATA1_dly), .SCLK(SCLKOUT_dly), .RST(GNDI), 
    .Q(DOUT));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (SCLKOUT => DOUT) = (0:0:0,0:0:0);
    $setuphold 
      (posedge SCLKOUT, TXDATA0, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA0_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA1, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA1_dly);
    $width (posedge SCLKOUT, 0:0:0);
    $width (negedge SCLKOUT, 0:0:0);
  endspecify

endmodule

module DDR_MEM_1_rasn_o_pad_bb_inst_IOL ( output DOUT, input SCLKOUT, TXDATA0, 
    TXDATA1 );
  wire   GNDI, TXDATA0_dly, SCLKOUT_dly, TXDATA1_dly;

  ODDRX1_B 
    \DDR_MEM_1_inst/lscc_ddr_mem_inst/DDR3_DDR3L_CLK_ADDR_CMD_ENABLE.u1_oddrx2_4_addr_cmd_cke_odt/DDR_RASN.DDR_RASN_X2.u_RASN_ODDRX1 
    ( .D0(TXDATA0_dly), .D1(TXDATA1_dly), .SCLK(SCLKOUT_dly), .RST(GNDI), 
    .Q(DOUT));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (SCLKOUT => DOUT) = (0:0:0,0:0:0);
    $setuphold 
      (posedge SCLKOUT, TXDATA0, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA0_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA1, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA1_dly);
    $width (posedge SCLKOUT, 0:0:0);
    $width (negedge SCLKOUT, 0:0:0);
  endspecify

endmodule

module DDR_MEM_1_casn_o_pad_bb_inst_IOL ( output DOUT, input SCLKOUT, TXDATA0, 
    TXDATA1 );
  wire   GNDI, TXDATA0_dly, SCLKOUT_dly, TXDATA1_dly;

  ODDRX1_B 
    \DDR_MEM_1_inst/lscc_ddr_mem_inst/DDR3_DDR3L_CLK_ADDR_CMD_ENABLE.u1_oddrx2_4_addr_cmd_cke_odt/DDR_CASN.DDR_CASN_X2.u_CASN_ODDRX1 
    ( .D0(TXDATA0_dly), .D1(TXDATA1_dly), .SCLK(SCLKOUT_dly), .RST(GNDI), 
    .Q(DOUT));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (SCLKOUT => DOUT) = (0:0:0,0:0:0);
    $setuphold 
      (posedge SCLKOUT, TXDATA0, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA0_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA1, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA1_dly);
    $width (posedge SCLKOUT, 0:0:0);
    $width (negedge SCLKOUT, 0:0:0);
  endspecify

endmodule

module DDR_MEM_1_ba_o_pad_2__bb_inst_IOL ( output DOUT, input SCLKOUT, TXDATA0, 
    TXDATA1 );
  wire   GNDI, TXDATA0_dly, SCLKOUT_dly, TXDATA1_dly;

  ODDRX1_B 
    \DDR_MEM_1_inst/lscc_ddr_mem_inst/DDR3_DDR3L_CLK_ADDR_CMD_ENABLE.u1_oddrx2_4_addr_cmd_cke_odt/DDR_BA[2].DDR_BA_X2.u_BA_ODDRX1 
    ( .D0(TXDATA0_dly), .D1(TXDATA1_dly), .SCLK(SCLKOUT_dly), .RST(GNDI), 
    .Q(DOUT));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (SCLKOUT => DOUT) = (0:0:0,0:0:0);
    $setuphold 
      (posedge SCLKOUT, TXDATA0, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA0_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA1, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA1_dly);
    $width (posedge SCLKOUT, 0:0:0);
    $width (negedge SCLKOUT, 0:0:0);
  endspecify

endmodule

module DDR_MEM_1_ba_o_pad_1__bb_inst_IOL ( output DOUT, input SCLKOUT, TXDATA0, 
    TXDATA1 );
  wire   GNDI, TXDATA0_dly, SCLKOUT_dly, TXDATA1_dly;

  ODDRX1_B 
    \DDR_MEM_1_inst/lscc_ddr_mem_inst/DDR3_DDR3L_CLK_ADDR_CMD_ENABLE.u1_oddrx2_4_addr_cmd_cke_odt/DDR_BA[1].DDR_BA_X2.u_BA_ODDRX1 
    ( .D0(TXDATA0_dly), .D1(TXDATA1_dly), .SCLK(SCLKOUT_dly), .RST(GNDI), 
    .Q(DOUT));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (SCLKOUT => DOUT) = (0:0:0,0:0:0);
    $setuphold 
      (posedge SCLKOUT, TXDATA0, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA0_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA1, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA1_dly);
    $width (posedge SCLKOUT, 0:0:0);
    $width (negedge SCLKOUT, 0:0:0);
  endspecify

endmodule

module DDR_MEM_1_ba_o_pad_0__bb_inst_IOL ( output DOUT, input SCLKOUT, TXDATA0, 
    TXDATA1 );
  wire   GNDI, TXDATA0_dly, SCLKOUT_dly, TXDATA1_dly;

  ODDRX1_B 
    \DDR_MEM_1_inst/lscc_ddr_mem_inst/DDR3_DDR3L_CLK_ADDR_CMD_ENABLE.u1_oddrx2_4_addr_cmd_cke_odt/DDR_BA[0].DDR_BA_X2.u_BA_ODDRX1 
    ( .D0(TXDATA0_dly), .D1(TXDATA1_dly), .SCLK(SCLKOUT_dly), .RST(GNDI), 
    .Q(DOUT));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (SCLKOUT => DOUT) = (0:0:0,0:0:0);
    $setuphold 
      (posedge SCLKOUT, TXDATA0, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA0_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA1, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA1_dly);
    $width (posedge SCLKOUT, 0:0:0);
    $width (negedge SCLKOUT, 0:0:0);
  endspecify

endmodule

module DDR_MEM_1_addr_o_pad_12__bb_inst_IOL ( output DOUT, input SCLKOUT, 
    TXDATA0, TXDATA1 );
  wire   GNDI, TXDATA0_dly, SCLKOUT_dly, TXDATA1_dly;

  ODDRX1_B 
    \DDR_MEM_1_inst/lscc_ddr_mem_inst/DDR3_DDR3L_CLK_ADDR_CMD_ENABLE.u1_oddrx2_4_addr_cmd_cke_odt/DDR_ADDR[12].DDR_ADDR_X2.u_ADDR_ODDRX1 
    ( .D0(TXDATA0_dly), .D1(TXDATA1_dly), .SCLK(SCLKOUT_dly), .RST(GNDI), 
    .Q(DOUT));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (SCLKOUT => DOUT) = (0:0:0,0:0:0);
    $setuphold 
      (posedge SCLKOUT, TXDATA0, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA0_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA1, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA1_dly);
    $width (posedge SCLKOUT, 0:0:0);
    $width (negedge SCLKOUT, 0:0:0);
  endspecify

endmodule

module DDR_MEM_1_addr_o_pad_11__bb_inst_IOL ( output DOUT, input SCLKOUT, 
    TXDATA0, TXDATA1 );
  wire   GNDI, TXDATA0_dly, SCLKOUT_dly, TXDATA1_dly;

  ODDRX1_B 
    \DDR_MEM_1_inst/lscc_ddr_mem_inst/DDR3_DDR3L_CLK_ADDR_CMD_ENABLE.u1_oddrx2_4_addr_cmd_cke_odt/DDR_ADDR[11].DDR_ADDR_X2.u_ADDR_ODDRX1 
    ( .D0(TXDATA0_dly), .D1(TXDATA1_dly), .SCLK(SCLKOUT_dly), .RST(GNDI), 
    .Q(DOUT));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (SCLKOUT => DOUT) = (0:0:0,0:0:0);
    $setuphold 
      (posedge SCLKOUT, TXDATA0, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA0_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA1, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA1_dly);
    $width (posedge SCLKOUT, 0:0:0);
    $width (negedge SCLKOUT, 0:0:0);
  endspecify

endmodule

module DDR_MEM_1_addr_o_pad_10__bb_inst_IOL ( output DOUT, input SCLKOUT, 
    TXDATA0, TXDATA1 );
  wire   GNDI, TXDATA0_dly, SCLKOUT_dly, TXDATA1_dly;

  ODDRX1_B 
    \DDR_MEM_1_inst/lscc_ddr_mem_inst/DDR3_DDR3L_CLK_ADDR_CMD_ENABLE.u1_oddrx2_4_addr_cmd_cke_odt/DDR_ADDR[10].DDR_ADDR_X2.u_ADDR_ODDRX1 
    ( .D0(TXDATA0_dly), .D1(TXDATA1_dly), .SCLK(SCLKOUT_dly), .RST(GNDI), 
    .Q(DOUT));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (SCLKOUT => DOUT) = (0:0:0,0:0:0);
    $setuphold 
      (posedge SCLKOUT, TXDATA0, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA0_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA1, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA1_dly);
    $width (posedge SCLKOUT, 0:0:0);
    $width (negedge SCLKOUT, 0:0:0);
  endspecify

endmodule

module DDR_MEM_1_addr_o_pad_9__bb_inst_IOL ( output DOUT, input SCLKOUT, 
    TXDATA0, TXDATA1 );
  wire   GNDI, TXDATA0_dly, SCLKOUT_dly, TXDATA1_dly;

  ODDRX1_B 
    \DDR_MEM_1_inst/lscc_ddr_mem_inst/DDR3_DDR3L_CLK_ADDR_CMD_ENABLE.u1_oddrx2_4_addr_cmd_cke_odt/DDR_ADDR[9].DDR_ADDR_X2.u_ADDR_ODDRX1 
    ( .D0(TXDATA0_dly), .D1(TXDATA1_dly), .SCLK(SCLKOUT_dly), .RST(GNDI), 
    .Q(DOUT));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (SCLKOUT => DOUT) = (0:0:0,0:0:0);
    $setuphold 
      (posedge SCLKOUT, TXDATA0, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA0_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA1, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA1_dly);
    $width (posedge SCLKOUT, 0:0:0);
    $width (negedge SCLKOUT, 0:0:0);
  endspecify

endmodule

module DDR_MEM_1_addr_o_pad_8__bb_inst_IOL ( output DOUT, input SCLKOUT, 
    TXDATA0, TXDATA1 );
  wire   GNDI, TXDATA0_dly, SCLKOUT_dly, TXDATA1_dly;

  ODDRX1_B 
    \DDR_MEM_1_inst/lscc_ddr_mem_inst/DDR3_DDR3L_CLK_ADDR_CMD_ENABLE.u1_oddrx2_4_addr_cmd_cke_odt/DDR_ADDR[8].DDR_ADDR_X2.u_ADDR_ODDRX1 
    ( .D0(TXDATA0_dly), .D1(TXDATA1_dly), .SCLK(SCLKOUT_dly), .RST(GNDI), 
    .Q(DOUT));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (SCLKOUT => DOUT) = (0:0:0,0:0:0);
    $setuphold 
      (posedge SCLKOUT, TXDATA0, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA0_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA1, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA1_dly);
    $width (posedge SCLKOUT, 0:0:0);
    $width (negedge SCLKOUT, 0:0:0);
  endspecify

endmodule

module DDR_MEM_1_addr_o_pad_7__bb_inst_IOL ( output DOUT, input SCLKOUT, 
    TXDATA0, TXDATA1 );
  wire   GNDI, TXDATA0_dly, SCLKOUT_dly, TXDATA1_dly;

  ODDRX1_B 
    \DDR_MEM_1_inst/lscc_ddr_mem_inst/DDR3_DDR3L_CLK_ADDR_CMD_ENABLE.u1_oddrx2_4_addr_cmd_cke_odt/DDR_ADDR[7].DDR_ADDR_X2.u_ADDR_ODDRX1 
    ( .D0(TXDATA0_dly), .D1(TXDATA1_dly), .SCLK(SCLKOUT_dly), .RST(GNDI), 
    .Q(DOUT));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (SCLKOUT => DOUT) = (0:0:0,0:0:0);
    $setuphold 
      (posedge SCLKOUT, TXDATA0, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA0_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA1, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA1_dly);
    $width (posedge SCLKOUT, 0:0:0);
    $width (negedge SCLKOUT, 0:0:0);
  endspecify

endmodule

module DDR_MEM_1_addr_o_pad_6__bb_inst_IOL ( output DOUT, input SCLKOUT, 
    TXDATA0, TXDATA1 );
  wire   GNDI, TXDATA0_dly, SCLKOUT_dly, TXDATA1_dly;

  ODDRX1_B 
    \DDR_MEM_1_inst/lscc_ddr_mem_inst/DDR3_DDR3L_CLK_ADDR_CMD_ENABLE.u1_oddrx2_4_addr_cmd_cke_odt/DDR_ADDR[6].DDR_ADDR_X2.u_ADDR_ODDRX1 
    ( .D0(TXDATA0_dly), .D1(TXDATA1_dly), .SCLK(SCLKOUT_dly), .RST(GNDI), 
    .Q(DOUT));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (SCLKOUT => DOUT) = (0:0:0,0:0:0);
    $setuphold 
      (posedge SCLKOUT, TXDATA0, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA0_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA1, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA1_dly);
    $width (posedge SCLKOUT, 0:0:0);
    $width (negedge SCLKOUT, 0:0:0);
  endspecify

endmodule

module DDR_MEM_1_addr_o_pad_5__bb_inst_IOL ( output DOUT, input SCLKOUT, 
    TXDATA0, TXDATA1 );
  wire   GNDI, TXDATA0_dly, SCLKOUT_dly, TXDATA1_dly;

  ODDRX1_B 
    \DDR_MEM_1_inst/lscc_ddr_mem_inst/DDR3_DDR3L_CLK_ADDR_CMD_ENABLE.u1_oddrx2_4_addr_cmd_cke_odt/DDR_ADDR[5].DDR_ADDR_X2.u_ADDR_ODDRX1 
    ( .D0(TXDATA0_dly), .D1(TXDATA1_dly), .SCLK(SCLKOUT_dly), .RST(GNDI), 
    .Q(DOUT));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (SCLKOUT => DOUT) = (0:0:0,0:0:0);
    $setuphold 
      (posedge SCLKOUT, TXDATA0, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA0_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA1, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA1_dly);
    $width (posedge SCLKOUT, 0:0:0);
    $width (negedge SCLKOUT, 0:0:0);
  endspecify

endmodule

module DDR_MEM_1_addr_o_pad_4__bb_inst_IOL ( output DOUT, input SCLKOUT, 
    TXDATA0, TXDATA1 );
  wire   GNDI, TXDATA0_dly, SCLKOUT_dly, TXDATA1_dly;

  ODDRX1_B 
    \DDR_MEM_1_inst/lscc_ddr_mem_inst/DDR3_DDR3L_CLK_ADDR_CMD_ENABLE.u1_oddrx2_4_addr_cmd_cke_odt/DDR_ADDR[4].DDR_ADDR_X2.u_ADDR_ODDRX1 
    ( .D0(TXDATA0_dly), .D1(TXDATA1_dly), .SCLK(SCLKOUT_dly), .RST(GNDI), 
    .Q(DOUT));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (SCLKOUT => DOUT) = (0:0:0,0:0:0);
    $setuphold 
      (posedge SCLKOUT, TXDATA0, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA0_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA1, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA1_dly);
    $width (posedge SCLKOUT, 0:0:0);
    $width (negedge SCLKOUT, 0:0:0);
  endspecify

endmodule

module DDR_MEM_1_addr_o_pad_3__bb_inst_IOL ( output DOUT, input SCLKOUT, 
    TXDATA0, TXDATA1 );
  wire   GNDI, TXDATA0_dly, SCLKOUT_dly, TXDATA1_dly;

  ODDRX1_B 
    \DDR_MEM_1_inst/lscc_ddr_mem_inst/DDR3_DDR3L_CLK_ADDR_CMD_ENABLE.u1_oddrx2_4_addr_cmd_cke_odt/DDR_ADDR[3].DDR_ADDR_X2.u_ADDR_ODDRX1 
    ( .D0(TXDATA0_dly), .D1(TXDATA1_dly), .SCLK(SCLKOUT_dly), .RST(GNDI), 
    .Q(DOUT));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (SCLKOUT => DOUT) = (0:0:0,0:0:0);
    $setuphold 
      (posedge SCLKOUT, TXDATA0, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA0_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA1, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA1_dly);
    $width (posedge SCLKOUT, 0:0:0);
    $width (negedge SCLKOUT, 0:0:0);
  endspecify

endmodule

module DDR_MEM_1_addr_o_pad_2__bb_inst_IOL ( output DOUT, input SCLKOUT, 
    TXDATA0, TXDATA1 );
  wire   GNDI, TXDATA0_dly, SCLKOUT_dly, TXDATA1_dly;

  ODDRX1_B 
    \DDR_MEM_1_inst/lscc_ddr_mem_inst/DDR3_DDR3L_CLK_ADDR_CMD_ENABLE.u1_oddrx2_4_addr_cmd_cke_odt/DDR_ADDR[2].DDR_ADDR_X2.u_ADDR_ODDRX1 
    ( .D0(TXDATA0_dly), .D1(TXDATA1_dly), .SCLK(SCLKOUT_dly), .RST(GNDI), 
    .Q(DOUT));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (SCLKOUT => DOUT) = (0:0:0,0:0:0);
    $setuphold 
      (posedge SCLKOUT, TXDATA0, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA0_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA1, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA1_dly);
    $width (posedge SCLKOUT, 0:0:0);
    $width (negedge SCLKOUT, 0:0:0);
  endspecify

endmodule

module DDR_MEM_1_addr_o_pad_1__bb_inst_IOL ( output DOUT, input SCLKOUT, 
    TXDATA0, TXDATA1 );
  wire   GNDI, TXDATA0_dly, SCLKOUT_dly, TXDATA1_dly;

  ODDRX1_B 
    \DDR_MEM_1_inst/lscc_ddr_mem_inst/DDR3_DDR3L_CLK_ADDR_CMD_ENABLE.u1_oddrx2_4_addr_cmd_cke_odt/DDR_ADDR[1].DDR_ADDR_X2.u_ADDR_ODDRX1 
    ( .D0(TXDATA0_dly), .D1(TXDATA1_dly), .SCLK(SCLKOUT_dly), .RST(GNDI), 
    .Q(DOUT));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (SCLKOUT => DOUT) = (0:0:0,0:0:0);
    $setuphold 
      (posedge SCLKOUT, TXDATA0, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA0_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA1, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA1_dly);
    $width (posedge SCLKOUT, 0:0:0);
    $width (negedge SCLKOUT, 0:0:0);
  endspecify

endmodule

module DDR_MEM_1_addr_o_pad_0__bb_inst_IOL ( output DOUT, input SCLKOUT, 
    TXDATA0, TXDATA1 );
  wire   GNDI, TXDATA0_dly, SCLKOUT_dly, TXDATA1_dly;

  ODDRX1_B 
    \DDR_MEM_1_inst/lscc_ddr_mem_inst/DDR3_DDR3L_CLK_ADDR_CMD_ENABLE.u1_oddrx2_4_addr_cmd_cke_odt/DDR_ADDR[0].DDR_ADDR_X2.u_ADDR_ODDRX1 
    ( .D0(TXDATA0_dly), .D1(TXDATA1_dly), .SCLK(SCLKOUT_dly), .RST(GNDI), 
    .Q(DOUT));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (SCLKOUT => DOUT) = (0:0:0,0:0:0);
    $setuphold 
      (posedge SCLKOUT, TXDATA0, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA0_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA1, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA1_dly);
    $width (posedge SCLKOUT, 0:0:0);
    $width (negedge SCLKOUT, 0:0:0);
  endspecify

endmodule

module DDR_MEM_1_csn_o_pad_0__bb_inst_IOL ( output DOUT, input SCLKOUT, 
    TXDATA0, ECLK, TXDATA2 );
  wire   GNDI, 
         \DDR_MEM_1_csn_o_pad[0].bb_inst_IOL/DDR_MEM_1_inst/lscc_ddr_mem_inst/DDR3_DDR3L_CLK_ADDR_CMD_ENABLE.u1_moshx2_4_csn/DDR_CSN[0].DDR_CSN_X2.u_CSN_OSHX2_Q 
         , VCCI, SCLKOUT_dly, ECLK_dly, TXDATA0_dly, TXDATA2_dly;

  MODDRXN0003 
    \DDR_MEM_1_inst/lscc_ddr_mem_inst/DDR3_DDR3L_CLK_ADDR_CMD_ENABLE.u1_moshx2_4_csn/DDR_CSN[0].DDR_CSN_X2.u_CSN_OSHX2 
    ( .D0(TXDATA0_dly), .SCLK(SCLKOUT_dly), .RST(GNDI), 
    .Q(\DDR_MEM_1_csn_o_pad[0].bb_inst_IOL/DDR_MEM_1_inst/lscc_ddr_mem_inst/DDR3_DDR3L_CLK_ADDR_CMD_ENABLE.u1_moshx2_4_csn/DDR_CSN[0].DDR_CSN_X2.u_CSN_OSHX2_Q )
    , .D2(TXDATA2_dly), .ECLK(ECLK_dly));
  gnd DRIVEGND( .PWR0(GNDI));
  DELAYC_B 
    \DDR_MEM_1_inst/lscc_ddr_mem_inst/DDR3_DDR3L_CLK_ADDR_CMD_ENABLE.u1_moshx2_4_csn/DDR_CSN[0].u_DELAYB 
    ( 
    .A(\DDR_MEM_1_csn_o_pad[0].bb_inst_IOL/DDR_MEM_1_inst/lscc_ddr_mem_inst/DDR3_DDR3L_CLK_ADDR_CMD_ENABLE.u1_moshx2_4_csn/DDR_CSN[0].DDR_CSN_X2.u_CSN_OSHX2_Q )
    , .LOAD_N(VCCI), .MOVE(GNDI), .DIRECTION(GNDI), .COARSE0(GNDI), 
    .COARSE1(GNDI), .RANKSELECT(), .RANKENABLE(), .RANK0UPDATE(), 
    .RANK1UPDATE(), .Z(DOUT), .EDETERR(), .CFLAG(), .SCLK(SCLKOUT_dly), 
    .ECLK(ECLK_dly));
  vcc DRIVEVCC( .Z(VCCI));

  specify
    (ECLK => DOUT) = (0:0:0,0:0:0);
    $setuphold 
      (posedge ECLK, posedge SCLKOUT, 0:0:0, 0:0:0,,,, ECLK_dly, SCLKOUT_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA0, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA0_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA2, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA2_dly);
    $width (posedge ECLK, 0:0:0);
    $width (negedge ECLK, 0:0:0);
  endspecify

endmodule

module MODDRXN0003 ( input D0, SCLK, RST, output Q, input D2, ECLK );

  OSHX2 INST1( .D1(D2), .D0(D0), .SCLK(SCLK), .ECLK(ECLK), .RST(RST), .Q(Q));
  defparam INST1.GSR = "DISABLED";
endmodule

module DELAYC_B ( input A, LOAD_N, MOVE, DIRECTION, COARSE0, COARSE1, 
    RANKSELECT, RANKENABLE, RANK0UPDATE, RANK1UPDATE, output Z, EDETERR, CFLAG, 
    input SCLK, ECLK );

  DELAYC INST10( .A(A), .LOAD_N(LOAD_N), .MOVE(MOVE), .DIRECTION(DIRECTION), 
    .COARSE0(COARSE0), .COARSE1(COARSE1), .RANKSELECT(RANKSELECT), 
    .RANKENABLE(RANKENABLE), .RANK0UPDATE(RANK0UPDATE), 
    .RANK1UPDATE(RANK1UPDATE), .Z(Z), .EDETERR(EDETERR), .CFLAG(CFLAG), 
    .SCLK(SCLK), .ECLK(ECLK));
  defparam INST10.COARSE_DELAY = "0NS";
  defparam INST10.DEL_VALUE = "0";
  defparam INST10.DEL_MODE = "DQS_CMD_CLK";
  defparam INST10.EDGE_MONITOR = "ENABLED";
  defparam INST10.WAIT_FOR_EDGE = "ENABLED";
  defparam INST10.COARSE_DELAY_MODE = "STATIC";
endmodule

module vcc ( output Z );

  VHI INST1( .Z(Z));
endmodule

module DDR_MEM_1_ck_o_pad_0__bb_inst_IOL ( output DOUT, input SCLKOUT, TXDATA0, 
    ECLK, TXDATA2 );
  wire   
         \DDR_MEM_1_ck_o_pad[0].bb_inst_IOL/DDR_MEM_1_inst/lscc_ddr_mem_inst/DDR3_DDR3L_CLK_ADDR_CMD_ENABLE.u1_oddrx2_4_ck/DDR_CLK[0].DDR_CLK_X2.u_ck_ODDRX2_Q 
         , VCCI, GNDI, SCLKOUT_dly, ECLK_dly, TXDATA0_dly, TXDATA2_dly;

  DELAYC_B 
    \DDR_MEM_1_inst/lscc_ddr_mem_inst/DDR3_DDR3L_CLK_ADDR_CMD_ENABLE.u1_oddrx2_4_ck/DDR_CLK[0].u_DELAYB 
    ( 
    .A(\DDR_MEM_1_ck_o_pad[0].bb_inst_IOL/DDR_MEM_1_inst/lscc_ddr_mem_inst/DDR3_DDR3L_CLK_ADDR_CMD_ENABLE.u1_oddrx2_4_ck/DDR_CLK[0].DDR_CLK_X2.u_ck_ODDRX2_Q )
    , .LOAD_N(VCCI), .MOVE(GNDI), .DIRECTION(GNDI), .COARSE0(GNDI), 
    .COARSE1(GNDI), .RANKSELECT(), .RANKENABLE(), .RANK0UPDATE(), 
    .RANK1UPDATE(), .Z(DOUT), .EDETERR(), .CFLAG(), .SCLK(SCLKOUT_dly), 
    .ECLK(ECLK_dly));
  vcc DRIVEVCC( .Z(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ODDRXN 
    \DDR_MEM_1_inst/lscc_ddr_mem_inst/DDR3_DDR3L_CLK_ADDR_CMD_ENABLE.u1_oddrx2_4_ck/DDR_CLK[0].DDR_CLK_X2.u_ck_ODDRX2 
    ( .D0(TXDATA0_dly), .D1(VCCI), .SCLK(SCLKOUT_dly), .RST(GNDI), 
    .Q(\DDR_MEM_1_ck_o_pad[0].bb_inst_IOL/DDR_MEM_1_inst/lscc_ddr_mem_inst/DDR3_DDR3L_CLK_ADDR_CMD_ENABLE.u1_oddrx2_4_ck/DDR_CLK[0].DDR_CLK_X2.u_ck_ODDRX2_Q )
    , .D2(TXDATA2_dly), .D3(VCCI), .ECLK(ECLK_dly));

  specify
    (ECLK => DOUT) = (0:0:0,0:0:0);
    $setuphold 
      (posedge ECLK, posedge SCLKOUT, 0:0:0, 0:0:0,,,, ECLK_dly, SCLKOUT_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA0, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA0_dly);
    $setuphold 
      (posedge SCLKOUT, TXDATA2, 0:0:0, 0:0:0,,,, SCLKOUT_dly, TXDATA2_dly);
    $width (posedge ECLK, 0:0:0);
    $width (negedge ECLK, 0:0:0);
  endspecify

endmodule

module ODDRXN ( input D0, D1, SCLK, RST, output Q, input D2, D3, ECLK );

  ODDRX2 INST1( .SCLK(SCLK), .ECLK(ECLK), .RST(RST), .D3(D3), .D2(D2), .D1(D1), 
    .D0(D0), .Q(Q));
  defparam INST1.GSR = "DISABLED";
endmodule

module DDR_MEM_1_inst_lscc_ddr_mem_inst_u1_common_logic_u0_DDRDLL_DDRDLL_inst
   ( input FREEZE, CLKIN, RST, UDDCNTL_N, output CODE8, CODE7, CODE6, CODE5, 
    CODE4, CODE3, CODE2, CODE1, CODE0 );
  wire   RST_NOTIN;

  DDRDLL_CORE_B 
    \DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_DDRDLL.DDRDLL_inst ( 
    .CODE8(CODE8), .CODE7(CODE7), .CODE6(CODE6), .CODE5(CODE5), .CODE4(CODE4), 
    .CODE3(CODE3), .CODE2(CODE2), .CODE1(CODE1), .CODE0(CODE0), 
    .FREEZE(FREEZE), .LOCK(), .CLKIN(CLKIN), .RST(RST_NOTIN), .DCNTL8(), 
    .DCNTL7(), .DCNTL6(), .DCNTL5(), .DCNTL4(), .DCNTL3(), .DCNTL2(), 
    .DCNTL1(), .DCNTL0(), .UDDCNTL_N(UDDCNTL_N));
  inverter RST_INVERTERIN( .I(RST), .Z(RST_NOTIN));

  specify
  endspecify

endmodule

module DDRDLL_CORE_B ( output CODE8, CODE7, CODE6, CODE5, CODE4, CODE3, CODE2, 
    CODE1, CODE0, input FREEZE, output LOCK, input CLKIN, RST, output DCNTL8, 
    DCNTL7, DCNTL6, DCNTL5, DCNTL4, DCNTL3, DCNTL2, DCNTL1, DCNTL0, input 
    UDDCNTL_N );

  DDRDLL_CORE INST10( .CODE8(CODE8), .CODE7(CODE7), .CODE6(CODE6), 
    .CODE5(CODE5), .CODE4(CODE4), .CODE3(CODE3), .CODE2(CODE2), .CODE1(CODE1), 
    .CODE0(CODE0), .FREEZE(FREEZE), .LOCK(LOCK), .CLKIN(CLKIN), .RST(RST), 
    .DCNTL8(DCNTL8), .DCNTL7(DCNTL7), .DCNTL6(DCNTL6), .DCNTL5(DCNTL5), 
    .DCNTL4(DCNTL4), .DCNTL3(DCNTL3), .DCNTL2(DCNTL2), .DCNTL1(DCNTL1), 
    .DCNTL0(DCNTL0), .UDDCNTL_N(UDDCNTL_N));
  defparam INST10.GSR = "DISABLED";
  defparam INST10.ENA_ROUNDOFF = "ENABLED";
  defparam INST10.FORCE_MAX_DELAY = "CODE_OR_LOCK_FROM_DLL_LOOP";
endmodule

module inverter ( input I, output Z );

  INV INST1( .A(I), .Z(Z));
endmodule

module 
  DDR_MEM_1_inst_lscc_ddr_mem_inst_u1_common_logic_u0_ECLKSYNC_ECLKSYNC_inst
   ( input ECLKIN, STOP, output ECLKOUT );

  ECLKSYNC_CORE_B 
    \DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst 
    ( .ECLKIN(ECLKIN), .ECLKOUT(ECLKOUT), .STOP(STOP));

  specify
    (ECLKIN => ECLKOUT) = (0:0:0,0:0:0);
  endspecify

endmodule

module ECLKSYNC_CORE_B ( input ECLKIN, output ECLKOUT, input STOP );

  ECLKSYNC_CORE INST10( .ECLKIN(ECLKIN), .ECLKOUT(ECLKOUT), .STOP(STOP));
  defparam INST10.STOP_EN = "ENABLE";
endmodule

module 
  DDR_MEM_1_inst_lscc_ddr_mem_inst_u1_common_logic_u0_ECLKDIV_ECLKDIV_inst ( 
    input DIVRST, ECLKIN, SLIP, TESTINP0, TESTINP1, TESTINP2, TESTINP3, 
    output DIVOUT );
  wire   DIVRST_dly, ECLKIN_dly;

  ECLKDIV_CORE_B 
    \DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst 
    ( .DIVOUT(DIVOUT), .DIVRST(DIVRST_dly), .ECLKIN(ECLKIN_dly), .SLIP(SLIP), 
    .TESTINP3(TESTINP3), .TESTINP2(TESTINP2), .TESTINP1(TESTINP1), 
    .TESTINP0(TESTINP0));

  specify
    (ECLKIN => DIVOUT) = (0:0:0,0:0:0);
    $setuphold 
      (posedge ECLKIN, DIVRST, 0:0:0, 0:0:0,,,, ECLKIN_dly, DIVRST_dly);
  endspecify

endmodule

module ECLKDIV_CORE_B ( output DIVOUT, input DIVRST, ECLKIN, SLIP, TESTINP3, 
    TESTINP2, TESTINP1, TESTINP0 );

  ECLKDIV_CORE INST10( .DIVOUT(DIVOUT), .DIVRST(DIVRST), .ECLKIN(ECLKIN), 
    .SLIP(SLIP), .TESTINP3(TESTINP3), .TESTINP2(TESTINP2), .TESTINP1(TESTINP1), 
    .TESTINP0(TESTINP0));
  defparam INST10.ECLK_DIV = "2";
  defparam INST10.GSR = "DISABLED";
endmodule

module dqs1_io ( input PADDO, output PADDI, input PADDT, inout dqs1_io );
  wire   GNDI;

  DIFFIO18_CORE_B 
    \DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQS_BLOCK.u_DQS_BB 
    ( .I(PADDO), .DOLP(GNDI), .B(dqs1_io), .O(PADDI), .INLP(), .T(PADDT), 
    .INADC(), .HSRXEN(GNDI), .HSTXEN(GNDI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => dqs1_io) = (0:0:0,0:0:0);
    (dqs1_io => PADDI) = (0:0:0,0:0:0);
    (PADDT => dqs1_io) = (0:0:0,0:0:0);
    $width (posedge dqs1_io, 0:0:0);
    $width (negedge dqs1_io, 0:0:0);
  endspecify

endmodule

module DIFFIO18_CORE_B ( input I, DOLP, inout B, output O, INLP, input T, 
    output INADC, input HSRXEN, HSTXEN );

  DIFFIO18_CORE INST10( .I(I), .DOLP(DOLP), .B(B), .O(O), .INLP(INLP), .T(T), 
    .INADC(INADC), .HSRXEN(HSRXEN), .HSTXEN(HSTXEN));
  defparam INST10.PULLMODE = "NONE";
  defparam INST10.MIPI = "DISABLED";
  defparam INST10.ENADC_IN = "DISABLED";
endmodule

module dq_dqs1_io_6_ ( input PADDO, PADDT, inout dqdqs1io6 );
  wire   GNDI;

  SEIO18_CORE_B 
    \DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[6].u_DQ_BB 
    ( .I(PADDO), .DOLP(GNDI), .B(dqdqs1io6), .O(), .INLP(), .T(PADDT), 
    .INADC());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => dqdqs1io6) = (0:0:0,0:0:0);
    (PADDT => dqdqs1io6) = (0:0:0,0:0:0);
    $width (posedge dqdqs1io6, 0:0:0);
    $width (negedge dqdqs1io6, 0:0:0);
  endspecify

endmodule

module SEIO18_CORE_B ( input I, DOLP, inout B, output O, INLP, input T, 
    output INADC );

  SEIO18_CORE INST10( .I(I), .DOLP(DOLP), .B(B), .O(O), .INLP(INLP), .T(T), 
    .INADC(INADC));
  defparam INST10.PULLMODE = "NONE";
  defparam INST10.MIPI = "DISABLED";
  defparam INST10.ENADC_IN = "DISABLED";
endmodule

module dq_dqs1_io_4_ ( input PADDO, PADDT, inout dqdqs1io4 );
  wire   GNDI;

  SEIO18_CORE_B 
    \DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[4].u_DQ_BB 
    ( .I(PADDO), .DOLP(GNDI), .B(dqdqs1io4), .O(), .INLP(), .T(PADDT), 
    .INADC());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => dqdqs1io4) = (0:0:0,0:0:0);
    (PADDT => dqdqs1io4) = (0:0:0,0:0:0);
    $width (posedge dqdqs1io4, 0:0:0);
    $width (negedge dqdqs1io4, 0:0:0);
  endspecify

endmodule

module dq_dqs1_io_2_ ( input PADDO, PADDT, inout dqdqs1io2 );
  wire   GNDI;

  SEIO18_CORE_B 
    \DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[2].u_DQ_BB 
    ( .I(PADDO), .DOLP(GNDI), .B(dqdqs1io2), .O(), .INLP(), .T(PADDT), 
    .INADC());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => dqdqs1io2) = (0:0:0,0:0:0);
    (PADDT => dqdqs1io2) = (0:0:0,0:0:0);
    $width (posedge dqdqs1io2, 0:0:0);
    $width (negedge dqdqs1io2, 0:0:0);
  endspecify

endmodule

module dq_dqs1_io_0_ ( input PADDO, PADDT, inout dqdqs1io0 );
  wire   GNDI;

  SEIO18_CORE_B 
    \DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[0].u_DQ_BB 
    ( .I(PADDO), .DOLP(GNDI), .B(dqdqs1io0), .O(), .INLP(), .T(PADDT), 
    .INADC());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => dqdqs1io0) = (0:0:0,0:0:0);
    (PADDT => dqdqs1io0) = (0:0:0,0:0:0);
    $width (posedge dqdqs1io0, 0:0:0);
    $width (negedge dqdqs1io0, 0:0:0);
  endspecify

endmodule

module dq_dqs1_io_1_ ( input PADDO, PADDT, inout dqdqs1io1 );
  wire   GNDI;

  SEIO18_CORE_B 
    \DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[1].u_DQ_BB 
    ( .I(PADDO), .DOLP(GNDI), .B(dqdqs1io1), .O(), .INLP(), .T(PADDT), 
    .INADC());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => dqdqs1io1) = (0:0:0,0:0:0);
    (PADDT => dqdqs1io1) = (0:0:0,0:0:0);
    $width (posedge dqdqs1io1, 0:0:0);
    $width (negedge dqdqs1io1, 0:0:0);
  endspecify

endmodule

module dq_dqs1_io_3_ ( input PADDO, PADDT, inout dqdqs1io3 );
  wire   GNDI;

  SEIO18_CORE_B 
    \DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[3].u_DQ_BB 
    ( .I(PADDO), .DOLP(GNDI), .B(dqdqs1io3), .O(), .INLP(), .T(PADDT), 
    .INADC());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => dqdqs1io3) = (0:0:0,0:0:0);
    (PADDT => dqdqs1io3) = (0:0:0,0:0:0);
    $width (posedge dqdqs1io3, 0:0:0);
    $width (negedge dqdqs1io3, 0:0:0);
  endspecify

endmodule

module dq_dqs1_io_5_ ( input PADDO, PADDT, inout dqdqs1io5 );
  wire   GNDI;

  SEIO18_CORE_B 
    \DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[5].u_DQ_BB 
    ( .I(PADDO), .DOLP(GNDI), .B(dqdqs1io5), .O(), .INLP(), .T(PADDT), 
    .INADC());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => dqdqs1io5) = (0:0:0,0:0:0);
    (PADDT => dqdqs1io5) = (0:0:0,0:0:0);
    $width (posedge dqdqs1io5, 0:0:0);
    $width (negedge dqdqs1io5, 0:0:0);
  endspecify

endmodule

module dq_dqs1_io_7_ ( input PADDO, PADDT, inout dqdqs1io7 );
  wire   GNDI;

  SEIO18_CORE_B 
    \DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[7].u_DQ_BB 
    ( .I(PADDO), .DOLP(GNDI), .B(dqdqs1io7), .O(), .INLP(), .T(PADDT), 
    .INADC());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => dqdqs1io7) = (0:0:0,0:0:0);
    (PADDT => dqdqs1io7) = (0:0:0,0:0:0);
    $width (posedge dqdqs1io7, 0:0:0);
    $width (negedge dqdqs1io7, 0:0:0);
  endspecify

endmodule

module 
  DDR_MEM_1_inst_lscc_ddr_mem_inst_DW_16_u1_dq_dqs_dm_unit_u0_DQSBUF_DQSBUF_inst
   ( input DQSI, RDCLKSEL0, RDCLKSEL1, RDCLKSEL2, RDCLKSEL3, RDDIR, RDLOADN, 
    READ0, READ1, READ2, READ3, READMOVE, RST, SCLK, SELCLK, WRDIR, WRLOAD_N, 
    WRLVDIR, WRLVLOAD_N, WRLVMOVE, WRMOVE, ECLKIN, RSTSMCNT, DLLCODE0, 
    DLLCODE1, DLLCODE2, DLLCODE3, DLLCODE4, DLLCODE5, DLLCODE6, DLLCODE7, 
    DLLCODE8, output DQSW, DQSW270 );
  wire   GNDI, RST_NOTIN, RSTSMCNT_NOTIN, READ0_dly, SCLK_dly, READ1_dly, 
         RST_dly;

  DQSBUF_CORE_B 
    \DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/u0_DQSBUF.DQSBUF_inst 
    ( .BTDETECT(), .BURSTDETECT(), .DATAVALID(), .DQSI(DQSI), .DQSW(DQSW), 
    .DQSWRD(), .PAUSE(GNDI), .RDCLKSEL3(RDCLKSEL3), .RDCLKSEL2(RDCLKSEL2), 
    .RDCLKSEL1(RDCLKSEL1), .RDCLKSEL0(RDCLKSEL0), .RDDIR(RDDIR), 
    .RDLOADN(RDLOADN), .RDPNTR2(), .RDPNTR1(), .RDPNTR0(), .READ3(READ3), 
    .READ2(READ2), .READ1(READ1_dly), .READ0(READ0_dly), .READCOUT(), 
    .READMOVE(READMOVE), .RST(RST_NOTIN), .SCLK(SCLK_dly), .SELCLK(SELCLK), 
    .DQSR90(), .DQSW270(DQSW270), .WRCOUT(), .WRDIR(WRDIR), 
    .WRLOAD_N(WRLOAD_N), .WRLVCOUT(), .WRLVDIR(WRLVDIR), 
    .WRLVLOAD_N(WRLVLOAD_N), .WRLVMOVE(WRLVMOVE), .WRMOVE(WRMOVE), .WRPNTR2(), 
    .WRPNTR1(), .WRPNTR0(), .ECLKIN(ECLKIN), .RSTSMCNT(RSTSMCNT_NOTIN), 
    .DLLCODE8(DLLCODE8), .DLLCODE7(DLLCODE7), .DLLCODE6(DLLCODE6), 
    .DLLCODE5(DLLCODE5), .DLLCODE4(DLLCODE4), .DLLCODE3(DLLCODE3), 
    .DLLCODE2(DLLCODE2), .DLLCODE1(DLLCODE1), .DLLCODE0(DLLCODE0));
  gnd DRIVEGND( .PWR0(GNDI));
  inverter RST_INVERTERIN( .I(RST_dly), .Z(RST_NOTIN));
  inverter RSTSMCNT_INVERTERIN( .I(RSTSMCNT), .Z(RSTSMCNT_NOTIN));

  specify
    (ECLKIN => DQSW) = (0:0:0,0:0:0);
    (ECLKIN => DQSW270) = (0:0:0,0:0:0);
    $setuphold (posedge SCLK, READ0, 0:0:0, 0:0:0,,,, SCLK_dly, READ0_dly);
    $setuphold (posedge SCLK, READ1, 0:0:0, 0:0:0,,,, SCLK_dly, READ1_dly);
    $setuphold (posedge SCLK, RST, 0:0:0, 0:0:0,,,, SCLK_dly, RST_dly);
  endspecify

endmodule

module DQSBUF_CORE_B ( output BTDETECT, BURSTDETECT, DATAVALID, input DQSI, 
    output DQSW, DQSWRD, input PAUSE, RDCLKSEL3, RDCLKSEL2, RDCLKSEL1, 
    RDCLKSEL0, RDDIR, RDLOADN, output RDPNTR2, RDPNTR1, RDPNTR0, input READ3, 
    READ2, READ1, READ0, output READCOUT, input READMOVE, RST, SCLK, SELCLK, 
    output DQSR90, DQSW270, WRCOUT, input WRDIR, WRLOAD_N, output WRLVCOUT, 
    input WRLVDIR, WRLVLOAD_N, WRLVMOVE, WRMOVE, output WRPNTR2, WRPNTR1, 
    WRPNTR0, input ECLKIN, RSTSMCNT, DLLCODE8, DLLCODE7, DLLCODE6, DLLCODE5, 
    DLLCODE4, DLLCODE3, DLLCODE2, DLLCODE1, DLLCODE0 );

  DQSBUF_CORE INST10( .BTDETECT(BTDETECT), .BURSTDETECT(BURSTDETECT), 
    .DATAVALID(DATAVALID), .DQSI(DQSI), .DQSW(DQSW), .DQSWRD(DQSWRD), 
    .PAUSE(PAUSE), .RDCLKSEL3(RDCLKSEL3), .RDCLKSEL2(RDCLKSEL2), 
    .RDCLKSEL1(RDCLKSEL1), .RDCLKSEL0(RDCLKSEL0), .RDDIR(RDDIR), 
    .RDLOADN(RDLOADN), .RDPNTR2(RDPNTR2), .RDPNTR1(RDPNTR1), .RDPNTR0(RDPNTR0), 
    .READ3(READ3), .READ2(READ2), .READ1(READ1), .READ0(READ0), 
    .READCOUT(READCOUT), .READMOVE(READMOVE), .RST(RST), .SCLK(SCLK), 
    .SELCLK(SELCLK), .DQSR90(DQSR90), .DQSW270(DQSW270), .WRCOUT(WRCOUT), 
    .WRDIR(WRDIR), .WRLOAD_N(WRLOAD_N), .WRLVCOUT(WRLVCOUT), .WRLVDIR(WRLVDIR), 
    .WRLVLOAD_N(WRLVLOAD_N), .WRLVMOVE(WRLVMOVE), .WRMOVE(WRMOVE), 
    .WRPNTR2(WRPNTR2), .WRPNTR1(WRPNTR1), .WRPNTR0(WRPNTR0), .ECLKIN(ECLKIN), 
    .RSTSMCNT(RSTSMCNT), .DLLCODE8(DLLCODE8), .DLLCODE7(DLLCODE7), 
    .DLLCODE6(DLLCODE6), .DLLCODE5(DLLCODE5), .DLLCODE4(DLLCODE4), 
    .DLLCODE3(DLLCODE3), .DLLCODE2(DLLCODE2), .DLLCODE1(DLLCODE1), 
    .DLLCODE0(DLLCODE0));
  defparam INST10.GSR = "DISABLED";
  defparam INST10.ENABLE_FIFO = "ENABLED";
  defparam INST10.FORCE_READ = "ENABLED";
  defparam INST10.FREE_WHEEL = "DDR";
  defparam INST10.MODX = "MDDRX2";
  defparam INST10.MT_EN_READ = "ENABLED";
  defparam INST10.MT_EN_WRITE = "ENABLED";
  defparam INST10.MT_EN_WRITE_LEVELING = "ENABLED";
  defparam INST10.READ_ENABLE = "ENABLED";
  defparam INST10.RX_CENTERED = "ENABLED";
  defparam INST10.SIGN_READ = "COMPLEMENT";
  defparam INST10.SIGN_WRITE = "POSITIVE";
  defparam INST10.UPDATE_QU = "UP1_AND_UP0_SAME";
  defparam INST10.WRITE_ENABLE = "ENABLED";
  defparam INST10.SEL_READ_BIT_ENABLE_CYCLES = "NORMAL";
  defparam INST10.BYPASS_WR_LEVEL_SMTH_LATCH = "SMOOTHING_PATH";
  defparam INST10.BYPASS_WR_SMTH_LATCH = "SMOOTHING_PATH";
  defparam INST10.BYPASS_READ_SMTH_LATCH = "SMOOTHING_PATH";
  defparam INST10.S_READ = "10";
  defparam INST10.S_WRITE = "36";
  defparam INST10.RD_PNTR = "0b000";
endmodule

module dqs0_io ( input PADDO, output PADDI, input PADDT, inout dqs0_io );
  wire   GNDI;

  DIFFIO18_CORE_B 
    \DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_8.u1_dq_dqs_dm_unit/DQS_BLOCK.u_DQS_BB 
    ( .I(PADDO), .DOLP(GNDI), .B(dqs0_io), .O(PADDI), .INLP(), .T(PADDT), 
    .INADC(), .HSRXEN(GNDI), .HSTXEN(GNDI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => dqs0_io) = (0:0:0,0:0:0);
    (dqs0_io => PADDI) = (0:0:0,0:0:0);
    (PADDT => dqs0_io) = (0:0:0,0:0:0);
    $width (posedge dqs0_io, 0:0:0);
    $width (negedge dqs0_io, 0:0:0);
  endspecify

endmodule

module dq_dqs0_io_6_ ( input PADDO, PADDT, inout dqdqs0io6 );
  wire   GNDI;

  SEIO18_CORE_B 
    \DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_8.u1_dq_dqs_dm_unit/DQ_BLOCK[6].u_DQ_BB 
    ( .I(PADDO), .DOLP(GNDI), .B(dqdqs0io6), .O(), .INLP(), .T(PADDT), 
    .INADC());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => dqdqs0io6) = (0:0:0,0:0:0);
    (PADDT => dqdqs0io6) = (0:0:0,0:0:0);
    $width (posedge dqdqs0io6, 0:0:0);
    $width (negedge dqdqs0io6, 0:0:0);
  endspecify

endmodule

module dq_dqs0_io_4_ ( input PADDO, PADDT, inout dqdqs0io4 );
  wire   GNDI;

  SEIO18_CORE_B 
    \DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_8.u1_dq_dqs_dm_unit/DQ_BLOCK[4].u_DQ_BB 
    ( .I(PADDO), .DOLP(GNDI), .B(dqdqs0io4), .O(), .INLP(), .T(PADDT), 
    .INADC());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => dqdqs0io4) = (0:0:0,0:0:0);
    (PADDT => dqdqs0io4) = (0:0:0,0:0:0);
    $width (posedge dqdqs0io4, 0:0:0);
    $width (negedge dqdqs0io4, 0:0:0);
  endspecify

endmodule

module dq_dqs0_io_2_ ( input PADDO, PADDT, inout dqdqs0io2 );
  wire   GNDI;

  SEIO18_CORE_B 
    \DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_8.u1_dq_dqs_dm_unit/DQ_BLOCK[2].u_DQ_BB 
    ( .I(PADDO), .DOLP(GNDI), .B(dqdqs0io2), .O(), .INLP(), .T(PADDT), 
    .INADC());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => dqdqs0io2) = (0:0:0,0:0:0);
    (PADDT => dqdqs0io2) = (0:0:0,0:0:0);
    $width (posedge dqdqs0io2, 0:0:0);
    $width (negedge dqdqs0io2, 0:0:0);
  endspecify

endmodule

module dq_dqs0_io_0_ ( input PADDO, PADDT, inout dqdqs0io0 );
  wire   GNDI;

  SEIO18_CORE_B 
    \DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_8.u1_dq_dqs_dm_unit/DQ_BLOCK[0].u_DQ_BB 
    ( .I(PADDO), .DOLP(GNDI), .B(dqdqs0io0), .O(), .INLP(), .T(PADDT), 
    .INADC());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => dqdqs0io0) = (0:0:0,0:0:0);
    (PADDT => dqdqs0io0) = (0:0:0,0:0:0);
    $width (posedge dqdqs0io0, 0:0:0);
    $width (negedge dqdqs0io0, 0:0:0);
  endspecify

endmodule

module dq_dqs0_io_1_ ( input PADDO, PADDT, inout dqdqs0io1 );
  wire   GNDI;

  SEIO18_CORE_B 
    \DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_8.u1_dq_dqs_dm_unit/DQ_BLOCK[1].u_DQ_BB 
    ( .I(PADDO), .DOLP(GNDI), .B(dqdqs0io1), .O(), .INLP(), .T(PADDT), 
    .INADC());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => dqdqs0io1) = (0:0:0,0:0:0);
    (PADDT => dqdqs0io1) = (0:0:0,0:0:0);
    $width (posedge dqdqs0io1, 0:0:0);
    $width (negedge dqdqs0io1, 0:0:0);
  endspecify

endmodule

module dq_dqs0_io_3_ ( input PADDO, PADDT, inout dqdqs0io3 );
  wire   GNDI;

  SEIO18_CORE_B 
    \DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_8.u1_dq_dqs_dm_unit/DQ_BLOCK[3].u_DQ_BB 
    ( .I(PADDO), .DOLP(GNDI), .B(dqdqs0io3), .O(), .INLP(), .T(PADDT), 
    .INADC());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => dqdqs0io3) = (0:0:0,0:0:0);
    (PADDT => dqdqs0io3) = (0:0:0,0:0:0);
    $width (posedge dqdqs0io3, 0:0:0);
    $width (negedge dqdqs0io3, 0:0:0);
  endspecify

endmodule

module dq_dqs0_io_5_ ( input PADDO, PADDT, inout dqdqs0io5 );
  wire   GNDI;

  SEIO18_CORE_B 
    \DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_8.u1_dq_dqs_dm_unit/DQ_BLOCK[5].u_DQ_BB 
    ( .I(PADDO), .DOLP(GNDI), .B(dqdqs0io5), .O(), .INLP(), .T(PADDT), 
    .INADC());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => dqdqs0io5) = (0:0:0,0:0:0);
    (PADDT => dqdqs0io5) = (0:0:0,0:0:0);
    $width (posedge dqdqs0io5, 0:0:0);
    $width (negedge dqdqs0io5, 0:0:0);
  endspecify

endmodule

module dq_dqs0_io_7_ ( input PADDO, PADDT, inout dqdqs0io7 );
  wire   GNDI;

  SEIO18_CORE_B 
    \DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_8.u1_dq_dqs_dm_unit/DQ_BLOCK[7].u_DQ_BB 
    ( .I(PADDO), .DOLP(GNDI), .B(dqdqs0io7), .O(), .INLP(), .T(PADDT), 
    .INADC());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => dqdqs0io7) = (0:0:0,0:0:0);
    (PADDT => dqdqs0io7) = (0:0:0,0:0:0);
    $width (posedge dqdqs0io7, 0:0:0);
    $width (negedge dqdqs0io7, 0:0:0);
  endspecify

endmodule

module 
  DDR_MEM_1_inst_lscc_ddr_mem_inst_DW_8_u1_dq_dqs_dm_unit_u0_DQSBUF_DQSBUF_inst
   ( input DQSI, RDCLKSEL0, RDCLKSEL1, RDCLKSEL2, RDCLKSEL3, RDDIR, RDLOADN, 
    READ0, READ1, READ2, READ3, READMOVE, RST, SCLK, SELCLK, WRDIR, WRLOAD_N, 
    WRLVDIR, WRLVLOAD_N, WRLVMOVE, WRMOVE, ECLKIN, RSTSMCNT, DLLCODE0, 
    DLLCODE1, DLLCODE2, DLLCODE3, DLLCODE4, DLLCODE5, DLLCODE6, DLLCODE7, 
    DLLCODE8, output DQSW, DQSW270 );
  wire   GNDI, RST_NOTIN, RSTSMCNT_NOTIN, READ0_dly, SCLK_dly, READ1_dly, 
         RST_dly;

  DQSBUF_CORE_B 
    \DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_8.u1_dq_dqs_dm_unit/u0_DQSBUF.DQSBUF_inst 
    ( .BTDETECT(), .BURSTDETECT(), .DATAVALID(), .DQSI(DQSI), .DQSW(DQSW), 
    .DQSWRD(), .PAUSE(GNDI), .RDCLKSEL3(RDCLKSEL3), .RDCLKSEL2(RDCLKSEL2), 
    .RDCLKSEL1(RDCLKSEL1), .RDCLKSEL0(RDCLKSEL0), .RDDIR(RDDIR), 
    .RDLOADN(RDLOADN), .RDPNTR2(), .RDPNTR1(), .RDPNTR0(), .READ3(READ3), 
    .READ2(READ2), .READ1(READ1_dly), .READ0(READ0_dly), .READCOUT(), 
    .READMOVE(READMOVE), .RST(RST_NOTIN), .SCLK(SCLK_dly), .SELCLK(SELCLK), 
    .DQSR90(), .DQSW270(DQSW270), .WRCOUT(), .WRDIR(WRDIR), 
    .WRLOAD_N(WRLOAD_N), .WRLVCOUT(), .WRLVDIR(WRLVDIR), 
    .WRLVLOAD_N(WRLVLOAD_N), .WRLVMOVE(WRLVMOVE), .WRMOVE(WRMOVE), .WRPNTR2(), 
    .WRPNTR1(), .WRPNTR0(), .ECLKIN(ECLKIN), .RSTSMCNT(RSTSMCNT_NOTIN), 
    .DLLCODE8(DLLCODE8), .DLLCODE7(DLLCODE7), .DLLCODE6(DLLCODE6), 
    .DLLCODE5(DLLCODE5), .DLLCODE4(DLLCODE4), .DLLCODE3(DLLCODE3), 
    .DLLCODE2(DLLCODE2), .DLLCODE1(DLLCODE1), .DLLCODE0(DLLCODE0));
  gnd DRIVEGND( .PWR0(GNDI));
  inverter RST_INVERTERIN( .I(RST_dly), .Z(RST_NOTIN));
  inverter RSTSMCNT_INVERTERIN( .I(RSTSMCNT), .Z(RSTSMCNT_NOTIN));

  specify
    (ECLKIN => DQSW) = (0:0:0,0:0:0);
    (ECLKIN => DQSW270) = (0:0:0,0:0:0);
    $setuphold (posedge SCLK, READ0, 0:0:0, 0:0:0,,,, SCLK_dly, READ0_dly);
    $setuphold (posedge SCLK, READ1, 0:0:0, 0:0:0,,,, SCLK_dly, READ1_dly);
    $setuphold (posedge SCLK, RST, 0:0:0, 0:0:0,,,, SCLK_dly, RST_dly);
  endspecify

endmodule

module 
  MIPI_DPHY_1_inst_lscc_mipi_dphy_inst_RECEIVER_lscc_mipi_wrapper_rx_HARD_IP_CIL_u_dphy_cil_DPHY_inst
   ( input BITCKEXT, CLKREF, PDDPHY, PDPLL, SCCLKIN, SCRSTNIN, UED0THEN, 
    UFRXMODE, UTXMDTX, URXCKINE, UTDIS, UTXCKE, UDE0D0TN, UDE1D1TN, UDE2D2TN, 
    UDE3D3TN, UDE4CKTN, UDE5D0RN, UDE6D1RN, UDE7D2RN, UTXDHS0, UTXDHS1, 
    UTXDHS2, UTXDHS3, UTXDHS4, UTXDHS5, UTXDHS6, UTXDHS7, UTXDHS8, UTXDHS9, 
    UTXDHS10, UTXDHS11, UTXDHS12, UTXDHS13, UTXDHS14, UTXDHS15, UTXDHS16, 
    UTXDHS17, UTXDHS18, UTXDHS19, UTXDHS20, UTXDHS21, UTXDHS22, UTXDHS23, 
    UTXDHS24, UTXDHS25, UTXDHS26, UTXDHS27, UTXDHS28, UTXDHS29, UTXDHS30, 
    UTXDHS31, UTXENER, UTXRD0EN, UTRD0SEN, UTXSKD0N, UTXTGE0, UTXTGE1, UTXTGE2, 
    UTXTGE3, UTXULPSE, UTXUPSEX, UTXVDE, UTXWVDHS0, UTXWVDHS1, UTXWVDHS2, 
    UTXWVDHS3, U1ENTHEN, U1FRXMD, U1FTXST, U1TDIS, U1TREQ, U1TDE0D3, U1TDE1CK, 
    U1TDE2D0, U1TDE3D1, U1TDE4D2, U1TDE5D3, U1TDE6, U1TDE7, U1TXDHS0, U1TXDHS1, 
    U1TXDHS2, U1TXDHS3, U1TXDHS4, U1TXDHS5, U1TXDHS6, U1TXDHS7, U1TXDHS8, 
    U1TXDHS9, U1TXDHS10, U1TXDHS11, U1TXDHS12, U1TXDHS13, U1TXDHS14, U1TXDHS15, 
    U1TXDHS16, U1TXDHS17, U1TXDHS18, U1TXDHS19, U1TXDHS20, U1TXDHS21, 
    U1TXDHS22, U1TXDHS23, U1TXDHS24, U1TXDHS25, U1TXDHS26, U1TXDHS27, 
    U1TXDHS28, U1TXDHS29, U1TXDHS30, U1TXDHS31, U1TXLPD, U1TXREQ, U1TXREQH, 
    U1TXSK, U1TXTGE0, U1TXTGE1, U1TXTGE2, U1TXTGE3, U1TXUPSE, U1TXUPSX, 
    U1TXVDE, U1TXWVHS0, U1TXWVHS1, U1TXWVHS2, U1TXWVHS3, U2END2, U2FRXMD, 
    U2FTXST, U2TDIS, U2TREQ, U2TDE0D0, U2TDE1D1, U2TDE2D2, U2TDE3D3, U2TDE4CK, 
    U2TDE5D0, U2TDE6D1, U2TDE7D2, U2TXDHS0, U2TXDHS1, U2TXDHS2, U2TXDHS3, 
    U2TXDHS4, U2TXDHS5, U2TXDHS6, U2TXDHS7, U2TXDHS8, U2TXDHS9, U2TXDHS10, 
    U2TXDHS11, U2TXDHS12, U2TXDHS13, U2TXDHS14, U2TXDHS15, U2TXDHS16, 
    U2TXDHS17, U2TXDHS18, U2TXDHS19, U2TXDHS20, U2TXDHS21, U2TXDHS22, 
    U2TXDHS23, U2TXDHS24, U2TXDHS25, U2TXDHS26, U2TXDHS27, U2TXDHS28, 
    U2TXDHS29, U2TXDHS30, U2TXDHS31, U2TPDTE, U2TXREQ, U2TXREQH, U2TXSKC, 
    U2TXTGE0, U2TXTGE1, U2TXTGE2, U2TXTGE3, U2TXUPSE, U2TXUPSX, U2TXVDE, 
    U2TXWVHS0, U2TXWVHS1, U2TXWVHS2, U2TXWVHS3, U3END3, U3FRXMD, U3FTXST, 
    U3TDISD2, U3TREQD2, U3TDE0D3, U3TDE1D0, U3TDE2D1, U3TDE3D2, U3TDE4D3, 
    U3TDE5CK, U3TDE6, U3TDE7, U3TXDHS0, U3TXDHS1, U3TXDHS2, U3TXDHS3, U3TXDHS4, 
    U3TXDHS5, U3TXDHS6, U3TXDHS7, U3TXDHS8, U3TXDHS9, U3TXDHS10, U3TXDHS11, 
    U3TXDHS12, U3TXDHS13, U3TXDHS14, U3TXDHS15, U3TXDHS16, U3TXDHS17, 
    U3TXDHS18, U3TXDHS19, U3TXDHS20, U3TXDHS21, U3TXDHS22, U3TXDHS23, 
    U3TXDHS24, U3TXDHS25, U3TXDHS26, U3TXDHS27, U3TXDHS28, U3TXDHS29, 
    U3TXDHS30, U3TXDHS31, U3TXLPDT, U3TXREQ, U3TXREQH, U3TXSKC, U3TXTGE0, 
    U3TXTGE1, U3TXTGE2, U3TXTGE3, U3TXULPS, U3TXUPSX, U3TXVD3, U3TXWVHS0, 
    U3TXWVHS1, U3TXWVHS2, U3TXWVHS3, UCENCK, UCTXREQH, UCTXUPSC, UCTXUPSX, 
    SCANCLK, SCANRST, LMMICLK, LMMIOFFSET0, LMMIOFFSET1, LMMIOFFSET2, 
    LMMIOFFSET3, LMMIOFFSET4, LMMIREQUEST, LMMIRESETN, LMMIWDATA0, LMMIWDATA1, 
    LMMIWDATA2, LMMIWDATA3, LMMIWRRDN, LTSTEN, LTSTLANE0, LTSTLANE1, UTRNREQ, 
    OPCGLDCK, inout CKN, CKP, DN0, DN1, DN2, DN3, DP0, DP1, DP2, DP3 );
  wire   UDE0D0TN_dly, UTXCKE_dly, UDE1D1TN_dly, UDE2D2TN_dly, UDE3D3TN_dly, 
         UDE4CKTN_dly, UDE5D0RN_dly, UDE6D1RN_dly, UDE7D2RN_dly, UTXENER_dly, 
         UTXRD0EN_dly, UTXTGE0_dly, UTXTGE1_dly, UTXTGE2_dly, UTXTGE3_dly, 
         UTXULPSE_dly, UTXVDE_dly, U1TDE0D3_dly, U1TDE1CK_dly, U1TDE2D0_dly, 
         U1TDE3D1_dly, U1TDE4D2_dly, U1TDE5D3_dly, U1TDE6_dly, U1TDE7_dly, 
         U1TXLPD_dly, U1TXTGE0_dly, U1TXTGE1_dly, U1TXTGE2_dly, U1TXTGE3_dly, 
         U1TXUPSE_dly, U1TXVDE_dly, U2TDE0D0_dly, U2TDE1D1_dly, U2TDE2D2_dly, 
         U2TDE3D3_dly, U2TDE4CK_dly, U2TDE5D0_dly, U2TDE6D1_dly, U2TDE7D2_dly, 
         U2TPDTE_dly, U2TXTGE0_dly, U2TXTGE1_dly, U2TXTGE2_dly, U2TXTGE3_dly, 
         U2TXUPSE_dly, U2TXVDE_dly, U3TDE0D3_dly, U3TDE1D0_dly, U3TDE2D1_dly, 
         U3TDE3D2_dly, U3TDE4D3_dly, U3TDE5CK_dly, U3TDE6_dly, U3TDE7_dly, 
         U3TXLPDT_dly, U3TXTGE0_dly, U3TXTGE1_dly, U3TXTGE2_dly, U3TXTGE3_dly, 
         U3TXULPS_dly, U3TXVD3_dly, LMMIOFFSET0_dly, LMMICLK_dly, 
         LMMIOFFSET1_dly, LMMIOFFSET2_dly, LMMIOFFSET3_dly, LMMIOFFSET4_dly, 
         LMMIREQUEST_dly, LMMIWDATA0_dly, LMMIWDATA1_dly, LMMIWDATA2_dly, 
         LMMIWDATA3_dly, LMMIWRRDN_dly;

  DPHY_CORE_B 
    \MIPI_DPHY_1_inst/lscc_mipi_dphy_inst/RECEIVER.lscc_mipi_wrapper_rx/HARD_IP.CIL.u_dphy_cil.DPHY_inst 
    ( .BITCKEXT(BITCKEXT), .CKN(CKN), .CKP(CKP), .CLKREF(CLKREF), .D0ACTIVE1(), 
    .D0ACTIVE0(), .D0BYTCNT9(), .D0BYTCNT8(), .D0BYTCNT7(), .D0BYTCNT6(), 
    .D0BYTCNT5(), .D0BYTCNT4(), .D0BYTCNT3(), .D0BYTCNT2(), .D0BYTCNT1(), 
    .D0BYTCNT0(), .D0ERRCNT9(), .D0ERRCNT8(), .D0ERRCNT7(), .D0ERRCNT6(), 
    .D0ERRCNT5(), .D0ERRCNT4(), .D0ERRCNT3(), .D0ERRCNT2(), .D0ERRCNT1(), 
    .D0ERRCNT0(), .D0PASS1(), .D0PASS0(), .D0VALID1(), .D0VALID0(), 
    .D1ACTIVE1(), .D1ACTIVE0(), .D1BYTCNT9(), .D1BYTCNT8(), .D1BYTCNT7(), 
    .D1BYTCNT6(), .D1BYTCNT5(), .D1BYTCNT4(), .D1BYTCNT3(), .D1BYTCNT2(), 
    .D1BYTCNT1(), .D1BYTCNT0(), .D1ERRCNT9(), .D1ERRCNT8(), .D1ERRCNT7(), 
    .D1ERRCNT6(), .D1ERRCNT5(), .D1ERRCNT4(), .D1ERRCNT3(), .D1ERRCNT2(), 
    .D1ERRCNT1(), .D1ERRCNT0(), .D1PASS1(), .D1PASS0(), .D1VALID1(), 
    .D1VALID0(), .D2ACTIVE1(), .D2ACTIVE0(), .D2BYTCNT9(), .D2BYTCNT8(), 
    .D2BYTCNT7(), .D2BYTCNT6(), .D2BYTCNT5(), .D2BYTCNT4(), .D2BYTCNT3(), 
    .D2BYTCNT2(), .D2BYTCNT1(), .D2BYTCNT0(), .D2ERRCNT9(), .D2ERRCNT8(), 
    .D2ERRCNT7(), .D2ERRCNT6(), .D2ERRCNT5(), .D2ERRCNT4(), .D2ERRCNT3(), 
    .D2ERRCNT2(), .D2ERRCNT1(), .D2ERRCNT0(), .D2PASS1(), .D2PASS0(), 
    .D2VALID1(), .D2VALID0(), .D3ACTIVE1(), .D3ACTIVE0(), .D3BYTCNT9(), 
    .D3BYTCNT8(), .D3BYTCNT7(), .D3BYTCNT6(), .D3BYTCNT5(), .D3BYTCNT4(), 
    .D3BYTCNT3(), .D3BYTCNT2(), .D3BYTCNT1(), .D3BYTCNT0(), .D3ERRCNT9(), 
    .D3ERRCNT8(), .D3ERRCNT7(), .D3ERRCNT6(), .D3ERRCNT5(), .D3ERRCNT4(), 
    .D3ERRCNT3(), .D3ERRCNT2(), .D3ERRCNT1(), .D3ERRCNT0(), .D3PASS1(), 
    .D3PASS0(), .D3VALID1(), .D3VALID0(), .DCTSTOUT9(), .DCTSTOUT8(), 
    .DCTSTOUT7(), .DCTSTOUT6(), .DCTSTOUT5(), .DCTSTOUT4(), .DCTSTOUT3(), 
    .DCTSTOUT2(), .DCTSTOUT1(), .DCTSTOUT0(), .DN0(DN0), .DN1(DN1), .DN2(DN2), 
    .DN3(DN3), .DP0(DP0), .DP1(DP1), .DP2(DP2), .DP3(DP3), .LOCK(), 
    .PDDPHY(PDDPHY), .PDPLL(PDPLL), .SCCLKIN(SCCLKIN), .SCRSTNIN(SCRSTNIN), 
    .UDIR(), .UED0THEN(UED0THEN), .UERCLP0(), .UERCLP1(), .UERCTRL(), .UERE(), 
    .UERSTHS(), .UERSSHS(), .UERSE(), .UFRXMODE(UFRXMODE), .UTXMDTX(UTXMDTX), 
    .URXACTHS(), .URXCKE(), .URXCKINE(URXCKINE), .URXDE7(), .URXDE6(), 
    .URXDE5(), .URXDE4(), .URXDE3(), .URXDE2(), .URXDE1(), .URXDE0(), 
    .URXDHS15(), .URXDHS14(), .URXDHS13(), .URXDHS12(), .URXDHS11(), 
    .URXDHS10(), .URXDHS9(), .URXDHS8(), .URXDHS7(), .URXDHS6(), .URXDHS5(), 
    .URXDHS4(), .URXDHS3(), .URXDHS2(), .URXDHS1(), .URXDHS0(), .URXLPDTE(), 
    .URXSKCHS(), .URXDRX(), .URXSHS3(), .URXSHS2(), .URXSHS1(), .URXSHS0(), 
    .URE0D3DP(), .URE1D3DN(), .URE2CKDP(), .URE3CKDN(), .URXULPSE(), .URXVDE(), 
    .URXVDHS3(), .URXVDHS2(), .URXVDHS1(), .URXVDHS0(), .USSTT(), 
    .UTDIS(UTDIS), .UTXCKE(UTXCKE_dly), .UDE0D0TN(UDE0D0TN_dly), 
    .UDE1D1TN(UDE1D1TN_dly), .UDE2D2TN(UDE2D2TN_dly), .UDE3D3TN(UDE3D3TN_dly), 
    .UDE4CKTN(UDE4CKTN_dly), .UDE5D0RN(UDE5D0RN_dly), .UDE6D1RN(UDE6D1RN_dly), 
    .UDE7D2RN(UDE7D2RN_dly), .UTXDHS31(UTXDHS31), .UTXDHS30(UTXDHS30), 
    .UTXDHS29(UTXDHS29), .UTXDHS28(UTXDHS28), .UTXDHS27(UTXDHS27), 
    .UTXDHS26(UTXDHS26), .UTXDHS25(UTXDHS25), .UTXDHS24(UTXDHS24), 
    .UTXDHS23(UTXDHS23), .UTXDHS22(UTXDHS22), .UTXDHS21(UTXDHS21), 
    .UTXDHS20(UTXDHS20), .UTXDHS19(UTXDHS19), .UTXDHS18(UTXDHS18), 
    .UTXDHS17(UTXDHS17), .UTXDHS16(UTXDHS16), .UTXDHS15(UTXDHS15), 
    .UTXDHS14(UTXDHS14), .UTXDHS13(UTXDHS13), .UTXDHS12(UTXDHS12), 
    .UTXDHS11(UTXDHS11), .UTXDHS10(UTXDHS10), .UTXDHS9(UTXDHS9), 
    .UTXDHS8(UTXDHS8), .UTXDHS7(UTXDHS7), .UTXDHS6(UTXDHS6), .UTXDHS5(UTXDHS5), 
    .UTXDHS4(UTXDHS4), .UTXDHS3(UTXDHS3), .UTXDHS2(UTXDHS2), .UTXDHS1(UTXDHS1), 
    .UTXDHS0(UTXDHS0), .UTXENER(UTXENER_dly), .UTXRRS(), .UTXRYP(), .UTXRYSK(), 
    .UTXRD0EN(UTXRD0EN_dly), .UTRD0SEN(UTRD0SEN), .UTXSKD0N(UTXSKD0N), 
    .UTXTGE0(UTXTGE0_dly), .UTXTGE1(UTXTGE1_dly), .UTXTGE2(UTXTGE2_dly), 
    .UTXTGE3(UTXTGE3_dly), .UTXULPSE(UTXULPSE_dly), .UTXUPSEX(UTXUPSEX), 
    .UTXVDE(UTXVDE_dly), .UTXWVDHS3(UTXWVDHS3), .UTXWVDHS2(UTXWVDHS2), 
    .UTXWVDHS1(UTXWVDHS1), .UTXWVDHS0(UTXWVDHS0), .UUSAN(), .U1DIR(), 
    .U1ENTHEN(U1ENTHEN), .U1ERCLP0(), .U1ERCLP1(), .U1ERCTRL(), .U1ERE(), 
    .U1ERSTHS(), .U1ERSSHS(), .U1ERSE(), .U1FRXMD(U1FRXMD), .U1FTXST(U1FTXST), 
    .U1RXATHS(), .U1RXCKE(), .U1RXDE7(), .U1RXDE6(), .U1RXDE5(), .U1RXDE4(), 
    .U1RXDE3(), .U1RXDE2(), .U1RXDE1(), .U1RXDE0(), .U1RXDHS15(), .U1RXDHS14(), 
    .U1RXDHS13(), .U1RXDHS12(), .U1RXDHS11(), .U1RXDHS10(), .U1RXDHS9(), 
    .U1RXDHS8(), .U1RXDHS7(), .U1RXDHS6(), .U1RXDHS5(), .U1RXDHS4(), 
    .U1RXDHS3(), .U1RXDHS2(), .U1RXDHS1(), .U1RXDHS0(), .U1RXDTE(), .U1RXSKS(), 
    .U1RXSK(), .U1RXSHS3(), .U1RXSHS2(), .U1RXSHS1(), .U1RXSHS0(), .U1RE0D(), 
    .U1RE1CN(), .U1RE2D(), .U1RE3N(), .U1RXUPSE(), .U1RXVDE(), .U1RXVDHS3(), 
    .U1RXVDHS2(), .U1RXVDHS1(), .U1RXVDHS0(), .U1SSTT(), .U1TDIS(U1TDIS), 
    .U1TREQ(U1TREQ), .U1TDE0D3(U1TDE0D3_dly), .U1TDE1CK(U1TDE1CK_dly), 
    .U1TDE2D0(U1TDE2D0_dly), .U1TDE3D1(U1TDE3D1_dly), .U1TDE4D2(U1TDE4D2_dly), 
    .U1TDE5D3(U1TDE5D3_dly), .U1TDE6(U1TDE6_dly), .U1TDE7(U1TDE7_dly), 
    .U1TXDHS31(U1TXDHS31), .U1TXDHS30(U1TXDHS30), .U1TXDHS29(U1TXDHS29), 
    .U1TXDHS28(U1TXDHS28), .U1TXDHS27(U1TXDHS27), .U1TXDHS26(U1TXDHS26), 
    .U1TXDHS25(U1TXDHS25), .U1TXDHS24(U1TXDHS24), .U1TXDHS23(U1TXDHS23), 
    .U1TXDHS22(U1TXDHS22), .U1TXDHS21(U1TXDHS21), .U1TXDHS20(U1TXDHS20), 
    .U1TXDHS19(U1TXDHS19), .U1TXDHS18(U1TXDHS18), .U1TXDHS17(U1TXDHS17), 
    .U1TXDHS16(U1TXDHS16), .U1TXDHS15(U1TXDHS15), .U1TXDHS14(U1TXDHS14), 
    .U1TXDHS13(U1TXDHS13), .U1TXDHS12(U1TXDHS12), .U1TXDHS11(U1TXDHS11), 
    .U1TXDHS10(U1TXDHS10), .U1TXDHS9(U1TXDHS9), .U1TXDHS8(U1TXDHS8), 
    .U1TXDHS7(U1TXDHS7), .U1TXDHS6(U1TXDHS6), .U1TXDHS5(U1TXDHS5), 
    .U1TXDHS4(U1TXDHS4), .U1TXDHS3(U1TXDHS3), .U1TXDHS2(U1TXDHS2), 
    .U1TXDHS1(U1TXDHS1), .U1TXDHS0(U1TXDHS0), .U1TXLPD(U1TXLPD_dly), 
    .U1TXRYE(), .U1TXRY(), .U1TXRYSK(), .U1TXREQ(U1TXREQ), .U1TXREQH(U1TXREQH), 
    .U1TXSK(U1TXSK), .U1TXTGE0(U1TXTGE0_dly), .U1TXTGE1(U1TXTGE1_dly), 
    .U1TXTGE2(U1TXTGE2_dly), .U1TXTGE3(U1TXTGE3_dly), .U1TXUPSE(U1TXUPSE_dly), 
    .U1TXUPSX(U1TXUPSX), .U1TXVDE(U1TXVDE_dly), .U1TXWVHS3(U1TXWVHS3), 
    .U1TXWVHS2(U1TXWVHS2), .U1TXWVHS1(U1TXWVHS1), .U1TXWVHS0(U1TXWVHS0), 
    .U1USAN(), .U2DIR(), .U2END2(U2END2), .U2ERCLP0(), .U2ERCLP1(), 
    .U2ERCTRL(), .U2ERE(), .U2ERSTHS(), .U2ERSSHS(), .U2ERSE(), 
    .U2FRXMD(U2FRXMD), .U2FTXST(U2FTXST), .U2RXACHS(), .U2RXCKE(), .U2RXDE7(), 
    .U2RXDE6(), .U2RXDE5(), .U2RXDE4(), .U2RXDE3(), .U2RXDE2(), .U2RXDE1(), 
    .U2RXDE0(), .U2RXDHS15(), .U2RXDHS14(), .U2RXDHS13(), .U2RXDHS12(), 
    .U2RXDHS11(), .U2RXDHS10(), .U2RXDHS9(), .U2RXDHS8(), .U2RXDHS7(), 
    .U2RXDHS6(), .U2RXDHS5(), .U2RXDHS4(), .U2RXDHS3(), .U2RXDHS2(), 
    .U2RXDHS1(), .U2RXDHS0(), .U2RPDTE(), .U2RXSK(), .U2RXSKC(), .U2RXSHS3(), 
    .U2RXSHS2(), .U2RXSHS1(), .U2RXSHS0(), .U2RE0D2(), .U2RE1D2(), .U2RE2D3(), 
    .U2RE3D3(), .U2RXUPSE(), .U2RXVDE(), .U2RXVDHS3(), .U2RXVDHS2(), 
    .U2RXVDHS1(), .U2RXVDHS0(), .U2SSTT(), .U2TDIS(U2TDIS), .U2TREQ(U2TREQ), 
    .U2TDE0D0(U2TDE0D0_dly), .U2TDE1D1(U2TDE1D1_dly), .U2TDE2D2(U2TDE2D2_dly), 
    .U2TDE3D3(U2TDE3D3_dly), .U2TDE4CK(U2TDE4CK_dly), .U2TDE5D0(U2TDE5D0_dly), 
    .U2TDE6D1(U2TDE6D1_dly), .U2TDE7D2(U2TDE7D2_dly), .U2TXDHS31(U2TXDHS31), 
    .U2TXDHS30(U2TXDHS30), .U2TXDHS29(U2TXDHS29), .U2TXDHS28(U2TXDHS28), 
    .U2TXDHS27(U2TXDHS27), .U2TXDHS26(U2TXDHS26), .U2TXDHS25(U2TXDHS25), 
    .U2TXDHS24(U2TXDHS24), .U2TXDHS23(U2TXDHS23), .U2TXDHS22(U2TXDHS22), 
    .U2TXDHS21(U2TXDHS21), .U2TXDHS20(U2TXDHS20), .U2TXDHS19(U2TXDHS19), 
    .U2TXDHS18(U2TXDHS18), .U2TXDHS17(U2TXDHS17), .U2TXDHS16(U2TXDHS16), 
    .U2TXDHS15(U2TXDHS15), .U2TXDHS14(U2TXDHS14), .U2TXDHS13(U2TXDHS13), 
    .U2TXDHS12(U2TXDHS12), .U2TXDHS11(U2TXDHS11), .U2TXDHS10(U2TXDHS10), 
    .U2TXDHS9(U2TXDHS9), .U2TXDHS8(U2TXDHS8), .U2TXDHS7(U2TXDHS7), 
    .U2TXDHS6(U2TXDHS6), .U2TXDHS5(U2TXDHS5), .U2TXDHS4(U2TXDHS4), 
    .U2TXDHS3(U2TXDHS3), .U2TXDHS2(U2TXDHS2), .U2TXDHS1(U2TXDHS1), 
    .U2TXDHS0(U2TXDHS0), .U2TPDTE(U2TPDTE_dly), .U2TXRYE(), .U2TXRYH(), 
    .U2TXRYSK(), .U2TXREQ(U2TXREQ), .U2TXREQH(U2TXREQH), .U2TXSKC(U2TXSKC), 
    .U2TXTGE0(U2TXTGE0_dly), .U2TXTGE1(U2TXTGE1_dly), .U2TXTGE2(U2TXTGE2_dly), 
    .U2TXTGE3(U2TXTGE3_dly), .U2TXUPSE(U2TXUPSE_dly), .U2TXUPSX(U2TXUPSX), 
    .U2TXVDE(U2TXVDE_dly), .U2TXWVHS3(U2TXWVHS3), .U2TXWVHS2(U2TXWVHS2), 
    .U2TXWVHS1(U2TXWVHS1), .U2TXWVHS0(U2TXWVHS0), .U2USAN(), .U3DIR(), 
    .U3END3(U3END3), .U3ERCLP0(), .U3ERCLP1(), .U3ERCTRL(), .U3ERE(), 
    .U3ERSTHS(), .U3ERSSHS(), .U3ERSE(), .U3FRXMD(U3FRXMD), .U3FTXST(U3FTXST), 
    .U3RXATHS(), .U3RXCKE(), .U3RXDE7(), .U3RXDE6(), .U3RXDE5(), .U3RXDE4(), 
    .U3RXDE3(), .U3RXDE2(), .U3RXDE1(), .U3RXDE0(), .U3RXDHS15(), .U3RXDHS14(), 
    .U3RXDHS13(), .U3RXDHS12(), .U3RXDHS11(), .U3RXDHS10(), .U3RXDHS9(), 
    .U3RXDHS8(), .U3RXDHS7(), .U3RXDHS6(), .U3RXDHS5(), .U3RXDHS4(), 
    .U3RXDHS3(), .U3RXDHS2(), .U3RXDHS1(), .U3RXDHS0(), .U3RPDTE(), .U3RXSK(), 
    .U3RXSKC(), .U3RXSHS3(), .U3RXSHS2(), .U3RXSHS1(), .U3RXSHS0(), .U3RE0CK(), 
    .U3RE1CK(), .U3RE2(), .U3RE3(), .U3RXUPSE(), .U3RXVDE(), .U3RXVDHS3(), 
    .U3RXVDHS2(), .U3RXVDHS1(), .U3RXVDHS0(), .U3SSTT(), .U3TDISD2(U3TDISD2), 
    .U3TREQD2(U3TREQD2), .U3TDE0D3(U3TDE0D3_dly), .U3TDE1D0(U3TDE1D0_dly), 
    .U3TDE2D1(U3TDE2D1_dly), .U3TDE3D2(U3TDE3D2_dly), .U3TDE4D3(U3TDE4D3_dly), 
    .U3TDE5CK(U3TDE5CK_dly), .U3TDE6(U3TDE6_dly), .U3TDE7(U3TDE7_dly), 
    .U3TXDHS31(U3TXDHS31), .U3TXDHS30(U3TXDHS30), .U3TXDHS29(U3TXDHS29), 
    .U3TXDHS28(U3TXDHS28), .U3TXDHS27(U3TXDHS27), .U3TXDHS26(U3TXDHS26), 
    .U3TXDHS25(U3TXDHS25), .U3TXDHS24(U3TXDHS24), .U3TXDHS23(U3TXDHS23), 
    .U3TXDHS22(U3TXDHS22), .U3TXDHS21(U3TXDHS21), .U3TXDHS20(U3TXDHS20), 
    .U3TXDHS19(U3TXDHS19), .U3TXDHS18(U3TXDHS18), .U3TXDHS17(U3TXDHS17), 
    .U3TXDHS16(U3TXDHS16), .U3TXDHS15(U3TXDHS15), .U3TXDHS14(U3TXDHS14), 
    .U3TXDHS13(U3TXDHS13), .U3TXDHS12(U3TXDHS12), .U3TXDHS11(U3TXDHS11), 
    .U3TXDHS10(U3TXDHS10), .U3TXDHS9(U3TXDHS9), .U3TXDHS8(U3TXDHS8), 
    .U3TXDHS7(U3TXDHS7), .U3TXDHS6(U3TXDHS6), .U3TXDHS5(U3TXDHS5), 
    .U3TXDHS4(U3TXDHS4), .U3TXDHS3(U3TXDHS3), .U3TXDHS2(U3TXDHS2), 
    .U3TXDHS1(U3TXDHS1), .U3TXDHS0(U3TXDHS0), .U3TXLPDT(U3TXLPDT_dly), 
    .U3TXRY(), .U3TXRYHS(), .U3TXRYSK(), .U3TXREQ(U3TXREQ), 
    .U3TXREQH(U3TXREQH), .U3TXSKC(U3TXSKC), .U3TXTGE0(U3TXTGE0_dly), 
    .U3TXTGE1(U3TXTGE1_dly), .U3TXTGE2(U3TXTGE2_dly), .U3TXTGE3(U3TXTGE3_dly), 
    .U3TXULPS(U3TXULPS_dly), .U3TXUPSX(U3TXUPSX), .U3TXVD3(U3TXVD3_dly), 
    .U3TXWVHS3(U3TXWVHS3), .U3TXWVHS2(U3TXWVHS2), .U3TXWVHS1(U3TXWVHS1), 
    .U3TXWVHS0(U3TXWVHS0), .U3USAN(), .UCENCK(UCENCK), .UCRXCKAT(), 
    .UCRXUCKN(), .UCSSTT(), .UCTXREQH(UCTXREQH), .UCTXUPSC(UCTXUPSC), 
    .UCTXUPSX(UCTXUPSX), .UCUSAN(), .SCANCLK(SCANCLK), .SCANRST(SCANRST), 
    .LMMICLK(LMMICLK_dly), .LMMIOFFSET4(LMMIOFFSET4_dly), 
    .LMMIOFFSET3(LMMIOFFSET3_dly), .LMMIOFFSET2(LMMIOFFSET2_dly), 
    .LMMIOFFSET1(LMMIOFFSET1_dly), .LMMIOFFSET0(LMMIOFFSET0_dly), 
    .LMMIRDATA3(), .LMMIRDATA2(), .LMMIRDATA1(), .LMMIRDATA0(), 
    .LMMIRDATAVALID(), .LMMIREADY(), .LMMIREQUEST(LMMIREQUEST_dly), 
    .LMMIRESETN(LMMIRESETN), .LMMIWDATA3(LMMIWDATA3_dly), 
    .LMMIWDATA2(LMMIWDATA2_dly), .LMMIWDATA1(LMMIWDATA1_dly), 
    .LMMIWDATA0(LMMIWDATA0_dly), .LMMIWRRDN(LMMIWRRDN_dly), .LTSTEN(LTSTEN), 
    .LTSTLANE1(LTSTLANE1), .LTSTLANE0(LTSTLANE0), .URWDCKHS(), 
    .UTRNREQ(UTRNREQ), .UTWDCKHS(), .UCRXWCHS(), .OPCGLDCK(OPCGLDCK), 
    .CLKLBACT());

  specify
    $setuphold 
      (posedge LMMICLK, LMMIOFFSET0, 0:0:0, 0:0:0,,,, LMMICLK_dly, LMMIOFFSET0_dly);
    $setuphold 
      (posedge LMMICLK, LMMIOFFSET1, 0:0:0, 0:0:0,,,, LMMICLK_dly, LMMIOFFSET1_dly);
    $setuphold 
      (posedge LMMICLK, LMMIOFFSET2, 0:0:0, 0:0:0,,,, LMMICLK_dly, LMMIOFFSET2_dly);
    $setuphold 
      (posedge LMMICLK, LMMIOFFSET3, 0:0:0, 0:0:0,,,, LMMICLK_dly, LMMIOFFSET3_dly);
    $setuphold 
      (posedge LMMICLK, LMMIOFFSET4, 0:0:0, 0:0:0,,,, LMMICLK_dly, LMMIOFFSET4_dly);
    $setuphold 
      (posedge LMMICLK, LMMIREQUEST, 0:0:0, 0:0:0,,,, LMMICLK_dly, LMMIREQUEST_dly);
    $setuphold 
      (posedge LMMICLK, LMMIWDATA0, 0:0:0, 0:0:0,,,, LMMICLK_dly, LMMIWDATA0_dly);
    $setuphold 
      (posedge LMMICLK, LMMIWDATA1, 0:0:0, 0:0:0,,,, LMMICLK_dly, LMMIWDATA1_dly);
    $setuphold 
      (posedge LMMICLK, LMMIWDATA2, 0:0:0, 0:0:0,,,, LMMICLK_dly, LMMIWDATA2_dly);
    $setuphold 
      (posedge LMMICLK, LMMIWDATA3, 0:0:0, 0:0:0,,,, LMMICLK_dly, LMMIWDATA3_dly);
    $setuphold 
      (posedge LMMICLK, LMMIWRRDN, 0:0:0, 0:0:0,,,, LMMICLK_dly, LMMIWRRDN_dly);
    $width (posedge UTXCKE, 0:0:0);
    $width (negedge UTXCKE, 0:0:0);
    $width (posedge LMMICLK, 0:0:0);
    $width (negedge LMMICLK, 0:0:0);
    $width (posedge CKN, 0:0:0);
    $width (negedge CKN, 0:0:0);
    $width (posedge CKP, 0:0:0);
    $width (negedge CKP, 0:0:0);
    $setuphold 
      (negedge UTXCKE, UDE0D0TN, 0:0:0, 0:0:0,,,, UTXCKE_dly, UDE0D0TN_dly);
    $setuphold 
      (negedge UTXCKE, UDE1D1TN, 0:0:0, 0:0:0,,,, UTXCKE_dly, UDE1D1TN_dly);
    $setuphold 
      (negedge UTXCKE, UDE2D2TN, 0:0:0, 0:0:0,,,, UTXCKE_dly, UDE2D2TN_dly);
    $setuphold 
      (negedge UTXCKE, UDE3D3TN, 0:0:0, 0:0:0,,,, UTXCKE_dly, UDE3D3TN_dly);
    $setuphold 
      (negedge UTXCKE, UDE4CKTN, 0:0:0, 0:0:0,,,, UTXCKE_dly, UDE4CKTN_dly);
    $setuphold 
      (negedge UTXCKE, UDE5D0RN, 0:0:0, 0:0:0,,,, UTXCKE_dly, UDE5D0RN_dly);
    $setuphold 
      (negedge UTXCKE, UDE6D1RN, 0:0:0, 0:0:0,,,, UTXCKE_dly, UDE6D1RN_dly);
    $setuphold 
      (negedge UTXCKE, UDE7D2RN, 0:0:0, 0:0:0,,,, UTXCKE_dly, UDE7D2RN_dly);
    $setuphold 
      (negedge UTXCKE, UTXENER, 0:0:0, 0:0:0,,,, UTXCKE_dly, UTXENER_dly);
    $setuphold 
      (negedge UTXCKE, UTXRD0EN, 0:0:0, 0:0:0,,,, UTXCKE_dly, UTXRD0EN_dly);
    $setuphold 
      (negedge UTXCKE, UTXTGE0, 0:0:0, 0:0:0,,,, UTXCKE_dly, UTXTGE0_dly);
    $setuphold 
      (negedge UTXCKE, UTXTGE1, 0:0:0, 0:0:0,,,, UTXCKE_dly, UTXTGE1_dly);
    $setuphold 
      (negedge UTXCKE, UTXTGE2, 0:0:0, 0:0:0,,,, UTXCKE_dly, UTXTGE2_dly);
    $setuphold 
      (negedge UTXCKE, UTXTGE3, 0:0:0, 0:0:0,,,, UTXCKE_dly, UTXTGE3_dly);
    $setuphold 
      (negedge UTXCKE, UTXULPSE, 0:0:0, 0:0:0,,,, UTXCKE_dly, UTXULPSE_dly);
    $setuphold 
      (negedge UTXCKE, UTXVDE, 0:0:0, 0:0:0,,,, UTXCKE_dly, UTXVDE_dly);
    $setuphold 
      (negedge UTXCKE, U1TDE0D3, 0:0:0, 0:0:0,,,, UTXCKE_dly, U1TDE0D3_dly);
    $setuphold 
      (negedge UTXCKE, U1TDE1CK, 0:0:0, 0:0:0,,,, UTXCKE_dly, U1TDE1CK_dly);
    $setuphold 
      (negedge UTXCKE, U1TDE2D0, 0:0:0, 0:0:0,,,, UTXCKE_dly, U1TDE2D0_dly);
    $setuphold 
      (negedge UTXCKE, U1TDE3D1, 0:0:0, 0:0:0,,,, UTXCKE_dly, U1TDE3D1_dly);
    $setuphold 
      (negedge UTXCKE, U1TDE4D2, 0:0:0, 0:0:0,,,, UTXCKE_dly, U1TDE4D2_dly);
    $setuphold 
      (negedge UTXCKE, U1TDE5D3, 0:0:0, 0:0:0,,,, UTXCKE_dly, U1TDE5D3_dly);
    $setuphold 
      (negedge UTXCKE, U1TDE6, 0:0:0, 0:0:0,,,, UTXCKE_dly, U1TDE6_dly);
    $setuphold 
      (negedge UTXCKE, U1TDE7, 0:0:0, 0:0:0,,,, UTXCKE_dly, U1TDE7_dly);
    $setuphold 
      (negedge UTXCKE, U1TXLPD, 0:0:0, 0:0:0,,,, UTXCKE_dly, U1TXLPD_dly);
    $setuphold 
      (negedge UTXCKE, U1TXTGE0, 0:0:0, 0:0:0,,,, UTXCKE_dly, U1TXTGE0_dly);
    $setuphold 
      (negedge UTXCKE, U1TXTGE1, 0:0:0, 0:0:0,,,, UTXCKE_dly, U1TXTGE1_dly);
    $setuphold 
      (negedge UTXCKE, U1TXTGE2, 0:0:0, 0:0:0,,,, UTXCKE_dly, U1TXTGE2_dly);
    $setuphold 
      (negedge UTXCKE, U1TXTGE3, 0:0:0, 0:0:0,,,, UTXCKE_dly, U1TXTGE3_dly);
    $setuphold 
      (negedge UTXCKE, U1TXUPSE, 0:0:0, 0:0:0,,,, UTXCKE_dly, U1TXUPSE_dly);
    $setuphold 
      (negedge UTXCKE, U1TXVDE, 0:0:0, 0:0:0,,,, UTXCKE_dly, U1TXVDE_dly);
    $setuphold 
      (negedge UTXCKE, U2TDE0D0, 0:0:0, 0:0:0,,,, UTXCKE_dly, U2TDE0D0_dly);
    $setuphold 
      (negedge UTXCKE, U2TDE1D1, 0:0:0, 0:0:0,,,, UTXCKE_dly, U2TDE1D1_dly);
    $setuphold 
      (negedge UTXCKE, U2TDE2D2, 0:0:0, 0:0:0,,,, UTXCKE_dly, U2TDE2D2_dly);
    $setuphold 
      (negedge UTXCKE, U2TDE3D3, 0:0:0, 0:0:0,,,, UTXCKE_dly, U2TDE3D3_dly);
    $setuphold 
      (negedge UTXCKE, negedge U2TDE4CK, 0:0:0, 0:0:0,,,, UTXCKE_dly, U2TDE4CK_dly);
    $setuphold 
      (negedge UTXCKE, U2TDE5D0, 0:0:0, 0:0:0,,,, UTXCKE_dly, U2TDE5D0_dly);
    $setuphold 
      (negedge UTXCKE, U2TDE6D1, 0:0:0, 0:0:0,,,, UTXCKE_dly, U2TDE6D1_dly);
    $setuphold 
      (negedge UTXCKE, U2TDE7D2, 0:0:0, 0:0:0,,,, UTXCKE_dly, U2TDE7D2_dly);
    $setuphold 
      (negedge UTXCKE, U2TPDTE, 0:0:0, 0:0:0,,,, UTXCKE_dly, U2TPDTE_dly);
    $setuphold 
      (negedge UTXCKE, U2TXTGE0, 0:0:0, 0:0:0,,,, UTXCKE_dly, U2TXTGE0_dly);
    $setuphold 
      (negedge UTXCKE, U2TXTGE1, 0:0:0, 0:0:0,,,, UTXCKE_dly, U2TXTGE1_dly);
    $setuphold 
      (negedge UTXCKE, U2TXTGE2, 0:0:0, 0:0:0,,,, UTXCKE_dly, U2TXTGE2_dly);
    $setuphold 
      (negedge UTXCKE, U2TXTGE3, 0:0:0, 0:0:0,,,, UTXCKE_dly, U2TXTGE3_dly);
    $setuphold 
      (negedge UTXCKE, U2TXUPSE, 0:0:0, 0:0:0,,,, UTXCKE_dly, U2TXUPSE_dly);
    $setuphold 
      (negedge UTXCKE, U2TXVDE, 0:0:0, 0:0:0,,,, UTXCKE_dly, U2TXVDE_dly);
    $setuphold 
      (negedge UTXCKE, U3TDE0D3, 0:0:0, 0:0:0,,,, UTXCKE_dly, U3TDE0D3_dly);
    $setuphold 
      (negedge UTXCKE, U3TDE1D0, 0:0:0, 0:0:0,,,, UTXCKE_dly, U3TDE1D0_dly);
    $setuphold 
      (negedge UTXCKE, U3TDE2D1, 0:0:0, 0:0:0,,,, UTXCKE_dly, U3TDE2D1_dly);
    $setuphold 
      (negedge UTXCKE, U3TDE3D2, 0:0:0, 0:0:0,,,, UTXCKE_dly, U3TDE3D2_dly);
    $setuphold 
      (negedge UTXCKE, U3TDE4D3, 0:0:0, 0:0:0,,,, UTXCKE_dly, U3TDE4D3_dly);
    $setuphold 
      (negedge UTXCKE, U3TDE5CK, 0:0:0, 0:0:0,,,, UTXCKE_dly, U3TDE5CK_dly);
    $setuphold 
      (negedge UTXCKE, U3TDE6, 0:0:0, 0:0:0,,,, UTXCKE_dly, U3TDE6_dly);
    $setuphold 
      (negedge UTXCKE, U3TDE7, 0:0:0, 0:0:0,,,, UTXCKE_dly, U3TDE7_dly);
    $setuphold 
      (negedge UTXCKE, U3TXLPDT, 0:0:0, 0:0:0,,,, UTXCKE_dly, U3TXLPDT_dly);
    $setuphold 
      (negedge UTXCKE, U3TXTGE0, 0:0:0, 0:0:0,,,, UTXCKE_dly, U3TXTGE0_dly);
    $setuphold 
      (negedge UTXCKE, U3TXTGE1, 0:0:0, 0:0:0,,,, UTXCKE_dly, U3TXTGE1_dly);
    $setuphold 
      (negedge UTXCKE, U3TXTGE2, 0:0:0, 0:0:0,,,, UTXCKE_dly, U3TXTGE2_dly);
    $setuphold 
      (negedge UTXCKE, U3TXTGE3, 0:0:0, 0:0:0,,,, UTXCKE_dly, U3TXTGE3_dly);
    $setuphold 
      (negedge UTXCKE, U3TXULPS, 0:0:0, 0:0:0,,,, UTXCKE_dly, U3TXULPS_dly);
    $setuphold 
      (negedge UTXCKE, U3TXVD3, 0:0:0, 0:0:0,,,, UTXCKE_dly, U3TXVD3_dly);
  endspecify

endmodule

module DPHY_CORE_B ( input BITCKEXT, inout CKN, CKP, input CLKREF, output 
    D0ACTIVE1, D0ACTIVE0, D0BYTCNT9, D0BYTCNT8, D0BYTCNT7, D0BYTCNT6, 
    D0BYTCNT5, D0BYTCNT4, D0BYTCNT3, D0BYTCNT2, D0BYTCNT1, D0BYTCNT0, 
    D0ERRCNT9, D0ERRCNT8, D0ERRCNT7, D0ERRCNT6, D0ERRCNT5, D0ERRCNT4, 
    D0ERRCNT3, D0ERRCNT2, D0ERRCNT1, D0ERRCNT0, D0PASS1, D0PASS0, D0VALID1, 
    D0VALID0, D1ACTIVE1, D1ACTIVE0, D1BYTCNT9, D1BYTCNT8, D1BYTCNT7, D1BYTCNT6, 
    D1BYTCNT5, D1BYTCNT4, D1BYTCNT3, D1BYTCNT2, D1BYTCNT1, D1BYTCNT0, 
    D1ERRCNT9, D1ERRCNT8, D1ERRCNT7, D1ERRCNT6, D1ERRCNT5, D1ERRCNT4, 
    D1ERRCNT3, D1ERRCNT2, D1ERRCNT1, D1ERRCNT0, D1PASS1, D1PASS0, D1VALID1, 
    D1VALID0, D2ACTIVE1, D2ACTIVE0, D2BYTCNT9, D2BYTCNT8, D2BYTCNT7, D2BYTCNT6, 
    D2BYTCNT5, D2BYTCNT4, D2BYTCNT3, D2BYTCNT2, D2BYTCNT1, D2BYTCNT0, 
    D2ERRCNT9, D2ERRCNT8, D2ERRCNT7, D2ERRCNT6, D2ERRCNT5, D2ERRCNT4, 
    D2ERRCNT3, D2ERRCNT2, D2ERRCNT1, D2ERRCNT0, D2PASS1, D2PASS0, D2VALID1, 
    D2VALID0, D3ACTIVE1, D3ACTIVE0, D3BYTCNT9, D3BYTCNT8, D3BYTCNT7, D3BYTCNT6, 
    D3BYTCNT5, D3BYTCNT4, D3BYTCNT3, D3BYTCNT2, D3BYTCNT1, D3BYTCNT0, 
    D3ERRCNT9, D3ERRCNT8, D3ERRCNT7, D3ERRCNT6, D3ERRCNT5, D3ERRCNT4, 
    D3ERRCNT3, D3ERRCNT2, D3ERRCNT1, D3ERRCNT0, D3PASS1, D3PASS0, D3VALID1, 
    D3VALID0, DCTSTOUT9, DCTSTOUT8, DCTSTOUT7, DCTSTOUT6, DCTSTOUT5, DCTSTOUT4, 
    DCTSTOUT3, DCTSTOUT2, DCTSTOUT1, DCTSTOUT0, inout DN0, DN1, DN2, DN3, DP0, 
    DP1, DP2, DP3, output LOCK, input PDDPHY, PDPLL, SCCLKIN, SCRSTNIN, 
    output UDIR, input UED0THEN, output UERCLP0, UERCLP1, UERCTRL, UERE, 
    UERSTHS, UERSSHS, UERSE, input UFRXMODE, UTXMDTX, output URXACTHS, URXCKE, 
    input URXCKINE, output URXDE7, URXDE6, URXDE5, URXDE4, URXDE3, URXDE2, 
    URXDE1, URXDE0, URXDHS15, URXDHS14, URXDHS13, URXDHS12, URXDHS11, URXDHS10, 
    URXDHS9, URXDHS8, URXDHS7, URXDHS6, URXDHS5, URXDHS4, URXDHS3, URXDHS2, 
    URXDHS1, URXDHS0, URXLPDTE, URXSKCHS, URXDRX, URXSHS3, URXSHS2, URXSHS1, 
    URXSHS0, URE0D3DP, URE1D3DN, URE2CKDP, URE3CKDN, URXULPSE, URXVDE, 
    URXVDHS3, URXVDHS2, URXVDHS1, URXVDHS0, USSTT, input UTDIS, UTXCKE, 
    UDE0D0TN, UDE1D1TN, UDE2D2TN, UDE3D3TN, UDE4CKTN, UDE5D0RN, UDE6D1RN, 
    UDE7D2RN, UTXDHS31, UTXDHS30, UTXDHS29, UTXDHS28, UTXDHS27, UTXDHS26, 
    UTXDHS25, UTXDHS24, UTXDHS23, UTXDHS22, UTXDHS21, UTXDHS20, UTXDHS19, 
    UTXDHS18, UTXDHS17, UTXDHS16, UTXDHS15, UTXDHS14, UTXDHS13, UTXDHS12, 
    UTXDHS11, UTXDHS10, UTXDHS9, UTXDHS8, UTXDHS7, UTXDHS6, UTXDHS5, UTXDHS4, 
    UTXDHS3, UTXDHS2, UTXDHS1, UTXDHS0, UTXENER, output UTXRRS, UTXRYP, 
    UTXRYSK, input UTXRD0EN, UTRD0SEN, UTXSKD0N, UTXTGE0, UTXTGE1, UTXTGE2, 
    UTXTGE3, UTXULPSE, UTXUPSEX, UTXVDE, UTXWVDHS3, UTXWVDHS2, UTXWVDHS1, 
    UTXWVDHS0, output UUSAN, U1DIR, input U1ENTHEN, output U1ERCLP0, U1ERCLP1, 
    U1ERCTRL, U1ERE, U1ERSTHS, U1ERSSHS, U1ERSE, input U1FRXMD, U1FTXST, 
    output U1RXATHS, U1RXCKE, U1RXDE7, U1RXDE6, U1RXDE5, U1RXDE4, U1RXDE3, 
    U1RXDE2, U1RXDE1, U1RXDE0, U1RXDHS15, U1RXDHS14, U1RXDHS13, U1RXDHS12, 
    U1RXDHS11, U1RXDHS10, U1RXDHS9, U1RXDHS8, U1RXDHS7, U1RXDHS6, U1RXDHS5, 
    U1RXDHS4, U1RXDHS3, U1RXDHS2, U1RXDHS1, U1RXDHS0, U1RXDTE, U1RXSKS, U1RXSK, 
    U1RXSHS3, U1RXSHS2, U1RXSHS1, U1RXSHS0, U1RE0D, U1RE1CN, U1RE2D, U1RE3N, 
    U1RXUPSE, U1RXVDE, U1RXVDHS3, U1RXVDHS2, U1RXVDHS1, U1RXVDHS0, U1SSTT, 
    input U1TDIS, U1TREQ, U1TDE0D3, U1TDE1CK, U1TDE2D0, U1TDE3D1, U1TDE4D2, 
    U1TDE5D3, U1TDE6, U1TDE7, U1TXDHS31, U1TXDHS30, U1TXDHS29, U1TXDHS28, 
    U1TXDHS27, U1TXDHS26, U1TXDHS25, U1TXDHS24, U1TXDHS23, U1TXDHS22, 
    U1TXDHS21, U1TXDHS20, U1TXDHS19, U1TXDHS18, U1TXDHS17, U1TXDHS16, 
    U1TXDHS15, U1TXDHS14, U1TXDHS13, U1TXDHS12, U1TXDHS11, U1TXDHS10, U1TXDHS9, 
    U1TXDHS8, U1TXDHS7, U1TXDHS6, U1TXDHS5, U1TXDHS4, U1TXDHS3, U1TXDHS2, 
    U1TXDHS1, U1TXDHS0, U1TXLPD, output U1TXRYE, U1TXRY, U1TXRYSK, input 
    U1TXREQ, U1TXREQH, U1TXSK, U1TXTGE0, U1TXTGE1, U1TXTGE2, U1TXTGE3, 
    U1TXUPSE, U1TXUPSX, U1TXVDE, U1TXWVHS3, U1TXWVHS2, U1TXWVHS1, U1TXWVHS0, 
    output U1USAN, U2DIR, input U2END2, output U2ERCLP0, U2ERCLP1, U2ERCTRL, 
    U2ERE, U2ERSTHS, U2ERSSHS, U2ERSE, input U2FRXMD, U2FTXST, output U2RXACHS, 
    U2RXCKE, U2RXDE7, U2RXDE6, U2RXDE5, U2RXDE4, U2RXDE3, U2RXDE2, U2RXDE1, 
    U2RXDE0, U2RXDHS15, U2RXDHS14, U2RXDHS13, U2RXDHS12, U2RXDHS11, U2RXDHS10, 
    U2RXDHS9, U2RXDHS8, U2RXDHS7, U2RXDHS6, U2RXDHS5, U2RXDHS4, U2RXDHS3, 
    U2RXDHS2, U2RXDHS1, U2RXDHS0, U2RPDTE, U2RXSK, U2RXSKC, U2RXSHS3, U2RXSHS2, 
    U2RXSHS1, U2RXSHS0, U2RE0D2, U2RE1D2, U2RE2D3, U2RE3D3, U2RXUPSE, U2RXVDE, 
    U2RXVDHS3, U2RXVDHS2, U2RXVDHS1, U2RXVDHS0, U2SSTT, input U2TDIS, U2TREQ, 
    U2TDE0D0, U2TDE1D1, U2TDE2D2, U2TDE3D3, U2TDE4CK, U2TDE5D0, U2TDE6D1, 
    U2TDE7D2, U2TXDHS31, U2TXDHS30, U2TXDHS29, U2TXDHS28, U2TXDHS27, U2TXDHS26, 
    U2TXDHS25, U2TXDHS24, U2TXDHS23, U2TXDHS22, U2TXDHS21, U2TXDHS20, 
    U2TXDHS19, U2TXDHS18, U2TXDHS17, U2TXDHS16, U2TXDHS15, U2TXDHS14, 
    U2TXDHS13, U2TXDHS12, U2TXDHS11, U2TXDHS10, U2TXDHS9, U2TXDHS8, U2TXDHS7, 
    U2TXDHS6, U2TXDHS5, U2TXDHS4, U2TXDHS3, U2TXDHS2, U2TXDHS1, U2TXDHS0, 
    U2TPDTE, output U2TXRYE, U2TXRYH, U2TXRYSK, input U2TXREQ, U2TXREQH, 
    U2TXSKC, U2TXTGE0, U2TXTGE1, U2TXTGE2, U2TXTGE3, U2TXUPSE, U2TXUPSX, 
    U2TXVDE, U2TXWVHS3, U2TXWVHS2, U2TXWVHS1, U2TXWVHS0, output U2USAN, U3DIR, 
    input U3END3, output U3ERCLP0, U3ERCLP1, U3ERCTRL, U3ERE, U3ERSTHS, 
    U3ERSSHS, U3ERSE, input U3FRXMD, U3FTXST, output U3RXATHS, U3RXCKE, 
    U3RXDE7, U3RXDE6, U3RXDE5, U3RXDE4, U3RXDE3, U3RXDE2, U3RXDE1, U3RXDE0, 
    U3RXDHS15, U3RXDHS14, U3RXDHS13, U3RXDHS12, U3RXDHS11, U3RXDHS10, U3RXDHS9, 
    U3RXDHS8, U3RXDHS7, U3RXDHS6, U3RXDHS5, U3RXDHS4, U3RXDHS3, U3RXDHS2, 
    U3RXDHS1, U3RXDHS0, U3RPDTE, U3RXSK, U3RXSKC, U3RXSHS3, U3RXSHS2, U3RXSHS1, 
    U3RXSHS0, U3RE0CK, U3RE1CK, U3RE2, U3RE3, U3RXUPSE, U3RXVDE, U3RXVDHS3, 
    U3RXVDHS2, U3RXVDHS1, U3RXVDHS0, U3SSTT, input U3TDISD2, U3TREQD2, 
    U3TDE0D3, U3TDE1D0, U3TDE2D1, U3TDE3D2, U3TDE4D3, U3TDE5CK, U3TDE6, U3TDE7, 
    U3TXDHS31, U3TXDHS30, U3TXDHS29, U3TXDHS28, U3TXDHS27, U3TXDHS26, 
    U3TXDHS25, U3TXDHS24, U3TXDHS23, U3TXDHS22, U3TXDHS21, U3TXDHS20, 
    U3TXDHS19, U3TXDHS18, U3TXDHS17, U3TXDHS16, U3TXDHS15, U3TXDHS14, 
    U3TXDHS13, U3TXDHS12, U3TXDHS11, U3TXDHS10, U3TXDHS9, U3TXDHS8, U3TXDHS7, 
    U3TXDHS6, U3TXDHS5, U3TXDHS4, U3TXDHS3, U3TXDHS2, U3TXDHS1, U3TXDHS0, 
    U3TXLPDT, output U3TXRY, U3TXRYHS, U3TXRYSK, input U3TXREQ, U3TXREQH, 
    U3TXSKC, U3TXTGE0, U3TXTGE1, U3TXTGE2, U3TXTGE3, U3TXULPS, U3TXUPSX, 
    U3TXVD3, U3TXWVHS3, U3TXWVHS2, U3TXWVHS1, U3TXWVHS0, output U3USAN, input 
    UCENCK, output UCRXCKAT, UCRXUCKN, UCSSTT, input UCTXREQH, UCTXUPSC, 
    UCTXUPSX, output UCUSAN, input SCANCLK, SCANRST, LMMICLK, LMMIOFFSET4, 
    LMMIOFFSET3, LMMIOFFSET2, LMMIOFFSET1, LMMIOFFSET0, output LMMIRDATA3, 
    LMMIRDATA2, LMMIRDATA1, LMMIRDATA0, LMMIRDATAVALID, LMMIREADY, input 
    LMMIREQUEST, LMMIRESETN, LMMIWDATA3, LMMIWDATA2, LMMIWDATA1, LMMIWDATA0, 
    LMMIWRRDN, LTSTEN, LTSTLANE1, LTSTLANE0, output URWDCKHS, input UTRNREQ, 
    output UTWDCKHS, UCRXWCHS, input OPCGLDCK, output CLKLBACT );

  DPHY_CORE INST10( .BITCKEXT(BITCKEXT), .CKN(CKN), .CKP(CKP), .CLKREF(CLKREF), 
    .D0ACTIVE1(D0ACTIVE1), .D0ACTIVE0(D0ACTIVE0), .D0BYTCNT9(D0BYTCNT9), 
    .D0BYTCNT8(D0BYTCNT8), .D0BYTCNT7(D0BYTCNT7), .D0BYTCNT6(D0BYTCNT6), 
    .D0BYTCNT5(D0BYTCNT5), .D0BYTCNT4(D0BYTCNT4), .D0BYTCNT3(D0BYTCNT3), 
    .D0BYTCNT2(D0BYTCNT2), .D0BYTCNT1(D0BYTCNT1), .D0BYTCNT0(D0BYTCNT0), 
    .D0ERRCNT9(D0ERRCNT9), .D0ERRCNT8(D0ERRCNT8), .D0ERRCNT7(D0ERRCNT7), 
    .D0ERRCNT6(D0ERRCNT6), .D0ERRCNT5(D0ERRCNT5), .D0ERRCNT4(D0ERRCNT4), 
    .D0ERRCNT3(D0ERRCNT3), .D0ERRCNT2(D0ERRCNT2), .D0ERRCNT1(D0ERRCNT1), 
    .D0ERRCNT0(D0ERRCNT0), .D0PASS1(D0PASS1), .D0PASS0(D0PASS0), 
    .D0VALID1(D0VALID1), .D0VALID0(D0VALID0), .D1ACTIVE1(D1ACTIVE1), 
    .D1ACTIVE0(D1ACTIVE0), .D1BYTCNT9(D1BYTCNT9), .D1BYTCNT8(D1BYTCNT8), 
    .D1BYTCNT7(D1BYTCNT7), .D1BYTCNT6(D1BYTCNT6), .D1BYTCNT5(D1BYTCNT5), 
    .D1BYTCNT4(D1BYTCNT4), .D1BYTCNT3(D1BYTCNT3), .D1BYTCNT2(D1BYTCNT2), 
    .D1BYTCNT1(D1BYTCNT1), .D1BYTCNT0(D1BYTCNT0), .D1ERRCNT9(D1ERRCNT9), 
    .D1ERRCNT8(D1ERRCNT8), .D1ERRCNT7(D1ERRCNT7), .D1ERRCNT6(D1ERRCNT6), 
    .D1ERRCNT5(D1ERRCNT5), .D1ERRCNT4(D1ERRCNT4), .D1ERRCNT3(D1ERRCNT3), 
    .D1ERRCNT2(D1ERRCNT2), .D1ERRCNT1(D1ERRCNT1), .D1ERRCNT0(D1ERRCNT0), 
    .D1PASS1(D1PASS1), .D1PASS0(D1PASS0), .D1VALID1(D1VALID1), 
    .D1VALID0(D1VALID0), .D2ACTIVE1(D2ACTIVE1), .D2ACTIVE0(D2ACTIVE0), 
    .D2BYTCNT9(D2BYTCNT9), .D2BYTCNT8(D2BYTCNT8), .D2BYTCNT7(D2BYTCNT7), 
    .D2BYTCNT6(D2BYTCNT6), .D2BYTCNT5(D2BYTCNT5), .D2BYTCNT4(D2BYTCNT4), 
    .D2BYTCNT3(D2BYTCNT3), .D2BYTCNT2(D2BYTCNT2), .D2BYTCNT1(D2BYTCNT1), 
    .D2BYTCNT0(D2BYTCNT0), .D2ERRCNT9(D2ERRCNT9), .D2ERRCNT8(D2ERRCNT8), 
    .D2ERRCNT7(D2ERRCNT7), .D2ERRCNT6(D2ERRCNT6), .D2ERRCNT5(D2ERRCNT5), 
    .D2ERRCNT4(D2ERRCNT4), .D2ERRCNT3(D2ERRCNT3), .D2ERRCNT2(D2ERRCNT2), 
    .D2ERRCNT1(D2ERRCNT1), .D2ERRCNT0(D2ERRCNT0), .D2PASS1(D2PASS1), 
    .D2PASS0(D2PASS0), .D2VALID1(D2VALID1), .D2VALID0(D2VALID0), 
    .D3ACTIVE1(D3ACTIVE1), .D3ACTIVE0(D3ACTIVE0), .D3BYTCNT9(D3BYTCNT9), 
    .D3BYTCNT8(D3BYTCNT8), .D3BYTCNT7(D3BYTCNT7), .D3BYTCNT6(D3BYTCNT6), 
    .D3BYTCNT5(D3BYTCNT5), .D3BYTCNT4(D3BYTCNT4), .D3BYTCNT3(D3BYTCNT3), 
    .D3BYTCNT2(D3BYTCNT2), .D3BYTCNT1(D3BYTCNT1), .D3BYTCNT0(D3BYTCNT0), 
    .D3ERRCNT9(D3ERRCNT9), .D3ERRCNT8(D3ERRCNT8), .D3ERRCNT7(D3ERRCNT7), 
    .D3ERRCNT6(D3ERRCNT6), .D3ERRCNT5(D3ERRCNT5), .D3ERRCNT4(D3ERRCNT4), 
    .D3ERRCNT3(D3ERRCNT3), .D3ERRCNT2(D3ERRCNT2), .D3ERRCNT1(D3ERRCNT1), 
    .D3ERRCNT0(D3ERRCNT0), .D3PASS1(D3PASS1), .D3PASS0(D3PASS0), 
    .D3VALID1(D3VALID1), .D3VALID0(D3VALID0), .DCTSTOUT9(DCTSTOUT9), 
    .DCTSTOUT8(DCTSTOUT8), .DCTSTOUT7(DCTSTOUT7), .DCTSTOUT6(DCTSTOUT6), 
    .DCTSTOUT5(DCTSTOUT5), .DCTSTOUT4(DCTSTOUT4), .DCTSTOUT3(DCTSTOUT3), 
    .DCTSTOUT2(DCTSTOUT2), .DCTSTOUT1(DCTSTOUT1), .DCTSTOUT0(DCTSTOUT0), 
    .DN0(DN0), .DN1(DN1), .DN2(DN2), .DN3(DN3), .DP0(DP0), .DP1(DP1), 
    .DP2(DP2), .DP3(DP3), .LOCK(LOCK), .PDDPHY(PDDPHY), .PDPLL(PDPLL), 
    .SCCLKIN(SCCLKIN), .SCRSTNIN(SCRSTNIN), .UDIR(UDIR), .UED0THEN(UED0THEN), 
    .UERCLP0(UERCLP0), .UERCLP1(UERCLP1), .UERCTRL(UERCTRL), .UERE(UERE), 
    .UERSTHS(UERSTHS), .UERSSHS(UERSSHS), .UERSE(UERSE), .UFRXMODE(UFRXMODE), 
    .UTXMDTX(UTXMDTX), .URXACTHS(URXACTHS), .URXCKE(URXCKE), 
    .URXCKINE(URXCKINE), .URXDE7(URXDE7), .URXDE6(URXDE6), .URXDE5(URXDE5), 
    .URXDE4(URXDE4), .URXDE3(URXDE3), .URXDE2(URXDE2), .URXDE1(URXDE1), 
    .URXDE0(URXDE0), .URXDHS15(URXDHS15), .URXDHS14(URXDHS14), 
    .URXDHS13(URXDHS13), .URXDHS12(URXDHS12), .URXDHS11(URXDHS11), 
    .URXDHS10(URXDHS10), .URXDHS9(URXDHS9), .URXDHS8(URXDHS8), 
    .URXDHS7(URXDHS7), .URXDHS6(URXDHS6), .URXDHS5(URXDHS5), .URXDHS4(URXDHS4), 
    .URXDHS3(URXDHS3), .URXDHS2(URXDHS2), .URXDHS1(URXDHS1), .URXDHS0(URXDHS0), 
    .URXLPDTE(URXLPDTE), .URXSKCHS(URXSKCHS), .URXDRX(URXDRX), 
    .URXSHS3(URXSHS3), .URXSHS2(URXSHS2), .URXSHS1(URXSHS1), .URXSHS0(URXSHS0), 
    .URE0D3DP(URE0D3DP), .URE1D3DN(URE1D3DN), .URE2CKDP(URE2CKDP), 
    .URE3CKDN(URE3CKDN), .URXULPSE(URXULPSE), .URXVDE(URXVDE), 
    .URXVDHS3(URXVDHS3), .URXVDHS2(URXVDHS2), .URXVDHS1(URXVDHS1), 
    .URXVDHS0(URXVDHS0), .USSTT(USSTT), .UTDIS(UTDIS), .UTXCKE(UTXCKE), 
    .UDE0D0TN(UDE0D0TN), .UDE1D1TN(UDE1D1TN), .UDE2D2TN(UDE2D2TN), 
    .UDE3D3TN(UDE3D3TN), .UDE4CKTN(UDE4CKTN), .UDE5D0RN(UDE5D0RN), 
    .UDE6D1RN(UDE6D1RN), .UDE7D2RN(UDE7D2RN), .UTXDHS31(UTXDHS31), 
    .UTXDHS30(UTXDHS30), .UTXDHS29(UTXDHS29), .UTXDHS28(UTXDHS28), 
    .UTXDHS27(UTXDHS27), .UTXDHS26(UTXDHS26), .UTXDHS25(UTXDHS25), 
    .UTXDHS24(UTXDHS24), .UTXDHS23(UTXDHS23), .UTXDHS22(UTXDHS22), 
    .UTXDHS21(UTXDHS21), .UTXDHS20(UTXDHS20), .UTXDHS19(UTXDHS19), 
    .UTXDHS18(UTXDHS18), .UTXDHS17(UTXDHS17), .UTXDHS16(UTXDHS16), 
    .UTXDHS15(UTXDHS15), .UTXDHS14(UTXDHS14), .UTXDHS13(UTXDHS13), 
    .UTXDHS12(UTXDHS12), .UTXDHS11(UTXDHS11), .UTXDHS10(UTXDHS10), 
    .UTXDHS9(UTXDHS9), .UTXDHS8(UTXDHS8), .UTXDHS7(UTXDHS7), .UTXDHS6(UTXDHS6), 
    .UTXDHS5(UTXDHS5), .UTXDHS4(UTXDHS4), .UTXDHS3(UTXDHS3), .UTXDHS2(UTXDHS2), 
    .UTXDHS1(UTXDHS1), .UTXDHS0(UTXDHS0), .UTXENER(UTXENER), .UTXRRS(UTXRRS), 
    .UTXRYP(UTXRYP), .UTXRYSK(UTXRYSK), .UTXRD0EN(UTXRD0EN), 
    .UTRD0SEN(UTRD0SEN), .UTXSKD0N(UTXSKD0N), .UTXTGE0(UTXTGE0), 
    .UTXTGE1(UTXTGE1), .UTXTGE2(UTXTGE2), .UTXTGE3(UTXTGE3), 
    .UTXULPSE(UTXULPSE), .UTXUPSEX(UTXUPSEX), .UTXVDE(UTXVDE), 
    .UTXWVDHS3(UTXWVDHS3), .UTXWVDHS2(UTXWVDHS2), .UTXWVDHS1(UTXWVDHS1), 
    .UTXWVDHS0(UTXWVDHS0), .UUSAN(UUSAN), .U1DIR(U1DIR), .U1ENTHEN(U1ENTHEN), 
    .U1ERCLP0(U1ERCLP0), .U1ERCLP1(U1ERCLP1), .U1ERCTRL(U1ERCTRL), 
    .U1ERE(U1ERE), .U1ERSTHS(U1ERSTHS), .U1ERSSHS(U1ERSSHS), .U1ERSE(U1ERSE), 
    .U1FRXMD(U1FRXMD), .U1FTXST(U1FTXST), .U1RXATHS(U1RXATHS), 
    .U1RXCKE(U1RXCKE), .U1RXDE7(U1RXDE7), .U1RXDE6(U1RXDE6), .U1RXDE5(U1RXDE5), 
    .U1RXDE4(U1RXDE4), .U1RXDE3(U1RXDE3), .U1RXDE2(U1RXDE2), .U1RXDE1(U1RXDE1), 
    .U1RXDE0(U1RXDE0), .U1RXDHS15(U1RXDHS15), .U1RXDHS14(U1RXDHS14), 
    .U1RXDHS13(U1RXDHS13), .U1RXDHS12(U1RXDHS12), .U1RXDHS11(U1RXDHS11), 
    .U1RXDHS10(U1RXDHS10), .U1RXDHS9(U1RXDHS9), .U1RXDHS8(U1RXDHS8), 
    .U1RXDHS7(U1RXDHS7), .U1RXDHS6(U1RXDHS6), .U1RXDHS5(U1RXDHS5), 
    .U1RXDHS4(U1RXDHS4), .U1RXDHS3(U1RXDHS3), .U1RXDHS2(U1RXDHS2), 
    .U1RXDHS1(U1RXDHS1), .U1RXDHS0(U1RXDHS0), .U1RXDTE(U1RXDTE), 
    .U1RXSKS(U1RXSKS), .U1RXSK(U1RXSK), .U1RXSHS3(U1RXSHS3), 
    .U1RXSHS2(U1RXSHS2), .U1RXSHS1(U1RXSHS1), .U1RXSHS0(U1RXSHS0), 
    .U1RE0D(U1RE0D), .U1RE1CN(U1RE1CN), .U1RE2D(U1RE2D), .U1RE3N(U1RE3N), 
    .U1RXUPSE(U1RXUPSE), .U1RXVDE(U1RXVDE), .U1RXVDHS3(U1RXVDHS3), 
    .U1RXVDHS2(U1RXVDHS2), .U1RXVDHS1(U1RXVDHS1), .U1RXVDHS0(U1RXVDHS0), 
    .U1SSTT(U1SSTT), .U1TDIS(U1TDIS), .U1TREQ(U1TREQ), .U1TDE0D3(U1TDE0D3), 
    .U1TDE1CK(U1TDE1CK), .U1TDE2D0(U1TDE2D0), .U1TDE3D1(U1TDE3D1), 
    .U1TDE4D2(U1TDE4D2), .U1TDE5D3(U1TDE5D3), .U1TDE6(U1TDE6), .U1TDE7(U1TDE7), 
    .U1TXDHS31(U1TXDHS31), .U1TXDHS30(U1TXDHS30), .U1TXDHS29(U1TXDHS29), 
    .U1TXDHS28(U1TXDHS28), .U1TXDHS27(U1TXDHS27), .U1TXDHS26(U1TXDHS26), 
    .U1TXDHS25(U1TXDHS25), .U1TXDHS24(U1TXDHS24), .U1TXDHS23(U1TXDHS23), 
    .U1TXDHS22(U1TXDHS22), .U1TXDHS21(U1TXDHS21), .U1TXDHS20(U1TXDHS20), 
    .U1TXDHS19(U1TXDHS19), .U1TXDHS18(U1TXDHS18), .U1TXDHS17(U1TXDHS17), 
    .U1TXDHS16(U1TXDHS16), .U1TXDHS15(U1TXDHS15), .U1TXDHS14(U1TXDHS14), 
    .U1TXDHS13(U1TXDHS13), .U1TXDHS12(U1TXDHS12), .U1TXDHS11(U1TXDHS11), 
    .U1TXDHS10(U1TXDHS10), .U1TXDHS9(U1TXDHS9), .U1TXDHS8(U1TXDHS8), 
    .U1TXDHS7(U1TXDHS7), .U1TXDHS6(U1TXDHS6), .U1TXDHS5(U1TXDHS5), 
    .U1TXDHS4(U1TXDHS4), .U1TXDHS3(U1TXDHS3), .U1TXDHS2(U1TXDHS2), 
    .U1TXDHS1(U1TXDHS1), .U1TXDHS0(U1TXDHS0), .U1TXLPD(U1TXLPD), 
    .U1TXRYE(U1TXRYE), .U1TXRY(U1TXRY), .U1TXRYSK(U1TXRYSK), .U1TXREQ(U1TXREQ), 
    .U1TXREQH(U1TXREQH), .U1TXSK(U1TXSK), .U1TXTGE0(U1TXTGE0), 
    .U1TXTGE1(U1TXTGE1), .U1TXTGE2(U1TXTGE2), .U1TXTGE3(U1TXTGE3), 
    .U1TXUPSE(U1TXUPSE), .U1TXUPSX(U1TXUPSX), .U1TXVDE(U1TXVDE), 
    .U1TXWVHS3(U1TXWVHS3), .U1TXWVHS2(U1TXWVHS2), .U1TXWVHS1(U1TXWVHS1), 
    .U1TXWVHS0(U1TXWVHS0), .U1USAN(U1USAN), .U2DIR(U2DIR), .U2END2(U2END2), 
    .U2ERCLP0(U2ERCLP0), .U2ERCLP1(U2ERCLP1), .U2ERCTRL(U2ERCTRL), 
    .U2ERE(U2ERE), .U2ERSTHS(U2ERSTHS), .U2ERSSHS(U2ERSSHS), .U2ERSE(U2ERSE), 
    .U2FRXMD(U2FRXMD), .U2FTXST(U2FTXST), .U2RXACHS(U2RXACHS), 
    .U2RXCKE(U2RXCKE), .U2RXDE7(U2RXDE7), .U2RXDE6(U2RXDE6), .U2RXDE5(U2RXDE5), 
    .U2RXDE4(U2RXDE4), .U2RXDE3(U2RXDE3), .U2RXDE2(U2RXDE2), .U2RXDE1(U2RXDE1), 
    .U2RXDE0(U2RXDE0), .U2RXDHS15(U2RXDHS15), .U2RXDHS14(U2RXDHS14), 
    .U2RXDHS13(U2RXDHS13), .U2RXDHS12(U2RXDHS12), .U2RXDHS11(U2RXDHS11), 
    .U2RXDHS10(U2RXDHS10), .U2RXDHS9(U2RXDHS9), .U2RXDHS8(U2RXDHS8), 
    .U2RXDHS7(U2RXDHS7), .U2RXDHS6(U2RXDHS6), .U2RXDHS5(U2RXDHS5), 
    .U2RXDHS4(U2RXDHS4), .U2RXDHS3(U2RXDHS3), .U2RXDHS2(U2RXDHS2), 
    .U2RXDHS1(U2RXDHS1), .U2RXDHS0(U2RXDHS0), .U2RPDTE(U2RPDTE), 
    .U2RXSK(U2RXSK), .U2RXSKC(U2RXSKC), .U2RXSHS3(U2RXSHS3), 
    .U2RXSHS2(U2RXSHS2), .U2RXSHS1(U2RXSHS1), .U2RXSHS0(U2RXSHS0), 
    .U2RE0D2(U2RE0D2), .U2RE1D2(U2RE1D2), .U2RE2D3(U2RE2D3), .U2RE3D3(U2RE3D3), 
    .U2RXUPSE(U2RXUPSE), .U2RXVDE(U2RXVDE), .U2RXVDHS3(U2RXVDHS3), 
    .U2RXVDHS2(U2RXVDHS2), .U2RXVDHS1(U2RXVDHS1), .U2RXVDHS0(U2RXVDHS0), 
    .U2SSTT(U2SSTT), .U2TDIS(U2TDIS), .U2TREQ(U2TREQ), .U2TDE0D0(U2TDE0D0), 
    .U2TDE1D1(U2TDE1D1), .U2TDE2D2(U2TDE2D2), .U2TDE3D3(U2TDE3D3), 
    .U2TDE4CK(U2TDE4CK), .U2TDE5D0(U2TDE5D0), .U2TDE6D1(U2TDE6D1), 
    .U2TDE7D2(U2TDE7D2), .U2TXDHS31(U2TXDHS31), .U2TXDHS30(U2TXDHS30), 
    .U2TXDHS29(U2TXDHS29), .U2TXDHS28(U2TXDHS28), .U2TXDHS27(U2TXDHS27), 
    .U2TXDHS26(U2TXDHS26), .U2TXDHS25(U2TXDHS25), .U2TXDHS24(U2TXDHS24), 
    .U2TXDHS23(U2TXDHS23), .U2TXDHS22(U2TXDHS22), .U2TXDHS21(U2TXDHS21), 
    .U2TXDHS20(U2TXDHS20), .U2TXDHS19(U2TXDHS19), .U2TXDHS18(U2TXDHS18), 
    .U2TXDHS17(U2TXDHS17), .U2TXDHS16(U2TXDHS16), .U2TXDHS15(U2TXDHS15), 
    .U2TXDHS14(U2TXDHS14), .U2TXDHS13(U2TXDHS13), .U2TXDHS12(U2TXDHS12), 
    .U2TXDHS11(U2TXDHS11), .U2TXDHS10(U2TXDHS10), .U2TXDHS9(U2TXDHS9), 
    .U2TXDHS8(U2TXDHS8), .U2TXDHS7(U2TXDHS7), .U2TXDHS6(U2TXDHS6), 
    .U2TXDHS5(U2TXDHS5), .U2TXDHS4(U2TXDHS4), .U2TXDHS3(U2TXDHS3), 
    .U2TXDHS2(U2TXDHS2), .U2TXDHS1(U2TXDHS1), .U2TXDHS0(U2TXDHS0), 
    .U2TPDTE(U2TPDTE), .U2TXRYE(U2TXRYE), .U2TXRYH(U2TXRYH), 
    .U2TXRYSK(U2TXRYSK), .U2TXREQ(U2TXREQ), .U2TXREQH(U2TXREQH), 
    .U2TXSKC(U2TXSKC), .U2TXTGE0(U2TXTGE0), .U2TXTGE1(U2TXTGE1), 
    .U2TXTGE2(U2TXTGE2), .U2TXTGE3(U2TXTGE3), .U2TXUPSE(U2TXUPSE), 
    .U2TXUPSX(U2TXUPSX), .U2TXVDE(U2TXVDE), .U2TXWVHS3(U2TXWVHS3), 
    .U2TXWVHS2(U2TXWVHS2), .U2TXWVHS1(U2TXWVHS1), .U2TXWVHS0(U2TXWVHS0), 
    .U2USAN(U2USAN), .U3DIR(U3DIR), .U3END3(U3END3), .U3ERCLP0(U3ERCLP0), 
    .U3ERCLP1(U3ERCLP1), .U3ERCTRL(U3ERCTRL), .U3ERE(U3ERE), 
    .U3ERSTHS(U3ERSTHS), .U3ERSSHS(U3ERSSHS), .U3ERSE(U3ERSE), 
    .U3FRXMD(U3FRXMD), .U3FTXST(U3FTXST), .U3RXATHS(U3RXATHS), 
    .U3RXCKE(U3RXCKE), .U3RXDE7(U3RXDE7), .U3RXDE6(U3RXDE6), .U3RXDE5(U3RXDE5), 
    .U3RXDE4(U3RXDE4), .U3RXDE3(U3RXDE3), .U3RXDE2(U3RXDE2), .U3RXDE1(U3RXDE1), 
    .U3RXDE0(U3RXDE0), .U3RXDHS15(U3RXDHS15), .U3RXDHS14(U3RXDHS14), 
    .U3RXDHS13(U3RXDHS13), .U3RXDHS12(U3RXDHS12), .U3RXDHS11(U3RXDHS11), 
    .U3RXDHS10(U3RXDHS10), .U3RXDHS9(U3RXDHS9), .U3RXDHS8(U3RXDHS8), 
    .U3RXDHS7(U3RXDHS7), .U3RXDHS6(U3RXDHS6), .U3RXDHS5(U3RXDHS5), 
    .U3RXDHS4(U3RXDHS4), .U3RXDHS3(U3RXDHS3), .U3RXDHS2(U3RXDHS2), 
    .U3RXDHS1(U3RXDHS1), .U3RXDHS0(U3RXDHS0), .U3RPDTE(U3RPDTE), 
    .U3RXSK(U3RXSK), .U3RXSKC(U3RXSKC), .U3RXSHS3(U3RXSHS3), 
    .U3RXSHS2(U3RXSHS2), .U3RXSHS1(U3RXSHS1), .U3RXSHS0(U3RXSHS0), 
    .U3RE0CK(U3RE0CK), .U3RE1CK(U3RE1CK), .U3RE2(U3RE2), .U3RE3(U3RE3), 
    .U3RXUPSE(U3RXUPSE), .U3RXVDE(U3RXVDE), .U3RXVDHS3(U3RXVDHS3), 
    .U3RXVDHS2(U3RXVDHS2), .U3RXVDHS1(U3RXVDHS1), .U3RXVDHS0(U3RXVDHS0), 
    .U3SSTT(U3SSTT), .U3TDISD2(U3TDISD2), .U3TREQD2(U3TREQD2), 
    .U3TDE0D3(U3TDE0D3), .U3TDE1D0(U3TDE1D0), .U3TDE2D1(U3TDE2D1), 
    .U3TDE3D2(U3TDE3D2), .U3TDE4D3(U3TDE4D3), .U3TDE5CK(U3TDE5CK), 
    .U3TDE6(U3TDE6), .U3TDE7(U3TDE7), .U3TXDHS31(U3TXDHS31), 
    .U3TXDHS30(U3TXDHS30), .U3TXDHS29(U3TXDHS29), .U3TXDHS28(U3TXDHS28), 
    .U3TXDHS27(U3TXDHS27), .U3TXDHS26(U3TXDHS26), .U3TXDHS25(U3TXDHS25), 
    .U3TXDHS24(U3TXDHS24), .U3TXDHS23(U3TXDHS23), .U3TXDHS22(U3TXDHS22), 
    .U3TXDHS21(U3TXDHS21), .U3TXDHS20(U3TXDHS20), .U3TXDHS19(U3TXDHS19), 
    .U3TXDHS18(U3TXDHS18), .U3TXDHS17(U3TXDHS17), .U3TXDHS16(U3TXDHS16), 
    .U3TXDHS15(U3TXDHS15), .U3TXDHS14(U3TXDHS14), .U3TXDHS13(U3TXDHS13), 
    .U3TXDHS12(U3TXDHS12), .U3TXDHS11(U3TXDHS11), .U3TXDHS10(U3TXDHS10), 
    .U3TXDHS9(U3TXDHS9), .U3TXDHS8(U3TXDHS8), .U3TXDHS7(U3TXDHS7), 
    .U3TXDHS6(U3TXDHS6), .U3TXDHS5(U3TXDHS5), .U3TXDHS4(U3TXDHS4), 
    .U3TXDHS3(U3TXDHS3), .U3TXDHS2(U3TXDHS2), .U3TXDHS1(U3TXDHS1), 
    .U3TXDHS0(U3TXDHS0), .U3TXLPDT(U3TXLPDT), .U3TXRY(U3TXRY), 
    .U3TXRYHS(U3TXRYHS), .U3TXRYSK(U3TXRYSK), .U3TXREQ(U3TXREQ), 
    .U3TXREQH(U3TXREQH), .U3TXSKC(U3TXSKC), .U3TXTGE0(U3TXTGE0), 
    .U3TXTGE1(U3TXTGE1), .U3TXTGE2(U3TXTGE2), .U3TXTGE3(U3TXTGE3), 
    .U3TXULPS(U3TXULPS), .U3TXUPSX(U3TXUPSX), .U3TXVD3(U3TXVD3), 
    .U3TXWVHS3(U3TXWVHS3), .U3TXWVHS2(U3TXWVHS2), .U3TXWVHS1(U3TXWVHS1), 
    .U3TXWVHS0(U3TXWVHS0), .U3USAN(U3USAN), .UCENCK(UCENCK), 
    .UCRXCKAT(UCRXCKAT), .UCRXUCKN(UCRXUCKN), .UCSSTT(UCSSTT), 
    .UCTXREQH(UCTXREQH), .UCTXUPSC(UCTXUPSC), .UCTXUPSX(UCTXUPSX), 
    .UCUSAN(UCUSAN), .SCANCLK(SCANCLK), .SCANRST(SCANRST), .LMMICLK(LMMICLK), 
    .LMMIOFFSET4(LMMIOFFSET4), .LMMIOFFSET3(LMMIOFFSET3), 
    .LMMIOFFSET2(LMMIOFFSET2), .LMMIOFFSET1(LMMIOFFSET1), 
    .LMMIOFFSET0(LMMIOFFSET0), .LMMIRDATA3(LMMIRDATA3), 
    .LMMIRDATA2(LMMIRDATA2), .LMMIRDATA1(LMMIRDATA1), .LMMIRDATA0(LMMIRDATA0), 
    .LMMIRDATAVALID(LMMIRDATAVALID), .LMMIREADY(LMMIREADY), 
    .LMMIREQUEST(LMMIREQUEST), .LMMIRESETN(LMMIRESETN), 
    .LMMIWDATA3(LMMIWDATA3), .LMMIWDATA2(LMMIWDATA2), .LMMIWDATA1(LMMIWDATA1), 
    .LMMIWDATA0(LMMIWDATA0), .LMMIWRRDN(LMMIWRRDN), .LTSTEN(LTSTEN), 
    .LTSTLANE1(LTSTLANE1), .LTSTLANE0(LTSTLANE0), .URWDCKHS(URWDCKHS), 
    .UTRNREQ(UTRNREQ), .UTWDCKHS(UTWDCKHS), .UCRXWCHS(UCRXWCHS), 
    .OPCGLDCK(OPCGLDCK), .CLKLBACT(CLKLBACT));
  defparam INST10.GSR = "DISABLED";
  defparam INST10.AUTO_PD_EN = "POWERED_UP";
  defparam INST10.CFG_NUM_LANES = "FOUR_LANES";
  defparam INST10.CONT_CLK_MODE = "ENABLED";
  defparam INST10.DESKEW_EN = "DISABLED";
  defparam INST10.DSI_CSI = "CSI2_APP";
  defparam INST10.EN_CIL = "CIL_ENABLED";
  defparam INST10.HSEL = "DISABLED";
  defparam INST10.LANE0_SEL = "LANE_0";
  defparam INST10.LOCK_BYP = "GATE_TXBYTECLKHS";
  defparam INST10.MASTER_SLAVE = "SLAVE";
  defparam INST10.PLLCLKBYPASS = "BYPASSED";
  defparam INST10.UC_PRG_HS_PREPARE = "1P0_TXCLKESC";
  defparam INST10.CM = "0b00000000";
  defparam INST10.CN = "0b00000";
  defparam INST10.CO = "0b000";
  defparam INST10.RSEL = "0b00";
  defparam INST10.RXCDRP = "0b01";
  defparam INST10.RXDATAWIDTHHS = "0b00";
  defparam INST10.RXLPRP = "0b001";
  defparam INST10.TEST_ENBL = "0b000000";
  defparam INST10.TEST_PATTERN = "0b10000000001000000000000000000000";
  defparam INST10.TST = "0b0000";
  defparam INST10.TXDATAWIDTHHS = "0b00";
  defparam INST10.U_PRG_HS_PREPARE = "0b00";
  defparam INST10.U_PRG_HS_TRAIL = "0b000000";
  defparam INST10.U_PRG_HS_ZERO = "0b000000";
  defparam INST10.U_PRG_RXHS_SETTLE = "0b000011";
  defparam INST10.UC_PRG_HS_TRAIL = "0b00000";
  defparam INST10.UC_PRG_HS_ZERO = "0b0000000";
  defparam INST10.UC_PRG_RXHS_SETTLE = "0b000010";
endmodule

module 
  MIPI_DPHY_2_inst_lscc_mipi_dphy_inst_TRANSMITTER_lscc_mipi_wrapper_tx_HARD_IP_genblk1_u_DPHY_CIL_tx_DPHY_inst
   ( input BITCKEXT, CLKREF, PDDPHY, PDPLL, SCCLKIN, SCRSTNIN, UED0THEN, 
    UFRXMODE, UTXMDTX, URXCKINE, UTDIS, UTXCKE, UDE0D0TN, UDE1D1TN, UDE2D2TN, 
    UDE3D3TN, UDE4CKTN, UDE5D0RN, UDE6D1RN, UDE7D2RN, UTXDHS0, UTXDHS1, 
    UTXDHS2, UTXDHS3, UTXDHS4, UTXDHS5, UTXDHS6, UTXDHS7, UTXDHS8, UTXDHS9, 
    UTXDHS10, UTXDHS11, UTXDHS12, UTXDHS13, UTXDHS14, UTXDHS15, UTXDHS16, 
    UTXDHS17, UTXDHS18, UTXDHS19, UTXDHS20, UTXDHS21, UTXDHS22, UTXDHS23, 
    UTXDHS24, UTXDHS25, UTXDHS26, UTXDHS27, UTXDHS28, UTXDHS29, UTXDHS30, 
    UTXDHS31, UTXENER, UTXRD0EN, UTRD0SEN, UTXSKD0N, UTXTGE0, UTXTGE1, UTXTGE2, 
    UTXTGE3, UTXULPSE, UTXUPSEX, UTXVDE, UTXWVDHS0, UTXWVDHS1, UTXWVDHS2, 
    UTXWVDHS3, U1ENTHEN, U1FRXMD, U1FTXST, U1TDIS, U1TREQ, U1TDE0D3, U1TDE1CK, 
    U1TDE2D0, U1TDE3D1, U1TDE4D2, U1TDE5D3, U1TDE6, U1TDE7, U1TXDHS0, U1TXDHS1, 
    U1TXDHS2, U1TXDHS3, U1TXDHS4, U1TXDHS5, U1TXDHS6, U1TXDHS7, U1TXDHS8, 
    U1TXDHS9, U1TXDHS10, U1TXDHS11, U1TXDHS12, U1TXDHS13, U1TXDHS14, U1TXDHS15, 
    U1TXDHS16, U1TXDHS17, U1TXDHS18, U1TXDHS19, U1TXDHS20, U1TXDHS21, 
    U1TXDHS22, U1TXDHS23, U1TXDHS24, U1TXDHS25, U1TXDHS26, U1TXDHS27, 
    U1TXDHS28, U1TXDHS29, U1TXDHS30, U1TXDHS31, U1TXLPD, U1TXREQ, U1TXREQH, 
    U1TXSK, U1TXTGE0, U1TXTGE1, U1TXTGE2, U1TXTGE3, U1TXUPSE, U1TXUPSX, 
    U1TXVDE, U1TXWVHS0, U1TXWVHS1, U1TXWVHS2, U1TXWVHS3, U2END2, U2FRXMD, 
    U2FTXST, U2TDIS, U2TREQ, U2TDE0D0, U2TDE1D1, U2TDE2D2, U2TDE3D3, U2TDE4CK, 
    U2TDE5D0, U2TDE6D1, U2TDE7D2, U2TXDHS0, U2TXDHS1, U2TXDHS2, U2TXDHS3, 
    U2TXDHS4, U2TXDHS5, U2TXDHS6, U2TXDHS7, U2TXDHS8, U2TXDHS9, U2TXDHS10, 
    U2TXDHS11, U2TXDHS12, U2TXDHS13, U2TXDHS14, U2TXDHS15, U2TXDHS16, 
    U2TXDHS17, U2TXDHS18, U2TXDHS19, U2TXDHS20, U2TXDHS21, U2TXDHS22, 
    U2TXDHS23, U2TXDHS24, U2TXDHS25, U2TXDHS26, U2TXDHS27, U2TXDHS28, 
    U2TXDHS29, U2TXDHS30, U2TXDHS31, U2TPDTE, U2TXREQ, U2TXREQH, U2TXSKC, 
    U2TXTGE0, U2TXTGE1, U2TXTGE2, U2TXTGE3, U2TXUPSE, U2TXUPSX, U2TXVDE, 
    U2TXWVHS0, U2TXWVHS1, U2TXWVHS2, U2TXWVHS3, U3END3, U3FRXMD, U3FTXST, 
    U3TDISD2, U3TREQD2, U3TDE0D3, U3TDE1D0, U3TDE2D1, U3TDE3D2, U3TDE4D3, 
    U3TDE5CK, U3TDE6, U3TDE7, U3TXDHS0, U3TXDHS1, U3TXDHS2, U3TXDHS3, U3TXDHS4, 
    U3TXDHS5, U3TXDHS6, U3TXDHS7, U3TXDHS8, U3TXDHS9, U3TXDHS10, U3TXDHS11, 
    U3TXDHS12, U3TXDHS13, U3TXDHS14, U3TXDHS15, U3TXDHS16, U3TXDHS17, 
    U3TXDHS18, U3TXDHS19, U3TXDHS20, U3TXDHS21, U3TXDHS22, U3TXDHS23, 
    U3TXDHS24, U3TXDHS25, U3TXDHS26, U3TXDHS27, U3TXDHS28, U3TXDHS29, 
    U3TXDHS30, U3TXDHS31, U3TXLPDT, U3TXREQ, U3TXREQH, U3TXSKC, U3TXTGE0, 
    U3TXTGE1, U3TXTGE2, U3TXTGE3, U3TXULPS, U3TXUPSX, U3TXVD3, U3TXWVHS0, 
    U3TXWVHS1, U3TXWVHS2, U3TXWVHS3, UCENCK, UCTXREQH, UCTXUPSC, UCTXUPSX, 
    SCANCLK, SCANRST, LMMICLK, LMMIOFFSET0, LMMIOFFSET1, LMMIOFFSET2, 
    LMMIOFFSET3, LMMIOFFSET4, LMMIREQUEST, LMMIRESETN, LMMIWDATA0, LMMIWDATA1, 
    LMMIWDATA2, LMMIWDATA3, LMMIWRRDN, LTSTEN, LTSTLANE0, LTSTLANE1, UTRNREQ, 
    OPCGLDCK, inout CKN, CKP, DN0, DN1, DN2, DN3, DP0, DP1, DP2, DP3 );
  wire   LMMIRESETN_NOTIN, UDE0D0TN_dly, UTXCKE_dly, UDE1D1TN_dly, 
         UDE2D2TN_dly, UDE3D3TN_dly, UDE4CKTN_dly, UDE5D0RN_dly, UDE6D1RN_dly, 
         UDE7D2RN_dly, UTXENER_dly, UTXRD0EN_dly, UTXTGE0_dly, UTXTGE1_dly, 
         UTXTGE2_dly, UTXTGE3_dly, UTXULPSE_dly, UTXVDE_dly, U1TDE0D3_dly, 
         U1TDE1CK_dly, U1TDE2D0_dly, U1TDE3D1_dly, U1TDE4D2_dly, U1TDE5D3_dly, 
         U1TDE6_dly, U1TDE7_dly, U1TXLPD_dly, U1TXTGE0_dly, U1TXTGE1_dly, 
         U1TXTGE2_dly, U1TXTGE3_dly, U1TXUPSE_dly, U1TXVDE_dly, U2TDE0D0_dly, 
         U2TDE1D1_dly, U2TDE2D2_dly, U2TDE3D3_dly, U2TDE4CK_dly, U2TDE5D0_dly, 
         U2TDE6D1_dly, U2TDE7D2_dly, U2TPDTE_dly, U2TXTGE0_dly, U2TXTGE1_dly, 
         U2TXTGE2_dly, U2TXTGE3_dly, U2TXUPSE_dly, U2TXVDE_dly, U3TDE0D3_dly, 
         U3TDE1D0_dly, U3TDE2D1_dly, U3TDE3D2_dly, U3TDE4D3_dly, U3TDE5CK_dly, 
         U3TDE6_dly, U3TDE7_dly, U3TXLPDT_dly, U3TXTGE0_dly, U3TXTGE1_dly, 
         U3TXTGE2_dly, U3TXTGE3_dly, U3TXULPS_dly, U3TXVD3_dly, 
         LMMIOFFSET0_dly, LMMICLK_dly, LMMIOFFSET1_dly, LMMIOFFSET2_dly, 
         LMMIOFFSET3_dly, LMMIOFFSET4_dly, LMMIREQUEST_dly, LMMIWDATA0_dly, 
         LMMIWDATA1_dly, LMMIWDATA2_dly, LMMIWDATA3_dly, LMMIWRRDN_dly;

  DPHY_CORE0004 
    \MIPI_DPHY_2_inst/lscc_mipi_dphy_inst/TRANSMITTER.lscc_mipi_wrapper_tx/HARD_IP.genblk1.u_DPHY_CIL_tx.DPHY_inst 
    ( .BITCKEXT(BITCKEXT), .CKN(CKN), .CKP(CKP), .CLKREF(CLKREF), .D0ACTIVE1(), 
    .D0ACTIVE0(), .D0BYTCNT9(), .D0BYTCNT8(), .D0BYTCNT7(), .D0BYTCNT6(), 
    .D0BYTCNT5(), .D0BYTCNT4(), .D0BYTCNT3(), .D0BYTCNT2(), .D0BYTCNT1(), 
    .D0BYTCNT0(), .D0ERRCNT9(), .D0ERRCNT8(), .D0ERRCNT7(), .D0ERRCNT6(), 
    .D0ERRCNT5(), .D0ERRCNT4(), .D0ERRCNT3(), .D0ERRCNT2(), .D0ERRCNT1(), 
    .D0ERRCNT0(), .D0PASS1(), .D0PASS0(), .D0VALID1(), .D0VALID0(), 
    .D1ACTIVE1(), .D1ACTIVE0(), .D1BYTCNT9(), .D1BYTCNT8(), .D1BYTCNT7(), 
    .D1BYTCNT6(), .D1BYTCNT5(), .D1BYTCNT4(), .D1BYTCNT3(), .D1BYTCNT2(), 
    .D1BYTCNT1(), .D1BYTCNT0(), .D1ERRCNT9(), .D1ERRCNT8(), .D1ERRCNT7(), 
    .D1ERRCNT6(), .D1ERRCNT5(), .D1ERRCNT4(), .D1ERRCNT3(), .D1ERRCNT2(), 
    .D1ERRCNT1(), .D1ERRCNT0(), .D1PASS1(), .D1PASS0(), .D1VALID1(), 
    .D1VALID0(), .D2ACTIVE1(), .D2ACTIVE0(), .D2BYTCNT9(), .D2BYTCNT8(), 
    .D2BYTCNT7(), .D2BYTCNT6(), .D2BYTCNT5(), .D2BYTCNT4(), .D2BYTCNT3(), 
    .D2BYTCNT2(), .D2BYTCNT1(), .D2BYTCNT0(), .D2ERRCNT9(), .D2ERRCNT8(), 
    .D2ERRCNT7(), .D2ERRCNT6(), .D2ERRCNT5(), .D2ERRCNT4(), .D2ERRCNT3(), 
    .D2ERRCNT2(), .D2ERRCNT1(), .D2ERRCNT0(), .D2PASS1(), .D2PASS0(), 
    .D2VALID1(), .D2VALID0(), .D3ACTIVE1(), .D3ACTIVE0(), .D3BYTCNT9(), 
    .D3BYTCNT8(), .D3BYTCNT7(), .D3BYTCNT6(), .D3BYTCNT5(), .D3BYTCNT4(), 
    .D3BYTCNT3(), .D3BYTCNT2(), .D3BYTCNT1(), .D3BYTCNT0(), .D3ERRCNT9(), 
    .D3ERRCNT8(), .D3ERRCNT7(), .D3ERRCNT6(), .D3ERRCNT5(), .D3ERRCNT4(), 
    .D3ERRCNT3(), .D3ERRCNT2(), .D3ERRCNT1(), .D3ERRCNT0(), .D3PASS1(), 
    .D3PASS0(), .D3VALID1(), .D3VALID0(), .DCTSTOUT9(), .DCTSTOUT8(), 
    .DCTSTOUT7(), .DCTSTOUT6(), .DCTSTOUT5(), .DCTSTOUT4(), .DCTSTOUT3(), 
    .DCTSTOUT2(), .DCTSTOUT1(), .DCTSTOUT0(), .DN0(DN0), .DN1(DN1), .DN2(DN2), 
    .DN3(DN3), .DP0(DP0), .DP1(DP1), .DP2(DP2), .DP3(DP3), .LOCK(), 
    .PDDPHY(PDDPHY), .PDPLL(PDPLL), .SCCLKIN(SCCLKIN), .SCRSTNIN(SCRSTNIN), 
    .UDIR(), .UED0THEN(UED0THEN), .UERCLP0(), .UERCLP1(), .UERCTRL(), .UERE(), 
    .UERSTHS(), .UERSSHS(), .UERSE(), .UFRXMODE(UFRXMODE), .UTXMDTX(UTXMDTX), 
    .URXACTHS(), .URXCKE(), .URXCKINE(URXCKINE), .URXDE7(), .URXDE6(), 
    .URXDE5(), .URXDE4(), .URXDE3(), .URXDE2(), .URXDE1(), .URXDE0(), 
    .URXDHS15(), .URXDHS14(), .URXDHS13(), .URXDHS12(), .URXDHS11(), 
    .URXDHS10(), .URXDHS9(), .URXDHS8(), .URXDHS7(), .URXDHS6(), .URXDHS5(), 
    .URXDHS4(), .URXDHS3(), .URXDHS2(), .URXDHS1(), .URXDHS0(), .URXLPDTE(), 
    .URXSKCHS(), .URXDRX(), .URXSHS3(), .URXSHS2(), .URXSHS1(), .URXSHS0(), 
    .URE0D3DP(), .URE1D3DN(), .URE2CKDP(), .URE3CKDN(), .URXULPSE(), .URXVDE(), 
    .URXVDHS3(), .URXVDHS2(), .URXVDHS1(), .URXVDHS0(), .USSTT(), 
    .UTDIS(UTDIS), .UTXCKE(UTXCKE_dly), .UDE0D0TN(UDE0D0TN_dly), 
    .UDE1D1TN(UDE1D1TN_dly), .UDE2D2TN(UDE2D2TN_dly), .UDE3D3TN(UDE3D3TN_dly), 
    .UDE4CKTN(UDE4CKTN_dly), .UDE5D0RN(UDE5D0RN_dly), .UDE6D1RN(UDE6D1RN_dly), 
    .UDE7D2RN(UDE7D2RN_dly), .UTXDHS31(UTXDHS31), .UTXDHS30(UTXDHS30), 
    .UTXDHS29(UTXDHS29), .UTXDHS28(UTXDHS28), .UTXDHS27(UTXDHS27), 
    .UTXDHS26(UTXDHS26), .UTXDHS25(UTXDHS25), .UTXDHS24(UTXDHS24), 
    .UTXDHS23(UTXDHS23), .UTXDHS22(UTXDHS22), .UTXDHS21(UTXDHS21), 
    .UTXDHS20(UTXDHS20), .UTXDHS19(UTXDHS19), .UTXDHS18(UTXDHS18), 
    .UTXDHS17(UTXDHS17), .UTXDHS16(UTXDHS16), .UTXDHS15(UTXDHS15), 
    .UTXDHS14(UTXDHS14), .UTXDHS13(UTXDHS13), .UTXDHS12(UTXDHS12), 
    .UTXDHS11(UTXDHS11), .UTXDHS10(UTXDHS10), .UTXDHS9(UTXDHS9), 
    .UTXDHS8(UTXDHS8), .UTXDHS7(UTXDHS7), .UTXDHS6(UTXDHS6), .UTXDHS5(UTXDHS5), 
    .UTXDHS4(UTXDHS4), .UTXDHS3(UTXDHS3), .UTXDHS2(UTXDHS2), .UTXDHS1(UTXDHS1), 
    .UTXDHS0(UTXDHS0), .UTXENER(UTXENER_dly), .UTXRRS(), .UTXRYP(), .UTXRYSK(), 
    .UTXRD0EN(UTXRD0EN_dly), .UTRD0SEN(UTRD0SEN), .UTXSKD0N(UTXSKD0N), 
    .UTXTGE0(UTXTGE0_dly), .UTXTGE1(UTXTGE1_dly), .UTXTGE2(UTXTGE2_dly), 
    .UTXTGE3(UTXTGE3_dly), .UTXULPSE(UTXULPSE_dly), .UTXUPSEX(UTXUPSEX), 
    .UTXVDE(UTXVDE_dly), .UTXWVDHS3(UTXWVDHS3), .UTXWVDHS2(UTXWVDHS2), 
    .UTXWVDHS1(UTXWVDHS1), .UTXWVDHS0(UTXWVDHS0), .UUSAN(), .U1DIR(), 
    .U1ENTHEN(U1ENTHEN), .U1ERCLP0(), .U1ERCLP1(), .U1ERCTRL(), .U1ERE(), 
    .U1ERSTHS(), .U1ERSSHS(), .U1ERSE(), .U1FRXMD(U1FRXMD), .U1FTXST(U1FTXST), 
    .U1RXATHS(), .U1RXCKE(), .U1RXDE7(), .U1RXDE6(), .U1RXDE5(), .U1RXDE4(), 
    .U1RXDE3(), .U1RXDE2(), .U1RXDE1(), .U1RXDE0(), .U1RXDHS15(), .U1RXDHS14(), 
    .U1RXDHS13(), .U1RXDHS12(), .U1RXDHS11(), .U1RXDHS10(), .U1RXDHS9(), 
    .U1RXDHS8(), .U1RXDHS7(), .U1RXDHS6(), .U1RXDHS5(), .U1RXDHS4(), 
    .U1RXDHS3(), .U1RXDHS2(), .U1RXDHS1(), .U1RXDHS0(), .U1RXDTE(), .U1RXSKS(), 
    .U1RXSK(), .U1RXSHS3(), .U1RXSHS2(), .U1RXSHS1(), .U1RXSHS0(), .U1RE0D(), 
    .U1RE1CN(), .U1RE2D(), .U1RE3N(), .U1RXUPSE(), .U1RXVDE(), .U1RXVDHS3(), 
    .U1RXVDHS2(), .U1RXVDHS1(), .U1RXVDHS0(), .U1SSTT(), .U1TDIS(U1TDIS), 
    .U1TREQ(U1TREQ), .U1TDE0D3(U1TDE0D3_dly), .U1TDE1CK(U1TDE1CK_dly), 
    .U1TDE2D0(U1TDE2D0_dly), .U1TDE3D1(U1TDE3D1_dly), .U1TDE4D2(U1TDE4D2_dly), 
    .U1TDE5D3(U1TDE5D3_dly), .U1TDE6(U1TDE6_dly), .U1TDE7(U1TDE7_dly), 
    .U1TXDHS31(U1TXDHS31), .U1TXDHS30(U1TXDHS30), .U1TXDHS29(U1TXDHS29), 
    .U1TXDHS28(U1TXDHS28), .U1TXDHS27(U1TXDHS27), .U1TXDHS26(U1TXDHS26), 
    .U1TXDHS25(U1TXDHS25), .U1TXDHS24(U1TXDHS24), .U1TXDHS23(U1TXDHS23), 
    .U1TXDHS22(U1TXDHS22), .U1TXDHS21(U1TXDHS21), .U1TXDHS20(U1TXDHS20), 
    .U1TXDHS19(U1TXDHS19), .U1TXDHS18(U1TXDHS18), .U1TXDHS17(U1TXDHS17), 
    .U1TXDHS16(U1TXDHS16), .U1TXDHS15(U1TXDHS15), .U1TXDHS14(U1TXDHS14), 
    .U1TXDHS13(U1TXDHS13), .U1TXDHS12(U1TXDHS12), .U1TXDHS11(U1TXDHS11), 
    .U1TXDHS10(U1TXDHS10), .U1TXDHS9(U1TXDHS9), .U1TXDHS8(U1TXDHS8), 
    .U1TXDHS7(U1TXDHS7), .U1TXDHS6(U1TXDHS6), .U1TXDHS5(U1TXDHS5), 
    .U1TXDHS4(U1TXDHS4), .U1TXDHS3(U1TXDHS3), .U1TXDHS2(U1TXDHS2), 
    .U1TXDHS1(U1TXDHS1), .U1TXDHS0(U1TXDHS0), .U1TXLPD(U1TXLPD_dly), 
    .U1TXRYE(), .U1TXRY(), .U1TXRYSK(), .U1TXREQ(U1TXREQ), .U1TXREQH(U1TXREQH), 
    .U1TXSK(U1TXSK), .U1TXTGE0(U1TXTGE0_dly), .U1TXTGE1(U1TXTGE1_dly), 
    .U1TXTGE2(U1TXTGE2_dly), .U1TXTGE3(U1TXTGE3_dly), .U1TXUPSE(U1TXUPSE_dly), 
    .U1TXUPSX(U1TXUPSX), .U1TXVDE(U1TXVDE_dly), .U1TXWVHS3(U1TXWVHS3), 
    .U1TXWVHS2(U1TXWVHS2), .U1TXWVHS1(U1TXWVHS1), .U1TXWVHS0(U1TXWVHS0), 
    .U1USAN(), .U2DIR(), .U2END2(U2END2), .U2ERCLP0(), .U2ERCLP1(), 
    .U2ERCTRL(), .U2ERE(), .U2ERSTHS(), .U2ERSSHS(), .U2ERSE(), 
    .U2FRXMD(U2FRXMD), .U2FTXST(U2FTXST), .U2RXACHS(), .U2RXCKE(), .U2RXDE7(), 
    .U2RXDE6(), .U2RXDE5(), .U2RXDE4(), .U2RXDE3(), .U2RXDE2(), .U2RXDE1(), 
    .U2RXDE0(), .U2RXDHS15(), .U2RXDHS14(), .U2RXDHS13(), .U2RXDHS12(), 
    .U2RXDHS11(), .U2RXDHS10(), .U2RXDHS9(), .U2RXDHS8(), .U2RXDHS7(), 
    .U2RXDHS6(), .U2RXDHS5(), .U2RXDHS4(), .U2RXDHS3(), .U2RXDHS2(), 
    .U2RXDHS1(), .U2RXDHS0(), .U2RPDTE(), .U2RXSK(), .U2RXSKC(), .U2RXSHS3(), 
    .U2RXSHS2(), .U2RXSHS1(), .U2RXSHS0(), .U2RE0D2(), .U2RE1D2(), .U2RE2D3(), 
    .U2RE3D3(), .U2RXUPSE(), .U2RXVDE(), .U2RXVDHS3(), .U2RXVDHS2(), 
    .U2RXVDHS1(), .U2RXVDHS0(), .U2SSTT(), .U2TDIS(U2TDIS), .U2TREQ(U2TREQ), 
    .U2TDE0D0(U2TDE0D0_dly), .U2TDE1D1(U2TDE1D1_dly), .U2TDE2D2(U2TDE2D2_dly), 
    .U2TDE3D3(U2TDE3D3_dly), .U2TDE4CK(U2TDE4CK_dly), .U2TDE5D0(U2TDE5D0_dly), 
    .U2TDE6D1(U2TDE6D1_dly), .U2TDE7D2(U2TDE7D2_dly), .U2TXDHS31(U2TXDHS31), 
    .U2TXDHS30(U2TXDHS30), .U2TXDHS29(U2TXDHS29), .U2TXDHS28(U2TXDHS28), 
    .U2TXDHS27(U2TXDHS27), .U2TXDHS26(U2TXDHS26), .U2TXDHS25(U2TXDHS25), 
    .U2TXDHS24(U2TXDHS24), .U2TXDHS23(U2TXDHS23), .U2TXDHS22(U2TXDHS22), 
    .U2TXDHS21(U2TXDHS21), .U2TXDHS20(U2TXDHS20), .U2TXDHS19(U2TXDHS19), 
    .U2TXDHS18(U2TXDHS18), .U2TXDHS17(U2TXDHS17), .U2TXDHS16(U2TXDHS16), 
    .U2TXDHS15(U2TXDHS15), .U2TXDHS14(U2TXDHS14), .U2TXDHS13(U2TXDHS13), 
    .U2TXDHS12(U2TXDHS12), .U2TXDHS11(U2TXDHS11), .U2TXDHS10(U2TXDHS10), 
    .U2TXDHS9(U2TXDHS9), .U2TXDHS8(U2TXDHS8), .U2TXDHS7(U2TXDHS7), 
    .U2TXDHS6(U2TXDHS6), .U2TXDHS5(U2TXDHS5), .U2TXDHS4(U2TXDHS4), 
    .U2TXDHS3(U2TXDHS3), .U2TXDHS2(U2TXDHS2), .U2TXDHS1(U2TXDHS1), 
    .U2TXDHS0(U2TXDHS0), .U2TPDTE(U2TPDTE_dly), .U2TXRYE(), .U2TXRYH(), 
    .U2TXRYSK(), .U2TXREQ(U2TXREQ), .U2TXREQH(U2TXREQH), .U2TXSKC(U2TXSKC), 
    .U2TXTGE0(U2TXTGE0_dly), .U2TXTGE1(U2TXTGE1_dly), .U2TXTGE2(U2TXTGE2_dly), 
    .U2TXTGE3(U2TXTGE3_dly), .U2TXUPSE(U2TXUPSE_dly), .U2TXUPSX(U2TXUPSX), 
    .U2TXVDE(U2TXVDE_dly), .U2TXWVHS3(U2TXWVHS3), .U2TXWVHS2(U2TXWVHS2), 
    .U2TXWVHS1(U2TXWVHS1), .U2TXWVHS0(U2TXWVHS0), .U2USAN(), .U3DIR(), 
    .U3END3(U3END3), .U3ERCLP0(), .U3ERCLP1(), .U3ERCTRL(), .U3ERE(), 
    .U3ERSTHS(), .U3ERSSHS(), .U3ERSE(), .U3FRXMD(U3FRXMD), .U3FTXST(U3FTXST), 
    .U3RXATHS(), .U3RXCKE(), .U3RXDE7(), .U3RXDE6(), .U3RXDE5(), .U3RXDE4(), 
    .U3RXDE3(), .U3RXDE2(), .U3RXDE1(), .U3RXDE0(), .U3RXDHS15(), .U3RXDHS14(), 
    .U3RXDHS13(), .U3RXDHS12(), .U3RXDHS11(), .U3RXDHS10(), .U3RXDHS9(), 
    .U3RXDHS8(), .U3RXDHS7(), .U3RXDHS6(), .U3RXDHS5(), .U3RXDHS4(), 
    .U3RXDHS3(), .U3RXDHS2(), .U3RXDHS1(), .U3RXDHS0(), .U3RPDTE(), .U3RXSK(), 
    .U3RXSKC(), .U3RXSHS3(), .U3RXSHS2(), .U3RXSHS1(), .U3RXSHS0(), .U3RE0CK(), 
    .U3RE1CK(), .U3RE2(), .U3RE3(), .U3RXUPSE(), .U3RXVDE(), .U3RXVDHS3(), 
    .U3RXVDHS2(), .U3RXVDHS1(), .U3RXVDHS0(), .U3SSTT(), .U3TDISD2(U3TDISD2), 
    .U3TREQD2(U3TREQD2), .U3TDE0D3(U3TDE0D3_dly), .U3TDE1D0(U3TDE1D0_dly), 
    .U3TDE2D1(U3TDE2D1_dly), .U3TDE3D2(U3TDE3D2_dly), .U3TDE4D3(U3TDE4D3_dly), 
    .U3TDE5CK(U3TDE5CK_dly), .U3TDE6(U3TDE6_dly), .U3TDE7(U3TDE7_dly), 
    .U3TXDHS31(U3TXDHS31), .U3TXDHS30(U3TXDHS30), .U3TXDHS29(U3TXDHS29), 
    .U3TXDHS28(U3TXDHS28), .U3TXDHS27(U3TXDHS27), .U3TXDHS26(U3TXDHS26), 
    .U3TXDHS25(U3TXDHS25), .U3TXDHS24(U3TXDHS24), .U3TXDHS23(U3TXDHS23), 
    .U3TXDHS22(U3TXDHS22), .U3TXDHS21(U3TXDHS21), .U3TXDHS20(U3TXDHS20), 
    .U3TXDHS19(U3TXDHS19), .U3TXDHS18(U3TXDHS18), .U3TXDHS17(U3TXDHS17), 
    .U3TXDHS16(U3TXDHS16), .U3TXDHS15(U3TXDHS15), .U3TXDHS14(U3TXDHS14), 
    .U3TXDHS13(U3TXDHS13), .U3TXDHS12(U3TXDHS12), .U3TXDHS11(U3TXDHS11), 
    .U3TXDHS10(U3TXDHS10), .U3TXDHS9(U3TXDHS9), .U3TXDHS8(U3TXDHS8), 
    .U3TXDHS7(U3TXDHS7), .U3TXDHS6(U3TXDHS6), .U3TXDHS5(U3TXDHS5), 
    .U3TXDHS4(U3TXDHS4), .U3TXDHS3(U3TXDHS3), .U3TXDHS2(U3TXDHS2), 
    .U3TXDHS1(U3TXDHS1), .U3TXDHS0(U3TXDHS0), .U3TXLPDT(U3TXLPDT_dly), 
    .U3TXRY(), .U3TXRYHS(), .U3TXRYSK(), .U3TXREQ(U3TXREQ), 
    .U3TXREQH(U3TXREQH), .U3TXSKC(U3TXSKC), .U3TXTGE0(U3TXTGE0_dly), 
    .U3TXTGE1(U3TXTGE1_dly), .U3TXTGE2(U3TXTGE2_dly), .U3TXTGE3(U3TXTGE3_dly), 
    .U3TXULPS(U3TXULPS_dly), .U3TXUPSX(U3TXUPSX), .U3TXVD3(U3TXVD3_dly), 
    .U3TXWVHS3(U3TXWVHS3), .U3TXWVHS2(U3TXWVHS2), .U3TXWVHS1(U3TXWVHS1), 
    .U3TXWVHS0(U3TXWVHS0), .U3USAN(), .UCENCK(UCENCK), .UCRXCKAT(), 
    .UCRXUCKN(), .UCSSTT(), .UCTXREQH(UCTXREQH), .UCTXUPSC(UCTXUPSC), 
    .UCTXUPSX(UCTXUPSX), .UCUSAN(), .SCANCLK(SCANCLK), .SCANRST(SCANRST), 
    .LMMICLK(LMMICLK_dly), .LMMIOFFSET4(LMMIOFFSET4_dly), 
    .LMMIOFFSET3(LMMIOFFSET3_dly), .LMMIOFFSET2(LMMIOFFSET2_dly), 
    .LMMIOFFSET1(LMMIOFFSET1_dly), .LMMIOFFSET0(LMMIOFFSET0_dly), 
    .LMMIRDATA3(), .LMMIRDATA2(), .LMMIRDATA1(), .LMMIRDATA0(), 
    .LMMIRDATAVALID(), .LMMIREADY(), .LMMIREQUEST(LMMIREQUEST_dly), 
    .LMMIRESETN(LMMIRESETN_NOTIN), .LMMIWDATA3(LMMIWDATA3_dly), 
    .LMMIWDATA2(LMMIWDATA2_dly), .LMMIWDATA1(LMMIWDATA1_dly), 
    .LMMIWDATA0(LMMIWDATA0_dly), .LMMIWRRDN(LMMIWRRDN_dly), .LTSTEN(LTSTEN), 
    .LTSTLANE1(LTSTLANE1), .LTSTLANE0(LTSTLANE0), .URWDCKHS(), 
    .UTRNREQ(UTRNREQ), .UTWDCKHS(), .UCRXWCHS(), .OPCGLDCK(OPCGLDCK), 
    .CLKLBACT());
  inverter LMMIRESETN_INVERTERIN( .I(LMMIRESETN), .Z(LMMIRESETN_NOTIN));

  specify
    $setuphold 
      (posedge LMMICLK, LMMIOFFSET0, 0:0:0, 0:0:0,,,, LMMICLK_dly, LMMIOFFSET0_dly);
    $setuphold 
      (posedge LMMICLK, LMMIOFFSET1, 0:0:0, 0:0:0,,,, LMMICLK_dly, LMMIOFFSET1_dly);
    $setuphold 
      (posedge LMMICLK, LMMIOFFSET2, 0:0:0, 0:0:0,,,, LMMICLK_dly, LMMIOFFSET2_dly);
    $setuphold 
      (posedge LMMICLK, LMMIOFFSET3, 0:0:0, 0:0:0,,,, LMMICLK_dly, LMMIOFFSET3_dly);
    $setuphold 
      (posedge LMMICLK, LMMIOFFSET4, 0:0:0, 0:0:0,,,, LMMICLK_dly, LMMIOFFSET4_dly);
    $setuphold 
      (posedge LMMICLK, LMMIREQUEST, 0:0:0, 0:0:0,,,, LMMICLK_dly, LMMIREQUEST_dly);
    $setuphold 
      (posedge LMMICLK, LMMIWDATA0, 0:0:0, 0:0:0,,,, LMMICLK_dly, LMMIWDATA0_dly);
    $setuphold 
      (posedge LMMICLK, LMMIWDATA1, 0:0:0, 0:0:0,,,, LMMICLK_dly, LMMIWDATA1_dly);
    $setuphold 
      (posedge LMMICLK, LMMIWDATA2, 0:0:0, 0:0:0,,,, LMMICLK_dly, LMMIWDATA2_dly);
    $setuphold 
      (posedge LMMICLK, LMMIWDATA3, 0:0:0, 0:0:0,,,, LMMICLK_dly, LMMIWDATA3_dly);
    $setuphold 
      (posedge LMMICLK, LMMIWRRDN, 0:0:0, 0:0:0,,,, LMMICLK_dly, LMMIWRRDN_dly);
    $width (posedge UTXCKE, 0:0:0);
    $width (negedge UTXCKE, 0:0:0);
    $width (posedge LMMICLK, 0:0:0);
    $width (negedge LMMICLK, 0:0:0);
    $width (posedge CKN, 0:0:0);
    $width (negedge CKN, 0:0:0);
    $width (posedge CKP, 0:0:0);
    $width (negedge CKP, 0:0:0);
    $setuphold 
      (negedge UTXCKE, UDE0D0TN, 0:0:0, 0:0:0,,,, UTXCKE_dly, UDE0D0TN_dly);
    $setuphold 
      (negedge UTXCKE, UDE1D1TN, 0:0:0, 0:0:0,,,, UTXCKE_dly, UDE1D1TN_dly);
    $setuphold 
      (negedge UTXCKE, UDE2D2TN, 0:0:0, 0:0:0,,,, UTXCKE_dly, UDE2D2TN_dly);
    $setuphold 
      (negedge UTXCKE, UDE3D3TN, 0:0:0, 0:0:0,,,, UTXCKE_dly, UDE3D3TN_dly);
    $setuphold 
      (negedge UTXCKE, UDE4CKTN, 0:0:0, 0:0:0,,,, UTXCKE_dly, UDE4CKTN_dly);
    $setuphold 
      (negedge UTXCKE, UDE5D0RN, 0:0:0, 0:0:0,,,, UTXCKE_dly, UDE5D0RN_dly);
    $setuphold 
      (negedge UTXCKE, UDE6D1RN, 0:0:0, 0:0:0,,,, UTXCKE_dly, UDE6D1RN_dly);
    $setuphold 
      (negedge UTXCKE, UDE7D2RN, 0:0:0, 0:0:0,,,, UTXCKE_dly, UDE7D2RN_dly);
    $setuphold 
      (negedge UTXCKE, UTXENER, 0:0:0, 0:0:0,,,, UTXCKE_dly, UTXENER_dly);
    $setuphold 
      (negedge UTXCKE, UTXRD0EN, 0:0:0, 0:0:0,,,, UTXCKE_dly, UTXRD0EN_dly);
    $setuphold 
      (negedge UTXCKE, UTXTGE0, 0:0:0, 0:0:0,,,, UTXCKE_dly, UTXTGE0_dly);
    $setuphold 
      (negedge UTXCKE, UTXTGE1, 0:0:0, 0:0:0,,,, UTXCKE_dly, UTXTGE1_dly);
    $setuphold 
      (negedge UTXCKE, UTXTGE2, 0:0:0, 0:0:0,,,, UTXCKE_dly, UTXTGE2_dly);
    $setuphold 
      (negedge UTXCKE, UTXTGE3, 0:0:0, 0:0:0,,,, UTXCKE_dly, UTXTGE3_dly);
    $setuphold 
      (negedge UTXCKE, UTXULPSE, 0:0:0, 0:0:0,,,, UTXCKE_dly, UTXULPSE_dly);
    $setuphold 
      (negedge UTXCKE, UTXVDE, 0:0:0, 0:0:0,,,, UTXCKE_dly, UTXVDE_dly);
    $setuphold 
      (negedge UTXCKE, U1TDE0D3, 0:0:0, 0:0:0,,,, UTXCKE_dly, U1TDE0D3_dly);
    $setuphold 
      (negedge UTXCKE, U1TDE1CK, 0:0:0, 0:0:0,,,, UTXCKE_dly, U1TDE1CK_dly);
    $setuphold 
      (negedge UTXCKE, U1TDE2D0, 0:0:0, 0:0:0,,,, UTXCKE_dly, U1TDE2D0_dly);
    $setuphold 
      (negedge UTXCKE, U1TDE3D1, 0:0:0, 0:0:0,,,, UTXCKE_dly, U1TDE3D1_dly);
    $setuphold 
      (negedge UTXCKE, U1TDE4D2, 0:0:0, 0:0:0,,,, UTXCKE_dly, U1TDE4D2_dly);
    $setuphold 
      (negedge UTXCKE, U1TDE5D3, 0:0:0, 0:0:0,,,, UTXCKE_dly, U1TDE5D3_dly);
    $setuphold 
      (negedge UTXCKE, U1TDE6, 0:0:0, 0:0:0,,,, UTXCKE_dly, U1TDE6_dly);
    $setuphold 
      (negedge UTXCKE, U1TDE7, 0:0:0, 0:0:0,,,, UTXCKE_dly, U1TDE7_dly);
    $setuphold 
      (negedge UTXCKE, U1TXLPD, 0:0:0, 0:0:0,,,, UTXCKE_dly, U1TXLPD_dly);
    $setuphold 
      (negedge UTXCKE, U1TXTGE0, 0:0:0, 0:0:0,,,, UTXCKE_dly, U1TXTGE0_dly);
    $setuphold 
      (negedge UTXCKE, U1TXTGE1, 0:0:0, 0:0:0,,,, UTXCKE_dly, U1TXTGE1_dly);
    $setuphold 
      (negedge UTXCKE, U1TXTGE2, 0:0:0, 0:0:0,,,, UTXCKE_dly, U1TXTGE2_dly);
    $setuphold 
      (negedge UTXCKE, U1TXTGE3, 0:0:0, 0:0:0,,,, UTXCKE_dly, U1TXTGE3_dly);
    $setuphold 
      (negedge UTXCKE, U1TXUPSE, 0:0:0, 0:0:0,,,, UTXCKE_dly, U1TXUPSE_dly);
    $setuphold 
      (negedge UTXCKE, U1TXVDE, 0:0:0, 0:0:0,,,, UTXCKE_dly, U1TXVDE_dly);
    $setuphold 
      (negedge UTXCKE, U2TDE0D0, 0:0:0, 0:0:0,,,, UTXCKE_dly, U2TDE0D0_dly);
    $setuphold 
      (negedge UTXCKE, U2TDE1D1, 0:0:0, 0:0:0,,,, UTXCKE_dly, U2TDE1D1_dly);
    $setuphold 
      (negedge UTXCKE, U2TDE2D2, 0:0:0, 0:0:0,,,, UTXCKE_dly, U2TDE2D2_dly);
    $setuphold 
      (negedge UTXCKE, U2TDE3D3, 0:0:0, 0:0:0,,,, UTXCKE_dly, U2TDE3D3_dly);
    $setuphold 
      (negedge UTXCKE, negedge U2TDE4CK, 0:0:0, 0:0:0,,,, UTXCKE_dly, U2TDE4CK_dly);
    $setuphold 
      (negedge UTXCKE, U2TDE5D0, 0:0:0, 0:0:0,,,, UTXCKE_dly, U2TDE5D0_dly);
    $setuphold 
      (negedge UTXCKE, U2TDE6D1, 0:0:0, 0:0:0,,,, UTXCKE_dly, U2TDE6D1_dly);
    $setuphold 
      (negedge UTXCKE, U2TDE7D2, 0:0:0, 0:0:0,,,, UTXCKE_dly, U2TDE7D2_dly);
    $setuphold 
      (negedge UTXCKE, U2TPDTE, 0:0:0, 0:0:0,,,, UTXCKE_dly, U2TPDTE_dly);
    $setuphold 
      (negedge UTXCKE, U2TXTGE0, 0:0:0, 0:0:0,,,, UTXCKE_dly, U2TXTGE0_dly);
    $setuphold 
      (negedge UTXCKE, U2TXTGE1, 0:0:0, 0:0:0,,,, UTXCKE_dly, U2TXTGE1_dly);
    $setuphold 
      (negedge UTXCKE, U2TXTGE2, 0:0:0, 0:0:0,,,, UTXCKE_dly, U2TXTGE2_dly);
    $setuphold 
      (negedge UTXCKE, U2TXTGE3, 0:0:0, 0:0:0,,,, UTXCKE_dly, U2TXTGE3_dly);
    $setuphold 
      (negedge UTXCKE, U2TXUPSE, 0:0:0, 0:0:0,,,, UTXCKE_dly, U2TXUPSE_dly);
    $setuphold 
      (negedge UTXCKE, U2TXVDE, 0:0:0, 0:0:0,,,, UTXCKE_dly, U2TXVDE_dly);
    $setuphold 
      (negedge UTXCKE, U3TDE0D3, 0:0:0, 0:0:0,,,, UTXCKE_dly, U3TDE0D3_dly);
    $setuphold 
      (negedge UTXCKE, U3TDE1D0, 0:0:0, 0:0:0,,,, UTXCKE_dly, U3TDE1D0_dly);
    $setuphold 
      (negedge UTXCKE, U3TDE2D1, 0:0:0, 0:0:0,,,, UTXCKE_dly, U3TDE2D1_dly);
    $setuphold 
      (negedge UTXCKE, U3TDE3D2, 0:0:0, 0:0:0,,,, UTXCKE_dly, U3TDE3D2_dly);
    $setuphold 
      (negedge UTXCKE, U3TDE4D3, 0:0:0, 0:0:0,,,, UTXCKE_dly, U3TDE4D3_dly);
    $setuphold 
      (negedge UTXCKE, U3TDE5CK, 0:0:0, 0:0:0,,,, UTXCKE_dly, U3TDE5CK_dly);
    $setuphold 
      (negedge UTXCKE, U3TDE6, 0:0:0, 0:0:0,,,, UTXCKE_dly, U3TDE6_dly);
    $setuphold 
      (negedge UTXCKE, U3TDE7, 0:0:0, 0:0:0,,,, UTXCKE_dly, U3TDE7_dly);
    $setuphold 
      (negedge UTXCKE, U3TXLPDT, 0:0:0, 0:0:0,,,, UTXCKE_dly, U3TXLPDT_dly);
    $setuphold 
      (negedge UTXCKE, U3TXTGE0, 0:0:0, 0:0:0,,,, UTXCKE_dly, U3TXTGE0_dly);
    $setuphold 
      (negedge UTXCKE, U3TXTGE1, 0:0:0, 0:0:0,,,, UTXCKE_dly, U3TXTGE1_dly);
    $setuphold 
      (negedge UTXCKE, U3TXTGE2, 0:0:0, 0:0:0,,,, UTXCKE_dly, U3TXTGE2_dly);
    $setuphold 
      (negedge UTXCKE, U3TXTGE3, 0:0:0, 0:0:0,,,, UTXCKE_dly, U3TXTGE3_dly);
    $setuphold 
      (negedge UTXCKE, U3TXULPS, 0:0:0, 0:0:0,,,, UTXCKE_dly, U3TXULPS_dly);
    $setuphold 
      (negedge UTXCKE, U3TXVD3, 0:0:0, 0:0:0,,,, UTXCKE_dly, U3TXVD3_dly);
  endspecify

endmodule

module DPHY_CORE0004 ( input BITCKEXT, inout CKN, CKP, input CLKREF, output 
    D0ACTIVE1, D0ACTIVE0, D0BYTCNT9, D0BYTCNT8, D0BYTCNT7, D0BYTCNT6, 
    D0BYTCNT5, D0BYTCNT4, D0BYTCNT3, D0BYTCNT2, D0BYTCNT1, D0BYTCNT0, 
    D0ERRCNT9, D0ERRCNT8, D0ERRCNT7, D0ERRCNT6, D0ERRCNT5, D0ERRCNT4, 
    D0ERRCNT3, D0ERRCNT2, D0ERRCNT1, D0ERRCNT0, D0PASS1, D0PASS0, D0VALID1, 
    D0VALID0, D1ACTIVE1, D1ACTIVE0, D1BYTCNT9, D1BYTCNT8, D1BYTCNT7, D1BYTCNT6, 
    D1BYTCNT5, D1BYTCNT4, D1BYTCNT3, D1BYTCNT2, D1BYTCNT1, D1BYTCNT0, 
    D1ERRCNT9, D1ERRCNT8, D1ERRCNT7, D1ERRCNT6, D1ERRCNT5, D1ERRCNT4, 
    D1ERRCNT3, D1ERRCNT2, D1ERRCNT1, D1ERRCNT0, D1PASS1, D1PASS0, D1VALID1, 
    D1VALID0, D2ACTIVE1, D2ACTIVE0, D2BYTCNT9, D2BYTCNT8, D2BYTCNT7, D2BYTCNT6, 
    D2BYTCNT5, D2BYTCNT4, D2BYTCNT3, D2BYTCNT2, D2BYTCNT1, D2BYTCNT0, 
    D2ERRCNT9, D2ERRCNT8, D2ERRCNT7, D2ERRCNT6, D2ERRCNT5, D2ERRCNT4, 
    D2ERRCNT3, D2ERRCNT2, D2ERRCNT1, D2ERRCNT0, D2PASS1, D2PASS0, D2VALID1, 
    D2VALID0, D3ACTIVE1, D3ACTIVE0, D3BYTCNT9, D3BYTCNT8, D3BYTCNT7, D3BYTCNT6, 
    D3BYTCNT5, D3BYTCNT4, D3BYTCNT3, D3BYTCNT2, D3BYTCNT1, D3BYTCNT0, 
    D3ERRCNT9, D3ERRCNT8, D3ERRCNT7, D3ERRCNT6, D3ERRCNT5, D3ERRCNT4, 
    D3ERRCNT3, D3ERRCNT2, D3ERRCNT1, D3ERRCNT0, D3PASS1, D3PASS0, D3VALID1, 
    D3VALID0, DCTSTOUT9, DCTSTOUT8, DCTSTOUT7, DCTSTOUT6, DCTSTOUT5, DCTSTOUT4, 
    DCTSTOUT3, DCTSTOUT2, DCTSTOUT1, DCTSTOUT0, inout DN0, DN1, DN2, DN3, DP0, 
    DP1, DP2, DP3, output LOCK, input PDDPHY, PDPLL, SCCLKIN, SCRSTNIN, 
    output UDIR, input UED0THEN, output UERCLP0, UERCLP1, UERCTRL, UERE, 
    UERSTHS, UERSSHS, UERSE, input UFRXMODE, UTXMDTX, output URXACTHS, URXCKE, 
    input URXCKINE, output URXDE7, URXDE6, URXDE5, URXDE4, URXDE3, URXDE2, 
    URXDE1, URXDE0, URXDHS15, URXDHS14, URXDHS13, URXDHS12, URXDHS11, URXDHS10, 
    URXDHS9, URXDHS8, URXDHS7, URXDHS6, URXDHS5, URXDHS4, URXDHS3, URXDHS2, 
    URXDHS1, URXDHS0, URXLPDTE, URXSKCHS, URXDRX, URXSHS3, URXSHS2, URXSHS1, 
    URXSHS0, URE0D3DP, URE1D3DN, URE2CKDP, URE3CKDN, URXULPSE, URXVDE, 
    URXVDHS3, URXVDHS2, URXVDHS1, URXVDHS0, USSTT, input UTDIS, UTXCKE, 
    UDE0D0TN, UDE1D1TN, UDE2D2TN, UDE3D3TN, UDE4CKTN, UDE5D0RN, UDE6D1RN, 
    UDE7D2RN, UTXDHS31, UTXDHS30, UTXDHS29, UTXDHS28, UTXDHS27, UTXDHS26, 
    UTXDHS25, UTXDHS24, UTXDHS23, UTXDHS22, UTXDHS21, UTXDHS20, UTXDHS19, 
    UTXDHS18, UTXDHS17, UTXDHS16, UTXDHS15, UTXDHS14, UTXDHS13, UTXDHS12, 
    UTXDHS11, UTXDHS10, UTXDHS9, UTXDHS8, UTXDHS7, UTXDHS6, UTXDHS5, UTXDHS4, 
    UTXDHS3, UTXDHS2, UTXDHS1, UTXDHS0, UTXENER, output UTXRRS, UTXRYP, 
    UTXRYSK, input UTXRD0EN, UTRD0SEN, UTXSKD0N, UTXTGE0, UTXTGE1, UTXTGE2, 
    UTXTGE3, UTXULPSE, UTXUPSEX, UTXVDE, UTXWVDHS3, UTXWVDHS2, UTXWVDHS1, 
    UTXWVDHS0, output UUSAN, U1DIR, input U1ENTHEN, output U1ERCLP0, U1ERCLP1, 
    U1ERCTRL, U1ERE, U1ERSTHS, U1ERSSHS, U1ERSE, input U1FRXMD, U1FTXST, 
    output U1RXATHS, U1RXCKE, U1RXDE7, U1RXDE6, U1RXDE5, U1RXDE4, U1RXDE3, 
    U1RXDE2, U1RXDE1, U1RXDE0, U1RXDHS15, U1RXDHS14, U1RXDHS13, U1RXDHS12, 
    U1RXDHS11, U1RXDHS10, U1RXDHS9, U1RXDHS8, U1RXDHS7, U1RXDHS6, U1RXDHS5, 
    U1RXDHS4, U1RXDHS3, U1RXDHS2, U1RXDHS1, U1RXDHS0, U1RXDTE, U1RXSKS, U1RXSK, 
    U1RXSHS3, U1RXSHS2, U1RXSHS1, U1RXSHS0, U1RE0D, U1RE1CN, U1RE2D, U1RE3N, 
    U1RXUPSE, U1RXVDE, U1RXVDHS3, U1RXVDHS2, U1RXVDHS1, U1RXVDHS0, U1SSTT, 
    input U1TDIS, U1TREQ, U1TDE0D3, U1TDE1CK, U1TDE2D0, U1TDE3D1, U1TDE4D2, 
    U1TDE5D3, U1TDE6, U1TDE7, U1TXDHS31, U1TXDHS30, U1TXDHS29, U1TXDHS28, 
    U1TXDHS27, U1TXDHS26, U1TXDHS25, U1TXDHS24, U1TXDHS23, U1TXDHS22, 
    U1TXDHS21, U1TXDHS20, U1TXDHS19, U1TXDHS18, U1TXDHS17, U1TXDHS16, 
    U1TXDHS15, U1TXDHS14, U1TXDHS13, U1TXDHS12, U1TXDHS11, U1TXDHS10, U1TXDHS9, 
    U1TXDHS8, U1TXDHS7, U1TXDHS6, U1TXDHS5, U1TXDHS4, U1TXDHS3, U1TXDHS2, 
    U1TXDHS1, U1TXDHS0, U1TXLPD, output U1TXRYE, U1TXRY, U1TXRYSK, input 
    U1TXREQ, U1TXREQH, U1TXSK, U1TXTGE0, U1TXTGE1, U1TXTGE2, U1TXTGE3, 
    U1TXUPSE, U1TXUPSX, U1TXVDE, U1TXWVHS3, U1TXWVHS2, U1TXWVHS1, U1TXWVHS0, 
    output U1USAN, U2DIR, input U2END2, output U2ERCLP0, U2ERCLP1, U2ERCTRL, 
    U2ERE, U2ERSTHS, U2ERSSHS, U2ERSE, input U2FRXMD, U2FTXST, output U2RXACHS, 
    U2RXCKE, U2RXDE7, U2RXDE6, U2RXDE5, U2RXDE4, U2RXDE3, U2RXDE2, U2RXDE1, 
    U2RXDE0, U2RXDHS15, U2RXDHS14, U2RXDHS13, U2RXDHS12, U2RXDHS11, U2RXDHS10, 
    U2RXDHS9, U2RXDHS8, U2RXDHS7, U2RXDHS6, U2RXDHS5, U2RXDHS4, U2RXDHS3, 
    U2RXDHS2, U2RXDHS1, U2RXDHS0, U2RPDTE, U2RXSK, U2RXSKC, U2RXSHS3, U2RXSHS2, 
    U2RXSHS1, U2RXSHS0, U2RE0D2, U2RE1D2, U2RE2D3, U2RE3D3, U2RXUPSE, U2RXVDE, 
    U2RXVDHS3, U2RXVDHS2, U2RXVDHS1, U2RXVDHS0, U2SSTT, input U2TDIS, U2TREQ, 
    U2TDE0D0, U2TDE1D1, U2TDE2D2, U2TDE3D3, U2TDE4CK, U2TDE5D0, U2TDE6D1, 
    U2TDE7D2, U2TXDHS31, U2TXDHS30, U2TXDHS29, U2TXDHS28, U2TXDHS27, U2TXDHS26, 
    U2TXDHS25, U2TXDHS24, U2TXDHS23, U2TXDHS22, U2TXDHS21, U2TXDHS20, 
    U2TXDHS19, U2TXDHS18, U2TXDHS17, U2TXDHS16, U2TXDHS15, U2TXDHS14, 
    U2TXDHS13, U2TXDHS12, U2TXDHS11, U2TXDHS10, U2TXDHS9, U2TXDHS8, U2TXDHS7, 
    U2TXDHS6, U2TXDHS5, U2TXDHS4, U2TXDHS3, U2TXDHS2, U2TXDHS1, U2TXDHS0, 
    U2TPDTE, output U2TXRYE, U2TXRYH, U2TXRYSK, input U2TXREQ, U2TXREQH, 
    U2TXSKC, U2TXTGE0, U2TXTGE1, U2TXTGE2, U2TXTGE3, U2TXUPSE, U2TXUPSX, 
    U2TXVDE, U2TXWVHS3, U2TXWVHS2, U2TXWVHS1, U2TXWVHS0, output U2USAN, U3DIR, 
    input U3END3, output U3ERCLP0, U3ERCLP1, U3ERCTRL, U3ERE, U3ERSTHS, 
    U3ERSSHS, U3ERSE, input U3FRXMD, U3FTXST, output U3RXATHS, U3RXCKE, 
    U3RXDE7, U3RXDE6, U3RXDE5, U3RXDE4, U3RXDE3, U3RXDE2, U3RXDE1, U3RXDE0, 
    U3RXDHS15, U3RXDHS14, U3RXDHS13, U3RXDHS12, U3RXDHS11, U3RXDHS10, U3RXDHS9, 
    U3RXDHS8, U3RXDHS7, U3RXDHS6, U3RXDHS5, U3RXDHS4, U3RXDHS3, U3RXDHS2, 
    U3RXDHS1, U3RXDHS0, U3RPDTE, U3RXSK, U3RXSKC, U3RXSHS3, U3RXSHS2, U3RXSHS1, 
    U3RXSHS0, U3RE0CK, U3RE1CK, U3RE2, U3RE3, U3RXUPSE, U3RXVDE, U3RXVDHS3, 
    U3RXVDHS2, U3RXVDHS1, U3RXVDHS0, U3SSTT, input U3TDISD2, U3TREQD2, 
    U3TDE0D3, U3TDE1D0, U3TDE2D1, U3TDE3D2, U3TDE4D3, U3TDE5CK, U3TDE6, U3TDE7, 
    U3TXDHS31, U3TXDHS30, U3TXDHS29, U3TXDHS28, U3TXDHS27, U3TXDHS26, 
    U3TXDHS25, U3TXDHS24, U3TXDHS23, U3TXDHS22, U3TXDHS21, U3TXDHS20, 
    U3TXDHS19, U3TXDHS18, U3TXDHS17, U3TXDHS16, U3TXDHS15, U3TXDHS14, 
    U3TXDHS13, U3TXDHS12, U3TXDHS11, U3TXDHS10, U3TXDHS9, U3TXDHS8, U3TXDHS7, 
    U3TXDHS6, U3TXDHS5, U3TXDHS4, U3TXDHS3, U3TXDHS2, U3TXDHS1, U3TXDHS0, 
    U3TXLPDT, output U3TXRY, U3TXRYHS, U3TXRYSK, input U3TXREQ, U3TXREQH, 
    U3TXSKC, U3TXTGE0, U3TXTGE1, U3TXTGE2, U3TXTGE3, U3TXULPS, U3TXUPSX, 
    U3TXVD3, U3TXWVHS3, U3TXWVHS2, U3TXWVHS1, U3TXWVHS0, output U3USAN, input 
    UCENCK, output UCRXCKAT, UCRXUCKN, UCSSTT, input UCTXREQH, UCTXUPSC, 
    UCTXUPSX, output UCUSAN, input SCANCLK, SCANRST, LMMICLK, LMMIOFFSET4, 
    LMMIOFFSET3, LMMIOFFSET2, LMMIOFFSET1, LMMIOFFSET0, output LMMIRDATA3, 
    LMMIRDATA2, LMMIRDATA1, LMMIRDATA0, LMMIRDATAVALID, LMMIREADY, input 
    LMMIREQUEST, LMMIRESETN, LMMIWDATA3, LMMIWDATA2, LMMIWDATA1, LMMIWDATA0, 
    LMMIWRRDN, LTSTEN, LTSTLANE1, LTSTLANE0, output URWDCKHS, input UTRNREQ, 
    output UTWDCKHS, UCRXWCHS, input OPCGLDCK, output CLKLBACT );

  DPHY_CORE INST10( .BITCKEXT(BITCKEXT), .CKN(CKN), .CKP(CKP), .CLKREF(CLKREF), 
    .D0ACTIVE1(D0ACTIVE1), .D0ACTIVE0(D0ACTIVE0), .D0BYTCNT9(D0BYTCNT9), 
    .D0BYTCNT8(D0BYTCNT8), .D0BYTCNT7(D0BYTCNT7), .D0BYTCNT6(D0BYTCNT6), 
    .D0BYTCNT5(D0BYTCNT5), .D0BYTCNT4(D0BYTCNT4), .D0BYTCNT3(D0BYTCNT3), 
    .D0BYTCNT2(D0BYTCNT2), .D0BYTCNT1(D0BYTCNT1), .D0BYTCNT0(D0BYTCNT0), 
    .D0ERRCNT9(D0ERRCNT9), .D0ERRCNT8(D0ERRCNT8), .D0ERRCNT7(D0ERRCNT7), 
    .D0ERRCNT6(D0ERRCNT6), .D0ERRCNT5(D0ERRCNT5), .D0ERRCNT4(D0ERRCNT4), 
    .D0ERRCNT3(D0ERRCNT3), .D0ERRCNT2(D0ERRCNT2), .D0ERRCNT1(D0ERRCNT1), 
    .D0ERRCNT0(D0ERRCNT0), .D0PASS1(D0PASS1), .D0PASS0(D0PASS0), 
    .D0VALID1(D0VALID1), .D0VALID0(D0VALID0), .D1ACTIVE1(D1ACTIVE1), 
    .D1ACTIVE0(D1ACTIVE0), .D1BYTCNT9(D1BYTCNT9), .D1BYTCNT8(D1BYTCNT8), 
    .D1BYTCNT7(D1BYTCNT7), .D1BYTCNT6(D1BYTCNT6), .D1BYTCNT5(D1BYTCNT5), 
    .D1BYTCNT4(D1BYTCNT4), .D1BYTCNT3(D1BYTCNT3), .D1BYTCNT2(D1BYTCNT2), 
    .D1BYTCNT1(D1BYTCNT1), .D1BYTCNT0(D1BYTCNT0), .D1ERRCNT9(D1ERRCNT9), 
    .D1ERRCNT8(D1ERRCNT8), .D1ERRCNT7(D1ERRCNT7), .D1ERRCNT6(D1ERRCNT6), 
    .D1ERRCNT5(D1ERRCNT5), .D1ERRCNT4(D1ERRCNT4), .D1ERRCNT3(D1ERRCNT3), 
    .D1ERRCNT2(D1ERRCNT2), .D1ERRCNT1(D1ERRCNT1), .D1ERRCNT0(D1ERRCNT0), 
    .D1PASS1(D1PASS1), .D1PASS0(D1PASS0), .D1VALID1(D1VALID1), 
    .D1VALID0(D1VALID0), .D2ACTIVE1(D2ACTIVE1), .D2ACTIVE0(D2ACTIVE0), 
    .D2BYTCNT9(D2BYTCNT9), .D2BYTCNT8(D2BYTCNT8), .D2BYTCNT7(D2BYTCNT7), 
    .D2BYTCNT6(D2BYTCNT6), .D2BYTCNT5(D2BYTCNT5), .D2BYTCNT4(D2BYTCNT4), 
    .D2BYTCNT3(D2BYTCNT3), .D2BYTCNT2(D2BYTCNT2), .D2BYTCNT1(D2BYTCNT1), 
    .D2BYTCNT0(D2BYTCNT0), .D2ERRCNT9(D2ERRCNT9), .D2ERRCNT8(D2ERRCNT8), 
    .D2ERRCNT7(D2ERRCNT7), .D2ERRCNT6(D2ERRCNT6), .D2ERRCNT5(D2ERRCNT5), 
    .D2ERRCNT4(D2ERRCNT4), .D2ERRCNT3(D2ERRCNT3), .D2ERRCNT2(D2ERRCNT2), 
    .D2ERRCNT1(D2ERRCNT1), .D2ERRCNT0(D2ERRCNT0), .D2PASS1(D2PASS1), 
    .D2PASS0(D2PASS0), .D2VALID1(D2VALID1), .D2VALID0(D2VALID0), 
    .D3ACTIVE1(D3ACTIVE1), .D3ACTIVE0(D3ACTIVE0), .D3BYTCNT9(D3BYTCNT9), 
    .D3BYTCNT8(D3BYTCNT8), .D3BYTCNT7(D3BYTCNT7), .D3BYTCNT6(D3BYTCNT6), 
    .D3BYTCNT5(D3BYTCNT5), .D3BYTCNT4(D3BYTCNT4), .D3BYTCNT3(D3BYTCNT3), 
    .D3BYTCNT2(D3BYTCNT2), .D3BYTCNT1(D3BYTCNT1), .D3BYTCNT0(D3BYTCNT0), 
    .D3ERRCNT9(D3ERRCNT9), .D3ERRCNT8(D3ERRCNT8), .D3ERRCNT7(D3ERRCNT7), 
    .D3ERRCNT6(D3ERRCNT6), .D3ERRCNT5(D3ERRCNT5), .D3ERRCNT4(D3ERRCNT4), 
    .D3ERRCNT3(D3ERRCNT3), .D3ERRCNT2(D3ERRCNT2), .D3ERRCNT1(D3ERRCNT1), 
    .D3ERRCNT0(D3ERRCNT0), .D3PASS1(D3PASS1), .D3PASS0(D3PASS0), 
    .D3VALID1(D3VALID1), .D3VALID0(D3VALID0), .DCTSTOUT9(DCTSTOUT9), 
    .DCTSTOUT8(DCTSTOUT8), .DCTSTOUT7(DCTSTOUT7), .DCTSTOUT6(DCTSTOUT6), 
    .DCTSTOUT5(DCTSTOUT5), .DCTSTOUT4(DCTSTOUT4), .DCTSTOUT3(DCTSTOUT3), 
    .DCTSTOUT2(DCTSTOUT2), .DCTSTOUT1(DCTSTOUT1), .DCTSTOUT0(DCTSTOUT0), 
    .DN0(DN0), .DN1(DN1), .DN2(DN2), .DN3(DN3), .DP0(DP0), .DP1(DP1), 
    .DP2(DP2), .DP3(DP3), .LOCK(LOCK), .PDDPHY(PDDPHY), .PDPLL(PDPLL), 
    .SCCLKIN(SCCLKIN), .SCRSTNIN(SCRSTNIN), .UDIR(UDIR), .UED0THEN(UED0THEN), 
    .UERCLP0(UERCLP0), .UERCLP1(UERCLP1), .UERCTRL(UERCTRL), .UERE(UERE), 
    .UERSTHS(UERSTHS), .UERSSHS(UERSSHS), .UERSE(UERSE), .UFRXMODE(UFRXMODE), 
    .UTXMDTX(UTXMDTX), .URXACTHS(URXACTHS), .URXCKE(URXCKE), 
    .URXCKINE(URXCKINE), .URXDE7(URXDE7), .URXDE6(URXDE6), .URXDE5(URXDE5), 
    .URXDE4(URXDE4), .URXDE3(URXDE3), .URXDE2(URXDE2), .URXDE1(URXDE1), 
    .URXDE0(URXDE0), .URXDHS15(URXDHS15), .URXDHS14(URXDHS14), 
    .URXDHS13(URXDHS13), .URXDHS12(URXDHS12), .URXDHS11(URXDHS11), 
    .URXDHS10(URXDHS10), .URXDHS9(URXDHS9), .URXDHS8(URXDHS8), 
    .URXDHS7(URXDHS7), .URXDHS6(URXDHS6), .URXDHS5(URXDHS5), .URXDHS4(URXDHS4), 
    .URXDHS3(URXDHS3), .URXDHS2(URXDHS2), .URXDHS1(URXDHS1), .URXDHS0(URXDHS0), 
    .URXLPDTE(URXLPDTE), .URXSKCHS(URXSKCHS), .URXDRX(URXDRX), 
    .URXSHS3(URXSHS3), .URXSHS2(URXSHS2), .URXSHS1(URXSHS1), .URXSHS0(URXSHS0), 
    .URE0D3DP(URE0D3DP), .URE1D3DN(URE1D3DN), .URE2CKDP(URE2CKDP), 
    .URE3CKDN(URE3CKDN), .URXULPSE(URXULPSE), .URXVDE(URXVDE), 
    .URXVDHS3(URXVDHS3), .URXVDHS2(URXVDHS2), .URXVDHS1(URXVDHS1), 
    .URXVDHS0(URXVDHS0), .USSTT(USSTT), .UTDIS(UTDIS), .UTXCKE(UTXCKE), 
    .UDE0D0TN(UDE0D0TN), .UDE1D1TN(UDE1D1TN), .UDE2D2TN(UDE2D2TN), 
    .UDE3D3TN(UDE3D3TN), .UDE4CKTN(UDE4CKTN), .UDE5D0RN(UDE5D0RN), 
    .UDE6D1RN(UDE6D1RN), .UDE7D2RN(UDE7D2RN), .UTXDHS31(UTXDHS31), 
    .UTXDHS30(UTXDHS30), .UTXDHS29(UTXDHS29), .UTXDHS28(UTXDHS28), 
    .UTXDHS27(UTXDHS27), .UTXDHS26(UTXDHS26), .UTXDHS25(UTXDHS25), 
    .UTXDHS24(UTXDHS24), .UTXDHS23(UTXDHS23), .UTXDHS22(UTXDHS22), 
    .UTXDHS21(UTXDHS21), .UTXDHS20(UTXDHS20), .UTXDHS19(UTXDHS19), 
    .UTXDHS18(UTXDHS18), .UTXDHS17(UTXDHS17), .UTXDHS16(UTXDHS16), 
    .UTXDHS15(UTXDHS15), .UTXDHS14(UTXDHS14), .UTXDHS13(UTXDHS13), 
    .UTXDHS12(UTXDHS12), .UTXDHS11(UTXDHS11), .UTXDHS10(UTXDHS10), 
    .UTXDHS9(UTXDHS9), .UTXDHS8(UTXDHS8), .UTXDHS7(UTXDHS7), .UTXDHS6(UTXDHS6), 
    .UTXDHS5(UTXDHS5), .UTXDHS4(UTXDHS4), .UTXDHS3(UTXDHS3), .UTXDHS2(UTXDHS2), 
    .UTXDHS1(UTXDHS1), .UTXDHS0(UTXDHS0), .UTXENER(UTXENER), .UTXRRS(UTXRRS), 
    .UTXRYP(UTXRYP), .UTXRYSK(UTXRYSK), .UTXRD0EN(UTXRD0EN), 
    .UTRD0SEN(UTRD0SEN), .UTXSKD0N(UTXSKD0N), .UTXTGE0(UTXTGE0), 
    .UTXTGE1(UTXTGE1), .UTXTGE2(UTXTGE2), .UTXTGE3(UTXTGE3), 
    .UTXULPSE(UTXULPSE), .UTXUPSEX(UTXUPSEX), .UTXVDE(UTXVDE), 
    .UTXWVDHS3(UTXWVDHS3), .UTXWVDHS2(UTXWVDHS2), .UTXWVDHS1(UTXWVDHS1), 
    .UTXWVDHS0(UTXWVDHS0), .UUSAN(UUSAN), .U1DIR(U1DIR), .U1ENTHEN(U1ENTHEN), 
    .U1ERCLP0(U1ERCLP0), .U1ERCLP1(U1ERCLP1), .U1ERCTRL(U1ERCTRL), 
    .U1ERE(U1ERE), .U1ERSTHS(U1ERSTHS), .U1ERSSHS(U1ERSSHS), .U1ERSE(U1ERSE), 
    .U1FRXMD(U1FRXMD), .U1FTXST(U1FTXST), .U1RXATHS(U1RXATHS), 
    .U1RXCKE(U1RXCKE), .U1RXDE7(U1RXDE7), .U1RXDE6(U1RXDE6), .U1RXDE5(U1RXDE5), 
    .U1RXDE4(U1RXDE4), .U1RXDE3(U1RXDE3), .U1RXDE2(U1RXDE2), .U1RXDE1(U1RXDE1), 
    .U1RXDE0(U1RXDE0), .U1RXDHS15(U1RXDHS15), .U1RXDHS14(U1RXDHS14), 
    .U1RXDHS13(U1RXDHS13), .U1RXDHS12(U1RXDHS12), .U1RXDHS11(U1RXDHS11), 
    .U1RXDHS10(U1RXDHS10), .U1RXDHS9(U1RXDHS9), .U1RXDHS8(U1RXDHS8), 
    .U1RXDHS7(U1RXDHS7), .U1RXDHS6(U1RXDHS6), .U1RXDHS5(U1RXDHS5), 
    .U1RXDHS4(U1RXDHS4), .U1RXDHS3(U1RXDHS3), .U1RXDHS2(U1RXDHS2), 
    .U1RXDHS1(U1RXDHS1), .U1RXDHS0(U1RXDHS0), .U1RXDTE(U1RXDTE), 
    .U1RXSKS(U1RXSKS), .U1RXSK(U1RXSK), .U1RXSHS3(U1RXSHS3), 
    .U1RXSHS2(U1RXSHS2), .U1RXSHS1(U1RXSHS1), .U1RXSHS0(U1RXSHS0), 
    .U1RE0D(U1RE0D), .U1RE1CN(U1RE1CN), .U1RE2D(U1RE2D), .U1RE3N(U1RE3N), 
    .U1RXUPSE(U1RXUPSE), .U1RXVDE(U1RXVDE), .U1RXVDHS3(U1RXVDHS3), 
    .U1RXVDHS2(U1RXVDHS2), .U1RXVDHS1(U1RXVDHS1), .U1RXVDHS0(U1RXVDHS0), 
    .U1SSTT(U1SSTT), .U1TDIS(U1TDIS), .U1TREQ(U1TREQ), .U1TDE0D3(U1TDE0D3), 
    .U1TDE1CK(U1TDE1CK), .U1TDE2D0(U1TDE2D0), .U1TDE3D1(U1TDE3D1), 
    .U1TDE4D2(U1TDE4D2), .U1TDE5D3(U1TDE5D3), .U1TDE6(U1TDE6), .U1TDE7(U1TDE7), 
    .U1TXDHS31(U1TXDHS31), .U1TXDHS30(U1TXDHS30), .U1TXDHS29(U1TXDHS29), 
    .U1TXDHS28(U1TXDHS28), .U1TXDHS27(U1TXDHS27), .U1TXDHS26(U1TXDHS26), 
    .U1TXDHS25(U1TXDHS25), .U1TXDHS24(U1TXDHS24), .U1TXDHS23(U1TXDHS23), 
    .U1TXDHS22(U1TXDHS22), .U1TXDHS21(U1TXDHS21), .U1TXDHS20(U1TXDHS20), 
    .U1TXDHS19(U1TXDHS19), .U1TXDHS18(U1TXDHS18), .U1TXDHS17(U1TXDHS17), 
    .U1TXDHS16(U1TXDHS16), .U1TXDHS15(U1TXDHS15), .U1TXDHS14(U1TXDHS14), 
    .U1TXDHS13(U1TXDHS13), .U1TXDHS12(U1TXDHS12), .U1TXDHS11(U1TXDHS11), 
    .U1TXDHS10(U1TXDHS10), .U1TXDHS9(U1TXDHS9), .U1TXDHS8(U1TXDHS8), 
    .U1TXDHS7(U1TXDHS7), .U1TXDHS6(U1TXDHS6), .U1TXDHS5(U1TXDHS5), 
    .U1TXDHS4(U1TXDHS4), .U1TXDHS3(U1TXDHS3), .U1TXDHS2(U1TXDHS2), 
    .U1TXDHS1(U1TXDHS1), .U1TXDHS0(U1TXDHS0), .U1TXLPD(U1TXLPD), 
    .U1TXRYE(U1TXRYE), .U1TXRY(U1TXRY), .U1TXRYSK(U1TXRYSK), .U1TXREQ(U1TXREQ), 
    .U1TXREQH(U1TXREQH), .U1TXSK(U1TXSK), .U1TXTGE0(U1TXTGE0), 
    .U1TXTGE1(U1TXTGE1), .U1TXTGE2(U1TXTGE2), .U1TXTGE3(U1TXTGE3), 
    .U1TXUPSE(U1TXUPSE), .U1TXUPSX(U1TXUPSX), .U1TXVDE(U1TXVDE), 
    .U1TXWVHS3(U1TXWVHS3), .U1TXWVHS2(U1TXWVHS2), .U1TXWVHS1(U1TXWVHS1), 
    .U1TXWVHS0(U1TXWVHS0), .U1USAN(U1USAN), .U2DIR(U2DIR), .U2END2(U2END2), 
    .U2ERCLP0(U2ERCLP0), .U2ERCLP1(U2ERCLP1), .U2ERCTRL(U2ERCTRL), 
    .U2ERE(U2ERE), .U2ERSTHS(U2ERSTHS), .U2ERSSHS(U2ERSSHS), .U2ERSE(U2ERSE), 
    .U2FRXMD(U2FRXMD), .U2FTXST(U2FTXST), .U2RXACHS(U2RXACHS), 
    .U2RXCKE(U2RXCKE), .U2RXDE7(U2RXDE7), .U2RXDE6(U2RXDE6), .U2RXDE5(U2RXDE5), 
    .U2RXDE4(U2RXDE4), .U2RXDE3(U2RXDE3), .U2RXDE2(U2RXDE2), .U2RXDE1(U2RXDE1), 
    .U2RXDE0(U2RXDE0), .U2RXDHS15(U2RXDHS15), .U2RXDHS14(U2RXDHS14), 
    .U2RXDHS13(U2RXDHS13), .U2RXDHS12(U2RXDHS12), .U2RXDHS11(U2RXDHS11), 
    .U2RXDHS10(U2RXDHS10), .U2RXDHS9(U2RXDHS9), .U2RXDHS8(U2RXDHS8), 
    .U2RXDHS7(U2RXDHS7), .U2RXDHS6(U2RXDHS6), .U2RXDHS5(U2RXDHS5), 
    .U2RXDHS4(U2RXDHS4), .U2RXDHS3(U2RXDHS3), .U2RXDHS2(U2RXDHS2), 
    .U2RXDHS1(U2RXDHS1), .U2RXDHS0(U2RXDHS0), .U2RPDTE(U2RPDTE), 
    .U2RXSK(U2RXSK), .U2RXSKC(U2RXSKC), .U2RXSHS3(U2RXSHS3), 
    .U2RXSHS2(U2RXSHS2), .U2RXSHS1(U2RXSHS1), .U2RXSHS0(U2RXSHS0), 
    .U2RE0D2(U2RE0D2), .U2RE1D2(U2RE1D2), .U2RE2D3(U2RE2D3), .U2RE3D3(U2RE3D3), 
    .U2RXUPSE(U2RXUPSE), .U2RXVDE(U2RXVDE), .U2RXVDHS3(U2RXVDHS3), 
    .U2RXVDHS2(U2RXVDHS2), .U2RXVDHS1(U2RXVDHS1), .U2RXVDHS0(U2RXVDHS0), 
    .U2SSTT(U2SSTT), .U2TDIS(U2TDIS), .U2TREQ(U2TREQ), .U2TDE0D0(U2TDE0D0), 
    .U2TDE1D1(U2TDE1D1), .U2TDE2D2(U2TDE2D2), .U2TDE3D3(U2TDE3D3), 
    .U2TDE4CK(U2TDE4CK), .U2TDE5D0(U2TDE5D0), .U2TDE6D1(U2TDE6D1), 
    .U2TDE7D2(U2TDE7D2), .U2TXDHS31(U2TXDHS31), .U2TXDHS30(U2TXDHS30), 
    .U2TXDHS29(U2TXDHS29), .U2TXDHS28(U2TXDHS28), .U2TXDHS27(U2TXDHS27), 
    .U2TXDHS26(U2TXDHS26), .U2TXDHS25(U2TXDHS25), .U2TXDHS24(U2TXDHS24), 
    .U2TXDHS23(U2TXDHS23), .U2TXDHS22(U2TXDHS22), .U2TXDHS21(U2TXDHS21), 
    .U2TXDHS20(U2TXDHS20), .U2TXDHS19(U2TXDHS19), .U2TXDHS18(U2TXDHS18), 
    .U2TXDHS17(U2TXDHS17), .U2TXDHS16(U2TXDHS16), .U2TXDHS15(U2TXDHS15), 
    .U2TXDHS14(U2TXDHS14), .U2TXDHS13(U2TXDHS13), .U2TXDHS12(U2TXDHS12), 
    .U2TXDHS11(U2TXDHS11), .U2TXDHS10(U2TXDHS10), .U2TXDHS9(U2TXDHS9), 
    .U2TXDHS8(U2TXDHS8), .U2TXDHS7(U2TXDHS7), .U2TXDHS6(U2TXDHS6), 
    .U2TXDHS5(U2TXDHS5), .U2TXDHS4(U2TXDHS4), .U2TXDHS3(U2TXDHS3), 
    .U2TXDHS2(U2TXDHS2), .U2TXDHS1(U2TXDHS1), .U2TXDHS0(U2TXDHS0), 
    .U2TPDTE(U2TPDTE), .U2TXRYE(U2TXRYE), .U2TXRYH(U2TXRYH), 
    .U2TXRYSK(U2TXRYSK), .U2TXREQ(U2TXREQ), .U2TXREQH(U2TXREQH), 
    .U2TXSKC(U2TXSKC), .U2TXTGE0(U2TXTGE0), .U2TXTGE1(U2TXTGE1), 
    .U2TXTGE2(U2TXTGE2), .U2TXTGE3(U2TXTGE3), .U2TXUPSE(U2TXUPSE), 
    .U2TXUPSX(U2TXUPSX), .U2TXVDE(U2TXVDE), .U2TXWVHS3(U2TXWVHS3), 
    .U2TXWVHS2(U2TXWVHS2), .U2TXWVHS1(U2TXWVHS1), .U2TXWVHS0(U2TXWVHS0), 
    .U2USAN(U2USAN), .U3DIR(U3DIR), .U3END3(U3END3), .U3ERCLP0(U3ERCLP0), 
    .U3ERCLP1(U3ERCLP1), .U3ERCTRL(U3ERCTRL), .U3ERE(U3ERE), 
    .U3ERSTHS(U3ERSTHS), .U3ERSSHS(U3ERSSHS), .U3ERSE(U3ERSE), 
    .U3FRXMD(U3FRXMD), .U3FTXST(U3FTXST), .U3RXATHS(U3RXATHS), 
    .U3RXCKE(U3RXCKE), .U3RXDE7(U3RXDE7), .U3RXDE6(U3RXDE6), .U3RXDE5(U3RXDE5), 
    .U3RXDE4(U3RXDE4), .U3RXDE3(U3RXDE3), .U3RXDE2(U3RXDE2), .U3RXDE1(U3RXDE1), 
    .U3RXDE0(U3RXDE0), .U3RXDHS15(U3RXDHS15), .U3RXDHS14(U3RXDHS14), 
    .U3RXDHS13(U3RXDHS13), .U3RXDHS12(U3RXDHS12), .U3RXDHS11(U3RXDHS11), 
    .U3RXDHS10(U3RXDHS10), .U3RXDHS9(U3RXDHS9), .U3RXDHS8(U3RXDHS8), 
    .U3RXDHS7(U3RXDHS7), .U3RXDHS6(U3RXDHS6), .U3RXDHS5(U3RXDHS5), 
    .U3RXDHS4(U3RXDHS4), .U3RXDHS3(U3RXDHS3), .U3RXDHS2(U3RXDHS2), 
    .U3RXDHS1(U3RXDHS1), .U3RXDHS0(U3RXDHS0), .U3RPDTE(U3RPDTE), 
    .U3RXSK(U3RXSK), .U3RXSKC(U3RXSKC), .U3RXSHS3(U3RXSHS3), 
    .U3RXSHS2(U3RXSHS2), .U3RXSHS1(U3RXSHS1), .U3RXSHS0(U3RXSHS0), 
    .U3RE0CK(U3RE0CK), .U3RE1CK(U3RE1CK), .U3RE2(U3RE2), .U3RE3(U3RE3), 
    .U3RXUPSE(U3RXUPSE), .U3RXVDE(U3RXVDE), .U3RXVDHS3(U3RXVDHS3), 
    .U3RXVDHS2(U3RXVDHS2), .U3RXVDHS1(U3RXVDHS1), .U3RXVDHS0(U3RXVDHS0), 
    .U3SSTT(U3SSTT), .U3TDISD2(U3TDISD2), .U3TREQD2(U3TREQD2), 
    .U3TDE0D3(U3TDE0D3), .U3TDE1D0(U3TDE1D0), .U3TDE2D1(U3TDE2D1), 
    .U3TDE3D2(U3TDE3D2), .U3TDE4D3(U3TDE4D3), .U3TDE5CK(U3TDE5CK), 
    .U3TDE6(U3TDE6), .U3TDE7(U3TDE7), .U3TXDHS31(U3TXDHS31), 
    .U3TXDHS30(U3TXDHS30), .U3TXDHS29(U3TXDHS29), .U3TXDHS28(U3TXDHS28), 
    .U3TXDHS27(U3TXDHS27), .U3TXDHS26(U3TXDHS26), .U3TXDHS25(U3TXDHS25), 
    .U3TXDHS24(U3TXDHS24), .U3TXDHS23(U3TXDHS23), .U3TXDHS22(U3TXDHS22), 
    .U3TXDHS21(U3TXDHS21), .U3TXDHS20(U3TXDHS20), .U3TXDHS19(U3TXDHS19), 
    .U3TXDHS18(U3TXDHS18), .U3TXDHS17(U3TXDHS17), .U3TXDHS16(U3TXDHS16), 
    .U3TXDHS15(U3TXDHS15), .U3TXDHS14(U3TXDHS14), .U3TXDHS13(U3TXDHS13), 
    .U3TXDHS12(U3TXDHS12), .U3TXDHS11(U3TXDHS11), .U3TXDHS10(U3TXDHS10), 
    .U3TXDHS9(U3TXDHS9), .U3TXDHS8(U3TXDHS8), .U3TXDHS7(U3TXDHS7), 
    .U3TXDHS6(U3TXDHS6), .U3TXDHS5(U3TXDHS5), .U3TXDHS4(U3TXDHS4), 
    .U3TXDHS3(U3TXDHS3), .U3TXDHS2(U3TXDHS2), .U3TXDHS1(U3TXDHS1), 
    .U3TXDHS0(U3TXDHS0), .U3TXLPDT(U3TXLPDT), .U3TXRY(U3TXRY), 
    .U3TXRYHS(U3TXRYHS), .U3TXRYSK(U3TXRYSK), .U3TXREQ(U3TXREQ), 
    .U3TXREQH(U3TXREQH), .U3TXSKC(U3TXSKC), .U3TXTGE0(U3TXTGE0), 
    .U3TXTGE1(U3TXTGE1), .U3TXTGE2(U3TXTGE2), .U3TXTGE3(U3TXTGE3), 
    .U3TXULPS(U3TXULPS), .U3TXUPSX(U3TXUPSX), .U3TXVD3(U3TXVD3), 
    .U3TXWVHS3(U3TXWVHS3), .U3TXWVHS2(U3TXWVHS2), .U3TXWVHS1(U3TXWVHS1), 
    .U3TXWVHS0(U3TXWVHS0), .U3USAN(U3USAN), .UCENCK(UCENCK), 
    .UCRXCKAT(UCRXCKAT), .UCRXUCKN(UCRXUCKN), .UCSSTT(UCSSTT), 
    .UCTXREQH(UCTXREQH), .UCTXUPSC(UCTXUPSC), .UCTXUPSX(UCTXUPSX), 
    .UCUSAN(UCUSAN), .SCANCLK(SCANCLK), .SCANRST(SCANRST), .LMMICLK(LMMICLK), 
    .LMMIOFFSET4(LMMIOFFSET4), .LMMIOFFSET3(LMMIOFFSET3), 
    .LMMIOFFSET2(LMMIOFFSET2), .LMMIOFFSET1(LMMIOFFSET1), 
    .LMMIOFFSET0(LMMIOFFSET0), .LMMIRDATA3(LMMIRDATA3), 
    .LMMIRDATA2(LMMIRDATA2), .LMMIRDATA1(LMMIRDATA1), .LMMIRDATA0(LMMIRDATA0), 
    .LMMIRDATAVALID(LMMIRDATAVALID), .LMMIREADY(LMMIREADY), 
    .LMMIREQUEST(LMMIREQUEST), .LMMIRESETN(LMMIRESETN), 
    .LMMIWDATA3(LMMIWDATA3), .LMMIWDATA2(LMMIWDATA2), .LMMIWDATA1(LMMIWDATA1), 
    .LMMIWDATA0(LMMIWDATA0), .LMMIWRRDN(LMMIWRRDN), .LTSTEN(LTSTEN), 
    .LTSTLANE1(LTSTLANE1), .LTSTLANE0(LTSTLANE0), .URWDCKHS(URWDCKHS), 
    .UTRNREQ(UTRNREQ), .UTWDCKHS(UTWDCKHS), .UCRXWCHS(UCRXWCHS), 
    .OPCGLDCK(OPCGLDCK), .CLKLBACT(CLKLBACT));
  defparam INST10.GSR = "DISABLED";
  defparam INST10.AUTO_PD_EN = "POWERED_UP";
  defparam INST10.CFG_NUM_LANES = "FOUR_LANES";
  defparam INST10.CONT_CLK_MODE = "ENABLED";
  defparam INST10.DESKEW_EN = "DISABLED";
  defparam INST10.DSI_CSI = "DSI_APP";
  defparam INST10.EN_CIL = "CIL_ENABLED";
  defparam INST10.HSEL = "DISABLED";
  defparam INST10.LANE0_SEL = "LANE_0";
  defparam INST10.LOCK_BYP = "GATE_TXBYTECLKHS";
  defparam INST10.MASTER_SLAVE = "MASTER";
  defparam INST10.PLLCLKBYPASS = "REGISTERED";
  defparam INST10.UC_PRG_HS_PREPARE = "1P0_TXCLKESC";
  defparam INST10.CM = "0b11010101";
  defparam INST10.CN = "0b11111";
  defparam INST10.CO = "0b010";
  defparam INST10.RSEL = "0b01";
  defparam INST10.RXCDRP = "0b00";
  defparam INST10.RXDATAWIDTHHS = "0b01";
  defparam INST10.RXLPRP = "0b000";
  defparam INST10.TEST_ENBL = "0b000000";
  defparam INST10.TEST_PATTERN = "0b00000000000000000000000000000000";
  defparam INST10.TST = "0b1001";
  defparam INST10.TXDATAWIDTHHS = "0b00";
  defparam INST10.U_PRG_HS_PREPARE = "0b01";
  defparam INST10.U_PRG_HS_TRAIL = "0b000001";
  defparam INST10.U_PRG_HS_ZERO = "0b000001";
  defparam INST10.U_PRG_RXHS_SETTLE = "0b000001";
  defparam INST10.UC_PRG_HS_TRAIL = "0b00001";
  defparam INST10.UC_PRG_HS_ZERO = "0b0000001";
  defparam INST10.UC_PRG_RXHS_SETTLE = "0b000001";
endmodule

module PLL_1_clki_i ( output PADDI, input PLL_1_clki_i );
  wire   GNDI, VCCI;

  DIFFIO18_CORE0005 \PLL_1_inst/lscc_pll_inst/genblk1.u0_BB ( .I(GNDI), 
    .DOLP(GNDI), .B(PLL_1_clki_i), .O(PADDI), .INLP(), .T(VCCI), .INADC(), 
    .HSRXEN(GNDI), .HSTXEN(GNDI));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .Z(VCCI));

  specify
    (PLL_1_clki_i => PADDI) = (0:0:0,0:0:0);
    $width (posedge PLL_1_clki_i, 0:0:0);
    $width (negedge PLL_1_clki_i, 0:0:0);
  endspecify

endmodule

module DIFFIO18_CORE0005 ( input I, DOLP, inout B, output O, INLP, input T, 
    output INADC, input HSRXEN, HSTXEN );

  DIFFIO18_CORE INST10( .I(I), .DOLP(DOLP), .B(B), .O(O), .INLP(INLP), .T(T), 
    .INADC(INADC), .HSRXEN(HSRXEN), .HSTXEN(HSTXEN));
  defparam INST10.PULLMODE = "NONE";
  defparam INST10.MIPI = "DISABLED";
  defparam INST10.ENADC_IN = "DISABLED";
endmodule

module PLL_1_inst_lscc_pll_inst_gen_no_refclk_mon_u_PLL_PLL_inst ( input 
    CIBDIR, CIBDSEL0, CIBDSEL1, CIBDSEL2, CIBLDREG, CIBROT, ENCLKOP, ENCLKOS, 
    ENCLKOS2, ENCLKOS3, ENCLKOS4, ENCLKOS5, FBKCK, LEGACY, LMMICLK, 
    LMMIOFFSET0, LMMIOFFSET1, LMMIOFFSET2, LMMIOFFSET3, LMMIOFFSET4, 
    LMMIOFFSET5, LMMIOFFSET6, LMMIREQUEST, LMMIRESETN, LMMIWDATA0, LMMIWDATA1, 
    LMMIWDATA2, LMMIWDATA3, LMMIWDATA4, LMMIWDATA5, LMMIWDATA6, LMMIWDATA7, 
    LMMIWRRDN, PLLRESET, REFCK, STDBY, PLLPDN, ROTDEL, DIRDEL, ROTDELP1, 
    GRAYTEST0, GRAYTEST1, GRAYTEST2, GRAYTEST3, GRAYTEST4, BINTEST0, BINTEST1, 
    DIRDELP1, GRAYACT0, GRAYACT1, GRAYACT2, GRAYACT3, GRAYACT4, BINACT0, 
    BINACT1, OPCGLDCK, SCANRST, SCANCLK, output CLKOP, CLKOS );
  wire   VCCI, LMMICLK_NOTIN, GNDI, LMMIOFFSET0_dly, LMMICLK_dly, 
         LMMIOFFSET1_dly, LMMIOFFSET2_dly, LMMIOFFSET3_dly, LMMIOFFSET4_dly, 
         LMMIOFFSET5_dly, LMMIOFFSET6_dly, LMMIREQUEST_dly, LMMIWDATA0_dly, 
         LMMIWDATA1_dly, LMMIWDATA2_dly, LMMIWDATA3_dly, LMMIWDATA4_dly, 
         LMMIWDATA5_dly, LMMIWDATA6_dly, LMMIWDATA7_dly, LMMIWRRDN_dly;

  PLL_CORE_B \PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst ( 
    .CIBDIR(CIBDIR), .CIBDSEL2(CIBDSEL2), .CIBDSEL1(CIBDSEL1), 
    .CIBDSEL0(CIBDSEL0), .CIBLDREG(CIBLDREG), .CIBROT(CIBROT), .CLKOP(CLKOP), 
    .CLKOS(CLKOS), .CLKOS2(), .CLKOS3(), .CLKOS4(), .CLKOS5(), .ENEXT(VCCI), 
    .ENCLKOP(ENCLKOP), .ENCLKOS(ENCLKOS), .ENCLKOS2(ENCLKOS2), 
    .ENCLKOS3(ENCLKOS3), .ENCLKOS4(ENCLKOS4), .ENCLKOS5(ENCLKOS5), 
    .FBKCK(FBKCK), .INTFBK5(), .INTFBK4(), .INTFBK3(), .INTFBK2(), .INTFBK1(), 
    .INTFBK0(), .INTLOCK(), .LEGACY(LEGACY), .LEGRDYN(), 
    .LMMICLK(LMMICLK_NOTIN), .LMMIOFFSET6(LMMIOFFSET6_dly), 
    .LMMIOFFSET5(LMMIOFFSET5_dly), .LMMIOFFSET4(LMMIOFFSET4_dly), 
    .LMMIOFFSET3(LMMIOFFSET3_dly), .LMMIOFFSET2(LMMIOFFSET2_dly), 
    .LMMIOFFSET1(LMMIOFFSET1_dly), .LMMIOFFSET0(LMMIOFFSET0_dly), 
    .LMMIRDATA7(), .LMMIRDATA6(), .LMMIRDATA5(), .LMMIRDATA4(), .LMMIRDATA3(), 
    .LMMIRDATA2(), .LMMIRDATA1(), .LMMIRDATA0(), .LMMIRDATAVALID(), 
    .LMMIREADY(), .LMMIREQUEST(LMMIREQUEST_dly), .LMMIRESETN(LMMIRESETN), 
    .LMMIWDATA7(LMMIWDATA7_dly), .LMMIWDATA6(LMMIWDATA6_dly), 
    .LMMIWDATA5(LMMIWDATA5_dly), .LMMIWDATA4(LMMIWDATA4_dly), 
    .LMMIWDATA3(LMMIWDATA3_dly), .LMMIWDATA2(LMMIWDATA2_dly), 
    .LMMIWDATA1(LMMIWDATA1_dly), .LMMIWDATA0(LMMIWDATA0_dly), 
    .LMMIWRRDN(LMMIWRRDN_dly), .LOCK(), .PFDDN(), .PFDUP(), 
    .PLLRESET(PLLRESET), .REFCK(REFCK), .STDBY(STDBY), .ZRSEL3(GNDI), 
    .REFMUXCK(), .PLLPDN(PLLPDN), .REGQA(), .REGQB(), .REGQB1(), .CLKOUTDL(), 
    .ROTDEL(ROTDEL), .DIRDEL(DIRDEL), .ROTDELP1(ROTDELP1), 
    .GRAYTEST4(GRAYTEST4), .GRAYTEST3(GRAYTEST3), .GRAYTEST2(GRAYTEST2), 
    .GRAYTEST1(GRAYTEST1), .GRAYTEST0(GRAYTEST0), .BINTEST1(BINTEST1), 
    .BINTEST0(BINTEST0), .DIRDELP1(DIRDELP1), .GRAYACT4(GRAYACT4), 
    .GRAYACT3(GRAYACT3), .GRAYACT2(GRAYACT2), .GRAYACT1(GRAYACT1), 
    .GRAYACT0(GRAYACT0), .BINACT1(BINACT1), .BINACT0(BINACT0), 
    .OPCGLDCK(OPCGLDCK), .SCANRST(SCANRST), .SCANCLK(SCANCLK), 
    .REFDETRESET(GNDI), .REFDETLOS());
  vcc DRIVEVCC( .Z(VCCI));
  inverter LMMICLK_INVERTERIN( .I(LMMICLK_dly), .Z(LMMICLK_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (FBKCK => CLKOP) = (0:0:0,0:0:0);
    (FBKCK => CLKOS) = (0:0:0,0:0:0);
    (REFCK => CLKOP) = (0:0:0,0:0:0);
    (REFCK => CLKOS) = (0:0:0,0:0:0);
    $width (posedge LMMICLK, 0:0:0);
    $width (negedge LMMICLK, 0:0:0);
    $setuphold 
      (negedge LMMICLK, LMMIOFFSET0, 0:0:0, 0:0:0,,,, LMMICLK_dly, LMMIOFFSET0_dly);
    $setuphold 
      (negedge LMMICLK, LMMIOFFSET1, 0:0:0, 0:0:0,,,, LMMICLK_dly, LMMIOFFSET1_dly);
    $setuphold 
      (negedge LMMICLK, LMMIOFFSET2, 0:0:0, 0:0:0,,,, LMMICLK_dly, LMMIOFFSET2_dly);
    $setuphold 
      (negedge LMMICLK, LMMIOFFSET3, 0:0:0, 0:0:0,,,, LMMICLK_dly, LMMIOFFSET3_dly);
    $setuphold 
      (negedge LMMICLK, LMMIOFFSET4, 0:0:0, 0:0:0,,,, LMMICLK_dly, LMMIOFFSET4_dly);
    $setuphold 
      (negedge LMMICLK, LMMIOFFSET5, 0:0:0, 0:0:0,,,, LMMICLK_dly, LMMIOFFSET5_dly);
    $setuphold 
      (negedge LMMICLK, LMMIOFFSET6, 0:0:0, 0:0:0,,,, LMMICLK_dly, LMMIOFFSET6_dly);
    $setuphold 
      (negedge LMMICLK, LMMIREQUEST, 0:0:0, 0:0:0,,,, LMMICLK_dly, LMMIREQUEST_dly);
    $setuphold 
      (negedge LMMICLK, LMMIWDATA0, 0:0:0, 0:0:0,,,, LMMICLK_dly, LMMIWDATA0_dly);
    $setuphold 
      (negedge LMMICLK, LMMIWDATA1, 0:0:0, 0:0:0,,,, LMMICLK_dly, LMMIWDATA1_dly);
    $setuphold 
      (negedge LMMICLK, LMMIWDATA2, 0:0:0, 0:0:0,,,, LMMICLK_dly, LMMIWDATA2_dly);
    $setuphold 
      (negedge LMMICLK, LMMIWDATA3, 0:0:0, 0:0:0,,,, LMMICLK_dly, LMMIWDATA3_dly);
    $setuphold 
      (negedge LMMICLK, LMMIWDATA4, 0:0:0, 0:0:0,,,, LMMICLK_dly, LMMIWDATA4_dly);
    $setuphold 
      (negedge LMMICLK, LMMIWDATA5, 0:0:0, 0:0:0,,,, LMMICLK_dly, LMMIWDATA5_dly);
    $setuphold 
      (negedge LMMICLK, LMMIWDATA6, 0:0:0, 0:0:0,,,, LMMICLK_dly, LMMIWDATA6_dly);
    $setuphold 
      (negedge LMMICLK, LMMIWDATA7, 0:0:0, 0:0:0,,,, LMMICLK_dly, LMMIWDATA7_dly);
    $setuphold 
      (negedge LMMICLK, LMMIWRRDN, 0:0:0, 0:0:0,,,, LMMICLK_dly, LMMIWRRDN_dly);
  endspecify

endmodule

module PLL_CORE_B ( input CIBDIR, CIBDSEL2, CIBDSEL1, CIBDSEL0, CIBLDREG, 
    CIBROT, output CLKOP, CLKOS, CLKOS2, CLKOS3, CLKOS4, CLKOS5, input ENEXT, 
    ENCLKOP, ENCLKOS, ENCLKOS2, ENCLKOS3, ENCLKOS4, ENCLKOS5, FBKCK, output 
    INTFBK5, INTFBK4, INTFBK3, INTFBK2, INTFBK1, INTFBK0, INTLOCK, input 
    LEGACY, output LEGRDYN, input LMMICLK, LMMIOFFSET6, LMMIOFFSET5, 
    LMMIOFFSET4, LMMIOFFSET3, LMMIOFFSET2, LMMIOFFSET1, LMMIOFFSET0, output 
    LMMIRDATA7, LMMIRDATA6, LMMIRDATA5, LMMIRDATA4, LMMIRDATA3, LMMIRDATA2, 
    LMMIRDATA1, LMMIRDATA0, LMMIRDATAVALID, LMMIREADY, input LMMIREQUEST, 
    LMMIRESETN, LMMIWDATA7, LMMIWDATA6, LMMIWDATA5, LMMIWDATA4, LMMIWDATA3, 
    LMMIWDATA2, LMMIWDATA1, LMMIWDATA0, LMMIWRRDN, output LOCK, PFDDN, PFDUP, 
    input PLLRESET, REFCK, STDBY, ZRSEL3, output REFMUXCK, input PLLPDN, 
    output REGQA, REGQB, REGQB1, CLKOUTDL, input ROTDEL, DIRDEL, ROTDELP1, 
    GRAYTEST4, GRAYTEST3, GRAYTEST2, GRAYTEST1, GRAYTEST0, BINTEST1, BINTEST0, 
    DIRDELP1, GRAYACT4, GRAYACT3, GRAYACT2, GRAYACT1, GRAYACT0, BINACT1, 
    BINACT0, OPCGLDCK, SCANRST, SCANCLK, REFDETRESET, output REFDETLOS );

  PLL_CORE INST10( .CIBDIR(CIBDIR), .CIBDSEL2(CIBDSEL2), .CIBDSEL1(CIBDSEL1), 
    .CIBDSEL0(CIBDSEL0), .CIBLDREG(CIBLDREG), .CIBROT(CIBROT), .CLKOP(CLKOP), 
    .CLKOS(CLKOS), .CLKOS2(CLKOS2), .CLKOS3(CLKOS3), .CLKOS4(CLKOS4), 
    .CLKOS5(CLKOS5), .ENEXT(ENEXT), .ENCLKOP(ENCLKOP), .ENCLKOS(ENCLKOS), 
    .ENCLKOS2(ENCLKOS2), .ENCLKOS3(ENCLKOS3), .ENCLKOS4(ENCLKOS4), 
    .ENCLKOS5(ENCLKOS5), .FBKCK(FBKCK), .INTFBK5(INTFBK5), .INTFBK4(INTFBK4), 
    .INTFBK3(INTFBK3), .INTFBK2(INTFBK2), .INTFBK1(INTFBK1), .INTFBK0(INTFBK0), 
    .INTLOCK(INTLOCK), .LEGACY(LEGACY), .LEGRDYN(LEGRDYN), .LMMICLK(LMMICLK), 
    .LMMIOFFSET6(LMMIOFFSET6), .LMMIOFFSET5(LMMIOFFSET5), 
    .LMMIOFFSET4(LMMIOFFSET4), .LMMIOFFSET3(LMMIOFFSET3), 
    .LMMIOFFSET2(LMMIOFFSET2), .LMMIOFFSET1(LMMIOFFSET1), 
    .LMMIOFFSET0(LMMIOFFSET0), .LMMIRDATA7(LMMIRDATA7), 
    .LMMIRDATA6(LMMIRDATA6), .LMMIRDATA5(LMMIRDATA5), .LMMIRDATA4(LMMIRDATA4), 
    .LMMIRDATA3(LMMIRDATA3), .LMMIRDATA2(LMMIRDATA2), .LMMIRDATA1(LMMIRDATA1), 
    .LMMIRDATA0(LMMIRDATA0), .LMMIRDATAVALID(LMMIRDATAVALID), 
    .LMMIREADY(LMMIREADY), .LMMIREQUEST(LMMIREQUEST), .LMMIRESETN(LMMIRESETN), 
    .LMMIWDATA7(LMMIWDATA7), .LMMIWDATA6(LMMIWDATA6), .LMMIWDATA5(LMMIWDATA5), 
    .LMMIWDATA4(LMMIWDATA4), .LMMIWDATA3(LMMIWDATA3), .LMMIWDATA2(LMMIWDATA2), 
    .LMMIWDATA1(LMMIWDATA1), .LMMIWDATA0(LMMIWDATA0), .LMMIWRRDN(LMMIWRRDN), 
    .LOCK(LOCK), .PFDDN(PFDDN), .PFDUP(PFDUP), .PLLRESET(PLLRESET), 
    .REFCK(REFCK), .STDBY(STDBY), .ZRSEL3(ZRSEL3), .REFMUXCK(REFMUXCK), 
    .PLLPDN(PLLPDN), .REGQA(REGQA), .REGQB(REGQB), .REGQB1(REGQB1), 
    .CLKOUTDL(CLKOUTDL), .ROTDEL(ROTDEL), .DIRDEL(DIRDEL), .ROTDELP1(ROTDELP1), 
    .GRAYTEST4(GRAYTEST4), .GRAYTEST3(GRAYTEST3), .GRAYTEST2(GRAYTEST2), 
    .GRAYTEST1(GRAYTEST1), .GRAYTEST0(GRAYTEST0), .BINTEST1(BINTEST1), 
    .BINTEST0(BINTEST0), .DIRDELP1(DIRDELP1), .GRAYACT4(GRAYACT4), 
    .GRAYACT3(GRAYACT3), .GRAYACT2(GRAYACT2), .GRAYACT1(GRAYACT1), 
    .GRAYACT0(GRAYACT0), .BINACT1(BINACT1), .BINACT0(BINACT0), 
    .OPCGLDCK(OPCGLDCK), .SCANRST(SCANRST), .SCANCLK(SCANCLK), 
    .REFDETRESET(REFDETRESET), .REFDETLOS(REFDETLOS));
  defparam INST10.CRIPPLE = "1P";
  defparam INST10.CSET = "8P";
  defparam INST10.DELAY_CTRL = "200PS";
  defparam INST10.DIRECTION = "DISABLED";
  defparam INST10.DYN_SOURCE = "STATIC";
  defparam INST10.ENCLK_CLKOP = "ENABLED";
  defparam INST10.ENCLK_CLKOS = "ENABLED";
  defparam INST10.ENCLK_CLKOS2 = "DISABLED";
  defparam INST10.ENCLK_CLKOS3 = "DISABLED";
  defparam INST10.ENCLK_CLKOS4 = "DISABLED";
  defparam INST10.ENCLK_CLKOS5 = "DISABLED";
  defparam INST10.ENABLE_SYNC = "DISABLED";
  defparam INST10.FAST_LOCK_EN = "ENABLED";
  defparam INST10.V2I_1V_EN = "ENABLED";
  defparam INST10.FBK_EDGE_SEL = "POSITIVE";
  defparam INST10.FBK_INTEGER_MODE = "ENABLED";
  defparam INST10.FBK_PI_BYPASS = "NOT_BYPASSED";
  defparam INST10.FLOAT_CP = "DISABLED";
  defparam INST10.FLOCK_CTRL = "2X";
  defparam INST10.FLOCK_EN = "ENABLED";
  defparam INST10.FLOCK_SRC_SEL = "REFCLK";
  defparam INST10.FORCE_FILTER = "DISABLED";
  defparam INST10.I_CTRL = "10UA";
  defparam INST10.IPI_COMP_EN = "DISABLED";
  defparam INST10.LDT_INT_LOCK_STICKY = "DISABLED";
  defparam INST10.LDT_LOCK = "1536CYC";
  defparam INST10.LDT_LOCK_SEL = "UFREQ";
  defparam INST10.LEGACY_ATT = "DISABLED";
  defparam INST10.LOAD_REG = "DISABLED";
  defparam INST10.OPENLOOP_EN = "DISABLED";
  defparam INST10.PLLPDN_EN = "DISABLED";
  defparam INST10.PLLPD_N = "USED";
  defparam INST10.PLLRESET_ENA = "ENABLED";
  defparam INST10.REF_INTEGER_MODE = "ENABLED";
  defparam INST10.REFIN_RESET = "SET";
  defparam INST10.RESET_LF = "DISABLED";
  defparam INST10.ROTATE = "DISABLED";
  defparam INST10.SEL_OUTA = "DISABLED";
  defparam INST10.SEL_OUTB = "DISABLED";
  defparam INST10.SEL_OUTC = "DISABLED";
  defparam INST10.SEL_OUTD = "DISABLED";
  defparam INST10.SEL_OUTE = "DISABLED";
  defparam INST10.SEL_OUTF = "DISABLED";
  defparam INST10.SLEEP = "DISABLED";
  defparam INST10.SSC_DITHER = "DISABLED";
  defparam INST10.SSC_EN_CENTER_IN = "DOWN_TRIANGLE";
  defparam INST10.SSC_EN_SDM = "DISABLED";
  defparam INST10.SSC_EN_SSC = "DISABLED";
  defparam INST10.SSC_ORDER = "SDM_ORDER1";
  defparam INST10.SSC_PI_BYPASS = "NOT_BYPASSED";
  defparam INST10.SSC_SQUARE_MODE = "DISABLED";
  defparam INST10.STDBY_ATT = "DISABLED";
  defparam INST10.TRIMOP_BYPASS_N = "BYPASSED";
  defparam INST10.TRIMOS_BYPASS_N = "BYPASSED";
  defparam INST10.TRIMOS2_BYPASS_N = "BYPASSED";
  defparam INST10.TRIMOS3_BYPASS_N = "BYPASSED";
  defparam INST10.TRIMOS4_BYPASS_N = "BYPASSED";
  defparam INST10.TRIMOS5_BYPASS_N = "BYPASSED";
  defparam INST10.V2I_KVCO_SEL = "60";
  defparam INST10.V2I_PP_RES = "9K";
  defparam INST10.CLKMUX_FB = "CMUX_CLKOP";
  defparam INST10.SEL_FBK = "FBKCLK0";
  defparam INST10.INTFBKDEL_SEL = "DISABLED";
  defparam INST10.PMU_WAITFORLOCK = "ENABLED";
  defparam INST10.REF_OSC_CTRL = "3P2";
  defparam INST10.REF_COUNTS = "0000";
  defparam INST10.REF_USE = "DISABLED";
  defparam INST10.REF_ENABLE = "DISABLED";
  defparam INST10.SIM_FLOAT_PRECISION = "0.1";
  defparam INST10.DELA = "8";
  defparam INST10.DELB = "2";
  defparam INST10.DELC = "7";
  defparam INST10.DELD = "7";
  defparam INST10.DELE = "7";
  defparam INST10.DELF = "7";
  defparam INST10.DIVA = "8";
  defparam INST10.DIVB = "2";
  defparam INST10.DIVC = "7";
  defparam INST10.DIVD = "7";
  defparam INST10.DIVE = "7";
  defparam INST10.DIVF = "7";
  defparam INST10.FBK_MMD_DIG = "1";
  defparam INST10.PHIA = "0";
  defparam INST10.PHIB = "0";
  defparam INST10.PHIC = "0";
  defparam INST10.PHID = "0";
  defparam INST10.PHIE = "0";
  defparam INST10.PHIF = "0";
  defparam INST10.REF_MMD_DIG = "1";
  defparam INST10.EXTERNAL_DIVIDE_FACTOR = "0";
  defparam INST10.BW_CTL_BIAS = "0b0101";
  defparam INST10.CLKOP_TRIM = "0b0000";
  defparam INST10.CLKOS_TRIM = "0b0000";
  defparam INST10.CLKOS2_TRIM = "0b0000";
  defparam INST10.CLKOS3_TRIM = "0b0000";
  defparam INST10.CLKOS4_TRIM = "0b0000";
  defparam INST10.CLKOS5_TRIM = "0b0000";
  defparam INST10.DYN_SEL = "0b000";
  defparam INST10.FBK_CUR_BLE = "0b00000000";
  defparam INST10.FBK_IF_TIMING_CTL = "0b00";
  defparam INST10.FBK_MASK = "0b00000000";
  defparam INST10.FBK_MMD_PULS_CTL = "0b0000";
  defparam INST10.FBK_MODE = "0b00";
  defparam INST10.FBK_PI_RC = "0b1100";
  defparam INST10.FBK_PR_CC = "0b0000";
  defparam INST10.FBK_PR_IC = "0b1000";
  defparam INST10.IPI_CMP = "0b0001";
  defparam INST10.IPI_CMPN = "0b0011";
  defparam INST10.IPP_CTRL = "0b0100";
  defparam INST10.IPP_SEL = "0b0111";
  defparam INST10.KP_VCO = "0b00011";
  defparam INST10.REF_MASK = "0b00000000";
  defparam INST10.REF_MMD_IN = "0b00001000";
  defparam INST10.REF_MMD_PULS_CTL = "0b0000";
  defparam INST10.REF_TIMING_CTL = "0b00";
  defparam INST10.SSC_F_CODE = "0b000000000000000";
  defparam INST10.SSC_N_CODE = "0b000000000";
  defparam INST10.SSC_REG_WEIGHTING_SEL = "0b000";
  defparam INST10.SSC_STEP_IN = "0b0000000";
  defparam INST10.SSC_TBASE = "0b000000000000";
  defparam INST10.V2I_PP_ICTRL = "0b11111";
  defparam INST10.DIV_DEL = "0b0001000";
  defparam INST10.PHASE_SEL_DEL = "0b000";
  defparam INST10.PHASE_SEL_DEL_P1 = "0b000";
endmodule

module DDR_MEM_1_cke_o_0_ ( input PADDO, output DDRMEM1ckeo0 );
  wire   GNDI;

  SEIO18_CORE0006 \DDR_MEM_1_cke_o_pad[0].bb_inst ( .I(PADDO), .DOLP(GNDI), 
    .B(DDRMEM1ckeo0), .O(), .INLP(), .T(GNDI), .INADC());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => DDRMEM1ckeo0) = (0:0:0,0:0:0);
    $width (posedge DDRMEM1ckeo0, 0:0:0);
    $width (negedge DDRMEM1ckeo0, 0:0:0);
  endspecify

endmodule

module SEIO18_CORE0006 ( input I, DOLP, inout B, output O, INLP, input T, 
    output INADC );

  SEIO18_CORE INST10( .I(I), .DOLP(DOLP), .B(B), .O(O), .INLP(INLP), .T(T), 
    .INADC(INADC));
  defparam INST10.PULLMODE = "NONE";
  defparam INST10.MIPI = "DISABLED";
  defparam INST10.ENADC_IN = "DISABLED";
endmodule

module DDR_MEM_1_odt_o_0_ ( input PADDO, output DDRMEM1odto0 );
  wire   GNDI;

  SEIO18_CORE0006 \DDR_MEM_1_odt_o_pad[0].bb_inst ( .I(PADDO), .DOLP(GNDI), 
    .B(DDRMEM1odto0), .O(), .INLP(), .T(GNDI), .INADC());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => DDRMEM1odto0) = (0:0:0,0:0:0);
    $width (posedge DDRMEM1odto0, 0:0:0);
    $width (negedge DDRMEM1odto0, 0:0:0);
  endspecify

endmodule

module DDR_MEM_1_wen_o ( input PADDO, output DDR_MEM_1_wen_o );
  wire   GNDI;

  SEIO18_CORE0006 \DDR_MEM_1_wen_o_pad.bb_inst ( .I(PADDO), .DOLP(GNDI), 
    .B(DDR_MEM_1_wen_o), .O(), .INLP(), .T(GNDI), .INADC());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => DDR_MEM_1_wen_o) = (0:0:0,0:0:0);
    $width (posedge DDR_MEM_1_wen_o, 0:0:0);
    $width (negedge DDR_MEM_1_wen_o, 0:0:0);
  endspecify

endmodule

module DDR_MEM_1_rasn_o ( input PADDO, output DDR_MEM_1_rasn_o );
  wire   GNDI;

  SEIO18_CORE0006 \DDR_MEM_1_rasn_o_pad.bb_inst ( .I(PADDO), .DOLP(GNDI), 
    .B(DDR_MEM_1_rasn_o), .O(), .INLP(), .T(GNDI), .INADC());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => DDR_MEM_1_rasn_o) = (0:0:0,0:0:0);
    $width (posedge DDR_MEM_1_rasn_o, 0:0:0);
    $width (negedge DDR_MEM_1_rasn_o, 0:0:0);
  endspecify

endmodule

module DDR_MEM_1_casn_o ( input PADDO, output DDR_MEM_1_casn_o );
  wire   GNDI;

  SEIO18_CORE0006 \DDR_MEM_1_casn_o_pad.bb_inst ( .I(PADDO), .DOLP(GNDI), 
    .B(DDR_MEM_1_casn_o), .O(), .INLP(), .T(GNDI), .INADC());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => DDR_MEM_1_casn_o) = (0:0:0,0:0:0);
    $width (posedge DDR_MEM_1_casn_o, 0:0:0);
    $width (negedge DDR_MEM_1_casn_o, 0:0:0);
  endspecify

endmodule

module DDR_MEM_1_ba_o_2_ ( input PADDO, output DDRMEM1bao2 );
  wire   GNDI;

  SEIO18_CORE0006 \DDR_MEM_1_ba_o_pad[2].bb_inst ( .I(PADDO), .DOLP(GNDI), 
    .B(DDRMEM1bao2), .O(), .INLP(), .T(GNDI), .INADC());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => DDRMEM1bao2) = (0:0:0,0:0:0);
    $width (posedge DDRMEM1bao2, 0:0:0);
    $width (negedge DDRMEM1bao2, 0:0:0);
  endspecify

endmodule

module DDR_MEM_1_ba_o_1_ ( input PADDO, output DDRMEM1bao1 );
  wire   GNDI;

  SEIO18_CORE0006 \DDR_MEM_1_ba_o_pad[1].bb_inst ( .I(PADDO), .DOLP(GNDI), 
    .B(DDRMEM1bao1), .O(), .INLP(), .T(GNDI), .INADC());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => DDRMEM1bao1) = (0:0:0,0:0:0);
    $width (posedge DDRMEM1bao1, 0:0:0);
    $width (negedge DDRMEM1bao1, 0:0:0);
  endspecify

endmodule

module DDR_MEM_1_ba_o_0_ ( input PADDO, output DDRMEM1bao0 );
  wire   GNDI;

  SEIO18_CORE0006 \DDR_MEM_1_ba_o_pad[0].bb_inst ( .I(PADDO), .DOLP(GNDI), 
    .B(DDRMEM1bao0), .O(), .INLP(), .T(GNDI), .INADC());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => DDRMEM1bao0) = (0:0:0,0:0:0);
    $width (posedge DDRMEM1bao0, 0:0:0);
    $width (negedge DDRMEM1bao0, 0:0:0);
  endspecify

endmodule

module DDR_MEM_1_addr_o_12_ ( input PADDO, output DDRMEM1addro12 );
  wire   GNDI;

  SEIO18_CORE0006 \DDR_MEM_1_addr_o_pad[12].bb_inst ( .I(PADDO), .DOLP(GNDI), 
    .B(DDRMEM1addro12), .O(), .INLP(), .T(GNDI), .INADC());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => DDRMEM1addro12) = (0:0:0,0:0:0);
    $width (posedge DDRMEM1addro12, 0:0:0);
    $width (negedge DDRMEM1addro12, 0:0:0);
  endspecify

endmodule

module DDR_MEM_1_addr_o_11_ ( input PADDO, output DDRMEM1addro11 );
  wire   GNDI;

  SEIO18_CORE0006 \DDR_MEM_1_addr_o_pad[11].bb_inst ( .I(PADDO), .DOLP(GNDI), 
    .B(DDRMEM1addro11), .O(), .INLP(), .T(GNDI), .INADC());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => DDRMEM1addro11) = (0:0:0,0:0:0);
    $width (posedge DDRMEM1addro11, 0:0:0);
    $width (negedge DDRMEM1addro11, 0:0:0);
  endspecify

endmodule

module DDR_MEM_1_addr_o_10_ ( input PADDO, output DDRMEM1addro10 );
  wire   GNDI;

  SEIO18_CORE0006 \DDR_MEM_1_addr_o_pad[10].bb_inst ( .I(PADDO), .DOLP(GNDI), 
    .B(DDRMEM1addro10), .O(), .INLP(), .T(GNDI), .INADC());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => DDRMEM1addro10) = (0:0:0,0:0:0);
    $width (posedge DDRMEM1addro10, 0:0:0);
    $width (negedge DDRMEM1addro10, 0:0:0);
  endspecify

endmodule

module DDR_MEM_1_addr_o_9_ ( input PADDO, output DDRMEM1addro9 );
  wire   GNDI;

  SEIO18_CORE0006 \DDR_MEM_1_addr_o_pad[9].bb_inst ( .I(PADDO), .DOLP(GNDI), 
    .B(DDRMEM1addro9), .O(), .INLP(), .T(GNDI), .INADC());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => DDRMEM1addro9) = (0:0:0,0:0:0);
    $width (posedge DDRMEM1addro9, 0:0:0);
    $width (negedge DDRMEM1addro9, 0:0:0);
  endspecify

endmodule

module DDR_MEM_1_addr_o_8_ ( input PADDO, output DDRMEM1addro8 );
  wire   GNDI;

  SEIO18_CORE0006 \DDR_MEM_1_addr_o_pad[8].bb_inst ( .I(PADDO), .DOLP(GNDI), 
    .B(DDRMEM1addro8), .O(), .INLP(), .T(GNDI), .INADC());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => DDRMEM1addro8) = (0:0:0,0:0:0);
    $width (posedge DDRMEM1addro8, 0:0:0);
    $width (negedge DDRMEM1addro8, 0:0:0);
  endspecify

endmodule

module DDR_MEM_1_addr_o_7_ ( input PADDO, output DDRMEM1addro7 );
  wire   GNDI;

  SEIO18_CORE0006 \DDR_MEM_1_addr_o_pad[7].bb_inst ( .I(PADDO), .DOLP(GNDI), 
    .B(DDRMEM1addro7), .O(), .INLP(), .T(GNDI), .INADC());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => DDRMEM1addro7) = (0:0:0,0:0:0);
    $width (posedge DDRMEM1addro7, 0:0:0);
    $width (negedge DDRMEM1addro7, 0:0:0);
  endspecify

endmodule

module DDR_MEM_1_addr_o_6_ ( input PADDO, output DDRMEM1addro6 );
  wire   GNDI;

  SEIO18_CORE0006 \DDR_MEM_1_addr_o_pad[6].bb_inst ( .I(PADDO), .DOLP(GNDI), 
    .B(DDRMEM1addro6), .O(), .INLP(), .T(GNDI), .INADC());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => DDRMEM1addro6) = (0:0:0,0:0:0);
    $width (posedge DDRMEM1addro6, 0:0:0);
    $width (negedge DDRMEM1addro6, 0:0:0);
  endspecify

endmodule

module DDR_MEM_1_addr_o_5_ ( input PADDO, output DDRMEM1addro5 );
  wire   GNDI;

  SEIO18_CORE0006 \DDR_MEM_1_addr_o_pad[5].bb_inst ( .I(PADDO), .DOLP(GNDI), 
    .B(DDRMEM1addro5), .O(), .INLP(), .T(GNDI), .INADC());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => DDRMEM1addro5) = (0:0:0,0:0:0);
    $width (posedge DDRMEM1addro5, 0:0:0);
    $width (negedge DDRMEM1addro5, 0:0:0);
  endspecify

endmodule

module DDR_MEM_1_addr_o_4_ ( input PADDO, output DDRMEM1addro4 );
  wire   GNDI;

  SEIO18_CORE0006 \DDR_MEM_1_addr_o_pad[4].bb_inst ( .I(PADDO), .DOLP(GNDI), 
    .B(DDRMEM1addro4), .O(), .INLP(), .T(GNDI), .INADC());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => DDRMEM1addro4) = (0:0:0,0:0:0);
    $width (posedge DDRMEM1addro4, 0:0:0);
    $width (negedge DDRMEM1addro4, 0:0:0);
  endspecify

endmodule

module DDR_MEM_1_addr_o_3_ ( input PADDO, output DDRMEM1addro3 );
  wire   GNDI;

  SEIO18_CORE0006 \DDR_MEM_1_addr_o_pad[3].bb_inst ( .I(PADDO), .DOLP(GNDI), 
    .B(DDRMEM1addro3), .O(), .INLP(), .T(GNDI), .INADC());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => DDRMEM1addro3) = (0:0:0,0:0:0);
    $width (posedge DDRMEM1addro3, 0:0:0);
    $width (negedge DDRMEM1addro3, 0:0:0);
  endspecify

endmodule

module DDR_MEM_1_addr_o_2_ ( input PADDO, output DDRMEM1addro2 );
  wire   GNDI;

  SEIO18_CORE0006 \DDR_MEM_1_addr_o_pad[2].bb_inst ( .I(PADDO), .DOLP(GNDI), 
    .B(DDRMEM1addro2), .O(), .INLP(), .T(GNDI), .INADC());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => DDRMEM1addro2) = (0:0:0,0:0:0);
    $width (posedge DDRMEM1addro2, 0:0:0);
    $width (negedge DDRMEM1addro2, 0:0:0);
  endspecify

endmodule

module DDR_MEM_1_addr_o_1_ ( input PADDO, output DDRMEM1addro1 );
  wire   GNDI;

  SEIO18_CORE0006 \DDR_MEM_1_addr_o_pad[1].bb_inst ( .I(PADDO), .DOLP(GNDI), 
    .B(DDRMEM1addro1), .O(), .INLP(), .T(GNDI), .INADC());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => DDRMEM1addro1) = (0:0:0,0:0:0);
    $width (posedge DDRMEM1addro1, 0:0:0);
    $width (negedge DDRMEM1addro1, 0:0:0);
  endspecify

endmodule

module DDR_MEM_1_addr_o_0_ ( input PADDO, output DDRMEM1addro0 );
  wire   GNDI;

  SEIO18_CORE0006 \DDR_MEM_1_addr_o_pad[0].bb_inst ( .I(PADDO), .DOLP(GNDI), 
    .B(DDRMEM1addro0), .O(), .INLP(), .T(GNDI), .INADC());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => DDRMEM1addro0) = (0:0:0,0:0:0);
    $width (posedge DDRMEM1addro0, 0:0:0);
    $width (negedge DDRMEM1addro0, 0:0:0);
  endspecify

endmodule

module DDR_MEM_1_csn_o_0_ ( input PADDO, output DDRMEM1csno0 );
  wire   GNDI;

  SEIO18_CORE0006 \DDR_MEM_1_csn_o_pad[0].bb_inst ( .I(PADDO), .DOLP(GNDI), 
    .B(DDRMEM1csno0), .O(), .INLP(), .T(GNDI), .INADC());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => DDRMEM1csno0) = (0:0:0,0:0:0);
    $width (posedge DDRMEM1csno0, 0:0:0);
    $width (negedge DDRMEM1csno0, 0:0:0);
  endspecify

endmodule

module DDR_MEM_1_ck_o_0_ ( input PADDO, output DDRMEM1cko0 );
  wire   GNDI;

  DIFFIO18_CORE_B \DDR_MEM_1_ck_o_pad[0].bb_inst ( .I(PADDO), .DOLP(GNDI), 
    .B(DDRMEM1cko0), .O(), .INLP(), .T(GNDI), .INADC(), .HSRXEN(GNDI), 
    .HSTXEN(GNDI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => DDRMEM1cko0) = (0:0:0,0:0:0);
    $width (posedge DDRMEM1cko0, 0:0:0);
    $width (negedge DDRMEM1cko0, 0:0:0);
  endspecify

endmodule

module VCC_cZ ( output Z );

  VHI_B VCC_cZ_VHI( .Z(Z));
endmodule

module VHI_B ( output Z );

  VHI INST20( .Z(Z));
endmodule
`pragma protect begin_protected
`pragma protect version=1
`pragma protect author="Lattice Semiconductor Corporation"
`pragma protect author_info="Lattice Semiconductor Corporation"
`pragma protect encrypt_agent="Radiant Backanno"
`pragma protect encrypt_agent_info="Radiant Software (64-bit) 2023.1.1.200.1"

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Lattice Semiconductor"
`pragma protect key_keyname="LSCC_RADIANT_2"
`pragma protect key_method="rsa"
`pragma protect key_block
Cjqzs37J4gAbLL6oWpc2PgkO3n5Ab9kJKaN0JjMljdwQ9MdkjpxBk4ET8zuqmF3h
1YtVtaQou2lfEnl/FgEVvXb/JzxcH9cT45ZjWiwWZkoWUDaZq4SxwW6315DwXb1+
RQg3JCMCenq/C9IvzfV59eJnw/j0/wl69PTHYLuTXOc7TynwpK8/cs5I8igcmOkL
P1jbbW9BWosBzH5ymcKZ1RNPN2/ka3N6h95yED/6JyU/9/gFRueTXRuydFjA/eIA
Pnxgq5MRnbBDZ5d4y62in+RZ5ShrZ3dfAGQa6c28p7OH2ZxKt2WvgbGLlPz52zxl
x6d1HPmDMZmt+rkrH1yz0Q==

`pragma protect encoding=(enctype="base64", line_length=64, bytes=384)
`pragma protect key_keyowner="Lattice Semiconductor"
`pragma protect key_keyname="LSCC_RADIANT_3"
`pragma protect key_method="rsa"
`pragma protect key_block
t/LbMCXicoOqr9MvO0THItoY21JmRy2XSlP1Etys+FDbMSxzBL/KVSZ2rAQO4t0W
xn/sCb2Sv2yqHdpYH4+BzELDso5ZUl6fIIW9DMGizKvc3p8DCKEON3PlTy/NCvMO
WzmvJnRw2G3wAuWSmkTJduwN+OsT2bKfzEpMan9UAuVXnLJ8XXWPtF5t4wqXIbis
r0j5GtWhi97AL2tgQuPH8FUg3PIlXcCnX3TNdql7iiLXbj274SZWRPbZLZvbJ7dS
J6OpG5KrAWqR8oNM03Ws211wjnc4EOl2GdGkqBIVM/LlNjc6v+1UZPXc3PI3WxHh
pBNazxEvcEbAJWsp3GusPDmh0HVbcgT2kRUc8fyENqdfxjn+Du69iFG503bEUOWh
4HHn4khrRmaYzV80v19NUiFQkUZqPO9Du7k03ioww6ngMzjYIjzQuJrgR4Y9naXH
Qev3wI21f4/sOo6qZEq3u7FGHdg+A3bCeGeRcZpiikwCzL4TnnZ1fV4v/2Ot7GSB

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Mentor Graphics Corporation"
`pragma protect key_keyname="MGC-VERIF-SIM-RSA-2"
`pragma protect key_method="rsa"
`pragma protect key_block
AZI2CEZpgtbAXPI0/J8tdZE4NYl6KqiUFab31CeqpIUgEkRu/5CdfwN1StqUmu1o
BiyIMHsoId8dS7kd1KgbnxGphEosGh8Hioqw6vNfnwrLKtrewFbXmC3iwRx/bJW9
gOZljKLWnGMMOnZIjzBFMLS+Mr6jdQmenvXsmfYeLd6LCX7udG4RqrCmqpM4x/jD
p/prs1t7W7RMOnVUulrRWqq9Xc+b7JSRWWNaybjTjOysFKoJ5ZpiNMZci31oOOON
VQgvnfOPnjb6eZdNLlpBK1qtZlcbHE62VgrAIsatxlpk15RiUk7Shh+IvWlkJFOY
vzN32U2rWAuwFJ72riNtEA==

`pragma protect encoding=(enctype="base64", line_length=64, bytes=128)
`pragma protect key_keyowner="Synopsys"
`pragma protect key_keyname="SNPS-VCS-RSA-1"
`pragma protect key_method="rsa"
`pragma protect key_block
Nx9nKkjTFZRGdXAVyZI+g2gAAnd/VVggSJwvgeLYIgpVaffp8GJWPD2n6INcmcHd
/0bNXIFMV41VxRDB7FOM8RzkrY0oimRdIirDlsPpqvw6e8Uq/0a/gzZ82FjbuLtm
huhJjdPp2VJ67jE24EuOoZFevG8sllSPlOuFBJPnwPc=

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Aldec"
`pragma protect key_keyname="ALDEC15_001"
`pragma protect key_method="rsa"
`pragma protect key_block
arFrtEdKr0AxLFsvTTKG2uTxrJ5GZGpgxLWN8/cKiLt2GHOpidL757KY/kI5LLGq
V+/F4Zz8Bsb09ebNfirqxLipAhGIzg1lKYFanvSiBMFhJHvLKMHNb4GyvPPGKHtu
ivsMJCfbLuowEAiU5PvZ/RvCosywNIghVykPD8P7KOOToJD0lVLt5zruGYS58k7u
pQh9M2nHZNDLe5wdqgo61okwTt6lSIWy9xKMiwQh37B/+Jkov7zS1NK9gPZaQik6
OmgVpTFq9tqKFq7jEgRUqcNWi+b2KQY4BDhVDab0MpqZcs/ghR2UZSVHfmTKGpnn
3F39Dr4BpJnwvH0JOEJdcA==

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Cadence Design Systems."
`pragma protect key_keyname="CDS_RSA_KEY_VER_1"
`pragma protect key_method="rsa"
`pragma protect key_block
O6yWE4ccfAPuTrqPM/AJ+4ltBcNpjnkSxDPm8K7M/4nF/InNgrscEQZGozp0lGxH
TNrHsJvrOxowHzmrPR9pPi6555etXBBmoPYa1jvXk8vfkkb4YVn5EBIKsfTrr7hQ
pNpX2FJYsMgOZZgta7ksQtG5i77C1E/fnVwp7y4SJrw4j+yeAlMIzzqAYwNktzrI
2ARwnoDNnnJ7FupP5b5Ah90GEuXrEHCLi/V09eh8yE3h40YOf08N5rLDgcYZwjDG
B44XKLyuq9HeT2nEDpGIHznMY1W1pzt/qWK50UPeFwfVaX72JnFkW5Ed4xbDdsjE
Xz/SbZP5HcS1Odk2loMxMw==

`pragma protect data_method="aes128-cbc"
`pragma protect encoding=(enctype="base64", line_length=64, bytes=2496)
`pragma protect data_block
21s4deGp1YGsLqvr6B9lRiFKpvMEYMJeJE65nFBij/avuHEeVbO5cTkfW28ty8Oj
erpBvacDZeqiwtlAcF77VdFzoV4j5dgg7YHY3SEoRriSIML5CPh45fud9wkeKgCq
R9Njn6kANF83xyhlkitfJ1QuRYCd0VGC6q3nyqn65yDn0171KtONrGtmLYtxQJqf
uud4QA5rs3HwgbIhhEz4e1EzPP781DZnBVnhwHJqkcLkd1XeJXPzHvPCrEPhKdoz
ee5whpH2ka+ST8DN4lM3ESjmLmSNtj/gAkCLKjebWVphbZDamn+9wGiQQ2O0Wo6I
UMIO7HBd+KzyZbvp/xutXyzODoa/ThXO/0QSJwLxWFj6yGYE46tHRCdq7RB1CDA0
y7cOSj9F82NiuFdbPZoAIj/heHYtTQf81FE6udFuAb3jPb0fgWJy+I+QqqC+yNCW
EfAg58QDLvZgxFxz1yKAySnfWvj5C69ZOrtdUKL8ER5flbDpNETR0HTde7HUmoKQ
n0XDQeG4e33j9uesW/OVcN/BmqxjGGcR9pNqWDLLYI9OQasSIJQECb8l1j39m6Da
NhSXJE6fZPnxYrbJtPHzpO0hdI+KhZlARdR3zs+va5fNc9occtaSGtEyV2e8uFdj
5txqYY0gcuv9mX/ivIVzNbclTKI3Doqy+FeD38ZwVEGwXX6Kvq7P2N4Qa2Sstsg/
5c/GgdqX79fbQJvKyAODoGAlbJjWW/hsmsZR7G9uRdcVQ+YaD9k8s8c2KN+s7QDc
Rx+vmqoGJp/vjjY3iOnvlOvJ6eb8NbO5Zm8x/jF22Q0uB4mvPOrrZ1hZ9P6rUC9A
+NJpvdSanLesQZPOj0PJWmpHfons8KBIjL5XXB8imyPby9aPFWJWKVzZ/KLiJfiF
N+Xz/rpqiBg93xwAQ9j0xXu4V7ie/oUn+Pix2OtjFzVH7szPqu3nBeTMq2r0eBaZ
HLxCp7wLm1TohlnPQ3K7XWd8uFFGRiwam6dfR+lTNWWnDKXzQjtlIy1Gf+4VLfcR
PgKj5O1UKErLm3+//WcWZThQ0rYvjTDHQqRJDrx1V8Ha+YjodbwhZAYFGCFbeKe7
YonPgRm0vf5rv1XRq7x4sbU+IWtMUEf2pRziuhNP1lf3f90JY7v1IXRtCGtsK4MV
IKGpIKdzNfgdgBxW90CPsDVAsc1dYtdBJt4AeLK9mFuYOtfcb3pno+yPqp9VwQR5
ut1Ic4b0vfO9jKA4OnZipptHa4YogTGhHXK5bbN8cn7i8EqqRrT9XxgfeXYTBjW/
X1OPeb9kss1+hGd3+RxHyKUjDM+85uHstJw827ocIzbLByBUiSfvKHc2EQiKRLcl
CeGkl5hK+F0y0hUC5nAQu+ZCmn7tWtP+WCLWPjNecExIDv6OWLq6Qr0FjTkXjLbx
CGuuarcRa4SMnAl3zu3l1WPYs55l9sskuJWLDkTOdh8XKVEWRUzZWYs26yEiM0/L
Qq3AzN02ycy8MCYSM6WGIg34DzuRndL4mhc+5DCWktPFwpIm8FYdjeOzF5WLyPmf
vzykSBhf2ff4xWydIgwcbe/eglQQSweAxlz8TBV+BRgvnD01NTxwxOOejnUcKF+r
paMBgr9dMeSvXGQVZv27SRvxyxwon+G/539n85ZNaqFyJ48E/Yf4eKwdNxpX8y8Q
HgY5LGuK5Xzm2wxI1ADisxIM9/s0gs951MVn/geZiVR3n77pffeutdHMnJwkJux8
qcM1Ax57lJFSVYtZFXEVdm6IxXCOvujB6fkkiCGWm0HNi7C1JBNkQwR3a7PAru4r
xGg1s8q5Rl+TnDEyyfEqLVL0q1ogG7xrt756RUyNloIXKhDhPC4/fJOT1E341P0X
RDDa/mRAnXoQGtD4rwLsJSKWytwJfoyzUDcMvA7M7UtQ105rjm10o3mBKODwfDEZ
orBf5J6GAqmM5M/+VZ003VtnI71XMmxwRC6sGVyZEEJKpSAbW1mL/mWpbkS0a8jj
IcIozA/zX2lVsohqmF8fSjyD+G8IOrjeLKYCTTCC5pD5cn/sGOiOmThYLDRCz2/c
QTROPW/uUxZha9+nvzCWlZpxVxvzvUpNhQZrdtEcd2VJzIBIX4rVjevT31mb6Edy
zM0cwLTXkiziem/9dZG39ARlwyn4mnVuiGmxxc1In3FaYiCiVbiFxCzIOSApY+Eg
cfRj+lsKPL7yc0VJuQvdsnnlVrpDonBH4+pmOlJk0f5AjkxdCOBEcaBl7R7Krqfm
XstSTI8CrguiLoeRbsH0O9opsLHP4O9XzyV0tybtMDZ6PkkVK1X8vqdaE/mWj8iW
kctigRILwPp0wQQkjAtM9mJ/ngPPBga6DnTWpE/oTMYFX3tvmphkl983EppTAvti
8woUCQs9ZBTMw/ftEfTgyv6N6IczuzpxIp3sYrIXj2zp57TESkzc335PqxgfZPu8
Uvvm4bTbWFNSOuoIikfOD7VhHjJHpNDvT2UpPeuOCA6x30ipDyrlHGH7CvHmn1xz
+3O2bXgwgwKiUdgAFUb2QJ0ikTwopYHGozjDImhnh/4429RCiYZBeBklSi+A8oXz
BeukCN1z+5tXe40IPHO3sPsMkybHdTRqgQ+iDWSeImNcDYoXbnvdZG3gLOgfJHcA
EcchSuhD9yFOF0iDV6d9vh9uQcPc0WP+CYCffOksb5rKPFbn13fGot1CsWT9DckQ
PffocG7rJG3HUsMXv9a2a9QIrkPtALUhHRMlojv59Xm6hoMezbCAy0Thwwo4LtFP
5G1i+RRcz4agVL6wMzRTBca7oV+k0OR+OHaHXOsj1gt3+QoSTZmK8MdpxUBxztor
eMMDMUgLqz9co0jPXDE8mCFy2iqAjJFmLUpz/tEe0hNeEvxjgKdfjTAJqrbACKro
+9SQ1u2bOkN0JHglMrmHGy1iQeXXyO20Qyp5Ee6E2IPMLFTC1mDjV8VaSn7KZIqT
QrU3xK6zmVSN0T1nlJhfKSYpUoXyciI4fa54kLImzmaUD9hU+83Xoxz8ikJhvhrs
PIecO8TO+P0posyaQDNdAhrdIaLChtwpV50Y0ltL0ZSER5/8mTcDLl/7oZdTFc1H
rON0Eu/au3F+ihsLJRTi9r3VRwAdvcikEX2lVkIiEGilMBJgd4U94oKoaXwT3ovw
G/jbFwWdh3KybpviL/kWCXEj4hb/jyamqpW9ZeryecVQxoymYldfULdXH1UIxbxF
phBvZ4nmvGFfNOY7ZV0zmPR30MwQflmlyBrmJ/9paCP5HXcxQC8mpDKZolgSXhRS
NSAVROftHOp6DekGfZUpQ4QY2OT9c+JdKQ11pX6c+dCwoy6rsSawV0gpndm5kkVL

`pragma protect end_protected
