<profile>

<section name = "Vivado HLS Report for 'fire2_fill_buffer'" level="0">
<item name = "Date">Sat Apr 29 16:14:31 2017
</item>
<item name = "Version">2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)</item>
<item name = "Project">fire_module</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00, 4.08, 0.63</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">115, 115, 115, 115, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">113, 113, 9, 7, 1, 16, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 34</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 150</column>
<column name="Register">-, -, 168, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="d_1_fu_570_p2">+, 0, 0, 5, 5, 1</column>
<column name="tmp_70_fu_610_p2">+, 0, 0, 7, 7, 7</column>
<column name="tmp_73_fu_668_p2">+, 0, 0, 8, 8, 8</column>
<column name="ap_sig_bdd_382">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_660">and, 0, 0, 1, 1, 1</column>
<column name="exitcond2_fu_564_p2">icmp, 0, 0, 3, 5, 6</column>
<column name="ap_sig_bdd_323">or, 0, 0, 1, 1, 1</column>
<column name="tmp_67_fu_582_p2">xor, 0, 0, 8, 5, 6</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">4, 10, 1, 10</column>
<column name="ap_reg_phiprechg_tmp_4_reg_526pp0_it0">80, 16, 16, 256</column>
<column name="d_phi_fu_518_p4">5, 2, 5, 10</column>
<column name="d_reg_514">5, 2, 5, 10</column>
<column name="window_buffer_address0">16, 8, 8, 64</column>
<column name="window_buffer_address1">8, 7, 8, 56</column>
<column name="window_buffer_d0">16, 4, 16, 64</column>
<column name="window_buffer_d1">16, 5, 16, 80</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">9, 0, 9, 0</column>
<column name="ap_reg_phiprechg_tmp_4_reg_526pp0_it0">16, 0, 16, 0</column>
<column name="ap_reg_ppiten_pp0_it0">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it1">1, 0, 1, 0</column>
<column name="ap_reg_ppstg_exitcond2_reg_686_pp0_it1">1, 0, 1, 0</column>
<column name="ap_reg_ppstg_tmp_67_reg_704_pp0_it1">5, 0, 5, 0</column>
<column name="d_1_reg_690">5, 0, 5, 0</column>
<column name="d_reg_514">5, 0, 5, 0</column>
<column name="exitcond2_reg_686">1, 0, 1, 0</column>
<column name="line_buffer_0_54_load_reg_748">16, 0, 16, 0</column>
<column name="line_buffer_1_54_load_reg_741">16, 0, 16, 0</column>
<column name="line_buffer_2_54_load_reg_855">16, 0, 16, 0</column>
<column name="tmp_104_reg_732">4, 0, 4, 0</column>
<column name="tmp_67_reg_704">5, 0, 5, 0</column>
<column name="tmp_70_reg_736">7, 0, 7, 0</column>
<column name="tmp_73_reg_860">8, 0, 8, 0</column>
<column name="tmp_reg_695">5, 0, 64, 59</column>
<column name="window_buffer_addr_10_reg_716">5, 0, 8, 3</column>
<column name="window_buffer_addr_1_reg_845">5, 0, 8, 3</column>
<column name="window_buffer_addr_reg_710">5, 0, 8, 3</column>
<column name="window_buffer_load_1_reg_840">16, 0, 16, 0</column>
<column name="window_buffer_load_reg_835">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fire2_fill_buffer, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fire2_fill_buffer, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fire2_fill_buffer, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fire2_fill_buffer, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fire2_fill_buffer, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fire2_fill_buffer, return value</column>
<column name="matrix_e3x3_i_0_V_dout">in, 16, ap_fifo, matrix_e3x3_i_0_V, pointer</column>
<column name="matrix_e3x3_i_0_V_empty_n">in, 1, ap_fifo, matrix_e3x3_i_0_V, pointer</column>
<column name="matrix_e3x3_i_0_V_read">out, 1, ap_fifo, matrix_e3x3_i_0_V, pointer</column>
<column name="matrix_e3x3_i_1_V_dout">in, 16, ap_fifo, matrix_e3x3_i_1_V, pointer</column>
<column name="matrix_e3x3_i_1_V_empty_n">in, 1, ap_fifo, matrix_e3x3_i_1_V, pointer</column>
<column name="matrix_e3x3_i_1_V_read">out, 1, ap_fifo, matrix_e3x3_i_1_V, pointer</column>
<column name="matrix_e3x3_i_2_V_dout">in, 16, ap_fifo, matrix_e3x3_i_2_V, pointer</column>
<column name="matrix_e3x3_i_2_V_empty_n">in, 1, ap_fifo, matrix_e3x3_i_2_V, pointer</column>
<column name="matrix_e3x3_i_2_V_read">out, 1, ap_fifo, matrix_e3x3_i_2_V, pointer</column>
<column name="matrix_e3x3_i_3_V_dout">in, 16, ap_fifo, matrix_e3x3_i_3_V, pointer</column>
<column name="matrix_e3x3_i_3_V_empty_n">in, 1, ap_fifo, matrix_e3x3_i_3_V, pointer</column>
<column name="matrix_e3x3_i_3_V_read">out, 1, ap_fifo, matrix_e3x3_i_3_V, pointer</column>
<column name="matrix_e3x3_i_4_V_dout">in, 16, ap_fifo, matrix_e3x3_i_4_V, pointer</column>
<column name="matrix_e3x3_i_4_V_empty_n">in, 1, ap_fifo, matrix_e3x3_i_4_V, pointer</column>
<column name="matrix_e3x3_i_4_V_read">out, 1, ap_fifo, matrix_e3x3_i_4_V, pointer</column>
<column name="matrix_e3x3_i_5_V_dout">in, 16, ap_fifo, matrix_e3x3_i_5_V, pointer</column>
<column name="matrix_e3x3_i_5_V_empty_n">in, 1, ap_fifo, matrix_e3x3_i_5_V, pointer</column>
<column name="matrix_e3x3_i_5_V_read">out, 1, ap_fifo, matrix_e3x3_i_5_V, pointer</column>
<column name="matrix_e3x3_i_6_V_dout">in, 16, ap_fifo, matrix_e3x3_i_6_V, pointer</column>
<column name="matrix_e3x3_i_6_V_empty_n">in, 1, ap_fifo, matrix_e3x3_i_6_V, pointer</column>
<column name="matrix_e3x3_i_6_V_read">out, 1, ap_fifo, matrix_e3x3_i_6_V, pointer</column>
<column name="matrix_e3x3_i_7_V_dout">in, 16, ap_fifo, matrix_e3x3_i_7_V, pointer</column>
<column name="matrix_e3x3_i_7_V_empty_n">in, 1, ap_fifo, matrix_e3x3_i_7_V, pointer</column>
<column name="matrix_e3x3_i_7_V_read">out, 1, ap_fifo, matrix_e3x3_i_7_V, pointer</column>
<column name="matrix_e3x3_i_8_V_dout">in, 16, ap_fifo, matrix_e3x3_i_8_V, pointer</column>
<column name="matrix_e3x3_i_8_V_empty_n">in, 1, ap_fifo, matrix_e3x3_i_8_V, pointer</column>
<column name="matrix_e3x3_i_8_V_read">out, 1, ap_fifo, matrix_e3x3_i_8_V, pointer</column>
<column name="matrix_e3x3_i_9_V_dout">in, 16, ap_fifo, matrix_e3x3_i_9_V, pointer</column>
<column name="matrix_e3x3_i_9_V_empty_n">in, 1, ap_fifo, matrix_e3x3_i_9_V, pointer</column>
<column name="matrix_e3x3_i_9_V_read">out, 1, ap_fifo, matrix_e3x3_i_9_V, pointer</column>
<column name="matrix_e3x3_i_10_V_dout">in, 16, ap_fifo, matrix_e3x3_i_10_V, pointer</column>
<column name="matrix_e3x3_i_10_V_empty_n">in, 1, ap_fifo, matrix_e3x3_i_10_V, pointer</column>
<column name="matrix_e3x3_i_10_V_read">out, 1, ap_fifo, matrix_e3x3_i_10_V, pointer</column>
<column name="matrix_e3x3_i_11_V_dout">in, 16, ap_fifo, matrix_e3x3_i_11_V, pointer</column>
<column name="matrix_e3x3_i_11_V_empty_n">in, 1, ap_fifo, matrix_e3x3_i_11_V, pointer</column>
<column name="matrix_e3x3_i_11_V_read">out, 1, ap_fifo, matrix_e3x3_i_11_V, pointer</column>
<column name="matrix_e3x3_i_12_V_dout">in, 16, ap_fifo, matrix_e3x3_i_12_V, pointer</column>
<column name="matrix_e3x3_i_12_V_empty_n">in, 1, ap_fifo, matrix_e3x3_i_12_V, pointer</column>
<column name="matrix_e3x3_i_12_V_read">out, 1, ap_fifo, matrix_e3x3_i_12_V, pointer</column>
<column name="matrix_e3x3_i_13_V_dout">in, 16, ap_fifo, matrix_e3x3_i_13_V, pointer</column>
<column name="matrix_e3x3_i_13_V_empty_n">in, 1, ap_fifo, matrix_e3x3_i_13_V, pointer</column>
<column name="matrix_e3x3_i_13_V_read">out, 1, ap_fifo, matrix_e3x3_i_13_V, pointer</column>
<column name="matrix_e3x3_i_14_V_dout">in, 16, ap_fifo, matrix_e3x3_i_14_V, pointer</column>
<column name="matrix_e3x3_i_14_V_empty_n">in, 1, ap_fifo, matrix_e3x3_i_14_V, pointer</column>
<column name="matrix_e3x3_i_14_V_read">out, 1, ap_fifo, matrix_e3x3_i_14_V, pointer</column>
<column name="matrix_e3x3_i_15_V_dout">in, 16, ap_fifo, matrix_e3x3_i_15_V, pointer</column>
<column name="matrix_e3x3_i_15_V_empty_n">in, 1, ap_fifo, matrix_e3x3_i_15_V, pointer</column>
<column name="matrix_e3x3_i_15_V_read">out, 1, ap_fifo, matrix_e3x3_i_15_V, pointer</column>
<column name="line_buffer_0_0_address0">out, 4, ap_memory, line_buffer_0_0, array</column>
<column name="line_buffer_0_0_ce0">out, 1, ap_memory, line_buffer_0_0, array</column>
<column name="line_buffer_0_0_we0">out, 1, ap_memory, line_buffer_0_0, array</column>
<column name="line_buffer_0_0_d0">out, 16, ap_memory, line_buffer_0_0, array</column>
<column name="line_buffer_0_54_address0">out, 4, ap_memory, line_buffer_0_54, array</column>
<column name="line_buffer_0_54_ce0">out, 1, ap_memory, line_buffer_0_54, array</column>
<column name="line_buffer_0_54_q0">in, 16, ap_memory, line_buffer_0_54, array</column>
<column name="line_buffer_1_0_address0">out, 4, ap_memory, line_buffer_1_0, array</column>
<column name="line_buffer_1_0_ce0">out, 1, ap_memory, line_buffer_1_0, array</column>
<column name="line_buffer_1_0_we0">out, 1, ap_memory, line_buffer_1_0, array</column>
<column name="line_buffer_1_0_d0">out, 16, ap_memory, line_buffer_1_0, array</column>
<column name="line_buffer_1_54_address0">out, 4, ap_memory, line_buffer_1_54, array</column>
<column name="line_buffer_1_54_ce0">out, 1, ap_memory, line_buffer_1_54, array</column>
<column name="line_buffer_1_54_q0">in, 16, ap_memory, line_buffer_1_54, array</column>
<column name="line_buffer_2_0_address0">out, 4, ap_memory, line_buffer_2_0, array</column>
<column name="line_buffer_2_0_ce0">out, 1, ap_memory, line_buffer_2_0, array</column>
<column name="line_buffer_2_0_we0">out, 1, ap_memory, line_buffer_2_0, array</column>
<column name="line_buffer_2_0_d0">out, 16, ap_memory, line_buffer_2_0, array</column>
<column name="line_buffer_2_54_address0">out, 4, ap_memory, line_buffer_2_54, array</column>
<column name="line_buffer_2_54_ce0">out, 1, ap_memory, line_buffer_2_54, array</column>
<column name="line_buffer_2_54_q0">in, 16, ap_memory, line_buffer_2_54, array</column>
<column name="window_buffer_address0">out, 8, ap_memory, window_buffer, array</column>
<column name="window_buffer_ce0">out, 1, ap_memory, window_buffer, array</column>
<column name="window_buffer_we0">out, 1, ap_memory, window_buffer, array</column>
<column name="window_buffer_d0">out, 16, ap_memory, window_buffer, array</column>
<column name="window_buffer_q0">in, 16, ap_memory, window_buffer, array</column>
<column name="window_buffer_address1">out, 8, ap_memory, window_buffer, array</column>
<column name="window_buffer_ce1">out, 1, ap_memory, window_buffer, array</column>
<column name="window_buffer_we1">out, 1, ap_memory, window_buffer, array</column>
<column name="window_buffer_d1">out, 16, ap_memory, window_buffer, array</column>
<column name="window_buffer_q1">in, 16, ap_memory, window_buffer, array</column>
</table>
</item>
</section>
</profile>
