// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "11/21/2014 06:42:40"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ImageGenerator (
	resetN,
	clock,
	userEnable,
	readyToBeProcessed,
	encryptedSubmatrixElements,
	processed,
	pixel,
	writeEnable,
	encryptedImageDisplayed,
	VGAmemAddress,
	LEDR,
	LEDG,
	SW,
	CLOCK_50,
	KEY,
	VGA_CLK,
	VGA_HS,
	VGA_VS,
	VGA_BLANK,
	VGA_SYNC,
	VGA_R,
	VGA_G,
	VGA_B);
input 	resetN;
input 	clock;
input 	userEnable;
input 	readyToBeProcessed;
input 	[15:0] encryptedSubmatrixElements;
output 	processed;
output 	[2:0] pixel;
output 	writeEnable;
output 	encryptedImageDisplayed;
output 	[15:0] VGAmemAddress;
output 	[17:0] LEDR;
output 	[7:0] LEDG;
input 	[17:0] SW;
input 	CLOCK_50;
input 	[0:0] KEY;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK;
output 	VGA_SYNC;
output 	[9:0] VGA_R;
output 	[9:0] VGA_G;
output 	[9:0] VGA_B;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \VGA|mypll|altpll_component|_clk1 ;
wire \VGA|mypll|altpll_component|_clk2 ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8~portadataout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4~portadataout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6~portadataout ;
wire \VGA|controller|controller_translator|Add0~1 ;
wire \VGA|controller|controller_translator|Add0~0_combout ;
wire \VGA|controller|controller_translator|Add0~3 ;
wire \VGA|controller|controller_translator|Add0~2_combout ;
wire \VGA|controller|controller_translator|Add0~5 ;
wire \VGA|controller|controller_translator|Add0~4_combout ;
wire \VGA|controller|controller_translator|Add0~7 ;
wire \VGA|controller|controller_translator|Add0~6_combout ;
wire \VGA|controller|controller_translator|Add0~9 ;
wire \VGA|controller|controller_translator|Add0~8_combout ;
wire \VGA|controller|controller_translator|Add0~11 ;
wire \VGA|controller|controller_translator|Add0~10_combout ;
wire \VGA|controller|controller_translator|Add0~13 ;
wire \VGA|controller|controller_translator|Add0~12_combout ;
wire \VGA|controller|controller_translator|Add0~14_combout ;
wire \dataLoadController|count[0]~5_combout ;
wire \pixelGrouper|Add0~0_combout ;
wire \pixelGrouper|Add0~3_combout ;
wire \pixelGrouper|Add0~6_combout ;
wire \pixelGrouper|Add0~9_combout ;
wire \VGA|controller|Add1~4_combout ;
wire \VGA|controller|Add1~6_combout ;
wire \VGA|controller|Add1~8_combout ;
wire \VGA|controller|Add1~14_combout ;
wire \VGA|controller|Add1~17 ;
wire \VGA|controller|Add0~10_combout ;
wire \VGA|controller|Add0~15 ;
wire \VGA|controller|Add0~17 ;
wire \VGA|controller|Add0~16_combout ;
wire \VGA|controller|Add0~18_combout ;
wire \VGA|controller|Add1~18_combout ;
wire \pixelGrouper|groupedElements[2]~1_combout ;
wire \encryptedImageDisplayed~0_combout ;
wire \addressTraverser|LessThan0~0_combout ;
wire \pixelGrouper|Add0~2_combout ;
wire \pixelGrouper|Add0~5_combout ;
wire \pixelGrouper|Add0~8_combout ;
wire \pixelGrouper|Add0~11_combout ;
wire \VGA|controller|VGA_VS1~0_combout ;
wire \VGA|controller|VGA_BLANK1~0_combout ;
wire \VGA|controller|always1~0_combout ;
wire \VGA|controller|yCounter[7]~1_combout ;
wire \VGA|controller|yCounter[4]~4_combout ;
wire \VGA|controller|yCounter[3]~5_combout ;
wire \VGA|controller|yCounter[2]~6_combout ;
wire \pixelGrouper|elementsReadCounter|count[3]~0_combout ;
wire \pixelGrouper|elementsReadCounter|count[3]~1_combout ;
wire \pixelGrouper|elementsReadCounter|count[3]~2_combout ;
wire \VGA|controller|yCounter[9]~7_combout ;
wire \elementsToAddToImage|parallelOutput~0_combout ;
wire \elementsToAddToImage|parallelOutput~1_combout ;
wire \elementsToAddToImage|parallelOutput~2_combout ;
wire \elementsToAddToImage|parallelOutput~3_combout ;
wire \elementsToAddToImage|parallelOutput~4_combout ;
wire \elementsToAddToImage|parallelOutput~5_combout ;
wire \elementsToAddToImage|parallelOutput~6_combout ;
wire \elementsToAddToImage|parallelOutput~7_combout ;
wire \elementsToAddToImage|parallelOutput~8_combout ;
wire \elementsToAddToImage|parallelOutput~9_combout ;
wire \elementsToAddToImage|parallelOutput~10_combout ;
wire \elementsToAddToImage|parallelOutput~11_combout ;
wire \elementsToAddToImage|parallelOutput~12_combout ;
wire \elementsToAddToImage|parallelOutput~13_combout ;
wire \elementsToAddToImage|parallelOutput~14_combout ;
wire \clock~combout ;
wire \dataLoadController|count[0]~6 ;
wire \dataLoadController|count[1]~8 ;
wire \dataLoadController|count[2]~10 ;
wire \dataLoadController|count[3]~12 ;
wire \dataLoadController|count[4]~13_combout ;
wire \resetN~combout ;
wire \dataLoadController|count[1]~15_combout ;
wire \userEnable~combout ;
wire \enable~1_combout ;
wire \readyToBeProcessed~combout ;
wire \dataLoadController|count[1]~16_combout ;
wire \dataLoadController|count[1]~7_combout ;
wire \dataLoadController|count[2]~9_combout ;
wire \dataLoadController|count[3]~11_combout ;
wire \Equal2~0_combout ;
wire \rtl~0_combout ;
wire \CLOCK_50~combout ;
wire \elementsToAddToImage|serialOutput~0_combout ;
wire \elementsToAddToImage|serialOutput~regout ;
wire \pixelGrouper|internalRegister|parallelOutput~0_combout ;
wire \addressTraverser|count[0]~17 ;
wire \addressTraverser|count[1]~21 ;
wire \addressTraverser|count[2]~23 ;
wire \addressTraverser|count[3]~25 ;
wire \addressTraverser|count[4]~27 ;
wire \addressTraverser|count[5]~29 ;
wire \addressTraverser|count[6]~31 ;
wire \addressTraverser|count[7]~33 ;
wire \addressTraverser|count[8]~35 ;
wire \addressTraverser|count[9]~37 ;
wire \addressTraverser|count[10]~39 ;
wire \addressTraverser|count[11]~40_combout ;
wire \st|Q~regout ;
wire \pixelGrouper|Add0~1 ;
wire \pixelGrouper|Add0~4 ;
wire \pixelGrouper|Add0~7 ;
wire \pixelGrouper|Add0~10 ;
wire \pixelGrouper|Add0~12_combout ;
wire \pixelGrouper|Add0~14_combout ;
wire \pixelGrouper|groupedElements[2]~2_combout ;
wire \pixelGrouper|groupedElements[2]~6_combout ;
wire \pixelGrouper|groupedElements[2]~7_combout ;
wire \pixelGrouper|loaded~regout ;
wire \addressTraverser|count[11]~41 ;
wire \addressTraverser|count[12]~43 ;
wire \addressTraverser|count[13]~45 ;
wire \addressTraverser|count[14]~46_combout ;
wire \addressTraverser|count[14]~47 ;
wire \addressTraverser|count[15]~48_combout ;
wire \addressTraverser|count[1]~20_combout ;
wire \addressTraverser|count[2]~22_combout ;
wire \addressTraverser|count[3]~24_combout ;
wire \encryptedImageDisplayed~2_combout ;
wire \addressTraverser|count[5]~28_combout ;
wire \addressTraverser|count[6]~30_combout ;
wire \addressTraverser|count[7]~32_combout ;
wire \encryptedImageDisplayed~3_combout ;
wire \addressTraverser|count[12]~42_combout ;
wire \addressTraverser|LessThan0~1_combout ;
wire \addressTraverser|count[13]~18_combout ;
wire \addressTraverser|count[13]~19_combout ;
wire \encryptedImageDisplayed~1_combout ;
wire \addressTraverser|count[13]~44_combout ;
wire \encryptedImageDisplayed~4_combout ;
wire \addressTraverser|count[8]~34_combout ;
wire \addressTraverser|count[10]~38_combout ;
wire \encryptedImageDisplayed~5_combout ;
wire \encryptedImageDisplayed~6_combout ;
wire \encryptedImageDisplayed~7_combout ;
wire \encryptedImageDisplayed~reg0_regout ;
wire \pixelGrouper|internalRegister|parallelOutput[1]~1_combout ;
wire \pixelGrouper|internalRegister|parallelOutput[1]~2_combout ;
wire \pixelGrouper|groupedElements~0_combout ;
wire \Equal2~1_combout ;
wire \enable~0_combout ;
wire \pixelGrouper|groupedElements[2]~3_combout ;
wire \pixelGrouper|groupedElements~4_combout ;
wire \pixelGrouper|groupedElements~5_combout ;
wire \addressTraverser|count[0]~16_combout ;
wire \addressTraverser|count[4]~26_combout ;
wire \addressTraverser|count[9]~36_combout ;
wire \VGA|mypll|altpll_component|_clk0 ;
wire \VGA|controller|Add0~1 ;
wire \VGA|controller|Add0~3 ;
wire \VGA|controller|Add0~5 ;
wire \VGA|controller|Add0~6_combout ;
wire \VGA|controller|Add0~2_combout ;
wire \VGA|controller|Add0~0_combout ;
wire \VGA|controller|VGA_HS1~0_combout ;
wire \VGA|controller|Add0~7 ;
wire \VGA|controller|Add0~9 ;
wire \VGA|controller|Add0~11 ;
wire \VGA|controller|Add0~12_combout ;
wire \VGA|controller|Equal0~0_combout ;
wire \VGA|controller|xCounter~1_combout ;
wire \VGA|controller|Add0~8_combout ;
wire \VGA|controller|Add0~13 ;
wire \VGA|controller|Add0~14_combout ;
wire \VGA|controller|Equal0~1_combout ;
wire \VGA|controller|Equal0~2_combout ;
wire \VGA|controller|xCounter~2_combout ;
wire \VGA|controller|VGA_HS1~1_combout ;
wire \VGA|controller|xCounter~0_combout ;
wire \VGA|controller|VGA_HS1~2_combout ;
wire \VGA|controller|VGA_HS1~regout ;
wire \VGA|controller|VGA_HS~regout ;
wire \VGA|controller|Add1~1 ;
wire \VGA|controller|Add1~2_combout ;
wire \VGA|controller|Add1~3 ;
wire \VGA|controller|Add1~5 ;
wire \VGA|controller|Add1~7 ;
wire \VGA|controller|Add1~9 ;
wire \VGA|controller|Add1~11 ;
wire \VGA|controller|Add1~13 ;
wire \VGA|controller|Add1~15 ;
wire \VGA|controller|Add1~16_combout ;
wire \VGA|controller|yCounter[8]~0_combout ;
wire \VGA|controller|Add1~0_combout ;
wire \VGA|controller|yCounter[0]~9_combout ;
wire \VGA|controller|always1~1_combout ;
wire \VGA|controller|Add1~12_combout ;
wire \VGA|controller|yCounter[6]~2_combout ;
wire \VGA|controller|Add1~10_combout ;
wire \VGA|controller|yCounter[5]~3_combout ;
wire \VGA|controller|always1~2_combout ;
wire \VGA|controller|yCounter[1]~8_combout ;
wire \VGA|controller|VGA_VS1~1_combout ;
wire \VGA|controller|VGA_VS1~2_combout ;
wire \VGA|controller|VGA_VS1~regout ;
wire \VGA|controller|VGA_VS~regout ;
wire \VGA|controller|VGA_BLANK1~1_combout ;
wire \VGA|controller|VGA_BLANK1~regout ;
wire \VGA|controller|VGA_BLANK~regout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode282w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode282w[3]~1_combout ;
wire \VGA|controller|controller_translator|mem_address[5]~1 ;
wire \VGA|controller|controller_translator|mem_address[6]~3 ;
wire \VGA|controller|controller_translator|mem_address[7]~5 ;
wire \VGA|controller|controller_translator|mem_address[8]~7 ;
wire \VGA|controller|controller_translator|mem_address[9]~9 ;
wire \VGA|controller|controller_translator|mem_address[10]~11 ;
wire \VGA|controller|controller_translator|mem_address[11]~13 ;
wire \VGA|controller|controller_translator|mem_address[12]~14_combout ;
wire \VGA|controller|controller_translator|mem_address[12]~15 ;
wire \VGA|controller|controller_translator|mem_address[13]~16_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode282w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode282w[3]~0_combout ;
wire \VGA|controller|Add0~4_combout ;
wire \VGA|controller|controller_translator|mem_address[5]~0_combout ;
wire \VGA|controller|controller_translator|mem_address[6]~2_combout ;
wire \VGA|controller|controller_translator|mem_address[7]~4_combout ;
wire \VGA|controller|controller_translator|mem_address[8]~6_combout ;
wire \VGA|controller|controller_translator|mem_address[9]~8_combout ;
wire \VGA|controller|controller_translator|mem_address[10]~10_combout ;
wire \VGA|controller|controller_translator|mem_address[11]~12_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14~portadataout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode252w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode262w[3]~1_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode252w[3]~1_combout ;
wire \VGA|controller|controller_translator|mem_address[13]~17 ;
wire \VGA|controller|controller_translator|mem_address[14]~18_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode262w[2]~1_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5~portadataout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode235w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode235w[3]~1_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2~portadataout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~0_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode272w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode272w[3]~1_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode262w[2]~2_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11~portadataout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~1_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result2w~0_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13~portadataout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode262w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode262w[3]~2_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode262w[2]~0_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7~portadataout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1~portadataout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~0_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10~portadataout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~1_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result1w~0_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12~portadataout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3~portadataout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0~portadataout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~0_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9~portadataout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~1_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result0w~0_combout ;
wire [3:0] \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode235w ;
wire [15:0] \elementsToAddToImage|parallelOutput ;
wire [2:0] \pixelGrouper|groupedElements ;
wire [4:0] \pixelGrouper|elementsRead ;
wire [2:0] \pixelGrouper|internalRegister|parallelOutput ;
wire [4:0] \pixelGrouper|elementsReadCounter|count ;
wire [4:0] \dataLoadController|count ;
wire [15:0] \addressTraverser|count ;
wire [2:0] \VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a ;
wire [2:0] \VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a ;
wire [3:0] \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode272w ;
wire [3:0] \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode262w ;
wire [3:0] \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode252w ;
wire [3:0] \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode235w ;
wire [9:0] \VGA|controller|yCounter ;
wire [9:0] \VGA|controller|xCounter ;
wire [15:0] \encryptedSubmatrixElements~combout ;

wire [2:0] \VGA|mypll|altpll_component|pll_CLK_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14_PORTADATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8_PORTADATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5_PORTADATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2_PORTADATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11_PORTADATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13_PORTADATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4_PORTADATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7_PORTADATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1_PORTADATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10_PORTADATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12_PORTADATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6_PORTADATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9_PORTADATAOUT_bus ;

assign \VGA|mypll|altpll_component|_clk0  = \VGA|mypll|altpll_component|pll_CLK_bus [0];
assign \VGA|mypll|altpll_component|_clk1  = \VGA|mypll|altpll_component|pll_CLK_bus [1];
assign \VGA|mypll|altpll_component|_clk2  = \VGA|mypll|altpll_component|pll_CLK_bus [2];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14_PORTADATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8_PORTADATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5_PORTADATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2_PORTADATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11_PORTADATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13_PORTADATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4_PORTADATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7_PORTADATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1_PORTADATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10_PORTADATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12_PORTADATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6_PORTADATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9_PORTADATAOUT_bus [0];

cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode262w[3]~2_combout ),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0 ),
	.clk1(\CLOCK_50~combout ),
	.ena0(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode262w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode262w[2]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixelGrouper|groupedElements [2]}),
	.portbaddr({\addressTraverser|count [11],\addressTraverser|count [10],\addressTraverser|count [9],\addressTraverser|count [8],\addressTraverser|count [7],\addressTraverser|count [6],\addressTraverser|count [5],\addressTraverser|count [4],\addressTraverser|count [3],\addressTraverser|count [2],
\addressTraverser|count [1],\addressTraverser|count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .init_file = "display.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_first_address = 8192;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_last_address = 12287;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_first_address = 8192;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_last_address = 12287;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode252w[3]~1_combout ),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0 ),
	.clk1(\CLOCK_50~combout ),
	.ena0(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode252w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode262w[2]~1_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixelGrouper|groupedElements [1]}),
	.portbaddr({\addressTraverser|count [11],\addressTraverser|count [10],\addressTraverser|count [9],\addressTraverser|count [8],\addressTraverser|count [7],\addressTraverser|count [6],\addressTraverser|count [5],\addressTraverser|count [4],\addressTraverser|count [3],\addressTraverser|count [2],
\addressTraverser|count [1],\addressTraverser|count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .init_file = "display.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_first_address = 4096;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_first_address = 4096;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode262w[3]~2_combout ),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0 ),
	.clk1(\CLOCK_50~combout ),
	.ena0(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode262w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode262w[2]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixelGrouper|groupedElements [0]}),
	.portbaddr({\addressTraverser|count [11],\addressTraverser|count [10],\addressTraverser|count [9],\addressTraverser|count [8],\addressTraverser|count [7],\addressTraverser|count [6],\addressTraverser|count [5],\addressTraverser|count [4],\addressTraverser|count [3],\addressTraverser|count [2],
\addressTraverser|count [1],\addressTraverser|count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .init_file = "display.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_first_address = 8192;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_last_address = 12287;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_first_address = 8192;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_last_address = 12287;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_ff \dataLoadController|count[0] (
	.clk(\CLOCK_50~combout ),
	.datain(\dataLoadController|count[0]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\dataLoadController|count[1]~15_combout ),
	.sload(gnd),
	.ena(\dataLoadController|count[1]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataLoadController|count [0]));

cycloneii_lcell_comb \VGA|controller|controller_translator|Add0~0 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~0_combout  = (\VGA|controller|yCounter [2] & (\VGA|controller|yCounter [4] $ (VCC))) # (!\VGA|controller|yCounter [2] & (\VGA|controller|yCounter [4] & VCC))
// \VGA|controller|controller_translator|Add0~1  = CARRY((\VGA|controller|yCounter [2] & \VGA|controller|yCounter [4]))

	.dataa(\VGA|controller|yCounter [2]),
	.datab(\VGA|controller|yCounter [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|controller_translator|Add0~0_combout ),
	.cout(\VGA|controller|controller_translator|Add0~1 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~0 .lut_mask = 16'h6688;
defparam \VGA|controller|controller_translator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \VGA|controller|controller_translator|Add0~2 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~2_combout  = (\VGA|controller|yCounter [3] & ((\VGA|controller|yCounter [5] & (\VGA|controller|controller_translator|Add0~1  & VCC)) # (!\VGA|controller|yCounter [5] & 
// (!\VGA|controller|controller_translator|Add0~1 )))) # (!\VGA|controller|yCounter [3] & ((\VGA|controller|yCounter [5] & (!\VGA|controller|controller_translator|Add0~1 )) # (!\VGA|controller|yCounter [5] & ((\VGA|controller|controller_translator|Add0~1 ) # 
// (GND)))))
// \VGA|controller|controller_translator|Add0~3  = CARRY((\VGA|controller|yCounter [3] & (!\VGA|controller|yCounter [5] & !\VGA|controller|controller_translator|Add0~1 )) # (!\VGA|controller|yCounter [3] & ((!\VGA|controller|controller_translator|Add0~1 ) # 
// (!\VGA|controller|yCounter [5]))))

	.dataa(\VGA|controller|yCounter [3]),
	.datab(\VGA|controller|yCounter [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~1 ),
	.combout(\VGA|controller|controller_translator|Add0~2_combout ),
	.cout(\VGA|controller|controller_translator|Add0~3 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~2 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \VGA|controller|controller_translator|Add0~4 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~4_combout  = ((\VGA|controller|yCounter [4] $ (\VGA|controller|yCounter [6] $ (!\VGA|controller|controller_translator|Add0~3 )))) # (GND)
// \VGA|controller|controller_translator|Add0~5  = CARRY((\VGA|controller|yCounter [4] & ((\VGA|controller|yCounter [6]) # (!\VGA|controller|controller_translator|Add0~3 ))) # (!\VGA|controller|yCounter [4] & (\VGA|controller|yCounter [6] & 
// !\VGA|controller|controller_translator|Add0~3 )))

	.dataa(\VGA|controller|yCounter [4]),
	.datab(\VGA|controller|yCounter [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~3 ),
	.combout(\VGA|controller|controller_translator|Add0~4_combout ),
	.cout(\VGA|controller|controller_translator|Add0~5 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~4 .lut_mask = 16'h698E;
defparam \VGA|controller|controller_translator|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \VGA|controller|controller_translator|Add0~6 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~6_combout  = (\VGA|controller|yCounter [5] & ((\VGA|controller|yCounter [7] & (\VGA|controller|controller_translator|Add0~5  & VCC)) # (!\VGA|controller|yCounter [7] & 
// (!\VGA|controller|controller_translator|Add0~5 )))) # (!\VGA|controller|yCounter [5] & ((\VGA|controller|yCounter [7] & (!\VGA|controller|controller_translator|Add0~5 )) # (!\VGA|controller|yCounter [7] & ((\VGA|controller|controller_translator|Add0~5 ) # 
// (GND)))))
// \VGA|controller|controller_translator|Add0~7  = CARRY((\VGA|controller|yCounter [5] & (!\VGA|controller|yCounter [7] & !\VGA|controller|controller_translator|Add0~5 )) # (!\VGA|controller|yCounter [5] & ((!\VGA|controller|controller_translator|Add0~5 ) # 
// (!\VGA|controller|yCounter [7]))))

	.dataa(\VGA|controller|yCounter [5]),
	.datab(\VGA|controller|yCounter [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~5 ),
	.combout(\VGA|controller|controller_translator|Add0~6_combout ),
	.cout(\VGA|controller|controller_translator|Add0~7 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~6 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \VGA|controller|controller_translator|Add0~8 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~8_combout  = ((\VGA|controller|yCounter [6] $ (\VGA|controller|yCounter [8] $ (!\VGA|controller|controller_translator|Add0~7 )))) # (GND)
// \VGA|controller|controller_translator|Add0~9  = CARRY((\VGA|controller|yCounter [6] & ((\VGA|controller|yCounter [8]) # (!\VGA|controller|controller_translator|Add0~7 ))) # (!\VGA|controller|yCounter [6] & (\VGA|controller|yCounter [8] & 
// !\VGA|controller|controller_translator|Add0~7 )))

	.dataa(\VGA|controller|yCounter [6]),
	.datab(\VGA|controller|yCounter [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~7 ),
	.combout(\VGA|controller|controller_translator|Add0~8_combout ),
	.cout(\VGA|controller|controller_translator|Add0~9 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~8 .lut_mask = 16'h698E;
defparam \VGA|controller|controller_translator|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \VGA|controller|controller_translator|Add0~10 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~10_combout  = (\VGA|controller|yCounter [7] & (!\VGA|controller|controller_translator|Add0~9 )) # (!\VGA|controller|yCounter [7] & ((\VGA|controller|controller_translator|Add0~9 ) # (GND)))
// \VGA|controller|controller_translator|Add0~11  = CARRY((!\VGA|controller|controller_translator|Add0~9 ) # (!\VGA|controller|yCounter [7]))

	.dataa(\VGA|controller|yCounter [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~9 ),
	.combout(\VGA|controller|controller_translator|Add0~10_combout ),
	.cout(\VGA|controller|controller_translator|Add0~11 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~10 .lut_mask = 16'h5A5F;
defparam \VGA|controller|controller_translator|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \VGA|controller|controller_translator|Add0~12 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~12_combout  = (\VGA|controller|yCounter [8] & (\VGA|controller|controller_translator|Add0~11  $ (GND))) # (!\VGA|controller|yCounter [8] & (!\VGA|controller|controller_translator|Add0~11  & VCC))
// \VGA|controller|controller_translator|Add0~13  = CARRY((\VGA|controller|yCounter [8] & !\VGA|controller|controller_translator|Add0~11 ))

	.dataa(\VGA|controller|yCounter [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~11 ),
	.combout(\VGA|controller|controller_translator|Add0~12_combout ),
	.cout(\VGA|controller|controller_translator|Add0~13 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~12 .lut_mask = 16'hA50A;
defparam \VGA|controller|controller_translator|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \VGA|controller|controller_translator|Add0~14 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~14_combout  = \VGA|controller|controller_translator|Add0~13 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~13 ),
	.combout(\VGA|controller|controller_translator|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~14 .lut_mask = 16'hF0F0;
defparam \VGA|controller|controller_translator|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \dataLoadController|count[0]~5 (
// Equation(s):
// \dataLoadController|count[0]~5_combout  = \dataLoadController|count [0] $ (VCC)
// \dataLoadController|count[0]~6  = CARRY(\dataLoadController|count [0])

	.dataa(\dataLoadController|count [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\dataLoadController|count[0]~5_combout ),
	.cout(\dataLoadController|count[0]~6 ));
// synopsys translate_off
defparam \dataLoadController|count[0]~5 .lut_mask = 16'h55AA;
defparam \dataLoadController|count[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \pixelGrouper|Add0~0 (
// Equation(s):
// \pixelGrouper|Add0~0_combout  = \pixelGrouper|elementsReadCounter|count [0] $ (VCC)
// \pixelGrouper|Add0~1  = CARRY(\pixelGrouper|elementsReadCounter|count [0])

	.dataa(\pixelGrouper|elementsReadCounter|count [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\pixelGrouper|Add0~0_combout ),
	.cout(\pixelGrouper|Add0~1 ));
// synopsys translate_off
defparam \pixelGrouper|Add0~0 .lut_mask = 16'h55AA;
defparam \pixelGrouper|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \pixelGrouper|Add0~3 (
// Equation(s):
// \pixelGrouper|Add0~3_combout  = (\pixelGrouper|elementsReadCounter|count [1] & (!\pixelGrouper|Add0~1 )) # (!\pixelGrouper|elementsReadCounter|count [1] & ((\pixelGrouper|Add0~1 ) # (GND)))
// \pixelGrouper|Add0~4  = CARRY((!\pixelGrouper|Add0~1 ) # (!\pixelGrouper|elementsReadCounter|count [1]))

	.dataa(\pixelGrouper|elementsReadCounter|count [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\pixelGrouper|Add0~1 ),
	.combout(\pixelGrouper|Add0~3_combout ),
	.cout(\pixelGrouper|Add0~4 ));
// synopsys translate_off
defparam \pixelGrouper|Add0~3 .lut_mask = 16'h5A5F;
defparam \pixelGrouper|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \pixelGrouper|Add0~6 (
// Equation(s):
// \pixelGrouper|Add0~6_combout  = (\pixelGrouper|elementsReadCounter|count [2] & (\pixelGrouper|Add0~4  $ (GND))) # (!\pixelGrouper|elementsReadCounter|count [2] & (!\pixelGrouper|Add0~4  & VCC))
// \pixelGrouper|Add0~7  = CARRY((\pixelGrouper|elementsReadCounter|count [2] & !\pixelGrouper|Add0~4 ))

	.dataa(\pixelGrouper|elementsReadCounter|count [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\pixelGrouper|Add0~4 ),
	.combout(\pixelGrouper|Add0~6_combout ),
	.cout(\pixelGrouper|Add0~7 ));
// synopsys translate_off
defparam \pixelGrouper|Add0~6 .lut_mask = 16'hA50A;
defparam \pixelGrouper|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \pixelGrouper|Add0~9 (
// Equation(s):
// \pixelGrouper|Add0~9_combout  = (\pixelGrouper|elementsReadCounter|count [3] & (!\pixelGrouper|Add0~7 )) # (!\pixelGrouper|elementsReadCounter|count [3] & ((\pixelGrouper|Add0~7 ) # (GND)))
// \pixelGrouper|Add0~10  = CARRY((!\pixelGrouper|Add0~7 ) # (!\pixelGrouper|elementsReadCounter|count [3]))

	.dataa(\pixelGrouper|elementsReadCounter|count [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\pixelGrouper|Add0~7 ),
	.combout(\pixelGrouper|Add0~9_combout ),
	.cout(\pixelGrouper|Add0~10 ));
// synopsys translate_off
defparam \pixelGrouper|Add0~9 .lut_mask = 16'h5A5F;
defparam \pixelGrouper|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \VGA|controller|Add1~4 (
// Equation(s):
// \VGA|controller|Add1~4_combout  = (\VGA|controller|yCounter [2] & (\VGA|controller|Add1~3  $ (GND))) # (!\VGA|controller|yCounter [2] & (!\VGA|controller|Add1~3  & VCC))
// \VGA|controller|Add1~5  = CARRY((\VGA|controller|yCounter [2] & !\VGA|controller|Add1~3 ))

	.dataa(\VGA|controller|yCounter [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add1~3 ),
	.combout(\VGA|controller|Add1~4_combout ),
	.cout(\VGA|controller|Add1~5 ));
// synopsys translate_off
defparam \VGA|controller|Add1~4 .lut_mask = 16'hA50A;
defparam \VGA|controller|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \VGA|controller|Add1~6 (
// Equation(s):
// \VGA|controller|Add1~6_combout  = (\VGA|controller|yCounter [3] & (!\VGA|controller|Add1~5 )) # (!\VGA|controller|yCounter [3] & ((\VGA|controller|Add1~5 ) # (GND)))
// \VGA|controller|Add1~7  = CARRY((!\VGA|controller|Add1~5 ) # (!\VGA|controller|yCounter [3]))

	.dataa(\VGA|controller|yCounter [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add1~5 ),
	.combout(\VGA|controller|Add1~6_combout ),
	.cout(\VGA|controller|Add1~7 ));
// synopsys translate_off
defparam \VGA|controller|Add1~6 .lut_mask = 16'h5A5F;
defparam \VGA|controller|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \VGA|controller|Add1~8 (
// Equation(s):
// \VGA|controller|Add1~8_combout  = (\VGA|controller|yCounter [4] & (\VGA|controller|Add1~7  $ (GND))) # (!\VGA|controller|yCounter [4] & (!\VGA|controller|Add1~7  & VCC))
// \VGA|controller|Add1~9  = CARRY((\VGA|controller|yCounter [4] & !\VGA|controller|Add1~7 ))

	.dataa(\VGA|controller|yCounter [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add1~7 ),
	.combout(\VGA|controller|Add1~8_combout ),
	.cout(\VGA|controller|Add1~9 ));
// synopsys translate_off
defparam \VGA|controller|Add1~8 .lut_mask = 16'hA50A;
defparam \VGA|controller|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \VGA|controller|Add1~14 (
// Equation(s):
// \VGA|controller|Add1~14_combout  = (\VGA|controller|yCounter [7] & (!\VGA|controller|Add1~13 )) # (!\VGA|controller|yCounter [7] & ((\VGA|controller|Add1~13 ) # (GND)))
// \VGA|controller|Add1~15  = CARRY((!\VGA|controller|Add1~13 ) # (!\VGA|controller|yCounter [7]))

	.dataa(\VGA|controller|yCounter [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add1~13 ),
	.combout(\VGA|controller|Add1~14_combout ),
	.cout(\VGA|controller|Add1~15 ));
// synopsys translate_off
defparam \VGA|controller|Add1~14 .lut_mask = 16'h5A5F;
defparam \VGA|controller|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \VGA|controller|Add1~16 (
// Equation(s):
// \VGA|controller|Add1~16_combout  = (\VGA|controller|yCounter [8] & (\VGA|controller|Add1~15  $ (GND))) # (!\VGA|controller|yCounter [8] & (!\VGA|controller|Add1~15  & VCC))
// \VGA|controller|Add1~17  = CARRY((\VGA|controller|yCounter [8] & !\VGA|controller|Add1~15 ))

	.dataa(\VGA|controller|yCounter [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add1~15 ),
	.combout(\VGA|controller|Add1~16_combout ),
	.cout(\VGA|controller|Add1~17 ));
// synopsys translate_off
defparam \VGA|controller|Add1~16 .lut_mask = 16'hA50A;
defparam \VGA|controller|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \VGA|controller|Add0~10 (
// Equation(s):
// \VGA|controller|Add0~10_combout  = (\VGA|controller|xCounter [5] & (!\VGA|controller|Add0~9 )) # (!\VGA|controller|xCounter [5] & ((\VGA|controller|Add0~9 ) # (GND)))
// \VGA|controller|Add0~11  = CARRY((!\VGA|controller|Add0~9 ) # (!\VGA|controller|xCounter [5]))

	.dataa(\VGA|controller|xCounter [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add0~9 ),
	.combout(\VGA|controller|Add0~10_combout ),
	.cout(\VGA|controller|Add0~11 ));
// synopsys translate_off
defparam \VGA|controller|Add0~10 .lut_mask = 16'h5A5F;
defparam \VGA|controller|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \VGA|controller|Add0~14 (
// Equation(s):
// \VGA|controller|Add0~14_combout  = (\VGA|controller|xCounter [7] & (!\VGA|controller|Add0~13 )) # (!\VGA|controller|xCounter [7] & ((\VGA|controller|Add0~13 ) # (GND)))
// \VGA|controller|Add0~15  = CARRY((!\VGA|controller|Add0~13 ) # (!\VGA|controller|xCounter [7]))

	.dataa(\VGA|controller|xCounter [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add0~13 ),
	.combout(\VGA|controller|Add0~14_combout ),
	.cout(\VGA|controller|Add0~15 ));
// synopsys translate_off
defparam \VGA|controller|Add0~14 .lut_mask = 16'h5A5F;
defparam \VGA|controller|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \VGA|controller|Add0~16 (
// Equation(s):
// \VGA|controller|Add0~16_combout  = (\VGA|controller|xCounter [8] & (\VGA|controller|Add0~15  $ (GND))) # (!\VGA|controller|xCounter [8] & (!\VGA|controller|Add0~15  & VCC))
// \VGA|controller|Add0~17  = CARRY((\VGA|controller|xCounter [8] & !\VGA|controller|Add0~15 ))

	.dataa(\VGA|controller|xCounter [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add0~15 ),
	.combout(\VGA|controller|Add0~16_combout ),
	.cout(\VGA|controller|Add0~17 ));
// synopsys translate_off
defparam \VGA|controller|Add0~16 .lut_mask = 16'hA50A;
defparam \VGA|controller|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \VGA|controller|Add0~18 (
// Equation(s):
// \VGA|controller|Add0~18_combout  = \VGA|controller|xCounter [9] $ (\VGA|controller|Add0~17 )

	.dataa(\VGA|controller|xCounter [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add0~17 ),
	.combout(\VGA|controller|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Add0~18 .lut_mask = 16'h5A5A;
defparam \VGA|controller|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \elementsToAddToImage|parallelOutput[1] (
	.clk(\CLOCK_50~combout ),
	.datain(\elementsToAddToImage|parallelOutput~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\resetN~combout ),
	.sload(gnd),
	.ena(\dataLoadController|count[1]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\elementsToAddToImage|parallelOutput [1]));

cycloneii_lcell_comb \VGA|controller|Add1~18 (
// Equation(s):
// \VGA|controller|Add1~18_combout  = \VGA|controller|yCounter [9] $ (\VGA|controller|Add1~17 )

	.dataa(\VGA|controller|yCounter [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add1~17 ),
	.combout(\VGA|controller|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Add1~18 .lut_mask = 16'h5A5A;
defparam \VGA|controller|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \elementsToAddToImage|parallelOutput[2] (
	.clk(\CLOCK_50~combout ),
	.datain(\elementsToAddToImage|parallelOutput~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\resetN~combout ),
	.sload(gnd),
	.ena(\dataLoadController|count[1]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\elementsToAddToImage|parallelOutput [2]));

cycloneii_lcell_ff \elementsToAddToImage|parallelOutput[3] (
	.clk(\CLOCK_50~combout ),
	.datain(\elementsToAddToImage|parallelOutput~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\resetN~combout ),
	.sload(gnd),
	.ena(\dataLoadController|count[1]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\elementsToAddToImage|parallelOutput [3]));

cycloneii_lcell_ff \elementsToAddToImage|parallelOutput[4] (
	.clk(\CLOCK_50~combout ),
	.datain(\elementsToAddToImage|parallelOutput~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\resetN~combout ),
	.sload(gnd),
	.ena(\dataLoadController|count[1]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\elementsToAddToImage|parallelOutput [4]));

cycloneii_lcell_ff \elementsToAddToImage|parallelOutput[5] (
	.clk(\CLOCK_50~combout ),
	.datain(\elementsToAddToImage|parallelOutput~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\resetN~combout ),
	.sload(gnd),
	.ena(\dataLoadController|count[1]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\elementsToAddToImage|parallelOutput [5]));

cycloneii_lcell_ff \elementsToAddToImage|parallelOutput[6] (
	.clk(\CLOCK_50~combout ),
	.datain(\elementsToAddToImage|parallelOutput~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\resetN~combout ),
	.sload(gnd),
	.ena(\dataLoadController|count[1]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\elementsToAddToImage|parallelOutput [6]));

cycloneii_lcell_ff \elementsToAddToImage|parallelOutput[7] (
	.clk(\CLOCK_50~combout ),
	.datain(\elementsToAddToImage|parallelOutput~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\resetN~combout ),
	.sload(gnd),
	.ena(\dataLoadController|count[1]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\elementsToAddToImage|parallelOutput [7]));

cycloneii_lcell_ff \elementsToAddToImage|parallelOutput[8] (
	.clk(\CLOCK_50~combout ),
	.datain(\elementsToAddToImage|parallelOutput~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\resetN~combout ),
	.sload(gnd),
	.ena(\dataLoadController|count[1]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\elementsToAddToImage|parallelOutput [8]));

cycloneii_lcell_ff \elementsToAddToImage|parallelOutput[9] (
	.clk(\CLOCK_50~combout ),
	.datain(\elementsToAddToImage|parallelOutput~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\resetN~combout ),
	.sload(gnd),
	.ena(\dataLoadController|count[1]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\elementsToAddToImage|parallelOutput [9]));

cycloneii_lcell_ff \elementsToAddToImage|parallelOutput[10] (
	.clk(\CLOCK_50~combout ),
	.datain(\elementsToAddToImage|parallelOutput~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\resetN~combout ),
	.sload(gnd),
	.ena(\dataLoadController|count[1]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\elementsToAddToImage|parallelOutput [10]));

cycloneii_lcell_ff \elementsToAddToImage|parallelOutput[11] (
	.clk(\CLOCK_50~combout ),
	.datain(\elementsToAddToImage|parallelOutput~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\resetN~combout ),
	.sload(gnd),
	.ena(\dataLoadController|count[1]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\elementsToAddToImage|parallelOutput [11]));

cycloneii_lcell_ff \elementsToAddToImage|parallelOutput[12] (
	.clk(\CLOCK_50~combout ),
	.datain(\elementsToAddToImage|parallelOutput~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\resetN~combout ),
	.sload(gnd),
	.ena(\dataLoadController|count[1]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\elementsToAddToImage|parallelOutput [12]));

cycloneii_lcell_ff \elementsToAddToImage|parallelOutput[13] (
	.clk(\CLOCK_50~combout ),
	.datain(\elementsToAddToImage|parallelOutput~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\resetN~combout ),
	.sload(gnd),
	.ena(\dataLoadController|count[1]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\elementsToAddToImage|parallelOutput [13]));

cycloneii_lcell_ff \elementsToAddToImage|parallelOutput[14] (
	.clk(\CLOCK_50~combout ),
	.datain(\elementsToAddToImage|parallelOutput~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\resetN~combout ),
	.sload(gnd),
	.ena(\dataLoadController|count[1]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\elementsToAddToImage|parallelOutput [14]));

cycloneii_lcell_ff \elementsToAddToImage|parallelOutput[15] (
	.clk(\CLOCK_50~combout ),
	.datain(\elementsToAddToImage|parallelOutput~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\resetN~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\elementsToAddToImage|parallelOutput [15]));

cycloneii_lcell_ff \pixelGrouper|elementsRead[0] (
	.clk(\CLOCK_50~combout ),
	.datain(\pixelGrouper|Add0~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixelGrouper|internalRegister|parallelOutput[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pixelGrouper|elementsRead [0]));

cycloneii_lcell_ff \pixelGrouper|elementsRead[1] (
	.clk(\CLOCK_50~combout ),
	.datain(\pixelGrouper|Add0~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixelGrouper|internalRegister|parallelOutput[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pixelGrouper|elementsRead [1]));

cycloneii_lcell_ff \pixelGrouper|elementsRead[2] (
	.clk(\CLOCK_50~combout ),
	.datain(\pixelGrouper|Add0~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixelGrouper|internalRegister|parallelOutput[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pixelGrouper|elementsRead [2]));

cycloneii_lcell_ff \pixelGrouper|elementsRead[3] (
	.clk(\CLOCK_50~combout ),
	.datain(\pixelGrouper|Add0~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixelGrouper|internalRegister|parallelOutput[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pixelGrouper|elementsRead [3]));

cycloneii_lcell_comb \pixelGrouper|groupedElements[2]~1 (
// Equation(s):
// \pixelGrouper|groupedElements[2]~1_combout  = (!\pixelGrouper|elementsRead [2] & (!\pixelGrouper|elementsRead [3] & ((!\pixelGrouper|elementsRead [1]) # (!\pixelGrouper|elementsRead [0]))))

	.dataa(\pixelGrouper|elementsRead [0]),
	.datab(\pixelGrouper|elementsRead [1]),
	.datac(\pixelGrouper|elementsRead [2]),
	.datad(\pixelGrouper|elementsRead [3]),
	.cin(gnd),
	.combout(\pixelGrouper|groupedElements[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \pixelGrouper|groupedElements[2]~1 .lut_mask = 16'h0007;
defparam \pixelGrouper|groupedElements[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \encryptedImageDisplayed~0 (
// Equation(s):
// \encryptedImageDisplayed~0_combout  = (\encryptedImageDisplayed~reg0_regout  & (\resetN~combout  & !\readyToBeProcessed~combout ))

	.dataa(\encryptedImageDisplayed~reg0_regout ),
	.datab(\resetN~combout ),
	.datac(vcc),
	.datad(\readyToBeProcessed~combout ),
	.cin(gnd),
	.combout(\encryptedImageDisplayed~0_combout ),
	.cout());
// synopsys translate_off
defparam \encryptedImageDisplayed~0 .lut_mask = 16'h0088;
defparam \encryptedImageDisplayed~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \addressTraverser|LessThan0~0 (
// Equation(s):
// \addressTraverser|LessThan0~0_combout  = (!\addressTraverser|count [8] & (!\addressTraverser|count [9] & (!\addressTraverser|count [10] & !\addressTraverser|count [11])))

	.dataa(\addressTraverser|count [8]),
	.datab(\addressTraverser|count [9]),
	.datac(\addressTraverser|count [10]),
	.datad(\addressTraverser|count [11]),
	.cin(gnd),
	.combout(\addressTraverser|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \addressTraverser|LessThan0~0 .lut_mask = 16'h0001;
defparam \addressTraverser|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \VGA|controller|yCounter[7] (
	.clk(\VGA|mypll|altpll_component|_clk0 ),
	.datain(\VGA|controller|yCounter[7]~1_combout ),
	.sdata(gnd),
	.aclr(!\resetN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|yCounter [7]));

cycloneii_lcell_ff \VGA|controller|yCounter[4] (
	.clk(\VGA|mypll|altpll_component|_clk0 ),
	.datain(\VGA|controller|yCounter[4]~4_combout ),
	.sdata(gnd),
	.aclr(!\resetN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|yCounter [4]));

cycloneii_lcell_ff \VGA|controller|yCounter[3] (
	.clk(\VGA|mypll|altpll_component|_clk0 ),
	.datain(\VGA|controller|yCounter[3]~5_combout ),
	.sdata(gnd),
	.aclr(!\resetN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|yCounter [3]));

cycloneii_lcell_ff \VGA|controller|yCounter[2] (
	.clk(\VGA|mypll|altpll_component|_clk0 ),
	.datain(\VGA|controller|yCounter[2]~6_combout ),
	.sdata(gnd),
	.aclr(!\resetN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|yCounter [2]));

cycloneii_lcell_ff \pixelGrouper|elementsReadCounter|count[0] (
	.clk(\CLOCK_50~combout ),
	.datain(\pixelGrouper|Add0~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixelGrouper|elementsReadCounter|count[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pixelGrouper|elementsReadCounter|count [0]));

cycloneii_lcell_comb \pixelGrouper|Add0~2 (
// Equation(s):
// \pixelGrouper|Add0~2_combout  = (\resetN~combout  & \pixelGrouper|Add0~0_combout )

	.dataa(\resetN~combout ),
	.datab(\pixelGrouper|Add0~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\pixelGrouper|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \pixelGrouper|Add0~2 .lut_mask = 16'h8888;
defparam \pixelGrouper|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \pixelGrouper|elementsReadCounter|count[1] (
	.clk(\CLOCK_50~combout ),
	.datain(\pixelGrouper|Add0~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixelGrouper|elementsReadCounter|count[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pixelGrouper|elementsReadCounter|count [1]));

cycloneii_lcell_comb \pixelGrouper|Add0~5 (
// Equation(s):
// \pixelGrouper|Add0~5_combout  = (\resetN~combout  & \pixelGrouper|Add0~3_combout )

	.dataa(\resetN~combout ),
	.datab(\pixelGrouper|Add0~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\pixelGrouper|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \pixelGrouper|Add0~5 .lut_mask = 16'h8888;
defparam \pixelGrouper|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \pixelGrouper|elementsReadCounter|count[2] (
	.clk(\CLOCK_50~combout ),
	.datain(\pixelGrouper|Add0~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixelGrouper|elementsReadCounter|count[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pixelGrouper|elementsReadCounter|count [2]));

cycloneii_lcell_comb \pixelGrouper|Add0~8 (
// Equation(s):
// \pixelGrouper|Add0~8_combout  = (\resetN~combout  & \pixelGrouper|Add0~6_combout )

	.dataa(\resetN~combout ),
	.datab(\pixelGrouper|Add0~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\pixelGrouper|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \pixelGrouper|Add0~8 .lut_mask = 16'h8888;
defparam \pixelGrouper|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \pixelGrouper|elementsReadCounter|count[3] (
	.clk(\CLOCK_50~combout ),
	.datain(\pixelGrouper|Add0~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixelGrouper|elementsReadCounter|count[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pixelGrouper|elementsReadCounter|count [3]));

cycloneii_lcell_comb \pixelGrouper|Add0~11 (
// Equation(s):
// \pixelGrouper|Add0~11_combout  = (\resetN~combout  & \pixelGrouper|Add0~9_combout )

	.dataa(\resetN~combout ),
	.datab(\pixelGrouper|Add0~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\pixelGrouper|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \pixelGrouper|Add0~11 .lut_mask = 16'h8888;
defparam \pixelGrouper|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \pixelGrouper|elementsReadCounter|count[4] (
	.clk(\CLOCK_50~combout ),
	.datain(\pixelGrouper|Add0~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixelGrouper|elementsReadCounter|count[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pixelGrouper|elementsReadCounter|count [4]));

cycloneii_lcell_ff \VGA|controller|yCounter[9] (
	.clk(\VGA|mypll|altpll_component|_clk0 ),
	.datain(\VGA|controller|yCounter[9]~7_combout ),
	.sdata(gnd),
	.aclr(!\resetN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|yCounter [9]));

cycloneii_lcell_comb \VGA|controller|VGA_VS1~0 (
// Equation(s):
// \VGA|controller|VGA_VS1~0_combout  = (\VGA|controller|yCounter [4]) # ((\VGA|controller|yCounter [9]) # ((!\VGA|controller|yCounter [2]) # (!\VGA|controller|yCounter [3])))

	.dataa(\VGA|controller|yCounter [4]),
	.datab(\VGA|controller|yCounter [9]),
	.datac(\VGA|controller|yCounter [3]),
	.datad(\VGA|controller|yCounter [2]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~0 .lut_mask = 16'hEFFF;
defparam \VGA|controller|VGA_VS1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \VGA|controller|VGA_BLANK1~0 (
// Equation(s):
// \VGA|controller|VGA_BLANK1~0_combout  = (!\VGA|controller|yCounter [9] & (((!\VGA|controller|xCounter [8] & !\VGA|controller|xCounter [7])) # (!\VGA|controller|xCounter [9])))

	.dataa(\VGA|controller|xCounter [8]),
	.datab(\VGA|controller|xCounter [7]),
	.datac(\VGA|controller|xCounter [9]),
	.datad(\VGA|controller|yCounter [9]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_BLANK1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1~0 .lut_mask = 16'h001F;
defparam \VGA|controller|VGA_BLANK1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \VGA|controller|always1~0 (
// Equation(s):
// \VGA|controller|always1~0_combout  = (\VGA|controller|yCounter [3] & (\VGA|controller|yCounter [2] & (\VGA|controller|yCounter [9] & !\VGA|controller|yCounter [4])))

	.dataa(\VGA|controller|yCounter [3]),
	.datab(\VGA|controller|yCounter [2]),
	.datac(\VGA|controller|yCounter [9]),
	.datad(\VGA|controller|yCounter [4]),
	.cin(gnd),
	.combout(\VGA|controller|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|always1~0 .lut_mask = 16'h0080;
defparam \VGA|controller|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \VGA|controller|yCounter[7]~1 (
// Equation(s):
// \VGA|controller|yCounter[7]~1_combout  = (\VGA|controller|Equal0~2_combout  & (((\VGA|controller|Add1~14_combout  & !\VGA|controller|always1~2_combout )))) # (!\VGA|controller|Equal0~2_combout  & (\VGA|controller|yCounter [7]))

	.dataa(\VGA|controller|yCounter [7]),
	.datab(\VGA|controller|Add1~14_combout ),
	.datac(\VGA|controller|Equal0~2_combout ),
	.datad(\VGA|controller|always1~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[7]~1 .lut_mask = 16'h0ACA;
defparam \VGA|controller|yCounter[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \VGA|controller|yCounter[4]~4 (
// Equation(s):
// \VGA|controller|yCounter[4]~4_combout  = (\VGA|controller|Equal0~2_combout  & (((\VGA|controller|Add1~8_combout  & !\VGA|controller|always1~2_combout )))) # (!\VGA|controller|Equal0~2_combout  & (\VGA|controller|yCounter [4]))

	.dataa(\VGA|controller|yCounter [4]),
	.datab(\VGA|controller|Add1~8_combout ),
	.datac(\VGA|controller|Equal0~2_combout ),
	.datad(\VGA|controller|always1~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[4]~4 .lut_mask = 16'h0ACA;
defparam \VGA|controller|yCounter[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \VGA|controller|yCounter[3]~5 (
// Equation(s):
// \VGA|controller|yCounter[3]~5_combout  = (\VGA|controller|Equal0~2_combout  & (((\VGA|controller|Add1~6_combout  & !\VGA|controller|always1~2_combout )))) # (!\VGA|controller|Equal0~2_combout  & (\VGA|controller|yCounter [3]))

	.dataa(\VGA|controller|yCounter [3]),
	.datab(\VGA|controller|Add1~6_combout ),
	.datac(\VGA|controller|Equal0~2_combout ),
	.datad(\VGA|controller|always1~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[3]~5 .lut_mask = 16'h0ACA;
defparam \VGA|controller|yCounter[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \VGA|controller|yCounter[2]~6 (
// Equation(s):
// \VGA|controller|yCounter[2]~6_combout  = (\VGA|controller|Equal0~2_combout  & (((\VGA|controller|Add1~4_combout  & !\VGA|controller|always1~2_combout )))) # (!\VGA|controller|Equal0~2_combout  & (\VGA|controller|yCounter [2]))

	.dataa(\VGA|controller|yCounter [2]),
	.datab(\VGA|controller|Add1~4_combout ),
	.datac(\VGA|controller|Equal0~2_combout ),
	.datad(\VGA|controller|always1~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[2]~6 .lut_mask = 16'h0ACA;
defparam \VGA|controller|yCounter[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \pixelGrouper|elementsReadCounter|count[3]~0 (
// Equation(s):
// \pixelGrouper|elementsReadCounter|count[3]~0_combout  = (\pixelGrouper|elementsReadCounter|count [4]) # ((\pixelGrouper|elementsReadCounter|count [3]) # ((\pixelGrouper|elementsReadCounter|count [2]) # (\pixelGrouper|elementsReadCounter|count [1])))

	.dataa(\pixelGrouper|elementsReadCounter|count [4]),
	.datab(\pixelGrouper|elementsReadCounter|count [3]),
	.datac(\pixelGrouper|elementsReadCounter|count [2]),
	.datad(\pixelGrouper|elementsReadCounter|count [1]),
	.cin(gnd),
	.combout(\pixelGrouper|elementsReadCounter|count[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pixelGrouper|elementsReadCounter|count[3]~0 .lut_mask = 16'hFFFE;
defparam \pixelGrouper|elementsReadCounter|count[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \pixelGrouper|elementsReadCounter|count[3]~1 (
// Equation(s):
// \pixelGrouper|elementsReadCounter|count[3]~1_combout  = (\encryptedImageDisplayed~reg0_regout ) # (((\pixelGrouper|elementsReadCounter|count[3]~0_combout ) # (!\readyToBeProcessed~combout )) # (!\userEnable~combout ))

	.dataa(\encryptedImageDisplayed~reg0_regout ),
	.datab(\userEnable~combout ),
	.datac(\readyToBeProcessed~combout ),
	.datad(\pixelGrouper|elementsReadCounter|count[3]~0_combout ),
	.cin(gnd),
	.combout(\pixelGrouper|elementsReadCounter|count[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \pixelGrouper|elementsReadCounter|count[3]~1 .lut_mask = 16'hFFBF;
defparam \pixelGrouper|elementsReadCounter|count[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \pixelGrouper|elementsReadCounter|count[3]~2 (
// Equation(s):
// \pixelGrouper|elementsReadCounter|count[3]~2_combout  = ((!\Equal2~1_combout  & (!\rtl~0_combout  & !\pixelGrouper|elementsReadCounter|count[3]~1_combout ))) # (!\resetN~combout )

	.dataa(\resetN~combout ),
	.datab(\Equal2~1_combout ),
	.datac(\rtl~0_combout ),
	.datad(\pixelGrouper|elementsReadCounter|count[3]~1_combout ),
	.cin(gnd),
	.combout(\pixelGrouper|elementsReadCounter|count[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \pixelGrouper|elementsReadCounter|count[3]~2 .lut_mask = 16'h5557;
defparam \pixelGrouper|elementsReadCounter|count[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \VGA|controller|yCounter[9]~7 (
// Equation(s):
// \VGA|controller|yCounter[9]~7_combout  = (\VGA|controller|Equal0~2_combout  & (((\VGA|controller|Add1~18_combout  & !\VGA|controller|always1~2_combout )))) # (!\VGA|controller|Equal0~2_combout  & (\VGA|controller|yCounter [9]))

	.dataa(\VGA|controller|yCounter [9]),
	.datab(\VGA|controller|Add1~18_combout ),
	.datac(\VGA|controller|Equal0~2_combout ),
	.datad(\VGA|controller|always1~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[9]~7 .lut_mask = 16'h0ACA;
defparam \VGA|controller|yCounter[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \elementsToAddToImage|parallelOutput~0 (
// Equation(s):
// \elementsToAddToImage|parallelOutput~0_combout  = (\Equal2~0_combout  & ((\dataLoadController|count [4] & (\elementsToAddToImage|parallelOutput [2])) # (!\dataLoadController|count [4] & ((\encryptedSubmatrixElements~combout [1]))))) # (!\Equal2~0_combout  
// & (\elementsToAddToImage|parallelOutput [2]))

	.dataa(\elementsToAddToImage|parallelOutput [2]),
	.datab(\encryptedSubmatrixElements~combout [1]),
	.datac(\Equal2~0_combout ),
	.datad(\dataLoadController|count [4]),
	.cin(gnd),
	.combout(\elementsToAddToImage|parallelOutput~0_combout ),
	.cout());
// synopsys translate_off
defparam \elementsToAddToImage|parallelOutput~0 .lut_mask = 16'hAACA;
defparam \elementsToAddToImage|parallelOutput~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \elementsToAddToImage|parallelOutput~1 (
// Equation(s):
// \elementsToAddToImage|parallelOutput~1_combout  = (\Equal2~0_combout  & ((\dataLoadController|count [4] & (\elementsToAddToImage|parallelOutput [3])) # (!\dataLoadController|count [4] & ((\encryptedSubmatrixElements~combout [2]))))) # (!\Equal2~0_combout  
// & (\elementsToAddToImage|parallelOutput [3]))

	.dataa(\elementsToAddToImage|parallelOutput [3]),
	.datab(\encryptedSubmatrixElements~combout [2]),
	.datac(\Equal2~0_combout ),
	.datad(\dataLoadController|count [4]),
	.cin(gnd),
	.combout(\elementsToAddToImage|parallelOutput~1_combout ),
	.cout());
// synopsys translate_off
defparam \elementsToAddToImage|parallelOutput~1 .lut_mask = 16'hAACA;
defparam \elementsToAddToImage|parallelOutput~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \elementsToAddToImage|parallelOutput~2 (
// Equation(s):
// \elementsToAddToImage|parallelOutput~2_combout  = (\Equal2~0_combout  & ((\dataLoadController|count [4] & (\elementsToAddToImage|parallelOutput [4])) # (!\dataLoadController|count [4] & ((\encryptedSubmatrixElements~combout [3]))))) # (!\Equal2~0_combout  
// & (\elementsToAddToImage|parallelOutput [4]))

	.dataa(\elementsToAddToImage|parallelOutput [4]),
	.datab(\encryptedSubmatrixElements~combout [3]),
	.datac(\Equal2~0_combout ),
	.datad(\dataLoadController|count [4]),
	.cin(gnd),
	.combout(\elementsToAddToImage|parallelOutput~2_combout ),
	.cout());
// synopsys translate_off
defparam \elementsToAddToImage|parallelOutput~2 .lut_mask = 16'hAACA;
defparam \elementsToAddToImage|parallelOutput~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \elementsToAddToImage|parallelOutput~3 (
// Equation(s):
// \elementsToAddToImage|parallelOutput~3_combout  = (\Equal2~0_combout  & ((\dataLoadController|count [4] & (\elementsToAddToImage|parallelOutput [5])) # (!\dataLoadController|count [4] & ((\encryptedSubmatrixElements~combout [4]))))) # (!\Equal2~0_combout  
// & (\elementsToAddToImage|parallelOutput [5]))

	.dataa(\elementsToAddToImage|parallelOutput [5]),
	.datab(\encryptedSubmatrixElements~combout [4]),
	.datac(\Equal2~0_combout ),
	.datad(\dataLoadController|count [4]),
	.cin(gnd),
	.combout(\elementsToAddToImage|parallelOutput~3_combout ),
	.cout());
// synopsys translate_off
defparam \elementsToAddToImage|parallelOutput~3 .lut_mask = 16'hAACA;
defparam \elementsToAddToImage|parallelOutput~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \elementsToAddToImage|parallelOutput~4 (
// Equation(s):
// \elementsToAddToImage|parallelOutput~4_combout  = (\Equal2~0_combout  & ((\dataLoadController|count [4] & (\elementsToAddToImage|parallelOutput [6])) # (!\dataLoadController|count [4] & ((\encryptedSubmatrixElements~combout [5]))))) # (!\Equal2~0_combout  
// & (\elementsToAddToImage|parallelOutput [6]))

	.dataa(\elementsToAddToImage|parallelOutput [6]),
	.datab(\encryptedSubmatrixElements~combout [5]),
	.datac(\Equal2~0_combout ),
	.datad(\dataLoadController|count [4]),
	.cin(gnd),
	.combout(\elementsToAddToImage|parallelOutput~4_combout ),
	.cout());
// synopsys translate_off
defparam \elementsToAddToImage|parallelOutput~4 .lut_mask = 16'hAACA;
defparam \elementsToAddToImage|parallelOutput~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \elementsToAddToImage|parallelOutput~5 (
// Equation(s):
// \elementsToAddToImage|parallelOutput~5_combout  = (\Equal2~0_combout  & ((\dataLoadController|count [4] & (\elementsToAddToImage|parallelOutput [7])) # (!\dataLoadController|count [4] & ((\encryptedSubmatrixElements~combout [6]))))) # (!\Equal2~0_combout  
// & (\elementsToAddToImage|parallelOutput [7]))

	.dataa(\elementsToAddToImage|parallelOutput [7]),
	.datab(\encryptedSubmatrixElements~combout [6]),
	.datac(\Equal2~0_combout ),
	.datad(\dataLoadController|count [4]),
	.cin(gnd),
	.combout(\elementsToAddToImage|parallelOutput~5_combout ),
	.cout());
// synopsys translate_off
defparam \elementsToAddToImage|parallelOutput~5 .lut_mask = 16'hAACA;
defparam \elementsToAddToImage|parallelOutput~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \elementsToAddToImage|parallelOutput~6 (
// Equation(s):
// \elementsToAddToImage|parallelOutput~6_combout  = (\Equal2~0_combout  & ((\dataLoadController|count [4] & (\elementsToAddToImage|parallelOutput [8])) # (!\dataLoadController|count [4] & ((\encryptedSubmatrixElements~combout [7]))))) # (!\Equal2~0_combout  
// & (\elementsToAddToImage|parallelOutput [8]))

	.dataa(\elementsToAddToImage|parallelOutput [8]),
	.datab(\encryptedSubmatrixElements~combout [7]),
	.datac(\Equal2~0_combout ),
	.datad(\dataLoadController|count [4]),
	.cin(gnd),
	.combout(\elementsToAddToImage|parallelOutput~6_combout ),
	.cout());
// synopsys translate_off
defparam \elementsToAddToImage|parallelOutput~6 .lut_mask = 16'hAACA;
defparam \elementsToAddToImage|parallelOutput~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \elementsToAddToImage|parallelOutput~7 (
// Equation(s):
// \elementsToAddToImage|parallelOutput~7_combout  = (\Equal2~0_combout  & ((\dataLoadController|count [4] & (\elementsToAddToImage|parallelOutput [9])) # (!\dataLoadController|count [4] & ((\encryptedSubmatrixElements~combout [8]))))) # (!\Equal2~0_combout  
// & (\elementsToAddToImage|parallelOutput [9]))

	.dataa(\elementsToAddToImage|parallelOutput [9]),
	.datab(\encryptedSubmatrixElements~combout [8]),
	.datac(\Equal2~0_combout ),
	.datad(\dataLoadController|count [4]),
	.cin(gnd),
	.combout(\elementsToAddToImage|parallelOutput~7_combout ),
	.cout());
// synopsys translate_off
defparam \elementsToAddToImage|parallelOutput~7 .lut_mask = 16'hAACA;
defparam \elementsToAddToImage|parallelOutput~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \elementsToAddToImage|parallelOutput~8 (
// Equation(s):
// \elementsToAddToImage|parallelOutput~8_combout  = (\Equal2~0_combout  & ((\dataLoadController|count [4] & (\elementsToAddToImage|parallelOutput [10])) # (!\dataLoadController|count [4] & ((\encryptedSubmatrixElements~combout [9]))))) # (!\Equal2~0_combout 
//  & (\elementsToAddToImage|parallelOutput [10]))

	.dataa(\elementsToAddToImage|parallelOutput [10]),
	.datab(\encryptedSubmatrixElements~combout [9]),
	.datac(\Equal2~0_combout ),
	.datad(\dataLoadController|count [4]),
	.cin(gnd),
	.combout(\elementsToAddToImage|parallelOutput~8_combout ),
	.cout());
// synopsys translate_off
defparam \elementsToAddToImage|parallelOutput~8 .lut_mask = 16'hAACA;
defparam \elementsToAddToImage|parallelOutput~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \elementsToAddToImage|parallelOutput~9 (
// Equation(s):
// \elementsToAddToImage|parallelOutput~9_combout  = (\Equal2~0_combout  & ((\dataLoadController|count [4] & (\elementsToAddToImage|parallelOutput [11])) # (!\dataLoadController|count [4] & ((\encryptedSubmatrixElements~combout [10]))))) # 
// (!\Equal2~0_combout  & (\elementsToAddToImage|parallelOutput [11]))

	.dataa(\elementsToAddToImage|parallelOutput [11]),
	.datab(\encryptedSubmatrixElements~combout [10]),
	.datac(\Equal2~0_combout ),
	.datad(\dataLoadController|count [4]),
	.cin(gnd),
	.combout(\elementsToAddToImage|parallelOutput~9_combout ),
	.cout());
// synopsys translate_off
defparam \elementsToAddToImage|parallelOutput~9 .lut_mask = 16'hAACA;
defparam \elementsToAddToImage|parallelOutput~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \elementsToAddToImage|parallelOutput~10 (
// Equation(s):
// \elementsToAddToImage|parallelOutput~10_combout  = (\Equal2~0_combout  & ((\dataLoadController|count [4] & (\elementsToAddToImage|parallelOutput [12])) # (!\dataLoadController|count [4] & ((\encryptedSubmatrixElements~combout [11]))))) # 
// (!\Equal2~0_combout  & (\elementsToAddToImage|parallelOutput [12]))

	.dataa(\elementsToAddToImage|parallelOutput [12]),
	.datab(\encryptedSubmatrixElements~combout [11]),
	.datac(\Equal2~0_combout ),
	.datad(\dataLoadController|count [4]),
	.cin(gnd),
	.combout(\elementsToAddToImage|parallelOutput~10_combout ),
	.cout());
// synopsys translate_off
defparam \elementsToAddToImage|parallelOutput~10 .lut_mask = 16'hAACA;
defparam \elementsToAddToImage|parallelOutput~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \elementsToAddToImage|parallelOutput~11 (
// Equation(s):
// \elementsToAddToImage|parallelOutput~11_combout  = (\Equal2~0_combout  & ((\dataLoadController|count [4] & (\elementsToAddToImage|parallelOutput [13])) # (!\dataLoadController|count [4] & ((\encryptedSubmatrixElements~combout [12]))))) # 
// (!\Equal2~0_combout  & (\elementsToAddToImage|parallelOutput [13]))

	.dataa(\elementsToAddToImage|parallelOutput [13]),
	.datab(\encryptedSubmatrixElements~combout [12]),
	.datac(\Equal2~0_combout ),
	.datad(\dataLoadController|count [4]),
	.cin(gnd),
	.combout(\elementsToAddToImage|parallelOutput~11_combout ),
	.cout());
// synopsys translate_off
defparam \elementsToAddToImage|parallelOutput~11 .lut_mask = 16'hAACA;
defparam \elementsToAddToImage|parallelOutput~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \elementsToAddToImage|parallelOutput~12 (
// Equation(s):
// \elementsToAddToImage|parallelOutput~12_combout  = (\Equal2~0_combout  & ((\dataLoadController|count [4] & (\elementsToAddToImage|parallelOutput [14])) # (!\dataLoadController|count [4] & ((\encryptedSubmatrixElements~combout [13]))))) # 
// (!\Equal2~0_combout  & (\elementsToAddToImage|parallelOutput [14]))

	.dataa(\elementsToAddToImage|parallelOutput [14]),
	.datab(\encryptedSubmatrixElements~combout [13]),
	.datac(\Equal2~0_combout ),
	.datad(\dataLoadController|count [4]),
	.cin(gnd),
	.combout(\elementsToAddToImage|parallelOutput~12_combout ),
	.cout());
// synopsys translate_off
defparam \elementsToAddToImage|parallelOutput~12 .lut_mask = 16'hAACA;
defparam \elementsToAddToImage|parallelOutput~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \elementsToAddToImage|parallelOutput~13 (
// Equation(s):
// \elementsToAddToImage|parallelOutput~13_combout  = (\Equal2~0_combout  & ((\dataLoadController|count [4] & (\elementsToAddToImage|parallelOutput [15])) # (!\dataLoadController|count [4] & ((\encryptedSubmatrixElements~combout [14]))))) # 
// (!\Equal2~0_combout  & (\elementsToAddToImage|parallelOutput [15]))

	.dataa(\elementsToAddToImage|parallelOutput [15]),
	.datab(\encryptedSubmatrixElements~combout [14]),
	.datac(\Equal2~0_combout ),
	.datad(\dataLoadController|count [4]),
	.cin(gnd),
	.combout(\elementsToAddToImage|parallelOutput~13_combout ),
	.cout());
// synopsys translate_off
defparam \elementsToAddToImage|parallelOutput~13 .lut_mask = 16'hAACA;
defparam \elementsToAddToImage|parallelOutput~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \elementsToAddToImage|parallelOutput~14 (
// Equation(s):
// \elementsToAddToImage|parallelOutput~14_combout  = (\enable~0_combout  & (\elementsToAddToImage|parallelOutput [15])) # (!\enable~0_combout  & (((\Equal2~1_combout  & \encryptedSubmatrixElements~combout [15]))))

	.dataa(\elementsToAddToImage|parallelOutput [15]),
	.datab(\Equal2~1_combout ),
	.datac(\encryptedSubmatrixElements~combout [15]),
	.datad(\enable~0_combout ),
	.cin(gnd),
	.combout(\elementsToAddToImage|parallelOutput~14_combout ),
	.cout());
// synopsys translate_off
defparam \elementsToAddToImage|parallelOutput~14 .lut_mask = 16'hAAC0;
defparam \elementsToAddToImage|parallelOutput~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \clock~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clock~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clock));
// synopsys translate_off
defparam \clock~I .input_async_reset = "none";
defparam \clock~I .input_power_up = "low";
defparam \clock~I .input_register_mode = "none";
defparam \clock~I .input_sync_reset = "none";
defparam \clock~I .oe_async_reset = "none";
defparam \clock~I .oe_power_up = "low";
defparam \clock~I .oe_register_mode = "none";
defparam \clock~I .oe_sync_reset = "none";
defparam \clock~I .operation_mode = "input";
defparam \clock~I .output_async_reset = "none";
defparam \clock~I .output_power_up = "low";
defparam \clock~I .output_register_mode = "none";
defparam \clock~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \encryptedSubmatrixElements[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\encryptedSubmatrixElements~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(encryptedSubmatrixElements[1]));
// synopsys translate_off
defparam \encryptedSubmatrixElements[1]~I .input_async_reset = "none";
defparam \encryptedSubmatrixElements[1]~I .input_power_up = "low";
defparam \encryptedSubmatrixElements[1]~I .input_register_mode = "none";
defparam \encryptedSubmatrixElements[1]~I .input_sync_reset = "none";
defparam \encryptedSubmatrixElements[1]~I .oe_async_reset = "none";
defparam \encryptedSubmatrixElements[1]~I .oe_power_up = "low";
defparam \encryptedSubmatrixElements[1]~I .oe_register_mode = "none";
defparam \encryptedSubmatrixElements[1]~I .oe_sync_reset = "none";
defparam \encryptedSubmatrixElements[1]~I .operation_mode = "input";
defparam \encryptedSubmatrixElements[1]~I .output_async_reset = "none";
defparam \encryptedSubmatrixElements[1]~I .output_power_up = "low";
defparam \encryptedSubmatrixElements[1]~I .output_register_mode = "none";
defparam \encryptedSubmatrixElements[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \encryptedSubmatrixElements[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\encryptedSubmatrixElements~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(encryptedSubmatrixElements[2]));
// synopsys translate_off
defparam \encryptedSubmatrixElements[2]~I .input_async_reset = "none";
defparam \encryptedSubmatrixElements[2]~I .input_power_up = "low";
defparam \encryptedSubmatrixElements[2]~I .input_register_mode = "none";
defparam \encryptedSubmatrixElements[2]~I .input_sync_reset = "none";
defparam \encryptedSubmatrixElements[2]~I .oe_async_reset = "none";
defparam \encryptedSubmatrixElements[2]~I .oe_power_up = "low";
defparam \encryptedSubmatrixElements[2]~I .oe_register_mode = "none";
defparam \encryptedSubmatrixElements[2]~I .oe_sync_reset = "none";
defparam \encryptedSubmatrixElements[2]~I .operation_mode = "input";
defparam \encryptedSubmatrixElements[2]~I .output_async_reset = "none";
defparam \encryptedSubmatrixElements[2]~I .output_power_up = "low";
defparam \encryptedSubmatrixElements[2]~I .output_register_mode = "none";
defparam \encryptedSubmatrixElements[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \encryptedSubmatrixElements[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\encryptedSubmatrixElements~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(encryptedSubmatrixElements[3]));
// synopsys translate_off
defparam \encryptedSubmatrixElements[3]~I .input_async_reset = "none";
defparam \encryptedSubmatrixElements[3]~I .input_power_up = "low";
defparam \encryptedSubmatrixElements[3]~I .input_register_mode = "none";
defparam \encryptedSubmatrixElements[3]~I .input_sync_reset = "none";
defparam \encryptedSubmatrixElements[3]~I .oe_async_reset = "none";
defparam \encryptedSubmatrixElements[3]~I .oe_power_up = "low";
defparam \encryptedSubmatrixElements[3]~I .oe_register_mode = "none";
defparam \encryptedSubmatrixElements[3]~I .oe_sync_reset = "none";
defparam \encryptedSubmatrixElements[3]~I .operation_mode = "input";
defparam \encryptedSubmatrixElements[3]~I .output_async_reset = "none";
defparam \encryptedSubmatrixElements[3]~I .output_power_up = "low";
defparam \encryptedSubmatrixElements[3]~I .output_register_mode = "none";
defparam \encryptedSubmatrixElements[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \encryptedSubmatrixElements[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\encryptedSubmatrixElements~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(encryptedSubmatrixElements[4]));
// synopsys translate_off
defparam \encryptedSubmatrixElements[4]~I .input_async_reset = "none";
defparam \encryptedSubmatrixElements[4]~I .input_power_up = "low";
defparam \encryptedSubmatrixElements[4]~I .input_register_mode = "none";
defparam \encryptedSubmatrixElements[4]~I .input_sync_reset = "none";
defparam \encryptedSubmatrixElements[4]~I .oe_async_reset = "none";
defparam \encryptedSubmatrixElements[4]~I .oe_power_up = "low";
defparam \encryptedSubmatrixElements[4]~I .oe_register_mode = "none";
defparam \encryptedSubmatrixElements[4]~I .oe_sync_reset = "none";
defparam \encryptedSubmatrixElements[4]~I .operation_mode = "input";
defparam \encryptedSubmatrixElements[4]~I .output_async_reset = "none";
defparam \encryptedSubmatrixElements[4]~I .output_power_up = "low";
defparam \encryptedSubmatrixElements[4]~I .output_register_mode = "none";
defparam \encryptedSubmatrixElements[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \encryptedSubmatrixElements[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\encryptedSubmatrixElements~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(encryptedSubmatrixElements[5]));
// synopsys translate_off
defparam \encryptedSubmatrixElements[5]~I .input_async_reset = "none";
defparam \encryptedSubmatrixElements[5]~I .input_power_up = "low";
defparam \encryptedSubmatrixElements[5]~I .input_register_mode = "none";
defparam \encryptedSubmatrixElements[5]~I .input_sync_reset = "none";
defparam \encryptedSubmatrixElements[5]~I .oe_async_reset = "none";
defparam \encryptedSubmatrixElements[5]~I .oe_power_up = "low";
defparam \encryptedSubmatrixElements[5]~I .oe_register_mode = "none";
defparam \encryptedSubmatrixElements[5]~I .oe_sync_reset = "none";
defparam \encryptedSubmatrixElements[5]~I .operation_mode = "input";
defparam \encryptedSubmatrixElements[5]~I .output_async_reset = "none";
defparam \encryptedSubmatrixElements[5]~I .output_power_up = "low";
defparam \encryptedSubmatrixElements[5]~I .output_register_mode = "none";
defparam \encryptedSubmatrixElements[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \encryptedSubmatrixElements[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\encryptedSubmatrixElements~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(encryptedSubmatrixElements[6]));
// synopsys translate_off
defparam \encryptedSubmatrixElements[6]~I .input_async_reset = "none";
defparam \encryptedSubmatrixElements[6]~I .input_power_up = "low";
defparam \encryptedSubmatrixElements[6]~I .input_register_mode = "none";
defparam \encryptedSubmatrixElements[6]~I .input_sync_reset = "none";
defparam \encryptedSubmatrixElements[6]~I .oe_async_reset = "none";
defparam \encryptedSubmatrixElements[6]~I .oe_power_up = "low";
defparam \encryptedSubmatrixElements[6]~I .oe_register_mode = "none";
defparam \encryptedSubmatrixElements[6]~I .oe_sync_reset = "none";
defparam \encryptedSubmatrixElements[6]~I .operation_mode = "input";
defparam \encryptedSubmatrixElements[6]~I .output_async_reset = "none";
defparam \encryptedSubmatrixElements[6]~I .output_power_up = "low";
defparam \encryptedSubmatrixElements[6]~I .output_register_mode = "none";
defparam \encryptedSubmatrixElements[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \encryptedSubmatrixElements[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\encryptedSubmatrixElements~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(encryptedSubmatrixElements[7]));
// synopsys translate_off
defparam \encryptedSubmatrixElements[7]~I .input_async_reset = "none";
defparam \encryptedSubmatrixElements[7]~I .input_power_up = "low";
defparam \encryptedSubmatrixElements[7]~I .input_register_mode = "none";
defparam \encryptedSubmatrixElements[7]~I .input_sync_reset = "none";
defparam \encryptedSubmatrixElements[7]~I .oe_async_reset = "none";
defparam \encryptedSubmatrixElements[7]~I .oe_power_up = "low";
defparam \encryptedSubmatrixElements[7]~I .oe_register_mode = "none";
defparam \encryptedSubmatrixElements[7]~I .oe_sync_reset = "none";
defparam \encryptedSubmatrixElements[7]~I .operation_mode = "input";
defparam \encryptedSubmatrixElements[7]~I .output_async_reset = "none";
defparam \encryptedSubmatrixElements[7]~I .output_power_up = "low";
defparam \encryptedSubmatrixElements[7]~I .output_register_mode = "none";
defparam \encryptedSubmatrixElements[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \encryptedSubmatrixElements[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\encryptedSubmatrixElements~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(encryptedSubmatrixElements[8]));
// synopsys translate_off
defparam \encryptedSubmatrixElements[8]~I .input_async_reset = "none";
defparam \encryptedSubmatrixElements[8]~I .input_power_up = "low";
defparam \encryptedSubmatrixElements[8]~I .input_register_mode = "none";
defparam \encryptedSubmatrixElements[8]~I .input_sync_reset = "none";
defparam \encryptedSubmatrixElements[8]~I .oe_async_reset = "none";
defparam \encryptedSubmatrixElements[8]~I .oe_power_up = "low";
defparam \encryptedSubmatrixElements[8]~I .oe_register_mode = "none";
defparam \encryptedSubmatrixElements[8]~I .oe_sync_reset = "none";
defparam \encryptedSubmatrixElements[8]~I .operation_mode = "input";
defparam \encryptedSubmatrixElements[8]~I .output_async_reset = "none";
defparam \encryptedSubmatrixElements[8]~I .output_power_up = "low";
defparam \encryptedSubmatrixElements[8]~I .output_register_mode = "none";
defparam \encryptedSubmatrixElements[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \encryptedSubmatrixElements[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\encryptedSubmatrixElements~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(encryptedSubmatrixElements[9]));
// synopsys translate_off
defparam \encryptedSubmatrixElements[9]~I .input_async_reset = "none";
defparam \encryptedSubmatrixElements[9]~I .input_power_up = "low";
defparam \encryptedSubmatrixElements[9]~I .input_register_mode = "none";
defparam \encryptedSubmatrixElements[9]~I .input_sync_reset = "none";
defparam \encryptedSubmatrixElements[9]~I .oe_async_reset = "none";
defparam \encryptedSubmatrixElements[9]~I .oe_power_up = "low";
defparam \encryptedSubmatrixElements[9]~I .oe_register_mode = "none";
defparam \encryptedSubmatrixElements[9]~I .oe_sync_reset = "none";
defparam \encryptedSubmatrixElements[9]~I .operation_mode = "input";
defparam \encryptedSubmatrixElements[9]~I .output_async_reset = "none";
defparam \encryptedSubmatrixElements[9]~I .output_power_up = "low";
defparam \encryptedSubmatrixElements[9]~I .output_register_mode = "none";
defparam \encryptedSubmatrixElements[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \encryptedSubmatrixElements[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\encryptedSubmatrixElements~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(encryptedSubmatrixElements[10]));
// synopsys translate_off
defparam \encryptedSubmatrixElements[10]~I .input_async_reset = "none";
defparam \encryptedSubmatrixElements[10]~I .input_power_up = "low";
defparam \encryptedSubmatrixElements[10]~I .input_register_mode = "none";
defparam \encryptedSubmatrixElements[10]~I .input_sync_reset = "none";
defparam \encryptedSubmatrixElements[10]~I .oe_async_reset = "none";
defparam \encryptedSubmatrixElements[10]~I .oe_power_up = "low";
defparam \encryptedSubmatrixElements[10]~I .oe_register_mode = "none";
defparam \encryptedSubmatrixElements[10]~I .oe_sync_reset = "none";
defparam \encryptedSubmatrixElements[10]~I .operation_mode = "input";
defparam \encryptedSubmatrixElements[10]~I .output_async_reset = "none";
defparam \encryptedSubmatrixElements[10]~I .output_power_up = "low";
defparam \encryptedSubmatrixElements[10]~I .output_register_mode = "none";
defparam \encryptedSubmatrixElements[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \encryptedSubmatrixElements[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\encryptedSubmatrixElements~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(encryptedSubmatrixElements[11]));
// synopsys translate_off
defparam \encryptedSubmatrixElements[11]~I .input_async_reset = "none";
defparam \encryptedSubmatrixElements[11]~I .input_power_up = "low";
defparam \encryptedSubmatrixElements[11]~I .input_register_mode = "none";
defparam \encryptedSubmatrixElements[11]~I .input_sync_reset = "none";
defparam \encryptedSubmatrixElements[11]~I .oe_async_reset = "none";
defparam \encryptedSubmatrixElements[11]~I .oe_power_up = "low";
defparam \encryptedSubmatrixElements[11]~I .oe_register_mode = "none";
defparam \encryptedSubmatrixElements[11]~I .oe_sync_reset = "none";
defparam \encryptedSubmatrixElements[11]~I .operation_mode = "input";
defparam \encryptedSubmatrixElements[11]~I .output_async_reset = "none";
defparam \encryptedSubmatrixElements[11]~I .output_power_up = "low";
defparam \encryptedSubmatrixElements[11]~I .output_register_mode = "none";
defparam \encryptedSubmatrixElements[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \encryptedSubmatrixElements[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\encryptedSubmatrixElements~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(encryptedSubmatrixElements[12]));
// synopsys translate_off
defparam \encryptedSubmatrixElements[12]~I .input_async_reset = "none";
defparam \encryptedSubmatrixElements[12]~I .input_power_up = "low";
defparam \encryptedSubmatrixElements[12]~I .input_register_mode = "none";
defparam \encryptedSubmatrixElements[12]~I .input_sync_reset = "none";
defparam \encryptedSubmatrixElements[12]~I .oe_async_reset = "none";
defparam \encryptedSubmatrixElements[12]~I .oe_power_up = "low";
defparam \encryptedSubmatrixElements[12]~I .oe_register_mode = "none";
defparam \encryptedSubmatrixElements[12]~I .oe_sync_reset = "none";
defparam \encryptedSubmatrixElements[12]~I .operation_mode = "input";
defparam \encryptedSubmatrixElements[12]~I .output_async_reset = "none";
defparam \encryptedSubmatrixElements[12]~I .output_power_up = "low";
defparam \encryptedSubmatrixElements[12]~I .output_register_mode = "none";
defparam \encryptedSubmatrixElements[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \encryptedSubmatrixElements[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\encryptedSubmatrixElements~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(encryptedSubmatrixElements[13]));
// synopsys translate_off
defparam \encryptedSubmatrixElements[13]~I .input_async_reset = "none";
defparam \encryptedSubmatrixElements[13]~I .input_power_up = "low";
defparam \encryptedSubmatrixElements[13]~I .input_register_mode = "none";
defparam \encryptedSubmatrixElements[13]~I .input_sync_reset = "none";
defparam \encryptedSubmatrixElements[13]~I .oe_async_reset = "none";
defparam \encryptedSubmatrixElements[13]~I .oe_power_up = "low";
defparam \encryptedSubmatrixElements[13]~I .oe_register_mode = "none";
defparam \encryptedSubmatrixElements[13]~I .oe_sync_reset = "none";
defparam \encryptedSubmatrixElements[13]~I .operation_mode = "input";
defparam \encryptedSubmatrixElements[13]~I .output_async_reset = "none";
defparam \encryptedSubmatrixElements[13]~I .output_power_up = "low";
defparam \encryptedSubmatrixElements[13]~I .output_register_mode = "none";
defparam \encryptedSubmatrixElements[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \encryptedSubmatrixElements[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\encryptedSubmatrixElements~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(encryptedSubmatrixElements[14]));
// synopsys translate_off
defparam \encryptedSubmatrixElements[14]~I .input_async_reset = "none";
defparam \encryptedSubmatrixElements[14]~I .input_power_up = "low";
defparam \encryptedSubmatrixElements[14]~I .input_register_mode = "none";
defparam \encryptedSubmatrixElements[14]~I .input_sync_reset = "none";
defparam \encryptedSubmatrixElements[14]~I .oe_async_reset = "none";
defparam \encryptedSubmatrixElements[14]~I .oe_power_up = "low";
defparam \encryptedSubmatrixElements[14]~I .oe_register_mode = "none";
defparam \encryptedSubmatrixElements[14]~I .oe_sync_reset = "none";
defparam \encryptedSubmatrixElements[14]~I .operation_mode = "input";
defparam \encryptedSubmatrixElements[14]~I .output_async_reset = "none";
defparam \encryptedSubmatrixElements[14]~I .output_power_up = "low";
defparam \encryptedSubmatrixElements[14]~I .output_register_mode = "none";
defparam \encryptedSubmatrixElements[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \encryptedSubmatrixElements[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\encryptedSubmatrixElements~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(encryptedSubmatrixElements[15]));
// synopsys translate_off
defparam \encryptedSubmatrixElements[15]~I .input_async_reset = "none";
defparam \encryptedSubmatrixElements[15]~I .input_power_up = "low";
defparam \encryptedSubmatrixElements[15]~I .input_register_mode = "none";
defparam \encryptedSubmatrixElements[15]~I .input_sync_reset = "none";
defparam \encryptedSubmatrixElements[15]~I .oe_async_reset = "none";
defparam \encryptedSubmatrixElements[15]~I .oe_power_up = "low";
defparam \encryptedSubmatrixElements[15]~I .oe_register_mode = "none";
defparam \encryptedSubmatrixElements[15]~I .oe_sync_reset = "none";
defparam \encryptedSubmatrixElements[15]~I .operation_mode = "input";
defparam \encryptedSubmatrixElements[15]~I .output_async_reset = "none";
defparam \encryptedSubmatrixElements[15]~I .output_power_up = "low";
defparam \encryptedSubmatrixElements[15]~I .output_register_mode = "none";
defparam \encryptedSubmatrixElements[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \dataLoadController|count[1]~7 (
// Equation(s):
// \dataLoadController|count[1]~7_combout  = (\dataLoadController|count [1] & (!\dataLoadController|count[0]~6 )) # (!\dataLoadController|count [1] & ((\dataLoadController|count[0]~6 ) # (GND)))
// \dataLoadController|count[1]~8  = CARRY((!\dataLoadController|count[0]~6 ) # (!\dataLoadController|count [1]))

	.dataa(\dataLoadController|count [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\dataLoadController|count[0]~6 ),
	.combout(\dataLoadController|count[1]~7_combout ),
	.cout(\dataLoadController|count[1]~8 ));
// synopsys translate_off
defparam \dataLoadController|count[1]~7 .lut_mask = 16'h5A5F;
defparam \dataLoadController|count[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \dataLoadController|count[2]~9 (
// Equation(s):
// \dataLoadController|count[2]~9_combout  = (\dataLoadController|count [2] & (\dataLoadController|count[1]~8  $ (GND))) # (!\dataLoadController|count [2] & (!\dataLoadController|count[1]~8  & VCC))
// \dataLoadController|count[2]~10  = CARRY((\dataLoadController|count [2] & !\dataLoadController|count[1]~8 ))

	.dataa(\dataLoadController|count [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\dataLoadController|count[1]~8 ),
	.combout(\dataLoadController|count[2]~9_combout ),
	.cout(\dataLoadController|count[2]~10 ));
// synopsys translate_off
defparam \dataLoadController|count[2]~9 .lut_mask = 16'hA50A;
defparam \dataLoadController|count[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \dataLoadController|count[3]~11 (
// Equation(s):
// \dataLoadController|count[3]~11_combout  = (\dataLoadController|count [3] & (!\dataLoadController|count[2]~10 )) # (!\dataLoadController|count [3] & ((\dataLoadController|count[2]~10 ) # (GND)))
// \dataLoadController|count[3]~12  = CARRY((!\dataLoadController|count[2]~10 ) # (!\dataLoadController|count [3]))

	.dataa(\dataLoadController|count [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\dataLoadController|count[2]~10 ),
	.combout(\dataLoadController|count[3]~11_combout ),
	.cout(\dataLoadController|count[3]~12 ));
// synopsys translate_off
defparam \dataLoadController|count[3]~11 .lut_mask = 16'h5A5F;
defparam \dataLoadController|count[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \dataLoadController|count[4]~13 (
// Equation(s):
// \dataLoadController|count[4]~13_combout  = \dataLoadController|count [4] $ (!\dataLoadController|count[3]~12 )

	.dataa(\dataLoadController|count [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\dataLoadController|count[3]~12 ),
	.combout(\dataLoadController|count[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \dataLoadController|count[4]~13 .lut_mask = 16'hA5A5;
defparam \dataLoadController|count[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_io \resetN~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\resetN~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(resetN));
// synopsys translate_off
defparam \resetN~I .input_async_reset = "none";
defparam \resetN~I .input_power_up = "low";
defparam \resetN~I .input_register_mode = "none";
defparam \resetN~I .input_sync_reset = "none";
defparam \resetN~I .oe_async_reset = "none";
defparam \resetN~I .oe_power_up = "low";
defparam \resetN~I .oe_register_mode = "none";
defparam \resetN~I .oe_sync_reset = "none";
defparam \resetN~I .operation_mode = "input";
defparam \resetN~I .output_async_reset = "none";
defparam \resetN~I .output_power_up = "low";
defparam \resetN~I .output_register_mode = "none";
defparam \resetN~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \dataLoadController|count[1]~15 (
// Equation(s):
// \dataLoadController|count[1]~15_combout  = (\dataLoadController|count [4]) # (!\resetN~combout )

	.dataa(\dataLoadController|count [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(\resetN~combout ),
	.cin(gnd),
	.combout(\dataLoadController|count[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \dataLoadController|count[1]~15 .lut_mask = 16'hAAFF;
defparam \dataLoadController|count[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \userEnable~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\userEnable~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(userEnable));
// synopsys translate_off
defparam \userEnable~I .input_async_reset = "none";
defparam \userEnable~I .input_power_up = "low";
defparam \userEnable~I .input_register_mode = "none";
defparam \userEnable~I .input_sync_reset = "none";
defparam \userEnable~I .oe_async_reset = "none";
defparam \userEnable~I .oe_power_up = "low";
defparam \userEnable~I .oe_register_mode = "none";
defparam \userEnable~I .oe_sync_reset = "none";
defparam \userEnable~I .operation_mode = "input";
defparam \userEnable~I .output_async_reset = "none";
defparam \userEnable~I .output_power_up = "low";
defparam \userEnable~I .output_register_mode = "none";
defparam \userEnable~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \enable~1 (
// Equation(s):
// \enable~1_combout  = (\encryptedImageDisplayed~reg0_regout ) # (!\userEnable~combout )

	.dataa(\encryptedImageDisplayed~reg0_regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\userEnable~combout ),
	.cin(gnd),
	.combout(\enable~1_combout ),
	.cout());
// synopsys translate_off
defparam \enable~1 .lut_mask = 16'hAAFF;
defparam \enable~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \readyToBeProcessed~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\readyToBeProcessed~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(readyToBeProcessed));
// synopsys translate_off
defparam \readyToBeProcessed~I .input_async_reset = "none";
defparam \readyToBeProcessed~I .input_power_up = "low";
defparam \readyToBeProcessed~I .input_register_mode = "none";
defparam \readyToBeProcessed~I .input_sync_reset = "none";
defparam \readyToBeProcessed~I .oe_async_reset = "none";
defparam \readyToBeProcessed~I .oe_power_up = "low";
defparam \readyToBeProcessed~I .oe_register_mode = "none";
defparam \readyToBeProcessed~I .oe_sync_reset = "none";
defparam \readyToBeProcessed~I .operation_mode = "input";
defparam \readyToBeProcessed~I .output_async_reset = "none";
defparam \readyToBeProcessed~I .output_power_up = "low";
defparam \readyToBeProcessed~I .output_register_mode = "none";
defparam \readyToBeProcessed~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \dataLoadController|count[1]~16 (
// Equation(s):
// \dataLoadController|count[1]~16_combout  = ((!\rtl~0_combout  & (!\enable~1_combout  & \readyToBeProcessed~combout ))) # (!\resetN~combout )

	.dataa(\resetN~combout ),
	.datab(\rtl~0_combout ),
	.datac(\enable~1_combout ),
	.datad(\readyToBeProcessed~combout ),
	.cin(gnd),
	.combout(\dataLoadController|count[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \dataLoadController|count[1]~16 .lut_mask = 16'h5755;
defparam \dataLoadController|count[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \dataLoadController|count[4] (
	.clk(\CLOCK_50~combout ),
	.datain(\dataLoadController|count[4]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\dataLoadController|count[1]~15_combout ),
	.sload(gnd),
	.ena(\dataLoadController|count[1]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataLoadController|count [4]));

cycloneii_lcell_ff \dataLoadController|count[1] (
	.clk(\CLOCK_50~combout ),
	.datain(\dataLoadController|count[1]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\dataLoadController|count[1]~15_combout ),
	.sload(gnd),
	.ena(\dataLoadController|count[1]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataLoadController|count [1]));

cycloneii_lcell_ff \dataLoadController|count[2] (
	.clk(\CLOCK_50~combout ),
	.datain(\dataLoadController|count[2]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\dataLoadController|count[1]~15_combout ),
	.sload(gnd),
	.ena(\dataLoadController|count[1]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataLoadController|count [2]));

cycloneii_lcell_ff \dataLoadController|count[3] (
	.clk(\CLOCK_50~combout ),
	.datain(\dataLoadController|count[3]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\dataLoadController|count[1]~15_combout ),
	.sload(gnd),
	.ena(\dataLoadController|count[1]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataLoadController|count [3]));

cycloneii_lcell_comb \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = (!\dataLoadController|count [0] & (!\dataLoadController|count [1] & (!\dataLoadController|count [2] & !\dataLoadController|count [3])))

	.dataa(\dataLoadController|count [0]),
	.datab(\dataLoadController|count [1]),
	.datac(\dataLoadController|count [2]),
	.datad(\dataLoadController|count [3]),
	.cin(gnd),
	.combout(\Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~0 .lut_mask = 16'h0001;
defparam \Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \rtl~0 (
// Equation(s):
// \rtl~0_combout  = LCELL((\dataLoadController|count [4] & \Equal2~0_combout ))

	.dataa(\dataLoadController|count [4]),
	.datab(\Equal2~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\rtl~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~0 .lut_mask = 16'h8888;
defparam \rtl~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \CLOCK_50~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLOCK_50~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK_50));
// synopsys translate_off
defparam \CLOCK_50~I .input_async_reset = "none";
defparam \CLOCK_50~I .input_power_up = "low";
defparam \CLOCK_50~I .input_register_mode = "none";
defparam \CLOCK_50~I .input_sync_reset = "none";
defparam \CLOCK_50~I .oe_async_reset = "none";
defparam \CLOCK_50~I .oe_power_up = "low";
defparam \CLOCK_50~I .oe_register_mode = "none";
defparam \CLOCK_50~I .oe_sync_reset = "none";
defparam \CLOCK_50~I .operation_mode = "input";
defparam \CLOCK_50~I .output_async_reset = "none";
defparam \CLOCK_50~I .output_power_up = "low";
defparam \CLOCK_50~I .output_register_mode = "none";
defparam \CLOCK_50~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \encryptedSubmatrixElements[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\encryptedSubmatrixElements~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(encryptedSubmatrixElements[0]));
// synopsys translate_off
defparam \encryptedSubmatrixElements[0]~I .input_async_reset = "none";
defparam \encryptedSubmatrixElements[0]~I .input_power_up = "low";
defparam \encryptedSubmatrixElements[0]~I .input_register_mode = "none";
defparam \encryptedSubmatrixElements[0]~I .input_sync_reset = "none";
defparam \encryptedSubmatrixElements[0]~I .oe_async_reset = "none";
defparam \encryptedSubmatrixElements[0]~I .oe_power_up = "low";
defparam \encryptedSubmatrixElements[0]~I .oe_register_mode = "none";
defparam \encryptedSubmatrixElements[0]~I .oe_sync_reset = "none";
defparam \encryptedSubmatrixElements[0]~I .operation_mode = "input";
defparam \encryptedSubmatrixElements[0]~I .output_async_reset = "none";
defparam \encryptedSubmatrixElements[0]~I .output_power_up = "low";
defparam \encryptedSubmatrixElements[0]~I .output_register_mode = "none";
defparam \encryptedSubmatrixElements[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \elementsToAddToImage|serialOutput~0 (
// Equation(s):
// \elementsToAddToImage|serialOutput~0_combout  = (\Equal2~0_combout  & ((\dataLoadController|count [4] & (\elementsToAddToImage|parallelOutput [1])) # (!\dataLoadController|count [4] & ((\encryptedSubmatrixElements~combout [0]))))) # (!\Equal2~0_combout  & 
// (\elementsToAddToImage|parallelOutput [1]))

	.dataa(\elementsToAddToImage|parallelOutput [1]),
	.datab(\encryptedSubmatrixElements~combout [0]),
	.datac(\Equal2~0_combout ),
	.datad(\dataLoadController|count [4]),
	.cin(gnd),
	.combout(\elementsToAddToImage|serialOutput~0_combout ),
	.cout());
// synopsys translate_off
defparam \elementsToAddToImage|serialOutput~0 .lut_mask = 16'hAACA;
defparam \elementsToAddToImage|serialOutput~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \elementsToAddToImage|serialOutput (
	.clk(\CLOCK_50~combout ),
	.datain(\elementsToAddToImage|serialOutput~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\resetN~combout ),
	.sload(gnd),
	.ena(\dataLoadController|count[1]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\elementsToAddToImage|serialOutput~regout ));

cycloneii_lcell_comb \pixelGrouper|internalRegister|parallelOutput~0 (
// Equation(s):
// \pixelGrouper|internalRegister|parallelOutput~0_combout  = (\resetN~combout  & \elementsToAddToImage|serialOutput~regout )

	.dataa(\resetN~combout ),
	.datab(\elementsToAddToImage|serialOutput~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\pixelGrouper|internalRegister|parallelOutput~0_combout ),
	.cout());
// synopsys translate_off
defparam \pixelGrouper|internalRegister|parallelOutput~0 .lut_mask = 16'h8888;
defparam \pixelGrouper|internalRegister|parallelOutput~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \addressTraverser|count[0]~16 (
// Equation(s):
// \addressTraverser|count[0]~16_combout  = \addressTraverser|count [0] $ (VCC)
// \addressTraverser|count[0]~17  = CARRY(\addressTraverser|count [0])

	.dataa(\addressTraverser|count [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\addressTraverser|count[0]~16_combout ),
	.cout(\addressTraverser|count[0]~17 ));
// synopsys translate_off
defparam \addressTraverser|count[0]~16 .lut_mask = 16'h55AA;
defparam \addressTraverser|count[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \addressTraverser|count[1]~20 (
// Equation(s):
// \addressTraverser|count[1]~20_combout  = (\addressTraverser|count [1] & (!\addressTraverser|count[0]~17 )) # (!\addressTraverser|count [1] & ((\addressTraverser|count[0]~17 ) # (GND)))
// \addressTraverser|count[1]~21  = CARRY((!\addressTraverser|count[0]~17 ) # (!\addressTraverser|count [1]))

	.dataa(\addressTraverser|count [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\addressTraverser|count[0]~17 ),
	.combout(\addressTraverser|count[1]~20_combout ),
	.cout(\addressTraverser|count[1]~21 ));
// synopsys translate_off
defparam \addressTraverser|count[1]~20 .lut_mask = 16'h5A5F;
defparam \addressTraverser|count[1]~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \addressTraverser|count[2]~22 (
// Equation(s):
// \addressTraverser|count[2]~22_combout  = (\addressTraverser|count [2] & (\addressTraverser|count[1]~21  $ (GND))) # (!\addressTraverser|count [2] & (!\addressTraverser|count[1]~21  & VCC))
// \addressTraverser|count[2]~23  = CARRY((\addressTraverser|count [2] & !\addressTraverser|count[1]~21 ))

	.dataa(\addressTraverser|count [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\addressTraverser|count[1]~21 ),
	.combout(\addressTraverser|count[2]~22_combout ),
	.cout(\addressTraverser|count[2]~23 ));
// synopsys translate_off
defparam \addressTraverser|count[2]~22 .lut_mask = 16'hA50A;
defparam \addressTraverser|count[2]~22 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \addressTraverser|count[3]~24 (
// Equation(s):
// \addressTraverser|count[3]~24_combout  = (\addressTraverser|count [3] & (!\addressTraverser|count[2]~23 )) # (!\addressTraverser|count [3] & ((\addressTraverser|count[2]~23 ) # (GND)))
// \addressTraverser|count[3]~25  = CARRY((!\addressTraverser|count[2]~23 ) # (!\addressTraverser|count [3]))

	.dataa(\addressTraverser|count [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\addressTraverser|count[2]~23 ),
	.combout(\addressTraverser|count[3]~24_combout ),
	.cout(\addressTraverser|count[3]~25 ));
// synopsys translate_off
defparam \addressTraverser|count[3]~24 .lut_mask = 16'h5A5F;
defparam \addressTraverser|count[3]~24 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \addressTraverser|count[4]~26 (
// Equation(s):
// \addressTraverser|count[4]~26_combout  = (\addressTraverser|count [4] & (\addressTraverser|count[3]~25  $ (GND))) # (!\addressTraverser|count [4] & (!\addressTraverser|count[3]~25  & VCC))
// \addressTraverser|count[4]~27  = CARRY((\addressTraverser|count [4] & !\addressTraverser|count[3]~25 ))

	.dataa(\addressTraverser|count [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\addressTraverser|count[3]~25 ),
	.combout(\addressTraverser|count[4]~26_combout ),
	.cout(\addressTraverser|count[4]~27 ));
// synopsys translate_off
defparam \addressTraverser|count[4]~26 .lut_mask = 16'hA50A;
defparam \addressTraverser|count[4]~26 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \addressTraverser|count[5]~28 (
// Equation(s):
// \addressTraverser|count[5]~28_combout  = (\addressTraverser|count [5] & (!\addressTraverser|count[4]~27 )) # (!\addressTraverser|count [5] & ((\addressTraverser|count[4]~27 ) # (GND)))
// \addressTraverser|count[5]~29  = CARRY((!\addressTraverser|count[4]~27 ) # (!\addressTraverser|count [5]))

	.dataa(\addressTraverser|count [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\addressTraverser|count[4]~27 ),
	.combout(\addressTraverser|count[5]~28_combout ),
	.cout(\addressTraverser|count[5]~29 ));
// synopsys translate_off
defparam \addressTraverser|count[5]~28 .lut_mask = 16'h5A5F;
defparam \addressTraverser|count[5]~28 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \addressTraverser|count[6]~30 (
// Equation(s):
// \addressTraverser|count[6]~30_combout  = (\addressTraverser|count [6] & (\addressTraverser|count[5]~29  $ (GND))) # (!\addressTraverser|count [6] & (!\addressTraverser|count[5]~29  & VCC))
// \addressTraverser|count[6]~31  = CARRY((\addressTraverser|count [6] & !\addressTraverser|count[5]~29 ))

	.dataa(\addressTraverser|count [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\addressTraverser|count[5]~29 ),
	.combout(\addressTraverser|count[6]~30_combout ),
	.cout(\addressTraverser|count[6]~31 ));
// synopsys translate_off
defparam \addressTraverser|count[6]~30 .lut_mask = 16'hA50A;
defparam \addressTraverser|count[6]~30 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \addressTraverser|count[7]~32 (
// Equation(s):
// \addressTraverser|count[7]~32_combout  = (\addressTraverser|count [7] & (!\addressTraverser|count[6]~31 )) # (!\addressTraverser|count [7] & ((\addressTraverser|count[6]~31 ) # (GND)))
// \addressTraverser|count[7]~33  = CARRY((!\addressTraverser|count[6]~31 ) # (!\addressTraverser|count [7]))

	.dataa(\addressTraverser|count [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\addressTraverser|count[6]~31 ),
	.combout(\addressTraverser|count[7]~32_combout ),
	.cout(\addressTraverser|count[7]~33 ));
// synopsys translate_off
defparam \addressTraverser|count[7]~32 .lut_mask = 16'h5A5F;
defparam \addressTraverser|count[7]~32 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \addressTraverser|count[8]~34 (
// Equation(s):
// \addressTraverser|count[8]~34_combout  = (\addressTraverser|count [8] & (\addressTraverser|count[7]~33  $ (GND))) # (!\addressTraverser|count [8] & (!\addressTraverser|count[7]~33  & VCC))
// \addressTraverser|count[8]~35  = CARRY((\addressTraverser|count [8] & !\addressTraverser|count[7]~33 ))

	.dataa(\addressTraverser|count [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\addressTraverser|count[7]~33 ),
	.combout(\addressTraverser|count[8]~34_combout ),
	.cout(\addressTraverser|count[8]~35 ));
// synopsys translate_off
defparam \addressTraverser|count[8]~34 .lut_mask = 16'hA50A;
defparam \addressTraverser|count[8]~34 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \addressTraverser|count[9]~36 (
// Equation(s):
// \addressTraverser|count[9]~36_combout  = (\addressTraverser|count [9] & (!\addressTraverser|count[8]~35 )) # (!\addressTraverser|count [9] & ((\addressTraverser|count[8]~35 ) # (GND)))
// \addressTraverser|count[9]~37  = CARRY((!\addressTraverser|count[8]~35 ) # (!\addressTraverser|count [9]))

	.dataa(\addressTraverser|count [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\addressTraverser|count[8]~35 ),
	.combout(\addressTraverser|count[9]~36_combout ),
	.cout(\addressTraverser|count[9]~37 ));
// synopsys translate_off
defparam \addressTraverser|count[9]~36 .lut_mask = 16'h5A5F;
defparam \addressTraverser|count[9]~36 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \addressTraverser|count[10]~38 (
// Equation(s):
// \addressTraverser|count[10]~38_combout  = (\addressTraverser|count [10] & (\addressTraverser|count[9]~37  $ (GND))) # (!\addressTraverser|count [10] & (!\addressTraverser|count[9]~37  & VCC))
// \addressTraverser|count[10]~39  = CARRY((\addressTraverser|count [10] & !\addressTraverser|count[9]~37 ))

	.dataa(\addressTraverser|count [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\addressTraverser|count[9]~37 ),
	.combout(\addressTraverser|count[10]~38_combout ),
	.cout(\addressTraverser|count[10]~39 ));
// synopsys translate_off
defparam \addressTraverser|count[10]~38 .lut_mask = 16'hA50A;
defparam \addressTraverser|count[10]~38 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \addressTraverser|count[11]~40 (
// Equation(s):
// \addressTraverser|count[11]~40_combout  = (\addressTraverser|count [11] & (!\addressTraverser|count[10]~39 )) # (!\addressTraverser|count [11] & ((\addressTraverser|count[10]~39 ) # (GND)))
// \addressTraverser|count[11]~41  = CARRY((!\addressTraverser|count[10]~39 ) # (!\addressTraverser|count [11]))

	.dataa(\addressTraverser|count [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\addressTraverser|count[10]~39 ),
	.combout(\addressTraverser|count[11]~40_combout ),
	.cout(\addressTraverser|count[11]~41 ));
// synopsys translate_off
defparam \addressTraverser|count[11]~40 .lut_mask = 16'h5A5F;
defparam \addressTraverser|count[11]~40 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \st|Q (
	.clk(\rtl~0_combout ),
	.datain(vcc),
	.sdata(gnd),
	.aclr(!\resetN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\st|Q~regout ));

cycloneii_lcell_comb \pixelGrouper|Add0~12 (
// Equation(s):
// \pixelGrouper|Add0~12_combout  = \pixelGrouper|elementsReadCounter|count [4] $ (!\pixelGrouper|Add0~10 )

	.dataa(\pixelGrouper|elementsReadCounter|count [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\pixelGrouper|Add0~10 ),
	.combout(\pixelGrouper|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \pixelGrouper|Add0~12 .lut_mask = 16'hA5A5;
defparam \pixelGrouper|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \pixelGrouper|Add0~14 (
// Equation(s):
// \pixelGrouper|Add0~14_combout  = (\resetN~combout  & \pixelGrouper|Add0~12_combout )

	.dataa(\resetN~combout ),
	.datab(\pixelGrouper|Add0~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\pixelGrouper|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \pixelGrouper|Add0~14 .lut_mask = 16'h8888;
defparam \pixelGrouper|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \pixelGrouper|elementsRead[4] (
	.clk(\CLOCK_50~combout ),
	.datain(\pixelGrouper|Add0~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixelGrouper|internalRegister|parallelOutput[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pixelGrouper|elementsRead [4]));

cycloneii_lcell_comb \pixelGrouper|groupedElements[2]~2 (
// Equation(s):
// \pixelGrouper|groupedElements[2]~2_combout  = (\pixelGrouper|groupedElements[2]~1_combout  & !\pixelGrouper|elementsRead [4])

	.dataa(\pixelGrouper|groupedElements[2]~1_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\pixelGrouper|elementsRead [4]),
	.cin(gnd),
	.combout(\pixelGrouper|groupedElements[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \pixelGrouper|groupedElements[2]~2 .lut_mask = 16'h00AA;
defparam \pixelGrouper|groupedElements[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \pixelGrouper|groupedElements[2]~6 (
// Equation(s):
// \pixelGrouper|groupedElements[2]~6_combout  = (\encryptedImageDisplayed~reg0_regout ) # ((!\readyToBeProcessed~combout ) # (!\userEnable~combout ))

	.dataa(\encryptedImageDisplayed~reg0_regout ),
	.datab(\userEnable~combout ),
	.datac(\readyToBeProcessed~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\pixelGrouper|groupedElements[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \pixelGrouper|groupedElements[2]~6 .lut_mask = 16'hBFBF;
defparam \pixelGrouper|groupedElements[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \pixelGrouper|groupedElements[2]~7 (
// Equation(s):
// \pixelGrouper|groupedElements[2]~7_combout  = (!\Equal2~1_combout  & (!\pixelGrouper|groupedElements[2]~2_combout  & (!\rtl~0_combout  & !\pixelGrouper|groupedElements[2]~6_combout )))

	.dataa(\Equal2~1_combout ),
	.datab(\pixelGrouper|groupedElements[2]~2_combout ),
	.datac(\rtl~0_combout ),
	.datad(\pixelGrouper|groupedElements[2]~6_combout ),
	.cin(gnd),
	.combout(\pixelGrouper|groupedElements[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \pixelGrouper|groupedElements[2]~7 .lut_mask = 16'h0001;
defparam \pixelGrouper|groupedElements[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \pixelGrouper|loaded (
	.clk(\CLOCK_50~combout ),
	.datain(\pixelGrouper|groupedElements[2]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\resetN~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pixelGrouper|loaded~regout ));

cycloneii_lcell_comb \addressTraverser|count[12]~42 (
// Equation(s):
// \addressTraverser|count[12]~42_combout  = (\addressTraverser|count [12] & (\addressTraverser|count[11]~41  $ (GND))) # (!\addressTraverser|count [12] & (!\addressTraverser|count[11]~41  & VCC))
// \addressTraverser|count[12]~43  = CARRY((\addressTraverser|count [12] & !\addressTraverser|count[11]~41 ))

	.dataa(\addressTraverser|count [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\addressTraverser|count[11]~41 ),
	.combout(\addressTraverser|count[12]~42_combout ),
	.cout(\addressTraverser|count[12]~43 ));
// synopsys translate_off
defparam \addressTraverser|count[12]~42 .lut_mask = 16'hA50A;
defparam \addressTraverser|count[12]~42 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \addressTraverser|count[13]~44 (
// Equation(s):
// \addressTraverser|count[13]~44_combout  = (\addressTraverser|count [13] & (!\addressTraverser|count[12]~43 )) # (!\addressTraverser|count [13] & ((\addressTraverser|count[12]~43 ) # (GND)))
// \addressTraverser|count[13]~45  = CARRY((!\addressTraverser|count[12]~43 ) # (!\addressTraverser|count [13]))

	.dataa(\addressTraverser|count [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\addressTraverser|count[12]~43 ),
	.combout(\addressTraverser|count[13]~44_combout ),
	.cout(\addressTraverser|count[13]~45 ));
// synopsys translate_off
defparam \addressTraverser|count[13]~44 .lut_mask = 16'h5A5F;
defparam \addressTraverser|count[13]~44 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \addressTraverser|count[14]~46 (
// Equation(s):
// \addressTraverser|count[14]~46_combout  = (\addressTraverser|count [14] & (\addressTraverser|count[13]~45  $ (GND))) # (!\addressTraverser|count [14] & (!\addressTraverser|count[13]~45  & VCC))
// \addressTraverser|count[14]~47  = CARRY((\addressTraverser|count [14] & !\addressTraverser|count[13]~45 ))

	.dataa(\addressTraverser|count [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\addressTraverser|count[13]~45 ),
	.combout(\addressTraverser|count[14]~46_combout ),
	.cout(\addressTraverser|count[14]~47 ));
// synopsys translate_off
defparam \addressTraverser|count[14]~46 .lut_mask = 16'hA50A;
defparam \addressTraverser|count[14]~46 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \addressTraverser|count[14] (
	.clk(\CLOCK_50~combout ),
	.datain(\addressTraverser|count[14]~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\resetN~combout ),
	.sload(gnd),
	.ena(\addressTraverser|count[13]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\addressTraverser|count [14]));

cycloneii_lcell_comb \addressTraverser|count[15]~48 (
// Equation(s):
// \addressTraverser|count[15]~48_combout  = \addressTraverser|count [15] $ (\addressTraverser|count[14]~47 )

	.dataa(\addressTraverser|count [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\addressTraverser|count[14]~47 ),
	.combout(\addressTraverser|count[15]~48_combout ),
	.cout());
// synopsys translate_off
defparam \addressTraverser|count[15]~48 .lut_mask = 16'h5A5A;
defparam \addressTraverser|count[15]~48 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \addressTraverser|count[15] (
	.clk(\CLOCK_50~combout ),
	.datain(\addressTraverser|count[15]~48_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\resetN~combout ),
	.sload(gnd),
	.ena(\addressTraverser|count[13]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\addressTraverser|count [15]));

cycloneii_lcell_ff \addressTraverser|count[1] (
	.clk(\CLOCK_50~combout ),
	.datain(\addressTraverser|count[1]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\resetN~combout ),
	.sload(gnd),
	.ena(\addressTraverser|count[13]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\addressTraverser|count [1]));

cycloneii_lcell_ff \addressTraverser|count[2] (
	.clk(\CLOCK_50~combout ),
	.datain(\addressTraverser|count[2]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\resetN~combout ),
	.sload(gnd),
	.ena(\addressTraverser|count[13]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\addressTraverser|count [2]));

cycloneii_lcell_ff \addressTraverser|count[3] (
	.clk(\CLOCK_50~combout ),
	.datain(\addressTraverser|count[3]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\resetN~combout ),
	.sload(gnd),
	.ena(\addressTraverser|count[13]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\addressTraverser|count [3]));

cycloneii_lcell_comb \encryptedImageDisplayed~2 (
// Equation(s):
// \encryptedImageDisplayed~2_combout  = (\addressTraverser|count [0] & (\addressTraverser|count [1] & (\addressTraverser|count [2] & \addressTraverser|count [3])))

	.dataa(\addressTraverser|count [0]),
	.datab(\addressTraverser|count [1]),
	.datac(\addressTraverser|count [2]),
	.datad(\addressTraverser|count [3]),
	.cin(gnd),
	.combout(\encryptedImageDisplayed~2_combout ),
	.cout());
// synopsys translate_off
defparam \encryptedImageDisplayed~2 .lut_mask = 16'h8000;
defparam \encryptedImageDisplayed~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \addressTraverser|count[5] (
	.clk(\CLOCK_50~combout ),
	.datain(\addressTraverser|count[5]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\resetN~combout ),
	.sload(gnd),
	.ena(\addressTraverser|count[13]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\addressTraverser|count [5]));

cycloneii_lcell_ff \addressTraverser|count[6] (
	.clk(\CLOCK_50~combout ),
	.datain(\addressTraverser|count[6]~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\resetN~combout ),
	.sload(gnd),
	.ena(\addressTraverser|count[13]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\addressTraverser|count [6]));

cycloneii_lcell_ff \addressTraverser|count[7] (
	.clk(\CLOCK_50~combout ),
	.datain(\addressTraverser|count[7]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\resetN~combout ),
	.sload(gnd),
	.ena(\addressTraverser|count[13]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\addressTraverser|count [7]));

cycloneii_lcell_comb \encryptedImageDisplayed~3 (
// Equation(s):
// \encryptedImageDisplayed~3_combout  = (\addressTraverser|count [4] & (\addressTraverser|count [5] & (\addressTraverser|count [6] & \addressTraverser|count [7])))

	.dataa(\addressTraverser|count [4]),
	.datab(\addressTraverser|count [5]),
	.datac(\addressTraverser|count [6]),
	.datad(\addressTraverser|count [7]),
	.cin(gnd),
	.combout(\encryptedImageDisplayed~3_combout ),
	.cout());
// synopsys translate_off
defparam \encryptedImageDisplayed~3 .lut_mask = 16'h8000;
defparam \encryptedImageDisplayed~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \addressTraverser|count[12] (
	.clk(\CLOCK_50~combout ),
	.datain(\addressTraverser|count[12]~42_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\resetN~combout ),
	.sload(gnd),
	.ena(\addressTraverser|count[13]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\addressTraverser|count [12]));

cycloneii_lcell_comb \addressTraverser|LessThan0~1 (
// Equation(s):
// \addressTraverser|LessThan0~1_combout  = (\addressTraverser|LessThan0~0_combout  & (!\addressTraverser|count [12] & ((!\encryptedImageDisplayed~3_combout ) # (!\encryptedImageDisplayed~2_combout ))))

	.dataa(\addressTraverser|LessThan0~0_combout ),
	.datab(\encryptedImageDisplayed~2_combout ),
	.datac(\encryptedImageDisplayed~3_combout ),
	.datad(\addressTraverser|count [12]),
	.cin(gnd),
	.combout(\addressTraverser|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \addressTraverser|LessThan0~1 .lut_mask = 16'h002A;
defparam \addressTraverser|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \addressTraverser|count[13]~18 (
// Equation(s):
// \addressTraverser|count[13]~18_combout  = (\addressTraverser|count [13] & (\addressTraverser|count [14] & (\addressTraverser|count [15] & !\addressTraverser|LessThan0~1_combout )))

	.dataa(\addressTraverser|count [13]),
	.datab(\addressTraverser|count [14]),
	.datac(\addressTraverser|count [15]),
	.datad(\addressTraverser|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\addressTraverser|count[13]~18_combout ),
	.cout());
// synopsys translate_off
defparam \addressTraverser|count[13]~18 .lut_mask = 16'h0080;
defparam \addressTraverser|count[13]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \addressTraverser|count[13]~19 (
// Equation(s):
// \addressTraverser|count[13]~19_combout  = ((!\st|Q~regout  & (\pixelGrouper|loaded~regout  & !\addressTraverser|count[13]~18_combout ))) # (!\resetN~combout )

	.dataa(\resetN~combout ),
	.datab(\st|Q~regout ),
	.datac(\pixelGrouper|loaded~regout ),
	.datad(\addressTraverser|count[13]~18_combout ),
	.cin(gnd),
	.combout(\addressTraverser|count[13]~19_combout ),
	.cout());
// synopsys translate_off
defparam \addressTraverser|count[13]~19 .lut_mask = 16'h5575;
defparam \addressTraverser|count[13]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \addressTraverser|count[11] (
	.clk(\CLOCK_50~combout ),
	.datain(\addressTraverser|count[11]~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\resetN~combout ),
	.sload(gnd),
	.ena(\addressTraverser|count[13]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\addressTraverser|count [11]));

cycloneii_lcell_comb \encryptedImageDisplayed~1 (
// Equation(s):
// \encryptedImageDisplayed~1_combout  = (\addressTraverser|count [9] & (\addressTraverser|count [11] & !\addressTraverser|count [15]))

	.dataa(\addressTraverser|count [9]),
	.datab(\addressTraverser|count [11]),
	.datac(vcc),
	.datad(\addressTraverser|count [15]),
	.cin(gnd),
	.combout(\encryptedImageDisplayed~1_combout ),
	.cout());
// synopsys translate_off
defparam \encryptedImageDisplayed~1 .lut_mask = 16'h0088;
defparam \encryptedImageDisplayed~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \addressTraverser|count[13] (
	.clk(\CLOCK_50~combout ),
	.datain(\addressTraverser|count[13]~44_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\resetN~combout ),
	.sload(gnd),
	.ena(\addressTraverser|count[13]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\addressTraverser|count [13]));

cycloneii_lcell_comb \encryptedImageDisplayed~4 (
// Equation(s):
// \encryptedImageDisplayed~4_combout  = (\readyToBeProcessed~combout  & (\pixelGrouper|loaded~regout  & (!\addressTraverser|count [12] & !\addressTraverser|count [13])))

	.dataa(\readyToBeProcessed~combout ),
	.datab(\pixelGrouper|loaded~regout ),
	.datac(\addressTraverser|count [12]),
	.datad(\addressTraverser|count [13]),
	.cin(gnd),
	.combout(\encryptedImageDisplayed~4_combout ),
	.cout());
// synopsys translate_off
defparam \encryptedImageDisplayed~4 .lut_mask = 16'h0008;
defparam \encryptedImageDisplayed~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \addressTraverser|count[8] (
	.clk(\CLOCK_50~combout ),
	.datain(\addressTraverser|count[8]~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\resetN~combout ),
	.sload(gnd),
	.ena(\addressTraverser|count[13]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\addressTraverser|count [8]));

cycloneii_lcell_ff \addressTraverser|count[10] (
	.clk(\CLOCK_50~combout ),
	.datain(\addressTraverser|count[10]~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\resetN~combout ),
	.sload(gnd),
	.ena(\addressTraverser|count[13]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\addressTraverser|count [10]));

cycloneii_lcell_comb \encryptedImageDisplayed~5 (
// Equation(s):
// \encryptedImageDisplayed~5_combout  = (\addressTraverser|count [14] & (\resetN~combout  & (!\addressTraverser|count [8] & !\addressTraverser|count [10])))

	.dataa(\addressTraverser|count [14]),
	.datab(\resetN~combout ),
	.datac(\addressTraverser|count [8]),
	.datad(\addressTraverser|count [10]),
	.cin(gnd),
	.combout(\encryptedImageDisplayed~5_combout ),
	.cout());
// synopsys translate_off
defparam \encryptedImageDisplayed~5 .lut_mask = 16'h0008;
defparam \encryptedImageDisplayed~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \encryptedImageDisplayed~6 (
// Equation(s):
// \encryptedImageDisplayed~6_combout  = (\encryptedImageDisplayed~2_combout  & (\encryptedImageDisplayed~3_combout  & (\encryptedImageDisplayed~4_combout  & \encryptedImageDisplayed~5_combout )))

	.dataa(\encryptedImageDisplayed~2_combout ),
	.datab(\encryptedImageDisplayed~3_combout ),
	.datac(\encryptedImageDisplayed~4_combout ),
	.datad(\encryptedImageDisplayed~5_combout ),
	.cin(gnd),
	.combout(\encryptedImageDisplayed~6_combout ),
	.cout());
// synopsys translate_off
defparam \encryptedImageDisplayed~6 .lut_mask = 16'h8000;
defparam \encryptedImageDisplayed~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \encryptedImageDisplayed~7 (
// Equation(s):
// \encryptedImageDisplayed~7_combout  = (\encryptedImageDisplayed~0_combout ) # ((\encryptedImageDisplayed~1_combout  & \encryptedImageDisplayed~6_combout ))

	.dataa(\encryptedImageDisplayed~0_combout ),
	.datab(\encryptedImageDisplayed~1_combout ),
	.datac(\encryptedImageDisplayed~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\encryptedImageDisplayed~7_combout ),
	.cout());
// synopsys translate_off
defparam \encryptedImageDisplayed~7 .lut_mask = 16'hEAEA;
defparam \encryptedImageDisplayed~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \encryptedImageDisplayed~reg0 (
	.clk(\clock~combout ),
	.datain(\encryptedImageDisplayed~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\encryptedImageDisplayed~reg0_regout ));

cycloneii_lcell_comb \pixelGrouper|internalRegister|parallelOutput[1]~1 (
// Equation(s):
// \pixelGrouper|internalRegister|parallelOutput[1]~1_combout  = (((\Equal2~0_combout  & !\dataLoadController|count [4])) # (!\readyToBeProcessed~combout )) # (!\userEnable~combout )

	.dataa(\Equal2~0_combout ),
	.datab(\dataLoadController|count [4]),
	.datac(\userEnable~combout ),
	.datad(\readyToBeProcessed~combout ),
	.cin(gnd),
	.combout(\pixelGrouper|internalRegister|parallelOutput[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \pixelGrouper|internalRegister|parallelOutput[1]~1 .lut_mask = 16'h2FFF;
defparam \pixelGrouper|internalRegister|parallelOutput[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \pixelGrouper|internalRegister|parallelOutput[1]~2 (
// Equation(s):
// \pixelGrouper|internalRegister|parallelOutput[1]~2_combout  = ((!\rtl~0_combout  & (!\encryptedImageDisplayed~reg0_regout  & !\pixelGrouper|internalRegister|parallelOutput[1]~1_combout ))) # (!\resetN~combout )

	.dataa(\resetN~combout ),
	.datab(\rtl~0_combout ),
	.datac(\encryptedImageDisplayed~reg0_regout ),
	.datad(\pixelGrouper|internalRegister|parallelOutput[1]~1_combout ),
	.cin(gnd),
	.combout(\pixelGrouper|internalRegister|parallelOutput[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \pixelGrouper|internalRegister|parallelOutput[1]~2 .lut_mask = 16'h5557;
defparam \pixelGrouper|internalRegister|parallelOutput[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \pixelGrouper|internalRegister|parallelOutput[0] (
	.clk(\CLOCK_50~combout ),
	.datain(\pixelGrouper|internalRegister|parallelOutput~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixelGrouper|internalRegister|parallelOutput[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pixelGrouper|internalRegister|parallelOutput [0]));

cycloneii_lcell_comb \pixelGrouper|groupedElements~0 (
// Equation(s):
// \pixelGrouper|groupedElements~0_combout  = (\resetN~combout  & \pixelGrouper|internalRegister|parallelOutput [0])

	.dataa(\resetN~combout ),
	.datab(\pixelGrouper|internalRegister|parallelOutput [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\pixelGrouper|groupedElements~0_combout ),
	.cout());
// synopsys translate_off
defparam \pixelGrouper|groupedElements~0 .lut_mask = 16'h8888;
defparam \pixelGrouper|groupedElements~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Equal2~1 (
// Equation(s):
// \Equal2~1_combout  = (\Equal2~0_combout  & !\dataLoadController|count [4])

	.dataa(\Equal2~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\dataLoadController|count [4]),
	.cin(gnd),
	.combout(\Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~1 .lut_mask = 16'h00AA;
defparam \Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \enable~0 (
// Equation(s):
// \enable~0_combout  = (\rtl~0_combout ) # ((\encryptedImageDisplayed~reg0_regout ) # ((!\readyToBeProcessed~combout ) # (!\userEnable~combout )))

	.dataa(\rtl~0_combout ),
	.datab(\encryptedImageDisplayed~reg0_regout ),
	.datac(\userEnable~combout ),
	.datad(\readyToBeProcessed~combout ),
	.cin(gnd),
	.combout(\enable~0_combout ),
	.cout());
// synopsys translate_off
defparam \enable~0 .lut_mask = 16'hEFFF;
defparam \enable~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \pixelGrouper|groupedElements[2]~3 (
// Equation(s):
// \pixelGrouper|groupedElements[2]~3_combout  = ((!\Equal2~1_combout  & (!\enable~0_combout  & !\pixelGrouper|groupedElements[2]~2_combout ))) # (!\resetN~combout )

	.dataa(\resetN~combout ),
	.datab(\Equal2~1_combout ),
	.datac(\enable~0_combout ),
	.datad(\pixelGrouper|groupedElements[2]~2_combout ),
	.cin(gnd),
	.combout(\pixelGrouper|groupedElements[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \pixelGrouper|groupedElements[2]~3 .lut_mask = 16'h5557;
defparam \pixelGrouper|groupedElements[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \pixelGrouper|groupedElements[0] (
	.clk(\CLOCK_50~combout ),
	.datain(\pixelGrouper|groupedElements~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixelGrouper|groupedElements[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pixelGrouper|groupedElements [0]));

cycloneii_lcell_ff \pixelGrouper|internalRegister|parallelOutput[1] (
	.clk(\CLOCK_50~combout ),
	.datain(\pixelGrouper|groupedElements~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixelGrouper|internalRegister|parallelOutput[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pixelGrouper|internalRegister|parallelOutput [1]));

cycloneii_lcell_comb \pixelGrouper|groupedElements~4 (
// Equation(s):
// \pixelGrouper|groupedElements~4_combout  = (\resetN~combout  & \pixelGrouper|internalRegister|parallelOutput [1])

	.dataa(\resetN~combout ),
	.datab(\pixelGrouper|internalRegister|parallelOutput [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\pixelGrouper|groupedElements~4_combout ),
	.cout());
// synopsys translate_off
defparam \pixelGrouper|groupedElements~4 .lut_mask = 16'h8888;
defparam \pixelGrouper|groupedElements~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \pixelGrouper|groupedElements[1] (
	.clk(\CLOCK_50~combout ),
	.datain(\pixelGrouper|groupedElements~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixelGrouper|groupedElements[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pixelGrouper|groupedElements [1]));

cycloneii_lcell_ff \pixelGrouper|internalRegister|parallelOutput[2] (
	.clk(\CLOCK_50~combout ),
	.datain(\pixelGrouper|groupedElements~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixelGrouper|internalRegister|parallelOutput[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pixelGrouper|internalRegister|parallelOutput [2]));

cycloneii_lcell_comb \pixelGrouper|groupedElements~5 (
// Equation(s):
// \pixelGrouper|groupedElements~5_combout  = (\resetN~combout  & \pixelGrouper|internalRegister|parallelOutput [2])

	.dataa(\resetN~combout ),
	.datab(\pixelGrouper|internalRegister|parallelOutput [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\pixelGrouper|groupedElements~5_combout ),
	.cout());
// synopsys translate_off
defparam \pixelGrouper|groupedElements~5 .lut_mask = 16'h8888;
defparam \pixelGrouper|groupedElements~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \pixelGrouper|groupedElements[2] (
	.clk(\CLOCK_50~combout ),
	.datain(\pixelGrouper|groupedElements~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixelGrouper|groupedElements[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pixelGrouper|groupedElements [2]));

cycloneii_lcell_ff \addressTraverser|count[0] (
	.clk(\CLOCK_50~combout ),
	.datain(\addressTraverser|count[0]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\resetN~combout ),
	.sload(gnd),
	.ena(\addressTraverser|count[13]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\addressTraverser|count [0]));

cycloneii_lcell_ff \addressTraverser|count[4] (
	.clk(\CLOCK_50~combout ),
	.datain(\addressTraverser|count[4]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\resetN~combout ),
	.sload(gnd),
	.ena(\addressTraverser|count[13]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\addressTraverser|count [4]));

cycloneii_lcell_ff \addressTraverser|count[9] (
	.clk(\CLOCK_50~combout ),
	.datain(\addressTraverser|count[9]~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\resetN~combout ),
	.sload(gnd),
	.ena(\addressTraverser|count[13]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\addressTraverser|count [9]));

cycloneii_pll \VGA|mypll|altpll_component|pll (
	.ena(vcc),
	.clkswitch(gnd),
	.areset(gnd),
	.pfdena(vcc),
	.testclearlock(gnd),
	.sbdin(gnd),
	.inclk({gnd,\CLOCK_50~combout }),
	.locked(),
	.testupout(),
	.testdownout(),
	.sbdout(),
	.clk(\VGA|mypll|altpll_component|pll_CLK_bus ));
// synopsys translate_off
defparam \VGA|mypll|altpll_component|pll .bandwidth = 0;
defparam \VGA|mypll|altpll_component|pll .bandwidth_type = "low";
defparam \VGA|mypll|altpll_component|pll .c0_high = 16;
defparam \VGA|mypll|altpll_component|pll .c0_initial = 1;
defparam \VGA|mypll|altpll_component|pll .c0_low = 16;
defparam \VGA|mypll|altpll_component|pll .c0_mode = "even";
defparam \VGA|mypll|altpll_component|pll .c0_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c1_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c1_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c2_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c2_ph = 0;
defparam \VGA|mypll|altpll_component|pll .charge_pump_current = 80;
defparam \VGA|mypll|altpll_component|pll .clk0_counter = "c0";
defparam \VGA|mypll|altpll_component|pll .clk0_divide_by = 2;
defparam \VGA|mypll|altpll_component|pll .clk0_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk0_multiply_by = 1;
defparam \VGA|mypll|altpll_component|pll .clk0_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk1_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk1_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk2_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk2_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .compensate_clock = "clk0";
defparam \VGA|mypll|altpll_component|pll .gate_lock_counter = 0;
defparam \VGA|mypll|altpll_component|pll .gate_lock_signal = "no";
defparam \VGA|mypll|altpll_component|pll .inclk0_input_frequency = 20000;
defparam \VGA|mypll|altpll_component|pll .inclk1_input_frequency = 20000;
defparam \VGA|mypll|altpll_component|pll .invalid_lock_multiplier = 5;
defparam \VGA|mypll|altpll_component|pll .loop_filter_c = 3;
defparam \VGA|mypll|altpll_component|pll .loop_filter_r = " 2.500000";
defparam \VGA|mypll|altpll_component|pll .m = 16;
defparam \VGA|mypll|altpll_component|pll .m_initial = 1;
defparam \VGA|mypll|altpll_component|pll .m_ph = 0;
defparam \VGA|mypll|altpll_component|pll .n = 1;
defparam \VGA|mypll|altpll_component|pll .operation_mode = "normal";
defparam \VGA|mypll|altpll_component|pll .pfd_max = 100000;
defparam \VGA|mypll|altpll_component|pll .pfd_min = 2484;
defparam \VGA|mypll|altpll_component|pll .self_reset_on_gated_loss_lock = "off";
defparam \VGA|mypll|altpll_component|pll .sim_gate_lock_device_behavior = "off";
defparam \VGA|mypll|altpll_component|pll .simulation_type = "functional";
defparam \VGA|mypll|altpll_component|pll .valid_lock_multiplier = 1;
defparam \VGA|mypll|altpll_component|pll .vco_center = 1333;
defparam \VGA|mypll|altpll_component|pll .vco_max = 2000;
defparam \VGA|mypll|altpll_component|pll .vco_min = 1000;
// synopsys translate_on

cycloneii_lcell_comb \VGA|controller|Add0~0 (
// Equation(s):
// \VGA|controller|Add0~0_combout  = \VGA|controller|xCounter [0] $ (VCC)
// \VGA|controller|Add0~1  = CARRY(\VGA|controller|xCounter [0])

	.dataa(\VGA|controller|xCounter [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|Add0~0_combout ),
	.cout(\VGA|controller|Add0~1 ));
// synopsys translate_off
defparam \VGA|controller|Add0~0 .lut_mask = 16'h55AA;
defparam \VGA|controller|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \VGA|controller|Add0~2 (
// Equation(s):
// \VGA|controller|Add0~2_combout  = (\VGA|controller|xCounter [1] & (!\VGA|controller|Add0~1 )) # (!\VGA|controller|xCounter [1] & ((\VGA|controller|Add0~1 ) # (GND)))
// \VGA|controller|Add0~3  = CARRY((!\VGA|controller|Add0~1 ) # (!\VGA|controller|xCounter [1]))

	.dataa(\VGA|controller|xCounter [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add0~1 ),
	.combout(\VGA|controller|Add0~2_combout ),
	.cout(\VGA|controller|Add0~3 ));
// synopsys translate_off
defparam \VGA|controller|Add0~2 .lut_mask = 16'h5A5F;
defparam \VGA|controller|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \VGA|controller|Add0~4 (
// Equation(s):
// \VGA|controller|Add0~4_combout  = (\VGA|controller|xCounter [2] & (\VGA|controller|Add0~3  $ (GND))) # (!\VGA|controller|xCounter [2] & (!\VGA|controller|Add0~3  & VCC))
// \VGA|controller|Add0~5  = CARRY((\VGA|controller|xCounter [2] & !\VGA|controller|Add0~3 ))

	.dataa(\VGA|controller|xCounter [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add0~3 ),
	.combout(\VGA|controller|Add0~4_combout ),
	.cout(\VGA|controller|Add0~5 ));
// synopsys translate_off
defparam \VGA|controller|Add0~4 .lut_mask = 16'hA50A;
defparam \VGA|controller|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \VGA|controller|Add0~6 (
// Equation(s):
// \VGA|controller|Add0~6_combout  = (\VGA|controller|xCounter [3] & (!\VGA|controller|Add0~5 )) # (!\VGA|controller|xCounter [3] & ((\VGA|controller|Add0~5 ) # (GND)))
// \VGA|controller|Add0~7  = CARRY((!\VGA|controller|Add0~5 ) # (!\VGA|controller|xCounter [3]))

	.dataa(\VGA|controller|xCounter [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add0~5 ),
	.combout(\VGA|controller|Add0~6_combout ),
	.cout(\VGA|controller|Add0~7 ));
// synopsys translate_off
defparam \VGA|controller|Add0~6 .lut_mask = 16'h5A5F;
defparam \VGA|controller|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \VGA|controller|xCounter[3] (
	.clk(\VGA|mypll|altpll_component|_clk0 ),
	.datain(\VGA|controller|Add0~6_combout ),
	.sdata(gnd),
	.aclr(!\resetN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|xCounter [3]));

cycloneii_lcell_ff \VGA|controller|xCounter[1] (
	.clk(\VGA|mypll|altpll_component|_clk0 ),
	.datain(\VGA|controller|Add0~2_combout ),
	.sdata(gnd),
	.aclr(!\resetN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|xCounter [1]));

cycloneii_lcell_ff \VGA|controller|xCounter[0] (
	.clk(\VGA|mypll|altpll_component|_clk0 ),
	.datain(\VGA|controller|Add0~0_combout ),
	.sdata(gnd),
	.aclr(!\resetN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|xCounter [0]));

cycloneii_lcell_comb \VGA|controller|VGA_HS1~0 (
// Equation(s):
// \VGA|controller|VGA_HS1~0_combout  = (\VGA|controller|xCounter [2]) # ((\VGA|controller|xCounter [3]) # ((\VGA|controller|xCounter [1] & \VGA|controller|xCounter [0])))

	.dataa(\VGA|controller|xCounter [2]),
	.datab(\VGA|controller|xCounter [3]),
	.datac(\VGA|controller|xCounter [1]),
	.datad(\VGA|controller|xCounter [0]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~0 .lut_mask = 16'hFEEE;
defparam \VGA|controller|VGA_HS1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \VGA|controller|Add0~8 (
// Equation(s):
// \VGA|controller|Add0~8_combout  = (\VGA|controller|xCounter [4] & (\VGA|controller|Add0~7  $ (GND))) # (!\VGA|controller|xCounter [4] & (!\VGA|controller|Add0~7  & VCC))
// \VGA|controller|Add0~9  = CARRY((\VGA|controller|xCounter [4] & !\VGA|controller|Add0~7 ))

	.dataa(\VGA|controller|xCounter [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add0~7 ),
	.combout(\VGA|controller|Add0~8_combout ),
	.cout(\VGA|controller|Add0~9 ));
// synopsys translate_off
defparam \VGA|controller|Add0~8 .lut_mask = 16'hA50A;
defparam \VGA|controller|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \VGA|controller|Add0~12 (
// Equation(s):
// \VGA|controller|Add0~12_combout  = (\VGA|controller|xCounter [6] & (\VGA|controller|Add0~11  $ (GND))) # (!\VGA|controller|xCounter [6] & (!\VGA|controller|Add0~11  & VCC))
// \VGA|controller|Add0~13  = CARRY((\VGA|controller|xCounter [6] & !\VGA|controller|Add0~11 ))

	.dataa(\VGA|controller|xCounter [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add0~11 ),
	.combout(\VGA|controller|Add0~12_combout ),
	.cout(\VGA|controller|Add0~13 ));
// synopsys translate_off
defparam \VGA|controller|Add0~12 .lut_mask = 16'hA50A;
defparam \VGA|controller|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \VGA|controller|xCounter[6] (
	.clk(\VGA|mypll|altpll_component|_clk0 ),
	.datain(\VGA|controller|Add0~12_combout ),
	.sdata(gnd),
	.aclr(!\resetN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|xCounter [6]));

cycloneii_lcell_comb \VGA|controller|Equal0~0 (
// Equation(s):
// \VGA|controller|Equal0~0_combout  = (\VGA|controller|xCounter [1] & (\VGA|controller|xCounter [0] & (!\VGA|controller|xCounter [5] & !\VGA|controller|xCounter [6])))

	.dataa(\VGA|controller|xCounter [1]),
	.datab(\VGA|controller|xCounter [0]),
	.datac(\VGA|controller|xCounter [5]),
	.datad(\VGA|controller|xCounter [6]),
	.cin(gnd),
	.combout(\VGA|controller|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Equal0~0 .lut_mask = 16'h0008;
defparam \VGA|controller|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \VGA|controller|xCounter~1 (
// Equation(s):
// \VGA|controller|xCounter~1_combout  = (\VGA|controller|Add0~16_combout  & !\VGA|controller|Equal0~2_combout )

	.dataa(\VGA|controller|Add0~16_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|xCounter~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|xCounter~1 .lut_mask = 16'h00AA;
defparam \VGA|controller|xCounter~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \VGA|controller|xCounter[8] (
	.clk(\VGA|mypll|altpll_component|_clk0 ),
	.datain(\VGA|controller|xCounter~1_combout ),
	.sdata(gnd),
	.aclr(!\resetN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|xCounter [8]));

cycloneii_lcell_ff \VGA|controller|xCounter[4] (
	.clk(\VGA|mypll|altpll_component|_clk0 ),
	.datain(\VGA|controller|Add0~8_combout ),
	.sdata(gnd),
	.aclr(!\resetN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|xCounter [4]));

cycloneii_lcell_ff \VGA|controller|xCounter[7] (
	.clk(\VGA|mypll|altpll_component|_clk0 ),
	.datain(\VGA|controller|Add0~14_combout ),
	.sdata(gnd),
	.aclr(!\resetN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|xCounter [7]));

cycloneii_lcell_comb \VGA|controller|Equal0~1 (
// Equation(s):
// \VGA|controller|Equal0~1_combout  = (\VGA|controller|xCounter [9] & (\VGA|controller|xCounter [8] & (\VGA|controller|xCounter [4] & !\VGA|controller|xCounter [7])))

	.dataa(\VGA|controller|xCounter [9]),
	.datab(\VGA|controller|xCounter [8]),
	.datac(\VGA|controller|xCounter [4]),
	.datad(\VGA|controller|xCounter [7]),
	.cin(gnd),
	.combout(\VGA|controller|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Equal0~1 .lut_mask = 16'h0080;
defparam \VGA|controller|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \VGA|controller|Equal0~2 (
// Equation(s):
// \VGA|controller|Equal0~2_combout  = (\VGA|controller|xCounter [2] & (\VGA|controller|xCounter [3] & (\VGA|controller|Equal0~0_combout  & \VGA|controller|Equal0~1_combout )))

	.dataa(\VGA|controller|xCounter [2]),
	.datab(\VGA|controller|xCounter [3]),
	.datac(\VGA|controller|Equal0~0_combout ),
	.datad(\VGA|controller|Equal0~1_combout ),
	.cin(gnd),
	.combout(\VGA|controller|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Equal0~2 .lut_mask = 16'h8000;
defparam \VGA|controller|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \VGA|controller|xCounter~2 (
// Equation(s):
// \VGA|controller|xCounter~2_combout  = (\VGA|controller|Add0~10_combout  & !\VGA|controller|Equal0~2_combout )

	.dataa(\VGA|controller|Add0~10_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|xCounter~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|xCounter~2 .lut_mask = 16'h00AA;
defparam \VGA|controller|xCounter~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \VGA|controller|xCounter[5] (
	.clk(\VGA|mypll|altpll_component|_clk0 ),
	.datain(\VGA|controller|xCounter~2_combout ),
	.sdata(gnd),
	.aclr(!\resetN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|xCounter [5]));

cycloneii_lcell_comb \VGA|controller|VGA_HS1~1 (
// Equation(s):
// \VGA|controller|VGA_HS1~1_combout  = (\VGA|controller|xCounter [5] & (\VGA|controller|xCounter [4] & (\VGA|controller|VGA_HS1~0_combout  & \VGA|controller|xCounter [6]))) # (!\VGA|controller|xCounter [5] & (!\VGA|controller|xCounter [6] & 
// ((!\VGA|controller|VGA_HS1~0_combout ) # (!\VGA|controller|xCounter [4]))))

	.dataa(\VGA|controller|xCounter [4]),
	.datab(\VGA|controller|VGA_HS1~0_combout ),
	.datac(\VGA|controller|xCounter [5]),
	.datad(\VGA|controller|xCounter [6]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~1 .lut_mask = 16'h8007;
defparam \VGA|controller|VGA_HS1~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \VGA|controller|xCounter~0 (
// Equation(s):
// \VGA|controller|xCounter~0_combout  = (\VGA|controller|Add0~18_combout  & !\VGA|controller|Equal0~2_combout )

	.dataa(\VGA|controller|Add0~18_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|xCounter~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|xCounter~0 .lut_mask = 16'h00AA;
defparam \VGA|controller|xCounter~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \VGA|controller|xCounter[9] (
	.clk(\VGA|mypll|altpll_component|_clk0 ),
	.datain(\VGA|controller|xCounter~0_combout ),
	.sdata(gnd),
	.aclr(!\resetN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|xCounter [9]));

cycloneii_lcell_comb \VGA|controller|VGA_HS1~2 (
// Equation(s):
// \VGA|controller|VGA_HS1~2_combout  = (\VGA|controller|xCounter [8]) # ((\VGA|controller|VGA_HS1~1_combout ) # ((!\VGA|controller|xCounter [7]) # (!\VGA|controller|xCounter [9])))

	.dataa(\VGA|controller|xCounter [8]),
	.datab(\VGA|controller|VGA_HS1~1_combout ),
	.datac(\VGA|controller|xCounter [9]),
	.datad(\VGA|controller|xCounter [7]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~2 .lut_mask = 16'hEFFF;
defparam \VGA|controller|VGA_HS1~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \VGA|controller|VGA_HS1 (
	.clk(\VGA|mypll|altpll_component|_clk0 ),
	.datain(\VGA|controller|VGA_HS1~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|VGA_HS1~regout ));

cycloneii_lcell_ff \VGA|controller|VGA_HS (
	.clk(\VGA|mypll|altpll_component|_clk0 ),
	.datain(\VGA|controller|VGA_HS1~regout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|VGA_HS~regout ));

cycloneii_lcell_comb \VGA|controller|Add1~0 (
// Equation(s):
// \VGA|controller|Add1~0_combout  = \VGA|controller|yCounter [0] $ (VCC)
// \VGA|controller|Add1~1  = CARRY(\VGA|controller|yCounter [0])

	.dataa(\VGA|controller|yCounter [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|Add1~0_combout ),
	.cout(\VGA|controller|Add1~1 ));
// synopsys translate_off
defparam \VGA|controller|Add1~0 .lut_mask = 16'h55AA;
defparam \VGA|controller|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \VGA|controller|Add1~2 (
// Equation(s):
// \VGA|controller|Add1~2_combout  = (\VGA|controller|yCounter [1] & (!\VGA|controller|Add1~1 )) # (!\VGA|controller|yCounter [1] & ((\VGA|controller|Add1~1 ) # (GND)))
// \VGA|controller|Add1~3  = CARRY((!\VGA|controller|Add1~1 ) # (!\VGA|controller|yCounter [1]))

	.dataa(\VGA|controller|yCounter [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add1~1 ),
	.combout(\VGA|controller|Add1~2_combout ),
	.cout(\VGA|controller|Add1~3 ));
// synopsys translate_off
defparam \VGA|controller|Add1~2 .lut_mask = 16'h5A5F;
defparam \VGA|controller|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \VGA|controller|Add1~10 (
// Equation(s):
// \VGA|controller|Add1~10_combout  = (\VGA|controller|yCounter [5] & (!\VGA|controller|Add1~9 )) # (!\VGA|controller|yCounter [5] & ((\VGA|controller|Add1~9 ) # (GND)))
// \VGA|controller|Add1~11  = CARRY((!\VGA|controller|Add1~9 ) # (!\VGA|controller|yCounter [5]))

	.dataa(\VGA|controller|yCounter [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add1~9 ),
	.combout(\VGA|controller|Add1~10_combout ),
	.cout(\VGA|controller|Add1~11 ));
// synopsys translate_off
defparam \VGA|controller|Add1~10 .lut_mask = 16'h5A5F;
defparam \VGA|controller|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \VGA|controller|Add1~12 (
// Equation(s):
// \VGA|controller|Add1~12_combout  = (\VGA|controller|yCounter [6] & (\VGA|controller|Add1~11  $ (GND))) # (!\VGA|controller|yCounter [6] & (!\VGA|controller|Add1~11  & VCC))
// \VGA|controller|Add1~13  = CARRY((\VGA|controller|yCounter [6] & !\VGA|controller|Add1~11 ))

	.dataa(\VGA|controller|yCounter [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add1~11 ),
	.combout(\VGA|controller|Add1~12_combout ),
	.cout(\VGA|controller|Add1~13 ));
// synopsys translate_off
defparam \VGA|controller|Add1~12 .lut_mask = 16'hA50A;
defparam \VGA|controller|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \VGA|controller|yCounter[8]~0 (
// Equation(s):
// \VGA|controller|yCounter[8]~0_combout  = (\VGA|controller|Equal0~2_combout  & (((\VGA|controller|Add1~16_combout  & !\VGA|controller|always1~2_combout )))) # (!\VGA|controller|Equal0~2_combout  & (\VGA|controller|yCounter [8]))

	.dataa(\VGA|controller|yCounter [8]),
	.datab(\VGA|controller|Add1~16_combout ),
	.datac(\VGA|controller|Equal0~2_combout ),
	.datad(\VGA|controller|always1~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[8]~0 .lut_mask = 16'h0ACA;
defparam \VGA|controller|yCounter[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \VGA|controller|yCounter[8] (
	.clk(\VGA|mypll|altpll_component|_clk0 ),
	.datain(\VGA|controller|yCounter[8]~0_combout ),
	.sdata(gnd),
	.aclr(!\resetN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|yCounter [8]));

cycloneii_lcell_comb \VGA|controller|yCounter[0]~9 (
// Equation(s):
// \VGA|controller|yCounter[0]~9_combout  = (\VGA|controller|Equal0~2_combout  & (((\VGA|controller|Add1~0_combout  & !\VGA|controller|always1~2_combout )))) # (!\VGA|controller|Equal0~2_combout  & (\VGA|controller|yCounter [0]))

	.dataa(\VGA|controller|yCounter [0]),
	.datab(\VGA|controller|Add1~0_combout ),
	.datac(\VGA|controller|Equal0~2_combout ),
	.datad(\VGA|controller|always1~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[0]~9 .lut_mask = 16'h0ACA;
defparam \VGA|controller|yCounter[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \VGA|controller|yCounter[0] (
	.clk(\VGA|mypll|altpll_component|_clk0 ),
	.datain(\VGA|controller|yCounter[0]~9_combout ),
	.sdata(gnd),
	.aclr(!\resetN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|yCounter [0]));

cycloneii_lcell_comb \VGA|controller|always1~1 (
// Equation(s):
// \VGA|controller|always1~1_combout  = (!\VGA|controller|yCounter [7] & (!\VGA|controller|yCounter [8] & (!\VGA|controller|yCounter [1] & !\VGA|controller|yCounter [0])))

	.dataa(\VGA|controller|yCounter [7]),
	.datab(\VGA|controller|yCounter [8]),
	.datac(\VGA|controller|yCounter [1]),
	.datad(\VGA|controller|yCounter [0]),
	.cin(gnd),
	.combout(\VGA|controller|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|always1~1 .lut_mask = 16'h0001;
defparam \VGA|controller|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \VGA|controller|yCounter[6]~2 (
// Equation(s):
// \VGA|controller|yCounter[6]~2_combout  = (\VGA|controller|Equal0~2_combout  & (((\VGA|controller|Add1~12_combout  & !\VGA|controller|always1~2_combout )))) # (!\VGA|controller|Equal0~2_combout  & (\VGA|controller|yCounter [6]))

	.dataa(\VGA|controller|yCounter [6]),
	.datab(\VGA|controller|Add1~12_combout ),
	.datac(\VGA|controller|Equal0~2_combout ),
	.datad(\VGA|controller|always1~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[6]~2 .lut_mask = 16'h0ACA;
defparam \VGA|controller|yCounter[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \VGA|controller|yCounter[6] (
	.clk(\VGA|mypll|altpll_component|_clk0 ),
	.datain(\VGA|controller|yCounter[6]~2_combout ),
	.sdata(gnd),
	.aclr(!\resetN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|yCounter [6]));

cycloneii_lcell_comb \VGA|controller|yCounter[5]~3 (
// Equation(s):
// \VGA|controller|yCounter[5]~3_combout  = (\VGA|controller|Equal0~2_combout  & (((\VGA|controller|Add1~10_combout  & !\VGA|controller|always1~2_combout )))) # (!\VGA|controller|Equal0~2_combout  & (\VGA|controller|yCounter [5]))

	.dataa(\VGA|controller|yCounter [5]),
	.datab(\VGA|controller|Add1~10_combout ),
	.datac(\VGA|controller|Equal0~2_combout ),
	.datad(\VGA|controller|always1~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[5]~3 .lut_mask = 16'h0ACA;
defparam \VGA|controller|yCounter[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \VGA|controller|yCounter[5] (
	.clk(\VGA|mypll|altpll_component|_clk0 ),
	.datain(\VGA|controller|yCounter[5]~3_combout ),
	.sdata(gnd),
	.aclr(!\resetN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|yCounter [5]));

cycloneii_lcell_comb \VGA|controller|always1~2 (
// Equation(s):
// \VGA|controller|always1~2_combout  = (\VGA|controller|always1~0_combout  & (\VGA|controller|always1~1_combout  & (!\VGA|controller|yCounter [6] & !\VGA|controller|yCounter [5])))

	.dataa(\VGA|controller|always1~0_combout ),
	.datab(\VGA|controller|always1~1_combout ),
	.datac(\VGA|controller|yCounter [6]),
	.datad(\VGA|controller|yCounter [5]),
	.cin(gnd),
	.combout(\VGA|controller|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|always1~2 .lut_mask = 16'h0008;
defparam \VGA|controller|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \VGA|controller|yCounter[1]~8 (
// Equation(s):
// \VGA|controller|yCounter[1]~8_combout  = (\VGA|controller|Equal0~2_combout  & (((\VGA|controller|Add1~2_combout  & !\VGA|controller|always1~2_combout )))) # (!\VGA|controller|Equal0~2_combout  & (\VGA|controller|yCounter [1]))

	.dataa(\VGA|controller|yCounter [1]),
	.datab(\VGA|controller|Add1~2_combout ),
	.datac(\VGA|controller|Equal0~2_combout ),
	.datad(\VGA|controller|always1~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[1]~8 .lut_mask = 16'h0ACA;
defparam \VGA|controller|yCounter[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \VGA|controller|yCounter[1] (
	.clk(\VGA|mypll|altpll_component|_clk0 ),
	.datain(\VGA|controller|yCounter[1]~8_combout ),
	.sdata(gnd),
	.aclr(!\resetN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|yCounter [1]));

cycloneii_lcell_comb \VGA|controller|VGA_VS1~1 (
// Equation(s):
// \VGA|controller|VGA_VS1~1_combout  = (\VGA|controller|yCounter [7] & (\VGA|controller|yCounter [6] & (\VGA|controller|yCounter [8] & \VGA|controller|yCounter [5])))

	.dataa(\VGA|controller|yCounter [7]),
	.datab(\VGA|controller|yCounter [6]),
	.datac(\VGA|controller|yCounter [8]),
	.datad(\VGA|controller|yCounter [5]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~1 .lut_mask = 16'h8000;
defparam \VGA|controller|VGA_VS1~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \VGA|controller|VGA_VS1~2 (
// Equation(s):
// \VGA|controller|VGA_VS1~2_combout  = (\VGA|controller|VGA_VS1~0_combout ) # ((\VGA|controller|yCounter [1] $ (!\VGA|controller|yCounter [0])) # (!\VGA|controller|VGA_VS1~1_combout ))

	.dataa(\VGA|controller|VGA_VS1~0_combout ),
	.datab(\VGA|controller|yCounter [1]),
	.datac(\VGA|controller|yCounter [0]),
	.datad(\VGA|controller|VGA_VS1~1_combout ),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~2 .lut_mask = 16'hEBFF;
defparam \VGA|controller|VGA_VS1~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \VGA|controller|VGA_VS1 (
	.clk(\VGA|mypll|altpll_component|_clk0 ),
	.datain(\VGA|controller|VGA_VS1~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|VGA_VS1~regout ));

cycloneii_lcell_ff \VGA|controller|VGA_VS (
	.clk(\VGA|mypll|altpll_component|_clk0 ),
	.datain(\VGA|controller|VGA_VS1~regout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|VGA_VS~regout ));

cycloneii_lcell_comb \VGA|controller|VGA_BLANK1~1 (
// Equation(s):
// \VGA|controller|VGA_BLANK1~1_combout  = (\VGA|controller|VGA_BLANK1~0_combout  & !\VGA|controller|VGA_VS1~1_combout )

	.dataa(\VGA|controller|VGA_BLANK1~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA|controller|VGA_VS1~1_combout ),
	.cin(gnd),
	.combout(\VGA|controller|VGA_BLANK1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1~1 .lut_mask = 16'h00AA;
defparam \VGA|controller|VGA_BLANK1~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \VGA|controller|VGA_BLANK1 (
	.clk(\VGA|mypll|altpll_component|_clk0 ),
	.datain(\VGA|controller|VGA_BLANK1~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|VGA_BLANK1~regout ));

cycloneii_lcell_ff \VGA|controller|VGA_BLANK (
	.clk(\VGA|mypll|altpll_component|_clk0 ),
	.datain(\VGA|controller|VGA_BLANK1~regout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|VGA_BLANK~regout ));

cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode282w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode282w[3]~0_combout  = (\addressTraverser|count [14] & (\pixelGrouper|loaded~regout  & (!\addressTraverser|count [12] & !\addressTraverser|count [13])))

	.dataa(\addressTraverser|count [14]),
	.datab(\pixelGrouper|loaded~regout ),
	.datac(\addressTraverser|count [12]),
	.datad(\addressTraverser|count [13]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode282w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode282w[3]~0 .lut_mask = 16'h0008;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode282w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode282w[3]~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode282w[3]~1_combout  = (\readyToBeProcessed~combout  & (\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode282w[3]~0_combout  & (!\rtl~0_combout  & !\enable~1_combout )))

	.dataa(\readyToBeProcessed~combout ),
	.datab(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode282w[3]~0_combout ),
	.datac(\rtl~0_combout ),
	.datad(\enable~1_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode282w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode282w[3]~1 .lut_mask = 16'h0008;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode282w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \VGA|controller|controller_translator|mem_address[5]~0 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[5]~0_combout  = (\VGA|controller|yCounter [2] & (\VGA|controller|xCounter [7] $ (VCC))) # (!\VGA|controller|yCounter [2] & (\VGA|controller|xCounter [7] & VCC))
// \VGA|controller|controller_translator|mem_address[5]~1  = CARRY((\VGA|controller|yCounter [2] & \VGA|controller|xCounter [7]))

	.dataa(\VGA|controller|yCounter [2]),
	.datab(\VGA|controller|xCounter [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|controller_translator|mem_address[5]~0_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[5]~1 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[5]~0 .lut_mask = 16'h6688;
defparam \VGA|controller|controller_translator|mem_address[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \VGA|controller|controller_translator|mem_address[6]~2 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[6]~2_combout  = (\VGA|controller|yCounter [3] & ((\VGA|controller|xCounter [8] & (\VGA|controller|controller_translator|mem_address[5]~1  & VCC)) # (!\VGA|controller|xCounter [8] & 
// (!\VGA|controller|controller_translator|mem_address[5]~1 )))) # (!\VGA|controller|yCounter [3] & ((\VGA|controller|xCounter [8] & (!\VGA|controller|controller_translator|mem_address[5]~1 )) # (!\VGA|controller|xCounter [8] & 
// ((\VGA|controller|controller_translator|mem_address[5]~1 ) # (GND)))))
// \VGA|controller|controller_translator|mem_address[6]~3  = CARRY((\VGA|controller|yCounter [3] & (!\VGA|controller|xCounter [8] & !\VGA|controller|controller_translator|mem_address[5]~1 )) # (!\VGA|controller|yCounter [3] & 
// ((!\VGA|controller|controller_translator|mem_address[5]~1 ) # (!\VGA|controller|xCounter [8]))))

	.dataa(\VGA|controller|yCounter [3]),
	.datab(\VGA|controller|xCounter [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[5]~1 ),
	.combout(\VGA|controller|controller_translator|mem_address[6]~2_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[6]~3 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[6]~2 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|mem_address[6]~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \VGA|controller|controller_translator|mem_address[7]~4 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[7]~4_combout  = ((\VGA|controller|controller_translator|Add0~0_combout  $ (\VGA|controller|xCounter [9] $ (!\VGA|controller|controller_translator|mem_address[6]~3 )))) # (GND)
// \VGA|controller|controller_translator|mem_address[7]~5  = CARRY((\VGA|controller|controller_translator|Add0~0_combout  & ((\VGA|controller|xCounter [9]) # (!\VGA|controller|controller_translator|mem_address[6]~3 ))) # 
// (!\VGA|controller|controller_translator|Add0~0_combout  & (\VGA|controller|xCounter [9] & !\VGA|controller|controller_translator|mem_address[6]~3 )))

	.dataa(\VGA|controller|controller_translator|Add0~0_combout ),
	.datab(\VGA|controller|xCounter [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[6]~3 ),
	.combout(\VGA|controller|controller_translator|mem_address[7]~4_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[7]~5 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[7]~4 .lut_mask = 16'h698E;
defparam \VGA|controller|controller_translator|mem_address[7]~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \VGA|controller|controller_translator|mem_address[8]~6 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[8]~6_combout  = (\VGA|controller|controller_translator|Add0~2_combout  & (!\VGA|controller|controller_translator|mem_address[7]~5 )) # (!\VGA|controller|controller_translator|Add0~2_combout  & 
// ((\VGA|controller|controller_translator|mem_address[7]~5 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[8]~7  = CARRY((!\VGA|controller|controller_translator|mem_address[7]~5 ) # (!\VGA|controller|controller_translator|Add0~2_combout ))

	.dataa(\VGA|controller|controller_translator|Add0~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[7]~5 ),
	.combout(\VGA|controller|controller_translator|mem_address[8]~6_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[8]~7 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[8]~6 .lut_mask = 16'h5A5F;
defparam \VGA|controller|controller_translator|mem_address[8]~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \VGA|controller|controller_translator|mem_address[9]~8 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[9]~8_combout  = (\VGA|controller|controller_translator|Add0~4_combout  & (\VGA|controller|controller_translator|mem_address[8]~7  $ (GND))) # (!\VGA|controller|controller_translator|Add0~4_combout  & 
// (!\VGA|controller|controller_translator|mem_address[8]~7  & VCC))
// \VGA|controller|controller_translator|mem_address[9]~9  = CARRY((\VGA|controller|controller_translator|Add0~4_combout  & !\VGA|controller|controller_translator|mem_address[8]~7 ))

	.dataa(\VGA|controller|controller_translator|Add0~4_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[8]~7 ),
	.combout(\VGA|controller|controller_translator|mem_address[9]~8_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[9]~9 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[9]~8 .lut_mask = 16'hA50A;
defparam \VGA|controller|controller_translator|mem_address[9]~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \VGA|controller|controller_translator|mem_address[10]~10 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[10]~10_combout  = (\VGA|controller|controller_translator|Add0~6_combout  & (!\VGA|controller|controller_translator|mem_address[9]~9 )) # (!\VGA|controller|controller_translator|Add0~6_combout  & 
// ((\VGA|controller|controller_translator|mem_address[9]~9 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[10]~11  = CARRY((!\VGA|controller|controller_translator|mem_address[9]~9 ) # (!\VGA|controller|controller_translator|Add0~6_combout ))

	.dataa(\VGA|controller|controller_translator|Add0~6_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[9]~9 ),
	.combout(\VGA|controller|controller_translator|mem_address[10]~10_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[10]~11 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[10]~10 .lut_mask = 16'h5A5F;
defparam \VGA|controller|controller_translator|mem_address[10]~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \VGA|controller|controller_translator|mem_address[11]~12 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[11]~12_combout  = (\VGA|controller|controller_translator|Add0~8_combout  & (\VGA|controller|controller_translator|mem_address[10]~11  $ (GND))) # (!\VGA|controller|controller_translator|Add0~8_combout  & 
// (!\VGA|controller|controller_translator|mem_address[10]~11  & VCC))
// \VGA|controller|controller_translator|mem_address[11]~13  = CARRY((\VGA|controller|controller_translator|Add0~8_combout  & !\VGA|controller|controller_translator|mem_address[10]~11 ))

	.dataa(\VGA|controller|controller_translator|Add0~8_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[10]~11 ),
	.combout(\VGA|controller|controller_translator|mem_address[11]~12_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[11]~13 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[11]~12 .lut_mask = 16'hA50A;
defparam \VGA|controller|controller_translator|mem_address[11]~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \VGA|controller|controller_translator|mem_address[12]~14 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[12]~14_combout  = (\VGA|controller|controller_translator|Add0~10_combout  & (!\VGA|controller|controller_translator|mem_address[11]~13 )) # (!\VGA|controller|controller_translator|Add0~10_combout  & 
// ((\VGA|controller|controller_translator|mem_address[11]~13 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[12]~15  = CARRY((!\VGA|controller|controller_translator|mem_address[11]~13 ) # (!\VGA|controller|controller_translator|Add0~10_combout ))

	.dataa(\VGA|controller|controller_translator|Add0~10_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[11]~13 ),
	.combout(\VGA|controller|controller_translator|mem_address[12]~14_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[12]~15 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[12]~14 .lut_mask = 16'h5A5F;
defparam \VGA|controller|controller_translator|mem_address[12]~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \VGA|controller|controller_translator|mem_address[13]~16 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[13]~16_combout  = (\VGA|controller|controller_translator|Add0~12_combout  & (\VGA|controller|controller_translator|mem_address[12]~15  $ (GND))) # (!\VGA|controller|controller_translator|Add0~12_combout  & 
// (!\VGA|controller|controller_translator|mem_address[12]~15  & VCC))
// \VGA|controller|controller_translator|mem_address[13]~17  = CARRY((\VGA|controller|controller_translator|Add0~12_combout  & !\VGA|controller|controller_translator|mem_address[12]~15 ))

	.dataa(\VGA|controller|controller_translator|Add0~12_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[12]~15 ),
	.combout(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[13]~17 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[13]~16 .lut_mask = 16'hA50A;
defparam \VGA|controller|controller_translator|mem_address[13]~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode282w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode282w[3]~0_combout  = (\VGA|controller|controller_translator|mem_address[14]~18_combout  & (!\VGA|controller|controller_translator|mem_address[12]~14_combout  & 
// !\VGA|controller|controller_translator|mem_address[13]~16_combout ))

	.dataa(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.datab(vcc),
	.datac(\VGA|controller|controller_translator|mem_address[12]~14_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode282w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode282w[3]~0 .lut_mask = 16'h000A;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode282w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode282w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode282w[3]~0_combout  = (\addressTraverser|count [14] & (!\addressTraverser|count [12] & !\addressTraverser|count [13]))

	.dataa(\addressTraverser|count [14]),
	.datab(vcc),
	.datac(\addressTraverser|count [12]),
	.datad(\addressTraverser|count [13]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode282w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode282w[3]~0 .lut_mask = 16'h000A;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode282w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \VGA|controller|xCounter[2] (
	.clk(\VGA|mypll|altpll_component|_clk0 ),
	.datain(\VGA|controller|Add0~4_combout ),
	.sdata(gnd),
	.aclr(!\resetN~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|xCounter [2]));

cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode282w[3]~1_combout ),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0 ),
	.clk1(\CLOCK_50~combout ),
	.ena0(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode282w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode282w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixelGrouper|groupedElements [2]}),
	.portbaddr({\addressTraverser|count [11],\addressTraverser|count [10],\addressTraverser|count [9],\addressTraverser|count [8],\addressTraverser|count [7],\addressTraverser|count [6],\addressTraverser|count [5],\addressTraverser|count [4],\addressTraverser|count [3],\addressTraverser|count [2],
\addressTraverser|count [1],\addressTraverser|count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .init_file = "display.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_first_address = 16384;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_last_address = 19199;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_first_address = 16384;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_last_address = 19199;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .mem_init1 = 768'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_ff \VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a[1] (
	.clk(\VGA|mypll|altpll_component|_clk0 ),
	.datain(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a [1]));

cycloneii_lcell_ff \VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a[1] (
	.clk(\VGA|mypll|altpll_component|_clk0 ),
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a [1]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1]));

cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode252w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode252w[3]~0_combout  = (\userEnable~combout  & (\readyToBeProcessed~combout  & (\addressTraverser|count [12] & !\addressTraverser|count [13])))

	.dataa(\userEnable~combout ),
	.datab(\readyToBeProcessed~combout ),
	.datac(\addressTraverser|count [12]),
	.datad(\addressTraverser|count [13]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode252w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode252w[3]~0 .lut_mask = 16'h0080;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode252w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode262w[3]~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode262w[3]~1_combout  = (!\addressTraverser|count [14] & !\encryptedImageDisplayed~reg0_regout )

	.dataa(\addressTraverser|count [14]),
	.datab(\encryptedImageDisplayed~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode262w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode262w[3]~1 .lut_mask = 16'h1111;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode262w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode252w[3]~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode252w[3]~1_combout  = (\pixelGrouper|loaded~regout  & (!\rtl~0_combout  & (\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode252w[3]~0_combout  & 
// \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode262w[3]~1_combout )))

	.dataa(\pixelGrouper|loaded~regout ),
	.datab(\rtl~0_combout ),
	.datac(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode252w[3]~0_combout ),
	.datad(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode262w[3]~1_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode252w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode252w[3]~1 .lut_mask = 16'h2000;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode252w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \VGA|controller|controller_translator|mem_address[14]~18 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[14]~18_combout  = \VGA|controller|controller_translator|Add0~14_combout  $ (\VGA|controller|controller_translator|mem_address[13]~17 )

	.dataa(\VGA|controller|controller_translator|Add0~14_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[13]~17 ),
	.combout(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[14]~18 .lut_mask = 16'h5A5A;
defparam \VGA|controller|controller_translator|mem_address[14]~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode252w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode252w [3] = (\VGA|controller|controller_translator|mem_address[12]~14_combout  & (!\VGA|controller|controller_translator|mem_address[13]~16_combout  & 
// !\VGA|controller|controller_translator|mem_address[14]~18_combout ))

	.dataa(\VGA|controller|controller_translator|mem_address[12]~14_combout ),
	.datab(vcc),
	.datac(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode252w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode252w[3] .lut_mask = 16'h000A;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode252w[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode262w[2]~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode262w[2]~1_combout  = (\addressTraverser|count [12] & (!\addressTraverser|count [13] & !\addressTraverser|count [14]))

	.dataa(\addressTraverser|count [12]),
	.datab(vcc),
	.datac(\addressTraverser|count [13]),
	.datad(\addressTraverser|count [14]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode262w[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode262w[2]~1 .lut_mask = 16'h000A;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode262w[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode252w[3]~1_combout ),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0 ),
	.clk1(\CLOCK_50~combout ),
	.ena0(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode252w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode262w[2]~1_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixelGrouper|groupedElements [2]}),
	.portbaddr({\addressTraverser|count [11],\addressTraverser|count [10],\addressTraverser|count [9],\addressTraverser|count [8],\addressTraverser|count [7],\addressTraverser|count [6],\addressTraverser|count [5],\addressTraverser|count [4],\addressTraverser|count [3],\addressTraverser|count [2],
\addressTraverser|count [1],\addressTraverser|count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .init_file = "display.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_first_address = 4096;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_first_address = 4096;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_ff \VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a[0] (
	.clk(\VGA|mypll|altpll_component|_clk0 ),
	.datain(\VGA|controller|controller_translator|mem_address[12]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a [0]));

cycloneii_lcell_ff \VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a[0] (
	.clk(\VGA|mypll|altpll_component|_clk0 ),
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a [0]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0]));

cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode235w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode235w[3]~0_combout  = (\userEnable~combout  & (\readyToBeProcessed~combout  & (!\addressTraverser|count [12] & !\addressTraverser|count [13])))

	.dataa(\userEnable~combout ),
	.datab(\readyToBeProcessed~combout ),
	.datac(\addressTraverser|count [12]),
	.datad(\addressTraverser|count [13]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode235w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode235w[3]~0 .lut_mask = 16'h0008;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode235w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode235w[3]~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode235w[3]~1_combout  = (\pixelGrouper|loaded~regout  & (!\rtl~0_combout  & (\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode235w[3]~0_combout  & 
// \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode262w[3]~1_combout )))

	.dataa(\pixelGrouper|loaded~regout ),
	.datab(\rtl~0_combout ),
	.datac(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode235w[3]~0_combout ),
	.datad(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode262w[3]~1_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode235w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode235w[3]~1 .lut_mask = 16'h2000;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode235w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode235w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode235w [3] = (!\VGA|controller|controller_translator|mem_address[12]~14_combout  & (!\VGA|controller|controller_translator|mem_address[13]~16_combout  & 
// !\VGA|controller|controller_translator|mem_address[14]~18_combout ))

	.dataa(\VGA|controller|controller_translator|mem_address[12]~14_combout ),
	.datab(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.datac(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode235w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode235w[3] .lut_mask = 16'h0101;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode235w[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode235w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode235w [3] = (!\addressTraverser|count [12] & (!\addressTraverser|count [13] & !\addressTraverser|count [14]))

	.dataa(\addressTraverser|count [12]),
	.datab(\addressTraverser|count [13]),
	.datac(\addressTraverser|count [14]),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode235w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode235w[3] .lut_mask = 16'h0101;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode235w[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode235w[3]~1_combout ),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0 ),
	.clk1(\CLOCK_50~combout ),
	.ena0(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode235w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode235w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixelGrouper|groupedElements [2]}),
	.portbaddr({\addressTraverser|count [11],\addressTraverser|count [10],\addressTraverser|count [9],\addressTraverser|count [8],\addressTraverser|count [7],\addressTraverser|count [6],\addressTraverser|count [5],\addressTraverser|count [4],\addressTraverser|count [3],\addressTraverser|count [2],
\addressTraverser|count [1],\addressTraverser|count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .init_file = "display.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~0_combout  = (\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1] & (((\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0])))) # 
// (!\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1] & ((\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0] & (\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5~portadataout )) # 
// (!\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0] & ((\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2~portadataout )))))

	.dataa(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datab(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5~portadataout ),
	.datac(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datad(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2~portadataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~0 .lut_mask = 16'hE5E0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode272w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode272w[3]~0_combout  = (\userEnable~combout  & (\readyToBeProcessed~combout  & (\addressTraverser|count [12] & \addressTraverser|count [13])))

	.dataa(\userEnable~combout ),
	.datab(\readyToBeProcessed~combout ),
	.datac(\addressTraverser|count [12]),
	.datad(\addressTraverser|count [13]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode272w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode272w[3]~0 .lut_mask = 16'h8000;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode272w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode272w[3]~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode272w[3]~1_combout  = (\pixelGrouper|loaded~regout  & (!\rtl~0_combout  & (\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode272w[3]~0_combout  & 
// \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode262w[3]~1_combout )))

	.dataa(\pixelGrouper|loaded~regout ),
	.datab(\rtl~0_combout ),
	.datac(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode272w[3]~0_combout ),
	.datad(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode262w[3]~1_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode272w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode272w[3]~1 .lut_mask = 16'h2000;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode272w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode272w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode272w [3] = (\VGA|controller|controller_translator|mem_address[12]~14_combout  & (\VGA|controller|controller_translator|mem_address[13]~16_combout  & 
// !\VGA|controller|controller_translator|mem_address[14]~18_combout ))

	.dataa(\VGA|controller|controller_translator|mem_address[12]~14_combout ),
	.datab(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.datac(vcc),
	.datad(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode272w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode272w[3] .lut_mask = 16'h0088;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode272w[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode262w[2]~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode262w[2]~2_combout  = (\addressTraverser|count [12] & (\addressTraverser|count [13] & !\addressTraverser|count [14]))

	.dataa(\addressTraverser|count [12]),
	.datab(\addressTraverser|count [13]),
	.datac(vcc),
	.datad(\addressTraverser|count [14]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode262w[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode262w[2]~2 .lut_mask = 16'h0088;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode262w[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode272w[3]~1_combout ),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0 ),
	.clk1(\CLOCK_50~combout ),
	.ena0(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode272w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode262w[2]~2_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixelGrouper|groupedElements [2]}),
	.portbaddr({\addressTraverser|count [11],\addressTraverser|count [10],\addressTraverser|count [9],\addressTraverser|count [8],\addressTraverser|count [7],\addressTraverser|count [6],\addressTraverser|count [5],\addressTraverser|count [4],\addressTraverser|count [3],\addressTraverser|count [2],
\addressTraverser|count [1],\addressTraverser|count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .init_file = "display.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_first_address = 12288;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_last_address = 16383;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_first_address = 12288;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_last_address = 16383;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~1_combout  = (\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1] & ((\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~0_combout  & 
// ((\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11~portadataout ))) # (!\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~0_combout  & (\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8~portadataout )))) # 
// (!\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1] & (((\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~0_combout ))))

	.dataa(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8~portadataout ),
	.datab(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datac(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~0_combout ),
	.datad(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11~portadataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~1 .lut_mask = 16'hF838;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a[2] (
	.clk(\VGA|mypll|altpll_component|_clk0 ),
	.datain(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a [2]));

cycloneii_lcell_ff \VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a[2] (
	.clk(\VGA|mypll|altpll_component|_clk0 ),
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a [2]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [2]));

cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result2w~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result2w~0_combout  = (\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [2] & (\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14~portadataout )) # 
// (!\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [2] & ((\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~1_combout )))

	.dataa(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14~portadataout ),
	.datab(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~1_combout ),
	.datac(vcc),
	.datad(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result2w~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result2w~0 .lut_mask = 16'hAACC;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result2w~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode282w[3]~1_combout ),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0 ),
	.clk1(\CLOCK_50~combout ),
	.ena0(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode282w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode282w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixelGrouper|groupedElements [1]}),
	.portbaddr({\addressTraverser|count [11],\addressTraverser|count [10],\addressTraverser|count [9],\addressTraverser|count [8],\addressTraverser|count [7],\addressTraverser|count [6],\addressTraverser|count [5],\addressTraverser|count [4],\addressTraverser|count [3],\addressTraverser|count [2],
\addressTraverser|count [1],\addressTraverser|count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .init_file = "display.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_first_address = 16384;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_last_address = 19199;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_first_address = 16384;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_last_address = 19199;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .mem_init1 = 768'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode262w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode262w[3]~0_combout  = (\userEnable~combout  & (\readyToBeProcessed~combout  & (\addressTraverser|count [13] & !\addressTraverser|count [12])))

	.dataa(\userEnable~combout ),
	.datab(\readyToBeProcessed~combout ),
	.datac(\addressTraverser|count [13]),
	.datad(\addressTraverser|count [12]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode262w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode262w[3]~0 .lut_mask = 16'h0080;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode262w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode262w[3]~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode262w[3]~2_combout  = (\pixelGrouper|loaded~regout  & (!\rtl~0_combout  & (\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode262w[3]~0_combout  & 
// \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode262w[3]~1_combout )))

	.dataa(\pixelGrouper|loaded~regout ),
	.datab(\rtl~0_combout ),
	.datac(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode262w[3]~0_combout ),
	.datad(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode262w[3]~1_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode262w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode262w[3]~2 .lut_mask = 16'h2000;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode262w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode262w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode262w [3] = (\VGA|controller|controller_translator|mem_address[13]~16_combout  & (!\VGA|controller|controller_translator|mem_address[12]~14_combout  & 
// !\VGA|controller|controller_translator|mem_address[14]~18_combout ))

	.dataa(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.datab(vcc),
	.datac(\VGA|controller|controller_translator|mem_address[12]~14_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode262w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode262w[3] .lut_mask = 16'h000A;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode262w[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode262w[2]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode262w[2]~0_combout  = (\addressTraverser|count [13] & (!\addressTraverser|count [12] & !\addressTraverser|count [14]))

	.dataa(\addressTraverser|count [13]),
	.datab(vcc),
	.datac(\addressTraverser|count [12]),
	.datad(\addressTraverser|count [14]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode262w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode262w[2]~0 .lut_mask = 16'h000A;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode262w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode262w[3]~2_combout ),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0 ),
	.clk1(\CLOCK_50~combout ),
	.ena0(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode262w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode262w[2]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixelGrouper|groupedElements [1]}),
	.portbaddr({\addressTraverser|count [11],\addressTraverser|count [10],\addressTraverser|count [9],\addressTraverser|count [8],\addressTraverser|count [7],\addressTraverser|count [6],\addressTraverser|count [5],\addressTraverser|count [4],\addressTraverser|count [3],\addressTraverser|count [2],
\addressTraverser|count [1],\addressTraverser|count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .init_file = "display.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_first_address = 8192;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_last_address = 12287;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_first_address = 8192;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_last_address = 12287;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode235w[3]~1_combout ),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0 ),
	.clk1(\CLOCK_50~combout ),
	.ena0(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode235w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode235w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixelGrouper|groupedElements [1]}),
	.portbaddr({\addressTraverser|count [11],\addressTraverser|count [10],\addressTraverser|count [9],\addressTraverser|count [8],\addressTraverser|count [7],\addressTraverser|count [6],\addressTraverser|count [5],\addressTraverser|count [4],\addressTraverser|count [3],\addressTraverser|count [2],
\addressTraverser|count [1],\addressTraverser|count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .init_file = "display.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~0_combout  = (\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0] & (((\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1])))) # 
// (!\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0] & ((\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1] & (\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7~portadataout )) # 
// (!\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1] & ((\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1~portadataout )))))

	.dataa(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datab(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7~portadataout ),
	.datac(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datad(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1~portadataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~0 .lut_mask = 16'hE5E0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode272w[3]~1_combout ),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0 ),
	.clk1(\CLOCK_50~combout ),
	.ena0(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode272w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode262w[2]~2_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixelGrouper|groupedElements [1]}),
	.portbaddr({\addressTraverser|count [11],\addressTraverser|count [10],\addressTraverser|count [9],\addressTraverser|count [8],\addressTraverser|count [7],\addressTraverser|count [6],\addressTraverser|count [5],\addressTraverser|count [4],\addressTraverser|count [3],\addressTraverser|count [2],
\addressTraverser|count [1],\addressTraverser|count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .init_file = "display.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_first_address = 12288;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_last_address = 16383;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_first_address = 12288;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_last_address = 16383;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~1_combout  = (\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0] & ((\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~0_combout  & 
// ((\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10~portadataout ))) # (!\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~0_combout  & (\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4~portadataout )))) # 
// (!\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0] & (((\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~0_combout ))))

	.dataa(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4~portadataout ),
	.datab(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datac(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~0_combout ),
	.datad(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10~portadataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~1 .lut_mask = 16'hF838;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result1w~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result1w~0_combout  = (\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [2] & (\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13~portadataout )) # 
// (!\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [2] & ((\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~1_combout )))

	.dataa(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13~portadataout ),
	.datab(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~1_combout ),
	.datac(vcc),
	.datad(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result1w~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result1w~0 .lut_mask = 16'hAACC;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result1w~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode282w[3]~1_combout ),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0 ),
	.clk1(\CLOCK_50~combout ),
	.ena0(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode282w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode282w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixelGrouper|groupedElements [0]}),
	.portbaddr({\addressTraverser|count [11],\addressTraverser|count [10],\addressTraverser|count [9],\addressTraverser|count [8],\addressTraverser|count [7],\addressTraverser|count [6],\addressTraverser|count [5],\addressTraverser|count [4],\addressTraverser|count [3],\addressTraverser|count [2],
\addressTraverser|count [1],\addressTraverser|count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .init_file = "display.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_first_address = 16384;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_last_address = 19199;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_first_address = 16384;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_last_address = 19199;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .mem_init1 = 768'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode252w[3]~1_combout ),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0 ),
	.clk1(\CLOCK_50~combout ),
	.ena0(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode252w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode262w[2]~1_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixelGrouper|groupedElements [0]}),
	.portbaddr({\addressTraverser|count [11],\addressTraverser|count [10],\addressTraverser|count [9],\addressTraverser|count [8],\addressTraverser|count [7],\addressTraverser|count [6],\addressTraverser|count [5],\addressTraverser|count [4],\addressTraverser|count [3],\addressTraverser|count [2],
\addressTraverser|count [1],\addressTraverser|count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .init_file = "display.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_first_address = 4096;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_first_address = 4096;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode235w[3]~1_combout ),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0 ),
	.clk1(\CLOCK_50~combout ),
	.ena0(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode235w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode235w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixelGrouper|groupedElements [0]}),
	.portbaddr({\addressTraverser|count [11],\addressTraverser|count [10],\addressTraverser|count [9],\addressTraverser|count [8],\addressTraverser|count [7],\addressTraverser|count [6],\addressTraverser|count [5],\addressTraverser|count [4],\addressTraverser|count [3],\addressTraverser|count [2],
\addressTraverser|count [1],\addressTraverser|count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .init_file = "display.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~0_combout  = (\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1] & (((\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0])))) # 
// (!\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1] & ((\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0] & (\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3~portadataout )) # 
// (!\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0] & ((\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0~portadataout )))))

	.dataa(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datab(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3~portadataout ),
	.datac(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datad(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0~portadataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~0 .lut_mask = 16'hE5E0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode272w[3]~1_combout ),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0 ),
	.clk1(\CLOCK_50~combout ),
	.ena0(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode272w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode262w[2]~2_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixelGrouper|groupedElements [0]}),
	.portbaddr({\addressTraverser|count [11],\addressTraverser|count [10],\addressTraverser|count [9],\addressTraverser|count [8],\addressTraverser|count [7],\addressTraverser|count [6],\addressTraverser|count [5],\addressTraverser|count [4],\addressTraverser|count [3],\addressTraverser|count [2],
\addressTraverser|count [1],\addressTraverser|count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .init_file = "display.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_first_address = 12288;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_last_address = 16383;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_first_address = 12288;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_last_address = 16383;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~1_combout  = (\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1] & ((\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~0_combout  & 
// ((\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9~portadataout ))) # (!\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~0_combout  & (\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6~portadataout )))) # 
// (!\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1] & (((\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~0_combout ))))

	.dataa(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6~portadataout ),
	.datab(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datac(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~0_combout ),
	.datad(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9~portadataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~1 .lut_mask = 16'hF838;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result0w~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result0w~0_combout  = (\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [2] & (\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12~portadataout )) # 
// (!\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [2] & ((\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~1_combout )))

	.dataa(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12~portadataout ),
	.datab(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~1_combout ),
	.datac(vcc),
	.datad(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result0w~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result0w~0 .lut_mask = 16'hAACC;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result0w~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \processed~I (
	.datain(\rtl~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(processed));
// synopsys translate_off
defparam \processed~I .input_async_reset = "none";
defparam \processed~I .input_power_up = "low";
defparam \processed~I .input_register_mode = "none";
defparam \processed~I .input_sync_reset = "none";
defparam \processed~I .oe_async_reset = "none";
defparam \processed~I .oe_power_up = "low";
defparam \processed~I .oe_register_mode = "none";
defparam \processed~I .oe_sync_reset = "none";
defparam \processed~I .operation_mode = "output";
defparam \processed~I .output_async_reset = "none";
defparam \processed~I .output_power_up = "low";
defparam \processed~I .output_register_mode = "none";
defparam \processed~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \pixel[0]~I (
	.datain(\pixelGrouper|groupedElements [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pixel[0]));
// synopsys translate_off
defparam \pixel[0]~I .input_async_reset = "none";
defparam \pixel[0]~I .input_power_up = "low";
defparam \pixel[0]~I .input_register_mode = "none";
defparam \pixel[0]~I .input_sync_reset = "none";
defparam \pixel[0]~I .oe_async_reset = "none";
defparam \pixel[0]~I .oe_power_up = "low";
defparam \pixel[0]~I .oe_register_mode = "none";
defparam \pixel[0]~I .oe_sync_reset = "none";
defparam \pixel[0]~I .operation_mode = "output";
defparam \pixel[0]~I .output_async_reset = "none";
defparam \pixel[0]~I .output_power_up = "low";
defparam \pixel[0]~I .output_register_mode = "none";
defparam \pixel[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \pixel[1]~I (
	.datain(\pixelGrouper|groupedElements [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pixel[1]));
// synopsys translate_off
defparam \pixel[1]~I .input_async_reset = "none";
defparam \pixel[1]~I .input_power_up = "low";
defparam \pixel[1]~I .input_register_mode = "none";
defparam \pixel[1]~I .input_sync_reset = "none";
defparam \pixel[1]~I .oe_async_reset = "none";
defparam \pixel[1]~I .oe_power_up = "low";
defparam \pixel[1]~I .oe_register_mode = "none";
defparam \pixel[1]~I .oe_sync_reset = "none";
defparam \pixel[1]~I .operation_mode = "output";
defparam \pixel[1]~I .output_async_reset = "none";
defparam \pixel[1]~I .output_power_up = "low";
defparam \pixel[1]~I .output_register_mode = "none";
defparam \pixel[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \pixel[2]~I (
	.datain(\pixelGrouper|groupedElements [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pixel[2]));
// synopsys translate_off
defparam \pixel[2]~I .input_async_reset = "none";
defparam \pixel[2]~I .input_power_up = "low";
defparam \pixel[2]~I .input_register_mode = "none";
defparam \pixel[2]~I .input_sync_reset = "none";
defparam \pixel[2]~I .oe_async_reset = "none";
defparam \pixel[2]~I .oe_power_up = "low";
defparam \pixel[2]~I .oe_register_mode = "none";
defparam \pixel[2]~I .oe_sync_reset = "none";
defparam \pixel[2]~I .operation_mode = "output";
defparam \pixel[2]~I .output_async_reset = "none";
defparam \pixel[2]~I .output_power_up = "low";
defparam \pixel[2]~I .output_register_mode = "none";
defparam \pixel[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \writeEnable~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(writeEnable));
// synopsys translate_off
defparam \writeEnable~I .input_async_reset = "none";
defparam \writeEnable~I .input_power_up = "low";
defparam \writeEnable~I .input_register_mode = "none";
defparam \writeEnable~I .input_sync_reset = "none";
defparam \writeEnable~I .oe_async_reset = "none";
defparam \writeEnable~I .oe_power_up = "low";
defparam \writeEnable~I .oe_register_mode = "none";
defparam \writeEnable~I .oe_sync_reset = "none";
defparam \writeEnable~I .operation_mode = "output";
defparam \writeEnable~I .output_async_reset = "none";
defparam \writeEnable~I .output_power_up = "low";
defparam \writeEnable~I .output_register_mode = "none";
defparam \writeEnable~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \encryptedImageDisplayed~I (
	.datain(\encryptedImageDisplayed~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(encryptedImageDisplayed));
// synopsys translate_off
defparam \encryptedImageDisplayed~I .input_async_reset = "none";
defparam \encryptedImageDisplayed~I .input_power_up = "low";
defparam \encryptedImageDisplayed~I .input_register_mode = "none";
defparam \encryptedImageDisplayed~I .input_sync_reset = "none";
defparam \encryptedImageDisplayed~I .oe_async_reset = "none";
defparam \encryptedImageDisplayed~I .oe_power_up = "low";
defparam \encryptedImageDisplayed~I .oe_register_mode = "none";
defparam \encryptedImageDisplayed~I .oe_sync_reset = "none";
defparam \encryptedImageDisplayed~I .operation_mode = "output";
defparam \encryptedImageDisplayed~I .output_async_reset = "none";
defparam \encryptedImageDisplayed~I .output_power_up = "low";
defparam \encryptedImageDisplayed~I .output_register_mode = "none";
defparam \encryptedImageDisplayed~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \VGAmemAddress[0]~I (
	.datain(\addressTraverser|count [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGAmemAddress[0]));
// synopsys translate_off
defparam \VGAmemAddress[0]~I .input_async_reset = "none";
defparam \VGAmemAddress[0]~I .input_power_up = "low";
defparam \VGAmemAddress[0]~I .input_register_mode = "none";
defparam \VGAmemAddress[0]~I .input_sync_reset = "none";
defparam \VGAmemAddress[0]~I .oe_async_reset = "none";
defparam \VGAmemAddress[0]~I .oe_power_up = "low";
defparam \VGAmemAddress[0]~I .oe_register_mode = "none";
defparam \VGAmemAddress[0]~I .oe_sync_reset = "none";
defparam \VGAmemAddress[0]~I .operation_mode = "output";
defparam \VGAmemAddress[0]~I .output_async_reset = "none";
defparam \VGAmemAddress[0]~I .output_power_up = "low";
defparam \VGAmemAddress[0]~I .output_register_mode = "none";
defparam \VGAmemAddress[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \VGAmemAddress[1]~I (
	.datain(\addressTraverser|count [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGAmemAddress[1]));
// synopsys translate_off
defparam \VGAmemAddress[1]~I .input_async_reset = "none";
defparam \VGAmemAddress[1]~I .input_power_up = "low";
defparam \VGAmemAddress[1]~I .input_register_mode = "none";
defparam \VGAmemAddress[1]~I .input_sync_reset = "none";
defparam \VGAmemAddress[1]~I .oe_async_reset = "none";
defparam \VGAmemAddress[1]~I .oe_power_up = "low";
defparam \VGAmemAddress[1]~I .oe_register_mode = "none";
defparam \VGAmemAddress[1]~I .oe_sync_reset = "none";
defparam \VGAmemAddress[1]~I .operation_mode = "output";
defparam \VGAmemAddress[1]~I .output_async_reset = "none";
defparam \VGAmemAddress[1]~I .output_power_up = "low";
defparam \VGAmemAddress[1]~I .output_register_mode = "none";
defparam \VGAmemAddress[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \VGAmemAddress[2]~I (
	.datain(\addressTraverser|count [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGAmemAddress[2]));
// synopsys translate_off
defparam \VGAmemAddress[2]~I .input_async_reset = "none";
defparam \VGAmemAddress[2]~I .input_power_up = "low";
defparam \VGAmemAddress[2]~I .input_register_mode = "none";
defparam \VGAmemAddress[2]~I .input_sync_reset = "none";
defparam \VGAmemAddress[2]~I .oe_async_reset = "none";
defparam \VGAmemAddress[2]~I .oe_power_up = "low";
defparam \VGAmemAddress[2]~I .oe_register_mode = "none";
defparam \VGAmemAddress[2]~I .oe_sync_reset = "none";
defparam \VGAmemAddress[2]~I .operation_mode = "output";
defparam \VGAmemAddress[2]~I .output_async_reset = "none";
defparam \VGAmemAddress[2]~I .output_power_up = "low";
defparam \VGAmemAddress[2]~I .output_register_mode = "none";
defparam \VGAmemAddress[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \VGAmemAddress[3]~I (
	.datain(\addressTraverser|count [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGAmemAddress[3]));
// synopsys translate_off
defparam \VGAmemAddress[3]~I .input_async_reset = "none";
defparam \VGAmemAddress[3]~I .input_power_up = "low";
defparam \VGAmemAddress[3]~I .input_register_mode = "none";
defparam \VGAmemAddress[3]~I .input_sync_reset = "none";
defparam \VGAmemAddress[3]~I .oe_async_reset = "none";
defparam \VGAmemAddress[3]~I .oe_power_up = "low";
defparam \VGAmemAddress[3]~I .oe_register_mode = "none";
defparam \VGAmemAddress[3]~I .oe_sync_reset = "none";
defparam \VGAmemAddress[3]~I .operation_mode = "output";
defparam \VGAmemAddress[3]~I .output_async_reset = "none";
defparam \VGAmemAddress[3]~I .output_power_up = "low";
defparam \VGAmemAddress[3]~I .output_register_mode = "none";
defparam \VGAmemAddress[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \VGAmemAddress[4]~I (
	.datain(\addressTraverser|count [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGAmemAddress[4]));
// synopsys translate_off
defparam \VGAmemAddress[4]~I .input_async_reset = "none";
defparam \VGAmemAddress[4]~I .input_power_up = "low";
defparam \VGAmemAddress[4]~I .input_register_mode = "none";
defparam \VGAmemAddress[4]~I .input_sync_reset = "none";
defparam \VGAmemAddress[4]~I .oe_async_reset = "none";
defparam \VGAmemAddress[4]~I .oe_power_up = "low";
defparam \VGAmemAddress[4]~I .oe_register_mode = "none";
defparam \VGAmemAddress[4]~I .oe_sync_reset = "none";
defparam \VGAmemAddress[4]~I .operation_mode = "output";
defparam \VGAmemAddress[4]~I .output_async_reset = "none";
defparam \VGAmemAddress[4]~I .output_power_up = "low";
defparam \VGAmemAddress[4]~I .output_register_mode = "none";
defparam \VGAmemAddress[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \VGAmemAddress[5]~I (
	.datain(\addressTraverser|count [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGAmemAddress[5]));
// synopsys translate_off
defparam \VGAmemAddress[5]~I .input_async_reset = "none";
defparam \VGAmemAddress[5]~I .input_power_up = "low";
defparam \VGAmemAddress[5]~I .input_register_mode = "none";
defparam \VGAmemAddress[5]~I .input_sync_reset = "none";
defparam \VGAmemAddress[5]~I .oe_async_reset = "none";
defparam \VGAmemAddress[5]~I .oe_power_up = "low";
defparam \VGAmemAddress[5]~I .oe_register_mode = "none";
defparam \VGAmemAddress[5]~I .oe_sync_reset = "none";
defparam \VGAmemAddress[5]~I .operation_mode = "output";
defparam \VGAmemAddress[5]~I .output_async_reset = "none";
defparam \VGAmemAddress[5]~I .output_power_up = "low";
defparam \VGAmemAddress[5]~I .output_register_mode = "none";
defparam \VGAmemAddress[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \VGAmemAddress[6]~I (
	.datain(\addressTraverser|count [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGAmemAddress[6]));
// synopsys translate_off
defparam \VGAmemAddress[6]~I .input_async_reset = "none";
defparam \VGAmemAddress[6]~I .input_power_up = "low";
defparam \VGAmemAddress[6]~I .input_register_mode = "none";
defparam \VGAmemAddress[6]~I .input_sync_reset = "none";
defparam \VGAmemAddress[6]~I .oe_async_reset = "none";
defparam \VGAmemAddress[6]~I .oe_power_up = "low";
defparam \VGAmemAddress[6]~I .oe_register_mode = "none";
defparam \VGAmemAddress[6]~I .oe_sync_reset = "none";
defparam \VGAmemAddress[6]~I .operation_mode = "output";
defparam \VGAmemAddress[6]~I .output_async_reset = "none";
defparam \VGAmemAddress[6]~I .output_power_up = "low";
defparam \VGAmemAddress[6]~I .output_register_mode = "none";
defparam \VGAmemAddress[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \VGAmemAddress[7]~I (
	.datain(\addressTraverser|count [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGAmemAddress[7]));
// synopsys translate_off
defparam \VGAmemAddress[7]~I .input_async_reset = "none";
defparam \VGAmemAddress[7]~I .input_power_up = "low";
defparam \VGAmemAddress[7]~I .input_register_mode = "none";
defparam \VGAmemAddress[7]~I .input_sync_reset = "none";
defparam \VGAmemAddress[7]~I .oe_async_reset = "none";
defparam \VGAmemAddress[7]~I .oe_power_up = "low";
defparam \VGAmemAddress[7]~I .oe_register_mode = "none";
defparam \VGAmemAddress[7]~I .oe_sync_reset = "none";
defparam \VGAmemAddress[7]~I .operation_mode = "output";
defparam \VGAmemAddress[7]~I .output_async_reset = "none";
defparam \VGAmemAddress[7]~I .output_power_up = "low";
defparam \VGAmemAddress[7]~I .output_register_mode = "none";
defparam \VGAmemAddress[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \VGAmemAddress[8]~I (
	.datain(\addressTraverser|count [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGAmemAddress[8]));
// synopsys translate_off
defparam \VGAmemAddress[8]~I .input_async_reset = "none";
defparam \VGAmemAddress[8]~I .input_power_up = "low";
defparam \VGAmemAddress[8]~I .input_register_mode = "none";
defparam \VGAmemAddress[8]~I .input_sync_reset = "none";
defparam \VGAmemAddress[8]~I .oe_async_reset = "none";
defparam \VGAmemAddress[8]~I .oe_power_up = "low";
defparam \VGAmemAddress[8]~I .oe_register_mode = "none";
defparam \VGAmemAddress[8]~I .oe_sync_reset = "none";
defparam \VGAmemAddress[8]~I .operation_mode = "output";
defparam \VGAmemAddress[8]~I .output_async_reset = "none";
defparam \VGAmemAddress[8]~I .output_power_up = "low";
defparam \VGAmemAddress[8]~I .output_register_mode = "none";
defparam \VGAmemAddress[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \VGAmemAddress[9]~I (
	.datain(\addressTraverser|count [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGAmemAddress[9]));
// synopsys translate_off
defparam \VGAmemAddress[9]~I .input_async_reset = "none";
defparam \VGAmemAddress[9]~I .input_power_up = "low";
defparam \VGAmemAddress[9]~I .input_register_mode = "none";
defparam \VGAmemAddress[9]~I .input_sync_reset = "none";
defparam \VGAmemAddress[9]~I .oe_async_reset = "none";
defparam \VGAmemAddress[9]~I .oe_power_up = "low";
defparam \VGAmemAddress[9]~I .oe_register_mode = "none";
defparam \VGAmemAddress[9]~I .oe_sync_reset = "none";
defparam \VGAmemAddress[9]~I .operation_mode = "output";
defparam \VGAmemAddress[9]~I .output_async_reset = "none";
defparam \VGAmemAddress[9]~I .output_power_up = "low";
defparam \VGAmemAddress[9]~I .output_register_mode = "none";
defparam \VGAmemAddress[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \VGAmemAddress[10]~I (
	.datain(\addressTraverser|count [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGAmemAddress[10]));
// synopsys translate_off
defparam \VGAmemAddress[10]~I .input_async_reset = "none";
defparam \VGAmemAddress[10]~I .input_power_up = "low";
defparam \VGAmemAddress[10]~I .input_register_mode = "none";
defparam \VGAmemAddress[10]~I .input_sync_reset = "none";
defparam \VGAmemAddress[10]~I .oe_async_reset = "none";
defparam \VGAmemAddress[10]~I .oe_power_up = "low";
defparam \VGAmemAddress[10]~I .oe_register_mode = "none";
defparam \VGAmemAddress[10]~I .oe_sync_reset = "none";
defparam \VGAmemAddress[10]~I .operation_mode = "output";
defparam \VGAmemAddress[10]~I .output_async_reset = "none";
defparam \VGAmemAddress[10]~I .output_power_up = "low";
defparam \VGAmemAddress[10]~I .output_register_mode = "none";
defparam \VGAmemAddress[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \VGAmemAddress[11]~I (
	.datain(\addressTraverser|count [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGAmemAddress[11]));
// synopsys translate_off
defparam \VGAmemAddress[11]~I .input_async_reset = "none";
defparam \VGAmemAddress[11]~I .input_power_up = "low";
defparam \VGAmemAddress[11]~I .input_register_mode = "none";
defparam \VGAmemAddress[11]~I .input_sync_reset = "none";
defparam \VGAmemAddress[11]~I .oe_async_reset = "none";
defparam \VGAmemAddress[11]~I .oe_power_up = "low";
defparam \VGAmemAddress[11]~I .oe_register_mode = "none";
defparam \VGAmemAddress[11]~I .oe_sync_reset = "none";
defparam \VGAmemAddress[11]~I .operation_mode = "output";
defparam \VGAmemAddress[11]~I .output_async_reset = "none";
defparam \VGAmemAddress[11]~I .output_power_up = "low";
defparam \VGAmemAddress[11]~I .output_register_mode = "none";
defparam \VGAmemAddress[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \VGAmemAddress[12]~I (
	.datain(\addressTraverser|count [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGAmemAddress[12]));
// synopsys translate_off
defparam \VGAmemAddress[12]~I .input_async_reset = "none";
defparam \VGAmemAddress[12]~I .input_power_up = "low";
defparam \VGAmemAddress[12]~I .input_register_mode = "none";
defparam \VGAmemAddress[12]~I .input_sync_reset = "none";
defparam \VGAmemAddress[12]~I .oe_async_reset = "none";
defparam \VGAmemAddress[12]~I .oe_power_up = "low";
defparam \VGAmemAddress[12]~I .oe_register_mode = "none";
defparam \VGAmemAddress[12]~I .oe_sync_reset = "none";
defparam \VGAmemAddress[12]~I .operation_mode = "output";
defparam \VGAmemAddress[12]~I .output_async_reset = "none";
defparam \VGAmemAddress[12]~I .output_power_up = "low";
defparam \VGAmemAddress[12]~I .output_register_mode = "none";
defparam \VGAmemAddress[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \VGAmemAddress[13]~I (
	.datain(\addressTraverser|count [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGAmemAddress[13]));
// synopsys translate_off
defparam \VGAmemAddress[13]~I .input_async_reset = "none";
defparam \VGAmemAddress[13]~I .input_power_up = "low";
defparam \VGAmemAddress[13]~I .input_register_mode = "none";
defparam \VGAmemAddress[13]~I .input_sync_reset = "none";
defparam \VGAmemAddress[13]~I .oe_async_reset = "none";
defparam \VGAmemAddress[13]~I .oe_power_up = "low";
defparam \VGAmemAddress[13]~I .oe_register_mode = "none";
defparam \VGAmemAddress[13]~I .oe_sync_reset = "none";
defparam \VGAmemAddress[13]~I .operation_mode = "output";
defparam \VGAmemAddress[13]~I .output_async_reset = "none";
defparam \VGAmemAddress[13]~I .output_power_up = "low";
defparam \VGAmemAddress[13]~I .output_register_mode = "none";
defparam \VGAmemAddress[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \VGAmemAddress[14]~I (
	.datain(\addressTraverser|count [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGAmemAddress[14]));
// synopsys translate_off
defparam \VGAmemAddress[14]~I .input_async_reset = "none";
defparam \VGAmemAddress[14]~I .input_power_up = "low";
defparam \VGAmemAddress[14]~I .input_register_mode = "none";
defparam \VGAmemAddress[14]~I .input_sync_reset = "none";
defparam \VGAmemAddress[14]~I .oe_async_reset = "none";
defparam \VGAmemAddress[14]~I .oe_power_up = "low";
defparam \VGAmemAddress[14]~I .oe_register_mode = "none";
defparam \VGAmemAddress[14]~I .oe_sync_reset = "none";
defparam \VGAmemAddress[14]~I .operation_mode = "output";
defparam \VGAmemAddress[14]~I .output_async_reset = "none";
defparam \VGAmemAddress[14]~I .output_power_up = "low";
defparam \VGAmemAddress[14]~I .output_register_mode = "none";
defparam \VGAmemAddress[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \VGAmemAddress[15]~I (
	.datain(\addressTraverser|count [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGAmemAddress[15]));
// synopsys translate_off
defparam \VGAmemAddress[15]~I .input_async_reset = "none";
defparam \VGAmemAddress[15]~I .input_power_up = "low";
defparam \VGAmemAddress[15]~I .input_register_mode = "none";
defparam \VGAmemAddress[15]~I .input_sync_reset = "none";
defparam \VGAmemAddress[15]~I .oe_async_reset = "none";
defparam \VGAmemAddress[15]~I .oe_power_up = "low";
defparam \VGAmemAddress[15]~I .oe_register_mode = "none";
defparam \VGAmemAddress[15]~I .oe_sync_reset = "none";
defparam \VGAmemAddress[15]~I .operation_mode = "output";
defparam \VGAmemAddress[15]~I .output_async_reset = "none";
defparam \VGAmemAddress[15]~I .output_power_up = "low";
defparam \VGAmemAddress[15]~I .output_register_mode = "none";
defparam \VGAmemAddress[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \LEDR[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[0]));
// synopsys translate_off
defparam \LEDR[0]~I .input_async_reset = "none";
defparam \LEDR[0]~I .input_power_up = "low";
defparam \LEDR[0]~I .input_register_mode = "none";
defparam \LEDR[0]~I .input_sync_reset = "none";
defparam \LEDR[0]~I .oe_async_reset = "none";
defparam \LEDR[0]~I .oe_power_up = "low";
defparam \LEDR[0]~I .oe_register_mode = "none";
defparam \LEDR[0]~I .oe_sync_reset = "none";
defparam \LEDR[0]~I .operation_mode = "output";
defparam \LEDR[0]~I .output_async_reset = "none";
defparam \LEDR[0]~I .output_power_up = "low";
defparam \LEDR[0]~I .output_register_mode = "none";
defparam \LEDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \LEDR[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[1]));
// synopsys translate_off
defparam \LEDR[1]~I .input_async_reset = "none";
defparam \LEDR[1]~I .input_power_up = "low";
defparam \LEDR[1]~I .input_register_mode = "none";
defparam \LEDR[1]~I .input_sync_reset = "none";
defparam \LEDR[1]~I .oe_async_reset = "none";
defparam \LEDR[1]~I .oe_power_up = "low";
defparam \LEDR[1]~I .oe_register_mode = "none";
defparam \LEDR[1]~I .oe_sync_reset = "none";
defparam \LEDR[1]~I .operation_mode = "output";
defparam \LEDR[1]~I .output_async_reset = "none";
defparam \LEDR[1]~I .output_power_up = "low";
defparam \LEDR[1]~I .output_register_mode = "none";
defparam \LEDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \LEDR[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[2]));
// synopsys translate_off
defparam \LEDR[2]~I .input_async_reset = "none";
defparam \LEDR[2]~I .input_power_up = "low";
defparam \LEDR[2]~I .input_register_mode = "none";
defparam \LEDR[2]~I .input_sync_reset = "none";
defparam \LEDR[2]~I .oe_async_reset = "none";
defparam \LEDR[2]~I .oe_power_up = "low";
defparam \LEDR[2]~I .oe_register_mode = "none";
defparam \LEDR[2]~I .oe_sync_reset = "none";
defparam \LEDR[2]~I .operation_mode = "output";
defparam \LEDR[2]~I .output_async_reset = "none";
defparam \LEDR[2]~I .output_power_up = "low";
defparam \LEDR[2]~I .output_register_mode = "none";
defparam \LEDR[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \LEDR[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[3]));
// synopsys translate_off
defparam \LEDR[3]~I .input_async_reset = "none";
defparam \LEDR[3]~I .input_power_up = "low";
defparam \LEDR[3]~I .input_register_mode = "none";
defparam \LEDR[3]~I .input_sync_reset = "none";
defparam \LEDR[3]~I .oe_async_reset = "none";
defparam \LEDR[3]~I .oe_power_up = "low";
defparam \LEDR[3]~I .oe_register_mode = "none";
defparam \LEDR[3]~I .oe_sync_reset = "none";
defparam \LEDR[3]~I .operation_mode = "output";
defparam \LEDR[3]~I .output_async_reset = "none";
defparam \LEDR[3]~I .output_power_up = "low";
defparam \LEDR[3]~I .output_register_mode = "none";
defparam \LEDR[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \LEDR[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[4]));
// synopsys translate_off
defparam \LEDR[4]~I .input_async_reset = "none";
defparam \LEDR[4]~I .input_power_up = "low";
defparam \LEDR[4]~I .input_register_mode = "none";
defparam \LEDR[4]~I .input_sync_reset = "none";
defparam \LEDR[4]~I .oe_async_reset = "none";
defparam \LEDR[4]~I .oe_power_up = "low";
defparam \LEDR[4]~I .oe_register_mode = "none";
defparam \LEDR[4]~I .oe_sync_reset = "none";
defparam \LEDR[4]~I .operation_mode = "output";
defparam \LEDR[4]~I .output_async_reset = "none";
defparam \LEDR[4]~I .output_power_up = "low";
defparam \LEDR[4]~I .output_register_mode = "none";
defparam \LEDR[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \LEDR[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[5]));
// synopsys translate_off
defparam \LEDR[5]~I .input_async_reset = "none";
defparam \LEDR[5]~I .input_power_up = "low";
defparam \LEDR[5]~I .input_register_mode = "none";
defparam \LEDR[5]~I .input_sync_reset = "none";
defparam \LEDR[5]~I .oe_async_reset = "none";
defparam \LEDR[5]~I .oe_power_up = "low";
defparam \LEDR[5]~I .oe_register_mode = "none";
defparam \LEDR[5]~I .oe_sync_reset = "none";
defparam \LEDR[5]~I .operation_mode = "output";
defparam \LEDR[5]~I .output_async_reset = "none";
defparam \LEDR[5]~I .output_power_up = "low";
defparam \LEDR[5]~I .output_register_mode = "none";
defparam \LEDR[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \LEDR[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[6]));
// synopsys translate_off
defparam \LEDR[6]~I .input_async_reset = "none";
defparam \LEDR[6]~I .input_power_up = "low";
defparam \LEDR[6]~I .input_register_mode = "none";
defparam \LEDR[6]~I .input_sync_reset = "none";
defparam \LEDR[6]~I .oe_async_reset = "none";
defparam \LEDR[6]~I .oe_power_up = "low";
defparam \LEDR[6]~I .oe_register_mode = "none";
defparam \LEDR[6]~I .oe_sync_reset = "none";
defparam \LEDR[6]~I .operation_mode = "output";
defparam \LEDR[6]~I .output_async_reset = "none";
defparam \LEDR[6]~I .output_power_up = "low";
defparam \LEDR[6]~I .output_register_mode = "none";
defparam \LEDR[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \LEDR[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[7]));
// synopsys translate_off
defparam \LEDR[7]~I .input_async_reset = "none";
defparam \LEDR[7]~I .input_power_up = "low";
defparam \LEDR[7]~I .input_register_mode = "none";
defparam \LEDR[7]~I .input_sync_reset = "none";
defparam \LEDR[7]~I .oe_async_reset = "none";
defparam \LEDR[7]~I .oe_power_up = "low";
defparam \LEDR[7]~I .oe_register_mode = "none";
defparam \LEDR[7]~I .oe_sync_reset = "none";
defparam \LEDR[7]~I .operation_mode = "output";
defparam \LEDR[7]~I .output_async_reset = "none";
defparam \LEDR[7]~I .output_power_up = "low";
defparam \LEDR[7]~I .output_register_mode = "none";
defparam \LEDR[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \LEDR[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[8]));
// synopsys translate_off
defparam \LEDR[8]~I .input_async_reset = "none";
defparam \LEDR[8]~I .input_power_up = "low";
defparam \LEDR[8]~I .input_register_mode = "none";
defparam \LEDR[8]~I .input_sync_reset = "none";
defparam \LEDR[8]~I .oe_async_reset = "none";
defparam \LEDR[8]~I .oe_power_up = "low";
defparam \LEDR[8]~I .oe_register_mode = "none";
defparam \LEDR[8]~I .oe_sync_reset = "none";
defparam \LEDR[8]~I .operation_mode = "output";
defparam \LEDR[8]~I .output_async_reset = "none";
defparam \LEDR[8]~I .output_power_up = "low";
defparam \LEDR[8]~I .output_register_mode = "none";
defparam \LEDR[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \LEDR[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[9]));
// synopsys translate_off
defparam \LEDR[9]~I .input_async_reset = "none";
defparam \LEDR[9]~I .input_power_up = "low";
defparam \LEDR[9]~I .input_register_mode = "none";
defparam \LEDR[9]~I .input_sync_reset = "none";
defparam \LEDR[9]~I .oe_async_reset = "none";
defparam \LEDR[9]~I .oe_power_up = "low";
defparam \LEDR[9]~I .oe_register_mode = "none";
defparam \LEDR[9]~I .oe_sync_reset = "none";
defparam \LEDR[9]~I .operation_mode = "output";
defparam \LEDR[9]~I .output_async_reset = "none";
defparam \LEDR[9]~I .output_power_up = "low";
defparam \LEDR[9]~I .output_register_mode = "none";
defparam \LEDR[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \LEDR[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[10]));
// synopsys translate_off
defparam \LEDR[10]~I .input_async_reset = "none";
defparam \LEDR[10]~I .input_power_up = "low";
defparam \LEDR[10]~I .input_register_mode = "none";
defparam \LEDR[10]~I .input_sync_reset = "none";
defparam \LEDR[10]~I .oe_async_reset = "none";
defparam \LEDR[10]~I .oe_power_up = "low";
defparam \LEDR[10]~I .oe_register_mode = "none";
defparam \LEDR[10]~I .oe_sync_reset = "none";
defparam \LEDR[10]~I .operation_mode = "output";
defparam \LEDR[10]~I .output_async_reset = "none";
defparam \LEDR[10]~I .output_power_up = "low";
defparam \LEDR[10]~I .output_register_mode = "none";
defparam \LEDR[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \LEDR[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[11]));
// synopsys translate_off
defparam \LEDR[11]~I .input_async_reset = "none";
defparam \LEDR[11]~I .input_power_up = "low";
defparam \LEDR[11]~I .input_register_mode = "none";
defparam \LEDR[11]~I .input_sync_reset = "none";
defparam \LEDR[11]~I .oe_async_reset = "none";
defparam \LEDR[11]~I .oe_power_up = "low";
defparam \LEDR[11]~I .oe_register_mode = "none";
defparam \LEDR[11]~I .oe_sync_reset = "none";
defparam \LEDR[11]~I .operation_mode = "output";
defparam \LEDR[11]~I .output_async_reset = "none";
defparam \LEDR[11]~I .output_power_up = "low";
defparam \LEDR[11]~I .output_register_mode = "none";
defparam \LEDR[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \LEDR[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[12]));
// synopsys translate_off
defparam \LEDR[12]~I .input_async_reset = "none";
defparam \LEDR[12]~I .input_power_up = "low";
defparam \LEDR[12]~I .input_register_mode = "none";
defparam \LEDR[12]~I .input_sync_reset = "none";
defparam \LEDR[12]~I .oe_async_reset = "none";
defparam \LEDR[12]~I .oe_power_up = "low";
defparam \LEDR[12]~I .oe_register_mode = "none";
defparam \LEDR[12]~I .oe_sync_reset = "none";
defparam \LEDR[12]~I .operation_mode = "output";
defparam \LEDR[12]~I .output_async_reset = "none";
defparam \LEDR[12]~I .output_power_up = "low";
defparam \LEDR[12]~I .output_register_mode = "none";
defparam \LEDR[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \LEDR[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[13]));
// synopsys translate_off
defparam \LEDR[13]~I .input_async_reset = "none";
defparam \LEDR[13]~I .input_power_up = "low";
defparam \LEDR[13]~I .input_register_mode = "none";
defparam \LEDR[13]~I .input_sync_reset = "none";
defparam \LEDR[13]~I .oe_async_reset = "none";
defparam \LEDR[13]~I .oe_power_up = "low";
defparam \LEDR[13]~I .oe_register_mode = "none";
defparam \LEDR[13]~I .oe_sync_reset = "none";
defparam \LEDR[13]~I .operation_mode = "output";
defparam \LEDR[13]~I .output_async_reset = "none";
defparam \LEDR[13]~I .output_power_up = "low";
defparam \LEDR[13]~I .output_register_mode = "none";
defparam \LEDR[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \LEDR[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[14]));
// synopsys translate_off
defparam \LEDR[14]~I .input_async_reset = "none";
defparam \LEDR[14]~I .input_power_up = "low";
defparam \LEDR[14]~I .input_register_mode = "none";
defparam \LEDR[14]~I .input_sync_reset = "none";
defparam \LEDR[14]~I .oe_async_reset = "none";
defparam \LEDR[14]~I .oe_power_up = "low";
defparam \LEDR[14]~I .oe_register_mode = "none";
defparam \LEDR[14]~I .oe_sync_reset = "none";
defparam \LEDR[14]~I .operation_mode = "output";
defparam \LEDR[14]~I .output_async_reset = "none";
defparam \LEDR[14]~I .output_power_up = "low";
defparam \LEDR[14]~I .output_register_mode = "none";
defparam \LEDR[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \LEDR[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[15]));
// synopsys translate_off
defparam \LEDR[15]~I .input_async_reset = "none";
defparam \LEDR[15]~I .input_power_up = "low";
defparam \LEDR[15]~I .input_register_mode = "none";
defparam \LEDR[15]~I .input_sync_reset = "none";
defparam \LEDR[15]~I .oe_async_reset = "none";
defparam \LEDR[15]~I .oe_power_up = "low";
defparam \LEDR[15]~I .oe_register_mode = "none";
defparam \LEDR[15]~I .oe_sync_reset = "none";
defparam \LEDR[15]~I .operation_mode = "output";
defparam \LEDR[15]~I .output_async_reset = "none";
defparam \LEDR[15]~I .output_power_up = "low";
defparam \LEDR[15]~I .output_register_mode = "none";
defparam \LEDR[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \LEDR[16]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[16]));
// synopsys translate_off
defparam \LEDR[16]~I .input_async_reset = "none";
defparam \LEDR[16]~I .input_power_up = "low";
defparam \LEDR[16]~I .input_register_mode = "none";
defparam \LEDR[16]~I .input_sync_reset = "none";
defparam \LEDR[16]~I .oe_async_reset = "none";
defparam \LEDR[16]~I .oe_power_up = "low";
defparam \LEDR[16]~I .oe_register_mode = "none";
defparam \LEDR[16]~I .oe_sync_reset = "none";
defparam \LEDR[16]~I .operation_mode = "output";
defparam \LEDR[16]~I .output_async_reset = "none";
defparam \LEDR[16]~I .output_power_up = "low";
defparam \LEDR[16]~I .output_register_mode = "none";
defparam \LEDR[16]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \LEDR[17]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[17]));
// synopsys translate_off
defparam \LEDR[17]~I .input_async_reset = "none";
defparam \LEDR[17]~I .input_power_up = "low";
defparam \LEDR[17]~I .input_register_mode = "none";
defparam \LEDR[17]~I .input_sync_reset = "none";
defparam \LEDR[17]~I .oe_async_reset = "none";
defparam \LEDR[17]~I .oe_power_up = "low";
defparam \LEDR[17]~I .oe_register_mode = "none";
defparam \LEDR[17]~I .oe_sync_reset = "none";
defparam \LEDR[17]~I .operation_mode = "output";
defparam \LEDR[17]~I .output_async_reset = "none";
defparam \LEDR[17]~I .output_power_up = "low";
defparam \LEDR[17]~I .output_register_mode = "none";
defparam \LEDR[17]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \LEDG[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[0]));
// synopsys translate_off
defparam \LEDG[0]~I .input_async_reset = "none";
defparam \LEDG[0]~I .input_power_up = "low";
defparam \LEDG[0]~I .input_register_mode = "none";
defparam \LEDG[0]~I .input_sync_reset = "none";
defparam \LEDG[0]~I .oe_async_reset = "none";
defparam \LEDG[0]~I .oe_power_up = "low";
defparam \LEDG[0]~I .oe_register_mode = "none";
defparam \LEDG[0]~I .oe_sync_reset = "none";
defparam \LEDG[0]~I .operation_mode = "output";
defparam \LEDG[0]~I .output_async_reset = "none";
defparam \LEDG[0]~I .output_power_up = "low";
defparam \LEDG[0]~I .output_register_mode = "none";
defparam \LEDG[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \LEDG[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[1]));
// synopsys translate_off
defparam \LEDG[1]~I .input_async_reset = "none";
defparam \LEDG[1]~I .input_power_up = "low";
defparam \LEDG[1]~I .input_register_mode = "none";
defparam \LEDG[1]~I .input_sync_reset = "none";
defparam \LEDG[1]~I .oe_async_reset = "none";
defparam \LEDG[1]~I .oe_power_up = "low";
defparam \LEDG[1]~I .oe_register_mode = "none";
defparam \LEDG[1]~I .oe_sync_reset = "none";
defparam \LEDG[1]~I .operation_mode = "output";
defparam \LEDG[1]~I .output_async_reset = "none";
defparam \LEDG[1]~I .output_power_up = "low";
defparam \LEDG[1]~I .output_register_mode = "none";
defparam \LEDG[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \LEDG[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[2]));
// synopsys translate_off
defparam \LEDG[2]~I .input_async_reset = "none";
defparam \LEDG[2]~I .input_power_up = "low";
defparam \LEDG[2]~I .input_register_mode = "none";
defparam \LEDG[2]~I .input_sync_reset = "none";
defparam \LEDG[2]~I .oe_async_reset = "none";
defparam \LEDG[2]~I .oe_power_up = "low";
defparam \LEDG[2]~I .oe_register_mode = "none";
defparam \LEDG[2]~I .oe_sync_reset = "none";
defparam \LEDG[2]~I .operation_mode = "output";
defparam \LEDG[2]~I .output_async_reset = "none";
defparam \LEDG[2]~I .output_power_up = "low";
defparam \LEDG[2]~I .output_register_mode = "none";
defparam \LEDG[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \LEDG[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[3]));
// synopsys translate_off
defparam \LEDG[3]~I .input_async_reset = "none";
defparam \LEDG[3]~I .input_power_up = "low";
defparam \LEDG[3]~I .input_register_mode = "none";
defparam \LEDG[3]~I .input_sync_reset = "none";
defparam \LEDG[3]~I .oe_async_reset = "none";
defparam \LEDG[3]~I .oe_power_up = "low";
defparam \LEDG[3]~I .oe_register_mode = "none";
defparam \LEDG[3]~I .oe_sync_reset = "none";
defparam \LEDG[3]~I .operation_mode = "output";
defparam \LEDG[3]~I .output_async_reset = "none";
defparam \LEDG[3]~I .output_power_up = "low";
defparam \LEDG[3]~I .output_register_mode = "none";
defparam \LEDG[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \LEDG[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[4]));
// synopsys translate_off
defparam \LEDG[4]~I .input_async_reset = "none";
defparam \LEDG[4]~I .input_power_up = "low";
defparam \LEDG[4]~I .input_register_mode = "none";
defparam \LEDG[4]~I .input_sync_reset = "none";
defparam \LEDG[4]~I .oe_async_reset = "none";
defparam \LEDG[4]~I .oe_power_up = "low";
defparam \LEDG[4]~I .oe_register_mode = "none";
defparam \LEDG[4]~I .oe_sync_reset = "none";
defparam \LEDG[4]~I .operation_mode = "output";
defparam \LEDG[4]~I .output_async_reset = "none";
defparam \LEDG[4]~I .output_power_up = "low";
defparam \LEDG[4]~I .output_register_mode = "none";
defparam \LEDG[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \LEDG[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[5]));
// synopsys translate_off
defparam \LEDG[5]~I .input_async_reset = "none";
defparam \LEDG[5]~I .input_power_up = "low";
defparam \LEDG[5]~I .input_register_mode = "none";
defparam \LEDG[5]~I .input_sync_reset = "none";
defparam \LEDG[5]~I .oe_async_reset = "none";
defparam \LEDG[5]~I .oe_power_up = "low";
defparam \LEDG[5]~I .oe_register_mode = "none";
defparam \LEDG[5]~I .oe_sync_reset = "none";
defparam \LEDG[5]~I .operation_mode = "output";
defparam \LEDG[5]~I .output_async_reset = "none";
defparam \LEDG[5]~I .output_power_up = "low";
defparam \LEDG[5]~I .output_register_mode = "none";
defparam \LEDG[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \LEDG[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[6]));
// synopsys translate_off
defparam \LEDG[6]~I .input_async_reset = "none";
defparam \LEDG[6]~I .input_power_up = "low";
defparam \LEDG[6]~I .input_register_mode = "none";
defparam \LEDG[6]~I .input_sync_reset = "none";
defparam \LEDG[6]~I .oe_async_reset = "none";
defparam \LEDG[6]~I .oe_power_up = "low";
defparam \LEDG[6]~I .oe_register_mode = "none";
defparam \LEDG[6]~I .oe_sync_reset = "none";
defparam \LEDG[6]~I .operation_mode = "output";
defparam \LEDG[6]~I .output_async_reset = "none";
defparam \LEDG[6]~I .output_power_up = "low";
defparam \LEDG[6]~I .output_register_mode = "none";
defparam \LEDG[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \LEDG[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[7]));
// synopsys translate_off
defparam \LEDG[7]~I .input_async_reset = "none";
defparam \LEDG[7]~I .input_power_up = "low";
defparam \LEDG[7]~I .input_register_mode = "none";
defparam \LEDG[7]~I .input_sync_reset = "none";
defparam \LEDG[7]~I .oe_async_reset = "none";
defparam \LEDG[7]~I .oe_power_up = "low";
defparam \LEDG[7]~I .oe_register_mode = "none";
defparam \LEDG[7]~I .oe_sync_reset = "none";
defparam \LEDG[7]~I .operation_mode = "output";
defparam \LEDG[7]~I .output_async_reset = "none";
defparam \LEDG[7]~I .output_power_up = "low";
defparam \LEDG[7]~I .output_register_mode = "none";
defparam \LEDG[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SW[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[0]));
// synopsys translate_off
defparam \SW[0]~I .input_async_reset = "none";
defparam \SW[0]~I .input_power_up = "low";
defparam \SW[0]~I .input_register_mode = "none";
defparam \SW[0]~I .input_sync_reset = "none";
defparam \SW[0]~I .oe_async_reset = "none";
defparam \SW[0]~I .oe_power_up = "low";
defparam \SW[0]~I .oe_register_mode = "none";
defparam \SW[0]~I .oe_sync_reset = "none";
defparam \SW[0]~I .operation_mode = "input";
defparam \SW[0]~I .output_async_reset = "none";
defparam \SW[0]~I .output_power_up = "low";
defparam \SW[0]~I .output_register_mode = "none";
defparam \SW[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SW[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[1]));
// synopsys translate_off
defparam \SW[1]~I .input_async_reset = "none";
defparam \SW[1]~I .input_power_up = "low";
defparam \SW[1]~I .input_register_mode = "none";
defparam \SW[1]~I .input_sync_reset = "none";
defparam \SW[1]~I .oe_async_reset = "none";
defparam \SW[1]~I .oe_power_up = "low";
defparam \SW[1]~I .oe_register_mode = "none";
defparam \SW[1]~I .oe_sync_reset = "none";
defparam \SW[1]~I .operation_mode = "input";
defparam \SW[1]~I .output_async_reset = "none";
defparam \SW[1]~I .output_power_up = "low";
defparam \SW[1]~I .output_register_mode = "none";
defparam \SW[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SW[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[2]));
// synopsys translate_off
defparam \SW[2]~I .input_async_reset = "none";
defparam \SW[2]~I .input_power_up = "low";
defparam \SW[2]~I .input_register_mode = "none";
defparam \SW[2]~I .input_sync_reset = "none";
defparam \SW[2]~I .oe_async_reset = "none";
defparam \SW[2]~I .oe_power_up = "low";
defparam \SW[2]~I .oe_register_mode = "none";
defparam \SW[2]~I .oe_sync_reset = "none";
defparam \SW[2]~I .operation_mode = "input";
defparam \SW[2]~I .output_async_reset = "none";
defparam \SW[2]~I .output_power_up = "low";
defparam \SW[2]~I .output_register_mode = "none";
defparam \SW[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SW[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[3]));
// synopsys translate_off
defparam \SW[3]~I .input_async_reset = "none";
defparam \SW[3]~I .input_power_up = "low";
defparam \SW[3]~I .input_register_mode = "none";
defparam \SW[3]~I .input_sync_reset = "none";
defparam \SW[3]~I .oe_async_reset = "none";
defparam \SW[3]~I .oe_power_up = "low";
defparam \SW[3]~I .oe_register_mode = "none";
defparam \SW[3]~I .oe_sync_reset = "none";
defparam \SW[3]~I .operation_mode = "input";
defparam \SW[3]~I .output_async_reset = "none";
defparam \SW[3]~I .output_power_up = "low";
defparam \SW[3]~I .output_register_mode = "none";
defparam \SW[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SW[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[4]));
// synopsys translate_off
defparam \SW[4]~I .input_async_reset = "none";
defparam \SW[4]~I .input_power_up = "low";
defparam \SW[4]~I .input_register_mode = "none";
defparam \SW[4]~I .input_sync_reset = "none";
defparam \SW[4]~I .oe_async_reset = "none";
defparam \SW[4]~I .oe_power_up = "low";
defparam \SW[4]~I .oe_register_mode = "none";
defparam \SW[4]~I .oe_sync_reset = "none";
defparam \SW[4]~I .operation_mode = "input";
defparam \SW[4]~I .output_async_reset = "none";
defparam \SW[4]~I .output_power_up = "low";
defparam \SW[4]~I .output_register_mode = "none";
defparam \SW[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SW[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[5]));
// synopsys translate_off
defparam \SW[5]~I .input_async_reset = "none";
defparam \SW[5]~I .input_power_up = "low";
defparam \SW[5]~I .input_register_mode = "none";
defparam \SW[5]~I .input_sync_reset = "none";
defparam \SW[5]~I .oe_async_reset = "none";
defparam \SW[5]~I .oe_power_up = "low";
defparam \SW[5]~I .oe_register_mode = "none";
defparam \SW[5]~I .oe_sync_reset = "none";
defparam \SW[5]~I .operation_mode = "input";
defparam \SW[5]~I .output_async_reset = "none";
defparam \SW[5]~I .output_power_up = "low";
defparam \SW[5]~I .output_register_mode = "none";
defparam \SW[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SW[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[6]));
// synopsys translate_off
defparam \SW[6]~I .input_async_reset = "none";
defparam \SW[6]~I .input_power_up = "low";
defparam \SW[6]~I .input_register_mode = "none";
defparam \SW[6]~I .input_sync_reset = "none";
defparam \SW[6]~I .oe_async_reset = "none";
defparam \SW[6]~I .oe_power_up = "low";
defparam \SW[6]~I .oe_register_mode = "none";
defparam \SW[6]~I .oe_sync_reset = "none";
defparam \SW[6]~I .operation_mode = "input";
defparam \SW[6]~I .output_async_reset = "none";
defparam \SW[6]~I .output_power_up = "low";
defparam \SW[6]~I .output_register_mode = "none";
defparam \SW[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SW[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[7]));
// synopsys translate_off
defparam \SW[7]~I .input_async_reset = "none";
defparam \SW[7]~I .input_power_up = "low";
defparam \SW[7]~I .input_register_mode = "none";
defparam \SW[7]~I .input_sync_reset = "none";
defparam \SW[7]~I .oe_async_reset = "none";
defparam \SW[7]~I .oe_power_up = "low";
defparam \SW[7]~I .oe_register_mode = "none";
defparam \SW[7]~I .oe_sync_reset = "none";
defparam \SW[7]~I .operation_mode = "input";
defparam \SW[7]~I .output_async_reset = "none";
defparam \SW[7]~I .output_power_up = "low";
defparam \SW[7]~I .output_register_mode = "none";
defparam \SW[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SW[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[8]));
// synopsys translate_off
defparam \SW[8]~I .input_async_reset = "none";
defparam \SW[8]~I .input_power_up = "low";
defparam \SW[8]~I .input_register_mode = "none";
defparam \SW[8]~I .input_sync_reset = "none";
defparam \SW[8]~I .oe_async_reset = "none";
defparam \SW[8]~I .oe_power_up = "low";
defparam \SW[8]~I .oe_register_mode = "none";
defparam \SW[8]~I .oe_sync_reset = "none";
defparam \SW[8]~I .operation_mode = "input";
defparam \SW[8]~I .output_async_reset = "none";
defparam \SW[8]~I .output_power_up = "low";
defparam \SW[8]~I .output_register_mode = "none";
defparam \SW[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SW[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[9]));
// synopsys translate_off
defparam \SW[9]~I .input_async_reset = "none";
defparam \SW[9]~I .input_power_up = "low";
defparam \SW[9]~I .input_register_mode = "none";
defparam \SW[9]~I .input_sync_reset = "none";
defparam \SW[9]~I .oe_async_reset = "none";
defparam \SW[9]~I .oe_power_up = "low";
defparam \SW[9]~I .oe_register_mode = "none";
defparam \SW[9]~I .oe_sync_reset = "none";
defparam \SW[9]~I .operation_mode = "input";
defparam \SW[9]~I .output_async_reset = "none";
defparam \SW[9]~I .output_power_up = "low";
defparam \SW[9]~I .output_register_mode = "none";
defparam \SW[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SW[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[10]));
// synopsys translate_off
defparam \SW[10]~I .input_async_reset = "none";
defparam \SW[10]~I .input_power_up = "low";
defparam \SW[10]~I .input_register_mode = "none";
defparam \SW[10]~I .input_sync_reset = "none";
defparam \SW[10]~I .oe_async_reset = "none";
defparam \SW[10]~I .oe_power_up = "low";
defparam \SW[10]~I .oe_register_mode = "none";
defparam \SW[10]~I .oe_sync_reset = "none";
defparam \SW[10]~I .operation_mode = "input";
defparam \SW[10]~I .output_async_reset = "none";
defparam \SW[10]~I .output_power_up = "low";
defparam \SW[10]~I .output_register_mode = "none";
defparam \SW[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SW[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[11]));
// synopsys translate_off
defparam \SW[11]~I .input_async_reset = "none";
defparam \SW[11]~I .input_power_up = "low";
defparam \SW[11]~I .input_register_mode = "none";
defparam \SW[11]~I .input_sync_reset = "none";
defparam \SW[11]~I .oe_async_reset = "none";
defparam \SW[11]~I .oe_power_up = "low";
defparam \SW[11]~I .oe_register_mode = "none";
defparam \SW[11]~I .oe_sync_reset = "none";
defparam \SW[11]~I .operation_mode = "input";
defparam \SW[11]~I .output_async_reset = "none";
defparam \SW[11]~I .output_power_up = "low";
defparam \SW[11]~I .output_register_mode = "none";
defparam \SW[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SW[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[12]));
// synopsys translate_off
defparam \SW[12]~I .input_async_reset = "none";
defparam \SW[12]~I .input_power_up = "low";
defparam \SW[12]~I .input_register_mode = "none";
defparam \SW[12]~I .input_sync_reset = "none";
defparam \SW[12]~I .oe_async_reset = "none";
defparam \SW[12]~I .oe_power_up = "low";
defparam \SW[12]~I .oe_register_mode = "none";
defparam \SW[12]~I .oe_sync_reset = "none";
defparam \SW[12]~I .operation_mode = "input";
defparam \SW[12]~I .output_async_reset = "none";
defparam \SW[12]~I .output_power_up = "low";
defparam \SW[12]~I .output_register_mode = "none";
defparam \SW[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SW[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[13]));
// synopsys translate_off
defparam \SW[13]~I .input_async_reset = "none";
defparam \SW[13]~I .input_power_up = "low";
defparam \SW[13]~I .input_register_mode = "none";
defparam \SW[13]~I .input_sync_reset = "none";
defparam \SW[13]~I .oe_async_reset = "none";
defparam \SW[13]~I .oe_power_up = "low";
defparam \SW[13]~I .oe_register_mode = "none";
defparam \SW[13]~I .oe_sync_reset = "none";
defparam \SW[13]~I .operation_mode = "input";
defparam \SW[13]~I .output_async_reset = "none";
defparam \SW[13]~I .output_power_up = "low";
defparam \SW[13]~I .output_register_mode = "none";
defparam \SW[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SW[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[14]));
// synopsys translate_off
defparam \SW[14]~I .input_async_reset = "none";
defparam \SW[14]~I .input_power_up = "low";
defparam \SW[14]~I .input_register_mode = "none";
defparam \SW[14]~I .input_sync_reset = "none";
defparam \SW[14]~I .oe_async_reset = "none";
defparam \SW[14]~I .oe_power_up = "low";
defparam \SW[14]~I .oe_register_mode = "none";
defparam \SW[14]~I .oe_sync_reset = "none";
defparam \SW[14]~I .operation_mode = "input";
defparam \SW[14]~I .output_async_reset = "none";
defparam \SW[14]~I .output_power_up = "low";
defparam \SW[14]~I .output_register_mode = "none";
defparam \SW[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SW[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[15]));
// synopsys translate_off
defparam \SW[15]~I .input_async_reset = "none";
defparam \SW[15]~I .input_power_up = "low";
defparam \SW[15]~I .input_register_mode = "none";
defparam \SW[15]~I .input_sync_reset = "none";
defparam \SW[15]~I .oe_async_reset = "none";
defparam \SW[15]~I .oe_power_up = "low";
defparam \SW[15]~I .oe_register_mode = "none";
defparam \SW[15]~I .oe_sync_reset = "none";
defparam \SW[15]~I .operation_mode = "input";
defparam \SW[15]~I .output_async_reset = "none";
defparam \SW[15]~I .output_power_up = "low";
defparam \SW[15]~I .output_register_mode = "none";
defparam \SW[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SW[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[16]));
// synopsys translate_off
defparam \SW[16]~I .input_async_reset = "none";
defparam \SW[16]~I .input_power_up = "low";
defparam \SW[16]~I .input_register_mode = "none";
defparam \SW[16]~I .input_sync_reset = "none";
defparam \SW[16]~I .oe_async_reset = "none";
defparam \SW[16]~I .oe_power_up = "low";
defparam \SW[16]~I .oe_register_mode = "none";
defparam \SW[16]~I .oe_sync_reset = "none";
defparam \SW[16]~I .operation_mode = "input";
defparam \SW[16]~I .output_async_reset = "none";
defparam \SW[16]~I .output_power_up = "low";
defparam \SW[16]~I .output_register_mode = "none";
defparam \SW[16]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SW[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[17]));
// synopsys translate_off
defparam \SW[17]~I .input_async_reset = "none";
defparam \SW[17]~I .input_power_up = "low";
defparam \SW[17]~I .input_register_mode = "none";
defparam \SW[17]~I .input_sync_reset = "none";
defparam \SW[17]~I .oe_async_reset = "none";
defparam \SW[17]~I .oe_power_up = "low";
defparam \SW[17]~I .oe_register_mode = "none";
defparam \SW[17]~I .oe_sync_reset = "none";
defparam \SW[17]~I .operation_mode = "input";
defparam \SW[17]~I .output_async_reset = "none";
defparam \SW[17]~I .output_power_up = "low";
defparam \SW[17]~I .output_register_mode = "none";
defparam \SW[17]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \KEY[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[0]));
// synopsys translate_off
defparam \KEY[0]~I .input_async_reset = "none";
defparam \KEY[0]~I .input_power_up = "low";
defparam \KEY[0]~I .input_register_mode = "none";
defparam \KEY[0]~I .input_sync_reset = "none";
defparam \KEY[0]~I .oe_async_reset = "none";
defparam \KEY[0]~I .oe_power_up = "low";
defparam \KEY[0]~I .oe_register_mode = "none";
defparam \KEY[0]~I .oe_sync_reset = "none";
defparam \KEY[0]~I .operation_mode = "input";
defparam \KEY[0]~I .output_async_reset = "none";
defparam \KEY[0]~I .output_power_up = "low";
defparam \KEY[0]~I .output_register_mode = "none";
defparam \KEY[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \VGA_CLK~I (
	.datain(\VGA|mypll|altpll_component|_clk0 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_CLK));
// synopsys translate_off
defparam \VGA_CLK~I .input_async_reset = "none";
defparam \VGA_CLK~I .input_power_up = "low";
defparam \VGA_CLK~I .input_register_mode = "none";
defparam \VGA_CLK~I .input_sync_reset = "none";
defparam \VGA_CLK~I .oe_async_reset = "none";
defparam \VGA_CLK~I .oe_power_up = "low";
defparam \VGA_CLK~I .oe_register_mode = "none";
defparam \VGA_CLK~I .oe_sync_reset = "none";
defparam \VGA_CLK~I .operation_mode = "output";
defparam \VGA_CLK~I .output_async_reset = "none";
defparam \VGA_CLK~I .output_power_up = "low";
defparam \VGA_CLK~I .output_register_mode = "none";
defparam \VGA_CLK~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \VGA_HS~I (
	.datain(\VGA|controller|VGA_HS~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_HS));
// synopsys translate_off
defparam \VGA_HS~I .input_async_reset = "none";
defparam \VGA_HS~I .input_power_up = "low";
defparam \VGA_HS~I .input_register_mode = "none";
defparam \VGA_HS~I .input_sync_reset = "none";
defparam \VGA_HS~I .oe_async_reset = "none";
defparam \VGA_HS~I .oe_power_up = "low";
defparam \VGA_HS~I .oe_register_mode = "none";
defparam \VGA_HS~I .oe_sync_reset = "none";
defparam \VGA_HS~I .operation_mode = "output";
defparam \VGA_HS~I .output_async_reset = "none";
defparam \VGA_HS~I .output_power_up = "low";
defparam \VGA_HS~I .output_register_mode = "none";
defparam \VGA_HS~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \VGA_VS~I (
	.datain(\VGA|controller|VGA_VS~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_VS));
// synopsys translate_off
defparam \VGA_VS~I .input_async_reset = "none";
defparam \VGA_VS~I .input_power_up = "low";
defparam \VGA_VS~I .input_register_mode = "none";
defparam \VGA_VS~I .input_sync_reset = "none";
defparam \VGA_VS~I .oe_async_reset = "none";
defparam \VGA_VS~I .oe_power_up = "low";
defparam \VGA_VS~I .oe_register_mode = "none";
defparam \VGA_VS~I .oe_sync_reset = "none";
defparam \VGA_VS~I .operation_mode = "output";
defparam \VGA_VS~I .output_async_reset = "none";
defparam \VGA_VS~I .output_power_up = "low";
defparam \VGA_VS~I .output_register_mode = "none";
defparam \VGA_VS~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \VGA_BLANK~I (
	.datain(\VGA|controller|VGA_BLANK~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_BLANK));
// synopsys translate_off
defparam \VGA_BLANK~I .input_async_reset = "none";
defparam \VGA_BLANK~I .input_power_up = "low";
defparam \VGA_BLANK~I .input_register_mode = "none";
defparam \VGA_BLANK~I .input_sync_reset = "none";
defparam \VGA_BLANK~I .oe_async_reset = "none";
defparam \VGA_BLANK~I .oe_power_up = "low";
defparam \VGA_BLANK~I .oe_register_mode = "none";
defparam \VGA_BLANK~I .oe_sync_reset = "none";
defparam \VGA_BLANK~I .operation_mode = "output";
defparam \VGA_BLANK~I .output_async_reset = "none";
defparam \VGA_BLANK~I .output_power_up = "low";
defparam \VGA_BLANK~I .output_register_mode = "none";
defparam \VGA_BLANK~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \VGA_SYNC~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_SYNC));
// synopsys translate_off
defparam \VGA_SYNC~I .input_async_reset = "none";
defparam \VGA_SYNC~I .input_power_up = "low";
defparam \VGA_SYNC~I .input_register_mode = "none";
defparam \VGA_SYNC~I .input_sync_reset = "none";
defparam \VGA_SYNC~I .oe_async_reset = "none";
defparam \VGA_SYNC~I .oe_power_up = "low";
defparam \VGA_SYNC~I .oe_register_mode = "none";
defparam \VGA_SYNC~I .oe_sync_reset = "none";
defparam \VGA_SYNC~I .operation_mode = "output";
defparam \VGA_SYNC~I .output_async_reset = "none";
defparam \VGA_SYNC~I .output_power_up = "low";
defparam \VGA_SYNC~I .output_register_mode = "none";
defparam \VGA_SYNC~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \VGA_R[0]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result2w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[0]));
// synopsys translate_off
defparam \VGA_R[0]~I .input_async_reset = "none";
defparam \VGA_R[0]~I .input_power_up = "low";
defparam \VGA_R[0]~I .input_register_mode = "none";
defparam \VGA_R[0]~I .input_sync_reset = "none";
defparam \VGA_R[0]~I .oe_async_reset = "none";
defparam \VGA_R[0]~I .oe_power_up = "low";
defparam \VGA_R[0]~I .oe_register_mode = "none";
defparam \VGA_R[0]~I .oe_sync_reset = "none";
defparam \VGA_R[0]~I .operation_mode = "output";
defparam \VGA_R[0]~I .output_async_reset = "none";
defparam \VGA_R[0]~I .output_power_up = "low";
defparam \VGA_R[0]~I .output_register_mode = "none";
defparam \VGA_R[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \VGA_R[1]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result2w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[1]));
// synopsys translate_off
defparam \VGA_R[1]~I .input_async_reset = "none";
defparam \VGA_R[1]~I .input_power_up = "low";
defparam \VGA_R[1]~I .input_register_mode = "none";
defparam \VGA_R[1]~I .input_sync_reset = "none";
defparam \VGA_R[1]~I .oe_async_reset = "none";
defparam \VGA_R[1]~I .oe_power_up = "low";
defparam \VGA_R[1]~I .oe_register_mode = "none";
defparam \VGA_R[1]~I .oe_sync_reset = "none";
defparam \VGA_R[1]~I .operation_mode = "output";
defparam \VGA_R[1]~I .output_async_reset = "none";
defparam \VGA_R[1]~I .output_power_up = "low";
defparam \VGA_R[1]~I .output_register_mode = "none";
defparam \VGA_R[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \VGA_R[2]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result2w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[2]));
// synopsys translate_off
defparam \VGA_R[2]~I .input_async_reset = "none";
defparam \VGA_R[2]~I .input_power_up = "low";
defparam \VGA_R[2]~I .input_register_mode = "none";
defparam \VGA_R[2]~I .input_sync_reset = "none";
defparam \VGA_R[2]~I .oe_async_reset = "none";
defparam \VGA_R[2]~I .oe_power_up = "low";
defparam \VGA_R[2]~I .oe_register_mode = "none";
defparam \VGA_R[2]~I .oe_sync_reset = "none";
defparam \VGA_R[2]~I .operation_mode = "output";
defparam \VGA_R[2]~I .output_async_reset = "none";
defparam \VGA_R[2]~I .output_power_up = "low";
defparam \VGA_R[2]~I .output_register_mode = "none";
defparam \VGA_R[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \VGA_R[3]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result2w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[3]));
// synopsys translate_off
defparam \VGA_R[3]~I .input_async_reset = "none";
defparam \VGA_R[3]~I .input_power_up = "low";
defparam \VGA_R[3]~I .input_register_mode = "none";
defparam \VGA_R[3]~I .input_sync_reset = "none";
defparam \VGA_R[3]~I .oe_async_reset = "none";
defparam \VGA_R[3]~I .oe_power_up = "low";
defparam \VGA_R[3]~I .oe_register_mode = "none";
defparam \VGA_R[3]~I .oe_sync_reset = "none";
defparam \VGA_R[3]~I .operation_mode = "output";
defparam \VGA_R[3]~I .output_async_reset = "none";
defparam \VGA_R[3]~I .output_power_up = "low";
defparam \VGA_R[3]~I .output_register_mode = "none";
defparam \VGA_R[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \VGA_R[4]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result2w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[4]));
// synopsys translate_off
defparam \VGA_R[4]~I .input_async_reset = "none";
defparam \VGA_R[4]~I .input_power_up = "low";
defparam \VGA_R[4]~I .input_register_mode = "none";
defparam \VGA_R[4]~I .input_sync_reset = "none";
defparam \VGA_R[4]~I .oe_async_reset = "none";
defparam \VGA_R[4]~I .oe_power_up = "low";
defparam \VGA_R[4]~I .oe_register_mode = "none";
defparam \VGA_R[4]~I .oe_sync_reset = "none";
defparam \VGA_R[4]~I .operation_mode = "output";
defparam \VGA_R[4]~I .output_async_reset = "none";
defparam \VGA_R[4]~I .output_power_up = "low";
defparam \VGA_R[4]~I .output_register_mode = "none";
defparam \VGA_R[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \VGA_R[5]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result2w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[5]));
// synopsys translate_off
defparam \VGA_R[5]~I .input_async_reset = "none";
defparam \VGA_R[5]~I .input_power_up = "low";
defparam \VGA_R[5]~I .input_register_mode = "none";
defparam \VGA_R[5]~I .input_sync_reset = "none";
defparam \VGA_R[5]~I .oe_async_reset = "none";
defparam \VGA_R[5]~I .oe_power_up = "low";
defparam \VGA_R[5]~I .oe_register_mode = "none";
defparam \VGA_R[5]~I .oe_sync_reset = "none";
defparam \VGA_R[5]~I .operation_mode = "output";
defparam \VGA_R[5]~I .output_async_reset = "none";
defparam \VGA_R[5]~I .output_power_up = "low";
defparam \VGA_R[5]~I .output_register_mode = "none";
defparam \VGA_R[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \VGA_R[6]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result2w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[6]));
// synopsys translate_off
defparam \VGA_R[6]~I .input_async_reset = "none";
defparam \VGA_R[6]~I .input_power_up = "low";
defparam \VGA_R[6]~I .input_register_mode = "none";
defparam \VGA_R[6]~I .input_sync_reset = "none";
defparam \VGA_R[6]~I .oe_async_reset = "none";
defparam \VGA_R[6]~I .oe_power_up = "low";
defparam \VGA_R[6]~I .oe_register_mode = "none";
defparam \VGA_R[6]~I .oe_sync_reset = "none";
defparam \VGA_R[6]~I .operation_mode = "output";
defparam \VGA_R[6]~I .output_async_reset = "none";
defparam \VGA_R[6]~I .output_power_up = "low";
defparam \VGA_R[6]~I .output_register_mode = "none";
defparam \VGA_R[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \VGA_R[7]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result2w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[7]));
// synopsys translate_off
defparam \VGA_R[7]~I .input_async_reset = "none";
defparam \VGA_R[7]~I .input_power_up = "low";
defparam \VGA_R[7]~I .input_register_mode = "none";
defparam \VGA_R[7]~I .input_sync_reset = "none";
defparam \VGA_R[7]~I .oe_async_reset = "none";
defparam \VGA_R[7]~I .oe_power_up = "low";
defparam \VGA_R[7]~I .oe_register_mode = "none";
defparam \VGA_R[7]~I .oe_sync_reset = "none";
defparam \VGA_R[7]~I .operation_mode = "output";
defparam \VGA_R[7]~I .output_async_reset = "none";
defparam \VGA_R[7]~I .output_power_up = "low";
defparam \VGA_R[7]~I .output_register_mode = "none";
defparam \VGA_R[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \VGA_R[8]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result2w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[8]));
// synopsys translate_off
defparam \VGA_R[8]~I .input_async_reset = "none";
defparam \VGA_R[8]~I .input_power_up = "low";
defparam \VGA_R[8]~I .input_register_mode = "none";
defparam \VGA_R[8]~I .input_sync_reset = "none";
defparam \VGA_R[8]~I .oe_async_reset = "none";
defparam \VGA_R[8]~I .oe_power_up = "low";
defparam \VGA_R[8]~I .oe_register_mode = "none";
defparam \VGA_R[8]~I .oe_sync_reset = "none";
defparam \VGA_R[8]~I .operation_mode = "output";
defparam \VGA_R[8]~I .output_async_reset = "none";
defparam \VGA_R[8]~I .output_power_up = "low";
defparam \VGA_R[8]~I .output_register_mode = "none";
defparam \VGA_R[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \VGA_R[9]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result2w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[9]));
// synopsys translate_off
defparam \VGA_R[9]~I .input_async_reset = "none";
defparam \VGA_R[9]~I .input_power_up = "low";
defparam \VGA_R[9]~I .input_register_mode = "none";
defparam \VGA_R[9]~I .input_sync_reset = "none";
defparam \VGA_R[9]~I .oe_async_reset = "none";
defparam \VGA_R[9]~I .oe_power_up = "low";
defparam \VGA_R[9]~I .oe_register_mode = "none";
defparam \VGA_R[9]~I .oe_sync_reset = "none";
defparam \VGA_R[9]~I .operation_mode = "output";
defparam \VGA_R[9]~I .output_async_reset = "none";
defparam \VGA_R[9]~I .output_power_up = "low";
defparam \VGA_R[9]~I .output_register_mode = "none";
defparam \VGA_R[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \VGA_G[0]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result1w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[0]));
// synopsys translate_off
defparam \VGA_G[0]~I .input_async_reset = "none";
defparam \VGA_G[0]~I .input_power_up = "low";
defparam \VGA_G[0]~I .input_register_mode = "none";
defparam \VGA_G[0]~I .input_sync_reset = "none";
defparam \VGA_G[0]~I .oe_async_reset = "none";
defparam \VGA_G[0]~I .oe_power_up = "low";
defparam \VGA_G[0]~I .oe_register_mode = "none";
defparam \VGA_G[0]~I .oe_sync_reset = "none";
defparam \VGA_G[0]~I .operation_mode = "output";
defparam \VGA_G[0]~I .output_async_reset = "none";
defparam \VGA_G[0]~I .output_power_up = "low";
defparam \VGA_G[0]~I .output_register_mode = "none";
defparam \VGA_G[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \VGA_G[1]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result1w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[1]));
// synopsys translate_off
defparam \VGA_G[1]~I .input_async_reset = "none";
defparam \VGA_G[1]~I .input_power_up = "low";
defparam \VGA_G[1]~I .input_register_mode = "none";
defparam \VGA_G[1]~I .input_sync_reset = "none";
defparam \VGA_G[1]~I .oe_async_reset = "none";
defparam \VGA_G[1]~I .oe_power_up = "low";
defparam \VGA_G[1]~I .oe_register_mode = "none";
defparam \VGA_G[1]~I .oe_sync_reset = "none";
defparam \VGA_G[1]~I .operation_mode = "output";
defparam \VGA_G[1]~I .output_async_reset = "none";
defparam \VGA_G[1]~I .output_power_up = "low";
defparam \VGA_G[1]~I .output_register_mode = "none";
defparam \VGA_G[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \VGA_G[2]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result1w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[2]));
// synopsys translate_off
defparam \VGA_G[2]~I .input_async_reset = "none";
defparam \VGA_G[2]~I .input_power_up = "low";
defparam \VGA_G[2]~I .input_register_mode = "none";
defparam \VGA_G[2]~I .input_sync_reset = "none";
defparam \VGA_G[2]~I .oe_async_reset = "none";
defparam \VGA_G[2]~I .oe_power_up = "low";
defparam \VGA_G[2]~I .oe_register_mode = "none";
defparam \VGA_G[2]~I .oe_sync_reset = "none";
defparam \VGA_G[2]~I .operation_mode = "output";
defparam \VGA_G[2]~I .output_async_reset = "none";
defparam \VGA_G[2]~I .output_power_up = "low";
defparam \VGA_G[2]~I .output_register_mode = "none";
defparam \VGA_G[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \VGA_G[3]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result1w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[3]));
// synopsys translate_off
defparam \VGA_G[3]~I .input_async_reset = "none";
defparam \VGA_G[3]~I .input_power_up = "low";
defparam \VGA_G[3]~I .input_register_mode = "none";
defparam \VGA_G[3]~I .input_sync_reset = "none";
defparam \VGA_G[3]~I .oe_async_reset = "none";
defparam \VGA_G[3]~I .oe_power_up = "low";
defparam \VGA_G[3]~I .oe_register_mode = "none";
defparam \VGA_G[3]~I .oe_sync_reset = "none";
defparam \VGA_G[3]~I .operation_mode = "output";
defparam \VGA_G[3]~I .output_async_reset = "none";
defparam \VGA_G[3]~I .output_power_up = "low";
defparam \VGA_G[3]~I .output_register_mode = "none";
defparam \VGA_G[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \VGA_G[4]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result1w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[4]));
// synopsys translate_off
defparam \VGA_G[4]~I .input_async_reset = "none";
defparam \VGA_G[4]~I .input_power_up = "low";
defparam \VGA_G[4]~I .input_register_mode = "none";
defparam \VGA_G[4]~I .input_sync_reset = "none";
defparam \VGA_G[4]~I .oe_async_reset = "none";
defparam \VGA_G[4]~I .oe_power_up = "low";
defparam \VGA_G[4]~I .oe_register_mode = "none";
defparam \VGA_G[4]~I .oe_sync_reset = "none";
defparam \VGA_G[4]~I .operation_mode = "output";
defparam \VGA_G[4]~I .output_async_reset = "none";
defparam \VGA_G[4]~I .output_power_up = "low";
defparam \VGA_G[4]~I .output_register_mode = "none";
defparam \VGA_G[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \VGA_G[5]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result1w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[5]));
// synopsys translate_off
defparam \VGA_G[5]~I .input_async_reset = "none";
defparam \VGA_G[5]~I .input_power_up = "low";
defparam \VGA_G[5]~I .input_register_mode = "none";
defparam \VGA_G[5]~I .input_sync_reset = "none";
defparam \VGA_G[5]~I .oe_async_reset = "none";
defparam \VGA_G[5]~I .oe_power_up = "low";
defparam \VGA_G[5]~I .oe_register_mode = "none";
defparam \VGA_G[5]~I .oe_sync_reset = "none";
defparam \VGA_G[5]~I .operation_mode = "output";
defparam \VGA_G[5]~I .output_async_reset = "none";
defparam \VGA_G[5]~I .output_power_up = "low";
defparam \VGA_G[5]~I .output_register_mode = "none";
defparam \VGA_G[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \VGA_G[6]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result1w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[6]));
// synopsys translate_off
defparam \VGA_G[6]~I .input_async_reset = "none";
defparam \VGA_G[6]~I .input_power_up = "low";
defparam \VGA_G[6]~I .input_register_mode = "none";
defparam \VGA_G[6]~I .input_sync_reset = "none";
defparam \VGA_G[6]~I .oe_async_reset = "none";
defparam \VGA_G[6]~I .oe_power_up = "low";
defparam \VGA_G[6]~I .oe_register_mode = "none";
defparam \VGA_G[6]~I .oe_sync_reset = "none";
defparam \VGA_G[6]~I .operation_mode = "output";
defparam \VGA_G[6]~I .output_async_reset = "none";
defparam \VGA_G[6]~I .output_power_up = "low";
defparam \VGA_G[6]~I .output_register_mode = "none";
defparam \VGA_G[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \VGA_G[7]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result1w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[7]));
// synopsys translate_off
defparam \VGA_G[7]~I .input_async_reset = "none";
defparam \VGA_G[7]~I .input_power_up = "low";
defparam \VGA_G[7]~I .input_register_mode = "none";
defparam \VGA_G[7]~I .input_sync_reset = "none";
defparam \VGA_G[7]~I .oe_async_reset = "none";
defparam \VGA_G[7]~I .oe_power_up = "low";
defparam \VGA_G[7]~I .oe_register_mode = "none";
defparam \VGA_G[7]~I .oe_sync_reset = "none";
defparam \VGA_G[7]~I .operation_mode = "output";
defparam \VGA_G[7]~I .output_async_reset = "none";
defparam \VGA_G[7]~I .output_power_up = "low";
defparam \VGA_G[7]~I .output_register_mode = "none";
defparam \VGA_G[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \VGA_G[8]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result1w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[8]));
// synopsys translate_off
defparam \VGA_G[8]~I .input_async_reset = "none";
defparam \VGA_G[8]~I .input_power_up = "low";
defparam \VGA_G[8]~I .input_register_mode = "none";
defparam \VGA_G[8]~I .input_sync_reset = "none";
defparam \VGA_G[8]~I .oe_async_reset = "none";
defparam \VGA_G[8]~I .oe_power_up = "low";
defparam \VGA_G[8]~I .oe_register_mode = "none";
defparam \VGA_G[8]~I .oe_sync_reset = "none";
defparam \VGA_G[8]~I .operation_mode = "output";
defparam \VGA_G[8]~I .output_async_reset = "none";
defparam \VGA_G[8]~I .output_power_up = "low";
defparam \VGA_G[8]~I .output_register_mode = "none";
defparam \VGA_G[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \VGA_G[9]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result1w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[9]));
// synopsys translate_off
defparam \VGA_G[9]~I .input_async_reset = "none";
defparam \VGA_G[9]~I .input_power_up = "low";
defparam \VGA_G[9]~I .input_register_mode = "none";
defparam \VGA_G[9]~I .input_sync_reset = "none";
defparam \VGA_G[9]~I .oe_async_reset = "none";
defparam \VGA_G[9]~I .oe_power_up = "low";
defparam \VGA_G[9]~I .oe_register_mode = "none";
defparam \VGA_G[9]~I .oe_sync_reset = "none";
defparam \VGA_G[9]~I .operation_mode = "output";
defparam \VGA_G[9]~I .output_async_reset = "none";
defparam \VGA_G[9]~I .output_power_up = "low";
defparam \VGA_G[9]~I .output_register_mode = "none";
defparam \VGA_G[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \VGA_B[0]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result0w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[0]));
// synopsys translate_off
defparam \VGA_B[0]~I .input_async_reset = "none";
defparam \VGA_B[0]~I .input_power_up = "low";
defparam \VGA_B[0]~I .input_register_mode = "none";
defparam \VGA_B[0]~I .input_sync_reset = "none";
defparam \VGA_B[0]~I .oe_async_reset = "none";
defparam \VGA_B[0]~I .oe_power_up = "low";
defparam \VGA_B[0]~I .oe_register_mode = "none";
defparam \VGA_B[0]~I .oe_sync_reset = "none";
defparam \VGA_B[0]~I .operation_mode = "output";
defparam \VGA_B[0]~I .output_async_reset = "none";
defparam \VGA_B[0]~I .output_power_up = "low";
defparam \VGA_B[0]~I .output_register_mode = "none";
defparam \VGA_B[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \VGA_B[1]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result0w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[1]));
// synopsys translate_off
defparam \VGA_B[1]~I .input_async_reset = "none";
defparam \VGA_B[1]~I .input_power_up = "low";
defparam \VGA_B[1]~I .input_register_mode = "none";
defparam \VGA_B[1]~I .input_sync_reset = "none";
defparam \VGA_B[1]~I .oe_async_reset = "none";
defparam \VGA_B[1]~I .oe_power_up = "low";
defparam \VGA_B[1]~I .oe_register_mode = "none";
defparam \VGA_B[1]~I .oe_sync_reset = "none";
defparam \VGA_B[1]~I .operation_mode = "output";
defparam \VGA_B[1]~I .output_async_reset = "none";
defparam \VGA_B[1]~I .output_power_up = "low";
defparam \VGA_B[1]~I .output_register_mode = "none";
defparam \VGA_B[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \VGA_B[2]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result0w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[2]));
// synopsys translate_off
defparam \VGA_B[2]~I .input_async_reset = "none";
defparam \VGA_B[2]~I .input_power_up = "low";
defparam \VGA_B[2]~I .input_register_mode = "none";
defparam \VGA_B[2]~I .input_sync_reset = "none";
defparam \VGA_B[2]~I .oe_async_reset = "none";
defparam \VGA_B[2]~I .oe_power_up = "low";
defparam \VGA_B[2]~I .oe_register_mode = "none";
defparam \VGA_B[2]~I .oe_sync_reset = "none";
defparam \VGA_B[2]~I .operation_mode = "output";
defparam \VGA_B[2]~I .output_async_reset = "none";
defparam \VGA_B[2]~I .output_power_up = "low";
defparam \VGA_B[2]~I .output_register_mode = "none";
defparam \VGA_B[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \VGA_B[3]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result0w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[3]));
// synopsys translate_off
defparam \VGA_B[3]~I .input_async_reset = "none";
defparam \VGA_B[3]~I .input_power_up = "low";
defparam \VGA_B[3]~I .input_register_mode = "none";
defparam \VGA_B[3]~I .input_sync_reset = "none";
defparam \VGA_B[3]~I .oe_async_reset = "none";
defparam \VGA_B[3]~I .oe_power_up = "low";
defparam \VGA_B[3]~I .oe_register_mode = "none";
defparam \VGA_B[3]~I .oe_sync_reset = "none";
defparam \VGA_B[3]~I .operation_mode = "output";
defparam \VGA_B[3]~I .output_async_reset = "none";
defparam \VGA_B[3]~I .output_power_up = "low";
defparam \VGA_B[3]~I .output_register_mode = "none";
defparam \VGA_B[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \VGA_B[4]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result0w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[4]));
// synopsys translate_off
defparam \VGA_B[4]~I .input_async_reset = "none";
defparam \VGA_B[4]~I .input_power_up = "low";
defparam \VGA_B[4]~I .input_register_mode = "none";
defparam \VGA_B[4]~I .input_sync_reset = "none";
defparam \VGA_B[4]~I .oe_async_reset = "none";
defparam \VGA_B[4]~I .oe_power_up = "low";
defparam \VGA_B[4]~I .oe_register_mode = "none";
defparam \VGA_B[4]~I .oe_sync_reset = "none";
defparam \VGA_B[4]~I .operation_mode = "output";
defparam \VGA_B[4]~I .output_async_reset = "none";
defparam \VGA_B[4]~I .output_power_up = "low";
defparam \VGA_B[4]~I .output_register_mode = "none";
defparam \VGA_B[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \VGA_B[5]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result0w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[5]));
// synopsys translate_off
defparam \VGA_B[5]~I .input_async_reset = "none";
defparam \VGA_B[5]~I .input_power_up = "low";
defparam \VGA_B[5]~I .input_register_mode = "none";
defparam \VGA_B[5]~I .input_sync_reset = "none";
defparam \VGA_B[5]~I .oe_async_reset = "none";
defparam \VGA_B[5]~I .oe_power_up = "low";
defparam \VGA_B[5]~I .oe_register_mode = "none";
defparam \VGA_B[5]~I .oe_sync_reset = "none";
defparam \VGA_B[5]~I .operation_mode = "output";
defparam \VGA_B[5]~I .output_async_reset = "none";
defparam \VGA_B[5]~I .output_power_up = "low";
defparam \VGA_B[5]~I .output_register_mode = "none";
defparam \VGA_B[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \VGA_B[6]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result0w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[6]));
// synopsys translate_off
defparam \VGA_B[6]~I .input_async_reset = "none";
defparam \VGA_B[6]~I .input_power_up = "low";
defparam \VGA_B[6]~I .input_register_mode = "none";
defparam \VGA_B[6]~I .input_sync_reset = "none";
defparam \VGA_B[6]~I .oe_async_reset = "none";
defparam \VGA_B[6]~I .oe_power_up = "low";
defparam \VGA_B[6]~I .oe_register_mode = "none";
defparam \VGA_B[6]~I .oe_sync_reset = "none";
defparam \VGA_B[6]~I .operation_mode = "output";
defparam \VGA_B[6]~I .output_async_reset = "none";
defparam \VGA_B[6]~I .output_power_up = "low";
defparam \VGA_B[6]~I .output_register_mode = "none";
defparam \VGA_B[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \VGA_B[7]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result0w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[7]));
// synopsys translate_off
defparam \VGA_B[7]~I .input_async_reset = "none";
defparam \VGA_B[7]~I .input_power_up = "low";
defparam \VGA_B[7]~I .input_register_mode = "none";
defparam \VGA_B[7]~I .input_sync_reset = "none";
defparam \VGA_B[7]~I .oe_async_reset = "none";
defparam \VGA_B[7]~I .oe_power_up = "low";
defparam \VGA_B[7]~I .oe_register_mode = "none";
defparam \VGA_B[7]~I .oe_sync_reset = "none";
defparam \VGA_B[7]~I .operation_mode = "output";
defparam \VGA_B[7]~I .output_async_reset = "none";
defparam \VGA_B[7]~I .output_power_up = "low";
defparam \VGA_B[7]~I .output_register_mode = "none";
defparam \VGA_B[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \VGA_B[8]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result0w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[8]));
// synopsys translate_off
defparam \VGA_B[8]~I .input_async_reset = "none";
defparam \VGA_B[8]~I .input_power_up = "low";
defparam \VGA_B[8]~I .input_register_mode = "none";
defparam \VGA_B[8]~I .input_sync_reset = "none";
defparam \VGA_B[8]~I .oe_async_reset = "none";
defparam \VGA_B[8]~I .oe_power_up = "low";
defparam \VGA_B[8]~I .oe_register_mode = "none";
defparam \VGA_B[8]~I .oe_sync_reset = "none";
defparam \VGA_B[8]~I .operation_mode = "output";
defparam \VGA_B[8]~I .output_async_reset = "none";
defparam \VGA_B[8]~I .output_power_up = "low";
defparam \VGA_B[8]~I .output_register_mode = "none";
defparam \VGA_B[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \VGA_B[9]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result0w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[9]));
// synopsys translate_off
defparam \VGA_B[9]~I .input_async_reset = "none";
defparam \VGA_B[9]~I .input_power_up = "low";
defparam \VGA_B[9]~I .input_register_mode = "none";
defparam \VGA_B[9]~I .input_sync_reset = "none";
defparam \VGA_B[9]~I .oe_async_reset = "none";
defparam \VGA_B[9]~I .oe_power_up = "low";
defparam \VGA_B[9]~I .oe_register_mode = "none";
defparam \VGA_B[9]~I .oe_sync_reset = "none";
defparam \VGA_B[9]~I .operation_mode = "output";
defparam \VGA_B[9]~I .output_async_reset = "none";
defparam \VGA_B[9]~I .output_power_up = "low";
defparam \VGA_B[9]~I .output_register_mode = "none";
defparam \VGA_B[9]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
