// Seed: 2342536090
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  logic id_2;
  tri   id_3;
  assign id_3[1] = id_3;
  timeunit 1ps;
endmodule
