$date
	Sun Aug 27 15:49:08 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module half_adder_tb $end
$var wire 1 ! sum $end
$var wire 1 " carry $end
$var reg 1 # a $end
$var reg 1 $ b $end
$scope module h1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 ! sum $end
$var wire 1 " carry $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
1#
0"
1!
$end
#5
0!
1"
1$
#10
