#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Jul 19 12:27:28 2024
# Process ID: 14208
# Current directory: D:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/Session4_labs/Vivado/project_s4/project_s4.runs/synth_1
# Command line: vivado.exe -log ALU_with_reg.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ALU_with_reg.tcl
# Log file: D:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/Session4_labs/Vivado/project_s4/project_s4.runs/synth_1/ALU_with_reg.vds
# Journal file: D:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/Session4_labs/Vivado/project_s4/project_s4.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ALU_with_reg.tcl -notrace
