

*** CYCLE 0
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0         	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=0         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000000
ifid:
	instr	NOP
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 1
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0         	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=0         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000004
ifid:
	instr	addi x1 x0 #12
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 2
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0         	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=0         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000008
ifid:
	instr	beq x1 x0 #40
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, addi x1 x0 #12
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 3
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0         	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=0         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000008
ifid:
	instr	beq x1 x0 #40
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, addi x1 x0 #12
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 4
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0         	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=0         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000008
ifid:
	instr	beq x1 x0 #40
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		addi x1 x0 #12


*** CYCLE 5
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x0000000C	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0         	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=0         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, beq x1 x0 #40
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 6
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x0000000C	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0         	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=0         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, beq x1 x0 #40
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 7
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x0000000C	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0         	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=0         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		beq x1 x0 #40


*** CYCLE 8
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x0000000C	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0         	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=0         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000010
ifid:
	instr	flw f0 (48)x2
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, addi x1 x1 #-1
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 9
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x0000000C	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0         	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=0         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000014
ifid:
	instr	flw f8 (96)x2
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, addi x1 x1 #-1
		name 'INT', stage 1 (from end), cycle 0/1, flw f0 (48)x2
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 10
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x0000000C	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0         	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=0         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000018
ifid:
	instr	flw f16 (144)x2
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, flw f0 (48)x2
		name 'INT', stage 1 (from end), cycle 0/1, flw f8 (96)x2
ADD fu:
MULT fu:
DIV fu:
wb:
		addi x1 x1 #-1


*** CYCLE 11
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x0000000B	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0         	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=0         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000001C
ifid:
	instr	fmult.s f0 f0 f8
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, flw f8 (96)x2
		name 'INT', stage 1 (from end), cycle 0/1, flw f16 (144)x2
ADD fu:
MULT fu:
DIV fu:
wb:
		flw f0 (48)x2


*** CYCLE 12
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x0000000B	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.01      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=0         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000001C
ifid:
	instr	fmult.s f0 f0 f8
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, flw f16 (144)x2
ADD fu:
MULT fu:
DIV fu:
wb:
		flw f8 (96)x2


*** CYCLE 13
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x0000000B	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.01      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=1         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000020
ifid:
	instr	fadd.s f0 f0 f16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, fmult.s f0 f0 f8
DIV fu:
wb:
		flw f16 (144)x2


*** CYCLE 14
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x0000000B	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.01      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=1         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=100       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000020
ifid:
	instr	fadd.s f0 f0 f16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, fmult.s f0 f0 f8
DIV fu:
wb:



*** CYCLE 15
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x0000000B	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.01      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=1         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=100       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000020
ifid:
	instr	fadd.s f0 f0 f16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, fmult.s f0 f0 f8
DIV fu:
wb:



*** CYCLE 16
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x0000000B	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.01      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=1         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=100       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000020
ifid:
	instr	fadd.s f0 f0 f16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, fmult.s f0 f0 f8
DIV fu:
wb:



*** CYCLE 17
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x0000000B	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.01      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=1         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=100       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000020
ifid:
	instr	fadd.s f0 f0 f16
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fmult.s f0 f0 f8


*** CYCLE 18
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x0000000B	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.01      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=1         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=100       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000024
ifid:
	instr	fsw f0 (192)x2
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, fadd.s f0 f0 f16
MULT fu:
DIV fu:
wb:



*** CYCLE 19
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x0000000B	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.01      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=1         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=100       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000024
ifid:
	instr	fsw f0 (192)x2
INT fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, fadd.s f0 f0 f16
MULT fu:
DIV fu:
wb:



*** CYCLE 20
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x0000000B	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.01      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=1         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=100       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000024
ifid:
	instr	fsw f0 (192)x2
INT fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, fadd.s f0 f0 f16
MULT fu:
DIV fu:
wb:



*** CYCLE 21
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x0000000B	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.01      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=1         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=100       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000024
ifid:
	instr	fsw f0 (192)x2
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fadd.s f0 f0 f16


*** CYCLE 22
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x0000000B	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=100.01    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=1         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=100       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000028
ifid:
	instr	addi x2 x2 #4
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, fsw f0 (192)x2
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 23
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x0000000B	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=100.01    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=1         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=100       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000002C
ifid:
	instr	jal x0 #-36
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, fsw f0 (192)x2
		name 'INT', stage 1 (from end), cycle 0/1, addi x2 x2 #4
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 24
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x0000000B	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=100.01    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=1         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=100       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, addi x2 x2 #4
		name 'INT', stage 1 (from end), cycle 0/1, jal x0 #-36
ADD fu:
MULT fu:
DIV fu:
wb:
		fsw f0 (192)x2


*** CYCLE 25
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x0000000B	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=100.01    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=1         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=100       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, jal x0 #-36
ADD fu:
MULT fu:
DIV fu:
wb:
		addi x2 x2 #4


*** CYCLE 26
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x0000000B	x2=0x00000004	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=100.01    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=1         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=100       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		jal x0 #-36


*** CYCLE 27
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x0000000B	x2=0x00000004	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=100.01    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=1         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=100       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000008
ifid:
	instr	beq x1 x0 #40
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 28
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x0000000B	x2=0x00000004	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=100.01    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=1         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=100       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, beq x1 x0 #40
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 29
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x0000000B	x2=0x00000004	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=100.01    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=1         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=100       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, beq x1 x0 #40
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 30
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x0000000B	x2=0x00000004	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=100.01    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=1         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=100       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		beq x1 x0 #40


*** CYCLE 31
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x0000000B	x2=0x00000004	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=100.01    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=1         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=100       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000010
ifid:
	instr	flw f0 (48)x2
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, addi x1 x1 #-1
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 32
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x0000000B	x2=0x00000004	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=100.01    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=1         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=100       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000014
ifid:
	instr	flw f8 (96)x2
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, addi x1 x1 #-1
		name 'INT', stage 1 (from end), cycle 0/1, flw f0 (48)x2
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 33
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x0000000B	x2=0x00000004	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=100.01    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=1         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=100       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000018
ifid:
	instr	flw f16 (144)x2
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, flw f0 (48)x2
		name 'INT', stage 1 (from end), cycle 0/1, flw f8 (96)x2
ADD fu:
MULT fu:
DIV fu:
wb:
		addi x1 x1 #-1


*** CYCLE 34
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x0000000A	x2=0x00000004	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=100.01    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=1         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=100       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000001C
ifid:
	instr	fmult.s f0 f0 f8
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, flw f8 (96)x2
		name 'INT', stage 1 (from end), cycle 0/1, flw f16 (144)x2
ADD fu:
MULT fu:
DIV fu:
wb:
		flw f0 (48)x2


*** CYCLE 35
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x0000000A	x2=0x00000004	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.02      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=1         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=100       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000001C
ifid:
	instr	fmult.s f0 f0 f8
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, flw f16 (144)x2
ADD fu:
MULT fu:
DIV fu:
wb:
		flw f8 (96)x2


*** CYCLE 36
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x0000000A	x2=0x00000004	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.02      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=2         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=100       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000020
ifid:
	instr	fadd.s f0 f0 f16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, fmult.s f0 f0 f8
DIV fu:
wb:
		flw f16 (144)x2


*** CYCLE 37
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x0000000A	x2=0x00000004	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.02      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=2         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=101       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000020
ifid:
	instr	fadd.s f0 f0 f16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, fmult.s f0 f0 f8
DIV fu:
wb:



*** CYCLE 38
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x0000000A	x2=0x00000004	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.02      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=2         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=101       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000020
ifid:
	instr	fadd.s f0 f0 f16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, fmult.s f0 f0 f8
DIV fu:
wb:



*** CYCLE 39
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x0000000A	x2=0x00000004	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.02      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=2         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=101       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000020
ifid:
	instr	fadd.s f0 f0 f16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, fmult.s f0 f0 f8
DIV fu:
wb:



*** CYCLE 40
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x0000000A	x2=0x00000004	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.02      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=2         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=101       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000020
ifid:
	instr	fadd.s f0 f0 f16
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fmult.s f0 f0 f8


*** CYCLE 41
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x0000000A	x2=0x00000004	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.04      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=2         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=101       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000024
ifid:
	instr	fsw f0 (192)x2
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, fadd.s f0 f0 f16
MULT fu:
DIV fu:
wb:



*** CYCLE 42
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x0000000A	x2=0x00000004	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.04      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=2         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=101       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000024
ifid:
	instr	fsw f0 (192)x2
INT fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, fadd.s f0 f0 f16
MULT fu:
DIV fu:
wb:



*** CYCLE 43
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x0000000A	x2=0x00000004	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.04      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=2         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=101       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000024
ifid:
	instr	fsw f0 (192)x2
INT fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, fadd.s f0 f0 f16
MULT fu:
DIV fu:
wb:



*** CYCLE 44
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x0000000A	x2=0x00000004	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.04      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=2         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=101       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000024
ifid:
	instr	fsw f0 (192)x2
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fadd.s f0 f0 f16


*** CYCLE 45
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x0000000A	x2=0x00000004	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=101.04    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=2         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=101       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000028
ifid:
	instr	addi x2 x2 #4
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, fsw f0 (192)x2
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 46
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x0000000A	x2=0x00000004	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=101.04    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=2         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=101       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000002C
ifid:
	instr	jal x0 #-36
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, fsw f0 (192)x2
		name 'INT', stage 1 (from end), cycle 0/1, addi x2 x2 #4
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 47
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x0000000A	x2=0x00000004	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=101.04    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=2         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=101       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, addi x2 x2 #4
		name 'INT', stage 1 (from end), cycle 0/1, jal x0 #-36
ADD fu:
MULT fu:
DIV fu:
wb:
		fsw f0 (192)x2


*** CYCLE 48
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x0000000A	x2=0x00000004	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=101.04    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=2         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=101       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, jal x0 #-36
ADD fu:
MULT fu:
DIV fu:
wb:
		addi x2 x2 #4


*** CYCLE 49
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x0000000A	x2=0x00000008	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=101.04    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=2         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=101       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		jal x0 #-36


*** CYCLE 50
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x0000000A	x2=0x00000008	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=101.04    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=2         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=101       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000008
ifid:
	instr	beq x1 x0 #40
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 51
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x0000000A	x2=0x00000008	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=101.04    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=2         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=101       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, beq x1 x0 #40
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 52
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x0000000A	x2=0x00000008	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=101.04    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=2         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=101       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, beq x1 x0 #40
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 53
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x0000000A	x2=0x00000008	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=101.04    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=2         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=101       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		beq x1 x0 #40


*** CYCLE 54
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x0000000A	x2=0x00000008	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=101.04    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=2         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=101       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000010
ifid:
	instr	flw f0 (48)x2
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, addi x1 x1 #-1
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 55
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x0000000A	x2=0x00000008	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=101.04    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=2         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=101       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000014
ifid:
	instr	flw f8 (96)x2
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, addi x1 x1 #-1
		name 'INT', stage 1 (from end), cycle 0/1, flw f0 (48)x2
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 56
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x0000000A	x2=0x00000008	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=101.04    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=2         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=101       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000018
ifid:
	instr	flw f16 (144)x2
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, flw f0 (48)x2
		name 'INT', stage 1 (from end), cycle 0/1, flw f8 (96)x2
ADD fu:
MULT fu:
DIV fu:
wb:
		addi x1 x1 #-1


*** CYCLE 57
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000009	x2=0x00000008	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=101.04    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=2         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=101       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000001C
ifid:
	instr	fmult.s f0 f0 f8
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, flw f8 (96)x2
		name 'INT', stage 1 (from end), cycle 0/1, flw f16 (144)x2
ADD fu:
MULT fu:
DIV fu:
wb:
		flw f0 (48)x2


*** CYCLE 58
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000009	x2=0x00000008	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.03      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=2         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=101       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000001C
ifid:
	instr	fmult.s f0 f0 f8
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, flw f16 (144)x2
ADD fu:
MULT fu:
DIV fu:
wb:
		flw f8 (96)x2


*** CYCLE 59
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000009	x2=0x00000008	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.03      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=3         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=101       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000020
ifid:
	instr	fadd.s f0 f0 f16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, fmult.s f0 f0 f8
DIV fu:
wb:
		flw f16 (144)x2


*** CYCLE 60
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000009	x2=0x00000008	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.03      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=3         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=102       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000020
ifid:
	instr	fadd.s f0 f0 f16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, fmult.s f0 f0 f8
DIV fu:
wb:



*** CYCLE 61
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000009	x2=0x00000008	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.03      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=3         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=102       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000020
ifid:
	instr	fadd.s f0 f0 f16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, fmult.s f0 f0 f8
DIV fu:
wb:



*** CYCLE 62
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000009	x2=0x00000008	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.03      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=3         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=102       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000020
ifid:
	instr	fadd.s f0 f0 f16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, fmult.s f0 f0 f8
DIV fu:
wb:



*** CYCLE 63
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000009	x2=0x00000008	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.03      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=3         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=102       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000020
ifid:
	instr	fadd.s f0 f0 f16
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fmult.s f0 f0 f8


*** CYCLE 64
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000009	x2=0x00000008	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.09      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=3         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=102       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000024
ifid:
	instr	fsw f0 (192)x2
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, fadd.s f0 f0 f16
MULT fu:
DIV fu:
wb:



*** CYCLE 65
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000009	x2=0x00000008	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.09      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=3         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=102       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000024
ifid:
	instr	fsw f0 (192)x2
INT fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, fadd.s f0 f0 f16
MULT fu:
DIV fu:
wb:



*** CYCLE 66
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000009	x2=0x00000008	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.09      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=3         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=102       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000024
ifid:
	instr	fsw f0 (192)x2
INT fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, fadd.s f0 f0 f16
MULT fu:
DIV fu:
wb:



*** CYCLE 67
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000009	x2=0x00000008	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.09      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=3         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=102       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000024
ifid:
	instr	fsw f0 (192)x2
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fadd.s f0 f0 f16


*** CYCLE 68
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000009	x2=0x00000008	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=102.09    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=3         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=102       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000028
ifid:
	instr	addi x2 x2 #4
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, fsw f0 (192)x2
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 69
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000009	x2=0x00000008	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=102.09    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=3         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=102       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000002C
ifid:
	instr	jal x0 #-36
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, fsw f0 (192)x2
		name 'INT', stage 1 (from end), cycle 0/1, addi x2 x2 #4
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 70
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000009	x2=0x00000008	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=102.09    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=3         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=102       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, addi x2 x2 #4
		name 'INT', stage 1 (from end), cycle 0/1, jal x0 #-36
ADD fu:
MULT fu:
DIV fu:
wb:
		fsw f0 (192)x2


*** CYCLE 71
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000009	x2=0x00000008	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=102.09    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=3         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=102       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, jal x0 #-36
ADD fu:
MULT fu:
DIV fu:
wb:
		addi x2 x2 #4


*** CYCLE 72
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000009	x2=0x0000000C	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=102.09    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=3         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=102       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		jal x0 #-36


*** CYCLE 73
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000009	x2=0x0000000C	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=102.09    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=3         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=102       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000008
ifid:
	instr	beq x1 x0 #40
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 74
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000009	x2=0x0000000C	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=102.09    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=3         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=102       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, beq x1 x0 #40
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 75
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000009	x2=0x0000000C	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=102.09    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=3         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=102       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, beq x1 x0 #40
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 76
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000009	x2=0x0000000C	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=102.09    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=3         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=102       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		beq x1 x0 #40


*** CYCLE 77
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000009	x2=0x0000000C	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=102.09    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=3         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=102       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000010
ifid:
	instr	flw f0 (48)x2
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, addi x1 x1 #-1
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 78
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000009	x2=0x0000000C	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=102.09    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=3         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=102       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000014
ifid:
	instr	flw f8 (96)x2
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, addi x1 x1 #-1
		name 'INT', stage 1 (from end), cycle 0/1, flw f0 (48)x2
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 79
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000009	x2=0x0000000C	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=102.09    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=3         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=102       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000018
ifid:
	instr	flw f16 (144)x2
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, flw f0 (48)x2
		name 'INT', stage 1 (from end), cycle 0/1, flw f8 (96)x2
ADD fu:
MULT fu:
DIV fu:
wb:
		addi x1 x1 #-1


*** CYCLE 80
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000008	x2=0x0000000C	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=102.09    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=3         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=102       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000001C
ifid:
	instr	fmult.s f0 f0 f8
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, flw f8 (96)x2
		name 'INT', stage 1 (from end), cycle 0/1, flw f16 (144)x2
ADD fu:
MULT fu:
DIV fu:
wb:
		flw f0 (48)x2


*** CYCLE 81
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000008	x2=0x0000000C	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.04      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=3         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=102       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000001C
ifid:
	instr	fmult.s f0 f0 f8
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, flw f16 (144)x2
ADD fu:
MULT fu:
DIV fu:
wb:
		flw f8 (96)x2


*** CYCLE 82
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000008	x2=0x0000000C	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.04      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=4         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=102       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000020
ifid:
	instr	fadd.s f0 f0 f16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, fmult.s f0 f0 f8
DIV fu:
wb:
		flw f16 (144)x2


*** CYCLE 83
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000008	x2=0x0000000C	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.04      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=4         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=103       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000020
ifid:
	instr	fadd.s f0 f0 f16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, fmult.s f0 f0 f8
DIV fu:
wb:



*** CYCLE 84
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000008	x2=0x0000000C	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.04      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=4         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=103       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000020
ifid:
	instr	fadd.s f0 f0 f16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, fmult.s f0 f0 f8
DIV fu:
wb:



*** CYCLE 85
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000008	x2=0x0000000C	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.04      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=4         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=103       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000020
ifid:
	instr	fadd.s f0 f0 f16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, fmult.s f0 f0 f8
DIV fu:
wb:



*** CYCLE 86
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000008	x2=0x0000000C	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.04      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=4         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=103       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000020
ifid:
	instr	fadd.s f0 f0 f16
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fmult.s f0 f0 f8


*** CYCLE 87
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000008	x2=0x0000000C	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.16      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=4         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=103       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000024
ifid:
	instr	fsw f0 (192)x2
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, fadd.s f0 f0 f16
MULT fu:
DIV fu:
wb:



*** CYCLE 88
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000008	x2=0x0000000C	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.16      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=4         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=103       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000024
ifid:
	instr	fsw f0 (192)x2
INT fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, fadd.s f0 f0 f16
MULT fu:
DIV fu:
wb:



*** CYCLE 89
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000008	x2=0x0000000C	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.16      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=4         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=103       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000024
ifid:
	instr	fsw f0 (192)x2
INT fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, fadd.s f0 f0 f16
MULT fu:
DIV fu:
wb:



*** CYCLE 90
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000008	x2=0x0000000C	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.16      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=4         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=103       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000024
ifid:
	instr	fsw f0 (192)x2
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fadd.s f0 f0 f16


*** CYCLE 91
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000008	x2=0x0000000C	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=103.16    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=4         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=103       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000028
ifid:
	instr	addi x2 x2 #4
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, fsw f0 (192)x2
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 92
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000008	x2=0x0000000C	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=103.16    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=4         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=103       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000002C
ifid:
	instr	jal x0 #-36
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, fsw f0 (192)x2
		name 'INT', stage 1 (from end), cycle 0/1, addi x2 x2 #4
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 93
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000008	x2=0x0000000C	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=103.16    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=4         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=103       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, addi x2 x2 #4
		name 'INT', stage 1 (from end), cycle 0/1, jal x0 #-36
ADD fu:
MULT fu:
DIV fu:
wb:
		fsw f0 (192)x2


*** CYCLE 94
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000008	x2=0x0000000C	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=103.16    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=4         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=103       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, jal x0 #-36
ADD fu:
MULT fu:
DIV fu:
wb:
		addi x2 x2 #4


*** CYCLE 95
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000008	x2=0x00000010	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=103.16    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=4         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=103       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		jal x0 #-36


*** CYCLE 96
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000008	x2=0x00000010	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=103.16    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=4         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=103       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000008
ifid:
	instr	beq x1 x0 #40
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 97
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000008	x2=0x00000010	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=103.16    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=4         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=103       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, beq x1 x0 #40
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 98
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000008	x2=0x00000010	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=103.16    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=4         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=103       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, beq x1 x0 #40
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 99
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000008	x2=0x00000010	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=103.16    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=4         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=103       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		beq x1 x0 #40


*** CYCLE 100
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000008	x2=0x00000010	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=103.16    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=4         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=103       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000010
ifid:
	instr	flw f0 (48)x2
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, addi x1 x1 #-1
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 101
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000008	x2=0x00000010	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=103.16    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=4         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=103       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000014
ifid:
	instr	flw f8 (96)x2
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, addi x1 x1 #-1
		name 'INT', stage 1 (from end), cycle 0/1, flw f0 (48)x2
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 102
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000008	x2=0x00000010	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=103.16    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=4         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=103       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000018
ifid:
	instr	flw f16 (144)x2
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, flw f0 (48)x2
		name 'INT', stage 1 (from end), cycle 0/1, flw f8 (96)x2
ADD fu:
MULT fu:
DIV fu:
wb:
		addi x1 x1 #-1


*** CYCLE 103
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000007	x2=0x00000010	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=103.16    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=4         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=103       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000001C
ifid:
	instr	fmult.s f0 f0 f8
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, flw f8 (96)x2
		name 'INT', stage 1 (from end), cycle 0/1, flw f16 (144)x2
ADD fu:
MULT fu:
DIV fu:
wb:
		flw f0 (48)x2


*** CYCLE 104
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000007	x2=0x00000010	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.05      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=4         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=103       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000001C
ifid:
	instr	fmult.s f0 f0 f8
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, flw f16 (144)x2
ADD fu:
MULT fu:
DIV fu:
wb:
		flw f8 (96)x2


*** CYCLE 105
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000007	x2=0x00000010	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.05      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=5         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=103       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000020
ifid:
	instr	fadd.s f0 f0 f16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, fmult.s f0 f0 f8
DIV fu:
wb:
		flw f16 (144)x2


*** CYCLE 106
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000007	x2=0x00000010	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.05      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=5         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=104       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000020
ifid:
	instr	fadd.s f0 f0 f16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, fmult.s f0 f0 f8
DIV fu:
wb:



*** CYCLE 107
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000007	x2=0x00000010	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.05      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=5         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=104       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000020
ifid:
	instr	fadd.s f0 f0 f16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, fmult.s f0 f0 f8
DIV fu:
wb:



*** CYCLE 108
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000007	x2=0x00000010	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.05      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=5         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=104       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000020
ifid:
	instr	fadd.s f0 f0 f16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, fmult.s f0 f0 f8
DIV fu:
wb:



*** CYCLE 109
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000007	x2=0x00000010	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.05      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=5         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=104       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000020
ifid:
	instr	fadd.s f0 f0 f16
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fmult.s f0 f0 f8


*** CYCLE 110
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000007	x2=0x00000010	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.25      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=5         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=104       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000024
ifid:
	instr	fsw f0 (192)x2
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, fadd.s f0 f0 f16
MULT fu:
DIV fu:
wb:



*** CYCLE 111
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000007	x2=0x00000010	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.25      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=5         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=104       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000024
ifid:
	instr	fsw f0 (192)x2
INT fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, fadd.s f0 f0 f16
MULT fu:
DIV fu:
wb:



*** CYCLE 112
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000007	x2=0x00000010	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.25      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=5         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=104       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000024
ifid:
	instr	fsw f0 (192)x2
INT fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, fadd.s f0 f0 f16
MULT fu:
DIV fu:
wb:



*** CYCLE 113
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000007	x2=0x00000010	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.25      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=5         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=104       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000024
ifid:
	instr	fsw f0 (192)x2
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fadd.s f0 f0 f16


*** CYCLE 114
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000007	x2=0x00000010	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=104.25    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=5         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=104       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000028
ifid:
	instr	addi x2 x2 #4
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, fsw f0 (192)x2
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 115
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000007	x2=0x00000010	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=104.25    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=5         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=104       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000002C
ifid:
	instr	jal x0 #-36
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, fsw f0 (192)x2
		name 'INT', stage 1 (from end), cycle 0/1, addi x2 x2 #4
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 116
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000007	x2=0x00000010	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=104.25    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=5         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=104       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, addi x2 x2 #4
		name 'INT', stage 1 (from end), cycle 0/1, jal x0 #-36
ADD fu:
MULT fu:
DIV fu:
wb:
		fsw f0 (192)x2


*** CYCLE 117
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000007	x2=0x00000010	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=104.25    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=5         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=104       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, jal x0 #-36
ADD fu:
MULT fu:
DIV fu:
wb:
		addi x2 x2 #4


*** CYCLE 118
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000007	x2=0x00000014	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=104.25    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=5         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=104       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		jal x0 #-36


*** CYCLE 119
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000007	x2=0x00000014	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=104.25    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=5         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=104       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000008
ifid:
	instr	beq x1 x0 #40
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 120
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000007	x2=0x00000014	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=104.25    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=5         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=104       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, beq x1 x0 #40
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 121
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000007	x2=0x00000014	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=104.25    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=5         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=104       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, beq x1 x0 #40
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 122
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000007	x2=0x00000014	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=104.25    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=5         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=104       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		beq x1 x0 #40


*** CYCLE 123
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000007	x2=0x00000014	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=104.25    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=5         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=104       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000010
ifid:
	instr	flw f0 (48)x2
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, addi x1 x1 #-1
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 124
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000007	x2=0x00000014	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=104.25    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=5         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=104       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000014
ifid:
	instr	flw f8 (96)x2
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, addi x1 x1 #-1
		name 'INT', stage 1 (from end), cycle 0/1, flw f0 (48)x2
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 125
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000007	x2=0x00000014	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=104.25    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=5         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=104       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000018
ifid:
	instr	flw f16 (144)x2
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, flw f0 (48)x2
		name 'INT', stage 1 (from end), cycle 0/1, flw f8 (96)x2
ADD fu:
MULT fu:
DIV fu:
wb:
		addi x1 x1 #-1


*** CYCLE 126
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000006	x2=0x00000014	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=104.25    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=5         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=104       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000001C
ifid:
	instr	fmult.s f0 f0 f8
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, flw f8 (96)x2
		name 'INT', stage 1 (from end), cycle 0/1, flw f16 (144)x2
ADD fu:
MULT fu:
DIV fu:
wb:
		flw f0 (48)x2


*** CYCLE 127
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000006	x2=0x00000014	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.06      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=5         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=104       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000001C
ifid:
	instr	fmult.s f0 f0 f8
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, flw f16 (144)x2
ADD fu:
MULT fu:
DIV fu:
wb:
		flw f8 (96)x2


*** CYCLE 128
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000006	x2=0x00000014	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.06      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=6         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=104       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000020
ifid:
	instr	fadd.s f0 f0 f16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, fmult.s f0 f0 f8
DIV fu:
wb:
		flw f16 (144)x2


*** CYCLE 129
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000006	x2=0x00000014	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.06      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=6         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=105       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000020
ifid:
	instr	fadd.s f0 f0 f16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, fmult.s f0 f0 f8
DIV fu:
wb:



*** CYCLE 130
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000006	x2=0x00000014	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.06      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=6         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=105       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000020
ifid:
	instr	fadd.s f0 f0 f16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, fmult.s f0 f0 f8
DIV fu:
wb:



*** CYCLE 131
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000006	x2=0x00000014	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.06      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=6         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=105       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000020
ifid:
	instr	fadd.s f0 f0 f16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, fmult.s f0 f0 f8
DIV fu:
wb:



*** CYCLE 132
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000006	x2=0x00000014	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.06      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=6         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=105       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000020
ifid:
	instr	fadd.s f0 f0 f16
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fmult.s f0 f0 f8


*** CYCLE 133
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000006	x2=0x00000014	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.36      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=6         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=105       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000024
ifid:
	instr	fsw f0 (192)x2
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, fadd.s f0 f0 f16
MULT fu:
DIV fu:
wb:



*** CYCLE 134
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000006	x2=0x00000014	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.36      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=6         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=105       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000024
ifid:
	instr	fsw f0 (192)x2
INT fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, fadd.s f0 f0 f16
MULT fu:
DIV fu:
wb:



*** CYCLE 135
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000006	x2=0x00000014	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.36      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=6         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=105       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000024
ifid:
	instr	fsw f0 (192)x2
INT fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, fadd.s f0 f0 f16
MULT fu:
DIV fu:
wb:



*** CYCLE 136
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000006	x2=0x00000014	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.36      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=6         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=105       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000024
ifid:
	instr	fsw f0 (192)x2
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fadd.s f0 f0 f16


*** CYCLE 137
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000006	x2=0x00000014	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=105.36    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=6         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=105       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000028
ifid:
	instr	addi x2 x2 #4
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, fsw f0 (192)x2
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 138
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000006	x2=0x00000014	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=105.36    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=6         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=105       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000002C
ifid:
	instr	jal x0 #-36
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, fsw f0 (192)x2
		name 'INT', stage 1 (from end), cycle 0/1, addi x2 x2 #4
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 139
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000006	x2=0x00000014	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=105.36    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=6         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=105       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, addi x2 x2 #4
		name 'INT', stage 1 (from end), cycle 0/1, jal x0 #-36
ADD fu:
MULT fu:
DIV fu:
wb:
		fsw f0 (192)x2


*** CYCLE 140
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000006	x2=0x00000014	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=105.36    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=6         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=105       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, jal x0 #-36
ADD fu:
MULT fu:
DIV fu:
wb:
		addi x2 x2 #4


*** CYCLE 141
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000006	x2=0x00000018	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=105.36    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=6         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=105       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		jal x0 #-36


*** CYCLE 142
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000006	x2=0x00000018	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=105.36    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=6         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=105       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000008
ifid:
	instr	beq x1 x0 #40
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 143
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000006	x2=0x00000018	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=105.36    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=6         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=105       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, beq x1 x0 #40
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 144
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000006	x2=0x00000018	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=105.36    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=6         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=105       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, beq x1 x0 #40
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 145
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000006	x2=0x00000018	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=105.36    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=6         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=105       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		beq x1 x0 #40


*** CYCLE 146
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000006	x2=0x00000018	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=105.36    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=6         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=105       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000010
ifid:
	instr	flw f0 (48)x2
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, addi x1 x1 #-1
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 147
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000006	x2=0x00000018	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=105.36    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=6         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=105       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000014
ifid:
	instr	flw f8 (96)x2
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, addi x1 x1 #-1
		name 'INT', stage 1 (from end), cycle 0/1, flw f0 (48)x2
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 148
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000006	x2=0x00000018	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=105.36    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=6         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=105       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000018
ifid:
	instr	flw f16 (144)x2
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, flw f0 (48)x2
		name 'INT', stage 1 (from end), cycle 0/1, flw f8 (96)x2
ADD fu:
MULT fu:
DIV fu:
wb:
		addi x1 x1 #-1


*** CYCLE 149
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000005	x2=0x00000018	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=105.36    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=6         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=105       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000001C
ifid:
	instr	fmult.s f0 f0 f8
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, flw f8 (96)x2
		name 'INT', stage 1 (from end), cycle 0/1, flw f16 (144)x2
ADD fu:
MULT fu:
DIV fu:
wb:
		flw f0 (48)x2


*** CYCLE 150
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000005	x2=0x00000018	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.07      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=6         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=105       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000001C
ifid:
	instr	fmult.s f0 f0 f8
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, flw f16 (144)x2
ADD fu:
MULT fu:
DIV fu:
wb:
		flw f8 (96)x2


*** CYCLE 151
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000005	x2=0x00000018	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.07      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=7         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=105       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000020
ifid:
	instr	fadd.s f0 f0 f16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, fmult.s f0 f0 f8
DIV fu:
wb:
		flw f16 (144)x2


*** CYCLE 152
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000005	x2=0x00000018	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.07      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=7         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=106       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000020
ifid:
	instr	fadd.s f0 f0 f16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, fmult.s f0 f0 f8
DIV fu:
wb:



*** CYCLE 153
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000005	x2=0x00000018	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.07      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=7         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=106       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000020
ifid:
	instr	fadd.s f0 f0 f16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, fmult.s f0 f0 f8
DIV fu:
wb:



*** CYCLE 154
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000005	x2=0x00000018	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.07      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=7         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=106       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000020
ifid:
	instr	fadd.s f0 f0 f16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, fmult.s f0 f0 f8
DIV fu:
wb:



*** CYCLE 155
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000005	x2=0x00000018	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.07      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=7         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=106       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000020
ifid:
	instr	fadd.s f0 f0 f16
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fmult.s f0 f0 f8


*** CYCLE 156
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000005	x2=0x00000018	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.49      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=7         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=106       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000024
ifid:
	instr	fsw f0 (192)x2
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, fadd.s f0 f0 f16
MULT fu:
DIV fu:
wb:



*** CYCLE 157
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000005	x2=0x00000018	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.49      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=7         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=106       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000024
ifid:
	instr	fsw f0 (192)x2
INT fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, fadd.s f0 f0 f16
MULT fu:
DIV fu:
wb:



*** CYCLE 158
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000005	x2=0x00000018	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.49      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=7         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=106       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000024
ifid:
	instr	fsw f0 (192)x2
INT fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, fadd.s f0 f0 f16
MULT fu:
DIV fu:
wb:



*** CYCLE 159
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000005	x2=0x00000018	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.49      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=7         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=106       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000024
ifid:
	instr	fsw f0 (192)x2
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fadd.s f0 f0 f16


*** CYCLE 160
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000005	x2=0x00000018	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=106.49    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=7         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=106       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000028
ifid:
	instr	addi x2 x2 #4
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, fsw f0 (192)x2
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 161
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000005	x2=0x00000018	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=106.49    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=7         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=106       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000002C
ifid:
	instr	jal x0 #-36
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, fsw f0 (192)x2
		name 'INT', stage 1 (from end), cycle 0/1, addi x2 x2 #4
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 162
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000005	x2=0x00000018	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=106.49    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=7         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=106       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, addi x2 x2 #4
		name 'INT', stage 1 (from end), cycle 0/1, jal x0 #-36
ADD fu:
MULT fu:
DIV fu:
wb:
		fsw f0 (192)x2


*** CYCLE 163
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000005	x2=0x00000018	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=106.49    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=7         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=106       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, jal x0 #-36
ADD fu:
MULT fu:
DIV fu:
wb:
		addi x2 x2 #4


*** CYCLE 164
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000005	x2=0x0000001C	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=106.49    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=7         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=106       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		jal x0 #-36


*** CYCLE 165
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000005	x2=0x0000001C	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=106.49    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=7         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=106       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000008
ifid:
	instr	beq x1 x0 #40
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 166
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000005	x2=0x0000001C	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=106.49    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=7         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=106       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, beq x1 x0 #40
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 167
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000005	x2=0x0000001C	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=106.49    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=7         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=106       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, beq x1 x0 #40
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 168
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000005	x2=0x0000001C	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=106.49    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=7         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=106       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		beq x1 x0 #40


*** CYCLE 169
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000005	x2=0x0000001C	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=106.49    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=7         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=106       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000010
ifid:
	instr	flw f0 (48)x2
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, addi x1 x1 #-1
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 170
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000005	x2=0x0000001C	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=106.49    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=7         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=106       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000014
ifid:
	instr	flw f8 (96)x2
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, addi x1 x1 #-1
		name 'INT', stage 1 (from end), cycle 0/1, flw f0 (48)x2
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 171
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000005	x2=0x0000001C	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=106.49    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=7         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=106       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000018
ifid:
	instr	flw f16 (144)x2
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, flw f0 (48)x2
		name 'INT', stage 1 (from end), cycle 0/1, flw f8 (96)x2
ADD fu:
MULT fu:
DIV fu:
wb:
		addi x1 x1 #-1


*** CYCLE 172
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000004	x2=0x0000001C	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=106.49    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=7         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=106       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000001C
ifid:
	instr	fmult.s f0 f0 f8
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, flw f8 (96)x2
		name 'INT', stage 1 (from end), cycle 0/1, flw f16 (144)x2
ADD fu:
MULT fu:
DIV fu:
wb:
		flw f0 (48)x2


*** CYCLE 173
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000004	x2=0x0000001C	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.08      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=7         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=106       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000001C
ifid:
	instr	fmult.s f0 f0 f8
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, flw f16 (144)x2
ADD fu:
MULT fu:
DIV fu:
wb:
		flw f8 (96)x2


*** CYCLE 174
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000004	x2=0x0000001C	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.08      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=8         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=106       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000020
ifid:
	instr	fadd.s f0 f0 f16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, fmult.s f0 f0 f8
DIV fu:
wb:
		flw f16 (144)x2


*** CYCLE 175
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000004	x2=0x0000001C	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.08      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=8         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=107       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000020
ifid:
	instr	fadd.s f0 f0 f16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, fmult.s f0 f0 f8
DIV fu:
wb:



*** CYCLE 176
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000004	x2=0x0000001C	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.08      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=8         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=107       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000020
ifid:
	instr	fadd.s f0 f0 f16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, fmult.s f0 f0 f8
DIV fu:
wb:



*** CYCLE 177
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000004	x2=0x0000001C	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.08      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=8         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=107       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000020
ifid:
	instr	fadd.s f0 f0 f16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, fmult.s f0 f0 f8
DIV fu:
wb:



*** CYCLE 178
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000004	x2=0x0000001C	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.08      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=8         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=107       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000020
ifid:
	instr	fadd.s f0 f0 f16
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fmult.s f0 f0 f8


*** CYCLE 179
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000004	x2=0x0000001C	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.64      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=8         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=107       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000024
ifid:
	instr	fsw f0 (192)x2
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, fadd.s f0 f0 f16
MULT fu:
DIV fu:
wb:



*** CYCLE 180
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000004	x2=0x0000001C	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.64      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=8         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=107       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000024
ifid:
	instr	fsw f0 (192)x2
INT fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, fadd.s f0 f0 f16
MULT fu:
DIV fu:
wb:



*** CYCLE 181
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000004	x2=0x0000001C	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.64      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=8         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=107       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000024
ifid:
	instr	fsw f0 (192)x2
INT fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, fadd.s f0 f0 f16
MULT fu:
DIV fu:
wb:



*** CYCLE 182
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000004	x2=0x0000001C	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.64      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=8         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=107       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000024
ifid:
	instr	fsw f0 (192)x2
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fadd.s f0 f0 f16


*** CYCLE 183
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000004	x2=0x0000001C	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=107.64    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=8         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=107       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000028
ifid:
	instr	addi x2 x2 #4
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, fsw f0 (192)x2
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 184
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000004	x2=0x0000001C	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=107.64    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=8         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=107       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000002C
ifid:
	instr	jal x0 #-36
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, fsw f0 (192)x2
		name 'INT', stage 1 (from end), cycle 0/1, addi x2 x2 #4
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 185
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000004	x2=0x0000001C	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=107.64    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=8         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=107       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, addi x2 x2 #4
		name 'INT', stage 1 (from end), cycle 0/1, jal x0 #-36
ADD fu:
MULT fu:
DIV fu:
wb:
		fsw f0 (192)x2


*** CYCLE 186
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000004	x2=0x0000001C	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=107.64    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=8         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=107       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, jal x0 #-36
ADD fu:
MULT fu:
DIV fu:
wb:
		addi x2 x2 #4


*** CYCLE 187
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000004	x2=0x00000020	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=107.64    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=8         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=107       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		jal x0 #-36


*** CYCLE 188
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000004	x2=0x00000020	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=107.64    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=8         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=107       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000008
ifid:
	instr	beq x1 x0 #40
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 189
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000004	x2=0x00000020	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=107.64    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=8         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=107       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, beq x1 x0 #40
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 190
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000004	x2=0x00000020	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=107.64    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=8         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=107       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, beq x1 x0 #40
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 191
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000004	x2=0x00000020	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=107.64    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=8         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=107       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		beq x1 x0 #40


*** CYCLE 192
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000004	x2=0x00000020	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=107.64    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=8         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=107       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000010
ifid:
	instr	flw f0 (48)x2
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, addi x1 x1 #-1
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 193
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000004	x2=0x00000020	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=107.64    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=8         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=107       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000014
ifid:
	instr	flw f8 (96)x2
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, addi x1 x1 #-1
		name 'INT', stage 1 (from end), cycle 0/1, flw f0 (48)x2
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 194
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000004	x2=0x00000020	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=107.64    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=8         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=107       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000018
ifid:
	instr	flw f16 (144)x2
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, flw f0 (48)x2
		name 'INT', stage 1 (from end), cycle 0/1, flw f8 (96)x2
ADD fu:
MULT fu:
DIV fu:
wb:
		addi x1 x1 #-1


*** CYCLE 195
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000020	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=107.64    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=8         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=107       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000001C
ifid:
	instr	fmult.s f0 f0 f8
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, flw f8 (96)x2
		name 'INT', stage 1 (from end), cycle 0/1, flw f16 (144)x2
ADD fu:
MULT fu:
DIV fu:
wb:
		flw f0 (48)x2


*** CYCLE 196
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000020	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.09      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=8         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=107       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000001C
ifid:
	instr	fmult.s f0 f0 f8
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, flw f16 (144)x2
ADD fu:
MULT fu:
DIV fu:
wb:
		flw f8 (96)x2


*** CYCLE 197
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000020	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.09      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=9         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=107       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000020
ifid:
	instr	fadd.s f0 f0 f16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, fmult.s f0 f0 f8
DIV fu:
wb:
		flw f16 (144)x2


*** CYCLE 198
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000020	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.09      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=9         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=108       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000020
ifid:
	instr	fadd.s f0 f0 f16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, fmult.s f0 f0 f8
DIV fu:
wb:



*** CYCLE 199
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000020	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.09      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=9         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=108       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000020
ifid:
	instr	fadd.s f0 f0 f16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, fmult.s f0 f0 f8
DIV fu:
wb:



*** CYCLE 200
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000020	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.09      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=9         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=108       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000020
ifid:
	instr	fadd.s f0 f0 f16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, fmult.s f0 f0 f8
DIV fu:
wb:



*** CYCLE 201
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000020	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.09      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=9         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=108       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000020
ifid:
	instr	fadd.s f0 f0 f16
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fmult.s f0 f0 f8


*** CYCLE 202
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000020	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.81      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=9         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=108       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000024
ifid:
	instr	fsw f0 (192)x2
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, fadd.s f0 f0 f16
MULT fu:
DIV fu:
wb:



*** CYCLE 203
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000020	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.81      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=9         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=108       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000024
ifid:
	instr	fsw f0 (192)x2
INT fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, fadd.s f0 f0 f16
MULT fu:
DIV fu:
wb:



*** CYCLE 204
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000020	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.81      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=9         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=108       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000024
ifid:
	instr	fsw f0 (192)x2
INT fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, fadd.s f0 f0 f16
MULT fu:
DIV fu:
wb:



*** CYCLE 205
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000020	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.81      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=9         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=108       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000024
ifid:
	instr	fsw f0 (192)x2
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fadd.s f0 f0 f16


*** CYCLE 206
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000020	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=108.81    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=9         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=108       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000028
ifid:
	instr	addi x2 x2 #4
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, fsw f0 (192)x2
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 207
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000020	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=108.81    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=9         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=108       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000002C
ifid:
	instr	jal x0 #-36
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, fsw f0 (192)x2
		name 'INT', stage 1 (from end), cycle 0/1, addi x2 x2 #4
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 208
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000020	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=108.81    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=9         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=108       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, addi x2 x2 #4
		name 'INT', stage 1 (from end), cycle 0/1, jal x0 #-36
ADD fu:
MULT fu:
DIV fu:
wb:
		fsw f0 (192)x2


*** CYCLE 209
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000020	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=108.81    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=9         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=108       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, jal x0 #-36
ADD fu:
MULT fu:
DIV fu:
wb:
		addi x2 x2 #4


*** CYCLE 210
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000024	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=108.81    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=9         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=108       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		jal x0 #-36


*** CYCLE 211
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000024	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=108.81    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=9         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=108       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000008
ifid:
	instr	beq x1 x0 #40
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 212
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000024	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=108.81    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=9         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=108       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, beq x1 x0 #40
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 213
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000024	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=108.81    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=9         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=108       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, beq x1 x0 #40
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 214
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000024	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=108.81    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=9         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=108       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		beq x1 x0 #40


*** CYCLE 215
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000024	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=108.81    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=9         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=108       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000010
ifid:
	instr	flw f0 (48)x2
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, addi x1 x1 #-1
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 216
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000024	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=108.81    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=9         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=108       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000014
ifid:
	instr	flw f8 (96)x2
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, addi x1 x1 #-1
		name 'INT', stage 1 (from end), cycle 0/1, flw f0 (48)x2
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 217
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000024	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=108.81    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=9         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=108       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000018
ifid:
	instr	flw f16 (144)x2
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, flw f0 (48)x2
		name 'INT', stage 1 (from end), cycle 0/1, flw f8 (96)x2
ADD fu:
MULT fu:
DIV fu:
wb:
		addi x1 x1 #-1


*** CYCLE 218
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000024	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=108.81    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=9         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=108       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000001C
ifid:
	instr	fmult.s f0 f0 f8
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, flw f8 (96)x2
		name 'INT', stage 1 (from end), cycle 0/1, flw f16 (144)x2
ADD fu:
MULT fu:
DIV fu:
wb:
		flw f0 (48)x2


*** CYCLE 219
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000024	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.1       	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=9         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=108       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000001C
ifid:
	instr	fmult.s f0 f0 f8
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, flw f16 (144)x2
ADD fu:
MULT fu:
DIV fu:
wb:
		flw f8 (96)x2


*** CYCLE 220
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000024	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.1       	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=10        	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=108       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000020
ifid:
	instr	fadd.s f0 f0 f16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, fmult.s f0 f0 f8
DIV fu:
wb:
		flw f16 (144)x2


*** CYCLE 221
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000024	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.1       	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=10        	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=109       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000020
ifid:
	instr	fadd.s f0 f0 f16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, fmult.s f0 f0 f8
DIV fu:
wb:



*** CYCLE 222
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000024	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.1       	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=10        	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=109       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000020
ifid:
	instr	fadd.s f0 f0 f16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, fmult.s f0 f0 f8
DIV fu:
wb:



*** CYCLE 223
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000024	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.1       	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=10        	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=109       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000020
ifid:
	instr	fadd.s f0 f0 f16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, fmult.s f0 f0 f8
DIV fu:
wb:



*** CYCLE 224
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000024	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.1       	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=10        	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=109       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000020
ifid:
	instr	fadd.s f0 f0 f16
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fmult.s f0 f0 f8


*** CYCLE 225
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000024	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=10        	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=109       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000024
ifid:
	instr	fsw f0 (192)x2
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, fadd.s f0 f0 f16
MULT fu:
DIV fu:
wb:



*** CYCLE 226
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000024	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=10        	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=109       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000024
ifid:
	instr	fsw f0 (192)x2
INT fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, fadd.s f0 f0 f16
MULT fu:
DIV fu:
wb:



*** CYCLE 227
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000024	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=10        	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=109       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000024
ifid:
	instr	fsw f0 (192)x2
INT fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, fadd.s f0 f0 f16
MULT fu:
DIV fu:
wb:



*** CYCLE 228
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000024	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=10        	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=109       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000024
ifid:
	instr	fsw f0 (192)x2
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fadd.s f0 f0 f16


*** CYCLE 229
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000024	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=110       	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=10        	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=109       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000028
ifid:
	instr	addi x2 x2 #4
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, fsw f0 (192)x2
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 230
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000024	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=110       	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=10        	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=109       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000002C
ifid:
	instr	jal x0 #-36
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, fsw f0 (192)x2
		name 'INT', stage 1 (from end), cycle 0/1, addi x2 x2 #4
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 231
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000024	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=110       	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=10        	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=109       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, addi x2 x2 #4
		name 'INT', stage 1 (from end), cycle 0/1, jal x0 #-36
ADD fu:
MULT fu:
DIV fu:
wb:
		fsw f0 (192)x2


*** CYCLE 232
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000024	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=110       	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=10        	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=109       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, jal x0 #-36
ADD fu:
MULT fu:
DIV fu:
wb:
		addi x2 x2 #4


*** CYCLE 233
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000028	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=110       	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=10        	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=109       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		jal x0 #-36


*** CYCLE 234
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000028	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=110       	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=10        	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=109       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000008
ifid:
	instr	beq x1 x0 #40
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 235
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000028	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=110       	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=10        	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=109       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, beq x1 x0 #40
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 236
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000028	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=110       	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=10        	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=109       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, beq x1 x0 #40
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 237
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000028	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=110       	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=10        	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=109       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		beq x1 x0 #40


*** CYCLE 238
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000028	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=110       	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=10        	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=109       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000010
ifid:
	instr	flw f0 (48)x2
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, addi x1 x1 #-1
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 239
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000028	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=110       	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=10        	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=109       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000014
ifid:
	instr	flw f8 (96)x2
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, addi x1 x1 #-1
		name 'INT', stage 1 (from end), cycle 0/1, flw f0 (48)x2
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 240
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000028	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=110       	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=10        	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=109       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000018
ifid:
	instr	flw f16 (144)x2
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, flw f0 (48)x2
		name 'INT', stage 1 (from end), cycle 0/1, flw f8 (96)x2
ADD fu:
MULT fu:
DIV fu:
wb:
		addi x1 x1 #-1


*** CYCLE 241
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000028	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=110       	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=10        	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=109       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000001C
ifid:
	instr	fmult.s f0 f0 f8
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, flw f8 (96)x2
		name 'INT', stage 1 (from end), cycle 0/1, flw f16 (144)x2
ADD fu:
MULT fu:
DIV fu:
wb:
		flw f0 (48)x2


*** CYCLE 242
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000028	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.11      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=10        	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=109       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000001C
ifid:
	instr	fmult.s f0 f0 f8
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, flw f16 (144)x2
ADD fu:
MULT fu:
DIV fu:
wb:
		flw f8 (96)x2


*** CYCLE 243
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000028	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.11      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=11        	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=109       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000020
ifid:
	instr	fadd.s f0 f0 f16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, fmult.s f0 f0 f8
DIV fu:
wb:
		flw f16 (144)x2


*** CYCLE 244
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000028	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.11      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=11        	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=110       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000020
ifid:
	instr	fadd.s f0 f0 f16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, fmult.s f0 f0 f8
DIV fu:
wb:



*** CYCLE 245
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000028	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.11      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=11        	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=110       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000020
ifid:
	instr	fadd.s f0 f0 f16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, fmult.s f0 f0 f8
DIV fu:
wb:



*** CYCLE 246
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000028	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.11      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=11        	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=110       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000020
ifid:
	instr	fadd.s f0 f0 f16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, fmult.s f0 f0 f8
DIV fu:
wb:



*** CYCLE 247
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000028	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.11      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=11        	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=110       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000020
ifid:
	instr	fadd.s f0 f0 f16
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fmult.s f0 f0 f8


*** CYCLE 248
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000028	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1.21      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=11        	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=110       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000024
ifid:
	instr	fsw f0 (192)x2
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, fadd.s f0 f0 f16
MULT fu:
DIV fu:
wb:



*** CYCLE 249
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000028	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1.21      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=11        	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=110       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000024
ifid:
	instr	fsw f0 (192)x2
INT fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, fadd.s f0 f0 f16
MULT fu:
DIV fu:
wb:



*** CYCLE 250
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000028	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1.21      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=11        	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=110       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000024
ifid:
	instr	fsw f0 (192)x2
INT fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, fadd.s f0 f0 f16
MULT fu:
DIV fu:
wb:



*** CYCLE 251
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000028	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1.21      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=11        	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=110       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000024
ifid:
	instr	fsw f0 (192)x2
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fadd.s f0 f0 f16


*** CYCLE 252
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000028	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=111.21    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=11        	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=110       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000028
ifid:
	instr	addi x2 x2 #4
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, fsw f0 (192)x2
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 253
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000028	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=111.21    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=11        	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=110       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000002C
ifid:
	instr	jal x0 #-36
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, fsw f0 (192)x2
		name 'INT', stage 1 (from end), cycle 0/1, addi x2 x2 #4
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 254
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 00 00 00 00 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000028	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=111.21    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=11        	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=110       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, addi x2 x2 #4
		name 'INT', stage 1 (from end), cycle 0/1, jal x0 #-36
ADD fu:
MULT fu:
DIV fu:
wb:
		fsw f0 (192)x2


*** CYCLE 255
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 85 6B DE 42 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000028	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=111.21    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=11        	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=110       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, jal x0 #-36
ADD fu:
MULT fu:
DIV fu:
wb:
		addi x2 x2 #4


*** CYCLE 256
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 85 6B DE 42 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x0000002C	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=111.21    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=11        	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=110       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		jal x0 #-36


*** CYCLE 257
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 85 6B DE 42 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x0000002C	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=111.21    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=11        	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=110       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000008
ifid:
	instr	beq x1 x0 #40
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 258
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 85 6B DE 42 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x0000002C	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=111.21    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=11        	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=110       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, beq x1 x0 #40
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 259
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 85 6B DE 42 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x0000002C	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=111.21    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=11        	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=110       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, beq x1 x0 #40
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 260
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 85 6B DE 42 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x0000002C	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=111.21    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=11        	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=110       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		beq x1 x0 #40


*** CYCLE 261
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 85 6B DE 42 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x0000002C	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=111.21    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=11        	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=110       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000010
ifid:
	instr	flw f0 (48)x2
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, addi x1 x1 #-1
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 262
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 85 6B DE 42 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x0000002C	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=111.21    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=11        	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=110       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000014
ifid:
	instr	flw f8 (96)x2
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, addi x1 x1 #-1
		name 'INT', stage 1 (from end), cycle 0/1, flw f0 (48)x2
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 263
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 85 6B DE 42 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x0000002C	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=111.21    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=11        	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=110       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000018
ifid:
	instr	flw f16 (144)x2
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, flw f0 (48)x2
		name 'INT', stage 1 (from end), cycle 0/1, flw f8 (96)x2
ADD fu:
MULT fu:
DIV fu:
wb:
		addi x1 x1 #-1


*** CYCLE 264
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 85 6B DE 42 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x0000002C	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=111.21    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=11        	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=110       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000001C
ifid:
	instr	fmult.s f0 f0 f8
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, flw f8 (96)x2
		name 'INT', stage 1 (from end), cycle 0/1, flw f16 (144)x2
ADD fu:
MULT fu:
DIV fu:
wb:
		flw f0 (48)x2


*** CYCLE 265
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 85 6B DE 42 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x0000002C	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.12      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=11        	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=110       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000001C
ifid:
	instr	fmult.s f0 f0 f8
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, flw f16 (144)x2
ADD fu:
MULT fu:
DIV fu:
wb:
		flw f8 (96)x2


*** CYCLE 266
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 85 6B DE 42 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x0000002C	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.12      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=12        	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=110       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000020
ifid:
	instr	fadd.s f0 f0 f16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, fmult.s f0 f0 f8
DIV fu:
wb:
		flw f16 (144)x2


*** CYCLE 267
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 85 6B DE 42 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x0000002C	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.12      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=12        	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=111       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000020
ifid:
	instr	fadd.s f0 f0 f16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, fmult.s f0 f0 f8
DIV fu:
wb:



*** CYCLE 268
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 85 6B DE 42 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x0000002C	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.12      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=12        	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=111       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000020
ifid:
	instr	fadd.s f0 f0 f16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, fmult.s f0 f0 f8
DIV fu:
wb:



*** CYCLE 269
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 85 6B DE 42 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x0000002C	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.12      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=12        	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=111       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000020
ifid:
	instr	fadd.s f0 f0 f16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, fmult.s f0 f0 f8
DIV fu:
wb:



*** CYCLE 270
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 85 6B DE 42 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x0000002C	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0.12      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=12        	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=111       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000020
ifid:
	instr	fadd.s f0 f0 f16
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fmult.s f0 f0 f8


*** CYCLE 271
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 85 6B DE 42 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x0000002C	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1.44      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=12        	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=111       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000024
ifid:
	instr	fsw f0 (192)x2
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, fadd.s f0 f0 f16
MULT fu:
DIV fu:
wb:



*** CYCLE 272
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 85 6B DE 42 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x0000002C	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1.44      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=12        	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=111       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000024
ifid:
	instr	fsw f0 (192)x2
INT fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, fadd.s f0 f0 f16
MULT fu:
DIV fu:
wb:



*** CYCLE 273
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 85 6B DE 42 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x0000002C	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1.44      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=12        	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=111       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000024
ifid:
	instr	fsw f0 (192)x2
INT fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, fadd.s f0 f0 f16
MULT fu:
DIV fu:
wb:



*** CYCLE 274
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 85 6B DE 42 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x0000002C	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1.44      	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=12        	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=111       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000024
ifid:
	instr	fsw f0 (192)x2
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fadd.s f0 f0 f16


*** CYCLE 275
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 85 6B DE 42 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x0000002C	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=112.44    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=12        	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=111       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000028
ifid:
	instr	addi x2 x2 #4
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, fsw f0 (192)x2
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 276
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 85 6B DE 42 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x0000002C	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=112.44    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=12        	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=111       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000002C
ifid:
	instr	jal x0 #-36
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, fsw f0 (192)x2
		name 'INT', stage 1 (from end), cycle 0/1, addi x2 x2 #4
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 277
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 85 6B DE 42 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x0000002C	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=112.44    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=12        	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=111       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, addi x2 x2 #4
		name 'INT', stage 1 (from end), cycle 0/1, jal x0 #-36
ADD fu:
MULT fu:
DIV fu:
wb:
		fsw f0 (192)x2


*** CYCLE 278
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 85 6B DE 42 48 E1 E0 42
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x0000002C	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=112.44    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=12        	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=111       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, jal x0 #-36
ADD fu:
MULT fu:
DIV fu:
wb:
		addi x2 x2 #4


*** CYCLE 279
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 85 6B DE 42 48 E1 E0 42
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000030	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=112.44    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=12        	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=111       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		jal x0 #-36


*** CYCLE 280
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 85 6B DE 42 48 E1 E0 42
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000030	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=112.44    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=12        	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=111       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000008
ifid:
	instr	beq x1 x0 #40
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 281
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 85 6B DE 42 48 E1 E0 42
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000030	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=112.44    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=12        	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=111       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, beq x1 x0 #40
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 282
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 85 6B DE 42 48 E1 E0 42
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000030	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=112.44    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=12        	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=111       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, beq x1 x0 #40
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 283
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 85 6B DE 42 48 E1 E0 42
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000030	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=112.44    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=12        	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=111       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		beq x1 x0 #40


*** CYCLE 284
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 85 6B DE 42 48 E1 E0 42
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000030	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=112.44    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=12        	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=111       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 285
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 85 6B DE 42 48 E1 E0 42
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000030	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=112.44    	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=12        	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=111       	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	0x3C23D70A
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:

SIMULATION COMPLETE!
EXECUTED 123 INSTRUCTIONS IN 285 CYCLES
CPI:  2.32
