# pyverilog_to_circuit
pyverilog_to_circuit

Simple hack on Pyverilog outputs, to generate a RTL netlist
