{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 23 16:06:55 2019 " "Info: Processing started: Sun Jun 23 16:06:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TP2 -c TP2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TP2 -c TP2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calc1.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file calc1.v" { { "Info" "ISGN_ENTITY_NAME" "1 CALC1 " "Info (12023): Found entity 1: CALC1" {  } { { "CALC1.v" "" { Text "C:/Users/Jhon/Documents/GIT/TP2/Quartus/CALC1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info (12023): Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/Jhon/Documents/GIT/TP2/Quartus/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_alu.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file tb_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 TB_ALU " "Info (12023): Found entity 1: TB_ALU" {  } { { "TB_ALU.v" "" { Text "C:/Users/Jhon/Documents/GIT/TP2/Quartus/TB_ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Info (12023): Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "C:/Users/Jhon/Documents/GIT/TP2/Quartus/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "TB_RegisterFile.v(21) " "Warning (10090): Verilog HDL syntax warning at TB_RegisterFile.v(21): extra block comment delimiter characters /* within block comment" {  } { { "TB_RegisterFile.v" "" { Text "C:/Users/Jhon/Documents/GIT/TP2/Quartus/TB_RegisterFile.v" 21 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_registerfile.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file tb_registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 TB_RegisterFile " "Info (12023): Found entity 1: TB_RegisterFile" {  } { { "TB_RegisterFile.v" "" { Text "C:/Users/Jhon/Documents/GIT/TP2/Quartus/TB_RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "Mem.v(28) " "Warning (10261): Verilog HDL Event Control warning at Mem.v(28): Event Control contains a complex event expression" {  } { { "Mem.v" "" { Text "C:/Users/Jhon/Documents/GIT/TP2/Quartus/Mem.v" 28 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mem " "Info (12023): Found entity 1: Mem" {  } { { "Mem.v" "" { Text "C:/Users/Jhon/Documents/GIT/TP2/Quartus/Mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controle " "Info (12023): Found entity 1: Controle" {  } { { "Controle.v" "" { Text "C:/Users/Jhon/Documents/GIT/TP2/Quartus/Controle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file signextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 signExtend " "Info (12023): Found entity 1: signExtend" {  } { { "signExtend.v" "" { Text "C:/Users/Jhon/Documents/GIT/TP2/Quartus/signExtend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_calc1.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file tb_calc1.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_CALC1 " "Info (12023): Found entity 1: tb_CALC1" {  } { { "tb_CALC1.v" "" { Text "C:/Users/Jhon/Documents/GIT/TP2/Quartus/tb_CALC1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file teste.v" { { "Info" "ISGN_ENTITY_NAME" "1 teste " "Info (12023): Found entity 1: teste" {  } { { "teste.v" "" { Text "C:/Users/Jhon/Documents/GIT/TP2/Quartus/teste.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CALC1 " "Info (12127): Elaborating entity \"CALC1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:instALU " "Info (12128): Elaborating entity \"ALU\" for hierarchy \"ALU:instALU\"" {  } { { "CALC1.v" "instALU" { Text "C:/Users/Jhon/Documents/GIT/TP2/Quartus/CALC1.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ALU.v(10) " "Info (10264): Verilog HDL Case Statement information at ALU.v(10): all case item expressions in this case statement are onehot" {  } { { "ALU.v" "" { Text "C:/Users/Jhon/Documents/GIT/TP2/Quartus/ALU.v" 10 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:insRegisterFile " "Info (12128): Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:insRegisterFile\"" {  } { { "CALC1.v" "insRegisterFile" { Text "C:/Users/Jhon/Documents/GIT/TP2/Quartus/CALC1.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem Mem:instMem " "Info (12128): Elaborating entity \"Mem\" for hierarchy \"Mem:instMem\"" {  } { { "CALC1.v" "instMem" { Text "C:/Users/Jhon/Documents/GIT/TP2/Quartus/CALC1.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controle Controle:instControle " "Info (12128): Elaborating entity \"Controle\" for hierarchy \"Controle:instControle\"" {  } { { "CALC1.v" "instControle" { Text "C:/Users/Jhon/Documents/GIT/TP2/Quartus/CALC1.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signExtend signExtend:instSignExtend " "Info (12128): Elaborating entity \"signExtend\" for hierarchy \"signExtend:instSignExtend\"" {  } { { "CALC1.v" "instSignExtend" { Text "C:/Users/Jhon/Documents/GIT/TP2/Quartus/CALC1.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {                                  } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Info (276014): Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Mem:instMem\|memory " "Info (276007): RAM logic \"Mem:instMem\|memory\" is uninferred due to asynchronous read logic" {  } { { "Mem.v" "memory" { Text "C:/Users/Jhon/Documents/GIT/TP2/Quartus/Mem.v" 8 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/Users/Jhon/Documents/GIT/TP2/Quartus/db/TP2.ram0_Mem_147f7.hdl.mif " "Critical Warning (127005): Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/Users/Jhon/Documents/GIT/TP2/Quartus/db/TP2.ram0_Mem_147f7.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info (19000): Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Mem:instMem\|memory_rtl_0 " "Info (276029): Inferred altsyncram megafunction from the following design logic: \"Mem:instMem\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info (286033): Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Info (286033): Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Info (286033): Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Info (286033): Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Info (286033): Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Info (286033): Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Info (286033): Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info (286033): Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B CLOCK0 " "Info (286033): Parameter OUTDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info (286033): Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info (286033): Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Info (286033): Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info (286033): Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info (286033): Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/TP2.ram0_Mem_147f7.hdl.mif " "Info (286033): Parameter INIT_FILE set to db/TP2.ram0_Mem_147f7.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Info (278001): Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:instALU\|Div0 lpm_divide " "Info (278004): Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:instALU\|Div0\"" {  } { { "ALU.v" "Div0" { Text "C:/Users/Jhon/Documents/GIT/TP2/Quartus/ALU.v" 14 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "ALU:instALU\|Mult0 lpm_mult " "Info (278003): Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ALU:instALU\|Mult0\"" {  } { { "ALU.v" "Mult0" { Text "C:/Users/Jhon/Documents/GIT/TP2/Quartus/ALU.v" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Mem:instMem\|altsyncram:memory_rtl_0 " "Info (12130): Elaborated megafunction instantiation \"Mem:instMem\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mem:instMem\|altsyncram:memory_rtl_0 " "Info (12133): Instantiated megafunction \"Mem:instMem\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info (12134): Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Info (12134): Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Info (12134): Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 30 " "Info (12134): Parameter \"NUMWORDS_A\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Info (12134): Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Info (12134): Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 30 " "Info (12134): Parameter \"NUMWORDS_B\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info (12134): Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK0 " "Info (12134): Parameter \"OUTDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info (12134): Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info (12134): Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Info (12134): Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info (12134): Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info (12134): Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/TP2.ram0_Mem_147f7.hdl.mif " "Info (12134): Parameter \"INIT_FILE\" = \"db/TP2.ram0_Mem_147f7.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e1f1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e1f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e1f1 " "Info (12023): Found entity 1: altsyncram_e1f1" {  } { { "db/altsyncram_e1f1.tdf" "" { Text "C:/Users/Jhon/Documents/GIT/TP2/Quartus/db/altsyncram_e1f1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:instALU\|lpm_divide:Div0 " "Info (12130): Elaborated megafunction instantiation \"ALU:instALU\|lpm_divide:Div0\"" {  } { { "ALU.v" "" { Text "C:/Users/Jhon/Documents/GIT/TP2/Quartus/ALU.v" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:instALU\|lpm_divide:Div0 " "Info (12133): Instantiated megafunction \"ALU:instALU\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Info (12134): Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Info (12134): Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info (12134): Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info (12134): Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ALU.v" "" { Text "C:/Users/Jhon/Documents/GIT/TP2/Quartus/ALU.v" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vfm.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_vfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vfm " "Info (12023): Found entity 1: lpm_divide_vfm" {  } { { "db/lpm_divide_vfm.tdf" "" { Text "C:/Users/Jhon/Documents/GIT/TP2/Quartus/db/lpm_divide_vfm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Info (12023): Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/Jhon/Documents/GIT/TP2/Quartus/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k5f.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_k5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k5f " "Info (12023): Found entity 1: alt_u_div_k5f" {  } { { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/Jhon/Documents/GIT/TP2/Quartus/db/alt_u_div_k5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info (12023): Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/Jhon/Documents/GIT/TP2/Quartus/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info (12023): Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/Jhon/Documents/GIT/TP2/Quartus/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:instALU\|lpm_mult:Mult0 " "Info (12130): Elaborated megafunction instantiation \"ALU:instALU\|lpm_mult:Mult0\"" {  } { { "ALU.v" "" { Text "C:/Users/Jhon/Documents/GIT/TP2/Quartus/ALU.v" 13 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:instALU\|lpm_mult:Mult0 " "Info (12133): Instantiated megafunction \"ALU:instALU\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Info (12134): Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 25 " "Info (12134): Parameter \"LPM_WIDTHB\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 57 " "Info (12134): Parameter \"LPM_WIDTHP\" = \"57\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 57 " "Info (12134): Parameter \"LPM_WIDTHR\" = \"57\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info (12134): Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info (12134): Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info (12134): Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info (12134): Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info (12134): Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ALU.v" "" { Text "C:/Users/Jhon/Documents/GIT/TP2/Quartus/ALU.v" 13 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_m1t.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mult_m1t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_m1t " "Info (12023): Found entity 1: mult_m1t" {  } { { "db/mult_m1t.tdf" "" { Text "C:/Users/Jhon/Documents/GIT/TP2/Quartus/db/mult_m1t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning (14284): Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Warning (14285): Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:instALU\|lpm_mult:Mult0\|mult_m1t:auto_generated\|mac_mult7 " "Warning (14320): Synthesized away node \"ALU:instALU\|lpm_mult:Mult0\|mult_m1t:auto_generated\|mac_mult7\"" {  } { { "db/mult_m1t.tdf" "" { Text "C:/Users/Jhon/Documents/GIT/TP2/Quartus/db/mult_m1t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "ALU.v" "" { Text "C:/Users/Jhon/Documents/GIT/TP2/Quartus/ALU.v" 13 -1 0 } } { "CALC1.v" "" { Text "C:/Users/Jhon/Documents/GIT/TP2/Quartus/CALC1.v" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:instALU\|lpm_mult:Mult0\|mult_m1t:auto_generated\|mac_out8 " "Warning (14320): Synthesized away node \"ALU:instALU\|lpm_mult:Mult0\|mult_m1t:auto_generated\|mac_out8\"" {  } { { "db/mult_m1t.tdf" "" { Text "C:/Users/Jhon/Documents/GIT/TP2/Quartus/db/mult_m1t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "ALU.v" "" { Text "C:/Users/Jhon/Documents/GIT/TP2/Quartus/ALU.v" 13 -1 0 } } { "CALC1.v" "" { Text "C:/Users/Jhon/Documents/GIT/TP2/Quartus/CALC1.v" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Info (13014): Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Info (13019): Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "27 27 " "Info (17049): 27 registers lost all their fanouts during netlist optimizations. The first 27 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC\[5\] " "Info (17050): Register \"PC\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC\[6\] " "Info (17050): Register \"PC\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC\[7\] " "Info (17050): Register \"PC\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC\[8\] " "Info (17050): Register \"PC\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC\[9\] " "Info (17050): Register \"PC\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC\[10\] " "Info (17050): Register \"PC\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC\[11\] " "Info (17050): Register \"PC\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC\[12\] " "Info (17050): Register \"PC\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC\[13\] " "Info (17050): Register \"PC\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC\[14\] " "Info (17050): Register \"PC\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC\[15\] " "Info (17050): Register \"PC\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC\[16\] " "Info (17050): Register \"PC\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC\[17\] " "Info (17050): Register \"PC\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC\[18\] " "Info (17050): Register \"PC\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC\[19\] " "Info (17050): Register \"PC\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC\[20\] " "Info (17050): Register \"PC\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC\[21\] " "Info (17050): Register \"PC\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC\[22\] " "Info (17050): Register \"PC\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC\[23\] " "Info (17050): Register \"PC\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC\[24\] " "Info (17050): Register \"PC\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC\[25\] " "Info (17050): Register \"PC\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC\[26\] " "Info (17050): Register \"PC\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC\[27\] " "Info (17050): Register \"PC\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC\[28\] " "Info (17050): Register \"PC\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC\[29\] " "Info (17050): Register \"PC\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC\[30\] " "Info (17050): Register \"PC\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC\[31\] " "Info (17050): Register \"PC\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3320 " "Info (21057): Implemented 3320 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Info (21058): Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "128 " "Info (21059): Implemented 128 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "3153 " "Info (21061): Implemented 3153 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Info (21064): Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Info (21062): Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "357 " "Info: Peak virtual memory: 357 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 23 16:07:24 2019 " "Info: Processing ended: Sun Jun 23 16:07:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Info: Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Info: Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
