Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Jan 29 20:41:09 2026
| Host         : Saurav running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pwm_generator_timing_summary_routed.rpt -pb pwm_generator_timing_summary_routed.pb -rpx pwm_generator_timing_summary_routed.rpx -warn_on_violation
| Design       : pwm_generator
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  21          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (21)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (42)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (21)
-------------------------
 There are 21 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (42)
-------------------------------------------------
 There are 42 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   44          inf        0.000                      0                   44           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.191ns  (logic 6.261ns (61.443%)  route 3.929ns (38.557%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    U2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[1]_inst/O
                         net (fo=12, routed)          1.576     3.030    sw_IBUF[1]
    SLICE_X65Y17         LUT4 (Prop_lut4_I1_O)        0.124     3.154 r  led_OBUF_inst_i_20/O
                         net (fo=1, routed)           0.000     3.154    led_OBUF_inst_i_20_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.704 r  led_OBUF_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.704    led_OBUF_inst_i_5_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.818 r  led_OBUF_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.818    led_OBUF_inst_i_2_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.089 r  led_OBUF_inst_i_1/CO[0]
                         net (fo=2, routed)           2.353     6.442    pwm_out_OBUF
    U6                   OBUF (Prop_obuf_I_O)         3.748    10.191 r  led_OBUF_inst/O
                         net (fo=0)                   0.000    10.191    led
    U6                                                                r  led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            pwm_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.779ns  (logic 6.274ns (64.154%)  route 3.506ns (35.846%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    U2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[1]_inst/O
                         net (fo=12, routed)          1.576     3.030    sw_IBUF[1]
    SLICE_X65Y17         LUT4 (Prop_lut4_I1_O)        0.124     3.154 r  led_OBUF_inst_i_20/O
                         net (fo=1, routed)           0.000     3.154    led_OBUF_inst_i_20_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.704 r  led_OBUF_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.704    led_OBUF_inst_i_5_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.818 r  led_OBUF_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.818    led_OBUF_inst_i_2_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.089 r  led_OBUF_inst_i_1/CO[0]
                         net (fo=2, routed)           1.930     6.019    pwm_out_OBUF
    R4                   OBUF (Prop_obuf_I_O)         3.761     9.779 r  pwm_out_OBUF_inst/O
                         net (fo=0)                   0.000     9.779    pwm_out
    R4                                                                r  pwm_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ctr_reg[20]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.962ns  (logic 1.580ns (31.854%)  route 3.381ns (68.146%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rst_IBUF_inst/O
                         net (fo=1, routed)           2.455     3.911    rst_IBUF
    SLICE_X63Y18         LUT6 (Prop_lut6_I5_O)        0.124     4.035 r  ctr[0]_i_1/O
                         net (fo=21, routed)          0.926     4.962    ctr[0]_i_1_n_0
    SLICE_X64Y20         FDRE                                         r  ctr_reg[20]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ctr_reg[16]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.823ns  (logic 1.580ns (32.768%)  route 3.243ns (67.232%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rst_IBUF_inst/O
                         net (fo=1, routed)           2.455     3.911    rst_IBUF
    SLICE_X63Y18         LUT6 (Prop_lut6_I5_O)        0.124     4.035 r  ctr[0]_i_1/O
                         net (fo=21, routed)          0.788     4.823    ctr[0]_i_1_n_0
    SLICE_X64Y19         FDRE                                         r  ctr_reg[16]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ctr_reg[17]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.823ns  (logic 1.580ns (32.768%)  route 3.243ns (67.232%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rst_IBUF_inst/O
                         net (fo=1, routed)           2.455     3.911    rst_IBUF
    SLICE_X63Y18         LUT6 (Prop_lut6_I5_O)        0.124     4.035 r  ctr[0]_i_1/O
                         net (fo=21, routed)          0.788     4.823    ctr[0]_i_1_n_0
    SLICE_X64Y19         FDRE                                         r  ctr_reg[17]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ctr_reg[18]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.823ns  (logic 1.580ns (32.768%)  route 3.243ns (67.232%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rst_IBUF_inst/O
                         net (fo=1, routed)           2.455     3.911    rst_IBUF
    SLICE_X63Y18         LUT6 (Prop_lut6_I5_O)        0.124     4.035 r  ctr[0]_i_1/O
                         net (fo=21, routed)          0.788     4.823    ctr[0]_i_1_n_0
    SLICE_X64Y19         FDRE                                         r  ctr_reg[18]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ctr_reg[19]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.823ns  (logic 1.580ns (32.768%)  route 3.243ns (67.232%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rst_IBUF_inst/O
                         net (fo=1, routed)           2.455     3.911    rst_IBUF
    SLICE_X63Y18         LUT6 (Prop_lut6_I5_O)        0.124     4.035 r  ctr[0]_i_1/O
                         net (fo=21, routed)          0.788     4.823    ctr[0]_i_1_n_0
    SLICE_X64Y19         FDRE                                         r  ctr_reg[19]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ctr_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.808ns  (logic 1.580ns (32.869%)  route 3.228ns (67.131%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rst_IBUF_inst/O
                         net (fo=1, routed)           2.455     3.911    rst_IBUF
    SLICE_X63Y18         LUT6 (Prop_lut6_I5_O)        0.124     4.035 r  ctr[0]_i_1/O
                         net (fo=21, routed)          0.773     4.808    ctr[0]_i_1_n_0
    SLICE_X64Y15         FDRE                                         r  ctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ctr_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.808ns  (logic 1.580ns (32.869%)  route 3.228ns (67.131%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rst_IBUF_inst/O
                         net (fo=1, routed)           2.455     3.911    rst_IBUF
    SLICE_X63Y18         LUT6 (Prop_lut6_I5_O)        0.124     4.035 r  ctr[0]_i_1/O
                         net (fo=21, routed)          0.773     4.808    ctr[0]_i_1_n_0
    SLICE_X64Y15         FDRE                                         r  ctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ctr_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.808ns  (logic 1.580ns (32.869%)  route 3.228ns (67.131%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rst_IBUF_inst/O
                         net (fo=1, routed)           2.455     3.911    rst_IBUF
    SLICE_X63Y18         LUT6 (Prop_lut6_I5_O)        0.124     4.035 r  ctr[0]_i_1/O
                         net (fo=21, routed)          0.773     4.808    ctr[0]_i_1_n_0
    SLICE_X64Y15         FDRE                                         r  ctr_reg[2]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ctr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ctr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE                         0.000     0.000 r  ctr_reg[2]/C
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ctr_reg[2]/Q
                         net (fo=2, routed)           0.127     0.291    ctr_reg[2]
    SLICE_X64Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  ctr_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.401    ctr_reg[0]_i_2_n_5
    SLICE_X64Y15         FDRE                                         r  ctr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctr_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ctr_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.274ns (66.506%)  route 0.138ns (33.494%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE                         0.000     0.000 r  ctr_reg[10]/C
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ctr_reg[10]/Q
                         net (fo=4, routed)           0.138     0.302    ctr_reg[10]
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.412 r  ctr_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.412    ctr_reg[8]_i_1_n_5
    SLICE_X64Y17         FDRE                                         r  ctr_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctr_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ctr_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.274ns (66.506%)  route 0.138ns (33.494%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE                         0.000     0.000 r  ctr_reg[14]/C
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ctr_reg[14]/Q
                         net (fo=4, routed)           0.138     0.302    ctr_reg[14]
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.412 r  ctr_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.412    ctr_reg[12]_i_1_n_5
    SLICE_X64Y18         FDRE                                         r  ctr_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctr_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ctr_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.274ns (66.506%)  route 0.138ns (33.494%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDRE                         0.000     0.000 r  ctr_reg[6]/C
    SLICE_X64Y16         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ctr_reg[6]/Q
                         net (fo=4, routed)           0.138     0.302    ctr_reg[6]
    SLICE_X64Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.412 r  ctr_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.412    ctr_reg[4]_i_1_n_5
    SLICE_X64Y16         FDRE                                         r  ctr_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctr_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ctr_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.413ns  (logic 0.274ns (66.390%)  route 0.139ns (33.610%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE                         0.000     0.000 r  ctr_reg[18]/C
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ctr_reg[18]/Q
                         net (fo=4, routed)           0.139     0.303    ctr_reg[18]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.413 r  ctr_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.413    ctr_reg[16]_i_1_n_5
    SLICE_X64Y19         FDRE                                         r  ctr_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ctr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE                         0.000     0.000 r  ctr_reg[2]/C
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ctr_reg[2]/Q
                         net (fo=2, routed)           0.127     0.291    ctr_reg[2]
    SLICE_X64Y15         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.437 r  ctr_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.437    ctr_reg[0]_i_2_n_4
    SLICE_X64Y15         FDRE                                         r  ctr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctr_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ctr_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.448ns  (logic 0.310ns (69.197%)  route 0.138ns (30.803%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE                         0.000     0.000 r  ctr_reg[10]/C
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ctr_reg[10]/Q
                         net (fo=4, routed)           0.138     0.302    ctr_reg[10]
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.448 r  ctr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.448    ctr_reg[8]_i_1_n_4
    SLICE_X64Y17         FDRE                                         r  ctr_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctr_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ctr_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.448ns  (logic 0.310ns (69.197%)  route 0.138ns (30.803%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE                         0.000     0.000 r  ctr_reg[14]/C
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ctr_reg[14]/Q
                         net (fo=4, routed)           0.138     0.302    ctr_reg[14]
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.448 r  ctr_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.448    ctr_reg[12]_i_1_n_4
    SLICE_X64Y18         FDRE                                         r  ctr_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctr_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ctr_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.448ns  (logic 0.310ns (69.197%)  route 0.138ns (30.803%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDRE                         0.000     0.000 r  ctr_reg[6]/C
    SLICE_X64Y16         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ctr_reg[6]/Q
                         net (fo=4, routed)           0.138     0.302    ctr_reg[6]
    SLICE_X64Y16         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.448 r  ctr_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.448    ctr_reg[4]_i_1_n_4
    SLICE_X64Y16         FDRE                                         r  ctr_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctr_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ctr_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.449ns  (logic 0.310ns (69.087%)  route 0.139ns (30.913%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE                         0.000     0.000 r  ctr_reg[18]/C
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ctr_reg[18]/Q
                         net (fo=4, routed)           0.139     0.303    ctr_reg[18]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.449 r  ctr_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.449    ctr_reg[16]_i_1_n_4
    SLICE_X64Y19         FDRE                                         r  ctr_reg[19]/D
  -------------------------------------------------------------------    -------------------





