module RequiredNamedIntermediates(
  input wire clk,
  input wire [7:0] x,
  input wire [7:0] y,
  output wire [4:0] out
);
  // ===== Pipe stage 0:

  // Registers for pipe stage 0:
  logic [7:0] p0_x;
  logic [7:0] p0_y;
  always_ff @ (posedge clk) begin
    p0_x <= x;
    p0_y <= y;
  end

  // ===== Pipe stage 1:
  wire [7:0] p1_add_11_comb;
  wire [4:0] p1_bit_slice_12_comb;
  assign p1_add_11_comb = p0_x + p0_y;
  assign p1_bit_slice_12_comb = p1_add_11_comb[4:0];

  // Registers for pipe stage 1:
  logic [4:0] p1_bit_slice_12;
  always_ff @ (posedge clk) begin
    p1_bit_slice_12 <= p1_bit_slice_12_comb;
  end
  assign out = p1_bit_slice_12;
endmodule
