;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 3/7/2024 2:29:28 PM
;----------------------------------------------

;Address Opcode 	ASM
0x0000	0xF001EF3E  	GOTO        636
_interrupt:
;FIRMWARE_SYA_ver_0_8_9_3.c,69 :: 		void interrupt(){
0x0008	0xF016C000  	MOVFF       R0, 22
0x000C	0xF015C001  	MOVFF       R1, 21
;FIRMWARE_SYA_ver_0_8_9_3.c,71 :: 		if(PIR0.TMR0IF){
0x0010	0x010E      	MOVLB       14
0x0012	0xABCA      	BTFSS       PIR0, 5, 1
0x0014	0xD01C      	BRA         L_interrupt0
;FIRMWARE_SYA_ver_0_8_9_3.c,72 :: 		TMR0H = 0xB1;      // Timer para cada segundo y medio?
0x0016	0x0EB1      	MOVLW       177
0x0018	0x6ED4      	MOVWF       TMR0H 
;FIRMWARE_SYA_ver_0_8_9_3.c,73 :: 		TMR0L = 0xE0;      //
0x001A	0x0EE0      	MOVLW       224
0x001C	0x6ED3      	MOVWF       TMR0L 
;FIRMWARE_SYA_ver_0_8_9_3.c,74 :: 		PIR0.TMR0IF = 0;
0x001E	0x9BCA      	BCF         PIR0, 5, 1
;FIRMWARE_SYA_ver_0_8_9_3.c,75 :: 		counter++;
0x0020	0x0E01      	MOVLW       1
0x0022	0x2418      	ADDWF       _counter, 0 
0x0024	0x6E00      	MOVWF       R0 
0x0026	0x0E00      	MOVLW       0
0x0028	0x2019      	ADDWFC      _counter+1, 0 
0x002A	0x6E01      	MOVWF       R1 
0x002C	0xF018C000  	MOVFF       R0, _counter
0x0030	0xF019C001  	MOVFF       R1, _counter+1
;FIRMWARE_SYA_ver_0_8_9_3.c,76 :: 		if(counter >= 100){
0x0034	0x0E80      	MOVLW       128
0x0036	0x1819      	XORWF       _counter+1, 0 
0x0038	0x6E00      	MOVWF       R0 
0x003A	0x0E80      	MOVLW       128
0x003C	0x5C00      	SUBWF       R0, 0 
0x003E	0xE102      	BNZ         L__interrupt111
0x0040	0x0E64      	MOVLW       100
0x0042	0x5C18      	SUBWF       _counter, 0 
L__interrupt111:
0x0044	0xE304      	BNC         L_interrupt1
;FIRMWARE_SYA_ver_0_8_9_3.c,77 :: 		clock0 = 1;
0x0046	0x821C      	BSF         _clock0, BitPos(_clock0+0) 
;FIRMWARE_SYA_ver_0_8_9_3.c,78 :: 		LED = 0;
0x0048	0x9883      	BCF         LATA, 4 
;FIRMWARE_SYA_ver_0_8_9_3.c,79 :: 		counter = 0;
0x004A	0x6A18      	CLRF        _counter 
0x004C	0x6A19      	CLRF        _counter+1 
;FIRMWARE_SYA_ver_0_8_9_3.c,80 :: 		}
L_interrupt1:
;FIRMWARE_SYA_ver_0_8_9_3.c,81 :: 		}
L_interrupt0:
;FIRMWARE_SYA_ver_0_8_9_3.c,83 :: 		if((IOCCF.B0 == 1) && (IOCIE_bit == 1)){
0x004E	0x010F      	MOVLB       15
0x0050	0xA11A      	BTFSS       IOCCF, 0, 1
0x0052	0xD006      	BRA         L_interrupt4
0x0054	0x010E      	MOVLB       14
0x0056	0xA9C2      	BTFSS       IOCIE_bit, BitPos(IOCIE_bit+0), 1
0x0058	0xD003      	BRA         L_interrupt4
L__interrupt93:
;FIRMWARE_SYA_ver_0_8_9_3.c,84 :: 		IOCCF.B0 = 0; // Limpiamos la bandera de IOC
0x005A	0x010F      	MOVLB       15
0x005C	0x911A      	BCF         IOCCF, 0, 1
;FIRMWARE_SYA_ver_0_8_9_3.c,85 :: 		interruptC0 = 1; // Ponemos en 1 la bandera de interrupcion en C0
0x005E	0x861A      	BSF         _interruptC0, BitPos(_interruptC0+0) 
;FIRMWARE_SYA_ver_0_8_9_3.c,86 :: 		}
L_interrupt4:
0x0060	0x010F      	MOVLB       15
;FIRMWARE_SYA_ver_0_8_9_3.c,88 :: 		if((IOCCF.B1 == 1) && (IOCIE_bit == 1)){
0x0062	0xA31A      	BTFSS       IOCCF, 1, 1
0x0064	0xD006      	BRA         L_interrupt7
0x0066	0x010E      	MOVLB       14
0x0068	0xA9C2      	BTFSS       IOCIE_bit, BitPos(IOCIE_bit+0), 1
0x006A	0xD003      	BRA         L_interrupt7
L__interrupt92:
;FIRMWARE_SYA_ver_0_8_9_3.c,89 :: 		IOCCF.B1 = 0; // Limpiamos la bandera de IOC
0x006C	0x010F      	MOVLB       15
0x006E	0x931A      	BCF         IOCCF, 1, 1
;FIRMWARE_SYA_ver_0_8_9_3.c,90 :: 		interruptC1 = 1; // Ponemos en 1 la bandera de interrupcion en C0
0x0070	0x881A      	BSF         _interruptC1, BitPos(_interruptC1+0) 
;FIRMWARE_SYA_ver_0_8_9_3.c,91 :: 		}
L_interrupt7:
;FIRMWARE_SYA_ver_0_8_9_3.c,93 :: 		}
L_end_interrupt:
L__interrupt110:
0x0072	0xF000C016  	MOVFF       22, R0
0x0076	0xF001C015  	MOVFF       21, R1
0x007A	0x0011      	RETFIE      1
; end of _interrupt
_InitInterrupt:
;FIRMWARE_SYA_ver_0_8_9_3.c,353 :: 		void InitInterrupt(){
;FIRMWARE_SYA_ver_0_8_9_3.c,355 :: 		PIE0 = 0x30;    // Enable bit de IOC (Interrupt on Change)
0x007C	0x0E30      	MOVLW       48
0x007E	0x010E      	MOVLB       14
0x0080	0x6FC2      	MOVWF       PIE0, 1
;FIRMWARE_SYA_ver_0_8_9_3.c,356 :: 		PIR0 = 0x00;    // Limpiamos la bandera de IOC
0x0082	0x6BCA      	CLRF        PIR0, 1
;FIRMWARE_SYA_ver_0_8_9_3.c,357 :: 		T0CON0 = 0x90;
0x0084	0x0E90      	MOVLW       144
0x0086	0x6ED5      	MOVWF       T0CON0 
;FIRMWARE_SYA_ver_0_8_9_3.c,358 :: 		T0CON1 = 0x40;
0x0088	0x0E40      	MOVLW       64
0x008A	0x6ED6      	MOVWF       T0CON1 
;FIRMWARE_SYA_ver_0_8_9_3.c,359 :: 		TMR0H = 0xB1;
0x008C	0x0EB1      	MOVLW       177
0x008E	0x6ED4      	MOVWF       TMR0H 
;FIRMWARE_SYA_ver_0_8_9_3.c,360 :: 		TMR0L = 0xE0;
0x0090	0x0EE0      	MOVLW       224
0x0092	0x6ED3      	MOVWF       TMR0L 
;FIRMWARE_SYA_ver_0_8_9_3.c,361 :: 		IOCCN = 0x03;   // Activamos las banderas de IOC en Transicion negativa para C0 y C1
0x0094	0x0E03      	MOVLW       3
0x0096	0x010F      	MOVLB       15
0x0098	0x6F1B      	MOVWF       IOCCN, 1
;FIRMWARE_SYA_ver_0_8_9_3.c,362 :: 		IOCCP = 0x03;   // Activamos las banderas de IOC en Transicion positiva para C0 y C1
0x009A	0x0E03      	MOVLW       3
0x009C	0x6F1C      	MOVWF       IOCCP, 1
;FIRMWARE_SYA_ver_0_8_9_3.c,363 :: 		IOCCF = 0x00;   // Limpiamos la bandera de IOC
0x009E	0x6B1A      	CLRF        IOCCF, 1
;FIRMWARE_SYA_ver_0_8_9_3.c,364 :: 		PIR0.TMR0IF = 0;
0x00A0	0x010E      	MOVLB       14
0x00A2	0x9BCA      	BCF         PIR0, 5, 1
;FIRMWARE_SYA_ver_0_8_9_3.c,365 :: 		INTCON = 0xC0;  // Activamos bits de interrupt globales (GIE) y por perifericos (PIE)
0x00A4	0x0EC0      	MOVLW       192
0x00A6	0x6EF2      	MOVWF       INTCON 
;FIRMWARE_SYA_ver_0_8_9_3.c,367 :: 		}
L_end_InitInterrupt:
0x00A8	0x0012      	RETURN      0
; end of _InitInterrupt
_Events:
;FIRMWARE_SYA_ver_0_8_9_3.c,313 :: 		void Events(){
;FIRMWARE_SYA_ver_0_8_9_3.c,315 :: 		if(interruptC0){
0x00AA	0xA61A      	BTFSS       _interruptC0, BitPos(_interruptC0+0) 
0x00AC	0xD009      	BRA         L_Events85
;FIRMWARE_SYA_ver_0_8_9_3.c,317 :: 		if(SWITCH1 == 1){
0x00AE	0xA08F      	BTFSS       PORTC, 0 
0x00B0	0xD003      	BRA         L_Events86
;FIRMWARE_SYA_ver_0_8_9_3.c,319 :: 		sn_PosEdge_1 = 0;
0x00B2	0x941A      	BCF         _sn_PosEdge_1, BitPos(_sn_PosEdge_1+0) 
;FIRMWARE_SYA_ver_0_8_9_3.c,320 :: 		sn_NegEdge_1 = 1;
0x00B4	0x8A1A      	BSF         _sn_NegEdge_1, BitPos(_sn_NegEdge_1+0) 
;FIRMWARE_SYA_ver_0_8_9_3.c,321 :: 		}
0x00B6	0xD002      	BRA         L_Events87
L_Events86:
;FIRMWARE_SYA_ver_0_8_9_3.c,325 :: 		sn_PosEdge_1 = 1;
0x00B8	0x841A      	BSF         _sn_PosEdge_1, BitPos(_sn_PosEdge_1+0) 
;FIRMWARE_SYA_ver_0_8_9_3.c,326 :: 		sn_NegEdge_1 = 0;
0x00BA	0x9A1A      	BCF         _sn_NegEdge_1, BitPos(_sn_NegEdge_1+0) 
;FIRMWARE_SYA_ver_0_8_9_3.c,327 :: 		}
L_Events87:
;FIRMWARE_SYA_ver_0_8_9_3.c,328 :: 		interruptC0 = 0; // Limpiamos la bandera de interrupcion en C0
0x00BC	0x961A      	BCF         _interruptC0, BitPos(_interruptC0+0) 
;FIRMWARE_SYA_ver_0_8_9_3.c,329 :: 		}
0x00BE	0xD00A      	BRA         L_Events88
L_Events85:
;FIRMWARE_SYA_ver_0_8_9_3.c,331 :: 		else if(interruptC1){
0x00C0	0xA81A      	BTFSS       _interruptC1, BitPos(_interruptC1+0) 
0x00C2	0xD008      	BRA         L_Events89
;FIRMWARE_SYA_ver_0_8_9_3.c,333 :: 		if(SWITCH2 == 1){
0x00C4	0xA28F      	BTFSS       PORTC, 1 
0x00C6	0xD003      	BRA         L_Events90
;FIRMWARE_SYA_ver_0_8_9_3.c,335 :: 		sn_PosEdge_2 = 0;
0x00C8	0x921A      	BCF         _sn_PosEdge_2, BitPos(_sn_PosEdge_2+0) 
;FIRMWARE_SYA_ver_0_8_9_3.c,336 :: 		sn_NegEdge_2 = 1;
0x00CA	0x801A      	BSF         _sn_NegEdge_2, BitPos(_sn_NegEdge_2+0) 
;FIRMWARE_SYA_ver_0_8_9_3.c,337 :: 		}
0x00CC	0xD002      	BRA         L_Events91
L_Events90:
;FIRMWARE_SYA_ver_0_8_9_3.c,341 :: 		sn_PosEdge_2 = 1;
0x00CE	0x821A      	BSF         _sn_PosEdge_2, BitPos(_sn_PosEdge_2+0) 
;FIRMWARE_SYA_ver_0_8_9_3.c,342 :: 		sn_NegEdge_2 = 0;
0x00D0	0x901A      	BCF         _sn_NegEdge_2, BitPos(_sn_NegEdge_2+0) 
;FIRMWARE_SYA_ver_0_8_9_3.c,343 :: 		}
L_Events91:
;FIRMWARE_SYA_ver_0_8_9_3.c,344 :: 		interruptC1 = 0; // Limpiamos la bandera de interrupcion en C1
0x00D2	0x981A      	BCF         _interruptC1, BitPos(_interruptC1+0) 
;FIRMWARE_SYA_ver_0_8_9_3.c,345 :: 		}
L_Events89:
L_Events88:
;FIRMWARE_SYA_ver_0_8_9_3.c,347 :: 		}
L_end_Events:
0x00D4	0x0012      	RETURN      0
; end of _Events
_State:
;FIRMWARE_SYA_ver_0_8_9_3.c,150 :: 		void State(){
;FIRMWARE_SYA_ver_0_8_9_3.c,153 :: 		state = next_state;
0x00D6	0xF017C01B  	MOVFF       _next_state, _state
;FIRMWARE_SYA_ver_0_8_9_3.c,155 :: 		switch(state){
0x00DA	0xD094      	BRA         L_State15
;FIRMWARE_SYA_ver_0_8_9_3.c,156 :: 		case 0: // S0 - Todo apagado
L_State17:
;FIRMWARE_SYA_ver_0_8_9_3.c,157 :: 		M1 = 0;
0x00DC	0x9A83      	BCF         LATA, 5 
;FIRMWARE_SYA_ver_0_8_9_3.c,158 :: 		M2 = 0;
0x00DE	0x9087      	BCF         LATE, 0 
;FIRMWARE_SYA_ver_0_8_9_3.c,159 :: 		M3 = 0;
0x00E0	0x9287      	BCF         LATE, 1 
;FIRMWARE_SYA_ver_0_8_9_3.c,160 :: 		sn_GoTo = 0;
0x00E2	0x941C      	BCF         _sn_GoTo, BitPos(_sn_GoTo+0) 
;FIRMWARE_SYA_ver_0_8_9_3.c,162 :: 		if((sn_PosEdge_1 == 1) && (clock0 == 1)){
0x00E4	0xA41A      	BTFSS       _sn_PosEdge_1, BitPos(_sn_PosEdge_1+0) 
0x00E6	0xD005      	BRA         L_State20
0x00E8	0xA21C      	BTFSS       _clock0, BitPos(_clock0+0) 
0x00EA	0xD003      	BRA         L_State20
L__State108:
;FIRMWARE_SYA_ver_0_8_9_3.c,163 :: 		next_state = 6; // Si, pasamos a estado 6
0x00EC	0x0E06      	MOVLW       6
0x00EE	0x6E1B      	MOVWF       _next_state 
;FIRMWARE_SYA_ver_0_8_9_3.c,164 :: 		}
0x00F0	0xD000      	BRA         L_State21
L_State20:
;FIRMWARE_SYA_ver_0_8_9_3.c,167 :: 		}
L_State21:
;FIRMWARE_SYA_ver_0_8_9_3.c,168 :: 		break;
0x00F2	0xD09F      	BRA         L_State16
;FIRMWARE_SYA_ver_0_8_9_3.c,169 :: 		case 1: // S1 - Grupo de trabajo 1 110
L_State22:
;FIRMWARE_SYA_ver_0_8_9_3.c,170 :: 		M1 = 1;
0x00F4	0x8A83      	BSF         LATA, 5 
;FIRMWARE_SYA_ver_0_8_9_3.c,171 :: 		M2 = 1;
0x00F6	0x8087      	BSF         LATE, 0 
;FIRMWARE_SYA_ver_0_8_9_3.c,172 :: 		M3 = 0;
0x00F8	0x9287      	BCF         LATE, 1 
;FIRMWARE_SYA_ver_0_8_9_3.c,173 :: 		GT1 = 1;
0x00FA	0x881C      	BSF         _GT1, BitPos(_GT1+0) 
;FIRMWARE_SYA_ver_0_8_9_3.c,174 :: 		GT2 = 0; // Si comentarizo esto se rompe el codigo
0x00FC	0x961C      	BCF         _GT2, BitPos(_GT2+0) 
;FIRMWARE_SYA_ver_0_8_9_3.c,175 :: 		GT3 = 0; // (why tho???)
0x00FE	0x9E1A      	BCF         _GT3, BitPos(_GT3+0) 
;FIRMWARE_SYA_ver_0_8_9_3.c,177 :: 		if((sn_NegEdge_1) && (clock0 == 1)){
0x0100	0xAA1A      	BTFSS       _sn_NegEdge_1, BitPos(_sn_NegEdge_1+0) 
0x0102	0xD004      	BRA         L_State25
0x0104	0xA21C      	BTFSS       _clock0, BitPos(_clock0+0) 
0x0106	0xD002      	BRA         L_State25
L__State107:
;FIRMWARE_SYA_ver_0_8_9_3.c,179 :: 		next_state = 0;
0x0108	0x6A1B      	CLRF        _next_state 
;FIRMWARE_SYA_ver_0_8_9_3.c,181 :: 		}
0x010A	0xD007      	BRA         L_State26
L_State25:
;FIRMWARE_SYA_ver_0_8_9_3.c,183 :: 		else if((sn_PosEdge_2) && (clock0 == 1)){
0x010C	0xA21A      	BTFSS       _sn_PosEdge_2, BitPos(_sn_PosEdge_2+0) 
0x010E	0xD005      	BRA         L_State29
0x0110	0xA21C      	BTFSS       _clock0, BitPos(_clock0+0) 
0x0112	0xD003      	BRA         L_State29
L__State106:
;FIRMWARE_SYA_ver_0_8_9_3.c,185 :: 		next_state = 4;
0x0114	0x0E04      	MOVLW       4
0x0116	0x6E1B      	MOVWF       _next_state 
;FIRMWARE_SYA_ver_0_8_9_3.c,186 :: 		}
0x0118	0xD000      	BRA         L_State30
L_State29:
;FIRMWARE_SYA_ver_0_8_9_3.c,191 :: 		}
L_State30:
L_State26:
;FIRMWARE_SYA_ver_0_8_9_3.c,192 :: 		break;
0x011A	0xD08B      	BRA         L_State16
;FIRMWARE_SYA_ver_0_8_9_3.c,193 :: 		case 2: // S2 - Grupo de trabajo 2 011
L_State31:
;FIRMWARE_SYA_ver_0_8_9_3.c,194 :: 		M1 = 0;
0x011C	0x9A83      	BCF         LATA, 5 
;FIRMWARE_SYA_ver_0_8_9_3.c,195 :: 		M2 = 1;
0x011E	0x8087      	BSF         LATE, 0 
;FIRMWARE_SYA_ver_0_8_9_3.c,196 :: 		M3 = 1;
0x0120	0x8287      	BSF         LATE, 1 
;FIRMWARE_SYA_ver_0_8_9_3.c,197 :: 		GT1 = 0; // Trouble
0x0122	0x981C      	BCF         _GT1, BitPos(_GT1+0) 
;FIRMWARE_SYA_ver_0_8_9_3.c,198 :: 		GT2 = 1;
0x0124	0x861C      	BSF         _GT2, BitPos(_GT2+0) 
;FIRMWARE_SYA_ver_0_8_9_3.c,199 :: 		GT3 = 0; // Here comes trouble
0x0126	0x9E1A      	BCF         _GT3, BitPos(_GT3+0) 
;FIRMWARE_SYA_ver_0_8_9_3.c,201 :: 		if((sn_NegEdge_1) && (clock0 == 1)){
0x0128	0xAA1A      	BTFSS       _sn_NegEdge_1, BitPos(_sn_NegEdge_1+0) 
0x012A	0xD004      	BRA         L_State34
0x012C	0xA21C      	BTFSS       _clock0, BitPos(_clock0+0) 
0x012E	0xD002      	BRA         L_State34
L__State105:
;FIRMWARE_SYA_ver_0_8_9_3.c,203 :: 		next_state = 0;
0x0130	0x6A1B      	CLRF        _next_state 
;FIRMWARE_SYA_ver_0_8_9_3.c,204 :: 		}
0x0132	0xD007      	BRA         L_State35
L_State34:
;FIRMWARE_SYA_ver_0_8_9_3.c,206 :: 		else if((sn_PosEdge_2) && (clock0 == 1)){
0x0134	0xA21A      	BTFSS       _sn_PosEdge_2, BitPos(_sn_PosEdge_2+0) 
0x0136	0xD005      	BRA         L_State38
0x0138	0xA21C      	BTFSS       _clock0, BitPos(_clock0+0) 
0x013A	0xD003      	BRA         L_State38
L__State104:
;FIRMWARE_SYA_ver_0_8_9_3.c,208 :: 		next_state = 4;
0x013C	0x0E04      	MOVLW       4
0x013E	0x6E1B      	MOVWF       _next_state 
;FIRMWARE_SYA_ver_0_8_9_3.c,209 :: 		}
0x0140	0xD000      	BRA         L_State39
L_State38:
;FIRMWARE_SYA_ver_0_8_9_3.c,214 :: 		}
L_State39:
L_State35:
;FIRMWARE_SYA_ver_0_8_9_3.c,215 :: 		break;
0x0142	0xD077      	BRA         L_State16
;FIRMWARE_SYA_ver_0_8_9_3.c,216 :: 		case 3: // S3 - Grupo de trabajo 3 101
L_State40:
;FIRMWARE_SYA_ver_0_8_9_3.c,217 :: 		M1 = 1;
0x0144	0x8A83      	BSF         LATA, 5 
;FIRMWARE_SYA_ver_0_8_9_3.c,218 :: 		M2 = 0;
0x0146	0x9087      	BCF         LATE, 0 
;FIRMWARE_SYA_ver_0_8_9_3.c,219 :: 		M3 = 1;
0x0148	0x8287      	BSF         LATE, 1 
;FIRMWARE_SYA_ver_0_8_9_3.c,220 :: 		GT1 = 0; // Way way more
0x014A	0x981C      	BCF         _GT1, BitPos(_GT1+0) 
;FIRMWARE_SYA_ver_0_8_9_3.c,221 :: 		GT2 = 0; // trouble
0x014C	0x961C      	BCF         _GT2, BitPos(_GT2+0) 
;FIRMWARE_SYA_ver_0_8_9_3.c,222 :: 		GT3 = 1;
0x014E	0x8E1A      	BSF         _GT3, BitPos(_GT3+0) 
;FIRMWARE_SYA_ver_0_8_9_3.c,224 :: 		if((sn_NegEdge_1) && (clock0 == 1)){
0x0150	0xAA1A      	BTFSS       _sn_NegEdge_1, BitPos(_sn_NegEdge_1+0) 
0x0152	0xD004      	BRA         L_State43
0x0154	0xA21C      	BTFSS       _clock0, BitPos(_clock0+0) 
0x0156	0xD002      	BRA         L_State43
L__State103:
;FIRMWARE_SYA_ver_0_8_9_3.c,226 :: 		next_state = 0;
0x0158	0x6A1B      	CLRF        _next_state 
;FIRMWARE_SYA_ver_0_8_9_3.c,227 :: 		}
0x015A	0xD007      	BRA         L_State44
L_State43:
;FIRMWARE_SYA_ver_0_8_9_3.c,229 :: 		else if((sn_PosEdge_2) && (clock0 == 1)){
0x015C	0xA21A      	BTFSS       _sn_PosEdge_2, BitPos(_sn_PosEdge_2+0) 
0x015E	0xD005      	BRA         L_State47
0x0160	0xA21C      	BTFSS       _clock0, BitPos(_clock0+0) 
0x0162	0xD003      	BRA         L_State47
L__State102:
;FIRMWARE_SYA_ver_0_8_9_3.c,231 :: 		next_state = 4;
0x0164	0x0E04      	MOVLW       4
0x0166	0x6E1B      	MOVWF       _next_state 
;FIRMWARE_SYA_ver_0_8_9_3.c,232 :: 		}
0x0168	0xD000      	BRA         L_State48
L_State47:
;FIRMWARE_SYA_ver_0_8_9_3.c,237 :: 		}
L_State48:
L_State44:
;FIRMWARE_SYA_ver_0_8_9_3.c,238 :: 		break;
0x016A	0xD063      	BRA         L_State16
;FIRMWARE_SYA_ver_0_8_9_3.c,239 :: 		case 4: // S4 - Grupo de trabajo 4 111
L_State49:
;FIRMWARE_SYA_ver_0_8_9_3.c,240 :: 		M1 = 1;
0x016C	0x8A83      	BSF         LATA, 5 
;FIRMWARE_SYA_ver_0_8_9_3.c,241 :: 		M2 = 1;
0x016E	0x8087      	BSF         LATE, 0 
;FIRMWARE_SYA_ver_0_8_9_3.c,242 :: 		M3 = 1;
0x0170	0x8287      	BSF         LATE, 1 
;FIRMWARE_SYA_ver_0_8_9_3.c,244 :: 		if((sn_NegEdge_1) && (clock0 == 1)){
0x0172	0xAA1A      	BTFSS       _sn_NegEdge_1, BitPos(_sn_NegEdge_1+0) 
0x0174	0xD004      	BRA         L_State52
0x0176	0xA21C      	BTFSS       _clock0, BitPos(_clock0+0) 
0x0178	0xD002      	BRA         L_State52
L__State101:
;FIRMWARE_SYA_ver_0_8_9_3.c,245 :: 		next_state = 0;
0x017A	0x6A1B      	CLRF        _next_state 
;FIRMWARE_SYA_ver_0_8_9_3.c,246 :: 		}
0x017C	0xD008      	BRA         L_State53
L_State52:
;FIRMWARE_SYA_ver_0_8_9_3.c,247 :: 		else if((sn_NegEdge_2) && (clock0 == 1)){
0x017E	0xA01A      	BTFSS       _sn_NegEdge_2, BitPos(_sn_NegEdge_2+0) 
0x0180	0xD006      	BRA         L_State56
0x0182	0xA21C      	BTFSS       _clock0, BitPos(_clock0+0) 
0x0184	0xD004      	BRA         L_State56
L__State100:
;FIRMWARE_SYA_ver_0_8_9_3.c,249 :: 		next_state = 5;
0x0186	0x0E05      	MOVLW       5
0x0188	0x6E1B      	MOVWF       _next_state 
;FIRMWARE_SYA_ver_0_8_9_3.c,250 :: 		sn_GoTo = 1; // Ponemos en 1 la señal de transicion
0x018A	0x841C      	BSF         _sn_GoTo, BitPos(_sn_GoTo+0) 
;FIRMWARE_SYA_ver_0_8_9_3.c,251 :: 		}
0x018C	0xD000      	BRA         L_State57
L_State56:
;FIRMWARE_SYA_ver_0_8_9_3.c,256 :: 		}
L_State57:
L_State53:
;FIRMWARE_SYA_ver_0_8_9_3.c,257 :: 		break;
0x018E	0xD051      	BRA         L_State16
;FIRMWARE_SYA_ver_0_8_9_3.c,258 :: 		case 5: // S5 - Estado de transicion para flanco negativo 2
L_State58:
;FIRMWARE_SYA_ver_0_8_9_3.c,260 :: 		if((sn_GoTo == 1) && (GT1 == 1) && (clock0 == 1)){
0x0190	0xA41C      	BTFSS       _sn_GoTo, BitPos(_sn_GoTo+0) 
0x0192	0xD007      	BRA         L_State61
0x0194	0xA81C      	BTFSS       _GT1, BitPos(_GT1+0) 
0x0196	0xD005      	BRA         L_State61
0x0198	0xA21C      	BTFSS       _clock0, BitPos(_clock0+0) 
0x019A	0xD003      	BRA         L_State61
L__State99:
;FIRMWARE_SYA_ver_0_8_9_3.c,261 :: 		next_state = 2;
0x019C	0x0E02      	MOVLW       2
0x019E	0x6E1B      	MOVWF       _next_state 
;FIRMWARE_SYA_ver_0_8_9_3.c,262 :: 		}
0x01A0	0xD012      	BRA         L_State62
L_State61:
;FIRMWARE_SYA_ver_0_8_9_3.c,263 :: 		else if((sn_GoTo == 1) && (GT2 == 1) && (clock0 == 1)){
0x01A2	0xA41C      	BTFSS       _sn_GoTo, BitPos(_sn_GoTo+0) 
0x01A4	0xD007      	BRA         L_State65
0x01A6	0xA61C      	BTFSS       _GT2, BitPos(_GT2+0) 
0x01A8	0xD005      	BRA         L_State65
0x01AA	0xA21C      	BTFSS       _clock0, BitPos(_clock0+0) 
0x01AC	0xD003      	BRA         L_State65
L__State98:
;FIRMWARE_SYA_ver_0_8_9_3.c,264 :: 		next_state = 3;
0x01AE	0x0E03      	MOVLW       3
0x01B0	0x6E1B      	MOVWF       _next_state 
;FIRMWARE_SYA_ver_0_8_9_3.c,265 :: 		}
0x01B2	0xD009      	BRA         L_State66
L_State65:
;FIRMWARE_SYA_ver_0_8_9_3.c,266 :: 		else if((sn_GoTo == 1) && (GT3 == 1) && (clock0 == 1)){
0x01B4	0xA41C      	BTFSS       _sn_GoTo, BitPos(_sn_GoTo+0) 
0x01B6	0xD007      	BRA         L_State69
0x01B8	0xAE1A      	BTFSS       _GT3, BitPos(_GT3+0) 
0x01BA	0xD005      	BRA         L_State69
0x01BC	0xA21C      	BTFSS       _clock0, BitPos(_clock0+0) 
0x01BE	0xD003      	BRA         L_State69
L__State97:
;FIRMWARE_SYA_ver_0_8_9_3.c,267 :: 		next_state = 1;
0x01C0	0x0E01      	MOVLW       1
0x01C2	0x6E1B      	MOVWF       _next_state 
;FIRMWARE_SYA_ver_0_8_9_3.c,268 :: 		}
0x01C4	0xD000      	BRA         L_State70
L_State69:
;FIRMWARE_SYA_ver_0_8_9_3.c,273 :: 		}
L_State70:
L_State66:
L_State62:
;FIRMWARE_SYA_ver_0_8_9_3.c,274 :: 		break;
0x01C6	0xD035      	BRA         L_State16
;FIRMWARE_SYA_ver_0_8_9_3.c,275 :: 		case 6: // S6 - Estado de transicion para flanco positivo
L_State71:
;FIRMWARE_SYA_ver_0_8_9_3.c,276 :: 		if(sn_PosEdge_1){
0x01C8	0xA41A      	BTFSS       _sn_PosEdge_1, BitPos(_sn_PosEdge_1+0) 
0x01CA	0xD01B      	BRA         L_State72
;FIRMWARE_SYA_ver_0_8_9_3.c,278 :: 		if((GT1) && (clock0 == 1)){
0x01CC	0xA81C      	BTFSS       _GT1, BitPos(_GT1+0) 
0x01CE	0xD007      	BRA         L_State75
0x01D0	0xA21C      	BTFSS       _clock0, BitPos(_clock0+0) 
0x01D2	0xD005      	BRA         L_State75
L__State96:
;FIRMWARE_SYA_ver_0_8_9_3.c,280 :: 		next_state = 2;
0x01D4	0x0E02      	MOVLW       2
0x01D6	0x6E1B      	MOVWF       _next_state 
;FIRMWARE_SYA_ver_0_8_9_3.c,281 :: 		GT2 = 0; // DO NOT
0x01D8	0x961C      	BCF         _GT2, BitPos(_GT2+0) 
;FIRMWARE_SYA_ver_0_8_9_3.c,282 :: 		GT3 = 0; // DELETE !!!!
0x01DA	0x9E1A      	BCF         _GT3, BitPos(_GT3+0) 
;FIRMWARE_SYA_ver_0_8_9_3.c,283 :: 		}
0x01DC	0xD012      	BRA         L_State76
L_State75:
;FIRMWARE_SYA_ver_0_8_9_3.c,285 :: 		else if((GT2) && (clock0 == 1)){
0x01DE	0xA61C      	BTFSS       _GT2, BitPos(_GT2+0) 
0x01E0	0xD007      	BRA         L_State79
0x01E2	0xA21C      	BTFSS       _clock0, BitPos(_clock0+0) 
0x01E4	0xD005      	BRA         L_State79
L__State95:
;FIRMWARE_SYA_ver_0_8_9_3.c,287 :: 		next_state = 3;
0x01E6	0x0E03      	MOVLW       3
0x01E8	0x6E1B      	MOVWF       _next_state 
;FIRMWARE_SYA_ver_0_8_9_3.c,288 :: 		GT1 = 0; // DO NOT
0x01EA	0x981C      	BCF         _GT1, BitPos(_GT1+0) 
;FIRMWARE_SYA_ver_0_8_9_3.c,289 :: 		GT3 = 0; // DELETE !!!!
0x01EC	0x9E1A      	BCF         _GT3, BitPos(_GT3+0) 
;FIRMWARE_SYA_ver_0_8_9_3.c,290 :: 		}
0x01EE	0xD009      	BRA         L_State80
L_State79:
;FIRMWARE_SYA_ver_0_8_9_3.c,292 :: 		else if((GT3) && (clock0 == 1)){
0x01F0	0xAE1A      	BTFSS       _GT3, BitPos(_GT3+0) 
0x01F2	0xD007      	BRA         L_State83
0x01F4	0xA21C      	BTFSS       _clock0, BitPos(_clock0+0) 
0x01F6	0xD005      	BRA         L_State83
L__State94:
;FIRMWARE_SYA_ver_0_8_9_3.c,294 :: 		next_state = 1;
0x01F8	0x0E01      	MOVLW       1
0x01FA	0x6E1B      	MOVWF       _next_state 
;FIRMWARE_SYA_ver_0_8_9_3.c,295 :: 		GT1 = 0; // DO NOT
0x01FC	0x981C      	BCF         _GT1, BitPos(_GT1+0) 
;FIRMWARE_SYA_ver_0_8_9_3.c,296 :: 		GT2 = 0; // DELETE !!!!
0x01FE	0x961C      	BCF         _GT2, BitPos(_GT2+0) 
;FIRMWARE_SYA_ver_0_8_9_3.c,297 :: 		}
0x0200	0xD000      	BRA         L_State84
L_State83:
;FIRMWARE_SYA_ver_0_8_9_3.c,302 :: 		}
L_State84:
L_State80:
L_State76:
;FIRMWARE_SYA_ver_0_8_9_3.c,303 :: 		}
L_State72:
;FIRMWARE_SYA_ver_0_8_9_3.c,304 :: 		break;
0x0202	0xD017      	BRA         L_State16
;FIRMWARE_SYA_ver_0_8_9_3.c,305 :: 		}
L_State15:
0x0204	0x5017      	MOVF        _state, 0 
0x0206	0x0A00      	XORLW       0
0x0208	0xB4D8      	BTFSC       STATUS, 2 
0x020A	0xD768      	BRA         L_State17
0x020C	0x5017      	MOVF        _state, 0 
0x020E	0x0A01      	XORLW       1
0x0210	0xB4D8      	BTFSC       STATUS, 2 
0x0212	0xD770      	BRA         L_State22
0x0214	0x5017      	MOVF        _state, 0 
0x0216	0x0A02      	XORLW       2
0x0218	0xE081      	BZ          L_State31
0x021A	0x5017      	MOVF        _state, 0 
0x021C	0x0A03      	XORLW       3
0x021E	0xE092      	BZ          L_State40
0x0220	0x5017      	MOVF        _state, 0 
0x0222	0x0A04      	XORLW       4
0x0224	0xE0A3      	BZ          L_State49
0x0226	0x5017      	MOVF        _state, 0 
0x0228	0x0A05      	XORLW       5
0x022A	0xE0B2      	BZ          L_State58
0x022C	0x5017      	MOVF        _state, 0 
0x022E	0x0A06      	XORLW       6
0x0230	0xE0CB      	BZ          L_State71
L_State16:
;FIRMWARE_SYA_ver_0_8_9_3.c,307 :: 		}
L_end_State:
0x0232	0x0012      	RETURN      0
; end of _State
___CC2DW:
;__Lib_System_xxK40.c,22 :: 		
;__Lib_System_xxK40.c,24 :: 		
0x0234	0x8E81      	BSF         NVMCON1, 7, 0
;__Lib_System_xxK40.c,25 :: 		
_CC2DL_Loop1:
;__Lib_System_xxK40.c,26 :: 		
0x0236	0x0009      	TBLRD*+
;__Lib_System_xxK40.c,27 :: 		
0x0238	0xFFE6CFF5  	MOVFF       TABLAT, POSTINC1
;__Lib_System_xxK40.c,28 :: 		
0x023C	0x0600      	DECF        R0, 1, 0
;__Lib_System_xxK40.c,29 :: 		
0x023E	0xE1FB      	BNZ         _CC2DL_Loop1
;__Lib_System_xxK40.c,30 :: 		
0x0240	0x0601      	DECF        R1, 1, 0
;__Lib_System_xxK40.c,31 :: 		
0x0242	0xE1F9      	BNZ         _CC2DL_Loop1
;__Lib_System_xxK40.c,33 :: 		
L_end___CC2DW:
0x0244	0x0012      	RETURN      0
; end of ___CC2DW
_InitMCU:
;FIRMWARE_SYA_ver_0_8_9_3.c,373 :: 		void InitMCU(){
;FIRMWARE_SYA_ver_0_8_9_3.c,375 :: 		ADCON1 = 0x0F; // Desactivamos ADC
0x0246	0x0E0F      	MOVLW       15
0x0248	0x010F      	MOVLB       15
0x024A	0x6F59      	MOVWF       ADCON1, 1
;FIRMWARE_SYA_ver_0_8_9_3.c,376 :: 		ANSELC = 0;    // Ponemos en modo digital al puerto C
0x024C	0x6B21      	CLRF        ANSELC, 1
;FIRMWARE_SYA_ver_0_8_9_3.c,377 :: 		ANSELE = 0;    //                ''                 E
0x024E	0x6B2E      	CLRF        ANSELE, 1
;FIRMWARE_SYA_ver_0_8_9_3.c,378 :: 		ANSELA = 0;    //                ''                 A
0x0250	0x6B11      	CLRF        ANSELA, 1
;FIRMWARE_SYA_ver_0_8_9_3.c,380 :: 		TRISC = 0x03;  // Ponemos en modo de entrada a C0 y C1, los demas como salida
0x0252	0x0E03      	MOVLW       3
0x0254	0x6E8A      	MOVWF       TRISC 
;FIRMWARE_SYA_ver_0_8_9_3.c,381 :: 		TRISE = 0x00;  // Ponemos en modo salida al puerto E
0x0256	0x6A8C      	CLRF        TRISE 
;FIRMWARE_SYA_ver_0_8_9_3.c,382 :: 		TRISA = 0x80;  //                ''                A
0x0258	0x0E80      	MOVLW       128
0x025A	0x6E88      	MOVWF       TRISA 
;FIRMWARE_SYA_ver_0_8_9_3.c,384 :: 		PORTC = 0x00;  // Ponemos en linea baja en puerto C
0x025C	0x6A8F      	CLRF        PORTC 
;FIRMWARE_SYA_ver_0_8_9_3.c,385 :: 		PORTE = 0x00;  //                ''             E
0x025E	0x6A91      	CLRF        PORTE 
;FIRMWARE_SYA_ver_0_8_9_3.c,386 :: 		PORTA = 0x10;  // Ponemos en linea alta en A4
0x0260	0x0E10      	MOVLW       16
0x0262	0x6E8D      	MOVWF       PORTA 
;FIRMWARE_SYA_ver_0_8_9_3.c,388 :: 		LATC = 0x00;   // Dejamos en cero el registro del puerto C
0x0264	0x6A85      	CLRF        LATC 
;FIRMWARE_SYA_ver_0_8_9_3.c,389 :: 		LATE = 0x00;   //                ''                      E
0x0266	0x6A87      	CLRF        LATE 
;FIRMWARE_SYA_ver_0_8_9_3.c,390 :: 		LATA = 0x10;   // Dejamos en 1 al pin A4
0x0268	0x0E10      	MOVLW       16
0x026A	0x6E83      	MOVWF       LATA 
;FIRMWARE_SYA_ver_0_8_9_3.c,392 :: 		WPUC = 0x03;   // Activamos el pull-up interno de C0 y C1
0x026C	0x0E03      	MOVLW       3
0x026E	0x6F20      	MOVWF       WPUC, 1
;FIRMWARE_SYA_ver_0_8_9_3.c,393 :: 		INLVLC = 0x03; // Desactivamos valores TTL para C0 y C1 asumiento valores CMOS
0x0270	0x0E03      	MOVLW       3
0x0272	0x6F1D      	MOVWF       INLVLC, 1
;FIRMWARE_SYA_ver_0_8_9_3.c,394 :: 		CM1CON0 = 0x00; // Desactivamos el comparador 1
0x0274	0x6B39      	CLRF        CM1CON0, 1
;FIRMWARE_SYA_ver_0_8_9_3.c,395 :: 		CM2CON0 = 0x00; // Desactivamos el comparador 2
0x0276	0x6B35      	CLRF        CM2CON0, 1
;FIRMWARE_SYA_ver_0_8_9_3.c,397 :: 		once = TRUE;   // Seteo de la condicion para lazo
0x0278	0x801C      	BSF         _once, BitPos(_once+0) 
;FIRMWARE_SYA_ver_0_8_9_3.c,399 :: 		}
L_end_InitMCU:
0x027A	0x0012      	RETURN      0
; end of _InitMCU
_main:
0x027C	0x6A17      	CLRF        _state 
0x027E	0x6A18      	CLRF        _counter 
0x0280	0x6A19      	CLRF        25 
;FIRMWARE_SYA_ver_0_8_9_3.c,99 :: 		void main(){
;FIRMWARE_SYA_ver_0_8_9_3.c,101 :: 		InitMCU();       // MCU pin/reg config
0x0282	0xDFE1      	RCALL       _InitMCU
;FIRMWARE_SYA_ver_0_8_9_3.c,102 :: 		InitInterrupt(); // MCU interrupt config
0x0284	0xDEFB      	RCALL       _InitInterrupt
;FIRMWARE_SYA_ver_0_8_9_3.c,114 :: 		if(flag_init){
0x0286	0xAC1A      	BTFSS       _flag_init, BitPos(_flag_init+0) 
0x0288	0xD005      	BRA         L_main8
;FIRMWARE_SYA_ver_0_8_9_3.c,115 :: 		GT1 = 1;
0x028A	0x881C      	BSF         _GT1, BitPos(_GT1+0) 
;FIRMWARE_SYA_ver_0_8_9_3.c,116 :: 		GT2 = 0;
0x028C	0x961C      	BCF         _GT2, BitPos(_GT2+0) 
;FIRMWARE_SYA_ver_0_8_9_3.c,117 :: 		GT3 = 0;
0x028E	0x9E1A      	BCF         _GT3, BitPos(_GT3+0) 
;FIRMWARE_SYA_ver_0_8_9_3.c,118 :: 		M4 = 1;
0x0290	0x8487      	BSF         LATE, 2 
;FIRMWARE_SYA_ver_0_8_9_3.c,119 :: 		flag_init = 0;
0x0292	0x9C1A      	BCF         _flag_init, BitPos(_flag_init+0) 
;FIRMWARE_SYA_ver_0_8_9_3.c,120 :: 		}
L_main8:
;FIRMWARE_SYA_ver_0_8_9_3.c,122 :: 		do{
L_main9:
;FIRMWARE_SYA_ver_0_8_9_3.c,123 :: 		Events(); // Initialize
0x0294	0xDF0A      	RCALL       _Events
;FIRMWARE_SYA_ver_0_8_9_3.c,124 :: 		State();  // functions
0x0296	0xDF1F      	RCALL       _State
;FIRMWARE_SYA_ver_0_8_9_3.c,125 :: 		}while(1);
0x0298	0xD7FD      	BRA         L_main9
;FIRMWARE_SYA_ver_0_8_9_3.c,127 :: 		}
L_end_main:
0x029A	0xD7FF      	BRA         $+0
; end of _main
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0008     [116]    _interrupt
0x007C      [46]    _InitInterrupt
0x00AA      [44]    _Events
0x00D6     [350]    _State
0x0234      [18]    ___CC2DW
0x0246      [54]    _InitMCU
0x027C      [32]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [1]    R0
0x0001       [1]    R1
0x0002       [1]    R2
0x0003       [1]    R3
0x0004       [1]    R4
0x0005       [1]    R5
0x0006       [1]    R6
0x0007       [1]    R7
0x0008       [1]    R8
0x0009       [1]    R9
0x000A       [1]    R10
0x000B       [1]    R11
0x000C       [1]    R12
0x000D       [1]    R13
0x000E       [1]    R14
0x000F       [1]    R15
0x0010       [1]    R16
0x0011       [1]    R17
0x0012       [1]    R18
0x0013       [1]    R19
0x0014       [1]    R20
0x0017       [1]    _state
0x0018       [2]    _counter
0x001A       [0]    _sn_NegEdge_2
0x001A       [0]    _flag_init
0x001A       [0]    _interruptC0
0x001A       [0]    _interruptC1
0x001A       [0]    _sn_PosEdge_1
0x001A       [0]    _sn_NegEdge_1
0x001A       [0]    _GT3
0x001A       [0]    _sn_PosEdge_2
0x001B       [1]    _next_state
0x001C       [0]    _GT1
0x001C       [0]    _clock0
0x001C       [0]    _sn_GoTo
0x001C       [0]    _GT2
0x001C       [0]    _once
0x0EC2       [0]    IOCIE_bit
0x0EC2       [1]    PIE0
0x0ECA       [1]    PIR0
0x0F11       [1]    ANSELA
0x0F1A       [1]    IOCCF
0x0F1B       [1]    IOCCN
0x0F1C       [1]    IOCCP
0x0F1D       [1]    INLVLC
0x0F20       [1]    WPUC
0x0F21       [1]    ANSELC
0x0F2E       [1]    ANSELE
0x0F35       [1]    CM2CON0
0x0F39       [1]    CM1CON0
0x0F59       [1]    ADCON1
0x0F81       [1]    NVMCON1
0x0F83       [1]    LATA
0x0F85       [1]    LATC
0x0F87       [1]    LATE
0x0F88       [1]    TRISA
0x0F8A       [1]    TRISC
0x0F8C       [1]    TRISE
0x0F8D       [1]    PORTA
0x0F8F       [1]    PORTC
0x0F91       [1]    PORTE
0x0FD3       [1]    TMR0L
0x0FD4       [1]    TMR0H
0x0FD5       [1]    T0CON0
0x0FD6       [1]    T0CON1
0x0FD8       [1]    STATUS
0x0FD9       [1]    FSR2L
0x0FDA       [1]    FSR2H
0x0FDE       [1]    POSTINC2
0x0FE0       [1]    BSR
0x0FE1       [1]    FSR1L
0x0FE2       [1]    FSR1H
0x0FE4       [1]    PREINC1
0x0FE6       [1]    POSTINC1
0x0FE7       [1]    INDF1
0x0FE8       [1]    WREG
0x0FE9       [1]    FSR0L
0x0FEA       [1]    FSR0H
0x0FEE       [1]    POSTINC0
0x0FF2       [1]    INTCON
0x0FF3       [1]    PRODL
0x0FF4       [1]    PRODH
0x0FF5       [1]    TABLAT
0x0FF6       [1]    TBLPTRL
0x0FF7       [1]    TBLPTRH
0x0FF8       [1]    TBLPTRU
