Flow report for ALU
Wed Nov 08 12:50:42 2023
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; Flow Summary                                                           ;
+---------------------------+--------------------------------------------+
; Flow Status               ; Successful - Wed Nov 08 12:50:42 2023      ;
; Quartus II 64-Bit Version ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name             ; ALU                                        ;
; Top-level Entity Name     ; ALU                                        ;
; Family                    ; MAX II                                     ;
; Device                    ; EPM240T100C5                               ;
; Timing Models             ; Final                                      ;
; Total logic elements      ; 30 / 240 ( 13 % )                          ;
; Total pins                ; 17 / 80 ( 21 % )                           ;
; Total virtual pins        ; 0                                          ;
; UFM blocks                ; 0 / 1 ( 0 % )                              ;
+---------------------------+--------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 11/07/2023 21:45:16 ;
; Main task         ; Compilation         ;
; Revision Name     ; ALU                 ;
+-------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                                       ;
+---------------------------------------+-------------------------------------------------------------------------------------------------+---------------+-------------+----------------+
; Assignment Name                       ; Value                                                                                           ; Default Value ; Entity Name ; Section Id     ;
+---------------------------------------+-------------------------------------------------------------------------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID                 ; 58220866841013.169941511613136                                                                  ; --            ; --          ; --             ;
; EDA_GENERATE_FUNCTIONAL_NETLIST       ; On                                                                                              ; --            ; --          ; eda_simulation ;
; EDA_NETLIST_WRITER_OUTPUT_DIR         ; C:/Users/EnriqueMV/Desktop/Fes-Aragon/5toSemestre/lab_diseño_logico/Practica_7/simulation/qsim/ ; --            ; --          ; eda_simulation ;
; EDA_OUTPUT_DATA_FORMAT                ; Verilog Hdl                                                                                     ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                   ; ModelSim-Altera (Verilog)                                                                       ; <None>        ; --          ; --             ;
; MAX_CORE_JUNCTION_TEMP                ; 85                                                                                              ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP                ; 0                                                                                               ; --            ; --          ; --             ;
; POWER_EXT_SUPPLY_VOLTAGE_TO_REGULATOR ; 3.3V                                                                                            ; --            ; --          ; --             ;
; PROJECT_OUTPUT_DIRECTORY              ; output_files                                                                                    ; --            ; --          ; --             ;
+---------------------------------------+-------------------------------------------------------------------------------------------------+---------------+-------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:02     ; 1.0                     ; 4585 MB             ; 00:00:01                           ;
; Fitter                    ; 00:00:02     ; 1.0                     ; 4823 MB             ; 00:00:02                           ;
; Assembler                 ; 00:00:01     ; 1.0                     ; 4545 MB             ; 00:00:01                           ;
; TimeQuest Timing Analyzer ; 00:00:01     ; 1.0                     ; 4540 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 4500 MB             ; 00:00:00                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 4523 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 4522 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 4522 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 4522 MB             ; 00:00:01                           ;
; Total                     ; 00:00:11     ; --                      ; --                  ; 00:00:09                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+---------------------------+------------------+-----------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+---------------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis      ; DESKTOP-GHEN1BD  ; Windows 7 ; 6.2        ; x86_64         ;
; Fitter                    ; DESKTOP-GHEN1BD  ; Windows 7 ; 6.2        ; x86_64         ;
; Assembler                 ; DESKTOP-GHEN1BD  ; Windows 7 ; 6.2        ; x86_64         ;
; TimeQuest Timing Analyzer ; DESKTOP-GHEN1BD  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; DESKTOP-GHEN1BD  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; DESKTOP-GHEN1BD  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; DESKTOP-GHEN1BD  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; DESKTOP-GHEN1BD  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; DESKTOP-GHEN1BD  ; Windows 7 ; 6.2        ; x86_64         ;
+---------------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU
quartus_fit --read_settings_files=off --write_settings_files=off ALU -c ALU
quartus_asm --read_settings_files=off --write_settings_files=off ALU -c ALU
quartus_sta ALU -c ALU
quartus_eda --read_settings_files=off --write_settings_files=off ALU -c ALU
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog ALU -c ALU --vector_source=C:/Users/USER/Desktop/Fes-Aragon/5toSemestre/lab_diseño_logico/Practica_7/Waveform.vwf --testbench_file=C:/Users/USER/Desktop/Fes-Aragon/5toSemestre/lab_diseño_logico/Practica_7/simulation/qsim/Waveform.vwf.vt
quartus_eda --functional=on --flatten_buses=off --simulation=on --tool=modelsim_oem --format=verilog --output_directory=C:/Users/USER/Desktop/Fes-Aragon/5toSemestre/lab_diseño_logico/Practica_7/simulation/qsim/ ALU -c ALU
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog ALU -c ALU --vector_source=C:/Users/USER/Desktop/Fes-Aragon/5toSemestre/lab_diseño_logico/Practica_7/Waveform.vwf --testbench_file=C:/Users/USER/Desktop/Fes-Aragon/5toSemestre/lab_diseño_logico/Practica_7/simulation/qsim/Waveform.vwf.vt
quartus_eda --functional=on --flatten_buses=off --simulation=on --tool=modelsim_oem --format=verilog --output_directory=C:/Users/USER/Desktop/Fes-Aragon/5toSemestre/lab_diseño_logico/Practica_7/simulation/qsim/ ALU -c ALU



