

Implementation tool: Xilinx Vivado v.2017.2.1
Device target:       xc7z020clg484-1
Report date:         Tue Oct 03 20:14:46 -0400 2017

#=== Resource usage ===
SLICE:            0
LUT:           1519
FF:            1226
DSP:             13
BRAM:             0
SRL:              1
#=== Final timing ===
CP required:    10.000
CP achieved:    6.912
Timing met
