// Seed: 2960219294
module module_0 #(
    parameter id_6 = 32'd61
) (
    output tri1 id_0,
    output uwire id_1,
    output supply1 id_2,
    input wand id_3
    , _id_6,
    input wor id_4
);
  wire id_7;
  logic [-1 : id_6] id_8;
  assign module_1.id_31 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    output tri0 id_2,
    input tri0 id_3
    , id_37,
    input wand id_4,
    input tri id_5,
    input supply0 id_6,
    input supply0 id_7,
    output supply1 id_8,
    input tri0 id_9,
    output tri1 id_10,
    input uwire id_11,
    output wor id_12,
    output tri0 id_13,
    input uwire id_14,
    input wand id_15,
    output tri1 id_16,
    output supply1 id_17,
    output tri id_18,
    output tri id_19,
    input wor id_20,
    output wor id_21,
    input tri0 id_22,
    input wor id_23,
    input supply1 id_24,
    output supply1 id_25,
    input uwire id_26,
    input wand id_27,
    input supply0 id_28,
    output supply1 id_29,
    input tri1 id_30,
    input tri id_31,
    input tri id_32,
    output wire id_33,
    output tri id_34,
    output supply0 id_35
);
  assign id_18 = -1;
  module_0 modCall_1 (
      id_8,
      id_34,
      id_18,
      id_27,
      id_14
  );
  always @(posedge id_15 or {-1,
    id_6
  })
  begin : LABEL_0
    deassign id_16.id_31;
  end
endmodule
