$date
	Sun Jun 22 15:47:02 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Timer_tb $end
$var wire 1 ! ACD_REQUEST_1 $end
$var wire 1 " TMO3 $end
$var wire 1 # TMO2 $end
$var wire 1 $ TMO1 $end
$var wire 1 % TMO0 $end
$var wire 1 & OVI3 $end
$var wire 1 ' OVI2 $end
$var wire 1 ( OVI1 $end
$var wire 1 ) OVI0 $end
$var wire 1 * CMIB3 $end
$var wire 1 + CMIB2 $end
$var wire 1 , CMIB1 $end
$var wire 1 - CMIB0 $end
$var wire 1 . CMIA3 $end
$var wire 1 / CMIA2 $end
$var wire 1 0 CMIA1 $end
$var wire 1 1 CMIA0 $end
$var wire 1 2 ACD_REQUEST_0 $end
$var reg 1 3 TMCI0 $end
$var reg 1 4 TMCI1 $end
$var reg 1 5 TMCI2 $end
$var reg 1 6 TMCI3 $end
$var reg 1 7 TMRI0 $end
$var reg 1 8 TMRI1 $end
$var reg 1 9 TMRI2 $end
$var reg 1 : TMRI3 $end
$var reg 1 ; clk $end
$scope module Timer_u $end
$var wire 1 ! ACD_REQUEST_1 $end
$var wire 1 < CounterClear0 $end
$var wire 1 = CounterClear1 $end
$var wire 1 > CounterClear2 $end
$var wire 1 ? CounterClear3 $end
$var wire 1 3 TMCI0 $end
$var wire 1 4 TMCI1 $end
$var wire 1 5 TMCI2 $end
$var wire 1 6 TMCI3 $end
$var wire 1 7 TMRI0 $end
$var wire 1 8 TMRI1 $end
$var wire 1 9 TMRI2 $end
$var wire 1 : TMRI3 $end
$var wire 1 ; clk $end
$var wire 5 @ clock_select_3 [4:0] $end
$var wire 5 A clock_select_2 [4:0] $end
$var wire 5 B clock_select_1 [4:0] $end
$var wire 5 C clock_select_0 [4:0] $end
$var wire 1 " TMO3 $end
$var wire 1 # TMO2 $end
$var wire 1 $ TMO1 $end
$var wire 1 % TMO0 $end
$var wire 1 D Overflow_3 $end
$var wire 1 E Overflow_2 $end
$var wire 1 F Overflow_1 $end
$var wire 1 G Overflow_0 $end
$var wire 1 & OVI3 $end
$var wire 1 ' OVI2 $end
$var wire 1 ( OVI1 $end
$var wire 1 ) OVI0 $end
$var wire 2 H CounterEdge3 [1:0] $end
$var wire 2 I CounterEdge2 [1:0] $end
$var wire 2 J CounterEdge1 [1:0] $end
$var wire 2 K CounterEdge0 [1:0] $end
$var wire 1 L CounterClock3 $end
$var wire 1 M CounterClock2 $end
$var wire 1 N CounterClock1 $end
$var wire 1 O CounterClock0 $end
$var wire 1 P CompareMatchB3 $end
$var wire 1 Q CompareMatchB2 $end
$var wire 1 R CompareMatchB1 $end
$var wire 1 S CompareMatchB0 $end
$var wire 1 T CompareMatchA3 $end
$var wire 1 U CompareMatchA2 $end
$var wire 1 V CompareMatchA1 $end
$var wire 1 W CompareMatchA0 $end
$var wire 1 * CMIB3 $end
$var wire 1 + CMIB2 $end
$var wire 1 , CMIB1 $end
$var wire 1 - CMIB0 $end
$var wire 1 . CMIA3 $end
$var wire 1 / CMIA2 $end
$var wire 1 0 CMIA1 $end
$var wire 1 1 CMIA0 $end
$var wire 1 X ADC_REQUEST_1 $end
$var wire 1 2 ACD_REQUEST_0 $end
$var parameter 32 Y BIT_WIDTH $end
$var parameter 2 Z BOTH_EDGES $end
$var parameter 32 [ CLK_SELECT_BIT_WIDTH $end
$var parameter 32 \ EDGE_SELECT_BIT_WIDTH $end
$var parameter 2 ] FALLING_EDGE $end
$var parameter 2 ^ PROHIBITED $end
$var parameter 2 _ RISING_EDGE $end
$var reg 8 ` TCCR_0 [7:0] $end
$var reg 8 a TCCR_1 [7:0] $end
$var reg 8 b TCCR_2 [7:0] $end
$var reg 8 c TCCR_3 [7:0] $end
$var reg 8 d TCNT_0 [7:0] $end
$var reg 8 e TCNT_1 [7:0] $end
$var reg 8 f TCNT_2 [7:0] $end
$var reg 8 g TCNT_3 [7:0] $end
$var reg 8 h TCORA_0 [7:0] $end
$var reg 8 i TCORA_1 [7:0] $end
$var reg 8 j TCORA_2 [7:0] $end
$var reg 8 k TCORA_3 [7:0] $end
$var reg 8 l TCORB_0 [7:0] $end
$var reg 8 m TCORB_1 [7:0] $end
$var reg 8 n TCORB_2 [7:0] $end
$var reg 8 o TCORB_3 [7:0] $end
$var reg 8 p TCR_0 [7:0] $end
$var reg 8 q TCR_1 [7:0] $end
$var reg 8 r TCR_2 [7:0] $end
$var reg 8 s TCR_3 [7:0] $end
$var reg 8 t TCSR_0 [7:0] $end
$var reg 8 u TCSR_1 [7:0] $end
$var reg 8 v TCSR_2 [7:0] $end
$var reg 8 w TCSR_3 [7:0] $end
$scope module ClockSelect_0 $end
$var wire 1 3 TMCI0 $end
$var wire 1 4 TMCI1 $end
$var wire 1 ; clk $end
$var wire 5 x clock_select_1 [4:0] $end
$var wire 5 y clock_select_0 [4:0] $end
$var wire 1 z clk_div8192 $end
$var wire 1 { clk_div8 $end
$var wire 1 | clk_div64 $end
$var wire 1 } clk_div32 $end
$var wire 1 ~ clk_div2 $end
$var wire 1 !" clk_div1024 $end
$var parameter 5 "" BOTH_EDGES_EXTERNAL $end
$var parameter 32 #" CLK_SELECT_BIT_WIDTH $end
$var parameter 32 $" EDGE_SELECT_BIT_WIDTH $end
$var parameter 5 %" FALLING_DIV1024 $end
$var parameter 5 &" FALLING_DIV2 $end
$var parameter 5 '" FALLING_DIV32 $end
$var parameter 5 (" FALLING_DIV64 $end
$var parameter 5 )" FALLING_DIV8 $end
$var parameter 5 *" FALLING_DIV8192 $end
$var parameter 5 +" FALLING_EXTERNAL $end
$var parameter 5 ," OVF_COMP_MATCH $end
$var parameter 5 -" PROHIBITED $end
$var parameter 5 ." RISING_DIV1024 $end
$var parameter 5 /" RISING_DIV2 $end
$var parameter 5 0" RISING_DIV32 $end
$var parameter 5 1" RISING_DIV64 $end
$var parameter 5 2" RISING_DIV8 $end
$var parameter 5 3" RISING_DIV8192 $end
$var parameter 5 4" RISING_EXTERNAL $end
$var reg 1 O CounterClock0 $end
$var reg 1 N CounterClock1 $end
$var reg 2 5" CounterEdge0 [1:0] $end
$var reg 2 6" CounterEdge1 [1:0] $end
$scope module div1024 $end
$var wire 1 ; clk_in $end
$var parameter 32 7" DIVISOR $end
$var reg 1 !" clk_out $end
$var reg 28 8" counter [27:0] $end
$upscope $end
$scope module div2 $end
$var wire 1 ; clk_in $end
$var parameter 32 9" DIVISOR $end
$var reg 1 ~ clk_out $end
$var reg 28 :" counter [27:0] $end
$upscope $end
$scope module div32 $end
$var wire 1 ; clk_in $end
$var parameter 32 ;" DIVISOR $end
$var reg 1 } clk_out $end
$var reg 28 <" counter [27:0] $end
$upscope $end
$scope module div64 $end
$var wire 1 ; clk_in $end
$var parameter 32 =" DIVISOR $end
$var reg 1 | clk_out $end
$var reg 28 >" counter [27:0] $end
$upscope $end
$scope module div8 $end
$var wire 1 ; clk_in $end
$var parameter 32 ?" DIVISOR $end
$var reg 1 { clk_out $end
$var reg 28 @" counter [27:0] $end
$upscope $end
$scope module div8192 $end
$var wire 1 ; clk_in $end
$var parameter 32 A" DIVISOR $end
$var reg 1 z clk_out $end
$var reg 28 B" counter [27:0] $end
$upscope $end
$upscope $end
$scope module ClockSelect_1 $end
$var wire 1 5 TMCI0 $end
$var wire 1 6 TMCI1 $end
$var wire 1 ; clk $end
$var wire 5 C" clock_select_1 [4:0] $end
$var wire 5 D" clock_select_0 [4:0] $end
$var wire 1 E" clk_div8192 $end
$var wire 1 F" clk_div8 $end
$var wire 1 G" clk_div64 $end
$var wire 1 H" clk_div32 $end
$var wire 1 I" clk_div2 $end
$var wire 1 J" clk_div1024 $end
$var parameter 5 K" BOTH_EDGES_EXTERNAL $end
$var parameter 32 L" CLK_SELECT_BIT_WIDTH $end
$var parameter 32 M" EDGE_SELECT_BIT_WIDTH $end
$var parameter 5 N" FALLING_DIV1024 $end
$var parameter 5 O" FALLING_DIV2 $end
$var parameter 5 P" FALLING_DIV32 $end
$var parameter 5 Q" FALLING_DIV64 $end
$var parameter 5 R" FALLING_DIV8 $end
$var parameter 5 S" FALLING_DIV8192 $end
$var parameter 5 T" FALLING_EXTERNAL $end
$var parameter 5 U" OVF_COMP_MATCH $end
$var parameter 5 V" PROHIBITED $end
$var parameter 5 W" RISING_DIV1024 $end
$var parameter 5 X" RISING_DIV2 $end
$var parameter 5 Y" RISING_DIV32 $end
$var parameter 5 Z" RISING_DIV64 $end
$var parameter 5 [" RISING_DIV8 $end
$var parameter 5 \" RISING_DIV8192 $end
$var parameter 5 ]" RISING_EXTERNAL $end
$var reg 1 M CounterClock0 $end
$var reg 1 L CounterClock1 $end
$var reg 2 ^" CounterEdge0 [1:0] $end
$var reg 2 _" CounterEdge1 [1:0] $end
$scope module div1024 $end
$var wire 1 ; clk_in $end
$var parameter 32 `" DIVISOR $end
$var reg 1 J" clk_out $end
$var reg 28 a" counter [27:0] $end
$upscope $end
$scope module div2 $end
$var wire 1 ; clk_in $end
$var parameter 32 b" DIVISOR $end
$var reg 1 I" clk_out $end
$var reg 28 c" counter [27:0] $end
$upscope $end
$scope module div32 $end
$var wire 1 ; clk_in $end
$var parameter 32 d" DIVISOR $end
$var reg 1 H" clk_out $end
$var reg 28 e" counter [27:0] $end
$upscope $end
$scope module div64 $end
$var wire 1 ; clk_in $end
$var parameter 32 f" DIVISOR $end
$var reg 1 G" clk_out $end
$var reg 28 g" counter [27:0] $end
$upscope $end
$scope module div8 $end
$var wire 1 ; clk_in $end
$var parameter 32 h" DIVISOR $end
$var reg 1 F" clk_out $end
$var reg 28 i" counter [27:0] $end
$upscope $end
$scope module div8192 $end
$var wire 1 ; clk_in $end
$var parameter 32 j" DIVISOR $end
$var reg 1 E" clk_out $end
$var reg 28 k" counter [27:0] $end
$upscope $end
$upscope $end
$scope module Comparator_A0 $end
$var wire 8 l" TCNT [7:0] $end
$var wire 8 m" TCOR [7:0] $end
$var wire 1 W CompareMatch $end
$var parameter 32 n" BIT_WIDTH $end
$upscope $end
$scope module Comparator_A1 $end
$var wire 8 o" TCNT [7:0] $end
$var wire 8 p" TCOR [7:0] $end
$var wire 1 V CompareMatch $end
$var parameter 32 q" BIT_WIDTH $end
$upscope $end
$scope module Comparator_A2 $end
$var wire 8 r" TCNT [7:0] $end
$var wire 8 s" TCOR [7:0] $end
$var wire 1 U CompareMatch $end
$var parameter 32 t" BIT_WIDTH $end
$upscope $end
$scope module Comparator_A3 $end
$var wire 8 u" TCNT [7:0] $end
$var wire 8 v" TCOR [7:0] $end
$var wire 1 T CompareMatch $end
$var parameter 32 w" BIT_WIDTH $end
$upscope $end
$scope module Comparator_B0 $end
$var wire 8 x" TCNT [7:0] $end
$var wire 8 y" TCOR [7:0] $end
$var wire 1 S CompareMatch $end
$var parameter 32 z" BIT_WIDTH $end
$upscope $end
$scope module Comparator_B1 $end
$var wire 8 {" TCNT [7:0] $end
$var wire 8 |" TCOR [7:0] $end
$var wire 1 R CompareMatch $end
$var parameter 32 }" BIT_WIDTH $end
$upscope $end
$scope module Comparator_B2 $end
$var wire 8 ~" TCNT [7:0] $end
$var wire 8 !# TCOR [7:0] $end
$var wire 1 Q CompareMatch $end
$var parameter 32 "# BIT_WIDTH $end
$upscope $end
$scope module Comparator_B3 $end
$var wire 8 ## TCNT [7:0] $end
$var wire 8 $# TCOR [7:0] $end
$var wire 1 P CompareMatch $end
$var parameter 32 %# BIT_WIDTH $end
$upscope $end
$scope module LogicControl_0 $end
$var wire 1 W CompareMatchA0 $end
$var wire 1 V CompareMatchA1 $end
$var wire 1 S CompareMatchB0 $end
$var wire 1 R CompareMatchB1 $end
$var wire 1 &# Overflow0 $end
$var wire 1 '# Overflow1 $end
$var wire 8 (# TCCR_0 [7:0] $end
$var wire 8 )# TCCR_1 [7:0] $end
$var wire 8 *# TCR_0 [7:0] $end
$var wire 8 +# TCR_1 [7:0] $end
$var wire 8 ,# TCSR_0 [7:0] $end
$var wire 8 -# TCSR_1 [7:0] $end
$var wire 1 7 TMRI0 $end
$var wire 1 8 TMRI1 $end
$var wire 1 .# pulse_rst_0 $end
$var wire 1 /# pulse_rst_1 $end
$var wire 5 0# clock_select_1 [4:0] $end
$var wire 5 1# clock_select_0 [4:0] $end
$var wire 1 2# TMRIS_1 $end
$var wire 1 3# TMRIS_0 $end
$var wire 1 4# OVIE_1 $end
$var wire 1 5# OVIE_0 $end
$var wire 1 6# OVF_1 $end
$var wire 1 7# OVF_0 $end
$var wire 1 8# OS3_1 $end
$var wire 1 9# OS3_0 $end
$var wire 1 :# OS2_1 $end
$var wire 1 ;# OS2_0 $end
$var wire 1 <# OS1_1 $end
$var wire 1 =# OS1_0 $end
$var wire 1 ># OS0_1 $end
$var wire 1 ?# OS0_0 $end
$var wire 1 @# ICKS1_1 $end
$var wire 1 A# ICKS1_0 $end
$var wire 1 B# ICKS0_1 $end
$var wire 1 C# ICKS0_0 $end
$var wire 1 D# CounterClear1 $end
$var wire 1 E# CounterClear0 $end
$var wire 1 F# CMIEB_1 $end
$var wire 1 G# CMIEB_0 $end
$var wire 1 H# CMIEA_1 $end
$var wire 1 I# CMIEA_0 $end
$var wire 1 J# CMFB_1 $end
$var wire 1 K# CMFB_0 $end
$var wire 1 L# CMFA_1 $end
$var wire 1 M# CMFA_0 $end
$var wire 1 N# CKS2_1 $end
$var wire 1 O# CKS2_0 $end
$var wire 1 P# CKS1_1 $end
$var wire 1 Q# CKS1_0 $end
$var wire 1 R# CKS0_1 $end
$var wire 1 S# CKS0_0 $end
$var wire 1 T# CCLR1_1 $end
$var wire 1 U# CCLR1_0 $end
$var wire 1 V# CCLR0_1 $end
$var wire 1 W# CCLR0_0 $end
$var wire 1 X# ADTE_0 $end
$var parameter 32 Y# BIT_WIDTH $end
$var parameter 32 Z# CLK_SELECT_BIT_WIDTH $end
$var reg 1 2 ADC_REQUEST $end
$var reg 1 1 CMIA0 $end
$var reg 1 0 CMIA1 $end
$var reg 1 - CMIB0 $end
$var reg 1 , CMIB1 $end
$var reg 1 ) OVI0 $end
$var reg 1 ( OVI1 $end
$var reg 1 % TMO0 $end
$var reg 1 $ TMO1 $end
$var reg 1 [# edge_rst_0 $end
$var reg 1 \# edge_rst_1 $end
$upscope $end
$scope module LogicControl_1 $end
$var wire 1 U CompareMatchA0 $end
$var wire 1 T CompareMatchA1 $end
$var wire 1 Q CompareMatchB0 $end
$var wire 1 P CompareMatchB1 $end
$var wire 1 ]# Overflow0 $end
$var wire 1 ^# Overflow1 $end
$var wire 8 _# TCCR_0 [7:0] $end
$var wire 8 `# TCCR_1 [7:0] $end
$var wire 8 a# TCR_0 [7:0] $end
$var wire 8 b# TCR_1 [7:0] $end
$var wire 8 c# TCSR_0 [7:0] $end
$var wire 8 d# TCSR_1 [7:0] $end
$var wire 1 9 TMRI0 $end
$var wire 1 : TMRI1 $end
$var wire 1 e# pulse_rst_0 $end
$var wire 1 f# pulse_rst_1 $end
$var wire 5 g# clock_select_1 [4:0] $end
$var wire 5 h# clock_select_0 [4:0] $end
$var wire 1 i# TMRIS_1 $end
$var wire 1 j# TMRIS_0 $end
$var wire 1 k# OVIE_1 $end
$var wire 1 l# OVIE_0 $end
$var wire 1 m# OVF_1 $end
$var wire 1 n# OVF_0 $end
$var wire 1 o# OS3_1 $end
$var wire 1 p# OS3_0 $end
$var wire 1 q# OS2_1 $end
$var wire 1 r# OS2_0 $end
$var wire 1 s# OS1_1 $end
$var wire 1 t# OS1_0 $end
$var wire 1 u# OS0_1 $end
$var wire 1 v# OS0_0 $end
$var wire 1 w# ICKS1_1 $end
$var wire 1 x# ICKS1_0 $end
$var wire 1 y# ICKS0_1 $end
$var wire 1 z# ICKS0_0 $end
$var wire 1 {# CounterClear1 $end
$var wire 1 |# CounterClear0 $end
$var wire 1 }# CMIEB_1 $end
$var wire 1 ~# CMIEB_0 $end
$var wire 1 !$ CMIEA_1 $end
$var wire 1 "$ CMIEA_0 $end
$var wire 1 #$ CMFB_1 $end
$var wire 1 $$ CMFB_0 $end
$var wire 1 %$ CMFA_1 $end
$var wire 1 &$ CMFA_0 $end
$var wire 1 '$ CKS2_1 $end
$var wire 1 ($ CKS2_0 $end
$var wire 1 )$ CKS1_1 $end
$var wire 1 *$ CKS1_0 $end
$var wire 1 +$ CKS0_1 $end
$var wire 1 ,$ CKS0_0 $end
$var wire 1 -$ CCLR1_1 $end
$var wire 1 .$ CCLR1_0 $end
$var wire 1 /$ CCLR0_1 $end
$var wire 1 0$ CCLR0_0 $end
$var wire 1 1$ ADTE_0 $end
$var parameter 32 2$ BIT_WIDTH $end
$var parameter 32 3$ CLK_SELECT_BIT_WIDTH $end
$var reg 1 X ADC_REQUEST $end
$var reg 1 / CMIA0 $end
$var reg 1 . CMIA1 $end
$var reg 1 + CMIB0 $end
$var reg 1 * CMIB1 $end
$var reg 1 ' OVI0 $end
$var reg 1 & OVI1 $end
$var reg 1 # TMO0 $end
$var reg 1 " TMO1 $end
$var reg 1 4$ edge_rst_0 $end
$var reg 1 5$ edge_rst_1 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b101 3$
b1000 2$
b101 Z#
b1000 Y#
b1000 %#
b1000 "#
b1000 }"
b1000 z"
b1000 w"
b1000 t"
b1000 q"
b1000 n"
b10000000000000 j"
b1000 h"
b1000000 f"
b100000 d"
b10 b"
b10000000000 `"
b10100 ]"
b1100 \"
b100 ["
b1000 Z"
b1001 Y"
b101 X"
b1101 W"
b0 V"
b10000 U"
b11000 T"
b1110 S"
b110 R"
b1010 Q"
b1011 P"
b111 O"
b1111 N"
b10 M"
b101 L"
b11100 K"
b10000000000000 A"
b1000 ?"
b1000000 ="
b100000 ;"
b10 9"
b10000000000 7"
b10100 4"
b1100 3"
b100 2"
b1000 1"
b1001 0"
b101 /"
b1101 ."
b0 -"
b10000 ,"
b11000 +"
b1110 *"
b110 )"
b1010 ("
b1011 '"
b111 &"
b1111 %"
b10 $"
b101 #"
b11100 ""
b1 _
b0 ^
b10 ]
b10 \
b101 [
b11 Z
b1000 Y
$end
#0
$dumpvars
x5$
x4$
x1$
x0$
x/$
x.$
x-$
x,$
x+$
x*$
x)$
x($
x'$
x&$
x%$
x$$
x#$
x"$
x!$
x~#
x}#
x|#
x{#
xz#
xy#
xx#
xw#
xv#
xu#
xt#
xs#
xr#
xq#
xp#
xo#
xn#
xm#
xl#
xk#
xj#
xi#
bx h#
bx g#
0f#
0e#
bx d#
bx c#
bx b#
bx a#
bx `#
bx _#
z^#
z]#
x\#
x[#
xX#
xW#
xV#
xU#
xT#
xS#
xR#
xQ#
xP#
xO#
xN#
xM#
xL#
xK#
xJ#
xI#
xH#
xG#
xF#
xE#
xD#
xC#
xB#
xA#
x@#
x?#
x>#
x=#
x<#
x;#
x:#
x9#
x8#
x7#
x6#
x5#
x4#
x3#
x2#
bx 1#
bx 0#
0/#
0.#
bx -#
bx ,#
bx +#
bx *#
bx )#
bx (#
z'#
z&#
bx $#
bx ##
bx !#
bx ~"
bx |"
bx {"
bx y"
bx x"
bx v"
bx u"
bx s"
bx r"
bx p"
bx o"
bx m"
bx l"
b0 k"
b0 i"
b0 g"
b0 e"
b0 c"
b0 a"
bx _"
bx ^"
0J"
0I"
0H"
0G"
0F"
0E"
bx D"
bx C"
b0 B"
b0 @"
b0 >"
b0 <"
b0 :"
b0 8"
bx 6"
bx 5"
0!"
0~
0}
0|
0{
0z
bx y
bx x
bx w
bx v
bx u
bx t
bx s
bx r
bx q
bx p
bx o
bx n
bx m
bx l
bx k
bx j
bx i
bx h
bx g
bx f
bx e
bx d
bx c
bx b
bx a
bx `
xX
xW
xV
xU
xT
xS
xR
xQ
xP
0O
xN
0M
xL
bx K
bx J
bx I
bx H
xG
xF
xE
xD
bx C
bx B
bx A
bx @
z?
z>
z=
z<
0;
0:
09
08
07
06
05
04
03
x2
x1
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
x&
x%
x$
x#
x"
z!
$end
#5
1~
b1 @"
b1 <"
b1 >"
b1 8"
b1 B"
1I"
b1 i"
b1 e"
b1 g"
b1 a"
b1 k"
1;
#10
1O
0;
13
#15
b10 k"
b10 a"
b10 g"
b10 e"
b10 i"
0I"
b10 B"
b10 8"
b10 >"
b10 <"
b10 @"
0~
1;
14
#20
0O
0;
03
#25
1~
b11 @"
b11 <"
b11 >"
b11 8"
b11 B"
1I"
b11 i"
b11 e"
b11 g"
b11 a"
b11 k"
1;
#30
1O
0;
13
04
#35
b100 k"
b100 a"
b100 g"
b100 e"
b0 i"
1F"
0I"
b100 B"
b100 8"
b100 >"
b100 <"
b0 @"
1{
0~
1;
#40
0O
0;
03
#45
1~
b1 @"
b101 <"
b101 >"
b101 8"
b101 B"
1I"
b1 i"
b101 e"
b101 g"
b101 a"
b101 k"
1;
14
#50
1O
0;
13
#55
b110 k"
b110 a"
b110 g"
b110 e"
b10 i"
0I"
b110 B"
b110 8"
b110 >"
b110 <"
b10 @"
0~
1;
#60
0O
0;
03
04
#65
1~
b11 @"
b111 <"
b111 >"
b111 8"
b111 B"
1I"
b11 i"
b111 e"
b111 g"
b111 a"
b111 k"
1;
#70
1O
0;
13
#75
b1000 k"
b1000 a"
b1000 g"
b1000 e"
b0 i"
0F"
0I"
b1000 B"
b1000 8"
b1000 >"
b1000 <"
b0 @"
0{
0~
1;
14
#80
0O
0;
03
#85
1~
b1 @"
b1001 <"
b1001 >"
b1001 8"
b1001 B"
1I"
b1 i"
b1001 e"
b1001 g"
b1001 a"
b1001 k"
1;
#90
1O
0;
13
04
#95
b1010 k"
b1010 a"
b1010 g"
b1010 e"
b10 i"
0I"
b1010 B"
b1010 8"
b1010 >"
b1010 <"
b10 @"
0~
1;
#100
0O
0;
03
#105
1~
b11 @"
b1011 <"
b1011 >"
b1011 8"
b1011 B"
1I"
b11 i"
b1011 e"
b1011 g"
b1011 a"
b1011 k"
1;
14
#110
1O
0;
13
#115
b1100 k"
b1100 a"
b1100 g"
b1100 e"
b0 i"
1F"
0I"
b1100 B"
b1100 8"
b1100 >"
b1100 <"
b0 @"
1{
0~
1;
#120
0O
0;
03
04
#125
1~
b1 @"
b1101 <"
b1101 >"
b1101 8"
b1101 B"
1I"
b1 i"
b1101 e"
b1101 g"
b1101 a"
b1101 k"
1;
#130
1O
0;
13
#135
b1110 k"
b1110 a"
b1110 g"
b1110 e"
b10 i"
0I"
b1110 B"
b1110 8"
b1110 >"
b1110 <"
b10 @"
0~
1;
14
#140
0O
0;
03
#145
1~
b11 @"
b1111 <"
b1111 >"
b1111 8"
b1111 B"
1I"
b11 i"
b1111 e"
b1111 g"
b1111 a"
b1111 k"
1;
#150
1O
0;
13
04
#155
b10000 k"
b10000 a"
b10000 g"
b0 e"
1H"
b0 i"
0F"
0I"
b10000 B"
b10000 8"
b10000 >"
b0 <"
1}
b0 @"
0{
0~
1;
#160
0O
0;
03
#165
1~
b1 @"
b1 <"
b10001 >"
b10001 8"
b10001 B"
1I"
b1 i"
b1 e"
b10001 g"
b10001 a"
b10001 k"
1;
14
#170
1O
0;
13
#175
b10010 k"
b10010 a"
b10010 g"
b10 e"
b10 i"
0I"
b10010 B"
b10010 8"
b10010 >"
b10 <"
b10 @"
0~
1;
#180
0O
0;
03
04
#185
1~
b11 @"
b11 <"
b10011 >"
b10011 8"
b10011 B"
1I"
b11 i"
b11 e"
b10011 g"
b10011 a"
b10011 k"
1;
#190
1O
0;
13
#195
b10100 k"
b10100 a"
b10100 g"
b100 e"
b0 i"
1F"
0I"
b10100 B"
b10100 8"
b10100 >"
b100 <"
b0 @"
1{
0~
1;
14
#200
0O
0;
03
#205
1~
b1 @"
b101 <"
b10101 >"
b10101 8"
b10101 B"
1I"
b1 i"
b101 e"
b10101 g"
b10101 a"
b10101 k"
1;
#210
1O
0;
13
04
#215
b10110 k"
b10110 a"
b10110 g"
b110 e"
b10 i"
0I"
b10110 B"
b10110 8"
b10110 >"
b110 <"
b10 @"
0~
1;
#220
0O
0;
03
#225
1~
b11 @"
b111 <"
b10111 >"
b10111 8"
b10111 B"
1I"
b11 i"
b111 e"
b10111 g"
b10111 a"
b10111 k"
1;
14
#230
1O
0;
13
#235
b11000 k"
b11000 a"
b11000 g"
b1000 e"
b0 i"
0F"
0I"
b11000 B"
b11000 8"
b11000 >"
b1000 <"
b0 @"
0{
0~
1;
#240
0O
0;
03
04
#245
1~
b1 @"
b1001 <"
b11001 >"
b11001 8"
b11001 B"
1I"
b1 i"
b1001 e"
b11001 g"
b11001 a"
b11001 k"
1;
#250
1O
0;
13
#255
b11010 k"
b11010 a"
b11010 g"
b1010 e"
b10 i"
0I"
b11010 B"
b11010 8"
b11010 >"
b1010 <"
b10 @"
0~
1;
14
#260
0O
0;
03
#265
1~
b11 @"
b1011 <"
b11011 >"
b11011 8"
b11011 B"
1I"
b11 i"
b1011 e"
b11011 g"
b11011 a"
b11011 k"
1;
#270
1O
0;
13
04
#275
b11100 k"
b11100 a"
b11100 g"
b1100 e"
b0 i"
1F"
0I"
b11100 B"
b11100 8"
b11100 >"
b1100 <"
b0 @"
1{
0~
1;
#280
0O
0;
03
#285
1~
b1 @"
b1101 <"
b11101 >"
b11101 8"
b11101 B"
1I"
b1 i"
b1101 e"
b11101 g"
b11101 a"
b11101 k"
1;
14
#290
1O
0;
13
#295
b11110 k"
b11110 a"
b11110 g"
b1110 e"
b10 i"
0I"
b11110 B"
b11110 8"
b11110 >"
b1110 <"
b10 @"
0~
1;
#300
0O
0;
03
04
#305
1~
b11 @"
b1111 <"
b11111 >"
b11111 8"
b11111 B"
1I"
b11 i"
b1111 e"
b11111 g"
b11111 a"
b11111 k"
1;
#310
1O
0;
13
#315
b100000 k"
b100000 a"
b0 g"
1G"
b0 e"
0H"
b0 i"
0F"
0I"
b100000 B"
b100000 8"
b0 >"
1|
b0 <"
0}
b0 @"
0{
0~
1;
14
#320
0O
0;
03
#325
1~
b1 @"
b1 <"
b1 >"
b100001 8"
b100001 B"
1I"
b1 i"
b1 e"
b1 g"
b100001 a"
b100001 k"
1;
#330
1O
0;
13
04
#335
b100010 k"
b100010 a"
b10 g"
b10 e"
b10 i"
0I"
b100010 B"
b100010 8"
b10 >"
b10 <"
b10 @"
0~
1;
#340
0O
0;
03
#345
1~
b11 @"
b11 <"
b11 >"
b100011 8"
b100011 B"
1I"
b11 i"
b11 e"
b11 g"
b100011 a"
b100011 k"
1;
14
#350
1O
0;
13
#355
b100100 k"
b100100 a"
b100 g"
b100 e"
b0 i"
1F"
0I"
b100100 B"
b100100 8"
b100 >"
b100 <"
b0 @"
1{
0~
1;
#360
0O
0;
03
04
#365
1~
b1 @"
b101 <"
b101 >"
b100101 8"
b100101 B"
1I"
b1 i"
b101 e"
b101 g"
b100101 a"
b100101 k"
1;
#370
1O
0;
13
#375
b100110 k"
b100110 a"
b110 g"
b110 e"
b10 i"
0I"
b100110 B"
b100110 8"
b110 >"
b110 <"
b10 @"
0~
1;
14
#380
0O
0;
03
#385
1~
b11 @"
b111 <"
b111 >"
b100111 8"
b100111 B"
1I"
b11 i"
b111 e"
b111 g"
b100111 a"
b100111 k"
1;
#390
1O
0;
13
04
#395
b101000 k"
b101000 a"
b1000 g"
b1000 e"
b0 i"
0F"
0I"
b101000 B"
b101000 8"
b1000 >"
b1000 <"
b0 @"
0{
0~
1;
#400
0O
0;
03
#405
1~
b1 @"
b1001 <"
b1001 >"
b101001 8"
b101001 B"
1I"
b1 i"
b1001 e"
b1001 g"
b101001 a"
b101001 k"
1;
14
#410
1O
0;
13
#415
b101010 k"
b101010 a"
b1010 g"
b1010 e"
b10 i"
0I"
b101010 B"
b101010 8"
b1010 >"
b1010 <"
b10 @"
0~
1;
#420
0O
0;
03
04
#425
1~
b11 @"
b1011 <"
b1011 >"
b101011 8"
b101011 B"
1I"
b11 i"
b1011 e"
b1011 g"
b101011 a"
b101011 k"
1;
#430
1O
0;
13
#435
b101100 k"
b101100 a"
b1100 g"
b1100 e"
b0 i"
1F"
0I"
b101100 B"
b101100 8"
b1100 >"
b1100 <"
b0 @"
1{
0~
1;
14
#440
0O
0;
03
#445
1~
b1 @"
b1101 <"
b1101 >"
b101101 8"
b101101 B"
1I"
b1 i"
b1101 e"
b1101 g"
b101101 a"
b101101 k"
1;
#450
1O
0;
13
04
#455
b101110 k"
b101110 a"
b1110 g"
b1110 e"
b10 i"
0I"
b101110 B"
b101110 8"
b1110 >"
b1110 <"
b10 @"
0~
1;
#460
0O
0;
03
#465
1~
b11 @"
b1111 <"
b1111 >"
b101111 8"
b101111 B"
1I"
b11 i"
b1111 e"
b1111 g"
b101111 a"
b101111 k"
1;
14
#470
1O
0;
13
#475
b110000 k"
b110000 a"
b10000 g"
b0 e"
1H"
b0 i"
0F"
0I"
b110000 B"
b110000 8"
b10000 >"
b0 <"
1}
b0 @"
0{
0~
1;
#480
0O
0;
03
04
#485
1~
b1 @"
b1 <"
b10001 >"
b110001 8"
b110001 B"
1I"
b1 i"
b1 e"
b10001 g"
b110001 a"
b110001 k"
1;
#490
1O
0;
13
#495
b110010 k"
b110010 a"
b10010 g"
b10 e"
b10 i"
0I"
b110010 B"
b110010 8"
b10010 >"
b10 <"
b10 @"
0~
1;
14
#500
0O
0;
03
#505
1~
b11 @"
b11 <"
b10011 >"
b110011 8"
b110011 B"
1I"
b11 i"
b11 e"
b10011 g"
b110011 a"
b110011 k"
1;
#510
1O
0;
13
04
#515
b110100 k"
b110100 a"
b10100 g"
b100 e"
b0 i"
1F"
0I"
b110100 B"
b110100 8"
b10100 >"
b100 <"
b0 @"
1{
0~
1;
#520
0O
0;
03
#525
1~
b1 @"
b101 <"
b10101 >"
b110101 8"
b110101 B"
1I"
b1 i"
b101 e"
b10101 g"
b110101 a"
b110101 k"
1;
14
#530
1O
0;
13
#535
b110110 k"
b110110 a"
b10110 g"
b110 e"
b10 i"
0I"
b110110 B"
b110110 8"
b10110 >"
b110 <"
b10 @"
0~
1;
#540
0O
0;
03
04
#545
1~
b11 @"
b111 <"
b10111 >"
b110111 8"
b110111 B"
1I"
b11 i"
b111 e"
b10111 g"
b110111 a"
b110111 k"
1;
#550
1O
0;
13
#555
b111000 k"
b111000 a"
b11000 g"
b1000 e"
b0 i"
0F"
0I"
b111000 B"
b111000 8"
b11000 >"
b1000 <"
b0 @"
0{
0~
1;
14
#560
0O
0;
03
#565
1~
b1 @"
b1001 <"
b11001 >"
b111001 8"
b111001 B"
1I"
b1 i"
b1001 e"
b11001 g"
b111001 a"
b111001 k"
1;
#570
1O
0;
13
04
#575
b111010 k"
b111010 a"
b11010 g"
b1010 e"
b10 i"
0I"
b111010 B"
b111010 8"
b11010 >"
b1010 <"
b10 @"
0~
1;
#580
0O
0;
03
#585
1~
b11 @"
b1011 <"
b11011 >"
b111011 8"
b111011 B"
1I"
b11 i"
b1011 e"
b11011 g"
b111011 a"
b111011 k"
1;
14
#590
1O
0;
13
#595
b111100 k"
b111100 a"
b11100 g"
b1100 e"
b0 i"
1F"
0I"
b111100 B"
b111100 8"
b11100 >"
b1100 <"
b0 @"
1{
0~
1;
#600
0O
0;
03
04
#605
1~
b1 @"
b1101 <"
b11101 >"
b111101 8"
b111101 B"
1I"
b1 i"
b1101 e"
b11101 g"
b111101 a"
b111101 k"
1;
#610
1O
0;
13
#615
b111110 k"
b111110 a"
b11110 g"
b1110 e"
b10 i"
0I"
b111110 B"
b111110 8"
b11110 >"
b1110 <"
b10 @"
0~
1;
14
#620
0O
0;
03
#625
1~
b11 @"
b1111 <"
b11111 >"
b111111 8"
b111111 B"
1I"
b11 i"
b1111 e"
b11111 g"
b111111 a"
b111111 k"
1;
#630
1O
0;
13
04
#635
b1000000 k"
b1000000 a"
b0 g"
0G"
b0 e"
0H"
b0 i"
0F"
0I"
b1000000 B"
b1000000 8"
b0 >"
0|
b0 <"
0}
b0 @"
0{
0~
1;
#640
0O
0;
03
#645
1~
b1 @"
b1 <"
b1 >"
b1000001 8"
b1000001 B"
1I"
b1 i"
b1 e"
b1 g"
b1000001 a"
b1000001 k"
1;
14
#650
1O
0;
13
#655
b1000010 k"
b1000010 a"
b10 g"
b10 e"
b10 i"
0I"
b1000010 B"
b1000010 8"
b10 >"
b10 <"
b10 @"
0~
1;
#660
0O
0;
03
04
#665
1~
b11 @"
b11 <"
b11 >"
b1000011 8"
b1000011 B"
1I"
b11 i"
b11 e"
b11 g"
b1000011 a"
b1000011 k"
1;
#670
1O
0;
13
#675
b1000100 k"
b1000100 a"
b100 g"
b100 e"
b0 i"
1F"
0I"
b1000100 B"
b1000100 8"
b100 >"
b100 <"
b0 @"
1{
0~
1;
14
#680
0O
0;
03
#685
1~
b1 @"
b101 <"
b101 >"
b1000101 8"
b1000101 B"
1I"
b1 i"
b101 e"
b101 g"
b1000101 a"
b1000101 k"
1;
#690
1O
0;
13
04
#695
b1000110 k"
b1000110 a"
b110 g"
b110 e"
b10 i"
0I"
b1000110 B"
b1000110 8"
b110 >"
b110 <"
b10 @"
0~
1;
#700
0O
0;
03
#705
1~
b11 @"
b111 <"
b111 >"
b1000111 8"
b1000111 B"
1I"
b11 i"
b111 e"
b111 g"
b1000111 a"
b1000111 k"
1;
14
#710
1O
0;
13
#715
b1001000 k"
b1001000 a"
b1000 g"
b1000 e"
b0 i"
0F"
0I"
b1001000 B"
b1001000 8"
b1000 >"
b1000 <"
b0 @"
0{
0~
1;
#720
0O
0;
03
04
#725
1~
b1 @"
b1001 <"
b1001 >"
b1001001 8"
b1001001 B"
1I"
b1 i"
b1001 e"
b1001 g"
b1001001 a"
b1001001 k"
1;
#730
1O
0;
13
#735
b1001010 k"
b1001010 a"
b1010 g"
b1010 e"
b10 i"
0I"
b1001010 B"
b1001010 8"
b1010 >"
b1010 <"
b10 @"
0~
1;
14
#740
0O
0;
03
#745
1~
b11 @"
b1011 <"
b1011 >"
b1001011 8"
b1001011 B"
1I"
b11 i"
b1011 e"
b1011 g"
b1001011 a"
b1001011 k"
1;
#750
1O
0;
13
04
#755
b1001100 k"
b1001100 a"
b1100 g"
b1100 e"
b0 i"
1F"
0I"
b1001100 B"
b1001100 8"
b1100 >"
b1100 <"
b0 @"
1{
0~
1;
#760
0O
0;
03
#765
1~
b1 @"
b1101 <"
b1101 >"
b1001101 8"
b1001101 B"
1I"
b1 i"
b1101 e"
b1101 g"
b1001101 a"
b1001101 k"
1;
14
#770
1O
0;
13
#775
b1001110 k"
b1001110 a"
b1110 g"
b1110 e"
b10 i"
0I"
b1001110 B"
b1001110 8"
b1110 >"
b1110 <"
b10 @"
0~
1;
#780
0O
0;
03
04
#785
1~
b11 @"
b1111 <"
b1111 >"
b1001111 8"
b1001111 B"
1I"
b11 i"
b1111 e"
b1111 g"
b1001111 a"
b1001111 k"
1;
#790
1O
0;
13
#795
b1010000 k"
b1010000 a"
b10000 g"
b0 e"
1H"
b0 i"
0F"
0I"
b1010000 B"
b1010000 8"
b10000 >"
b0 <"
1}
b0 @"
0{
0~
1;
14
#800
0O
0;
03
#805
1~
b1 @"
b1 <"
b10001 >"
b1010001 8"
b1010001 B"
1I"
b1 i"
b1 e"
b10001 g"
b1010001 a"
b1010001 k"
1;
#810
1O
0;
13
04
#815
b1010010 k"
b1010010 a"
b10010 g"
b10 e"
b10 i"
0I"
b1010010 B"
b1010010 8"
b10010 >"
b10 <"
b10 @"
0~
1;
#820
0O
0;
03
#825
1~
b11 @"
b11 <"
b10011 >"
b1010011 8"
b1010011 B"
1I"
b11 i"
b11 e"
b10011 g"
b1010011 a"
b1010011 k"
1;
14
#830
1O
0;
13
#835
b1010100 k"
b1010100 a"
b10100 g"
b100 e"
b0 i"
1F"
0I"
b1010100 B"
b1010100 8"
b10100 >"
b100 <"
b0 @"
1{
0~
1;
#840
0O
0;
03
04
#845
1~
b1 @"
b101 <"
b10101 >"
b1010101 8"
b1010101 B"
1I"
b1 i"
b101 e"
b10101 g"
b1010101 a"
b1010101 k"
1;
#850
1O
0;
13
#855
b1010110 k"
b1010110 a"
b10110 g"
b110 e"
b10 i"
0I"
b1010110 B"
b1010110 8"
b10110 >"
b110 <"
b10 @"
0~
1;
14
#860
0O
0;
03
#865
1~
b11 @"
b111 <"
b10111 >"
b1010111 8"
b1010111 B"
1I"
b11 i"
b111 e"
b10111 g"
b1010111 a"
b1010111 k"
1;
#870
1O
0;
13
04
#875
b1011000 k"
b1011000 a"
b11000 g"
b1000 e"
b0 i"
0F"
0I"
b1011000 B"
b1011000 8"
b11000 >"
b1000 <"
b0 @"
0{
0~
1;
#880
0O
0;
03
#885
1~
b1 @"
b1001 <"
b11001 >"
b1011001 8"
b1011001 B"
1I"
b1 i"
b1001 e"
b11001 g"
b1011001 a"
b1011001 k"
1;
14
#890
1O
0;
13
#895
b1011010 k"
b1011010 a"
b11010 g"
b1010 e"
b10 i"
0I"
b1011010 B"
b1011010 8"
b11010 >"
b1010 <"
b10 @"
0~
1;
#900
0O
0;
03
04
#905
1~
b11 @"
b1011 <"
b11011 >"
b1011011 8"
b1011011 B"
1I"
b11 i"
b1011 e"
b11011 g"
b1011011 a"
b1011011 k"
1;
#910
1O
0;
13
#915
b1011100 k"
b1011100 a"
b11100 g"
b1100 e"
b0 i"
1F"
0I"
b1011100 B"
b1011100 8"
b11100 >"
b1100 <"
b0 @"
1{
0~
1;
14
#920
0O
0;
03
#925
1~
b1 @"
b1101 <"
b11101 >"
b1011101 8"
b1011101 B"
1I"
b1 i"
b1101 e"
b11101 g"
b1011101 a"
b1011101 k"
1;
#930
1O
0;
13
04
#935
b1011110 k"
b1011110 a"
b11110 g"
b1110 e"
b10 i"
0I"
b1011110 B"
b1011110 8"
b11110 >"
b1110 <"
b10 @"
0~
1;
#940
0O
0;
03
#945
1~
b11 @"
b1111 <"
b11111 >"
b1011111 8"
b1011111 B"
1I"
b11 i"
b1111 e"
b11111 g"
b1011111 a"
b1011111 k"
1;
14
#950
1O
0;
13
#955
b1100000 k"
b1100000 a"
b0 g"
1G"
b0 e"
0H"
b0 i"
0F"
0I"
b1100000 B"
b1100000 8"
b0 >"
1|
b0 <"
0}
b0 @"
0{
0~
1;
#960
0O
0;
03
04
#965
1~
b1 @"
b1 <"
b1 >"
b1100001 8"
b1100001 B"
1I"
b1 i"
b1 e"
b1 g"
b1100001 a"
b1100001 k"
1;
#970
1O
0;
13
#975
b1100010 k"
b1100010 a"
b10 g"
b10 e"
b10 i"
0I"
b1100010 B"
b1100010 8"
b10 >"
b10 <"
b10 @"
0~
1;
14
#980
0O
0;
03
#985
1~
b11 @"
b11 <"
b11 >"
b1100011 8"
b1100011 B"
1I"
b11 i"
b11 e"
b11 g"
b1100011 a"
b1100011 k"
1;
#990
1O
0;
13
04
#995
b1100100 k"
b1100100 a"
b100 g"
b100 e"
b0 i"
1F"
0I"
b1100100 B"
b1100100 8"
b100 >"
b100 <"
b0 @"
1{
0~
1;
#1000
0O
0;
03
#1005
1~
b1 @"
b101 <"
b101 >"
b1100101 8"
b1100101 B"
1I"
b1 i"
b101 e"
b101 g"
b1100101 a"
b1100101 k"
1;
14
#1010
1O
0;
13
#1015
b1100110 k"
b1100110 a"
b110 g"
b110 e"
b10 i"
0I"
b1100110 B"
b1100110 8"
b110 >"
b110 <"
b10 @"
0~
1;
#1020
0O
0;
03
04
#1025
1~
b11 @"
b111 <"
b111 >"
b1100111 8"
b1100111 B"
1I"
b11 i"
b111 e"
b111 g"
b1100111 a"
b1100111 k"
1;
#1030
1O
0;
13
#1035
b1101000 k"
b1101000 a"
b1000 g"
b1000 e"
b0 i"
0F"
0I"
b1101000 B"
b1101000 8"
b1000 >"
b1000 <"
b0 @"
0{
0~
1;
14
#1040
0O
0;
03
#1045
1~
b1 @"
b1001 <"
b1001 >"
b1101001 8"
b1101001 B"
1I"
b1 i"
b1001 e"
b1001 g"
b1101001 a"
b1101001 k"
1;
#1050
1O
0;
13
04
#1055
b1101010 k"
b1101010 a"
b1010 g"
b1010 e"
b10 i"
0I"
b1101010 B"
b1101010 8"
b1010 >"
b1010 <"
b10 @"
0~
1;
#1060
0O
0;
03
#1065
1~
b11 @"
b1011 <"
b1011 >"
b1101011 8"
b1101011 B"
1I"
b11 i"
b1011 e"
b1011 g"
b1101011 a"
b1101011 k"
1;
14
#1070
1O
0;
13
#1075
b1101100 k"
b1101100 a"
b1100 g"
b1100 e"
b0 i"
1F"
0I"
b1101100 B"
b1101100 8"
b1100 >"
b1100 <"
b0 @"
1{
0~
1;
#1080
0O
0;
03
04
#1085
1~
b1 @"
b1101 <"
b1101 >"
b1101101 8"
b1101101 B"
1I"
b1 i"
b1101 e"
b1101 g"
b1101101 a"
b1101101 k"
1;
#1090
1O
0;
13
#1095
b1101110 k"
b1101110 a"
b1110 g"
b1110 e"
b10 i"
0I"
b1101110 B"
b1101110 8"
b1110 >"
b1110 <"
b10 @"
0~
1;
14
#1100
0O
0;
03
#1105
1~
b11 @"
b1111 <"
b1111 >"
b1101111 8"
b1101111 B"
1I"
b11 i"
b1111 e"
b1111 g"
b1101111 a"
b1101111 k"
1;
#1110
1O
0;
13
04
#1115
b1110000 k"
b1110000 a"
b10000 g"
b0 e"
1H"
b0 i"
0F"
0I"
b1110000 B"
b1110000 8"
b10000 >"
b0 <"
1}
b0 @"
0{
0~
1;
#1120
0O
0;
03
#1125
1~
b1 @"
b1 <"
b10001 >"
b1110001 8"
b1110001 B"
1I"
b1 i"
b1 e"
b10001 g"
b1110001 a"
b1110001 k"
1;
14
#1130
1O
0;
13
#1135
b1110010 k"
b1110010 a"
b10010 g"
b10 e"
b10 i"
0I"
b1110010 B"
b1110010 8"
b10010 >"
b10 <"
b10 @"
0~
1;
#1140
0O
0;
03
04
#1145
1~
b11 @"
b11 <"
b10011 >"
b1110011 8"
b1110011 B"
1I"
b11 i"
b11 e"
b10011 g"
b1110011 a"
b1110011 k"
1;
#1150
1O
0;
13
#1155
b1110100 k"
b1110100 a"
b10100 g"
b100 e"
b0 i"
1F"
0I"
b1110100 B"
b1110100 8"
b10100 >"
b100 <"
b0 @"
1{
0~
1;
14
#1160
0O
0;
03
#1165
1~
b1 @"
b101 <"
b10101 >"
b1110101 8"
b1110101 B"
1I"
b1 i"
b101 e"
b10101 g"
b1110101 a"
b1110101 k"
1;
#1170
1O
0;
13
04
#1175
b1110110 k"
b1110110 a"
b10110 g"
b110 e"
b10 i"
0I"
b1110110 B"
b1110110 8"
b10110 >"
b110 <"
b10 @"
0~
1;
#1180
0O
0;
03
#1185
1~
b11 @"
b111 <"
b10111 >"
b1110111 8"
b1110111 B"
1I"
b11 i"
b111 e"
b10111 g"
b1110111 a"
b1110111 k"
1;
14
#1190
1O
0;
13
#1195
b1111000 k"
b1111000 a"
b11000 g"
b1000 e"
b0 i"
0F"
0I"
b1111000 B"
b1111000 8"
b11000 >"
b1000 <"
b0 @"
0{
0~
1;
#1200
0O
0;
03
04
#1205
1~
b1 @"
b1001 <"
b11001 >"
b1111001 8"
b1111001 B"
1I"
b1 i"
b1001 e"
b11001 g"
b1111001 a"
b1111001 k"
1;
#1210
1O
0;
13
#1215
b1111010 k"
b1111010 a"
b11010 g"
b1010 e"
b10 i"
0I"
b1111010 B"
b1111010 8"
b11010 >"
b1010 <"
b10 @"
0~
1;
14
#1220
0O
0;
03
#1225
1~
b11 @"
b1011 <"
b11011 >"
b1111011 8"
b1111011 B"
1I"
b11 i"
b1011 e"
b11011 g"
b1111011 a"
b1111011 k"
1;
#1230
1O
0;
13
04
#1235
b1111100 k"
b1111100 a"
b11100 g"
b1100 e"
b0 i"
1F"
0I"
b1111100 B"
b1111100 8"
b11100 >"
b1100 <"
b0 @"
1{
0~
1;
#1240
0O
0;
03
#1245
1~
b1 @"
b1101 <"
b11101 >"
b1111101 8"
b1111101 B"
1I"
b1 i"
b1101 e"
b11101 g"
b1111101 a"
b1111101 k"
1;
14
#1250
1O
0;
13
#1255
b1111110 k"
b1111110 a"
b11110 g"
b1110 e"
b10 i"
0I"
b1111110 B"
b1111110 8"
b11110 >"
b1110 <"
b10 @"
0~
1;
#1260
0O
0;
03
04
#1265
1~
b11 @"
b1111 <"
b11111 >"
b1111111 8"
b1111111 B"
1I"
b11 i"
b1111 e"
b11111 g"
b1111111 a"
b1111111 k"
1;
#1270
1O
0;
13
#1275
b10000000 k"
b10000000 a"
b0 g"
0G"
b0 e"
0H"
b0 i"
0F"
0I"
b10000000 B"
b10000000 8"
b0 >"
0|
b0 <"
0}
b0 @"
0{
0~
1;
14
#1280
0O
0;
03
#1285
1~
b1 @"
b1 <"
b1 >"
b10000001 8"
b10000001 B"
1I"
b1 i"
b1 e"
b1 g"
b10000001 a"
b10000001 k"
1;
#1290
1O
0;
13
04
#1295
b10000010 k"
b10000010 a"
b10 g"
b10 e"
b10 i"
0I"
b10000010 B"
b10000010 8"
b10 >"
b10 <"
b10 @"
0~
1;
#1300
0O
0;
03
#1305
1~
b11 @"
b11 <"
b11 >"
b10000011 8"
b10000011 B"
1I"
b11 i"
b11 e"
b11 g"
b10000011 a"
b10000011 k"
1;
14
#1310
1O
0;
13
#1315
b10000100 k"
b10000100 a"
b100 g"
b100 e"
b0 i"
1F"
0I"
b10000100 B"
b10000100 8"
b100 >"
b100 <"
b0 @"
1{
0~
1;
#1320
0O
0;
03
04
#1325
1~
b1 @"
b101 <"
b101 >"
b10000101 8"
b10000101 B"
1I"
b1 i"
b101 e"
b101 g"
b10000101 a"
b10000101 k"
1;
#1330
1O
0;
13
#1335
b10000110 k"
b10000110 a"
b110 g"
b110 e"
b10 i"
0I"
b10000110 B"
b10000110 8"
b110 >"
b110 <"
b10 @"
0~
1;
14
#1340
0O
0;
03
#1345
1~
b11 @"
b111 <"
b111 >"
b10000111 8"
b10000111 B"
1I"
b11 i"
b111 e"
b111 g"
b10000111 a"
b10000111 k"
1;
#1350
1O
0;
13
04
#1355
b10001000 k"
b10001000 a"
b1000 g"
b1000 e"
b0 i"
0F"
0I"
b10001000 B"
b10001000 8"
b1000 >"
b1000 <"
b0 @"
0{
0~
1;
#1360
0O
0;
03
#1365
1~
b1 @"
b1001 <"
b1001 >"
b10001001 8"
b10001001 B"
1I"
b1 i"
b1001 e"
b1001 g"
b10001001 a"
b10001001 k"
1;
14
#1370
1O
0;
13
#1375
b10001010 k"
b10001010 a"
b1010 g"
b1010 e"
b10 i"
0I"
b10001010 B"
b10001010 8"
b1010 >"
b1010 <"
b10 @"
0~
1;
#1380
0O
0;
03
04
#1385
1~
b11 @"
b1011 <"
b1011 >"
b10001011 8"
b10001011 B"
1I"
b11 i"
b1011 e"
b1011 g"
b10001011 a"
b10001011 k"
1;
#1390
1O
0;
13
#1395
b10001100 k"
b10001100 a"
b1100 g"
b1100 e"
b0 i"
1F"
0I"
b10001100 B"
b10001100 8"
b1100 >"
b1100 <"
b0 @"
1{
0~
1;
14
#1400
0O
0;
03
#1405
1~
b1 @"
b1101 <"
b1101 >"
b10001101 8"
b10001101 B"
1I"
b1 i"
b1101 e"
b1101 g"
b10001101 a"
b10001101 k"
1;
#1410
1O
0;
13
04
#1415
b10001110 k"
b10001110 a"
b1110 g"
b1110 e"
b10 i"
0I"
b10001110 B"
b10001110 8"
b1110 >"
b1110 <"
b10 @"
0~
1;
#1420
0O
0;
03
#1425
1~
b11 @"
b1111 <"
b1111 >"
b10001111 8"
b10001111 B"
1I"
b11 i"
b1111 e"
b1111 g"
b10001111 a"
b10001111 k"
1;
14
#1430
1O
0;
13
#1435
b10010000 k"
b10010000 a"
b10000 g"
b0 e"
1H"
b0 i"
0F"
0I"
b10010000 B"
b10010000 8"
b10000 >"
b0 <"
1}
b0 @"
0{
0~
1;
#1440
0O
0;
03
04
#1445
1~
b1 @"
b1 <"
b10001 >"
b10010001 8"
b10010001 B"
1I"
b1 i"
b1 e"
b10001 g"
b10010001 a"
b10010001 k"
1;
#1450
1O
0;
13
#1455
b10010010 k"
b10010010 a"
b10010 g"
b10 e"
b10 i"
0I"
b10010010 B"
b10010010 8"
b10010 >"
b10 <"
b10 @"
0~
1;
14
#1460
0O
0;
03
#1465
1~
b11 @"
b11 <"
b10011 >"
b10010011 8"
b10010011 B"
1I"
b11 i"
b11 e"
b10011 g"
b10010011 a"
b10010011 k"
1;
#1470
1O
0;
13
04
#1475
b10010100 k"
b10010100 a"
b10100 g"
b100 e"
b0 i"
1F"
0I"
b10010100 B"
b10010100 8"
b10100 >"
b100 <"
b0 @"
1{
0~
1;
#1480
0O
0;
03
#1485
1~
b1 @"
b101 <"
b10101 >"
b10010101 8"
b10010101 B"
1I"
b1 i"
b101 e"
b10101 g"
b10010101 a"
b10010101 k"
1;
14
#1490
1O
0;
13
#1495
b10010110 k"
b10010110 a"
b10110 g"
b110 e"
b10 i"
0I"
b10010110 B"
b10010110 8"
b10110 >"
b110 <"
b10 @"
0~
1;
#1500
0O
0;
03
04
#1505
1~
b11 @"
b111 <"
b10111 >"
b10010111 8"
b10010111 B"
1I"
b11 i"
b111 e"
b10111 g"
b10010111 a"
b10010111 k"
1;
#1510
1O
0;
13
#1515
b10011000 k"
b10011000 a"
b11000 g"
b1000 e"
b0 i"
0F"
0I"
b10011000 B"
b10011000 8"
b11000 >"
b1000 <"
b0 @"
0{
0~
1;
14
#1520
0O
0;
03
#1525
1~
b1 @"
b1001 <"
b11001 >"
b10011001 8"
b10011001 B"
1I"
b1 i"
b1001 e"
b11001 g"
b10011001 a"
b10011001 k"
1;
#1530
1O
0;
13
04
#1535
b10011010 k"
b10011010 a"
b11010 g"
b1010 e"
b10 i"
0I"
b10011010 B"
b10011010 8"
b11010 >"
b1010 <"
b10 @"
0~
1;
#1540
0O
0;
03
#1545
1~
b11 @"
b1011 <"
b11011 >"
b10011011 8"
b10011011 B"
1I"
b11 i"
b1011 e"
b11011 g"
b10011011 a"
b10011011 k"
1;
14
#1550
1O
0;
13
#1555
b10011100 k"
b10011100 a"
b11100 g"
b1100 e"
b0 i"
1F"
0I"
b10011100 B"
b10011100 8"
b11100 >"
b1100 <"
b0 @"
1{
0~
1;
#1560
0O
0;
03
04
#1565
1~
b1 @"
b1101 <"
b11101 >"
b10011101 8"
b10011101 B"
1I"
b1 i"
b1101 e"
b11101 g"
b10011101 a"
b10011101 k"
1;
#1570
1O
0;
13
#1575
b10011110 k"
b10011110 a"
b11110 g"
b1110 e"
b10 i"
0I"
b10011110 B"
b10011110 8"
b11110 >"
b1110 <"
b10 @"
0~
1;
14
#1580
0O
0;
03
#1585
1~
b11 @"
b1111 <"
b11111 >"
b10011111 8"
b10011111 B"
1I"
b11 i"
b1111 e"
b11111 g"
b10011111 a"
b10011111 k"
1;
#1590
1O
0;
13
04
#1595
b10100000 k"
b10100000 a"
b0 g"
1G"
b0 e"
0H"
b0 i"
0F"
0I"
b10100000 B"
b10100000 8"
b0 >"
1|
b0 <"
0}
b0 @"
0{
0~
1;
#1600
0O
0;
03
#1605
1~
b1 @"
b1 <"
b1 >"
b10100001 8"
b10100001 B"
1I"
b1 i"
b1 e"
b1 g"
b10100001 a"
b10100001 k"
1;
14
#1610
1O
0;
13
#1615
b10100010 k"
b10100010 a"
b10 g"
b10 e"
b10 i"
0I"
b10100010 B"
b10100010 8"
b10 >"
b10 <"
b10 @"
0~
1;
#1620
0O
0;
03
04
#1625
1~
b11 @"
b11 <"
b11 >"
b10100011 8"
b10100011 B"
1I"
b11 i"
b11 e"
b11 g"
b10100011 a"
b10100011 k"
1;
#1630
1O
0;
13
#1635
b10100100 k"
b10100100 a"
b100 g"
b100 e"
b0 i"
1F"
0I"
b10100100 B"
b10100100 8"
b100 >"
b100 <"
b0 @"
1{
0~
1;
14
#1640
0O
0;
03
#1645
1~
b1 @"
b101 <"
b101 >"
b10100101 8"
b10100101 B"
1I"
b1 i"
b101 e"
b101 g"
b10100101 a"
b10100101 k"
1;
#1650
1O
0;
13
04
#1655
b10100110 k"
b10100110 a"
b110 g"
b110 e"
b10 i"
0I"
b10100110 B"
b10100110 8"
b110 >"
b110 <"
b10 @"
0~
1;
#1660
0O
0;
03
#1665
1~
b11 @"
b111 <"
b111 >"
b10100111 8"
b10100111 B"
1I"
b11 i"
b111 e"
b111 g"
b10100111 a"
b10100111 k"
1;
14
#1670
1O
0;
13
#1675
b10101000 k"
b10101000 a"
b1000 g"
b1000 e"
b0 i"
0F"
0I"
b10101000 B"
b10101000 8"
b1000 >"
b1000 <"
b0 @"
0{
0~
1;
#1680
0O
0;
03
04
#1685
1~
b1 @"
b1001 <"
b1001 >"
b10101001 8"
b10101001 B"
1I"
b1 i"
b1001 e"
b1001 g"
b10101001 a"
b10101001 k"
1;
#1690
1O
0;
13
#1695
b10101010 k"
b10101010 a"
b1010 g"
b1010 e"
b10 i"
0I"
b10101010 B"
b10101010 8"
b1010 >"
b1010 <"
b10 @"
0~
1;
14
#1700
0O
0;
03
#1705
1~
b11 @"
b1011 <"
b1011 >"
b10101011 8"
b10101011 B"
1I"
b11 i"
b1011 e"
b1011 g"
b10101011 a"
b10101011 k"
1;
#1710
1O
0;
13
04
#1715
b10101100 k"
b10101100 a"
b1100 g"
b1100 e"
b0 i"
1F"
0I"
b10101100 B"
b10101100 8"
b1100 >"
b1100 <"
b0 @"
1{
0~
1;
#1720
0O
0;
03
#1725
1~
b1 @"
b1101 <"
b1101 >"
b10101101 8"
b10101101 B"
1I"
b1 i"
b1101 e"
b1101 g"
b10101101 a"
b10101101 k"
1;
14
#1730
1O
0;
13
#1735
b10101110 k"
b10101110 a"
b1110 g"
b1110 e"
b10 i"
0I"
b10101110 B"
b10101110 8"
b1110 >"
b1110 <"
b10 @"
0~
1;
#1740
0O
0;
03
04
#1745
1~
b11 @"
b1111 <"
b1111 >"
b10101111 8"
b10101111 B"
1I"
b11 i"
b1111 e"
b1111 g"
b10101111 a"
b10101111 k"
1;
#1750
1O
0;
13
#1755
b10110000 k"
b10110000 a"
b10000 g"
b0 e"
1H"
b0 i"
0F"
0I"
b10110000 B"
b10110000 8"
b10000 >"
b0 <"
1}
b0 @"
0{
0~
1;
14
#1760
0O
0;
03
#1765
1~
b1 @"
b1 <"
b10001 >"
b10110001 8"
b10110001 B"
1I"
b1 i"
b1 e"
b10001 g"
b10110001 a"
b10110001 k"
1;
#1770
1O
0;
13
04
#1775
b10110010 k"
b10110010 a"
b10010 g"
b10 e"
b10 i"
0I"
b10110010 B"
b10110010 8"
b10010 >"
b10 <"
b10 @"
0~
1;
#1780
0O
0;
03
#1785
1~
b11 @"
b11 <"
b10011 >"
b10110011 8"
b10110011 B"
1I"
b11 i"
b11 e"
b10011 g"
b10110011 a"
b10110011 k"
1;
14
#1790
1O
0;
13
#1795
b10110100 k"
b10110100 a"
b10100 g"
b100 e"
b0 i"
1F"
0I"
b10110100 B"
b10110100 8"
b10100 >"
b100 <"
b0 @"
1{
0~
1;
#1800
0O
0;
03
04
#1805
1~
b1 @"
b101 <"
b10101 >"
b10110101 8"
b10110101 B"
1I"
b1 i"
b101 e"
b10101 g"
b10110101 a"
b10110101 k"
1;
#1810
1O
0;
13
#1815
b10110110 k"
b10110110 a"
b10110 g"
b110 e"
b10 i"
0I"
b10110110 B"
b10110110 8"
b10110 >"
b110 <"
b10 @"
0~
1;
14
#1820
0O
0;
03
#1825
1~
b11 @"
b111 <"
b10111 >"
b10110111 8"
b10110111 B"
1I"
b11 i"
b111 e"
b10111 g"
b10110111 a"
b10110111 k"
1;
#1830
1O
0;
13
04
#1835
b10111000 k"
b10111000 a"
b11000 g"
b1000 e"
b0 i"
0F"
0I"
b10111000 B"
b10111000 8"
b11000 >"
b1000 <"
b0 @"
0{
0~
1;
#1840
0O
0;
03
#1845
1~
b1 @"
b1001 <"
b11001 >"
b10111001 8"
b10111001 B"
1I"
b1 i"
b1001 e"
b11001 g"
b10111001 a"
b10111001 k"
1;
14
#1850
1O
0;
13
#1855
b10111010 k"
b10111010 a"
b11010 g"
b1010 e"
b10 i"
0I"
b10111010 B"
b10111010 8"
b11010 >"
b1010 <"
b10 @"
0~
1;
#1860
0O
0;
03
04
#1865
1~
b11 @"
b1011 <"
b11011 >"
b10111011 8"
b10111011 B"
1I"
b11 i"
b1011 e"
b11011 g"
b10111011 a"
b10111011 k"
1;
#1870
1O
0;
13
#1875
b10111100 k"
b10111100 a"
b11100 g"
b1100 e"
b0 i"
1F"
0I"
b10111100 B"
b10111100 8"
b11100 >"
b1100 <"
b0 @"
1{
0~
1;
14
#1880
0O
0;
03
#1885
1~
b1 @"
b1101 <"
b11101 >"
b10111101 8"
b10111101 B"
1I"
b1 i"
b1101 e"
b11101 g"
b10111101 a"
b10111101 k"
1;
#1890
1O
0;
13
04
#1895
b10111110 k"
b10111110 a"
b11110 g"
b1110 e"
b10 i"
0I"
b10111110 B"
b10111110 8"
b11110 >"
b1110 <"
b10 @"
0~
1;
#1900
0O
0;
03
#1905
1~
b11 @"
b1111 <"
b11111 >"
b10111111 8"
b10111111 B"
1I"
b11 i"
b1111 e"
b11111 g"
b10111111 a"
b10111111 k"
1;
14
#1910
1O
0;
13
#1915
b11000000 k"
b11000000 a"
b0 g"
0G"
b0 e"
0H"
b0 i"
0F"
0I"
b11000000 B"
b11000000 8"
b0 >"
0|
b0 <"
0}
b0 @"
0{
0~
1;
#1920
0O
0;
03
04
#1925
1~
b1 @"
b1 <"
b1 >"
b11000001 8"
b11000001 B"
1I"
b1 i"
b1 e"
b1 g"
b11000001 a"
b11000001 k"
1;
#1930
1O
0;
13
#1935
b11000010 k"
b11000010 a"
b10 g"
b10 e"
b10 i"
0I"
b11000010 B"
b11000010 8"
b10 >"
b10 <"
b10 @"
0~
1;
14
#1940
0O
0;
03
#1945
1~
b11 @"
b11 <"
b11 >"
b11000011 8"
b11000011 B"
1I"
b11 i"
b11 e"
b11 g"
b11000011 a"
b11000011 k"
1;
#1950
1O
0;
13
04
#1955
b11000100 k"
b11000100 a"
b100 g"
b100 e"
b0 i"
1F"
0I"
b11000100 B"
b11000100 8"
b100 >"
b100 <"
b0 @"
1{
0~
1;
#1960
0O
0;
03
#1965
1~
b1 @"
b101 <"
b101 >"
b11000101 8"
b11000101 B"
1I"
b1 i"
b101 e"
b101 g"
b11000101 a"
b11000101 k"
1;
14
#1970
1O
0;
13
#1975
b11000110 k"
b11000110 a"
b110 g"
b110 e"
b10 i"
0I"
b11000110 B"
b11000110 8"
b110 >"
b110 <"
b10 @"
0~
1;
#1980
0O
0;
03
04
#1985
1~
b11 @"
b111 <"
b111 >"
b11000111 8"
b11000111 B"
1I"
b11 i"
b111 e"
b111 g"
b11000111 a"
b11000111 k"
1;
#1990
1O
0;
13
#1995
b11001000 k"
b11001000 a"
b1000 g"
b1000 e"
b0 i"
0F"
0I"
b11001000 B"
b11001000 8"
b1000 >"
b1000 <"
b0 @"
0{
0~
1;
14
#2000
0O
0;
03
