// Seed: 3115176800
module module_0 #(
    parameter id_20 = 32'd81
) (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_4;
  wire id_5;
  logic [7:0]
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      _id_20,
      id_21;
  parameter id_22 = 1 == 1;
  parameter id_23 = {1, 1'b0, -1, 1'b0 << -1, -1};
  assign id_7[1] = 'b0;
  wire [{  id_20  {  1  }  } : 1] id_24;
endmodule
module module_1 (
    output wor   id_0,
    output wor   id_1,
    input  uwire id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
endmodule
