
NUCLEO-G474RET6-Inverter_Base.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000da64  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000780  0800dc48  0800dc48  0000ec48  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e3c8  0800e3c8  000101d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800e3c8  0800e3c8  0000f3c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e3d0  0800e3d0  000101d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e3d0  0800e3d0  0000f3d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e3d4  0800e3d4  0000f3d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800e3d8  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007f4  200001d4  0800e5ac  000101d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200009c8  0800e5ac  000109c8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000101d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001cbcb  00000000  00000000  00010204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004111  00000000  00000000  0002cdcf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001768  00000000  00000000  00030ee0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001200  00000000  00000000  00032648  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b363  00000000  00000000  00033848  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001e656  00000000  00000000  0005ebab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00114e1f  00000000  00000000  0007d201  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00192020  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000763c  00000000  00000000  00192064  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000054  00000000  00000000  001996a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001d4 	.word	0x200001d4
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800dc2c 	.word	0x0800dc2c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001d8 	.word	0x200001d8
 800021c:	0800dc2c 	.word	0x0800dc2c

08000220 <strcmp>:
 8000220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000224:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000228:	2a01      	cmp	r2, #1
 800022a:	bf28      	it	cs
 800022c:	429a      	cmpcs	r2, r3
 800022e:	d0f7      	beq.n	8000220 <strcmp>
 8000230:	1ad0      	subs	r0, r2, r3
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	@ 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_dmul>:
 8000668:	b570      	push	{r4, r5, r6, lr}
 800066a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800066e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000672:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000676:	bf1d      	ittte	ne
 8000678:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800067c:	ea94 0f0c 	teqne	r4, ip
 8000680:	ea95 0f0c 	teqne	r5, ip
 8000684:	f000 f8de 	bleq	8000844 <__aeabi_dmul+0x1dc>
 8000688:	442c      	add	r4, r5
 800068a:	ea81 0603 	eor.w	r6, r1, r3
 800068e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000692:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000696:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800069a:	bf18      	it	ne
 800069c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80006a0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006a4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80006a8:	d038      	beq.n	800071c <__aeabi_dmul+0xb4>
 80006aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80006ae:	f04f 0500 	mov.w	r5, #0
 80006b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006b6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80006ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006be:	f04f 0600 	mov.w	r6, #0
 80006c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006c6:	f09c 0f00 	teq	ip, #0
 80006ca:	bf18      	it	ne
 80006cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006d0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006d4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006d8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006dc:	d204      	bcs.n	80006e8 <__aeabi_dmul+0x80>
 80006de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006e2:	416d      	adcs	r5, r5
 80006e4:	eb46 0606 	adc.w	r6, r6, r6
 80006e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006fc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000700:	bf88      	it	hi
 8000702:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000706:	d81e      	bhi.n	8000746 <__aeabi_dmul+0xde>
 8000708:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800070c:	bf08      	it	eq
 800070e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000712:	f150 0000 	adcs.w	r0, r0, #0
 8000716:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000720:	ea46 0101 	orr.w	r1, r6, r1
 8000724:	ea40 0002 	orr.w	r0, r0, r2
 8000728:	ea81 0103 	eor.w	r1, r1, r3
 800072c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000730:	bfc2      	ittt	gt
 8000732:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000736:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800073a:	bd70      	popgt	{r4, r5, r6, pc}
 800073c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000740:	f04f 0e00 	mov.w	lr, #0
 8000744:	3c01      	subs	r4, #1
 8000746:	f300 80ab 	bgt.w	80008a0 <__aeabi_dmul+0x238>
 800074a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800074e:	bfde      	ittt	le
 8000750:	2000      	movle	r0, #0
 8000752:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000756:	bd70      	pople	{r4, r5, r6, pc}
 8000758:	f1c4 0400 	rsb	r4, r4, #0
 800075c:	3c20      	subs	r4, #32
 800075e:	da35      	bge.n	80007cc <__aeabi_dmul+0x164>
 8000760:	340c      	adds	r4, #12
 8000762:	dc1b      	bgt.n	800079c <__aeabi_dmul+0x134>
 8000764:	f104 0414 	add.w	r4, r4, #20
 8000768:	f1c4 0520 	rsb	r5, r4, #32
 800076c:	fa00 f305 	lsl.w	r3, r0, r5
 8000770:	fa20 f004 	lsr.w	r0, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea40 0002 	orr.w	r0, r0, r2
 800077c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000780:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000784:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000788:	fa21 f604 	lsr.w	r6, r1, r4
 800078c:	eb42 0106 	adc.w	r1, r2, r6
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 040c 	rsb	r4, r4, #12
 80007a0:	f1c4 0520 	rsb	r5, r4, #32
 80007a4:	fa00 f304 	lsl.w	r3, r0, r4
 80007a8:	fa20 f005 	lsr.w	r0, r0, r5
 80007ac:	fa01 f204 	lsl.w	r2, r1, r4
 80007b0:	ea40 0002 	orr.w	r0, r0, r2
 80007b4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007bc:	f141 0100 	adc.w	r1, r1, #0
 80007c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c4:	bf08      	it	eq
 80007c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f1c4 0520 	rsb	r5, r4, #32
 80007d0:	fa00 f205 	lsl.w	r2, r0, r5
 80007d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007d8:	fa20 f304 	lsr.w	r3, r0, r4
 80007dc:	fa01 f205 	lsl.w	r2, r1, r5
 80007e0:	ea43 0302 	orr.w	r3, r3, r2
 80007e4:	fa21 f004 	lsr.w	r0, r1, r4
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ec:	fa21 f204 	lsr.w	r2, r1, r4
 80007f0:	ea20 0002 	bic.w	r0, r0, r2
 80007f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007fc:	bf08      	it	eq
 80007fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000802:	bd70      	pop	{r4, r5, r6, pc}
 8000804:	f094 0f00 	teq	r4, #0
 8000808:	d10f      	bne.n	800082a <__aeabi_dmul+0x1c2>
 800080a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800080e:	0040      	lsls	r0, r0, #1
 8000810:	eb41 0101 	adc.w	r1, r1, r1
 8000814:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3c01      	subeq	r4, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1a6>
 800081e:	ea41 0106 	orr.w	r1, r1, r6
 8000822:	f095 0f00 	teq	r5, #0
 8000826:	bf18      	it	ne
 8000828:	4770      	bxne	lr
 800082a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800082e:	0052      	lsls	r2, r2, #1
 8000830:	eb43 0303 	adc.w	r3, r3, r3
 8000834:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000838:	bf08      	it	eq
 800083a:	3d01      	subeq	r5, #1
 800083c:	d0f7      	beq.n	800082e <__aeabi_dmul+0x1c6>
 800083e:	ea43 0306 	orr.w	r3, r3, r6
 8000842:	4770      	bx	lr
 8000844:	ea94 0f0c 	teq	r4, ip
 8000848:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800084c:	bf18      	it	ne
 800084e:	ea95 0f0c 	teqne	r5, ip
 8000852:	d00c      	beq.n	800086e <__aeabi_dmul+0x206>
 8000854:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000858:	bf18      	it	ne
 800085a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085e:	d1d1      	bne.n	8000804 <__aeabi_dmul+0x19c>
 8000860:	ea81 0103 	eor.w	r1, r1, r3
 8000864:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000868:	f04f 0000 	mov.w	r0, #0
 800086c:	bd70      	pop	{r4, r5, r6, pc}
 800086e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000872:	bf06      	itte	eq
 8000874:	4610      	moveq	r0, r2
 8000876:	4619      	moveq	r1, r3
 8000878:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800087c:	d019      	beq.n	80008b2 <__aeabi_dmul+0x24a>
 800087e:	ea94 0f0c 	teq	r4, ip
 8000882:	d102      	bne.n	800088a <__aeabi_dmul+0x222>
 8000884:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000888:	d113      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800088a:	ea95 0f0c 	teq	r5, ip
 800088e:	d105      	bne.n	800089c <__aeabi_dmul+0x234>
 8000890:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000894:	bf1c      	itt	ne
 8000896:	4610      	movne	r0, r2
 8000898:	4619      	movne	r1, r3
 800089a:	d10a      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800089c:	ea81 0103 	eor.w	r1, r1, r3
 80008a0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80008a4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008a8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80008ac:	f04f 0000 	mov.w	r0, #0
 80008b0:	bd70      	pop	{r4, r5, r6, pc}
 80008b2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008b6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80008ba:	bd70      	pop	{r4, r5, r6, pc}

080008bc <__aeabi_ddiv>:
 80008bc:	b570      	push	{r4, r5, r6, lr}
 80008be:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008c2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ca:	bf1d      	ittte	ne
 80008cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008d0:	ea94 0f0c 	teqne	r4, ip
 80008d4:	ea95 0f0c 	teqne	r5, ip
 80008d8:	f000 f8a7 	bleq	8000a2a <__aeabi_ddiv+0x16e>
 80008dc:	eba4 0405 	sub.w	r4, r4, r5
 80008e0:	ea81 0e03 	eor.w	lr, r1, r3
 80008e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ec:	f000 8088 	beq.w	8000a00 <__aeabi_ddiv+0x144>
 80008f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008f4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000900:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000904:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000908:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800090c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000910:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000914:	429d      	cmp	r5, r3
 8000916:	bf08      	it	eq
 8000918:	4296      	cmpeq	r6, r2
 800091a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800091e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000922:	d202      	bcs.n	800092a <__aeabi_ddiv+0x6e>
 8000924:	085b      	lsrs	r3, r3, #1
 8000926:	ea4f 0232 	mov.w	r2, r2, rrx
 800092a:	1ab6      	subs	r6, r6, r2
 800092c:	eb65 0503 	sbc.w	r5, r5, r3
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800093a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000968:	085b      	lsrs	r3, r3, #1
 800096a:	ea4f 0232 	mov.w	r2, r2, rrx
 800096e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000972:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000976:	bf22      	ittt	cs
 8000978:	1ab6      	subcs	r6, r6, r2
 800097a:	4675      	movcs	r5, lr
 800097c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000980:	085b      	lsrs	r3, r3, #1
 8000982:	ea4f 0232 	mov.w	r2, r2, rrx
 8000986:	ebb6 0e02 	subs.w	lr, r6, r2
 800098a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800098e:	bf22      	ittt	cs
 8000990:	1ab6      	subcs	r6, r6, r2
 8000992:	4675      	movcs	r5, lr
 8000994:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000998:	ea55 0e06 	orrs.w	lr, r5, r6
 800099c:	d018      	beq.n	80009d0 <__aeabi_ddiv+0x114>
 800099e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80009a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80009a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80009aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80009ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009ba:	d1c0      	bne.n	800093e <__aeabi_ddiv+0x82>
 80009bc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009c0:	d10b      	bne.n	80009da <__aeabi_ddiv+0x11e>
 80009c2:	ea41 0100 	orr.w	r1, r1, r0
 80009c6:	f04f 0000 	mov.w	r0, #0
 80009ca:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ce:	e7b6      	b.n	800093e <__aeabi_ddiv+0x82>
 80009d0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009d4:	bf04      	itt	eq
 80009d6:	4301      	orreq	r1, r0
 80009d8:	2000      	moveq	r0, #0
 80009da:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009de:	bf88      	it	hi
 80009e0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009e4:	f63f aeaf 	bhi.w	8000746 <__aeabi_dmul+0xde>
 80009e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ec:	bf04      	itt	eq
 80009ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009f6:	f150 0000 	adcs.w	r0, r0, #0
 80009fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009fe:	bd70      	pop	{r4, r5, r6, pc}
 8000a00:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000a04:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a08:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a0c:	bfc2      	ittt	gt
 8000a0e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a12:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a16:	bd70      	popgt	{r4, r5, r6, pc}
 8000a18:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a1c:	f04f 0e00 	mov.w	lr, #0
 8000a20:	3c01      	subs	r4, #1
 8000a22:	e690      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a24:	ea45 0e06 	orr.w	lr, r5, r6
 8000a28:	e68d      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a2a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a2e:	ea94 0f0c 	teq	r4, ip
 8000a32:	bf08      	it	eq
 8000a34:	ea95 0f0c 	teqeq	r5, ip
 8000a38:	f43f af3b 	beq.w	80008b2 <__aeabi_dmul+0x24a>
 8000a3c:	ea94 0f0c 	teq	r4, ip
 8000a40:	d10a      	bne.n	8000a58 <__aeabi_ddiv+0x19c>
 8000a42:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a46:	f47f af34 	bne.w	80008b2 <__aeabi_dmul+0x24a>
 8000a4a:	ea95 0f0c 	teq	r5, ip
 8000a4e:	f47f af25 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a52:	4610      	mov	r0, r2
 8000a54:	4619      	mov	r1, r3
 8000a56:	e72c      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a58:	ea95 0f0c 	teq	r5, ip
 8000a5c:	d106      	bne.n	8000a6c <__aeabi_ddiv+0x1b0>
 8000a5e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a62:	f43f aefd 	beq.w	8000860 <__aeabi_dmul+0x1f8>
 8000a66:	4610      	mov	r0, r2
 8000a68:	4619      	mov	r1, r3
 8000a6a:	e722      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a6c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a76:	f47f aec5 	bne.w	8000804 <__aeabi_dmul+0x19c>
 8000a7a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a7e:	f47f af0d 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a82:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a86:	f47f aeeb 	bne.w	8000860 <__aeabi_dmul+0x1f8>
 8000a8a:	e712      	b.n	80008b2 <__aeabi_dmul+0x24a>

08000a8c <__gedf2>:
 8000a8c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a90:	e006      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a92:	bf00      	nop

08000a94 <__ledf2>:
 8000a94:	f04f 0c01 	mov.w	ip, #1
 8000a98:	e002      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a9a:	bf00      	nop

08000a9c <__cmpdf2>:
 8000a9c:	f04f 0c01 	mov.w	ip, #1
 8000aa0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000aa4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab0:	bf18      	it	ne
 8000ab2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000ab6:	d01b      	beq.n	8000af0 <__cmpdf2+0x54>
 8000ab8:	b001      	add	sp, #4
 8000aba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000abe:	bf0c      	ite	eq
 8000ac0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ac4:	ea91 0f03 	teqne	r1, r3
 8000ac8:	bf02      	ittt	eq
 8000aca:	ea90 0f02 	teqeq	r0, r2
 8000ace:	2000      	moveq	r0, #0
 8000ad0:	4770      	bxeq	lr
 8000ad2:	f110 0f00 	cmn.w	r0, #0
 8000ad6:	ea91 0f03 	teq	r1, r3
 8000ada:	bf58      	it	pl
 8000adc:	4299      	cmppl	r1, r3
 8000ade:	bf08      	it	eq
 8000ae0:	4290      	cmpeq	r0, r2
 8000ae2:	bf2c      	ite	cs
 8000ae4:	17d8      	asrcs	r0, r3, #31
 8000ae6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aea:	f040 0001 	orr.w	r0, r0, #1
 8000aee:	4770      	bx	lr
 8000af0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d102      	bne.n	8000b00 <__cmpdf2+0x64>
 8000afa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000afe:	d107      	bne.n	8000b10 <__cmpdf2+0x74>
 8000b00:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b08:	d1d6      	bne.n	8000ab8 <__cmpdf2+0x1c>
 8000b0a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b0e:	d0d3      	beq.n	8000ab8 <__cmpdf2+0x1c>
 8000b10:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdrcmple>:
 8000b18:	4684      	mov	ip, r0
 8000b1a:	4610      	mov	r0, r2
 8000b1c:	4662      	mov	r2, ip
 8000b1e:	468c      	mov	ip, r1
 8000b20:	4619      	mov	r1, r3
 8000b22:	4663      	mov	r3, ip
 8000b24:	e000      	b.n	8000b28 <__aeabi_cdcmpeq>
 8000b26:	bf00      	nop

08000b28 <__aeabi_cdcmpeq>:
 8000b28:	b501      	push	{r0, lr}
 8000b2a:	f7ff ffb7 	bl	8000a9c <__cmpdf2>
 8000b2e:	2800      	cmp	r0, #0
 8000b30:	bf48      	it	mi
 8000b32:	f110 0f00 	cmnmi.w	r0, #0
 8000b36:	bd01      	pop	{r0, pc}

08000b38 <__aeabi_dcmpeq>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff fff4 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b40:	bf0c      	ite	eq
 8000b42:	2001      	moveq	r0, #1
 8000b44:	2000      	movne	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmplt>:
 8000b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b50:	f7ff ffea 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b54:	bf34      	ite	cc
 8000b56:	2001      	movcc	r0, #1
 8000b58:	2000      	movcs	r0, #0
 8000b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5e:	bf00      	nop

08000b60 <__aeabi_dcmple>:
 8000b60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b64:	f7ff ffe0 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b68:	bf94      	ite	ls
 8000b6a:	2001      	movls	r0, #1
 8000b6c:	2000      	movhi	r0, #0
 8000b6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b72:	bf00      	nop

08000b74 <__aeabi_dcmpge>:
 8000b74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b78:	f7ff ffce 	bl	8000b18 <__aeabi_cdrcmple>
 8000b7c:	bf94      	ite	ls
 8000b7e:	2001      	movls	r0, #1
 8000b80:	2000      	movhi	r0, #0
 8000b82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b86:	bf00      	nop

08000b88 <__aeabi_dcmpgt>:
 8000b88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b8c:	f7ff ffc4 	bl	8000b18 <__aeabi_cdrcmple>
 8000b90:	bf34      	ite	cc
 8000b92:	2001      	movcc	r0, #1
 8000b94:	2000      	movcs	r0, #0
 8000b96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b9a:	bf00      	nop

08000b9c <__aeabi_dcmpun>:
 8000b9c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x10>
 8000ba6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000baa:	d10a      	bne.n	8000bc2 <__aeabi_dcmpun+0x26>
 8000bac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000bb0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bb4:	d102      	bne.n	8000bbc <__aeabi_dcmpun+0x20>
 8000bb6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000bba:	d102      	bne.n	8000bc2 <__aeabi_dcmpun+0x26>
 8000bbc:	f04f 0000 	mov.w	r0, #0
 8000bc0:	4770      	bx	lr
 8000bc2:	f04f 0001 	mov.w	r0, #1
 8000bc6:	4770      	bx	lr

08000bc8 <__aeabi_d2iz>:
 8000bc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd0:	d215      	bcs.n	8000bfe <__aeabi_d2iz+0x36>
 8000bd2:	d511      	bpl.n	8000bf8 <__aeabi_d2iz+0x30>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d912      	bls.n	8000c04 <__aeabi_d2iz+0x3c>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bee:	fa23 f002 	lsr.w	r0, r3, r2
 8000bf2:	bf18      	it	ne
 8000bf4:	4240      	negne	r0, r0
 8000bf6:	4770      	bx	lr
 8000bf8:	f04f 0000 	mov.w	r0, #0
 8000bfc:	4770      	bx	lr
 8000bfe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c02:	d105      	bne.n	8000c10 <__aeabi_d2iz+0x48>
 8000c04:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000c08:	bf08      	it	eq
 8000c0a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	bf00      	nop

08000c18 <__aeabi_d2uiz>:
 8000c18:	004a      	lsls	r2, r1, #1
 8000c1a:	d211      	bcs.n	8000c40 <__aeabi_d2uiz+0x28>
 8000c1c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c20:	d211      	bcs.n	8000c46 <__aeabi_d2uiz+0x2e>
 8000c22:	d50d      	bpl.n	8000c40 <__aeabi_d2uiz+0x28>
 8000c24:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c28:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c2c:	d40e      	bmi.n	8000c4c <__aeabi_d2uiz+0x34>
 8000c2e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c32:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c36:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c3a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c3e:	4770      	bx	lr
 8000c40:	f04f 0000 	mov.w	r0, #0
 8000c44:	4770      	bx	lr
 8000c46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c4a:	d102      	bne.n	8000c52 <__aeabi_d2uiz+0x3a>
 8000c4c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c50:	4770      	bx	lr
 8000c52:	f04f 0000 	mov.w	r0, #0
 8000c56:	4770      	bx	lr

08000c58 <__aeabi_d2f>:
 8000c58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c5c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c60:	bf24      	itt	cs
 8000c62:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c66:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c6a:	d90d      	bls.n	8000c88 <__aeabi_d2f+0x30>
 8000c6c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c70:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c74:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c78:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c7c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c80:	bf08      	it	eq
 8000c82:	f020 0001 	biceq.w	r0, r0, #1
 8000c86:	4770      	bx	lr
 8000c88:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c8c:	d121      	bne.n	8000cd2 <__aeabi_d2f+0x7a>
 8000c8e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c92:	bfbc      	itt	lt
 8000c94:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c98:	4770      	bxlt	lr
 8000c9a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c9e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ca2:	f1c2 0218 	rsb	r2, r2, #24
 8000ca6:	f1c2 0c20 	rsb	ip, r2, #32
 8000caa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000cae:	fa20 f002 	lsr.w	r0, r0, r2
 8000cb2:	bf18      	it	ne
 8000cb4:	f040 0001 	orrne.w	r0, r0, #1
 8000cb8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000cbc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000cc0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000cc4:	ea40 000c 	orr.w	r0, r0, ip
 8000cc8:	fa23 f302 	lsr.w	r3, r3, r2
 8000ccc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cd0:	e7cc      	b.n	8000c6c <__aeabi_d2f+0x14>
 8000cd2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cd6:	d107      	bne.n	8000ce8 <__aeabi_d2f+0x90>
 8000cd8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cdc:	bf1e      	ittt	ne
 8000cde:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ce2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000ce6:	4770      	bxne	lr
 8000ce8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cec:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cf0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cf4:	4770      	bx	lr
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_uldivmod>:
 8000cf8:	b953      	cbnz	r3, 8000d10 <__aeabi_uldivmod+0x18>
 8000cfa:	b94a      	cbnz	r2, 8000d10 <__aeabi_uldivmod+0x18>
 8000cfc:	2900      	cmp	r1, #0
 8000cfe:	bf08      	it	eq
 8000d00:	2800      	cmpeq	r0, #0
 8000d02:	bf1c      	itt	ne
 8000d04:	f04f 31ff 	movne.w	r1, #4294967295
 8000d08:	f04f 30ff 	movne.w	r0, #4294967295
 8000d0c:	f000 b9a0 	b.w	8001050 <__aeabi_idiv0>
 8000d10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d18:	f000 f83c 	bl	8000d94 <__udivmoddi4>
 8000d1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d24:	b004      	add	sp, #16
 8000d26:	4770      	bx	lr

08000d28 <__aeabi_d2lz>:
 8000d28:	b538      	push	{r3, r4, r5, lr}
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	4604      	mov	r4, r0
 8000d30:	460d      	mov	r5, r1
 8000d32:	f7ff ff0b 	bl	8000b4c <__aeabi_dcmplt>
 8000d36:	b928      	cbnz	r0, 8000d44 <__aeabi_d2lz+0x1c>
 8000d38:	4620      	mov	r0, r4
 8000d3a:	4629      	mov	r1, r5
 8000d3c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d40:	f000 b80a 	b.w	8000d58 <__aeabi_d2ulz>
 8000d44:	4620      	mov	r0, r4
 8000d46:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d4a:	f000 f805 	bl	8000d58 <__aeabi_d2ulz>
 8000d4e:	4240      	negs	r0, r0
 8000d50:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d54:	bd38      	pop	{r3, r4, r5, pc}
 8000d56:	bf00      	nop

08000d58 <__aeabi_d2ulz>:
 8000d58:	b5d0      	push	{r4, r6, r7, lr}
 8000d5a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d8c <__aeabi_d2ulz+0x34>)
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	4606      	mov	r6, r0
 8000d60:	460f      	mov	r7, r1
 8000d62:	f7ff fc81 	bl	8000668 <__aeabi_dmul>
 8000d66:	f7ff ff57 	bl	8000c18 <__aeabi_d2uiz>
 8000d6a:	4604      	mov	r4, r0
 8000d6c:	f7ff fc02 	bl	8000574 <__aeabi_ui2d>
 8000d70:	4b07      	ldr	r3, [pc, #28]	@ (8000d90 <__aeabi_d2ulz+0x38>)
 8000d72:	2200      	movs	r2, #0
 8000d74:	f7ff fc78 	bl	8000668 <__aeabi_dmul>
 8000d78:	4602      	mov	r2, r0
 8000d7a:	460b      	mov	r3, r1
 8000d7c:	4630      	mov	r0, r6
 8000d7e:	4639      	mov	r1, r7
 8000d80:	f7ff faba 	bl	80002f8 <__aeabi_dsub>
 8000d84:	f7ff ff48 	bl	8000c18 <__aeabi_d2uiz>
 8000d88:	4621      	mov	r1, r4
 8000d8a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d8c:	3df00000 	.word	0x3df00000
 8000d90:	41f00000 	.word	0x41f00000

08000d94 <__udivmoddi4>:
 8000d94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d98:	9d08      	ldr	r5, [sp, #32]
 8000d9a:	460c      	mov	r4, r1
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d14e      	bne.n	8000e3e <__udivmoddi4+0xaa>
 8000da0:	4694      	mov	ip, r2
 8000da2:	458c      	cmp	ip, r1
 8000da4:	4686      	mov	lr, r0
 8000da6:	fab2 f282 	clz	r2, r2
 8000daa:	d962      	bls.n	8000e72 <__udivmoddi4+0xde>
 8000dac:	b14a      	cbz	r2, 8000dc2 <__udivmoddi4+0x2e>
 8000dae:	f1c2 0320 	rsb	r3, r2, #32
 8000db2:	4091      	lsls	r1, r2
 8000db4:	fa20 f303 	lsr.w	r3, r0, r3
 8000db8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dbc:	4319      	orrs	r1, r3
 8000dbe:	fa00 fe02 	lsl.w	lr, r0, r2
 8000dc2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dc6:	fa1f f68c 	uxth.w	r6, ip
 8000dca:	fbb1 f4f7 	udiv	r4, r1, r7
 8000dce:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000dd2:	fb07 1114 	mls	r1, r7, r4, r1
 8000dd6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dda:	fb04 f106 	mul.w	r1, r4, r6
 8000dde:	4299      	cmp	r1, r3
 8000de0:	d90a      	bls.n	8000df8 <__udivmoddi4+0x64>
 8000de2:	eb1c 0303 	adds.w	r3, ip, r3
 8000de6:	f104 30ff 	add.w	r0, r4, #4294967295
 8000dea:	f080 8112 	bcs.w	8001012 <__udivmoddi4+0x27e>
 8000dee:	4299      	cmp	r1, r3
 8000df0:	f240 810f 	bls.w	8001012 <__udivmoddi4+0x27e>
 8000df4:	3c02      	subs	r4, #2
 8000df6:	4463      	add	r3, ip
 8000df8:	1a59      	subs	r1, r3, r1
 8000dfa:	fa1f f38e 	uxth.w	r3, lr
 8000dfe:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e02:	fb07 1110 	mls	r1, r7, r0, r1
 8000e06:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e0a:	fb00 f606 	mul.w	r6, r0, r6
 8000e0e:	429e      	cmp	r6, r3
 8000e10:	d90a      	bls.n	8000e28 <__udivmoddi4+0x94>
 8000e12:	eb1c 0303 	adds.w	r3, ip, r3
 8000e16:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e1a:	f080 80fc 	bcs.w	8001016 <__udivmoddi4+0x282>
 8000e1e:	429e      	cmp	r6, r3
 8000e20:	f240 80f9 	bls.w	8001016 <__udivmoddi4+0x282>
 8000e24:	4463      	add	r3, ip
 8000e26:	3802      	subs	r0, #2
 8000e28:	1b9b      	subs	r3, r3, r6
 8000e2a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000e2e:	2100      	movs	r1, #0
 8000e30:	b11d      	cbz	r5, 8000e3a <__udivmoddi4+0xa6>
 8000e32:	40d3      	lsrs	r3, r2
 8000e34:	2200      	movs	r2, #0
 8000e36:	e9c5 3200 	strd	r3, r2, [r5]
 8000e3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e3e:	428b      	cmp	r3, r1
 8000e40:	d905      	bls.n	8000e4e <__udivmoddi4+0xba>
 8000e42:	b10d      	cbz	r5, 8000e48 <__udivmoddi4+0xb4>
 8000e44:	e9c5 0100 	strd	r0, r1, [r5]
 8000e48:	2100      	movs	r1, #0
 8000e4a:	4608      	mov	r0, r1
 8000e4c:	e7f5      	b.n	8000e3a <__udivmoddi4+0xa6>
 8000e4e:	fab3 f183 	clz	r1, r3
 8000e52:	2900      	cmp	r1, #0
 8000e54:	d146      	bne.n	8000ee4 <__udivmoddi4+0x150>
 8000e56:	42a3      	cmp	r3, r4
 8000e58:	d302      	bcc.n	8000e60 <__udivmoddi4+0xcc>
 8000e5a:	4290      	cmp	r0, r2
 8000e5c:	f0c0 80f0 	bcc.w	8001040 <__udivmoddi4+0x2ac>
 8000e60:	1a86      	subs	r6, r0, r2
 8000e62:	eb64 0303 	sbc.w	r3, r4, r3
 8000e66:	2001      	movs	r0, #1
 8000e68:	2d00      	cmp	r5, #0
 8000e6a:	d0e6      	beq.n	8000e3a <__udivmoddi4+0xa6>
 8000e6c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e70:	e7e3      	b.n	8000e3a <__udivmoddi4+0xa6>
 8000e72:	2a00      	cmp	r2, #0
 8000e74:	f040 8090 	bne.w	8000f98 <__udivmoddi4+0x204>
 8000e78:	eba1 040c 	sub.w	r4, r1, ip
 8000e7c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e80:	fa1f f78c 	uxth.w	r7, ip
 8000e84:	2101      	movs	r1, #1
 8000e86:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e8a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e8e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e92:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e96:	fb07 f006 	mul.w	r0, r7, r6
 8000e9a:	4298      	cmp	r0, r3
 8000e9c:	d908      	bls.n	8000eb0 <__udivmoddi4+0x11c>
 8000e9e:	eb1c 0303 	adds.w	r3, ip, r3
 8000ea2:	f106 34ff 	add.w	r4, r6, #4294967295
 8000ea6:	d202      	bcs.n	8000eae <__udivmoddi4+0x11a>
 8000ea8:	4298      	cmp	r0, r3
 8000eaa:	f200 80cd 	bhi.w	8001048 <__udivmoddi4+0x2b4>
 8000eae:	4626      	mov	r6, r4
 8000eb0:	1a1c      	subs	r4, r3, r0
 8000eb2:	fa1f f38e 	uxth.w	r3, lr
 8000eb6:	fbb4 f0f8 	udiv	r0, r4, r8
 8000eba:	fb08 4410 	mls	r4, r8, r0, r4
 8000ebe:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000ec2:	fb00 f707 	mul.w	r7, r0, r7
 8000ec6:	429f      	cmp	r7, r3
 8000ec8:	d908      	bls.n	8000edc <__udivmoddi4+0x148>
 8000eca:	eb1c 0303 	adds.w	r3, ip, r3
 8000ece:	f100 34ff 	add.w	r4, r0, #4294967295
 8000ed2:	d202      	bcs.n	8000eda <__udivmoddi4+0x146>
 8000ed4:	429f      	cmp	r7, r3
 8000ed6:	f200 80b0 	bhi.w	800103a <__udivmoddi4+0x2a6>
 8000eda:	4620      	mov	r0, r4
 8000edc:	1bdb      	subs	r3, r3, r7
 8000ede:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ee2:	e7a5      	b.n	8000e30 <__udivmoddi4+0x9c>
 8000ee4:	f1c1 0620 	rsb	r6, r1, #32
 8000ee8:	408b      	lsls	r3, r1
 8000eea:	fa22 f706 	lsr.w	r7, r2, r6
 8000eee:	431f      	orrs	r7, r3
 8000ef0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ef4:	fa04 f301 	lsl.w	r3, r4, r1
 8000ef8:	ea43 030c 	orr.w	r3, r3, ip
 8000efc:	40f4      	lsrs	r4, r6
 8000efe:	fa00 f801 	lsl.w	r8, r0, r1
 8000f02:	0c38      	lsrs	r0, r7, #16
 8000f04:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000f08:	fbb4 fef0 	udiv	lr, r4, r0
 8000f0c:	fa1f fc87 	uxth.w	ip, r7
 8000f10:	fb00 441e 	mls	r4, r0, lr, r4
 8000f14:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f18:	fb0e f90c 	mul.w	r9, lr, ip
 8000f1c:	45a1      	cmp	r9, r4
 8000f1e:	fa02 f201 	lsl.w	r2, r2, r1
 8000f22:	d90a      	bls.n	8000f3a <__udivmoddi4+0x1a6>
 8000f24:	193c      	adds	r4, r7, r4
 8000f26:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000f2a:	f080 8084 	bcs.w	8001036 <__udivmoddi4+0x2a2>
 8000f2e:	45a1      	cmp	r9, r4
 8000f30:	f240 8081 	bls.w	8001036 <__udivmoddi4+0x2a2>
 8000f34:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f38:	443c      	add	r4, r7
 8000f3a:	eba4 0409 	sub.w	r4, r4, r9
 8000f3e:	fa1f f983 	uxth.w	r9, r3
 8000f42:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f46:	fb00 4413 	mls	r4, r0, r3, r4
 8000f4a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f4e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f52:	45a4      	cmp	ip, r4
 8000f54:	d907      	bls.n	8000f66 <__udivmoddi4+0x1d2>
 8000f56:	193c      	adds	r4, r7, r4
 8000f58:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f5c:	d267      	bcs.n	800102e <__udivmoddi4+0x29a>
 8000f5e:	45a4      	cmp	ip, r4
 8000f60:	d965      	bls.n	800102e <__udivmoddi4+0x29a>
 8000f62:	3b02      	subs	r3, #2
 8000f64:	443c      	add	r4, r7
 8000f66:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f6a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f6e:	eba4 040c 	sub.w	r4, r4, ip
 8000f72:	429c      	cmp	r4, r3
 8000f74:	46ce      	mov	lr, r9
 8000f76:	469c      	mov	ip, r3
 8000f78:	d351      	bcc.n	800101e <__udivmoddi4+0x28a>
 8000f7a:	d04e      	beq.n	800101a <__udivmoddi4+0x286>
 8000f7c:	b155      	cbz	r5, 8000f94 <__udivmoddi4+0x200>
 8000f7e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f82:	eb64 040c 	sbc.w	r4, r4, ip
 8000f86:	fa04 f606 	lsl.w	r6, r4, r6
 8000f8a:	40cb      	lsrs	r3, r1
 8000f8c:	431e      	orrs	r6, r3
 8000f8e:	40cc      	lsrs	r4, r1
 8000f90:	e9c5 6400 	strd	r6, r4, [r5]
 8000f94:	2100      	movs	r1, #0
 8000f96:	e750      	b.n	8000e3a <__udivmoddi4+0xa6>
 8000f98:	f1c2 0320 	rsb	r3, r2, #32
 8000f9c:	fa20 f103 	lsr.w	r1, r0, r3
 8000fa0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000fa4:	fa24 f303 	lsr.w	r3, r4, r3
 8000fa8:	4094      	lsls	r4, r2
 8000faa:	430c      	orrs	r4, r1
 8000fac:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000fb0:	fa00 fe02 	lsl.w	lr, r0, r2
 8000fb4:	fa1f f78c 	uxth.w	r7, ip
 8000fb8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000fbc:	fb08 3110 	mls	r1, r8, r0, r3
 8000fc0:	0c23      	lsrs	r3, r4, #16
 8000fc2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000fc6:	fb00 f107 	mul.w	r1, r0, r7
 8000fca:	4299      	cmp	r1, r3
 8000fcc:	d908      	bls.n	8000fe0 <__udivmoddi4+0x24c>
 8000fce:	eb1c 0303 	adds.w	r3, ip, r3
 8000fd2:	f100 36ff 	add.w	r6, r0, #4294967295
 8000fd6:	d22c      	bcs.n	8001032 <__udivmoddi4+0x29e>
 8000fd8:	4299      	cmp	r1, r3
 8000fda:	d92a      	bls.n	8001032 <__udivmoddi4+0x29e>
 8000fdc:	3802      	subs	r0, #2
 8000fde:	4463      	add	r3, ip
 8000fe0:	1a5b      	subs	r3, r3, r1
 8000fe2:	b2a4      	uxth	r4, r4
 8000fe4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000fe8:	fb08 3311 	mls	r3, r8, r1, r3
 8000fec:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ff0:	fb01 f307 	mul.w	r3, r1, r7
 8000ff4:	42a3      	cmp	r3, r4
 8000ff6:	d908      	bls.n	800100a <__udivmoddi4+0x276>
 8000ff8:	eb1c 0404 	adds.w	r4, ip, r4
 8000ffc:	f101 36ff 	add.w	r6, r1, #4294967295
 8001000:	d213      	bcs.n	800102a <__udivmoddi4+0x296>
 8001002:	42a3      	cmp	r3, r4
 8001004:	d911      	bls.n	800102a <__udivmoddi4+0x296>
 8001006:	3902      	subs	r1, #2
 8001008:	4464      	add	r4, ip
 800100a:	1ae4      	subs	r4, r4, r3
 800100c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8001010:	e739      	b.n	8000e86 <__udivmoddi4+0xf2>
 8001012:	4604      	mov	r4, r0
 8001014:	e6f0      	b.n	8000df8 <__udivmoddi4+0x64>
 8001016:	4608      	mov	r0, r1
 8001018:	e706      	b.n	8000e28 <__udivmoddi4+0x94>
 800101a:	45c8      	cmp	r8, r9
 800101c:	d2ae      	bcs.n	8000f7c <__udivmoddi4+0x1e8>
 800101e:	ebb9 0e02 	subs.w	lr, r9, r2
 8001022:	eb63 0c07 	sbc.w	ip, r3, r7
 8001026:	3801      	subs	r0, #1
 8001028:	e7a8      	b.n	8000f7c <__udivmoddi4+0x1e8>
 800102a:	4631      	mov	r1, r6
 800102c:	e7ed      	b.n	800100a <__udivmoddi4+0x276>
 800102e:	4603      	mov	r3, r0
 8001030:	e799      	b.n	8000f66 <__udivmoddi4+0x1d2>
 8001032:	4630      	mov	r0, r6
 8001034:	e7d4      	b.n	8000fe0 <__udivmoddi4+0x24c>
 8001036:	46d6      	mov	lr, sl
 8001038:	e77f      	b.n	8000f3a <__udivmoddi4+0x1a6>
 800103a:	4463      	add	r3, ip
 800103c:	3802      	subs	r0, #2
 800103e:	e74d      	b.n	8000edc <__udivmoddi4+0x148>
 8001040:	4606      	mov	r6, r0
 8001042:	4623      	mov	r3, r4
 8001044:	4608      	mov	r0, r1
 8001046:	e70f      	b.n	8000e68 <__udivmoddi4+0xd4>
 8001048:	3e02      	subs	r6, #2
 800104a:	4463      	add	r3, ip
 800104c:	e730      	b.n	8000eb0 <__udivmoddi4+0x11c>
 800104e:	bf00      	nop

08001050 <__aeabi_idiv0>:
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop

08001054 <Read_ADC>:
#include "stm32g4xx_hal.h"
#include <stdint.h>

extern ADC_HandleTypeDef hadc1;

static uint16_t Read_ADC(uint32_t channel) {
 8001054:	b580      	push	{r7, lr}
 8001056:	b08a      	sub	sp, #40	@ 0x28
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
    ADC_ChannelConfTypeDef sConfig = {0};
 800105c:	f107 0308 	add.w	r3, r7, #8
 8001060:	2220      	movs	r2, #32
 8001062:	2100      	movs	r1, #0
 8001064:	4618      	mov	r0, r3
 8001066:	f00a f894 	bl	800b192 <memset>
    sConfig.Channel = channel;
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	60bb      	str	r3, [r7, #8]
    sConfig.Rank = ADC_REGULAR_RANK_1;
 800106e:	2306      	movs	r3, #6
 8001070:	60fb      	str	r3, [r7, #12]
    sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5;
 8001072:	2304      	movs	r3, #4
 8001074:	613b      	str	r3, [r7, #16]
    HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 8001076:	f107 0308 	add.w	r3, r7, #8
 800107a:	4619      	mov	r1, r3
 800107c:	4809      	ldr	r0, [pc, #36]	@ (80010a4 <Read_ADC+0x50>)
 800107e:	f002 fc73 	bl	8003968 <HAL_ADC_ConfigChannel>

    HAL_ADC_Start(&hadc1);
 8001082:	4808      	ldr	r0, [pc, #32]	@ (80010a4 <Read_ADC+0x50>)
 8001084:	f002 fa78 	bl	8003578 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8001088:	f04f 31ff 	mov.w	r1, #4294967295
 800108c:	4805      	ldr	r0, [pc, #20]	@ (80010a4 <Read_ADC+0x50>)
 800108e:	f002 fb57 	bl	8003740 <HAL_ADC_PollForConversion>
    return HAL_ADC_GetValue(&hadc1);
 8001092:	4804      	ldr	r0, [pc, #16]	@ (80010a4 <Read_ADC+0x50>)
 8001094:	f002 fc5a 	bl	800394c <HAL_ADC_GetValue>
 8001098:	4603      	mov	r3, r0
 800109a:	b29b      	uxth	r3, r3
}
 800109c:	4618      	mov	r0, r3
 800109e:	3728      	adds	r7, #40	@ 0x28
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd80      	pop	{r7, pc}
 80010a4:	200001f8 	.word	0x200001f8

080010a8 <CurrentSensor_Read>:

float CurrentSensor_Read(void) {
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b084      	sub	sp, #16
 80010ac:	af00      	add	r7, sp, #0
    uint16_t adc_out = Read_ADC(ADC_CHANNEL_1);
 80010ae:	481c      	ldr	r0, [pc, #112]	@ (8001120 <CurrentSensor_Read+0x78>)
 80010b0:	f7ff ffd0 	bl	8001054 <Read_ADC>
 80010b4:	4603      	mov	r3, r0
 80010b6:	81fb      	strh	r3, [r7, #14]
    uint16_t adc_ref = Read_ADC(ADC_CHANNEL_2);
 80010b8:	481a      	ldr	r0, [pc, #104]	@ (8001124 <CurrentSensor_Read+0x7c>)
 80010ba:	f7ff ffcb 	bl	8001054 <Read_ADC>
 80010be:	4603      	mov	r3, r0
 80010c0:	81bb      	strh	r3, [r7, #12]

    float Vout = (adc_out * 3.3f) / 4095.0f;
 80010c2:	89fb      	ldrh	r3, [r7, #14]
 80010c4:	ee07 3a90 	vmov	s15, r3
 80010c8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010cc:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8001128 <CurrentSensor_Read+0x80>
 80010d0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80010d4:	eddf 6a15 	vldr	s13, [pc, #84]	@ 800112c <CurrentSensor_Read+0x84>
 80010d8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010dc:	edc7 7a02 	vstr	s15, [r7, #8]
    float Vref = (adc_ref * 3.3f) / 4095.0f;
 80010e0:	89bb      	ldrh	r3, [r7, #12]
 80010e2:	ee07 3a90 	vmov	s15, r3
 80010e6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010ea:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8001128 <CurrentSensor_Read+0x80>
 80010ee:	ee27 7a87 	vmul.f32	s14, s15, s14
 80010f2:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800112c <CurrentSensor_Read+0x84>
 80010f6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010fa:	edc7 7a01 	vstr	s15, [r7, #4]
    return (Vout - Vref) / CURRENT_SENSOR_SENSITIVITY;
 80010fe:	ed97 7a02 	vldr	s14, [r7, #8]
 8001102:	edd7 7a01 	vldr	s15, [r7, #4]
 8001106:	ee77 7a67 	vsub.f32	s15, s14, s15
 800110a:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8001130 <CurrentSensor_Read+0x88>
 800110e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001112:	eef0 7a66 	vmov.f32	s15, s13
}
 8001116:	eeb0 0a67 	vmov.f32	s0, s15
 800111a:	3710      	adds	r7, #16
 800111c:	46bd      	mov	sp, r7
 800111e:	bd80      	pop	{r7, pc}
 8001120:	04300002 	.word	0x04300002
 8001124:	08600004 	.word	0x08600004
 8001128:	40533333 	.word	0x40533333
 800112c:	457ff000 	.word	0x457ff000
 8001130:	3d4ccccd 	.word	0x3d4ccccd

08001134 <QEI_Get_Count>:
    HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
}


int32_t QEI_Get_Count(void)
{
 8001134:	b480      	push	{r7}
 8001136:	af00      	add	r7, sp, #0

    return (int32_t)__HAL_TIM_GET_COUNTER(&htim3);
 8001138:	4b03      	ldr	r3, [pc, #12]	@ (8001148 <QEI_Get_Count+0x14>)
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
}
 800113e:	4618      	mov	r0, r3
 8001140:	46bd      	mov	sp, r7
 8001142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001146:	4770      	bx	lr
 8001148:	20000374 	.word	0x20000374

0800114c <QEI_Calculate_Speed>:
    __HAL_TIM_SET_COUNTER(&htim3, 0);
}


void QEI_Calculate_Speed(void)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b084      	sub	sp, #16
 8001150:	af00      	add	r7, sp, #0
    //  Lire la position actuelle
    int32_t current_position = QEI_Get_Count();
 8001152:	f7ff ffef 	bl	8001134 <QEI_Get_Count>
 8001156:	60f8      	str	r0, [r7, #12]

    //  Calculer le changement de position
    int32_t delta_ticks = current_position - last_position;
 8001158:	4b0f      	ldr	r3, [pc, #60]	@ (8001198 <QEI_Calculate_Speed+0x4c>)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	68fa      	ldr	r2, [r7, #12]
 800115e:	1ad3      	subs	r3, r2, r3
 8001160:	60bb      	str	r3, [r7, #8]

    //  Mettre  jour la position prcdente
    last_position = current_position;
 8001162:	4a0d      	ldr	r2, [pc, #52]	@ (8001198 <QEI_Calculate_Speed+0x4c>)
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	6013      	str	r3, [r2, #0]

    //  Calculer la vitesse en Ticks par seconde
    float speed_ticks_per_second = (float)delta_ticks / VELOCITY_DT;
 8001168:	68bb      	ldr	r3, [r7, #8]
 800116a:	ee07 3a90 	vmov	s15, r3
 800116e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001172:	eddf 6a0a 	vldr	s13, [pc, #40]	@ 800119c <QEI_Calculate_Speed+0x50>
 8001176:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800117a:	edc7 7a01 	vstr	s15, [r7, #4]

    //  Convertir en Tours par seconde et stocker dans la variable volatile
    encoder_speed_rps = speed_ticks_per_second / (float)ENCODER_TICKS_PER_REVOLUTION;
 800117e:	ed97 7a01 	vldr	s14, [r7, #4]
 8001182:	eddf 6a07 	vldr	s13, [pc, #28]	@ 80011a0 <QEI_Calculate_Speed+0x54>
 8001186:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800118a:	4b06      	ldr	r3, [pc, #24]	@ (80011a4 <QEI_Calculate_Speed+0x58>)
 800118c:	edc3 7a00 	vstr	s15, [r3]
}
 8001190:	bf00      	nop
 8001192:	3710      	adds	r7, #16
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}
 8001198:	200001f4 	.word	0x200001f4
 800119c:	3c23d70a 	.word	0x3c23d70a
 80011a0:	45800000 	.word	0x45800000
 80011a4:	200001f0 	.word	0x200001f0

080011a8 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b08c      	sub	sp, #48	@ 0x30
 80011ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80011ae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011b2:	2200      	movs	r2, #0
 80011b4:	601a      	str	r2, [r3, #0]
 80011b6:	605a      	str	r2, [r3, #4]
 80011b8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80011ba:	1d3b      	adds	r3, r7, #4
 80011bc:	2220      	movs	r2, #32
 80011be:	2100      	movs	r1, #0
 80011c0:	4618      	mov	r0, r3
 80011c2:	f009 ffe6 	bl	800b192 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80011c6:	4b32      	ldr	r3, [pc, #200]	@ (8001290 <MX_ADC1_Init+0xe8>)
 80011c8:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80011cc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80011ce:	4b30      	ldr	r3, [pc, #192]	@ (8001290 <MX_ADC1_Init+0xe8>)
 80011d0:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80011d4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80011d6:	4b2e      	ldr	r3, [pc, #184]	@ (8001290 <MX_ADC1_Init+0xe8>)
 80011d8:	2200      	movs	r2, #0
 80011da:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80011dc:	4b2c      	ldr	r3, [pc, #176]	@ (8001290 <MX_ADC1_Init+0xe8>)
 80011de:	2200      	movs	r2, #0
 80011e0:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 80011e2:	4b2b      	ldr	r3, [pc, #172]	@ (8001290 <MX_ADC1_Init+0xe8>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80011e8:	4b29      	ldr	r3, [pc, #164]	@ (8001290 <MX_ADC1_Init+0xe8>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80011ee:	4b28      	ldr	r3, [pc, #160]	@ (8001290 <MX_ADC1_Init+0xe8>)
 80011f0:	2204      	movs	r2, #4
 80011f2:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80011f4:	4b26      	ldr	r3, [pc, #152]	@ (8001290 <MX_ADC1_Init+0xe8>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80011fa:	4b25      	ldr	r3, [pc, #148]	@ (8001290 <MX_ADC1_Init+0xe8>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8001200:	4b23      	ldr	r3, [pc, #140]	@ (8001290 <MX_ADC1_Init+0xe8>)
 8001202:	2201      	movs	r2, #1
 8001204:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001206:	4b22      	ldr	r3, [pc, #136]	@ (8001290 <MX_ADC1_Init+0xe8>)
 8001208:	2200      	movs	r2, #0
 800120a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800120e:	4b20      	ldr	r3, [pc, #128]	@ (8001290 <MX_ADC1_Init+0xe8>)
 8001210:	2200      	movs	r2, #0
 8001212:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001214:	4b1e      	ldr	r3, [pc, #120]	@ (8001290 <MX_ADC1_Init+0xe8>)
 8001216:	2200      	movs	r2, #0
 8001218:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800121a:	4b1d      	ldr	r3, [pc, #116]	@ (8001290 <MX_ADC1_Init+0xe8>)
 800121c:	2200      	movs	r2, #0
 800121e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001222:	4b1b      	ldr	r3, [pc, #108]	@ (8001290 <MX_ADC1_Init+0xe8>)
 8001224:	2200      	movs	r2, #0
 8001226:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8001228:	4b19      	ldr	r3, [pc, #100]	@ (8001290 <MX_ADC1_Init+0xe8>)
 800122a:	2200      	movs	r2, #0
 800122c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001230:	4817      	ldr	r0, [pc, #92]	@ (8001290 <MX_ADC1_Init+0xe8>)
 8001232:	f001 ffe5 	bl	8003200 <HAL_ADC_Init>
 8001236:	4603      	mov	r3, r0
 8001238:	2b00      	cmp	r3, #0
 800123a:	d001      	beq.n	8001240 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 800123c:	f000 fb02 	bl	8001844 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001240:	2300      	movs	r3, #0
 8001242:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001244:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001248:	4619      	mov	r1, r3
 800124a:	4811      	ldr	r0, [pc, #68]	@ (8001290 <MX_ADC1_Init+0xe8>)
 800124c:	f003 f888 	bl	8004360 <HAL_ADCEx_MultiModeConfigChannel>
 8001250:	4603      	mov	r3, r0
 8001252:	2b00      	cmp	r3, #0
 8001254:	d001      	beq.n	800125a <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8001256:	f000 faf5 	bl	8001844 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800125a:	4b0e      	ldr	r3, [pc, #56]	@ (8001294 <MX_ADC1_Init+0xec>)
 800125c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800125e:	2306      	movs	r3, #6
 8001260:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001262:	2300      	movs	r3, #0
 8001264:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001266:	237f      	movs	r3, #127	@ 0x7f
 8001268:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800126a:	2304      	movs	r3, #4
 800126c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800126e:	2300      	movs	r3, #0
 8001270:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001272:	1d3b      	adds	r3, r7, #4
 8001274:	4619      	mov	r1, r3
 8001276:	4806      	ldr	r0, [pc, #24]	@ (8001290 <MX_ADC1_Init+0xe8>)
 8001278:	f002 fb76 	bl	8003968 <HAL_ADC_ConfigChannel>
 800127c:	4603      	mov	r3, r0
 800127e:	2b00      	cmp	r3, #0
 8001280:	d001      	beq.n	8001286 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8001282:	f000 fadf 	bl	8001844 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001286:	bf00      	nop
 8001288:	3730      	adds	r7, #48	@ 0x30
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	200001f8 	.word	0x200001f8
 8001294:	21800100 	.word	0x21800100

08001298 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b088      	sub	sp, #32
 800129c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800129e:	463b      	mov	r3, r7
 80012a0:	2220      	movs	r2, #32
 80012a2:	2100      	movs	r1, #0
 80012a4:	4618      	mov	r0, r3
 80012a6:	f009 ff74 	bl	800b192 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 80012aa:	4b2b      	ldr	r3, [pc, #172]	@ (8001358 <MX_ADC2_Init+0xc0>)
 80012ac:	4a2b      	ldr	r2, [pc, #172]	@ (800135c <MX_ADC2_Init+0xc4>)
 80012ae:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80012b0:	4b29      	ldr	r3, [pc, #164]	@ (8001358 <MX_ADC2_Init+0xc0>)
 80012b2:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80012b6:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80012b8:	4b27      	ldr	r3, [pc, #156]	@ (8001358 <MX_ADC2_Init+0xc0>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80012be:	4b26      	ldr	r3, [pc, #152]	@ (8001358 <MX_ADC2_Init+0xc0>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 80012c4:	4b24      	ldr	r3, [pc, #144]	@ (8001358 <MX_ADC2_Init+0xc0>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80012ca:	4b23      	ldr	r3, [pc, #140]	@ (8001358 <MX_ADC2_Init+0xc0>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80012d0:	4b21      	ldr	r3, [pc, #132]	@ (8001358 <MX_ADC2_Init+0xc0>)
 80012d2:	2204      	movs	r2, #4
 80012d4:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80012d6:	4b20      	ldr	r3, [pc, #128]	@ (8001358 <MX_ADC2_Init+0xc0>)
 80012d8:	2200      	movs	r2, #0
 80012da:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80012dc:	4b1e      	ldr	r3, [pc, #120]	@ (8001358 <MX_ADC2_Init+0xc0>)
 80012de:	2200      	movs	r2, #0
 80012e0:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 80012e2:	4b1d      	ldr	r3, [pc, #116]	@ (8001358 <MX_ADC2_Init+0xc0>)
 80012e4:	2201      	movs	r2, #1
 80012e6:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80012e8:	4b1b      	ldr	r3, [pc, #108]	@ (8001358 <MX_ADC2_Init+0xc0>)
 80012ea:	2200      	movs	r2, #0
 80012ec:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80012f0:	4b19      	ldr	r3, [pc, #100]	@ (8001358 <MX_ADC2_Init+0xc0>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80012f6:	4b18      	ldr	r3, [pc, #96]	@ (8001358 <MX_ADC2_Init+0xc0>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80012fc:	4b16      	ldr	r3, [pc, #88]	@ (8001358 <MX_ADC2_Init+0xc0>)
 80012fe:	2200      	movs	r2, #0
 8001300:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001304:	4b14      	ldr	r3, [pc, #80]	@ (8001358 <MX_ADC2_Init+0xc0>)
 8001306:	2200      	movs	r2, #0
 8001308:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 800130a:	4b13      	ldr	r3, [pc, #76]	@ (8001358 <MX_ADC2_Init+0xc0>)
 800130c:	2200      	movs	r2, #0
 800130e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001312:	4811      	ldr	r0, [pc, #68]	@ (8001358 <MX_ADC2_Init+0xc0>)
 8001314:	f001 ff74 	bl	8003200 <HAL_ADC_Init>
 8001318:	4603      	mov	r3, r0
 800131a:	2b00      	cmp	r3, #0
 800131c:	d001      	beq.n	8001322 <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 800131e:	f000 fa91 	bl	8001844 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001322:	4b0f      	ldr	r3, [pc, #60]	@ (8001360 <MX_ADC2_Init+0xc8>)
 8001324:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001326:	2306      	movs	r3, #6
 8001328:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800132a:	2300      	movs	r3, #0
 800132c:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800132e:	237f      	movs	r3, #127	@ 0x7f
 8001330:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001332:	2304      	movs	r3, #4
 8001334:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001336:	2300      	movs	r3, #0
 8001338:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800133a:	463b      	mov	r3, r7
 800133c:	4619      	mov	r1, r3
 800133e:	4806      	ldr	r0, [pc, #24]	@ (8001358 <MX_ADC2_Init+0xc0>)
 8001340:	f002 fb12 	bl	8003968 <HAL_ADC_ConfigChannel>
 8001344:	4603      	mov	r3, r0
 8001346:	2b00      	cmp	r3, #0
 8001348:	d001      	beq.n	800134e <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 800134a:	f000 fa7b 	bl	8001844 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800134e:	bf00      	nop
 8001350:	3720      	adds	r7, #32
 8001352:	46bd      	mov	sp, r7
 8001354:	bd80      	pop	{r7, pc}
 8001356:	bf00      	nop
 8001358:	20000264 	.word	0x20000264
 800135c:	50000100 	.word	0x50000100
 8001360:	19200040 	.word	0x19200040

08001364 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b0a4      	sub	sp, #144	@ 0x90
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800136c:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8001370:	2200      	movs	r2, #0
 8001372:	601a      	str	r2, [r3, #0]
 8001374:	605a      	str	r2, [r3, #4]
 8001376:	609a      	str	r2, [r3, #8]
 8001378:	60da      	str	r2, [r3, #12]
 800137a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800137c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001380:	2254      	movs	r2, #84	@ 0x54
 8001382:	2100      	movs	r1, #0
 8001384:	4618      	mov	r0, r3
 8001386:	f009 ff04 	bl	800b192 <memset>
  if(adcHandle->Instance==ADC1)
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001392:	d174      	bne.n	800147e <HAL_ADC_MspInit+0x11a>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001394:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001398:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800139a:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800139e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80013a0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80013a4:	4618      	mov	r0, r3
 80013a6:	f004 fa6f 	bl	8005888 <HAL_RCCEx_PeriphCLKConfig>
 80013aa:	4603      	mov	r3, r0
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d001      	beq.n	80013b4 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80013b0:	f000 fa48 	bl	8001844 <Error_Handler>
    }

    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 80013b4:	4b63      	ldr	r3, [pc, #396]	@ (8001544 <HAL_ADC_MspInit+0x1e0>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	3301      	adds	r3, #1
 80013ba:	4a62      	ldr	r2, [pc, #392]	@ (8001544 <HAL_ADC_MspInit+0x1e0>)
 80013bc:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80013be:	4b61      	ldr	r3, [pc, #388]	@ (8001544 <HAL_ADC_MspInit+0x1e0>)
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	2b01      	cmp	r3, #1
 80013c4:	d10b      	bne.n	80013de <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80013c6:	4b60      	ldr	r3, [pc, #384]	@ (8001548 <HAL_ADC_MspInit+0x1e4>)
 80013c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013ca:	4a5f      	ldr	r2, [pc, #380]	@ (8001548 <HAL_ADC_MspInit+0x1e4>)
 80013cc:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80013d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013d2:	4b5d      	ldr	r3, [pc, #372]	@ (8001548 <HAL_ADC_MspInit+0x1e4>)
 80013d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013d6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80013da:	627b      	str	r3, [r7, #36]	@ 0x24
 80013dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80013de:	4b5a      	ldr	r3, [pc, #360]	@ (8001548 <HAL_ADC_MspInit+0x1e4>)
 80013e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013e2:	4a59      	ldr	r2, [pc, #356]	@ (8001548 <HAL_ADC_MspInit+0x1e4>)
 80013e4:	f043 0304 	orr.w	r3, r3, #4
 80013e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013ea:	4b57      	ldr	r3, [pc, #348]	@ (8001548 <HAL_ADC_MspInit+0x1e4>)
 80013ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013ee:	f003 0304 	and.w	r3, r3, #4
 80013f2:	623b      	str	r3, [r7, #32]
 80013f4:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013f6:	4b54      	ldr	r3, [pc, #336]	@ (8001548 <HAL_ADC_MspInit+0x1e4>)
 80013f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013fa:	4a53      	ldr	r2, [pc, #332]	@ (8001548 <HAL_ADC_MspInit+0x1e4>)
 80013fc:	f043 0301 	orr.w	r3, r3, #1
 8001400:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001402:	4b51      	ldr	r3, [pc, #324]	@ (8001548 <HAL_ADC_MspInit+0x1e4>)
 8001404:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001406:	f003 0301 	and.w	r3, r3, #1
 800140a:	61fb      	str	r3, [r7, #28]
 800140c:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800140e:	4b4e      	ldr	r3, [pc, #312]	@ (8001548 <HAL_ADC_MspInit+0x1e4>)
 8001410:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001412:	4a4d      	ldr	r2, [pc, #308]	@ (8001548 <HAL_ADC_MspInit+0x1e4>)
 8001414:	f043 0302 	orr.w	r3, r3, #2
 8001418:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800141a:	4b4b      	ldr	r3, [pc, #300]	@ (8001548 <HAL_ADC_MspInit+0x1e4>)
 800141c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800141e:	f003 0302 	and.w	r3, r3, #2
 8001422:	61bb      	str	r3, [r7, #24]
 8001424:	69bb      	ldr	r3, [r7, #24]
    PC2     ------> ADC1_IN8
    PA1     ------> ADC1_IN2
    PB0     ------> ADC1_IN15
    PB1     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = Bus_Imes_Pin;
 8001426:	2304      	movs	r3, #4
 8001428:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800142a:	2303      	movs	r3, #3
 800142c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001430:	2300      	movs	r3, #0
 8001432:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(Bus_Imes_GPIO_Port, &GPIO_InitStruct);
 8001436:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 800143a:	4619      	mov	r1, r3
 800143c:	4843      	ldr	r0, [pc, #268]	@ (800154c <HAL_ADC_MspInit+0x1e8>)
 800143e:	f003 fa37 	bl	80048b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = U_Imes_Pin;
 8001442:	2302      	movs	r3, #2
 8001444:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001446:	2303      	movs	r3, #3
 8001448:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800144c:	2300      	movs	r3, #0
 800144e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(U_Imes_GPIO_Port, &GPIO_InitStruct);
 8001452:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8001456:	4619      	mov	r1, r3
 8001458:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800145c:	f003 fa28 	bl	80048b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001460:	2303      	movs	r3, #3
 8001462:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001464:	2303      	movs	r3, #3
 8001466:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800146a:	2300      	movs	r3, #0
 800146c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001470:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8001474:	4619      	mov	r1, r3
 8001476:	4836      	ldr	r0, [pc, #216]	@ (8001550 <HAL_ADC_MspInit+0x1ec>)
 8001478:	f003 fa1a 	bl	80048b0 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 800147c:	e05e      	b.n	800153c <HAL_ADC_MspInit+0x1d8>
  else if(adcHandle->Instance==ADC2)
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	4a34      	ldr	r2, [pc, #208]	@ (8001554 <HAL_ADC_MspInit+0x1f0>)
 8001484:	4293      	cmp	r3, r2
 8001486:	d159      	bne.n	800153c <HAL_ADC_MspInit+0x1d8>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001488:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800148c:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800148e:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001492:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001494:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001498:	4618      	mov	r0, r3
 800149a:	f004 f9f5 	bl	8005888 <HAL_RCCEx_PeriphCLKConfig>
 800149e:	4603      	mov	r3, r0
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d001      	beq.n	80014a8 <HAL_ADC_MspInit+0x144>
      Error_Handler();
 80014a4:	f000 f9ce 	bl	8001844 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 80014a8:	4b26      	ldr	r3, [pc, #152]	@ (8001544 <HAL_ADC_MspInit+0x1e0>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	3301      	adds	r3, #1
 80014ae:	4a25      	ldr	r2, [pc, #148]	@ (8001544 <HAL_ADC_MspInit+0x1e0>)
 80014b0:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80014b2:	4b24      	ldr	r3, [pc, #144]	@ (8001544 <HAL_ADC_MspInit+0x1e0>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	2b01      	cmp	r3, #1
 80014b8:	d10b      	bne.n	80014d2 <HAL_ADC_MspInit+0x16e>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80014ba:	4b23      	ldr	r3, [pc, #140]	@ (8001548 <HAL_ADC_MspInit+0x1e4>)
 80014bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014be:	4a22      	ldr	r2, [pc, #136]	@ (8001548 <HAL_ADC_MspInit+0x1e4>)
 80014c0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80014c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014c6:	4b20      	ldr	r3, [pc, #128]	@ (8001548 <HAL_ADC_MspInit+0x1e4>)
 80014c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014ca:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80014ce:	617b      	str	r3, [r7, #20]
 80014d0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80014d2:	4b1d      	ldr	r3, [pc, #116]	@ (8001548 <HAL_ADC_MspInit+0x1e4>)
 80014d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014d6:	4a1c      	ldr	r2, [pc, #112]	@ (8001548 <HAL_ADC_MspInit+0x1e4>)
 80014d8:	f043 0304 	orr.w	r3, r3, #4
 80014dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014de:	4b1a      	ldr	r3, [pc, #104]	@ (8001548 <HAL_ADC_MspInit+0x1e4>)
 80014e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014e2:	f003 0304 	and.w	r3, r3, #4
 80014e6:	613b      	str	r3, [r7, #16]
 80014e8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014ea:	4b17      	ldr	r3, [pc, #92]	@ (8001548 <HAL_ADC_MspInit+0x1e4>)
 80014ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014ee:	4a16      	ldr	r2, [pc, #88]	@ (8001548 <HAL_ADC_MspInit+0x1e4>)
 80014f0:	f043 0301 	orr.w	r3, r3, #1
 80014f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014f6:	4b14      	ldr	r3, [pc, #80]	@ (8001548 <HAL_ADC_MspInit+0x1e4>)
 80014f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014fa:	f003 0301 	and.w	r3, r3, #1
 80014fe:	60fb      	str	r3, [r7, #12]
 8001500:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = U_VPh_Pin|W_VPh_Pin|V_VPh_Pin;
 8001502:	230b      	movs	r3, #11
 8001504:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001506:	2303      	movs	r3, #3
 8001508:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800150c:	2300      	movs	r3, #0
 800150e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001512:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8001516:	4619      	mov	r1, r3
 8001518:	480c      	ldr	r0, [pc, #48]	@ (800154c <HAL_ADC_MspInit+0x1e8>)
 800151a:	f003 f9c9 	bl	80048b0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = Bus_V_Pin;
 800151e:	2301      	movs	r3, #1
 8001520:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001522:	2303      	movs	r3, #3
 8001524:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001528:	2300      	movs	r3, #0
 800152a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(Bus_V_GPIO_Port, &GPIO_InitStruct);
 800152e:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8001532:	4619      	mov	r1, r3
 8001534:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001538:	f003 f9ba 	bl	80048b0 <HAL_GPIO_Init>
}
 800153c:	bf00      	nop
 800153e:	3790      	adds	r7, #144	@ 0x90
 8001540:	46bd      	mov	sp, r7
 8001542:	bd80      	pop	{r7, pc}
 8001544:	200002d0 	.word	0x200002d0
 8001548:	40021000 	.word	0x40021000
 800154c:	48000800 	.word	0x48000800
 8001550:	48000400 	.word	0x48000400
 8001554:	50000100 	.word	0x50000100

08001558 <init_device>:

#include "user_interface/shell.h"

static char shell_uart2_received_char;

void init_device(void){
 8001558:	b580      	push	{r7, lr}
 800155a:	af00      	add	r7, sp, #0
	// SHELL
	hshell1.drv.transmit = shell_uart2_transmit;
 800155c:	4b09      	ldr	r3, [pc, #36]	@ (8001584 <init_device+0x2c>)
 800155e:	4a0a      	ldr	r2, [pc, #40]	@ (8001588 <init_device+0x30>)
 8001560:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
	hshell1.drv.receive = shell_uart2_receive;
 8001564:	4b07      	ldr	r3, [pc, #28]	@ (8001584 <init_device+0x2c>)
 8001566:	4a09      	ldr	r2, [pc, #36]	@ (800158c <init_device+0x34>)
 8001568:	f8c3 2388 	str.w	r2, [r3, #904]	@ 0x388
	shell_init(&hshell1);
 800156c:	4805      	ldr	r0, [pc, #20]	@ (8001584 <init_device+0x2c>)
 800156e:	f001 fa0b 	bl	8002988 <shell_init>
	HAL_UART_Receive_IT(&huart2, (uint8_t *)&shell_uart2_received_char, 1);
 8001572:	2201      	movs	r2, #1
 8001574:	4906      	ldr	r1, [pc, #24]	@ (8001590 <init_device+0x38>)
 8001576:	4807      	ldr	r0, [pc, #28]	@ (8001594 <init_device+0x3c>)
 8001578:	f006 f9fa 	bl	8007970 <HAL_UART_Receive_IT>

	// LED
	led_init();
 800157c:	f000 feb2 	bl	80022e4 <led_init>
// Initialisation data acquistion
	// ANALOG INPUT
//	input_analog_init();
	// ENCODER INPUT
//	input_encoder_init();
}
 8001580:	bf00      	nop
 8001582:	bd80      	pop	{r7, pc}
 8001584:	200004e8 	.word	0x200004e8
 8001588:	08001599 	.word	0x08001599
 800158c:	080015c5 	.word	0x080015c5
 8001590:	200002d4 	.word	0x200002d4
 8001594:	200003c0 	.word	0x200003c0

08001598 <shell_uart2_transmit>:

uint8_t shell_uart2_transmit(const char *pData, uint16_t size)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b082      	sub	sp, #8
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
 80015a0:	460b      	mov	r3, r1
 80015a2:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&huart2, (uint8_t *)pData, size, HAL_MAX_DELAY);
 80015a4:	887a      	ldrh	r2, [r7, #2]
 80015a6:	f04f 33ff 	mov.w	r3, #4294967295
 80015aa:	6879      	ldr	r1, [r7, #4]
 80015ac:	4804      	ldr	r0, [pc, #16]	@ (80015c0 <shell_uart2_transmit+0x28>)
 80015ae:	f006 f950 	bl	8007852 <HAL_UART_Transmit>
	return size;
 80015b2:	887b      	ldrh	r3, [r7, #2]
 80015b4:	b2db      	uxtb	r3, r3
}
 80015b6:	4618      	mov	r0, r3
 80015b8:	3708      	adds	r7, #8
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bd80      	pop	{r7, pc}
 80015be:	bf00      	nop
 80015c0:	200003c0 	.word	0x200003c0

080015c4 <shell_uart2_receive>:

uint8_t shell_uart2_receive(char *pData, uint16_t size)
{
 80015c4:	b480      	push	{r7}
 80015c6:	b083      	sub	sp, #12
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
 80015cc:	460b      	mov	r3, r1
 80015ce:	807b      	strh	r3, [r7, #2]
	*pData = shell_uart2_received_char;
 80015d0:	4b05      	ldr	r3, [pc, #20]	@ (80015e8 <shell_uart2_receive+0x24>)
 80015d2:	781a      	ldrb	r2, [r3, #0]
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	701a      	strb	r2, [r3, #0]
	return 1;
 80015d8:	2301      	movs	r3, #1
}
 80015da:	4618      	mov	r0, r3
 80015dc:	370c      	adds	r7, #12
 80015de:	46bd      	mov	sp, r7
 80015e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e4:	4770      	bx	lr
 80015e6:	bf00      	nop
 80015e8:	200002d4 	.word	0x200002d4

080015ec <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b082      	sub	sp, #8
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2) {
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	4a07      	ldr	r2, [pc, #28]	@ (8001618 <HAL_UART_RxCpltCallback+0x2c>)
 80015fa:	4293      	cmp	r3, r2
 80015fc:	d107      	bne.n	800160e <HAL_UART_RxCpltCallback+0x22>
		//		HAL_UART_Transmit(&huart2, (uint8_t *)&shell_uart2_received_char, 1, HAL_MAX_DELAY);
		HAL_UART_Receive_IT(&huart2, (uint8_t *)&shell_uart2_received_char, 1);
 80015fe:	2201      	movs	r2, #1
 8001600:	4906      	ldr	r1, [pc, #24]	@ (800161c <HAL_UART_RxCpltCallback+0x30>)
 8001602:	4807      	ldr	r0, [pc, #28]	@ (8001620 <HAL_UART_RxCpltCallback+0x34>)
 8001604:	f006 f9b4 	bl	8007970 <HAL_UART_Receive_IT>
		shell_run(&hshell1);
 8001608:	4806      	ldr	r0, [pc, #24]	@ (8001624 <HAL_UART_RxCpltCallback+0x38>)
 800160a:	f001 fae9 	bl	8002be0 <shell_run>
	}
}
 800160e:	bf00      	nop
 8001610:	3708      	adds	r7, #8
 8001612:	46bd      	mov	sp, r7
 8001614:	bd80      	pop	{r7, pc}
 8001616:	bf00      	nop
 8001618:	40004400 	.word	0x40004400
 800161c:	200002d4 	.word	0x200002d4
 8001620:	200003c0 	.word	0x200003c0
 8001624:	200004e8 	.word	0x200004e8

08001628 <loop>:

void loop(){
 8001628:	b480      	push	{r7}
 800162a:	af00      	add	r7, sp, #0

}
 800162c:	bf00      	nop
 800162e:	46bd      	mov	sp, r7
 8001630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001634:	4770      	bx	lr
	...

08001638 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b08a      	sub	sp, #40	@ 0x28
 800163c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800163e:	f107 0314 	add.w	r3, r7, #20
 8001642:	2200      	movs	r2, #0
 8001644:	601a      	str	r2, [r3, #0]
 8001646:	605a      	str	r2, [r3, #4]
 8001648:	609a      	str	r2, [r3, #8]
 800164a:	60da      	str	r2, [r3, #12]
 800164c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800164e:	4b3f      	ldr	r3, [pc, #252]	@ (800174c <MX_GPIO_Init+0x114>)
 8001650:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001652:	4a3e      	ldr	r2, [pc, #248]	@ (800174c <MX_GPIO_Init+0x114>)
 8001654:	f043 0304 	orr.w	r3, r3, #4
 8001658:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800165a:	4b3c      	ldr	r3, [pc, #240]	@ (800174c <MX_GPIO_Init+0x114>)
 800165c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800165e:	f003 0304 	and.w	r3, r3, #4
 8001662:	613b      	str	r3, [r7, #16]
 8001664:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001666:	4b39      	ldr	r3, [pc, #228]	@ (800174c <MX_GPIO_Init+0x114>)
 8001668:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800166a:	4a38      	ldr	r2, [pc, #224]	@ (800174c <MX_GPIO_Init+0x114>)
 800166c:	f043 0320 	orr.w	r3, r3, #32
 8001670:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001672:	4b36      	ldr	r3, [pc, #216]	@ (800174c <MX_GPIO_Init+0x114>)
 8001674:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001676:	f003 0320 	and.w	r3, r3, #32
 800167a:	60fb      	str	r3, [r7, #12]
 800167c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800167e:	4b33      	ldr	r3, [pc, #204]	@ (800174c <MX_GPIO_Init+0x114>)
 8001680:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001682:	4a32      	ldr	r2, [pc, #200]	@ (800174c <MX_GPIO_Init+0x114>)
 8001684:	f043 0301 	orr.w	r3, r3, #1
 8001688:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800168a:	4b30      	ldr	r3, [pc, #192]	@ (800174c <MX_GPIO_Init+0x114>)
 800168c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800168e:	f003 0301 	and.w	r3, r3, #1
 8001692:	60bb      	str	r3, [r7, #8]
 8001694:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001696:	4b2d      	ldr	r3, [pc, #180]	@ (800174c <MX_GPIO_Init+0x114>)
 8001698:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800169a:	4a2c      	ldr	r2, [pc, #176]	@ (800174c <MX_GPIO_Init+0x114>)
 800169c:	f043 0302 	orr.w	r3, r3, #2
 80016a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016a2:	4b2a      	ldr	r3, [pc, #168]	@ (800174c <MX_GPIO_Init+0x114>)
 80016a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016a6:	f003 0302 	and.w	r3, r3, #2
 80016aa:	607b      	str	r3, [r7, #4]
 80016ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80016ae:	4b27      	ldr	r3, [pc, #156]	@ (800174c <MX_GPIO_Init+0x114>)
 80016b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016b2:	4a26      	ldr	r2, [pc, #152]	@ (800174c <MX_GPIO_Init+0x114>)
 80016b4:	f043 0308 	orr.w	r3, r3, #8
 80016b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016ba:	4b24      	ldr	r3, [pc, #144]	@ (800174c <MX_GPIO_Init+0x114>)
 80016bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016be:	f003 0308 	and.w	r3, r3, #8
 80016c2:	603b      	str	r3, [r7, #0]
 80016c4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, GPIO_PIN_RESET);
 80016c6:	2200      	movs	r2, #0
 80016c8:	2120      	movs	r1, #32
 80016ca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80016ce:	f003 fa71 	bl	8004bb4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRST_SafetyUC_GPIO_Port, NRST_SafetyUC_Pin, GPIO_PIN_RESET);
 80016d2:	2200      	movs	r2, #0
 80016d4:	2104      	movs	r1, #4
 80016d6:	481e      	ldr	r0, [pc, #120]	@ (8001750 <MX_GPIO_Init+0x118>)
 80016d8:	f003 fa6c 	bl	8004bb4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USR_BTN_Pin */
  GPIO_InitStruct.Pin = USR_BTN_Pin;
 80016dc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80016e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80016e2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80016e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e8:	2300      	movs	r3, #0
 80016ea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USR_BTN_GPIO_Port, &GPIO_InitStruct);
 80016ec:	f107 0314 	add.w	r3, r7, #20
 80016f0:	4619      	mov	r1, r3
 80016f2:	4818      	ldr	r0, [pc, #96]	@ (8001754 <MX_GPIO_Init+0x11c>)
 80016f4:	f003 f8dc 	bl	80048b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USR_LED_Pin */
  GPIO_InitStruct.Pin = USR_LED_Pin;
 80016f8:	2320      	movs	r3, #32
 80016fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016fc:	2301      	movs	r3, #1
 80016fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001700:	2300      	movs	r3, #0
 8001702:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001704:	2300      	movs	r3, #0
 8001706:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USR_LED_GPIO_Port, &GPIO_InitStruct);
 8001708:	f107 0314 	add.w	r3, r7, #20
 800170c:	4619      	mov	r1, r3
 800170e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001712:	f003 f8cd 	bl	80048b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : NRST_SafetyUC_Pin */
  GPIO_InitStruct.Pin = NRST_SafetyUC_Pin;
 8001716:	2304      	movs	r3, #4
 8001718:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800171a:	2301      	movs	r3, #1
 800171c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800171e:	2300      	movs	r3, #0
 8001720:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001722:	2300      	movs	r3, #0
 8001724:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(NRST_SafetyUC_GPIO_Port, &GPIO_InitStruct);
 8001726:	f107 0314 	add.w	r3, r7, #20
 800172a:	4619      	mov	r1, r3
 800172c:	4808      	ldr	r0, [pc, #32]	@ (8001750 <MX_GPIO_Init+0x118>)
 800172e:	f003 f8bf 	bl	80048b0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001732:	2200      	movs	r2, #0
 8001734:	2100      	movs	r1, #0
 8001736:	2028      	movs	r0, #40	@ 0x28
 8001738:	f002 ffd2 	bl	80046e0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800173c:	2028      	movs	r0, #40	@ 0x28
 800173e:	f002 ffe9 	bl	8004714 <HAL_NVIC_EnableIRQ>

}
 8001742:	bf00      	nop
 8001744:	3728      	adds	r7, #40	@ 0x28
 8001746:	46bd      	mov	sp, r7
 8001748:	bd80      	pop	{r7, pc}
 800174a:	bf00      	nop
 800174c:	40021000 	.word	0x40021000
 8001750:	48000c00 	.word	0x48000c00
 8001754:	48000800 	.word	0x48000800

08001758 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800175c:	f001 faed 	bl	8002d3a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001760:	f000 f813 	bl	800178a <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001764:	f7ff ff68 	bl	8001638 <MX_GPIO_Init>
  MX_ADC2_Init();
 8001768:	f7ff fd96 	bl	8001298 <MX_ADC2_Init>
  MX_ADC1_Init();
 800176c:	f7ff fd1c 	bl	80011a8 <MX_ADC1_Init>
  MX_TIM1_Init();
 8001770:	f000 fa22 	bl	8001bb8 <MX_TIM1_Init>
  MX_TIM3_Init();
 8001774:	f000 facc 	bl	8001d10 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8001778:	f000 fc00 	bl	8001f7c <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 800177c:	f000 fc4a 	bl	8002014 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
	init_device();
 8001780:	f7ff feea 	bl	8001558 <init_device>





		loop();
 8001784:	f7ff ff50 	bl	8001628 <loop>
 8001788:	e7fc      	b.n	8001784 <main+0x2c>

0800178a <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800178a:	b580      	push	{r7, lr}
 800178c:	b094      	sub	sp, #80	@ 0x50
 800178e:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001790:	f107 0318 	add.w	r3, r7, #24
 8001794:	2238      	movs	r2, #56	@ 0x38
 8001796:	2100      	movs	r1, #0
 8001798:	4618      	mov	r0, r3
 800179a:	f009 fcfa 	bl	800b192 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800179e:	1d3b      	adds	r3, r7, #4
 80017a0:	2200      	movs	r2, #0
 80017a2:	601a      	str	r2, [r3, #0]
 80017a4:	605a      	str	r2, [r3, #4]
 80017a6:	609a      	str	r2, [r3, #8]
 80017a8:	60da      	str	r2, [r3, #12]
 80017aa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80017ac:	2000      	movs	r0, #0
 80017ae:	f003 fa57 	bl	8004c60 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80017b2:	2301      	movs	r3, #1
 80017b4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80017b6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80017ba:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017bc:	2302      	movs	r3, #2
 80017be:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80017c0:	2303      	movs	r3, #3
 80017c2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 80017c4:	2306      	movs	r3, #6
 80017c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80017c8:	2355      	movs	r3, #85	@ 0x55
 80017ca:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80017cc:	2302      	movs	r3, #2
 80017ce:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80017d0:	2302      	movs	r3, #2
 80017d2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80017d4:	2302      	movs	r3, #2
 80017d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017d8:	f107 0318 	add.w	r3, r7, #24
 80017dc:	4618      	mov	r0, r3
 80017de:	f003 faf3 	bl	8004dc8 <HAL_RCC_OscConfig>
 80017e2:	4603      	mov	r3, r0
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d001      	beq.n	80017ec <SystemClock_Config+0x62>
  {
    Error_Handler();
 80017e8:	f000 f82c 	bl	8001844 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017ec:	230f      	movs	r3, #15
 80017ee:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017f0:	2303      	movs	r3, #3
 80017f2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017f4:	2300      	movs	r3, #0
 80017f6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80017f8:	2300      	movs	r3, #0
 80017fa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80017fc:	2300      	movs	r3, #0
 80017fe:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001800:	1d3b      	adds	r3, r7, #4
 8001802:	2104      	movs	r1, #4
 8001804:	4618      	mov	r0, r3
 8001806:	f003 fdf1 	bl	80053ec <HAL_RCC_ClockConfig>
 800180a:	4603      	mov	r3, r0
 800180c:	2b00      	cmp	r3, #0
 800180e:	d001      	beq.n	8001814 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8001810:	f000 f818 	bl	8001844 <Error_Handler>
  }
}
 8001814:	bf00      	nop
 8001816:	3750      	adds	r7, #80	@ 0x50
 8001818:	46bd      	mov	sp, r7
 800181a:	bd80      	pop	{r7, pc}

0800181c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b082      	sub	sp, #8
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	4a05      	ldr	r2, [pc, #20]	@ (8001840 <HAL_TIM_PeriodElapsedCallback+0x24>)
 800182a:	4293      	cmp	r3, r2
 800182c:	d103      	bne.n	8001836 <HAL_TIM_PeriodElapsedCallback+0x1a>
  {

    HAL_IncTick();
 800182e:	f001 fa9d 	bl	8002d6c <HAL_IncTick>
    QEI_Calculate_Speed();
 8001832:	f7ff fc8b 	bl	800114c <QEI_Calculate_Speed>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001836:	bf00      	nop
 8001838:	3708      	adds	r7, #8
 800183a:	46bd      	mov	sp, r7
 800183c:	bd80      	pop	{r7, pc}
 800183e:	bf00      	nop
 8001840:	40001000 	.word	0x40001000

08001844 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001844:	b480      	push	{r7}
 8001846:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001848:	b672      	cpsid	i
}
 800184a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 800184c:	bf00      	nop
 800184e:	e7fd      	b.n	800184c <Error_Handler+0x8>

08001850 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b082      	sub	sp, #8
 8001854:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001856:	4b0f      	ldr	r3, [pc, #60]	@ (8001894 <HAL_MspInit+0x44>)
 8001858:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800185a:	4a0e      	ldr	r2, [pc, #56]	@ (8001894 <HAL_MspInit+0x44>)
 800185c:	f043 0301 	orr.w	r3, r3, #1
 8001860:	6613      	str	r3, [r2, #96]	@ 0x60
 8001862:	4b0c      	ldr	r3, [pc, #48]	@ (8001894 <HAL_MspInit+0x44>)
 8001864:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001866:	f003 0301 	and.w	r3, r3, #1
 800186a:	607b      	str	r3, [r7, #4]
 800186c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800186e:	4b09      	ldr	r3, [pc, #36]	@ (8001894 <HAL_MspInit+0x44>)
 8001870:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001872:	4a08      	ldr	r2, [pc, #32]	@ (8001894 <HAL_MspInit+0x44>)
 8001874:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001878:	6593      	str	r3, [r2, #88]	@ 0x58
 800187a:	4b06      	ldr	r3, [pc, #24]	@ (8001894 <HAL_MspInit+0x44>)
 800187c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800187e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001882:	603b      	str	r3, [r7, #0]
 8001884:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001886:	f003 fa8f 	bl	8004da8 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800188a:	bf00      	nop
 800188c:	3708      	adds	r7, #8
 800188e:	46bd      	mov	sp, r7
 8001890:	bd80      	pop	{r7, pc}
 8001892:	bf00      	nop
 8001894:	40021000 	.word	0x40021000

08001898 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b08c      	sub	sp, #48	@ 0x30
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80018a0:	2300      	movs	r3, #0
 80018a2:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 80018a4:	2300      	movs	r3, #0
 80018a6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80018a8:	4b2c      	ldr	r3, [pc, #176]	@ (800195c <HAL_InitTick+0xc4>)
 80018aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018ac:	4a2b      	ldr	r2, [pc, #172]	@ (800195c <HAL_InitTick+0xc4>)
 80018ae:	f043 0310 	orr.w	r3, r3, #16
 80018b2:	6593      	str	r3, [r2, #88]	@ 0x58
 80018b4:	4b29      	ldr	r3, [pc, #164]	@ (800195c <HAL_InitTick+0xc4>)
 80018b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018b8:	f003 0310 	and.w	r3, r3, #16
 80018bc:	60bb      	str	r3, [r7, #8]
 80018be:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80018c0:	f107 020c 	add.w	r2, r7, #12
 80018c4:	f107 0310 	add.w	r3, r7, #16
 80018c8:	4611      	mov	r1, r2
 80018ca:	4618      	mov	r0, r3
 80018cc:	f003 ff64 	bl	8005798 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 80018d0:	f003 ff36 	bl	8005740 <HAL_RCC_GetPCLK1Freq>
 80018d4:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80018d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80018d8:	4a21      	ldr	r2, [pc, #132]	@ (8001960 <HAL_InitTick+0xc8>)
 80018da:	fba2 2303 	umull	r2, r3, r2, r3
 80018de:	0c9b      	lsrs	r3, r3, #18
 80018e0:	3b01      	subs	r3, #1
 80018e2:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80018e4:	4b1f      	ldr	r3, [pc, #124]	@ (8001964 <HAL_InitTick+0xcc>)
 80018e6:	4a20      	ldr	r2, [pc, #128]	@ (8001968 <HAL_InitTick+0xd0>)
 80018e8:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80018ea:	4b1e      	ldr	r3, [pc, #120]	@ (8001964 <HAL_InitTick+0xcc>)
 80018ec:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80018f0:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80018f2:	4a1c      	ldr	r2, [pc, #112]	@ (8001964 <HAL_InitTick+0xcc>)
 80018f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018f6:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80018f8:	4b1a      	ldr	r3, [pc, #104]	@ (8001964 <HAL_InitTick+0xcc>)
 80018fa:	2200      	movs	r2, #0
 80018fc:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018fe:	4b19      	ldr	r3, [pc, #100]	@ (8001964 <HAL_InitTick+0xcc>)
 8001900:	2200      	movs	r2, #0
 8001902:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 8001904:	4817      	ldr	r0, [pc, #92]	@ (8001964 <HAL_InitTick+0xcc>)
 8001906:	f004 fa0d 	bl	8005d24 <HAL_TIM_Base_Init>
 800190a:	4603      	mov	r3, r0
 800190c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001910:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001914:	2b00      	cmp	r3, #0
 8001916:	d11b      	bne.n	8001950 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001918:	4812      	ldr	r0, [pc, #72]	@ (8001964 <HAL_InitTick+0xcc>)
 800191a:	f004 fa65 	bl	8005de8 <HAL_TIM_Base_Start_IT>
 800191e:	4603      	mov	r3, r0
 8001920:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001924:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001928:	2b00      	cmp	r3, #0
 800192a:	d111      	bne.n	8001950 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800192c:	2036      	movs	r0, #54	@ 0x36
 800192e:	f002 fef1 	bl	8004714 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	2b0f      	cmp	r3, #15
 8001936:	d808      	bhi.n	800194a <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001938:	2200      	movs	r2, #0
 800193a:	6879      	ldr	r1, [r7, #4]
 800193c:	2036      	movs	r0, #54	@ 0x36
 800193e:	f002 fecf 	bl	80046e0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001942:	4a0a      	ldr	r2, [pc, #40]	@ (800196c <HAL_InitTick+0xd4>)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	6013      	str	r3, [r2, #0]
 8001948:	e002      	b.n	8001950 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 800194a:	2301      	movs	r3, #1
 800194c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001950:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001954:	4618      	mov	r0, r3
 8001956:	3730      	adds	r7, #48	@ 0x30
 8001958:	46bd      	mov	sp, r7
 800195a:	bd80      	pop	{r7, pc}
 800195c:	40021000 	.word	0x40021000
 8001960:	431bde83 	.word	0x431bde83
 8001964:	200002d8 	.word	0x200002d8
 8001968:	40001000 	.word	0x40001000
 800196c:	20000004 	.word	0x20000004

08001970 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001970:	b480      	push	{r7}
 8001972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001974:	bf00      	nop
 8001976:	e7fd      	b.n	8001974 <NMI_Handler+0x4>

08001978 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001978:	b480      	push	{r7}
 800197a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800197c:	bf00      	nop
 800197e:	e7fd      	b.n	800197c <HardFault_Handler+0x4>

08001980 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001980:	b480      	push	{r7}
 8001982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001984:	bf00      	nop
 8001986:	e7fd      	b.n	8001984 <MemManage_Handler+0x4>

08001988 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001988:	b480      	push	{r7}
 800198a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800198c:	bf00      	nop
 800198e:	e7fd      	b.n	800198c <BusFault_Handler+0x4>

08001990 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001990:	b480      	push	{r7}
 8001992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001994:	bf00      	nop
 8001996:	e7fd      	b.n	8001994 <UsageFault_Handler+0x4>

08001998 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001998:	b480      	push	{r7}
 800199a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800199c:	bf00      	nop
 800199e:	46bd      	mov	sp, r7
 80019a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a4:	4770      	bx	lr

080019a6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019a6:	b480      	push	{r7}
 80019a8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019aa:	bf00      	nop
 80019ac:	46bd      	mov	sp, r7
 80019ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b2:	4770      	bx	lr

080019b4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019b4:	b480      	push	{r7}
 80019b6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019b8:	bf00      	nop
 80019ba:	46bd      	mov	sp, r7
 80019bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c0:	4770      	bx	lr

080019c2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019c2:	b480      	push	{r7}
 80019c4:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80019c6:	bf00      	nop
 80019c8:	46bd      	mov	sp, r7
 80019ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ce:	4770      	bx	lr

080019d0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80019d4:	4802      	ldr	r0, [pc, #8]	@ (80019e0 <USART2_IRQHandler+0x10>)
 80019d6:	f006 f817 	bl	8007a08 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80019da:	bf00      	nop
 80019dc:	bd80      	pop	{r7, pc}
 80019de:	bf00      	nop
 80019e0:	200003c0 	.word	0x200003c0

080019e4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USR_BTN_Pin);
 80019e8:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80019ec:	f003 f914 	bl	8004c18 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80019f0:	bf00      	nop
 80019f2:	bd80      	pop	{r7, pc}

080019f4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80019f8:	4802      	ldr	r0, [pc, #8]	@ (8001a04 <TIM6_DAC_IRQHandler+0x10>)
 80019fa:	f004 fc73 	bl	80062e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80019fe:	bf00      	nop
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	bf00      	nop
 8001a04:	200002d8 	.word	0x200002d8

08001a08 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	af00      	add	r7, sp, #0
  return 1;
 8001a0c:	2301      	movs	r3, #1
}
 8001a0e:	4618      	mov	r0, r3
 8001a10:	46bd      	mov	sp, r7
 8001a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a16:	4770      	bx	lr

08001a18 <_kill>:

int _kill(int pid, int sig)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b082      	sub	sp, #8
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
 8001a20:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001a22:	f009 fc1b 	bl	800b25c <__errno>
 8001a26:	4603      	mov	r3, r0
 8001a28:	2216      	movs	r2, #22
 8001a2a:	601a      	str	r2, [r3, #0]
  return -1;
 8001a2c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a30:	4618      	mov	r0, r3
 8001a32:	3708      	adds	r7, #8
 8001a34:	46bd      	mov	sp, r7
 8001a36:	bd80      	pop	{r7, pc}

08001a38 <_exit>:

void _exit (int status)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b082      	sub	sp, #8
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001a40:	f04f 31ff 	mov.w	r1, #4294967295
 8001a44:	6878      	ldr	r0, [r7, #4]
 8001a46:	f7ff ffe7 	bl	8001a18 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001a4a:	bf00      	nop
 8001a4c:	e7fd      	b.n	8001a4a <_exit+0x12>

08001a4e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a4e:	b580      	push	{r7, lr}
 8001a50:	b086      	sub	sp, #24
 8001a52:	af00      	add	r7, sp, #0
 8001a54:	60f8      	str	r0, [r7, #12]
 8001a56:	60b9      	str	r1, [r7, #8]
 8001a58:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	617b      	str	r3, [r7, #20]
 8001a5e:	e00a      	b.n	8001a76 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001a60:	f3af 8000 	nop.w
 8001a64:	4601      	mov	r1, r0
 8001a66:	68bb      	ldr	r3, [r7, #8]
 8001a68:	1c5a      	adds	r2, r3, #1
 8001a6a:	60ba      	str	r2, [r7, #8]
 8001a6c:	b2ca      	uxtb	r2, r1
 8001a6e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a70:	697b      	ldr	r3, [r7, #20]
 8001a72:	3301      	adds	r3, #1
 8001a74:	617b      	str	r3, [r7, #20]
 8001a76:	697a      	ldr	r2, [r7, #20]
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	429a      	cmp	r2, r3
 8001a7c:	dbf0      	blt.n	8001a60 <_read+0x12>
  }

  return len;
 8001a7e:	687b      	ldr	r3, [r7, #4]
}
 8001a80:	4618      	mov	r0, r3
 8001a82:	3718      	adds	r7, #24
 8001a84:	46bd      	mov	sp, r7
 8001a86:	bd80      	pop	{r7, pc}

08001a88 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b086      	sub	sp, #24
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	60f8      	str	r0, [r7, #12]
 8001a90:	60b9      	str	r1, [r7, #8]
 8001a92:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a94:	2300      	movs	r3, #0
 8001a96:	617b      	str	r3, [r7, #20]
 8001a98:	e009      	b.n	8001aae <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001a9a:	68bb      	ldr	r3, [r7, #8]
 8001a9c:	1c5a      	adds	r2, r3, #1
 8001a9e:	60ba      	str	r2, [r7, #8]
 8001aa0:	781b      	ldrb	r3, [r3, #0]
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001aa8:	697b      	ldr	r3, [r7, #20]
 8001aaa:	3301      	adds	r3, #1
 8001aac:	617b      	str	r3, [r7, #20]
 8001aae:	697a      	ldr	r2, [r7, #20]
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	429a      	cmp	r2, r3
 8001ab4:	dbf1      	blt.n	8001a9a <_write+0x12>
  }
  return len;
 8001ab6:	687b      	ldr	r3, [r7, #4]
}
 8001ab8:	4618      	mov	r0, r3
 8001aba:	3718      	adds	r7, #24
 8001abc:	46bd      	mov	sp, r7
 8001abe:	bd80      	pop	{r7, pc}

08001ac0 <_close>:

int _close(int file)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	b083      	sub	sp, #12
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001ac8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001acc:	4618      	mov	r0, r3
 8001ace:	370c      	adds	r7, #12
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad6:	4770      	bx	lr

08001ad8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	b083      	sub	sp, #12
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
 8001ae0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001ae2:	683b      	ldr	r3, [r7, #0]
 8001ae4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001ae8:	605a      	str	r2, [r3, #4]
  return 0;
 8001aea:	2300      	movs	r3, #0
}
 8001aec:	4618      	mov	r0, r3
 8001aee:	370c      	adds	r7, #12
 8001af0:	46bd      	mov	sp, r7
 8001af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af6:	4770      	bx	lr

08001af8 <_isatty>:

int _isatty(int file)
{
 8001af8:	b480      	push	{r7}
 8001afa:	b083      	sub	sp, #12
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001b00:	2301      	movs	r3, #1
}
 8001b02:	4618      	mov	r0, r3
 8001b04:	370c      	adds	r7, #12
 8001b06:	46bd      	mov	sp, r7
 8001b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0c:	4770      	bx	lr

08001b0e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b0e:	b480      	push	{r7}
 8001b10:	b085      	sub	sp, #20
 8001b12:	af00      	add	r7, sp, #0
 8001b14:	60f8      	str	r0, [r7, #12]
 8001b16:	60b9      	str	r1, [r7, #8]
 8001b18:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b1a:	2300      	movs	r3, #0
}
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	3714      	adds	r7, #20
 8001b20:	46bd      	mov	sp, r7
 8001b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b26:	4770      	bx	lr

08001b28 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b086      	sub	sp, #24
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b30:	4a14      	ldr	r2, [pc, #80]	@ (8001b84 <_sbrk+0x5c>)
 8001b32:	4b15      	ldr	r3, [pc, #84]	@ (8001b88 <_sbrk+0x60>)
 8001b34:	1ad3      	subs	r3, r2, r3
 8001b36:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b38:	697b      	ldr	r3, [r7, #20]
 8001b3a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b3c:	4b13      	ldr	r3, [pc, #76]	@ (8001b8c <_sbrk+0x64>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d102      	bne.n	8001b4a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b44:	4b11      	ldr	r3, [pc, #68]	@ (8001b8c <_sbrk+0x64>)
 8001b46:	4a12      	ldr	r2, [pc, #72]	@ (8001b90 <_sbrk+0x68>)
 8001b48:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b4a:	4b10      	ldr	r3, [pc, #64]	@ (8001b8c <_sbrk+0x64>)
 8001b4c:	681a      	ldr	r2, [r3, #0]
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	4413      	add	r3, r2
 8001b52:	693a      	ldr	r2, [r7, #16]
 8001b54:	429a      	cmp	r2, r3
 8001b56:	d207      	bcs.n	8001b68 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b58:	f009 fb80 	bl	800b25c <__errno>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	220c      	movs	r2, #12
 8001b60:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b62:	f04f 33ff 	mov.w	r3, #4294967295
 8001b66:	e009      	b.n	8001b7c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b68:	4b08      	ldr	r3, [pc, #32]	@ (8001b8c <_sbrk+0x64>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b6e:	4b07      	ldr	r3, [pc, #28]	@ (8001b8c <_sbrk+0x64>)
 8001b70:	681a      	ldr	r2, [r3, #0]
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	4413      	add	r3, r2
 8001b76:	4a05      	ldr	r2, [pc, #20]	@ (8001b8c <_sbrk+0x64>)
 8001b78:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b7a:	68fb      	ldr	r3, [r7, #12]
}
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	3718      	adds	r7, #24
 8001b80:	46bd      	mov	sp, r7
 8001b82:	bd80      	pop	{r7, pc}
 8001b84:	20020000 	.word	0x20020000
 8001b88:	00000400 	.word	0x00000400
 8001b8c:	20000324 	.word	0x20000324
 8001b90:	200009c8 	.word	0x200009c8

08001b94 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001b94:	b480      	push	{r7}
 8001b96:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001b98:	4b06      	ldr	r3, [pc, #24]	@ (8001bb4 <SystemInit+0x20>)
 8001b9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b9e:	4a05      	ldr	r2, [pc, #20]	@ (8001bb4 <SystemInit+0x20>)
 8001ba0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001ba4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ba8:	bf00      	nop
 8001baa:	46bd      	mov	sp, r7
 8001bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb0:	4770      	bx	lr
 8001bb2:	bf00      	nop
 8001bb4:	e000ed00 	.word	0xe000ed00

08001bb8 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b098      	sub	sp, #96	@ 0x60
 8001bbc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bbe:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	601a      	str	r2, [r3, #0]
 8001bc6:	605a      	str	r2, [r3, #4]
 8001bc8:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001bca:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001bce:	2200      	movs	r2, #0
 8001bd0:	601a      	str	r2, [r3, #0]
 8001bd2:	605a      	str	r2, [r3, #4]
 8001bd4:	609a      	str	r2, [r3, #8]
 8001bd6:	60da      	str	r2, [r3, #12]
 8001bd8:	611a      	str	r2, [r3, #16]
 8001bda:	615a      	str	r2, [r3, #20]
 8001bdc:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001bde:	1d3b      	adds	r3, r7, #4
 8001be0:	2234      	movs	r2, #52	@ 0x34
 8001be2:	2100      	movs	r1, #0
 8001be4:	4618      	mov	r0, r3
 8001be6:	f009 fad4 	bl	800b192 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001bea:	4b47      	ldr	r3, [pc, #284]	@ (8001d08 <MX_TIM1_Init+0x150>)
 8001bec:	4a47      	ldr	r2, [pc, #284]	@ (8001d0c <MX_TIM1_Init+0x154>)
 8001bee:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001bf0:	4b45      	ldr	r3, [pc, #276]	@ (8001d08 <MX_TIM1_Init+0x150>)
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bf6:	4b44      	ldr	r3, [pc, #272]	@ (8001d08 <MX_TIM1_Init+0x150>)
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001bfc:	4b42      	ldr	r3, [pc, #264]	@ (8001d08 <MX_TIM1_Init+0x150>)
 8001bfe:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001c02:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c04:	4b40      	ldr	r3, [pc, #256]	@ (8001d08 <MX_TIM1_Init+0x150>)
 8001c06:	2200      	movs	r2, #0
 8001c08:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001c0a:	4b3f      	ldr	r3, [pc, #252]	@ (8001d08 <MX_TIM1_Init+0x150>)
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c10:	4b3d      	ldr	r3, [pc, #244]	@ (8001d08 <MX_TIM1_Init+0x150>)
 8001c12:	2200      	movs	r2, #0
 8001c14:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001c16:	483c      	ldr	r0, [pc, #240]	@ (8001d08 <MX_TIM1_Init+0x150>)
 8001c18:	f004 f95e 	bl	8005ed8 <HAL_TIM_PWM_Init>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d001      	beq.n	8001c26 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8001c22:	f7ff fe0f 	bl	8001844 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c26:	2300      	movs	r3, #0
 8001c28:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001c32:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001c36:	4619      	mov	r1, r3
 8001c38:	4833      	ldr	r0, [pc, #204]	@ (8001d08 <MX_TIM1_Init+0x150>)
 8001c3a:	f005 fc25 	bl	8007488 <HAL_TIMEx_MasterConfigSynchronization>
 8001c3e:	4603      	mov	r3, r0
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d001      	beq.n	8001c48 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001c44:	f7ff fdfe 	bl	8001844 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c48:	2360      	movs	r3, #96	@ 0x60
 8001c4a:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c50:	2300      	movs	r3, #0
 8001c52:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001c54:	2300      	movs	r3, #0
 8001c56:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001c60:	2300      	movs	r3, #0
 8001c62:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001c64:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001c68:	2200      	movs	r2, #0
 8001c6a:	4619      	mov	r1, r3
 8001c6c:	4826      	ldr	r0, [pc, #152]	@ (8001d08 <MX_TIM1_Init+0x150>)
 8001c6e:	f004 fc89 	bl	8006584 <HAL_TIM_PWM_ConfigChannel>
 8001c72:	4603      	mov	r3, r0
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d001      	beq.n	8001c7c <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001c78:	f7ff fde4 	bl	8001844 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001c7c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001c80:	2204      	movs	r2, #4
 8001c82:	4619      	mov	r1, r3
 8001c84:	4820      	ldr	r0, [pc, #128]	@ (8001d08 <MX_TIM1_Init+0x150>)
 8001c86:	f004 fc7d 	bl	8006584 <HAL_TIM_PWM_ConfigChannel>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d001      	beq.n	8001c94 <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 8001c90:	f7ff fdd8 	bl	8001844 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001c94:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001c98:	2208      	movs	r2, #8
 8001c9a:	4619      	mov	r1, r3
 8001c9c:	481a      	ldr	r0, [pc, #104]	@ (8001d08 <MX_TIM1_Init+0x150>)
 8001c9e:	f004 fc71 	bl	8006584 <HAL_TIM_PWM_ConfigChannel>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d001      	beq.n	8001cac <MX_TIM1_Init+0xf4>
  {
    Error_Handler();
 8001ca8:	f7ff fdcc 	bl	8001844 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001cac:	2300      	movs	r3, #0
 8001cae:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 34;
 8001cb8:	2322      	movs	r3, #34	@ 0x22
 8001cba:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001cc0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001cc4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001cd2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001cd6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001cd8:	2300      	movs	r3, #0
 8001cda:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001ce4:	1d3b      	adds	r3, r7, #4
 8001ce6:	4619      	mov	r1, r3
 8001ce8:	4807      	ldr	r0, [pc, #28]	@ (8001d08 <MX_TIM1_Init+0x150>)
 8001cea:	f005 fc63 	bl	80075b4 <HAL_TIMEx_ConfigBreakDeadTime>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d001      	beq.n	8001cf8 <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 8001cf4:	f7ff fda6 	bl	8001844 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001cf8:	4803      	ldr	r0, [pc, #12]	@ (8001d08 <MX_TIM1_Init+0x150>)
 8001cfa:	f000 f8d7 	bl	8001eac <HAL_TIM_MspPostInit>

}
 8001cfe:	bf00      	nop
 8001d00:	3760      	adds	r7, #96	@ 0x60
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bd80      	pop	{r7, pc}
 8001d06:	bf00      	nop
 8001d08:	20000328 	.word	0x20000328
 8001d0c:	40012c00 	.word	0x40012c00

08001d10 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b088      	sub	sp, #32
 8001d14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_HallSensor_InitTypeDef sConfig = {0};
 8001d16:	f107 0310 	add.w	r3, r7, #16
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	601a      	str	r2, [r3, #0]
 8001d1e:	605a      	str	r2, [r3, #4]
 8001d20:	609a      	str	r2, [r3, #8]
 8001d22:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d24:	1d3b      	adds	r3, r7, #4
 8001d26:	2200      	movs	r2, #0
 8001d28:	601a      	str	r2, [r3, #0]
 8001d2a:	605a      	str	r2, [r3, #4]
 8001d2c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001d2e:	4b1c      	ldr	r3, [pc, #112]	@ (8001da0 <MX_TIM3_Init+0x90>)
 8001d30:	4a1c      	ldr	r2, [pc, #112]	@ (8001da4 <MX_TIM3_Init+0x94>)
 8001d32:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001d34:	4b1a      	ldr	r3, [pc, #104]	@ (8001da0 <MX_TIM3_Init+0x90>)
 8001d36:	2200      	movs	r2, #0
 8001d38:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d3a:	4b19      	ldr	r3, [pc, #100]	@ (8001da0 <MX_TIM3_Init+0x90>)
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001d40:	4b17      	ldr	r3, [pc, #92]	@ (8001da0 <MX_TIM3_Init+0x90>)
 8001d42:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001d46:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d48:	4b15      	ldr	r3, [pc, #84]	@ (8001da0 <MX_TIM3_Init+0x90>)
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d4e:	4b14      	ldr	r3, [pc, #80]	@ (8001da0 <MX_TIM3_Init+0x90>)
 8001d50:	2200      	movs	r2, #0
 8001d52:	619a      	str	r2, [r3, #24]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001d54:	2300      	movs	r3, #0
 8001d56:	613b      	str	r3, [r7, #16]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Filter = 0;
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	61bb      	str	r3, [r7, #24]
  sConfig.Commutation_Delay = 0;
 8001d60:	2300      	movs	r3, #0
 8001d62:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_HallSensor_Init(&htim3, &sConfig) != HAL_OK)
 8001d64:	f107 0310 	add.w	r3, r7, #16
 8001d68:	4619      	mov	r1, r3
 8001d6a:	480d      	ldr	r0, [pc, #52]	@ (8001da0 <MX_TIM3_Init+0x90>)
 8001d6c:	f005 f9bd 	bl	80070ea <HAL_TIMEx_HallSensor_Init>
 8001d70:	4603      	mov	r3, r0
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d001      	beq.n	8001d7a <MX_TIM3_Init+0x6a>
  {
    Error_Handler();
 8001d76:	f7ff fd65 	bl	8001844 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 8001d7a:	2350      	movs	r3, #80	@ 0x50
 8001d7c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001d82:	1d3b      	adds	r3, r7, #4
 8001d84:	4619      	mov	r1, r3
 8001d86:	4806      	ldr	r0, [pc, #24]	@ (8001da0 <MX_TIM3_Init+0x90>)
 8001d88:	f005 fb7e 	bl	8007488 <HAL_TIMEx_MasterConfigSynchronization>
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d001      	beq.n	8001d96 <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 8001d92:	f7ff fd57 	bl	8001844 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001d96:	bf00      	nop
 8001d98:	3720      	adds	r7, #32
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bd80      	pop	{r7, pc}
 8001d9e:	bf00      	nop
 8001da0:	20000374 	.word	0x20000374
 8001da4:	40000400 	.word	0x40000400

08001da8 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001da8:	b480      	push	{r7}
 8001daa:	b085      	sub	sp, #20
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	4a0a      	ldr	r2, [pc, #40]	@ (8001de0 <HAL_TIM_PWM_MspInit+0x38>)
 8001db6:	4293      	cmp	r3, r2
 8001db8:	d10b      	bne.n	8001dd2 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001dba:	4b0a      	ldr	r3, [pc, #40]	@ (8001de4 <HAL_TIM_PWM_MspInit+0x3c>)
 8001dbc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001dbe:	4a09      	ldr	r2, [pc, #36]	@ (8001de4 <HAL_TIM_PWM_MspInit+0x3c>)
 8001dc0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001dc4:	6613      	str	r3, [r2, #96]	@ 0x60
 8001dc6:	4b07      	ldr	r3, [pc, #28]	@ (8001de4 <HAL_TIM_PWM_MspInit+0x3c>)
 8001dc8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001dca:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001dce:	60fb      	str	r3, [r7, #12]
 8001dd0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001dd2:	bf00      	nop
 8001dd4:	3714      	adds	r7, #20
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ddc:	4770      	bx	lr
 8001dde:	bf00      	nop
 8001de0:	40012c00 	.word	0x40012c00
 8001de4:	40021000 	.word	0x40021000

08001de8 <HAL_TIMEx_HallSensor_MspInit>:

void HAL_TIMEx_HallSensor_MspInit(TIM_HandleTypeDef* timex_hallsensorHandle)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b08a      	sub	sp, #40	@ 0x28
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001df0:	f107 0314 	add.w	r3, r7, #20
 8001df4:	2200      	movs	r2, #0
 8001df6:	601a      	str	r2, [r3, #0]
 8001df8:	605a      	str	r2, [r3, #4]
 8001dfa:	609a      	str	r2, [r3, #8]
 8001dfc:	60da      	str	r2, [r3, #12]
 8001dfe:	611a      	str	r2, [r3, #16]
  if(timex_hallsensorHandle->Instance==TIM3)
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	4a26      	ldr	r2, [pc, #152]	@ (8001ea0 <HAL_TIMEx_HallSensor_MspInit+0xb8>)
 8001e06:	4293      	cmp	r3, r2
 8001e08:	d145      	bne.n	8001e96 <HAL_TIMEx_HallSensor_MspInit+0xae>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001e0a:	4b26      	ldr	r3, [pc, #152]	@ (8001ea4 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001e0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e0e:	4a25      	ldr	r2, [pc, #148]	@ (8001ea4 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001e10:	f043 0302 	orr.w	r3, r3, #2
 8001e14:	6593      	str	r3, [r2, #88]	@ 0x58
 8001e16:	4b23      	ldr	r3, [pc, #140]	@ (8001ea4 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001e18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e1a:	f003 0302 	and.w	r3, r3, #2
 8001e1e:	613b      	str	r3, [r7, #16]
 8001e20:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e22:	4b20      	ldr	r3, [pc, #128]	@ (8001ea4 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001e24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e26:	4a1f      	ldr	r2, [pc, #124]	@ (8001ea4 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001e28:	f043 0301 	orr.w	r3, r3, #1
 8001e2c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e2e:	4b1d      	ldr	r3, [pc, #116]	@ (8001ea4 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001e30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e32:	f003 0301 	and.w	r3, r3, #1
 8001e36:	60fb      	str	r3, [r7, #12]
 8001e38:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e3a:	4b1a      	ldr	r3, [pc, #104]	@ (8001ea4 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001e3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e3e:	4a19      	ldr	r2, [pc, #100]	@ (8001ea4 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001e40:	f043 0304 	orr.w	r3, r3, #4
 8001e44:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e46:	4b17      	ldr	r3, [pc, #92]	@ (8001ea4 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001e48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e4a:	f003 0304 	and.w	r3, r3, #4
 8001e4e:	60bb      	str	r3, [r7, #8]
 8001e50:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA4     ------> TIM3_CH2
    PA6     ------> TIM3_CH1
    PC8     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 8001e52:	2350      	movs	r3, #80	@ 0x50
 8001e54:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e56:	2302      	movs	r3, #2
 8001e58:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e5e:	2300      	movs	r3, #0
 8001e60:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001e62:	2302      	movs	r3, #2
 8001e64:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e66:	f107 0314 	add.w	r3, r7, #20
 8001e6a:	4619      	mov	r1, r3
 8001e6c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e70:	f002 fd1e 	bl	80048b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001e74:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001e78:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e7a:	2302      	movs	r3, #2
 8001e7c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e82:	2300      	movs	r3, #0
 8001e84:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001e86:	2302      	movs	r3, #2
 8001e88:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e8a:	f107 0314 	add.w	r3, r7, #20
 8001e8e:	4619      	mov	r1, r3
 8001e90:	4805      	ldr	r0, [pc, #20]	@ (8001ea8 <HAL_TIMEx_HallSensor_MspInit+0xc0>)
 8001e92:	f002 fd0d 	bl	80048b0 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001e96:	bf00      	nop
 8001e98:	3728      	adds	r7, #40	@ 0x28
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bd80      	pop	{r7, pc}
 8001e9e:	bf00      	nop
 8001ea0:	40000400 	.word	0x40000400
 8001ea4:	40021000 	.word	0x40021000
 8001ea8:	48000800 	.word	0x48000800

08001eac <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b08a      	sub	sp, #40	@ 0x28
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001eb4:	f107 0314 	add.w	r3, r7, #20
 8001eb8:	2200      	movs	r2, #0
 8001eba:	601a      	str	r2, [r3, #0]
 8001ebc:	605a      	str	r2, [r3, #4]
 8001ebe:	609a      	str	r2, [r3, #8]
 8001ec0:	60da      	str	r2, [r3, #12]
 8001ec2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	4a29      	ldr	r2, [pc, #164]	@ (8001f70 <HAL_TIM_MspPostInit+0xc4>)
 8001eca:	4293      	cmp	r3, r2
 8001ecc:	d14b      	bne.n	8001f66 <HAL_TIM_MspPostInit+0xba>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ece:	4b29      	ldr	r3, [pc, #164]	@ (8001f74 <HAL_TIM_MspPostInit+0xc8>)
 8001ed0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ed2:	4a28      	ldr	r2, [pc, #160]	@ (8001f74 <HAL_TIM_MspPostInit+0xc8>)
 8001ed4:	f043 0302 	orr.w	r3, r3, #2
 8001ed8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001eda:	4b26      	ldr	r3, [pc, #152]	@ (8001f74 <HAL_TIM_MspPostInit+0xc8>)
 8001edc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ede:	f003 0302 	and.w	r3, r3, #2
 8001ee2:	613b      	str	r3, [r7, #16]
 8001ee4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ee6:	4b23      	ldr	r3, [pc, #140]	@ (8001f74 <HAL_TIM_MspPostInit+0xc8>)
 8001ee8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001eea:	4a22      	ldr	r2, [pc, #136]	@ (8001f74 <HAL_TIM_MspPostInit+0xc8>)
 8001eec:	f043 0301 	orr.w	r3, r3, #1
 8001ef0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ef2:	4b20      	ldr	r3, [pc, #128]	@ (8001f74 <HAL_TIM_MspPostInit+0xc8>)
 8001ef4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ef6:	f003 0301 	and.w	r3, r3, #1
 8001efa:	60fb      	str	r3, [r7, #12]
 8001efc:	68fb      	ldr	r3, [r7, #12]
    PB15     ------> TIM1_CH3N
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = U_PWM_L_Pin|V_PWM_L_Pin;
 8001efe:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8001f02:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f04:	2302      	movs	r3, #2
 8001f06:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001f10:	2306      	movs	r3, #6
 8001f12:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f14:	f107 0314 	add.w	r3, r7, #20
 8001f18:	4619      	mov	r1, r3
 8001f1a:	4817      	ldr	r0, [pc, #92]	@ (8001f78 <HAL_TIM_MspPostInit+0xcc>)
 8001f1c:	f002 fcc8 	bl	80048b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = W_PWM_L_Pin;
 8001f20:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001f24:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f26:	2302      	movs	r3, #2
 8001f28:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f2e:	2300      	movs	r3, #0
 8001f30:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 8001f32:	2304      	movs	r3, #4
 8001f34:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(W_PWM_L_GPIO_Port, &GPIO_InitStruct);
 8001f36:	f107 0314 	add.w	r3, r7, #20
 8001f3a:	4619      	mov	r1, r3
 8001f3c:	480e      	ldr	r0, [pc, #56]	@ (8001f78 <HAL_TIM_MspPostInit+0xcc>)
 8001f3e:	f002 fcb7 	bl	80048b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = U_PWM_H_Pin|V_PWM_H_Pin|W_PWM_H_Pin;
 8001f42:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8001f46:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f48:	2302      	movs	r3, #2
 8001f4a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f50:	2300      	movs	r3, #0
 8001f52:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001f54:	2306      	movs	r3, #6
 8001f56:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f58:	f107 0314 	add.w	r3, r7, #20
 8001f5c:	4619      	mov	r1, r3
 8001f5e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f62:	f002 fca5 	bl	80048b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001f66:	bf00      	nop
 8001f68:	3728      	adds	r7, #40	@ 0x28
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bd80      	pop	{r7, pc}
 8001f6e:	bf00      	nop
 8001f70:	40012c00 	.word	0x40012c00
 8001f74:	40021000 	.word	0x40021000
 8001f78:	48000400 	.word	0x48000400

08001f7c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001f80:	4b22      	ldr	r3, [pc, #136]	@ (800200c <MX_USART2_UART_Init+0x90>)
 8001f82:	4a23      	ldr	r2, [pc, #140]	@ (8002010 <MX_USART2_UART_Init+0x94>)
 8001f84:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001f86:	4b21      	ldr	r3, [pc, #132]	@ (800200c <MX_USART2_UART_Init+0x90>)
 8001f88:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001f8c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001f8e:	4b1f      	ldr	r3, [pc, #124]	@ (800200c <MX_USART2_UART_Init+0x90>)
 8001f90:	2200      	movs	r2, #0
 8001f92:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001f94:	4b1d      	ldr	r3, [pc, #116]	@ (800200c <MX_USART2_UART_Init+0x90>)
 8001f96:	2200      	movs	r2, #0
 8001f98:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001f9a:	4b1c      	ldr	r3, [pc, #112]	@ (800200c <MX_USART2_UART_Init+0x90>)
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001fa0:	4b1a      	ldr	r3, [pc, #104]	@ (800200c <MX_USART2_UART_Init+0x90>)
 8001fa2:	220c      	movs	r2, #12
 8001fa4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001fa6:	4b19      	ldr	r3, [pc, #100]	@ (800200c <MX_USART2_UART_Init+0x90>)
 8001fa8:	2200      	movs	r2, #0
 8001faa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001fac:	4b17      	ldr	r3, [pc, #92]	@ (800200c <MX_USART2_UART_Init+0x90>)
 8001fae:	2200      	movs	r2, #0
 8001fb0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001fb2:	4b16      	ldr	r3, [pc, #88]	@ (800200c <MX_USART2_UART_Init+0x90>)
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001fb8:	4b14      	ldr	r3, [pc, #80]	@ (800200c <MX_USART2_UART_Init+0x90>)
 8001fba:	2200      	movs	r2, #0
 8001fbc:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001fbe:	4b13      	ldr	r3, [pc, #76]	@ (800200c <MX_USART2_UART_Init+0x90>)
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001fc4:	4811      	ldr	r0, [pc, #68]	@ (800200c <MX_USART2_UART_Init+0x90>)
 8001fc6:	f005 fbf4 	bl	80077b2 <HAL_UART_Init>
 8001fca:	4603      	mov	r3, r0
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d001      	beq.n	8001fd4 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001fd0:	f7ff fc38 	bl	8001844 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001fd4:	2100      	movs	r1, #0
 8001fd6:	480d      	ldr	r0, [pc, #52]	@ (800200c <MX_USART2_UART_Init+0x90>)
 8001fd8:	f007 fc6b 	bl	80098b2 <HAL_UARTEx_SetTxFifoThreshold>
 8001fdc:	4603      	mov	r3, r0
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d001      	beq.n	8001fe6 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8001fe2:	f7ff fc2f 	bl	8001844 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001fe6:	2100      	movs	r1, #0
 8001fe8:	4808      	ldr	r0, [pc, #32]	@ (800200c <MX_USART2_UART_Init+0x90>)
 8001fea:	f007 fca0 	bl	800992e <HAL_UARTEx_SetRxFifoThreshold>
 8001fee:	4603      	mov	r3, r0
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d001      	beq.n	8001ff8 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001ff4:	f7ff fc26 	bl	8001844 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001ff8:	4804      	ldr	r0, [pc, #16]	@ (800200c <MX_USART2_UART_Init+0x90>)
 8001ffa:	f007 fc21 	bl	8009840 <HAL_UARTEx_DisableFifoMode>
 8001ffe:	4603      	mov	r3, r0
 8002000:	2b00      	cmp	r3, #0
 8002002:	d001      	beq.n	8002008 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8002004:	f7ff fc1e 	bl	8001844 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002008:	bf00      	nop
 800200a:	bd80      	pop	{r7, pc}
 800200c:	200003c0 	.word	0x200003c0
 8002010:	40004400 	.word	0x40004400

08002014 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002018:	4b22      	ldr	r3, [pc, #136]	@ (80020a4 <MX_USART3_UART_Init+0x90>)
 800201a:	4a23      	ldr	r2, [pc, #140]	@ (80020a8 <MX_USART3_UART_Init+0x94>)
 800201c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800201e:	4b21      	ldr	r3, [pc, #132]	@ (80020a4 <MX_USART3_UART_Init+0x90>)
 8002020:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002024:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002026:	4b1f      	ldr	r3, [pc, #124]	@ (80020a4 <MX_USART3_UART_Init+0x90>)
 8002028:	2200      	movs	r2, #0
 800202a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800202c:	4b1d      	ldr	r3, [pc, #116]	@ (80020a4 <MX_USART3_UART_Init+0x90>)
 800202e:	2200      	movs	r2, #0
 8002030:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002032:	4b1c      	ldr	r3, [pc, #112]	@ (80020a4 <MX_USART3_UART_Init+0x90>)
 8002034:	2200      	movs	r2, #0
 8002036:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002038:	4b1a      	ldr	r3, [pc, #104]	@ (80020a4 <MX_USART3_UART_Init+0x90>)
 800203a:	220c      	movs	r2, #12
 800203c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800203e:	4b19      	ldr	r3, [pc, #100]	@ (80020a4 <MX_USART3_UART_Init+0x90>)
 8002040:	2200      	movs	r2, #0
 8002042:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002044:	4b17      	ldr	r3, [pc, #92]	@ (80020a4 <MX_USART3_UART_Init+0x90>)
 8002046:	2200      	movs	r2, #0
 8002048:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800204a:	4b16      	ldr	r3, [pc, #88]	@ (80020a4 <MX_USART3_UART_Init+0x90>)
 800204c:	2200      	movs	r2, #0
 800204e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002050:	4b14      	ldr	r3, [pc, #80]	@ (80020a4 <MX_USART3_UART_Init+0x90>)
 8002052:	2200      	movs	r2, #0
 8002054:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002056:	4b13      	ldr	r3, [pc, #76]	@ (80020a4 <MX_USART3_UART_Init+0x90>)
 8002058:	2200      	movs	r2, #0
 800205a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800205c:	4811      	ldr	r0, [pc, #68]	@ (80020a4 <MX_USART3_UART_Init+0x90>)
 800205e:	f005 fba8 	bl	80077b2 <HAL_UART_Init>
 8002062:	4603      	mov	r3, r0
 8002064:	2b00      	cmp	r3, #0
 8002066:	d001      	beq.n	800206c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8002068:	f7ff fbec 	bl	8001844 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800206c:	2100      	movs	r1, #0
 800206e:	480d      	ldr	r0, [pc, #52]	@ (80020a4 <MX_USART3_UART_Init+0x90>)
 8002070:	f007 fc1f 	bl	80098b2 <HAL_UARTEx_SetTxFifoThreshold>
 8002074:	4603      	mov	r3, r0
 8002076:	2b00      	cmp	r3, #0
 8002078:	d001      	beq.n	800207e <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800207a:	f7ff fbe3 	bl	8001844 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800207e:	2100      	movs	r1, #0
 8002080:	4808      	ldr	r0, [pc, #32]	@ (80020a4 <MX_USART3_UART_Init+0x90>)
 8002082:	f007 fc54 	bl	800992e <HAL_UARTEx_SetRxFifoThreshold>
 8002086:	4603      	mov	r3, r0
 8002088:	2b00      	cmp	r3, #0
 800208a:	d001      	beq.n	8002090 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 800208c:	f7ff fbda 	bl	8001844 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8002090:	4804      	ldr	r0, [pc, #16]	@ (80020a4 <MX_USART3_UART_Init+0x90>)
 8002092:	f007 fbd5 	bl	8009840 <HAL_UARTEx_DisableFifoMode>
 8002096:	4603      	mov	r3, r0
 8002098:	2b00      	cmp	r3, #0
 800209a:	d001      	beq.n	80020a0 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 800209c:	f7ff fbd2 	bl	8001844 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80020a0:	bf00      	nop
 80020a2:	bd80      	pop	{r7, pc}
 80020a4:	20000454 	.word	0x20000454
 80020a8:	40004800 	.word	0x40004800

080020ac <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b0a0      	sub	sp, #128	@ 0x80
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020b4:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80020b8:	2200      	movs	r2, #0
 80020ba:	601a      	str	r2, [r3, #0]
 80020bc:	605a      	str	r2, [r3, #4]
 80020be:	609a      	str	r2, [r3, #8]
 80020c0:	60da      	str	r2, [r3, #12]
 80020c2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80020c4:	f107 0318 	add.w	r3, r7, #24
 80020c8:	2254      	movs	r2, #84	@ 0x54
 80020ca:	2100      	movs	r1, #0
 80020cc:	4618      	mov	r0, r3
 80020ce:	f009 f860 	bl	800b192 <memset>
  if(uartHandle->Instance==USART2)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	4a41      	ldr	r2, [pc, #260]	@ (80021dc <HAL_UART_MspInit+0x130>)
 80020d8:	4293      	cmp	r3, r2
 80020da:	d13f      	bne.n	800215c <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80020dc:	2302      	movs	r3, #2
 80020de:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80020e0:	2300      	movs	r3, #0
 80020e2:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80020e4:	f107 0318 	add.w	r3, r7, #24
 80020e8:	4618      	mov	r0, r3
 80020ea:	f003 fbcd 	bl	8005888 <HAL_RCCEx_PeriphCLKConfig>
 80020ee:	4603      	mov	r3, r0
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d001      	beq.n	80020f8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80020f4:	f7ff fba6 	bl	8001844 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80020f8:	4b39      	ldr	r3, [pc, #228]	@ (80021e0 <HAL_UART_MspInit+0x134>)
 80020fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020fc:	4a38      	ldr	r2, [pc, #224]	@ (80021e0 <HAL_UART_MspInit+0x134>)
 80020fe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002102:	6593      	str	r3, [r2, #88]	@ 0x58
 8002104:	4b36      	ldr	r3, [pc, #216]	@ (80021e0 <HAL_UART_MspInit+0x134>)
 8002106:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002108:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800210c:	617b      	str	r3, [r7, #20]
 800210e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002110:	4b33      	ldr	r3, [pc, #204]	@ (80021e0 <HAL_UART_MspInit+0x134>)
 8002112:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002114:	4a32      	ldr	r2, [pc, #200]	@ (80021e0 <HAL_UART_MspInit+0x134>)
 8002116:	f043 0301 	orr.w	r3, r3, #1
 800211a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800211c:	4b30      	ldr	r3, [pc, #192]	@ (80021e0 <HAL_UART_MspInit+0x134>)
 800211e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002120:	f003 0301 	and.w	r3, r3, #1
 8002124:	613b      	str	r3, [r7, #16]
 8002126:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002128:	230c      	movs	r3, #12
 800212a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800212c:	2302      	movs	r3, #2
 800212e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002130:	2300      	movs	r3, #0
 8002132:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002134:	2300      	movs	r3, #0
 8002136:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002138:	2307      	movs	r3, #7
 800213a:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800213c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8002140:	4619      	mov	r1, r3
 8002142:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002146:	f002 fbb3 	bl	80048b0 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800214a:	2200      	movs	r2, #0
 800214c:	2100      	movs	r1, #0
 800214e:	2026      	movs	r0, #38	@ 0x26
 8002150:	f002 fac6 	bl	80046e0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002154:	2026      	movs	r0, #38	@ 0x26
 8002156:	f002 fadd 	bl	8004714 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800215a:	e03b      	b.n	80021d4 <HAL_UART_MspInit+0x128>
  else if(uartHandle->Instance==USART3)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	4a20      	ldr	r2, [pc, #128]	@ (80021e4 <HAL_UART_MspInit+0x138>)
 8002162:	4293      	cmp	r3, r2
 8002164:	d136      	bne.n	80021d4 <HAL_UART_MspInit+0x128>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002166:	2304      	movs	r3, #4
 8002168:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800216a:	2300      	movs	r3, #0
 800216c:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800216e:	f107 0318 	add.w	r3, r7, #24
 8002172:	4618      	mov	r0, r3
 8002174:	f003 fb88 	bl	8005888 <HAL_RCCEx_PeriphCLKConfig>
 8002178:	4603      	mov	r3, r0
 800217a:	2b00      	cmp	r3, #0
 800217c:	d001      	beq.n	8002182 <HAL_UART_MspInit+0xd6>
      Error_Handler();
 800217e:	f7ff fb61 	bl	8001844 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002182:	4b17      	ldr	r3, [pc, #92]	@ (80021e0 <HAL_UART_MspInit+0x134>)
 8002184:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002186:	4a16      	ldr	r2, [pc, #88]	@ (80021e0 <HAL_UART_MspInit+0x134>)
 8002188:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800218c:	6593      	str	r3, [r2, #88]	@ 0x58
 800218e:	4b14      	ldr	r3, [pc, #80]	@ (80021e0 <HAL_UART_MspInit+0x134>)
 8002190:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002192:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002196:	60fb      	str	r3, [r7, #12]
 8002198:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800219a:	4b11      	ldr	r3, [pc, #68]	@ (80021e0 <HAL_UART_MspInit+0x134>)
 800219c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800219e:	4a10      	ldr	r2, [pc, #64]	@ (80021e0 <HAL_UART_MspInit+0x134>)
 80021a0:	f043 0304 	orr.w	r3, r3, #4
 80021a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80021a6:	4b0e      	ldr	r3, [pc, #56]	@ (80021e0 <HAL_UART_MspInit+0x134>)
 80021a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021aa:	f003 0304 	and.w	r3, r3, #4
 80021ae:	60bb      	str	r3, [r7, #8]
 80021b0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80021b2:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80021b6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021b8:	2302      	movs	r3, #2
 80021ba:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021bc:	2300      	movs	r3, #0
 80021be:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021c0:	2300      	movs	r3, #0
 80021c2:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80021c4:	2307      	movs	r3, #7
 80021c6:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021c8:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80021cc:	4619      	mov	r1, r3
 80021ce:	4806      	ldr	r0, [pc, #24]	@ (80021e8 <HAL_UART_MspInit+0x13c>)
 80021d0:	f002 fb6e 	bl	80048b0 <HAL_GPIO_Init>
}
 80021d4:	bf00      	nop
 80021d6:	3780      	adds	r7, #128	@ 0x80
 80021d8:	46bd      	mov	sp, r7
 80021da:	bd80      	pop	{r7, pc}
 80021dc:	40004400 	.word	0x40004400
 80021e0:	40021000 	.word	0x40021000
 80021e4:	40004800 	.word	0x40004800
 80021e8:	48000800 	.word	0x48000800

080021ec <Motor_Start>:

#include "motor_control/motor.h"
#include "tim.h"

void Motor_Start(void)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	af00      	add	r7, sp, #0
    // Dmarrage du  U
    // Active le transistor du haut  ET celui du bas
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80021f0:	2100      	movs	r1, #0
 80021f2:	4808      	ldr	r0, [pc, #32]	@ (8002214 <Motor_Start+0x28>)
 80021f4:	f003 fec8 	bl	8005f88 <HAL_TIM_PWM_Start>
    HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 80021f8:	2100      	movs	r1, #0
 80021fa:	4806      	ldr	r0, [pc, #24]	@ (8002214 <Motor_Start+0x28>)
 80021fc:	f005 f824 	bl	8007248 <HAL_TIMEx_PWMN_Start>

    // Dmarrage du  V
    // Active le transistor du haut ET celui du bas
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8002200:	2104      	movs	r1, #4
 8002202:	4804      	ldr	r0, [pc, #16]	@ (8002214 <Motor_Start+0x28>)
 8002204:	f003 fec0 	bl	8005f88 <HAL_TIM_PWM_Start>
    HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8002208:	2104      	movs	r1, #4
 800220a:	4802      	ldr	r0, [pc, #8]	@ (8002214 <Motor_Start+0x28>)
 800220c:	f005 f81c 	bl	8007248 <HAL_TIMEx_PWMN_Start>
}
 8002210:	bf00      	nop
 8002212:	bd80      	pop	{r7, pc}
 8002214:	20000328 	.word	0x20000328

08002218 <Motor_Stop>:

void Motor_Stop(void)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	af00      	add	r7, sp, #0
    // Arrt des signaux PWM

    HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 800221c:	2100      	movs	r1, #0
 800221e:	4808      	ldr	r0, [pc, #32]	@ (8002240 <Motor_Stop+0x28>)
 8002220:	f003 ffc4 	bl	80061ac <HAL_TIM_PWM_Stop>
    HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_1);
 8002224:	2100      	movs	r1, #0
 8002226:	4806      	ldr	r0, [pc, #24]	@ (8002240 <Motor_Stop+0x28>)
 8002228:	f005 f8d0 	bl	80073cc <HAL_TIMEx_PWMN_Stop>

    HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 800222c:	2104      	movs	r1, #4
 800222e:	4804      	ldr	r0, [pc, #16]	@ (8002240 <Motor_Stop+0x28>)
 8002230:	f003 ffbc 	bl	80061ac <HAL_TIM_PWM_Stop>
    HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_2);
 8002234:	2104      	movs	r1, #4
 8002236:	4802      	ldr	r0, [pc, #8]	@ (8002240 <Motor_Stop+0x28>)
 8002238:	f005 f8c8 	bl	80073cc <HAL_TIMEx_PWMN_Stop>
}
 800223c:	bf00      	nop
 800223e:	bd80      	pop	{r7, pc}
 8002240:	20000328 	.word	0x20000328

08002244 <Motor_SetSpeed>:

void Motor_SetSpeed(float alpha)
{
 8002244:	b480      	push	{r7}
 8002246:	b087      	sub	sp, #28
 8002248:	af00      	add	r7, sp, #0
 800224a:	ed87 0a01 	vstr	s0, [r7, #4]
    //  Saturation de alpha entre 0.0 et 1.0
    if (alpha > 1.0f) alpha = 1.0f;
 800224e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002252:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002256:	eef4 7ac7 	vcmpe.f32	s15, s14
 800225a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800225e:	dd02      	ble.n	8002266 <Motor_SetSpeed+0x22>
 8002260:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8002264:	607b      	str	r3, [r7, #4]
    if (alpha < 0.0f) alpha = 0.0f;
 8002266:	edd7 7a01 	vldr	s15, [r7, #4]
 800226a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800226e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002272:	d502      	bpl.n	800227a <Motor_SetSpeed+0x36>
 8002274:	f04f 0300 	mov.w	r3, #0
 8002278:	607b      	str	r3, [r7, #4]

    // Rcupration de la priode actuelle

    uint32_t period_arr = __HAL_TIM_GET_AUTORELOAD(&htim1);
 800227a:	4b19      	ldr	r3, [pc, #100]	@ (80022e0 <Motor_SetSpeed+0x9c>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002280:	617b      	str	r3, [r7, #20]

    //  Calcul des commandes U et V pour la commande dcale

    uint32_t ccr_u = (uint32_t)(alpha * (float)period_arr);
 8002282:	697b      	ldr	r3, [r7, #20]
 8002284:	ee07 3a90 	vmov	s15, r3
 8002288:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800228c:	edd7 7a01 	vldr	s15, [r7, #4]
 8002290:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002294:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002298:	ee17 3a90 	vmov	r3, s15
 800229c:	613b      	str	r3, [r7, #16]
    uint32_t ccr_v = (uint32_t)((1.0f - alpha) * (float)period_arr);
 800229e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80022a2:	edd7 7a01 	vldr	s15, [r7, #4]
 80022a6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80022aa:	697b      	ldr	r3, [r7, #20]
 80022ac:	ee07 3a90 	vmov	s15, r3
 80022b0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80022b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80022b8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80022bc:	ee17 3a90 	vmov	r3, s15
 80022c0:	60fb      	str	r3, [r7, #12]

    // Application aux registres du Timer
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, ccr_u);
 80022c2:	4b07      	ldr	r3, [pc, #28]	@ (80022e0 <Motor_SetSpeed+0x9c>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	693a      	ldr	r2, [r7, #16]
 80022c8:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, ccr_v);
 80022ca:	4b05      	ldr	r3, [pc, #20]	@ (80022e0 <Motor_SetSpeed+0x9c>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	68fa      	ldr	r2, [r7, #12]
 80022d0:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80022d2:	bf00      	nop
 80022d4:	371c      	adds	r7, #28
 80022d6:	46bd      	mov	sp, r7
 80022d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022dc:	4770      	bx	lr
 80022de:	bf00      	nop
 80022e0:	20000328 	.word	0x20000328

080022e4 <led_init>:
 *      Author: nicolas
 */

#include "user_interface/led.h"

int led_init(){
 80022e4:	b580      	push	{r7, lr}
 80022e6:	af00      	add	r7, sp, #0
	return shell_add(&hshell1, "led", led_control, "Control LED");
 80022e8:	4b04      	ldr	r3, [pc, #16]	@ (80022fc <led_init+0x18>)
 80022ea:	4a05      	ldr	r2, [pc, #20]	@ (8002300 <led_init+0x1c>)
 80022ec:	4905      	ldr	r1, [pc, #20]	@ (8002304 <led_init+0x20>)
 80022ee:	4806      	ldr	r0, [pc, #24]	@ (8002308 <led_init+0x24>)
 80022f0:	f000 fbc8 	bl	8002a84 <shell_add>
 80022f4:	4603      	mov	r3, r0
}
 80022f6:	4618      	mov	r0, r3
 80022f8:	bd80      	pop	{r7, pc}
 80022fa:	bf00      	nop
 80022fc:	0800dc48 	.word	0x0800dc48
 8002300:	0800230d 	.word	0x0800230d
 8002304:	0800dc54 	.word	0x0800dc54
 8002308:	200004e8 	.word	0x200004e8

0800230c <led_control>:

int led_control(h_shell_t* h_shell, int argc, char** argv)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b086      	sub	sp, #24
 8002310:	af00      	add	r7, sp, #0
 8002312:	60f8      	str	r0, [r7, #12]
 8002314:	60b9      	str	r1, [r7, #8]
 8002316:	607a      	str	r2, [r7, #4]
	int size;

	if(argc!=2){
 8002318:	68bb      	ldr	r3, [r7, #8]
 800231a:	2b02      	cmp	r3, #2
 800231c:	d014      	beq.n	8002348 <led_control+0x3c>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Need 2 arguments : LED on/off/toggle\r\n");
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8002324:	4a4b      	ldr	r2, [pc, #300]	@ (8002454 <led_control+0x148>)
 8002326:	2140      	movs	r1, #64	@ 0x40
 8002328:	4618      	mov	r0, r3
 800232a:	f008 febb 	bl	800b0a4 <sniprintf>
 800232e:	6178      	str	r0, [r7, #20]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8002336:	68fa      	ldr	r2, [r7, #12]
 8002338:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 800233c:	6979      	ldr	r1, [r7, #20]
 800233e:	b289      	uxth	r1, r1
 8002340:	4610      	mov	r0, r2
 8002342:	4798      	blx	r3
		return HAL_ERROR;
 8002344:	2301      	movs	r3, #1
 8002346:	e081      	b.n	800244c <led_control+0x140>
	}
	if(strcmp(argv[1],"on")==0){
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	3304      	adds	r3, #4
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	4942      	ldr	r1, [pc, #264]	@ (8002458 <led_control+0x14c>)
 8002350:	4618      	mov	r0, r3
 8002352:	f7fd ff65 	bl	8000220 <strcmp>
 8002356:	4603      	mov	r3, r0
 8002358:	2b00      	cmp	r3, #0
 800235a:	d11a      	bne.n	8002392 <led_control+0x86>
		HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, SET);
 800235c:	2201      	movs	r2, #1
 800235e:	2120      	movs	r1, #32
 8002360:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002364:	f002 fc26 	bl	8004bb4 <HAL_GPIO_WritePin>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "LED ON\r\n");
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 800236e:	4a3b      	ldr	r2, [pc, #236]	@ (800245c <led_control+0x150>)
 8002370:	2140      	movs	r1, #64	@ 0x40
 8002372:	4618      	mov	r0, r3
 8002374:	f008 fe96 	bl	800b0a4 <sniprintf>
 8002378:	6178      	str	r0, [r7, #20]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8002380:	68fa      	ldr	r2, [r7, #12]
 8002382:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8002386:	6979      	ldr	r1, [r7, #20]
 8002388:	b289      	uxth	r1, r1
 800238a:	4610      	mov	r0, r2
 800238c:	4798      	blx	r3
		return HAL_OK;
 800238e:	2300      	movs	r3, #0
 8002390:	e05c      	b.n	800244c <led_control+0x140>
	}
	else if(strcmp(argv[1],"off")==0){
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	3304      	adds	r3, #4
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	4931      	ldr	r1, [pc, #196]	@ (8002460 <led_control+0x154>)
 800239a:	4618      	mov	r0, r3
 800239c:	f7fd ff40 	bl	8000220 <strcmp>
 80023a0:	4603      	mov	r3, r0
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d11a      	bne.n	80023dc <led_control+0xd0>
		HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, RESET);
 80023a6:	2200      	movs	r2, #0
 80023a8:	2120      	movs	r1, #32
 80023aa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80023ae:	f002 fc01 	bl	8004bb4 <HAL_GPIO_WritePin>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "LED OFF\r\n");
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 80023b8:	4a2a      	ldr	r2, [pc, #168]	@ (8002464 <led_control+0x158>)
 80023ba:	2140      	movs	r1, #64	@ 0x40
 80023bc:	4618      	mov	r0, r3
 80023be:	f008 fe71 	bl	800b0a4 <sniprintf>
 80023c2:	6178      	str	r0, [r7, #20]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 80023ca:	68fa      	ldr	r2, [r7, #12]
 80023cc:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80023d0:	6979      	ldr	r1, [r7, #20]
 80023d2:	b289      	uxth	r1, r1
 80023d4:	4610      	mov	r0, r2
 80023d6:	4798      	blx	r3
		return HAL_OK;
 80023d8:	2300      	movs	r3, #0
 80023da:	e037      	b.n	800244c <led_control+0x140>
	}
	else if(strcmp(argv[1],"toggle")==0){
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	3304      	adds	r3, #4
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	4921      	ldr	r1, [pc, #132]	@ (8002468 <led_control+0x15c>)
 80023e4:	4618      	mov	r0, r3
 80023e6:	f7fd ff1b 	bl	8000220 <strcmp>
 80023ea:	4603      	mov	r3, r0
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d119      	bne.n	8002424 <led_control+0x118>
		HAL_GPIO_TogglePin(USR_LED_GPIO_Port, USR_LED_Pin);
 80023f0:	2120      	movs	r1, #32
 80023f2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80023f6:	f002 fbf5 	bl	8004be4 <HAL_GPIO_TogglePin>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "LED TOGGLE\r\n");
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8002400:	4a1a      	ldr	r2, [pc, #104]	@ (800246c <led_control+0x160>)
 8002402:	2140      	movs	r1, #64	@ 0x40
 8002404:	4618      	mov	r0, r3
 8002406:	f008 fe4d 	bl	800b0a4 <sniprintf>
 800240a:	6178      	str	r0, [r7, #20]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8002412:	68fa      	ldr	r2, [r7, #12]
 8002414:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8002418:	6979      	ldr	r1, [r7, #20]
 800241a:	b289      	uxth	r1, r1
 800241c:	4610      	mov	r0, r2
 800241e:	4798      	blx	r3
		return HAL_OK;
 8002420:	2300      	movs	r3, #0
 8002422:	e013      	b.n	800244c <led_control+0x140>
	}

	size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Need 2 arguments : LED on/off/toggle\r\n");
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 800242a:	4a0a      	ldr	r2, [pc, #40]	@ (8002454 <led_control+0x148>)
 800242c:	2140      	movs	r1, #64	@ 0x40
 800242e:	4618      	mov	r0, r3
 8002430:	f008 fe38 	bl	800b0a4 <sniprintf>
 8002434:	6178      	str	r0, [r7, #20]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 800243c:	68fa      	ldr	r2, [r7, #12]
 800243e:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8002442:	6979      	ldr	r1, [r7, #20]
 8002444:	b289      	uxth	r1, r1
 8002446:	4610      	mov	r0, r2
 8002448:	4798      	blx	r3
	return HAL_ERROR;
 800244a:	2301      	movs	r3, #1
}
 800244c:	4618      	mov	r0, r3
 800244e:	3718      	adds	r7, #24
 8002450:	46bd      	mov	sp, r7
 8002452:	bd80      	pop	{r7, pc}
 8002454:	0800dc58 	.word	0x0800dc58
 8002458:	0800dc80 	.word	0x0800dc80
 800245c:	0800dc84 	.word	0x0800dc84
 8002460:	0800dc90 	.word	0x0800dc90
 8002464:	0800dc94 	.word	0x0800dc94
 8002468:	0800dca0 	.word	0x0800dca0
 800246c:	0800dca8 	.word	0x0800dca8

08002470 <is_character_valid>:
* @param c The character to check.
* @return 1 if the character is valid, 0 otherwise.
*/

static int is_character_valid(char c)
{
 8002470:	b480      	push	{r7}
 8002472:	b083      	sub	sp, #12
 8002474:	af00      	add	r7, sp, #0
 8002476:	4603      	mov	r3, r0
 8002478:	71fb      	strb	r3, [r7, #7]
return (c >= 'a' && c <= 'z') ||
		(c >= 'A' && c <= 'Z') ||
		(c >= '0' && c <= '9') ||
		(c == ' ') || (c == '=');
 800247a:	79fb      	ldrb	r3, [r7, #7]
 800247c:	2b60      	cmp	r3, #96	@ 0x60
 800247e:	d902      	bls.n	8002486 <is_character_valid+0x16>
return (c >= 'a' && c <= 'z') ||
 8002480:	79fb      	ldrb	r3, [r7, #7]
 8002482:	2b7a      	cmp	r3, #122	@ 0x7a
 8002484:	d911      	bls.n	80024aa <is_character_valid+0x3a>
 8002486:	79fb      	ldrb	r3, [r7, #7]
 8002488:	2b40      	cmp	r3, #64	@ 0x40
 800248a:	d902      	bls.n	8002492 <is_character_valid+0x22>
		(c >= 'A' && c <= 'Z') ||
 800248c:	79fb      	ldrb	r3, [r7, #7]
 800248e:	2b5a      	cmp	r3, #90	@ 0x5a
 8002490:	d90b      	bls.n	80024aa <is_character_valid+0x3a>
 8002492:	79fb      	ldrb	r3, [r7, #7]
 8002494:	2b2f      	cmp	r3, #47	@ 0x2f
 8002496:	d902      	bls.n	800249e <is_character_valid+0x2e>
		(c >= '0' && c <= '9') ||
 8002498:	79fb      	ldrb	r3, [r7, #7]
 800249a:	2b39      	cmp	r3, #57	@ 0x39
 800249c:	d905      	bls.n	80024aa <is_character_valid+0x3a>
 800249e:	79fb      	ldrb	r3, [r7, #7]
 80024a0:	2b20      	cmp	r3, #32
 80024a2:	d002      	beq.n	80024aa <is_character_valid+0x3a>
		(c == ' ') || (c == '=');
 80024a4:	79fb      	ldrb	r3, [r7, #7]
 80024a6:	2b3d      	cmp	r3, #61	@ 0x3d
 80024a8:	d101      	bne.n	80024ae <is_character_valid+0x3e>
 80024aa:	2301      	movs	r3, #1
 80024ac:	e000      	b.n	80024b0 <is_character_valid+0x40>
 80024ae:	2300      	movs	r3, #0
}
 80024b0:	4618      	mov	r0, r3
 80024b2:	370c      	adds	r7, #12
 80024b4:	46bd      	mov	sp, r7
 80024b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ba:	4770      	bx	lr

080024bc <is_string_valid>:

static int is_string_valid(char* str)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b084      	sub	sp, #16
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
int reading_head = 0;
 80024c4:	2300      	movs	r3, #0
 80024c6:	60fb      	str	r3, [r7, #12]
while(str[reading_head] != '\0'){
 80024c8:	e018      	b.n	80024fc <is_string_valid+0x40>
if(!is_character_valid(str[reading_head])){
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	687a      	ldr	r2, [r7, #4]
 80024ce:	4413      	add	r3, r2
 80024d0:	781b      	ldrb	r3, [r3, #0]
 80024d2:	4618      	mov	r0, r3
 80024d4:	f7ff ffcc 	bl	8002470 <is_character_valid>
 80024d8:	4603      	mov	r3, r0
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d10b      	bne.n	80024f6 <is_string_valid+0x3a>
if(reading_head == 0){
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d101      	bne.n	80024e8 <is_string_valid+0x2c>
return 0;
 80024e4:	2300      	movs	r3, #0
 80024e6:	e010      	b.n	800250a <is_string_valid+0x4e>
}
else{
str[reading_head] = '\0';
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	687a      	ldr	r2, [r7, #4]
 80024ec:	4413      	add	r3, r2
 80024ee:	2200      	movs	r2, #0
 80024f0:	701a      	strb	r2, [r3, #0]
return 1;
 80024f2:	2301      	movs	r3, #1
 80024f4:	e009      	b.n	800250a <is_string_valid+0x4e>
}
}
reading_head++;
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	3301      	adds	r3, #1
 80024fa:	60fb      	str	r3, [r7, #12]
while(str[reading_head] != '\0'){
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	687a      	ldr	r2, [r7, #4]
 8002500:	4413      	add	r3, r2
 8002502:	781b      	ldrb	r3, [r3, #0]
 8002504:	2b00      	cmp	r3, #0
 8002506:	d1e0      	bne.n	80024ca <is_string_valid+0xe>
}
return 1;
 8002508:	2301      	movs	r3, #1
}
 800250a:	4618      	mov	r0, r3
 800250c:	3710      	adds	r7, #16
 800250e:	46bd      	mov	sp, r7
 8002510:	bd80      	pop	{r7, pc}
	...

08002514 <sh_help>:
* @param argc The number of command arguments.
* @param argv The array of command arguments.
* @return 0 on success.
*/
static int sh_help(h_shell_t* h_shell, int argc, char** argv)
{
 8002514:	b590      	push	{r4, r7, lr}
 8002516:	b089      	sub	sp, #36	@ 0x24
 8002518:	af02      	add	r7, sp, #8
 800251a:	60f8      	str	r0, [r7, #12]
 800251c:	60b9      	str	r1, [r7, #8]
 800251e:	607a      	str	r2, [r7, #4]
int i, size;
size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Code \t | Description \r\n");
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8002526:	4a2c      	ldr	r2, [pc, #176]	@ (80025d8 <sh_help+0xc4>)
 8002528:	2140      	movs	r1, #64	@ 0x40
 800252a:	4618      	mov	r0, r3
 800252c:	f008 fdba 	bl	800b0a4 <sniprintf>
 8002530:	6138      	str	r0, [r7, #16]
h_shell->drv.transmit(h_shell->print_buffer, size);
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8002538:	68fa      	ldr	r2, [r7, #12]
 800253a:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 800253e:	6939      	ldr	r1, [r7, #16]
 8002540:	b289      	uxth	r1, r1
 8002542:	4610      	mov	r0, r2
 8002544:	4798      	blx	r3
size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "----------------------\r\n");
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 800254c:	4a23      	ldr	r2, [pc, #140]	@ (80025dc <sh_help+0xc8>)
 800254e:	2140      	movs	r1, #64	@ 0x40
 8002550:	4618      	mov	r0, r3
 8002552:	f008 fda7 	bl	800b0a4 <sniprintf>
 8002556:	6138      	str	r0, [r7, #16]
h_shell->drv.transmit(h_shell->print_buffer, size);
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 800255e:	68fa      	ldr	r2, [r7, #12]
 8002560:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8002564:	6939      	ldr	r1, [r7, #16]
 8002566:	b289      	uxth	r1, r1
 8002568:	4610      	mov	r0, r2
 800256a:	4798      	blx	r3

for (i = 0; i < h_shell->func_list_size; i++){
 800256c:	2300      	movs	r3, #0
 800256e:	617b      	str	r3, [r7, #20]
 8002570:	e028      	b.n	80025c4 <sh_help+0xb0>
size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "%s \t | %s\r\n", h_shell->func_list[i].string_func_code, h_shell->func_list[i].description);
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8002578:	68f9      	ldr	r1, [r7, #12]
 800257a:	697a      	ldr	r2, [r7, #20]
 800257c:	4613      	mov	r3, r2
 800257e:	005b      	lsls	r3, r3, #1
 8002580:	4413      	add	r3, r2
 8002582:	009b      	lsls	r3, r3, #2
 8002584:	440b      	add	r3, r1
 8002586:	3304      	adds	r3, #4
 8002588:	681c      	ldr	r4, [r3, #0]
 800258a:	68f9      	ldr	r1, [r7, #12]
 800258c:	697a      	ldr	r2, [r7, #20]
 800258e:	4613      	mov	r3, r2
 8002590:	005b      	lsls	r3, r3, #1
 8002592:	4413      	add	r3, r2
 8002594:	009b      	lsls	r3, r3, #2
 8002596:	440b      	add	r3, r1
 8002598:	330c      	adds	r3, #12
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	9300      	str	r3, [sp, #0]
 800259e:	4623      	mov	r3, r4
 80025a0:	4a0f      	ldr	r2, [pc, #60]	@ (80025e0 <sh_help+0xcc>)
 80025a2:	2140      	movs	r1, #64	@ 0x40
 80025a4:	f008 fd7e 	bl	800b0a4 <sniprintf>
 80025a8:	6138      	str	r0, [r7, #16]
h_shell->drv.transmit(h_shell->print_buffer, size);
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 80025b0:	68fa      	ldr	r2, [r7, #12]
 80025b2:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80025b6:	6939      	ldr	r1, [r7, #16]
 80025b8:	b289      	uxth	r1, r1
 80025ba:	4610      	mov	r0, r2
 80025bc:	4798      	blx	r3
for (i = 0; i < h_shell->func_list_size; i++){
 80025be:	697b      	ldr	r3, [r7, #20]
 80025c0:	3301      	adds	r3, #1
 80025c2:	617b      	str	r3, [r7, #20]
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	697a      	ldr	r2, [r7, #20]
 80025ca:	429a      	cmp	r2, r3
 80025cc:	dbd1      	blt.n	8002572 <sh_help+0x5e>
}
return 0;
 80025ce:	2300      	movs	r3, #0
}
 80025d0:	4618      	mov	r0, r3
 80025d2:	371c      	adds	r7, #28
 80025d4:	46bd      	mov	sp, r7
 80025d6:	bd90      	pop	{r4, r7, pc}
 80025d8:	0800dcb8 	.word	0x0800dcb8
 80025dc:	0800dcd0 	.word	0x0800dcd0
 80025e0:	0800dcec 	.word	0x0800dcec

080025e4 <sh_current_read>:
/**
 * @brief Commande pour lire le courant via ADC en Polling
 * Usage: current
 */
static int sh_current_read(h_shell_t* h_shell, int argc, char** argv)
{
 80025e4:	b590      	push	{r4, r7, lr}
 80025e6:	b089      	sub	sp, #36	@ 0x24
 80025e8:	af02      	add	r7, sp, #8
 80025ea:	60f8      	str	r0, [r7, #12]
 80025ec:	60b9      	str	r1, [r7, #8]
 80025ee:	607a      	str	r2, [r7, #4]
    float courant = CurrentSensor_Read();
 80025f0:	f7fe fd5a 	bl	80010a8 <CurrentSensor_Read>
 80025f4:	ed87 0a05 	vstr	s0, [r7, #20]

    int size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE,
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	f503 7441 	add.w	r4, r3, #772	@ 0x304
 80025fe:	6978      	ldr	r0, [r7, #20]
 8002600:	f7fd ffda 	bl	80005b8 <__aeabi_f2d>
 8002604:	4602      	mov	r2, r0
 8002606:	460b      	mov	r3, r1
 8002608:	e9cd 2300 	strd	r2, r3, [sp]
 800260c:	4a0a      	ldr	r2, [pc, #40]	@ (8002638 <sh_current_read+0x54>)
 800260e:	2140      	movs	r1, #64	@ 0x40
 8002610:	4620      	mov	r0, r4
 8002612:	f008 fd47 	bl	800b0a4 <sniprintf>
 8002616:	6138      	str	r0, [r7, #16]
                        "Courant mesure = %f A\r\n", courant);

    h_shell->drv.transmit(h_shell->print_buffer, size);
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 800261e:	68fa      	ldr	r2, [r7, #12]
 8002620:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8002624:	6939      	ldr	r1, [r7, #16]
 8002626:	b289      	uxth	r1, r1
 8002628:	4610      	mov	r0, r2
 800262a:	4798      	blx	r3

    return 0;
 800262c:	2300      	movs	r3, #0
}
 800262e:	4618      	mov	r0, r3
 8002630:	371c      	adds	r7, #28
 8002632:	46bd      	mov	sp, r7
 8002634:	bd90      	pop	{r4, r7, pc}
 8002636:	bf00      	nop
 8002638:	0800dcf8 	.word	0x0800dcf8

0800263c <sh_motor_start>:
/**
* @brief Commande pour dmarrer le moteur
* Usage: start
*/
static int sh_motor_start(h_shell_t* h_shell, int argc, char** argv)
{
 800263c:	b590      	push	{r4, r7, lr}
 800263e:	b089      	sub	sp, #36	@ 0x24
 8002640:	af02      	add	r7, sp, #8
 8002642:	60f8      	str	r0, [r7, #12]
 8002644:	60b9      	str	r1, [r7, #8]
 8002646:	607a      	str	r2, [r7, #4]
Motor_Start();
 8002648:	f7ff fdd0 	bl	80021ec <Motor_Start>

float initial_alpha = 0.5f;
 800264c:	f04f 537c 	mov.w	r3, #1056964608	@ 0x3f000000
 8002650:	617b      	str	r3, [r7, #20]
Motor_SetSpeed(initial_alpha);
 8002652:	ed97 0a05 	vldr	s0, [r7, #20]
 8002656:	f7ff fdf5 	bl	8002244 <Motor_SetSpeed>

//  utilisateur
int size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Moteur demarre (PWM ON) a alpha = %.2f (50%%)\r\n", initial_alpha);
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	f503 7441 	add.w	r4, r3, #772	@ 0x304
 8002660:	6978      	ldr	r0, [r7, #20]
 8002662:	f7fd ffa9 	bl	80005b8 <__aeabi_f2d>
 8002666:	4602      	mov	r2, r0
 8002668:	460b      	mov	r3, r1
 800266a:	e9cd 2300 	strd	r2, r3, [sp]
 800266e:	4a0a      	ldr	r2, [pc, #40]	@ (8002698 <sh_motor_start+0x5c>)
 8002670:	2140      	movs	r1, #64	@ 0x40
 8002672:	4620      	mov	r0, r4
 8002674:	f008 fd16 	bl	800b0a4 <sniprintf>
 8002678:	6138      	str	r0, [r7, #16]
h_shell->drv.transmit(h_shell->print_buffer, size);
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8002680:	68fa      	ldr	r2, [r7, #12]
 8002682:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8002686:	6939      	ldr	r1, [r7, #16]
 8002688:	b289      	uxth	r1, r1
 800268a:	4610      	mov	r0, r2
 800268c:	4798      	blx	r3
return 0;
 800268e:	2300      	movs	r3, #0
}
 8002690:	4618      	mov	r0, r3
 8002692:	371c      	adds	r7, #28
 8002694:	46bd      	mov	sp, r7
 8002696:	bd90      	pop	{r4, r7, pc}
 8002698:	0800dd10 	.word	0x0800dd10

0800269c <sh_motor_speed>:


static int sh_motor_speed(h_shell_t* h_shell, int argc, char** argv)
{
 800269c:	b5b0      	push	{r4, r5, r7, lr}
 800269e:	b08c      	sub	sp, #48	@ 0x30
 80026a0:	af02      	add	r7, sp, #8
 80026a2:	60f8      	str	r0, [r7, #12]
 80026a4:	60b9      	str	r1, [r7, #8]
 80026a6:	607a      	str	r2, [r7, #4]
if (argc < 2)
 80026a8:	68bb      	ldr	r3, [r7, #8]
 80026aa:	2b01      	cmp	r3, #1
 80026ac:	dc15      	bgt.n	80026da <sh_motor_speed+0x3e>
{
int size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Erreur: Usage = speed <0 a 100>\r\n");
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 80026b4:	4a3a      	ldr	r2, [pc, #232]	@ (80027a0 <sh_motor_speed+0x104>)
 80026b6:	2140      	movs	r1, #64	@ 0x40
 80026b8:	4618      	mov	r0, r3
 80026ba:	f008 fcf3 	bl	800b0a4 <sniprintf>
 80026be:	6178      	str	r0, [r7, #20]
h_shell->drv.transmit(h_shell->print_buffer, size);
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 80026c6:	68fa      	ldr	r2, [r7, #12]
 80026c8:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80026cc:	6979      	ldr	r1, [r7, #20]
 80026ce:	b289      	uxth	r1, r1
 80026d0:	4610      	mov	r0, r2
 80026d2:	4798      	blx	r3
return -1;
 80026d4:	f04f 33ff 	mov.w	r3, #4294967295
 80026d8:	e05e      	b.n	8002798 <sh_motor_speed+0xfc>
}



// Conversion de la chaine de caractres en float
float percent_speed = (float)atof(argv[1]);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	3304      	adds	r3, #4
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	4618      	mov	r0, r3
 80026e2:	f007 f9b1 	bl	8009a48 <atof>
 80026e6:	ec53 2b10 	vmov	r2, r3, d0
 80026ea:	4610      	mov	r0, r2
 80026ec:	4619      	mov	r1, r3
 80026ee:	f7fe fab3 	bl	8000c58 <__aeabi_d2f>
 80026f2:	4603      	mov	r3, r0
 80026f4:	627b      	str	r3, [r7, #36]	@ 0x24

// Validation de la plage de pourcentage
if (percent_speed < 0.0f || percent_speed > 100.0f)
 80026f6:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80026fa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80026fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002702:	d408      	bmi.n	8002716 <sh_motor_speed+0x7a>
 8002704:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002708:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 80027a4 <sh_motor_speed+0x108>
 800270c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002710:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002714:	dd15      	ble.n	8002742 <sh_motor_speed+0xa6>
{
int size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Erreur: Le pourcentage doit etre entre 0 et 100.\r\n");
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 800271c:	4a22      	ldr	r2, [pc, #136]	@ (80027a8 <sh_motor_speed+0x10c>)
 800271e:	2140      	movs	r1, #64	@ 0x40
 8002720:	4618      	mov	r0, r3
 8002722:	f008 fcbf 	bl	800b0a4 <sniprintf>
 8002726:	61b8      	str	r0, [r7, #24]
h_shell->drv.transmit(h_shell->print_buffer, size);
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 800272e:	68fa      	ldr	r2, [r7, #12]
 8002730:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8002734:	69b9      	ldr	r1, [r7, #24]
 8002736:	b289      	uxth	r1, r1
 8002738:	4610      	mov	r0, r2
 800273a:	4798      	blx	r3
return -1;
 800273c:	f04f 33ff 	mov.w	r3, #4294967295
 8002740:	e02a      	b.n	8002798 <sh_motor_speed+0xfc>
}

 // Conversion du pourcentage en alpha
float alpha = percent_speed / 100.0f;
 8002742:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8002746:	eddf 6a17 	vldr	s13, [pc, #92]	@ 80027a4 <sh_motor_speed+0x108>
 800274a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800274e:	edc7 7a08 	vstr	s15, [r7, #32]


// Application de la vitesse
Motor_SetSpeed(alpha);
 8002752:	ed97 0a08 	vldr	s0, [r7, #32]
 8002756:	f7ff fd75 	bl	8002244 <Motor_SetSpeed>




// Retour utilisateur
int size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Vitesse definie a %s%% (alpha = %f)\r\n", argv[1], alpha);
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	f503 7441 	add.w	r4, r3, #772	@ 0x304
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	3304      	adds	r3, #4
 8002764:	681d      	ldr	r5, [r3, #0]
 8002766:	6a38      	ldr	r0, [r7, #32]
 8002768:	f7fd ff26 	bl	80005b8 <__aeabi_f2d>
 800276c:	4602      	mov	r2, r0
 800276e:	460b      	mov	r3, r1
 8002770:	e9cd 2300 	strd	r2, r3, [sp]
 8002774:	462b      	mov	r3, r5
 8002776:	4a0d      	ldr	r2, [pc, #52]	@ (80027ac <sh_motor_speed+0x110>)
 8002778:	2140      	movs	r1, #64	@ 0x40
 800277a:	4620      	mov	r0, r4
 800277c:	f008 fc92 	bl	800b0a4 <sniprintf>
 8002780:	61f8      	str	r0, [r7, #28]
h_shell->drv.transmit(h_shell->print_buffer, size);
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8002788:	68fa      	ldr	r2, [r7, #12]
 800278a:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 800278e:	69f9      	ldr	r1, [r7, #28]
 8002790:	b289      	uxth	r1, r1
 8002792:	4610      	mov	r0, r2
 8002794:	4798      	blx	r3

return 0;
 8002796:	2300      	movs	r3, #0
}
 8002798:	4618      	mov	r0, r3
 800279a:	3728      	adds	r7, #40	@ 0x28
 800279c:	46bd      	mov	sp, r7
 800279e:	bdb0      	pop	{r4, r5, r7, pc}
 80027a0:	0800dd40 	.word	0x0800dd40
 80027a4:	42c80000 	.word	0x42c80000
 80027a8:	0800dd64 	.word	0x0800dd64
 80027ac:	0800dd98 	.word	0x0800dd98

080027b0 <sh_motor_stop>:
static int sh_motor_stop(h_shell_t* h_shell, int argc, char** argv)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b086      	sub	sp, #24
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	60f8      	str	r0, [r7, #12]
 80027b8:	60b9      	str	r1, [r7, #8]
 80027ba:	607a      	str	r2, [r7, #4]
Motor_Stop();
 80027bc:	f7ff fd2c 	bl	8002218 <Motor_Stop>
int size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Moteur arrete (PWM OFF)\r\n");
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 80027c6:	4a0a      	ldr	r2, [pc, #40]	@ (80027f0 <sh_motor_stop+0x40>)
 80027c8:	2140      	movs	r1, #64	@ 0x40
 80027ca:	4618      	mov	r0, r3
 80027cc:	f008 fc6a 	bl	800b0a4 <sniprintf>
 80027d0:	6178      	str	r0, [r7, #20]
h_shell->drv.transmit(h_shell->print_buffer, size);
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 80027d8:	68fa      	ldr	r2, [r7, #12]
 80027da:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80027de:	6979      	ldr	r1, [r7, #20]
 80027e0:	b289      	uxth	r1, r1
 80027e2:	4610      	mov	r0, r2
 80027e4:	4798      	blx	r3
return 0;
 80027e6:	2300      	movs	r3, #0
}
 80027e8:	4618      	mov	r0, r3
 80027ea:	3718      	adds	r7, #24
 80027ec:	46bd      	mov	sp, r7
 80027ee:	bd80      	pop	{r7, pc}
 80027f0:	0800ddc0 	.word	0x0800ddc0

080027f4 <sh_test_list>:

static int sh_test_list(h_shell_t* h_shell, int argc, char** argv)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b088      	sub	sp, #32
 80027f8:	af02      	add	r7, sp, #8
 80027fa:	60f8      	str	r0, [r7, #12]
 80027fc:	60b9      	str	r1, [r7, #8]
 80027fe:	607a      	str	r2, [r7, #4]
int size;
for(int arg=0; arg<argc; arg++){
 8002800:	2300      	movs	r3, #0
 8002802:	617b      	str	r3, [r7, #20]
 8002804:	e01b      	b.n	800283e <sh_test_list+0x4a>
size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Arg %d \t %s\r\n", arg, argv[arg]);
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 800280c:	697b      	ldr	r3, [r7, #20]
 800280e:	009b      	lsls	r3, r3, #2
 8002810:	687a      	ldr	r2, [r7, #4]
 8002812:	4413      	add	r3, r2
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	9300      	str	r3, [sp, #0]
 8002818:	697b      	ldr	r3, [r7, #20]
 800281a:	4a0d      	ldr	r2, [pc, #52]	@ (8002850 <sh_test_list+0x5c>)
 800281c:	2140      	movs	r1, #64	@ 0x40
 800281e:	f008 fc41 	bl	800b0a4 <sniprintf>
 8002822:	6138      	str	r0, [r7, #16]
h_shell->drv.transmit(h_shell->print_buffer, size);
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 800282a:	68fa      	ldr	r2, [r7, #12]
 800282c:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8002830:	6939      	ldr	r1, [r7, #16]
 8002832:	b289      	uxth	r1, r1
 8002834:	4610      	mov	r0, r2
 8002836:	4798      	blx	r3
for(int arg=0; arg<argc; arg++){
 8002838:	697b      	ldr	r3, [r7, #20]
 800283a:	3301      	adds	r3, #1
 800283c:	617b      	str	r3, [r7, #20]
 800283e:	697a      	ldr	r2, [r7, #20]
 8002840:	68bb      	ldr	r3, [r7, #8]
 8002842:	429a      	cmp	r2, r3
 8002844:	dbdf      	blt.n	8002806 <sh_test_list+0x12>
}
return 0;
 8002846:	2300      	movs	r3, #0
}
 8002848:	4618      	mov	r0, r3
 800284a:	3718      	adds	r7, #24
 800284c:	46bd      	mov	sp, r7
 800284e:	bd80      	pop	{r7, pc}
 8002850:	0800dddc 	.word	0x0800dddc

08002854 <sh_speed_read>:




static int sh_speed_read(h_shell_t* h_shell, int argc, char** argv)
{
 8002854:	b5b0      	push	{r4, r5, r7, lr}
 8002856:	b090      	sub	sp, #64	@ 0x40
 8002858:	af04      	add	r7, sp, #16
 800285a:	60f8      	str	r0, [r7, #12]
 800285c:	60b9      	str	r1, [r7, #8]
 800285e:	607a      	str	r2, [r7, #4]
    float speed_rps = encoder_speed_rps;
 8002860:	4b40      	ldr	r3, [pc, #256]	@ (8002964 <sh_speed_read+0x110>)
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	623b      	str	r3, [r7, #32]
    float speed_abs;
    char direction;
    char unit_str[10];

    // Dtermination de la direction
    if (speed_rps >= 0) {
 8002866:	edd7 7a08 	vldr	s15, [r7, #32]
 800286a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800286e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002872:	db05      	blt.n	8002880 <sh_speed_read+0x2c>
        direction = '+';
 8002874:	232b      	movs	r3, #43	@ 0x2b
 8002876:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        speed_abs = speed_rps;
 800287a:	6a3b      	ldr	r3, [r7, #32]
 800287c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800287e:	e008      	b.n	8002892 <sh_speed_read+0x3e>
    } else {
        direction = '-';
 8002880:	232d      	movs	r3, #45	@ 0x2d
 8002882:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        speed_abs = fabsf(speed_rps);
 8002886:	edd7 7a08 	vldr	s15, [r7, #32]
 800288a:	eef0 7ae7 	vabs.f32	s15, s15
 800288e:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    }

    float display_value;

    // Dtermination du format d'affichage
    if (argc >= 2 && strcmp(argv[1], "rps") == 0)
 8002892:	68bb      	ldr	r3, [r7, #8]
 8002894:	2b01      	cmp	r3, #1
 8002896:	dd13      	ble.n	80028c0 <sh_speed_read+0x6c>
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	3304      	adds	r3, #4
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	4932      	ldr	r1, [pc, #200]	@ (8002968 <sh_speed_read+0x114>)
 80028a0:	4618      	mov	r0, r3
 80028a2:	f7fd fcbd 	bl	8000220 <strcmp>
 80028a6:	4603      	mov	r3, r0
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d109      	bne.n	80028c0 <sh_speed_read+0x6c>
    {
        display_value = speed_abs;
 80028ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80028ae:	627b      	str	r3, [r7, #36]	@ 0x24
        snprintf(unit_str, 10, "RPS");
 80028b0:	f107 0310 	add.w	r3, r7, #16
 80028b4:	4a2d      	ldr	r2, [pc, #180]	@ (800296c <sh_speed_read+0x118>)
 80028b6:	210a      	movs	r1, #10
 80028b8:	4618      	mov	r0, r3
 80028ba:	f008 fbf3 	bl	800b0a4 <sniprintf>
 80028be:	e02b      	b.n	8002918 <sh_speed_read+0xc4>
    }
    else if (argc >= 2 && strcmp(argv[1], "tps") == 0)
 80028c0:	68bb      	ldr	r3, [r7, #8]
 80028c2:	2b01      	cmp	r3, #1
 80028c4:	dd19      	ble.n	80028fa <sh_speed_read+0xa6>
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	3304      	adds	r3, #4
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	4928      	ldr	r1, [pc, #160]	@ (8002970 <sh_speed_read+0x11c>)
 80028ce:	4618      	mov	r0, r3
 80028d0:	f7fd fca6 	bl	8000220 <strcmp>
 80028d4:	4603      	mov	r3, r0
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d10f      	bne.n	80028fa <sh_speed_read+0xa6>
    {
        display_value = speed_abs * (float)ENCODER_TICKS_PER_REVOLUTION;
 80028da:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80028de:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8002974 <sh_speed_read+0x120>
 80028e2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80028e6:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
        snprintf(unit_str, 10, "Ticks/s");
 80028ea:	f107 0310 	add.w	r3, r7, #16
 80028ee:	4a22      	ldr	r2, [pc, #136]	@ (8002978 <sh_speed_read+0x124>)
 80028f0:	210a      	movs	r1, #10
 80028f2:	4618      	mov	r0, r3
 80028f4:	f008 fbd6 	bl	800b0a4 <sniprintf>
 80028f8:	e00e      	b.n	8002918 <sh_speed_read+0xc4>
    }
    else
    {
        display_value = speed_abs * 60.0f;
 80028fa:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80028fe:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 800297c <sh_speed_read+0x128>
 8002902:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002906:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
        snprintf(unit_str, 10, "RPM");
 800290a:	f107 0310 	add.w	r3, r7, #16
 800290e:	4a1c      	ldr	r2, [pc, #112]	@ (8002980 <sh_speed_read+0x12c>)
 8002910:	210a      	movs	r1, #10
 8002912:	4618      	mov	r0, r3
 8002914:	f008 fbc6 	bl	800b0a4 <sniprintf>
    }

    // Affichage
    int size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE,
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	f503 7441 	add.w	r4, r3, #772	@ 0x304
 800291e:	f897 502b 	ldrb.w	r5, [r7, #43]	@ 0x2b
 8002922:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002924:	f7fd fe48 	bl	80005b8 <__aeabi_f2d>
 8002928:	4602      	mov	r2, r0
 800292a:	460b      	mov	r3, r1
 800292c:	f107 0110 	add.w	r1, r7, #16
 8002930:	9102      	str	r1, [sp, #8]
 8002932:	e9cd 2300 	strd	r2, r3, [sp]
 8002936:	462b      	mov	r3, r5
 8002938:	4a12      	ldr	r2, [pc, #72]	@ (8002984 <sh_speed_read+0x130>)
 800293a:	2140      	movs	r1, #64	@ 0x40
 800293c:	4620      	mov	r0, r4
 800293e:	f008 fbb1 	bl	800b0a4 <sniprintf>
 8002942:	61f8      	str	r0, [r7, #28]
                        "Vitesse mesuree = %c%.2f %s\r\n",
                        direction, display_value, unit_str);

    h_shell->drv.transmit(h_shell->print_buffer, size);
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 800294a:	68fa      	ldr	r2, [r7, #12]
 800294c:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8002950:	69f9      	ldr	r1, [r7, #28]
 8002952:	b289      	uxth	r1, r1
 8002954:	4610      	mov	r0, r2
 8002956:	4798      	blx	r3

    return 0;
 8002958:	2300      	movs	r3, #0
}
 800295a:	4618      	mov	r0, r3
 800295c:	3730      	adds	r7, #48	@ 0x30
 800295e:	46bd      	mov	sp, r7
 8002960:	bdb0      	pop	{r4, r5, r7, pc}
 8002962:	bf00      	nop
 8002964:	200001f0 	.word	0x200001f0
 8002968:	0800ddec 	.word	0x0800ddec
 800296c:	0800ddf0 	.word	0x0800ddf0
 8002970:	0800ddf4 	.word	0x0800ddf4
 8002974:	45800000 	.word	0x45800000
 8002978:	0800ddf8 	.word	0x0800ddf8
 800297c:	42700000 	.word	0x42700000
 8002980:	0800de00 	.word	0x0800de00
 8002984:	0800de04 	.word	0x0800de04

08002988 <shell_init>:
* This function initializes the shell instance by setting up the internal data structures and registering the help command.
*
* @param h_shell The pointer to the shell instance.
*/
void shell_init(h_shell_t* h_shell)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b084      	sub	sp, #16
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
int size = 0;
 8002990:	2300      	movs	r3, #0
 8002992:	60fb      	str	r3, [r7, #12]

h_shell->func_list_size = 0;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	2200      	movs	r2, #0
 8002998:	601a      	str	r2, [r3, #0]

size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "\r\n=> Shell v0.2.2  <=\r\n");
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 80029a0:	4a21      	ldr	r2, [pc, #132]	@ (8002a28 <shell_init+0xa0>)
 80029a2:	2140      	movs	r1, #64	@ 0x40
 80029a4:	4618      	mov	r0, r3
 80029a6:	f008 fb7d 	bl	800b0a4 <sniprintf>
 80029aa:	60f8      	str	r0, [r7, #12]
h_shell->drv.transmit(h_shell->print_buffer, size);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 80029b2:	687a      	ldr	r2, [r7, #4]
 80029b4:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80029b8:	68f9      	ldr	r1, [r7, #12]
 80029ba:	b289      	uxth	r1, r1
 80029bc:	4610      	mov	r0, r2
 80029be:	4798      	blx	r3
h_shell->drv.transmit(PROMPT, sizeof(PROMPT));
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 80029c6:	210d      	movs	r1, #13
 80029c8:	4818      	ldr	r0, [pc, #96]	@ (8002a2c <shell_init+0xa4>)
 80029ca:	4798      	blx	r3

shell_add(h_shell, "help", sh_help, "Help");
 80029cc:	4b18      	ldr	r3, [pc, #96]	@ (8002a30 <shell_init+0xa8>)
 80029ce:	4a19      	ldr	r2, [pc, #100]	@ (8002a34 <shell_init+0xac>)
 80029d0:	4919      	ldr	r1, [pc, #100]	@ (8002a38 <shell_init+0xb0>)
 80029d2:	6878      	ldr	r0, [r7, #4]
 80029d4:	f000 f856 	bl	8002a84 <shell_add>
shell_add(h_shell, "test", sh_test_list, "Test list");
 80029d8:	4b18      	ldr	r3, [pc, #96]	@ (8002a3c <shell_init+0xb4>)
 80029da:	4a19      	ldr	r2, [pc, #100]	@ (8002a40 <shell_init+0xb8>)
 80029dc:	4919      	ldr	r1, [pc, #100]	@ (8002a44 <shell_init+0xbc>)
 80029de:	6878      	ldr	r0, [r7, #4]
 80029e0:	f000 f850 	bl	8002a84 <shell_add>
shell_add(h_shell, "start", sh_motor_start, "Demarre le moteur (PWM)");
 80029e4:	4b18      	ldr	r3, [pc, #96]	@ (8002a48 <shell_init+0xc0>)
 80029e6:	4a19      	ldr	r2, [pc, #100]	@ (8002a4c <shell_init+0xc4>)
 80029e8:	4919      	ldr	r1, [pc, #100]	@ (8002a50 <shell_init+0xc8>)
 80029ea:	6878      	ldr	r0, [r7, #4]
 80029ec:	f000 f84a 	bl	8002a84 <shell_add>
shell_add(h_shell, "stop", sh_motor_stop, "Arrete le moteur (Roue libre)");
 80029f0:	4b18      	ldr	r3, [pc, #96]	@ (8002a54 <shell_init+0xcc>)
 80029f2:	4a19      	ldr	r2, [pc, #100]	@ (8002a58 <shell_init+0xd0>)
 80029f4:	4919      	ldr	r1, [pc, #100]	@ (8002a5c <shell_init+0xd4>)
 80029f6:	6878      	ldr	r0, [r7, #4]
 80029f8:	f000 f844 	bl	8002a84 <shell_add>
shell_add(h_shell, "speed", sh_motor_speed, "Set vitesse en pourcent. Ex: speed 75");
 80029fc:	4b18      	ldr	r3, [pc, #96]	@ (8002a60 <shell_init+0xd8>)
 80029fe:	4a19      	ldr	r2, [pc, #100]	@ (8002a64 <shell_init+0xdc>)
 8002a00:	4919      	ldr	r1, [pc, #100]	@ (8002a68 <shell_init+0xe0>)
 8002a02:	6878      	ldr	r0, [r7, #4]
 8002a04:	f000 f83e 	bl	8002a84 <shell_add>
shell_add(h_shell, "current", sh_current_read, "Mesure du courant (ADC Polling)");
 8002a08:	4b18      	ldr	r3, [pc, #96]	@ (8002a6c <shell_init+0xe4>)
 8002a0a:	4a19      	ldr	r2, [pc, #100]	@ (8002a70 <shell_init+0xe8>)
 8002a0c:	4919      	ldr	r1, [pc, #100]	@ (8002a74 <shell_init+0xec>)
 8002a0e:	6878      	ldr	r0, [r7, #4]
 8002a10:	f000 f838 	bl	8002a84 <shell_add>
shell_add(h_shell, "speedread", sh_speed_read, "Lit vitesse encodeur (RPM/RPS/Ticks)");
 8002a14:	4b18      	ldr	r3, [pc, #96]	@ (8002a78 <shell_init+0xf0>)
 8002a16:	4a19      	ldr	r2, [pc, #100]	@ (8002a7c <shell_init+0xf4>)
 8002a18:	4919      	ldr	r1, [pc, #100]	@ (8002a80 <shell_init+0xf8>)
 8002a1a:	6878      	ldr	r0, [r7, #4]
 8002a1c:	f000 f832 	bl	8002a84 <shell_add>
}
 8002a20:	bf00      	nop
 8002a22:	3710      	adds	r7, #16
 8002a24:	46bd      	mov	sp, r7
 8002a26:	bd80      	pop	{r7, pc}
 8002a28:	0800de24 	.word	0x0800de24
 8002a2c:	0800de3c 	.word	0x0800de3c
 8002a30:	0800de4c 	.word	0x0800de4c
 8002a34:	08002515 	.word	0x08002515
 8002a38:	0800de54 	.word	0x0800de54
 8002a3c:	0800de5c 	.word	0x0800de5c
 8002a40:	080027f5 	.word	0x080027f5
 8002a44:	0800de68 	.word	0x0800de68
 8002a48:	0800de70 	.word	0x0800de70
 8002a4c:	0800263d 	.word	0x0800263d
 8002a50:	0800de88 	.word	0x0800de88
 8002a54:	0800de90 	.word	0x0800de90
 8002a58:	080027b1 	.word	0x080027b1
 8002a5c:	0800deb0 	.word	0x0800deb0
 8002a60:	0800deb8 	.word	0x0800deb8
 8002a64:	0800269d 	.word	0x0800269d
 8002a68:	0800dee0 	.word	0x0800dee0
 8002a6c:	0800dee8 	.word	0x0800dee8
 8002a70:	080025e5 	.word	0x080025e5
 8002a74:	0800df08 	.word	0x0800df08
 8002a78:	0800df10 	.word	0x0800df10
 8002a7c:	08002855 	.word	0x08002855
 8002a80:	0800df38 	.word	0x0800df38

08002a84 <shell_add>:
* @param pfunc Pointer to the function implementing the command.
* @param description The description of the command.
* @return 0 on success, or a negative error code on failure.
*/
int shell_add(h_shell_t* h_shell, char* string_func_code, shell_func_pointer_t pfunc, char* description)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b084      	sub	sp, #16
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	60f8      	str	r0, [r7, #12]
 8002a8c:	60b9      	str	r1, [r7, #8]
 8002a8e:	607a      	str	r2, [r7, #4]
 8002a90:	603b      	str	r3, [r7, #0]
if(is_string_valid(string_func_code))
 8002a92:	68b8      	ldr	r0, [r7, #8]
 8002a94:	f7ff fd12 	bl	80024bc <is_string_valid>
 8002a98:	4603      	mov	r3, r0
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d02b      	beq.n	8002af6 <shell_add+0x72>
{
if (h_shell->func_list_size < SHELL_FUNC_LIST_MAX_SIZE)
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	2b3f      	cmp	r3, #63	@ 0x3f
 8002aa4:	dc27      	bgt.n	8002af6 <shell_add+0x72>
{
h_shell->func_list[h_shell->func_list_size].string_func_code = string_func_code;
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	681a      	ldr	r2, [r3, #0]
 8002aaa:	68f9      	ldr	r1, [r7, #12]
 8002aac:	4613      	mov	r3, r2
 8002aae:	005b      	lsls	r3, r3, #1
 8002ab0:	4413      	add	r3, r2
 8002ab2:	009b      	lsls	r3, r3, #2
 8002ab4:	440b      	add	r3, r1
 8002ab6:	3304      	adds	r3, #4
 8002ab8:	68ba      	ldr	r2, [r7, #8]
 8002aba:	601a      	str	r2, [r3, #0]
h_shell->func_list[h_shell->func_list_size].func = pfunc;
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	681a      	ldr	r2, [r3, #0]
 8002ac0:	68f9      	ldr	r1, [r7, #12]
 8002ac2:	4613      	mov	r3, r2
 8002ac4:	005b      	lsls	r3, r3, #1
 8002ac6:	4413      	add	r3, r2
 8002ac8:	009b      	lsls	r3, r3, #2
 8002aca:	440b      	add	r3, r1
 8002acc:	3308      	adds	r3, #8
 8002ace:	687a      	ldr	r2, [r7, #4]
 8002ad0:	601a      	str	r2, [r3, #0]
h_shell->func_list[h_shell->func_list_size].description = description;
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	681a      	ldr	r2, [r3, #0]
 8002ad6:	68f9      	ldr	r1, [r7, #12]
 8002ad8:	4613      	mov	r3, r2
 8002ada:	005b      	lsls	r3, r3, #1
 8002adc:	4413      	add	r3, r2
 8002ade:	009b      	lsls	r3, r3, #2
 8002ae0:	440b      	add	r3, r1
 8002ae2:	330c      	adds	r3, #12
 8002ae4:	683a      	ldr	r2, [r7, #0]
 8002ae6:	601a      	str	r2, [r3, #0]
h_shell->func_list_size++;
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	1c5a      	adds	r2, r3, #1
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	601a      	str	r2, [r3, #0]
return 0;
 8002af2:	2300      	movs	r3, #0
 8002af4:	e001      	b.n	8002afa <shell_add+0x76>
}
}
return -1;
 8002af6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002afa:	4618      	mov	r0, r3
 8002afc:	3710      	adds	r7, #16
 8002afe:	46bd      	mov	sp, r7
 8002b00:	bd80      	pop	{r7, pc}
	...

08002b04 <shell_exec>:
* @param h_shell The pointer to the shell instance.
* @param buf The input buffer containing the command.
* @return 0 on success, or a negative error code on failure.
*/
static int shell_exec(h_shell_t* h_shell, char* buf)
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	b08e      	sub	sp, #56	@ 0x38
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
 8002b0c:	6039      	str	r1, [r7, #0]
int i, argc;
char* argv[SHELL_ARGC_MAX];
char* p;


argc = 1;
 8002b0e:	2301      	movs	r3, #1
 8002b10:	633b      	str	r3, [r7, #48]	@ 0x30
argv[0] = buf;
 8002b12:	683b      	ldr	r3, [r7, #0]
 8002b14:	60bb      	str	r3, [r7, #8]
for (p = buf; *p != '\0' && argc < SHELL_ARGC_MAX; p++)
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002b1a:	e013      	b.n	8002b44 <shell_exec+0x40>
{
if (*p == ' ')
 8002b1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b1e:	781b      	ldrb	r3, [r3, #0]
 8002b20:	2b20      	cmp	r3, #32
 8002b22:	d10c      	bne.n	8002b3e <shell_exec+0x3a>
{
*p = '\0';
 8002b24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b26:	2200      	movs	r2, #0
 8002b28:	701a      	strb	r2, [r3, #0]
argv[argc++] = p + 1;
 8002b2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b2c:	1c5a      	adds	r2, r3, #1
 8002b2e:	633a      	str	r2, [r7, #48]	@ 0x30
 8002b30:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002b32:	3201      	adds	r2, #1
 8002b34:	009b      	lsls	r3, r3, #2
 8002b36:	3338      	adds	r3, #56	@ 0x38
 8002b38:	443b      	add	r3, r7
 8002b3a:	f843 2c30 	str.w	r2, [r3, #-48]
for (p = buf; *p != '\0' && argc < SHELL_ARGC_MAX; p++)
 8002b3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b40:	3301      	adds	r3, #1
 8002b42:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002b44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b46:	781b      	ldrb	r3, [r3, #0]
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d002      	beq.n	8002b52 <shell_exec+0x4e>
 8002b4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b4e:	2b07      	cmp	r3, #7
 8002b50:	dde4      	ble.n	8002b1c <shell_exec+0x18>
}
}

for (i = 0; i < h_shell->func_list_size; i++)
 8002b52:	2300      	movs	r3, #0
 8002b54:	637b      	str	r3, [r7, #52]	@ 0x34
 8002b56:	e023      	b.n	8002ba0 <shell_exec+0x9c>
{
if(strcmp(h_shell->func_list[i].string_func_code, argv[0])==0)
 8002b58:	6879      	ldr	r1, [r7, #4]
 8002b5a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002b5c:	4613      	mov	r3, r2
 8002b5e:	005b      	lsls	r3, r3, #1
 8002b60:	4413      	add	r3, r2
 8002b62:	009b      	lsls	r3, r3, #2
 8002b64:	440b      	add	r3, r1
 8002b66:	3304      	adds	r3, #4
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	68ba      	ldr	r2, [r7, #8]
 8002b6c:	4611      	mov	r1, r2
 8002b6e:	4618      	mov	r0, r3
 8002b70:	f7fd fb56 	bl	8000220 <strcmp>
 8002b74:	4603      	mov	r3, r0
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d10f      	bne.n	8002b9a <shell_exec+0x96>
{

return h_shell->func_list[i].func(h_shell, argc, argv);
 8002b7a:	6879      	ldr	r1, [r7, #4]
 8002b7c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002b7e:	4613      	mov	r3, r2
 8002b80:	005b      	lsls	r3, r3, #1
 8002b82:	4413      	add	r3, r2
 8002b84:	009b      	lsls	r3, r3, #2
 8002b86:	440b      	add	r3, r1
 8002b88:	3308      	adds	r3, #8
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f107 0208 	add.w	r2, r7, #8
 8002b90:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002b92:	6878      	ldr	r0, [r7, #4]
 8002b94:	4798      	blx	r3
 8002b96:	4603      	mov	r3, r0
 8002b98:	e01c      	b.n	8002bd4 <shell_exec+0xd0>
for (i = 0; i < h_shell->func_list_size; i++)
 8002b9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b9c:	3301      	adds	r3, #1
 8002b9e:	637b      	str	r3, [r7, #52]	@ 0x34
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002ba6:	429a      	cmp	r2, r3
 8002ba8:	dbd6      	blt.n	8002b58 <shell_exec+0x54>
}
}

int size;
size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "%s : no such command\r\n", argv[0]);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8002bb0:	68bb      	ldr	r3, [r7, #8]
 8002bb2:	4a0a      	ldr	r2, [pc, #40]	@ (8002bdc <shell_exec+0xd8>)
 8002bb4:	2140      	movs	r1, #64	@ 0x40
 8002bb6:	f008 fa75 	bl	800b0a4 <sniprintf>
 8002bba:	62b8      	str	r0, [r7, #40]	@ 0x28
h_shell->drv.transmit(h_shell->print_buffer, size);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8002bc2:	687a      	ldr	r2, [r7, #4]
 8002bc4:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8002bc8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002bca:	b289      	uxth	r1, r1
 8002bcc:	4610      	mov	r0, r2
 8002bce:	4798      	blx	r3
return -1;
 8002bd0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	3738      	adds	r7, #56	@ 0x38
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	bd80      	pop	{r7, pc}
 8002bdc:	0800df44 	.word	0x0800df44

08002be0 <shell_run>:
*
* @param h_shell The pointer to the shell instance.
* @return Never returns, it's an infinite loop.
*/
int shell_run(h_shell_t* h_shell)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b084      	sub	sp, #16
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
static int cmd_buffer_index;
char c;
int size;

h_shell->drv.receive(&c, 1);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	f8d3 3388 	ldr.w	r3, [r3, #904]	@ 0x388
 8002bee:	f107 020b 	add.w	r2, r7, #11
 8002bf2:	2101      	movs	r1, #1
 8002bf4:	4610      	mov	r0, r2
 8002bf6:	4798      	blx	r3

switch(c)
 8002bf8:	7afb      	ldrb	r3, [r7, #11]
 8002bfa:	2b08      	cmp	r3, #8
 8002bfc:	d02f      	beq.n	8002c5e <shell_run+0x7e>
 8002bfe:	2b0d      	cmp	r3, #13
 8002c00:	d144      	bne.n	8002c8c <shell_run+0xac>
{
case '\r':

size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "\r\n");
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8002c08:	4a33      	ldr	r2, [pc, #204]	@ (8002cd8 <shell_run+0xf8>)
 8002c0a:	2140      	movs	r1, #64	@ 0x40
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	f008 fa49 	bl	800b0a4 <sniprintf>
 8002c12:	60f8      	str	r0, [r7, #12]
h_shell->drv.transmit(h_shell->print_buffer, size);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8002c1a:	687a      	ldr	r2, [r7, #4]
 8002c1c:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8002c20:	68f9      	ldr	r1, [r7, #12]
 8002c22:	b289      	uxth	r1, r1
 8002c24:	4610      	mov	r0, r2
 8002c26:	4798      	blx	r3
h_shell->cmd_buffer[cmd_buffer_index++] = 0;
 8002c28:	4b2c      	ldr	r3, [pc, #176]	@ (8002cdc <shell_run+0xfc>)
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	1c5a      	adds	r2, r3, #1
 8002c2e:	492b      	ldr	r1, [pc, #172]	@ (8002cdc <shell_run+0xfc>)
 8002c30:	600a      	str	r2, [r1, #0]
 8002c32:	687a      	ldr	r2, [r7, #4]
 8002c34:	4413      	add	r3, r2
 8002c36:	2200      	movs	r2, #0
 8002c38:	f883 2344 	strb.w	r2, [r3, #836]	@ 0x344
cmd_buffer_index = 0;
 8002c3c:	4b27      	ldr	r3, [pc, #156]	@ (8002cdc <shell_run+0xfc>)
 8002c3e:	2200      	movs	r2, #0
 8002c40:	601a      	str	r2, [r3, #0]
shell_exec(h_shell, h_shell->cmd_buffer);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	f503 7351 	add.w	r3, r3, #836	@ 0x344
 8002c48:	4619      	mov	r1, r3
 8002c4a:	6878      	ldr	r0, [r7, #4]
 8002c4c:	f7ff ff5a 	bl	8002b04 <shell_exec>
h_shell->drv.transmit(PROMPT, sizeof(PROMPT));
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8002c56:	210d      	movs	r1, #13
 8002c58:	4821      	ldr	r0, [pc, #132]	@ (8002ce0 <shell_run+0x100>)
 8002c5a:	4798      	blx	r3
break;
 8002c5c:	e036      	b.n	8002ccc <shell_run+0xec>

case '\b':
if (cmd_buffer_index > 0)
 8002c5e:	4b1f      	ldr	r3, [pc, #124]	@ (8002cdc <shell_run+0xfc>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	dd31      	ble.n	8002cca <shell_run+0xea>
{
h_shell->cmd_buffer[cmd_buffer_index] = '\0';
 8002c66:	4b1d      	ldr	r3, [pc, #116]	@ (8002cdc <shell_run+0xfc>)
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	687a      	ldr	r2, [r7, #4]
 8002c6c:	4413      	add	r3, r2
 8002c6e:	2200      	movs	r2, #0
 8002c70:	f883 2344 	strb.w	r2, [r3, #836]	@ 0x344
cmd_buffer_index--;
 8002c74:	4b19      	ldr	r3, [pc, #100]	@ (8002cdc <shell_run+0xfc>)
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	3b01      	subs	r3, #1
 8002c7a:	4a18      	ldr	r2, [pc, #96]	@ (8002cdc <shell_run+0xfc>)
 8002c7c:	6013      	str	r3, [r2, #0]
h_shell->drv.transmit("\b \b", 3);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8002c84:	2103      	movs	r1, #3
 8002c86:	4817      	ldr	r0, [pc, #92]	@ (8002ce4 <shell_run+0x104>)
 8002c88:	4798      	blx	r3
}
break;
 8002c8a:	e01e      	b.n	8002cca <shell_run+0xea>

default:

if (cmd_buffer_index < SHELL_CMD_BUFFER_SIZE)
 8002c8c:	4b13      	ldr	r3, [pc, #76]	@ (8002cdc <shell_run+0xfc>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	2b3f      	cmp	r3, #63	@ 0x3f
 8002c92:	dc1b      	bgt.n	8002ccc <shell_run+0xec>
{
if (is_character_valid(c))
 8002c94:	7afb      	ldrb	r3, [r7, #11]
 8002c96:	4618      	mov	r0, r3
 8002c98:	f7ff fbea 	bl	8002470 <is_character_valid>
 8002c9c:	4603      	mov	r3, r0
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d014      	beq.n	8002ccc <shell_run+0xec>
{
h_shell->drv.transmit(&c, 1);
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8002ca8:	f107 020b 	add.w	r2, r7, #11
 8002cac:	2101      	movs	r1, #1
 8002cae:	4610      	mov	r0, r2
 8002cb0:	4798      	blx	r3
h_shell->cmd_buffer[cmd_buffer_index++] = c;
 8002cb2:	4b0a      	ldr	r3, [pc, #40]	@ (8002cdc <shell_run+0xfc>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	1c5a      	adds	r2, r3, #1
 8002cb8:	4908      	ldr	r1, [pc, #32]	@ (8002cdc <shell_run+0xfc>)
 8002cba:	600a      	str	r2, [r1, #0]
 8002cbc:	7af9      	ldrb	r1, [r7, #11]
 8002cbe:	687a      	ldr	r2, [r7, #4]
 8002cc0:	4413      	add	r3, r2
 8002cc2:	460a      	mov	r2, r1
 8002cc4:	f883 2344 	strb.w	r2, [r3, #836]	@ 0x344
 8002cc8:	e000      	b.n	8002ccc <shell_run+0xec>
break;
 8002cca:	bf00      	nop
}
}
}
return 0;
 8002ccc:	2300      	movs	r3, #0
}
 8002cce:	4618      	mov	r0, r3
 8002cd0:	3710      	adds	r7, #16
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	bd80      	pop	{r7, pc}
 8002cd6:	bf00      	nop
 8002cd8:	0800df5c 	.word	0x0800df5c
 8002cdc:	20000874 	.word	0x20000874
 8002ce0:	0800de3c 	.word	0x0800de3c
 8002ce4:	0800df60 	.word	0x0800df60

08002ce8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002ce8:	480d      	ldr	r0, [pc, #52]	@ (8002d20 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002cea:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002cec:	f7fe ff52 	bl	8001b94 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002cf0:	480c      	ldr	r0, [pc, #48]	@ (8002d24 <LoopForever+0x6>)
  ldr r1, =_edata
 8002cf2:	490d      	ldr	r1, [pc, #52]	@ (8002d28 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002cf4:	4a0d      	ldr	r2, [pc, #52]	@ (8002d2c <LoopForever+0xe>)
  movs r3, #0
 8002cf6:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002cf8:	e002      	b.n	8002d00 <LoopCopyDataInit>

08002cfa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002cfa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002cfc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002cfe:	3304      	adds	r3, #4

08002d00 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002d00:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002d02:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002d04:	d3f9      	bcc.n	8002cfa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002d06:	4a0a      	ldr	r2, [pc, #40]	@ (8002d30 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002d08:	4c0a      	ldr	r4, [pc, #40]	@ (8002d34 <LoopForever+0x16>)
  movs r3, #0
 8002d0a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002d0c:	e001      	b.n	8002d12 <LoopFillZerobss>

08002d0e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002d0e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002d10:	3204      	adds	r2, #4

08002d12 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002d12:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002d14:	d3fb      	bcc.n	8002d0e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002d16:	f008 faa7 	bl	800b268 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002d1a:	f7fe fd1d 	bl	8001758 <main>

08002d1e <LoopForever>:

LoopForever:
    b LoopForever
 8002d1e:	e7fe      	b.n	8002d1e <LoopForever>
  ldr   r0, =_estack
 8002d20:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002d24:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002d28:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8002d2c:	0800e3d8 	.word	0x0800e3d8
  ldr r2, =_sbss
 8002d30:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8002d34:	200009c8 	.word	0x200009c8

08002d38 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002d38:	e7fe      	b.n	8002d38 <ADC1_2_IRQHandler>

08002d3a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002d3a:	b580      	push	{r7, lr}
 8002d3c:	b082      	sub	sp, #8
 8002d3e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002d40:	2300      	movs	r3, #0
 8002d42:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002d44:	2003      	movs	r0, #3
 8002d46:	f001 fcc0 	bl	80046ca <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002d4a:	200f      	movs	r0, #15
 8002d4c:	f7fe fda4 	bl	8001898 <HAL_InitTick>
 8002d50:	4603      	mov	r3, r0
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d002      	beq.n	8002d5c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002d56:	2301      	movs	r3, #1
 8002d58:	71fb      	strb	r3, [r7, #7]
 8002d5a:	e001      	b.n	8002d60 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002d5c:	f7fe fd78 	bl	8001850 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002d60:	79fb      	ldrb	r3, [r7, #7]

}
 8002d62:	4618      	mov	r0, r3
 8002d64:	3708      	adds	r7, #8
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bd80      	pop	{r7, pc}
	...

08002d6c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002d6c:	b480      	push	{r7}
 8002d6e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002d70:	4b05      	ldr	r3, [pc, #20]	@ (8002d88 <HAL_IncTick+0x1c>)
 8002d72:	681a      	ldr	r2, [r3, #0]
 8002d74:	4b05      	ldr	r3, [pc, #20]	@ (8002d8c <HAL_IncTick+0x20>)
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	4413      	add	r3, r2
 8002d7a:	4a03      	ldr	r2, [pc, #12]	@ (8002d88 <HAL_IncTick+0x1c>)
 8002d7c:	6013      	str	r3, [r2, #0]
}
 8002d7e:	bf00      	nop
 8002d80:	46bd      	mov	sp, r7
 8002d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d86:	4770      	bx	lr
 8002d88:	20000878 	.word	0x20000878
 8002d8c:	20000008 	.word	0x20000008

08002d90 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002d90:	b480      	push	{r7}
 8002d92:	af00      	add	r7, sp, #0
  return uwTick;
 8002d94:	4b03      	ldr	r3, [pc, #12]	@ (8002da4 <HAL_GetTick+0x14>)
 8002d96:	681b      	ldr	r3, [r3, #0]
}
 8002d98:	4618      	mov	r0, r3
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da0:	4770      	bx	lr
 8002da2:	bf00      	nop
 8002da4:	20000878 	.word	0x20000878

08002da8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002da8:	b480      	push	{r7}
 8002daa:	b083      	sub	sp, #12
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
 8002db0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	689b      	ldr	r3, [r3, #8]
 8002db6:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002dba:	683b      	ldr	r3, [r7, #0]
 8002dbc:	431a      	orrs	r2, r3
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	609a      	str	r2, [r3, #8]
}
 8002dc2:	bf00      	nop
 8002dc4:	370c      	adds	r7, #12
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dcc:	4770      	bx	lr

08002dce <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002dce:	b480      	push	{r7}
 8002dd0:	b083      	sub	sp, #12
 8002dd2:	af00      	add	r7, sp, #0
 8002dd4:	6078      	str	r0, [r7, #4]
 8002dd6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	689b      	ldr	r3, [r3, #8]
 8002ddc:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002de0:	683b      	ldr	r3, [r7, #0]
 8002de2:	431a      	orrs	r2, r3
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	609a      	str	r2, [r3, #8]
}
 8002de8:	bf00      	nop
 8002dea:	370c      	adds	r7, #12
 8002dec:	46bd      	mov	sp, r7
 8002dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df2:	4770      	bx	lr

08002df4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002df4:	b480      	push	{r7}
 8002df6:	b083      	sub	sp, #12
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	689b      	ldr	r3, [r3, #8]
 8002e00:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002e04:	4618      	mov	r0, r3
 8002e06:	370c      	adds	r7, #12
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0e:	4770      	bx	lr

08002e10 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002e10:	b480      	push	{r7}
 8002e12:	b087      	sub	sp, #28
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	60f8      	str	r0, [r7, #12]
 8002e18:	60b9      	str	r1, [r7, #8]
 8002e1a:	607a      	str	r2, [r7, #4]
 8002e1c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	3360      	adds	r3, #96	@ 0x60
 8002e22:	461a      	mov	r2, r3
 8002e24:	68bb      	ldr	r3, [r7, #8]
 8002e26:	009b      	lsls	r3, r3, #2
 8002e28:	4413      	add	r3, r2
 8002e2a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002e2c:	697b      	ldr	r3, [r7, #20]
 8002e2e:	681a      	ldr	r2, [r3, #0]
 8002e30:	4b08      	ldr	r3, [pc, #32]	@ (8002e54 <LL_ADC_SetOffset+0x44>)
 8002e32:	4013      	ands	r3, r2
 8002e34:	687a      	ldr	r2, [r7, #4]
 8002e36:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8002e3a:	683a      	ldr	r2, [r7, #0]
 8002e3c:	430a      	orrs	r2, r1
 8002e3e:	4313      	orrs	r3, r2
 8002e40:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002e44:	697b      	ldr	r3, [r7, #20]
 8002e46:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002e48:	bf00      	nop
 8002e4a:	371c      	adds	r7, #28
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e52:	4770      	bx	lr
 8002e54:	03fff000 	.word	0x03fff000

08002e58 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	b085      	sub	sp, #20
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
 8002e60:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	3360      	adds	r3, #96	@ 0x60
 8002e66:	461a      	mov	r2, r3
 8002e68:	683b      	ldr	r3, [r7, #0]
 8002e6a:	009b      	lsls	r3, r3, #2
 8002e6c:	4413      	add	r3, r2
 8002e6e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002e78:	4618      	mov	r0, r3
 8002e7a:	3714      	adds	r7, #20
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e82:	4770      	bx	lr

08002e84 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002e84:	b480      	push	{r7}
 8002e86:	b087      	sub	sp, #28
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	60f8      	str	r0, [r7, #12]
 8002e8c:	60b9      	str	r1, [r7, #8]
 8002e8e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	3360      	adds	r3, #96	@ 0x60
 8002e94:	461a      	mov	r2, r3
 8002e96:	68bb      	ldr	r3, [r7, #8]
 8002e98:	009b      	lsls	r3, r3, #2
 8002e9a:	4413      	add	r3, r2
 8002e9c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002e9e:	697b      	ldr	r3, [r7, #20]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	431a      	orrs	r2, r3
 8002eaa:	697b      	ldr	r3, [r7, #20]
 8002eac:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002eae:	bf00      	nop
 8002eb0:	371c      	adds	r7, #28
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb8:	4770      	bx	lr

08002eba <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8002eba:	b480      	push	{r7}
 8002ebc:	b087      	sub	sp, #28
 8002ebe:	af00      	add	r7, sp, #0
 8002ec0:	60f8      	str	r0, [r7, #12]
 8002ec2:	60b9      	str	r1, [r7, #8]
 8002ec4:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	3360      	adds	r3, #96	@ 0x60
 8002eca:	461a      	mov	r2, r3
 8002ecc:	68bb      	ldr	r3, [r7, #8]
 8002ece:	009b      	lsls	r3, r3, #2
 8002ed0:	4413      	add	r3, r2
 8002ed2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002ed4:	697b      	ldr	r3, [r7, #20]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	431a      	orrs	r2, r3
 8002ee0:	697b      	ldr	r3, [r7, #20]
 8002ee2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8002ee4:	bf00      	nop
 8002ee6:	371c      	adds	r7, #28
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eee:	4770      	bx	lr

08002ef0 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002ef0:	b480      	push	{r7}
 8002ef2:	b087      	sub	sp, #28
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	60f8      	str	r0, [r7, #12]
 8002ef8:	60b9      	str	r1, [r7, #8]
 8002efa:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	3360      	adds	r3, #96	@ 0x60
 8002f00:	461a      	mov	r2, r3
 8002f02:	68bb      	ldr	r3, [r7, #8]
 8002f04:	009b      	lsls	r3, r3, #2
 8002f06:	4413      	add	r3, r2
 8002f08:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002f0a:	697b      	ldr	r3, [r7, #20]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	431a      	orrs	r2, r3
 8002f16:	697b      	ldr	r3, [r7, #20]
 8002f18:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8002f1a:	bf00      	nop
 8002f1c:	371c      	adds	r7, #28
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f24:	4770      	bx	lr

08002f26 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002f26:	b480      	push	{r7}
 8002f28:	b083      	sub	sp, #12
 8002f2a:	af00      	add	r7, sp, #0
 8002f2c:	6078      	str	r0, [r7, #4]
 8002f2e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	695b      	ldr	r3, [r3, #20]
 8002f34:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	431a      	orrs	r2, r3
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	615a      	str	r2, [r3, #20]
}
 8002f40:	bf00      	nop
 8002f42:	370c      	adds	r7, #12
 8002f44:	46bd      	mov	sp, r7
 8002f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4a:	4770      	bx	lr

08002f4c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002f4c:	b480      	push	{r7}
 8002f4e:	b083      	sub	sp, #12
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	68db      	ldr	r3, [r3, #12]
 8002f58:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d101      	bne.n	8002f64 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002f60:	2301      	movs	r3, #1
 8002f62:	e000      	b.n	8002f66 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002f64:	2300      	movs	r3, #0
}
 8002f66:	4618      	mov	r0, r3
 8002f68:	370c      	adds	r7, #12
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f70:	4770      	bx	lr

08002f72 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002f72:	b480      	push	{r7}
 8002f74:	b087      	sub	sp, #28
 8002f76:	af00      	add	r7, sp, #0
 8002f78:	60f8      	str	r0, [r7, #12]
 8002f7a:	60b9      	str	r1, [r7, #8]
 8002f7c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	3330      	adds	r3, #48	@ 0x30
 8002f82:	461a      	mov	r2, r3
 8002f84:	68bb      	ldr	r3, [r7, #8]
 8002f86:	0a1b      	lsrs	r3, r3, #8
 8002f88:	009b      	lsls	r3, r3, #2
 8002f8a:	f003 030c 	and.w	r3, r3, #12
 8002f8e:	4413      	add	r3, r2
 8002f90:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002f92:	697b      	ldr	r3, [r7, #20]
 8002f94:	681a      	ldr	r2, [r3, #0]
 8002f96:	68bb      	ldr	r3, [r7, #8]
 8002f98:	f003 031f 	and.w	r3, r3, #31
 8002f9c:	211f      	movs	r1, #31
 8002f9e:	fa01 f303 	lsl.w	r3, r1, r3
 8002fa2:	43db      	mvns	r3, r3
 8002fa4:	401a      	ands	r2, r3
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	0e9b      	lsrs	r3, r3, #26
 8002faa:	f003 011f 	and.w	r1, r3, #31
 8002fae:	68bb      	ldr	r3, [r7, #8]
 8002fb0:	f003 031f 	and.w	r3, r3, #31
 8002fb4:	fa01 f303 	lsl.w	r3, r1, r3
 8002fb8:	431a      	orrs	r2, r3
 8002fba:	697b      	ldr	r3, [r7, #20]
 8002fbc:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002fbe:	bf00      	nop
 8002fc0:	371c      	adds	r7, #28
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc8:	4770      	bx	lr

08002fca <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002fca:	b480      	push	{r7}
 8002fcc:	b087      	sub	sp, #28
 8002fce:	af00      	add	r7, sp, #0
 8002fd0:	60f8      	str	r0, [r7, #12]
 8002fd2:	60b9      	str	r1, [r7, #8]
 8002fd4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	3314      	adds	r3, #20
 8002fda:	461a      	mov	r2, r3
 8002fdc:	68bb      	ldr	r3, [r7, #8]
 8002fde:	0e5b      	lsrs	r3, r3, #25
 8002fe0:	009b      	lsls	r3, r3, #2
 8002fe2:	f003 0304 	and.w	r3, r3, #4
 8002fe6:	4413      	add	r3, r2
 8002fe8:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002fea:	697b      	ldr	r3, [r7, #20]
 8002fec:	681a      	ldr	r2, [r3, #0]
 8002fee:	68bb      	ldr	r3, [r7, #8]
 8002ff0:	0d1b      	lsrs	r3, r3, #20
 8002ff2:	f003 031f 	and.w	r3, r3, #31
 8002ff6:	2107      	movs	r1, #7
 8002ff8:	fa01 f303 	lsl.w	r3, r1, r3
 8002ffc:	43db      	mvns	r3, r3
 8002ffe:	401a      	ands	r2, r3
 8003000:	68bb      	ldr	r3, [r7, #8]
 8003002:	0d1b      	lsrs	r3, r3, #20
 8003004:	f003 031f 	and.w	r3, r3, #31
 8003008:	6879      	ldr	r1, [r7, #4]
 800300a:	fa01 f303 	lsl.w	r3, r1, r3
 800300e:	431a      	orrs	r2, r3
 8003010:	697b      	ldr	r3, [r7, #20]
 8003012:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8003014:	bf00      	nop
 8003016:	371c      	adds	r7, #28
 8003018:	46bd      	mov	sp, r7
 800301a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301e:	4770      	bx	lr

08003020 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003020:	b480      	push	{r7}
 8003022:	b085      	sub	sp, #20
 8003024:	af00      	add	r7, sp, #0
 8003026:	60f8      	str	r0, [r7, #12]
 8003028:	60b9      	str	r1, [r7, #8]
 800302a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8003032:	68bb      	ldr	r3, [r7, #8]
 8003034:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003038:	43db      	mvns	r3, r3
 800303a:	401a      	ands	r2, r3
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	f003 0318 	and.w	r3, r3, #24
 8003042:	4908      	ldr	r1, [pc, #32]	@ (8003064 <LL_ADC_SetChannelSingleDiff+0x44>)
 8003044:	40d9      	lsrs	r1, r3
 8003046:	68bb      	ldr	r3, [r7, #8]
 8003048:	400b      	ands	r3, r1
 800304a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800304e:	431a      	orrs	r2, r3
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8003056:	bf00      	nop
 8003058:	3714      	adds	r7, #20
 800305a:	46bd      	mov	sp, r7
 800305c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003060:	4770      	bx	lr
 8003062:	bf00      	nop
 8003064:	0007ffff 	.word	0x0007ffff

08003068 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003068:	b480      	push	{r7}
 800306a:	b083      	sub	sp, #12
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	689b      	ldr	r3, [r3, #8]
 8003074:	f003 031f 	and.w	r3, r3, #31
}
 8003078:	4618      	mov	r0, r3
 800307a:	370c      	adds	r7, #12
 800307c:	46bd      	mov	sp, r7
 800307e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003082:	4770      	bx	lr

08003084 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003084:	b480      	push	{r7}
 8003086:	b083      	sub	sp, #12
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	689b      	ldr	r3, [r3, #8]
 8003090:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8003094:	4618      	mov	r0, r3
 8003096:	370c      	adds	r7, #12
 8003098:	46bd      	mov	sp, r7
 800309a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309e:	4770      	bx	lr

080030a0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80030a0:	b480      	push	{r7}
 80030a2:	b083      	sub	sp, #12
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	689b      	ldr	r3, [r3, #8]
 80030ac:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80030b0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80030b4:	687a      	ldr	r2, [r7, #4]
 80030b6:	6093      	str	r3, [r2, #8]
}
 80030b8:	bf00      	nop
 80030ba:	370c      	adds	r7, #12
 80030bc:	46bd      	mov	sp, r7
 80030be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c2:	4770      	bx	lr

080030c4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80030c4:	b480      	push	{r7}
 80030c6:	b083      	sub	sp, #12
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	689b      	ldr	r3, [r3, #8]
 80030d0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80030d4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80030d8:	d101      	bne.n	80030de <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80030da:	2301      	movs	r3, #1
 80030dc:	e000      	b.n	80030e0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80030de:	2300      	movs	r3, #0
}
 80030e0:	4618      	mov	r0, r3
 80030e2:	370c      	adds	r7, #12
 80030e4:	46bd      	mov	sp, r7
 80030e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ea:	4770      	bx	lr

080030ec <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80030ec:	b480      	push	{r7}
 80030ee:	b083      	sub	sp, #12
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	689b      	ldr	r3, [r3, #8]
 80030f8:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80030fc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003100:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003108:	bf00      	nop
 800310a:	370c      	adds	r7, #12
 800310c:	46bd      	mov	sp, r7
 800310e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003112:	4770      	bx	lr

08003114 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8003114:	b480      	push	{r7}
 8003116:	b083      	sub	sp, #12
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	689b      	ldr	r3, [r3, #8]
 8003120:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003124:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003128:	d101      	bne.n	800312e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800312a:	2301      	movs	r3, #1
 800312c:	e000      	b.n	8003130 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800312e:	2300      	movs	r3, #0
}
 8003130:	4618      	mov	r0, r3
 8003132:	370c      	adds	r7, #12
 8003134:	46bd      	mov	sp, r7
 8003136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313a:	4770      	bx	lr

0800313c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800313c:	b480      	push	{r7}
 800313e:	b083      	sub	sp, #12
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	689b      	ldr	r3, [r3, #8]
 8003148:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800314c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003150:	f043 0201 	orr.w	r2, r3, #1
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003158:	bf00      	nop
 800315a:	370c      	adds	r7, #12
 800315c:	46bd      	mov	sp, r7
 800315e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003162:	4770      	bx	lr

08003164 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8003164:	b480      	push	{r7}
 8003166:	b083      	sub	sp, #12
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	689b      	ldr	r3, [r3, #8]
 8003170:	f003 0301 	and.w	r3, r3, #1
 8003174:	2b01      	cmp	r3, #1
 8003176:	d101      	bne.n	800317c <LL_ADC_IsEnabled+0x18>
 8003178:	2301      	movs	r3, #1
 800317a:	e000      	b.n	800317e <LL_ADC_IsEnabled+0x1a>
 800317c:	2300      	movs	r3, #0
}
 800317e:	4618      	mov	r0, r3
 8003180:	370c      	adds	r7, #12
 8003182:	46bd      	mov	sp, r7
 8003184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003188:	4770      	bx	lr

0800318a <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800318a:	b480      	push	{r7}
 800318c:	b083      	sub	sp, #12
 800318e:	af00      	add	r7, sp, #0
 8003190:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	689b      	ldr	r3, [r3, #8]
 8003196:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800319a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800319e:	f043 0204 	orr.w	r2, r3, #4
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80031a6:	bf00      	nop
 80031a8:	370c      	adds	r7, #12
 80031aa:	46bd      	mov	sp, r7
 80031ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b0:	4770      	bx	lr

080031b2 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80031b2:	b480      	push	{r7}
 80031b4:	b083      	sub	sp, #12
 80031b6:	af00      	add	r7, sp, #0
 80031b8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	689b      	ldr	r3, [r3, #8]
 80031be:	f003 0304 	and.w	r3, r3, #4
 80031c2:	2b04      	cmp	r3, #4
 80031c4:	d101      	bne.n	80031ca <LL_ADC_REG_IsConversionOngoing+0x18>
 80031c6:	2301      	movs	r3, #1
 80031c8:	e000      	b.n	80031cc <LL_ADC_REG_IsConversionOngoing+0x1a>
 80031ca:	2300      	movs	r3, #0
}
 80031cc:	4618      	mov	r0, r3
 80031ce:	370c      	adds	r7, #12
 80031d0:	46bd      	mov	sp, r7
 80031d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d6:	4770      	bx	lr

080031d8 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80031d8:	b480      	push	{r7}
 80031da:	b083      	sub	sp, #12
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	689b      	ldr	r3, [r3, #8]
 80031e4:	f003 0308 	and.w	r3, r3, #8
 80031e8:	2b08      	cmp	r3, #8
 80031ea:	d101      	bne.n	80031f0 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80031ec:	2301      	movs	r3, #1
 80031ee:	e000      	b.n	80031f2 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80031f0:	2300      	movs	r3, #0
}
 80031f2:	4618      	mov	r0, r3
 80031f4:	370c      	adds	r7, #12
 80031f6:	46bd      	mov	sp, r7
 80031f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fc:	4770      	bx	lr
	...

08003200 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003200:	b590      	push	{r4, r7, lr}
 8003202:	b089      	sub	sp, #36	@ 0x24
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003208:	2300      	movs	r3, #0
 800320a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 800320c:	2300      	movs	r3, #0
 800320e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2b00      	cmp	r3, #0
 8003214:	d101      	bne.n	800321a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8003216:	2301      	movs	r3, #1
 8003218:	e1a9      	b.n	800356e <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	695b      	ldr	r3, [r3, #20]
 800321e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003224:	2b00      	cmp	r3, #0
 8003226:	d109      	bne.n	800323c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003228:	6878      	ldr	r0, [r7, #4]
 800322a:	f7fe f89b 	bl	8001364 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	2200      	movs	r2, #0
 8003232:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	2200      	movs	r2, #0
 8003238:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	4618      	mov	r0, r3
 8003242:	f7ff ff3f 	bl	80030c4 <LL_ADC_IsDeepPowerDownEnabled>
 8003246:	4603      	mov	r3, r0
 8003248:	2b00      	cmp	r3, #0
 800324a:	d004      	beq.n	8003256 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	4618      	mov	r0, r3
 8003252:	f7ff ff25 	bl	80030a0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	4618      	mov	r0, r3
 800325c:	f7ff ff5a 	bl	8003114 <LL_ADC_IsInternalRegulatorEnabled>
 8003260:	4603      	mov	r3, r0
 8003262:	2b00      	cmp	r3, #0
 8003264:	d115      	bne.n	8003292 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	4618      	mov	r0, r3
 800326c:	f7ff ff3e 	bl	80030ec <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003270:	4b9c      	ldr	r3, [pc, #624]	@ (80034e4 <HAL_ADC_Init+0x2e4>)
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	099b      	lsrs	r3, r3, #6
 8003276:	4a9c      	ldr	r2, [pc, #624]	@ (80034e8 <HAL_ADC_Init+0x2e8>)
 8003278:	fba2 2303 	umull	r2, r3, r2, r3
 800327c:	099b      	lsrs	r3, r3, #6
 800327e:	3301      	adds	r3, #1
 8003280:	005b      	lsls	r3, r3, #1
 8003282:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003284:	e002      	b.n	800328c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	3b01      	subs	r3, #1
 800328a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	2b00      	cmp	r3, #0
 8003290:	d1f9      	bne.n	8003286 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	4618      	mov	r0, r3
 8003298:	f7ff ff3c 	bl	8003114 <LL_ADC_IsInternalRegulatorEnabled>
 800329c:	4603      	mov	r3, r0
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d10d      	bne.n	80032be <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032a6:	f043 0210 	orr.w	r2, r3, #16
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80032b2:	f043 0201 	orr.w	r2, r3, #1
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80032ba:	2301      	movs	r3, #1
 80032bc:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	4618      	mov	r0, r3
 80032c4:	f7ff ff75 	bl	80031b2 <LL_ADC_REG_IsConversionOngoing>
 80032c8:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032ce:	f003 0310 	and.w	r3, r3, #16
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	f040 8142 	bne.w	800355c <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80032d8:	697b      	ldr	r3, [r7, #20]
 80032da:	2b00      	cmp	r3, #0
 80032dc:	f040 813e 	bne.w	800355c <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032e4:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80032e8:	f043 0202 	orr.w	r2, r3, #2
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	4618      	mov	r0, r3
 80032f6:	f7ff ff35 	bl	8003164 <LL_ADC_IsEnabled>
 80032fa:	4603      	mov	r3, r0
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d141      	bne.n	8003384 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003308:	d004      	beq.n	8003314 <HAL_ADC_Init+0x114>
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	4a77      	ldr	r2, [pc, #476]	@ (80034ec <HAL_ADC_Init+0x2ec>)
 8003310:	4293      	cmp	r3, r2
 8003312:	d10f      	bne.n	8003334 <HAL_ADC_Init+0x134>
 8003314:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003318:	f7ff ff24 	bl	8003164 <LL_ADC_IsEnabled>
 800331c:	4604      	mov	r4, r0
 800331e:	4873      	ldr	r0, [pc, #460]	@ (80034ec <HAL_ADC_Init+0x2ec>)
 8003320:	f7ff ff20 	bl	8003164 <LL_ADC_IsEnabled>
 8003324:	4603      	mov	r3, r0
 8003326:	4323      	orrs	r3, r4
 8003328:	2b00      	cmp	r3, #0
 800332a:	bf0c      	ite	eq
 800332c:	2301      	moveq	r3, #1
 800332e:	2300      	movne	r3, #0
 8003330:	b2db      	uxtb	r3, r3
 8003332:	e012      	b.n	800335a <HAL_ADC_Init+0x15a>
 8003334:	486e      	ldr	r0, [pc, #440]	@ (80034f0 <HAL_ADC_Init+0x2f0>)
 8003336:	f7ff ff15 	bl	8003164 <LL_ADC_IsEnabled>
 800333a:	4604      	mov	r4, r0
 800333c:	486d      	ldr	r0, [pc, #436]	@ (80034f4 <HAL_ADC_Init+0x2f4>)
 800333e:	f7ff ff11 	bl	8003164 <LL_ADC_IsEnabled>
 8003342:	4603      	mov	r3, r0
 8003344:	431c      	orrs	r4, r3
 8003346:	486c      	ldr	r0, [pc, #432]	@ (80034f8 <HAL_ADC_Init+0x2f8>)
 8003348:	f7ff ff0c 	bl	8003164 <LL_ADC_IsEnabled>
 800334c:	4603      	mov	r3, r0
 800334e:	4323      	orrs	r3, r4
 8003350:	2b00      	cmp	r3, #0
 8003352:	bf0c      	ite	eq
 8003354:	2301      	moveq	r3, #1
 8003356:	2300      	movne	r3, #0
 8003358:	b2db      	uxtb	r3, r3
 800335a:	2b00      	cmp	r3, #0
 800335c:	d012      	beq.n	8003384 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003366:	d004      	beq.n	8003372 <HAL_ADC_Init+0x172>
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	4a5f      	ldr	r2, [pc, #380]	@ (80034ec <HAL_ADC_Init+0x2ec>)
 800336e:	4293      	cmp	r3, r2
 8003370:	d101      	bne.n	8003376 <HAL_ADC_Init+0x176>
 8003372:	4a62      	ldr	r2, [pc, #392]	@ (80034fc <HAL_ADC_Init+0x2fc>)
 8003374:	e000      	b.n	8003378 <HAL_ADC_Init+0x178>
 8003376:	4a62      	ldr	r2, [pc, #392]	@ (8003500 <HAL_ADC_Init+0x300>)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	685b      	ldr	r3, [r3, #4]
 800337c:	4619      	mov	r1, r3
 800337e:	4610      	mov	r0, r2
 8003380:	f7ff fd12 	bl	8002da8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	7f5b      	ldrb	r3, [r3, #29]
 8003388:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800338e:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8003394:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800339a:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80033a2:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80033a4:	4313      	orrs	r3, r2
 80033a6:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80033ae:	2b01      	cmp	r3, #1
 80033b0:	d106      	bne.n	80033c0 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033b6:	3b01      	subs	r3, #1
 80033b8:	045b      	lsls	r3, r3, #17
 80033ba:	69ba      	ldr	r2, [r7, #24]
 80033bc:	4313      	orrs	r3, r2
 80033be:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d009      	beq.n	80033dc <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033cc:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033d4:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80033d6:	69ba      	ldr	r2, [r7, #24]
 80033d8:	4313      	orrs	r3, r2
 80033da:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	68da      	ldr	r2, [r3, #12]
 80033e2:	4b48      	ldr	r3, [pc, #288]	@ (8003504 <HAL_ADC_Init+0x304>)
 80033e4:	4013      	ands	r3, r2
 80033e6:	687a      	ldr	r2, [r7, #4]
 80033e8:	6812      	ldr	r2, [r2, #0]
 80033ea:	69b9      	ldr	r1, [r7, #24]
 80033ec:	430b      	orrs	r3, r1
 80033ee:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	691b      	ldr	r3, [r3, #16]
 80033f6:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	430a      	orrs	r2, r1
 8003404:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	4618      	mov	r0, r3
 800340c:	f7ff fee4 	bl	80031d8 <LL_ADC_INJ_IsConversionOngoing>
 8003410:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003412:	697b      	ldr	r3, [r7, #20]
 8003414:	2b00      	cmp	r3, #0
 8003416:	d17f      	bne.n	8003518 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003418:	693b      	ldr	r3, [r7, #16]
 800341a:	2b00      	cmp	r3, #0
 800341c:	d17c      	bne.n	8003518 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003422:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800342a:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800342c:	4313      	orrs	r3, r2
 800342e:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	68db      	ldr	r3, [r3, #12]
 8003436:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800343a:	f023 0302 	bic.w	r3, r3, #2
 800343e:	687a      	ldr	r2, [r7, #4]
 8003440:	6812      	ldr	r2, [r2, #0]
 8003442:	69b9      	ldr	r1, [r7, #24]
 8003444:	430b      	orrs	r3, r1
 8003446:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	691b      	ldr	r3, [r3, #16]
 800344c:	2b00      	cmp	r3, #0
 800344e:	d017      	beq.n	8003480 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	691a      	ldr	r2, [r3, #16]
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800345e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003468:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800346c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003470:	687a      	ldr	r2, [r7, #4]
 8003472:	6911      	ldr	r1, [r2, #16]
 8003474:	687a      	ldr	r2, [r7, #4]
 8003476:	6812      	ldr	r2, [r2, #0]
 8003478:	430b      	orrs	r3, r1
 800347a:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 800347e:	e013      	b.n	80034a8 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	691a      	ldr	r2, [r3, #16]
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800348e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003498:	687a      	ldr	r2, [r7, #4]
 800349a:	6812      	ldr	r2, [r2, #0]
 800349c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80034a0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80034a4:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80034ae:	2b01      	cmp	r3, #1
 80034b0:	d12a      	bne.n	8003508 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	691b      	ldr	r3, [r3, #16]
 80034b8:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80034bc:	f023 0304 	bic.w	r3, r3, #4
 80034c0:	687a      	ldr	r2, [r7, #4]
 80034c2:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 80034c4:	687a      	ldr	r2, [r7, #4]
 80034c6:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80034c8:	4311      	orrs	r1, r2
 80034ca:	687a      	ldr	r2, [r7, #4]
 80034cc:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80034ce:	4311      	orrs	r1, r2
 80034d0:	687a      	ldr	r2, [r7, #4]
 80034d2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80034d4:	430a      	orrs	r2, r1
 80034d6:	431a      	orrs	r2, r3
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f042 0201 	orr.w	r2, r2, #1
 80034e0:	611a      	str	r2, [r3, #16]
 80034e2:	e019      	b.n	8003518 <HAL_ADC_Init+0x318>
 80034e4:	20000000 	.word	0x20000000
 80034e8:	053e2d63 	.word	0x053e2d63
 80034ec:	50000100 	.word	0x50000100
 80034f0:	50000400 	.word	0x50000400
 80034f4:	50000500 	.word	0x50000500
 80034f8:	50000600 	.word	0x50000600
 80034fc:	50000300 	.word	0x50000300
 8003500:	50000700 	.word	0x50000700
 8003504:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	691a      	ldr	r2, [r3, #16]
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f022 0201 	bic.w	r2, r2, #1
 8003516:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	695b      	ldr	r3, [r3, #20]
 800351c:	2b01      	cmp	r3, #1
 800351e:	d10c      	bne.n	800353a <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003526:	f023 010f 	bic.w	r1, r3, #15
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	6a1b      	ldr	r3, [r3, #32]
 800352e:	1e5a      	subs	r2, r3, #1
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	430a      	orrs	r2, r1
 8003536:	631a      	str	r2, [r3, #48]	@ 0x30
 8003538:	e007      	b.n	800354a <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f022 020f 	bic.w	r2, r2, #15
 8003548:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800354e:	f023 0303 	bic.w	r3, r3, #3
 8003552:	f043 0201 	orr.w	r2, r3, #1
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	65da      	str	r2, [r3, #92]	@ 0x5c
 800355a:	e007      	b.n	800356c <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003560:	f043 0210 	orr.w	r2, r3, #16
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003568:	2301      	movs	r3, #1
 800356a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800356c:	7ffb      	ldrb	r3, [r7, #31]
}
 800356e:	4618      	mov	r0, r3
 8003570:	3724      	adds	r7, #36	@ 0x24
 8003572:	46bd      	mov	sp, r7
 8003574:	bd90      	pop	{r4, r7, pc}
 8003576:	bf00      	nop

08003578 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8003578:	b580      	push	{r7, lr}
 800357a:	b086      	sub	sp, #24
 800357c:	af00      	add	r7, sp, #0
 800357e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003588:	d004      	beq.n	8003594 <HAL_ADC_Start+0x1c>
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	4a67      	ldr	r2, [pc, #412]	@ (800372c <HAL_ADC_Start+0x1b4>)
 8003590:	4293      	cmp	r3, r2
 8003592:	d101      	bne.n	8003598 <HAL_ADC_Start+0x20>
 8003594:	4b66      	ldr	r3, [pc, #408]	@ (8003730 <HAL_ADC_Start+0x1b8>)
 8003596:	e000      	b.n	800359a <HAL_ADC_Start+0x22>
 8003598:	4b66      	ldr	r3, [pc, #408]	@ (8003734 <HAL_ADC_Start+0x1bc>)
 800359a:	4618      	mov	r0, r3
 800359c:	f7ff fd64 	bl	8003068 <LL_ADC_GetMultimode>
 80035a0:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	4618      	mov	r0, r3
 80035a8:	f7ff fe03 	bl	80031b2 <LL_ADC_REG_IsConversionOngoing>
 80035ac:	4603      	mov	r3, r0
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	f040 80b4 	bne.w	800371c <HAL_ADC_Start+0x1a4>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80035ba:	2b01      	cmp	r3, #1
 80035bc:	d101      	bne.n	80035c2 <HAL_ADC_Start+0x4a>
 80035be:	2302      	movs	r3, #2
 80035c0:	e0af      	b.n	8003722 <HAL_ADC_Start+0x1aa>
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	2201      	movs	r2, #1
 80035c6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80035ca:	6878      	ldr	r0, [r7, #4]
 80035cc:	f000 fe0c 	bl	80041e8 <ADC_Enable>
 80035d0:	4603      	mov	r3, r0
 80035d2:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80035d4:	7dfb      	ldrb	r3, [r7, #23]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	f040 809b 	bne.w	8003712 <HAL_ADC_Start+0x19a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035e0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80035e4:	f023 0301 	bic.w	r3, r3, #1
 80035e8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4a4d      	ldr	r2, [pc, #308]	@ (800372c <HAL_ADC_Start+0x1b4>)
 80035f6:	4293      	cmp	r3, r2
 80035f8:	d009      	beq.n	800360e <HAL_ADC_Start+0x96>
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	4a4e      	ldr	r2, [pc, #312]	@ (8003738 <HAL_ADC_Start+0x1c0>)
 8003600:	4293      	cmp	r3, r2
 8003602:	d002      	beq.n	800360a <HAL_ADC_Start+0x92>
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	e003      	b.n	8003612 <HAL_ADC_Start+0x9a>
 800360a:	4b4c      	ldr	r3, [pc, #304]	@ (800373c <HAL_ADC_Start+0x1c4>)
 800360c:	e001      	b.n	8003612 <HAL_ADC_Start+0x9a>
 800360e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003612:	687a      	ldr	r2, [r7, #4]
 8003614:	6812      	ldr	r2, [r2, #0]
 8003616:	4293      	cmp	r3, r2
 8003618:	d002      	beq.n	8003620 <HAL_ADC_Start+0xa8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800361a:	693b      	ldr	r3, [r7, #16]
 800361c:	2b00      	cmp	r3, #0
 800361e:	d105      	bne.n	800362c <HAL_ADC_Start+0xb4>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003624:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003630:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003634:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003638:	d106      	bne.n	8003648 <HAL_ADC_Start+0xd0>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800363e:	f023 0206 	bic.w	r2, r3, #6
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	661a      	str	r2, [r3, #96]	@ 0x60
 8003646:	e002      	b.n	800364e <HAL_ADC_Start+0xd6>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2200      	movs	r2, #0
 800364c:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	221c      	movs	r2, #28
 8003654:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	2200      	movs	r2, #0
 800365a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	4a32      	ldr	r2, [pc, #200]	@ (800372c <HAL_ADC_Start+0x1b4>)
 8003664:	4293      	cmp	r3, r2
 8003666:	d009      	beq.n	800367c <HAL_ADC_Start+0x104>
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	4a32      	ldr	r2, [pc, #200]	@ (8003738 <HAL_ADC_Start+0x1c0>)
 800366e:	4293      	cmp	r3, r2
 8003670:	d002      	beq.n	8003678 <HAL_ADC_Start+0x100>
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	e003      	b.n	8003680 <HAL_ADC_Start+0x108>
 8003678:	4b30      	ldr	r3, [pc, #192]	@ (800373c <HAL_ADC_Start+0x1c4>)
 800367a:	e001      	b.n	8003680 <HAL_ADC_Start+0x108>
 800367c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003680:	687a      	ldr	r2, [r7, #4]
 8003682:	6812      	ldr	r2, [r2, #0]
 8003684:	4293      	cmp	r3, r2
 8003686:	d008      	beq.n	800369a <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003688:	693b      	ldr	r3, [r7, #16]
 800368a:	2b00      	cmp	r3, #0
 800368c:	d005      	beq.n	800369a <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800368e:	693b      	ldr	r3, [r7, #16]
 8003690:	2b05      	cmp	r3, #5
 8003692:	d002      	beq.n	800369a <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003694:	693b      	ldr	r3, [r7, #16]
 8003696:	2b09      	cmp	r3, #9
 8003698:	d114      	bne.n	80036c4 <HAL_ADC_Start+0x14c>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	68db      	ldr	r3, [r3, #12]
 80036a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d007      	beq.n	80036b8 <HAL_ADC_Start+0x140>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036ac:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80036b0:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	4618      	mov	r0, r3
 80036be:	f7ff fd64 	bl	800318a <LL_ADC_REG_StartConversion>
 80036c2:	e02d      	b.n	8003720 <HAL_ADC_Start+0x1a8>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036c8:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	4a15      	ldr	r2, [pc, #84]	@ (800372c <HAL_ADC_Start+0x1b4>)
 80036d6:	4293      	cmp	r3, r2
 80036d8:	d009      	beq.n	80036ee <HAL_ADC_Start+0x176>
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	4a16      	ldr	r2, [pc, #88]	@ (8003738 <HAL_ADC_Start+0x1c0>)
 80036e0:	4293      	cmp	r3, r2
 80036e2:	d002      	beq.n	80036ea <HAL_ADC_Start+0x172>
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	e003      	b.n	80036f2 <HAL_ADC_Start+0x17a>
 80036ea:	4b14      	ldr	r3, [pc, #80]	@ (800373c <HAL_ADC_Start+0x1c4>)
 80036ec:	e001      	b.n	80036f2 <HAL_ADC_Start+0x17a>
 80036ee:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80036f2:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	68db      	ldr	r3, [r3, #12]
 80036f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d00f      	beq.n	8003720 <HAL_ADC_Start+0x1a8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003704:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003708:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003710:	e006      	b.n	8003720 <HAL_ADC_Start+0x1a8>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	2200      	movs	r2, #0
 8003716:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 800371a:	e001      	b.n	8003720 <HAL_ADC_Start+0x1a8>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800371c:	2302      	movs	r3, #2
 800371e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8003720:	7dfb      	ldrb	r3, [r7, #23]
}
 8003722:	4618      	mov	r0, r3
 8003724:	3718      	adds	r7, #24
 8003726:	46bd      	mov	sp, r7
 8003728:	bd80      	pop	{r7, pc}
 800372a:	bf00      	nop
 800372c:	50000100 	.word	0x50000100
 8003730:	50000300 	.word	0x50000300
 8003734:	50000700 	.word	0x50000700
 8003738:	50000500 	.word	0x50000500
 800373c:	50000400 	.word	0x50000400

08003740 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b088      	sub	sp, #32
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
 8003748:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003752:	d004      	beq.n	800375e <HAL_ADC_PollForConversion+0x1e>
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	4a77      	ldr	r2, [pc, #476]	@ (8003938 <HAL_ADC_PollForConversion+0x1f8>)
 800375a:	4293      	cmp	r3, r2
 800375c:	d101      	bne.n	8003762 <HAL_ADC_PollForConversion+0x22>
 800375e:	4b77      	ldr	r3, [pc, #476]	@ (800393c <HAL_ADC_PollForConversion+0x1fc>)
 8003760:	e000      	b.n	8003764 <HAL_ADC_PollForConversion+0x24>
 8003762:	4b77      	ldr	r3, [pc, #476]	@ (8003940 <HAL_ADC_PollForConversion+0x200>)
 8003764:	4618      	mov	r0, r3
 8003766:	f7ff fc7f 	bl	8003068 <LL_ADC_GetMultimode>
 800376a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	699b      	ldr	r3, [r3, #24]
 8003770:	2b08      	cmp	r3, #8
 8003772:	d102      	bne.n	800377a <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8003774:	2308      	movs	r3, #8
 8003776:	61fb      	str	r3, [r7, #28]
 8003778:	e037      	b.n	80037ea <HAL_ADC_PollForConversion+0xaa>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800377a:	697b      	ldr	r3, [r7, #20]
 800377c:	2b00      	cmp	r3, #0
 800377e:	d005      	beq.n	800378c <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003780:	697b      	ldr	r3, [r7, #20]
 8003782:	2b05      	cmp	r3, #5
 8003784:	d002      	beq.n	800378c <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003786:	697b      	ldr	r3, [r7, #20]
 8003788:	2b09      	cmp	r3, #9
 800378a:	d111      	bne.n	80037b0 <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	68db      	ldr	r3, [r3, #12]
 8003792:	f003 0301 	and.w	r3, r3, #1
 8003796:	2b00      	cmp	r3, #0
 8003798:	d007      	beq.n	80037aa <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800379e:	f043 0220 	orr.w	r2, r3, #32
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 80037a6:	2301      	movs	r3, #1
 80037a8:	e0c1      	b.n	800392e <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80037aa:	2304      	movs	r3, #4
 80037ac:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80037ae:	e01c      	b.n	80037ea <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80037b8:	d004      	beq.n	80037c4 <HAL_ADC_PollForConversion+0x84>
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	4a5e      	ldr	r2, [pc, #376]	@ (8003938 <HAL_ADC_PollForConversion+0x1f8>)
 80037c0:	4293      	cmp	r3, r2
 80037c2:	d101      	bne.n	80037c8 <HAL_ADC_PollForConversion+0x88>
 80037c4:	4b5d      	ldr	r3, [pc, #372]	@ (800393c <HAL_ADC_PollForConversion+0x1fc>)
 80037c6:	e000      	b.n	80037ca <HAL_ADC_PollForConversion+0x8a>
 80037c8:	4b5d      	ldr	r3, [pc, #372]	@ (8003940 <HAL_ADC_PollForConversion+0x200>)
 80037ca:	4618      	mov	r0, r3
 80037cc:	f7ff fc5a 	bl	8003084 <LL_ADC_GetMultiDMATransfer>
 80037d0:	4603      	mov	r3, r0
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d007      	beq.n	80037e6 <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037da:	f043 0220 	orr.w	r2, r3, #32
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 80037e2:	2301      	movs	r3, #1
 80037e4:	e0a3      	b.n	800392e <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80037e6:	2304      	movs	r3, #4
 80037e8:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80037ea:	f7ff fad1 	bl	8002d90 <HAL_GetTick>
 80037ee:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80037f0:	e021      	b.n	8003836 <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80037f2:	683b      	ldr	r3, [r7, #0]
 80037f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037f8:	d01d      	beq.n	8003836 <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80037fa:	f7ff fac9 	bl	8002d90 <HAL_GetTick>
 80037fe:	4602      	mov	r2, r0
 8003800:	693b      	ldr	r3, [r7, #16]
 8003802:	1ad3      	subs	r3, r2, r3
 8003804:	683a      	ldr	r2, [r7, #0]
 8003806:	429a      	cmp	r2, r3
 8003808:	d302      	bcc.n	8003810 <HAL_ADC_PollForConversion+0xd0>
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	2b00      	cmp	r3, #0
 800380e:	d112      	bne.n	8003836 <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	681a      	ldr	r2, [r3, #0]
 8003816:	69fb      	ldr	r3, [r7, #28]
 8003818:	4013      	ands	r3, r2
 800381a:	2b00      	cmp	r3, #0
 800381c:	d10b      	bne.n	8003836 <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003822:	f043 0204 	orr.w	r2, r3, #4
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	2200      	movs	r2, #0
 800382e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 8003832:	2303      	movs	r3, #3
 8003834:	e07b      	b.n	800392e <HAL_ADC_PollForConversion+0x1ee>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	681a      	ldr	r2, [r3, #0]
 800383c:	69fb      	ldr	r3, [r7, #28]
 800383e:	4013      	ands	r3, r2
 8003840:	2b00      	cmp	r3, #0
 8003842:	d0d6      	beq.n	80037f2 <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003848:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	4618      	mov	r0, r3
 8003856:	f7ff fb79 	bl	8002f4c <LL_ADC_REG_IsTriggerSourceSWStart>
 800385a:	4603      	mov	r3, r0
 800385c:	2b00      	cmp	r3, #0
 800385e:	d01c      	beq.n	800389a <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	7f5b      	ldrb	r3, [r3, #29]
 8003864:	2b00      	cmp	r3, #0
 8003866:	d118      	bne.n	800389a <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f003 0308 	and.w	r3, r3, #8
 8003872:	2b08      	cmp	r3, #8
 8003874:	d111      	bne.n	800389a <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800387a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003886:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800388a:	2b00      	cmp	r3, #0
 800388c:	d105      	bne.n	800389a <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003892:	f043 0201 	orr.w	r2, r3, #1
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	4a26      	ldr	r2, [pc, #152]	@ (8003938 <HAL_ADC_PollForConversion+0x1f8>)
 80038a0:	4293      	cmp	r3, r2
 80038a2:	d009      	beq.n	80038b8 <HAL_ADC_PollForConversion+0x178>
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	4a26      	ldr	r2, [pc, #152]	@ (8003944 <HAL_ADC_PollForConversion+0x204>)
 80038aa:	4293      	cmp	r3, r2
 80038ac:	d002      	beq.n	80038b4 <HAL_ADC_PollForConversion+0x174>
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	e003      	b.n	80038bc <HAL_ADC_PollForConversion+0x17c>
 80038b4:	4b24      	ldr	r3, [pc, #144]	@ (8003948 <HAL_ADC_PollForConversion+0x208>)
 80038b6:	e001      	b.n	80038bc <HAL_ADC_PollForConversion+0x17c>
 80038b8:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80038bc:	687a      	ldr	r2, [r7, #4]
 80038be:	6812      	ldr	r2, [r2, #0]
 80038c0:	4293      	cmp	r3, r2
 80038c2:	d008      	beq.n	80038d6 <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80038c4:	697b      	ldr	r3, [r7, #20]
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d005      	beq.n	80038d6 <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80038ca:	697b      	ldr	r3, [r7, #20]
 80038cc:	2b05      	cmp	r3, #5
 80038ce:	d002      	beq.n	80038d6 <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80038d0:	697b      	ldr	r3, [r7, #20]
 80038d2:	2b09      	cmp	r3, #9
 80038d4:	d104      	bne.n	80038e0 <HAL_ADC_PollForConversion+0x1a0>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	68db      	ldr	r3, [r3, #12]
 80038dc:	61bb      	str	r3, [r7, #24]
 80038de:	e014      	b.n	800390a <HAL_ADC_PollForConversion+0x1ca>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	4a14      	ldr	r2, [pc, #80]	@ (8003938 <HAL_ADC_PollForConversion+0x1f8>)
 80038e6:	4293      	cmp	r3, r2
 80038e8:	d009      	beq.n	80038fe <HAL_ADC_PollForConversion+0x1be>
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	4a15      	ldr	r2, [pc, #84]	@ (8003944 <HAL_ADC_PollForConversion+0x204>)
 80038f0:	4293      	cmp	r3, r2
 80038f2:	d002      	beq.n	80038fa <HAL_ADC_PollForConversion+0x1ba>
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	e003      	b.n	8003902 <HAL_ADC_PollForConversion+0x1c2>
 80038fa:	4b13      	ldr	r3, [pc, #76]	@ (8003948 <HAL_ADC_PollForConversion+0x208>)
 80038fc:	e001      	b.n	8003902 <HAL_ADC_PollForConversion+0x1c2>
 80038fe:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003902:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	68db      	ldr	r3, [r3, #12]
 8003908:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 800390a:	69fb      	ldr	r3, [r7, #28]
 800390c:	2b08      	cmp	r3, #8
 800390e:	d104      	bne.n	800391a <HAL_ADC_PollForConversion+0x1da>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	2208      	movs	r2, #8
 8003916:	601a      	str	r2, [r3, #0]
 8003918:	e008      	b.n	800392c <HAL_ADC_PollForConversion+0x1ec>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 800391a:	69bb      	ldr	r3, [r7, #24]
 800391c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003920:	2b00      	cmp	r3, #0
 8003922:	d103      	bne.n	800392c <HAL_ADC_PollForConversion+0x1ec>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	220c      	movs	r2, #12
 800392a:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 800392c:	2300      	movs	r3, #0
}
 800392e:	4618      	mov	r0, r3
 8003930:	3720      	adds	r7, #32
 8003932:	46bd      	mov	sp, r7
 8003934:	bd80      	pop	{r7, pc}
 8003936:	bf00      	nop
 8003938:	50000100 	.word	0x50000100
 800393c:	50000300 	.word	0x50000300
 8003940:	50000700 	.word	0x50000700
 8003944:	50000500 	.word	0x50000500
 8003948:	50000400 	.word	0x50000400

0800394c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 800394c:	b480      	push	{r7}
 800394e:	b083      	sub	sp, #12
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800395a:	4618      	mov	r0, r3
 800395c:	370c      	adds	r7, #12
 800395e:	46bd      	mov	sp, r7
 8003960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003964:	4770      	bx	lr
	...

08003968 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8003968:	b580      	push	{r7, lr}
 800396a:	b0b6      	sub	sp, #216	@ 0xd8
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
 8003970:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003972:	2300      	movs	r3, #0
 8003974:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003978:	2300      	movs	r3, #0
 800397a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003982:	2b01      	cmp	r3, #1
 8003984:	d102      	bne.n	800398c <HAL_ADC_ConfigChannel+0x24>
 8003986:	2302      	movs	r3, #2
 8003988:	f000 bc13 	b.w	80041b2 <HAL_ADC_ConfigChannel+0x84a>
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2201      	movs	r2, #1
 8003990:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	4618      	mov	r0, r3
 800399a:	f7ff fc0a 	bl	80031b2 <LL_ADC_REG_IsConversionOngoing>
 800399e:	4603      	mov	r3, r0
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	f040 83f3 	bne.w	800418c <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6818      	ldr	r0, [r3, #0]
 80039aa:	683b      	ldr	r3, [r7, #0]
 80039ac:	6859      	ldr	r1, [r3, #4]
 80039ae:	683b      	ldr	r3, [r7, #0]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	461a      	mov	r2, r3
 80039b4:	f7ff fadd 	bl	8002f72 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	4618      	mov	r0, r3
 80039be:	f7ff fbf8 	bl	80031b2 <LL_ADC_REG_IsConversionOngoing>
 80039c2:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	4618      	mov	r0, r3
 80039cc:	f7ff fc04 	bl	80031d8 <LL_ADC_INJ_IsConversionOngoing>
 80039d0:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80039d4:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80039d8:	2b00      	cmp	r3, #0
 80039da:	f040 81d9 	bne.w	8003d90 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80039de:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	f040 81d4 	bne.w	8003d90 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80039e8:	683b      	ldr	r3, [r7, #0]
 80039ea:	689b      	ldr	r3, [r3, #8]
 80039ec:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80039f0:	d10f      	bne.n	8003a12 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6818      	ldr	r0, [r3, #0]
 80039f6:	683b      	ldr	r3, [r7, #0]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	2200      	movs	r2, #0
 80039fc:	4619      	mov	r1, r3
 80039fe:	f7ff fae4 	bl	8002fca <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	f7ff fa8b 	bl	8002f26 <LL_ADC_SetSamplingTimeCommonConfig>
 8003a10:	e00e      	b.n	8003a30 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6818      	ldr	r0, [r3, #0]
 8003a16:	683b      	ldr	r3, [r7, #0]
 8003a18:	6819      	ldr	r1, [r3, #0]
 8003a1a:	683b      	ldr	r3, [r7, #0]
 8003a1c:	689b      	ldr	r3, [r3, #8]
 8003a1e:	461a      	mov	r2, r3
 8003a20:	f7ff fad3 	bl	8002fca <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	2100      	movs	r1, #0
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	f7ff fa7b 	bl	8002f26 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8003a30:	683b      	ldr	r3, [r7, #0]
 8003a32:	695a      	ldr	r2, [r3, #20]
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	68db      	ldr	r3, [r3, #12]
 8003a3a:	08db      	lsrs	r3, r3, #3
 8003a3c:	f003 0303 	and.w	r3, r3, #3
 8003a40:	005b      	lsls	r3, r3, #1
 8003a42:	fa02 f303 	lsl.w	r3, r2, r3
 8003a46:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003a4a:	683b      	ldr	r3, [r7, #0]
 8003a4c:	691b      	ldr	r3, [r3, #16]
 8003a4e:	2b04      	cmp	r3, #4
 8003a50:	d022      	beq.n	8003a98 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	6818      	ldr	r0, [r3, #0]
 8003a56:	683b      	ldr	r3, [r7, #0]
 8003a58:	6919      	ldr	r1, [r3, #16]
 8003a5a:	683b      	ldr	r3, [r7, #0]
 8003a5c:	681a      	ldr	r2, [r3, #0]
 8003a5e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003a62:	f7ff f9d5 	bl	8002e10 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	6818      	ldr	r0, [r3, #0]
 8003a6a:	683b      	ldr	r3, [r7, #0]
 8003a6c:	6919      	ldr	r1, [r3, #16]
 8003a6e:	683b      	ldr	r3, [r7, #0]
 8003a70:	699b      	ldr	r3, [r3, #24]
 8003a72:	461a      	mov	r2, r3
 8003a74:	f7ff fa21 	bl	8002eba <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6818      	ldr	r0, [r3, #0]
 8003a7c:	683b      	ldr	r3, [r7, #0]
 8003a7e:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8003a80:	683b      	ldr	r3, [r7, #0]
 8003a82:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003a84:	2b01      	cmp	r3, #1
 8003a86:	d102      	bne.n	8003a8e <HAL_ADC_ConfigChannel+0x126>
 8003a88:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003a8c:	e000      	b.n	8003a90 <HAL_ADC_ConfigChannel+0x128>
 8003a8e:	2300      	movs	r3, #0
 8003a90:	461a      	mov	r2, r3
 8003a92:	f7ff fa2d 	bl	8002ef0 <LL_ADC_SetOffsetSaturation>
 8003a96:	e17b      	b.n	8003d90 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	2100      	movs	r1, #0
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	f7ff f9da 	bl	8002e58 <LL_ADC_GetOffsetChannel>
 8003aa4:	4603      	mov	r3, r0
 8003aa6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d10a      	bne.n	8003ac4 <HAL_ADC_ConfigChannel+0x15c>
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	2100      	movs	r1, #0
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	f7ff f9cf 	bl	8002e58 <LL_ADC_GetOffsetChannel>
 8003aba:	4603      	mov	r3, r0
 8003abc:	0e9b      	lsrs	r3, r3, #26
 8003abe:	f003 021f 	and.w	r2, r3, #31
 8003ac2:	e01e      	b.n	8003b02 <HAL_ADC_ConfigChannel+0x19a>
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	2100      	movs	r1, #0
 8003aca:	4618      	mov	r0, r3
 8003acc:	f7ff f9c4 	bl	8002e58 <LL_ADC_GetOffsetChannel>
 8003ad0:	4603      	mov	r3, r0
 8003ad2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ad6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003ada:	fa93 f3a3 	rbit	r3, r3
 8003ade:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003ae2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003ae6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003aea:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d101      	bne.n	8003af6 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8003af2:	2320      	movs	r3, #32
 8003af4:	e004      	b.n	8003b00 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8003af6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003afa:	fab3 f383 	clz	r3, r3
 8003afe:	b2db      	uxtb	r3, r3
 8003b00:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003b02:	683b      	ldr	r3, [r7, #0]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d105      	bne.n	8003b1a <HAL_ADC_ConfigChannel+0x1b2>
 8003b0e:	683b      	ldr	r3, [r7, #0]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	0e9b      	lsrs	r3, r3, #26
 8003b14:	f003 031f 	and.w	r3, r3, #31
 8003b18:	e018      	b.n	8003b4c <HAL_ADC_ConfigChannel+0x1e4>
 8003b1a:	683b      	ldr	r3, [r7, #0]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b22:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003b26:	fa93 f3a3 	rbit	r3, r3
 8003b2a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8003b2e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003b32:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8003b36:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d101      	bne.n	8003b42 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8003b3e:	2320      	movs	r3, #32
 8003b40:	e004      	b.n	8003b4c <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8003b42:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003b46:	fab3 f383 	clz	r3, r3
 8003b4a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003b4c:	429a      	cmp	r2, r3
 8003b4e:	d106      	bne.n	8003b5e <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	2200      	movs	r2, #0
 8003b56:	2100      	movs	r1, #0
 8003b58:	4618      	mov	r0, r3
 8003b5a:	f7ff f993 	bl	8002e84 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	2101      	movs	r1, #1
 8003b64:	4618      	mov	r0, r3
 8003b66:	f7ff f977 	bl	8002e58 <LL_ADC_GetOffsetChannel>
 8003b6a:	4603      	mov	r3, r0
 8003b6c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d10a      	bne.n	8003b8a <HAL_ADC_ConfigChannel+0x222>
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	2101      	movs	r1, #1
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	f7ff f96c 	bl	8002e58 <LL_ADC_GetOffsetChannel>
 8003b80:	4603      	mov	r3, r0
 8003b82:	0e9b      	lsrs	r3, r3, #26
 8003b84:	f003 021f 	and.w	r2, r3, #31
 8003b88:	e01e      	b.n	8003bc8 <HAL_ADC_ConfigChannel+0x260>
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	2101      	movs	r1, #1
 8003b90:	4618      	mov	r0, r3
 8003b92:	f7ff f961 	bl	8002e58 <LL_ADC_GetOffsetChannel>
 8003b96:	4603      	mov	r3, r0
 8003b98:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b9c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003ba0:	fa93 f3a3 	rbit	r3, r3
 8003ba4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8003ba8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003bac:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8003bb0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d101      	bne.n	8003bbc <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8003bb8:	2320      	movs	r3, #32
 8003bba:	e004      	b.n	8003bc6 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8003bbc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003bc0:	fab3 f383 	clz	r3, r3
 8003bc4:	b2db      	uxtb	r3, r3
 8003bc6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003bc8:	683b      	ldr	r3, [r7, #0]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d105      	bne.n	8003be0 <HAL_ADC_ConfigChannel+0x278>
 8003bd4:	683b      	ldr	r3, [r7, #0]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	0e9b      	lsrs	r3, r3, #26
 8003bda:	f003 031f 	and.w	r3, r3, #31
 8003bde:	e018      	b.n	8003c12 <HAL_ADC_ConfigChannel+0x2aa>
 8003be0:	683b      	ldr	r3, [r7, #0]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003be8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003bec:	fa93 f3a3 	rbit	r3, r3
 8003bf0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8003bf4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003bf8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8003bfc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d101      	bne.n	8003c08 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8003c04:	2320      	movs	r3, #32
 8003c06:	e004      	b.n	8003c12 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8003c08:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003c0c:	fab3 f383 	clz	r3, r3
 8003c10:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003c12:	429a      	cmp	r2, r3
 8003c14:	d106      	bne.n	8003c24 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	2101      	movs	r1, #1
 8003c1e:	4618      	mov	r0, r3
 8003c20:	f7ff f930 	bl	8002e84 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	2102      	movs	r1, #2
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	f7ff f914 	bl	8002e58 <LL_ADC_GetOffsetChannel>
 8003c30:	4603      	mov	r3, r0
 8003c32:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d10a      	bne.n	8003c50 <HAL_ADC_ConfigChannel+0x2e8>
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	2102      	movs	r1, #2
 8003c40:	4618      	mov	r0, r3
 8003c42:	f7ff f909 	bl	8002e58 <LL_ADC_GetOffsetChannel>
 8003c46:	4603      	mov	r3, r0
 8003c48:	0e9b      	lsrs	r3, r3, #26
 8003c4a:	f003 021f 	and.w	r2, r3, #31
 8003c4e:	e01e      	b.n	8003c8e <HAL_ADC_ConfigChannel+0x326>
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	2102      	movs	r1, #2
 8003c56:	4618      	mov	r0, r3
 8003c58:	f7ff f8fe 	bl	8002e58 <LL_ADC_GetOffsetChannel>
 8003c5c:	4603      	mov	r3, r0
 8003c5e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c62:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003c66:	fa93 f3a3 	rbit	r3, r3
 8003c6a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8003c6e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003c72:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8003c76:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d101      	bne.n	8003c82 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8003c7e:	2320      	movs	r3, #32
 8003c80:	e004      	b.n	8003c8c <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8003c82:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003c86:	fab3 f383 	clz	r3, r3
 8003c8a:	b2db      	uxtb	r3, r3
 8003c8c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003c8e:	683b      	ldr	r3, [r7, #0]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d105      	bne.n	8003ca6 <HAL_ADC_ConfigChannel+0x33e>
 8003c9a:	683b      	ldr	r3, [r7, #0]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	0e9b      	lsrs	r3, r3, #26
 8003ca0:	f003 031f 	and.w	r3, r3, #31
 8003ca4:	e016      	b.n	8003cd4 <HAL_ADC_ConfigChannel+0x36c>
 8003ca6:	683b      	ldr	r3, [r7, #0]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cae:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003cb2:	fa93 f3a3 	rbit	r3, r3
 8003cb6:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8003cb8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003cba:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8003cbe:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d101      	bne.n	8003cca <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8003cc6:	2320      	movs	r3, #32
 8003cc8:	e004      	b.n	8003cd4 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8003cca:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003cce:	fab3 f383 	clz	r3, r3
 8003cd2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003cd4:	429a      	cmp	r2, r3
 8003cd6:	d106      	bne.n	8003ce6 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	2200      	movs	r2, #0
 8003cde:	2102      	movs	r1, #2
 8003ce0:	4618      	mov	r0, r3
 8003ce2:	f7ff f8cf 	bl	8002e84 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	2103      	movs	r1, #3
 8003cec:	4618      	mov	r0, r3
 8003cee:	f7ff f8b3 	bl	8002e58 <LL_ADC_GetOffsetChannel>
 8003cf2:	4603      	mov	r3, r0
 8003cf4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d10a      	bne.n	8003d12 <HAL_ADC_ConfigChannel+0x3aa>
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	2103      	movs	r1, #3
 8003d02:	4618      	mov	r0, r3
 8003d04:	f7ff f8a8 	bl	8002e58 <LL_ADC_GetOffsetChannel>
 8003d08:	4603      	mov	r3, r0
 8003d0a:	0e9b      	lsrs	r3, r3, #26
 8003d0c:	f003 021f 	and.w	r2, r3, #31
 8003d10:	e017      	b.n	8003d42 <HAL_ADC_ConfigChannel+0x3da>
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	2103      	movs	r1, #3
 8003d18:	4618      	mov	r0, r3
 8003d1a:	f7ff f89d 	bl	8002e58 <LL_ADC_GetOffsetChannel>
 8003d1e:	4603      	mov	r3, r0
 8003d20:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d22:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003d24:	fa93 f3a3 	rbit	r3, r3
 8003d28:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8003d2a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003d2c:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8003d2e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d101      	bne.n	8003d38 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8003d34:	2320      	movs	r3, #32
 8003d36:	e003      	b.n	8003d40 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8003d38:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003d3a:	fab3 f383 	clz	r3, r3
 8003d3e:	b2db      	uxtb	r3, r3
 8003d40:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003d42:	683b      	ldr	r3, [r7, #0]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d105      	bne.n	8003d5a <HAL_ADC_ConfigChannel+0x3f2>
 8003d4e:	683b      	ldr	r3, [r7, #0]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	0e9b      	lsrs	r3, r3, #26
 8003d54:	f003 031f 	and.w	r3, r3, #31
 8003d58:	e011      	b.n	8003d7e <HAL_ADC_ConfigChannel+0x416>
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d60:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003d62:	fa93 f3a3 	rbit	r3, r3
 8003d66:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8003d68:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003d6a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8003d6c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d101      	bne.n	8003d76 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8003d72:	2320      	movs	r3, #32
 8003d74:	e003      	b.n	8003d7e <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8003d76:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003d78:	fab3 f383 	clz	r3, r3
 8003d7c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003d7e:	429a      	cmp	r2, r3
 8003d80:	d106      	bne.n	8003d90 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	2200      	movs	r2, #0
 8003d88:	2103      	movs	r1, #3
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	f7ff f87a 	bl	8002e84 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	4618      	mov	r0, r3
 8003d96:	f7ff f9e5 	bl	8003164 <LL_ADC_IsEnabled>
 8003d9a:	4603      	mov	r3, r0
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	f040 813d 	bne.w	800401c <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6818      	ldr	r0, [r3, #0]
 8003da6:	683b      	ldr	r3, [r7, #0]
 8003da8:	6819      	ldr	r1, [r3, #0]
 8003daa:	683b      	ldr	r3, [r7, #0]
 8003dac:	68db      	ldr	r3, [r3, #12]
 8003dae:	461a      	mov	r2, r3
 8003db0:	f7ff f936 	bl	8003020 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003db4:	683b      	ldr	r3, [r7, #0]
 8003db6:	68db      	ldr	r3, [r3, #12]
 8003db8:	4aa2      	ldr	r2, [pc, #648]	@ (8004044 <HAL_ADC_ConfigChannel+0x6dc>)
 8003dba:	4293      	cmp	r3, r2
 8003dbc:	f040 812e 	bne.w	800401c <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003dc4:	683b      	ldr	r3, [r7, #0]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d10b      	bne.n	8003de8 <HAL_ADC_ConfigChannel+0x480>
 8003dd0:	683b      	ldr	r3, [r7, #0]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	0e9b      	lsrs	r3, r3, #26
 8003dd6:	3301      	adds	r3, #1
 8003dd8:	f003 031f 	and.w	r3, r3, #31
 8003ddc:	2b09      	cmp	r3, #9
 8003dde:	bf94      	ite	ls
 8003de0:	2301      	movls	r3, #1
 8003de2:	2300      	movhi	r3, #0
 8003de4:	b2db      	uxtb	r3, r3
 8003de6:	e019      	b.n	8003e1c <HAL_ADC_ConfigChannel+0x4b4>
 8003de8:	683b      	ldr	r3, [r7, #0]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003df0:	fa93 f3a3 	rbit	r3, r3
 8003df4:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8003df6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003df8:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8003dfa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d101      	bne.n	8003e04 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8003e00:	2320      	movs	r3, #32
 8003e02:	e003      	b.n	8003e0c <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8003e04:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003e06:	fab3 f383 	clz	r3, r3
 8003e0a:	b2db      	uxtb	r3, r3
 8003e0c:	3301      	adds	r3, #1
 8003e0e:	f003 031f 	and.w	r3, r3, #31
 8003e12:	2b09      	cmp	r3, #9
 8003e14:	bf94      	ite	ls
 8003e16:	2301      	movls	r3, #1
 8003e18:	2300      	movhi	r3, #0
 8003e1a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d079      	beq.n	8003f14 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003e20:	683b      	ldr	r3, [r7, #0]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d107      	bne.n	8003e3c <HAL_ADC_ConfigChannel+0x4d4>
 8003e2c:	683b      	ldr	r3, [r7, #0]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	0e9b      	lsrs	r3, r3, #26
 8003e32:	3301      	adds	r3, #1
 8003e34:	069b      	lsls	r3, r3, #26
 8003e36:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003e3a:	e015      	b.n	8003e68 <HAL_ADC_ConfigChannel+0x500>
 8003e3c:	683b      	ldr	r3, [r7, #0]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e42:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003e44:	fa93 f3a3 	rbit	r3, r3
 8003e48:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003e4a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003e4c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8003e4e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d101      	bne.n	8003e58 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8003e54:	2320      	movs	r3, #32
 8003e56:	e003      	b.n	8003e60 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8003e58:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003e5a:	fab3 f383 	clz	r3, r3
 8003e5e:	b2db      	uxtb	r3, r3
 8003e60:	3301      	adds	r3, #1
 8003e62:	069b      	lsls	r3, r3, #26
 8003e64:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003e68:	683b      	ldr	r3, [r7, #0]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d109      	bne.n	8003e88 <HAL_ADC_ConfigChannel+0x520>
 8003e74:	683b      	ldr	r3, [r7, #0]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	0e9b      	lsrs	r3, r3, #26
 8003e7a:	3301      	adds	r3, #1
 8003e7c:	f003 031f 	and.w	r3, r3, #31
 8003e80:	2101      	movs	r1, #1
 8003e82:	fa01 f303 	lsl.w	r3, r1, r3
 8003e86:	e017      	b.n	8003eb8 <HAL_ADC_ConfigChannel+0x550>
 8003e88:	683b      	ldr	r3, [r7, #0]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e8e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003e90:	fa93 f3a3 	rbit	r3, r3
 8003e94:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8003e96:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e98:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8003e9a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d101      	bne.n	8003ea4 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8003ea0:	2320      	movs	r3, #32
 8003ea2:	e003      	b.n	8003eac <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8003ea4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003ea6:	fab3 f383 	clz	r3, r3
 8003eaa:	b2db      	uxtb	r3, r3
 8003eac:	3301      	adds	r3, #1
 8003eae:	f003 031f 	and.w	r3, r3, #31
 8003eb2:	2101      	movs	r1, #1
 8003eb4:	fa01 f303 	lsl.w	r3, r1, r3
 8003eb8:	ea42 0103 	orr.w	r1, r2, r3
 8003ebc:	683b      	ldr	r3, [r7, #0]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d10a      	bne.n	8003ede <HAL_ADC_ConfigChannel+0x576>
 8003ec8:	683b      	ldr	r3, [r7, #0]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	0e9b      	lsrs	r3, r3, #26
 8003ece:	3301      	adds	r3, #1
 8003ed0:	f003 021f 	and.w	r2, r3, #31
 8003ed4:	4613      	mov	r3, r2
 8003ed6:	005b      	lsls	r3, r3, #1
 8003ed8:	4413      	add	r3, r2
 8003eda:	051b      	lsls	r3, r3, #20
 8003edc:	e018      	b.n	8003f10 <HAL_ADC_ConfigChannel+0x5a8>
 8003ede:	683b      	ldr	r3, [r7, #0]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ee4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ee6:	fa93 f3a3 	rbit	r3, r3
 8003eea:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8003eec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003eee:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8003ef0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d101      	bne.n	8003efa <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8003ef6:	2320      	movs	r3, #32
 8003ef8:	e003      	b.n	8003f02 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8003efa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003efc:	fab3 f383 	clz	r3, r3
 8003f00:	b2db      	uxtb	r3, r3
 8003f02:	3301      	adds	r3, #1
 8003f04:	f003 021f 	and.w	r2, r3, #31
 8003f08:	4613      	mov	r3, r2
 8003f0a:	005b      	lsls	r3, r3, #1
 8003f0c:	4413      	add	r3, r2
 8003f0e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003f10:	430b      	orrs	r3, r1
 8003f12:	e07e      	b.n	8004012 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003f14:	683b      	ldr	r3, [r7, #0]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d107      	bne.n	8003f30 <HAL_ADC_ConfigChannel+0x5c8>
 8003f20:	683b      	ldr	r3, [r7, #0]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	0e9b      	lsrs	r3, r3, #26
 8003f26:	3301      	adds	r3, #1
 8003f28:	069b      	lsls	r3, r3, #26
 8003f2a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003f2e:	e015      	b.n	8003f5c <HAL_ADC_ConfigChannel+0x5f4>
 8003f30:	683b      	ldr	r3, [r7, #0]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f38:	fa93 f3a3 	rbit	r3, r3
 8003f3c:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8003f3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f40:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8003f42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d101      	bne.n	8003f4c <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8003f48:	2320      	movs	r3, #32
 8003f4a:	e003      	b.n	8003f54 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8003f4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f4e:	fab3 f383 	clz	r3, r3
 8003f52:	b2db      	uxtb	r3, r3
 8003f54:	3301      	adds	r3, #1
 8003f56:	069b      	lsls	r3, r3, #26
 8003f58:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003f5c:	683b      	ldr	r3, [r7, #0]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d109      	bne.n	8003f7c <HAL_ADC_ConfigChannel+0x614>
 8003f68:	683b      	ldr	r3, [r7, #0]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	0e9b      	lsrs	r3, r3, #26
 8003f6e:	3301      	adds	r3, #1
 8003f70:	f003 031f 	and.w	r3, r3, #31
 8003f74:	2101      	movs	r1, #1
 8003f76:	fa01 f303 	lsl.w	r3, r1, r3
 8003f7a:	e017      	b.n	8003fac <HAL_ADC_ConfigChannel+0x644>
 8003f7c:	683b      	ldr	r3, [r7, #0]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f82:	6a3b      	ldr	r3, [r7, #32]
 8003f84:	fa93 f3a3 	rbit	r3, r3
 8003f88:	61fb      	str	r3, [r7, #28]
  return result;
 8003f8a:	69fb      	ldr	r3, [r7, #28]
 8003f8c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003f8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d101      	bne.n	8003f98 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8003f94:	2320      	movs	r3, #32
 8003f96:	e003      	b.n	8003fa0 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8003f98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f9a:	fab3 f383 	clz	r3, r3
 8003f9e:	b2db      	uxtb	r3, r3
 8003fa0:	3301      	adds	r3, #1
 8003fa2:	f003 031f 	and.w	r3, r3, #31
 8003fa6:	2101      	movs	r1, #1
 8003fa8:	fa01 f303 	lsl.w	r3, r1, r3
 8003fac:	ea42 0103 	orr.w	r1, r2, r3
 8003fb0:	683b      	ldr	r3, [r7, #0]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d10d      	bne.n	8003fd8 <HAL_ADC_ConfigChannel+0x670>
 8003fbc:	683b      	ldr	r3, [r7, #0]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	0e9b      	lsrs	r3, r3, #26
 8003fc2:	3301      	adds	r3, #1
 8003fc4:	f003 021f 	and.w	r2, r3, #31
 8003fc8:	4613      	mov	r3, r2
 8003fca:	005b      	lsls	r3, r3, #1
 8003fcc:	4413      	add	r3, r2
 8003fce:	3b1e      	subs	r3, #30
 8003fd0:	051b      	lsls	r3, r3, #20
 8003fd2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003fd6:	e01b      	b.n	8004010 <HAL_ADC_ConfigChannel+0x6a8>
 8003fd8:	683b      	ldr	r3, [r7, #0]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fde:	697b      	ldr	r3, [r7, #20]
 8003fe0:	fa93 f3a3 	rbit	r3, r3
 8003fe4:	613b      	str	r3, [r7, #16]
  return result;
 8003fe6:	693b      	ldr	r3, [r7, #16]
 8003fe8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003fea:	69bb      	ldr	r3, [r7, #24]
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d101      	bne.n	8003ff4 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8003ff0:	2320      	movs	r3, #32
 8003ff2:	e003      	b.n	8003ffc <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8003ff4:	69bb      	ldr	r3, [r7, #24]
 8003ff6:	fab3 f383 	clz	r3, r3
 8003ffa:	b2db      	uxtb	r3, r3
 8003ffc:	3301      	adds	r3, #1
 8003ffe:	f003 021f 	and.w	r2, r3, #31
 8004002:	4613      	mov	r3, r2
 8004004:	005b      	lsls	r3, r3, #1
 8004006:	4413      	add	r3, r2
 8004008:	3b1e      	subs	r3, #30
 800400a:	051b      	lsls	r3, r3, #20
 800400c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004010:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8004012:	683a      	ldr	r2, [r7, #0]
 8004014:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004016:	4619      	mov	r1, r3
 8004018:	f7fe ffd7 	bl	8002fca <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800401c:	683b      	ldr	r3, [r7, #0]
 800401e:	681a      	ldr	r2, [r3, #0]
 8004020:	4b09      	ldr	r3, [pc, #36]	@ (8004048 <HAL_ADC_ConfigChannel+0x6e0>)
 8004022:	4013      	ands	r3, r2
 8004024:	2b00      	cmp	r3, #0
 8004026:	f000 80be 	beq.w	80041a6 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004032:	d004      	beq.n	800403e <HAL_ADC_ConfigChannel+0x6d6>
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	4a04      	ldr	r2, [pc, #16]	@ (800404c <HAL_ADC_ConfigChannel+0x6e4>)
 800403a:	4293      	cmp	r3, r2
 800403c:	d10a      	bne.n	8004054 <HAL_ADC_ConfigChannel+0x6ec>
 800403e:	4b04      	ldr	r3, [pc, #16]	@ (8004050 <HAL_ADC_ConfigChannel+0x6e8>)
 8004040:	e009      	b.n	8004056 <HAL_ADC_ConfigChannel+0x6ee>
 8004042:	bf00      	nop
 8004044:	407f0000 	.word	0x407f0000
 8004048:	80080000 	.word	0x80080000
 800404c:	50000100 	.word	0x50000100
 8004050:	50000300 	.word	0x50000300
 8004054:	4b59      	ldr	r3, [pc, #356]	@ (80041bc <HAL_ADC_ConfigChannel+0x854>)
 8004056:	4618      	mov	r0, r3
 8004058:	f7fe fecc 	bl	8002df4 <LL_ADC_GetCommonPathInternalCh>
 800405c:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8004060:	683b      	ldr	r3, [r7, #0]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	4a56      	ldr	r2, [pc, #344]	@ (80041c0 <HAL_ADC_ConfigChannel+0x858>)
 8004066:	4293      	cmp	r3, r2
 8004068:	d004      	beq.n	8004074 <HAL_ADC_ConfigChannel+0x70c>
 800406a:	683b      	ldr	r3, [r7, #0]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	4a55      	ldr	r2, [pc, #340]	@ (80041c4 <HAL_ADC_ConfigChannel+0x85c>)
 8004070:	4293      	cmp	r3, r2
 8004072:	d13a      	bne.n	80040ea <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004074:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004078:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800407c:	2b00      	cmp	r3, #0
 800407e:	d134      	bne.n	80040ea <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004088:	d005      	beq.n	8004096 <HAL_ADC_ConfigChannel+0x72e>
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	4a4e      	ldr	r2, [pc, #312]	@ (80041c8 <HAL_ADC_ConfigChannel+0x860>)
 8004090:	4293      	cmp	r3, r2
 8004092:	f040 8085 	bne.w	80041a0 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800409e:	d004      	beq.n	80040aa <HAL_ADC_ConfigChannel+0x742>
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	4a49      	ldr	r2, [pc, #292]	@ (80041cc <HAL_ADC_ConfigChannel+0x864>)
 80040a6:	4293      	cmp	r3, r2
 80040a8:	d101      	bne.n	80040ae <HAL_ADC_ConfigChannel+0x746>
 80040aa:	4a49      	ldr	r2, [pc, #292]	@ (80041d0 <HAL_ADC_ConfigChannel+0x868>)
 80040ac:	e000      	b.n	80040b0 <HAL_ADC_ConfigChannel+0x748>
 80040ae:	4a43      	ldr	r2, [pc, #268]	@ (80041bc <HAL_ADC_ConfigChannel+0x854>)
 80040b0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80040b4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80040b8:	4619      	mov	r1, r3
 80040ba:	4610      	mov	r0, r2
 80040bc:	f7fe fe87 	bl	8002dce <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80040c0:	4b44      	ldr	r3, [pc, #272]	@ (80041d4 <HAL_ADC_ConfigChannel+0x86c>)
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	099b      	lsrs	r3, r3, #6
 80040c6:	4a44      	ldr	r2, [pc, #272]	@ (80041d8 <HAL_ADC_ConfigChannel+0x870>)
 80040c8:	fba2 2303 	umull	r2, r3, r2, r3
 80040cc:	099b      	lsrs	r3, r3, #6
 80040ce:	1c5a      	adds	r2, r3, #1
 80040d0:	4613      	mov	r3, r2
 80040d2:	005b      	lsls	r3, r3, #1
 80040d4:	4413      	add	r3, r2
 80040d6:	009b      	lsls	r3, r3, #2
 80040d8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80040da:	e002      	b.n	80040e2 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	3b01      	subs	r3, #1
 80040e0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d1f9      	bne.n	80040dc <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80040e8:	e05a      	b.n	80041a0 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80040ea:	683b      	ldr	r3, [r7, #0]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	4a3b      	ldr	r2, [pc, #236]	@ (80041dc <HAL_ADC_ConfigChannel+0x874>)
 80040f0:	4293      	cmp	r3, r2
 80040f2:	d125      	bne.n	8004140 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80040f4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80040f8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d11f      	bne.n	8004140 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	4a31      	ldr	r2, [pc, #196]	@ (80041cc <HAL_ADC_ConfigChannel+0x864>)
 8004106:	4293      	cmp	r3, r2
 8004108:	d104      	bne.n	8004114 <HAL_ADC_ConfigChannel+0x7ac>
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	4a34      	ldr	r2, [pc, #208]	@ (80041e0 <HAL_ADC_ConfigChannel+0x878>)
 8004110:	4293      	cmp	r3, r2
 8004112:	d047      	beq.n	80041a4 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800411c:	d004      	beq.n	8004128 <HAL_ADC_ConfigChannel+0x7c0>
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	4a2a      	ldr	r2, [pc, #168]	@ (80041cc <HAL_ADC_ConfigChannel+0x864>)
 8004124:	4293      	cmp	r3, r2
 8004126:	d101      	bne.n	800412c <HAL_ADC_ConfigChannel+0x7c4>
 8004128:	4a29      	ldr	r2, [pc, #164]	@ (80041d0 <HAL_ADC_ConfigChannel+0x868>)
 800412a:	e000      	b.n	800412e <HAL_ADC_ConfigChannel+0x7c6>
 800412c:	4a23      	ldr	r2, [pc, #140]	@ (80041bc <HAL_ADC_ConfigChannel+0x854>)
 800412e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004132:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004136:	4619      	mov	r1, r3
 8004138:	4610      	mov	r0, r2
 800413a:	f7fe fe48 	bl	8002dce <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800413e:	e031      	b.n	80041a4 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8004140:	683b      	ldr	r3, [r7, #0]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	4a27      	ldr	r2, [pc, #156]	@ (80041e4 <HAL_ADC_ConfigChannel+0x87c>)
 8004146:	4293      	cmp	r3, r2
 8004148:	d12d      	bne.n	80041a6 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800414a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800414e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004152:	2b00      	cmp	r3, #0
 8004154:	d127      	bne.n	80041a6 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	4a1c      	ldr	r2, [pc, #112]	@ (80041cc <HAL_ADC_ConfigChannel+0x864>)
 800415c:	4293      	cmp	r3, r2
 800415e:	d022      	beq.n	80041a6 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004168:	d004      	beq.n	8004174 <HAL_ADC_ConfigChannel+0x80c>
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	4a17      	ldr	r2, [pc, #92]	@ (80041cc <HAL_ADC_ConfigChannel+0x864>)
 8004170:	4293      	cmp	r3, r2
 8004172:	d101      	bne.n	8004178 <HAL_ADC_ConfigChannel+0x810>
 8004174:	4a16      	ldr	r2, [pc, #88]	@ (80041d0 <HAL_ADC_ConfigChannel+0x868>)
 8004176:	e000      	b.n	800417a <HAL_ADC_ConfigChannel+0x812>
 8004178:	4a10      	ldr	r2, [pc, #64]	@ (80041bc <HAL_ADC_ConfigChannel+0x854>)
 800417a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800417e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004182:	4619      	mov	r1, r3
 8004184:	4610      	mov	r0, r2
 8004186:	f7fe fe22 	bl	8002dce <LL_ADC_SetCommonPathInternalCh>
 800418a:	e00c      	b.n	80041a6 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004190:	f043 0220 	orr.w	r2, r3, #32
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004198:	2301      	movs	r3, #1
 800419a:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 800419e:	e002      	b.n	80041a6 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80041a0:	bf00      	nop
 80041a2:	e000      	b.n	80041a6 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80041a4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	2200      	movs	r2, #0
 80041aa:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80041ae:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80041b2:	4618      	mov	r0, r3
 80041b4:	37d8      	adds	r7, #216	@ 0xd8
 80041b6:	46bd      	mov	sp, r7
 80041b8:	bd80      	pop	{r7, pc}
 80041ba:	bf00      	nop
 80041bc:	50000700 	.word	0x50000700
 80041c0:	c3210000 	.word	0xc3210000
 80041c4:	90c00010 	.word	0x90c00010
 80041c8:	50000600 	.word	0x50000600
 80041cc:	50000100 	.word	0x50000100
 80041d0:	50000300 	.word	0x50000300
 80041d4:	20000000 	.word	0x20000000
 80041d8:	053e2d63 	.word	0x053e2d63
 80041dc:	c7520000 	.word	0xc7520000
 80041e0:	50000500 	.word	0x50000500
 80041e4:	cb840000 	.word	0xcb840000

080041e8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80041e8:	b580      	push	{r7, lr}
 80041ea:	b084      	sub	sp, #16
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80041f0:	2300      	movs	r3, #0
 80041f2:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	4618      	mov	r0, r3
 80041fa:	f7fe ffb3 	bl	8003164 <LL_ADC_IsEnabled>
 80041fe:	4603      	mov	r3, r0
 8004200:	2b00      	cmp	r3, #0
 8004202:	d176      	bne.n	80042f2 <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	689a      	ldr	r2, [r3, #8]
 800420a:	4b3c      	ldr	r3, [pc, #240]	@ (80042fc <ADC_Enable+0x114>)
 800420c:	4013      	ands	r3, r2
 800420e:	2b00      	cmp	r3, #0
 8004210:	d00d      	beq.n	800422e <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004216:	f043 0210 	orr.w	r2, r3, #16
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004222:	f043 0201 	orr.w	r2, r3, #1
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 800422a:	2301      	movs	r3, #1
 800422c:	e062      	b.n	80042f4 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	4618      	mov	r0, r3
 8004234:	f7fe ff82 	bl	800313c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004240:	d004      	beq.n	800424c <ADC_Enable+0x64>
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	4a2e      	ldr	r2, [pc, #184]	@ (8004300 <ADC_Enable+0x118>)
 8004248:	4293      	cmp	r3, r2
 800424a:	d101      	bne.n	8004250 <ADC_Enable+0x68>
 800424c:	4b2d      	ldr	r3, [pc, #180]	@ (8004304 <ADC_Enable+0x11c>)
 800424e:	e000      	b.n	8004252 <ADC_Enable+0x6a>
 8004250:	4b2d      	ldr	r3, [pc, #180]	@ (8004308 <ADC_Enable+0x120>)
 8004252:	4618      	mov	r0, r3
 8004254:	f7fe fdce 	bl	8002df4 <LL_ADC_GetCommonPathInternalCh>
 8004258:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800425a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800425e:	2b00      	cmp	r3, #0
 8004260:	d013      	beq.n	800428a <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004262:	4b2a      	ldr	r3, [pc, #168]	@ (800430c <ADC_Enable+0x124>)
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	099b      	lsrs	r3, r3, #6
 8004268:	4a29      	ldr	r2, [pc, #164]	@ (8004310 <ADC_Enable+0x128>)
 800426a:	fba2 2303 	umull	r2, r3, r2, r3
 800426e:	099b      	lsrs	r3, r3, #6
 8004270:	1c5a      	adds	r2, r3, #1
 8004272:	4613      	mov	r3, r2
 8004274:	005b      	lsls	r3, r3, #1
 8004276:	4413      	add	r3, r2
 8004278:	009b      	lsls	r3, r3, #2
 800427a:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800427c:	e002      	b.n	8004284 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 800427e:	68bb      	ldr	r3, [r7, #8]
 8004280:	3b01      	subs	r3, #1
 8004282:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004284:	68bb      	ldr	r3, [r7, #8]
 8004286:	2b00      	cmp	r3, #0
 8004288:	d1f9      	bne.n	800427e <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800428a:	f7fe fd81 	bl	8002d90 <HAL_GetTick>
 800428e:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004290:	e028      	b.n	80042e4 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	4618      	mov	r0, r3
 8004298:	f7fe ff64 	bl	8003164 <LL_ADC_IsEnabled>
 800429c:	4603      	mov	r3, r0
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d104      	bne.n	80042ac <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	4618      	mov	r0, r3
 80042a8:	f7fe ff48 	bl	800313c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80042ac:	f7fe fd70 	bl	8002d90 <HAL_GetTick>
 80042b0:	4602      	mov	r2, r0
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	1ad3      	subs	r3, r2, r3
 80042b6:	2b02      	cmp	r3, #2
 80042b8:	d914      	bls.n	80042e4 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f003 0301 	and.w	r3, r3, #1
 80042c4:	2b01      	cmp	r3, #1
 80042c6:	d00d      	beq.n	80042e4 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042cc:	f043 0210 	orr.w	r2, r3, #16
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042d8:	f043 0201 	orr.w	r2, r3, #1
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80042e0:	2301      	movs	r3, #1
 80042e2:	e007      	b.n	80042f4 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f003 0301 	and.w	r3, r3, #1
 80042ee:	2b01      	cmp	r3, #1
 80042f0:	d1cf      	bne.n	8004292 <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80042f2:	2300      	movs	r3, #0
}
 80042f4:	4618      	mov	r0, r3
 80042f6:	3710      	adds	r7, #16
 80042f8:	46bd      	mov	sp, r7
 80042fa:	bd80      	pop	{r7, pc}
 80042fc:	8000003f 	.word	0x8000003f
 8004300:	50000100 	.word	0x50000100
 8004304:	50000300 	.word	0x50000300
 8004308:	50000700 	.word	0x50000700
 800430c:	20000000 	.word	0x20000000
 8004310:	053e2d63 	.word	0x053e2d63

08004314 <LL_ADC_IsEnabled>:
{
 8004314:	b480      	push	{r7}
 8004316:	b083      	sub	sp, #12
 8004318:	af00      	add	r7, sp, #0
 800431a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	689b      	ldr	r3, [r3, #8]
 8004320:	f003 0301 	and.w	r3, r3, #1
 8004324:	2b01      	cmp	r3, #1
 8004326:	d101      	bne.n	800432c <LL_ADC_IsEnabled+0x18>
 8004328:	2301      	movs	r3, #1
 800432a:	e000      	b.n	800432e <LL_ADC_IsEnabled+0x1a>
 800432c:	2300      	movs	r3, #0
}
 800432e:	4618      	mov	r0, r3
 8004330:	370c      	adds	r7, #12
 8004332:	46bd      	mov	sp, r7
 8004334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004338:	4770      	bx	lr

0800433a <LL_ADC_REG_IsConversionOngoing>:
{
 800433a:	b480      	push	{r7}
 800433c:	b083      	sub	sp, #12
 800433e:	af00      	add	r7, sp, #0
 8004340:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	689b      	ldr	r3, [r3, #8]
 8004346:	f003 0304 	and.w	r3, r3, #4
 800434a:	2b04      	cmp	r3, #4
 800434c:	d101      	bne.n	8004352 <LL_ADC_REG_IsConversionOngoing+0x18>
 800434e:	2301      	movs	r3, #1
 8004350:	e000      	b.n	8004354 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004352:	2300      	movs	r3, #0
}
 8004354:	4618      	mov	r0, r3
 8004356:	370c      	adds	r7, #12
 8004358:	46bd      	mov	sp, r7
 800435a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800435e:	4770      	bx	lr

08004360 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8004360:	b590      	push	{r4, r7, lr}
 8004362:	b0a1      	sub	sp, #132	@ 0x84
 8004364:	af00      	add	r7, sp, #0
 8004366:	6078      	str	r0, [r7, #4]
 8004368:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800436a:	2300      	movs	r3, #0
 800436c:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004376:	2b01      	cmp	r3, #1
 8004378:	d101      	bne.n	800437e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800437a:	2302      	movs	r3, #2
 800437c:	e0e7      	b.n	800454e <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	2201      	movs	r2, #1
 8004382:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8004386:	2300      	movs	r3, #0
 8004388:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800438a:	2300      	movs	r3, #0
 800438c:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004396:	d102      	bne.n	800439e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8004398:	4b6f      	ldr	r3, [pc, #444]	@ (8004558 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800439a:	60bb      	str	r3, [r7, #8]
 800439c:	e009      	b.n	80043b2 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	4a6e      	ldr	r2, [pc, #440]	@ (800455c <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80043a4:	4293      	cmp	r3, r2
 80043a6:	d102      	bne.n	80043ae <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 80043a8:	4b6d      	ldr	r3, [pc, #436]	@ (8004560 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80043aa:	60bb      	str	r3, [r7, #8]
 80043ac:	e001      	b.n	80043b2 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80043ae:	2300      	movs	r3, #0
 80043b0:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80043b2:	68bb      	ldr	r3, [r7, #8]
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d10b      	bne.n	80043d0 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043bc:	f043 0220 	orr.w	r2, r3, #32
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2200      	movs	r2, #0
 80043c8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80043cc:	2301      	movs	r3, #1
 80043ce:	e0be      	b.n	800454e <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80043d0:	68bb      	ldr	r3, [r7, #8]
 80043d2:	4618      	mov	r0, r3
 80043d4:	f7ff ffb1 	bl	800433a <LL_ADC_REG_IsConversionOngoing>
 80043d8:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	4618      	mov	r0, r3
 80043e0:	f7ff ffab 	bl	800433a <LL_ADC_REG_IsConversionOngoing>
 80043e4:	4603      	mov	r3, r0
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	f040 80a0 	bne.w	800452c <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80043ec:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	f040 809c 	bne.w	800452c <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80043fc:	d004      	beq.n	8004408 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	4a55      	ldr	r2, [pc, #340]	@ (8004558 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004404:	4293      	cmp	r3, r2
 8004406:	d101      	bne.n	800440c <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8004408:	4b56      	ldr	r3, [pc, #344]	@ (8004564 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 800440a:	e000      	b.n	800440e <HAL_ADCEx_MultiModeConfigChannel+0xae>
 800440c:	4b56      	ldr	r3, [pc, #344]	@ (8004568 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 800440e:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004410:	683b      	ldr	r3, [r7, #0]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	2b00      	cmp	r3, #0
 8004416:	d04b      	beq.n	80044b0 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8004418:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800441a:	689b      	ldr	r3, [r3, #8]
 800441c:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004420:	683b      	ldr	r3, [r7, #0]
 8004422:	6859      	ldr	r1, [r3, #4]
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800442a:	035b      	lsls	r3, r3, #13
 800442c:	430b      	orrs	r3, r1
 800442e:	431a      	orrs	r2, r3
 8004430:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004432:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800443c:	d004      	beq.n	8004448 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	4a45      	ldr	r2, [pc, #276]	@ (8004558 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004444:	4293      	cmp	r3, r2
 8004446:	d10f      	bne.n	8004468 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8004448:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800444c:	f7ff ff62 	bl	8004314 <LL_ADC_IsEnabled>
 8004450:	4604      	mov	r4, r0
 8004452:	4841      	ldr	r0, [pc, #260]	@ (8004558 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004454:	f7ff ff5e 	bl	8004314 <LL_ADC_IsEnabled>
 8004458:	4603      	mov	r3, r0
 800445a:	4323      	orrs	r3, r4
 800445c:	2b00      	cmp	r3, #0
 800445e:	bf0c      	ite	eq
 8004460:	2301      	moveq	r3, #1
 8004462:	2300      	movne	r3, #0
 8004464:	b2db      	uxtb	r3, r3
 8004466:	e012      	b.n	800448e <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8004468:	483c      	ldr	r0, [pc, #240]	@ (800455c <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800446a:	f7ff ff53 	bl	8004314 <LL_ADC_IsEnabled>
 800446e:	4604      	mov	r4, r0
 8004470:	483b      	ldr	r0, [pc, #236]	@ (8004560 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8004472:	f7ff ff4f 	bl	8004314 <LL_ADC_IsEnabled>
 8004476:	4603      	mov	r3, r0
 8004478:	431c      	orrs	r4, r3
 800447a:	483c      	ldr	r0, [pc, #240]	@ (800456c <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 800447c:	f7ff ff4a 	bl	8004314 <LL_ADC_IsEnabled>
 8004480:	4603      	mov	r3, r0
 8004482:	4323      	orrs	r3, r4
 8004484:	2b00      	cmp	r3, #0
 8004486:	bf0c      	ite	eq
 8004488:	2301      	moveq	r3, #1
 800448a:	2300      	movne	r3, #0
 800448c:	b2db      	uxtb	r3, r3
 800448e:	2b00      	cmp	r3, #0
 8004490:	d056      	beq.n	8004540 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8004492:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004494:	689b      	ldr	r3, [r3, #8]
 8004496:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800449a:	f023 030f 	bic.w	r3, r3, #15
 800449e:	683a      	ldr	r2, [r7, #0]
 80044a0:	6811      	ldr	r1, [r2, #0]
 80044a2:	683a      	ldr	r2, [r7, #0]
 80044a4:	6892      	ldr	r2, [r2, #8]
 80044a6:	430a      	orrs	r2, r1
 80044a8:	431a      	orrs	r2, r3
 80044aa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80044ac:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80044ae:	e047      	b.n	8004540 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80044b0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80044b2:	689b      	ldr	r3, [r3, #8]
 80044b4:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80044b8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80044ba:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80044c4:	d004      	beq.n	80044d0 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	4a23      	ldr	r2, [pc, #140]	@ (8004558 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80044cc:	4293      	cmp	r3, r2
 80044ce:	d10f      	bne.n	80044f0 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 80044d0:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80044d4:	f7ff ff1e 	bl	8004314 <LL_ADC_IsEnabled>
 80044d8:	4604      	mov	r4, r0
 80044da:	481f      	ldr	r0, [pc, #124]	@ (8004558 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80044dc:	f7ff ff1a 	bl	8004314 <LL_ADC_IsEnabled>
 80044e0:	4603      	mov	r3, r0
 80044e2:	4323      	orrs	r3, r4
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	bf0c      	ite	eq
 80044e8:	2301      	moveq	r3, #1
 80044ea:	2300      	movne	r3, #0
 80044ec:	b2db      	uxtb	r3, r3
 80044ee:	e012      	b.n	8004516 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 80044f0:	481a      	ldr	r0, [pc, #104]	@ (800455c <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80044f2:	f7ff ff0f 	bl	8004314 <LL_ADC_IsEnabled>
 80044f6:	4604      	mov	r4, r0
 80044f8:	4819      	ldr	r0, [pc, #100]	@ (8004560 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80044fa:	f7ff ff0b 	bl	8004314 <LL_ADC_IsEnabled>
 80044fe:	4603      	mov	r3, r0
 8004500:	431c      	orrs	r4, r3
 8004502:	481a      	ldr	r0, [pc, #104]	@ (800456c <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8004504:	f7ff ff06 	bl	8004314 <LL_ADC_IsEnabled>
 8004508:	4603      	mov	r3, r0
 800450a:	4323      	orrs	r3, r4
 800450c:	2b00      	cmp	r3, #0
 800450e:	bf0c      	ite	eq
 8004510:	2301      	moveq	r3, #1
 8004512:	2300      	movne	r3, #0
 8004514:	b2db      	uxtb	r3, r3
 8004516:	2b00      	cmp	r3, #0
 8004518:	d012      	beq.n	8004540 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800451a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800451c:	689b      	ldr	r3, [r3, #8]
 800451e:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8004522:	f023 030f 	bic.w	r3, r3, #15
 8004526:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8004528:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800452a:	e009      	b.n	8004540 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004530:	f043 0220 	orr.w	r2, r3, #32
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004538:	2301      	movs	r3, #1
 800453a:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 800453e:	e000      	b.n	8004542 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004540:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	2200      	movs	r2, #0
 8004546:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800454a:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800454e:	4618      	mov	r0, r3
 8004550:	3784      	adds	r7, #132	@ 0x84
 8004552:	46bd      	mov	sp, r7
 8004554:	bd90      	pop	{r4, r7, pc}
 8004556:	bf00      	nop
 8004558:	50000100 	.word	0x50000100
 800455c:	50000400 	.word	0x50000400
 8004560:	50000500 	.word	0x50000500
 8004564:	50000300 	.word	0x50000300
 8004568:	50000700 	.word	0x50000700
 800456c:	50000600 	.word	0x50000600

08004570 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004570:	b480      	push	{r7}
 8004572:	b085      	sub	sp, #20
 8004574:	af00      	add	r7, sp, #0
 8004576:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	f003 0307 	and.w	r3, r3, #7
 800457e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004580:	4b0c      	ldr	r3, [pc, #48]	@ (80045b4 <__NVIC_SetPriorityGrouping+0x44>)
 8004582:	68db      	ldr	r3, [r3, #12]
 8004584:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004586:	68ba      	ldr	r2, [r7, #8]
 8004588:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800458c:	4013      	ands	r3, r2
 800458e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004594:	68bb      	ldr	r3, [r7, #8]
 8004596:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004598:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800459c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80045a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80045a2:	4a04      	ldr	r2, [pc, #16]	@ (80045b4 <__NVIC_SetPriorityGrouping+0x44>)
 80045a4:	68bb      	ldr	r3, [r7, #8]
 80045a6:	60d3      	str	r3, [r2, #12]
}
 80045a8:	bf00      	nop
 80045aa:	3714      	adds	r7, #20
 80045ac:	46bd      	mov	sp, r7
 80045ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b2:	4770      	bx	lr
 80045b4:	e000ed00 	.word	0xe000ed00

080045b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80045b8:	b480      	push	{r7}
 80045ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80045bc:	4b04      	ldr	r3, [pc, #16]	@ (80045d0 <__NVIC_GetPriorityGrouping+0x18>)
 80045be:	68db      	ldr	r3, [r3, #12]
 80045c0:	0a1b      	lsrs	r3, r3, #8
 80045c2:	f003 0307 	and.w	r3, r3, #7
}
 80045c6:	4618      	mov	r0, r3
 80045c8:	46bd      	mov	sp, r7
 80045ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ce:	4770      	bx	lr
 80045d0:	e000ed00 	.word	0xe000ed00

080045d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80045d4:	b480      	push	{r7}
 80045d6:	b083      	sub	sp, #12
 80045d8:	af00      	add	r7, sp, #0
 80045da:	4603      	mov	r3, r0
 80045dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80045de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	db0b      	blt.n	80045fe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80045e6:	79fb      	ldrb	r3, [r7, #7]
 80045e8:	f003 021f 	and.w	r2, r3, #31
 80045ec:	4907      	ldr	r1, [pc, #28]	@ (800460c <__NVIC_EnableIRQ+0x38>)
 80045ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045f2:	095b      	lsrs	r3, r3, #5
 80045f4:	2001      	movs	r0, #1
 80045f6:	fa00 f202 	lsl.w	r2, r0, r2
 80045fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80045fe:	bf00      	nop
 8004600:	370c      	adds	r7, #12
 8004602:	46bd      	mov	sp, r7
 8004604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004608:	4770      	bx	lr
 800460a:	bf00      	nop
 800460c:	e000e100 	.word	0xe000e100

08004610 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004610:	b480      	push	{r7}
 8004612:	b083      	sub	sp, #12
 8004614:	af00      	add	r7, sp, #0
 8004616:	4603      	mov	r3, r0
 8004618:	6039      	str	r1, [r7, #0]
 800461a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800461c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004620:	2b00      	cmp	r3, #0
 8004622:	db0a      	blt.n	800463a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004624:	683b      	ldr	r3, [r7, #0]
 8004626:	b2da      	uxtb	r2, r3
 8004628:	490c      	ldr	r1, [pc, #48]	@ (800465c <__NVIC_SetPriority+0x4c>)
 800462a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800462e:	0112      	lsls	r2, r2, #4
 8004630:	b2d2      	uxtb	r2, r2
 8004632:	440b      	add	r3, r1
 8004634:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004638:	e00a      	b.n	8004650 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	b2da      	uxtb	r2, r3
 800463e:	4908      	ldr	r1, [pc, #32]	@ (8004660 <__NVIC_SetPriority+0x50>)
 8004640:	79fb      	ldrb	r3, [r7, #7]
 8004642:	f003 030f 	and.w	r3, r3, #15
 8004646:	3b04      	subs	r3, #4
 8004648:	0112      	lsls	r2, r2, #4
 800464a:	b2d2      	uxtb	r2, r2
 800464c:	440b      	add	r3, r1
 800464e:	761a      	strb	r2, [r3, #24]
}
 8004650:	bf00      	nop
 8004652:	370c      	adds	r7, #12
 8004654:	46bd      	mov	sp, r7
 8004656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465a:	4770      	bx	lr
 800465c:	e000e100 	.word	0xe000e100
 8004660:	e000ed00 	.word	0xe000ed00

08004664 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004664:	b480      	push	{r7}
 8004666:	b089      	sub	sp, #36	@ 0x24
 8004668:	af00      	add	r7, sp, #0
 800466a:	60f8      	str	r0, [r7, #12]
 800466c:	60b9      	str	r1, [r7, #8]
 800466e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	f003 0307 	and.w	r3, r3, #7
 8004676:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004678:	69fb      	ldr	r3, [r7, #28]
 800467a:	f1c3 0307 	rsb	r3, r3, #7
 800467e:	2b04      	cmp	r3, #4
 8004680:	bf28      	it	cs
 8004682:	2304      	movcs	r3, #4
 8004684:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004686:	69fb      	ldr	r3, [r7, #28]
 8004688:	3304      	adds	r3, #4
 800468a:	2b06      	cmp	r3, #6
 800468c:	d902      	bls.n	8004694 <NVIC_EncodePriority+0x30>
 800468e:	69fb      	ldr	r3, [r7, #28]
 8004690:	3b03      	subs	r3, #3
 8004692:	e000      	b.n	8004696 <NVIC_EncodePriority+0x32>
 8004694:	2300      	movs	r3, #0
 8004696:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004698:	f04f 32ff 	mov.w	r2, #4294967295
 800469c:	69bb      	ldr	r3, [r7, #24]
 800469e:	fa02 f303 	lsl.w	r3, r2, r3
 80046a2:	43da      	mvns	r2, r3
 80046a4:	68bb      	ldr	r3, [r7, #8]
 80046a6:	401a      	ands	r2, r3
 80046a8:	697b      	ldr	r3, [r7, #20]
 80046aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80046ac:	f04f 31ff 	mov.w	r1, #4294967295
 80046b0:	697b      	ldr	r3, [r7, #20]
 80046b2:	fa01 f303 	lsl.w	r3, r1, r3
 80046b6:	43d9      	mvns	r1, r3
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80046bc:	4313      	orrs	r3, r2
         );
}
 80046be:	4618      	mov	r0, r3
 80046c0:	3724      	adds	r7, #36	@ 0x24
 80046c2:	46bd      	mov	sp, r7
 80046c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c8:	4770      	bx	lr

080046ca <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80046ca:	b580      	push	{r7, lr}
 80046cc:	b082      	sub	sp, #8
 80046ce:	af00      	add	r7, sp, #0
 80046d0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80046d2:	6878      	ldr	r0, [r7, #4]
 80046d4:	f7ff ff4c 	bl	8004570 <__NVIC_SetPriorityGrouping>
}
 80046d8:	bf00      	nop
 80046da:	3708      	adds	r7, #8
 80046dc:	46bd      	mov	sp, r7
 80046de:	bd80      	pop	{r7, pc}

080046e0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80046e0:	b580      	push	{r7, lr}
 80046e2:	b086      	sub	sp, #24
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	4603      	mov	r3, r0
 80046e8:	60b9      	str	r1, [r7, #8]
 80046ea:	607a      	str	r2, [r7, #4]
 80046ec:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80046ee:	f7ff ff63 	bl	80045b8 <__NVIC_GetPriorityGrouping>
 80046f2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80046f4:	687a      	ldr	r2, [r7, #4]
 80046f6:	68b9      	ldr	r1, [r7, #8]
 80046f8:	6978      	ldr	r0, [r7, #20]
 80046fa:	f7ff ffb3 	bl	8004664 <NVIC_EncodePriority>
 80046fe:	4602      	mov	r2, r0
 8004700:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004704:	4611      	mov	r1, r2
 8004706:	4618      	mov	r0, r3
 8004708:	f7ff ff82 	bl	8004610 <__NVIC_SetPriority>
}
 800470c:	bf00      	nop
 800470e:	3718      	adds	r7, #24
 8004710:	46bd      	mov	sp, r7
 8004712:	bd80      	pop	{r7, pc}

08004714 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004714:	b580      	push	{r7, lr}
 8004716:	b082      	sub	sp, #8
 8004718:	af00      	add	r7, sp, #0
 800471a:	4603      	mov	r3, r0
 800471c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800471e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004722:	4618      	mov	r0, r3
 8004724:	f7ff ff56 	bl	80045d4 <__NVIC_EnableIRQ>
}
 8004728:	bf00      	nop
 800472a:	3708      	adds	r7, #8
 800472c:	46bd      	mov	sp, r7
 800472e:	bd80      	pop	{r7, pc}

08004730 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004730:	b480      	push	{r7}
 8004732:	b085      	sub	sp, #20
 8004734:	af00      	add	r7, sp, #0
 8004736:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004738:	2300      	movs	r3, #0
 800473a:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004742:	b2db      	uxtb	r3, r3
 8004744:	2b02      	cmp	r3, #2
 8004746:	d005      	beq.n	8004754 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2204      	movs	r2, #4
 800474c:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800474e:	2301      	movs	r3, #1
 8004750:	73fb      	strb	r3, [r7, #15]
 8004752:	e037      	b.n	80047c4 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	681a      	ldr	r2, [r3, #0]
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f022 020e 	bic.w	r2, r2, #14
 8004762:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004768:	681a      	ldr	r2, [r3, #0]
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800476e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004772:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	681a      	ldr	r2, [r3, #0]
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f022 0201 	bic.w	r2, r2, #1
 8004782:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004788:	f003 021f 	and.w	r2, r3, #31
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004790:	2101      	movs	r1, #1
 8004792:	fa01 f202 	lsl.w	r2, r1, r2
 8004796:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800479c:	687a      	ldr	r2, [r7, #4]
 800479e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80047a0:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d00c      	beq.n	80047c4 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047ae:	681a      	ldr	r2, [r3, #0]
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047b4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80047b8:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047be:	687a      	ldr	r2, [r7, #4]
 80047c0:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80047c2:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2201      	movs	r2, #1
 80047c8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2200      	movs	r2, #0
 80047d0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 80047d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80047d6:	4618      	mov	r0, r3
 80047d8:	3714      	adds	r7, #20
 80047da:	46bd      	mov	sp, r7
 80047dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e0:	4770      	bx	lr

080047e2 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80047e2:	b580      	push	{r7, lr}
 80047e4:	b084      	sub	sp, #16
 80047e6:	af00      	add	r7, sp, #0
 80047e8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80047ea:	2300      	movs	r3, #0
 80047ec:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80047f4:	b2db      	uxtb	r3, r3
 80047f6:	2b02      	cmp	r3, #2
 80047f8:	d00d      	beq.n	8004816 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	2204      	movs	r2, #4
 80047fe:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2201      	movs	r2, #1
 8004804:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2200      	movs	r2, #0
 800480c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8004810:	2301      	movs	r3, #1
 8004812:	73fb      	strb	r3, [r7, #15]
 8004814:	e047      	b.n	80048a6 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	681a      	ldr	r2, [r3, #0]
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f022 020e 	bic.w	r2, r2, #14
 8004824:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	681a      	ldr	r2, [r3, #0]
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f022 0201 	bic.w	r2, r2, #1
 8004834:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800483a:	681a      	ldr	r2, [r3, #0]
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004840:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004844:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800484a:	f003 021f 	and.w	r2, r3, #31
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004852:	2101      	movs	r1, #1
 8004854:	fa01 f202 	lsl.w	r2, r1, r2
 8004858:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800485e:	687a      	ldr	r2, [r7, #4]
 8004860:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004862:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004868:	2b00      	cmp	r3, #0
 800486a:	d00c      	beq.n	8004886 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004870:	681a      	ldr	r2, [r3, #0]
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004876:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800487a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004880:	687a      	ldr	r2, [r7, #4]
 8004882:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004884:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	2201      	movs	r2, #1
 800488a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	2200      	movs	r2, #0
 8004892:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800489a:	2b00      	cmp	r3, #0
 800489c:	d003      	beq.n	80048a6 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048a2:	6878      	ldr	r0, [r7, #4]
 80048a4:	4798      	blx	r3
    }
  }
  return status;
 80048a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80048a8:	4618      	mov	r0, r3
 80048aa:	3710      	adds	r7, #16
 80048ac:	46bd      	mov	sp, r7
 80048ae:	bd80      	pop	{r7, pc}

080048b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80048b0:	b480      	push	{r7}
 80048b2:	b087      	sub	sp, #28
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	6078      	str	r0, [r7, #4]
 80048b8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80048ba:	2300      	movs	r3, #0
 80048bc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80048be:	e15a      	b.n	8004b76 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80048c0:	683b      	ldr	r3, [r7, #0]
 80048c2:	681a      	ldr	r2, [r3, #0]
 80048c4:	2101      	movs	r1, #1
 80048c6:	697b      	ldr	r3, [r7, #20]
 80048c8:	fa01 f303 	lsl.w	r3, r1, r3
 80048cc:	4013      	ands	r3, r2
 80048ce:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	f000 814c 	beq.w	8004b70 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80048d8:	683b      	ldr	r3, [r7, #0]
 80048da:	685b      	ldr	r3, [r3, #4]
 80048dc:	f003 0303 	and.w	r3, r3, #3
 80048e0:	2b01      	cmp	r3, #1
 80048e2:	d005      	beq.n	80048f0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	685b      	ldr	r3, [r3, #4]
 80048e8:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80048ec:	2b02      	cmp	r3, #2
 80048ee:	d130      	bne.n	8004952 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	689b      	ldr	r3, [r3, #8]
 80048f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80048f6:	697b      	ldr	r3, [r7, #20]
 80048f8:	005b      	lsls	r3, r3, #1
 80048fa:	2203      	movs	r2, #3
 80048fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004900:	43db      	mvns	r3, r3
 8004902:	693a      	ldr	r2, [r7, #16]
 8004904:	4013      	ands	r3, r2
 8004906:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004908:	683b      	ldr	r3, [r7, #0]
 800490a:	68da      	ldr	r2, [r3, #12]
 800490c:	697b      	ldr	r3, [r7, #20]
 800490e:	005b      	lsls	r3, r3, #1
 8004910:	fa02 f303 	lsl.w	r3, r2, r3
 8004914:	693a      	ldr	r2, [r7, #16]
 8004916:	4313      	orrs	r3, r2
 8004918:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	693a      	ldr	r2, [r7, #16]
 800491e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	685b      	ldr	r3, [r3, #4]
 8004924:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004926:	2201      	movs	r2, #1
 8004928:	697b      	ldr	r3, [r7, #20]
 800492a:	fa02 f303 	lsl.w	r3, r2, r3
 800492e:	43db      	mvns	r3, r3
 8004930:	693a      	ldr	r2, [r7, #16]
 8004932:	4013      	ands	r3, r2
 8004934:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004936:	683b      	ldr	r3, [r7, #0]
 8004938:	685b      	ldr	r3, [r3, #4]
 800493a:	091b      	lsrs	r3, r3, #4
 800493c:	f003 0201 	and.w	r2, r3, #1
 8004940:	697b      	ldr	r3, [r7, #20]
 8004942:	fa02 f303 	lsl.w	r3, r2, r3
 8004946:	693a      	ldr	r2, [r7, #16]
 8004948:	4313      	orrs	r3, r2
 800494a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	693a      	ldr	r2, [r7, #16]
 8004950:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004952:	683b      	ldr	r3, [r7, #0]
 8004954:	685b      	ldr	r3, [r3, #4]
 8004956:	f003 0303 	and.w	r3, r3, #3
 800495a:	2b03      	cmp	r3, #3
 800495c:	d017      	beq.n	800498e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	68db      	ldr	r3, [r3, #12]
 8004962:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004964:	697b      	ldr	r3, [r7, #20]
 8004966:	005b      	lsls	r3, r3, #1
 8004968:	2203      	movs	r2, #3
 800496a:	fa02 f303 	lsl.w	r3, r2, r3
 800496e:	43db      	mvns	r3, r3
 8004970:	693a      	ldr	r2, [r7, #16]
 8004972:	4013      	ands	r3, r2
 8004974:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004976:	683b      	ldr	r3, [r7, #0]
 8004978:	689a      	ldr	r2, [r3, #8]
 800497a:	697b      	ldr	r3, [r7, #20]
 800497c:	005b      	lsls	r3, r3, #1
 800497e:	fa02 f303 	lsl.w	r3, r2, r3
 8004982:	693a      	ldr	r2, [r7, #16]
 8004984:	4313      	orrs	r3, r2
 8004986:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	693a      	ldr	r2, [r7, #16]
 800498c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800498e:	683b      	ldr	r3, [r7, #0]
 8004990:	685b      	ldr	r3, [r3, #4]
 8004992:	f003 0303 	and.w	r3, r3, #3
 8004996:	2b02      	cmp	r3, #2
 8004998:	d123      	bne.n	80049e2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800499a:	697b      	ldr	r3, [r7, #20]
 800499c:	08da      	lsrs	r2, r3, #3
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	3208      	adds	r2, #8
 80049a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80049a6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80049a8:	697b      	ldr	r3, [r7, #20]
 80049aa:	f003 0307 	and.w	r3, r3, #7
 80049ae:	009b      	lsls	r3, r3, #2
 80049b0:	220f      	movs	r2, #15
 80049b2:	fa02 f303 	lsl.w	r3, r2, r3
 80049b6:	43db      	mvns	r3, r3
 80049b8:	693a      	ldr	r2, [r7, #16]
 80049ba:	4013      	ands	r3, r2
 80049bc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80049be:	683b      	ldr	r3, [r7, #0]
 80049c0:	691a      	ldr	r2, [r3, #16]
 80049c2:	697b      	ldr	r3, [r7, #20]
 80049c4:	f003 0307 	and.w	r3, r3, #7
 80049c8:	009b      	lsls	r3, r3, #2
 80049ca:	fa02 f303 	lsl.w	r3, r2, r3
 80049ce:	693a      	ldr	r2, [r7, #16]
 80049d0:	4313      	orrs	r3, r2
 80049d2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80049d4:	697b      	ldr	r3, [r7, #20]
 80049d6:	08da      	lsrs	r2, r3, #3
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	3208      	adds	r2, #8
 80049dc:	6939      	ldr	r1, [r7, #16]
 80049de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80049e8:	697b      	ldr	r3, [r7, #20]
 80049ea:	005b      	lsls	r3, r3, #1
 80049ec:	2203      	movs	r2, #3
 80049ee:	fa02 f303 	lsl.w	r3, r2, r3
 80049f2:	43db      	mvns	r3, r3
 80049f4:	693a      	ldr	r2, [r7, #16]
 80049f6:	4013      	ands	r3, r2
 80049f8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80049fa:	683b      	ldr	r3, [r7, #0]
 80049fc:	685b      	ldr	r3, [r3, #4]
 80049fe:	f003 0203 	and.w	r2, r3, #3
 8004a02:	697b      	ldr	r3, [r7, #20]
 8004a04:	005b      	lsls	r3, r3, #1
 8004a06:	fa02 f303 	lsl.w	r3, r2, r3
 8004a0a:	693a      	ldr	r2, [r7, #16]
 8004a0c:	4313      	orrs	r3, r2
 8004a0e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	693a      	ldr	r2, [r7, #16]
 8004a14:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004a16:	683b      	ldr	r3, [r7, #0]
 8004a18:	685b      	ldr	r3, [r3, #4]
 8004a1a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	f000 80a6 	beq.w	8004b70 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004a24:	4b5b      	ldr	r3, [pc, #364]	@ (8004b94 <HAL_GPIO_Init+0x2e4>)
 8004a26:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a28:	4a5a      	ldr	r2, [pc, #360]	@ (8004b94 <HAL_GPIO_Init+0x2e4>)
 8004a2a:	f043 0301 	orr.w	r3, r3, #1
 8004a2e:	6613      	str	r3, [r2, #96]	@ 0x60
 8004a30:	4b58      	ldr	r3, [pc, #352]	@ (8004b94 <HAL_GPIO_Init+0x2e4>)
 8004a32:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a34:	f003 0301 	and.w	r3, r3, #1
 8004a38:	60bb      	str	r3, [r7, #8]
 8004a3a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004a3c:	4a56      	ldr	r2, [pc, #344]	@ (8004b98 <HAL_GPIO_Init+0x2e8>)
 8004a3e:	697b      	ldr	r3, [r7, #20]
 8004a40:	089b      	lsrs	r3, r3, #2
 8004a42:	3302      	adds	r3, #2
 8004a44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a48:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004a4a:	697b      	ldr	r3, [r7, #20]
 8004a4c:	f003 0303 	and.w	r3, r3, #3
 8004a50:	009b      	lsls	r3, r3, #2
 8004a52:	220f      	movs	r2, #15
 8004a54:	fa02 f303 	lsl.w	r3, r2, r3
 8004a58:	43db      	mvns	r3, r3
 8004a5a:	693a      	ldr	r2, [r7, #16]
 8004a5c:	4013      	ands	r3, r2
 8004a5e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004a66:	d01f      	beq.n	8004aa8 <HAL_GPIO_Init+0x1f8>
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	4a4c      	ldr	r2, [pc, #304]	@ (8004b9c <HAL_GPIO_Init+0x2ec>)
 8004a6c:	4293      	cmp	r3, r2
 8004a6e:	d019      	beq.n	8004aa4 <HAL_GPIO_Init+0x1f4>
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	4a4b      	ldr	r2, [pc, #300]	@ (8004ba0 <HAL_GPIO_Init+0x2f0>)
 8004a74:	4293      	cmp	r3, r2
 8004a76:	d013      	beq.n	8004aa0 <HAL_GPIO_Init+0x1f0>
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	4a4a      	ldr	r2, [pc, #296]	@ (8004ba4 <HAL_GPIO_Init+0x2f4>)
 8004a7c:	4293      	cmp	r3, r2
 8004a7e:	d00d      	beq.n	8004a9c <HAL_GPIO_Init+0x1ec>
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	4a49      	ldr	r2, [pc, #292]	@ (8004ba8 <HAL_GPIO_Init+0x2f8>)
 8004a84:	4293      	cmp	r3, r2
 8004a86:	d007      	beq.n	8004a98 <HAL_GPIO_Init+0x1e8>
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	4a48      	ldr	r2, [pc, #288]	@ (8004bac <HAL_GPIO_Init+0x2fc>)
 8004a8c:	4293      	cmp	r3, r2
 8004a8e:	d101      	bne.n	8004a94 <HAL_GPIO_Init+0x1e4>
 8004a90:	2305      	movs	r3, #5
 8004a92:	e00a      	b.n	8004aaa <HAL_GPIO_Init+0x1fa>
 8004a94:	2306      	movs	r3, #6
 8004a96:	e008      	b.n	8004aaa <HAL_GPIO_Init+0x1fa>
 8004a98:	2304      	movs	r3, #4
 8004a9a:	e006      	b.n	8004aaa <HAL_GPIO_Init+0x1fa>
 8004a9c:	2303      	movs	r3, #3
 8004a9e:	e004      	b.n	8004aaa <HAL_GPIO_Init+0x1fa>
 8004aa0:	2302      	movs	r3, #2
 8004aa2:	e002      	b.n	8004aaa <HAL_GPIO_Init+0x1fa>
 8004aa4:	2301      	movs	r3, #1
 8004aa6:	e000      	b.n	8004aaa <HAL_GPIO_Init+0x1fa>
 8004aa8:	2300      	movs	r3, #0
 8004aaa:	697a      	ldr	r2, [r7, #20]
 8004aac:	f002 0203 	and.w	r2, r2, #3
 8004ab0:	0092      	lsls	r2, r2, #2
 8004ab2:	4093      	lsls	r3, r2
 8004ab4:	693a      	ldr	r2, [r7, #16]
 8004ab6:	4313      	orrs	r3, r2
 8004ab8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004aba:	4937      	ldr	r1, [pc, #220]	@ (8004b98 <HAL_GPIO_Init+0x2e8>)
 8004abc:	697b      	ldr	r3, [r7, #20]
 8004abe:	089b      	lsrs	r3, r3, #2
 8004ac0:	3302      	adds	r3, #2
 8004ac2:	693a      	ldr	r2, [r7, #16]
 8004ac4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004ac8:	4b39      	ldr	r3, [pc, #228]	@ (8004bb0 <HAL_GPIO_Init+0x300>)
 8004aca:	689b      	ldr	r3, [r3, #8]
 8004acc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	43db      	mvns	r3, r3
 8004ad2:	693a      	ldr	r2, [r7, #16]
 8004ad4:	4013      	ands	r3, r2
 8004ad6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	685b      	ldr	r3, [r3, #4]
 8004adc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d003      	beq.n	8004aec <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8004ae4:	693a      	ldr	r2, [r7, #16]
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	4313      	orrs	r3, r2
 8004aea:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004aec:	4a30      	ldr	r2, [pc, #192]	@ (8004bb0 <HAL_GPIO_Init+0x300>)
 8004aee:	693b      	ldr	r3, [r7, #16]
 8004af0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004af2:	4b2f      	ldr	r3, [pc, #188]	@ (8004bb0 <HAL_GPIO_Init+0x300>)
 8004af4:	68db      	ldr	r3, [r3, #12]
 8004af6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	43db      	mvns	r3, r3
 8004afc:	693a      	ldr	r2, [r7, #16]
 8004afe:	4013      	ands	r3, r2
 8004b00:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004b02:	683b      	ldr	r3, [r7, #0]
 8004b04:	685b      	ldr	r3, [r3, #4]
 8004b06:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d003      	beq.n	8004b16 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8004b0e:	693a      	ldr	r2, [r7, #16]
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	4313      	orrs	r3, r2
 8004b14:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004b16:	4a26      	ldr	r2, [pc, #152]	@ (8004bb0 <HAL_GPIO_Init+0x300>)
 8004b18:	693b      	ldr	r3, [r7, #16]
 8004b1a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8004b1c:	4b24      	ldr	r3, [pc, #144]	@ (8004bb0 <HAL_GPIO_Init+0x300>)
 8004b1e:	685b      	ldr	r3, [r3, #4]
 8004b20:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	43db      	mvns	r3, r3
 8004b26:	693a      	ldr	r2, [r7, #16]
 8004b28:	4013      	ands	r3, r2
 8004b2a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004b2c:	683b      	ldr	r3, [r7, #0]
 8004b2e:	685b      	ldr	r3, [r3, #4]
 8004b30:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d003      	beq.n	8004b40 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8004b38:	693a      	ldr	r2, [r7, #16]
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	4313      	orrs	r3, r2
 8004b3e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004b40:	4a1b      	ldr	r2, [pc, #108]	@ (8004bb0 <HAL_GPIO_Init+0x300>)
 8004b42:	693b      	ldr	r3, [r7, #16]
 8004b44:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004b46:	4b1a      	ldr	r3, [pc, #104]	@ (8004bb0 <HAL_GPIO_Init+0x300>)
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	43db      	mvns	r3, r3
 8004b50:	693a      	ldr	r2, [r7, #16]
 8004b52:	4013      	ands	r3, r2
 8004b54:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004b56:	683b      	ldr	r3, [r7, #0]
 8004b58:	685b      	ldr	r3, [r3, #4]
 8004b5a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d003      	beq.n	8004b6a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8004b62:	693a      	ldr	r2, [r7, #16]
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	4313      	orrs	r3, r2
 8004b68:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004b6a:	4a11      	ldr	r2, [pc, #68]	@ (8004bb0 <HAL_GPIO_Init+0x300>)
 8004b6c:	693b      	ldr	r3, [r7, #16]
 8004b6e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004b70:	697b      	ldr	r3, [r7, #20]
 8004b72:	3301      	adds	r3, #1
 8004b74:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004b76:	683b      	ldr	r3, [r7, #0]
 8004b78:	681a      	ldr	r2, [r3, #0]
 8004b7a:	697b      	ldr	r3, [r7, #20]
 8004b7c:	fa22 f303 	lsr.w	r3, r2, r3
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	f47f ae9d 	bne.w	80048c0 <HAL_GPIO_Init+0x10>
  }
}
 8004b86:	bf00      	nop
 8004b88:	bf00      	nop
 8004b8a:	371c      	adds	r7, #28
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b92:	4770      	bx	lr
 8004b94:	40021000 	.word	0x40021000
 8004b98:	40010000 	.word	0x40010000
 8004b9c:	48000400 	.word	0x48000400
 8004ba0:	48000800 	.word	0x48000800
 8004ba4:	48000c00 	.word	0x48000c00
 8004ba8:	48001000 	.word	0x48001000
 8004bac:	48001400 	.word	0x48001400
 8004bb0:	40010400 	.word	0x40010400

08004bb4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004bb4:	b480      	push	{r7}
 8004bb6:	b083      	sub	sp, #12
 8004bb8:	af00      	add	r7, sp, #0
 8004bba:	6078      	str	r0, [r7, #4]
 8004bbc:	460b      	mov	r3, r1
 8004bbe:	807b      	strh	r3, [r7, #2]
 8004bc0:	4613      	mov	r3, r2
 8004bc2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004bc4:	787b      	ldrb	r3, [r7, #1]
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d003      	beq.n	8004bd2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004bca:	887a      	ldrh	r2, [r7, #2]
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004bd0:	e002      	b.n	8004bd8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004bd2:	887a      	ldrh	r2, [r7, #2]
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004bd8:	bf00      	nop
 8004bda:	370c      	adds	r7, #12
 8004bdc:	46bd      	mov	sp, r7
 8004bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be2:	4770      	bx	lr

08004be4 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004be4:	b480      	push	{r7}
 8004be6:	b085      	sub	sp, #20
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	6078      	str	r0, [r7, #4]
 8004bec:	460b      	mov	r3, r1
 8004bee:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	695b      	ldr	r3, [r3, #20]
 8004bf4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004bf6:	887a      	ldrh	r2, [r7, #2]
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	4013      	ands	r3, r2
 8004bfc:	041a      	lsls	r2, r3, #16
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	43d9      	mvns	r1, r3
 8004c02:	887b      	ldrh	r3, [r7, #2]
 8004c04:	400b      	ands	r3, r1
 8004c06:	431a      	orrs	r2, r3
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	619a      	str	r2, [r3, #24]
}
 8004c0c:	bf00      	nop
 8004c0e:	3714      	adds	r7, #20
 8004c10:	46bd      	mov	sp, r7
 8004c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c16:	4770      	bx	lr

08004c18 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004c18:	b580      	push	{r7, lr}
 8004c1a:	b082      	sub	sp, #8
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	4603      	mov	r3, r0
 8004c20:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004c22:	4b08      	ldr	r3, [pc, #32]	@ (8004c44 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004c24:	695a      	ldr	r2, [r3, #20]
 8004c26:	88fb      	ldrh	r3, [r7, #6]
 8004c28:	4013      	ands	r3, r2
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d006      	beq.n	8004c3c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004c2e:	4a05      	ldr	r2, [pc, #20]	@ (8004c44 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004c30:	88fb      	ldrh	r3, [r7, #6]
 8004c32:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004c34:	88fb      	ldrh	r3, [r7, #6]
 8004c36:	4618      	mov	r0, r3
 8004c38:	f000 f806 	bl	8004c48 <HAL_GPIO_EXTI_Callback>
  }
}
 8004c3c:	bf00      	nop
 8004c3e:	3708      	adds	r7, #8
 8004c40:	46bd      	mov	sp, r7
 8004c42:	bd80      	pop	{r7, pc}
 8004c44:	40010400 	.word	0x40010400

08004c48 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004c48:	b480      	push	{r7}
 8004c4a:	b083      	sub	sp, #12
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	4603      	mov	r3, r0
 8004c50:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8004c52:	bf00      	nop
 8004c54:	370c      	adds	r7, #12
 8004c56:	46bd      	mov	sp, r7
 8004c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5c:	4770      	bx	lr
	...

08004c60 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004c60:	b480      	push	{r7}
 8004c62:	b085      	sub	sp, #20
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d141      	bne.n	8004cf2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004c6e:	4b4b      	ldr	r3, [pc, #300]	@ (8004d9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004c76:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c7a:	d131      	bne.n	8004ce0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004c7c:	4b47      	ldr	r3, [pc, #284]	@ (8004d9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004c82:	4a46      	ldr	r2, [pc, #280]	@ (8004d9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c84:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004c88:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004c8c:	4b43      	ldr	r3, [pc, #268]	@ (8004d9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004c94:	4a41      	ldr	r2, [pc, #260]	@ (8004d9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c96:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004c9a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004c9c:	4b40      	ldr	r3, [pc, #256]	@ (8004da0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	2232      	movs	r2, #50	@ 0x32
 8004ca2:	fb02 f303 	mul.w	r3, r2, r3
 8004ca6:	4a3f      	ldr	r2, [pc, #252]	@ (8004da4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004ca8:	fba2 2303 	umull	r2, r3, r2, r3
 8004cac:	0c9b      	lsrs	r3, r3, #18
 8004cae:	3301      	adds	r3, #1
 8004cb0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004cb2:	e002      	b.n	8004cba <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	3b01      	subs	r3, #1
 8004cb8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004cba:	4b38      	ldr	r3, [pc, #224]	@ (8004d9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004cbc:	695b      	ldr	r3, [r3, #20]
 8004cbe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004cc2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004cc6:	d102      	bne.n	8004cce <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d1f2      	bne.n	8004cb4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004cce:	4b33      	ldr	r3, [pc, #204]	@ (8004d9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004cd0:	695b      	ldr	r3, [r3, #20]
 8004cd2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004cd6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004cda:	d158      	bne.n	8004d8e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004cdc:	2303      	movs	r3, #3
 8004cde:	e057      	b.n	8004d90 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004ce0:	4b2e      	ldr	r3, [pc, #184]	@ (8004d9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ce2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004ce6:	4a2d      	ldr	r2, [pc, #180]	@ (8004d9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ce8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004cec:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004cf0:	e04d      	b.n	8004d8e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004cf8:	d141      	bne.n	8004d7e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004cfa:	4b28      	ldr	r3, [pc, #160]	@ (8004d9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004d02:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d06:	d131      	bne.n	8004d6c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004d08:	4b24      	ldr	r3, [pc, #144]	@ (8004d9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004d0e:	4a23      	ldr	r2, [pc, #140]	@ (8004d9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d14:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004d18:	4b20      	ldr	r3, [pc, #128]	@ (8004d9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004d20:	4a1e      	ldr	r2, [pc, #120]	@ (8004d9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d22:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004d26:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004d28:	4b1d      	ldr	r3, [pc, #116]	@ (8004da0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	2232      	movs	r2, #50	@ 0x32
 8004d2e:	fb02 f303 	mul.w	r3, r2, r3
 8004d32:	4a1c      	ldr	r2, [pc, #112]	@ (8004da4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004d34:	fba2 2303 	umull	r2, r3, r2, r3
 8004d38:	0c9b      	lsrs	r3, r3, #18
 8004d3a:	3301      	adds	r3, #1
 8004d3c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004d3e:	e002      	b.n	8004d46 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	3b01      	subs	r3, #1
 8004d44:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004d46:	4b15      	ldr	r3, [pc, #84]	@ (8004d9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d48:	695b      	ldr	r3, [r3, #20]
 8004d4a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d4e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d52:	d102      	bne.n	8004d5a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d1f2      	bne.n	8004d40 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004d5a:	4b10      	ldr	r3, [pc, #64]	@ (8004d9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d5c:	695b      	ldr	r3, [r3, #20]
 8004d5e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d62:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d66:	d112      	bne.n	8004d8e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004d68:	2303      	movs	r3, #3
 8004d6a:	e011      	b.n	8004d90 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004d6c:	4b0b      	ldr	r3, [pc, #44]	@ (8004d9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004d72:	4a0a      	ldr	r2, [pc, #40]	@ (8004d9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d74:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d78:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004d7c:	e007      	b.n	8004d8e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004d7e:	4b07      	ldr	r3, [pc, #28]	@ (8004d9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004d86:	4a05      	ldr	r2, [pc, #20]	@ (8004d9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d88:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004d8c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8004d8e:	2300      	movs	r3, #0
}
 8004d90:	4618      	mov	r0, r3
 8004d92:	3714      	adds	r7, #20
 8004d94:	46bd      	mov	sp, r7
 8004d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9a:	4770      	bx	lr
 8004d9c:	40007000 	.word	0x40007000
 8004da0:	20000000 	.word	0x20000000
 8004da4:	431bde83 	.word	0x431bde83

08004da8 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8004da8:	b480      	push	{r7}
 8004daa:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8004dac:	4b05      	ldr	r3, [pc, #20]	@ (8004dc4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004dae:	689b      	ldr	r3, [r3, #8]
 8004db0:	4a04      	ldr	r2, [pc, #16]	@ (8004dc4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004db2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004db6:	6093      	str	r3, [r2, #8]
}
 8004db8:	bf00      	nop
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc0:	4770      	bx	lr
 8004dc2:	bf00      	nop
 8004dc4:	40007000 	.word	0x40007000

08004dc8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	b088      	sub	sp, #32
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d101      	bne.n	8004dda <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004dd6:	2301      	movs	r3, #1
 8004dd8:	e2fe      	b.n	80053d8 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f003 0301 	and.w	r3, r3, #1
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d075      	beq.n	8004ed2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004de6:	4b97      	ldr	r3, [pc, #604]	@ (8005044 <HAL_RCC_OscConfig+0x27c>)
 8004de8:	689b      	ldr	r3, [r3, #8]
 8004dea:	f003 030c 	and.w	r3, r3, #12
 8004dee:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004df0:	4b94      	ldr	r3, [pc, #592]	@ (8005044 <HAL_RCC_OscConfig+0x27c>)
 8004df2:	68db      	ldr	r3, [r3, #12]
 8004df4:	f003 0303 	and.w	r3, r3, #3
 8004df8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8004dfa:	69bb      	ldr	r3, [r7, #24]
 8004dfc:	2b0c      	cmp	r3, #12
 8004dfe:	d102      	bne.n	8004e06 <HAL_RCC_OscConfig+0x3e>
 8004e00:	697b      	ldr	r3, [r7, #20]
 8004e02:	2b03      	cmp	r3, #3
 8004e04:	d002      	beq.n	8004e0c <HAL_RCC_OscConfig+0x44>
 8004e06:	69bb      	ldr	r3, [r7, #24]
 8004e08:	2b08      	cmp	r3, #8
 8004e0a:	d10b      	bne.n	8004e24 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e0c:	4b8d      	ldr	r3, [pc, #564]	@ (8005044 <HAL_RCC_OscConfig+0x27c>)
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d05b      	beq.n	8004ed0 <HAL_RCC_OscConfig+0x108>
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	685b      	ldr	r3, [r3, #4]
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d157      	bne.n	8004ed0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004e20:	2301      	movs	r3, #1
 8004e22:	e2d9      	b.n	80053d8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	685b      	ldr	r3, [r3, #4]
 8004e28:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e2c:	d106      	bne.n	8004e3c <HAL_RCC_OscConfig+0x74>
 8004e2e:	4b85      	ldr	r3, [pc, #532]	@ (8005044 <HAL_RCC_OscConfig+0x27c>)
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	4a84      	ldr	r2, [pc, #528]	@ (8005044 <HAL_RCC_OscConfig+0x27c>)
 8004e34:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e38:	6013      	str	r3, [r2, #0]
 8004e3a:	e01d      	b.n	8004e78 <HAL_RCC_OscConfig+0xb0>
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	685b      	ldr	r3, [r3, #4]
 8004e40:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004e44:	d10c      	bne.n	8004e60 <HAL_RCC_OscConfig+0x98>
 8004e46:	4b7f      	ldr	r3, [pc, #508]	@ (8005044 <HAL_RCC_OscConfig+0x27c>)
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	4a7e      	ldr	r2, [pc, #504]	@ (8005044 <HAL_RCC_OscConfig+0x27c>)
 8004e4c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004e50:	6013      	str	r3, [r2, #0]
 8004e52:	4b7c      	ldr	r3, [pc, #496]	@ (8005044 <HAL_RCC_OscConfig+0x27c>)
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	4a7b      	ldr	r2, [pc, #492]	@ (8005044 <HAL_RCC_OscConfig+0x27c>)
 8004e58:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e5c:	6013      	str	r3, [r2, #0]
 8004e5e:	e00b      	b.n	8004e78 <HAL_RCC_OscConfig+0xb0>
 8004e60:	4b78      	ldr	r3, [pc, #480]	@ (8005044 <HAL_RCC_OscConfig+0x27c>)
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	4a77      	ldr	r2, [pc, #476]	@ (8005044 <HAL_RCC_OscConfig+0x27c>)
 8004e66:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004e6a:	6013      	str	r3, [r2, #0]
 8004e6c:	4b75      	ldr	r3, [pc, #468]	@ (8005044 <HAL_RCC_OscConfig+0x27c>)
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	4a74      	ldr	r2, [pc, #464]	@ (8005044 <HAL_RCC_OscConfig+0x27c>)
 8004e72:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004e76:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	685b      	ldr	r3, [r3, #4]
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d013      	beq.n	8004ea8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e80:	f7fd ff86 	bl	8002d90 <HAL_GetTick>
 8004e84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004e86:	e008      	b.n	8004e9a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e88:	f7fd ff82 	bl	8002d90 <HAL_GetTick>
 8004e8c:	4602      	mov	r2, r0
 8004e8e:	693b      	ldr	r3, [r7, #16]
 8004e90:	1ad3      	subs	r3, r2, r3
 8004e92:	2b64      	cmp	r3, #100	@ 0x64
 8004e94:	d901      	bls.n	8004e9a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004e96:	2303      	movs	r3, #3
 8004e98:	e29e      	b.n	80053d8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004e9a:	4b6a      	ldr	r3, [pc, #424]	@ (8005044 <HAL_RCC_OscConfig+0x27c>)
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d0f0      	beq.n	8004e88 <HAL_RCC_OscConfig+0xc0>
 8004ea6:	e014      	b.n	8004ed2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ea8:	f7fd ff72 	bl	8002d90 <HAL_GetTick>
 8004eac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004eae:	e008      	b.n	8004ec2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004eb0:	f7fd ff6e 	bl	8002d90 <HAL_GetTick>
 8004eb4:	4602      	mov	r2, r0
 8004eb6:	693b      	ldr	r3, [r7, #16]
 8004eb8:	1ad3      	subs	r3, r2, r3
 8004eba:	2b64      	cmp	r3, #100	@ 0x64
 8004ebc:	d901      	bls.n	8004ec2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004ebe:	2303      	movs	r3, #3
 8004ec0:	e28a      	b.n	80053d8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004ec2:	4b60      	ldr	r3, [pc, #384]	@ (8005044 <HAL_RCC_OscConfig+0x27c>)
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d1f0      	bne.n	8004eb0 <HAL_RCC_OscConfig+0xe8>
 8004ece:	e000      	b.n	8004ed2 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ed0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	f003 0302 	and.w	r3, r3, #2
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d075      	beq.n	8004fca <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004ede:	4b59      	ldr	r3, [pc, #356]	@ (8005044 <HAL_RCC_OscConfig+0x27c>)
 8004ee0:	689b      	ldr	r3, [r3, #8]
 8004ee2:	f003 030c 	and.w	r3, r3, #12
 8004ee6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004ee8:	4b56      	ldr	r3, [pc, #344]	@ (8005044 <HAL_RCC_OscConfig+0x27c>)
 8004eea:	68db      	ldr	r3, [r3, #12]
 8004eec:	f003 0303 	and.w	r3, r3, #3
 8004ef0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8004ef2:	69bb      	ldr	r3, [r7, #24]
 8004ef4:	2b0c      	cmp	r3, #12
 8004ef6:	d102      	bne.n	8004efe <HAL_RCC_OscConfig+0x136>
 8004ef8:	697b      	ldr	r3, [r7, #20]
 8004efa:	2b02      	cmp	r3, #2
 8004efc:	d002      	beq.n	8004f04 <HAL_RCC_OscConfig+0x13c>
 8004efe:	69bb      	ldr	r3, [r7, #24]
 8004f00:	2b04      	cmp	r3, #4
 8004f02:	d11f      	bne.n	8004f44 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004f04:	4b4f      	ldr	r3, [pc, #316]	@ (8005044 <HAL_RCC_OscConfig+0x27c>)
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d005      	beq.n	8004f1c <HAL_RCC_OscConfig+0x154>
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	68db      	ldr	r3, [r3, #12]
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d101      	bne.n	8004f1c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8004f18:	2301      	movs	r3, #1
 8004f1a:	e25d      	b.n	80053d8 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f1c:	4b49      	ldr	r3, [pc, #292]	@ (8005044 <HAL_RCC_OscConfig+0x27c>)
 8004f1e:	685b      	ldr	r3, [r3, #4]
 8004f20:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	691b      	ldr	r3, [r3, #16]
 8004f28:	061b      	lsls	r3, r3, #24
 8004f2a:	4946      	ldr	r1, [pc, #280]	@ (8005044 <HAL_RCC_OscConfig+0x27c>)
 8004f2c:	4313      	orrs	r3, r2
 8004f2e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004f30:	4b45      	ldr	r3, [pc, #276]	@ (8005048 <HAL_RCC_OscConfig+0x280>)
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	4618      	mov	r0, r3
 8004f36:	f7fc fcaf 	bl	8001898 <HAL_InitTick>
 8004f3a:	4603      	mov	r3, r0
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d043      	beq.n	8004fc8 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8004f40:	2301      	movs	r3, #1
 8004f42:	e249      	b.n	80053d8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	68db      	ldr	r3, [r3, #12]
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d023      	beq.n	8004f94 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004f4c:	4b3d      	ldr	r3, [pc, #244]	@ (8005044 <HAL_RCC_OscConfig+0x27c>)
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	4a3c      	ldr	r2, [pc, #240]	@ (8005044 <HAL_RCC_OscConfig+0x27c>)
 8004f52:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f56:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f58:	f7fd ff1a 	bl	8002d90 <HAL_GetTick>
 8004f5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004f5e:	e008      	b.n	8004f72 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004f60:	f7fd ff16 	bl	8002d90 <HAL_GetTick>
 8004f64:	4602      	mov	r2, r0
 8004f66:	693b      	ldr	r3, [r7, #16]
 8004f68:	1ad3      	subs	r3, r2, r3
 8004f6a:	2b02      	cmp	r3, #2
 8004f6c:	d901      	bls.n	8004f72 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8004f6e:	2303      	movs	r3, #3
 8004f70:	e232      	b.n	80053d8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004f72:	4b34      	ldr	r3, [pc, #208]	@ (8005044 <HAL_RCC_OscConfig+0x27c>)
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d0f0      	beq.n	8004f60 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f7e:	4b31      	ldr	r3, [pc, #196]	@ (8005044 <HAL_RCC_OscConfig+0x27c>)
 8004f80:	685b      	ldr	r3, [r3, #4]
 8004f82:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	691b      	ldr	r3, [r3, #16]
 8004f8a:	061b      	lsls	r3, r3, #24
 8004f8c:	492d      	ldr	r1, [pc, #180]	@ (8005044 <HAL_RCC_OscConfig+0x27c>)
 8004f8e:	4313      	orrs	r3, r2
 8004f90:	604b      	str	r3, [r1, #4]
 8004f92:	e01a      	b.n	8004fca <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004f94:	4b2b      	ldr	r3, [pc, #172]	@ (8005044 <HAL_RCC_OscConfig+0x27c>)
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	4a2a      	ldr	r2, [pc, #168]	@ (8005044 <HAL_RCC_OscConfig+0x27c>)
 8004f9a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004f9e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fa0:	f7fd fef6 	bl	8002d90 <HAL_GetTick>
 8004fa4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004fa6:	e008      	b.n	8004fba <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004fa8:	f7fd fef2 	bl	8002d90 <HAL_GetTick>
 8004fac:	4602      	mov	r2, r0
 8004fae:	693b      	ldr	r3, [r7, #16]
 8004fb0:	1ad3      	subs	r3, r2, r3
 8004fb2:	2b02      	cmp	r3, #2
 8004fb4:	d901      	bls.n	8004fba <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8004fb6:	2303      	movs	r3, #3
 8004fb8:	e20e      	b.n	80053d8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004fba:	4b22      	ldr	r3, [pc, #136]	@ (8005044 <HAL_RCC_OscConfig+0x27c>)
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d1f0      	bne.n	8004fa8 <HAL_RCC_OscConfig+0x1e0>
 8004fc6:	e000      	b.n	8004fca <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004fc8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f003 0308 	and.w	r3, r3, #8
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d041      	beq.n	800505a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	695b      	ldr	r3, [r3, #20]
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d01c      	beq.n	8005018 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004fde:	4b19      	ldr	r3, [pc, #100]	@ (8005044 <HAL_RCC_OscConfig+0x27c>)
 8004fe0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004fe4:	4a17      	ldr	r2, [pc, #92]	@ (8005044 <HAL_RCC_OscConfig+0x27c>)
 8004fe6:	f043 0301 	orr.w	r3, r3, #1
 8004fea:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fee:	f7fd fecf 	bl	8002d90 <HAL_GetTick>
 8004ff2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004ff4:	e008      	b.n	8005008 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ff6:	f7fd fecb 	bl	8002d90 <HAL_GetTick>
 8004ffa:	4602      	mov	r2, r0
 8004ffc:	693b      	ldr	r3, [r7, #16]
 8004ffe:	1ad3      	subs	r3, r2, r3
 8005000:	2b02      	cmp	r3, #2
 8005002:	d901      	bls.n	8005008 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005004:	2303      	movs	r3, #3
 8005006:	e1e7      	b.n	80053d8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005008:	4b0e      	ldr	r3, [pc, #56]	@ (8005044 <HAL_RCC_OscConfig+0x27c>)
 800500a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800500e:	f003 0302 	and.w	r3, r3, #2
 8005012:	2b00      	cmp	r3, #0
 8005014:	d0ef      	beq.n	8004ff6 <HAL_RCC_OscConfig+0x22e>
 8005016:	e020      	b.n	800505a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005018:	4b0a      	ldr	r3, [pc, #40]	@ (8005044 <HAL_RCC_OscConfig+0x27c>)
 800501a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800501e:	4a09      	ldr	r2, [pc, #36]	@ (8005044 <HAL_RCC_OscConfig+0x27c>)
 8005020:	f023 0301 	bic.w	r3, r3, #1
 8005024:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005028:	f7fd feb2 	bl	8002d90 <HAL_GetTick>
 800502c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800502e:	e00d      	b.n	800504c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005030:	f7fd feae 	bl	8002d90 <HAL_GetTick>
 8005034:	4602      	mov	r2, r0
 8005036:	693b      	ldr	r3, [r7, #16]
 8005038:	1ad3      	subs	r3, r2, r3
 800503a:	2b02      	cmp	r3, #2
 800503c:	d906      	bls.n	800504c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800503e:	2303      	movs	r3, #3
 8005040:	e1ca      	b.n	80053d8 <HAL_RCC_OscConfig+0x610>
 8005042:	bf00      	nop
 8005044:	40021000 	.word	0x40021000
 8005048:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800504c:	4b8c      	ldr	r3, [pc, #560]	@ (8005280 <HAL_RCC_OscConfig+0x4b8>)
 800504e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005052:	f003 0302 	and.w	r3, r3, #2
 8005056:	2b00      	cmp	r3, #0
 8005058:	d1ea      	bne.n	8005030 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	f003 0304 	and.w	r3, r3, #4
 8005062:	2b00      	cmp	r3, #0
 8005064:	f000 80a6 	beq.w	80051b4 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005068:	2300      	movs	r3, #0
 800506a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800506c:	4b84      	ldr	r3, [pc, #528]	@ (8005280 <HAL_RCC_OscConfig+0x4b8>)
 800506e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005070:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005074:	2b00      	cmp	r3, #0
 8005076:	d101      	bne.n	800507c <HAL_RCC_OscConfig+0x2b4>
 8005078:	2301      	movs	r3, #1
 800507a:	e000      	b.n	800507e <HAL_RCC_OscConfig+0x2b6>
 800507c:	2300      	movs	r3, #0
 800507e:	2b00      	cmp	r3, #0
 8005080:	d00d      	beq.n	800509e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005082:	4b7f      	ldr	r3, [pc, #508]	@ (8005280 <HAL_RCC_OscConfig+0x4b8>)
 8005084:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005086:	4a7e      	ldr	r2, [pc, #504]	@ (8005280 <HAL_RCC_OscConfig+0x4b8>)
 8005088:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800508c:	6593      	str	r3, [r2, #88]	@ 0x58
 800508e:	4b7c      	ldr	r3, [pc, #496]	@ (8005280 <HAL_RCC_OscConfig+0x4b8>)
 8005090:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005092:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005096:	60fb      	str	r3, [r7, #12]
 8005098:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800509a:	2301      	movs	r3, #1
 800509c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800509e:	4b79      	ldr	r3, [pc, #484]	@ (8005284 <HAL_RCC_OscConfig+0x4bc>)
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d118      	bne.n	80050dc <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80050aa:	4b76      	ldr	r3, [pc, #472]	@ (8005284 <HAL_RCC_OscConfig+0x4bc>)
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	4a75      	ldr	r2, [pc, #468]	@ (8005284 <HAL_RCC_OscConfig+0x4bc>)
 80050b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80050b4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80050b6:	f7fd fe6b 	bl	8002d90 <HAL_GetTick>
 80050ba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80050bc:	e008      	b.n	80050d0 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80050be:	f7fd fe67 	bl	8002d90 <HAL_GetTick>
 80050c2:	4602      	mov	r2, r0
 80050c4:	693b      	ldr	r3, [r7, #16]
 80050c6:	1ad3      	subs	r3, r2, r3
 80050c8:	2b02      	cmp	r3, #2
 80050ca:	d901      	bls.n	80050d0 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80050cc:	2303      	movs	r3, #3
 80050ce:	e183      	b.n	80053d8 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80050d0:	4b6c      	ldr	r3, [pc, #432]	@ (8005284 <HAL_RCC_OscConfig+0x4bc>)
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d0f0      	beq.n	80050be <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	689b      	ldr	r3, [r3, #8]
 80050e0:	2b01      	cmp	r3, #1
 80050e2:	d108      	bne.n	80050f6 <HAL_RCC_OscConfig+0x32e>
 80050e4:	4b66      	ldr	r3, [pc, #408]	@ (8005280 <HAL_RCC_OscConfig+0x4b8>)
 80050e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050ea:	4a65      	ldr	r2, [pc, #404]	@ (8005280 <HAL_RCC_OscConfig+0x4b8>)
 80050ec:	f043 0301 	orr.w	r3, r3, #1
 80050f0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80050f4:	e024      	b.n	8005140 <HAL_RCC_OscConfig+0x378>
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	689b      	ldr	r3, [r3, #8]
 80050fa:	2b05      	cmp	r3, #5
 80050fc:	d110      	bne.n	8005120 <HAL_RCC_OscConfig+0x358>
 80050fe:	4b60      	ldr	r3, [pc, #384]	@ (8005280 <HAL_RCC_OscConfig+0x4b8>)
 8005100:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005104:	4a5e      	ldr	r2, [pc, #376]	@ (8005280 <HAL_RCC_OscConfig+0x4b8>)
 8005106:	f043 0304 	orr.w	r3, r3, #4
 800510a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800510e:	4b5c      	ldr	r3, [pc, #368]	@ (8005280 <HAL_RCC_OscConfig+0x4b8>)
 8005110:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005114:	4a5a      	ldr	r2, [pc, #360]	@ (8005280 <HAL_RCC_OscConfig+0x4b8>)
 8005116:	f043 0301 	orr.w	r3, r3, #1
 800511a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800511e:	e00f      	b.n	8005140 <HAL_RCC_OscConfig+0x378>
 8005120:	4b57      	ldr	r3, [pc, #348]	@ (8005280 <HAL_RCC_OscConfig+0x4b8>)
 8005122:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005126:	4a56      	ldr	r2, [pc, #344]	@ (8005280 <HAL_RCC_OscConfig+0x4b8>)
 8005128:	f023 0301 	bic.w	r3, r3, #1
 800512c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005130:	4b53      	ldr	r3, [pc, #332]	@ (8005280 <HAL_RCC_OscConfig+0x4b8>)
 8005132:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005136:	4a52      	ldr	r2, [pc, #328]	@ (8005280 <HAL_RCC_OscConfig+0x4b8>)
 8005138:	f023 0304 	bic.w	r3, r3, #4
 800513c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	689b      	ldr	r3, [r3, #8]
 8005144:	2b00      	cmp	r3, #0
 8005146:	d016      	beq.n	8005176 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005148:	f7fd fe22 	bl	8002d90 <HAL_GetTick>
 800514c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800514e:	e00a      	b.n	8005166 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005150:	f7fd fe1e 	bl	8002d90 <HAL_GetTick>
 8005154:	4602      	mov	r2, r0
 8005156:	693b      	ldr	r3, [r7, #16]
 8005158:	1ad3      	subs	r3, r2, r3
 800515a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800515e:	4293      	cmp	r3, r2
 8005160:	d901      	bls.n	8005166 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8005162:	2303      	movs	r3, #3
 8005164:	e138      	b.n	80053d8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005166:	4b46      	ldr	r3, [pc, #280]	@ (8005280 <HAL_RCC_OscConfig+0x4b8>)
 8005168:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800516c:	f003 0302 	and.w	r3, r3, #2
 8005170:	2b00      	cmp	r3, #0
 8005172:	d0ed      	beq.n	8005150 <HAL_RCC_OscConfig+0x388>
 8005174:	e015      	b.n	80051a2 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005176:	f7fd fe0b 	bl	8002d90 <HAL_GetTick>
 800517a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800517c:	e00a      	b.n	8005194 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800517e:	f7fd fe07 	bl	8002d90 <HAL_GetTick>
 8005182:	4602      	mov	r2, r0
 8005184:	693b      	ldr	r3, [r7, #16]
 8005186:	1ad3      	subs	r3, r2, r3
 8005188:	f241 3288 	movw	r2, #5000	@ 0x1388
 800518c:	4293      	cmp	r3, r2
 800518e:	d901      	bls.n	8005194 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8005190:	2303      	movs	r3, #3
 8005192:	e121      	b.n	80053d8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005194:	4b3a      	ldr	r3, [pc, #232]	@ (8005280 <HAL_RCC_OscConfig+0x4b8>)
 8005196:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800519a:	f003 0302 	and.w	r3, r3, #2
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d1ed      	bne.n	800517e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80051a2:	7ffb      	ldrb	r3, [r7, #31]
 80051a4:	2b01      	cmp	r3, #1
 80051a6:	d105      	bne.n	80051b4 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80051a8:	4b35      	ldr	r3, [pc, #212]	@ (8005280 <HAL_RCC_OscConfig+0x4b8>)
 80051aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051ac:	4a34      	ldr	r2, [pc, #208]	@ (8005280 <HAL_RCC_OscConfig+0x4b8>)
 80051ae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80051b2:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f003 0320 	and.w	r3, r3, #32
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d03c      	beq.n	800523a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	699b      	ldr	r3, [r3, #24]
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d01c      	beq.n	8005202 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80051c8:	4b2d      	ldr	r3, [pc, #180]	@ (8005280 <HAL_RCC_OscConfig+0x4b8>)
 80051ca:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80051ce:	4a2c      	ldr	r2, [pc, #176]	@ (8005280 <HAL_RCC_OscConfig+0x4b8>)
 80051d0:	f043 0301 	orr.w	r3, r3, #1
 80051d4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80051d8:	f7fd fdda 	bl	8002d90 <HAL_GetTick>
 80051dc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80051de:	e008      	b.n	80051f2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80051e0:	f7fd fdd6 	bl	8002d90 <HAL_GetTick>
 80051e4:	4602      	mov	r2, r0
 80051e6:	693b      	ldr	r3, [r7, #16]
 80051e8:	1ad3      	subs	r3, r2, r3
 80051ea:	2b02      	cmp	r3, #2
 80051ec:	d901      	bls.n	80051f2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80051ee:	2303      	movs	r3, #3
 80051f0:	e0f2      	b.n	80053d8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80051f2:	4b23      	ldr	r3, [pc, #140]	@ (8005280 <HAL_RCC_OscConfig+0x4b8>)
 80051f4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80051f8:	f003 0302 	and.w	r3, r3, #2
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d0ef      	beq.n	80051e0 <HAL_RCC_OscConfig+0x418>
 8005200:	e01b      	b.n	800523a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005202:	4b1f      	ldr	r3, [pc, #124]	@ (8005280 <HAL_RCC_OscConfig+0x4b8>)
 8005204:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005208:	4a1d      	ldr	r2, [pc, #116]	@ (8005280 <HAL_RCC_OscConfig+0x4b8>)
 800520a:	f023 0301 	bic.w	r3, r3, #1
 800520e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005212:	f7fd fdbd 	bl	8002d90 <HAL_GetTick>
 8005216:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005218:	e008      	b.n	800522c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800521a:	f7fd fdb9 	bl	8002d90 <HAL_GetTick>
 800521e:	4602      	mov	r2, r0
 8005220:	693b      	ldr	r3, [r7, #16]
 8005222:	1ad3      	subs	r3, r2, r3
 8005224:	2b02      	cmp	r3, #2
 8005226:	d901      	bls.n	800522c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8005228:	2303      	movs	r3, #3
 800522a:	e0d5      	b.n	80053d8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800522c:	4b14      	ldr	r3, [pc, #80]	@ (8005280 <HAL_RCC_OscConfig+0x4b8>)
 800522e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005232:	f003 0302 	and.w	r3, r3, #2
 8005236:	2b00      	cmp	r3, #0
 8005238:	d1ef      	bne.n	800521a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	69db      	ldr	r3, [r3, #28]
 800523e:	2b00      	cmp	r3, #0
 8005240:	f000 80c9 	beq.w	80053d6 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005244:	4b0e      	ldr	r3, [pc, #56]	@ (8005280 <HAL_RCC_OscConfig+0x4b8>)
 8005246:	689b      	ldr	r3, [r3, #8]
 8005248:	f003 030c 	and.w	r3, r3, #12
 800524c:	2b0c      	cmp	r3, #12
 800524e:	f000 8083 	beq.w	8005358 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	69db      	ldr	r3, [r3, #28]
 8005256:	2b02      	cmp	r3, #2
 8005258:	d15e      	bne.n	8005318 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800525a:	4b09      	ldr	r3, [pc, #36]	@ (8005280 <HAL_RCC_OscConfig+0x4b8>)
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	4a08      	ldr	r2, [pc, #32]	@ (8005280 <HAL_RCC_OscConfig+0x4b8>)
 8005260:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005264:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005266:	f7fd fd93 	bl	8002d90 <HAL_GetTick>
 800526a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800526c:	e00c      	b.n	8005288 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800526e:	f7fd fd8f 	bl	8002d90 <HAL_GetTick>
 8005272:	4602      	mov	r2, r0
 8005274:	693b      	ldr	r3, [r7, #16]
 8005276:	1ad3      	subs	r3, r2, r3
 8005278:	2b02      	cmp	r3, #2
 800527a:	d905      	bls.n	8005288 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800527c:	2303      	movs	r3, #3
 800527e:	e0ab      	b.n	80053d8 <HAL_RCC_OscConfig+0x610>
 8005280:	40021000 	.word	0x40021000
 8005284:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005288:	4b55      	ldr	r3, [pc, #340]	@ (80053e0 <HAL_RCC_OscConfig+0x618>)
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005290:	2b00      	cmp	r3, #0
 8005292:	d1ec      	bne.n	800526e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005294:	4b52      	ldr	r3, [pc, #328]	@ (80053e0 <HAL_RCC_OscConfig+0x618>)
 8005296:	68da      	ldr	r2, [r3, #12]
 8005298:	4b52      	ldr	r3, [pc, #328]	@ (80053e4 <HAL_RCC_OscConfig+0x61c>)
 800529a:	4013      	ands	r3, r2
 800529c:	687a      	ldr	r2, [r7, #4]
 800529e:	6a11      	ldr	r1, [r2, #32]
 80052a0:	687a      	ldr	r2, [r7, #4]
 80052a2:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80052a4:	3a01      	subs	r2, #1
 80052a6:	0112      	lsls	r2, r2, #4
 80052a8:	4311      	orrs	r1, r2
 80052aa:	687a      	ldr	r2, [r7, #4]
 80052ac:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80052ae:	0212      	lsls	r2, r2, #8
 80052b0:	4311      	orrs	r1, r2
 80052b2:	687a      	ldr	r2, [r7, #4]
 80052b4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80052b6:	0852      	lsrs	r2, r2, #1
 80052b8:	3a01      	subs	r2, #1
 80052ba:	0552      	lsls	r2, r2, #21
 80052bc:	4311      	orrs	r1, r2
 80052be:	687a      	ldr	r2, [r7, #4]
 80052c0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80052c2:	0852      	lsrs	r2, r2, #1
 80052c4:	3a01      	subs	r2, #1
 80052c6:	0652      	lsls	r2, r2, #25
 80052c8:	4311      	orrs	r1, r2
 80052ca:	687a      	ldr	r2, [r7, #4]
 80052cc:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80052ce:	06d2      	lsls	r2, r2, #27
 80052d0:	430a      	orrs	r2, r1
 80052d2:	4943      	ldr	r1, [pc, #268]	@ (80053e0 <HAL_RCC_OscConfig+0x618>)
 80052d4:	4313      	orrs	r3, r2
 80052d6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80052d8:	4b41      	ldr	r3, [pc, #260]	@ (80053e0 <HAL_RCC_OscConfig+0x618>)
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	4a40      	ldr	r2, [pc, #256]	@ (80053e0 <HAL_RCC_OscConfig+0x618>)
 80052de:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80052e2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80052e4:	4b3e      	ldr	r3, [pc, #248]	@ (80053e0 <HAL_RCC_OscConfig+0x618>)
 80052e6:	68db      	ldr	r3, [r3, #12]
 80052e8:	4a3d      	ldr	r2, [pc, #244]	@ (80053e0 <HAL_RCC_OscConfig+0x618>)
 80052ea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80052ee:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052f0:	f7fd fd4e 	bl	8002d90 <HAL_GetTick>
 80052f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80052f6:	e008      	b.n	800530a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80052f8:	f7fd fd4a 	bl	8002d90 <HAL_GetTick>
 80052fc:	4602      	mov	r2, r0
 80052fe:	693b      	ldr	r3, [r7, #16]
 8005300:	1ad3      	subs	r3, r2, r3
 8005302:	2b02      	cmp	r3, #2
 8005304:	d901      	bls.n	800530a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8005306:	2303      	movs	r3, #3
 8005308:	e066      	b.n	80053d8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800530a:	4b35      	ldr	r3, [pc, #212]	@ (80053e0 <HAL_RCC_OscConfig+0x618>)
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005312:	2b00      	cmp	r3, #0
 8005314:	d0f0      	beq.n	80052f8 <HAL_RCC_OscConfig+0x530>
 8005316:	e05e      	b.n	80053d6 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005318:	4b31      	ldr	r3, [pc, #196]	@ (80053e0 <HAL_RCC_OscConfig+0x618>)
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	4a30      	ldr	r2, [pc, #192]	@ (80053e0 <HAL_RCC_OscConfig+0x618>)
 800531e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005322:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005324:	f7fd fd34 	bl	8002d90 <HAL_GetTick>
 8005328:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800532a:	e008      	b.n	800533e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800532c:	f7fd fd30 	bl	8002d90 <HAL_GetTick>
 8005330:	4602      	mov	r2, r0
 8005332:	693b      	ldr	r3, [r7, #16]
 8005334:	1ad3      	subs	r3, r2, r3
 8005336:	2b02      	cmp	r3, #2
 8005338:	d901      	bls.n	800533e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800533a:	2303      	movs	r3, #3
 800533c:	e04c      	b.n	80053d8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800533e:	4b28      	ldr	r3, [pc, #160]	@ (80053e0 <HAL_RCC_OscConfig+0x618>)
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005346:	2b00      	cmp	r3, #0
 8005348:	d1f0      	bne.n	800532c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800534a:	4b25      	ldr	r3, [pc, #148]	@ (80053e0 <HAL_RCC_OscConfig+0x618>)
 800534c:	68da      	ldr	r2, [r3, #12]
 800534e:	4924      	ldr	r1, [pc, #144]	@ (80053e0 <HAL_RCC_OscConfig+0x618>)
 8005350:	4b25      	ldr	r3, [pc, #148]	@ (80053e8 <HAL_RCC_OscConfig+0x620>)
 8005352:	4013      	ands	r3, r2
 8005354:	60cb      	str	r3, [r1, #12]
 8005356:	e03e      	b.n	80053d6 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	69db      	ldr	r3, [r3, #28]
 800535c:	2b01      	cmp	r3, #1
 800535e:	d101      	bne.n	8005364 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8005360:	2301      	movs	r3, #1
 8005362:	e039      	b.n	80053d8 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8005364:	4b1e      	ldr	r3, [pc, #120]	@ (80053e0 <HAL_RCC_OscConfig+0x618>)
 8005366:	68db      	ldr	r3, [r3, #12]
 8005368:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800536a:	697b      	ldr	r3, [r7, #20]
 800536c:	f003 0203 	and.w	r2, r3, #3
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	6a1b      	ldr	r3, [r3, #32]
 8005374:	429a      	cmp	r2, r3
 8005376:	d12c      	bne.n	80053d2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005378:	697b      	ldr	r3, [r7, #20]
 800537a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005382:	3b01      	subs	r3, #1
 8005384:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005386:	429a      	cmp	r2, r3
 8005388:	d123      	bne.n	80053d2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800538a:	697b      	ldr	r3, [r7, #20]
 800538c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005394:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005396:	429a      	cmp	r2, r3
 8005398:	d11b      	bne.n	80053d2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800539a:	697b      	ldr	r3, [r7, #20]
 800539c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053a4:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80053a6:	429a      	cmp	r2, r3
 80053a8:	d113      	bne.n	80053d2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80053aa:	697b      	ldr	r3, [r7, #20]
 80053ac:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053b4:	085b      	lsrs	r3, r3, #1
 80053b6:	3b01      	subs	r3, #1
 80053b8:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80053ba:	429a      	cmp	r2, r3
 80053bc:	d109      	bne.n	80053d2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80053be:	697b      	ldr	r3, [r7, #20]
 80053c0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80053c8:	085b      	lsrs	r3, r3, #1
 80053ca:	3b01      	subs	r3, #1
 80053cc:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80053ce:	429a      	cmp	r2, r3
 80053d0:	d001      	beq.n	80053d6 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80053d2:	2301      	movs	r3, #1
 80053d4:	e000      	b.n	80053d8 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80053d6:	2300      	movs	r3, #0
}
 80053d8:	4618      	mov	r0, r3
 80053da:	3720      	adds	r7, #32
 80053dc:	46bd      	mov	sp, r7
 80053de:	bd80      	pop	{r7, pc}
 80053e0:	40021000 	.word	0x40021000
 80053e4:	019f800c 	.word	0x019f800c
 80053e8:	feeefffc 	.word	0xfeeefffc

080053ec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80053ec:	b580      	push	{r7, lr}
 80053ee:	b086      	sub	sp, #24
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	6078      	str	r0, [r7, #4]
 80053f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80053f6:	2300      	movs	r3, #0
 80053f8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d101      	bne.n	8005404 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005400:	2301      	movs	r3, #1
 8005402:	e11e      	b.n	8005642 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005404:	4b91      	ldr	r3, [pc, #580]	@ (800564c <HAL_RCC_ClockConfig+0x260>)
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	f003 030f 	and.w	r3, r3, #15
 800540c:	683a      	ldr	r2, [r7, #0]
 800540e:	429a      	cmp	r2, r3
 8005410:	d910      	bls.n	8005434 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005412:	4b8e      	ldr	r3, [pc, #568]	@ (800564c <HAL_RCC_ClockConfig+0x260>)
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	f023 020f 	bic.w	r2, r3, #15
 800541a:	498c      	ldr	r1, [pc, #560]	@ (800564c <HAL_RCC_ClockConfig+0x260>)
 800541c:	683b      	ldr	r3, [r7, #0]
 800541e:	4313      	orrs	r3, r2
 8005420:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005422:	4b8a      	ldr	r3, [pc, #552]	@ (800564c <HAL_RCC_ClockConfig+0x260>)
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	f003 030f 	and.w	r3, r3, #15
 800542a:	683a      	ldr	r2, [r7, #0]
 800542c:	429a      	cmp	r2, r3
 800542e:	d001      	beq.n	8005434 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005430:	2301      	movs	r3, #1
 8005432:	e106      	b.n	8005642 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	f003 0301 	and.w	r3, r3, #1
 800543c:	2b00      	cmp	r3, #0
 800543e:	d073      	beq.n	8005528 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	685b      	ldr	r3, [r3, #4]
 8005444:	2b03      	cmp	r3, #3
 8005446:	d129      	bne.n	800549c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005448:	4b81      	ldr	r3, [pc, #516]	@ (8005650 <HAL_RCC_ClockConfig+0x264>)
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005450:	2b00      	cmp	r3, #0
 8005452:	d101      	bne.n	8005458 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8005454:	2301      	movs	r3, #1
 8005456:	e0f4      	b.n	8005642 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8005458:	f000 f9d0 	bl	80057fc <RCC_GetSysClockFreqFromPLLSource>
 800545c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800545e:	693b      	ldr	r3, [r7, #16]
 8005460:	4a7c      	ldr	r2, [pc, #496]	@ (8005654 <HAL_RCC_ClockConfig+0x268>)
 8005462:	4293      	cmp	r3, r2
 8005464:	d93f      	bls.n	80054e6 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005466:	4b7a      	ldr	r3, [pc, #488]	@ (8005650 <HAL_RCC_ClockConfig+0x264>)
 8005468:	689b      	ldr	r3, [r3, #8]
 800546a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800546e:	2b00      	cmp	r3, #0
 8005470:	d009      	beq.n	8005486 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800547a:	2b00      	cmp	r3, #0
 800547c:	d033      	beq.n	80054e6 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005482:	2b00      	cmp	r3, #0
 8005484:	d12f      	bne.n	80054e6 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005486:	4b72      	ldr	r3, [pc, #456]	@ (8005650 <HAL_RCC_ClockConfig+0x264>)
 8005488:	689b      	ldr	r3, [r3, #8]
 800548a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800548e:	4a70      	ldr	r2, [pc, #448]	@ (8005650 <HAL_RCC_ClockConfig+0x264>)
 8005490:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005494:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005496:	2380      	movs	r3, #128	@ 0x80
 8005498:	617b      	str	r3, [r7, #20]
 800549a:	e024      	b.n	80054e6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	685b      	ldr	r3, [r3, #4]
 80054a0:	2b02      	cmp	r3, #2
 80054a2:	d107      	bne.n	80054b4 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80054a4:	4b6a      	ldr	r3, [pc, #424]	@ (8005650 <HAL_RCC_ClockConfig+0x264>)
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d109      	bne.n	80054c4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80054b0:	2301      	movs	r3, #1
 80054b2:	e0c6      	b.n	8005642 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80054b4:	4b66      	ldr	r3, [pc, #408]	@ (8005650 <HAL_RCC_ClockConfig+0x264>)
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d101      	bne.n	80054c4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80054c0:	2301      	movs	r3, #1
 80054c2:	e0be      	b.n	8005642 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80054c4:	f000 f8ce 	bl	8005664 <HAL_RCC_GetSysClockFreq>
 80054c8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80054ca:	693b      	ldr	r3, [r7, #16]
 80054cc:	4a61      	ldr	r2, [pc, #388]	@ (8005654 <HAL_RCC_ClockConfig+0x268>)
 80054ce:	4293      	cmp	r3, r2
 80054d0:	d909      	bls.n	80054e6 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80054d2:	4b5f      	ldr	r3, [pc, #380]	@ (8005650 <HAL_RCC_ClockConfig+0x264>)
 80054d4:	689b      	ldr	r3, [r3, #8]
 80054d6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80054da:	4a5d      	ldr	r2, [pc, #372]	@ (8005650 <HAL_RCC_ClockConfig+0x264>)
 80054dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80054e0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80054e2:	2380      	movs	r3, #128	@ 0x80
 80054e4:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80054e6:	4b5a      	ldr	r3, [pc, #360]	@ (8005650 <HAL_RCC_ClockConfig+0x264>)
 80054e8:	689b      	ldr	r3, [r3, #8]
 80054ea:	f023 0203 	bic.w	r2, r3, #3
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	685b      	ldr	r3, [r3, #4]
 80054f2:	4957      	ldr	r1, [pc, #348]	@ (8005650 <HAL_RCC_ClockConfig+0x264>)
 80054f4:	4313      	orrs	r3, r2
 80054f6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80054f8:	f7fd fc4a 	bl	8002d90 <HAL_GetTick>
 80054fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80054fe:	e00a      	b.n	8005516 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005500:	f7fd fc46 	bl	8002d90 <HAL_GetTick>
 8005504:	4602      	mov	r2, r0
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	1ad3      	subs	r3, r2, r3
 800550a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800550e:	4293      	cmp	r3, r2
 8005510:	d901      	bls.n	8005516 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8005512:	2303      	movs	r3, #3
 8005514:	e095      	b.n	8005642 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005516:	4b4e      	ldr	r3, [pc, #312]	@ (8005650 <HAL_RCC_ClockConfig+0x264>)
 8005518:	689b      	ldr	r3, [r3, #8]
 800551a:	f003 020c 	and.w	r2, r3, #12
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	685b      	ldr	r3, [r3, #4]
 8005522:	009b      	lsls	r3, r3, #2
 8005524:	429a      	cmp	r2, r3
 8005526:	d1eb      	bne.n	8005500 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	f003 0302 	and.w	r3, r3, #2
 8005530:	2b00      	cmp	r3, #0
 8005532:	d023      	beq.n	800557c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	f003 0304 	and.w	r3, r3, #4
 800553c:	2b00      	cmp	r3, #0
 800553e:	d005      	beq.n	800554c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005540:	4b43      	ldr	r3, [pc, #268]	@ (8005650 <HAL_RCC_ClockConfig+0x264>)
 8005542:	689b      	ldr	r3, [r3, #8]
 8005544:	4a42      	ldr	r2, [pc, #264]	@ (8005650 <HAL_RCC_ClockConfig+0x264>)
 8005546:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800554a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	f003 0308 	and.w	r3, r3, #8
 8005554:	2b00      	cmp	r3, #0
 8005556:	d007      	beq.n	8005568 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8005558:	4b3d      	ldr	r3, [pc, #244]	@ (8005650 <HAL_RCC_ClockConfig+0x264>)
 800555a:	689b      	ldr	r3, [r3, #8]
 800555c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005560:	4a3b      	ldr	r2, [pc, #236]	@ (8005650 <HAL_RCC_ClockConfig+0x264>)
 8005562:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005566:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005568:	4b39      	ldr	r3, [pc, #228]	@ (8005650 <HAL_RCC_ClockConfig+0x264>)
 800556a:	689b      	ldr	r3, [r3, #8]
 800556c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	689b      	ldr	r3, [r3, #8]
 8005574:	4936      	ldr	r1, [pc, #216]	@ (8005650 <HAL_RCC_ClockConfig+0x264>)
 8005576:	4313      	orrs	r3, r2
 8005578:	608b      	str	r3, [r1, #8]
 800557a:	e008      	b.n	800558e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800557c:	697b      	ldr	r3, [r7, #20]
 800557e:	2b80      	cmp	r3, #128	@ 0x80
 8005580:	d105      	bne.n	800558e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005582:	4b33      	ldr	r3, [pc, #204]	@ (8005650 <HAL_RCC_ClockConfig+0x264>)
 8005584:	689b      	ldr	r3, [r3, #8]
 8005586:	4a32      	ldr	r2, [pc, #200]	@ (8005650 <HAL_RCC_ClockConfig+0x264>)
 8005588:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800558c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800558e:	4b2f      	ldr	r3, [pc, #188]	@ (800564c <HAL_RCC_ClockConfig+0x260>)
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f003 030f 	and.w	r3, r3, #15
 8005596:	683a      	ldr	r2, [r7, #0]
 8005598:	429a      	cmp	r2, r3
 800559a:	d21d      	bcs.n	80055d8 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800559c:	4b2b      	ldr	r3, [pc, #172]	@ (800564c <HAL_RCC_ClockConfig+0x260>)
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f023 020f 	bic.w	r2, r3, #15
 80055a4:	4929      	ldr	r1, [pc, #164]	@ (800564c <HAL_RCC_ClockConfig+0x260>)
 80055a6:	683b      	ldr	r3, [r7, #0]
 80055a8:	4313      	orrs	r3, r2
 80055aa:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80055ac:	f7fd fbf0 	bl	8002d90 <HAL_GetTick>
 80055b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80055b2:	e00a      	b.n	80055ca <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80055b4:	f7fd fbec 	bl	8002d90 <HAL_GetTick>
 80055b8:	4602      	mov	r2, r0
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	1ad3      	subs	r3, r2, r3
 80055be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80055c2:	4293      	cmp	r3, r2
 80055c4:	d901      	bls.n	80055ca <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80055c6:	2303      	movs	r3, #3
 80055c8:	e03b      	b.n	8005642 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80055ca:	4b20      	ldr	r3, [pc, #128]	@ (800564c <HAL_RCC_ClockConfig+0x260>)
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	f003 030f 	and.w	r3, r3, #15
 80055d2:	683a      	ldr	r2, [r7, #0]
 80055d4:	429a      	cmp	r2, r3
 80055d6:	d1ed      	bne.n	80055b4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	f003 0304 	and.w	r3, r3, #4
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d008      	beq.n	80055f6 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80055e4:	4b1a      	ldr	r3, [pc, #104]	@ (8005650 <HAL_RCC_ClockConfig+0x264>)
 80055e6:	689b      	ldr	r3, [r3, #8]
 80055e8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	68db      	ldr	r3, [r3, #12]
 80055f0:	4917      	ldr	r1, [pc, #92]	@ (8005650 <HAL_RCC_ClockConfig+0x264>)
 80055f2:	4313      	orrs	r3, r2
 80055f4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	f003 0308 	and.w	r3, r3, #8
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d009      	beq.n	8005616 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005602:	4b13      	ldr	r3, [pc, #76]	@ (8005650 <HAL_RCC_ClockConfig+0x264>)
 8005604:	689b      	ldr	r3, [r3, #8]
 8005606:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	691b      	ldr	r3, [r3, #16]
 800560e:	00db      	lsls	r3, r3, #3
 8005610:	490f      	ldr	r1, [pc, #60]	@ (8005650 <HAL_RCC_ClockConfig+0x264>)
 8005612:	4313      	orrs	r3, r2
 8005614:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005616:	f000 f825 	bl	8005664 <HAL_RCC_GetSysClockFreq>
 800561a:	4602      	mov	r2, r0
 800561c:	4b0c      	ldr	r3, [pc, #48]	@ (8005650 <HAL_RCC_ClockConfig+0x264>)
 800561e:	689b      	ldr	r3, [r3, #8]
 8005620:	091b      	lsrs	r3, r3, #4
 8005622:	f003 030f 	and.w	r3, r3, #15
 8005626:	490c      	ldr	r1, [pc, #48]	@ (8005658 <HAL_RCC_ClockConfig+0x26c>)
 8005628:	5ccb      	ldrb	r3, [r1, r3]
 800562a:	f003 031f 	and.w	r3, r3, #31
 800562e:	fa22 f303 	lsr.w	r3, r2, r3
 8005632:	4a0a      	ldr	r2, [pc, #40]	@ (800565c <HAL_RCC_ClockConfig+0x270>)
 8005634:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8005636:	4b0a      	ldr	r3, [pc, #40]	@ (8005660 <HAL_RCC_ClockConfig+0x274>)
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	4618      	mov	r0, r3
 800563c:	f7fc f92c 	bl	8001898 <HAL_InitTick>
 8005640:	4603      	mov	r3, r0
}
 8005642:	4618      	mov	r0, r3
 8005644:	3718      	adds	r7, #24
 8005646:	46bd      	mov	sp, r7
 8005648:	bd80      	pop	{r7, pc}
 800564a:	bf00      	nop
 800564c:	40022000 	.word	0x40022000
 8005650:	40021000 	.word	0x40021000
 8005654:	04c4b400 	.word	0x04c4b400
 8005658:	0800df64 	.word	0x0800df64
 800565c:	20000000 	.word	0x20000000
 8005660:	20000004 	.word	0x20000004

08005664 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005664:	b480      	push	{r7}
 8005666:	b087      	sub	sp, #28
 8005668:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800566a:	4b2c      	ldr	r3, [pc, #176]	@ (800571c <HAL_RCC_GetSysClockFreq+0xb8>)
 800566c:	689b      	ldr	r3, [r3, #8]
 800566e:	f003 030c 	and.w	r3, r3, #12
 8005672:	2b04      	cmp	r3, #4
 8005674:	d102      	bne.n	800567c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005676:	4b2a      	ldr	r3, [pc, #168]	@ (8005720 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005678:	613b      	str	r3, [r7, #16]
 800567a:	e047      	b.n	800570c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800567c:	4b27      	ldr	r3, [pc, #156]	@ (800571c <HAL_RCC_GetSysClockFreq+0xb8>)
 800567e:	689b      	ldr	r3, [r3, #8]
 8005680:	f003 030c 	and.w	r3, r3, #12
 8005684:	2b08      	cmp	r3, #8
 8005686:	d102      	bne.n	800568e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005688:	4b26      	ldr	r3, [pc, #152]	@ (8005724 <HAL_RCC_GetSysClockFreq+0xc0>)
 800568a:	613b      	str	r3, [r7, #16]
 800568c:	e03e      	b.n	800570c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800568e:	4b23      	ldr	r3, [pc, #140]	@ (800571c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005690:	689b      	ldr	r3, [r3, #8]
 8005692:	f003 030c 	and.w	r3, r3, #12
 8005696:	2b0c      	cmp	r3, #12
 8005698:	d136      	bne.n	8005708 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800569a:	4b20      	ldr	r3, [pc, #128]	@ (800571c <HAL_RCC_GetSysClockFreq+0xb8>)
 800569c:	68db      	ldr	r3, [r3, #12]
 800569e:	f003 0303 	and.w	r3, r3, #3
 80056a2:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80056a4:	4b1d      	ldr	r3, [pc, #116]	@ (800571c <HAL_RCC_GetSysClockFreq+0xb8>)
 80056a6:	68db      	ldr	r3, [r3, #12]
 80056a8:	091b      	lsrs	r3, r3, #4
 80056aa:	f003 030f 	and.w	r3, r3, #15
 80056ae:	3301      	adds	r3, #1
 80056b0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	2b03      	cmp	r3, #3
 80056b6:	d10c      	bne.n	80056d2 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80056b8:	4a1a      	ldr	r2, [pc, #104]	@ (8005724 <HAL_RCC_GetSysClockFreq+0xc0>)
 80056ba:	68bb      	ldr	r3, [r7, #8]
 80056bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80056c0:	4a16      	ldr	r2, [pc, #88]	@ (800571c <HAL_RCC_GetSysClockFreq+0xb8>)
 80056c2:	68d2      	ldr	r2, [r2, #12]
 80056c4:	0a12      	lsrs	r2, r2, #8
 80056c6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80056ca:	fb02 f303 	mul.w	r3, r2, r3
 80056ce:	617b      	str	r3, [r7, #20]
      break;
 80056d0:	e00c      	b.n	80056ec <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80056d2:	4a13      	ldr	r2, [pc, #76]	@ (8005720 <HAL_RCC_GetSysClockFreq+0xbc>)
 80056d4:	68bb      	ldr	r3, [r7, #8]
 80056d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80056da:	4a10      	ldr	r2, [pc, #64]	@ (800571c <HAL_RCC_GetSysClockFreq+0xb8>)
 80056dc:	68d2      	ldr	r2, [r2, #12]
 80056de:	0a12      	lsrs	r2, r2, #8
 80056e0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80056e4:	fb02 f303 	mul.w	r3, r2, r3
 80056e8:	617b      	str	r3, [r7, #20]
      break;
 80056ea:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80056ec:	4b0b      	ldr	r3, [pc, #44]	@ (800571c <HAL_RCC_GetSysClockFreq+0xb8>)
 80056ee:	68db      	ldr	r3, [r3, #12]
 80056f0:	0e5b      	lsrs	r3, r3, #25
 80056f2:	f003 0303 	and.w	r3, r3, #3
 80056f6:	3301      	adds	r3, #1
 80056f8:	005b      	lsls	r3, r3, #1
 80056fa:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80056fc:	697a      	ldr	r2, [r7, #20]
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	fbb2 f3f3 	udiv	r3, r2, r3
 8005704:	613b      	str	r3, [r7, #16]
 8005706:	e001      	b.n	800570c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8005708:	2300      	movs	r3, #0
 800570a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800570c:	693b      	ldr	r3, [r7, #16]
}
 800570e:	4618      	mov	r0, r3
 8005710:	371c      	adds	r7, #28
 8005712:	46bd      	mov	sp, r7
 8005714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005718:	4770      	bx	lr
 800571a:	bf00      	nop
 800571c:	40021000 	.word	0x40021000
 8005720:	00f42400 	.word	0x00f42400
 8005724:	016e3600 	.word	0x016e3600

08005728 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005728:	b480      	push	{r7}
 800572a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800572c:	4b03      	ldr	r3, [pc, #12]	@ (800573c <HAL_RCC_GetHCLKFreq+0x14>)
 800572e:	681b      	ldr	r3, [r3, #0]
}
 8005730:	4618      	mov	r0, r3
 8005732:	46bd      	mov	sp, r7
 8005734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005738:	4770      	bx	lr
 800573a:	bf00      	nop
 800573c:	20000000 	.word	0x20000000

08005740 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005740:	b580      	push	{r7, lr}
 8005742:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005744:	f7ff fff0 	bl	8005728 <HAL_RCC_GetHCLKFreq>
 8005748:	4602      	mov	r2, r0
 800574a:	4b06      	ldr	r3, [pc, #24]	@ (8005764 <HAL_RCC_GetPCLK1Freq+0x24>)
 800574c:	689b      	ldr	r3, [r3, #8]
 800574e:	0a1b      	lsrs	r3, r3, #8
 8005750:	f003 0307 	and.w	r3, r3, #7
 8005754:	4904      	ldr	r1, [pc, #16]	@ (8005768 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005756:	5ccb      	ldrb	r3, [r1, r3]
 8005758:	f003 031f 	and.w	r3, r3, #31
 800575c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005760:	4618      	mov	r0, r3
 8005762:	bd80      	pop	{r7, pc}
 8005764:	40021000 	.word	0x40021000
 8005768:	0800df74 	.word	0x0800df74

0800576c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800576c:	b580      	push	{r7, lr}
 800576e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005770:	f7ff ffda 	bl	8005728 <HAL_RCC_GetHCLKFreq>
 8005774:	4602      	mov	r2, r0
 8005776:	4b06      	ldr	r3, [pc, #24]	@ (8005790 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005778:	689b      	ldr	r3, [r3, #8]
 800577a:	0adb      	lsrs	r3, r3, #11
 800577c:	f003 0307 	and.w	r3, r3, #7
 8005780:	4904      	ldr	r1, [pc, #16]	@ (8005794 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005782:	5ccb      	ldrb	r3, [r1, r3]
 8005784:	f003 031f 	and.w	r3, r3, #31
 8005788:	fa22 f303 	lsr.w	r3, r2, r3
}
 800578c:	4618      	mov	r0, r3
 800578e:	bd80      	pop	{r7, pc}
 8005790:	40021000 	.word	0x40021000
 8005794:	0800df74 	.word	0x0800df74

08005798 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005798:	b480      	push	{r7}
 800579a:	b083      	sub	sp, #12
 800579c:	af00      	add	r7, sp, #0
 800579e:	6078      	str	r0, [r7, #4]
 80057a0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	220f      	movs	r2, #15
 80057a6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80057a8:	4b12      	ldr	r3, [pc, #72]	@ (80057f4 <HAL_RCC_GetClockConfig+0x5c>)
 80057aa:	689b      	ldr	r3, [r3, #8]
 80057ac:	f003 0203 	and.w	r2, r3, #3
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80057b4:	4b0f      	ldr	r3, [pc, #60]	@ (80057f4 <HAL_RCC_GetClockConfig+0x5c>)
 80057b6:	689b      	ldr	r3, [r3, #8]
 80057b8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80057c0:	4b0c      	ldr	r3, [pc, #48]	@ (80057f4 <HAL_RCC_GetClockConfig+0x5c>)
 80057c2:	689b      	ldr	r3, [r3, #8]
 80057c4:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80057cc:	4b09      	ldr	r3, [pc, #36]	@ (80057f4 <HAL_RCC_GetClockConfig+0x5c>)
 80057ce:	689b      	ldr	r3, [r3, #8]
 80057d0:	08db      	lsrs	r3, r3, #3
 80057d2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80057da:	4b07      	ldr	r3, [pc, #28]	@ (80057f8 <HAL_RCC_GetClockConfig+0x60>)
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	f003 020f 	and.w	r2, r3, #15
 80057e2:	683b      	ldr	r3, [r7, #0]
 80057e4:	601a      	str	r2, [r3, #0]
}
 80057e6:	bf00      	nop
 80057e8:	370c      	adds	r7, #12
 80057ea:	46bd      	mov	sp, r7
 80057ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f0:	4770      	bx	lr
 80057f2:	bf00      	nop
 80057f4:	40021000 	.word	0x40021000
 80057f8:	40022000 	.word	0x40022000

080057fc <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80057fc:	b480      	push	{r7}
 80057fe:	b087      	sub	sp, #28
 8005800:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005802:	4b1e      	ldr	r3, [pc, #120]	@ (800587c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005804:	68db      	ldr	r3, [r3, #12]
 8005806:	f003 0303 	and.w	r3, r3, #3
 800580a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800580c:	4b1b      	ldr	r3, [pc, #108]	@ (800587c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800580e:	68db      	ldr	r3, [r3, #12]
 8005810:	091b      	lsrs	r3, r3, #4
 8005812:	f003 030f 	and.w	r3, r3, #15
 8005816:	3301      	adds	r3, #1
 8005818:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800581a:	693b      	ldr	r3, [r7, #16]
 800581c:	2b03      	cmp	r3, #3
 800581e:	d10c      	bne.n	800583a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005820:	4a17      	ldr	r2, [pc, #92]	@ (8005880 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	fbb2 f3f3 	udiv	r3, r2, r3
 8005828:	4a14      	ldr	r2, [pc, #80]	@ (800587c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800582a:	68d2      	ldr	r2, [r2, #12]
 800582c:	0a12      	lsrs	r2, r2, #8
 800582e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005832:	fb02 f303 	mul.w	r3, r2, r3
 8005836:	617b      	str	r3, [r7, #20]
    break;
 8005838:	e00c      	b.n	8005854 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800583a:	4a12      	ldr	r2, [pc, #72]	@ (8005884 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005842:	4a0e      	ldr	r2, [pc, #56]	@ (800587c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005844:	68d2      	ldr	r2, [r2, #12]
 8005846:	0a12      	lsrs	r2, r2, #8
 8005848:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800584c:	fb02 f303 	mul.w	r3, r2, r3
 8005850:	617b      	str	r3, [r7, #20]
    break;
 8005852:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005854:	4b09      	ldr	r3, [pc, #36]	@ (800587c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005856:	68db      	ldr	r3, [r3, #12]
 8005858:	0e5b      	lsrs	r3, r3, #25
 800585a:	f003 0303 	and.w	r3, r3, #3
 800585e:	3301      	adds	r3, #1
 8005860:	005b      	lsls	r3, r3, #1
 8005862:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8005864:	697a      	ldr	r2, [r7, #20]
 8005866:	68bb      	ldr	r3, [r7, #8]
 8005868:	fbb2 f3f3 	udiv	r3, r2, r3
 800586c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800586e:	687b      	ldr	r3, [r7, #4]
}
 8005870:	4618      	mov	r0, r3
 8005872:	371c      	adds	r7, #28
 8005874:	46bd      	mov	sp, r7
 8005876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800587a:	4770      	bx	lr
 800587c:	40021000 	.word	0x40021000
 8005880:	016e3600 	.word	0x016e3600
 8005884:	00f42400 	.word	0x00f42400

08005888 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005888:	b580      	push	{r7, lr}
 800588a:	b086      	sub	sp, #24
 800588c:	af00      	add	r7, sp, #0
 800588e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005890:	2300      	movs	r3, #0
 8005892:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005894:	2300      	movs	r3, #0
 8005896:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	f000 8098 	beq.w	80059d6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80058a6:	2300      	movs	r3, #0
 80058a8:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80058aa:	4b43      	ldr	r3, [pc, #268]	@ (80059b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80058ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d10d      	bne.n	80058d2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80058b6:	4b40      	ldr	r3, [pc, #256]	@ (80059b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80058b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058ba:	4a3f      	ldr	r2, [pc, #252]	@ (80059b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80058bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80058c0:	6593      	str	r3, [r2, #88]	@ 0x58
 80058c2:	4b3d      	ldr	r3, [pc, #244]	@ (80059b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80058c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80058ca:	60bb      	str	r3, [r7, #8]
 80058cc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80058ce:	2301      	movs	r3, #1
 80058d0:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80058d2:	4b3a      	ldr	r3, [pc, #232]	@ (80059bc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	4a39      	ldr	r2, [pc, #228]	@ (80059bc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80058d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80058dc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80058de:	f7fd fa57 	bl	8002d90 <HAL_GetTick>
 80058e2:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80058e4:	e009      	b.n	80058fa <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80058e6:	f7fd fa53 	bl	8002d90 <HAL_GetTick>
 80058ea:	4602      	mov	r2, r0
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	1ad3      	subs	r3, r2, r3
 80058f0:	2b02      	cmp	r3, #2
 80058f2:	d902      	bls.n	80058fa <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80058f4:	2303      	movs	r3, #3
 80058f6:	74fb      	strb	r3, [r7, #19]
        break;
 80058f8:	e005      	b.n	8005906 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80058fa:	4b30      	ldr	r3, [pc, #192]	@ (80059bc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005902:	2b00      	cmp	r3, #0
 8005904:	d0ef      	beq.n	80058e6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8005906:	7cfb      	ldrb	r3, [r7, #19]
 8005908:	2b00      	cmp	r3, #0
 800590a:	d159      	bne.n	80059c0 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800590c:	4b2a      	ldr	r3, [pc, #168]	@ (80059b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800590e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005912:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005916:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005918:	697b      	ldr	r3, [r7, #20]
 800591a:	2b00      	cmp	r3, #0
 800591c:	d01e      	beq.n	800595c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005922:	697a      	ldr	r2, [r7, #20]
 8005924:	429a      	cmp	r2, r3
 8005926:	d019      	beq.n	800595c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005928:	4b23      	ldr	r3, [pc, #140]	@ (80059b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800592a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800592e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005932:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005934:	4b20      	ldr	r3, [pc, #128]	@ (80059b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005936:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800593a:	4a1f      	ldr	r2, [pc, #124]	@ (80059b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800593c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005940:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005944:	4b1c      	ldr	r3, [pc, #112]	@ (80059b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005946:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800594a:	4a1b      	ldr	r2, [pc, #108]	@ (80059b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800594c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005950:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005954:	4a18      	ldr	r2, [pc, #96]	@ (80059b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005956:	697b      	ldr	r3, [r7, #20]
 8005958:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800595c:	697b      	ldr	r3, [r7, #20]
 800595e:	f003 0301 	and.w	r3, r3, #1
 8005962:	2b00      	cmp	r3, #0
 8005964:	d016      	beq.n	8005994 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005966:	f7fd fa13 	bl	8002d90 <HAL_GetTick>
 800596a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800596c:	e00b      	b.n	8005986 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800596e:	f7fd fa0f 	bl	8002d90 <HAL_GetTick>
 8005972:	4602      	mov	r2, r0
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	1ad3      	subs	r3, r2, r3
 8005978:	f241 3288 	movw	r2, #5000	@ 0x1388
 800597c:	4293      	cmp	r3, r2
 800597e:	d902      	bls.n	8005986 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8005980:	2303      	movs	r3, #3
 8005982:	74fb      	strb	r3, [r7, #19]
            break;
 8005984:	e006      	b.n	8005994 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005986:	4b0c      	ldr	r3, [pc, #48]	@ (80059b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005988:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800598c:	f003 0302 	and.w	r3, r3, #2
 8005990:	2b00      	cmp	r3, #0
 8005992:	d0ec      	beq.n	800596e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8005994:	7cfb      	ldrb	r3, [r7, #19]
 8005996:	2b00      	cmp	r3, #0
 8005998:	d10b      	bne.n	80059b2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800599a:	4b07      	ldr	r3, [pc, #28]	@ (80059b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800599c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80059a0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80059a8:	4903      	ldr	r1, [pc, #12]	@ (80059b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80059aa:	4313      	orrs	r3, r2
 80059ac:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80059b0:	e008      	b.n	80059c4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80059b2:	7cfb      	ldrb	r3, [r7, #19]
 80059b4:	74bb      	strb	r3, [r7, #18]
 80059b6:	e005      	b.n	80059c4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80059b8:	40021000 	.word	0x40021000
 80059bc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059c0:	7cfb      	ldrb	r3, [r7, #19]
 80059c2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80059c4:	7c7b      	ldrb	r3, [r7, #17]
 80059c6:	2b01      	cmp	r3, #1
 80059c8:	d105      	bne.n	80059d6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80059ca:	4ba7      	ldr	r3, [pc, #668]	@ (8005c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80059cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059ce:	4aa6      	ldr	r2, [pc, #664]	@ (8005c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80059d0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80059d4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	f003 0301 	and.w	r3, r3, #1
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d00a      	beq.n	80059f8 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80059e2:	4ba1      	ldr	r3, [pc, #644]	@ (8005c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80059e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059e8:	f023 0203 	bic.w	r2, r3, #3
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	685b      	ldr	r3, [r3, #4]
 80059f0:	499d      	ldr	r1, [pc, #628]	@ (8005c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80059f2:	4313      	orrs	r3, r2
 80059f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	f003 0302 	and.w	r3, r3, #2
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d00a      	beq.n	8005a1a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005a04:	4b98      	ldr	r3, [pc, #608]	@ (8005c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a0a:	f023 020c 	bic.w	r2, r3, #12
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	689b      	ldr	r3, [r3, #8]
 8005a12:	4995      	ldr	r1, [pc, #596]	@ (8005c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a14:	4313      	orrs	r3, r2
 8005a16:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	f003 0304 	and.w	r3, r3, #4
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d00a      	beq.n	8005a3c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005a26:	4b90      	ldr	r3, [pc, #576]	@ (8005c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a2c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	68db      	ldr	r3, [r3, #12]
 8005a34:	498c      	ldr	r1, [pc, #560]	@ (8005c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a36:	4313      	orrs	r3, r2
 8005a38:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	f003 0308 	and.w	r3, r3, #8
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d00a      	beq.n	8005a5e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005a48:	4b87      	ldr	r3, [pc, #540]	@ (8005c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a4e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	691b      	ldr	r3, [r3, #16]
 8005a56:	4984      	ldr	r1, [pc, #528]	@ (8005c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a58:	4313      	orrs	r3, r2
 8005a5a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	f003 0310 	and.w	r3, r3, #16
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d00a      	beq.n	8005a80 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005a6a:	4b7f      	ldr	r3, [pc, #508]	@ (8005c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a70:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	695b      	ldr	r3, [r3, #20]
 8005a78:	497b      	ldr	r1, [pc, #492]	@ (8005c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a7a:	4313      	orrs	r3, r2
 8005a7c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f003 0320 	and.w	r3, r3, #32
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d00a      	beq.n	8005aa2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005a8c:	4b76      	ldr	r3, [pc, #472]	@ (8005c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a92:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	699b      	ldr	r3, [r3, #24]
 8005a9a:	4973      	ldr	r1, [pc, #460]	@ (8005c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a9c:	4313      	orrs	r3, r2
 8005a9e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d00a      	beq.n	8005ac4 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005aae:	4b6e      	ldr	r3, [pc, #440]	@ (8005c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005ab0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ab4:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	69db      	ldr	r3, [r3, #28]
 8005abc:	496a      	ldr	r1, [pc, #424]	@ (8005c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005abe:	4313      	orrs	r3, r2
 8005ac0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d00a      	beq.n	8005ae6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005ad0:	4b65      	ldr	r3, [pc, #404]	@ (8005c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005ad2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ad6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	6a1b      	ldr	r3, [r3, #32]
 8005ade:	4962      	ldr	r1, [pc, #392]	@ (8005c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005ae0:	4313      	orrs	r3, r2
 8005ae2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d00a      	beq.n	8005b08 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005af2:	4b5d      	ldr	r3, [pc, #372]	@ (8005c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005af4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005af8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b00:	4959      	ldr	r1, [pc, #356]	@ (8005c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b02:	4313      	orrs	r3, r2
 8005b04:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d00a      	beq.n	8005b2a <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005b14:	4b54      	ldr	r3, [pc, #336]	@ (8005c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b16:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005b1a:	f023 0203 	bic.w	r2, r3, #3
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b22:	4951      	ldr	r1, [pc, #324]	@ (8005c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b24:	4313      	orrs	r3, r2
 8005b26:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d00a      	beq.n	8005b4c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005b36:	4b4c      	ldr	r3, [pc, #304]	@ (8005c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b3c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b44:	4948      	ldr	r1, [pc, #288]	@ (8005c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b46:	4313      	orrs	r3, r2
 8005b48:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d015      	beq.n	8005b84 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005b58:	4b43      	ldr	r3, [pc, #268]	@ (8005c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b5e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b66:	4940      	ldr	r1, [pc, #256]	@ (8005c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b68:	4313      	orrs	r3, r2
 8005b6a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b72:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005b76:	d105      	bne.n	8005b84 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005b78:	4b3b      	ldr	r3, [pc, #236]	@ (8005c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b7a:	68db      	ldr	r3, [r3, #12]
 8005b7c:	4a3a      	ldr	r2, [pc, #232]	@ (8005c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b7e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005b82:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d015      	beq.n	8005bbc <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005b90:	4b35      	ldr	r3, [pc, #212]	@ (8005c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b96:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b9e:	4932      	ldr	r1, [pc, #200]	@ (8005c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005ba0:	4313      	orrs	r3, r2
 8005ba2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005baa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005bae:	d105      	bne.n	8005bbc <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005bb0:	4b2d      	ldr	r3, [pc, #180]	@ (8005c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005bb2:	68db      	ldr	r3, [r3, #12]
 8005bb4:	4a2c      	ldr	r2, [pc, #176]	@ (8005c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005bb6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005bba:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d015      	beq.n	8005bf4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005bc8:	4b27      	ldr	r3, [pc, #156]	@ (8005c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005bca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005bce:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bd6:	4924      	ldr	r1, [pc, #144]	@ (8005c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005bd8:	4313      	orrs	r3, r2
 8005bda:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005be2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005be6:	d105      	bne.n	8005bf4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005be8:	4b1f      	ldr	r3, [pc, #124]	@ (8005c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005bea:	68db      	ldr	r3, [r3, #12]
 8005bec:	4a1e      	ldr	r2, [pc, #120]	@ (8005c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005bee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005bf2:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d015      	beq.n	8005c2c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005c00:	4b19      	ldr	r3, [pc, #100]	@ (8005c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c06:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c0e:	4916      	ldr	r1, [pc, #88]	@ (8005c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c10:	4313      	orrs	r3, r2
 8005c12:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c1a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005c1e:	d105      	bne.n	8005c2c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005c20:	4b11      	ldr	r3, [pc, #68]	@ (8005c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c22:	68db      	ldr	r3, [r3, #12]
 8005c24:	4a10      	ldr	r2, [pc, #64]	@ (8005c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c26:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005c2a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d019      	beq.n	8005c6c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005c38:	4b0b      	ldr	r3, [pc, #44]	@ (8005c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c3e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c46:	4908      	ldr	r1, [pc, #32]	@ (8005c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c48:	4313      	orrs	r3, r2
 8005c4a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c52:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005c56:	d109      	bne.n	8005c6c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005c58:	4b03      	ldr	r3, [pc, #12]	@ (8005c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c5a:	68db      	ldr	r3, [r3, #12]
 8005c5c:	4a02      	ldr	r2, [pc, #8]	@ (8005c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c5e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005c62:	60d3      	str	r3, [r2, #12]
 8005c64:	e002      	b.n	8005c6c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8005c66:	bf00      	nop
 8005c68:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d015      	beq.n	8005ca4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005c78:	4b29      	ldr	r3, [pc, #164]	@ (8005d20 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005c7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c7e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c86:	4926      	ldr	r1, [pc, #152]	@ (8005d20 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005c88:	4313      	orrs	r3, r2
 8005c8a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c92:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005c96:	d105      	bne.n	8005ca4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005c98:	4b21      	ldr	r3, [pc, #132]	@ (8005d20 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005c9a:	68db      	ldr	r3, [r3, #12]
 8005c9c:	4a20      	ldr	r2, [pc, #128]	@ (8005d20 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005c9e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005ca2:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d015      	beq.n	8005cdc <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8005cb0:	4b1b      	ldr	r3, [pc, #108]	@ (8005d20 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005cb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005cb6:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005cbe:	4918      	ldr	r1, [pc, #96]	@ (8005d20 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005cc0:	4313      	orrs	r3, r2
 8005cc2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005cca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005cce:	d105      	bne.n	8005cdc <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005cd0:	4b13      	ldr	r3, [pc, #76]	@ (8005d20 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005cd2:	68db      	ldr	r3, [r3, #12]
 8005cd4:	4a12      	ldr	r2, [pc, #72]	@ (8005d20 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005cd6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005cda:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d015      	beq.n	8005d14 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005ce8:	4b0d      	ldr	r3, [pc, #52]	@ (8005d20 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005cea:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005cee:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005cf6:	490a      	ldr	r1, [pc, #40]	@ (8005d20 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005cf8:	4313      	orrs	r3, r2
 8005cfa:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d02:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005d06:	d105      	bne.n	8005d14 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005d08:	4b05      	ldr	r3, [pc, #20]	@ (8005d20 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005d0a:	68db      	ldr	r3, [r3, #12]
 8005d0c:	4a04      	ldr	r2, [pc, #16]	@ (8005d20 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005d0e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005d12:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8005d14:	7cbb      	ldrb	r3, [r7, #18]
}
 8005d16:	4618      	mov	r0, r3
 8005d18:	3718      	adds	r7, #24
 8005d1a:	46bd      	mov	sp, r7
 8005d1c:	bd80      	pop	{r7, pc}
 8005d1e:	bf00      	nop
 8005d20:	40021000 	.word	0x40021000

08005d24 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005d24:	b580      	push	{r7, lr}
 8005d26:	b082      	sub	sp, #8
 8005d28:	af00      	add	r7, sp, #0
 8005d2a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d101      	bne.n	8005d36 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005d32:	2301      	movs	r3, #1
 8005d34:	e049      	b.n	8005dca <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d3c:	b2db      	uxtb	r3, r3
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d106      	bne.n	8005d50 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	2200      	movs	r2, #0
 8005d46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005d4a:	6878      	ldr	r0, [r7, #4]
 8005d4c:	f000 f841 	bl	8005dd2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	2202      	movs	r2, #2
 8005d54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681a      	ldr	r2, [r3, #0]
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	3304      	adds	r3, #4
 8005d60:	4619      	mov	r1, r3
 8005d62:	4610      	mov	r0, r2
 8005d64:	f000 fd4a 	bl	80067fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2201      	movs	r2, #1
 8005d6c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2201      	movs	r2, #1
 8005d74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2201      	movs	r2, #1
 8005d7c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2201      	movs	r2, #1
 8005d84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2201      	movs	r2, #1
 8005d8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	2201      	movs	r2, #1
 8005d94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	2201      	movs	r2, #1
 8005d9c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	2201      	movs	r2, #1
 8005da4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2201      	movs	r2, #1
 8005dac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	2201      	movs	r2, #1
 8005db4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	2201      	movs	r2, #1
 8005dbc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2201      	movs	r2, #1
 8005dc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005dc8:	2300      	movs	r3, #0
}
 8005dca:	4618      	mov	r0, r3
 8005dcc:	3708      	adds	r7, #8
 8005dce:	46bd      	mov	sp, r7
 8005dd0:	bd80      	pop	{r7, pc}

08005dd2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005dd2:	b480      	push	{r7}
 8005dd4:	b083      	sub	sp, #12
 8005dd6:	af00      	add	r7, sp, #0
 8005dd8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005dda:	bf00      	nop
 8005ddc:	370c      	adds	r7, #12
 8005dde:	46bd      	mov	sp, r7
 8005de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de4:	4770      	bx	lr
	...

08005de8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005de8:	b480      	push	{r7}
 8005dea:	b085      	sub	sp, #20
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005df6:	b2db      	uxtb	r3, r3
 8005df8:	2b01      	cmp	r3, #1
 8005dfa:	d001      	beq.n	8005e00 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005dfc:	2301      	movs	r3, #1
 8005dfe:	e054      	b.n	8005eaa <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2202      	movs	r2, #2
 8005e04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	68da      	ldr	r2, [r3, #12]
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	f042 0201 	orr.w	r2, r2, #1
 8005e16:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	4a26      	ldr	r2, [pc, #152]	@ (8005eb8 <HAL_TIM_Base_Start_IT+0xd0>)
 8005e1e:	4293      	cmp	r3, r2
 8005e20:	d022      	beq.n	8005e68 <HAL_TIM_Base_Start_IT+0x80>
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e2a:	d01d      	beq.n	8005e68 <HAL_TIM_Base_Start_IT+0x80>
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	4a22      	ldr	r2, [pc, #136]	@ (8005ebc <HAL_TIM_Base_Start_IT+0xd4>)
 8005e32:	4293      	cmp	r3, r2
 8005e34:	d018      	beq.n	8005e68 <HAL_TIM_Base_Start_IT+0x80>
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	4a21      	ldr	r2, [pc, #132]	@ (8005ec0 <HAL_TIM_Base_Start_IT+0xd8>)
 8005e3c:	4293      	cmp	r3, r2
 8005e3e:	d013      	beq.n	8005e68 <HAL_TIM_Base_Start_IT+0x80>
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	4a1f      	ldr	r2, [pc, #124]	@ (8005ec4 <HAL_TIM_Base_Start_IT+0xdc>)
 8005e46:	4293      	cmp	r3, r2
 8005e48:	d00e      	beq.n	8005e68 <HAL_TIM_Base_Start_IT+0x80>
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	4a1e      	ldr	r2, [pc, #120]	@ (8005ec8 <HAL_TIM_Base_Start_IT+0xe0>)
 8005e50:	4293      	cmp	r3, r2
 8005e52:	d009      	beq.n	8005e68 <HAL_TIM_Base_Start_IT+0x80>
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	4a1c      	ldr	r2, [pc, #112]	@ (8005ecc <HAL_TIM_Base_Start_IT+0xe4>)
 8005e5a:	4293      	cmp	r3, r2
 8005e5c:	d004      	beq.n	8005e68 <HAL_TIM_Base_Start_IT+0x80>
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	4a1b      	ldr	r2, [pc, #108]	@ (8005ed0 <HAL_TIM_Base_Start_IT+0xe8>)
 8005e64:	4293      	cmp	r3, r2
 8005e66:	d115      	bne.n	8005e94 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	689a      	ldr	r2, [r3, #8]
 8005e6e:	4b19      	ldr	r3, [pc, #100]	@ (8005ed4 <HAL_TIM_Base_Start_IT+0xec>)
 8005e70:	4013      	ands	r3, r2
 8005e72:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	2b06      	cmp	r3, #6
 8005e78:	d015      	beq.n	8005ea6 <HAL_TIM_Base_Start_IT+0xbe>
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005e80:	d011      	beq.n	8005ea6 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	681a      	ldr	r2, [r3, #0]
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	f042 0201 	orr.w	r2, r2, #1
 8005e90:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e92:	e008      	b.n	8005ea6 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	681a      	ldr	r2, [r3, #0]
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	f042 0201 	orr.w	r2, r2, #1
 8005ea2:	601a      	str	r2, [r3, #0]
 8005ea4:	e000      	b.n	8005ea8 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ea6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005ea8:	2300      	movs	r3, #0
}
 8005eaa:	4618      	mov	r0, r3
 8005eac:	3714      	adds	r7, #20
 8005eae:	46bd      	mov	sp, r7
 8005eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb4:	4770      	bx	lr
 8005eb6:	bf00      	nop
 8005eb8:	40012c00 	.word	0x40012c00
 8005ebc:	40000400 	.word	0x40000400
 8005ec0:	40000800 	.word	0x40000800
 8005ec4:	40000c00 	.word	0x40000c00
 8005ec8:	40013400 	.word	0x40013400
 8005ecc:	40014000 	.word	0x40014000
 8005ed0:	40015000 	.word	0x40015000
 8005ed4:	00010007 	.word	0x00010007

08005ed8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005ed8:	b580      	push	{r7, lr}
 8005eda:	b082      	sub	sp, #8
 8005edc:	af00      	add	r7, sp, #0
 8005ede:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d101      	bne.n	8005eea <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005ee6:	2301      	movs	r3, #1
 8005ee8:	e049      	b.n	8005f7e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005ef0:	b2db      	uxtb	r3, r3
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d106      	bne.n	8005f04 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	2200      	movs	r2, #0
 8005efa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005efe:	6878      	ldr	r0, [r7, #4]
 8005f00:	f7fb ff52 	bl	8001da8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	2202      	movs	r2, #2
 8005f08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681a      	ldr	r2, [r3, #0]
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	3304      	adds	r3, #4
 8005f14:	4619      	mov	r1, r3
 8005f16:	4610      	mov	r0, r2
 8005f18:	f000 fc70 	bl	80067fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	2201      	movs	r2, #1
 8005f20:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	2201      	movs	r2, #1
 8005f28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	2201      	movs	r2, #1
 8005f30:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	2201      	movs	r2, #1
 8005f38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	2201      	movs	r2, #1
 8005f40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	2201      	movs	r2, #1
 8005f48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	2201      	movs	r2, #1
 8005f50:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	2201      	movs	r2, #1
 8005f58:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	2201      	movs	r2, #1
 8005f60:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	2201      	movs	r2, #1
 8005f68:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	2201      	movs	r2, #1
 8005f70:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2201      	movs	r2, #1
 8005f78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005f7c:	2300      	movs	r3, #0
}
 8005f7e:	4618      	mov	r0, r3
 8005f80:	3708      	adds	r7, #8
 8005f82:	46bd      	mov	sp, r7
 8005f84:	bd80      	pop	{r7, pc}
	...

08005f88 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005f88:	b580      	push	{r7, lr}
 8005f8a:	b084      	sub	sp, #16
 8005f8c:	af00      	add	r7, sp, #0
 8005f8e:	6078      	str	r0, [r7, #4]
 8005f90:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005f92:	683b      	ldr	r3, [r7, #0]
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d109      	bne.n	8005fac <HAL_TIM_PWM_Start+0x24>
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005f9e:	b2db      	uxtb	r3, r3
 8005fa0:	2b01      	cmp	r3, #1
 8005fa2:	bf14      	ite	ne
 8005fa4:	2301      	movne	r3, #1
 8005fa6:	2300      	moveq	r3, #0
 8005fa8:	b2db      	uxtb	r3, r3
 8005faa:	e03c      	b.n	8006026 <HAL_TIM_PWM_Start+0x9e>
 8005fac:	683b      	ldr	r3, [r7, #0]
 8005fae:	2b04      	cmp	r3, #4
 8005fb0:	d109      	bne.n	8005fc6 <HAL_TIM_PWM_Start+0x3e>
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005fb8:	b2db      	uxtb	r3, r3
 8005fba:	2b01      	cmp	r3, #1
 8005fbc:	bf14      	ite	ne
 8005fbe:	2301      	movne	r3, #1
 8005fc0:	2300      	moveq	r3, #0
 8005fc2:	b2db      	uxtb	r3, r3
 8005fc4:	e02f      	b.n	8006026 <HAL_TIM_PWM_Start+0x9e>
 8005fc6:	683b      	ldr	r3, [r7, #0]
 8005fc8:	2b08      	cmp	r3, #8
 8005fca:	d109      	bne.n	8005fe0 <HAL_TIM_PWM_Start+0x58>
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005fd2:	b2db      	uxtb	r3, r3
 8005fd4:	2b01      	cmp	r3, #1
 8005fd6:	bf14      	ite	ne
 8005fd8:	2301      	movne	r3, #1
 8005fda:	2300      	moveq	r3, #0
 8005fdc:	b2db      	uxtb	r3, r3
 8005fde:	e022      	b.n	8006026 <HAL_TIM_PWM_Start+0x9e>
 8005fe0:	683b      	ldr	r3, [r7, #0]
 8005fe2:	2b0c      	cmp	r3, #12
 8005fe4:	d109      	bne.n	8005ffa <HAL_TIM_PWM_Start+0x72>
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005fec:	b2db      	uxtb	r3, r3
 8005fee:	2b01      	cmp	r3, #1
 8005ff0:	bf14      	ite	ne
 8005ff2:	2301      	movne	r3, #1
 8005ff4:	2300      	moveq	r3, #0
 8005ff6:	b2db      	uxtb	r3, r3
 8005ff8:	e015      	b.n	8006026 <HAL_TIM_PWM_Start+0x9e>
 8005ffa:	683b      	ldr	r3, [r7, #0]
 8005ffc:	2b10      	cmp	r3, #16
 8005ffe:	d109      	bne.n	8006014 <HAL_TIM_PWM_Start+0x8c>
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006006:	b2db      	uxtb	r3, r3
 8006008:	2b01      	cmp	r3, #1
 800600a:	bf14      	ite	ne
 800600c:	2301      	movne	r3, #1
 800600e:	2300      	moveq	r3, #0
 8006010:	b2db      	uxtb	r3, r3
 8006012:	e008      	b.n	8006026 <HAL_TIM_PWM_Start+0x9e>
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800601a:	b2db      	uxtb	r3, r3
 800601c:	2b01      	cmp	r3, #1
 800601e:	bf14      	ite	ne
 8006020:	2301      	movne	r3, #1
 8006022:	2300      	moveq	r3, #0
 8006024:	b2db      	uxtb	r3, r3
 8006026:	2b00      	cmp	r3, #0
 8006028:	d001      	beq.n	800602e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800602a:	2301      	movs	r3, #1
 800602c:	e0a6      	b.n	800617c <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800602e:	683b      	ldr	r3, [r7, #0]
 8006030:	2b00      	cmp	r3, #0
 8006032:	d104      	bne.n	800603e <HAL_TIM_PWM_Start+0xb6>
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	2202      	movs	r2, #2
 8006038:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800603c:	e023      	b.n	8006086 <HAL_TIM_PWM_Start+0xfe>
 800603e:	683b      	ldr	r3, [r7, #0]
 8006040:	2b04      	cmp	r3, #4
 8006042:	d104      	bne.n	800604e <HAL_TIM_PWM_Start+0xc6>
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	2202      	movs	r2, #2
 8006048:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800604c:	e01b      	b.n	8006086 <HAL_TIM_PWM_Start+0xfe>
 800604e:	683b      	ldr	r3, [r7, #0]
 8006050:	2b08      	cmp	r3, #8
 8006052:	d104      	bne.n	800605e <HAL_TIM_PWM_Start+0xd6>
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	2202      	movs	r2, #2
 8006058:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800605c:	e013      	b.n	8006086 <HAL_TIM_PWM_Start+0xfe>
 800605e:	683b      	ldr	r3, [r7, #0]
 8006060:	2b0c      	cmp	r3, #12
 8006062:	d104      	bne.n	800606e <HAL_TIM_PWM_Start+0xe6>
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	2202      	movs	r2, #2
 8006068:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800606c:	e00b      	b.n	8006086 <HAL_TIM_PWM_Start+0xfe>
 800606e:	683b      	ldr	r3, [r7, #0]
 8006070:	2b10      	cmp	r3, #16
 8006072:	d104      	bne.n	800607e <HAL_TIM_PWM_Start+0xf6>
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	2202      	movs	r2, #2
 8006078:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800607c:	e003      	b.n	8006086 <HAL_TIM_PWM_Start+0xfe>
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	2202      	movs	r2, #2
 8006082:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	2201      	movs	r2, #1
 800608c:	6839      	ldr	r1, [r7, #0]
 800608e:	4618      	mov	r0, r3
 8006090:	f001 f806 	bl	80070a0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	4a3a      	ldr	r2, [pc, #232]	@ (8006184 <HAL_TIM_PWM_Start+0x1fc>)
 800609a:	4293      	cmp	r3, r2
 800609c:	d018      	beq.n	80060d0 <HAL_TIM_PWM_Start+0x148>
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	4a39      	ldr	r2, [pc, #228]	@ (8006188 <HAL_TIM_PWM_Start+0x200>)
 80060a4:	4293      	cmp	r3, r2
 80060a6:	d013      	beq.n	80060d0 <HAL_TIM_PWM_Start+0x148>
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	4a37      	ldr	r2, [pc, #220]	@ (800618c <HAL_TIM_PWM_Start+0x204>)
 80060ae:	4293      	cmp	r3, r2
 80060b0:	d00e      	beq.n	80060d0 <HAL_TIM_PWM_Start+0x148>
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	4a36      	ldr	r2, [pc, #216]	@ (8006190 <HAL_TIM_PWM_Start+0x208>)
 80060b8:	4293      	cmp	r3, r2
 80060ba:	d009      	beq.n	80060d0 <HAL_TIM_PWM_Start+0x148>
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	4a34      	ldr	r2, [pc, #208]	@ (8006194 <HAL_TIM_PWM_Start+0x20c>)
 80060c2:	4293      	cmp	r3, r2
 80060c4:	d004      	beq.n	80060d0 <HAL_TIM_PWM_Start+0x148>
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	4a33      	ldr	r2, [pc, #204]	@ (8006198 <HAL_TIM_PWM_Start+0x210>)
 80060cc:	4293      	cmp	r3, r2
 80060ce:	d101      	bne.n	80060d4 <HAL_TIM_PWM_Start+0x14c>
 80060d0:	2301      	movs	r3, #1
 80060d2:	e000      	b.n	80060d6 <HAL_TIM_PWM_Start+0x14e>
 80060d4:	2300      	movs	r3, #0
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d007      	beq.n	80060ea <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80060e8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	4a25      	ldr	r2, [pc, #148]	@ (8006184 <HAL_TIM_PWM_Start+0x1fc>)
 80060f0:	4293      	cmp	r3, r2
 80060f2:	d022      	beq.n	800613a <HAL_TIM_PWM_Start+0x1b2>
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80060fc:	d01d      	beq.n	800613a <HAL_TIM_PWM_Start+0x1b2>
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	4a26      	ldr	r2, [pc, #152]	@ (800619c <HAL_TIM_PWM_Start+0x214>)
 8006104:	4293      	cmp	r3, r2
 8006106:	d018      	beq.n	800613a <HAL_TIM_PWM_Start+0x1b2>
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	4a24      	ldr	r2, [pc, #144]	@ (80061a0 <HAL_TIM_PWM_Start+0x218>)
 800610e:	4293      	cmp	r3, r2
 8006110:	d013      	beq.n	800613a <HAL_TIM_PWM_Start+0x1b2>
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	4a23      	ldr	r2, [pc, #140]	@ (80061a4 <HAL_TIM_PWM_Start+0x21c>)
 8006118:	4293      	cmp	r3, r2
 800611a:	d00e      	beq.n	800613a <HAL_TIM_PWM_Start+0x1b2>
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	4a19      	ldr	r2, [pc, #100]	@ (8006188 <HAL_TIM_PWM_Start+0x200>)
 8006122:	4293      	cmp	r3, r2
 8006124:	d009      	beq.n	800613a <HAL_TIM_PWM_Start+0x1b2>
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	4a18      	ldr	r2, [pc, #96]	@ (800618c <HAL_TIM_PWM_Start+0x204>)
 800612c:	4293      	cmp	r3, r2
 800612e:	d004      	beq.n	800613a <HAL_TIM_PWM_Start+0x1b2>
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	4a18      	ldr	r2, [pc, #96]	@ (8006198 <HAL_TIM_PWM_Start+0x210>)
 8006136:	4293      	cmp	r3, r2
 8006138:	d115      	bne.n	8006166 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	689a      	ldr	r2, [r3, #8]
 8006140:	4b19      	ldr	r3, [pc, #100]	@ (80061a8 <HAL_TIM_PWM_Start+0x220>)
 8006142:	4013      	ands	r3, r2
 8006144:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	2b06      	cmp	r3, #6
 800614a:	d015      	beq.n	8006178 <HAL_TIM_PWM_Start+0x1f0>
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006152:	d011      	beq.n	8006178 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	681a      	ldr	r2, [r3, #0]
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	f042 0201 	orr.w	r2, r2, #1
 8006162:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006164:	e008      	b.n	8006178 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	681a      	ldr	r2, [r3, #0]
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	f042 0201 	orr.w	r2, r2, #1
 8006174:	601a      	str	r2, [r3, #0]
 8006176:	e000      	b.n	800617a <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006178:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800617a:	2300      	movs	r3, #0
}
 800617c:	4618      	mov	r0, r3
 800617e:	3710      	adds	r7, #16
 8006180:	46bd      	mov	sp, r7
 8006182:	bd80      	pop	{r7, pc}
 8006184:	40012c00 	.word	0x40012c00
 8006188:	40013400 	.word	0x40013400
 800618c:	40014000 	.word	0x40014000
 8006190:	40014400 	.word	0x40014400
 8006194:	40014800 	.word	0x40014800
 8006198:	40015000 	.word	0x40015000
 800619c:	40000400 	.word	0x40000400
 80061a0:	40000800 	.word	0x40000800
 80061a4:	40000c00 	.word	0x40000c00
 80061a8:	00010007 	.word	0x00010007

080061ac <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80061ac:	b580      	push	{r7, lr}
 80061ae:	b082      	sub	sp, #8
 80061b0:	af00      	add	r7, sp, #0
 80061b2:	6078      	str	r0, [r7, #4]
 80061b4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	2200      	movs	r2, #0
 80061bc:	6839      	ldr	r1, [r7, #0]
 80061be:	4618      	mov	r0, r3
 80061c0:	f000 ff6e 	bl	80070a0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	4a40      	ldr	r2, [pc, #256]	@ (80062cc <HAL_TIM_PWM_Stop+0x120>)
 80061ca:	4293      	cmp	r3, r2
 80061cc:	d018      	beq.n	8006200 <HAL_TIM_PWM_Stop+0x54>
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	4a3f      	ldr	r2, [pc, #252]	@ (80062d0 <HAL_TIM_PWM_Stop+0x124>)
 80061d4:	4293      	cmp	r3, r2
 80061d6:	d013      	beq.n	8006200 <HAL_TIM_PWM_Stop+0x54>
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	4a3d      	ldr	r2, [pc, #244]	@ (80062d4 <HAL_TIM_PWM_Stop+0x128>)
 80061de:	4293      	cmp	r3, r2
 80061e0:	d00e      	beq.n	8006200 <HAL_TIM_PWM_Stop+0x54>
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	4a3c      	ldr	r2, [pc, #240]	@ (80062d8 <HAL_TIM_PWM_Stop+0x12c>)
 80061e8:	4293      	cmp	r3, r2
 80061ea:	d009      	beq.n	8006200 <HAL_TIM_PWM_Stop+0x54>
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	4a3a      	ldr	r2, [pc, #232]	@ (80062dc <HAL_TIM_PWM_Stop+0x130>)
 80061f2:	4293      	cmp	r3, r2
 80061f4:	d004      	beq.n	8006200 <HAL_TIM_PWM_Stop+0x54>
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	4a39      	ldr	r2, [pc, #228]	@ (80062e0 <HAL_TIM_PWM_Stop+0x134>)
 80061fc:	4293      	cmp	r3, r2
 80061fe:	d101      	bne.n	8006204 <HAL_TIM_PWM_Stop+0x58>
 8006200:	2301      	movs	r3, #1
 8006202:	e000      	b.n	8006206 <HAL_TIM_PWM_Stop+0x5a>
 8006204:	2300      	movs	r3, #0
 8006206:	2b00      	cmp	r3, #0
 8006208:	d017      	beq.n	800623a <HAL_TIM_PWM_Stop+0x8e>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	6a1a      	ldr	r2, [r3, #32]
 8006210:	f241 1311 	movw	r3, #4369	@ 0x1111
 8006214:	4013      	ands	r3, r2
 8006216:	2b00      	cmp	r3, #0
 8006218:	d10f      	bne.n	800623a <HAL_TIM_PWM_Stop+0x8e>
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	6a1a      	ldr	r2, [r3, #32]
 8006220:	f244 4344 	movw	r3, #17476	@ 0x4444
 8006224:	4013      	ands	r3, r2
 8006226:	2b00      	cmp	r3, #0
 8006228:	d107      	bne.n	800623a <HAL_TIM_PWM_Stop+0x8e>
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006238:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	6a1a      	ldr	r2, [r3, #32]
 8006240:	f241 1311 	movw	r3, #4369	@ 0x1111
 8006244:	4013      	ands	r3, r2
 8006246:	2b00      	cmp	r3, #0
 8006248:	d10f      	bne.n	800626a <HAL_TIM_PWM_Stop+0xbe>
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	6a1a      	ldr	r2, [r3, #32]
 8006250:	f244 4344 	movw	r3, #17476	@ 0x4444
 8006254:	4013      	ands	r3, r2
 8006256:	2b00      	cmp	r3, #0
 8006258:	d107      	bne.n	800626a <HAL_TIM_PWM_Stop+0xbe>
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	681a      	ldr	r2, [r3, #0]
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	f022 0201 	bic.w	r2, r2, #1
 8006268:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800626a:	683b      	ldr	r3, [r7, #0]
 800626c:	2b00      	cmp	r3, #0
 800626e:	d104      	bne.n	800627a <HAL_TIM_PWM_Stop+0xce>
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	2201      	movs	r2, #1
 8006274:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006278:	e023      	b.n	80062c2 <HAL_TIM_PWM_Stop+0x116>
 800627a:	683b      	ldr	r3, [r7, #0]
 800627c:	2b04      	cmp	r3, #4
 800627e:	d104      	bne.n	800628a <HAL_TIM_PWM_Stop+0xde>
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	2201      	movs	r2, #1
 8006284:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006288:	e01b      	b.n	80062c2 <HAL_TIM_PWM_Stop+0x116>
 800628a:	683b      	ldr	r3, [r7, #0]
 800628c:	2b08      	cmp	r3, #8
 800628e:	d104      	bne.n	800629a <HAL_TIM_PWM_Stop+0xee>
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2201      	movs	r2, #1
 8006294:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006298:	e013      	b.n	80062c2 <HAL_TIM_PWM_Stop+0x116>
 800629a:	683b      	ldr	r3, [r7, #0]
 800629c:	2b0c      	cmp	r3, #12
 800629e:	d104      	bne.n	80062aa <HAL_TIM_PWM_Stop+0xfe>
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	2201      	movs	r2, #1
 80062a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80062a8:	e00b      	b.n	80062c2 <HAL_TIM_PWM_Stop+0x116>
 80062aa:	683b      	ldr	r3, [r7, #0]
 80062ac:	2b10      	cmp	r3, #16
 80062ae:	d104      	bne.n	80062ba <HAL_TIM_PWM_Stop+0x10e>
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	2201      	movs	r2, #1
 80062b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80062b8:	e003      	b.n	80062c2 <HAL_TIM_PWM_Stop+0x116>
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	2201      	movs	r2, #1
 80062be:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 80062c2:	2300      	movs	r3, #0
}
 80062c4:	4618      	mov	r0, r3
 80062c6:	3708      	adds	r7, #8
 80062c8:	46bd      	mov	sp, r7
 80062ca:	bd80      	pop	{r7, pc}
 80062cc:	40012c00 	.word	0x40012c00
 80062d0:	40013400 	.word	0x40013400
 80062d4:	40014000 	.word	0x40014000
 80062d8:	40014400 	.word	0x40014400
 80062dc:	40014800 	.word	0x40014800
 80062e0:	40015000 	.word	0x40015000

080062e4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80062e4:	b580      	push	{r7, lr}
 80062e6:	b084      	sub	sp, #16
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	68db      	ldr	r3, [r3, #12]
 80062f2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	691b      	ldr	r3, [r3, #16]
 80062fa:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80062fc:	68bb      	ldr	r3, [r7, #8]
 80062fe:	f003 0302 	and.w	r3, r3, #2
 8006302:	2b00      	cmp	r3, #0
 8006304:	d020      	beq.n	8006348 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	f003 0302 	and.w	r3, r3, #2
 800630c:	2b00      	cmp	r3, #0
 800630e:	d01b      	beq.n	8006348 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	f06f 0202 	mvn.w	r2, #2
 8006318:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	2201      	movs	r2, #1
 800631e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	699b      	ldr	r3, [r3, #24]
 8006326:	f003 0303 	and.w	r3, r3, #3
 800632a:	2b00      	cmp	r3, #0
 800632c:	d003      	beq.n	8006336 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800632e:	6878      	ldr	r0, [r7, #4]
 8006330:	f000 fa46 	bl	80067c0 <HAL_TIM_IC_CaptureCallback>
 8006334:	e005      	b.n	8006342 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006336:	6878      	ldr	r0, [r7, #4]
 8006338:	f000 fa38 	bl	80067ac <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800633c:	6878      	ldr	r0, [r7, #4]
 800633e:	f000 fa49 	bl	80067d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	2200      	movs	r2, #0
 8006346:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006348:	68bb      	ldr	r3, [r7, #8]
 800634a:	f003 0304 	and.w	r3, r3, #4
 800634e:	2b00      	cmp	r3, #0
 8006350:	d020      	beq.n	8006394 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	f003 0304 	and.w	r3, r3, #4
 8006358:	2b00      	cmp	r3, #0
 800635a:	d01b      	beq.n	8006394 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	f06f 0204 	mvn.w	r2, #4
 8006364:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	2202      	movs	r2, #2
 800636a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	699b      	ldr	r3, [r3, #24]
 8006372:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006376:	2b00      	cmp	r3, #0
 8006378:	d003      	beq.n	8006382 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800637a:	6878      	ldr	r0, [r7, #4]
 800637c:	f000 fa20 	bl	80067c0 <HAL_TIM_IC_CaptureCallback>
 8006380:	e005      	b.n	800638e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006382:	6878      	ldr	r0, [r7, #4]
 8006384:	f000 fa12 	bl	80067ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006388:	6878      	ldr	r0, [r7, #4]
 800638a:	f000 fa23 	bl	80067d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	2200      	movs	r2, #0
 8006392:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006394:	68bb      	ldr	r3, [r7, #8]
 8006396:	f003 0308 	and.w	r3, r3, #8
 800639a:	2b00      	cmp	r3, #0
 800639c:	d020      	beq.n	80063e0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	f003 0308 	and.w	r3, r3, #8
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d01b      	beq.n	80063e0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	f06f 0208 	mvn.w	r2, #8
 80063b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	2204      	movs	r2, #4
 80063b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	69db      	ldr	r3, [r3, #28]
 80063be:	f003 0303 	and.w	r3, r3, #3
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d003      	beq.n	80063ce <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80063c6:	6878      	ldr	r0, [r7, #4]
 80063c8:	f000 f9fa 	bl	80067c0 <HAL_TIM_IC_CaptureCallback>
 80063cc:	e005      	b.n	80063da <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80063ce:	6878      	ldr	r0, [r7, #4]
 80063d0:	f000 f9ec 	bl	80067ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80063d4:	6878      	ldr	r0, [r7, #4]
 80063d6:	f000 f9fd 	bl	80067d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	2200      	movs	r2, #0
 80063de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80063e0:	68bb      	ldr	r3, [r7, #8]
 80063e2:	f003 0310 	and.w	r3, r3, #16
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d020      	beq.n	800642c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	f003 0310 	and.w	r3, r3, #16
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d01b      	beq.n	800642c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	f06f 0210 	mvn.w	r2, #16
 80063fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	2208      	movs	r2, #8
 8006402:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	69db      	ldr	r3, [r3, #28]
 800640a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800640e:	2b00      	cmp	r3, #0
 8006410:	d003      	beq.n	800641a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006412:	6878      	ldr	r0, [r7, #4]
 8006414:	f000 f9d4 	bl	80067c0 <HAL_TIM_IC_CaptureCallback>
 8006418:	e005      	b.n	8006426 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800641a:	6878      	ldr	r0, [r7, #4]
 800641c:	f000 f9c6 	bl	80067ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006420:	6878      	ldr	r0, [r7, #4]
 8006422:	f000 f9d7 	bl	80067d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	2200      	movs	r2, #0
 800642a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800642c:	68bb      	ldr	r3, [r7, #8]
 800642e:	f003 0301 	and.w	r3, r3, #1
 8006432:	2b00      	cmp	r3, #0
 8006434:	d00c      	beq.n	8006450 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	f003 0301 	and.w	r3, r3, #1
 800643c:	2b00      	cmp	r3, #0
 800643e:	d007      	beq.n	8006450 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	f06f 0201 	mvn.w	r2, #1
 8006448:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800644a:	6878      	ldr	r0, [r7, #4]
 800644c:	f7fb f9e6 	bl	800181c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006450:	68bb      	ldr	r3, [r7, #8]
 8006452:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006456:	2b00      	cmp	r3, #0
 8006458:	d104      	bne.n	8006464 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800645a:	68bb      	ldr	r3, [r7, #8]
 800645c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006460:	2b00      	cmp	r3, #0
 8006462:	d00c      	beq.n	800647e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800646a:	2b00      	cmp	r3, #0
 800646c:	d007      	beq.n	800647e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8006476:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006478:	6878      	ldr	r0, [r7, #4]
 800647a:	f001 f939 	bl	80076f0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800647e:	68bb      	ldr	r3, [r7, #8]
 8006480:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006484:	2b00      	cmp	r3, #0
 8006486:	d00c      	beq.n	80064a2 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800648e:	2b00      	cmp	r3, #0
 8006490:	d007      	beq.n	80064a2 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800649a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800649c:	6878      	ldr	r0, [r7, #4]
 800649e:	f001 f931 	bl	8007704 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80064a2:	68bb      	ldr	r3, [r7, #8]
 80064a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d00c      	beq.n	80064c6 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d007      	beq.n	80064c6 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80064be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80064c0:	6878      	ldr	r0, [r7, #4]
 80064c2:	f000 f991 	bl	80067e8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80064c6:	68bb      	ldr	r3, [r7, #8]
 80064c8:	f003 0320 	and.w	r3, r3, #32
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d00c      	beq.n	80064ea <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	f003 0320 	and.w	r3, r3, #32
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d007      	beq.n	80064ea <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	f06f 0220 	mvn.w	r2, #32
 80064e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80064e4:	6878      	ldr	r0, [r7, #4]
 80064e6:	f001 f8f9 	bl	80076dc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 80064ea:	68bb      	ldr	r3, [r7, #8]
 80064ec:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d00c      	beq.n	800650e <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d007      	beq.n	800650e <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8006506:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8006508:	6878      	ldr	r0, [r7, #4]
 800650a:	f001 f905 	bl	8007718 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800650e:	68bb      	ldr	r3, [r7, #8]
 8006510:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006514:	2b00      	cmp	r3, #0
 8006516:	d00c      	beq.n	8006532 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800651e:	2b00      	cmp	r3, #0
 8006520:	d007      	beq.n	8006532 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800652a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800652c:	6878      	ldr	r0, [r7, #4]
 800652e:	f001 f8fd 	bl	800772c <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8006532:	68bb      	ldr	r3, [r7, #8]
 8006534:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006538:	2b00      	cmp	r3, #0
 800653a:	d00c      	beq.n	8006556 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006542:	2b00      	cmp	r3, #0
 8006544:	d007      	beq.n	8006556 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800654e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8006550:	6878      	ldr	r0, [r7, #4]
 8006552:	f001 f8f5 	bl	8007740 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8006556:	68bb      	ldr	r3, [r7, #8]
 8006558:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800655c:	2b00      	cmp	r3, #0
 800655e:	d00c      	beq.n	800657a <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006566:	2b00      	cmp	r3, #0
 8006568:	d007      	beq.n	800657a <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8006572:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8006574:	6878      	ldr	r0, [r7, #4]
 8006576:	f001 f8ed 	bl	8007754 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800657a:	bf00      	nop
 800657c:	3710      	adds	r7, #16
 800657e:	46bd      	mov	sp, r7
 8006580:	bd80      	pop	{r7, pc}
	...

08006584 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006584:	b580      	push	{r7, lr}
 8006586:	b086      	sub	sp, #24
 8006588:	af00      	add	r7, sp, #0
 800658a:	60f8      	str	r0, [r7, #12]
 800658c:	60b9      	str	r1, [r7, #8]
 800658e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006590:	2300      	movs	r3, #0
 8006592:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800659a:	2b01      	cmp	r3, #1
 800659c:	d101      	bne.n	80065a2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800659e:	2302      	movs	r3, #2
 80065a0:	e0ff      	b.n	80067a2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	2201      	movs	r2, #1
 80065a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	2b14      	cmp	r3, #20
 80065ae:	f200 80f0 	bhi.w	8006792 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80065b2:	a201      	add	r2, pc, #4	@ (adr r2, 80065b8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80065b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065b8:	0800660d 	.word	0x0800660d
 80065bc:	08006793 	.word	0x08006793
 80065c0:	08006793 	.word	0x08006793
 80065c4:	08006793 	.word	0x08006793
 80065c8:	0800664d 	.word	0x0800664d
 80065cc:	08006793 	.word	0x08006793
 80065d0:	08006793 	.word	0x08006793
 80065d4:	08006793 	.word	0x08006793
 80065d8:	0800668f 	.word	0x0800668f
 80065dc:	08006793 	.word	0x08006793
 80065e0:	08006793 	.word	0x08006793
 80065e4:	08006793 	.word	0x08006793
 80065e8:	080066cf 	.word	0x080066cf
 80065ec:	08006793 	.word	0x08006793
 80065f0:	08006793 	.word	0x08006793
 80065f4:	08006793 	.word	0x08006793
 80065f8:	08006711 	.word	0x08006711
 80065fc:	08006793 	.word	0x08006793
 8006600:	08006793 	.word	0x08006793
 8006604:	08006793 	.word	0x08006793
 8006608:	08006751 	.word	0x08006751
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	68b9      	ldr	r1, [r7, #8]
 8006612:	4618      	mov	r0, r3
 8006614:	f000 f9a6 	bl	8006964 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	699a      	ldr	r2, [r3, #24]
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	f042 0208 	orr.w	r2, r2, #8
 8006626:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	699a      	ldr	r2, [r3, #24]
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	f022 0204 	bic.w	r2, r2, #4
 8006636:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	6999      	ldr	r1, [r3, #24]
 800663e:	68bb      	ldr	r3, [r7, #8]
 8006640:	691a      	ldr	r2, [r3, #16]
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	430a      	orrs	r2, r1
 8006648:	619a      	str	r2, [r3, #24]
      break;
 800664a:	e0a5      	b.n	8006798 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	68b9      	ldr	r1, [r7, #8]
 8006652:	4618      	mov	r0, r3
 8006654:	f000 fa20 	bl	8006a98 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	699a      	ldr	r2, [r3, #24]
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006666:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	699a      	ldr	r2, [r3, #24]
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006676:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	6999      	ldr	r1, [r3, #24]
 800667e:	68bb      	ldr	r3, [r7, #8]
 8006680:	691b      	ldr	r3, [r3, #16]
 8006682:	021a      	lsls	r2, r3, #8
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	430a      	orrs	r2, r1
 800668a:	619a      	str	r2, [r3, #24]
      break;
 800668c:	e084      	b.n	8006798 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	68b9      	ldr	r1, [r7, #8]
 8006694:	4618      	mov	r0, r3
 8006696:	f000 fa93 	bl	8006bc0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	69da      	ldr	r2, [r3, #28]
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	f042 0208 	orr.w	r2, r2, #8
 80066a8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	69da      	ldr	r2, [r3, #28]
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	f022 0204 	bic.w	r2, r2, #4
 80066b8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	69d9      	ldr	r1, [r3, #28]
 80066c0:	68bb      	ldr	r3, [r7, #8]
 80066c2:	691a      	ldr	r2, [r3, #16]
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	430a      	orrs	r2, r1
 80066ca:	61da      	str	r2, [r3, #28]
      break;
 80066cc:	e064      	b.n	8006798 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	68b9      	ldr	r1, [r7, #8]
 80066d4:	4618      	mov	r0, r3
 80066d6:	f000 fb05 	bl	8006ce4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	69da      	ldr	r2, [r3, #28]
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80066e8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	69da      	ldr	r2, [r3, #28]
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80066f8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	69d9      	ldr	r1, [r3, #28]
 8006700:	68bb      	ldr	r3, [r7, #8]
 8006702:	691b      	ldr	r3, [r3, #16]
 8006704:	021a      	lsls	r2, r3, #8
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	430a      	orrs	r2, r1
 800670c:	61da      	str	r2, [r3, #28]
      break;
 800670e:	e043      	b.n	8006798 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	68b9      	ldr	r1, [r7, #8]
 8006716:	4618      	mov	r0, r3
 8006718:	f000 fb78 	bl	8006e0c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	f042 0208 	orr.w	r2, r2, #8
 800672a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	f022 0204 	bic.w	r2, r2, #4
 800673a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8006742:	68bb      	ldr	r3, [r7, #8]
 8006744:	691a      	ldr	r2, [r3, #16]
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	430a      	orrs	r2, r1
 800674c:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800674e:	e023      	b.n	8006798 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	68b9      	ldr	r1, [r7, #8]
 8006756:	4618      	mov	r0, r3
 8006758:	f000 fbc2 	bl	8006ee0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800676a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800677a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8006782:	68bb      	ldr	r3, [r7, #8]
 8006784:	691b      	ldr	r3, [r3, #16]
 8006786:	021a      	lsls	r2, r3, #8
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	430a      	orrs	r2, r1
 800678e:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8006790:	e002      	b.n	8006798 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8006792:	2301      	movs	r3, #1
 8006794:	75fb      	strb	r3, [r7, #23]
      break;
 8006796:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	2200      	movs	r2, #0
 800679c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80067a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80067a2:	4618      	mov	r0, r3
 80067a4:	3718      	adds	r7, #24
 80067a6:	46bd      	mov	sp, r7
 80067a8:	bd80      	pop	{r7, pc}
 80067aa:	bf00      	nop

080067ac <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80067ac:	b480      	push	{r7}
 80067ae:	b083      	sub	sp, #12
 80067b0:	af00      	add	r7, sp, #0
 80067b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80067b4:	bf00      	nop
 80067b6:	370c      	adds	r7, #12
 80067b8:	46bd      	mov	sp, r7
 80067ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067be:	4770      	bx	lr

080067c0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80067c0:	b480      	push	{r7}
 80067c2:	b083      	sub	sp, #12
 80067c4:	af00      	add	r7, sp, #0
 80067c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80067c8:	bf00      	nop
 80067ca:	370c      	adds	r7, #12
 80067cc:	46bd      	mov	sp, r7
 80067ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d2:	4770      	bx	lr

080067d4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80067d4:	b480      	push	{r7}
 80067d6:	b083      	sub	sp, #12
 80067d8:	af00      	add	r7, sp, #0
 80067da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80067dc:	bf00      	nop
 80067de:	370c      	adds	r7, #12
 80067e0:	46bd      	mov	sp, r7
 80067e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e6:	4770      	bx	lr

080067e8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80067e8:	b480      	push	{r7}
 80067ea:	b083      	sub	sp, #12
 80067ec:	af00      	add	r7, sp, #0
 80067ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80067f0:	bf00      	nop
 80067f2:	370c      	adds	r7, #12
 80067f4:	46bd      	mov	sp, r7
 80067f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067fa:	4770      	bx	lr

080067fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80067fc:	b480      	push	{r7}
 80067fe:	b085      	sub	sp, #20
 8006800:	af00      	add	r7, sp, #0
 8006802:	6078      	str	r0, [r7, #4]
 8006804:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	4a4c      	ldr	r2, [pc, #304]	@ (8006940 <TIM_Base_SetConfig+0x144>)
 8006810:	4293      	cmp	r3, r2
 8006812:	d017      	beq.n	8006844 <TIM_Base_SetConfig+0x48>
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800681a:	d013      	beq.n	8006844 <TIM_Base_SetConfig+0x48>
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	4a49      	ldr	r2, [pc, #292]	@ (8006944 <TIM_Base_SetConfig+0x148>)
 8006820:	4293      	cmp	r3, r2
 8006822:	d00f      	beq.n	8006844 <TIM_Base_SetConfig+0x48>
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	4a48      	ldr	r2, [pc, #288]	@ (8006948 <TIM_Base_SetConfig+0x14c>)
 8006828:	4293      	cmp	r3, r2
 800682a:	d00b      	beq.n	8006844 <TIM_Base_SetConfig+0x48>
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	4a47      	ldr	r2, [pc, #284]	@ (800694c <TIM_Base_SetConfig+0x150>)
 8006830:	4293      	cmp	r3, r2
 8006832:	d007      	beq.n	8006844 <TIM_Base_SetConfig+0x48>
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	4a46      	ldr	r2, [pc, #280]	@ (8006950 <TIM_Base_SetConfig+0x154>)
 8006838:	4293      	cmp	r3, r2
 800683a:	d003      	beq.n	8006844 <TIM_Base_SetConfig+0x48>
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	4a45      	ldr	r2, [pc, #276]	@ (8006954 <TIM_Base_SetConfig+0x158>)
 8006840:	4293      	cmp	r3, r2
 8006842:	d108      	bne.n	8006856 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800684a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800684c:	683b      	ldr	r3, [r7, #0]
 800684e:	685b      	ldr	r3, [r3, #4]
 8006850:	68fa      	ldr	r2, [r7, #12]
 8006852:	4313      	orrs	r3, r2
 8006854:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	4a39      	ldr	r2, [pc, #228]	@ (8006940 <TIM_Base_SetConfig+0x144>)
 800685a:	4293      	cmp	r3, r2
 800685c:	d023      	beq.n	80068a6 <TIM_Base_SetConfig+0xaa>
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006864:	d01f      	beq.n	80068a6 <TIM_Base_SetConfig+0xaa>
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	4a36      	ldr	r2, [pc, #216]	@ (8006944 <TIM_Base_SetConfig+0x148>)
 800686a:	4293      	cmp	r3, r2
 800686c:	d01b      	beq.n	80068a6 <TIM_Base_SetConfig+0xaa>
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	4a35      	ldr	r2, [pc, #212]	@ (8006948 <TIM_Base_SetConfig+0x14c>)
 8006872:	4293      	cmp	r3, r2
 8006874:	d017      	beq.n	80068a6 <TIM_Base_SetConfig+0xaa>
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	4a34      	ldr	r2, [pc, #208]	@ (800694c <TIM_Base_SetConfig+0x150>)
 800687a:	4293      	cmp	r3, r2
 800687c:	d013      	beq.n	80068a6 <TIM_Base_SetConfig+0xaa>
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	4a33      	ldr	r2, [pc, #204]	@ (8006950 <TIM_Base_SetConfig+0x154>)
 8006882:	4293      	cmp	r3, r2
 8006884:	d00f      	beq.n	80068a6 <TIM_Base_SetConfig+0xaa>
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	4a33      	ldr	r2, [pc, #204]	@ (8006958 <TIM_Base_SetConfig+0x15c>)
 800688a:	4293      	cmp	r3, r2
 800688c:	d00b      	beq.n	80068a6 <TIM_Base_SetConfig+0xaa>
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	4a32      	ldr	r2, [pc, #200]	@ (800695c <TIM_Base_SetConfig+0x160>)
 8006892:	4293      	cmp	r3, r2
 8006894:	d007      	beq.n	80068a6 <TIM_Base_SetConfig+0xaa>
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	4a31      	ldr	r2, [pc, #196]	@ (8006960 <TIM_Base_SetConfig+0x164>)
 800689a:	4293      	cmp	r3, r2
 800689c:	d003      	beq.n	80068a6 <TIM_Base_SetConfig+0xaa>
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	4a2c      	ldr	r2, [pc, #176]	@ (8006954 <TIM_Base_SetConfig+0x158>)
 80068a2:	4293      	cmp	r3, r2
 80068a4:	d108      	bne.n	80068b8 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80068ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80068ae:	683b      	ldr	r3, [r7, #0]
 80068b0:	68db      	ldr	r3, [r3, #12]
 80068b2:	68fa      	ldr	r2, [r7, #12]
 80068b4:	4313      	orrs	r3, r2
 80068b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80068be:	683b      	ldr	r3, [r7, #0]
 80068c0:	695b      	ldr	r3, [r3, #20]
 80068c2:	4313      	orrs	r3, r2
 80068c4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	68fa      	ldr	r2, [r7, #12]
 80068ca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80068cc:	683b      	ldr	r3, [r7, #0]
 80068ce:	689a      	ldr	r2, [r3, #8]
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80068d4:	683b      	ldr	r3, [r7, #0]
 80068d6:	681a      	ldr	r2, [r3, #0]
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	4a18      	ldr	r2, [pc, #96]	@ (8006940 <TIM_Base_SetConfig+0x144>)
 80068e0:	4293      	cmp	r3, r2
 80068e2:	d013      	beq.n	800690c <TIM_Base_SetConfig+0x110>
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	4a1a      	ldr	r2, [pc, #104]	@ (8006950 <TIM_Base_SetConfig+0x154>)
 80068e8:	4293      	cmp	r3, r2
 80068ea:	d00f      	beq.n	800690c <TIM_Base_SetConfig+0x110>
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	4a1a      	ldr	r2, [pc, #104]	@ (8006958 <TIM_Base_SetConfig+0x15c>)
 80068f0:	4293      	cmp	r3, r2
 80068f2:	d00b      	beq.n	800690c <TIM_Base_SetConfig+0x110>
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	4a19      	ldr	r2, [pc, #100]	@ (800695c <TIM_Base_SetConfig+0x160>)
 80068f8:	4293      	cmp	r3, r2
 80068fa:	d007      	beq.n	800690c <TIM_Base_SetConfig+0x110>
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	4a18      	ldr	r2, [pc, #96]	@ (8006960 <TIM_Base_SetConfig+0x164>)
 8006900:	4293      	cmp	r3, r2
 8006902:	d003      	beq.n	800690c <TIM_Base_SetConfig+0x110>
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	4a13      	ldr	r2, [pc, #76]	@ (8006954 <TIM_Base_SetConfig+0x158>)
 8006908:	4293      	cmp	r3, r2
 800690a:	d103      	bne.n	8006914 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800690c:	683b      	ldr	r3, [r7, #0]
 800690e:	691a      	ldr	r2, [r3, #16]
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	2201      	movs	r2, #1
 8006918:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	691b      	ldr	r3, [r3, #16]
 800691e:	f003 0301 	and.w	r3, r3, #1
 8006922:	2b01      	cmp	r3, #1
 8006924:	d105      	bne.n	8006932 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	691b      	ldr	r3, [r3, #16]
 800692a:	f023 0201 	bic.w	r2, r3, #1
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	611a      	str	r2, [r3, #16]
  }
}
 8006932:	bf00      	nop
 8006934:	3714      	adds	r7, #20
 8006936:	46bd      	mov	sp, r7
 8006938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800693c:	4770      	bx	lr
 800693e:	bf00      	nop
 8006940:	40012c00 	.word	0x40012c00
 8006944:	40000400 	.word	0x40000400
 8006948:	40000800 	.word	0x40000800
 800694c:	40000c00 	.word	0x40000c00
 8006950:	40013400 	.word	0x40013400
 8006954:	40015000 	.word	0x40015000
 8006958:	40014000 	.word	0x40014000
 800695c:	40014400 	.word	0x40014400
 8006960:	40014800 	.word	0x40014800

08006964 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006964:	b480      	push	{r7}
 8006966:	b087      	sub	sp, #28
 8006968:	af00      	add	r7, sp, #0
 800696a:	6078      	str	r0, [r7, #4]
 800696c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	6a1b      	ldr	r3, [r3, #32]
 8006972:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	6a1b      	ldr	r3, [r3, #32]
 8006978:	f023 0201 	bic.w	r2, r3, #1
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	685b      	ldr	r3, [r3, #4]
 8006984:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	699b      	ldr	r3, [r3, #24]
 800698a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006992:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006996:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	f023 0303 	bic.w	r3, r3, #3
 800699e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80069a0:	683b      	ldr	r3, [r7, #0]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	68fa      	ldr	r2, [r7, #12]
 80069a6:	4313      	orrs	r3, r2
 80069a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80069aa:	697b      	ldr	r3, [r7, #20]
 80069ac:	f023 0302 	bic.w	r3, r3, #2
 80069b0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80069b2:	683b      	ldr	r3, [r7, #0]
 80069b4:	689b      	ldr	r3, [r3, #8]
 80069b6:	697a      	ldr	r2, [r7, #20]
 80069b8:	4313      	orrs	r3, r2
 80069ba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	4a30      	ldr	r2, [pc, #192]	@ (8006a80 <TIM_OC1_SetConfig+0x11c>)
 80069c0:	4293      	cmp	r3, r2
 80069c2:	d013      	beq.n	80069ec <TIM_OC1_SetConfig+0x88>
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	4a2f      	ldr	r2, [pc, #188]	@ (8006a84 <TIM_OC1_SetConfig+0x120>)
 80069c8:	4293      	cmp	r3, r2
 80069ca:	d00f      	beq.n	80069ec <TIM_OC1_SetConfig+0x88>
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	4a2e      	ldr	r2, [pc, #184]	@ (8006a88 <TIM_OC1_SetConfig+0x124>)
 80069d0:	4293      	cmp	r3, r2
 80069d2:	d00b      	beq.n	80069ec <TIM_OC1_SetConfig+0x88>
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	4a2d      	ldr	r2, [pc, #180]	@ (8006a8c <TIM_OC1_SetConfig+0x128>)
 80069d8:	4293      	cmp	r3, r2
 80069da:	d007      	beq.n	80069ec <TIM_OC1_SetConfig+0x88>
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	4a2c      	ldr	r2, [pc, #176]	@ (8006a90 <TIM_OC1_SetConfig+0x12c>)
 80069e0:	4293      	cmp	r3, r2
 80069e2:	d003      	beq.n	80069ec <TIM_OC1_SetConfig+0x88>
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	4a2b      	ldr	r2, [pc, #172]	@ (8006a94 <TIM_OC1_SetConfig+0x130>)
 80069e8:	4293      	cmp	r3, r2
 80069ea:	d10c      	bne.n	8006a06 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80069ec:	697b      	ldr	r3, [r7, #20]
 80069ee:	f023 0308 	bic.w	r3, r3, #8
 80069f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80069f4:	683b      	ldr	r3, [r7, #0]
 80069f6:	68db      	ldr	r3, [r3, #12]
 80069f8:	697a      	ldr	r2, [r7, #20]
 80069fa:	4313      	orrs	r3, r2
 80069fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80069fe:	697b      	ldr	r3, [r7, #20]
 8006a00:	f023 0304 	bic.w	r3, r3, #4
 8006a04:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	4a1d      	ldr	r2, [pc, #116]	@ (8006a80 <TIM_OC1_SetConfig+0x11c>)
 8006a0a:	4293      	cmp	r3, r2
 8006a0c:	d013      	beq.n	8006a36 <TIM_OC1_SetConfig+0xd2>
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	4a1c      	ldr	r2, [pc, #112]	@ (8006a84 <TIM_OC1_SetConfig+0x120>)
 8006a12:	4293      	cmp	r3, r2
 8006a14:	d00f      	beq.n	8006a36 <TIM_OC1_SetConfig+0xd2>
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	4a1b      	ldr	r2, [pc, #108]	@ (8006a88 <TIM_OC1_SetConfig+0x124>)
 8006a1a:	4293      	cmp	r3, r2
 8006a1c:	d00b      	beq.n	8006a36 <TIM_OC1_SetConfig+0xd2>
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	4a1a      	ldr	r2, [pc, #104]	@ (8006a8c <TIM_OC1_SetConfig+0x128>)
 8006a22:	4293      	cmp	r3, r2
 8006a24:	d007      	beq.n	8006a36 <TIM_OC1_SetConfig+0xd2>
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	4a19      	ldr	r2, [pc, #100]	@ (8006a90 <TIM_OC1_SetConfig+0x12c>)
 8006a2a:	4293      	cmp	r3, r2
 8006a2c:	d003      	beq.n	8006a36 <TIM_OC1_SetConfig+0xd2>
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	4a18      	ldr	r2, [pc, #96]	@ (8006a94 <TIM_OC1_SetConfig+0x130>)
 8006a32:	4293      	cmp	r3, r2
 8006a34:	d111      	bne.n	8006a5a <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006a36:	693b      	ldr	r3, [r7, #16]
 8006a38:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006a3c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006a3e:	693b      	ldr	r3, [r7, #16]
 8006a40:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006a44:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006a46:	683b      	ldr	r3, [r7, #0]
 8006a48:	695b      	ldr	r3, [r3, #20]
 8006a4a:	693a      	ldr	r2, [r7, #16]
 8006a4c:	4313      	orrs	r3, r2
 8006a4e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006a50:	683b      	ldr	r3, [r7, #0]
 8006a52:	699b      	ldr	r3, [r3, #24]
 8006a54:	693a      	ldr	r2, [r7, #16]
 8006a56:	4313      	orrs	r3, r2
 8006a58:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	693a      	ldr	r2, [r7, #16]
 8006a5e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	68fa      	ldr	r2, [r7, #12]
 8006a64:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006a66:	683b      	ldr	r3, [r7, #0]
 8006a68:	685a      	ldr	r2, [r3, #4]
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	697a      	ldr	r2, [r7, #20]
 8006a72:	621a      	str	r2, [r3, #32]
}
 8006a74:	bf00      	nop
 8006a76:	371c      	adds	r7, #28
 8006a78:	46bd      	mov	sp, r7
 8006a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a7e:	4770      	bx	lr
 8006a80:	40012c00 	.word	0x40012c00
 8006a84:	40013400 	.word	0x40013400
 8006a88:	40014000 	.word	0x40014000
 8006a8c:	40014400 	.word	0x40014400
 8006a90:	40014800 	.word	0x40014800
 8006a94:	40015000 	.word	0x40015000

08006a98 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006a98:	b480      	push	{r7}
 8006a9a:	b087      	sub	sp, #28
 8006a9c:	af00      	add	r7, sp, #0
 8006a9e:	6078      	str	r0, [r7, #4]
 8006aa0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	6a1b      	ldr	r3, [r3, #32]
 8006aa6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	6a1b      	ldr	r3, [r3, #32]
 8006aac:	f023 0210 	bic.w	r2, r3, #16
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	685b      	ldr	r3, [r3, #4]
 8006ab8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	699b      	ldr	r3, [r3, #24]
 8006abe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006ac6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006aca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006ad2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006ad4:	683b      	ldr	r3, [r7, #0]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	021b      	lsls	r3, r3, #8
 8006ada:	68fa      	ldr	r2, [r7, #12]
 8006adc:	4313      	orrs	r3, r2
 8006ade:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006ae0:	697b      	ldr	r3, [r7, #20]
 8006ae2:	f023 0320 	bic.w	r3, r3, #32
 8006ae6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006ae8:	683b      	ldr	r3, [r7, #0]
 8006aea:	689b      	ldr	r3, [r3, #8]
 8006aec:	011b      	lsls	r3, r3, #4
 8006aee:	697a      	ldr	r2, [r7, #20]
 8006af0:	4313      	orrs	r3, r2
 8006af2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	4a2c      	ldr	r2, [pc, #176]	@ (8006ba8 <TIM_OC2_SetConfig+0x110>)
 8006af8:	4293      	cmp	r3, r2
 8006afa:	d007      	beq.n	8006b0c <TIM_OC2_SetConfig+0x74>
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	4a2b      	ldr	r2, [pc, #172]	@ (8006bac <TIM_OC2_SetConfig+0x114>)
 8006b00:	4293      	cmp	r3, r2
 8006b02:	d003      	beq.n	8006b0c <TIM_OC2_SetConfig+0x74>
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	4a2a      	ldr	r2, [pc, #168]	@ (8006bb0 <TIM_OC2_SetConfig+0x118>)
 8006b08:	4293      	cmp	r3, r2
 8006b0a:	d10d      	bne.n	8006b28 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006b0c:	697b      	ldr	r3, [r7, #20]
 8006b0e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006b12:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006b14:	683b      	ldr	r3, [r7, #0]
 8006b16:	68db      	ldr	r3, [r3, #12]
 8006b18:	011b      	lsls	r3, r3, #4
 8006b1a:	697a      	ldr	r2, [r7, #20]
 8006b1c:	4313      	orrs	r3, r2
 8006b1e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006b20:	697b      	ldr	r3, [r7, #20]
 8006b22:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006b26:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	4a1f      	ldr	r2, [pc, #124]	@ (8006ba8 <TIM_OC2_SetConfig+0x110>)
 8006b2c:	4293      	cmp	r3, r2
 8006b2e:	d013      	beq.n	8006b58 <TIM_OC2_SetConfig+0xc0>
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	4a1e      	ldr	r2, [pc, #120]	@ (8006bac <TIM_OC2_SetConfig+0x114>)
 8006b34:	4293      	cmp	r3, r2
 8006b36:	d00f      	beq.n	8006b58 <TIM_OC2_SetConfig+0xc0>
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	4a1e      	ldr	r2, [pc, #120]	@ (8006bb4 <TIM_OC2_SetConfig+0x11c>)
 8006b3c:	4293      	cmp	r3, r2
 8006b3e:	d00b      	beq.n	8006b58 <TIM_OC2_SetConfig+0xc0>
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	4a1d      	ldr	r2, [pc, #116]	@ (8006bb8 <TIM_OC2_SetConfig+0x120>)
 8006b44:	4293      	cmp	r3, r2
 8006b46:	d007      	beq.n	8006b58 <TIM_OC2_SetConfig+0xc0>
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	4a1c      	ldr	r2, [pc, #112]	@ (8006bbc <TIM_OC2_SetConfig+0x124>)
 8006b4c:	4293      	cmp	r3, r2
 8006b4e:	d003      	beq.n	8006b58 <TIM_OC2_SetConfig+0xc0>
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	4a17      	ldr	r2, [pc, #92]	@ (8006bb0 <TIM_OC2_SetConfig+0x118>)
 8006b54:	4293      	cmp	r3, r2
 8006b56:	d113      	bne.n	8006b80 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006b58:	693b      	ldr	r3, [r7, #16]
 8006b5a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006b5e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006b60:	693b      	ldr	r3, [r7, #16]
 8006b62:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006b66:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006b68:	683b      	ldr	r3, [r7, #0]
 8006b6a:	695b      	ldr	r3, [r3, #20]
 8006b6c:	009b      	lsls	r3, r3, #2
 8006b6e:	693a      	ldr	r2, [r7, #16]
 8006b70:	4313      	orrs	r3, r2
 8006b72:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006b74:	683b      	ldr	r3, [r7, #0]
 8006b76:	699b      	ldr	r3, [r3, #24]
 8006b78:	009b      	lsls	r3, r3, #2
 8006b7a:	693a      	ldr	r2, [r7, #16]
 8006b7c:	4313      	orrs	r3, r2
 8006b7e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	693a      	ldr	r2, [r7, #16]
 8006b84:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	68fa      	ldr	r2, [r7, #12]
 8006b8a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006b8c:	683b      	ldr	r3, [r7, #0]
 8006b8e:	685a      	ldr	r2, [r3, #4]
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	697a      	ldr	r2, [r7, #20]
 8006b98:	621a      	str	r2, [r3, #32]
}
 8006b9a:	bf00      	nop
 8006b9c:	371c      	adds	r7, #28
 8006b9e:	46bd      	mov	sp, r7
 8006ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba4:	4770      	bx	lr
 8006ba6:	bf00      	nop
 8006ba8:	40012c00 	.word	0x40012c00
 8006bac:	40013400 	.word	0x40013400
 8006bb0:	40015000 	.word	0x40015000
 8006bb4:	40014000 	.word	0x40014000
 8006bb8:	40014400 	.word	0x40014400
 8006bbc:	40014800 	.word	0x40014800

08006bc0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006bc0:	b480      	push	{r7}
 8006bc2:	b087      	sub	sp, #28
 8006bc4:	af00      	add	r7, sp, #0
 8006bc6:	6078      	str	r0, [r7, #4]
 8006bc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	6a1b      	ldr	r3, [r3, #32]
 8006bce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	6a1b      	ldr	r3, [r3, #32]
 8006bd4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	685b      	ldr	r3, [r3, #4]
 8006be0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	69db      	ldr	r3, [r3, #28]
 8006be6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006bee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006bf2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	f023 0303 	bic.w	r3, r3, #3
 8006bfa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006bfc:	683b      	ldr	r3, [r7, #0]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	68fa      	ldr	r2, [r7, #12]
 8006c02:	4313      	orrs	r3, r2
 8006c04:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006c06:	697b      	ldr	r3, [r7, #20]
 8006c08:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006c0c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006c0e:	683b      	ldr	r3, [r7, #0]
 8006c10:	689b      	ldr	r3, [r3, #8]
 8006c12:	021b      	lsls	r3, r3, #8
 8006c14:	697a      	ldr	r2, [r7, #20]
 8006c16:	4313      	orrs	r3, r2
 8006c18:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	4a2b      	ldr	r2, [pc, #172]	@ (8006ccc <TIM_OC3_SetConfig+0x10c>)
 8006c1e:	4293      	cmp	r3, r2
 8006c20:	d007      	beq.n	8006c32 <TIM_OC3_SetConfig+0x72>
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	4a2a      	ldr	r2, [pc, #168]	@ (8006cd0 <TIM_OC3_SetConfig+0x110>)
 8006c26:	4293      	cmp	r3, r2
 8006c28:	d003      	beq.n	8006c32 <TIM_OC3_SetConfig+0x72>
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	4a29      	ldr	r2, [pc, #164]	@ (8006cd4 <TIM_OC3_SetConfig+0x114>)
 8006c2e:	4293      	cmp	r3, r2
 8006c30:	d10d      	bne.n	8006c4e <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006c32:	697b      	ldr	r3, [r7, #20]
 8006c34:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006c38:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006c3a:	683b      	ldr	r3, [r7, #0]
 8006c3c:	68db      	ldr	r3, [r3, #12]
 8006c3e:	021b      	lsls	r3, r3, #8
 8006c40:	697a      	ldr	r2, [r7, #20]
 8006c42:	4313      	orrs	r3, r2
 8006c44:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006c46:	697b      	ldr	r3, [r7, #20]
 8006c48:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006c4c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	4a1e      	ldr	r2, [pc, #120]	@ (8006ccc <TIM_OC3_SetConfig+0x10c>)
 8006c52:	4293      	cmp	r3, r2
 8006c54:	d013      	beq.n	8006c7e <TIM_OC3_SetConfig+0xbe>
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	4a1d      	ldr	r2, [pc, #116]	@ (8006cd0 <TIM_OC3_SetConfig+0x110>)
 8006c5a:	4293      	cmp	r3, r2
 8006c5c:	d00f      	beq.n	8006c7e <TIM_OC3_SetConfig+0xbe>
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	4a1d      	ldr	r2, [pc, #116]	@ (8006cd8 <TIM_OC3_SetConfig+0x118>)
 8006c62:	4293      	cmp	r3, r2
 8006c64:	d00b      	beq.n	8006c7e <TIM_OC3_SetConfig+0xbe>
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	4a1c      	ldr	r2, [pc, #112]	@ (8006cdc <TIM_OC3_SetConfig+0x11c>)
 8006c6a:	4293      	cmp	r3, r2
 8006c6c:	d007      	beq.n	8006c7e <TIM_OC3_SetConfig+0xbe>
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	4a1b      	ldr	r2, [pc, #108]	@ (8006ce0 <TIM_OC3_SetConfig+0x120>)
 8006c72:	4293      	cmp	r3, r2
 8006c74:	d003      	beq.n	8006c7e <TIM_OC3_SetConfig+0xbe>
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	4a16      	ldr	r2, [pc, #88]	@ (8006cd4 <TIM_OC3_SetConfig+0x114>)
 8006c7a:	4293      	cmp	r3, r2
 8006c7c:	d113      	bne.n	8006ca6 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006c7e:	693b      	ldr	r3, [r7, #16]
 8006c80:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006c84:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006c86:	693b      	ldr	r3, [r7, #16]
 8006c88:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006c8c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006c8e:	683b      	ldr	r3, [r7, #0]
 8006c90:	695b      	ldr	r3, [r3, #20]
 8006c92:	011b      	lsls	r3, r3, #4
 8006c94:	693a      	ldr	r2, [r7, #16]
 8006c96:	4313      	orrs	r3, r2
 8006c98:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006c9a:	683b      	ldr	r3, [r7, #0]
 8006c9c:	699b      	ldr	r3, [r3, #24]
 8006c9e:	011b      	lsls	r3, r3, #4
 8006ca0:	693a      	ldr	r2, [r7, #16]
 8006ca2:	4313      	orrs	r3, r2
 8006ca4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	693a      	ldr	r2, [r7, #16]
 8006caa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	68fa      	ldr	r2, [r7, #12]
 8006cb0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006cb2:	683b      	ldr	r3, [r7, #0]
 8006cb4:	685a      	ldr	r2, [r3, #4]
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	697a      	ldr	r2, [r7, #20]
 8006cbe:	621a      	str	r2, [r3, #32]
}
 8006cc0:	bf00      	nop
 8006cc2:	371c      	adds	r7, #28
 8006cc4:	46bd      	mov	sp, r7
 8006cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cca:	4770      	bx	lr
 8006ccc:	40012c00 	.word	0x40012c00
 8006cd0:	40013400 	.word	0x40013400
 8006cd4:	40015000 	.word	0x40015000
 8006cd8:	40014000 	.word	0x40014000
 8006cdc:	40014400 	.word	0x40014400
 8006ce0:	40014800 	.word	0x40014800

08006ce4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006ce4:	b480      	push	{r7}
 8006ce6:	b087      	sub	sp, #28
 8006ce8:	af00      	add	r7, sp, #0
 8006cea:	6078      	str	r0, [r7, #4]
 8006cec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	6a1b      	ldr	r3, [r3, #32]
 8006cf2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	6a1b      	ldr	r3, [r3, #32]
 8006cf8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	685b      	ldr	r3, [r3, #4]
 8006d04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	69db      	ldr	r3, [r3, #28]
 8006d0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006d12:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006d16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006d1e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006d20:	683b      	ldr	r3, [r7, #0]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	021b      	lsls	r3, r3, #8
 8006d26:	68fa      	ldr	r2, [r7, #12]
 8006d28:	4313      	orrs	r3, r2
 8006d2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006d2c:	697b      	ldr	r3, [r7, #20]
 8006d2e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006d32:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006d34:	683b      	ldr	r3, [r7, #0]
 8006d36:	689b      	ldr	r3, [r3, #8]
 8006d38:	031b      	lsls	r3, r3, #12
 8006d3a:	697a      	ldr	r2, [r7, #20]
 8006d3c:	4313      	orrs	r3, r2
 8006d3e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	4a2c      	ldr	r2, [pc, #176]	@ (8006df4 <TIM_OC4_SetConfig+0x110>)
 8006d44:	4293      	cmp	r3, r2
 8006d46:	d007      	beq.n	8006d58 <TIM_OC4_SetConfig+0x74>
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	4a2b      	ldr	r2, [pc, #172]	@ (8006df8 <TIM_OC4_SetConfig+0x114>)
 8006d4c:	4293      	cmp	r3, r2
 8006d4e:	d003      	beq.n	8006d58 <TIM_OC4_SetConfig+0x74>
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	4a2a      	ldr	r2, [pc, #168]	@ (8006dfc <TIM_OC4_SetConfig+0x118>)
 8006d54:	4293      	cmp	r3, r2
 8006d56:	d10d      	bne.n	8006d74 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8006d58:	697b      	ldr	r3, [r7, #20]
 8006d5a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006d5e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8006d60:	683b      	ldr	r3, [r7, #0]
 8006d62:	68db      	ldr	r3, [r3, #12]
 8006d64:	031b      	lsls	r3, r3, #12
 8006d66:	697a      	ldr	r2, [r7, #20]
 8006d68:	4313      	orrs	r3, r2
 8006d6a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8006d6c:	697b      	ldr	r3, [r7, #20]
 8006d6e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006d72:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	4a1f      	ldr	r2, [pc, #124]	@ (8006df4 <TIM_OC4_SetConfig+0x110>)
 8006d78:	4293      	cmp	r3, r2
 8006d7a:	d013      	beq.n	8006da4 <TIM_OC4_SetConfig+0xc0>
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	4a1e      	ldr	r2, [pc, #120]	@ (8006df8 <TIM_OC4_SetConfig+0x114>)
 8006d80:	4293      	cmp	r3, r2
 8006d82:	d00f      	beq.n	8006da4 <TIM_OC4_SetConfig+0xc0>
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	4a1e      	ldr	r2, [pc, #120]	@ (8006e00 <TIM_OC4_SetConfig+0x11c>)
 8006d88:	4293      	cmp	r3, r2
 8006d8a:	d00b      	beq.n	8006da4 <TIM_OC4_SetConfig+0xc0>
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	4a1d      	ldr	r2, [pc, #116]	@ (8006e04 <TIM_OC4_SetConfig+0x120>)
 8006d90:	4293      	cmp	r3, r2
 8006d92:	d007      	beq.n	8006da4 <TIM_OC4_SetConfig+0xc0>
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	4a1c      	ldr	r2, [pc, #112]	@ (8006e08 <TIM_OC4_SetConfig+0x124>)
 8006d98:	4293      	cmp	r3, r2
 8006d9a:	d003      	beq.n	8006da4 <TIM_OC4_SetConfig+0xc0>
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	4a17      	ldr	r2, [pc, #92]	@ (8006dfc <TIM_OC4_SetConfig+0x118>)
 8006da0:	4293      	cmp	r3, r2
 8006da2:	d113      	bne.n	8006dcc <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006da4:	693b      	ldr	r3, [r7, #16]
 8006da6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006daa:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8006dac:	693b      	ldr	r3, [r7, #16]
 8006dae:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006db2:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006db4:	683b      	ldr	r3, [r7, #0]
 8006db6:	695b      	ldr	r3, [r3, #20]
 8006db8:	019b      	lsls	r3, r3, #6
 8006dba:	693a      	ldr	r2, [r7, #16]
 8006dbc:	4313      	orrs	r3, r2
 8006dbe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8006dc0:	683b      	ldr	r3, [r7, #0]
 8006dc2:	699b      	ldr	r3, [r3, #24]
 8006dc4:	019b      	lsls	r3, r3, #6
 8006dc6:	693a      	ldr	r2, [r7, #16]
 8006dc8:	4313      	orrs	r3, r2
 8006dca:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	693a      	ldr	r2, [r7, #16]
 8006dd0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	68fa      	ldr	r2, [r7, #12]
 8006dd6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006dd8:	683b      	ldr	r3, [r7, #0]
 8006dda:	685a      	ldr	r2, [r3, #4]
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	697a      	ldr	r2, [r7, #20]
 8006de4:	621a      	str	r2, [r3, #32]
}
 8006de6:	bf00      	nop
 8006de8:	371c      	adds	r7, #28
 8006dea:	46bd      	mov	sp, r7
 8006dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df0:	4770      	bx	lr
 8006df2:	bf00      	nop
 8006df4:	40012c00 	.word	0x40012c00
 8006df8:	40013400 	.word	0x40013400
 8006dfc:	40015000 	.word	0x40015000
 8006e00:	40014000 	.word	0x40014000
 8006e04:	40014400 	.word	0x40014400
 8006e08:	40014800 	.word	0x40014800

08006e0c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006e0c:	b480      	push	{r7}
 8006e0e:	b087      	sub	sp, #28
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	6078      	str	r0, [r7, #4]
 8006e14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	6a1b      	ldr	r3, [r3, #32]
 8006e1a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	6a1b      	ldr	r3, [r3, #32]
 8006e20:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	685b      	ldr	r3, [r3, #4]
 8006e2c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006e32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006e3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e3e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006e40:	683b      	ldr	r3, [r7, #0]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	68fa      	ldr	r2, [r7, #12]
 8006e46:	4313      	orrs	r3, r2
 8006e48:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006e4a:	693b      	ldr	r3, [r7, #16]
 8006e4c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006e50:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006e52:	683b      	ldr	r3, [r7, #0]
 8006e54:	689b      	ldr	r3, [r3, #8]
 8006e56:	041b      	lsls	r3, r3, #16
 8006e58:	693a      	ldr	r2, [r7, #16]
 8006e5a:	4313      	orrs	r3, r2
 8006e5c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	4a19      	ldr	r2, [pc, #100]	@ (8006ec8 <TIM_OC5_SetConfig+0xbc>)
 8006e62:	4293      	cmp	r3, r2
 8006e64:	d013      	beq.n	8006e8e <TIM_OC5_SetConfig+0x82>
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	4a18      	ldr	r2, [pc, #96]	@ (8006ecc <TIM_OC5_SetConfig+0xc0>)
 8006e6a:	4293      	cmp	r3, r2
 8006e6c:	d00f      	beq.n	8006e8e <TIM_OC5_SetConfig+0x82>
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	4a17      	ldr	r2, [pc, #92]	@ (8006ed0 <TIM_OC5_SetConfig+0xc4>)
 8006e72:	4293      	cmp	r3, r2
 8006e74:	d00b      	beq.n	8006e8e <TIM_OC5_SetConfig+0x82>
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	4a16      	ldr	r2, [pc, #88]	@ (8006ed4 <TIM_OC5_SetConfig+0xc8>)
 8006e7a:	4293      	cmp	r3, r2
 8006e7c:	d007      	beq.n	8006e8e <TIM_OC5_SetConfig+0x82>
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	4a15      	ldr	r2, [pc, #84]	@ (8006ed8 <TIM_OC5_SetConfig+0xcc>)
 8006e82:	4293      	cmp	r3, r2
 8006e84:	d003      	beq.n	8006e8e <TIM_OC5_SetConfig+0x82>
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	4a14      	ldr	r2, [pc, #80]	@ (8006edc <TIM_OC5_SetConfig+0xd0>)
 8006e8a:	4293      	cmp	r3, r2
 8006e8c:	d109      	bne.n	8006ea2 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006e8e:	697b      	ldr	r3, [r7, #20]
 8006e90:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006e94:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006e96:	683b      	ldr	r3, [r7, #0]
 8006e98:	695b      	ldr	r3, [r3, #20]
 8006e9a:	021b      	lsls	r3, r3, #8
 8006e9c:	697a      	ldr	r2, [r7, #20]
 8006e9e:	4313      	orrs	r3, r2
 8006ea0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	697a      	ldr	r2, [r7, #20]
 8006ea6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	68fa      	ldr	r2, [r7, #12]
 8006eac:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006eae:	683b      	ldr	r3, [r7, #0]
 8006eb0:	685a      	ldr	r2, [r3, #4]
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	693a      	ldr	r2, [r7, #16]
 8006eba:	621a      	str	r2, [r3, #32]
}
 8006ebc:	bf00      	nop
 8006ebe:	371c      	adds	r7, #28
 8006ec0:	46bd      	mov	sp, r7
 8006ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec6:	4770      	bx	lr
 8006ec8:	40012c00 	.word	0x40012c00
 8006ecc:	40013400 	.word	0x40013400
 8006ed0:	40014000 	.word	0x40014000
 8006ed4:	40014400 	.word	0x40014400
 8006ed8:	40014800 	.word	0x40014800
 8006edc:	40015000 	.word	0x40015000

08006ee0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006ee0:	b480      	push	{r7}
 8006ee2:	b087      	sub	sp, #28
 8006ee4:	af00      	add	r7, sp, #0
 8006ee6:	6078      	str	r0, [r7, #4]
 8006ee8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	6a1b      	ldr	r3, [r3, #32]
 8006eee:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	6a1b      	ldr	r3, [r3, #32]
 8006ef4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	685b      	ldr	r3, [r3, #4]
 8006f00:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006f06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006f0e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006f12:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006f14:	683b      	ldr	r3, [r7, #0]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	021b      	lsls	r3, r3, #8
 8006f1a:	68fa      	ldr	r2, [r7, #12]
 8006f1c:	4313      	orrs	r3, r2
 8006f1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006f20:	693b      	ldr	r3, [r7, #16]
 8006f22:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006f26:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006f28:	683b      	ldr	r3, [r7, #0]
 8006f2a:	689b      	ldr	r3, [r3, #8]
 8006f2c:	051b      	lsls	r3, r3, #20
 8006f2e:	693a      	ldr	r2, [r7, #16]
 8006f30:	4313      	orrs	r3, r2
 8006f32:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	4a1a      	ldr	r2, [pc, #104]	@ (8006fa0 <TIM_OC6_SetConfig+0xc0>)
 8006f38:	4293      	cmp	r3, r2
 8006f3a:	d013      	beq.n	8006f64 <TIM_OC6_SetConfig+0x84>
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	4a19      	ldr	r2, [pc, #100]	@ (8006fa4 <TIM_OC6_SetConfig+0xc4>)
 8006f40:	4293      	cmp	r3, r2
 8006f42:	d00f      	beq.n	8006f64 <TIM_OC6_SetConfig+0x84>
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	4a18      	ldr	r2, [pc, #96]	@ (8006fa8 <TIM_OC6_SetConfig+0xc8>)
 8006f48:	4293      	cmp	r3, r2
 8006f4a:	d00b      	beq.n	8006f64 <TIM_OC6_SetConfig+0x84>
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	4a17      	ldr	r2, [pc, #92]	@ (8006fac <TIM_OC6_SetConfig+0xcc>)
 8006f50:	4293      	cmp	r3, r2
 8006f52:	d007      	beq.n	8006f64 <TIM_OC6_SetConfig+0x84>
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	4a16      	ldr	r2, [pc, #88]	@ (8006fb0 <TIM_OC6_SetConfig+0xd0>)
 8006f58:	4293      	cmp	r3, r2
 8006f5a:	d003      	beq.n	8006f64 <TIM_OC6_SetConfig+0x84>
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	4a15      	ldr	r2, [pc, #84]	@ (8006fb4 <TIM_OC6_SetConfig+0xd4>)
 8006f60:	4293      	cmp	r3, r2
 8006f62:	d109      	bne.n	8006f78 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006f64:	697b      	ldr	r3, [r7, #20]
 8006f66:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006f6a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006f6c:	683b      	ldr	r3, [r7, #0]
 8006f6e:	695b      	ldr	r3, [r3, #20]
 8006f70:	029b      	lsls	r3, r3, #10
 8006f72:	697a      	ldr	r2, [r7, #20]
 8006f74:	4313      	orrs	r3, r2
 8006f76:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	697a      	ldr	r2, [r7, #20]
 8006f7c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	68fa      	ldr	r2, [r7, #12]
 8006f82:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006f84:	683b      	ldr	r3, [r7, #0]
 8006f86:	685a      	ldr	r2, [r3, #4]
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	693a      	ldr	r2, [r7, #16]
 8006f90:	621a      	str	r2, [r3, #32]
}
 8006f92:	bf00      	nop
 8006f94:	371c      	adds	r7, #28
 8006f96:	46bd      	mov	sp, r7
 8006f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f9c:	4770      	bx	lr
 8006f9e:	bf00      	nop
 8006fa0:	40012c00 	.word	0x40012c00
 8006fa4:	40013400 	.word	0x40013400
 8006fa8:	40014000 	.word	0x40014000
 8006fac:	40014400 	.word	0x40014400
 8006fb0:	40014800 	.word	0x40014800
 8006fb4:	40015000 	.word	0x40015000

08006fb8 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8006fb8:	b480      	push	{r7}
 8006fba:	b087      	sub	sp, #28
 8006fbc:	af00      	add	r7, sp, #0
 8006fbe:	60f8      	str	r0, [r7, #12]
 8006fc0:	60b9      	str	r1, [r7, #8]
 8006fc2:	607a      	str	r2, [r7, #4]
 8006fc4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	6a1b      	ldr	r3, [r3, #32]
 8006fca:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	6a1b      	ldr	r3, [r3, #32]
 8006fd0:	f023 0201 	bic.w	r2, r3, #1
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	699b      	ldr	r3, [r3, #24]
 8006fdc:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	4a28      	ldr	r2, [pc, #160]	@ (8007084 <TIM_TI1_SetConfig+0xcc>)
 8006fe2:	4293      	cmp	r3, r2
 8006fe4:	d01b      	beq.n	800701e <TIM_TI1_SetConfig+0x66>
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006fec:	d017      	beq.n	800701e <TIM_TI1_SetConfig+0x66>
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	4a25      	ldr	r2, [pc, #148]	@ (8007088 <TIM_TI1_SetConfig+0xd0>)
 8006ff2:	4293      	cmp	r3, r2
 8006ff4:	d013      	beq.n	800701e <TIM_TI1_SetConfig+0x66>
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	4a24      	ldr	r2, [pc, #144]	@ (800708c <TIM_TI1_SetConfig+0xd4>)
 8006ffa:	4293      	cmp	r3, r2
 8006ffc:	d00f      	beq.n	800701e <TIM_TI1_SetConfig+0x66>
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	4a23      	ldr	r2, [pc, #140]	@ (8007090 <TIM_TI1_SetConfig+0xd8>)
 8007002:	4293      	cmp	r3, r2
 8007004:	d00b      	beq.n	800701e <TIM_TI1_SetConfig+0x66>
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	4a22      	ldr	r2, [pc, #136]	@ (8007094 <TIM_TI1_SetConfig+0xdc>)
 800700a:	4293      	cmp	r3, r2
 800700c:	d007      	beq.n	800701e <TIM_TI1_SetConfig+0x66>
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	4a21      	ldr	r2, [pc, #132]	@ (8007098 <TIM_TI1_SetConfig+0xe0>)
 8007012:	4293      	cmp	r3, r2
 8007014:	d003      	beq.n	800701e <TIM_TI1_SetConfig+0x66>
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	4a20      	ldr	r2, [pc, #128]	@ (800709c <TIM_TI1_SetConfig+0xe4>)
 800701a:	4293      	cmp	r3, r2
 800701c:	d101      	bne.n	8007022 <TIM_TI1_SetConfig+0x6a>
 800701e:	2301      	movs	r3, #1
 8007020:	e000      	b.n	8007024 <TIM_TI1_SetConfig+0x6c>
 8007022:	2300      	movs	r3, #0
 8007024:	2b00      	cmp	r3, #0
 8007026:	d008      	beq.n	800703a <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007028:	697b      	ldr	r3, [r7, #20]
 800702a:	f023 0303 	bic.w	r3, r3, #3
 800702e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007030:	697a      	ldr	r2, [r7, #20]
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	4313      	orrs	r3, r2
 8007036:	617b      	str	r3, [r7, #20]
 8007038:	e003      	b.n	8007042 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800703a:	697b      	ldr	r3, [r7, #20]
 800703c:	f043 0301 	orr.w	r3, r3, #1
 8007040:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007042:	697b      	ldr	r3, [r7, #20]
 8007044:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007048:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800704a:	683b      	ldr	r3, [r7, #0]
 800704c:	011b      	lsls	r3, r3, #4
 800704e:	b2db      	uxtb	r3, r3
 8007050:	697a      	ldr	r2, [r7, #20]
 8007052:	4313      	orrs	r3, r2
 8007054:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007056:	693b      	ldr	r3, [r7, #16]
 8007058:	f023 030a 	bic.w	r3, r3, #10
 800705c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800705e:	68bb      	ldr	r3, [r7, #8]
 8007060:	f003 030a 	and.w	r3, r3, #10
 8007064:	693a      	ldr	r2, [r7, #16]
 8007066:	4313      	orrs	r3, r2
 8007068:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	697a      	ldr	r2, [r7, #20]
 800706e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	693a      	ldr	r2, [r7, #16]
 8007074:	621a      	str	r2, [r3, #32]
}
 8007076:	bf00      	nop
 8007078:	371c      	adds	r7, #28
 800707a:	46bd      	mov	sp, r7
 800707c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007080:	4770      	bx	lr
 8007082:	bf00      	nop
 8007084:	40012c00 	.word	0x40012c00
 8007088:	40000400 	.word	0x40000400
 800708c:	40000800 	.word	0x40000800
 8007090:	40000c00 	.word	0x40000c00
 8007094:	40013400 	.word	0x40013400
 8007098:	40014000 	.word	0x40014000
 800709c:	40015000 	.word	0x40015000

080070a0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80070a0:	b480      	push	{r7}
 80070a2:	b087      	sub	sp, #28
 80070a4:	af00      	add	r7, sp, #0
 80070a6:	60f8      	str	r0, [r7, #12]
 80070a8:	60b9      	str	r1, [r7, #8]
 80070aa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80070ac:	68bb      	ldr	r3, [r7, #8]
 80070ae:	f003 031f 	and.w	r3, r3, #31
 80070b2:	2201      	movs	r2, #1
 80070b4:	fa02 f303 	lsl.w	r3, r2, r3
 80070b8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	6a1a      	ldr	r2, [r3, #32]
 80070be:	697b      	ldr	r3, [r7, #20]
 80070c0:	43db      	mvns	r3, r3
 80070c2:	401a      	ands	r2, r3
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	6a1a      	ldr	r2, [r3, #32]
 80070cc:	68bb      	ldr	r3, [r7, #8]
 80070ce:	f003 031f 	and.w	r3, r3, #31
 80070d2:	6879      	ldr	r1, [r7, #4]
 80070d4:	fa01 f303 	lsl.w	r3, r1, r3
 80070d8:	431a      	orrs	r2, r3
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	621a      	str	r2, [r3, #32]
}
 80070de:	bf00      	nop
 80070e0:	371c      	adds	r7, #28
 80070e2:	46bd      	mov	sp, r7
 80070e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070e8:	4770      	bx	lr

080070ea <HAL_TIMEx_HallSensor_Init>:
  * @param  htim TIM Hall Sensor Interface handle
  * @param  sConfig TIM Hall Sensor configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Init(TIM_HandleTypeDef *htim, const TIM_HallSensor_InitTypeDef *sConfig)
{
 80070ea:	b580      	push	{r7, lr}
 80070ec:	b08a      	sub	sp, #40	@ 0x28
 80070ee:	af00      	add	r7, sp, #0
 80070f0:	6078      	str	r0, [r7, #4]
 80070f2:	6039      	str	r1, [r7, #0]
  TIM_OC_InitTypeDef OC_Config;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d101      	bne.n	80070fe <HAL_TIMEx_HallSensor_Init+0x14>
  {
    return HAL_ERROR;
 80070fa:	2301      	movs	r3, #1
 80070fc:	e0a0      	b.n	8007240 <HAL_TIMEx_HallSensor_Init+0x156>
  assert_param(IS_TIM_IC_POLARITY(sConfig->IC1Polarity));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007104:	b2db      	uxtb	r3, r3
 8007106:	2b00      	cmp	r3, #0
 8007108:	d106      	bne.n	8007118 <HAL_TIMEx_HallSensor_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	2200      	movs	r2, #0
 800710e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->HallSensor_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIMEx_HallSensor_MspInit(htim);
 8007112:	6878      	ldr	r0, [r7, #4]
 8007114:	f7fa fe68 	bl	8001de8 <HAL_TIMEx_HallSensor_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	2202      	movs	r2, #2
 800711c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681a      	ldr	r2, [r3, #0]
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	3304      	adds	r3, #4
 8007128:	4619      	mov	r1, r3
 800712a:	4610      	mov	r0, r2
 800712c:	f7ff fb66 	bl	80067fc <TIM_Base_SetConfig>

  /* Configure the Channel 1 as Input Channel to interface with the three Outputs of the  Hall sensor */
  TIM_TI1_SetConfig(htim->Instance, sConfig->IC1Polarity, TIM_ICSELECTION_TRC, sConfig->IC1Filter);
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	6818      	ldr	r0, [r3, #0]
 8007134:	683b      	ldr	r3, [r7, #0]
 8007136:	6819      	ldr	r1, [r3, #0]
 8007138:	683b      	ldr	r3, [r7, #0]
 800713a:	689b      	ldr	r3, [r3, #8]
 800713c:	2203      	movs	r2, #3
 800713e:	f7ff ff3b 	bl	8006fb8 <TIM_TI1_SetConfig>

  /* Reset the IC1PSC Bits */
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	699a      	ldr	r2, [r3, #24]
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	f022 020c 	bic.w	r2, r2, #12
 8007150:	619a      	str	r2, [r3, #24]
  /* Set the IC1PSC value */
  htim->Instance->CCMR1 |= sConfig->IC1Prescaler;
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	6999      	ldr	r1, [r3, #24]
 8007158:	683b      	ldr	r3, [r7, #0]
 800715a:	685a      	ldr	r2, [r3, #4]
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	430a      	orrs	r2, r1
 8007162:	619a      	str	r2, [r3, #24]

  /* Enable the Hall sensor interface (XOR function of the three inputs) */
  htim->Instance->CR2 |= TIM_CR2_TI1S;
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	685a      	ldr	r2, [r3, #4]
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007172:	605a      	str	r2, [r3, #4]

  /* Select the TIM_TS_TI1F_ED signal as Input trigger for the TIM */
  htim->Instance->SMCR &= ~TIM_SMCR_TS;
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	689b      	ldr	r3, [r3, #8]
 800717a:	687a      	ldr	r2, [r7, #4]
 800717c:	6812      	ldr	r2, [r2, #0]
 800717e:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8007182:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007186:	6093      	str	r3, [r2, #8]
  htim->Instance->SMCR |= TIM_TS_TI1F_ED;
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	689a      	ldr	r2, [r3, #8]
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007196:	609a      	str	r2, [r3, #8]

  /* Use the TIM_TS_TI1F_ED signal to reset the TIM counter each edge detection */
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	689b      	ldr	r3, [r3, #8]
 800719e:	687a      	ldr	r2, [r7, #4]
 80071a0:	6812      	ldr	r2, [r2, #0]
 80071a2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80071a6:	f023 0307 	bic.w	r3, r3, #7
 80071aa:	6093      	str	r3, [r2, #8]
  htim->Instance->SMCR |= TIM_SLAVEMODE_RESET;
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	689a      	ldr	r2, [r3, #8]
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	f042 0204 	orr.w	r2, r2, #4
 80071ba:	609a      	str	r2, [r3, #8]

  /* Program channel 2 in PWM 2 mode with the desired Commutation_Delay*/
  OC_Config.OCFastMode = TIM_OCFAST_DISABLE;
 80071bc:	2300      	movs	r3, #0
 80071be:	61fb      	str	r3, [r7, #28]
  OC_Config.OCIdleState = TIM_OCIDLESTATE_RESET;
 80071c0:	2300      	movs	r3, #0
 80071c2:	623b      	str	r3, [r7, #32]
  OC_Config.OCMode = TIM_OCMODE_PWM2;
 80071c4:	2370      	movs	r3, #112	@ 0x70
 80071c6:	60fb      	str	r3, [r7, #12]
  OC_Config.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80071c8:	2300      	movs	r3, #0
 80071ca:	627b      	str	r3, [r7, #36]	@ 0x24
  OC_Config.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80071cc:	2300      	movs	r3, #0
 80071ce:	61bb      	str	r3, [r7, #24]
  OC_Config.OCPolarity = TIM_OCPOLARITY_HIGH;
 80071d0:	2300      	movs	r3, #0
 80071d2:	617b      	str	r3, [r7, #20]
  OC_Config.Pulse = sConfig->Commutation_Delay;
 80071d4:	683b      	ldr	r3, [r7, #0]
 80071d6:	68db      	ldr	r3, [r3, #12]
 80071d8:	613b      	str	r3, [r7, #16]

  TIM_OC2_SetConfig(htim->Instance, &OC_Config);
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	f107 020c 	add.w	r2, r7, #12
 80071e2:	4611      	mov	r1, r2
 80071e4:	4618      	mov	r0, r3
 80071e6:	f7ff fc57 	bl	8006a98 <TIM_OC2_SetConfig>

  /* Select OC2REF as trigger output on TRGO: write the MMS bits in the TIMx_CR2
    register to 101 */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	685b      	ldr	r3, [r3, #4]
 80071f0:	687a      	ldr	r2, [r7, #4]
 80071f2:	6812      	ldr	r2, [r2, #0]
 80071f4:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80071f8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80071fc:	6053      	str	r3, [r2, #4]
  htim->Instance->CR2 |= TIM_TRGO_OC2REF;
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	685a      	ldr	r2, [r3, #4]
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	f042 0250 	orr.w	r2, r2, #80	@ 0x50
 800720c:	605a      	str	r2, [r3, #4]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	2201      	movs	r2, #1
 8007212:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	2201      	movs	r2, #1
 800721a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	2201      	movs	r2, #1
 8007222:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	2201      	movs	r2, #1
 800722a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	2201      	movs	r2, #1
 8007232:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	2201      	movs	r2, #1
 800723a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800723e:	2300      	movs	r3, #0
}
 8007240:	4618      	mov	r0, r3
 8007242:	3728      	adds	r7, #40	@ 0x28
 8007244:	46bd      	mov	sp, r7
 8007246:	bd80      	pop	{r7, pc}

08007248 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007248:	b580      	push	{r7, lr}
 800724a:	b084      	sub	sp, #16
 800724c:	af00      	add	r7, sp, #0
 800724e:	6078      	str	r0, [r7, #4]
 8007250:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007252:	683b      	ldr	r3, [r7, #0]
 8007254:	2b00      	cmp	r3, #0
 8007256:	d109      	bne.n	800726c <HAL_TIMEx_PWMN_Start+0x24>
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800725e:	b2db      	uxtb	r3, r3
 8007260:	2b01      	cmp	r3, #1
 8007262:	bf14      	ite	ne
 8007264:	2301      	movne	r3, #1
 8007266:	2300      	moveq	r3, #0
 8007268:	b2db      	uxtb	r3, r3
 800726a:	e022      	b.n	80072b2 <HAL_TIMEx_PWMN_Start+0x6a>
 800726c:	683b      	ldr	r3, [r7, #0]
 800726e:	2b04      	cmp	r3, #4
 8007270:	d109      	bne.n	8007286 <HAL_TIMEx_PWMN_Start+0x3e>
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007278:	b2db      	uxtb	r3, r3
 800727a:	2b01      	cmp	r3, #1
 800727c:	bf14      	ite	ne
 800727e:	2301      	movne	r3, #1
 8007280:	2300      	moveq	r3, #0
 8007282:	b2db      	uxtb	r3, r3
 8007284:	e015      	b.n	80072b2 <HAL_TIMEx_PWMN_Start+0x6a>
 8007286:	683b      	ldr	r3, [r7, #0]
 8007288:	2b08      	cmp	r3, #8
 800728a:	d109      	bne.n	80072a0 <HAL_TIMEx_PWMN_Start+0x58>
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8007292:	b2db      	uxtb	r3, r3
 8007294:	2b01      	cmp	r3, #1
 8007296:	bf14      	ite	ne
 8007298:	2301      	movne	r3, #1
 800729a:	2300      	moveq	r3, #0
 800729c:	b2db      	uxtb	r3, r3
 800729e:	e008      	b.n	80072b2 <HAL_TIMEx_PWMN_Start+0x6a>
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 80072a6:	b2db      	uxtb	r3, r3
 80072a8:	2b01      	cmp	r3, #1
 80072aa:	bf14      	ite	ne
 80072ac:	2301      	movne	r3, #1
 80072ae:	2300      	moveq	r3, #0
 80072b0:	b2db      	uxtb	r3, r3
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d001      	beq.n	80072ba <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 80072b6:	2301      	movs	r3, #1
 80072b8:	e073      	b.n	80073a2 <HAL_TIMEx_PWMN_Start+0x15a>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80072ba:	683b      	ldr	r3, [r7, #0]
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d104      	bne.n	80072ca <HAL_TIMEx_PWMN_Start+0x82>
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	2202      	movs	r2, #2
 80072c4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80072c8:	e013      	b.n	80072f2 <HAL_TIMEx_PWMN_Start+0xaa>
 80072ca:	683b      	ldr	r3, [r7, #0]
 80072cc:	2b04      	cmp	r3, #4
 80072ce:	d104      	bne.n	80072da <HAL_TIMEx_PWMN_Start+0x92>
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	2202      	movs	r2, #2
 80072d4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80072d8:	e00b      	b.n	80072f2 <HAL_TIMEx_PWMN_Start+0xaa>
 80072da:	683b      	ldr	r3, [r7, #0]
 80072dc:	2b08      	cmp	r3, #8
 80072de:	d104      	bne.n	80072ea <HAL_TIMEx_PWMN_Start+0xa2>
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	2202      	movs	r2, #2
 80072e4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80072e8:	e003      	b.n	80072f2 <HAL_TIMEx_PWMN_Start+0xaa>
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	2202      	movs	r2, #2
 80072ee:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	2204      	movs	r2, #4
 80072f8:	6839      	ldr	r1, [r7, #0]
 80072fa:	4618      	mov	r0, r3
 80072fc:	f000 fa34 	bl	8007768 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800730e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	4a25      	ldr	r2, [pc, #148]	@ (80073ac <HAL_TIMEx_PWMN_Start+0x164>)
 8007316:	4293      	cmp	r3, r2
 8007318:	d022      	beq.n	8007360 <HAL_TIMEx_PWMN_Start+0x118>
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007322:	d01d      	beq.n	8007360 <HAL_TIMEx_PWMN_Start+0x118>
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	4a21      	ldr	r2, [pc, #132]	@ (80073b0 <HAL_TIMEx_PWMN_Start+0x168>)
 800732a:	4293      	cmp	r3, r2
 800732c:	d018      	beq.n	8007360 <HAL_TIMEx_PWMN_Start+0x118>
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	4a20      	ldr	r2, [pc, #128]	@ (80073b4 <HAL_TIMEx_PWMN_Start+0x16c>)
 8007334:	4293      	cmp	r3, r2
 8007336:	d013      	beq.n	8007360 <HAL_TIMEx_PWMN_Start+0x118>
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	4a1e      	ldr	r2, [pc, #120]	@ (80073b8 <HAL_TIMEx_PWMN_Start+0x170>)
 800733e:	4293      	cmp	r3, r2
 8007340:	d00e      	beq.n	8007360 <HAL_TIMEx_PWMN_Start+0x118>
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	4a1d      	ldr	r2, [pc, #116]	@ (80073bc <HAL_TIMEx_PWMN_Start+0x174>)
 8007348:	4293      	cmp	r3, r2
 800734a:	d009      	beq.n	8007360 <HAL_TIMEx_PWMN_Start+0x118>
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	4a1b      	ldr	r2, [pc, #108]	@ (80073c0 <HAL_TIMEx_PWMN_Start+0x178>)
 8007352:	4293      	cmp	r3, r2
 8007354:	d004      	beq.n	8007360 <HAL_TIMEx_PWMN_Start+0x118>
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	4a1a      	ldr	r2, [pc, #104]	@ (80073c4 <HAL_TIMEx_PWMN_Start+0x17c>)
 800735c:	4293      	cmp	r3, r2
 800735e:	d115      	bne.n	800738c <HAL_TIMEx_PWMN_Start+0x144>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	689a      	ldr	r2, [r3, #8]
 8007366:	4b18      	ldr	r3, [pc, #96]	@ (80073c8 <HAL_TIMEx_PWMN_Start+0x180>)
 8007368:	4013      	ands	r3, r2
 800736a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	2b06      	cmp	r3, #6
 8007370:	d015      	beq.n	800739e <HAL_TIMEx_PWMN_Start+0x156>
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007378:	d011      	beq.n	800739e <HAL_TIMEx_PWMN_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	681a      	ldr	r2, [r3, #0]
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	f042 0201 	orr.w	r2, r2, #1
 8007388:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800738a:	e008      	b.n	800739e <HAL_TIMEx_PWMN_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	681a      	ldr	r2, [r3, #0]
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	f042 0201 	orr.w	r2, r2, #1
 800739a:	601a      	str	r2, [r3, #0]
 800739c:	e000      	b.n	80073a0 <HAL_TIMEx_PWMN_Start+0x158>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800739e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80073a0:	2300      	movs	r3, #0
}
 80073a2:	4618      	mov	r0, r3
 80073a4:	3710      	adds	r7, #16
 80073a6:	46bd      	mov	sp, r7
 80073a8:	bd80      	pop	{r7, pc}
 80073aa:	bf00      	nop
 80073ac:	40012c00 	.word	0x40012c00
 80073b0:	40000400 	.word	0x40000400
 80073b4:	40000800 	.word	0x40000800
 80073b8:	40000c00 	.word	0x40000c00
 80073bc:	40013400 	.word	0x40013400
 80073c0:	40014000 	.word	0x40014000
 80073c4:	40015000 	.word	0x40015000
 80073c8:	00010007 	.word	0x00010007

080073cc <HAL_TIMEx_PWMN_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80073cc:	b580      	push	{r7, lr}
 80073ce:	b082      	sub	sp, #8
 80073d0:	af00      	add	r7, sp, #0
 80073d2:	6078      	str	r0, [r7, #4]
 80073d4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Disable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	2200      	movs	r2, #0
 80073dc:	6839      	ldr	r1, [r7, #0]
 80073de:	4618      	mov	r0, r3
 80073e0:	f000 f9c2 	bl	8007768 <TIM_CCxNChannelCmd>

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	6a1a      	ldr	r2, [r3, #32]
 80073ea:	f241 1311 	movw	r3, #4369	@ 0x1111
 80073ee:	4013      	ands	r3, r2
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d10f      	bne.n	8007414 <HAL_TIMEx_PWMN_Stop+0x48>
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	6a1a      	ldr	r2, [r3, #32]
 80073fa:	f244 4344 	movw	r3, #17476	@ 0x4444
 80073fe:	4013      	ands	r3, r2
 8007400:	2b00      	cmp	r3, #0
 8007402:	d107      	bne.n	8007414 <HAL_TIMEx_PWMN_Stop+0x48>
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007412:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	6a1a      	ldr	r2, [r3, #32]
 800741a:	f241 1311 	movw	r3, #4369	@ 0x1111
 800741e:	4013      	ands	r3, r2
 8007420:	2b00      	cmp	r3, #0
 8007422:	d10f      	bne.n	8007444 <HAL_TIMEx_PWMN_Stop+0x78>
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	6a1a      	ldr	r2, [r3, #32]
 800742a:	f244 4344 	movw	r3, #17476	@ 0x4444
 800742e:	4013      	ands	r3, r2
 8007430:	2b00      	cmp	r3, #0
 8007432:	d107      	bne.n	8007444 <HAL_TIMEx_PWMN_Stop+0x78>
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	681a      	ldr	r2, [r3, #0]
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	f022 0201 	bic.w	r2, r2, #1
 8007442:	601a      	str	r2, [r3, #0]

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007444:	683b      	ldr	r3, [r7, #0]
 8007446:	2b00      	cmp	r3, #0
 8007448:	d104      	bne.n	8007454 <HAL_TIMEx_PWMN_Stop+0x88>
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	2201      	movs	r2, #1
 800744e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007452:	e013      	b.n	800747c <HAL_TIMEx_PWMN_Stop+0xb0>
 8007454:	683b      	ldr	r3, [r7, #0]
 8007456:	2b04      	cmp	r3, #4
 8007458:	d104      	bne.n	8007464 <HAL_TIMEx_PWMN_Stop+0x98>
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	2201      	movs	r2, #1
 800745e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007462:	e00b      	b.n	800747c <HAL_TIMEx_PWMN_Stop+0xb0>
 8007464:	683b      	ldr	r3, [r7, #0]
 8007466:	2b08      	cmp	r3, #8
 8007468:	d104      	bne.n	8007474 <HAL_TIMEx_PWMN_Stop+0xa8>
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	2201      	movs	r2, #1
 800746e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007472:	e003      	b.n	800747c <HAL_TIMEx_PWMN_Stop+0xb0>
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	2201      	movs	r2, #1
 8007478:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Return function status */
  return HAL_OK;
 800747c:	2300      	movs	r3, #0
}
 800747e:	4618      	mov	r0, r3
 8007480:	3708      	adds	r7, #8
 8007482:	46bd      	mov	sp, r7
 8007484:	bd80      	pop	{r7, pc}
	...

08007488 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007488:	b480      	push	{r7}
 800748a:	b085      	sub	sp, #20
 800748c:	af00      	add	r7, sp, #0
 800748e:	6078      	str	r0, [r7, #4]
 8007490:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007498:	2b01      	cmp	r3, #1
 800749a:	d101      	bne.n	80074a0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800749c:	2302      	movs	r3, #2
 800749e:	e074      	b.n	800758a <HAL_TIMEx_MasterConfigSynchronization+0x102>
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	2201      	movs	r2, #1
 80074a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	2202      	movs	r2, #2
 80074ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	685b      	ldr	r3, [r3, #4]
 80074b6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	689b      	ldr	r3, [r3, #8]
 80074be:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	4a34      	ldr	r2, [pc, #208]	@ (8007598 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80074c6:	4293      	cmp	r3, r2
 80074c8:	d009      	beq.n	80074de <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	4a33      	ldr	r2, [pc, #204]	@ (800759c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80074d0:	4293      	cmp	r3, r2
 80074d2:	d004      	beq.n	80074de <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	4a31      	ldr	r2, [pc, #196]	@ (80075a0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80074da:	4293      	cmp	r3, r2
 80074dc:	d108      	bne.n	80074f0 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80074e4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80074e6:	683b      	ldr	r3, [r7, #0]
 80074e8:	685b      	ldr	r3, [r3, #4]
 80074ea:	68fa      	ldr	r2, [r7, #12]
 80074ec:	4313      	orrs	r3, r2
 80074ee:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80074f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80074fa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80074fc:	683b      	ldr	r3, [r7, #0]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	68fa      	ldr	r2, [r7, #12]
 8007502:	4313      	orrs	r3, r2
 8007504:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	68fa      	ldr	r2, [r7, #12]
 800750c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	4a21      	ldr	r2, [pc, #132]	@ (8007598 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8007514:	4293      	cmp	r3, r2
 8007516:	d022      	beq.n	800755e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007520:	d01d      	beq.n	800755e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	4a1f      	ldr	r2, [pc, #124]	@ (80075a4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8007528:	4293      	cmp	r3, r2
 800752a:	d018      	beq.n	800755e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	4a1d      	ldr	r2, [pc, #116]	@ (80075a8 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8007532:	4293      	cmp	r3, r2
 8007534:	d013      	beq.n	800755e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	4a1c      	ldr	r2, [pc, #112]	@ (80075ac <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800753c:	4293      	cmp	r3, r2
 800753e:	d00e      	beq.n	800755e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	4a15      	ldr	r2, [pc, #84]	@ (800759c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007546:	4293      	cmp	r3, r2
 8007548:	d009      	beq.n	800755e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	4a18      	ldr	r2, [pc, #96]	@ (80075b0 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8007550:	4293      	cmp	r3, r2
 8007552:	d004      	beq.n	800755e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	4a11      	ldr	r2, [pc, #68]	@ (80075a0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800755a:	4293      	cmp	r3, r2
 800755c:	d10c      	bne.n	8007578 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800755e:	68bb      	ldr	r3, [r7, #8]
 8007560:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007564:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007566:	683b      	ldr	r3, [r7, #0]
 8007568:	689b      	ldr	r3, [r3, #8]
 800756a:	68ba      	ldr	r2, [r7, #8]
 800756c:	4313      	orrs	r3, r2
 800756e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	68ba      	ldr	r2, [r7, #8]
 8007576:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	2201      	movs	r2, #1
 800757c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	2200      	movs	r2, #0
 8007584:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007588:	2300      	movs	r3, #0
}
 800758a:	4618      	mov	r0, r3
 800758c:	3714      	adds	r7, #20
 800758e:	46bd      	mov	sp, r7
 8007590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007594:	4770      	bx	lr
 8007596:	bf00      	nop
 8007598:	40012c00 	.word	0x40012c00
 800759c:	40013400 	.word	0x40013400
 80075a0:	40015000 	.word	0x40015000
 80075a4:	40000400 	.word	0x40000400
 80075a8:	40000800 	.word	0x40000800
 80075ac:	40000c00 	.word	0x40000c00
 80075b0:	40014000 	.word	0x40014000

080075b4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80075b4:	b480      	push	{r7}
 80075b6:	b085      	sub	sp, #20
 80075b8:	af00      	add	r7, sp, #0
 80075ba:	6078      	str	r0, [r7, #4]
 80075bc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80075be:	2300      	movs	r3, #0
 80075c0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80075c8:	2b01      	cmp	r3, #1
 80075ca:	d101      	bne.n	80075d0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80075cc:	2302      	movs	r3, #2
 80075ce:	e078      	b.n	80076c2 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	2201      	movs	r2, #1
 80075d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80075de:	683b      	ldr	r3, [r7, #0]
 80075e0:	68db      	ldr	r3, [r3, #12]
 80075e2:	4313      	orrs	r3, r2
 80075e4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80075ec:	683b      	ldr	r3, [r7, #0]
 80075ee:	689b      	ldr	r3, [r3, #8]
 80075f0:	4313      	orrs	r3, r2
 80075f2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80075fa:	683b      	ldr	r3, [r7, #0]
 80075fc:	685b      	ldr	r3, [r3, #4]
 80075fe:	4313      	orrs	r3, r2
 8007600:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8007608:	683b      	ldr	r3, [r7, #0]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	4313      	orrs	r3, r2
 800760e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007616:	683b      	ldr	r3, [r7, #0]
 8007618:	691b      	ldr	r3, [r3, #16]
 800761a:	4313      	orrs	r3, r2
 800761c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8007624:	683b      	ldr	r3, [r7, #0]
 8007626:	695b      	ldr	r3, [r3, #20]
 8007628:	4313      	orrs	r3, r2
 800762a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8007632:	683b      	ldr	r3, [r7, #0]
 8007634:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007636:	4313      	orrs	r3, r2
 8007638:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8007640:	683b      	ldr	r3, [r7, #0]
 8007642:	699b      	ldr	r3, [r3, #24]
 8007644:	041b      	lsls	r3, r3, #16
 8007646:	4313      	orrs	r3, r2
 8007648:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8007650:	683b      	ldr	r3, [r7, #0]
 8007652:	69db      	ldr	r3, [r3, #28]
 8007654:	4313      	orrs	r3, r2
 8007656:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	4a1c      	ldr	r2, [pc, #112]	@ (80076d0 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800765e:	4293      	cmp	r3, r2
 8007660:	d009      	beq.n	8007676 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	4a1b      	ldr	r2, [pc, #108]	@ (80076d4 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8007668:	4293      	cmp	r3, r2
 800766a:	d004      	beq.n	8007676 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	4a19      	ldr	r2, [pc, #100]	@ (80076d8 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8007672:	4293      	cmp	r3, r2
 8007674:	d11c      	bne.n	80076b0 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800767c:	683b      	ldr	r3, [r7, #0]
 800767e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007680:	051b      	lsls	r3, r3, #20
 8007682:	4313      	orrs	r3, r2
 8007684:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800768c:	683b      	ldr	r3, [r7, #0]
 800768e:	6a1b      	ldr	r3, [r3, #32]
 8007690:	4313      	orrs	r3, r2
 8007692:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800769a:	683b      	ldr	r3, [r7, #0]
 800769c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800769e:	4313      	orrs	r3, r2
 80076a0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80076a8:	683b      	ldr	r3, [r7, #0]
 80076aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076ac:	4313      	orrs	r3, r2
 80076ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	68fa      	ldr	r2, [r7, #12]
 80076b6:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	2200      	movs	r2, #0
 80076bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80076c0:	2300      	movs	r3, #0
}
 80076c2:	4618      	mov	r0, r3
 80076c4:	3714      	adds	r7, #20
 80076c6:	46bd      	mov	sp, r7
 80076c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076cc:	4770      	bx	lr
 80076ce:	bf00      	nop
 80076d0:	40012c00 	.word	0x40012c00
 80076d4:	40013400 	.word	0x40013400
 80076d8:	40015000 	.word	0x40015000

080076dc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80076dc:	b480      	push	{r7}
 80076de:	b083      	sub	sp, #12
 80076e0:	af00      	add	r7, sp, #0
 80076e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80076e4:	bf00      	nop
 80076e6:	370c      	adds	r7, #12
 80076e8:	46bd      	mov	sp, r7
 80076ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ee:	4770      	bx	lr

080076f0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80076f0:	b480      	push	{r7}
 80076f2:	b083      	sub	sp, #12
 80076f4:	af00      	add	r7, sp, #0
 80076f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80076f8:	bf00      	nop
 80076fa:	370c      	adds	r7, #12
 80076fc:	46bd      	mov	sp, r7
 80076fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007702:	4770      	bx	lr

08007704 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007704:	b480      	push	{r7}
 8007706:	b083      	sub	sp, #12
 8007708:	af00      	add	r7, sp, #0
 800770a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800770c:	bf00      	nop
 800770e:	370c      	adds	r7, #12
 8007710:	46bd      	mov	sp, r7
 8007712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007716:	4770      	bx	lr

08007718 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8007718:	b480      	push	{r7}
 800771a:	b083      	sub	sp, #12
 800771c:	af00      	add	r7, sp, #0
 800771e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8007720:	bf00      	nop
 8007722:	370c      	adds	r7, #12
 8007724:	46bd      	mov	sp, r7
 8007726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800772a:	4770      	bx	lr

0800772c <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800772c:	b480      	push	{r7}
 800772e:	b083      	sub	sp, #12
 8007730:	af00      	add	r7, sp, #0
 8007732:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8007734:	bf00      	nop
 8007736:	370c      	adds	r7, #12
 8007738:	46bd      	mov	sp, r7
 800773a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800773e:	4770      	bx	lr

08007740 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8007740:	b480      	push	{r7}
 8007742:	b083      	sub	sp, #12
 8007744:	af00      	add	r7, sp, #0
 8007746:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8007748:	bf00      	nop
 800774a:	370c      	adds	r7, #12
 800774c:	46bd      	mov	sp, r7
 800774e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007752:	4770      	bx	lr

08007754 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8007754:	b480      	push	{r7}
 8007756:	b083      	sub	sp, #12
 8007758:	af00      	add	r7, sp, #0
 800775a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800775c:	bf00      	nop
 800775e:	370c      	adds	r7, #12
 8007760:	46bd      	mov	sp, r7
 8007762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007766:	4770      	bx	lr

08007768 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8007768:	b480      	push	{r7}
 800776a:	b087      	sub	sp, #28
 800776c:	af00      	add	r7, sp, #0
 800776e:	60f8      	str	r0, [r7, #12]
 8007770:	60b9      	str	r1, [r7, #8]
 8007772:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 8007774:	68bb      	ldr	r3, [r7, #8]
 8007776:	f003 030f 	and.w	r3, r3, #15
 800777a:	2204      	movs	r2, #4
 800777c:	fa02 f303 	lsl.w	r3, r2, r3
 8007780:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	6a1a      	ldr	r2, [r3, #32]
 8007786:	697b      	ldr	r3, [r7, #20]
 8007788:	43db      	mvns	r3, r3
 800778a:	401a      	ands	r2, r3
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	6a1a      	ldr	r2, [r3, #32]
 8007794:	68bb      	ldr	r3, [r7, #8]
 8007796:	f003 030f 	and.w	r3, r3, #15
 800779a:	6879      	ldr	r1, [r7, #4]
 800779c:	fa01 f303 	lsl.w	r3, r1, r3
 80077a0:	431a      	orrs	r2, r3
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	621a      	str	r2, [r3, #32]
}
 80077a6:	bf00      	nop
 80077a8:	371c      	adds	r7, #28
 80077aa:	46bd      	mov	sp, r7
 80077ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b0:	4770      	bx	lr

080077b2 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80077b2:	b580      	push	{r7, lr}
 80077b4:	b082      	sub	sp, #8
 80077b6:	af00      	add	r7, sp, #0
 80077b8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d101      	bne.n	80077c4 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80077c0:	2301      	movs	r3, #1
 80077c2:	e042      	b.n	800784a <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d106      	bne.n	80077dc <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	2200      	movs	r2, #0
 80077d2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80077d6:	6878      	ldr	r0, [r7, #4]
 80077d8:	f7fa fc68 	bl	80020ac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	2224      	movs	r2, #36	@ 0x24
 80077e0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	681a      	ldr	r2, [r3, #0]
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	f022 0201 	bic.w	r2, r2, #1
 80077f2:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d002      	beq.n	8007802 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80077fc:	6878      	ldr	r0, [r7, #4]
 80077fe:	f000 ff61 	bl	80086c4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007802:	6878      	ldr	r0, [r7, #4]
 8007804:	f000 fc62 	bl	80080cc <UART_SetConfig>
 8007808:	4603      	mov	r3, r0
 800780a:	2b01      	cmp	r3, #1
 800780c:	d101      	bne.n	8007812 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800780e:	2301      	movs	r3, #1
 8007810:	e01b      	b.n	800784a <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	685a      	ldr	r2, [r3, #4]
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007820:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	689a      	ldr	r2, [r3, #8]
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007830:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	681a      	ldr	r2, [r3, #0]
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	f042 0201 	orr.w	r2, r2, #1
 8007840:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007842:	6878      	ldr	r0, [r7, #4]
 8007844:	f000 ffe0 	bl	8008808 <UART_CheckIdleState>
 8007848:	4603      	mov	r3, r0
}
 800784a:	4618      	mov	r0, r3
 800784c:	3708      	adds	r7, #8
 800784e:	46bd      	mov	sp, r7
 8007850:	bd80      	pop	{r7, pc}

08007852 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007852:	b580      	push	{r7, lr}
 8007854:	b08a      	sub	sp, #40	@ 0x28
 8007856:	af02      	add	r7, sp, #8
 8007858:	60f8      	str	r0, [r7, #12]
 800785a:	60b9      	str	r1, [r7, #8]
 800785c:	603b      	str	r3, [r7, #0]
 800785e:	4613      	mov	r3, r2
 8007860:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007868:	2b20      	cmp	r3, #32
 800786a:	d17b      	bne.n	8007964 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800786c:	68bb      	ldr	r3, [r7, #8]
 800786e:	2b00      	cmp	r3, #0
 8007870:	d002      	beq.n	8007878 <HAL_UART_Transmit+0x26>
 8007872:	88fb      	ldrh	r3, [r7, #6]
 8007874:	2b00      	cmp	r3, #0
 8007876:	d101      	bne.n	800787c <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8007878:	2301      	movs	r3, #1
 800787a:	e074      	b.n	8007966 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	2200      	movs	r2, #0
 8007880:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	2221      	movs	r2, #33	@ 0x21
 8007888:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800788c:	f7fb fa80 	bl	8002d90 <HAL_GetTick>
 8007890:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	88fa      	ldrh	r2, [r7, #6]
 8007896:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	88fa      	ldrh	r2, [r7, #6]
 800789e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	689b      	ldr	r3, [r3, #8]
 80078a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80078aa:	d108      	bne.n	80078be <HAL_UART_Transmit+0x6c>
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	691b      	ldr	r3, [r3, #16]
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d104      	bne.n	80078be <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80078b4:	2300      	movs	r3, #0
 80078b6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80078b8:	68bb      	ldr	r3, [r7, #8]
 80078ba:	61bb      	str	r3, [r7, #24]
 80078bc:	e003      	b.n	80078c6 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80078be:	68bb      	ldr	r3, [r7, #8]
 80078c0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80078c2:	2300      	movs	r3, #0
 80078c4:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80078c6:	e030      	b.n	800792a <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80078c8:	683b      	ldr	r3, [r7, #0]
 80078ca:	9300      	str	r3, [sp, #0]
 80078cc:	697b      	ldr	r3, [r7, #20]
 80078ce:	2200      	movs	r2, #0
 80078d0:	2180      	movs	r1, #128	@ 0x80
 80078d2:	68f8      	ldr	r0, [r7, #12]
 80078d4:	f001 f842 	bl	800895c <UART_WaitOnFlagUntilTimeout>
 80078d8:	4603      	mov	r3, r0
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d005      	beq.n	80078ea <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	2220      	movs	r2, #32
 80078e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80078e6:	2303      	movs	r3, #3
 80078e8:	e03d      	b.n	8007966 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80078ea:	69fb      	ldr	r3, [r7, #28]
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d10b      	bne.n	8007908 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80078f0:	69bb      	ldr	r3, [r7, #24]
 80078f2:	881b      	ldrh	r3, [r3, #0]
 80078f4:	461a      	mov	r2, r3
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80078fe:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8007900:	69bb      	ldr	r3, [r7, #24]
 8007902:	3302      	adds	r3, #2
 8007904:	61bb      	str	r3, [r7, #24]
 8007906:	e007      	b.n	8007918 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007908:	69fb      	ldr	r3, [r7, #28]
 800790a:	781a      	ldrb	r2, [r3, #0]
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8007912:	69fb      	ldr	r3, [r7, #28]
 8007914:	3301      	adds	r3, #1
 8007916:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800791e:	b29b      	uxth	r3, r3
 8007920:	3b01      	subs	r3, #1
 8007922:	b29a      	uxth	r2, r3
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007930:	b29b      	uxth	r3, r3
 8007932:	2b00      	cmp	r3, #0
 8007934:	d1c8      	bne.n	80078c8 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007936:	683b      	ldr	r3, [r7, #0]
 8007938:	9300      	str	r3, [sp, #0]
 800793a:	697b      	ldr	r3, [r7, #20]
 800793c:	2200      	movs	r2, #0
 800793e:	2140      	movs	r1, #64	@ 0x40
 8007940:	68f8      	ldr	r0, [r7, #12]
 8007942:	f001 f80b 	bl	800895c <UART_WaitOnFlagUntilTimeout>
 8007946:	4603      	mov	r3, r0
 8007948:	2b00      	cmp	r3, #0
 800794a:	d005      	beq.n	8007958 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	2220      	movs	r2, #32
 8007950:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8007954:	2303      	movs	r3, #3
 8007956:	e006      	b.n	8007966 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	2220      	movs	r2, #32
 800795c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8007960:	2300      	movs	r3, #0
 8007962:	e000      	b.n	8007966 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8007964:	2302      	movs	r3, #2
  }
}
 8007966:	4618      	mov	r0, r3
 8007968:	3720      	adds	r7, #32
 800796a:	46bd      	mov	sp, r7
 800796c:	bd80      	pop	{r7, pc}
	...

08007970 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007970:	b580      	push	{r7, lr}
 8007972:	b08a      	sub	sp, #40	@ 0x28
 8007974:	af00      	add	r7, sp, #0
 8007976:	60f8      	str	r0, [r7, #12]
 8007978:	60b9      	str	r1, [r7, #8]
 800797a:	4613      	mov	r3, r2
 800797c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007984:	2b20      	cmp	r3, #32
 8007986:	d137      	bne.n	80079f8 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8007988:	68bb      	ldr	r3, [r7, #8]
 800798a:	2b00      	cmp	r3, #0
 800798c:	d002      	beq.n	8007994 <HAL_UART_Receive_IT+0x24>
 800798e:	88fb      	ldrh	r3, [r7, #6]
 8007990:	2b00      	cmp	r3, #0
 8007992:	d101      	bne.n	8007998 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8007994:	2301      	movs	r3, #1
 8007996:	e030      	b.n	80079fa <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	2200      	movs	r2, #0
 800799c:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	4a18      	ldr	r2, [pc, #96]	@ (8007a04 <HAL_UART_Receive_IT+0x94>)
 80079a4:	4293      	cmp	r3, r2
 80079a6:	d01f      	beq.n	80079e8 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	685b      	ldr	r3, [r3, #4]
 80079ae:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d018      	beq.n	80079e8 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079bc:	697b      	ldr	r3, [r7, #20]
 80079be:	e853 3f00 	ldrex	r3, [r3]
 80079c2:	613b      	str	r3, [r7, #16]
   return(result);
 80079c4:	693b      	ldr	r3, [r7, #16]
 80079c6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80079ca:	627b      	str	r3, [r7, #36]	@ 0x24
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	461a      	mov	r2, r3
 80079d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079d4:	623b      	str	r3, [r7, #32]
 80079d6:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079d8:	69f9      	ldr	r1, [r7, #28]
 80079da:	6a3a      	ldr	r2, [r7, #32]
 80079dc:	e841 2300 	strex	r3, r2, [r1]
 80079e0:	61bb      	str	r3, [r7, #24]
   return(result);
 80079e2:	69bb      	ldr	r3, [r7, #24]
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d1e6      	bne.n	80079b6 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80079e8:	88fb      	ldrh	r3, [r7, #6]
 80079ea:	461a      	mov	r2, r3
 80079ec:	68b9      	ldr	r1, [r7, #8]
 80079ee:	68f8      	ldr	r0, [r7, #12]
 80079f0:	f001 f822 	bl	8008a38 <UART_Start_Receive_IT>
 80079f4:	4603      	mov	r3, r0
 80079f6:	e000      	b.n	80079fa <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80079f8:	2302      	movs	r3, #2
  }
}
 80079fa:	4618      	mov	r0, r3
 80079fc:	3728      	adds	r7, #40	@ 0x28
 80079fe:	46bd      	mov	sp, r7
 8007a00:	bd80      	pop	{r7, pc}
 8007a02:	bf00      	nop
 8007a04:	40008000 	.word	0x40008000

08007a08 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007a08:	b580      	push	{r7, lr}
 8007a0a:	b0ba      	sub	sp, #232	@ 0xe8
 8007a0c:	af00      	add	r7, sp, #0
 8007a0e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	69db      	ldr	r3, [r3, #28]
 8007a16:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	689b      	ldr	r3, [r3, #8]
 8007a2a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007a2e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8007a32:	f640 030f 	movw	r3, #2063	@ 0x80f
 8007a36:	4013      	ands	r3, r2
 8007a38:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8007a3c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d11b      	bne.n	8007a7c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007a44:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a48:	f003 0320 	and.w	r3, r3, #32
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d015      	beq.n	8007a7c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007a50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007a54:	f003 0320 	and.w	r3, r3, #32
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d105      	bne.n	8007a68 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007a5c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007a60:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d009      	beq.n	8007a7c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	f000 8300 	beq.w	8008072 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007a76:	6878      	ldr	r0, [r7, #4]
 8007a78:	4798      	blx	r3
      }
      return;
 8007a7a:	e2fa      	b.n	8008072 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007a7c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	f000 8123 	beq.w	8007ccc <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8007a86:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8007a8a:	4b8d      	ldr	r3, [pc, #564]	@ (8007cc0 <HAL_UART_IRQHandler+0x2b8>)
 8007a8c:	4013      	ands	r3, r2
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d106      	bne.n	8007aa0 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8007a92:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8007a96:	4b8b      	ldr	r3, [pc, #556]	@ (8007cc4 <HAL_UART_IRQHandler+0x2bc>)
 8007a98:	4013      	ands	r3, r2
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	f000 8116 	beq.w	8007ccc <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007aa0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007aa4:	f003 0301 	and.w	r3, r3, #1
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d011      	beq.n	8007ad0 <HAL_UART_IRQHandler+0xc8>
 8007aac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007ab0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d00b      	beq.n	8007ad0 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	2201      	movs	r2, #1
 8007abe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ac6:	f043 0201 	orr.w	r2, r3, #1
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007ad0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007ad4:	f003 0302 	and.w	r3, r3, #2
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d011      	beq.n	8007b00 <HAL_UART_IRQHandler+0xf8>
 8007adc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007ae0:	f003 0301 	and.w	r3, r3, #1
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d00b      	beq.n	8007b00 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	2202      	movs	r2, #2
 8007aee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007af6:	f043 0204 	orr.w	r2, r3, #4
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007b00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007b04:	f003 0304 	and.w	r3, r3, #4
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d011      	beq.n	8007b30 <HAL_UART_IRQHandler+0x128>
 8007b0c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007b10:	f003 0301 	and.w	r3, r3, #1
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d00b      	beq.n	8007b30 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	2204      	movs	r2, #4
 8007b1e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b26:	f043 0202 	orr.w	r2, r3, #2
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007b30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007b34:	f003 0308 	and.w	r3, r3, #8
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d017      	beq.n	8007b6c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007b3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007b40:	f003 0320 	and.w	r3, r3, #32
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d105      	bne.n	8007b54 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8007b48:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8007b4c:	4b5c      	ldr	r3, [pc, #368]	@ (8007cc0 <HAL_UART_IRQHandler+0x2b8>)
 8007b4e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d00b      	beq.n	8007b6c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	2208      	movs	r2, #8
 8007b5a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b62:	f043 0208 	orr.w	r2, r3, #8
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007b6c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007b70:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d012      	beq.n	8007b9e <HAL_UART_IRQHandler+0x196>
 8007b78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007b7c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d00c      	beq.n	8007b9e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007b8c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b94:	f043 0220 	orr.w	r2, r3, #32
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	f000 8266 	beq.w	8008076 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007baa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007bae:	f003 0320 	and.w	r3, r3, #32
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d013      	beq.n	8007bde <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007bb6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007bba:	f003 0320 	and.w	r3, r3, #32
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d105      	bne.n	8007bce <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007bc2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007bc6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d007      	beq.n	8007bde <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d003      	beq.n	8007bde <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007bda:	6878      	ldr	r0, [r7, #4]
 8007bdc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007be4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	689b      	ldr	r3, [r3, #8]
 8007bee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007bf2:	2b40      	cmp	r3, #64	@ 0x40
 8007bf4:	d005      	beq.n	8007c02 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007bf6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007bfa:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d054      	beq.n	8007cac <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007c02:	6878      	ldr	r0, [r7, #4]
 8007c04:	f001 f83a 	bl	8008c7c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	689b      	ldr	r3, [r3, #8]
 8007c0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c12:	2b40      	cmp	r3, #64	@ 0x40
 8007c14:	d146      	bne.n	8007ca4 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	3308      	adds	r3, #8
 8007c1c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c20:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007c24:	e853 3f00 	ldrex	r3, [r3]
 8007c28:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007c2c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007c30:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007c34:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	3308      	adds	r3, #8
 8007c3e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007c42:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007c46:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c4a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007c4e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007c52:	e841 2300 	strex	r3, r2, [r1]
 8007c56:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007c5a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d1d9      	bne.n	8007c16 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d017      	beq.n	8007c9c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007c72:	4a15      	ldr	r2, [pc, #84]	@ (8007cc8 <HAL_UART_IRQHandler+0x2c0>)
 8007c74:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007c7c:	4618      	mov	r0, r3
 8007c7e:	f7fc fdb0 	bl	80047e2 <HAL_DMA_Abort_IT>
 8007c82:	4603      	mov	r3, r0
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d019      	beq.n	8007cbc <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007c8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c90:	687a      	ldr	r2, [r7, #4]
 8007c92:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8007c96:	4610      	mov	r0, r2
 8007c98:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007c9a:	e00f      	b.n	8007cbc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007c9c:	6878      	ldr	r0, [r7, #4]
 8007c9e:	f000 f9ff 	bl	80080a0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ca2:	e00b      	b.n	8007cbc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007ca4:	6878      	ldr	r0, [r7, #4]
 8007ca6:	f000 f9fb 	bl	80080a0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007caa:	e007      	b.n	8007cbc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007cac:	6878      	ldr	r0, [r7, #4]
 8007cae:	f000 f9f7 	bl	80080a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	2200      	movs	r2, #0
 8007cb6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8007cba:	e1dc      	b.n	8008076 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007cbc:	bf00      	nop
    return;
 8007cbe:	e1da      	b.n	8008076 <HAL_UART_IRQHandler+0x66e>
 8007cc0:	10000001 	.word	0x10000001
 8007cc4:	04000120 	.word	0x04000120
 8007cc8:	08008d49 	.word	0x08008d49

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007cd0:	2b01      	cmp	r3, #1
 8007cd2:	f040 8170 	bne.w	8007fb6 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007cd6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007cda:	f003 0310 	and.w	r3, r3, #16
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	f000 8169 	beq.w	8007fb6 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007ce4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007ce8:	f003 0310 	and.w	r3, r3, #16
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	f000 8162 	beq.w	8007fb6 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	2210      	movs	r2, #16
 8007cf8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	689b      	ldr	r3, [r3, #8]
 8007d00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d04:	2b40      	cmp	r3, #64	@ 0x40
 8007d06:	f040 80d8 	bne.w	8007eba <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	685b      	ldr	r3, [r3, #4]
 8007d14:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007d18:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	f000 80af 	beq.w	8007e80 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007d28:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007d2c:	429a      	cmp	r2, r3
 8007d2e:	f080 80a7 	bcs.w	8007e80 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007d38:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	f003 0320 	and.w	r3, r3, #32
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	f040 8087 	bne.w	8007e5e <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d58:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007d5c:	e853 3f00 	ldrex	r3, [r3]
 8007d60:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007d64:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007d68:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007d6c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	461a      	mov	r2, r3
 8007d76:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007d7a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007d7e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d82:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007d86:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007d8a:	e841 2300 	strex	r3, r2, [r1]
 8007d8e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007d92:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d1da      	bne.n	8007d50 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	3308      	adds	r3, #8
 8007da0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007da2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007da4:	e853 3f00 	ldrex	r3, [r3]
 8007da8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007daa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007dac:	f023 0301 	bic.w	r3, r3, #1
 8007db0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	3308      	adds	r3, #8
 8007dba:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007dbe:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007dc2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dc4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007dc6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007dca:	e841 2300 	strex	r3, r2, [r1]
 8007dce:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007dd0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d1e1      	bne.n	8007d9a <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	3308      	adds	r3, #8
 8007ddc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dde:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007de0:	e853 3f00 	ldrex	r3, [r3]
 8007de4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007de6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007de8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007dec:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	3308      	adds	r3, #8
 8007df6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007dfa:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007dfc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dfe:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007e00:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007e02:	e841 2300 	strex	r3, r2, [r1]
 8007e06:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007e08:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d1e3      	bne.n	8007dd6 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	2220      	movs	r2, #32
 8007e12:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	2200      	movs	r2, #0
 8007e1a:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e22:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007e24:	e853 3f00 	ldrex	r3, [r3]
 8007e28:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007e2a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007e2c:	f023 0310 	bic.w	r3, r3, #16
 8007e30:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	461a      	mov	r2, r3
 8007e3a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007e3e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007e40:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e42:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007e44:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007e46:	e841 2300 	strex	r3, r2, [r1]
 8007e4a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007e4c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d1e4      	bne.n	8007e1c <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007e58:	4618      	mov	r0, r3
 8007e5a:	f7fc fc69 	bl	8004730 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	2202      	movs	r2, #2
 8007e62:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007e70:	b29b      	uxth	r3, r3
 8007e72:	1ad3      	subs	r3, r2, r3
 8007e74:	b29b      	uxth	r3, r3
 8007e76:	4619      	mov	r1, r3
 8007e78:	6878      	ldr	r0, [r7, #4]
 8007e7a:	f000 f91b 	bl	80080b4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8007e7e:	e0fc      	b.n	800807a <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007e86:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007e8a:	429a      	cmp	r2, r3
 8007e8c:	f040 80f5 	bne.w	800807a <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	f003 0320 	and.w	r3, r3, #32
 8007e9e:	2b20      	cmp	r3, #32
 8007ea0:	f040 80eb 	bne.w	800807a <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	2202      	movs	r2, #2
 8007ea8:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007eb0:	4619      	mov	r1, r3
 8007eb2:	6878      	ldr	r0, [r7, #4]
 8007eb4:	f000 f8fe 	bl	80080b4 <HAL_UARTEx_RxEventCallback>
      return;
 8007eb8:	e0df      	b.n	800807a <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007ec6:	b29b      	uxth	r3, r3
 8007ec8:	1ad3      	subs	r3, r2, r3
 8007eca:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007ed4:	b29b      	uxth	r3, r3
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	f000 80d1 	beq.w	800807e <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8007edc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	f000 80cc 	beq.w	800807e <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007eec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007eee:	e853 3f00 	ldrex	r3, [r3]
 8007ef2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007ef4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ef6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007efa:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	461a      	mov	r2, r3
 8007f04:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007f08:	647b      	str	r3, [r7, #68]	@ 0x44
 8007f0a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f0c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007f0e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007f10:	e841 2300 	strex	r3, r2, [r1]
 8007f14:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007f16:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d1e4      	bne.n	8007ee6 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	3308      	adds	r3, #8
 8007f22:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f26:	e853 3f00 	ldrex	r3, [r3]
 8007f2a:	623b      	str	r3, [r7, #32]
   return(result);
 8007f2c:	6a3b      	ldr	r3, [r7, #32]
 8007f2e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007f32:	f023 0301 	bic.w	r3, r3, #1
 8007f36:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	3308      	adds	r3, #8
 8007f40:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007f44:	633a      	str	r2, [r7, #48]	@ 0x30
 8007f46:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f48:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007f4a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007f4c:	e841 2300 	strex	r3, r2, [r1]
 8007f50:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007f52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d1e1      	bne.n	8007f1c <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	2220      	movs	r2, #32
 8007f5c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	2200      	movs	r2, #0
 8007f64:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	2200      	movs	r2, #0
 8007f6a:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f72:	693b      	ldr	r3, [r7, #16]
 8007f74:	e853 3f00 	ldrex	r3, [r3]
 8007f78:	60fb      	str	r3, [r7, #12]
   return(result);
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	f023 0310 	bic.w	r3, r3, #16
 8007f80:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	461a      	mov	r2, r3
 8007f8a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007f8e:	61fb      	str	r3, [r7, #28]
 8007f90:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f92:	69b9      	ldr	r1, [r7, #24]
 8007f94:	69fa      	ldr	r2, [r7, #28]
 8007f96:	e841 2300 	strex	r3, r2, [r1]
 8007f9a:	617b      	str	r3, [r7, #20]
   return(result);
 8007f9c:	697b      	ldr	r3, [r7, #20]
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d1e4      	bne.n	8007f6c <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	2202      	movs	r2, #2
 8007fa6:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007fa8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007fac:	4619      	mov	r1, r3
 8007fae:	6878      	ldr	r0, [r7, #4]
 8007fb0:	f000 f880 	bl	80080b4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007fb4:	e063      	b.n	800807e <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007fb6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007fba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d00e      	beq.n	8007fe0 <HAL_UART_IRQHandler+0x5d8>
 8007fc2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007fc6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d008      	beq.n	8007fe0 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8007fd6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007fd8:	6878      	ldr	r0, [r7, #4]
 8007fda:	f001 fc13 	bl	8009804 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007fde:	e051      	b.n	8008084 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8007fe0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007fe4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d014      	beq.n	8008016 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8007fec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007ff0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d105      	bne.n	8008004 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8007ff8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007ffc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008000:	2b00      	cmp	r3, #0
 8008002:	d008      	beq.n	8008016 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008008:	2b00      	cmp	r3, #0
 800800a:	d03a      	beq.n	8008082 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008010:	6878      	ldr	r0, [r7, #4]
 8008012:	4798      	blx	r3
    }
    return;
 8008014:	e035      	b.n	8008082 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008016:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800801a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800801e:	2b00      	cmp	r3, #0
 8008020:	d009      	beq.n	8008036 <HAL_UART_IRQHandler+0x62e>
 8008022:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008026:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800802a:	2b00      	cmp	r3, #0
 800802c:	d003      	beq.n	8008036 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800802e:	6878      	ldr	r0, [r7, #4]
 8008030:	f000 fe9c 	bl	8008d6c <UART_EndTransmit_IT>
    return;
 8008034:	e026      	b.n	8008084 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8008036:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800803a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800803e:	2b00      	cmp	r3, #0
 8008040:	d009      	beq.n	8008056 <HAL_UART_IRQHandler+0x64e>
 8008042:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008046:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800804a:	2b00      	cmp	r3, #0
 800804c:	d003      	beq.n	8008056 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800804e:	6878      	ldr	r0, [r7, #4]
 8008050:	f001 fbec 	bl	800982c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008054:	e016      	b.n	8008084 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8008056:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800805a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800805e:	2b00      	cmp	r3, #0
 8008060:	d010      	beq.n	8008084 <HAL_UART_IRQHandler+0x67c>
 8008062:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008066:	2b00      	cmp	r3, #0
 8008068:	da0c      	bge.n	8008084 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800806a:	6878      	ldr	r0, [r7, #4]
 800806c:	f001 fbd4 	bl	8009818 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008070:	e008      	b.n	8008084 <HAL_UART_IRQHandler+0x67c>
      return;
 8008072:	bf00      	nop
 8008074:	e006      	b.n	8008084 <HAL_UART_IRQHandler+0x67c>
    return;
 8008076:	bf00      	nop
 8008078:	e004      	b.n	8008084 <HAL_UART_IRQHandler+0x67c>
      return;
 800807a:	bf00      	nop
 800807c:	e002      	b.n	8008084 <HAL_UART_IRQHandler+0x67c>
      return;
 800807e:	bf00      	nop
 8008080:	e000      	b.n	8008084 <HAL_UART_IRQHandler+0x67c>
    return;
 8008082:	bf00      	nop
  }
}
 8008084:	37e8      	adds	r7, #232	@ 0xe8
 8008086:	46bd      	mov	sp, r7
 8008088:	bd80      	pop	{r7, pc}
 800808a:	bf00      	nop

0800808c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800808c:	b480      	push	{r7}
 800808e:	b083      	sub	sp, #12
 8008090:	af00      	add	r7, sp, #0
 8008092:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008094:	bf00      	nop
 8008096:	370c      	adds	r7, #12
 8008098:	46bd      	mov	sp, r7
 800809a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800809e:	4770      	bx	lr

080080a0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80080a0:	b480      	push	{r7}
 80080a2:	b083      	sub	sp, #12
 80080a4:	af00      	add	r7, sp, #0
 80080a6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80080a8:	bf00      	nop
 80080aa:	370c      	adds	r7, #12
 80080ac:	46bd      	mov	sp, r7
 80080ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080b2:	4770      	bx	lr

080080b4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80080b4:	b480      	push	{r7}
 80080b6:	b083      	sub	sp, #12
 80080b8:	af00      	add	r7, sp, #0
 80080ba:	6078      	str	r0, [r7, #4]
 80080bc:	460b      	mov	r3, r1
 80080be:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80080c0:	bf00      	nop
 80080c2:	370c      	adds	r7, #12
 80080c4:	46bd      	mov	sp, r7
 80080c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ca:	4770      	bx	lr

080080cc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80080cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80080d0:	b08c      	sub	sp, #48	@ 0x30
 80080d2:	af00      	add	r7, sp, #0
 80080d4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80080d6:	2300      	movs	r3, #0
 80080d8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80080dc:	697b      	ldr	r3, [r7, #20]
 80080de:	689a      	ldr	r2, [r3, #8]
 80080e0:	697b      	ldr	r3, [r7, #20]
 80080e2:	691b      	ldr	r3, [r3, #16]
 80080e4:	431a      	orrs	r2, r3
 80080e6:	697b      	ldr	r3, [r7, #20]
 80080e8:	695b      	ldr	r3, [r3, #20]
 80080ea:	431a      	orrs	r2, r3
 80080ec:	697b      	ldr	r3, [r7, #20]
 80080ee:	69db      	ldr	r3, [r3, #28]
 80080f0:	4313      	orrs	r3, r2
 80080f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80080f4:	697b      	ldr	r3, [r7, #20]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	681a      	ldr	r2, [r3, #0]
 80080fa:	4baa      	ldr	r3, [pc, #680]	@ (80083a4 <UART_SetConfig+0x2d8>)
 80080fc:	4013      	ands	r3, r2
 80080fe:	697a      	ldr	r2, [r7, #20]
 8008100:	6812      	ldr	r2, [r2, #0]
 8008102:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008104:	430b      	orrs	r3, r1
 8008106:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008108:	697b      	ldr	r3, [r7, #20]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	685b      	ldr	r3, [r3, #4]
 800810e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008112:	697b      	ldr	r3, [r7, #20]
 8008114:	68da      	ldr	r2, [r3, #12]
 8008116:	697b      	ldr	r3, [r7, #20]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	430a      	orrs	r2, r1
 800811c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800811e:	697b      	ldr	r3, [r7, #20]
 8008120:	699b      	ldr	r3, [r3, #24]
 8008122:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008124:	697b      	ldr	r3, [r7, #20]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	4a9f      	ldr	r2, [pc, #636]	@ (80083a8 <UART_SetConfig+0x2dc>)
 800812a:	4293      	cmp	r3, r2
 800812c:	d004      	beq.n	8008138 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800812e:	697b      	ldr	r3, [r7, #20]
 8008130:	6a1b      	ldr	r3, [r3, #32]
 8008132:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008134:	4313      	orrs	r3, r2
 8008136:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008138:	697b      	ldr	r3, [r7, #20]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	689b      	ldr	r3, [r3, #8]
 800813e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8008142:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8008146:	697a      	ldr	r2, [r7, #20]
 8008148:	6812      	ldr	r2, [r2, #0]
 800814a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800814c:	430b      	orrs	r3, r1
 800814e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008150:	697b      	ldr	r3, [r7, #20]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008156:	f023 010f 	bic.w	r1, r3, #15
 800815a:	697b      	ldr	r3, [r7, #20]
 800815c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800815e:	697b      	ldr	r3, [r7, #20]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	430a      	orrs	r2, r1
 8008164:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008166:	697b      	ldr	r3, [r7, #20]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	4a90      	ldr	r2, [pc, #576]	@ (80083ac <UART_SetConfig+0x2e0>)
 800816c:	4293      	cmp	r3, r2
 800816e:	d125      	bne.n	80081bc <UART_SetConfig+0xf0>
 8008170:	4b8f      	ldr	r3, [pc, #572]	@ (80083b0 <UART_SetConfig+0x2e4>)
 8008172:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008176:	f003 0303 	and.w	r3, r3, #3
 800817a:	2b03      	cmp	r3, #3
 800817c:	d81a      	bhi.n	80081b4 <UART_SetConfig+0xe8>
 800817e:	a201      	add	r2, pc, #4	@ (adr r2, 8008184 <UART_SetConfig+0xb8>)
 8008180:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008184:	08008195 	.word	0x08008195
 8008188:	080081a5 	.word	0x080081a5
 800818c:	0800819d 	.word	0x0800819d
 8008190:	080081ad 	.word	0x080081ad
 8008194:	2301      	movs	r3, #1
 8008196:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800819a:	e116      	b.n	80083ca <UART_SetConfig+0x2fe>
 800819c:	2302      	movs	r3, #2
 800819e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80081a2:	e112      	b.n	80083ca <UART_SetConfig+0x2fe>
 80081a4:	2304      	movs	r3, #4
 80081a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80081aa:	e10e      	b.n	80083ca <UART_SetConfig+0x2fe>
 80081ac:	2308      	movs	r3, #8
 80081ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80081b2:	e10a      	b.n	80083ca <UART_SetConfig+0x2fe>
 80081b4:	2310      	movs	r3, #16
 80081b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80081ba:	e106      	b.n	80083ca <UART_SetConfig+0x2fe>
 80081bc:	697b      	ldr	r3, [r7, #20]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	4a7c      	ldr	r2, [pc, #496]	@ (80083b4 <UART_SetConfig+0x2e8>)
 80081c2:	4293      	cmp	r3, r2
 80081c4:	d138      	bne.n	8008238 <UART_SetConfig+0x16c>
 80081c6:	4b7a      	ldr	r3, [pc, #488]	@ (80083b0 <UART_SetConfig+0x2e4>)
 80081c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80081cc:	f003 030c 	and.w	r3, r3, #12
 80081d0:	2b0c      	cmp	r3, #12
 80081d2:	d82d      	bhi.n	8008230 <UART_SetConfig+0x164>
 80081d4:	a201      	add	r2, pc, #4	@ (adr r2, 80081dc <UART_SetConfig+0x110>)
 80081d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081da:	bf00      	nop
 80081dc:	08008211 	.word	0x08008211
 80081e0:	08008231 	.word	0x08008231
 80081e4:	08008231 	.word	0x08008231
 80081e8:	08008231 	.word	0x08008231
 80081ec:	08008221 	.word	0x08008221
 80081f0:	08008231 	.word	0x08008231
 80081f4:	08008231 	.word	0x08008231
 80081f8:	08008231 	.word	0x08008231
 80081fc:	08008219 	.word	0x08008219
 8008200:	08008231 	.word	0x08008231
 8008204:	08008231 	.word	0x08008231
 8008208:	08008231 	.word	0x08008231
 800820c:	08008229 	.word	0x08008229
 8008210:	2300      	movs	r3, #0
 8008212:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008216:	e0d8      	b.n	80083ca <UART_SetConfig+0x2fe>
 8008218:	2302      	movs	r3, #2
 800821a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800821e:	e0d4      	b.n	80083ca <UART_SetConfig+0x2fe>
 8008220:	2304      	movs	r3, #4
 8008222:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008226:	e0d0      	b.n	80083ca <UART_SetConfig+0x2fe>
 8008228:	2308      	movs	r3, #8
 800822a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800822e:	e0cc      	b.n	80083ca <UART_SetConfig+0x2fe>
 8008230:	2310      	movs	r3, #16
 8008232:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008236:	e0c8      	b.n	80083ca <UART_SetConfig+0x2fe>
 8008238:	697b      	ldr	r3, [r7, #20]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	4a5e      	ldr	r2, [pc, #376]	@ (80083b8 <UART_SetConfig+0x2ec>)
 800823e:	4293      	cmp	r3, r2
 8008240:	d125      	bne.n	800828e <UART_SetConfig+0x1c2>
 8008242:	4b5b      	ldr	r3, [pc, #364]	@ (80083b0 <UART_SetConfig+0x2e4>)
 8008244:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008248:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800824c:	2b30      	cmp	r3, #48	@ 0x30
 800824e:	d016      	beq.n	800827e <UART_SetConfig+0x1b2>
 8008250:	2b30      	cmp	r3, #48	@ 0x30
 8008252:	d818      	bhi.n	8008286 <UART_SetConfig+0x1ba>
 8008254:	2b20      	cmp	r3, #32
 8008256:	d00a      	beq.n	800826e <UART_SetConfig+0x1a2>
 8008258:	2b20      	cmp	r3, #32
 800825a:	d814      	bhi.n	8008286 <UART_SetConfig+0x1ba>
 800825c:	2b00      	cmp	r3, #0
 800825e:	d002      	beq.n	8008266 <UART_SetConfig+0x19a>
 8008260:	2b10      	cmp	r3, #16
 8008262:	d008      	beq.n	8008276 <UART_SetConfig+0x1aa>
 8008264:	e00f      	b.n	8008286 <UART_SetConfig+0x1ba>
 8008266:	2300      	movs	r3, #0
 8008268:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800826c:	e0ad      	b.n	80083ca <UART_SetConfig+0x2fe>
 800826e:	2302      	movs	r3, #2
 8008270:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008274:	e0a9      	b.n	80083ca <UART_SetConfig+0x2fe>
 8008276:	2304      	movs	r3, #4
 8008278:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800827c:	e0a5      	b.n	80083ca <UART_SetConfig+0x2fe>
 800827e:	2308      	movs	r3, #8
 8008280:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008284:	e0a1      	b.n	80083ca <UART_SetConfig+0x2fe>
 8008286:	2310      	movs	r3, #16
 8008288:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800828c:	e09d      	b.n	80083ca <UART_SetConfig+0x2fe>
 800828e:	697b      	ldr	r3, [r7, #20]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	4a4a      	ldr	r2, [pc, #296]	@ (80083bc <UART_SetConfig+0x2f0>)
 8008294:	4293      	cmp	r3, r2
 8008296:	d125      	bne.n	80082e4 <UART_SetConfig+0x218>
 8008298:	4b45      	ldr	r3, [pc, #276]	@ (80083b0 <UART_SetConfig+0x2e4>)
 800829a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800829e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80082a2:	2bc0      	cmp	r3, #192	@ 0xc0
 80082a4:	d016      	beq.n	80082d4 <UART_SetConfig+0x208>
 80082a6:	2bc0      	cmp	r3, #192	@ 0xc0
 80082a8:	d818      	bhi.n	80082dc <UART_SetConfig+0x210>
 80082aa:	2b80      	cmp	r3, #128	@ 0x80
 80082ac:	d00a      	beq.n	80082c4 <UART_SetConfig+0x1f8>
 80082ae:	2b80      	cmp	r3, #128	@ 0x80
 80082b0:	d814      	bhi.n	80082dc <UART_SetConfig+0x210>
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d002      	beq.n	80082bc <UART_SetConfig+0x1f0>
 80082b6:	2b40      	cmp	r3, #64	@ 0x40
 80082b8:	d008      	beq.n	80082cc <UART_SetConfig+0x200>
 80082ba:	e00f      	b.n	80082dc <UART_SetConfig+0x210>
 80082bc:	2300      	movs	r3, #0
 80082be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80082c2:	e082      	b.n	80083ca <UART_SetConfig+0x2fe>
 80082c4:	2302      	movs	r3, #2
 80082c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80082ca:	e07e      	b.n	80083ca <UART_SetConfig+0x2fe>
 80082cc:	2304      	movs	r3, #4
 80082ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80082d2:	e07a      	b.n	80083ca <UART_SetConfig+0x2fe>
 80082d4:	2308      	movs	r3, #8
 80082d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80082da:	e076      	b.n	80083ca <UART_SetConfig+0x2fe>
 80082dc:	2310      	movs	r3, #16
 80082de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80082e2:	e072      	b.n	80083ca <UART_SetConfig+0x2fe>
 80082e4:	697b      	ldr	r3, [r7, #20]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	4a35      	ldr	r2, [pc, #212]	@ (80083c0 <UART_SetConfig+0x2f4>)
 80082ea:	4293      	cmp	r3, r2
 80082ec:	d12a      	bne.n	8008344 <UART_SetConfig+0x278>
 80082ee:	4b30      	ldr	r3, [pc, #192]	@ (80083b0 <UART_SetConfig+0x2e4>)
 80082f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80082f4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80082f8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80082fc:	d01a      	beq.n	8008334 <UART_SetConfig+0x268>
 80082fe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008302:	d81b      	bhi.n	800833c <UART_SetConfig+0x270>
 8008304:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008308:	d00c      	beq.n	8008324 <UART_SetConfig+0x258>
 800830a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800830e:	d815      	bhi.n	800833c <UART_SetConfig+0x270>
 8008310:	2b00      	cmp	r3, #0
 8008312:	d003      	beq.n	800831c <UART_SetConfig+0x250>
 8008314:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008318:	d008      	beq.n	800832c <UART_SetConfig+0x260>
 800831a:	e00f      	b.n	800833c <UART_SetConfig+0x270>
 800831c:	2300      	movs	r3, #0
 800831e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008322:	e052      	b.n	80083ca <UART_SetConfig+0x2fe>
 8008324:	2302      	movs	r3, #2
 8008326:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800832a:	e04e      	b.n	80083ca <UART_SetConfig+0x2fe>
 800832c:	2304      	movs	r3, #4
 800832e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008332:	e04a      	b.n	80083ca <UART_SetConfig+0x2fe>
 8008334:	2308      	movs	r3, #8
 8008336:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800833a:	e046      	b.n	80083ca <UART_SetConfig+0x2fe>
 800833c:	2310      	movs	r3, #16
 800833e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008342:	e042      	b.n	80083ca <UART_SetConfig+0x2fe>
 8008344:	697b      	ldr	r3, [r7, #20]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	4a17      	ldr	r2, [pc, #92]	@ (80083a8 <UART_SetConfig+0x2dc>)
 800834a:	4293      	cmp	r3, r2
 800834c:	d13a      	bne.n	80083c4 <UART_SetConfig+0x2f8>
 800834e:	4b18      	ldr	r3, [pc, #96]	@ (80083b0 <UART_SetConfig+0x2e4>)
 8008350:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008354:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008358:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800835c:	d01a      	beq.n	8008394 <UART_SetConfig+0x2c8>
 800835e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008362:	d81b      	bhi.n	800839c <UART_SetConfig+0x2d0>
 8008364:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008368:	d00c      	beq.n	8008384 <UART_SetConfig+0x2b8>
 800836a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800836e:	d815      	bhi.n	800839c <UART_SetConfig+0x2d0>
 8008370:	2b00      	cmp	r3, #0
 8008372:	d003      	beq.n	800837c <UART_SetConfig+0x2b0>
 8008374:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008378:	d008      	beq.n	800838c <UART_SetConfig+0x2c0>
 800837a:	e00f      	b.n	800839c <UART_SetConfig+0x2d0>
 800837c:	2300      	movs	r3, #0
 800837e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008382:	e022      	b.n	80083ca <UART_SetConfig+0x2fe>
 8008384:	2302      	movs	r3, #2
 8008386:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800838a:	e01e      	b.n	80083ca <UART_SetConfig+0x2fe>
 800838c:	2304      	movs	r3, #4
 800838e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008392:	e01a      	b.n	80083ca <UART_SetConfig+0x2fe>
 8008394:	2308      	movs	r3, #8
 8008396:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800839a:	e016      	b.n	80083ca <UART_SetConfig+0x2fe>
 800839c:	2310      	movs	r3, #16
 800839e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80083a2:	e012      	b.n	80083ca <UART_SetConfig+0x2fe>
 80083a4:	cfff69f3 	.word	0xcfff69f3
 80083a8:	40008000 	.word	0x40008000
 80083ac:	40013800 	.word	0x40013800
 80083b0:	40021000 	.word	0x40021000
 80083b4:	40004400 	.word	0x40004400
 80083b8:	40004800 	.word	0x40004800
 80083bc:	40004c00 	.word	0x40004c00
 80083c0:	40005000 	.word	0x40005000
 80083c4:	2310      	movs	r3, #16
 80083c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80083ca:	697b      	ldr	r3, [r7, #20]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	4aae      	ldr	r2, [pc, #696]	@ (8008688 <UART_SetConfig+0x5bc>)
 80083d0:	4293      	cmp	r3, r2
 80083d2:	f040 8097 	bne.w	8008504 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80083d6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80083da:	2b08      	cmp	r3, #8
 80083dc:	d823      	bhi.n	8008426 <UART_SetConfig+0x35a>
 80083de:	a201      	add	r2, pc, #4	@ (adr r2, 80083e4 <UART_SetConfig+0x318>)
 80083e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083e4:	08008409 	.word	0x08008409
 80083e8:	08008427 	.word	0x08008427
 80083ec:	08008411 	.word	0x08008411
 80083f0:	08008427 	.word	0x08008427
 80083f4:	08008417 	.word	0x08008417
 80083f8:	08008427 	.word	0x08008427
 80083fc:	08008427 	.word	0x08008427
 8008400:	08008427 	.word	0x08008427
 8008404:	0800841f 	.word	0x0800841f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008408:	f7fd f99a 	bl	8005740 <HAL_RCC_GetPCLK1Freq>
 800840c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800840e:	e010      	b.n	8008432 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008410:	4b9e      	ldr	r3, [pc, #632]	@ (800868c <UART_SetConfig+0x5c0>)
 8008412:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008414:	e00d      	b.n	8008432 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008416:	f7fd f925 	bl	8005664 <HAL_RCC_GetSysClockFreq>
 800841a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800841c:	e009      	b.n	8008432 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800841e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008422:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008424:	e005      	b.n	8008432 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8008426:	2300      	movs	r3, #0
 8008428:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800842a:	2301      	movs	r3, #1
 800842c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008430:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008432:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008434:	2b00      	cmp	r3, #0
 8008436:	f000 8130 	beq.w	800869a <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800843a:	697b      	ldr	r3, [r7, #20]
 800843c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800843e:	4a94      	ldr	r2, [pc, #592]	@ (8008690 <UART_SetConfig+0x5c4>)
 8008440:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008444:	461a      	mov	r2, r3
 8008446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008448:	fbb3 f3f2 	udiv	r3, r3, r2
 800844c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800844e:	697b      	ldr	r3, [r7, #20]
 8008450:	685a      	ldr	r2, [r3, #4]
 8008452:	4613      	mov	r3, r2
 8008454:	005b      	lsls	r3, r3, #1
 8008456:	4413      	add	r3, r2
 8008458:	69ba      	ldr	r2, [r7, #24]
 800845a:	429a      	cmp	r2, r3
 800845c:	d305      	bcc.n	800846a <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800845e:	697b      	ldr	r3, [r7, #20]
 8008460:	685b      	ldr	r3, [r3, #4]
 8008462:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008464:	69ba      	ldr	r2, [r7, #24]
 8008466:	429a      	cmp	r2, r3
 8008468:	d903      	bls.n	8008472 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800846a:	2301      	movs	r3, #1
 800846c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008470:	e113      	b.n	800869a <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008472:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008474:	2200      	movs	r2, #0
 8008476:	60bb      	str	r3, [r7, #8]
 8008478:	60fa      	str	r2, [r7, #12]
 800847a:	697b      	ldr	r3, [r7, #20]
 800847c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800847e:	4a84      	ldr	r2, [pc, #528]	@ (8008690 <UART_SetConfig+0x5c4>)
 8008480:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008484:	b29b      	uxth	r3, r3
 8008486:	2200      	movs	r2, #0
 8008488:	603b      	str	r3, [r7, #0]
 800848a:	607a      	str	r2, [r7, #4]
 800848c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008490:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008494:	f7f8 fc30 	bl	8000cf8 <__aeabi_uldivmod>
 8008498:	4602      	mov	r2, r0
 800849a:	460b      	mov	r3, r1
 800849c:	4610      	mov	r0, r2
 800849e:	4619      	mov	r1, r3
 80084a0:	f04f 0200 	mov.w	r2, #0
 80084a4:	f04f 0300 	mov.w	r3, #0
 80084a8:	020b      	lsls	r3, r1, #8
 80084aa:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80084ae:	0202      	lsls	r2, r0, #8
 80084b0:	6979      	ldr	r1, [r7, #20]
 80084b2:	6849      	ldr	r1, [r1, #4]
 80084b4:	0849      	lsrs	r1, r1, #1
 80084b6:	2000      	movs	r0, #0
 80084b8:	460c      	mov	r4, r1
 80084ba:	4605      	mov	r5, r0
 80084bc:	eb12 0804 	adds.w	r8, r2, r4
 80084c0:	eb43 0905 	adc.w	r9, r3, r5
 80084c4:	697b      	ldr	r3, [r7, #20]
 80084c6:	685b      	ldr	r3, [r3, #4]
 80084c8:	2200      	movs	r2, #0
 80084ca:	469a      	mov	sl, r3
 80084cc:	4693      	mov	fp, r2
 80084ce:	4652      	mov	r2, sl
 80084d0:	465b      	mov	r3, fp
 80084d2:	4640      	mov	r0, r8
 80084d4:	4649      	mov	r1, r9
 80084d6:	f7f8 fc0f 	bl	8000cf8 <__aeabi_uldivmod>
 80084da:	4602      	mov	r2, r0
 80084dc:	460b      	mov	r3, r1
 80084de:	4613      	mov	r3, r2
 80084e0:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80084e2:	6a3b      	ldr	r3, [r7, #32]
 80084e4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80084e8:	d308      	bcc.n	80084fc <UART_SetConfig+0x430>
 80084ea:	6a3b      	ldr	r3, [r7, #32]
 80084ec:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80084f0:	d204      	bcs.n	80084fc <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80084f2:	697b      	ldr	r3, [r7, #20]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	6a3a      	ldr	r2, [r7, #32]
 80084f8:	60da      	str	r2, [r3, #12]
 80084fa:	e0ce      	b.n	800869a <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80084fc:	2301      	movs	r3, #1
 80084fe:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008502:	e0ca      	b.n	800869a <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008504:	697b      	ldr	r3, [r7, #20]
 8008506:	69db      	ldr	r3, [r3, #28]
 8008508:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800850c:	d166      	bne.n	80085dc <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800850e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008512:	2b08      	cmp	r3, #8
 8008514:	d827      	bhi.n	8008566 <UART_SetConfig+0x49a>
 8008516:	a201      	add	r2, pc, #4	@ (adr r2, 800851c <UART_SetConfig+0x450>)
 8008518:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800851c:	08008541 	.word	0x08008541
 8008520:	08008549 	.word	0x08008549
 8008524:	08008551 	.word	0x08008551
 8008528:	08008567 	.word	0x08008567
 800852c:	08008557 	.word	0x08008557
 8008530:	08008567 	.word	0x08008567
 8008534:	08008567 	.word	0x08008567
 8008538:	08008567 	.word	0x08008567
 800853c:	0800855f 	.word	0x0800855f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008540:	f7fd f8fe 	bl	8005740 <HAL_RCC_GetPCLK1Freq>
 8008544:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008546:	e014      	b.n	8008572 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008548:	f7fd f910 	bl	800576c <HAL_RCC_GetPCLK2Freq>
 800854c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800854e:	e010      	b.n	8008572 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008550:	4b4e      	ldr	r3, [pc, #312]	@ (800868c <UART_SetConfig+0x5c0>)
 8008552:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008554:	e00d      	b.n	8008572 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008556:	f7fd f885 	bl	8005664 <HAL_RCC_GetSysClockFreq>
 800855a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800855c:	e009      	b.n	8008572 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800855e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008562:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008564:	e005      	b.n	8008572 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8008566:	2300      	movs	r3, #0
 8008568:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800856a:	2301      	movs	r3, #1
 800856c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008570:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008572:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008574:	2b00      	cmp	r3, #0
 8008576:	f000 8090 	beq.w	800869a <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800857a:	697b      	ldr	r3, [r7, #20]
 800857c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800857e:	4a44      	ldr	r2, [pc, #272]	@ (8008690 <UART_SetConfig+0x5c4>)
 8008580:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008584:	461a      	mov	r2, r3
 8008586:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008588:	fbb3 f3f2 	udiv	r3, r3, r2
 800858c:	005a      	lsls	r2, r3, #1
 800858e:	697b      	ldr	r3, [r7, #20]
 8008590:	685b      	ldr	r3, [r3, #4]
 8008592:	085b      	lsrs	r3, r3, #1
 8008594:	441a      	add	r2, r3
 8008596:	697b      	ldr	r3, [r7, #20]
 8008598:	685b      	ldr	r3, [r3, #4]
 800859a:	fbb2 f3f3 	udiv	r3, r2, r3
 800859e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80085a0:	6a3b      	ldr	r3, [r7, #32]
 80085a2:	2b0f      	cmp	r3, #15
 80085a4:	d916      	bls.n	80085d4 <UART_SetConfig+0x508>
 80085a6:	6a3b      	ldr	r3, [r7, #32]
 80085a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80085ac:	d212      	bcs.n	80085d4 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80085ae:	6a3b      	ldr	r3, [r7, #32]
 80085b0:	b29b      	uxth	r3, r3
 80085b2:	f023 030f 	bic.w	r3, r3, #15
 80085b6:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80085b8:	6a3b      	ldr	r3, [r7, #32]
 80085ba:	085b      	lsrs	r3, r3, #1
 80085bc:	b29b      	uxth	r3, r3
 80085be:	f003 0307 	and.w	r3, r3, #7
 80085c2:	b29a      	uxth	r2, r3
 80085c4:	8bfb      	ldrh	r3, [r7, #30]
 80085c6:	4313      	orrs	r3, r2
 80085c8:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80085ca:	697b      	ldr	r3, [r7, #20]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	8bfa      	ldrh	r2, [r7, #30]
 80085d0:	60da      	str	r2, [r3, #12]
 80085d2:	e062      	b.n	800869a <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80085d4:	2301      	movs	r3, #1
 80085d6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80085da:	e05e      	b.n	800869a <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80085dc:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80085e0:	2b08      	cmp	r3, #8
 80085e2:	d828      	bhi.n	8008636 <UART_SetConfig+0x56a>
 80085e4:	a201      	add	r2, pc, #4	@ (adr r2, 80085ec <UART_SetConfig+0x520>)
 80085e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085ea:	bf00      	nop
 80085ec:	08008611 	.word	0x08008611
 80085f0:	08008619 	.word	0x08008619
 80085f4:	08008621 	.word	0x08008621
 80085f8:	08008637 	.word	0x08008637
 80085fc:	08008627 	.word	0x08008627
 8008600:	08008637 	.word	0x08008637
 8008604:	08008637 	.word	0x08008637
 8008608:	08008637 	.word	0x08008637
 800860c:	0800862f 	.word	0x0800862f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008610:	f7fd f896 	bl	8005740 <HAL_RCC_GetPCLK1Freq>
 8008614:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008616:	e014      	b.n	8008642 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008618:	f7fd f8a8 	bl	800576c <HAL_RCC_GetPCLK2Freq>
 800861c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800861e:	e010      	b.n	8008642 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008620:	4b1a      	ldr	r3, [pc, #104]	@ (800868c <UART_SetConfig+0x5c0>)
 8008622:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008624:	e00d      	b.n	8008642 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008626:	f7fd f81d 	bl	8005664 <HAL_RCC_GetSysClockFreq>
 800862a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800862c:	e009      	b.n	8008642 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800862e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008632:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008634:	e005      	b.n	8008642 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8008636:	2300      	movs	r3, #0
 8008638:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800863a:	2301      	movs	r3, #1
 800863c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008640:	bf00      	nop
    }

    if (pclk != 0U)
 8008642:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008644:	2b00      	cmp	r3, #0
 8008646:	d028      	beq.n	800869a <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008648:	697b      	ldr	r3, [r7, #20]
 800864a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800864c:	4a10      	ldr	r2, [pc, #64]	@ (8008690 <UART_SetConfig+0x5c4>)
 800864e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008652:	461a      	mov	r2, r3
 8008654:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008656:	fbb3 f2f2 	udiv	r2, r3, r2
 800865a:	697b      	ldr	r3, [r7, #20]
 800865c:	685b      	ldr	r3, [r3, #4]
 800865e:	085b      	lsrs	r3, r3, #1
 8008660:	441a      	add	r2, r3
 8008662:	697b      	ldr	r3, [r7, #20]
 8008664:	685b      	ldr	r3, [r3, #4]
 8008666:	fbb2 f3f3 	udiv	r3, r2, r3
 800866a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800866c:	6a3b      	ldr	r3, [r7, #32]
 800866e:	2b0f      	cmp	r3, #15
 8008670:	d910      	bls.n	8008694 <UART_SetConfig+0x5c8>
 8008672:	6a3b      	ldr	r3, [r7, #32]
 8008674:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008678:	d20c      	bcs.n	8008694 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800867a:	6a3b      	ldr	r3, [r7, #32]
 800867c:	b29a      	uxth	r2, r3
 800867e:	697b      	ldr	r3, [r7, #20]
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	60da      	str	r2, [r3, #12]
 8008684:	e009      	b.n	800869a <UART_SetConfig+0x5ce>
 8008686:	bf00      	nop
 8008688:	40008000 	.word	0x40008000
 800868c:	00f42400 	.word	0x00f42400
 8008690:	0800df7c 	.word	0x0800df7c
      }
      else
      {
        ret = HAL_ERROR;
 8008694:	2301      	movs	r3, #1
 8008696:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800869a:	697b      	ldr	r3, [r7, #20]
 800869c:	2201      	movs	r2, #1
 800869e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80086a2:	697b      	ldr	r3, [r7, #20]
 80086a4:	2201      	movs	r2, #1
 80086a6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80086aa:	697b      	ldr	r3, [r7, #20]
 80086ac:	2200      	movs	r2, #0
 80086ae:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80086b0:	697b      	ldr	r3, [r7, #20]
 80086b2:	2200      	movs	r2, #0
 80086b4:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80086b6:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80086ba:	4618      	mov	r0, r3
 80086bc:	3730      	adds	r7, #48	@ 0x30
 80086be:	46bd      	mov	sp, r7
 80086c0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080086c4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80086c4:	b480      	push	{r7}
 80086c6:	b083      	sub	sp, #12
 80086c8:	af00      	add	r7, sp, #0
 80086ca:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086d0:	f003 0308 	and.w	r3, r3, #8
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d00a      	beq.n	80086ee <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	685b      	ldr	r3, [r3, #4]
 80086de:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	430a      	orrs	r2, r1
 80086ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086f2:	f003 0301 	and.w	r3, r3, #1
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d00a      	beq.n	8008710 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	685b      	ldr	r3, [r3, #4]
 8008700:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	430a      	orrs	r2, r1
 800870e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008714:	f003 0302 	and.w	r3, r3, #2
 8008718:	2b00      	cmp	r3, #0
 800871a:	d00a      	beq.n	8008732 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	685b      	ldr	r3, [r3, #4]
 8008722:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	430a      	orrs	r2, r1
 8008730:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008736:	f003 0304 	and.w	r3, r3, #4
 800873a:	2b00      	cmp	r3, #0
 800873c:	d00a      	beq.n	8008754 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	685b      	ldr	r3, [r3, #4]
 8008744:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	430a      	orrs	r2, r1
 8008752:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008758:	f003 0310 	and.w	r3, r3, #16
 800875c:	2b00      	cmp	r3, #0
 800875e:	d00a      	beq.n	8008776 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	689b      	ldr	r3, [r3, #8]
 8008766:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	430a      	orrs	r2, r1
 8008774:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800877a:	f003 0320 	and.w	r3, r3, #32
 800877e:	2b00      	cmp	r3, #0
 8008780:	d00a      	beq.n	8008798 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	689b      	ldr	r3, [r3, #8]
 8008788:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	430a      	orrs	r2, r1
 8008796:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800879c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d01a      	beq.n	80087da <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	685b      	ldr	r3, [r3, #4]
 80087aa:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	430a      	orrs	r2, r1
 80087b8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80087be:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80087c2:	d10a      	bne.n	80087da <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	685b      	ldr	r3, [r3, #4]
 80087ca:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	430a      	orrs	r2, r1
 80087d8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d00a      	beq.n	80087fc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	685b      	ldr	r3, [r3, #4]
 80087ec:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	430a      	orrs	r2, r1
 80087fa:	605a      	str	r2, [r3, #4]
  }
}
 80087fc:	bf00      	nop
 80087fe:	370c      	adds	r7, #12
 8008800:	46bd      	mov	sp, r7
 8008802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008806:	4770      	bx	lr

08008808 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008808:	b580      	push	{r7, lr}
 800880a:	b098      	sub	sp, #96	@ 0x60
 800880c:	af02      	add	r7, sp, #8
 800880e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	2200      	movs	r2, #0
 8008814:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008818:	f7fa faba 	bl	8002d90 <HAL_GetTick>
 800881c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	f003 0308 	and.w	r3, r3, #8
 8008828:	2b08      	cmp	r3, #8
 800882a:	d12f      	bne.n	800888c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800882c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008830:	9300      	str	r3, [sp, #0]
 8008832:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008834:	2200      	movs	r2, #0
 8008836:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800883a:	6878      	ldr	r0, [r7, #4]
 800883c:	f000 f88e 	bl	800895c <UART_WaitOnFlagUntilTimeout>
 8008840:	4603      	mov	r3, r0
 8008842:	2b00      	cmp	r3, #0
 8008844:	d022      	beq.n	800888c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800884c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800884e:	e853 3f00 	ldrex	r3, [r3]
 8008852:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008854:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008856:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800885a:	653b      	str	r3, [r7, #80]	@ 0x50
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	461a      	mov	r2, r3
 8008862:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008864:	647b      	str	r3, [r7, #68]	@ 0x44
 8008866:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008868:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800886a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800886c:	e841 2300 	strex	r3, r2, [r1]
 8008870:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008872:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008874:	2b00      	cmp	r3, #0
 8008876:	d1e6      	bne.n	8008846 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	2220      	movs	r2, #32
 800887c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	2200      	movs	r2, #0
 8008884:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008888:	2303      	movs	r3, #3
 800888a:	e063      	b.n	8008954 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	f003 0304 	and.w	r3, r3, #4
 8008896:	2b04      	cmp	r3, #4
 8008898:	d149      	bne.n	800892e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800889a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800889e:	9300      	str	r3, [sp, #0]
 80088a0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80088a2:	2200      	movs	r2, #0
 80088a4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80088a8:	6878      	ldr	r0, [r7, #4]
 80088aa:	f000 f857 	bl	800895c <UART_WaitOnFlagUntilTimeout>
 80088ae:	4603      	mov	r3, r0
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d03c      	beq.n	800892e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088bc:	e853 3f00 	ldrex	r3, [r3]
 80088c0:	623b      	str	r3, [r7, #32]
   return(result);
 80088c2:	6a3b      	ldr	r3, [r7, #32]
 80088c4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80088c8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	461a      	mov	r2, r3
 80088d0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80088d2:	633b      	str	r3, [r7, #48]	@ 0x30
 80088d4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088d6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80088d8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80088da:	e841 2300 	strex	r3, r2, [r1]
 80088de:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80088e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	d1e6      	bne.n	80088b4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	3308      	adds	r3, #8
 80088ec:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088ee:	693b      	ldr	r3, [r7, #16]
 80088f0:	e853 3f00 	ldrex	r3, [r3]
 80088f4:	60fb      	str	r3, [r7, #12]
   return(result);
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	f023 0301 	bic.w	r3, r3, #1
 80088fc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	3308      	adds	r3, #8
 8008904:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008906:	61fa      	str	r2, [r7, #28]
 8008908:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800890a:	69b9      	ldr	r1, [r7, #24]
 800890c:	69fa      	ldr	r2, [r7, #28]
 800890e:	e841 2300 	strex	r3, r2, [r1]
 8008912:	617b      	str	r3, [r7, #20]
   return(result);
 8008914:	697b      	ldr	r3, [r7, #20]
 8008916:	2b00      	cmp	r3, #0
 8008918:	d1e5      	bne.n	80088e6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	2220      	movs	r2, #32
 800891e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	2200      	movs	r2, #0
 8008926:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800892a:	2303      	movs	r3, #3
 800892c:	e012      	b.n	8008954 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	2220      	movs	r2, #32
 8008932:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	2220      	movs	r2, #32
 800893a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	2200      	movs	r2, #0
 8008942:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	2200      	movs	r2, #0
 8008948:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	2200      	movs	r2, #0
 800894e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008952:	2300      	movs	r3, #0
}
 8008954:	4618      	mov	r0, r3
 8008956:	3758      	adds	r7, #88	@ 0x58
 8008958:	46bd      	mov	sp, r7
 800895a:	bd80      	pop	{r7, pc}

0800895c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800895c:	b580      	push	{r7, lr}
 800895e:	b084      	sub	sp, #16
 8008960:	af00      	add	r7, sp, #0
 8008962:	60f8      	str	r0, [r7, #12]
 8008964:	60b9      	str	r1, [r7, #8]
 8008966:	603b      	str	r3, [r7, #0]
 8008968:	4613      	mov	r3, r2
 800896a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800896c:	e04f      	b.n	8008a0e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800896e:	69bb      	ldr	r3, [r7, #24]
 8008970:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008974:	d04b      	beq.n	8008a0e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008976:	f7fa fa0b 	bl	8002d90 <HAL_GetTick>
 800897a:	4602      	mov	r2, r0
 800897c:	683b      	ldr	r3, [r7, #0]
 800897e:	1ad3      	subs	r3, r2, r3
 8008980:	69ba      	ldr	r2, [r7, #24]
 8008982:	429a      	cmp	r2, r3
 8008984:	d302      	bcc.n	800898c <UART_WaitOnFlagUntilTimeout+0x30>
 8008986:	69bb      	ldr	r3, [r7, #24]
 8008988:	2b00      	cmp	r3, #0
 800898a:	d101      	bne.n	8008990 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800898c:	2303      	movs	r3, #3
 800898e:	e04e      	b.n	8008a2e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	f003 0304 	and.w	r3, r3, #4
 800899a:	2b00      	cmp	r3, #0
 800899c:	d037      	beq.n	8008a0e <UART_WaitOnFlagUntilTimeout+0xb2>
 800899e:	68bb      	ldr	r3, [r7, #8]
 80089a0:	2b80      	cmp	r3, #128	@ 0x80
 80089a2:	d034      	beq.n	8008a0e <UART_WaitOnFlagUntilTimeout+0xb2>
 80089a4:	68bb      	ldr	r3, [r7, #8]
 80089a6:	2b40      	cmp	r3, #64	@ 0x40
 80089a8:	d031      	beq.n	8008a0e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	69db      	ldr	r3, [r3, #28]
 80089b0:	f003 0308 	and.w	r3, r3, #8
 80089b4:	2b08      	cmp	r3, #8
 80089b6:	d110      	bne.n	80089da <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	2208      	movs	r2, #8
 80089be:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80089c0:	68f8      	ldr	r0, [r7, #12]
 80089c2:	f000 f95b 	bl	8008c7c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	2208      	movs	r2, #8
 80089ca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	2200      	movs	r2, #0
 80089d2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80089d6:	2301      	movs	r3, #1
 80089d8:	e029      	b.n	8008a2e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	69db      	ldr	r3, [r3, #28]
 80089e0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80089e4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80089e8:	d111      	bne.n	8008a0e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80089f2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80089f4:	68f8      	ldr	r0, [r7, #12]
 80089f6:	f000 f941 	bl	8008c7c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	2220      	movs	r2, #32
 80089fe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	2200      	movs	r2, #0
 8008a06:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8008a0a:	2303      	movs	r3, #3
 8008a0c:	e00f      	b.n	8008a2e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	69da      	ldr	r2, [r3, #28]
 8008a14:	68bb      	ldr	r3, [r7, #8]
 8008a16:	4013      	ands	r3, r2
 8008a18:	68ba      	ldr	r2, [r7, #8]
 8008a1a:	429a      	cmp	r2, r3
 8008a1c:	bf0c      	ite	eq
 8008a1e:	2301      	moveq	r3, #1
 8008a20:	2300      	movne	r3, #0
 8008a22:	b2db      	uxtb	r3, r3
 8008a24:	461a      	mov	r2, r3
 8008a26:	79fb      	ldrb	r3, [r7, #7]
 8008a28:	429a      	cmp	r2, r3
 8008a2a:	d0a0      	beq.n	800896e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008a2c:	2300      	movs	r3, #0
}
 8008a2e:	4618      	mov	r0, r3
 8008a30:	3710      	adds	r7, #16
 8008a32:	46bd      	mov	sp, r7
 8008a34:	bd80      	pop	{r7, pc}
	...

08008a38 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008a38:	b480      	push	{r7}
 8008a3a:	b0a3      	sub	sp, #140	@ 0x8c
 8008a3c:	af00      	add	r7, sp, #0
 8008a3e:	60f8      	str	r0, [r7, #12]
 8008a40:	60b9      	str	r1, [r7, #8]
 8008a42:	4613      	mov	r3, r2
 8008a44:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	68ba      	ldr	r2, [r7, #8]
 8008a4a:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	88fa      	ldrh	r2, [r7, #6]
 8008a50:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	88fa      	ldrh	r2, [r7, #6]
 8008a58:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8008a5c:	68fb      	ldr	r3, [r7, #12]
 8008a5e:	2200      	movs	r2, #0
 8008a60:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	689b      	ldr	r3, [r3, #8]
 8008a66:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008a6a:	d10e      	bne.n	8008a8a <UART_Start_Receive_IT+0x52>
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	691b      	ldr	r3, [r3, #16]
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	d105      	bne.n	8008a80 <UART_Start_Receive_IT+0x48>
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8008a7a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008a7e:	e02d      	b.n	8008adc <UART_Start_Receive_IT+0xa4>
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	22ff      	movs	r2, #255	@ 0xff
 8008a84:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008a88:	e028      	b.n	8008adc <UART_Start_Receive_IT+0xa4>
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	689b      	ldr	r3, [r3, #8]
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d10d      	bne.n	8008aae <UART_Start_Receive_IT+0x76>
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	691b      	ldr	r3, [r3, #16]
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d104      	bne.n	8008aa4 <UART_Start_Receive_IT+0x6c>
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	22ff      	movs	r2, #255	@ 0xff
 8008a9e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008aa2:	e01b      	b.n	8008adc <UART_Start_Receive_IT+0xa4>
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	227f      	movs	r2, #127	@ 0x7f
 8008aa8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008aac:	e016      	b.n	8008adc <UART_Start_Receive_IT+0xa4>
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	689b      	ldr	r3, [r3, #8]
 8008ab2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008ab6:	d10d      	bne.n	8008ad4 <UART_Start_Receive_IT+0x9c>
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	691b      	ldr	r3, [r3, #16]
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	d104      	bne.n	8008aca <UART_Start_Receive_IT+0x92>
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	227f      	movs	r2, #127	@ 0x7f
 8008ac4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008ac8:	e008      	b.n	8008adc <UART_Start_Receive_IT+0xa4>
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	223f      	movs	r2, #63	@ 0x3f
 8008ace:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008ad2:	e003      	b.n	8008adc <UART_Start_Receive_IT+0xa4>
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	2200      	movs	r2, #0
 8008ad8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	2200      	movs	r2, #0
 8008ae0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	2222      	movs	r2, #34	@ 0x22
 8008ae8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	3308      	adds	r3, #8
 8008af2:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008af4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008af6:	e853 3f00 	ldrex	r3, [r3]
 8008afa:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8008afc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008afe:	f043 0301 	orr.w	r3, r3, #1
 8008b02:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	3308      	adds	r3, #8
 8008b0c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8008b10:	673a      	str	r2, [r7, #112]	@ 0x70
 8008b12:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b14:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8008b16:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8008b18:	e841 2300 	strex	r3, r2, [r1]
 8008b1c:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8008b1e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d1e3      	bne.n	8008aec <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008b28:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008b2c:	d14f      	bne.n	8008bce <UART_Start_Receive_IT+0x196>
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008b34:	88fa      	ldrh	r2, [r7, #6]
 8008b36:	429a      	cmp	r2, r3
 8008b38:	d349      	bcc.n	8008bce <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	689b      	ldr	r3, [r3, #8]
 8008b3e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008b42:	d107      	bne.n	8008b54 <UART_Start_Receive_IT+0x11c>
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	691b      	ldr	r3, [r3, #16]
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d103      	bne.n	8008b54 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	4a47      	ldr	r2, [pc, #284]	@ (8008c6c <UART_Start_Receive_IT+0x234>)
 8008b50:	675a      	str	r2, [r3, #116]	@ 0x74
 8008b52:	e002      	b.n	8008b5a <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	4a46      	ldr	r2, [pc, #280]	@ (8008c70 <UART_Start_Receive_IT+0x238>)
 8008b58:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	691b      	ldr	r3, [r3, #16]
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d01a      	beq.n	8008b98 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b68:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008b6a:	e853 3f00 	ldrex	r3, [r3]
 8008b6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008b70:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008b72:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008b76:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	461a      	mov	r2, r3
 8008b80:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008b84:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008b86:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b88:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8008b8a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8008b8c:	e841 2300 	strex	r3, r2, [r1]
 8008b90:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8008b92:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d1e4      	bne.n	8008b62 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	3308      	adds	r3, #8
 8008b9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ba0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008ba2:	e853 3f00 	ldrex	r3, [r3]
 8008ba6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008ba8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008baa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008bae:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	3308      	adds	r3, #8
 8008bb6:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8008bb8:	64ba      	str	r2, [r7, #72]	@ 0x48
 8008bba:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bbc:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008bbe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008bc0:	e841 2300 	strex	r3, r2, [r1]
 8008bc4:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8008bc6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d1e5      	bne.n	8008b98 <UART_Start_Receive_IT+0x160>
 8008bcc:	e046      	b.n	8008c5c <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	689b      	ldr	r3, [r3, #8]
 8008bd2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008bd6:	d107      	bne.n	8008be8 <UART_Start_Receive_IT+0x1b0>
 8008bd8:	68fb      	ldr	r3, [r7, #12]
 8008bda:	691b      	ldr	r3, [r3, #16]
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d103      	bne.n	8008be8 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	4a24      	ldr	r2, [pc, #144]	@ (8008c74 <UART_Start_Receive_IT+0x23c>)
 8008be4:	675a      	str	r2, [r3, #116]	@ 0x74
 8008be6:	e002      	b.n	8008bee <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	4a23      	ldr	r2, [pc, #140]	@ (8008c78 <UART_Start_Receive_IT+0x240>)
 8008bec:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	691b      	ldr	r3, [r3, #16]
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d019      	beq.n	8008c2a <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bfe:	e853 3f00 	ldrex	r3, [r3]
 8008c02:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008c04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c06:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8008c0a:	677b      	str	r3, [r7, #116]	@ 0x74
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	461a      	mov	r2, r3
 8008c12:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008c14:	637b      	str	r3, [r7, #52]	@ 0x34
 8008c16:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c18:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008c1a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008c1c:	e841 2300 	strex	r3, r2, [r1]
 8008c20:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8008c22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	d1e6      	bne.n	8008bf6 <UART_Start_Receive_IT+0x1be>
 8008c28:	e018      	b.n	8008c5c <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c30:	697b      	ldr	r3, [r7, #20]
 8008c32:	e853 3f00 	ldrex	r3, [r3]
 8008c36:	613b      	str	r3, [r7, #16]
   return(result);
 8008c38:	693b      	ldr	r3, [r7, #16]
 8008c3a:	f043 0320 	orr.w	r3, r3, #32
 8008c3e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	461a      	mov	r2, r3
 8008c46:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008c48:	623b      	str	r3, [r7, #32]
 8008c4a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c4c:	69f9      	ldr	r1, [r7, #28]
 8008c4e:	6a3a      	ldr	r2, [r7, #32]
 8008c50:	e841 2300 	strex	r3, r2, [r1]
 8008c54:	61bb      	str	r3, [r7, #24]
   return(result);
 8008c56:	69bb      	ldr	r3, [r7, #24]
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d1e6      	bne.n	8008c2a <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8008c5c:	2300      	movs	r3, #0
}
 8008c5e:	4618      	mov	r0, r3
 8008c60:	378c      	adds	r7, #140	@ 0x8c
 8008c62:	46bd      	mov	sp, r7
 8008c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c68:	4770      	bx	lr
 8008c6a:	bf00      	nop
 8008c6c:	08009499 	.word	0x08009499
 8008c70:	08009135 	.word	0x08009135
 8008c74:	08008f7d 	.word	0x08008f7d
 8008c78:	08008dc5 	.word	0x08008dc5

08008c7c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008c7c:	b480      	push	{r7}
 8008c7e:	b095      	sub	sp, #84	@ 0x54
 8008c80:	af00      	add	r7, sp, #0
 8008c82:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c8c:	e853 3f00 	ldrex	r3, [r3]
 8008c90:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008c92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c94:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008c98:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	461a      	mov	r2, r3
 8008ca0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008ca2:	643b      	str	r3, [r7, #64]	@ 0x40
 8008ca4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ca6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008ca8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008caa:	e841 2300 	strex	r3, r2, [r1]
 8008cae:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008cb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	d1e6      	bne.n	8008c84 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	3308      	adds	r3, #8
 8008cbc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cbe:	6a3b      	ldr	r3, [r7, #32]
 8008cc0:	e853 3f00 	ldrex	r3, [r3]
 8008cc4:	61fb      	str	r3, [r7, #28]
   return(result);
 8008cc6:	69fb      	ldr	r3, [r7, #28]
 8008cc8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008ccc:	f023 0301 	bic.w	r3, r3, #1
 8008cd0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	3308      	adds	r3, #8
 8008cd8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008cda:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008cdc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cde:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008ce0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008ce2:	e841 2300 	strex	r3, r2, [r1]
 8008ce6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008ce8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d1e3      	bne.n	8008cb6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008cf2:	2b01      	cmp	r3, #1
 8008cf4:	d118      	bne.n	8008d28 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	e853 3f00 	ldrex	r3, [r3]
 8008d02:	60bb      	str	r3, [r7, #8]
   return(result);
 8008d04:	68bb      	ldr	r3, [r7, #8]
 8008d06:	f023 0310 	bic.w	r3, r3, #16
 8008d0a:	647b      	str	r3, [r7, #68]	@ 0x44
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	461a      	mov	r2, r3
 8008d12:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008d14:	61bb      	str	r3, [r7, #24]
 8008d16:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d18:	6979      	ldr	r1, [r7, #20]
 8008d1a:	69ba      	ldr	r2, [r7, #24]
 8008d1c:	e841 2300 	strex	r3, r2, [r1]
 8008d20:	613b      	str	r3, [r7, #16]
   return(result);
 8008d22:	693b      	ldr	r3, [r7, #16]
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	d1e6      	bne.n	8008cf6 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	2220      	movs	r2, #32
 8008d2c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	2200      	movs	r2, #0
 8008d34:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	2200      	movs	r2, #0
 8008d3a:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008d3c:	bf00      	nop
 8008d3e:	3754      	adds	r7, #84	@ 0x54
 8008d40:	46bd      	mov	sp, r7
 8008d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d46:	4770      	bx	lr

08008d48 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008d48:	b580      	push	{r7, lr}
 8008d4a:	b084      	sub	sp, #16
 8008d4c:	af00      	add	r7, sp, #0
 8008d4e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d54:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	2200      	movs	r2, #0
 8008d5a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008d5e:	68f8      	ldr	r0, [r7, #12]
 8008d60:	f7ff f99e 	bl	80080a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008d64:	bf00      	nop
 8008d66:	3710      	adds	r7, #16
 8008d68:	46bd      	mov	sp, r7
 8008d6a:	bd80      	pop	{r7, pc}

08008d6c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008d6c:	b580      	push	{r7, lr}
 8008d6e:	b088      	sub	sp, #32
 8008d70:	af00      	add	r7, sp, #0
 8008d72:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	e853 3f00 	ldrex	r3, [r3]
 8008d80:	60bb      	str	r3, [r7, #8]
   return(result);
 8008d82:	68bb      	ldr	r3, [r7, #8]
 8008d84:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008d88:	61fb      	str	r3, [r7, #28]
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	461a      	mov	r2, r3
 8008d90:	69fb      	ldr	r3, [r7, #28]
 8008d92:	61bb      	str	r3, [r7, #24]
 8008d94:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d96:	6979      	ldr	r1, [r7, #20]
 8008d98:	69ba      	ldr	r2, [r7, #24]
 8008d9a:	e841 2300 	strex	r3, r2, [r1]
 8008d9e:	613b      	str	r3, [r7, #16]
   return(result);
 8008da0:	693b      	ldr	r3, [r7, #16]
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d1e6      	bne.n	8008d74 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	2220      	movs	r2, #32
 8008daa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	2200      	movs	r2, #0
 8008db2:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008db4:	6878      	ldr	r0, [r7, #4]
 8008db6:	f7ff f969 	bl	800808c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008dba:	bf00      	nop
 8008dbc:	3720      	adds	r7, #32
 8008dbe:	46bd      	mov	sp, r7
 8008dc0:	bd80      	pop	{r7, pc}
	...

08008dc4 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008dc4:	b580      	push	{r7, lr}
 8008dc6:	b09c      	sub	sp, #112	@ 0x70
 8008dc8:	af00      	add	r7, sp, #0
 8008dca:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8008dd2:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008ddc:	2b22      	cmp	r3, #34	@ 0x22
 8008dde:	f040 80be 	bne.w	8008f5e <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008de8:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008dec:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8008df0:	b2d9      	uxtb	r1, r3
 8008df2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8008df6:	b2da      	uxtb	r2, r3
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008dfc:	400a      	ands	r2, r1
 8008dfe:	b2d2      	uxtb	r2, r2
 8008e00:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008e06:	1c5a      	adds	r2, r3, #1
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008e12:	b29b      	uxth	r3, r3
 8008e14:	3b01      	subs	r3, #1
 8008e16:	b29a      	uxth	r2, r3
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008e24:	b29b      	uxth	r3, r3
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	f040 80a1 	bne.w	8008f6e <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e32:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008e34:	e853 3f00 	ldrex	r3, [r3]
 8008e38:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008e3a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008e3c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008e40:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	461a      	mov	r2, r3
 8008e48:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008e4a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008e4c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e4e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008e50:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008e52:	e841 2300 	strex	r3, r2, [r1]
 8008e56:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008e58:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d1e6      	bne.n	8008e2c <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	3308      	adds	r3, #8
 8008e64:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e68:	e853 3f00 	ldrex	r3, [r3]
 8008e6c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008e6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e70:	f023 0301 	bic.w	r3, r3, #1
 8008e74:	667b      	str	r3, [r7, #100]	@ 0x64
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	3308      	adds	r3, #8
 8008e7c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8008e7e:	647a      	str	r2, [r7, #68]	@ 0x44
 8008e80:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e82:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008e84:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008e86:	e841 2300 	strex	r3, r2, [r1]
 8008e8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008e8c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	d1e5      	bne.n	8008e5e <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	2220      	movs	r2, #32
 8008e96:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	2200      	movs	r2, #0
 8008e9e:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	2200      	movs	r2, #0
 8008ea4:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	4a33      	ldr	r2, [pc, #204]	@ (8008f78 <UART_RxISR_8BIT+0x1b4>)
 8008eac:	4293      	cmp	r3, r2
 8008eae:	d01f      	beq.n	8008ef0 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	685b      	ldr	r3, [r3, #4]
 8008eb6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d018      	beq.n	8008ef0 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ec4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ec6:	e853 3f00 	ldrex	r3, [r3]
 8008eca:	623b      	str	r3, [r7, #32]
   return(result);
 8008ecc:	6a3b      	ldr	r3, [r7, #32]
 8008ece:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008ed2:	663b      	str	r3, [r7, #96]	@ 0x60
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	461a      	mov	r2, r3
 8008eda:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008edc:	633b      	str	r3, [r7, #48]	@ 0x30
 8008ede:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ee0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008ee2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008ee4:	e841 2300 	strex	r3, r2, [r1]
 8008ee8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008eea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	d1e6      	bne.n	8008ebe <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008ef4:	2b01      	cmp	r3, #1
 8008ef6:	d12e      	bne.n	8008f56 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	2200      	movs	r2, #0
 8008efc:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f04:	693b      	ldr	r3, [r7, #16]
 8008f06:	e853 3f00 	ldrex	r3, [r3]
 8008f0a:	60fb      	str	r3, [r7, #12]
   return(result);
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	f023 0310 	bic.w	r3, r3, #16
 8008f12:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	461a      	mov	r2, r3
 8008f1a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008f1c:	61fb      	str	r3, [r7, #28]
 8008f1e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f20:	69b9      	ldr	r1, [r7, #24]
 8008f22:	69fa      	ldr	r2, [r7, #28]
 8008f24:	e841 2300 	strex	r3, r2, [r1]
 8008f28:	617b      	str	r3, [r7, #20]
   return(result);
 8008f2a:	697b      	ldr	r3, [r7, #20]
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d1e6      	bne.n	8008efe <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	69db      	ldr	r3, [r3, #28]
 8008f36:	f003 0310 	and.w	r3, r3, #16
 8008f3a:	2b10      	cmp	r3, #16
 8008f3c:	d103      	bne.n	8008f46 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	2210      	movs	r2, #16
 8008f44:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008f4c:	4619      	mov	r1, r3
 8008f4e:	6878      	ldr	r0, [r7, #4]
 8008f50:	f7ff f8b0 	bl	80080b4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008f54:	e00b      	b.n	8008f6e <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8008f56:	6878      	ldr	r0, [r7, #4]
 8008f58:	f7f8 fb48 	bl	80015ec <HAL_UART_RxCpltCallback>
}
 8008f5c:	e007      	b.n	8008f6e <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	699a      	ldr	r2, [r3, #24]
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	f042 0208 	orr.w	r2, r2, #8
 8008f6c:	619a      	str	r2, [r3, #24]
}
 8008f6e:	bf00      	nop
 8008f70:	3770      	adds	r7, #112	@ 0x70
 8008f72:	46bd      	mov	sp, r7
 8008f74:	bd80      	pop	{r7, pc}
 8008f76:	bf00      	nop
 8008f78:	40008000 	.word	0x40008000

08008f7c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008f7c:	b580      	push	{r7, lr}
 8008f7e:	b09c      	sub	sp, #112	@ 0x70
 8008f80:	af00      	add	r7, sp, #0
 8008f82:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8008f8a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008f94:	2b22      	cmp	r3, #34	@ 0x22
 8008f96:	f040 80be 	bne.w	8009116 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008fa0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008fa8:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8008faa:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8008fae:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8008fb2:	4013      	ands	r3, r2
 8008fb4:	b29a      	uxth	r2, r3
 8008fb6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008fb8:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008fbe:	1c9a      	adds	r2, r3, #2
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008fca:	b29b      	uxth	r3, r3
 8008fcc:	3b01      	subs	r3, #1
 8008fce:	b29a      	uxth	r2, r3
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008fdc:	b29b      	uxth	r3, r3
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	f040 80a1 	bne.w	8009126 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008fec:	e853 3f00 	ldrex	r3, [r3]
 8008ff0:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8008ff2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008ff4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008ff8:	667b      	str	r3, [r7, #100]	@ 0x64
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	461a      	mov	r2, r3
 8009000:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009002:	657b      	str	r3, [r7, #84]	@ 0x54
 8009004:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009006:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009008:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800900a:	e841 2300 	strex	r3, r2, [r1]
 800900e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8009010:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009012:	2b00      	cmp	r3, #0
 8009014:	d1e6      	bne.n	8008fe4 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	3308      	adds	r3, #8
 800901c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800901e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009020:	e853 3f00 	ldrex	r3, [r3]
 8009024:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009026:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009028:	f023 0301 	bic.w	r3, r3, #1
 800902c:	663b      	str	r3, [r7, #96]	@ 0x60
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	3308      	adds	r3, #8
 8009034:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8009036:	643a      	str	r2, [r7, #64]	@ 0x40
 8009038:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800903a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800903c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800903e:	e841 2300 	strex	r3, r2, [r1]
 8009042:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009044:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009046:	2b00      	cmp	r3, #0
 8009048:	d1e5      	bne.n	8009016 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	2220      	movs	r2, #32
 800904e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	2200      	movs	r2, #0
 8009056:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	2200      	movs	r2, #0
 800905c:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	4a33      	ldr	r2, [pc, #204]	@ (8009130 <UART_RxISR_16BIT+0x1b4>)
 8009064:	4293      	cmp	r3, r2
 8009066:	d01f      	beq.n	80090a8 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	685b      	ldr	r3, [r3, #4]
 800906e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009072:	2b00      	cmp	r3, #0
 8009074:	d018      	beq.n	80090a8 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800907c:	6a3b      	ldr	r3, [r7, #32]
 800907e:	e853 3f00 	ldrex	r3, [r3]
 8009082:	61fb      	str	r3, [r7, #28]
   return(result);
 8009084:	69fb      	ldr	r3, [r7, #28]
 8009086:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800908a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	461a      	mov	r2, r3
 8009092:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009094:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009096:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009098:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800909a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800909c:	e841 2300 	strex	r3, r2, [r1]
 80090a0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80090a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d1e6      	bne.n	8009076 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80090ac:	2b01      	cmp	r3, #1
 80090ae:	d12e      	bne.n	800910e <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	2200      	movs	r2, #0
 80090b4:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	e853 3f00 	ldrex	r3, [r3]
 80090c2:	60bb      	str	r3, [r7, #8]
   return(result);
 80090c4:	68bb      	ldr	r3, [r7, #8]
 80090c6:	f023 0310 	bic.w	r3, r3, #16
 80090ca:	65bb      	str	r3, [r7, #88]	@ 0x58
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	461a      	mov	r2, r3
 80090d2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80090d4:	61bb      	str	r3, [r7, #24]
 80090d6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090d8:	6979      	ldr	r1, [r7, #20]
 80090da:	69ba      	ldr	r2, [r7, #24]
 80090dc:	e841 2300 	strex	r3, r2, [r1]
 80090e0:	613b      	str	r3, [r7, #16]
   return(result);
 80090e2:	693b      	ldr	r3, [r7, #16]
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d1e6      	bne.n	80090b6 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	69db      	ldr	r3, [r3, #28]
 80090ee:	f003 0310 	and.w	r3, r3, #16
 80090f2:	2b10      	cmp	r3, #16
 80090f4:	d103      	bne.n	80090fe <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	2210      	movs	r2, #16
 80090fc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009104:	4619      	mov	r1, r3
 8009106:	6878      	ldr	r0, [r7, #4]
 8009108:	f7fe ffd4 	bl	80080b4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800910c:	e00b      	b.n	8009126 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800910e:	6878      	ldr	r0, [r7, #4]
 8009110:	f7f8 fa6c 	bl	80015ec <HAL_UART_RxCpltCallback>
}
 8009114:	e007      	b.n	8009126 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	699a      	ldr	r2, [r3, #24]
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	f042 0208 	orr.w	r2, r2, #8
 8009124:	619a      	str	r2, [r3, #24]
}
 8009126:	bf00      	nop
 8009128:	3770      	adds	r7, #112	@ 0x70
 800912a:	46bd      	mov	sp, r7
 800912c:	bd80      	pop	{r7, pc}
 800912e:	bf00      	nop
 8009130:	40008000 	.word	0x40008000

08009134 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009134:	b580      	push	{r7, lr}
 8009136:	b0ac      	sub	sp, #176	@ 0xb0
 8009138:	af00      	add	r7, sp, #0
 800913a:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009142:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	69db      	ldr	r3, [r3, #28]
 800914c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	689b      	ldr	r3, [r3, #8]
 8009160:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800916a:	2b22      	cmp	r3, #34	@ 0x22
 800916c:	f040 8183 	bne.w	8009476 <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009176:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800917a:	e126      	b.n	80093ca <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009182:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009186:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800918a:	b2d9      	uxtb	r1, r3
 800918c:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8009190:	b2da      	uxtb	r2, r3
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009196:	400a      	ands	r2, r1
 8009198:	b2d2      	uxtb	r2, r2
 800919a:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80091a0:	1c5a      	adds	r2, r3, #1
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80091ac:	b29b      	uxth	r3, r3
 80091ae:	3b01      	subs	r3, #1
 80091b0:	b29a      	uxth	r2, r3
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	69db      	ldr	r3, [r3, #28]
 80091be:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80091c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80091c6:	f003 0307 	and.w	r3, r3, #7
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d053      	beq.n	8009276 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80091ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80091d2:	f003 0301 	and.w	r3, r3, #1
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d011      	beq.n	80091fe <UART_RxISR_8BIT_FIFOEN+0xca>
 80091da:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80091de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	d00b      	beq.n	80091fe <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	2201      	movs	r2, #1
 80091ec:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80091f4:	f043 0201 	orr.w	r2, r3, #1
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80091fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009202:	f003 0302 	and.w	r3, r3, #2
 8009206:	2b00      	cmp	r3, #0
 8009208:	d011      	beq.n	800922e <UART_RxISR_8BIT_FIFOEN+0xfa>
 800920a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800920e:	f003 0301 	and.w	r3, r3, #1
 8009212:	2b00      	cmp	r3, #0
 8009214:	d00b      	beq.n	800922e <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	2202      	movs	r2, #2
 800921c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009224:	f043 0204 	orr.w	r2, r3, #4
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800922e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009232:	f003 0304 	and.w	r3, r3, #4
 8009236:	2b00      	cmp	r3, #0
 8009238:	d011      	beq.n	800925e <UART_RxISR_8BIT_FIFOEN+0x12a>
 800923a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800923e:	f003 0301 	and.w	r3, r3, #1
 8009242:	2b00      	cmp	r3, #0
 8009244:	d00b      	beq.n	800925e <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	2204      	movs	r2, #4
 800924c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009254:	f043 0202 	orr.w	r2, r3, #2
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009264:	2b00      	cmp	r3, #0
 8009266:	d006      	beq.n	8009276 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009268:	6878      	ldr	r0, [r7, #4]
 800926a:	f7fe ff19 	bl	80080a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	2200      	movs	r2, #0
 8009272:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800927c:	b29b      	uxth	r3, r3
 800927e:	2b00      	cmp	r3, #0
 8009280:	f040 80a3 	bne.w	80093ca <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800928a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800928c:	e853 3f00 	ldrex	r3, [r3]
 8009290:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8009292:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009294:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009298:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	461a      	mov	r2, r3
 80092a2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80092a6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80092a8:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092aa:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 80092ac:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80092ae:	e841 2300 	strex	r3, r2, [r1]
 80092b2:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 80092b4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d1e4      	bne.n	8009284 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	3308      	adds	r3, #8
 80092c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092c2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80092c4:	e853 3f00 	ldrex	r3, [r3]
 80092c8:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 80092ca:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80092cc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80092d0:	f023 0301 	bic.w	r3, r3, #1
 80092d4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	3308      	adds	r3, #8
 80092de:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80092e2:	66ba      	str	r2, [r7, #104]	@ 0x68
 80092e4:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092e6:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 80092e8:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80092ea:	e841 2300 	strex	r3, r2, [r1]
 80092ee:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80092f0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	d1e1      	bne.n	80092ba <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	2220      	movs	r2, #32
 80092fa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	2200      	movs	r2, #0
 8009302:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	2200      	movs	r2, #0
 8009308:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	4a60      	ldr	r2, [pc, #384]	@ (8009490 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8009310:	4293      	cmp	r3, r2
 8009312:	d021      	beq.n	8009358 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	685b      	ldr	r3, [r3, #4]
 800931a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800931e:	2b00      	cmp	r3, #0
 8009320:	d01a      	beq.n	8009358 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009328:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800932a:	e853 3f00 	ldrex	r3, [r3]
 800932e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8009330:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009332:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009336:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	461a      	mov	r2, r3
 8009340:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009344:	657b      	str	r3, [r7, #84]	@ 0x54
 8009346:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009348:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800934a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800934c:	e841 2300 	strex	r3, r2, [r1]
 8009350:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8009352:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009354:	2b00      	cmp	r3, #0
 8009356:	d1e4      	bne.n	8009322 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800935c:	2b01      	cmp	r3, #1
 800935e:	d130      	bne.n	80093c2 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	2200      	movs	r2, #0
 8009364:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800936c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800936e:	e853 3f00 	ldrex	r3, [r3]
 8009372:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009374:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009376:	f023 0310 	bic.w	r3, r3, #16
 800937a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	461a      	mov	r2, r3
 8009384:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009388:	643b      	str	r3, [r7, #64]	@ 0x40
 800938a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800938c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800938e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009390:	e841 2300 	strex	r3, r2, [r1]
 8009394:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009396:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009398:	2b00      	cmp	r3, #0
 800939a:	d1e4      	bne.n	8009366 <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	69db      	ldr	r3, [r3, #28]
 80093a2:	f003 0310 	and.w	r3, r3, #16
 80093a6:	2b10      	cmp	r3, #16
 80093a8:	d103      	bne.n	80093b2 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	2210      	movs	r2, #16
 80093b0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80093b8:	4619      	mov	r1, r3
 80093ba:	6878      	ldr	r0, [r7, #4]
 80093bc:	f7fe fe7a 	bl	80080b4 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 80093c0:	e00e      	b.n	80093e0 <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 80093c2:	6878      	ldr	r0, [r7, #4]
 80093c4:	f7f8 f912 	bl	80015ec <HAL_UART_RxCpltCallback>
        break;
 80093c8:	e00a      	b.n	80093e0 <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80093ca:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d006      	beq.n	80093e0 <UART_RxISR_8BIT_FIFOEN+0x2ac>
 80093d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80093d6:	f003 0320 	and.w	r3, r3, #32
 80093da:	2b00      	cmp	r3, #0
 80093dc:	f47f aece 	bne.w	800917c <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80093e6:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80093ea:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d049      	beq.n	8009486 <UART_RxISR_8BIT_FIFOEN+0x352>
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80093f8:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 80093fc:	429a      	cmp	r2, r3
 80093fe:	d242      	bcs.n	8009486 <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	3308      	adds	r3, #8
 8009406:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009408:	6a3b      	ldr	r3, [r7, #32]
 800940a:	e853 3f00 	ldrex	r3, [r3]
 800940e:	61fb      	str	r3, [r7, #28]
   return(result);
 8009410:	69fb      	ldr	r3, [r7, #28]
 8009412:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009416:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	3308      	adds	r3, #8
 8009420:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8009424:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009426:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009428:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800942a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800942c:	e841 2300 	strex	r3, r2, [r1]
 8009430:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009432:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009434:	2b00      	cmp	r3, #0
 8009436:	d1e3      	bne.n	8009400 <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	4a16      	ldr	r2, [pc, #88]	@ (8009494 <UART_RxISR_8BIT_FIFOEN+0x360>)
 800943c:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	e853 3f00 	ldrex	r3, [r3]
 800944a:	60bb      	str	r3, [r7, #8]
   return(result);
 800944c:	68bb      	ldr	r3, [r7, #8]
 800944e:	f043 0320 	orr.w	r3, r3, #32
 8009452:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	461a      	mov	r2, r3
 800945c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009460:	61bb      	str	r3, [r7, #24]
 8009462:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009464:	6979      	ldr	r1, [r7, #20]
 8009466:	69ba      	ldr	r2, [r7, #24]
 8009468:	e841 2300 	strex	r3, r2, [r1]
 800946c:	613b      	str	r3, [r7, #16]
   return(result);
 800946e:	693b      	ldr	r3, [r7, #16]
 8009470:	2b00      	cmp	r3, #0
 8009472:	d1e4      	bne.n	800943e <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009474:	e007      	b.n	8009486 <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	699a      	ldr	r2, [r3, #24]
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	f042 0208 	orr.w	r2, r2, #8
 8009484:	619a      	str	r2, [r3, #24]
}
 8009486:	bf00      	nop
 8009488:	37b0      	adds	r7, #176	@ 0xb0
 800948a:	46bd      	mov	sp, r7
 800948c:	bd80      	pop	{r7, pc}
 800948e:	bf00      	nop
 8009490:	40008000 	.word	0x40008000
 8009494:	08008dc5 	.word	0x08008dc5

08009498 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009498:	b580      	push	{r7, lr}
 800949a:	b0ae      	sub	sp, #184	@ 0xb8
 800949c:	af00      	add	r7, sp, #0
 800949e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80094a6:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	69db      	ldr	r3, [r3, #28]
 80094b0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	689b      	ldr	r3, [r3, #8]
 80094c4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80094ce:	2b22      	cmp	r3, #34	@ 0x22
 80094d0:	f040 8187 	bne.w	80097e2 <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80094da:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80094de:	e12a      	b.n	8009736 <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094e6:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80094ee:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 80094f2:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 80094f6:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 80094fa:	4013      	ands	r3, r2
 80094fc:	b29a      	uxth	r2, r3
 80094fe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009502:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009508:	1c9a      	adds	r2, r3, #2
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009514:	b29b      	uxth	r3, r3
 8009516:	3b01      	subs	r3, #1
 8009518:	b29a      	uxth	r2, r3
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	69db      	ldr	r3, [r3, #28]
 8009526:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800952a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800952e:	f003 0307 	and.w	r3, r3, #7
 8009532:	2b00      	cmp	r3, #0
 8009534:	d053      	beq.n	80095de <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009536:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800953a:	f003 0301 	and.w	r3, r3, #1
 800953e:	2b00      	cmp	r3, #0
 8009540:	d011      	beq.n	8009566 <UART_RxISR_16BIT_FIFOEN+0xce>
 8009542:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009546:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800954a:	2b00      	cmp	r3, #0
 800954c:	d00b      	beq.n	8009566 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	2201      	movs	r2, #1
 8009554:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800955c:	f043 0201 	orr.w	r2, r3, #1
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009566:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800956a:	f003 0302 	and.w	r3, r3, #2
 800956e:	2b00      	cmp	r3, #0
 8009570:	d011      	beq.n	8009596 <UART_RxISR_16BIT_FIFOEN+0xfe>
 8009572:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009576:	f003 0301 	and.w	r3, r3, #1
 800957a:	2b00      	cmp	r3, #0
 800957c:	d00b      	beq.n	8009596 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	2202      	movs	r2, #2
 8009584:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800958c:	f043 0204 	orr.w	r2, r3, #4
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009596:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800959a:	f003 0304 	and.w	r3, r3, #4
 800959e:	2b00      	cmp	r3, #0
 80095a0:	d011      	beq.n	80095c6 <UART_RxISR_16BIT_FIFOEN+0x12e>
 80095a2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80095a6:	f003 0301 	and.w	r3, r3, #1
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d00b      	beq.n	80095c6 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	2204      	movs	r2, #4
 80095b4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80095bc:	f043 0202 	orr.w	r2, r3, #2
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80095cc:	2b00      	cmp	r3, #0
 80095ce:	d006      	beq.n	80095de <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80095d0:	6878      	ldr	r0, [r7, #4]
 80095d2:	f7fe fd65 	bl	80080a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	2200      	movs	r2, #0
 80095da:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80095e4:	b29b      	uxth	r3, r3
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	f040 80a5 	bne.w	8009736 <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095f2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80095f4:	e853 3f00 	ldrex	r3, [r3]
 80095f8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80095fa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80095fc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009600:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	461a      	mov	r2, r3
 800960a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800960e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009612:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009614:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8009616:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800961a:	e841 2300 	strex	r3, r2, [r1]
 800961e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8009620:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009622:	2b00      	cmp	r3, #0
 8009624:	d1e2      	bne.n	80095ec <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	3308      	adds	r3, #8
 800962c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800962e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009630:	e853 3f00 	ldrex	r3, [r3]
 8009634:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8009636:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009638:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800963c:	f023 0301 	bic.w	r3, r3, #1
 8009640:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	3308      	adds	r3, #8
 800964a:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800964e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009650:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009652:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009654:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009656:	e841 2300 	strex	r3, r2, [r1]
 800965a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800965c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800965e:	2b00      	cmp	r3, #0
 8009660:	d1e1      	bne.n	8009626 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	2220      	movs	r2, #32
 8009666:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	2200      	movs	r2, #0
 800966e:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	2200      	movs	r2, #0
 8009674:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	4a60      	ldr	r2, [pc, #384]	@ (80097fc <UART_RxISR_16BIT_FIFOEN+0x364>)
 800967c:	4293      	cmp	r3, r2
 800967e:	d021      	beq.n	80096c4 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	685b      	ldr	r3, [r3, #4]
 8009686:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800968a:	2b00      	cmp	r3, #0
 800968c:	d01a      	beq.n	80096c4 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009694:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009696:	e853 3f00 	ldrex	r3, [r3]
 800969a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800969c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800969e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80096a2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	461a      	mov	r2, r3
 80096ac:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80096b0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80096b2:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096b4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80096b6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80096b8:	e841 2300 	strex	r3, r2, [r1]
 80096bc:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80096be:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	d1e4      	bne.n	800968e <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80096c8:	2b01      	cmp	r3, #1
 80096ca:	d130      	bne.n	800972e <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	2200      	movs	r2, #0
 80096d0:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096da:	e853 3f00 	ldrex	r3, [r3]
 80096de:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80096e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80096e2:	f023 0310 	bic.w	r3, r3, #16
 80096e6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	461a      	mov	r2, r3
 80096f0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80096f4:	647b      	str	r3, [r7, #68]	@ 0x44
 80096f6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096f8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80096fa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80096fc:	e841 2300 	strex	r3, r2, [r1]
 8009700:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009702:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009704:	2b00      	cmp	r3, #0
 8009706:	d1e4      	bne.n	80096d2 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	69db      	ldr	r3, [r3, #28]
 800970e:	f003 0310 	and.w	r3, r3, #16
 8009712:	2b10      	cmp	r3, #16
 8009714:	d103      	bne.n	800971e <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	2210      	movs	r2, #16
 800971c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009724:	4619      	mov	r1, r3
 8009726:	6878      	ldr	r0, [r7, #4]
 8009728:	f7fe fcc4 	bl	80080b4 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800972c:	e00e      	b.n	800974c <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 800972e:	6878      	ldr	r0, [r7, #4]
 8009730:	f7f7 ff5c 	bl	80015ec <HAL_UART_RxCpltCallback>
        break;
 8009734:	e00a      	b.n	800974c <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009736:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800973a:	2b00      	cmp	r3, #0
 800973c:	d006      	beq.n	800974c <UART_RxISR_16BIT_FIFOEN+0x2b4>
 800973e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009742:	f003 0320 	and.w	r3, r3, #32
 8009746:	2b00      	cmp	r3, #0
 8009748:	f47f aeca 	bne.w	80094e0 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009752:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8009756:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800975a:	2b00      	cmp	r3, #0
 800975c:	d049      	beq.n	80097f2 <UART_RxISR_16BIT_FIFOEN+0x35a>
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009764:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8009768:	429a      	cmp	r2, r3
 800976a:	d242      	bcs.n	80097f2 <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	3308      	adds	r3, #8
 8009772:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009774:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009776:	e853 3f00 	ldrex	r3, [r3]
 800977a:	623b      	str	r3, [r7, #32]
   return(result);
 800977c:	6a3b      	ldr	r3, [r7, #32]
 800977e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009782:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	3308      	adds	r3, #8
 800978c:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8009790:	633a      	str	r2, [r7, #48]	@ 0x30
 8009792:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009794:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009796:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009798:	e841 2300 	strex	r3, r2, [r1]
 800979c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800979e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	d1e3      	bne.n	800976c <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	4a16      	ldr	r2, [pc, #88]	@ (8009800 <UART_RxISR_16BIT_FIFOEN+0x368>)
 80097a8:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097b0:	693b      	ldr	r3, [r7, #16]
 80097b2:	e853 3f00 	ldrex	r3, [r3]
 80097b6:	60fb      	str	r3, [r7, #12]
   return(result);
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	f043 0320 	orr.w	r3, r3, #32
 80097be:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	461a      	mov	r2, r3
 80097c8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80097cc:	61fb      	str	r3, [r7, #28]
 80097ce:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097d0:	69b9      	ldr	r1, [r7, #24]
 80097d2:	69fa      	ldr	r2, [r7, #28]
 80097d4:	e841 2300 	strex	r3, r2, [r1]
 80097d8:	617b      	str	r3, [r7, #20]
   return(result);
 80097da:	697b      	ldr	r3, [r7, #20]
 80097dc:	2b00      	cmp	r3, #0
 80097de:	d1e4      	bne.n	80097aa <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80097e0:	e007      	b.n	80097f2 <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	699a      	ldr	r2, [r3, #24]
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	f042 0208 	orr.w	r2, r2, #8
 80097f0:	619a      	str	r2, [r3, #24]
}
 80097f2:	bf00      	nop
 80097f4:	37b8      	adds	r7, #184	@ 0xb8
 80097f6:	46bd      	mov	sp, r7
 80097f8:	bd80      	pop	{r7, pc}
 80097fa:	bf00      	nop
 80097fc:	40008000 	.word	0x40008000
 8009800:	08008f7d 	.word	0x08008f7d

08009804 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009804:	b480      	push	{r7}
 8009806:	b083      	sub	sp, #12
 8009808:	af00      	add	r7, sp, #0
 800980a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800980c:	bf00      	nop
 800980e:	370c      	adds	r7, #12
 8009810:	46bd      	mov	sp, r7
 8009812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009816:	4770      	bx	lr

08009818 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8009818:	b480      	push	{r7}
 800981a:	b083      	sub	sp, #12
 800981c:	af00      	add	r7, sp, #0
 800981e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8009820:	bf00      	nop
 8009822:	370c      	adds	r7, #12
 8009824:	46bd      	mov	sp, r7
 8009826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800982a:	4770      	bx	lr

0800982c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800982c:	b480      	push	{r7}
 800982e:	b083      	sub	sp, #12
 8009830:	af00      	add	r7, sp, #0
 8009832:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8009834:	bf00      	nop
 8009836:	370c      	adds	r7, #12
 8009838:	46bd      	mov	sp, r7
 800983a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800983e:	4770      	bx	lr

08009840 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009840:	b480      	push	{r7}
 8009842:	b085      	sub	sp, #20
 8009844:	af00      	add	r7, sp, #0
 8009846:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800984e:	2b01      	cmp	r3, #1
 8009850:	d101      	bne.n	8009856 <HAL_UARTEx_DisableFifoMode+0x16>
 8009852:	2302      	movs	r3, #2
 8009854:	e027      	b.n	80098a6 <HAL_UARTEx_DisableFifoMode+0x66>
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	2201      	movs	r2, #1
 800985a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	2224      	movs	r2, #36	@ 0x24
 8009862:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	681a      	ldr	r2, [r3, #0]
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	f022 0201 	bic.w	r2, r2, #1
 800987c:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8009884:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	2200      	movs	r2, #0
 800988a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	68fa      	ldr	r2, [r7, #12]
 8009892:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	2220      	movs	r2, #32
 8009898:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	2200      	movs	r2, #0
 80098a0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80098a4:	2300      	movs	r3, #0
}
 80098a6:	4618      	mov	r0, r3
 80098a8:	3714      	adds	r7, #20
 80098aa:	46bd      	mov	sp, r7
 80098ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098b0:	4770      	bx	lr

080098b2 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80098b2:	b580      	push	{r7, lr}
 80098b4:	b084      	sub	sp, #16
 80098b6:	af00      	add	r7, sp, #0
 80098b8:	6078      	str	r0, [r7, #4]
 80098ba:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80098c2:	2b01      	cmp	r3, #1
 80098c4:	d101      	bne.n	80098ca <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80098c6:	2302      	movs	r3, #2
 80098c8:	e02d      	b.n	8009926 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	2201      	movs	r2, #1
 80098ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	2224      	movs	r2, #36	@ 0x24
 80098d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	681a      	ldr	r2, [r3, #0]
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	f022 0201 	bic.w	r2, r2, #1
 80098f0:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	689b      	ldr	r3, [r3, #8]
 80098f8:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	683a      	ldr	r2, [r7, #0]
 8009902:	430a      	orrs	r2, r1
 8009904:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009906:	6878      	ldr	r0, [r7, #4]
 8009908:	f000 f850 	bl	80099ac <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	68fa      	ldr	r2, [r7, #12]
 8009912:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	2220      	movs	r2, #32
 8009918:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	2200      	movs	r2, #0
 8009920:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009924:	2300      	movs	r3, #0
}
 8009926:	4618      	mov	r0, r3
 8009928:	3710      	adds	r7, #16
 800992a:	46bd      	mov	sp, r7
 800992c:	bd80      	pop	{r7, pc}

0800992e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800992e:	b580      	push	{r7, lr}
 8009930:	b084      	sub	sp, #16
 8009932:	af00      	add	r7, sp, #0
 8009934:	6078      	str	r0, [r7, #4]
 8009936:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800993e:	2b01      	cmp	r3, #1
 8009940:	d101      	bne.n	8009946 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009942:	2302      	movs	r3, #2
 8009944:	e02d      	b.n	80099a2 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	2201      	movs	r2, #1
 800994a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	2224      	movs	r2, #36	@ 0x24
 8009952:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	681a      	ldr	r2, [r3, #0]
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	f022 0201 	bic.w	r2, r2, #1
 800996c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	689b      	ldr	r3, [r3, #8]
 8009974:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	683a      	ldr	r2, [r7, #0]
 800997e:	430a      	orrs	r2, r1
 8009980:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009982:	6878      	ldr	r0, [r7, #4]
 8009984:	f000 f812 	bl	80099ac <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	68fa      	ldr	r2, [r7, #12]
 800998e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	2220      	movs	r2, #32
 8009994:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	2200      	movs	r2, #0
 800999c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80099a0:	2300      	movs	r3, #0
}
 80099a2:	4618      	mov	r0, r3
 80099a4:	3710      	adds	r7, #16
 80099a6:	46bd      	mov	sp, r7
 80099a8:	bd80      	pop	{r7, pc}
	...

080099ac <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80099ac:	b480      	push	{r7}
 80099ae:	b085      	sub	sp, #20
 80099b0:	af00      	add	r7, sp, #0
 80099b2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	d108      	bne.n	80099ce <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	2201      	movs	r2, #1
 80099c0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	2201      	movs	r2, #1
 80099c8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80099cc:	e031      	b.n	8009a32 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80099ce:	2308      	movs	r3, #8
 80099d0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80099d2:	2308      	movs	r3, #8
 80099d4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	689b      	ldr	r3, [r3, #8]
 80099dc:	0e5b      	lsrs	r3, r3, #25
 80099de:	b2db      	uxtb	r3, r3
 80099e0:	f003 0307 	and.w	r3, r3, #7
 80099e4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	689b      	ldr	r3, [r3, #8]
 80099ec:	0f5b      	lsrs	r3, r3, #29
 80099ee:	b2db      	uxtb	r3, r3
 80099f0:	f003 0307 	and.w	r3, r3, #7
 80099f4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80099f6:	7bbb      	ldrb	r3, [r7, #14]
 80099f8:	7b3a      	ldrb	r2, [r7, #12]
 80099fa:	4911      	ldr	r1, [pc, #68]	@ (8009a40 <UARTEx_SetNbDataToProcess+0x94>)
 80099fc:	5c8a      	ldrb	r2, [r1, r2]
 80099fe:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8009a02:	7b3a      	ldrb	r2, [r7, #12]
 8009a04:	490f      	ldr	r1, [pc, #60]	@ (8009a44 <UARTEx_SetNbDataToProcess+0x98>)
 8009a06:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009a08:	fb93 f3f2 	sdiv	r3, r3, r2
 8009a0c:	b29a      	uxth	r2, r3
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009a14:	7bfb      	ldrb	r3, [r7, #15]
 8009a16:	7b7a      	ldrb	r2, [r7, #13]
 8009a18:	4909      	ldr	r1, [pc, #36]	@ (8009a40 <UARTEx_SetNbDataToProcess+0x94>)
 8009a1a:	5c8a      	ldrb	r2, [r1, r2]
 8009a1c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009a20:	7b7a      	ldrb	r2, [r7, #13]
 8009a22:	4908      	ldr	r1, [pc, #32]	@ (8009a44 <UARTEx_SetNbDataToProcess+0x98>)
 8009a24:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009a26:	fb93 f3f2 	sdiv	r3, r3, r2
 8009a2a:	b29a      	uxth	r2, r3
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8009a32:	bf00      	nop
 8009a34:	3714      	adds	r7, #20
 8009a36:	46bd      	mov	sp, r7
 8009a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a3c:	4770      	bx	lr
 8009a3e:	bf00      	nop
 8009a40:	0800df94 	.word	0x0800df94
 8009a44:	0800df9c 	.word	0x0800df9c

08009a48 <atof>:
 8009a48:	2100      	movs	r1, #0
 8009a4a:	f000 be05 	b.w	800a658 <strtod>

08009a4e <sulp>:
 8009a4e:	b570      	push	{r4, r5, r6, lr}
 8009a50:	4604      	mov	r4, r0
 8009a52:	460d      	mov	r5, r1
 8009a54:	ec45 4b10 	vmov	d0, r4, r5
 8009a58:	4616      	mov	r6, r2
 8009a5a:	f003 fa51 	bl	800cf00 <__ulp>
 8009a5e:	ec51 0b10 	vmov	r0, r1, d0
 8009a62:	b17e      	cbz	r6, 8009a84 <sulp+0x36>
 8009a64:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8009a68:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	dd09      	ble.n	8009a84 <sulp+0x36>
 8009a70:	051b      	lsls	r3, r3, #20
 8009a72:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8009a76:	2400      	movs	r4, #0
 8009a78:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8009a7c:	4622      	mov	r2, r4
 8009a7e:	462b      	mov	r3, r5
 8009a80:	f7f6 fdf2 	bl	8000668 <__aeabi_dmul>
 8009a84:	ec41 0b10 	vmov	d0, r0, r1
 8009a88:	bd70      	pop	{r4, r5, r6, pc}
 8009a8a:	0000      	movs	r0, r0
 8009a8c:	0000      	movs	r0, r0
	...

08009a90 <_strtod_l>:
 8009a90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a94:	b09f      	sub	sp, #124	@ 0x7c
 8009a96:	460c      	mov	r4, r1
 8009a98:	9217      	str	r2, [sp, #92]	@ 0x5c
 8009a9a:	2200      	movs	r2, #0
 8009a9c:	921a      	str	r2, [sp, #104]	@ 0x68
 8009a9e:	9005      	str	r0, [sp, #20]
 8009aa0:	f04f 0a00 	mov.w	sl, #0
 8009aa4:	f04f 0b00 	mov.w	fp, #0
 8009aa8:	460a      	mov	r2, r1
 8009aaa:	9219      	str	r2, [sp, #100]	@ 0x64
 8009aac:	7811      	ldrb	r1, [r2, #0]
 8009aae:	292b      	cmp	r1, #43	@ 0x2b
 8009ab0:	d04a      	beq.n	8009b48 <_strtod_l+0xb8>
 8009ab2:	d838      	bhi.n	8009b26 <_strtod_l+0x96>
 8009ab4:	290d      	cmp	r1, #13
 8009ab6:	d832      	bhi.n	8009b1e <_strtod_l+0x8e>
 8009ab8:	2908      	cmp	r1, #8
 8009aba:	d832      	bhi.n	8009b22 <_strtod_l+0x92>
 8009abc:	2900      	cmp	r1, #0
 8009abe:	d03b      	beq.n	8009b38 <_strtod_l+0xa8>
 8009ac0:	2200      	movs	r2, #0
 8009ac2:	920b      	str	r2, [sp, #44]	@ 0x2c
 8009ac4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8009ac6:	782a      	ldrb	r2, [r5, #0]
 8009ac8:	2a30      	cmp	r2, #48	@ 0x30
 8009aca:	f040 80b3 	bne.w	8009c34 <_strtod_l+0x1a4>
 8009ace:	786a      	ldrb	r2, [r5, #1]
 8009ad0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8009ad4:	2a58      	cmp	r2, #88	@ 0x58
 8009ad6:	d16e      	bne.n	8009bb6 <_strtod_l+0x126>
 8009ad8:	9302      	str	r3, [sp, #8]
 8009ada:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009adc:	9301      	str	r3, [sp, #4]
 8009ade:	ab1a      	add	r3, sp, #104	@ 0x68
 8009ae0:	9300      	str	r3, [sp, #0]
 8009ae2:	4a8e      	ldr	r2, [pc, #568]	@ (8009d1c <_strtod_l+0x28c>)
 8009ae4:	9805      	ldr	r0, [sp, #20]
 8009ae6:	ab1b      	add	r3, sp, #108	@ 0x6c
 8009ae8:	a919      	add	r1, sp, #100	@ 0x64
 8009aea:	f002 fafb 	bl	800c0e4 <__gethex>
 8009aee:	f010 060f 	ands.w	r6, r0, #15
 8009af2:	4604      	mov	r4, r0
 8009af4:	d005      	beq.n	8009b02 <_strtod_l+0x72>
 8009af6:	2e06      	cmp	r6, #6
 8009af8:	d128      	bne.n	8009b4c <_strtod_l+0xbc>
 8009afa:	3501      	adds	r5, #1
 8009afc:	2300      	movs	r3, #0
 8009afe:	9519      	str	r5, [sp, #100]	@ 0x64
 8009b00:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009b02:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	f040 858e 	bne.w	800a626 <_strtod_l+0xb96>
 8009b0a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009b0c:	b1cb      	cbz	r3, 8009b42 <_strtod_l+0xb2>
 8009b0e:	4652      	mov	r2, sl
 8009b10:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8009b14:	ec43 2b10 	vmov	d0, r2, r3
 8009b18:	b01f      	add	sp, #124	@ 0x7c
 8009b1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b1e:	2920      	cmp	r1, #32
 8009b20:	d1ce      	bne.n	8009ac0 <_strtod_l+0x30>
 8009b22:	3201      	adds	r2, #1
 8009b24:	e7c1      	b.n	8009aaa <_strtod_l+0x1a>
 8009b26:	292d      	cmp	r1, #45	@ 0x2d
 8009b28:	d1ca      	bne.n	8009ac0 <_strtod_l+0x30>
 8009b2a:	2101      	movs	r1, #1
 8009b2c:	910b      	str	r1, [sp, #44]	@ 0x2c
 8009b2e:	1c51      	adds	r1, r2, #1
 8009b30:	9119      	str	r1, [sp, #100]	@ 0x64
 8009b32:	7852      	ldrb	r2, [r2, #1]
 8009b34:	2a00      	cmp	r2, #0
 8009b36:	d1c5      	bne.n	8009ac4 <_strtod_l+0x34>
 8009b38:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009b3a:	9419      	str	r4, [sp, #100]	@ 0x64
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	f040 8570 	bne.w	800a622 <_strtod_l+0xb92>
 8009b42:	4652      	mov	r2, sl
 8009b44:	465b      	mov	r3, fp
 8009b46:	e7e5      	b.n	8009b14 <_strtod_l+0x84>
 8009b48:	2100      	movs	r1, #0
 8009b4a:	e7ef      	b.n	8009b2c <_strtod_l+0x9c>
 8009b4c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009b4e:	b13a      	cbz	r2, 8009b60 <_strtod_l+0xd0>
 8009b50:	2135      	movs	r1, #53	@ 0x35
 8009b52:	a81c      	add	r0, sp, #112	@ 0x70
 8009b54:	f003 face 	bl	800d0f4 <__copybits>
 8009b58:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009b5a:	9805      	ldr	r0, [sp, #20]
 8009b5c:	f002 fe9c 	bl	800c898 <_Bfree>
 8009b60:	3e01      	subs	r6, #1
 8009b62:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8009b64:	2e04      	cmp	r6, #4
 8009b66:	d806      	bhi.n	8009b76 <_strtod_l+0xe6>
 8009b68:	e8df f006 	tbb	[pc, r6]
 8009b6c:	201d0314 	.word	0x201d0314
 8009b70:	14          	.byte	0x14
 8009b71:	00          	.byte	0x00
 8009b72:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8009b76:	05e1      	lsls	r1, r4, #23
 8009b78:	bf48      	it	mi
 8009b7a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8009b7e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009b82:	0d1b      	lsrs	r3, r3, #20
 8009b84:	051b      	lsls	r3, r3, #20
 8009b86:	2b00      	cmp	r3, #0
 8009b88:	d1bb      	bne.n	8009b02 <_strtod_l+0x72>
 8009b8a:	f001 fb67 	bl	800b25c <__errno>
 8009b8e:	2322      	movs	r3, #34	@ 0x22
 8009b90:	6003      	str	r3, [r0, #0]
 8009b92:	e7b6      	b.n	8009b02 <_strtod_l+0x72>
 8009b94:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8009b98:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8009b9c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8009ba0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8009ba4:	e7e7      	b.n	8009b76 <_strtod_l+0xe6>
 8009ba6:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8009d24 <_strtod_l+0x294>
 8009baa:	e7e4      	b.n	8009b76 <_strtod_l+0xe6>
 8009bac:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8009bb0:	f04f 3aff 	mov.w	sl, #4294967295
 8009bb4:	e7df      	b.n	8009b76 <_strtod_l+0xe6>
 8009bb6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009bb8:	1c5a      	adds	r2, r3, #1
 8009bba:	9219      	str	r2, [sp, #100]	@ 0x64
 8009bbc:	785b      	ldrb	r3, [r3, #1]
 8009bbe:	2b30      	cmp	r3, #48	@ 0x30
 8009bc0:	d0f9      	beq.n	8009bb6 <_strtod_l+0x126>
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	d09d      	beq.n	8009b02 <_strtod_l+0x72>
 8009bc6:	2301      	movs	r3, #1
 8009bc8:	9309      	str	r3, [sp, #36]	@ 0x24
 8009bca:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009bcc:	930c      	str	r3, [sp, #48]	@ 0x30
 8009bce:	2300      	movs	r3, #0
 8009bd0:	9308      	str	r3, [sp, #32]
 8009bd2:	930a      	str	r3, [sp, #40]	@ 0x28
 8009bd4:	461f      	mov	r7, r3
 8009bd6:	220a      	movs	r2, #10
 8009bd8:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8009bda:	7805      	ldrb	r5, [r0, #0]
 8009bdc:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8009be0:	b2d9      	uxtb	r1, r3
 8009be2:	2909      	cmp	r1, #9
 8009be4:	d928      	bls.n	8009c38 <_strtod_l+0x1a8>
 8009be6:	494e      	ldr	r1, [pc, #312]	@ (8009d20 <_strtod_l+0x290>)
 8009be8:	2201      	movs	r2, #1
 8009bea:	f001 fada 	bl	800b1a2 <strncmp>
 8009bee:	2800      	cmp	r0, #0
 8009bf0:	d032      	beq.n	8009c58 <_strtod_l+0x1c8>
 8009bf2:	2000      	movs	r0, #0
 8009bf4:	462a      	mov	r2, r5
 8009bf6:	4681      	mov	r9, r0
 8009bf8:	463d      	mov	r5, r7
 8009bfa:	4603      	mov	r3, r0
 8009bfc:	2a65      	cmp	r2, #101	@ 0x65
 8009bfe:	d001      	beq.n	8009c04 <_strtod_l+0x174>
 8009c00:	2a45      	cmp	r2, #69	@ 0x45
 8009c02:	d114      	bne.n	8009c2e <_strtod_l+0x19e>
 8009c04:	b91d      	cbnz	r5, 8009c0e <_strtod_l+0x17e>
 8009c06:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009c08:	4302      	orrs	r2, r0
 8009c0a:	d095      	beq.n	8009b38 <_strtod_l+0xa8>
 8009c0c:	2500      	movs	r5, #0
 8009c0e:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8009c10:	1c62      	adds	r2, r4, #1
 8009c12:	9219      	str	r2, [sp, #100]	@ 0x64
 8009c14:	7862      	ldrb	r2, [r4, #1]
 8009c16:	2a2b      	cmp	r2, #43	@ 0x2b
 8009c18:	d077      	beq.n	8009d0a <_strtod_l+0x27a>
 8009c1a:	2a2d      	cmp	r2, #45	@ 0x2d
 8009c1c:	d07b      	beq.n	8009d16 <_strtod_l+0x286>
 8009c1e:	f04f 0c00 	mov.w	ip, #0
 8009c22:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8009c26:	2909      	cmp	r1, #9
 8009c28:	f240 8082 	bls.w	8009d30 <_strtod_l+0x2a0>
 8009c2c:	9419      	str	r4, [sp, #100]	@ 0x64
 8009c2e:	f04f 0800 	mov.w	r8, #0
 8009c32:	e0a2      	b.n	8009d7a <_strtod_l+0x2ea>
 8009c34:	2300      	movs	r3, #0
 8009c36:	e7c7      	b.n	8009bc8 <_strtod_l+0x138>
 8009c38:	2f08      	cmp	r7, #8
 8009c3a:	bfd5      	itete	le
 8009c3c:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8009c3e:	9908      	ldrgt	r1, [sp, #32]
 8009c40:	fb02 3301 	mlale	r3, r2, r1, r3
 8009c44:	fb02 3301 	mlagt	r3, r2, r1, r3
 8009c48:	f100 0001 	add.w	r0, r0, #1
 8009c4c:	bfd4      	ite	le
 8009c4e:	930a      	strle	r3, [sp, #40]	@ 0x28
 8009c50:	9308      	strgt	r3, [sp, #32]
 8009c52:	3701      	adds	r7, #1
 8009c54:	9019      	str	r0, [sp, #100]	@ 0x64
 8009c56:	e7bf      	b.n	8009bd8 <_strtod_l+0x148>
 8009c58:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009c5a:	1c5a      	adds	r2, r3, #1
 8009c5c:	9219      	str	r2, [sp, #100]	@ 0x64
 8009c5e:	785a      	ldrb	r2, [r3, #1]
 8009c60:	b37f      	cbz	r7, 8009cc2 <_strtod_l+0x232>
 8009c62:	4681      	mov	r9, r0
 8009c64:	463d      	mov	r5, r7
 8009c66:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8009c6a:	2b09      	cmp	r3, #9
 8009c6c:	d912      	bls.n	8009c94 <_strtod_l+0x204>
 8009c6e:	2301      	movs	r3, #1
 8009c70:	e7c4      	b.n	8009bfc <_strtod_l+0x16c>
 8009c72:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009c74:	1c5a      	adds	r2, r3, #1
 8009c76:	9219      	str	r2, [sp, #100]	@ 0x64
 8009c78:	785a      	ldrb	r2, [r3, #1]
 8009c7a:	3001      	adds	r0, #1
 8009c7c:	2a30      	cmp	r2, #48	@ 0x30
 8009c7e:	d0f8      	beq.n	8009c72 <_strtod_l+0x1e2>
 8009c80:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8009c84:	2b08      	cmp	r3, #8
 8009c86:	f200 84d3 	bhi.w	800a630 <_strtod_l+0xba0>
 8009c8a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009c8c:	930c      	str	r3, [sp, #48]	@ 0x30
 8009c8e:	4681      	mov	r9, r0
 8009c90:	2000      	movs	r0, #0
 8009c92:	4605      	mov	r5, r0
 8009c94:	3a30      	subs	r2, #48	@ 0x30
 8009c96:	f100 0301 	add.w	r3, r0, #1
 8009c9a:	d02a      	beq.n	8009cf2 <_strtod_l+0x262>
 8009c9c:	4499      	add	r9, r3
 8009c9e:	eb00 0c05 	add.w	ip, r0, r5
 8009ca2:	462b      	mov	r3, r5
 8009ca4:	210a      	movs	r1, #10
 8009ca6:	4563      	cmp	r3, ip
 8009ca8:	d10d      	bne.n	8009cc6 <_strtod_l+0x236>
 8009caa:	1c69      	adds	r1, r5, #1
 8009cac:	4401      	add	r1, r0
 8009cae:	4428      	add	r0, r5
 8009cb0:	2808      	cmp	r0, #8
 8009cb2:	dc16      	bgt.n	8009ce2 <_strtod_l+0x252>
 8009cb4:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8009cb6:	230a      	movs	r3, #10
 8009cb8:	fb03 2300 	mla	r3, r3, r0, r2
 8009cbc:	930a      	str	r3, [sp, #40]	@ 0x28
 8009cbe:	2300      	movs	r3, #0
 8009cc0:	e018      	b.n	8009cf4 <_strtod_l+0x264>
 8009cc2:	4638      	mov	r0, r7
 8009cc4:	e7da      	b.n	8009c7c <_strtod_l+0x1ec>
 8009cc6:	2b08      	cmp	r3, #8
 8009cc8:	f103 0301 	add.w	r3, r3, #1
 8009ccc:	dc03      	bgt.n	8009cd6 <_strtod_l+0x246>
 8009cce:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8009cd0:	434e      	muls	r6, r1
 8009cd2:	960a      	str	r6, [sp, #40]	@ 0x28
 8009cd4:	e7e7      	b.n	8009ca6 <_strtod_l+0x216>
 8009cd6:	2b10      	cmp	r3, #16
 8009cd8:	bfde      	ittt	le
 8009cda:	9e08      	ldrle	r6, [sp, #32]
 8009cdc:	434e      	mulle	r6, r1
 8009cde:	9608      	strle	r6, [sp, #32]
 8009ce0:	e7e1      	b.n	8009ca6 <_strtod_l+0x216>
 8009ce2:	280f      	cmp	r0, #15
 8009ce4:	dceb      	bgt.n	8009cbe <_strtod_l+0x22e>
 8009ce6:	9808      	ldr	r0, [sp, #32]
 8009ce8:	230a      	movs	r3, #10
 8009cea:	fb03 2300 	mla	r3, r3, r0, r2
 8009cee:	9308      	str	r3, [sp, #32]
 8009cf0:	e7e5      	b.n	8009cbe <_strtod_l+0x22e>
 8009cf2:	4629      	mov	r1, r5
 8009cf4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009cf6:	1c50      	adds	r0, r2, #1
 8009cf8:	9019      	str	r0, [sp, #100]	@ 0x64
 8009cfa:	7852      	ldrb	r2, [r2, #1]
 8009cfc:	4618      	mov	r0, r3
 8009cfe:	460d      	mov	r5, r1
 8009d00:	e7b1      	b.n	8009c66 <_strtod_l+0x1d6>
 8009d02:	f04f 0900 	mov.w	r9, #0
 8009d06:	2301      	movs	r3, #1
 8009d08:	e77d      	b.n	8009c06 <_strtod_l+0x176>
 8009d0a:	f04f 0c00 	mov.w	ip, #0
 8009d0e:	1ca2      	adds	r2, r4, #2
 8009d10:	9219      	str	r2, [sp, #100]	@ 0x64
 8009d12:	78a2      	ldrb	r2, [r4, #2]
 8009d14:	e785      	b.n	8009c22 <_strtod_l+0x192>
 8009d16:	f04f 0c01 	mov.w	ip, #1
 8009d1a:	e7f8      	b.n	8009d0e <_strtod_l+0x27e>
 8009d1c:	0800dfbc 	.word	0x0800dfbc
 8009d20:	0800dfa4 	.word	0x0800dfa4
 8009d24:	7ff00000 	.word	0x7ff00000
 8009d28:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009d2a:	1c51      	adds	r1, r2, #1
 8009d2c:	9119      	str	r1, [sp, #100]	@ 0x64
 8009d2e:	7852      	ldrb	r2, [r2, #1]
 8009d30:	2a30      	cmp	r2, #48	@ 0x30
 8009d32:	d0f9      	beq.n	8009d28 <_strtod_l+0x298>
 8009d34:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8009d38:	2908      	cmp	r1, #8
 8009d3a:	f63f af78 	bhi.w	8009c2e <_strtod_l+0x19e>
 8009d3e:	3a30      	subs	r2, #48	@ 0x30
 8009d40:	920e      	str	r2, [sp, #56]	@ 0x38
 8009d42:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009d44:	920f      	str	r2, [sp, #60]	@ 0x3c
 8009d46:	f04f 080a 	mov.w	r8, #10
 8009d4a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009d4c:	1c56      	adds	r6, r2, #1
 8009d4e:	9619      	str	r6, [sp, #100]	@ 0x64
 8009d50:	7852      	ldrb	r2, [r2, #1]
 8009d52:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8009d56:	f1be 0f09 	cmp.w	lr, #9
 8009d5a:	d939      	bls.n	8009dd0 <_strtod_l+0x340>
 8009d5c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8009d5e:	1a76      	subs	r6, r6, r1
 8009d60:	2e08      	cmp	r6, #8
 8009d62:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8009d66:	dc03      	bgt.n	8009d70 <_strtod_l+0x2e0>
 8009d68:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8009d6a:	4588      	cmp	r8, r1
 8009d6c:	bfa8      	it	ge
 8009d6e:	4688      	movge	r8, r1
 8009d70:	f1bc 0f00 	cmp.w	ip, #0
 8009d74:	d001      	beq.n	8009d7a <_strtod_l+0x2ea>
 8009d76:	f1c8 0800 	rsb	r8, r8, #0
 8009d7a:	2d00      	cmp	r5, #0
 8009d7c:	d14e      	bne.n	8009e1c <_strtod_l+0x38c>
 8009d7e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009d80:	4308      	orrs	r0, r1
 8009d82:	f47f aebe 	bne.w	8009b02 <_strtod_l+0x72>
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	f47f aed6 	bne.w	8009b38 <_strtod_l+0xa8>
 8009d8c:	2a69      	cmp	r2, #105	@ 0x69
 8009d8e:	d028      	beq.n	8009de2 <_strtod_l+0x352>
 8009d90:	dc25      	bgt.n	8009dde <_strtod_l+0x34e>
 8009d92:	2a49      	cmp	r2, #73	@ 0x49
 8009d94:	d025      	beq.n	8009de2 <_strtod_l+0x352>
 8009d96:	2a4e      	cmp	r2, #78	@ 0x4e
 8009d98:	f47f aece 	bne.w	8009b38 <_strtod_l+0xa8>
 8009d9c:	499b      	ldr	r1, [pc, #620]	@ (800a00c <_strtod_l+0x57c>)
 8009d9e:	a819      	add	r0, sp, #100	@ 0x64
 8009da0:	f002 fbc2 	bl	800c528 <__match>
 8009da4:	2800      	cmp	r0, #0
 8009da6:	f43f aec7 	beq.w	8009b38 <_strtod_l+0xa8>
 8009daa:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009dac:	781b      	ldrb	r3, [r3, #0]
 8009dae:	2b28      	cmp	r3, #40	@ 0x28
 8009db0:	d12e      	bne.n	8009e10 <_strtod_l+0x380>
 8009db2:	4997      	ldr	r1, [pc, #604]	@ (800a010 <_strtod_l+0x580>)
 8009db4:	aa1c      	add	r2, sp, #112	@ 0x70
 8009db6:	a819      	add	r0, sp, #100	@ 0x64
 8009db8:	f002 fbca 	bl	800c550 <__hexnan>
 8009dbc:	2805      	cmp	r0, #5
 8009dbe:	d127      	bne.n	8009e10 <_strtod_l+0x380>
 8009dc0:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009dc2:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8009dc6:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8009dca:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8009dce:	e698      	b.n	8009b02 <_strtod_l+0x72>
 8009dd0:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8009dd2:	fb08 2101 	mla	r1, r8, r1, r2
 8009dd6:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8009dda:	920e      	str	r2, [sp, #56]	@ 0x38
 8009ddc:	e7b5      	b.n	8009d4a <_strtod_l+0x2ba>
 8009dde:	2a6e      	cmp	r2, #110	@ 0x6e
 8009de0:	e7da      	b.n	8009d98 <_strtod_l+0x308>
 8009de2:	498c      	ldr	r1, [pc, #560]	@ (800a014 <_strtod_l+0x584>)
 8009de4:	a819      	add	r0, sp, #100	@ 0x64
 8009de6:	f002 fb9f 	bl	800c528 <__match>
 8009dea:	2800      	cmp	r0, #0
 8009dec:	f43f aea4 	beq.w	8009b38 <_strtod_l+0xa8>
 8009df0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009df2:	4989      	ldr	r1, [pc, #548]	@ (800a018 <_strtod_l+0x588>)
 8009df4:	3b01      	subs	r3, #1
 8009df6:	a819      	add	r0, sp, #100	@ 0x64
 8009df8:	9319      	str	r3, [sp, #100]	@ 0x64
 8009dfa:	f002 fb95 	bl	800c528 <__match>
 8009dfe:	b910      	cbnz	r0, 8009e06 <_strtod_l+0x376>
 8009e00:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009e02:	3301      	adds	r3, #1
 8009e04:	9319      	str	r3, [sp, #100]	@ 0x64
 8009e06:	f8df b220 	ldr.w	fp, [pc, #544]	@ 800a028 <_strtod_l+0x598>
 8009e0a:	f04f 0a00 	mov.w	sl, #0
 8009e0e:	e678      	b.n	8009b02 <_strtod_l+0x72>
 8009e10:	4882      	ldr	r0, [pc, #520]	@ (800a01c <_strtod_l+0x58c>)
 8009e12:	f001 fa61 	bl	800b2d8 <nan>
 8009e16:	ec5b ab10 	vmov	sl, fp, d0
 8009e1a:	e672      	b.n	8009b02 <_strtod_l+0x72>
 8009e1c:	eba8 0309 	sub.w	r3, r8, r9
 8009e20:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8009e22:	9309      	str	r3, [sp, #36]	@ 0x24
 8009e24:	2f00      	cmp	r7, #0
 8009e26:	bf08      	it	eq
 8009e28:	462f      	moveq	r7, r5
 8009e2a:	2d10      	cmp	r5, #16
 8009e2c:	462c      	mov	r4, r5
 8009e2e:	bfa8      	it	ge
 8009e30:	2410      	movge	r4, #16
 8009e32:	f7f6 fb9f 	bl	8000574 <__aeabi_ui2d>
 8009e36:	2d09      	cmp	r5, #9
 8009e38:	4682      	mov	sl, r0
 8009e3a:	468b      	mov	fp, r1
 8009e3c:	dc13      	bgt.n	8009e66 <_strtod_l+0x3d6>
 8009e3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	f43f ae5e 	beq.w	8009b02 <_strtod_l+0x72>
 8009e46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e48:	dd78      	ble.n	8009f3c <_strtod_l+0x4ac>
 8009e4a:	2b16      	cmp	r3, #22
 8009e4c:	dc5f      	bgt.n	8009f0e <_strtod_l+0x47e>
 8009e4e:	4974      	ldr	r1, [pc, #464]	@ (800a020 <_strtod_l+0x590>)
 8009e50:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009e54:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009e58:	4652      	mov	r2, sl
 8009e5a:	465b      	mov	r3, fp
 8009e5c:	f7f6 fc04 	bl	8000668 <__aeabi_dmul>
 8009e60:	4682      	mov	sl, r0
 8009e62:	468b      	mov	fp, r1
 8009e64:	e64d      	b.n	8009b02 <_strtod_l+0x72>
 8009e66:	4b6e      	ldr	r3, [pc, #440]	@ (800a020 <_strtod_l+0x590>)
 8009e68:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009e6c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8009e70:	f7f6 fbfa 	bl	8000668 <__aeabi_dmul>
 8009e74:	4682      	mov	sl, r0
 8009e76:	9808      	ldr	r0, [sp, #32]
 8009e78:	468b      	mov	fp, r1
 8009e7a:	f7f6 fb7b 	bl	8000574 <__aeabi_ui2d>
 8009e7e:	4602      	mov	r2, r0
 8009e80:	460b      	mov	r3, r1
 8009e82:	4650      	mov	r0, sl
 8009e84:	4659      	mov	r1, fp
 8009e86:	f7f6 fa39 	bl	80002fc <__adddf3>
 8009e8a:	2d0f      	cmp	r5, #15
 8009e8c:	4682      	mov	sl, r0
 8009e8e:	468b      	mov	fp, r1
 8009e90:	ddd5      	ble.n	8009e3e <_strtod_l+0x3ae>
 8009e92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e94:	1b2c      	subs	r4, r5, r4
 8009e96:	441c      	add	r4, r3
 8009e98:	2c00      	cmp	r4, #0
 8009e9a:	f340 8096 	ble.w	8009fca <_strtod_l+0x53a>
 8009e9e:	f014 030f 	ands.w	r3, r4, #15
 8009ea2:	d00a      	beq.n	8009eba <_strtod_l+0x42a>
 8009ea4:	495e      	ldr	r1, [pc, #376]	@ (800a020 <_strtod_l+0x590>)
 8009ea6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009eaa:	4652      	mov	r2, sl
 8009eac:	465b      	mov	r3, fp
 8009eae:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009eb2:	f7f6 fbd9 	bl	8000668 <__aeabi_dmul>
 8009eb6:	4682      	mov	sl, r0
 8009eb8:	468b      	mov	fp, r1
 8009eba:	f034 040f 	bics.w	r4, r4, #15
 8009ebe:	d073      	beq.n	8009fa8 <_strtod_l+0x518>
 8009ec0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8009ec4:	dd48      	ble.n	8009f58 <_strtod_l+0x4c8>
 8009ec6:	2400      	movs	r4, #0
 8009ec8:	46a0      	mov	r8, r4
 8009eca:	940a      	str	r4, [sp, #40]	@ 0x28
 8009ecc:	46a1      	mov	r9, r4
 8009ece:	9a05      	ldr	r2, [sp, #20]
 8009ed0:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800a028 <_strtod_l+0x598>
 8009ed4:	2322      	movs	r3, #34	@ 0x22
 8009ed6:	6013      	str	r3, [r2, #0]
 8009ed8:	f04f 0a00 	mov.w	sl, #0
 8009edc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	f43f ae0f 	beq.w	8009b02 <_strtod_l+0x72>
 8009ee4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009ee6:	9805      	ldr	r0, [sp, #20]
 8009ee8:	f002 fcd6 	bl	800c898 <_Bfree>
 8009eec:	9805      	ldr	r0, [sp, #20]
 8009eee:	4649      	mov	r1, r9
 8009ef0:	f002 fcd2 	bl	800c898 <_Bfree>
 8009ef4:	9805      	ldr	r0, [sp, #20]
 8009ef6:	4641      	mov	r1, r8
 8009ef8:	f002 fcce 	bl	800c898 <_Bfree>
 8009efc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009efe:	9805      	ldr	r0, [sp, #20]
 8009f00:	f002 fcca 	bl	800c898 <_Bfree>
 8009f04:	9805      	ldr	r0, [sp, #20]
 8009f06:	4621      	mov	r1, r4
 8009f08:	f002 fcc6 	bl	800c898 <_Bfree>
 8009f0c:	e5f9      	b.n	8009b02 <_strtod_l+0x72>
 8009f0e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009f10:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8009f14:	4293      	cmp	r3, r2
 8009f16:	dbbc      	blt.n	8009e92 <_strtod_l+0x402>
 8009f18:	4c41      	ldr	r4, [pc, #260]	@ (800a020 <_strtod_l+0x590>)
 8009f1a:	f1c5 050f 	rsb	r5, r5, #15
 8009f1e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8009f22:	4652      	mov	r2, sl
 8009f24:	465b      	mov	r3, fp
 8009f26:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009f2a:	f7f6 fb9d 	bl	8000668 <__aeabi_dmul>
 8009f2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f30:	1b5d      	subs	r5, r3, r5
 8009f32:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8009f36:	e9d4 2300 	ldrd	r2, r3, [r4]
 8009f3a:	e78f      	b.n	8009e5c <_strtod_l+0x3cc>
 8009f3c:	3316      	adds	r3, #22
 8009f3e:	dba8      	blt.n	8009e92 <_strtod_l+0x402>
 8009f40:	4b37      	ldr	r3, [pc, #220]	@ (800a020 <_strtod_l+0x590>)
 8009f42:	eba9 0808 	sub.w	r8, r9, r8
 8009f46:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8009f4a:	e9d8 2300 	ldrd	r2, r3, [r8]
 8009f4e:	4650      	mov	r0, sl
 8009f50:	4659      	mov	r1, fp
 8009f52:	f7f6 fcb3 	bl	80008bc <__aeabi_ddiv>
 8009f56:	e783      	b.n	8009e60 <_strtod_l+0x3d0>
 8009f58:	4b32      	ldr	r3, [pc, #200]	@ (800a024 <_strtod_l+0x594>)
 8009f5a:	9308      	str	r3, [sp, #32]
 8009f5c:	2300      	movs	r3, #0
 8009f5e:	1124      	asrs	r4, r4, #4
 8009f60:	4650      	mov	r0, sl
 8009f62:	4659      	mov	r1, fp
 8009f64:	461e      	mov	r6, r3
 8009f66:	2c01      	cmp	r4, #1
 8009f68:	dc21      	bgt.n	8009fae <_strtod_l+0x51e>
 8009f6a:	b10b      	cbz	r3, 8009f70 <_strtod_l+0x4e0>
 8009f6c:	4682      	mov	sl, r0
 8009f6e:	468b      	mov	fp, r1
 8009f70:	492c      	ldr	r1, [pc, #176]	@ (800a024 <_strtod_l+0x594>)
 8009f72:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8009f76:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8009f7a:	4652      	mov	r2, sl
 8009f7c:	465b      	mov	r3, fp
 8009f7e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009f82:	f7f6 fb71 	bl	8000668 <__aeabi_dmul>
 8009f86:	4b28      	ldr	r3, [pc, #160]	@ (800a028 <_strtod_l+0x598>)
 8009f88:	460a      	mov	r2, r1
 8009f8a:	400b      	ands	r3, r1
 8009f8c:	4927      	ldr	r1, [pc, #156]	@ (800a02c <_strtod_l+0x59c>)
 8009f8e:	428b      	cmp	r3, r1
 8009f90:	4682      	mov	sl, r0
 8009f92:	d898      	bhi.n	8009ec6 <_strtod_l+0x436>
 8009f94:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8009f98:	428b      	cmp	r3, r1
 8009f9a:	bf86      	itte	hi
 8009f9c:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 800a030 <_strtod_l+0x5a0>
 8009fa0:	f04f 3aff 	movhi.w	sl, #4294967295
 8009fa4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8009fa8:	2300      	movs	r3, #0
 8009faa:	9308      	str	r3, [sp, #32]
 8009fac:	e07a      	b.n	800a0a4 <_strtod_l+0x614>
 8009fae:	07e2      	lsls	r2, r4, #31
 8009fb0:	d505      	bpl.n	8009fbe <_strtod_l+0x52e>
 8009fb2:	9b08      	ldr	r3, [sp, #32]
 8009fb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fb8:	f7f6 fb56 	bl	8000668 <__aeabi_dmul>
 8009fbc:	2301      	movs	r3, #1
 8009fbe:	9a08      	ldr	r2, [sp, #32]
 8009fc0:	3208      	adds	r2, #8
 8009fc2:	3601      	adds	r6, #1
 8009fc4:	1064      	asrs	r4, r4, #1
 8009fc6:	9208      	str	r2, [sp, #32]
 8009fc8:	e7cd      	b.n	8009f66 <_strtod_l+0x4d6>
 8009fca:	d0ed      	beq.n	8009fa8 <_strtod_l+0x518>
 8009fcc:	4264      	negs	r4, r4
 8009fce:	f014 020f 	ands.w	r2, r4, #15
 8009fd2:	d00a      	beq.n	8009fea <_strtod_l+0x55a>
 8009fd4:	4b12      	ldr	r3, [pc, #72]	@ (800a020 <_strtod_l+0x590>)
 8009fd6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009fda:	4650      	mov	r0, sl
 8009fdc:	4659      	mov	r1, fp
 8009fde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fe2:	f7f6 fc6b 	bl	80008bc <__aeabi_ddiv>
 8009fe6:	4682      	mov	sl, r0
 8009fe8:	468b      	mov	fp, r1
 8009fea:	1124      	asrs	r4, r4, #4
 8009fec:	d0dc      	beq.n	8009fa8 <_strtod_l+0x518>
 8009fee:	2c1f      	cmp	r4, #31
 8009ff0:	dd20      	ble.n	800a034 <_strtod_l+0x5a4>
 8009ff2:	2400      	movs	r4, #0
 8009ff4:	46a0      	mov	r8, r4
 8009ff6:	940a      	str	r4, [sp, #40]	@ 0x28
 8009ff8:	46a1      	mov	r9, r4
 8009ffa:	9a05      	ldr	r2, [sp, #20]
 8009ffc:	2322      	movs	r3, #34	@ 0x22
 8009ffe:	f04f 0a00 	mov.w	sl, #0
 800a002:	f04f 0b00 	mov.w	fp, #0
 800a006:	6013      	str	r3, [r2, #0]
 800a008:	e768      	b.n	8009edc <_strtod_l+0x44c>
 800a00a:	bf00      	nop
 800a00c:	0800e005 	.word	0x0800e005
 800a010:	0800dfa8 	.word	0x0800dfa8
 800a014:	0800dffd 	.word	0x0800dffd
 800a018:	0800e037 	.word	0x0800e037
 800a01c:	0800e3c5 	.word	0x0800e3c5
 800a020:	0800e1b0 	.word	0x0800e1b0
 800a024:	0800e188 	.word	0x0800e188
 800a028:	7ff00000 	.word	0x7ff00000
 800a02c:	7ca00000 	.word	0x7ca00000
 800a030:	7fefffff 	.word	0x7fefffff
 800a034:	f014 0310 	ands.w	r3, r4, #16
 800a038:	bf18      	it	ne
 800a03a:	236a      	movne	r3, #106	@ 0x6a
 800a03c:	4ea9      	ldr	r6, [pc, #676]	@ (800a2e4 <_strtod_l+0x854>)
 800a03e:	9308      	str	r3, [sp, #32]
 800a040:	4650      	mov	r0, sl
 800a042:	4659      	mov	r1, fp
 800a044:	2300      	movs	r3, #0
 800a046:	07e2      	lsls	r2, r4, #31
 800a048:	d504      	bpl.n	800a054 <_strtod_l+0x5c4>
 800a04a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a04e:	f7f6 fb0b 	bl	8000668 <__aeabi_dmul>
 800a052:	2301      	movs	r3, #1
 800a054:	1064      	asrs	r4, r4, #1
 800a056:	f106 0608 	add.w	r6, r6, #8
 800a05a:	d1f4      	bne.n	800a046 <_strtod_l+0x5b6>
 800a05c:	b10b      	cbz	r3, 800a062 <_strtod_l+0x5d2>
 800a05e:	4682      	mov	sl, r0
 800a060:	468b      	mov	fp, r1
 800a062:	9b08      	ldr	r3, [sp, #32]
 800a064:	b1b3      	cbz	r3, 800a094 <_strtod_l+0x604>
 800a066:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800a06a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800a06e:	2b00      	cmp	r3, #0
 800a070:	4659      	mov	r1, fp
 800a072:	dd0f      	ble.n	800a094 <_strtod_l+0x604>
 800a074:	2b1f      	cmp	r3, #31
 800a076:	dd55      	ble.n	800a124 <_strtod_l+0x694>
 800a078:	2b34      	cmp	r3, #52	@ 0x34
 800a07a:	bfde      	ittt	le
 800a07c:	f04f 33ff 	movle.w	r3, #4294967295
 800a080:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800a084:	4093      	lslle	r3, r2
 800a086:	f04f 0a00 	mov.w	sl, #0
 800a08a:	bfcc      	ite	gt
 800a08c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800a090:	ea03 0b01 	andle.w	fp, r3, r1
 800a094:	2200      	movs	r2, #0
 800a096:	2300      	movs	r3, #0
 800a098:	4650      	mov	r0, sl
 800a09a:	4659      	mov	r1, fp
 800a09c:	f7f6 fd4c 	bl	8000b38 <__aeabi_dcmpeq>
 800a0a0:	2800      	cmp	r0, #0
 800a0a2:	d1a6      	bne.n	8009ff2 <_strtod_l+0x562>
 800a0a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a0a6:	9300      	str	r3, [sp, #0]
 800a0a8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800a0aa:	9805      	ldr	r0, [sp, #20]
 800a0ac:	462b      	mov	r3, r5
 800a0ae:	463a      	mov	r2, r7
 800a0b0:	f002 fc5a 	bl	800c968 <__s2b>
 800a0b4:	900a      	str	r0, [sp, #40]	@ 0x28
 800a0b6:	2800      	cmp	r0, #0
 800a0b8:	f43f af05 	beq.w	8009ec6 <_strtod_l+0x436>
 800a0bc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a0be:	2a00      	cmp	r2, #0
 800a0c0:	eba9 0308 	sub.w	r3, r9, r8
 800a0c4:	bfa8      	it	ge
 800a0c6:	2300      	movge	r3, #0
 800a0c8:	9312      	str	r3, [sp, #72]	@ 0x48
 800a0ca:	2400      	movs	r4, #0
 800a0cc:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800a0d0:	9316      	str	r3, [sp, #88]	@ 0x58
 800a0d2:	46a0      	mov	r8, r4
 800a0d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a0d6:	9805      	ldr	r0, [sp, #20]
 800a0d8:	6859      	ldr	r1, [r3, #4]
 800a0da:	f002 fb9d 	bl	800c818 <_Balloc>
 800a0de:	4681      	mov	r9, r0
 800a0e0:	2800      	cmp	r0, #0
 800a0e2:	f43f aef4 	beq.w	8009ece <_strtod_l+0x43e>
 800a0e6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a0e8:	691a      	ldr	r2, [r3, #16]
 800a0ea:	3202      	adds	r2, #2
 800a0ec:	f103 010c 	add.w	r1, r3, #12
 800a0f0:	0092      	lsls	r2, r2, #2
 800a0f2:	300c      	adds	r0, #12
 800a0f4:	f001 f8df 	bl	800b2b6 <memcpy>
 800a0f8:	ec4b ab10 	vmov	d0, sl, fp
 800a0fc:	9805      	ldr	r0, [sp, #20]
 800a0fe:	aa1c      	add	r2, sp, #112	@ 0x70
 800a100:	a91b      	add	r1, sp, #108	@ 0x6c
 800a102:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800a106:	f002 ff6b 	bl	800cfe0 <__d2b>
 800a10a:	901a      	str	r0, [sp, #104]	@ 0x68
 800a10c:	2800      	cmp	r0, #0
 800a10e:	f43f aede 	beq.w	8009ece <_strtod_l+0x43e>
 800a112:	9805      	ldr	r0, [sp, #20]
 800a114:	2101      	movs	r1, #1
 800a116:	f002 fcbd 	bl	800ca94 <__i2b>
 800a11a:	4680      	mov	r8, r0
 800a11c:	b948      	cbnz	r0, 800a132 <_strtod_l+0x6a2>
 800a11e:	f04f 0800 	mov.w	r8, #0
 800a122:	e6d4      	b.n	8009ece <_strtod_l+0x43e>
 800a124:	f04f 32ff 	mov.w	r2, #4294967295
 800a128:	fa02 f303 	lsl.w	r3, r2, r3
 800a12c:	ea03 0a0a 	and.w	sl, r3, sl
 800a130:	e7b0      	b.n	800a094 <_strtod_l+0x604>
 800a132:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800a134:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800a136:	2d00      	cmp	r5, #0
 800a138:	bfab      	itete	ge
 800a13a:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800a13c:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800a13e:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800a140:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800a142:	bfac      	ite	ge
 800a144:	18ef      	addge	r7, r5, r3
 800a146:	1b5e      	sublt	r6, r3, r5
 800a148:	9b08      	ldr	r3, [sp, #32]
 800a14a:	1aed      	subs	r5, r5, r3
 800a14c:	4415      	add	r5, r2
 800a14e:	4b66      	ldr	r3, [pc, #408]	@ (800a2e8 <_strtod_l+0x858>)
 800a150:	3d01      	subs	r5, #1
 800a152:	429d      	cmp	r5, r3
 800a154:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800a158:	da50      	bge.n	800a1fc <_strtod_l+0x76c>
 800a15a:	1b5b      	subs	r3, r3, r5
 800a15c:	2b1f      	cmp	r3, #31
 800a15e:	eba2 0203 	sub.w	r2, r2, r3
 800a162:	f04f 0101 	mov.w	r1, #1
 800a166:	dc3d      	bgt.n	800a1e4 <_strtod_l+0x754>
 800a168:	fa01 f303 	lsl.w	r3, r1, r3
 800a16c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a16e:	2300      	movs	r3, #0
 800a170:	9310      	str	r3, [sp, #64]	@ 0x40
 800a172:	18bd      	adds	r5, r7, r2
 800a174:	9b08      	ldr	r3, [sp, #32]
 800a176:	42af      	cmp	r7, r5
 800a178:	4416      	add	r6, r2
 800a17a:	441e      	add	r6, r3
 800a17c:	463b      	mov	r3, r7
 800a17e:	bfa8      	it	ge
 800a180:	462b      	movge	r3, r5
 800a182:	42b3      	cmp	r3, r6
 800a184:	bfa8      	it	ge
 800a186:	4633      	movge	r3, r6
 800a188:	2b00      	cmp	r3, #0
 800a18a:	bfc2      	ittt	gt
 800a18c:	1aed      	subgt	r5, r5, r3
 800a18e:	1af6      	subgt	r6, r6, r3
 800a190:	1aff      	subgt	r7, r7, r3
 800a192:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a194:	2b00      	cmp	r3, #0
 800a196:	dd16      	ble.n	800a1c6 <_strtod_l+0x736>
 800a198:	4641      	mov	r1, r8
 800a19a:	9805      	ldr	r0, [sp, #20]
 800a19c:	461a      	mov	r2, r3
 800a19e:	f002 fd39 	bl	800cc14 <__pow5mult>
 800a1a2:	4680      	mov	r8, r0
 800a1a4:	2800      	cmp	r0, #0
 800a1a6:	d0ba      	beq.n	800a11e <_strtod_l+0x68e>
 800a1a8:	4601      	mov	r1, r0
 800a1aa:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800a1ac:	9805      	ldr	r0, [sp, #20]
 800a1ae:	f002 fc87 	bl	800cac0 <__multiply>
 800a1b2:	900e      	str	r0, [sp, #56]	@ 0x38
 800a1b4:	2800      	cmp	r0, #0
 800a1b6:	f43f ae8a 	beq.w	8009ece <_strtod_l+0x43e>
 800a1ba:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a1bc:	9805      	ldr	r0, [sp, #20]
 800a1be:	f002 fb6b 	bl	800c898 <_Bfree>
 800a1c2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a1c4:	931a      	str	r3, [sp, #104]	@ 0x68
 800a1c6:	2d00      	cmp	r5, #0
 800a1c8:	dc1d      	bgt.n	800a206 <_strtod_l+0x776>
 800a1ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a1cc:	2b00      	cmp	r3, #0
 800a1ce:	dd23      	ble.n	800a218 <_strtod_l+0x788>
 800a1d0:	4649      	mov	r1, r9
 800a1d2:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800a1d4:	9805      	ldr	r0, [sp, #20]
 800a1d6:	f002 fd1d 	bl	800cc14 <__pow5mult>
 800a1da:	4681      	mov	r9, r0
 800a1dc:	b9e0      	cbnz	r0, 800a218 <_strtod_l+0x788>
 800a1de:	f04f 0900 	mov.w	r9, #0
 800a1e2:	e674      	b.n	8009ece <_strtod_l+0x43e>
 800a1e4:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800a1e8:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800a1ec:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800a1f0:	35e2      	adds	r5, #226	@ 0xe2
 800a1f2:	fa01 f305 	lsl.w	r3, r1, r5
 800a1f6:	9310      	str	r3, [sp, #64]	@ 0x40
 800a1f8:	9113      	str	r1, [sp, #76]	@ 0x4c
 800a1fa:	e7ba      	b.n	800a172 <_strtod_l+0x6e2>
 800a1fc:	2300      	movs	r3, #0
 800a1fe:	9310      	str	r3, [sp, #64]	@ 0x40
 800a200:	2301      	movs	r3, #1
 800a202:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a204:	e7b5      	b.n	800a172 <_strtod_l+0x6e2>
 800a206:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a208:	9805      	ldr	r0, [sp, #20]
 800a20a:	462a      	mov	r2, r5
 800a20c:	f002 fd5c 	bl	800ccc8 <__lshift>
 800a210:	901a      	str	r0, [sp, #104]	@ 0x68
 800a212:	2800      	cmp	r0, #0
 800a214:	d1d9      	bne.n	800a1ca <_strtod_l+0x73a>
 800a216:	e65a      	b.n	8009ece <_strtod_l+0x43e>
 800a218:	2e00      	cmp	r6, #0
 800a21a:	dd07      	ble.n	800a22c <_strtod_l+0x79c>
 800a21c:	4649      	mov	r1, r9
 800a21e:	9805      	ldr	r0, [sp, #20]
 800a220:	4632      	mov	r2, r6
 800a222:	f002 fd51 	bl	800ccc8 <__lshift>
 800a226:	4681      	mov	r9, r0
 800a228:	2800      	cmp	r0, #0
 800a22a:	d0d8      	beq.n	800a1de <_strtod_l+0x74e>
 800a22c:	2f00      	cmp	r7, #0
 800a22e:	dd08      	ble.n	800a242 <_strtod_l+0x7b2>
 800a230:	4641      	mov	r1, r8
 800a232:	9805      	ldr	r0, [sp, #20]
 800a234:	463a      	mov	r2, r7
 800a236:	f002 fd47 	bl	800ccc8 <__lshift>
 800a23a:	4680      	mov	r8, r0
 800a23c:	2800      	cmp	r0, #0
 800a23e:	f43f ae46 	beq.w	8009ece <_strtod_l+0x43e>
 800a242:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a244:	9805      	ldr	r0, [sp, #20]
 800a246:	464a      	mov	r2, r9
 800a248:	f002 fdc6 	bl	800cdd8 <__mdiff>
 800a24c:	4604      	mov	r4, r0
 800a24e:	2800      	cmp	r0, #0
 800a250:	f43f ae3d 	beq.w	8009ece <_strtod_l+0x43e>
 800a254:	68c3      	ldr	r3, [r0, #12]
 800a256:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a258:	2300      	movs	r3, #0
 800a25a:	60c3      	str	r3, [r0, #12]
 800a25c:	4641      	mov	r1, r8
 800a25e:	f002 fd9f 	bl	800cda0 <__mcmp>
 800a262:	2800      	cmp	r0, #0
 800a264:	da46      	bge.n	800a2f4 <_strtod_l+0x864>
 800a266:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a268:	ea53 030a 	orrs.w	r3, r3, sl
 800a26c:	d16c      	bne.n	800a348 <_strtod_l+0x8b8>
 800a26e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a272:	2b00      	cmp	r3, #0
 800a274:	d168      	bne.n	800a348 <_strtod_l+0x8b8>
 800a276:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a27a:	0d1b      	lsrs	r3, r3, #20
 800a27c:	051b      	lsls	r3, r3, #20
 800a27e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800a282:	d961      	bls.n	800a348 <_strtod_l+0x8b8>
 800a284:	6963      	ldr	r3, [r4, #20]
 800a286:	b913      	cbnz	r3, 800a28e <_strtod_l+0x7fe>
 800a288:	6923      	ldr	r3, [r4, #16]
 800a28a:	2b01      	cmp	r3, #1
 800a28c:	dd5c      	ble.n	800a348 <_strtod_l+0x8b8>
 800a28e:	4621      	mov	r1, r4
 800a290:	2201      	movs	r2, #1
 800a292:	9805      	ldr	r0, [sp, #20]
 800a294:	f002 fd18 	bl	800ccc8 <__lshift>
 800a298:	4641      	mov	r1, r8
 800a29a:	4604      	mov	r4, r0
 800a29c:	f002 fd80 	bl	800cda0 <__mcmp>
 800a2a0:	2800      	cmp	r0, #0
 800a2a2:	dd51      	ble.n	800a348 <_strtod_l+0x8b8>
 800a2a4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a2a8:	9a08      	ldr	r2, [sp, #32]
 800a2aa:	0d1b      	lsrs	r3, r3, #20
 800a2ac:	051b      	lsls	r3, r3, #20
 800a2ae:	2a00      	cmp	r2, #0
 800a2b0:	d06b      	beq.n	800a38a <_strtod_l+0x8fa>
 800a2b2:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800a2b6:	d868      	bhi.n	800a38a <_strtod_l+0x8fa>
 800a2b8:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800a2bc:	f67f ae9d 	bls.w	8009ffa <_strtod_l+0x56a>
 800a2c0:	4b0a      	ldr	r3, [pc, #40]	@ (800a2ec <_strtod_l+0x85c>)
 800a2c2:	4650      	mov	r0, sl
 800a2c4:	4659      	mov	r1, fp
 800a2c6:	2200      	movs	r2, #0
 800a2c8:	f7f6 f9ce 	bl	8000668 <__aeabi_dmul>
 800a2cc:	4b08      	ldr	r3, [pc, #32]	@ (800a2f0 <_strtod_l+0x860>)
 800a2ce:	400b      	ands	r3, r1
 800a2d0:	4682      	mov	sl, r0
 800a2d2:	468b      	mov	fp, r1
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	f47f ae05 	bne.w	8009ee4 <_strtod_l+0x454>
 800a2da:	9a05      	ldr	r2, [sp, #20]
 800a2dc:	2322      	movs	r3, #34	@ 0x22
 800a2de:	6013      	str	r3, [r2, #0]
 800a2e0:	e600      	b.n	8009ee4 <_strtod_l+0x454>
 800a2e2:	bf00      	nop
 800a2e4:	0800dfd0 	.word	0x0800dfd0
 800a2e8:	fffffc02 	.word	0xfffffc02
 800a2ec:	39500000 	.word	0x39500000
 800a2f0:	7ff00000 	.word	0x7ff00000
 800a2f4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800a2f8:	d165      	bne.n	800a3c6 <_strtod_l+0x936>
 800a2fa:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800a2fc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a300:	b35a      	cbz	r2, 800a35a <_strtod_l+0x8ca>
 800a302:	4a9f      	ldr	r2, [pc, #636]	@ (800a580 <_strtod_l+0xaf0>)
 800a304:	4293      	cmp	r3, r2
 800a306:	d12b      	bne.n	800a360 <_strtod_l+0x8d0>
 800a308:	9b08      	ldr	r3, [sp, #32]
 800a30a:	4651      	mov	r1, sl
 800a30c:	b303      	cbz	r3, 800a350 <_strtod_l+0x8c0>
 800a30e:	4b9d      	ldr	r3, [pc, #628]	@ (800a584 <_strtod_l+0xaf4>)
 800a310:	465a      	mov	r2, fp
 800a312:	4013      	ands	r3, r2
 800a314:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800a318:	f04f 32ff 	mov.w	r2, #4294967295
 800a31c:	d81b      	bhi.n	800a356 <_strtod_l+0x8c6>
 800a31e:	0d1b      	lsrs	r3, r3, #20
 800a320:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800a324:	fa02 f303 	lsl.w	r3, r2, r3
 800a328:	4299      	cmp	r1, r3
 800a32a:	d119      	bne.n	800a360 <_strtod_l+0x8d0>
 800a32c:	4b96      	ldr	r3, [pc, #600]	@ (800a588 <_strtod_l+0xaf8>)
 800a32e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a330:	429a      	cmp	r2, r3
 800a332:	d102      	bne.n	800a33a <_strtod_l+0x8aa>
 800a334:	3101      	adds	r1, #1
 800a336:	f43f adca 	beq.w	8009ece <_strtod_l+0x43e>
 800a33a:	4b92      	ldr	r3, [pc, #584]	@ (800a584 <_strtod_l+0xaf4>)
 800a33c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a33e:	401a      	ands	r2, r3
 800a340:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800a344:	f04f 0a00 	mov.w	sl, #0
 800a348:	9b08      	ldr	r3, [sp, #32]
 800a34a:	2b00      	cmp	r3, #0
 800a34c:	d1b8      	bne.n	800a2c0 <_strtod_l+0x830>
 800a34e:	e5c9      	b.n	8009ee4 <_strtod_l+0x454>
 800a350:	f04f 33ff 	mov.w	r3, #4294967295
 800a354:	e7e8      	b.n	800a328 <_strtod_l+0x898>
 800a356:	4613      	mov	r3, r2
 800a358:	e7e6      	b.n	800a328 <_strtod_l+0x898>
 800a35a:	ea53 030a 	orrs.w	r3, r3, sl
 800a35e:	d0a1      	beq.n	800a2a4 <_strtod_l+0x814>
 800a360:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a362:	b1db      	cbz	r3, 800a39c <_strtod_l+0x90c>
 800a364:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a366:	4213      	tst	r3, r2
 800a368:	d0ee      	beq.n	800a348 <_strtod_l+0x8b8>
 800a36a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a36c:	9a08      	ldr	r2, [sp, #32]
 800a36e:	4650      	mov	r0, sl
 800a370:	4659      	mov	r1, fp
 800a372:	b1bb      	cbz	r3, 800a3a4 <_strtod_l+0x914>
 800a374:	f7ff fb6b 	bl	8009a4e <sulp>
 800a378:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a37c:	ec53 2b10 	vmov	r2, r3, d0
 800a380:	f7f5 ffbc 	bl	80002fc <__adddf3>
 800a384:	4682      	mov	sl, r0
 800a386:	468b      	mov	fp, r1
 800a388:	e7de      	b.n	800a348 <_strtod_l+0x8b8>
 800a38a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800a38e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800a392:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800a396:	f04f 3aff 	mov.w	sl, #4294967295
 800a39a:	e7d5      	b.n	800a348 <_strtod_l+0x8b8>
 800a39c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a39e:	ea13 0f0a 	tst.w	r3, sl
 800a3a2:	e7e1      	b.n	800a368 <_strtod_l+0x8d8>
 800a3a4:	f7ff fb53 	bl	8009a4e <sulp>
 800a3a8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a3ac:	ec53 2b10 	vmov	r2, r3, d0
 800a3b0:	f7f5 ffa2 	bl	80002f8 <__aeabi_dsub>
 800a3b4:	2200      	movs	r2, #0
 800a3b6:	2300      	movs	r3, #0
 800a3b8:	4682      	mov	sl, r0
 800a3ba:	468b      	mov	fp, r1
 800a3bc:	f7f6 fbbc 	bl	8000b38 <__aeabi_dcmpeq>
 800a3c0:	2800      	cmp	r0, #0
 800a3c2:	d0c1      	beq.n	800a348 <_strtod_l+0x8b8>
 800a3c4:	e619      	b.n	8009ffa <_strtod_l+0x56a>
 800a3c6:	4641      	mov	r1, r8
 800a3c8:	4620      	mov	r0, r4
 800a3ca:	f002 fe61 	bl	800d090 <__ratio>
 800a3ce:	ec57 6b10 	vmov	r6, r7, d0
 800a3d2:	2200      	movs	r2, #0
 800a3d4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800a3d8:	4630      	mov	r0, r6
 800a3da:	4639      	mov	r1, r7
 800a3dc:	f7f6 fbc0 	bl	8000b60 <__aeabi_dcmple>
 800a3e0:	2800      	cmp	r0, #0
 800a3e2:	d06f      	beq.n	800a4c4 <_strtod_l+0xa34>
 800a3e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a3e6:	2b00      	cmp	r3, #0
 800a3e8:	d17a      	bne.n	800a4e0 <_strtod_l+0xa50>
 800a3ea:	f1ba 0f00 	cmp.w	sl, #0
 800a3ee:	d158      	bne.n	800a4a2 <_strtod_l+0xa12>
 800a3f0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a3f2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a3f6:	2b00      	cmp	r3, #0
 800a3f8:	d15a      	bne.n	800a4b0 <_strtod_l+0xa20>
 800a3fa:	4b64      	ldr	r3, [pc, #400]	@ (800a58c <_strtod_l+0xafc>)
 800a3fc:	2200      	movs	r2, #0
 800a3fe:	4630      	mov	r0, r6
 800a400:	4639      	mov	r1, r7
 800a402:	f7f6 fba3 	bl	8000b4c <__aeabi_dcmplt>
 800a406:	2800      	cmp	r0, #0
 800a408:	d159      	bne.n	800a4be <_strtod_l+0xa2e>
 800a40a:	4630      	mov	r0, r6
 800a40c:	4639      	mov	r1, r7
 800a40e:	4b60      	ldr	r3, [pc, #384]	@ (800a590 <_strtod_l+0xb00>)
 800a410:	2200      	movs	r2, #0
 800a412:	f7f6 f929 	bl	8000668 <__aeabi_dmul>
 800a416:	4606      	mov	r6, r0
 800a418:	460f      	mov	r7, r1
 800a41a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800a41e:	9606      	str	r6, [sp, #24]
 800a420:	9307      	str	r3, [sp, #28]
 800a422:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a426:	4d57      	ldr	r5, [pc, #348]	@ (800a584 <_strtod_l+0xaf4>)
 800a428:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800a42c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a42e:	401d      	ands	r5, r3
 800a430:	4b58      	ldr	r3, [pc, #352]	@ (800a594 <_strtod_l+0xb04>)
 800a432:	429d      	cmp	r5, r3
 800a434:	f040 80b2 	bne.w	800a59c <_strtod_l+0xb0c>
 800a438:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a43a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800a43e:	ec4b ab10 	vmov	d0, sl, fp
 800a442:	f002 fd5d 	bl	800cf00 <__ulp>
 800a446:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a44a:	ec51 0b10 	vmov	r0, r1, d0
 800a44e:	f7f6 f90b 	bl	8000668 <__aeabi_dmul>
 800a452:	4652      	mov	r2, sl
 800a454:	465b      	mov	r3, fp
 800a456:	f7f5 ff51 	bl	80002fc <__adddf3>
 800a45a:	460b      	mov	r3, r1
 800a45c:	4949      	ldr	r1, [pc, #292]	@ (800a584 <_strtod_l+0xaf4>)
 800a45e:	4a4e      	ldr	r2, [pc, #312]	@ (800a598 <_strtod_l+0xb08>)
 800a460:	4019      	ands	r1, r3
 800a462:	4291      	cmp	r1, r2
 800a464:	4682      	mov	sl, r0
 800a466:	d942      	bls.n	800a4ee <_strtod_l+0xa5e>
 800a468:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a46a:	4b47      	ldr	r3, [pc, #284]	@ (800a588 <_strtod_l+0xaf8>)
 800a46c:	429a      	cmp	r2, r3
 800a46e:	d103      	bne.n	800a478 <_strtod_l+0x9e8>
 800a470:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a472:	3301      	adds	r3, #1
 800a474:	f43f ad2b 	beq.w	8009ece <_strtod_l+0x43e>
 800a478:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800a588 <_strtod_l+0xaf8>
 800a47c:	f04f 3aff 	mov.w	sl, #4294967295
 800a480:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a482:	9805      	ldr	r0, [sp, #20]
 800a484:	f002 fa08 	bl	800c898 <_Bfree>
 800a488:	9805      	ldr	r0, [sp, #20]
 800a48a:	4649      	mov	r1, r9
 800a48c:	f002 fa04 	bl	800c898 <_Bfree>
 800a490:	9805      	ldr	r0, [sp, #20]
 800a492:	4641      	mov	r1, r8
 800a494:	f002 fa00 	bl	800c898 <_Bfree>
 800a498:	9805      	ldr	r0, [sp, #20]
 800a49a:	4621      	mov	r1, r4
 800a49c:	f002 f9fc 	bl	800c898 <_Bfree>
 800a4a0:	e618      	b.n	800a0d4 <_strtod_l+0x644>
 800a4a2:	f1ba 0f01 	cmp.w	sl, #1
 800a4a6:	d103      	bne.n	800a4b0 <_strtod_l+0xa20>
 800a4a8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a4aa:	2b00      	cmp	r3, #0
 800a4ac:	f43f ada5 	beq.w	8009ffa <_strtod_l+0x56a>
 800a4b0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800a560 <_strtod_l+0xad0>
 800a4b4:	4f35      	ldr	r7, [pc, #212]	@ (800a58c <_strtod_l+0xafc>)
 800a4b6:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a4ba:	2600      	movs	r6, #0
 800a4bc:	e7b1      	b.n	800a422 <_strtod_l+0x992>
 800a4be:	4f34      	ldr	r7, [pc, #208]	@ (800a590 <_strtod_l+0xb00>)
 800a4c0:	2600      	movs	r6, #0
 800a4c2:	e7aa      	b.n	800a41a <_strtod_l+0x98a>
 800a4c4:	4b32      	ldr	r3, [pc, #200]	@ (800a590 <_strtod_l+0xb00>)
 800a4c6:	4630      	mov	r0, r6
 800a4c8:	4639      	mov	r1, r7
 800a4ca:	2200      	movs	r2, #0
 800a4cc:	f7f6 f8cc 	bl	8000668 <__aeabi_dmul>
 800a4d0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a4d2:	4606      	mov	r6, r0
 800a4d4:	460f      	mov	r7, r1
 800a4d6:	2b00      	cmp	r3, #0
 800a4d8:	d09f      	beq.n	800a41a <_strtod_l+0x98a>
 800a4da:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800a4de:	e7a0      	b.n	800a422 <_strtod_l+0x992>
 800a4e0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800a568 <_strtod_l+0xad8>
 800a4e4:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a4e8:	ec57 6b17 	vmov	r6, r7, d7
 800a4ec:	e799      	b.n	800a422 <_strtod_l+0x992>
 800a4ee:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800a4f2:	9b08      	ldr	r3, [sp, #32]
 800a4f4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800a4f8:	2b00      	cmp	r3, #0
 800a4fa:	d1c1      	bne.n	800a480 <_strtod_l+0x9f0>
 800a4fc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a500:	0d1b      	lsrs	r3, r3, #20
 800a502:	051b      	lsls	r3, r3, #20
 800a504:	429d      	cmp	r5, r3
 800a506:	d1bb      	bne.n	800a480 <_strtod_l+0x9f0>
 800a508:	4630      	mov	r0, r6
 800a50a:	4639      	mov	r1, r7
 800a50c:	f7f6 fc0c 	bl	8000d28 <__aeabi_d2lz>
 800a510:	f7f6 f87c 	bl	800060c <__aeabi_l2d>
 800a514:	4602      	mov	r2, r0
 800a516:	460b      	mov	r3, r1
 800a518:	4630      	mov	r0, r6
 800a51a:	4639      	mov	r1, r7
 800a51c:	f7f5 feec 	bl	80002f8 <__aeabi_dsub>
 800a520:	460b      	mov	r3, r1
 800a522:	4602      	mov	r2, r0
 800a524:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800a528:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800a52c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a52e:	ea46 060a 	orr.w	r6, r6, sl
 800a532:	431e      	orrs	r6, r3
 800a534:	d06f      	beq.n	800a616 <_strtod_l+0xb86>
 800a536:	a30e      	add	r3, pc, #56	@ (adr r3, 800a570 <_strtod_l+0xae0>)
 800a538:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a53c:	f7f6 fb06 	bl	8000b4c <__aeabi_dcmplt>
 800a540:	2800      	cmp	r0, #0
 800a542:	f47f accf 	bne.w	8009ee4 <_strtod_l+0x454>
 800a546:	a30c      	add	r3, pc, #48	@ (adr r3, 800a578 <_strtod_l+0xae8>)
 800a548:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a54c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a550:	f7f6 fb1a 	bl	8000b88 <__aeabi_dcmpgt>
 800a554:	2800      	cmp	r0, #0
 800a556:	d093      	beq.n	800a480 <_strtod_l+0x9f0>
 800a558:	e4c4      	b.n	8009ee4 <_strtod_l+0x454>
 800a55a:	bf00      	nop
 800a55c:	f3af 8000 	nop.w
 800a560:	00000000 	.word	0x00000000
 800a564:	bff00000 	.word	0xbff00000
 800a568:	00000000 	.word	0x00000000
 800a56c:	3ff00000 	.word	0x3ff00000
 800a570:	94a03595 	.word	0x94a03595
 800a574:	3fdfffff 	.word	0x3fdfffff
 800a578:	35afe535 	.word	0x35afe535
 800a57c:	3fe00000 	.word	0x3fe00000
 800a580:	000fffff 	.word	0x000fffff
 800a584:	7ff00000 	.word	0x7ff00000
 800a588:	7fefffff 	.word	0x7fefffff
 800a58c:	3ff00000 	.word	0x3ff00000
 800a590:	3fe00000 	.word	0x3fe00000
 800a594:	7fe00000 	.word	0x7fe00000
 800a598:	7c9fffff 	.word	0x7c9fffff
 800a59c:	9b08      	ldr	r3, [sp, #32]
 800a59e:	b323      	cbz	r3, 800a5ea <_strtod_l+0xb5a>
 800a5a0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800a5a4:	d821      	bhi.n	800a5ea <_strtod_l+0xb5a>
 800a5a6:	a328      	add	r3, pc, #160	@ (adr r3, 800a648 <_strtod_l+0xbb8>)
 800a5a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5ac:	4630      	mov	r0, r6
 800a5ae:	4639      	mov	r1, r7
 800a5b0:	f7f6 fad6 	bl	8000b60 <__aeabi_dcmple>
 800a5b4:	b1a0      	cbz	r0, 800a5e0 <_strtod_l+0xb50>
 800a5b6:	4639      	mov	r1, r7
 800a5b8:	4630      	mov	r0, r6
 800a5ba:	f7f6 fb2d 	bl	8000c18 <__aeabi_d2uiz>
 800a5be:	2801      	cmp	r0, #1
 800a5c0:	bf38      	it	cc
 800a5c2:	2001      	movcc	r0, #1
 800a5c4:	f7f5 ffd6 	bl	8000574 <__aeabi_ui2d>
 800a5c8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a5ca:	4606      	mov	r6, r0
 800a5cc:	460f      	mov	r7, r1
 800a5ce:	b9fb      	cbnz	r3, 800a610 <_strtod_l+0xb80>
 800a5d0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a5d4:	9014      	str	r0, [sp, #80]	@ 0x50
 800a5d6:	9315      	str	r3, [sp, #84]	@ 0x54
 800a5d8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800a5dc:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800a5e0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a5e2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800a5e6:	1b5b      	subs	r3, r3, r5
 800a5e8:	9311      	str	r3, [sp, #68]	@ 0x44
 800a5ea:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800a5ee:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800a5f2:	f002 fc85 	bl	800cf00 <__ulp>
 800a5f6:	4650      	mov	r0, sl
 800a5f8:	ec53 2b10 	vmov	r2, r3, d0
 800a5fc:	4659      	mov	r1, fp
 800a5fe:	f7f6 f833 	bl	8000668 <__aeabi_dmul>
 800a602:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800a606:	f7f5 fe79 	bl	80002fc <__adddf3>
 800a60a:	4682      	mov	sl, r0
 800a60c:	468b      	mov	fp, r1
 800a60e:	e770      	b.n	800a4f2 <_strtod_l+0xa62>
 800a610:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800a614:	e7e0      	b.n	800a5d8 <_strtod_l+0xb48>
 800a616:	a30e      	add	r3, pc, #56	@ (adr r3, 800a650 <_strtod_l+0xbc0>)
 800a618:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a61c:	f7f6 fa96 	bl	8000b4c <__aeabi_dcmplt>
 800a620:	e798      	b.n	800a554 <_strtod_l+0xac4>
 800a622:	2300      	movs	r3, #0
 800a624:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a626:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800a628:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a62a:	6013      	str	r3, [r2, #0]
 800a62c:	f7ff ba6d 	b.w	8009b0a <_strtod_l+0x7a>
 800a630:	2a65      	cmp	r2, #101	@ 0x65
 800a632:	f43f ab66 	beq.w	8009d02 <_strtod_l+0x272>
 800a636:	2a45      	cmp	r2, #69	@ 0x45
 800a638:	f43f ab63 	beq.w	8009d02 <_strtod_l+0x272>
 800a63c:	2301      	movs	r3, #1
 800a63e:	f7ff bb9e 	b.w	8009d7e <_strtod_l+0x2ee>
 800a642:	bf00      	nop
 800a644:	f3af 8000 	nop.w
 800a648:	ffc00000 	.word	0xffc00000
 800a64c:	41dfffff 	.word	0x41dfffff
 800a650:	94a03595 	.word	0x94a03595
 800a654:	3fcfffff 	.word	0x3fcfffff

0800a658 <strtod>:
 800a658:	460a      	mov	r2, r1
 800a65a:	4601      	mov	r1, r0
 800a65c:	4802      	ldr	r0, [pc, #8]	@ (800a668 <strtod+0x10>)
 800a65e:	4b03      	ldr	r3, [pc, #12]	@ (800a66c <strtod+0x14>)
 800a660:	6800      	ldr	r0, [r0, #0]
 800a662:	f7ff ba15 	b.w	8009a90 <_strtod_l>
 800a666:	bf00      	nop
 800a668:	20000184 	.word	0x20000184
 800a66c:	20000018 	.word	0x20000018

0800a670 <__cvt>:
 800a670:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a674:	ec57 6b10 	vmov	r6, r7, d0
 800a678:	2f00      	cmp	r7, #0
 800a67a:	460c      	mov	r4, r1
 800a67c:	4619      	mov	r1, r3
 800a67e:	463b      	mov	r3, r7
 800a680:	bfbb      	ittet	lt
 800a682:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800a686:	461f      	movlt	r7, r3
 800a688:	2300      	movge	r3, #0
 800a68a:	232d      	movlt	r3, #45	@ 0x2d
 800a68c:	700b      	strb	r3, [r1, #0]
 800a68e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a690:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800a694:	4691      	mov	r9, r2
 800a696:	f023 0820 	bic.w	r8, r3, #32
 800a69a:	bfbc      	itt	lt
 800a69c:	4632      	movlt	r2, r6
 800a69e:	4616      	movlt	r6, r2
 800a6a0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a6a4:	d005      	beq.n	800a6b2 <__cvt+0x42>
 800a6a6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800a6aa:	d100      	bne.n	800a6ae <__cvt+0x3e>
 800a6ac:	3401      	adds	r4, #1
 800a6ae:	2102      	movs	r1, #2
 800a6b0:	e000      	b.n	800a6b4 <__cvt+0x44>
 800a6b2:	2103      	movs	r1, #3
 800a6b4:	ab03      	add	r3, sp, #12
 800a6b6:	9301      	str	r3, [sp, #4]
 800a6b8:	ab02      	add	r3, sp, #8
 800a6ba:	9300      	str	r3, [sp, #0]
 800a6bc:	ec47 6b10 	vmov	d0, r6, r7
 800a6c0:	4653      	mov	r3, sl
 800a6c2:	4622      	mov	r2, r4
 800a6c4:	f000 fe98 	bl	800b3f8 <_dtoa_r>
 800a6c8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800a6cc:	4605      	mov	r5, r0
 800a6ce:	d119      	bne.n	800a704 <__cvt+0x94>
 800a6d0:	f019 0f01 	tst.w	r9, #1
 800a6d4:	d00e      	beq.n	800a6f4 <__cvt+0x84>
 800a6d6:	eb00 0904 	add.w	r9, r0, r4
 800a6da:	2200      	movs	r2, #0
 800a6dc:	2300      	movs	r3, #0
 800a6de:	4630      	mov	r0, r6
 800a6e0:	4639      	mov	r1, r7
 800a6e2:	f7f6 fa29 	bl	8000b38 <__aeabi_dcmpeq>
 800a6e6:	b108      	cbz	r0, 800a6ec <__cvt+0x7c>
 800a6e8:	f8cd 900c 	str.w	r9, [sp, #12]
 800a6ec:	2230      	movs	r2, #48	@ 0x30
 800a6ee:	9b03      	ldr	r3, [sp, #12]
 800a6f0:	454b      	cmp	r3, r9
 800a6f2:	d31e      	bcc.n	800a732 <__cvt+0xc2>
 800a6f4:	9b03      	ldr	r3, [sp, #12]
 800a6f6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a6f8:	1b5b      	subs	r3, r3, r5
 800a6fa:	4628      	mov	r0, r5
 800a6fc:	6013      	str	r3, [r2, #0]
 800a6fe:	b004      	add	sp, #16
 800a700:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a704:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a708:	eb00 0904 	add.w	r9, r0, r4
 800a70c:	d1e5      	bne.n	800a6da <__cvt+0x6a>
 800a70e:	7803      	ldrb	r3, [r0, #0]
 800a710:	2b30      	cmp	r3, #48	@ 0x30
 800a712:	d10a      	bne.n	800a72a <__cvt+0xba>
 800a714:	2200      	movs	r2, #0
 800a716:	2300      	movs	r3, #0
 800a718:	4630      	mov	r0, r6
 800a71a:	4639      	mov	r1, r7
 800a71c:	f7f6 fa0c 	bl	8000b38 <__aeabi_dcmpeq>
 800a720:	b918      	cbnz	r0, 800a72a <__cvt+0xba>
 800a722:	f1c4 0401 	rsb	r4, r4, #1
 800a726:	f8ca 4000 	str.w	r4, [sl]
 800a72a:	f8da 3000 	ldr.w	r3, [sl]
 800a72e:	4499      	add	r9, r3
 800a730:	e7d3      	b.n	800a6da <__cvt+0x6a>
 800a732:	1c59      	adds	r1, r3, #1
 800a734:	9103      	str	r1, [sp, #12]
 800a736:	701a      	strb	r2, [r3, #0]
 800a738:	e7d9      	b.n	800a6ee <__cvt+0x7e>

0800a73a <__exponent>:
 800a73a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a73c:	2900      	cmp	r1, #0
 800a73e:	bfba      	itte	lt
 800a740:	4249      	neglt	r1, r1
 800a742:	232d      	movlt	r3, #45	@ 0x2d
 800a744:	232b      	movge	r3, #43	@ 0x2b
 800a746:	2909      	cmp	r1, #9
 800a748:	7002      	strb	r2, [r0, #0]
 800a74a:	7043      	strb	r3, [r0, #1]
 800a74c:	dd29      	ble.n	800a7a2 <__exponent+0x68>
 800a74e:	f10d 0307 	add.w	r3, sp, #7
 800a752:	461d      	mov	r5, r3
 800a754:	270a      	movs	r7, #10
 800a756:	461a      	mov	r2, r3
 800a758:	fbb1 f6f7 	udiv	r6, r1, r7
 800a75c:	fb07 1416 	mls	r4, r7, r6, r1
 800a760:	3430      	adds	r4, #48	@ 0x30
 800a762:	f802 4c01 	strb.w	r4, [r2, #-1]
 800a766:	460c      	mov	r4, r1
 800a768:	2c63      	cmp	r4, #99	@ 0x63
 800a76a:	f103 33ff 	add.w	r3, r3, #4294967295
 800a76e:	4631      	mov	r1, r6
 800a770:	dcf1      	bgt.n	800a756 <__exponent+0x1c>
 800a772:	3130      	adds	r1, #48	@ 0x30
 800a774:	1e94      	subs	r4, r2, #2
 800a776:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a77a:	1c41      	adds	r1, r0, #1
 800a77c:	4623      	mov	r3, r4
 800a77e:	42ab      	cmp	r3, r5
 800a780:	d30a      	bcc.n	800a798 <__exponent+0x5e>
 800a782:	f10d 0309 	add.w	r3, sp, #9
 800a786:	1a9b      	subs	r3, r3, r2
 800a788:	42ac      	cmp	r4, r5
 800a78a:	bf88      	it	hi
 800a78c:	2300      	movhi	r3, #0
 800a78e:	3302      	adds	r3, #2
 800a790:	4403      	add	r3, r0
 800a792:	1a18      	subs	r0, r3, r0
 800a794:	b003      	add	sp, #12
 800a796:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a798:	f813 6b01 	ldrb.w	r6, [r3], #1
 800a79c:	f801 6f01 	strb.w	r6, [r1, #1]!
 800a7a0:	e7ed      	b.n	800a77e <__exponent+0x44>
 800a7a2:	2330      	movs	r3, #48	@ 0x30
 800a7a4:	3130      	adds	r1, #48	@ 0x30
 800a7a6:	7083      	strb	r3, [r0, #2]
 800a7a8:	70c1      	strb	r1, [r0, #3]
 800a7aa:	1d03      	adds	r3, r0, #4
 800a7ac:	e7f1      	b.n	800a792 <__exponent+0x58>
	...

0800a7b0 <_printf_float>:
 800a7b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7b4:	b08d      	sub	sp, #52	@ 0x34
 800a7b6:	460c      	mov	r4, r1
 800a7b8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800a7bc:	4616      	mov	r6, r2
 800a7be:	461f      	mov	r7, r3
 800a7c0:	4605      	mov	r5, r0
 800a7c2:	f000 fd01 	bl	800b1c8 <_localeconv_r>
 800a7c6:	6803      	ldr	r3, [r0, #0]
 800a7c8:	9304      	str	r3, [sp, #16]
 800a7ca:	4618      	mov	r0, r3
 800a7cc:	f7f5 fd88 	bl	80002e0 <strlen>
 800a7d0:	2300      	movs	r3, #0
 800a7d2:	930a      	str	r3, [sp, #40]	@ 0x28
 800a7d4:	f8d8 3000 	ldr.w	r3, [r8]
 800a7d8:	9005      	str	r0, [sp, #20]
 800a7da:	3307      	adds	r3, #7
 800a7dc:	f023 0307 	bic.w	r3, r3, #7
 800a7e0:	f103 0208 	add.w	r2, r3, #8
 800a7e4:	f894 a018 	ldrb.w	sl, [r4, #24]
 800a7e8:	f8d4 b000 	ldr.w	fp, [r4]
 800a7ec:	f8c8 2000 	str.w	r2, [r8]
 800a7f0:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a7f4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800a7f8:	9307      	str	r3, [sp, #28]
 800a7fa:	f8cd 8018 	str.w	r8, [sp, #24]
 800a7fe:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800a802:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a806:	4b9c      	ldr	r3, [pc, #624]	@ (800aa78 <_printf_float+0x2c8>)
 800a808:	f04f 32ff 	mov.w	r2, #4294967295
 800a80c:	f7f6 f9c6 	bl	8000b9c <__aeabi_dcmpun>
 800a810:	bb70      	cbnz	r0, 800a870 <_printf_float+0xc0>
 800a812:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a816:	4b98      	ldr	r3, [pc, #608]	@ (800aa78 <_printf_float+0x2c8>)
 800a818:	f04f 32ff 	mov.w	r2, #4294967295
 800a81c:	f7f6 f9a0 	bl	8000b60 <__aeabi_dcmple>
 800a820:	bb30      	cbnz	r0, 800a870 <_printf_float+0xc0>
 800a822:	2200      	movs	r2, #0
 800a824:	2300      	movs	r3, #0
 800a826:	4640      	mov	r0, r8
 800a828:	4649      	mov	r1, r9
 800a82a:	f7f6 f98f 	bl	8000b4c <__aeabi_dcmplt>
 800a82e:	b110      	cbz	r0, 800a836 <_printf_float+0x86>
 800a830:	232d      	movs	r3, #45	@ 0x2d
 800a832:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a836:	4a91      	ldr	r2, [pc, #580]	@ (800aa7c <_printf_float+0x2cc>)
 800a838:	4b91      	ldr	r3, [pc, #580]	@ (800aa80 <_printf_float+0x2d0>)
 800a83a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a83e:	bf94      	ite	ls
 800a840:	4690      	movls	r8, r2
 800a842:	4698      	movhi	r8, r3
 800a844:	2303      	movs	r3, #3
 800a846:	6123      	str	r3, [r4, #16]
 800a848:	f02b 0304 	bic.w	r3, fp, #4
 800a84c:	6023      	str	r3, [r4, #0]
 800a84e:	f04f 0900 	mov.w	r9, #0
 800a852:	9700      	str	r7, [sp, #0]
 800a854:	4633      	mov	r3, r6
 800a856:	aa0b      	add	r2, sp, #44	@ 0x2c
 800a858:	4621      	mov	r1, r4
 800a85a:	4628      	mov	r0, r5
 800a85c:	f000 f9d2 	bl	800ac04 <_printf_common>
 800a860:	3001      	adds	r0, #1
 800a862:	f040 808d 	bne.w	800a980 <_printf_float+0x1d0>
 800a866:	f04f 30ff 	mov.w	r0, #4294967295
 800a86a:	b00d      	add	sp, #52	@ 0x34
 800a86c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a870:	4642      	mov	r2, r8
 800a872:	464b      	mov	r3, r9
 800a874:	4640      	mov	r0, r8
 800a876:	4649      	mov	r1, r9
 800a878:	f7f6 f990 	bl	8000b9c <__aeabi_dcmpun>
 800a87c:	b140      	cbz	r0, 800a890 <_printf_float+0xe0>
 800a87e:	464b      	mov	r3, r9
 800a880:	2b00      	cmp	r3, #0
 800a882:	bfbc      	itt	lt
 800a884:	232d      	movlt	r3, #45	@ 0x2d
 800a886:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800a88a:	4a7e      	ldr	r2, [pc, #504]	@ (800aa84 <_printf_float+0x2d4>)
 800a88c:	4b7e      	ldr	r3, [pc, #504]	@ (800aa88 <_printf_float+0x2d8>)
 800a88e:	e7d4      	b.n	800a83a <_printf_float+0x8a>
 800a890:	6863      	ldr	r3, [r4, #4]
 800a892:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800a896:	9206      	str	r2, [sp, #24]
 800a898:	1c5a      	adds	r2, r3, #1
 800a89a:	d13b      	bne.n	800a914 <_printf_float+0x164>
 800a89c:	2306      	movs	r3, #6
 800a89e:	6063      	str	r3, [r4, #4]
 800a8a0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800a8a4:	2300      	movs	r3, #0
 800a8a6:	6022      	str	r2, [r4, #0]
 800a8a8:	9303      	str	r3, [sp, #12]
 800a8aa:	ab0a      	add	r3, sp, #40	@ 0x28
 800a8ac:	e9cd a301 	strd	sl, r3, [sp, #4]
 800a8b0:	ab09      	add	r3, sp, #36	@ 0x24
 800a8b2:	9300      	str	r3, [sp, #0]
 800a8b4:	6861      	ldr	r1, [r4, #4]
 800a8b6:	ec49 8b10 	vmov	d0, r8, r9
 800a8ba:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800a8be:	4628      	mov	r0, r5
 800a8c0:	f7ff fed6 	bl	800a670 <__cvt>
 800a8c4:	9b06      	ldr	r3, [sp, #24]
 800a8c6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a8c8:	2b47      	cmp	r3, #71	@ 0x47
 800a8ca:	4680      	mov	r8, r0
 800a8cc:	d129      	bne.n	800a922 <_printf_float+0x172>
 800a8ce:	1cc8      	adds	r0, r1, #3
 800a8d0:	db02      	blt.n	800a8d8 <_printf_float+0x128>
 800a8d2:	6863      	ldr	r3, [r4, #4]
 800a8d4:	4299      	cmp	r1, r3
 800a8d6:	dd41      	ble.n	800a95c <_printf_float+0x1ac>
 800a8d8:	f1aa 0a02 	sub.w	sl, sl, #2
 800a8dc:	fa5f fa8a 	uxtb.w	sl, sl
 800a8e0:	3901      	subs	r1, #1
 800a8e2:	4652      	mov	r2, sl
 800a8e4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800a8e8:	9109      	str	r1, [sp, #36]	@ 0x24
 800a8ea:	f7ff ff26 	bl	800a73a <__exponent>
 800a8ee:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a8f0:	1813      	adds	r3, r2, r0
 800a8f2:	2a01      	cmp	r2, #1
 800a8f4:	4681      	mov	r9, r0
 800a8f6:	6123      	str	r3, [r4, #16]
 800a8f8:	dc02      	bgt.n	800a900 <_printf_float+0x150>
 800a8fa:	6822      	ldr	r2, [r4, #0]
 800a8fc:	07d2      	lsls	r2, r2, #31
 800a8fe:	d501      	bpl.n	800a904 <_printf_float+0x154>
 800a900:	3301      	adds	r3, #1
 800a902:	6123      	str	r3, [r4, #16]
 800a904:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800a908:	2b00      	cmp	r3, #0
 800a90a:	d0a2      	beq.n	800a852 <_printf_float+0xa2>
 800a90c:	232d      	movs	r3, #45	@ 0x2d
 800a90e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a912:	e79e      	b.n	800a852 <_printf_float+0xa2>
 800a914:	9a06      	ldr	r2, [sp, #24]
 800a916:	2a47      	cmp	r2, #71	@ 0x47
 800a918:	d1c2      	bne.n	800a8a0 <_printf_float+0xf0>
 800a91a:	2b00      	cmp	r3, #0
 800a91c:	d1c0      	bne.n	800a8a0 <_printf_float+0xf0>
 800a91e:	2301      	movs	r3, #1
 800a920:	e7bd      	b.n	800a89e <_printf_float+0xee>
 800a922:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a926:	d9db      	bls.n	800a8e0 <_printf_float+0x130>
 800a928:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800a92c:	d118      	bne.n	800a960 <_printf_float+0x1b0>
 800a92e:	2900      	cmp	r1, #0
 800a930:	6863      	ldr	r3, [r4, #4]
 800a932:	dd0b      	ble.n	800a94c <_printf_float+0x19c>
 800a934:	6121      	str	r1, [r4, #16]
 800a936:	b913      	cbnz	r3, 800a93e <_printf_float+0x18e>
 800a938:	6822      	ldr	r2, [r4, #0]
 800a93a:	07d0      	lsls	r0, r2, #31
 800a93c:	d502      	bpl.n	800a944 <_printf_float+0x194>
 800a93e:	3301      	adds	r3, #1
 800a940:	440b      	add	r3, r1
 800a942:	6123      	str	r3, [r4, #16]
 800a944:	65a1      	str	r1, [r4, #88]	@ 0x58
 800a946:	f04f 0900 	mov.w	r9, #0
 800a94a:	e7db      	b.n	800a904 <_printf_float+0x154>
 800a94c:	b913      	cbnz	r3, 800a954 <_printf_float+0x1a4>
 800a94e:	6822      	ldr	r2, [r4, #0]
 800a950:	07d2      	lsls	r2, r2, #31
 800a952:	d501      	bpl.n	800a958 <_printf_float+0x1a8>
 800a954:	3302      	adds	r3, #2
 800a956:	e7f4      	b.n	800a942 <_printf_float+0x192>
 800a958:	2301      	movs	r3, #1
 800a95a:	e7f2      	b.n	800a942 <_printf_float+0x192>
 800a95c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800a960:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a962:	4299      	cmp	r1, r3
 800a964:	db05      	blt.n	800a972 <_printf_float+0x1c2>
 800a966:	6823      	ldr	r3, [r4, #0]
 800a968:	6121      	str	r1, [r4, #16]
 800a96a:	07d8      	lsls	r0, r3, #31
 800a96c:	d5ea      	bpl.n	800a944 <_printf_float+0x194>
 800a96e:	1c4b      	adds	r3, r1, #1
 800a970:	e7e7      	b.n	800a942 <_printf_float+0x192>
 800a972:	2900      	cmp	r1, #0
 800a974:	bfd4      	ite	le
 800a976:	f1c1 0202 	rsble	r2, r1, #2
 800a97a:	2201      	movgt	r2, #1
 800a97c:	4413      	add	r3, r2
 800a97e:	e7e0      	b.n	800a942 <_printf_float+0x192>
 800a980:	6823      	ldr	r3, [r4, #0]
 800a982:	055a      	lsls	r2, r3, #21
 800a984:	d407      	bmi.n	800a996 <_printf_float+0x1e6>
 800a986:	6923      	ldr	r3, [r4, #16]
 800a988:	4642      	mov	r2, r8
 800a98a:	4631      	mov	r1, r6
 800a98c:	4628      	mov	r0, r5
 800a98e:	47b8      	blx	r7
 800a990:	3001      	adds	r0, #1
 800a992:	d12b      	bne.n	800a9ec <_printf_float+0x23c>
 800a994:	e767      	b.n	800a866 <_printf_float+0xb6>
 800a996:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a99a:	f240 80dd 	bls.w	800ab58 <_printf_float+0x3a8>
 800a99e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a9a2:	2200      	movs	r2, #0
 800a9a4:	2300      	movs	r3, #0
 800a9a6:	f7f6 f8c7 	bl	8000b38 <__aeabi_dcmpeq>
 800a9aa:	2800      	cmp	r0, #0
 800a9ac:	d033      	beq.n	800aa16 <_printf_float+0x266>
 800a9ae:	4a37      	ldr	r2, [pc, #220]	@ (800aa8c <_printf_float+0x2dc>)
 800a9b0:	2301      	movs	r3, #1
 800a9b2:	4631      	mov	r1, r6
 800a9b4:	4628      	mov	r0, r5
 800a9b6:	47b8      	blx	r7
 800a9b8:	3001      	adds	r0, #1
 800a9ba:	f43f af54 	beq.w	800a866 <_printf_float+0xb6>
 800a9be:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800a9c2:	4543      	cmp	r3, r8
 800a9c4:	db02      	blt.n	800a9cc <_printf_float+0x21c>
 800a9c6:	6823      	ldr	r3, [r4, #0]
 800a9c8:	07d8      	lsls	r0, r3, #31
 800a9ca:	d50f      	bpl.n	800a9ec <_printf_float+0x23c>
 800a9cc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a9d0:	4631      	mov	r1, r6
 800a9d2:	4628      	mov	r0, r5
 800a9d4:	47b8      	blx	r7
 800a9d6:	3001      	adds	r0, #1
 800a9d8:	f43f af45 	beq.w	800a866 <_printf_float+0xb6>
 800a9dc:	f04f 0900 	mov.w	r9, #0
 800a9e0:	f108 38ff 	add.w	r8, r8, #4294967295
 800a9e4:	f104 0a1a 	add.w	sl, r4, #26
 800a9e8:	45c8      	cmp	r8, r9
 800a9ea:	dc09      	bgt.n	800aa00 <_printf_float+0x250>
 800a9ec:	6823      	ldr	r3, [r4, #0]
 800a9ee:	079b      	lsls	r3, r3, #30
 800a9f0:	f100 8103 	bmi.w	800abfa <_printf_float+0x44a>
 800a9f4:	68e0      	ldr	r0, [r4, #12]
 800a9f6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a9f8:	4298      	cmp	r0, r3
 800a9fa:	bfb8      	it	lt
 800a9fc:	4618      	movlt	r0, r3
 800a9fe:	e734      	b.n	800a86a <_printf_float+0xba>
 800aa00:	2301      	movs	r3, #1
 800aa02:	4652      	mov	r2, sl
 800aa04:	4631      	mov	r1, r6
 800aa06:	4628      	mov	r0, r5
 800aa08:	47b8      	blx	r7
 800aa0a:	3001      	adds	r0, #1
 800aa0c:	f43f af2b 	beq.w	800a866 <_printf_float+0xb6>
 800aa10:	f109 0901 	add.w	r9, r9, #1
 800aa14:	e7e8      	b.n	800a9e8 <_printf_float+0x238>
 800aa16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aa18:	2b00      	cmp	r3, #0
 800aa1a:	dc39      	bgt.n	800aa90 <_printf_float+0x2e0>
 800aa1c:	4a1b      	ldr	r2, [pc, #108]	@ (800aa8c <_printf_float+0x2dc>)
 800aa1e:	2301      	movs	r3, #1
 800aa20:	4631      	mov	r1, r6
 800aa22:	4628      	mov	r0, r5
 800aa24:	47b8      	blx	r7
 800aa26:	3001      	adds	r0, #1
 800aa28:	f43f af1d 	beq.w	800a866 <_printf_float+0xb6>
 800aa2c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800aa30:	ea59 0303 	orrs.w	r3, r9, r3
 800aa34:	d102      	bne.n	800aa3c <_printf_float+0x28c>
 800aa36:	6823      	ldr	r3, [r4, #0]
 800aa38:	07d9      	lsls	r1, r3, #31
 800aa3a:	d5d7      	bpl.n	800a9ec <_printf_float+0x23c>
 800aa3c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aa40:	4631      	mov	r1, r6
 800aa42:	4628      	mov	r0, r5
 800aa44:	47b8      	blx	r7
 800aa46:	3001      	adds	r0, #1
 800aa48:	f43f af0d 	beq.w	800a866 <_printf_float+0xb6>
 800aa4c:	f04f 0a00 	mov.w	sl, #0
 800aa50:	f104 0b1a 	add.w	fp, r4, #26
 800aa54:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aa56:	425b      	negs	r3, r3
 800aa58:	4553      	cmp	r3, sl
 800aa5a:	dc01      	bgt.n	800aa60 <_printf_float+0x2b0>
 800aa5c:	464b      	mov	r3, r9
 800aa5e:	e793      	b.n	800a988 <_printf_float+0x1d8>
 800aa60:	2301      	movs	r3, #1
 800aa62:	465a      	mov	r2, fp
 800aa64:	4631      	mov	r1, r6
 800aa66:	4628      	mov	r0, r5
 800aa68:	47b8      	blx	r7
 800aa6a:	3001      	adds	r0, #1
 800aa6c:	f43f aefb 	beq.w	800a866 <_printf_float+0xb6>
 800aa70:	f10a 0a01 	add.w	sl, sl, #1
 800aa74:	e7ee      	b.n	800aa54 <_printf_float+0x2a4>
 800aa76:	bf00      	nop
 800aa78:	7fefffff 	.word	0x7fefffff
 800aa7c:	0800dff8 	.word	0x0800dff8
 800aa80:	0800dffc 	.word	0x0800dffc
 800aa84:	0800e000 	.word	0x0800e000
 800aa88:	0800e004 	.word	0x0800e004
 800aa8c:	0800e008 	.word	0x0800e008
 800aa90:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800aa92:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800aa96:	4553      	cmp	r3, sl
 800aa98:	bfa8      	it	ge
 800aa9a:	4653      	movge	r3, sl
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	4699      	mov	r9, r3
 800aaa0:	dc36      	bgt.n	800ab10 <_printf_float+0x360>
 800aaa2:	f04f 0b00 	mov.w	fp, #0
 800aaa6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800aaaa:	f104 021a 	add.w	r2, r4, #26
 800aaae:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800aab0:	9306      	str	r3, [sp, #24]
 800aab2:	eba3 0309 	sub.w	r3, r3, r9
 800aab6:	455b      	cmp	r3, fp
 800aab8:	dc31      	bgt.n	800ab1e <_printf_float+0x36e>
 800aaba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aabc:	459a      	cmp	sl, r3
 800aabe:	dc3a      	bgt.n	800ab36 <_printf_float+0x386>
 800aac0:	6823      	ldr	r3, [r4, #0]
 800aac2:	07da      	lsls	r2, r3, #31
 800aac4:	d437      	bmi.n	800ab36 <_printf_float+0x386>
 800aac6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aac8:	ebaa 0903 	sub.w	r9, sl, r3
 800aacc:	9b06      	ldr	r3, [sp, #24]
 800aace:	ebaa 0303 	sub.w	r3, sl, r3
 800aad2:	4599      	cmp	r9, r3
 800aad4:	bfa8      	it	ge
 800aad6:	4699      	movge	r9, r3
 800aad8:	f1b9 0f00 	cmp.w	r9, #0
 800aadc:	dc33      	bgt.n	800ab46 <_printf_float+0x396>
 800aade:	f04f 0800 	mov.w	r8, #0
 800aae2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800aae6:	f104 0b1a 	add.w	fp, r4, #26
 800aaea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aaec:	ebaa 0303 	sub.w	r3, sl, r3
 800aaf0:	eba3 0309 	sub.w	r3, r3, r9
 800aaf4:	4543      	cmp	r3, r8
 800aaf6:	f77f af79 	ble.w	800a9ec <_printf_float+0x23c>
 800aafa:	2301      	movs	r3, #1
 800aafc:	465a      	mov	r2, fp
 800aafe:	4631      	mov	r1, r6
 800ab00:	4628      	mov	r0, r5
 800ab02:	47b8      	blx	r7
 800ab04:	3001      	adds	r0, #1
 800ab06:	f43f aeae 	beq.w	800a866 <_printf_float+0xb6>
 800ab0a:	f108 0801 	add.w	r8, r8, #1
 800ab0e:	e7ec      	b.n	800aaea <_printf_float+0x33a>
 800ab10:	4642      	mov	r2, r8
 800ab12:	4631      	mov	r1, r6
 800ab14:	4628      	mov	r0, r5
 800ab16:	47b8      	blx	r7
 800ab18:	3001      	adds	r0, #1
 800ab1a:	d1c2      	bne.n	800aaa2 <_printf_float+0x2f2>
 800ab1c:	e6a3      	b.n	800a866 <_printf_float+0xb6>
 800ab1e:	2301      	movs	r3, #1
 800ab20:	4631      	mov	r1, r6
 800ab22:	4628      	mov	r0, r5
 800ab24:	9206      	str	r2, [sp, #24]
 800ab26:	47b8      	blx	r7
 800ab28:	3001      	adds	r0, #1
 800ab2a:	f43f ae9c 	beq.w	800a866 <_printf_float+0xb6>
 800ab2e:	9a06      	ldr	r2, [sp, #24]
 800ab30:	f10b 0b01 	add.w	fp, fp, #1
 800ab34:	e7bb      	b.n	800aaae <_printf_float+0x2fe>
 800ab36:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ab3a:	4631      	mov	r1, r6
 800ab3c:	4628      	mov	r0, r5
 800ab3e:	47b8      	blx	r7
 800ab40:	3001      	adds	r0, #1
 800ab42:	d1c0      	bne.n	800aac6 <_printf_float+0x316>
 800ab44:	e68f      	b.n	800a866 <_printf_float+0xb6>
 800ab46:	9a06      	ldr	r2, [sp, #24]
 800ab48:	464b      	mov	r3, r9
 800ab4a:	4442      	add	r2, r8
 800ab4c:	4631      	mov	r1, r6
 800ab4e:	4628      	mov	r0, r5
 800ab50:	47b8      	blx	r7
 800ab52:	3001      	adds	r0, #1
 800ab54:	d1c3      	bne.n	800aade <_printf_float+0x32e>
 800ab56:	e686      	b.n	800a866 <_printf_float+0xb6>
 800ab58:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ab5c:	f1ba 0f01 	cmp.w	sl, #1
 800ab60:	dc01      	bgt.n	800ab66 <_printf_float+0x3b6>
 800ab62:	07db      	lsls	r3, r3, #31
 800ab64:	d536      	bpl.n	800abd4 <_printf_float+0x424>
 800ab66:	2301      	movs	r3, #1
 800ab68:	4642      	mov	r2, r8
 800ab6a:	4631      	mov	r1, r6
 800ab6c:	4628      	mov	r0, r5
 800ab6e:	47b8      	blx	r7
 800ab70:	3001      	adds	r0, #1
 800ab72:	f43f ae78 	beq.w	800a866 <_printf_float+0xb6>
 800ab76:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ab7a:	4631      	mov	r1, r6
 800ab7c:	4628      	mov	r0, r5
 800ab7e:	47b8      	blx	r7
 800ab80:	3001      	adds	r0, #1
 800ab82:	f43f ae70 	beq.w	800a866 <_printf_float+0xb6>
 800ab86:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ab8a:	2200      	movs	r2, #0
 800ab8c:	2300      	movs	r3, #0
 800ab8e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ab92:	f7f5 ffd1 	bl	8000b38 <__aeabi_dcmpeq>
 800ab96:	b9c0      	cbnz	r0, 800abca <_printf_float+0x41a>
 800ab98:	4653      	mov	r3, sl
 800ab9a:	f108 0201 	add.w	r2, r8, #1
 800ab9e:	4631      	mov	r1, r6
 800aba0:	4628      	mov	r0, r5
 800aba2:	47b8      	blx	r7
 800aba4:	3001      	adds	r0, #1
 800aba6:	d10c      	bne.n	800abc2 <_printf_float+0x412>
 800aba8:	e65d      	b.n	800a866 <_printf_float+0xb6>
 800abaa:	2301      	movs	r3, #1
 800abac:	465a      	mov	r2, fp
 800abae:	4631      	mov	r1, r6
 800abb0:	4628      	mov	r0, r5
 800abb2:	47b8      	blx	r7
 800abb4:	3001      	adds	r0, #1
 800abb6:	f43f ae56 	beq.w	800a866 <_printf_float+0xb6>
 800abba:	f108 0801 	add.w	r8, r8, #1
 800abbe:	45d0      	cmp	r8, sl
 800abc0:	dbf3      	blt.n	800abaa <_printf_float+0x3fa>
 800abc2:	464b      	mov	r3, r9
 800abc4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800abc8:	e6df      	b.n	800a98a <_printf_float+0x1da>
 800abca:	f04f 0800 	mov.w	r8, #0
 800abce:	f104 0b1a 	add.w	fp, r4, #26
 800abd2:	e7f4      	b.n	800abbe <_printf_float+0x40e>
 800abd4:	2301      	movs	r3, #1
 800abd6:	4642      	mov	r2, r8
 800abd8:	e7e1      	b.n	800ab9e <_printf_float+0x3ee>
 800abda:	2301      	movs	r3, #1
 800abdc:	464a      	mov	r2, r9
 800abde:	4631      	mov	r1, r6
 800abe0:	4628      	mov	r0, r5
 800abe2:	47b8      	blx	r7
 800abe4:	3001      	adds	r0, #1
 800abe6:	f43f ae3e 	beq.w	800a866 <_printf_float+0xb6>
 800abea:	f108 0801 	add.w	r8, r8, #1
 800abee:	68e3      	ldr	r3, [r4, #12]
 800abf0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800abf2:	1a5b      	subs	r3, r3, r1
 800abf4:	4543      	cmp	r3, r8
 800abf6:	dcf0      	bgt.n	800abda <_printf_float+0x42a>
 800abf8:	e6fc      	b.n	800a9f4 <_printf_float+0x244>
 800abfa:	f04f 0800 	mov.w	r8, #0
 800abfe:	f104 0919 	add.w	r9, r4, #25
 800ac02:	e7f4      	b.n	800abee <_printf_float+0x43e>

0800ac04 <_printf_common>:
 800ac04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ac08:	4616      	mov	r6, r2
 800ac0a:	4698      	mov	r8, r3
 800ac0c:	688a      	ldr	r2, [r1, #8]
 800ac0e:	690b      	ldr	r3, [r1, #16]
 800ac10:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ac14:	4293      	cmp	r3, r2
 800ac16:	bfb8      	it	lt
 800ac18:	4613      	movlt	r3, r2
 800ac1a:	6033      	str	r3, [r6, #0]
 800ac1c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800ac20:	4607      	mov	r7, r0
 800ac22:	460c      	mov	r4, r1
 800ac24:	b10a      	cbz	r2, 800ac2a <_printf_common+0x26>
 800ac26:	3301      	adds	r3, #1
 800ac28:	6033      	str	r3, [r6, #0]
 800ac2a:	6823      	ldr	r3, [r4, #0]
 800ac2c:	0699      	lsls	r1, r3, #26
 800ac2e:	bf42      	ittt	mi
 800ac30:	6833      	ldrmi	r3, [r6, #0]
 800ac32:	3302      	addmi	r3, #2
 800ac34:	6033      	strmi	r3, [r6, #0]
 800ac36:	6825      	ldr	r5, [r4, #0]
 800ac38:	f015 0506 	ands.w	r5, r5, #6
 800ac3c:	d106      	bne.n	800ac4c <_printf_common+0x48>
 800ac3e:	f104 0a19 	add.w	sl, r4, #25
 800ac42:	68e3      	ldr	r3, [r4, #12]
 800ac44:	6832      	ldr	r2, [r6, #0]
 800ac46:	1a9b      	subs	r3, r3, r2
 800ac48:	42ab      	cmp	r3, r5
 800ac4a:	dc26      	bgt.n	800ac9a <_printf_common+0x96>
 800ac4c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800ac50:	6822      	ldr	r2, [r4, #0]
 800ac52:	3b00      	subs	r3, #0
 800ac54:	bf18      	it	ne
 800ac56:	2301      	movne	r3, #1
 800ac58:	0692      	lsls	r2, r2, #26
 800ac5a:	d42b      	bmi.n	800acb4 <_printf_common+0xb0>
 800ac5c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ac60:	4641      	mov	r1, r8
 800ac62:	4638      	mov	r0, r7
 800ac64:	47c8      	blx	r9
 800ac66:	3001      	adds	r0, #1
 800ac68:	d01e      	beq.n	800aca8 <_printf_common+0xa4>
 800ac6a:	6823      	ldr	r3, [r4, #0]
 800ac6c:	6922      	ldr	r2, [r4, #16]
 800ac6e:	f003 0306 	and.w	r3, r3, #6
 800ac72:	2b04      	cmp	r3, #4
 800ac74:	bf02      	ittt	eq
 800ac76:	68e5      	ldreq	r5, [r4, #12]
 800ac78:	6833      	ldreq	r3, [r6, #0]
 800ac7a:	1aed      	subeq	r5, r5, r3
 800ac7c:	68a3      	ldr	r3, [r4, #8]
 800ac7e:	bf0c      	ite	eq
 800ac80:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ac84:	2500      	movne	r5, #0
 800ac86:	4293      	cmp	r3, r2
 800ac88:	bfc4      	itt	gt
 800ac8a:	1a9b      	subgt	r3, r3, r2
 800ac8c:	18ed      	addgt	r5, r5, r3
 800ac8e:	2600      	movs	r6, #0
 800ac90:	341a      	adds	r4, #26
 800ac92:	42b5      	cmp	r5, r6
 800ac94:	d11a      	bne.n	800accc <_printf_common+0xc8>
 800ac96:	2000      	movs	r0, #0
 800ac98:	e008      	b.n	800acac <_printf_common+0xa8>
 800ac9a:	2301      	movs	r3, #1
 800ac9c:	4652      	mov	r2, sl
 800ac9e:	4641      	mov	r1, r8
 800aca0:	4638      	mov	r0, r7
 800aca2:	47c8      	blx	r9
 800aca4:	3001      	adds	r0, #1
 800aca6:	d103      	bne.n	800acb0 <_printf_common+0xac>
 800aca8:	f04f 30ff 	mov.w	r0, #4294967295
 800acac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800acb0:	3501      	adds	r5, #1
 800acb2:	e7c6      	b.n	800ac42 <_printf_common+0x3e>
 800acb4:	18e1      	adds	r1, r4, r3
 800acb6:	1c5a      	adds	r2, r3, #1
 800acb8:	2030      	movs	r0, #48	@ 0x30
 800acba:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800acbe:	4422      	add	r2, r4
 800acc0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800acc4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800acc8:	3302      	adds	r3, #2
 800acca:	e7c7      	b.n	800ac5c <_printf_common+0x58>
 800accc:	2301      	movs	r3, #1
 800acce:	4622      	mov	r2, r4
 800acd0:	4641      	mov	r1, r8
 800acd2:	4638      	mov	r0, r7
 800acd4:	47c8      	blx	r9
 800acd6:	3001      	adds	r0, #1
 800acd8:	d0e6      	beq.n	800aca8 <_printf_common+0xa4>
 800acda:	3601      	adds	r6, #1
 800acdc:	e7d9      	b.n	800ac92 <_printf_common+0x8e>
	...

0800ace0 <_printf_i>:
 800ace0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ace4:	7e0f      	ldrb	r7, [r1, #24]
 800ace6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ace8:	2f78      	cmp	r7, #120	@ 0x78
 800acea:	4691      	mov	r9, r2
 800acec:	4680      	mov	r8, r0
 800acee:	460c      	mov	r4, r1
 800acf0:	469a      	mov	sl, r3
 800acf2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800acf6:	d807      	bhi.n	800ad08 <_printf_i+0x28>
 800acf8:	2f62      	cmp	r7, #98	@ 0x62
 800acfa:	d80a      	bhi.n	800ad12 <_printf_i+0x32>
 800acfc:	2f00      	cmp	r7, #0
 800acfe:	f000 80d2 	beq.w	800aea6 <_printf_i+0x1c6>
 800ad02:	2f58      	cmp	r7, #88	@ 0x58
 800ad04:	f000 80b9 	beq.w	800ae7a <_printf_i+0x19a>
 800ad08:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ad0c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ad10:	e03a      	b.n	800ad88 <_printf_i+0xa8>
 800ad12:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ad16:	2b15      	cmp	r3, #21
 800ad18:	d8f6      	bhi.n	800ad08 <_printf_i+0x28>
 800ad1a:	a101      	add	r1, pc, #4	@ (adr r1, 800ad20 <_printf_i+0x40>)
 800ad1c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ad20:	0800ad79 	.word	0x0800ad79
 800ad24:	0800ad8d 	.word	0x0800ad8d
 800ad28:	0800ad09 	.word	0x0800ad09
 800ad2c:	0800ad09 	.word	0x0800ad09
 800ad30:	0800ad09 	.word	0x0800ad09
 800ad34:	0800ad09 	.word	0x0800ad09
 800ad38:	0800ad8d 	.word	0x0800ad8d
 800ad3c:	0800ad09 	.word	0x0800ad09
 800ad40:	0800ad09 	.word	0x0800ad09
 800ad44:	0800ad09 	.word	0x0800ad09
 800ad48:	0800ad09 	.word	0x0800ad09
 800ad4c:	0800ae8d 	.word	0x0800ae8d
 800ad50:	0800adb7 	.word	0x0800adb7
 800ad54:	0800ae47 	.word	0x0800ae47
 800ad58:	0800ad09 	.word	0x0800ad09
 800ad5c:	0800ad09 	.word	0x0800ad09
 800ad60:	0800aeaf 	.word	0x0800aeaf
 800ad64:	0800ad09 	.word	0x0800ad09
 800ad68:	0800adb7 	.word	0x0800adb7
 800ad6c:	0800ad09 	.word	0x0800ad09
 800ad70:	0800ad09 	.word	0x0800ad09
 800ad74:	0800ae4f 	.word	0x0800ae4f
 800ad78:	6833      	ldr	r3, [r6, #0]
 800ad7a:	1d1a      	adds	r2, r3, #4
 800ad7c:	681b      	ldr	r3, [r3, #0]
 800ad7e:	6032      	str	r2, [r6, #0]
 800ad80:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ad84:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ad88:	2301      	movs	r3, #1
 800ad8a:	e09d      	b.n	800aec8 <_printf_i+0x1e8>
 800ad8c:	6833      	ldr	r3, [r6, #0]
 800ad8e:	6820      	ldr	r0, [r4, #0]
 800ad90:	1d19      	adds	r1, r3, #4
 800ad92:	6031      	str	r1, [r6, #0]
 800ad94:	0606      	lsls	r6, r0, #24
 800ad96:	d501      	bpl.n	800ad9c <_printf_i+0xbc>
 800ad98:	681d      	ldr	r5, [r3, #0]
 800ad9a:	e003      	b.n	800ada4 <_printf_i+0xc4>
 800ad9c:	0645      	lsls	r5, r0, #25
 800ad9e:	d5fb      	bpl.n	800ad98 <_printf_i+0xb8>
 800ada0:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ada4:	2d00      	cmp	r5, #0
 800ada6:	da03      	bge.n	800adb0 <_printf_i+0xd0>
 800ada8:	232d      	movs	r3, #45	@ 0x2d
 800adaa:	426d      	negs	r5, r5
 800adac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800adb0:	4859      	ldr	r0, [pc, #356]	@ (800af18 <_printf_i+0x238>)
 800adb2:	230a      	movs	r3, #10
 800adb4:	e011      	b.n	800adda <_printf_i+0xfa>
 800adb6:	6821      	ldr	r1, [r4, #0]
 800adb8:	6833      	ldr	r3, [r6, #0]
 800adba:	0608      	lsls	r0, r1, #24
 800adbc:	f853 5b04 	ldr.w	r5, [r3], #4
 800adc0:	d402      	bmi.n	800adc8 <_printf_i+0xe8>
 800adc2:	0649      	lsls	r1, r1, #25
 800adc4:	bf48      	it	mi
 800adc6:	b2ad      	uxthmi	r5, r5
 800adc8:	2f6f      	cmp	r7, #111	@ 0x6f
 800adca:	4853      	ldr	r0, [pc, #332]	@ (800af18 <_printf_i+0x238>)
 800adcc:	6033      	str	r3, [r6, #0]
 800adce:	bf14      	ite	ne
 800add0:	230a      	movne	r3, #10
 800add2:	2308      	moveq	r3, #8
 800add4:	2100      	movs	r1, #0
 800add6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800adda:	6866      	ldr	r6, [r4, #4]
 800addc:	60a6      	str	r6, [r4, #8]
 800adde:	2e00      	cmp	r6, #0
 800ade0:	bfa2      	ittt	ge
 800ade2:	6821      	ldrge	r1, [r4, #0]
 800ade4:	f021 0104 	bicge.w	r1, r1, #4
 800ade8:	6021      	strge	r1, [r4, #0]
 800adea:	b90d      	cbnz	r5, 800adf0 <_printf_i+0x110>
 800adec:	2e00      	cmp	r6, #0
 800adee:	d04b      	beq.n	800ae88 <_printf_i+0x1a8>
 800adf0:	4616      	mov	r6, r2
 800adf2:	fbb5 f1f3 	udiv	r1, r5, r3
 800adf6:	fb03 5711 	mls	r7, r3, r1, r5
 800adfa:	5dc7      	ldrb	r7, [r0, r7]
 800adfc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ae00:	462f      	mov	r7, r5
 800ae02:	42bb      	cmp	r3, r7
 800ae04:	460d      	mov	r5, r1
 800ae06:	d9f4      	bls.n	800adf2 <_printf_i+0x112>
 800ae08:	2b08      	cmp	r3, #8
 800ae0a:	d10b      	bne.n	800ae24 <_printf_i+0x144>
 800ae0c:	6823      	ldr	r3, [r4, #0]
 800ae0e:	07df      	lsls	r7, r3, #31
 800ae10:	d508      	bpl.n	800ae24 <_printf_i+0x144>
 800ae12:	6923      	ldr	r3, [r4, #16]
 800ae14:	6861      	ldr	r1, [r4, #4]
 800ae16:	4299      	cmp	r1, r3
 800ae18:	bfde      	ittt	le
 800ae1a:	2330      	movle	r3, #48	@ 0x30
 800ae1c:	f806 3c01 	strble.w	r3, [r6, #-1]
 800ae20:	f106 36ff 	addle.w	r6, r6, #4294967295
 800ae24:	1b92      	subs	r2, r2, r6
 800ae26:	6122      	str	r2, [r4, #16]
 800ae28:	f8cd a000 	str.w	sl, [sp]
 800ae2c:	464b      	mov	r3, r9
 800ae2e:	aa03      	add	r2, sp, #12
 800ae30:	4621      	mov	r1, r4
 800ae32:	4640      	mov	r0, r8
 800ae34:	f7ff fee6 	bl	800ac04 <_printf_common>
 800ae38:	3001      	adds	r0, #1
 800ae3a:	d14a      	bne.n	800aed2 <_printf_i+0x1f2>
 800ae3c:	f04f 30ff 	mov.w	r0, #4294967295
 800ae40:	b004      	add	sp, #16
 800ae42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ae46:	6823      	ldr	r3, [r4, #0]
 800ae48:	f043 0320 	orr.w	r3, r3, #32
 800ae4c:	6023      	str	r3, [r4, #0]
 800ae4e:	4833      	ldr	r0, [pc, #204]	@ (800af1c <_printf_i+0x23c>)
 800ae50:	2778      	movs	r7, #120	@ 0x78
 800ae52:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ae56:	6823      	ldr	r3, [r4, #0]
 800ae58:	6831      	ldr	r1, [r6, #0]
 800ae5a:	061f      	lsls	r7, r3, #24
 800ae5c:	f851 5b04 	ldr.w	r5, [r1], #4
 800ae60:	d402      	bmi.n	800ae68 <_printf_i+0x188>
 800ae62:	065f      	lsls	r7, r3, #25
 800ae64:	bf48      	it	mi
 800ae66:	b2ad      	uxthmi	r5, r5
 800ae68:	6031      	str	r1, [r6, #0]
 800ae6a:	07d9      	lsls	r1, r3, #31
 800ae6c:	bf44      	itt	mi
 800ae6e:	f043 0320 	orrmi.w	r3, r3, #32
 800ae72:	6023      	strmi	r3, [r4, #0]
 800ae74:	b11d      	cbz	r5, 800ae7e <_printf_i+0x19e>
 800ae76:	2310      	movs	r3, #16
 800ae78:	e7ac      	b.n	800add4 <_printf_i+0xf4>
 800ae7a:	4827      	ldr	r0, [pc, #156]	@ (800af18 <_printf_i+0x238>)
 800ae7c:	e7e9      	b.n	800ae52 <_printf_i+0x172>
 800ae7e:	6823      	ldr	r3, [r4, #0]
 800ae80:	f023 0320 	bic.w	r3, r3, #32
 800ae84:	6023      	str	r3, [r4, #0]
 800ae86:	e7f6      	b.n	800ae76 <_printf_i+0x196>
 800ae88:	4616      	mov	r6, r2
 800ae8a:	e7bd      	b.n	800ae08 <_printf_i+0x128>
 800ae8c:	6833      	ldr	r3, [r6, #0]
 800ae8e:	6825      	ldr	r5, [r4, #0]
 800ae90:	6961      	ldr	r1, [r4, #20]
 800ae92:	1d18      	adds	r0, r3, #4
 800ae94:	6030      	str	r0, [r6, #0]
 800ae96:	062e      	lsls	r6, r5, #24
 800ae98:	681b      	ldr	r3, [r3, #0]
 800ae9a:	d501      	bpl.n	800aea0 <_printf_i+0x1c0>
 800ae9c:	6019      	str	r1, [r3, #0]
 800ae9e:	e002      	b.n	800aea6 <_printf_i+0x1c6>
 800aea0:	0668      	lsls	r0, r5, #25
 800aea2:	d5fb      	bpl.n	800ae9c <_printf_i+0x1bc>
 800aea4:	8019      	strh	r1, [r3, #0]
 800aea6:	2300      	movs	r3, #0
 800aea8:	6123      	str	r3, [r4, #16]
 800aeaa:	4616      	mov	r6, r2
 800aeac:	e7bc      	b.n	800ae28 <_printf_i+0x148>
 800aeae:	6833      	ldr	r3, [r6, #0]
 800aeb0:	1d1a      	adds	r2, r3, #4
 800aeb2:	6032      	str	r2, [r6, #0]
 800aeb4:	681e      	ldr	r6, [r3, #0]
 800aeb6:	6862      	ldr	r2, [r4, #4]
 800aeb8:	2100      	movs	r1, #0
 800aeba:	4630      	mov	r0, r6
 800aebc:	f7f5 f9c0 	bl	8000240 <memchr>
 800aec0:	b108      	cbz	r0, 800aec6 <_printf_i+0x1e6>
 800aec2:	1b80      	subs	r0, r0, r6
 800aec4:	6060      	str	r0, [r4, #4]
 800aec6:	6863      	ldr	r3, [r4, #4]
 800aec8:	6123      	str	r3, [r4, #16]
 800aeca:	2300      	movs	r3, #0
 800aecc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800aed0:	e7aa      	b.n	800ae28 <_printf_i+0x148>
 800aed2:	6923      	ldr	r3, [r4, #16]
 800aed4:	4632      	mov	r2, r6
 800aed6:	4649      	mov	r1, r9
 800aed8:	4640      	mov	r0, r8
 800aeda:	47d0      	blx	sl
 800aedc:	3001      	adds	r0, #1
 800aede:	d0ad      	beq.n	800ae3c <_printf_i+0x15c>
 800aee0:	6823      	ldr	r3, [r4, #0]
 800aee2:	079b      	lsls	r3, r3, #30
 800aee4:	d413      	bmi.n	800af0e <_printf_i+0x22e>
 800aee6:	68e0      	ldr	r0, [r4, #12]
 800aee8:	9b03      	ldr	r3, [sp, #12]
 800aeea:	4298      	cmp	r0, r3
 800aeec:	bfb8      	it	lt
 800aeee:	4618      	movlt	r0, r3
 800aef0:	e7a6      	b.n	800ae40 <_printf_i+0x160>
 800aef2:	2301      	movs	r3, #1
 800aef4:	4632      	mov	r2, r6
 800aef6:	4649      	mov	r1, r9
 800aef8:	4640      	mov	r0, r8
 800aefa:	47d0      	blx	sl
 800aefc:	3001      	adds	r0, #1
 800aefe:	d09d      	beq.n	800ae3c <_printf_i+0x15c>
 800af00:	3501      	adds	r5, #1
 800af02:	68e3      	ldr	r3, [r4, #12]
 800af04:	9903      	ldr	r1, [sp, #12]
 800af06:	1a5b      	subs	r3, r3, r1
 800af08:	42ab      	cmp	r3, r5
 800af0a:	dcf2      	bgt.n	800aef2 <_printf_i+0x212>
 800af0c:	e7eb      	b.n	800aee6 <_printf_i+0x206>
 800af0e:	2500      	movs	r5, #0
 800af10:	f104 0619 	add.w	r6, r4, #25
 800af14:	e7f5      	b.n	800af02 <_printf_i+0x222>
 800af16:	bf00      	nop
 800af18:	0800e00a 	.word	0x0800e00a
 800af1c:	0800e01b 	.word	0x0800e01b

0800af20 <std>:
 800af20:	2300      	movs	r3, #0
 800af22:	b510      	push	{r4, lr}
 800af24:	4604      	mov	r4, r0
 800af26:	e9c0 3300 	strd	r3, r3, [r0]
 800af2a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800af2e:	6083      	str	r3, [r0, #8]
 800af30:	8181      	strh	r1, [r0, #12]
 800af32:	6643      	str	r3, [r0, #100]	@ 0x64
 800af34:	81c2      	strh	r2, [r0, #14]
 800af36:	6183      	str	r3, [r0, #24]
 800af38:	4619      	mov	r1, r3
 800af3a:	2208      	movs	r2, #8
 800af3c:	305c      	adds	r0, #92	@ 0x5c
 800af3e:	f000 f928 	bl	800b192 <memset>
 800af42:	4b0d      	ldr	r3, [pc, #52]	@ (800af78 <std+0x58>)
 800af44:	6263      	str	r3, [r4, #36]	@ 0x24
 800af46:	4b0d      	ldr	r3, [pc, #52]	@ (800af7c <std+0x5c>)
 800af48:	62a3      	str	r3, [r4, #40]	@ 0x28
 800af4a:	4b0d      	ldr	r3, [pc, #52]	@ (800af80 <std+0x60>)
 800af4c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800af4e:	4b0d      	ldr	r3, [pc, #52]	@ (800af84 <std+0x64>)
 800af50:	6323      	str	r3, [r4, #48]	@ 0x30
 800af52:	4b0d      	ldr	r3, [pc, #52]	@ (800af88 <std+0x68>)
 800af54:	6224      	str	r4, [r4, #32]
 800af56:	429c      	cmp	r4, r3
 800af58:	d006      	beq.n	800af68 <std+0x48>
 800af5a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800af5e:	4294      	cmp	r4, r2
 800af60:	d002      	beq.n	800af68 <std+0x48>
 800af62:	33d0      	adds	r3, #208	@ 0xd0
 800af64:	429c      	cmp	r4, r3
 800af66:	d105      	bne.n	800af74 <std+0x54>
 800af68:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800af6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800af70:	f000 b99e 	b.w	800b2b0 <__retarget_lock_init_recursive>
 800af74:	bd10      	pop	{r4, pc}
 800af76:	bf00      	nop
 800af78:	0800b10d 	.word	0x0800b10d
 800af7c:	0800b12f 	.word	0x0800b12f
 800af80:	0800b167 	.word	0x0800b167
 800af84:	0800b18b 	.word	0x0800b18b
 800af88:	2000087c 	.word	0x2000087c

0800af8c <stdio_exit_handler>:
 800af8c:	4a02      	ldr	r2, [pc, #8]	@ (800af98 <stdio_exit_handler+0xc>)
 800af8e:	4903      	ldr	r1, [pc, #12]	@ (800af9c <stdio_exit_handler+0x10>)
 800af90:	4803      	ldr	r0, [pc, #12]	@ (800afa0 <stdio_exit_handler+0x14>)
 800af92:	f000 b869 	b.w	800b068 <_fwalk_sglue>
 800af96:	bf00      	nop
 800af98:	2000000c 	.word	0x2000000c
 800af9c:	0800d54d 	.word	0x0800d54d
 800afa0:	20000188 	.word	0x20000188

0800afa4 <cleanup_stdio>:
 800afa4:	6841      	ldr	r1, [r0, #4]
 800afa6:	4b0c      	ldr	r3, [pc, #48]	@ (800afd8 <cleanup_stdio+0x34>)
 800afa8:	4299      	cmp	r1, r3
 800afaa:	b510      	push	{r4, lr}
 800afac:	4604      	mov	r4, r0
 800afae:	d001      	beq.n	800afb4 <cleanup_stdio+0x10>
 800afb0:	f002 facc 	bl	800d54c <_fflush_r>
 800afb4:	68a1      	ldr	r1, [r4, #8]
 800afb6:	4b09      	ldr	r3, [pc, #36]	@ (800afdc <cleanup_stdio+0x38>)
 800afb8:	4299      	cmp	r1, r3
 800afba:	d002      	beq.n	800afc2 <cleanup_stdio+0x1e>
 800afbc:	4620      	mov	r0, r4
 800afbe:	f002 fac5 	bl	800d54c <_fflush_r>
 800afc2:	68e1      	ldr	r1, [r4, #12]
 800afc4:	4b06      	ldr	r3, [pc, #24]	@ (800afe0 <cleanup_stdio+0x3c>)
 800afc6:	4299      	cmp	r1, r3
 800afc8:	d004      	beq.n	800afd4 <cleanup_stdio+0x30>
 800afca:	4620      	mov	r0, r4
 800afcc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800afd0:	f002 babc 	b.w	800d54c <_fflush_r>
 800afd4:	bd10      	pop	{r4, pc}
 800afd6:	bf00      	nop
 800afd8:	2000087c 	.word	0x2000087c
 800afdc:	200008e4 	.word	0x200008e4
 800afe0:	2000094c 	.word	0x2000094c

0800afe4 <global_stdio_init.part.0>:
 800afe4:	b510      	push	{r4, lr}
 800afe6:	4b0b      	ldr	r3, [pc, #44]	@ (800b014 <global_stdio_init.part.0+0x30>)
 800afe8:	4c0b      	ldr	r4, [pc, #44]	@ (800b018 <global_stdio_init.part.0+0x34>)
 800afea:	4a0c      	ldr	r2, [pc, #48]	@ (800b01c <global_stdio_init.part.0+0x38>)
 800afec:	601a      	str	r2, [r3, #0]
 800afee:	4620      	mov	r0, r4
 800aff0:	2200      	movs	r2, #0
 800aff2:	2104      	movs	r1, #4
 800aff4:	f7ff ff94 	bl	800af20 <std>
 800aff8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800affc:	2201      	movs	r2, #1
 800affe:	2109      	movs	r1, #9
 800b000:	f7ff ff8e 	bl	800af20 <std>
 800b004:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b008:	2202      	movs	r2, #2
 800b00a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b00e:	2112      	movs	r1, #18
 800b010:	f7ff bf86 	b.w	800af20 <std>
 800b014:	200009b4 	.word	0x200009b4
 800b018:	2000087c 	.word	0x2000087c
 800b01c:	0800af8d 	.word	0x0800af8d

0800b020 <__sfp_lock_acquire>:
 800b020:	4801      	ldr	r0, [pc, #4]	@ (800b028 <__sfp_lock_acquire+0x8>)
 800b022:	f000 b946 	b.w	800b2b2 <__retarget_lock_acquire_recursive>
 800b026:	bf00      	nop
 800b028:	200009bd 	.word	0x200009bd

0800b02c <__sfp_lock_release>:
 800b02c:	4801      	ldr	r0, [pc, #4]	@ (800b034 <__sfp_lock_release+0x8>)
 800b02e:	f000 b941 	b.w	800b2b4 <__retarget_lock_release_recursive>
 800b032:	bf00      	nop
 800b034:	200009bd 	.word	0x200009bd

0800b038 <__sinit>:
 800b038:	b510      	push	{r4, lr}
 800b03a:	4604      	mov	r4, r0
 800b03c:	f7ff fff0 	bl	800b020 <__sfp_lock_acquire>
 800b040:	6a23      	ldr	r3, [r4, #32]
 800b042:	b11b      	cbz	r3, 800b04c <__sinit+0x14>
 800b044:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b048:	f7ff bff0 	b.w	800b02c <__sfp_lock_release>
 800b04c:	4b04      	ldr	r3, [pc, #16]	@ (800b060 <__sinit+0x28>)
 800b04e:	6223      	str	r3, [r4, #32]
 800b050:	4b04      	ldr	r3, [pc, #16]	@ (800b064 <__sinit+0x2c>)
 800b052:	681b      	ldr	r3, [r3, #0]
 800b054:	2b00      	cmp	r3, #0
 800b056:	d1f5      	bne.n	800b044 <__sinit+0xc>
 800b058:	f7ff ffc4 	bl	800afe4 <global_stdio_init.part.0>
 800b05c:	e7f2      	b.n	800b044 <__sinit+0xc>
 800b05e:	bf00      	nop
 800b060:	0800afa5 	.word	0x0800afa5
 800b064:	200009b4 	.word	0x200009b4

0800b068 <_fwalk_sglue>:
 800b068:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b06c:	4607      	mov	r7, r0
 800b06e:	4688      	mov	r8, r1
 800b070:	4614      	mov	r4, r2
 800b072:	2600      	movs	r6, #0
 800b074:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b078:	f1b9 0901 	subs.w	r9, r9, #1
 800b07c:	d505      	bpl.n	800b08a <_fwalk_sglue+0x22>
 800b07e:	6824      	ldr	r4, [r4, #0]
 800b080:	2c00      	cmp	r4, #0
 800b082:	d1f7      	bne.n	800b074 <_fwalk_sglue+0xc>
 800b084:	4630      	mov	r0, r6
 800b086:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b08a:	89ab      	ldrh	r3, [r5, #12]
 800b08c:	2b01      	cmp	r3, #1
 800b08e:	d907      	bls.n	800b0a0 <_fwalk_sglue+0x38>
 800b090:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b094:	3301      	adds	r3, #1
 800b096:	d003      	beq.n	800b0a0 <_fwalk_sglue+0x38>
 800b098:	4629      	mov	r1, r5
 800b09a:	4638      	mov	r0, r7
 800b09c:	47c0      	blx	r8
 800b09e:	4306      	orrs	r6, r0
 800b0a0:	3568      	adds	r5, #104	@ 0x68
 800b0a2:	e7e9      	b.n	800b078 <_fwalk_sglue+0x10>

0800b0a4 <sniprintf>:
 800b0a4:	b40c      	push	{r2, r3}
 800b0a6:	b530      	push	{r4, r5, lr}
 800b0a8:	4b17      	ldr	r3, [pc, #92]	@ (800b108 <sniprintf+0x64>)
 800b0aa:	1e0c      	subs	r4, r1, #0
 800b0ac:	681d      	ldr	r5, [r3, #0]
 800b0ae:	b09d      	sub	sp, #116	@ 0x74
 800b0b0:	da08      	bge.n	800b0c4 <sniprintf+0x20>
 800b0b2:	238b      	movs	r3, #139	@ 0x8b
 800b0b4:	602b      	str	r3, [r5, #0]
 800b0b6:	f04f 30ff 	mov.w	r0, #4294967295
 800b0ba:	b01d      	add	sp, #116	@ 0x74
 800b0bc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b0c0:	b002      	add	sp, #8
 800b0c2:	4770      	bx	lr
 800b0c4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800b0c8:	f8ad 3014 	strh.w	r3, [sp, #20]
 800b0cc:	bf14      	ite	ne
 800b0ce:	f104 33ff 	addne.w	r3, r4, #4294967295
 800b0d2:	4623      	moveq	r3, r4
 800b0d4:	9304      	str	r3, [sp, #16]
 800b0d6:	9307      	str	r3, [sp, #28]
 800b0d8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800b0dc:	9002      	str	r0, [sp, #8]
 800b0de:	9006      	str	r0, [sp, #24]
 800b0e0:	f8ad 3016 	strh.w	r3, [sp, #22]
 800b0e4:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800b0e6:	ab21      	add	r3, sp, #132	@ 0x84
 800b0e8:	a902      	add	r1, sp, #8
 800b0ea:	4628      	mov	r0, r5
 800b0ec:	9301      	str	r3, [sp, #4]
 800b0ee:	f002 f8ad 	bl	800d24c <_svfiprintf_r>
 800b0f2:	1c43      	adds	r3, r0, #1
 800b0f4:	bfbc      	itt	lt
 800b0f6:	238b      	movlt	r3, #139	@ 0x8b
 800b0f8:	602b      	strlt	r3, [r5, #0]
 800b0fa:	2c00      	cmp	r4, #0
 800b0fc:	d0dd      	beq.n	800b0ba <sniprintf+0x16>
 800b0fe:	9b02      	ldr	r3, [sp, #8]
 800b100:	2200      	movs	r2, #0
 800b102:	701a      	strb	r2, [r3, #0]
 800b104:	e7d9      	b.n	800b0ba <sniprintf+0x16>
 800b106:	bf00      	nop
 800b108:	20000184 	.word	0x20000184

0800b10c <__sread>:
 800b10c:	b510      	push	{r4, lr}
 800b10e:	460c      	mov	r4, r1
 800b110:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b114:	f000 f87e 	bl	800b214 <_read_r>
 800b118:	2800      	cmp	r0, #0
 800b11a:	bfab      	itete	ge
 800b11c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b11e:	89a3      	ldrhlt	r3, [r4, #12]
 800b120:	181b      	addge	r3, r3, r0
 800b122:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b126:	bfac      	ite	ge
 800b128:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b12a:	81a3      	strhlt	r3, [r4, #12]
 800b12c:	bd10      	pop	{r4, pc}

0800b12e <__swrite>:
 800b12e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b132:	461f      	mov	r7, r3
 800b134:	898b      	ldrh	r3, [r1, #12]
 800b136:	05db      	lsls	r3, r3, #23
 800b138:	4605      	mov	r5, r0
 800b13a:	460c      	mov	r4, r1
 800b13c:	4616      	mov	r6, r2
 800b13e:	d505      	bpl.n	800b14c <__swrite+0x1e>
 800b140:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b144:	2302      	movs	r3, #2
 800b146:	2200      	movs	r2, #0
 800b148:	f000 f852 	bl	800b1f0 <_lseek_r>
 800b14c:	89a3      	ldrh	r3, [r4, #12]
 800b14e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b152:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b156:	81a3      	strh	r3, [r4, #12]
 800b158:	4632      	mov	r2, r6
 800b15a:	463b      	mov	r3, r7
 800b15c:	4628      	mov	r0, r5
 800b15e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b162:	f000 b869 	b.w	800b238 <_write_r>

0800b166 <__sseek>:
 800b166:	b510      	push	{r4, lr}
 800b168:	460c      	mov	r4, r1
 800b16a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b16e:	f000 f83f 	bl	800b1f0 <_lseek_r>
 800b172:	1c43      	adds	r3, r0, #1
 800b174:	89a3      	ldrh	r3, [r4, #12]
 800b176:	bf15      	itete	ne
 800b178:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b17a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b17e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b182:	81a3      	strheq	r3, [r4, #12]
 800b184:	bf18      	it	ne
 800b186:	81a3      	strhne	r3, [r4, #12]
 800b188:	bd10      	pop	{r4, pc}

0800b18a <__sclose>:
 800b18a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b18e:	f000 b81f 	b.w	800b1d0 <_close_r>

0800b192 <memset>:
 800b192:	4402      	add	r2, r0
 800b194:	4603      	mov	r3, r0
 800b196:	4293      	cmp	r3, r2
 800b198:	d100      	bne.n	800b19c <memset+0xa>
 800b19a:	4770      	bx	lr
 800b19c:	f803 1b01 	strb.w	r1, [r3], #1
 800b1a0:	e7f9      	b.n	800b196 <memset+0x4>

0800b1a2 <strncmp>:
 800b1a2:	b510      	push	{r4, lr}
 800b1a4:	b16a      	cbz	r2, 800b1c2 <strncmp+0x20>
 800b1a6:	3901      	subs	r1, #1
 800b1a8:	1884      	adds	r4, r0, r2
 800b1aa:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b1ae:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800b1b2:	429a      	cmp	r2, r3
 800b1b4:	d103      	bne.n	800b1be <strncmp+0x1c>
 800b1b6:	42a0      	cmp	r0, r4
 800b1b8:	d001      	beq.n	800b1be <strncmp+0x1c>
 800b1ba:	2a00      	cmp	r2, #0
 800b1bc:	d1f5      	bne.n	800b1aa <strncmp+0x8>
 800b1be:	1ad0      	subs	r0, r2, r3
 800b1c0:	bd10      	pop	{r4, pc}
 800b1c2:	4610      	mov	r0, r2
 800b1c4:	e7fc      	b.n	800b1c0 <strncmp+0x1e>
	...

0800b1c8 <_localeconv_r>:
 800b1c8:	4800      	ldr	r0, [pc, #0]	@ (800b1cc <_localeconv_r+0x4>)
 800b1ca:	4770      	bx	lr
 800b1cc:	20000108 	.word	0x20000108

0800b1d0 <_close_r>:
 800b1d0:	b538      	push	{r3, r4, r5, lr}
 800b1d2:	4d06      	ldr	r5, [pc, #24]	@ (800b1ec <_close_r+0x1c>)
 800b1d4:	2300      	movs	r3, #0
 800b1d6:	4604      	mov	r4, r0
 800b1d8:	4608      	mov	r0, r1
 800b1da:	602b      	str	r3, [r5, #0]
 800b1dc:	f7f6 fc70 	bl	8001ac0 <_close>
 800b1e0:	1c43      	adds	r3, r0, #1
 800b1e2:	d102      	bne.n	800b1ea <_close_r+0x1a>
 800b1e4:	682b      	ldr	r3, [r5, #0]
 800b1e6:	b103      	cbz	r3, 800b1ea <_close_r+0x1a>
 800b1e8:	6023      	str	r3, [r4, #0]
 800b1ea:	bd38      	pop	{r3, r4, r5, pc}
 800b1ec:	200009b8 	.word	0x200009b8

0800b1f0 <_lseek_r>:
 800b1f0:	b538      	push	{r3, r4, r5, lr}
 800b1f2:	4d07      	ldr	r5, [pc, #28]	@ (800b210 <_lseek_r+0x20>)
 800b1f4:	4604      	mov	r4, r0
 800b1f6:	4608      	mov	r0, r1
 800b1f8:	4611      	mov	r1, r2
 800b1fa:	2200      	movs	r2, #0
 800b1fc:	602a      	str	r2, [r5, #0]
 800b1fe:	461a      	mov	r2, r3
 800b200:	f7f6 fc85 	bl	8001b0e <_lseek>
 800b204:	1c43      	adds	r3, r0, #1
 800b206:	d102      	bne.n	800b20e <_lseek_r+0x1e>
 800b208:	682b      	ldr	r3, [r5, #0]
 800b20a:	b103      	cbz	r3, 800b20e <_lseek_r+0x1e>
 800b20c:	6023      	str	r3, [r4, #0]
 800b20e:	bd38      	pop	{r3, r4, r5, pc}
 800b210:	200009b8 	.word	0x200009b8

0800b214 <_read_r>:
 800b214:	b538      	push	{r3, r4, r5, lr}
 800b216:	4d07      	ldr	r5, [pc, #28]	@ (800b234 <_read_r+0x20>)
 800b218:	4604      	mov	r4, r0
 800b21a:	4608      	mov	r0, r1
 800b21c:	4611      	mov	r1, r2
 800b21e:	2200      	movs	r2, #0
 800b220:	602a      	str	r2, [r5, #0]
 800b222:	461a      	mov	r2, r3
 800b224:	f7f6 fc13 	bl	8001a4e <_read>
 800b228:	1c43      	adds	r3, r0, #1
 800b22a:	d102      	bne.n	800b232 <_read_r+0x1e>
 800b22c:	682b      	ldr	r3, [r5, #0]
 800b22e:	b103      	cbz	r3, 800b232 <_read_r+0x1e>
 800b230:	6023      	str	r3, [r4, #0]
 800b232:	bd38      	pop	{r3, r4, r5, pc}
 800b234:	200009b8 	.word	0x200009b8

0800b238 <_write_r>:
 800b238:	b538      	push	{r3, r4, r5, lr}
 800b23a:	4d07      	ldr	r5, [pc, #28]	@ (800b258 <_write_r+0x20>)
 800b23c:	4604      	mov	r4, r0
 800b23e:	4608      	mov	r0, r1
 800b240:	4611      	mov	r1, r2
 800b242:	2200      	movs	r2, #0
 800b244:	602a      	str	r2, [r5, #0]
 800b246:	461a      	mov	r2, r3
 800b248:	f7f6 fc1e 	bl	8001a88 <_write>
 800b24c:	1c43      	adds	r3, r0, #1
 800b24e:	d102      	bne.n	800b256 <_write_r+0x1e>
 800b250:	682b      	ldr	r3, [r5, #0]
 800b252:	b103      	cbz	r3, 800b256 <_write_r+0x1e>
 800b254:	6023      	str	r3, [r4, #0]
 800b256:	bd38      	pop	{r3, r4, r5, pc}
 800b258:	200009b8 	.word	0x200009b8

0800b25c <__errno>:
 800b25c:	4b01      	ldr	r3, [pc, #4]	@ (800b264 <__errno+0x8>)
 800b25e:	6818      	ldr	r0, [r3, #0]
 800b260:	4770      	bx	lr
 800b262:	bf00      	nop
 800b264:	20000184 	.word	0x20000184

0800b268 <__libc_init_array>:
 800b268:	b570      	push	{r4, r5, r6, lr}
 800b26a:	4d0d      	ldr	r5, [pc, #52]	@ (800b2a0 <__libc_init_array+0x38>)
 800b26c:	4c0d      	ldr	r4, [pc, #52]	@ (800b2a4 <__libc_init_array+0x3c>)
 800b26e:	1b64      	subs	r4, r4, r5
 800b270:	10a4      	asrs	r4, r4, #2
 800b272:	2600      	movs	r6, #0
 800b274:	42a6      	cmp	r6, r4
 800b276:	d109      	bne.n	800b28c <__libc_init_array+0x24>
 800b278:	4d0b      	ldr	r5, [pc, #44]	@ (800b2a8 <__libc_init_array+0x40>)
 800b27a:	4c0c      	ldr	r4, [pc, #48]	@ (800b2ac <__libc_init_array+0x44>)
 800b27c:	f002 fcd6 	bl	800dc2c <_init>
 800b280:	1b64      	subs	r4, r4, r5
 800b282:	10a4      	asrs	r4, r4, #2
 800b284:	2600      	movs	r6, #0
 800b286:	42a6      	cmp	r6, r4
 800b288:	d105      	bne.n	800b296 <__libc_init_array+0x2e>
 800b28a:	bd70      	pop	{r4, r5, r6, pc}
 800b28c:	f855 3b04 	ldr.w	r3, [r5], #4
 800b290:	4798      	blx	r3
 800b292:	3601      	adds	r6, #1
 800b294:	e7ee      	b.n	800b274 <__libc_init_array+0xc>
 800b296:	f855 3b04 	ldr.w	r3, [r5], #4
 800b29a:	4798      	blx	r3
 800b29c:	3601      	adds	r6, #1
 800b29e:	e7f2      	b.n	800b286 <__libc_init_array+0x1e>
 800b2a0:	0800e3d0 	.word	0x0800e3d0
 800b2a4:	0800e3d0 	.word	0x0800e3d0
 800b2a8:	0800e3d0 	.word	0x0800e3d0
 800b2ac:	0800e3d4 	.word	0x0800e3d4

0800b2b0 <__retarget_lock_init_recursive>:
 800b2b0:	4770      	bx	lr

0800b2b2 <__retarget_lock_acquire_recursive>:
 800b2b2:	4770      	bx	lr

0800b2b4 <__retarget_lock_release_recursive>:
 800b2b4:	4770      	bx	lr

0800b2b6 <memcpy>:
 800b2b6:	440a      	add	r2, r1
 800b2b8:	4291      	cmp	r1, r2
 800b2ba:	f100 33ff 	add.w	r3, r0, #4294967295
 800b2be:	d100      	bne.n	800b2c2 <memcpy+0xc>
 800b2c0:	4770      	bx	lr
 800b2c2:	b510      	push	{r4, lr}
 800b2c4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b2c8:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b2cc:	4291      	cmp	r1, r2
 800b2ce:	d1f9      	bne.n	800b2c4 <memcpy+0xe>
 800b2d0:	bd10      	pop	{r4, pc}
 800b2d2:	0000      	movs	r0, r0
 800b2d4:	0000      	movs	r0, r0
	...

0800b2d8 <nan>:
 800b2d8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800b2e0 <nan+0x8>
 800b2dc:	4770      	bx	lr
 800b2de:	bf00      	nop
 800b2e0:	00000000 	.word	0x00000000
 800b2e4:	7ff80000 	.word	0x7ff80000

0800b2e8 <quorem>:
 800b2e8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2ec:	6903      	ldr	r3, [r0, #16]
 800b2ee:	690c      	ldr	r4, [r1, #16]
 800b2f0:	42a3      	cmp	r3, r4
 800b2f2:	4607      	mov	r7, r0
 800b2f4:	db7e      	blt.n	800b3f4 <quorem+0x10c>
 800b2f6:	3c01      	subs	r4, #1
 800b2f8:	f101 0814 	add.w	r8, r1, #20
 800b2fc:	00a3      	lsls	r3, r4, #2
 800b2fe:	f100 0514 	add.w	r5, r0, #20
 800b302:	9300      	str	r3, [sp, #0]
 800b304:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b308:	9301      	str	r3, [sp, #4]
 800b30a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b30e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b312:	3301      	adds	r3, #1
 800b314:	429a      	cmp	r2, r3
 800b316:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b31a:	fbb2 f6f3 	udiv	r6, r2, r3
 800b31e:	d32e      	bcc.n	800b37e <quorem+0x96>
 800b320:	f04f 0a00 	mov.w	sl, #0
 800b324:	46c4      	mov	ip, r8
 800b326:	46ae      	mov	lr, r5
 800b328:	46d3      	mov	fp, sl
 800b32a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b32e:	b298      	uxth	r0, r3
 800b330:	fb06 a000 	mla	r0, r6, r0, sl
 800b334:	0c02      	lsrs	r2, r0, #16
 800b336:	0c1b      	lsrs	r3, r3, #16
 800b338:	fb06 2303 	mla	r3, r6, r3, r2
 800b33c:	f8de 2000 	ldr.w	r2, [lr]
 800b340:	b280      	uxth	r0, r0
 800b342:	b292      	uxth	r2, r2
 800b344:	1a12      	subs	r2, r2, r0
 800b346:	445a      	add	r2, fp
 800b348:	f8de 0000 	ldr.w	r0, [lr]
 800b34c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b350:	b29b      	uxth	r3, r3
 800b352:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800b356:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800b35a:	b292      	uxth	r2, r2
 800b35c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800b360:	45e1      	cmp	r9, ip
 800b362:	f84e 2b04 	str.w	r2, [lr], #4
 800b366:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800b36a:	d2de      	bcs.n	800b32a <quorem+0x42>
 800b36c:	9b00      	ldr	r3, [sp, #0]
 800b36e:	58eb      	ldr	r3, [r5, r3]
 800b370:	b92b      	cbnz	r3, 800b37e <quorem+0x96>
 800b372:	9b01      	ldr	r3, [sp, #4]
 800b374:	3b04      	subs	r3, #4
 800b376:	429d      	cmp	r5, r3
 800b378:	461a      	mov	r2, r3
 800b37a:	d32f      	bcc.n	800b3dc <quorem+0xf4>
 800b37c:	613c      	str	r4, [r7, #16]
 800b37e:	4638      	mov	r0, r7
 800b380:	f001 fd0e 	bl	800cda0 <__mcmp>
 800b384:	2800      	cmp	r0, #0
 800b386:	db25      	blt.n	800b3d4 <quorem+0xec>
 800b388:	4629      	mov	r1, r5
 800b38a:	2000      	movs	r0, #0
 800b38c:	f858 2b04 	ldr.w	r2, [r8], #4
 800b390:	f8d1 c000 	ldr.w	ip, [r1]
 800b394:	fa1f fe82 	uxth.w	lr, r2
 800b398:	fa1f f38c 	uxth.w	r3, ip
 800b39c:	eba3 030e 	sub.w	r3, r3, lr
 800b3a0:	4403      	add	r3, r0
 800b3a2:	0c12      	lsrs	r2, r2, #16
 800b3a4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800b3a8:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800b3ac:	b29b      	uxth	r3, r3
 800b3ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b3b2:	45c1      	cmp	r9, r8
 800b3b4:	f841 3b04 	str.w	r3, [r1], #4
 800b3b8:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b3bc:	d2e6      	bcs.n	800b38c <quorem+0xa4>
 800b3be:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b3c2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b3c6:	b922      	cbnz	r2, 800b3d2 <quorem+0xea>
 800b3c8:	3b04      	subs	r3, #4
 800b3ca:	429d      	cmp	r5, r3
 800b3cc:	461a      	mov	r2, r3
 800b3ce:	d30b      	bcc.n	800b3e8 <quorem+0x100>
 800b3d0:	613c      	str	r4, [r7, #16]
 800b3d2:	3601      	adds	r6, #1
 800b3d4:	4630      	mov	r0, r6
 800b3d6:	b003      	add	sp, #12
 800b3d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b3dc:	6812      	ldr	r2, [r2, #0]
 800b3de:	3b04      	subs	r3, #4
 800b3e0:	2a00      	cmp	r2, #0
 800b3e2:	d1cb      	bne.n	800b37c <quorem+0x94>
 800b3e4:	3c01      	subs	r4, #1
 800b3e6:	e7c6      	b.n	800b376 <quorem+0x8e>
 800b3e8:	6812      	ldr	r2, [r2, #0]
 800b3ea:	3b04      	subs	r3, #4
 800b3ec:	2a00      	cmp	r2, #0
 800b3ee:	d1ef      	bne.n	800b3d0 <quorem+0xe8>
 800b3f0:	3c01      	subs	r4, #1
 800b3f2:	e7ea      	b.n	800b3ca <quorem+0xe2>
 800b3f4:	2000      	movs	r0, #0
 800b3f6:	e7ee      	b.n	800b3d6 <quorem+0xee>

0800b3f8 <_dtoa_r>:
 800b3f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3fc:	69c7      	ldr	r7, [r0, #28]
 800b3fe:	b099      	sub	sp, #100	@ 0x64
 800b400:	ed8d 0b02 	vstr	d0, [sp, #8]
 800b404:	ec55 4b10 	vmov	r4, r5, d0
 800b408:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800b40a:	9109      	str	r1, [sp, #36]	@ 0x24
 800b40c:	4683      	mov	fp, r0
 800b40e:	920e      	str	r2, [sp, #56]	@ 0x38
 800b410:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b412:	b97f      	cbnz	r7, 800b434 <_dtoa_r+0x3c>
 800b414:	2010      	movs	r0, #16
 800b416:	f001 f937 	bl	800c688 <malloc>
 800b41a:	4602      	mov	r2, r0
 800b41c:	f8cb 001c 	str.w	r0, [fp, #28]
 800b420:	b920      	cbnz	r0, 800b42c <_dtoa_r+0x34>
 800b422:	4ba7      	ldr	r3, [pc, #668]	@ (800b6c0 <_dtoa_r+0x2c8>)
 800b424:	21ef      	movs	r1, #239	@ 0xef
 800b426:	48a7      	ldr	r0, [pc, #668]	@ (800b6c4 <_dtoa_r+0x2cc>)
 800b428:	f002 f8e2 	bl	800d5f0 <__assert_func>
 800b42c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b430:	6007      	str	r7, [r0, #0]
 800b432:	60c7      	str	r7, [r0, #12]
 800b434:	f8db 301c 	ldr.w	r3, [fp, #28]
 800b438:	6819      	ldr	r1, [r3, #0]
 800b43a:	b159      	cbz	r1, 800b454 <_dtoa_r+0x5c>
 800b43c:	685a      	ldr	r2, [r3, #4]
 800b43e:	604a      	str	r2, [r1, #4]
 800b440:	2301      	movs	r3, #1
 800b442:	4093      	lsls	r3, r2
 800b444:	608b      	str	r3, [r1, #8]
 800b446:	4658      	mov	r0, fp
 800b448:	f001 fa26 	bl	800c898 <_Bfree>
 800b44c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800b450:	2200      	movs	r2, #0
 800b452:	601a      	str	r2, [r3, #0]
 800b454:	1e2b      	subs	r3, r5, #0
 800b456:	bfb9      	ittee	lt
 800b458:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b45c:	9303      	strlt	r3, [sp, #12]
 800b45e:	2300      	movge	r3, #0
 800b460:	6033      	strge	r3, [r6, #0]
 800b462:	9f03      	ldr	r7, [sp, #12]
 800b464:	4b98      	ldr	r3, [pc, #608]	@ (800b6c8 <_dtoa_r+0x2d0>)
 800b466:	bfbc      	itt	lt
 800b468:	2201      	movlt	r2, #1
 800b46a:	6032      	strlt	r2, [r6, #0]
 800b46c:	43bb      	bics	r3, r7
 800b46e:	d112      	bne.n	800b496 <_dtoa_r+0x9e>
 800b470:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800b472:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b476:	6013      	str	r3, [r2, #0]
 800b478:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b47c:	4323      	orrs	r3, r4
 800b47e:	f000 854d 	beq.w	800bf1c <_dtoa_r+0xb24>
 800b482:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b484:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800b6dc <_dtoa_r+0x2e4>
 800b488:	2b00      	cmp	r3, #0
 800b48a:	f000 854f 	beq.w	800bf2c <_dtoa_r+0xb34>
 800b48e:	f10a 0303 	add.w	r3, sl, #3
 800b492:	f000 bd49 	b.w	800bf28 <_dtoa_r+0xb30>
 800b496:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b49a:	2200      	movs	r2, #0
 800b49c:	ec51 0b17 	vmov	r0, r1, d7
 800b4a0:	2300      	movs	r3, #0
 800b4a2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800b4a6:	f7f5 fb47 	bl	8000b38 <__aeabi_dcmpeq>
 800b4aa:	4680      	mov	r8, r0
 800b4ac:	b158      	cbz	r0, 800b4c6 <_dtoa_r+0xce>
 800b4ae:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800b4b0:	2301      	movs	r3, #1
 800b4b2:	6013      	str	r3, [r2, #0]
 800b4b4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b4b6:	b113      	cbz	r3, 800b4be <_dtoa_r+0xc6>
 800b4b8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800b4ba:	4b84      	ldr	r3, [pc, #528]	@ (800b6cc <_dtoa_r+0x2d4>)
 800b4bc:	6013      	str	r3, [r2, #0]
 800b4be:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800b6e0 <_dtoa_r+0x2e8>
 800b4c2:	f000 bd33 	b.w	800bf2c <_dtoa_r+0xb34>
 800b4c6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800b4ca:	aa16      	add	r2, sp, #88	@ 0x58
 800b4cc:	a917      	add	r1, sp, #92	@ 0x5c
 800b4ce:	4658      	mov	r0, fp
 800b4d0:	f001 fd86 	bl	800cfe0 <__d2b>
 800b4d4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800b4d8:	4681      	mov	r9, r0
 800b4da:	2e00      	cmp	r6, #0
 800b4dc:	d077      	beq.n	800b5ce <_dtoa_r+0x1d6>
 800b4de:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b4e0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800b4e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b4e8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b4ec:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800b4f0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800b4f4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800b4f8:	4619      	mov	r1, r3
 800b4fa:	2200      	movs	r2, #0
 800b4fc:	4b74      	ldr	r3, [pc, #464]	@ (800b6d0 <_dtoa_r+0x2d8>)
 800b4fe:	f7f4 fefb 	bl	80002f8 <__aeabi_dsub>
 800b502:	a369      	add	r3, pc, #420	@ (adr r3, 800b6a8 <_dtoa_r+0x2b0>)
 800b504:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b508:	f7f5 f8ae 	bl	8000668 <__aeabi_dmul>
 800b50c:	a368      	add	r3, pc, #416	@ (adr r3, 800b6b0 <_dtoa_r+0x2b8>)
 800b50e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b512:	f7f4 fef3 	bl	80002fc <__adddf3>
 800b516:	4604      	mov	r4, r0
 800b518:	4630      	mov	r0, r6
 800b51a:	460d      	mov	r5, r1
 800b51c:	f7f5 f83a 	bl	8000594 <__aeabi_i2d>
 800b520:	a365      	add	r3, pc, #404	@ (adr r3, 800b6b8 <_dtoa_r+0x2c0>)
 800b522:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b526:	f7f5 f89f 	bl	8000668 <__aeabi_dmul>
 800b52a:	4602      	mov	r2, r0
 800b52c:	460b      	mov	r3, r1
 800b52e:	4620      	mov	r0, r4
 800b530:	4629      	mov	r1, r5
 800b532:	f7f4 fee3 	bl	80002fc <__adddf3>
 800b536:	4604      	mov	r4, r0
 800b538:	460d      	mov	r5, r1
 800b53a:	f7f5 fb45 	bl	8000bc8 <__aeabi_d2iz>
 800b53e:	2200      	movs	r2, #0
 800b540:	4607      	mov	r7, r0
 800b542:	2300      	movs	r3, #0
 800b544:	4620      	mov	r0, r4
 800b546:	4629      	mov	r1, r5
 800b548:	f7f5 fb00 	bl	8000b4c <__aeabi_dcmplt>
 800b54c:	b140      	cbz	r0, 800b560 <_dtoa_r+0x168>
 800b54e:	4638      	mov	r0, r7
 800b550:	f7f5 f820 	bl	8000594 <__aeabi_i2d>
 800b554:	4622      	mov	r2, r4
 800b556:	462b      	mov	r3, r5
 800b558:	f7f5 faee 	bl	8000b38 <__aeabi_dcmpeq>
 800b55c:	b900      	cbnz	r0, 800b560 <_dtoa_r+0x168>
 800b55e:	3f01      	subs	r7, #1
 800b560:	2f16      	cmp	r7, #22
 800b562:	d851      	bhi.n	800b608 <_dtoa_r+0x210>
 800b564:	4b5b      	ldr	r3, [pc, #364]	@ (800b6d4 <_dtoa_r+0x2dc>)
 800b566:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b56a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b56e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b572:	f7f5 faeb 	bl	8000b4c <__aeabi_dcmplt>
 800b576:	2800      	cmp	r0, #0
 800b578:	d048      	beq.n	800b60c <_dtoa_r+0x214>
 800b57a:	3f01      	subs	r7, #1
 800b57c:	2300      	movs	r3, #0
 800b57e:	9312      	str	r3, [sp, #72]	@ 0x48
 800b580:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800b582:	1b9b      	subs	r3, r3, r6
 800b584:	1e5a      	subs	r2, r3, #1
 800b586:	bf44      	itt	mi
 800b588:	f1c3 0801 	rsbmi	r8, r3, #1
 800b58c:	2300      	movmi	r3, #0
 800b58e:	9208      	str	r2, [sp, #32]
 800b590:	bf54      	ite	pl
 800b592:	f04f 0800 	movpl.w	r8, #0
 800b596:	9308      	strmi	r3, [sp, #32]
 800b598:	2f00      	cmp	r7, #0
 800b59a:	db39      	blt.n	800b610 <_dtoa_r+0x218>
 800b59c:	9b08      	ldr	r3, [sp, #32]
 800b59e:	970f      	str	r7, [sp, #60]	@ 0x3c
 800b5a0:	443b      	add	r3, r7
 800b5a2:	9308      	str	r3, [sp, #32]
 800b5a4:	2300      	movs	r3, #0
 800b5a6:	930a      	str	r3, [sp, #40]	@ 0x28
 800b5a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b5aa:	2b09      	cmp	r3, #9
 800b5ac:	d864      	bhi.n	800b678 <_dtoa_r+0x280>
 800b5ae:	2b05      	cmp	r3, #5
 800b5b0:	bfc4      	itt	gt
 800b5b2:	3b04      	subgt	r3, #4
 800b5b4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800b5b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b5b8:	f1a3 0302 	sub.w	r3, r3, #2
 800b5bc:	bfcc      	ite	gt
 800b5be:	2400      	movgt	r4, #0
 800b5c0:	2401      	movle	r4, #1
 800b5c2:	2b03      	cmp	r3, #3
 800b5c4:	d863      	bhi.n	800b68e <_dtoa_r+0x296>
 800b5c6:	e8df f003 	tbb	[pc, r3]
 800b5ca:	372a      	.short	0x372a
 800b5cc:	5535      	.short	0x5535
 800b5ce:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800b5d2:	441e      	add	r6, r3
 800b5d4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800b5d8:	2b20      	cmp	r3, #32
 800b5da:	bfc1      	itttt	gt
 800b5dc:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800b5e0:	409f      	lslgt	r7, r3
 800b5e2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800b5e6:	fa24 f303 	lsrgt.w	r3, r4, r3
 800b5ea:	bfd6      	itet	le
 800b5ec:	f1c3 0320 	rsble	r3, r3, #32
 800b5f0:	ea47 0003 	orrgt.w	r0, r7, r3
 800b5f4:	fa04 f003 	lslle.w	r0, r4, r3
 800b5f8:	f7f4 ffbc 	bl	8000574 <__aeabi_ui2d>
 800b5fc:	2201      	movs	r2, #1
 800b5fe:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800b602:	3e01      	subs	r6, #1
 800b604:	9214      	str	r2, [sp, #80]	@ 0x50
 800b606:	e777      	b.n	800b4f8 <_dtoa_r+0x100>
 800b608:	2301      	movs	r3, #1
 800b60a:	e7b8      	b.n	800b57e <_dtoa_r+0x186>
 800b60c:	9012      	str	r0, [sp, #72]	@ 0x48
 800b60e:	e7b7      	b.n	800b580 <_dtoa_r+0x188>
 800b610:	427b      	negs	r3, r7
 800b612:	930a      	str	r3, [sp, #40]	@ 0x28
 800b614:	2300      	movs	r3, #0
 800b616:	eba8 0807 	sub.w	r8, r8, r7
 800b61a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b61c:	e7c4      	b.n	800b5a8 <_dtoa_r+0x1b0>
 800b61e:	2300      	movs	r3, #0
 800b620:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b622:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b624:	2b00      	cmp	r3, #0
 800b626:	dc35      	bgt.n	800b694 <_dtoa_r+0x29c>
 800b628:	2301      	movs	r3, #1
 800b62a:	9300      	str	r3, [sp, #0]
 800b62c:	9307      	str	r3, [sp, #28]
 800b62e:	461a      	mov	r2, r3
 800b630:	920e      	str	r2, [sp, #56]	@ 0x38
 800b632:	e00b      	b.n	800b64c <_dtoa_r+0x254>
 800b634:	2301      	movs	r3, #1
 800b636:	e7f3      	b.n	800b620 <_dtoa_r+0x228>
 800b638:	2300      	movs	r3, #0
 800b63a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b63c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b63e:	18fb      	adds	r3, r7, r3
 800b640:	9300      	str	r3, [sp, #0]
 800b642:	3301      	adds	r3, #1
 800b644:	2b01      	cmp	r3, #1
 800b646:	9307      	str	r3, [sp, #28]
 800b648:	bfb8      	it	lt
 800b64a:	2301      	movlt	r3, #1
 800b64c:	f8db 001c 	ldr.w	r0, [fp, #28]
 800b650:	2100      	movs	r1, #0
 800b652:	2204      	movs	r2, #4
 800b654:	f102 0514 	add.w	r5, r2, #20
 800b658:	429d      	cmp	r5, r3
 800b65a:	d91f      	bls.n	800b69c <_dtoa_r+0x2a4>
 800b65c:	6041      	str	r1, [r0, #4]
 800b65e:	4658      	mov	r0, fp
 800b660:	f001 f8da 	bl	800c818 <_Balloc>
 800b664:	4682      	mov	sl, r0
 800b666:	2800      	cmp	r0, #0
 800b668:	d13c      	bne.n	800b6e4 <_dtoa_r+0x2ec>
 800b66a:	4b1b      	ldr	r3, [pc, #108]	@ (800b6d8 <_dtoa_r+0x2e0>)
 800b66c:	4602      	mov	r2, r0
 800b66e:	f240 11af 	movw	r1, #431	@ 0x1af
 800b672:	e6d8      	b.n	800b426 <_dtoa_r+0x2e>
 800b674:	2301      	movs	r3, #1
 800b676:	e7e0      	b.n	800b63a <_dtoa_r+0x242>
 800b678:	2401      	movs	r4, #1
 800b67a:	2300      	movs	r3, #0
 800b67c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b67e:	940b      	str	r4, [sp, #44]	@ 0x2c
 800b680:	f04f 33ff 	mov.w	r3, #4294967295
 800b684:	9300      	str	r3, [sp, #0]
 800b686:	9307      	str	r3, [sp, #28]
 800b688:	2200      	movs	r2, #0
 800b68a:	2312      	movs	r3, #18
 800b68c:	e7d0      	b.n	800b630 <_dtoa_r+0x238>
 800b68e:	2301      	movs	r3, #1
 800b690:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b692:	e7f5      	b.n	800b680 <_dtoa_r+0x288>
 800b694:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b696:	9300      	str	r3, [sp, #0]
 800b698:	9307      	str	r3, [sp, #28]
 800b69a:	e7d7      	b.n	800b64c <_dtoa_r+0x254>
 800b69c:	3101      	adds	r1, #1
 800b69e:	0052      	lsls	r2, r2, #1
 800b6a0:	e7d8      	b.n	800b654 <_dtoa_r+0x25c>
 800b6a2:	bf00      	nop
 800b6a4:	f3af 8000 	nop.w
 800b6a8:	636f4361 	.word	0x636f4361
 800b6ac:	3fd287a7 	.word	0x3fd287a7
 800b6b0:	8b60c8b3 	.word	0x8b60c8b3
 800b6b4:	3fc68a28 	.word	0x3fc68a28
 800b6b8:	509f79fb 	.word	0x509f79fb
 800b6bc:	3fd34413 	.word	0x3fd34413
 800b6c0:	0800e041 	.word	0x0800e041
 800b6c4:	0800e058 	.word	0x0800e058
 800b6c8:	7ff00000 	.word	0x7ff00000
 800b6cc:	0800e009 	.word	0x0800e009
 800b6d0:	3ff80000 	.word	0x3ff80000
 800b6d4:	0800e1b0 	.word	0x0800e1b0
 800b6d8:	0800e0b0 	.word	0x0800e0b0
 800b6dc:	0800e03d 	.word	0x0800e03d
 800b6e0:	0800e008 	.word	0x0800e008
 800b6e4:	f8db 301c 	ldr.w	r3, [fp, #28]
 800b6e8:	6018      	str	r0, [r3, #0]
 800b6ea:	9b07      	ldr	r3, [sp, #28]
 800b6ec:	2b0e      	cmp	r3, #14
 800b6ee:	f200 80a4 	bhi.w	800b83a <_dtoa_r+0x442>
 800b6f2:	2c00      	cmp	r4, #0
 800b6f4:	f000 80a1 	beq.w	800b83a <_dtoa_r+0x442>
 800b6f8:	2f00      	cmp	r7, #0
 800b6fa:	dd33      	ble.n	800b764 <_dtoa_r+0x36c>
 800b6fc:	4bad      	ldr	r3, [pc, #692]	@ (800b9b4 <_dtoa_r+0x5bc>)
 800b6fe:	f007 020f 	and.w	r2, r7, #15
 800b702:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b706:	ed93 7b00 	vldr	d7, [r3]
 800b70a:	05f8      	lsls	r0, r7, #23
 800b70c:	ed8d 7b04 	vstr	d7, [sp, #16]
 800b710:	ea4f 1427 	mov.w	r4, r7, asr #4
 800b714:	d516      	bpl.n	800b744 <_dtoa_r+0x34c>
 800b716:	4ba8      	ldr	r3, [pc, #672]	@ (800b9b8 <_dtoa_r+0x5c0>)
 800b718:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b71c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b720:	f7f5 f8cc 	bl	80008bc <__aeabi_ddiv>
 800b724:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b728:	f004 040f 	and.w	r4, r4, #15
 800b72c:	2603      	movs	r6, #3
 800b72e:	4da2      	ldr	r5, [pc, #648]	@ (800b9b8 <_dtoa_r+0x5c0>)
 800b730:	b954      	cbnz	r4, 800b748 <_dtoa_r+0x350>
 800b732:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b736:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b73a:	f7f5 f8bf 	bl	80008bc <__aeabi_ddiv>
 800b73e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b742:	e028      	b.n	800b796 <_dtoa_r+0x39e>
 800b744:	2602      	movs	r6, #2
 800b746:	e7f2      	b.n	800b72e <_dtoa_r+0x336>
 800b748:	07e1      	lsls	r1, r4, #31
 800b74a:	d508      	bpl.n	800b75e <_dtoa_r+0x366>
 800b74c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b750:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b754:	f7f4 ff88 	bl	8000668 <__aeabi_dmul>
 800b758:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b75c:	3601      	adds	r6, #1
 800b75e:	1064      	asrs	r4, r4, #1
 800b760:	3508      	adds	r5, #8
 800b762:	e7e5      	b.n	800b730 <_dtoa_r+0x338>
 800b764:	f000 80d2 	beq.w	800b90c <_dtoa_r+0x514>
 800b768:	427c      	negs	r4, r7
 800b76a:	4b92      	ldr	r3, [pc, #584]	@ (800b9b4 <_dtoa_r+0x5bc>)
 800b76c:	4d92      	ldr	r5, [pc, #584]	@ (800b9b8 <_dtoa_r+0x5c0>)
 800b76e:	f004 020f 	and.w	r2, r4, #15
 800b772:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b776:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b77a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b77e:	f7f4 ff73 	bl	8000668 <__aeabi_dmul>
 800b782:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b786:	1124      	asrs	r4, r4, #4
 800b788:	2300      	movs	r3, #0
 800b78a:	2602      	movs	r6, #2
 800b78c:	2c00      	cmp	r4, #0
 800b78e:	f040 80b2 	bne.w	800b8f6 <_dtoa_r+0x4fe>
 800b792:	2b00      	cmp	r3, #0
 800b794:	d1d3      	bne.n	800b73e <_dtoa_r+0x346>
 800b796:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b798:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800b79c:	2b00      	cmp	r3, #0
 800b79e:	f000 80b7 	beq.w	800b910 <_dtoa_r+0x518>
 800b7a2:	4b86      	ldr	r3, [pc, #536]	@ (800b9bc <_dtoa_r+0x5c4>)
 800b7a4:	2200      	movs	r2, #0
 800b7a6:	4620      	mov	r0, r4
 800b7a8:	4629      	mov	r1, r5
 800b7aa:	f7f5 f9cf 	bl	8000b4c <__aeabi_dcmplt>
 800b7ae:	2800      	cmp	r0, #0
 800b7b0:	f000 80ae 	beq.w	800b910 <_dtoa_r+0x518>
 800b7b4:	9b07      	ldr	r3, [sp, #28]
 800b7b6:	2b00      	cmp	r3, #0
 800b7b8:	f000 80aa 	beq.w	800b910 <_dtoa_r+0x518>
 800b7bc:	9b00      	ldr	r3, [sp, #0]
 800b7be:	2b00      	cmp	r3, #0
 800b7c0:	dd37      	ble.n	800b832 <_dtoa_r+0x43a>
 800b7c2:	1e7b      	subs	r3, r7, #1
 800b7c4:	9304      	str	r3, [sp, #16]
 800b7c6:	4620      	mov	r0, r4
 800b7c8:	4b7d      	ldr	r3, [pc, #500]	@ (800b9c0 <_dtoa_r+0x5c8>)
 800b7ca:	2200      	movs	r2, #0
 800b7cc:	4629      	mov	r1, r5
 800b7ce:	f7f4 ff4b 	bl	8000668 <__aeabi_dmul>
 800b7d2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b7d6:	9c00      	ldr	r4, [sp, #0]
 800b7d8:	3601      	adds	r6, #1
 800b7da:	4630      	mov	r0, r6
 800b7dc:	f7f4 feda 	bl	8000594 <__aeabi_i2d>
 800b7e0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b7e4:	f7f4 ff40 	bl	8000668 <__aeabi_dmul>
 800b7e8:	4b76      	ldr	r3, [pc, #472]	@ (800b9c4 <_dtoa_r+0x5cc>)
 800b7ea:	2200      	movs	r2, #0
 800b7ec:	f7f4 fd86 	bl	80002fc <__adddf3>
 800b7f0:	4605      	mov	r5, r0
 800b7f2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800b7f6:	2c00      	cmp	r4, #0
 800b7f8:	f040 808d 	bne.w	800b916 <_dtoa_r+0x51e>
 800b7fc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b800:	4b71      	ldr	r3, [pc, #452]	@ (800b9c8 <_dtoa_r+0x5d0>)
 800b802:	2200      	movs	r2, #0
 800b804:	f7f4 fd78 	bl	80002f8 <__aeabi_dsub>
 800b808:	4602      	mov	r2, r0
 800b80a:	460b      	mov	r3, r1
 800b80c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b810:	462a      	mov	r2, r5
 800b812:	4633      	mov	r3, r6
 800b814:	f7f5 f9b8 	bl	8000b88 <__aeabi_dcmpgt>
 800b818:	2800      	cmp	r0, #0
 800b81a:	f040 828b 	bne.w	800bd34 <_dtoa_r+0x93c>
 800b81e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b822:	462a      	mov	r2, r5
 800b824:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800b828:	f7f5 f990 	bl	8000b4c <__aeabi_dcmplt>
 800b82c:	2800      	cmp	r0, #0
 800b82e:	f040 8128 	bne.w	800ba82 <_dtoa_r+0x68a>
 800b832:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800b836:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800b83a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b83c:	2b00      	cmp	r3, #0
 800b83e:	f2c0 815a 	blt.w	800baf6 <_dtoa_r+0x6fe>
 800b842:	2f0e      	cmp	r7, #14
 800b844:	f300 8157 	bgt.w	800baf6 <_dtoa_r+0x6fe>
 800b848:	4b5a      	ldr	r3, [pc, #360]	@ (800b9b4 <_dtoa_r+0x5bc>)
 800b84a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b84e:	ed93 7b00 	vldr	d7, [r3]
 800b852:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b854:	2b00      	cmp	r3, #0
 800b856:	ed8d 7b00 	vstr	d7, [sp]
 800b85a:	da03      	bge.n	800b864 <_dtoa_r+0x46c>
 800b85c:	9b07      	ldr	r3, [sp, #28]
 800b85e:	2b00      	cmp	r3, #0
 800b860:	f340 8101 	ble.w	800ba66 <_dtoa_r+0x66e>
 800b864:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800b868:	4656      	mov	r6, sl
 800b86a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b86e:	4620      	mov	r0, r4
 800b870:	4629      	mov	r1, r5
 800b872:	f7f5 f823 	bl	80008bc <__aeabi_ddiv>
 800b876:	f7f5 f9a7 	bl	8000bc8 <__aeabi_d2iz>
 800b87a:	4680      	mov	r8, r0
 800b87c:	f7f4 fe8a 	bl	8000594 <__aeabi_i2d>
 800b880:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b884:	f7f4 fef0 	bl	8000668 <__aeabi_dmul>
 800b888:	4602      	mov	r2, r0
 800b88a:	460b      	mov	r3, r1
 800b88c:	4620      	mov	r0, r4
 800b88e:	4629      	mov	r1, r5
 800b890:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800b894:	f7f4 fd30 	bl	80002f8 <__aeabi_dsub>
 800b898:	f806 4b01 	strb.w	r4, [r6], #1
 800b89c:	9d07      	ldr	r5, [sp, #28]
 800b89e:	eba6 040a 	sub.w	r4, r6, sl
 800b8a2:	42a5      	cmp	r5, r4
 800b8a4:	4602      	mov	r2, r0
 800b8a6:	460b      	mov	r3, r1
 800b8a8:	f040 8117 	bne.w	800bada <_dtoa_r+0x6e2>
 800b8ac:	f7f4 fd26 	bl	80002fc <__adddf3>
 800b8b0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b8b4:	4604      	mov	r4, r0
 800b8b6:	460d      	mov	r5, r1
 800b8b8:	f7f5 f966 	bl	8000b88 <__aeabi_dcmpgt>
 800b8bc:	2800      	cmp	r0, #0
 800b8be:	f040 80f9 	bne.w	800bab4 <_dtoa_r+0x6bc>
 800b8c2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b8c6:	4620      	mov	r0, r4
 800b8c8:	4629      	mov	r1, r5
 800b8ca:	f7f5 f935 	bl	8000b38 <__aeabi_dcmpeq>
 800b8ce:	b118      	cbz	r0, 800b8d8 <_dtoa_r+0x4e0>
 800b8d0:	f018 0f01 	tst.w	r8, #1
 800b8d4:	f040 80ee 	bne.w	800bab4 <_dtoa_r+0x6bc>
 800b8d8:	4649      	mov	r1, r9
 800b8da:	4658      	mov	r0, fp
 800b8dc:	f000 ffdc 	bl	800c898 <_Bfree>
 800b8e0:	2300      	movs	r3, #0
 800b8e2:	7033      	strb	r3, [r6, #0]
 800b8e4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b8e6:	3701      	adds	r7, #1
 800b8e8:	601f      	str	r7, [r3, #0]
 800b8ea:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b8ec:	2b00      	cmp	r3, #0
 800b8ee:	f000 831d 	beq.w	800bf2c <_dtoa_r+0xb34>
 800b8f2:	601e      	str	r6, [r3, #0]
 800b8f4:	e31a      	b.n	800bf2c <_dtoa_r+0xb34>
 800b8f6:	07e2      	lsls	r2, r4, #31
 800b8f8:	d505      	bpl.n	800b906 <_dtoa_r+0x50e>
 800b8fa:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b8fe:	f7f4 feb3 	bl	8000668 <__aeabi_dmul>
 800b902:	3601      	adds	r6, #1
 800b904:	2301      	movs	r3, #1
 800b906:	1064      	asrs	r4, r4, #1
 800b908:	3508      	adds	r5, #8
 800b90a:	e73f      	b.n	800b78c <_dtoa_r+0x394>
 800b90c:	2602      	movs	r6, #2
 800b90e:	e742      	b.n	800b796 <_dtoa_r+0x39e>
 800b910:	9c07      	ldr	r4, [sp, #28]
 800b912:	9704      	str	r7, [sp, #16]
 800b914:	e761      	b.n	800b7da <_dtoa_r+0x3e2>
 800b916:	4b27      	ldr	r3, [pc, #156]	@ (800b9b4 <_dtoa_r+0x5bc>)
 800b918:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b91a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b91e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b922:	4454      	add	r4, sl
 800b924:	2900      	cmp	r1, #0
 800b926:	d053      	beq.n	800b9d0 <_dtoa_r+0x5d8>
 800b928:	4928      	ldr	r1, [pc, #160]	@ (800b9cc <_dtoa_r+0x5d4>)
 800b92a:	2000      	movs	r0, #0
 800b92c:	f7f4 ffc6 	bl	80008bc <__aeabi_ddiv>
 800b930:	4633      	mov	r3, r6
 800b932:	462a      	mov	r2, r5
 800b934:	f7f4 fce0 	bl	80002f8 <__aeabi_dsub>
 800b938:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b93c:	4656      	mov	r6, sl
 800b93e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b942:	f7f5 f941 	bl	8000bc8 <__aeabi_d2iz>
 800b946:	4605      	mov	r5, r0
 800b948:	f7f4 fe24 	bl	8000594 <__aeabi_i2d>
 800b94c:	4602      	mov	r2, r0
 800b94e:	460b      	mov	r3, r1
 800b950:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b954:	f7f4 fcd0 	bl	80002f8 <__aeabi_dsub>
 800b958:	3530      	adds	r5, #48	@ 0x30
 800b95a:	4602      	mov	r2, r0
 800b95c:	460b      	mov	r3, r1
 800b95e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b962:	f806 5b01 	strb.w	r5, [r6], #1
 800b966:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b96a:	f7f5 f8ef 	bl	8000b4c <__aeabi_dcmplt>
 800b96e:	2800      	cmp	r0, #0
 800b970:	d171      	bne.n	800ba56 <_dtoa_r+0x65e>
 800b972:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b976:	4911      	ldr	r1, [pc, #68]	@ (800b9bc <_dtoa_r+0x5c4>)
 800b978:	2000      	movs	r0, #0
 800b97a:	f7f4 fcbd 	bl	80002f8 <__aeabi_dsub>
 800b97e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b982:	f7f5 f8e3 	bl	8000b4c <__aeabi_dcmplt>
 800b986:	2800      	cmp	r0, #0
 800b988:	f040 8095 	bne.w	800bab6 <_dtoa_r+0x6be>
 800b98c:	42a6      	cmp	r6, r4
 800b98e:	f43f af50 	beq.w	800b832 <_dtoa_r+0x43a>
 800b992:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800b996:	4b0a      	ldr	r3, [pc, #40]	@ (800b9c0 <_dtoa_r+0x5c8>)
 800b998:	2200      	movs	r2, #0
 800b99a:	f7f4 fe65 	bl	8000668 <__aeabi_dmul>
 800b99e:	4b08      	ldr	r3, [pc, #32]	@ (800b9c0 <_dtoa_r+0x5c8>)
 800b9a0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b9a4:	2200      	movs	r2, #0
 800b9a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b9aa:	f7f4 fe5d 	bl	8000668 <__aeabi_dmul>
 800b9ae:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b9b2:	e7c4      	b.n	800b93e <_dtoa_r+0x546>
 800b9b4:	0800e1b0 	.word	0x0800e1b0
 800b9b8:	0800e188 	.word	0x0800e188
 800b9bc:	3ff00000 	.word	0x3ff00000
 800b9c0:	40240000 	.word	0x40240000
 800b9c4:	401c0000 	.word	0x401c0000
 800b9c8:	40140000 	.word	0x40140000
 800b9cc:	3fe00000 	.word	0x3fe00000
 800b9d0:	4631      	mov	r1, r6
 800b9d2:	4628      	mov	r0, r5
 800b9d4:	f7f4 fe48 	bl	8000668 <__aeabi_dmul>
 800b9d8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b9dc:	9415      	str	r4, [sp, #84]	@ 0x54
 800b9de:	4656      	mov	r6, sl
 800b9e0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b9e4:	f7f5 f8f0 	bl	8000bc8 <__aeabi_d2iz>
 800b9e8:	4605      	mov	r5, r0
 800b9ea:	f7f4 fdd3 	bl	8000594 <__aeabi_i2d>
 800b9ee:	4602      	mov	r2, r0
 800b9f0:	460b      	mov	r3, r1
 800b9f2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b9f6:	f7f4 fc7f 	bl	80002f8 <__aeabi_dsub>
 800b9fa:	3530      	adds	r5, #48	@ 0x30
 800b9fc:	f806 5b01 	strb.w	r5, [r6], #1
 800ba00:	4602      	mov	r2, r0
 800ba02:	460b      	mov	r3, r1
 800ba04:	42a6      	cmp	r6, r4
 800ba06:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ba0a:	f04f 0200 	mov.w	r2, #0
 800ba0e:	d124      	bne.n	800ba5a <_dtoa_r+0x662>
 800ba10:	4bac      	ldr	r3, [pc, #688]	@ (800bcc4 <_dtoa_r+0x8cc>)
 800ba12:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800ba16:	f7f4 fc71 	bl	80002fc <__adddf3>
 800ba1a:	4602      	mov	r2, r0
 800ba1c:	460b      	mov	r3, r1
 800ba1e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ba22:	f7f5 f8b1 	bl	8000b88 <__aeabi_dcmpgt>
 800ba26:	2800      	cmp	r0, #0
 800ba28:	d145      	bne.n	800bab6 <_dtoa_r+0x6be>
 800ba2a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800ba2e:	49a5      	ldr	r1, [pc, #660]	@ (800bcc4 <_dtoa_r+0x8cc>)
 800ba30:	2000      	movs	r0, #0
 800ba32:	f7f4 fc61 	bl	80002f8 <__aeabi_dsub>
 800ba36:	4602      	mov	r2, r0
 800ba38:	460b      	mov	r3, r1
 800ba3a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ba3e:	f7f5 f885 	bl	8000b4c <__aeabi_dcmplt>
 800ba42:	2800      	cmp	r0, #0
 800ba44:	f43f aef5 	beq.w	800b832 <_dtoa_r+0x43a>
 800ba48:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800ba4a:	1e73      	subs	r3, r6, #1
 800ba4c:	9315      	str	r3, [sp, #84]	@ 0x54
 800ba4e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800ba52:	2b30      	cmp	r3, #48	@ 0x30
 800ba54:	d0f8      	beq.n	800ba48 <_dtoa_r+0x650>
 800ba56:	9f04      	ldr	r7, [sp, #16]
 800ba58:	e73e      	b.n	800b8d8 <_dtoa_r+0x4e0>
 800ba5a:	4b9b      	ldr	r3, [pc, #620]	@ (800bcc8 <_dtoa_r+0x8d0>)
 800ba5c:	f7f4 fe04 	bl	8000668 <__aeabi_dmul>
 800ba60:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ba64:	e7bc      	b.n	800b9e0 <_dtoa_r+0x5e8>
 800ba66:	d10c      	bne.n	800ba82 <_dtoa_r+0x68a>
 800ba68:	4b98      	ldr	r3, [pc, #608]	@ (800bccc <_dtoa_r+0x8d4>)
 800ba6a:	2200      	movs	r2, #0
 800ba6c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ba70:	f7f4 fdfa 	bl	8000668 <__aeabi_dmul>
 800ba74:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ba78:	f7f5 f87c 	bl	8000b74 <__aeabi_dcmpge>
 800ba7c:	2800      	cmp	r0, #0
 800ba7e:	f000 8157 	beq.w	800bd30 <_dtoa_r+0x938>
 800ba82:	2400      	movs	r4, #0
 800ba84:	4625      	mov	r5, r4
 800ba86:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ba88:	43db      	mvns	r3, r3
 800ba8a:	9304      	str	r3, [sp, #16]
 800ba8c:	4656      	mov	r6, sl
 800ba8e:	2700      	movs	r7, #0
 800ba90:	4621      	mov	r1, r4
 800ba92:	4658      	mov	r0, fp
 800ba94:	f000 ff00 	bl	800c898 <_Bfree>
 800ba98:	2d00      	cmp	r5, #0
 800ba9a:	d0dc      	beq.n	800ba56 <_dtoa_r+0x65e>
 800ba9c:	b12f      	cbz	r7, 800baaa <_dtoa_r+0x6b2>
 800ba9e:	42af      	cmp	r7, r5
 800baa0:	d003      	beq.n	800baaa <_dtoa_r+0x6b2>
 800baa2:	4639      	mov	r1, r7
 800baa4:	4658      	mov	r0, fp
 800baa6:	f000 fef7 	bl	800c898 <_Bfree>
 800baaa:	4629      	mov	r1, r5
 800baac:	4658      	mov	r0, fp
 800baae:	f000 fef3 	bl	800c898 <_Bfree>
 800bab2:	e7d0      	b.n	800ba56 <_dtoa_r+0x65e>
 800bab4:	9704      	str	r7, [sp, #16]
 800bab6:	4633      	mov	r3, r6
 800bab8:	461e      	mov	r6, r3
 800baba:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800babe:	2a39      	cmp	r2, #57	@ 0x39
 800bac0:	d107      	bne.n	800bad2 <_dtoa_r+0x6da>
 800bac2:	459a      	cmp	sl, r3
 800bac4:	d1f8      	bne.n	800bab8 <_dtoa_r+0x6c0>
 800bac6:	9a04      	ldr	r2, [sp, #16]
 800bac8:	3201      	adds	r2, #1
 800baca:	9204      	str	r2, [sp, #16]
 800bacc:	2230      	movs	r2, #48	@ 0x30
 800bace:	f88a 2000 	strb.w	r2, [sl]
 800bad2:	781a      	ldrb	r2, [r3, #0]
 800bad4:	3201      	adds	r2, #1
 800bad6:	701a      	strb	r2, [r3, #0]
 800bad8:	e7bd      	b.n	800ba56 <_dtoa_r+0x65e>
 800bada:	4b7b      	ldr	r3, [pc, #492]	@ (800bcc8 <_dtoa_r+0x8d0>)
 800badc:	2200      	movs	r2, #0
 800bade:	f7f4 fdc3 	bl	8000668 <__aeabi_dmul>
 800bae2:	2200      	movs	r2, #0
 800bae4:	2300      	movs	r3, #0
 800bae6:	4604      	mov	r4, r0
 800bae8:	460d      	mov	r5, r1
 800baea:	f7f5 f825 	bl	8000b38 <__aeabi_dcmpeq>
 800baee:	2800      	cmp	r0, #0
 800baf0:	f43f aebb 	beq.w	800b86a <_dtoa_r+0x472>
 800baf4:	e6f0      	b.n	800b8d8 <_dtoa_r+0x4e0>
 800baf6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800baf8:	2a00      	cmp	r2, #0
 800bafa:	f000 80db 	beq.w	800bcb4 <_dtoa_r+0x8bc>
 800bafe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bb00:	2a01      	cmp	r2, #1
 800bb02:	f300 80bf 	bgt.w	800bc84 <_dtoa_r+0x88c>
 800bb06:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800bb08:	2a00      	cmp	r2, #0
 800bb0a:	f000 80b7 	beq.w	800bc7c <_dtoa_r+0x884>
 800bb0e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800bb12:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800bb14:	4646      	mov	r6, r8
 800bb16:	9a08      	ldr	r2, [sp, #32]
 800bb18:	2101      	movs	r1, #1
 800bb1a:	441a      	add	r2, r3
 800bb1c:	4658      	mov	r0, fp
 800bb1e:	4498      	add	r8, r3
 800bb20:	9208      	str	r2, [sp, #32]
 800bb22:	f000 ffb7 	bl	800ca94 <__i2b>
 800bb26:	4605      	mov	r5, r0
 800bb28:	b15e      	cbz	r6, 800bb42 <_dtoa_r+0x74a>
 800bb2a:	9b08      	ldr	r3, [sp, #32]
 800bb2c:	2b00      	cmp	r3, #0
 800bb2e:	dd08      	ble.n	800bb42 <_dtoa_r+0x74a>
 800bb30:	42b3      	cmp	r3, r6
 800bb32:	9a08      	ldr	r2, [sp, #32]
 800bb34:	bfa8      	it	ge
 800bb36:	4633      	movge	r3, r6
 800bb38:	eba8 0803 	sub.w	r8, r8, r3
 800bb3c:	1af6      	subs	r6, r6, r3
 800bb3e:	1ad3      	subs	r3, r2, r3
 800bb40:	9308      	str	r3, [sp, #32]
 800bb42:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bb44:	b1f3      	cbz	r3, 800bb84 <_dtoa_r+0x78c>
 800bb46:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bb48:	2b00      	cmp	r3, #0
 800bb4a:	f000 80b7 	beq.w	800bcbc <_dtoa_r+0x8c4>
 800bb4e:	b18c      	cbz	r4, 800bb74 <_dtoa_r+0x77c>
 800bb50:	4629      	mov	r1, r5
 800bb52:	4622      	mov	r2, r4
 800bb54:	4658      	mov	r0, fp
 800bb56:	f001 f85d 	bl	800cc14 <__pow5mult>
 800bb5a:	464a      	mov	r2, r9
 800bb5c:	4601      	mov	r1, r0
 800bb5e:	4605      	mov	r5, r0
 800bb60:	4658      	mov	r0, fp
 800bb62:	f000 ffad 	bl	800cac0 <__multiply>
 800bb66:	4649      	mov	r1, r9
 800bb68:	9004      	str	r0, [sp, #16]
 800bb6a:	4658      	mov	r0, fp
 800bb6c:	f000 fe94 	bl	800c898 <_Bfree>
 800bb70:	9b04      	ldr	r3, [sp, #16]
 800bb72:	4699      	mov	r9, r3
 800bb74:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bb76:	1b1a      	subs	r2, r3, r4
 800bb78:	d004      	beq.n	800bb84 <_dtoa_r+0x78c>
 800bb7a:	4649      	mov	r1, r9
 800bb7c:	4658      	mov	r0, fp
 800bb7e:	f001 f849 	bl	800cc14 <__pow5mult>
 800bb82:	4681      	mov	r9, r0
 800bb84:	2101      	movs	r1, #1
 800bb86:	4658      	mov	r0, fp
 800bb88:	f000 ff84 	bl	800ca94 <__i2b>
 800bb8c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bb8e:	4604      	mov	r4, r0
 800bb90:	2b00      	cmp	r3, #0
 800bb92:	f000 81cf 	beq.w	800bf34 <_dtoa_r+0xb3c>
 800bb96:	461a      	mov	r2, r3
 800bb98:	4601      	mov	r1, r0
 800bb9a:	4658      	mov	r0, fp
 800bb9c:	f001 f83a 	bl	800cc14 <__pow5mult>
 800bba0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bba2:	2b01      	cmp	r3, #1
 800bba4:	4604      	mov	r4, r0
 800bba6:	f300 8095 	bgt.w	800bcd4 <_dtoa_r+0x8dc>
 800bbaa:	9b02      	ldr	r3, [sp, #8]
 800bbac:	2b00      	cmp	r3, #0
 800bbae:	f040 8087 	bne.w	800bcc0 <_dtoa_r+0x8c8>
 800bbb2:	9b03      	ldr	r3, [sp, #12]
 800bbb4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bbb8:	2b00      	cmp	r3, #0
 800bbba:	f040 8089 	bne.w	800bcd0 <_dtoa_r+0x8d8>
 800bbbe:	9b03      	ldr	r3, [sp, #12]
 800bbc0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800bbc4:	0d1b      	lsrs	r3, r3, #20
 800bbc6:	051b      	lsls	r3, r3, #20
 800bbc8:	b12b      	cbz	r3, 800bbd6 <_dtoa_r+0x7de>
 800bbca:	9b08      	ldr	r3, [sp, #32]
 800bbcc:	3301      	adds	r3, #1
 800bbce:	9308      	str	r3, [sp, #32]
 800bbd0:	f108 0801 	add.w	r8, r8, #1
 800bbd4:	2301      	movs	r3, #1
 800bbd6:	930a      	str	r3, [sp, #40]	@ 0x28
 800bbd8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bbda:	2b00      	cmp	r3, #0
 800bbdc:	f000 81b0 	beq.w	800bf40 <_dtoa_r+0xb48>
 800bbe0:	6923      	ldr	r3, [r4, #16]
 800bbe2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800bbe6:	6918      	ldr	r0, [r3, #16]
 800bbe8:	f000 ff08 	bl	800c9fc <__hi0bits>
 800bbec:	f1c0 0020 	rsb	r0, r0, #32
 800bbf0:	9b08      	ldr	r3, [sp, #32]
 800bbf2:	4418      	add	r0, r3
 800bbf4:	f010 001f 	ands.w	r0, r0, #31
 800bbf8:	d077      	beq.n	800bcea <_dtoa_r+0x8f2>
 800bbfa:	f1c0 0320 	rsb	r3, r0, #32
 800bbfe:	2b04      	cmp	r3, #4
 800bc00:	dd6b      	ble.n	800bcda <_dtoa_r+0x8e2>
 800bc02:	9b08      	ldr	r3, [sp, #32]
 800bc04:	f1c0 001c 	rsb	r0, r0, #28
 800bc08:	4403      	add	r3, r0
 800bc0a:	4480      	add	r8, r0
 800bc0c:	4406      	add	r6, r0
 800bc0e:	9308      	str	r3, [sp, #32]
 800bc10:	f1b8 0f00 	cmp.w	r8, #0
 800bc14:	dd05      	ble.n	800bc22 <_dtoa_r+0x82a>
 800bc16:	4649      	mov	r1, r9
 800bc18:	4642      	mov	r2, r8
 800bc1a:	4658      	mov	r0, fp
 800bc1c:	f001 f854 	bl	800ccc8 <__lshift>
 800bc20:	4681      	mov	r9, r0
 800bc22:	9b08      	ldr	r3, [sp, #32]
 800bc24:	2b00      	cmp	r3, #0
 800bc26:	dd05      	ble.n	800bc34 <_dtoa_r+0x83c>
 800bc28:	4621      	mov	r1, r4
 800bc2a:	461a      	mov	r2, r3
 800bc2c:	4658      	mov	r0, fp
 800bc2e:	f001 f84b 	bl	800ccc8 <__lshift>
 800bc32:	4604      	mov	r4, r0
 800bc34:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800bc36:	2b00      	cmp	r3, #0
 800bc38:	d059      	beq.n	800bcee <_dtoa_r+0x8f6>
 800bc3a:	4621      	mov	r1, r4
 800bc3c:	4648      	mov	r0, r9
 800bc3e:	f001 f8af 	bl	800cda0 <__mcmp>
 800bc42:	2800      	cmp	r0, #0
 800bc44:	da53      	bge.n	800bcee <_dtoa_r+0x8f6>
 800bc46:	1e7b      	subs	r3, r7, #1
 800bc48:	9304      	str	r3, [sp, #16]
 800bc4a:	4649      	mov	r1, r9
 800bc4c:	2300      	movs	r3, #0
 800bc4e:	220a      	movs	r2, #10
 800bc50:	4658      	mov	r0, fp
 800bc52:	f000 fe43 	bl	800c8dc <__multadd>
 800bc56:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bc58:	4681      	mov	r9, r0
 800bc5a:	2b00      	cmp	r3, #0
 800bc5c:	f000 8172 	beq.w	800bf44 <_dtoa_r+0xb4c>
 800bc60:	2300      	movs	r3, #0
 800bc62:	4629      	mov	r1, r5
 800bc64:	220a      	movs	r2, #10
 800bc66:	4658      	mov	r0, fp
 800bc68:	f000 fe38 	bl	800c8dc <__multadd>
 800bc6c:	9b00      	ldr	r3, [sp, #0]
 800bc6e:	2b00      	cmp	r3, #0
 800bc70:	4605      	mov	r5, r0
 800bc72:	dc67      	bgt.n	800bd44 <_dtoa_r+0x94c>
 800bc74:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bc76:	2b02      	cmp	r3, #2
 800bc78:	dc41      	bgt.n	800bcfe <_dtoa_r+0x906>
 800bc7a:	e063      	b.n	800bd44 <_dtoa_r+0x94c>
 800bc7c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800bc7e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800bc82:	e746      	b.n	800bb12 <_dtoa_r+0x71a>
 800bc84:	9b07      	ldr	r3, [sp, #28]
 800bc86:	1e5c      	subs	r4, r3, #1
 800bc88:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bc8a:	42a3      	cmp	r3, r4
 800bc8c:	bfbf      	itttt	lt
 800bc8e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800bc90:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800bc92:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800bc94:	1ae3      	sublt	r3, r4, r3
 800bc96:	bfb4      	ite	lt
 800bc98:	18d2      	addlt	r2, r2, r3
 800bc9a:	1b1c      	subge	r4, r3, r4
 800bc9c:	9b07      	ldr	r3, [sp, #28]
 800bc9e:	bfbc      	itt	lt
 800bca0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800bca2:	2400      	movlt	r4, #0
 800bca4:	2b00      	cmp	r3, #0
 800bca6:	bfb5      	itete	lt
 800bca8:	eba8 0603 	sublt.w	r6, r8, r3
 800bcac:	9b07      	ldrge	r3, [sp, #28]
 800bcae:	2300      	movlt	r3, #0
 800bcb0:	4646      	movge	r6, r8
 800bcb2:	e730      	b.n	800bb16 <_dtoa_r+0x71e>
 800bcb4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800bcb6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800bcb8:	4646      	mov	r6, r8
 800bcba:	e735      	b.n	800bb28 <_dtoa_r+0x730>
 800bcbc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800bcbe:	e75c      	b.n	800bb7a <_dtoa_r+0x782>
 800bcc0:	2300      	movs	r3, #0
 800bcc2:	e788      	b.n	800bbd6 <_dtoa_r+0x7de>
 800bcc4:	3fe00000 	.word	0x3fe00000
 800bcc8:	40240000 	.word	0x40240000
 800bccc:	40140000 	.word	0x40140000
 800bcd0:	9b02      	ldr	r3, [sp, #8]
 800bcd2:	e780      	b.n	800bbd6 <_dtoa_r+0x7de>
 800bcd4:	2300      	movs	r3, #0
 800bcd6:	930a      	str	r3, [sp, #40]	@ 0x28
 800bcd8:	e782      	b.n	800bbe0 <_dtoa_r+0x7e8>
 800bcda:	d099      	beq.n	800bc10 <_dtoa_r+0x818>
 800bcdc:	9a08      	ldr	r2, [sp, #32]
 800bcde:	331c      	adds	r3, #28
 800bce0:	441a      	add	r2, r3
 800bce2:	4498      	add	r8, r3
 800bce4:	441e      	add	r6, r3
 800bce6:	9208      	str	r2, [sp, #32]
 800bce8:	e792      	b.n	800bc10 <_dtoa_r+0x818>
 800bcea:	4603      	mov	r3, r0
 800bcec:	e7f6      	b.n	800bcdc <_dtoa_r+0x8e4>
 800bcee:	9b07      	ldr	r3, [sp, #28]
 800bcf0:	9704      	str	r7, [sp, #16]
 800bcf2:	2b00      	cmp	r3, #0
 800bcf4:	dc20      	bgt.n	800bd38 <_dtoa_r+0x940>
 800bcf6:	9300      	str	r3, [sp, #0]
 800bcf8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bcfa:	2b02      	cmp	r3, #2
 800bcfc:	dd1e      	ble.n	800bd3c <_dtoa_r+0x944>
 800bcfe:	9b00      	ldr	r3, [sp, #0]
 800bd00:	2b00      	cmp	r3, #0
 800bd02:	f47f aec0 	bne.w	800ba86 <_dtoa_r+0x68e>
 800bd06:	4621      	mov	r1, r4
 800bd08:	2205      	movs	r2, #5
 800bd0a:	4658      	mov	r0, fp
 800bd0c:	f000 fde6 	bl	800c8dc <__multadd>
 800bd10:	4601      	mov	r1, r0
 800bd12:	4604      	mov	r4, r0
 800bd14:	4648      	mov	r0, r9
 800bd16:	f001 f843 	bl	800cda0 <__mcmp>
 800bd1a:	2800      	cmp	r0, #0
 800bd1c:	f77f aeb3 	ble.w	800ba86 <_dtoa_r+0x68e>
 800bd20:	4656      	mov	r6, sl
 800bd22:	2331      	movs	r3, #49	@ 0x31
 800bd24:	f806 3b01 	strb.w	r3, [r6], #1
 800bd28:	9b04      	ldr	r3, [sp, #16]
 800bd2a:	3301      	adds	r3, #1
 800bd2c:	9304      	str	r3, [sp, #16]
 800bd2e:	e6ae      	b.n	800ba8e <_dtoa_r+0x696>
 800bd30:	9c07      	ldr	r4, [sp, #28]
 800bd32:	9704      	str	r7, [sp, #16]
 800bd34:	4625      	mov	r5, r4
 800bd36:	e7f3      	b.n	800bd20 <_dtoa_r+0x928>
 800bd38:	9b07      	ldr	r3, [sp, #28]
 800bd3a:	9300      	str	r3, [sp, #0]
 800bd3c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bd3e:	2b00      	cmp	r3, #0
 800bd40:	f000 8104 	beq.w	800bf4c <_dtoa_r+0xb54>
 800bd44:	2e00      	cmp	r6, #0
 800bd46:	dd05      	ble.n	800bd54 <_dtoa_r+0x95c>
 800bd48:	4629      	mov	r1, r5
 800bd4a:	4632      	mov	r2, r6
 800bd4c:	4658      	mov	r0, fp
 800bd4e:	f000 ffbb 	bl	800ccc8 <__lshift>
 800bd52:	4605      	mov	r5, r0
 800bd54:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bd56:	2b00      	cmp	r3, #0
 800bd58:	d05a      	beq.n	800be10 <_dtoa_r+0xa18>
 800bd5a:	6869      	ldr	r1, [r5, #4]
 800bd5c:	4658      	mov	r0, fp
 800bd5e:	f000 fd5b 	bl	800c818 <_Balloc>
 800bd62:	4606      	mov	r6, r0
 800bd64:	b928      	cbnz	r0, 800bd72 <_dtoa_r+0x97a>
 800bd66:	4b84      	ldr	r3, [pc, #528]	@ (800bf78 <_dtoa_r+0xb80>)
 800bd68:	4602      	mov	r2, r0
 800bd6a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800bd6e:	f7ff bb5a 	b.w	800b426 <_dtoa_r+0x2e>
 800bd72:	692a      	ldr	r2, [r5, #16]
 800bd74:	3202      	adds	r2, #2
 800bd76:	0092      	lsls	r2, r2, #2
 800bd78:	f105 010c 	add.w	r1, r5, #12
 800bd7c:	300c      	adds	r0, #12
 800bd7e:	f7ff fa9a 	bl	800b2b6 <memcpy>
 800bd82:	2201      	movs	r2, #1
 800bd84:	4631      	mov	r1, r6
 800bd86:	4658      	mov	r0, fp
 800bd88:	f000 ff9e 	bl	800ccc8 <__lshift>
 800bd8c:	f10a 0301 	add.w	r3, sl, #1
 800bd90:	9307      	str	r3, [sp, #28]
 800bd92:	9b00      	ldr	r3, [sp, #0]
 800bd94:	4453      	add	r3, sl
 800bd96:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bd98:	9b02      	ldr	r3, [sp, #8]
 800bd9a:	f003 0301 	and.w	r3, r3, #1
 800bd9e:	462f      	mov	r7, r5
 800bda0:	930a      	str	r3, [sp, #40]	@ 0x28
 800bda2:	4605      	mov	r5, r0
 800bda4:	9b07      	ldr	r3, [sp, #28]
 800bda6:	4621      	mov	r1, r4
 800bda8:	3b01      	subs	r3, #1
 800bdaa:	4648      	mov	r0, r9
 800bdac:	9300      	str	r3, [sp, #0]
 800bdae:	f7ff fa9b 	bl	800b2e8 <quorem>
 800bdb2:	4639      	mov	r1, r7
 800bdb4:	9002      	str	r0, [sp, #8]
 800bdb6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800bdba:	4648      	mov	r0, r9
 800bdbc:	f000 fff0 	bl	800cda0 <__mcmp>
 800bdc0:	462a      	mov	r2, r5
 800bdc2:	9008      	str	r0, [sp, #32]
 800bdc4:	4621      	mov	r1, r4
 800bdc6:	4658      	mov	r0, fp
 800bdc8:	f001 f806 	bl	800cdd8 <__mdiff>
 800bdcc:	68c2      	ldr	r2, [r0, #12]
 800bdce:	4606      	mov	r6, r0
 800bdd0:	bb02      	cbnz	r2, 800be14 <_dtoa_r+0xa1c>
 800bdd2:	4601      	mov	r1, r0
 800bdd4:	4648      	mov	r0, r9
 800bdd6:	f000 ffe3 	bl	800cda0 <__mcmp>
 800bdda:	4602      	mov	r2, r0
 800bddc:	4631      	mov	r1, r6
 800bdde:	4658      	mov	r0, fp
 800bde0:	920e      	str	r2, [sp, #56]	@ 0x38
 800bde2:	f000 fd59 	bl	800c898 <_Bfree>
 800bde6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bde8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bdea:	9e07      	ldr	r6, [sp, #28]
 800bdec:	ea43 0102 	orr.w	r1, r3, r2
 800bdf0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bdf2:	4319      	orrs	r1, r3
 800bdf4:	d110      	bne.n	800be18 <_dtoa_r+0xa20>
 800bdf6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800bdfa:	d029      	beq.n	800be50 <_dtoa_r+0xa58>
 800bdfc:	9b08      	ldr	r3, [sp, #32]
 800bdfe:	2b00      	cmp	r3, #0
 800be00:	dd02      	ble.n	800be08 <_dtoa_r+0xa10>
 800be02:	9b02      	ldr	r3, [sp, #8]
 800be04:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800be08:	9b00      	ldr	r3, [sp, #0]
 800be0a:	f883 8000 	strb.w	r8, [r3]
 800be0e:	e63f      	b.n	800ba90 <_dtoa_r+0x698>
 800be10:	4628      	mov	r0, r5
 800be12:	e7bb      	b.n	800bd8c <_dtoa_r+0x994>
 800be14:	2201      	movs	r2, #1
 800be16:	e7e1      	b.n	800bddc <_dtoa_r+0x9e4>
 800be18:	9b08      	ldr	r3, [sp, #32]
 800be1a:	2b00      	cmp	r3, #0
 800be1c:	db04      	blt.n	800be28 <_dtoa_r+0xa30>
 800be1e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800be20:	430b      	orrs	r3, r1
 800be22:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800be24:	430b      	orrs	r3, r1
 800be26:	d120      	bne.n	800be6a <_dtoa_r+0xa72>
 800be28:	2a00      	cmp	r2, #0
 800be2a:	dded      	ble.n	800be08 <_dtoa_r+0xa10>
 800be2c:	4649      	mov	r1, r9
 800be2e:	2201      	movs	r2, #1
 800be30:	4658      	mov	r0, fp
 800be32:	f000 ff49 	bl	800ccc8 <__lshift>
 800be36:	4621      	mov	r1, r4
 800be38:	4681      	mov	r9, r0
 800be3a:	f000 ffb1 	bl	800cda0 <__mcmp>
 800be3e:	2800      	cmp	r0, #0
 800be40:	dc03      	bgt.n	800be4a <_dtoa_r+0xa52>
 800be42:	d1e1      	bne.n	800be08 <_dtoa_r+0xa10>
 800be44:	f018 0f01 	tst.w	r8, #1
 800be48:	d0de      	beq.n	800be08 <_dtoa_r+0xa10>
 800be4a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800be4e:	d1d8      	bne.n	800be02 <_dtoa_r+0xa0a>
 800be50:	9a00      	ldr	r2, [sp, #0]
 800be52:	2339      	movs	r3, #57	@ 0x39
 800be54:	7013      	strb	r3, [r2, #0]
 800be56:	4633      	mov	r3, r6
 800be58:	461e      	mov	r6, r3
 800be5a:	3b01      	subs	r3, #1
 800be5c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800be60:	2a39      	cmp	r2, #57	@ 0x39
 800be62:	d052      	beq.n	800bf0a <_dtoa_r+0xb12>
 800be64:	3201      	adds	r2, #1
 800be66:	701a      	strb	r2, [r3, #0]
 800be68:	e612      	b.n	800ba90 <_dtoa_r+0x698>
 800be6a:	2a00      	cmp	r2, #0
 800be6c:	dd07      	ble.n	800be7e <_dtoa_r+0xa86>
 800be6e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800be72:	d0ed      	beq.n	800be50 <_dtoa_r+0xa58>
 800be74:	9a00      	ldr	r2, [sp, #0]
 800be76:	f108 0301 	add.w	r3, r8, #1
 800be7a:	7013      	strb	r3, [r2, #0]
 800be7c:	e608      	b.n	800ba90 <_dtoa_r+0x698>
 800be7e:	9b07      	ldr	r3, [sp, #28]
 800be80:	9a07      	ldr	r2, [sp, #28]
 800be82:	f803 8c01 	strb.w	r8, [r3, #-1]
 800be86:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800be88:	4293      	cmp	r3, r2
 800be8a:	d028      	beq.n	800bede <_dtoa_r+0xae6>
 800be8c:	4649      	mov	r1, r9
 800be8e:	2300      	movs	r3, #0
 800be90:	220a      	movs	r2, #10
 800be92:	4658      	mov	r0, fp
 800be94:	f000 fd22 	bl	800c8dc <__multadd>
 800be98:	42af      	cmp	r7, r5
 800be9a:	4681      	mov	r9, r0
 800be9c:	f04f 0300 	mov.w	r3, #0
 800bea0:	f04f 020a 	mov.w	r2, #10
 800bea4:	4639      	mov	r1, r7
 800bea6:	4658      	mov	r0, fp
 800bea8:	d107      	bne.n	800beba <_dtoa_r+0xac2>
 800beaa:	f000 fd17 	bl	800c8dc <__multadd>
 800beae:	4607      	mov	r7, r0
 800beb0:	4605      	mov	r5, r0
 800beb2:	9b07      	ldr	r3, [sp, #28]
 800beb4:	3301      	adds	r3, #1
 800beb6:	9307      	str	r3, [sp, #28]
 800beb8:	e774      	b.n	800bda4 <_dtoa_r+0x9ac>
 800beba:	f000 fd0f 	bl	800c8dc <__multadd>
 800bebe:	4629      	mov	r1, r5
 800bec0:	4607      	mov	r7, r0
 800bec2:	2300      	movs	r3, #0
 800bec4:	220a      	movs	r2, #10
 800bec6:	4658      	mov	r0, fp
 800bec8:	f000 fd08 	bl	800c8dc <__multadd>
 800becc:	4605      	mov	r5, r0
 800bece:	e7f0      	b.n	800beb2 <_dtoa_r+0xaba>
 800bed0:	9b00      	ldr	r3, [sp, #0]
 800bed2:	2b00      	cmp	r3, #0
 800bed4:	bfcc      	ite	gt
 800bed6:	461e      	movgt	r6, r3
 800bed8:	2601      	movle	r6, #1
 800beda:	4456      	add	r6, sl
 800bedc:	2700      	movs	r7, #0
 800bede:	4649      	mov	r1, r9
 800bee0:	2201      	movs	r2, #1
 800bee2:	4658      	mov	r0, fp
 800bee4:	f000 fef0 	bl	800ccc8 <__lshift>
 800bee8:	4621      	mov	r1, r4
 800beea:	4681      	mov	r9, r0
 800beec:	f000 ff58 	bl	800cda0 <__mcmp>
 800bef0:	2800      	cmp	r0, #0
 800bef2:	dcb0      	bgt.n	800be56 <_dtoa_r+0xa5e>
 800bef4:	d102      	bne.n	800befc <_dtoa_r+0xb04>
 800bef6:	f018 0f01 	tst.w	r8, #1
 800befa:	d1ac      	bne.n	800be56 <_dtoa_r+0xa5e>
 800befc:	4633      	mov	r3, r6
 800befe:	461e      	mov	r6, r3
 800bf00:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bf04:	2a30      	cmp	r2, #48	@ 0x30
 800bf06:	d0fa      	beq.n	800befe <_dtoa_r+0xb06>
 800bf08:	e5c2      	b.n	800ba90 <_dtoa_r+0x698>
 800bf0a:	459a      	cmp	sl, r3
 800bf0c:	d1a4      	bne.n	800be58 <_dtoa_r+0xa60>
 800bf0e:	9b04      	ldr	r3, [sp, #16]
 800bf10:	3301      	adds	r3, #1
 800bf12:	9304      	str	r3, [sp, #16]
 800bf14:	2331      	movs	r3, #49	@ 0x31
 800bf16:	f88a 3000 	strb.w	r3, [sl]
 800bf1a:	e5b9      	b.n	800ba90 <_dtoa_r+0x698>
 800bf1c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800bf1e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800bf7c <_dtoa_r+0xb84>
 800bf22:	b11b      	cbz	r3, 800bf2c <_dtoa_r+0xb34>
 800bf24:	f10a 0308 	add.w	r3, sl, #8
 800bf28:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800bf2a:	6013      	str	r3, [r2, #0]
 800bf2c:	4650      	mov	r0, sl
 800bf2e:	b019      	add	sp, #100	@ 0x64
 800bf30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf34:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bf36:	2b01      	cmp	r3, #1
 800bf38:	f77f ae37 	ble.w	800bbaa <_dtoa_r+0x7b2>
 800bf3c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bf3e:	930a      	str	r3, [sp, #40]	@ 0x28
 800bf40:	2001      	movs	r0, #1
 800bf42:	e655      	b.n	800bbf0 <_dtoa_r+0x7f8>
 800bf44:	9b00      	ldr	r3, [sp, #0]
 800bf46:	2b00      	cmp	r3, #0
 800bf48:	f77f aed6 	ble.w	800bcf8 <_dtoa_r+0x900>
 800bf4c:	4656      	mov	r6, sl
 800bf4e:	4621      	mov	r1, r4
 800bf50:	4648      	mov	r0, r9
 800bf52:	f7ff f9c9 	bl	800b2e8 <quorem>
 800bf56:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800bf5a:	f806 8b01 	strb.w	r8, [r6], #1
 800bf5e:	9b00      	ldr	r3, [sp, #0]
 800bf60:	eba6 020a 	sub.w	r2, r6, sl
 800bf64:	4293      	cmp	r3, r2
 800bf66:	ddb3      	ble.n	800bed0 <_dtoa_r+0xad8>
 800bf68:	4649      	mov	r1, r9
 800bf6a:	2300      	movs	r3, #0
 800bf6c:	220a      	movs	r2, #10
 800bf6e:	4658      	mov	r0, fp
 800bf70:	f000 fcb4 	bl	800c8dc <__multadd>
 800bf74:	4681      	mov	r9, r0
 800bf76:	e7ea      	b.n	800bf4e <_dtoa_r+0xb56>
 800bf78:	0800e0b0 	.word	0x0800e0b0
 800bf7c:	0800e034 	.word	0x0800e034

0800bf80 <_free_r>:
 800bf80:	b538      	push	{r3, r4, r5, lr}
 800bf82:	4605      	mov	r5, r0
 800bf84:	2900      	cmp	r1, #0
 800bf86:	d041      	beq.n	800c00c <_free_r+0x8c>
 800bf88:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bf8c:	1f0c      	subs	r4, r1, #4
 800bf8e:	2b00      	cmp	r3, #0
 800bf90:	bfb8      	it	lt
 800bf92:	18e4      	addlt	r4, r4, r3
 800bf94:	f000 fc34 	bl	800c800 <__malloc_lock>
 800bf98:	4a1d      	ldr	r2, [pc, #116]	@ (800c010 <_free_r+0x90>)
 800bf9a:	6813      	ldr	r3, [r2, #0]
 800bf9c:	b933      	cbnz	r3, 800bfac <_free_r+0x2c>
 800bf9e:	6063      	str	r3, [r4, #4]
 800bfa0:	6014      	str	r4, [r2, #0]
 800bfa2:	4628      	mov	r0, r5
 800bfa4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bfa8:	f000 bc30 	b.w	800c80c <__malloc_unlock>
 800bfac:	42a3      	cmp	r3, r4
 800bfae:	d908      	bls.n	800bfc2 <_free_r+0x42>
 800bfb0:	6820      	ldr	r0, [r4, #0]
 800bfb2:	1821      	adds	r1, r4, r0
 800bfb4:	428b      	cmp	r3, r1
 800bfb6:	bf01      	itttt	eq
 800bfb8:	6819      	ldreq	r1, [r3, #0]
 800bfba:	685b      	ldreq	r3, [r3, #4]
 800bfbc:	1809      	addeq	r1, r1, r0
 800bfbe:	6021      	streq	r1, [r4, #0]
 800bfc0:	e7ed      	b.n	800bf9e <_free_r+0x1e>
 800bfc2:	461a      	mov	r2, r3
 800bfc4:	685b      	ldr	r3, [r3, #4]
 800bfc6:	b10b      	cbz	r3, 800bfcc <_free_r+0x4c>
 800bfc8:	42a3      	cmp	r3, r4
 800bfca:	d9fa      	bls.n	800bfc2 <_free_r+0x42>
 800bfcc:	6811      	ldr	r1, [r2, #0]
 800bfce:	1850      	adds	r0, r2, r1
 800bfd0:	42a0      	cmp	r0, r4
 800bfd2:	d10b      	bne.n	800bfec <_free_r+0x6c>
 800bfd4:	6820      	ldr	r0, [r4, #0]
 800bfd6:	4401      	add	r1, r0
 800bfd8:	1850      	adds	r0, r2, r1
 800bfda:	4283      	cmp	r3, r0
 800bfdc:	6011      	str	r1, [r2, #0]
 800bfde:	d1e0      	bne.n	800bfa2 <_free_r+0x22>
 800bfe0:	6818      	ldr	r0, [r3, #0]
 800bfe2:	685b      	ldr	r3, [r3, #4]
 800bfe4:	6053      	str	r3, [r2, #4]
 800bfe6:	4408      	add	r0, r1
 800bfe8:	6010      	str	r0, [r2, #0]
 800bfea:	e7da      	b.n	800bfa2 <_free_r+0x22>
 800bfec:	d902      	bls.n	800bff4 <_free_r+0x74>
 800bfee:	230c      	movs	r3, #12
 800bff0:	602b      	str	r3, [r5, #0]
 800bff2:	e7d6      	b.n	800bfa2 <_free_r+0x22>
 800bff4:	6820      	ldr	r0, [r4, #0]
 800bff6:	1821      	adds	r1, r4, r0
 800bff8:	428b      	cmp	r3, r1
 800bffa:	bf04      	itt	eq
 800bffc:	6819      	ldreq	r1, [r3, #0]
 800bffe:	685b      	ldreq	r3, [r3, #4]
 800c000:	6063      	str	r3, [r4, #4]
 800c002:	bf04      	itt	eq
 800c004:	1809      	addeq	r1, r1, r0
 800c006:	6021      	streq	r1, [r4, #0]
 800c008:	6054      	str	r4, [r2, #4]
 800c00a:	e7ca      	b.n	800bfa2 <_free_r+0x22>
 800c00c:	bd38      	pop	{r3, r4, r5, pc}
 800c00e:	bf00      	nop
 800c010:	200009c4 	.word	0x200009c4

0800c014 <rshift>:
 800c014:	6903      	ldr	r3, [r0, #16]
 800c016:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800c01a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c01e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800c022:	f100 0414 	add.w	r4, r0, #20
 800c026:	dd45      	ble.n	800c0b4 <rshift+0xa0>
 800c028:	f011 011f 	ands.w	r1, r1, #31
 800c02c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800c030:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800c034:	d10c      	bne.n	800c050 <rshift+0x3c>
 800c036:	f100 0710 	add.w	r7, r0, #16
 800c03a:	4629      	mov	r1, r5
 800c03c:	42b1      	cmp	r1, r6
 800c03e:	d334      	bcc.n	800c0aa <rshift+0x96>
 800c040:	1a9b      	subs	r3, r3, r2
 800c042:	009b      	lsls	r3, r3, #2
 800c044:	1eea      	subs	r2, r5, #3
 800c046:	4296      	cmp	r6, r2
 800c048:	bf38      	it	cc
 800c04a:	2300      	movcc	r3, #0
 800c04c:	4423      	add	r3, r4
 800c04e:	e015      	b.n	800c07c <rshift+0x68>
 800c050:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800c054:	f1c1 0820 	rsb	r8, r1, #32
 800c058:	40cf      	lsrs	r7, r1
 800c05a:	f105 0e04 	add.w	lr, r5, #4
 800c05e:	46a1      	mov	r9, r4
 800c060:	4576      	cmp	r6, lr
 800c062:	46f4      	mov	ip, lr
 800c064:	d815      	bhi.n	800c092 <rshift+0x7e>
 800c066:	1a9a      	subs	r2, r3, r2
 800c068:	0092      	lsls	r2, r2, #2
 800c06a:	3a04      	subs	r2, #4
 800c06c:	3501      	adds	r5, #1
 800c06e:	42ae      	cmp	r6, r5
 800c070:	bf38      	it	cc
 800c072:	2200      	movcc	r2, #0
 800c074:	18a3      	adds	r3, r4, r2
 800c076:	50a7      	str	r7, [r4, r2]
 800c078:	b107      	cbz	r7, 800c07c <rshift+0x68>
 800c07a:	3304      	adds	r3, #4
 800c07c:	1b1a      	subs	r2, r3, r4
 800c07e:	42a3      	cmp	r3, r4
 800c080:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800c084:	bf08      	it	eq
 800c086:	2300      	moveq	r3, #0
 800c088:	6102      	str	r2, [r0, #16]
 800c08a:	bf08      	it	eq
 800c08c:	6143      	streq	r3, [r0, #20]
 800c08e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c092:	f8dc c000 	ldr.w	ip, [ip]
 800c096:	fa0c fc08 	lsl.w	ip, ip, r8
 800c09a:	ea4c 0707 	orr.w	r7, ip, r7
 800c09e:	f849 7b04 	str.w	r7, [r9], #4
 800c0a2:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c0a6:	40cf      	lsrs	r7, r1
 800c0a8:	e7da      	b.n	800c060 <rshift+0x4c>
 800c0aa:	f851 cb04 	ldr.w	ip, [r1], #4
 800c0ae:	f847 cf04 	str.w	ip, [r7, #4]!
 800c0b2:	e7c3      	b.n	800c03c <rshift+0x28>
 800c0b4:	4623      	mov	r3, r4
 800c0b6:	e7e1      	b.n	800c07c <rshift+0x68>

0800c0b8 <__hexdig_fun>:
 800c0b8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800c0bc:	2b09      	cmp	r3, #9
 800c0be:	d802      	bhi.n	800c0c6 <__hexdig_fun+0xe>
 800c0c0:	3820      	subs	r0, #32
 800c0c2:	b2c0      	uxtb	r0, r0
 800c0c4:	4770      	bx	lr
 800c0c6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800c0ca:	2b05      	cmp	r3, #5
 800c0cc:	d801      	bhi.n	800c0d2 <__hexdig_fun+0x1a>
 800c0ce:	3847      	subs	r0, #71	@ 0x47
 800c0d0:	e7f7      	b.n	800c0c2 <__hexdig_fun+0xa>
 800c0d2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800c0d6:	2b05      	cmp	r3, #5
 800c0d8:	d801      	bhi.n	800c0de <__hexdig_fun+0x26>
 800c0da:	3827      	subs	r0, #39	@ 0x27
 800c0dc:	e7f1      	b.n	800c0c2 <__hexdig_fun+0xa>
 800c0de:	2000      	movs	r0, #0
 800c0e0:	4770      	bx	lr
	...

0800c0e4 <__gethex>:
 800c0e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0e8:	b085      	sub	sp, #20
 800c0ea:	468a      	mov	sl, r1
 800c0ec:	9302      	str	r3, [sp, #8]
 800c0ee:	680b      	ldr	r3, [r1, #0]
 800c0f0:	9001      	str	r0, [sp, #4]
 800c0f2:	4690      	mov	r8, r2
 800c0f4:	1c9c      	adds	r4, r3, #2
 800c0f6:	46a1      	mov	r9, r4
 800c0f8:	f814 0b01 	ldrb.w	r0, [r4], #1
 800c0fc:	2830      	cmp	r0, #48	@ 0x30
 800c0fe:	d0fa      	beq.n	800c0f6 <__gethex+0x12>
 800c100:	eba9 0303 	sub.w	r3, r9, r3
 800c104:	f1a3 0b02 	sub.w	fp, r3, #2
 800c108:	f7ff ffd6 	bl	800c0b8 <__hexdig_fun>
 800c10c:	4605      	mov	r5, r0
 800c10e:	2800      	cmp	r0, #0
 800c110:	d168      	bne.n	800c1e4 <__gethex+0x100>
 800c112:	49a0      	ldr	r1, [pc, #640]	@ (800c394 <__gethex+0x2b0>)
 800c114:	2201      	movs	r2, #1
 800c116:	4648      	mov	r0, r9
 800c118:	f7ff f843 	bl	800b1a2 <strncmp>
 800c11c:	4607      	mov	r7, r0
 800c11e:	2800      	cmp	r0, #0
 800c120:	d167      	bne.n	800c1f2 <__gethex+0x10e>
 800c122:	f899 0001 	ldrb.w	r0, [r9, #1]
 800c126:	4626      	mov	r6, r4
 800c128:	f7ff ffc6 	bl	800c0b8 <__hexdig_fun>
 800c12c:	2800      	cmp	r0, #0
 800c12e:	d062      	beq.n	800c1f6 <__gethex+0x112>
 800c130:	4623      	mov	r3, r4
 800c132:	7818      	ldrb	r0, [r3, #0]
 800c134:	2830      	cmp	r0, #48	@ 0x30
 800c136:	4699      	mov	r9, r3
 800c138:	f103 0301 	add.w	r3, r3, #1
 800c13c:	d0f9      	beq.n	800c132 <__gethex+0x4e>
 800c13e:	f7ff ffbb 	bl	800c0b8 <__hexdig_fun>
 800c142:	fab0 f580 	clz	r5, r0
 800c146:	096d      	lsrs	r5, r5, #5
 800c148:	f04f 0b01 	mov.w	fp, #1
 800c14c:	464a      	mov	r2, r9
 800c14e:	4616      	mov	r6, r2
 800c150:	3201      	adds	r2, #1
 800c152:	7830      	ldrb	r0, [r6, #0]
 800c154:	f7ff ffb0 	bl	800c0b8 <__hexdig_fun>
 800c158:	2800      	cmp	r0, #0
 800c15a:	d1f8      	bne.n	800c14e <__gethex+0x6a>
 800c15c:	498d      	ldr	r1, [pc, #564]	@ (800c394 <__gethex+0x2b0>)
 800c15e:	2201      	movs	r2, #1
 800c160:	4630      	mov	r0, r6
 800c162:	f7ff f81e 	bl	800b1a2 <strncmp>
 800c166:	2800      	cmp	r0, #0
 800c168:	d13f      	bne.n	800c1ea <__gethex+0x106>
 800c16a:	b944      	cbnz	r4, 800c17e <__gethex+0x9a>
 800c16c:	1c74      	adds	r4, r6, #1
 800c16e:	4622      	mov	r2, r4
 800c170:	4616      	mov	r6, r2
 800c172:	3201      	adds	r2, #1
 800c174:	7830      	ldrb	r0, [r6, #0]
 800c176:	f7ff ff9f 	bl	800c0b8 <__hexdig_fun>
 800c17a:	2800      	cmp	r0, #0
 800c17c:	d1f8      	bne.n	800c170 <__gethex+0x8c>
 800c17e:	1ba4      	subs	r4, r4, r6
 800c180:	00a7      	lsls	r7, r4, #2
 800c182:	7833      	ldrb	r3, [r6, #0]
 800c184:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800c188:	2b50      	cmp	r3, #80	@ 0x50
 800c18a:	d13e      	bne.n	800c20a <__gethex+0x126>
 800c18c:	7873      	ldrb	r3, [r6, #1]
 800c18e:	2b2b      	cmp	r3, #43	@ 0x2b
 800c190:	d033      	beq.n	800c1fa <__gethex+0x116>
 800c192:	2b2d      	cmp	r3, #45	@ 0x2d
 800c194:	d034      	beq.n	800c200 <__gethex+0x11c>
 800c196:	1c71      	adds	r1, r6, #1
 800c198:	2400      	movs	r4, #0
 800c19a:	7808      	ldrb	r0, [r1, #0]
 800c19c:	f7ff ff8c 	bl	800c0b8 <__hexdig_fun>
 800c1a0:	1e43      	subs	r3, r0, #1
 800c1a2:	b2db      	uxtb	r3, r3
 800c1a4:	2b18      	cmp	r3, #24
 800c1a6:	d830      	bhi.n	800c20a <__gethex+0x126>
 800c1a8:	f1a0 0210 	sub.w	r2, r0, #16
 800c1ac:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800c1b0:	f7ff ff82 	bl	800c0b8 <__hexdig_fun>
 800c1b4:	f100 3cff 	add.w	ip, r0, #4294967295
 800c1b8:	fa5f fc8c 	uxtb.w	ip, ip
 800c1bc:	f1bc 0f18 	cmp.w	ip, #24
 800c1c0:	f04f 030a 	mov.w	r3, #10
 800c1c4:	d91e      	bls.n	800c204 <__gethex+0x120>
 800c1c6:	b104      	cbz	r4, 800c1ca <__gethex+0xe6>
 800c1c8:	4252      	negs	r2, r2
 800c1ca:	4417      	add	r7, r2
 800c1cc:	f8ca 1000 	str.w	r1, [sl]
 800c1d0:	b1ed      	cbz	r5, 800c20e <__gethex+0x12a>
 800c1d2:	f1bb 0f00 	cmp.w	fp, #0
 800c1d6:	bf0c      	ite	eq
 800c1d8:	2506      	moveq	r5, #6
 800c1da:	2500      	movne	r5, #0
 800c1dc:	4628      	mov	r0, r5
 800c1de:	b005      	add	sp, #20
 800c1e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c1e4:	2500      	movs	r5, #0
 800c1e6:	462c      	mov	r4, r5
 800c1e8:	e7b0      	b.n	800c14c <__gethex+0x68>
 800c1ea:	2c00      	cmp	r4, #0
 800c1ec:	d1c7      	bne.n	800c17e <__gethex+0x9a>
 800c1ee:	4627      	mov	r7, r4
 800c1f0:	e7c7      	b.n	800c182 <__gethex+0x9e>
 800c1f2:	464e      	mov	r6, r9
 800c1f4:	462f      	mov	r7, r5
 800c1f6:	2501      	movs	r5, #1
 800c1f8:	e7c3      	b.n	800c182 <__gethex+0x9e>
 800c1fa:	2400      	movs	r4, #0
 800c1fc:	1cb1      	adds	r1, r6, #2
 800c1fe:	e7cc      	b.n	800c19a <__gethex+0xb6>
 800c200:	2401      	movs	r4, #1
 800c202:	e7fb      	b.n	800c1fc <__gethex+0x118>
 800c204:	fb03 0002 	mla	r0, r3, r2, r0
 800c208:	e7ce      	b.n	800c1a8 <__gethex+0xc4>
 800c20a:	4631      	mov	r1, r6
 800c20c:	e7de      	b.n	800c1cc <__gethex+0xe8>
 800c20e:	eba6 0309 	sub.w	r3, r6, r9
 800c212:	3b01      	subs	r3, #1
 800c214:	4629      	mov	r1, r5
 800c216:	2b07      	cmp	r3, #7
 800c218:	dc0a      	bgt.n	800c230 <__gethex+0x14c>
 800c21a:	9801      	ldr	r0, [sp, #4]
 800c21c:	f000 fafc 	bl	800c818 <_Balloc>
 800c220:	4604      	mov	r4, r0
 800c222:	b940      	cbnz	r0, 800c236 <__gethex+0x152>
 800c224:	4b5c      	ldr	r3, [pc, #368]	@ (800c398 <__gethex+0x2b4>)
 800c226:	4602      	mov	r2, r0
 800c228:	21e4      	movs	r1, #228	@ 0xe4
 800c22a:	485c      	ldr	r0, [pc, #368]	@ (800c39c <__gethex+0x2b8>)
 800c22c:	f001 f9e0 	bl	800d5f0 <__assert_func>
 800c230:	3101      	adds	r1, #1
 800c232:	105b      	asrs	r3, r3, #1
 800c234:	e7ef      	b.n	800c216 <__gethex+0x132>
 800c236:	f100 0a14 	add.w	sl, r0, #20
 800c23a:	2300      	movs	r3, #0
 800c23c:	4655      	mov	r5, sl
 800c23e:	469b      	mov	fp, r3
 800c240:	45b1      	cmp	r9, r6
 800c242:	d337      	bcc.n	800c2b4 <__gethex+0x1d0>
 800c244:	f845 bb04 	str.w	fp, [r5], #4
 800c248:	eba5 050a 	sub.w	r5, r5, sl
 800c24c:	10ad      	asrs	r5, r5, #2
 800c24e:	6125      	str	r5, [r4, #16]
 800c250:	4658      	mov	r0, fp
 800c252:	f000 fbd3 	bl	800c9fc <__hi0bits>
 800c256:	016d      	lsls	r5, r5, #5
 800c258:	f8d8 6000 	ldr.w	r6, [r8]
 800c25c:	1a2d      	subs	r5, r5, r0
 800c25e:	42b5      	cmp	r5, r6
 800c260:	dd54      	ble.n	800c30c <__gethex+0x228>
 800c262:	1bad      	subs	r5, r5, r6
 800c264:	4629      	mov	r1, r5
 800c266:	4620      	mov	r0, r4
 800c268:	f000 ff67 	bl	800d13a <__any_on>
 800c26c:	4681      	mov	r9, r0
 800c26e:	b178      	cbz	r0, 800c290 <__gethex+0x1ac>
 800c270:	1e6b      	subs	r3, r5, #1
 800c272:	1159      	asrs	r1, r3, #5
 800c274:	f003 021f 	and.w	r2, r3, #31
 800c278:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800c27c:	f04f 0901 	mov.w	r9, #1
 800c280:	fa09 f202 	lsl.w	r2, r9, r2
 800c284:	420a      	tst	r2, r1
 800c286:	d003      	beq.n	800c290 <__gethex+0x1ac>
 800c288:	454b      	cmp	r3, r9
 800c28a:	dc36      	bgt.n	800c2fa <__gethex+0x216>
 800c28c:	f04f 0902 	mov.w	r9, #2
 800c290:	4629      	mov	r1, r5
 800c292:	4620      	mov	r0, r4
 800c294:	f7ff febe 	bl	800c014 <rshift>
 800c298:	442f      	add	r7, r5
 800c29a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c29e:	42bb      	cmp	r3, r7
 800c2a0:	da42      	bge.n	800c328 <__gethex+0x244>
 800c2a2:	9801      	ldr	r0, [sp, #4]
 800c2a4:	4621      	mov	r1, r4
 800c2a6:	f000 faf7 	bl	800c898 <_Bfree>
 800c2aa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c2ac:	2300      	movs	r3, #0
 800c2ae:	6013      	str	r3, [r2, #0]
 800c2b0:	25a3      	movs	r5, #163	@ 0xa3
 800c2b2:	e793      	b.n	800c1dc <__gethex+0xf8>
 800c2b4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800c2b8:	2a2e      	cmp	r2, #46	@ 0x2e
 800c2ba:	d012      	beq.n	800c2e2 <__gethex+0x1fe>
 800c2bc:	2b20      	cmp	r3, #32
 800c2be:	d104      	bne.n	800c2ca <__gethex+0x1e6>
 800c2c0:	f845 bb04 	str.w	fp, [r5], #4
 800c2c4:	f04f 0b00 	mov.w	fp, #0
 800c2c8:	465b      	mov	r3, fp
 800c2ca:	7830      	ldrb	r0, [r6, #0]
 800c2cc:	9303      	str	r3, [sp, #12]
 800c2ce:	f7ff fef3 	bl	800c0b8 <__hexdig_fun>
 800c2d2:	9b03      	ldr	r3, [sp, #12]
 800c2d4:	f000 000f 	and.w	r0, r0, #15
 800c2d8:	4098      	lsls	r0, r3
 800c2da:	ea4b 0b00 	orr.w	fp, fp, r0
 800c2de:	3304      	adds	r3, #4
 800c2e0:	e7ae      	b.n	800c240 <__gethex+0x15c>
 800c2e2:	45b1      	cmp	r9, r6
 800c2e4:	d8ea      	bhi.n	800c2bc <__gethex+0x1d8>
 800c2e6:	492b      	ldr	r1, [pc, #172]	@ (800c394 <__gethex+0x2b0>)
 800c2e8:	9303      	str	r3, [sp, #12]
 800c2ea:	2201      	movs	r2, #1
 800c2ec:	4630      	mov	r0, r6
 800c2ee:	f7fe ff58 	bl	800b1a2 <strncmp>
 800c2f2:	9b03      	ldr	r3, [sp, #12]
 800c2f4:	2800      	cmp	r0, #0
 800c2f6:	d1e1      	bne.n	800c2bc <__gethex+0x1d8>
 800c2f8:	e7a2      	b.n	800c240 <__gethex+0x15c>
 800c2fa:	1ea9      	subs	r1, r5, #2
 800c2fc:	4620      	mov	r0, r4
 800c2fe:	f000 ff1c 	bl	800d13a <__any_on>
 800c302:	2800      	cmp	r0, #0
 800c304:	d0c2      	beq.n	800c28c <__gethex+0x1a8>
 800c306:	f04f 0903 	mov.w	r9, #3
 800c30a:	e7c1      	b.n	800c290 <__gethex+0x1ac>
 800c30c:	da09      	bge.n	800c322 <__gethex+0x23e>
 800c30e:	1b75      	subs	r5, r6, r5
 800c310:	4621      	mov	r1, r4
 800c312:	9801      	ldr	r0, [sp, #4]
 800c314:	462a      	mov	r2, r5
 800c316:	f000 fcd7 	bl	800ccc8 <__lshift>
 800c31a:	1b7f      	subs	r7, r7, r5
 800c31c:	4604      	mov	r4, r0
 800c31e:	f100 0a14 	add.w	sl, r0, #20
 800c322:	f04f 0900 	mov.w	r9, #0
 800c326:	e7b8      	b.n	800c29a <__gethex+0x1b6>
 800c328:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800c32c:	42bd      	cmp	r5, r7
 800c32e:	dd6f      	ble.n	800c410 <__gethex+0x32c>
 800c330:	1bed      	subs	r5, r5, r7
 800c332:	42ae      	cmp	r6, r5
 800c334:	dc34      	bgt.n	800c3a0 <__gethex+0x2bc>
 800c336:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c33a:	2b02      	cmp	r3, #2
 800c33c:	d022      	beq.n	800c384 <__gethex+0x2a0>
 800c33e:	2b03      	cmp	r3, #3
 800c340:	d024      	beq.n	800c38c <__gethex+0x2a8>
 800c342:	2b01      	cmp	r3, #1
 800c344:	d115      	bne.n	800c372 <__gethex+0x28e>
 800c346:	42ae      	cmp	r6, r5
 800c348:	d113      	bne.n	800c372 <__gethex+0x28e>
 800c34a:	2e01      	cmp	r6, #1
 800c34c:	d10b      	bne.n	800c366 <__gethex+0x282>
 800c34e:	9a02      	ldr	r2, [sp, #8]
 800c350:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800c354:	6013      	str	r3, [r2, #0]
 800c356:	2301      	movs	r3, #1
 800c358:	6123      	str	r3, [r4, #16]
 800c35a:	f8ca 3000 	str.w	r3, [sl]
 800c35e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c360:	2562      	movs	r5, #98	@ 0x62
 800c362:	601c      	str	r4, [r3, #0]
 800c364:	e73a      	b.n	800c1dc <__gethex+0xf8>
 800c366:	1e71      	subs	r1, r6, #1
 800c368:	4620      	mov	r0, r4
 800c36a:	f000 fee6 	bl	800d13a <__any_on>
 800c36e:	2800      	cmp	r0, #0
 800c370:	d1ed      	bne.n	800c34e <__gethex+0x26a>
 800c372:	9801      	ldr	r0, [sp, #4]
 800c374:	4621      	mov	r1, r4
 800c376:	f000 fa8f 	bl	800c898 <_Bfree>
 800c37a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c37c:	2300      	movs	r3, #0
 800c37e:	6013      	str	r3, [r2, #0]
 800c380:	2550      	movs	r5, #80	@ 0x50
 800c382:	e72b      	b.n	800c1dc <__gethex+0xf8>
 800c384:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c386:	2b00      	cmp	r3, #0
 800c388:	d1f3      	bne.n	800c372 <__gethex+0x28e>
 800c38a:	e7e0      	b.n	800c34e <__gethex+0x26a>
 800c38c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c38e:	2b00      	cmp	r3, #0
 800c390:	d1dd      	bne.n	800c34e <__gethex+0x26a>
 800c392:	e7ee      	b.n	800c372 <__gethex+0x28e>
 800c394:	0800dfa4 	.word	0x0800dfa4
 800c398:	0800e0b0 	.word	0x0800e0b0
 800c39c:	0800e0c1 	.word	0x0800e0c1
 800c3a0:	1e6f      	subs	r7, r5, #1
 800c3a2:	f1b9 0f00 	cmp.w	r9, #0
 800c3a6:	d130      	bne.n	800c40a <__gethex+0x326>
 800c3a8:	b127      	cbz	r7, 800c3b4 <__gethex+0x2d0>
 800c3aa:	4639      	mov	r1, r7
 800c3ac:	4620      	mov	r0, r4
 800c3ae:	f000 fec4 	bl	800d13a <__any_on>
 800c3b2:	4681      	mov	r9, r0
 800c3b4:	117a      	asrs	r2, r7, #5
 800c3b6:	2301      	movs	r3, #1
 800c3b8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800c3bc:	f007 071f 	and.w	r7, r7, #31
 800c3c0:	40bb      	lsls	r3, r7
 800c3c2:	4213      	tst	r3, r2
 800c3c4:	4629      	mov	r1, r5
 800c3c6:	4620      	mov	r0, r4
 800c3c8:	bf18      	it	ne
 800c3ca:	f049 0902 	orrne.w	r9, r9, #2
 800c3ce:	f7ff fe21 	bl	800c014 <rshift>
 800c3d2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800c3d6:	1b76      	subs	r6, r6, r5
 800c3d8:	2502      	movs	r5, #2
 800c3da:	f1b9 0f00 	cmp.w	r9, #0
 800c3de:	d047      	beq.n	800c470 <__gethex+0x38c>
 800c3e0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c3e4:	2b02      	cmp	r3, #2
 800c3e6:	d015      	beq.n	800c414 <__gethex+0x330>
 800c3e8:	2b03      	cmp	r3, #3
 800c3ea:	d017      	beq.n	800c41c <__gethex+0x338>
 800c3ec:	2b01      	cmp	r3, #1
 800c3ee:	d109      	bne.n	800c404 <__gethex+0x320>
 800c3f0:	f019 0f02 	tst.w	r9, #2
 800c3f4:	d006      	beq.n	800c404 <__gethex+0x320>
 800c3f6:	f8da 3000 	ldr.w	r3, [sl]
 800c3fa:	ea49 0903 	orr.w	r9, r9, r3
 800c3fe:	f019 0f01 	tst.w	r9, #1
 800c402:	d10e      	bne.n	800c422 <__gethex+0x33e>
 800c404:	f045 0510 	orr.w	r5, r5, #16
 800c408:	e032      	b.n	800c470 <__gethex+0x38c>
 800c40a:	f04f 0901 	mov.w	r9, #1
 800c40e:	e7d1      	b.n	800c3b4 <__gethex+0x2d0>
 800c410:	2501      	movs	r5, #1
 800c412:	e7e2      	b.n	800c3da <__gethex+0x2f6>
 800c414:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c416:	f1c3 0301 	rsb	r3, r3, #1
 800c41a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c41c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c41e:	2b00      	cmp	r3, #0
 800c420:	d0f0      	beq.n	800c404 <__gethex+0x320>
 800c422:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800c426:	f104 0314 	add.w	r3, r4, #20
 800c42a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800c42e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800c432:	f04f 0c00 	mov.w	ip, #0
 800c436:	4618      	mov	r0, r3
 800c438:	f853 2b04 	ldr.w	r2, [r3], #4
 800c43c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800c440:	d01b      	beq.n	800c47a <__gethex+0x396>
 800c442:	3201      	adds	r2, #1
 800c444:	6002      	str	r2, [r0, #0]
 800c446:	2d02      	cmp	r5, #2
 800c448:	f104 0314 	add.w	r3, r4, #20
 800c44c:	d13c      	bne.n	800c4c8 <__gethex+0x3e4>
 800c44e:	f8d8 2000 	ldr.w	r2, [r8]
 800c452:	3a01      	subs	r2, #1
 800c454:	42b2      	cmp	r2, r6
 800c456:	d109      	bne.n	800c46c <__gethex+0x388>
 800c458:	1171      	asrs	r1, r6, #5
 800c45a:	2201      	movs	r2, #1
 800c45c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c460:	f006 061f 	and.w	r6, r6, #31
 800c464:	fa02 f606 	lsl.w	r6, r2, r6
 800c468:	421e      	tst	r6, r3
 800c46a:	d13a      	bne.n	800c4e2 <__gethex+0x3fe>
 800c46c:	f045 0520 	orr.w	r5, r5, #32
 800c470:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c472:	601c      	str	r4, [r3, #0]
 800c474:	9b02      	ldr	r3, [sp, #8]
 800c476:	601f      	str	r7, [r3, #0]
 800c478:	e6b0      	b.n	800c1dc <__gethex+0xf8>
 800c47a:	4299      	cmp	r1, r3
 800c47c:	f843 cc04 	str.w	ip, [r3, #-4]
 800c480:	d8d9      	bhi.n	800c436 <__gethex+0x352>
 800c482:	68a3      	ldr	r3, [r4, #8]
 800c484:	459b      	cmp	fp, r3
 800c486:	db17      	blt.n	800c4b8 <__gethex+0x3d4>
 800c488:	6861      	ldr	r1, [r4, #4]
 800c48a:	9801      	ldr	r0, [sp, #4]
 800c48c:	3101      	adds	r1, #1
 800c48e:	f000 f9c3 	bl	800c818 <_Balloc>
 800c492:	4681      	mov	r9, r0
 800c494:	b918      	cbnz	r0, 800c49e <__gethex+0x3ba>
 800c496:	4b1a      	ldr	r3, [pc, #104]	@ (800c500 <__gethex+0x41c>)
 800c498:	4602      	mov	r2, r0
 800c49a:	2184      	movs	r1, #132	@ 0x84
 800c49c:	e6c5      	b.n	800c22a <__gethex+0x146>
 800c49e:	6922      	ldr	r2, [r4, #16]
 800c4a0:	3202      	adds	r2, #2
 800c4a2:	f104 010c 	add.w	r1, r4, #12
 800c4a6:	0092      	lsls	r2, r2, #2
 800c4a8:	300c      	adds	r0, #12
 800c4aa:	f7fe ff04 	bl	800b2b6 <memcpy>
 800c4ae:	4621      	mov	r1, r4
 800c4b0:	9801      	ldr	r0, [sp, #4]
 800c4b2:	f000 f9f1 	bl	800c898 <_Bfree>
 800c4b6:	464c      	mov	r4, r9
 800c4b8:	6923      	ldr	r3, [r4, #16]
 800c4ba:	1c5a      	adds	r2, r3, #1
 800c4bc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c4c0:	6122      	str	r2, [r4, #16]
 800c4c2:	2201      	movs	r2, #1
 800c4c4:	615a      	str	r2, [r3, #20]
 800c4c6:	e7be      	b.n	800c446 <__gethex+0x362>
 800c4c8:	6922      	ldr	r2, [r4, #16]
 800c4ca:	455a      	cmp	r2, fp
 800c4cc:	dd0b      	ble.n	800c4e6 <__gethex+0x402>
 800c4ce:	2101      	movs	r1, #1
 800c4d0:	4620      	mov	r0, r4
 800c4d2:	f7ff fd9f 	bl	800c014 <rshift>
 800c4d6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c4da:	3701      	adds	r7, #1
 800c4dc:	42bb      	cmp	r3, r7
 800c4de:	f6ff aee0 	blt.w	800c2a2 <__gethex+0x1be>
 800c4e2:	2501      	movs	r5, #1
 800c4e4:	e7c2      	b.n	800c46c <__gethex+0x388>
 800c4e6:	f016 061f 	ands.w	r6, r6, #31
 800c4ea:	d0fa      	beq.n	800c4e2 <__gethex+0x3fe>
 800c4ec:	4453      	add	r3, sl
 800c4ee:	f1c6 0620 	rsb	r6, r6, #32
 800c4f2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800c4f6:	f000 fa81 	bl	800c9fc <__hi0bits>
 800c4fa:	42b0      	cmp	r0, r6
 800c4fc:	dbe7      	blt.n	800c4ce <__gethex+0x3ea>
 800c4fe:	e7f0      	b.n	800c4e2 <__gethex+0x3fe>
 800c500:	0800e0b0 	.word	0x0800e0b0

0800c504 <L_shift>:
 800c504:	f1c2 0208 	rsb	r2, r2, #8
 800c508:	0092      	lsls	r2, r2, #2
 800c50a:	b570      	push	{r4, r5, r6, lr}
 800c50c:	f1c2 0620 	rsb	r6, r2, #32
 800c510:	6843      	ldr	r3, [r0, #4]
 800c512:	6804      	ldr	r4, [r0, #0]
 800c514:	fa03 f506 	lsl.w	r5, r3, r6
 800c518:	432c      	orrs	r4, r5
 800c51a:	40d3      	lsrs	r3, r2
 800c51c:	6004      	str	r4, [r0, #0]
 800c51e:	f840 3f04 	str.w	r3, [r0, #4]!
 800c522:	4288      	cmp	r0, r1
 800c524:	d3f4      	bcc.n	800c510 <L_shift+0xc>
 800c526:	bd70      	pop	{r4, r5, r6, pc}

0800c528 <__match>:
 800c528:	b530      	push	{r4, r5, lr}
 800c52a:	6803      	ldr	r3, [r0, #0]
 800c52c:	3301      	adds	r3, #1
 800c52e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c532:	b914      	cbnz	r4, 800c53a <__match+0x12>
 800c534:	6003      	str	r3, [r0, #0]
 800c536:	2001      	movs	r0, #1
 800c538:	bd30      	pop	{r4, r5, pc}
 800c53a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c53e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800c542:	2d19      	cmp	r5, #25
 800c544:	bf98      	it	ls
 800c546:	3220      	addls	r2, #32
 800c548:	42a2      	cmp	r2, r4
 800c54a:	d0f0      	beq.n	800c52e <__match+0x6>
 800c54c:	2000      	movs	r0, #0
 800c54e:	e7f3      	b.n	800c538 <__match+0x10>

0800c550 <__hexnan>:
 800c550:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c554:	680b      	ldr	r3, [r1, #0]
 800c556:	6801      	ldr	r1, [r0, #0]
 800c558:	115e      	asrs	r6, r3, #5
 800c55a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800c55e:	f013 031f 	ands.w	r3, r3, #31
 800c562:	b087      	sub	sp, #28
 800c564:	bf18      	it	ne
 800c566:	3604      	addne	r6, #4
 800c568:	2500      	movs	r5, #0
 800c56a:	1f37      	subs	r7, r6, #4
 800c56c:	4682      	mov	sl, r0
 800c56e:	4690      	mov	r8, r2
 800c570:	9301      	str	r3, [sp, #4]
 800c572:	f846 5c04 	str.w	r5, [r6, #-4]
 800c576:	46b9      	mov	r9, r7
 800c578:	463c      	mov	r4, r7
 800c57a:	9502      	str	r5, [sp, #8]
 800c57c:	46ab      	mov	fp, r5
 800c57e:	784a      	ldrb	r2, [r1, #1]
 800c580:	1c4b      	adds	r3, r1, #1
 800c582:	9303      	str	r3, [sp, #12]
 800c584:	b342      	cbz	r2, 800c5d8 <__hexnan+0x88>
 800c586:	4610      	mov	r0, r2
 800c588:	9105      	str	r1, [sp, #20]
 800c58a:	9204      	str	r2, [sp, #16]
 800c58c:	f7ff fd94 	bl	800c0b8 <__hexdig_fun>
 800c590:	2800      	cmp	r0, #0
 800c592:	d151      	bne.n	800c638 <__hexnan+0xe8>
 800c594:	9a04      	ldr	r2, [sp, #16]
 800c596:	9905      	ldr	r1, [sp, #20]
 800c598:	2a20      	cmp	r2, #32
 800c59a:	d818      	bhi.n	800c5ce <__hexnan+0x7e>
 800c59c:	9b02      	ldr	r3, [sp, #8]
 800c59e:	459b      	cmp	fp, r3
 800c5a0:	dd13      	ble.n	800c5ca <__hexnan+0x7a>
 800c5a2:	454c      	cmp	r4, r9
 800c5a4:	d206      	bcs.n	800c5b4 <__hexnan+0x64>
 800c5a6:	2d07      	cmp	r5, #7
 800c5a8:	dc04      	bgt.n	800c5b4 <__hexnan+0x64>
 800c5aa:	462a      	mov	r2, r5
 800c5ac:	4649      	mov	r1, r9
 800c5ae:	4620      	mov	r0, r4
 800c5b0:	f7ff ffa8 	bl	800c504 <L_shift>
 800c5b4:	4544      	cmp	r4, r8
 800c5b6:	d952      	bls.n	800c65e <__hexnan+0x10e>
 800c5b8:	2300      	movs	r3, #0
 800c5ba:	f1a4 0904 	sub.w	r9, r4, #4
 800c5be:	f844 3c04 	str.w	r3, [r4, #-4]
 800c5c2:	f8cd b008 	str.w	fp, [sp, #8]
 800c5c6:	464c      	mov	r4, r9
 800c5c8:	461d      	mov	r5, r3
 800c5ca:	9903      	ldr	r1, [sp, #12]
 800c5cc:	e7d7      	b.n	800c57e <__hexnan+0x2e>
 800c5ce:	2a29      	cmp	r2, #41	@ 0x29
 800c5d0:	d157      	bne.n	800c682 <__hexnan+0x132>
 800c5d2:	3102      	adds	r1, #2
 800c5d4:	f8ca 1000 	str.w	r1, [sl]
 800c5d8:	f1bb 0f00 	cmp.w	fp, #0
 800c5dc:	d051      	beq.n	800c682 <__hexnan+0x132>
 800c5de:	454c      	cmp	r4, r9
 800c5e0:	d206      	bcs.n	800c5f0 <__hexnan+0xa0>
 800c5e2:	2d07      	cmp	r5, #7
 800c5e4:	dc04      	bgt.n	800c5f0 <__hexnan+0xa0>
 800c5e6:	462a      	mov	r2, r5
 800c5e8:	4649      	mov	r1, r9
 800c5ea:	4620      	mov	r0, r4
 800c5ec:	f7ff ff8a 	bl	800c504 <L_shift>
 800c5f0:	4544      	cmp	r4, r8
 800c5f2:	d936      	bls.n	800c662 <__hexnan+0x112>
 800c5f4:	f1a8 0204 	sub.w	r2, r8, #4
 800c5f8:	4623      	mov	r3, r4
 800c5fa:	f853 1b04 	ldr.w	r1, [r3], #4
 800c5fe:	f842 1f04 	str.w	r1, [r2, #4]!
 800c602:	429f      	cmp	r7, r3
 800c604:	d2f9      	bcs.n	800c5fa <__hexnan+0xaa>
 800c606:	1b3b      	subs	r3, r7, r4
 800c608:	f023 0303 	bic.w	r3, r3, #3
 800c60c:	3304      	adds	r3, #4
 800c60e:	3401      	adds	r4, #1
 800c610:	3e03      	subs	r6, #3
 800c612:	42b4      	cmp	r4, r6
 800c614:	bf88      	it	hi
 800c616:	2304      	movhi	r3, #4
 800c618:	4443      	add	r3, r8
 800c61a:	2200      	movs	r2, #0
 800c61c:	f843 2b04 	str.w	r2, [r3], #4
 800c620:	429f      	cmp	r7, r3
 800c622:	d2fb      	bcs.n	800c61c <__hexnan+0xcc>
 800c624:	683b      	ldr	r3, [r7, #0]
 800c626:	b91b      	cbnz	r3, 800c630 <__hexnan+0xe0>
 800c628:	4547      	cmp	r7, r8
 800c62a:	d128      	bne.n	800c67e <__hexnan+0x12e>
 800c62c:	2301      	movs	r3, #1
 800c62e:	603b      	str	r3, [r7, #0]
 800c630:	2005      	movs	r0, #5
 800c632:	b007      	add	sp, #28
 800c634:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c638:	3501      	adds	r5, #1
 800c63a:	2d08      	cmp	r5, #8
 800c63c:	f10b 0b01 	add.w	fp, fp, #1
 800c640:	dd06      	ble.n	800c650 <__hexnan+0x100>
 800c642:	4544      	cmp	r4, r8
 800c644:	d9c1      	bls.n	800c5ca <__hexnan+0x7a>
 800c646:	2300      	movs	r3, #0
 800c648:	f844 3c04 	str.w	r3, [r4, #-4]
 800c64c:	2501      	movs	r5, #1
 800c64e:	3c04      	subs	r4, #4
 800c650:	6822      	ldr	r2, [r4, #0]
 800c652:	f000 000f 	and.w	r0, r0, #15
 800c656:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800c65a:	6020      	str	r0, [r4, #0]
 800c65c:	e7b5      	b.n	800c5ca <__hexnan+0x7a>
 800c65e:	2508      	movs	r5, #8
 800c660:	e7b3      	b.n	800c5ca <__hexnan+0x7a>
 800c662:	9b01      	ldr	r3, [sp, #4]
 800c664:	2b00      	cmp	r3, #0
 800c666:	d0dd      	beq.n	800c624 <__hexnan+0xd4>
 800c668:	f1c3 0320 	rsb	r3, r3, #32
 800c66c:	f04f 32ff 	mov.w	r2, #4294967295
 800c670:	40da      	lsrs	r2, r3
 800c672:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800c676:	4013      	ands	r3, r2
 800c678:	f846 3c04 	str.w	r3, [r6, #-4]
 800c67c:	e7d2      	b.n	800c624 <__hexnan+0xd4>
 800c67e:	3f04      	subs	r7, #4
 800c680:	e7d0      	b.n	800c624 <__hexnan+0xd4>
 800c682:	2004      	movs	r0, #4
 800c684:	e7d5      	b.n	800c632 <__hexnan+0xe2>
	...

0800c688 <malloc>:
 800c688:	4b02      	ldr	r3, [pc, #8]	@ (800c694 <malloc+0xc>)
 800c68a:	4601      	mov	r1, r0
 800c68c:	6818      	ldr	r0, [r3, #0]
 800c68e:	f000 b825 	b.w	800c6dc <_malloc_r>
 800c692:	bf00      	nop
 800c694:	20000184 	.word	0x20000184

0800c698 <sbrk_aligned>:
 800c698:	b570      	push	{r4, r5, r6, lr}
 800c69a:	4e0f      	ldr	r6, [pc, #60]	@ (800c6d8 <sbrk_aligned+0x40>)
 800c69c:	460c      	mov	r4, r1
 800c69e:	6831      	ldr	r1, [r6, #0]
 800c6a0:	4605      	mov	r5, r0
 800c6a2:	b911      	cbnz	r1, 800c6aa <sbrk_aligned+0x12>
 800c6a4:	f000 ff94 	bl	800d5d0 <_sbrk_r>
 800c6a8:	6030      	str	r0, [r6, #0]
 800c6aa:	4621      	mov	r1, r4
 800c6ac:	4628      	mov	r0, r5
 800c6ae:	f000 ff8f 	bl	800d5d0 <_sbrk_r>
 800c6b2:	1c43      	adds	r3, r0, #1
 800c6b4:	d103      	bne.n	800c6be <sbrk_aligned+0x26>
 800c6b6:	f04f 34ff 	mov.w	r4, #4294967295
 800c6ba:	4620      	mov	r0, r4
 800c6bc:	bd70      	pop	{r4, r5, r6, pc}
 800c6be:	1cc4      	adds	r4, r0, #3
 800c6c0:	f024 0403 	bic.w	r4, r4, #3
 800c6c4:	42a0      	cmp	r0, r4
 800c6c6:	d0f8      	beq.n	800c6ba <sbrk_aligned+0x22>
 800c6c8:	1a21      	subs	r1, r4, r0
 800c6ca:	4628      	mov	r0, r5
 800c6cc:	f000 ff80 	bl	800d5d0 <_sbrk_r>
 800c6d0:	3001      	adds	r0, #1
 800c6d2:	d1f2      	bne.n	800c6ba <sbrk_aligned+0x22>
 800c6d4:	e7ef      	b.n	800c6b6 <sbrk_aligned+0x1e>
 800c6d6:	bf00      	nop
 800c6d8:	200009c0 	.word	0x200009c0

0800c6dc <_malloc_r>:
 800c6dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c6e0:	1ccd      	adds	r5, r1, #3
 800c6e2:	f025 0503 	bic.w	r5, r5, #3
 800c6e6:	3508      	adds	r5, #8
 800c6e8:	2d0c      	cmp	r5, #12
 800c6ea:	bf38      	it	cc
 800c6ec:	250c      	movcc	r5, #12
 800c6ee:	2d00      	cmp	r5, #0
 800c6f0:	4606      	mov	r6, r0
 800c6f2:	db01      	blt.n	800c6f8 <_malloc_r+0x1c>
 800c6f4:	42a9      	cmp	r1, r5
 800c6f6:	d904      	bls.n	800c702 <_malloc_r+0x26>
 800c6f8:	230c      	movs	r3, #12
 800c6fa:	6033      	str	r3, [r6, #0]
 800c6fc:	2000      	movs	r0, #0
 800c6fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c702:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c7d8 <_malloc_r+0xfc>
 800c706:	f000 f87b 	bl	800c800 <__malloc_lock>
 800c70a:	f8d8 3000 	ldr.w	r3, [r8]
 800c70e:	461c      	mov	r4, r3
 800c710:	bb44      	cbnz	r4, 800c764 <_malloc_r+0x88>
 800c712:	4629      	mov	r1, r5
 800c714:	4630      	mov	r0, r6
 800c716:	f7ff ffbf 	bl	800c698 <sbrk_aligned>
 800c71a:	1c43      	adds	r3, r0, #1
 800c71c:	4604      	mov	r4, r0
 800c71e:	d158      	bne.n	800c7d2 <_malloc_r+0xf6>
 800c720:	f8d8 4000 	ldr.w	r4, [r8]
 800c724:	4627      	mov	r7, r4
 800c726:	2f00      	cmp	r7, #0
 800c728:	d143      	bne.n	800c7b2 <_malloc_r+0xd6>
 800c72a:	2c00      	cmp	r4, #0
 800c72c:	d04b      	beq.n	800c7c6 <_malloc_r+0xea>
 800c72e:	6823      	ldr	r3, [r4, #0]
 800c730:	4639      	mov	r1, r7
 800c732:	4630      	mov	r0, r6
 800c734:	eb04 0903 	add.w	r9, r4, r3
 800c738:	f000 ff4a 	bl	800d5d0 <_sbrk_r>
 800c73c:	4581      	cmp	r9, r0
 800c73e:	d142      	bne.n	800c7c6 <_malloc_r+0xea>
 800c740:	6821      	ldr	r1, [r4, #0]
 800c742:	1a6d      	subs	r5, r5, r1
 800c744:	4629      	mov	r1, r5
 800c746:	4630      	mov	r0, r6
 800c748:	f7ff ffa6 	bl	800c698 <sbrk_aligned>
 800c74c:	3001      	adds	r0, #1
 800c74e:	d03a      	beq.n	800c7c6 <_malloc_r+0xea>
 800c750:	6823      	ldr	r3, [r4, #0]
 800c752:	442b      	add	r3, r5
 800c754:	6023      	str	r3, [r4, #0]
 800c756:	f8d8 3000 	ldr.w	r3, [r8]
 800c75a:	685a      	ldr	r2, [r3, #4]
 800c75c:	bb62      	cbnz	r2, 800c7b8 <_malloc_r+0xdc>
 800c75e:	f8c8 7000 	str.w	r7, [r8]
 800c762:	e00f      	b.n	800c784 <_malloc_r+0xa8>
 800c764:	6822      	ldr	r2, [r4, #0]
 800c766:	1b52      	subs	r2, r2, r5
 800c768:	d420      	bmi.n	800c7ac <_malloc_r+0xd0>
 800c76a:	2a0b      	cmp	r2, #11
 800c76c:	d917      	bls.n	800c79e <_malloc_r+0xc2>
 800c76e:	1961      	adds	r1, r4, r5
 800c770:	42a3      	cmp	r3, r4
 800c772:	6025      	str	r5, [r4, #0]
 800c774:	bf18      	it	ne
 800c776:	6059      	strne	r1, [r3, #4]
 800c778:	6863      	ldr	r3, [r4, #4]
 800c77a:	bf08      	it	eq
 800c77c:	f8c8 1000 	streq.w	r1, [r8]
 800c780:	5162      	str	r2, [r4, r5]
 800c782:	604b      	str	r3, [r1, #4]
 800c784:	4630      	mov	r0, r6
 800c786:	f000 f841 	bl	800c80c <__malloc_unlock>
 800c78a:	f104 000b 	add.w	r0, r4, #11
 800c78e:	1d23      	adds	r3, r4, #4
 800c790:	f020 0007 	bic.w	r0, r0, #7
 800c794:	1ac2      	subs	r2, r0, r3
 800c796:	bf1c      	itt	ne
 800c798:	1a1b      	subne	r3, r3, r0
 800c79a:	50a3      	strne	r3, [r4, r2]
 800c79c:	e7af      	b.n	800c6fe <_malloc_r+0x22>
 800c79e:	6862      	ldr	r2, [r4, #4]
 800c7a0:	42a3      	cmp	r3, r4
 800c7a2:	bf0c      	ite	eq
 800c7a4:	f8c8 2000 	streq.w	r2, [r8]
 800c7a8:	605a      	strne	r2, [r3, #4]
 800c7aa:	e7eb      	b.n	800c784 <_malloc_r+0xa8>
 800c7ac:	4623      	mov	r3, r4
 800c7ae:	6864      	ldr	r4, [r4, #4]
 800c7b0:	e7ae      	b.n	800c710 <_malloc_r+0x34>
 800c7b2:	463c      	mov	r4, r7
 800c7b4:	687f      	ldr	r7, [r7, #4]
 800c7b6:	e7b6      	b.n	800c726 <_malloc_r+0x4a>
 800c7b8:	461a      	mov	r2, r3
 800c7ba:	685b      	ldr	r3, [r3, #4]
 800c7bc:	42a3      	cmp	r3, r4
 800c7be:	d1fb      	bne.n	800c7b8 <_malloc_r+0xdc>
 800c7c0:	2300      	movs	r3, #0
 800c7c2:	6053      	str	r3, [r2, #4]
 800c7c4:	e7de      	b.n	800c784 <_malloc_r+0xa8>
 800c7c6:	230c      	movs	r3, #12
 800c7c8:	6033      	str	r3, [r6, #0]
 800c7ca:	4630      	mov	r0, r6
 800c7cc:	f000 f81e 	bl	800c80c <__malloc_unlock>
 800c7d0:	e794      	b.n	800c6fc <_malloc_r+0x20>
 800c7d2:	6005      	str	r5, [r0, #0]
 800c7d4:	e7d6      	b.n	800c784 <_malloc_r+0xa8>
 800c7d6:	bf00      	nop
 800c7d8:	200009c4 	.word	0x200009c4

0800c7dc <__ascii_mbtowc>:
 800c7dc:	b082      	sub	sp, #8
 800c7de:	b901      	cbnz	r1, 800c7e2 <__ascii_mbtowc+0x6>
 800c7e0:	a901      	add	r1, sp, #4
 800c7e2:	b142      	cbz	r2, 800c7f6 <__ascii_mbtowc+0x1a>
 800c7e4:	b14b      	cbz	r3, 800c7fa <__ascii_mbtowc+0x1e>
 800c7e6:	7813      	ldrb	r3, [r2, #0]
 800c7e8:	600b      	str	r3, [r1, #0]
 800c7ea:	7812      	ldrb	r2, [r2, #0]
 800c7ec:	1e10      	subs	r0, r2, #0
 800c7ee:	bf18      	it	ne
 800c7f0:	2001      	movne	r0, #1
 800c7f2:	b002      	add	sp, #8
 800c7f4:	4770      	bx	lr
 800c7f6:	4610      	mov	r0, r2
 800c7f8:	e7fb      	b.n	800c7f2 <__ascii_mbtowc+0x16>
 800c7fa:	f06f 0001 	mvn.w	r0, #1
 800c7fe:	e7f8      	b.n	800c7f2 <__ascii_mbtowc+0x16>

0800c800 <__malloc_lock>:
 800c800:	4801      	ldr	r0, [pc, #4]	@ (800c808 <__malloc_lock+0x8>)
 800c802:	f7fe bd56 	b.w	800b2b2 <__retarget_lock_acquire_recursive>
 800c806:	bf00      	nop
 800c808:	200009bc 	.word	0x200009bc

0800c80c <__malloc_unlock>:
 800c80c:	4801      	ldr	r0, [pc, #4]	@ (800c814 <__malloc_unlock+0x8>)
 800c80e:	f7fe bd51 	b.w	800b2b4 <__retarget_lock_release_recursive>
 800c812:	bf00      	nop
 800c814:	200009bc 	.word	0x200009bc

0800c818 <_Balloc>:
 800c818:	b570      	push	{r4, r5, r6, lr}
 800c81a:	69c6      	ldr	r6, [r0, #28]
 800c81c:	4604      	mov	r4, r0
 800c81e:	460d      	mov	r5, r1
 800c820:	b976      	cbnz	r6, 800c840 <_Balloc+0x28>
 800c822:	2010      	movs	r0, #16
 800c824:	f7ff ff30 	bl	800c688 <malloc>
 800c828:	4602      	mov	r2, r0
 800c82a:	61e0      	str	r0, [r4, #28]
 800c82c:	b920      	cbnz	r0, 800c838 <_Balloc+0x20>
 800c82e:	4b18      	ldr	r3, [pc, #96]	@ (800c890 <_Balloc+0x78>)
 800c830:	4818      	ldr	r0, [pc, #96]	@ (800c894 <_Balloc+0x7c>)
 800c832:	216b      	movs	r1, #107	@ 0x6b
 800c834:	f000 fedc 	bl	800d5f0 <__assert_func>
 800c838:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c83c:	6006      	str	r6, [r0, #0]
 800c83e:	60c6      	str	r6, [r0, #12]
 800c840:	69e6      	ldr	r6, [r4, #28]
 800c842:	68f3      	ldr	r3, [r6, #12]
 800c844:	b183      	cbz	r3, 800c868 <_Balloc+0x50>
 800c846:	69e3      	ldr	r3, [r4, #28]
 800c848:	68db      	ldr	r3, [r3, #12]
 800c84a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c84e:	b9b8      	cbnz	r0, 800c880 <_Balloc+0x68>
 800c850:	2101      	movs	r1, #1
 800c852:	fa01 f605 	lsl.w	r6, r1, r5
 800c856:	1d72      	adds	r2, r6, #5
 800c858:	0092      	lsls	r2, r2, #2
 800c85a:	4620      	mov	r0, r4
 800c85c:	f000 fee6 	bl	800d62c <_calloc_r>
 800c860:	b160      	cbz	r0, 800c87c <_Balloc+0x64>
 800c862:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c866:	e00e      	b.n	800c886 <_Balloc+0x6e>
 800c868:	2221      	movs	r2, #33	@ 0x21
 800c86a:	2104      	movs	r1, #4
 800c86c:	4620      	mov	r0, r4
 800c86e:	f000 fedd 	bl	800d62c <_calloc_r>
 800c872:	69e3      	ldr	r3, [r4, #28]
 800c874:	60f0      	str	r0, [r6, #12]
 800c876:	68db      	ldr	r3, [r3, #12]
 800c878:	2b00      	cmp	r3, #0
 800c87a:	d1e4      	bne.n	800c846 <_Balloc+0x2e>
 800c87c:	2000      	movs	r0, #0
 800c87e:	bd70      	pop	{r4, r5, r6, pc}
 800c880:	6802      	ldr	r2, [r0, #0]
 800c882:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c886:	2300      	movs	r3, #0
 800c888:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c88c:	e7f7      	b.n	800c87e <_Balloc+0x66>
 800c88e:	bf00      	nop
 800c890:	0800e041 	.word	0x0800e041
 800c894:	0800e121 	.word	0x0800e121

0800c898 <_Bfree>:
 800c898:	b570      	push	{r4, r5, r6, lr}
 800c89a:	69c6      	ldr	r6, [r0, #28]
 800c89c:	4605      	mov	r5, r0
 800c89e:	460c      	mov	r4, r1
 800c8a0:	b976      	cbnz	r6, 800c8c0 <_Bfree+0x28>
 800c8a2:	2010      	movs	r0, #16
 800c8a4:	f7ff fef0 	bl	800c688 <malloc>
 800c8a8:	4602      	mov	r2, r0
 800c8aa:	61e8      	str	r0, [r5, #28]
 800c8ac:	b920      	cbnz	r0, 800c8b8 <_Bfree+0x20>
 800c8ae:	4b09      	ldr	r3, [pc, #36]	@ (800c8d4 <_Bfree+0x3c>)
 800c8b0:	4809      	ldr	r0, [pc, #36]	@ (800c8d8 <_Bfree+0x40>)
 800c8b2:	218f      	movs	r1, #143	@ 0x8f
 800c8b4:	f000 fe9c 	bl	800d5f0 <__assert_func>
 800c8b8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c8bc:	6006      	str	r6, [r0, #0]
 800c8be:	60c6      	str	r6, [r0, #12]
 800c8c0:	b13c      	cbz	r4, 800c8d2 <_Bfree+0x3a>
 800c8c2:	69eb      	ldr	r3, [r5, #28]
 800c8c4:	6862      	ldr	r2, [r4, #4]
 800c8c6:	68db      	ldr	r3, [r3, #12]
 800c8c8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c8cc:	6021      	str	r1, [r4, #0]
 800c8ce:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c8d2:	bd70      	pop	{r4, r5, r6, pc}
 800c8d4:	0800e041 	.word	0x0800e041
 800c8d8:	0800e121 	.word	0x0800e121

0800c8dc <__multadd>:
 800c8dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c8e0:	690d      	ldr	r5, [r1, #16]
 800c8e2:	4607      	mov	r7, r0
 800c8e4:	460c      	mov	r4, r1
 800c8e6:	461e      	mov	r6, r3
 800c8e8:	f101 0c14 	add.w	ip, r1, #20
 800c8ec:	2000      	movs	r0, #0
 800c8ee:	f8dc 3000 	ldr.w	r3, [ip]
 800c8f2:	b299      	uxth	r1, r3
 800c8f4:	fb02 6101 	mla	r1, r2, r1, r6
 800c8f8:	0c1e      	lsrs	r6, r3, #16
 800c8fa:	0c0b      	lsrs	r3, r1, #16
 800c8fc:	fb02 3306 	mla	r3, r2, r6, r3
 800c900:	b289      	uxth	r1, r1
 800c902:	3001      	adds	r0, #1
 800c904:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c908:	4285      	cmp	r5, r0
 800c90a:	f84c 1b04 	str.w	r1, [ip], #4
 800c90e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c912:	dcec      	bgt.n	800c8ee <__multadd+0x12>
 800c914:	b30e      	cbz	r6, 800c95a <__multadd+0x7e>
 800c916:	68a3      	ldr	r3, [r4, #8]
 800c918:	42ab      	cmp	r3, r5
 800c91a:	dc19      	bgt.n	800c950 <__multadd+0x74>
 800c91c:	6861      	ldr	r1, [r4, #4]
 800c91e:	4638      	mov	r0, r7
 800c920:	3101      	adds	r1, #1
 800c922:	f7ff ff79 	bl	800c818 <_Balloc>
 800c926:	4680      	mov	r8, r0
 800c928:	b928      	cbnz	r0, 800c936 <__multadd+0x5a>
 800c92a:	4602      	mov	r2, r0
 800c92c:	4b0c      	ldr	r3, [pc, #48]	@ (800c960 <__multadd+0x84>)
 800c92e:	480d      	ldr	r0, [pc, #52]	@ (800c964 <__multadd+0x88>)
 800c930:	21ba      	movs	r1, #186	@ 0xba
 800c932:	f000 fe5d 	bl	800d5f0 <__assert_func>
 800c936:	6922      	ldr	r2, [r4, #16]
 800c938:	3202      	adds	r2, #2
 800c93a:	f104 010c 	add.w	r1, r4, #12
 800c93e:	0092      	lsls	r2, r2, #2
 800c940:	300c      	adds	r0, #12
 800c942:	f7fe fcb8 	bl	800b2b6 <memcpy>
 800c946:	4621      	mov	r1, r4
 800c948:	4638      	mov	r0, r7
 800c94a:	f7ff ffa5 	bl	800c898 <_Bfree>
 800c94e:	4644      	mov	r4, r8
 800c950:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c954:	3501      	adds	r5, #1
 800c956:	615e      	str	r6, [r3, #20]
 800c958:	6125      	str	r5, [r4, #16]
 800c95a:	4620      	mov	r0, r4
 800c95c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c960:	0800e0b0 	.word	0x0800e0b0
 800c964:	0800e121 	.word	0x0800e121

0800c968 <__s2b>:
 800c968:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c96c:	460c      	mov	r4, r1
 800c96e:	4615      	mov	r5, r2
 800c970:	461f      	mov	r7, r3
 800c972:	2209      	movs	r2, #9
 800c974:	3308      	adds	r3, #8
 800c976:	4606      	mov	r6, r0
 800c978:	fb93 f3f2 	sdiv	r3, r3, r2
 800c97c:	2100      	movs	r1, #0
 800c97e:	2201      	movs	r2, #1
 800c980:	429a      	cmp	r2, r3
 800c982:	db09      	blt.n	800c998 <__s2b+0x30>
 800c984:	4630      	mov	r0, r6
 800c986:	f7ff ff47 	bl	800c818 <_Balloc>
 800c98a:	b940      	cbnz	r0, 800c99e <__s2b+0x36>
 800c98c:	4602      	mov	r2, r0
 800c98e:	4b19      	ldr	r3, [pc, #100]	@ (800c9f4 <__s2b+0x8c>)
 800c990:	4819      	ldr	r0, [pc, #100]	@ (800c9f8 <__s2b+0x90>)
 800c992:	21d3      	movs	r1, #211	@ 0xd3
 800c994:	f000 fe2c 	bl	800d5f0 <__assert_func>
 800c998:	0052      	lsls	r2, r2, #1
 800c99a:	3101      	adds	r1, #1
 800c99c:	e7f0      	b.n	800c980 <__s2b+0x18>
 800c99e:	9b08      	ldr	r3, [sp, #32]
 800c9a0:	6143      	str	r3, [r0, #20]
 800c9a2:	2d09      	cmp	r5, #9
 800c9a4:	f04f 0301 	mov.w	r3, #1
 800c9a8:	6103      	str	r3, [r0, #16]
 800c9aa:	dd16      	ble.n	800c9da <__s2b+0x72>
 800c9ac:	f104 0909 	add.w	r9, r4, #9
 800c9b0:	46c8      	mov	r8, r9
 800c9b2:	442c      	add	r4, r5
 800c9b4:	f818 3b01 	ldrb.w	r3, [r8], #1
 800c9b8:	4601      	mov	r1, r0
 800c9ba:	3b30      	subs	r3, #48	@ 0x30
 800c9bc:	220a      	movs	r2, #10
 800c9be:	4630      	mov	r0, r6
 800c9c0:	f7ff ff8c 	bl	800c8dc <__multadd>
 800c9c4:	45a0      	cmp	r8, r4
 800c9c6:	d1f5      	bne.n	800c9b4 <__s2b+0x4c>
 800c9c8:	f1a5 0408 	sub.w	r4, r5, #8
 800c9cc:	444c      	add	r4, r9
 800c9ce:	1b2d      	subs	r5, r5, r4
 800c9d0:	1963      	adds	r3, r4, r5
 800c9d2:	42bb      	cmp	r3, r7
 800c9d4:	db04      	blt.n	800c9e0 <__s2b+0x78>
 800c9d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c9da:	340a      	adds	r4, #10
 800c9dc:	2509      	movs	r5, #9
 800c9de:	e7f6      	b.n	800c9ce <__s2b+0x66>
 800c9e0:	f814 3b01 	ldrb.w	r3, [r4], #1
 800c9e4:	4601      	mov	r1, r0
 800c9e6:	3b30      	subs	r3, #48	@ 0x30
 800c9e8:	220a      	movs	r2, #10
 800c9ea:	4630      	mov	r0, r6
 800c9ec:	f7ff ff76 	bl	800c8dc <__multadd>
 800c9f0:	e7ee      	b.n	800c9d0 <__s2b+0x68>
 800c9f2:	bf00      	nop
 800c9f4:	0800e0b0 	.word	0x0800e0b0
 800c9f8:	0800e121 	.word	0x0800e121

0800c9fc <__hi0bits>:
 800c9fc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800ca00:	4603      	mov	r3, r0
 800ca02:	bf36      	itet	cc
 800ca04:	0403      	lslcc	r3, r0, #16
 800ca06:	2000      	movcs	r0, #0
 800ca08:	2010      	movcc	r0, #16
 800ca0a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ca0e:	bf3c      	itt	cc
 800ca10:	021b      	lslcc	r3, r3, #8
 800ca12:	3008      	addcc	r0, #8
 800ca14:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ca18:	bf3c      	itt	cc
 800ca1a:	011b      	lslcc	r3, r3, #4
 800ca1c:	3004      	addcc	r0, #4
 800ca1e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ca22:	bf3c      	itt	cc
 800ca24:	009b      	lslcc	r3, r3, #2
 800ca26:	3002      	addcc	r0, #2
 800ca28:	2b00      	cmp	r3, #0
 800ca2a:	db05      	blt.n	800ca38 <__hi0bits+0x3c>
 800ca2c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800ca30:	f100 0001 	add.w	r0, r0, #1
 800ca34:	bf08      	it	eq
 800ca36:	2020      	moveq	r0, #32
 800ca38:	4770      	bx	lr

0800ca3a <__lo0bits>:
 800ca3a:	6803      	ldr	r3, [r0, #0]
 800ca3c:	4602      	mov	r2, r0
 800ca3e:	f013 0007 	ands.w	r0, r3, #7
 800ca42:	d00b      	beq.n	800ca5c <__lo0bits+0x22>
 800ca44:	07d9      	lsls	r1, r3, #31
 800ca46:	d421      	bmi.n	800ca8c <__lo0bits+0x52>
 800ca48:	0798      	lsls	r0, r3, #30
 800ca4a:	bf49      	itett	mi
 800ca4c:	085b      	lsrmi	r3, r3, #1
 800ca4e:	089b      	lsrpl	r3, r3, #2
 800ca50:	2001      	movmi	r0, #1
 800ca52:	6013      	strmi	r3, [r2, #0]
 800ca54:	bf5c      	itt	pl
 800ca56:	6013      	strpl	r3, [r2, #0]
 800ca58:	2002      	movpl	r0, #2
 800ca5a:	4770      	bx	lr
 800ca5c:	b299      	uxth	r1, r3
 800ca5e:	b909      	cbnz	r1, 800ca64 <__lo0bits+0x2a>
 800ca60:	0c1b      	lsrs	r3, r3, #16
 800ca62:	2010      	movs	r0, #16
 800ca64:	b2d9      	uxtb	r1, r3
 800ca66:	b909      	cbnz	r1, 800ca6c <__lo0bits+0x32>
 800ca68:	3008      	adds	r0, #8
 800ca6a:	0a1b      	lsrs	r3, r3, #8
 800ca6c:	0719      	lsls	r1, r3, #28
 800ca6e:	bf04      	itt	eq
 800ca70:	091b      	lsreq	r3, r3, #4
 800ca72:	3004      	addeq	r0, #4
 800ca74:	0799      	lsls	r1, r3, #30
 800ca76:	bf04      	itt	eq
 800ca78:	089b      	lsreq	r3, r3, #2
 800ca7a:	3002      	addeq	r0, #2
 800ca7c:	07d9      	lsls	r1, r3, #31
 800ca7e:	d403      	bmi.n	800ca88 <__lo0bits+0x4e>
 800ca80:	085b      	lsrs	r3, r3, #1
 800ca82:	f100 0001 	add.w	r0, r0, #1
 800ca86:	d003      	beq.n	800ca90 <__lo0bits+0x56>
 800ca88:	6013      	str	r3, [r2, #0]
 800ca8a:	4770      	bx	lr
 800ca8c:	2000      	movs	r0, #0
 800ca8e:	4770      	bx	lr
 800ca90:	2020      	movs	r0, #32
 800ca92:	4770      	bx	lr

0800ca94 <__i2b>:
 800ca94:	b510      	push	{r4, lr}
 800ca96:	460c      	mov	r4, r1
 800ca98:	2101      	movs	r1, #1
 800ca9a:	f7ff febd 	bl	800c818 <_Balloc>
 800ca9e:	4602      	mov	r2, r0
 800caa0:	b928      	cbnz	r0, 800caae <__i2b+0x1a>
 800caa2:	4b05      	ldr	r3, [pc, #20]	@ (800cab8 <__i2b+0x24>)
 800caa4:	4805      	ldr	r0, [pc, #20]	@ (800cabc <__i2b+0x28>)
 800caa6:	f240 1145 	movw	r1, #325	@ 0x145
 800caaa:	f000 fda1 	bl	800d5f0 <__assert_func>
 800caae:	2301      	movs	r3, #1
 800cab0:	6144      	str	r4, [r0, #20]
 800cab2:	6103      	str	r3, [r0, #16]
 800cab4:	bd10      	pop	{r4, pc}
 800cab6:	bf00      	nop
 800cab8:	0800e0b0 	.word	0x0800e0b0
 800cabc:	0800e121 	.word	0x0800e121

0800cac0 <__multiply>:
 800cac0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cac4:	4614      	mov	r4, r2
 800cac6:	690a      	ldr	r2, [r1, #16]
 800cac8:	6923      	ldr	r3, [r4, #16]
 800caca:	429a      	cmp	r2, r3
 800cacc:	bfa8      	it	ge
 800cace:	4623      	movge	r3, r4
 800cad0:	460f      	mov	r7, r1
 800cad2:	bfa4      	itt	ge
 800cad4:	460c      	movge	r4, r1
 800cad6:	461f      	movge	r7, r3
 800cad8:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800cadc:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800cae0:	68a3      	ldr	r3, [r4, #8]
 800cae2:	6861      	ldr	r1, [r4, #4]
 800cae4:	eb0a 0609 	add.w	r6, sl, r9
 800cae8:	42b3      	cmp	r3, r6
 800caea:	b085      	sub	sp, #20
 800caec:	bfb8      	it	lt
 800caee:	3101      	addlt	r1, #1
 800caf0:	f7ff fe92 	bl	800c818 <_Balloc>
 800caf4:	b930      	cbnz	r0, 800cb04 <__multiply+0x44>
 800caf6:	4602      	mov	r2, r0
 800caf8:	4b44      	ldr	r3, [pc, #272]	@ (800cc0c <__multiply+0x14c>)
 800cafa:	4845      	ldr	r0, [pc, #276]	@ (800cc10 <__multiply+0x150>)
 800cafc:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800cb00:	f000 fd76 	bl	800d5f0 <__assert_func>
 800cb04:	f100 0514 	add.w	r5, r0, #20
 800cb08:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800cb0c:	462b      	mov	r3, r5
 800cb0e:	2200      	movs	r2, #0
 800cb10:	4543      	cmp	r3, r8
 800cb12:	d321      	bcc.n	800cb58 <__multiply+0x98>
 800cb14:	f107 0114 	add.w	r1, r7, #20
 800cb18:	f104 0214 	add.w	r2, r4, #20
 800cb1c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800cb20:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800cb24:	9302      	str	r3, [sp, #8]
 800cb26:	1b13      	subs	r3, r2, r4
 800cb28:	3b15      	subs	r3, #21
 800cb2a:	f023 0303 	bic.w	r3, r3, #3
 800cb2e:	3304      	adds	r3, #4
 800cb30:	f104 0715 	add.w	r7, r4, #21
 800cb34:	42ba      	cmp	r2, r7
 800cb36:	bf38      	it	cc
 800cb38:	2304      	movcc	r3, #4
 800cb3a:	9301      	str	r3, [sp, #4]
 800cb3c:	9b02      	ldr	r3, [sp, #8]
 800cb3e:	9103      	str	r1, [sp, #12]
 800cb40:	428b      	cmp	r3, r1
 800cb42:	d80c      	bhi.n	800cb5e <__multiply+0x9e>
 800cb44:	2e00      	cmp	r6, #0
 800cb46:	dd03      	ble.n	800cb50 <__multiply+0x90>
 800cb48:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800cb4c:	2b00      	cmp	r3, #0
 800cb4e:	d05b      	beq.n	800cc08 <__multiply+0x148>
 800cb50:	6106      	str	r6, [r0, #16]
 800cb52:	b005      	add	sp, #20
 800cb54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb58:	f843 2b04 	str.w	r2, [r3], #4
 800cb5c:	e7d8      	b.n	800cb10 <__multiply+0x50>
 800cb5e:	f8b1 a000 	ldrh.w	sl, [r1]
 800cb62:	f1ba 0f00 	cmp.w	sl, #0
 800cb66:	d024      	beq.n	800cbb2 <__multiply+0xf2>
 800cb68:	f104 0e14 	add.w	lr, r4, #20
 800cb6c:	46a9      	mov	r9, r5
 800cb6e:	f04f 0c00 	mov.w	ip, #0
 800cb72:	f85e 7b04 	ldr.w	r7, [lr], #4
 800cb76:	f8d9 3000 	ldr.w	r3, [r9]
 800cb7a:	fa1f fb87 	uxth.w	fp, r7
 800cb7e:	b29b      	uxth	r3, r3
 800cb80:	fb0a 330b 	mla	r3, sl, fp, r3
 800cb84:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800cb88:	f8d9 7000 	ldr.w	r7, [r9]
 800cb8c:	4463      	add	r3, ip
 800cb8e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800cb92:	fb0a c70b 	mla	r7, sl, fp, ip
 800cb96:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800cb9a:	b29b      	uxth	r3, r3
 800cb9c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800cba0:	4572      	cmp	r2, lr
 800cba2:	f849 3b04 	str.w	r3, [r9], #4
 800cba6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800cbaa:	d8e2      	bhi.n	800cb72 <__multiply+0xb2>
 800cbac:	9b01      	ldr	r3, [sp, #4]
 800cbae:	f845 c003 	str.w	ip, [r5, r3]
 800cbb2:	9b03      	ldr	r3, [sp, #12]
 800cbb4:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800cbb8:	3104      	adds	r1, #4
 800cbba:	f1b9 0f00 	cmp.w	r9, #0
 800cbbe:	d021      	beq.n	800cc04 <__multiply+0x144>
 800cbc0:	682b      	ldr	r3, [r5, #0]
 800cbc2:	f104 0c14 	add.w	ip, r4, #20
 800cbc6:	46ae      	mov	lr, r5
 800cbc8:	f04f 0a00 	mov.w	sl, #0
 800cbcc:	f8bc b000 	ldrh.w	fp, [ip]
 800cbd0:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800cbd4:	fb09 770b 	mla	r7, r9, fp, r7
 800cbd8:	4457      	add	r7, sl
 800cbda:	b29b      	uxth	r3, r3
 800cbdc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800cbe0:	f84e 3b04 	str.w	r3, [lr], #4
 800cbe4:	f85c 3b04 	ldr.w	r3, [ip], #4
 800cbe8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cbec:	f8be 3000 	ldrh.w	r3, [lr]
 800cbf0:	fb09 330a 	mla	r3, r9, sl, r3
 800cbf4:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800cbf8:	4562      	cmp	r2, ip
 800cbfa:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cbfe:	d8e5      	bhi.n	800cbcc <__multiply+0x10c>
 800cc00:	9f01      	ldr	r7, [sp, #4]
 800cc02:	51eb      	str	r3, [r5, r7]
 800cc04:	3504      	adds	r5, #4
 800cc06:	e799      	b.n	800cb3c <__multiply+0x7c>
 800cc08:	3e01      	subs	r6, #1
 800cc0a:	e79b      	b.n	800cb44 <__multiply+0x84>
 800cc0c:	0800e0b0 	.word	0x0800e0b0
 800cc10:	0800e121 	.word	0x0800e121

0800cc14 <__pow5mult>:
 800cc14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cc18:	4615      	mov	r5, r2
 800cc1a:	f012 0203 	ands.w	r2, r2, #3
 800cc1e:	4607      	mov	r7, r0
 800cc20:	460e      	mov	r6, r1
 800cc22:	d007      	beq.n	800cc34 <__pow5mult+0x20>
 800cc24:	4c25      	ldr	r4, [pc, #148]	@ (800ccbc <__pow5mult+0xa8>)
 800cc26:	3a01      	subs	r2, #1
 800cc28:	2300      	movs	r3, #0
 800cc2a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800cc2e:	f7ff fe55 	bl	800c8dc <__multadd>
 800cc32:	4606      	mov	r6, r0
 800cc34:	10ad      	asrs	r5, r5, #2
 800cc36:	d03d      	beq.n	800ccb4 <__pow5mult+0xa0>
 800cc38:	69fc      	ldr	r4, [r7, #28]
 800cc3a:	b97c      	cbnz	r4, 800cc5c <__pow5mult+0x48>
 800cc3c:	2010      	movs	r0, #16
 800cc3e:	f7ff fd23 	bl	800c688 <malloc>
 800cc42:	4602      	mov	r2, r0
 800cc44:	61f8      	str	r0, [r7, #28]
 800cc46:	b928      	cbnz	r0, 800cc54 <__pow5mult+0x40>
 800cc48:	4b1d      	ldr	r3, [pc, #116]	@ (800ccc0 <__pow5mult+0xac>)
 800cc4a:	481e      	ldr	r0, [pc, #120]	@ (800ccc4 <__pow5mult+0xb0>)
 800cc4c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800cc50:	f000 fcce 	bl	800d5f0 <__assert_func>
 800cc54:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800cc58:	6004      	str	r4, [r0, #0]
 800cc5a:	60c4      	str	r4, [r0, #12]
 800cc5c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800cc60:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800cc64:	b94c      	cbnz	r4, 800cc7a <__pow5mult+0x66>
 800cc66:	f240 2171 	movw	r1, #625	@ 0x271
 800cc6a:	4638      	mov	r0, r7
 800cc6c:	f7ff ff12 	bl	800ca94 <__i2b>
 800cc70:	2300      	movs	r3, #0
 800cc72:	f8c8 0008 	str.w	r0, [r8, #8]
 800cc76:	4604      	mov	r4, r0
 800cc78:	6003      	str	r3, [r0, #0]
 800cc7a:	f04f 0900 	mov.w	r9, #0
 800cc7e:	07eb      	lsls	r3, r5, #31
 800cc80:	d50a      	bpl.n	800cc98 <__pow5mult+0x84>
 800cc82:	4631      	mov	r1, r6
 800cc84:	4622      	mov	r2, r4
 800cc86:	4638      	mov	r0, r7
 800cc88:	f7ff ff1a 	bl	800cac0 <__multiply>
 800cc8c:	4631      	mov	r1, r6
 800cc8e:	4680      	mov	r8, r0
 800cc90:	4638      	mov	r0, r7
 800cc92:	f7ff fe01 	bl	800c898 <_Bfree>
 800cc96:	4646      	mov	r6, r8
 800cc98:	106d      	asrs	r5, r5, #1
 800cc9a:	d00b      	beq.n	800ccb4 <__pow5mult+0xa0>
 800cc9c:	6820      	ldr	r0, [r4, #0]
 800cc9e:	b938      	cbnz	r0, 800ccb0 <__pow5mult+0x9c>
 800cca0:	4622      	mov	r2, r4
 800cca2:	4621      	mov	r1, r4
 800cca4:	4638      	mov	r0, r7
 800cca6:	f7ff ff0b 	bl	800cac0 <__multiply>
 800ccaa:	6020      	str	r0, [r4, #0]
 800ccac:	f8c0 9000 	str.w	r9, [r0]
 800ccb0:	4604      	mov	r4, r0
 800ccb2:	e7e4      	b.n	800cc7e <__pow5mult+0x6a>
 800ccb4:	4630      	mov	r0, r6
 800ccb6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ccba:	bf00      	nop
 800ccbc:	0800e17c 	.word	0x0800e17c
 800ccc0:	0800e041 	.word	0x0800e041
 800ccc4:	0800e121 	.word	0x0800e121

0800ccc8 <__lshift>:
 800ccc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cccc:	460c      	mov	r4, r1
 800ccce:	6849      	ldr	r1, [r1, #4]
 800ccd0:	6923      	ldr	r3, [r4, #16]
 800ccd2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ccd6:	68a3      	ldr	r3, [r4, #8]
 800ccd8:	4607      	mov	r7, r0
 800ccda:	4691      	mov	r9, r2
 800ccdc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800cce0:	f108 0601 	add.w	r6, r8, #1
 800cce4:	42b3      	cmp	r3, r6
 800cce6:	db0b      	blt.n	800cd00 <__lshift+0x38>
 800cce8:	4638      	mov	r0, r7
 800ccea:	f7ff fd95 	bl	800c818 <_Balloc>
 800ccee:	4605      	mov	r5, r0
 800ccf0:	b948      	cbnz	r0, 800cd06 <__lshift+0x3e>
 800ccf2:	4602      	mov	r2, r0
 800ccf4:	4b28      	ldr	r3, [pc, #160]	@ (800cd98 <__lshift+0xd0>)
 800ccf6:	4829      	ldr	r0, [pc, #164]	@ (800cd9c <__lshift+0xd4>)
 800ccf8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800ccfc:	f000 fc78 	bl	800d5f0 <__assert_func>
 800cd00:	3101      	adds	r1, #1
 800cd02:	005b      	lsls	r3, r3, #1
 800cd04:	e7ee      	b.n	800cce4 <__lshift+0x1c>
 800cd06:	2300      	movs	r3, #0
 800cd08:	f100 0114 	add.w	r1, r0, #20
 800cd0c:	f100 0210 	add.w	r2, r0, #16
 800cd10:	4618      	mov	r0, r3
 800cd12:	4553      	cmp	r3, sl
 800cd14:	db33      	blt.n	800cd7e <__lshift+0xb6>
 800cd16:	6920      	ldr	r0, [r4, #16]
 800cd18:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800cd1c:	f104 0314 	add.w	r3, r4, #20
 800cd20:	f019 091f 	ands.w	r9, r9, #31
 800cd24:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800cd28:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800cd2c:	d02b      	beq.n	800cd86 <__lshift+0xbe>
 800cd2e:	f1c9 0e20 	rsb	lr, r9, #32
 800cd32:	468a      	mov	sl, r1
 800cd34:	2200      	movs	r2, #0
 800cd36:	6818      	ldr	r0, [r3, #0]
 800cd38:	fa00 f009 	lsl.w	r0, r0, r9
 800cd3c:	4310      	orrs	r0, r2
 800cd3e:	f84a 0b04 	str.w	r0, [sl], #4
 800cd42:	f853 2b04 	ldr.w	r2, [r3], #4
 800cd46:	459c      	cmp	ip, r3
 800cd48:	fa22 f20e 	lsr.w	r2, r2, lr
 800cd4c:	d8f3      	bhi.n	800cd36 <__lshift+0x6e>
 800cd4e:	ebac 0304 	sub.w	r3, ip, r4
 800cd52:	3b15      	subs	r3, #21
 800cd54:	f023 0303 	bic.w	r3, r3, #3
 800cd58:	3304      	adds	r3, #4
 800cd5a:	f104 0015 	add.w	r0, r4, #21
 800cd5e:	4584      	cmp	ip, r0
 800cd60:	bf38      	it	cc
 800cd62:	2304      	movcc	r3, #4
 800cd64:	50ca      	str	r2, [r1, r3]
 800cd66:	b10a      	cbz	r2, 800cd6c <__lshift+0xa4>
 800cd68:	f108 0602 	add.w	r6, r8, #2
 800cd6c:	3e01      	subs	r6, #1
 800cd6e:	4638      	mov	r0, r7
 800cd70:	612e      	str	r6, [r5, #16]
 800cd72:	4621      	mov	r1, r4
 800cd74:	f7ff fd90 	bl	800c898 <_Bfree>
 800cd78:	4628      	mov	r0, r5
 800cd7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cd7e:	f842 0f04 	str.w	r0, [r2, #4]!
 800cd82:	3301      	adds	r3, #1
 800cd84:	e7c5      	b.n	800cd12 <__lshift+0x4a>
 800cd86:	3904      	subs	r1, #4
 800cd88:	f853 2b04 	ldr.w	r2, [r3], #4
 800cd8c:	f841 2f04 	str.w	r2, [r1, #4]!
 800cd90:	459c      	cmp	ip, r3
 800cd92:	d8f9      	bhi.n	800cd88 <__lshift+0xc0>
 800cd94:	e7ea      	b.n	800cd6c <__lshift+0xa4>
 800cd96:	bf00      	nop
 800cd98:	0800e0b0 	.word	0x0800e0b0
 800cd9c:	0800e121 	.word	0x0800e121

0800cda0 <__mcmp>:
 800cda0:	690a      	ldr	r2, [r1, #16]
 800cda2:	4603      	mov	r3, r0
 800cda4:	6900      	ldr	r0, [r0, #16]
 800cda6:	1a80      	subs	r0, r0, r2
 800cda8:	b530      	push	{r4, r5, lr}
 800cdaa:	d10e      	bne.n	800cdca <__mcmp+0x2a>
 800cdac:	3314      	adds	r3, #20
 800cdae:	3114      	adds	r1, #20
 800cdb0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800cdb4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800cdb8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800cdbc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800cdc0:	4295      	cmp	r5, r2
 800cdc2:	d003      	beq.n	800cdcc <__mcmp+0x2c>
 800cdc4:	d205      	bcs.n	800cdd2 <__mcmp+0x32>
 800cdc6:	f04f 30ff 	mov.w	r0, #4294967295
 800cdca:	bd30      	pop	{r4, r5, pc}
 800cdcc:	42a3      	cmp	r3, r4
 800cdce:	d3f3      	bcc.n	800cdb8 <__mcmp+0x18>
 800cdd0:	e7fb      	b.n	800cdca <__mcmp+0x2a>
 800cdd2:	2001      	movs	r0, #1
 800cdd4:	e7f9      	b.n	800cdca <__mcmp+0x2a>
	...

0800cdd8 <__mdiff>:
 800cdd8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cddc:	4689      	mov	r9, r1
 800cdde:	4606      	mov	r6, r0
 800cde0:	4611      	mov	r1, r2
 800cde2:	4648      	mov	r0, r9
 800cde4:	4614      	mov	r4, r2
 800cde6:	f7ff ffdb 	bl	800cda0 <__mcmp>
 800cdea:	1e05      	subs	r5, r0, #0
 800cdec:	d112      	bne.n	800ce14 <__mdiff+0x3c>
 800cdee:	4629      	mov	r1, r5
 800cdf0:	4630      	mov	r0, r6
 800cdf2:	f7ff fd11 	bl	800c818 <_Balloc>
 800cdf6:	4602      	mov	r2, r0
 800cdf8:	b928      	cbnz	r0, 800ce06 <__mdiff+0x2e>
 800cdfa:	4b3f      	ldr	r3, [pc, #252]	@ (800cef8 <__mdiff+0x120>)
 800cdfc:	f240 2137 	movw	r1, #567	@ 0x237
 800ce00:	483e      	ldr	r0, [pc, #248]	@ (800cefc <__mdiff+0x124>)
 800ce02:	f000 fbf5 	bl	800d5f0 <__assert_func>
 800ce06:	2301      	movs	r3, #1
 800ce08:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ce0c:	4610      	mov	r0, r2
 800ce0e:	b003      	add	sp, #12
 800ce10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce14:	bfbc      	itt	lt
 800ce16:	464b      	movlt	r3, r9
 800ce18:	46a1      	movlt	r9, r4
 800ce1a:	4630      	mov	r0, r6
 800ce1c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800ce20:	bfba      	itte	lt
 800ce22:	461c      	movlt	r4, r3
 800ce24:	2501      	movlt	r5, #1
 800ce26:	2500      	movge	r5, #0
 800ce28:	f7ff fcf6 	bl	800c818 <_Balloc>
 800ce2c:	4602      	mov	r2, r0
 800ce2e:	b918      	cbnz	r0, 800ce38 <__mdiff+0x60>
 800ce30:	4b31      	ldr	r3, [pc, #196]	@ (800cef8 <__mdiff+0x120>)
 800ce32:	f240 2145 	movw	r1, #581	@ 0x245
 800ce36:	e7e3      	b.n	800ce00 <__mdiff+0x28>
 800ce38:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800ce3c:	6926      	ldr	r6, [r4, #16]
 800ce3e:	60c5      	str	r5, [r0, #12]
 800ce40:	f109 0310 	add.w	r3, r9, #16
 800ce44:	f109 0514 	add.w	r5, r9, #20
 800ce48:	f104 0e14 	add.w	lr, r4, #20
 800ce4c:	f100 0b14 	add.w	fp, r0, #20
 800ce50:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800ce54:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800ce58:	9301      	str	r3, [sp, #4]
 800ce5a:	46d9      	mov	r9, fp
 800ce5c:	f04f 0c00 	mov.w	ip, #0
 800ce60:	9b01      	ldr	r3, [sp, #4]
 800ce62:	f85e 0b04 	ldr.w	r0, [lr], #4
 800ce66:	f853 af04 	ldr.w	sl, [r3, #4]!
 800ce6a:	9301      	str	r3, [sp, #4]
 800ce6c:	fa1f f38a 	uxth.w	r3, sl
 800ce70:	4619      	mov	r1, r3
 800ce72:	b283      	uxth	r3, r0
 800ce74:	1acb      	subs	r3, r1, r3
 800ce76:	0c00      	lsrs	r0, r0, #16
 800ce78:	4463      	add	r3, ip
 800ce7a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800ce7e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800ce82:	b29b      	uxth	r3, r3
 800ce84:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800ce88:	4576      	cmp	r6, lr
 800ce8a:	f849 3b04 	str.w	r3, [r9], #4
 800ce8e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ce92:	d8e5      	bhi.n	800ce60 <__mdiff+0x88>
 800ce94:	1b33      	subs	r3, r6, r4
 800ce96:	3b15      	subs	r3, #21
 800ce98:	f023 0303 	bic.w	r3, r3, #3
 800ce9c:	3415      	adds	r4, #21
 800ce9e:	3304      	adds	r3, #4
 800cea0:	42a6      	cmp	r6, r4
 800cea2:	bf38      	it	cc
 800cea4:	2304      	movcc	r3, #4
 800cea6:	441d      	add	r5, r3
 800cea8:	445b      	add	r3, fp
 800ceaa:	461e      	mov	r6, r3
 800ceac:	462c      	mov	r4, r5
 800ceae:	4544      	cmp	r4, r8
 800ceb0:	d30e      	bcc.n	800ced0 <__mdiff+0xf8>
 800ceb2:	f108 0103 	add.w	r1, r8, #3
 800ceb6:	1b49      	subs	r1, r1, r5
 800ceb8:	f021 0103 	bic.w	r1, r1, #3
 800cebc:	3d03      	subs	r5, #3
 800cebe:	45a8      	cmp	r8, r5
 800cec0:	bf38      	it	cc
 800cec2:	2100      	movcc	r1, #0
 800cec4:	440b      	add	r3, r1
 800cec6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ceca:	b191      	cbz	r1, 800cef2 <__mdiff+0x11a>
 800cecc:	6117      	str	r7, [r2, #16]
 800cece:	e79d      	b.n	800ce0c <__mdiff+0x34>
 800ced0:	f854 1b04 	ldr.w	r1, [r4], #4
 800ced4:	46e6      	mov	lr, ip
 800ced6:	0c08      	lsrs	r0, r1, #16
 800ced8:	fa1c fc81 	uxtah	ip, ip, r1
 800cedc:	4471      	add	r1, lr
 800cede:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800cee2:	b289      	uxth	r1, r1
 800cee4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800cee8:	f846 1b04 	str.w	r1, [r6], #4
 800ceec:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800cef0:	e7dd      	b.n	800ceae <__mdiff+0xd6>
 800cef2:	3f01      	subs	r7, #1
 800cef4:	e7e7      	b.n	800cec6 <__mdiff+0xee>
 800cef6:	bf00      	nop
 800cef8:	0800e0b0 	.word	0x0800e0b0
 800cefc:	0800e121 	.word	0x0800e121

0800cf00 <__ulp>:
 800cf00:	b082      	sub	sp, #8
 800cf02:	ed8d 0b00 	vstr	d0, [sp]
 800cf06:	9a01      	ldr	r2, [sp, #4]
 800cf08:	4b0f      	ldr	r3, [pc, #60]	@ (800cf48 <__ulp+0x48>)
 800cf0a:	4013      	ands	r3, r2
 800cf0c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800cf10:	2b00      	cmp	r3, #0
 800cf12:	dc08      	bgt.n	800cf26 <__ulp+0x26>
 800cf14:	425b      	negs	r3, r3
 800cf16:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800cf1a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800cf1e:	da04      	bge.n	800cf2a <__ulp+0x2a>
 800cf20:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800cf24:	4113      	asrs	r3, r2
 800cf26:	2200      	movs	r2, #0
 800cf28:	e008      	b.n	800cf3c <__ulp+0x3c>
 800cf2a:	f1a2 0314 	sub.w	r3, r2, #20
 800cf2e:	2b1e      	cmp	r3, #30
 800cf30:	bfda      	itte	le
 800cf32:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800cf36:	40da      	lsrle	r2, r3
 800cf38:	2201      	movgt	r2, #1
 800cf3a:	2300      	movs	r3, #0
 800cf3c:	4619      	mov	r1, r3
 800cf3e:	4610      	mov	r0, r2
 800cf40:	ec41 0b10 	vmov	d0, r0, r1
 800cf44:	b002      	add	sp, #8
 800cf46:	4770      	bx	lr
 800cf48:	7ff00000 	.word	0x7ff00000

0800cf4c <__b2d>:
 800cf4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cf50:	6906      	ldr	r6, [r0, #16]
 800cf52:	f100 0814 	add.w	r8, r0, #20
 800cf56:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800cf5a:	1f37      	subs	r7, r6, #4
 800cf5c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800cf60:	4610      	mov	r0, r2
 800cf62:	f7ff fd4b 	bl	800c9fc <__hi0bits>
 800cf66:	f1c0 0320 	rsb	r3, r0, #32
 800cf6a:	280a      	cmp	r0, #10
 800cf6c:	600b      	str	r3, [r1, #0]
 800cf6e:	491b      	ldr	r1, [pc, #108]	@ (800cfdc <__b2d+0x90>)
 800cf70:	dc15      	bgt.n	800cf9e <__b2d+0x52>
 800cf72:	f1c0 0c0b 	rsb	ip, r0, #11
 800cf76:	fa22 f30c 	lsr.w	r3, r2, ip
 800cf7a:	45b8      	cmp	r8, r7
 800cf7c:	ea43 0501 	orr.w	r5, r3, r1
 800cf80:	bf34      	ite	cc
 800cf82:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800cf86:	2300      	movcs	r3, #0
 800cf88:	3015      	adds	r0, #21
 800cf8a:	fa02 f000 	lsl.w	r0, r2, r0
 800cf8e:	fa23 f30c 	lsr.w	r3, r3, ip
 800cf92:	4303      	orrs	r3, r0
 800cf94:	461c      	mov	r4, r3
 800cf96:	ec45 4b10 	vmov	d0, r4, r5
 800cf9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cf9e:	45b8      	cmp	r8, r7
 800cfa0:	bf3a      	itte	cc
 800cfa2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800cfa6:	f1a6 0708 	subcc.w	r7, r6, #8
 800cfaa:	2300      	movcs	r3, #0
 800cfac:	380b      	subs	r0, #11
 800cfae:	d012      	beq.n	800cfd6 <__b2d+0x8a>
 800cfb0:	f1c0 0120 	rsb	r1, r0, #32
 800cfb4:	fa23 f401 	lsr.w	r4, r3, r1
 800cfb8:	4082      	lsls	r2, r0
 800cfba:	4322      	orrs	r2, r4
 800cfbc:	4547      	cmp	r7, r8
 800cfbe:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800cfc2:	bf8c      	ite	hi
 800cfc4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800cfc8:	2200      	movls	r2, #0
 800cfca:	4083      	lsls	r3, r0
 800cfcc:	40ca      	lsrs	r2, r1
 800cfce:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800cfd2:	4313      	orrs	r3, r2
 800cfd4:	e7de      	b.n	800cf94 <__b2d+0x48>
 800cfd6:	ea42 0501 	orr.w	r5, r2, r1
 800cfda:	e7db      	b.n	800cf94 <__b2d+0x48>
 800cfdc:	3ff00000 	.word	0x3ff00000

0800cfe0 <__d2b>:
 800cfe0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800cfe4:	460f      	mov	r7, r1
 800cfe6:	2101      	movs	r1, #1
 800cfe8:	ec59 8b10 	vmov	r8, r9, d0
 800cfec:	4616      	mov	r6, r2
 800cfee:	f7ff fc13 	bl	800c818 <_Balloc>
 800cff2:	4604      	mov	r4, r0
 800cff4:	b930      	cbnz	r0, 800d004 <__d2b+0x24>
 800cff6:	4602      	mov	r2, r0
 800cff8:	4b23      	ldr	r3, [pc, #140]	@ (800d088 <__d2b+0xa8>)
 800cffa:	4824      	ldr	r0, [pc, #144]	@ (800d08c <__d2b+0xac>)
 800cffc:	f240 310f 	movw	r1, #783	@ 0x30f
 800d000:	f000 faf6 	bl	800d5f0 <__assert_func>
 800d004:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d008:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d00c:	b10d      	cbz	r5, 800d012 <__d2b+0x32>
 800d00e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d012:	9301      	str	r3, [sp, #4]
 800d014:	f1b8 0300 	subs.w	r3, r8, #0
 800d018:	d023      	beq.n	800d062 <__d2b+0x82>
 800d01a:	4668      	mov	r0, sp
 800d01c:	9300      	str	r3, [sp, #0]
 800d01e:	f7ff fd0c 	bl	800ca3a <__lo0bits>
 800d022:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d026:	b1d0      	cbz	r0, 800d05e <__d2b+0x7e>
 800d028:	f1c0 0320 	rsb	r3, r0, #32
 800d02c:	fa02 f303 	lsl.w	r3, r2, r3
 800d030:	430b      	orrs	r3, r1
 800d032:	40c2      	lsrs	r2, r0
 800d034:	6163      	str	r3, [r4, #20]
 800d036:	9201      	str	r2, [sp, #4]
 800d038:	9b01      	ldr	r3, [sp, #4]
 800d03a:	61a3      	str	r3, [r4, #24]
 800d03c:	2b00      	cmp	r3, #0
 800d03e:	bf0c      	ite	eq
 800d040:	2201      	moveq	r2, #1
 800d042:	2202      	movne	r2, #2
 800d044:	6122      	str	r2, [r4, #16]
 800d046:	b1a5      	cbz	r5, 800d072 <__d2b+0x92>
 800d048:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800d04c:	4405      	add	r5, r0
 800d04e:	603d      	str	r5, [r7, #0]
 800d050:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800d054:	6030      	str	r0, [r6, #0]
 800d056:	4620      	mov	r0, r4
 800d058:	b003      	add	sp, #12
 800d05a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d05e:	6161      	str	r1, [r4, #20]
 800d060:	e7ea      	b.n	800d038 <__d2b+0x58>
 800d062:	a801      	add	r0, sp, #4
 800d064:	f7ff fce9 	bl	800ca3a <__lo0bits>
 800d068:	9b01      	ldr	r3, [sp, #4]
 800d06a:	6163      	str	r3, [r4, #20]
 800d06c:	3020      	adds	r0, #32
 800d06e:	2201      	movs	r2, #1
 800d070:	e7e8      	b.n	800d044 <__d2b+0x64>
 800d072:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d076:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800d07a:	6038      	str	r0, [r7, #0]
 800d07c:	6918      	ldr	r0, [r3, #16]
 800d07e:	f7ff fcbd 	bl	800c9fc <__hi0bits>
 800d082:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d086:	e7e5      	b.n	800d054 <__d2b+0x74>
 800d088:	0800e0b0 	.word	0x0800e0b0
 800d08c:	0800e121 	.word	0x0800e121

0800d090 <__ratio>:
 800d090:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d094:	b085      	sub	sp, #20
 800d096:	e9cd 1000 	strd	r1, r0, [sp]
 800d09a:	a902      	add	r1, sp, #8
 800d09c:	f7ff ff56 	bl	800cf4c <__b2d>
 800d0a0:	9800      	ldr	r0, [sp, #0]
 800d0a2:	a903      	add	r1, sp, #12
 800d0a4:	ec55 4b10 	vmov	r4, r5, d0
 800d0a8:	f7ff ff50 	bl	800cf4c <__b2d>
 800d0ac:	9b01      	ldr	r3, [sp, #4]
 800d0ae:	6919      	ldr	r1, [r3, #16]
 800d0b0:	9b00      	ldr	r3, [sp, #0]
 800d0b2:	691b      	ldr	r3, [r3, #16]
 800d0b4:	1ac9      	subs	r1, r1, r3
 800d0b6:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800d0ba:	1a9b      	subs	r3, r3, r2
 800d0bc:	ec5b ab10 	vmov	sl, fp, d0
 800d0c0:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800d0c4:	2b00      	cmp	r3, #0
 800d0c6:	bfce      	itee	gt
 800d0c8:	462a      	movgt	r2, r5
 800d0ca:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800d0ce:	465a      	movle	r2, fp
 800d0d0:	462f      	mov	r7, r5
 800d0d2:	46d9      	mov	r9, fp
 800d0d4:	bfcc      	ite	gt
 800d0d6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800d0da:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800d0de:	464b      	mov	r3, r9
 800d0e0:	4652      	mov	r2, sl
 800d0e2:	4620      	mov	r0, r4
 800d0e4:	4639      	mov	r1, r7
 800d0e6:	f7f3 fbe9 	bl	80008bc <__aeabi_ddiv>
 800d0ea:	ec41 0b10 	vmov	d0, r0, r1
 800d0ee:	b005      	add	sp, #20
 800d0f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d0f4 <__copybits>:
 800d0f4:	3901      	subs	r1, #1
 800d0f6:	b570      	push	{r4, r5, r6, lr}
 800d0f8:	1149      	asrs	r1, r1, #5
 800d0fa:	6914      	ldr	r4, [r2, #16]
 800d0fc:	3101      	adds	r1, #1
 800d0fe:	f102 0314 	add.w	r3, r2, #20
 800d102:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800d106:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800d10a:	1f05      	subs	r5, r0, #4
 800d10c:	42a3      	cmp	r3, r4
 800d10e:	d30c      	bcc.n	800d12a <__copybits+0x36>
 800d110:	1aa3      	subs	r3, r4, r2
 800d112:	3b11      	subs	r3, #17
 800d114:	f023 0303 	bic.w	r3, r3, #3
 800d118:	3211      	adds	r2, #17
 800d11a:	42a2      	cmp	r2, r4
 800d11c:	bf88      	it	hi
 800d11e:	2300      	movhi	r3, #0
 800d120:	4418      	add	r0, r3
 800d122:	2300      	movs	r3, #0
 800d124:	4288      	cmp	r0, r1
 800d126:	d305      	bcc.n	800d134 <__copybits+0x40>
 800d128:	bd70      	pop	{r4, r5, r6, pc}
 800d12a:	f853 6b04 	ldr.w	r6, [r3], #4
 800d12e:	f845 6f04 	str.w	r6, [r5, #4]!
 800d132:	e7eb      	b.n	800d10c <__copybits+0x18>
 800d134:	f840 3b04 	str.w	r3, [r0], #4
 800d138:	e7f4      	b.n	800d124 <__copybits+0x30>

0800d13a <__any_on>:
 800d13a:	f100 0214 	add.w	r2, r0, #20
 800d13e:	6900      	ldr	r0, [r0, #16]
 800d140:	114b      	asrs	r3, r1, #5
 800d142:	4298      	cmp	r0, r3
 800d144:	b510      	push	{r4, lr}
 800d146:	db11      	blt.n	800d16c <__any_on+0x32>
 800d148:	dd0a      	ble.n	800d160 <__any_on+0x26>
 800d14a:	f011 011f 	ands.w	r1, r1, #31
 800d14e:	d007      	beq.n	800d160 <__any_on+0x26>
 800d150:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800d154:	fa24 f001 	lsr.w	r0, r4, r1
 800d158:	fa00 f101 	lsl.w	r1, r0, r1
 800d15c:	428c      	cmp	r4, r1
 800d15e:	d10b      	bne.n	800d178 <__any_on+0x3e>
 800d160:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d164:	4293      	cmp	r3, r2
 800d166:	d803      	bhi.n	800d170 <__any_on+0x36>
 800d168:	2000      	movs	r0, #0
 800d16a:	bd10      	pop	{r4, pc}
 800d16c:	4603      	mov	r3, r0
 800d16e:	e7f7      	b.n	800d160 <__any_on+0x26>
 800d170:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d174:	2900      	cmp	r1, #0
 800d176:	d0f5      	beq.n	800d164 <__any_on+0x2a>
 800d178:	2001      	movs	r0, #1
 800d17a:	e7f6      	b.n	800d16a <__any_on+0x30>

0800d17c <__ascii_wctomb>:
 800d17c:	4603      	mov	r3, r0
 800d17e:	4608      	mov	r0, r1
 800d180:	b141      	cbz	r1, 800d194 <__ascii_wctomb+0x18>
 800d182:	2aff      	cmp	r2, #255	@ 0xff
 800d184:	d904      	bls.n	800d190 <__ascii_wctomb+0x14>
 800d186:	228a      	movs	r2, #138	@ 0x8a
 800d188:	601a      	str	r2, [r3, #0]
 800d18a:	f04f 30ff 	mov.w	r0, #4294967295
 800d18e:	4770      	bx	lr
 800d190:	700a      	strb	r2, [r1, #0]
 800d192:	2001      	movs	r0, #1
 800d194:	4770      	bx	lr

0800d196 <__ssputs_r>:
 800d196:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d19a:	688e      	ldr	r6, [r1, #8]
 800d19c:	461f      	mov	r7, r3
 800d19e:	42be      	cmp	r6, r7
 800d1a0:	680b      	ldr	r3, [r1, #0]
 800d1a2:	4682      	mov	sl, r0
 800d1a4:	460c      	mov	r4, r1
 800d1a6:	4690      	mov	r8, r2
 800d1a8:	d82d      	bhi.n	800d206 <__ssputs_r+0x70>
 800d1aa:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d1ae:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800d1b2:	d026      	beq.n	800d202 <__ssputs_r+0x6c>
 800d1b4:	6965      	ldr	r5, [r4, #20]
 800d1b6:	6909      	ldr	r1, [r1, #16]
 800d1b8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d1bc:	eba3 0901 	sub.w	r9, r3, r1
 800d1c0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d1c4:	1c7b      	adds	r3, r7, #1
 800d1c6:	444b      	add	r3, r9
 800d1c8:	106d      	asrs	r5, r5, #1
 800d1ca:	429d      	cmp	r5, r3
 800d1cc:	bf38      	it	cc
 800d1ce:	461d      	movcc	r5, r3
 800d1d0:	0553      	lsls	r3, r2, #21
 800d1d2:	d527      	bpl.n	800d224 <__ssputs_r+0x8e>
 800d1d4:	4629      	mov	r1, r5
 800d1d6:	f7ff fa81 	bl	800c6dc <_malloc_r>
 800d1da:	4606      	mov	r6, r0
 800d1dc:	b360      	cbz	r0, 800d238 <__ssputs_r+0xa2>
 800d1de:	6921      	ldr	r1, [r4, #16]
 800d1e0:	464a      	mov	r2, r9
 800d1e2:	f7fe f868 	bl	800b2b6 <memcpy>
 800d1e6:	89a3      	ldrh	r3, [r4, #12]
 800d1e8:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800d1ec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d1f0:	81a3      	strh	r3, [r4, #12]
 800d1f2:	6126      	str	r6, [r4, #16]
 800d1f4:	6165      	str	r5, [r4, #20]
 800d1f6:	444e      	add	r6, r9
 800d1f8:	eba5 0509 	sub.w	r5, r5, r9
 800d1fc:	6026      	str	r6, [r4, #0]
 800d1fe:	60a5      	str	r5, [r4, #8]
 800d200:	463e      	mov	r6, r7
 800d202:	42be      	cmp	r6, r7
 800d204:	d900      	bls.n	800d208 <__ssputs_r+0x72>
 800d206:	463e      	mov	r6, r7
 800d208:	6820      	ldr	r0, [r4, #0]
 800d20a:	4632      	mov	r2, r6
 800d20c:	4641      	mov	r1, r8
 800d20e:	f000 f9c5 	bl	800d59c <memmove>
 800d212:	68a3      	ldr	r3, [r4, #8]
 800d214:	1b9b      	subs	r3, r3, r6
 800d216:	60a3      	str	r3, [r4, #8]
 800d218:	6823      	ldr	r3, [r4, #0]
 800d21a:	4433      	add	r3, r6
 800d21c:	6023      	str	r3, [r4, #0]
 800d21e:	2000      	movs	r0, #0
 800d220:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d224:	462a      	mov	r2, r5
 800d226:	f000 fa15 	bl	800d654 <_realloc_r>
 800d22a:	4606      	mov	r6, r0
 800d22c:	2800      	cmp	r0, #0
 800d22e:	d1e0      	bne.n	800d1f2 <__ssputs_r+0x5c>
 800d230:	6921      	ldr	r1, [r4, #16]
 800d232:	4650      	mov	r0, sl
 800d234:	f7fe fea4 	bl	800bf80 <_free_r>
 800d238:	230c      	movs	r3, #12
 800d23a:	f8ca 3000 	str.w	r3, [sl]
 800d23e:	89a3      	ldrh	r3, [r4, #12]
 800d240:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d244:	81a3      	strh	r3, [r4, #12]
 800d246:	f04f 30ff 	mov.w	r0, #4294967295
 800d24a:	e7e9      	b.n	800d220 <__ssputs_r+0x8a>

0800d24c <_svfiprintf_r>:
 800d24c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d250:	4698      	mov	r8, r3
 800d252:	898b      	ldrh	r3, [r1, #12]
 800d254:	061b      	lsls	r3, r3, #24
 800d256:	b09d      	sub	sp, #116	@ 0x74
 800d258:	4607      	mov	r7, r0
 800d25a:	460d      	mov	r5, r1
 800d25c:	4614      	mov	r4, r2
 800d25e:	d510      	bpl.n	800d282 <_svfiprintf_r+0x36>
 800d260:	690b      	ldr	r3, [r1, #16]
 800d262:	b973      	cbnz	r3, 800d282 <_svfiprintf_r+0x36>
 800d264:	2140      	movs	r1, #64	@ 0x40
 800d266:	f7ff fa39 	bl	800c6dc <_malloc_r>
 800d26a:	6028      	str	r0, [r5, #0]
 800d26c:	6128      	str	r0, [r5, #16]
 800d26e:	b930      	cbnz	r0, 800d27e <_svfiprintf_r+0x32>
 800d270:	230c      	movs	r3, #12
 800d272:	603b      	str	r3, [r7, #0]
 800d274:	f04f 30ff 	mov.w	r0, #4294967295
 800d278:	b01d      	add	sp, #116	@ 0x74
 800d27a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d27e:	2340      	movs	r3, #64	@ 0x40
 800d280:	616b      	str	r3, [r5, #20]
 800d282:	2300      	movs	r3, #0
 800d284:	9309      	str	r3, [sp, #36]	@ 0x24
 800d286:	2320      	movs	r3, #32
 800d288:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d28c:	f8cd 800c 	str.w	r8, [sp, #12]
 800d290:	2330      	movs	r3, #48	@ 0x30
 800d292:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800d430 <_svfiprintf_r+0x1e4>
 800d296:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d29a:	f04f 0901 	mov.w	r9, #1
 800d29e:	4623      	mov	r3, r4
 800d2a0:	469a      	mov	sl, r3
 800d2a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d2a6:	b10a      	cbz	r2, 800d2ac <_svfiprintf_r+0x60>
 800d2a8:	2a25      	cmp	r2, #37	@ 0x25
 800d2aa:	d1f9      	bne.n	800d2a0 <_svfiprintf_r+0x54>
 800d2ac:	ebba 0b04 	subs.w	fp, sl, r4
 800d2b0:	d00b      	beq.n	800d2ca <_svfiprintf_r+0x7e>
 800d2b2:	465b      	mov	r3, fp
 800d2b4:	4622      	mov	r2, r4
 800d2b6:	4629      	mov	r1, r5
 800d2b8:	4638      	mov	r0, r7
 800d2ba:	f7ff ff6c 	bl	800d196 <__ssputs_r>
 800d2be:	3001      	adds	r0, #1
 800d2c0:	f000 80a7 	beq.w	800d412 <_svfiprintf_r+0x1c6>
 800d2c4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d2c6:	445a      	add	r2, fp
 800d2c8:	9209      	str	r2, [sp, #36]	@ 0x24
 800d2ca:	f89a 3000 	ldrb.w	r3, [sl]
 800d2ce:	2b00      	cmp	r3, #0
 800d2d0:	f000 809f 	beq.w	800d412 <_svfiprintf_r+0x1c6>
 800d2d4:	2300      	movs	r3, #0
 800d2d6:	f04f 32ff 	mov.w	r2, #4294967295
 800d2da:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d2de:	f10a 0a01 	add.w	sl, sl, #1
 800d2e2:	9304      	str	r3, [sp, #16]
 800d2e4:	9307      	str	r3, [sp, #28]
 800d2e6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d2ea:	931a      	str	r3, [sp, #104]	@ 0x68
 800d2ec:	4654      	mov	r4, sl
 800d2ee:	2205      	movs	r2, #5
 800d2f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d2f4:	484e      	ldr	r0, [pc, #312]	@ (800d430 <_svfiprintf_r+0x1e4>)
 800d2f6:	f7f2 ffa3 	bl	8000240 <memchr>
 800d2fa:	9a04      	ldr	r2, [sp, #16]
 800d2fc:	b9d8      	cbnz	r0, 800d336 <_svfiprintf_r+0xea>
 800d2fe:	06d0      	lsls	r0, r2, #27
 800d300:	bf44      	itt	mi
 800d302:	2320      	movmi	r3, #32
 800d304:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d308:	0711      	lsls	r1, r2, #28
 800d30a:	bf44      	itt	mi
 800d30c:	232b      	movmi	r3, #43	@ 0x2b
 800d30e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d312:	f89a 3000 	ldrb.w	r3, [sl]
 800d316:	2b2a      	cmp	r3, #42	@ 0x2a
 800d318:	d015      	beq.n	800d346 <_svfiprintf_r+0xfa>
 800d31a:	9a07      	ldr	r2, [sp, #28]
 800d31c:	4654      	mov	r4, sl
 800d31e:	2000      	movs	r0, #0
 800d320:	f04f 0c0a 	mov.w	ip, #10
 800d324:	4621      	mov	r1, r4
 800d326:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d32a:	3b30      	subs	r3, #48	@ 0x30
 800d32c:	2b09      	cmp	r3, #9
 800d32e:	d94b      	bls.n	800d3c8 <_svfiprintf_r+0x17c>
 800d330:	b1b0      	cbz	r0, 800d360 <_svfiprintf_r+0x114>
 800d332:	9207      	str	r2, [sp, #28]
 800d334:	e014      	b.n	800d360 <_svfiprintf_r+0x114>
 800d336:	eba0 0308 	sub.w	r3, r0, r8
 800d33a:	fa09 f303 	lsl.w	r3, r9, r3
 800d33e:	4313      	orrs	r3, r2
 800d340:	9304      	str	r3, [sp, #16]
 800d342:	46a2      	mov	sl, r4
 800d344:	e7d2      	b.n	800d2ec <_svfiprintf_r+0xa0>
 800d346:	9b03      	ldr	r3, [sp, #12]
 800d348:	1d19      	adds	r1, r3, #4
 800d34a:	681b      	ldr	r3, [r3, #0]
 800d34c:	9103      	str	r1, [sp, #12]
 800d34e:	2b00      	cmp	r3, #0
 800d350:	bfbb      	ittet	lt
 800d352:	425b      	neglt	r3, r3
 800d354:	f042 0202 	orrlt.w	r2, r2, #2
 800d358:	9307      	strge	r3, [sp, #28]
 800d35a:	9307      	strlt	r3, [sp, #28]
 800d35c:	bfb8      	it	lt
 800d35e:	9204      	strlt	r2, [sp, #16]
 800d360:	7823      	ldrb	r3, [r4, #0]
 800d362:	2b2e      	cmp	r3, #46	@ 0x2e
 800d364:	d10a      	bne.n	800d37c <_svfiprintf_r+0x130>
 800d366:	7863      	ldrb	r3, [r4, #1]
 800d368:	2b2a      	cmp	r3, #42	@ 0x2a
 800d36a:	d132      	bne.n	800d3d2 <_svfiprintf_r+0x186>
 800d36c:	9b03      	ldr	r3, [sp, #12]
 800d36e:	1d1a      	adds	r2, r3, #4
 800d370:	681b      	ldr	r3, [r3, #0]
 800d372:	9203      	str	r2, [sp, #12]
 800d374:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d378:	3402      	adds	r4, #2
 800d37a:	9305      	str	r3, [sp, #20]
 800d37c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800d440 <_svfiprintf_r+0x1f4>
 800d380:	7821      	ldrb	r1, [r4, #0]
 800d382:	2203      	movs	r2, #3
 800d384:	4650      	mov	r0, sl
 800d386:	f7f2 ff5b 	bl	8000240 <memchr>
 800d38a:	b138      	cbz	r0, 800d39c <_svfiprintf_r+0x150>
 800d38c:	9b04      	ldr	r3, [sp, #16]
 800d38e:	eba0 000a 	sub.w	r0, r0, sl
 800d392:	2240      	movs	r2, #64	@ 0x40
 800d394:	4082      	lsls	r2, r0
 800d396:	4313      	orrs	r3, r2
 800d398:	3401      	adds	r4, #1
 800d39a:	9304      	str	r3, [sp, #16]
 800d39c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d3a0:	4824      	ldr	r0, [pc, #144]	@ (800d434 <_svfiprintf_r+0x1e8>)
 800d3a2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d3a6:	2206      	movs	r2, #6
 800d3a8:	f7f2 ff4a 	bl	8000240 <memchr>
 800d3ac:	2800      	cmp	r0, #0
 800d3ae:	d036      	beq.n	800d41e <_svfiprintf_r+0x1d2>
 800d3b0:	4b21      	ldr	r3, [pc, #132]	@ (800d438 <_svfiprintf_r+0x1ec>)
 800d3b2:	bb1b      	cbnz	r3, 800d3fc <_svfiprintf_r+0x1b0>
 800d3b4:	9b03      	ldr	r3, [sp, #12]
 800d3b6:	3307      	adds	r3, #7
 800d3b8:	f023 0307 	bic.w	r3, r3, #7
 800d3bc:	3308      	adds	r3, #8
 800d3be:	9303      	str	r3, [sp, #12]
 800d3c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d3c2:	4433      	add	r3, r6
 800d3c4:	9309      	str	r3, [sp, #36]	@ 0x24
 800d3c6:	e76a      	b.n	800d29e <_svfiprintf_r+0x52>
 800d3c8:	fb0c 3202 	mla	r2, ip, r2, r3
 800d3cc:	460c      	mov	r4, r1
 800d3ce:	2001      	movs	r0, #1
 800d3d0:	e7a8      	b.n	800d324 <_svfiprintf_r+0xd8>
 800d3d2:	2300      	movs	r3, #0
 800d3d4:	3401      	adds	r4, #1
 800d3d6:	9305      	str	r3, [sp, #20]
 800d3d8:	4619      	mov	r1, r3
 800d3da:	f04f 0c0a 	mov.w	ip, #10
 800d3de:	4620      	mov	r0, r4
 800d3e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d3e4:	3a30      	subs	r2, #48	@ 0x30
 800d3e6:	2a09      	cmp	r2, #9
 800d3e8:	d903      	bls.n	800d3f2 <_svfiprintf_r+0x1a6>
 800d3ea:	2b00      	cmp	r3, #0
 800d3ec:	d0c6      	beq.n	800d37c <_svfiprintf_r+0x130>
 800d3ee:	9105      	str	r1, [sp, #20]
 800d3f0:	e7c4      	b.n	800d37c <_svfiprintf_r+0x130>
 800d3f2:	fb0c 2101 	mla	r1, ip, r1, r2
 800d3f6:	4604      	mov	r4, r0
 800d3f8:	2301      	movs	r3, #1
 800d3fa:	e7f0      	b.n	800d3de <_svfiprintf_r+0x192>
 800d3fc:	ab03      	add	r3, sp, #12
 800d3fe:	9300      	str	r3, [sp, #0]
 800d400:	462a      	mov	r2, r5
 800d402:	4b0e      	ldr	r3, [pc, #56]	@ (800d43c <_svfiprintf_r+0x1f0>)
 800d404:	a904      	add	r1, sp, #16
 800d406:	4638      	mov	r0, r7
 800d408:	f7fd f9d2 	bl	800a7b0 <_printf_float>
 800d40c:	1c42      	adds	r2, r0, #1
 800d40e:	4606      	mov	r6, r0
 800d410:	d1d6      	bne.n	800d3c0 <_svfiprintf_r+0x174>
 800d412:	89ab      	ldrh	r3, [r5, #12]
 800d414:	065b      	lsls	r3, r3, #25
 800d416:	f53f af2d 	bmi.w	800d274 <_svfiprintf_r+0x28>
 800d41a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d41c:	e72c      	b.n	800d278 <_svfiprintf_r+0x2c>
 800d41e:	ab03      	add	r3, sp, #12
 800d420:	9300      	str	r3, [sp, #0]
 800d422:	462a      	mov	r2, r5
 800d424:	4b05      	ldr	r3, [pc, #20]	@ (800d43c <_svfiprintf_r+0x1f0>)
 800d426:	a904      	add	r1, sp, #16
 800d428:	4638      	mov	r0, r7
 800d42a:	f7fd fc59 	bl	800ace0 <_printf_i>
 800d42e:	e7ed      	b.n	800d40c <_svfiprintf_r+0x1c0>
 800d430:	0800e379 	.word	0x0800e379
 800d434:	0800e383 	.word	0x0800e383
 800d438:	0800a7b1 	.word	0x0800a7b1
 800d43c:	0800d197 	.word	0x0800d197
 800d440:	0800e37f 	.word	0x0800e37f

0800d444 <__sflush_r>:
 800d444:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d448:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d44c:	0716      	lsls	r6, r2, #28
 800d44e:	4605      	mov	r5, r0
 800d450:	460c      	mov	r4, r1
 800d452:	d454      	bmi.n	800d4fe <__sflush_r+0xba>
 800d454:	684b      	ldr	r3, [r1, #4]
 800d456:	2b00      	cmp	r3, #0
 800d458:	dc02      	bgt.n	800d460 <__sflush_r+0x1c>
 800d45a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d45c:	2b00      	cmp	r3, #0
 800d45e:	dd48      	ble.n	800d4f2 <__sflush_r+0xae>
 800d460:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d462:	2e00      	cmp	r6, #0
 800d464:	d045      	beq.n	800d4f2 <__sflush_r+0xae>
 800d466:	2300      	movs	r3, #0
 800d468:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d46c:	682f      	ldr	r7, [r5, #0]
 800d46e:	6a21      	ldr	r1, [r4, #32]
 800d470:	602b      	str	r3, [r5, #0]
 800d472:	d030      	beq.n	800d4d6 <__sflush_r+0x92>
 800d474:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d476:	89a3      	ldrh	r3, [r4, #12]
 800d478:	0759      	lsls	r1, r3, #29
 800d47a:	d505      	bpl.n	800d488 <__sflush_r+0x44>
 800d47c:	6863      	ldr	r3, [r4, #4]
 800d47e:	1ad2      	subs	r2, r2, r3
 800d480:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d482:	b10b      	cbz	r3, 800d488 <__sflush_r+0x44>
 800d484:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d486:	1ad2      	subs	r2, r2, r3
 800d488:	2300      	movs	r3, #0
 800d48a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d48c:	6a21      	ldr	r1, [r4, #32]
 800d48e:	4628      	mov	r0, r5
 800d490:	47b0      	blx	r6
 800d492:	1c43      	adds	r3, r0, #1
 800d494:	89a3      	ldrh	r3, [r4, #12]
 800d496:	d106      	bne.n	800d4a6 <__sflush_r+0x62>
 800d498:	6829      	ldr	r1, [r5, #0]
 800d49a:	291d      	cmp	r1, #29
 800d49c:	d82b      	bhi.n	800d4f6 <__sflush_r+0xb2>
 800d49e:	4a2a      	ldr	r2, [pc, #168]	@ (800d548 <__sflush_r+0x104>)
 800d4a0:	410a      	asrs	r2, r1
 800d4a2:	07d6      	lsls	r6, r2, #31
 800d4a4:	d427      	bmi.n	800d4f6 <__sflush_r+0xb2>
 800d4a6:	2200      	movs	r2, #0
 800d4a8:	6062      	str	r2, [r4, #4]
 800d4aa:	04d9      	lsls	r1, r3, #19
 800d4ac:	6922      	ldr	r2, [r4, #16]
 800d4ae:	6022      	str	r2, [r4, #0]
 800d4b0:	d504      	bpl.n	800d4bc <__sflush_r+0x78>
 800d4b2:	1c42      	adds	r2, r0, #1
 800d4b4:	d101      	bne.n	800d4ba <__sflush_r+0x76>
 800d4b6:	682b      	ldr	r3, [r5, #0]
 800d4b8:	b903      	cbnz	r3, 800d4bc <__sflush_r+0x78>
 800d4ba:	6560      	str	r0, [r4, #84]	@ 0x54
 800d4bc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d4be:	602f      	str	r7, [r5, #0]
 800d4c0:	b1b9      	cbz	r1, 800d4f2 <__sflush_r+0xae>
 800d4c2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d4c6:	4299      	cmp	r1, r3
 800d4c8:	d002      	beq.n	800d4d0 <__sflush_r+0x8c>
 800d4ca:	4628      	mov	r0, r5
 800d4cc:	f7fe fd58 	bl	800bf80 <_free_r>
 800d4d0:	2300      	movs	r3, #0
 800d4d2:	6363      	str	r3, [r4, #52]	@ 0x34
 800d4d4:	e00d      	b.n	800d4f2 <__sflush_r+0xae>
 800d4d6:	2301      	movs	r3, #1
 800d4d8:	4628      	mov	r0, r5
 800d4da:	47b0      	blx	r6
 800d4dc:	4602      	mov	r2, r0
 800d4de:	1c50      	adds	r0, r2, #1
 800d4e0:	d1c9      	bne.n	800d476 <__sflush_r+0x32>
 800d4e2:	682b      	ldr	r3, [r5, #0]
 800d4e4:	2b00      	cmp	r3, #0
 800d4e6:	d0c6      	beq.n	800d476 <__sflush_r+0x32>
 800d4e8:	2b1d      	cmp	r3, #29
 800d4ea:	d001      	beq.n	800d4f0 <__sflush_r+0xac>
 800d4ec:	2b16      	cmp	r3, #22
 800d4ee:	d11e      	bne.n	800d52e <__sflush_r+0xea>
 800d4f0:	602f      	str	r7, [r5, #0]
 800d4f2:	2000      	movs	r0, #0
 800d4f4:	e022      	b.n	800d53c <__sflush_r+0xf8>
 800d4f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d4fa:	b21b      	sxth	r3, r3
 800d4fc:	e01b      	b.n	800d536 <__sflush_r+0xf2>
 800d4fe:	690f      	ldr	r7, [r1, #16]
 800d500:	2f00      	cmp	r7, #0
 800d502:	d0f6      	beq.n	800d4f2 <__sflush_r+0xae>
 800d504:	0793      	lsls	r3, r2, #30
 800d506:	680e      	ldr	r6, [r1, #0]
 800d508:	bf08      	it	eq
 800d50a:	694b      	ldreq	r3, [r1, #20]
 800d50c:	600f      	str	r7, [r1, #0]
 800d50e:	bf18      	it	ne
 800d510:	2300      	movne	r3, #0
 800d512:	eba6 0807 	sub.w	r8, r6, r7
 800d516:	608b      	str	r3, [r1, #8]
 800d518:	f1b8 0f00 	cmp.w	r8, #0
 800d51c:	dde9      	ble.n	800d4f2 <__sflush_r+0xae>
 800d51e:	6a21      	ldr	r1, [r4, #32]
 800d520:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800d522:	4643      	mov	r3, r8
 800d524:	463a      	mov	r2, r7
 800d526:	4628      	mov	r0, r5
 800d528:	47b0      	blx	r6
 800d52a:	2800      	cmp	r0, #0
 800d52c:	dc08      	bgt.n	800d540 <__sflush_r+0xfc>
 800d52e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d532:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d536:	81a3      	strh	r3, [r4, #12]
 800d538:	f04f 30ff 	mov.w	r0, #4294967295
 800d53c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d540:	4407      	add	r7, r0
 800d542:	eba8 0800 	sub.w	r8, r8, r0
 800d546:	e7e7      	b.n	800d518 <__sflush_r+0xd4>
 800d548:	dfbffffe 	.word	0xdfbffffe

0800d54c <_fflush_r>:
 800d54c:	b538      	push	{r3, r4, r5, lr}
 800d54e:	690b      	ldr	r3, [r1, #16]
 800d550:	4605      	mov	r5, r0
 800d552:	460c      	mov	r4, r1
 800d554:	b913      	cbnz	r3, 800d55c <_fflush_r+0x10>
 800d556:	2500      	movs	r5, #0
 800d558:	4628      	mov	r0, r5
 800d55a:	bd38      	pop	{r3, r4, r5, pc}
 800d55c:	b118      	cbz	r0, 800d566 <_fflush_r+0x1a>
 800d55e:	6a03      	ldr	r3, [r0, #32]
 800d560:	b90b      	cbnz	r3, 800d566 <_fflush_r+0x1a>
 800d562:	f7fd fd69 	bl	800b038 <__sinit>
 800d566:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d56a:	2b00      	cmp	r3, #0
 800d56c:	d0f3      	beq.n	800d556 <_fflush_r+0xa>
 800d56e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d570:	07d0      	lsls	r0, r2, #31
 800d572:	d404      	bmi.n	800d57e <_fflush_r+0x32>
 800d574:	0599      	lsls	r1, r3, #22
 800d576:	d402      	bmi.n	800d57e <_fflush_r+0x32>
 800d578:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d57a:	f7fd fe9a 	bl	800b2b2 <__retarget_lock_acquire_recursive>
 800d57e:	4628      	mov	r0, r5
 800d580:	4621      	mov	r1, r4
 800d582:	f7ff ff5f 	bl	800d444 <__sflush_r>
 800d586:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d588:	07da      	lsls	r2, r3, #31
 800d58a:	4605      	mov	r5, r0
 800d58c:	d4e4      	bmi.n	800d558 <_fflush_r+0xc>
 800d58e:	89a3      	ldrh	r3, [r4, #12]
 800d590:	059b      	lsls	r3, r3, #22
 800d592:	d4e1      	bmi.n	800d558 <_fflush_r+0xc>
 800d594:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d596:	f7fd fe8d 	bl	800b2b4 <__retarget_lock_release_recursive>
 800d59a:	e7dd      	b.n	800d558 <_fflush_r+0xc>

0800d59c <memmove>:
 800d59c:	4288      	cmp	r0, r1
 800d59e:	b510      	push	{r4, lr}
 800d5a0:	eb01 0402 	add.w	r4, r1, r2
 800d5a4:	d902      	bls.n	800d5ac <memmove+0x10>
 800d5a6:	4284      	cmp	r4, r0
 800d5a8:	4623      	mov	r3, r4
 800d5aa:	d807      	bhi.n	800d5bc <memmove+0x20>
 800d5ac:	1e43      	subs	r3, r0, #1
 800d5ae:	42a1      	cmp	r1, r4
 800d5b0:	d008      	beq.n	800d5c4 <memmove+0x28>
 800d5b2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d5b6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d5ba:	e7f8      	b.n	800d5ae <memmove+0x12>
 800d5bc:	4402      	add	r2, r0
 800d5be:	4601      	mov	r1, r0
 800d5c0:	428a      	cmp	r2, r1
 800d5c2:	d100      	bne.n	800d5c6 <memmove+0x2a>
 800d5c4:	bd10      	pop	{r4, pc}
 800d5c6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d5ca:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d5ce:	e7f7      	b.n	800d5c0 <memmove+0x24>

0800d5d0 <_sbrk_r>:
 800d5d0:	b538      	push	{r3, r4, r5, lr}
 800d5d2:	4d06      	ldr	r5, [pc, #24]	@ (800d5ec <_sbrk_r+0x1c>)
 800d5d4:	2300      	movs	r3, #0
 800d5d6:	4604      	mov	r4, r0
 800d5d8:	4608      	mov	r0, r1
 800d5da:	602b      	str	r3, [r5, #0]
 800d5dc:	f7f4 faa4 	bl	8001b28 <_sbrk>
 800d5e0:	1c43      	adds	r3, r0, #1
 800d5e2:	d102      	bne.n	800d5ea <_sbrk_r+0x1a>
 800d5e4:	682b      	ldr	r3, [r5, #0]
 800d5e6:	b103      	cbz	r3, 800d5ea <_sbrk_r+0x1a>
 800d5e8:	6023      	str	r3, [r4, #0]
 800d5ea:	bd38      	pop	{r3, r4, r5, pc}
 800d5ec:	200009b8 	.word	0x200009b8

0800d5f0 <__assert_func>:
 800d5f0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d5f2:	4614      	mov	r4, r2
 800d5f4:	461a      	mov	r2, r3
 800d5f6:	4b09      	ldr	r3, [pc, #36]	@ (800d61c <__assert_func+0x2c>)
 800d5f8:	681b      	ldr	r3, [r3, #0]
 800d5fa:	4605      	mov	r5, r0
 800d5fc:	68d8      	ldr	r0, [r3, #12]
 800d5fe:	b954      	cbnz	r4, 800d616 <__assert_func+0x26>
 800d600:	4b07      	ldr	r3, [pc, #28]	@ (800d620 <__assert_func+0x30>)
 800d602:	461c      	mov	r4, r3
 800d604:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d608:	9100      	str	r1, [sp, #0]
 800d60a:	462b      	mov	r3, r5
 800d60c:	4905      	ldr	r1, [pc, #20]	@ (800d624 <__assert_func+0x34>)
 800d60e:	f000 f84f 	bl	800d6b0 <fiprintf>
 800d612:	f000 f85f 	bl	800d6d4 <abort>
 800d616:	4b04      	ldr	r3, [pc, #16]	@ (800d628 <__assert_func+0x38>)
 800d618:	e7f4      	b.n	800d604 <__assert_func+0x14>
 800d61a:	bf00      	nop
 800d61c:	20000184 	.word	0x20000184
 800d620:	0800e3c5 	.word	0x0800e3c5
 800d624:	0800e397 	.word	0x0800e397
 800d628:	0800e38a 	.word	0x0800e38a

0800d62c <_calloc_r>:
 800d62c:	b570      	push	{r4, r5, r6, lr}
 800d62e:	fba1 5402 	umull	r5, r4, r1, r2
 800d632:	b93c      	cbnz	r4, 800d644 <_calloc_r+0x18>
 800d634:	4629      	mov	r1, r5
 800d636:	f7ff f851 	bl	800c6dc <_malloc_r>
 800d63a:	4606      	mov	r6, r0
 800d63c:	b928      	cbnz	r0, 800d64a <_calloc_r+0x1e>
 800d63e:	2600      	movs	r6, #0
 800d640:	4630      	mov	r0, r6
 800d642:	bd70      	pop	{r4, r5, r6, pc}
 800d644:	220c      	movs	r2, #12
 800d646:	6002      	str	r2, [r0, #0]
 800d648:	e7f9      	b.n	800d63e <_calloc_r+0x12>
 800d64a:	462a      	mov	r2, r5
 800d64c:	4621      	mov	r1, r4
 800d64e:	f7fd fda0 	bl	800b192 <memset>
 800d652:	e7f5      	b.n	800d640 <_calloc_r+0x14>

0800d654 <_realloc_r>:
 800d654:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d658:	4680      	mov	r8, r0
 800d65a:	4615      	mov	r5, r2
 800d65c:	460c      	mov	r4, r1
 800d65e:	b921      	cbnz	r1, 800d66a <_realloc_r+0x16>
 800d660:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d664:	4611      	mov	r1, r2
 800d666:	f7ff b839 	b.w	800c6dc <_malloc_r>
 800d66a:	b92a      	cbnz	r2, 800d678 <_realloc_r+0x24>
 800d66c:	f7fe fc88 	bl	800bf80 <_free_r>
 800d670:	2400      	movs	r4, #0
 800d672:	4620      	mov	r0, r4
 800d674:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d678:	f000 f833 	bl	800d6e2 <_malloc_usable_size_r>
 800d67c:	4285      	cmp	r5, r0
 800d67e:	4606      	mov	r6, r0
 800d680:	d802      	bhi.n	800d688 <_realloc_r+0x34>
 800d682:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800d686:	d8f4      	bhi.n	800d672 <_realloc_r+0x1e>
 800d688:	4629      	mov	r1, r5
 800d68a:	4640      	mov	r0, r8
 800d68c:	f7ff f826 	bl	800c6dc <_malloc_r>
 800d690:	4607      	mov	r7, r0
 800d692:	2800      	cmp	r0, #0
 800d694:	d0ec      	beq.n	800d670 <_realloc_r+0x1c>
 800d696:	42b5      	cmp	r5, r6
 800d698:	462a      	mov	r2, r5
 800d69a:	4621      	mov	r1, r4
 800d69c:	bf28      	it	cs
 800d69e:	4632      	movcs	r2, r6
 800d6a0:	f7fd fe09 	bl	800b2b6 <memcpy>
 800d6a4:	4621      	mov	r1, r4
 800d6a6:	4640      	mov	r0, r8
 800d6a8:	f7fe fc6a 	bl	800bf80 <_free_r>
 800d6ac:	463c      	mov	r4, r7
 800d6ae:	e7e0      	b.n	800d672 <_realloc_r+0x1e>

0800d6b0 <fiprintf>:
 800d6b0:	b40e      	push	{r1, r2, r3}
 800d6b2:	b503      	push	{r0, r1, lr}
 800d6b4:	4601      	mov	r1, r0
 800d6b6:	ab03      	add	r3, sp, #12
 800d6b8:	4805      	ldr	r0, [pc, #20]	@ (800d6d0 <fiprintf+0x20>)
 800d6ba:	f853 2b04 	ldr.w	r2, [r3], #4
 800d6be:	6800      	ldr	r0, [r0, #0]
 800d6c0:	9301      	str	r3, [sp, #4]
 800d6c2:	f000 f83f 	bl	800d744 <_vfiprintf_r>
 800d6c6:	b002      	add	sp, #8
 800d6c8:	f85d eb04 	ldr.w	lr, [sp], #4
 800d6cc:	b003      	add	sp, #12
 800d6ce:	4770      	bx	lr
 800d6d0:	20000184 	.word	0x20000184

0800d6d4 <abort>:
 800d6d4:	b508      	push	{r3, lr}
 800d6d6:	2006      	movs	r0, #6
 800d6d8:	f000 fa08 	bl	800daec <raise>
 800d6dc:	2001      	movs	r0, #1
 800d6de:	f7f4 f9ab 	bl	8001a38 <_exit>

0800d6e2 <_malloc_usable_size_r>:
 800d6e2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d6e6:	1f18      	subs	r0, r3, #4
 800d6e8:	2b00      	cmp	r3, #0
 800d6ea:	bfbc      	itt	lt
 800d6ec:	580b      	ldrlt	r3, [r1, r0]
 800d6ee:	18c0      	addlt	r0, r0, r3
 800d6f0:	4770      	bx	lr

0800d6f2 <__sfputc_r>:
 800d6f2:	6893      	ldr	r3, [r2, #8]
 800d6f4:	3b01      	subs	r3, #1
 800d6f6:	2b00      	cmp	r3, #0
 800d6f8:	b410      	push	{r4}
 800d6fa:	6093      	str	r3, [r2, #8]
 800d6fc:	da08      	bge.n	800d710 <__sfputc_r+0x1e>
 800d6fe:	6994      	ldr	r4, [r2, #24]
 800d700:	42a3      	cmp	r3, r4
 800d702:	db01      	blt.n	800d708 <__sfputc_r+0x16>
 800d704:	290a      	cmp	r1, #10
 800d706:	d103      	bne.n	800d710 <__sfputc_r+0x1e>
 800d708:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d70c:	f000 b932 	b.w	800d974 <__swbuf_r>
 800d710:	6813      	ldr	r3, [r2, #0]
 800d712:	1c58      	adds	r0, r3, #1
 800d714:	6010      	str	r0, [r2, #0]
 800d716:	7019      	strb	r1, [r3, #0]
 800d718:	4608      	mov	r0, r1
 800d71a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d71e:	4770      	bx	lr

0800d720 <__sfputs_r>:
 800d720:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d722:	4606      	mov	r6, r0
 800d724:	460f      	mov	r7, r1
 800d726:	4614      	mov	r4, r2
 800d728:	18d5      	adds	r5, r2, r3
 800d72a:	42ac      	cmp	r4, r5
 800d72c:	d101      	bne.n	800d732 <__sfputs_r+0x12>
 800d72e:	2000      	movs	r0, #0
 800d730:	e007      	b.n	800d742 <__sfputs_r+0x22>
 800d732:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d736:	463a      	mov	r2, r7
 800d738:	4630      	mov	r0, r6
 800d73a:	f7ff ffda 	bl	800d6f2 <__sfputc_r>
 800d73e:	1c43      	adds	r3, r0, #1
 800d740:	d1f3      	bne.n	800d72a <__sfputs_r+0xa>
 800d742:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800d744 <_vfiprintf_r>:
 800d744:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d748:	460d      	mov	r5, r1
 800d74a:	b09d      	sub	sp, #116	@ 0x74
 800d74c:	4614      	mov	r4, r2
 800d74e:	4698      	mov	r8, r3
 800d750:	4606      	mov	r6, r0
 800d752:	b118      	cbz	r0, 800d75c <_vfiprintf_r+0x18>
 800d754:	6a03      	ldr	r3, [r0, #32]
 800d756:	b90b      	cbnz	r3, 800d75c <_vfiprintf_r+0x18>
 800d758:	f7fd fc6e 	bl	800b038 <__sinit>
 800d75c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d75e:	07d9      	lsls	r1, r3, #31
 800d760:	d405      	bmi.n	800d76e <_vfiprintf_r+0x2a>
 800d762:	89ab      	ldrh	r3, [r5, #12]
 800d764:	059a      	lsls	r2, r3, #22
 800d766:	d402      	bmi.n	800d76e <_vfiprintf_r+0x2a>
 800d768:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d76a:	f7fd fda2 	bl	800b2b2 <__retarget_lock_acquire_recursive>
 800d76e:	89ab      	ldrh	r3, [r5, #12]
 800d770:	071b      	lsls	r3, r3, #28
 800d772:	d501      	bpl.n	800d778 <_vfiprintf_r+0x34>
 800d774:	692b      	ldr	r3, [r5, #16]
 800d776:	b99b      	cbnz	r3, 800d7a0 <_vfiprintf_r+0x5c>
 800d778:	4629      	mov	r1, r5
 800d77a:	4630      	mov	r0, r6
 800d77c:	f000 f938 	bl	800d9f0 <__swsetup_r>
 800d780:	b170      	cbz	r0, 800d7a0 <_vfiprintf_r+0x5c>
 800d782:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d784:	07dc      	lsls	r4, r3, #31
 800d786:	d504      	bpl.n	800d792 <_vfiprintf_r+0x4e>
 800d788:	f04f 30ff 	mov.w	r0, #4294967295
 800d78c:	b01d      	add	sp, #116	@ 0x74
 800d78e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d792:	89ab      	ldrh	r3, [r5, #12]
 800d794:	0598      	lsls	r0, r3, #22
 800d796:	d4f7      	bmi.n	800d788 <_vfiprintf_r+0x44>
 800d798:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d79a:	f7fd fd8b 	bl	800b2b4 <__retarget_lock_release_recursive>
 800d79e:	e7f3      	b.n	800d788 <_vfiprintf_r+0x44>
 800d7a0:	2300      	movs	r3, #0
 800d7a2:	9309      	str	r3, [sp, #36]	@ 0x24
 800d7a4:	2320      	movs	r3, #32
 800d7a6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d7aa:	f8cd 800c 	str.w	r8, [sp, #12]
 800d7ae:	2330      	movs	r3, #48	@ 0x30
 800d7b0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800d960 <_vfiprintf_r+0x21c>
 800d7b4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d7b8:	f04f 0901 	mov.w	r9, #1
 800d7bc:	4623      	mov	r3, r4
 800d7be:	469a      	mov	sl, r3
 800d7c0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d7c4:	b10a      	cbz	r2, 800d7ca <_vfiprintf_r+0x86>
 800d7c6:	2a25      	cmp	r2, #37	@ 0x25
 800d7c8:	d1f9      	bne.n	800d7be <_vfiprintf_r+0x7a>
 800d7ca:	ebba 0b04 	subs.w	fp, sl, r4
 800d7ce:	d00b      	beq.n	800d7e8 <_vfiprintf_r+0xa4>
 800d7d0:	465b      	mov	r3, fp
 800d7d2:	4622      	mov	r2, r4
 800d7d4:	4629      	mov	r1, r5
 800d7d6:	4630      	mov	r0, r6
 800d7d8:	f7ff ffa2 	bl	800d720 <__sfputs_r>
 800d7dc:	3001      	adds	r0, #1
 800d7de:	f000 80a7 	beq.w	800d930 <_vfiprintf_r+0x1ec>
 800d7e2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d7e4:	445a      	add	r2, fp
 800d7e6:	9209      	str	r2, [sp, #36]	@ 0x24
 800d7e8:	f89a 3000 	ldrb.w	r3, [sl]
 800d7ec:	2b00      	cmp	r3, #0
 800d7ee:	f000 809f 	beq.w	800d930 <_vfiprintf_r+0x1ec>
 800d7f2:	2300      	movs	r3, #0
 800d7f4:	f04f 32ff 	mov.w	r2, #4294967295
 800d7f8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d7fc:	f10a 0a01 	add.w	sl, sl, #1
 800d800:	9304      	str	r3, [sp, #16]
 800d802:	9307      	str	r3, [sp, #28]
 800d804:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d808:	931a      	str	r3, [sp, #104]	@ 0x68
 800d80a:	4654      	mov	r4, sl
 800d80c:	2205      	movs	r2, #5
 800d80e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d812:	4853      	ldr	r0, [pc, #332]	@ (800d960 <_vfiprintf_r+0x21c>)
 800d814:	f7f2 fd14 	bl	8000240 <memchr>
 800d818:	9a04      	ldr	r2, [sp, #16]
 800d81a:	b9d8      	cbnz	r0, 800d854 <_vfiprintf_r+0x110>
 800d81c:	06d1      	lsls	r1, r2, #27
 800d81e:	bf44      	itt	mi
 800d820:	2320      	movmi	r3, #32
 800d822:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d826:	0713      	lsls	r3, r2, #28
 800d828:	bf44      	itt	mi
 800d82a:	232b      	movmi	r3, #43	@ 0x2b
 800d82c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d830:	f89a 3000 	ldrb.w	r3, [sl]
 800d834:	2b2a      	cmp	r3, #42	@ 0x2a
 800d836:	d015      	beq.n	800d864 <_vfiprintf_r+0x120>
 800d838:	9a07      	ldr	r2, [sp, #28]
 800d83a:	4654      	mov	r4, sl
 800d83c:	2000      	movs	r0, #0
 800d83e:	f04f 0c0a 	mov.w	ip, #10
 800d842:	4621      	mov	r1, r4
 800d844:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d848:	3b30      	subs	r3, #48	@ 0x30
 800d84a:	2b09      	cmp	r3, #9
 800d84c:	d94b      	bls.n	800d8e6 <_vfiprintf_r+0x1a2>
 800d84e:	b1b0      	cbz	r0, 800d87e <_vfiprintf_r+0x13a>
 800d850:	9207      	str	r2, [sp, #28]
 800d852:	e014      	b.n	800d87e <_vfiprintf_r+0x13a>
 800d854:	eba0 0308 	sub.w	r3, r0, r8
 800d858:	fa09 f303 	lsl.w	r3, r9, r3
 800d85c:	4313      	orrs	r3, r2
 800d85e:	9304      	str	r3, [sp, #16]
 800d860:	46a2      	mov	sl, r4
 800d862:	e7d2      	b.n	800d80a <_vfiprintf_r+0xc6>
 800d864:	9b03      	ldr	r3, [sp, #12]
 800d866:	1d19      	adds	r1, r3, #4
 800d868:	681b      	ldr	r3, [r3, #0]
 800d86a:	9103      	str	r1, [sp, #12]
 800d86c:	2b00      	cmp	r3, #0
 800d86e:	bfbb      	ittet	lt
 800d870:	425b      	neglt	r3, r3
 800d872:	f042 0202 	orrlt.w	r2, r2, #2
 800d876:	9307      	strge	r3, [sp, #28]
 800d878:	9307      	strlt	r3, [sp, #28]
 800d87a:	bfb8      	it	lt
 800d87c:	9204      	strlt	r2, [sp, #16]
 800d87e:	7823      	ldrb	r3, [r4, #0]
 800d880:	2b2e      	cmp	r3, #46	@ 0x2e
 800d882:	d10a      	bne.n	800d89a <_vfiprintf_r+0x156>
 800d884:	7863      	ldrb	r3, [r4, #1]
 800d886:	2b2a      	cmp	r3, #42	@ 0x2a
 800d888:	d132      	bne.n	800d8f0 <_vfiprintf_r+0x1ac>
 800d88a:	9b03      	ldr	r3, [sp, #12]
 800d88c:	1d1a      	adds	r2, r3, #4
 800d88e:	681b      	ldr	r3, [r3, #0]
 800d890:	9203      	str	r2, [sp, #12]
 800d892:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d896:	3402      	adds	r4, #2
 800d898:	9305      	str	r3, [sp, #20]
 800d89a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800d970 <_vfiprintf_r+0x22c>
 800d89e:	7821      	ldrb	r1, [r4, #0]
 800d8a0:	2203      	movs	r2, #3
 800d8a2:	4650      	mov	r0, sl
 800d8a4:	f7f2 fccc 	bl	8000240 <memchr>
 800d8a8:	b138      	cbz	r0, 800d8ba <_vfiprintf_r+0x176>
 800d8aa:	9b04      	ldr	r3, [sp, #16]
 800d8ac:	eba0 000a 	sub.w	r0, r0, sl
 800d8b0:	2240      	movs	r2, #64	@ 0x40
 800d8b2:	4082      	lsls	r2, r0
 800d8b4:	4313      	orrs	r3, r2
 800d8b6:	3401      	adds	r4, #1
 800d8b8:	9304      	str	r3, [sp, #16]
 800d8ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d8be:	4829      	ldr	r0, [pc, #164]	@ (800d964 <_vfiprintf_r+0x220>)
 800d8c0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d8c4:	2206      	movs	r2, #6
 800d8c6:	f7f2 fcbb 	bl	8000240 <memchr>
 800d8ca:	2800      	cmp	r0, #0
 800d8cc:	d03f      	beq.n	800d94e <_vfiprintf_r+0x20a>
 800d8ce:	4b26      	ldr	r3, [pc, #152]	@ (800d968 <_vfiprintf_r+0x224>)
 800d8d0:	bb1b      	cbnz	r3, 800d91a <_vfiprintf_r+0x1d6>
 800d8d2:	9b03      	ldr	r3, [sp, #12]
 800d8d4:	3307      	adds	r3, #7
 800d8d6:	f023 0307 	bic.w	r3, r3, #7
 800d8da:	3308      	adds	r3, #8
 800d8dc:	9303      	str	r3, [sp, #12]
 800d8de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d8e0:	443b      	add	r3, r7
 800d8e2:	9309      	str	r3, [sp, #36]	@ 0x24
 800d8e4:	e76a      	b.n	800d7bc <_vfiprintf_r+0x78>
 800d8e6:	fb0c 3202 	mla	r2, ip, r2, r3
 800d8ea:	460c      	mov	r4, r1
 800d8ec:	2001      	movs	r0, #1
 800d8ee:	e7a8      	b.n	800d842 <_vfiprintf_r+0xfe>
 800d8f0:	2300      	movs	r3, #0
 800d8f2:	3401      	adds	r4, #1
 800d8f4:	9305      	str	r3, [sp, #20]
 800d8f6:	4619      	mov	r1, r3
 800d8f8:	f04f 0c0a 	mov.w	ip, #10
 800d8fc:	4620      	mov	r0, r4
 800d8fe:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d902:	3a30      	subs	r2, #48	@ 0x30
 800d904:	2a09      	cmp	r2, #9
 800d906:	d903      	bls.n	800d910 <_vfiprintf_r+0x1cc>
 800d908:	2b00      	cmp	r3, #0
 800d90a:	d0c6      	beq.n	800d89a <_vfiprintf_r+0x156>
 800d90c:	9105      	str	r1, [sp, #20]
 800d90e:	e7c4      	b.n	800d89a <_vfiprintf_r+0x156>
 800d910:	fb0c 2101 	mla	r1, ip, r1, r2
 800d914:	4604      	mov	r4, r0
 800d916:	2301      	movs	r3, #1
 800d918:	e7f0      	b.n	800d8fc <_vfiprintf_r+0x1b8>
 800d91a:	ab03      	add	r3, sp, #12
 800d91c:	9300      	str	r3, [sp, #0]
 800d91e:	462a      	mov	r2, r5
 800d920:	4b12      	ldr	r3, [pc, #72]	@ (800d96c <_vfiprintf_r+0x228>)
 800d922:	a904      	add	r1, sp, #16
 800d924:	4630      	mov	r0, r6
 800d926:	f7fc ff43 	bl	800a7b0 <_printf_float>
 800d92a:	4607      	mov	r7, r0
 800d92c:	1c78      	adds	r0, r7, #1
 800d92e:	d1d6      	bne.n	800d8de <_vfiprintf_r+0x19a>
 800d930:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d932:	07d9      	lsls	r1, r3, #31
 800d934:	d405      	bmi.n	800d942 <_vfiprintf_r+0x1fe>
 800d936:	89ab      	ldrh	r3, [r5, #12]
 800d938:	059a      	lsls	r2, r3, #22
 800d93a:	d402      	bmi.n	800d942 <_vfiprintf_r+0x1fe>
 800d93c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d93e:	f7fd fcb9 	bl	800b2b4 <__retarget_lock_release_recursive>
 800d942:	89ab      	ldrh	r3, [r5, #12]
 800d944:	065b      	lsls	r3, r3, #25
 800d946:	f53f af1f 	bmi.w	800d788 <_vfiprintf_r+0x44>
 800d94a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d94c:	e71e      	b.n	800d78c <_vfiprintf_r+0x48>
 800d94e:	ab03      	add	r3, sp, #12
 800d950:	9300      	str	r3, [sp, #0]
 800d952:	462a      	mov	r2, r5
 800d954:	4b05      	ldr	r3, [pc, #20]	@ (800d96c <_vfiprintf_r+0x228>)
 800d956:	a904      	add	r1, sp, #16
 800d958:	4630      	mov	r0, r6
 800d95a:	f7fd f9c1 	bl	800ace0 <_printf_i>
 800d95e:	e7e4      	b.n	800d92a <_vfiprintf_r+0x1e6>
 800d960:	0800e379 	.word	0x0800e379
 800d964:	0800e383 	.word	0x0800e383
 800d968:	0800a7b1 	.word	0x0800a7b1
 800d96c:	0800d721 	.word	0x0800d721
 800d970:	0800e37f 	.word	0x0800e37f

0800d974 <__swbuf_r>:
 800d974:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d976:	460e      	mov	r6, r1
 800d978:	4614      	mov	r4, r2
 800d97a:	4605      	mov	r5, r0
 800d97c:	b118      	cbz	r0, 800d986 <__swbuf_r+0x12>
 800d97e:	6a03      	ldr	r3, [r0, #32]
 800d980:	b90b      	cbnz	r3, 800d986 <__swbuf_r+0x12>
 800d982:	f7fd fb59 	bl	800b038 <__sinit>
 800d986:	69a3      	ldr	r3, [r4, #24]
 800d988:	60a3      	str	r3, [r4, #8]
 800d98a:	89a3      	ldrh	r3, [r4, #12]
 800d98c:	071a      	lsls	r2, r3, #28
 800d98e:	d501      	bpl.n	800d994 <__swbuf_r+0x20>
 800d990:	6923      	ldr	r3, [r4, #16]
 800d992:	b943      	cbnz	r3, 800d9a6 <__swbuf_r+0x32>
 800d994:	4621      	mov	r1, r4
 800d996:	4628      	mov	r0, r5
 800d998:	f000 f82a 	bl	800d9f0 <__swsetup_r>
 800d99c:	b118      	cbz	r0, 800d9a6 <__swbuf_r+0x32>
 800d99e:	f04f 37ff 	mov.w	r7, #4294967295
 800d9a2:	4638      	mov	r0, r7
 800d9a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d9a6:	6823      	ldr	r3, [r4, #0]
 800d9a8:	6922      	ldr	r2, [r4, #16]
 800d9aa:	1a98      	subs	r0, r3, r2
 800d9ac:	6963      	ldr	r3, [r4, #20]
 800d9ae:	b2f6      	uxtb	r6, r6
 800d9b0:	4283      	cmp	r3, r0
 800d9b2:	4637      	mov	r7, r6
 800d9b4:	dc05      	bgt.n	800d9c2 <__swbuf_r+0x4e>
 800d9b6:	4621      	mov	r1, r4
 800d9b8:	4628      	mov	r0, r5
 800d9ba:	f7ff fdc7 	bl	800d54c <_fflush_r>
 800d9be:	2800      	cmp	r0, #0
 800d9c0:	d1ed      	bne.n	800d99e <__swbuf_r+0x2a>
 800d9c2:	68a3      	ldr	r3, [r4, #8]
 800d9c4:	3b01      	subs	r3, #1
 800d9c6:	60a3      	str	r3, [r4, #8]
 800d9c8:	6823      	ldr	r3, [r4, #0]
 800d9ca:	1c5a      	adds	r2, r3, #1
 800d9cc:	6022      	str	r2, [r4, #0]
 800d9ce:	701e      	strb	r6, [r3, #0]
 800d9d0:	6962      	ldr	r2, [r4, #20]
 800d9d2:	1c43      	adds	r3, r0, #1
 800d9d4:	429a      	cmp	r2, r3
 800d9d6:	d004      	beq.n	800d9e2 <__swbuf_r+0x6e>
 800d9d8:	89a3      	ldrh	r3, [r4, #12]
 800d9da:	07db      	lsls	r3, r3, #31
 800d9dc:	d5e1      	bpl.n	800d9a2 <__swbuf_r+0x2e>
 800d9de:	2e0a      	cmp	r6, #10
 800d9e0:	d1df      	bne.n	800d9a2 <__swbuf_r+0x2e>
 800d9e2:	4621      	mov	r1, r4
 800d9e4:	4628      	mov	r0, r5
 800d9e6:	f7ff fdb1 	bl	800d54c <_fflush_r>
 800d9ea:	2800      	cmp	r0, #0
 800d9ec:	d0d9      	beq.n	800d9a2 <__swbuf_r+0x2e>
 800d9ee:	e7d6      	b.n	800d99e <__swbuf_r+0x2a>

0800d9f0 <__swsetup_r>:
 800d9f0:	b538      	push	{r3, r4, r5, lr}
 800d9f2:	4b29      	ldr	r3, [pc, #164]	@ (800da98 <__swsetup_r+0xa8>)
 800d9f4:	4605      	mov	r5, r0
 800d9f6:	6818      	ldr	r0, [r3, #0]
 800d9f8:	460c      	mov	r4, r1
 800d9fa:	b118      	cbz	r0, 800da04 <__swsetup_r+0x14>
 800d9fc:	6a03      	ldr	r3, [r0, #32]
 800d9fe:	b90b      	cbnz	r3, 800da04 <__swsetup_r+0x14>
 800da00:	f7fd fb1a 	bl	800b038 <__sinit>
 800da04:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800da08:	0719      	lsls	r1, r3, #28
 800da0a:	d422      	bmi.n	800da52 <__swsetup_r+0x62>
 800da0c:	06da      	lsls	r2, r3, #27
 800da0e:	d407      	bmi.n	800da20 <__swsetup_r+0x30>
 800da10:	2209      	movs	r2, #9
 800da12:	602a      	str	r2, [r5, #0]
 800da14:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800da18:	81a3      	strh	r3, [r4, #12]
 800da1a:	f04f 30ff 	mov.w	r0, #4294967295
 800da1e:	e033      	b.n	800da88 <__swsetup_r+0x98>
 800da20:	0758      	lsls	r0, r3, #29
 800da22:	d512      	bpl.n	800da4a <__swsetup_r+0x5a>
 800da24:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800da26:	b141      	cbz	r1, 800da3a <__swsetup_r+0x4a>
 800da28:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800da2c:	4299      	cmp	r1, r3
 800da2e:	d002      	beq.n	800da36 <__swsetup_r+0x46>
 800da30:	4628      	mov	r0, r5
 800da32:	f7fe faa5 	bl	800bf80 <_free_r>
 800da36:	2300      	movs	r3, #0
 800da38:	6363      	str	r3, [r4, #52]	@ 0x34
 800da3a:	89a3      	ldrh	r3, [r4, #12]
 800da3c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800da40:	81a3      	strh	r3, [r4, #12]
 800da42:	2300      	movs	r3, #0
 800da44:	6063      	str	r3, [r4, #4]
 800da46:	6923      	ldr	r3, [r4, #16]
 800da48:	6023      	str	r3, [r4, #0]
 800da4a:	89a3      	ldrh	r3, [r4, #12]
 800da4c:	f043 0308 	orr.w	r3, r3, #8
 800da50:	81a3      	strh	r3, [r4, #12]
 800da52:	6923      	ldr	r3, [r4, #16]
 800da54:	b94b      	cbnz	r3, 800da6a <__swsetup_r+0x7a>
 800da56:	89a3      	ldrh	r3, [r4, #12]
 800da58:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800da5c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800da60:	d003      	beq.n	800da6a <__swsetup_r+0x7a>
 800da62:	4621      	mov	r1, r4
 800da64:	4628      	mov	r0, r5
 800da66:	f000 f883 	bl	800db70 <__smakebuf_r>
 800da6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800da6e:	f013 0201 	ands.w	r2, r3, #1
 800da72:	d00a      	beq.n	800da8a <__swsetup_r+0x9a>
 800da74:	2200      	movs	r2, #0
 800da76:	60a2      	str	r2, [r4, #8]
 800da78:	6962      	ldr	r2, [r4, #20]
 800da7a:	4252      	negs	r2, r2
 800da7c:	61a2      	str	r2, [r4, #24]
 800da7e:	6922      	ldr	r2, [r4, #16]
 800da80:	b942      	cbnz	r2, 800da94 <__swsetup_r+0xa4>
 800da82:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800da86:	d1c5      	bne.n	800da14 <__swsetup_r+0x24>
 800da88:	bd38      	pop	{r3, r4, r5, pc}
 800da8a:	0799      	lsls	r1, r3, #30
 800da8c:	bf58      	it	pl
 800da8e:	6962      	ldrpl	r2, [r4, #20]
 800da90:	60a2      	str	r2, [r4, #8]
 800da92:	e7f4      	b.n	800da7e <__swsetup_r+0x8e>
 800da94:	2000      	movs	r0, #0
 800da96:	e7f7      	b.n	800da88 <__swsetup_r+0x98>
 800da98:	20000184 	.word	0x20000184

0800da9c <_raise_r>:
 800da9c:	291f      	cmp	r1, #31
 800da9e:	b538      	push	{r3, r4, r5, lr}
 800daa0:	4605      	mov	r5, r0
 800daa2:	460c      	mov	r4, r1
 800daa4:	d904      	bls.n	800dab0 <_raise_r+0x14>
 800daa6:	2316      	movs	r3, #22
 800daa8:	6003      	str	r3, [r0, #0]
 800daaa:	f04f 30ff 	mov.w	r0, #4294967295
 800daae:	bd38      	pop	{r3, r4, r5, pc}
 800dab0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800dab2:	b112      	cbz	r2, 800daba <_raise_r+0x1e>
 800dab4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800dab8:	b94b      	cbnz	r3, 800dace <_raise_r+0x32>
 800daba:	4628      	mov	r0, r5
 800dabc:	f000 f830 	bl	800db20 <_getpid_r>
 800dac0:	4622      	mov	r2, r4
 800dac2:	4601      	mov	r1, r0
 800dac4:	4628      	mov	r0, r5
 800dac6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800daca:	f000 b817 	b.w	800dafc <_kill_r>
 800dace:	2b01      	cmp	r3, #1
 800dad0:	d00a      	beq.n	800dae8 <_raise_r+0x4c>
 800dad2:	1c59      	adds	r1, r3, #1
 800dad4:	d103      	bne.n	800dade <_raise_r+0x42>
 800dad6:	2316      	movs	r3, #22
 800dad8:	6003      	str	r3, [r0, #0]
 800dada:	2001      	movs	r0, #1
 800dadc:	e7e7      	b.n	800daae <_raise_r+0x12>
 800dade:	2100      	movs	r1, #0
 800dae0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800dae4:	4620      	mov	r0, r4
 800dae6:	4798      	blx	r3
 800dae8:	2000      	movs	r0, #0
 800daea:	e7e0      	b.n	800daae <_raise_r+0x12>

0800daec <raise>:
 800daec:	4b02      	ldr	r3, [pc, #8]	@ (800daf8 <raise+0xc>)
 800daee:	4601      	mov	r1, r0
 800daf0:	6818      	ldr	r0, [r3, #0]
 800daf2:	f7ff bfd3 	b.w	800da9c <_raise_r>
 800daf6:	bf00      	nop
 800daf8:	20000184 	.word	0x20000184

0800dafc <_kill_r>:
 800dafc:	b538      	push	{r3, r4, r5, lr}
 800dafe:	4d07      	ldr	r5, [pc, #28]	@ (800db1c <_kill_r+0x20>)
 800db00:	2300      	movs	r3, #0
 800db02:	4604      	mov	r4, r0
 800db04:	4608      	mov	r0, r1
 800db06:	4611      	mov	r1, r2
 800db08:	602b      	str	r3, [r5, #0]
 800db0a:	f7f3 ff85 	bl	8001a18 <_kill>
 800db0e:	1c43      	adds	r3, r0, #1
 800db10:	d102      	bne.n	800db18 <_kill_r+0x1c>
 800db12:	682b      	ldr	r3, [r5, #0]
 800db14:	b103      	cbz	r3, 800db18 <_kill_r+0x1c>
 800db16:	6023      	str	r3, [r4, #0]
 800db18:	bd38      	pop	{r3, r4, r5, pc}
 800db1a:	bf00      	nop
 800db1c:	200009b8 	.word	0x200009b8

0800db20 <_getpid_r>:
 800db20:	f7f3 bf72 	b.w	8001a08 <_getpid>

0800db24 <__swhatbuf_r>:
 800db24:	b570      	push	{r4, r5, r6, lr}
 800db26:	460c      	mov	r4, r1
 800db28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800db2c:	2900      	cmp	r1, #0
 800db2e:	b096      	sub	sp, #88	@ 0x58
 800db30:	4615      	mov	r5, r2
 800db32:	461e      	mov	r6, r3
 800db34:	da0d      	bge.n	800db52 <__swhatbuf_r+0x2e>
 800db36:	89a3      	ldrh	r3, [r4, #12]
 800db38:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800db3c:	f04f 0100 	mov.w	r1, #0
 800db40:	bf14      	ite	ne
 800db42:	2340      	movne	r3, #64	@ 0x40
 800db44:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800db48:	2000      	movs	r0, #0
 800db4a:	6031      	str	r1, [r6, #0]
 800db4c:	602b      	str	r3, [r5, #0]
 800db4e:	b016      	add	sp, #88	@ 0x58
 800db50:	bd70      	pop	{r4, r5, r6, pc}
 800db52:	466a      	mov	r2, sp
 800db54:	f000 f848 	bl	800dbe8 <_fstat_r>
 800db58:	2800      	cmp	r0, #0
 800db5a:	dbec      	blt.n	800db36 <__swhatbuf_r+0x12>
 800db5c:	9901      	ldr	r1, [sp, #4]
 800db5e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800db62:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800db66:	4259      	negs	r1, r3
 800db68:	4159      	adcs	r1, r3
 800db6a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800db6e:	e7eb      	b.n	800db48 <__swhatbuf_r+0x24>

0800db70 <__smakebuf_r>:
 800db70:	898b      	ldrh	r3, [r1, #12]
 800db72:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800db74:	079d      	lsls	r5, r3, #30
 800db76:	4606      	mov	r6, r0
 800db78:	460c      	mov	r4, r1
 800db7a:	d507      	bpl.n	800db8c <__smakebuf_r+0x1c>
 800db7c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800db80:	6023      	str	r3, [r4, #0]
 800db82:	6123      	str	r3, [r4, #16]
 800db84:	2301      	movs	r3, #1
 800db86:	6163      	str	r3, [r4, #20]
 800db88:	b003      	add	sp, #12
 800db8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800db8c:	ab01      	add	r3, sp, #4
 800db8e:	466a      	mov	r2, sp
 800db90:	f7ff ffc8 	bl	800db24 <__swhatbuf_r>
 800db94:	9f00      	ldr	r7, [sp, #0]
 800db96:	4605      	mov	r5, r0
 800db98:	4639      	mov	r1, r7
 800db9a:	4630      	mov	r0, r6
 800db9c:	f7fe fd9e 	bl	800c6dc <_malloc_r>
 800dba0:	b948      	cbnz	r0, 800dbb6 <__smakebuf_r+0x46>
 800dba2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dba6:	059a      	lsls	r2, r3, #22
 800dba8:	d4ee      	bmi.n	800db88 <__smakebuf_r+0x18>
 800dbaa:	f023 0303 	bic.w	r3, r3, #3
 800dbae:	f043 0302 	orr.w	r3, r3, #2
 800dbb2:	81a3      	strh	r3, [r4, #12]
 800dbb4:	e7e2      	b.n	800db7c <__smakebuf_r+0xc>
 800dbb6:	89a3      	ldrh	r3, [r4, #12]
 800dbb8:	6020      	str	r0, [r4, #0]
 800dbba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dbbe:	81a3      	strh	r3, [r4, #12]
 800dbc0:	9b01      	ldr	r3, [sp, #4]
 800dbc2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800dbc6:	b15b      	cbz	r3, 800dbe0 <__smakebuf_r+0x70>
 800dbc8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800dbcc:	4630      	mov	r0, r6
 800dbce:	f000 f81d 	bl	800dc0c <_isatty_r>
 800dbd2:	b128      	cbz	r0, 800dbe0 <__smakebuf_r+0x70>
 800dbd4:	89a3      	ldrh	r3, [r4, #12]
 800dbd6:	f023 0303 	bic.w	r3, r3, #3
 800dbda:	f043 0301 	orr.w	r3, r3, #1
 800dbde:	81a3      	strh	r3, [r4, #12]
 800dbe0:	89a3      	ldrh	r3, [r4, #12]
 800dbe2:	431d      	orrs	r5, r3
 800dbe4:	81a5      	strh	r5, [r4, #12]
 800dbe6:	e7cf      	b.n	800db88 <__smakebuf_r+0x18>

0800dbe8 <_fstat_r>:
 800dbe8:	b538      	push	{r3, r4, r5, lr}
 800dbea:	4d07      	ldr	r5, [pc, #28]	@ (800dc08 <_fstat_r+0x20>)
 800dbec:	2300      	movs	r3, #0
 800dbee:	4604      	mov	r4, r0
 800dbf0:	4608      	mov	r0, r1
 800dbf2:	4611      	mov	r1, r2
 800dbf4:	602b      	str	r3, [r5, #0]
 800dbf6:	f7f3 ff6f 	bl	8001ad8 <_fstat>
 800dbfa:	1c43      	adds	r3, r0, #1
 800dbfc:	d102      	bne.n	800dc04 <_fstat_r+0x1c>
 800dbfe:	682b      	ldr	r3, [r5, #0]
 800dc00:	b103      	cbz	r3, 800dc04 <_fstat_r+0x1c>
 800dc02:	6023      	str	r3, [r4, #0]
 800dc04:	bd38      	pop	{r3, r4, r5, pc}
 800dc06:	bf00      	nop
 800dc08:	200009b8 	.word	0x200009b8

0800dc0c <_isatty_r>:
 800dc0c:	b538      	push	{r3, r4, r5, lr}
 800dc0e:	4d06      	ldr	r5, [pc, #24]	@ (800dc28 <_isatty_r+0x1c>)
 800dc10:	2300      	movs	r3, #0
 800dc12:	4604      	mov	r4, r0
 800dc14:	4608      	mov	r0, r1
 800dc16:	602b      	str	r3, [r5, #0]
 800dc18:	f7f3 ff6e 	bl	8001af8 <_isatty>
 800dc1c:	1c43      	adds	r3, r0, #1
 800dc1e:	d102      	bne.n	800dc26 <_isatty_r+0x1a>
 800dc20:	682b      	ldr	r3, [r5, #0]
 800dc22:	b103      	cbz	r3, 800dc26 <_isatty_r+0x1a>
 800dc24:	6023      	str	r3, [r4, #0]
 800dc26:	bd38      	pop	{r3, r4, r5, pc}
 800dc28:	200009b8 	.word	0x200009b8

0800dc2c <_init>:
 800dc2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dc2e:	bf00      	nop
 800dc30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dc32:	bc08      	pop	{r3}
 800dc34:	469e      	mov	lr, r3
 800dc36:	4770      	bx	lr

0800dc38 <_fini>:
 800dc38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dc3a:	bf00      	nop
 800dc3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dc3e:	bc08      	pop	{r3}
 800dc40:	469e      	mov	lr, r3
 800dc42:	4770      	bx	lr
