// Seed: 3225363667
module module_0 (
    input tri id_0
);
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1,
    input uwire id_2,
    input wor id_3,
    input tri0 id_4,
    output wor id_5,
    input uwire id_6,
    inout tri1 id_7,
    output uwire id_8,
    input tri0 id_9,
    output tri1 id_10,
    input tri0 id_11,
    output uwire id_12,
    input wire id_13,
    input tri0 id_14,
    input uwire id_15,
    input tri0 id_16
    , id_26,
    input wor id_17,
    input supply0 id_18,
    output wand id_19,
    input tri0 id_20,
    input wor id_21,
    input tri0 id_22,
    input uwire id_23,
    output tri id_24
);
  assign id_10 = id_23;
  assign id_7  = 1;
  assign id_26 = id_0;
  module_0(
      id_2
  );
  wire id_27;
  wire id_28, id_29, id_30;
  wire id_31, id_32;
  and (
      id_5,
      id_22,
      id_14,
      id_0,
      id_17,
      id_4,
      id_21,
      id_6,
      id_13,
      id_1,
      id_3,
      id_16,
      id_26,
      id_11,
      id_18,
      id_9,
      id_15,
      id_7,
      id_23,
      id_20
  );
endmodule
