`include "pyc_add.sv"
`include "pyc_mux.sv"
`include "pyc_and.sv"
`include "pyc_or.sv"
`include "pyc_xor.sv"
`include "pyc_not.sv"
`include "pyc_reg.sv"
`include "pyc_fifo.sv"

`include "pyc_byte_mem.sv"

// Generated by pyc-compile (pyCircuit)
// Module: MulticlockRegs

module MulticlockRegs (
  input logic clk_a,
  input logic rst_a,
  input logic clk_b,
  input logic rst_b,
  output logic [7:0] a_count,
  output logic [7:0] b_count
);

logic [7:0] pyc_constant_1; // op=pyc.constant
logic [7:0] pyc_constant_2; // op=pyc.constant
logic pyc_constant_3; // op=pyc.constant
logic [7:0] pyc_comb_4; // op=pyc.comb
logic [7:0] pyc_comb_5; // op=pyc.comb
logic pyc_comb_6; // op=pyc.comb
logic [7:0] a__next; // pyc.name="a__next"
logic [7:0] pyc_reg_7; // op=pyc.reg
logic [7:0] a; // pyc.name="a"
logic [7:0] a__multiclock_regs__L12; // pyc.name="a__multiclock_regs__L12"
logic [7:0] pyc_add_8; // op=pyc.add
logic [7:0] pyc_comb_9; // op=pyc.comb
logic [7:0] pyc_comb_10; // op=pyc.comb
logic [7:0] b__next; // pyc.name="b__next"
logic [7:0] pyc_reg_11; // op=pyc.reg
logic [7:0] b; // pyc.name="b"
logic [7:0] b__multiclock_regs__L16; // pyc.name="b__multiclock_regs__L16"
logic [7:0] pyc_add_12; // op=pyc.add
logic [7:0] pyc_comb_13; // op=pyc.comb
logic [7:0] pyc_comb_14; // op=pyc.comb

assign pyc_constant_1 = 8'd1;
assign pyc_constant_2 = 8'd0;
assign pyc_constant_3 = 1'd1;
assign pyc_comb_4 = pyc_constant_1;
assign pyc_comb_5 = pyc_constant_2;
assign pyc_comb_6 = pyc_constant_3;
pyc_reg #(.WIDTH(8)) pyc_reg_7_inst (
  .clk(clk_a),
  .rst(rst_a),
  .en(pyc_comb_6),
  .d(a__next),
  .init(pyc_comb_5),
  .q(pyc_reg_7)
);
assign a = pyc_reg_7;
assign a__multiclock_regs__L12 = a;
assign pyc_add_8 = (a__multiclock_regs__L12 + pyc_comb_4);
assign pyc_comb_9 = a__multiclock_regs__L12;
assign pyc_comb_10 = pyc_add_8;
assign a__next = pyc_comb_10;
pyc_reg #(.WIDTH(8)) pyc_reg_11_inst (
  .clk(clk_b),
  .rst(rst_b),
  .en(pyc_comb_6),
  .d(b__next),
  .init(pyc_comb_5),
  .q(pyc_reg_11)
);
assign b = pyc_reg_11;
assign b__multiclock_regs__L16 = b;
assign pyc_add_12 = (b__multiclock_regs__L16 + pyc_comb_4);
assign pyc_comb_13 = b__multiclock_regs__L16;
assign pyc_comb_14 = pyc_add_12;
assign b__next = pyc_comb_14;
assign a_count = pyc_comb_9;
assign b_count = pyc_comb_13;

endmodule

