//
// Copyright (c) 2015 University of Cambridge
// All rights reserved.
//
//
//  File:
//        input_drr_arbiter_regs_defines.txt
//
//  Description:
//        This file is automatically generated with header defines for the software
//
// This software was developed by
// Stanford University and the University of Cambridge Computer Laboratory
// under National Science Foundation under Grant No. CNS-0855268,
// the University of Cambridge Computer Laboratory under EPSRC INTERNET Project EP/H040536/1 and
// by the University of Cambridge Computer Laboratory under DARPA/AFRL contract FA8750-11-C-0249 ("MRC2"), 
// as part of the DARPA MRC research programme.
//
// @NETFPGA_LICENSE_HEADER_START@
//
// Licensed to NetFPGA C.I.C. (NetFPGA) under one or more contributor
// license agreements.  See the NOTICE file distributed with this work for
// additional information regarding copyright ownership.  NetFPGA licenses this
// file to you under the NetFPGA Hardware-Software License, Version 1.0 (the
// "License"); you may not use this file except in compliance with the
// License.  You may obtain a copy of the License at:
//
//   http://www.netfpga-cic.org
//
// Unless required by applicable law or agreed to in writing, Work distributed
// under the License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
// CONDITIONS OF ANY KIND, either express or implied.  See the License for the
// specific language governing permissions and limitations under the License.
//
// @NETFPGA_LICENSE_HEADER_END@
//

#define SUME INPUT_DRR_ARBITER ID OFFSET 0x0
#define SUME INPUT_DRR_ARBITER ID DEFAULT 0x0000DA01
#define SUME INPUT_DRR_ARBITER ID WIDTH 32
#define SUME INPUT_DRR_ARBITER VERSION OFFSET 0x4
#define SUME INPUT_DRR_ARBITER VERSION DEFAULT 0x1
#define SUME INPUT_DRR_ARBITER VERSION WIDTH 32
#define SUME INPUT_DRR_ARBITER RESET OFFSET 0x8
#define SUME INPUT_DRR_ARBITER RESET DEFAULT 0x0
#define SUME INPUT_DRR_ARBITER RESET WIDTH 16
#define SUME INPUT_DRR_ARBITER FLIP OFFSET 0xC
#define SUME INPUT_DRR_ARBITER FLIP DEFAULT 0x0
#define SUME INPUT_DRR_ARBITER FLIP WIDTH 32
#define SUME INPUT_DRR_ARBITER DEBUG OFFSET 0x10
#define SUME INPUT_DRR_ARBITER DEBUG DEFAULT 0x0
#define SUME INPUT_DRR_ARBITER DEBUG WIDTH 32
#define SUME INPUT_DRR_ARBITER PKTIN OFFSET 0x14
#define SUME INPUT_DRR_ARBITER PKTIN DEFAULT 0x0
#define SUME INPUT_DRR_ARBITER PKTIN WIDTH 32
#define SUME INPUT_DRR_ARBITER PKTOUT OFFSET 0x18
#define SUME INPUT_DRR_ARBITER PKTOUT DEFAULT 0x0
#define SUME INPUT_DRR_ARBITER PKTOUT WIDTH 32
