# OR 2:1 Gate

![or2 synthesis](./synthesis.png "OR 2:1 Synthesis")

## Definition
The OR 2:1 gate is a basic digital logic gate that implements logical disjunction (âˆ¨) from mathematical logic. 

### Truth Table
|x0 | x1 |z0 = f(x0,x1)|
|:---:|:---:|:---:|
|0| 0| 0|
|0| 1| 1|
|1| 0| 1|
|1| 1| 1|

## Test Bench
![or2 tb](./or2_tb.png "OR2 Test Bench")
