--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

G:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 10 -n
3 -fastpaths -xml microblaze_top.twx microblaze_top.ncd -o microblaze_top.twr
microblaze_top.pcf -ucf microblaze.ucf

Design file:              microblaze_top.ncd
Physical constraint file: microblaze_top.pcf
Device,package,speed:     xc4vsx55,ff1148,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.666ns.
--------------------------------------------------------------------------------

Paths for end point microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rsti (SLICE_X36Y129.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     16.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2 (FF)
  Destination:          microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rsti (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.900ns (Levels of Logic = 0)
  Clock Path Skew:      -1.417ns (0.119 - 1.536)
  Source Clock:         fpga_0_clk_1_sys_clk_pin_IBUFG rising at 0.000ns
  Destination Clock:    fpga_0_clk_1_sys_clk_pin_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2 to microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rsti
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y139.YQ     Tcko                  0.360   microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<2>
                                                       microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2
    SLICE_X36Y129.BY     net (fanout=1)        1.260   microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<2>
    SLICE_X36Y129.CLK    Tdick                 0.280   microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rsti
                                                       microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rsti
    -------------------------------------------------  ---------------------------
    Total                                      1.900ns (0.640ns logic, 1.260ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------

Paths for end point microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2 (SLICE_X28Y139.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     18.529ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1 (FF)
  Destination:          microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.389ns (Levels of Logic = 0)
  Clock Path Skew:      -0.082ns (0.867 - 0.949)
  Source Clock:         fpga_0_clk_1_sys_clk_pin_IBUFG rising at 0.000ns
  Destination Clock:    fpga_0_clk_1_sys_clk_pin_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1 to microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y145.XQ     Tcko                  0.340   microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<1>
                                                       microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1
    SLICE_X28Y139.BY     net (fanout=1)        0.769   microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<1>
    SLICE_X28Y139.CLK    Tdick                 0.280   microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<2>
                                                       microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2
    -------------------------------------------------  ---------------------------
    Total                                      1.389ns (0.620ns logic, 0.769ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------

Paths for end point microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1 (SLICE_X29Y145.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0 (FF)
  Destination:          microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      0.936ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_0_clk_1_sys_clk_pin_IBUFG rising at 0.000ns
  Destination Clock:    fpga_0_clk_1_sys_clk_pin_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0 to microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y145.YQ     Tcko                  0.340   microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<1>
                                                       microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0
    SLICE_X29Y145.BX     net (fanout=1)        0.315   microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<0>
    SLICE_X29Y145.CLK    Tdick                 0.281   microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<1>
                                                       microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1
    -------------------------------------------------  ---------------------------
    Total                                      0.936ns (0.621ns logic, 0.315ns route)
                                                       (66.3% logic, 33.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1 (SLICE_X29Y145.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0 (FF)
  Destination:          microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.523ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_0_clk_1_sys_clk_pin_IBUFG rising at 20.000ns
  Destination Clock:    fpga_0_clk_1_sys_clk_pin_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0 to microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y145.YQ     Tcko                  0.313   microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<1>
                                                       microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0
    SLICE_X29Y145.BX     net (fanout=1)        0.289   microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<0>
    SLICE_X29Y145.CLK    Tckdi       (-Th)     0.079   microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<1>
                                                       microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1
    -------------------------------------------------  ---------------------------
    Total                                      0.523ns (0.234ns logic, 0.289ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Paths for end point microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2 (SLICE_X28Y139.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.871ns (requirement - (clock path skew + uncertainty - data path))
  Source:               microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1 (FF)
  Destination:          microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.939ns (Levels of Logic = 0)
  Clock Path Skew:      0.068ns (0.942 - 0.874)
  Source Clock:         fpga_0_clk_1_sys_clk_pin_IBUFG rising at 20.000ns
  Destination Clock:    fpga_0_clk_1_sys_clk_pin_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1 to microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y145.XQ     Tcko                  0.313   microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<1>
                                                       microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1
    SLICE_X28Y139.BY     net (fanout=1)        0.707   microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<1>
    SLICE_X28Y139.CLK    Tckdi       (-Th)     0.081   microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<2>
                                                       microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2
    -------------------------------------------------  ---------------------------
    Total                                      0.939ns (0.232ns logic, 0.707ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------

Paths for end point microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rsti (SLICE_X36Y129.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.693ns (requirement - (clock path skew + uncertainty - data path))
  Source:               microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2 (FF)
  Destination:          microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rsti (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.409ns (Levels of Logic = 0)
  Clock Path Skew:      -1.284ns (0.129 - 1.413)
  Source Clock:         fpga_0_clk_1_sys_clk_pin_IBUFG rising at 20.000ns
  Destination Clock:    fpga_0_clk_1_sys_clk_pin_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2 to microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rsti
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y139.YQ     Tcko                  0.331   microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<2>
                                                       microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2
    SLICE_X36Y129.BY     net (fanout=1)        1.159   microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<2>
    SLICE_X36Y129.CLK    Tckdi       (-Th)     0.081   microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rsti
                                                       microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rsti
    -------------------------------------------------  ---------------------------
    Total                                      1.409ns (0.250ns logic, 1.159ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 11.251ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/CLKIN
  Logical resource: microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: fpga_0_clk_1_sys_clk_pin_IBUFG
--------------------------------------------------------------------------------
Slack: 11.251ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpco)
  Physical resource: microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/CLK0
  Logical resource: microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/CLK0
  Location pin: DCM_ADV_X0Y0.CLK0
  Clock network: microblaze_i/clock_generator_0/clock_generator_0/SIG_DCM0_CLK0
--------------------------------------------------------------------------------
Slack: 13.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 6.666ns (150.015MHz) (Tdcmpc)
  Physical resource: microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/CLKIN
  Logical resource: microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: fpga_0_clk_1_sys_clk_pin_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0_0 = PERIOD    
     TIMEGRP         
"microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0_0"         
TS_sys_clk_pin HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 353001 paths analyzed, 10500 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.938ns.
--------------------------------------------------------------------------------

Paths for end point microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_0 (SLICE_X12Y138.G1), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_i/plb_dac_0/plb_dac_0/SOFT_RESET_I/RESET_FLOPS[3].RST_FLOPS (FF)
  Destination:          microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.593ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         microblaze_i/clk_50_0000MHz rising at 0.000ns
  Destination Clock:    microblaze_i/clk_50_0000MHz falling at 10.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: microblaze_i/plb_dac_0/plb_dac_0/SOFT_RESET_I/RESET_FLOPS[3].RST_FLOPS to microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y158.XQ     Tcko                  0.360   microblaze_i/plb_dac_0/plb_dac_0/SOFT_RESET_I/flop_q_chain<4>
                                                       microblaze_i/plb_dac_0/plb_dac_0/SOFT_RESET_I/RESET_FLOPS[3].RST_FLOPS
    SLICE_X14Y128.G1     net (fanout=3)        1.759   microblaze_i/plb_dac_0/plb_dac_0/SOFT_RESET_I/flop_q_chain<4>
    SLICE_X14Y128.Y      Tilo                  0.195   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg<4>
                                                       microblaze_i/plb_dac_0/plb_dac_0/SOFT_RESET_I/Reset2IP_Reset1
    SLICE_X12Y138.G1     net (fanout=5)        1.017   microblaze_i/plb_dac_0/plb_dac_0/rst_Bus2IP_Reset
    SLICE_X12Y138.CLK    Tgck                  0.262   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg<1>
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_0_rstpot
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      3.593ns (0.817ns logic, 2.776ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_i/mb_plb/mb_plb/GEN_SPLB_RST[3].I_SPLB_RST (FF)
  Destination:          microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.396ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         microblaze_i/clk_50_0000MHz rising at 0.000ns
  Destination Clock:    microblaze_i/clk_50_0000MHz falling at 10.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: microblaze_i/mb_plb/mb_plb/GEN_SPLB_RST[3].I_SPLB_RST to microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y141.YQ     Tcko                  0.340   microblaze_i/mb_plb_SPLB_Rst<3>
                                                       microblaze_i/mb_plb/mb_plb/GEN_SPLB_RST[3].I_SPLB_RST
    SLICE_X14Y128.G4     net (fanout=50)       1.582   microblaze_i/mb_plb_SPLB_Rst<3>
    SLICE_X14Y128.Y      Tilo                  0.195   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg<4>
                                                       microblaze_i/plb_dac_0/plb_dac_0/SOFT_RESET_I/Reset2IP_Reset1
    SLICE_X12Y138.G1     net (fanout=5)        1.017   microblaze_i/plb_dac_0/plb_dac_0/rst_Bus2IP_Reset
    SLICE_X12Y138.CLK    Tgck                  0.262   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg<1>
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_0_rstpot
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      3.396ns (0.797ns logic, 2.599ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Paths for end point microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_1 (SLICE_X12Y138.F1), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_i/plb_dac_0/plb_dac_0/SOFT_RESET_I/RESET_FLOPS[3].RST_FLOPS (FF)
  Destination:          microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.592ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         microblaze_i/clk_50_0000MHz rising at 0.000ns
  Destination Clock:    microblaze_i/clk_50_0000MHz falling at 10.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: microblaze_i/plb_dac_0/plb_dac_0/SOFT_RESET_I/RESET_FLOPS[3].RST_FLOPS to microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y158.XQ     Tcko                  0.360   microblaze_i/plb_dac_0/plb_dac_0/SOFT_RESET_I/flop_q_chain<4>
                                                       microblaze_i/plb_dac_0/plb_dac_0/SOFT_RESET_I/RESET_FLOPS[3].RST_FLOPS
    SLICE_X14Y128.G1     net (fanout=3)        1.759   microblaze_i/plb_dac_0/plb_dac_0/SOFT_RESET_I/flop_q_chain<4>
    SLICE_X14Y128.Y      Tilo                  0.195   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg<4>
                                                       microblaze_i/plb_dac_0/plb_dac_0/SOFT_RESET_I/Reset2IP_Reset1
    SLICE_X12Y138.F1     net (fanout=5)        1.014   microblaze_i/plb_dac_0/plb_dac_0/rst_Bus2IP_Reset
    SLICE_X12Y138.CLK    Tfck                  0.264   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg<1>
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_1_rstpot
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      3.592ns (0.819ns logic, 2.773ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.545ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_i/mb_plb/mb_plb/GEN_SPLB_RST[3].I_SPLB_RST (FF)
  Destination:          microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.395ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         microblaze_i/clk_50_0000MHz rising at 0.000ns
  Destination Clock:    microblaze_i/clk_50_0000MHz falling at 10.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: microblaze_i/mb_plb/mb_plb/GEN_SPLB_RST[3].I_SPLB_RST to microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y141.YQ     Tcko                  0.340   microblaze_i/mb_plb_SPLB_Rst<3>
                                                       microblaze_i/mb_plb/mb_plb/GEN_SPLB_RST[3].I_SPLB_RST
    SLICE_X14Y128.G4     net (fanout=50)       1.582   microblaze_i/mb_plb_SPLB_Rst<3>
    SLICE_X14Y128.Y      Tilo                  0.195   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg<4>
                                                       microblaze_i/plb_dac_0/plb_dac_0/SOFT_RESET_I/Reset2IP_Reset1
    SLICE_X12Y138.F1     net (fanout=5)        1.014   microblaze_i/plb_dac_0/plb_dac_0/rst_Bus2IP_Reset
    SLICE_X12Y138.CLK    Tfck                  0.264   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg<1>
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_1_rstpot
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      3.395ns (0.799ns logic, 2.596ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Paths for end point microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_8 (SLICE_X12Y152.G3), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_i/plb_dac_0/plb_dac_0/SOFT_RESET_I/RESET_FLOPS[3].RST_FLOPS (FF)
  Destination:          microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.549ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         microblaze_i/clk_50_0000MHz rising at 0.000ns
  Destination Clock:    microblaze_i/clk_50_0000MHz falling at 10.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: microblaze_i/plb_dac_0/plb_dac_0/SOFT_RESET_I/RESET_FLOPS[3].RST_FLOPS to microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y158.XQ     Tcko                  0.360   microblaze_i/plb_dac_0/plb_dac_0/SOFT_RESET_I/flop_q_chain<4>
                                                       microblaze_i/plb_dac_0/plb_dac_0/SOFT_RESET_I/RESET_FLOPS[3].RST_FLOPS
    SLICE_X15Y128.G1     net (fanout=3)        1.756   microblaze_i/plb_dac_0/plb_dac_0/SOFT_RESET_I/flop_q_chain<4>
    SLICE_X15Y128.Y      Tilo                  0.194   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg<5>
                                                       microblaze_i/plb_dac_0/plb_dac_0/SOFT_RESET_I/Reset2IP_Reset1_1
    SLICE_X12Y152.G3     net (fanout=38)       0.977   microblaze_i/plb_dac_0/plb_dac_0/SOFT_RESET_I/Reset2IP_Reset1
    SLICE_X12Y152.CLK    Tgck                  0.262   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg<9>
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_8_rstpot
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_8
    -------------------------------------------------  ---------------------------
    Total                                      3.549ns (0.816ns logic, 2.733ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_i/mb_plb/mb_plb/GEN_SPLB_RST[3].I_SPLB_RST (FF)
  Destination:          microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.342ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         microblaze_i/clk_50_0000MHz rising at 0.000ns
  Destination Clock:    microblaze_i/clk_50_0000MHz falling at 10.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: microblaze_i/mb_plb/mb_plb/GEN_SPLB_RST[3].I_SPLB_RST to microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y141.YQ     Tcko                  0.340   microblaze_i/mb_plb_SPLB_Rst<3>
                                                       microblaze_i/mb_plb/mb_plb/GEN_SPLB_RST[3].I_SPLB_RST
    SLICE_X15Y128.G4     net (fanout=50)       1.569   microblaze_i/mb_plb_SPLB_Rst<3>
    SLICE_X15Y128.Y      Tilo                  0.194   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg<5>
                                                       microblaze_i/plb_dac_0/plb_dac_0/SOFT_RESET_I/Reset2IP_Reset1_1
    SLICE_X12Y152.G3     net (fanout=38)       0.977   microblaze_i/plb_dac_0/plb_dac_0/SOFT_RESET_I/Reset2IP_Reset1
    SLICE_X12Y152.CLK    Tgck                  0.262   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg<9>
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_8_rstpot
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_8
    -------------------------------------------------  ---------------------------
    Total                                      3.342ns (0.796ns logic, 2.546ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0_0 = PERIOD
        TIMEGRP
        "microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0_0"
        TS_sys_clk_pin HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec_2 (SLICE_X54Y32.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.490ns (requirement - (clock path skew + uncertainty - data path))
  Source:               microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec_0 (FF)
  Destination:          microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.490ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         microblaze_i/clk_50_0000MHz rising at 20.000ns
  Destination Clock:    microblaze_i/clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec_0 to microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y32.YQ      Tcko                  0.313   microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec<0>
                                                       microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec_0
    SLICE_X54Y32.G4      net (fanout=1)        0.320   microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec<0>
    SLICE_X54Y32.CLK     Tckg        (-Th)     0.143   microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec<2>
                                                       microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec_2_and00001
                                                       microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec_2
    -------------------------------------------------  ---------------------------
    Total                                      0.490ns (0.170ns logic, 0.320ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------

Paths for end point microblaze_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_0 (SLICE_X22Y203.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.490ns (requirement - (clock path skew + uncertainty - data path))
  Source:               microblaze_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/previous_rx (FF)
  Destination:          microblaze_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.490ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         microblaze_i/clk_50_0000MHz rising at 20.000ns
  Destination Clock:    microblaze_i/clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: microblaze_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/previous_rx to microblaze_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y202.YQ     Tcko                  0.313   microblaze_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/previous_rx
                                                       microblaze_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/previous_rx
    SLICE_X22Y203.G4     net (fanout=1)        0.320   microblaze_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/previous_rx
    SLICE_X22Y203.CLK    Tckg        (-Th)     0.143   microblaze_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected<0>
                                                       microblaze_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_0_and00001
                                                       microblaze_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_0
    -------------------------------------------------  ---------------------------
    Total                                      0.490ns (0.170ns logic, 0.320ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------

Paths for end point microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_30 (SLICE_X34Y75.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.490ns (requirement - (clock path skew + uncertainty - data path))
  Source:               microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst (FF)
  Destination:          microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.490ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         microblaze_i/clk_50_0000MHz rising at 20.000ns
  Destination Clock:    microblaze_i/clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst to microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y75.YQ      Tcko                  0.313   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_exception_kind_i<31>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst
    SLICE_X34Y75.G4      net (fanout=1)        0.320   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_exception_kind_i<30>
    SLICE_X34Y75.CLK     Tckg        (-Th)     0.143   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i<31>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_exception_kind<30>1
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_30
    -------------------------------------------------  ---------------------------
    Total                                      0.490ns (0.170ns logic, 0.320ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0_0 = PERIOD
        TIMEGRP
        "microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0_0"
        TS_sys_clk_pin HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.500ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.500ns (400.000MHz) (Tdspper_BML)
  Physical resource: microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48.DSP48_I1/CLK
  Logical resource: microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48.DSP48_I1/CLK
  Location pin: DSP48_X1Y14.CLK
  Clock network: microblaze_i/clk_50_0000MHz
--------------------------------------------------------------------------------
Slack: 17.500ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.500ns (400.000MHz) (Tdspper_MPL)
  Physical resource: microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48.DSP48_I1/CLK
  Logical resource: microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48.DSP48_I1/CLK
  Location pin: DSP48_X1Y13.CLK
  Clock network: microblaze_i/clk_50_0000MHz
--------------------------------------------------------------------------------
Slack: 17.500ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: microblaze_i/lmb_bram/lmb_bram/ramb16_10/CLKA
  Logical resource: microblaze_i/lmb_bram/lmb_bram/ramb16_10/CLKA
  Location pin: RAMB16_X2Y7.CLKA
  Clock network: microblaze_i/clk_50_0000MHz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      6.666ns|     12.938ns|            0|            0|            3|       353001|
| TS_microblaze_i_clock_generato|     20.000ns|     12.938ns|          N/A|            0|            0|       353001|            0|
| r_0_clock_generator_0_SIG_DCM0|             |             |             |             |             |             |             |
| _CLK0_0                       |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fpga_0_clk_1_sys_clk_pin
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
fpga_0_clk_1_sys_clk_pin|   12.938|         |    3.653|         |
------------------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 353004 paths, 0 nets, and 15707 connections

Design statistics:
   Minimum period:  12.938ns{1}   (Maximum frequency:  77.292MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Aug 16 13:04:17 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 357 MB



