{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1538111093199 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538111093202 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 28 00:04:53 2018 " "Processing started: Fri Sep 28 00:04:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538111093202 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1538111093202 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc Lab4-CLA -c lab4_adders_toplevel " "Command: quartus_drc Lab4-CLA -c lab4_adders_toplevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1538111093202 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Assistant" 0 -1 1538111093710 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab4_adders_toplevel.sdc " "Synopsys Design Constraints File file not found: 'lab4_adders_toplevel.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1538111093780 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1538111093780 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Design Assistant" 0 -1 1538111093784 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1538111093784 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 1 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 1 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " Clk~inputclkctrl " "Node  \"Clk~inputclkctrl\"" {  } { { "lab4_adders_toplevel.sv" "" { Text "C:/Users/kuilin/Desktop/385/385_FPGA/Lab4-CLA/lab4_adders_toplevel.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kuilin/Desktop/385/385_FPGA/Lab4-CLA/" { { 0 { 0 ""} 0 550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1538111093814 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1538111093814 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " Clk~inputclkctrl " "Node  \"Clk~inputclkctrl\"" {  } { { "lab4_adders_toplevel.sv" "" { Text "C:/Users/kuilin/Desktop/385/385_FPGA/Lab4-CLA/lab4_adders_toplevel.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kuilin/Desktop/385/385_FPGA/Lab4-CLA/" { { 0 { 0 ""} 0 550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1538111093816 ""} { "Info" "IDRC_NODES_INFO" " CO~0 " "Node  \"CO~0\"" {  } { { "lab4_adders_toplevel.sv" "" { Text "C:/Users/kuilin/Desktop/385/385_FPGA/Lab4-CLA/lab4_adders_toplevel.sv" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kuilin/Desktop/385/385_FPGA/Lab4-CLA/" { { 0 { 0 ""} 0 352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1538111093816 ""} { "Info" "IDRC_NODES_INFO" " B\[13\]~1 " "Node  \"B\[13\]~1\"" {  } { { "lab4_adders_toplevel.sv" "" { Text "C:/Users/kuilin/Desktop/385/385_FPGA/Lab4-CLA/lab4_adders_toplevel.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kuilin/Desktop/385/385_FPGA/Lab4-CLA/" { { 0 { 0 ""} 0 424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1538111093816 ""} { "Info" "IDRC_NODES_INFO" " A\[13\]~0 " "Node  \"A\[13\]~0\"" {  } { { "lab4_adders_toplevel.sv" "" { Text "C:/Users/kuilin/Desktop/385/385_FPGA/Lab4-CLA/lab4_adders_toplevel.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kuilin/Desktop/385/385_FPGA/Lab4-CLA/" { { 0 { 0 ""} 0 425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1538111093816 ""} { "Info" "IDRC_NODES_INFO" " A\[5\] " "Node  \"A\[5\]\"" {  } { { "lab4_adders_toplevel.sv" "" { Text "C:/Users/kuilin/Desktop/385/385_FPGA/Lab4-CLA/lab4_adders_toplevel.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kuilin/Desktop/385/385_FPGA/Lab4-CLA/" { { 0 { 0 ""} 0 242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1538111093816 ""} { "Info" "IDRC_NODES_INFO" " A\[9\] " "Node  \"A\[9\]\"" {  } { { "lab4_adders_toplevel.sv" "" { Text "C:/Users/kuilin/Desktop/385/385_FPGA/Lab4-CLA/lab4_adders_toplevel.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kuilin/Desktop/385/385_FPGA/Lab4-CLA/" { { 0 { 0 ""} 0 246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1538111093816 ""} { "Info" "IDRC_NODES_INFO" " B\[9\] " "Node  \"B\[9\]\"" {  } { { "lab4_adders_toplevel.sv" "" { Text "C:/Users/kuilin/Desktop/385/385_FPGA/Lab4-CLA/lab4_adders_toplevel.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kuilin/Desktop/385/385_FPGA/Lab4-CLA/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1538111093816 ""} { "Info" "IDRC_NODES_INFO" " B\[5\] " "Node  \"B\[5\]\"" {  } { { "lab4_adders_toplevel.sv" "" { Text "C:/Users/kuilin/Desktop/385/385_FPGA/Lab4-CLA/lab4_adders_toplevel.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kuilin/Desktop/385/385_FPGA/Lab4-CLA/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1538111093816 ""} { "Info" "IDRC_NODES_INFO" " A\[6\] " "Node  \"A\[6\]\"" {  } { { "lab4_adders_toplevel.sv" "" { Text "C:/Users/kuilin/Desktop/385/385_FPGA/Lab4-CLA/lab4_adders_toplevel.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kuilin/Desktop/385/385_FPGA/Lab4-CLA/" { { 0 { 0 ""} 0 243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1538111093816 ""} { "Info" "IDRC_NODES_INFO" " A\[0\] " "Node  \"A\[0\]\"" {  } { { "lab4_adders_toplevel.sv" "" { Text "C:/Users/kuilin/Desktop/385/385_FPGA/Lab4-CLA/lab4_adders_toplevel.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kuilin/Desktop/385/385_FPGA/Lab4-CLA/" { { 0 { 0 ""} 0 237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1538111093816 ""} { "Info" "IDRC_NODES_INFO" " A\[10\] " "Node  \"A\[10\]\"" {  } { { "lab4_adders_toplevel.sv" "" { Text "C:/Users/kuilin/Desktop/385/385_FPGA/Lab4-CLA/lab4_adders_toplevel.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kuilin/Desktop/385/385_FPGA/Lab4-CLA/" { { 0 { 0 ""} 0 247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1538111093816 ""} { "Info" "IDRC_NODES_INFO" " B\[10\] " "Node  \"B\[10\]\"" {  } { { "lab4_adders_toplevel.sv" "" { Text "C:/Users/kuilin/Desktop/385/385_FPGA/Lab4-CLA/lab4_adders_toplevel.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kuilin/Desktop/385/385_FPGA/Lab4-CLA/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1538111093816 ""} { "Info" "IDRC_NODES_INFO" " B\[12\] " "Node  \"B\[12\]\"" {  } { { "lab4_adders_toplevel.sv" "" { Text "C:/Users/kuilin/Desktop/385/385_FPGA/Lab4-CLA/lab4_adders_toplevel.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kuilin/Desktop/385/385_FPGA/Lab4-CLA/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1538111093816 ""} { "Info" "IDRC_NODES_INFO" " B\[13\] " "Node  \"B\[13\]\"" {  } { { "lab4_adders_toplevel.sv" "" { Text "C:/Users/kuilin/Desktop/385/385_FPGA/Lab4-CLA/lab4_adders_toplevel.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kuilin/Desktop/385/385_FPGA/Lab4-CLA/" { { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1538111093816 ""} { "Info" "IDRC_NODES_INFO" " B\[1\] " "Node  \"B\[1\]\"" {  } { { "lab4_adders_toplevel.sv" "" { Text "C:/Users/kuilin/Desktop/385/385_FPGA/Lab4-CLA/lab4_adders_toplevel.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kuilin/Desktop/385/385_FPGA/Lab4-CLA/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1538111093816 ""} { "Info" "IDRC_NODES_INFO" " A\[2\] " "Node  \"A\[2\]\"" {  } { { "lab4_adders_toplevel.sv" "" { Text "C:/Users/kuilin/Desktop/385/385_FPGA/Lab4-CLA/lab4_adders_toplevel.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kuilin/Desktop/385/385_FPGA/Lab4-CLA/" { { 0 { 0 ""} 0 239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1538111093816 ""} { "Info" "IDRC_NODES_INFO" " B\[2\] " "Node  \"B\[2\]\"" {  } { { "lab4_adders_toplevel.sv" "" { Text "C:/Users/kuilin/Desktop/385/385_FPGA/Lab4-CLA/lab4_adders_toplevel.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kuilin/Desktop/385/385_FPGA/Lab4-CLA/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1538111093816 ""} { "Info" "IDRC_NODES_INFO" " B\[4\] " "Node  \"B\[4\]\"" {  } { { "lab4_adders_toplevel.sv" "" { Text "C:/Users/kuilin/Desktop/385/385_FPGA/Lab4-CLA/lab4_adders_toplevel.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kuilin/Desktop/385/385_FPGA/Lab4-CLA/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1538111093816 ""} { "Info" "IDRC_NODES_INFO" " A\[4\] " "Node  \"A\[4\]\"" {  } { { "lab4_adders_toplevel.sv" "" { Text "C:/Users/kuilin/Desktop/385/385_FPGA/Lab4-CLA/lab4_adders_toplevel.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kuilin/Desktop/385/385_FPGA/Lab4-CLA/" { { 0 { 0 ""} 0 241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1538111093816 ""} { "Info" "IDRC_NODES_INFO" " A\[13\] " "Node  \"A\[13\]\"" {  } { { "lab4_adders_toplevel.sv" "" { Text "C:/Users/kuilin/Desktop/385/385_FPGA/Lab4-CLA/lab4_adders_toplevel.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kuilin/Desktop/385/385_FPGA/Lab4-CLA/" { { 0 { 0 ""} 0 250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1538111093816 ""} { "Info" "IDRC_NODES_INFO" " B\[0\] " "Node  \"B\[0\]\"" {  } { { "lab4_adders_toplevel.sv" "" { Text "C:/Users/kuilin/Desktop/385/385_FPGA/Lab4-CLA/lab4_adders_toplevel.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kuilin/Desktop/385/385_FPGA/Lab4-CLA/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1538111093816 ""} { "Info" "IDRC_NODES_INFO" " B\[8\] " "Node  \"B\[8\]\"" {  } { { "lab4_adders_toplevel.sv" "" { Text "C:/Users/kuilin/Desktop/385/385_FPGA/Lab4-CLA/lab4_adders_toplevel.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kuilin/Desktop/385/385_FPGA/Lab4-CLA/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1538111093816 ""} { "Info" "IDRC_NODES_INFO" " A\[8\] " "Node  \"A\[8\]\"" {  } { { "lab4_adders_toplevel.sv" "" { Text "C:/Users/kuilin/Desktop/385/385_FPGA/Lab4-CLA/lab4_adders_toplevel.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kuilin/Desktop/385/385_FPGA/Lab4-CLA/" { { 0 { 0 ""} 0 245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1538111093816 ""} { "Info" "IDRC_NODES_INFO" " A\[1\] " "Node  \"A\[1\]\"" {  } { { "lab4_adders_toplevel.sv" "" { Text "C:/Users/kuilin/Desktop/385/385_FPGA/Lab4-CLA/lab4_adders_toplevel.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kuilin/Desktop/385/385_FPGA/Lab4-CLA/" { { 0 { 0 ""} 0 238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1538111093816 ""} { "Info" "IDRC_NODES_INFO" " A\[12\] " "Node  \"A\[12\]\"" {  } { { "lab4_adders_toplevel.sv" "" { Text "C:/Users/kuilin/Desktop/385/385_FPGA/Lab4-CLA/lab4_adders_toplevel.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kuilin/Desktop/385/385_FPGA/Lab4-CLA/" { { 0 { 0 ""} 0 249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1538111093816 ""} { "Info" "IDRC_NODES_INFO" " B\[6\] " "Node  \"B\[6\]\"" {  } { { "lab4_adders_toplevel.sv" "" { Text "C:/Users/kuilin/Desktop/385/385_FPGA/Lab4-CLA/lab4_adders_toplevel.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kuilin/Desktop/385/385_FPGA/Lab4-CLA/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1538111093816 ""} { "Info" "IDRC_NODES_INFO" " A\[7\] " "Node  \"A\[7\]\"" {  } { { "lab4_adders_toplevel.sv" "" { Text "C:/Users/kuilin/Desktop/385/385_FPGA/Lab4-CLA/lab4_adders_toplevel.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kuilin/Desktop/385/385_FPGA/Lab4-CLA/" { { 0 { 0 ""} 0 244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1538111093816 ""} { "Info" "IDRC_NODES_INFO" " B\[7\] " "Node  \"B\[7\]\"" {  } { { "lab4_adders_toplevel.sv" "" { Text "C:/Users/kuilin/Desktop/385/385_FPGA/Lab4-CLA/lab4_adders_toplevel.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kuilin/Desktop/385/385_FPGA/Lab4-CLA/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1538111093816 ""} { "Info" "IDRC_NODES_INFO" " A\[3\] " "Node  \"A\[3\]\"" {  } { { "lab4_adders_toplevel.sv" "" { Text "C:/Users/kuilin/Desktop/385/385_FPGA/Lab4-CLA/lab4_adders_toplevel.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kuilin/Desktop/385/385_FPGA/Lab4-CLA/" { { 0 { 0 ""} 0 240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1538111093816 ""} { "Info" "IDRC_NODES_INFO" " B\[14\] " "Node  \"B\[14\]\"" {  } { { "lab4_adders_toplevel.sv" "" { Text "C:/Users/kuilin/Desktop/385/385_FPGA/Lab4-CLA/lab4_adders_toplevel.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kuilin/Desktop/385/385_FPGA/Lab4-CLA/" { { 0 { 0 ""} 0 235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1538111093816 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1538111093816 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1538111093816 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "51 0 " "Design Assistant information: finished post-fitting analysis of current design -- generated 51 information messages and 0 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1538111093818 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 2 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "497 " "Peak virtual memory: 497 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538111093849 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 28 00:04:53 2018 " "Processing ended: Fri Sep 28 00:04:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538111093849 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538111093849 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538111093849 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1538111093849 ""}
