 
****************************************
Report : timing
        -path full_clock_expanded
        -delay max
        -input_pins
        -nets
        -max_paths 50
        -transition_time
        -capacitance
Design : cmsdk_mcu_system
Version: K-2015.06
Date   : Sun Mar 19 18:21:33 2023
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: ss_typical_max_1p62v_125c   Library: sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c
Wire Load Model Mode: Inactive.

  Startpoint: u_ahb_gpio_1/u_iop_gpio/reg_inttype_padded_reg_12_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_ahb_gpio_1/u_iop_gpio/clk_gate_reg_last_datain_reg_0/latch
            (gating element for clock FCLK)
  Path Group: FCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_ahb_gpio_1/u_iop_gpio/reg_inttype_padded_reg_12_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_ahb_gpio_1/u_iop_gpio/reg_inttype_padded_reg_12_/Q (SDFFRQ_X1_A7TULL)    0.272    0.725    2.725 f
  u_ahb_gpio_1/u_iop_gpio/reg_inttype_padded[12] (net)     4    0.020        0.000      2.725 f
  u_ahb_gpio_1/u_iop_gpio/U197/D (NOR4_X1_A7TULL)                  0.272     0.000 *    2.725 f
  u_ahb_gpio_1/u_iop_gpio/U197/Y (NOR4_X1_A7TULL)                  0.655     0.604      3.328 r
  u_ahb_gpio_1/u_iop_gpio/n20 (net)             1        0.009               0.000      3.328 r
  u_ahb_gpio_1/u_iop_gpio/U201/A (NAND4_X1_A7TULL)                 0.655     0.000 *    3.328 r
  u_ahb_gpio_1/u_iop_gpio/U201/Y (NAND4_X1_A7TULL)                 0.580     0.517      3.846 f
  u_ahb_gpio_1/u_iop_gpio/N304 (net)            1        0.010               0.000      3.846 f
  u_ahb_gpio_1/u_iop_gpio/clk_gate_reg_last_datain_reg_0/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_iop_gpio_002a_0000_0_0)    0.000    3.846 f
  u_ahb_gpio_1/u_iop_gpio/clk_gate_reg_last_datain_reg_0/EN (net)    0.010    0.000     3.846 f
  u_ahb_gpio_1/u_iop_gpio/clk_gate_reg_last_datain_reg_0/latch/E (TLATNTSCA_X8_A7TULL)    0.580    0.000 *    3.846 f
  data arrival time                                                                     3.846

  clock FCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_ahb_gpio_1/u_iop_gpio/clk_gate_reg_last_datain_reg_0/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.595     20.605
  data required time                                                                   20.605
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.605
  data arrival time                                                                    -3.846
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          16.760


  Startpoint: u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded_reg_0_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_ahb_gpio_0/u_iop_gpio/clk_gate_reg_last_datain_reg_0/latch
            (gating element for clock FCLK)
  Path Group: FCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded_reg_0_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded_reg_0_/Q (SDFFRQ_X1_A7TULL)    0.263    0.719    2.719 f
  u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded[0] (net)     4    0.019         0.000      2.719 f
  u_ahb_gpio_0/u_iop_gpio/U206/D (NOR4_X1_A7TULL)                  0.263     0.000 *    2.719 f
  u_ahb_gpio_0/u_iop_gpio/U206/Y (NOR4_X1_A7TULL)                  0.679     0.616      3.335 r
  u_ahb_gpio_0/u_iop_gpio/n24 (net)             1        0.010               0.000      3.335 r
  u_ahb_gpio_0/u_iop_gpio/U207/D (NAND4_X1_A7TULL)                 0.679     0.000 *    3.335 r
  u_ahb_gpio_0/u_iop_gpio/U207/Y (NAND4_X1_A7TULL)                 0.515     0.479      3.814 f
  u_ahb_gpio_0/u_iop_gpio/N295 (net)            1        0.008               0.000      3.814 f
  u_ahb_gpio_0/u_iop_gpio/clk_gate_reg_last_datain_reg_0/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_iop_gpio_0000_0000_0_0)    0.000    3.814 f
  u_ahb_gpio_0/u_iop_gpio/clk_gate_reg_last_datain_reg_0/EN (net)    0.008    0.000     3.814 f
  u_ahb_gpio_0/u_iop_gpio/clk_gate_reg_last_datain_reg_0/latch/E (TLATNTSCA_X8_A7TULL)    0.515    0.000 *    3.814 f
  data arrival time                                                                     3.814

  clock FCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_ahb_gpio_0/u_iop_gpio/clk_gate_reg_last_datain_reg_0/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.580     20.620
  data required time                                                                   20.620
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.620
  data arrival time                                                                    -3.814
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          16.806


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Dqcl85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg/Q (SDFFRQ_X1_A7TULL)    0.302    0.744    2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/Mb2l85[59] (net)     3    0.023    0.000     2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/U3000/A (INV_X1_A7TULL)    0.302    0.000 *    2.745 f
  u_cortexm0integration/u_cortexm0/u_logic/U3000/Y (INV_X1_A7TULL)    0.237    0.240    2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/n2085 (net)     3    0.012        0.000      2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/U3002/A1 (OAI211_X1_A7TULL)    0.237    0.000 *    2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/U3002/Y (OAI211_X1_A7TULL)    0.382    0.333    3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/n1842 (net)     1    0.005        0.000      3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/U3003/A1 (OAI211_X2_A7TULL)    0.382    0.000 *    3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/U3003/Y (OAI211_X2_A7TULL)    0.696    0.587    3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/n1991 (net)     3    0.023        0.000      3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/U3004/S0 (MX2_X1_A7TULL)    0.696    0.000 *    3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/U3004/Y (MX2_X1_A7TULL)    0.220    0.558    4.462 f
  u_cortexm0integration/u_cortexm0/u_logic/n1849 (net)     3    0.011        0.000      4.462 f
  u_cortexm0integration/u_cortexm0/u_logic/U3007/A1 (OAI21_X1_A7TULL)    0.220    0.000 *    4.463 f
  u_cortexm0integration/u_cortexm0/u_logic/U3007/Y (OAI21_X1_A7TULL)    0.297    0.287    4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/n1845 (net)     1    0.005        0.000      4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/U3008/B1 (OAI2BB2_X2_A7TULL)    0.297    0.000 *    4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/U3008/Y (OAI2BB2_X2_A7TULL)    0.142    0.183    4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/n1847 (net)     1    0.005        0.000      4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/U3009/A0 (AOI2B1_X1_A7TULL)    0.142    0.000 *    4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/U3009/Y (AOI2B1_X1_A7TULL)    1.064    0.721    5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/n5389 (net)     5    0.031        0.000      5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/U3010/S0 (MXI2_X1_A7TULL)    1.064    0.000 *    5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/U3010/Y (MXI2_X1_A7TULL)    0.482    0.409    6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/n1860 (net)     3    0.012        0.000      6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/U3013/A1 (OAI21_X1_A7TULL)    0.482    0.000 *    6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/U3013/Y (OAI21_X1_A7TULL)    0.306    0.355    6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/n1856 (net)     1    0.005        0.000      6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/U3014/B1 (OAI2BB2_X2_A7TULL)    0.306    0.000 *    6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/U3014/Y (OAI2BB2_X2_A7TULL)    0.137    0.180    6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/n1859 (net)     1    0.004        0.000      6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/U3015/A0N (OAI2BB1_X2_A7TULL)    0.137    0.000 *    6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/U3015/Y (OAI2BB1_X2_A7TULL)    0.281    0.417    7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/n5390 (net)     5    0.024        0.000      7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/U3017/S0 (MXI2_X1_A7TULL)    0.281    0.000 *    7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/U3017/Y (MXI2_X1_A7TULL)    0.264    0.340    7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/n1958 (net)     2    0.006        0.000      7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/U3019/A1N (OAI2B2_X1_A7TULL)    0.264    0.000 *    7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/U3019/Y (OAI2B2_X1_A7TULL)    0.246    0.436    7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/n1866 (net)     1    0.005        0.000      7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/U3020/B0 (OAI2BB1_X2_A7TULL)    0.246    0.000 *    7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/U3020/Y (OAI2BB1_X2_A7TULL)    0.136    0.162    7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/n1868 (net)     1    0.004        0.000      7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/U3021/B (NOR2_X1_A7TULL)    0.136    0.000 *    7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/U3021/Y (NOR2_X1_A7TULL)    0.179    0.144    8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/n2249 (net)     2    0.008        0.000      8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U3022/B (NOR2_X1_A7TULL)    0.179    0.000 *    8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U3022/Y (NOR2_X1_A7TULL)    0.533    0.400    8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/n5388 (net)     4    0.015        0.000      8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/U3023/A (INV_X1_A7TULL)    0.533    0.000 *    8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/U3023/Y (INV_X1_A7TULL)    0.375    0.383    8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/n5383 (net)     5    0.027        0.000      8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/U3024/S0 (MXI2_X2_A7TULL)    0.375    0.000 *    8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/U3024/Y (MXI2_X2_A7TULL)    0.404    0.319    9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/n1962 (net)     3    0.012        0.000      9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/U3132/A1 (OAI21_X1_A7TULL)    0.404    0.000 *    9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/U3132/Y (OAI21_X1_A7TULL)    0.238    0.267    9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/n1963 (net)     1    0.005        0.000      9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U3133/B1 (OAI2BB2_X2_A7TULL)    0.238    0.000 *    9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U3133/Y (OAI2BB2_X2_A7TULL)    0.292    0.288    9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/n1965 (net)     1    0.006        0.000      9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/U3134/A (NAND2_X2_A7TULL)    0.292    0.000 *    9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/U3134/Y (NAND2_X2_A7TULL)    0.161    0.166    9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/n2070 (net)     2    0.009        0.000      9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U3135/B (NAND2_X2_A7TULL)    0.161    0.000 *    9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U3135/Y (NAND2_X2_A7TULL)    0.357    0.279   10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/n5382 (net)     7    0.030        0.000     10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/U3136/A (INV_X2_A7TULL)    0.357    0.000 *   10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/U3136/Y (INV_X2_A7TULL)    0.218    0.222   10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/n5393 (net)     5    0.028        0.000     10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/U3137/S0 (MXI2_X2_A7TULL)    0.218    0.000 *   10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/U3137/Y (MXI2_X2_A7TULL)    0.329    0.364   10.785 f
  u_cortexm0integration/u_cortexm0/u_logic/n1973 (net)     3    0.025        0.000     10.785 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/A1 (OAI211_X2_A7TULL)    0.329    0.001 *   10.786 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/Y (OAI211_X2_A7TULL)    0.341    0.361   11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/n1971 (net)     1    0.005        0.000     11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/B0 (OAI2BB1_X2_A7TULL)    0.341    0.000 *   11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/Y (OAI2BB1_X2_A7TULL)    0.138    0.153   11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/n1972 (net)     1    0.006        0.000     11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/A0N (OAI2BB1_X4_A7TULL)    0.138    0.000 *   11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/Y (OAI2BB1_X4_A7TULL)    0.184    0.312   11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/n2071 (net)     4    0.023        0.000     11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/S0 (MXI2_X2_A7TULL)    0.184    0.000 *   11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/Y (MXI2_X2_A7TULL)    0.226    0.289   11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/n2592 (net)     3    0.010        0.000     11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/A0N (OAI2BB1_X2_A7TULL)    0.226    0.000 *   11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/Y (OAI2BB1_X2_A7TULL)    0.143    0.341   12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/n1976 (net)     1    0.005        0.000     12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/A1 (OAI22_X2_A7TULL)    0.143    0.000 *   12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/Y (OAI22_X2_A7TULL)    0.359    0.226   12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/n1977 (net)     1    0.006        0.000     12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/B0 (OAI21_X2_A7TULL)    0.359    0.000 *   12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/Y (OAI21_X2_A7TULL)    0.177    0.197   12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/n2015 (net)     2    0.008        0.000     12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/B0 (OAI21_X2_A7TULL)    0.177    0.000 *   12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/Y (OAI21_X2_A7TULL)    0.501    0.203   12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/n2593 (net)     4    0.017        0.000     12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/U3167/A (INV_X1_A7TULL)    0.501    0.000 *   12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/U3167/Y (INV_X1_A7TULL)    0.246    0.254   13.123 f
  u_cortexm0integration/u_cortexm0/u_logic/n2588 (net)     3    0.012        0.000     13.123 f
  u_cortexm0integration/u_cortexm0/u_logic/U3987/A1N (AOI2BB2_X1_A7TULL)    0.246    0.000 *   13.123 f
  u_cortexm0integration/u_cortexm0/u_logic/U3987/Y (AOI2BB2_X1_A7TULL)    0.374    0.510   13.633 f
  u_cortexm0integration/u_cortexm0/u_logic/n2598 (net)     1    0.008        0.000     13.633 f
  u_cortexm0integration/u_cortexm0/u_logic/U3991/B0 (OAI2BB2_X4_A7TULL)    0.374    0.000 *   13.633 f
  u_cortexm0integration/u_cortexm0/u_logic/U3991/Y (OAI2BB2_X4_A7TULL)    0.220    0.257   13.890 r
  u_cortexm0integration/u_cortexm0/u_logic/n2600 (net)     1    0.004        0.000     13.890 r
  u_cortexm0integration/u_cortexm0/u_logic/U3992/B0 (OAI211_X1_A7TULL)    0.220    0.000 *   13.890 r
  u_cortexm0integration/u_cortexm0/u_logic/U3992/Y (OAI211_X1_A7TULL)    0.534    0.350   14.240 f
  u_cortexm0integration/u_cortexm0/u_logic/n2603 (net)     1    0.009        0.000     14.240 f
  u_cortexm0integration/u_cortexm0/u_logic/U3993/A1 (AOI21_X1_A7TULL)    0.534    0.000 *   14.240 f
  u_cortexm0integration/u_cortexm0/u_logic/U3993/Y (AOI21_X1_A7TULL)    0.359    0.429   14.669 r
  u_cortexm0integration/u_cortexm0/u_logic/n2605 (net)     1    0.008        0.000     14.669 r
  u_cortexm0integration/u_cortexm0/u_logic/U3995/A1 (OAI21_X1_A7TULL)    0.359    0.000 *   14.669 r
  u_cortexm0integration/u_cortexm0/u_logic/U3995/Y (OAI21_X1_A7TULL)    0.516    0.411   15.080 f
  u_cortexm0integration/u_cortexm0/u_logic/net14230 (net)     2    0.019     0.000     15.080 f
  u_cortexm0integration/u_cortexm0/u_logic/U4008/A (AND2_X2_A7TULL)    0.516    0.000 *   15.081 f
  u_cortexm0integration/u_cortexm0/u_logic/U4008/Y (AND2_X2_A7TULL)    0.189    0.487   15.568 f
  u_cortexm0integration/u_cortexm0/u_logic/n7393 (net)     5    0.024        0.000     15.568 f
  u_cortexm0integration/u_cortexm0/u_logic/U6844/B (NOR2_X1_A7TULL)    0.189    0.000 *   15.568 f
  u_cortexm0integration/u_cortexm0/u_logic/U6844/Y (NOR2_X1_A7TULL)    0.782    0.546   16.115 r
  u_cortexm0integration/u_cortexm0/u_logic/n7333 (net)     5    0.024        0.000     16.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U6845/B (NAND2_X1_A7TULL)    0.782    0.000 *   16.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U6845/Y (NAND2_X1_A7TULL)    0.866    0.732   16.846 f
  u_cortexm0integration/u_cortexm0/u_logic/n8412 (net)     8    0.043        0.000     16.846 f
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Dqcl85_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_10_27_0)    0.000   16.846 f
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Dqcl85_reg/EN (net)    0.043    0.000   16.846 f
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Dqcl85_reg/latch/E (TLATNTSCA_X8_A7TULL)    0.866    0.000 *   16.847 f
  data arrival time                                                                    16.847

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Dqcl85_reg/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.659     20.541
  data required time                                                                   20.541
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.541
  data arrival time                                                                   -16.847
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           3.694


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Pe4l85_reg_0/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg/Q (SDFFRQ_X1_A7TULL)    0.302    0.744    2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/Mb2l85[59] (net)     3    0.023    0.000     2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/U3000/A (INV_X1_A7TULL)    0.302    0.000 *    2.745 f
  u_cortexm0integration/u_cortexm0/u_logic/U3000/Y (INV_X1_A7TULL)    0.237    0.240    2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/n2085 (net)     3    0.012        0.000      2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/U3002/A1 (OAI211_X1_A7TULL)    0.237    0.000 *    2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/U3002/Y (OAI211_X1_A7TULL)    0.382    0.333    3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/n1842 (net)     1    0.005        0.000      3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/U3003/A1 (OAI211_X2_A7TULL)    0.382    0.000 *    3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/U3003/Y (OAI211_X2_A7TULL)    0.696    0.587    3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/n1991 (net)     3    0.023        0.000      3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/U3004/S0 (MX2_X1_A7TULL)    0.696    0.000 *    3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/U3004/Y (MX2_X1_A7TULL)    0.220    0.558    4.462 f
  u_cortexm0integration/u_cortexm0/u_logic/n1849 (net)     3    0.011        0.000      4.462 f
  u_cortexm0integration/u_cortexm0/u_logic/U3007/A1 (OAI21_X1_A7TULL)    0.220    0.000 *    4.463 f
  u_cortexm0integration/u_cortexm0/u_logic/U3007/Y (OAI21_X1_A7TULL)    0.297    0.287    4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/n1845 (net)     1    0.005        0.000      4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/U3008/B1 (OAI2BB2_X2_A7TULL)    0.297    0.000 *    4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/U3008/Y (OAI2BB2_X2_A7TULL)    0.142    0.183    4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/n1847 (net)     1    0.005        0.000      4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/U3009/A0 (AOI2B1_X1_A7TULL)    0.142    0.000 *    4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/U3009/Y (AOI2B1_X1_A7TULL)    1.064    0.721    5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/n5389 (net)     5    0.031        0.000      5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/U3010/S0 (MXI2_X1_A7TULL)    1.064    0.000 *    5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/U3010/Y (MXI2_X1_A7TULL)    0.482    0.409    6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/n1860 (net)     3    0.012        0.000      6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/U3013/A1 (OAI21_X1_A7TULL)    0.482    0.000 *    6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/U3013/Y (OAI21_X1_A7TULL)    0.306    0.355    6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/n1856 (net)     1    0.005        0.000      6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/U3014/B1 (OAI2BB2_X2_A7TULL)    0.306    0.000 *    6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/U3014/Y (OAI2BB2_X2_A7TULL)    0.137    0.180    6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/n1859 (net)     1    0.004        0.000      6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/U3015/A0N (OAI2BB1_X2_A7TULL)    0.137    0.000 *    6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/U3015/Y (OAI2BB1_X2_A7TULL)    0.281    0.417    7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/n5390 (net)     5    0.024        0.000      7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/U3017/S0 (MXI2_X1_A7TULL)    0.281    0.000 *    7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/U3017/Y (MXI2_X1_A7TULL)    0.264    0.340    7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/n1958 (net)     2    0.006        0.000      7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/U3019/A1N (OAI2B2_X1_A7TULL)    0.264    0.000 *    7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/U3019/Y (OAI2B2_X1_A7TULL)    0.246    0.436    7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/n1866 (net)     1    0.005        0.000      7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/U3020/B0 (OAI2BB1_X2_A7TULL)    0.246    0.000 *    7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/U3020/Y (OAI2BB1_X2_A7TULL)    0.136    0.162    7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/n1868 (net)     1    0.004        0.000      7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/U3021/B (NOR2_X1_A7TULL)    0.136    0.000 *    7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/U3021/Y (NOR2_X1_A7TULL)    0.179    0.144    8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/n2249 (net)     2    0.008        0.000      8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U3022/B (NOR2_X1_A7TULL)    0.179    0.000 *    8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U3022/Y (NOR2_X1_A7TULL)    0.533    0.400    8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/n5388 (net)     4    0.015        0.000      8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/U3023/A (INV_X1_A7TULL)    0.533    0.000 *    8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/U3023/Y (INV_X1_A7TULL)    0.375    0.383    8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/n5383 (net)     5    0.027        0.000      8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/U3024/S0 (MXI2_X2_A7TULL)    0.375    0.000 *    8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/U3024/Y (MXI2_X2_A7TULL)    0.404    0.319    9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/n1962 (net)     3    0.012        0.000      9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/U3132/A1 (OAI21_X1_A7TULL)    0.404    0.000 *    9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/U3132/Y (OAI21_X1_A7TULL)    0.238    0.267    9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/n1963 (net)     1    0.005        0.000      9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U3133/B1 (OAI2BB2_X2_A7TULL)    0.238    0.000 *    9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U3133/Y (OAI2BB2_X2_A7TULL)    0.292    0.288    9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/n1965 (net)     1    0.006        0.000      9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/U3134/A (NAND2_X2_A7TULL)    0.292    0.000 *    9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/U3134/Y (NAND2_X2_A7TULL)    0.161    0.166    9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/n2070 (net)     2    0.009        0.000      9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U3135/B (NAND2_X2_A7TULL)    0.161    0.000 *    9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U3135/Y (NAND2_X2_A7TULL)    0.357    0.279   10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/n5382 (net)     7    0.030        0.000     10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/U3136/A (INV_X2_A7TULL)    0.357    0.000 *   10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/U3136/Y (INV_X2_A7TULL)    0.218    0.222   10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/n5393 (net)     5    0.028        0.000     10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/U3137/S0 (MXI2_X2_A7TULL)    0.218    0.000 *   10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/U3137/Y (MXI2_X2_A7TULL)    0.329    0.364   10.785 f
  u_cortexm0integration/u_cortexm0/u_logic/n1973 (net)     3    0.025        0.000     10.785 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/A1 (OAI211_X2_A7TULL)    0.329    0.001 *   10.786 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/Y (OAI211_X2_A7TULL)    0.341    0.361   11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/n1971 (net)     1    0.005        0.000     11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/B0 (OAI2BB1_X2_A7TULL)    0.341    0.000 *   11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/Y (OAI2BB1_X2_A7TULL)    0.138    0.153   11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/n1972 (net)     1    0.006        0.000     11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/A0N (OAI2BB1_X4_A7TULL)    0.138    0.000 *   11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/Y (OAI2BB1_X4_A7TULL)    0.184    0.312   11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/n2071 (net)     4    0.023        0.000     11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/S0 (MXI2_X2_A7TULL)    0.184    0.000 *   11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/Y (MXI2_X2_A7TULL)    0.226    0.289   11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/n2592 (net)     3    0.010        0.000     11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/A0N (OAI2BB1_X2_A7TULL)    0.226    0.000 *   11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/Y (OAI2BB1_X2_A7TULL)    0.143    0.341   12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/n1976 (net)     1    0.005        0.000     12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/A1 (OAI22_X2_A7TULL)    0.143    0.000 *   12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/Y (OAI22_X2_A7TULL)    0.359    0.226   12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/n1977 (net)     1    0.006        0.000     12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/B0 (OAI21_X2_A7TULL)    0.359    0.000 *   12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/Y (OAI21_X2_A7TULL)    0.177    0.197   12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/n2015 (net)     2    0.008        0.000     12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/B0 (OAI21_X2_A7TULL)    0.177    0.000 *   12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/Y (OAI21_X2_A7TULL)    0.501    0.203   12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/n2593 (net)     4    0.017        0.000     12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/U3167/A (INV_X1_A7TULL)    0.501    0.000 *   12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/U3167/Y (INV_X1_A7TULL)    0.246    0.254   13.123 f
  u_cortexm0integration/u_cortexm0/u_logic/n2588 (net)     3    0.012        0.000     13.123 f
  u_cortexm0integration/u_cortexm0/u_logic/U3987/A1N (AOI2BB2_X1_A7TULL)    0.246    0.000 *   13.123 f
  u_cortexm0integration/u_cortexm0/u_logic/U3987/Y (AOI2BB2_X1_A7TULL)    0.374    0.510   13.633 f
  u_cortexm0integration/u_cortexm0/u_logic/n2598 (net)     1    0.008        0.000     13.633 f
  u_cortexm0integration/u_cortexm0/u_logic/U3991/B0 (OAI2BB2_X4_A7TULL)    0.374    0.000 *   13.633 f
  u_cortexm0integration/u_cortexm0/u_logic/U3991/Y (OAI2BB2_X4_A7TULL)    0.220    0.257   13.890 r
  u_cortexm0integration/u_cortexm0/u_logic/n2600 (net)     1    0.004        0.000     13.890 r
  u_cortexm0integration/u_cortexm0/u_logic/U3992/B0 (OAI211_X1_A7TULL)    0.220    0.000 *   13.890 r
  u_cortexm0integration/u_cortexm0/u_logic/U3992/Y (OAI211_X1_A7TULL)    0.534    0.350   14.240 f
  u_cortexm0integration/u_cortexm0/u_logic/n2603 (net)     1    0.009        0.000     14.240 f
  u_cortexm0integration/u_cortexm0/u_logic/U3993/A1 (AOI21_X1_A7TULL)    0.534    0.000 *   14.240 f
  u_cortexm0integration/u_cortexm0/u_logic/U3993/Y (AOI21_X1_A7TULL)    0.359    0.429   14.669 r
  u_cortexm0integration/u_cortexm0/u_logic/n2605 (net)     1    0.008        0.000     14.669 r
  u_cortexm0integration/u_cortexm0/u_logic/U3995/A1 (OAI21_X1_A7TULL)    0.359    0.000 *   14.669 r
  u_cortexm0integration/u_cortexm0/u_logic/U3995/Y (OAI21_X1_A7TULL)    0.516    0.411   15.080 f
  u_cortexm0integration/u_cortexm0/u_logic/net14230 (net)     2    0.019     0.000     15.080 f
  u_cortexm0integration/u_cortexm0/u_logic/U4008/A (AND2_X2_A7TULL)    0.516    0.000 *   15.081 f
  u_cortexm0integration/u_cortexm0/u_logic/U4008/Y (AND2_X2_A7TULL)    0.189    0.487   15.568 f
  u_cortexm0integration/u_cortexm0/u_logic/n7393 (net)     5    0.024        0.000     15.568 f
  u_cortexm0integration/u_cortexm0/u_logic/U7354/A (INV_X1_A7TULL)    0.189    0.000 *   15.568 f
  u_cortexm0integration/u_cortexm0/u_logic/U7354/Y (INV_X1_A7TULL)    0.492    0.358   15.926 r
  u_cortexm0integration/u_cortexm0/u_logic/n7595 (net)     8    0.032        0.000     15.926 r
  u_cortexm0integration/u_cortexm0/u_logic/U7355/B0 (OAI21_X1_A7TULL)    0.492    0.000 *   15.926 r
  u_cortexm0integration/u_cortexm0/u_logic/U7355/Y (OAI21_X1_A7TULL)    0.226    0.258   16.185 f
  u_cortexm0integration/u_cortexm0/u_logic/net14267 (net)     1    0.004     0.000     16.185 f
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Pe4l85_reg_0/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_2)    0.000   16.185 f
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Pe4l85_reg_0/EN (net)    0.004    0.000   16.185 f
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Pe4l85_reg_0/latch/E (TLATNTSCA_X8_A7TULL)    0.226    0.000 *   16.185 f
  data arrival time                                                                    16.185

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Pe4l85_reg_0/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.493     20.707
  data required time                                                                   20.707
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.707
  data arrival time                                                                   -16.185
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           4.522


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/u_ahb_to_apb/clk_gate_wr_reg_reg_0/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg/CK (SDFFSHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg/Q (SDFFSHQ_X2_A7TULL)    0.371    0.554    2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/Iw1l85[2] (net)     6    0.033    0.000      2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/U658/B (NAND2_X4_A7TULL)    0.371    0.000 *    2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/U658/Y (NAND2_X4_A7TULL)    0.220    0.226    2.780 f
  u_cortexm0integration/u_cortexm0/u_logic/n80 (net)     3    0.033          0.000      2.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U683/A (NOR2_X4_A7TULL)    0.220    0.000 *    2.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U683/Y (NOR2_X4_A7TULL)    0.410    0.323    3.103 r
  u_cortexm0integration/u_cortexm0/u_logic/n81 (net)     5    0.033          0.000      3.103 r
  u_cortexm0integration/u_cortexm0/u_logic/U152/A (BUF_X2_A7TULL)    0.410    0.001 *    3.103 r
  u_cortexm0integration/u_cortexm0/u_logic/U152/Y (BUF_X2_A7TULL)    1.309    0.965     4.068 r
  u_cortexm0integration/u_cortexm0/u_logic/n7670 (net)    31    0.129        0.000      4.068 r
  u_cortexm0integration/u_cortexm0/u_logic/U686/B0 (AOI22_X1_A7TULL)    1.309    0.000 *    4.069 r
  u_cortexm0integration/u_cortexm0/u_logic/U686/Y (AOI22_X1_A7TULL)    0.466    0.512    4.581 f
  u_cortexm0integration/u_cortexm0/u_logic/n90 (net)     1    0.005          0.000      4.581 f
  u_cortexm0integration/u_cortexm0/u_logic/U694/B (NAND4_X2_A7TULL)    0.466    0.000 *    4.581 f
  u_cortexm0integration/u_cortexm0/u_logic/U694/Y (NAND4_X2_A7TULL)    0.252    0.289    4.870 r
  u_cortexm0integration/u_cortexm0/u_logic/n92 (net)     1    0.009          0.000      4.870 r
  u_cortexm0integration/u_cortexm0/u_logic/U695/A (INV_X2_A7TULL)    0.252    0.000 *    4.870 r
  u_cortexm0integration/u_cortexm0/u_logic/U695/Y (INV_X2_A7TULL)    0.094    0.099     4.969 f
  u_cortexm0integration/u_cortexm0/u_logic/n93 (net)     1    0.005          0.000      4.969 f
  u_cortexm0integration/u_cortexm0/u_logic/U696/C (NAND3B_X1_A7TULL)    0.094    0.000 *    4.969 f
  u_cortexm0integration/u_cortexm0/u_logic/U696/Y (NAND3B_X1_A7TULL)    0.266    0.172    5.141 r
  u_cortexm0integration/u_cortexm0/u_logic/n104 (net)     1    0.008         0.000      5.141 r
  u_cortexm0integration/u_cortexm0/u_logic/U716/B (MXI2_X1_A7TULL)    0.266    0.000 *    5.141 r
  u_cortexm0integration/u_cortexm0/u_logic/U716/Y (MXI2_X1_A7TULL)    0.452    0.357    5.498 f
  u_cortexm0integration/u_cortexm0/u_logic/n7263 (net)     4    0.018        0.000      5.498 f
  u_cortexm0integration/u_cortexm0/u_logic/U742/B0 (AOI211_X1_A7TULL)    0.452    0.000 *    5.498 f
  u_cortexm0integration/u_cortexm0/u_logic/U742/Y (AOI211_X1_A7TULL)    0.802    0.626    6.124 r
  u_cortexm0integration/u_cortexm0/u_logic/n279 (net)     2    0.012         0.000      6.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1029/A (NAND2_X2_A7TULL)    0.802    0.000 *    6.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1029/Y (NAND2_X2_A7TULL)    0.367    0.349    6.473 f
  u_cortexm0integration/u_cortexm0/u_logic/n894 (net)     3    0.020         0.000      6.473 f
  u_cortexm0integration/u_cortexm0/u_logic/U1031/A1 (OAI21_X4_A7TULL)    0.367    0.000 *    6.473 f
  u_cortexm0integration/u_cortexm0/u_logic/U1031/Y (OAI21_X4_A7TULL)    0.258    0.305    6.779 r
  u_cortexm0integration/u_cortexm0/u_logic/n281 (net)     1    0.010         0.000      6.779 r
  u_cortexm0integration/u_cortexm0/u_logic/U1032/B0 (AOI21_X4_A7TULL)    0.258    0.000 *    6.779 r
  u_cortexm0integration/u_cortexm0/u_logic/U1032/Y (AOI21_X4_A7TULL)    0.225    0.150    6.928 f
  u_cortexm0integration/u_cortexm0/u_logic/n849 (net)     2    0.029         0.000      6.928 f
  u_cortexm0integration/u_cortexm0/u_logic/U1214/A1 (OAI21_X8_A7TULL)    0.225    0.000 *    6.929 f
  u_cortexm0integration/u_cortexm0/u_logic/U1214/Y (OAI21_X8_A7TULL)    0.286    0.292    7.220 r
  u_cortexm0integration/u_cortexm0/u_logic/n777 (net)     2    0.029         0.000      7.220 r
  u_cortexm0integration/u_cortexm0/u_logic/U1660/A (INV_X8_A7TULL)    0.286    0.000 *    7.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U1660/Y (INV_X8_A7TULL)    0.145    0.154    7.374 f
  u_cortexm0integration/u_cortexm0/u_logic/n861 (net)     9    0.057         0.000      7.374 f
  u_cortexm0integration/u_cortexm0/u_logic/U1690/A0 (OAI21_X4_A7TULL)    0.145    0.000 *    7.374 f
  u_cortexm0integration/u_cortexm0/u_logic/U1690/Y (OAI21_X4_A7TULL)    0.210    0.204    7.578 r
  u_cortexm0integration/u_cortexm0/u_logic/n813 (net)     1    0.007         0.000      7.578 r
  u_cortexm0integration/u_cortexm0/u_logic/U1693/A (XNOR2_X2_A7TULL)    0.210    0.000 *    7.578 r
  u_cortexm0integration/u_cortexm0/u_logic/U1693/Y (XNOR2_X2_A7TULL)    0.557    0.285    7.863 r
  u_cortexm0integration/u_cortexm0/u_logic/n1737 (net)     2    0.014        0.000      7.863 r
  u_cortexm0integration/u_cortexm0/u_logic/U1694/A (INV_X4_A7TULL)    0.557    0.000 *    7.863 r
  u_cortexm0integration/u_cortexm0/u_logic/U1694/Y (INV_X4_A7TULL)    0.130    0.113    7.977 f
  u_cortexm0integration/u_cortexm0/u_logic/n1728 (net)     2    0.009        0.000      7.977 f
  u_cortexm0integration/u_cortexm0/u_logic/U1703/A (NOR2_X2_A7TULL)    0.130    0.000 *    7.977 f
  u_cortexm0integration/u_cortexm0/u_logic/U1703/Y (NOR2_X2_A7TULL)    0.284    0.217    8.193 r
  u_cortexm0integration/u_cortexm0/u_logic/n1746 (net)     2    0.009        0.000      8.193 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/A (NAND2_X2_A7TULL)    0.284    0.000 *    8.193 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/Y (NAND2_X2_A7TULL)    0.183    0.183    8.377 f
  u_cortexm0integration/u_cortexm0/u_logic/n919 (net)     1    0.012         0.000      8.377 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/B (NOR2_X4_A7TULL)    0.183    0.000 *    8.377 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/Y (NOR2_X4_A7TULL)    0.246    0.236    8.613 r
  u_cortexm0integration/u_cortexm0/u_logic/n2475 (net)     2    0.016        0.000      8.613 r
  u_cortexm0integration/u_cortexm0/u_logic/U1789/A (NAND2_X4_A7TULL)    0.246    0.000 *    8.613 r
  u_cortexm0integration/u_cortexm0/u_logic/U1789/Y (NAND2_X4_A7TULL)    0.149    0.151    8.764 f
  u_cortexm0integration/u_cortexm0/u_logic/n3055 (net)     2    0.018        0.000      8.764 f
  u_cortexm0integration/u_cortexm0/u_logic/U2153/AN (NAND3B_X4_A7TULL)    0.149    0.000 *    8.764 f
  u_cortexm0integration/u_cortexm0/u_logic/U2153/Y (NAND3B_X4_A7TULL)    0.175    0.301    9.065 f
  u_cortexm0integration/u_cortexm0/u_logic/n1242 (net)     1    0.010        0.000      9.065 f
  u_cortexm0integration/u_cortexm0/u_logic/U2154/A (INV_X4_A7TULL)    0.175    0.000 *    9.065 f
  u_cortexm0integration/u_cortexm0/u_logic/U2154/Y (INV_X4_A7TULL)    0.204    0.189    9.254 r
  u_cortexm0integration/u_cortexm0/u_logic/n5126 (net)     6    0.035        0.000      9.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U5148/A (NAND2_X2_A7TULL)    0.204    0.000 *    9.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U5148/Y (NAND2_X2_A7TULL)    0.169    0.148    9.403 f
  u_cortexm0integration/u_cortexm0/u_logic/n3466 (net)     1    0.009        0.000      9.403 f
  u_cortexm0integration/u_cortexm0/u_logic/U5149/A (XOR2_X3_A7TULL)    0.169    0.000 *    9.403 f
  u_cortexm0integration/u_cortexm0/u_logic/U5149/Y (XOR2_X3_A7TULL)    0.293    0.287    9.690 f
  u_cortexm0integration/u_cortexm0/u_logic/n7330 (net)     3    0.015        0.000      9.690 f
  u_cortexm0integration/u_cortexm0/u_logic/U5154/A1N (OAI2BB1_X4_A7TULL)    0.293    0.000 *    9.690 f
  u_cortexm0integration/u_cortexm0/u_logic/U5154/Y (OAI2BB1_X4_A7TULL)    0.319    0.419   10.108 f
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[27] (net)     4    0.048    0.000   10.108 f
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[27] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000   10.108 f
  u_cortexm0integration/u_cortexm0/HADDR[27] (net)       0.048               0.000     10.108 f
  u_cortexm0integration/u_cortexm0/HADDR[27] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000   10.108 f
  u_cortexm0integration/HADDR[27] (net)                  0.048               0.000     10.108 f
  u_cortexm0integration/HADDR[27] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000    10.108 f
  n528 (net)                                             0.048               0.000     10.108 f
  u_addr_decode/haddr[27] (cmsdk_mcu_system_cmsdk_mcu_addr_decode_40010000_40011000_0_f0000000_0)    0.000   10.108 f
  u_addr_decode/haddr[27] (net)                          0.048               0.000     10.108 f
  u_addr_decode/U5/A (NOR3_X4_A7TULL)                              0.319     0.000 *   10.109 f
  u_addr_decode/U5/Y (NOR3_X4_A7TULL)                              0.344     0.289     10.398 r
  u_addr_decode/n4 (net)                        1        0.010               0.000     10.398 r
  u_addr_decode/U7/C (NAND3B_X4_A7TULL)                            0.344     0.000 *   10.398 r
  u_addr_decode/U7/Y (NAND3B_X4_A7TULL)                            0.207     0.213     10.611 f
  u_addr_decode/n12 (net)                       3        0.013               0.000     10.611 f
  u_addr_decode/U13/B (NOR4B_X1_A7TULL)                            0.207     0.000 *   10.611 f
  u_addr_decode/U13/Y (NOR4B_X1_A7TULL)                            0.531     0.433     11.044 r
  u_addr_decode/n8 (net)                        1        0.006               0.000     11.044 r
  u_addr_decode/U14/B (NAND2B_X2_A7TULL)                           0.531     0.000 *   11.044 r
  u_addr_decode/U14/Y (NAND2B_X2_A7TULL)                           0.235     0.241     11.286 f
  u_addr_decode/n19 (net)                       3        0.014               0.000     11.286 f
  u_addr_decode/U15/A (NOR2_X1_A7TULL)                             0.235     0.000 *   11.286 f
  u_addr_decode/U15/Y (NOR2_X1_A7TULL)                             1.590     1.014     12.300 r
  u_addr_decode/apbsys_hsel (net)               3        0.053               0.000     12.300 r
  u_addr_decode/apbsys_hsel (cmsdk_mcu_system_cmsdk_mcu_addr_decode_40010000_40011000_0_f0000000_0)    0.000   12.300 r
  apbsys_hsel (net)                                      0.053               0.000     12.300 r
  u_apb_subsystem/HSEL (cmsdk_mcu_system_cmsdk_apb_subsystem_APB_EXT_PORT12_ENABLE0_APB_EXT_PORT13_ENABLE0_APB_EXT_PORT14_ENABLE0_APB_EXT_PORT15_ENABLE0_INCLUDE_IRQ_SYNCHRONIZER0_INCLUDE_APB_TEST_SLAVE1_INCLUDE_APB_TIMER01_INCLUDE_APB_TIMER11_INCLUDE_APB_DUALTIMER01_INCLUDE_APB_UART01_INCLUDE_APB_UART11_INCLUDE_APB_UART21_INCLUDE_APB_WATCHDOG1_BE0_0)    0.000   12.300 r
  u_apb_subsystem/HSEL (net)                             0.053               0.000     12.300 r
  u_apb_subsystem/u_ahb_to_apb/HSEL (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000   12.300 r
  u_apb_subsystem/u_ahb_to_apb/HSEL (net)                0.053               0.000     12.300 r
  u_apb_subsystem/u_ahb_to_apb/U124/B (NAND2_X2_A7TULL)            1.590     0.003 *   12.303 r
  u_apb_subsystem/u_ahb_to_apb/U124/Y (NAND2_X2_A7TULL)            0.371     0.342     12.645 f
  u_apb_subsystem/u_ahb_to_apb/n37 (net)        2        0.014               0.000     12.645 f
  u_apb_subsystem/u_ahb_to_apb/U136/B (NOR2B_X1_A7TULL)            0.371     0.000 *   12.645 f
  u_apb_subsystem/u_ahb_to_apb/U136/Y (NOR2B_X1_A7TULL)            0.618     0.504     13.149 r
  u_apb_subsystem/u_ahb_to_apb/apb_select (net)     3    0.018               0.000     13.149 r
  u_apb_subsystem/u_ahb_to_apb/clk_gate_wr_reg_reg_0/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000   13.149 r
  u_apb_subsystem/u_ahb_to_apb/clk_gate_wr_reg_reg_0/EN (net)    0.018       0.000     13.149 r
  u_apb_subsystem/u_ahb_to_apb/clk_gate_wr_reg_reg_0/latch/E (TLATNTSCA_X8_A7TULL)    0.618    0.000 *   13.150 r
  data arrival time                                                                    13.150

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_apb_subsystem/u_ahb_to_apb/clk_gate_wr_reg_reg_0/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.516     20.684
  data required time                                                                   20.684
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.684
  data arrival time                                                                   -13.150
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           7.535


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_system_rom_table/clk_gate_haddr_reg_reg_1/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg/CK (SDFFRQ_X4_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg/Q (SDFFRQ_X4_A7TULL)    0.393    0.914    2.914 f
  u_cortexm0integration/u_cortexm0/u_logic/O4p675 (net)    28    0.119       0.000      2.914 f
  u_cortexm0integration/u_cortexm0/u_logic/U832/A (NOR2_X1_A7TULL)    0.393    0.002 *    2.916 f
  u_cortexm0integration/u_cortexm0/u_logic/U832/Y (NOR2_X1_A7TULL)    0.888    0.656    3.572 r
  u_cortexm0integration/u_cortexm0/u_logic/n6907 (net)     6    0.028        0.000      3.572 r
  u_cortexm0integration/u_cortexm0/u_logic/U833/A0 (OAI211_X1_A7TULL)    0.888    0.000 *    3.572 r
  u_cortexm0integration/u_cortexm0/u_logic/U833/Y (OAI211_X1_A7TULL)    0.410    0.430    4.002 f
  u_cortexm0integration/u_cortexm0/u_logic/n153 (net)     1    0.007         0.000      4.002 f
  u_cortexm0integration/u_cortexm0/u_logic/U838/A (NAND3_X2_A7TULL)    0.410    0.000 *    4.002 f
  u_cortexm0integration/u_cortexm0/u_logic/U838/Y (NAND3_X2_A7TULL)    0.188    0.204    4.207 r
  u_cortexm0integration/u_cortexm0/u_logic/n154 (net)     1    0.004         0.000      4.207 r
  u_cortexm0integration/u_cortexm0/u_logic/U839/A (INV_X1_A7TULL)    0.188    0.000 *    4.207 r
  u_cortexm0integration/u_cortexm0/u_logic/U839/Y (INV_X1_A7TULL)    0.110    0.122     4.328 f
  u_cortexm0integration/u_cortexm0/u_logic/n156 (net)     1    0.005         0.000      4.328 f
  u_cortexm0integration/u_cortexm0/u_logic/U842/B0 (OAI2B11_X2_A7TULL)    0.110    0.000 *    4.328 f
  u_cortexm0integration/u_cortexm0/u_logic/U842/Y (OAI2B11_X2_A7TULL)    0.352    0.130    4.458 r
  u_cortexm0integration/u_cortexm0/u_logic/n157 (net)     1    0.006         0.000      4.458 r
  u_cortexm0integration/u_cortexm0/u_logic/U843/A (NAND2_X2_A7TULL)    0.352    0.000 *    4.458 r
  u_cortexm0integration/u_cortexm0/u_logic/U843/Y (NAND2_X2_A7TULL)    0.310    0.209    4.667 f
  u_cortexm0integration/u_cortexm0/u_logic/n400 (net)     4    0.013         0.000      4.667 f
  u_cortexm0integration/u_cortexm0/u_logic/U844/B0 (OAI31_X1_A7TULL)    0.310    0.000 *    4.667 f
  u_cortexm0integration/u_cortexm0/u_logic/U844/Y (OAI31_X1_A7TULL)    0.809    0.261    4.928 r
  u_cortexm0integration/u_cortexm0/u_logic/n264 (net)     3    0.013         0.000      4.928 r
  u_cortexm0integration/u_cortexm0/u_logic/U1010/A0 (AOI22_X1_A7TULL)    0.809    0.000 *    4.928 r
  u_cortexm0integration/u_cortexm0/u_logic/U1010/Y (AOI22_X1_A7TULL)    0.387    0.311    5.239 f
  u_cortexm0integration/u_cortexm0/u_logic/n265 (net)     1    0.005         0.000      5.239 f
  u_cortexm0integration/u_cortexm0/u_logic/U1011/B (NAND2_X2_A7TULL)    0.387    0.000 *    5.239 f
  u_cortexm0integration/u_cortexm0/u_logic/U1011/Y (NAND2_X2_A7TULL)    0.182    0.215    5.454 r
  u_cortexm0integration/u_cortexm0/u_logic/n267 (net)     1    0.006         0.000      5.454 r
  u_cortexm0integration/u_cortexm0/u_logic/U1012/A (XNOR2_X1_A7TULL)    0.182    0.000 *    5.454 r
  u_cortexm0integration/u_cortexm0/u_logic/U1012/Y (XNOR2_X1_A7TULL)    0.918    0.412    5.866 r
  u_cortexm0integration/u_cortexm0/u_logic/n4966 (net)     5    0.020        0.000      5.866 r
  u_cortexm0integration/u_cortexm0/u_logic/U1026/A (NOR2_X1_A7TULL)    0.918    0.000 *    5.866 r
  u_cortexm0integration/u_cortexm0/u_logic/U1026/Y (NOR2_X1_A7TULL)    0.341    0.334    6.200 f
  u_cortexm0integration/u_cortexm0/u_logic/n898 (net)     2    0.012         0.000      6.200 f
  u_cortexm0integration/u_cortexm0/u_logic/U1028/A1 (OAI21_X3_A7TULL)    0.341    0.000 *    6.200 f
  u_cortexm0integration/u_cortexm0/u_logic/U1028/Y (OAI21_X3_A7TULL)    0.366    0.372    6.572 r
  u_cortexm0integration/u_cortexm0/u_logic/n886 (net)     2    0.015         0.000      6.572 r
  u_cortexm0integration/u_cortexm0/u_logic/U1751/A (INV_X1_A7TULL)    0.366    0.000 *    6.572 r
  u_cortexm0integration/u_cortexm0/u_logic/U1751/Y (INV_X1_A7TULL)    0.172    0.180    6.752 f
  u_cortexm0integration/u_cortexm0/u_logic/n896 (net)     2    0.007         0.000      6.752 f
  u_cortexm0integration/u_cortexm0/u_logic/U1759/B (XOR2_X1_A7TULL)    0.172    0.000 *    6.752 f
  u_cortexm0integration/u_cortexm0/u_logic/U1759/Y (XOR2_X1_A7TULL)    0.510    0.345    7.097 r
  u_cortexm0integration/u_cortexm0/u_logic/n2537 (net)     2    0.008        0.000      7.097 r
  u_cortexm0integration/u_cortexm0/u_logic/U1783/A (NAND2_X1_A7TULL)    0.510    0.000 *    7.097 r
  u_cortexm0integration/u_cortexm0/u_logic/U1783/Y (NAND2_X1_A7TULL)    0.307    0.308    7.405 f
  u_cortexm0integration/u_cortexm0/u_logic/n1570 (net)     2    0.010        0.000      7.405 f
  u_cortexm0integration/u_cortexm0/u_logic/U1784/B (NOR2_X2_A7TULL)    0.307    0.000 *    7.405 f
  u_cortexm0integration/u_cortexm0/u_logic/U1784/Y (NOR2_X2_A7TULL)    0.326    0.309    7.714 r
  u_cortexm0integration/u_cortexm0/u_logic/n2459 (net)     2    0.011        0.000      7.714 r
  u_cortexm0integration/u_cortexm0/u_logic/U1785/B (NAND2_X2_A7TULL)    0.326    0.000 *    7.714 r
  u_cortexm0integration/u_cortexm0/u_logic/U1785/Y (NAND2_X2_A7TULL)    0.249    0.193    7.907 f
  u_cortexm0integration/u_cortexm0/u_logic/n1563 (net)     2    0.013        0.000      7.907 f
  u_cortexm0integration/u_cortexm0/u_logic/U1786/B (NOR2_X3_A7TULL)    0.249    0.000 *    7.907 f
  u_cortexm0integration/u_cortexm0/u_logic/U1786/Y (NOR2_X3_A7TULL)    0.247    0.254    8.161 r
  u_cortexm0integration/u_cortexm0/u_logic/n1711 (net)     2    0.011        0.000      8.161 r
  u_cortexm0integration/u_cortexm0/u_logic/U1787/B (NAND2_X2_A7TULL)    0.247    0.000 *    8.161 r
  u_cortexm0integration/u_cortexm0/u_logic/U1787/Y (NAND2_X2_A7TULL)    0.204    0.199    8.360 f
  u_cortexm0integration/u_cortexm0/u_logic/n1727 (net)     2    0.016        0.000      8.360 f
  u_cortexm0integration/u_cortexm0/u_logic/U2738/A (INV_X1_A7TULL)    0.204    0.000 *    8.360 f
  u_cortexm0integration/u_cortexm0/u_logic/U2738/Y (INV_X1_A7TULL)    0.242    0.222    8.582 r
  u_cortexm0integration/u_cortexm0/u_logic/n1745 (net)     3    0.014        0.000      8.582 r
  u_cortexm0integration/u_cortexm0/u_logic/U2757/B (NAND2_X1_A7TULL)    0.242    0.000 *    8.582 r
  u_cortexm0integration/u_cortexm0/u_logic/U2757/Y (NAND2_X1_A7TULL)    0.271    0.240    8.822 f
  u_cortexm0integration/u_cortexm0/u_logic/n3386 (net)     2    0.010        0.000      8.822 f
  u_cortexm0integration/u_cortexm0/u_logic/U2758/A (NOR2_X1_A7TULL)    0.271    0.000 *    8.822 f
  u_cortexm0integration/u_cortexm0/u_logic/U2758/Y (NOR2_X1_A7TULL)    0.283    0.255    9.077 r
  u_cortexm0integration/u_cortexm0/u_logic/n1748 (net)     1    0.006        0.000      9.077 r
  u_cortexm0integration/u_cortexm0/u_logic/U2759/A (XNOR2_X1_A7TULL)    0.283    0.000 *    9.077 r
  u_cortexm0integration/u_cortexm0/u_logic/U2759/Y (XNOR2_X1_A7TULL)    0.580    0.380    9.457 f
  u_cortexm0integration/u_cortexm0/u_logic/n6205 (net)     4    0.025        0.000      9.457 f
  u_cortexm0integration/u_cortexm0/u_logic/U2764/A1N (OAI2BB1_X2_A7TULL)    0.580    0.000 *    9.457 f
  u_cortexm0integration/u_cortexm0/u_logic/U2764/Y (OAI2BB1_X2_A7TULL)    0.699    0.784   10.242 f
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[13] (net)     6    0.069    0.000   10.242 f
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[13] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000   10.242 f
  u_cortexm0integration/u_cortexm0/HADDR[13] (net)       0.069               0.000     10.242 f
  u_cortexm0integration/u_cortexm0/HADDR[13] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000   10.242 f
  u_cortexm0integration/HADDR[13] (net)                  0.069               0.000     10.242 f
  u_cortexm0integration/HADDR[13] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000    10.242 f
  n542 (net)                                             0.069               0.000     10.242 f
  u_addr_decode/haddr[13] (cmsdk_mcu_system_cmsdk_mcu_addr_decode_40010000_40011000_0_f0000000_0)    0.000   10.242 f
  u_addr_decode/haddr[13] (net)                          0.069               0.000     10.242 f
  u_addr_decode/U18/B (NOR2_X1_A7TULL)                             0.699     0.001 *   10.243 f
  u_addr_decode/U18/Y (NOR2_X1_A7TULL)                             0.348     0.343     10.585 r
  u_addr_decode/n10 (net)                       1        0.005               0.000     10.585 r
  u_addr_decode/U19/B (NAND2B_X2_A7TULL)                           0.348     0.000 *   10.585 r
  u_addr_decode/U19/Y (NAND2B_X2_A7TULL)                           0.162     0.170     10.756 f
  u_addr_decode/n18 (net)                       2        0.008               0.000     10.756 f
  u_addr_decode/U20/A (NOR3_X1_A7TULL)                             0.162     0.000 *   10.756 f
  u_addr_decode/U20/Y (NOR3_X1_A7TULL)                             0.515     0.322     11.078 r
  u_addr_decode/n11 (net)                       1        0.006               0.000     11.078 r
  u_addr_decode/U21/C (NAND3_X1_A7TULL)                            0.515     0.000 *   11.078 r
  u_addr_decode/U21/Y (NAND3_X1_A7TULL)                            0.330     0.311     11.389 f
  u_addr_decode/n14 (net)                       1        0.005               0.000     11.389 f
  u_addr_decode/U23/AN (NAND3B_X4_A7TULL)                          0.330     0.000 *   11.389 f
  u_addr_decode/U23/Y (NAND3B_X4_A7TULL)                           0.168     0.343     11.732 f
  u_addr_decode/n15 (net)                       1        0.005               0.000     11.732 f
  u_addr_decode/U24/A (INV_X1_A7TULL)                              0.168     0.000 *   11.732 f
  u_addr_decode/U24/Y (INV_X1_A7TULL)                              0.125     0.133     11.864 r
  u_addr_decode/n16 (net)                       1        0.005               0.000     11.864 r
  u_addr_decode/U25/B (AND2_X4_A7TULL)                             0.125     0.000 *   11.864 r
  u_addr_decode/U25/Y (AND2_X4_A7TULL)                             0.320     0.356     12.220 r
  u_addr_decode/sysrom_hsel (net)               3        0.057               0.000     12.220 r
  u_addr_decode/sysrom_hsel (cmsdk_mcu_system_cmsdk_mcu_addr_decode_40010000_40011000_0_f0000000_0)    0.000   12.220 r
  sysrom_hsel (net)                                      0.057               0.000     12.220 r
  u_system_rom_table/HSEL (cmsdk_mcu_system_cmsdk_ahb_cs_rom_table_f0000000_e00ff000_1_f0200000_0_0)    0.000   12.220 r
  u_system_rom_table/HSEL (net)                          0.057               0.000     12.220 r
  u_system_rom_table/U30/B (AND2_X2_A7TULL)                        0.320     0.004 *   12.224 r
  u_system_rom_table/U30/Y (AND2_X2_A7TULL)                        0.128     0.298     12.522 r
  u_system_rom_table/n29 (net)                  1        0.006               0.000     12.522 r
  u_system_rom_table/clk_gate_haddr_reg_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_34)    0.000   12.522 r
  u_system_rom_table/clk_gate_haddr_reg_reg_1/EN (net)    0.006              0.000     12.522 r
  u_system_rom_table/clk_gate_haddr_reg_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.128    0.000 *   12.522 r
  data arrival time                                                                    12.522

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_system_rom_table/clk_gate_haddr_reg_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.396     20.804
  data required time                                                                   20.804
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.804
  data arrival time                                                                   -12.522
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           8.282


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cmsdk_mcu_sysctrl/clk_gate_reg_addr_reg_1/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg/CK (SDFFSHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg/Q (SDFFSHQ_X2_A7TULL)    0.371    0.554    2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/Iw1l85[2] (net)     6    0.033    0.000      2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/U658/B (NAND2_X4_A7TULL)    0.371    0.000 *    2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/U658/Y (NAND2_X4_A7TULL)    0.220    0.226    2.780 f
  u_cortexm0integration/u_cortexm0/u_logic/n80 (net)     3    0.033          0.000      2.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U683/A (NOR2_X4_A7TULL)    0.220    0.000 *    2.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U683/Y (NOR2_X4_A7TULL)    0.410    0.323    3.103 r
  u_cortexm0integration/u_cortexm0/u_logic/n81 (net)     5    0.033          0.000      3.103 r
  u_cortexm0integration/u_cortexm0/u_logic/U152/A (BUF_X2_A7TULL)    0.410    0.001 *    3.103 r
  u_cortexm0integration/u_cortexm0/u_logic/U152/Y (BUF_X2_A7TULL)    1.309    0.965     4.068 r
  u_cortexm0integration/u_cortexm0/u_logic/n7670 (net)    31    0.129        0.000      4.068 r
  u_cortexm0integration/u_cortexm0/u_logic/U686/B0 (AOI22_X1_A7TULL)    1.309    0.000 *    4.069 r
  u_cortexm0integration/u_cortexm0/u_logic/U686/Y (AOI22_X1_A7TULL)    0.466    0.512    4.581 f
  u_cortexm0integration/u_cortexm0/u_logic/n90 (net)     1    0.005          0.000      4.581 f
  u_cortexm0integration/u_cortexm0/u_logic/U694/B (NAND4_X2_A7TULL)    0.466    0.000 *    4.581 f
  u_cortexm0integration/u_cortexm0/u_logic/U694/Y (NAND4_X2_A7TULL)    0.252    0.289    4.870 r
  u_cortexm0integration/u_cortexm0/u_logic/n92 (net)     1    0.009          0.000      4.870 r
  u_cortexm0integration/u_cortexm0/u_logic/U695/A (INV_X2_A7TULL)    0.252    0.000 *    4.870 r
  u_cortexm0integration/u_cortexm0/u_logic/U695/Y (INV_X2_A7TULL)    0.094    0.099     4.969 f
  u_cortexm0integration/u_cortexm0/u_logic/n93 (net)     1    0.005          0.000      4.969 f
  u_cortexm0integration/u_cortexm0/u_logic/U696/C (NAND3B_X1_A7TULL)    0.094    0.000 *    4.969 f
  u_cortexm0integration/u_cortexm0/u_logic/U696/Y (NAND3B_X1_A7TULL)    0.266    0.172    5.141 r
  u_cortexm0integration/u_cortexm0/u_logic/n104 (net)     1    0.008         0.000      5.141 r
  u_cortexm0integration/u_cortexm0/u_logic/U716/B (MXI2_X1_A7TULL)    0.266    0.000 *    5.141 r
  u_cortexm0integration/u_cortexm0/u_logic/U716/Y (MXI2_X1_A7TULL)    0.452    0.357    5.498 f
  u_cortexm0integration/u_cortexm0/u_logic/n7263 (net)     4    0.018        0.000      5.498 f
  u_cortexm0integration/u_cortexm0/u_logic/U742/B0 (AOI211_X1_A7TULL)    0.452    0.000 *    5.498 f
  u_cortexm0integration/u_cortexm0/u_logic/U742/Y (AOI211_X1_A7TULL)    0.802    0.626    6.124 r
  u_cortexm0integration/u_cortexm0/u_logic/n279 (net)     2    0.012         0.000      6.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1029/A (NAND2_X2_A7TULL)    0.802    0.000 *    6.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1029/Y (NAND2_X2_A7TULL)    0.367    0.349    6.473 f
  u_cortexm0integration/u_cortexm0/u_logic/n894 (net)     3    0.020         0.000      6.473 f
  u_cortexm0integration/u_cortexm0/u_logic/U1031/A1 (OAI21_X4_A7TULL)    0.367    0.000 *    6.473 f
  u_cortexm0integration/u_cortexm0/u_logic/U1031/Y (OAI21_X4_A7TULL)    0.258    0.305    6.779 r
  u_cortexm0integration/u_cortexm0/u_logic/n281 (net)     1    0.010         0.000      6.779 r
  u_cortexm0integration/u_cortexm0/u_logic/U1032/B0 (AOI21_X4_A7TULL)    0.258    0.000 *    6.779 r
  u_cortexm0integration/u_cortexm0/u_logic/U1032/Y (AOI21_X4_A7TULL)    0.225    0.150    6.928 f
  u_cortexm0integration/u_cortexm0/u_logic/n849 (net)     2    0.029         0.000      6.928 f
  u_cortexm0integration/u_cortexm0/u_logic/U1214/A1 (OAI21_X8_A7TULL)    0.225    0.000 *    6.929 f
  u_cortexm0integration/u_cortexm0/u_logic/U1214/Y (OAI21_X8_A7TULL)    0.286    0.292    7.220 r
  u_cortexm0integration/u_cortexm0/u_logic/n777 (net)     2    0.029         0.000      7.220 r
  u_cortexm0integration/u_cortexm0/u_logic/U1660/A (INV_X8_A7TULL)    0.286    0.000 *    7.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U1660/Y (INV_X8_A7TULL)    0.145    0.154    7.374 f
  u_cortexm0integration/u_cortexm0/u_logic/n861 (net)     9    0.057         0.000      7.374 f
  u_cortexm0integration/u_cortexm0/u_logic/U1690/A0 (OAI21_X4_A7TULL)    0.145    0.000 *    7.374 f
  u_cortexm0integration/u_cortexm0/u_logic/U1690/Y (OAI21_X4_A7TULL)    0.210    0.204    7.578 r
  u_cortexm0integration/u_cortexm0/u_logic/n813 (net)     1    0.007         0.000      7.578 r
  u_cortexm0integration/u_cortexm0/u_logic/U1693/A (XNOR2_X2_A7TULL)    0.210    0.000 *    7.578 r
  u_cortexm0integration/u_cortexm0/u_logic/U1693/Y (XNOR2_X2_A7TULL)    0.557    0.285    7.863 r
  u_cortexm0integration/u_cortexm0/u_logic/n1737 (net)     2    0.014        0.000      7.863 r
  u_cortexm0integration/u_cortexm0/u_logic/U1694/A (INV_X4_A7TULL)    0.557    0.000 *    7.863 r
  u_cortexm0integration/u_cortexm0/u_logic/U1694/Y (INV_X4_A7TULL)    0.130    0.113    7.977 f
  u_cortexm0integration/u_cortexm0/u_logic/n1728 (net)     2    0.009        0.000      7.977 f
  u_cortexm0integration/u_cortexm0/u_logic/U1703/A (NOR2_X2_A7TULL)    0.130    0.000 *    7.977 f
  u_cortexm0integration/u_cortexm0/u_logic/U1703/Y (NOR2_X2_A7TULL)    0.284    0.217    8.193 r
  u_cortexm0integration/u_cortexm0/u_logic/n1746 (net)     2    0.009        0.000      8.193 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/A (NAND2_X2_A7TULL)    0.284    0.000 *    8.193 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/Y (NAND2_X2_A7TULL)    0.183    0.183    8.377 f
  u_cortexm0integration/u_cortexm0/u_logic/n919 (net)     1    0.012         0.000      8.377 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/B (NOR2_X4_A7TULL)    0.183    0.000 *    8.377 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/Y (NOR2_X4_A7TULL)    0.246    0.236    8.613 r
  u_cortexm0integration/u_cortexm0/u_logic/n2475 (net)     2    0.016        0.000      8.613 r
  u_cortexm0integration/u_cortexm0/u_logic/U1789/A (NAND2_X4_A7TULL)    0.246    0.000 *    8.613 r
  u_cortexm0integration/u_cortexm0/u_logic/U1789/Y (NAND2_X4_A7TULL)    0.149    0.151    8.764 f
  u_cortexm0integration/u_cortexm0/u_logic/n3055 (net)     2    0.018        0.000      8.764 f
  u_cortexm0integration/u_cortexm0/u_logic/U2153/AN (NAND3B_X4_A7TULL)    0.149    0.000 *    8.764 f
  u_cortexm0integration/u_cortexm0/u_logic/U2153/Y (NAND3B_X4_A7TULL)    0.175    0.301    9.065 f
  u_cortexm0integration/u_cortexm0/u_logic/n1242 (net)     1    0.010        0.000      9.065 f
  u_cortexm0integration/u_cortexm0/u_logic/U2154/A (INV_X4_A7TULL)    0.175    0.000 *    9.065 f
  u_cortexm0integration/u_cortexm0/u_logic/U2154/Y (INV_X4_A7TULL)    0.204    0.189    9.254 r
  u_cortexm0integration/u_cortexm0/u_logic/n5126 (net)     6    0.035        0.000      9.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U5148/A (NAND2_X2_A7TULL)    0.204    0.000 *    9.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U5148/Y (NAND2_X2_A7TULL)    0.169    0.148    9.403 f
  u_cortexm0integration/u_cortexm0/u_logic/n3466 (net)     1    0.009        0.000      9.403 f
  u_cortexm0integration/u_cortexm0/u_logic/U5149/A (XOR2_X3_A7TULL)    0.169    0.000 *    9.403 f
  u_cortexm0integration/u_cortexm0/u_logic/U5149/Y (XOR2_X3_A7TULL)    0.293    0.287    9.690 f
  u_cortexm0integration/u_cortexm0/u_logic/n7330 (net)     3    0.015        0.000      9.690 f
  u_cortexm0integration/u_cortexm0/u_logic/U5154/A1N (OAI2BB1_X4_A7TULL)    0.293    0.000 *    9.690 f
  u_cortexm0integration/u_cortexm0/u_logic/U5154/Y (OAI2BB1_X4_A7TULL)    0.319    0.419   10.108 f
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[27] (net)     4    0.048    0.000   10.108 f
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[27] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000   10.108 f
  u_cortexm0integration/u_cortexm0/HADDR[27] (net)       0.048               0.000     10.108 f
  u_cortexm0integration/u_cortexm0/HADDR[27] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000   10.108 f
  u_cortexm0integration/HADDR[27] (net)                  0.048               0.000     10.108 f
  u_cortexm0integration/HADDR[27] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000    10.108 f
  n528 (net)                                             0.048               0.000     10.108 f
  u_addr_decode/haddr[27] (cmsdk_mcu_system_cmsdk_mcu_addr_decode_40010000_40011000_0_f0000000_0)    0.000   10.108 f
  u_addr_decode/haddr[27] (net)                          0.048               0.000     10.108 f
  u_addr_decode/U5/A (NOR3_X4_A7TULL)                              0.319     0.000 *   10.109 f
  u_addr_decode/U5/Y (NOR3_X4_A7TULL)                              0.344     0.289     10.398 r
  u_addr_decode/n4 (net)                        1        0.010               0.000     10.398 r
  u_addr_decode/U7/C (NAND3B_X4_A7TULL)                            0.344     0.000 *   10.398 r
  u_addr_decode/U7/Y (NAND3B_X4_A7TULL)                            0.207     0.213     10.611 f
  u_addr_decode/n12 (net)                       3        0.013               0.000     10.611 f
  u_addr_decode/U13/B (NOR4B_X1_A7TULL)                            0.207     0.000 *   10.611 f
  u_addr_decode/U13/Y (NOR4B_X1_A7TULL)                            0.531     0.433     11.044 r
  u_addr_decode/n8 (net)                        1        0.006               0.000     11.044 r
  u_addr_decode/U14/B (NAND2B_X2_A7TULL)                           0.531     0.000 *   11.044 r
  u_addr_decode/U14/Y (NAND2B_X2_A7TULL)                           0.235     0.241     11.286 f
  u_addr_decode/n19 (net)                       3        0.014               0.000     11.286 f
  u_addr_decode/U17/A (NOR2_X1_A7TULL)                             0.235     0.000 *   11.286 f
  u_addr_decode/U17/Y (NOR2_X1_A7TULL)                             0.387     0.307     11.593 r
  u_addr_decode/n21 (net)                       2        0.010               0.000     11.593 r
  u_addr_decode/U29/A (AND2_X2_A7TULL)                             0.387     0.000 *   11.593 r
  u_addr_decode/U29/Y (AND2_X2_A7TULL)                             0.514     0.552     12.145 r
  u_addr_decode/sysctrl_hsel (net)              2        0.047               0.000     12.145 r
  u_addr_decode/sysctrl_hsel (cmsdk_mcu_system_cmsdk_mcu_addr_decode_40010000_40011000_0_f0000000_0)    0.000   12.145 r
  sysctrl_hsel (net)                                     0.047               0.000     12.145 r
  u_cmsdk_mcu_sysctrl/HSEL (cmsdk_mcu_system_cmsdk_mcu_sysctrl_BE0_0)        0.000     12.145 r
  u_cmsdk_mcu_sysctrl/HSEL (net)                         0.047               0.000     12.145 r
  u_cmsdk_mcu_sysctrl/U21/B (AND2_X2_A7TULL)                       0.514     0.003 *   12.148 r
  u_cmsdk_mcu_sysctrl/U21/Y (AND2_X2_A7TULL)                       0.158     0.354     12.501 r
  u_cmsdk_mcu_sysctrl/n60 (net)                 2        0.009               0.000     12.501 r
  u_cmsdk_mcu_sysctrl/clk_gate_reg_addr_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_33)    0.000   12.501 r
  u_cmsdk_mcu_sysctrl/clk_gate_reg_addr_reg_1/EN (net)    0.009              0.000     12.501 r
  u_cmsdk_mcu_sysctrl/clk_gate_reg_addr_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.158    0.000 *   12.501 r
  data arrival time                                                                    12.501

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_cmsdk_mcu_sysctrl/clk_gate_reg_addr_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.404     20.796
  data required time                                                                   20.796
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.796
  data arrival time                                                                   -12.501
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           8.294


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/A4bl85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Ml6l85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/A4bl85_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/A4bl85_reg/Q (SDFFRQ_X1_A7TULL)    0.257    0.661    2.661 r
  u_cortexm0integration/u_cortexm0/u_logic/n8987 (net)     4    0.014        0.000      2.661 r
  u_cortexm0integration/u_cortexm0/u_logic/U2524/A (INV_X1_A7TULL)    0.257    0.000 *    2.661 r
  u_cortexm0integration/u_cortexm0/u_logic/U2524/Y (INV_X1_A7TULL)    0.285    0.262    2.922 f
  u_cortexm0integration/u_cortexm0/u_logic/n6554 (net)     3    0.023        0.000      2.922 f
  u_cortexm0integration/u_cortexm0/u_logic/U2525/B (NOR2_X1_A7TULL)    0.285    0.000 *    2.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U2525/Y (NOR2_X1_A7TULL)    0.771    0.565    3.487 r
  u_cortexm0integration/u_cortexm0/u_logic/n1608 (net)     5    0.024        0.000      3.487 r
  u_cortexm0integration/u_cortexm0/u_logic/U2577/B (NAND3_X1_A7TULL)    0.771    0.000 *    3.487 r
  u_cortexm0integration/u_cortexm0/u_logic/U2577/Y (NAND3_X1_A7TULL)    0.609    0.543    4.030 f
  u_cortexm0integration/u_cortexm0/u_logic/n1622 (net)     4    0.015        0.000      4.030 f
  u_cortexm0integration/u_cortexm0/u_logic/U2591/B (NOR2_X1_A7TULL)    0.609    0.000 *    4.030 f
  u_cortexm0integration/u_cortexm0/u_logic/U2591/Y (NOR2_X1_A7TULL)    0.610    0.484    4.514 r
  u_cortexm0integration/u_cortexm0/u_logic/n3198 (net)     4    0.014        0.000      4.514 r
  u_cortexm0integration/u_cortexm0/u_logic/U2592/B1 (AOI22_X1_A7TULL)    0.610    0.000 *    4.514 r
  u_cortexm0integration/u_cortexm0/u_logic/U2592/Y (AOI22_X1_A7TULL)    0.317    0.362    4.876 f
  u_cortexm0integration/u_cortexm0/u_logic/n1618 (net)     1    0.005        0.000      4.876 f
  u_cortexm0integration/u_cortexm0/u_logic/U2593/C0 (OAI2B11_X2_A7TULL)    0.317    0.000 *    4.876 f
  u_cortexm0integration/u_cortexm0/u_logic/U2593/Y (OAI2B11_X2_A7TULL)    0.348    0.212    5.088 r
  u_cortexm0integration/u_cortexm0/u_logic/n1632 (net)     1    0.006        0.000      5.088 r
  u_cortexm0integration/u_cortexm0/u_logic/U2603/AN (NAND4B_X4_A7TULL)    0.348    0.000 *    5.088 r
  u_cortexm0integration/u_cortexm0/u_logic/U2603/Y (NAND4B_X4_A7TULL)    0.217    0.281    5.369 r
  u_cortexm0integration/u_cortexm0/u_logic/n1633 (net)     1    0.009        0.000      5.369 r
  u_cortexm0integration/u_cortexm0/u_logic/U2604/D (NOR4_X2_A7TULL)    0.217    0.000 *    5.369 r
  u_cortexm0integration/u_cortexm0/u_logic/U2604/Y (NOR4_X2_A7TULL)    0.214    0.220    5.589 f
  u_cortexm0integration/u_cortexm0/u_logic/n2602 (net)     5    0.022        0.000      5.589 f
  u_cortexm0integration/u_cortexm0/u_logic/U2630/A1 (AOI211_X2_A7TULL)    0.214    0.000 *    5.590 f
  u_cortexm0integration/u_cortexm0/u_logic/U2630/Y (AOI211_X2_A7TULL)    0.377    0.414    6.004 r
  u_cortexm0integration/u_cortexm0/u_logic/n1660 (net)     1    0.004        0.000      6.004 r
  u_cortexm0integration/u_cortexm0/u_logic/U2631/B0 (AOI2BB1_X1_A7TULL)    0.377    0.000 *    6.004 r
  u_cortexm0integration/u_cortexm0/u_logic/U2631/Y (AOI2BB1_X1_A7TULL)    0.303    0.304    6.307 f
  u_cortexm0integration/u_cortexm0/u_logic/n1664 (net)     1    0.020        0.000      6.307 f
  u_cortexm0integration/u_cortexm0/u_logic/U2637/A1N (OAI2BB1_X2_A7TULL)    0.303    0.001 *    6.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U2637/Y (OAI2BB1_X2_A7TULL)    0.280    0.453    6.761 f
  u_cortexm0integration/u_cortexm0/u_logic/n6680 (net)     4    0.023        0.000      6.761 f
  u_cortexm0integration/u_cortexm0/u_logic/U2640/A (NAND2_X1_A7TULL)    0.280    0.000 *    6.761 f
  u_cortexm0integration/u_cortexm0/u_logic/U2640/Y (NAND2_X1_A7TULL)    0.159    0.178    6.939 r
  u_cortexm0integration/u_cortexm0/u_logic/n1666 (net)     1    0.005        0.000      6.939 r
  u_cortexm0integration/u_cortexm0/u_logic/U2641/B (NAND2B_X2_A7TULL)    0.159    0.000 *    6.939 r
  u_cortexm0integration/u_cortexm0/u_logic/U2641/Y (NAND2B_X2_A7TULL)    0.140    0.127    7.066 f
  u_cortexm0integration/u_cortexm0/u_logic/n6547 (net)     2    0.006        0.000      7.066 f
  u_cortexm0integration/u_cortexm0/u_logic/U2645/A0 (OAI21_X1_A7TULL)    0.140    0.000 *    7.066 f
  u_cortexm0integration/u_cortexm0/u_logic/U2645/Y (OAI21_X1_A7TULL)    0.311    0.254    7.321 r
  u_cortexm0integration/u_cortexm0/u_logic/n1672 (net)     1    0.006        0.000      7.321 r
  u_cortexm0integration/u_cortexm0/u_logic/U2648/B0 (OAI211_X2_A7TULL)    0.311    0.000 *    7.321 r
  u_cortexm0integration/u_cortexm0/u_logic/U2648/Y (OAI211_X2_A7TULL)    0.795    0.588    7.908 f
  u_cortexm0integration/u_cortexm0/u_logic/lockup_o (net)     5    0.053     0.000      7.908 f
  u_cortexm0integration/u_cortexm0/u_logic/U2701/AN (NAND2B_X1_A7TULL)    0.795    0.000 *    7.909 f
  u_cortexm0integration/u_cortexm0/u_logic/U2701/Y (NAND2B_X1_A7TULL)    0.220    0.574    8.483 f
  u_cortexm0integration/u_cortexm0/u_logic/n2513 (net)     2    0.006        0.000      8.483 f
  u_cortexm0integration/u_cortexm0/u_logic/U2706/A (NOR2_X1_A7TULL)    0.220    0.000 *    8.483 f
  u_cortexm0integration/u_cortexm0/u_logic/U2706/Y (NOR2_X1_A7TULL)    0.426    0.331    8.814 r
  u_cortexm0integration/u_cortexm0/u_logic/n1703 (net)     1    0.011        0.000      8.814 r
  u_cortexm0integration/u_cortexm0/u_logic/U2707/B (NAND2_X2_A7TULL)    0.426    0.000 *    8.814 r
  u_cortexm0integration/u_cortexm0/u_logic/U2707/Y (NAND2_X2_A7TULL)    0.154    0.172    8.986 f
  u_cortexm0integration/u_cortexm0/u_logic/n7252 (net)     2    0.006        0.000      8.986 f
  u_cortexm0integration/u_cortexm0/u_logic/U2711/A (NOR2_X1_A7TULL)    0.154    0.000 *    8.986 f
  u_cortexm0integration/u_cortexm0/u_logic/U2711/Y (NOR2_X1_A7TULL)    0.811    0.533    9.519 r
  u_cortexm0integration/u_cortexm0/u_logic/n8431 (net)     4    0.025        0.000      9.519 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Ml6l85_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_3_20_0)    0.000    9.519 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Ml6l85_reg/EN (net)    0.025    0.000    9.519 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Ml6l85_reg/latch/E (TLATNTSCA_X8_A7TULL)    0.811    0.000 *    9.520 r
  data arrival time                                                                     9.520

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Ml6l85_reg/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.536     20.664
  data required time                                                                   20.664
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.664
  data arrival time                                                                    -9.520
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          11.145


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Dunl85_reg_0/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/CK (SDFFSQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/Q (SDFFSQ_X2_A7TULL)    0.160    0.661    2.661 r
  u_cortexm0integration/u_cortexm0/u_logic/X5p675 (net)     1    0.010       0.000      2.661 r
  u_cortexm0integration/u_cortexm0/u_logic/U767/A (BUF_X6_A7TULL)    0.160    0.000 *    2.661 r
  u_cortexm0integration/u_cortexm0/u_logic/U767/Y (BUF_X6_A7TULL)    0.588    0.476     3.137 r
  u_cortexm0integration/u_cortexm0/u_logic/n2236 (net)    35    0.162        0.000      3.137 r
  u_cortexm0integration/u_cortexm0/u_logic/U509/B (NAND2B_X2_A7TULL)    0.588    0.001 *    3.138 r
  u_cortexm0integration/u_cortexm0/u_logic/U509/Y (NAND2B_X2_A7TULL)    1.082    0.809    3.947 f
  u_cortexm0integration/u_cortexm0/u_logic/n6990 (net)    23    0.114        0.000      3.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U911/A (INV_X1_A7TULL)    1.082    0.002 *    3.949 f
  u_cortexm0integration/u_cortexm0/u_logic/U911/Y (INV_X1_A7TULL)    1.138    1.051     5.001 r
  u_cortexm0integration/u_cortexm0/u_logic/n2693 (net)    11    0.076        0.000      5.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U3613/A (NAND2_X1_A7TULL)    1.138    0.002 *    5.003 r
  u_cortexm0integration/u_cortexm0/u_logic/U3613/Y (NAND2_X1_A7TULL)    0.570    0.504    5.507 f
  u_cortexm0integration/u_cortexm0/u_logic/n6917 (net)     3    0.015        0.000      5.507 f
  u_cortexm0integration/u_cortexm0/u_logic/U3614/B0 (OAI21_X2_A7TULL)    0.570    0.000 *    5.507 f
  u_cortexm0integration/u_cortexm0/u_logic/U3614/Y (OAI21_X2_A7TULL)    0.402    0.295    5.802 r
  u_cortexm0integration/u_cortexm0/u_logic/n2352 (net)     1    0.012        0.000      5.802 r
  u_cortexm0integration/u_cortexm0/u_logic/U3615/A (NAND2_X1_A7TULL)    0.402    0.000 *    5.802 r
  u_cortexm0integration/u_cortexm0/u_logic/U3615/Y (NAND2_X1_A7TULL)    0.287    0.217    6.019 f
  u_cortexm0integration/u_cortexm0/u_logic/n2357 (net)     1    0.005        0.000      6.019 f
  u_cortexm0integration/u_cortexm0/u_logic/U3621/B (NAND4_X1_A7TULL)    0.287    0.000 *    6.019 f
  u_cortexm0integration/u_cortexm0/u_logic/U3621/Y (NAND4_X1_A7TULL)    0.254    0.216    6.235 r
  u_cortexm0integration/u_cortexm0/u_logic/n2359 (net)     1    0.005        0.000      6.235 r
  u_cortexm0integration/u_cortexm0/u_logic/U3622/A (INV_X1_A7TULL)    0.254    0.000 *    6.235 r
  u_cortexm0integration/u_cortexm0/u_logic/U3622/Y (INV_X1_A7TULL)    0.155    0.168    6.403 f
  u_cortexm0integration/u_cortexm0/u_logic/n2379 (net)     1    0.009        0.000      6.403 f
  u_cortexm0integration/u_cortexm0/u_logic/U3646/A (NAND4_X4_A7TULL)    0.155    0.000 *    6.403 f
  u_cortexm0integration/u_cortexm0/u_logic/U3646/Y (NAND4_X4_A7TULL)    0.247    0.167    6.570 r
  u_cortexm0integration/u_cortexm0/u_logic/n2481 (net)     3    0.016        0.000      6.570 r
  u_cortexm0integration/u_cortexm0/u_logic/U3650/A (NAND2_X1_A7TULL)    0.247    0.000 *    6.570 r
  u_cortexm0integration/u_cortexm0/u_logic/U3650/Y (NAND2_X1_A7TULL)    0.162    0.173    6.743 f
  u_cortexm0integration/u_cortexm0/u_logic/n2382 (net)     1    0.004        0.000      6.743 f
  u_cortexm0integration/u_cortexm0/u_logic/U3651/AN (NAND2B_X2_A7TULL)    0.162    0.000 *    6.743 f
  u_cortexm0integration/u_cortexm0/u_logic/U3651/Y (NAND2B_X2_A7TULL)    0.326    0.376    7.119 f
  u_cortexm0integration/u_cortexm0/u_logic/n2525 (net)     3    0.016        0.000      7.119 f
  u_cortexm0integration/u_cortexm0/u_logic/U3677/A (NOR2_X1_A7TULL)    0.326    0.000 *    7.119 f
  u_cortexm0integration/u_cortexm0/u_logic/U3677/Y (NOR2_X1_A7TULL)    0.378    0.334    7.454 r
  u_cortexm0integration/u_cortexm0/u_logic/n2561 (net)     3    0.009        0.000      7.454 r
  u_cortexm0integration/u_cortexm0/u_logic/U3684/A (NAND2_X1_A7TULL)    0.378    0.000 *    7.454 r
  u_cortexm0integration/u_cortexm0/u_logic/U3684/Y (NAND2_X1_A7TULL)    0.437    0.385    7.839 f
  u_cortexm0integration/u_cortexm0/u_logic/n7443 (net)     5    0.019        0.000      7.839 f
  u_cortexm0integration/u_cortexm0/u_logic/U3695/A (NOR2_X2_A7TULL)    0.437    0.000 *    7.839 f
  u_cortexm0integration/u_cortexm0/u_logic/U3695/Y (NOR2_X2_A7TULL)    1.493    1.023    8.862 r
  u_cortexm0integration/u_cortexm0/u_logic/n8241 (net)     6    0.071        0.000      8.862 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Dunl85_reg_0/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_0)    0.000    8.862 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Dunl85_reg_0/EN (net)    0.071    0.000    8.862 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Dunl85_reg_0/latch/E (TLATNTSCA_X8_A7TULL)    1.493    0.000 *    8.862 r
  data arrival time                                                                     8.862

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Dunl85_reg_0/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.607     20.593
  data required time                                                                   20.593
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.593
  data arrival time                                                                    -8.862
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          11.731


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Ca7m85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/CK (SDFFSQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/Q (SDFFSQ_X2_A7TULL)    0.160    0.661    2.661 r
  u_cortexm0integration/u_cortexm0/u_logic/X5p675 (net)     1    0.010       0.000      2.661 r
  u_cortexm0integration/u_cortexm0/u_logic/U767/A (BUF_X6_A7TULL)    0.160    0.000 *    2.661 r
  u_cortexm0integration/u_cortexm0/u_logic/U767/Y (BUF_X6_A7TULL)    0.588    0.476     3.137 r
  u_cortexm0integration/u_cortexm0/u_logic/n2236 (net)    35    0.162        0.000      3.137 r
  u_cortexm0integration/u_cortexm0/u_logic/U509/B (NAND2B_X2_A7TULL)    0.588    0.001 *    3.138 r
  u_cortexm0integration/u_cortexm0/u_logic/U509/Y (NAND2B_X2_A7TULL)    1.082    0.809    3.947 f
  u_cortexm0integration/u_cortexm0/u_logic/n6990 (net)    23    0.114        0.000      3.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U911/A (INV_X1_A7TULL)    1.082    0.002 *    3.949 f
  u_cortexm0integration/u_cortexm0/u_logic/U911/Y (INV_X1_A7TULL)    1.138    1.051     5.001 r
  u_cortexm0integration/u_cortexm0/u_logic/n2693 (net)    11    0.076        0.000      5.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U3613/A (NAND2_X1_A7TULL)    1.138    0.002 *    5.003 r
  u_cortexm0integration/u_cortexm0/u_logic/U3613/Y (NAND2_X1_A7TULL)    0.570    0.504    5.507 f
  u_cortexm0integration/u_cortexm0/u_logic/n6917 (net)     3    0.015        0.000      5.507 f
  u_cortexm0integration/u_cortexm0/u_logic/U3614/B0 (OAI21_X2_A7TULL)    0.570    0.000 *    5.507 f
  u_cortexm0integration/u_cortexm0/u_logic/U3614/Y (OAI21_X2_A7TULL)    0.402    0.295    5.802 r
  u_cortexm0integration/u_cortexm0/u_logic/n2352 (net)     1    0.012        0.000      5.802 r
  u_cortexm0integration/u_cortexm0/u_logic/U3615/A (NAND2_X1_A7TULL)    0.402    0.000 *    5.802 r
  u_cortexm0integration/u_cortexm0/u_logic/U3615/Y (NAND2_X1_A7TULL)    0.287    0.217    6.019 f
  u_cortexm0integration/u_cortexm0/u_logic/n2357 (net)     1    0.005        0.000      6.019 f
  u_cortexm0integration/u_cortexm0/u_logic/U3621/B (NAND4_X1_A7TULL)    0.287    0.000 *    6.019 f
  u_cortexm0integration/u_cortexm0/u_logic/U3621/Y (NAND4_X1_A7TULL)    0.254    0.216    6.235 r
  u_cortexm0integration/u_cortexm0/u_logic/n2359 (net)     1    0.005        0.000      6.235 r
  u_cortexm0integration/u_cortexm0/u_logic/U3622/A (INV_X1_A7TULL)    0.254    0.000 *    6.235 r
  u_cortexm0integration/u_cortexm0/u_logic/U3622/Y (INV_X1_A7TULL)    0.155    0.168    6.403 f
  u_cortexm0integration/u_cortexm0/u_logic/n2379 (net)     1    0.009        0.000      6.403 f
  u_cortexm0integration/u_cortexm0/u_logic/U3646/A (NAND4_X4_A7TULL)    0.155    0.000 *    6.403 f
  u_cortexm0integration/u_cortexm0/u_logic/U3646/Y (NAND4_X4_A7TULL)    0.247    0.167    6.570 r
  u_cortexm0integration/u_cortexm0/u_logic/n2481 (net)     3    0.016        0.000      6.570 r
  u_cortexm0integration/u_cortexm0/u_logic/U3690/A (NAND2_X2_A7TULL)    0.247    0.000 *    6.570 r
  u_cortexm0integration/u_cortexm0/u_logic/U3690/Y (NAND2_X2_A7TULL)    0.225    0.214    6.784 f
  u_cortexm0integration/u_cortexm0/u_logic/n2527 (net)     3    0.019        0.000      6.784 f
  u_cortexm0integration/u_cortexm0/u_logic/U3823/A (INV_X1_A7TULL)    0.225    0.000 *    6.784 f
  u_cortexm0integration/u_cortexm0/u_logic/U3823/Y (INV_X1_A7TULL)    0.377    0.306    7.091 r
  u_cortexm0integration/u_cortexm0/u_logic/n6125 (net)     5    0.024        0.000      7.091 r
  u_cortexm0integration/u_cortexm0/u_logic/U3824/B (AND2_X2_A7TULL)    0.377    0.000 *    7.091 r
  u_cortexm0integration/u_cortexm0/u_logic/U3824/Y (AND2_X2_A7TULL)    0.411    0.483    7.574 r
  u_cortexm0integration/u_cortexm0/u_logic/n7386 (net)     6    0.036        0.000      7.574 r
  u_cortexm0integration/u_cortexm0/u_logic/U3825/B (NAND2_X1_A7TULL)    0.411    0.000 *    7.575 r
  u_cortexm0integration/u_cortexm0/u_logic/U3825/Y (NAND2_X1_A7TULL)    0.188    0.205    7.779 f
  u_cortexm0integration/u_cortexm0/u_logic/n2483 (net)     1    0.004        0.000      7.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U3826/B (NOR2_X1_A7TULL)    0.188    0.000 *    7.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U3826/Y (NOR2_X1_A7TULL)    1.384    0.899    8.678 r
  u_cortexm0integration/u_cortexm0/u_logic/n8323 (net)     5    0.046        0.000      8.678 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_clk_gate_Ca7m85_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_5)    0.000    8.678 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_clk_gate_Ca7m85_reg/EN (net)    0.046    0.000    8.678 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Ca7m85_reg/latch/E (TLATNTSCA_X8_A7TULL)    1.384    0.001 *    8.679 r
  data arrival time                                                                     8.679

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Ca7m85_reg/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.595     20.605
  data required time                                                                   20.605
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.605
  data arrival time                                                                    -8.679
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          11.926


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_T68l85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/CK (SDFFSQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/Q (SDFFSQ_X2_A7TULL)    0.160    0.661    2.661 r
  u_cortexm0integration/u_cortexm0/u_logic/X5p675 (net)     1    0.010       0.000      2.661 r
  u_cortexm0integration/u_cortexm0/u_logic/U767/A (BUF_X6_A7TULL)    0.160    0.000 *    2.661 r
  u_cortexm0integration/u_cortexm0/u_logic/U767/Y (BUF_X6_A7TULL)    0.588    0.476     3.137 r
  u_cortexm0integration/u_cortexm0/u_logic/n2236 (net)    35    0.162        0.000      3.137 r
  u_cortexm0integration/u_cortexm0/u_logic/U509/B (NAND2B_X2_A7TULL)    0.588    0.001 *    3.138 r
  u_cortexm0integration/u_cortexm0/u_logic/U509/Y (NAND2B_X2_A7TULL)    1.082    0.809    3.947 f
  u_cortexm0integration/u_cortexm0/u_logic/n6990 (net)    23    0.114        0.000      3.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U911/A (INV_X1_A7TULL)    1.082    0.002 *    3.949 f
  u_cortexm0integration/u_cortexm0/u_logic/U911/Y (INV_X1_A7TULL)    1.138    1.051     5.001 r
  u_cortexm0integration/u_cortexm0/u_logic/n2693 (net)    11    0.076        0.000      5.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U3613/A (NAND2_X1_A7TULL)    1.138    0.002 *    5.003 r
  u_cortexm0integration/u_cortexm0/u_logic/U3613/Y (NAND2_X1_A7TULL)    0.570    0.504    5.507 f
  u_cortexm0integration/u_cortexm0/u_logic/n6917 (net)     3    0.015        0.000      5.507 f
  u_cortexm0integration/u_cortexm0/u_logic/U3614/B0 (OAI21_X2_A7TULL)    0.570    0.000 *    5.507 f
  u_cortexm0integration/u_cortexm0/u_logic/U3614/Y (OAI21_X2_A7TULL)    0.402    0.295    5.802 r
  u_cortexm0integration/u_cortexm0/u_logic/n2352 (net)     1    0.012        0.000      5.802 r
  u_cortexm0integration/u_cortexm0/u_logic/U3615/A (NAND2_X1_A7TULL)    0.402    0.000 *    5.802 r
  u_cortexm0integration/u_cortexm0/u_logic/U3615/Y (NAND2_X1_A7TULL)    0.287    0.217    6.019 f
  u_cortexm0integration/u_cortexm0/u_logic/n2357 (net)     1    0.005        0.000      6.019 f
  u_cortexm0integration/u_cortexm0/u_logic/U3621/B (NAND4_X1_A7TULL)    0.287    0.000 *    6.019 f
  u_cortexm0integration/u_cortexm0/u_logic/U3621/Y (NAND4_X1_A7TULL)    0.254    0.216    6.235 r
  u_cortexm0integration/u_cortexm0/u_logic/n2359 (net)     1    0.005        0.000      6.235 r
  u_cortexm0integration/u_cortexm0/u_logic/U3622/A (INV_X1_A7TULL)    0.254    0.000 *    6.235 r
  u_cortexm0integration/u_cortexm0/u_logic/U3622/Y (INV_X1_A7TULL)    0.155    0.168    6.403 f
  u_cortexm0integration/u_cortexm0/u_logic/n2379 (net)     1    0.009        0.000      6.403 f
  u_cortexm0integration/u_cortexm0/u_logic/U3646/A (NAND4_X4_A7TULL)    0.155    0.000 *    6.403 f
  u_cortexm0integration/u_cortexm0/u_logic/U3646/Y (NAND4_X4_A7TULL)    0.247    0.167    6.570 r
  u_cortexm0integration/u_cortexm0/u_logic/n2481 (net)     3    0.016        0.000      6.570 r
  u_cortexm0integration/u_cortexm0/u_logic/U3650/A (NAND2_X1_A7TULL)    0.247    0.000 *    6.570 r
  u_cortexm0integration/u_cortexm0/u_logic/U3650/Y (NAND2_X1_A7TULL)    0.162    0.173    6.743 f
  u_cortexm0integration/u_cortexm0/u_logic/n2382 (net)     1    0.004        0.000      6.743 f
  u_cortexm0integration/u_cortexm0/u_logic/U3651/AN (NAND2B_X2_A7TULL)    0.162    0.000 *    6.743 f
  u_cortexm0integration/u_cortexm0/u_logic/U3651/Y (NAND2B_X2_A7TULL)    0.326    0.376    7.119 f
  u_cortexm0integration/u_cortexm0/u_logic/n2525 (net)     3    0.016        0.000      7.119 f
  u_cortexm0integration/u_cortexm0/u_logic/U3677/A (NOR2_X1_A7TULL)    0.326    0.000 *    7.119 f
  u_cortexm0integration/u_cortexm0/u_logic/U3677/Y (NOR2_X1_A7TULL)    0.378    0.334    7.454 r
  u_cortexm0integration/u_cortexm0/u_logic/n2561 (net)     3    0.009        0.000      7.454 r
  u_cortexm0integration/u_cortexm0/u_logic/U3684/A (NAND2_X1_A7TULL)    0.378    0.000 *    7.454 r
  u_cortexm0integration/u_cortexm0/u_logic/U3684/Y (NAND2_X1_A7TULL)    0.437    0.385    7.839 f
  u_cortexm0integration/u_cortexm0/u_logic/n7443 (net)     5    0.019        0.000      7.839 f
  u_cortexm0integration/u_cortexm0/u_logic/U5146/B (AND2_X2_A7TULL)    0.437    0.000 *    7.839 f
  u_cortexm0integration/u_cortexm0/u_logic/U5146/Y (AND2_X2_A7TULL)    0.210    0.501    8.340 f
  u_cortexm0integration/u_cortexm0/u_logic/n3475 (net)     4    0.028        0.000      8.340 f
  u_cortexm0integration/u_cortexm0/u_logic/U5160/A (NOR2_X1_A7TULL)    0.210    0.000 *    8.340 f
  u_cortexm0integration/u_cortexm0/u_logic/U5160/Y (NOR2_X1_A7TULL)    0.418    0.324    8.664 r
  u_cortexm0integration/u_cortexm0/u_logic/n8333 (net)     1    0.011        0.000      8.664 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_0_clk_gate_T68l85_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_15)    0.000    8.664 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_0_clk_gate_T68l85_reg/EN (net)    0.011    0.000    8.664 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_T68l85_reg/latch/E (TLATNTSCA_X8_A7TULL)    0.418    0.000 *    8.665 r
  data arrival time                                                                     8.665

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_T68l85_reg/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.478     20.722
  data required time                                                                   20.722
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.722
  data arrival time                                                                    -8.665
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          12.058


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Ryrl85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/CK (SDFFSQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/Q (SDFFSQ_X2_A7TULL)    0.160    0.661    2.661 r
  u_cortexm0integration/u_cortexm0/u_logic/X5p675 (net)     1    0.010       0.000      2.661 r
  u_cortexm0integration/u_cortexm0/u_logic/U767/A (BUF_X6_A7TULL)    0.160    0.000 *    2.661 r
  u_cortexm0integration/u_cortexm0/u_logic/U767/Y (BUF_X6_A7TULL)    0.588    0.476     3.137 r
  u_cortexm0integration/u_cortexm0/u_logic/n2236 (net)    35    0.162        0.000      3.137 r
  u_cortexm0integration/u_cortexm0/u_logic/U509/B (NAND2B_X2_A7TULL)    0.588    0.001 *    3.138 r
  u_cortexm0integration/u_cortexm0/u_logic/U509/Y (NAND2B_X2_A7TULL)    1.082    0.809    3.947 f
  u_cortexm0integration/u_cortexm0/u_logic/n6990 (net)    23    0.114        0.000      3.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U911/A (INV_X1_A7TULL)    1.082    0.002 *    3.949 f
  u_cortexm0integration/u_cortexm0/u_logic/U911/Y (INV_X1_A7TULL)    1.138    1.051     5.001 r
  u_cortexm0integration/u_cortexm0/u_logic/n2693 (net)    11    0.076        0.000      5.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U3613/A (NAND2_X1_A7TULL)    1.138    0.002 *    5.003 r
  u_cortexm0integration/u_cortexm0/u_logic/U3613/Y (NAND2_X1_A7TULL)    0.570    0.504    5.507 f
  u_cortexm0integration/u_cortexm0/u_logic/n6917 (net)     3    0.015        0.000      5.507 f
  u_cortexm0integration/u_cortexm0/u_logic/U3614/B0 (OAI21_X2_A7TULL)    0.570    0.000 *    5.507 f
  u_cortexm0integration/u_cortexm0/u_logic/U3614/Y (OAI21_X2_A7TULL)    0.402    0.295    5.802 r
  u_cortexm0integration/u_cortexm0/u_logic/n2352 (net)     1    0.012        0.000      5.802 r
  u_cortexm0integration/u_cortexm0/u_logic/U3615/A (NAND2_X1_A7TULL)    0.402    0.000 *    5.802 r
  u_cortexm0integration/u_cortexm0/u_logic/U3615/Y (NAND2_X1_A7TULL)    0.287    0.217    6.019 f
  u_cortexm0integration/u_cortexm0/u_logic/n2357 (net)     1    0.005        0.000      6.019 f
  u_cortexm0integration/u_cortexm0/u_logic/U3621/B (NAND4_X1_A7TULL)    0.287    0.000 *    6.019 f
  u_cortexm0integration/u_cortexm0/u_logic/U3621/Y (NAND4_X1_A7TULL)    0.254    0.216    6.235 r
  u_cortexm0integration/u_cortexm0/u_logic/n2359 (net)     1    0.005        0.000      6.235 r
  u_cortexm0integration/u_cortexm0/u_logic/U3622/A (INV_X1_A7TULL)    0.254    0.000 *    6.235 r
  u_cortexm0integration/u_cortexm0/u_logic/U3622/Y (INV_X1_A7TULL)    0.155    0.168    6.403 f
  u_cortexm0integration/u_cortexm0/u_logic/n2379 (net)     1    0.009        0.000      6.403 f
  u_cortexm0integration/u_cortexm0/u_logic/U3646/A (NAND4_X4_A7TULL)    0.155    0.000 *    6.403 f
  u_cortexm0integration/u_cortexm0/u_logic/U3646/Y (NAND4_X4_A7TULL)    0.247    0.167    6.570 r
  u_cortexm0integration/u_cortexm0/u_logic/n2481 (net)     3    0.016        0.000      6.570 r
  u_cortexm0integration/u_cortexm0/u_logic/U3650/A (NAND2_X1_A7TULL)    0.247    0.000 *    6.570 r
  u_cortexm0integration/u_cortexm0/u_logic/U3650/Y (NAND2_X1_A7TULL)    0.162    0.173    6.743 f
  u_cortexm0integration/u_cortexm0/u_logic/n2382 (net)     1    0.004        0.000      6.743 f
  u_cortexm0integration/u_cortexm0/u_logic/U3651/AN (NAND2B_X2_A7TULL)    0.162    0.000 *    6.743 f
  u_cortexm0integration/u_cortexm0/u_logic/U3651/Y (NAND2B_X2_A7TULL)    0.326    0.376    7.119 f
  u_cortexm0integration/u_cortexm0/u_logic/n2525 (net)     3    0.016        0.000      7.119 f
  u_cortexm0integration/u_cortexm0/u_logic/U3677/A (NOR2_X1_A7TULL)    0.326    0.000 *    7.119 f
  u_cortexm0integration/u_cortexm0/u_logic/U3677/Y (NOR2_X1_A7TULL)    0.378    0.334    7.454 r
  u_cortexm0integration/u_cortexm0/u_logic/n2561 (net)     3    0.009        0.000      7.454 r
  u_cortexm0integration/u_cortexm0/u_logic/U3684/A (NAND2_X1_A7TULL)    0.378    0.000 *    7.454 r
  u_cortexm0integration/u_cortexm0/u_logic/U3684/Y (NAND2_X1_A7TULL)    0.437    0.385    7.839 f
  u_cortexm0integration/u_cortexm0/u_logic/n7443 (net)     5    0.019        0.000      7.839 f
  u_cortexm0integration/u_cortexm0/u_logic/U5146/B (AND2_X2_A7TULL)    0.437    0.000 *    7.839 f
  u_cortexm0integration/u_cortexm0/u_logic/U5146/Y (AND2_X2_A7TULL)    0.210    0.501    8.340 f
  u_cortexm0integration/u_cortexm0/u_logic/n3475 (net)     4    0.028        0.000      8.340 f
  u_cortexm0integration/u_cortexm0/u_logic/U5147/A (NOR2_X1_A7TULL)    0.210    0.000 *    8.340 f
  u_cortexm0integration/u_cortexm0/u_logic/U5147/Y (NOR2_X1_A7TULL)    0.385    0.303    8.643 r
  u_cortexm0integration/u_cortexm0/u_logic/n8335 (net)     1    0.010        0.000      8.643 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_0_clk_gate_Ryrl85_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_17)    0.000    8.643 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_0_clk_gate_Ryrl85_reg/EN (net)    0.010    0.000    8.643 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Ryrl85_reg/latch/E (TLATNTSCA_X8_A7TULL)    0.385    0.000 *    8.644 r
  data arrival time                                                                     8.644

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Ryrl85_reg/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.468     20.732
  data required time                                                                   20.732
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.732
  data arrival time                                                                    -8.644
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          12.088


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Rb7m85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/CK (SDFFSQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/Q (SDFFSQ_X2_A7TULL)    0.132    0.713    2.713 f
  u_cortexm0integration/u_cortexm0/u_logic/X5p675 (net)     1    0.009       0.000      2.713 f
  u_cortexm0integration/u_cortexm0/u_logic/U767/A (BUF_X6_A7TULL)    0.132    0.000 *    2.713 f
  u_cortexm0integration/u_cortexm0/u_logic/U767/Y (BUF_X6_A7TULL)    0.317    0.383     3.096 f
  u_cortexm0integration/u_cortexm0/u_logic/n2236 (net)    35    0.154        0.000      3.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U509/B (NAND2B_X2_A7TULL)    0.317    0.001 *    3.097 f
  u_cortexm0integration/u_cortexm0/u_logic/U509/Y (NAND2B_X2_A7TULL)    1.240    0.837    3.934 r
  u_cortexm0integration/u_cortexm0/u_logic/n6990 (net)    23    0.120        0.000      3.934 r
  u_cortexm0integration/u_cortexm0/u_logic/U911/A (INV_X1_A7TULL)    1.240    0.002 *    3.936 r
  u_cortexm0integration/u_cortexm0/u_logic/U911/Y (INV_X1_A7TULL)    0.942    0.934     4.870 f
  u_cortexm0integration/u_cortexm0/u_logic/n2693 (net)    11    0.075        0.000      4.870 f
  u_cortexm0integration/u_cortexm0/u_logic/U3613/A (NAND2_X1_A7TULL)    0.942    0.002 *    4.872 f
  u_cortexm0integration/u_cortexm0/u_logic/U3613/Y (NAND2_X1_A7TULL)    0.437    0.463    5.335 r
  u_cortexm0integration/u_cortexm0/u_logic/n6917 (net)     3    0.015        0.000      5.335 r
  u_cortexm0integration/u_cortexm0/u_logic/U3614/B0 (OAI21_X2_A7TULL)    0.437    0.000 *    5.335 r
  u_cortexm0integration/u_cortexm0/u_logic/U3614/Y (OAI21_X2_A7TULL)    0.228    0.247    5.582 f
  u_cortexm0integration/u_cortexm0/u_logic/n2352 (net)     1    0.012        0.000      5.582 f
  u_cortexm0integration/u_cortexm0/u_logic/U3615/A (NAND2_X1_A7TULL)    0.228    0.000 *    5.582 f
  u_cortexm0integration/u_cortexm0/u_logic/U3615/Y (NAND2_X1_A7TULL)    0.164    0.161    5.743 r
  u_cortexm0integration/u_cortexm0/u_logic/n2357 (net)     1    0.004        0.000      5.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U3621/B (NAND4_X1_A7TULL)    0.164    0.000 *    5.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U3621/Y (NAND4_X1_A7TULL)    0.389    0.314    6.057 f
  u_cortexm0integration/u_cortexm0/u_logic/n2359 (net)     1    0.005        0.000      6.057 f
  u_cortexm0integration/u_cortexm0/u_logic/U3622/A (INV_X1_A7TULL)    0.389    0.000 *    6.057 f
  u_cortexm0integration/u_cortexm0/u_logic/U3622/Y (INV_X1_A7TULL)    0.217    0.232    6.289 r
  u_cortexm0integration/u_cortexm0/u_logic/n2379 (net)     1    0.008        0.000      6.289 r
  u_cortexm0integration/u_cortexm0/u_logic/U3646/A (NAND4_X4_A7TULL)    0.217    0.000 *    6.289 r
  u_cortexm0integration/u_cortexm0/u_logic/U3646/Y (NAND4_X4_A7TULL)    0.291    0.223    6.512 f
  u_cortexm0integration/u_cortexm0/u_logic/n2481 (net)     3    0.016        0.000      6.512 f
  u_cortexm0integration/u_cortexm0/u_logic/U3650/A (NAND2_X1_A7TULL)    0.291    0.000 *    6.512 f
  u_cortexm0integration/u_cortexm0/u_logic/U3650/Y (NAND2_X1_A7TULL)    0.153    0.172    6.684 r
  u_cortexm0integration/u_cortexm0/u_logic/n2382 (net)     1    0.004        0.000      6.684 r
  u_cortexm0integration/u_cortexm0/u_logic/U3651/AN (NAND2B_X2_A7TULL)    0.153    0.000 *    6.684 r
  u_cortexm0integration/u_cortexm0/u_logic/U3651/Y (NAND2B_X2_A7TULL)    0.269    0.295    6.979 r
  u_cortexm0integration/u_cortexm0/u_logic/n2525 (net)     3    0.018        0.000      6.979 r
  u_cortexm0integration/u_cortexm0/u_logic/U3677/A (NOR2_X1_A7TULL)    0.269    0.000 *    6.979 r
  u_cortexm0integration/u_cortexm0/u_logic/U3677/Y (NOR2_X1_A7TULL)    0.165    0.182    7.161 f
  u_cortexm0integration/u_cortexm0/u_logic/n2561 (net)     3    0.009        0.000      7.161 f
  u_cortexm0integration/u_cortexm0/u_logic/U3820/AN (NAND2B_X1_A7TULL)    0.165    0.000 *    7.161 f
  u_cortexm0integration/u_cortexm0/u_logic/U3820/Y (NAND2B_X1_A7TULL)    0.249    0.394    7.555 f
  u_cortexm0integration/u_cortexm0/u_logic/n3473 (net)     2    0.009        0.000      7.555 f
  u_cortexm0integration/u_cortexm0/u_logic/U5155/A (NOR2_X1_A7TULL)    0.249    0.000 *    7.555 f
  u_cortexm0integration/u_cortexm0/u_logic/U5155/Y (NOR2_X1_A7TULL)    0.644    0.466    8.021 r
  u_cortexm0integration/u_cortexm0/u_logic/n5567 (net)     3    0.019        0.000      8.021 r
  u_cortexm0integration/u_cortexm0/u_logic/U5156/A (NAND2_X1_A7TULL)    0.644    0.000 *    8.021 r
  u_cortexm0integration/u_cortexm0/u_logic/U5156/Y (NAND2_X1_A7TULL)    0.330    0.325    8.346 f
  u_cortexm0integration/u_cortexm0/u_logic/n7385 (net)     2    0.009        0.000      8.346 f
  u_cortexm0integration/u_cortexm0/u_logic/U5157/A (NOR2_X1_A7TULL)    0.330    0.000 *    8.346 f
  u_cortexm0integration/u_cortexm0/u_logic/U5157/Y (NOR2_X1_A7TULL)    0.262    0.256    8.603 r
  u_cortexm0integration/u_cortexm0/u_logic/n8332 (net)     1    0.005        0.000      8.603 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_0_clk_gate_Rb7m85_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_14)    0.000    8.603 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_0_clk_gate_Rb7m85_reg/EN (net)    0.005    0.000    8.603 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Rb7m85_reg/latch/E (TLATNTSCA_X8_A7TULL)    0.262    0.000 *    8.603 r
  data arrival time                                                                     8.603

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Rb7m85_reg/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.434     20.766
  data required time                                                                   20.766
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.766
  data arrival time                                                                    -8.603
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          12.164


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_J07m85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/CK (SDFFSQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/Q (SDFFSQ_X2_A7TULL)    0.132    0.713    2.713 f
  u_cortexm0integration/u_cortexm0/u_logic/X5p675 (net)     1    0.009       0.000      2.713 f
  u_cortexm0integration/u_cortexm0/u_logic/U767/A (BUF_X6_A7TULL)    0.132    0.000 *    2.713 f
  u_cortexm0integration/u_cortexm0/u_logic/U767/Y (BUF_X6_A7TULL)    0.317    0.383     3.096 f
  u_cortexm0integration/u_cortexm0/u_logic/n2236 (net)    35    0.154        0.000      3.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U509/B (NAND2B_X2_A7TULL)    0.317    0.001 *    3.097 f
  u_cortexm0integration/u_cortexm0/u_logic/U509/Y (NAND2B_X2_A7TULL)    1.240    0.837    3.934 r
  u_cortexm0integration/u_cortexm0/u_logic/n6990 (net)    23    0.120        0.000      3.934 r
  u_cortexm0integration/u_cortexm0/u_logic/U911/A (INV_X1_A7TULL)    1.240    0.002 *    3.936 r
  u_cortexm0integration/u_cortexm0/u_logic/U911/Y (INV_X1_A7TULL)    0.942    0.934     4.870 f
  u_cortexm0integration/u_cortexm0/u_logic/n2693 (net)    11    0.075        0.000      4.870 f
  u_cortexm0integration/u_cortexm0/u_logic/U3613/A (NAND2_X1_A7TULL)    0.942    0.002 *    4.872 f
  u_cortexm0integration/u_cortexm0/u_logic/U3613/Y (NAND2_X1_A7TULL)    0.437    0.463    5.335 r
  u_cortexm0integration/u_cortexm0/u_logic/n6917 (net)     3    0.015        0.000      5.335 r
  u_cortexm0integration/u_cortexm0/u_logic/U3614/B0 (OAI21_X2_A7TULL)    0.437    0.000 *    5.335 r
  u_cortexm0integration/u_cortexm0/u_logic/U3614/Y (OAI21_X2_A7TULL)    0.228    0.247    5.582 f
  u_cortexm0integration/u_cortexm0/u_logic/n2352 (net)     1    0.012        0.000      5.582 f
  u_cortexm0integration/u_cortexm0/u_logic/U3615/A (NAND2_X1_A7TULL)    0.228    0.000 *    5.582 f
  u_cortexm0integration/u_cortexm0/u_logic/U3615/Y (NAND2_X1_A7TULL)    0.164    0.161    5.743 r
  u_cortexm0integration/u_cortexm0/u_logic/n2357 (net)     1    0.004        0.000      5.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U3621/B (NAND4_X1_A7TULL)    0.164    0.000 *    5.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U3621/Y (NAND4_X1_A7TULL)    0.389    0.314    6.057 f
  u_cortexm0integration/u_cortexm0/u_logic/n2359 (net)     1    0.005        0.000      6.057 f
  u_cortexm0integration/u_cortexm0/u_logic/U3622/A (INV_X1_A7TULL)    0.389    0.000 *    6.057 f
  u_cortexm0integration/u_cortexm0/u_logic/U3622/Y (INV_X1_A7TULL)    0.217    0.232    6.289 r
  u_cortexm0integration/u_cortexm0/u_logic/n2379 (net)     1    0.008        0.000      6.289 r
  u_cortexm0integration/u_cortexm0/u_logic/U3646/A (NAND4_X4_A7TULL)    0.217    0.000 *    6.289 r
  u_cortexm0integration/u_cortexm0/u_logic/U3646/Y (NAND4_X4_A7TULL)    0.291    0.223    6.512 f
  u_cortexm0integration/u_cortexm0/u_logic/n2481 (net)     3    0.016        0.000      6.512 f
  u_cortexm0integration/u_cortexm0/u_logic/U3650/A (NAND2_X1_A7TULL)    0.291    0.000 *    6.512 f
  u_cortexm0integration/u_cortexm0/u_logic/U3650/Y (NAND2_X1_A7TULL)    0.153    0.172    6.684 r
  u_cortexm0integration/u_cortexm0/u_logic/n2382 (net)     1    0.004        0.000      6.684 r
  u_cortexm0integration/u_cortexm0/u_logic/U3651/AN (NAND2B_X2_A7TULL)    0.153    0.000 *    6.684 r
  u_cortexm0integration/u_cortexm0/u_logic/U3651/Y (NAND2B_X2_A7TULL)    0.269    0.295    6.979 r
  u_cortexm0integration/u_cortexm0/u_logic/n2525 (net)     3    0.018        0.000      6.979 r
  u_cortexm0integration/u_cortexm0/u_logic/U3677/A (NOR2_X1_A7TULL)    0.269    0.000 *    6.979 r
  u_cortexm0integration/u_cortexm0/u_logic/U3677/Y (NOR2_X1_A7TULL)    0.165    0.182    7.161 f
  u_cortexm0integration/u_cortexm0/u_logic/n2561 (net)     3    0.009        0.000      7.161 f
  u_cortexm0integration/u_cortexm0/u_logic/U3820/AN (NAND2B_X1_A7TULL)    0.165    0.000 *    7.161 f
  u_cortexm0integration/u_cortexm0/u_logic/U3820/Y (NAND2B_X1_A7TULL)    0.249    0.394    7.555 f
  u_cortexm0integration/u_cortexm0/u_logic/n3473 (net)     2    0.009        0.000      7.555 f
  u_cortexm0integration/u_cortexm0/u_logic/U5155/A (NOR2_X1_A7TULL)    0.249    0.000 *    7.555 f
  u_cortexm0integration/u_cortexm0/u_logic/U5155/Y (NOR2_X1_A7TULL)    0.644    0.466    8.021 r
  u_cortexm0integration/u_cortexm0/u_logic/n5567 (net)     3    0.019        0.000      8.021 r
  u_cortexm0integration/u_cortexm0/u_logic/U5158/A (NAND2_X1_A7TULL)    0.644    0.000 *    8.021 r
  u_cortexm0integration/u_cortexm0/u_logic/U5158/Y (NAND2_X1_A7TULL)    0.330    0.326    8.347 f
  u_cortexm0integration/u_cortexm0/u_logic/n7387 (net)     2    0.009        0.000      8.347 f
  u_cortexm0integration/u_cortexm0/u_logic/U5159/A (NOR2_X1_A7TULL)    0.330    0.000 *    8.347 f
  u_cortexm0integration/u_cortexm0/u_logic/U5159/Y (NOR2_X1_A7TULL)    0.243    0.241    8.588 r
  u_cortexm0integration/u_cortexm0/u_logic/n8334 (net)     1    0.004        0.000      8.588 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_0_clk_gate_J07m85_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_16)    0.000    8.588 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_0_clk_gate_J07m85_reg/EN (net)    0.004    0.000    8.588 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_J07m85_reg/latch/E (TLATNTSCA_X8_A7TULL)    0.243    0.000 *    8.588 r
  data arrival time                                                                     8.588

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_J07m85_reg/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.428     20.772
  data required time                                                                   20.772
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.772
  data arrival time                                                                    -8.588
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          12.183


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Q95l85_reg_0/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/CK (SDFFSQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/Q (SDFFSQ_X2_A7TULL)    0.160    0.661    2.661 r
  u_cortexm0integration/u_cortexm0/u_logic/X5p675 (net)     1    0.010       0.000      2.661 r
  u_cortexm0integration/u_cortexm0/u_logic/U767/A (BUF_X6_A7TULL)    0.160    0.000 *    2.661 r
  u_cortexm0integration/u_cortexm0/u_logic/U767/Y (BUF_X6_A7TULL)    0.588    0.476     3.137 r
  u_cortexm0integration/u_cortexm0/u_logic/n2236 (net)    35    0.162        0.000      3.137 r
  u_cortexm0integration/u_cortexm0/u_logic/U509/B (NAND2B_X2_A7TULL)    0.588    0.001 *    3.138 r
  u_cortexm0integration/u_cortexm0/u_logic/U509/Y (NAND2B_X2_A7TULL)    1.082    0.809    3.947 f
  u_cortexm0integration/u_cortexm0/u_logic/n6990 (net)    23    0.114        0.000      3.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U911/A (INV_X1_A7TULL)    1.082    0.002 *    3.949 f
  u_cortexm0integration/u_cortexm0/u_logic/U911/Y (INV_X1_A7TULL)    1.138    1.051     5.001 r
  u_cortexm0integration/u_cortexm0/u_logic/n2693 (net)    11    0.076        0.000      5.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U3613/A (NAND2_X1_A7TULL)    1.138    0.002 *    5.003 r
  u_cortexm0integration/u_cortexm0/u_logic/U3613/Y (NAND2_X1_A7TULL)    0.570    0.504    5.507 f
  u_cortexm0integration/u_cortexm0/u_logic/n6917 (net)     3    0.015        0.000      5.507 f
  u_cortexm0integration/u_cortexm0/u_logic/U3614/B0 (OAI21_X2_A7TULL)    0.570    0.000 *    5.507 f
  u_cortexm0integration/u_cortexm0/u_logic/U3614/Y (OAI21_X2_A7TULL)    0.402    0.295    5.802 r
  u_cortexm0integration/u_cortexm0/u_logic/n2352 (net)     1    0.012        0.000      5.802 r
  u_cortexm0integration/u_cortexm0/u_logic/U3615/A (NAND2_X1_A7TULL)    0.402    0.000 *    5.802 r
  u_cortexm0integration/u_cortexm0/u_logic/U3615/Y (NAND2_X1_A7TULL)    0.287    0.217    6.019 f
  u_cortexm0integration/u_cortexm0/u_logic/n2357 (net)     1    0.005        0.000      6.019 f
  u_cortexm0integration/u_cortexm0/u_logic/U3621/B (NAND4_X1_A7TULL)    0.287    0.000 *    6.019 f
  u_cortexm0integration/u_cortexm0/u_logic/U3621/Y (NAND4_X1_A7TULL)    0.254    0.216    6.235 r
  u_cortexm0integration/u_cortexm0/u_logic/n2359 (net)     1    0.005        0.000      6.235 r
  u_cortexm0integration/u_cortexm0/u_logic/U3622/A (INV_X1_A7TULL)    0.254    0.000 *    6.235 r
  u_cortexm0integration/u_cortexm0/u_logic/U3622/Y (INV_X1_A7TULL)    0.155    0.168    6.403 f
  u_cortexm0integration/u_cortexm0/u_logic/n2379 (net)     1    0.009        0.000      6.403 f
  u_cortexm0integration/u_cortexm0/u_logic/U3646/A (NAND4_X4_A7TULL)    0.155    0.000 *    6.403 f
  u_cortexm0integration/u_cortexm0/u_logic/U3646/Y (NAND4_X4_A7TULL)    0.247    0.167    6.570 r
  u_cortexm0integration/u_cortexm0/u_logic/n2481 (net)     3    0.016        0.000      6.570 r
  u_cortexm0integration/u_cortexm0/u_logic/U3650/A (NAND2_X1_A7TULL)    0.247    0.000 *    6.570 r
  u_cortexm0integration/u_cortexm0/u_logic/U3650/Y (NAND2_X1_A7TULL)    0.162    0.173    6.743 f
  u_cortexm0integration/u_cortexm0/u_logic/n2382 (net)     1    0.004        0.000      6.743 f
  u_cortexm0integration/u_cortexm0/u_logic/U3651/AN (NAND2B_X2_A7TULL)    0.162    0.000 *    6.743 f
  u_cortexm0integration/u_cortexm0/u_logic/U3651/Y (NAND2B_X2_A7TULL)    0.326    0.376    7.119 f
  u_cortexm0integration/u_cortexm0/u_logic/n2525 (net)     3    0.016        0.000      7.119 f
  u_cortexm0integration/u_cortexm0/u_logic/U3677/A (NOR2_X1_A7TULL)    0.326    0.000 *    7.119 f
  u_cortexm0integration/u_cortexm0/u_logic/U3677/Y (NOR2_X1_A7TULL)    0.378    0.334    7.454 r
  u_cortexm0integration/u_cortexm0/u_logic/n2561 (net)     3    0.009        0.000      7.454 r
  u_cortexm0integration/u_cortexm0/u_logic/U3684/A (NAND2_X1_A7TULL)    0.378    0.000 *    7.454 r
  u_cortexm0integration/u_cortexm0/u_logic/U3684/Y (NAND2_X1_A7TULL)    0.437    0.385    7.839 f
  u_cortexm0integration/u_cortexm0/u_logic/n7443 (net)     5    0.019        0.000      7.839 f
  u_cortexm0integration/u_cortexm0/u_logic/U7313/A (NOR3_X1_A7TULL)    0.437    0.000 *    7.839 f
  u_cortexm0integration/u_cortexm0/u_logic/U7313/Y (NOR3_X1_A7TULL)    0.802    0.604    8.442 r
  u_cortexm0integration/u_cortexm0/u_logic/Swe775 (net)     1    0.014       0.000      8.442 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Q95l85_reg_0/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_1)    0.000    8.442 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Q95l85_reg_0/EN (net)    0.014    0.000    8.442 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Q95l85_reg_0/latch/E (TLATNTSCA_X8_A7TULL)    0.802    0.000 *    8.442 r
  data arrival time                                                                     8.442

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Q95l85_reg_0/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.535     20.665
  data required time                                                                   20.665
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.665
  data arrival time                                                                    -8.442
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          12.223


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_N87m85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/CK (SDFFSQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/Q (SDFFSQ_X2_A7TULL)    0.160    0.661    2.661 r
  u_cortexm0integration/u_cortexm0/u_logic/X5p675 (net)     1    0.010       0.000      2.661 r
  u_cortexm0integration/u_cortexm0/u_logic/U767/A (BUF_X6_A7TULL)    0.160    0.000 *    2.661 r
  u_cortexm0integration/u_cortexm0/u_logic/U767/Y (BUF_X6_A7TULL)    0.588    0.476     3.137 r
  u_cortexm0integration/u_cortexm0/u_logic/n2236 (net)    35    0.162        0.000      3.137 r
  u_cortexm0integration/u_cortexm0/u_logic/U509/B (NAND2B_X2_A7TULL)    0.588    0.001 *    3.138 r
  u_cortexm0integration/u_cortexm0/u_logic/U509/Y (NAND2B_X2_A7TULL)    1.082    0.809    3.947 f
  u_cortexm0integration/u_cortexm0/u_logic/n6990 (net)    23    0.114        0.000      3.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U911/A (INV_X1_A7TULL)    1.082    0.002 *    3.949 f
  u_cortexm0integration/u_cortexm0/u_logic/U911/Y (INV_X1_A7TULL)    1.138    1.051     5.001 r
  u_cortexm0integration/u_cortexm0/u_logic/n2693 (net)    11    0.076        0.000      5.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U3613/A (NAND2_X1_A7TULL)    1.138    0.002 *    5.003 r
  u_cortexm0integration/u_cortexm0/u_logic/U3613/Y (NAND2_X1_A7TULL)    0.570    0.504    5.507 f
  u_cortexm0integration/u_cortexm0/u_logic/n6917 (net)     3    0.015        0.000      5.507 f
  u_cortexm0integration/u_cortexm0/u_logic/U3614/B0 (OAI21_X2_A7TULL)    0.570    0.000 *    5.507 f
  u_cortexm0integration/u_cortexm0/u_logic/U3614/Y (OAI21_X2_A7TULL)    0.402    0.295    5.802 r
  u_cortexm0integration/u_cortexm0/u_logic/n2352 (net)     1    0.012        0.000      5.802 r
  u_cortexm0integration/u_cortexm0/u_logic/U3615/A (NAND2_X1_A7TULL)    0.402    0.000 *    5.802 r
  u_cortexm0integration/u_cortexm0/u_logic/U3615/Y (NAND2_X1_A7TULL)    0.287    0.217    6.019 f
  u_cortexm0integration/u_cortexm0/u_logic/n2357 (net)     1    0.005        0.000      6.019 f
  u_cortexm0integration/u_cortexm0/u_logic/U3621/B (NAND4_X1_A7TULL)    0.287    0.000 *    6.019 f
  u_cortexm0integration/u_cortexm0/u_logic/U3621/Y (NAND4_X1_A7TULL)    0.254    0.216    6.235 r
  u_cortexm0integration/u_cortexm0/u_logic/n2359 (net)     1    0.005        0.000      6.235 r
  u_cortexm0integration/u_cortexm0/u_logic/U3622/A (INV_X1_A7TULL)    0.254    0.000 *    6.235 r
  u_cortexm0integration/u_cortexm0/u_logic/U3622/Y (INV_X1_A7TULL)    0.155    0.168    6.403 f
  u_cortexm0integration/u_cortexm0/u_logic/n2379 (net)     1    0.009        0.000      6.403 f
  u_cortexm0integration/u_cortexm0/u_logic/U3646/A (NAND4_X4_A7TULL)    0.155    0.000 *    6.403 f
  u_cortexm0integration/u_cortexm0/u_logic/U3646/Y (NAND4_X4_A7TULL)    0.247    0.167    6.570 r
  u_cortexm0integration/u_cortexm0/u_logic/n2481 (net)     3    0.016        0.000      6.570 r
  u_cortexm0integration/u_cortexm0/u_logic/U3650/A (NAND2_X1_A7TULL)    0.247    0.000 *    6.570 r
  u_cortexm0integration/u_cortexm0/u_logic/U3650/Y (NAND2_X1_A7TULL)    0.162    0.173    6.743 f
  u_cortexm0integration/u_cortexm0/u_logic/n2382 (net)     1    0.004        0.000      6.743 f
  u_cortexm0integration/u_cortexm0/u_logic/U3651/AN (NAND2B_X2_A7TULL)    0.162    0.000 *    6.743 f
  u_cortexm0integration/u_cortexm0/u_logic/U3651/Y (NAND2B_X2_A7TULL)    0.326    0.376    7.119 f
  u_cortexm0integration/u_cortexm0/u_logic/n2525 (net)     3    0.016        0.000      7.119 f
  u_cortexm0integration/u_cortexm0/u_logic/U3819/AN (NAND2B_X1_A7TULL)    0.326    0.000 *    7.119 f
  u_cortexm0integration/u_cortexm0/u_logic/U3819/Y (NAND2B_X1_A7TULL)    0.311    0.493    7.613 f
  u_cortexm0integration/u_cortexm0/u_logic/n2563 (net)     3    0.012        0.000      7.613 f
  u_cortexm0integration/u_cortexm0/u_logic/U3820/B (NAND2B_X1_A7TULL)    0.311    0.000 *    7.613 f
  u_cortexm0integration/u_cortexm0/u_logic/U3820/Y (NAND2B_X1_A7TULL)    0.225    0.238    7.850 r
  u_cortexm0integration/u_cortexm0/u_logic/n3473 (net)     2    0.010        0.000      7.850 r
  u_cortexm0integration/u_cortexm0/u_logic/U5155/A (NOR2_X1_A7TULL)    0.225    0.000 *    7.850 r
  u_cortexm0integration/u_cortexm0/u_logic/U5155/Y (NOR2_X1_A7TULL)    0.258    0.234    8.085 f
  u_cortexm0integration/u_cortexm0/u_logic/n5567 (net)     3    0.019        0.000      8.085 f
  u_cortexm0integration/u_cortexm0/u_logic/U6814/A (AND2_X2_A7TULL)    0.258    0.000 *    8.085 f
  u_cortexm0integration/u_cortexm0/u_logic/U6814/Y (AND2_X2_A7TULL)    0.126    0.346    8.430 f
  u_cortexm0integration/u_cortexm0/u_logic/n8324 (net)     2    0.011        0.000      8.430 f
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_clk_gate_N87m85_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_6)    0.000    8.430 f
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_clk_gate_N87m85_reg/EN (net)    0.011    0.000    8.430 f
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_N87m85_reg/latch/E (TLATNTSCA_X8_A7TULL)    0.126    0.000 *    8.430 f
  data arrival time                                                                     8.430

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_N87m85_reg/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.463     20.737
  data required time                                                                   20.737
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.737
  data arrival time                                                                    -8.430
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          12.307


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_I88l85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/CK (SDFFSQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/Q (SDFFSQ_X2_A7TULL)    0.160    0.661    2.661 r
  u_cortexm0integration/u_cortexm0/u_logic/X5p675 (net)     1    0.010       0.000      2.661 r
  u_cortexm0integration/u_cortexm0/u_logic/U767/A (BUF_X6_A7TULL)    0.160    0.000 *    2.661 r
  u_cortexm0integration/u_cortexm0/u_logic/U767/Y (BUF_X6_A7TULL)    0.588    0.476     3.137 r
  u_cortexm0integration/u_cortexm0/u_logic/n2236 (net)    35    0.162        0.000      3.137 r
  u_cortexm0integration/u_cortexm0/u_logic/U509/B (NAND2B_X2_A7TULL)    0.588    0.001 *    3.138 r
  u_cortexm0integration/u_cortexm0/u_logic/U509/Y (NAND2B_X2_A7TULL)    1.082    0.809    3.947 f
  u_cortexm0integration/u_cortexm0/u_logic/n6990 (net)    23    0.114        0.000      3.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U911/A (INV_X1_A7TULL)    1.082    0.002 *    3.949 f
  u_cortexm0integration/u_cortexm0/u_logic/U911/Y (INV_X1_A7TULL)    1.138    1.051     5.001 r
  u_cortexm0integration/u_cortexm0/u_logic/n2693 (net)    11    0.076        0.000      5.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U3613/A (NAND2_X1_A7TULL)    1.138    0.002 *    5.003 r
  u_cortexm0integration/u_cortexm0/u_logic/U3613/Y (NAND2_X1_A7TULL)    0.570    0.504    5.507 f
  u_cortexm0integration/u_cortexm0/u_logic/n6917 (net)     3    0.015        0.000      5.507 f
  u_cortexm0integration/u_cortexm0/u_logic/U3614/B0 (OAI21_X2_A7TULL)    0.570    0.000 *    5.507 f
  u_cortexm0integration/u_cortexm0/u_logic/U3614/Y (OAI21_X2_A7TULL)    0.402    0.295    5.802 r
  u_cortexm0integration/u_cortexm0/u_logic/n2352 (net)     1    0.012        0.000      5.802 r
  u_cortexm0integration/u_cortexm0/u_logic/U3615/A (NAND2_X1_A7TULL)    0.402    0.000 *    5.802 r
  u_cortexm0integration/u_cortexm0/u_logic/U3615/Y (NAND2_X1_A7TULL)    0.287    0.217    6.019 f
  u_cortexm0integration/u_cortexm0/u_logic/n2357 (net)     1    0.005        0.000      6.019 f
  u_cortexm0integration/u_cortexm0/u_logic/U3621/B (NAND4_X1_A7TULL)    0.287    0.000 *    6.019 f
  u_cortexm0integration/u_cortexm0/u_logic/U3621/Y (NAND4_X1_A7TULL)    0.254    0.216    6.235 r
  u_cortexm0integration/u_cortexm0/u_logic/n2359 (net)     1    0.005        0.000      6.235 r
  u_cortexm0integration/u_cortexm0/u_logic/U3622/A (INV_X1_A7TULL)    0.254    0.000 *    6.235 r
  u_cortexm0integration/u_cortexm0/u_logic/U3622/Y (INV_X1_A7TULL)    0.155    0.168    6.403 f
  u_cortexm0integration/u_cortexm0/u_logic/n2379 (net)     1    0.009        0.000      6.403 f
  u_cortexm0integration/u_cortexm0/u_logic/U3646/A (NAND4_X4_A7TULL)    0.155    0.000 *    6.403 f
  u_cortexm0integration/u_cortexm0/u_logic/U3646/Y (NAND4_X4_A7TULL)    0.247    0.167    6.570 r
  u_cortexm0integration/u_cortexm0/u_logic/n2481 (net)     3    0.016        0.000      6.570 r
  u_cortexm0integration/u_cortexm0/u_logic/U3650/A (NAND2_X1_A7TULL)    0.247    0.000 *    6.570 r
  u_cortexm0integration/u_cortexm0/u_logic/U3650/Y (NAND2_X1_A7TULL)    0.162    0.173    6.743 f
  u_cortexm0integration/u_cortexm0/u_logic/n2382 (net)     1    0.004        0.000      6.743 f
  u_cortexm0integration/u_cortexm0/u_logic/U3651/AN (NAND2B_X2_A7TULL)    0.162    0.000 *    6.743 f
  u_cortexm0integration/u_cortexm0/u_logic/U3651/Y (NAND2B_X2_A7TULL)    0.326    0.376    7.119 f
  u_cortexm0integration/u_cortexm0/u_logic/n2525 (net)     3    0.016        0.000      7.119 f
  u_cortexm0integration/u_cortexm0/u_logic/U3886/A (NOR2_X1_A7TULL)    0.326    0.000 *    7.119 f
  u_cortexm0integration/u_cortexm0/u_logic/U3886/Y (NOR2_X1_A7TULL)    0.374    0.332    7.452 r
  u_cortexm0integration/u_cortexm0/u_logic/n3461 (net)     2    0.009        0.000      7.452 r
  u_cortexm0integration/u_cortexm0/u_logic/U3887/C (NAND3_X1_A7TULL)    0.374    0.000 *    7.452 r
  u_cortexm0integration/u_cortexm0/u_logic/U3887/Y (NAND3_X1_A7TULL)    0.610    0.487    7.939 f
  u_cortexm0integration/u_cortexm0/u_logic/n3444 (net)     2    0.018        0.000      7.939 f
  u_cortexm0integration/u_cortexm0/u_logic/U5120/A (NOR2_X1_A7TULL)    0.610    0.000 *    7.939 f
  u_cortexm0integration/u_cortexm0/u_logic/U5120/Y (NOR2_X1_A7TULL)    0.417    0.416    8.355 r
  u_cortexm0integration/u_cortexm0/u_logic/n8336 (net)     1    0.009        0.000      8.355 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_0_clk_gate_I88l85_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_18)    0.000    8.355 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_0_clk_gate_I88l85_reg/EN (net)    0.009    0.000    8.355 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_I88l85_reg/latch/E (TLATNTSCA_X8_A7TULL)    0.417    0.000 *    8.355 r
  data arrival time                                                                     8.355

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_I88l85_reg/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.477     20.723
  data required time                                                                   20.723
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.723
  data arrival time                                                                    -8.355
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          12.367


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Sxhl85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/CK (SDFFSQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/Q (SDFFSQ_X2_A7TULL)    0.160    0.661    2.661 r
  u_cortexm0integration/u_cortexm0/u_logic/X5p675 (net)     1    0.010       0.000      2.661 r
  u_cortexm0integration/u_cortexm0/u_logic/U767/A (BUF_X6_A7TULL)    0.160    0.000 *    2.661 r
  u_cortexm0integration/u_cortexm0/u_logic/U767/Y (BUF_X6_A7TULL)    0.588    0.476     3.137 r
  u_cortexm0integration/u_cortexm0/u_logic/n2236 (net)    35    0.162        0.000      3.137 r
  u_cortexm0integration/u_cortexm0/u_logic/U509/B (NAND2B_X2_A7TULL)    0.588    0.001 *    3.138 r
  u_cortexm0integration/u_cortexm0/u_logic/U509/Y (NAND2B_X2_A7TULL)    1.082    0.809    3.947 f
  u_cortexm0integration/u_cortexm0/u_logic/n6990 (net)    23    0.114        0.000      3.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U911/A (INV_X1_A7TULL)    1.082    0.002 *    3.949 f
  u_cortexm0integration/u_cortexm0/u_logic/U911/Y (INV_X1_A7TULL)    1.138    1.051     5.001 r
  u_cortexm0integration/u_cortexm0/u_logic/n2693 (net)    11    0.076        0.000      5.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U3613/A (NAND2_X1_A7TULL)    1.138    0.002 *    5.003 r
  u_cortexm0integration/u_cortexm0/u_logic/U3613/Y (NAND2_X1_A7TULL)    0.570    0.504    5.507 f
  u_cortexm0integration/u_cortexm0/u_logic/n6917 (net)     3    0.015        0.000      5.507 f
  u_cortexm0integration/u_cortexm0/u_logic/U3614/B0 (OAI21_X2_A7TULL)    0.570    0.000 *    5.507 f
  u_cortexm0integration/u_cortexm0/u_logic/U3614/Y (OAI21_X2_A7TULL)    0.402    0.295    5.802 r
  u_cortexm0integration/u_cortexm0/u_logic/n2352 (net)     1    0.012        0.000      5.802 r
  u_cortexm0integration/u_cortexm0/u_logic/U3615/A (NAND2_X1_A7TULL)    0.402    0.000 *    5.802 r
  u_cortexm0integration/u_cortexm0/u_logic/U3615/Y (NAND2_X1_A7TULL)    0.287    0.217    6.019 f
  u_cortexm0integration/u_cortexm0/u_logic/n2357 (net)     1    0.005        0.000      6.019 f
  u_cortexm0integration/u_cortexm0/u_logic/U3621/B (NAND4_X1_A7TULL)    0.287    0.000 *    6.019 f
  u_cortexm0integration/u_cortexm0/u_logic/U3621/Y (NAND4_X1_A7TULL)    0.254    0.216    6.235 r
  u_cortexm0integration/u_cortexm0/u_logic/n2359 (net)     1    0.005        0.000      6.235 r
  u_cortexm0integration/u_cortexm0/u_logic/U3622/A (INV_X1_A7TULL)    0.254    0.000 *    6.235 r
  u_cortexm0integration/u_cortexm0/u_logic/U3622/Y (INV_X1_A7TULL)    0.155    0.168    6.403 f
  u_cortexm0integration/u_cortexm0/u_logic/n2379 (net)     1    0.009        0.000      6.403 f
  u_cortexm0integration/u_cortexm0/u_logic/U3646/A (NAND4_X4_A7TULL)    0.155    0.000 *    6.403 f
  u_cortexm0integration/u_cortexm0/u_logic/U3646/Y (NAND4_X4_A7TULL)    0.247    0.167    6.570 r
  u_cortexm0integration/u_cortexm0/u_logic/n2481 (net)     3    0.016        0.000      6.570 r
  u_cortexm0integration/u_cortexm0/u_logic/U3650/A (NAND2_X1_A7TULL)    0.247    0.000 *    6.570 r
  u_cortexm0integration/u_cortexm0/u_logic/U3650/Y (NAND2_X1_A7TULL)    0.162    0.173    6.743 f
  u_cortexm0integration/u_cortexm0/u_logic/n2382 (net)     1    0.004        0.000      6.743 f
  u_cortexm0integration/u_cortexm0/u_logic/U3651/AN (NAND2B_X2_A7TULL)    0.162    0.000 *    6.743 f
  u_cortexm0integration/u_cortexm0/u_logic/U3651/Y (NAND2B_X2_A7TULL)    0.326    0.376    7.119 f
  u_cortexm0integration/u_cortexm0/u_logic/n2525 (net)     3    0.016        0.000      7.119 f
  u_cortexm0integration/u_cortexm0/u_logic/U3819/AN (NAND2B_X1_A7TULL)    0.326    0.000 *    7.119 f
  u_cortexm0integration/u_cortexm0/u_logic/U3819/Y (NAND2B_X1_A7TULL)    0.311    0.493    7.613 f
  u_cortexm0integration/u_cortexm0/u_logic/n2563 (net)     3    0.012        0.000      7.613 f
  u_cortexm0integration/u_cortexm0/u_logic/U3890/A (INV_X1_A7TULL)    0.311    0.000 *    7.613 f
  u_cortexm0integration/u_cortexm0/u_logic/U3890/Y (INV_X1_A7TULL)    0.195    0.208    7.820 r
  u_cortexm0integration/u_cortexm0/u_logic/n3446 (net)     2    0.008        0.000      7.820 r
  u_cortexm0integration/u_cortexm0/u_logic/U3891/B (NAND3_X2_A7TULL)    0.195    0.000 *    7.820 r
  u_cortexm0integration/u_cortexm0/u_logic/U3891/Y (NAND3_X2_A7TULL)    0.217    0.206    8.026 f
  u_cortexm0integration/u_cortexm0/u_logic/n3474 (net)     2    0.009        0.000      8.026 f
  u_cortexm0integration/u_cortexm0/u_logic/U3892/A (NOR2_X1_A7TULL)    0.217    0.000 *    8.026 f
  u_cortexm0integration/u_cortexm0/u_logic/U3892/Y (NOR2_X1_A7TULL)    0.412    0.323    8.349 r
  u_cortexm0integration/u_cortexm0/u_logic/n8325 (net)     1    0.011        0.000      8.349 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_clk_gate_Sxhl85_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_7)    0.000    8.349 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_clk_gate_Sxhl85_reg/EN (net)    0.011    0.000    8.349 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Sxhl85_reg/latch/E (TLATNTSCA_X8_A7TULL)    0.412    0.000 *    8.349 r
  data arrival time                                                                     8.349

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Sxhl85_reg/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.476     20.724
  data required time                                                                   20.724
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.724
  data arrival time                                                                    -8.349
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          12.375


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Qugl85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/CK (SDFFSQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/Q (SDFFSQ_X2_A7TULL)    0.160    0.661    2.661 r
  u_cortexm0integration/u_cortexm0/u_logic/X5p675 (net)     1    0.010       0.000      2.661 r
  u_cortexm0integration/u_cortexm0/u_logic/U767/A (BUF_X6_A7TULL)    0.160    0.000 *    2.661 r
  u_cortexm0integration/u_cortexm0/u_logic/U767/Y (BUF_X6_A7TULL)    0.588    0.476     3.137 r
  u_cortexm0integration/u_cortexm0/u_logic/n2236 (net)    35    0.162        0.000      3.137 r
  u_cortexm0integration/u_cortexm0/u_logic/U509/B (NAND2B_X2_A7TULL)    0.588    0.001 *    3.138 r
  u_cortexm0integration/u_cortexm0/u_logic/U509/Y (NAND2B_X2_A7TULL)    1.082    0.809    3.947 f
  u_cortexm0integration/u_cortexm0/u_logic/n6990 (net)    23    0.114        0.000      3.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U911/A (INV_X1_A7TULL)    1.082    0.002 *    3.949 f
  u_cortexm0integration/u_cortexm0/u_logic/U911/Y (INV_X1_A7TULL)    1.138    1.051     5.001 r
  u_cortexm0integration/u_cortexm0/u_logic/n2693 (net)    11    0.076        0.000      5.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U3613/A (NAND2_X1_A7TULL)    1.138    0.002 *    5.003 r
  u_cortexm0integration/u_cortexm0/u_logic/U3613/Y (NAND2_X1_A7TULL)    0.570    0.504    5.507 f
  u_cortexm0integration/u_cortexm0/u_logic/n6917 (net)     3    0.015        0.000      5.507 f
  u_cortexm0integration/u_cortexm0/u_logic/U3614/B0 (OAI21_X2_A7TULL)    0.570    0.000 *    5.507 f
  u_cortexm0integration/u_cortexm0/u_logic/U3614/Y (OAI21_X2_A7TULL)    0.402    0.295    5.802 r
  u_cortexm0integration/u_cortexm0/u_logic/n2352 (net)     1    0.012        0.000      5.802 r
  u_cortexm0integration/u_cortexm0/u_logic/U3615/A (NAND2_X1_A7TULL)    0.402    0.000 *    5.802 r
  u_cortexm0integration/u_cortexm0/u_logic/U3615/Y (NAND2_X1_A7TULL)    0.287    0.217    6.019 f
  u_cortexm0integration/u_cortexm0/u_logic/n2357 (net)     1    0.005        0.000      6.019 f
  u_cortexm0integration/u_cortexm0/u_logic/U3621/B (NAND4_X1_A7TULL)    0.287    0.000 *    6.019 f
  u_cortexm0integration/u_cortexm0/u_logic/U3621/Y (NAND4_X1_A7TULL)    0.254    0.216    6.235 r
  u_cortexm0integration/u_cortexm0/u_logic/n2359 (net)     1    0.005        0.000      6.235 r
  u_cortexm0integration/u_cortexm0/u_logic/U3622/A (INV_X1_A7TULL)    0.254    0.000 *    6.235 r
  u_cortexm0integration/u_cortexm0/u_logic/U3622/Y (INV_X1_A7TULL)    0.155    0.168    6.403 f
  u_cortexm0integration/u_cortexm0/u_logic/n2379 (net)     1    0.009        0.000      6.403 f
  u_cortexm0integration/u_cortexm0/u_logic/U3646/A (NAND4_X4_A7TULL)    0.155    0.000 *    6.403 f
  u_cortexm0integration/u_cortexm0/u_logic/U3646/Y (NAND4_X4_A7TULL)    0.247    0.167    6.570 r
  u_cortexm0integration/u_cortexm0/u_logic/n2481 (net)     3    0.016        0.000      6.570 r
  u_cortexm0integration/u_cortexm0/u_logic/U3650/A (NAND2_X1_A7TULL)    0.247    0.000 *    6.570 r
  u_cortexm0integration/u_cortexm0/u_logic/U3650/Y (NAND2_X1_A7TULL)    0.162    0.173    6.743 f
  u_cortexm0integration/u_cortexm0/u_logic/n2382 (net)     1    0.004        0.000      6.743 f
  u_cortexm0integration/u_cortexm0/u_logic/U3651/AN (NAND2B_X2_A7TULL)    0.162    0.000 *    6.743 f
  u_cortexm0integration/u_cortexm0/u_logic/U3651/Y (NAND2B_X2_A7TULL)    0.326    0.376    7.119 f
  u_cortexm0integration/u_cortexm0/u_logic/n2525 (net)     3    0.016        0.000      7.119 f
  u_cortexm0integration/u_cortexm0/u_logic/U3819/AN (NAND2B_X1_A7TULL)    0.326    0.000 *    7.119 f
  u_cortexm0integration/u_cortexm0/u_logic/U3819/Y (NAND2B_X1_A7TULL)    0.311    0.493    7.613 f
  u_cortexm0integration/u_cortexm0/u_logic/n2563 (net)     3    0.012        0.000      7.613 f
  u_cortexm0integration/u_cortexm0/u_logic/U3890/A (INV_X1_A7TULL)    0.311    0.000 *    7.613 f
  u_cortexm0integration/u_cortexm0/u_logic/U3890/Y (INV_X1_A7TULL)    0.195    0.208    7.820 r
  u_cortexm0integration/u_cortexm0/u_logic/n3446 (net)     2    0.008        0.000      7.820 r
  u_cortexm0integration/u_cortexm0/u_logic/U138/A (AND4_X1_A7TULL)    0.195    0.000 *    7.820 r
  u_cortexm0integration/u_cortexm0/u_logic/U138/Y (AND4_X1_A7TULL)    0.313    0.502    8.323 r
  u_cortexm0integration/u_cortexm0/u_logic/n7644 (net)     1    0.016        0.000      8.323 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_clk_gate_Qugl85_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_8)    0.000    8.323 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_clk_gate_Qugl85_reg/EN (net)    0.016    0.000    8.323 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Qugl85_reg/latch/E (TLATNTSCA_X8_A7TULL)    0.313    0.000 *    8.323 r
  data arrival time                                                                     8.323

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Qugl85_reg/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.448     20.752
  data required time                                                                   20.752
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.752
  data arrival time                                                                    -8.323
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          12.429


  Startpoint: u_ahb_slave_mux_sys_bus/reg_hsel_reg_4_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Ps5l85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_ahb_slave_mux_sys_bus/reg_hsel_reg_4_/CK (SDFFRQ_X1_A7TULL)    0.000     0.000      2.000 r
  u_ahb_slave_mux_sys_bus/reg_hsel_reg_4_/Q (SDFFRQ_X1_A7TULL)     1.047     1.190      3.190 f
  u_ahb_slave_mux_sys_bus/reg_hsel[4] (net)    23        0.093               0.000      3.190 f
  u_ahb_slave_mux_sys_bus/U10/A (INV_X1_A7TULL)                    1.047     0.001 *    3.191 f
  u_ahb_slave_mux_sys_bus/U10/Y (INV_X1_A7TULL)                    1.146     1.045      4.237 r
  u_ahb_slave_mux_sys_bus/n76 (net)            12        0.077               0.000      4.237 r
  u_ahb_slave_mux_sys_bus/U83/B1 (OAI2B2_X1_A7TULL)                1.146     0.001 *    4.237 r
  u_ahb_slave_mux_sys_bus/U83/Y (OAI2B2_X1_A7TULL)                 0.426     0.549      4.787 f
  u_ahb_slave_mux_sys_bus/n47 (net)             1        0.010               0.000      4.787 f
  u_ahb_slave_mux_sys_bus/U84/B (NOR2_X4_A7TULL)                   0.426     0.000 *    4.787 f
  u_ahb_slave_mux_sys_bus/U84/Y (NOR2_X4_A7TULL)                   0.993     0.735      5.522 r
  u_ahb_slave_mux_sys_bus/HREADYOUT (net)       9        0.092               0.000      5.522 r
  u_ahb_slave_mux_sys_bus/HREADYOUT (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000    5.522 r
  n592 (net)                                             0.092               0.000      5.522 r
  u_cortexm0integration/HREADY (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)      0.000      5.522 r
  u_cortexm0integration/HREADY (net)                     0.092               0.000      5.522 r
  u_cortexm0integration/u_cortexm0/HREADY (cmsdk_mcu_system_CORTEXM0DS_0)    0.000      5.522 r
  u_cortexm0integration/u_cortexm0/HREADY (net)          0.092               0.000      5.522 r
  u_cortexm0integration/u_cortexm0/u_logic/hready_i (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000    5.522 r
  u_cortexm0integration/u_cortexm0/u_logic/hready_i (net)    0.092           0.000      5.522 r
  u_cortexm0integration/u_cortexm0/u_logic/U804/A (BUF_X2_A7TULL)    0.993    0.004 *    5.526 r
  u_cortexm0integration/u_cortexm0/u_logic/U804/Y (BUF_X2_A7TULL)    1.638    1.238     6.763 r
  u_cortexm0integration/u_cortexm0/u_logic/n2684 (net)    26    0.163        0.000      6.763 r
  u_cortexm0integration/u_cortexm0/u_logic/U7303/A (NAND2_X1_A7TULL)    1.638    0.002 *    6.766 r
  u_cortexm0integration/u_cortexm0/u_logic/U7303/Y (NAND2_X1_A7TULL)    1.025    0.987    7.753 f
  u_cortexm0integration/u_cortexm0/u_logic/n7047 (net)     4    0.041        0.000      7.753 f
  u_cortexm0integration/u_cortexm0/u_logic/U7312/A1 (OAI22_X4_A7TULL)    1.025    0.001 *    7.753 f
  u_cortexm0integration/u_cortexm0/u_logic/U7312/Y (OAI22_X4_A7TULL)    0.525    0.498    8.251 r
  u_cortexm0integration/u_cortexm0/u_logic/n8328 (net)     2    0.024        0.000      8.251 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_clk_gate_Ps5l85_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_10)    0.000    8.251 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_clk_gate_Ps5l85_reg/EN (net)    0.024    0.000    8.251 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Ps5l85_reg/latch/E (TLATNTSCA_X8_A7TULL)    0.525    0.001 *    8.252 r
  data arrival time                                                                     8.252

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Ps5l85_reg/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.506     20.694
  data required time                                                                   20.694
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.694
  data arrival time                                                                    -8.252
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          12.442


  Startpoint: u_ahb_slave_mux_sys_bus/reg_hsel_reg_4_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Mdgl85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_ahb_slave_mux_sys_bus/reg_hsel_reg_4_/CK (SDFFRQ_X1_A7TULL)    0.000     0.000      2.000 r
  u_ahb_slave_mux_sys_bus/reg_hsel_reg_4_/Q (SDFFRQ_X1_A7TULL)     1.047     1.190      3.190 f
  u_ahb_slave_mux_sys_bus/reg_hsel[4] (net)    23        0.093               0.000      3.190 f
  u_ahb_slave_mux_sys_bus/U10/A (INV_X1_A7TULL)                    1.047     0.001 *    3.191 f
  u_ahb_slave_mux_sys_bus/U10/Y (INV_X1_A7TULL)                    1.146     1.045      4.237 r
  u_ahb_slave_mux_sys_bus/n76 (net)            12        0.077               0.000      4.237 r
  u_ahb_slave_mux_sys_bus/U83/B1 (OAI2B2_X1_A7TULL)                1.146     0.001 *    4.237 r
  u_ahb_slave_mux_sys_bus/U83/Y (OAI2B2_X1_A7TULL)                 0.426     0.549      4.787 f
  u_ahb_slave_mux_sys_bus/n47 (net)             1        0.010               0.000      4.787 f
  u_ahb_slave_mux_sys_bus/U84/B (NOR2_X4_A7TULL)                   0.426     0.000 *    4.787 f
  u_ahb_slave_mux_sys_bus/U84/Y (NOR2_X4_A7TULL)                   0.993     0.735      5.522 r
  u_ahb_slave_mux_sys_bus/HREADYOUT (net)       9        0.092               0.000      5.522 r
  u_ahb_slave_mux_sys_bus/HREADYOUT (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000    5.522 r
  n592 (net)                                             0.092               0.000      5.522 r
  u_cortexm0integration/HREADY (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)      0.000      5.522 r
  u_cortexm0integration/HREADY (net)                     0.092               0.000      5.522 r
  u_cortexm0integration/u_cortexm0/HREADY (cmsdk_mcu_system_CORTEXM0DS_0)    0.000      5.522 r
  u_cortexm0integration/u_cortexm0/HREADY (net)          0.092               0.000      5.522 r
  u_cortexm0integration/u_cortexm0/u_logic/hready_i (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000    5.522 r
  u_cortexm0integration/u_cortexm0/u_logic/hready_i (net)    0.092           0.000      5.522 r
  u_cortexm0integration/u_cortexm0/u_logic/U804/A (BUF_X2_A7TULL)    0.993    0.004 *    5.526 r
  u_cortexm0integration/u_cortexm0/u_logic/U804/Y (BUF_X2_A7TULL)    1.638    1.238     6.763 r
  u_cortexm0integration/u_cortexm0/u_logic/n2684 (net)    26    0.163        0.000      6.763 r
  u_cortexm0integration/u_cortexm0/u_logic/U820/A (INV_X1_A7TULL)    1.638    0.002 *    6.766 r
  u_cortexm0integration/u_cortexm0/u_logic/U820/Y (INV_X1_A7TULL)    0.763    0.756     7.522 f
  u_cortexm0integration/u_cortexm0/u_logic/n2685 (net)     8    0.040        0.000      7.522 f
  u_cortexm0integration/u_cortexm0/u_logic/U7901/B0 (AOI31_X1_A7TULL)    0.763    0.000 *    7.522 f
  u_cortexm0integration/u_cortexm0/u_logic/U7901/Y (AOI31_X1_A7TULL)    0.695    0.671    8.193 r
  u_cortexm0integration/u_cortexm0/u_logic/n8327 (net)     1    0.018        0.000      8.193 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_clk_gate_Mdgl85_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_9)    0.000    8.193 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_clk_gate_Mdgl85_reg/EN (net)    0.018    0.000    8.193 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Mdgl85_reg/latch/E (TLATNTSCA_X8_A7TULL)    0.695    0.001 *    8.194 r
  data arrival time                                                                     8.194

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Mdgl85_reg/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.524     20.676
  data required time                                                                   20.676
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.676
  data arrival time                                                                    -8.194
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          12.483


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_H0ql85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/CK (SDFFSQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/Q (SDFFSQ_X2_A7TULL)    0.160    0.661    2.661 r
  u_cortexm0integration/u_cortexm0/u_logic/X5p675 (net)     1    0.010       0.000      2.661 r
  u_cortexm0integration/u_cortexm0/u_logic/U767/A (BUF_X6_A7TULL)    0.160    0.000 *    2.661 r
  u_cortexm0integration/u_cortexm0/u_logic/U767/Y (BUF_X6_A7TULL)    0.588    0.476     3.137 r
  u_cortexm0integration/u_cortexm0/u_logic/n2236 (net)    35    0.162        0.000      3.137 r
  u_cortexm0integration/u_cortexm0/u_logic/U509/B (NAND2B_X2_A7TULL)    0.588    0.001 *    3.138 r
  u_cortexm0integration/u_cortexm0/u_logic/U509/Y (NAND2B_X2_A7TULL)    1.082    0.809    3.947 f
  u_cortexm0integration/u_cortexm0/u_logic/n6990 (net)    23    0.114        0.000      3.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U911/A (INV_X1_A7TULL)    1.082    0.002 *    3.949 f
  u_cortexm0integration/u_cortexm0/u_logic/U911/Y (INV_X1_A7TULL)    1.138    1.051     5.001 r
  u_cortexm0integration/u_cortexm0/u_logic/n2693 (net)    11    0.076        0.000      5.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U3613/A (NAND2_X1_A7TULL)    1.138    0.002 *    5.003 r
  u_cortexm0integration/u_cortexm0/u_logic/U3613/Y (NAND2_X1_A7TULL)    0.570    0.504    5.507 f
  u_cortexm0integration/u_cortexm0/u_logic/n6917 (net)     3    0.015        0.000      5.507 f
  u_cortexm0integration/u_cortexm0/u_logic/U3614/B0 (OAI21_X2_A7TULL)    0.570    0.000 *    5.507 f
  u_cortexm0integration/u_cortexm0/u_logic/U3614/Y (OAI21_X2_A7TULL)    0.402    0.295    5.802 r
  u_cortexm0integration/u_cortexm0/u_logic/n2352 (net)     1    0.012        0.000      5.802 r
  u_cortexm0integration/u_cortexm0/u_logic/U3615/A (NAND2_X1_A7TULL)    0.402    0.000 *    5.802 r
  u_cortexm0integration/u_cortexm0/u_logic/U3615/Y (NAND2_X1_A7TULL)    0.287    0.217    6.019 f
  u_cortexm0integration/u_cortexm0/u_logic/n2357 (net)     1    0.005        0.000      6.019 f
  u_cortexm0integration/u_cortexm0/u_logic/U3621/B (NAND4_X1_A7TULL)    0.287    0.000 *    6.019 f
  u_cortexm0integration/u_cortexm0/u_logic/U3621/Y (NAND4_X1_A7TULL)    0.254    0.216    6.235 r
  u_cortexm0integration/u_cortexm0/u_logic/n2359 (net)     1    0.005        0.000      6.235 r
  u_cortexm0integration/u_cortexm0/u_logic/U3622/A (INV_X1_A7TULL)    0.254    0.000 *    6.235 r
  u_cortexm0integration/u_cortexm0/u_logic/U3622/Y (INV_X1_A7TULL)    0.155    0.168    6.403 f
  u_cortexm0integration/u_cortexm0/u_logic/n2379 (net)     1    0.009        0.000      6.403 f
  u_cortexm0integration/u_cortexm0/u_logic/U3646/A (NAND4_X4_A7TULL)    0.155    0.000 *    6.403 f
  u_cortexm0integration/u_cortexm0/u_logic/U3646/Y (NAND4_X4_A7TULL)    0.247    0.167    6.570 r
  u_cortexm0integration/u_cortexm0/u_logic/n2481 (net)     3    0.016        0.000      6.570 r
  u_cortexm0integration/u_cortexm0/u_logic/U3650/A (NAND2_X1_A7TULL)    0.247    0.000 *    6.570 r
  u_cortexm0integration/u_cortexm0/u_logic/U3650/Y (NAND2_X1_A7TULL)    0.162    0.173    6.743 f
  u_cortexm0integration/u_cortexm0/u_logic/n2382 (net)     1    0.004        0.000      6.743 f
  u_cortexm0integration/u_cortexm0/u_logic/U3651/AN (NAND2B_X2_A7TULL)    0.162    0.000 *    6.743 f
  u_cortexm0integration/u_cortexm0/u_logic/U3651/Y (NAND2B_X2_A7TULL)    0.326    0.376    7.119 f
  u_cortexm0integration/u_cortexm0/u_logic/n2525 (net)     3    0.016        0.000      7.119 f
  u_cortexm0integration/u_cortexm0/u_logic/U3886/A (NOR2_X1_A7TULL)    0.326    0.000 *    7.119 f
  u_cortexm0integration/u_cortexm0/u_logic/U3886/Y (NOR2_X1_A7TULL)    0.374    0.332    7.452 r
  u_cortexm0integration/u_cortexm0/u_logic/n3461 (net)     2    0.009        0.000      7.452 r
  u_cortexm0integration/u_cortexm0/u_logic/U3887/C (NAND3_X1_A7TULL)    0.374    0.000 *    7.452 r
  u_cortexm0integration/u_cortexm0/u_logic/U3887/Y (NAND3_X1_A7TULL)    0.610    0.487    7.939 f
  u_cortexm0integration/u_cortexm0/u_logic/n3444 (net)     2    0.018        0.000      7.939 f
  u_cortexm0integration/u_cortexm0/u_logic/U3888/A (NOR2_X1_A7TULL)    0.610    0.000 *    7.939 f
  u_cortexm0integration/u_cortexm0/u_logic/U3888/Y (NOR2_X1_A7TULL)    0.310    0.316    8.255 r
  u_cortexm0integration/u_cortexm0/u_logic/n8330 (net)     1    0.004        0.000      8.255 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_0_clk_gate_H0ql85_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_12)    0.000    8.255 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_0_clk_gate_H0ql85_reg/EN (net)    0.004    0.000    8.255 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_H0ql85_reg/latch/E (TLATNTSCA_X8_A7TULL)    0.310    0.000 *    8.255 r
  data arrival time                                                                     8.255

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_H0ql85_reg/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.447     20.753
  data required time                                                                   20.753
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.753
  data arrival time                                                                    -8.255
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          12.498


  Startpoint: u_ahb_slave_mux_sys_bus/reg_hsel_reg_4_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Afgl85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_ahb_slave_mux_sys_bus/reg_hsel_reg_4_/CK (SDFFRQ_X1_A7TULL)    0.000     0.000      2.000 r
  u_ahb_slave_mux_sys_bus/reg_hsel_reg_4_/Q (SDFFRQ_X1_A7TULL)     1.047     1.190      3.190 f
  u_ahb_slave_mux_sys_bus/reg_hsel[4] (net)    23        0.093               0.000      3.190 f
  u_ahb_slave_mux_sys_bus/U10/A (INV_X1_A7TULL)                    1.047     0.001 *    3.191 f
  u_ahb_slave_mux_sys_bus/U10/Y (INV_X1_A7TULL)                    1.146     1.045      4.237 r
  u_ahb_slave_mux_sys_bus/n76 (net)            12        0.077               0.000      4.237 r
  u_ahb_slave_mux_sys_bus/U83/B1 (OAI2B2_X1_A7TULL)                1.146     0.001 *    4.237 r
  u_ahb_slave_mux_sys_bus/U83/Y (OAI2B2_X1_A7TULL)                 0.426     0.549      4.787 f
  u_ahb_slave_mux_sys_bus/n47 (net)             1        0.010               0.000      4.787 f
  u_ahb_slave_mux_sys_bus/U84/B (NOR2_X4_A7TULL)                   0.426     0.000 *    4.787 f
  u_ahb_slave_mux_sys_bus/U84/Y (NOR2_X4_A7TULL)                   0.993     0.735      5.522 r
  u_ahb_slave_mux_sys_bus/HREADYOUT (net)       9        0.092               0.000      5.522 r
  u_ahb_slave_mux_sys_bus/HREADYOUT (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000    5.522 r
  n592 (net)                                             0.092               0.000      5.522 r
  u_cortexm0integration/HREADY (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)      0.000      5.522 r
  u_cortexm0integration/HREADY (net)                     0.092               0.000      5.522 r
  u_cortexm0integration/u_cortexm0/HREADY (cmsdk_mcu_system_CORTEXM0DS_0)    0.000      5.522 r
  u_cortexm0integration/u_cortexm0/HREADY (net)          0.092               0.000      5.522 r
  u_cortexm0integration/u_cortexm0/u_logic/hready_i (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000    5.522 r
  u_cortexm0integration/u_cortexm0/u_logic/hready_i (net)    0.092           0.000      5.522 r
  u_cortexm0integration/u_cortexm0/u_logic/U804/A (BUF_X2_A7TULL)    0.993    0.004 *    5.526 r
  u_cortexm0integration/u_cortexm0/u_logic/U804/Y (BUF_X2_A7TULL)    1.638    1.238     6.763 r
  u_cortexm0integration/u_cortexm0/u_logic/n2684 (net)    26    0.163        0.000      6.763 r
  u_cortexm0integration/u_cortexm0/u_logic/U820/A (INV_X1_A7TULL)    1.638    0.002 *    6.766 r
  u_cortexm0integration/u_cortexm0/u_logic/U820/Y (INV_X1_A7TULL)    0.763    0.756     7.522 f
  u_cortexm0integration/u_cortexm0/u_logic/n2685 (net)     8    0.040        0.000      7.522 f
  u_cortexm0integration/u_cortexm0/u_logic/U8298/B0 (AOI31_X1_A7TULL)    0.763    0.000 *    7.522 f
  u_cortexm0integration/u_cortexm0/u_logic/U8298/Y (AOI31_X1_A7TULL)    0.660    0.649    8.171 r
  u_cortexm0integration/u_cortexm0/u_logic/n8329 (net)     1    0.017        0.000      8.171 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_clk_gate_Afgl85_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_11)    0.000    8.171 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_clk_gate_Afgl85_reg/EN (net)    0.017    0.000    8.171 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Afgl85_reg/latch/E (TLATNTSCA_X8_A7TULL)    0.660    0.001 *    8.172 r
  data arrival time                                                                     8.172

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Afgl85_reg/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.520     20.680
  data required time                                                                   20.680
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.680
  data arrival time                                                                    -8.172
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          12.508


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_J3rl85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/CK (SDFFSQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/Q (SDFFSQ_X2_A7TULL)    0.160    0.661    2.661 r
  u_cortexm0integration/u_cortexm0/u_logic/X5p675 (net)     1    0.010       0.000      2.661 r
  u_cortexm0integration/u_cortexm0/u_logic/U767/A (BUF_X6_A7TULL)    0.160    0.000 *    2.661 r
  u_cortexm0integration/u_cortexm0/u_logic/U767/Y (BUF_X6_A7TULL)    0.588    0.476     3.137 r
  u_cortexm0integration/u_cortexm0/u_logic/n2236 (net)    35    0.162        0.000      3.137 r
  u_cortexm0integration/u_cortexm0/u_logic/U509/B (NAND2B_X2_A7TULL)    0.588    0.001 *    3.138 r
  u_cortexm0integration/u_cortexm0/u_logic/U509/Y (NAND2B_X2_A7TULL)    1.082    0.809    3.947 f
  u_cortexm0integration/u_cortexm0/u_logic/n6990 (net)    23    0.114        0.000      3.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U911/A (INV_X1_A7TULL)    1.082    0.002 *    3.949 f
  u_cortexm0integration/u_cortexm0/u_logic/U911/Y (INV_X1_A7TULL)    1.138    1.051     5.001 r
  u_cortexm0integration/u_cortexm0/u_logic/n2693 (net)    11    0.076        0.000      5.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U3613/A (NAND2_X1_A7TULL)    1.138    0.002 *    5.003 r
  u_cortexm0integration/u_cortexm0/u_logic/U3613/Y (NAND2_X1_A7TULL)    0.570    0.504    5.507 f
  u_cortexm0integration/u_cortexm0/u_logic/n6917 (net)     3    0.015        0.000      5.507 f
  u_cortexm0integration/u_cortexm0/u_logic/U3614/B0 (OAI21_X2_A7TULL)    0.570    0.000 *    5.507 f
  u_cortexm0integration/u_cortexm0/u_logic/U3614/Y (OAI21_X2_A7TULL)    0.402    0.295    5.802 r
  u_cortexm0integration/u_cortexm0/u_logic/n2352 (net)     1    0.012        0.000      5.802 r
  u_cortexm0integration/u_cortexm0/u_logic/U3615/A (NAND2_X1_A7TULL)    0.402    0.000 *    5.802 r
  u_cortexm0integration/u_cortexm0/u_logic/U3615/Y (NAND2_X1_A7TULL)    0.287    0.217    6.019 f
  u_cortexm0integration/u_cortexm0/u_logic/n2357 (net)     1    0.005        0.000      6.019 f
  u_cortexm0integration/u_cortexm0/u_logic/U3621/B (NAND4_X1_A7TULL)    0.287    0.000 *    6.019 f
  u_cortexm0integration/u_cortexm0/u_logic/U3621/Y (NAND4_X1_A7TULL)    0.254    0.216    6.235 r
  u_cortexm0integration/u_cortexm0/u_logic/n2359 (net)     1    0.005        0.000      6.235 r
  u_cortexm0integration/u_cortexm0/u_logic/U3622/A (INV_X1_A7TULL)    0.254    0.000 *    6.235 r
  u_cortexm0integration/u_cortexm0/u_logic/U3622/Y (INV_X1_A7TULL)    0.155    0.168    6.403 f
  u_cortexm0integration/u_cortexm0/u_logic/n2379 (net)     1    0.009        0.000      6.403 f
  u_cortexm0integration/u_cortexm0/u_logic/U3646/A (NAND4_X4_A7TULL)    0.155    0.000 *    6.403 f
  u_cortexm0integration/u_cortexm0/u_logic/U3646/Y (NAND4_X4_A7TULL)    0.247    0.167    6.570 r
  u_cortexm0integration/u_cortexm0/u_logic/n2481 (net)     3    0.016        0.000      6.570 r
  u_cortexm0integration/u_cortexm0/u_logic/U3650/A (NAND2_X1_A7TULL)    0.247    0.000 *    6.570 r
  u_cortexm0integration/u_cortexm0/u_logic/U3650/Y (NAND2_X1_A7TULL)    0.162    0.173    6.743 f
  u_cortexm0integration/u_cortexm0/u_logic/n2382 (net)     1    0.004        0.000      6.743 f
  u_cortexm0integration/u_cortexm0/u_logic/U3651/AN (NAND2B_X2_A7TULL)    0.162    0.000 *    6.743 f
  u_cortexm0integration/u_cortexm0/u_logic/U3651/Y (NAND2B_X2_A7TULL)    0.326    0.376    7.119 f
  u_cortexm0integration/u_cortexm0/u_logic/n2525 (net)     3    0.016        0.000      7.119 f
  u_cortexm0integration/u_cortexm0/u_logic/U3677/A (NOR2_X1_A7TULL)    0.326    0.000 *    7.119 f
  u_cortexm0integration/u_cortexm0/u_logic/U3677/Y (NOR2_X1_A7TULL)    0.378    0.334    7.454 r
  u_cortexm0integration/u_cortexm0/u_logic/n2561 (net)     3    0.009        0.000      7.454 r
  u_cortexm0integration/u_cortexm0/u_logic/U3955/B (NAND2B_X1_A7TULL)    0.378    0.000 *    7.454 r
  u_cortexm0integration/u_cortexm0/u_logic/U3955/Y (NAND2B_X1_A7TULL)    0.478    0.398    7.852 f
  u_cortexm0integration/u_cortexm0/u_logic/n7369 (net)     4    0.021        0.000      7.852 f
  u_cortexm0integration/u_cortexm0/u_logic/U5118/A (NOR2_X1_A7TULL)    0.478    0.000 *    7.852 f
  u_cortexm0integration/u_cortexm0/u_logic/U5118/Y (NOR2_X1_A7TULL)    0.367    0.366    8.218 r
  u_cortexm0integration/u_cortexm0/u_logic/n8320 (net)     1    0.008        0.000      8.218 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_clk_gate_J3rl85_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_2)    0.000    8.218 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_clk_gate_J3rl85_reg/EN (net)    0.008    0.000    8.218 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_J3rl85_reg/latch/E (TLATNTSCA_X8_A7TULL)    0.367    0.000 *    8.218 r
  data arrival time                                                                     8.218

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_J3rl85_reg/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.463     20.737
  data required time                                                                   20.737
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.737
  data arrival time                                                                    -8.218
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          12.519


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Fxol85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/CK (SDFFSQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/Q (SDFFSQ_X2_A7TULL)    0.160    0.661    2.661 r
  u_cortexm0integration/u_cortexm0/u_logic/X5p675 (net)     1    0.010       0.000      2.661 r
  u_cortexm0integration/u_cortexm0/u_logic/U767/A (BUF_X6_A7TULL)    0.160    0.000 *    2.661 r
  u_cortexm0integration/u_cortexm0/u_logic/U767/Y (BUF_X6_A7TULL)    0.588    0.476     3.137 r
  u_cortexm0integration/u_cortexm0/u_logic/n2236 (net)    35    0.162        0.000      3.137 r
  u_cortexm0integration/u_cortexm0/u_logic/U509/B (NAND2B_X2_A7TULL)    0.588    0.001 *    3.138 r
  u_cortexm0integration/u_cortexm0/u_logic/U509/Y (NAND2B_X2_A7TULL)    1.082    0.809    3.947 f
  u_cortexm0integration/u_cortexm0/u_logic/n6990 (net)    23    0.114        0.000      3.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U911/A (INV_X1_A7TULL)    1.082    0.002 *    3.949 f
  u_cortexm0integration/u_cortexm0/u_logic/U911/Y (INV_X1_A7TULL)    1.138    1.051     5.001 r
  u_cortexm0integration/u_cortexm0/u_logic/n2693 (net)    11    0.076        0.000      5.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U3613/A (NAND2_X1_A7TULL)    1.138    0.002 *    5.003 r
  u_cortexm0integration/u_cortexm0/u_logic/U3613/Y (NAND2_X1_A7TULL)    0.570    0.504    5.507 f
  u_cortexm0integration/u_cortexm0/u_logic/n6917 (net)     3    0.015        0.000      5.507 f
  u_cortexm0integration/u_cortexm0/u_logic/U3614/B0 (OAI21_X2_A7TULL)    0.570    0.000 *    5.507 f
  u_cortexm0integration/u_cortexm0/u_logic/U3614/Y (OAI21_X2_A7TULL)    0.402    0.295    5.802 r
  u_cortexm0integration/u_cortexm0/u_logic/n2352 (net)     1    0.012        0.000      5.802 r
  u_cortexm0integration/u_cortexm0/u_logic/U3615/A (NAND2_X1_A7TULL)    0.402    0.000 *    5.802 r
  u_cortexm0integration/u_cortexm0/u_logic/U3615/Y (NAND2_X1_A7TULL)    0.287    0.217    6.019 f
  u_cortexm0integration/u_cortexm0/u_logic/n2357 (net)     1    0.005        0.000      6.019 f
  u_cortexm0integration/u_cortexm0/u_logic/U3621/B (NAND4_X1_A7TULL)    0.287    0.000 *    6.019 f
  u_cortexm0integration/u_cortexm0/u_logic/U3621/Y (NAND4_X1_A7TULL)    0.254    0.216    6.235 r
  u_cortexm0integration/u_cortexm0/u_logic/n2359 (net)     1    0.005        0.000      6.235 r
  u_cortexm0integration/u_cortexm0/u_logic/U3622/A (INV_X1_A7TULL)    0.254    0.000 *    6.235 r
  u_cortexm0integration/u_cortexm0/u_logic/U3622/Y (INV_X1_A7TULL)    0.155    0.168    6.403 f
  u_cortexm0integration/u_cortexm0/u_logic/n2379 (net)     1    0.009        0.000      6.403 f
  u_cortexm0integration/u_cortexm0/u_logic/U3646/A (NAND4_X4_A7TULL)    0.155    0.000 *    6.403 f
  u_cortexm0integration/u_cortexm0/u_logic/U3646/Y (NAND4_X4_A7TULL)    0.247    0.167    6.570 r
  u_cortexm0integration/u_cortexm0/u_logic/n2481 (net)     3    0.016        0.000      6.570 r
  u_cortexm0integration/u_cortexm0/u_logic/U3650/A (NAND2_X1_A7TULL)    0.247    0.000 *    6.570 r
  u_cortexm0integration/u_cortexm0/u_logic/U3650/Y (NAND2_X1_A7TULL)    0.162    0.173    6.743 f
  u_cortexm0integration/u_cortexm0/u_logic/n2382 (net)     1    0.004        0.000      6.743 f
  u_cortexm0integration/u_cortexm0/u_logic/U3651/AN (NAND2B_X2_A7TULL)    0.162    0.000 *    6.743 f
  u_cortexm0integration/u_cortexm0/u_logic/U3651/Y (NAND2B_X2_A7TULL)    0.326    0.376    7.119 f
  u_cortexm0integration/u_cortexm0/u_logic/n2525 (net)     3    0.016        0.000      7.119 f
  u_cortexm0integration/u_cortexm0/u_logic/U3677/A (NOR2_X1_A7TULL)    0.326    0.000 *    7.119 f
  u_cortexm0integration/u_cortexm0/u_logic/U3677/Y (NOR2_X1_A7TULL)    0.378    0.334    7.454 r
  u_cortexm0integration/u_cortexm0/u_logic/n2561 (net)     3    0.009        0.000      7.454 r
  u_cortexm0integration/u_cortexm0/u_logic/U3684/A (NAND2_X1_A7TULL)    0.378    0.000 *    7.454 r
  u_cortexm0integration/u_cortexm0/u_logic/U3684/Y (NAND2_X1_A7TULL)    0.437    0.385    7.839 f
  u_cortexm0integration/u_cortexm0/u_logic/n7443 (net)     5    0.019        0.000      7.839 f
  u_cortexm0integration/u_cortexm0/u_logic/U8291/A (NOR2_X1_A7TULL)    0.437    0.000 *    7.839 f
  u_cortexm0integration/u_cortexm0/u_logic/U8291/Y (NOR2_X1_A7TULL)    0.338    0.333    8.172 r
  u_cortexm0integration/u_cortexm0/u_logic/n8321 (net)     1    0.007        0.000      8.172 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_clk_gate_Fxol85_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_3)    0.000    8.172 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_clk_gate_Fxol85_reg/EN (net)    0.007    0.000    8.172 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Fxol85_reg/latch/E (TLATNTSCA_X8_A7TULL)    0.338    0.000 *    8.172 r
  data arrival time                                                                     8.172

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Fxol85_reg/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.455     20.745
  data required time                                                                   20.745
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.745
  data arrival time                                                                    -8.172
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          12.573


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_N3nl85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/CK (SDFFSQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/Q (SDFFSQ_X2_A7TULL)    0.160    0.661    2.661 r
  u_cortexm0integration/u_cortexm0/u_logic/X5p675 (net)     1    0.010       0.000      2.661 r
  u_cortexm0integration/u_cortexm0/u_logic/U767/A (BUF_X6_A7TULL)    0.160    0.000 *    2.661 r
  u_cortexm0integration/u_cortexm0/u_logic/U767/Y (BUF_X6_A7TULL)    0.588    0.476     3.137 r
  u_cortexm0integration/u_cortexm0/u_logic/n2236 (net)    35    0.162        0.000      3.137 r
  u_cortexm0integration/u_cortexm0/u_logic/U509/B (NAND2B_X2_A7TULL)    0.588    0.001 *    3.138 r
  u_cortexm0integration/u_cortexm0/u_logic/U509/Y (NAND2B_X2_A7TULL)    1.082    0.809    3.947 f
  u_cortexm0integration/u_cortexm0/u_logic/n6990 (net)    23    0.114        0.000      3.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U911/A (INV_X1_A7TULL)    1.082    0.002 *    3.949 f
  u_cortexm0integration/u_cortexm0/u_logic/U911/Y (INV_X1_A7TULL)    1.138    1.051     5.001 r
  u_cortexm0integration/u_cortexm0/u_logic/n2693 (net)    11    0.076        0.000      5.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U3613/A (NAND2_X1_A7TULL)    1.138    0.002 *    5.003 r
  u_cortexm0integration/u_cortexm0/u_logic/U3613/Y (NAND2_X1_A7TULL)    0.570    0.504    5.507 f
  u_cortexm0integration/u_cortexm0/u_logic/n6917 (net)     3    0.015        0.000      5.507 f
  u_cortexm0integration/u_cortexm0/u_logic/U3614/B0 (OAI21_X2_A7TULL)    0.570    0.000 *    5.507 f
  u_cortexm0integration/u_cortexm0/u_logic/U3614/Y (OAI21_X2_A7TULL)    0.402    0.295    5.802 r
  u_cortexm0integration/u_cortexm0/u_logic/n2352 (net)     1    0.012        0.000      5.802 r
  u_cortexm0integration/u_cortexm0/u_logic/U3615/A (NAND2_X1_A7TULL)    0.402    0.000 *    5.802 r
  u_cortexm0integration/u_cortexm0/u_logic/U3615/Y (NAND2_X1_A7TULL)    0.287    0.217    6.019 f
  u_cortexm0integration/u_cortexm0/u_logic/n2357 (net)     1    0.005        0.000      6.019 f
  u_cortexm0integration/u_cortexm0/u_logic/U3621/B (NAND4_X1_A7TULL)    0.287    0.000 *    6.019 f
  u_cortexm0integration/u_cortexm0/u_logic/U3621/Y (NAND4_X1_A7TULL)    0.254    0.216    6.235 r
  u_cortexm0integration/u_cortexm0/u_logic/n2359 (net)     1    0.005        0.000      6.235 r
  u_cortexm0integration/u_cortexm0/u_logic/U3622/A (INV_X1_A7TULL)    0.254    0.000 *    6.235 r
  u_cortexm0integration/u_cortexm0/u_logic/U3622/Y (INV_X1_A7TULL)    0.155    0.168    6.403 f
  u_cortexm0integration/u_cortexm0/u_logic/n2379 (net)     1    0.009        0.000      6.403 f
  u_cortexm0integration/u_cortexm0/u_logic/U3646/A (NAND4_X4_A7TULL)    0.155    0.000 *    6.403 f
  u_cortexm0integration/u_cortexm0/u_logic/U3646/Y (NAND4_X4_A7TULL)    0.247    0.167    6.570 r
  u_cortexm0integration/u_cortexm0/u_logic/n2481 (net)     3    0.016        0.000      6.570 r
  u_cortexm0integration/u_cortexm0/u_logic/U3650/A (NAND2_X1_A7TULL)    0.247    0.000 *    6.570 r
  u_cortexm0integration/u_cortexm0/u_logic/U3650/Y (NAND2_X1_A7TULL)    0.162    0.173    6.743 f
  u_cortexm0integration/u_cortexm0/u_logic/n2382 (net)     1    0.004        0.000      6.743 f
  u_cortexm0integration/u_cortexm0/u_logic/U3651/AN (NAND2B_X2_A7TULL)    0.162    0.000 *    6.743 f
  u_cortexm0integration/u_cortexm0/u_logic/U3651/Y (NAND2B_X2_A7TULL)    0.326    0.376    7.119 f
  u_cortexm0integration/u_cortexm0/u_logic/n2525 (net)     3    0.016        0.000      7.119 f
  u_cortexm0integration/u_cortexm0/u_logic/U3677/A (NOR2_X1_A7TULL)    0.326    0.000 *    7.119 f
  u_cortexm0integration/u_cortexm0/u_logic/U3677/Y (NOR2_X1_A7TULL)    0.378    0.334    7.454 r
  u_cortexm0integration/u_cortexm0/u_logic/n2561 (net)     3    0.009        0.000      7.454 r
  u_cortexm0integration/u_cortexm0/u_logic/U3955/B (NAND2B_X1_A7TULL)    0.378    0.000 *    7.454 r
  u_cortexm0integration/u_cortexm0/u_logic/U3955/Y (NAND2B_X1_A7TULL)    0.478    0.398    7.852 f
  u_cortexm0integration/u_cortexm0/u_logic/n7369 (net)     4    0.021        0.000      7.852 f
  u_cortexm0integration/u_cortexm0/u_logic/U3957/A (NOR2_X1_A7TULL)    0.478    0.000 *    7.852 f
  u_cortexm0integration/u_cortexm0/u_logic/U3957/Y (NOR2_X1_A7TULL)    0.299    0.305    8.157 r
  u_cortexm0integration/u_cortexm0/u_logic/n8322 (net)     1    0.005        0.000      8.157 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_clk_gate_N3nl85_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_4)    0.000    8.157 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_clk_gate_N3nl85_reg/EN (net)    0.005    0.000    8.157 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_N3nl85_reg/latch/E (TLATNTSCA_X8_A7TULL)    0.299    0.000 *    8.157 r
  data arrival time                                                                     8.157

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_N3nl85_reg/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.444     20.756
  data required time                                                                   20.756
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.756
  data arrival time                                                                    -8.157
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          12.599


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Znll85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/CK (SDFFSQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/Q (SDFFSQ_X2_A7TULL)    0.160    0.661    2.661 r
  u_cortexm0integration/u_cortexm0/u_logic/X5p675 (net)     1    0.010       0.000      2.661 r
  u_cortexm0integration/u_cortexm0/u_logic/U767/A (BUF_X6_A7TULL)    0.160    0.000 *    2.661 r
  u_cortexm0integration/u_cortexm0/u_logic/U767/Y (BUF_X6_A7TULL)    0.588    0.476     3.137 r
  u_cortexm0integration/u_cortexm0/u_logic/n2236 (net)    35    0.162        0.000      3.137 r
  u_cortexm0integration/u_cortexm0/u_logic/U509/B (NAND2B_X2_A7TULL)    0.588    0.001 *    3.138 r
  u_cortexm0integration/u_cortexm0/u_logic/U509/Y (NAND2B_X2_A7TULL)    1.082    0.809    3.947 f
  u_cortexm0integration/u_cortexm0/u_logic/n6990 (net)    23    0.114        0.000      3.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U911/A (INV_X1_A7TULL)    1.082    0.002 *    3.949 f
  u_cortexm0integration/u_cortexm0/u_logic/U911/Y (INV_X1_A7TULL)    1.138    1.051     5.001 r
  u_cortexm0integration/u_cortexm0/u_logic/n2693 (net)    11    0.076        0.000      5.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U3613/A (NAND2_X1_A7TULL)    1.138    0.002 *    5.003 r
  u_cortexm0integration/u_cortexm0/u_logic/U3613/Y (NAND2_X1_A7TULL)    0.570    0.504    5.507 f
  u_cortexm0integration/u_cortexm0/u_logic/n6917 (net)     3    0.015        0.000      5.507 f
  u_cortexm0integration/u_cortexm0/u_logic/U3614/B0 (OAI21_X2_A7TULL)    0.570    0.000 *    5.507 f
  u_cortexm0integration/u_cortexm0/u_logic/U3614/Y (OAI21_X2_A7TULL)    0.402    0.295    5.802 r
  u_cortexm0integration/u_cortexm0/u_logic/n2352 (net)     1    0.012        0.000      5.802 r
  u_cortexm0integration/u_cortexm0/u_logic/U3615/A (NAND2_X1_A7TULL)    0.402    0.000 *    5.802 r
  u_cortexm0integration/u_cortexm0/u_logic/U3615/Y (NAND2_X1_A7TULL)    0.287    0.217    6.019 f
  u_cortexm0integration/u_cortexm0/u_logic/n2357 (net)     1    0.005        0.000      6.019 f
  u_cortexm0integration/u_cortexm0/u_logic/U3621/B (NAND4_X1_A7TULL)    0.287    0.000 *    6.019 f
  u_cortexm0integration/u_cortexm0/u_logic/U3621/Y (NAND4_X1_A7TULL)    0.254    0.216    6.235 r
  u_cortexm0integration/u_cortexm0/u_logic/n2359 (net)     1    0.005        0.000      6.235 r
  u_cortexm0integration/u_cortexm0/u_logic/U3622/A (INV_X1_A7TULL)    0.254    0.000 *    6.235 r
  u_cortexm0integration/u_cortexm0/u_logic/U3622/Y (INV_X1_A7TULL)    0.155    0.168    6.403 f
  u_cortexm0integration/u_cortexm0/u_logic/n2379 (net)     1    0.009        0.000      6.403 f
  u_cortexm0integration/u_cortexm0/u_logic/U3646/A (NAND4_X4_A7TULL)    0.155    0.000 *    6.403 f
  u_cortexm0integration/u_cortexm0/u_logic/U3646/Y (NAND4_X4_A7TULL)    0.247    0.167    6.570 r
  u_cortexm0integration/u_cortexm0/u_logic/n2481 (net)     3    0.016        0.000      6.570 r
  u_cortexm0integration/u_cortexm0/u_logic/U3650/A (NAND2_X1_A7TULL)    0.247    0.000 *    6.570 r
  u_cortexm0integration/u_cortexm0/u_logic/U3650/Y (NAND2_X1_A7TULL)    0.162    0.173    6.743 f
  u_cortexm0integration/u_cortexm0/u_logic/n2382 (net)     1    0.004        0.000      6.743 f
  u_cortexm0integration/u_cortexm0/u_logic/U3651/AN (NAND2B_X2_A7TULL)    0.162    0.000 *    6.743 f
  u_cortexm0integration/u_cortexm0/u_logic/U3651/Y (NAND2B_X2_A7TULL)    0.326    0.376    7.119 f
  u_cortexm0integration/u_cortexm0/u_logic/n2525 (net)     3    0.016        0.000      7.119 f
  u_cortexm0integration/u_cortexm0/u_logic/U3677/A (NOR2_X1_A7TULL)    0.326    0.000 *    7.119 f
  u_cortexm0integration/u_cortexm0/u_logic/U3677/Y (NOR2_X1_A7TULL)    0.378    0.334    7.454 r
  u_cortexm0integration/u_cortexm0/u_logic/n2561 (net)     3    0.009        0.000      7.454 r
  u_cortexm0integration/u_cortexm0/u_logic/U3955/B (NAND2B_X1_A7TULL)    0.378    0.000 *    7.454 r
  u_cortexm0integration/u_cortexm0/u_logic/U3955/Y (NAND2B_X1_A7TULL)    0.478    0.398    7.852 f
  u_cortexm0integration/u_cortexm0/u_logic/n7369 (net)     4    0.021        0.000      7.852 f
  u_cortexm0integration/u_cortexm0/u_logic/U4104/A (NOR2_X1_A7TULL)    0.478    0.000 *    7.852 f
  u_cortexm0integration/u_cortexm0/u_logic/U4104/Y (NOR2_X1_A7TULL)    0.288    0.294    8.146 r
  u_cortexm0integration/u_cortexm0/u_logic/n8331 (net)     1    0.004        0.000      8.146 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_0_clk_gate_Znll85_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_13)    0.000    8.146 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_0_clk_gate_Znll85_reg/EN (net)    0.004    0.000    8.146 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Znll85_reg/latch/E (TLATNTSCA_X8_A7TULL)    0.288    0.000 *    8.146 r
  data arrival time                                                                     8.146

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Znll85_reg/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.441     20.759
  data required time                                                                   20.759
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.759
  data arrival time                                                                    -8.146
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          12.613


  Startpoint: u_ahb_slave_mux_sys_bus/reg_hsel_reg_4_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_X98l85_reg_1/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_ahb_slave_mux_sys_bus/reg_hsel_reg_4_/CK (SDFFRQ_X1_A7TULL)    0.000     0.000      2.000 r
  u_ahb_slave_mux_sys_bus/reg_hsel_reg_4_/Q (SDFFRQ_X1_A7TULL)     1.047     1.190      3.190 f
  u_ahb_slave_mux_sys_bus/reg_hsel[4] (net)    23        0.093               0.000      3.190 f
  u_ahb_slave_mux_sys_bus/U10/A (INV_X1_A7TULL)                    1.047     0.001 *    3.191 f
  u_ahb_slave_mux_sys_bus/U10/Y (INV_X1_A7TULL)                    1.146     1.045      4.237 r
  u_ahb_slave_mux_sys_bus/n76 (net)            12        0.077               0.000      4.237 r
  u_ahb_slave_mux_sys_bus/U83/B1 (OAI2B2_X1_A7TULL)                1.146     0.001 *    4.237 r
  u_ahb_slave_mux_sys_bus/U83/Y (OAI2B2_X1_A7TULL)                 0.426     0.549      4.787 f
  u_ahb_slave_mux_sys_bus/n47 (net)             1        0.010               0.000      4.787 f
  u_ahb_slave_mux_sys_bus/U84/B (NOR2_X4_A7TULL)                   0.426     0.000 *    4.787 f
  u_ahb_slave_mux_sys_bus/U84/Y (NOR2_X4_A7TULL)                   0.993     0.735      5.522 r
  u_ahb_slave_mux_sys_bus/HREADYOUT (net)       9        0.092               0.000      5.522 r
  u_ahb_slave_mux_sys_bus/HREADYOUT (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000    5.522 r
  n592 (net)                                             0.092               0.000      5.522 r
  u_cortexm0integration/HREADY (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)      0.000      5.522 r
  u_cortexm0integration/HREADY (net)                     0.092               0.000      5.522 r
  u_cortexm0integration/u_cortexm0/HREADY (cmsdk_mcu_system_CORTEXM0DS_0)    0.000      5.522 r
  u_cortexm0integration/u_cortexm0/HREADY (net)          0.092               0.000      5.522 r
  u_cortexm0integration/u_cortexm0/u_logic/hready_i (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000    5.522 r
  u_cortexm0integration/u_cortexm0/u_logic/hready_i (net)    0.092           0.000      5.522 r
  u_cortexm0integration/u_cortexm0/u_logic/U804/A (BUF_X2_A7TULL)    0.993    0.004 *    5.526 r
  u_cortexm0integration/u_cortexm0/u_logic/U804/Y (BUF_X2_A7TULL)    1.638    1.238     6.763 r
  u_cortexm0integration/u_cortexm0/u_logic/n2684 (net)    26    0.163        0.000      6.763 r
  u_cortexm0integration/u_cortexm0/u_logic/U820/A (INV_X1_A7TULL)    1.638    0.002 *    6.766 r
  u_cortexm0integration/u_cortexm0/u_logic/U820/Y (INV_X1_A7TULL)    0.763    0.756     7.522 f
  u_cortexm0integration/u_cortexm0/u_logic/n2685 (net)     8    0.040        0.000      7.522 f
  u_cortexm0integration/u_cortexm0/u_logic/U4165/A (NOR2_X1_A7TULL)    0.763    0.000 *    7.522 f
  u_cortexm0integration/u_cortexm0/u_logic/U4165/Y (NOR2_X1_A7TULL)    0.469    0.470    7.992 r
  u_cortexm0integration/u_cortexm0/u_logic/n8318 (net)     2    0.010        0.000      7.992 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_clk_gate_X98l85_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_0)    0.000    7.992 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_clk_gate_X98l85_reg_1/EN (net)    0.010    0.000    7.992 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_X98l85_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.469    0.000 *    7.992 r
  data arrival time                                                                     7.992

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_X98l85_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.492     20.708
  data required time                                                                   20.708
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.708
  data arrival time                                                                    -7.992
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          12.716


  Startpoint: u_ahb_slave_mux_sys_bus/reg_hsel_reg_4_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Bktl85_reg_1/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_ahb_slave_mux_sys_bus/reg_hsel_reg_4_/CK (SDFFRQ_X1_A7TULL)    0.000     0.000      2.000 r
  u_ahb_slave_mux_sys_bus/reg_hsel_reg_4_/Q (SDFFRQ_X1_A7TULL)     1.047     1.190      3.190 f
  u_ahb_slave_mux_sys_bus/reg_hsel[4] (net)    23        0.093               0.000      3.190 f
  u_ahb_slave_mux_sys_bus/U10/A (INV_X1_A7TULL)                    1.047     0.001 *    3.191 f
  u_ahb_slave_mux_sys_bus/U10/Y (INV_X1_A7TULL)                    1.146     1.045      4.237 r
  u_ahb_slave_mux_sys_bus/n76 (net)            12        0.077               0.000      4.237 r
  u_ahb_slave_mux_sys_bus/U83/B1 (OAI2B2_X1_A7TULL)                1.146     0.001 *    4.237 r
  u_ahb_slave_mux_sys_bus/U83/Y (OAI2B2_X1_A7TULL)                 0.426     0.549      4.787 f
  u_ahb_slave_mux_sys_bus/n47 (net)             1        0.010               0.000      4.787 f
  u_ahb_slave_mux_sys_bus/U84/B (NOR2_X4_A7TULL)                   0.426     0.000 *    4.787 f
  u_ahb_slave_mux_sys_bus/U84/Y (NOR2_X4_A7TULL)                   0.993     0.735      5.522 r
  u_ahb_slave_mux_sys_bus/HREADYOUT (net)       9        0.092               0.000      5.522 r
  u_ahb_slave_mux_sys_bus/HREADYOUT (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000    5.522 r
  n592 (net)                                             0.092               0.000      5.522 r
  u_cortexm0integration/HREADY (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)      0.000      5.522 r
  u_cortexm0integration/HREADY (net)                     0.092               0.000      5.522 r
  u_cortexm0integration/u_cortexm0/HREADY (cmsdk_mcu_system_CORTEXM0DS_0)    0.000      5.522 r
  u_cortexm0integration/u_cortexm0/HREADY (net)          0.092               0.000      5.522 r
  u_cortexm0integration/u_cortexm0/u_logic/hready_i (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000    5.522 r
  u_cortexm0integration/u_cortexm0/u_logic/hready_i (net)    0.092           0.000      5.522 r
  u_cortexm0integration/u_cortexm0/u_logic/U804/A (BUF_X2_A7TULL)    0.993    0.004 *    5.526 r
  u_cortexm0integration/u_cortexm0/u_logic/U804/Y (BUF_X2_A7TULL)    1.638    1.238     6.763 r
  u_cortexm0integration/u_cortexm0/u_logic/n2684 (net)    26    0.163        0.000      6.763 r
  u_cortexm0integration/u_cortexm0/u_logic/U2768/A (AND2_X2_A7TULL)    1.638    0.001 *    6.765 r
  u_cortexm0integration/u_cortexm0/u_logic/U2768/Y (AND2_X2_A7TULL)    0.377    0.624    7.389 r
  u_cortexm0integration/u_cortexm0/u_logic/n8319 (net)     4    0.032        0.000      7.389 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_clk_gate_Bktl85_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_1)    0.000    7.389 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_clk_gate_Bktl85_reg_1/EN (net)    0.032    0.000    7.389 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Bktl85_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.377    0.001 *    7.390 r
  data arrival time                                                                     7.390

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Bktl85_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.466     20.734
  data required time                                                                   20.734
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.734
  data arrival time                                                                    -7.390
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          13.344


  Startpoint: u_ahb_gpio_1/u_ahb_to_gpio/IOADDR_reg_8_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_ahb_gpio_1/u_iop_gpio/clk_gate_reg_dout_padded_reg_5/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_ahb_gpio_1/u_ahb_to_gpio/IOADDR_reg_8_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000      2.000 r
  u_ahb_gpio_1/u_ahb_to_gpio/IOADDR_reg_8_/Q (SDFFRQ_X1_A7TULL)    0.433     0.830      2.830 f
  u_ahb_gpio_1/u_ahb_to_gpio/IOADDR[8] (net)     6       0.036               0.000      2.830 f
  u_ahb_gpio_1/u_ahb_to_gpio/IOADDR[8] (cmsdk_mcu_system_cmsdk_ahb_to_iop_1)    0.000    2.830 f
  u_ahb_gpio_1/IOADDR[8] (net)                           0.036               0.000      2.830 f
  u_ahb_gpio_1/u_iop_gpio/IOADDR[8] (cmsdk_mcu_system_cmsdk_iop_gpio_002a_0000_0_0)    0.000    2.830 f
  u_ahb_gpio_1/u_iop_gpio/IOADDR[8] (net)                0.036               0.000      2.830 f
  u_ahb_gpio_1/u_iop_gpio/U137/D (OR4_X1_A7TULL)                   0.433     0.001 *    2.830 f
  u_ahb_gpio_1/u_iop_gpio/U137/Y (OR4_X1_A7TULL)                   0.335     1.027      3.857 f
  u_ahb_gpio_1/u_iop_gpio/n120 (net)            3        0.013               0.000      3.857 f
  u_ahb_gpio_1/u_iop_gpio/U138/C (NOR3_X2_A7TULL)                  0.335     0.000 *    3.857 f
  u_ahb_gpio_1/u_iop_gpio/U138/Y (NOR3_X2_A7TULL)                  1.949     1.319      5.176 r
  u_ahb_gpio_1/u_iop_gpio/n224 (net)           14        0.059               0.000      5.176 r
  u_ahb_gpio_1/u_iop_gpio/U144/A (NAND3_X1_A7TULL)                 1.949     0.000 *    5.176 r
  u_ahb_gpio_1/u_iop_gpio/U144/Y (NAND3_X1_A7TULL)                 0.672     0.612      5.788 f
  u_ahb_gpio_1/u_iop_gpio/n319 (net)            2        0.009               0.000      5.788 f
  u_ahb_gpio_1/u_iop_gpio/U145/C (NOR3_X1_A7TULL)                  0.672     0.000 *    5.788 f
  u_ahb_gpio_1/u_iop_gpio/U145/Y (NOR3_X1_A7TULL)                  0.889     0.766      6.554 r
  u_ahb_gpio_1/u_iop_gpio/n121 (net)            4        0.016               0.000      6.554 r
  u_ahb_gpio_1/u_iop_gpio/U146/A (INV_X1_A7TULL)                   0.889     0.000 *    6.554 r
  u_ahb_gpio_1/u_iop_gpio/U146/Y (INV_X1_A7TULL)                   0.241     0.210      6.764 f
  u_ahb_gpio_1/u_iop_gpio/n2 (net)              1        0.004               0.000      6.764 f
  u_ahb_gpio_1/u_iop_gpio/U157/A0 (AOI211_X1_A7TULL)               0.241     0.000 *    6.764 f
  u_ahb_gpio_1/u_iop_gpio/U157/Y (AOI211_X1_A7TULL)                0.594     0.503      7.267 r
  u_ahb_gpio_1/u_iop_gpio/n596 (net)            1        0.007               0.000      7.267 r
  u_ahb_gpio_1/u_iop_gpio/clk_gate_ml_clk_gate_reg_dout_padded_reg_5/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_40)    0.000    7.267 r
  u_ahb_gpio_1/u_iop_gpio/clk_gate_ml_clk_gate_reg_dout_padded_reg_5/EN (net)    0.007    0.000    7.267 r
  u_ahb_gpio_1/u_iop_gpio/clk_gate_reg_dout_padded_reg_5/latch/E (TLATNTSCA_X8_A7TULL)    0.594    0.000 *    7.267 r
  data arrival time                                                                     7.267

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_ahb_gpio_1/u_iop_gpio/clk_gate_reg_dout_padded_reg_5/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.513     20.687
  data required time                                                                   20.687
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.687
  data arrival time                                                                    -7.267
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          13.419


  Startpoint: u_ahb_gpio_1/u_ahb_to_gpio/IOADDR_reg_8_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_ahb_gpio_1/u_iop_gpio/clk_gate_reg_dout_padded_reg_6/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_ahb_gpio_1/u_ahb_to_gpio/IOADDR_reg_8_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000      2.000 r
  u_ahb_gpio_1/u_ahb_to_gpio/IOADDR_reg_8_/Q (SDFFRQ_X1_A7TULL)    0.433     0.830      2.830 f
  u_ahb_gpio_1/u_ahb_to_gpio/IOADDR[8] (net)     6       0.036               0.000      2.830 f
  u_ahb_gpio_1/u_ahb_to_gpio/IOADDR[8] (cmsdk_mcu_system_cmsdk_ahb_to_iop_1)    0.000    2.830 f
  u_ahb_gpio_1/IOADDR[8] (net)                           0.036               0.000      2.830 f
  u_ahb_gpio_1/u_iop_gpio/IOADDR[8] (cmsdk_mcu_system_cmsdk_iop_gpio_002a_0000_0_0)    0.000    2.830 f
  u_ahb_gpio_1/u_iop_gpio/IOADDR[8] (net)                0.036               0.000      2.830 f
  u_ahb_gpio_1/u_iop_gpio/U137/D (OR4_X1_A7TULL)                   0.433     0.001 *    2.830 f
  u_ahb_gpio_1/u_iop_gpio/U137/Y (OR4_X1_A7TULL)                   0.335     1.027      3.857 f
  u_ahb_gpio_1/u_iop_gpio/n120 (net)            3        0.013               0.000      3.857 f
  u_ahb_gpio_1/u_iop_gpio/U138/C (NOR3_X2_A7TULL)                  0.335     0.000 *    3.857 f
  u_ahb_gpio_1/u_iop_gpio/U138/Y (NOR3_X2_A7TULL)                  1.949     1.319      5.176 r
  u_ahb_gpio_1/u_iop_gpio/n224 (net)           14        0.059               0.000      5.176 r
  u_ahb_gpio_1/u_iop_gpio/U144/A (NAND3_X1_A7TULL)                 1.949     0.000 *    5.176 r
  u_ahb_gpio_1/u_iop_gpio/U144/Y (NAND3_X1_A7TULL)                 0.672     0.612      5.788 f
  u_ahb_gpio_1/u_iop_gpio/n319 (net)            2        0.009               0.000      5.788 f
  u_ahb_gpio_1/u_iop_gpio/U145/C (NOR3_X1_A7TULL)                  0.672     0.000 *    5.788 f
  u_ahb_gpio_1/u_iop_gpio/U145/Y (NOR3_X1_A7TULL)                  0.889     0.766      6.554 r
  u_ahb_gpio_1/u_iop_gpio/n121 (net)            4        0.016               0.000      6.554 r
  u_ahb_gpio_1/u_iop_gpio/U344/B0 (AOI31_X2_A7TULL)                0.889     0.000 *    6.554 r
  u_ahb_gpio_1/u_iop_gpio/U344/Y (AOI31_X2_A7TULL)                 0.376     0.271      6.825 f
  u_ahb_gpio_1/u_iop_gpio/n127 (net)            2        0.017               0.000      6.825 f
  u_ahb_gpio_1/u_iop_gpio/U346/A0 (OAI32_X2_A7TULL)                0.376     0.000 *    6.825 f
  u_ahb_gpio_1/u_iop_gpio/U346/Y (OAI32_X2_A7TULL)                 0.513     0.445      7.271 r
  u_ahb_gpio_1/u_iop_gpio/n597 (net)            1        0.004               0.000      7.271 r
  u_ahb_gpio_1/u_iop_gpio/clk_gate_ml_clk_gate_reg_dout_padded_reg_6/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_41)    0.000    7.271 r
  u_ahb_gpio_1/u_iop_gpio/clk_gate_ml_clk_gate_reg_dout_padded_reg_6/EN (net)    0.004    0.000    7.271 r
  u_ahb_gpio_1/u_iop_gpio/clk_gate_reg_dout_padded_reg_6/latch/E (TLATNTSCA_X8_A7TULL)    0.513    0.000 *    7.271 r
  data arrival time                                                                     7.271

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_ahb_gpio_1/u_iop_gpio/clk_gate_reg_dout_padded_reg_6/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.505     20.695
  data required time                                                                   20.695
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.695
  data arrival time                                                                    -7.271
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          13.425


  Startpoint: u_ahb_slave_mux_sys_bus/reg_hsel_reg_4_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Xedl85_reg_0/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_ahb_slave_mux_sys_bus/reg_hsel_reg_4_/CK (SDFFRQ_X1_A7TULL)    0.000     0.000      2.000 r
  u_ahb_slave_mux_sys_bus/reg_hsel_reg_4_/Q (SDFFRQ_X1_A7TULL)     1.047     1.190      3.190 f
  u_ahb_slave_mux_sys_bus/reg_hsel[4] (net)    23        0.093               0.000      3.190 f
  u_ahb_slave_mux_sys_bus/U10/A (INV_X1_A7TULL)                    1.047     0.001 *    3.191 f
  u_ahb_slave_mux_sys_bus/U10/Y (INV_X1_A7TULL)                    1.146     1.045      4.237 r
  u_ahb_slave_mux_sys_bus/n76 (net)            12        0.077               0.000      4.237 r
  u_ahb_slave_mux_sys_bus/U83/B1 (OAI2B2_X1_A7TULL)                1.146     0.001 *    4.237 r
  u_ahb_slave_mux_sys_bus/U83/Y (OAI2B2_X1_A7TULL)                 0.426     0.549      4.787 f
  u_ahb_slave_mux_sys_bus/n47 (net)             1        0.010               0.000      4.787 f
  u_ahb_slave_mux_sys_bus/U84/B (NOR2_X4_A7TULL)                   0.426     0.000 *    4.787 f
  u_ahb_slave_mux_sys_bus/U84/Y (NOR2_X4_A7TULL)                   0.993     0.735      5.522 r
  u_ahb_slave_mux_sys_bus/HREADYOUT (net)       9        0.092               0.000      5.522 r
  u_ahb_slave_mux_sys_bus/HREADYOUT (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000    5.522 r
  n592 (net)                                             0.092               0.000      5.522 r
  u_cortexm0integration/HREADY (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)      0.000      5.522 r
  u_cortexm0integration/HREADY (net)                     0.092               0.000      5.522 r
  u_cortexm0integration/u_cortexm0/HREADY (cmsdk_mcu_system_CORTEXM0DS_0)    0.000      5.522 r
  u_cortexm0integration/u_cortexm0/HREADY (net)          0.092               0.000      5.522 r
  u_cortexm0integration/u_cortexm0/u_logic/hready_i (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000    5.522 r
  u_cortexm0integration/u_cortexm0/u_logic/hready_i (net)    0.092           0.000      5.522 r
  u_cortexm0integration/u_cortexm0/u_logic/U804/A (BUF_X2_A7TULL)    0.993    0.004 *    5.526 r
  u_cortexm0integration/u_cortexm0/u_logic/U804/Y (BUF_X2_A7TULL)    1.638    1.238     6.763 r
  u_cortexm0integration/u_cortexm0/u_logic/n2684 (net)    26    0.163        0.000      6.763 r
  u_cortexm0integration/u_cortexm0/u_logic/U2500/B (NAND2B_X4_A7TULL)    1.638    0.003 *    6.766 r
  u_cortexm0integration/u_cortexm0/u_logic/U2500/Y (NAND2B_X4_A7TULL)    0.322    0.281    7.048 f
  u_cortexm0integration/u_cortexm0/u_logic/n7485 (net)     4    0.019        0.000      7.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U2501/A (INV_X1_A7TULL)    0.322    0.000 *    7.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U2501/Y (INV_X1_A7TULL)    0.176    0.193    7.241 r
  u_cortexm0integration/u_cortexm0/u_logic/n8255 (net)     2    0.006        0.000      7.241 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Xedl85_reg_0/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_4_21_0)    0.000    7.241 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Xedl85_reg_0/EN (net)    0.006    0.000    7.241 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Xedl85_reg_0/latch/E (TLATNTSCA_X8_A7TULL)    0.176    0.000 *    7.241 r
  data arrival time                                                                     7.241

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Xedl85_reg_0/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.409     20.791
  data required time                                                                   20.791
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.791
  data arrival time                                                                    -7.241
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          13.550


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Qxfl85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Y17m85_reg_1/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Qxfl85_reg/CK (SDFFS_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Qxfl85_reg/QN (SDFFS_X1_A7TULL)    1.329    1.403    3.403 f
  u_cortexm0integration/u_cortexm0/u_logic/n8157 (net)    16    0.115        0.000      3.403 f
  u_cortexm0integration/u_cortexm0/u_logic/U550/A (INV_X1_A7TULL)    1.329    0.002 *    3.405 f
  u_cortexm0integration/u_cortexm0/u_logic/U550/Y (INV_X1_A7TULL)    1.521    1.374     4.778 r
  u_cortexm0integration/u_cortexm0/u_logic/n1487 (net)    23    0.105        0.000      4.778 r
  u_cortexm0integration/u_cortexm0/u_logic/U3726/B (NAND2_X1_A7TULL)    1.521    0.001 *    4.779 r
  u_cortexm0integration/u_cortexm0/u_logic/U3726/Y (NAND2_X1_A7TULL)    0.900    0.825    5.604 f
  u_cortexm0integration/u_cortexm0/u_logic/n7007 (net)     7    0.037        0.000      5.604 f
  u_cortexm0integration/u_cortexm0/u_logic/U3727/B (NAND2_X1_A7TULL)    0.900    0.000 *    5.604 f
  u_cortexm0integration/u_cortexm0/u_logic/U3727/Y (NAND2_X1_A7TULL)    0.348    0.384    5.988 r
  u_cortexm0integration/u_cortexm0/u_logic/n5994 (net)     2    0.009        0.000      5.988 r
  u_cortexm0integration/u_cortexm0/u_logic/U3729/A (NAND2_X1_A7TULL)    0.348    0.000 *    5.988 r
  u_cortexm0integration/u_cortexm0/u_logic/U3729/Y (NAND2_X1_A7TULL)    0.261    0.223    6.211 f
  u_cortexm0integration/u_cortexm0/u_logic/n2431 (net)     1    0.006        0.000      6.211 f
  u_cortexm0integration/u_cortexm0/u_logic/U3731/A (NAND2_X1_A7TULL)    0.261    0.000 *    6.211 f
  u_cortexm0integration/u_cortexm0/u_logic/U3731/Y (NAND2_X1_A7TULL)    0.304    0.258    6.468 r
  u_cortexm0integration/u_cortexm0/u_logic/n5831 (net)     2    0.015        0.000      6.468 r
  u_cortexm0integration/u_cortexm0/u_logic/U3732/B0 (OAI21_X1_A7TULL)    0.304    0.000 *    6.469 r
  u_cortexm0integration/u_cortexm0/u_logic/U3732/Y (OAI21_X1_A7TULL)    0.208    0.229    6.698 f
  u_cortexm0integration/u_cortexm0/u_logic/n2445 (net)     1    0.005        0.000      6.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U3764/AN (NAND4B_X4_A7TULL)    0.208    0.000 *    6.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U3764/Y (NAND4B_X4_A7TULL)    0.316    0.393    7.091 f
  u_cortexm0integration/u_cortexm0/u_logic/n8383 (net)     2    0.018        0.000      7.091 f
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Y17m85_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_35)    0.000    7.091 f
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Y17m85_reg_1/EN (net)    0.018    0.000    7.091 f
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Y17m85_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.316    0.000 *    7.092 f
  data arrival time                                                                     7.092

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Y17m85_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.520     20.680
  data required time                                                                   20.680
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.680
  data arrival time                                                                    -7.092
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          13.588


  Startpoint: u_ahb_gpio_1/u_ahb_to_gpio/IOADDR_reg_8_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_ahb_gpio_1/u_iop_gpio/clk_gate_reg_inttype_padded_reg_1/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_ahb_gpio_1/u_ahb_to_gpio/IOADDR_reg_8_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000      2.000 r
  u_ahb_gpio_1/u_ahb_to_gpio/IOADDR_reg_8_/Q (SDFFRQ_X1_A7TULL)    0.433     0.830      2.830 f
  u_ahb_gpio_1/u_ahb_to_gpio/IOADDR[8] (net)     6       0.036               0.000      2.830 f
  u_ahb_gpio_1/u_ahb_to_gpio/IOADDR[8] (cmsdk_mcu_system_cmsdk_ahb_to_iop_1)    0.000    2.830 f
  u_ahb_gpio_1/IOADDR[8] (net)                           0.036               0.000      2.830 f
  u_ahb_gpio_1/u_iop_gpio/IOADDR[8] (cmsdk_mcu_system_cmsdk_iop_gpio_002a_0000_0_0)    0.000    2.830 f
  u_ahb_gpio_1/u_iop_gpio/IOADDR[8] (net)                0.036               0.000      2.830 f
  u_ahb_gpio_1/u_iop_gpio/U137/D (OR4_X1_A7TULL)                   0.433     0.001 *    2.830 f
  u_ahb_gpio_1/u_iop_gpio/U137/Y (OR4_X1_A7TULL)                   0.335     1.027      3.857 f
  u_ahb_gpio_1/u_iop_gpio/n120 (net)            3        0.013               0.000      3.857 f
  u_ahb_gpio_1/u_iop_gpio/U138/C (NOR3_X2_A7TULL)                  0.335     0.000 *    3.857 f
  u_ahb_gpio_1/u_iop_gpio/U138/Y (NOR3_X2_A7TULL)                  1.949     1.319      5.176 r
  u_ahb_gpio_1/u_iop_gpio/n224 (net)           14        0.059               0.000      5.176 r
  u_ahb_gpio_1/u_iop_gpio/U142/A (NAND3_X1_A7TULL)                 1.949     0.000 *    5.176 r
  u_ahb_gpio_1/u_iop_gpio/U142/Y (NAND3_X1_A7TULL)                 0.757     0.695      5.871 f
  u_ahb_gpio_1/u_iop_gpio/n130 (net)            3        0.012               0.000      5.871 f
  u_ahb_gpio_1/u_iop_gpio/U143/C (NOR3_X1_A7TULL)                  0.757     0.000 *    5.871 f
  u_ahb_gpio_1/u_iop_gpio/U143/Y (NOR3_X1_A7TULL)                  0.746     0.695      6.566 r
  u_ahb_gpio_1/u_iop_gpio/n598 (net)            1        0.013               0.000      6.566 r
  u_ahb_gpio_1/u_iop_gpio/clk_gate_ml_clk_gate_reg_inttype_padded_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_42)    0.000    6.566 r
  u_ahb_gpio_1/u_iop_gpio/clk_gate_ml_clk_gate_reg_inttype_padded_reg_1/EN (net)    0.013    0.000    6.566 r
  u_ahb_gpio_1/u_iop_gpio/clk_gate_reg_inttype_padded_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.746    0.000 *    6.566 r
  data arrival time                                                                     6.566

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_ahb_gpio_1/u_iop_gpio/clk_gate_reg_inttype_padded_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.529     20.671
  data required time                                                                   20.671
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.671
  data arrival time                                                                    -6.566
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          14.105


  Startpoint: u_ahb_slave_mux_sys_bus/reg_hsel_reg_4_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: clk_gate_reg_byte_strobe_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_ahb_slave_mux_sys_bus/reg_hsel_reg_4_/CK (SDFFRQ_X1_A7TULL)    0.000     0.000      2.000 r
  u_ahb_slave_mux_sys_bus/reg_hsel_reg_4_/Q (SDFFRQ_X1_A7TULL)     1.047     1.190      3.190 f
  u_ahb_slave_mux_sys_bus/reg_hsel[4] (net)    23        0.093               0.000      3.190 f
  u_ahb_slave_mux_sys_bus/U10/A (INV_X1_A7TULL)                    1.047     0.001 *    3.191 f
  u_ahb_slave_mux_sys_bus/U10/Y (INV_X1_A7TULL)                    1.146     1.045      4.237 r
  u_ahb_slave_mux_sys_bus/n76 (net)            12        0.077               0.000      4.237 r
  u_ahb_slave_mux_sys_bus/U83/B1 (OAI2B2_X1_A7TULL)                1.146     0.001 *    4.237 r
  u_ahb_slave_mux_sys_bus/U83/Y (OAI2B2_X1_A7TULL)                 0.426     0.549      4.787 f
  u_ahb_slave_mux_sys_bus/n47 (net)             1        0.010               0.000      4.787 f
  u_ahb_slave_mux_sys_bus/U84/B (NOR2_X4_A7TULL)                   0.426     0.000 *    4.787 f
  u_ahb_slave_mux_sys_bus/U84/Y (NOR2_X4_A7TULL)                   0.993     0.735      5.522 r
  u_ahb_slave_mux_sys_bus/HREADYOUT (net)       9        0.092               0.000      5.522 r
  u_ahb_slave_mux_sys_bus/HREADYOUT (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000    5.522 r
  n592 (net)                                             0.092               0.000      5.522 r
  U469/A (BUF_X4_A7TULL)                                           0.993     0.000 *    5.522 r
  U469/Y (BUF_X4_A7TULL)                                           0.308     0.474      5.996 r
  n907 (net)                                    8        0.054               0.000      5.996 r
  clk_gate_reg_byte_strobe_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_32)    0.000    5.996 r
  clk_gate_reg_byte_strobe_reg/EN (net)                  0.054               0.000      5.996 r
  clk_gate_reg_byte_strobe_reg/latch/E (TLATNTSCA_X8_A7TULL)       0.308     0.000 *    5.996 r
  data arrival time                                                                     5.996

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                0.800     20.800
  clock uncertainty                                                         -0.200     20.600
  clk_gate_reg_byte_strobe_reg/latch/CK (TLATNTSCA_X8_A7TULL)                0.000     20.600 r
  clock gating setup time                                                   -0.447     20.153
  data required time                                                                   20.153
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.153
  data arrival time                                                                    -5.996
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          14.157


  Startpoint: u_ahb_gpio_1/u_ahb_to_gpio/IOADDR_reg_8_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_ahb_gpio_1/u_iop_gpio/clk_gate_reg_inten_padded_reg_1/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_ahb_gpio_1/u_ahb_to_gpio/IOADDR_reg_8_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000      2.000 r
  u_ahb_gpio_1/u_ahb_to_gpio/IOADDR_reg_8_/Q (SDFFRQ_X1_A7TULL)    0.433     0.830      2.830 f
  u_ahb_gpio_1/u_ahb_to_gpio/IOADDR[8] (net)     6       0.036               0.000      2.830 f
  u_ahb_gpio_1/u_ahb_to_gpio/IOADDR[8] (cmsdk_mcu_system_cmsdk_ahb_to_iop_1)    0.000    2.830 f
  u_ahb_gpio_1/IOADDR[8] (net)                           0.036               0.000      2.830 f
  u_ahb_gpio_1/u_iop_gpio/IOADDR[8] (cmsdk_mcu_system_cmsdk_iop_gpio_002a_0000_0_0)    0.000    2.830 f
  u_ahb_gpio_1/u_iop_gpio/IOADDR[8] (net)                0.036               0.000      2.830 f
  u_ahb_gpio_1/u_iop_gpio/U137/D (OR4_X1_A7TULL)                   0.433     0.001 *    2.830 f
  u_ahb_gpio_1/u_iop_gpio/U137/Y (OR4_X1_A7TULL)                   0.335     1.027      3.857 f
  u_ahb_gpio_1/u_iop_gpio/n120 (net)            3        0.013               0.000      3.857 f
  u_ahb_gpio_1/u_iop_gpio/U138/C (NOR3_X2_A7TULL)                  0.335     0.000 *    3.857 f
  u_ahb_gpio_1/u_iop_gpio/U138/Y (NOR3_X2_A7TULL)                  1.949     1.319      5.176 r
  u_ahb_gpio_1/u_iop_gpio/n224 (net)           14        0.059               0.000      5.176 r
  u_ahb_gpio_1/u_iop_gpio/U142/A (NAND3_X1_A7TULL)                 1.949     0.000 *    5.176 r
  u_ahb_gpio_1/u_iop_gpio/U142/Y (NAND3_X1_A7TULL)                 0.757     0.695      5.871 f
  u_ahb_gpio_1/u_iop_gpio/n130 (net)            3        0.012               0.000      5.871 f
  u_ahb_gpio_1/u_iop_gpio/U347/A0 (OAI32_X1_A7TULL)                0.757     0.000 *    5.871 f
  u_ahb_gpio_1/u_iop_gpio/U347/Y (OAI32_X1_A7TULL)                 0.606     0.581      6.452 r
  u_ahb_gpio_1/u_iop_gpio/n599 (net)            1        0.004               0.000      6.452 r
  u_ahb_gpio_1/u_iop_gpio/clk_gate_ml_clk_gate_reg_inten_padded_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_43)    0.000    6.452 r
  u_ahb_gpio_1/u_iop_gpio/clk_gate_ml_clk_gate_reg_inten_padded_reg_1/EN (net)    0.004    0.000    6.452 r
  u_ahb_gpio_1/u_iop_gpio/clk_gate_reg_inten_padded_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.606    0.000 *    6.452 r
  data arrival time                                                                     6.452

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_ahb_gpio_1/u_iop_gpio/clk_gate_reg_inten_padded_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.514     20.686
  data required time                                                                   20.686
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.686
  data arrival time                                                                    -6.452
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          14.234


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/u_ahb_to_apb/clk_gate_rwdata_reg_reg_0/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.528    0.824    2.824 r
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8    0.034             0.000      2.824 r
  u_apb_subsystem/u_ahb_to_apb/U121/A (INV_X1_A7TULL)              0.528     0.000 *    2.824 r
  u_apb_subsystem/u_ahb_to_apb/U121/Y (INV_X1_A7TULL)              0.225     0.227      3.050 f
  u_apb_subsystem/u_ahb_to_apb/n52 (net)        2        0.009               0.000      3.050 f
  u_apb_subsystem/u_ahb_to_apb/U122/A (NOR2_X1_A7TULL)             0.225     0.000 *    3.050 f
  u_apb_subsystem/u_ahb_to_apb/U122/Y (NOR2_X1_A7TULL)             2.041     1.271      4.321 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6        0.070               0.000      4.321 r
  u_apb_subsystem/u_ahb_to_apb/U123/A (AND2_X2_A7TULL)             2.041     0.000 *    4.321 r
  u_apb_subsystem/u_ahb_to_apb/U123/Y (AND2_X2_A7TULL)             1.950     1.550      5.871 r
  u_apb_subsystem/u_ahb_to_apb/PENABLE (net)    22       0.194               0.000      5.871 r
  u_apb_subsystem/u_ahb_to_apb/U157/AN (NOR2B_X1_A7TULL)           1.950     0.001 *    5.872 r
  u_apb_subsystem/u_ahb_to_apb/U157/Y (NOR2B_X1_A7TULL)            0.264     0.472      6.344 r
  u_apb_subsystem/u_ahb_to_apb/N80 (net)        1        0.005               0.000      6.344 r
  u_apb_subsystem/u_ahb_to_apb/clk_gate_rwdata_reg_reg_0/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_1)    0.000    6.344 r
  u_apb_subsystem/u_ahb_to_apb/clk_gate_rwdata_reg_reg_0/EN (net)    0.005    0.000     6.344 r
  u_apb_subsystem/u_ahb_to_apb/clk_gate_rwdata_reg_reg_0/latch/E (TLATNTSCA_X8_A7TULL)    0.264    0.000 *    6.344 r
  data arrival time                                                                     6.344

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_apb_subsystem/u_ahb_to_apb/clk_gate_rwdata_reg_reg_0/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.434     20.766
  data required time                                                                   20.766
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.766
  data arrival time                                                                    -6.344
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          14.422


  Startpoint: u_ahb_slave_mux_sys_bus/reg_hsel_reg_4_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: clk_gate_reg_byte_strobe_reg_0/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_ahb_slave_mux_sys_bus/reg_hsel_reg_4_/CK (SDFFRQ_X1_A7TULL)    0.000     0.000      2.000 r
  u_ahb_slave_mux_sys_bus/reg_hsel_reg_4_/Q (SDFFRQ_X1_A7TULL)     1.047     1.190      3.190 f
  u_ahb_slave_mux_sys_bus/reg_hsel[4] (net)    23        0.093               0.000      3.190 f
  u_ahb_slave_mux_sys_bus/U10/A (INV_X1_A7TULL)                    1.047     0.001 *    3.191 f
  u_ahb_slave_mux_sys_bus/U10/Y (INV_X1_A7TULL)                    1.146     1.045      4.237 r
  u_ahb_slave_mux_sys_bus/n76 (net)            12        0.077               0.000      4.237 r
  u_ahb_slave_mux_sys_bus/U83/B1 (OAI2B2_X1_A7TULL)                1.146     0.001 *    4.237 r
  u_ahb_slave_mux_sys_bus/U83/Y (OAI2B2_X1_A7TULL)                 0.426     0.549      4.787 f
  u_ahb_slave_mux_sys_bus/n47 (net)             1        0.010               0.000      4.787 f
  u_ahb_slave_mux_sys_bus/U84/B (NOR2_X4_A7TULL)                   0.426     0.000 *    4.787 f
  u_ahb_slave_mux_sys_bus/U84/Y (NOR2_X4_A7TULL)                   0.993     0.735      5.522 r
  u_ahb_slave_mux_sys_bus/HREADYOUT (net)       9        0.092               0.000      5.522 r
  u_ahb_slave_mux_sys_bus/HREADYOUT (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000    5.522 r
  n592 (net)                                             0.092               0.000      5.522 r
  U469/A (BUF_X4_A7TULL)                                           0.993     0.000 *    5.522 r
  U469/Y (BUF_X4_A7TULL)                                           0.308     0.474      5.996 r
  n907 (net)                                    8        0.054               0.000      5.996 r
  clk_gate_reg_byte_strobe_reg_0/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_44)    0.000    5.996 r
  clk_gate_reg_byte_strobe_reg_0/EN (net)                0.054               0.000      5.996 r
  clk_gate_reg_byte_strobe_reg_0/latch/E (TLATNTSCA_X8_A7TULL)     0.308     0.000 *    5.996 r
  data arrival time                                                                     5.996

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  clk_gate_reg_byte_strobe_reg_0/latch/CK (TLATNTSCA_X8_A7TULL)              0.000     21.800 r
  clock gating setup time                                                   -0.447     21.353
  data required time                                                                   21.353
  ----------------------------------------------------------------------------------------------
  data required time                                                                   21.353
  data arrival time                                                                    -5.996
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          15.357


  Startpoint: u_ahb_gpio_0/u_ahb_to_gpio/IOADDR_reg_11_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_ahb_gpio_0/u_iop_gpio/clk_gate_reg_inttype_padded_reg_1/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_ahb_gpio_0/u_ahb_to_gpio/IOADDR_reg_11_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000     2.000 r
  u_ahb_gpio_0/u_ahb_to_gpio/IOADDR_reg_11_/Q (SDFFRQ_X1_A7TULL)    0.269    0.722      2.722 f
  u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[11] (net)     4      0.019               0.000      2.722 f
  u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[11] (cmsdk_mcu_system_cmsdk_ahb_to_iop_0)    0.000    2.722 f
  u_ahb_gpio_0/IOADDR[11] (net)                          0.019               0.000      2.722 f
  u_ahb_gpio_0/u_iop_gpio/IOADDR[11] (cmsdk_mcu_system_cmsdk_iop_gpio_0000_0000_0_0)    0.000    2.722 f
  u_ahb_gpio_0/u_iop_gpio/IOADDR[11] (net)               0.019               0.000      2.722 f
  u_ahb_gpio_0/u_iop_gpio/U140/A (NOR2_X1_A7TULL)                  0.269     0.000 *    2.723 f
  u_ahb_gpio_0/u_iop_gpio/U140/Y (NOR2_X1_A7TULL)                  0.444     0.357      3.080 r
  u_ahb_gpio_0/u_iop_gpio/n7 (net)              3        0.012               0.000      3.080 r
  u_ahb_gpio_0/u_iop_gpio/U141/A (INV_X1_A7TULL)                   0.444     0.000 *    3.080 r
  u_ahb_gpio_0/u_iop_gpio/U141/Y (INV_X1_A7TULL)                   0.274     0.285      3.365 f
  u_ahb_gpio_0/u_iop_gpio/n10 (net)             3        0.017               0.000      3.365 f
  u_ahb_gpio_0/u_iop_gpio/U142/B (NOR2_X1_A7TULL)                  0.274     0.000 *    3.365 f
  u_ahb_gpio_0/u_iop_gpio/U142/Y (NOR2_X1_A7TULL)                  1.248     0.843      4.207 r
  u_ahb_gpio_0/u_iop_gpio/n328 (net)            5        0.041               0.000      4.207 r
  u_ahb_gpio_0/u_iop_gpio/U145/B (NAND3_X1_A7TULL)                 1.248     0.000 *    4.208 r
  u_ahb_gpio_0/u_iop_gpio/U145/Y (NAND3_X1_A7TULL)                 0.488     0.479      4.687 f
  u_ahb_gpio_0/u_iop_gpio/n116 (net)            2        0.007               0.000      4.687 f
  u_ahb_gpio_0/u_iop_gpio/U146/C0 (AOI211_X1_A7TULL)               0.488     0.000 *    4.687 f
  u_ahb_gpio_0/u_iop_gpio/U146/Y (AOI211_X1_A7TULL)                0.491     0.484      5.171 r
  u_ahb_gpio_0/u_iop_gpio/n575 (net)            1        0.005               0.000      5.171 r
  u_ahb_gpio_0/u_iop_gpio/clk_gate_ml_clk_gate_reg_inttype_padded_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_39)    0.000    5.171 r
  u_ahb_gpio_0/u_iop_gpio/clk_gate_ml_clk_gate_reg_inttype_padded_reg_1/EN (net)    0.005    0.000    5.171 r
  u_ahb_gpio_0/u_iop_gpio/clk_gate_reg_inttype_padded_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.491    0.000 *    5.171 r
  data arrival time                                                                     5.171

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_ahb_gpio_0/u_iop_gpio/clk_gate_reg_inttype_padded_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.498     20.702
  data required time                                                                   20.702
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.702
  data arrival time                                                                    -5.171
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          15.531


  Startpoint: u_ahb_gpio_0/u_ahb_to_gpio/IOADDR_reg_11_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_ahb_gpio_0/u_iop_gpio/clk_gate_reg_inten_padded_reg_1/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_ahb_gpio_0/u_ahb_to_gpio/IOADDR_reg_11_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000     2.000 r
  u_ahb_gpio_0/u_ahb_to_gpio/IOADDR_reg_11_/Q (SDFFRQ_X1_A7TULL)    0.269    0.722      2.722 f
  u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[11] (net)     4      0.019               0.000      2.722 f
  u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[11] (cmsdk_mcu_system_cmsdk_ahb_to_iop_0)    0.000    2.722 f
  u_ahb_gpio_0/IOADDR[11] (net)                          0.019               0.000      2.722 f
  u_ahb_gpio_0/u_iop_gpio/IOADDR[11] (cmsdk_mcu_system_cmsdk_iop_gpio_0000_0000_0_0)    0.000    2.722 f
  u_ahb_gpio_0/u_iop_gpio/IOADDR[11] (net)               0.019               0.000      2.722 f
  u_ahb_gpio_0/u_iop_gpio/U140/A (NOR2_X1_A7TULL)                  0.269     0.000 *    2.723 f
  u_ahb_gpio_0/u_iop_gpio/U140/Y (NOR2_X1_A7TULL)                  0.444     0.357      3.080 r
  u_ahb_gpio_0/u_iop_gpio/n7 (net)              3        0.012               0.000      3.080 r
  u_ahb_gpio_0/u_iop_gpio/U141/A (INV_X1_A7TULL)                   0.444     0.000 *    3.080 r
  u_ahb_gpio_0/u_iop_gpio/U141/Y (INV_X1_A7TULL)                   0.274     0.285      3.365 f
  u_ahb_gpio_0/u_iop_gpio/n10 (net)             3        0.017               0.000      3.365 f
  u_ahb_gpio_0/u_iop_gpio/U142/B (NOR2_X1_A7TULL)                  0.274     0.000 *    3.365 f
  u_ahb_gpio_0/u_iop_gpio/U142/Y (NOR2_X1_A7TULL)                  1.248     0.843      4.207 r
  u_ahb_gpio_0/u_iop_gpio/n328 (net)            5        0.041               0.000      4.207 r
  u_ahb_gpio_0/u_iop_gpio/U145/B (NAND3_X1_A7TULL)                 1.248     0.000 *    4.208 r
  u_ahb_gpio_0/u_iop_gpio/U145/Y (NAND3_X1_A7TULL)                 0.488     0.479      4.687 f
  u_ahb_gpio_0/u_iop_gpio/n116 (net)            2        0.007               0.000      4.687 f
  u_ahb_gpio_0/u_iop_gpio/U359/C0 (AOI221_X1_A7TULL)               0.488     0.000 *    4.687 f
  u_ahb_gpio_0/u_iop_gpio/U359/Y (AOI221_X1_A7TULL)                0.465     0.422      5.109 r
  u_ahb_gpio_0/u_iop_gpio/n574 (net)            1        0.003               0.000      5.109 r
  u_ahb_gpio_0/u_iop_gpio/clk_gate_ml_clk_gate_reg_inten_padded_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_38)    0.000    5.109 r
  u_ahb_gpio_0/u_iop_gpio/clk_gate_ml_clk_gate_reg_inten_padded_reg_1/EN (net)    0.003    0.000    5.109 r
  u_ahb_gpio_0/u_iop_gpio/clk_gate_reg_inten_padded_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.465    0.000 *    5.109 r
  data arrival time                                                                     5.109

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_ahb_gpio_0/u_iop_gpio/clk_gate_reg_inten_padded_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.491     20.709
  data required time                                                                   20.709
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.709
  data arrival time                                                                    -5.109
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          15.600


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/L2dl85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Zcvl85_reg_1/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/L2dl85_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/L2dl85_reg/Q (SDFFRQ_X1_A7TULL)    0.344    0.772    2.772 f
  u_cortexm0integration/u_cortexm0/u_logic/Ycr675 (net)     6    0.027       0.000      2.772 f
  u_cortexm0integration/u_cortexm0/u_logic/U2859/AN (NAND2B_X1_A7TULL)    0.344    0.000 *    2.773 f
  u_cortexm0integration/u_cortexm0/u_logic/U2859/Y (NAND2B_X1_A7TULL)    0.347    0.515    3.288 f
  u_cortexm0integration/u_cortexm0/u_logic/n2059 (net)     4    0.014        0.000      3.288 f
  u_cortexm0integration/u_cortexm0/u_logic/U2860/A (INV_X1_A7TULL)    0.347    0.000 *    3.288 f
  u_cortexm0integration/u_cortexm0/u_logic/U2860/Y (INV_X1_A7TULL)    0.169    0.184    3.472 r
  u_cortexm0integration/u_cortexm0/u_logic/n1777 (net)     1    0.005        0.000      3.472 r
  u_cortexm0integration/u_cortexm0/u_logic/U2861/B (NAND2B_X2_A7TULL)    0.169    0.000 *    3.472 r
  u_cortexm0integration/u_cortexm0/u_logic/U2861/Y (NAND2B_X2_A7TULL)    0.314    0.246    3.717 f
  u_cortexm0integration/u_cortexm0/u_logic/n2557 (net)     4    0.027        0.000      3.717 f
  u_cortexm0integration/u_cortexm0/u_logic/U3947/A (NOR2_X3_A7TULL)    0.314    0.001 *    3.718 f
  u_cortexm0integration/u_cortexm0/u_logic/U3947/Y (NOR2_X3_A7TULL)    1.849    1.190    4.908 r
  u_cortexm0integration/u_cortexm0/u_logic/n5723 (net)    26    0.133        0.000      4.908 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_2_clk_gate_Zcvl85_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_26)    0.000    4.908 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_2_clk_gate_Zcvl85_reg_1/EN (net)    0.133    0.000    4.908 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Zcvl85_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    1.849    0.002 *    4.910 r
  data arrival time                                                                     4.910

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Zcvl85_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.644     20.556
  data required time                                                                   20.556
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.556
  data arrival time                                                                    -4.910
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          15.646


  Startpoint: u_ahb_gpio_0/u_ahb_to_gpio/IOADDR_reg_6_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_ahb_gpio_0/u_iop_gpio/clk_gate_reg_dout_padded_reg_6/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_ahb_gpio_0/u_ahb_to_gpio/IOADDR_reg_6_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000      2.000 r
  u_ahb_gpio_0/u_ahb_to_gpio/IOADDR_reg_6_/Q (SDFFRQ_X1_A7TULL)    0.346     0.774      2.774 f
  u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[6] (net)     4       0.027               0.000      2.774 f
  u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[6] (cmsdk_mcu_system_cmsdk_ahb_to_iop_0)    0.000    2.774 f
  u_ahb_gpio_0/IOADDR[6] (net)                           0.027               0.000      2.774 f
  u_ahb_gpio_0/u_iop_gpio/IOADDR[6] (cmsdk_mcu_system_cmsdk_iop_gpio_0000_0000_0_0)    0.000    2.774 f
  u_ahb_gpio_0/u_iop_gpio/IOADDR[6] (net)                0.027               0.000      2.774 f
  u_ahb_gpio_0/u_iop_gpio/U138/D (NOR4_X1_A7TULL)                  0.346     0.000 *    2.774 f
  u_ahb_gpio_0/u_iop_gpio/U138/Y (NOR4_X1_A7TULL)                  0.916     0.774      3.548 r
  u_ahb_gpio_0/u_iop_gpio/n9 (net)              4        0.015               0.000      3.548 r
  u_ahb_gpio_0/u_iop_gpio/U148/B (NAND3_X1_A7TULL)                 0.916     0.000 *    3.548 r
  u_ahb_gpio_0/u_iop_gpio/U148/Y (NAND3_X1_A7TULL)                 0.823     0.731      4.279 f
  u_ahb_gpio_0/u_iop_gpio/n89 (net)             5        0.025               0.000      4.279 f
  u_ahb_gpio_0/u_iop_gpio/U154/A1 (OAI21_X1_A7TULL)                0.823     0.000 *    4.279 f
  u_ahb_gpio_0/u_iop_gpio/U154/Y (OAI21_X1_A7TULL)                 0.413     0.470      4.749 r
  u_ahb_gpio_0/u_iop_gpio/n5 (net)              2        0.007               0.000      4.749 r
  u_ahb_gpio_0/u_iop_gpio/U155/C0 (AOI211_X1_A7TULL)               0.413     0.000 *    4.749 r
  u_ahb_gpio_0/u_iop_gpio/U155/Y (AOI211_X1_A7TULL)                0.327     0.219      4.968 f
  u_ahb_gpio_0/u_iop_gpio/n573 (net)            1        0.005               0.000      4.968 f
  u_ahb_gpio_0/u_iop_gpio/clk_gate_ml_clk_gate_reg_dout_padded_reg_6/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_37)    0.000    4.968 f
  u_ahb_gpio_0/u_iop_gpio/clk_gate_ml_clk_gate_reg_dout_padded_reg_6/EN (net)    0.005    0.000    4.968 f
  u_ahb_gpio_0/u_iop_gpio/clk_gate_reg_dout_padded_reg_6/latch/E (TLATNTSCA_X8_A7TULL)    0.327    0.000 *    4.968 f
  data arrival time                                                                     4.968

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_ahb_gpio_0/u_iop_gpio/clk_gate_reg_dout_padded_reg_6/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.523     20.677
  data required time                                                                   20.677
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.677
  data arrival time                                                                    -4.968
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          15.709


  Startpoint: u_ahb_gpio_0/u_ahb_to_gpio/IOADDR_reg_6_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_ahb_gpio_0/u_iop_gpio/clk_gate_reg_dout_padded_reg_5/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_ahb_gpio_0/u_ahb_to_gpio/IOADDR_reg_6_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000      2.000 r
  u_ahb_gpio_0/u_ahb_to_gpio/IOADDR_reg_6_/Q (SDFFRQ_X1_A7TULL)    0.346     0.774      2.774 f
  u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[6] (net)     4       0.027               0.000      2.774 f
  u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[6] (cmsdk_mcu_system_cmsdk_ahb_to_iop_0)    0.000    2.774 f
  u_ahb_gpio_0/IOADDR[6] (net)                           0.027               0.000      2.774 f
  u_ahb_gpio_0/u_iop_gpio/IOADDR[6] (cmsdk_mcu_system_cmsdk_iop_gpio_0000_0000_0_0)    0.000    2.774 f
  u_ahb_gpio_0/u_iop_gpio/IOADDR[6] (net)                0.027               0.000      2.774 f
  u_ahb_gpio_0/u_iop_gpio/U138/D (NOR4_X1_A7TULL)                  0.346     0.000 *    2.774 f
  u_ahb_gpio_0/u_iop_gpio/U138/Y (NOR4_X1_A7TULL)                  0.916     0.774      3.548 r
  u_ahb_gpio_0/u_iop_gpio/n9 (net)              4        0.015               0.000      3.548 r
  u_ahb_gpio_0/u_iop_gpio/U148/B (NAND3_X1_A7TULL)                 0.916     0.000 *    3.548 r
  u_ahb_gpio_0/u_iop_gpio/U148/Y (NAND3_X1_A7TULL)                 0.823     0.731      4.279 f
  u_ahb_gpio_0/u_iop_gpio/n89 (net)             5        0.025               0.000      4.279 f
  u_ahb_gpio_0/u_iop_gpio/U154/A1 (OAI21_X1_A7TULL)                0.823     0.000 *    4.279 f
  u_ahb_gpio_0/u_iop_gpio/U154/Y (OAI21_X1_A7TULL)                 0.413     0.470      4.749 r
  u_ahb_gpio_0/u_iop_gpio/n5 (net)              2        0.007               0.000      4.749 r
  u_ahb_gpio_0/u_iop_gpio/U160/C0 (AOI211_X1_A7TULL)               0.413     0.000 *    4.749 r
  u_ahb_gpio_0/u_iop_gpio/U160/Y (AOI211_X1_A7TULL)                0.270     0.211      4.961 f
  u_ahb_gpio_0/u_iop_gpio/n572 (net)            1        0.004               0.000      4.961 f
  u_ahb_gpio_0/u_iop_gpio/clk_gate_ml_clk_gate_reg_dout_padded_reg_5/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_36)    0.000    4.961 f
  u_ahb_gpio_0/u_iop_gpio/clk_gate_ml_clk_gate_reg_dout_padded_reg_5/EN (net)    0.004    0.000    4.961 f
  u_ahb_gpio_0/u_iop_gpio/clk_gate_reg_dout_padded_reg_5/latch/E (TLATNTSCA_X8_A7TULL)    0.270    0.000 *    4.961 f
  data arrival time                                                                     4.961

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_ahb_gpio_0/u_iop_gpio/clk_gate_reg_dout_padded_reg_5/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.506     20.694
  data required time                                                                   20.694
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.694
  data arrival time                                                                    -4.961
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          15.733


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/L2dl85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Izwl85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/L2dl85_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/L2dl85_reg/Q (SDFFRQ_X1_A7TULL)    0.344    0.772    2.772 f
  u_cortexm0integration/u_cortexm0/u_logic/Ycr675 (net)     6    0.027       0.000      2.772 f
  u_cortexm0integration/u_cortexm0/u_logic/U2851/A (INV_X1_A7TULL)    0.344    0.000 *    2.773 f
  u_cortexm0integration/u_cortexm0/u_logic/U2851/Y (INV_X1_A7TULL)    0.192    0.208    2.981 r
  u_cortexm0integration/u_cortexm0/u_logic/n1781 (net)     2    0.007        0.000      2.981 r
  u_cortexm0integration/u_cortexm0/u_logic/U2873/A (NAND3_X1_A7TULL)    0.192    0.000 *    2.981 r
  u_cortexm0integration/u_cortexm0/u_logic/U2873/Y (NAND3_X1_A7TULL)    0.533    0.381    3.362 f
  u_cortexm0integration/u_cortexm0/u_logic/n2705 (net)     3    0.014        0.000      3.362 f
  u_cortexm0integration/u_cortexm0/u_logic/U3249/A (NOR2_X1_A7TULL)    0.533    0.000 *    3.362 f
  u_cortexm0integration/u_cortexm0/u_logic/U3249/Y (NOR2_X1_A7TULL)    0.920    0.722    4.084 r
  u_cortexm0integration/u_cortexm0/u_logic/n2296 (net)     6    0.029        0.000      4.084 r
  u_cortexm0integration/u_cortexm0/u_logic/U3291/A (INV_X1_A7TULL)    0.920    0.000 *    4.085 r
  u_cortexm0integration/u_cortexm0/u_logic/U3291/Y (INV_X1_A7TULL)    0.418    0.417    4.502 f
  u_cortexm0integration/u_cortexm0/u_logic/n2488 (net)     4    0.020        0.000      4.502 f
  u_cortexm0integration/u_cortexm0/u_logic/U3832/A (NOR2_X1_A7TULL)    0.418    0.000 *    4.502 f
  u_cortexm0integration/u_cortexm0/u_logic/U3832/Y (NOR2_X1_A7TULL)    0.451    0.382    4.884 r
  u_cortexm0integration/u_cortexm0/u_logic/n8339 (net)     1    0.011        0.000      4.884 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_1_clk_gate_Izwl85_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_21)    0.000    4.884 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_1_clk_gate_Izwl85_reg/EN (net)    0.011    0.000    4.884 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Izwl85_reg/latch/E (TLATNTSCA_X8_A7TULL)    0.451    0.000 *    4.884 r
  data arrival time                                                                     4.884

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Izwl85_reg/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.487     20.713
  data required time                                                                   20.713
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.713
  data arrival time                                                                    -4.884
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          15.829


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Ih3l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_E9wl85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Ih3l85_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Ih3l85_reg/Q (SDFFRQ_X1_A7TULL)    0.629    0.881    2.881 r
  u_cortexm0integration/u_cortexm0/u_logic/Ker675 (net)     8    0.041       0.000      2.881 r
  u_cortexm0integration/u_cortexm0/u_logic/U3171/A (INV_X1_A7TULL)    0.629    0.000 *    2.881 r
  u_cortexm0integration/u_cortexm0/u_logic/U3171/Y (INV_X1_A7TULL)    0.404    0.413    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/n5726 (net)     6    0.028        0.000      3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U3172/B (NOR2_X1_A7TULL)    0.404    0.000 *    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U3172/Y (NOR2_X1_A7TULL)    0.695    0.556    3.850 r
  u_cortexm0integration/u_cortexm0/u_logic/n2425 (net)     4    0.021        0.000      3.850 r
  u_cortexm0integration/u_cortexm0/u_logic/U3251/A (AND2_X2_A7TULL)    0.695    0.000 *    3.851 r
  u_cortexm0integration/u_cortexm0/u_logic/U3251/Y (AND2_X2_A7TULL)    0.469    0.583    4.433 r
  u_cortexm0integration/u_cortexm0/u_logic/n2493 (net)     9    0.042        0.000      4.433 r
  u_cortexm0integration/u_cortexm0/u_logic/U3837/A (INV_X1_A7TULL)    0.469    0.000 *    4.434 r
  u_cortexm0integration/u_cortexm0/u_logic/U3837/Y (INV_X1_A7TULL)    0.164    0.163    4.597 f
  u_cortexm0integration/u_cortexm0/u_logic/n2494 (net)     1    0.004        0.000      4.597 f
  u_cortexm0integration/u_cortexm0/u_logic/U3838/A (NOR2_X1_A7TULL)    0.164    0.000 *    4.597 f
  u_cortexm0integration/u_cortexm0/u_logic/U3838/Y (NOR2_X1_A7TULL)    0.434    0.288    4.885 r
  u_cortexm0integration/u_cortexm0/u_logic/n8347 (net)     1    0.010        0.000      4.885 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_2_clk_gate_E9wl85_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_30)    0.000    4.885 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_2_clk_gate_E9wl85_reg/EN (net)    0.010    0.000    4.885 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_E9wl85_reg/latch/E (TLATNTSCA_X8_A7TULL)    0.434    0.000 *    4.885 r
  data arrival time                                                                     4.885

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_E9wl85_reg/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.482     20.718
  data required time                                                                   20.718
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.718
  data arrival time                                                                    -4.885
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          15.833


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Ih3l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Rn0m85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Ih3l85_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Ih3l85_reg/Q (SDFFRQ_X1_A7TULL)    0.477    0.856    2.856 f
  u_cortexm0integration/u_cortexm0/u_logic/Ker675 (net)     8    0.040       0.000      2.856 f
  u_cortexm0integration/u_cortexm0/u_logic/U2850/B (NOR2_X1_A7TULL)    0.477    0.000 *    2.856 f
  u_cortexm0integration/u_cortexm0/u_logic/U2850/Y (NOR2_X1_A7TULL)    0.326    0.343    3.199 r
  u_cortexm0integration/u_cortexm0/u_logic/n1779 (net)     2    0.007        0.000      3.199 r
  u_cortexm0integration/u_cortexm0/u_logic/U2864/A (NAND2_X1_A7TULL)    0.326    0.000 *    3.199 r
  u_cortexm0integration/u_cortexm0/u_logic/U2864/Y (NAND2_X1_A7TULL)    0.193    0.194    3.393 f
  u_cortexm0integration/u_cortexm0/u_logic/n1780 (net)     1    0.004        0.000      3.393 f
  u_cortexm0integration/u_cortexm0/u_logic/U2866/A (NOR2_X1_A7TULL)    0.193    0.000 *    3.393 f
  u_cortexm0integration/u_cortexm0/u_logic/U2866/Y (NOR2_X1_A7TULL)    0.843    0.566    3.960 r
  u_cortexm0integration/u_cortexm0/u_logic/n2548 (net)     5    0.027        0.000      3.960 r
  u_cortexm0integration/u_cortexm0/u_logic/U3928/A (AND2_X2_A7TULL)    0.843    0.000 *    3.960 r
  u_cortexm0integration/u_cortexm0/u_logic/U3928/Y (AND2_X2_A7TULL)    0.309    0.510    4.470 r
  u_cortexm0integration/u_cortexm0/u_logic/n7502 (net)     4    0.025        0.000      4.470 r
  u_cortexm0integration/u_cortexm0/u_logic/U3929/A (INV_X1_A7TULL)    0.309    0.000 *    4.470 r
  u_cortexm0integration/u_cortexm0/u_logic/U3929/Y (INV_X1_A7TULL)    0.155    0.166    4.636 f
  u_cortexm0integration/u_cortexm0/u_logic/n2681 (net)     2    0.007        0.000      4.636 f
  u_cortexm0integration/u_cortexm0/u_logic/U3930/B (NAND2_X1_A7TULL)    0.155    0.000 *    4.636 f
  u_cortexm0integration/u_cortexm0/u_logic/U3930/Y (NAND2_X1_A7TULL)    0.286    0.185    4.821 r
  u_cortexm0integration/u_cortexm0/u_logic/n4776 (net)     1    0.010        0.000      4.821 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Rn0m85_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_1_18_0)    0.000    4.821 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Rn0m85_reg/EN (net)    0.010    0.000    4.821 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Rn0m85_reg/latch/E (TLATNTSCA_X8_A7TULL)    0.286    0.000 *    4.821 r
  data arrival time                                                                     4.821

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Rn0m85_reg/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.440     20.760
  data required time                                                                   20.760
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.760
  data arrival time                                                                    -4.821
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          15.939


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Ih3l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Ocxl85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Ih3l85_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Ih3l85_reg/Q (SDFFRQ_X1_A7TULL)    0.477    0.856    2.856 f
  u_cortexm0integration/u_cortexm0/u_logic/Ker675 (net)     8    0.040       0.000      2.856 f
  u_cortexm0integration/u_cortexm0/u_logic/U2850/B (NOR2_X1_A7TULL)    0.477    0.000 *    2.856 f
  u_cortexm0integration/u_cortexm0/u_logic/U2850/Y (NOR2_X1_A7TULL)    0.326    0.343    3.199 r
  u_cortexm0integration/u_cortexm0/u_logic/n1779 (net)     2    0.007        0.000      3.199 r
  u_cortexm0integration/u_cortexm0/u_logic/U2852/A (NAND2_X1_A7TULL)    0.326    0.000 *    3.199 r
  u_cortexm0integration/u_cortexm0/u_logic/U2852/Y (NAND2_X1_A7TULL)    0.460    0.385    3.585 f
  u_cortexm0integration/u_cortexm0/u_logic/n2625 (net)     5    0.021        0.000      3.585 f
  u_cortexm0integration/u_cortexm0/u_logic/U3925/AN (NAND2B_X1_A7TULL)    0.460    0.000 *    3.585 f
  u_cortexm0integration/u_cortexm0/u_logic/U3925/Y (NAND2B_X1_A7TULL)    0.422    0.597    4.182 f
  u_cortexm0integration/u_cortexm0/u_logic/n7106 (net)     4    0.017        0.000      4.182 f
  u_cortexm0integration/u_cortexm0/u_logic/U4078/B (NOR2_X1_A7TULL)    0.422    0.000 *    4.182 f
  u_cortexm0integration/u_cortexm0/u_logic/U4078/Y (NOR2_X1_A7TULL)    0.626    0.521    4.703 r
  u_cortexm0integration/u_cortexm0/u_logic/n8338 (net)     1    0.019        0.000      4.703 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_1_clk_gate_Ocxl85_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_20)    0.000    4.703 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_1_clk_gate_Ocxl85_reg/EN (net)    0.019    0.000    4.703 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Ocxl85_reg/latch/E (TLATNTSCA_X8_A7TULL)    0.626    0.001 *    4.703 r
  data arrival time                                                                     4.703

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Ocxl85_reg/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.517     20.683
  data required time                                                                   20.683
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.683
  data arrival time                                                                    -4.703
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          15.980


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/L2dl85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Dmwl85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/L2dl85_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/L2dl85_reg/Q (SDFFRQ_X1_A7TULL)    0.344    0.772    2.772 f
  u_cortexm0integration/u_cortexm0/u_logic/Ycr675 (net)     6    0.027       0.000      2.772 f
  u_cortexm0integration/u_cortexm0/u_logic/U2859/AN (NAND2B_X1_A7TULL)    0.344    0.000 *    2.773 f
  u_cortexm0integration/u_cortexm0/u_logic/U2859/Y (NAND2B_X1_A7TULL)    0.347    0.515    3.288 f
  u_cortexm0integration/u_cortexm0/u_logic/n2059 (net)     4    0.014        0.000      3.288 f
  u_cortexm0integration/u_cortexm0/u_logic/U3256/A (NOR2_X1_A7TULL)    0.347    0.000 *    3.288 f
  u_cortexm0integration/u_cortexm0/u_logic/U3256/Y (NOR2_X1_A7TULL)    0.450    0.383    3.671 r
  u_cortexm0integration/u_cortexm0/u_logic/n2094 (net)     2    0.012        0.000      3.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U3257/A (AND2_X2_A7TULL)    0.450    0.000 *    3.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U3257/Y (AND2_X2_A7TULL)    0.339    0.466    4.137 r
  u_cortexm0integration/u_cortexm0/u_logic/n2334 (net)     6    0.029        0.000      4.137 r
  u_cortexm0integration/u_cortexm0/u_logic/U3292/A (INV_X1_A7TULL)    0.339    0.000 *    4.137 r
  u_cortexm0integration/u_cortexm0/u_logic/U3292/Y (INV_X1_A7TULL)    0.235    0.243    4.380 f
  u_cortexm0integration/u_cortexm0/u_logic/n2489 (net)     4    0.016        0.000      4.380 f
  u_cortexm0integration/u_cortexm0/u_logic/U3833/A (NOR2_X1_A7TULL)    0.235    0.000 *    4.380 f
  u_cortexm0integration/u_cortexm0/u_logic/U3833/Y (NOR2_X1_A7TULL)    0.380    0.274    4.654 r
  u_cortexm0integration/u_cortexm0/u_logic/n8346 (net)     1    0.008        0.000      4.654 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_2_clk_gate_Dmwl85_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_29)    0.000    4.654 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_2_clk_gate_Dmwl85_reg/EN (net)    0.008    0.000    4.654 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Dmwl85_reg/latch/E (TLATNTSCA_X8_A7TULL)    0.380    0.000 *    4.654 r
  data arrival time                                                                     4.654

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Dmwl85_reg/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.467     20.733
  data required time                                                                   20.733
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.733
  data arrival time                                                                    -4.654
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          16.079


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Zgul85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Upxl85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Zgul85_reg/CK (SDFFRHQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Zgul85_reg/Q (SDFFRHQ_X1_A7TULL)    0.241    0.517    2.517 f
  u_cortexm0integration/u_cortexm0/u_logic/Mbr675 (net)     4    0.013       0.000      2.517 f
  u_cortexm0integration/u_cortexm0/u_logic/U2869/AN (NAND2B_X1_A7TULL)    0.241    0.000 *    2.517 f
  u_cortexm0integration/u_cortexm0/u_logic/U2869/Y (NAND2B_X1_A7TULL)    0.589    0.630    3.147 f
  u_cortexm0integration/u_cortexm0/u_logic/n2624 (net)     6    0.028        0.000      3.147 f
  u_cortexm0integration/u_cortexm0/u_logic/U3241/A (NOR2_X1_A7TULL)    0.589    0.000 *    3.147 f
  u_cortexm0integration/u_cortexm0/u_logic/U3241/Y (NOR2_X1_A7TULL)    0.365    0.368    3.515 r
  u_cortexm0integration/u_cortexm0/u_logic/n2053 (net)     2    0.007        0.000      3.515 r
  u_cortexm0integration/u_cortexm0/u_logic/U3242/A (AND2_X2_A7TULL)    0.365    0.000 *    3.515 r
  u_cortexm0integration/u_cortexm0/u_logic/U3242/Y (AND2_X2_A7TULL)    0.394    0.477    3.992 r
  u_cortexm0integration/u_cortexm0/u_logic/n2325 (net)     7    0.035        0.000      3.992 r
  u_cortexm0integration/u_cortexm0/u_logic/U3297/A (INV_X1_A7TULL)    0.394    0.000 *    3.992 r
  u_cortexm0integration/u_cortexm0/u_logic/U3297/Y (INV_X1_A7TULL)    0.244    0.255    4.247 f
  u_cortexm0integration/u_cortexm0/u_logic/n2491 (net)     3    0.015        0.000      4.247 f
  u_cortexm0integration/u_cortexm0/u_logic/U3835/A (NOR2_X1_A7TULL)    0.244    0.000 *    4.247 f
  u_cortexm0integration/u_cortexm0/u_logic/U3835/Y (NOR2_X1_A7TULL)    0.452    0.325    4.572 r
  u_cortexm0integration/u_cortexm0/u_logic/n8345 (net)     1    0.011        0.000      4.572 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_2_clk_gate_Upxl85_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_28)    0.000    4.572 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_2_clk_gate_Upxl85_reg/EN (net)    0.011    0.000    4.572 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Upxl85_reg/latch/E (TLATNTSCA_X8_A7TULL)    0.452    0.000 *    4.572 r
  data arrival time                                                                     4.572

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Upxl85_reg/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.487     20.713
  data required time                                                                   20.713
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.713
  data arrival time                                                                    -4.572
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          16.141


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Zgul85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Tuzl85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Zgul85_reg/CK (SDFFRHQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Zgul85_reg/Q (SDFFRHQ_X1_A7TULL)    0.241    0.517    2.517 f
  u_cortexm0integration/u_cortexm0/u_logic/Mbr675 (net)     4    0.013       0.000      2.517 f
  u_cortexm0integration/u_cortexm0/u_logic/U2869/AN (NAND2B_X1_A7TULL)    0.241    0.000 *    2.517 f
  u_cortexm0integration/u_cortexm0/u_logic/U2869/Y (NAND2B_X1_A7TULL)    0.589    0.630    3.147 f
  u_cortexm0integration/u_cortexm0/u_logic/n2624 (net)     6    0.028        0.000      3.147 f
  u_cortexm0integration/u_cortexm0/u_logic/U3238/A (NOR2_X1_A7TULL)    0.589    0.000 *    3.147 f
  u_cortexm0integration/u_cortexm0/u_logic/U3238/Y (NOR2_X1_A7TULL)    0.368    0.371    3.518 r
  u_cortexm0integration/u_cortexm0/u_logic/n2058 (net)     2    0.007        0.000      3.518 r
  u_cortexm0integration/u_cortexm0/u_logic/U3254/A (AND2_X2_A7TULL)    0.368    0.000 *    3.518 r
  u_cortexm0integration/u_cortexm0/u_logic/U3254/Y (AND2_X2_A7TULL)    0.338    0.445    3.963 r
  u_cortexm0integration/u_cortexm0/u_logic/n2329 (net)     6    0.029        0.000      3.963 r
  u_cortexm0integration/u_cortexm0/u_logic/U3255/A (INV_X1_A7TULL)    0.338    0.000 *    3.963 r
  u_cortexm0integration/u_cortexm0/u_logic/U3255/Y (INV_X1_A7TULL)    0.243    0.248    4.212 f
  u_cortexm0integration/u_cortexm0/u_logic/n2492 (net)     4    0.016        0.000      4.212 f
  u_cortexm0integration/u_cortexm0/u_logic/U3836/A (NOR2_X1_A7TULL)    0.243    0.000 *    4.212 f
  u_cortexm0integration/u_cortexm0/u_logic/U3836/Y (NOR2_X1_A7TULL)    0.468    0.336    4.547 r
  u_cortexm0integration/u_cortexm0/u_logic/n8344 (net)     1    0.011        0.000      4.547 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_2_clk_gate_Tuzl85_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_27)    0.000    4.547 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_2_clk_gate_Tuzl85_reg/EN (net)    0.011    0.000    4.547 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Tuzl85_reg/latch/E (TLATNTSCA_X8_A7TULL)    0.468    0.000 *    4.548 r
  data arrival time                                                                     4.548

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Tuzl85_reg/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.492     20.708
  data required time                                                                   20.708
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.708
  data arrival time                                                                    -4.548
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          16.160


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Ih3l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_F9ul85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Ih3l85_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Ih3l85_reg/Q (SDFFRQ_X1_A7TULL)    0.477    0.856    2.856 f
  u_cortexm0integration/u_cortexm0/u_logic/Ker675 (net)     8    0.040       0.000      2.856 f
  u_cortexm0integration/u_cortexm0/u_logic/U3171/A (INV_X1_A7TULL)    0.477    0.000 *    2.856 f
  u_cortexm0integration/u_cortexm0/u_logic/U3171/Y (INV_X1_A7TULL)    0.462    0.444    3.301 r
  u_cortexm0integration/u_cortexm0/u_logic/n5726 (net)     6    0.029        0.000      3.301 r
  u_cortexm0integration/u_cortexm0/u_logic/U3312/B (NAND2B_X1_A7TULL)    0.462    0.000 *    3.301 r
  u_cortexm0integration/u_cortexm0/u_logic/U3312/Y (NAND2B_X1_A7TULL)    0.193    0.206    3.507 f
  u_cortexm0integration/u_cortexm0/u_logic/n2102 (net)     1    0.004        0.000      3.507 f
  u_cortexm0integration/u_cortexm0/u_logic/U3313/A (NOR2_X1_A7TULL)    0.193    0.000 *    3.507 f
  u_cortexm0integration/u_cortexm0/u_logic/U3313/Y (NOR2_X1_A7TULL)    0.718    0.493    4.000 r
  u_cortexm0integration/u_cortexm0/u_logic/n2292 (net)     4    0.022        0.000      4.000 r
  u_cortexm0integration/u_cortexm0/u_logic/U3365/A (INV_X1_A7TULL)    0.718    0.000 *    4.000 r
  u_cortexm0integration/u_cortexm0/u_logic/U3365/Y (INV_X1_A7TULL)    0.280    0.276    4.276 f
  u_cortexm0integration/u_cortexm0/u_logic/n2490 (net)     2    0.010        0.000      4.276 f
  u_cortexm0integration/u_cortexm0/u_logic/U3834/A (NOR2_X1_A7TULL)    0.280    0.000 *    4.276 f
  u_cortexm0integration/u_cortexm0/u_logic/U3834/Y (NOR2_X1_A7TULL)    0.359    0.275    4.551 r
  u_cortexm0integration/u_cortexm0/u_logic/n8348 (net)     1    0.007        0.000      4.551 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_2_clk_gate_F9ul85_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_31)    0.000    4.551 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_2_clk_gate_F9ul85_reg/EN (net)    0.007    0.000    4.551 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_F9ul85_reg/latch/E (TLATNTSCA_X8_A7TULL)    0.359    0.000 *    4.551 r
  data arrival time                                                                     4.551

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_F9ul85_reg/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.461     20.739
  data required time                                                                   20.739
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.739
  data arrival time                                                                    -4.551
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          16.187


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Zgul85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Mgel85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Zgul85_reg/CK (SDFFRHQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Zgul85_reg/Q (SDFFRHQ_X1_A7TULL)    0.241    0.517    2.517 f
  u_cortexm0integration/u_cortexm0/u_logic/Mbr675 (net)     4    0.013       0.000      2.517 f
  u_cortexm0integration/u_cortexm0/u_logic/U2869/AN (NAND2B_X1_A7TULL)    0.241    0.000 *    2.517 f
  u_cortexm0integration/u_cortexm0/u_logic/U2869/Y (NAND2B_X1_A7TULL)    0.589    0.630    3.147 f
  u_cortexm0integration/u_cortexm0/u_logic/n2624 (net)     6    0.028        0.000      3.147 f
  u_cortexm0integration/u_cortexm0/u_logic/U3241/A (NOR2_X1_A7TULL)    0.589    0.000 *    3.147 f
  u_cortexm0integration/u_cortexm0/u_logic/U3241/Y (NOR2_X1_A7TULL)    0.365    0.368    3.515 r
  u_cortexm0integration/u_cortexm0/u_logic/n2053 (net)     2    0.007        0.000      3.515 r
  u_cortexm0integration/u_cortexm0/u_logic/U3245/A (AND2_X2_A7TULL)    0.365    0.000 *    3.515 r
  u_cortexm0integration/u_cortexm0/u_logic/U3245/Y (AND2_X2_A7TULL)    0.380    0.469    3.983 r
  u_cortexm0integration/u_cortexm0/u_logic/n2326 (net)     7    0.033        0.000      3.983 r
  u_cortexm0integration/u_cortexm0/u_logic/U3295/A (INV_X1_A7TULL)    0.380    0.000 *    3.984 r
  u_cortexm0integration/u_cortexm0/u_logic/U3295/Y (INV_X1_A7TULL)    0.205    0.213    4.197 f
  u_cortexm0integration/u_cortexm0/u_logic/n2487 (net)     3    0.011        0.000      4.197 f
  u_cortexm0integration/u_cortexm0/u_logic/U3831/A (NOR2_X1_A7TULL)    0.205    0.000 *    4.197 f
  u_cortexm0integration/u_cortexm0/u_logic/U3831/Y (NOR2_X1_A7TULL)    0.451    0.312    4.509 r
  u_cortexm0integration/u_cortexm0/u_logic/n8342 (net)     1    0.011        0.000      4.509 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_1_clk_gate_Mgel85_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_24)    0.000    4.509 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_1_clk_gate_Mgel85_reg/EN (net)    0.011    0.000    4.509 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Mgel85_reg/latch/E (TLATNTSCA_X8_A7TULL)    0.451    0.000 *    4.509 r
  data arrival time                                                                     4.509

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Mgel85_reg/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.487     20.713
  data required time                                                                   20.713
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.713
  data arrival time                                                                    -4.509
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          16.204


  Startpoint: sram_hrdata[1]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Q7tl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  sram_hrdata[1] (in)                                              0.130     0.024     14.024 f
  sram_hrdata[1] (net)                          1        0.006               0.000     14.024 f
  U400/A (BUF_X6_A7TULL)                                           0.130     0.000 *   14.024 f
  U400/Y (BUF_X6_A7TULL)                                           0.070     0.211     14.235 f
  n660 (net)                                    1        0.011               0.000     14.235 f
  u_ahb_slave_mux_sys_bus/HRDATA1[1] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   14.235 f
  u_ahb_slave_mux_sys_bus/HRDATA1[1] (net)               0.011               0.000     14.235 f
  u_ahb_slave_mux_sys_bus/U73/B1 (AOI22_X1_A7TULL)                 0.070     0.000 *   14.235 f
  u_ahb_slave_mux_sys_bus/U73/Y (AOI22_X1_A7TULL)                  0.520     0.401     14.636 r
  u_ahb_slave_mux_sys_bus/n40 (net)             1        0.011               0.000     14.636 r
  u_ahb_slave_mux_sys_bus/U75/C (NAND4_X2_A7TULL)                  0.520     0.000 *   14.636 r
  u_ahb_slave_mux_sys_bus/U75/Y (NAND4_X2_A7TULL)                  0.657     0.549     15.186 f
  u_ahb_slave_mux_sys_bus/HRDATA[1] (net)       3        0.032               0.000     15.186 f
  u_ahb_slave_mux_sys_bus/HRDATA[1] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   15.186 f
  cm0_hrdata[1] (net)                                    0.032               0.000     15.186 f
  u_cortexm0integration/HRDATA[1] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000    15.186 f
  u_cortexm0integration/HRDATA[1] (net)                  0.032               0.000     15.186 f
  u_cortexm0integration/u_cortexm0/HRDATA[1] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000   15.186 f
  u_cortexm0integration/u_cortexm0/HRDATA[1] (net)       0.032               0.000     15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[1] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000   15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[1] (net)    0.032        0.000     15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/U4674/A1 (AOI22_X1_A7TULL)    0.657    0.001 *   15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/U4674/Y (AOI22_X1_A7TULL)    0.469    0.483   15.669 r
  u_cortexm0integration/u_cortexm0/u_logic/n3136 (net)     1    0.009        0.000     15.669 r
  u_cortexm0integration/u_cortexm0/u_logic/U4687/B0 (OAI211_X1_A7TULL)    0.469    0.000 *   15.670 r
  u_cortexm0integration/u_cortexm0/u_logic/U4687/Y (OAI211_X1_A7TULL)    0.801    0.650   16.320 f
  u_cortexm0integration/u_cortexm0/u_logic/n6175 (net)     4    0.024        0.000     16.320 f
  u_cortexm0integration/u_cortexm0/u_logic/U7357/A0 (AOI22_X1_A7TULL)    0.801    0.000 *   16.320 f
  u_cortexm0integration/u_cortexm0/u_logic/U7357/Y (AOI22_X1_A7TULL)    0.408    0.431   16.751 r
  u_cortexm0integration/u_cortexm0/u_logic/n6176 (net)     1    0.005        0.000     16.751 r
  u_cortexm0integration/u_cortexm0/u_logic/U7358/C0 (OAI211_X2_A7TULL)    0.408    0.000 *   16.751 r
  u_cortexm0integration/u_cortexm0/u_logic/U7358/Y (OAI211_X2_A7TULL)    0.245    0.272   17.023 f
  u_cortexm0integration/u_cortexm0/u_logic/n6180 (net)     1    0.008        0.000     17.023 f
  u_cortexm0integration/u_cortexm0/u_logic/U7359/B (NOR2_X1_A7TULL)    0.245    0.000 *   17.023 f
  u_cortexm0integration/u_cortexm0/u_logic/U7359/Y (NOR2_X1_A7TULL)    1.033    0.709   17.732 r
  u_cortexm0integration/u_cortexm0/u_logic/n7262 (net)     3    0.033        0.000     17.732 r
  u_cortexm0integration/u_cortexm0/u_logic/U7419/A (NAND2_X1_A7TULL)    1.033    0.001 *   17.733 r
  u_cortexm0integration/u_cortexm0/u_logic/U7419/Y (NAND2_X1_A7TULL)    0.651    0.633   18.366 f
  u_cortexm0integration/u_cortexm0/u_logic/n7367 (net)     3    0.025        0.000     18.366 f
  u_cortexm0integration/u_cortexm0/u_logic/U7420/A (NOR2_X1_A7TULL)    0.651    0.000 *   18.366 f
  u_cortexm0integration/u_cortexm0/u_logic/U7420/Y (NOR2_X1_A7TULL)    0.713    0.631   18.997 r
  u_cortexm0integration/u_cortexm0/u_logic/n7375 (net)     2    0.021        0.000     18.997 r
  u_cortexm0integration/u_cortexm0/u_logic/U7421/B0 (OAI21_X2_A7TULL)    0.713    0.001 *   18.998 r
  u_cortexm0integration/u_cortexm0/u_logic/U7421/Y (OAI21_X2_A7TULL)    0.919    0.725   19.722 f
  u_cortexm0integration/u_cortexm0/u_logic/M0f775 (net)    14    0.083       0.000     19.722 f
  u_cortexm0integration/u_cortexm0/u_logic/Q7tl85_reg/D (SDFFSQ_X1_A7TULL)    0.919    0.004 *   19.726 f
  data arrival time                                                                    19.726

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Q7tl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -0.818     20.982
  data required time                                                                   20.982
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.982
  data arrival time                                                                   -19.726
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.255


  Startpoint: sram_hrdata[1]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/O4tl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  sram_hrdata[1] (in)                                              0.130     0.024     14.024 f
  sram_hrdata[1] (net)                          1        0.006               0.000     14.024 f
  U400/A (BUF_X6_A7TULL)                                           0.130     0.000 *   14.024 f
  U400/Y (BUF_X6_A7TULL)                                           0.070     0.211     14.235 f
  n660 (net)                                    1        0.011               0.000     14.235 f
  u_ahb_slave_mux_sys_bus/HRDATA1[1] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   14.235 f
  u_ahb_slave_mux_sys_bus/HRDATA1[1] (net)               0.011               0.000     14.235 f
  u_ahb_slave_mux_sys_bus/U73/B1 (AOI22_X1_A7TULL)                 0.070     0.000 *   14.235 f
  u_ahb_slave_mux_sys_bus/U73/Y (AOI22_X1_A7TULL)                  0.520     0.401     14.636 r
  u_ahb_slave_mux_sys_bus/n40 (net)             1        0.011               0.000     14.636 r
  u_ahb_slave_mux_sys_bus/U75/C (NAND4_X2_A7TULL)                  0.520     0.000 *   14.636 r
  u_ahb_slave_mux_sys_bus/U75/Y (NAND4_X2_A7TULL)                  0.657     0.549     15.186 f
  u_ahb_slave_mux_sys_bus/HRDATA[1] (net)       3        0.032               0.000     15.186 f
  u_ahb_slave_mux_sys_bus/HRDATA[1] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   15.186 f
  cm0_hrdata[1] (net)                                    0.032               0.000     15.186 f
  u_cortexm0integration/HRDATA[1] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000    15.186 f
  u_cortexm0integration/HRDATA[1] (net)                  0.032               0.000     15.186 f
  u_cortexm0integration/u_cortexm0/HRDATA[1] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000   15.186 f
  u_cortexm0integration/u_cortexm0/HRDATA[1] (net)       0.032               0.000     15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[1] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000   15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[1] (net)    0.032        0.000     15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/U4674/A1 (AOI22_X1_A7TULL)    0.657    0.001 *   15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/U4674/Y (AOI22_X1_A7TULL)    0.469    0.483   15.669 r
  u_cortexm0integration/u_cortexm0/u_logic/n3136 (net)     1    0.009        0.000     15.669 r
  u_cortexm0integration/u_cortexm0/u_logic/U4687/B0 (OAI211_X1_A7TULL)    0.469    0.000 *   15.670 r
  u_cortexm0integration/u_cortexm0/u_logic/U4687/Y (OAI211_X1_A7TULL)    0.801    0.650   16.320 f
  u_cortexm0integration/u_cortexm0/u_logic/n6175 (net)     4    0.024        0.000     16.320 f
  u_cortexm0integration/u_cortexm0/u_logic/U7357/A0 (AOI22_X1_A7TULL)    0.801    0.000 *   16.320 f
  u_cortexm0integration/u_cortexm0/u_logic/U7357/Y (AOI22_X1_A7TULL)    0.408    0.431   16.751 r
  u_cortexm0integration/u_cortexm0/u_logic/n6176 (net)     1    0.005        0.000     16.751 r
  u_cortexm0integration/u_cortexm0/u_logic/U7358/C0 (OAI211_X2_A7TULL)    0.408    0.000 *   16.751 r
  u_cortexm0integration/u_cortexm0/u_logic/U7358/Y (OAI211_X2_A7TULL)    0.245    0.272   17.023 f
  u_cortexm0integration/u_cortexm0/u_logic/n6180 (net)     1    0.008        0.000     17.023 f
  u_cortexm0integration/u_cortexm0/u_logic/U7359/B (NOR2_X1_A7TULL)    0.245    0.000 *   17.023 f
  u_cortexm0integration/u_cortexm0/u_logic/U7359/Y (NOR2_X1_A7TULL)    1.033    0.709   17.732 r
  u_cortexm0integration/u_cortexm0/u_logic/n7262 (net)     3    0.033        0.000     17.732 r
  u_cortexm0integration/u_cortexm0/u_logic/U7419/A (NAND2_X1_A7TULL)    1.033    0.001 *   17.733 r
  u_cortexm0integration/u_cortexm0/u_logic/U7419/Y (NAND2_X1_A7TULL)    0.651    0.633   18.366 f
  u_cortexm0integration/u_cortexm0/u_logic/n7367 (net)     3    0.025        0.000     18.366 f
  u_cortexm0integration/u_cortexm0/u_logic/U7420/A (NOR2_X1_A7TULL)    0.651    0.000 *   18.366 f
  u_cortexm0integration/u_cortexm0/u_logic/U7420/Y (NOR2_X1_A7TULL)    0.713    0.631   18.997 r
  u_cortexm0integration/u_cortexm0/u_logic/n7375 (net)     2    0.021        0.000     18.997 r
  u_cortexm0integration/u_cortexm0/u_logic/U7421/B0 (OAI21_X2_A7TULL)    0.713    0.001 *   18.998 r
  u_cortexm0integration/u_cortexm0/u_logic/U7421/Y (OAI21_X2_A7TULL)    0.919    0.725   19.722 f
  u_cortexm0integration/u_cortexm0/u_logic/M0f775 (net)    14    0.083       0.000     19.722 f
  u_cortexm0integration/u_cortexm0/u_logic/O4tl85_reg/D (SDFFSQ_X1_A7TULL)    0.919    0.003 *   19.726 f
  data arrival time                                                                    19.726

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/O4tl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -0.818     20.982
  data required time                                                                   20.982
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.982
  data arrival time                                                                   -19.726
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.256


  Startpoint: sram_hrdata[1]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Qnsl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  sram_hrdata[1] (in)                                              0.130     0.024     14.024 f
  sram_hrdata[1] (net)                          1        0.006               0.000     14.024 f
  U400/A (BUF_X6_A7TULL)                                           0.130     0.000 *   14.024 f
  U400/Y (BUF_X6_A7TULL)                                           0.070     0.211     14.235 f
  n660 (net)                                    1        0.011               0.000     14.235 f
  u_ahb_slave_mux_sys_bus/HRDATA1[1] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   14.235 f
  u_ahb_slave_mux_sys_bus/HRDATA1[1] (net)               0.011               0.000     14.235 f
  u_ahb_slave_mux_sys_bus/U73/B1 (AOI22_X1_A7TULL)                 0.070     0.000 *   14.235 f
  u_ahb_slave_mux_sys_bus/U73/Y (AOI22_X1_A7TULL)                  0.520     0.401     14.636 r
  u_ahb_slave_mux_sys_bus/n40 (net)             1        0.011               0.000     14.636 r
  u_ahb_slave_mux_sys_bus/U75/C (NAND4_X2_A7TULL)                  0.520     0.000 *   14.636 r
  u_ahb_slave_mux_sys_bus/U75/Y (NAND4_X2_A7TULL)                  0.657     0.549     15.186 f
  u_ahb_slave_mux_sys_bus/HRDATA[1] (net)       3        0.032               0.000     15.186 f
  u_ahb_slave_mux_sys_bus/HRDATA[1] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   15.186 f
  cm0_hrdata[1] (net)                                    0.032               0.000     15.186 f
  u_cortexm0integration/HRDATA[1] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000    15.186 f
  u_cortexm0integration/HRDATA[1] (net)                  0.032               0.000     15.186 f
  u_cortexm0integration/u_cortexm0/HRDATA[1] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000   15.186 f
  u_cortexm0integration/u_cortexm0/HRDATA[1] (net)       0.032               0.000     15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[1] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000   15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[1] (net)    0.032        0.000     15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/U4674/A1 (AOI22_X1_A7TULL)    0.657    0.001 *   15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/U4674/Y (AOI22_X1_A7TULL)    0.469    0.483   15.669 r
  u_cortexm0integration/u_cortexm0/u_logic/n3136 (net)     1    0.009        0.000     15.669 r
  u_cortexm0integration/u_cortexm0/u_logic/U4687/B0 (OAI211_X1_A7TULL)    0.469    0.000 *   15.670 r
  u_cortexm0integration/u_cortexm0/u_logic/U4687/Y (OAI211_X1_A7TULL)    0.801    0.650   16.320 f
  u_cortexm0integration/u_cortexm0/u_logic/n6175 (net)     4    0.024        0.000     16.320 f
  u_cortexm0integration/u_cortexm0/u_logic/U7357/A0 (AOI22_X1_A7TULL)    0.801    0.000 *   16.320 f
  u_cortexm0integration/u_cortexm0/u_logic/U7357/Y (AOI22_X1_A7TULL)    0.408    0.431   16.751 r
  u_cortexm0integration/u_cortexm0/u_logic/n6176 (net)     1    0.005        0.000     16.751 r
  u_cortexm0integration/u_cortexm0/u_logic/U7358/C0 (OAI211_X2_A7TULL)    0.408    0.000 *   16.751 r
  u_cortexm0integration/u_cortexm0/u_logic/U7358/Y (OAI211_X2_A7TULL)    0.245    0.272   17.023 f
  u_cortexm0integration/u_cortexm0/u_logic/n6180 (net)     1    0.008        0.000     17.023 f
  u_cortexm0integration/u_cortexm0/u_logic/U7359/B (NOR2_X1_A7TULL)    0.245    0.000 *   17.023 f
  u_cortexm0integration/u_cortexm0/u_logic/U7359/Y (NOR2_X1_A7TULL)    1.033    0.709   17.732 r
  u_cortexm0integration/u_cortexm0/u_logic/n7262 (net)     3    0.033        0.000     17.732 r
  u_cortexm0integration/u_cortexm0/u_logic/U7419/A (NAND2_X1_A7TULL)    1.033    0.001 *   17.733 r
  u_cortexm0integration/u_cortexm0/u_logic/U7419/Y (NAND2_X1_A7TULL)    0.651    0.633   18.366 f
  u_cortexm0integration/u_cortexm0/u_logic/n7367 (net)     3    0.025        0.000     18.366 f
  u_cortexm0integration/u_cortexm0/u_logic/U7420/A (NOR2_X1_A7TULL)    0.651    0.000 *   18.366 f
  u_cortexm0integration/u_cortexm0/u_logic/U7420/Y (NOR2_X1_A7TULL)    0.713    0.631   18.997 r
  u_cortexm0integration/u_cortexm0/u_logic/n7375 (net)     2    0.021        0.000     18.997 r
  u_cortexm0integration/u_cortexm0/u_logic/U7421/B0 (OAI21_X2_A7TULL)    0.713    0.001 *   18.998 r
  u_cortexm0integration/u_cortexm0/u_logic/U7421/Y (OAI21_X2_A7TULL)    0.919    0.725   19.722 f
  u_cortexm0integration/u_cortexm0/u_logic/M0f775 (net)    14    0.083       0.000     19.722 f
  u_cortexm0integration/u_cortexm0/u_logic/Qnsl85_reg/D (SDFFSQ_X1_A7TULL)    0.919    0.003 *   19.726 f
  data arrival time                                                                    19.726

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Qnsl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -0.818     20.982
  data required time                                                                   20.982
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.982
  data arrival time                                                                   -19.726
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.256


  Startpoint: sram_hrdata[1]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Yzsl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  sram_hrdata[1] (in)                                              0.130     0.024     14.024 f
  sram_hrdata[1] (net)                          1        0.006               0.000     14.024 f
  U400/A (BUF_X6_A7TULL)                                           0.130     0.000 *   14.024 f
  U400/Y (BUF_X6_A7TULL)                                           0.070     0.211     14.235 f
  n660 (net)                                    1        0.011               0.000     14.235 f
  u_ahb_slave_mux_sys_bus/HRDATA1[1] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   14.235 f
  u_ahb_slave_mux_sys_bus/HRDATA1[1] (net)               0.011               0.000     14.235 f
  u_ahb_slave_mux_sys_bus/U73/B1 (AOI22_X1_A7TULL)                 0.070     0.000 *   14.235 f
  u_ahb_slave_mux_sys_bus/U73/Y (AOI22_X1_A7TULL)                  0.520     0.401     14.636 r
  u_ahb_slave_mux_sys_bus/n40 (net)             1        0.011               0.000     14.636 r
  u_ahb_slave_mux_sys_bus/U75/C (NAND4_X2_A7TULL)                  0.520     0.000 *   14.636 r
  u_ahb_slave_mux_sys_bus/U75/Y (NAND4_X2_A7TULL)                  0.657     0.549     15.186 f
  u_ahb_slave_mux_sys_bus/HRDATA[1] (net)       3        0.032               0.000     15.186 f
  u_ahb_slave_mux_sys_bus/HRDATA[1] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   15.186 f
  cm0_hrdata[1] (net)                                    0.032               0.000     15.186 f
  u_cortexm0integration/HRDATA[1] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000    15.186 f
  u_cortexm0integration/HRDATA[1] (net)                  0.032               0.000     15.186 f
  u_cortexm0integration/u_cortexm0/HRDATA[1] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000   15.186 f
  u_cortexm0integration/u_cortexm0/HRDATA[1] (net)       0.032               0.000     15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[1] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000   15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[1] (net)    0.032        0.000     15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/U4674/A1 (AOI22_X1_A7TULL)    0.657    0.001 *   15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/U4674/Y (AOI22_X1_A7TULL)    0.469    0.483   15.669 r
  u_cortexm0integration/u_cortexm0/u_logic/n3136 (net)     1    0.009        0.000     15.669 r
  u_cortexm0integration/u_cortexm0/u_logic/U4687/B0 (OAI211_X1_A7TULL)    0.469    0.000 *   15.670 r
  u_cortexm0integration/u_cortexm0/u_logic/U4687/Y (OAI211_X1_A7TULL)    0.801    0.650   16.320 f
  u_cortexm0integration/u_cortexm0/u_logic/n6175 (net)     4    0.024        0.000     16.320 f
  u_cortexm0integration/u_cortexm0/u_logic/U7357/A0 (AOI22_X1_A7TULL)    0.801    0.000 *   16.320 f
  u_cortexm0integration/u_cortexm0/u_logic/U7357/Y (AOI22_X1_A7TULL)    0.408    0.431   16.751 r
  u_cortexm0integration/u_cortexm0/u_logic/n6176 (net)     1    0.005        0.000     16.751 r
  u_cortexm0integration/u_cortexm0/u_logic/U7358/C0 (OAI211_X2_A7TULL)    0.408    0.000 *   16.751 r
  u_cortexm0integration/u_cortexm0/u_logic/U7358/Y (OAI211_X2_A7TULL)    0.245    0.272   17.023 f
  u_cortexm0integration/u_cortexm0/u_logic/n6180 (net)     1    0.008        0.000     17.023 f
  u_cortexm0integration/u_cortexm0/u_logic/U7359/B (NOR2_X1_A7TULL)    0.245    0.000 *   17.023 f
  u_cortexm0integration/u_cortexm0/u_logic/U7359/Y (NOR2_X1_A7TULL)    1.033    0.709   17.732 r
  u_cortexm0integration/u_cortexm0/u_logic/n7262 (net)     3    0.033        0.000     17.732 r
  u_cortexm0integration/u_cortexm0/u_logic/U7419/A (NAND2_X1_A7TULL)    1.033    0.001 *   17.733 r
  u_cortexm0integration/u_cortexm0/u_logic/U7419/Y (NAND2_X1_A7TULL)    0.651    0.633   18.366 f
  u_cortexm0integration/u_cortexm0/u_logic/n7367 (net)     3    0.025        0.000     18.366 f
  u_cortexm0integration/u_cortexm0/u_logic/U7420/A (NOR2_X1_A7TULL)    0.651    0.000 *   18.366 f
  u_cortexm0integration/u_cortexm0/u_logic/U7420/Y (NOR2_X1_A7TULL)    0.713    0.631   18.997 r
  u_cortexm0integration/u_cortexm0/u_logic/n7375 (net)     2    0.021        0.000     18.997 r
  u_cortexm0integration/u_cortexm0/u_logic/U7421/B0 (OAI21_X2_A7TULL)    0.713    0.001 *   18.998 r
  u_cortexm0integration/u_cortexm0/u_logic/U7421/Y (OAI21_X2_A7TULL)    0.919    0.725   19.722 f
  u_cortexm0integration/u_cortexm0/u_logic/M0f775 (net)    14    0.083       0.000     19.722 f
  u_cortexm0integration/u_cortexm0/u_logic/Yzsl85_reg/D (SDFFSQ_X1_A7TULL)    0.919    0.003 *   19.726 f
  data arrival time                                                                    19.726

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Yzsl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -0.818     20.982
  data required time                                                                   20.982
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.982
  data arrival time                                                                   -19.726
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.256


  Startpoint: sram_hrdata[1]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Sqsl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  sram_hrdata[1] (in)                                              0.130     0.024     14.024 f
  sram_hrdata[1] (net)                          1        0.006               0.000     14.024 f
  U400/A (BUF_X6_A7TULL)                                           0.130     0.000 *   14.024 f
  U400/Y (BUF_X6_A7TULL)                                           0.070     0.211     14.235 f
  n660 (net)                                    1        0.011               0.000     14.235 f
  u_ahb_slave_mux_sys_bus/HRDATA1[1] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   14.235 f
  u_ahb_slave_mux_sys_bus/HRDATA1[1] (net)               0.011               0.000     14.235 f
  u_ahb_slave_mux_sys_bus/U73/B1 (AOI22_X1_A7TULL)                 0.070     0.000 *   14.235 f
  u_ahb_slave_mux_sys_bus/U73/Y (AOI22_X1_A7TULL)                  0.520     0.401     14.636 r
  u_ahb_slave_mux_sys_bus/n40 (net)             1        0.011               0.000     14.636 r
  u_ahb_slave_mux_sys_bus/U75/C (NAND4_X2_A7TULL)                  0.520     0.000 *   14.636 r
  u_ahb_slave_mux_sys_bus/U75/Y (NAND4_X2_A7TULL)                  0.657     0.549     15.186 f
  u_ahb_slave_mux_sys_bus/HRDATA[1] (net)       3        0.032               0.000     15.186 f
  u_ahb_slave_mux_sys_bus/HRDATA[1] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   15.186 f
  cm0_hrdata[1] (net)                                    0.032               0.000     15.186 f
  u_cortexm0integration/HRDATA[1] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000    15.186 f
  u_cortexm0integration/HRDATA[1] (net)                  0.032               0.000     15.186 f
  u_cortexm0integration/u_cortexm0/HRDATA[1] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000   15.186 f
  u_cortexm0integration/u_cortexm0/HRDATA[1] (net)       0.032               0.000     15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[1] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000   15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[1] (net)    0.032        0.000     15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/U4674/A1 (AOI22_X1_A7TULL)    0.657    0.001 *   15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/U4674/Y (AOI22_X1_A7TULL)    0.469    0.483   15.669 r
  u_cortexm0integration/u_cortexm0/u_logic/n3136 (net)     1    0.009        0.000     15.669 r
  u_cortexm0integration/u_cortexm0/u_logic/U4687/B0 (OAI211_X1_A7TULL)    0.469    0.000 *   15.670 r
  u_cortexm0integration/u_cortexm0/u_logic/U4687/Y (OAI211_X1_A7TULL)    0.801    0.650   16.320 f
  u_cortexm0integration/u_cortexm0/u_logic/n6175 (net)     4    0.024        0.000     16.320 f
  u_cortexm0integration/u_cortexm0/u_logic/U7357/A0 (AOI22_X1_A7TULL)    0.801    0.000 *   16.320 f
  u_cortexm0integration/u_cortexm0/u_logic/U7357/Y (AOI22_X1_A7TULL)    0.408    0.431   16.751 r
  u_cortexm0integration/u_cortexm0/u_logic/n6176 (net)     1    0.005        0.000     16.751 r
  u_cortexm0integration/u_cortexm0/u_logic/U7358/C0 (OAI211_X2_A7TULL)    0.408    0.000 *   16.751 r
  u_cortexm0integration/u_cortexm0/u_logic/U7358/Y (OAI211_X2_A7TULL)    0.245    0.272   17.023 f
  u_cortexm0integration/u_cortexm0/u_logic/n6180 (net)     1    0.008        0.000     17.023 f
  u_cortexm0integration/u_cortexm0/u_logic/U7359/B (NOR2_X1_A7TULL)    0.245    0.000 *   17.023 f
  u_cortexm0integration/u_cortexm0/u_logic/U7359/Y (NOR2_X1_A7TULL)    1.033    0.709   17.732 r
  u_cortexm0integration/u_cortexm0/u_logic/n7262 (net)     3    0.033        0.000     17.732 r
  u_cortexm0integration/u_cortexm0/u_logic/U7419/A (NAND2_X1_A7TULL)    1.033    0.001 *   17.733 r
  u_cortexm0integration/u_cortexm0/u_logic/U7419/Y (NAND2_X1_A7TULL)    0.651    0.633   18.366 f
  u_cortexm0integration/u_cortexm0/u_logic/n7367 (net)     3    0.025        0.000     18.366 f
  u_cortexm0integration/u_cortexm0/u_logic/U7420/A (NOR2_X1_A7TULL)    0.651    0.000 *   18.366 f
  u_cortexm0integration/u_cortexm0/u_logic/U7420/Y (NOR2_X1_A7TULL)    0.713    0.631   18.997 r
  u_cortexm0integration/u_cortexm0/u_logic/n7375 (net)     2    0.021        0.000     18.997 r
  u_cortexm0integration/u_cortexm0/u_logic/U7421/B0 (OAI21_X2_A7TULL)    0.713    0.001 *   18.998 r
  u_cortexm0integration/u_cortexm0/u_logic/U7421/Y (OAI21_X2_A7TULL)    0.919    0.725   19.722 f
  u_cortexm0integration/u_cortexm0/u_logic/M0f775 (net)    14    0.083       0.000     19.722 f
  u_cortexm0integration/u_cortexm0/u_logic/Sqsl85_reg/D (SDFFSQ_X1_A7TULL)    0.919    0.003 *   19.726 f
  data arrival time                                                                    19.726

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Sqsl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -0.818     20.982
  data required time                                                                   20.982
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.982
  data arrival time                                                                   -19.726
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.256


  Startpoint: sram_hrdata[1]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Epsl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  sram_hrdata[1] (in)                                              0.130     0.024     14.024 f
  sram_hrdata[1] (net)                          1        0.006               0.000     14.024 f
  U400/A (BUF_X6_A7TULL)                                           0.130     0.000 *   14.024 f
  U400/Y (BUF_X6_A7TULL)                                           0.070     0.211     14.235 f
  n660 (net)                                    1        0.011               0.000     14.235 f
  u_ahb_slave_mux_sys_bus/HRDATA1[1] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   14.235 f
  u_ahb_slave_mux_sys_bus/HRDATA1[1] (net)               0.011               0.000     14.235 f
  u_ahb_slave_mux_sys_bus/U73/B1 (AOI22_X1_A7TULL)                 0.070     0.000 *   14.235 f
  u_ahb_slave_mux_sys_bus/U73/Y (AOI22_X1_A7TULL)                  0.520     0.401     14.636 r
  u_ahb_slave_mux_sys_bus/n40 (net)             1        0.011               0.000     14.636 r
  u_ahb_slave_mux_sys_bus/U75/C (NAND4_X2_A7TULL)                  0.520     0.000 *   14.636 r
  u_ahb_slave_mux_sys_bus/U75/Y (NAND4_X2_A7TULL)                  0.657     0.549     15.186 f
  u_ahb_slave_mux_sys_bus/HRDATA[1] (net)       3        0.032               0.000     15.186 f
  u_ahb_slave_mux_sys_bus/HRDATA[1] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   15.186 f
  cm0_hrdata[1] (net)                                    0.032               0.000     15.186 f
  u_cortexm0integration/HRDATA[1] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000    15.186 f
  u_cortexm0integration/HRDATA[1] (net)                  0.032               0.000     15.186 f
  u_cortexm0integration/u_cortexm0/HRDATA[1] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000   15.186 f
  u_cortexm0integration/u_cortexm0/HRDATA[1] (net)       0.032               0.000     15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[1] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000   15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[1] (net)    0.032        0.000     15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/U4674/A1 (AOI22_X1_A7TULL)    0.657    0.001 *   15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/U4674/Y (AOI22_X1_A7TULL)    0.469    0.483   15.669 r
  u_cortexm0integration/u_cortexm0/u_logic/n3136 (net)     1    0.009        0.000     15.669 r
  u_cortexm0integration/u_cortexm0/u_logic/U4687/B0 (OAI211_X1_A7TULL)    0.469    0.000 *   15.670 r
  u_cortexm0integration/u_cortexm0/u_logic/U4687/Y (OAI211_X1_A7TULL)    0.801    0.650   16.320 f
  u_cortexm0integration/u_cortexm0/u_logic/n6175 (net)     4    0.024        0.000     16.320 f
  u_cortexm0integration/u_cortexm0/u_logic/U7357/A0 (AOI22_X1_A7TULL)    0.801    0.000 *   16.320 f
  u_cortexm0integration/u_cortexm0/u_logic/U7357/Y (AOI22_X1_A7TULL)    0.408    0.431   16.751 r
  u_cortexm0integration/u_cortexm0/u_logic/n6176 (net)     1    0.005        0.000     16.751 r
  u_cortexm0integration/u_cortexm0/u_logic/U7358/C0 (OAI211_X2_A7TULL)    0.408    0.000 *   16.751 r
  u_cortexm0integration/u_cortexm0/u_logic/U7358/Y (OAI211_X2_A7TULL)    0.245    0.272   17.023 f
  u_cortexm0integration/u_cortexm0/u_logic/n6180 (net)     1    0.008        0.000     17.023 f
  u_cortexm0integration/u_cortexm0/u_logic/U7359/B (NOR2_X1_A7TULL)    0.245    0.000 *   17.023 f
  u_cortexm0integration/u_cortexm0/u_logic/U7359/Y (NOR2_X1_A7TULL)    1.033    0.709   17.732 r
  u_cortexm0integration/u_cortexm0/u_logic/n7262 (net)     3    0.033        0.000     17.732 r
  u_cortexm0integration/u_cortexm0/u_logic/U7419/A (NAND2_X1_A7TULL)    1.033    0.001 *   17.733 r
  u_cortexm0integration/u_cortexm0/u_logic/U7419/Y (NAND2_X1_A7TULL)    0.651    0.633   18.366 f
  u_cortexm0integration/u_cortexm0/u_logic/n7367 (net)     3    0.025        0.000     18.366 f
  u_cortexm0integration/u_cortexm0/u_logic/U7420/A (NOR2_X1_A7TULL)    0.651    0.000 *   18.366 f
  u_cortexm0integration/u_cortexm0/u_logic/U7420/Y (NOR2_X1_A7TULL)    0.713    0.631   18.997 r
  u_cortexm0integration/u_cortexm0/u_logic/n7375 (net)     2    0.021        0.000     18.997 r
  u_cortexm0integration/u_cortexm0/u_logic/U7421/B0 (OAI21_X2_A7TULL)    0.713    0.001 *   18.998 r
  u_cortexm0integration/u_cortexm0/u_logic/U7421/Y (OAI21_X2_A7TULL)    0.919    0.725   19.722 f
  u_cortexm0integration/u_cortexm0/u_logic/M0f775 (net)    14    0.083       0.000     19.722 f
  u_cortexm0integration/u_cortexm0/u_logic/Epsl85_reg/D (SDFFSQ_X1_A7TULL)    0.919    0.003 *   19.725 f
  data arrival time                                                                    19.725

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Epsl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -0.818     20.982
  data required time                                                                   20.982
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.982
  data arrival time                                                                   -19.725
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.256


  Startpoint: sram_hrdata[1]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/M1tl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  sram_hrdata[1] (in)                                              0.130     0.024     14.024 f
  sram_hrdata[1] (net)                          1        0.006               0.000     14.024 f
  U400/A (BUF_X6_A7TULL)                                           0.130     0.000 *   14.024 f
  U400/Y (BUF_X6_A7TULL)                                           0.070     0.211     14.235 f
  n660 (net)                                    1        0.011               0.000     14.235 f
  u_ahb_slave_mux_sys_bus/HRDATA1[1] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   14.235 f
  u_ahb_slave_mux_sys_bus/HRDATA1[1] (net)               0.011               0.000     14.235 f
  u_ahb_slave_mux_sys_bus/U73/B1 (AOI22_X1_A7TULL)                 0.070     0.000 *   14.235 f
  u_ahb_slave_mux_sys_bus/U73/Y (AOI22_X1_A7TULL)                  0.520     0.401     14.636 r
  u_ahb_slave_mux_sys_bus/n40 (net)             1        0.011               0.000     14.636 r
  u_ahb_slave_mux_sys_bus/U75/C (NAND4_X2_A7TULL)                  0.520     0.000 *   14.636 r
  u_ahb_slave_mux_sys_bus/U75/Y (NAND4_X2_A7TULL)                  0.657     0.549     15.186 f
  u_ahb_slave_mux_sys_bus/HRDATA[1] (net)       3        0.032               0.000     15.186 f
  u_ahb_slave_mux_sys_bus/HRDATA[1] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   15.186 f
  cm0_hrdata[1] (net)                                    0.032               0.000     15.186 f
  u_cortexm0integration/HRDATA[1] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000    15.186 f
  u_cortexm0integration/HRDATA[1] (net)                  0.032               0.000     15.186 f
  u_cortexm0integration/u_cortexm0/HRDATA[1] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000   15.186 f
  u_cortexm0integration/u_cortexm0/HRDATA[1] (net)       0.032               0.000     15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[1] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000   15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[1] (net)    0.032        0.000     15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/U4674/A1 (AOI22_X1_A7TULL)    0.657    0.001 *   15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/U4674/Y (AOI22_X1_A7TULL)    0.469    0.483   15.669 r
  u_cortexm0integration/u_cortexm0/u_logic/n3136 (net)     1    0.009        0.000     15.669 r
  u_cortexm0integration/u_cortexm0/u_logic/U4687/B0 (OAI211_X1_A7TULL)    0.469    0.000 *   15.670 r
  u_cortexm0integration/u_cortexm0/u_logic/U4687/Y (OAI211_X1_A7TULL)    0.801    0.650   16.320 f
  u_cortexm0integration/u_cortexm0/u_logic/n6175 (net)     4    0.024        0.000     16.320 f
  u_cortexm0integration/u_cortexm0/u_logic/U7357/A0 (AOI22_X1_A7TULL)    0.801    0.000 *   16.320 f
  u_cortexm0integration/u_cortexm0/u_logic/U7357/Y (AOI22_X1_A7TULL)    0.408    0.431   16.751 r
  u_cortexm0integration/u_cortexm0/u_logic/n6176 (net)     1    0.005        0.000     16.751 r
  u_cortexm0integration/u_cortexm0/u_logic/U7358/C0 (OAI211_X2_A7TULL)    0.408    0.000 *   16.751 r
  u_cortexm0integration/u_cortexm0/u_logic/U7358/Y (OAI211_X2_A7TULL)    0.245    0.272   17.023 f
  u_cortexm0integration/u_cortexm0/u_logic/n6180 (net)     1    0.008        0.000     17.023 f
  u_cortexm0integration/u_cortexm0/u_logic/U7359/B (NOR2_X1_A7TULL)    0.245    0.000 *   17.023 f
  u_cortexm0integration/u_cortexm0/u_logic/U7359/Y (NOR2_X1_A7TULL)    1.033    0.709   17.732 r
  u_cortexm0integration/u_cortexm0/u_logic/n7262 (net)     3    0.033        0.000     17.732 r
  u_cortexm0integration/u_cortexm0/u_logic/U7419/A (NAND2_X1_A7TULL)    1.033    0.001 *   17.733 r
  u_cortexm0integration/u_cortexm0/u_logic/U7419/Y (NAND2_X1_A7TULL)    0.651    0.633   18.366 f
  u_cortexm0integration/u_cortexm0/u_logic/n7367 (net)     3    0.025        0.000     18.366 f
  u_cortexm0integration/u_cortexm0/u_logic/U7420/A (NOR2_X1_A7TULL)    0.651    0.000 *   18.366 f
  u_cortexm0integration/u_cortexm0/u_logic/U7420/Y (NOR2_X1_A7TULL)    0.713    0.631   18.997 r
  u_cortexm0integration/u_cortexm0/u_logic/n7375 (net)     2    0.021        0.000     18.997 r
  u_cortexm0integration/u_cortexm0/u_logic/U7421/B0 (OAI21_X2_A7TULL)    0.713    0.001 *   18.998 r
  u_cortexm0integration/u_cortexm0/u_logic/U7421/Y (OAI21_X2_A7TULL)    0.919    0.725   19.722 f
  u_cortexm0integration/u_cortexm0/u_logic/M0f775 (net)    14    0.083       0.000     19.722 f
  u_cortexm0integration/u_cortexm0/u_logic/M1tl85_reg/D (SDFFSQ_X1_A7TULL)    0.919    0.003 *   19.725 f
  data arrival time                                                                    19.725

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/M1tl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -0.818     20.982
  data required time                                                                   20.982
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.982
  data arrival time                                                                   -19.725
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.256


  Startpoint: sram_hrdata[1]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Gssl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  sram_hrdata[1] (in)                                              0.130     0.024     14.024 f
  sram_hrdata[1] (net)                          1        0.006               0.000     14.024 f
  U400/A (BUF_X6_A7TULL)                                           0.130     0.000 *   14.024 f
  U400/Y (BUF_X6_A7TULL)                                           0.070     0.211     14.235 f
  n660 (net)                                    1        0.011               0.000     14.235 f
  u_ahb_slave_mux_sys_bus/HRDATA1[1] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   14.235 f
  u_ahb_slave_mux_sys_bus/HRDATA1[1] (net)               0.011               0.000     14.235 f
  u_ahb_slave_mux_sys_bus/U73/B1 (AOI22_X1_A7TULL)                 0.070     0.000 *   14.235 f
  u_ahb_slave_mux_sys_bus/U73/Y (AOI22_X1_A7TULL)                  0.520     0.401     14.636 r
  u_ahb_slave_mux_sys_bus/n40 (net)             1        0.011               0.000     14.636 r
  u_ahb_slave_mux_sys_bus/U75/C (NAND4_X2_A7TULL)                  0.520     0.000 *   14.636 r
  u_ahb_slave_mux_sys_bus/U75/Y (NAND4_X2_A7TULL)                  0.657     0.549     15.186 f
  u_ahb_slave_mux_sys_bus/HRDATA[1] (net)       3        0.032               0.000     15.186 f
  u_ahb_slave_mux_sys_bus/HRDATA[1] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   15.186 f
  cm0_hrdata[1] (net)                                    0.032               0.000     15.186 f
  u_cortexm0integration/HRDATA[1] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000    15.186 f
  u_cortexm0integration/HRDATA[1] (net)                  0.032               0.000     15.186 f
  u_cortexm0integration/u_cortexm0/HRDATA[1] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000   15.186 f
  u_cortexm0integration/u_cortexm0/HRDATA[1] (net)       0.032               0.000     15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[1] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000   15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[1] (net)    0.032        0.000     15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/U4674/A1 (AOI22_X1_A7TULL)    0.657    0.001 *   15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/U4674/Y (AOI22_X1_A7TULL)    0.469    0.483   15.669 r
  u_cortexm0integration/u_cortexm0/u_logic/n3136 (net)     1    0.009        0.000     15.669 r
  u_cortexm0integration/u_cortexm0/u_logic/U4687/B0 (OAI211_X1_A7TULL)    0.469    0.000 *   15.670 r
  u_cortexm0integration/u_cortexm0/u_logic/U4687/Y (OAI211_X1_A7TULL)    0.801    0.650   16.320 f
  u_cortexm0integration/u_cortexm0/u_logic/n6175 (net)     4    0.024        0.000     16.320 f
  u_cortexm0integration/u_cortexm0/u_logic/U7357/A0 (AOI22_X1_A7TULL)    0.801    0.000 *   16.320 f
  u_cortexm0integration/u_cortexm0/u_logic/U7357/Y (AOI22_X1_A7TULL)    0.408    0.431   16.751 r
  u_cortexm0integration/u_cortexm0/u_logic/n6176 (net)     1    0.005        0.000     16.751 r
  u_cortexm0integration/u_cortexm0/u_logic/U7358/C0 (OAI211_X2_A7TULL)    0.408    0.000 *   16.751 r
  u_cortexm0integration/u_cortexm0/u_logic/U7358/Y (OAI211_X2_A7TULL)    0.245    0.272   17.023 f
  u_cortexm0integration/u_cortexm0/u_logic/n6180 (net)     1    0.008        0.000     17.023 f
  u_cortexm0integration/u_cortexm0/u_logic/U7359/B (NOR2_X1_A7TULL)    0.245    0.000 *   17.023 f
  u_cortexm0integration/u_cortexm0/u_logic/U7359/Y (NOR2_X1_A7TULL)    1.033    0.709   17.732 r
  u_cortexm0integration/u_cortexm0/u_logic/n7262 (net)     3    0.033        0.000     17.732 r
  u_cortexm0integration/u_cortexm0/u_logic/U7419/A (NAND2_X1_A7TULL)    1.033    0.001 *   17.733 r
  u_cortexm0integration/u_cortexm0/u_logic/U7419/Y (NAND2_X1_A7TULL)    0.651    0.633   18.366 f
  u_cortexm0integration/u_cortexm0/u_logic/n7367 (net)     3    0.025        0.000     18.366 f
  u_cortexm0integration/u_cortexm0/u_logic/U7420/A (NOR2_X1_A7TULL)    0.651    0.000 *   18.366 f
  u_cortexm0integration/u_cortexm0/u_logic/U7420/Y (NOR2_X1_A7TULL)    0.713    0.631   18.997 r
  u_cortexm0integration/u_cortexm0/u_logic/n7375 (net)     2    0.021        0.000     18.997 r
  u_cortexm0integration/u_cortexm0/u_logic/U7421/B0 (OAI21_X2_A7TULL)    0.713    0.001 *   18.998 r
  u_cortexm0integration/u_cortexm0/u_logic/U7421/Y (OAI21_X2_A7TULL)    0.919    0.725   19.722 f
  u_cortexm0integration/u_cortexm0/u_logic/M0f775 (net)    14    0.083       0.000     19.722 f
  u_cortexm0integration/u_cortexm0/u_logic/Gssl85_reg/D (SDFFSQ_X1_A7TULL)    0.919    0.003 *   19.725 f
  data arrival time                                                                    19.725

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Gssl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -0.818     20.982
  data required time                                                                   20.982
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.982
  data arrival time                                                                   -19.725
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.256


  Startpoint: sram_hrdata[1]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/A3tl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  sram_hrdata[1] (in)                                              0.130     0.024     14.024 f
  sram_hrdata[1] (net)                          1        0.006               0.000     14.024 f
  U400/A (BUF_X6_A7TULL)                                           0.130     0.000 *   14.024 f
  U400/Y (BUF_X6_A7TULL)                                           0.070     0.211     14.235 f
  n660 (net)                                    1        0.011               0.000     14.235 f
  u_ahb_slave_mux_sys_bus/HRDATA1[1] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   14.235 f
  u_ahb_slave_mux_sys_bus/HRDATA1[1] (net)               0.011               0.000     14.235 f
  u_ahb_slave_mux_sys_bus/U73/B1 (AOI22_X1_A7TULL)                 0.070     0.000 *   14.235 f
  u_ahb_slave_mux_sys_bus/U73/Y (AOI22_X1_A7TULL)                  0.520     0.401     14.636 r
  u_ahb_slave_mux_sys_bus/n40 (net)             1        0.011               0.000     14.636 r
  u_ahb_slave_mux_sys_bus/U75/C (NAND4_X2_A7TULL)                  0.520     0.000 *   14.636 r
  u_ahb_slave_mux_sys_bus/U75/Y (NAND4_X2_A7TULL)                  0.657     0.549     15.186 f
  u_ahb_slave_mux_sys_bus/HRDATA[1] (net)       3        0.032               0.000     15.186 f
  u_ahb_slave_mux_sys_bus/HRDATA[1] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   15.186 f
  cm0_hrdata[1] (net)                                    0.032               0.000     15.186 f
  u_cortexm0integration/HRDATA[1] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000    15.186 f
  u_cortexm0integration/HRDATA[1] (net)                  0.032               0.000     15.186 f
  u_cortexm0integration/u_cortexm0/HRDATA[1] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000   15.186 f
  u_cortexm0integration/u_cortexm0/HRDATA[1] (net)       0.032               0.000     15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[1] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000   15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[1] (net)    0.032        0.000     15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/U4674/A1 (AOI22_X1_A7TULL)    0.657    0.001 *   15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/U4674/Y (AOI22_X1_A7TULL)    0.469    0.483   15.669 r
  u_cortexm0integration/u_cortexm0/u_logic/n3136 (net)     1    0.009        0.000     15.669 r
  u_cortexm0integration/u_cortexm0/u_logic/U4687/B0 (OAI211_X1_A7TULL)    0.469    0.000 *   15.670 r
  u_cortexm0integration/u_cortexm0/u_logic/U4687/Y (OAI211_X1_A7TULL)    0.801    0.650   16.320 f
  u_cortexm0integration/u_cortexm0/u_logic/n6175 (net)     4    0.024        0.000     16.320 f
  u_cortexm0integration/u_cortexm0/u_logic/U7357/A0 (AOI22_X1_A7TULL)    0.801    0.000 *   16.320 f
  u_cortexm0integration/u_cortexm0/u_logic/U7357/Y (AOI22_X1_A7TULL)    0.408    0.431   16.751 r
  u_cortexm0integration/u_cortexm0/u_logic/n6176 (net)     1    0.005        0.000     16.751 r
  u_cortexm0integration/u_cortexm0/u_logic/U7358/C0 (OAI211_X2_A7TULL)    0.408    0.000 *   16.751 r
  u_cortexm0integration/u_cortexm0/u_logic/U7358/Y (OAI211_X2_A7TULL)    0.245    0.272   17.023 f
  u_cortexm0integration/u_cortexm0/u_logic/n6180 (net)     1    0.008        0.000     17.023 f
  u_cortexm0integration/u_cortexm0/u_logic/U7359/B (NOR2_X1_A7TULL)    0.245    0.000 *   17.023 f
  u_cortexm0integration/u_cortexm0/u_logic/U7359/Y (NOR2_X1_A7TULL)    1.033    0.709   17.732 r
  u_cortexm0integration/u_cortexm0/u_logic/n7262 (net)     3    0.033        0.000     17.732 r
  u_cortexm0integration/u_cortexm0/u_logic/U7419/A (NAND2_X1_A7TULL)    1.033    0.001 *   17.733 r
  u_cortexm0integration/u_cortexm0/u_logic/U7419/Y (NAND2_X1_A7TULL)    0.651    0.633   18.366 f
  u_cortexm0integration/u_cortexm0/u_logic/n7367 (net)     3    0.025        0.000     18.366 f
  u_cortexm0integration/u_cortexm0/u_logic/U7420/A (NOR2_X1_A7TULL)    0.651    0.000 *   18.366 f
  u_cortexm0integration/u_cortexm0/u_logic/U7420/Y (NOR2_X1_A7TULL)    0.713    0.631   18.997 r
  u_cortexm0integration/u_cortexm0/u_logic/n7375 (net)     2    0.021        0.000     18.997 r
  u_cortexm0integration/u_cortexm0/u_logic/U7421/B0 (OAI21_X2_A7TULL)    0.713    0.001 *   18.998 r
  u_cortexm0integration/u_cortexm0/u_logic/U7421/Y (OAI21_X2_A7TULL)    0.919    0.725   19.722 f
  u_cortexm0integration/u_cortexm0/u_logic/M0f775 (net)    14    0.083       0.000     19.722 f
  u_cortexm0integration/u_cortexm0/u_logic/A3tl85_reg/D (SDFFSQ_X1_A7TULL)    0.919    0.003 *   19.725 f
  data arrival time                                                                    19.725

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/A3tl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -0.818     20.982
  data required time                                                                   20.982
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.982
  data arrival time                                                                   -19.725
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.256


  Startpoint: sram_hrdata[1]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Kysl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  sram_hrdata[1] (in)                                              0.130     0.024     14.024 f
  sram_hrdata[1] (net)                          1        0.006               0.000     14.024 f
  U400/A (BUF_X6_A7TULL)                                           0.130     0.000 *   14.024 f
  U400/Y (BUF_X6_A7TULL)                                           0.070     0.211     14.235 f
  n660 (net)                                    1        0.011               0.000     14.235 f
  u_ahb_slave_mux_sys_bus/HRDATA1[1] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   14.235 f
  u_ahb_slave_mux_sys_bus/HRDATA1[1] (net)               0.011               0.000     14.235 f
  u_ahb_slave_mux_sys_bus/U73/B1 (AOI22_X1_A7TULL)                 0.070     0.000 *   14.235 f
  u_ahb_slave_mux_sys_bus/U73/Y (AOI22_X1_A7TULL)                  0.520     0.401     14.636 r
  u_ahb_slave_mux_sys_bus/n40 (net)             1        0.011               0.000     14.636 r
  u_ahb_slave_mux_sys_bus/U75/C (NAND4_X2_A7TULL)                  0.520     0.000 *   14.636 r
  u_ahb_slave_mux_sys_bus/U75/Y (NAND4_X2_A7TULL)                  0.657     0.549     15.186 f
  u_ahb_slave_mux_sys_bus/HRDATA[1] (net)       3        0.032               0.000     15.186 f
  u_ahb_slave_mux_sys_bus/HRDATA[1] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   15.186 f
  cm0_hrdata[1] (net)                                    0.032               0.000     15.186 f
  u_cortexm0integration/HRDATA[1] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000    15.186 f
  u_cortexm0integration/HRDATA[1] (net)                  0.032               0.000     15.186 f
  u_cortexm0integration/u_cortexm0/HRDATA[1] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000   15.186 f
  u_cortexm0integration/u_cortexm0/HRDATA[1] (net)       0.032               0.000     15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[1] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000   15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[1] (net)    0.032        0.000     15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/U4674/A1 (AOI22_X1_A7TULL)    0.657    0.001 *   15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/U4674/Y (AOI22_X1_A7TULL)    0.469    0.483   15.669 r
  u_cortexm0integration/u_cortexm0/u_logic/n3136 (net)     1    0.009        0.000     15.669 r
  u_cortexm0integration/u_cortexm0/u_logic/U4687/B0 (OAI211_X1_A7TULL)    0.469    0.000 *   15.670 r
  u_cortexm0integration/u_cortexm0/u_logic/U4687/Y (OAI211_X1_A7TULL)    0.801    0.650   16.320 f
  u_cortexm0integration/u_cortexm0/u_logic/n6175 (net)     4    0.024        0.000     16.320 f
  u_cortexm0integration/u_cortexm0/u_logic/U7357/A0 (AOI22_X1_A7TULL)    0.801    0.000 *   16.320 f
  u_cortexm0integration/u_cortexm0/u_logic/U7357/Y (AOI22_X1_A7TULL)    0.408    0.431   16.751 r
  u_cortexm0integration/u_cortexm0/u_logic/n6176 (net)     1    0.005        0.000     16.751 r
  u_cortexm0integration/u_cortexm0/u_logic/U7358/C0 (OAI211_X2_A7TULL)    0.408    0.000 *   16.751 r
  u_cortexm0integration/u_cortexm0/u_logic/U7358/Y (OAI211_X2_A7TULL)    0.245    0.272   17.023 f
  u_cortexm0integration/u_cortexm0/u_logic/n6180 (net)     1    0.008        0.000     17.023 f
  u_cortexm0integration/u_cortexm0/u_logic/U7359/B (NOR2_X1_A7TULL)    0.245    0.000 *   17.023 f
  u_cortexm0integration/u_cortexm0/u_logic/U7359/Y (NOR2_X1_A7TULL)    1.033    0.709   17.732 r
  u_cortexm0integration/u_cortexm0/u_logic/n7262 (net)     3    0.033        0.000     17.732 r
  u_cortexm0integration/u_cortexm0/u_logic/U7419/A (NAND2_X1_A7TULL)    1.033    0.001 *   17.733 r
  u_cortexm0integration/u_cortexm0/u_logic/U7419/Y (NAND2_X1_A7TULL)    0.651    0.633   18.366 f
  u_cortexm0integration/u_cortexm0/u_logic/n7367 (net)     3    0.025        0.000     18.366 f
  u_cortexm0integration/u_cortexm0/u_logic/U7420/A (NOR2_X1_A7TULL)    0.651    0.000 *   18.366 f
  u_cortexm0integration/u_cortexm0/u_logic/U7420/Y (NOR2_X1_A7TULL)    0.713    0.631   18.997 r
  u_cortexm0integration/u_cortexm0/u_logic/n7375 (net)     2    0.021        0.000     18.997 r
  u_cortexm0integration/u_cortexm0/u_logic/U7421/B0 (OAI21_X2_A7TULL)    0.713    0.001 *   18.998 r
  u_cortexm0integration/u_cortexm0/u_logic/U7421/Y (OAI21_X2_A7TULL)    0.919    0.725   19.722 f
  u_cortexm0integration/u_cortexm0/u_logic/M0f775 (net)    14    0.083       0.000     19.722 f
  u_cortexm0integration/u_cortexm0/u_logic/Kysl85_reg/D (SDFFSQ_X1_A7TULL)    0.919    0.003 *   19.725 f
  data arrival time                                                                    19.725

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Kysl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -0.818     20.982
  data required time                                                                   20.982
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.982
  data arrival time                                                                   -19.725
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.257


  Startpoint: sram_hrdata[1]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Utsl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  sram_hrdata[1] (in)                                              0.130     0.024     14.024 f
  sram_hrdata[1] (net)                          1        0.006               0.000     14.024 f
  U400/A (BUF_X6_A7TULL)                                           0.130     0.000 *   14.024 f
  U400/Y (BUF_X6_A7TULL)                                           0.070     0.211     14.235 f
  n660 (net)                                    1        0.011               0.000     14.235 f
  u_ahb_slave_mux_sys_bus/HRDATA1[1] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   14.235 f
  u_ahb_slave_mux_sys_bus/HRDATA1[1] (net)               0.011               0.000     14.235 f
  u_ahb_slave_mux_sys_bus/U73/B1 (AOI22_X1_A7TULL)                 0.070     0.000 *   14.235 f
  u_ahb_slave_mux_sys_bus/U73/Y (AOI22_X1_A7TULL)                  0.520     0.401     14.636 r
  u_ahb_slave_mux_sys_bus/n40 (net)             1        0.011               0.000     14.636 r
  u_ahb_slave_mux_sys_bus/U75/C (NAND4_X2_A7TULL)                  0.520     0.000 *   14.636 r
  u_ahb_slave_mux_sys_bus/U75/Y (NAND4_X2_A7TULL)                  0.657     0.549     15.186 f
  u_ahb_slave_mux_sys_bus/HRDATA[1] (net)       3        0.032               0.000     15.186 f
  u_ahb_slave_mux_sys_bus/HRDATA[1] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   15.186 f
  cm0_hrdata[1] (net)                                    0.032               0.000     15.186 f
  u_cortexm0integration/HRDATA[1] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000    15.186 f
  u_cortexm0integration/HRDATA[1] (net)                  0.032               0.000     15.186 f
  u_cortexm0integration/u_cortexm0/HRDATA[1] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000   15.186 f
  u_cortexm0integration/u_cortexm0/HRDATA[1] (net)       0.032               0.000     15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[1] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000   15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[1] (net)    0.032        0.000     15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/U4674/A1 (AOI22_X1_A7TULL)    0.657    0.001 *   15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/U4674/Y (AOI22_X1_A7TULL)    0.469    0.483   15.669 r
  u_cortexm0integration/u_cortexm0/u_logic/n3136 (net)     1    0.009        0.000     15.669 r
  u_cortexm0integration/u_cortexm0/u_logic/U4687/B0 (OAI211_X1_A7TULL)    0.469    0.000 *   15.670 r
  u_cortexm0integration/u_cortexm0/u_logic/U4687/Y (OAI211_X1_A7TULL)    0.801    0.650   16.320 f
  u_cortexm0integration/u_cortexm0/u_logic/n6175 (net)     4    0.024        0.000     16.320 f
  u_cortexm0integration/u_cortexm0/u_logic/U7357/A0 (AOI22_X1_A7TULL)    0.801    0.000 *   16.320 f
  u_cortexm0integration/u_cortexm0/u_logic/U7357/Y (AOI22_X1_A7TULL)    0.408    0.431   16.751 r
  u_cortexm0integration/u_cortexm0/u_logic/n6176 (net)     1    0.005        0.000     16.751 r
  u_cortexm0integration/u_cortexm0/u_logic/U7358/C0 (OAI211_X2_A7TULL)    0.408    0.000 *   16.751 r
  u_cortexm0integration/u_cortexm0/u_logic/U7358/Y (OAI211_X2_A7TULL)    0.245    0.272   17.023 f
  u_cortexm0integration/u_cortexm0/u_logic/n6180 (net)     1    0.008        0.000     17.023 f
  u_cortexm0integration/u_cortexm0/u_logic/U7359/B (NOR2_X1_A7TULL)    0.245    0.000 *   17.023 f
  u_cortexm0integration/u_cortexm0/u_logic/U7359/Y (NOR2_X1_A7TULL)    1.033    0.709   17.732 r
  u_cortexm0integration/u_cortexm0/u_logic/n7262 (net)     3    0.033        0.000     17.732 r
  u_cortexm0integration/u_cortexm0/u_logic/U7419/A (NAND2_X1_A7TULL)    1.033    0.001 *   17.733 r
  u_cortexm0integration/u_cortexm0/u_logic/U7419/Y (NAND2_X1_A7TULL)    0.651    0.633   18.366 f
  u_cortexm0integration/u_cortexm0/u_logic/n7367 (net)     3    0.025        0.000     18.366 f
  u_cortexm0integration/u_cortexm0/u_logic/U7420/A (NOR2_X1_A7TULL)    0.651    0.000 *   18.366 f
  u_cortexm0integration/u_cortexm0/u_logic/U7420/Y (NOR2_X1_A7TULL)    0.713    0.631   18.997 r
  u_cortexm0integration/u_cortexm0/u_logic/n7375 (net)     2    0.021        0.000     18.997 r
  u_cortexm0integration/u_cortexm0/u_logic/U7421/B0 (OAI21_X2_A7TULL)    0.713    0.001 *   18.998 r
  u_cortexm0integration/u_cortexm0/u_logic/U7421/Y (OAI21_X2_A7TULL)    0.919    0.725   19.722 f
  u_cortexm0integration/u_cortexm0/u_logic/M0f775 (net)    14    0.083       0.000     19.722 f
  u_cortexm0integration/u_cortexm0/u_logic/Utsl85_reg/D (SDFFSQ_X1_A7TULL)    0.919    0.002 *   19.725 f
  data arrival time                                                                    19.725

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Utsl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -0.818     20.982
  data required time                                                                   20.982
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.982
  data arrival time                                                                   -19.725
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.257


  Startpoint: sram_hrdata[1]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Satl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  sram_hrdata[1] (in)                                              0.130     0.024     14.024 f
  sram_hrdata[1] (net)                          1        0.006               0.000     14.024 f
  U400/A (BUF_X6_A7TULL)                                           0.130     0.000 *   14.024 f
  U400/Y (BUF_X6_A7TULL)                                           0.070     0.211     14.235 f
  n660 (net)                                    1        0.011               0.000     14.235 f
  u_ahb_slave_mux_sys_bus/HRDATA1[1] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   14.235 f
  u_ahb_slave_mux_sys_bus/HRDATA1[1] (net)               0.011               0.000     14.235 f
  u_ahb_slave_mux_sys_bus/U73/B1 (AOI22_X1_A7TULL)                 0.070     0.000 *   14.235 f
  u_ahb_slave_mux_sys_bus/U73/Y (AOI22_X1_A7TULL)                  0.520     0.401     14.636 r
  u_ahb_slave_mux_sys_bus/n40 (net)             1        0.011               0.000     14.636 r
  u_ahb_slave_mux_sys_bus/U75/C (NAND4_X2_A7TULL)                  0.520     0.000 *   14.636 r
  u_ahb_slave_mux_sys_bus/U75/Y (NAND4_X2_A7TULL)                  0.657     0.549     15.186 f
  u_ahb_slave_mux_sys_bus/HRDATA[1] (net)       3        0.032               0.000     15.186 f
  u_ahb_slave_mux_sys_bus/HRDATA[1] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   15.186 f
  cm0_hrdata[1] (net)                                    0.032               0.000     15.186 f
  u_cortexm0integration/HRDATA[1] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000    15.186 f
  u_cortexm0integration/HRDATA[1] (net)                  0.032               0.000     15.186 f
  u_cortexm0integration/u_cortexm0/HRDATA[1] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000   15.186 f
  u_cortexm0integration/u_cortexm0/HRDATA[1] (net)       0.032               0.000     15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[1] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000   15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[1] (net)    0.032        0.000     15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/U4674/A1 (AOI22_X1_A7TULL)    0.657    0.001 *   15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/U4674/Y (AOI22_X1_A7TULL)    0.469    0.483   15.669 r
  u_cortexm0integration/u_cortexm0/u_logic/n3136 (net)     1    0.009        0.000     15.669 r
  u_cortexm0integration/u_cortexm0/u_logic/U4687/B0 (OAI211_X1_A7TULL)    0.469    0.000 *   15.670 r
  u_cortexm0integration/u_cortexm0/u_logic/U4687/Y (OAI211_X1_A7TULL)    0.801    0.650   16.320 f
  u_cortexm0integration/u_cortexm0/u_logic/n6175 (net)     4    0.024        0.000     16.320 f
  u_cortexm0integration/u_cortexm0/u_logic/U7357/A0 (AOI22_X1_A7TULL)    0.801    0.000 *   16.320 f
  u_cortexm0integration/u_cortexm0/u_logic/U7357/Y (AOI22_X1_A7TULL)    0.408    0.431   16.751 r
  u_cortexm0integration/u_cortexm0/u_logic/n6176 (net)     1    0.005        0.000     16.751 r
  u_cortexm0integration/u_cortexm0/u_logic/U7358/C0 (OAI211_X2_A7TULL)    0.408    0.000 *   16.751 r
  u_cortexm0integration/u_cortexm0/u_logic/U7358/Y (OAI211_X2_A7TULL)    0.245    0.272   17.023 f
  u_cortexm0integration/u_cortexm0/u_logic/n6180 (net)     1    0.008        0.000     17.023 f
  u_cortexm0integration/u_cortexm0/u_logic/U7359/B (NOR2_X1_A7TULL)    0.245    0.000 *   17.023 f
  u_cortexm0integration/u_cortexm0/u_logic/U7359/Y (NOR2_X1_A7TULL)    1.033    0.709   17.732 r
  u_cortexm0integration/u_cortexm0/u_logic/n7262 (net)     3    0.033        0.000     17.732 r
  u_cortexm0integration/u_cortexm0/u_logic/U7419/A (NAND2_X1_A7TULL)    1.033    0.001 *   17.733 r
  u_cortexm0integration/u_cortexm0/u_logic/U7419/Y (NAND2_X1_A7TULL)    0.651    0.633   18.366 f
  u_cortexm0integration/u_cortexm0/u_logic/n7367 (net)     3    0.025        0.000     18.366 f
  u_cortexm0integration/u_cortexm0/u_logic/U7420/A (NOR2_X1_A7TULL)    0.651    0.000 *   18.366 f
  u_cortexm0integration/u_cortexm0/u_logic/U7420/Y (NOR2_X1_A7TULL)    0.713    0.631   18.997 r
  u_cortexm0integration/u_cortexm0/u_logic/n7375 (net)     2    0.021        0.000     18.997 r
  u_cortexm0integration/u_cortexm0/u_logic/U7421/B0 (OAI21_X2_A7TULL)    0.713    0.001 *   18.998 r
  u_cortexm0integration/u_cortexm0/u_logic/U7421/Y (OAI21_X2_A7TULL)    0.919    0.725   19.722 f
  u_cortexm0integration/u_cortexm0/u_logic/M0f775 (net)    14    0.083       0.000     19.722 f
  u_cortexm0integration/u_cortexm0/u_logic/Satl85_reg/D (SDFFSQ_X1_A7TULL)    0.919    0.002 *   19.725 f
  data arrival time                                                                    19.725

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Satl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -0.818     20.982
  data required time                                                                   20.982
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.982
  data arrival time                                                                   -19.725
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.257


  Startpoint: sram_hrdata[1]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/E9tl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  sram_hrdata[1] (in)                                              0.130     0.024     14.024 f
  sram_hrdata[1] (net)                          1        0.006               0.000     14.024 f
  U400/A (BUF_X6_A7TULL)                                           0.130     0.000 *   14.024 f
  U400/Y (BUF_X6_A7TULL)                                           0.070     0.211     14.235 f
  n660 (net)                                    1        0.011               0.000     14.235 f
  u_ahb_slave_mux_sys_bus/HRDATA1[1] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   14.235 f
  u_ahb_slave_mux_sys_bus/HRDATA1[1] (net)               0.011               0.000     14.235 f
  u_ahb_slave_mux_sys_bus/U73/B1 (AOI22_X1_A7TULL)                 0.070     0.000 *   14.235 f
  u_ahb_slave_mux_sys_bus/U73/Y (AOI22_X1_A7TULL)                  0.520     0.401     14.636 r
  u_ahb_slave_mux_sys_bus/n40 (net)             1        0.011               0.000     14.636 r
  u_ahb_slave_mux_sys_bus/U75/C (NAND4_X2_A7TULL)                  0.520     0.000 *   14.636 r
  u_ahb_slave_mux_sys_bus/U75/Y (NAND4_X2_A7TULL)                  0.657     0.549     15.186 f
  u_ahb_slave_mux_sys_bus/HRDATA[1] (net)       3        0.032               0.000     15.186 f
  u_ahb_slave_mux_sys_bus/HRDATA[1] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   15.186 f
  cm0_hrdata[1] (net)                                    0.032               0.000     15.186 f
  u_cortexm0integration/HRDATA[1] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000    15.186 f
  u_cortexm0integration/HRDATA[1] (net)                  0.032               0.000     15.186 f
  u_cortexm0integration/u_cortexm0/HRDATA[1] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000   15.186 f
  u_cortexm0integration/u_cortexm0/HRDATA[1] (net)       0.032               0.000     15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[1] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000   15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[1] (net)    0.032        0.000     15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/U4674/A1 (AOI22_X1_A7TULL)    0.657    0.001 *   15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/U4674/Y (AOI22_X1_A7TULL)    0.469    0.483   15.669 r
  u_cortexm0integration/u_cortexm0/u_logic/n3136 (net)     1    0.009        0.000     15.669 r
  u_cortexm0integration/u_cortexm0/u_logic/U4687/B0 (OAI211_X1_A7TULL)    0.469    0.000 *   15.670 r
  u_cortexm0integration/u_cortexm0/u_logic/U4687/Y (OAI211_X1_A7TULL)    0.801    0.650   16.320 f
  u_cortexm0integration/u_cortexm0/u_logic/n6175 (net)     4    0.024        0.000     16.320 f
  u_cortexm0integration/u_cortexm0/u_logic/U7357/A0 (AOI22_X1_A7TULL)    0.801    0.000 *   16.320 f
  u_cortexm0integration/u_cortexm0/u_logic/U7357/Y (AOI22_X1_A7TULL)    0.408    0.431   16.751 r
  u_cortexm0integration/u_cortexm0/u_logic/n6176 (net)     1    0.005        0.000     16.751 r
  u_cortexm0integration/u_cortexm0/u_logic/U7358/C0 (OAI211_X2_A7TULL)    0.408    0.000 *   16.751 r
  u_cortexm0integration/u_cortexm0/u_logic/U7358/Y (OAI211_X2_A7TULL)    0.245    0.272   17.023 f
  u_cortexm0integration/u_cortexm0/u_logic/n6180 (net)     1    0.008        0.000     17.023 f
  u_cortexm0integration/u_cortexm0/u_logic/U7359/B (NOR2_X1_A7TULL)    0.245    0.000 *   17.023 f
  u_cortexm0integration/u_cortexm0/u_logic/U7359/Y (NOR2_X1_A7TULL)    1.033    0.709   17.732 r
  u_cortexm0integration/u_cortexm0/u_logic/n7262 (net)     3    0.033        0.000     17.732 r
  u_cortexm0integration/u_cortexm0/u_logic/U7419/A (NAND2_X1_A7TULL)    1.033    0.001 *   17.733 r
  u_cortexm0integration/u_cortexm0/u_logic/U7419/Y (NAND2_X1_A7TULL)    0.651    0.633   18.366 f
  u_cortexm0integration/u_cortexm0/u_logic/n7367 (net)     3    0.025        0.000     18.366 f
  u_cortexm0integration/u_cortexm0/u_logic/U7420/A (NOR2_X1_A7TULL)    0.651    0.000 *   18.366 f
  u_cortexm0integration/u_cortexm0/u_logic/U7420/Y (NOR2_X1_A7TULL)    0.713    0.631   18.997 r
  u_cortexm0integration/u_cortexm0/u_logic/n7375 (net)     2    0.021        0.000     18.997 r
  u_cortexm0integration/u_cortexm0/u_logic/U7421/B0 (OAI21_X2_A7TULL)    0.713    0.001 *   18.998 r
  u_cortexm0integration/u_cortexm0/u_logic/U7421/Y (OAI21_X2_A7TULL)    0.919    0.725   19.722 f
  u_cortexm0integration/u_cortexm0/u_logic/M0f775 (net)    14    0.083       0.000     19.722 f
  u_cortexm0integration/u_cortexm0/u_logic/E9tl85_reg/D (SDFFSQ_X1_A7TULL)    0.919    0.002 *   19.724 f
  data arrival time                                                                    19.724

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/E9tl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -0.818     20.982
  data required time                                                                   20.982
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.982
  data arrival time                                                                   -19.724
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.257


  Startpoint: sram_hrdata[1]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Ivsl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  sram_hrdata[1] (in)                                              0.130     0.024     14.024 f
  sram_hrdata[1] (net)                          1        0.006               0.000     14.024 f
  U400/A (BUF_X6_A7TULL)                                           0.130     0.000 *   14.024 f
  U400/Y (BUF_X6_A7TULL)                                           0.070     0.211     14.235 f
  n660 (net)                                    1        0.011               0.000     14.235 f
  u_ahb_slave_mux_sys_bus/HRDATA1[1] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   14.235 f
  u_ahb_slave_mux_sys_bus/HRDATA1[1] (net)               0.011               0.000     14.235 f
  u_ahb_slave_mux_sys_bus/U73/B1 (AOI22_X1_A7TULL)                 0.070     0.000 *   14.235 f
  u_ahb_slave_mux_sys_bus/U73/Y (AOI22_X1_A7TULL)                  0.520     0.401     14.636 r
  u_ahb_slave_mux_sys_bus/n40 (net)             1        0.011               0.000     14.636 r
  u_ahb_slave_mux_sys_bus/U75/C (NAND4_X2_A7TULL)                  0.520     0.000 *   14.636 r
  u_ahb_slave_mux_sys_bus/U75/Y (NAND4_X2_A7TULL)                  0.657     0.549     15.186 f
  u_ahb_slave_mux_sys_bus/HRDATA[1] (net)       3        0.032               0.000     15.186 f
  u_ahb_slave_mux_sys_bus/HRDATA[1] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   15.186 f
  cm0_hrdata[1] (net)                                    0.032               0.000     15.186 f
  u_cortexm0integration/HRDATA[1] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000    15.186 f
  u_cortexm0integration/HRDATA[1] (net)                  0.032               0.000     15.186 f
  u_cortexm0integration/u_cortexm0/HRDATA[1] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000   15.186 f
  u_cortexm0integration/u_cortexm0/HRDATA[1] (net)       0.032               0.000     15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[1] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000   15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[1] (net)    0.032        0.000     15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/U4674/A1 (AOI22_X1_A7TULL)    0.657    0.001 *   15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/U4674/Y (AOI22_X1_A7TULL)    0.469    0.483   15.669 r
  u_cortexm0integration/u_cortexm0/u_logic/n3136 (net)     1    0.009        0.000     15.669 r
  u_cortexm0integration/u_cortexm0/u_logic/U4687/B0 (OAI211_X1_A7TULL)    0.469    0.000 *   15.670 r
  u_cortexm0integration/u_cortexm0/u_logic/U4687/Y (OAI211_X1_A7TULL)    0.801    0.650   16.320 f
  u_cortexm0integration/u_cortexm0/u_logic/n6175 (net)     4    0.024        0.000     16.320 f
  u_cortexm0integration/u_cortexm0/u_logic/U7357/A0 (AOI22_X1_A7TULL)    0.801    0.000 *   16.320 f
  u_cortexm0integration/u_cortexm0/u_logic/U7357/Y (AOI22_X1_A7TULL)    0.408    0.431   16.751 r
  u_cortexm0integration/u_cortexm0/u_logic/n6176 (net)     1    0.005        0.000     16.751 r
  u_cortexm0integration/u_cortexm0/u_logic/U7358/C0 (OAI211_X2_A7TULL)    0.408    0.000 *   16.751 r
  u_cortexm0integration/u_cortexm0/u_logic/U7358/Y (OAI211_X2_A7TULL)    0.245    0.272   17.023 f
  u_cortexm0integration/u_cortexm0/u_logic/n6180 (net)     1    0.008        0.000     17.023 f
  u_cortexm0integration/u_cortexm0/u_logic/U7359/B (NOR2_X1_A7TULL)    0.245    0.000 *   17.023 f
  u_cortexm0integration/u_cortexm0/u_logic/U7359/Y (NOR2_X1_A7TULL)    1.033    0.709   17.732 r
  u_cortexm0integration/u_cortexm0/u_logic/n7262 (net)     3    0.033        0.000     17.732 r
  u_cortexm0integration/u_cortexm0/u_logic/U7419/A (NAND2_X1_A7TULL)    1.033    0.001 *   17.733 r
  u_cortexm0integration/u_cortexm0/u_logic/U7419/Y (NAND2_X1_A7TULL)    0.651    0.633   18.366 f
  u_cortexm0integration/u_cortexm0/u_logic/n7367 (net)     3    0.025        0.000     18.366 f
  u_cortexm0integration/u_cortexm0/u_logic/U7420/A (NOR2_X1_A7TULL)    0.651    0.000 *   18.366 f
  u_cortexm0integration/u_cortexm0/u_logic/U7420/Y (NOR2_X1_A7TULL)    0.713    0.631   18.997 r
  u_cortexm0integration/u_cortexm0/u_logic/n7375 (net)     2    0.021        0.000     18.997 r
  u_cortexm0integration/u_cortexm0/u_logic/U7421/B0 (OAI21_X2_A7TULL)    0.713    0.001 *   18.998 r
  u_cortexm0integration/u_cortexm0/u_logic/U7421/Y (OAI21_X2_A7TULL)    0.919    0.725   19.722 f
  u_cortexm0integration/u_cortexm0/u_logic/M0f775 (net)    14    0.083       0.000     19.722 f
  u_cortexm0integration/u_cortexm0/u_logic/Ivsl85_reg/D (SDFFSQ_X1_A7TULL)    0.919    0.002 *   19.724 f
  data arrival time                                                                    19.724

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Ivsl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -0.818     20.982
  data required time                                                                   20.982
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.982
  data arrival time                                                                   -19.724
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.258


  Startpoint: sram_hrdata[1]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/C6tl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  sram_hrdata[1] (in)                                              0.130     0.024     14.024 f
  sram_hrdata[1] (net)                          1        0.006               0.000     14.024 f
  U400/A (BUF_X6_A7TULL)                                           0.130     0.000 *   14.024 f
  U400/Y (BUF_X6_A7TULL)                                           0.070     0.211     14.235 f
  n660 (net)                                    1        0.011               0.000     14.235 f
  u_ahb_slave_mux_sys_bus/HRDATA1[1] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   14.235 f
  u_ahb_slave_mux_sys_bus/HRDATA1[1] (net)               0.011               0.000     14.235 f
  u_ahb_slave_mux_sys_bus/U73/B1 (AOI22_X1_A7TULL)                 0.070     0.000 *   14.235 f
  u_ahb_slave_mux_sys_bus/U73/Y (AOI22_X1_A7TULL)                  0.520     0.401     14.636 r
  u_ahb_slave_mux_sys_bus/n40 (net)             1        0.011               0.000     14.636 r
  u_ahb_slave_mux_sys_bus/U75/C (NAND4_X2_A7TULL)                  0.520     0.000 *   14.636 r
  u_ahb_slave_mux_sys_bus/U75/Y (NAND4_X2_A7TULL)                  0.657     0.549     15.186 f
  u_ahb_slave_mux_sys_bus/HRDATA[1] (net)       3        0.032               0.000     15.186 f
  u_ahb_slave_mux_sys_bus/HRDATA[1] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   15.186 f
  cm0_hrdata[1] (net)                                    0.032               0.000     15.186 f
  u_cortexm0integration/HRDATA[1] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000    15.186 f
  u_cortexm0integration/HRDATA[1] (net)                  0.032               0.000     15.186 f
  u_cortexm0integration/u_cortexm0/HRDATA[1] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000   15.186 f
  u_cortexm0integration/u_cortexm0/HRDATA[1] (net)       0.032               0.000     15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[1] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000   15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[1] (net)    0.032        0.000     15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/U4674/A1 (AOI22_X1_A7TULL)    0.657    0.001 *   15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/U4674/Y (AOI22_X1_A7TULL)    0.469    0.483   15.669 r
  u_cortexm0integration/u_cortexm0/u_logic/n3136 (net)     1    0.009        0.000     15.669 r
  u_cortexm0integration/u_cortexm0/u_logic/U4687/B0 (OAI211_X1_A7TULL)    0.469    0.000 *   15.670 r
  u_cortexm0integration/u_cortexm0/u_logic/U4687/Y (OAI211_X1_A7TULL)    0.801    0.650   16.320 f
  u_cortexm0integration/u_cortexm0/u_logic/n6175 (net)     4    0.024        0.000     16.320 f
  u_cortexm0integration/u_cortexm0/u_logic/U7357/A0 (AOI22_X1_A7TULL)    0.801    0.000 *   16.320 f
  u_cortexm0integration/u_cortexm0/u_logic/U7357/Y (AOI22_X1_A7TULL)    0.408    0.431   16.751 r
  u_cortexm0integration/u_cortexm0/u_logic/n6176 (net)     1    0.005        0.000     16.751 r
  u_cortexm0integration/u_cortexm0/u_logic/U7358/C0 (OAI211_X2_A7TULL)    0.408    0.000 *   16.751 r
  u_cortexm0integration/u_cortexm0/u_logic/U7358/Y (OAI211_X2_A7TULL)    0.245    0.272   17.023 f
  u_cortexm0integration/u_cortexm0/u_logic/n6180 (net)     1    0.008        0.000     17.023 f
  u_cortexm0integration/u_cortexm0/u_logic/U7359/B (NOR2_X1_A7TULL)    0.245    0.000 *   17.023 f
  u_cortexm0integration/u_cortexm0/u_logic/U7359/Y (NOR2_X1_A7TULL)    1.033    0.709   17.732 r
  u_cortexm0integration/u_cortexm0/u_logic/n7262 (net)     3    0.033        0.000     17.732 r
  u_cortexm0integration/u_cortexm0/u_logic/U7419/A (NAND2_X1_A7TULL)    1.033    0.001 *   17.733 r
  u_cortexm0integration/u_cortexm0/u_logic/U7419/Y (NAND2_X1_A7TULL)    0.651    0.633   18.366 f
  u_cortexm0integration/u_cortexm0/u_logic/n7367 (net)     3    0.025        0.000     18.366 f
  u_cortexm0integration/u_cortexm0/u_logic/U7420/A (NOR2_X1_A7TULL)    0.651    0.000 *   18.366 f
  u_cortexm0integration/u_cortexm0/u_logic/U7420/Y (NOR2_X1_A7TULL)    0.713    0.631   18.997 r
  u_cortexm0integration/u_cortexm0/u_logic/n7375 (net)     2    0.021        0.000     18.997 r
  u_cortexm0integration/u_cortexm0/u_logic/U8176/B0 (OAI21_X1_A7TULL)    0.713    0.000 *   18.998 r
  u_cortexm0integration/u_cortexm0/u_logic/U8176/Y (OAI21_X1_A7TULL)    0.428    0.375   19.372 f
  u_cortexm0integration/u_cortexm0/u_logic/n7380 (net)     1    0.009        0.000     19.372 f
  u_cortexm0integration/u_cortexm0/u_logic/U8179/B (MX2_X1_A7TULL)    0.428    0.000 *   19.372 f
  u_cortexm0integration/u_cortexm0/u_logic/U8179/Y (MX2_X1_A7TULL)    0.146    0.501   19.873 f
  u_cortexm0integration/u_cortexm0/u_logic/n7611 (net)     1    0.004        0.000     19.873 f
  u_cortexm0integration/u_cortexm0/u_logic/C6tl85_reg/D (SDFFS_X1_A7TULL)    0.146    0.000 *   19.873 f
  data arrival time                                                                    19.873

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/C6tl85_reg/CK (SDFFS_X1_A7TULL)    0.000    21.800 r
  library setup time                                                        -0.658     21.142
  data required time                                                                   21.142
  ----------------------------------------------------------------------------------------------
  data required time                                                                   21.142
  data arrival time                                                                   -19.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.269


  Startpoint: sram_hrdata[29]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Hqbl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  sram_hrdata[29] (in)                                             0.136     0.031     14.031 f
  sram_hrdata[29] (net)                         1        0.007               0.000     14.031 f
  U428/A (BUF_X8_A7TULL)                                           0.136     0.000 *   14.031 f
  U428/Y (BUF_X8_A7TULL)                                           0.078     0.215     14.246 f
  n632 (net)                                    1        0.021               0.000     14.246 f
  u_ahb_slave_mux_sys_bus/HRDATA1[29] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   14.246 f
  u_ahb_slave_mux_sys_bus/HRDATA1[29] (net)              0.021               0.000     14.246 f
  u_ahb_slave_mux_sys_bus/U20/B1 (AOI22_X1_A7TULL)                 0.078     0.001 *   14.246 f
  u_ahb_slave_mux_sys_bus/U20/Y (AOI22_X1_A7TULL)                  0.510     0.400     14.646 r
  u_ahb_slave_mux_sys_bus/n3 (net)              1        0.010               0.000     14.646 r
  u_ahb_slave_mux_sys_bus/U21/B0 (OAI2B11_X1_A7TULL)               0.510     0.000 *   14.647 r
  u_ahb_slave_mux_sys_bus/U21/Y (OAI2B11_X1_A7TULL)                0.913     0.698     15.345 f
  u_ahb_slave_mux_sys_bus/HRDATA[29] (net)      2        0.026               0.000     15.345 f
  u_ahb_slave_mux_sys_bus/HRDATA[29] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   15.345 f
  cm0_hrdata[29] (net)                                   0.026               0.000     15.345 f
  u_cortexm0integration/HRDATA[29] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000   15.345 f
  u_cortexm0integration/HRDATA[29] (net)                 0.026               0.000     15.345 f
  u_cortexm0integration/u_cortexm0/HRDATA[29] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000   15.345 f
  u_cortexm0integration/u_cortexm0/HRDATA[29] (net)      0.026               0.000     15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[29] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000   15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[29] (net)    0.026       0.000     15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/U6715/B1 (AOI22_X1_A7TULL)    0.913    0.001 *   15.346 f
  u_cortexm0integration/u_cortexm0/u_logic/U6715/Y (AOI22_X1_A7TULL)    0.381    0.553   15.898 r
  u_cortexm0integration/u_cortexm0/u_logic/n5421 (net)     1    0.005        0.000     15.898 r
  u_cortexm0integration/u_cortexm0/u_logic/U6716/B (NAND2_X2_A7TULL)    0.381    0.000 *   15.898 r
  u_cortexm0integration/u_cortexm0/u_logic/U6716/Y (NAND2_X2_A7TULL)    0.145    0.143   16.042 f
  u_cortexm0integration/u_cortexm0/u_logic/n5423 (net)     1    0.004        0.000     16.042 f
  u_cortexm0integration/u_cortexm0/u_logic/U6717/B0 (AOI21_X1_A7TULL)    0.145    0.000 *   16.042 f
  u_cortexm0integration/u_cortexm0/u_logic/U6717/Y (AOI21_X1_A7TULL)    0.461    0.328   16.370 r
  u_cortexm0integration/u_cortexm0/u_logic/n5425 (net)     1    0.012        0.000     16.370 r
  u_cortexm0integration/u_cortexm0/u_logic/U6718/B (NAND2_X1_A7TULL)    0.461    0.000 *   16.370 r
  u_cortexm0integration/u_cortexm0/u_logic/U6718/Y (NAND2_X1_A7TULL)    0.374    0.353   16.723 f
  u_cortexm0integration/u_cortexm0/u_logic/n5675 (net)     4    0.015        0.000     16.723 f
  u_cortexm0integration/u_cortexm0/u_logic/U6766/B0 (AOI22_X1_A7TULL)    0.374    0.000 *   16.723 f
  u_cortexm0integration/u_cortexm0/u_logic/U6766/Y (AOI22_X1_A7TULL)    0.328    0.385   17.109 r
  u_cortexm0integration/u_cortexm0/u_logic/n5492 (net)     1    0.004        0.000     17.109 r
  u_cortexm0integration/u_cortexm0/u_logic/U6767/B0 (OAI21_X1_A7TULL)    0.328    0.000 *   17.109 r
  u_cortexm0integration/u_cortexm0/u_logic/U6767/Y (OAI21_X1_A7TULL)    0.193    0.220   17.329 f
  u_cortexm0integration/u_cortexm0/u_logic/n5494 (net)     1    0.004        0.000     17.329 f
  u_cortexm0integration/u_cortexm0/u_logic/U6768/B0 (AOI21_X1_A7TULL)    0.193    0.000 *   17.329 f
  u_cortexm0integration/u_cortexm0/u_logic/U6768/Y (AOI21_X1_A7TULL)    0.954    0.636   17.965 r
  u_cortexm0integration/u_cortexm0/u_logic/n6274 (net)     2    0.030        0.000     17.965 r
  u_cortexm0integration/u_cortexm0/u_logic/U6771/B (NAND3_X2_A7TULL)    0.954    0.001 *   17.967 r
  u_cortexm0integration/u_cortexm0/u_logic/U6771/Y (NAND3_X2_A7TULL)    1.974    1.439   19.406 f
  u_cortexm0integration/u_cortexm0/u_logic/Had775 (net)    16    0.150       0.000     19.406 f
  u_cortexm0integration/u_cortexm0/u_logic/Hqbl85_reg/D (SDFFSQ_X1_A7TULL)    1.974    0.014 *   19.420 f
  data arrival time                                                                    19.420

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Hqbl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -1.070     20.730
  data required time                                                                   20.730
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.730
  data arrival time                                                                   -19.420
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.311


  Startpoint: sram_hrdata[29]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Y3hl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  sram_hrdata[29] (in)                                             0.136     0.031     14.031 f
  sram_hrdata[29] (net)                         1        0.007               0.000     14.031 f
  U428/A (BUF_X8_A7TULL)                                           0.136     0.000 *   14.031 f
  U428/Y (BUF_X8_A7TULL)                                           0.078     0.215     14.246 f
  n632 (net)                                    1        0.021               0.000     14.246 f
  u_ahb_slave_mux_sys_bus/HRDATA1[29] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   14.246 f
  u_ahb_slave_mux_sys_bus/HRDATA1[29] (net)              0.021               0.000     14.246 f
  u_ahb_slave_mux_sys_bus/U20/B1 (AOI22_X1_A7TULL)                 0.078     0.001 *   14.246 f
  u_ahb_slave_mux_sys_bus/U20/Y (AOI22_X1_A7TULL)                  0.510     0.400     14.646 r
  u_ahb_slave_mux_sys_bus/n3 (net)              1        0.010               0.000     14.646 r
  u_ahb_slave_mux_sys_bus/U21/B0 (OAI2B11_X1_A7TULL)               0.510     0.000 *   14.647 r
  u_ahb_slave_mux_sys_bus/U21/Y (OAI2B11_X1_A7TULL)                0.913     0.698     15.345 f
  u_ahb_slave_mux_sys_bus/HRDATA[29] (net)      2        0.026               0.000     15.345 f
  u_ahb_slave_mux_sys_bus/HRDATA[29] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   15.345 f
  cm0_hrdata[29] (net)                                   0.026               0.000     15.345 f
  u_cortexm0integration/HRDATA[29] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000   15.345 f
  u_cortexm0integration/HRDATA[29] (net)                 0.026               0.000     15.345 f
  u_cortexm0integration/u_cortexm0/HRDATA[29] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000   15.345 f
  u_cortexm0integration/u_cortexm0/HRDATA[29] (net)      0.026               0.000     15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[29] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000   15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[29] (net)    0.026       0.000     15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/U6715/B1 (AOI22_X1_A7TULL)    0.913    0.001 *   15.346 f
  u_cortexm0integration/u_cortexm0/u_logic/U6715/Y (AOI22_X1_A7TULL)    0.381    0.553   15.898 r
  u_cortexm0integration/u_cortexm0/u_logic/n5421 (net)     1    0.005        0.000     15.898 r
  u_cortexm0integration/u_cortexm0/u_logic/U6716/B (NAND2_X2_A7TULL)    0.381    0.000 *   15.898 r
  u_cortexm0integration/u_cortexm0/u_logic/U6716/Y (NAND2_X2_A7TULL)    0.145    0.143   16.042 f
  u_cortexm0integration/u_cortexm0/u_logic/n5423 (net)     1    0.004        0.000     16.042 f
  u_cortexm0integration/u_cortexm0/u_logic/U6717/B0 (AOI21_X1_A7TULL)    0.145    0.000 *   16.042 f
  u_cortexm0integration/u_cortexm0/u_logic/U6717/Y (AOI21_X1_A7TULL)    0.461    0.328   16.370 r
  u_cortexm0integration/u_cortexm0/u_logic/n5425 (net)     1    0.012        0.000     16.370 r
  u_cortexm0integration/u_cortexm0/u_logic/U6718/B (NAND2_X1_A7TULL)    0.461    0.000 *   16.370 r
  u_cortexm0integration/u_cortexm0/u_logic/U6718/Y (NAND2_X1_A7TULL)    0.374    0.353   16.723 f
  u_cortexm0integration/u_cortexm0/u_logic/n5675 (net)     4    0.015        0.000     16.723 f
  u_cortexm0integration/u_cortexm0/u_logic/U6766/B0 (AOI22_X1_A7TULL)    0.374    0.000 *   16.723 f
  u_cortexm0integration/u_cortexm0/u_logic/U6766/Y (AOI22_X1_A7TULL)    0.328    0.385   17.109 r
  u_cortexm0integration/u_cortexm0/u_logic/n5492 (net)     1    0.004        0.000     17.109 r
  u_cortexm0integration/u_cortexm0/u_logic/U6767/B0 (OAI21_X1_A7TULL)    0.328    0.000 *   17.109 r
  u_cortexm0integration/u_cortexm0/u_logic/U6767/Y (OAI21_X1_A7TULL)    0.193    0.220   17.329 f
  u_cortexm0integration/u_cortexm0/u_logic/n5494 (net)     1    0.004        0.000     17.329 f
  u_cortexm0integration/u_cortexm0/u_logic/U6768/B0 (AOI21_X1_A7TULL)    0.193    0.000 *   17.329 f
  u_cortexm0integration/u_cortexm0/u_logic/U6768/Y (AOI21_X1_A7TULL)    0.954    0.636   17.965 r
  u_cortexm0integration/u_cortexm0/u_logic/n6274 (net)     2    0.030        0.000     17.965 r
  u_cortexm0integration/u_cortexm0/u_logic/U6771/B (NAND3_X2_A7TULL)    0.954    0.001 *   17.967 r
  u_cortexm0integration/u_cortexm0/u_logic/U6771/Y (NAND3_X2_A7TULL)    1.974    1.439   19.406 f
  u_cortexm0integration/u_cortexm0/u_logic/Had775 (net)    16    0.150       0.000     19.406 f
  u_cortexm0integration/u_cortexm0/u_logic/Y3hl85_reg/D (SDFFSQ_X1_A7TULL)    1.974    0.014 *   19.419 f
  data arrival time                                                                    19.419

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Y3hl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -1.070     20.730
  data required time                                                                   20.730
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.730
  data arrival time                                                                   -19.419
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.311


  Startpoint: sram_hrdata[29]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/A7il85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  sram_hrdata[29] (in)                                             0.136     0.031     14.031 f
  sram_hrdata[29] (net)                         1        0.007               0.000     14.031 f
  U428/A (BUF_X8_A7TULL)                                           0.136     0.000 *   14.031 f
  U428/Y (BUF_X8_A7TULL)                                           0.078     0.215     14.246 f
  n632 (net)                                    1        0.021               0.000     14.246 f
  u_ahb_slave_mux_sys_bus/HRDATA1[29] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   14.246 f
  u_ahb_slave_mux_sys_bus/HRDATA1[29] (net)              0.021               0.000     14.246 f
  u_ahb_slave_mux_sys_bus/U20/B1 (AOI22_X1_A7TULL)                 0.078     0.001 *   14.246 f
  u_ahb_slave_mux_sys_bus/U20/Y (AOI22_X1_A7TULL)                  0.510     0.400     14.646 r
  u_ahb_slave_mux_sys_bus/n3 (net)              1        0.010               0.000     14.646 r
  u_ahb_slave_mux_sys_bus/U21/B0 (OAI2B11_X1_A7TULL)               0.510     0.000 *   14.647 r
  u_ahb_slave_mux_sys_bus/U21/Y (OAI2B11_X1_A7TULL)                0.913     0.698     15.345 f
  u_ahb_slave_mux_sys_bus/HRDATA[29] (net)      2        0.026               0.000     15.345 f
  u_ahb_slave_mux_sys_bus/HRDATA[29] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   15.345 f
  cm0_hrdata[29] (net)                                   0.026               0.000     15.345 f
  u_cortexm0integration/HRDATA[29] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000   15.345 f
  u_cortexm0integration/HRDATA[29] (net)                 0.026               0.000     15.345 f
  u_cortexm0integration/u_cortexm0/HRDATA[29] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000   15.345 f
  u_cortexm0integration/u_cortexm0/HRDATA[29] (net)      0.026               0.000     15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[29] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000   15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[29] (net)    0.026       0.000     15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/U6715/B1 (AOI22_X1_A7TULL)    0.913    0.001 *   15.346 f
  u_cortexm0integration/u_cortexm0/u_logic/U6715/Y (AOI22_X1_A7TULL)    0.381    0.553   15.898 r
  u_cortexm0integration/u_cortexm0/u_logic/n5421 (net)     1    0.005        0.000     15.898 r
  u_cortexm0integration/u_cortexm0/u_logic/U6716/B (NAND2_X2_A7TULL)    0.381    0.000 *   15.898 r
  u_cortexm0integration/u_cortexm0/u_logic/U6716/Y (NAND2_X2_A7TULL)    0.145    0.143   16.042 f
  u_cortexm0integration/u_cortexm0/u_logic/n5423 (net)     1    0.004        0.000     16.042 f
  u_cortexm0integration/u_cortexm0/u_logic/U6717/B0 (AOI21_X1_A7TULL)    0.145    0.000 *   16.042 f
  u_cortexm0integration/u_cortexm0/u_logic/U6717/Y (AOI21_X1_A7TULL)    0.461    0.328   16.370 r
  u_cortexm0integration/u_cortexm0/u_logic/n5425 (net)     1    0.012        0.000     16.370 r
  u_cortexm0integration/u_cortexm0/u_logic/U6718/B (NAND2_X1_A7TULL)    0.461    0.000 *   16.370 r
  u_cortexm0integration/u_cortexm0/u_logic/U6718/Y (NAND2_X1_A7TULL)    0.374    0.353   16.723 f
  u_cortexm0integration/u_cortexm0/u_logic/n5675 (net)     4    0.015        0.000     16.723 f
  u_cortexm0integration/u_cortexm0/u_logic/U6766/B0 (AOI22_X1_A7TULL)    0.374    0.000 *   16.723 f
  u_cortexm0integration/u_cortexm0/u_logic/U6766/Y (AOI22_X1_A7TULL)    0.328    0.385   17.109 r
  u_cortexm0integration/u_cortexm0/u_logic/n5492 (net)     1    0.004        0.000     17.109 r
  u_cortexm0integration/u_cortexm0/u_logic/U6767/B0 (OAI21_X1_A7TULL)    0.328    0.000 *   17.109 r
  u_cortexm0integration/u_cortexm0/u_logic/U6767/Y (OAI21_X1_A7TULL)    0.193    0.220   17.329 f
  u_cortexm0integration/u_cortexm0/u_logic/n5494 (net)     1    0.004        0.000     17.329 f
  u_cortexm0integration/u_cortexm0/u_logic/U6768/B0 (AOI21_X1_A7TULL)    0.193    0.000 *   17.329 f
  u_cortexm0integration/u_cortexm0/u_logic/U6768/Y (AOI21_X1_A7TULL)    0.954    0.636   17.965 r
  u_cortexm0integration/u_cortexm0/u_logic/n6274 (net)     2    0.030        0.000     17.965 r
  u_cortexm0integration/u_cortexm0/u_logic/U6771/B (NAND3_X2_A7TULL)    0.954    0.001 *   17.967 r
  u_cortexm0integration/u_cortexm0/u_logic/U6771/Y (NAND3_X2_A7TULL)    1.974    1.439   19.406 f
  u_cortexm0integration/u_cortexm0/u_logic/Had775 (net)    16    0.150       0.000     19.406 f
  u_cortexm0integration/u_cortexm0/u_logic/A7il85_reg/D (SDFFSQ_X1_A7TULL)    1.974    0.014 *   19.419 f
  data arrival time                                                                    19.419

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/A7il85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -1.070     20.730
  data required time                                                                   20.730
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.730
  data arrival time                                                                   -19.419
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.311


  Startpoint: sram_hrdata[29]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Wrbl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  sram_hrdata[29] (in)                                             0.136     0.031     14.031 f
  sram_hrdata[29] (net)                         1        0.007               0.000     14.031 f
  U428/A (BUF_X8_A7TULL)                                           0.136     0.000 *   14.031 f
  U428/Y (BUF_X8_A7TULL)                                           0.078     0.215     14.246 f
  n632 (net)                                    1        0.021               0.000     14.246 f
  u_ahb_slave_mux_sys_bus/HRDATA1[29] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   14.246 f
  u_ahb_slave_mux_sys_bus/HRDATA1[29] (net)              0.021               0.000     14.246 f
  u_ahb_slave_mux_sys_bus/U20/B1 (AOI22_X1_A7TULL)                 0.078     0.001 *   14.246 f
  u_ahb_slave_mux_sys_bus/U20/Y (AOI22_X1_A7TULL)                  0.510     0.400     14.646 r
  u_ahb_slave_mux_sys_bus/n3 (net)              1        0.010               0.000     14.646 r
  u_ahb_slave_mux_sys_bus/U21/B0 (OAI2B11_X1_A7TULL)               0.510     0.000 *   14.647 r
  u_ahb_slave_mux_sys_bus/U21/Y (OAI2B11_X1_A7TULL)                0.913     0.698     15.345 f
  u_ahb_slave_mux_sys_bus/HRDATA[29] (net)      2        0.026               0.000     15.345 f
  u_ahb_slave_mux_sys_bus/HRDATA[29] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   15.345 f
  cm0_hrdata[29] (net)                                   0.026               0.000     15.345 f
  u_cortexm0integration/HRDATA[29] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000   15.345 f
  u_cortexm0integration/HRDATA[29] (net)                 0.026               0.000     15.345 f
  u_cortexm0integration/u_cortexm0/HRDATA[29] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000   15.345 f
  u_cortexm0integration/u_cortexm0/HRDATA[29] (net)      0.026               0.000     15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[29] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000   15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[29] (net)    0.026       0.000     15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/U6715/B1 (AOI22_X1_A7TULL)    0.913    0.001 *   15.346 f
  u_cortexm0integration/u_cortexm0/u_logic/U6715/Y (AOI22_X1_A7TULL)    0.381    0.553   15.898 r
  u_cortexm0integration/u_cortexm0/u_logic/n5421 (net)     1    0.005        0.000     15.898 r
  u_cortexm0integration/u_cortexm0/u_logic/U6716/B (NAND2_X2_A7TULL)    0.381    0.000 *   15.898 r
  u_cortexm0integration/u_cortexm0/u_logic/U6716/Y (NAND2_X2_A7TULL)    0.145    0.143   16.042 f
  u_cortexm0integration/u_cortexm0/u_logic/n5423 (net)     1    0.004        0.000     16.042 f
  u_cortexm0integration/u_cortexm0/u_logic/U6717/B0 (AOI21_X1_A7TULL)    0.145    0.000 *   16.042 f
  u_cortexm0integration/u_cortexm0/u_logic/U6717/Y (AOI21_X1_A7TULL)    0.461    0.328   16.370 r
  u_cortexm0integration/u_cortexm0/u_logic/n5425 (net)     1    0.012        0.000     16.370 r
  u_cortexm0integration/u_cortexm0/u_logic/U6718/B (NAND2_X1_A7TULL)    0.461    0.000 *   16.370 r
  u_cortexm0integration/u_cortexm0/u_logic/U6718/Y (NAND2_X1_A7TULL)    0.374    0.353   16.723 f
  u_cortexm0integration/u_cortexm0/u_logic/n5675 (net)     4    0.015        0.000     16.723 f
  u_cortexm0integration/u_cortexm0/u_logic/U6766/B0 (AOI22_X1_A7TULL)    0.374    0.000 *   16.723 f
  u_cortexm0integration/u_cortexm0/u_logic/U6766/Y (AOI22_X1_A7TULL)    0.328    0.385   17.109 r
  u_cortexm0integration/u_cortexm0/u_logic/n5492 (net)     1    0.004        0.000     17.109 r
  u_cortexm0integration/u_cortexm0/u_logic/U6767/B0 (OAI21_X1_A7TULL)    0.328    0.000 *   17.109 r
  u_cortexm0integration/u_cortexm0/u_logic/U6767/Y (OAI21_X1_A7TULL)    0.193    0.220   17.329 f
  u_cortexm0integration/u_cortexm0/u_logic/n5494 (net)     1    0.004        0.000     17.329 f
  u_cortexm0integration/u_cortexm0/u_logic/U6768/B0 (AOI21_X1_A7TULL)    0.193    0.000 *   17.329 f
  u_cortexm0integration/u_cortexm0/u_logic/U6768/Y (AOI21_X1_A7TULL)    0.954    0.636   17.965 r
  u_cortexm0integration/u_cortexm0/u_logic/n6274 (net)     2    0.030        0.000     17.965 r
  u_cortexm0integration/u_cortexm0/u_logic/U6771/B (NAND3_X2_A7TULL)    0.954    0.001 *   17.967 r
  u_cortexm0integration/u_cortexm0/u_logic/U6771/Y (NAND3_X2_A7TULL)    1.974    1.439   19.406 f
  u_cortexm0integration/u_cortexm0/u_logic/Had775 (net)    16    0.150       0.000     19.406 f
  u_cortexm0integration/u_cortexm0/u_logic/Wrbl85_reg/D (SDFFSQ_X1_A7TULL)    1.974    0.013 *   19.419 f
  data arrival time                                                                    19.419

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Wrbl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -1.070     20.730
  data required time                                                                   20.730
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.730
  data arrival time                                                                   -19.419
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.312


  Startpoint: sram_hrdata[29]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Ltbl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  sram_hrdata[29] (in)                                             0.136     0.031     14.031 f
  sram_hrdata[29] (net)                         1        0.007               0.000     14.031 f
  U428/A (BUF_X8_A7TULL)                                           0.136     0.000 *   14.031 f
  U428/Y (BUF_X8_A7TULL)                                           0.078     0.215     14.246 f
  n632 (net)                                    1        0.021               0.000     14.246 f
  u_ahb_slave_mux_sys_bus/HRDATA1[29] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   14.246 f
  u_ahb_slave_mux_sys_bus/HRDATA1[29] (net)              0.021               0.000     14.246 f
  u_ahb_slave_mux_sys_bus/U20/B1 (AOI22_X1_A7TULL)                 0.078     0.001 *   14.246 f
  u_ahb_slave_mux_sys_bus/U20/Y (AOI22_X1_A7TULL)                  0.510     0.400     14.646 r
  u_ahb_slave_mux_sys_bus/n3 (net)              1        0.010               0.000     14.646 r
  u_ahb_slave_mux_sys_bus/U21/B0 (OAI2B11_X1_A7TULL)               0.510     0.000 *   14.647 r
  u_ahb_slave_mux_sys_bus/U21/Y (OAI2B11_X1_A7TULL)                0.913     0.698     15.345 f
  u_ahb_slave_mux_sys_bus/HRDATA[29] (net)      2        0.026               0.000     15.345 f
  u_ahb_slave_mux_sys_bus/HRDATA[29] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   15.345 f
  cm0_hrdata[29] (net)                                   0.026               0.000     15.345 f
  u_cortexm0integration/HRDATA[29] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000   15.345 f
  u_cortexm0integration/HRDATA[29] (net)                 0.026               0.000     15.345 f
  u_cortexm0integration/u_cortexm0/HRDATA[29] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000   15.345 f
  u_cortexm0integration/u_cortexm0/HRDATA[29] (net)      0.026               0.000     15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[29] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000   15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[29] (net)    0.026       0.000     15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/U6715/B1 (AOI22_X1_A7TULL)    0.913    0.001 *   15.346 f
  u_cortexm0integration/u_cortexm0/u_logic/U6715/Y (AOI22_X1_A7TULL)    0.381    0.553   15.898 r
  u_cortexm0integration/u_cortexm0/u_logic/n5421 (net)     1    0.005        0.000     15.898 r
  u_cortexm0integration/u_cortexm0/u_logic/U6716/B (NAND2_X2_A7TULL)    0.381    0.000 *   15.898 r
  u_cortexm0integration/u_cortexm0/u_logic/U6716/Y (NAND2_X2_A7TULL)    0.145    0.143   16.042 f
  u_cortexm0integration/u_cortexm0/u_logic/n5423 (net)     1    0.004        0.000     16.042 f
  u_cortexm0integration/u_cortexm0/u_logic/U6717/B0 (AOI21_X1_A7TULL)    0.145    0.000 *   16.042 f
  u_cortexm0integration/u_cortexm0/u_logic/U6717/Y (AOI21_X1_A7TULL)    0.461    0.328   16.370 r
  u_cortexm0integration/u_cortexm0/u_logic/n5425 (net)     1    0.012        0.000     16.370 r
  u_cortexm0integration/u_cortexm0/u_logic/U6718/B (NAND2_X1_A7TULL)    0.461    0.000 *   16.370 r
  u_cortexm0integration/u_cortexm0/u_logic/U6718/Y (NAND2_X1_A7TULL)    0.374    0.353   16.723 f
  u_cortexm0integration/u_cortexm0/u_logic/n5675 (net)     4    0.015        0.000     16.723 f
  u_cortexm0integration/u_cortexm0/u_logic/U6766/B0 (AOI22_X1_A7TULL)    0.374    0.000 *   16.723 f
  u_cortexm0integration/u_cortexm0/u_logic/U6766/Y (AOI22_X1_A7TULL)    0.328    0.385   17.109 r
  u_cortexm0integration/u_cortexm0/u_logic/n5492 (net)     1    0.004        0.000     17.109 r
  u_cortexm0integration/u_cortexm0/u_logic/U6767/B0 (OAI21_X1_A7TULL)    0.328    0.000 *   17.109 r
  u_cortexm0integration/u_cortexm0/u_logic/U6767/Y (OAI21_X1_A7TULL)    0.193    0.220   17.329 f
  u_cortexm0integration/u_cortexm0/u_logic/n5494 (net)     1    0.004        0.000     17.329 f
  u_cortexm0integration/u_cortexm0/u_logic/U6768/B0 (AOI21_X1_A7TULL)    0.193    0.000 *   17.329 f
  u_cortexm0integration/u_cortexm0/u_logic/U6768/Y (AOI21_X1_A7TULL)    0.954    0.636   17.965 r
  u_cortexm0integration/u_cortexm0/u_logic/n6274 (net)     2    0.030        0.000     17.965 r
  u_cortexm0integration/u_cortexm0/u_logic/U6771/B (NAND3_X2_A7TULL)    0.954    0.001 *   17.967 r
  u_cortexm0integration/u_cortexm0/u_logic/U6771/Y (NAND3_X2_A7TULL)    1.974    1.439   19.406 f
  u_cortexm0integration/u_cortexm0/u_logic/Had775 (net)    16    0.150       0.000     19.406 f
  u_cortexm0integration/u_cortexm0/u_logic/Ltbl85_reg/D (SDFFSQ_X1_A7TULL)    1.974    0.012 *   19.418 f
  data arrival time                                                                    19.418

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Ltbl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -1.070     20.730
  data required time                                                                   20.730
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.730
  data arrival time                                                                   -19.418
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.312


  Startpoint: sram_hrdata[29]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/P9ql85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  sram_hrdata[29] (in)                                             0.136     0.031     14.031 f
  sram_hrdata[29] (net)                         1        0.007               0.000     14.031 f
  U428/A (BUF_X8_A7TULL)                                           0.136     0.000 *   14.031 f
  U428/Y (BUF_X8_A7TULL)                                           0.078     0.215     14.246 f
  n632 (net)                                    1        0.021               0.000     14.246 f
  u_ahb_slave_mux_sys_bus/HRDATA1[29] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   14.246 f
  u_ahb_slave_mux_sys_bus/HRDATA1[29] (net)              0.021               0.000     14.246 f
  u_ahb_slave_mux_sys_bus/U20/B1 (AOI22_X1_A7TULL)                 0.078     0.001 *   14.246 f
  u_ahb_slave_mux_sys_bus/U20/Y (AOI22_X1_A7TULL)                  0.510     0.400     14.646 r
  u_ahb_slave_mux_sys_bus/n3 (net)              1        0.010               0.000     14.646 r
  u_ahb_slave_mux_sys_bus/U21/B0 (OAI2B11_X1_A7TULL)               0.510     0.000 *   14.647 r
  u_ahb_slave_mux_sys_bus/U21/Y (OAI2B11_X1_A7TULL)                0.913     0.698     15.345 f
  u_ahb_slave_mux_sys_bus/HRDATA[29] (net)      2        0.026               0.000     15.345 f
  u_ahb_slave_mux_sys_bus/HRDATA[29] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   15.345 f
  cm0_hrdata[29] (net)                                   0.026               0.000     15.345 f
  u_cortexm0integration/HRDATA[29] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000   15.345 f
  u_cortexm0integration/HRDATA[29] (net)                 0.026               0.000     15.345 f
  u_cortexm0integration/u_cortexm0/HRDATA[29] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000   15.345 f
  u_cortexm0integration/u_cortexm0/HRDATA[29] (net)      0.026               0.000     15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[29] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000   15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[29] (net)    0.026       0.000     15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/U6715/B1 (AOI22_X1_A7TULL)    0.913    0.001 *   15.346 f
  u_cortexm0integration/u_cortexm0/u_logic/U6715/Y (AOI22_X1_A7TULL)    0.381    0.553   15.898 r
  u_cortexm0integration/u_cortexm0/u_logic/n5421 (net)     1    0.005        0.000     15.898 r
  u_cortexm0integration/u_cortexm0/u_logic/U6716/B (NAND2_X2_A7TULL)    0.381    0.000 *   15.898 r
  u_cortexm0integration/u_cortexm0/u_logic/U6716/Y (NAND2_X2_A7TULL)    0.145    0.143   16.042 f
  u_cortexm0integration/u_cortexm0/u_logic/n5423 (net)     1    0.004        0.000     16.042 f
  u_cortexm0integration/u_cortexm0/u_logic/U6717/B0 (AOI21_X1_A7TULL)    0.145    0.000 *   16.042 f
  u_cortexm0integration/u_cortexm0/u_logic/U6717/Y (AOI21_X1_A7TULL)    0.461    0.328   16.370 r
  u_cortexm0integration/u_cortexm0/u_logic/n5425 (net)     1    0.012        0.000     16.370 r
  u_cortexm0integration/u_cortexm0/u_logic/U6718/B (NAND2_X1_A7TULL)    0.461    0.000 *   16.370 r
  u_cortexm0integration/u_cortexm0/u_logic/U6718/Y (NAND2_X1_A7TULL)    0.374    0.353   16.723 f
  u_cortexm0integration/u_cortexm0/u_logic/n5675 (net)     4    0.015        0.000     16.723 f
  u_cortexm0integration/u_cortexm0/u_logic/U6766/B0 (AOI22_X1_A7TULL)    0.374    0.000 *   16.723 f
  u_cortexm0integration/u_cortexm0/u_logic/U6766/Y (AOI22_X1_A7TULL)    0.328    0.385   17.109 r
  u_cortexm0integration/u_cortexm0/u_logic/n5492 (net)     1    0.004        0.000     17.109 r
  u_cortexm0integration/u_cortexm0/u_logic/U6767/B0 (OAI21_X1_A7TULL)    0.328    0.000 *   17.109 r
  u_cortexm0integration/u_cortexm0/u_logic/U6767/Y (OAI21_X1_A7TULL)    0.193    0.220   17.329 f
  u_cortexm0integration/u_cortexm0/u_logic/n5494 (net)     1    0.004        0.000     17.329 f
  u_cortexm0integration/u_cortexm0/u_logic/U6768/B0 (AOI21_X1_A7TULL)    0.193    0.000 *   17.329 f
  u_cortexm0integration/u_cortexm0/u_logic/U6768/Y (AOI21_X1_A7TULL)    0.954    0.636   17.965 r
  u_cortexm0integration/u_cortexm0/u_logic/n6274 (net)     2    0.030        0.000     17.965 r
  u_cortexm0integration/u_cortexm0/u_logic/U6771/B (NAND3_X2_A7TULL)    0.954    0.001 *   17.967 r
  u_cortexm0integration/u_cortexm0/u_logic/U6771/Y (NAND3_X2_A7TULL)    1.974    1.439   19.406 f
  u_cortexm0integration/u_cortexm0/u_logic/Had775 (net)    16    0.150       0.000     19.406 f
  u_cortexm0integration/u_cortexm0/u_logic/P9ql85_reg/D (SDFFSQ_X1_A7TULL)    1.974    0.012 *   19.418 f
  data arrival time                                                                    19.418

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/P9ql85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -1.070     20.730
  data required time                                                                   20.730
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.730
  data arrival time                                                                   -19.418
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.312


  Startpoint: sram_hrdata[29]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/N9sl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  sram_hrdata[29] (in)                                             0.136     0.031     14.031 f
  sram_hrdata[29] (net)                         1        0.007               0.000     14.031 f
  U428/A (BUF_X8_A7TULL)                                           0.136     0.000 *   14.031 f
  U428/Y (BUF_X8_A7TULL)                                           0.078     0.215     14.246 f
  n632 (net)                                    1        0.021               0.000     14.246 f
  u_ahb_slave_mux_sys_bus/HRDATA1[29] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   14.246 f
  u_ahb_slave_mux_sys_bus/HRDATA1[29] (net)              0.021               0.000     14.246 f
  u_ahb_slave_mux_sys_bus/U20/B1 (AOI22_X1_A7TULL)                 0.078     0.001 *   14.246 f
  u_ahb_slave_mux_sys_bus/U20/Y (AOI22_X1_A7TULL)                  0.510     0.400     14.646 r
  u_ahb_slave_mux_sys_bus/n3 (net)              1        0.010               0.000     14.646 r
  u_ahb_slave_mux_sys_bus/U21/B0 (OAI2B11_X1_A7TULL)               0.510     0.000 *   14.647 r
  u_ahb_slave_mux_sys_bus/U21/Y (OAI2B11_X1_A7TULL)                0.913     0.698     15.345 f
  u_ahb_slave_mux_sys_bus/HRDATA[29] (net)      2        0.026               0.000     15.345 f
  u_ahb_slave_mux_sys_bus/HRDATA[29] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   15.345 f
  cm0_hrdata[29] (net)                                   0.026               0.000     15.345 f
  u_cortexm0integration/HRDATA[29] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000   15.345 f
  u_cortexm0integration/HRDATA[29] (net)                 0.026               0.000     15.345 f
  u_cortexm0integration/u_cortexm0/HRDATA[29] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000   15.345 f
  u_cortexm0integration/u_cortexm0/HRDATA[29] (net)      0.026               0.000     15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[29] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000   15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[29] (net)    0.026       0.000     15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/U6715/B1 (AOI22_X1_A7TULL)    0.913    0.001 *   15.346 f
  u_cortexm0integration/u_cortexm0/u_logic/U6715/Y (AOI22_X1_A7TULL)    0.381    0.553   15.898 r
  u_cortexm0integration/u_cortexm0/u_logic/n5421 (net)     1    0.005        0.000     15.898 r
  u_cortexm0integration/u_cortexm0/u_logic/U6716/B (NAND2_X2_A7TULL)    0.381    0.000 *   15.898 r
  u_cortexm0integration/u_cortexm0/u_logic/U6716/Y (NAND2_X2_A7TULL)    0.145    0.143   16.042 f
  u_cortexm0integration/u_cortexm0/u_logic/n5423 (net)     1    0.004        0.000     16.042 f
  u_cortexm0integration/u_cortexm0/u_logic/U6717/B0 (AOI21_X1_A7TULL)    0.145    0.000 *   16.042 f
  u_cortexm0integration/u_cortexm0/u_logic/U6717/Y (AOI21_X1_A7TULL)    0.461    0.328   16.370 r
  u_cortexm0integration/u_cortexm0/u_logic/n5425 (net)     1    0.012        0.000     16.370 r
  u_cortexm0integration/u_cortexm0/u_logic/U6718/B (NAND2_X1_A7TULL)    0.461    0.000 *   16.370 r
  u_cortexm0integration/u_cortexm0/u_logic/U6718/Y (NAND2_X1_A7TULL)    0.374    0.353   16.723 f
  u_cortexm0integration/u_cortexm0/u_logic/n5675 (net)     4    0.015        0.000     16.723 f
  u_cortexm0integration/u_cortexm0/u_logic/U6766/B0 (AOI22_X1_A7TULL)    0.374    0.000 *   16.723 f
  u_cortexm0integration/u_cortexm0/u_logic/U6766/Y (AOI22_X1_A7TULL)    0.328    0.385   17.109 r
  u_cortexm0integration/u_cortexm0/u_logic/n5492 (net)     1    0.004        0.000     17.109 r
  u_cortexm0integration/u_cortexm0/u_logic/U6767/B0 (OAI21_X1_A7TULL)    0.328    0.000 *   17.109 r
  u_cortexm0integration/u_cortexm0/u_logic/U6767/Y (OAI21_X1_A7TULL)    0.193    0.220   17.329 f
  u_cortexm0integration/u_cortexm0/u_logic/n5494 (net)     1    0.004        0.000     17.329 f
  u_cortexm0integration/u_cortexm0/u_logic/U6768/B0 (AOI21_X1_A7TULL)    0.193    0.000 *   17.329 f
  u_cortexm0integration/u_cortexm0/u_logic/U6768/Y (AOI21_X1_A7TULL)    0.954    0.636   17.965 r
  u_cortexm0integration/u_cortexm0/u_logic/n6274 (net)     2    0.030        0.000     17.965 r
  u_cortexm0integration/u_cortexm0/u_logic/U6771/B (NAND3_X2_A7TULL)    0.954    0.001 *   17.967 r
  u_cortexm0integration/u_cortexm0/u_logic/U6771/Y (NAND3_X2_A7TULL)    1.974    1.439   19.406 f
  u_cortexm0integration/u_cortexm0/u_logic/Had775 (net)    16    0.150       0.000     19.406 f
  u_cortexm0integration/u_cortexm0/u_logic/N9sl85_reg/D (SDFFSQ_X1_A7TULL)    1.974    0.011 *   19.417 f
  data arrival time                                                                    19.417

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/N9sl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -1.070     20.730
  data required time                                                                   20.730
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.730
  data arrival time                                                                   -19.417
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.313


  Startpoint: sram_hrdata[29]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Rcrl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  sram_hrdata[29] (in)                                             0.136     0.031     14.031 f
  sram_hrdata[29] (net)                         1        0.007               0.000     14.031 f
  U428/A (BUF_X8_A7TULL)                                           0.136     0.000 *   14.031 f
  U428/Y (BUF_X8_A7TULL)                                           0.078     0.215     14.246 f
  n632 (net)                                    1        0.021               0.000     14.246 f
  u_ahb_slave_mux_sys_bus/HRDATA1[29] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   14.246 f
  u_ahb_slave_mux_sys_bus/HRDATA1[29] (net)              0.021               0.000     14.246 f
  u_ahb_slave_mux_sys_bus/U20/B1 (AOI22_X1_A7TULL)                 0.078     0.001 *   14.246 f
  u_ahb_slave_mux_sys_bus/U20/Y (AOI22_X1_A7TULL)                  0.510     0.400     14.646 r
  u_ahb_slave_mux_sys_bus/n3 (net)              1        0.010               0.000     14.646 r
  u_ahb_slave_mux_sys_bus/U21/B0 (OAI2B11_X1_A7TULL)               0.510     0.000 *   14.647 r
  u_ahb_slave_mux_sys_bus/U21/Y (OAI2B11_X1_A7TULL)                0.913     0.698     15.345 f
  u_ahb_slave_mux_sys_bus/HRDATA[29] (net)      2        0.026               0.000     15.345 f
  u_ahb_slave_mux_sys_bus/HRDATA[29] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   15.345 f
  cm0_hrdata[29] (net)                                   0.026               0.000     15.345 f
  u_cortexm0integration/HRDATA[29] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000   15.345 f
  u_cortexm0integration/HRDATA[29] (net)                 0.026               0.000     15.345 f
  u_cortexm0integration/u_cortexm0/HRDATA[29] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000   15.345 f
  u_cortexm0integration/u_cortexm0/HRDATA[29] (net)      0.026               0.000     15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[29] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000   15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[29] (net)    0.026       0.000     15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/U6715/B1 (AOI22_X1_A7TULL)    0.913    0.001 *   15.346 f
  u_cortexm0integration/u_cortexm0/u_logic/U6715/Y (AOI22_X1_A7TULL)    0.381    0.553   15.898 r
  u_cortexm0integration/u_cortexm0/u_logic/n5421 (net)     1    0.005        0.000     15.898 r
  u_cortexm0integration/u_cortexm0/u_logic/U6716/B (NAND2_X2_A7TULL)    0.381    0.000 *   15.898 r
  u_cortexm0integration/u_cortexm0/u_logic/U6716/Y (NAND2_X2_A7TULL)    0.145    0.143   16.042 f
  u_cortexm0integration/u_cortexm0/u_logic/n5423 (net)     1    0.004        0.000     16.042 f
  u_cortexm0integration/u_cortexm0/u_logic/U6717/B0 (AOI21_X1_A7TULL)    0.145    0.000 *   16.042 f
  u_cortexm0integration/u_cortexm0/u_logic/U6717/Y (AOI21_X1_A7TULL)    0.461    0.328   16.370 r
  u_cortexm0integration/u_cortexm0/u_logic/n5425 (net)     1    0.012        0.000     16.370 r
  u_cortexm0integration/u_cortexm0/u_logic/U6718/B (NAND2_X1_A7TULL)    0.461    0.000 *   16.370 r
  u_cortexm0integration/u_cortexm0/u_logic/U6718/Y (NAND2_X1_A7TULL)    0.374    0.353   16.723 f
  u_cortexm0integration/u_cortexm0/u_logic/n5675 (net)     4    0.015        0.000     16.723 f
  u_cortexm0integration/u_cortexm0/u_logic/U6766/B0 (AOI22_X1_A7TULL)    0.374    0.000 *   16.723 f
  u_cortexm0integration/u_cortexm0/u_logic/U6766/Y (AOI22_X1_A7TULL)    0.328    0.385   17.109 r
  u_cortexm0integration/u_cortexm0/u_logic/n5492 (net)     1    0.004        0.000     17.109 r
  u_cortexm0integration/u_cortexm0/u_logic/U6767/B0 (OAI21_X1_A7TULL)    0.328    0.000 *   17.109 r
  u_cortexm0integration/u_cortexm0/u_logic/U6767/Y (OAI21_X1_A7TULL)    0.193    0.220   17.329 f
  u_cortexm0integration/u_cortexm0/u_logic/n5494 (net)     1    0.004        0.000     17.329 f
  u_cortexm0integration/u_cortexm0/u_logic/U6768/B0 (AOI21_X1_A7TULL)    0.193    0.000 *   17.329 f
  u_cortexm0integration/u_cortexm0/u_logic/U6768/Y (AOI21_X1_A7TULL)    0.954    0.636   17.965 r
  u_cortexm0integration/u_cortexm0/u_logic/n6274 (net)     2    0.030        0.000     17.965 r
  u_cortexm0integration/u_cortexm0/u_logic/U6771/B (NAND3_X2_A7TULL)    0.954    0.001 *   17.967 r
  u_cortexm0integration/u_cortexm0/u_logic/U6771/Y (NAND3_X2_A7TULL)    1.974    1.439   19.406 f
  u_cortexm0integration/u_cortexm0/u_logic/Had775 (net)    16    0.150       0.000     19.406 f
  u_cortexm0integration/u_cortexm0/u_logic/Rcrl85_reg/D (SDFFSQ_X1_A7TULL)    1.974    0.010 *   19.416 f
  data arrival time                                                                    19.416

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Rcrl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -1.070     20.730
  data required time                                                                   20.730
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.730
  data arrival time                                                                   -19.416
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.314


  Startpoint: sram_hrdata[29]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Pk6m85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  sram_hrdata[29] (in)                                             0.136     0.031     14.031 f
  sram_hrdata[29] (net)                         1        0.007               0.000     14.031 f
  U428/A (BUF_X8_A7TULL)                                           0.136     0.000 *   14.031 f
  U428/Y (BUF_X8_A7TULL)                                           0.078     0.215     14.246 f
  n632 (net)                                    1        0.021               0.000     14.246 f
  u_ahb_slave_mux_sys_bus/HRDATA1[29] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   14.246 f
  u_ahb_slave_mux_sys_bus/HRDATA1[29] (net)              0.021               0.000     14.246 f
  u_ahb_slave_mux_sys_bus/U20/B1 (AOI22_X1_A7TULL)                 0.078     0.001 *   14.246 f
  u_ahb_slave_mux_sys_bus/U20/Y (AOI22_X1_A7TULL)                  0.510     0.400     14.646 r
  u_ahb_slave_mux_sys_bus/n3 (net)              1        0.010               0.000     14.646 r
  u_ahb_slave_mux_sys_bus/U21/B0 (OAI2B11_X1_A7TULL)               0.510     0.000 *   14.647 r
  u_ahb_slave_mux_sys_bus/U21/Y (OAI2B11_X1_A7TULL)                0.913     0.698     15.345 f
  u_ahb_slave_mux_sys_bus/HRDATA[29] (net)      2        0.026               0.000     15.345 f
  u_ahb_slave_mux_sys_bus/HRDATA[29] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   15.345 f
  cm0_hrdata[29] (net)                                   0.026               0.000     15.345 f
  u_cortexm0integration/HRDATA[29] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000   15.345 f
  u_cortexm0integration/HRDATA[29] (net)                 0.026               0.000     15.345 f
  u_cortexm0integration/u_cortexm0/HRDATA[29] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000   15.345 f
  u_cortexm0integration/u_cortexm0/HRDATA[29] (net)      0.026               0.000     15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[29] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000   15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[29] (net)    0.026       0.000     15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/U6715/B1 (AOI22_X1_A7TULL)    0.913    0.001 *   15.346 f
  u_cortexm0integration/u_cortexm0/u_logic/U6715/Y (AOI22_X1_A7TULL)    0.381    0.553   15.898 r
  u_cortexm0integration/u_cortexm0/u_logic/n5421 (net)     1    0.005        0.000     15.898 r
  u_cortexm0integration/u_cortexm0/u_logic/U6716/B (NAND2_X2_A7TULL)    0.381    0.000 *   15.898 r
  u_cortexm0integration/u_cortexm0/u_logic/U6716/Y (NAND2_X2_A7TULL)    0.145    0.143   16.042 f
  u_cortexm0integration/u_cortexm0/u_logic/n5423 (net)     1    0.004        0.000     16.042 f
  u_cortexm0integration/u_cortexm0/u_logic/U6717/B0 (AOI21_X1_A7TULL)    0.145    0.000 *   16.042 f
  u_cortexm0integration/u_cortexm0/u_logic/U6717/Y (AOI21_X1_A7TULL)    0.461    0.328   16.370 r
  u_cortexm0integration/u_cortexm0/u_logic/n5425 (net)     1    0.012        0.000     16.370 r
  u_cortexm0integration/u_cortexm0/u_logic/U6718/B (NAND2_X1_A7TULL)    0.461    0.000 *   16.370 r
  u_cortexm0integration/u_cortexm0/u_logic/U6718/Y (NAND2_X1_A7TULL)    0.374    0.353   16.723 f
  u_cortexm0integration/u_cortexm0/u_logic/n5675 (net)     4    0.015        0.000     16.723 f
  u_cortexm0integration/u_cortexm0/u_logic/U6766/B0 (AOI22_X1_A7TULL)    0.374    0.000 *   16.723 f
  u_cortexm0integration/u_cortexm0/u_logic/U6766/Y (AOI22_X1_A7TULL)    0.328    0.385   17.109 r
  u_cortexm0integration/u_cortexm0/u_logic/n5492 (net)     1    0.004        0.000     17.109 r
  u_cortexm0integration/u_cortexm0/u_logic/U6767/B0 (OAI21_X1_A7TULL)    0.328    0.000 *   17.109 r
  u_cortexm0integration/u_cortexm0/u_logic/U6767/Y (OAI21_X1_A7TULL)    0.193    0.220   17.329 f
  u_cortexm0integration/u_cortexm0/u_logic/n5494 (net)     1    0.004        0.000     17.329 f
  u_cortexm0integration/u_cortexm0/u_logic/U6768/B0 (AOI21_X1_A7TULL)    0.193    0.000 *   17.329 f
  u_cortexm0integration/u_cortexm0/u_logic/U6768/Y (AOI21_X1_A7TULL)    0.954    0.636   17.965 r
  u_cortexm0integration/u_cortexm0/u_logic/n6274 (net)     2    0.030        0.000     17.965 r
  u_cortexm0integration/u_cortexm0/u_logic/U6771/B (NAND3_X2_A7TULL)    0.954    0.001 *   17.967 r
  u_cortexm0integration/u_cortexm0/u_logic/U6771/Y (NAND3_X2_A7TULL)    1.974    1.439   19.406 f
  u_cortexm0integration/u_cortexm0/u_logic/Had775 (net)    16    0.150       0.000     19.406 f
  u_cortexm0integration/u_cortexm0/u_logic/Pk6m85_reg/D (SDFFSQ_X1_A7TULL)    1.974    0.007 *   19.413 f
  data arrival time                                                                    19.413

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Pk6m85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -1.070     20.730
  data required time                                                                   20.730
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.730
  data arrival time                                                                   -19.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.318


  Startpoint: sram_hrdata[29]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Hxll85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  sram_hrdata[29] (in)                                             0.136     0.031     14.031 f
  sram_hrdata[29] (net)                         1        0.007               0.000     14.031 f
  U428/A (BUF_X8_A7TULL)                                           0.136     0.000 *   14.031 f
  U428/Y (BUF_X8_A7TULL)                                           0.078     0.215     14.246 f
  n632 (net)                                    1        0.021               0.000     14.246 f
  u_ahb_slave_mux_sys_bus/HRDATA1[29] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   14.246 f
  u_ahb_slave_mux_sys_bus/HRDATA1[29] (net)              0.021               0.000     14.246 f
  u_ahb_slave_mux_sys_bus/U20/B1 (AOI22_X1_A7TULL)                 0.078     0.001 *   14.246 f
  u_ahb_slave_mux_sys_bus/U20/Y (AOI22_X1_A7TULL)                  0.510     0.400     14.646 r
  u_ahb_slave_mux_sys_bus/n3 (net)              1        0.010               0.000     14.646 r
  u_ahb_slave_mux_sys_bus/U21/B0 (OAI2B11_X1_A7TULL)               0.510     0.000 *   14.647 r
  u_ahb_slave_mux_sys_bus/U21/Y (OAI2B11_X1_A7TULL)                0.913     0.698     15.345 f
  u_ahb_slave_mux_sys_bus/HRDATA[29] (net)      2        0.026               0.000     15.345 f
  u_ahb_slave_mux_sys_bus/HRDATA[29] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   15.345 f
  cm0_hrdata[29] (net)                                   0.026               0.000     15.345 f
  u_cortexm0integration/HRDATA[29] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000   15.345 f
  u_cortexm0integration/HRDATA[29] (net)                 0.026               0.000     15.345 f
  u_cortexm0integration/u_cortexm0/HRDATA[29] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000   15.345 f
  u_cortexm0integration/u_cortexm0/HRDATA[29] (net)      0.026               0.000     15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[29] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000   15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[29] (net)    0.026       0.000     15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/U6715/B1 (AOI22_X1_A7TULL)    0.913    0.001 *   15.346 f
  u_cortexm0integration/u_cortexm0/u_logic/U6715/Y (AOI22_X1_A7TULL)    0.381    0.553   15.898 r
  u_cortexm0integration/u_cortexm0/u_logic/n5421 (net)     1    0.005        0.000     15.898 r
  u_cortexm0integration/u_cortexm0/u_logic/U6716/B (NAND2_X2_A7TULL)    0.381    0.000 *   15.898 r
  u_cortexm0integration/u_cortexm0/u_logic/U6716/Y (NAND2_X2_A7TULL)    0.145    0.143   16.042 f
  u_cortexm0integration/u_cortexm0/u_logic/n5423 (net)     1    0.004        0.000     16.042 f
  u_cortexm0integration/u_cortexm0/u_logic/U6717/B0 (AOI21_X1_A7TULL)    0.145    0.000 *   16.042 f
  u_cortexm0integration/u_cortexm0/u_logic/U6717/Y (AOI21_X1_A7TULL)    0.461    0.328   16.370 r
  u_cortexm0integration/u_cortexm0/u_logic/n5425 (net)     1    0.012        0.000     16.370 r
  u_cortexm0integration/u_cortexm0/u_logic/U6718/B (NAND2_X1_A7TULL)    0.461    0.000 *   16.370 r
  u_cortexm0integration/u_cortexm0/u_logic/U6718/Y (NAND2_X1_A7TULL)    0.374    0.353   16.723 f
  u_cortexm0integration/u_cortexm0/u_logic/n5675 (net)     4    0.015        0.000     16.723 f
  u_cortexm0integration/u_cortexm0/u_logic/U6766/B0 (AOI22_X1_A7TULL)    0.374    0.000 *   16.723 f
  u_cortexm0integration/u_cortexm0/u_logic/U6766/Y (AOI22_X1_A7TULL)    0.328    0.385   17.109 r
  u_cortexm0integration/u_cortexm0/u_logic/n5492 (net)     1    0.004        0.000     17.109 r
  u_cortexm0integration/u_cortexm0/u_logic/U6767/B0 (OAI21_X1_A7TULL)    0.328    0.000 *   17.109 r
  u_cortexm0integration/u_cortexm0/u_logic/U6767/Y (OAI21_X1_A7TULL)    0.193    0.220   17.329 f
  u_cortexm0integration/u_cortexm0/u_logic/n5494 (net)     1    0.004        0.000     17.329 f
  u_cortexm0integration/u_cortexm0/u_logic/U6768/B0 (AOI21_X1_A7TULL)    0.193    0.000 *   17.329 f
  u_cortexm0integration/u_cortexm0/u_logic/U6768/Y (AOI21_X1_A7TULL)    0.954    0.636   17.965 r
  u_cortexm0integration/u_cortexm0/u_logic/n6274 (net)     2    0.030        0.000     17.965 r
  u_cortexm0integration/u_cortexm0/u_logic/U6771/B (NAND3_X2_A7TULL)    0.954    0.001 *   17.967 r
  u_cortexm0integration/u_cortexm0/u_logic/U6771/Y (NAND3_X2_A7TULL)    1.974    1.439   19.406 f
  u_cortexm0integration/u_cortexm0/u_logic/Had775 (net)    16    0.150       0.000     19.406 f
  u_cortexm0integration/u_cortexm0/u_logic/Hxll85_reg/D (SDFFSQ_X1_A7TULL)    1.974    0.006 *   19.412 f
  data arrival time                                                                    19.412

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Hxll85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -1.070     20.730
  data required time                                                                   20.730
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.730
  data arrival time                                                                   -19.412
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.319


  Startpoint: sram_hrdata[29]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/J0nl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  sram_hrdata[29] (in)                                             0.136     0.031     14.031 f
  sram_hrdata[29] (net)                         1        0.007               0.000     14.031 f
  U428/A (BUF_X8_A7TULL)                                           0.136     0.000 *   14.031 f
  U428/Y (BUF_X8_A7TULL)                                           0.078     0.215     14.246 f
  n632 (net)                                    1        0.021               0.000     14.246 f
  u_ahb_slave_mux_sys_bus/HRDATA1[29] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   14.246 f
  u_ahb_slave_mux_sys_bus/HRDATA1[29] (net)              0.021               0.000     14.246 f
  u_ahb_slave_mux_sys_bus/U20/B1 (AOI22_X1_A7TULL)                 0.078     0.001 *   14.246 f
  u_ahb_slave_mux_sys_bus/U20/Y (AOI22_X1_A7TULL)                  0.510     0.400     14.646 r
  u_ahb_slave_mux_sys_bus/n3 (net)              1        0.010               0.000     14.646 r
  u_ahb_slave_mux_sys_bus/U21/B0 (OAI2B11_X1_A7TULL)               0.510     0.000 *   14.647 r
  u_ahb_slave_mux_sys_bus/U21/Y (OAI2B11_X1_A7TULL)                0.913     0.698     15.345 f
  u_ahb_slave_mux_sys_bus/HRDATA[29] (net)      2        0.026               0.000     15.345 f
  u_ahb_slave_mux_sys_bus/HRDATA[29] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   15.345 f
  cm0_hrdata[29] (net)                                   0.026               0.000     15.345 f
  u_cortexm0integration/HRDATA[29] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000   15.345 f
  u_cortexm0integration/HRDATA[29] (net)                 0.026               0.000     15.345 f
  u_cortexm0integration/u_cortexm0/HRDATA[29] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000   15.345 f
  u_cortexm0integration/u_cortexm0/HRDATA[29] (net)      0.026               0.000     15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[29] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000   15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[29] (net)    0.026       0.000     15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/U6715/B1 (AOI22_X1_A7TULL)    0.913    0.001 *   15.346 f
  u_cortexm0integration/u_cortexm0/u_logic/U6715/Y (AOI22_X1_A7TULL)    0.381    0.553   15.898 r
  u_cortexm0integration/u_cortexm0/u_logic/n5421 (net)     1    0.005        0.000     15.898 r
  u_cortexm0integration/u_cortexm0/u_logic/U6716/B (NAND2_X2_A7TULL)    0.381    0.000 *   15.898 r
  u_cortexm0integration/u_cortexm0/u_logic/U6716/Y (NAND2_X2_A7TULL)    0.145    0.143   16.042 f
  u_cortexm0integration/u_cortexm0/u_logic/n5423 (net)     1    0.004        0.000     16.042 f
  u_cortexm0integration/u_cortexm0/u_logic/U6717/B0 (AOI21_X1_A7TULL)    0.145    0.000 *   16.042 f
  u_cortexm0integration/u_cortexm0/u_logic/U6717/Y (AOI21_X1_A7TULL)    0.461    0.328   16.370 r
  u_cortexm0integration/u_cortexm0/u_logic/n5425 (net)     1    0.012        0.000     16.370 r
  u_cortexm0integration/u_cortexm0/u_logic/U6718/B (NAND2_X1_A7TULL)    0.461    0.000 *   16.370 r
  u_cortexm0integration/u_cortexm0/u_logic/U6718/Y (NAND2_X1_A7TULL)    0.374    0.353   16.723 f
  u_cortexm0integration/u_cortexm0/u_logic/n5675 (net)     4    0.015        0.000     16.723 f
  u_cortexm0integration/u_cortexm0/u_logic/U6766/B0 (AOI22_X1_A7TULL)    0.374    0.000 *   16.723 f
  u_cortexm0integration/u_cortexm0/u_logic/U6766/Y (AOI22_X1_A7TULL)    0.328    0.385   17.109 r
  u_cortexm0integration/u_cortexm0/u_logic/n5492 (net)     1    0.004        0.000     17.109 r
  u_cortexm0integration/u_cortexm0/u_logic/U6767/B0 (OAI21_X1_A7TULL)    0.328    0.000 *   17.109 r
  u_cortexm0integration/u_cortexm0/u_logic/U6767/Y (OAI21_X1_A7TULL)    0.193    0.220   17.329 f
  u_cortexm0integration/u_cortexm0/u_logic/n5494 (net)     1    0.004        0.000     17.329 f
  u_cortexm0integration/u_cortexm0/u_logic/U6768/B0 (AOI21_X1_A7TULL)    0.193    0.000 *   17.329 f
  u_cortexm0integration/u_cortexm0/u_logic/U6768/Y (AOI21_X1_A7TULL)    0.954    0.636   17.965 r
  u_cortexm0integration/u_cortexm0/u_logic/n6274 (net)     2    0.030        0.000     17.965 r
  u_cortexm0integration/u_cortexm0/u_logic/U6771/B (NAND3_X2_A7TULL)    0.954    0.001 *   17.967 r
  u_cortexm0integration/u_cortexm0/u_logic/U6771/Y (NAND3_X2_A7TULL)    1.974    1.439   19.406 f
  u_cortexm0integration/u_cortexm0/u_logic/Had775 (net)    16    0.150       0.000     19.406 f
  u_cortexm0integration/u_cortexm0/u_logic/J0nl85_reg/D (SDFFSQ_X1_A7TULL)    1.974    0.006 *   19.411 f
  data arrival time                                                                    19.411

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/J0nl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -1.070     20.730
  data required time                                                                   20.730
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.730
  data arrival time                                                                   -19.411
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.319


  Startpoint: sram_hrdata[29]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/N6pl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  sram_hrdata[29] (in)                                             0.136     0.031     14.031 f
  sram_hrdata[29] (net)                         1        0.007               0.000     14.031 f
  U428/A (BUF_X8_A7TULL)                                           0.136     0.000 *   14.031 f
  U428/Y (BUF_X8_A7TULL)                                           0.078     0.215     14.246 f
  n632 (net)                                    1        0.021               0.000     14.246 f
  u_ahb_slave_mux_sys_bus/HRDATA1[29] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   14.246 f
  u_ahb_slave_mux_sys_bus/HRDATA1[29] (net)              0.021               0.000     14.246 f
  u_ahb_slave_mux_sys_bus/U20/B1 (AOI22_X1_A7TULL)                 0.078     0.001 *   14.246 f
  u_ahb_slave_mux_sys_bus/U20/Y (AOI22_X1_A7TULL)                  0.510     0.400     14.646 r
  u_ahb_slave_mux_sys_bus/n3 (net)              1        0.010               0.000     14.646 r
  u_ahb_slave_mux_sys_bus/U21/B0 (OAI2B11_X1_A7TULL)               0.510     0.000 *   14.647 r
  u_ahb_slave_mux_sys_bus/U21/Y (OAI2B11_X1_A7TULL)                0.913     0.698     15.345 f
  u_ahb_slave_mux_sys_bus/HRDATA[29] (net)      2        0.026               0.000     15.345 f
  u_ahb_slave_mux_sys_bus/HRDATA[29] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   15.345 f
  cm0_hrdata[29] (net)                                   0.026               0.000     15.345 f
  u_cortexm0integration/HRDATA[29] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000   15.345 f
  u_cortexm0integration/HRDATA[29] (net)                 0.026               0.000     15.345 f
  u_cortexm0integration/u_cortexm0/HRDATA[29] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000   15.345 f
  u_cortexm0integration/u_cortexm0/HRDATA[29] (net)      0.026               0.000     15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[29] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000   15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[29] (net)    0.026       0.000     15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/U6715/B1 (AOI22_X1_A7TULL)    0.913    0.001 *   15.346 f
  u_cortexm0integration/u_cortexm0/u_logic/U6715/Y (AOI22_X1_A7TULL)    0.381    0.553   15.898 r
  u_cortexm0integration/u_cortexm0/u_logic/n5421 (net)     1    0.005        0.000     15.898 r
  u_cortexm0integration/u_cortexm0/u_logic/U6716/B (NAND2_X2_A7TULL)    0.381    0.000 *   15.898 r
  u_cortexm0integration/u_cortexm0/u_logic/U6716/Y (NAND2_X2_A7TULL)    0.145    0.143   16.042 f
  u_cortexm0integration/u_cortexm0/u_logic/n5423 (net)     1    0.004        0.000     16.042 f
  u_cortexm0integration/u_cortexm0/u_logic/U6717/B0 (AOI21_X1_A7TULL)    0.145    0.000 *   16.042 f
  u_cortexm0integration/u_cortexm0/u_logic/U6717/Y (AOI21_X1_A7TULL)    0.461    0.328   16.370 r
  u_cortexm0integration/u_cortexm0/u_logic/n5425 (net)     1    0.012        0.000     16.370 r
  u_cortexm0integration/u_cortexm0/u_logic/U6718/B (NAND2_X1_A7TULL)    0.461    0.000 *   16.370 r
  u_cortexm0integration/u_cortexm0/u_logic/U6718/Y (NAND2_X1_A7TULL)    0.374    0.353   16.723 f
  u_cortexm0integration/u_cortexm0/u_logic/n5675 (net)     4    0.015        0.000     16.723 f
  u_cortexm0integration/u_cortexm0/u_logic/U6766/B0 (AOI22_X1_A7TULL)    0.374    0.000 *   16.723 f
  u_cortexm0integration/u_cortexm0/u_logic/U6766/Y (AOI22_X1_A7TULL)    0.328    0.385   17.109 r
  u_cortexm0integration/u_cortexm0/u_logic/n5492 (net)     1    0.004        0.000     17.109 r
  u_cortexm0integration/u_cortexm0/u_logic/U6767/B0 (OAI21_X1_A7TULL)    0.328    0.000 *   17.109 r
  u_cortexm0integration/u_cortexm0/u_logic/U6767/Y (OAI21_X1_A7TULL)    0.193    0.220   17.329 f
  u_cortexm0integration/u_cortexm0/u_logic/n5494 (net)     1    0.004        0.000     17.329 f
  u_cortexm0integration/u_cortexm0/u_logic/U6768/B0 (AOI21_X1_A7TULL)    0.193    0.000 *   17.329 f
  u_cortexm0integration/u_cortexm0/u_logic/U6768/Y (AOI21_X1_A7TULL)    0.954    0.636   17.965 r
  u_cortexm0integration/u_cortexm0/u_logic/n6274 (net)     2    0.030        0.000     17.965 r
  u_cortexm0integration/u_cortexm0/u_logic/U6771/B (NAND3_X2_A7TULL)    0.954    0.001 *   17.967 r
  u_cortexm0integration/u_cortexm0/u_logic/U6771/Y (NAND3_X2_A7TULL)    1.974    1.439   19.406 f
  u_cortexm0integration/u_cortexm0/u_logic/Had775 (net)    16    0.150       0.000     19.406 f
  u_cortexm0integration/u_cortexm0/u_logic/N6pl85_reg/D (SDFFSQ_X1_A7TULL)    1.974    0.005 *   19.411 f
  data arrival time                                                                    19.411

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/N6pl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -1.070     20.730
  data required time                                                                   20.730
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.730
  data arrival time                                                                   -19.411
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.319


  Startpoint: sram_hrdata[29]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/L3ol85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  sram_hrdata[29] (in)                                             0.136     0.031     14.031 f
  sram_hrdata[29] (net)                         1        0.007               0.000     14.031 f
  U428/A (BUF_X8_A7TULL)                                           0.136     0.000 *   14.031 f
  U428/Y (BUF_X8_A7TULL)                                           0.078     0.215     14.246 f
  n632 (net)                                    1        0.021               0.000     14.246 f
  u_ahb_slave_mux_sys_bus/HRDATA1[29] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   14.246 f
  u_ahb_slave_mux_sys_bus/HRDATA1[29] (net)              0.021               0.000     14.246 f
  u_ahb_slave_mux_sys_bus/U20/B1 (AOI22_X1_A7TULL)                 0.078     0.001 *   14.246 f
  u_ahb_slave_mux_sys_bus/U20/Y (AOI22_X1_A7TULL)                  0.510     0.400     14.646 r
  u_ahb_slave_mux_sys_bus/n3 (net)              1        0.010               0.000     14.646 r
  u_ahb_slave_mux_sys_bus/U21/B0 (OAI2B11_X1_A7TULL)               0.510     0.000 *   14.647 r
  u_ahb_slave_mux_sys_bus/U21/Y (OAI2B11_X1_A7TULL)                0.913     0.698     15.345 f
  u_ahb_slave_mux_sys_bus/HRDATA[29] (net)      2        0.026               0.000     15.345 f
  u_ahb_slave_mux_sys_bus/HRDATA[29] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   15.345 f
  cm0_hrdata[29] (net)                                   0.026               0.000     15.345 f
  u_cortexm0integration/HRDATA[29] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000   15.345 f
  u_cortexm0integration/HRDATA[29] (net)                 0.026               0.000     15.345 f
  u_cortexm0integration/u_cortexm0/HRDATA[29] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000   15.345 f
  u_cortexm0integration/u_cortexm0/HRDATA[29] (net)      0.026               0.000     15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[29] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000   15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[29] (net)    0.026       0.000     15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/U6715/B1 (AOI22_X1_A7TULL)    0.913    0.001 *   15.346 f
  u_cortexm0integration/u_cortexm0/u_logic/U6715/Y (AOI22_X1_A7TULL)    0.381    0.553   15.898 r
  u_cortexm0integration/u_cortexm0/u_logic/n5421 (net)     1    0.005        0.000     15.898 r
  u_cortexm0integration/u_cortexm0/u_logic/U6716/B (NAND2_X2_A7TULL)    0.381    0.000 *   15.898 r
  u_cortexm0integration/u_cortexm0/u_logic/U6716/Y (NAND2_X2_A7TULL)    0.145    0.143   16.042 f
  u_cortexm0integration/u_cortexm0/u_logic/n5423 (net)     1    0.004        0.000     16.042 f
  u_cortexm0integration/u_cortexm0/u_logic/U6717/B0 (AOI21_X1_A7TULL)    0.145    0.000 *   16.042 f
  u_cortexm0integration/u_cortexm0/u_logic/U6717/Y (AOI21_X1_A7TULL)    0.461    0.328   16.370 r
  u_cortexm0integration/u_cortexm0/u_logic/n5425 (net)     1    0.012        0.000     16.370 r
  u_cortexm0integration/u_cortexm0/u_logic/U6718/B (NAND2_X1_A7TULL)    0.461    0.000 *   16.370 r
  u_cortexm0integration/u_cortexm0/u_logic/U6718/Y (NAND2_X1_A7TULL)    0.374    0.353   16.723 f
  u_cortexm0integration/u_cortexm0/u_logic/n5675 (net)     4    0.015        0.000     16.723 f
  u_cortexm0integration/u_cortexm0/u_logic/U6766/B0 (AOI22_X1_A7TULL)    0.374    0.000 *   16.723 f
  u_cortexm0integration/u_cortexm0/u_logic/U6766/Y (AOI22_X1_A7TULL)    0.328    0.385   17.109 r
  u_cortexm0integration/u_cortexm0/u_logic/n5492 (net)     1    0.004        0.000     17.109 r
  u_cortexm0integration/u_cortexm0/u_logic/U6767/B0 (OAI21_X1_A7TULL)    0.328    0.000 *   17.109 r
  u_cortexm0integration/u_cortexm0/u_logic/U6767/Y (OAI21_X1_A7TULL)    0.193    0.220   17.329 f
  u_cortexm0integration/u_cortexm0/u_logic/n5494 (net)     1    0.004        0.000     17.329 f
  u_cortexm0integration/u_cortexm0/u_logic/U6768/B0 (AOI21_X1_A7TULL)    0.193    0.000 *   17.329 f
  u_cortexm0integration/u_cortexm0/u_logic/U6768/Y (AOI21_X1_A7TULL)    0.954    0.636   17.965 r
  u_cortexm0integration/u_cortexm0/u_logic/n6274 (net)     2    0.030        0.000     17.965 r
  u_cortexm0integration/u_cortexm0/u_logic/U6771/B (NAND3_X2_A7TULL)    0.954    0.001 *   17.967 r
  u_cortexm0integration/u_cortexm0/u_logic/U6771/Y (NAND3_X2_A7TULL)    1.974    1.439   19.406 f
  u_cortexm0integration/u_cortexm0/u_logic/Had775 (net)    16    0.150       0.000     19.406 f
  u_cortexm0integration/u_cortexm0/u_logic/L3ol85_reg/D (SDFFSQ_X1_A7TULL)    1.974    0.004 *   19.410 f
  data arrival time                                                                    19.410

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/L3ol85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -1.070     20.730
  data required time                                                                   20.730
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.730
  data arrival time                                                                   -19.410
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.320


  Startpoint: sram_hrdata[29]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Lh6m85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  sram_hrdata[29] (in)                                             0.136     0.031     14.031 f
  sram_hrdata[29] (net)                         1        0.007               0.000     14.031 f
  U428/A (BUF_X8_A7TULL)                                           0.136     0.000 *   14.031 f
  U428/Y (BUF_X8_A7TULL)                                           0.078     0.215     14.246 f
  n632 (net)                                    1        0.021               0.000     14.246 f
  u_ahb_slave_mux_sys_bus/HRDATA1[29] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   14.246 f
  u_ahb_slave_mux_sys_bus/HRDATA1[29] (net)              0.021               0.000     14.246 f
  u_ahb_slave_mux_sys_bus/U20/B1 (AOI22_X1_A7TULL)                 0.078     0.001 *   14.246 f
  u_ahb_slave_mux_sys_bus/U20/Y (AOI22_X1_A7TULL)                  0.510     0.400     14.646 r
  u_ahb_slave_mux_sys_bus/n3 (net)              1        0.010               0.000     14.646 r
  u_ahb_slave_mux_sys_bus/U21/B0 (OAI2B11_X1_A7TULL)               0.510     0.000 *   14.647 r
  u_ahb_slave_mux_sys_bus/U21/Y (OAI2B11_X1_A7TULL)                0.913     0.698     15.345 f
  u_ahb_slave_mux_sys_bus/HRDATA[29] (net)      2        0.026               0.000     15.345 f
  u_ahb_slave_mux_sys_bus/HRDATA[29] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   15.345 f
  cm0_hrdata[29] (net)                                   0.026               0.000     15.345 f
  u_cortexm0integration/HRDATA[29] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000   15.345 f
  u_cortexm0integration/HRDATA[29] (net)                 0.026               0.000     15.345 f
  u_cortexm0integration/u_cortexm0/HRDATA[29] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000   15.345 f
  u_cortexm0integration/u_cortexm0/HRDATA[29] (net)      0.026               0.000     15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[29] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000   15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[29] (net)    0.026       0.000     15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/U6715/B1 (AOI22_X1_A7TULL)    0.913    0.001 *   15.346 f
  u_cortexm0integration/u_cortexm0/u_logic/U6715/Y (AOI22_X1_A7TULL)    0.381    0.553   15.898 r
  u_cortexm0integration/u_cortexm0/u_logic/n5421 (net)     1    0.005        0.000     15.898 r
  u_cortexm0integration/u_cortexm0/u_logic/U6716/B (NAND2_X2_A7TULL)    0.381    0.000 *   15.898 r
  u_cortexm0integration/u_cortexm0/u_logic/U6716/Y (NAND2_X2_A7TULL)    0.145    0.143   16.042 f
  u_cortexm0integration/u_cortexm0/u_logic/n5423 (net)     1    0.004        0.000     16.042 f
  u_cortexm0integration/u_cortexm0/u_logic/U6717/B0 (AOI21_X1_A7TULL)    0.145    0.000 *   16.042 f
  u_cortexm0integration/u_cortexm0/u_logic/U6717/Y (AOI21_X1_A7TULL)    0.461    0.328   16.370 r
  u_cortexm0integration/u_cortexm0/u_logic/n5425 (net)     1    0.012        0.000     16.370 r
  u_cortexm0integration/u_cortexm0/u_logic/U6718/B (NAND2_X1_A7TULL)    0.461    0.000 *   16.370 r
  u_cortexm0integration/u_cortexm0/u_logic/U6718/Y (NAND2_X1_A7TULL)    0.374    0.353   16.723 f
  u_cortexm0integration/u_cortexm0/u_logic/n5675 (net)     4    0.015        0.000     16.723 f
  u_cortexm0integration/u_cortexm0/u_logic/U6766/B0 (AOI22_X1_A7TULL)    0.374    0.000 *   16.723 f
  u_cortexm0integration/u_cortexm0/u_logic/U6766/Y (AOI22_X1_A7TULL)    0.328    0.385   17.109 r
  u_cortexm0integration/u_cortexm0/u_logic/n5492 (net)     1    0.004        0.000     17.109 r
  u_cortexm0integration/u_cortexm0/u_logic/U6767/B0 (OAI21_X1_A7TULL)    0.328    0.000 *   17.109 r
  u_cortexm0integration/u_cortexm0/u_logic/U6767/Y (OAI21_X1_A7TULL)    0.193    0.220   17.329 f
  u_cortexm0integration/u_cortexm0/u_logic/n5494 (net)     1    0.004        0.000     17.329 f
  u_cortexm0integration/u_cortexm0/u_logic/U6768/B0 (AOI21_X1_A7TULL)    0.193    0.000 *   17.329 f
  u_cortexm0integration/u_cortexm0/u_logic/U6768/Y (AOI21_X1_A7TULL)    0.954    0.636   17.965 r
  u_cortexm0integration/u_cortexm0/u_logic/n6274 (net)     2    0.030        0.000     17.965 r
  u_cortexm0integration/u_cortexm0/u_logic/U6771/B (NAND3_X2_A7TULL)    0.954    0.001 *   17.967 r
  u_cortexm0integration/u_cortexm0/u_logic/U6771/Y (NAND3_X2_A7TULL)    1.974    1.439   19.406 f
  u_cortexm0integration/u_cortexm0/u_logic/Had775 (net)    16    0.150       0.000     19.406 f
  u_cortexm0integration/u_cortexm0/u_logic/Lh6m85_reg/D (SDFFSQ_X1_A7TULL)    1.974    0.004 *   19.410 f
  data arrival time                                                                    19.410

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Lh6m85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -1.070     20.730
  data required time                                                                   20.730
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.730
  data arrival time                                                                   -19.410
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.320


  Startpoint: sram_hrdata[29]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Wf6m85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  sram_hrdata[29] (in)                                             0.136     0.031     14.031 f
  sram_hrdata[29] (net)                         1        0.007               0.000     14.031 f
  U428/A (BUF_X8_A7TULL)                                           0.136     0.000 *   14.031 f
  U428/Y (BUF_X8_A7TULL)                                           0.078     0.215     14.246 f
  n632 (net)                                    1        0.021               0.000     14.246 f
  u_ahb_slave_mux_sys_bus/HRDATA1[29] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   14.246 f
  u_ahb_slave_mux_sys_bus/HRDATA1[29] (net)              0.021               0.000     14.246 f
  u_ahb_slave_mux_sys_bus/U20/B1 (AOI22_X1_A7TULL)                 0.078     0.001 *   14.246 f
  u_ahb_slave_mux_sys_bus/U20/Y (AOI22_X1_A7TULL)                  0.510     0.400     14.646 r
  u_ahb_slave_mux_sys_bus/n3 (net)              1        0.010               0.000     14.646 r
  u_ahb_slave_mux_sys_bus/U21/B0 (OAI2B11_X1_A7TULL)               0.510     0.000 *   14.647 r
  u_ahb_slave_mux_sys_bus/U21/Y (OAI2B11_X1_A7TULL)                0.913     0.698     15.345 f
  u_ahb_slave_mux_sys_bus/HRDATA[29] (net)      2        0.026               0.000     15.345 f
  u_ahb_slave_mux_sys_bus/HRDATA[29] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   15.345 f
  cm0_hrdata[29] (net)                                   0.026               0.000     15.345 f
  u_cortexm0integration/HRDATA[29] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000   15.345 f
  u_cortexm0integration/HRDATA[29] (net)                 0.026               0.000     15.345 f
  u_cortexm0integration/u_cortexm0/HRDATA[29] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000   15.345 f
  u_cortexm0integration/u_cortexm0/HRDATA[29] (net)      0.026               0.000     15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[29] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000   15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[29] (net)    0.026       0.000     15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/U6715/B1 (AOI22_X1_A7TULL)    0.913    0.001 *   15.346 f
  u_cortexm0integration/u_cortexm0/u_logic/U6715/Y (AOI22_X1_A7TULL)    0.381    0.553   15.898 r
  u_cortexm0integration/u_cortexm0/u_logic/n5421 (net)     1    0.005        0.000     15.898 r
  u_cortexm0integration/u_cortexm0/u_logic/U6716/B (NAND2_X2_A7TULL)    0.381    0.000 *   15.898 r
  u_cortexm0integration/u_cortexm0/u_logic/U6716/Y (NAND2_X2_A7TULL)    0.145    0.143   16.042 f
  u_cortexm0integration/u_cortexm0/u_logic/n5423 (net)     1    0.004        0.000     16.042 f
  u_cortexm0integration/u_cortexm0/u_logic/U6717/B0 (AOI21_X1_A7TULL)    0.145    0.000 *   16.042 f
  u_cortexm0integration/u_cortexm0/u_logic/U6717/Y (AOI21_X1_A7TULL)    0.461    0.328   16.370 r
  u_cortexm0integration/u_cortexm0/u_logic/n5425 (net)     1    0.012        0.000     16.370 r
  u_cortexm0integration/u_cortexm0/u_logic/U6718/B (NAND2_X1_A7TULL)    0.461    0.000 *   16.370 r
  u_cortexm0integration/u_cortexm0/u_logic/U6718/Y (NAND2_X1_A7TULL)    0.374    0.353   16.723 f
  u_cortexm0integration/u_cortexm0/u_logic/n5675 (net)     4    0.015        0.000     16.723 f
  u_cortexm0integration/u_cortexm0/u_logic/U6766/B0 (AOI22_X1_A7TULL)    0.374    0.000 *   16.723 f
  u_cortexm0integration/u_cortexm0/u_logic/U6766/Y (AOI22_X1_A7TULL)    0.328    0.385   17.109 r
  u_cortexm0integration/u_cortexm0/u_logic/n5492 (net)     1    0.004        0.000     17.109 r
  u_cortexm0integration/u_cortexm0/u_logic/U6767/B0 (OAI21_X1_A7TULL)    0.328    0.000 *   17.109 r
  u_cortexm0integration/u_cortexm0/u_logic/U6767/Y (OAI21_X1_A7TULL)    0.193    0.220   17.329 f
  u_cortexm0integration/u_cortexm0/u_logic/n5494 (net)     1    0.004        0.000     17.329 f
  u_cortexm0integration/u_cortexm0/u_logic/U6768/B0 (AOI21_X1_A7TULL)    0.193    0.000 *   17.329 f
  u_cortexm0integration/u_cortexm0/u_logic/U6768/Y (AOI21_X1_A7TULL)    0.954    0.636   17.965 r
  u_cortexm0integration/u_cortexm0/u_logic/n6274 (net)     2    0.030        0.000     17.965 r
  u_cortexm0integration/u_cortexm0/u_logic/U6771/B (NAND3_X2_A7TULL)    0.954    0.001 *   17.967 r
  u_cortexm0integration/u_cortexm0/u_logic/U6771/Y (NAND3_X2_A7TULL)    1.974    1.439   19.406 f
  u_cortexm0integration/u_cortexm0/u_logic/Had775 (net)    16    0.150       0.000     19.406 f
  u_cortexm0integration/u_cortexm0/u_logic/Wf6m85_reg/D (SDFFSQ_X1_A7TULL)    1.974    0.004 *   19.410 f
  data arrival time                                                                    19.410

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Wf6m85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -1.070     20.730
  data required time                                                                   20.730
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.730
  data arrival time                                                                   -19.410
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.321


  Startpoint: sram_hrdata[29]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Aj6m85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  sram_hrdata[29] (in)                                             0.136     0.031     14.031 f
  sram_hrdata[29] (net)                         1        0.007               0.000     14.031 f
  U428/A (BUF_X8_A7TULL)                                           0.136     0.000 *   14.031 f
  U428/Y (BUF_X8_A7TULL)                                           0.078     0.215     14.246 f
  n632 (net)                                    1        0.021               0.000     14.246 f
  u_ahb_slave_mux_sys_bus/HRDATA1[29] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   14.246 f
  u_ahb_slave_mux_sys_bus/HRDATA1[29] (net)              0.021               0.000     14.246 f
  u_ahb_slave_mux_sys_bus/U20/B1 (AOI22_X1_A7TULL)                 0.078     0.001 *   14.246 f
  u_ahb_slave_mux_sys_bus/U20/Y (AOI22_X1_A7TULL)                  0.510     0.400     14.646 r
  u_ahb_slave_mux_sys_bus/n3 (net)              1        0.010               0.000     14.646 r
  u_ahb_slave_mux_sys_bus/U21/B0 (OAI2B11_X1_A7TULL)               0.510     0.000 *   14.647 r
  u_ahb_slave_mux_sys_bus/U21/Y (OAI2B11_X1_A7TULL)                0.913     0.698     15.345 f
  u_ahb_slave_mux_sys_bus/HRDATA[29] (net)      2        0.026               0.000     15.345 f
  u_ahb_slave_mux_sys_bus/HRDATA[29] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   15.345 f
  cm0_hrdata[29] (net)                                   0.026               0.000     15.345 f
  u_cortexm0integration/HRDATA[29] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000   15.345 f
  u_cortexm0integration/HRDATA[29] (net)                 0.026               0.000     15.345 f
  u_cortexm0integration/u_cortexm0/HRDATA[29] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000   15.345 f
  u_cortexm0integration/u_cortexm0/HRDATA[29] (net)      0.026               0.000     15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[29] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000   15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[29] (net)    0.026       0.000     15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/U6715/B1 (AOI22_X1_A7TULL)    0.913    0.001 *   15.346 f
  u_cortexm0integration/u_cortexm0/u_logic/U6715/Y (AOI22_X1_A7TULL)    0.381    0.553   15.898 r
  u_cortexm0integration/u_cortexm0/u_logic/n5421 (net)     1    0.005        0.000     15.898 r
  u_cortexm0integration/u_cortexm0/u_logic/U6716/B (NAND2_X2_A7TULL)    0.381    0.000 *   15.898 r
  u_cortexm0integration/u_cortexm0/u_logic/U6716/Y (NAND2_X2_A7TULL)    0.145    0.143   16.042 f
  u_cortexm0integration/u_cortexm0/u_logic/n5423 (net)     1    0.004        0.000     16.042 f
  u_cortexm0integration/u_cortexm0/u_logic/U6717/B0 (AOI21_X1_A7TULL)    0.145    0.000 *   16.042 f
  u_cortexm0integration/u_cortexm0/u_logic/U6717/Y (AOI21_X1_A7TULL)    0.461    0.328   16.370 r
  u_cortexm0integration/u_cortexm0/u_logic/n5425 (net)     1    0.012        0.000     16.370 r
  u_cortexm0integration/u_cortexm0/u_logic/U6718/B (NAND2_X1_A7TULL)    0.461    0.000 *   16.370 r
  u_cortexm0integration/u_cortexm0/u_logic/U6718/Y (NAND2_X1_A7TULL)    0.374    0.353   16.723 f
  u_cortexm0integration/u_cortexm0/u_logic/n5675 (net)     4    0.015        0.000     16.723 f
  u_cortexm0integration/u_cortexm0/u_logic/U6766/B0 (AOI22_X1_A7TULL)    0.374    0.000 *   16.723 f
  u_cortexm0integration/u_cortexm0/u_logic/U6766/Y (AOI22_X1_A7TULL)    0.328    0.385   17.109 r
  u_cortexm0integration/u_cortexm0/u_logic/n5492 (net)     1    0.004        0.000     17.109 r
  u_cortexm0integration/u_cortexm0/u_logic/U6767/B0 (OAI21_X1_A7TULL)    0.328    0.000 *   17.109 r
  u_cortexm0integration/u_cortexm0/u_logic/U6767/Y (OAI21_X1_A7TULL)    0.193    0.220   17.329 f
  u_cortexm0integration/u_cortexm0/u_logic/n5494 (net)     1    0.004        0.000     17.329 f
  u_cortexm0integration/u_cortexm0/u_logic/U6768/B0 (AOI21_X1_A7TULL)    0.193    0.000 *   17.329 f
  u_cortexm0integration/u_cortexm0/u_logic/U6768/Y (AOI21_X1_A7TULL)    0.954    0.636   17.965 r
  u_cortexm0integration/u_cortexm0/u_logic/n6274 (net)     2    0.030        0.000     17.965 r
  u_cortexm0integration/u_cortexm0/u_logic/U6771/B (NAND3_X2_A7TULL)    0.954    0.001 *   17.967 r
  u_cortexm0integration/u_cortexm0/u_logic/U6771/Y (NAND3_X2_A7TULL)    1.974    1.439   19.406 f
  u_cortexm0integration/u_cortexm0/u_logic/Had775 (net)    16    0.150       0.000     19.406 f
  u_cortexm0integration/u_cortexm0/u_logic/Aj6m85_reg/D (SDFFSQ_X1_A7TULL)    1.974    0.004 *   19.409 f
  data arrival time                                                                    19.409

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Aj6m85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -1.070     20.730
  data required time                                                                   20.730
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.730
  data arrival time                                                                   -19.409
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.321


  Startpoint: sram_hreadyout
              (input port clocked by VCLK)
  Endpoint: HREADY (output port clocked by VCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                       8.000     10.000 r
  sram_hreadyout (in)                                              0.122     0.021     10.021 r
  sram_hreadyout (net)                          1        0.004               0.000     10.021 r
  U431/A (BUF_X4_A7TULL)                                           0.122     0.000 *   10.021 r
  U431/Y (BUF_X4_A7TULL)                                           0.145     0.217     10.238 r
  n629 (net)                                    1        0.022               0.000     10.238 r
  u_ahb_slave_mux_sys_bus/HREADYOUT1 (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   10.238 r
  u_ahb_slave_mux_sys_bus/HREADYOUT1 (net)               0.022               0.000     10.238 r
  u_ahb_slave_mux_sys_bus/U82/B1N (AO2B2B_X2_A7TULL)               0.145     0.001 *   10.239 r
  u_ahb_slave_mux_sys_bus/U82/Y (AO2B2B_X2_A7TULL)                 0.176     0.670     10.908 f
  u_ahb_slave_mux_sys_bus/n48 (net)             1        0.012               0.000     10.908 f
  u_ahb_slave_mux_sys_bus/U84/A (NOR2_X4_A7TULL)                   0.176     0.000 *   10.909 f
  u_ahb_slave_mux_sys_bus/U84/Y (NOR2_X4_A7TULL)                   0.993     0.648     11.557 r
  u_ahb_slave_mux_sys_bus/HREADYOUT (net)       9        0.092               0.000     11.557 r
  u_ahb_slave_mux_sys_bus/HREADYOUT (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   11.557 r
  n592 (net)                                             0.092               0.000     11.557 r
  U469/A (BUF_X4_A7TULL)                                           0.993     0.000 *   11.557 r
  U469/Y (BUF_X4_A7TULL)                                           0.308     0.474     12.030 r
  n907 (net)                                    8        0.054               0.000     12.030 r
  U40/A (BUF_X4_A7TULL)                                            0.308     0.001 *   12.032 r
  U40/Y (BUF_X4_A7TULL)                                            0.774     0.628     12.660 r
  HREADY (net)                                  1        0.150               0.000     12.660 r
  HREADY (out)                                                     0.774     0.000 *   12.660 r
  data arrival time                                                                    12.660

  max_delay                                                                 18.250     18.250
  clock network delay (ideal)                                                2.000     20.250
  clock uncertainty                                                         -0.200     20.050
  output external delay                                                     -6.000     14.050
  data required time                                                                   14.050
  ----------------------------------------------------------------------------------------------
  data required time                                                                   14.050
  data arrival time                                                                   -12.660
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.390


  Startpoint: sram_hrdata[1]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Wwsl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  sram_hrdata[1] (in)                                              0.130     0.024     14.024 f
  sram_hrdata[1] (net)                          1        0.006               0.000     14.024 f
  U400/A (BUF_X6_A7TULL)                                           0.130     0.000 *   14.024 f
  U400/Y (BUF_X6_A7TULL)                                           0.070     0.211     14.235 f
  n660 (net)                                    1        0.011               0.000     14.235 f
  u_ahb_slave_mux_sys_bus/HRDATA1[1] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   14.235 f
  u_ahb_slave_mux_sys_bus/HRDATA1[1] (net)               0.011               0.000     14.235 f
  u_ahb_slave_mux_sys_bus/U73/B1 (AOI22_X1_A7TULL)                 0.070     0.000 *   14.235 f
  u_ahb_slave_mux_sys_bus/U73/Y (AOI22_X1_A7TULL)                  0.520     0.401     14.636 r
  u_ahb_slave_mux_sys_bus/n40 (net)             1        0.011               0.000     14.636 r
  u_ahb_slave_mux_sys_bus/U75/C (NAND4_X2_A7TULL)                  0.520     0.000 *   14.636 r
  u_ahb_slave_mux_sys_bus/U75/Y (NAND4_X2_A7TULL)                  0.657     0.549     15.186 f
  u_ahb_slave_mux_sys_bus/HRDATA[1] (net)       3        0.032               0.000     15.186 f
  u_ahb_slave_mux_sys_bus/HRDATA[1] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   15.186 f
  cm0_hrdata[1] (net)                                    0.032               0.000     15.186 f
  u_cortexm0integration/HRDATA[1] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000    15.186 f
  u_cortexm0integration/HRDATA[1] (net)                  0.032               0.000     15.186 f
  u_cortexm0integration/u_cortexm0/HRDATA[1] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000   15.186 f
  u_cortexm0integration/u_cortexm0/HRDATA[1] (net)       0.032               0.000     15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[1] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000   15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[1] (net)    0.032        0.000     15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/U4674/A1 (AOI22_X1_A7TULL)    0.657    0.001 *   15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/U4674/Y (AOI22_X1_A7TULL)    0.469    0.483   15.669 r
  u_cortexm0integration/u_cortexm0/u_logic/n3136 (net)     1    0.009        0.000     15.669 r
  u_cortexm0integration/u_cortexm0/u_logic/U4687/B0 (OAI211_X1_A7TULL)    0.469    0.000 *   15.670 r
  u_cortexm0integration/u_cortexm0/u_logic/U4687/Y (OAI211_X1_A7TULL)    0.801    0.650   16.320 f
  u_cortexm0integration/u_cortexm0/u_logic/n6175 (net)     4    0.024        0.000     16.320 f
  u_cortexm0integration/u_cortexm0/u_logic/U7357/A0 (AOI22_X1_A7TULL)    0.801    0.000 *   16.320 f
  u_cortexm0integration/u_cortexm0/u_logic/U7357/Y (AOI22_X1_A7TULL)    0.408    0.431   16.751 r
  u_cortexm0integration/u_cortexm0/u_logic/n6176 (net)     1    0.005        0.000     16.751 r
  u_cortexm0integration/u_cortexm0/u_logic/U7358/C0 (OAI211_X2_A7TULL)    0.408    0.000 *   16.751 r
  u_cortexm0integration/u_cortexm0/u_logic/U7358/Y (OAI211_X2_A7TULL)    0.245    0.272   17.023 f
  u_cortexm0integration/u_cortexm0/u_logic/n6180 (net)     1    0.008        0.000     17.023 f
  u_cortexm0integration/u_cortexm0/u_logic/U7359/B (NOR2_X1_A7TULL)    0.245    0.000 *   17.023 f
  u_cortexm0integration/u_cortexm0/u_logic/U7359/Y (NOR2_X1_A7TULL)    1.033    0.709   17.732 r
  u_cortexm0integration/u_cortexm0/u_logic/n7262 (net)     3    0.033        0.000     17.732 r
  u_cortexm0integration/u_cortexm0/u_logic/U7419/A (NAND2_X1_A7TULL)    1.033    0.001 *   17.733 r
  u_cortexm0integration/u_cortexm0/u_logic/U7419/Y (NAND2_X1_A7TULL)    0.651    0.633   18.366 f
  u_cortexm0integration/u_cortexm0/u_logic/n7367 (net)     3    0.025        0.000     18.366 f
  u_cortexm0integration/u_cortexm0/u_logic/U8169/A (NOR2_X1_A7TULL)    0.651    0.001 *   18.366 f
  u_cortexm0integration/u_cortexm0/u_logic/U8169/Y (NOR2_X1_A7TULL)    0.690    0.595   18.962 r
  u_cortexm0integration/u_cortexm0/u_logic/n7378 (net)     2    0.019        0.000     18.962 r
  u_cortexm0integration/u_cortexm0/u_logic/U8173/A0 (AOI21_X1_A7TULL)    0.690    0.000 *   18.962 r
  u_cortexm0integration/u_cortexm0/u_logic/U8173/Y (AOI21_X1_A7TULL)    0.383    0.400   19.362 f
  u_cortexm0integration/u_cortexm0/u_logic/n7371 (net)     1    0.010        0.000     19.362 f
  u_cortexm0integration/u_cortexm0/u_logic/U8174/S0 (MX2_X2_A7TULL)    0.383    0.000 *   19.362 f
  u_cortexm0integration/u_cortexm0/u_logic/U8174/Y (MX2_X2_A7TULL)    0.114    0.360   19.721 f
  u_cortexm0integration/u_cortexm0/u_logic/n7613 (net)     1    0.003        0.000     19.721 f
  u_cortexm0integration/u_cortexm0/u_logic/Wwsl85_reg/D (SDFFS_X4_A7TULL)    0.114    0.000 *   19.721 f
  data arrival time                                                                    19.721

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Wwsl85_reg/CK (SDFFS_X4_A7TULL)    0.000    21.800 r
  library setup time                                                        -0.680     21.120
  data required time                                                                   21.120
  ----------------------------------------------------------------------------------------------
  data required time                                                                   21.120
  data arrival time                                                                   -19.721
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.399


  Startpoint: flash_hrdata[8]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Ykkl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  flash_hrdata[8] (in)                                             0.130     0.024     14.024 f
  flash_hrdata[8] (net)                         1        0.006               0.000     14.024 f
  U442/A (BUF_X6_A7TULL)                                           0.130     0.000 *   14.024 f
  U442/Y (BUF_X6_A7TULL)                                           0.068     0.209     14.234 f
  n618 (net)                                    1        0.010               0.000     14.234 f
  u_ahb_slave_mux_sys_bus/HRDATA0[8] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   14.234 f
  u_ahb_slave_mux_sys_bus/HRDATA0[8] (net)               0.010               0.000     14.234 f
  u_ahb_slave_mux_sys_bus/U24/B1 (AOI22_X1_A7TULL)                 0.068     0.000 *   14.234 f
  u_ahb_slave_mux_sys_bus/U24/Y (AOI22_X1_A7TULL)                  0.544     0.418     14.651 r
  u_ahb_slave_mux_sys_bus/n4 (net)              1        0.012               0.000     14.651 r
  u_ahb_slave_mux_sys_bus/U25/C0 (OAI2B11_X1_A7TULL)               0.544     0.000 *   14.652 r
  u_ahb_slave_mux_sys_bus/U25/Y (OAI2B11_X1_A7TULL)                0.901     0.723     15.375 f
  u_ahb_slave_mux_sys_bus/HRDATA[8] (net)       3        0.027               0.000     15.375 f
  u_ahb_slave_mux_sys_bus/HRDATA[8] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   15.375 f
  cm0_hrdata[8] (net)                                    0.027               0.000     15.375 f
  u_cortexm0integration/HRDATA[8] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000    15.375 f
  u_cortexm0integration/HRDATA[8] (net)                  0.027               0.000     15.375 f
  u_cortexm0integration/u_cortexm0/HRDATA[8] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000   15.375 f
  u_cortexm0integration/u_cortexm0/HRDATA[8] (net)       0.027               0.000     15.375 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[8] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000   15.375 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[8] (net)    0.027        0.000     15.375 f
  u_cortexm0integration/u_cortexm0/u_logic/U4057/A1 (AOI22_X1_A7TULL)    0.901    0.001 *   15.376 f
  u_cortexm0integration/u_cortexm0/u_logic/U4057/Y (AOI22_X1_A7TULL)    0.479    0.521   15.896 r
  u_cortexm0integration/u_cortexm0/u_logic/n2651 (net)     1    0.007        0.000     15.896 r
  u_cortexm0integration/u_cortexm0/u_logic/U4058/C0 (OAI211_X1_A7TULL)    0.479    0.000 *   15.896 r
  u_cortexm0integration/u_cortexm0/u_logic/U4058/Y (OAI211_X1_A7TULL)    0.440    0.409   16.305 f
  u_cortexm0integration/u_cortexm0/u_logic/n2653 (net)     1    0.008        0.000     16.305 f
  u_cortexm0integration/u_cortexm0/u_logic/U4059/B0 (AOI21_X1_A7TULL)    0.440    0.000 *   16.305 f
  u_cortexm0integration/u_cortexm0/u_logic/U4059/Y (AOI21_X1_A7TULL)    0.515    0.459   16.764 r
  u_cortexm0integration/u_cortexm0/u_logic/n5608 (net)     2    0.014        0.000     16.764 r
  u_cortexm0integration/u_cortexm0/u_logic/U6848/B0 (OAI22_X1_A7TULL)    0.515    0.000 *   16.765 r
  u_cortexm0integration/u_cortexm0/u_logic/U6848/Y (OAI22_X1_A7TULL)    0.302    0.331   17.096 f
  u_cortexm0integration/u_cortexm0/u_logic/n5610 (net)     1    0.004        0.000     17.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U6849/C0 (AOI211_X1_A7TULL)    0.302    0.000 *   17.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U6849/Y (AOI211_X1_A7TULL)    0.491    0.445   17.541 r
  u_cortexm0integration/u_cortexm0/u_logic/n5611 (net)     1    0.005        0.000     17.541 r
  u_cortexm0integration/u_cortexm0/u_logic/U6850/B0 (OAI21_X2_A7TULL)    0.491    0.000 *   17.541 r
  u_cortexm0integration/u_cortexm0/u_logic/U6850/Y (OAI21_X2_A7TULL)    0.345    0.355   17.896 f
  u_cortexm0integration/u_cortexm0/u_logic/n7403 (net)     3    0.027        0.000     17.896 f
  u_cortexm0integration/u_cortexm0/u_logic/U6854/AN (NAND4B_X2_A7TULL)    0.345    0.001 *   17.897 f
  u_cortexm0integration/u_cortexm0/u_logic/U6854/Y (NAND4B_X2_A7TULL)    1.871    1.429   19.326 f
  u_cortexm0integration/u_cortexm0/u_logic/G41775 (net)    14    0.107       0.000     19.326 f
  u_cortexm0integration/u_cortexm0/u_logic/Ykkl85_reg/D (SDFFSQ_X1_A7TULL)    1.871    0.007 *   19.333 f
  data arrival time                                                                    19.333

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Ykkl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -1.045     20.755
  data required time                                                                   20.755
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.755
  data arrival time                                                                   -19.333
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.422


  Startpoint: flash_hrdata[8]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Umgl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  flash_hrdata[8] (in)                                             0.130     0.024     14.024 f
  flash_hrdata[8] (net)                         1        0.006               0.000     14.024 f
  U442/A (BUF_X6_A7TULL)                                           0.130     0.000 *   14.024 f
  U442/Y (BUF_X6_A7TULL)                                           0.068     0.209     14.234 f
  n618 (net)                                    1        0.010               0.000     14.234 f
  u_ahb_slave_mux_sys_bus/HRDATA0[8] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   14.234 f
  u_ahb_slave_mux_sys_bus/HRDATA0[8] (net)               0.010               0.000     14.234 f
  u_ahb_slave_mux_sys_bus/U24/B1 (AOI22_X1_A7TULL)                 0.068     0.000 *   14.234 f
  u_ahb_slave_mux_sys_bus/U24/Y (AOI22_X1_A7TULL)                  0.544     0.418     14.651 r
  u_ahb_slave_mux_sys_bus/n4 (net)              1        0.012               0.000     14.651 r
  u_ahb_slave_mux_sys_bus/U25/C0 (OAI2B11_X1_A7TULL)               0.544     0.000 *   14.652 r
  u_ahb_slave_mux_sys_bus/U25/Y (OAI2B11_X1_A7TULL)                0.901     0.723     15.375 f
  u_ahb_slave_mux_sys_bus/HRDATA[8] (net)       3        0.027               0.000     15.375 f
  u_ahb_slave_mux_sys_bus/HRDATA[8] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   15.375 f
  cm0_hrdata[8] (net)                                    0.027               0.000     15.375 f
  u_cortexm0integration/HRDATA[8] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000    15.375 f
  u_cortexm0integration/HRDATA[8] (net)                  0.027               0.000     15.375 f
  u_cortexm0integration/u_cortexm0/HRDATA[8] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000   15.375 f
  u_cortexm0integration/u_cortexm0/HRDATA[8] (net)       0.027               0.000     15.375 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[8] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000   15.375 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[8] (net)    0.027        0.000     15.375 f
  u_cortexm0integration/u_cortexm0/u_logic/U4057/A1 (AOI22_X1_A7TULL)    0.901    0.001 *   15.376 f
  u_cortexm0integration/u_cortexm0/u_logic/U4057/Y (AOI22_X1_A7TULL)    0.479    0.521   15.896 r
  u_cortexm0integration/u_cortexm0/u_logic/n2651 (net)     1    0.007        0.000     15.896 r
  u_cortexm0integration/u_cortexm0/u_logic/U4058/C0 (OAI211_X1_A7TULL)    0.479    0.000 *   15.896 r
  u_cortexm0integration/u_cortexm0/u_logic/U4058/Y (OAI211_X1_A7TULL)    0.440    0.409   16.305 f
  u_cortexm0integration/u_cortexm0/u_logic/n2653 (net)     1    0.008        0.000     16.305 f
  u_cortexm0integration/u_cortexm0/u_logic/U4059/B0 (AOI21_X1_A7TULL)    0.440    0.000 *   16.305 f
  u_cortexm0integration/u_cortexm0/u_logic/U4059/Y (AOI21_X1_A7TULL)    0.515    0.459   16.764 r
  u_cortexm0integration/u_cortexm0/u_logic/n5608 (net)     2    0.014        0.000     16.764 r
  u_cortexm0integration/u_cortexm0/u_logic/U6848/B0 (OAI22_X1_A7TULL)    0.515    0.000 *   16.765 r
  u_cortexm0integration/u_cortexm0/u_logic/U6848/Y (OAI22_X1_A7TULL)    0.302    0.331   17.096 f
  u_cortexm0integration/u_cortexm0/u_logic/n5610 (net)     1    0.004        0.000     17.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U6849/C0 (AOI211_X1_A7TULL)    0.302    0.000 *   17.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U6849/Y (AOI211_X1_A7TULL)    0.491    0.445   17.541 r
  u_cortexm0integration/u_cortexm0/u_logic/n5611 (net)     1    0.005        0.000     17.541 r
  u_cortexm0integration/u_cortexm0/u_logic/U6850/B0 (OAI21_X2_A7TULL)    0.491    0.000 *   17.541 r
  u_cortexm0integration/u_cortexm0/u_logic/U6850/Y (OAI21_X2_A7TULL)    0.345    0.355   17.896 f
  u_cortexm0integration/u_cortexm0/u_logic/n7403 (net)     3    0.027        0.000     17.896 f
  u_cortexm0integration/u_cortexm0/u_logic/U6854/AN (NAND4B_X2_A7TULL)    0.345    0.001 *   17.897 f
  u_cortexm0integration/u_cortexm0/u_logic/U6854/Y (NAND4B_X2_A7TULL)    1.871    1.429   19.326 f
  u_cortexm0integration/u_cortexm0/u_logic/G41775 (net)    14    0.107       0.000     19.326 f
  u_cortexm0integration/u_cortexm0/u_logic/Umgl85_reg/D (SDFFSQ_X1_A7TULL)    1.871    0.007 *   19.333 f
  data arrival time                                                                    19.333

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Umgl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -1.045     20.755
  data required time                                                                   20.755
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.755
  data arrival time                                                                   -19.333
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.422


  Startpoint: flash_hrdata[8]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Hmnl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  flash_hrdata[8] (in)                                             0.130     0.024     14.024 f
  flash_hrdata[8] (net)                         1        0.006               0.000     14.024 f
  U442/A (BUF_X6_A7TULL)                                           0.130     0.000 *   14.024 f
  U442/Y (BUF_X6_A7TULL)                                           0.068     0.209     14.234 f
  n618 (net)                                    1        0.010               0.000     14.234 f
  u_ahb_slave_mux_sys_bus/HRDATA0[8] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   14.234 f
  u_ahb_slave_mux_sys_bus/HRDATA0[8] (net)               0.010               0.000     14.234 f
  u_ahb_slave_mux_sys_bus/U24/B1 (AOI22_X1_A7TULL)                 0.068     0.000 *   14.234 f
  u_ahb_slave_mux_sys_bus/U24/Y (AOI22_X1_A7TULL)                  0.544     0.418     14.651 r
  u_ahb_slave_mux_sys_bus/n4 (net)              1        0.012               0.000     14.651 r
  u_ahb_slave_mux_sys_bus/U25/C0 (OAI2B11_X1_A7TULL)               0.544     0.000 *   14.652 r
  u_ahb_slave_mux_sys_bus/U25/Y (OAI2B11_X1_A7TULL)                0.901     0.723     15.375 f
  u_ahb_slave_mux_sys_bus/HRDATA[8] (net)       3        0.027               0.000     15.375 f
  u_ahb_slave_mux_sys_bus/HRDATA[8] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   15.375 f
  cm0_hrdata[8] (net)                                    0.027               0.000     15.375 f
  u_cortexm0integration/HRDATA[8] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000    15.375 f
  u_cortexm0integration/HRDATA[8] (net)                  0.027               0.000     15.375 f
  u_cortexm0integration/u_cortexm0/HRDATA[8] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000   15.375 f
  u_cortexm0integration/u_cortexm0/HRDATA[8] (net)       0.027               0.000     15.375 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[8] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000   15.375 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[8] (net)    0.027        0.000     15.375 f
  u_cortexm0integration/u_cortexm0/u_logic/U4057/A1 (AOI22_X1_A7TULL)    0.901    0.001 *   15.376 f
  u_cortexm0integration/u_cortexm0/u_logic/U4057/Y (AOI22_X1_A7TULL)    0.479    0.521   15.896 r
  u_cortexm0integration/u_cortexm0/u_logic/n2651 (net)     1    0.007        0.000     15.896 r
  u_cortexm0integration/u_cortexm0/u_logic/U4058/C0 (OAI211_X1_A7TULL)    0.479    0.000 *   15.896 r
  u_cortexm0integration/u_cortexm0/u_logic/U4058/Y (OAI211_X1_A7TULL)    0.440    0.409   16.305 f
  u_cortexm0integration/u_cortexm0/u_logic/n2653 (net)     1    0.008        0.000     16.305 f
  u_cortexm0integration/u_cortexm0/u_logic/U4059/B0 (AOI21_X1_A7TULL)    0.440    0.000 *   16.305 f
  u_cortexm0integration/u_cortexm0/u_logic/U4059/Y (AOI21_X1_A7TULL)    0.515    0.459   16.764 r
  u_cortexm0integration/u_cortexm0/u_logic/n5608 (net)     2    0.014        0.000     16.764 r
  u_cortexm0integration/u_cortexm0/u_logic/U6848/B0 (OAI22_X1_A7TULL)    0.515    0.000 *   16.765 r
  u_cortexm0integration/u_cortexm0/u_logic/U6848/Y (OAI22_X1_A7TULL)    0.302    0.331   17.096 f
  u_cortexm0integration/u_cortexm0/u_logic/n5610 (net)     1    0.004        0.000     17.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U6849/C0 (AOI211_X1_A7TULL)    0.302    0.000 *   17.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U6849/Y (AOI211_X1_A7TULL)    0.491    0.445   17.541 r
  u_cortexm0integration/u_cortexm0/u_logic/n5611 (net)     1    0.005        0.000     17.541 r
  u_cortexm0integration/u_cortexm0/u_logic/U6850/B0 (OAI21_X2_A7TULL)    0.491    0.000 *   17.541 r
  u_cortexm0integration/u_cortexm0/u_logic/U6850/Y (OAI21_X2_A7TULL)    0.345    0.355   17.896 f
  u_cortexm0integration/u_cortexm0/u_logic/n7403 (net)     3    0.027        0.000     17.896 f
  u_cortexm0integration/u_cortexm0/u_logic/U6854/AN (NAND4B_X2_A7TULL)    0.345    0.001 *   17.897 f
  u_cortexm0integration/u_cortexm0/u_logic/U6854/Y (NAND4B_X2_A7TULL)    1.871    1.429   19.326 f
  u_cortexm0integration/u_cortexm0/u_logic/G41775 (net)    14    0.107       0.000     19.326 f
  u_cortexm0integration/u_cortexm0/u_logic/Hmnl85_reg/D (SDFFSQ_X1_A7TULL)    1.871    0.007 *   19.332 f
  data arrival time                                                                    19.332

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Hmnl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -1.045     20.755
  data required time                                                                   20.755
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.755
  data arrival time                                                                   -19.332
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.423


  Startpoint: flash_hrdata[8]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Lspl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  flash_hrdata[8] (in)                                             0.130     0.024     14.024 f
  flash_hrdata[8] (net)                         1        0.006               0.000     14.024 f
  U442/A (BUF_X6_A7TULL)                                           0.130     0.000 *   14.024 f
  U442/Y (BUF_X6_A7TULL)                                           0.068     0.209     14.234 f
  n618 (net)                                    1        0.010               0.000     14.234 f
  u_ahb_slave_mux_sys_bus/HRDATA0[8] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   14.234 f
  u_ahb_slave_mux_sys_bus/HRDATA0[8] (net)               0.010               0.000     14.234 f
  u_ahb_slave_mux_sys_bus/U24/B1 (AOI22_X1_A7TULL)                 0.068     0.000 *   14.234 f
  u_ahb_slave_mux_sys_bus/U24/Y (AOI22_X1_A7TULL)                  0.544     0.418     14.651 r
  u_ahb_slave_mux_sys_bus/n4 (net)              1        0.012               0.000     14.651 r
  u_ahb_slave_mux_sys_bus/U25/C0 (OAI2B11_X1_A7TULL)               0.544     0.000 *   14.652 r
  u_ahb_slave_mux_sys_bus/U25/Y (OAI2B11_X1_A7TULL)                0.901     0.723     15.375 f
  u_ahb_slave_mux_sys_bus/HRDATA[8] (net)       3        0.027               0.000     15.375 f
  u_ahb_slave_mux_sys_bus/HRDATA[8] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   15.375 f
  cm0_hrdata[8] (net)                                    0.027               0.000     15.375 f
  u_cortexm0integration/HRDATA[8] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000    15.375 f
  u_cortexm0integration/HRDATA[8] (net)                  0.027               0.000     15.375 f
  u_cortexm0integration/u_cortexm0/HRDATA[8] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000   15.375 f
  u_cortexm0integration/u_cortexm0/HRDATA[8] (net)       0.027               0.000     15.375 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[8] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000   15.375 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[8] (net)    0.027        0.000     15.375 f
  u_cortexm0integration/u_cortexm0/u_logic/U4057/A1 (AOI22_X1_A7TULL)    0.901    0.001 *   15.376 f
  u_cortexm0integration/u_cortexm0/u_logic/U4057/Y (AOI22_X1_A7TULL)    0.479    0.521   15.896 r
  u_cortexm0integration/u_cortexm0/u_logic/n2651 (net)     1    0.007        0.000     15.896 r
  u_cortexm0integration/u_cortexm0/u_logic/U4058/C0 (OAI211_X1_A7TULL)    0.479    0.000 *   15.896 r
  u_cortexm0integration/u_cortexm0/u_logic/U4058/Y (OAI211_X1_A7TULL)    0.440    0.409   16.305 f
  u_cortexm0integration/u_cortexm0/u_logic/n2653 (net)     1    0.008        0.000     16.305 f
  u_cortexm0integration/u_cortexm0/u_logic/U4059/B0 (AOI21_X1_A7TULL)    0.440    0.000 *   16.305 f
  u_cortexm0integration/u_cortexm0/u_logic/U4059/Y (AOI21_X1_A7TULL)    0.515    0.459   16.764 r
  u_cortexm0integration/u_cortexm0/u_logic/n5608 (net)     2    0.014        0.000     16.764 r
  u_cortexm0integration/u_cortexm0/u_logic/U6848/B0 (OAI22_X1_A7TULL)    0.515    0.000 *   16.765 r
  u_cortexm0integration/u_cortexm0/u_logic/U6848/Y (OAI22_X1_A7TULL)    0.302    0.331   17.096 f
  u_cortexm0integration/u_cortexm0/u_logic/n5610 (net)     1    0.004        0.000     17.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U6849/C0 (AOI211_X1_A7TULL)    0.302    0.000 *   17.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U6849/Y (AOI211_X1_A7TULL)    0.491    0.445   17.541 r
  u_cortexm0integration/u_cortexm0/u_logic/n5611 (net)     1    0.005        0.000     17.541 r
  u_cortexm0integration/u_cortexm0/u_logic/U6850/B0 (OAI21_X2_A7TULL)    0.491    0.000 *   17.541 r
  u_cortexm0integration/u_cortexm0/u_logic/U6850/Y (OAI21_X2_A7TULL)    0.345    0.355   17.896 f
  u_cortexm0integration/u_cortexm0/u_logic/n7403 (net)     3    0.027        0.000     17.896 f
  u_cortexm0integration/u_cortexm0/u_logic/U6854/AN (NAND4B_X2_A7TULL)    0.345    0.001 *   17.897 f
  u_cortexm0integration/u_cortexm0/u_logic/U6854/Y (NAND4B_X2_A7TULL)    1.871    1.429   19.326 f
  u_cortexm0integration/u_cortexm0/u_logic/G41775 (net)    14    0.107       0.000     19.326 f
  u_cortexm0integration/u_cortexm0/u_logic/Lspl85_reg/D (SDFFSQ_X1_A7TULL)    1.871    0.006 *   19.332 f
  data arrival time                                                                    19.332

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Lspl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -1.045     20.755
  data required time                                                                   20.755
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.755
  data arrival time                                                                   -19.332
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.423


  Startpoint: flash_hrdata[8]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Dgll85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  flash_hrdata[8] (in)                                             0.130     0.024     14.024 f
  flash_hrdata[8] (net)                         1        0.006               0.000     14.024 f
  U442/A (BUF_X6_A7TULL)                                           0.130     0.000 *   14.024 f
  U442/Y (BUF_X6_A7TULL)                                           0.068     0.209     14.234 f
  n618 (net)                                    1        0.010               0.000     14.234 f
  u_ahb_slave_mux_sys_bus/HRDATA0[8] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   14.234 f
  u_ahb_slave_mux_sys_bus/HRDATA0[8] (net)               0.010               0.000     14.234 f
  u_ahb_slave_mux_sys_bus/U24/B1 (AOI22_X1_A7TULL)                 0.068     0.000 *   14.234 f
  u_ahb_slave_mux_sys_bus/U24/Y (AOI22_X1_A7TULL)                  0.544     0.418     14.651 r
  u_ahb_slave_mux_sys_bus/n4 (net)              1        0.012               0.000     14.651 r
  u_ahb_slave_mux_sys_bus/U25/C0 (OAI2B11_X1_A7TULL)               0.544     0.000 *   14.652 r
  u_ahb_slave_mux_sys_bus/U25/Y (OAI2B11_X1_A7TULL)                0.901     0.723     15.375 f
  u_ahb_slave_mux_sys_bus/HRDATA[8] (net)       3        0.027               0.000     15.375 f
  u_ahb_slave_mux_sys_bus/HRDATA[8] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   15.375 f
  cm0_hrdata[8] (net)                                    0.027               0.000     15.375 f
  u_cortexm0integration/HRDATA[8] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000    15.375 f
  u_cortexm0integration/HRDATA[8] (net)                  0.027               0.000     15.375 f
  u_cortexm0integration/u_cortexm0/HRDATA[8] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000   15.375 f
  u_cortexm0integration/u_cortexm0/HRDATA[8] (net)       0.027               0.000     15.375 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[8] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000   15.375 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[8] (net)    0.027        0.000     15.375 f
  u_cortexm0integration/u_cortexm0/u_logic/U4057/A1 (AOI22_X1_A7TULL)    0.901    0.001 *   15.376 f
  u_cortexm0integration/u_cortexm0/u_logic/U4057/Y (AOI22_X1_A7TULL)    0.479    0.521   15.896 r
  u_cortexm0integration/u_cortexm0/u_logic/n2651 (net)     1    0.007        0.000     15.896 r
  u_cortexm0integration/u_cortexm0/u_logic/U4058/C0 (OAI211_X1_A7TULL)    0.479    0.000 *   15.896 r
  u_cortexm0integration/u_cortexm0/u_logic/U4058/Y (OAI211_X1_A7TULL)    0.440    0.409   16.305 f
  u_cortexm0integration/u_cortexm0/u_logic/n2653 (net)     1    0.008        0.000     16.305 f
  u_cortexm0integration/u_cortexm0/u_logic/U4059/B0 (AOI21_X1_A7TULL)    0.440    0.000 *   16.305 f
  u_cortexm0integration/u_cortexm0/u_logic/U4059/Y (AOI21_X1_A7TULL)    0.515    0.459   16.764 r
  u_cortexm0integration/u_cortexm0/u_logic/n5608 (net)     2    0.014        0.000     16.764 r
  u_cortexm0integration/u_cortexm0/u_logic/U6848/B0 (OAI22_X1_A7TULL)    0.515    0.000 *   16.765 r
  u_cortexm0integration/u_cortexm0/u_logic/U6848/Y (OAI22_X1_A7TULL)    0.302    0.331   17.096 f
  u_cortexm0integration/u_cortexm0/u_logic/n5610 (net)     1    0.004        0.000     17.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U6849/C0 (AOI211_X1_A7TULL)    0.302    0.000 *   17.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U6849/Y (AOI211_X1_A7TULL)    0.491    0.445   17.541 r
  u_cortexm0integration/u_cortexm0/u_logic/n5611 (net)     1    0.005        0.000     17.541 r
  u_cortexm0integration/u_cortexm0/u_logic/U6850/B0 (OAI21_X2_A7TULL)    0.491    0.000 *   17.541 r
  u_cortexm0integration/u_cortexm0/u_logic/U6850/Y (OAI21_X2_A7TULL)    0.345    0.355   17.896 f
  u_cortexm0integration/u_cortexm0/u_logic/n7403 (net)     3    0.027        0.000     17.896 f
  u_cortexm0integration/u_cortexm0/u_logic/U6854/AN (NAND4B_X2_A7TULL)    0.345    0.001 *   17.897 f
  u_cortexm0integration/u_cortexm0/u_logic/U6854/Y (NAND4B_X2_A7TULL)    1.871    1.429   19.326 f
  u_cortexm0integration/u_cortexm0/u_logic/G41775 (net)    14    0.107       0.000     19.326 f
  u_cortexm0integration/u_cortexm0/u_logic/Dgll85_reg/D (SDFFSQ_X1_A7TULL)    1.871    0.006 *   19.331 f
  data arrival time                                                                    19.331

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Dgll85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -1.045     20.755
  data required time                                                                   20.755
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.755
  data arrival time                                                                   -19.331
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.424


  Startpoint: flash_hrdata[8]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Wphl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  flash_hrdata[8] (in)                                             0.130     0.024     14.024 f
  flash_hrdata[8] (net)                         1        0.006               0.000     14.024 f
  U442/A (BUF_X6_A7TULL)                                           0.130     0.000 *   14.024 f
  U442/Y (BUF_X6_A7TULL)                                           0.068     0.209     14.234 f
  n618 (net)                                    1        0.010               0.000     14.234 f
  u_ahb_slave_mux_sys_bus/HRDATA0[8] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   14.234 f
  u_ahb_slave_mux_sys_bus/HRDATA0[8] (net)               0.010               0.000     14.234 f
  u_ahb_slave_mux_sys_bus/U24/B1 (AOI22_X1_A7TULL)                 0.068     0.000 *   14.234 f
  u_ahb_slave_mux_sys_bus/U24/Y (AOI22_X1_A7TULL)                  0.544     0.418     14.651 r
  u_ahb_slave_mux_sys_bus/n4 (net)              1        0.012               0.000     14.651 r
  u_ahb_slave_mux_sys_bus/U25/C0 (OAI2B11_X1_A7TULL)               0.544     0.000 *   14.652 r
  u_ahb_slave_mux_sys_bus/U25/Y (OAI2B11_X1_A7TULL)                0.901     0.723     15.375 f
  u_ahb_slave_mux_sys_bus/HRDATA[8] (net)       3        0.027               0.000     15.375 f
  u_ahb_slave_mux_sys_bus/HRDATA[8] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   15.375 f
  cm0_hrdata[8] (net)                                    0.027               0.000     15.375 f
  u_cortexm0integration/HRDATA[8] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000    15.375 f
  u_cortexm0integration/HRDATA[8] (net)                  0.027               0.000     15.375 f
  u_cortexm0integration/u_cortexm0/HRDATA[8] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000   15.375 f
  u_cortexm0integration/u_cortexm0/HRDATA[8] (net)       0.027               0.000     15.375 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[8] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000   15.375 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[8] (net)    0.027        0.000     15.375 f
  u_cortexm0integration/u_cortexm0/u_logic/U4057/A1 (AOI22_X1_A7TULL)    0.901    0.001 *   15.376 f
  u_cortexm0integration/u_cortexm0/u_logic/U4057/Y (AOI22_X1_A7TULL)    0.479    0.521   15.896 r
  u_cortexm0integration/u_cortexm0/u_logic/n2651 (net)     1    0.007        0.000     15.896 r
  u_cortexm0integration/u_cortexm0/u_logic/U4058/C0 (OAI211_X1_A7TULL)    0.479    0.000 *   15.896 r
  u_cortexm0integration/u_cortexm0/u_logic/U4058/Y (OAI211_X1_A7TULL)    0.440    0.409   16.305 f
  u_cortexm0integration/u_cortexm0/u_logic/n2653 (net)     1    0.008        0.000     16.305 f
  u_cortexm0integration/u_cortexm0/u_logic/U4059/B0 (AOI21_X1_A7TULL)    0.440    0.000 *   16.305 f
  u_cortexm0integration/u_cortexm0/u_logic/U4059/Y (AOI21_X1_A7TULL)    0.515    0.459   16.764 r
  u_cortexm0integration/u_cortexm0/u_logic/n5608 (net)     2    0.014        0.000     16.764 r
  u_cortexm0integration/u_cortexm0/u_logic/U6848/B0 (OAI22_X1_A7TULL)    0.515    0.000 *   16.765 r
  u_cortexm0integration/u_cortexm0/u_logic/U6848/Y (OAI22_X1_A7TULL)    0.302    0.331   17.096 f
  u_cortexm0integration/u_cortexm0/u_logic/n5610 (net)     1    0.004        0.000     17.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U6849/C0 (AOI211_X1_A7TULL)    0.302    0.000 *   17.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U6849/Y (AOI211_X1_A7TULL)    0.491    0.445   17.541 r
  u_cortexm0integration/u_cortexm0/u_logic/n5611 (net)     1    0.005        0.000     17.541 r
  u_cortexm0integration/u_cortexm0/u_logic/U6850/B0 (OAI21_X2_A7TULL)    0.491    0.000 *   17.541 r
  u_cortexm0integration/u_cortexm0/u_logic/U6850/Y (OAI21_X2_A7TULL)    0.345    0.355   17.896 f
  u_cortexm0integration/u_cortexm0/u_logic/n7403 (net)     3    0.027        0.000     17.896 f
  u_cortexm0integration/u_cortexm0/u_logic/U6854/AN (NAND4B_X2_A7TULL)    0.345    0.001 *   17.897 f
  u_cortexm0integration/u_cortexm0/u_logic/U6854/Y (NAND4B_X2_A7TULL)    1.871    1.429   19.326 f
  u_cortexm0integration/u_cortexm0/u_logic/G41775 (net)    14    0.107       0.000     19.326 f
  u_cortexm0integration/u_cortexm0/u_logic/Wphl85_reg/D (SDFFSQ_X1_A7TULL)    1.871    0.006 *   19.331 f
  data arrival time                                                                    19.331

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Wphl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -1.045     20.755
  data required time                                                                   20.755
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.755
  data arrival time                                                                   -19.331
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.424


  Startpoint: flash_hrdata[8]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Xl8l85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  flash_hrdata[8] (in)                                             0.130     0.024     14.024 f
  flash_hrdata[8] (net)                         1        0.006               0.000     14.024 f
  U442/A (BUF_X6_A7TULL)                                           0.130     0.000 *   14.024 f
  U442/Y (BUF_X6_A7TULL)                                           0.068     0.209     14.234 f
  n618 (net)                                    1        0.010               0.000     14.234 f
  u_ahb_slave_mux_sys_bus/HRDATA0[8] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   14.234 f
  u_ahb_slave_mux_sys_bus/HRDATA0[8] (net)               0.010               0.000     14.234 f
  u_ahb_slave_mux_sys_bus/U24/B1 (AOI22_X1_A7TULL)                 0.068     0.000 *   14.234 f
  u_ahb_slave_mux_sys_bus/U24/Y (AOI22_X1_A7TULL)                  0.544     0.418     14.651 r
  u_ahb_slave_mux_sys_bus/n4 (net)              1        0.012               0.000     14.651 r
  u_ahb_slave_mux_sys_bus/U25/C0 (OAI2B11_X1_A7TULL)               0.544     0.000 *   14.652 r
  u_ahb_slave_mux_sys_bus/U25/Y (OAI2B11_X1_A7TULL)                0.901     0.723     15.375 f
  u_ahb_slave_mux_sys_bus/HRDATA[8] (net)       3        0.027               0.000     15.375 f
  u_ahb_slave_mux_sys_bus/HRDATA[8] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   15.375 f
  cm0_hrdata[8] (net)                                    0.027               0.000     15.375 f
  u_cortexm0integration/HRDATA[8] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000    15.375 f
  u_cortexm0integration/HRDATA[8] (net)                  0.027               0.000     15.375 f
  u_cortexm0integration/u_cortexm0/HRDATA[8] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000   15.375 f
  u_cortexm0integration/u_cortexm0/HRDATA[8] (net)       0.027               0.000     15.375 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[8] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000   15.375 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[8] (net)    0.027        0.000     15.375 f
  u_cortexm0integration/u_cortexm0/u_logic/U4057/A1 (AOI22_X1_A7TULL)    0.901    0.001 *   15.376 f
  u_cortexm0integration/u_cortexm0/u_logic/U4057/Y (AOI22_X1_A7TULL)    0.479    0.521   15.896 r
  u_cortexm0integration/u_cortexm0/u_logic/n2651 (net)     1    0.007        0.000     15.896 r
  u_cortexm0integration/u_cortexm0/u_logic/U4058/C0 (OAI211_X1_A7TULL)    0.479    0.000 *   15.896 r
  u_cortexm0integration/u_cortexm0/u_logic/U4058/Y (OAI211_X1_A7TULL)    0.440    0.409   16.305 f
  u_cortexm0integration/u_cortexm0/u_logic/n2653 (net)     1    0.008        0.000     16.305 f
  u_cortexm0integration/u_cortexm0/u_logic/U4059/B0 (AOI21_X1_A7TULL)    0.440    0.000 *   16.305 f
  u_cortexm0integration/u_cortexm0/u_logic/U4059/Y (AOI21_X1_A7TULL)    0.515    0.459   16.764 r
  u_cortexm0integration/u_cortexm0/u_logic/n5608 (net)     2    0.014        0.000     16.764 r
  u_cortexm0integration/u_cortexm0/u_logic/U6848/B0 (OAI22_X1_A7TULL)    0.515    0.000 *   16.765 r
  u_cortexm0integration/u_cortexm0/u_logic/U6848/Y (OAI22_X1_A7TULL)    0.302    0.331   17.096 f
  u_cortexm0integration/u_cortexm0/u_logic/n5610 (net)     1    0.004        0.000     17.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U6849/C0 (AOI211_X1_A7TULL)    0.302    0.000 *   17.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U6849/Y (AOI211_X1_A7TULL)    0.491    0.445   17.541 r
  u_cortexm0integration/u_cortexm0/u_logic/n5611 (net)     1    0.005        0.000     17.541 r
  u_cortexm0integration/u_cortexm0/u_logic/U6850/B0 (OAI21_X2_A7TULL)    0.491    0.000 *   17.541 r
  u_cortexm0integration/u_cortexm0/u_logic/U6850/Y (OAI21_X2_A7TULL)    0.345    0.355   17.896 f
  u_cortexm0integration/u_cortexm0/u_logic/n7403 (net)     3    0.027        0.000     17.896 f
  u_cortexm0integration/u_cortexm0/u_logic/U6854/AN (NAND4B_X2_A7TULL)    0.345    0.001 *   17.897 f
  u_cortexm0integration/u_cortexm0/u_logic/U6854/Y (NAND4B_X2_A7TULL)    1.871    1.429   19.326 f
  u_cortexm0integration/u_cortexm0/u_logic/G41775 (net)    14    0.107       0.000     19.326 f
  u_cortexm0integration/u_cortexm0/u_logic/Xl8l85_reg/D (SDFFSQ_X1_A7TULL)    1.871    0.005 *   19.331 f
  data arrival time                                                                    19.331

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Xl8l85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -1.045     20.755
  data required time                                                                   20.755
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.755
  data arrival time                                                                   -19.331
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.424


  Startpoint: flash_hrdata[8]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Ln8l85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  flash_hrdata[8] (in)                                             0.130     0.024     14.024 f
  flash_hrdata[8] (net)                         1        0.006               0.000     14.024 f
  U442/A (BUF_X6_A7TULL)                                           0.130     0.000 *   14.024 f
  U442/Y (BUF_X6_A7TULL)                                           0.068     0.209     14.234 f
  n618 (net)                                    1        0.010               0.000     14.234 f
  u_ahb_slave_mux_sys_bus/HRDATA0[8] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   14.234 f
  u_ahb_slave_mux_sys_bus/HRDATA0[8] (net)               0.010               0.000     14.234 f
  u_ahb_slave_mux_sys_bus/U24/B1 (AOI22_X1_A7TULL)                 0.068     0.000 *   14.234 f
  u_ahb_slave_mux_sys_bus/U24/Y (AOI22_X1_A7TULL)                  0.544     0.418     14.651 r
  u_ahb_slave_mux_sys_bus/n4 (net)              1        0.012               0.000     14.651 r
  u_ahb_slave_mux_sys_bus/U25/C0 (OAI2B11_X1_A7TULL)               0.544     0.000 *   14.652 r
  u_ahb_slave_mux_sys_bus/U25/Y (OAI2B11_X1_A7TULL)                0.901     0.723     15.375 f
  u_ahb_slave_mux_sys_bus/HRDATA[8] (net)       3        0.027               0.000     15.375 f
  u_ahb_slave_mux_sys_bus/HRDATA[8] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   15.375 f
  cm0_hrdata[8] (net)                                    0.027               0.000     15.375 f
  u_cortexm0integration/HRDATA[8] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000    15.375 f
  u_cortexm0integration/HRDATA[8] (net)                  0.027               0.000     15.375 f
  u_cortexm0integration/u_cortexm0/HRDATA[8] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000   15.375 f
  u_cortexm0integration/u_cortexm0/HRDATA[8] (net)       0.027               0.000     15.375 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[8] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000   15.375 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[8] (net)    0.027        0.000     15.375 f
  u_cortexm0integration/u_cortexm0/u_logic/U4057/A1 (AOI22_X1_A7TULL)    0.901    0.001 *   15.376 f
  u_cortexm0integration/u_cortexm0/u_logic/U4057/Y (AOI22_X1_A7TULL)    0.479    0.521   15.896 r
  u_cortexm0integration/u_cortexm0/u_logic/n2651 (net)     1    0.007        0.000     15.896 r
  u_cortexm0integration/u_cortexm0/u_logic/U4058/C0 (OAI211_X1_A7TULL)    0.479    0.000 *   15.896 r
  u_cortexm0integration/u_cortexm0/u_logic/U4058/Y (OAI211_X1_A7TULL)    0.440    0.409   16.305 f
  u_cortexm0integration/u_cortexm0/u_logic/n2653 (net)     1    0.008        0.000     16.305 f
  u_cortexm0integration/u_cortexm0/u_logic/U4059/B0 (AOI21_X1_A7TULL)    0.440    0.000 *   16.305 f
  u_cortexm0integration/u_cortexm0/u_logic/U4059/Y (AOI21_X1_A7TULL)    0.515    0.459   16.764 r
  u_cortexm0integration/u_cortexm0/u_logic/n5608 (net)     2    0.014        0.000     16.764 r
  u_cortexm0integration/u_cortexm0/u_logic/U6848/B0 (OAI22_X1_A7TULL)    0.515    0.000 *   16.765 r
  u_cortexm0integration/u_cortexm0/u_logic/U6848/Y (OAI22_X1_A7TULL)    0.302    0.331   17.096 f
  u_cortexm0integration/u_cortexm0/u_logic/n5610 (net)     1    0.004        0.000     17.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U6849/C0 (AOI211_X1_A7TULL)    0.302    0.000 *   17.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U6849/Y (AOI211_X1_A7TULL)    0.491    0.445   17.541 r
  u_cortexm0integration/u_cortexm0/u_logic/n5611 (net)     1    0.005        0.000     17.541 r
  u_cortexm0integration/u_cortexm0/u_logic/U6850/B0 (OAI21_X2_A7TULL)    0.491    0.000 *   17.541 r
  u_cortexm0integration/u_cortexm0/u_logic/U6850/Y (OAI21_X2_A7TULL)    0.345    0.355   17.896 f
  u_cortexm0integration/u_cortexm0/u_logic/n7403 (net)     3    0.027        0.000     17.896 f
  u_cortexm0integration/u_cortexm0/u_logic/U6854/AN (NAND4B_X2_A7TULL)    0.345    0.001 *   17.897 f
  u_cortexm0integration/u_cortexm0/u_logic/U6854/Y (NAND4B_X2_A7TULL)    1.871    1.429   19.326 f
  u_cortexm0integration/u_cortexm0/u_logic/G41775 (net)    14    0.107       0.000     19.326 f
  u_cortexm0integration/u_cortexm0/u_logic/Ln8l85_reg/D (SDFFSQ_X1_A7TULL)    1.871    0.005 *   19.331 f
  data arrival time                                                                    19.331

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Ln8l85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -1.045     20.755
  data required time                                                                   20.755
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.755
  data arrival time                                                                   -19.331
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.424


  Startpoint: flash_hrdata[8]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Fjml85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  flash_hrdata[8] (in)                                             0.130     0.024     14.024 f
  flash_hrdata[8] (net)                         1        0.006               0.000     14.024 f
  U442/A (BUF_X6_A7TULL)                                           0.130     0.000 *   14.024 f
  U442/Y (BUF_X6_A7TULL)                                           0.068     0.209     14.234 f
  n618 (net)                                    1        0.010               0.000     14.234 f
  u_ahb_slave_mux_sys_bus/HRDATA0[8] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   14.234 f
  u_ahb_slave_mux_sys_bus/HRDATA0[8] (net)               0.010               0.000     14.234 f
  u_ahb_slave_mux_sys_bus/U24/B1 (AOI22_X1_A7TULL)                 0.068     0.000 *   14.234 f
  u_ahb_slave_mux_sys_bus/U24/Y (AOI22_X1_A7TULL)                  0.544     0.418     14.651 r
  u_ahb_slave_mux_sys_bus/n4 (net)              1        0.012               0.000     14.651 r
  u_ahb_slave_mux_sys_bus/U25/C0 (OAI2B11_X1_A7TULL)               0.544     0.000 *   14.652 r
  u_ahb_slave_mux_sys_bus/U25/Y (OAI2B11_X1_A7TULL)                0.901     0.723     15.375 f
  u_ahb_slave_mux_sys_bus/HRDATA[8] (net)       3        0.027               0.000     15.375 f
  u_ahb_slave_mux_sys_bus/HRDATA[8] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   15.375 f
  cm0_hrdata[8] (net)                                    0.027               0.000     15.375 f
  u_cortexm0integration/HRDATA[8] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000    15.375 f
  u_cortexm0integration/HRDATA[8] (net)                  0.027               0.000     15.375 f
  u_cortexm0integration/u_cortexm0/HRDATA[8] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000   15.375 f
  u_cortexm0integration/u_cortexm0/HRDATA[8] (net)       0.027               0.000     15.375 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[8] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000   15.375 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[8] (net)    0.027        0.000     15.375 f
  u_cortexm0integration/u_cortexm0/u_logic/U4057/A1 (AOI22_X1_A7TULL)    0.901    0.001 *   15.376 f
  u_cortexm0integration/u_cortexm0/u_logic/U4057/Y (AOI22_X1_A7TULL)    0.479    0.521   15.896 r
  u_cortexm0integration/u_cortexm0/u_logic/n2651 (net)     1    0.007        0.000     15.896 r
  u_cortexm0integration/u_cortexm0/u_logic/U4058/C0 (OAI211_X1_A7TULL)    0.479    0.000 *   15.896 r
  u_cortexm0integration/u_cortexm0/u_logic/U4058/Y (OAI211_X1_A7TULL)    0.440    0.409   16.305 f
  u_cortexm0integration/u_cortexm0/u_logic/n2653 (net)     1    0.008        0.000     16.305 f
  u_cortexm0integration/u_cortexm0/u_logic/U4059/B0 (AOI21_X1_A7TULL)    0.440    0.000 *   16.305 f
  u_cortexm0integration/u_cortexm0/u_logic/U4059/Y (AOI21_X1_A7TULL)    0.515    0.459   16.764 r
  u_cortexm0integration/u_cortexm0/u_logic/n5608 (net)     2    0.014        0.000     16.764 r
  u_cortexm0integration/u_cortexm0/u_logic/U6848/B0 (OAI22_X1_A7TULL)    0.515    0.000 *   16.765 r
  u_cortexm0integration/u_cortexm0/u_logic/U6848/Y (OAI22_X1_A7TULL)    0.302    0.331   17.096 f
  u_cortexm0integration/u_cortexm0/u_logic/n5610 (net)     1    0.004        0.000     17.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U6849/C0 (AOI211_X1_A7TULL)    0.302    0.000 *   17.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U6849/Y (AOI211_X1_A7TULL)    0.491    0.445   17.541 r
  u_cortexm0integration/u_cortexm0/u_logic/n5611 (net)     1    0.005        0.000     17.541 r
  u_cortexm0integration/u_cortexm0/u_logic/U6850/B0 (OAI21_X2_A7TULL)    0.491    0.000 *   17.541 r
  u_cortexm0integration/u_cortexm0/u_logic/U6850/Y (OAI21_X2_A7TULL)    0.345    0.355   17.896 f
  u_cortexm0integration/u_cortexm0/u_logic/n7403 (net)     3    0.027        0.000     17.896 f
  u_cortexm0integration/u_cortexm0/u_logic/U6854/AN (NAND4B_X2_A7TULL)    0.345    0.001 *   17.897 f
  u_cortexm0integration/u_cortexm0/u_logic/U6854/Y (NAND4B_X2_A7TULL)    1.871    1.429   19.326 f
  u_cortexm0integration/u_cortexm0/u_logic/G41775 (net)    14    0.107       0.000     19.326 f
  u_cortexm0integration/u_cortexm0/u_logic/Fjml85_reg/D (SDFFSQ_X1_A7TULL)    1.871    0.005 *   19.331 f
  data arrival time                                                                    19.331

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Fjml85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -1.045     20.755
  data required time                                                                   20.755
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.755
  data arrival time                                                                   -19.331
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.424


  Startpoint: flash_hrdata[8]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Tpjl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  flash_hrdata[8] (in)                                             0.130     0.024     14.024 f
  flash_hrdata[8] (net)                         1        0.006               0.000     14.024 f
  U442/A (BUF_X6_A7TULL)                                           0.130     0.000 *   14.024 f
  U442/Y (BUF_X6_A7TULL)                                           0.068     0.209     14.234 f
  n618 (net)                                    1        0.010               0.000     14.234 f
  u_ahb_slave_mux_sys_bus/HRDATA0[8] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   14.234 f
  u_ahb_slave_mux_sys_bus/HRDATA0[8] (net)               0.010               0.000     14.234 f
  u_ahb_slave_mux_sys_bus/U24/B1 (AOI22_X1_A7TULL)                 0.068     0.000 *   14.234 f
  u_ahb_slave_mux_sys_bus/U24/Y (AOI22_X1_A7TULL)                  0.544     0.418     14.651 r
  u_ahb_slave_mux_sys_bus/n4 (net)              1        0.012               0.000     14.651 r
  u_ahb_slave_mux_sys_bus/U25/C0 (OAI2B11_X1_A7TULL)               0.544     0.000 *   14.652 r
  u_ahb_slave_mux_sys_bus/U25/Y (OAI2B11_X1_A7TULL)                0.901     0.723     15.375 f
  u_ahb_slave_mux_sys_bus/HRDATA[8] (net)       3        0.027               0.000     15.375 f
  u_ahb_slave_mux_sys_bus/HRDATA[8] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   15.375 f
  cm0_hrdata[8] (net)                                    0.027               0.000     15.375 f
  u_cortexm0integration/HRDATA[8] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000    15.375 f
  u_cortexm0integration/HRDATA[8] (net)                  0.027               0.000     15.375 f
  u_cortexm0integration/u_cortexm0/HRDATA[8] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000   15.375 f
  u_cortexm0integration/u_cortexm0/HRDATA[8] (net)       0.027               0.000     15.375 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[8] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000   15.375 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[8] (net)    0.027        0.000     15.375 f
  u_cortexm0integration/u_cortexm0/u_logic/U4057/A1 (AOI22_X1_A7TULL)    0.901    0.001 *   15.376 f
  u_cortexm0integration/u_cortexm0/u_logic/U4057/Y (AOI22_X1_A7TULL)    0.479    0.521   15.896 r
  u_cortexm0integration/u_cortexm0/u_logic/n2651 (net)     1    0.007        0.000     15.896 r
  u_cortexm0integration/u_cortexm0/u_logic/U4058/C0 (OAI211_X1_A7TULL)    0.479    0.000 *   15.896 r
  u_cortexm0integration/u_cortexm0/u_logic/U4058/Y (OAI211_X1_A7TULL)    0.440    0.409   16.305 f
  u_cortexm0integration/u_cortexm0/u_logic/n2653 (net)     1    0.008        0.000     16.305 f
  u_cortexm0integration/u_cortexm0/u_logic/U4059/B0 (AOI21_X1_A7TULL)    0.440    0.000 *   16.305 f
  u_cortexm0integration/u_cortexm0/u_logic/U4059/Y (AOI21_X1_A7TULL)    0.515    0.459   16.764 r
  u_cortexm0integration/u_cortexm0/u_logic/n5608 (net)     2    0.014        0.000     16.764 r
  u_cortexm0integration/u_cortexm0/u_logic/U6848/B0 (OAI22_X1_A7TULL)    0.515    0.000 *   16.765 r
  u_cortexm0integration/u_cortexm0/u_logic/U6848/Y (OAI22_X1_A7TULL)    0.302    0.331   17.096 f
  u_cortexm0integration/u_cortexm0/u_logic/n5610 (net)     1    0.004        0.000     17.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U6849/C0 (AOI211_X1_A7TULL)    0.302    0.000 *   17.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U6849/Y (AOI211_X1_A7TULL)    0.491    0.445   17.541 r
  u_cortexm0integration/u_cortexm0/u_logic/n5611 (net)     1    0.005        0.000     17.541 r
  u_cortexm0integration/u_cortexm0/u_logic/U6850/B0 (OAI21_X2_A7TULL)    0.491    0.000 *   17.541 r
  u_cortexm0integration/u_cortexm0/u_logic/U6850/Y (OAI21_X2_A7TULL)    0.345    0.355   17.896 f
  u_cortexm0integration/u_cortexm0/u_logic/n7403 (net)     3    0.027        0.000     17.896 f
  u_cortexm0integration/u_cortexm0/u_logic/U6854/AN (NAND4B_X2_A7TULL)    0.345    0.001 *   17.897 f
  u_cortexm0integration/u_cortexm0/u_logic/U6854/Y (NAND4B_X2_A7TULL)    1.871    1.429   19.326 f
  u_cortexm0integration/u_cortexm0/u_logic/G41775 (net)    14    0.107       0.000     19.326 f
  u_cortexm0integration/u_cortexm0/u_logic/Tpjl85_reg/D (SDFFSQ_X1_A7TULL)    1.871    0.005 *   19.331 f
  data arrival time                                                                    19.331

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Tpjl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -1.045     20.755
  data required time                                                                   20.755
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.755
  data arrival time                                                                   -19.331
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.424


  Startpoint: flash_hrdata[8]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Jk8l85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  flash_hrdata[8] (in)                                             0.130     0.024     14.024 f
  flash_hrdata[8] (net)                         1        0.006               0.000     14.024 f
  U442/A (BUF_X6_A7TULL)                                           0.130     0.000 *   14.024 f
  U442/Y (BUF_X6_A7TULL)                                           0.068     0.209     14.234 f
  n618 (net)                                    1        0.010               0.000     14.234 f
  u_ahb_slave_mux_sys_bus/HRDATA0[8] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   14.234 f
  u_ahb_slave_mux_sys_bus/HRDATA0[8] (net)               0.010               0.000     14.234 f
  u_ahb_slave_mux_sys_bus/U24/B1 (AOI22_X1_A7TULL)                 0.068     0.000 *   14.234 f
  u_ahb_slave_mux_sys_bus/U24/Y (AOI22_X1_A7TULL)                  0.544     0.418     14.651 r
  u_ahb_slave_mux_sys_bus/n4 (net)              1        0.012               0.000     14.651 r
  u_ahb_slave_mux_sys_bus/U25/C0 (OAI2B11_X1_A7TULL)               0.544     0.000 *   14.652 r
  u_ahb_slave_mux_sys_bus/U25/Y (OAI2B11_X1_A7TULL)                0.901     0.723     15.375 f
  u_ahb_slave_mux_sys_bus/HRDATA[8] (net)       3        0.027               0.000     15.375 f
  u_ahb_slave_mux_sys_bus/HRDATA[8] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   15.375 f
  cm0_hrdata[8] (net)                                    0.027               0.000     15.375 f
  u_cortexm0integration/HRDATA[8] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000    15.375 f
  u_cortexm0integration/HRDATA[8] (net)                  0.027               0.000     15.375 f
  u_cortexm0integration/u_cortexm0/HRDATA[8] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000   15.375 f
  u_cortexm0integration/u_cortexm0/HRDATA[8] (net)       0.027               0.000     15.375 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[8] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000   15.375 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[8] (net)    0.027        0.000     15.375 f
  u_cortexm0integration/u_cortexm0/u_logic/U4057/A1 (AOI22_X1_A7TULL)    0.901    0.001 *   15.376 f
  u_cortexm0integration/u_cortexm0/u_logic/U4057/Y (AOI22_X1_A7TULL)    0.479    0.521   15.896 r
  u_cortexm0integration/u_cortexm0/u_logic/n2651 (net)     1    0.007        0.000     15.896 r
  u_cortexm0integration/u_cortexm0/u_logic/U4058/C0 (OAI211_X1_A7TULL)    0.479    0.000 *   15.896 r
  u_cortexm0integration/u_cortexm0/u_logic/U4058/Y (OAI211_X1_A7TULL)    0.440    0.409   16.305 f
  u_cortexm0integration/u_cortexm0/u_logic/n2653 (net)     1    0.008        0.000     16.305 f
  u_cortexm0integration/u_cortexm0/u_logic/U4059/B0 (AOI21_X1_A7TULL)    0.440    0.000 *   16.305 f
  u_cortexm0integration/u_cortexm0/u_logic/U4059/Y (AOI21_X1_A7TULL)    0.515    0.459   16.764 r
  u_cortexm0integration/u_cortexm0/u_logic/n5608 (net)     2    0.014        0.000     16.764 r
  u_cortexm0integration/u_cortexm0/u_logic/U6848/B0 (OAI22_X1_A7TULL)    0.515    0.000 *   16.765 r
  u_cortexm0integration/u_cortexm0/u_logic/U6848/Y (OAI22_X1_A7TULL)    0.302    0.331   17.096 f
  u_cortexm0integration/u_cortexm0/u_logic/n5610 (net)     1    0.004        0.000     17.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U6849/C0 (AOI211_X1_A7TULL)    0.302    0.000 *   17.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U6849/Y (AOI211_X1_A7TULL)    0.491    0.445   17.541 r
  u_cortexm0integration/u_cortexm0/u_logic/n5611 (net)     1    0.005        0.000     17.541 r
  u_cortexm0integration/u_cortexm0/u_logic/U6850/B0 (OAI21_X2_A7TULL)    0.491    0.000 *   17.541 r
  u_cortexm0integration/u_cortexm0/u_logic/U6850/Y (OAI21_X2_A7TULL)    0.345    0.355   17.896 f
  u_cortexm0integration/u_cortexm0/u_logic/n7403 (net)     3    0.027        0.000     17.896 f
  u_cortexm0integration/u_cortexm0/u_logic/U6854/AN (NAND4B_X2_A7TULL)    0.345    0.001 *   17.897 f
  u_cortexm0integration/u_cortexm0/u_logic/U6854/Y (NAND4B_X2_A7TULL)    1.871    1.429   19.326 f
  u_cortexm0integration/u_cortexm0/u_logic/G41775 (net)    14    0.107       0.000     19.326 f
  u_cortexm0integration/u_cortexm0/u_logic/Jk8l85_reg/D (SDFFSQ_X1_A7TULL)    1.871    0.005 *   19.331 f
  data arrival time                                                                    19.331

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Jk8l85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -1.045     20.755
  data required time                                                                   20.755
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.755
  data arrival time                                                                   -19.331
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.424


  Startpoint: flash_hrdata[8]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Jpol85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  flash_hrdata[8] (in)                                             0.130     0.024     14.024 f
  flash_hrdata[8] (net)                         1        0.006               0.000     14.024 f
  U442/A (BUF_X6_A7TULL)                                           0.130     0.000 *   14.024 f
  U442/Y (BUF_X6_A7TULL)                                           0.068     0.209     14.234 f
  n618 (net)                                    1        0.010               0.000     14.234 f
  u_ahb_slave_mux_sys_bus/HRDATA0[8] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   14.234 f
  u_ahb_slave_mux_sys_bus/HRDATA0[8] (net)               0.010               0.000     14.234 f
  u_ahb_slave_mux_sys_bus/U24/B1 (AOI22_X1_A7TULL)                 0.068     0.000 *   14.234 f
  u_ahb_slave_mux_sys_bus/U24/Y (AOI22_X1_A7TULL)                  0.544     0.418     14.651 r
  u_ahb_slave_mux_sys_bus/n4 (net)              1        0.012               0.000     14.651 r
  u_ahb_slave_mux_sys_bus/U25/C0 (OAI2B11_X1_A7TULL)               0.544     0.000 *   14.652 r
  u_ahb_slave_mux_sys_bus/U25/Y (OAI2B11_X1_A7TULL)                0.901     0.723     15.375 f
  u_ahb_slave_mux_sys_bus/HRDATA[8] (net)       3        0.027               0.000     15.375 f
  u_ahb_slave_mux_sys_bus/HRDATA[8] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   15.375 f
  cm0_hrdata[8] (net)                                    0.027               0.000     15.375 f
  u_cortexm0integration/HRDATA[8] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000    15.375 f
  u_cortexm0integration/HRDATA[8] (net)                  0.027               0.000     15.375 f
  u_cortexm0integration/u_cortexm0/HRDATA[8] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000   15.375 f
  u_cortexm0integration/u_cortexm0/HRDATA[8] (net)       0.027               0.000     15.375 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[8] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000   15.375 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[8] (net)    0.027        0.000     15.375 f
  u_cortexm0integration/u_cortexm0/u_logic/U4057/A1 (AOI22_X1_A7TULL)    0.901    0.001 *   15.376 f
  u_cortexm0integration/u_cortexm0/u_logic/U4057/Y (AOI22_X1_A7TULL)    0.479    0.521   15.896 r
  u_cortexm0integration/u_cortexm0/u_logic/n2651 (net)     1    0.007        0.000     15.896 r
  u_cortexm0integration/u_cortexm0/u_logic/U4058/C0 (OAI211_X1_A7TULL)    0.479    0.000 *   15.896 r
  u_cortexm0integration/u_cortexm0/u_logic/U4058/Y (OAI211_X1_A7TULL)    0.440    0.409   16.305 f
  u_cortexm0integration/u_cortexm0/u_logic/n2653 (net)     1    0.008        0.000     16.305 f
  u_cortexm0integration/u_cortexm0/u_logic/U4059/B0 (AOI21_X1_A7TULL)    0.440    0.000 *   16.305 f
  u_cortexm0integration/u_cortexm0/u_logic/U4059/Y (AOI21_X1_A7TULL)    0.515    0.459   16.764 r
  u_cortexm0integration/u_cortexm0/u_logic/n5608 (net)     2    0.014        0.000     16.764 r
  u_cortexm0integration/u_cortexm0/u_logic/U6848/B0 (OAI22_X1_A7TULL)    0.515    0.000 *   16.765 r
  u_cortexm0integration/u_cortexm0/u_logic/U6848/Y (OAI22_X1_A7TULL)    0.302    0.331   17.096 f
  u_cortexm0integration/u_cortexm0/u_logic/n5610 (net)     1    0.004        0.000     17.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U6849/C0 (AOI211_X1_A7TULL)    0.302    0.000 *   17.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U6849/Y (AOI211_X1_A7TULL)    0.491    0.445   17.541 r
  u_cortexm0integration/u_cortexm0/u_logic/n5611 (net)     1    0.005        0.000     17.541 r
  u_cortexm0integration/u_cortexm0/u_logic/U6850/B0 (OAI21_X2_A7TULL)    0.491    0.000 *   17.541 r
  u_cortexm0integration/u_cortexm0/u_logic/U6850/Y (OAI21_X2_A7TULL)    0.345    0.355   17.896 f
  u_cortexm0integration/u_cortexm0/u_logic/n7403 (net)     3    0.027        0.000     17.896 f
  u_cortexm0integration/u_cortexm0/u_logic/U6854/AN (NAND4B_X2_A7TULL)    0.345    0.001 *   17.897 f
  u_cortexm0integration/u_cortexm0/u_logic/U6854/Y (NAND4B_X2_A7TULL)    1.871    1.429   19.326 f
  u_cortexm0integration/u_cortexm0/u_logic/G41775 (net)    14    0.107       0.000     19.326 f
  u_cortexm0integration/u_cortexm0/u_logic/Jpol85_reg/D (SDFFSQ_X1_A7TULL)    1.871    0.005 *   19.330 f
  data arrival time                                                                    19.330

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Jpol85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -1.045     20.755
  data required time                                                                   20.755
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.755
  data arrival time                                                                   -19.330
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.424


  Startpoint: flash_hrdata[8]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Zo8l85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  flash_hrdata[8] (in)                                             0.130     0.024     14.024 f
  flash_hrdata[8] (net)                         1        0.006               0.000     14.024 f
  U442/A (BUF_X6_A7TULL)                                           0.130     0.000 *   14.024 f
  U442/Y (BUF_X6_A7TULL)                                           0.068     0.209     14.234 f
  n618 (net)                                    1        0.010               0.000     14.234 f
  u_ahb_slave_mux_sys_bus/HRDATA0[8] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   14.234 f
  u_ahb_slave_mux_sys_bus/HRDATA0[8] (net)               0.010               0.000     14.234 f
  u_ahb_slave_mux_sys_bus/U24/B1 (AOI22_X1_A7TULL)                 0.068     0.000 *   14.234 f
  u_ahb_slave_mux_sys_bus/U24/Y (AOI22_X1_A7TULL)                  0.544     0.418     14.651 r
  u_ahb_slave_mux_sys_bus/n4 (net)              1        0.012               0.000     14.651 r
  u_ahb_slave_mux_sys_bus/U25/C0 (OAI2B11_X1_A7TULL)               0.544     0.000 *   14.652 r
  u_ahb_slave_mux_sys_bus/U25/Y (OAI2B11_X1_A7TULL)                0.901     0.723     15.375 f
  u_ahb_slave_mux_sys_bus/HRDATA[8] (net)       3        0.027               0.000     15.375 f
  u_ahb_slave_mux_sys_bus/HRDATA[8] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   15.375 f
  cm0_hrdata[8] (net)                                    0.027               0.000     15.375 f
  u_cortexm0integration/HRDATA[8] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000    15.375 f
  u_cortexm0integration/HRDATA[8] (net)                  0.027               0.000     15.375 f
  u_cortexm0integration/u_cortexm0/HRDATA[8] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000   15.375 f
  u_cortexm0integration/u_cortexm0/HRDATA[8] (net)       0.027               0.000     15.375 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[8] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000   15.375 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[8] (net)    0.027        0.000     15.375 f
  u_cortexm0integration/u_cortexm0/u_logic/U4057/A1 (AOI22_X1_A7TULL)    0.901    0.001 *   15.376 f
  u_cortexm0integration/u_cortexm0/u_logic/U4057/Y (AOI22_X1_A7TULL)    0.479    0.521   15.896 r
  u_cortexm0integration/u_cortexm0/u_logic/n2651 (net)     1    0.007        0.000     15.896 r
  u_cortexm0integration/u_cortexm0/u_logic/U4058/C0 (OAI211_X1_A7TULL)    0.479    0.000 *   15.896 r
  u_cortexm0integration/u_cortexm0/u_logic/U4058/Y (OAI211_X1_A7TULL)    0.440    0.409   16.305 f
  u_cortexm0integration/u_cortexm0/u_logic/n2653 (net)     1    0.008        0.000     16.305 f
  u_cortexm0integration/u_cortexm0/u_logic/U4059/B0 (AOI21_X1_A7TULL)    0.440    0.000 *   16.305 f
  u_cortexm0integration/u_cortexm0/u_logic/U4059/Y (AOI21_X1_A7TULL)    0.515    0.459   16.764 r
  u_cortexm0integration/u_cortexm0/u_logic/n5608 (net)     2    0.014        0.000     16.764 r
  u_cortexm0integration/u_cortexm0/u_logic/U6848/B0 (OAI22_X1_A7TULL)    0.515    0.000 *   16.765 r
  u_cortexm0integration/u_cortexm0/u_logic/U6848/Y (OAI22_X1_A7TULL)    0.302    0.331   17.096 f
  u_cortexm0integration/u_cortexm0/u_logic/n5610 (net)     1    0.004        0.000     17.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U6849/C0 (AOI211_X1_A7TULL)    0.302    0.000 *   17.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U6849/Y (AOI211_X1_A7TULL)    0.491    0.445   17.541 r
  u_cortexm0integration/u_cortexm0/u_logic/n5611 (net)     1    0.005        0.000     17.541 r
  u_cortexm0integration/u_cortexm0/u_logic/U6850/B0 (OAI21_X2_A7TULL)    0.491    0.000 *   17.541 r
  u_cortexm0integration/u_cortexm0/u_logic/U6850/Y (OAI21_X2_A7TULL)    0.345    0.355   17.896 f
  u_cortexm0integration/u_cortexm0/u_logic/n7403 (net)     3    0.027        0.000     17.896 f
  u_cortexm0integration/u_cortexm0/u_logic/U6854/AN (NAND4B_X2_A7TULL)    0.345    0.001 *   17.897 f
  u_cortexm0integration/u_cortexm0/u_logic/U6854/Y (NAND4B_X2_A7TULL)    1.871    1.429   19.326 f
  u_cortexm0integration/u_cortexm0/u_logic/G41775 (net)    14    0.107       0.000     19.326 f
  u_cortexm0integration/u_cortexm0/u_logic/Zo8l85_reg/D (SDFFSQ_X1_A7TULL)    1.871    0.003 *   19.329 f
  data arrival time                                                                    19.329

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Zo8l85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -1.045     20.755
  data required time                                                                   20.755
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.755
  data arrival time                                                                   -19.329
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.426


  Startpoint: flash_hrdata[8]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Nvql85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  flash_hrdata[8] (in)                                             0.130     0.024     14.024 f
  flash_hrdata[8] (net)                         1        0.006               0.000     14.024 f
  U442/A (BUF_X6_A7TULL)                                           0.130     0.000 *   14.024 f
  U442/Y (BUF_X6_A7TULL)                                           0.068     0.209     14.234 f
  n618 (net)                                    1        0.010               0.000     14.234 f
  u_ahb_slave_mux_sys_bus/HRDATA0[8] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   14.234 f
  u_ahb_slave_mux_sys_bus/HRDATA0[8] (net)               0.010               0.000     14.234 f
  u_ahb_slave_mux_sys_bus/U24/B1 (AOI22_X1_A7TULL)                 0.068     0.000 *   14.234 f
  u_ahb_slave_mux_sys_bus/U24/Y (AOI22_X1_A7TULL)                  0.544     0.418     14.651 r
  u_ahb_slave_mux_sys_bus/n4 (net)              1        0.012               0.000     14.651 r
  u_ahb_slave_mux_sys_bus/U25/C0 (OAI2B11_X1_A7TULL)               0.544     0.000 *   14.652 r
  u_ahb_slave_mux_sys_bus/U25/Y (OAI2B11_X1_A7TULL)                0.901     0.723     15.375 f
  u_ahb_slave_mux_sys_bus/HRDATA[8] (net)       3        0.027               0.000     15.375 f
  u_ahb_slave_mux_sys_bus/HRDATA[8] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   15.375 f
  cm0_hrdata[8] (net)                                    0.027               0.000     15.375 f
  u_cortexm0integration/HRDATA[8] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000    15.375 f
  u_cortexm0integration/HRDATA[8] (net)                  0.027               0.000     15.375 f
  u_cortexm0integration/u_cortexm0/HRDATA[8] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000   15.375 f
  u_cortexm0integration/u_cortexm0/HRDATA[8] (net)       0.027               0.000     15.375 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[8] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000   15.375 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[8] (net)    0.027        0.000     15.375 f
  u_cortexm0integration/u_cortexm0/u_logic/U4057/A1 (AOI22_X1_A7TULL)    0.901    0.001 *   15.376 f
  u_cortexm0integration/u_cortexm0/u_logic/U4057/Y (AOI22_X1_A7TULL)    0.479    0.521   15.896 r
  u_cortexm0integration/u_cortexm0/u_logic/n2651 (net)     1    0.007        0.000     15.896 r
  u_cortexm0integration/u_cortexm0/u_logic/U4058/C0 (OAI211_X1_A7TULL)    0.479    0.000 *   15.896 r
  u_cortexm0integration/u_cortexm0/u_logic/U4058/Y (OAI211_X1_A7TULL)    0.440    0.409   16.305 f
  u_cortexm0integration/u_cortexm0/u_logic/n2653 (net)     1    0.008        0.000     16.305 f
  u_cortexm0integration/u_cortexm0/u_logic/U4059/B0 (AOI21_X1_A7TULL)    0.440    0.000 *   16.305 f
  u_cortexm0integration/u_cortexm0/u_logic/U4059/Y (AOI21_X1_A7TULL)    0.515    0.459   16.764 r
  u_cortexm0integration/u_cortexm0/u_logic/n5608 (net)     2    0.014        0.000     16.764 r
  u_cortexm0integration/u_cortexm0/u_logic/U6848/B0 (OAI22_X1_A7TULL)    0.515    0.000 *   16.765 r
  u_cortexm0integration/u_cortexm0/u_logic/U6848/Y (OAI22_X1_A7TULL)    0.302    0.331   17.096 f
  u_cortexm0integration/u_cortexm0/u_logic/n5610 (net)     1    0.004        0.000     17.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U6849/C0 (AOI211_X1_A7TULL)    0.302    0.000 *   17.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U6849/Y (AOI211_X1_A7TULL)    0.491    0.445   17.541 r
  u_cortexm0integration/u_cortexm0/u_logic/n5611 (net)     1    0.005        0.000     17.541 r
  u_cortexm0integration/u_cortexm0/u_logic/U6850/B0 (OAI21_X2_A7TULL)    0.491    0.000 *   17.541 r
  u_cortexm0integration/u_cortexm0/u_logic/U6850/Y (OAI21_X2_A7TULL)    0.345    0.355   17.896 f
  u_cortexm0integration/u_cortexm0/u_logic/n7403 (net)     3    0.027        0.000     17.896 f
  u_cortexm0integration/u_cortexm0/u_logic/U6854/AN (NAND4B_X2_A7TULL)    0.345    0.001 *   17.897 f
  u_cortexm0integration/u_cortexm0/u_logic/U6854/Y (NAND4B_X2_A7TULL)    1.871    1.429   19.326 f
  u_cortexm0integration/u_cortexm0/u_logic/G41775 (net)    14    0.107       0.000     19.326 f
  u_cortexm0integration/u_cortexm0/u_logic/Nvql85_reg/D (SDFFSQ_X1_A7TULL)    1.871    0.003 *   19.329 f
  data arrival time                                                                    19.329

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Nvql85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -1.045     20.755
  data required time                                                                   20.755
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.755
  data arrival time                                                                   -19.329
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.426


  Startpoint: sram_hrdata[15]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Dunl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  sram_hrdata[15] (in)                                             0.131     0.025     14.025 f
  sram_hrdata[15] (net)                         1        0.006               0.000     14.025 f
  U414/A (BUF_X6_A7TULL)                                           0.131     0.000 *   14.025 f
  U414/Y (BUF_X6_A7TULL)                                           0.077     0.218     14.243 f
  n646 (net)                                    1        0.015               0.000     14.243 f
  u_ahb_slave_mux_sys_bus/HRDATA1[15] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   14.243 f
  u_ahb_slave_mux_sys_bus/HRDATA1[15] (net)              0.015               0.000     14.243 f
  u_ahb_slave_mux_sys_bus/U90/B1 (AOI22_X1_A7TULL)                 0.077     0.000 *   14.243 f
  u_ahb_slave_mux_sys_bus/U90/Y (AOI22_X1_A7TULL)                  0.454     0.315     14.558 r
  u_ahb_slave_mux_sys_bus/n55 (net)             1        0.005               0.000     14.558 r
  u_ahb_slave_mux_sys_bus/U93/A (NAND4_X2_A7TULL)                  0.454     0.000 *   14.558 r
  u_ahb_slave_mux_sys_bus/U93/Y (NAND4_X2_A7TULL)                  0.769     0.554     15.112 f
  u_ahb_slave_mux_sys_bus/HRDATA[15] (net)      3        0.035               0.000     15.112 f
  u_ahb_slave_mux_sys_bus/HRDATA[15] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   15.112 f
  cm0_hrdata[15] (net)                                   0.035               0.000     15.112 f
  u_cortexm0integration/HRDATA[15] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000   15.112 f
  u_cortexm0integration/HRDATA[15] (net)                 0.035               0.000     15.112 f
  u_cortexm0integration/u_cortexm0/HRDATA[15] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000   15.112 f
  u_cortexm0integration/u_cortexm0/HRDATA[15] (net)      0.035               0.000     15.112 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[15] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000   15.112 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[15] (net)    0.035       0.000     15.112 f
  u_cortexm0integration/u_cortexm0/u_logic/U3268/A (NAND2_X1_A7TULL)    0.769    0.001 *   15.113 f
  u_cortexm0integration/u_cortexm0/u_logic/U3268/Y (NAND2_X1_A7TULL)    0.379    0.405   15.518 r
  u_cortexm0integration/u_cortexm0/u_logic/n2100 (net)     1    0.014        0.000     15.518 r
  u_cortexm0integration/u_cortexm0/u_logic/U3308/A (NAND2_X4_A7TULL)    0.379    0.000 *   15.518 r
  u_cortexm0integration/u_cortexm0/u_logic/U3308/Y (NAND2_X4_A7TULL)    0.233    0.228   15.746 f
  u_cortexm0integration/u_cortexm0/u_logic/n5626 (net)     6    0.032        0.000     15.746 f
  u_cortexm0integration/u_cortexm0/u_logic/U3340/A0 (AOI21_X1_A7TULL)    0.233    0.000 *   15.747 f
  u_cortexm0integration/u_cortexm0/u_logic/U3340/Y (AOI21_X1_A7TULL)    0.277    0.283   16.029 r
  u_cortexm0integration/u_cortexm0/u_logic/n2161 (net)     1    0.005        0.000     16.029 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/B (NAND3_X2_A7TULL)    0.277    0.000 *   16.029 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/Y (NAND3_X2_A7TULL)    0.283    0.263   16.293 f
  u_cortexm0integration/u_cortexm0/u_logic/n2755 (net)     3    0.014        0.000     16.293 f
  u_cortexm0integration/u_cortexm0/u_logic/U64/B0 (OA21_X2_A7TULL)    0.283    0.000 *   16.293 f
  u_cortexm0integration/u_cortexm0/u_logic/U64/Y (OA21_X2_A7TULL)    0.169    0.346    16.638 f
  u_cortexm0integration/u_cortexm0/u_logic/n7642 (net)     2    0.009        0.000     16.638 f
  u_cortexm0integration/u_cortexm0/u_logic/U3381/B0 (OAI21_X2_A7TULL)    0.169    0.000 *   16.639 f
  u_cortexm0integration/u_cortexm0/u_logic/U3381/Y (OAI21_X2_A7TULL)    0.637    0.240   16.878 r
  u_cortexm0integration/u_cortexm0/u_logic/n6246 (net)     4    0.024        0.000     16.878 r
  u_cortexm0integration/u_cortexm0/u_logic/U6815/A (INV_X2_A7TULL)    0.637    0.000 *   16.878 r
  u_cortexm0integration/u_cortexm0/u_logic/U6815/Y (INV_X2_A7TULL)    0.289    0.289   17.167 f
  u_cortexm0integration/u_cortexm0/u_logic/n5658 (net)     5    0.029        0.000     17.167 f
  u_cortexm0integration/u_cortexm0/u_logic/U6875/B0 (AOI211_X2_A7TULL)    0.289    0.000 *   17.168 f
  u_cortexm0integration/u_cortexm0/u_logic/U6875/Y (AOI211_X2_A7TULL)    1.444    0.963   18.131 r
  u_cortexm0integration/u_cortexm0/u_logic/n7315 (net)     2    0.040        0.000     18.131 r
  u_cortexm0integration/u_cortexm0/u_logic/U6879/B (NAND3B_X4_A7TULL)    1.444    0.002 *   18.133 r
  u_cortexm0integration/u_cortexm0/u_logic/U6879/Y (NAND3B_X4_A7TULL)    1.084    0.982   19.115 f
  u_cortexm0integration/u_cortexm0/u_logic/Qjc775 (net)    16    0.146       0.000     19.115 f
  u_cortexm0integration/u_cortexm0/u_logic/U8309/A1 (OA22_X2_A7TULL)    1.084    0.004 *   19.119 f
  u_cortexm0integration/u_cortexm0/u_logic/U8309/Y (OA22_X2_A7TULL)    0.147    0.609   19.728 f
  u_cortexm0integration/u_cortexm0/u_logic/n8407 (net)     1    0.004        0.000     19.728 f
  u_cortexm0integration/u_cortexm0/u_logic/Dunl85_reg/D (SDFFSQ_X1_A7TULL)    0.147    0.000 *   19.728 f
  data arrival time                                                                    19.728

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Dunl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -0.619     21.181
  data required time                                                                   21.181
  ----------------------------------------------------------------------------------------------
  data required time                                                                   21.181
  data arrival time                                                                   -19.728
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.453


  Startpoint: sram_hrdata[0]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Uskl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  sram_hrdata[0] (in)                                              0.131     0.025     14.025 f
  sram_hrdata[0] (net)                          1        0.006               0.000     14.025 f
  U399/A (BUF_X6_A7TULL)                                           0.131     0.000 *   14.025 f
  U399/Y (BUF_X6_A7TULL)                                           0.071     0.212     14.237 f
  n661 (net)                                    1        0.012               0.000     14.237 f
  u_ahb_slave_mux_sys_bus/HRDATA1[0] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   14.237 f
  u_ahb_slave_mux_sys_bus/HRDATA1[0] (net)               0.012               0.000     14.237 f
  u_ahb_slave_mux_sys_bus/U40/B1 (AOI22_X1_A7TULL)                 0.071     0.000 *   14.237 f
  u_ahb_slave_mux_sys_bus/U40/Y (AOI22_X1_A7TULL)                  0.512     0.396     14.632 r
  u_ahb_slave_mux_sys_bus/n16 (net)             1        0.010               0.000     14.632 r
  u_ahb_slave_mux_sys_bus/U42/C (NAND4_X2_A7TULL)                  0.512     0.000 *   14.632 r
  u_ahb_slave_mux_sys_bus/U42/Y (NAND4_X2_A7TULL)                  0.740     0.598     15.231 f
  u_ahb_slave_mux_sys_bus/HRDATA[0] (net)       3        0.037               0.000     15.231 f
  u_ahb_slave_mux_sys_bus/HRDATA[0] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   15.231 f
  cm0_hrdata[0] (net)                                    0.037               0.000     15.231 f
  u_cortexm0integration/HRDATA[0] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000    15.231 f
  u_cortexm0integration/HRDATA[0] (net)                  0.037               0.000     15.231 f
  u_cortexm0integration/u_cortexm0/HRDATA[0] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000   15.231 f
  u_cortexm0integration/u_cortexm0/HRDATA[0] (net)       0.037               0.000     15.231 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[0] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000   15.231 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[0] (net)    0.037        0.000     15.231 f
  u_cortexm0integration/u_cortexm0/u_logic/U4023/B1 (AOI22_X1_A7TULL)    0.740    0.001 *   15.232 f
  u_cortexm0integration/u_cortexm0/u_logic/U4023/Y (AOI22_X1_A7TULL)    0.424    0.555   15.787 r
  u_cortexm0integration/u_cortexm0/u_logic/n2622 (net)     1    0.008        0.000     15.787 r
  u_cortexm0integration/u_cortexm0/u_logic/U4024/C0 (OAI211_X1_A7TULL)    0.424    0.000 *   15.787 r
  u_cortexm0integration/u_cortexm0/u_logic/U4024/Y (OAI211_X1_A7TULL)    0.411    0.382   16.169 f
  u_cortexm0integration/u_cortexm0/u_logic/n2632 (net)     1    0.007        0.000     16.169 f
  u_cortexm0integration/u_cortexm0/u_logic/U4033/A (NOR2_X1_A7TULL)    0.411    0.000 *   16.169 f
  u_cortexm0integration/u_cortexm0/u_logic/U4033/Y (NOR2_X1_A7TULL)    0.768    0.592   16.761 r
  u_cortexm0integration/u_cortexm0/u_logic/n6239 (net)     4    0.024        0.000     16.761 r
  u_cortexm0integration/u_cortexm0/u_logic/U7399/A0 (OAI22_X1_A7TULL)    0.768    0.000 *   16.761 r
  u_cortexm0integration/u_cortexm0/u_logic/U7399/Y (OAI22_X1_A7TULL)    0.297    0.326   17.088 f
  u_cortexm0integration/u_cortexm0/u_logic/n6247 (net)     1    0.004        0.000     17.088 f
  u_cortexm0integration/u_cortexm0/u_logic/U7402/AN (NAND4B_X2_A7TULL)    0.297    0.000 *   17.088 f
  u_cortexm0integration/u_cortexm0/u_logic/U7402/Y (NAND4B_X2_A7TULL)    0.677    0.697   17.784 f
  u_cortexm0integration/u_cortexm0/u_logic/n7399 (net)     3    0.032        0.000     17.784 f
  u_cortexm0integration/u_cortexm0/u_logic/U8180/AN (NAND2B_X2_A7TULL)    0.677    0.001 *   17.785 f
  u_cortexm0integration/u_cortexm0/u_logic/U8180/Y (NAND2B_X2_A7TULL)    1.288    1.190   18.975 f
  u_cortexm0integration/u_cortexm0/u_logic/Dnc775 (net)    16    0.137       0.000     18.975 f
  u_cortexm0integration/u_cortexm0/u_logic/U8182/A (MX2_X1_A7TULL)    1.288    0.003 *   18.978 f
  u_cortexm0integration/u_cortexm0/u_logic/U8182/Y (MX2_X1_A7TULL)    0.179    0.734   19.712 f
  u_cortexm0integration/u_cortexm0/u_logic/n8393 (net)     1    0.005        0.000     19.712 f
  u_cortexm0integration/u_cortexm0/u_logic/Uskl85_reg/D (SDFFSQ_X1_A7TULL)    0.179    0.000 *   19.712 f
  data arrival time                                                                    19.712

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Uskl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -0.627     21.173
  data required time                                                                   21.173
  ----------------------------------------------------------------------------------------------
  data required time                                                                   21.173
  data arrival time                                                                   -19.712
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.460


  Startpoint: sram_hrdata[0]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Svnl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  sram_hrdata[0] (in)                                              0.131     0.025     14.025 f
  sram_hrdata[0] (net)                          1        0.006               0.000     14.025 f
  U399/A (BUF_X6_A7TULL)                                           0.131     0.000 *   14.025 f
  U399/Y (BUF_X6_A7TULL)                                           0.071     0.212     14.237 f
  n661 (net)                                    1        0.012               0.000     14.237 f
  u_ahb_slave_mux_sys_bus/HRDATA1[0] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   14.237 f
  u_ahb_slave_mux_sys_bus/HRDATA1[0] (net)               0.012               0.000     14.237 f
  u_ahb_slave_mux_sys_bus/U40/B1 (AOI22_X1_A7TULL)                 0.071     0.000 *   14.237 f
  u_ahb_slave_mux_sys_bus/U40/Y (AOI22_X1_A7TULL)                  0.512     0.396     14.632 r
  u_ahb_slave_mux_sys_bus/n16 (net)             1        0.010               0.000     14.632 r
  u_ahb_slave_mux_sys_bus/U42/C (NAND4_X2_A7TULL)                  0.512     0.000 *   14.632 r
  u_ahb_slave_mux_sys_bus/U42/Y (NAND4_X2_A7TULL)                  0.740     0.598     15.231 f
  u_ahb_slave_mux_sys_bus/HRDATA[0] (net)       3        0.037               0.000     15.231 f
  u_ahb_slave_mux_sys_bus/HRDATA[0] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000   15.231 f
  cm0_hrdata[0] (net)                                    0.037               0.000     15.231 f
  u_cortexm0integration/HRDATA[0] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000    15.231 f
  u_cortexm0integration/HRDATA[0] (net)                  0.037               0.000     15.231 f
  u_cortexm0integration/u_cortexm0/HRDATA[0] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000   15.231 f
  u_cortexm0integration/u_cortexm0/HRDATA[0] (net)       0.037               0.000     15.231 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[0] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000   15.231 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[0] (net)    0.037        0.000     15.231 f
  u_cortexm0integration/u_cortexm0/u_logic/U4023/B1 (AOI22_X1_A7TULL)    0.740    0.001 *   15.232 f
  u_cortexm0integration/u_cortexm0/u_logic/U4023/Y (AOI22_X1_A7TULL)    0.424    0.555   15.787 r
  u_cortexm0integration/u_cortexm0/u_logic/n2622 (net)     1    0.008        0.000     15.787 r
  u_cortexm0integration/u_cortexm0/u_logic/U4024/C0 (OAI211_X1_A7TULL)    0.424    0.000 *   15.787 r
  u_cortexm0integration/u_cortexm0/u_logic/U4024/Y (OAI211_X1_A7TULL)    0.411    0.382   16.169 f
  u_cortexm0integration/u_cortexm0/u_logic/n2632 (net)     1    0.007        0.000     16.169 f
  u_cortexm0integration/u_cortexm0/u_logic/U4033/A (NOR2_X1_A7TULL)    0.411    0.000 *   16.169 f
  u_cortexm0integration/u_cortexm0/u_logic/U4033/Y (NOR2_X1_A7TULL)    0.768    0.592   16.761 r
  u_cortexm0integration/u_cortexm0/u_logic/n6239 (net)     4    0.024        0.000     16.761 r
  u_cortexm0integration/u_cortexm0/u_logic/U7399/A0 (OAI22_X1_A7TULL)    0.768    0.000 *   16.761 r
  u_cortexm0integration/u_cortexm0/u_logic/U7399/Y (OAI22_X1_A7TULL)    0.297    0.326   17.088 f
  u_cortexm0integration/u_cortexm0/u_logic/n6247 (net)     1    0.004        0.000     17.088 f
  u_cortexm0integration/u_cortexm0/u_logic/U7402/AN (NAND4B_X2_A7TULL)    0.297    0.000 *   17.088 f
  u_cortexm0integration/u_cortexm0/u_logic/U7402/Y (NAND4B_X2_A7TULL)    0.677    0.697   17.784 f
  u_cortexm0integration/u_cortexm0/u_logic/n7399 (net)     3    0.032        0.000     17.784 f
  u_cortexm0integration/u_cortexm0/u_logic/U8180/AN (NAND2B_X2_A7TULL)    0.677    0.001 *   17.785 f
  u_cortexm0integration/u_cortexm0/u_logic/U8180/Y (NAND2B_X2_A7TULL)    1.288    1.190   18.975 f
  u_cortexm0integration/u_cortexm0/u_logic/Dnc775 (net)    16    0.137       0.000     18.975 f
  u_cortexm0integration/u_cortexm0/u_logic/U8181/A (MX2_X1_A7TULL)    1.288    0.002 *   18.977 f
  u_cortexm0integration/u_cortexm0/u_logic/U8181/Y (MX2_X1_A7TULL)    0.166    0.720   19.698 f
  u_cortexm0integration/u_cortexm0/u_logic/n8396 (net)     1    0.004        0.000     19.698 f
  u_cortexm0integration/u_cortexm0/u_logic/Svnl85_reg/D (SDFFSQ_X1_A7TULL)    0.166    0.000 *   19.698 f
  data arrival time                                                                    19.698

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Svnl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -0.624     21.176
  data required time                                                                   21.176
  ----------------------------------------------------------------------------------------------
  data required time                                                                   21.176
  data arrival time                                                                   -19.698
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.479


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: sram_hsel (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg/CK (SDFFSHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg/Q (SDFFSHQ_X2_A7TULL)    0.371    0.554    2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/Iw1l85[2] (net)     6    0.033    0.000      2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/U658/B (NAND2_X4_A7TULL)    0.371    0.000 *    2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/U658/Y (NAND2_X4_A7TULL)    0.220    0.226    2.780 f
  u_cortexm0integration/u_cortexm0/u_logic/n80 (net)     3    0.033          0.000      2.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U683/A (NOR2_X4_A7TULL)    0.220    0.000 *    2.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U683/Y (NOR2_X4_A7TULL)    0.410    0.323    3.103 r
  u_cortexm0integration/u_cortexm0/u_logic/n81 (net)     5    0.033          0.000      3.103 r
  u_cortexm0integration/u_cortexm0/u_logic/U152/A (BUF_X2_A7TULL)    0.410    0.001 *    3.103 r
  u_cortexm0integration/u_cortexm0/u_logic/U152/Y (BUF_X2_A7TULL)    1.309    0.965     4.068 r
  u_cortexm0integration/u_cortexm0/u_logic/n7670 (net)    31    0.129        0.000      4.068 r
  u_cortexm0integration/u_cortexm0/u_logic/U686/B0 (AOI22_X1_A7TULL)    1.309    0.000 *    4.069 r
  u_cortexm0integration/u_cortexm0/u_logic/U686/Y (AOI22_X1_A7TULL)    0.466    0.512    4.581 f
  u_cortexm0integration/u_cortexm0/u_logic/n90 (net)     1    0.005          0.000      4.581 f
  u_cortexm0integration/u_cortexm0/u_logic/U694/B (NAND4_X2_A7TULL)    0.466    0.000 *    4.581 f
  u_cortexm0integration/u_cortexm0/u_logic/U694/Y (NAND4_X2_A7TULL)    0.252    0.289    4.870 r
  u_cortexm0integration/u_cortexm0/u_logic/n92 (net)     1    0.009          0.000      4.870 r
  u_cortexm0integration/u_cortexm0/u_logic/U695/A (INV_X2_A7TULL)    0.252    0.000 *    4.870 r
  u_cortexm0integration/u_cortexm0/u_logic/U695/Y (INV_X2_A7TULL)    0.094    0.099     4.969 f
  u_cortexm0integration/u_cortexm0/u_logic/n93 (net)     1    0.005          0.000      4.969 f
  u_cortexm0integration/u_cortexm0/u_logic/U696/C (NAND3B_X1_A7TULL)    0.094    0.000 *    4.969 f
  u_cortexm0integration/u_cortexm0/u_logic/U696/Y (NAND3B_X1_A7TULL)    0.266    0.172    5.141 r
  u_cortexm0integration/u_cortexm0/u_logic/n104 (net)     1    0.008         0.000      5.141 r
  u_cortexm0integration/u_cortexm0/u_logic/U716/B (MXI2_X1_A7TULL)    0.266    0.000 *    5.141 r
  u_cortexm0integration/u_cortexm0/u_logic/U716/Y (MXI2_X1_A7TULL)    0.452    0.357    5.498 f
  u_cortexm0integration/u_cortexm0/u_logic/n7263 (net)     4    0.018        0.000      5.498 f
  u_cortexm0integration/u_cortexm0/u_logic/U742/B0 (AOI211_X1_A7TULL)    0.452    0.000 *    5.498 f
  u_cortexm0integration/u_cortexm0/u_logic/U742/Y (AOI211_X1_A7TULL)    0.802    0.626    6.124 r
  u_cortexm0integration/u_cortexm0/u_logic/n279 (net)     2    0.012         0.000      6.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1029/A (NAND2_X2_A7TULL)    0.802    0.000 *    6.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1029/Y (NAND2_X2_A7TULL)    0.367    0.349    6.473 f
  u_cortexm0integration/u_cortexm0/u_logic/n894 (net)     3    0.020         0.000      6.473 f
  u_cortexm0integration/u_cortexm0/u_logic/U1031/A1 (OAI21_X4_A7TULL)    0.367    0.000 *    6.473 f
  u_cortexm0integration/u_cortexm0/u_logic/U1031/Y (OAI21_X4_A7TULL)    0.258    0.305    6.779 r
  u_cortexm0integration/u_cortexm0/u_logic/n281 (net)     1    0.010         0.000      6.779 r
  u_cortexm0integration/u_cortexm0/u_logic/U1032/B0 (AOI21_X4_A7TULL)    0.258    0.000 *    6.779 r
  u_cortexm0integration/u_cortexm0/u_logic/U1032/Y (AOI21_X4_A7TULL)    0.225    0.150    6.928 f
  u_cortexm0integration/u_cortexm0/u_logic/n849 (net)     2    0.029         0.000      6.928 f
  u_cortexm0integration/u_cortexm0/u_logic/U1214/A1 (OAI21_X8_A7TULL)    0.225    0.000 *    6.929 f
  u_cortexm0integration/u_cortexm0/u_logic/U1214/Y (OAI21_X8_A7TULL)    0.286    0.292    7.220 r
  u_cortexm0integration/u_cortexm0/u_logic/n777 (net)     2    0.029         0.000      7.220 r
  u_cortexm0integration/u_cortexm0/u_logic/U1660/A (INV_X8_A7TULL)    0.286    0.000 *    7.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U1660/Y (INV_X8_A7TULL)    0.145    0.154    7.374 f
  u_cortexm0integration/u_cortexm0/u_logic/n861 (net)     9    0.057         0.000      7.374 f
  u_cortexm0integration/u_cortexm0/u_logic/U1690/A0 (OAI21_X4_A7TULL)    0.145    0.000 *    7.374 f
  u_cortexm0integration/u_cortexm0/u_logic/U1690/Y (OAI21_X4_A7TULL)    0.210    0.204    7.578 r
  u_cortexm0integration/u_cortexm0/u_logic/n813 (net)     1    0.007         0.000      7.578 r
  u_cortexm0integration/u_cortexm0/u_logic/U1693/A (XNOR2_X2_A7TULL)    0.210    0.000 *    7.578 r
  u_cortexm0integration/u_cortexm0/u_logic/U1693/Y (XNOR2_X2_A7TULL)    0.557    0.285    7.863 r
  u_cortexm0integration/u_cortexm0/u_logic/n1737 (net)     2    0.014        0.000      7.863 r
  u_cortexm0integration/u_cortexm0/u_logic/U1694/A (INV_X4_A7TULL)    0.557    0.000 *    7.863 r
  u_cortexm0integration/u_cortexm0/u_logic/U1694/Y (INV_X4_A7TULL)    0.130    0.113    7.977 f
  u_cortexm0integration/u_cortexm0/u_logic/n1728 (net)     2    0.009        0.000      7.977 f
  u_cortexm0integration/u_cortexm0/u_logic/U1703/A (NOR2_X2_A7TULL)    0.130    0.000 *    7.977 f
  u_cortexm0integration/u_cortexm0/u_logic/U1703/Y (NOR2_X2_A7TULL)    0.284    0.217    8.193 r
  u_cortexm0integration/u_cortexm0/u_logic/n1746 (net)     2    0.009        0.000      8.193 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/A (NAND2_X2_A7TULL)    0.284    0.000 *    8.193 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/Y (NAND2_X2_A7TULL)    0.183    0.183    8.377 f
  u_cortexm0integration/u_cortexm0/u_logic/n919 (net)     1    0.012         0.000      8.377 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/B (NOR2_X4_A7TULL)    0.183    0.000 *    8.377 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/Y (NOR2_X4_A7TULL)    0.246    0.236    8.613 r
  u_cortexm0integration/u_cortexm0/u_logic/n2475 (net)     2    0.016        0.000      8.613 r
  u_cortexm0integration/u_cortexm0/u_logic/U1789/A (NAND2_X4_A7TULL)    0.246    0.000 *    8.613 r
  u_cortexm0integration/u_cortexm0/u_logic/U1789/Y (NAND2_X4_A7TULL)    0.149    0.151    8.764 f
  u_cortexm0integration/u_cortexm0/u_logic/n3055 (net)     2    0.018        0.000      8.764 f
  u_cortexm0integration/u_cortexm0/u_logic/U2153/AN (NAND3B_X4_A7TULL)    0.149    0.000 *    8.764 f
  u_cortexm0integration/u_cortexm0/u_logic/U2153/Y (NAND3B_X4_A7TULL)    0.175    0.301    9.065 f
  u_cortexm0integration/u_cortexm0/u_logic/n1242 (net)     1    0.010        0.000      9.065 f
  u_cortexm0integration/u_cortexm0/u_logic/U2154/A (INV_X4_A7TULL)    0.175    0.000 *    9.065 f
  u_cortexm0integration/u_cortexm0/u_logic/U2154/Y (INV_X4_A7TULL)    0.204    0.189    9.254 r
  u_cortexm0integration/u_cortexm0/u_logic/n5126 (net)     6    0.035        0.000      9.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U5148/A (NAND2_X2_A7TULL)    0.204    0.000 *    9.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U5148/Y (NAND2_X2_A7TULL)    0.169    0.148    9.403 f
  u_cortexm0integration/u_cortexm0/u_logic/n3466 (net)     1    0.009        0.000      9.403 f
  u_cortexm0integration/u_cortexm0/u_logic/U5149/A (XOR2_X3_A7TULL)    0.169    0.000 *    9.403 f
  u_cortexm0integration/u_cortexm0/u_logic/U5149/Y (XOR2_X3_A7TULL)    0.293    0.287    9.690 f
  u_cortexm0integration/u_cortexm0/u_logic/n7330 (net)     3    0.015        0.000      9.690 f
  u_cortexm0integration/u_cortexm0/u_logic/U5154/A1N (OAI2BB1_X4_A7TULL)    0.293    0.000 *    9.690 f
  u_cortexm0integration/u_cortexm0/u_logic/U5154/Y (OAI2BB1_X4_A7TULL)    0.319    0.419   10.108 f
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[27] (net)     4    0.048    0.000   10.108 f
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[27] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000   10.108 f
  u_cortexm0integration/u_cortexm0/HADDR[27] (net)       0.048               0.000     10.108 f
  u_cortexm0integration/u_cortexm0/HADDR[27] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000   10.108 f
  u_cortexm0integration/HADDR[27] (net)                  0.048               0.000     10.108 f
  u_cortexm0integration/HADDR[27] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000    10.108 f
  n528 (net)                                             0.048               0.000     10.108 f
  u_addr_decode/haddr[27] (cmsdk_mcu_system_cmsdk_mcu_addr_decode_40010000_40011000_0_f0000000_0)    0.000   10.108 f
  u_addr_decode/haddr[27] (net)                          0.048               0.000     10.108 f
  u_addr_decode/U5/A (NOR3_X4_A7TULL)                              0.319     0.000 *   10.109 f
  u_addr_decode/U5/Y (NOR3_X4_A7TULL)                              0.344     0.289     10.398 r
  u_addr_decode/n4 (net)                        1        0.010               0.000     10.398 r
  u_addr_decode/U7/C (NAND3B_X4_A7TULL)                            0.344     0.000 *   10.398 r
  u_addr_decode/U7/Y (NAND3B_X4_A7TULL)                            0.207     0.213     10.611 f
  u_addr_decode/n12 (net)                       3        0.013               0.000     10.611 f
  u_addr_decode/U8/A (OR4_X4_A7TULL)                               0.207     0.000 *   10.611 f
  u_addr_decode/U8/Y (OR4_X4_A7TULL)                               0.173     0.445     11.056 f
  u_addr_decode/n6 (net)                        1        0.019               0.000     11.056 f
  u_addr_decode/U9/B (NOR2_X8_A7TULL)                              0.173     0.000 *   11.056 f
  u_addr_decode/U9/Y (NOR2_X8_A7TULL)                              0.285     0.232     11.288 r
  u_addr_decode/n17 (net)                       3        0.032               0.000     11.288 r
  u_addr_decode/U12/A (AND2_X12_A7TULL)                            0.285     0.000 *   11.288 r
  u_addr_decode/U12/Y (AND2_X12_A7TULL)                            0.124     0.261     11.549 r
  u_addr_decode/sram_hsel (net)                 2        0.043               0.000     11.549 r
  u_addr_decode/sram_hsel (cmsdk_mcu_system_cmsdk_mcu_addr_decode_40010000_40011000_0_f0000000_0)    0.000   11.549 r
  n628 (net)                                             0.043               0.000     11.549 r
  U432/A (BUF_X32_A7TULL)                                          0.124     0.002 *   11.551 r
  U432/Y (BUF_X32_A7TULL)                                          0.145     0.212     11.763 r
  sram_hsel (net)                               1        0.161               0.000     11.763 r
  sram_hsel (out)                                                  0.145     0.006 *   11.769 r
  data arrival time                                                                    11.769

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -11.769
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.031


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: flash_hsel (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg/CK (SDFFSHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg/Q (SDFFSHQ_X2_A7TULL)    0.371    0.554    2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/Iw1l85[2] (net)     6    0.033    0.000      2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/U658/B (NAND2_X4_A7TULL)    0.371    0.000 *    2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/U658/Y (NAND2_X4_A7TULL)    0.220    0.226    2.780 f
  u_cortexm0integration/u_cortexm0/u_logic/n80 (net)     3    0.033          0.000      2.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U683/A (NOR2_X4_A7TULL)    0.220    0.000 *    2.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U683/Y (NOR2_X4_A7TULL)    0.410    0.323    3.103 r
  u_cortexm0integration/u_cortexm0/u_logic/n81 (net)     5    0.033          0.000      3.103 r
  u_cortexm0integration/u_cortexm0/u_logic/U152/A (BUF_X2_A7TULL)    0.410    0.001 *    3.103 r
  u_cortexm0integration/u_cortexm0/u_logic/U152/Y (BUF_X2_A7TULL)    1.309    0.965     4.068 r
  u_cortexm0integration/u_cortexm0/u_logic/n7670 (net)    31    0.129        0.000      4.068 r
  u_cortexm0integration/u_cortexm0/u_logic/U686/B0 (AOI22_X1_A7TULL)    1.309    0.000 *    4.069 r
  u_cortexm0integration/u_cortexm0/u_logic/U686/Y (AOI22_X1_A7TULL)    0.466    0.512    4.581 f
  u_cortexm0integration/u_cortexm0/u_logic/n90 (net)     1    0.005          0.000      4.581 f
  u_cortexm0integration/u_cortexm0/u_logic/U694/B (NAND4_X2_A7TULL)    0.466    0.000 *    4.581 f
  u_cortexm0integration/u_cortexm0/u_logic/U694/Y (NAND4_X2_A7TULL)    0.252    0.289    4.870 r
  u_cortexm0integration/u_cortexm0/u_logic/n92 (net)     1    0.009          0.000      4.870 r
  u_cortexm0integration/u_cortexm0/u_logic/U695/A (INV_X2_A7TULL)    0.252    0.000 *    4.870 r
  u_cortexm0integration/u_cortexm0/u_logic/U695/Y (INV_X2_A7TULL)    0.094    0.099     4.969 f
  u_cortexm0integration/u_cortexm0/u_logic/n93 (net)     1    0.005          0.000      4.969 f
  u_cortexm0integration/u_cortexm0/u_logic/U696/C (NAND3B_X1_A7TULL)    0.094    0.000 *    4.969 f
  u_cortexm0integration/u_cortexm0/u_logic/U696/Y (NAND3B_X1_A7TULL)    0.266    0.172    5.141 r
  u_cortexm0integration/u_cortexm0/u_logic/n104 (net)     1    0.008         0.000      5.141 r
  u_cortexm0integration/u_cortexm0/u_logic/U716/B (MXI2_X1_A7TULL)    0.266    0.000 *    5.141 r
  u_cortexm0integration/u_cortexm0/u_logic/U716/Y (MXI2_X1_A7TULL)    0.452    0.357    5.498 f
  u_cortexm0integration/u_cortexm0/u_logic/n7263 (net)     4    0.018        0.000      5.498 f
  u_cortexm0integration/u_cortexm0/u_logic/U742/B0 (AOI211_X1_A7TULL)    0.452    0.000 *    5.498 f
  u_cortexm0integration/u_cortexm0/u_logic/U742/Y (AOI211_X1_A7TULL)    0.802    0.626    6.124 r
  u_cortexm0integration/u_cortexm0/u_logic/n279 (net)     2    0.012         0.000      6.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1029/A (NAND2_X2_A7TULL)    0.802    0.000 *    6.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1029/Y (NAND2_X2_A7TULL)    0.367    0.349    6.473 f
  u_cortexm0integration/u_cortexm0/u_logic/n894 (net)     3    0.020         0.000      6.473 f
  u_cortexm0integration/u_cortexm0/u_logic/U1031/A1 (OAI21_X4_A7TULL)    0.367    0.000 *    6.473 f
  u_cortexm0integration/u_cortexm0/u_logic/U1031/Y (OAI21_X4_A7TULL)    0.258    0.305    6.779 r
  u_cortexm0integration/u_cortexm0/u_logic/n281 (net)     1    0.010         0.000      6.779 r
  u_cortexm0integration/u_cortexm0/u_logic/U1032/B0 (AOI21_X4_A7TULL)    0.258    0.000 *    6.779 r
  u_cortexm0integration/u_cortexm0/u_logic/U1032/Y (AOI21_X4_A7TULL)    0.225    0.150    6.928 f
  u_cortexm0integration/u_cortexm0/u_logic/n849 (net)     2    0.029         0.000      6.928 f
  u_cortexm0integration/u_cortexm0/u_logic/U1214/A1 (OAI21_X8_A7TULL)    0.225    0.000 *    6.929 f
  u_cortexm0integration/u_cortexm0/u_logic/U1214/Y (OAI21_X8_A7TULL)    0.286    0.292    7.220 r
  u_cortexm0integration/u_cortexm0/u_logic/n777 (net)     2    0.029         0.000      7.220 r
  u_cortexm0integration/u_cortexm0/u_logic/U1660/A (INV_X8_A7TULL)    0.286    0.000 *    7.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U1660/Y (INV_X8_A7TULL)    0.145    0.154    7.374 f
  u_cortexm0integration/u_cortexm0/u_logic/n861 (net)     9    0.057         0.000      7.374 f
  u_cortexm0integration/u_cortexm0/u_logic/U1690/A0 (OAI21_X4_A7TULL)    0.145    0.000 *    7.374 f
  u_cortexm0integration/u_cortexm0/u_logic/U1690/Y (OAI21_X4_A7TULL)    0.210    0.204    7.578 r
  u_cortexm0integration/u_cortexm0/u_logic/n813 (net)     1    0.007         0.000      7.578 r
  u_cortexm0integration/u_cortexm0/u_logic/U1693/A (XNOR2_X2_A7TULL)    0.210    0.000 *    7.578 r
  u_cortexm0integration/u_cortexm0/u_logic/U1693/Y (XNOR2_X2_A7TULL)    0.557    0.285    7.863 r
  u_cortexm0integration/u_cortexm0/u_logic/n1737 (net)     2    0.014        0.000      7.863 r
  u_cortexm0integration/u_cortexm0/u_logic/U1694/A (INV_X4_A7TULL)    0.557    0.000 *    7.863 r
  u_cortexm0integration/u_cortexm0/u_logic/U1694/Y (INV_X4_A7TULL)    0.130    0.113    7.977 f
  u_cortexm0integration/u_cortexm0/u_logic/n1728 (net)     2    0.009        0.000      7.977 f
  u_cortexm0integration/u_cortexm0/u_logic/U1703/A (NOR2_X2_A7TULL)    0.130    0.000 *    7.977 f
  u_cortexm0integration/u_cortexm0/u_logic/U1703/Y (NOR2_X2_A7TULL)    0.284    0.217    8.193 r
  u_cortexm0integration/u_cortexm0/u_logic/n1746 (net)     2    0.009        0.000      8.193 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/A (NAND2_X2_A7TULL)    0.284    0.000 *    8.193 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/Y (NAND2_X2_A7TULL)    0.183    0.183    8.377 f
  u_cortexm0integration/u_cortexm0/u_logic/n919 (net)     1    0.012         0.000      8.377 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/B (NOR2_X4_A7TULL)    0.183    0.000 *    8.377 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/Y (NOR2_X4_A7TULL)    0.246    0.236    8.613 r
  u_cortexm0integration/u_cortexm0/u_logic/n2475 (net)     2    0.016        0.000      8.613 r
  u_cortexm0integration/u_cortexm0/u_logic/U1789/A (NAND2_X4_A7TULL)    0.246    0.000 *    8.613 r
  u_cortexm0integration/u_cortexm0/u_logic/U1789/Y (NAND2_X4_A7TULL)    0.149    0.151    8.764 f
  u_cortexm0integration/u_cortexm0/u_logic/n3055 (net)     2    0.018        0.000      8.764 f
  u_cortexm0integration/u_cortexm0/u_logic/U2153/AN (NAND3B_X4_A7TULL)    0.149    0.000 *    8.764 f
  u_cortexm0integration/u_cortexm0/u_logic/U2153/Y (NAND3B_X4_A7TULL)    0.175    0.301    9.065 f
  u_cortexm0integration/u_cortexm0/u_logic/n1242 (net)     1    0.010        0.000      9.065 f
  u_cortexm0integration/u_cortexm0/u_logic/U2154/A (INV_X4_A7TULL)    0.175    0.000 *    9.065 f
  u_cortexm0integration/u_cortexm0/u_logic/U2154/Y (INV_X4_A7TULL)    0.204    0.189    9.254 r
  u_cortexm0integration/u_cortexm0/u_logic/n5126 (net)     6    0.035        0.000      9.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U5148/A (NAND2_X2_A7TULL)    0.204    0.000 *    9.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U5148/Y (NAND2_X2_A7TULL)    0.169    0.148    9.403 f
  u_cortexm0integration/u_cortexm0/u_logic/n3466 (net)     1    0.009        0.000      9.403 f
  u_cortexm0integration/u_cortexm0/u_logic/U5149/A (XOR2_X3_A7TULL)    0.169    0.000 *    9.403 f
  u_cortexm0integration/u_cortexm0/u_logic/U5149/Y (XOR2_X3_A7TULL)    0.293    0.287    9.690 f
  u_cortexm0integration/u_cortexm0/u_logic/n7330 (net)     3    0.015        0.000      9.690 f
  u_cortexm0integration/u_cortexm0/u_logic/U5154/A1N (OAI2BB1_X4_A7TULL)    0.293    0.000 *    9.690 f
  u_cortexm0integration/u_cortexm0/u_logic/U5154/Y (OAI2BB1_X4_A7TULL)    0.319    0.419   10.108 f
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[27] (net)     4    0.048    0.000   10.108 f
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[27] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000   10.108 f
  u_cortexm0integration/u_cortexm0/HADDR[27] (net)       0.048               0.000     10.108 f
  u_cortexm0integration/u_cortexm0/HADDR[27] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000   10.108 f
  u_cortexm0integration/HADDR[27] (net)                  0.048               0.000     10.108 f
  u_cortexm0integration/HADDR[27] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000    10.108 f
  n528 (net)                                             0.048               0.000     10.108 f
  u_addr_decode/haddr[27] (cmsdk_mcu_system_cmsdk_mcu_addr_decode_40010000_40011000_0_f0000000_0)    0.000   10.108 f
  u_addr_decode/haddr[27] (net)                          0.048               0.000     10.108 f
  u_addr_decode/U5/A (NOR3_X4_A7TULL)                              0.319     0.000 *   10.109 f
  u_addr_decode/U5/Y (NOR3_X4_A7TULL)                              0.344     0.289     10.398 r
  u_addr_decode/n4 (net)                        1        0.010               0.000     10.398 r
  u_addr_decode/U7/C (NAND3B_X4_A7TULL)                            0.344     0.000 *   10.398 r
  u_addr_decode/U7/Y (NAND3B_X4_A7TULL)                            0.207     0.213     10.611 f
  u_addr_decode/n12 (net)                       3        0.013               0.000     10.611 f
  u_addr_decode/U8/A (OR4_X4_A7TULL)                               0.207     0.000 *   10.611 f
  u_addr_decode/U8/Y (OR4_X4_A7TULL)                               0.173     0.445     11.056 f
  u_addr_decode/n6 (net)                        1        0.019               0.000     11.056 f
  u_addr_decode/U9/B (NOR2_X8_A7TULL)                              0.173     0.000 *   11.056 f
  u_addr_decode/U9/Y (NOR2_X8_A7TULL)                              0.285     0.232     11.288 r
  u_addr_decode/n17 (net)                       3        0.032               0.000     11.288 r
  u_addr_decode/U11/A (AND2_X12_A7TULL)                            0.285     0.000 *   11.288 r
  u_addr_decode/U11/Y (AND2_X12_A7TULL)                            0.118     0.261     11.549 r
  u_addr_decode/flash_hsel (net)                2        0.042               0.000     11.549 r
  u_addr_decode/flash_hsel (cmsdk_mcu_system_cmsdk_mcu_addr_decode_40010000_40011000_0_f0000000_0)    0.000   11.549 r
  n593 (net)                                             0.042               0.000     11.549 r
  U249/A (BUF_X32_A7TULL)                                          0.118     0.002 *   11.550 r
  U249/Y (BUF_X32_A7TULL)                                          0.145     0.210     11.760 r
  flash_hsel (net)                              1        0.161               0.000     11.760 r
  flash_hsel (out)                                                 0.145     0.007 *   11.767 r
  data arrival time                                                                    11.767

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -11.767
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.033


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HTRANS[1] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg/CK (SDFFSHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg/Q (SDFFSHQ_X2_A7TULL)    0.371    0.554    2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/Iw1l85[2] (net)     6    0.033    0.000      2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/U658/B (NAND2_X4_A7TULL)    0.371    0.000 *    2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/U658/Y (NAND2_X4_A7TULL)    0.220    0.226    2.780 f
  u_cortexm0integration/u_cortexm0/u_logic/n80 (net)     3    0.033          0.000      2.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U683/A (NOR2_X4_A7TULL)    0.220    0.000 *    2.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U683/Y (NOR2_X4_A7TULL)    0.410    0.323    3.103 r
  u_cortexm0integration/u_cortexm0/u_logic/n81 (net)     5    0.033          0.000      3.103 r
  u_cortexm0integration/u_cortexm0/u_logic/U152/A (BUF_X2_A7TULL)    0.410    0.001 *    3.103 r
  u_cortexm0integration/u_cortexm0/u_logic/U152/Y (BUF_X2_A7TULL)    1.309    0.965     4.068 r
  u_cortexm0integration/u_cortexm0/u_logic/n7670 (net)    31    0.129        0.000      4.068 r
  u_cortexm0integration/u_cortexm0/u_logic/U686/B0 (AOI22_X1_A7TULL)    1.309    0.000 *    4.069 r
  u_cortexm0integration/u_cortexm0/u_logic/U686/Y (AOI22_X1_A7TULL)    0.466    0.512    4.581 f
  u_cortexm0integration/u_cortexm0/u_logic/n90 (net)     1    0.005          0.000      4.581 f
  u_cortexm0integration/u_cortexm0/u_logic/U694/B (NAND4_X2_A7TULL)    0.466    0.000 *    4.581 f
  u_cortexm0integration/u_cortexm0/u_logic/U694/Y (NAND4_X2_A7TULL)    0.252    0.289    4.870 r
  u_cortexm0integration/u_cortexm0/u_logic/n92 (net)     1    0.009          0.000      4.870 r
  u_cortexm0integration/u_cortexm0/u_logic/U695/A (INV_X2_A7TULL)    0.252    0.000 *    4.870 r
  u_cortexm0integration/u_cortexm0/u_logic/U695/Y (INV_X2_A7TULL)    0.094    0.099     4.969 f
  u_cortexm0integration/u_cortexm0/u_logic/n93 (net)     1    0.005          0.000      4.969 f
  u_cortexm0integration/u_cortexm0/u_logic/U696/C (NAND3B_X1_A7TULL)    0.094    0.000 *    4.969 f
  u_cortexm0integration/u_cortexm0/u_logic/U696/Y (NAND3B_X1_A7TULL)    0.266    0.172    5.141 r
  u_cortexm0integration/u_cortexm0/u_logic/n104 (net)     1    0.008         0.000      5.141 r
  u_cortexm0integration/u_cortexm0/u_logic/U716/B (MXI2_X1_A7TULL)    0.266    0.000 *    5.141 r
  u_cortexm0integration/u_cortexm0/u_logic/U716/Y (MXI2_X1_A7TULL)    0.452    0.357    5.498 f
  u_cortexm0integration/u_cortexm0/u_logic/n7263 (net)     4    0.018        0.000      5.498 f
  u_cortexm0integration/u_cortexm0/u_logic/U742/B0 (AOI211_X1_A7TULL)    0.452    0.000 *    5.498 f
  u_cortexm0integration/u_cortexm0/u_logic/U742/Y (AOI211_X1_A7TULL)    0.802    0.626    6.124 r
  u_cortexm0integration/u_cortexm0/u_logic/n279 (net)     2    0.012         0.000      6.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1029/A (NAND2_X2_A7TULL)    0.802    0.000 *    6.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1029/Y (NAND2_X2_A7TULL)    0.367    0.349    6.473 f
  u_cortexm0integration/u_cortexm0/u_logic/n894 (net)     3    0.020         0.000      6.473 f
  u_cortexm0integration/u_cortexm0/u_logic/U1031/A1 (OAI21_X4_A7TULL)    0.367    0.000 *    6.473 f
  u_cortexm0integration/u_cortexm0/u_logic/U1031/Y (OAI21_X4_A7TULL)    0.258    0.305    6.779 r
  u_cortexm0integration/u_cortexm0/u_logic/n281 (net)     1    0.010         0.000      6.779 r
  u_cortexm0integration/u_cortexm0/u_logic/U1032/B0 (AOI21_X4_A7TULL)    0.258    0.000 *    6.779 r
  u_cortexm0integration/u_cortexm0/u_logic/U1032/Y (AOI21_X4_A7TULL)    0.225    0.150    6.928 f
  u_cortexm0integration/u_cortexm0/u_logic/n849 (net)     2    0.029         0.000      6.928 f
  u_cortexm0integration/u_cortexm0/u_logic/U1214/A1 (OAI21_X8_A7TULL)    0.225    0.000 *    6.929 f
  u_cortexm0integration/u_cortexm0/u_logic/U1214/Y (OAI21_X8_A7TULL)    0.286    0.292    7.220 r
  u_cortexm0integration/u_cortexm0/u_logic/n777 (net)     2    0.029         0.000      7.220 r
  u_cortexm0integration/u_cortexm0/u_logic/U1660/A (INV_X8_A7TULL)    0.286    0.000 *    7.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U1660/Y (INV_X8_A7TULL)    0.145    0.154    7.374 f
  u_cortexm0integration/u_cortexm0/u_logic/n861 (net)     9    0.057         0.000      7.374 f
  u_cortexm0integration/u_cortexm0/u_logic/U1690/A0 (OAI21_X4_A7TULL)    0.145    0.000 *    7.374 f
  u_cortexm0integration/u_cortexm0/u_logic/U1690/Y (OAI21_X4_A7TULL)    0.210    0.204    7.578 r
  u_cortexm0integration/u_cortexm0/u_logic/n813 (net)     1    0.007         0.000      7.578 r
  u_cortexm0integration/u_cortexm0/u_logic/U1693/A (XNOR2_X2_A7TULL)    0.210    0.000 *    7.578 r
  u_cortexm0integration/u_cortexm0/u_logic/U1693/Y (XNOR2_X2_A7TULL)    0.557    0.285    7.863 r
  u_cortexm0integration/u_cortexm0/u_logic/n1737 (net)     2    0.014        0.000      7.863 r
  u_cortexm0integration/u_cortexm0/u_logic/U1694/A (INV_X4_A7TULL)    0.557    0.000 *    7.863 r
  u_cortexm0integration/u_cortexm0/u_logic/U1694/Y (INV_X4_A7TULL)    0.130    0.113    7.977 f
  u_cortexm0integration/u_cortexm0/u_logic/n1728 (net)     2    0.009        0.000      7.977 f
  u_cortexm0integration/u_cortexm0/u_logic/U1703/A (NOR2_X2_A7TULL)    0.130    0.000 *    7.977 f
  u_cortexm0integration/u_cortexm0/u_logic/U1703/Y (NOR2_X2_A7TULL)    0.284    0.217    8.193 r
  u_cortexm0integration/u_cortexm0/u_logic/n1746 (net)     2    0.009        0.000      8.193 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/A (NAND2_X2_A7TULL)    0.284    0.000 *    8.193 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/Y (NAND2_X2_A7TULL)    0.183    0.183    8.377 f
  u_cortexm0integration/u_cortexm0/u_logic/n919 (net)     1    0.012         0.000      8.377 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/B (NOR2_X4_A7TULL)    0.183    0.000 *    8.377 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/Y (NOR2_X4_A7TULL)    0.246    0.236    8.613 r
  u_cortexm0integration/u_cortexm0/u_logic/n2475 (net)     2    0.016        0.000      8.613 r
  u_cortexm0integration/u_cortexm0/u_logic/U1789/A (NAND2_X4_A7TULL)    0.246    0.000 *    8.613 r
  u_cortexm0integration/u_cortexm0/u_logic/U1789/Y (NAND2_X4_A7TULL)    0.149    0.151    8.764 f
  u_cortexm0integration/u_cortexm0/u_logic/n3055 (net)     2    0.018        0.000      8.764 f
  u_cortexm0integration/u_cortexm0/u_logic/U2153/AN (NAND3B_X4_A7TULL)    0.149    0.000 *    8.764 f
  u_cortexm0integration/u_cortexm0/u_logic/U2153/Y (NAND3B_X4_A7TULL)    0.175    0.301    9.065 f
  u_cortexm0integration/u_cortexm0/u_logic/n1242 (net)     1    0.010        0.000      9.065 f
  u_cortexm0integration/u_cortexm0/u_logic/U2154/A (INV_X4_A7TULL)    0.175    0.000 *    9.065 f
  u_cortexm0integration/u_cortexm0/u_logic/U2154/Y (INV_X4_A7TULL)    0.204    0.189    9.254 r
  u_cortexm0integration/u_cortexm0/u_logic/n5126 (net)     6    0.035        0.000      9.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U2242/A (NAND2_X2_A7TULL)    0.204    0.000 *    9.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U2242/Y (NAND2_X2_A7TULL)    0.154    0.135    9.390 f
  u_cortexm0integration/u_cortexm0/u_logic/n1372 (net)     1    0.007        0.000      9.390 f
  u_cortexm0integration/u_cortexm0/u_logic/U2288/A (XOR2_X2_A7TULL)    0.154    0.000 *    9.390 f
  u_cortexm0integration/u_cortexm0/u_logic/U2288/Y (XOR2_X2_A7TULL)    0.331    0.352    9.742 f
  u_cortexm0integration/u_cortexm0/u_logic/n7324 (net)     4    0.021        0.000      9.742 f
  u_cortexm0integration/u_cortexm0/u_logic/U2301/A (NAND2_X2_A7TULL)    0.331    0.000 *    9.742 f
  u_cortexm0integration/u_cortexm0/u_logic/U2301/Y (NAND2_X2_A7TULL)    0.338    0.213    9.955 r
  u_cortexm0integration/u_cortexm0/u_logic/n1383 (net)     1    0.010        0.000      9.955 r
  u_cortexm0integration/u_cortexm0/u_logic/U2310/B (NAND3_X4_A7TULL)    0.338    0.000 *    9.955 r
  u_cortexm0integration/u_cortexm0/u_logic/U2310/Y (NAND3_X4_A7TULL)    0.527    0.427   10.382 f
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[28] (net)     6    0.067    0.000   10.382 f
  u_cortexm0integration/u_cortexm0/u_logic/U6909/AN (NAND4B_X4_A7TULL)    0.527    0.001 *   10.383 f
  u_cortexm0integration/u_cortexm0/u_logic/U6909/Y (NAND4B_X4_A7TULL)    0.338    0.517   10.901 f
  u_cortexm0integration/u_cortexm0/u_logic/n7103 (net)     2    0.022        0.000     10.901 f
  u_cortexm0integration/u_cortexm0/u_logic/U6914/B0 (AO22_X8_A7TULL)    0.338    0.000 *   10.901 f
  u_cortexm0integration/u_cortexm0/u_logic/U6914/Y (AO22_X8_A7TULL)    0.206    0.558   11.459 f
  u_cortexm0integration/u_cortexm0/u_logic/htrans_o[1] (net)     7    0.087    0.000   11.459 f
  u_cortexm0integration/u_cortexm0/u_logic/htrans_o[1] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000   11.459 f
  u_cortexm0integration/u_cortexm0/HTRANS[1] (net)       0.087               0.000     11.459 f
  u_cortexm0integration/u_cortexm0/HTRANS[1] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000   11.459 f
  u_cortexm0integration/HTRANS[1] (net)                  0.087               0.000     11.459 f
  u_cortexm0integration/HTRANS[1] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000    11.459 f
  n556 (net)                                             0.087               0.000     11.459 f
  U505/A (BUF_X32_A7TULL)                                          0.206     0.008 *   11.466 f
  U505/Y (BUF_X32_A7TULL)                                          0.100     0.259     11.725 f
  HTRANS[1] (net)                               1        0.153               0.000     11.725 f
  HTRANS[1] (out)                                                  0.100     0.002 *   11.727 f
  data arrival time                                                                    11.727

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -11.727
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.073


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/W15l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HADDR[31] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/W15l85_reg/CK (SDFFSHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/W15l85_reg/Q (SDFFSHQ_X2_A7TULL)    0.352    0.543    2.543 r
  u_cortexm0integration/u_cortexm0/u_logic/Iw1l85[0] (net)     5    0.030    0.000      2.543 r
  u_cortexm0integration/u_cortexm0/u_logic/U640/A (INV_X1_A7TULL)    0.352    0.000 *    2.543 r
  u_cortexm0integration/u_cortexm0/u_logic/U640/Y (INV_X1_A7TULL)    0.192    0.201     2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/n75 (net)     2    0.010          0.000      2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/U641/B (NAND2_X2_A7TULL)    0.192    0.000 *    2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/U641/Y (NAND2_X2_A7TULL)    0.426    0.330    3.074 r
  u_cortexm0integration/u_cortexm0/u_logic/n65 (net)     4    0.037          0.000      3.074 r
  u_cortexm0integration/u_cortexm0/u_logic/U663/A (INV_X1_A7TULL)    0.426    0.000 *    3.074 r
  u_cortexm0integration/u_cortexm0/u_logic/U663/Y (INV_X1_A7TULL)    0.185    0.190     3.264 f
  u_cortexm0integration/u_cortexm0/u_logic/n66 (net)     1    0.007          0.000      3.264 f
  u_cortexm0integration/u_cortexm0/u_logic/U664/B (AND2_X6_A7TULL)    0.185    0.000 *    3.264 f
  u_cortexm0integration/u_cortexm0/u_logic/U664/Y (AND2_X6_A7TULL)    0.252    0.407    3.671 f
  u_cortexm0integration/u_cortexm0/u_logic/n1520 (net)    32    0.120        0.000      3.671 f
  u_cortexm0integration/u_cortexm0/u_logic/U2272/A (NAND2_X1_A7TULL)    0.252    0.002 *    3.673 f
  u_cortexm0integration/u_cortexm0/u_logic/U2272/Y (NAND2_X1_A7TULL)    0.272    0.249    3.922 r
  u_cortexm0integration/u_cortexm0/u_logic/n1359 (net)     1    0.014        0.000      3.922 r
  u_cortexm0integration/u_cortexm0/u_logic/U2275/B (NAND4_X1_A7TULL)    0.272    0.000 *    3.923 r
  u_cortexm0integration/u_cortexm0/u_logic/U2275/Y (NAND4_X1_A7TULL)    0.418    0.358    4.281 f
  u_cortexm0integration/u_cortexm0/u_logic/n1361 (net)     1    0.006        0.000      4.281 f
  u_cortexm0integration/u_cortexm0/u_logic/U2276/B (NOR2_X1_A7TULL)    0.418    0.000 *    4.281 f
  u_cortexm0integration/u_cortexm0/u_logic/U2276/Y (NOR2_X1_A7TULL)    1.492    1.021    5.302 r
  u_cortexm0integration/u_cortexm0/u_logic/n4327 (net)     6    0.050        0.000      5.302 r
  u_cortexm0integration/u_cortexm0/u_logic/U2278/B (NAND3B_X1_A7TULL)    1.492    0.001 *    5.303 r
  u_cortexm0integration/u_cortexm0/u_logic/U2278/Y (NAND3B_X1_A7TULL)    0.485    0.470    5.773 f
  u_cortexm0integration/u_cortexm0/u_logic/n1366 (net)     1    0.006        0.000      5.773 f
  u_cortexm0integration/u_cortexm0/u_logic/U2279/A (MX2_X1_A7TULL)    0.485    0.000 *    5.773 f
  u_cortexm0integration/u_cortexm0/u_logic/U2279/Y (MX2_X1_A7TULL)    0.515    0.794    6.567 f
  u_cortexm0integration/u_cortexm0/u_logic/n4825 (net)     4    0.041        0.000      6.567 f
  u_cortexm0integration/u_cortexm0/u_logic/U2280/A (INV_X1_A7TULL)    0.515    0.001 *    6.568 f
  u_cortexm0integration/u_cortexm0/u_logic/U2280/Y (INV_X1_A7TULL)    0.215    0.229    6.796 r
  u_cortexm0integration/u_cortexm0/u_logic/n1367 (net)     1    0.005        0.000      6.796 r
  u_cortexm0integration/u_cortexm0/u_logic/U2281/A (NOR2_X2_A7TULL)    0.215    0.000 *    6.796 r
  u_cortexm0integration/u_cortexm0/u_logic/U2281/Y (NOR2_X2_A7TULL)    0.345    0.187    6.983 f
  u_cortexm0integration/u_cortexm0/u_logic/n1368 (net)     2    0.028        0.000      6.983 f
  u_cortexm0integration/u_cortexm0/u_logic/U2282/B (NOR2_X2_A7TULL)    0.345    0.001 *    6.984 f
  u_cortexm0integration/u_cortexm0/u_logic/U2282/Y (NOR2_X2_A7TULL)    0.419    0.335    7.320 r
  u_cortexm0integration/u_cortexm0/u_logic/n1393 (net)     3    0.012        0.000      7.320 r
  u_cortexm0integration/u_cortexm0/u_logic/U2319/A0 (OAI21_X1_A7TULL)    0.419    0.000 *    7.320 r
  u_cortexm0integration/u_cortexm0/u_logic/U2319/Y (OAI21_X1_A7TULL)    0.261    0.282    7.602 f
  u_cortexm0integration/u_cortexm0/u_logic/n1431 (net)     2    0.008        0.000      7.602 f
  u_cortexm0integration/u_cortexm0/u_logic/U2363/A1 (AOI21_X1_A7TULL)    0.261    0.000 *    7.602 f
  u_cortexm0integration/u_cortexm0/u_logic/U2363/Y (AOI21_X1_A7TULL)    0.361    0.363    7.965 r
  u_cortexm0integration/u_cortexm0/u_logic/n1479 (net)     2    0.008        0.000      7.965 r
  u_cortexm0integration/u_cortexm0/u_logic/U2364/A (INV_X1_A7TULL)    0.361    0.000 *    7.965 r
  u_cortexm0integration/u_cortexm0/u_logic/U2364/Y (INV_X1_A7TULL)    0.154    0.161    8.126 f
  u_cortexm0integration/u_cortexm0/u_logic/n1433 (net)     1    0.005        0.000      8.126 f
  u_cortexm0integration/u_cortexm0/u_logic/U2365/B0 (AOI21_X1_A7TULL)    0.154    0.000 *    8.126 f
  u_cortexm0integration/u_cortexm0/u_logic/U2365/Y (AOI21_X1_A7TULL)    0.231    0.202    8.328 r
  u_cortexm0integration/u_cortexm0/u_logic/n1435 (net)     1    0.004        0.000      8.328 r
  u_cortexm0integration/u_cortexm0/u_logic/U2366/B0 (OAI21_X1_A7TULL)    0.231    0.000 *    8.328 r
  u_cortexm0integration/u_cortexm0/u_logic/U2366/Y (OAI21_X1_A7TULL)    0.246    0.243    8.570 f
  u_cortexm0integration/u_cortexm0/u_logic/n1472 (net)     1    0.008        0.000      8.570 f
  u_cortexm0integration/u_cortexm0/u_logic/U130/A (XOR2_X1_A7TULL)    0.246    0.000 *    8.570 f
  u_cortexm0integration/u_cortexm0/u_logic/U130/Y (XOR2_X1_A7TULL)    0.852    0.476    9.046 r
  u_cortexm0integration/u_cortexm0/u_logic/n7632 (net)     2    0.019        0.000      9.046 r
  u_cortexm0integration/u_cortexm0/u_logic/U2404/B (NOR2_X1_A7TULL)    0.852    0.000 *    9.047 r
  u_cortexm0integration/u_cortexm0/u_logic/U2404/Y (NOR2_X1_A7TULL)    0.254    0.273    9.320 f
  u_cortexm0integration/u_cortexm0/u_logic/n1474 (net)     1    0.006        0.000      9.320 f
  u_cortexm0integration/u_cortexm0/u_logic/U2405/B (NAND2_X2_A7TULL)    0.254    0.000 *    9.320 f
  u_cortexm0integration/u_cortexm0/u_logic/U2405/Y (NAND2_X2_A7TULL)    0.227    0.233    9.553 r
  u_cortexm0integration/u_cortexm0/u_logic/n3505 (net)     2    0.015        0.000      9.553 r
  u_cortexm0integration/u_cortexm0/u_logic/U2446/A (XOR2_X4_A7TULL)    0.227    0.000 *    9.553 r
  u_cortexm0integration/u_cortexm0/u_logic/U2446/Y (XOR2_X4_A7TULL)    0.602    0.310    9.863 r
  u_cortexm0integration/u_cortexm0/u_logic/n6184 (net)     5    0.030        0.000      9.863 r
  u_cortexm0integration/u_cortexm0/u_logic/U2450/A0 (AOI22_X4_A7TULL)    0.602    0.000 *    9.863 r
  u_cortexm0integration/u_cortexm0/u_logic/U2450/Y (AOI22_X4_A7TULL)    0.395    0.216   10.080 f
  u_cortexm0integration/u_cortexm0/u_logic/n5713 (net)     2    0.015        0.000     10.080 f
  u_cortexm0integration/u_cortexm0/u_logic/U2451/B0 (OAI2BB1_X4_A7TULL)    0.395    0.000 *   10.080 f
  u_cortexm0integration/u_cortexm0/u_logic/U2451/Y (OAI2BB1_X4_A7TULL)    0.492    0.445   10.525 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[31] (net)     6    0.087    0.000   10.525 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[31] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000   10.525 r
  u_cortexm0integration/u_cortexm0/HADDR[31] (net)       0.087               0.000     10.525 r
  u_cortexm0integration/u_cortexm0/HADDR[31] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000   10.525 r
  u_cortexm0integration/HADDR[31] (net)                  0.087               0.000     10.525 r
  u_cortexm0integration/HADDR[31] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000    10.525 r
  n524 (net)                                             0.087               0.000     10.525 r
  U537/A (BUF_X2_A7TULL)                                           0.492     0.005 *   10.529 r
  U537/Y (BUF_X2_A7TULL)                                           1.517     1.100     11.630 r
  HADDR[31] (net)                               1        0.150               0.000     11.630 r
  HADDR[31] (out)                                                  1.517     0.000 *   11.630 r
  data arrival time                                                                    11.630

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -11.630
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.170


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HADDR[16] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg/CK (SDFFSHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg/Q (SDFFSHQ_X2_A7TULL)    0.371    0.554    2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/Iw1l85[2] (net)     6    0.033    0.000      2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/U658/B (NAND2_X4_A7TULL)    0.371    0.000 *    2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/U658/Y (NAND2_X4_A7TULL)    0.220    0.226    2.780 f
  u_cortexm0integration/u_cortexm0/u_logic/n80 (net)     3    0.033          0.000      2.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U683/A (NOR2_X4_A7TULL)    0.220    0.000 *    2.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U683/Y (NOR2_X4_A7TULL)    0.410    0.323    3.103 r
  u_cortexm0integration/u_cortexm0/u_logic/n81 (net)     5    0.033          0.000      3.103 r
  u_cortexm0integration/u_cortexm0/u_logic/U152/A (BUF_X2_A7TULL)    0.410    0.001 *    3.103 r
  u_cortexm0integration/u_cortexm0/u_logic/U152/Y (BUF_X2_A7TULL)    1.309    0.965     4.068 r
  u_cortexm0integration/u_cortexm0/u_logic/n7670 (net)    31    0.129        0.000      4.068 r
  u_cortexm0integration/u_cortexm0/u_logic/U686/B0 (AOI22_X1_A7TULL)    1.309    0.000 *    4.069 r
  u_cortexm0integration/u_cortexm0/u_logic/U686/Y (AOI22_X1_A7TULL)    0.466    0.512    4.581 f
  u_cortexm0integration/u_cortexm0/u_logic/n90 (net)     1    0.005          0.000      4.581 f
  u_cortexm0integration/u_cortexm0/u_logic/U694/B (NAND4_X2_A7TULL)    0.466    0.000 *    4.581 f
  u_cortexm0integration/u_cortexm0/u_logic/U694/Y (NAND4_X2_A7TULL)    0.252    0.289    4.870 r
  u_cortexm0integration/u_cortexm0/u_logic/n92 (net)     1    0.009          0.000      4.870 r
  u_cortexm0integration/u_cortexm0/u_logic/U695/A (INV_X2_A7TULL)    0.252    0.000 *    4.870 r
  u_cortexm0integration/u_cortexm0/u_logic/U695/Y (INV_X2_A7TULL)    0.094    0.099     4.969 f
  u_cortexm0integration/u_cortexm0/u_logic/n93 (net)     1    0.005          0.000      4.969 f
  u_cortexm0integration/u_cortexm0/u_logic/U696/C (NAND3B_X1_A7TULL)    0.094    0.000 *    4.969 f
  u_cortexm0integration/u_cortexm0/u_logic/U696/Y (NAND3B_X1_A7TULL)    0.266    0.172    5.141 r
  u_cortexm0integration/u_cortexm0/u_logic/n104 (net)     1    0.008         0.000      5.141 r
  u_cortexm0integration/u_cortexm0/u_logic/U716/B (MXI2_X1_A7TULL)    0.266    0.000 *    5.141 r
  u_cortexm0integration/u_cortexm0/u_logic/U716/Y (MXI2_X1_A7TULL)    0.452    0.357    5.498 f
  u_cortexm0integration/u_cortexm0/u_logic/n7263 (net)     4    0.018        0.000      5.498 f
  u_cortexm0integration/u_cortexm0/u_logic/U742/B0 (AOI211_X1_A7TULL)    0.452    0.000 *    5.498 f
  u_cortexm0integration/u_cortexm0/u_logic/U742/Y (AOI211_X1_A7TULL)    0.802    0.626    6.124 r
  u_cortexm0integration/u_cortexm0/u_logic/n279 (net)     2    0.012         0.000      6.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1029/A (NAND2_X2_A7TULL)    0.802    0.000 *    6.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1029/Y (NAND2_X2_A7TULL)    0.367    0.349    6.473 f
  u_cortexm0integration/u_cortexm0/u_logic/n894 (net)     3    0.020         0.000      6.473 f
  u_cortexm0integration/u_cortexm0/u_logic/U1031/A1 (OAI21_X4_A7TULL)    0.367    0.000 *    6.473 f
  u_cortexm0integration/u_cortexm0/u_logic/U1031/Y (OAI21_X4_A7TULL)    0.258    0.305    6.779 r
  u_cortexm0integration/u_cortexm0/u_logic/n281 (net)     1    0.010         0.000      6.779 r
  u_cortexm0integration/u_cortexm0/u_logic/U1032/B0 (AOI21_X4_A7TULL)    0.258    0.000 *    6.779 r
  u_cortexm0integration/u_cortexm0/u_logic/U1032/Y (AOI21_X4_A7TULL)    0.225    0.150    6.928 f
  u_cortexm0integration/u_cortexm0/u_logic/n849 (net)     2    0.029         0.000      6.928 f
  u_cortexm0integration/u_cortexm0/u_logic/U1214/A1 (OAI21_X8_A7TULL)    0.225    0.000 *    6.929 f
  u_cortexm0integration/u_cortexm0/u_logic/U1214/Y (OAI21_X8_A7TULL)    0.286    0.292    7.220 r
  u_cortexm0integration/u_cortexm0/u_logic/n777 (net)     2    0.029         0.000      7.220 r
  u_cortexm0integration/u_cortexm0/u_logic/U1660/A (INV_X8_A7TULL)    0.286    0.000 *    7.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U1660/Y (INV_X8_A7TULL)    0.145    0.154    7.374 f
  u_cortexm0integration/u_cortexm0/u_logic/n861 (net)     9    0.057         0.000      7.374 f
  u_cortexm0integration/u_cortexm0/u_logic/U1690/A0 (OAI21_X4_A7TULL)    0.145    0.000 *    7.374 f
  u_cortexm0integration/u_cortexm0/u_logic/U1690/Y (OAI21_X4_A7TULL)    0.210    0.204    7.578 r
  u_cortexm0integration/u_cortexm0/u_logic/n813 (net)     1    0.007         0.000      7.578 r
  u_cortexm0integration/u_cortexm0/u_logic/U1693/A (XNOR2_X2_A7TULL)    0.210    0.000 *    7.578 r
  u_cortexm0integration/u_cortexm0/u_logic/U1693/Y (XNOR2_X2_A7TULL)    0.557    0.285    7.863 r
  u_cortexm0integration/u_cortexm0/u_logic/n1737 (net)     2    0.014        0.000      7.863 r
  u_cortexm0integration/u_cortexm0/u_logic/U1694/A (INV_X4_A7TULL)    0.557    0.000 *    7.863 r
  u_cortexm0integration/u_cortexm0/u_logic/U1694/Y (INV_X4_A7TULL)    0.130    0.113    7.977 f
  u_cortexm0integration/u_cortexm0/u_logic/n1728 (net)     2    0.009        0.000      7.977 f
  u_cortexm0integration/u_cortexm0/u_logic/U1703/A (NOR2_X2_A7TULL)    0.130    0.000 *    7.977 f
  u_cortexm0integration/u_cortexm0/u_logic/U1703/Y (NOR2_X2_A7TULL)    0.284    0.217    8.193 r
  u_cortexm0integration/u_cortexm0/u_logic/n1746 (net)     2    0.009        0.000      8.193 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/A (NAND2_X2_A7TULL)    0.284    0.000 *    8.193 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/Y (NAND2_X2_A7TULL)    0.183    0.183    8.377 f
  u_cortexm0integration/u_cortexm0/u_logic/n919 (net)     1    0.012         0.000      8.377 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/B (NOR2_X4_A7TULL)    0.183    0.000 *    8.377 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/Y (NOR2_X4_A7TULL)    0.246    0.236    8.613 r
  u_cortexm0integration/u_cortexm0/u_logic/n2475 (net)     2    0.016        0.000      8.613 r
  u_cortexm0integration/u_cortexm0/u_logic/U3811/A (INV_X1_A7TULL)    0.246    0.000 *    8.613 r
  u_cortexm0integration/u_cortexm0/u_logic/U3811/Y (INV_X1_A7TULL)    0.207    0.212    8.824 f
  u_cortexm0integration/u_cortexm0/u_logic/n3393 (net)     4    0.015        0.000      8.824 f
  u_cortexm0integration/u_cortexm0/u_logic/U4073/A (NOR2_X1_A7TULL)    0.207    0.000 *    8.824 f
  u_cortexm0integration/u_cortexm0/u_logic/U4073/Y (NOR2_X1_A7TULL)    0.279    0.241    9.066 r
  u_cortexm0integration/u_cortexm0/u_logic/n2662 (net)     1    0.006        0.000      9.066 r
  u_cortexm0integration/u_cortexm0/u_logic/U4075/A (XNOR2_X1_A7TULL)    0.279    0.000 *    9.066 r
  u_cortexm0integration/u_cortexm0/u_logic/U4075/Y (XNOR2_X1_A7TULL)    0.911    0.453    9.519 r
  u_cortexm0integration/u_cortexm0/u_logic/n7097 (net)     4    0.021        0.000      9.519 r
  u_cortexm0integration/u_cortexm0/u_logic/U7995/A1N (OAI2BB1_X2_A7TULL)    0.911    0.000 *    9.519 r
  u_cortexm0integration/u_cortexm0/u_logic/U7995/Y (OAI2BB1_X2_A7TULL)    0.902    0.843   10.363 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[16] (net)     9    0.085    0.000   10.363 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[16] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000   10.363 r
  u_cortexm0integration/u_cortexm0/HADDR[16] (net)       0.085               0.000     10.363 r
  u_cortexm0integration/u_cortexm0/HADDR[16] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000   10.363 r
  u_cortexm0integration/HADDR[16] (net)                  0.085               0.000     10.363 r
  u_cortexm0integration/HADDR[16] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000    10.363 r
  n539 (net)                                             0.085               0.000     10.363 r
  U522/A (BUF_X2_A7TULL)                                           0.902     0.004 *   10.367 r
  U522/Y (BUF_X2_A7TULL)                                           1.517     1.161     11.527 r
  HADDR[16] (net)                               1        0.150               0.000     11.527 r
  HADDR[16] (out)                                                  1.517     0.000 *   11.528 r
  data arrival time                                                                    11.528

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -11.528
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.272


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HADDR[13] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg/CK (SDFFRQ_X4_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg/Q (SDFFRQ_X4_A7TULL)    0.393    0.914    2.914 f
  u_cortexm0integration/u_cortexm0/u_logic/O4p675 (net)    28    0.119       0.000      2.914 f
  u_cortexm0integration/u_cortexm0/u_logic/U832/A (NOR2_X1_A7TULL)    0.393    0.002 *    2.916 f
  u_cortexm0integration/u_cortexm0/u_logic/U832/Y (NOR2_X1_A7TULL)    0.888    0.656    3.572 r
  u_cortexm0integration/u_cortexm0/u_logic/n6907 (net)     6    0.028        0.000      3.572 r
  u_cortexm0integration/u_cortexm0/u_logic/U833/A0 (OAI211_X1_A7TULL)    0.888    0.000 *    3.572 r
  u_cortexm0integration/u_cortexm0/u_logic/U833/Y (OAI211_X1_A7TULL)    0.410    0.430    4.002 f
  u_cortexm0integration/u_cortexm0/u_logic/n153 (net)     1    0.007         0.000      4.002 f
  u_cortexm0integration/u_cortexm0/u_logic/U838/A (NAND3_X2_A7TULL)    0.410    0.000 *    4.002 f
  u_cortexm0integration/u_cortexm0/u_logic/U838/Y (NAND3_X2_A7TULL)    0.188    0.204    4.207 r
  u_cortexm0integration/u_cortexm0/u_logic/n154 (net)     1    0.004         0.000      4.207 r
  u_cortexm0integration/u_cortexm0/u_logic/U839/A (INV_X1_A7TULL)    0.188    0.000 *    4.207 r
  u_cortexm0integration/u_cortexm0/u_logic/U839/Y (INV_X1_A7TULL)    0.110    0.122     4.328 f
  u_cortexm0integration/u_cortexm0/u_logic/n156 (net)     1    0.005         0.000      4.328 f
  u_cortexm0integration/u_cortexm0/u_logic/U842/B0 (OAI2B11_X2_A7TULL)    0.110    0.000 *    4.328 f
  u_cortexm0integration/u_cortexm0/u_logic/U842/Y (OAI2B11_X2_A7TULL)    0.352    0.130    4.458 r
  u_cortexm0integration/u_cortexm0/u_logic/n157 (net)     1    0.006         0.000      4.458 r
  u_cortexm0integration/u_cortexm0/u_logic/U843/A (NAND2_X2_A7TULL)    0.352    0.000 *    4.458 r
  u_cortexm0integration/u_cortexm0/u_logic/U843/Y (NAND2_X2_A7TULL)    0.310    0.209    4.667 f
  u_cortexm0integration/u_cortexm0/u_logic/n400 (net)     4    0.013         0.000      4.667 f
  u_cortexm0integration/u_cortexm0/u_logic/U844/B0 (OAI31_X1_A7TULL)    0.310    0.000 *    4.667 f
  u_cortexm0integration/u_cortexm0/u_logic/U844/Y (OAI31_X1_A7TULL)    0.809    0.261    4.928 r
  u_cortexm0integration/u_cortexm0/u_logic/n264 (net)     3    0.013         0.000      4.928 r
  u_cortexm0integration/u_cortexm0/u_logic/U1010/A0 (AOI22_X1_A7TULL)    0.809    0.000 *    4.928 r
  u_cortexm0integration/u_cortexm0/u_logic/U1010/Y (AOI22_X1_A7TULL)    0.387    0.311    5.239 f
  u_cortexm0integration/u_cortexm0/u_logic/n265 (net)     1    0.005         0.000      5.239 f
  u_cortexm0integration/u_cortexm0/u_logic/U1011/B (NAND2_X2_A7TULL)    0.387    0.000 *    5.239 f
  u_cortexm0integration/u_cortexm0/u_logic/U1011/Y (NAND2_X2_A7TULL)    0.182    0.215    5.454 r
  u_cortexm0integration/u_cortexm0/u_logic/n267 (net)     1    0.006         0.000      5.454 r
  u_cortexm0integration/u_cortexm0/u_logic/U1012/A (XNOR2_X1_A7TULL)    0.182    0.000 *    5.454 r
  u_cortexm0integration/u_cortexm0/u_logic/U1012/Y (XNOR2_X1_A7TULL)    0.918    0.412    5.866 r
  u_cortexm0integration/u_cortexm0/u_logic/n4966 (net)     5    0.020        0.000      5.866 r
  u_cortexm0integration/u_cortexm0/u_logic/U1026/A (NOR2_X1_A7TULL)    0.918    0.000 *    5.866 r
  u_cortexm0integration/u_cortexm0/u_logic/U1026/Y (NOR2_X1_A7TULL)    0.341    0.334    6.200 f
  u_cortexm0integration/u_cortexm0/u_logic/n898 (net)     2    0.012         0.000      6.200 f
  u_cortexm0integration/u_cortexm0/u_logic/U1028/A1 (OAI21_X3_A7TULL)    0.341    0.000 *    6.200 f
  u_cortexm0integration/u_cortexm0/u_logic/U1028/Y (OAI21_X3_A7TULL)    0.366    0.372    6.572 r
  u_cortexm0integration/u_cortexm0/u_logic/n886 (net)     2    0.015         0.000      6.572 r
  u_cortexm0integration/u_cortexm0/u_logic/U1751/A (INV_X1_A7TULL)    0.366    0.000 *    6.572 r
  u_cortexm0integration/u_cortexm0/u_logic/U1751/Y (INV_X1_A7TULL)    0.172    0.180    6.752 f
  u_cortexm0integration/u_cortexm0/u_logic/n896 (net)     2    0.007         0.000      6.752 f
  u_cortexm0integration/u_cortexm0/u_logic/U1759/B (XOR2_X1_A7TULL)    0.172    0.000 *    6.752 f
  u_cortexm0integration/u_cortexm0/u_logic/U1759/Y (XOR2_X1_A7TULL)    0.510    0.345    7.097 r
  u_cortexm0integration/u_cortexm0/u_logic/n2537 (net)     2    0.008        0.000      7.097 r
  u_cortexm0integration/u_cortexm0/u_logic/U1783/A (NAND2_X1_A7TULL)    0.510    0.000 *    7.097 r
  u_cortexm0integration/u_cortexm0/u_logic/U1783/Y (NAND2_X1_A7TULL)    0.307    0.308    7.405 f
  u_cortexm0integration/u_cortexm0/u_logic/n1570 (net)     2    0.010        0.000      7.405 f
  u_cortexm0integration/u_cortexm0/u_logic/U1784/B (NOR2_X2_A7TULL)    0.307    0.000 *    7.405 f
  u_cortexm0integration/u_cortexm0/u_logic/U1784/Y (NOR2_X2_A7TULL)    0.326    0.309    7.714 r
  u_cortexm0integration/u_cortexm0/u_logic/n2459 (net)     2    0.011        0.000      7.714 r
  u_cortexm0integration/u_cortexm0/u_logic/U1785/B (NAND2_X2_A7TULL)    0.326    0.000 *    7.714 r
  u_cortexm0integration/u_cortexm0/u_logic/U1785/Y (NAND2_X2_A7TULL)    0.249    0.193    7.907 f
  u_cortexm0integration/u_cortexm0/u_logic/n1563 (net)     2    0.013        0.000      7.907 f
  u_cortexm0integration/u_cortexm0/u_logic/U1786/B (NOR2_X3_A7TULL)    0.249    0.000 *    7.907 f
  u_cortexm0integration/u_cortexm0/u_logic/U1786/Y (NOR2_X3_A7TULL)    0.247    0.254    8.161 r
  u_cortexm0integration/u_cortexm0/u_logic/n1711 (net)     2    0.011        0.000      8.161 r
  u_cortexm0integration/u_cortexm0/u_logic/U1787/B (NAND2_X2_A7TULL)    0.247    0.000 *    8.161 r
  u_cortexm0integration/u_cortexm0/u_logic/U1787/Y (NAND2_X2_A7TULL)    0.204    0.199    8.360 f
  u_cortexm0integration/u_cortexm0/u_logic/n1727 (net)     2    0.016        0.000      8.360 f
  u_cortexm0integration/u_cortexm0/u_logic/U2738/A (INV_X1_A7TULL)    0.204    0.000 *    8.360 f
  u_cortexm0integration/u_cortexm0/u_logic/U2738/Y (INV_X1_A7TULL)    0.242    0.222    8.582 r
  u_cortexm0integration/u_cortexm0/u_logic/n1745 (net)     3    0.014        0.000      8.582 r
  u_cortexm0integration/u_cortexm0/u_logic/U2757/B (NAND2_X1_A7TULL)    0.242    0.000 *    8.582 r
  u_cortexm0integration/u_cortexm0/u_logic/U2757/Y (NAND2_X1_A7TULL)    0.271    0.240    8.822 f
  u_cortexm0integration/u_cortexm0/u_logic/n3386 (net)     2    0.010        0.000      8.822 f
  u_cortexm0integration/u_cortexm0/u_logic/U2758/A (NOR2_X1_A7TULL)    0.271    0.000 *    8.822 f
  u_cortexm0integration/u_cortexm0/u_logic/U2758/Y (NOR2_X1_A7TULL)    0.283    0.255    9.077 r
  u_cortexm0integration/u_cortexm0/u_logic/n1748 (net)     1    0.006        0.000      9.077 r
  u_cortexm0integration/u_cortexm0/u_logic/U2759/A (XNOR2_X1_A7TULL)    0.283    0.000 *    9.077 r
  u_cortexm0integration/u_cortexm0/u_logic/U2759/Y (XNOR2_X1_A7TULL)    1.054    0.511    9.588 r
  u_cortexm0integration/u_cortexm0/u_logic/n6205 (net)     4    0.026        0.000      9.588 r
  u_cortexm0integration/u_cortexm0/u_logic/U2764/A1N (OAI2BB1_X2_A7TULL)    1.054    0.000 *    9.588 r
  u_cortexm0integration/u_cortexm0/u_logic/U2764/Y (OAI2BB1_X2_A7TULL)    0.765    0.773   10.361 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[13] (net)     6    0.069    0.000   10.361 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[13] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000   10.361 r
  u_cortexm0integration/u_cortexm0/HADDR[13] (net)       0.069               0.000     10.361 r
  u_cortexm0integration/u_cortexm0/HADDR[13] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000   10.361 r
  u_cortexm0integration/HADDR[13] (net)                  0.069               0.000     10.361 r
  u_cortexm0integration/HADDR[13] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000    10.361 r
  n542 (net)                                             0.069               0.000     10.361 r
  U519/A (BUF_X2_A7TULL)                                           0.765     0.004 *   10.365 r
  U519/Y (BUF_X2_A7TULL)                                           1.518     1.142     11.507 r
  HADDR[13] (net)                               1        0.150               0.000     11.507 r
  HADDR[13] (out)                                                  1.518     0.000 *   11.507 r
  data arrival time                                                                    11.507

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -11.507
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.293


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: APBACTIVE (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg/CK (SDFFSHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg/Q (SDFFSHQ_X2_A7TULL)    0.371    0.554    2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/Iw1l85[2] (net)     6    0.033    0.000      2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/U658/B (NAND2_X4_A7TULL)    0.371    0.000 *    2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/U658/Y (NAND2_X4_A7TULL)    0.220    0.226    2.780 f
  u_cortexm0integration/u_cortexm0/u_logic/n80 (net)     3    0.033          0.000      2.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U683/A (NOR2_X4_A7TULL)    0.220    0.000 *    2.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U683/Y (NOR2_X4_A7TULL)    0.410    0.323    3.103 r
  u_cortexm0integration/u_cortexm0/u_logic/n81 (net)     5    0.033          0.000      3.103 r
  u_cortexm0integration/u_cortexm0/u_logic/U152/A (BUF_X2_A7TULL)    0.410    0.001 *    3.103 r
  u_cortexm0integration/u_cortexm0/u_logic/U152/Y (BUF_X2_A7TULL)    1.309    0.965     4.068 r
  u_cortexm0integration/u_cortexm0/u_logic/n7670 (net)    31    0.129        0.000      4.068 r
  u_cortexm0integration/u_cortexm0/u_logic/U686/B0 (AOI22_X1_A7TULL)    1.309    0.000 *    4.069 r
  u_cortexm0integration/u_cortexm0/u_logic/U686/Y (AOI22_X1_A7TULL)    0.466    0.512    4.581 f
  u_cortexm0integration/u_cortexm0/u_logic/n90 (net)     1    0.005          0.000      4.581 f
  u_cortexm0integration/u_cortexm0/u_logic/U694/B (NAND4_X2_A7TULL)    0.466    0.000 *    4.581 f
  u_cortexm0integration/u_cortexm0/u_logic/U694/Y (NAND4_X2_A7TULL)    0.252    0.289    4.870 r
  u_cortexm0integration/u_cortexm0/u_logic/n92 (net)     1    0.009          0.000      4.870 r
  u_cortexm0integration/u_cortexm0/u_logic/U695/A (INV_X2_A7TULL)    0.252    0.000 *    4.870 r
  u_cortexm0integration/u_cortexm0/u_logic/U695/Y (INV_X2_A7TULL)    0.094    0.099     4.969 f
  u_cortexm0integration/u_cortexm0/u_logic/n93 (net)     1    0.005          0.000      4.969 f
  u_cortexm0integration/u_cortexm0/u_logic/U696/C (NAND3B_X1_A7TULL)    0.094    0.000 *    4.969 f
  u_cortexm0integration/u_cortexm0/u_logic/U696/Y (NAND3B_X1_A7TULL)    0.266    0.172    5.141 r
  u_cortexm0integration/u_cortexm0/u_logic/n104 (net)     1    0.008         0.000      5.141 r
  u_cortexm0integration/u_cortexm0/u_logic/U716/B (MXI2_X1_A7TULL)    0.266    0.000 *    5.141 r
  u_cortexm0integration/u_cortexm0/u_logic/U716/Y (MXI2_X1_A7TULL)    0.452    0.357    5.498 f
  u_cortexm0integration/u_cortexm0/u_logic/n7263 (net)     4    0.018        0.000      5.498 f
  u_cortexm0integration/u_cortexm0/u_logic/U742/B0 (AOI211_X1_A7TULL)    0.452    0.000 *    5.498 f
  u_cortexm0integration/u_cortexm0/u_logic/U742/Y (AOI211_X1_A7TULL)    0.802    0.626    6.124 r
  u_cortexm0integration/u_cortexm0/u_logic/n279 (net)     2    0.012         0.000      6.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1029/A (NAND2_X2_A7TULL)    0.802    0.000 *    6.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1029/Y (NAND2_X2_A7TULL)    0.367    0.349    6.473 f
  u_cortexm0integration/u_cortexm0/u_logic/n894 (net)     3    0.020         0.000      6.473 f
  u_cortexm0integration/u_cortexm0/u_logic/U1031/A1 (OAI21_X4_A7TULL)    0.367    0.000 *    6.473 f
  u_cortexm0integration/u_cortexm0/u_logic/U1031/Y (OAI21_X4_A7TULL)    0.258    0.305    6.779 r
  u_cortexm0integration/u_cortexm0/u_logic/n281 (net)     1    0.010         0.000      6.779 r
  u_cortexm0integration/u_cortexm0/u_logic/U1032/B0 (AOI21_X4_A7TULL)    0.258    0.000 *    6.779 r
  u_cortexm0integration/u_cortexm0/u_logic/U1032/Y (AOI21_X4_A7TULL)    0.225    0.150    6.928 f
  u_cortexm0integration/u_cortexm0/u_logic/n849 (net)     2    0.029         0.000      6.928 f
  u_cortexm0integration/u_cortexm0/u_logic/U1214/A1 (OAI21_X8_A7TULL)    0.225    0.000 *    6.929 f
  u_cortexm0integration/u_cortexm0/u_logic/U1214/Y (OAI21_X8_A7TULL)    0.286    0.292    7.220 r
  u_cortexm0integration/u_cortexm0/u_logic/n777 (net)     2    0.029         0.000      7.220 r
  u_cortexm0integration/u_cortexm0/u_logic/U1660/A (INV_X8_A7TULL)    0.286    0.000 *    7.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U1660/Y (INV_X8_A7TULL)    0.145    0.154    7.374 f
  u_cortexm0integration/u_cortexm0/u_logic/n861 (net)     9    0.057         0.000      7.374 f
  u_cortexm0integration/u_cortexm0/u_logic/U1690/A0 (OAI21_X4_A7TULL)    0.145    0.000 *    7.374 f
  u_cortexm0integration/u_cortexm0/u_logic/U1690/Y (OAI21_X4_A7TULL)    0.210    0.204    7.578 r
  u_cortexm0integration/u_cortexm0/u_logic/n813 (net)     1    0.007         0.000      7.578 r
  u_cortexm0integration/u_cortexm0/u_logic/U1693/A (XNOR2_X2_A7TULL)    0.210    0.000 *    7.578 r
  u_cortexm0integration/u_cortexm0/u_logic/U1693/Y (XNOR2_X2_A7TULL)    0.557    0.285    7.863 r
  u_cortexm0integration/u_cortexm0/u_logic/n1737 (net)     2    0.014        0.000      7.863 r
  u_cortexm0integration/u_cortexm0/u_logic/U1694/A (INV_X4_A7TULL)    0.557    0.000 *    7.863 r
  u_cortexm0integration/u_cortexm0/u_logic/U1694/Y (INV_X4_A7TULL)    0.130    0.113    7.977 f
  u_cortexm0integration/u_cortexm0/u_logic/n1728 (net)     2    0.009        0.000      7.977 f
  u_cortexm0integration/u_cortexm0/u_logic/U1703/A (NOR2_X2_A7TULL)    0.130    0.000 *    7.977 f
  u_cortexm0integration/u_cortexm0/u_logic/U1703/Y (NOR2_X2_A7TULL)    0.284    0.217    8.193 r
  u_cortexm0integration/u_cortexm0/u_logic/n1746 (net)     2    0.009        0.000      8.193 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/A (NAND2_X2_A7TULL)    0.284    0.000 *    8.193 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/Y (NAND2_X2_A7TULL)    0.183    0.183    8.377 f
  u_cortexm0integration/u_cortexm0/u_logic/n919 (net)     1    0.012         0.000      8.377 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/B (NOR2_X4_A7TULL)    0.183    0.000 *    8.377 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/Y (NOR2_X4_A7TULL)    0.246    0.236    8.613 r
  u_cortexm0integration/u_cortexm0/u_logic/n2475 (net)     2    0.016        0.000      8.613 r
  u_cortexm0integration/u_cortexm0/u_logic/U1789/A (NAND2_X4_A7TULL)    0.246    0.000 *    8.613 r
  u_cortexm0integration/u_cortexm0/u_logic/U1789/Y (NAND2_X4_A7TULL)    0.149    0.151    8.764 f
  u_cortexm0integration/u_cortexm0/u_logic/n3055 (net)     2    0.018        0.000      8.764 f
  u_cortexm0integration/u_cortexm0/u_logic/U2153/AN (NAND3B_X4_A7TULL)    0.149    0.000 *    8.764 f
  u_cortexm0integration/u_cortexm0/u_logic/U2153/Y (NAND3B_X4_A7TULL)    0.175    0.301    9.065 f
  u_cortexm0integration/u_cortexm0/u_logic/n1242 (net)     1    0.010        0.000      9.065 f
  u_cortexm0integration/u_cortexm0/u_logic/U2154/A (INV_X4_A7TULL)    0.175    0.000 *    9.065 f
  u_cortexm0integration/u_cortexm0/u_logic/U2154/Y (INV_X4_A7TULL)    0.204    0.189    9.254 r
  u_cortexm0integration/u_cortexm0/u_logic/n5126 (net)     6    0.035        0.000      9.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U5148/A (NAND2_X2_A7TULL)    0.204    0.000 *    9.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U5148/Y (NAND2_X2_A7TULL)    0.169    0.148    9.403 f
  u_cortexm0integration/u_cortexm0/u_logic/n3466 (net)     1    0.009        0.000      9.403 f
  u_cortexm0integration/u_cortexm0/u_logic/U5149/A (XOR2_X3_A7TULL)    0.169    0.000 *    9.403 f
  u_cortexm0integration/u_cortexm0/u_logic/U5149/Y (XOR2_X3_A7TULL)    0.293    0.287    9.690 f
  u_cortexm0integration/u_cortexm0/u_logic/n7330 (net)     3    0.015        0.000      9.690 f
  u_cortexm0integration/u_cortexm0/u_logic/U5154/A1N (OAI2BB1_X4_A7TULL)    0.293    0.000 *    9.690 f
  u_cortexm0integration/u_cortexm0/u_logic/U5154/Y (OAI2BB1_X4_A7TULL)    0.319    0.419   10.108 f
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[27] (net)     4    0.048    0.000   10.108 f
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[27] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000   10.108 f
  u_cortexm0integration/u_cortexm0/HADDR[27] (net)       0.048               0.000     10.108 f
  u_cortexm0integration/u_cortexm0/HADDR[27] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000   10.108 f
  u_cortexm0integration/HADDR[27] (net)                  0.048               0.000     10.108 f
  u_cortexm0integration/HADDR[27] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000    10.108 f
  n528 (net)                                             0.048               0.000     10.108 f
  u_addr_decode/haddr[27] (cmsdk_mcu_system_cmsdk_mcu_addr_decode_40010000_40011000_0_f0000000_0)    0.000   10.108 f
  u_addr_decode/haddr[27] (net)                          0.048               0.000     10.108 f
  u_addr_decode/U5/A (NOR3_X4_A7TULL)                              0.319     0.000 *   10.109 f
  u_addr_decode/U5/Y (NOR3_X4_A7TULL)                              0.344     0.289     10.398 r
  u_addr_decode/n4 (net)                        1        0.010               0.000     10.398 r
  u_addr_decode/U7/C (NAND3B_X4_A7TULL)                            0.344     0.000 *   10.398 r
  u_addr_decode/U7/Y (NAND3B_X4_A7TULL)                            0.207     0.213     10.611 f
  u_addr_decode/n12 (net)                       3        0.013               0.000     10.611 f
  u_addr_decode/U13/B (NOR4B_X1_A7TULL)                            0.207     0.000 *   10.611 f
  u_addr_decode/U13/Y (NOR4B_X1_A7TULL)                            0.531     0.433     11.044 r
  u_addr_decode/n8 (net)                        1        0.006               0.000     11.044 r
  u_addr_decode/U14/B (NAND2B_X2_A7TULL)                           0.531     0.000 *   11.044 r
  u_addr_decode/U14/Y (NAND2B_X2_A7TULL)                           0.235     0.241     11.286 f
  u_addr_decode/n19 (net)                       3        0.014               0.000     11.286 f
  u_addr_decode/U15/A (NOR2_X1_A7TULL)                             0.235     0.000 *   11.286 f
  u_addr_decode/U15/Y (NOR2_X1_A7TULL)                             1.590     1.014     12.300 r
  u_addr_decode/apbsys_hsel (net)               3        0.053               0.000     12.300 r
  u_addr_decode/apbsys_hsel (cmsdk_mcu_system_cmsdk_mcu_addr_decode_40010000_40011000_0_f0000000_0)    0.000   12.300 r
  apbsys_hsel (net)                                      0.053               0.000     12.300 r
  u_apb_subsystem/HSEL (cmsdk_mcu_system_cmsdk_apb_subsystem_APB_EXT_PORT12_ENABLE0_APB_EXT_PORT13_ENABLE0_APB_EXT_PORT14_ENABLE0_APB_EXT_PORT15_ENABLE0_INCLUDE_IRQ_SYNCHRONIZER0_INCLUDE_APB_TEST_SLAVE1_INCLUDE_APB_TIMER01_INCLUDE_APB_TIMER11_INCLUDE_APB_DUALTIMER01_INCLUDE_APB_UART01_INCLUDE_APB_UART11_INCLUDE_APB_UART21_INCLUDE_APB_WATCHDOG1_BE0_0)    0.000   12.300 r
  u_apb_subsystem/HSEL (net)                             0.053               0.000     12.300 r
  u_apb_subsystem/u_ahb_to_apb/HSEL (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000   12.300 r
  u_apb_subsystem/u_ahb_to_apb/HSEL (net)                0.053               0.000     12.300 r
  u_apb_subsystem/u_ahb_to_apb/U124/B (NAND2_X2_A7TULL)            1.590     0.003 *   12.303 r
  u_apb_subsystem/u_ahb_to_apb/U124/Y (NAND2_X2_A7TULL)            0.371     0.342     12.645 f
  u_apb_subsystem/u_ahb_to_apb/n37 (net)        2        0.014               0.000     12.645 f
  u_apb_subsystem/u_ahb_to_apb/U127/A (NAND3_X2_A7TULL)            0.371     0.000 *   12.645 f
  u_apb_subsystem/u_ahb_to_apb/U127/Y (NAND3_X2_A7TULL)            0.357     0.342     12.987 r
  u_apb_subsystem/u_ahb_to_apb/APBACTIVE (net)     1     0.026               0.000     12.987 r
  u_apb_subsystem/u_ahb_to_apb/APBACTIVE (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000   12.987 r
  u_apb_subsystem/APBACTIVE (net)                        0.026               0.000     12.987 r
  u_apb_subsystem/APBACTIVE (cmsdk_mcu_system_cmsdk_apb_subsystem_APB_EXT_PORT12_ENABLE0_APB_EXT_PORT13_ENABLE0_APB_EXT_PORT14_ENABLE0_APB_EXT_PORT15_ENABLE0_INCLUDE_IRQ_SYNCHRONIZER0_INCLUDE_APB_TEST_SLAVE1_INCLUDE_APB_TIMER01_INCLUDE_APB_TIMER11_INCLUDE_APB_DUALTIMER01_INCLUDE_APB_UART01_INCLUDE_APB_UART11_INCLUDE_APB_UART21_INCLUDE_APB_WATCHDOG1_BE0_0)    0.000   12.987 r
  n663 (net)                                             0.026               0.000     12.987 r
  U396/A (BUF_X6_A7TULL)                                           0.357     0.001 *   12.988 r
  U396/Y (BUF_X6_A7TULL)                                           0.547     0.502     13.491 r
  APBACTIVE (net)                               1        0.150               0.000     13.491 r
  APBACTIVE (out)                                                  0.547     0.000 *   13.491 r
  data arrival time                                                                    13.491

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                     -8.000     13.800
  data required time                                                                   13.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   13.800
  data arrival time                                                                   -13.491
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.309


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HADDR[29] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg/CK (SDFFSHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg/Q (SDFFSHQ_X2_A7TULL)    0.371    0.554    2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/Iw1l85[2] (net)     6    0.033    0.000      2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/U658/B (NAND2_X4_A7TULL)    0.371    0.000 *    2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/U658/Y (NAND2_X4_A7TULL)    0.220    0.226    2.780 f
  u_cortexm0integration/u_cortexm0/u_logic/n80 (net)     3    0.033          0.000      2.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U683/A (NOR2_X4_A7TULL)    0.220    0.000 *    2.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U683/Y (NOR2_X4_A7TULL)    0.410    0.323    3.103 r
  u_cortexm0integration/u_cortexm0/u_logic/n81 (net)     5    0.033          0.000      3.103 r
  u_cortexm0integration/u_cortexm0/u_logic/U152/A (BUF_X2_A7TULL)    0.410    0.001 *    3.103 r
  u_cortexm0integration/u_cortexm0/u_logic/U152/Y (BUF_X2_A7TULL)    1.309    0.965     4.068 r
  u_cortexm0integration/u_cortexm0/u_logic/n7670 (net)    31    0.129        0.000      4.068 r
  u_cortexm0integration/u_cortexm0/u_logic/U686/B0 (AOI22_X1_A7TULL)    1.309    0.000 *    4.069 r
  u_cortexm0integration/u_cortexm0/u_logic/U686/Y (AOI22_X1_A7TULL)    0.466    0.512    4.581 f
  u_cortexm0integration/u_cortexm0/u_logic/n90 (net)     1    0.005          0.000      4.581 f
  u_cortexm0integration/u_cortexm0/u_logic/U694/B (NAND4_X2_A7TULL)    0.466    0.000 *    4.581 f
  u_cortexm0integration/u_cortexm0/u_logic/U694/Y (NAND4_X2_A7TULL)    0.252    0.289    4.870 r
  u_cortexm0integration/u_cortexm0/u_logic/n92 (net)     1    0.009          0.000      4.870 r
  u_cortexm0integration/u_cortexm0/u_logic/U695/A (INV_X2_A7TULL)    0.252    0.000 *    4.870 r
  u_cortexm0integration/u_cortexm0/u_logic/U695/Y (INV_X2_A7TULL)    0.094    0.099     4.969 f
  u_cortexm0integration/u_cortexm0/u_logic/n93 (net)     1    0.005          0.000      4.969 f
  u_cortexm0integration/u_cortexm0/u_logic/U696/C (NAND3B_X1_A7TULL)    0.094    0.000 *    4.969 f
  u_cortexm0integration/u_cortexm0/u_logic/U696/Y (NAND3B_X1_A7TULL)    0.266    0.172    5.141 r
  u_cortexm0integration/u_cortexm0/u_logic/n104 (net)     1    0.008         0.000      5.141 r
  u_cortexm0integration/u_cortexm0/u_logic/U716/B (MXI2_X1_A7TULL)    0.266    0.000 *    5.141 r
  u_cortexm0integration/u_cortexm0/u_logic/U716/Y (MXI2_X1_A7TULL)    0.452    0.357    5.498 f
  u_cortexm0integration/u_cortexm0/u_logic/n7263 (net)     4    0.018        0.000      5.498 f
  u_cortexm0integration/u_cortexm0/u_logic/U742/B0 (AOI211_X1_A7TULL)    0.452    0.000 *    5.498 f
  u_cortexm0integration/u_cortexm0/u_logic/U742/Y (AOI211_X1_A7TULL)    0.802    0.626    6.124 r
  u_cortexm0integration/u_cortexm0/u_logic/n279 (net)     2    0.012         0.000      6.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1029/A (NAND2_X2_A7TULL)    0.802    0.000 *    6.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1029/Y (NAND2_X2_A7TULL)    0.367    0.349    6.473 f
  u_cortexm0integration/u_cortexm0/u_logic/n894 (net)     3    0.020         0.000      6.473 f
  u_cortexm0integration/u_cortexm0/u_logic/U1031/A1 (OAI21_X4_A7TULL)    0.367    0.000 *    6.473 f
  u_cortexm0integration/u_cortexm0/u_logic/U1031/Y (OAI21_X4_A7TULL)    0.258    0.305    6.779 r
  u_cortexm0integration/u_cortexm0/u_logic/n281 (net)     1    0.010         0.000      6.779 r
  u_cortexm0integration/u_cortexm0/u_logic/U1032/B0 (AOI21_X4_A7TULL)    0.258    0.000 *    6.779 r
  u_cortexm0integration/u_cortexm0/u_logic/U1032/Y (AOI21_X4_A7TULL)    0.225    0.150    6.928 f
  u_cortexm0integration/u_cortexm0/u_logic/n849 (net)     2    0.029         0.000      6.928 f
  u_cortexm0integration/u_cortexm0/u_logic/U1214/A1 (OAI21_X8_A7TULL)    0.225    0.000 *    6.929 f
  u_cortexm0integration/u_cortexm0/u_logic/U1214/Y (OAI21_X8_A7TULL)    0.286    0.292    7.220 r
  u_cortexm0integration/u_cortexm0/u_logic/n777 (net)     2    0.029         0.000      7.220 r
  u_cortexm0integration/u_cortexm0/u_logic/U1660/A (INV_X8_A7TULL)    0.286    0.000 *    7.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U1660/Y (INV_X8_A7TULL)    0.145    0.154    7.374 f
  u_cortexm0integration/u_cortexm0/u_logic/n861 (net)     9    0.057         0.000      7.374 f
  u_cortexm0integration/u_cortexm0/u_logic/U1690/A0 (OAI21_X4_A7TULL)    0.145    0.000 *    7.374 f
  u_cortexm0integration/u_cortexm0/u_logic/U1690/Y (OAI21_X4_A7TULL)    0.210    0.204    7.578 r
  u_cortexm0integration/u_cortexm0/u_logic/n813 (net)     1    0.007         0.000      7.578 r
  u_cortexm0integration/u_cortexm0/u_logic/U1693/A (XNOR2_X2_A7TULL)    0.210    0.000 *    7.578 r
  u_cortexm0integration/u_cortexm0/u_logic/U1693/Y (XNOR2_X2_A7TULL)    0.557    0.285    7.863 r
  u_cortexm0integration/u_cortexm0/u_logic/n1737 (net)     2    0.014        0.000      7.863 r
  u_cortexm0integration/u_cortexm0/u_logic/U1694/A (INV_X4_A7TULL)    0.557    0.000 *    7.863 r
  u_cortexm0integration/u_cortexm0/u_logic/U1694/Y (INV_X4_A7TULL)    0.130    0.113    7.977 f
  u_cortexm0integration/u_cortexm0/u_logic/n1728 (net)     2    0.009        0.000      7.977 f
  u_cortexm0integration/u_cortexm0/u_logic/U1703/A (NOR2_X2_A7TULL)    0.130    0.000 *    7.977 f
  u_cortexm0integration/u_cortexm0/u_logic/U1703/Y (NOR2_X2_A7TULL)    0.284    0.217    8.193 r
  u_cortexm0integration/u_cortexm0/u_logic/n1746 (net)     2    0.009        0.000      8.193 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/A (NAND2_X2_A7TULL)    0.284    0.000 *    8.193 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/Y (NAND2_X2_A7TULL)    0.183    0.183    8.377 f
  u_cortexm0integration/u_cortexm0/u_logic/n919 (net)     1    0.012         0.000      8.377 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/B (NOR2_X4_A7TULL)    0.183    0.000 *    8.377 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/Y (NOR2_X4_A7TULL)    0.246    0.236    8.613 r
  u_cortexm0integration/u_cortexm0/u_logic/n2475 (net)     2    0.016        0.000      8.613 r
  u_cortexm0integration/u_cortexm0/u_logic/U1789/A (NAND2_X4_A7TULL)    0.246    0.000 *    8.613 r
  u_cortexm0integration/u_cortexm0/u_logic/U1789/Y (NAND2_X4_A7TULL)    0.149    0.151    8.764 f
  u_cortexm0integration/u_cortexm0/u_logic/n3055 (net)     2    0.018        0.000      8.764 f
  u_cortexm0integration/u_cortexm0/u_logic/U2153/AN (NAND3B_X4_A7TULL)    0.149    0.000 *    8.764 f
  u_cortexm0integration/u_cortexm0/u_logic/U2153/Y (NAND3B_X4_A7TULL)    0.175    0.301    9.065 f
  u_cortexm0integration/u_cortexm0/u_logic/n1242 (net)     1    0.010        0.000      9.065 f
  u_cortexm0integration/u_cortexm0/u_logic/U2154/A (INV_X4_A7TULL)    0.175    0.000 *    9.065 f
  u_cortexm0integration/u_cortexm0/u_logic/U2154/Y (INV_X4_A7TULL)    0.204    0.189    9.254 r
  u_cortexm0integration/u_cortexm0/u_logic/n5126 (net)     6    0.035        0.000      9.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U2462/A (NAND2_X2_A7TULL)    0.204    0.000 *    9.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U2462/Y (NAND2_X2_A7TULL)    0.162    0.162    9.416 f
  u_cortexm0integration/u_cortexm0/u_logic/n1560 (net)     1    0.011        0.000      9.416 f
  u_cortexm0integration/u_cortexm0/u_logic/U2464/A (XOR2_X4_A7TULL)    0.162    0.000 *    9.416 f
  u_cortexm0integration/u_cortexm0/u_logic/U2464/Y (XOR2_X4_A7TULL)    0.502    0.248    9.664 r
  u_cortexm0integration/u_cortexm0/u_logic/n7339 (net)     3    0.021        0.000      9.664 r
  u_cortexm0integration/u_cortexm0/u_logic/U2466/A0 (AOI22_X4_A7TULL)    0.502    0.000 *    9.665 r
  u_cortexm0integration/u_cortexm0/u_logic/U2466/Y (AOI22_X4_A7TULL)    0.387    0.199    9.863 f
  u_cortexm0integration/u_cortexm0/u_logic/n5715 (net)     2    0.014        0.000      9.863 f
  u_cortexm0integration/u_cortexm0/u_logic/U2467/B0 (OAI2BB1_X4_A7TULL)    0.387    0.000 *    9.863 f
  u_cortexm0integration/u_cortexm0/u_logic/U2467/Y (OAI2BB1_X4_A7TULL)    0.538    0.468   10.332 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[29] (net)     8    0.097    0.000   10.332 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[29] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000   10.332 r
  u_cortexm0integration/u_cortexm0/HADDR[29] (net)       0.097               0.000     10.332 r
  u_cortexm0integration/u_cortexm0/HADDR[29] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000   10.332 r
  u_cortexm0integration/HADDR[29] (net)                  0.097               0.000     10.332 r
  u_cortexm0integration/HADDR[29] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000    10.332 r
  n526 (net)                                             0.097               0.000     10.332 r
  U535/A (BUF_X2_A7TULL)                                           0.538     0.005 *   10.337 r
  U535/Y (BUF_X2_A7TULL)                                           1.519     1.108     11.445 r
  HADDR[29] (net)                               1        0.150               0.000     11.445 r
  HADDR[29] (out)                                                  1.519     0.000 *   11.445 r
  data arrival time                                                                    11.445

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -11.445
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.355


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HADDR[15] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg/CK (SDFFSHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg/Q (SDFFSHQ_X2_A7TULL)    0.371    0.554    2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/Iw1l85[2] (net)     6    0.033    0.000      2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/U658/B (NAND2_X4_A7TULL)    0.371    0.000 *    2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/U658/Y (NAND2_X4_A7TULL)    0.220    0.226    2.780 f
  u_cortexm0integration/u_cortexm0/u_logic/n80 (net)     3    0.033          0.000      2.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U683/A (NOR2_X4_A7TULL)    0.220    0.000 *    2.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U683/Y (NOR2_X4_A7TULL)    0.410    0.323    3.103 r
  u_cortexm0integration/u_cortexm0/u_logic/n81 (net)     5    0.033          0.000      3.103 r
  u_cortexm0integration/u_cortexm0/u_logic/U152/A (BUF_X2_A7TULL)    0.410    0.001 *    3.103 r
  u_cortexm0integration/u_cortexm0/u_logic/U152/Y (BUF_X2_A7TULL)    1.309    0.965     4.068 r
  u_cortexm0integration/u_cortexm0/u_logic/n7670 (net)    31    0.129        0.000      4.068 r
  u_cortexm0integration/u_cortexm0/u_logic/U686/B0 (AOI22_X1_A7TULL)    1.309    0.000 *    4.069 r
  u_cortexm0integration/u_cortexm0/u_logic/U686/Y (AOI22_X1_A7TULL)    0.466    0.512    4.581 f
  u_cortexm0integration/u_cortexm0/u_logic/n90 (net)     1    0.005          0.000      4.581 f
  u_cortexm0integration/u_cortexm0/u_logic/U694/B (NAND4_X2_A7TULL)    0.466    0.000 *    4.581 f
  u_cortexm0integration/u_cortexm0/u_logic/U694/Y (NAND4_X2_A7TULL)    0.252    0.289    4.870 r
  u_cortexm0integration/u_cortexm0/u_logic/n92 (net)     1    0.009          0.000      4.870 r
  u_cortexm0integration/u_cortexm0/u_logic/U695/A (INV_X2_A7TULL)    0.252    0.000 *    4.870 r
  u_cortexm0integration/u_cortexm0/u_logic/U695/Y (INV_X2_A7TULL)    0.094    0.099     4.969 f
  u_cortexm0integration/u_cortexm0/u_logic/n93 (net)     1    0.005          0.000      4.969 f
  u_cortexm0integration/u_cortexm0/u_logic/U696/C (NAND3B_X1_A7TULL)    0.094    0.000 *    4.969 f
  u_cortexm0integration/u_cortexm0/u_logic/U696/Y (NAND3B_X1_A7TULL)    0.266    0.172    5.141 r
  u_cortexm0integration/u_cortexm0/u_logic/n104 (net)     1    0.008         0.000      5.141 r
  u_cortexm0integration/u_cortexm0/u_logic/U716/B (MXI2_X1_A7TULL)    0.266    0.000 *    5.141 r
  u_cortexm0integration/u_cortexm0/u_logic/U716/Y (MXI2_X1_A7TULL)    0.452    0.357    5.498 f
  u_cortexm0integration/u_cortexm0/u_logic/n7263 (net)     4    0.018        0.000      5.498 f
  u_cortexm0integration/u_cortexm0/u_logic/U742/B0 (AOI211_X1_A7TULL)    0.452    0.000 *    5.498 f
  u_cortexm0integration/u_cortexm0/u_logic/U742/Y (AOI211_X1_A7TULL)    0.802    0.626    6.124 r
  u_cortexm0integration/u_cortexm0/u_logic/n279 (net)     2    0.012         0.000      6.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1029/A (NAND2_X2_A7TULL)    0.802    0.000 *    6.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1029/Y (NAND2_X2_A7TULL)    0.367    0.349    6.473 f
  u_cortexm0integration/u_cortexm0/u_logic/n894 (net)     3    0.020         0.000      6.473 f
  u_cortexm0integration/u_cortexm0/u_logic/U1031/A1 (OAI21_X4_A7TULL)    0.367    0.000 *    6.473 f
  u_cortexm0integration/u_cortexm0/u_logic/U1031/Y (OAI21_X4_A7TULL)    0.258    0.305    6.779 r
  u_cortexm0integration/u_cortexm0/u_logic/n281 (net)     1    0.010         0.000      6.779 r
  u_cortexm0integration/u_cortexm0/u_logic/U1032/B0 (AOI21_X4_A7TULL)    0.258    0.000 *    6.779 r
  u_cortexm0integration/u_cortexm0/u_logic/U1032/Y (AOI21_X4_A7TULL)    0.225    0.150    6.928 f
  u_cortexm0integration/u_cortexm0/u_logic/n849 (net)     2    0.029         0.000      6.928 f
  u_cortexm0integration/u_cortexm0/u_logic/U1214/A1 (OAI21_X8_A7TULL)    0.225    0.000 *    6.929 f
  u_cortexm0integration/u_cortexm0/u_logic/U1214/Y (OAI21_X8_A7TULL)    0.286    0.292    7.220 r
  u_cortexm0integration/u_cortexm0/u_logic/n777 (net)     2    0.029         0.000      7.220 r
  u_cortexm0integration/u_cortexm0/u_logic/U1660/A (INV_X8_A7TULL)    0.286    0.000 *    7.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U1660/Y (INV_X8_A7TULL)    0.145    0.154    7.374 f
  u_cortexm0integration/u_cortexm0/u_logic/n861 (net)     9    0.057         0.000      7.374 f
  u_cortexm0integration/u_cortexm0/u_logic/U1690/A0 (OAI21_X4_A7TULL)    0.145    0.000 *    7.374 f
  u_cortexm0integration/u_cortexm0/u_logic/U1690/Y (OAI21_X4_A7TULL)    0.210    0.204    7.578 r
  u_cortexm0integration/u_cortexm0/u_logic/n813 (net)     1    0.007         0.000      7.578 r
  u_cortexm0integration/u_cortexm0/u_logic/U1693/A (XNOR2_X2_A7TULL)    0.210    0.000 *    7.578 r
  u_cortexm0integration/u_cortexm0/u_logic/U1693/Y (XNOR2_X2_A7TULL)    0.557    0.285    7.863 r
  u_cortexm0integration/u_cortexm0/u_logic/n1737 (net)     2    0.014        0.000      7.863 r
  u_cortexm0integration/u_cortexm0/u_logic/U1694/A (INV_X4_A7TULL)    0.557    0.000 *    7.863 r
  u_cortexm0integration/u_cortexm0/u_logic/U1694/Y (INV_X4_A7TULL)    0.130    0.113    7.977 f
  u_cortexm0integration/u_cortexm0/u_logic/n1728 (net)     2    0.009        0.000      7.977 f
  u_cortexm0integration/u_cortexm0/u_logic/U1703/A (NOR2_X2_A7TULL)    0.130    0.000 *    7.977 f
  u_cortexm0integration/u_cortexm0/u_logic/U1703/Y (NOR2_X2_A7TULL)    0.284    0.217    8.193 r
  u_cortexm0integration/u_cortexm0/u_logic/n1746 (net)     2    0.009        0.000      8.193 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/A (NAND2_X2_A7TULL)    0.284    0.000 *    8.193 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/Y (NAND2_X2_A7TULL)    0.183    0.183    8.377 f
  u_cortexm0integration/u_cortexm0/u_logic/n919 (net)     1    0.012         0.000      8.377 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/B (NOR2_X4_A7TULL)    0.183    0.000 *    8.377 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/Y (NOR2_X4_A7TULL)    0.246    0.236    8.613 r
  u_cortexm0integration/u_cortexm0/u_logic/n2475 (net)     2    0.016        0.000      8.613 r
  u_cortexm0integration/u_cortexm0/u_logic/U3811/A (INV_X1_A7TULL)    0.246    0.000 *    8.613 r
  u_cortexm0integration/u_cortexm0/u_logic/U3811/Y (INV_X1_A7TULL)    0.207    0.212    8.824 f
  u_cortexm0integration/u_cortexm0/u_logic/n3393 (net)     4    0.015        0.000      8.824 f
  u_cortexm0integration/u_cortexm0/u_logic/U5071/A (NOR2_X1_A7TULL)    0.207    0.000 *    8.824 f
  u_cortexm0integration/u_cortexm0/u_logic/U5071/Y (NOR2_X1_A7TULL)    0.308    0.259    9.083 r
  u_cortexm0integration/u_cortexm0/u_logic/n3396 (net)     1    0.007        0.000      9.083 r
  u_cortexm0integration/u_cortexm0/u_logic/U5073/A (XNOR2_X1_A7TULL)    0.308    0.000 *    9.084 r
  u_cortexm0integration/u_cortexm0/u_logic/U5073/Y (XNOR2_X1_A7TULL)    0.868    0.445    9.529 r
  u_cortexm0integration/u_cortexm0/u_logic/n6212 (net)     4    0.020        0.000      9.529 r
  u_cortexm0integration/u_cortexm0/u_logic/U5077/A1N (OAI2BB1_X2_A7TULL)    0.868    0.000 *    9.529 r
  u_cortexm0integration/u_cortexm0/u_logic/U5077/Y (OAI2BB1_X2_A7TULL)    0.782    0.764   10.293 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[15] (net)     6    0.071    0.000   10.293 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[15] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000   10.293 r
  u_cortexm0integration/u_cortexm0/HADDR[15] (net)       0.071               0.000     10.293 r
  u_cortexm0integration/u_cortexm0/HADDR[15] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000   10.293 r
  u_cortexm0integration/HADDR[15] (net)                  0.071               0.000     10.293 r
  u_cortexm0integration/HADDR[15] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000    10.293 r
  n540 (net)                                             0.071               0.000     10.293 r
  U521/A (BUF_X2_A7TULL)                                           0.782     0.003 *   10.296 r
  U521/Y (BUF_X2_A7TULL)                                           1.518     1.145     11.441 r
  HADDR[15] (net)                               1        0.150               0.000     11.441 r
  HADDR[15] (out)                                                  1.518     0.000 *   11.441 r
  data arrival time                                                                    11.441

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -11.441
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.359


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HADDR[30] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg/CK (SDFFSHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg/Q (SDFFSHQ_X2_A7TULL)    0.371    0.554    2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/Iw1l85[2] (net)     6    0.033    0.000      2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/U658/B (NAND2_X4_A7TULL)    0.371    0.000 *    2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/U658/Y (NAND2_X4_A7TULL)    0.220    0.226    2.780 f
  u_cortexm0integration/u_cortexm0/u_logic/n80 (net)     3    0.033          0.000      2.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U683/A (NOR2_X4_A7TULL)    0.220    0.000 *    2.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U683/Y (NOR2_X4_A7TULL)    0.410    0.323    3.103 r
  u_cortexm0integration/u_cortexm0/u_logic/n81 (net)     5    0.033          0.000      3.103 r
  u_cortexm0integration/u_cortexm0/u_logic/U152/A (BUF_X2_A7TULL)    0.410    0.001 *    3.103 r
  u_cortexm0integration/u_cortexm0/u_logic/U152/Y (BUF_X2_A7TULL)    1.309    0.965     4.068 r
  u_cortexm0integration/u_cortexm0/u_logic/n7670 (net)    31    0.129        0.000      4.068 r
  u_cortexm0integration/u_cortexm0/u_logic/U686/B0 (AOI22_X1_A7TULL)    1.309    0.000 *    4.069 r
  u_cortexm0integration/u_cortexm0/u_logic/U686/Y (AOI22_X1_A7TULL)    0.466    0.512    4.581 f
  u_cortexm0integration/u_cortexm0/u_logic/n90 (net)     1    0.005          0.000      4.581 f
  u_cortexm0integration/u_cortexm0/u_logic/U694/B (NAND4_X2_A7TULL)    0.466    0.000 *    4.581 f
  u_cortexm0integration/u_cortexm0/u_logic/U694/Y (NAND4_X2_A7TULL)    0.252    0.289    4.870 r
  u_cortexm0integration/u_cortexm0/u_logic/n92 (net)     1    0.009          0.000      4.870 r
  u_cortexm0integration/u_cortexm0/u_logic/U695/A (INV_X2_A7TULL)    0.252    0.000 *    4.870 r
  u_cortexm0integration/u_cortexm0/u_logic/U695/Y (INV_X2_A7TULL)    0.094    0.099     4.969 f
  u_cortexm0integration/u_cortexm0/u_logic/n93 (net)     1    0.005          0.000      4.969 f
  u_cortexm0integration/u_cortexm0/u_logic/U696/C (NAND3B_X1_A7TULL)    0.094    0.000 *    4.969 f
  u_cortexm0integration/u_cortexm0/u_logic/U696/Y (NAND3B_X1_A7TULL)    0.266    0.172    5.141 r
  u_cortexm0integration/u_cortexm0/u_logic/n104 (net)     1    0.008         0.000      5.141 r
  u_cortexm0integration/u_cortexm0/u_logic/U716/B (MXI2_X1_A7TULL)    0.266    0.000 *    5.141 r
  u_cortexm0integration/u_cortexm0/u_logic/U716/Y (MXI2_X1_A7TULL)    0.452    0.357    5.498 f
  u_cortexm0integration/u_cortexm0/u_logic/n7263 (net)     4    0.018        0.000      5.498 f
  u_cortexm0integration/u_cortexm0/u_logic/U742/B0 (AOI211_X1_A7TULL)    0.452    0.000 *    5.498 f
  u_cortexm0integration/u_cortexm0/u_logic/U742/Y (AOI211_X1_A7TULL)    0.802    0.626    6.124 r
  u_cortexm0integration/u_cortexm0/u_logic/n279 (net)     2    0.012         0.000      6.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1029/A (NAND2_X2_A7TULL)    0.802    0.000 *    6.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1029/Y (NAND2_X2_A7TULL)    0.367    0.349    6.473 f
  u_cortexm0integration/u_cortexm0/u_logic/n894 (net)     3    0.020         0.000      6.473 f
  u_cortexm0integration/u_cortexm0/u_logic/U1031/A1 (OAI21_X4_A7TULL)    0.367    0.000 *    6.473 f
  u_cortexm0integration/u_cortexm0/u_logic/U1031/Y (OAI21_X4_A7TULL)    0.258    0.305    6.779 r
  u_cortexm0integration/u_cortexm0/u_logic/n281 (net)     1    0.010         0.000      6.779 r
  u_cortexm0integration/u_cortexm0/u_logic/U1032/B0 (AOI21_X4_A7TULL)    0.258    0.000 *    6.779 r
  u_cortexm0integration/u_cortexm0/u_logic/U1032/Y (AOI21_X4_A7TULL)    0.225    0.150    6.928 f
  u_cortexm0integration/u_cortexm0/u_logic/n849 (net)     2    0.029         0.000      6.928 f
  u_cortexm0integration/u_cortexm0/u_logic/U1214/A1 (OAI21_X8_A7TULL)    0.225    0.000 *    6.929 f
  u_cortexm0integration/u_cortexm0/u_logic/U1214/Y (OAI21_X8_A7TULL)    0.286    0.292    7.220 r
  u_cortexm0integration/u_cortexm0/u_logic/n777 (net)     2    0.029         0.000      7.220 r
  u_cortexm0integration/u_cortexm0/u_logic/U1660/A (INV_X8_A7TULL)    0.286    0.000 *    7.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U1660/Y (INV_X8_A7TULL)    0.145    0.154    7.374 f
  u_cortexm0integration/u_cortexm0/u_logic/n861 (net)     9    0.057         0.000      7.374 f
  u_cortexm0integration/u_cortexm0/u_logic/U1690/A0 (OAI21_X4_A7TULL)    0.145    0.000 *    7.374 f
  u_cortexm0integration/u_cortexm0/u_logic/U1690/Y (OAI21_X4_A7TULL)    0.210    0.204    7.578 r
  u_cortexm0integration/u_cortexm0/u_logic/n813 (net)     1    0.007         0.000      7.578 r
  u_cortexm0integration/u_cortexm0/u_logic/U1693/A (XNOR2_X2_A7TULL)    0.210    0.000 *    7.578 r
  u_cortexm0integration/u_cortexm0/u_logic/U1693/Y (XNOR2_X2_A7TULL)    0.557    0.285    7.863 r
  u_cortexm0integration/u_cortexm0/u_logic/n1737 (net)     2    0.014        0.000      7.863 r
  u_cortexm0integration/u_cortexm0/u_logic/U1694/A (INV_X4_A7TULL)    0.557    0.000 *    7.863 r
  u_cortexm0integration/u_cortexm0/u_logic/U1694/Y (INV_X4_A7TULL)    0.130    0.113    7.977 f
  u_cortexm0integration/u_cortexm0/u_logic/n1728 (net)     2    0.009        0.000      7.977 f
  u_cortexm0integration/u_cortexm0/u_logic/U1703/A (NOR2_X2_A7TULL)    0.130    0.000 *    7.977 f
  u_cortexm0integration/u_cortexm0/u_logic/U1703/Y (NOR2_X2_A7TULL)    0.284    0.217    8.193 r
  u_cortexm0integration/u_cortexm0/u_logic/n1746 (net)     2    0.009        0.000      8.193 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/A (NAND2_X2_A7TULL)    0.284    0.000 *    8.193 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/Y (NAND2_X2_A7TULL)    0.183    0.183    8.377 f
  u_cortexm0integration/u_cortexm0/u_logic/n919 (net)     1    0.012         0.000      8.377 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/B (NOR2_X4_A7TULL)    0.183    0.000 *    8.377 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/Y (NOR2_X4_A7TULL)    0.246    0.236    8.613 r
  u_cortexm0integration/u_cortexm0/u_logic/n2475 (net)     2    0.016        0.000      8.613 r
  u_cortexm0integration/u_cortexm0/u_logic/U1789/A (NAND2_X4_A7TULL)    0.246    0.000 *    8.613 r
  u_cortexm0integration/u_cortexm0/u_logic/U1789/Y (NAND2_X4_A7TULL)    0.149    0.151    8.764 f
  u_cortexm0integration/u_cortexm0/u_logic/n3055 (net)     2    0.018        0.000      8.764 f
  u_cortexm0integration/u_cortexm0/u_logic/U2153/AN (NAND3B_X4_A7TULL)    0.149    0.000 *    8.764 f
  u_cortexm0integration/u_cortexm0/u_logic/U2153/Y (NAND3B_X4_A7TULL)    0.175    0.301    9.065 f
  u_cortexm0integration/u_cortexm0/u_logic/n1242 (net)     1    0.010        0.000      9.065 f
  u_cortexm0integration/u_cortexm0/u_logic/U2154/A (INV_X4_A7TULL)    0.175    0.000 *    9.065 f
  u_cortexm0integration/u_cortexm0/u_logic/U2154/Y (INV_X4_A7TULL)    0.204    0.189    9.254 r
  u_cortexm0integration/u_cortexm0/u_logic/n5126 (net)     6    0.035        0.000      9.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U2454/A (NAND2_X2_A7TULL)    0.204    0.000 *    9.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U2454/Y (NAND2_X2_A7TULL)    0.158    0.159    9.413 f
  u_cortexm0integration/u_cortexm0/u_logic/n1550 (net)     1    0.011        0.000      9.413 f
  u_cortexm0integration/u_cortexm0/u_logic/U2455/A (XOR2_X4_A7TULL)    0.158    0.000 *    9.413 f
  u_cortexm0integration/u_cortexm0/u_logic/U2455/Y (XOR2_X4_A7TULL)    0.591    0.281    9.694 r
  u_cortexm0integration/u_cortexm0/u_logic/n7351 (net)     4    0.029        0.000      9.694 r
  u_cortexm0integration/u_cortexm0/u_logic/U2457/A0 (AOI22_X4_A7TULL)    0.591    0.000 *    9.695 r
  u_cortexm0integration/u_cortexm0/u_logic/U2457/Y (AOI22_X4_A7TULL)    0.365    0.188    9.883 f
  u_cortexm0integration/u_cortexm0/u_logic/n1551 (net)     1    0.010        0.000      9.883 f
  u_cortexm0integration/u_cortexm0/u_logic/U2458/B0 (OAI2BB1_X4_A7TULL)    0.365    0.000 *    9.883 f
  u_cortexm0integration/u_cortexm0/u_logic/U2458/Y (OAI2BB1_X4_A7TULL)    0.477    0.424   10.306 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[30] (net)     7    0.084    0.000   10.306 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[30] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000   10.306 r
  u_cortexm0integration/u_cortexm0/HADDR[30] (net)       0.084               0.000     10.306 r
  u_cortexm0integration/u_cortexm0/HADDR[30] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000   10.306 r
  u_cortexm0integration/HADDR[30] (net)                  0.084               0.000     10.306 r
  u_cortexm0integration/HADDR[30] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000    10.306 r
  n525 (net)                                             0.084               0.000     10.306 r
  U536/A (BUF_X2_A7TULL)                                           0.477     0.004 *   10.310 r
  U536/Y (BUF_X2_A7TULL)                                           1.516     1.098     11.408 r
  HADDR[30] (net)                               1        0.150               0.000     11.408 r
  HADDR[30] (out)                                                  1.516     0.000 *   11.408 r
  data arrival time                                                                    11.408

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -11.408
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.392


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/X98l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HADDR[1] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/X98l85_reg/CK (SDFFRHQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/X98l85_reg/Q (SDFFRHQ_X1_A7TULL)    0.844    0.927    2.927 f
  u_cortexm0integration/u_cortexm0/u_logic/n8989 (net)     7    0.074        0.000      2.927 f
  u_cortexm0integration/u_cortexm0/u_logic/U2633/A (INV_X4_A7TULL)    0.844    0.001 *    2.928 f
  u_cortexm0integration/u_cortexm0/u_logic/U2633/Y (INV_X4_A7TULL)    0.331    0.350    3.277 r
  u_cortexm0integration/u_cortexm0/u_logic/n1661 (net)     5    0.029        0.000      3.277 r
  u_cortexm0integration/u_cortexm0/u_logic/U2539/B (NOR2_X1_A7TULL)    0.331    0.001 *    3.278 r
  u_cortexm0integration/u_cortexm0/u_logic/U2539/Y (NOR2_X1_A7TULL)    0.321    0.229    3.507 f
  u_cortexm0integration/u_cortexm0/u_logic/n1615 (net)     3    0.011        0.000      3.507 f
  u_cortexm0integration/u_cortexm0/u_logic/U2540/B (NAND2_X1_A7TULL)    0.321    0.000 *    3.507 f
  u_cortexm0integration/u_cortexm0/u_logic/U2540/Y (NAND2_X1_A7TULL)    0.349    0.328    3.835 r
  u_cortexm0integration/u_cortexm0/u_logic/n1626 (net)     4    0.020        0.000      3.835 r
  u_cortexm0integration/u_cortexm0/u_logic/U2552/A (NOR2_X3_A7TULL)    0.349    0.000 *    3.835 r
  u_cortexm0integration/u_cortexm0/u_logic/U2552/Y (NOR2_X3_A7TULL)    0.268    0.175    4.010 f
  u_cortexm0integration/u_cortexm0/u_logic/n3214 (net)     4    0.024        0.000      4.010 f
  u_cortexm0integration/u_cortexm0/u_logic/U2625/B1 (AOI22_X1_A7TULL)    0.268    0.000 *    4.010 f
  u_cortexm0integration/u_cortexm0/u_logic/U2625/Y (AOI22_X1_A7TULL)    0.331    0.381    4.391 r
  u_cortexm0integration/u_cortexm0/u_logic/n1649 (net)     1    0.005        0.000      4.391 r
  u_cortexm0integration/u_cortexm0/u_logic/U2626/B0 (OAI21_X2_A7TULL)    0.331    0.000 *    4.391 r
  u_cortexm0integration/u_cortexm0/u_logic/U2626/Y (OAI21_X2_A7TULL)    0.145    0.168    4.559 f
  u_cortexm0integration/u_cortexm0/u_logic/n1651 (net)     1    0.004        0.000      4.559 f
  u_cortexm0integration/u_cortexm0/u_logic/U2627/B0 (AOI21_X2_A7TULL)    0.145    0.000 *    4.559 f
  u_cortexm0integration/u_cortexm0/u_logic/U2627/Y (AOI21_X2_A7TULL)    0.227    0.193    4.753 r
  u_cortexm0integration/u_cortexm0/u_logic/n1652 (net)     1    0.004        0.000      4.753 r
  u_cortexm0integration/u_cortexm0/u_logic/U2628/D (NAND4_X1_A7TULL)    0.227    0.000 *    4.753 r
  u_cortexm0integration/u_cortexm0/u_logic/U2628/Y (NAND4_X1_A7TULL)    0.349    0.325    5.077 f
  u_cortexm0integration/u_cortexm0/u_logic/n1656 (net)     1    0.004        0.000      5.077 f
  u_cortexm0integration/u_cortexm0/u_logic/U2629/D (NOR4_X1_A7TULL)    0.349    0.000 *    5.077 f
  u_cortexm0integration/u_cortexm0/u_logic/U2629/Y (NOR4_X1_A7TULL)    0.812    0.714    5.791 r
  u_cortexm0integration/u_cortexm0/u_logic/n2591 (net)     2    0.013        0.000      5.791 r
  u_cortexm0integration/u_cortexm0/u_logic/U2630/C0 (AOI211_X2_A7TULL)    0.812    0.000 *    5.791 r
  u_cortexm0integration/u_cortexm0/u_logic/U2630/Y (AOI211_X2_A7TULL)    0.218    0.198    5.989 f
  u_cortexm0integration/u_cortexm0/u_logic/n1660 (net)     1    0.004        0.000      5.989 f
  u_cortexm0integration/u_cortexm0/u_logic/U2631/B0 (AOI2BB1_X1_A7TULL)    0.218    0.000 *    5.989 f
  u_cortexm0integration/u_cortexm0/u_logic/U2631/Y (AOI2BB1_X1_A7TULL)    0.661    0.488    6.477 r
  u_cortexm0integration/u_cortexm0/u_logic/n1664 (net)     1    0.020        0.000      6.477 r
  u_cortexm0integration/u_cortexm0/u_logic/U2637/A1N (OAI2BB1_X2_A7TULL)    0.661    0.001 *    6.478 r
  u_cortexm0integration/u_cortexm0/u_logic/U2637/Y (OAI2BB1_X2_A7TULL)    0.313    0.470    6.948 r
  u_cortexm0integration/u_cortexm0/u_logic/n6680 (net)     4    0.024        0.000      6.948 r
  u_cortexm0integration/u_cortexm0/u_logic/U2640/A (NAND2_X1_A7TULL)    0.313    0.000 *    6.948 r
  u_cortexm0integration/u_cortexm0/u_logic/U2640/Y (NAND2_X1_A7TULL)    0.190    0.197    7.145 f
  u_cortexm0integration/u_cortexm0/u_logic/n1666 (net)     1    0.005        0.000      7.145 f
  u_cortexm0integration/u_cortexm0/u_logic/U2641/B (NAND2B_X2_A7TULL)    0.190    0.000 *    7.145 f
  u_cortexm0integration/u_cortexm0/u_logic/U2641/Y (NAND2B_X2_A7TULL)    0.148    0.163    7.308 r
  u_cortexm0integration/u_cortexm0/u_logic/n6547 (net)     2    0.007        0.000      7.308 r
  u_cortexm0integration/u_cortexm0/u_logic/U2645/A0 (OAI21_X1_A7TULL)    0.148    0.000 *    7.308 r
  u_cortexm0integration/u_cortexm0/u_logic/U2645/Y (OAI21_X1_A7TULL)    0.246    0.187    7.494 f
  u_cortexm0integration/u_cortexm0/u_logic/n1672 (net)     1    0.006        0.000      7.494 f
  u_cortexm0integration/u_cortexm0/u_logic/U2648/B0 (OAI211_X2_A7TULL)    0.246    0.000 *    7.494 f
  u_cortexm0integration/u_cortexm0/u_logic/U2648/Y (OAI211_X2_A7TULL)    1.295    0.456    7.951 r
  u_cortexm0integration/u_cortexm0/u_logic/lockup_o (net)     5    0.054     0.000      7.951 r
  u_cortexm0integration/u_cortexm0/u_logic/U2701/AN (NAND2B_X1_A7TULL)    1.295    0.000 *    7.951 r
  u_cortexm0integration/u_cortexm0/u_logic/U2701/Y (NAND2B_X1_A7TULL)    0.180    0.399    8.350 r
  u_cortexm0integration/u_cortexm0/u_logic/n2513 (net)     2    0.007        0.000      8.350 r
  u_cortexm0integration/u_cortexm0/u_logic/U3865/AN (NAND2B_X2_A7TULL)    0.180    0.000 *    8.350 r
  u_cortexm0integration/u_cortexm0/u_logic/U3865/Y (NAND2B_X2_A7TULL)    0.258    0.277    8.627 r
  u_cortexm0integration/u_cortexm0/u_logic/n5283 (net)     3    0.013        0.000      8.627 r
  u_cortexm0integration/u_cortexm0/u_logic/U3919/A (NAND2_X1_A7TULL)    0.258    0.000 *    8.627 r
  u_cortexm0integration/u_cortexm0/u_logic/U3919/Y (NAND2_X1_A7TULL)    0.691    0.455    9.083 f
  u_cortexm0integration/u_cortexm0/u_logic/n5717 (net)     4    0.029        0.000      9.083 f
  u_cortexm0integration/u_cortexm0/u_logic/U3924/A (NOR2_X2_A7TULL)    0.691    0.000 *    9.083 f
  u_cortexm0integration/u_cortexm0/u_logic/U3924/Y (NOR2_X2_A7TULL)    1.463    1.092   10.175 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[1] (net)     7    0.070    0.000    10.175 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[1] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000   10.175 r
  u_cortexm0integration/u_cortexm0/HADDR[1] (net)        0.070               0.000     10.175 r
  u_cortexm0integration/u_cortexm0/HADDR[1] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000   10.175 r
  u_cortexm0integration/HADDR[1] (net)                   0.070               0.000     10.175 r
  u_cortexm0integration/HADDR[1] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000     10.175 r
  n554 (net)                                             0.070               0.000     10.175 r
  U507/A (BUF_X2_A7TULL)                                           1.463     0.004 *   10.179 r
  U507/Y (BUF_X2_A7TULL)                                           1.512     1.209     11.389 r
  HADDR[1] (net)                                1        0.150               0.000     11.389 r
  HADDR[1] (out)                                                   1.512     0.000 *   11.389 r
  data arrival time                                                                    11.389

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -11.389
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.411


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HADDR[8] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg/CK (SDFFRQ_X4_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg/Q (SDFFRQ_X4_A7TULL)    0.393    0.914    2.914 f
  u_cortexm0integration/u_cortexm0/u_logic/O4p675 (net)    28    0.119       0.000      2.914 f
  u_cortexm0integration/u_cortexm0/u_logic/U832/A (NOR2_X1_A7TULL)    0.393    0.002 *    2.916 f
  u_cortexm0integration/u_cortexm0/u_logic/U832/Y (NOR2_X1_A7TULL)    0.888    0.656    3.572 r
  u_cortexm0integration/u_cortexm0/u_logic/n6907 (net)     6    0.028        0.000      3.572 r
  u_cortexm0integration/u_cortexm0/u_logic/U833/A0 (OAI211_X1_A7TULL)    0.888    0.000 *    3.572 r
  u_cortexm0integration/u_cortexm0/u_logic/U833/Y (OAI211_X1_A7TULL)    0.410    0.430    4.002 f
  u_cortexm0integration/u_cortexm0/u_logic/n153 (net)     1    0.007         0.000      4.002 f
  u_cortexm0integration/u_cortexm0/u_logic/U838/A (NAND3_X2_A7TULL)    0.410    0.000 *    4.002 f
  u_cortexm0integration/u_cortexm0/u_logic/U838/Y (NAND3_X2_A7TULL)    0.188    0.204    4.207 r
  u_cortexm0integration/u_cortexm0/u_logic/n154 (net)     1    0.004         0.000      4.207 r
  u_cortexm0integration/u_cortexm0/u_logic/U839/A (INV_X1_A7TULL)    0.188    0.000 *    4.207 r
  u_cortexm0integration/u_cortexm0/u_logic/U839/Y (INV_X1_A7TULL)    0.110    0.122     4.328 f
  u_cortexm0integration/u_cortexm0/u_logic/n156 (net)     1    0.005         0.000      4.328 f
  u_cortexm0integration/u_cortexm0/u_logic/U842/B0 (OAI2B11_X2_A7TULL)    0.110    0.000 *    4.328 f
  u_cortexm0integration/u_cortexm0/u_logic/U842/Y (OAI2B11_X2_A7TULL)    0.352    0.130    4.458 r
  u_cortexm0integration/u_cortexm0/u_logic/n157 (net)     1    0.006         0.000      4.458 r
  u_cortexm0integration/u_cortexm0/u_logic/U843/A (NAND2_X2_A7TULL)    0.352    0.000 *    4.458 r
  u_cortexm0integration/u_cortexm0/u_logic/U843/Y (NAND2_X2_A7TULL)    0.310    0.209    4.667 f
  u_cortexm0integration/u_cortexm0/u_logic/n400 (net)     4    0.013         0.000      4.667 f
  u_cortexm0integration/u_cortexm0/u_logic/U844/B0 (OAI31_X1_A7TULL)    0.310    0.000 *    4.667 f
  u_cortexm0integration/u_cortexm0/u_logic/U844/Y (OAI31_X1_A7TULL)    0.809    0.261    4.928 r
  u_cortexm0integration/u_cortexm0/u_logic/n264 (net)     3    0.013         0.000      4.928 r
  u_cortexm0integration/u_cortexm0/u_logic/U1010/A0 (AOI22_X1_A7TULL)    0.809    0.000 *    4.928 r
  u_cortexm0integration/u_cortexm0/u_logic/U1010/Y (AOI22_X1_A7TULL)    0.387    0.311    5.239 f
  u_cortexm0integration/u_cortexm0/u_logic/n265 (net)     1    0.005         0.000      5.239 f
  u_cortexm0integration/u_cortexm0/u_logic/U1011/B (NAND2_X2_A7TULL)    0.387    0.000 *    5.239 f
  u_cortexm0integration/u_cortexm0/u_logic/U1011/Y (NAND2_X2_A7TULL)    0.182    0.215    5.454 r
  u_cortexm0integration/u_cortexm0/u_logic/n267 (net)     1    0.006         0.000      5.454 r
  u_cortexm0integration/u_cortexm0/u_logic/U1012/A (XNOR2_X1_A7TULL)    0.182    0.000 *    5.454 r
  u_cortexm0integration/u_cortexm0/u_logic/U1012/Y (XNOR2_X1_A7TULL)    0.918    0.412    5.866 r
  u_cortexm0integration/u_cortexm0/u_logic/n4966 (net)     5    0.020        0.000      5.866 r
  u_cortexm0integration/u_cortexm0/u_logic/U1026/A (NOR2_X1_A7TULL)    0.918    0.000 *    5.866 r
  u_cortexm0integration/u_cortexm0/u_logic/U1026/Y (NOR2_X1_A7TULL)    0.341    0.334    6.200 f
  u_cortexm0integration/u_cortexm0/u_logic/n898 (net)     2    0.012         0.000      6.200 f
  u_cortexm0integration/u_cortexm0/u_logic/U1028/A1 (OAI21_X3_A7TULL)    0.341    0.000 *    6.200 f
  u_cortexm0integration/u_cortexm0/u_logic/U1028/Y (OAI21_X3_A7TULL)    0.366    0.372    6.572 r
  u_cortexm0integration/u_cortexm0/u_logic/n886 (net)     2    0.015         0.000      6.572 r
  u_cortexm0integration/u_cortexm0/u_logic/U1751/A (INV_X1_A7TULL)    0.366    0.000 *    6.572 r
  u_cortexm0integration/u_cortexm0/u_logic/U1751/Y (INV_X1_A7TULL)    0.172    0.180    6.752 f
  u_cortexm0integration/u_cortexm0/u_logic/n896 (net)     2    0.007         0.000      6.752 f
  u_cortexm0integration/u_cortexm0/u_logic/U1759/B (XOR2_X1_A7TULL)    0.172    0.000 *    6.752 f
  u_cortexm0integration/u_cortexm0/u_logic/U1759/Y (XOR2_X1_A7TULL)    0.510    0.345    7.097 r
  u_cortexm0integration/u_cortexm0/u_logic/n2537 (net)     2    0.008        0.000      7.097 r
  u_cortexm0integration/u_cortexm0/u_logic/U1783/A (NAND2_X1_A7TULL)    0.510    0.000 *    7.097 r
  u_cortexm0integration/u_cortexm0/u_logic/U1783/Y (NAND2_X1_A7TULL)    0.307    0.308    7.405 f
  u_cortexm0integration/u_cortexm0/u_logic/n1570 (net)     2    0.010        0.000      7.405 f
  u_cortexm0integration/u_cortexm0/u_logic/U1784/B (NOR2_X2_A7TULL)    0.307    0.000 *    7.405 f
  u_cortexm0integration/u_cortexm0/u_logic/U1784/Y (NOR2_X2_A7TULL)    0.326    0.309    7.714 r
  u_cortexm0integration/u_cortexm0/u_logic/n2459 (net)     2    0.011        0.000      7.714 r
  u_cortexm0integration/u_cortexm0/u_logic/U1785/B (NAND2_X2_A7TULL)    0.326    0.000 *    7.714 r
  u_cortexm0integration/u_cortexm0/u_logic/U1785/Y (NAND2_X2_A7TULL)    0.249    0.193    7.907 f
  u_cortexm0integration/u_cortexm0/u_logic/n1563 (net)     2    0.013        0.000      7.907 f
  u_cortexm0integration/u_cortexm0/u_logic/U1786/B (NOR2_X3_A7TULL)    0.249    0.000 *    7.907 f
  u_cortexm0integration/u_cortexm0/u_logic/U1786/Y (NOR2_X3_A7TULL)    0.247    0.254    8.161 r
  u_cortexm0integration/u_cortexm0/u_logic/n1711 (net)     2    0.011        0.000      8.161 r
  u_cortexm0integration/u_cortexm0/u_logic/U2720/A (INV_X1_A7TULL)    0.247    0.000 *    8.161 r
  u_cortexm0integration/u_cortexm0/u_logic/U2720/Y (INV_X1_A7TULL)    0.233    0.227    8.388 f
  u_cortexm0integration/u_cortexm0/u_logic/n2467 (net)     3    0.018        0.000      8.388 f
  u_cortexm0integration/u_cortexm0/u_logic/U2730/A (NOR2_X1_A7TULL)    0.233    0.000 *    8.389 f
  u_cortexm0integration/u_cortexm0/u_logic/U2730/Y (NOR2_X1_A7TULL)    0.254    0.232    8.620 r
  u_cortexm0integration/u_cortexm0/u_logic/n1721 (net)     1    0.005        0.000      8.620 r
  u_cortexm0integration/u_cortexm0/u_logic/U2732/A (XNOR2_X1_A7TULL)    0.254    0.000 *    8.620 r
  u_cortexm0integration/u_cortexm0/u_logic/U2732/Y (XNOR2_X1_A7TULL)    1.005    0.483    9.104 r
  u_cortexm0integration/u_cortexm0/u_logic/n6215 (net)     4    0.024        0.000      9.104 r
  u_cortexm0integration/u_cortexm0/u_logic/U2733/A (NAND2_X1_A7TULL)    1.005    0.000 *    9.104 r
  u_cortexm0integration/u_cortexm0/u_logic/U2733/Y (NAND2_X1_A7TULL)    0.408    0.318    9.422 f
  u_cortexm0integration/u_cortexm0/u_logic/n1726 (net)     1    0.005        0.000      9.422 f
  u_cortexm0integration/u_cortexm0/u_logic/U2737/A (NAND2_X2_A7TULL)    0.408    0.000 *    9.422 f
  u_cortexm0integration/u_cortexm0/u_logic/U2737/Y (NAND2_X2_A7TULL)    1.062    0.760   10.182 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[8] (net)    10    0.102    0.000    10.182 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[8] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000   10.182 r
  u_cortexm0integration/u_cortexm0/HADDR[8] (net)        0.102               0.000     10.182 r
  u_cortexm0integration/u_cortexm0/HADDR[8] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000   10.182 r
  u_cortexm0integration/HADDR[8] (net)                   0.102               0.000     10.182 r
  u_cortexm0integration/HADDR[8] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000     10.182 r
  n547 (net)                                             0.102               0.000     10.182 r
  U514/A (BUF_X2_A7TULL)                                           1.062     0.007 *   10.190 r
  U514/Y (BUF_X2_A7TULL)                                           1.516     1.175     11.365 r
  HADDR[8] (net)                                1        0.150               0.000     11.365 r
  HADDR[8] (out)                                                   1.516     0.000 *   11.365 r
  data arrival time                                                                    11.365

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -11.365
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.435


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HADDR[12] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg/CK (SDFFRQ_X4_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg/Q (SDFFRQ_X4_A7TULL)    0.393    0.914    2.914 f
  u_cortexm0integration/u_cortexm0/u_logic/O4p675 (net)    28    0.119       0.000      2.914 f
  u_cortexm0integration/u_cortexm0/u_logic/U832/A (NOR2_X1_A7TULL)    0.393    0.002 *    2.916 f
  u_cortexm0integration/u_cortexm0/u_logic/U832/Y (NOR2_X1_A7TULL)    0.888    0.656    3.572 r
  u_cortexm0integration/u_cortexm0/u_logic/n6907 (net)     6    0.028        0.000      3.572 r
  u_cortexm0integration/u_cortexm0/u_logic/U833/A0 (OAI211_X1_A7TULL)    0.888    0.000 *    3.572 r
  u_cortexm0integration/u_cortexm0/u_logic/U833/Y (OAI211_X1_A7TULL)    0.410    0.430    4.002 f
  u_cortexm0integration/u_cortexm0/u_logic/n153 (net)     1    0.007         0.000      4.002 f
  u_cortexm0integration/u_cortexm0/u_logic/U838/A (NAND3_X2_A7TULL)    0.410    0.000 *    4.002 f
  u_cortexm0integration/u_cortexm0/u_logic/U838/Y (NAND3_X2_A7TULL)    0.188    0.204    4.207 r
  u_cortexm0integration/u_cortexm0/u_logic/n154 (net)     1    0.004         0.000      4.207 r
  u_cortexm0integration/u_cortexm0/u_logic/U839/A (INV_X1_A7TULL)    0.188    0.000 *    4.207 r
  u_cortexm0integration/u_cortexm0/u_logic/U839/Y (INV_X1_A7TULL)    0.110    0.122     4.328 f
  u_cortexm0integration/u_cortexm0/u_logic/n156 (net)     1    0.005         0.000      4.328 f
  u_cortexm0integration/u_cortexm0/u_logic/U842/B0 (OAI2B11_X2_A7TULL)    0.110    0.000 *    4.328 f
  u_cortexm0integration/u_cortexm0/u_logic/U842/Y (OAI2B11_X2_A7TULL)    0.352    0.130    4.458 r
  u_cortexm0integration/u_cortexm0/u_logic/n157 (net)     1    0.006         0.000      4.458 r
  u_cortexm0integration/u_cortexm0/u_logic/U843/A (NAND2_X2_A7TULL)    0.352    0.000 *    4.458 r
  u_cortexm0integration/u_cortexm0/u_logic/U843/Y (NAND2_X2_A7TULL)    0.310    0.209    4.667 f
  u_cortexm0integration/u_cortexm0/u_logic/n400 (net)     4    0.013         0.000      4.667 f
  u_cortexm0integration/u_cortexm0/u_logic/U844/B0 (OAI31_X1_A7TULL)    0.310    0.000 *    4.667 f
  u_cortexm0integration/u_cortexm0/u_logic/U844/Y (OAI31_X1_A7TULL)    0.809    0.261    4.928 r
  u_cortexm0integration/u_cortexm0/u_logic/n264 (net)     3    0.013         0.000      4.928 r
  u_cortexm0integration/u_cortexm0/u_logic/U1010/A0 (AOI22_X1_A7TULL)    0.809    0.000 *    4.928 r
  u_cortexm0integration/u_cortexm0/u_logic/U1010/Y (AOI22_X1_A7TULL)    0.387    0.311    5.239 f
  u_cortexm0integration/u_cortexm0/u_logic/n265 (net)     1    0.005         0.000      5.239 f
  u_cortexm0integration/u_cortexm0/u_logic/U1011/B (NAND2_X2_A7TULL)    0.387    0.000 *    5.239 f
  u_cortexm0integration/u_cortexm0/u_logic/U1011/Y (NAND2_X2_A7TULL)    0.182    0.215    5.454 r
  u_cortexm0integration/u_cortexm0/u_logic/n267 (net)     1    0.006         0.000      5.454 r
  u_cortexm0integration/u_cortexm0/u_logic/U1012/A (XNOR2_X1_A7TULL)    0.182    0.000 *    5.454 r
  u_cortexm0integration/u_cortexm0/u_logic/U1012/Y (XNOR2_X1_A7TULL)    0.918    0.412    5.866 r
  u_cortexm0integration/u_cortexm0/u_logic/n4966 (net)     5    0.020        0.000      5.866 r
  u_cortexm0integration/u_cortexm0/u_logic/U1026/A (NOR2_X1_A7TULL)    0.918    0.000 *    5.866 r
  u_cortexm0integration/u_cortexm0/u_logic/U1026/Y (NOR2_X1_A7TULL)    0.341    0.334    6.200 f
  u_cortexm0integration/u_cortexm0/u_logic/n898 (net)     2    0.012         0.000      6.200 f
  u_cortexm0integration/u_cortexm0/u_logic/U1028/A1 (OAI21_X3_A7TULL)    0.341    0.000 *    6.200 f
  u_cortexm0integration/u_cortexm0/u_logic/U1028/Y (OAI21_X3_A7TULL)    0.366    0.372    6.572 r
  u_cortexm0integration/u_cortexm0/u_logic/n886 (net)     2    0.015         0.000      6.572 r
  u_cortexm0integration/u_cortexm0/u_logic/U1751/A (INV_X1_A7TULL)    0.366    0.000 *    6.572 r
  u_cortexm0integration/u_cortexm0/u_logic/U1751/Y (INV_X1_A7TULL)    0.172    0.180    6.752 f
  u_cortexm0integration/u_cortexm0/u_logic/n896 (net)     2    0.007         0.000      6.752 f
  u_cortexm0integration/u_cortexm0/u_logic/U1759/B (XOR2_X1_A7TULL)    0.172    0.000 *    6.752 f
  u_cortexm0integration/u_cortexm0/u_logic/U1759/Y (XOR2_X1_A7TULL)    0.510    0.345    7.097 r
  u_cortexm0integration/u_cortexm0/u_logic/n2537 (net)     2    0.008        0.000      7.097 r
  u_cortexm0integration/u_cortexm0/u_logic/U1783/A (NAND2_X1_A7TULL)    0.510    0.000 *    7.097 r
  u_cortexm0integration/u_cortexm0/u_logic/U1783/Y (NAND2_X1_A7TULL)    0.307    0.308    7.405 f
  u_cortexm0integration/u_cortexm0/u_logic/n1570 (net)     2    0.010        0.000      7.405 f
  u_cortexm0integration/u_cortexm0/u_logic/U1784/B (NOR2_X2_A7TULL)    0.307    0.000 *    7.405 f
  u_cortexm0integration/u_cortexm0/u_logic/U1784/Y (NOR2_X2_A7TULL)    0.326    0.309    7.714 r
  u_cortexm0integration/u_cortexm0/u_logic/n2459 (net)     2    0.011        0.000      7.714 r
  u_cortexm0integration/u_cortexm0/u_logic/U1785/B (NAND2_X2_A7TULL)    0.326    0.000 *    7.714 r
  u_cortexm0integration/u_cortexm0/u_logic/U1785/Y (NAND2_X2_A7TULL)    0.249    0.193    7.907 f
  u_cortexm0integration/u_cortexm0/u_logic/n1563 (net)     2    0.013        0.000      7.907 f
  u_cortexm0integration/u_cortexm0/u_logic/U1786/B (NOR2_X3_A7TULL)    0.249    0.000 *    7.907 f
  u_cortexm0integration/u_cortexm0/u_logic/U1786/Y (NOR2_X3_A7TULL)    0.247    0.254    8.161 r
  u_cortexm0integration/u_cortexm0/u_logic/n1711 (net)     2    0.011        0.000      8.161 r
  u_cortexm0integration/u_cortexm0/u_logic/U1787/B (NAND2_X2_A7TULL)    0.247    0.000 *    8.161 r
  u_cortexm0integration/u_cortexm0/u_logic/U1787/Y (NAND2_X2_A7TULL)    0.204    0.199    8.360 f
  u_cortexm0integration/u_cortexm0/u_logic/n1727 (net)     2    0.016        0.000      8.360 f
  u_cortexm0integration/u_cortexm0/u_logic/U2738/A (INV_X1_A7TULL)    0.204    0.000 *    8.360 f
  u_cortexm0integration/u_cortexm0/u_logic/U2738/Y (INV_X1_A7TULL)    0.242    0.222    8.582 r
  u_cortexm0integration/u_cortexm0/u_logic/n1745 (net)     3    0.014        0.000      8.582 r
  u_cortexm0integration/u_cortexm0/u_logic/U2757/B (NAND2_X1_A7TULL)    0.242    0.000 *    8.582 r
  u_cortexm0integration/u_cortexm0/u_logic/U2757/Y (NAND2_X1_A7TULL)    0.271    0.240    8.822 f
  u_cortexm0integration/u_cortexm0/u_logic/n3386 (net)     2    0.010        0.000      8.822 f
  u_cortexm0integration/u_cortexm0/u_logic/U5065/A (XOR2_X1_A7TULL)    0.271    0.000 *    8.822 f
  u_cortexm0integration/u_cortexm0/u_logic/U5065/Y (XOR2_X1_A7TULL)    0.922    0.516    9.338 r
  u_cortexm0integration/u_cortexm0/u_logic/n6226 (net)     4    0.021        0.000      9.338 r
  u_cortexm0integration/u_cortexm0/u_logic/U5070/A1N (OAI2BB1_X2_A7TULL)    0.922    0.000 *    9.338 r
  u_cortexm0integration/u_cortexm0/u_logic/U5070/Y (OAI2BB1_X2_A7TULL)    0.843    0.815   10.153 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[12] (net)     8    0.079    0.000   10.153 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[12] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000   10.153 r
  u_cortexm0integration/u_cortexm0/HADDR[12] (net)       0.079               0.000     10.153 r
  u_cortexm0integration/u_cortexm0/HADDR[12] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000   10.153 r
  u_cortexm0integration/HADDR[12] (net)                  0.079               0.000     10.153 r
  u_cortexm0integration/HADDR[12] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000    10.153 r
  n543 (net)                                             0.079               0.000     10.153 r
  U518/A (BUF_X2_A7TULL)                                           0.843     0.004 *   10.156 r
  U518/Y (BUF_X2_A7TULL)                                           1.518     1.154     11.310 r
  HADDR[12] (net)                               1        0.150               0.000     11.310 r
  HADDR[12] (out)                                                  1.518     0.000 *   11.311 r
  data arrival time                                                                    11.311

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -11.311
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.489


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HADDR[9] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg/CK (SDFFRQ_X4_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg/Q (SDFFRQ_X4_A7TULL)    0.393    0.914    2.914 f
  u_cortexm0integration/u_cortexm0/u_logic/O4p675 (net)    28    0.119       0.000      2.914 f
  u_cortexm0integration/u_cortexm0/u_logic/U832/A (NOR2_X1_A7TULL)    0.393    0.002 *    2.916 f
  u_cortexm0integration/u_cortexm0/u_logic/U832/Y (NOR2_X1_A7TULL)    0.888    0.656    3.572 r
  u_cortexm0integration/u_cortexm0/u_logic/n6907 (net)     6    0.028        0.000      3.572 r
  u_cortexm0integration/u_cortexm0/u_logic/U833/A0 (OAI211_X1_A7TULL)    0.888    0.000 *    3.572 r
  u_cortexm0integration/u_cortexm0/u_logic/U833/Y (OAI211_X1_A7TULL)    0.410    0.430    4.002 f
  u_cortexm0integration/u_cortexm0/u_logic/n153 (net)     1    0.007         0.000      4.002 f
  u_cortexm0integration/u_cortexm0/u_logic/U838/A (NAND3_X2_A7TULL)    0.410    0.000 *    4.002 f
  u_cortexm0integration/u_cortexm0/u_logic/U838/Y (NAND3_X2_A7TULL)    0.188    0.204    4.207 r
  u_cortexm0integration/u_cortexm0/u_logic/n154 (net)     1    0.004         0.000      4.207 r
  u_cortexm0integration/u_cortexm0/u_logic/U839/A (INV_X1_A7TULL)    0.188    0.000 *    4.207 r
  u_cortexm0integration/u_cortexm0/u_logic/U839/Y (INV_X1_A7TULL)    0.110    0.122     4.328 f
  u_cortexm0integration/u_cortexm0/u_logic/n156 (net)     1    0.005         0.000      4.328 f
  u_cortexm0integration/u_cortexm0/u_logic/U842/B0 (OAI2B11_X2_A7TULL)    0.110    0.000 *    4.328 f
  u_cortexm0integration/u_cortexm0/u_logic/U842/Y (OAI2B11_X2_A7TULL)    0.352    0.130    4.458 r
  u_cortexm0integration/u_cortexm0/u_logic/n157 (net)     1    0.006         0.000      4.458 r
  u_cortexm0integration/u_cortexm0/u_logic/U843/A (NAND2_X2_A7TULL)    0.352    0.000 *    4.458 r
  u_cortexm0integration/u_cortexm0/u_logic/U843/Y (NAND2_X2_A7TULL)    0.310    0.209    4.667 f
  u_cortexm0integration/u_cortexm0/u_logic/n400 (net)     4    0.013         0.000      4.667 f
  u_cortexm0integration/u_cortexm0/u_logic/U844/B0 (OAI31_X1_A7TULL)    0.310    0.000 *    4.667 f
  u_cortexm0integration/u_cortexm0/u_logic/U844/Y (OAI31_X1_A7TULL)    0.809    0.261    4.928 r
  u_cortexm0integration/u_cortexm0/u_logic/n264 (net)     3    0.013         0.000      4.928 r
  u_cortexm0integration/u_cortexm0/u_logic/U1010/A0 (AOI22_X1_A7TULL)    0.809    0.000 *    4.928 r
  u_cortexm0integration/u_cortexm0/u_logic/U1010/Y (AOI22_X1_A7TULL)    0.387    0.311    5.239 f
  u_cortexm0integration/u_cortexm0/u_logic/n265 (net)     1    0.005         0.000      5.239 f
  u_cortexm0integration/u_cortexm0/u_logic/U1011/B (NAND2_X2_A7TULL)    0.387    0.000 *    5.239 f
  u_cortexm0integration/u_cortexm0/u_logic/U1011/Y (NAND2_X2_A7TULL)    0.182    0.215    5.454 r
  u_cortexm0integration/u_cortexm0/u_logic/n267 (net)     1    0.006         0.000      5.454 r
  u_cortexm0integration/u_cortexm0/u_logic/U1012/A (XNOR2_X1_A7TULL)    0.182    0.000 *    5.454 r
  u_cortexm0integration/u_cortexm0/u_logic/U1012/Y (XNOR2_X1_A7TULL)    0.918    0.412    5.866 r
  u_cortexm0integration/u_cortexm0/u_logic/n4966 (net)     5    0.020        0.000      5.866 r
  u_cortexm0integration/u_cortexm0/u_logic/U1026/A (NOR2_X1_A7TULL)    0.918    0.000 *    5.866 r
  u_cortexm0integration/u_cortexm0/u_logic/U1026/Y (NOR2_X1_A7TULL)    0.341    0.334    6.200 f
  u_cortexm0integration/u_cortexm0/u_logic/n898 (net)     2    0.012         0.000      6.200 f
  u_cortexm0integration/u_cortexm0/u_logic/U1028/A1 (OAI21_X3_A7TULL)    0.341    0.000 *    6.200 f
  u_cortexm0integration/u_cortexm0/u_logic/U1028/Y (OAI21_X3_A7TULL)    0.366    0.372    6.572 r
  u_cortexm0integration/u_cortexm0/u_logic/n886 (net)     2    0.015         0.000      6.572 r
  u_cortexm0integration/u_cortexm0/u_logic/U1751/A (INV_X1_A7TULL)    0.366    0.000 *    6.572 r
  u_cortexm0integration/u_cortexm0/u_logic/U1751/Y (INV_X1_A7TULL)    0.172    0.180    6.752 f
  u_cortexm0integration/u_cortexm0/u_logic/n896 (net)     2    0.007         0.000      6.752 f
  u_cortexm0integration/u_cortexm0/u_logic/U1759/B (XOR2_X1_A7TULL)    0.172    0.000 *    6.752 f
  u_cortexm0integration/u_cortexm0/u_logic/U1759/Y (XOR2_X1_A7TULL)    0.510    0.345    7.097 r
  u_cortexm0integration/u_cortexm0/u_logic/n2537 (net)     2    0.008        0.000      7.097 r
  u_cortexm0integration/u_cortexm0/u_logic/U1783/A (NAND2_X1_A7TULL)    0.510    0.000 *    7.097 r
  u_cortexm0integration/u_cortexm0/u_logic/U1783/Y (NAND2_X1_A7TULL)    0.307    0.308    7.405 f
  u_cortexm0integration/u_cortexm0/u_logic/n1570 (net)     2    0.010        0.000      7.405 f
  u_cortexm0integration/u_cortexm0/u_logic/U1784/B (NOR2_X2_A7TULL)    0.307    0.000 *    7.405 f
  u_cortexm0integration/u_cortexm0/u_logic/U1784/Y (NOR2_X2_A7TULL)    0.326    0.309    7.714 r
  u_cortexm0integration/u_cortexm0/u_logic/n2459 (net)     2    0.011        0.000      7.714 r
  u_cortexm0integration/u_cortexm0/u_logic/U1785/B (NAND2_X2_A7TULL)    0.326    0.000 *    7.714 r
  u_cortexm0integration/u_cortexm0/u_logic/U1785/Y (NAND2_X2_A7TULL)    0.249    0.193    7.907 f
  u_cortexm0integration/u_cortexm0/u_logic/n1563 (net)     2    0.013        0.000      7.907 f
  u_cortexm0integration/u_cortexm0/u_logic/U1786/B (NOR2_X3_A7TULL)    0.249    0.000 *    7.907 f
  u_cortexm0integration/u_cortexm0/u_logic/U1786/Y (NOR2_X3_A7TULL)    0.247    0.254    8.161 r
  u_cortexm0integration/u_cortexm0/u_logic/n1711 (net)     2    0.011        0.000      8.161 r
  u_cortexm0integration/u_cortexm0/u_logic/U2720/A (INV_X1_A7TULL)    0.247    0.000 *    8.161 r
  u_cortexm0integration/u_cortexm0/u_logic/U2720/Y (INV_X1_A7TULL)    0.233    0.227    8.388 f
  u_cortexm0integration/u_cortexm0/u_logic/n2467 (net)     3    0.018        0.000      8.388 f
  u_cortexm0integration/u_cortexm0/u_logic/U3804/A (NOR2_X1_A7TULL)    0.233    0.000 *    8.388 f
  u_cortexm0integration/u_cortexm0/u_logic/U3804/Y (NOR2_X1_A7TULL)    0.263    0.236    8.624 r
  u_cortexm0integration/u_cortexm0/u_logic/n2469 (net)     1    0.005        0.000      8.624 r
  u_cortexm0integration/u_cortexm0/u_logic/U3805/A (XNOR2_X1_A7TULL)    0.263    0.000 *    8.624 r
  u_cortexm0integration/u_cortexm0/u_logic/U3805/Y (XNOR2_X1_A7TULL)    0.838    0.416    9.040 r
  u_cortexm0integration/u_cortexm0/u_logic/n6262 (net)     4    0.019        0.000      9.040 r
  u_cortexm0integration/u_cortexm0/u_logic/U3806/A (NAND2_X1_A7TULL)    0.838    0.000 *    9.040 r
  u_cortexm0integration/u_cortexm0/u_logic/U3806/Y (NAND2_X1_A7TULL)    0.420    0.310    9.351 f
  u_cortexm0integration/u_cortexm0/u_logic/n2474 (net)     1    0.006        0.000      9.351 f
  u_cortexm0integration/u_cortexm0/u_logic/U3810/A (NAND2_X2_A7TULL)    0.420    0.000 *    9.351 f
  u_cortexm0integration/u_cortexm0/u_logic/U3810/Y (NAND2_X2_A7TULL)    1.077    0.776   10.126 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[9] (net)    10    0.104    0.000    10.126 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[9] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000   10.126 r
  u_cortexm0integration/u_cortexm0/HADDR[9] (net)        0.104               0.000     10.126 r
  u_cortexm0integration/u_cortexm0/HADDR[9] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000   10.126 r
  u_cortexm0integration/HADDR[9] (net)                   0.104               0.000     10.126 r
  u_cortexm0integration/HADDR[9] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000     10.126 r
  n546 (net)                                             0.104               0.000     10.126 r
  U515/A (BUF_X2_A7TULL)                                           1.077     0.008 *   10.134 r
  U515/Y (BUF_X2_A7TULL)                                           1.515     1.176     11.310 r
  HADDR[9] (net)                                1        0.150               0.000     11.310 r
  HADDR[9] (out)                                                   1.515     0.000 *   11.310 r
  data arrival time                                                                    11.310

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -11.310
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.490


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HADDR[10] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg/CK (SDFFRQ_X4_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg/Q (SDFFRQ_X4_A7TULL)    0.393    0.914    2.914 f
  u_cortexm0integration/u_cortexm0/u_logic/O4p675 (net)    28    0.119       0.000      2.914 f
  u_cortexm0integration/u_cortexm0/u_logic/U832/A (NOR2_X1_A7TULL)    0.393    0.002 *    2.916 f
  u_cortexm0integration/u_cortexm0/u_logic/U832/Y (NOR2_X1_A7TULL)    0.888    0.656    3.572 r
  u_cortexm0integration/u_cortexm0/u_logic/n6907 (net)     6    0.028        0.000      3.572 r
  u_cortexm0integration/u_cortexm0/u_logic/U833/A0 (OAI211_X1_A7TULL)    0.888    0.000 *    3.572 r
  u_cortexm0integration/u_cortexm0/u_logic/U833/Y (OAI211_X1_A7TULL)    0.410    0.430    4.002 f
  u_cortexm0integration/u_cortexm0/u_logic/n153 (net)     1    0.007         0.000      4.002 f
  u_cortexm0integration/u_cortexm0/u_logic/U838/A (NAND3_X2_A7TULL)    0.410    0.000 *    4.002 f
  u_cortexm0integration/u_cortexm0/u_logic/U838/Y (NAND3_X2_A7TULL)    0.188    0.204    4.207 r
  u_cortexm0integration/u_cortexm0/u_logic/n154 (net)     1    0.004         0.000      4.207 r
  u_cortexm0integration/u_cortexm0/u_logic/U839/A (INV_X1_A7TULL)    0.188    0.000 *    4.207 r
  u_cortexm0integration/u_cortexm0/u_logic/U839/Y (INV_X1_A7TULL)    0.110    0.122     4.328 f
  u_cortexm0integration/u_cortexm0/u_logic/n156 (net)     1    0.005         0.000      4.328 f
  u_cortexm0integration/u_cortexm0/u_logic/U842/B0 (OAI2B11_X2_A7TULL)    0.110    0.000 *    4.328 f
  u_cortexm0integration/u_cortexm0/u_logic/U842/Y (OAI2B11_X2_A7TULL)    0.352    0.130    4.458 r
  u_cortexm0integration/u_cortexm0/u_logic/n157 (net)     1    0.006         0.000      4.458 r
  u_cortexm0integration/u_cortexm0/u_logic/U843/A (NAND2_X2_A7TULL)    0.352    0.000 *    4.458 r
  u_cortexm0integration/u_cortexm0/u_logic/U843/Y (NAND2_X2_A7TULL)    0.310    0.209    4.667 f
  u_cortexm0integration/u_cortexm0/u_logic/n400 (net)     4    0.013         0.000      4.667 f
  u_cortexm0integration/u_cortexm0/u_logic/U844/B0 (OAI31_X1_A7TULL)    0.310    0.000 *    4.667 f
  u_cortexm0integration/u_cortexm0/u_logic/U844/Y (OAI31_X1_A7TULL)    0.809    0.261    4.928 r
  u_cortexm0integration/u_cortexm0/u_logic/n264 (net)     3    0.013         0.000      4.928 r
  u_cortexm0integration/u_cortexm0/u_logic/U1010/A0 (AOI22_X1_A7TULL)    0.809    0.000 *    4.928 r
  u_cortexm0integration/u_cortexm0/u_logic/U1010/Y (AOI22_X1_A7TULL)    0.387    0.311    5.239 f
  u_cortexm0integration/u_cortexm0/u_logic/n265 (net)     1    0.005         0.000      5.239 f
  u_cortexm0integration/u_cortexm0/u_logic/U1011/B (NAND2_X2_A7TULL)    0.387    0.000 *    5.239 f
  u_cortexm0integration/u_cortexm0/u_logic/U1011/Y (NAND2_X2_A7TULL)    0.182    0.215    5.454 r
  u_cortexm0integration/u_cortexm0/u_logic/n267 (net)     1    0.006         0.000      5.454 r
  u_cortexm0integration/u_cortexm0/u_logic/U1012/A (XNOR2_X1_A7TULL)    0.182    0.000 *    5.454 r
  u_cortexm0integration/u_cortexm0/u_logic/U1012/Y (XNOR2_X1_A7TULL)    0.918    0.412    5.866 r
  u_cortexm0integration/u_cortexm0/u_logic/n4966 (net)     5    0.020        0.000      5.866 r
  u_cortexm0integration/u_cortexm0/u_logic/U1026/A (NOR2_X1_A7TULL)    0.918    0.000 *    5.866 r
  u_cortexm0integration/u_cortexm0/u_logic/U1026/Y (NOR2_X1_A7TULL)    0.341    0.334    6.200 f
  u_cortexm0integration/u_cortexm0/u_logic/n898 (net)     2    0.012         0.000      6.200 f
  u_cortexm0integration/u_cortexm0/u_logic/U1028/A1 (OAI21_X3_A7TULL)    0.341    0.000 *    6.200 f
  u_cortexm0integration/u_cortexm0/u_logic/U1028/Y (OAI21_X3_A7TULL)    0.366    0.372    6.572 r
  u_cortexm0integration/u_cortexm0/u_logic/n886 (net)     2    0.015         0.000      6.572 r
  u_cortexm0integration/u_cortexm0/u_logic/U1751/A (INV_X1_A7TULL)    0.366    0.000 *    6.572 r
  u_cortexm0integration/u_cortexm0/u_logic/U1751/Y (INV_X1_A7TULL)    0.172    0.180    6.752 f
  u_cortexm0integration/u_cortexm0/u_logic/n896 (net)     2    0.007         0.000      6.752 f
  u_cortexm0integration/u_cortexm0/u_logic/U1759/B (XOR2_X1_A7TULL)    0.172    0.000 *    6.752 f
  u_cortexm0integration/u_cortexm0/u_logic/U1759/Y (XOR2_X1_A7TULL)    0.510    0.345    7.097 r
  u_cortexm0integration/u_cortexm0/u_logic/n2537 (net)     2    0.008        0.000      7.097 r
  u_cortexm0integration/u_cortexm0/u_logic/U1783/A (NAND2_X1_A7TULL)    0.510    0.000 *    7.097 r
  u_cortexm0integration/u_cortexm0/u_logic/U1783/Y (NAND2_X1_A7TULL)    0.307    0.308    7.405 f
  u_cortexm0integration/u_cortexm0/u_logic/n1570 (net)     2    0.010        0.000      7.405 f
  u_cortexm0integration/u_cortexm0/u_logic/U1784/B (NOR2_X2_A7TULL)    0.307    0.000 *    7.405 f
  u_cortexm0integration/u_cortexm0/u_logic/U1784/Y (NOR2_X2_A7TULL)    0.326    0.309    7.714 r
  u_cortexm0integration/u_cortexm0/u_logic/n2459 (net)     2    0.011        0.000      7.714 r
  u_cortexm0integration/u_cortexm0/u_logic/U1785/B (NAND2_X2_A7TULL)    0.326    0.000 *    7.714 r
  u_cortexm0integration/u_cortexm0/u_logic/U1785/Y (NAND2_X2_A7TULL)    0.249    0.193    7.907 f
  u_cortexm0integration/u_cortexm0/u_logic/n1563 (net)     2    0.013        0.000      7.907 f
  u_cortexm0integration/u_cortexm0/u_logic/U1786/B (NOR2_X3_A7TULL)    0.249    0.000 *    7.907 f
  u_cortexm0integration/u_cortexm0/u_logic/U1786/Y (NOR2_X3_A7TULL)    0.247    0.254    8.161 r
  u_cortexm0integration/u_cortexm0/u_logic/n1711 (net)     2    0.011        0.000      8.161 r
  u_cortexm0integration/u_cortexm0/u_logic/U1787/B (NAND2_X2_A7TULL)    0.247    0.000 *    8.161 r
  u_cortexm0integration/u_cortexm0/u_logic/U1787/Y (NAND2_X2_A7TULL)    0.204    0.199    8.360 f
  u_cortexm0integration/u_cortexm0/u_logic/n1727 (net)     2    0.016        0.000      8.360 f
  u_cortexm0integration/u_cortexm0/u_logic/U2738/A (INV_X1_A7TULL)    0.204    0.000 *    8.360 f
  u_cortexm0integration/u_cortexm0/u_logic/U2738/Y (INV_X1_A7TULL)    0.242    0.222    8.582 r
  u_cortexm0integration/u_cortexm0/u_logic/n1745 (net)     3    0.014        0.000      8.582 r
  u_cortexm0integration/u_cortexm0/u_logic/U2739/A (XNOR2_X1_A7TULL)    0.242    0.000 *    8.582 r
  u_cortexm0integration/u_cortexm0/u_logic/U2739/Y (XNOR2_X1_A7TULL)    1.006    0.480    9.062 r
  u_cortexm0integration/u_cortexm0/u_logic/n6231 (net)     4    0.024        0.000      9.062 r
  u_cortexm0integration/u_cortexm0/u_logic/U2740/A (NAND2_X1_A7TULL)    1.006    0.000 *    9.062 r
  u_cortexm0integration/u_cortexm0/u_logic/U2740/Y (NAND2_X1_A7TULL)    0.397    0.308    9.370 f
  u_cortexm0integration/u_cortexm0/u_logic/n1736 (net)     1    0.005        0.000      9.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U2747/A (NAND2_X2_A7TULL)    0.397    0.000 *    9.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U2747/Y (NAND2_X2_A7TULL)    1.060    0.757   10.127 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[10] (net)    10    0.102    0.000   10.127 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[10] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000   10.127 r
  u_cortexm0integration/u_cortexm0/HADDR[10] (net)       0.102               0.000     10.127 r
  u_cortexm0integration/u_cortexm0/HADDR[10] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000   10.127 r
  u_cortexm0integration/HADDR[10] (net)                  0.102               0.000     10.127 r
  u_cortexm0integration/HADDR[10] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000    10.127 r
  n545 (net)                                             0.102               0.000     10.127 r
  U516/A (BUF_X2_A7TULL)                                           1.060     0.007 *   10.134 r
  U516/Y (BUF_X2_A7TULL)                                           1.515     1.174     11.308 r
  HADDR[10] (net)                               1        0.150               0.000     11.308 r
  HADDR[10] (out)                                                  1.515     0.000 *   11.308 r
  data arrival time                                                                    11.308

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -11.308
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.492


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HADDR[14] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg/CK (SDFFSHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg/Q (SDFFSHQ_X2_A7TULL)    0.371    0.554    2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/Iw1l85[2] (net)     6    0.033    0.000      2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/U658/B (NAND2_X4_A7TULL)    0.371    0.000 *    2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/U658/Y (NAND2_X4_A7TULL)    0.220    0.226    2.780 f
  u_cortexm0integration/u_cortexm0/u_logic/n80 (net)     3    0.033          0.000      2.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U683/A (NOR2_X4_A7TULL)    0.220    0.000 *    2.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U683/Y (NOR2_X4_A7TULL)    0.410    0.323    3.103 r
  u_cortexm0integration/u_cortexm0/u_logic/n81 (net)     5    0.033          0.000      3.103 r
  u_cortexm0integration/u_cortexm0/u_logic/U152/A (BUF_X2_A7TULL)    0.410    0.001 *    3.103 r
  u_cortexm0integration/u_cortexm0/u_logic/U152/Y (BUF_X2_A7TULL)    1.309    0.965     4.068 r
  u_cortexm0integration/u_cortexm0/u_logic/n7670 (net)    31    0.129        0.000      4.068 r
  u_cortexm0integration/u_cortexm0/u_logic/U686/B0 (AOI22_X1_A7TULL)    1.309    0.000 *    4.069 r
  u_cortexm0integration/u_cortexm0/u_logic/U686/Y (AOI22_X1_A7TULL)    0.466    0.512    4.581 f
  u_cortexm0integration/u_cortexm0/u_logic/n90 (net)     1    0.005          0.000      4.581 f
  u_cortexm0integration/u_cortexm0/u_logic/U694/B (NAND4_X2_A7TULL)    0.466    0.000 *    4.581 f
  u_cortexm0integration/u_cortexm0/u_logic/U694/Y (NAND4_X2_A7TULL)    0.252    0.289    4.870 r
  u_cortexm0integration/u_cortexm0/u_logic/n92 (net)     1    0.009          0.000      4.870 r
  u_cortexm0integration/u_cortexm0/u_logic/U695/A (INV_X2_A7TULL)    0.252    0.000 *    4.870 r
  u_cortexm0integration/u_cortexm0/u_logic/U695/Y (INV_X2_A7TULL)    0.094    0.099     4.969 f
  u_cortexm0integration/u_cortexm0/u_logic/n93 (net)     1    0.005          0.000      4.969 f
  u_cortexm0integration/u_cortexm0/u_logic/U696/C (NAND3B_X1_A7TULL)    0.094    0.000 *    4.969 f
  u_cortexm0integration/u_cortexm0/u_logic/U696/Y (NAND3B_X1_A7TULL)    0.266    0.172    5.141 r
  u_cortexm0integration/u_cortexm0/u_logic/n104 (net)     1    0.008         0.000      5.141 r
  u_cortexm0integration/u_cortexm0/u_logic/U716/B (MXI2_X1_A7TULL)    0.266    0.000 *    5.141 r
  u_cortexm0integration/u_cortexm0/u_logic/U716/Y (MXI2_X1_A7TULL)    0.452    0.357    5.498 f
  u_cortexm0integration/u_cortexm0/u_logic/n7263 (net)     4    0.018        0.000      5.498 f
  u_cortexm0integration/u_cortexm0/u_logic/U742/B0 (AOI211_X1_A7TULL)    0.452    0.000 *    5.498 f
  u_cortexm0integration/u_cortexm0/u_logic/U742/Y (AOI211_X1_A7TULL)    0.802    0.626    6.124 r
  u_cortexm0integration/u_cortexm0/u_logic/n279 (net)     2    0.012         0.000      6.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1029/A (NAND2_X2_A7TULL)    0.802    0.000 *    6.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1029/Y (NAND2_X2_A7TULL)    0.367    0.349    6.473 f
  u_cortexm0integration/u_cortexm0/u_logic/n894 (net)     3    0.020         0.000      6.473 f
  u_cortexm0integration/u_cortexm0/u_logic/U1031/A1 (OAI21_X4_A7TULL)    0.367    0.000 *    6.473 f
  u_cortexm0integration/u_cortexm0/u_logic/U1031/Y (OAI21_X4_A7TULL)    0.258    0.305    6.779 r
  u_cortexm0integration/u_cortexm0/u_logic/n281 (net)     1    0.010         0.000      6.779 r
  u_cortexm0integration/u_cortexm0/u_logic/U1032/B0 (AOI21_X4_A7TULL)    0.258    0.000 *    6.779 r
  u_cortexm0integration/u_cortexm0/u_logic/U1032/Y (AOI21_X4_A7TULL)    0.225    0.150    6.928 f
  u_cortexm0integration/u_cortexm0/u_logic/n849 (net)     2    0.029         0.000      6.928 f
  u_cortexm0integration/u_cortexm0/u_logic/U1214/A1 (OAI21_X8_A7TULL)    0.225    0.000 *    6.929 f
  u_cortexm0integration/u_cortexm0/u_logic/U1214/Y (OAI21_X8_A7TULL)    0.286    0.292    7.220 r
  u_cortexm0integration/u_cortexm0/u_logic/n777 (net)     2    0.029         0.000      7.220 r
  u_cortexm0integration/u_cortexm0/u_logic/U1660/A (INV_X8_A7TULL)    0.286    0.000 *    7.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U1660/Y (INV_X8_A7TULL)    0.145    0.154    7.374 f
  u_cortexm0integration/u_cortexm0/u_logic/n861 (net)     9    0.057         0.000      7.374 f
  u_cortexm0integration/u_cortexm0/u_logic/U1690/A0 (OAI21_X4_A7TULL)    0.145    0.000 *    7.374 f
  u_cortexm0integration/u_cortexm0/u_logic/U1690/Y (OAI21_X4_A7TULL)    0.210    0.204    7.578 r
  u_cortexm0integration/u_cortexm0/u_logic/n813 (net)     1    0.007         0.000      7.578 r
  u_cortexm0integration/u_cortexm0/u_logic/U1693/A (XNOR2_X2_A7TULL)    0.210    0.000 *    7.578 r
  u_cortexm0integration/u_cortexm0/u_logic/U1693/Y (XNOR2_X2_A7TULL)    0.557    0.285    7.863 r
  u_cortexm0integration/u_cortexm0/u_logic/n1737 (net)     2    0.014        0.000      7.863 r
  u_cortexm0integration/u_cortexm0/u_logic/U1694/A (INV_X4_A7TULL)    0.557    0.000 *    7.863 r
  u_cortexm0integration/u_cortexm0/u_logic/U1694/Y (INV_X4_A7TULL)    0.130    0.113    7.977 f
  u_cortexm0integration/u_cortexm0/u_logic/n1728 (net)     2    0.009        0.000      7.977 f
  u_cortexm0integration/u_cortexm0/u_logic/U1703/A (NOR2_X2_A7TULL)    0.130    0.000 *    7.977 f
  u_cortexm0integration/u_cortexm0/u_logic/U1703/Y (NOR2_X2_A7TULL)    0.284    0.217    8.193 r
  u_cortexm0integration/u_cortexm0/u_logic/n1746 (net)     2    0.009        0.000      8.193 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/A (NAND2_X2_A7TULL)    0.284    0.000 *    8.193 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/Y (NAND2_X2_A7TULL)    0.183    0.183    8.377 f
  u_cortexm0integration/u_cortexm0/u_logic/n919 (net)     1    0.012         0.000      8.377 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/B (NOR2_X4_A7TULL)    0.183    0.000 *    8.377 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/Y (NOR2_X4_A7TULL)    0.246    0.236    8.613 r
  u_cortexm0integration/u_cortexm0/u_logic/n2475 (net)     2    0.016        0.000      8.613 r
  u_cortexm0integration/u_cortexm0/u_logic/U3811/A (INV_X1_A7TULL)    0.246    0.000 *    8.613 r
  u_cortexm0integration/u_cortexm0/u_logic/U3811/Y (INV_X1_A7TULL)    0.207    0.212    8.824 f
  u_cortexm0integration/u_cortexm0/u_logic/n3393 (net)     4    0.015        0.000      8.824 f
  u_cortexm0integration/u_cortexm0/u_logic/U3813/A (XOR2_X1_A7TULL)    0.207    0.000 *    8.824 f
  u_cortexm0integration/u_cortexm0/u_logic/U3813/Y (XOR2_X1_A7TULL)    0.998    0.529    9.353 r
  u_cortexm0integration/u_cortexm0/u_logic/n6198 (net)     4    0.024        0.000      9.353 r
  u_cortexm0integration/u_cortexm0/u_logic/U3817/A1N (OAI2BB1_X2_A7TULL)    0.998    0.000 *    9.354 r
  u_cortexm0integration/u_cortexm0/u_logic/U3817/Y (OAI2BB1_X2_A7TULL)    0.783    0.780   10.134 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[14] (net)     6    0.072    0.000   10.134 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[14] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000   10.134 r
  u_cortexm0integration/u_cortexm0/HADDR[14] (net)       0.072               0.000     10.134 r
  u_cortexm0integration/u_cortexm0/HADDR[14] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000   10.134 r
  u_cortexm0integration/HADDR[14] (net)                  0.072               0.000     10.134 r
  u_cortexm0integration/HADDR[14] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000    10.134 r
  n541 (net)                                             0.072               0.000     10.134 r
  U520/A (BUF_X2_A7TULL)                                           0.783     0.004 *   10.137 r
  U520/Y (BUF_X2_A7TULL)                                           1.518     1.145     11.282 r
  HADDR[14] (net)                               1        0.150               0.000     11.282 r
  HADDR[14] (out)                                                  1.518     0.000 *   11.283 r
  data arrival time                                                                    11.283

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -11.283
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.517


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HADDR[28] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg/CK (SDFFSHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg/Q (SDFFSHQ_X2_A7TULL)    0.371    0.554    2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/Iw1l85[2] (net)     6    0.033    0.000      2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/U658/B (NAND2_X4_A7TULL)    0.371    0.000 *    2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/U658/Y (NAND2_X4_A7TULL)    0.220    0.226    2.780 f
  u_cortexm0integration/u_cortexm0/u_logic/n80 (net)     3    0.033          0.000      2.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U683/A (NOR2_X4_A7TULL)    0.220    0.000 *    2.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U683/Y (NOR2_X4_A7TULL)    0.410    0.323    3.103 r
  u_cortexm0integration/u_cortexm0/u_logic/n81 (net)     5    0.033          0.000      3.103 r
  u_cortexm0integration/u_cortexm0/u_logic/U152/A (BUF_X2_A7TULL)    0.410    0.001 *    3.103 r
  u_cortexm0integration/u_cortexm0/u_logic/U152/Y (BUF_X2_A7TULL)    1.309    0.965     4.068 r
  u_cortexm0integration/u_cortexm0/u_logic/n7670 (net)    31    0.129        0.000      4.068 r
  u_cortexm0integration/u_cortexm0/u_logic/U686/B0 (AOI22_X1_A7TULL)    1.309    0.000 *    4.069 r
  u_cortexm0integration/u_cortexm0/u_logic/U686/Y (AOI22_X1_A7TULL)    0.466    0.512    4.581 f
  u_cortexm0integration/u_cortexm0/u_logic/n90 (net)     1    0.005          0.000      4.581 f
  u_cortexm0integration/u_cortexm0/u_logic/U694/B (NAND4_X2_A7TULL)    0.466    0.000 *    4.581 f
  u_cortexm0integration/u_cortexm0/u_logic/U694/Y (NAND4_X2_A7TULL)    0.252    0.289    4.870 r
  u_cortexm0integration/u_cortexm0/u_logic/n92 (net)     1    0.009          0.000      4.870 r
  u_cortexm0integration/u_cortexm0/u_logic/U695/A (INV_X2_A7TULL)    0.252    0.000 *    4.870 r
  u_cortexm0integration/u_cortexm0/u_logic/U695/Y (INV_X2_A7TULL)    0.094    0.099     4.969 f
  u_cortexm0integration/u_cortexm0/u_logic/n93 (net)     1    0.005          0.000      4.969 f
  u_cortexm0integration/u_cortexm0/u_logic/U696/C (NAND3B_X1_A7TULL)    0.094    0.000 *    4.969 f
  u_cortexm0integration/u_cortexm0/u_logic/U696/Y (NAND3B_X1_A7TULL)    0.266    0.172    5.141 r
  u_cortexm0integration/u_cortexm0/u_logic/n104 (net)     1    0.008         0.000      5.141 r
  u_cortexm0integration/u_cortexm0/u_logic/U716/B (MXI2_X1_A7TULL)    0.266    0.000 *    5.141 r
  u_cortexm0integration/u_cortexm0/u_logic/U716/Y (MXI2_X1_A7TULL)    0.452    0.357    5.498 f
  u_cortexm0integration/u_cortexm0/u_logic/n7263 (net)     4    0.018        0.000      5.498 f
  u_cortexm0integration/u_cortexm0/u_logic/U742/B0 (AOI211_X1_A7TULL)    0.452    0.000 *    5.498 f
  u_cortexm0integration/u_cortexm0/u_logic/U742/Y (AOI211_X1_A7TULL)    0.802    0.626    6.124 r
  u_cortexm0integration/u_cortexm0/u_logic/n279 (net)     2    0.012         0.000      6.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1029/A (NAND2_X2_A7TULL)    0.802    0.000 *    6.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1029/Y (NAND2_X2_A7TULL)    0.367    0.349    6.473 f
  u_cortexm0integration/u_cortexm0/u_logic/n894 (net)     3    0.020         0.000      6.473 f
  u_cortexm0integration/u_cortexm0/u_logic/U1031/A1 (OAI21_X4_A7TULL)    0.367    0.000 *    6.473 f
  u_cortexm0integration/u_cortexm0/u_logic/U1031/Y (OAI21_X4_A7TULL)    0.258    0.305    6.779 r
  u_cortexm0integration/u_cortexm0/u_logic/n281 (net)     1    0.010         0.000      6.779 r
  u_cortexm0integration/u_cortexm0/u_logic/U1032/B0 (AOI21_X4_A7TULL)    0.258    0.000 *    6.779 r
  u_cortexm0integration/u_cortexm0/u_logic/U1032/Y (AOI21_X4_A7TULL)    0.225    0.150    6.928 f
  u_cortexm0integration/u_cortexm0/u_logic/n849 (net)     2    0.029         0.000      6.928 f
  u_cortexm0integration/u_cortexm0/u_logic/U1214/A1 (OAI21_X8_A7TULL)    0.225    0.000 *    6.929 f
  u_cortexm0integration/u_cortexm0/u_logic/U1214/Y (OAI21_X8_A7TULL)    0.286    0.292    7.220 r
  u_cortexm0integration/u_cortexm0/u_logic/n777 (net)     2    0.029         0.000      7.220 r
  u_cortexm0integration/u_cortexm0/u_logic/U1660/A (INV_X8_A7TULL)    0.286    0.000 *    7.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U1660/Y (INV_X8_A7TULL)    0.145    0.154    7.374 f
  u_cortexm0integration/u_cortexm0/u_logic/n861 (net)     9    0.057         0.000      7.374 f
  u_cortexm0integration/u_cortexm0/u_logic/U1690/A0 (OAI21_X4_A7TULL)    0.145    0.000 *    7.374 f
  u_cortexm0integration/u_cortexm0/u_logic/U1690/Y (OAI21_X4_A7TULL)    0.210    0.204    7.578 r
  u_cortexm0integration/u_cortexm0/u_logic/n813 (net)     1    0.007         0.000      7.578 r
  u_cortexm0integration/u_cortexm0/u_logic/U1693/A (XNOR2_X2_A7TULL)    0.210    0.000 *    7.578 r
  u_cortexm0integration/u_cortexm0/u_logic/U1693/Y (XNOR2_X2_A7TULL)    0.557    0.285    7.863 r
  u_cortexm0integration/u_cortexm0/u_logic/n1737 (net)     2    0.014        0.000      7.863 r
  u_cortexm0integration/u_cortexm0/u_logic/U1694/A (INV_X4_A7TULL)    0.557    0.000 *    7.863 r
  u_cortexm0integration/u_cortexm0/u_logic/U1694/Y (INV_X4_A7TULL)    0.130    0.113    7.977 f
  u_cortexm0integration/u_cortexm0/u_logic/n1728 (net)     2    0.009        0.000      7.977 f
  u_cortexm0integration/u_cortexm0/u_logic/U1703/A (NOR2_X2_A7TULL)    0.130    0.000 *    7.977 f
  u_cortexm0integration/u_cortexm0/u_logic/U1703/Y (NOR2_X2_A7TULL)    0.284    0.217    8.193 r
  u_cortexm0integration/u_cortexm0/u_logic/n1746 (net)     2    0.009        0.000      8.193 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/A (NAND2_X2_A7TULL)    0.284    0.000 *    8.193 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/Y (NAND2_X2_A7TULL)    0.183    0.183    8.377 f
  u_cortexm0integration/u_cortexm0/u_logic/n919 (net)     1    0.012         0.000      8.377 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/B (NOR2_X4_A7TULL)    0.183    0.000 *    8.377 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/Y (NOR2_X4_A7TULL)    0.246    0.236    8.613 r
  u_cortexm0integration/u_cortexm0/u_logic/n2475 (net)     2    0.016        0.000      8.613 r
  u_cortexm0integration/u_cortexm0/u_logic/U1789/A (NAND2_X4_A7TULL)    0.246    0.000 *    8.613 r
  u_cortexm0integration/u_cortexm0/u_logic/U1789/Y (NAND2_X4_A7TULL)    0.149    0.151    8.764 f
  u_cortexm0integration/u_cortexm0/u_logic/n3055 (net)     2    0.018        0.000      8.764 f
  u_cortexm0integration/u_cortexm0/u_logic/U2153/AN (NAND3B_X4_A7TULL)    0.149    0.000 *    8.764 f
  u_cortexm0integration/u_cortexm0/u_logic/U2153/Y (NAND3B_X4_A7TULL)    0.175    0.301    9.065 f
  u_cortexm0integration/u_cortexm0/u_logic/n1242 (net)     1    0.010        0.000      9.065 f
  u_cortexm0integration/u_cortexm0/u_logic/U2154/A (INV_X4_A7TULL)    0.175    0.000 *    9.065 f
  u_cortexm0integration/u_cortexm0/u_logic/U2154/Y (INV_X4_A7TULL)    0.204    0.189    9.254 r
  u_cortexm0integration/u_cortexm0/u_logic/n5126 (net)     6    0.035        0.000      9.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U2242/A (NAND2_X2_A7TULL)    0.204    0.000 *    9.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U2242/Y (NAND2_X2_A7TULL)    0.154    0.135    9.390 f
  u_cortexm0integration/u_cortexm0/u_logic/n1372 (net)     1    0.007        0.000      9.390 f
  u_cortexm0integration/u_cortexm0/u_logic/U2288/A (XOR2_X2_A7TULL)    0.154    0.000 *    9.390 f
  u_cortexm0integration/u_cortexm0/u_logic/U2288/Y (XOR2_X2_A7TULL)    0.658    0.355    9.745 r
  u_cortexm0integration/u_cortexm0/u_logic/n7324 (net)     4    0.021        0.000      9.745 r
  u_cortexm0integration/u_cortexm0/u_logic/U2301/A (NAND2_X2_A7TULL)    0.658    0.000 *    9.745 r
  u_cortexm0integration/u_cortexm0/u_logic/U2301/Y (NAND2_X2_A7TULL)    0.370    0.236    9.981 f
  u_cortexm0integration/u_cortexm0/u_logic/n1383 (net)     1    0.010        0.000      9.981 f
  u_cortexm0integration/u_cortexm0/u_logic/U2310/B (NAND3_X4_A7TULL)    0.370    0.000 *    9.981 f
  u_cortexm0integration/u_cortexm0/u_logic/U2310/Y (NAND3_X4_A7TULL)    0.452    0.399   10.380 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[28] (net)     6    0.068    0.000   10.380 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[28] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000   10.380 r
  u_cortexm0integration/u_cortexm0/HADDR[28] (net)       0.068               0.000     10.380 r
  u_cortexm0integration/u_cortexm0/HADDR[28] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000   10.380 r
  u_cortexm0integration/HADDR[28] (net)                  0.068               0.000     10.380 r
  u_cortexm0integration/HADDR[28] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000    10.380 r
  n527 (net)                                             0.068               0.000     10.380 r
  U534/A (BUF_X3_A7TULL)                                           0.452     0.003 *   10.383 r
  U534/Y (BUF_X3_A7TULL)                                           1.044     0.826     11.209 r
  HADDR[28] (net)                               1        0.150               0.000     11.209 r
  HADDR[28] (out)                                                  1.044     0.000 *   11.210 r
  data arrival time                                                                    11.210

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -11.210
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.590


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HADDR[11] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg/CK (SDFFRQ_X4_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg/Q (SDFFRQ_X4_A7TULL)    0.393    0.914    2.914 f
  u_cortexm0integration/u_cortexm0/u_logic/O4p675 (net)    28    0.119       0.000      2.914 f
  u_cortexm0integration/u_cortexm0/u_logic/U832/A (NOR2_X1_A7TULL)    0.393    0.002 *    2.916 f
  u_cortexm0integration/u_cortexm0/u_logic/U832/Y (NOR2_X1_A7TULL)    0.888    0.656    3.572 r
  u_cortexm0integration/u_cortexm0/u_logic/n6907 (net)     6    0.028        0.000      3.572 r
  u_cortexm0integration/u_cortexm0/u_logic/U833/A0 (OAI211_X1_A7TULL)    0.888    0.000 *    3.572 r
  u_cortexm0integration/u_cortexm0/u_logic/U833/Y (OAI211_X1_A7TULL)    0.410    0.430    4.002 f
  u_cortexm0integration/u_cortexm0/u_logic/n153 (net)     1    0.007         0.000      4.002 f
  u_cortexm0integration/u_cortexm0/u_logic/U838/A (NAND3_X2_A7TULL)    0.410    0.000 *    4.002 f
  u_cortexm0integration/u_cortexm0/u_logic/U838/Y (NAND3_X2_A7TULL)    0.188    0.204    4.207 r
  u_cortexm0integration/u_cortexm0/u_logic/n154 (net)     1    0.004         0.000      4.207 r
  u_cortexm0integration/u_cortexm0/u_logic/U839/A (INV_X1_A7TULL)    0.188    0.000 *    4.207 r
  u_cortexm0integration/u_cortexm0/u_logic/U839/Y (INV_X1_A7TULL)    0.110    0.122     4.328 f
  u_cortexm0integration/u_cortexm0/u_logic/n156 (net)     1    0.005         0.000      4.328 f
  u_cortexm0integration/u_cortexm0/u_logic/U842/B0 (OAI2B11_X2_A7TULL)    0.110    0.000 *    4.328 f
  u_cortexm0integration/u_cortexm0/u_logic/U842/Y (OAI2B11_X2_A7TULL)    0.352    0.130    4.458 r
  u_cortexm0integration/u_cortexm0/u_logic/n157 (net)     1    0.006         0.000      4.458 r
  u_cortexm0integration/u_cortexm0/u_logic/U843/A (NAND2_X2_A7TULL)    0.352    0.000 *    4.458 r
  u_cortexm0integration/u_cortexm0/u_logic/U843/Y (NAND2_X2_A7TULL)    0.310    0.209    4.667 f
  u_cortexm0integration/u_cortexm0/u_logic/n400 (net)     4    0.013         0.000      4.667 f
  u_cortexm0integration/u_cortexm0/u_logic/U844/B0 (OAI31_X1_A7TULL)    0.310    0.000 *    4.667 f
  u_cortexm0integration/u_cortexm0/u_logic/U844/Y (OAI31_X1_A7TULL)    0.809    0.261    4.928 r
  u_cortexm0integration/u_cortexm0/u_logic/n264 (net)     3    0.013         0.000      4.928 r
  u_cortexm0integration/u_cortexm0/u_logic/U1010/A0 (AOI22_X1_A7TULL)    0.809    0.000 *    4.928 r
  u_cortexm0integration/u_cortexm0/u_logic/U1010/Y (AOI22_X1_A7TULL)    0.387    0.311    5.239 f
  u_cortexm0integration/u_cortexm0/u_logic/n265 (net)     1    0.005         0.000      5.239 f
  u_cortexm0integration/u_cortexm0/u_logic/U1011/B (NAND2_X2_A7TULL)    0.387    0.000 *    5.239 f
  u_cortexm0integration/u_cortexm0/u_logic/U1011/Y (NAND2_X2_A7TULL)    0.182    0.215    5.454 r
  u_cortexm0integration/u_cortexm0/u_logic/n267 (net)     1    0.006         0.000      5.454 r
  u_cortexm0integration/u_cortexm0/u_logic/U1012/A (XNOR2_X1_A7TULL)    0.182    0.000 *    5.454 r
  u_cortexm0integration/u_cortexm0/u_logic/U1012/Y (XNOR2_X1_A7TULL)    0.918    0.412    5.866 r
  u_cortexm0integration/u_cortexm0/u_logic/n4966 (net)     5    0.020        0.000      5.866 r
  u_cortexm0integration/u_cortexm0/u_logic/U1026/A (NOR2_X1_A7TULL)    0.918    0.000 *    5.866 r
  u_cortexm0integration/u_cortexm0/u_logic/U1026/Y (NOR2_X1_A7TULL)    0.341    0.334    6.200 f
  u_cortexm0integration/u_cortexm0/u_logic/n898 (net)     2    0.012         0.000      6.200 f
  u_cortexm0integration/u_cortexm0/u_logic/U1028/A1 (OAI21_X3_A7TULL)    0.341    0.000 *    6.200 f
  u_cortexm0integration/u_cortexm0/u_logic/U1028/Y (OAI21_X3_A7TULL)    0.366    0.372    6.572 r
  u_cortexm0integration/u_cortexm0/u_logic/n886 (net)     2    0.015         0.000      6.572 r
  u_cortexm0integration/u_cortexm0/u_logic/U1751/A (INV_X1_A7TULL)    0.366    0.000 *    6.572 r
  u_cortexm0integration/u_cortexm0/u_logic/U1751/Y (INV_X1_A7TULL)    0.172    0.180    6.752 f
  u_cortexm0integration/u_cortexm0/u_logic/n896 (net)     2    0.007         0.000      6.752 f
  u_cortexm0integration/u_cortexm0/u_logic/U1759/B (XOR2_X1_A7TULL)    0.172    0.000 *    6.752 f
  u_cortexm0integration/u_cortexm0/u_logic/U1759/Y (XOR2_X1_A7TULL)    0.510    0.345    7.097 r
  u_cortexm0integration/u_cortexm0/u_logic/n2537 (net)     2    0.008        0.000      7.097 r
  u_cortexm0integration/u_cortexm0/u_logic/U1783/A (NAND2_X1_A7TULL)    0.510    0.000 *    7.097 r
  u_cortexm0integration/u_cortexm0/u_logic/U1783/Y (NAND2_X1_A7TULL)    0.307    0.308    7.405 f
  u_cortexm0integration/u_cortexm0/u_logic/n1570 (net)     2    0.010        0.000      7.405 f
  u_cortexm0integration/u_cortexm0/u_logic/U1784/B (NOR2_X2_A7TULL)    0.307    0.000 *    7.405 f
  u_cortexm0integration/u_cortexm0/u_logic/U1784/Y (NOR2_X2_A7TULL)    0.326    0.309    7.714 r
  u_cortexm0integration/u_cortexm0/u_logic/n2459 (net)     2    0.011        0.000      7.714 r
  u_cortexm0integration/u_cortexm0/u_logic/U1785/B (NAND2_X2_A7TULL)    0.326    0.000 *    7.714 r
  u_cortexm0integration/u_cortexm0/u_logic/U1785/Y (NAND2_X2_A7TULL)    0.249    0.193    7.907 f
  u_cortexm0integration/u_cortexm0/u_logic/n1563 (net)     2    0.013        0.000      7.907 f
  u_cortexm0integration/u_cortexm0/u_logic/U1786/B (NOR2_X3_A7TULL)    0.249    0.000 *    7.907 f
  u_cortexm0integration/u_cortexm0/u_logic/U1786/Y (NOR2_X3_A7TULL)    0.247    0.254    8.161 r
  u_cortexm0integration/u_cortexm0/u_logic/n1711 (net)     2    0.011        0.000      8.161 r
  u_cortexm0integration/u_cortexm0/u_logic/U1787/B (NAND2_X2_A7TULL)    0.247    0.000 *    8.161 r
  u_cortexm0integration/u_cortexm0/u_logic/U1787/Y (NAND2_X2_A7TULL)    0.204    0.199    8.360 f
  u_cortexm0integration/u_cortexm0/u_logic/n1727 (net)     2    0.016        0.000      8.360 f
  u_cortexm0integration/u_cortexm0/u_logic/U2738/A (INV_X1_A7TULL)    0.204    0.000 *    8.360 f
  u_cortexm0integration/u_cortexm0/u_logic/U2738/Y (INV_X1_A7TULL)    0.242    0.222    8.582 r
  u_cortexm0integration/u_cortexm0/u_logic/n1745 (net)     3    0.014        0.000      8.582 r
  u_cortexm0integration/u_cortexm0/u_logic/U2748/A (NAND2_X1_A7TULL)    0.242    0.000 *    8.582 r
  u_cortexm0integration/u_cortexm0/u_logic/U2748/Y (NAND2_X1_A7TULL)    0.239    0.195    8.777 f
  u_cortexm0integration/u_cortexm0/u_logic/n1739 (net)     1    0.006        0.000      8.777 f
  u_cortexm0integration/u_cortexm0/u_logic/U2749/A (XOR2_X1_A7TULL)    0.239    0.000 *    8.777 f
  u_cortexm0integration/u_cortexm0/u_logic/U2749/Y (XOR2_X1_A7TULL)    1.001    0.540    9.317 r
  u_cortexm0integration/u_cortexm0/u_logic/n6221 (net)     4    0.024        0.000      9.317 r
  u_cortexm0integration/u_cortexm0/u_logic/U2750/A (NAND2_X1_A7TULL)    1.001    0.000 *    9.317 r
  u_cortexm0integration/u_cortexm0/u_logic/U2750/Y (NAND2_X1_A7TULL)    0.408    0.318    9.635 f
  u_cortexm0integration/u_cortexm0/u_logic/n1744 (net)     1    0.005        0.000      9.635 f
  u_cortexm0integration/u_cortexm0/u_logic/U2756/A (NAND2_X2_A7TULL)    0.408    0.000 *    9.635 f
  u_cortexm0integration/u_cortexm0/u_logic/U2756/Y (NAND2_X2_A7TULL)    1.112    0.789   10.424 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[11] (net)    10    0.107    0.000   10.424 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[11] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000   10.424 r
  u_cortexm0integration/u_cortexm0/HADDR[11] (net)       0.107               0.000     10.424 r
  u_cortexm0integration/u_cortexm0/HADDR[11] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000   10.424 r
  u_cortexm0integration/HADDR[11] (net)                  0.107               0.000     10.424 r
  u_cortexm0integration/HADDR[11] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000    10.424 r
  n544 (net)                                             0.107               0.000     10.424 r
  U517/A (BUF_X4_A7TULL)                                           1.112     0.008 *   10.432 r
  U517/Y (BUF_X4_A7TULL)                                           0.773     0.752     11.183 r
  HADDR[11] (net)                               1        0.150               0.000     11.183 r
  HADDR[11] (out)                                                  0.773     0.000 *   11.184 r
  data arrival time                                                                    11.184

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -11.184
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.616


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HADDR[27] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg/CK (SDFFSHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg/Q (SDFFSHQ_X2_A7TULL)    0.371    0.554    2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/Iw1l85[2] (net)     6    0.033    0.000      2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/U658/B (NAND2_X4_A7TULL)    0.371    0.000 *    2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/U658/Y (NAND2_X4_A7TULL)    0.220    0.226    2.780 f
  u_cortexm0integration/u_cortexm0/u_logic/n80 (net)     3    0.033          0.000      2.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U683/A (NOR2_X4_A7TULL)    0.220    0.000 *    2.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U683/Y (NOR2_X4_A7TULL)    0.410    0.323    3.103 r
  u_cortexm0integration/u_cortexm0/u_logic/n81 (net)     5    0.033          0.000      3.103 r
  u_cortexm0integration/u_cortexm0/u_logic/U152/A (BUF_X2_A7TULL)    0.410    0.001 *    3.103 r
  u_cortexm0integration/u_cortexm0/u_logic/U152/Y (BUF_X2_A7TULL)    1.309    0.965     4.068 r
  u_cortexm0integration/u_cortexm0/u_logic/n7670 (net)    31    0.129        0.000      4.068 r
  u_cortexm0integration/u_cortexm0/u_logic/U686/B0 (AOI22_X1_A7TULL)    1.309    0.000 *    4.069 r
  u_cortexm0integration/u_cortexm0/u_logic/U686/Y (AOI22_X1_A7TULL)    0.466    0.512    4.581 f
  u_cortexm0integration/u_cortexm0/u_logic/n90 (net)     1    0.005          0.000      4.581 f
  u_cortexm0integration/u_cortexm0/u_logic/U694/B (NAND4_X2_A7TULL)    0.466    0.000 *    4.581 f
  u_cortexm0integration/u_cortexm0/u_logic/U694/Y (NAND4_X2_A7TULL)    0.252    0.289    4.870 r
  u_cortexm0integration/u_cortexm0/u_logic/n92 (net)     1    0.009          0.000      4.870 r
  u_cortexm0integration/u_cortexm0/u_logic/U695/A (INV_X2_A7TULL)    0.252    0.000 *    4.870 r
  u_cortexm0integration/u_cortexm0/u_logic/U695/Y (INV_X2_A7TULL)    0.094    0.099     4.969 f
  u_cortexm0integration/u_cortexm0/u_logic/n93 (net)     1    0.005          0.000      4.969 f
  u_cortexm0integration/u_cortexm0/u_logic/U696/C (NAND3B_X1_A7TULL)    0.094    0.000 *    4.969 f
  u_cortexm0integration/u_cortexm0/u_logic/U696/Y (NAND3B_X1_A7TULL)    0.266    0.172    5.141 r
  u_cortexm0integration/u_cortexm0/u_logic/n104 (net)     1    0.008         0.000      5.141 r
  u_cortexm0integration/u_cortexm0/u_logic/U716/B (MXI2_X1_A7TULL)    0.266    0.000 *    5.141 r
  u_cortexm0integration/u_cortexm0/u_logic/U716/Y (MXI2_X1_A7TULL)    0.452    0.357    5.498 f
  u_cortexm0integration/u_cortexm0/u_logic/n7263 (net)     4    0.018        0.000      5.498 f
  u_cortexm0integration/u_cortexm0/u_logic/U742/B0 (AOI211_X1_A7TULL)    0.452    0.000 *    5.498 f
  u_cortexm0integration/u_cortexm0/u_logic/U742/Y (AOI211_X1_A7TULL)    0.802    0.626    6.124 r
  u_cortexm0integration/u_cortexm0/u_logic/n279 (net)     2    0.012         0.000      6.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1029/A (NAND2_X2_A7TULL)    0.802    0.000 *    6.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1029/Y (NAND2_X2_A7TULL)    0.367    0.349    6.473 f
  u_cortexm0integration/u_cortexm0/u_logic/n894 (net)     3    0.020         0.000      6.473 f
  u_cortexm0integration/u_cortexm0/u_logic/U1031/A1 (OAI21_X4_A7TULL)    0.367    0.000 *    6.473 f
  u_cortexm0integration/u_cortexm0/u_logic/U1031/Y (OAI21_X4_A7TULL)    0.258    0.305    6.779 r
  u_cortexm0integration/u_cortexm0/u_logic/n281 (net)     1    0.010         0.000      6.779 r
  u_cortexm0integration/u_cortexm0/u_logic/U1032/B0 (AOI21_X4_A7TULL)    0.258    0.000 *    6.779 r
  u_cortexm0integration/u_cortexm0/u_logic/U1032/Y (AOI21_X4_A7TULL)    0.225    0.150    6.928 f
  u_cortexm0integration/u_cortexm0/u_logic/n849 (net)     2    0.029         0.000      6.928 f
  u_cortexm0integration/u_cortexm0/u_logic/U1214/A1 (OAI21_X8_A7TULL)    0.225    0.000 *    6.929 f
  u_cortexm0integration/u_cortexm0/u_logic/U1214/Y (OAI21_X8_A7TULL)    0.286    0.292    7.220 r
  u_cortexm0integration/u_cortexm0/u_logic/n777 (net)     2    0.029         0.000      7.220 r
  u_cortexm0integration/u_cortexm0/u_logic/U1660/A (INV_X8_A7TULL)    0.286    0.000 *    7.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U1660/Y (INV_X8_A7TULL)    0.145    0.154    7.374 f
  u_cortexm0integration/u_cortexm0/u_logic/n861 (net)     9    0.057         0.000      7.374 f
  u_cortexm0integration/u_cortexm0/u_logic/U1690/A0 (OAI21_X4_A7TULL)    0.145    0.000 *    7.374 f
  u_cortexm0integration/u_cortexm0/u_logic/U1690/Y (OAI21_X4_A7TULL)    0.210    0.204    7.578 r
  u_cortexm0integration/u_cortexm0/u_logic/n813 (net)     1    0.007         0.000      7.578 r
  u_cortexm0integration/u_cortexm0/u_logic/U1693/A (XNOR2_X2_A7TULL)    0.210    0.000 *    7.578 r
  u_cortexm0integration/u_cortexm0/u_logic/U1693/Y (XNOR2_X2_A7TULL)    0.557    0.285    7.863 r
  u_cortexm0integration/u_cortexm0/u_logic/n1737 (net)     2    0.014        0.000      7.863 r
  u_cortexm0integration/u_cortexm0/u_logic/U1694/A (INV_X4_A7TULL)    0.557    0.000 *    7.863 r
  u_cortexm0integration/u_cortexm0/u_logic/U1694/Y (INV_X4_A7TULL)    0.130    0.113    7.977 f
  u_cortexm0integration/u_cortexm0/u_logic/n1728 (net)     2    0.009        0.000      7.977 f
  u_cortexm0integration/u_cortexm0/u_logic/U1703/A (NOR2_X2_A7TULL)    0.130    0.000 *    7.977 f
  u_cortexm0integration/u_cortexm0/u_logic/U1703/Y (NOR2_X2_A7TULL)    0.284    0.217    8.193 r
  u_cortexm0integration/u_cortexm0/u_logic/n1746 (net)     2    0.009        0.000      8.193 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/A (NAND2_X2_A7TULL)    0.284    0.000 *    8.193 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/Y (NAND2_X2_A7TULL)    0.183    0.183    8.377 f
  u_cortexm0integration/u_cortexm0/u_logic/n919 (net)     1    0.012         0.000      8.377 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/B (NOR2_X4_A7TULL)    0.183    0.000 *    8.377 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/Y (NOR2_X4_A7TULL)    0.246    0.236    8.613 r
  u_cortexm0integration/u_cortexm0/u_logic/n2475 (net)     2    0.016        0.000      8.613 r
  u_cortexm0integration/u_cortexm0/u_logic/U1789/A (NAND2_X4_A7TULL)    0.246    0.000 *    8.613 r
  u_cortexm0integration/u_cortexm0/u_logic/U1789/Y (NAND2_X4_A7TULL)    0.149    0.151    8.764 f
  u_cortexm0integration/u_cortexm0/u_logic/n3055 (net)     2    0.018        0.000      8.764 f
  u_cortexm0integration/u_cortexm0/u_logic/U2153/AN (NAND3B_X4_A7TULL)    0.149    0.000 *    8.764 f
  u_cortexm0integration/u_cortexm0/u_logic/U2153/Y (NAND3B_X4_A7TULL)    0.175    0.301    9.065 f
  u_cortexm0integration/u_cortexm0/u_logic/n1242 (net)     1    0.010        0.000      9.065 f
  u_cortexm0integration/u_cortexm0/u_logic/U2154/A (INV_X4_A7TULL)    0.175    0.000 *    9.065 f
  u_cortexm0integration/u_cortexm0/u_logic/U2154/Y (INV_X4_A7TULL)    0.204    0.189    9.254 r
  u_cortexm0integration/u_cortexm0/u_logic/n5126 (net)     6    0.035        0.000      9.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U5148/A (NAND2_X2_A7TULL)    0.204    0.000 *    9.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U5148/Y (NAND2_X2_A7TULL)    0.169    0.148    9.403 f
  u_cortexm0integration/u_cortexm0/u_logic/n3466 (net)     1    0.009        0.000      9.403 f
  u_cortexm0integration/u_cortexm0/u_logic/U5149/A (XOR2_X3_A7TULL)    0.169    0.000 *    9.403 f
  u_cortexm0integration/u_cortexm0/u_logic/U5149/Y (XOR2_X3_A7TULL)    0.494    0.253    9.655 r
  u_cortexm0integration/u_cortexm0/u_logic/n7330 (net)     3    0.015        0.000      9.655 r
  u_cortexm0integration/u_cortexm0/u_logic/U5154/A1N (OAI2BB1_X4_A7TULL)    0.494    0.000 *    9.656 r
  u_cortexm0integration/u_cortexm0/u_logic/U5154/Y (OAI2BB1_X4_A7TULL)    0.372    0.442   10.098 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[27] (net)     4    0.051    0.000   10.098 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[27] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000   10.098 r
  u_cortexm0integration/u_cortexm0/HADDR[27] (net)       0.051               0.000     10.098 r
  u_cortexm0integration/u_cortexm0/HADDR[27] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000   10.098 r
  u_cortexm0integration/HADDR[27] (net)                  0.051               0.000     10.098 r
  u_cortexm0integration/HADDR[27] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000    10.098 r
  n528 (net)                                             0.051               0.000     10.098 r
  U533/A (BUF_X2_A7TULL)                                           0.372     0.002 *   10.100 r
  U533/Y (BUF_X2_A7TULL)                                           1.519     1.074     11.174 r
  HADDR[27] (net)                               1        0.150               0.000     11.174 r
  HADDR[27] (out)                                                  1.519     0.000 *   11.174 r
  data arrival time                                                                    11.174

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -11.174
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.626


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/X98l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HSIZE[0] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/X98l85_reg/CK (SDFFRHQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/X98l85_reg/Q (SDFFRHQ_X1_A7TULL)    0.844    0.927    2.927 f
  u_cortexm0integration/u_cortexm0/u_logic/n8989 (net)     7    0.074        0.000      2.927 f
  u_cortexm0integration/u_cortexm0/u_logic/U2633/A (INV_X4_A7TULL)    0.844    0.001 *    2.928 f
  u_cortexm0integration/u_cortexm0/u_logic/U2633/Y (INV_X4_A7TULL)    0.331    0.350    3.277 r
  u_cortexm0integration/u_cortexm0/u_logic/n1661 (net)     5    0.029        0.000      3.277 r
  u_cortexm0integration/u_cortexm0/u_logic/U2539/B (NOR2_X1_A7TULL)    0.331    0.001 *    3.278 r
  u_cortexm0integration/u_cortexm0/u_logic/U2539/Y (NOR2_X1_A7TULL)    0.321    0.229    3.507 f
  u_cortexm0integration/u_cortexm0/u_logic/n1615 (net)     3    0.011        0.000      3.507 f
  u_cortexm0integration/u_cortexm0/u_logic/U2540/B (NAND2_X1_A7TULL)    0.321    0.000 *    3.507 f
  u_cortexm0integration/u_cortexm0/u_logic/U2540/Y (NAND2_X1_A7TULL)    0.349    0.328    3.835 r
  u_cortexm0integration/u_cortexm0/u_logic/n1626 (net)     4    0.020        0.000      3.835 r
  u_cortexm0integration/u_cortexm0/u_logic/U2552/A (NOR2_X3_A7TULL)    0.349    0.000 *    3.835 r
  u_cortexm0integration/u_cortexm0/u_logic/U2552/Y (NOR2_X3_A7TULL)    0.268    0.175    4.010 f
  u_cortexm0integration/u_cortexm0/u_logic/n3214 (net)     4    0.024        0.000      4.010 f
  u_cortexm0integration/u_cortexm0/u_logic/U2625/B1 (AOI22_X1_A7TULL)    0.268    0.000 *    4.010 f
  u_cortexm0integration/u_cortexm0/u_logic/U2625/Y (AOI22_X1_A7TULL)    0.331    0.381    4.391 r
  u_cortexm0integration/u_cortexm0/u_logic/n1649 (net)     1    0.005        0.000      4.391 r
  u_cortexm0integration/u_cortexm0/u_logic/U2626/B0 (OAI21_X2_A7TULL)    0.331    0.000 *    4.391 r
  u_cortexm0integration/u_cortexm0/u_logic/U2626/Y (OAI21_X2_A7TULL)    0.145    0.168    4.559 f
  u_cortexm0integration/u_cortexm0/u_logic/n1651 (net)     1    0.004        0.000      4.559 f
  u_cortexm0integration/u_cortexm0/u_logic/U2627/B0 (AOI21_X2_A7TULL)    0.145    0.000 *    4.559 f
  u_cortexm0integration/u_cortexm0/u_logic/U2627/Y (AOI21_X2_A7TULL)    0.227    0.193    4.753 r
  u_cortexm0integration/u_cortexm0/u_logic/n1652 (net)     1    0.004        0.000      4.753 r
  u_cortexm0integration/u_cortexm0/u_logic/U2628/D (NAND4_X1_A7TULL)    0.227    0.000 *    4.753 r
  u_cortexm0integration/u_cortexm0/u_logic/U2628/Y (NAND4_X1_A7TULL)    0.349    0.325    5.077 f
  u_cortexm0integration/u_cortexm0/u_logic/n1656 (net)     1    0.004        0.000      5.077 f
  u_cortexm0integration/u_cortexm0/u_logic/U2629/D (NOR4_X1_A7TULL)    0.349    0.000 *    5.077 f
  u_cortexm0integration/u_cortexm0/u_logic/U2629/Y (NOR4_X1_A7TULL)    0.812    0.714    5.791 r
  u_cortexm0integration/u_cortexm0/u_logic/n2591 (net)     2    0.013        0.000      5.791 r
  u_cortexm0integration/u_cortexm0/u_logic/U2630/C0 (AOI211_X2_A7TULL)    0.812    0.000 *    5.791 r
  u_cortexm0integration/u_cortexm0/u_logic/U2630/Y (AOI211_X2_A7TULL)    0.218    0.198    5.989 f
  u_cortexm0integration/u_cortexm0/u_logic/n1660 (net)     1    0.004        0.000      5.989 f
  u_cortexm0integration/u_cortexm0/u_logic/U2631/B0 (AOI2BB1_X1_A7TULL)    0.218    0.000 *    5.989 f
  u_cortexm0integration/u_cortexm0/u_logic/U2631/Y (AOI2BB1_X1_A7TULL)    0.661    0.488    6.477 r
  u_cortexm0integration/u_cortexm0/u_logic/n1664 (net)     1    0.020        0.000      6.477 r
  u_cortexm0integration/u_cortexm0/u_logic/U2637/A1N (OAI2BB1_X2_A7TULL)    0.661    0.001 *    6.478 r
  u_cortexm0integration/u_cortexm0/u_logic/U2637/Y (OAI2BB1_X2_A7TULL)    0.313    0.470    6.948 r
  u_cortexm0integration/u_cortexm0/u_logic/n6680 (net)     4    0.024        0.000      6.948 r
  u_cortexm0integration/u_cortexm0/u_logic/U2640/A (NAND2_X1_A7TULL)    0.313    0.000 *    6.948 r
  u_cortexm0integration/u_cortexm0/u_logic/U2640/Y (NAND2_X1_A7TULL)    0.190    0.197    7.145 f
  u_cortexm0integration/u_cortexm0/u_logic/n1666 (net)     1    0.005        0.000      7.145 f
  u_cortexm0integration/u_cortexm0/u_logic/U2641/B (NAND2B_X2_A7TULL)    0.190    0.000 *    7.145 f
  u_cortexm0integration/u_cortexm0/u_logic/U2641/Y (NAND2B_X2_A7TULL)    0.148    0.163    7.308 r
  u_cortexm0integration/u_cortexm0/u_logic/n6547 (net)     2    0.007        0.000      7.308 r
  u_cortexm0integration/u_cortexm0/u_logic/U2645/A0 (OAI21_X1_A7TULL)    0.148    0.000 *    7.308 r
  u_cortexm0integration/u_cortexm0/u_logic/U2645/Y (OAI21_X1_A7TULL)    0.246    0.187    7.494 f
  u_cortexm0integration/u_cortexm0/u_logic/n1672 (net)     1    0.006        0.000      7.494 f
  u_cortexm0integration/u_cortexm0/u_logic/U2648/B0 (OAI211_X2_A7TULL)    0.246    0.000 *    7.494 f
  u_cortexm0integration/u_cortexm0/u_logic/U2648/Y (OAI211_X2_A7TULL)    1.295    0.456    7.951 r
  u_cortexm0integration/u_cortexm0/u_logic/lockup_o (net)     5    0.054     0.000      7.951 r
  u_cortexm0integration/u_cortexm0/u_logic/U2701/AN (NAND2B_X1_A7TULL)    1.295    0.000 *    7.951 r
  u_cortexm0integration/u_cortexm0/u_logic/U2701/Y (NAND2B_X1_A7TULL)    0.180    0.399    8.350 r
  u_cortexm0integration/u_cortexm0/u_logic/n2513 (net)     2    0.007        0.000      8.350 r
  u_cortexm0integration/u_cortexm0/u_logic/U3865/AN (NAND2B_X2_A7TULL)    0.180    0.000 *    8.350 r
  u_cortexm0integration/u_cortexm0/u_logic/U3865/Y (NAND2B_X2_A7TULL)    0.258    0.277    8.627 r
  u_cortexm0integration/u_cortexm0/u_logic/n5283 (net)     3    0.013        0.000      8.627 r
  u_cortexm0integration/u_cortexm0/u_logic/U3919/A (NAND2_X1_A7TULL)    0.258    0.000 *    8.627 r
  u_cortexm0integration/u_cortexm0/u_logic/U3919/Y (NAND2_X1_A7TULL)    0.691    0.455    9.083 f
  u_cortexm0integration/u_cortexm0/u_logic/n5717 (net)     4    0.029        0.000      9.083 f
  u_cortexm0integration/u_cortexm0/u_logic/U6635/A (NOR3_X4_A7TULL)    0.691    0.000 *    9.083 f
  u_cortexm0integration/u_cortexm0/u_logic/U6635/Y (NOR3_X4_A7TULL)    1.126    0.864    9.946 r
  u_cortexm0integration/u_cortexm0/u_logic/hsize_o[0] (net)     6    0.063    0.000     9.946 r
  u_cortexm0integration/u_cortexm0/u_logic/hsize_o[0] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000    9.946 r
  u_cortexm0integration/u_cortexm0/HSIZE[0] (net)        0.063               0.000      9.946 r
  u_cortexm0integration/u_cortexm0/HSIZE[0] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000    9.946 r
  u_cortexm0integration/HSIZE[0] (net)                   0.063               0.000      9.946 r
  u_cortexm0integration/HSIZE[0] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000      9.946 r
  n558 (net)                                             0.063               0.000      9.946 r
  U501/A (BUF_X2_A7TULL)                                           1.126     0.004 *    9.950 r
  U501/Y (BUF_X2_A7TULL)                                           1.515     1.181     11.131 r
  HSIZE[0] (net)                                1        0.150               0.000     11.131 r
  HSIZE[0] (out)                                                   1.515     0.000 *   11.131 r
  data arrival time                                                                    11.131

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -11.131
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.669


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HADDR[20] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg/CK (SDFFSHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg/Q (SDFFSHQ_X2_A7TULL)    0.371    0.554    2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/Iw1l85[2] (net)     6    0.033    0.000      2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/U658/B (NAND2_X4_A7TULL)    0.371    0.000 *    2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/U658/Y (NAND2_X4_A7TULL)    0.220    0.226    2.780 f
  u_cortexm0integration/u_cortexm0/u_logic/n80 (net)     3    0.033          0.000      2.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U683/A (NOR2_X4_A7TULL)    0.220    0.000 *    2.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U683/Y (NOR2_X4_A7TULL)    0.410    0.323    3.103 r
  u_cortexm0integration/u_cortexm0/u_logic/n81 (net)     5    0.033          0.000      3.103 r
  u_cortexm0integration/u_cortexm0/u_logic/U152/A (BUF_X2_A7TULL)    0.410    0.001 *    3.103 r
  u_cortexm0integration/u_cortexm0/u_logic/U152/Y (BUF_X2_A7TULL)    1.309    0.965     4.068 r
  u_cortexm0integration/u_cortexm0/u_logic/n7670 (net)    31    0.129        0.000      4.068 r
  u_cortexm0integration/u_cortexm0/u_logic/U686/B0 (AOI22_X1_A7TULL)    1.309    0.000 *    4.069 r
  u_cortexm0integration/u_cortexm0/u_logic/U686/Y (AOI22_X1_A7TULL)    0.466    0.512    4.581 f
  u_cortexm0integration/u_cortexm0/u_logic/n90 (net)     1    0.005          0.000      4.581 f
  u_cortexm0integration/u_cortexm0/u_logic/U694/B (NAND4_X2_A7TULL)    0.466    0.000 *    4.581 f
  u_cortexm0integration/u_cortexm0/u_logic/U694/Y (NAND4_X2_A7TULL)    0.252    0.289    4.870 r
  u_cortexm0integration/u_cortexm0/u_logic/n92 (net)     1    0.009          0.000      4.870 r
  u_cortexm0integration/u_cortexm0/u_logic/U695/A (INV_X2_A7TULL)    0.252    0.000 *    4.870 r
  u_cortexm0integration/u_cortexm0/u_logic/U695/Y (INV_X2_A7TULL)    0.094    0.099     4.969 f
  u_cortexm0integration/u_cortexm0/u_logic/n93 (net)     1    0.005          0.000      4.969 f
  u_cortexm0integration/u_cortexm0/u_logic/U696/C (NAND3B_X1_A7TULL)    0.094    0.000 *    4.969 f
  u_cortexm0integration/u_cortexm0/u_logic/U696/Y (NAND3B_X1_A7TULL)    0.266    0.172    5.141 r
  u_cortexm0integration/u_cortexm0/u_logic/n104 (net)     1    0.008         0.000      5.141 r
  u_cortexm0integration/u_cortexm0/u_logic/U716/B (MXI2_X1_A7TULL)    0.266    0.000 *    5.141 r
  u_cortexm0integration/u_cortexm0/u_logic/U716/Y (MXI2_X1_A7TULL)    0.452    0.357    5.498 f
  u_cortexm0integration/u_cortexm0/u_logic/n7263 (net)     4    0.018        0.000      5.498 f
  u_cortexm0integration/u_cortexm0/u_logic/U742/B0 (AOI211_X1_A7TULL)    0.452    0.000 *    5.498 f
  u_cortexm0integration/u_cortexm0/u_logic/U742/Y (AOI211_X1_A7TULL)    0.802    0.626    6.124 r
  u_cortexm0integration/u_cortexm0/u_logic/n279 (net)     2    0.012         0.000      6.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1029/A (NAND2_X2_A7TULL)    0.802    0.000 *    6.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1029/Y (NAND2_X2_A7TULL)    0.367    0.349    6.473 f
  u_cortexm0integration/u_cortexm0/u_logic/n894 (net)     3    0.020         0.000      6.473 f
  u_cortexm0integration/u_cortexm0/u_logic/U1031/A1 (OAI21_X4_A7TULL)    0.367    0.000 *    6.473 f
  u_cortexm0integration/u_cortexm0/u_logic/U1031/Y (OAI21_X4_A7TULL)    0.258    0.305    6.779 r
  u_cortexm0integration/u_cortexm0/u_logic/n281 (net)     1    0.010         0.000      6.779 r
  u_cortexm0integration/u_cortexm0/u_logic/U1032/B0 (AOI21_X4_A7TULL)    0.258    0.000 *    6.779 r
  u_cortexm0integration/u_cortexm0/u_logic/U1032/Y (AOI21_X4_A7TULL)    0.225    0.150    6.928 f
  u_cortexm0integration/u_cortexm0/u_logic/n849 (net)     2    0.029         0.000      6.928 f
  u_cortexm0integration/u_cortexm0/u_logic/U1214/A1 (OAI21_X8_A7TULL)    0.225    0.000 *    6.929 f
  u_cortexm0integration/u_cortexm0/u_logic/U1214/Y (OAI21_X8_A7TULL)    0.286    0.292    7.220 r
  u_cortexm0integration/u_cortexm0/u_logic/n777 (net)     2    0.029         0.000      7.220 r
  u_cortexm0integration/u_cortexm0/u_logic/U1660/A (INV_X8_A7TULL)    0.286    0.000 *    7.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U1660/Y (INV_X8_A7TULL)    0.145    0.154    7.374 f
  u_cortexm0integration/u_cortexm0/u_logic/n861 (net)     9    0.057         0.000      7.374 f
  u_cortexm0integration/u_cortexm0/u_logic/U1690/A0 (OAI21_X4_A7TULL)    0.145    0.000 *    7.374 f
  u_cortexm0integration/u_cortexm0/u_logic/U1690/Y (OAI21_X4_A7TULL)    0.210    0.204    7.578 r
  u_cortexm0integration/u_cortexm0/u_logic/n813 (net)     1    0.007         0.000      7.578 r
  u_cortexm0integration/u_cortexm0/u_logic/U1693/A (XNOR2_X2_A7TULL)    0.210    0.000 *    7.578 r
  u_cortexm0integration/u_cortexm0/u_logic/U1693/Y (XNOR2_X2_A7TULL)    0.557    0.285    7.863 r
  u_cortexm0integration/u_cortexm0/u_logic/n1737 (net)     2    0.014        0.000      7.863 r
  u_cortexm0integration/u_cortexm0/u_logic/U1694/A (INV_X4_A7TULL)    0.557    0.000 *    7.863 r
  u_cortexm0integration/u_cortexm0/u_logic/U1694/Y (INV_X4_A7TULL)    0.130    0.113    7.977 f
  u_cortexm0integration/u_cortexm0/u_logic/n1728 (net)     2    0.009        0.000      7.977 f
  u_cortexm0integration/u_cortexm0/u_logic/U1703/A (NOR2_X2_A7TULL)    0.130    0.000 *    7.977 f
  u_cortexm0integration/u_cortexm0/u_logic/U1703/Y (NOR2_X2_A7TULL)    0.284    0.217    8.193 r
  u_cortexm0integration/u_cortexm0/u_logic/n1746 (net)     2    0.009        0.000      8.193 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/A (NAND2_X2_A7TULL)    0.284    0.000 *    8.193 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/Y (NAND2_X2_A7TULL)    0.183    0.183    8.377 f
  u_cortexm0integration/u_cortexm0/u_logic/n919 (net)     1    0.012         0.000      8.377 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/B (NOR2_X4_A7TULL)    0.183    0.000 *    8.377 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/Y (NOR2_X4_A7TULL)    0.246    0.236    8.613 r
  u_cortexm0integration/u_cortexm0/u_logic/n2475 (net)     2    0.016        0.000      8.613 r
  u_cortexm0integration/u_cortexm0/u_logic/U1789/A (NAND2_X4_A7TULL)    0.246    0.000 *    8.613 r
  u_cortexm0integration/u_cortexm0/u_logic/U1789/Y (NAND2_X4_A7TULL)    0.149    0.151    8.764 f
  u_cortexm0integration/u_cortexm0/u_logic/n3055 (net)     2    0.018        0.000      8.764 f
  u_cortexm0integration/u_cortexm0/u_logic/U4606/A (INV_X4_A7TULL)    0.149    0.000 *    8.764 f
  u_cortexm0integration/u_cortexm0/u_logic/U4606/Y (INV_X4_A7TULL)    0.272    0.219    8.983 r
  u_cortexm0integration/u_cortexm0/u_logic/n5109 (net)     8    0.049        0.000      8.983 r
  u_cortexm0integration/u_cortexm0/u_logic/U4616/A (NAND2_X2_A7TULL)    0.272    0.000 *    8.983 r
  u_cortexm0integration/u_cortexm0/u_logic/U4616/Y (NAND2_X2_A7TULL)    0.173    0.175    9.159 f
  u_cortexm0integration/u_cortexm0/u_logic/n3065 (net)     1    0.011        0.000      9.159 f
  u_cortexm0integration/u_cortexm0/u_logic/U4618/A (XOR2_X4_A7TULL)    0.173    0.000 *    9.159 f
  u_cortexm0integration/u_cortexm0/u_logic/U4618/Y (XOR2_X4_A7TULL)    0.480    0.239    9.397 r
  u_cortexm0integration/u_cortexm0/u_logic/n5323 (net)     4    0.019        0.000      9.397 r
  u_cortexm0integration/u_cortexm0/u_logic/U5099/A1N (OAI2BB1_X2_A7TULL)    0.480    0.000 *    9.398 r
  u_cortexm0integration/u_cortexm0/u_logic/U5099/Y (OAI2BB1_X2_A7TULL)    0.568    0.591    9.989 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[20] (net)     4    0.051    0.000    9.989 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[20] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000    9.989 r
  u_cortexm0integration/u_cortexm0/HADDR[20] (net)       0.051               0.000      9.989 r
  u_cortexm0integration/u_cortexm0/HADDR[20] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000    9.989 r
  u_cortexm0integration/HADDR[20] (net)                  0.051               0.000      9.989 r
  u_cortexm0integration/HADDR[20] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000     9.989 r
  n535 (net)                                             0.051               0.000      9.989 r
  U526/A (BUF_X2_A7TULL)                                           0.568     0.002 *    9.991 r
  U526/Y (BUF_X2_A7TULL)                                           1.517     1.112     11.103 r
  HADDR[20] (net)                               1        0.150               0.000     11.103 r
  HADDR[20] (out)                                                  1.517     0.000 *   11.103 r
  data arrival time                                                                    11.103

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -11.103
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.697


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HADDR[26] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg/CK (SDFFSHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg/Q (SDFFSHQ_X2_A7TULL)    0.371    0.554    2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/Iw1l85[2] (net)     6    0.033    0.000      2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/U658/B (NAND2_X4_A7TULL)    0.371    0.000 *    2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/U658/Y (NAND2_X4_A7TULL)    0.220    0.226    2.780 f
  u_cortexm0integration/u_cortexm0/u_logic/n80 (net)     3    0.033          0.000      2.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U683/A (NOR2_X4_A7TULL)    0.220    0.000 *    2.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U683/Y (NOR2_X4_A7TULL)    0.410    0.323    3.103 r
  u_cortexm0integration/u_cortexm0/u_logic/n81 (net)     5    0.033          0.000      3.103 r
  u_cortexm0integration/u_cortexm0/u_logic/U152/A (BUF_X2_A7TULL)    0.410    0.001 *    3.103 r
  u_cortexm0integration/u_cortexm0/u_logic/U152/Y (BUF_X2_A7TULL)    1.309    0.965     4.068 r
  u_cortexm0integration/u_cortexm0/u_logic/n7670 (net)    31    0.129        0.000      4.068 r
  u_cortexm0integration/u_cortexm0/u_logic/U686/B0 (AOI22_X1_A7TULL)    1.309    0.000 *    4.069 r
  u_cortexm0integration/u_cortexm0/u_logic/U686/Y (AOI22_X1_A7TULL)    0.466    0.512    4.581 f
  u_cortexm0integration/u_cortexm0/u_logic/n90 (net)     1    0.005          0.000      4.581 f
  u_cortexm0integration/u_cortexm0/u_logic/U694/B (NAND4_X2_A7TULL)    0.466    0.000 *    4.581 f
  u_cortexm0integration/u_cortexm0/u_logic/U694/Y (NAND4_X2_A7TULL)    0.252    0.289    4.870 r
  u_cortexm0integration/u_cortexm0/u_logic/n92 (net)     1    0.009          0.000      4.870 r
  u_cortexm0integration/u_cortexm0/u_logic/U695/A (INV_X2_A7TULL)    0.252    0.000 *    4.870 r
  u_cortexm0integration/u_cortexm0/u_logic/U695/Y (INV_X2_A7TULL)    0.094    0.099     4.969 f
  u_cortexm0integration/u_cortexm0/u_logic/n93 (net)     1    0.005          0.000      4.969 f
  u_cortexm0integration/u_cortexm0/u_logic/U696/C (NAND3B_X1_A7TULL)    0.094    0.000 *    4.969 f
  u_cortexm0integration/u_cortexm0/u_logic/U696/Y (NAND3B_X1_A7TULL)    0.266    0.172    5.141 r
  u_cortexm0integration/u_cortexm0/u_logic/n104 (net)     1    0.008         0.000      5.141 r
  u_cortexm0integration/u_cortexm0/u_logic/U716/B (MXI2_X1_A7TULL)    0.266    0.000 *    5.141 r
  u_cortexm0integration/u_cortexm0/u_logic/U716/Y (MXI2_X1_A7TULL)    0.452    0.357    5.498 f
  u_cortexm0integration/u_cortexm0/u_logic/n7263 (net)     4    0.018        0.000      5.498 f
  u_cortexm0integration/u_cortexm0/u_logic/U742/B0 (AOI211_X1_A7TULL)    0.452    0.000 *    5.498 f
  u_cortexm0integration/u_cortexm0/u_logic/U742/Y (AOI211_X1_A7TULL)    0.802    0.626    6.124 r
  u_cortexm0integration/u_cortexm0/u_logic/n279 (net)     2    0.012         0.000      6.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1029/A (NAND2_X2_A7TULL)    0.802    0.000 *    6.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1029/Y (NAND2_X2_A7TULL)    0.367    0.349    6.473 f
  u_cortexm0integration/u_cortexm0/u_logic/n894 (net)     3    0.020         0.000      6.473 f
  u_cortexm0integration/u_cortexm0/u_logic/U1031/A1 (OAI21_X4_A7TULL)    0.367    0.000 *    6.473 f
  u_cortexm0integration/u_cortexm0/u_logic/U1031/Y (OAI21_X4_A7TULL)    0.258    0.305    6.779 r
  u_cortexm0integration/u_cortexm0/u_logic/n281 (net)     1    0.010         0.000      6.779 r
  u_cortexm0integration/u_cortexm0/u_logic/U1032/B0 (AOI21_X4_A7TULL)    0.258    0.000 *    6.779 r
  u_cortexm0integration/u_cortexm0/u_logic/U1032/Y (AOI21_X4_A7TULL)    0.225    0.150    6.928 f
  u_cortexm0integration/u_cortexm0/u_logic/n849 (net)     2    0.029         0.000      6.928 f
  u_cortexm0integration/u_cortexm0/u_logic/U1214/A1 (OAI21_X8_A7TULL)    0.225    0.000 *    6.929 f
  u_cortexm0integration/u_cortexm0/u_logic/U1214/Y (OAI21_X8_A7TULL)    0.286    0.292    7.220 r
  u_cortexm0integration/u_cortexm0/u_logic/n777 (net)     2    0.029         0.000      7.220 r
  u_cortexm0integration/u_cortexm0/u_logic/U1660/A (INV_X8_A7TULL)    0.286    0.000 *    7.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U1660/Y (INV_X8_A7TULL)    0.145    0.154    7.374 f
  u_cortexm0integration/u_cortexm0/u_logic/n861 (net)     9    0.057         0.000      7.374 f
  u_cortexm0integration/u_cortexm0/u_logic/U1690/A0 (OAI21_X4_A7TULL)    0.145    0.000 *    7.374 f
  u_cortexm0integration/u_cortexm0/u_logic/U1690/Y (OAI21_X4_A7TULL)    0.210    0.204    7.578 r
  u_cortexm0integration/u_cortexm0/u_logic/n813 (net)     1    0.007         0.000      7.578 r
  u_cortexm0integration/u_cortexm0/u_logic/U1693/A (XNOR2_X2_A7TULL)    0.210    0.000 *    7.578 r
  u_cortexm0integration/u_cortexm0/u_logic/U1693/Y (XNOR2_X2_A7TULL)    0.557    0.285    7.863 r
  u_cortexm0integration/u_cortexm0/u_logic/n1737 (net)     2    0.014        0.000      7.863 r
  u_cortexm0integration/u_cortexm0/u_logic/U1694/A (INV_X4_A7TULL)    0.557    0.000 *    7.863 r
  u_cortexm0integration/u_cortexm0/u_logic/U1694/Y (INV_X4_A7TULL)    0.130    0.113    7.977 f
  u_cortexm0integration/u_cortexm0/u_logic/n1728 (net)     2    0.009        0.000      7.977 f
  u_cortexm0integration/u_cortexm0/u_logic/U1703/A (NOR2_X2_A7TULL)    0.130    0.000 *    7.977 f
  u_cortexm0integration/u_cortexm0/u_logic/U1703/Y (NOR2_X2_A7TULL)    0.284    0.217    8.193 r
  u_cortexm0integration/u_cortexm0/u_logic/n1746 (net)     2    0.009        0.000      8.193 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/A (NAND2_X2_A7TULL)    0.284    0.000 *    8.193 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/Y (NAND2_X2_A7TULL)    0.183    0.183    8.377 f
  u_cortexm0integration/u_cortexm0/u_logic/n919 (net)     1    0.012         0.000      8.377 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/B (NOR2_X4_A7TULL)    0.183    0.000 *    8.377 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/Y (NOR2_X4_A7TULL)    0.246    0.236    8.613 r
  u_cortexm0integration/u_cortexm0/u_logic/n2475 (net)     2    0.016        0.000      8.613 r
  u_cortexm0integration/u_cortexm0/u_logic/U1789/A (NAND2_X4_A7TULL)    0.246    0.000 *    8.613 r
  u_cortexm0integration/u_cortexm0/u_logic/U1789/Y (NAND2_X4_A7TULL)    0.149    0.151    8.764 f
  u_cortexm0integration/u_cortexm0/u_logic/n3055 (net)     2    0.018        0.000      8.764 f
  u_cortexm0integration/u_cortexm0/u_logic/U2153/AN (NAND3B_X4_A7TULL)    0.149    0.000 *    8.764 f
  u_cortexm0integration/u_cortexm0/u_logic/U2153/Y (NAND3B_X4_A7TULL)    0.175    0.301    9.065 f
  u_cortexm0integration/u_cortexm0/u_logic/n1242 (net)     1    0.010        0.000      9.065 f
  u_cortexm0integration/u_cortexm0/u_logic/U2154/A (INV_X4_A7TULL)    0.175    0.000 *    9.065 f
  u_cortexm0integration/u_cortexm0/u_logic/U2154/Y (INV_X4_A7TULL)    0.204    0.189    9.254 r
  u_cortexm0integration/u_cortexm0/u_logic/n5126 (net)     6    0.035        0.000      9.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U6535/A (XNOR2_X2_A7TULL)    0.204    0.000 *    9.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U6535/Y (XNOR2_X2_A7TULL)    0.631    0.314    9.568 r
  u_cortexm0integration/u_cortexm0/u_logic/n7319 (net)     4    0.018        0.000      9.568 r
  u_cortexm0integration/u_cortexm0/u_logic/U6893/A1N (OAI2BB1_X4_A7TULL)    0.631    0.000 *    9.568 r
  u_cortexm0integration/u_cortexm0/u_logic/U6893/Y (OAI2BB1_X4_A7TULL)    0.344    0.444   10.013 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[26] (net)     4    0.044    0.000   10.013 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[26] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000   10.013 r
  u_cortexm0integration/u_cortexm0/HADDR[26] (net)       0.044               0.000     10.013 r
  u_cortexm0integration/u_cortexm0/HADDR[26] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000   10.013 r
  u_cortexm0integration/HADDR[26] (net)                  0.044               0.000     10.013 r
  u_cortexm0integration/HADDR[26] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000    10.013 r
  n529 (net)                                             0.044               0.000     10.013 r
  U532/A (BUF_X2_A7TULL)                                           0.344     0.002 *   10.015 r
  U532/Y (BUF_X2_A7TULL)                                           1.518     1.067     11.082 r
  HADDR[26] (net)                               1        0.150               0.000     11.082 r
  HADDR[26] (out)                                                  1.518     0.000 *   11.082 r
  data arrival time                                                                    11.082

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -11.082
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.718


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HADDR[6] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg/CK (SDFFRQ_X4_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg/Q (SDFFRQ_X4_A7TULL)    0.393    0.914    2.914 f
  u_cortexm0integration/u_cortexm0/u_logic/O4p675 (net)    28    0.119       0.000      2.914 f
  u_cortexm0integration/u_cortexm0/u_logic/U832/A (NOR2_X1_A7TULL)    0.393    0.002 *    2.916 f
  u_cortexm0integration/u_cortexm0/u_logic/U832/Y (NOR2_X1_A7TULL)    0.888    0.656    3.572 r
  u_cortexm0integration/u_cortexm0/u_logic/n6907 (net)     6    0.028        0.000      3.572 r
  u_cortexm0integration/u_cortexm0/u_logic/U833/A0 (OAI211_X1_A7TULL)    0.888    0.000 *    3.572 r
  u_cortexm0integration/u_cortexm0/u_logic/U833/Y (OAI211_X1_A7TULL)    0.410    0.430    4.002 f
  u_cortexm0integration/u_cortexm0/u_logic/n153 (net)     1    0.007         0.000      4.002 f
  u_cortexm0integration/u_cortexm0/u_logic/U838/A (NAND3_X2_A7TULL)    0.410    0.000 *    4.002 f
  u_cortexm0integration/u_cortexm0/u_logic/U838/Y (NAND3_X2_A7TULL)    0.188    0.204    4.207 r
  u_cortexm0integration/u_cortexm0/u_logic/n154 (net)     1    0.004         0.000      4.207 r
  u_cortexm0integration/u_cortexm0/u_logic/U839/A (INV_X1_A7TULL)    0.188    0.000 *    4.207 r
  u_cortexm0integration/u_cortexm0/u_logic/U839/Y (INV_X1_A7TULL)    0.110    0.122     4.328 f
  u_cortexm0integration/u_cortexm0/u_logic/n156 (net)     1    0.005         0.000      4.328 f
  u_cortexm0integration/u_cortexm0/u_logic/U842/B0 (OAI2B11_X2_A7TULL)    0.110    0.000 *    4.328 f
  u_cortexm0integration/u_cortexm0/u_logic/U842/Y (OAI2B11_X2_A7TULL)    0.352    0.130    4.458 r
  u_cortexm0integration/u_cortexm0/u_logic/n157 (net)     1    0.006         0.000      4.458 r
  u_cortexm0integration/u_cortexm0/u_logic/U843/A (NAND2_X2_A7TULL)    0.352    0.000 *    4.458 r
  u_cortexm0integration/u_cortexm0/u_logic/U843/Y (NAND2_X2_A7TULL)    0.310    0.209    4.667 f
  u_cortexm0integration/u_cortexm0/u_logic/n400 (net)     4    0.013         0.000      4.667 f
  u_cortexm0integration/u_cortexm0/u_logic/U844/B0 (OAI31_X1_A7TULL)    0.310    0.000 *    4.667 f
  u_cortexm0integration/u_cortexm0/u_logic/U844/Y (OAI31_X1_A7TULL)    0.809    0.261    4.928 r
  u_cortexm0integration/u_cortexm0/u_logic/n264 (net)     3    0.013         0.000      4.928 r
  u_cortexm0integration/u_cortexm0/u_logic/U1010/A0 (AOI22_X1_A7TULL)    0.809    0.000 *    4.928 r
  u_cortexm0integration/u_cortexm0/u_logic/U1010/Y (AOI22_X1_A7TULL)    0.387    0.311    5.239 f
  u_cortexm0integration/u_cortexm0/u_logic/n265 (net)     1    0.005         0.000      5.239 f
  u_cortexm0integration/u_cortexm0/u_logic/U1011/B (NAND2_X2_A7TULL)    0.387    0.000 *    5.239 f
  u_cortexm0integration/u_cortexm0/u_logic/U1011/Y (NAND2_X2_A7TULL)    0.182    0.215    5.454 r
  u_cortexm0integration/u_cortexm0/u_logic/n267 (net)     1    0.006         0.000      5.454 r
  u_cortexm0integration/u_cortexm0/u_logic/U1012/A (XNOR2_X1_A7TULL)    0.182    0.000 *    5.454 r
  u_cortexm0integration/u_cortexm0/u_logic/U1012/Y (XNOR2_X1_A7TULL)    0.918    0.412    5.866 r
  u_cortexm0integration/u_cortexm0/u_logic/n4966 (net)     5    0.020        0.000      5.866 r
  u_cortexm0integration/u_cortexm0/u_logic/U1026/A (NOR2_X1_A7TULL)    0.918    0.000 *    5.866 r
  u_cortexm0integration/u_cortexm0/u_logic/U1026/Y (NOR2_X1_A7TULL)    0.341    0.334    6.200 f
  u_cortexm0integration/u_cortexm0/u_logic/n898 (net)     2    0.012         0.000      6.200 f
  u_cortexm0integration/u_cortexm0/u_logic/U1028/A1 (OAI21_X3_A7TULL)    0.341    0.000 *    6.200 f
  u_cortexm0integration/u_cortexm0/u_logic/U1028/Y (OAI21_X3_A7TULL)    0.366    0.372    6.572 r
  u_cortexm0integration/u_cortexm0/u_logic/n886 (net)     2    0.015         0.000      6.572 r
  u_cortexm0integration/u_cortexm0/u_logic/U1751/A (INV_X1_A7TULL)    0.366    0.000 *    6.572 r
  u_cortexm0integration/u_cortexm0/u_logic/U1751/Y (INV_X1_A7TULL)    0.172    0.180    6.752 f
  u_cortexm0integration/u_cortexm0/u_logic/n896 (net)     2    0.007         0.000      6.752 f
  u_cortexm0integration/u_cortexm0/u_logic/U1759/B (XOR2_X1_A7TULL)    0.172    0.000 *    6.752 f
  u_cortexm0integration/u_cortexm0/u_logic/U1759/Y (XOR2_X1_A7TULL)    0.510    0.345    7.097 r
  u_cortexm0integration/u_cortexm0/u_logic/n2537 (net)     2    0.008        0.000      7.097 r
  u_cortexm0integration/u_cortexm0/u_logic/U1783/A (NAND2_X1_A7TULL)    0.510    0.000 *    7.097 r
  u_cortexm0integration/u_cortexm0/u_logic/U1783/Y (NAND2_X1_A7TULL)    0.307    0.308    7.405 f
  u_cortexm0integration/u_cortexm0/u_logic/n1570 (net)     2    0.010        0.000      7.405 f
  u_cortexm0integration/u_cortexm0/u_logic/U1784/B (NOR2_X2_A7TULL)    0.307    0.000 *    7.405 f
  u_cortexm0integration/u_cortexm0/u_logic/U1784/Y (NOR2_X2_A7TULL)    0.326    0.309    7.714 r
  u_cortexm0integration/u_cortexm0/u_logic/n2459 (net)     2    0.011        0.000      7.714 r
  u_cortexm0integration/u_cortexm0/u_logic/U1785/B (NAND2_X2_A7TULL)    0.326    0.000 *    7.714 r
  u_cortexm0integration/u_cortexm0/u_logic/U1785/Y (NAND2_X2_A7TULL)    0.249    0.193    7.907 f
  u_cortexm0integration/u_cortexm0/u_logic/n1563 (net)     2    0.013        0.000      7.907 f
  u_cortexm0integration/u_cortexm0/u_logic/U2469/A (INV_X1_A7TULL)    0.249    0.000 *    7.907 f
  u_cortexm0integration/u_cortexm0/u_logic/U2469/Y (INV_X1_A7TULL)    0.170    0.183    8.090 r
  u_cortexm0integration/u_cortexm0/u_logic/n1577 (net)     2    0.007        0.000      8.090 r
  u_cortexm0integration/u_cortexm0/u_logic/U2484/A (NAND2_X1_A7TULL)    0.170    0.000 *    8.091 r
  u_cortexm0integration/u_cortexm0/u_logic/U2484/Y (NAND2_X1_A7TULL)    0.255    0.170    8.261 f
  u_cortexm0integration/u_cortexm0/u_logic/n1578 (net)     1    0.005        0.000      8.261 f
  u_cortexm0integration/u_cortexm0/u_logic/U2485/B (XOR2_X1_A7TULL)    0.255    0.000 *    8.261 f
  u_cortexm0integration/u_cortexm0/u_logic/U2485/Y (XOR2_X1_A7TULL)    1.012    0.595    8.856 r
  u_cortexm0integration/u_cortexm0/u_logic/n5528 (net)     4    0.025        0.000      8.856 r
  u_cortexm0integration/u_cortexm0/u_logic/U2486/A (NAND2_X1_A7TULL)    1.012    0.000 *    8.856 r
  u_cortexm0integration/u_cortexm0/u_logic/U2486/Y (NAND2_X1_A7TULL)    0.391    0.303    9.159 f
  u_cortexm0integration/u_cortexm0/u_logic/n1585 (net)     1    0.005        0.000      9.159 f
  u_cortexm0integration/u_cortexm0/u_logic/U2492/A (NAND2_X2_A7TULL)    0.391    0.000 *    9.159 f
  u_cortexm0integration/u_cortexm0/u_logic/U2492/Y (NAND2_X2_A7TULL)    1.020    0.732    9.891 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[6] (net)     9    0.098    0.000     9.891 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[6] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000    9.891 r
  u_cortexm0integration/u_cortexm0/HADDR[6] (net)        0.098               0.000      9.891 r
  u_cortexm0integration/u_cortexm0/HADDR[6] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000    9.891 r
  u_cortexm0integration/HADDR[6] (net)                   0.098               0.000      9.891 r
  u_cortexm0integration/HADDR[6] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000      9.891 r
  n549 (net)                                             0.098               0.000      9.891 r
  U512/A (BUF_X2_A7TULL)                                           1.020     0.007 *    9.898 r
  U512/Y (BUF_X2_A7TULL)                                           1.517     1.172     11.069 r
  HADDR[6] (net)                                1        0.150               0.000     11.069 r
  HADDR[6] (out)                                                   1.517     0.000 *   11.070 r
  data arrival time                                                                    11.070

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -11.070
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.730


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HADDR[24] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg/CK (SDFFSHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg/Q (SDFFSHQ_X2_A7TULL)    0.371    0.554    2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/Iw1l85[2] (net)     6    0.033    0.000      2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/U658/B (NAND2_X4_A7TULL)    0.371    0.000 *    2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/U658/Y (NAND2_X4_A7TULL)    0.220    0.226    2.780 f
  u_cortexm0integration/u_cortexm0/u_logic/n80 (net)     3    0.033          0.000      2.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U683/A (NOR2_X4_A7TULL)    0.220    0.000 *    2.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U683/Y (NOR2_X4_A7TULL)    0.410    0.323    3.103 r
  u_cortexm0integration/u_cortexm0/u_logic/n81 (net)     5    0.033          0.000      3.103 r
  u_cortexm0integration/u_cortexm0/u_logic/U152/A (BUF_X2_A7TULL)    0.410    0.001 *    3.103 r
  u_cortexm0integration/u_cortexm0/u_logic/U152/Y (BUF_X2_A7TULL)    1.309    0.965     4.068 r
  u_cortexm0integration/u_cortexm0/u_logic/n7670 (net)    31    0.129        0.000      4.068 r
  u_cortexm0integration/u_cortexm0/u_logic/U1347/B0 (AOI22_X1_A7TULL)    1.309    0.001 *    4.069 r
  u_cortexm0integration/u_cortexm0/u_logic/U1347/Y (AOI22_X1_A7TULL)    0.468    0.514    4.584 f
  u_cortexm0integration/u_cortexm0/u_logic/n528 (net)     1    0.005         0.000      4.584 f
  u_cortexm0integration/u_cortexm0/u_logic/U1350/B (NAND4_X2_A7TULL)    0.468    0.000 *    4.584 f
  u_cortexm0integration/u_cortexm0/u_logic/U1350/Y (NAND4_X2_A7TULL)    0.247    0.284    4.868 r
  u_cortexm0integration/u_cortexm0/u_logic/n541 (net)     1    0.008         0.000      4.868 r
  u_cortexm0integration/u_cortexm0/u_logic/U1363/AN (NAND3B_X2_A7TULL)    0.247    0.000 *    4.868 r
  u_cortexm0integration/u_cortexm0/u_logic/U1363/Y (NAND3B_X2_A7TULL)    0.244    0.287    5.155 r
  u_cortexm0integration/u_cortexm0/u_logic/n542 (net)     1    0.008         0.000      5.155 r
  u_cortexm0integration/u_cortexm0/u_logic/U1364/A (INV_X1_A7TULL)    0.244    0.000 *    5.155 r
  u_cortexm0integration/u_cortexm0/u_logic/U1364/Y (INV_X1_A7TULL)    0.142    0.156    5.311 f
  u_cortexm0integration/u_cortexm0/u_logic/n543 (net)     1    0.007         0.000      5.311 f
  u_cortexm0integration/u_cortexm0/u_logic/U1365/B (MXI2_X2_A7TULL)    0.142    0.000 *    5.311 f
  u_cortexm0integration/u_cortexm0/u_logic/U1365/Y (MXI2_X2_A7TULL)    0.663    0.386    5.697 r
  u_cortexm0integration/u_cortexm0/u_logic/n5356 (net)     5    0.027        0.000      5.697 r
  u_cortexm0integration/u_cortexm0/u_logic/U1366/A (INV_X1_A7TULL)    0.663    0.000 *    5.698 r
  u_cortexm0integration/u_cortexm0/u_logic/U1366/Y (INV_X1_A7TULL)    0.250    0.246    5.943 f
  u_cortexm0integration/u_cortexm0/u_logic/n5005 (net)     2    0.009        0.000      5.943 f
  u_cortexm0integration/u_cortexm0/u_logic/U1367/A (NOR2_X2_A7TULL)    0.250    0.000 *    5.943 f
  u_cortexm0integration/u_cortexm0/u_logic/U1367/Y (NOR2_X2_A7TULL)    0.322    0.278    6.221 r
  u_cortexm0integration/u_cortexm0/u_logic/n725 (net)     2    0.011         0.000      6.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U1598/A (NAND2_X2_A7TULL)    0.322    0.000 *    6.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U1598/Y (NAND2_X2_A7TULL)    0.414    0.258    6.480 f
  u_cortexm0integration/u_cortexm0/u_logic/n859 (net)     3    0.023         0.000      6.480 f
  u_cortexm0integration/u_cortexm0/u_logic/U1600/A0 (OAI21_X4_A7TULL)    0.414    0.000 *    6.480 f
  u_cortexm0integration/u_cortexm0/u_logic/U1600/Y (OAI21_X4_A7TULL)    0.350    0.369    6.849 r
  u_cortexm0integration/u_cortexm0/u_logic/n818 (net)     3    0.019         0.000      6.849 r
  u_cortexm0integration/u_cortexm0/u_logic/U1604/A1 (AOI21_X4_A7TULL)    0.350    0.000 *    6.849 r
  u_cortexm0integration/u_cortexm0/u_logic/U1604/Y (AOI21_X4_A7TULL)    0.183    0.209    7.057 f
  u_cortexm0integration/u_cortexm0/u_logic/n827 (net)     3    0.019         0.000      7.057 f
  u_cortexm0integration/u_cortexm0/u_logic/U1616/A0 (OAI21_X3_A7TULL)    0.183    0.000 *    7.058 f
  u_cortexm0integration/u_cortexm0/u_logic/U1616/Y (OAI21_X3_A7TULL)    0.556    0.422    7.480 r
  u_cortexm0integration/u_cortexm0/u_logic/n742 (net)     1    0.030         0.000      7.480 r
  u_cortexm0integration/u_cortexm0/u_logic/U1617/B (NOR2B_X12_A7TULL)    0.556    0.000 *    7.480 r
  u_cortexm0integration/u_cortexm0/u_logic/U1617/Y (NOR2B_X12_A7TULL)    0.205    0.221    7.701 f
  u_cortexm0integration/u_cortexm0/u_logic/n1485 (net)    15    0.077        0.000      7.701 f
  u_cortexm0integration/u_cortexm0/u_logic/U1790/A0 (OAI21_X1_A7TULL)    0.205    0.001 *    7.702 f
  u_cortexm0integration/u_cortexm0/u_logic/U1790/Y (OAI21_X1_A7TULL)    0.349    0.300    8.002 r
  u_cortexm0integration/u_cortexm0/u_logic/n955 (net)     1    0.007         0.000      8.002 r
  u_cortexm0integration/u_cortexm0/u_logic/U1831/A (XNOR2_X2_A7TULL)    0.349    0.000 *    8.002 r
  u_cortexm0integration/u_cortexm0/u_logic/U1831/Y (XNOR2_X2_A7TULL)    0.641    0.366    8.368 r
  u_cortexm0integration/u_cortexm0/u_logic/n3076 (net)     3    0.019        0.000      8.368 r
  u_cortexm0integration/u_cortexm0/u_logic/U1882/A (NAND2_X4_A7TULL)    0.641    0.000 *    8.368 r
  u_cortexm0integration/u_cortexm0/u_logic/U1882/Y (NAND2_X4_A7TULL)    0.226    0.207    8.575 f
  u_cortexm0integration/u_cortexm0/u_logic/n3424 (net)     3    0.016        0.000      8.575 f
  u_cortexm0integration/u_cortexm0/u_logic/U1967/A (NOR2_X4_A7TULL)    0.226    0.000 *    8.575 f
  u_cortexm0integration/u_cortexm0/u_logic/U1967/Y (NOR2_X4_A7TULL)    0.317    0.270    8.845 r
  u_cortexm0integration/u_cortexm0/u_logic/n3402 (net)     3    0.023        0.000      8.845 r
  u_cortexm0integration/u_cortexm0/u_logic/U5078/A (INV_X3_A7TULL)    0.317    0.000 *    8.845 r
  u_cortexm0integration/u_cortexm0/u_logic/U5078/Y (INV_X3_A7TULL)    0.117    0.120    8.965 f
  u_cortexm0integration/u_cortexm0/u_logic/n5108 (net)     3    0.012        0.000      8.965 f
  u_cortexm0integration/u_cortexm0/u_logic/U5079/A (NOR2_X1_A7TULL)    0.117    0.000 *    8.965 f
  u_cortexm0integration/u_cortexm0/u_logic/U5079/Y (NOR2_X1_A7TULL)    0.258    0.200    9.165 r
  u_cortexm0integration/u_cortexm0/u_logic/n3403 (net)     1    0.005        0.000      9.165 r
  u_cortexm0integration/u_cortexm0/u_logic/U5080/A (NAND2_X2_A7TULL)    0.258    0.000 *    9.165 r
  u_cortexm0integration/u_cortexm0/u_logic/U5080/Y (NAND2_X2_A7TULL)    0.169    0.172    9.337 f
  u_cortexm0integration/u_cortexm0/u_logic/n3405 (net)     1    0.011        0.000      9.337 f
  u_cortexm0integration/u_cortexm0/u_logic/U5082/A (XOR2_X4_A7TULL)    0.169    0.000 *    9.337 f
  u_cortexm0integration/u_cortexm0/u_logic/U5082/Y (XOR2_X4_A7TULL)    0.450    0.222    9.559 r
  u_cortexm0integration/u_cortexm0/u_logic/n6248 (net)     3    0.016        0.000      9.559 r
  u_cortexm0integration/u_cortexm0/u_logic/U5086/A1N (OAI2BB1_X4_A7TULL)    0.450    0.000 *    9.560 r
  u_cortexm0integration/u_cortexm0/u_logic/U5086/Y (OAI2BB1_X4_A7TULL)    0.361    0.430    9.989 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[24] (net)     4    0.049    0.000    9.989 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[24] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000    9.989 r
  u_cortexm0integration/u_cortexm0/HADDR[24] (net)       0.049               0.000      9.989 r
  u_cortexm0integration/u_cortexm0/HADDR[24] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000    9.989 r
  u_cortexm0integration/HADDR[24] (net)                  0.049               0.000      9.989 r
  u_cortexm0integration/HADDR[24] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000     9.989 r
  n531 (net)                                             0.049               0.000      9.989 r
  U530/A (BUF_X2_A7TULL)                                           0.361     0.002 *    9.991 r
  U530/Y (BUF_X2_A7TULL)                                           1.518     1.071     11.063 r
  HADDR[24] (net)                               1        0.150               0.000     11.063 r
  HADDR[24] (out)                                                  1.518     0.000 *   11.063 r
  data arrival time                                                                    11.063

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -11.063
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.737


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HADDR[7] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg/CK (SDFFRQ_X4_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg/Q (SDFFRQ_X4_A7TULL)    0.393    0.914    2.914 f
  u_cortexm0integration/u_cortexm0/u_logic/O4p675 (net)    28    0.119       0.000      2.914 f
  u_cortexm0integration/u_cortexm0/u_logic/U832/A (NOR2_X1_A7TULL)    0.393    0.002 *    2.916 f
  u_cortexm0integration/u_cortexm0/u_logic/U832/Y (NOR2_X1_A7TULL)    0.888    0.656    3.572 r
  u_cortexm0integration/u_cortexm0/u_logic/n6907 (net)     6    0.028        0.000      3.572 r
  u_cortexm0integration/u_cortexm0/u_logic/U833/A0 (OAI211_X1_A7TULL)    0.888    0.000 *    3.572 r
  u_cortexm0integration/u_cortexm0/u_logic/U833/Y (OAI211_X1_A7TULL)    0.410    0.430    4.002 f
  u_cortexm0integration/u_cortexm0/u_logic/n153 (net)     1    0.007         0.000      4.002 f
  u_cortexm0integration/u_cortexm0/u_logic/U838/A (NAND3_X2_A7TULL)    0.410    0.000 *    4.002 f
  u_cortexm0integration/u_cortexm0/u_logic/U838/Y (NAND3_X2_A7TULL)    0.188    0.204    4.207 r
  u_cortexm0integration/u_cortexm0/u_logic/n154 (net)     1    0.004         0.000      4.207 r
  u_cortexm0integration/u_cortexm0/u_logic/U839/A (INV_X1_A7TULL)    0.188    0.000 *    4.207 r
  u_cortexm0integration/u_cortexm0/u_logic/U839/Y (INV_X1_A7TULL)    0.110    0.122     4.328 f
  u_cortexm0integration/u_cortexm0/u_logic/n156 (net)     1    0.005         0.000      4.328 f
  u_cortexm0integration/u_cortexm0/u_logic/U842/B0 (OAI2B11_X2_A7TULL)    0.110    0.000 *    4.328 f
  u_cortexm0integration/u_cortexm0/u_logic/U842/Y (OAI2B11_X2_A7TULL)    0.352    0.130    4.458 r
  u_cortexm0integration/u_cortexm0/u_logic/n157 (net)     1    0.006         0.000      4.458 r
  u_cortexm0integration/u_cortexm0/u_logic/U843/A (NAND2_X2_A7TULL)    0.352    0.000 *    4.458 r
  u_cortexm0integration/u_cortexm0/u_logic/U843/Y (NAND2_X2_A7TULL)    0.310    0.209    4.667 f
  u_cortexm0integration/u_cortexm0/u_logic/n400 (net)     4    0.013         0.000      4.667 f
  u_cortexm0integration/u_cortexm0/u_logic/U844/B0 (OAI31_X1_A7TULL)    0.310    0.000 *    4.667 f
  u_cortexm0integration/u_cortexm0/u_logic/U844/Y (OAI31_X1_A7TULL)    0.809    0.261    4.928 r
  u_cortexm0integration/u_cortexm0/u_logic/n264 (net)     3    0.013         0.000      4.928 r
  u_cortexm0integration/u_cortexm0/u_logic/U1010/A0 (AOI22_X1_A7TULL)    0.809    0.000 *    4.928 r
  u_cortexm0integration/u_cortexm0/u_logic/U1010/Y (AOI22_X1_A7TULL)    0.387    0.311    5.239 f
  u_cortexm0integration/u_cortexm0/u_logic/n265 (net)     1    0.005         0.000      5.239 f
  u_cortexm0integration/u_cortexm0/u_logic/U1011/B (NAND2_X2_A7TULL)    0.387    0.000 *    5.239 f
  u_cortexm0integration/u_cortexm0/u_logic/U1011/Y (NAND2_X2_A7TULL)    0.182    0.215    5.454 r
  u_cortexm0integration/u_cortexm0/u_logic/n267 (net)     1    0.006         0.000      5.454 r
  u_cortexm0integration/u_cortexm0/u_logic/U1012/A (XNOR2_X1_A7TULL)    0.182    0.000 *    5.454 r
  u_cortexm0integration/u_cortexm0/u_logic/U1012/Y (XNOR2_X1_A7TULL)    0.918    0.412    5.866 r
  u_cortexm0integration/u_cortexm0/u_logic/n4966 (net)     5    0.020        0.000      5.866 r
  u_cortexm0integration/u_cortexm0/u_logic/U1026/A (NOR2_X1_A7TULL)    0.918    0.000 *    5.866 r
  u_cortexm0integration/u_cortexm0/u_logic/U1026/Y (NOR2_X1_A7TULL)    0.341    0.334    6.200 f
  u_cortexm0integration/u_cortexm0/u_logic/n898 (net)     2    0.012         0.000      6.200 f
  u_cortexm0integration/u_cortexm0/u_logic/U1028/A1 (OAI21_X3_A7TULL)    0.341    0.000 *    6.200 f
  u_cortexm0integration/u_cortexm0/u_logic/U1028/Y (OAI21_X3_A7TULL)    0.366    0.372    6.572 r
  u_cortexm0integration/u_cortexm0/u_logic/n886 (net)     2    0.015         0.000      6.572 r
  u_cortexm0integration/u_cortexm0/u_logic/U1751/A (INV_X1_A7TULL)    0.366    0.000 *    6.572 r
  u_cortexm0integration/u_cortexm0/u_logic/U1751/Y (INV_X1_A7TULL)    0.172    0.180    6.752 f
  u_cortexm0integration/u_cortexm0/u_logic/n896 (net)     2    0.007         0.000      6.752 f
  u_cortexm0integration/u_cortexm0/u_logic/U1759/B (XOR2_X1_A7TULL)    0.172    0.000 *    6.752 f
  u_cortexm0integration/u_cortexm0/u_logic/U1759/Y (XOR2_X1_A7TULL)    0.510    0.345    7.097 r
  u_cortexm0integration/u_cortexm0/u_logic/n2537 (net)     2    0.008        0.000      7.097 r
  u_cortexm0integration/u_cortexm0/u_logic/U1783/A (NAND2_X1_A7TULL)    0.510    0.000 *    7.097 r
  u_cortexm0integration/u_cortexm0/u_logic/U1783/Y (NAND2_X1_A7TULL)    0.307    0.308    7.405 f
  u_cortexm0integration/u_cortexm0/u_logic/n1570 (net)     2    0.010        0.000      7.405 f
  u_cortexm0integration/u_cortexm0/u_logic/U1784/B (NOR2_X2_A7TULL)    0.307    0.000 *    7.405 f
  u_cortexm0integration/u_cortexm0/u_logic/U1784/Y (NOR2_X2_A7TULL)    0.326    0.309    7.714 r
  u_cortexm0integration/u_cortexm0/u_logic/n2459 (net)     2    0.011        0.000      7.714 r
  u_cortexm0integration/u_cortexm0/u_logic/U1785/B (NAND2_X2_A7TULL)    0.326    0.000 *    7.714 r
  u_cortexm0integration/u_cortexm0/u_logic/U1785/Y (NAND2_X2_A7TULL)    0.249    0.193    7.907 f
  u_cortexm0integration/u_cortexm0/u_logic/n1563 (net)     2    0.013        0.000      7.907 f
  u_cortexm0integration/u_cortexm0/u_logic/U1786/B (NOR2_X3_A7TULL)    0.249    0.000 *    7.907 f
  u_cortexm0integration/u_cortexm0/u_logic/U1786/Y (NOR2_X3_A7TULL)    0.247    0.254    8.161 r
  u_cortexm0integration/u_cortexm0/u_logic/n1711 (net)     2    0.011        0.000      8.161 r
  u_cortexm0integration/u_cortexm0/u_logic/U2720/A (INV_X1_A7TULL)    0.247    0.000 *    8.161 r
  u_cortexm0integration/u_cortexm0/u_logic/U2720/Y (INV_X1_A7TULL)    0.233    0.227    8.388 f
  u_cortexm0integration/u_cortexm0/u_logic/n2467 (net)     3    0.018        0.000      8.388 f
  u_cortexm0integration/u_cortexm0/u_logic/U2722/A (XOR2_X1_A7TULL)    0.233    0.000 *    8.389 f
  u_cortexm0integration/u_cortexm0/u_logic/U2722/Y (XOR2_X1_A7TULL)    0.874    0.483    8.871 r
  u_cortexm0integration/u_cortexm0/u_logic/n7259 (net)     3    0.020        0.000      8.871 r
  u_cortexm0integration/u_cortexm0/u_logic/U2723/A (NAND2_X1_A7TULL)    0.874    0.000 *    8.871 r
  u_cortexm0integration/u_cortexm0/u_logic/U2723/Y (NAND2_X1_A7TULL)    0.396    0.294    9.165 f
  u_cortexm0integration/u_cortexm0/u_logic/n1717 (net)     1    0.005        0.000      9.165 f
  u_cortexm0integration/u_cortexm0/u_logic/U2729/A (NAND2_X2_A7TULL)    0.396    0.000 *    9.165 f
  u_cortexm0integration/u_cortexm0/u_logic/U2729/Y (NAND2_X2_A7TULL)    0.998    0.721    9.886 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[7] (net)     8    0.096    0.000     9.886 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[7] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000    9.886 r
  u_cortexm0integration/u_cortexm0/HADDR[7] (net)        0.096               0.000      9.886 r
  u_cortexm0integration/u_cortexm0/HADDR[7] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000    9.886 r
  u_cortexm0integration/HADDR[7] (net)                   0.096               0.000      9.886 r
  u_cortexm0integration/HADDR[7] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000      9.886 r
  n548 (net)                                             0.096               0.000      9.886 r
  U513/A (BUF_X2_A7TULL)                                           0.998     0.007 *    9.893 r
  U513/Y (BUF_X2_A7TULL)                                           1.515     1.168     11.061 r
  HADDR[7] (net)                                1        0.150               0.000     11.061 r
  HADDR[7] (out)                                                   1.515     0.000 *   11.062 r
  data arrival time                                                                    11.062

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -11.062
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.738


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HADDR[23] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg/CK (SDFFSHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg/Q (SDFFSHQ_X2_A7TULL)    0.371    0.554    2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/Iw1l85[2] (net)     6    0.033    0.000      2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/U658/B (NAND2_X4_A7TULL)    0.371    0.000 *    2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/U658/Y (NAND2_X4_A7TULL)    0.220    0.226    2.780 f
  u_cortexm0integration/u_cortexm0/u_logic/n80 (net)     3    0.033          0.000      2.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U683/A (NOR2_X4_A7TULL)    0.220    0.000 *    2.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U683/Y (NOR2_X4_A7TULL)    0.410    0.323    3.103 r
  u_cortexm0integration/u_cortexm0/u_logic/n81 (net)     5    0.033          0.000      3.103 r
  u_cortexm0integration/u_cortexm0/u_logic/U152/A (BUF_X2_A7TULL)    0.410    0.001 *    3.103 r
  u_cortexm0integration/u_cortexm0/u_logic/U152/Y (BUF_X2_A7TULL)    1.309    0.965     4.068 r
  u_cortexm0integration/u_cortexm0/u_logic/n7670 (net)    31    0.129        0.000      4.068 r
  u_cortexm0integration/u_cortexm0/u_logic/U1347/B0 (AOI22_X1_A7TULL)    1.309    0.001 *    4.069 r
  u_cortexm0integration/u_cortexm0/u_logic/U1347/Y (AOI22_X1_A7TULL)    0.468    0.514    4.584 f
  u_cortexm0integration/u_cortexm0/u_logic/n528 (net)     1    0.005         0.000      4.584 f
  u_cortexm0integration/u_cortexm0/u_logic/U1350/B (NAND4_X2_A7TULL)    0.468    0.000 *    4.584 f
  u_cortexm0integration/u_cortexm0/u_logic/U1350/Y (NAND4_X2_A7TULL)    0.247    0.284    4.868 r
  u_cortexm0integration/u_cortexm0/u_logic/n541 (net)     1    0.008         0.000      4.868 r
  u_cortexm0integration/u_cortexm0/u_logic/U1363/AN (NAND3B_X2_A7TULL)    0.247    0.000 *    4.868 r
  u_cortexm0integration/u_cortexm0/u_logic/U1363/Y (NAND3B_X2_A7TULL)    0.244    0.287    5.155 r
  u_cortexm0integration/u_cortexm0/u_logic/n542 (net)     1    0.008         0.000      5.155 r
  u_cortexm0integration/u_cortexm0/u_logic/U1364/A (INV_X1_A7TULL)    0.244    0.000 *    5.155 r
  u_cortexm0integration/u_cortexm0/u_logic/U1364/Y (INV_X1_A7TULL)    0.142    0.156    5.311 f
  u_cortexm0integration/u_cortexm0/u_logic/n543 (net)     1    0.007         0.000      5.311 f
  u_cortexm0integration/u_cortexm0/u_logic/U1365/B (MXI2_X2_A7TULL)    0.142    0.000 *    5.311 f
  u_cortexm0integration/u_cortexm0/u_logic/U1365/Y (MXI2_X2_A7TULL)    0.663    0.386    5.697 r
  u_cortexm0integration/u_cortexm0/u_logic/n5356 (net)     5    0.027        0.000      5.697 r
  u_cortexm0integration/u_cortexm0/u_logic/U1366/A (INV_X1_A7TULL)    0.663    0.000 *    5.698 r
  u_cortexm0integration/u_cortexm0/u_logic/U1366/Y (INV_X1_A7TULL)    0.250    0.246    5.943 f
  u_cortexm0integration/u_cortexm0/u_logic/n5005 (net)     2    0.009        0.000      5.943 f
  u_cortexm0integration/u_cortexm0/u_logic/U1367/A (NOR2_X2_A7TULL)    0.250    0.000 *    5.943 f
  u_cortexm0integration/u_cortexm0/u_logic/U1367/Y (NOR2_X2_A7TULL)    0.322    0.278    6.221 r
  u_cortexm0integration/u_cortexm0/u_logic/n725 (net)     2    0.011         0.000      6.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U1598/A (NAND2_X2_A7TULL)    0.322    0.000 *    6.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U1598/Y (NAND2_X2_A7TULL)    0.414    0.258    6.480 f
  u_cortexm0integration/u_cortexm0/u_logic/n859 (net)     3    0.023         0.000      6.480 f
  u_cortexm0integration/u_cortexm0/u_logic/U1600/A0 (OAI21_X4_A7TULL)    0.414    0.000 *    6.480 f
  u_cortexm0integration/u_cortexm0/u_logic/U1600/Y (OAI21_X4_A7TULL)    0.350    0.369    6.849 r
  u_cortexm0integration/u_cortexm0/u_logic/n818 (net)     3    0.019         0.000      6.849 r
  u_cortexm0integration/u_cortexm0/u_logic/U1604/A1 (AOI21_X4_A7TULL)    0.350    0.000 *    6.849 r
  u_cortexm0integration/u_cortexm0/u_logic/U1604/Y (AOI21_X4_A7TULL)    0.183    0.209    7.057 f
  u_cortexm0integration/u_cortexm0/u_logic/n827 (net)     3    0.019         0.000      7.057 f
  u_cortexm0integration/u_cortexm0/u_logic/U1616/A0 (OAI21_X3_A7TULL)    0.183    0.000 *    7.058 f
  u_cortexm0integration/u_cortexm0/u_logic/U1616/Y (OAI21_X3_A7TULL)    0.556    0.422    7.480 r
  u_cortexm0integration/u_cortexm0/u_logic/n742 (net)     1    0.030         0.000      7.480 r
  u_cortexm0integration/u_cortexm0/u_logic/U1617/B (NOR2B_X12_A7TULL)    0.556    0.000 *    7.480 r
  u_cortexm0integration/u_cortexm0/u_logic/U1617/Y (NOR2B_X12_A7TULL)    0.205    0.221    7.701 f
  u_cortexm0integration/u_cortexm0/u_logic/n1485 (net)    15    0.077        0.000      7.701 f
  u_cortexm0integration/u_cortexm0/u_logic/U1790/A0 (OAI21_X1_A7TULL)    0.205    0.001 *    7.702 f
  u_cortexm0integration/u_cortexm0/u_logic/U1790/Y (OAI21_X1_A7TULL)    0.349    0.300    8.002 r
  u_cortexm0integration/u_cortexm0/u_logic/n955 (net)     1    0.007         0.000      8.002 r
  u_cortexm0integration/u_cortexm0/u_logic/U1831/A (XNOR2_X2_A7TULL)    0.349    0.000 *    8.002 r
  u_cortexm0integration/u_cortexm0/u_logic/U1831/Y (XNOR2_X2_A7TULL)    0.641    0.366    8.368 r
  u_cortexm0integration/u_cortexm0/u_logic/n3076 (net)     3    0.019        0.000      8.368 r
  u_cortexm0integration/u_cortexm0/u_logic/U1882/A (NAND2_X4_A7TULL)    0.641    0.000 *    8.368 r
  u_cortexm0integration/u_cortexm0/u_logic/U1882/Y (NAND2_X4_A7TULL)    0.226    0.207    8.575 f
  u_cortexm0integration/u_cortexm0/u_logic/n3424 (net)     3    0.016        0.000      8.575 f
  u_cortexm0integration/u_cortexm0/u_logic/U1967/A (NOR2_X4_A7TULL)    0.226    0.000 *    8.575 f
  u_cortexm0integration/u_cortexm0/u_logic/U1967/Y (NOR2_X4_A7TULL)    0.317    0.270    8.845 r
  u_cortexm0integration/u_cortexm0/u_logic/n3402 (net)     3    0.023        0.000      8.845 r
  u_cortexm0integration/u_cortexm0/u_logic/U5078/A (INV_X3_A7TULL)    0.317    0.000 *    8.845 r
  u_cortexm0integration/u_cortexm0/u_logic/U5078/Y (INV_X3_A7TULL)    0.117    0.120    8.965 f
  u_cortexm0integration/u_cortexm0/u_logic/n5108 (net)     3    0.012        0.000      8.965 f
  u_cortexm0integration/u_cortexm0/u_logic/U5108/A (NOR2_X1_A7TULL)    0.117    0.000 *    8.965 f
  u_cortexm0integration/u_cortexm0/u_logic/U5108/Y (NOR2_X1_A7TULL)    0.258    0.201    9.166 r
  u_cortexm0integration/u_cortexm0/u_logic/n3434 (net)     1    0.005        0.000      9.166 r
  u_cortexm0integration/u_cortexm0/u_logic/U5109/A (NAND2_X2_A7TULL)    0.258    0.000 *    9.166 r
  u_cortexm0integration/u_cortexm0/u_logic/U5109/Y (NAND2_X2_A7TULL)    0.170    0.172    9.338 f
  u_cortexm0integration/u_cortexm0/u_logic/n3437 (net)     1    0.011        0.000      9.338 f
  u_cortexm0integration/u_cortexm0/u_logic/U5111/A (XOR2_X4_A7TULL)    0.170    0.000 *    9.338 f
  u_cortexm0integration/u_cortexm0/u_logic/U5111/Y (XOR2_X4_A7TULL)    0.451    0.224    9.562 r
  u_cortexm0integration/u_cortexm0/u_logic/n6278 (net)     4    0.016        0.000      9.562 r
  u_cortexm0integration/u_cortexm0/u_logic/U5115/A1N (OAI2BB1_X4_A7TULL)    0.451    0.000 *    9.562 r
  u_cortexm0integration/u_cortexm0/u_logic/U5115/Y (OAI2BB1_X4_A7TULL)    0.360    0.425    9.987 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[23] (net)     4    0.047    0.000    9.987 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[23] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000    9.987 r
  u_cortexm0integration/u_cortexm0/HADDR[23] (net)       0.047               0.000      9.987 r
  u_cortexm0integration/u_cortexm0/HADDR[23] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000    9.987 r
  u_cortexm0integration/HADDR[23] (net)                  0.047               0.000      9.987 r
  u_cortexm0integration/HADDR[23] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000     9.987 r
  n532 (net)                                             0.047               0.000      9.987 r
  U529/A (BUF_X2_A7TULL)                                           0.360     0.002 *    9.989 r
  U529/Y (BUF_X2_A7TULL)                                           1.517     1.071     11.059 r
  HADDR[23] (net)                               1        0.150               0.000     11.059 r
  HADDR[23] (out)                                                  1.517     0.000 *   11.059 r
  data arrival time                                                                    11.059

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -11.059
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.741


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HADDR[25] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg/CK (SDFFSHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg/Q (SDFFSHQ_X2_A7TULL)    0.371    0.554    2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/Iw1l85[2] (net)     6    0.033    0.000      2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/U658/B (NAND2_X4_A7TULL)    0.371    0.000 *    2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/U658/Y (NAND2_X4_A7TULL)    0.220    0.226    2.780 f
  u_cortexm0integration/u_cortexm0/u_logic/n80 (net)     3    0.033          0.000      2.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U683/A (NOR2_X4_A7TULL)    0.220    0.000 *    2.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U683/Y (NOR2_X4_A7TULL)    0.410    0.323    3.103 r
  u_cortexm0integration/u_cortexm0/u_logic/n81 (net)     5    0.033          0.000      3.103 r
  u_cortexm0integration/u_cortexm0/u_logic/U152/A (BUF_X2_A7TULL)    0.410    0.001 *    3.103 r
  u_cortexm0integration/u_cortexm0/u_logic/U152/Y (BUF_X2_A7TULL)    1.309    0.965     4.068 r
  u_cortexm0integration/u_cortexm0/u_logic/n7670 (net)    31    0.129        0.000      4.068 r
  u_cortexm0integration/u_cortexm0/u_logic/U1347/B0 (AOI22_X1_A7TULL)    1.309    0.001 *    4.069 r
  u_cortexm0integration/u_cortexm0/u_logic/U1347/Y (AOI22_X1_A7TULL)    0.468    0.514    4.584 f
  u_cortexm0integration/u_cortexm0/u_logic/n528 (net)     1    0.005         0.000      4.584 f
  u_cortexm0integration/u_cortexm0/u_logic/U1350/B (NAND4_X2_A7TULL)    0.468    0.000 *    4.584 f
  u_cortexm0integration/u_cortexm0/u_logic/U1350/Y (NAND4_X2_A7TULL)    0.247    0.284    4.868 r
  u_cortexm0integration/u_cortexm0/u_logic/n541 (net)     1    0.008         0.000      4.868 r
  u_cortexm0integration/u_cortexm0/u_logic/U1363/AN (NAND3B_X2_A7TULL)    0.247    0.000 *    4.868 r
  u_cortexm0integration/u_cortexm0/u_logic/U1363/Y (NAND3B_X2_A7TULL)    0.244    0.287    5.155 r
  u_cortexm0integration/u_cortexm0/u_logic/n542 (net)     1    0.008         0.000      5.155 r
  u_cortexm0integration/u_cortexm0/u_logic/U1364/A (INV_X1_A7TULL)    0.244    0.000 *    5.155 r
  u_cortexm0integration/u_cortexm0/u_logic/U1364/Y (INV_X1_A7TULL)    0.142    0.156    5.311 f
  u_cortexm0integration/u_cortexm0/u_logic/n543 (net)     1    0.007         0.000      5.311 f
  u_cortexm0integration/u_cortexm0/u_logic/U1365/B (MXI2_X2_A7TULL)    0.142    0.000 *    5.311 f
  u_cortexm0integration/u_cortexm0/u_logic/U1365/Y (MXI2_X2_A7TULL)    0.663    0.386    5.697 r
  u_cortexm0integration/u_cortexm0/u_logic/n5356 (net)     5    0.027        0.000      5.697 r
  u_cortexm0integration/u_cortexm0/u_logic/U1366/A (INV_X1_A7TULL)    0.663    0.000 *    5.698 r
  u_cortexm0integration/u_cortexm0/u_logic/U1366/Y (INV_X1_A7TULL)    0.250    0.246    5.943 f
  u_cortexm0integration/u_cortexm0/u_logic/n5005 (net)     2    0.009        0.000      5.943 f
  u_cortexm0integration/u_cortexm0/u_logic/U1367/A (NOR2_X2_A7TULL)    0.250    0.000 *    5.943 f
  u_cortexm0integration/u_cortexm0/u_logic/U1367/Y (NOR2_X2_A7TULL)    0.322    0.278    6.221 r
  u_cortexm0integration/u_cortexm0/u_logic/n725 (net)     2    0.011         0.000      6.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U1598/A (NAND2_X2_A7TULL)    0.322    0.000 *    6.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U1598/Y (NAND2_X2_A7TULL)    0.414    0.258    6.480 f
  u_cortexm0integration/u_cortexm0/u_logic/n859 (net)     3    0.023         0.000      6.480 f
  u_cortexm0integration/u_cortexm0/u_logic/U1600/A0 (OAI21_X4_A7TULL)    0.414    0.000 *    6.480 f
  u_cortexm0integration/u_cortexm0/u_logic/U1600/Y (OAI21_X4_A7TULL)    0.350    0.369    6.849 r
  u_cortexm0integration/u_cortexm0/u_logic/n818 (net)     3    0.019         0.000      6.849 r
  u_cortexm0integration/u_cortexm0/u_logic/U1604/A1 (AOI21_X4_A7TULL)    0.350    0.000 *    6.849 r
  u_cortexm0integration/u_cortexm0/u_logic/U1604/Y (AOI21_X4_A7TULL)    0.183    0.209    7.057 f
  u_cortexm0integration/u_cortexm0/u_logic/n827 (net)     3    0.019         0.000      7.057 f
  u_cortexm0integration/u_cortexm0/u_logic/U1616/A0 (OAI21_X3_A7TULL)    0.183    0.000 *    7.058 f
  u_cortexm0integration/u_cortexm0/u_logic/U1616/Y (OAI21_X3_A7TULL)    0.556    0.422    7.480 r
  u_cortexm0integration/u_cortexm0/u_logic/n742 (net)     1    0.030         0.000      7.480 r
  u_cortexm0integration/u_cortexm0/u_logic/U1617/B (NOR2B_X12_A7TULL)    0.556    0.000 *    7.480 r
  u_cortexm0integration/u_cortexm0/u_logic/U1617/Y (NOR2B_X12_A7TULL)    0.205    0.221    7.701 f
  u_cortexm0integration/u_cortexm0/u_logic/n1485 (net)    15    0.077        0.000      7.701 f
  u_cortexm0integration/u_cortexm0/u_logic/U1790/A0 (OAI21_X1_A7TULL)    0.205    0.001 *    7.702 f
  u_cortexm0integration/u_cortexm0/u_logic/U1790/Y (OAI21_X1_A7TULL)    0.349    0.300    8.002 r
  u_cortexm0integration/u_cortexm0/u_logic/n955 (net)     1    0.007         0.000      8.002 r
  u_cortexm0integration/u_cortexm0/u_logic/U1831/A (XNOR2_X2_A7TULL)    0.349    0.000 *    8.002 r
  u_cortexm0integration/u_cortexm0/u_logic/U1831/Y (XNOR2_X2_A7TULL)    0.641    0.366    8.368 r
  u_cortexm0integration/u_cortexm0/u_logic/n3076 (net)     3    0.019        0.000      8.368 r
  u_cortexm0integration/u_cortexm0/u_logic/U1882/A (NAND2_X4_A7TULL)    0.641    0.000 *    8.368 r
  u_cortexm0integration/u_cortexm0/u_logic/U1882/Y (NAND2_X4_A7TULL)    0.226    0.207    8.575 f
  u_cortexm0integration/u_cortexm0/u_logic/n3424 (net)     3    0.016        0.000      8.575 f
  u_cortexm0integration/u_cortexm0/u_logic/U1967/A (NOR2_X4_A7TULL)    0.226    0.000 *    8.575 f
  u_cortexm0integration/u_cortexm0/u_logic/U1967/Y (NOR2_X4_A7TULL)    0.317    0.270    8.845 r
  u_cortexm0integration/u_cortexm0/u_logic/n3402 (net)     3    0.023        0.000      8.845 r
  u_cortexm0integration/u_cortexm0/u_logic/U5078/A (INV_X3_A7TULL)    0.317    0.000 *    8.845 r
  u_cortexm0integration/u_cortexm0/u_logic/U5078/Y (INV_X3_A7TULL)    0.117    0.120    8.965 f
  u_cortexm0integration/u_cortexm0/u_logic/n5108 (net)     3    0.012        0.000      8.965 f
  u_cortexm0integration/u_cortexm0/u_logic/U6519/A (NOR2_X2_A7TULL)    0.117    0.000 *    8.965 f
  u_cortexm0integration/u_cortexm0/u_logic/U6519/Y (NOR2_X2_A7TULL)    0.214    0.174    9.139 r
  u_cortexm0integration/u_cortexm0/u_logic/n5110 (net)     1    0.006        0.000      9.139 r
  u_cortexm0integration/u_cortexm0/u_logic/U6520/A (NAND2_X2_A7TULL)    0.214    0.000 *    9.139 r
  u_cortexm0integration/u_cortexm0/u_logic/U6520/Y (NAND2_X2_A7TULL)    0.167    0.165    9.305 f
  u_cortexm0integration/u_cortexm0/u_logic/n5113 (net)     1    0.011        0.000      9.305 f
  u_cortexm0integration/u_cortexm0/u_logic/U6522/A (XOR2_X4_A7TULL)    0.167    0.000 *    9.305 f
  u_cortexm0integration/u_cortexm0/u_logic/U6522/Y (XOR2_X4_A7TULL)    0.477    0.237    9.542 r
  u_cortexm0integration/u_cortexm0/u_logic/n7313 (net)     4    0.019        0.000      9.542 r
  u_cortexm0integration/u_cortexm0/u_logic/U6897/A1N (OAI2BB1_X4_A7TULL)    0.477    0.000 *    9.542 r
  u_cortexm0integration/u_cortexm0/u_logic/U6897/Y (OAI2BB1_X4_A7TULL)    0.350    0.422    9.964 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[25] (net)     4    0.044    0.000    9.964 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[25] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000    9.964 r
  u_cortexm0integration/u_cortexm0/HADDR[25] (net)       0.044               0.000      9.964 r
  u_cortexm0integration/u_cortexm0/HADDR[25] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000    9.964 r
  u_cortexm0integration/HADDR[25] (net)                  0.044               0.000      9.964 r
  u_cortexm0integration/HADDR[25] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000     9.964 r
  n530 (net)                                             0.044               0.000      9.964 r
  U531/A (BUF_X2_A7TULL)                                           0.350     0.002 *    9.966 r
  U531/Y (BUF_X2_A7TULL)                                           1.519     1.069     11.035 r
  HADDR[25] (net)                               1        0.150               0.000     11.035 r
  HADDR[25] (out)                                                  1.519     0.000 *   11.036 r
  data arrival time                                                                    11.036

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -11.036
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.764


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HADDR[22] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg/CK (SDFFSHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg/Q (SDFFSHQ_X2_A7TULL)    0.371    0.554    2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/Iw1l85[2] (net)     6    0.033    0.000      2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/U658/B (NAND2_X4_A7TULL)    0.371    0.000 *    2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/U658/Y (NAND2_X4_A7TULL)    0.220    0.226    2.780 f
  u_cortexm0integration/u_cortexm0/u_logic/n80 (net)     3    0.033          0.000      2.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U683/A (NOR2_X4_A7TULL)    0.220    0.000 *    2.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U683/Y (NOR2_X4_A7TULL)    0.410    0.323    3.103 r
  u_cortexm0integration/u_cortexm0/u_logic/n81 (net)     5    0.033          0.000      3.103 r
  u_cortexm0integration/u_cortexm0/u_logic/U152/A (BUF_X2_A7TULL)    0.410    0.001 *    3.103 r
  u_cortexm0integration/u_cortexm0/u_logic/U152/Y (BUF_X2_A7TULL)    1.309    0.965     4.068 r
  u_cortexm0integration/u_cortexm0/u_logic/n7670 (net)    31    0.129        0.000      4.068 r
  u_cortexm0integration/u_cortexm0/u_logic/U686/B0 (AOI22_X1_A7TULL)    1.309    0.000 *    4.069 r
  u_cortexm0integration/u_cortexm0/u_logic/U686/Y (AOI22_X1_A7TULL)    0.466    0.512    4.581 f
  u_cortexm0integration/u_cortexm0/u_logic/n90 (net)     1    0.005          0.000      4.581 f
  u_cortexm0integration/u_cortexm0/u_logic/U694/B (NAND4_X2_A7TULL)    0.466    0.000 *    4.581 f
  u_cortexm0integration/u_cortexm0/u_logic/U694/Y (NAND4_X2_A7TULL)    0.252    0.289    4.870 r
  u_cortexm0integration/u_cortexm0/u_logic/n92 (net)     1    0.009          0.000      4.870 r
  u_cortexm0integration/u_cortexm0/u_logic/U695/A (INV_X2_A7TULL)    0.252    0.000 *    4.870 r
  u_cortexm0integration/u_cortexm0/u_logic/U695/Y (INV_X2_A7TULL)    0.094    0.099     4.969 f
  u_cortexm0integration/u_cortexm0/u_logic/n93 (net)     1    0.005          0.000      4.969 f
  u_cortexm0integration/u_cortexm0/u_logic/U696/C (NAND3B_X1_A7TULL)    0.094    0.000 *    4.969 f
  u_cortexm0integration/u_cortexm0/u_logic/U696/Y (NAND3B_X1_A7TULL)    0.266    0.172    5.141 r
  u_cortexm0integration/u_cortexm0/u_logic/n104 (net)     1    0.008         0.000      5.141 r
  u_cortexm0integration/u_cortexm0/u_logic/U716/B (MXI2_X1_A7TULL)    0.266    0.000 *    5.141 r
  u_cortexm0integration/u_cortexm0/u_logic/U716/Y (MXI2_X1_A7TULL)    0.452    0.357    5.498 f
  u_cortexm0integration/u_cortexm0/u_logic/n7263 (net)     4    0.018        0.000      5.498 f
  u_cortexm0integration/u_cortexm0/u_logic/U742/B0 (AOI211_X1_A7TULL)    0.452    0.000 *    5.498 f
  u_cortexm0integration/u_cortexm0/u_logic/U742/Y (AOI211_X1_A7TULL)    0.802    0.626    6.124 r
  u_cortexm0integration/u_cortexm0/u_logic/n279 (net)     2    0.012         0.000      6.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1029/A (NAND2_X2_A7TULL)    0.802    0.000 *    6.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1029/Y (NAND2_X2_A7TULL)    0.367    0.349    6.473 f
  u_cortexm0integration/u_cortexm0/u_logic/n894 (net)     3    0.020         0.000      6.473 f
  u_cortexm0integration/u_cortexm0/u_logic/U1031/A1 (OAI21_X4_A7TULL)    0.367    0.000 *    6.473 f
  u_cortexm0integration/u_cortexm0/u_logic/U1031/Y (OAI21_X4_A7TULL)    0.258    0.305    6.779 r
  u_cortexm0integration/u_cortexm0/u_logic/n281 (net)     1    0.010         0.000      6.779 r
  u_cortexm0integration/u_cortexm0/u_logic/U1032/B0 (AOI21_X4_A7TULL)    0.258    0.000 *    6.779 r
  u_cortexm0integration/u_cortexm0/u_logic/U1032/Y (AOI21_X4_A7TULL)    0.225    0.150    6.928 f
  u_cortexm0integration/u_cortexm0/u_logic/n849 (net)     2    0.029         0.000      6.928 f
  u_cortexm0integration/u_cortexm0/u_logic/U1214/A1 (OAI21_X8_A7TULL)    0.225    0.000 *    6.929 f
  u_cortexm0integration/u_cortexm0/u_logic/U1214/Y (OAI21_X8_A7TULL)    0.286    0.292    7.220 r
  u_cortexm0integration/u_cortexm0/u_logic/n777 (net)     2    0.029         0.000      7.220 r
  u_cortexm0integration/u_cortexm0/u_logic/U1660/A (INV_X8_A7TULL)    0.286    0.000 *    7.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U1660/Y (INV_X8_A7TULL)    0.145    0.154    7.374 f
  u_cortexm0integration/u_cortexm0/u_logic/n861 (net)     9    0.057         0.000      7.374 f
  u_cortexm0integration/u_cortexm0/u_logic/U1690/A0 (OAI21_X4_A7TULL)    0.145    0.000 *    7.374 f
  u_cortexm0integration/u_cortexm0/u_logic/U1690/Y (OAI21_X4_A7TULL)    0.210    0.204    7.578 r
  u_cortexm0integration/u_cortexm0/u_logic/n813 (net)     1    0.007         0.000      7.578 r
  u_cortexm0integration/u_cortexm0/u_logic/U1693/A (XNOR2_X2_A7TULL)    0.210    0.000 *    7.578 r
  u_cortexm0integration/u_cortexm0/u_logic/U1693/Y (XNOR2_X2_A7TULL)    0.557    0.285    7.863 r
  u_cortexm0integration/u_cortexm0/u_logic/n1737 (net)     2    0.014        0.000      7.863 r
  u_cortexm0integration/u_cortexm0/u_logic/U1694/A (INV_X4_A7TULL)    0.557    0.000 *    7.863 r
  u_cortexm0integration/u_cortexm0/u_logic/U1694/Y (INV_X4_A7TULL)    0.130    0.113    7.977 f
  u_cortexm0integration/u_cortexm0/u_logic/n1728 (net)     2    0.009        0.000      7.977 f
  u_cortexm0integration/u_cortexm0/u_logic/U1703/A (NOR2_X2_A7TULL)    0.130    0.000 *    7.977 f
  u_cortexm0integration/u_cortexm0/u_logic/U1703/Y (NOR2_X2_A7TULL)    0.284    0.217    8.193 r
  u_cortexm0integration/u_cortexm0/u_logic/n1746 (net)     2    0.009        0.000      8.193 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/A (NAND2_X2_A7TULL)    0.284    0.000 *    8.193 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/Y (NAND2_X2_A7TULL)    0.183    0.183    8.377 f
  u_cortexm0integration/u_cortexm0/u_logic/n919 (net)     1    0.012         0.000      8.377 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/B (NOR2_X4_A7TULL)    0.183    0.000 *    8.377 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/Y (NOR2_X4_A7TULL)    0.246    0.236    8.613 r
  u_cortexm0integration/u_cortexm0/u_logic/n2475 (net)     2    0.016        0.000      8.613 r
  u_cortexm0integration/u_cortexm0/u_logic/U1789/A (NAND2_X4_A7TULL)    0.246    0.000 *    8.613 r
  u_cortexm0integration/u_cortexm0/u_logic/U1789/Y (NAND2_X4_A7TULL)    0.149    0.151    8.764 f
  u_cortexm0integration/u_cortexm0/u_logic/n3055 (net)     2    0.018        0.000      8.764 f
  u_cortexm0integration/u_cortexm0/u_logic/U4606/A (INV_X4_A7TULL)    0.149    0.000 *    8.764 f
  u_cortexm0integration/u_cortexm0/u_logic/U4606/Y (INV_X4_A7TULL)    0.272    0.219    8.983 r
  u_cortexm0integration/u_cortexm0/u_logic/n5109 (net)     8    0.049        0.000      8.983 r
  u_cortexm0integration/u_cortexm0/u_logic/U4628/A (NAND2_X2_A7TULL)    0.272    0.000 *    8.983 r
  u_cortexm0integration/u_cortexm0/u_logic/U4628/Y (NAND2_X2_A7TULL)    0.137    0.144    9.127 f
  u_cortexm0integration/u_cortexm0/u_logic/n3071 (net)     1    0.006        0.000      9.127 f
  u_cortexm0integration/u_cortexm0/u_logic/U4630/A (XOR2_X2_A7TULL)    0.137    0.000 *    9.127 f
  u_cortexm0integration/u_cortexm0/u_logic/U4630/Y (XOR2_X2_A7TULL)    0.592    0.308    9.436 r
  u_cortexm0integration/u_cortexm0/u_logic/n5311 (net)     4    0.017        0.000      9.436 r
  u_cortexm0integration/u_cortexm0/u_logic/U5095/A1N (OAI2BB1_X4_A7TULL)    0.592    0.000 *    9.436 r
  u_cortexm0integration/u_cortexm0/u_logic/U5095/Y (OAI2BB1_X4_A7TULL)    0.367    0.452    9.887 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[22] (net)     4    0.049    0.000    9.887 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[22] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000    9.887 r
  u_cortexm0integration/u_cortexm0/HADDR[22] (net)       0.049               0.000      9.887 r
  u_cortexm0integration/u_cortexm0/HADDR[22] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000    9.887 r
  u_cortexm0integration/HADDR[22] (net)                  0.049               0.000      9.887 r
  u_cortexm0integration/HADDR[22] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000     9.887 r
  n533 (net)                                             0.049               0.000      9.887 r
  U528/A (BUF_X2_A7TULL)                                           0.367     0.002 *    9.890 r
  U528/Y (BUF_X2_A7TULL)                                           1.519     1.073     10.963 r
  HADDR[22] (net)                               1        0.150               0.000     10.963 r
  HADDR[22] (out)                                                  1.519     0.000 *   10.963 r
  data arrival time                                                                    10.963

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -10.963
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.837


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/X98l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HADDR[0] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/X98l85_reg/CK (SDFFRHQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/X98l85_reg/Q (SDFFRHQ_X1_A7TULL)    0.844    0.927    2.927 f
  u_cortexm0integration/u_cortexm0/u_logic/n8989 (net)     7    0.074        0.000      2.927 f
  u_cortexm0integration/u_cortexm0/u_logic/U2633/A (INV_X4_A7TULL)    0.844    0.001 *    2.928 f
  u_cortexm0integration/u_cortexm0/u_logic/U2633/Y (INV_X4_A7TULL)    0.331    0.350    3.277 r
  u_cortexm0integration/u_cortexm0/u_logic/n1661 (net)     5    0.029        0.000      3.277 r
  u_cortexm0integration/u_cortexm0/u_logic/U2539/B (NOR2_X1_A7TULL)    0.331    0.001 *    3.278 r
  u_cortexm0integration/u_cortexm0/u_logic/U2539/Y (NOR2_X1_A7TULL)    0.321    0.229    3.507 f
  u_cortexm0integration/u_cortexm0/u_logic/n1615 (net)     3    0.011        0.000      3.507 f
  u_cortexm0integration/u_cortexm0/u_logic/U2540/B (NAND2_X1_A7TULL)    0.321    0.000 *    3.507 f
  u_cortexm0integration/u_cortexm0/u_logic/U2540/Y (NAND2_X1_A7TULL)    0.349    0.328    3.835 r
  u_cortexm0integration/u_cortexm0/u_logic/n1626 (net)     4    0.020        0.000      3.835 r
  u_cortexm0integration/u_cortexm0/u_logic/U2552/A (NOR2_X3_A7TULL)    0.349    0.000 *    3.835 r
  u_cortexm0integration/u_cortexm0/u_logic/U2552/Y (NOR2_X3_A7TULL)    0.268    0.175    4.010 f
  u_cortexm0integration/u_cortexm0/u_logic/n3214 (net)     4    0.024        0.000      4.010 f
  u_cortexm0integration/u_cortexm0/u_logic/U2625/B1 (AOI22_X1_A7TULL)    0.268    0.000 *    4.010 f
  u_cortexm0integration/u_cortexm0/u_logic/U2625/Y (AOI22_X1_A7TULL)    0.331    0.381    4.391 r
  u_cortexm0integration/u_cortexm0/u_logic/n1649 (net)     1    0.005        0.000      4.391 r
  u_cortexm0integration/u_cortexm0/u_logic/U2626/B0 (OAI21_X2_A7TULL)    0.331    0.000 *    4.391 r
  u_cortexm0integration/u_cortexm0/u_logic/U2626/Y (OAI21_X2_A7TULL)    0.145    0.168    4.559 f
  u_cortexm0integration/u_cortexm0/u_logic/n1651 (net)     1    0.004        0.000      4.559 f
  u_cortexm0integration/u_cortexm0/u_logic/U2627/B0 (AOI21_X2_A7TULL)    0.145    0.000 *    4.559 f
  u_cortexm0integration/u_cortexm0/u_logic/U2627/Y (AOI21_X2_A7TULL)    0.227    0.193    4.753 r
  u_cortexm0integration/u_cortexm0/u_logic/n1652 (net)     1    0.004        0.000      4.753 r
  u_cortexm0integration/u_cortexm0/u_logic/U2628/D (NAND4_X1_A7TULL)    0.227    0.000 *    4.753 r
  u_cortexm0integration/u_cortexm0/u_logic/U2628/Y (NAND4_X1_A7TULL)    0.349    0.325    5.077 f
  u_cortexm0integration/u_cortexm0/u_logic/n1656 (net)     1    0.004        0.000      5.077 f
  u_cortexm0integration/u_cortexm0/u_logic/U2629/D (NOR4_X1_A7TULL)    0.349    0.000 *    5.077 f
  u_cortexm0integration/u_cortexm0/u_logic/U2629/Y (NOR4_X1_A7TULL)    0.812    0.714    5.791 r
  u_cortexm0integration/u_cortexm0/u_logic/n2591 (net)     2    0.013        0.000      5.791 r
  u_cortexm0integration/u_cortexm0/u_logic/U2630/C0 (AOI211_X2_A7TULL)    0.812    0.000 *    5.791 r
  u_cortexm0integration/u_cortexm0/u_logic/U2630/Y (AOI211_X2_A7TULL)    0.218    0.198    5.989 f
  u_cortexm0integration/u_cortexm0/u_logic/n1660 (net)     1    0.004        0.000      5.989 f
  u_cortexm0integration/u_cortexm0/u_logic/U2631/B0 (AOI2BB1_X1_A7TULL)    0.218    0.000 *    5.989 f
  u_cortexm0integration/u_cortexm0/u_logic/U2631/Y (AOI2BB1_X1_A7TULL)    0.661    0.488    6.477 r
  u_cortexm0integration/u_cortexm0/u_logic/n1664 (net)     1    0.020        0.000      6.477 r
  u_cortexm0integration/u_cortexm0/u_logic/U2637/A1N (OAI2BB1_X2_A7TULL)    0.661    0.001 *    6.478 r
  u_cortexm0integration/u_cortexm0/u_logic/U2637/Y (OAI2BB1_X2_A7TULL)    0.313    0.470    6.948 r
  u_cortexm0integration/u_cortexm0/u_logic/n6680 (net)     4    0.024        0.000      6.948 r
  u_cortexm0integration/u_cortexm0/u_logic/U2640/A (NAND2_X1_A7TULL)    0.313    0.000 *    6.948 r
  u_cortexm0integration/u_cortexm0/u_logic/U2640/Y (NAND2_X1_A7TULL)    0.190    0.197    7.145 f
  u_cortexm0integration/u_cortexm0/u_logic/n1666 (net)     1    0.005        0.000      7.145 f
  u_cortexm0integration/u_cortexm0/u_logic/U2641/B (NAND2B_X2_A7TULL)    0.190    0.000 *    7.145 f
  u_cortexm0integration/u_cortexm0/u_logic/U2641/Y (NAND2B_X2_A7TULL)    0.148    0.163    7.308 r
  u_cortexm0integration/u_cortexm0/u_logic/n6547 (net)     2    0.007        0.000      7.308 r
  u_cortexm0integration/u_cortexm0/u_logic/U2645/A0 (OAI21_X1_A7TULL)    0.148    0.000 *    7.308 r
  u_cortexm0integration/u_cortexm0/u_logic/U2645/Y (OAI21_X1_A7TULL)    0.246    0.187    7.494 f
  u_cortexm0integration/u_cortexm0/u_logic/n1672 (net)     1    0.006        0.000      7.494 f
  u_cortexm0integration/u_cortexm0/u_logic/U2648/B0 (OAI211_X2_A7TULL)    0.246    0.000 *    7.494 f
  u_cortexm0integration/u_cortexm0/u_logic/U2648/Y (OAI211_X2_A7TULL)    1.295    0.456    7.951 r
  u_cortexm0integration/u_cortexm0/u_logic/lockup_o (net)     5    0.054     0.000      7.951 r
  u_cortexm0integration/u_cortexm0/u_logic/U2701/AN (NAND2B_X1_A7TULL)    1.295    0.000 *    7.951 r
  u_cortexm0integration/u_cortexm0/u_logic/U2701/Y (NAND2B_X1_A7TULL)    0.180    0.399    8.350 r
  u_cortexm0integration/u_cortexm0/u_logic/n2513 (net)     2    0.007        0.000      8.350 r
  u_cortexm0integration/u_cortexm0/u_logic/U3865/AN (NAND2B_X2_A7TULL)    0.180    0.000 *    8.350 r
  u_cortexm0integration/u_cortexm0/u_logic/U3865/Y (NAND2B_X2_A7TULL)    0.258    0.277    8.627 r
  u_cortexm0integration/u_cortexm0/u_logic/n5283 (net)     3    0.013        0.000      8.627 r
  u_cortexm0integration/u_cortexm0/u_logic/U3919/A (NAND2_X1_A7TULL)    0.258    0.000 *    8.627 r
  u_cortexm0integration/u_cortexm0/u_logic/U3919/Y (NAND2_X1_A7TULL)    0.691    0.455    9.083 f
  u_cortexm0integration/u_cortexm0/u_logic/n5717 (net)     4    0.029        0.000      9.083 f
  u_cortexm0integration/u_cortexm0/u_logic/U6639/A (NOR3_X6_A7TULL)    0.691    0.000 *    9.083 f
  u_cortexm0integration/u_cortexm0/u_logic/U6639/Y (NOR3_X6_A7TULL)    0.829    0.695    9.777 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[0] (net)     6    0.061    0.000     9.777 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[0] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000    9.777 r
  u_cortexm0integration/u_cortexm0/HADDR[0] (net)        0.061               0.000      9.777 r
  u_cortexm0integration/u_cortexm0/HADDR[0] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000    9.777 r
  u_cortexm0integration/HADDR[0] (net)                   0.061               0.000      9.777 r
  u_cortexm0integration/HADDR[0] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000      9.777 r
  n555 (net)                                             0.061               0.000      9.777 r
  U506/A (BUF_X2_A7TULL)                                           0.829     0.004 *    9.781 r
  U506/Y (BUF_X2_A7TULL)                                           1.516     1.151     10.932 r
  HADDR[0] (net)                                1        0.150               0.000     10.932 r
  HADDR[0] (out)                                                   1.516     0.000 *   10.932 r
  data arrival time                                                                    10.932

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -10.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.868


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HADDR[5] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg/CK (SDFFRQ_X4_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg/Q (SDFFRQ_X4_A7TULL)    0.393    0.914    2.914 f
  u_cortexm0integration/u_cortexm0/u_logic/O4p675 (net)    28    0.119       0.000      2.914 f
  u_cortexm0integration/u_cortexm0/u_logic/U832/A (NOR2_X1_A7TULL)    0.393    0.002 *    2.916 f
  u_cortexm0integration/u_cortexm0/u_logic/U832/Y (NOR2_X1_A7TULL)    0.888    0.656    3.572 r
  u_cortexm0integration/u_cortexm0/u_logic/n6907 (net)     6    0.028        0.000      3.572 r
  u_cortexm0integration/u_cortexm0/u_logic/U833/A0 (OAI211_X1_A7TULL)    0.888    0.000 *    3.572 r
  u_cortexm0integration/u_cortexm0/u_logic/U833/Y (OAI211_X1_A7TULL)    0.410    0.430    4.002 f
  u_cortexm0integration/u_cortexm0/u_logic/n153 (net)     1    0.007         0.000      4.002 f
  u_cortexm0integration/u_cortexm0/u_logic/U838/A (NAND3_X2_A7TULL)    0.410    0.000 *    4.002 f
  u_cortexm0integration/u_cortexm0/u_logic/U838/Y (NAND3_X2_A7TULL)    0.188    0.204    4.207 r
  u_cortexm0integration/u_cortexm0/u_logic/n154 (net)     1    0.004         0.000      4.207 r
  u_cortexm0integration/u_cortexm0/u_logic/U839/A (INV_X1_A7TULL)    0.188    0.000 *    4.207 r
  u_cortexm0integration/u_cortexm0/u_logic/U839/Y (INV_X1_A7TULL)    0.110    0.122     4.328 f
  u_cortexm0integration/u_cortexm0/u_logic/n156 (net)     1    0.005         0.000      4.328 f
  u_cortexm0integration/u_cortexm0/u_logic/U842/B0 (OAI2B11_X2_A7TULL)    0.110    0.000 *    4.328 f
  u_cortexm0integration/u_cortexm0/u_logic/U842/Y (OAI2B11_X2_A7TULL)    0.352    0.130    4.458 r
  u_cortexm0integration/u_cortexm0/u_logic/n157 (net)     1    0.006         0.000      4.458 r
  u_cortexm0integration/u_cortexm0/u_logic/U843/A (NAND2_X2_A7TULL)    0.352    0.000 *    4.458 r
  u_cortexm0integration/u_cortexm0/u_logic/U843/Y (NAND2_X2_A7TULL)    0.310    0.209    4.667 f
  u_cortexm0integration/u_cortexm0/u_logic/n400 (net)     4    0.013         0.000      4.667 f
  u_cortexm0integration/u_cortexm0/u_logic/U844/B0 (OAI31_X1_A7TULL)    0.310    0.000 *    4.667 f
  u_cortexm0integration/u_cortexm0/u_logic/U844/Y (OAI31_X1_A7TULL)    0.809    0.261    4.928 r
  u_cortexm0integration/u_cortexm0/u_logic/n264 (net)     3    0.013         0.000      4.928 r
  u_cortexm0integration/u_cortexm0/u_logic/U1010/A0 (AOI22_X1_A7TULL)    0.809    0.000 *    4.928 r
  u_cortexm0integration/u_cortexm0/u_logic/U1010/Y (AOI22_X1_A7TULL)    0.387    0.311    5.239 f
  u_cortexm0integration/u_cortexm0/u_logic/n265 (net)     1    0.005         0.000      5.239 f
  u_cortexm0integration/u_cortexm0/u_logic/U1011/B (NAND2_X2_A7TULL)    0.387    0.000 *    5.239 f
  u_cortexm0integration/u_cortexm0/u_logic/U1011/Y (NAND2_X2_A7TULL)    0.182    0.215    5.454 r
  u_cortexm0integration/u_cortexm0/u_logic/n267 (net)     1    0.006         0.000      5.454 r
  u_cortexm0integration/u_cortexm0/u_logic/U1012/A (XNOR2_X1_A7TULL)    0.182    0.000 *    5.454 r
  u_cortexm0integration/u_cortexm0/u_logic/U1012/Y (XNOR2_X1_A7TULL)    0.918    0.412    5.866 r
  u_cortexm0integration/u_cortexm0/u_logic/n4966 (net)     5    0.020        0.000      5.866 r
  u_cortexm0integration/u_cortexm0/u_logic/U1026/A (NOR2_X1_A7TULL)    0.918    0.000 *    5.866 r
  u_cortexm0integration/u_cortexm0/u_logic/U1026/Y (NOR2_X1_A7TULL)    0.341    0.334    6.200 f
  u_cortexm0integration/u_cortexm0/u_logic/n898 (net)     2    0.012         0.000      6.200 f
  u_cortexm0integration/u_cortexm0/u_logic/U1028/A1 (OAI21_X3_A7TULL)    0.341    0.000 *    6.200 f
  u_cortexm0integration/u_cortexm0/u_logic/U1028/Y (OAI21_X3_A7TULL)    0.366    0.372    6.572 r
  u_cortexm0integration/u_cortexm0/u_logic/n886 (net)     2    0.015         0.000      6.572 r
  u_cortexm0integration/u_cortexm0/u_logic/U1751/A (INV_X1_A7TULL)    0.366    0.000 *    6.572 r
  u_cortexm0integration/u_cortexm0/u_logic/U1751/Y (INV_X1_A7TULL)    0.172    0.180    6.752 f
  u_cortexm0integration/u_cortexm0/u_logic/n896 (net)     2    0.007         0.000      6.752 f
  u_cortexm0integration/u_cortexm0/u_logic/U1759/B (XOR2_X1_A7TULL)    0.172    0.000 *    6.752 f
  u_cortexm0integration/u_cortexm0/u_logic/U1759/Y (XOR2_X1_A7TULL)    0.510    0.345    7.097 r
  u_cortexm0integration/u_cortexm0/u_logic/n2537 (net)     2    0.008        0.000      7.097 r
  u_cortexm0integration/u_cortexm0/u_logic/U1783/A (NAND2_X1_A7TULL)    0.510    0.000 *    7.097 r
  u_cortexm0integration/u_cortexm0/u_logic/U1783/Y (NAND2_X1_A7TULL)    0.307    0.308    7.405 f
  u_cortexm0integration/u_cortexm0/u_logic/n1570 (net)     2    0.010        0.000      7.405 f
  u_cortexm0integration/u_cortexm0/u_logic/U1784/B (NOR2_X2_A7TULL)    0.307    0.000 *    7.405 f
  u_cortexm0integration/u_cortexm0/u_logic/U1784/Y (NOR2_X2_A7TULL)    0.326    0.309    7.714 r
  u_cortexm0integration/u_cortexm0/u_logic/n2459 (net)     2    0.011        0.000      7.714 r
  u_cortexm0integration/u_cortexm0/u_logic/U1785/B (NAND2_X2_A7TULL)    0.326    0.000 *    7.714 r
  u_cortexm0integration/u_cortexm0/u_logic/U1785/Y (NAND2_X2_A7TULL)    0.249    0.193    7.907 f
  u_cortexm0integration/u_cortexm0/u_logic/n1563 (net)     2    0.013        0.000      7.907 f
  u_cortexm0integration/u_cortexm0/u_logic/U2469/A (INV_X1_A7TULL)    0.249    0.000 *    7.907 f
  u_cortexm0integration/u_cortexm0/u_logic/U2469/Y (INV_X1_A7TULL)    0.170    0.183    8.090 r
  u_cortexm0integration/u_cortexm0/u_logic/n1577 (net)     2    0.007        0.000      8.090 r
  u_cortexm0integration/u_cortexm0/u_logic/U2470/B (XNOR2_X1_A7TULL)    0.170    0.000 *    8.091 r
  u_cortexm0integration/u_cortexm0/u_logic/U2470/Y (XNOR2_X1_A7TULL)    0.953    0.574    8.664 r
  u_cortexm0integration/u_cortexm0/u_logic/n6258 (net)     4    0.023        0.000      8.664 r
  u_cortexm0integration/u_cortexm0/u_logic/U2471/A (NAND2_X1_A7TULL)    0.953    0.000 *    8.664 r
  u_cortexm0integration/u_cortexm0/u_logic/U2471/Y (NAND2_X1_A7TULL)    0.393    0.299    8.963 f
  u_cortexm0integration/u_cortexm0/u_logic/n1569 (net)     1    0.005        0.000      8.963 f
  u_cortexm0integration/u_cortexm0/u_logic/U2477/A (NAND2_X2_A7TULL)    0.393    0.000 *    8.963 f
  u_cortexm0integration/u_cortexm0/u_logic/U2477/Y (NAND2_X2_A7TULL)    1.100    0.778    9.742 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[5] (net)    10    0.106    0.000     9.742 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[5] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000    9.742 r
  u_cortexm0integration/u_cortexm0/HADDR[5] (net)        0.106               0.000      9.742 r
  u_cortexm0integration/u_cortexm0/HADDR[5] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000    9.742 r
  u_cortexm0integration/HADDR[5] (net)                   0.106               0.000      9.742 r
  u_cortexm0integration/HADDR[5] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000      9.742 r
  n550 (net)                                             0.106               0.000      9.742 r
  U511/A (BUF_X2_A7TULL)                                           1.100     0.008 *    9.749 r
  U511/Y (BUF_X2_A7TULL)                                           1.516     1.179     10.928 r
  HADDR[5] (net)                                1        0.150               0.000     10.928 r
  HADDR[5] (out)                                                   1.516     0.000 *   10.928 r
  data arrival time                                                                    10.928

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -10.928
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.872


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HADDR[19] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg/CK (SDFFSHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg/Q (SDFFSHQ_X2_A7TULL)    0.371    0.554    2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/Iw1l85[2] (net)     6    0.033    0.000      2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/U658/B (NAND2_X4_A7TULL)    0.371    0.000 *    2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/U658/Y (NAND2_X4_A7TULL)    0.220    0.226    2.780 f
  u_cortexm0integration/u_cortexm0/u_logic/n80 (net)     3    0.033          0.000      2.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U683/A (NOR2_X4_A7TULL)    0.220    0.000 *    2.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U683/Y (NOR2_X4_A7TULL)    0.410    0.323    3.103 r
  u_cortexm0integration/u_cortexm0/u_logic/n81 (net)     5    0.033          0.000      3.103 r
  u_cortexm0integration/u_cortexm0/u_logic/U152/A (BUF_X2_A7TULL)    0.410    0.001 *    3.103 r
  u_cortexm0integration/u_cortexm0/u_logic/U152/Y (BUF_X2_A7TULL)    1.309    0.965     4.068 r
  u_cortexm0integration/u_cortexm0/u_logic/n7670 (net)    31    0.129        0.000      4.068 r
  u_cortexm0integration/u_cortexm0/u_logic/U686/B0 (AOI22_X1_A7TULL)    1.309    0.000 *    4.069 r
  u_cortexm0integration/u_cortexm0/u_logic/U686/Y (AOI22_X1_A7TULL)    0.466    0.512    4.581 f
  u_cortexm0integration/u_cortexm0/u_logic/n90 (net)     1    0.005          0.000      4.581 f
  u_cortexm0integration/u_cortexm0/u_logic/U694/B (NAND4_X2_A7TULL)    0.466    0.000 *    4.581 f
  u_cortexm0integration/u_cortexm0/u_logic/U694/Y (NAND4_X2_A7TULL)    0.252    0.289    4.870 r
  u_cortexm0integration/u_cortexm0/u_logic/n92 (net)     1    0.009          0.000      4.870 r
  u_cortexm0integration/u_cortexm0/u_logic/U695/A (INV_X2_A7TULL)    0.252    0.000 *    4.870 r
  u_cortexm0integration/u_cortexm0/u_logic/U695/Y (INV_X2_A7TULL)    0.094    0.099     4.969 f
  u_cortexm0integration/u_cortexm0/u_logic/n93 (net)     1    0.005          0.000      4.969 f
  u_cortexm0integration/u_cortexm0/u_logic/U696/C (NAND3B_X1_A7TULL)    0.094    0.000 *    4.969 f
  u_cortexm0integration/u_cortexm0/u_logic/U696/Y (NAND3B_X1_A7TULL)    0.266    0.172    5.141 r
  u_cortexm0integration/u_cortexm0/u_logic/n104 (net)     1    0.008         0.000      5.141 r
  u_cortexm0integration/u_cortexm0/u_logic/U716/B (MXI2_X1_A7TULL)    0.266    0.000 *    5.141 r
  u_cortexm0integration/u_cortexm0/u_logic/U716/Y (MXI2_X1_A7TULL)    0.452    0.357    5.498 f
  u_cortexm0integration/u_cortexm0/u_logic/n7263 (net)     4    0.018        0.000      5.498 f
  u_cortexm0integration/u_cortexm0/u_logic/U742/B0 (AOI211_X1_A7TULL)    0.452    0.000 *    5.498 f
  u_cortexm0integration/u_cortexm0/u_logic/U742/Y (AOI211_X1_A7TULL)    0.802    0.626    6.124 r
  u_cortexm0integration/u_cortexm0/u_logic/n279 (net)     2    0.012         0.000      6.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1029/A (NAND2_X2_A7TULL)    0.802    0.000 *    6.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1029/Y (NAND2_X2_A7TULL)    0.367    0.349    6.473 f
  u_cortexm0integration/u_cortexm0/u_logic/n894 (net)     3    0.020         0.000      6.473 f
  u_cortexm0integration/u_cortexm0/u_logic/U1031/A1 (OAI21_X4_A7TULL)    0.367    0.000 *    6.473 f
  u_cortexm0integration/u_cortexm0/u_logic/U1031/Y (OAI21_X4_A7TULL)    0.258    0.305    6.779 r
  u_cortexm0integration/u_cortexm0/u_logic/n281 (net)     1    0.010         0.000      6.779 r
  u_cortexm0integration/u_cortexm0/u_logic/U1032/B0 (AOI21_X4_A7TULL)    0.258    0.000 *    6.779 r
  u_cortexm0integration/u_cortexm0/u_logic/U1032/Y (AOI21_X4_A7TULL)    0.225    0.150    6.928 f
  u_cortexm0integration/u_cortexm0/u_logic/n849 (net)     2    0.029         0.000      6.928 f
  u_cortexm0integration/u_cortexm0/u_logic/U1214/A1 (OAI21_X8_A7TULL)    0.225    0.000 *    6.929 f
  u_cortexm0integration/u_cortexm0/u_logic/U1214/Y (OAI21_X8_A7TULL)    0.286    0.292    7.220 r
  u_cortexm0integration/u_cortexm0/u_logic/n777 (net)     2    0.029         0.000      7.220 r
  u_cortexm0integration/u_cortexm0/u_logic/U1660/A (INV_X8_A7TULL)    0.286    0.000 *    7.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U1660/Y (INV_X8_A7TULL)    0.145    0.154    7.374 f
  u_cortexm0integration/u_cortexm0/u_logic/n861 (net)     9    0.057         0.000      7.374 f
  u_cortexm0integration/u_cortexm0/u_logic/U1690/A0 (OAI21_X4_A7TULL)    0.145    0.000 *    7.374 f
  u_cortexm0integration/u_cortexm0/u_logic/U1690/Y (OAI21_X4_A7TULL)    0.210    0.204    7.578 r
  u_cortexm0integration/u_cortexm0/u_logic/n813 (net)     1    0.007         0.000      7.578 r
  u_cortexm0integration/u_cortexm0/u_logic/U1693/A (XNOR2_X2_A7TULL)    0.210    0.000 *    7.578 r
  u_cortexm0integration/u_cortexm0/u_logic/U1693/Y (XNOR2_X2_A7TULL)    0.557    0.285    7.863 r
  u_cortexm0integration/u_cortexm0/u_logic/n1737 (net)     2    0.014        0.000      7.863 r
  u_cortexm0integration/u_cortexm0/u_logic/U1694/A (INV_X4_A7TULL)    0.557    0.000 *    7.863 r
  u_cortexm0integration/u_cortexm0/u_logic/U1694/Y (INV_X4_A7TULL)    0.130    0.113    7.977 f
  u_cortexm0integration/u_cortexm0/u_logic/n1728 (net)     2    0.009        0.000      7.977 f
  u_cortexm0integration/u_cortexm0/u_logic/U1703/A (NOR2_X2_A7TULL)    0.130    0.000 *    7.977 f
  u_cortexm0integration/u_cortexm0/u_logic/U1703/Y (NOR2_X2_A7TULL)    0.284    0.217    8.193 r
  u_cortexm0integration/u_cortexm0/u_logic/n1746 (net)     2    0.009        0.000      8.193 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/A (NAND2_X2_A7TULL)    0.284    0.000 *    8.193 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/Y (NAND2_X2_A7TULL)    0.183    0.183    8.377 f
  u_cortexm0integration/u_cortexm0/u_logic/n919 (net)     1    0.012         0.000      8.377 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/B (NOR2_X4_A7TULL)    0.183    0.000 *    8.377 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/Y (NOR2_X4_A7TULL)    0.246    0.236    8.613 r
  u_cortexm0integration/u_cortexm0/u_logic/n2475 (net)     2    0.016        0.000      8.613 r
  u_cortexm0integration/u_cortexm0/u_logic/U1789/A (NAND2_X4_A7TULL)    0.246    0.000 *    8.613 r
  u_cortexm0integration/u_cortexm0/u_logic/U1789/Y (NAND2_X4_A7TULL)    0.149    0.151    8.764 f
  u_cortexm0integration/u_cortexm0/u_logic/n3055 (net)     2    0.018        0.000      8.764 f
  u_cortexm0integration/u_cortexm0/u_logic/U4606/A (INV_X4_A7TULL)    0.149    0.000 *    8.764 f
  u_cortexm0integration/u_cortexm0/u_logic/U4606/Y (INV_X4_A7TULL)    0.272    0.219    8.983 r
  u_cortexm0integration/u_cortexm0/u_logic/n5109 (net)     8    0.049        0.000      8.983 r
  u_cortexm0integration/u_cortexm0/u_logic/U4638/A (NAND2_X2_A7TULL)    0.272    0.000 *    8.983 r
  u_cortexm0integration/u_cortexm0/u_logic/U4638/Y (NAND2_X2_A7TULL)    0.223    0.177    9.160 f
  u_cortexm0integration/u_cortexm0/u_logic/n3079 (net)     1    0.011        0.000      9.160 f
  u_cortexm0integration/u_cortexm0/u_logic/U4640/A (XOR2_X4_A7TULL)    0.223    0.000 *    9.160 f
  u_cortexm0integration/u_cortexm0/u_logic/U4640/Y (XOR2_X4_A7TULL)    0.472    0.253    9.413 r
  u_cortexm0integration/u_cortexm0/u_logic/n5346 (net)     4    0.018        0.000      9.413 r
  u_cortexm0integration/u_cortexm0/u_logic/U5091/A1N (OAI2BB1_X4_A7TULL)    0.472    0.000 *    9.413 r
  u_cortexm0integration/u_cortexm0/u_logic/U5091/Y (OAI2BB1_X4_A7TULL)    0.403    0.421    9.835 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[19] (net)     4    0.044    0.000    9.835 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[19] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000    9.835 r
  u_cortexm0integration/u_cortexm0/HADDR[19] (net)       0.044               0.000      9.835 r
  u_cortexm0integration/u_cortexm0/HADDR[19] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000    9.835 r
  u_cortexm0integration/HADDR[19] (net)                  0.044               0.000      9.835 r
  u_cortexm0integration/HADDR[19] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000     9.835 r
  n536 (net)                                             0.044               0.000      9.835 r
  U525/A (BUF_X2_A7TULL)                                           0.403     0.002 *    9.837 r
  U525/Y (BUF_X2_A7TULL)                                           1.517     1.081     10.917 r
  HADDR[19] (net)                               1        0.150               0.000     10.917 r
  HADDR[19] (out)                                                  1.517     0.000 *   10.917 r
  data arrival time                                                                    10.917

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -10.917
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.883


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HADDR[17] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg/CK (SDFFSHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg/Q (SDFFSHQ_X2_A7TULL)    0.371    0.554    2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/Iw1l85[2] (net)     6    0.033    0.000      2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/U658/B (NAND2_X4_A7TULL)    0.371    0.000 *    2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/U658/Y (NAND2_X4_A7TULL)    0.220    0.226    2.780 f
  u_cortexm0integration/u_cortexm0/u_logic/n80 (net)     3    0.033          0.000      2.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U683/A (NOR2_X4_A7TULL)    0.220    0.000 *    2.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U683/Y (NOR2_X4_A7TULL)    0.410    0.323    3.103 r
  u_cortexm0integration/u_cortexm0/u_logic/n81 (net)     5    0.033          0.000      3.103 r
  u_cortexm0integration/u_cortexm0/u_logic/U152/A (BUF_X2_A7TULL)    0.410    0.001 *    3.103 r
  u_cortexm0integration/u_cortexm0/u_logic/U152/Y (BUF_X2_A7TULL)    1.309    0.965     4.068 r
  u_cortexm0integration/u_cortexm0/u_logic/n7670 (net)    31    0.129        0.000      4.068 r
  u_cortexm0integration/u_cortexm0/u_logic/U686/B0 (AOI22_X1_A7TULL)    1.309    0.000 *    4.069 r
  u_cortexm0integration/u_cortexm0/u_logic/U686/Y (AOI22_X1_A7TULL)    0.466    0.512    4.581 f
  u_cortexm0integration/u_cortexm0/u_logic/n90 (net)     1    0.005          0.000      4.581 f
  u_cortexm0integration/u_cortexm0/u_logic/U694/B (NAND4_X2_A7TULL)    0.466    0.000 *    4.581 f
  u_cortexm0integration/u_cortexm0/u_logic/U694/Y (NAND4_X2_A7TULL)    0.252    0.289    4.870 r
  u_cortexm0integration/u_cortexm0/u_logic/n92 (net)     1    0.009          0.000      4.870 r
  u_cortexm0integration/u_cortexm0/u_logic/U695/A (INV_X2_A7TULL)    0.252    0.000 *    4.870 r
  u_cortexm0integration/u_cortexm0/u_logic/U695/Y (INV_X2_A7TULL)    0.094    0.099     4.969 f
  u_cortexm0integration/u_cortexm0/u_logic/n93 (net)     1    0.005          0.000      4.969 f
  u_cortexm0integration/u_cortexm0/u_logic/U696/C (NAND3B_X1_A7TULL)    0.094    0.000 *    4.969 f
  u_cortexm0integration/u_cortexm0/u_logic/U696/Y (NAND3B_X1_A7TULL)    0.266    0.172    5.141 r
  u_cortexm0integration/u_cortexm0/u_logic/n104 (net)     1    0.008         0.000      5.141 r
  u_cortexm0integration/u_cortexm0/u_logic/U716/B (MXI2_X1_A7TULL)    0.266    0.000 *    5.141 r
  u_cortexm0integration/u_cortexm0/u_logic/U716/Y (MXI2_X1_A7TULL)    0.452    0.357    5.498 f
  u_cortexm0integration/u_cortexm0/u_logic/n7263 (net)     4    0.018        0.000      5.498 f
  u_cortexm0integration/u_cortexm0/u_logic/U742/B0 (AOI211_X1_A7TULL)    0.452    0.000 *    5.498 f
  u_cortexm0integration/u_cortexm0/u_logic/U742/Y (AOI211_X1_A7TULL)    0.802    0.626    6.124 r
  u_cortexm0integration/u_cortexm0/u_logic/n279 (net)     2    0.012         0.000      6.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1029/A (NAND2_X2_A7TULL)    0.802    0.000 *    6.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1029/Y (NAND2_X2_A7TULL)    0.367    0.349    6.473 f
  u_cortexm0integration/u_cortexm0/u_logic/n894 (net)     3    0.020         0.000      6.473 f
  u_cortexm0integration/u_cortexm0/u_logic/U1031/A1 (OAI21_X4_A7TULL)    0.367    0.000 *    6.473 f
  u_cortexm0integration/u_cortexm0/u_logic/U1031/Y (OAI21_X4_A7TULL)    0.258    0.305    6.779 r
  u_cortexm0integration/u_cortexm0/u_logic/n281 (net)     1    0.010         0.000      6.779 r
  u_cortexm0integration/u_cortexm0/u_logic/U1032/B0 (AOI21_X4_A7TULL)    0.258    0.000 *    6.779 r
  u_cortexm0integration/u_cortexm0/u_logic/U1032/Y (AOI21_X4_A7TULL)    0.225    0.150    6.928 f
  u_cortexm0integration/u_cortexm0/u_logic/n849 (net)     2    0.029         0.000      6.928 f
  u_cortexm0integration/u_cortexm0/u_logic/U1214/A1 (OAI21_X8_A7TULL)    0.225    0.000 *    6.929 f
  u_cortexm0integration/u_cortexm0/u_logic/U1214/Y (OAI21_X8_A7TULL)    0.286    0.292    7.220 r
  u_cortexm0integration/u_cortexm0/u_logic/n777 (net)     2    0.029         0.000      7.220 r
  u_cortexm0integration/u_cortexm0/u_logic/U1660/A (INV_X8_A7TULL)    0.286    0.000 *    7.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U1660/Y (INV_X8_A7TULL)    0.145    0.154    7.374 f
  u_cortexm0integration/u_cortexm0/u_logic/n861 (net)     9    0.057         0.000      7.374 f
  u_cortexm0integration/u_cortexm0/u_logic/U1690/A0 (OAI21_X4_A7TULL)    0.145    0.000 *    7.374 f
  u_cortexm0integration/u_cortexm0/u_logic/U1690/Y (OAI21_X4_A7TULL)    0.210    0.204    7.578 r
  u_cortexm0integration/u_cortexm0/u_logic/n813 (net)     1    0.007         0.000      7.578 r
  u_cortexm0integration/u_cortexm0/u_logic/U1693/A (XNOR2_X2_A7TULL)    0.210    0.000 *    7.578 r
  u_cortexm0integration/u_cortexm0/u_logic/U1693/Y (XNOR2_X2_A7TULL)    0.557    0.285    7.863 r
  u_cortexm0integration/u_cortexm0/u_logic/n1737 (net)     2    0.014        0.000      7.863 r
  u_cortexm0integration/u_cortexm0/u_logic/U1694/A (INV_X4_A7TULL)    0.557    0.000 *    7.863 r
  u_cortexm0integration/u_cortexm0/u_logic/U1694/Y (INV_X4_A7TULL)    0.130    0.113    7.977 f
  u_cortexm0integration/u_cortexm0/u_logic/n1728 (net)     2    0.009        0.000      7.977 f
  u_cortexm0integration/u_cortexm0/u_logic/U1703/A (NOR2_X2_A7TULL)    0.130    0.000 *    7.977 f
  u_cortexm0integration/u_cortexm0/u_logic/U1703/Y (NOR2_X2_A7TULL)    0.284    0.217    8.193 r
  u_cortexm0integration/u_cortexm0/u_logic/n1746 (net)     2    0.009        0.000      8.193 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/A (NAND2_X2_A7TULL)    0.284    0.000 *    8.193 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/Y (NAND2_X2_A7TULL)    0.183    0.183    8.377 f
  u_cortexm0integration/u_cortexm0/u_logic/n919 (net)     1    0.012         0.000      8.377 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/B (NOR2_X4_A7TULL)    0.183    0.000 *    8.377 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/Y (NOR2_X4_A7TULL)    0.246    0.236    8.613 r
  u_cortexm0integration/u_cortexm0/u_logic/n2475 (net)     2    0.016        0.000      8.613 r
  u_cortexm0integration/u_cortexm0/u_logic/U3811/A (INV_X1_A7TULL)    0.246    0.000 *    8.613 r
  u_cortexm0integration/u_cortexm0/u_logic/U3811/Y (INV_X1_A7TULL)    0.207    0.212    8.824 f
  u_cortexm0integration/u_cortexm0/u_logic/n3393 (net)     4    0.015        0.000      8.824 f
  u_cortexm0integration/u_cortexm0/u_logic/U4708/A (NOR2_X1_A7TULL)    0.207    0.000 *    8.824 f
  u_cortexm0integration/u_cortexm0/u_logic/U4708/Y (NOR2_X1_A7TULL)    0.291    0.249    9.073 r
  u_cortexm0integration/u_cortexm0/u_logic/n3168 (net)     1    0.007        0.000      9.073 r
  u_cortexm0integration/u_cortexm0/u_logic/U4710/A (XNOR2_X2_A7TULL)    0.291    0.000 *    9.073 r
  u_cortexm0integration/u_cortexm0/u_logic/U4710/Y (XNOR2_X2_A7TULL)    0.599    0.330    9.403 r
  u_cortexm0integration/u_cortexm0/u_logic/n5712 (net)     4    0.017        0.000      9.403 r
  u_cortexm0integration/u_cortexm0/u_logic/U6906/A1N (OAI2BB1_X4_A7TULL)    0.599    0.000 *    9.403 r
  u_cortexm0integration/u_cortexm0/u_logic/U6906/Y (OAI2BB1_X4_A7TULL)    0.350    0.442    9.845 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[17] (net)     4    0.045    0.000    9.845 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[17] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000    9.845 r
  u_cortexm0integration/u_cortexm0/HADDR[17] (net)       0.045               0.000      9.845 r
  u_cortexm0integration/u_cortexm0/HADDR[17] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000    9.845 r
  u_cortexm0integration/HADDR[17] (net)                  0.045               0.000      9.845 r
  u_cortexm0integration/HADDR[17] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000     9.845 r
  n538 (net)                                             0.045               0.000      9.845 r
  U523/A (BUF_X2_A7TULL)                                           0.350     0.002 *    9.847 r
  U523/Y (BUF_X2_A7TULL)                                           1.517     1.068     10.915 r
  HADDR[17] (net)                               1        0.150               0.000     10.915 r
  HADDR[17] (out)                                                  1.517     0.000 *   10.915 r
  data arrival time                                                                    10.915

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -10.915
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.885


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HADDR[18] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg/CK (SDFFSHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg/Q (SDFFSHQ_X2_A7TULL)    0.371    0.554    2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/Iw1l85[2] (net)     6    0.033    0.000      2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/U658/B (NAND2_X4_A7TULL)    0.371    0.000 *    2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/U658/Y (NAND2_X4_A7TULL)    0.220    0.226    2.780 f
  u_cortexm0integration/u_cortexm0/u_logic/n80 (net)     3    0.033          0.000      2.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U683/A (NOR2_X4_A7TULL)    0.220    0.000 *    2.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U683/Y (NOR2_X4_A7TULL)    0.410    0.323    3.103 r
  u_cortexm0integration/u_cortexm0/u_logic/n81 (net)     5    0.033          0.000      3.103 r
  u_cortexm0integration/u_cortexm0/u_logic/U152/A (BUF_X2_A7TULL)    0.410    0.001 *    3.103 r
  u_cortexm0integration/u_cortexm0/u_logic/U152/Y (BUF_X2_A7TULL)    1.309    0.965     4.068 r
  u_cortexm0integration/u_cortexm0/u_logic/n7670 (net)    31    0.129        0.000      4.068 r
  u_cortexm0integration/u_cortexm0/u_logic/U686/B0 (AOI22_X1_A7TULL)    1.309    0.000 *    4.069 r
  u_cortexm0integration/u_cortexm0/u_logic/U686/Y (AOI22_X1_A7TULL)    0.466    0.512    4.581 f
  u_cortexm0integration/u_cortexm0/u_logic/n90 (net)     1    0.005          0.000      4.581 f
  u_cortexm0integration/u_cortexm0/u_logic/U694/B (NAND4_X2_A7TULL)    0.466    0.000 *    4.581 f
  u_cortexm0integration/u_cortexm0/u_logic/U694/Y (NAND4_X2_A7TULL)    0.252    0.289    4.870 r
  u_cortexm0integration/u_cortexm0/u_logic/n92 (net)     1    0.009          0.000      4.870 r
  u_cortexm0integration/u_cortexm0/u_logic/U695/A (INV_X2_A7TULL)    0.252    0.000 *    4.870 r
  u_cortexm0integration/u_cortexm0/u_logic/U695/Y (INV_X2_A7TULL)    0.094    0.099     4.969 f
  u_cortexm0integration/u_cortexm0/u_logic/n93 (net)     1    0.005          0.000      4.969 f
  u_cortexm0integration/u_cortexm0/u_logic/U696/C (NAND3B_X1_A7TULL)    0.094    0.000 *    4.969 f
  u_cortexm0integration/u_cortexm0/u_logic/U696/Y (NAND3B_X1_A7TULL)    0.266    0.172    5.141 r
  u_cortexm0integration/u_cortexm0/u_logic/n104 (net)     1    0.008         0.000      5.141 r
  u_cortexm0integration/u_cortexm0/u_logic/U716/B (MXI2_X1_A7TULL)    0.266    0.000 *    5.141 r
  u_cortexm0integration/u_cortexm0/u_logic/U716/Y (MXI2_X1_A7TULL)    0.452    0.357    5.498 f
  u_cortexm0integration/u_cortexm0/u_logic/n7263 (net)     4    0.018        0.000      5.498 f
  u_cortexm0integration/u_cortexm0/u_logic/U742/B0 (AOI211_X1_A7TULL)    0.452    0.000 *    5.498 f
  u_cortexm0integration/u_cortexm0/u_logic/U742/Y (AOI211_X1_A7TULL)    0.802    0.626    6.124 r
  u_cortexm0integration/u_cortexm0/u_logic/n279 (net)     2    0.012         0.000      6.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1029/A (NAND2_X2_A7TULL)    0.802    0.000 *    6.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1029/Y (NAND2_X2_A7TULL)    0.367    0.349    6.473 f
  u_cortexm0integration/u_cortexm0/u_logic/n894 (net)     3    0.020         0.000      6.473 f
  u_cortexm0integration/u_cortexm0/u_logic/U1031/A1 (OAI21_X4_A7TULL)    0.367    0.000 *    6.473 f
  u_cortexm0integration/u_cortexm0/u_logic/U1031/Y (OAI21_X4_A7TULL)    0.258    0.305    6.779 r
  u_cortexm0integration/u_cortexm0/u_logic/n281 (net)     1    0.010         0.000      6.779 r
  u_cortexm0integration/u_cortexm0/u_logic/U1032/B0 (AOI21_X4_A7TULL)    0.258    0.000 *    6.779 r
  u_cortexm0integration/u_cortexm0/u_logic/U1032/Y (AOI21_X4_A7TULL)    0.225    0.150    6.928 f
  u_cortexm0integration/u_cortexm0/u_logic/n849 (net)     2    0.029         0.000      6.928 f
  u_cortexm0integration/u_cortexm0/u_logic/U1214/A1 (OAI21_X8_A7TULL)    0.225    0.000 *    6.929 f
  u_cortexm0integration/u_cortexm0/u_logic/U1214/Y (OAI21_X8_A7TULL)    0.286    0.292    7.220 r
  u_cortexm0integration/u_cortexm0/u_logic/n777 (net)     2    0.029         0.000      7.220 r
  u_cortexm0integration/u_cortexm0/u_logic/U1660/A (INV_X8_A7TULL)    0.286    0.000 *    7.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U1660/Y (INV_X8_A7TULL)    0.145    0.154    7.374 f
  u_cortexm0integration/u_cortexm0/u_logic/n861 (net)     9    0.057         0.000      7.374 f
  u_cortexm0integration/u_cortexm0/u_logic/U1690/A0 (OAI21_X4_A7TULL)    0.145    0.000 *    7.374 f
  u_cortexm0integration/u_cortexm0/u_logic/U1690/Y (OAI21_X4_A7TULL)    0.210    0.204    7.578 r
  u_cortexm0integration/u_cortexm0/u_logic/n813 (net)     1    0.007         0.000      7.578 r
  u_cortexm0integration/u_cortexm0/u_logic/U1693/A (XNOR2_X2_A7TULL)    0.210    0.000 *    7.578 r
  u_cortexm0integration/u_cortexm0/u_logic/U1693/Y (XNOR2_X2_A7TULL)    0.557    0.285    7.863 r
  u_cortexm0integration/u_cortexm0/u_logic/n1737 (net)     2    0.014        0.000      7.863 r
  u_cortexm0integration/u_cortexm0/u_logic/U1694/A (INV_X4_A7TULL)    0.557    0.000 *    7.863 r
  u_cortexm0integration/u_cortexm0/u_logic/U1694/Y (INV_X4_A7TULL)    0.130    0.113    7.977 f
  u_cortexm0integration/u_cortexm0/u_logic/n1728 (net)     2    0.009        0.000      7.977 f
  u_cortexm0integration/u_cortexm0/u_logic/U1703/A (NOR2_X2_A7TULL)    0.130    0.000 *    7.977 f
  u_cortexm0integration/u_cortexm0/u_logic/U1703/Y (NOR2_X2_A7TULL)    0.284    0.217    8.193 r
  u_cortexm0integration/u_cortexm0/u_logic/n1746 (net)     2    0.009        0.000      8.193 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/A (NAND2_X2_A7TULL)    0.284    0.000 *    8.193 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/Y (NAND2_X2_A7TULL)    0.183    0.183    8.377 f
  u_cortexm0integration/u_cortexm0/u_logic/n919 (net)     1    0.012         0.000      8.377 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/B (NOR2_X4_A7TULL)    0.183    0.000 *    8.377 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/Y (NOR2_X4_A7TULL)    0.246    0.236    8.613 r
  u_cortexm0integration/u_cortexm0/u_logic/n2475 (net)     2    0.016        0.000      8.613 r
  u_cortexm0integration/u_cortexm0/u_logic/U1789/A (NAND2_X4_A7TULL)    0.246    0.000 *    8.613 r
  u_cortexm0integration/u_cortexm0/u_logic/U1789/Y (NAND2_X4_A7TULL)    0.149    0.151    8.764 f
  u_cortexm0integration/u_cortexm0/u_logic/n3055 (net)     2    0.018        0.000      8.764 f
  u_cortexm0integration/u_cortexm0/u_logic/U4606/A (INV_X4_A7TULL)    0.149    0.000 *    8.764 f
  u_cortexm0integration/u_cortexm0/u_logic/U4606/Y (INV_X4_A7TULL)    0.272    0.219    8.983 r
  u_cortexm0integration/u_cortexm0/u_logic/n5109 (net)     8    0.049        0.000      8.983 r
  u_cortexm0integration/u_cortexm0/u_logic/U4608/A (XNOR2_X2_A7TULL)    0.272    0.000 *    8.983 r
  u_cortexm0integration/u_cortexm0/u_logic/U4608/Y (XNOR2_X2_A7TULL)    0.646    0.342    9.326 r
  u_cortexm0integration/u_cortexm0/u_logic/n5705 (net)     4    0.019        0.000      9.326 r
  u_cortexm0integration/u_cortexm0/u_logic/U6901/A1N (OAI2BB1_X4_A7TULL)    0.646    0.000 *    9.326 r
  u_cortexm0integration/u_cortexm0/u_logic/U6901/Y (OAI2BB1_X4_A7TULL)    0.355    0.451    9.777 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[18] (net)     4    0.046    0.000    9.777 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[18] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000    9.777 r
  u_cortexm0integration/u_cortexm0/HADDR[18] (net)       0.046               0.000      9.777 r
  u_cortexm0integration/u_cortexm0/HADDR[18] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000    9.777 r
  u_cortexm0integration/HADDR[18] (net)                  0.046               0.000      9.777 r
  u_cortexm0integration/HADDR[18] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000     9.777 r
  n537 (net)                                             0.046               0.000      9.777 r
  U524/A (BUF_X2_A7TULL)                                           0.355     0.002 *    9.779 r
  U524/Y (BUF_X2_A7TULL)                                           1.520     1.071     10.850 r
  HADDR[18] (net)                               1        0.151               0.000     10.850 r
  HADDR[18] (out)                                                  1.520     0.000 *   10.850 r
  data arrival time                                                                    10.850

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -10.850
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.950


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HADDR[21] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg/CK (SDFFSHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg/Q (SDFFSHQ_X2_A7TULL)    0.371    0.554    2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/Iw1l85[2] (net)     6    0.033    0.000      2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/U658/B (NAND2_X4_A7TULL)    0.371    0.000 *    2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/U658/Y (NAND2_X4_A7TULL)    0.220    0.226    2.780 f
  u_cortexm0integration/u_cortexm0/u_logic/n80 (net)     3    0.033          0.000      2.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U683/A (NOR2_X4_A7TULL)    0.220    0.000 *    2.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U683/Y (NOR2_X4_A7TULL)    0.410    0.323    3.103 r
  u_cortexm0integration/u_cortexm0/u_logic/n81 (net)     5    0.033          0.000      3.103 r
  u_cortexm0integration/u_cortexm0/u_logic/U152/A (BUF_X2_A7TULL)    0.410    0.001 *    3.103 r
  u_cortexm0integration/u_cortexm0/u_logic/U152/Y (BUF_X2_A7TULL)    1.309    0.965     4.068 r
  u_cortexm0integration/u_cortexm0/u_logic/n7670 (net)    31    0.129        0.000      4.068 r
  u_cortexm0integration/u_cortexm0/u_logic/U686/B0 (AOI22_X1_A7TULL)    1.309    0.000 *    4.069 r
  u_cortexm0integration/u_cortexm0/u_logic/U686/Y (AOI22_X1_A7TULL)    0.466    0.512    4.581 f
  u_cortexm0integration/u_cortexm0/u_logic/n90 (net)     1    0.005          0.000      4.581 f
  u_cortexm0integration/u_cortexm0/u_logic/U694/B (NAND4_X2_A7TULL)    0.466    0.000 *    4.581 f
  u_cortexm0integration/u_cortexm0/u_logic/U694/Y (NAND4_X2_A7TULL)    0.252    0.289    4.870 r
  u_cortexm0integration/u_cortexm0/u_logic/n92 (net)     1    0.009          0.000      4.870 r
  u_cortexm0integration/u_cortexm0/u_logic/U695/A (INV_X2_A7TULL)    0.252    0.000 *    4.870 r
  u_cortexm0integration/u_cortexm0/u_logic/U695/Y (INV_X2_A7TULL)    0.094    0.099     4.969 f
  u_cortexm0integration/u_cortexm0/u_logic/n93 (net)     1    0.005          0.000      4.969 f
  u_cortexm0integration/u_cortexm0/u_logic/U696/C (NAND3B_X1_A7TULL)    0.094    0.000 *    4.969 f
  u_cortexm0integration/u_cortexm0/u_logic/U696/Y (NAND3B_X1_A7TULL)    0.266    0.172    5.141 r
  u_cortexm0integration/u_cortexm0/u_logic/n104 (net)     1    0.008         0.000      5.141 r
  u_cortexm0integration/u_cortexm0/u_logic/U716/B (MXI2_X1_A7TULL)    0.266    0.000 *    5.141 r
  u_cortexm0integration/u_cortexm0/u_logic/U716/Y (MXI2_X1_A7TULL)    0.452    0.357    5.498 f
  u_cortexm0integration/u_cortexm0/u_logic/n7263 (net)     4    0.018        0.000      5.498 f
  u_cortexm0integration/u_cortexm0/u_logic/U742/B0 (AOI211_X1_A7TULL)    0.452    0.000 *    5.498 f
  u_cortexm0integration/u_cortexm0/u_logic/U742/Y (AOI211_X1_A7TULL)    0.802    0.626    6.124 r
  u_cortexm0integration/u_cortexm0/u_logic/n279 (net)     2    0.012         0.000      6.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1029/A (NAND2_X2_A7TULL)    0.802    0.000 *    6.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1029/Y (NAND2_X2_A7TULL)    0.367    0.349    6.473 f
  u_cortexm0integration/u_cortexm0/u_logic/n894 (net)     3    0.020         0.000      6.473 f
  u_cortexm0integration/u_cortexm0/u_logic/U1031/A1 (OAI21_X4_A7TULL)    0.367    0.000 *    6.473 f
  u_cortexm0integration/u_cortexm0/u_logic/U1031/Y (OAI21_X4_A7TULL)    0.258    0.305    6.779 r
  u_cortexm0integration/u_cortexm0/u_logic/n281 (net)     1    0.010         0.000      6.779 r
  u_cortexm0integration/u_cortexm0/u_logic/U1032/B0 (AOI21_X4_A7TULL)    0.258    0.000 *    6.779 r
  u_cortexm0integration/u_cortexm0/u_logic/U1032/Y (AOI21_X4_A7TULL)    0.225    0.150    6.928 f
  u_cortexm0integration/u_cortexm0/u_logic/n849 (net)     2    0.029         0.000      6.928 f
  u_cortexm0integration/u_cortexm0/u_logic/U1214/A1 (OAI21_X8_A7TULL)    0.225    0.000 *    6.929 f
  u_cortexm0integration/u_cortexm0/u_logic/U1214/Y (OAI21_X8_A7TULL)    0.286    0.292    7.220 r
  u_cortexm0integration/u_cortexm0/u_logic/n777 (net)     2    0.029         0.000      7.220 r
  u_cortexm0integration/u_cortexm0/u_logic/U1660/A (INV_X8_A7TULL)    0.286    0.000 *    7.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U1660/Y (INV_X8_A7TULL)    0.145    0.154    7.374 f
  u_cortexm0integration/u_cortexm0/u_logic/n861 (net)     9    0.057         0.000      7.374 f
  u_cortexm0integration/u_cortexm0/u_logic/U1690/A0 (OAI21_X4_A7TULL)    0.145    0.000 *    7.374 f
  u_cortexm0integration/u_cortexm0/u_logic/U1690/Y (OAI21_X4_A7TULL)    0.210    0.204    7.578 r
  u_cortexm0integration/u_cortexm0/u_logic/n813 (net)     1    0.007         0.000      7.578 r
  u_cortexm0integration/u_cortexm0/u_logic/U1693/A (XNOR2_X2_A7TULL)    0.210    0.000 *    7.578 r
  u_cortexm0integration/u_cortexm0/u_logic/U1693/Y (XNOR2_X2_A7TULL)    0.557    0.285    7.863 r
  u_cortexm0integration/u_cortexm0/u_logic/n1737 (net)     2    0.014        0.000      7.863 r
  u_cortexm0integration/u_cortexm0/u_logic/U1694/A (INV_X4_A7TULL)    0.557    0.000 *    7.863 r
  u_cortexm0integration/u_cortexm0/u_logic/U1694/Y (INV_X4_A7TULL)    0.130    0.113    7.977 f
  u_cortexm0integration/u_cortexm0/u_logic/n1728 (net)     2    0.009        0.000      7.977 f
  u_cortexm0integration/u_cortexm0/u_logic/U1703/A (NOR2_X2_A7TULL)    0.130    0.000 *    7.977 f
  u_cortexm0integration/u_cortexm0/u_logic/U1703/Y (NOR2_X2_A7TULL)    0.284    0.217    8.193 r
  u_cortexm0integration/u_cortexm0/u_logic/n1746 (net)     2    0.009        0.000      8.193 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/A (NAND2_X2_A7TULL)    0.284    0.000 *    8.193 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/Y (NAND2_X2_A7TULL)    0.183    0.183    8.377 f
  u_cortexm0integration/u_cortexm0/u_logic/n919 (net)     1    0.012         0.000      8.377 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/B (NOR2_X4_A7TULL)    0.183    0.000 *    8.377 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/Y (NOR2_X4_A7TULL)    0.246    0.236    8.613 r
  u_cortexm0integration/u_cortexm0/u_logic/n2475 (net)     2    0.016        0.000      8.613 r
  u_cortexm0integration/u_cortexm0/u_logic/U1789/A (NAND2_X4_A7TULL)    0.246    0.000 *    8.613 r
  u_cortexm0integration/u_cortexm0/u_logic/U1789/Y (NAND2_X4_A7TULL)    0.149    0.151    8.764 f
  u_cortexm0integration/u_cortexm0/u_logic/n3055 (net)     2    0.018        0.000      8.764 f
  u_cortexm0integration/u_cortexm0/u_logic/U4606/A (INV_X4_A7TULL)    0.149    0.000 *    8.764 f
  u_cortexm0integration/u_cortexm0/u_logic/U4606/Y (INV_X4_A7TULL)    0.272    0.219    8.983 r
  u_cortexm0integration/u_cortexm0/u_logic/n5109 (net)     8    0.049        0.000      8.983 r
  u_cortexm0integration/u_cortexm0/u_logic/U5101/A (NAND2_X4_A7TULL)    0.272    0.000 *    8.983 r
  u_cortexm0integration/u_cortexm0/u_logic/U5101/Y (NAND2_X4_A7TULL)    0.141    0.135    9.119 f
  u_cortexm0integration/u_cortexm0/u_logic/n3428 (net)     1    0.011        0.000      9.119 f
  u_cortexm0integration/u_cortexm0/u_logic/U5103/A (XOR2_X4_A7TULL)    0.141    0.000 *    9.119 f
  u_cortexm0integration/u_cortexm0/u_logic/U5103/Y (XOR2_X4_A7TULL)    0.459    0.218    9.337 r
  u_cortexm0integration/u_cortexm0/u_logic/n6272 (net)     4    0.017        0.000      9.337 r
  u_cortexm0integration/u_cortexm0/u_logic/U5107/A1N (OAI2BB1_X4_A7TULL)    0.459    0.000 *    9.337 r
  u_cortexm0integration/u_cortexm0/u_logic/U5107/Y (OAI2BB1_X4_A7TULL)    0.358    0.419    9.756 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[21] (net)     4    0.045    0.000    9.756 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[21] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000    9.756 r
  u_cortexm0integration/u_cortexm0/HADDR[21] (net)       0.045               0.000      9.756 r
  u_cortexm0integration/u_cortexm0/HADDR[21] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000    9.756 r
  u_cortexm0integration/HADDR[21] (net)                  0.045               0.000      9.756 r
  u_cortexm0integration/HADDR[21] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000     9.756 r
  n534 (net)                                             0.045               0.000      9.756 r
  U527/A (BUF_X2_A7TULL)                                           0.358     0.002 *    9.758 r
  U527/Y (BUF_X2_A7TULL)                                           1.517     1.070     10.828 r
  HADDR[21] (net)                               1        0.150               0.000     10.828 r
  HADDR[21] (out)                                                  1.517     0.000 *   10.828 r
  data arrival time                                                                    10.828

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -10.828
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.972


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/E7gl85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HADDR[3] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/E7gl85_reg/CK (SDFFS_X4_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/E7gl85_reg/Q (SDFFS_X4_A7TULL)    0.204    0.870    2.870 f
  u_cortexm0integration/u_cortexm0/u_logic/A5j675 (net)     5    0.039       0.000      2.870 f
  u_cortexm0integration/u_cortexm0/u_logic/U552/B (NOR2_X1_A7TULL)    0.204    0.000 *    2.871 f
  u_cortexm0integration/u_cortexm0/u_logic/U552/Y (NOR2_X1_A7TULL)    0.445    0.357    3.228 r
  u_cortexm0integration/u_cortexm0/u_logic/n2670 (net)     3    0.012        0.000      3.228 r
  u_cortexm0integration/u_cortexm0/u_logic/U553/B (NAND2_X2_A7TULL)    0.445    0.000 *    3.228 r
  u_cortexm0integration/u_cortexm0/u_logic/U553/Y (NAND2_X2_A7TULL)    0.231    0.239    3.467 f
  u_cortexm0integration/u_cortexm0/u_logic/n6038 (net)     4    0.016        0.000      3.467 f
  u_cortexm0integration/u_cortexm0/u_logic/U554/A (NOR2_X1_A7TULL)    0.231    0.000 *    3.467 f
  u_cortexm0integration/u_cortexm0/u_logic/U554/Y (NOR2_X1_A7TULL)    0.410    0.321    3.788 r
  u_cortexm0integration/u_cortexm0/u_logic/n2551 (net)     3    0.011        0.000      3.788 r
  u_cortexm0integration/u_cortexm0/u_logic/U556/A (NAND2_X1_A7TULL)    0.410    0.000 *    3.788 r
  u_cortexm0integration/u_cortexm0/u_logic/U556/Y (NAND2_X1_A7TULL)    0.326    0.319    4.107 f
  u_cortexm0integration/u_cortexm0/u_logic/n6016 (net)     4    0.012        0.000      4.107 f
  u_cortexm0integration/u_cortexm0/u_logic/U560/A (NAND2_X1_A7TULL)    0.326    0.000 *    4.107 f
  u_cortexm0integration/u_cortexm0/u_logic/U560/Y (NAND2_X1_A7TULL)    0.178    0.196    4.303 r
  u_cortexm0integration/u_cortexm0/u_logic/n46 (net)     1    0.005          0.000      4.303 r
  u_cortexm0integration/u_cortexm0/u_logic/U571/A (NAND2_X2_A7TULL)    0.178    0.000 *    4.303 r
  u_cortexm0integration/u_cortexm0/u_logic/U571/Y (NAND2_X2_A7TULL)    0.633    0.438    4.741 f
  u_cortexm0integration/u_cortexm0/u_logic/n6809 (net)    11    0.065        0.000      4.741 f
  u_cortexm0integration/u_cortexm0/u_logic/U574/AN (NAND2B_X1_A7TULL)    0.633    0.001 *    4.743 f
  u_cortexm0integration/u_cortexm0/u_logic/U574/Y (NAND2B_X1_A7TULL)    0.268    0.559    5.302 f
  u_cortexm0integration/u_cortexm0/u_logic/n5991 (net)     2    0.009        0.000      5.302 f
  u_cortexm0integration/u_cortexm0/u_logic/U580/A0 (OAI2B1_X1_A7TULL)    0.268    0.000 *    5.302 f
  u_cortexm0integration/u_cortexm0/u_logic/U580/Y (OAI2B1_X1_A7TULL)    0.668    0.508    5.810 r
  u_cortexm0integration/u_cortexm0/u_logic/n7245 (net)     2    0.018        0.000      5.810 r
  u_cortexm0integration/u_cortexm0/u_logic/U583/A (NOR2_X1_A7TULL)    0.668    0.000 *    5.811 r
  u_cortexm0integration/u_cortexm0/u_logic/U583/Y (NOR2_X1_A7TULL)    0.280    0.284    6.095 f
  u_cortexm0integration/u_cortexm0/u_logic/n2524 (net)     2    0.011        0.000      6.095 f
  u_cortexm0integration/u_cortexm0/u_logic/U630/A (NAND2_X2_A7TULL)    0.280    0.000 *    6.095 f
  u_cortexm0integration/u_cortexm0/u_logic/U630/Y (NAND2_X2_A7TULL)    0.571    0.434    6.529 r
  u_cortexm0integration/u_cortexm0/u_logic/n6147 (net)     6    0.052        0.000      6.529 r
  u_cortexm0integration/u_cortexm0/u_logic/U2299/B0 (OAI21_X1_A7TULL)    0.571    0.001 *    6.529 r
  u_cortexm0integration/u_cortexm0/u_logic/U2299/Y (OAI21_X1_A7TULL)    0.541    0.511    7.040 f
  u_cortexm0integration/u_cortexm0/u_logic/n5291 (net)     2    0.023        0.000      7.040 f
  u_cortexm0integration/u_cortexm0/u_logic/U2507/A (INV_X2_A7TULL)    0.541    0.001 *    7.041 f
  u_cortexm0integration/u_cortexm0/u_logic/U2507/Y (INV_X2_A7TULL)    1.932    1.306    8.347 r
  u_cortexm0integration/u_cortexm0/u_logic/n6322 (net)    31    0.193        0.000      8.347 r
  u_cortexm0integration/u_cortexm0/u_logic/U2479/B (NAND2_X1_A7TULL)    1.932    0.003 *    8.350 r
  u_cortexm0integration/u_cortexm0/u_logic/U2479/Y (NAND2_X1_A7TULL)    0.395    0.352    8.702 f
  u_cortexm0integration/u_cortexm0/u_logic/n1574 (net)     1    0.005        0.000      8.702 f
  u_cortexm0integration/u_cortexm0/u_logic/U2482/A (NAND2_X2_A7TULL)    0.395    0.000 *    8.702 f
  u_cortexm0integration/u_cortexm0/u_logic/U2482/Y (NAND2_X2_A7TULL)    1.185    0.826    9.528 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[3] (net)    11    0.115    0.000     9.528 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[3] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000    9.528 r
  u_cortexm0integration/u_cortexm0/HADDR[3] (net)        0.115               0.000      9.528 r
  u_cortexm0integration/u_cortexm0/HADDR[3] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000    9.528 r
  u_cortexm0integration/HADDR[3] (net)                   0.115               0.000      9.528 r
  u_cortexm0integration/HADDR[3] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000      9.528 r
  n552 (net)                                             0.115               0.000      9.528 r
  U509/A (BUF_X2_A7TULL)                                           1.185     0.007 *    9.535 r
  U509/Y (BUF_X2_A7TULL)                                           1.513     1.185     10.720 r
  HADDR[3] (net)                                1        0.150               0.000     10.720 r
  HADDR[3] (out)                                                   1.513     0.000 *   10.720 r
  data arrival time                                                                    10.720

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -10.720
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.080


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/A4bl85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HSIZE[1] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/A4bl85_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/A4bl85_reg/Q (SDFFRQ_X1_A7TULL)    0.257    0.661    2.661 r
  u_cortexm0integration/u_cortexm0/u_logic/n8987 (net)     4    0.014        0.000      2.661 r
  u_cortexm0integration/u_cortexm0/u_logic/U2524/A (INV_X1_A7TULL)    0.257    0.000 *    2.661 r
  u_cortexm0integration/u_cortexm0/u_logic/U2524/Y (INV_X1_A7TULL)    0.285    0.262    2.922 f
  u_cortexm0integration/u_cortexm0/u_logic/n6554 (net)     3    0.023        0.000      2.922 f
  u_cortexm0integration/u_cortexm0/u_logic/U2525/B (NOR2_X1_A7TULL)    0.285    0.000 *    2.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U2525/Y (NOR2_X1_A7TULL)    0.771    0.565    3.487 r
  u_cortexm0integration/u_cortexm0/u_logic/n1608 (net)     5    0.024        0.000      3.487 r
  u_cortexm0integration/u_cortexm0/u_logic/U2577/B (NAND3_X1_A7TULL)    0.771    0.000 *    3.487 r
  u_cortexm0integration/u_cortexm0/u_logic/U2577/Y (NAND3_X1_A7TULL)    0.609    0.543    4.030 f
  u_cortexm0integration/u_cortexm0/u_logic/n1622 (net)     4    0.015        0.000      4.030 f
  u_cortexm0integration/u_cortexm0/u_logic/U2591/B (NOR2_X1_A7TULL)    0.609    0.000 *    4.030 f
  u_cortexm0integration/u_cortexm0/u_logic/U2591/Y (NOR2_X1_A7TULL)    0.610    0.484    4.514 r
  u_cortexm0integration/u_cortexm0/u_logic/n3198 (net)     4    0.014        0.000      4.514 r
  u_cortexm0integration/u_cortexm0/u_logic/U2592/B1 (AOI22_X1_A7TULL)    0.610    0.000 *    4.514 r
  u_cortexm0integration/u_cortexm0/u_logic/U2592/Y (AOI22_X1_A7TULL)    0.317    0.362    4.876 f
  u_cortexm0integration/u_cortexm0/u_logic/n1618 (net)     1    0.005        0.000      4.876 f
  u_cortexm0integration/u_cortexm0/u_logic/U2593/C0 (OAI2B11_X2_A7TULL)    0.317    0.000 *    4.876 f
  u_cortexm0integration/u_cortexm0/u_logic/U2593/Y (OAI2B11_X2_A7TULL)    0.348    0.212    5.088 r
  u_cortexm0integration/u_cortexm0/u_logic/n1632 (net)     1    0.006        0.000      5.088 r
  u_cortexm0integration/u_cortexm0/u_logic/U2603/AN (NAND4B_X4_A7TULL)    0.348    0.000 *    5.088 r
  u_cortexm0integration/u_cortexm0/u_logic/U2603/Y (NAND4B_X4_A7TULL)    0.217    0.281    5.369 r
  u_cortexm0integration/u_cortexm0/u_logic/n1633 (net)     1    0.009        0.000      5.369 r
  u_cortexm0integration/u_cortexm0/u_logic/U2604/D (NOR4_X2_A7TULL)    0.217    0.000 *    5.369 r
  u_cortexm0integration/u_cortexm0/u_logic/U2604/Y (NOR4_X2_A7TULL)    0.214    0.220    5.589 f
  u_cortexm0integration/u_cortexm0/u_logic/n2602 (net)     5    0.022        0.000      5.589 f
  u_cortexm0integration/u_cortexm0/u_logic/U2630/A1 (AOI211_X2_A7TULL)    0.214    0.000 *    5.590 f
  u_cortexm0integration/u_cortexm0/u_logic/U2630/Y (AOI211_X2_A7TULL)    0.377    0.414    6.004 r
  u_cortexm0integration/u_cortexm0/u_logic/n1660 (net)     1    0.004        0.000      6.004 r
  u_cortexm0integration/u_cortexm0/u_logic/U2631/B0 (AOI2BB1_X1_A7TULL)    0.377    0.000 *    6.004 r
  u_cortexm0integration/u_cortexm0/u_logic/U2631/Y (AOI2BB1_X1_A7TULL)    0.303    0.304    6.307 f
  u_cortexm0integration/u_cortexm0/u_logic/n1664 (net)     1    0.020        0.000      6.307 f
  u_cortexm0integration/u_cortexm0/u_logic/U2637/A1N (OAI2BB1_X2_A7TULL)    0.303    0.001 *    6.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U2637/Y (OAI2BB1_X2_A7TULL)    0.280    0.453    6.761 f
  u_cortexm0integration/u_cortexm0/u_logic/n6680 (net)     4    0.023        0.000      6.761 f
  u_cortexm0integration/u_cortexm0/u_logic/U2640/A (NAND2_X1_A7TULL)    0.280    0.000 *    6.761 f
  u_cortexm0integration/u_cortexm0/u_logic/U2640/Y (NAND2_X1_A7TULL)    0.159    0.178    6.939 r
  u_cortexm0integration/u_cortexm0/u_logic/n1666 (net)     1    0.005        0.000      6.939 r
  u_cortexm0integration/u_cortexm0/u_logic/U2641/B (NAND2B_X2_A7TULL)    0.159    0.000 *    6.939 r
  u_cortexm0integration/u_cortexm0/u_logic/U2641/Y (NAND2B_X2_A7TULL)    0.140    0.127    7.066 f
  u_cortexm0integration/u_cortexm0/u_logic/n6547 (net)     2    0.006        0.000      7.066 f
  u_cortexm0integration/u_cortexm0/u_logic/U2645/A0 (OAI21_X1_A7TULL)    0.140    0.000 *    7.066 f
  u_cortexm0integration/u_cortexm0/u_logic/U2645/Y (OAI21_X1_A7TULL)    0.311    0.254    7.321 r
  u_cortexm0integration/u_cortexm0/u_logic/n1672 (net)     1    0.006        0.000      7.321 r
  u_cortexm0integration/u_cortexm0/u_logic/U2648/B0 (OAI211_X2_A7TULL)    0.311    0.000 *    7.321 r
  u_cortexm0integration/u_cortexm0/u_logic/U2648/Y (OAI211_X2_A7TULL)    0.795    0.588    7.908 f
  u_cortexm0integration/u_cortexm0/u_logic/lockup_o (net)     5    0.053     0.000      7.908 f
  u_cortexm0integration/u_cortexm0/u_logic/U2701/AN (NAND2B_X1_A7TULL)    0.795    0.000 *    7.909 f
  u_cortexm0integration/u_cortexm0/u_logic/U2701/Y (NAND2B_X1_A7TULL)    0.220    0.574    8.483 f
  u_cortexm0integration/u_cortexm0/u_logic/n2513 (net)     2    0.006        0.000      8.483 f
  u_cortexm0integration/u_cortexm0/u_logic/U3865/AN (NAND2B_X2_A7TULL)    0.220    0.000 *    8.483 f
  u_cortexm0integration/u_cortexm0/u_logic/U3865/Y (NAND2B_X2_A7TULL)    0.289    0.375    8.858 f
  u_cortexm0integration/u_cortexm0/u_logic/n5283 (net)     3    0.012        0.000      8.858 f
  u_cortexm0integration/u_cortexm0/u_logic/U6628/B0 (OAI21_X2_A7TULL)    0.289    0.000 *    8.858 f
  u_cortexm0integration/u_cortexm0/u_logic/U6628/Y (OAI21_X2_A7TULL)    1.710    0.591    9.449 r
  u_cortexm0integration/u_cortexm0/u_logic/hsize_o[1] (net)     6    0.079    0.000     9.449 r
  u_cortexm0integration/u_cortexm0/u_logic/hsize_o[1] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000    9.449 r
  u_cortexm0integration/u_cortexm0/HSIZE[1] (net)        0.079               0.000      9.449 r
  u_cortexm0integration/u_cortexm0/HSIZE[1] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000    9.449 r
  u_cortexm0integration/HSIZE[1] (net)                   0.079               0.000      9.449 r
  u_cortexm0integration/HSIZE[1] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000      9.449 r
  n557 (net)                                             0.079               0.000      9.449 r
  U502/A (BUF_X2_A7TULL)                                           1.710     0.004 *    9.453 r
  U502/Y (BUF_X2_A7TULL)                                           1.516     1.226     10.679 r
  HSIZE[1] (net)                                1        0.150               0.000     10.679 r
  HSIZE[1] (out)                                                   1.516     0.000 *   10.679 r
  data arrival time                                                                    10.679

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -10.679
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.121


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/E7gl85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HADDR[2] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/E7gl85_reg/CK (SDFFS_X4_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/E7gl85_reg/Q (SDFFS_X4_A7TULL)    0.204    0.870    2.870 f
  u_cortexm0integration/u_cortexm0/u_logic/A5j675 (net)     5    0.039       0.000      2.870 f
  u_cortexm0integration/u_cortexm0/u_logic/U552/B (NOR2_X1_A7TULL)    0.204    0.000 *    2.871 f
  u_cortexm0integration/u_cortexm0/u_logic/U552/Y (NOR2_X1_A7TULL)    0.445    0.357    3.228 r
  u_cortexm0integration/u_cortexm0/u_logic/n2670 (net)     3    0.012        0.000      3.228 r
  u_cortexm0integration/u_cortexm0/u_logic/U553/B (NAND2_X2_A7TULL)    0.445    0.000 *    3.228 r
  u_cortexm0integration/u_cortexm0/u_logic/U553/Y (NAND2_X2_A7TULL)    0.231    0.239    3.467 f
  u_cortexm0integration/u_cortexm0/u_logic/n6038 (net)     4    0.016        0.000      3.467 f
  u_cortexm0integration/u_cortexm0/u_logic/U554/A (NOR2_X1_A7TULL)    0.231    0.000 *    3.467 f
  u_cortexm0integration/u_cortexm0/u_logic/U554/Y (NOR2_X1_A7TULL)    0.410    0.321    3.788 r
  u_cortexm0integration/u_cortexm0/u_logic/n2551 (net)     3    0.011        0.000      3.788 r
  u_cortexm0integration/u_cortexm0/u_logic/U556/A (NAND2_X1_A7TULL)    0.410    0.000 *    3.788 r
  u_cortexm0integration/u_cortexm0/u_logic/U556/Y (NAND2_X1_A7TULL)    0.326    0.319    4.107 f
  u_cortexm0integration/u_cortexm0/u_logic/n6016 (net)     4    0.012        0.000      4.107 f
  u_cortexm0integration/u_cortexm0/u_logic/U560/A (NAND2_X1_A7TULL)    0.326    0.000 *    4.107 f
  u_cortexm0integration/u_cortexm0/u_logic/U560/Y (NAND2_X1_A7TULL)    0.178    0.196    4.303 r
  u_cortexm0integration/u_cortexm0/u_logic/n46 (net)     1    0.005          0.000      4.303 r
  u_cortexm0integration/u_cortexm0/u_logic/U571/A (NAND2_X2_A7TULL)    0.178    0.000 *    4.303 r
  u_cortexm0integration/u_cortexm0/u_logic/U571/Y (NAND2_X2_A7TULL)    0.633    0.438    4.741 f
  u_cortexm0integration/u_cortexm0/u_logic/n6809 (net)    11    0.065        0.000      4.741 f
  u_cortexm0integration/u_cortexm0/u_logic/U574/AN (NAND2B_X1_A7TULL)    0.633    0.001 *    4.743 f
  u_cortexm0integration/u_cortexm0/u_logic/U574/Y (NAND2B_X1_A7TULL)    0.268    0.559    5.302 f
  u_cortexm0integration/u_cortexm0/u_logic/n5991 (net)     2    0.009        0.000      5.302 f
  u_cortexm0integration/u_cortexm0/u_logic/U580/A0 (OAI2B1_X1_A7TULL)    0.268    0.000 *    5.302 f
  u_cortexm0integration/u_cortexm0/u_logic/U580/Y (OAI2B1_X1_A7TULL)    0.668    0.508    5.810 r
  u_cortexm0integration/u_cortexm0/u_logic/n7245 (net)     2    0.018        0.000      5.810 r
  u_cortexm0integration/u_cortexm0/u_logic/U583/A (NOR2_X1_A7TULL)    0.668    0.000 *    5.811 r
  u_cortexm0integration/u_cortexm0/u_logic/U583/Y (NOR2_X1_A7TULL)    0.280    0.284    6.095 f
  u_cortexm0integration/u_cortexm0/u_logic/n2524 (net)     2    0.011        0.000      6.095 f
  u_cortexm0integration/u_cortexm0/u_logic/U630/A (NAND2_X2_A7TULL)    0.280    0.000 *    6.095 f
  u_cortexm0integration/u_cortexm0/u_logic/U630/Y (NAND2_X2_A7TULL)    0.571    0.434    6.529 r
  u_cortexm0integration/u_cortexm0/u_logic/n6147 (net)     6    0.052        0.000      6.529 r
  u_cortexm0integration/u_cortexm0/u_logic/U2299/B0 (OAI21_X1_A7TULL)    0.571    0.001 *    6.529 r
  u_cortexm0integration/u_cortexm0/u_logic/U2299/Y (OAI21_X1_A7TULL)    0.541    0.511    7.040 f
  u_cortexm0integration/u_cortexm0/u_logic/n5291 (net)     2    0.023        0.000      7.040 f
  u_cortexm0integration/u_cortexm0/u_logic/U2507/A (INV_X2_A7TULL)    0.541    0.001 *    7.041 f
  u_cortexm0integration/u_cortexm0/u_logic/U2507/Y (INV_X2_A7TULL)    1.932    1.306    8.347 r
  u_cortexm0integration/u_cortexm0/u_logic/n6322 (net)    31    0.193        0.000      8.347 r
  u_cortexm0integration/u_cortexm0/u_logic/U3914/B (NAND2_X1_A7TULL)    1.932    0.003 *    8.351 r
  u_cortexm0integration/u_cortexm0/u_logic/U3914/Y (NAND2_X1_A7TULL)    0.412    0.372    8.722 f
  u_cortexm0integration/u_cortexm0/u_logic/n2543 (net)     1    0.006        0.000      8.722 f
  u_cortexm0integration/u_cortexm0/u_logic/U3918/A (NAND2_X2_A7TULL)    0.412    0.000 *    8.722 f
  u_cortexm0integration/u_cortexm0/u_logic/U3918/Y (NAND2_X2_A7TULL)    1.041    0.749    9.472 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[2] (net)     9    0.100    0.000     9.472 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[2] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000    9.472 r
  u_cortexm0integration/u_cortexm0/HADDR[2] (net)        0.100               0.000      9.472 r
  u_cortexm0integration/u_cortexm0/HADDR[2] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000    9.472 r
  u_cortexm0integration/HADDR[2] (net)                   0.100               0.000      9.472 r
  u_cortexm0integration/HADDR[2] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000      9.472 r
  n553 (net)                                             0.100               0.000      9.472 r
  U508/A (BUF_X2_A7TULL)                                           1.041     0.006 *    9.478 r
  U508/Y (BUF_X2_A7TULL)                                           1.513     1.172     10.650 r
  HADDR[2] (net)                                1        0.150               0.000     10.650 r
  HADDR[2] (out)                                                   1.513     0.000 *   10.650 r
  data arrival time                                                                    10.650

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -10.650
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.150


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/E7gl85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HADDR[4] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/E7gl85_reg/CK (SDFFS_X4_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/E7gl85_reg/Q (SDFFS_X4_A7TULL)    0.204    0.870    2.870 f
  u_cortexm0integration/u_cortexm0/u_logic/A5j675 (net)     5    0.039       0.000      2.870 f
  u_cortexm0integration/u_cortexm0/u_logic/U552/B (NOR2_X1_A7TULL)    0.204    0.000 *    2.871 f
  u_cortexm0integration/u_cortexm0/u_logic/U552/Y (NOR2_X1_A7TULL)    0.445    0.357    3.228 r
  u_cortexm0integration/u_cortexm0/u_logic/n2670 (net)     3    0.012        0.000      3.228 r
  u_cortexm0integration/u_cortexm0/u_logic/U553/B (NAND2_X2_A7TULL)    0.445    0.000 *    3.228 r
  u_cortexm0integration/u_cortexm0/u_logic/U553/Y (NAND2_X2_A7TULL)    0.231    0.239    3.467 f
  u_cortexm0integration/u_cortexm0/u_logic/n6038 (net)     4    0.016        0.000      3.467 f
  u_cortexm0integration/u_cortexm0/u_logic/U554/A (NOR2_X1_A7TULL)    0.231    0.000 *    3.467 f
  u_cortexm0integration/u_cortexm0/u_logic/U554/Y (NOR2_X1_A7TULL)    0.410    0.321    3.788 r
  u_cortexm0integration/u_cortexm0/u_logic/n2551 (net)     3    0.011        0.000      3.788 r
  u_cortexm0integration/u_cortexm0/u_logic/U556/A (NAND2_X1_A7TULL)    0.410    0.000 *    3.788 r
  u_cortexm0integration/u_cortexm0/u_logic/U556/Y (NAND2_X1_A7TULL)    0.326    0.319    4.107 f
  u_cortexm0integration/u_cortexm0/u_logic/n6016 (net)     4    0.012        0.000      4.107 f
  u_cortexm0integration/u_cortexm0/u_logic/U560/A (NAND2_X1_A7TULL)    0.326    0.000 *    4.107 f
  u_cortexm0integration/u_cortexm0/u_logic/U560/Y (NAND2_X1_A7TULL)    0.178    0.196    4.303 r
  u_cortexm0integration/u_cortexm0/u_logic/n46 (net)     1    0.005          0.000      4.303 r
  u_cortexm0integration/u_cortexm0/u_logic/U571/A (NAND2_X2_A7TULL)    0.178    0.000 *    4.303 r
  u_cortexm0integration/u_cortexm0/u_logic/U571/Y (NAND2_X2_A7TULL)    0.633    0.438    4.741 f
  u_cortexm0integration/u_cortexm0/u_logic/n6809 (net)    11    0.065        0.000      4.741 f
  u_cortexm0integration/u_cortexm0/u_logic/U574/AN (NAND2B_X1_A7TULL)    0.633    0.001 *    4.743 f
  u_cortexm0integration/u_cortexm0/u_logic/U574/Y (NAND2B_X1_A7TULL)    0.268    0.559    5.302 f
  u_cortexm0integration/u_cortexm0/u_logic/n5991 (net)     2    0.009        0.000      5.302 f
  u_cortexm0integration/u_cortexm0/u_logic/U580/A0 (OAI2B1_X1_A7TULL)    0.268    0.000 *    5.302 f
  u_cortexm0integration/u_cortexm0/u_logic/U580/Y (OAI2B1_X1_A7TULL)    0.668    0.508    5.810 r
  u_cortexm0integration/u_cortexm0/u_logic/n7245 (net)     2    0.018        0.000      5.810 r
  u_cortexm0integration/u_cortexm0/u_logic/U583/A (NOR2_X1_A7TULL)    0.668    0.000 *    5.811 r
  u_cortexm0integration/u_cortexm0/u_logic/U583/Y (NOR2_X1_A7TULL)    0.280    0.284    6.095 f
  u_cortexm0integration/u_cortexm0/u_logic/n2524 (net)     2    0.011        0.000      6.095 f
  u_cortexm0integration/u_cortexm0/u_logic/U630/A (NAND2_X2_A7TULL)    0.280    0.000 *    6.095 f
  u_cortexm0integration/u_cortexm0/u_logic/U630/Y (NAND2_X2_A7TULL)    0.571    0.434    6.529 r
  u_cortexm0integration/u_cortexm0/u_logic/n6147 (net)     6    0.052        0.000      6.529 r
  u_cortexm0integration/u_cortexm0/u_logic/U2299/B0 (OAI21_X1_A7TULL)    0.571    0.001 *    6.529 r
  u_cortexm0integration/u_cortexm0/u_logic/U2299/Y (OAI21_X1_A7TULL)    0.541    0.511    7.040 f
  u_cortexm0integration/u_cortexm0/u_logic/n5291 (net)     2    0.023        0.000      7.040 f
  u_cortexm0integration/u_cortexm0/u_logic/U2507/A (INV_X2_A7TULL)    0.541    0.001 *    7.041 f
  u_cortexm0integration/u_cortexm0/u_logic/U2507/Y (INV_X2_A7TULL)    1.932    1.306    8.347 r
  u_cortexm0integration/u_cortexm0/u_logic/n6322 (net)    31    0.193        0.000      8.347 r
  u_cortexm0integration/u_cortexm0/u_logic/U3798/B (NAND2_X1_A7TULL)    1.932    0.003 *    8.350 r
  u_cortexm0integration/u_cortexm0/u_logic/U3798/Y (NAND2_X1_A7TULL)    0.392    0.349    8.698 f
  u_cortexm0integration/u_cortexm0/u_logic/n2465 (net)     1    0.005        0.000      8.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U3803/A (NAND2_X2_A7TULL)    0.392    0.000 *    8.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U3803/Y (NAND2_X2_A7TULL)    1.012    0.727    9.426 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[4] (net)     8    0.097    0.000     9.426 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[4] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000    9.426 r
  u_cortexm0integration/u_cortexm0/HADDR[4] (net)        0.097               0.000      9.426 r
  u_cortexm0integration/u_cortexm0/HADDR[4] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000    9.426 r
  u_cortexm0integration/HADDR[4] (net)                   0.097               0.000      9.426 r
  u_cortexm0integration/HADDR[4] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000      9.426 r
  n551 (net)                                             0.097               0.000      9.426 r
  U510/A (BUF_X2_A7TULL)                                           1.012     0.007 *    9.433 r
  U510/Y (BUF_X2_A7TULL)                                           1.514     1.169     10.602 r
  HADDR[4] (net)                                1        0.150               0.000     10.602 r
  HADDR[4] (out)                                                   1.514     0.000 *   10.602 r
  data arrival time                                                                    10.602

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -10.602
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.198


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HWDATA[9] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/CK (SDFFRHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/Q (SDFFRHQ_X2_A7TULL)    0.307    0.570    2.570 f
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11    0.045       0.000      2.570 f
  u_cortexm0integration/u_cortexm0/u_logic/U632/A (BUF_X4_A7TULL)    0.307    0.000 *    2.570 f
  u_cortexm0integration/u_cortexm0/u_logic/U632/Y (BUF_X4_A7TULL)    0.253    0.422     2.992 f
  u_cortexm0integration/u_cortexm0/u_logic/n1500 (net)    20    0.080        0.000      2.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U809/B (NAND2_X2_A7TULL)    0.253    0.001 *    2.993 f
  u_cortexm0integration/u_cortexm0/u_logic/U809/Y (NAND2_X2_A7TULL)    0.268    0.248    3.242 r
  u_cortexm0integration/u_cortexm0/u_logic/n5950 (net)     5    0.018        0.000      3.242 r
  u_cortexm0integration/u_cortexm0/u_logic/U852/A (INV_X1_A7TULL)    0.268    0.000 *    3.242 r
  u_cortexm0integration/u_cortexm0/u_logic/U852/Y (INV_X1_A7TULL)    0.227    0.227     3.469 f
  u_cortexm0integration/u_cortexm0/u_logic/n6977 (net)     4    0.017        0.000      3.469 f
  u_cortexm0integration/u_cortexm0/u_logic/U3698/A (NAND2_X1_A7TULL)    0.227    0.000 *    3.469 f
  u_cortexm0integration/u_cortexm0/u_logic/U3698/Y (NAND2_X1_A7TULL)    0.193    0.159    3.628 r
  u_cortexm0integration/u_cortexm0/u_logic/n2419 (net)     1    0.004        0.000      3.628 r
  u_cortexm0integration/u_cortexm0/u_logic/U3700/B (NAND3B_X1_A7TULL)    0.193    0.000 *    3.628 r
  u_cortexm0integration/u_cortexm0/u_logic/U3700/Y (NAND3B_X1_A7TULL)    0.410    0.327    3.955 f
  u_cortexm0integration/u_cortexm0/u_logic/n2420 (net)     1    0.010        0.000      3.955 f
  u_cortexm0integration/u_cortexm0/u_logic/U3701/B0 (AOI21_X1_A7TULL)    0.410    0.000 *    3.955 f
  u_cortexm0integration/u_cortexm0/u_logic/U3701/Y (AOI21_X1_A7TULL)    1.100    0.792    4.747 r
  u_cortexm0integration/u_cortexm0/u_logic/n5284 (net)     4    0.035        0.000      4.747 r
  u_cortexm0integration/u_cortexm0/u_logic/U3702/A (NAND2_X1_A7TULL)    1.100    0.000 *    4.747 r
  u_cortexm0integration/u_cortexm0/u_logic/U3702/Y (NAND2_X1_A7TULL)    0.486    0.462    5.210 f
  u_cortexm0integration/u_cortexm0/u_logic/n2501 (net)     2    0.012        0.000      5.210 f
  u_cortexm0integration/u_cortexm0/u_logic/U3704/A (NOR2_X3_A7TULL)    0.486    0.000 *    5.210 f
  u_cortexm0integration/u_cortexm0/u_logic/U3704/Y (NOR2_X3_A7TULL)    1.061    0.788    5.998 r
  u_cortexm0integration/u_cortexm0/u_logic/n2582 (net)    14    0.073        0.000      5.998 r
  u_cortexm0integration/u_cortexm0/u_logic/U1036/A (INV_X1_A7TULL)    1.061    0.001 *    5.999 r
  u_cortexm0integration/u_cortexm0/u_logic/U1036/Y (INV_X1_A7TULL)    0.428    0.418    6.417 f
  u_cortexm0integration/u_cortexm0/u_logic/n3603 (net)     3    0.018        0.000      6.417 f
  u_cortexm0integration/u_cortexm0/u_logic/U3780/S0 (MX2_X1_A7TULL)    0.428    0.000 *    6.417 f
  u_cortexm0integration/u_cortexm0/u_logic/U3780/Y (MX2_X1_A7TULL)    0.572    0.756    7.173 r
  u_cortexm0integration/u_cortexm0/u_logic/hwdata_o[9] (net)     2    0.037    0.000    7.173 r
  u_cortexm0integration/u_cortexm0/u_logic/hwdata_o[9] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000    7.173 r
  u_cortexm0integration/u_cortexm0/HWDATA[9] (net)       0.037               0.000      7.173 r
  u_cortexm0integration/u_cortexm0/HWDATA[9] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000    7.173 r
  u_cortexm0integration/HWDATA[9] (net)                  0.037               0.000      7.173 r
  u_cortexm0integration/HWDATA[9] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000     7.173 r
  n582 (net)                                             0.037               0.000      7.173 r
  U549/A (BUF_X2_A7TULL)                                           0.572     0.002 *    7.175 r
  U549/Y (BUF_X2_A7TULL)                                           1.963     1.365      8.540 r
  n897 (net)                                   19        0.196               0.000      8.540 r
  U53/A (BUF_X2_A7TULL)                                            1.963     0.007 *    8.547 r
  U53/Y (BUF_X2_A7TULL)                                            1.518     1.241      9.788 r
  HWDATA[9] (net)                               1        0.150               0.000      9.788 r
  HWDATA[9] (out)                                                  1.518     0.000 *    9.788 r
  data arrival time                                                                     9.788

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                    -9.788
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.012


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HWDATA[13] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/CK (SDFFRHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/Q (SDFFRHQ_X2_A7TULL)    0.307    0.570    2.570 f
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11    0.045       0.000      2.570 f
  u_cortexm0integration/u_cortexm0/u_logic/U632/A (BUF_X4_A7TULL)    0.307    0.000 *    2.570 f
  u_cortexm0integration/u_cortexm0/u_logic/U632/Y (BUF_X4_A7TULL)    0.253    0.422     2.992 f
  u_cortexm0integration/u_cortexm0/u_logic/n1500 (net)    20    0.080        0.000      2.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U809/B (NAND2_X2_A7TULL)    0.253    0.001 *    2.993 f
  u_cortexm0integration/u_cortexm0/u_logic/U809/Y (NAND2_X2_A7TULL)    0.268    0.248    3.242 r
  u_cortexm0integration/u_cortexm0/u_logic/n5950 (net)     5    0.018        0.000      3.242 r
  u_cortexm0integration/u_cortexm0/u_logic/U852/A (INV_X1_A7TULL)    0.268    0.000 *    3.242 r
  u_cortexm0integration/u_cortexm0/u_logic/U852/Y (INV_X1_A7TULL)    0.227    0.227     3.469 f
  u_cortexm0integration/u_cortexm0/u_logic/n6977 (net)     4    0.017        0.000      3.469 f
  u_cortexm0integration/u_cortexm0/u_logic/U3698/A (NAND2_X1_A7TULL)    0.227    0.000 *    3.469 f
  u_cortexm0integration/u_cortexm0/u_logic/U3698/Y (NAND2_X1_A7TULL)    0.193    0.159    3.628 r
  u_cortexm0integration/u_cortexm0/u_logic/n2419 (net)     1    0.004        0.000      3.628 r
  u_cortexm0integration/u_cortexm0/u_logic/U3700/B (NAND3B_X1_A7TULL)    0.193    0.000 *    3.628 r
  u_cortexm0integration/u_cortexm0/u_logic/U3700/Y (NAND3B_X1_A7TULL)    0.410    0.327    3.955 f
  u_cortexm0integration/u_cortexm0/u_logic/n2420 (net)     1    0.010        0.000      3.955 f
  u_cortexm0integration/u_cortexm0/u_logic/U3701/B0 (AOI21_X1_A7TULL)    0.410    0.000 *    3.955 f
  u_cortexm0integration/u_cortexm0/u_logic/U3701/Y (AOI21_X1_A7TULL)    1.100    0.792    4.747 r
  u_cortexm0integration/u_cortexm0/u_logic/n5284 (net)     4    0.035        0.000      4.747 r
  u_cortexm0integration/u_cortexm0/u_logic/U3702/A (NAND2_X1_A7TULL)    1.100    0.000 *    4.747 r
  u_cortexm0integration/u_cortexm0/u_logic/U3702/Y (NAND2_X1_A7TULL)    0.486    0.462    5.210 f
  u_cortexm0integration/u_cortexm0/u_logic/n2501 (net)     2    0.012        0.000      5.210 f
  u_cortexm0integration/u_cortexm0/u_logic/U3704/A (NOR2_X3_A7TULL)    0.486    0.000 *    5.210 f
  u_cortexm0integration/u_cortexm0/u_logic/U3704/Y (NOR2_X3_A7TULL)    1.061    0.788    5.998 r
  u_cortexm0integration/u_cortexm0/u_logic/n2582 (net)    14    0.073        0.000      5.998 r
  u_cortexm0integration/u_cortexm0/u_logic/U1036/A (INV_X1_A7TULL)    1.061    0.001 *    5.999 r
  u_cortexm0integration/u_cortexm0/u_logic/U1036/Y (INV_X1_A7TULL)    0.428    0.418    6.417 f
  u_cortexm0integration/u_cortexm0/u_logic/n3603 (net)     3    0.018        0.000      6.417 f
  u_cortexm0integration/u_cortexm0/u_logic/U3779/S0 (MX2_X1_A7TULL)    0.428    0.000 *    6.417 f
  u_cortexm0integration/u_cortexm0/u_logic/U3779/Y (MX2_X1_A7TULL)    0.576    0.758    7.175 r
  u_cortexm0integration/u_cortexm0/u_logic/hwdata_o[13] (net)     2    0.037    0.000    7.175 r
  u_cortexm0integration/u_cortexm0/u_logic/hwdata_o[13] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000    7.175 r
  u_cortexm0integration/u_cortexm0/HWDATA[13] (net)      0.037               0.000      7.175 r
  u_cortexm0integration/u_cortexm0/HWDATA[13] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000    7.175 r
  u_cortexm0integration/HWDATA[13] (net)                 0.037               0.000      7.175 r
  u_cortexm0integration/HWDATA[13] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000    7.175 r
  n578 (net)                                             0.037               0.000      7.175 r
  U553/A (BUF_X2_A7TULL)                                           0.576     0.002 *    7.177 r
  U553/Y (BUF_X2_A7TULL)                                           1.854     1.304      8.481 r
  n893 (net)                                   17        0.185               0.000      8.481 r
  U58/A (BUF_X2_A7TULL)                                            1.854     0.007 *    8.488 r
  U58/Y (BUF_X2_A7TULL)                                            1.517     1.234      9.723 r
  HWDATA[13] (net)                              1        0.150               0.000      9.723 r
  HWDATA[13] (out)                                                 1.517     0.000 *    9.723 r
  data arrival time                                                                     9.723

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                    -9.723
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.077


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HWDATA[16] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/CK (SDFFRHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/Q (SDFFRHQ_X2_A7TULL)    0.513    0.654    2.654 r
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11    0.047       0.000      2.654 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/A (BUF_X4_A7TULL)    0.513    0.000 *    2.655 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/Y (BUF_X4_A7TULL)    0.448    0.490     3.145 r
  u_cortexm0integration/u_cortexm0/u_logic/n1500 (net)    20    0.084        0.000      3.145 r
  u_cortexm0integration/u_cortexm0/u_logic/U809/B (NAND2_X2_A7TULL)    0.448    0.001 *    3.146 r
  u_cortexm0integration/u_cortexm0/u_logic/U809/Y (NAND2_X2_A7TULL)    0.309    0.249    3.395 f
  u_cortexm0integration/u_cortexm0/u_logic/n5950 (net)     5    0.017        0.000      3.395 f
  u_cortexm0integration/u_cortexm0/u_logic/U852/A (INV_X1_A7TULL)    0.309    0.000 *    3.395 f
  u_cortexm0integration/u_cortexm0/u_logic/U852/Y (INV_X1_A7TULL)    0.299    0.285     3.680 r
  u_cortexm0integration/u_cortexm0/u_logic/n6977 (net)     4    0.017        0.000      3.680 r
  u_cortexm0integration/u_cortexm0/u_logic/U3698/A (NAND2_X1_A7TULL)    0.299    0.000 *    3.680 r
  u_cortexm0integration/u_cortexm0/u_logic/U3698/Y (NAND2_X1_A7TULL)    0.268    0.190    3.870 f
  u_cortexm0integration/u_cortexm0/u_logic/n2419 (net)     1    0.004        0.000      3.870 f
  u_cortexm0integration/u_cortexm0/u_logic/U3700/B (NAND3B_X1_A7TULL)    0.268    0.000 *    3.870 f
  u_cortexm0integration/u_cortexm0/u_logic/U3700/Y (NAND3B_X1_A7TULL)    0.253    0.245    4.115 r
  u_cortexm0integration/u_cortexm0/u_logic/n2420 (net)     1    0.010        0.000      4.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U3701/B0 (AOI21_X1_A7TULL)    0.253    0.000 *    4.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U3701/Y (AOI21_X1_A7TULL)    0.738    0.335    4.450 f
  u_cortexm0integration/u_cortexm0/u_logic/n5284 (net)     4    0.033        0.000      4.450 f
  u_cortexm0integration/u_cortexm0/u_logic/U3775/A (NOR2_X3_A7TULL)    0.738    0.000 *    4.451 f
  u_cortexm0integration/u_cortexm0/u_logic/U3775/Y (NOR2_X3_A7TULL)    1.434    1.089    5.539 r
  u_cortexm0integration/u_cortexm0/u_logic/n2578 (net)    11    0.101        0.000      5.539 r
  u_cortexm0integration/u_cortexm0/u_logic/U943/A (INV_X1_A7TULL)    1.434    0.001 *    5.540 r
  u_cortexm0integration/u_cortexm0/u_logic/U943/Y (INV_X1_A7TULL)    1.153    1.152     6.691 f
  u_cortexm0integration/u_cortexm0/u_logic/n3476 (net)     6    0.098        0.000      6.691 f
  u_cortexm0integration/u_cortexm0/u_logic/U3901/S0 (MX2_X3_A7TULL)    1.153    0.001 *    6.692 f
  u_cortexm0integration/u_cortexm0/u_logic/U3901/Y (MX2_X3_A7TULL)    1.659    1.559    8.252 r
  u_cortexm0integration/u_cortexm0/u_logic/hwdata_o[16] (net)    20    0.243    0.000    8.252 r
  u_cortexm0integration/u_cortexm0/u_logic/hwdata_o[16] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000    8.252 r
  u_cortexm0integration/u_cortexm0/HWDATA[16] (net)      0.243               0.000      8.252 r
  u_cortexm0integration/u_cortexm0/HWDATA[16] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000    8.252 r
  u_cortexm0integration/HWDATA[16] (net)                 0.243               0.000      8.252 r
  u_cortexm0integration/HWDATA[16] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000    8.252 r
  n575 (net)                                             0.243               0.000      8.252 r
  U61/A (BUF_X2_A7TULL)                                            1.659     0.022 *    8.273 r
  U61/Y (BUF_X2_A7TULL)                                            1.513     1.221      9.494 r
  HWDATA[16] (net)                              1        0.150               0.000      9.494 r
  HWDATA[16] (out)                                                 1.513     0.000 *    9.494 r
  data arrival time                                                                     9.494

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                    -9.494
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.306


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HWDATA[10] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/CK (SDFFRHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/Q (SDFFRHQ_X2_A7TULL)    0.307    0.570    2.570 f
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11    0.045       0.000      2.570 f
  u_cortexm0integration/u_cortexm0/u_logic/U632/A (BUF_X4_A7TULL)    0.307    0.000 *    2.570 f
  u_cortexm0integration/u_cortexm0/u_logic/U632/Y (BUF_X4_A7TULL)    0.253    0.422     2.992 f
  u_cortexm0integration/u_cortexm0/u_logic/n1500 (net)    20    0.080        0.000      2.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U809/B (NAND2_X2_A7TULL)    0.253    0.001 *    2.993 f
  u_cortexm0integration/u_cortexm0/u_logic/U809/Y (NAND2_X2_A7TULL)    0.268    0.248    3.242 r
  u_cortexm0integration/u_cortexm0/u_logic/n5950 (net)     5    0.018        0.000      3.242 r
  u_cortexm0integration/u_cortexm0/u_logic/U852/A (INV_X1_A7TULL)    0.268    0.000 *    3.242 r
  u_cortexm0integration/u_cortexm0/u_logic/U852/Y (INV_X1_A7TULL)    0.227    0.227     3.469 f
  u_cortexm0integration/u_cortexm0/u_logic/n6977 (net)     4    0.017        0.000      3.469 f
  u_cortexm0integration/u_cortexm0/u_logic/U3698/A (NAND2_X1_A7TULL)    0.227    0.000 *    3.469 f
  u_cortexm0integration/u_cortexm0/u_logic/U3698/Y (NAND2_X1_A7TULL)    0.193    0.159    3.628 r
  u_cortexm0integration/u_cortexm0/u_logic/n2419 (net)     1    0.004        0.000      3.628 r
  u_cortexm0integration/u_cortexm0/u_logic/U3700/B (NAND3B_X1_A7TULL)    0.193    0.000 *    3.628 r
  u_cortexm0integration/u_cortexm0/u_logic/U3700/Y (NAND3B_X1_A7TULL)    0.410    0.327    3.955 f
  u_cortexm0integration/u_cortexm0/u_logic/n2420 (net)     1    0.010        0.000      3.955 f
  u_cortexm0integration/u_cortexm0/u_logic/U3701/B0 (AOI21_X1_A7TULL)    0.410    0.000 *    3.955 f
  u_cortexm0integration/u_cortexm0/u_logic/U3701/Y (AOI21_X1_A7TULL)    1.100    0.792    4.747 r
  u_cortexm0integration/u_cortexm0/u_logic/n5284 (net)     4    0.035        0.000      4.747 r
  u_cortexm0integration/u_cortexm0/u_logic/U3702/A (NAND2_X1_A7TULL)    1.100    0.000 *    4.747 r
  u_cortexm0integration/u_cortexm0/u_logic/U3702/Y (NAND2_X1_A7TULL)    0.486    0.462    5.210 f
  u_cortexm0integration/u_cortexm0/u_logic/n2501 (net)     2    0.012        0.000      5.210 f
  u_cortexm0integration/u_cortexm0/u_logic/U3704/A (NOR2_X3_A7TULL)    0.486    0.000 *    5.210 f
  u_cortexm0integration/u_cortexm0/u_logic/U3704/Y (NOR2_X3_A7TULL)    1.061    0.788    5.998 r
  u_cortexm0integration/u_cortexm0/u_logic/n2582 (net)    14    0.073        0.000      5.998 r
  u_cortexm0integration/u_cortexm0/u_logic/U3845/S0 (MXI2_X1_A7TULL)    1.061    0.001 *    5.999 r
  u_cortexm0integration/u_cortexm0/u_logic/U3845/Y (MXI2_X1_A7TULL)    1.200    0.823    6.822 r
  u_cortexm0integration/u_cortexm0/u_logic/hwdata_o[10] (net)     2    0.037    0.000    6.822 r
  u_cortexm0integration/u_cortexm0/u_logic/hwdata_o[10] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000    6.822 r
  u_cortexm0integration/u_cortexm0/HWDATA[10] (net)      0.037               0.000      6.822 r
  u_cortexm0integration/u_cortexm0/HWDATA[10] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000    6.822 r
  u_cortexm0integration/HWDATA[10] (net)                 0.037               0.000      6.822 r
  u_cortexm0integration/HWDATA[10] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000    6.822 r
  n581 (net)                                             0.037               0.000      6.822 r
  U492/A (BUF_X2_A7TULL)                                           1.200     0.002 *    6.824 r
  U492/Y (BUF_X2_A7TULL)                                           1.921     1.417      8.241 r
  n896 (net)                                   19        0.192               0.000      8.241 r
  U57/A (BUF_X2_A7TULL)                                            1.921     0.006 *    8.247 r
  U57/Y (BUF_X2_A7TULL)                                            1.515     1.237      9.484 r
  HWDATA[10] (net)                              1        0.150               0.000      9.484 r
  HWDATA[10] (out)                                                 1.515     0.000 *    9.484 r
  data arrival time                                                                     9.484

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                    -9.484
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.316


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HWDATA[14] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/CK (SDFFRHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/Q (SDFFRHQ_X2_A7TULL)    0.307    0.570    2.570 f
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11    0.045       0.000      2.570 f
  u_cortexm0integration/u_cortexm0/u_logic/U632/A (BUF_X4_A7TULL)    0.307    0.000 *    2.570 f
  u_cortexm0integration/u_cortexm0/u_logic/U632/Y (BUF_X4_A7TULL)    0.253    0.422     2.992 f
  u_cortexm0integration/u_cortexm0/u_logic/n1500 (net)    20    0.080        0.000      2.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U809/B (NAND2_X2_A7TULL)    0.253    0.001 *    2.993 f
  u_cortexm0integration/u_cortexm0/u_logic/U809/Y (NAND2_X2_A7TULL)    0.268    0.248    3.242 r
  u_cortexm0integration/u_cortexm0/u_logic/n5950 (net)     5    0.018        0.000      3.242 r
  u_cortexm0integration/u_cortexm0/u_logic/U852/A (INV_X1_A7TULL)    0.268    0.000 *    3.242 r
  u_cortexm0integration/u_cortexm0/u_logic/U852/Y (INV_X1_A7TULL)    0.227    0.227     3.469 f
  u_cortexm0integration/u_cortexm0/u_logic/n6977 (net)     4    0.017        0.000      3.469 f
  u_cortexm0integration/u_cortexm0/u_logic/U3698/A (NAND2_X1_A7TULL)    0.227    0.000 *    3.469 f
  u_cortexm0integration/u_cortexm0/u_logic/U3698/Y (NAND2_X1_A7TULL)    0.193    0.159    3.628 r
  u_cortexm0integration/u_cortexm0/u_logic/n2419 (net)     1    0.004        0.000      3.628 r
  u_cortexm0integration/u_cortexm0/u_logic/U3700/B (NAND3B_X1_A7TULL)    0.193    0.000 *    3.628 r
  u_cortexm0integration/u_cortexm0/u_logic/U3700/Y (NAND3B_X1_A7TULL)    0.410    0.327    3.955 f
  u_cortexm0integration/u_cortexm0/u_logic/n2420 (net)     1    0.010        0.000      3.955 f
  u_cortexm0integration/u_cortexm0/u_logic/U3701/B0 (AOI21_X1_A7TULL)    0.410    0.000 *    3.955 f
  u_cortexm0integration/u_cortexm0/u_logic/U3701/Y (AOI21_X1_A7TULL)    1.100    0.792    4.747 r
  u_cortexm0integration/u_cortexm0/u_logic/n5284 (net)     4    0.035        0.000      4.747 r
  u_cortexm0integration/u_cortexm0/u_logic/U3702/A (NAND2_X1_A7TULL)    1.100    0.000 *    4.747 r
  u_cortexm0integration/u_cortexm0/u_logic/U3702/Y (NAND2_X1_A7TULL)    0.486    0.462    5.210 f
  u_cortexm0integration/u_cortexm0/u_logic/n2501 (net)     2    0.012        0.000      5.210 f
  u_cortexm0integration/u_cortexm0/u_logic/U3704/A (NOR2_X3_A7TULL)    0.486    0.000 *    5.210 f
  u_cortexm0integration/u_cortexm0/u_logic/U3704/Y (NOR2_X3_A7TULL)    1.061    0.788    5.998 r
  u_cortexm0integration/u_cortexm0/u_logic/n2582 (net)    14    0.073        0.000      5.998 r
  u_cortexm0integration/u_cortexm0/u_logic/U3770/S0 (MXI2_X1_A7TULL)    1.061    0.001 *    5.998 r
  u_cortexm0integration/u_cortexm0/u_logic/U3770/Y (MXI2_X1_A7TULL)    1.282    0.861    6.860 r
  u_cortexm0integration/u_cortexm0/u_logic/hwdata_o[14] (net)     2    0.040    0.000    6.860 r
  u_cortexm0integration/u_cortexm0/u_logic/hwdata_o[14] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000    6.860 r
  u_cortexm0integration/u_cortexm0/HWDATA[14] (net)      0.040               0.000      6.860 r
  u_cortexm0integration/u_cortexm0/HWDATA[14] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000    6.860 r
  u_cortexm0integration/HWDATA[14] (net)                 0.040               0.000      6.860 r
  u_cortexm0integration/HWDATA[14] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000    6.860 r
  n822 (net)                                             0.040               0.000      6.860 r
  U495/A (BUF_X2_A7TULL)                                           1.282     0.003 *    6.862 r
  U495/Y (BUF_X2_A7TULL)                                           1.788     1.349      8.212 r
  n892 (net)                                   22        0.178               0.000      8.212 r
  U60/A (BUF_X2_A7TULL)                                            1.788     0.005 *    8.217 r
  U60/Y (BUF_X2_A7TULL)                                            1.517     1.231      9.447 r
  HWDATA[14] (net)                              1        0.150               0.000      9.447 r
  HWDATA[14] (out)                                                 1.517     0.000 *    9.447 r
  data arrival time                                                                     9.447

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                    -9.447
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.353


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HWDATA[12] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/CK (SDFFRHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/Q (SDFFRHQ_X2_A7TULL)    0.307    0.570    2.570 f
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11    0.045       0.000      2.570 f
  u_cortexm0integration/u_cortexm0/u_logic/U632/A (BUF_X4_A7TULL)    0.307    0.000 *    2.570 f
  u_cortexm0integration/u_cortexm0/u_logic/U632/Y (BUF_X4_A7TULL)    0.253    0.422     2.992 f
  u_cortexm0integration/u_cortexm0/u_logic/n1500 (net)    20    0.080        0.000      2.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U809/B (NAND2_X2_A7TULL)    0.253    0.001 *    2.993 f
  u_cortexm0integration/u_cortexm0/u_logic/U809/Y (NAND2_X2_A7TULL)    0.268    0.248    3.242 r
  u_cortexm0integration/u_cortexm0/u_logic/n5950 (net)     5    0.018        0.000      3.242 r
  u_cortexm0integration/u_cortexm0/u_logic/U852/A (INV_X1_A7TULL)    0.268    0.000 *    3.242 r
  u_cortexm0integration/u_cortexm0/u_logic/U852/Y (INV_X1_A7TULL)    0.227    0.227     3.469 f
  u_cortexm0integration/u_cortexm0/u_logic/n6977 (net)     4    0.017        0.000      3.469 f
  u_cortexm0integration/u_cortexm0/u_logic/U3698/A (NAND2_X1_A7TULL)    0.227    0.000 *    3.469 f
  u_cortexm0integration/u_cortexm0/u_logic/U3698/Y (NAND2_X1_A7TULL)    0.193    0.159    3.628 r
  u_cortexm0integration/u_cortexm0/u_logic/n2419 (net)     1    0.004        0.000      3.628 r
  u_cortexm0integration/u_cortexm0/u_logic/U3700/B (NAND3B_X1_A7TULL)    0.193    0.000 *    3.628 r
  u_cortexm0integration/u_cortexm0/u_logic/U3700/Y (NAND3B_X1_A7TULL)    0.410    0.327    3.955 f
  u_cortexm0integration/u_cortexm0/u_logic/n2420 (net)     1    0.010        0.000      3.955 f
  u_cortexm0integration/u_cortexm0/u_logic/U3701/B0 (AOI21_X1_A7TULL)    0.410    0.000 *    3.955 f
  u_cortexm0integration/u_cortexm0/u_logic/U3701/Y (AOI21_X1_A7TULL)    1.100    0.792    4.747 r
  u_cortexm0integration/u_cortexm0/u_logic/n5284 (net)     4    0.035        0.000      4.747 r
  u_cortexm0integration/u_cortexm0/u_logic/U3702/A (NAND2_X1_A7TULL)    1.100    0.000 *    4.747 r
  u_cortexm0integration/u_cortexm0/u_logic/U3702/Y (NAND2_X1_A7TULL)    0.486    0.462    5.210 f
  u_cortexm0integration/u_cortexm0/u_logic/n2501 (net)     2    0.012        0.000      5.210 f
  u_cortexm0integration/u_cortexm0/u_logic/U3704/A (NOR2_X3_A7TULL)    0.486    0.000 *    5.210 f
  u_cortexm0integration/u_cortexm0/u_logic/U3704/Y (NOR2_X3_A7TULL)    1.061    0.788    5.998 r
  u_cortexm0integration/u_cortexm0/u_logic/n2582 (net)    14    0.073        0.000      5.998 r
  u_cortexm0integration/u_cortexm0/u_logic/U1036/A (INV_X1_A7TULL)    1.061    0.001 *    5.999 r
  u_cortexm0integration/u_cortexm0/u_logic/U1036/Y (INV_X1_A7TULL)    0.428    0.418    6.417 f
  u_cortexm0integration/u_cortexm0/u_logic/n3603 (net)     3    0.018        0.000      6.417 f
  u_cortexm0integration/u_cortexm0/u_logic/U3843/S0 (MX2_X1_A7TULL)    0.428    0.000 *    6.417 f
  u_cortexm0integration/u_cortexm0/u_logic/U3843/Y (MX2_X1_A7TULL)    0.585    0.764    7.180 r
  u_cortexm0integration/u_cortexm0/u_logic/hwdata_o[12] (net)     2    0.038    0.000    7.180 r
  u_cortexm0integration/u_cortexm0/u_logic/hwdata_o[12] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000    7.180 r
  u_cortexm0integration/u_cortexm0/HWDATA[12] (net)      0.038               0.000      7.180 r
  u_cortexm0integration/u_cortexm0/HWDATA[12] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000    7.180 r
  u_cortexm0integration/HWDATA[12] (net)                 0.038               0.000      7.180 r
  u_cortexm0integration/HWDATA[12] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000    7.180 r
  n579 (net)                                             0.038               0.000      7.180 r
  U470/A (BUF_X2_A7TULL)                                           0.585     0.002 *    7.183 r
  U470/Y (BUF_X2_A7TULL)                                           1.401     1.049      8.231 r
  n894 (net)                                   14        0.138               0.000      8.231 r
  U54/A (BUF_X2_A7TULL)                                            1.401     0.004 *    8.236 r
  U54/Y (BUF_X2_A7TULL)                                            1.512     1.205      9.441 r
  HWDATA[12] (net)                              1        0.150               0.000      9.441 r
  HWDATA[12] (out)                                                 1.512     0.000 *    9.441 r
  data arrival time                                                                     9.441

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                    -9.441
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.359


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HWDATA[8] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/CK (SDFFRHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/Q (SDFFRHQ_X2_A7TULL)    0.307    0.570    2.570 f
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11    0.045       0.000      2.570 f
  u_cortexm0integration/u_cortexm0/u_logic/U632/A (BUF_X4_A7TULL)    0.307    0.000 *    2.570 f
  u_cortexm0integration/u_cortexm0/u_logic/U632/Y (BUF_X4_A7TULL)    0.253    0.422     2.992 f
  u_cortexm0integration/u_cortexm0/u_logic/n1500 (net)    20    0.080        0.000      2.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U809/B (NAND2_X2_A7TULL)    0.253    0.001 *    2.993 f
  u_cortexm0integration/u_cortexm0/u_logic/U809/Y (NAND2_X2_A7TULL)    0.268    0.248    3.242 r
  u_cortexm0integration/u_cortexm0/u_logic/n5950 (net)     5    0.018        0.000      3.242 r
  u_cortexm0integration/u_cortexm0/u_logic/U852/A (INV_X1_A7TULL)    0.268    0.000 *    3.242 r
  u_cortexm0integration/u_cortexm0/u_logic/U852/Y (INV_X1_A7TULL)    0.227    0.227     3.469 f
  u_cortexm0integration/u_cortexm0/u_logic/n6977 (net)     4    0.017        0.000      3.469 f
  u_cortexm0integration/u_cortexm0/u_logic/U3698/A (NAND2_X1_A7TULL)    0.227    0.000 *    3.469 f
  u_cortexm0integration/u_cortexm0/u_logic/U3698/Y (NAND2_X1_A7TULL)    0.193    0.159    3.628 r
  u_cortexm0integration/u_cortexm0/u_logic/n2419 (net)     1    0.004        0.000      3.628 r
  u_cortexm0integration/u_cortexm0/u_logic/U3700/B (NAND3B_X1_A7TULL)    0.193    0.000 *    3.628 r
  u_cortexm0integration/u_cortexm0/u_logic/U3700/Y (NAND3B_X1_A7TULL)    0.410    0.327    3.955 f
  u_cortexm0integration/u_cortexm0/u_logic/n2420 (net)     1    0.010        0.000      3.955 f
  u_cortexm0integration/u_cortexm0/u_logic/U3701/B0 (AOI21_X1_A7TULL)    0.410    0.000 *    3.955 f
  u_cortexm0integration/u_cortexm0/u_logic/U3701/Y (AOI21_X1_A7TULL)    1.100    0.792    4.747 r
  u_cortexm0integration/u_cortexm0/u_logic/n5284 (net)     4    0.035        0.000      4.747 r
  u_cortexm0integration/u_cortexm0/u_logic/U3702/A (NAND2_X1_A7TULL)    1.100    0.000 *    4.747 r
  u_cortexm0integration/u_cortexm0/u_logic/U3702/Y (NAND2_X1_A7TULL)    0.486    0.462    5.210 f
  u_cortexm0integration/u_cortexm0/u_logic/n2501 (net)     2    0.012        0.000      5.210 f
  u_cortexm0integration/u_cortexm0/u_logic/U3704/A (NOR2_X3_A7TULL)    0.486    0.000 *    5.210 f
  u_cortexm0integration/u_cortexm0/u_logic/U3704/Y (NOR2_X3_A7TULL)    1.061    0.788    5.998 r
  u_cortexm0integration/u_cortexm0/u_logic/n2582 (net)    14    0.073        0.000      5.998 r
  u_cortexm0integration/u_cortexm0/u_logic/U3722/S0 (MXI2_X2_A7TULL)    1.061    0.001 *    5.999 r
  u_cortexm0integration/u_cortexm0/u_logic/U3722/Y (MXI2_X2_A7TULL)    0.870    0.673    6.672 r
  u_cortexm0integration/u_cortexm0/u_logic/hwdata_o[8] (net)     2    0.038    0.000    6.672 r
  u_cortexm0integration/u_cortexm0/u_logic/hwdata_o[8] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000    6.672 r
  u_cortexm0integration/u_cortexm0/HWDATA[8] (net)       0.038               0.000      6.672 r
  u_cortexm0integration/u_cortexm0/HWDATA[8] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000    6.672 r
  u_cortexm0integration/HWDATA[8] (net)                  0.038               0.000      6.672 r
  u_cortexm0integration/HWDATA[8] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000     6.672 r
  n583 (net)                                             0.038               0.000      6.672 r
  U498/A (BUF_X2_A7TULL)                                           0.870     0.002 *    6.674 r
  U498/Y (BUF_X2_A7TULL)                                           1.949     1.402      8.076 r
  n898 (net)                                   20        0.195               0.000      8.076 r
  U56/A (BUF_X2_A7TULL)                                            1.949     0.006 *    8.083 r
  U56/Y (BUF_X2_A7TULL)                                            1.517     1.240      9.323 r
  HWDATA[8] (net)                               1        0.150               0.000      9.323 r
  HWDATA[8] (out)                                                  1.517     0.000 *    9.323 r
  data arrival time                                                                     9.323

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                    -9.323
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.477


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HWDATA[17] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/CK (SDFFRHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/Q (SDFFRHQ_X2_A7TULL)    0.513    0.654    2.654 r
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11    0.047       0.000      2.654 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/A (BUF_X4_A7TULL)    0.513    0.000 *    2.655 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/Y (BUF_X4_A7TULL)    0.448    0.490     3.145 r
  u_cortexm0integration/u_cortexm0/u_logic/n1500 (net)    20    0.084        0.000      3.145 r
  u_cortexm0integration/u_cortexm0/u_logic/U809/B (NAND2_X2_A7TULL)    0.448    0.001 *    3.146 r
  u_cortexm0integration/u_cortexm0/u_logic/U809/Y (NAND2_X2_A7TULL)    0.309    0.249    3.395 f
  u_cortexm0integration/u_cortexm0/u_logic/n5950 (net)     5    0.017        0.000      3.395 f
  u_cortexm0integration/u_cortexm0/u_logic/U852/A (INV_X1_A7TULL)    0.309    0.000 *    3.395 f
  u_cortexm0integration/u_cortexm0/u_logic/U852/Y (INV_X1_A7TULL)    0.299    0.285     3.680 r
  u_cortexm0integration/u_cortexm0/u_logic/n6977 (net)     4    0.017        0.000      3.680 r
  u_cortexm0integration/u_cortexm0/u_logic/U3698/A (NAND2_X1_A7TULL)    0.299    0.000 *    3.680 r
  u_cortexm0integration/u_cortexm0/u_logic/U3698/Y (NAND2_X1_A7TULL)    0.268    0.190    3.870 f
  u_cortexm0integration/u_cortexm0/u_logic/n2419 (net)     1    0.004        0.000      3.870 f
  u_cortexm0integration/u_cortexm0/u_logic/U3700/B (NAND3B_X1_A7TULL)    0.268    0.000 *    3.870 f
  u_cortexm0integration/u_cortexm0/u_logic/U3700/Y (NAND3B_X1_A7TULL)    0.253    0.245    4.115 r
  u_cortexm0integration/u_cortexm0/u_logic/n2420 (net)     1    0.010        0.000      4.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U3701/B0 (AOI21_X1_A7TULL)    0.253    0.000 *    4.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U3701/Y (AOI21_X1_A7TULL)    0.738    0.335    4.450 f
  u_cortexm0integration/u_cortexm0/u_logic/n5284 (net)     4    0.033        0.000      4.450 f
  u_cortexm0integration/u_cortexm0/u_logic/U3775/A (NOR2_X3_A7TULL)    0.738    0.000 *    4.451 f
  u_cortexm0integration/u_cortexm0/u_logic/U3775/Y (NOR2_X3_A7TULL)    1.434    1.089    5.539 r
  u_cortexm0integration/u_cortexm0/u_logic/n2578 (net)    11    0.101        0.000      5.539 r
  u_cortexm0integration/u_cortexm0/u_logic/U943/A (INV_X1_A7TULL)    1.434    0.001 *    5.540 r
  u_cortexm0integration/u_cortexm0/u_logic/U943/Y (INV_X1_A7TULL)    1.153    1.152     6.691 f
  u_cortexm0integration/u_cortexm0/u_logic/n3476 (net)     6    0.098        0.000      6.691 f
  u_cortexm0integration/u_cortexm0/u_logic/U3984/S0 (MX2_X4_A7TULL)    1.153    0.001 *    6.692 f
  u_cortexm0integration/u_cortexm0/u_logic/U3984/Y (MX2_X4_A7TULL)    1.303    1.377    8.069 r
  u_cortexm0integration/u_cortexm0/u_logic/hwdata_o[17] (net)    22    0.258    0.000    8.069 r
  u_cortexm0integration/u_cortexm0/u_logic/hwdata_o[17] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000    8.069 r
  u_cortexm0integration/u_cortexm0/HWDATA[17] (net)      0.258               0.000      8.069 r
  u_cortexm0integration/u_cortexm0/HWDATA[17] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000    8.069 r
  u_cortexm0integration/HWDATA[17] (net)                 0.258               0.000      8.069 r
  u_cortexm0integration/HWDATA[17] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000    8.069 r
  n574 (net)                                             0.258               0.000      8.069 r
  U62/A (BUF_X2_A7TULL)                                            1.303     0.023 *    8.092 r
  U62/Y (BUF_X2_A7TULL)                                            1.513     1.196      9.289 r
  HWDATA[17] (net)                              1        0.150               0.000      9.289 r
  HWDATA[17] (out)                                                 1.513     0.000 *    9.289 r
  data arrival time                                                                     9.289

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                    -9.289
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.511


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/X98l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: LOCKUP (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/X98l85_reg/CK (SDFFRHQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/X98l85_reg/Q (SDFFRHQ_X1_A7TULL)    0.844    0.927    2.927 f
  u_cortexm0integration/u_cortexm0/u_logic/n8989 (net)     7    0.074        0.000      2.927 f
  u_cortexm0integration/u_cortexm0/u_logic/U2633/A (INV_X4_A7TULL)    0.844    0.001 *    2.928 f
  u_cortexm0integration/u_cortexm0/u_logic/U2633/Y (INV_X4_A7TULL)    0.331    0.350    3.277 r
  u_cortexm0integration/u_cortexm0/u_logic/n1661 (net)     5    0.029        0.000      3.277 r
  u_cortexm0integration/u_cortexm0/u_logic/U2539/B (NOR2_X1_A7TULL)    0.331    0.001 *    3.278 r
  u_cortexm0integration/u_cortexm0/u_logic/U2539/Y (NOR2_X1_A7TULL)    0.321    0.229    3.507 f
  u_cortexm0integration/u_cortexm0/u_logic/n1615 (net)     3    0.011        0.000      3.507 f
  u_cortexm0integration/u_cortexm0/u_logic/U2540/B (NAND2_X1_A7TULL)    0.321    0.000 *    3.507 f
  u_cortexm0integration/u_cortexm0/u_logic/U2540/Y (NAND2_X1_A7TULL)    0.349    0.328    3.835 r
  u_cortexm0integration/u_cortexm0/u_logic/n1626 (net)     4    0.020        0.000      3.835 r
  u_cortexm0integration/u_cortexm0/u_logic/U2552/A (NOR2_X3_A7TULL)    0.349    0.000 *    3.835 r
  u_cortexm0integration/u_cortexm0/u_logic/U2552/Y (NOR2_X3_A7TULL)    0.268    0.175    4.010 f
  u_cortexm0integration/u_cortexm0/u_logic/n3214 (net)     4    0.024        0.000      4.010 f
  u_cortexm0integration/u_cortexm0/u_logic/U2625/B1 (AOI22_X1_A7TULL)    0.268    0.000 *    4.010 f
  u_cortexm0integration/u_cortexm0/u_logic/U2625/Y (AOI22_X1_A7TULL)    0.331    0.381    4.391 r
  u_cortexm0integration/u_cortexm0/u_logic/n1649 (net)     1    0.005        0.000      4.391 r
  u_cortexm0integration/u_cortexm0/u_logic/U2626/B0 (OAI21_X2_A7TULL)    0.331    0.000 *    4.391 r
  u_cortexm0integration/u_cortexm0/u_logic/U2626/Y (OAI21_X2_A7TULL)    0.145    0.168    4.559 f
  u_cortexm0integration/u_cortexm0/u_logic/n1651 (net)     1    0.004        0.000      4.559 f
  u_cortexm0integration/u_cortexm0/u_logic/U2627/B0 (AOI21_X2_A7TULL)    0.145    0.000 *    4.559 f
  u_cortexm0integration/u_cortexm0/u_logic/U2627/Y (AOI21_X2_A7TULL)    0.227    0.193    4.753 r
  u_cortexm0integration/u_cortexm0/u_logic/n1652 (net)     1    0.004        0.000      4.753 r
  u_cortexm0integration/u_cortexm0/u_logic/U2628/D (NAND4_X1_A7TULL)    0.227    0.000 *    4.753 r
  u_cortexm0integration/u_cortexm0/u_logic/U2628/Y (NAND4_X1_A7TULL)    0.349    0.325    5.077 f
  u_cortexm0integration/u_cortexm0/u_logic/n1656 (net)     1    0.004        0.000      5.077 f
  u_cortexm0integration/u_cortexm0/u_logic/U2629/D (NOR4_X1_A7TULL)    0.349    0.000 *    5.077 f
  u_cortexm0integration/u_cortexm0/u_logic/U2629/Y (NOR4_X1_A7TULL)    0.812    0.714    5.791 r
  u_cortexm0integration/u_cortexm0/u_logic/n2591 (net)     2    0.013        0.000      5.791 r
  u_cortexm0integration/u_cortexm0/u_logic/U2630/C0 (AOI211_X2_A7TULL)    0.812    0.000 *    5.791 r
  u_cortexm0integration/u_cortexm0/u_logic/U2630/Y (AOI211_X2_A7TULL)    0.218    0.198    5.989 f
  u_cortexm0integration/u_cortexm0/u_logic/n1660 (net)     1    0.004        0.000      5.989 f
  u_cortexm0integration/u_cortexm0/u_logic/U2631/B0 (AOI2BB1_X1_A7TULL)    0.218    0.000 *    5.989 f
  u_cortexm0integration/u_cortexm0/u_logic/U2631/Y (AOI2BB1_X1_A7TULL)    0.661    0.488    6.477 r
  u_cortexm0integration/u_cortexm0/u_logic/n1664 (net)     1    0.020        0.000      6.477 r
  u_cortexm0integration/u_cortexm0/u_logic/U2637/A1N (OAI2BB1_X2_A7TULL)    0.661    0.001 *    6.478 r
  u_cortexm0integration/u_cortexm0/u_logic/U2637/Y (OAI2BB1_X2_A7TULL)    0.313    0.470    6.948 r
  u_cortexm0integration/u_cortexm0/u_logic/n6680 (net)     4    0.024        0.000      6.948 r
  u_cortexm0integration/u_cortexm0/u_logic/U2640/A (NAND2_X1_A7TULL)    0.313    0.000 *    6.948 r
  u_cortexm0integration/u_cortexm0/u_logic/U2640/Y (NAND2_X1_A7TULL)    0.190    0.197    7.145 f
  u_cortexm0integration/u_cortexm0/u_logic/n1666 (net)     1    0.005        0.000      7.145 f
  u_cortexm0integration/u_cortexm0/u_logic/U2641/B (NAND2B_X2_A7TULL)    0.190    0.000 *    7.145 f
  u_cortexm0integration/u_cortexm0/u_logic/U2641/Y (NAND2B_X2_A7TULL)    0.148    0.163    7.308 r
  u_cortexm0integration/u_cortexm0/u_logic/n6547 (net)     2    0.007        0.000      7.308 r
  u_cortexm0integration/u_cortexm0/u_logic/U2645/A0 (OAI21_X1_A7TULL)    0.148    0.000 *    7.308 r
  u_cortexm0integration/u_cortexm0/u_logic/U2645/Y (OAI21_X1_A7TULL)    0.246    0.187    7.494 f
  u_cortexm0integration/u_cortexm0/u_logic/n1672 (net)     1    0.006        0.000      7.494 f
  u_cortexm0integration/u_cortexm0/u_logic/U2648/B0 (OAI211_X2_A7TULL)    0.246    0.000 *    7.494 f
  u_cortexm0integration/u_cortexm0/u_logic/U2648/Y (OAI211_X2_A7TULL)    1.295    0.456    7.951 r
  u_cortexm0integration/u_cortexm0/u_logic/lockup_o (net)     5    0.054     0.000      7.951 r
  u_cortexm0integration/u_cortexm0/u_logic/lockup_o (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000    7.951 r
  u_cortexm0integration/u_cortexm0/LOCKUP (net)          0.054               0.000      7.951 r
  u_cortexm0integration/u_cortexm0/LOCKUP (cmsdk_mcu_system_CORTEXM0DS_0)    0.000      7.951 r
  u_cortexm0integration/LOCKUP (net)                     0.054               0.000      7.951 r
  u_cortexm0integration/LOCKUP (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)      0.000      7.951 r
  n667 (net)                                             0.054               0.000      7.951 r
  U391/A (BUF_X2_A7TULL)                                           1.295     0.002 *    7.953 r
  U391/Y (BUF_X2_A7TULL)                                           1.514     1.196      9.149 r
  LOCKUP (net)                                  1        0.150               0.000      9.149 r
  LOCKUP (out)                                                     1.514     0.000 *    9.149 r
  data arrival time                                                                     9.149

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                    -9.149
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.651


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HWDATA[15] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/CK (SDFFRHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/Q (SDFFRHQ_X2_A7TULL)    0.307    0.570    2.570 f
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11    0.045       0.000      2.570 f
  u_cortexm0integration/u_cortexm0/u_logic/U632/A (BUF_X4_A7TULL)    0.307    0.000 *    2.570 f
  u_cortexm0integration/u_cortexm0/u_logic/U632/Y (BUF_X4_A7TULL)    0.253    0.422     2.992 f
  u_cortexm0integration/u_cortexm0/u_logic/n1500 (net)    20    0.080        0.000      2.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U809/B (NAND2_X2_A7TULL)    0.253    0.001 *    2.993 f
  u_cortexm0integration/u_cortexm0/u_logic/U809/Y (NAND2_X2_A7TULL)    0.268    0.248    3.242 r
  u_cortexm0integration/u_cortexm0/u_logic/n5950 (net)     5    0.018        0.000      3.242 r
  u_cortexm0integration/u_cortexm0/u_logic/U852/A (INV_X1_A7TULL)    0.268    0.000 *    3.242 r
  u_cortexm0integration/u_cortexm0/u_logic/U852/Y (INV_X1_A7TULL)    0.227    0.227     3.469 f
  u_cortexm0integration/u_cortexm0/u_logic/n6977 (net)     4    0.017        0.000      3.469 f
  u_cortexm0integration/u_cortexm0/u_logic/U3698/A (NAND2_X1_A7TULL)    0.227    0.000 *    3.469 f
  u_cortexm0integration/u_cortexm0/u_logic/U3698/Y (NAND2_X1_A7TULL)    0.193    0.159    3.628 r
  u_cortexm0integration/u_cortexm0/u_logic/n2419 (net)     1    0.004        0.000      3.628 r
  u_cortexm0integration/u_cortexm0/u_logic/U3700/B (NAND3B_X1_A7TULL)    0.193    0.000 *    3.628 r
  u_cortexm0integration/u_cortexm0/u_logic/U3700/Y (NAND3B_X1_A7TULL)    0.410    0.327    3.955 f
  u_cortexm0integration/u_cortexm0/u_logic/n2420 (net)     1    0.010        0.000      3.955 f
  u_cortexm0integration/u_cortexm0/u_logic/U3701/B0 (AOI21_X1_A7TULL)    0.410    0.000 *    3.955 f
  u_cortexm0integration/u_cortexm0/u_logic/U3701/Y (AOI21_X1_A7TULL)    1.100    0.792    4.747 r
  u_cortexm0integration/u_cortexm0/u_logic/n5284 (net)     4    0.035        0.000      4.747 r
  u_cortexm0integration/u_cortexm0/u_logic/U3702/A (NAND2_X1_A7TULL)    1.100    0.000 *    4.747 r
  u_cortexm0integration/u_cortexm0/u_logic/U3702/Y (NAND2_X1_A7TULL)    0.486    0.462    5.210 f
  u_cortexm0integration/u_cortexm0/u_logic/n2501 (net)     2    0.012        0.000      5.210 f
  u_cortexm0integration/u_cortexm0/u_logic/U3704/A (NOR2_X3_A7TULL)    0.486    0.000 *    5.210 f
  u_cortexm0integration/u_cortexm0/u_logic/U3704/Y (NOR2_X3_A7TULL)    1.061    0.788    5.998 r
  u_cortexm0integration/u_cortexm0/u_logic/n2582 (net)    14    0.073        0.000      5.998 r
  u_cortexm0integration/u_cortexm0/u_logic/U3718/S0 (MXI2_X1_A7TULL)    1.061    0.001 *    5.998 r
  u_cortexm0integration/u_cortexm0/u_logic/U3718/Y (MXI2_X1_A7TULL)    0.515    0.504    6.502 r
  u_cortexm0integration/u_cortexm0/u_logic/hwdata_o[15] (net)     2    0.013    0.000    6.502 r
  u_cortexm0integration/u_cortexm0/u_logic/hwdata_o[15] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000    6.502 r
  u_cortexm0integration/u_cortexm0/HWDATA[15] (net)      0.013               0.000      6.502 r
  u_cortexm0integration/u_cortexm0/HWDATA[15] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000    6.502 r
  u_cortexm0integration/HWDATA[15] (net)                 0.013               0.000      6.502 r
  u_cortexm0integration/HWDATA[15] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000    6.502 r
  n829 (net)                                             0.013               0.000      6.502 r
  U541/A (BUF_X3_A7TULL)                                           0.515     0.000 *    6.502 r
  U541/Y (BUF_X3_A7TULL)                                           1.991     1.373      7.876 r
  n891 (net)                                   26        0.293               0.000      7.876 r
  U59/A (BUF_X2_A7TULL)                                            1.991     0.022 *    7.898 r
  U59/Y (BUF_X2_A7TULL)                                            1.518     1.243      9.140 r
  HWDATA[15] (net)                              1        0.150               0.000      9.140 r
  HWDATA[15] (out)                                                 1.518     0.000 *    9.140 r
  data arrival time                                                                     9.140

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                    -9.140
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.660


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HWDATA[11] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/CK (SDFFRHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/Q (SDFFRHQ_X2_A7TULL)    0.307    0.570    2.570 f
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11    0.045       0.000      2.570 f
  u_cortexm0integration/u_cortexm0/u_logic/U632/A (BUF_X4_A7TULL)    0.307    0.000 *    2.570 f
  u_cortexm0integration/u_cortexm0/u_logic/U632/Y (BUF_X4_A7TULL)    0.253    0.422     2.992 f
  u_cortexm0integration/u_cortexm0/u_logic/n1500 (net)    20    0.080        0.000      2.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U809/B (NAND2_X2_A7TULL)    0.253    0.001 *    2.993 f
  u_cortexm0integration/u_cortexm0/u_logic/U809/Y (NAND2_X2_A7TULL)    0.268    0.248    3.242 r
  u_cortexm0integration/u_cortexm0/u_logic/n5950 (net)     5    0.018        0.000      3.242 r
  u_cortexm0integration/u_cortexm0/u_logic/U852/A (INV_X1_A7TULL)    0.268    0.000 *    3.242 r
  u_cortexm0integration/u_cortexm0/u_logic/U852/Y (INV_X1_A7TULL)    0.227    0.227     3.469 f
  u_cortexm0integration/u_cortexm0/u_logic/n6977 (net)     4    0.017        0.000      3.469 f
  u_cortexm0integration/u_cortexm0/u_logic/U3698/A (NAND2_X1_A7TULL)    0.227    0.000 *    3.469 f
  u_cortexm0integration/u_cortexm0/u_logic/U3698/Y (NAND2_X1_A7TULL)    0.193    0.159    3.628 r
  u_cortexm0integration/u_cortexm0/u_logic/n2419 (net)     1    0.004        0.000      3.628 r
  u_cortexm0integration/u_cortexm0/u_logic/U3700/B (NAND3B_X1_A7TULL)    0.193    0.000 *    3.628 r
  u_cortexm0integration/u_cortexm0/u_logic/U3700/Y (NAND3B_X1_A7TULL)    0.410    0.327    3.955 f
  u_cortexm0integration/u_cortexm0/u_logic/n2420 (net)     1    0.010        0.000      3.955 f
  u_cortexm0integration/u_cortexm0/u_logic/U3701/B0 (AOI21_X1_A7TULL)    0.410    0.000 *    3.955 f
  u_cortexm0integration/u_cortexm0/u_logic/U3701/Y (AOI21_X1_A7TULL)    1.100    0.792    4.747 r
  u_cortexm0integration/u_cortexm0/u_logic/n5284 (net)     4    0.035        0.000      4.747 r
  u_cortexm0integration/u_cortexm0/u_logic/U3702/A (NAND2_X1_A7TULL)    1.100    0.000 *    4.747 r
  u_cortexm0integration/u_cortexm0/u_logic/U3702/Y (NAND2_X1_A7TULL)    0.486    0.462    5.210 f
  u_cortexm0integration/u_cortexm0/u_logic/n2501 (net)     2    0.012        0.000      5.210 f
  u_cortexm0integration/u_cortexm0/u_logic/U3704/A (NOR2_X3_A7TULL)    0.486    0.000 *    5.210 f
  u_cortexm0integration/u_cortexm0/u_logic/U3704/Y (NOR2_X3_A7TULL)    1.061    0.788    5.998 r
  u_cortexm0integration/u_cortexm0/u_logic/n2582 (net)    14    0.073        0.000      5.998 r
  u_cortexm0integration/u_cortexm0/u_logic/U3705/S0 (MXI2_X1_A7TULL)    1.061    0.000 *    5.998 r
  u_cortexm0integration/u_cortexm0/u_logic/U3705/Y (MXI2_X1_A7TULL)    0.948    0.707    6.705 r
  u_cortexm0integration/u_cortexm0/u_logic/hwdata_o[11] (net)     2    0.028    0.000    6.705 r
  u_cortexm0integration/u_cortexm0/u_logic/hwdata_o[11] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000    6.705 r
  u_cortexm0integration/u_cortexm0/HWDATA[11] (net)      0.028               0.000      6.705 r
  u_cortexm0integration/u_cortexm0/HWDATA[11] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000    6.705 r
  u_cortexm0integration/HWDATA[11] (net)                 0.028               0.000      6.705 r
  u_cortexm0integration/HWDATA[11] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000    6.705 r
  n580 (net)                                             0.028               0.000      6.705 r
  U555/A (BUF_X2_A7TULL)                                           0.948     0.001 *    6.706 r
  U555/Y (BUF_X2_A7TULL)                                           1.419     1.109      7.816 r
  n895 (net)                                   13        0.140               0.000      7.816 r
  U55/A (BUF_X2_A7TULL)                                            1.419     0.005 *    7.821 r
  U55/Y (BUF_X2_A7TULL)                                            1.510     1.206      9.027 r
  HWDATA[11] (net)                              1        0.150               0.000      9.027 r
  HWDATA[11] (out)                                                 1.510     0.000 *    9.027 r
  data arrival time                                                                     9.027

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                    -9.027
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.773


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HWDATA[31] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/CK (SDFFRHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/Q (SDFFRHQ_X2_A7TULL)    0.513    0.654    2.654 r
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11    0.047       0.000      2.654 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/A (BUF_X4_A7TULL)    0.513    0.000 *    2.655 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/Y (BUF_X4_A7TULL)    0.448    0.490     3.145 r
  u_cortexm0integration/u_cortexm0/u_logic/n1500 (net)    20    0.084        0.000      3.145 r
  u_cortexm0integration/u_cortexm0/u_logic/U809/B (NAND2_X2_A7TULL)    0.448    0.001 *    3.146 r
  u_cortexm0integration/u_cortexm0/u_logic/U809/Y (NAND2_X2_A7TULL)    0.309    0.249    3.395 f
  u_cortexm0integration/u_cortexm0/u_logic/n5950 (net)     5    0.017        0.000      3.395 f
  u_cortexm0integration/u_cortexm0/u_logic/U852/A (INV_X1_A7TULL)    0.309    0.000 *    3.395 f
  u_cortexm0integration/u_cortexm0/u_logic/U852/Y (INV_X1_A7TULL)    0.299    0.285     3.680 r
  u_cortexm0integration/u_cortexm0/u_logic/n6977 (net)     4    0.017        0.000      3.680 r
  u_cortexm0integration/u_cortexm0/u_logic/U3698/A (NAND2_X1_A7TULL)    0.299    0.000 *    3.680 r
  u_cortexm0integration/u_cortexm0/u_logic/U3698/Y (NAND2_X1_A7TULL)    0.268    0.190    3.870 f
  u_cortexm0integration/u_cortexm0/u_logic/n2419 (net)     1    0.004        0.000      3.870 f
  u_cortexm0integration/u_cortexm0/u_logic/U3700/B (NAND3B_X1_A7TULL)    0.268    0.000 *    3.870 f
  u_cortexm0integration/u_cortexm0/u_logic/U3700/Y (NAND3B_X1_A7TULL)    0.253    0.245    4.115 r
  u_cortexm0integration/u_cortexm0/u_logic/n2420 (net)     1    0.010        0.000      4.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U3701/B0 (AOI21_X1_A7TULL)    0.253    0.000 *    4.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U3701/Y (AOI21_X1_A7TULL)    0.738    0.335    4.450 f
  u_cortexm0integration/u_cortexm0/u_logic/n5284 (net)     4    0.033        0.000      4.450 f
  u_cortexm0integration/u_cortexm0/u_logic/U3775/A (NOR2_X3_A7TULL)    0.738    0.000 *    4.451 f
  u_cortexm0integration/u_cortexm0/u_logic/U3775/Y (NOR2_X3_A7TULL)    1.434    1.089    5.539 r
  u_cortexm0integration/u_cortexm0/u_logic/n2578 (net)    11    0.101        0.000      5.539 r
  u_cortexm0integration/u_cortexm0/u_logic/U943/A (INV_X1_A7TULL)    1.434    0.001 *    5.540 r
  u_cortexm0integration/u_cortexm0/u_logic/U943/Y (INV_X1_A7TULL)    1.153    1.152     6.691 f
  u_cortexm0integration/u_cortexm0/u_logic/n3476 (net)     6    0.098        0.000      6.691 f
  u_cortexm0integration/u_cortexm0/u_logic/U3983/A1 (OAI211_X8_A7TULL)    1.153    0.001 *    6.692 f
  u_cortexm0integration/u_cortexm0/u_logic/U3983/Y (OAI211_X8_A7TULL)    1.270    1.110    7.802 r
  u_cortexm0integration/u_cortexm0/u_logic/hwdata_o[31] (net)    24    0.212    0.000    7.802 r
  u_cortexm0integration/u_cortexm0/u_logic/hwdata_o[31] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000    7.802 r
  u_cortexm0integration/u_cortexm0/HWDATA[31] (net)      0.212               0.000      7.802 r
  u_cortexm0integration/u_cortexm0/HWDATA[31] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000    7.802 r
  u_cortexm0integration/HWDATA[31] (net)                 0.212               0.000      7.802 r
  u_cortexm0integration/HWDATA[31] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000    7.802 r
  n560 (net)                                             0.212               0.000      7.802 r
  U73/A (BUF_X2_A7TULL)                                            1.270     0.013 *    7.815 r
  U73/Y (BUF_X2_A7TULL)                                            1.515     1.194      9.010 r
  HWDATA[31] (net)                              1        0.150               0.000      9.010 r
  HWDATA[31] (out)                                                 1.515     0.000 *    9.010 r
  data arrival time                                                                     9.010

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                    -9.010
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.790


  Startpoint: u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_tick_reg
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_tx_shift_buf_reg_0/latch
            (gating element for clock PCLK)
  Path Group: PCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock PCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_tick_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_tick_reg/Q (SDFFRQ_X1_A7TULL)    1.107    1.152    3.152 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n357 (net)     8    0.076      0.000      3.152 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U113/A (NAND3_X1_A7TULL)    1.107    0.002 *    3.154 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U113/Y (NAND3_X1_A7TULL)    0.565    0.533    3.687 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n78 (net)     3    0.010       0.000      3.687 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U114/AN (NAND2B_X1_A7TULL)    0.565    0.000 *    3.687 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U114/Y (NAND2B_X1_A7TULL)    0.246    0.528    4.215 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n1 (net)     2    0.008        0.000      4.215 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U115/A (INV_X1_A7TULL)    0.246    0.000 *    4.215 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U115/Y (INV_X1_A7TULL)    0.209    0.210    4.425 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n55 (net)     2    0.011       0.000      4.425 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U248/A0 (AOI21_X1_A7TULL)    0.209    0.000 *    4.425 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U248/Y (AOI21_X1_A7TULL)    0.483    0.384    4.809 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n101 (net)     4    0.020      0.000      4.809 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U250/A (NAND2_X1_A7TULL)    0.483    0.000 *    4.809 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U250/Y (NAND2_X1_A7TULL)    0.279    0.308    5.117 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n86 (net)     3    0.011       0.000      5.117 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U251/C (NAND3_X1_A7TULL)    0.279    0.000 *    5.117 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U251/Y (NAND3_X1_A7TULL)    0.580    0.437    5.554 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n85 (net)     4    0.016       0.000      5.554 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U252/B1 (OAI32_X1_A7TULL)    0.580    0.000 *    5.554 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U252/Y (OAI32_X1_A7TULL)    0.618    0.342    5.896 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n57 (net)     1    0.005       0.000      5.896 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U253/A (NAND2_X1_A7TULL)    0.618    0.000 *    5.896 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U253/Y (NAND2_X1_A7TULL)    0.707    0.614    6.510 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n133 (net)     3    0.033      0.000      6.510 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U254/B (NOR2_X1_A7TULL)    0.707    0.001 *    6.511 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U254/Y (NOR2_X1_A7TULL)    0.356    0.386    6.897 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n126 (net)     2    0.007      0.000      6.897 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U255/A (INV_X1_A7TULL)    0.356    0.000 *    6.897 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U255/Y (INV_X1_A7TULL)    1.492    1.004    7.901 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n66 (net)     9    0.136       0.000      7.901 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U256/B0 (OAI2B11_X2_A7TULL)    1.492    0.005 *    7.906 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U256/Y (OAI2B11_X2_A7TULL)    1.397    0.938    8.843 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/N206 (net)     1    0.059      0.000      8.843 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_tx_shift_buf_reg_0/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_uart_4)    0.000    8.843 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_tx_shift_buf_reg_0/EN (net)    0.059    0.000    8.843 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_tx_shift_buf_reg_0/latch/E (TLATNTSCA_X8_A7TULL)    1.397    0.005 *    8.848 r
  data arrival time                                                                     8.848

  clock PCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_tx_shift_buf_reg_0/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.597     20.603
  data required time                                                                   20.603
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.603
  data arrival time                                                                    -8.848
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          11.755


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_reg_curr_val_reg_0/latch
            (gating element for clock PCLK)
  Path Group: PCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.528    0.824    2.824 r
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8    0.034             0.000      2.824 r
  u_apb_subsystem/u_ahb_to_apb/U121/A (INV_X1_A7TULL)              0.528     0.000 *    2.824 r
  u_apb_subsystem/u_ahb_to_apb/U121/Y (INV_X1_A7TULL)              0.225     0.227      3.050 f
  u_apb_subsystem/u_ahb_to_apb/n52 (net)        2        0.009               0.000      3.050 f
  u_apb_subsystem/u_ahb_to_apb/U122/A (NOR2_X1_A7TULL)             0.225     0.000 *    3.050 f
  u_apb_subsystem/u_ahb_to_apb/U122/Y (NOR2_X1_A7TULL)             2.041     1.271      4.321 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6        0.070               0.000      4.321 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000    4.321 r
  u_apb_subsystem/i_psel (net)                           0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000    4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)             0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/U11/B (NAND3B_X2_A7TULL)         2.041     0.002 *    4.324 r
  u_apb_subsystem/u_apb_slave_mux/U11/Y (NAND3B_X2_A7TULL)         1.173     1.093      5.417 f
  u_apb_subsystem/u_apb_slave_mux/OUT0 (net)     6       0.071               0.000      5.417 f
  u_apb_subsystem/u_apb_slave_mux/U12/B (NOR2B_X2_A7TULL)          1.173     0.001 *    5.417 f
  u_apb_subsystem/u_apb_slave_mux/U12/Y (NOR2B_X2_A7TULL)          0.721     0.708      6.126 r
  u_apb_subsystem/u_apb_slave_mux/PSEL1 (net)     3      0.027               0.000      6.126 r
  u_apb_subsystem/u_apb_slave_mux/PSEL1 (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000    6.126 r
  u_apb_subsystem/n68 (net)                              0.027               0.000      6.126 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/PSEL (cmsdk_mcu_system_cmsdk_apb_timer_1)    0.000    6.126 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/PSEL (net)    0.027          0.000      6.126 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/U82/A (INV_X1_A7TULL)    0.721    0.001 *    6.126 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/U82/Y (INV_X1_A7TULL)    0.403    0.410    6.536 f
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/n116 (net)     4    0.024    0.000      6.536 f
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/U160/B (NOR2_X1_A7TULL)    0.403    0.000 *    6.537 f
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/U160/Y (NOR2_X1_A7TULL)    0.676    0.484    7.021 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/n49 (net)     4    0.017     0.000      7.021 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/U163/A (NAND3_X1_A7TULL)    0.676    0.000 *    7.021 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/U163/Y (NAND3_X1_A7TULL)    1.255    0.872    7.893 f
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/n25 (net)     2    0.038     0.000      7.893 f
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/U84/A (INV_X1_A7TULL)    1.255    0.001 *    7.893 f
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/U84/Y (INV_X1_A7TULL)    0.674    0.716    8.610 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/n117 (net)     4    0.031    0.000      8.610 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/U203/B (OR2_X1_A7TULL)    0.674    0.000 *    8.610 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/U203/Y (OR2_X1_A7TULL)    0.198    0.401    9.011 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/N199 (net)     1    0.010    0.000      9.011 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_reg_curr_val_reg_0/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_timer_1)    0.000    9.011 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_reg_curr_val_reg_0/EN (net)    0.010    0.000    9.011 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_reg_curr_val_reg_0/latch/E (TLATNTSCA_X8_A7TULL)    0.198    0.000 *    9.011 r
  data arrival time                                                                     9.011

  clock PCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_reg_curr_val_reg_0/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.415     20.785
  data required time                                                                   20.785
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.785
  data arrival time                                                                    -9.011
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          11.773


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_reg_curr_val_reg_0/latch
            (gating element for clock PCLK)
  Path Group: PCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.528    0.824    2.824 r
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8    0.034             0.000      2.824 r
  u_apb_subsystem/u_ahb_to_apb/U121/A (INV_X1_A7TULL)              0.528     0.000 *    2.824 r
  u_apb_subsystem/u_ahb_to_apb/U121/Y (INV_X1_A7TULL)              0.225     0.227      3.050 f
  u_apb_subsystem/u_ahb_to_apb/n52 (net)        2        0.009               0.000      3.050 f
  u_apb_subsystem/u_ahb_to_apb/U122/A (NOR2_X1_A7TULL)             0.225     0.000 *    3.050 f
  u_apb_subsystem/u_ahb_to_apb/U122/Y (NOR2_X1_A7TULL)             2.041     1.271      4.321 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6        0.070               0.000      4.321 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000    4.321 r
  u_apb_subsystem/i_psel (net)                           0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000    4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)             0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/U11/B (NAND3B_X2_A7TULL)         2.041     0.002 *    4.324 r
  u_apb_subsystem/u_apb_slave_mux/U11/Y (NAND3B_X2_A7TULL)         1.173     1.093      5.417 f
  u_apb_subsystem/u_apb_slave_mux/OUT0 (net)     6       0.071               0.000      5.417 f
  u_apb_subsystem/u_apb_slave_mux/U14/A (NOR2_X2_A7TULL)           1.173     0.001 *    5.418 f
  u_apb_subsystem/u_apb_slave_mux/U14/Y (NOR2_X2_A7TULL)           0.439     0.457      5.875 r
  u_apb_subsystem/u_apb_slave_mux/PSEL0 (net)     2      0.008               0.000      5.875 r
  u_apb_subsystem/u_apb_slave_mux/PSEL0 (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000    5.875 r
  u_apb_subsystem/n67 (net)                              0.008               0.000      5.875 r
  u_apb_subsystem/U49/A (BUF_X2_A7TULL)                            0.439     0.000 *    5.875 r
  u_apb_subsystem/U49/Y (BUF_X2_A7TULL)                            0.184     0.331      6.206 r
  u_apb_subsystem/n175 (net)                    3        0.013               0.000      6.206 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/PSEL (cmsdk_mcu_system_cmsdk_apb_timer_0)    0.000    6.206 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/PSEL (net)    0.013          0.000      6.206 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/U81/A (INV_X1_A7TULL)    0.184    0.000 *    6.206 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/U81/Y (INV_X1_A7TULL)    0.155    0.158    6.364 f
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/n76 (net)     3    0.010     0.000      6.364 f
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/U153/C (NOR3_X1_A7TULL)    0.155    0.000 *    6.364 f
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/U153/Y (NOR3_X1_A7TULL)    0.540    0.371    6.735 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/n17 (net)     1    0.005     0.000      6.735 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/U154/A (NAND2_X2_A7TULL)    0.540    0.000 *    6.735 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/U154/Y (NAND2_X2_A7TULL)    0.390    0.234    6.970 f
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/n54 (net)     2    0.012     0.000      6.970 f
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/U155/B (NOR2_X3_A7TULL)    0.390    0.000 *    6.970 f
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/U155/Y (NOR2_X3_A7TULL)    0.408    0.382    7.352 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/n18 (net)     4    0.023     0.000      7.352 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/U206/AN (NAND2B_X1_A7TULL)    0.408    0.000 *    7.352 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/U206/Y (NAND2B_X1_A7TULL)    0.191    0.297    7.649 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/N199 (net)     1    0.007    0.000      7.649 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_reg_curr_val_reg_0/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_timer_3)    0.000    7.649 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_reg_curr_val_reg_0/EN (net)    0.007    0.000    7.649 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_reg_curr_val_reg_0/latch/E (TLATNTSCA_X8_A7TULL)    0.191    0.000 *    7.649 r
  data arrival time                                                                     7.649

  clock PCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_reg_curr_val_reg_0/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.414     20.786
  data required time                                                                   20.786
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.786
  data arrival time                                                                    -7.649
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          13.138


  Startpoint: u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_tick_reg
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_tx_shift_buf_reg_0/latch
            (gating element for clock PCLK)
  Path Group: PCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock PCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_tick_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_tick_reg/Q (SDFFRQ_X1_A7TULL)    1.069    1.131    3.131 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n358 (net)     8    0.073      0.000      3.131 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U113/A (NAND3_X1_A7TULL)    1.069    0.000 *    3.131 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U113/Y (NAND3_X1_A7TULL)    0.572    0.540    3.672 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n78 (net)     3    0.011       0.000      3.672 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U114/AN (NAND2B_X1_A7TULL)    0.572    0.000 *    3.672 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U114/Y (NAND2B_X1_A7TULL)    0.252    0.535    4.207 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n1 (net)     2    0.009        0.000      4.207 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U115/A (INV_X1_A7TULL)    0.252    0.000 *    4.207 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U115/Y (INV_X1_A7TULL)    0.184    0.194    4.400 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n55 (net)     2    0.009       0.000      4.400 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U248/A0 (AOI21_X1_A7TULL)    0.184    0.000 *    4.400 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U248/Y (AOI21_X1_A7TULL)    0.411    0.333    4.734 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n101 (net)     4    0.016      0.000      4.734 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U250/A (NAND2_X1_A7TULL)    0.411    0.000 *    4.734 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U250/Y (NAND2_X1_A7TULL)    0.249    0.270    5.003 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n86 (net)     3    0.010       0.000      5.003 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U251/C (NAND3_X1_A7TULL)    0.249    0.000 *    5.003 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U251/Y (NAND3_X1_A7TULL)    0.594    0.429    5.432 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n85 (net)     4    0.016       0.000      5.432 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U252/B1 (OAI32_X1_A7TULL)    0.594    0.000 *    5.432 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U252/Y (OAI32_X1_A7TULL)    0.635    0.349    5.781 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n57 (net)     1    0.005       0.000      5.781 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U253/A (NAND2_X2_A7TULL)    0.635    0.000 *    5.781 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U253/Y (NAND2_X2_A7TULL)    0.291    0.280    6.061 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n133 (net)     3    0.016      0.000      6.061 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U254/B (NOR2_X1_A7TULL)    0.291    0.000 *    6.062 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U254/Y (NOR2_X1_A7TULL)    0.382    0.342    6.403 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n126 (net)     2    0.010      0.000      6.403 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U255/A (INV_X1_A7TULL)    0.382    0.000 *    6.403 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U255/Y (INV_X1_A7TULL)    0.522    0.447    6.850 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n66 (net)     9    0.045       0.000      6.850 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U256/B0 (OAI2B11_X1_A7TULL)    0.522    0.000 *    6.850 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U256/Y (OAI2B11_X1_A7TULL)    0.376    0.263    7.113 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/N206 (net)     1    0.005      0.000      7.113 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_tx_shift_buf_reg_0/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_uart_2)    0.000    7.113 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_tx_shift_buf_reg_0/EN (net)    0.005    0.000    7.113 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_tx_shift_buf_reg_0/latch/E (TLATNTSCA_X8_A7TULL)    0.376    0.000 *    7.113 r
  data arrival time                                                                     7.113

  clock PCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_tx_shift_buf_reg_0/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.466     20.734
  data required time                                                                   20.734
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.734
  data arrival time                                                                    -7.113
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          13.621


  Startpoint: u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_tick_reg
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_tx_shift_buf_reg_0/latch
            (gating element for clock PCLK)
  Path Group: PCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock PCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_tick_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_tick_reg/Q (SDFFRQ_X1_A7TULL)    0.741    0.945    2.945 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n358 (net)     8    0.049      0.000      2.945 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U113/A (NAND3_X1_A7TULL)    0.741    0.000 *    2.946 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U113/Y (NAND3_X1_A7TULL)    0.487    0.462    3.408 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n78 (net)     3    0.010       0.000      3.408 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U114/AN (NAND2B_X1_A7TULL)    0.487    0.000 *    3.408 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U114/Y (NAND2B_X1_A7TULL)    0.237    0.501    3.909 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n1 (net)     2    0.008        0.000      3.909 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U115/A (INV_X1_A7TULL)    0.237    0.000 *    3.909 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U115/Y (INV_X1_A7TULL)    0.174    0.185    4.094 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n55 (net)     2    0.008       0.000      4.094 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U248/A0 (AOI21_X1_A7TULL)    0.174    0.000 *    4.094 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U248/Y (AOI21_X1_A7TULL)    0.409    0.329    4.423 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n101 (net)     4    0.016      0.000      4.423 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U250/A (NAND2_X1_A7TULL)    0.409    0.000 *    4.423 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U250/Y (NAND2_X1_A7TULL)    0.258    0.279    4.702 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n86 (net)     3    0.011       0.000      4.702 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U251/C (NAND3_X1_A7TULL)    0.258    0.000 *    4.702 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U251/Y (NAND3_X1_A7TULL)    0.542    0.410    5.112 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n85 (net)     4    0.014       0.000      5.112 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U252/B1 (OAI32_X1_A7TULL)    0.542    0.000 *    5.112 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U252/Y (OAI32_X1_A7TULL)    0.581    0.319    5.431 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n57 (net)     1    0.004       0.000      5.431 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U253/A (NAND2_X1_A7TULL)    0.581    0.000 *    5.431 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U253/Y (NAND2_X1_A7TULL)    0.385    0.379    5.810 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n133 (net)     3    0.014      0.000      5.810 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U254/B (NOR2_X1_A7TULL)    0.385    0.000 *    5.810 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U254/Y (NOR2_X1_A7TULL)    0.376    0.359    6.170 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n126 (net)     2    0.009      0.000      6.170 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U255/A (INV_X1_A7TULL)    0.376    0.000 *    6.170 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U255/Y (INV_X1_A7TULL)    0.585    0.483    6.652 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n66 (net)     9    0.051       0.000      6.652 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U256/B0 (OAI2B11_X1_A7TULL)    0.585    0.000 *    6.653 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U256/Y (OAI2B11_X1_A7TULL)    0.409    0.292    6.945 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/N206 (net)     1    0.006      0.000      6.945 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_tx_shift_buf_reg_0/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_uart_0)    0.000    6.945 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_tx_shift_buf_reg_0/EN (net)    0.006    0.000    6.945 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_tx_shift_buf_reg_0/latch/E (TLATNTSCA_X8_A7TULL)    0.409    0.000 *    6.945 r
  data arrival time                                                                     6.945

  clock PCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_tx_shift_buf_reg_0/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.475     20.725
  data required time                                                                   20.725
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.725
  data arrival time                                                                    -6.945
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          13.780


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_ext_in_sync1_reg/latch
            (gating element for clock PCLK)
  Path Group: PCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.528    0.824    2.824 r
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8    0.034             0.000      2.824 r
  u_apb_subsystem/u_ahb_to_apb/U121/A (INV_X1_A7TULL)              0.528     0.000 *    2.824 r
  u_apb_subsystem/u_ahb_to_apb/U121/Y (INV_X1_A7TULL)              0.225     0.227      3.050 f
  u_apb_subsystem/u_ahb_to_apb/n52 (net)        2        0.009               0.000      3.050 f
  u_apb_subsystem/u_ahb_to_apb/U122/A (NOR2_X1_A7TULL)             0.225     0.000 *    3.050 f
  u_apb_subsystem/u_ahb_to_apb/U122/Y (NOR2_X1_A7TULL)             2.041     1.271      4.321 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6        0.070               0.000      4.321 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000    4.321 r
  u_apb_subsystem/i_psel (net)                           0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000    4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)             0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/U11/B (NAND3B_X2_A7TULL)         2.041     0.002 *    4.324 r
  u_apb_subsystem/u_apb_slave_mux/U11/Y (NAND3B_X2_A7TULL)         1.173     1.093      5.417 f
  u_apb_subsystem/u_apb_slave_mux/OUT0 (net)     6       0.071               0.000      5.417 f
  u_apb_subsystem/u_apb_slave_mux/U12/B (NOR2B_X2_A7TULL)          1.173     0.001 *    5.417 f
  u_apb_subsystem/u_apb_slave_mux/U12/Y (NOR2B_X2_A7TULL)          0.721     0.708      6.126 r
  u_apb_subsystem/u_apb_slave_mux/PSEL1 (net)     3      0.027               0.000      6.126 r
  u_apb_subsystem/u_apb_slave_mux/PSEL1 (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000    6.126 r
  u_apb_subsystem/n68 (net)                              0.027               0.000      6.126 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/PSEL (cmsdk_mcu_system_cmsdk_apb_timer_1)    0.000    6.126 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/PSEL (net)    0.027          0.000      6.126 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/U82/A (INV_X1_A7TULL)    0.721    0.001 *    6.126 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/U82/Y (INV_X1_A7TULL)    0.403    0.410    6.536 f
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/n116 (net)     4    0.024    0.000      6.536 f
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/U85/B (NAND2_X1_A7TULL)    0.403    0.000 *    6.537 f
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/U85/Y (NAND2_X1_A7TULL)    0.207    0.236    6.772 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/ext_in_enable (net)     1    0.006    0.000    6.772 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_ext_in_sync1_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_timer_0)    0.000    6.772 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_ext_in_sync1_reg/EN (net)    0.006    0.000    6.772 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_ext_in_sync1_reg/latch/E (TLATNTSCA_X8_A7TULL)    0.207    0.000 *    6.772 r
  data arrival time                                                                     6.772

  clock PCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_ext_in_sync1_reg/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.418     20.782
  data required time                                                                   20.782
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.782
  data arrival time                                                                    -6.772
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          14.009


  Startpoint: u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_tick_reg
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_rx_shift_buf_reg_1_clk_gate_reg_rx_buf_reg_1/latch
            (gating element for clock PCLK)
  Path Group: PCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock PCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_tick_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_tick_reg/Q (SDFFRQ_X1_A7TULL)    1.107    1.152    3.152 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n357 (net)     8    0.076      0.000      3.152 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U205/A (AND3_X2_A7TULL)    1.107    0.004 *    3.156 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U205/Y (AND3_X2_A7TULL)    0.219    0.535    3.691 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n31 (net)     3    0.013       0.000      3.691 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U206/A (NAND2_X1_A7TULL)    0.219    0.000 *    3.691 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U206/Y (NAND2_X1_A7TULL)    0.282    0.250    3.941 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n104 (net)     3    0.011      0.000      3.941 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U221/B (NOR2_X1_A7TULL)    0.282    0.000 *    3.941 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U221/Y (NOR2_X1_A7TULL)    0.885    0.632    4.573 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/rx_state_inc (net)     6    0.028    0.000    4.573 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U222/A (NAND2_X1_A7TULL)    0.885    0.000 *    4.573 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U222/Y (NAND2_X1_A7TULL)    0.374    0.360    4.933 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n107 (net)     2    0.008      0.000      4.933 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U223/A (INV_X1_A7TULL)    0.374    0.000 *    4.933 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U223/Y (INV_X1_A7TULL)    0.237    0.250    5.183 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n110 (net)     3    0.011      0.000      5.183 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U225/B (NAND3_X1_A7TULL)    0.237    0.000 *    5.183 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U225/Y (NAND3_X1_A7TULL)    1.264    0.844    6.027 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n1380 (net)     3    0.043     0.000      6.027 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U259/A (INV_X1_A7TULL)    1.264    0.002 *    6.029 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U259/Y (INV_X1_A7TULL)    0.429    0.444    6.473 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n343 (net)     2    0.011      0.000      6.473 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_rx_shift_buf_reg_1_clk_gate_reg_rx_buf_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_dualtimers_frc_7)    0.000    6.473 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_rx_shift_buf_reg_1_clk_gate_reg_rx_buf_reg_1/EN (net)    0.011    0.000    6.473 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_rx_shift_buf_reg_1_clk_gate_reg_rx_buf_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.429    0.000 *    6.473 r
  data arrival time                                                                     6.473

  clock PCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_rx_shift_buf_reg_1_clk_gate_reg_rx_buf_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.481     20.719
  data required time                                                                   20.719
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.719
  data arrival time                                                                    -6.473
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          14.246


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_ext_in_sync1_reg/latch
            (gating element for clock PCLK)
  Path Group: PCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.528    0.824    2.824 r
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8    0.034             0.000      2.824 r
  u_apb_subsystem/u_ahb_to_apb/U121/A (INV_X1_A7TULL)              0.528     0.000 *    2.824 r
  u_apb_subsystem/u_ahb_to_apb/U121/Y (INV_X1_A7TULL)              0.225     0.227      3.050 f
  u_apb_subsystem/u_ahb_to_apb/n52 (net)        2        0.009               0.000      3.050 f
  u_apb_subsystem/u_ahb_to_apb/U122/A (NOR2_X1_A7TULL)             0.225     0.000 *    3.050 f
  u_apb_subsystem/u_ahb_to_apb/U122/Y (NOR2_X1_A7TULL)             2.041     1.271      4.321 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6        0.070               0.000      4.321 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000    4.321 r
  u_apb_subsystem/i_psel (net)                           0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000    4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)             0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/U11/B (NAND3B_X2_A7TULL)         2.041     0.002 *    4.324 r
  u_apb_subsystem/u_apb_slave_mux/U11/Y (NAND3B_X2_A7TULL)         1.173     1.093      5.417 f
  u_apb_subsystem/u_apb_slave_mux/OUT0 (net)     6       0.071               0.000      5.417 f
  u_apb_subsystem/u_apb_slave_mux/U14/A (NOR2_X2_A7TULL)           1.173     0.001 *    5.418 f
  u_apb_subsystem/u_apb_slave_mux/U14/Y (NOR2_X2_A7TULL)           0.439     0.457      5.875 r
  u_apb_subsystem/u_apb_slave_mux/PSEL0 (net)     2      0.008               0.000      5.875 r
  u_apb_subsystem/u_apb_slave_mux/PSEL0 (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000    5.875 r
  u_apb_subsystem/n67 (net)                              0.008               0.000      5.875 r
  u_apb_subsystem/U49/A (BUF_X2_A7TULL)                            0.439     0.000 *    5.875 r
  u_apb_subsystem/U49/Y (BUF_X2_A7TULL)                            0.184     0.331      6.206 r
  u_apb_subsystem/n175 (net)                    3        0.013               0.000      6.206 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/PSEL (cmsdk_mcu_system_cmsdk_apb_timer_0)    0.000    6.206 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/PSEL (net)    0.013          0.000      6.206 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/U204/B (OR3_X1_A7TULL)    0.184    0.000 *    6.206 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/U204/Y (OR3_X1_A7TULL)    0.135    0.247    6.454 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/ext_in_enable (net)     1    0.006    0.000    6.454 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_ext_in_sync1_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_timer_2)    0.000    6.454 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_ext_in_sync1_reg/EN (net)    0.006    0.000    6.454 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_ext_in_sync1_reg/latch/E (TLATNTSCA_X8_A7TULL)    0.135    0.000 *    6.454 r
  data arrival time                                                                     6.454

  clock PCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_ext_in_sync1_reg/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.398     20.802
  data required time                                                                   20.802
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.802
  data arrival time                                                                    -6.454
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          14.349


  Startpoint: u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_tick_reg
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_rx_shift_buf_reg_1_clk_gate_reg_rx_buf_reg_1/latch
            (gating element for clock PCLK)
  Path Group: PCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock PCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_tick_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_tick_reg/Q (SDFFRQ_X1_A7TULL)    1.069    1.131    3.131 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n358 (net)     8    0.073      0.000      3.131 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U181/A (AND3_X2_A7TULL)    1.069    0.004 *    3.135 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U181/Y (AND3_X2_A7TULL)    0.210    0.524    3.659 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n31 (net)     3    0.012       0.000      3.659 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U182/A (NAND2_X1_A7TULL)    0.210    0.000 *    3.659 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U182/Y (NAND2_X1_A7TULL)    0.267    0.238    3.897 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n104 (net)     3    0.010      0.000      3.897 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U197/B (NOR2_X1_A7TULL)    0.267    0.000 *    3.897 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U197/Y (NOR2_X1_A7TULL)    0.721    0.533    4.430 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/rx_state_inc (net)     6    0.022    0.000    4.430 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U198/A (NAND2_X1_A7TULL)    0.721    0.000 *    4.430 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U198/Y (NAND2_X1_A7TULL)    0.352    0.344    4.774 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n107 (net)     2    0.009      0.000      4.774 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U199/A (INV_X1_A7TULL)    0.352    0.000 *    4.774 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U199/Y (INV_X1_A7TULL)    0.258    0.265    5.039 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n110 (net)     3    0.013      0.000      5.039 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U201/B (NAND3_X1_A7TULL)    0.258    0.000 *    5.039 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U201/Y (NAND3_X1_A7TULL)    1.028    0.709    5.748 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n1380 (net)     3    0.034     0.000      5.748 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U259/A (INV_X1_A7TULL)    1.028    0.001 *    5.750 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U259/Y (INV_X1_A7TULL)    0.392    0.410    6.160 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n343 (net)     2    0.011      0.000      6.160 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_rx_shift_buf_reg_1_clk_gate_reg_rx_buf_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_dualtimers_frc_9)    0.000    6.160 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_rx_shift_buf_reg_1_clk_gate_reg_rx_buf_reg_1/EN (net)    0.011    0.000    6.160 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_rx_shift_buf_reg_1_clk_gate_reg_rx_buf_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.392    0.000 *    6.160 r
  data arrival time                                                                     6.160

  clock PCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_rx_shift_buf_reg_1_clk_gate_reg_rx_buf_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.470     20.730
  data required time                                                                   20.730
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.730
  data arrival time                                                                    -6.160
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          14.570


  Startpoint: u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_req_tog_t_reg
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_prescale_cnt_reg_1_clk_gate_carry_reg_reg_1/latch
            (gating element for clock PCLK)
  Path Group: PCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock PCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_req_tog_t_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_req_tog_t_reg/Q (SDFFRQ_X1_A7TULL)    0.160    0.642    2.642 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_req_tog_t (net)     2    0.008    0.000    2.642 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U126/A (INV_X1_A7TULL)    0.160    0.000 *    2.642 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U126/Y (INV_X1_A7TULL)    0.429    0.311    2.953 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/n1 (net)     2    0.027    0.000    2.953 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U127/A1N (OAI2BB2_X8_A7TULL)    0.429    0.000 *    2.953 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U127/Y (OAI2BB2_X8_A7TULL)    0.217    0.317    3.270 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/n2 (net)     2    0.011    0.000    3.270 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U147/A (BUF_X2_A7TULL)    0.217    0.000 *    3.270 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U147/Y (BUF_X2_A7TULL)    0.715    0.583    3.853 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/n186 (net)    15    0.068    0.000    3.853 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U148/A (INV_X1_A7TULL)    0.715    0.000 *    3.853 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U148/Y (INV_X1_A7TULL)    0.403    0.410    4.263 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/n190 (net)     4    0.025    0.000    4.263 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U212/B0 (OAI21_X1_A7TULL)    0.403    0.000 *    4.263 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U212/Y (OAI21_X1_A7TULL)    0.712    0.352    4.615 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/n36 (net)     1    0.020    0.000    4.615 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U213/B0 (AOI31_X1_A7TULL)    0.712    0.001 *    4.616 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U213/Y (AOI31_X1_A7TULL)    0.718    0.394    5.010 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/n38 (net)     1    0.021    0.000    5.010 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U214/B (NOR3B_X1_A7TULL)    0.718    0.001 *    5.011 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U214/Y (NOR3B_X1_A7TULL)    0.648    0.614    5.625 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/n415 (net)     1    0.010    0.000    5.625 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_prescale_cnt_reg_1_clk_gate_carry_reg_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_dualtimers_frc_3)    0.000    5.625 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_prescale_cnt_reg_1_clk_gate_carry_reg_reg_1/EN (net)    0.010    0.000    5.625 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_prescale_cnt_reg_1_clk_gate_carry_reg_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.648    0.000 *    5.625 r
  data arrival time                                                                     5.625

  clock PCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_prescale_cnt_reg_1_clk_gate_carry_reg_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.519     20.681
  data required time                                                                   20.681
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.681
  data arrival time                                                                    -5.625
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          15.056


  Startpoint: u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_tick_reg
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_rx_shift_buf_reg_1_clk_gate_reg_rx_buf_reg_1/latch
            (gating element for clock PCLK)
  Path Group: PCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock PCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_tick_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_tick_reg/Q (SDFFRQ_X1_A7TULL)    0.741    0.945    2.945 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n358 (net)     8    0.049      0.000      2.945 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U181/A (AND3_X2_A7TULL)    0.741    0.001 *    2.947 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U181/Y (AND3_X2_A7TULL)    0.191    0.468    3.415 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n31 (net)     3    0.011       0.000      3.415 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U182/A (NAND2_X1_A7TULL)    0.191    0.000 *    3.415 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U182/Y (NAND2_X1_A7TULL)    0.332    0.272    3.687 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n104 (net)     3    0.014      0.000      3.687 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U197/B (NOR2_X1_A7TULL)    0.332    0.000 *    3.687 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U197/Y (NOR2_X1_A7TULL)    0.738    0.560    4.247 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/rx_state_inc (net)     6    0.023    0.000    4.247 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U198/A (NAND2_X1_A7TULL)    0.738    0.000 *    4.247 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U198/Y (NAND2_X1_A7TULL)    0.334    0.325    4.572 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n107 (net)     2    0.008      0.000      4.572 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U199/A (INV_X1_A7TULL)    0.334    0.000 *    4.572 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U199/Y (INV_X1_A7TULL)    0.241    0.248    4.820 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n110 (net)     3    0.012      0.000      4.820 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U201/B (NAND3_X1_A7TULL)    0.241    0.000 *    4.820 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U201/Y (NAND3_X1_A7TULL)    0.734    0.529    5.349 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n1380 (net)     3    0.023     0.000      5.349 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U259/A (INV_X1_A7TULL)    0.734    0.001 *    5.350 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U259/Y (INV_X1_A7TULL)    0.312    0.331    5.681 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n343 (net)     2    0.010      0.000      5.681 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_rx_shift_buf_reg_1_clk_gate_reg_rx_buf_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_dualtimers_frc_11)    0.000    5.681 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_rx_shift_buf_reg_1_clk_gate_reg_rx_buf_reg_1/EN (net)    0.010    0.000    5.681 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_rx_shift_buf_reg_1_clk_gate_reg_rx_buf_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.312    0.000 *    5.681 r
  data arrival time                                                                     5.681

  clock PCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_rx_shift_buf_reg_1_clk_gate_reg_rx_buf_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.448     20.752
  data required time                                                                   20.752
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.752
  data arrival time                                                                    -5.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          15.072


  Startpoint: u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_req_tog_t_reg
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/clk_gate_prescale_cnt_reg_1_clk_gate_carry_reg_reg_1/latch
            (gating element for clock PCLK)
  Path Group: PCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock PCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_req_tog_t_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_req_tog_t_reg/Q (SDFFRQ_X1_A7TULL)    0.171    0.650    2.650 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_req_tog_t (net)     2    0.009    0.000    2.650 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/U126/A (INV_X1_A7TULL)    0.171    0.000 *    2.650 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/U126/Y (INV_X1_A7TULL)    0.440    0.322    2.972 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/n1 (net)     2    0.028    0.000    2.972 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/U127/A1N (OAI2BB2_X8_A7TULL)    0.440    0.000 *    2.972 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/U127/Y (OAI2BB2_X8_A7TULL)    0.228    0.321    3.293 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/n2 (net)     2    0.011    0.000    3.293 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/U133/A (BUF_X2_A7TULL)    0.228    0.000 *    3.294 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/U133/Y (BUF_X2_A7TULL)    0.953    0.720    4.014 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/n171 (net)    20    0.093    0.000    4.014 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/U147/A (INV_X1_A7TULL)    0.953    0.000 *    4.014 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/U147/Y (INV_X1_A7TULL)    0.569    0.580    4.594 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/n186 (net)     6    0.038    0.000    4.594 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/U212/B0 (OAI21_X1_A7TULL)    0.569    0.000 *    4.595 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/U212/Y (OAI21_X1_A7TULL)    0.360    0.279    4.874 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/n36 (net)     1    0.007    0.000    4.874 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/U213/B0 (AOI31_X1_A7TULL)    0.360    0.000 *    4.874 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/U213/Y (AOI31_X1_A7TULL)    0.346    0.183    5.056 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/n38 (net)     1    0.006    0.000    5.056 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/U214/B (NOR3B_X1_A7TULL)    0.346    0.000 *    5.056 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/U214/Y (NOR3B_X1_A7TULL)    0.412    0.394    5.451 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/n415 (net)     1    0.005    0.000    5.451 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/clk_gate_prescale_cnt_reg_1_clk_gate_carry_reg_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_dualtimers_frc_1)    0.000    5.451 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/clk_gate_prescale_cnt_reg_1_clk_gate_carry_reg_reg_1/EN (net)    0.005    0.000    5.451 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/clk_gate_prescale_cnt_reg_1_clk_gate_carry_reg_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.412    0.000 *    5.451 r
  data arrival time                                                                     5.451

  clock PCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/clk_gate_prescale_cnt_reg_1_clk_gate_carry_reg_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.476     20.724
  data required time                                                                   20.724
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.724
  data arrival time                                                                    -5.451
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          15.274


  Startpoint: u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/load_req_tog_w_reg
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/clk_gate_reg_carry_reg_1_clk_gate_reg_count_reg_1/latch
            (gating element for clock PCLK)
  Path Group: PCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock PCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/load_req_tog_w_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/load_req_tog_w_reg/Q (SDFFRQ_X1_A7TULL)    0.291    0.737    2.737 f
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/load_req_tog_w (net)     2    0.021    0.000    2.737 f
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/U81/A (INV_X1_A7TULL)    0.291    0.000 *    2.737 f
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/U81/Y (INV_X1_A7TULL)    0.429    0.358    3.096 r
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/n1 (net)     2    0.027    0.000    3.096 r
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/U82/A1N (OAI2BB2_X8_A7TULL)    0.429    0.000 *    3.096 r
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/U82/Y (OAI2BB2_X8_A7TULL)    0.276    0.335    3.430 r
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/n5 (net)     3    0.020    0.000    3.430 r
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/U83/A (INV_X1_A7TULL)    0.276    0.000 *    3.431 r
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/U83/Y (INV_X1_A7TULL)    0.185    0.194    3.624 f
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/n13 (net)     3    0.011    0.000    3.624 f
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/U84/B0 (OAI31_X2_A7TULL)    0.185    0.000 *    3.624 f
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/U84/Y (OAI31_X2_A7TULL)    1.511    0.348    3.972 r
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/n188 (net)     4    0.043    0.000    3.972 r
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/U96/B0 (OAI31_X1_A7TULL)    1.511    0.000 *    3.973 r
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/U96/Y (OAI31_X1_A7TULL)    0.421    0.456    4.429 f
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/n4 (net)     1    0.005    0.000    4.429 f
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/U77/A (INV_X2_A7TULL)    0.421    0.000 *    4.429 f
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/U77/Y (INV_X2_A7TULL)    0.478    0.437    4.866 r
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/n284 (net)     1    0.044    0.000    4.866 r
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/clk_gate_reg_carry_reg_1_clk_gate_reg_count_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_dualtimers_frc_5)    0.000    4.866 r
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/clk_gate_reg_carry_reg_1_clk_gate_reg_count_reg_1/EN (net)    0.044    0.000    4.866 r
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/clk_gate_reg_carry_reg_1_clk_gate_reg_count_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.478    0.003 *    4.869 r
  data arrival time                                                                     4.869

  clock PCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/clk_gate_reg_carry_reg_1_clk_gate_reg_count_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.495     20.705
  data required time                                                                   20.705
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.705
  data arrival time                                                                    -4.869
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          15.836


  Startpoint: u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_req_tog_t_reg
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/clk_gate_prescale_cnt_reg_1/latch
            (gating element for clock PCLK)
  Path Group: PCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock PCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_req_tog_t_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_req_tog_t_reg/Q (SDFFRQ_X1_A7TULL)    0.171    0.650    2.650 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_req_tog_t (net)     2    0.009    0.000    2.650 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/U126/A (INV_X1_A7TULL)    0.171    0.000 *    2.650 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/U126/Y (INV_X1_A7TULL)    0.440    0.322    2.972 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/n1 (net)     2    0.028    0.000    2.972 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/U127/A1N (OAI2BB2_X8_A7TULL)    0.440    0.000 *    2.972 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/U127/Y (OAI2BB2_X8_A7TULL)    0.228    0.321    3.293 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/n2 (net)     2    0.011    0.000    3.293 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/U133/A (BUF_X2_A7TULL)    0.228    0.000 *    3.294 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/U133/Y (BUF_X2_A7TULL)    0.953    0.720    4.014 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/n171 (net)    20    0.093    0.000    4.014 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/U147/A (INV_X1_A7TULL)    0.953    0.000 *    4.014 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/U147/Y (INV_X1_A7TULL)    0.569    0.580    4.594 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/n186 (net)     6    0.038    0.000    4.594 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/U209/B (NAND2B_X1_A7TULL)    0.569    0.000 *    4.595 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/U209/Y (NAND2B_X1_A7TULL)    0.288    0.319    4.913 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/N139 (net)     2    0.010    0.000    4.913 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/clk_gate_prescale_cnt_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_dualtimers_frc_0)    0.000    4.913 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/clk_gate_prescale_cnt_reg_1/EN (net)    0.010    0.000    4.913 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/clk_gate_prescale_cnt_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.288    0.000 *    4.913 r
  data arrival time                                                                     4.913

  clock PCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/clk_gate_prescale_cnt_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.441     20.759
  data required time                                                                   20.759
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.759
  data arrival time                                                                    -4.913
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          15.846


  Startpoint: u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_tick_reg
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_rx_shift_buf_reg_1/latch
            (gating element for clock PCLK)
  Path Group: PCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock PCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_tick_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_tick_reg/Q (SDFFRQ_X1_A7TULL)    1.107    1.152    3.152 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n357 (net)     8    0.076      0.000      3.152 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U205/A (AND3_X2_A7TULL)    1.107    0.004 *    3.156 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U205/Y (AND3_X2_A7TULL)    0.219    0.535    3.691 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n31 (net)     3    0.013       0.000      3.691 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U206/A (NAND2_X1_A7TULL)    0.219    0.000 *    3.691 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U206/Y (NAND2_X1_A7TULL)    0.282    0.250    3.941 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n104 (net)     3    0.011      0.000      3.941 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U221/B (NOR2_X1_A7TULL)    0.282    0.000 *    3.941 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U221/Y (NOR2_X1_A7TULL)    0.885    0.632    4.573 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/rx_state_inc (net)     6    0.028    0.000    4.573 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_rx_shift_buf_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_dualtimers_frc_6)    0.000    4.573 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_rx_shift_buf_reg_1/EN (net)    0.028    0.000    4.573 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_rx_shift_buf_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.885    0.000 *    4.573 r
  data arrival time                                                                     4.573

  clock PCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_rx_shift_buf_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.543     20.657
  data required time                                                                   20.657
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.657
  data arrival time                                                                    -4.573
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          16.084


  Startpoint: u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_req_tog_t_reg
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_prescale_cnt_reg_1/latch
            (gating element for clock PCLK)
  Path Group: PCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock PCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_req_tog_t_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_req_tog_t_reg/Q (SDFFRQ_X1_A7TULL)    0.160    0.642    2.642 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_req_tog_t (net)     2    0.008    0.000    2.642 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U126/A (INV_X1_A7TULL)    0.160    0.000 *    2.642 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U126/Y (INV_X1_A7TULL)    0.429    0.311    2.953 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/n1 (net)     2    0.027    0.000    2.953 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U127/A1N (OAI2BB2_X8_A7TULL)    0.429    0.000 *    2.953 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U127/Y (OAI2BB2_X8_A7TULL)    0.217    0.317    3.270 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/n2 (net)     2    0.011    0.000    3.270 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U147/A (BUF_X2_A7TULL)    0.217    0.000 *    3.270 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U147/Y (BUF_X2_A7TULL)    0.715    0.583    3.853 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/n186 (net)    15    0.068    0.000    3.853 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U148/A (INV_X1_A7TULL)    0.715    0.000 *    3.853 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U148/Y (INV_X1_A7TULL)    0.403    0.410    4.263 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/n190 (net)     4    0.025    0.000    4.263 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U209/B (NAND2B_X1_A7TULL)    0.403    0.000 *    4.263 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U209/Y (NAND2B_X1_A7TULL)    0.392    0.379    4.643 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/N139 (net)     2    0.022    0.000    4.643 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_prescale_cnt_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_dualtimers_frc_2)    0.000    4.643 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_prescale_cnt_reg_1/EN (net)    0.022    0.000    4.643 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_prescale_cnt_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.392    0.001 *    4.643 r
  data arrival time                                                                     4.643

  clock PCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_prescale_cnt_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.470     20.730
  data required time                                                                   20.730
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.730
  data arrival time                                                                    -4.643
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          16.086


  Startpoint: u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_tick_reg
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_rx_shift_buf_reg_1/latch
            (gating element for clock PCLK)
  Path Group: PCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock PCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_tick_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_tick_reg/Q (SDFFRQ_X1_A7TULL)    1.069    1.131    3.131 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n358 (net)     8    0.073      0.000      3.131 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U181/A (AND3_X2_A7TULL)    1.069    0.004 *    3.135 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U181/Y (AND3_X2_A7TULL)    0.210    0.524    3.659 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n31 (net)     3    0.012       0.000      3.659 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U182/A (NAND2_X1_A7TULL)    0.210    0.000 *    3.659 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U182/Y (NAND2_X1_A7TULL)    0.267    0.238    3.897 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n104 (net)     3    0.010      0.000      3.897 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U197/B (NOR2_X1_A7TULL)    0.267    0.000 *    3.897 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U197/Y (NOR2_X1_A7TULL)    0.721    0.533    4.430 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/rx_state_inc (net)     6    0.022    0.000    4.430 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_rx_shift_buf_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_dualtimers_frc_8)    0.000    4.430 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_rx_shift_buf_reg_1/EN (net)    0.022    0.000    4.430 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_rx_shift_buf_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.721    0.000 *    4.430 r
  data arrival time                                                                     4.430

  clock PCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_rx_shift_buf_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.526     20.674
  data required time                                                                   20.674
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.674
  data arrival time                                                                    -4.430
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          16.244


  Startpoint: u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_tick_reg
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_rx_shift_buf_reg_1/latch
            (gating element for clock PCLK)
  Path Group: PCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock PCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_tick_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_tick_reg/Q (SDFFRQ_X1_A7TULL)    0.741    0.945    2.945 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n358 (net)     8    0.049      0.000      2.945 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U181/A (AND3_X2_A7TULL)    0.741    0.001 *    2.947 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U181/Y (AND3_X2_A7TULL)    0.191    0.468    3.415 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n31 (net)     3    0.011       0.000      3.415 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U182/A (NAND2_X1_A7TULL)    0.191    0.000 *    3.415 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U182/Y (NAND2_X1_A7TULL)    0.332    0.272    3.687 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n104 (net)     3    0.014      0.000      3.687 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U197/B (NOR2_X1_A7TULL)    0.332    0.000 *    3.687 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U197/Y (NOR2_X1_A7TULL)    0.738    0.560    4.247 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/rx_state_inc (net)     6    0.023    0.000    4.247 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_rx_shift_buf_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_dualtimers_frc_10)    0.000    4.247 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_rx_shift_buf_reg_1/EN (net)    0.023    0.000    4.247 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_rx_shift_buf_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.738    0.000 *    4.247 r
  data arrival time                                                                     4.247

  clock PCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_rx_shift_buf_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.528     20.672
  data required time                                                                   20.672
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.672
  data arrival time                                                                    -4.247
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          16.425


  Startpoint: u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/load_req_tog_w_reg
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/clk_gate_reg_carry_reg_1/latch
            (gating element for clock PCLK)
  Path Group: PCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock PCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/load_req_tog_w_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/load_req_tog_w_reg/Q (SDFFRQ_X1_A7TULL)    0.291    0.737    2.737 f
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/load_req_tog_w (net)     2    0.021    0.000    2.737 f
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/U81/A (INV_X1_A7TULL)    0.291    0.000 *    2.737 f
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/U81/Y (INV_X1_A7TULL)    0.429    0.358    3.096 r
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/n1 (net)     2    0.027    0.000    3.096 r
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/U82/A1N (OAI2BB2_X8_A7TULL)    0.429    0.000 *    3.096 r
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/U82/Y (OAI2BB2_X8_A7TULL)    0.276    0.335    3.430 r
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/n5 (net)     3    0.020    0.000    3.430 r
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/U83/A (INV_X1_A7TULL)    0.276    0.000 *    3.431 r
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/U83/Y (INV_X1_A7TULL)    0.185    0.194    3.624 f
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/n13 (net)     3    0.011    0.000    3.624 f
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/U84/B0 (OAI31_X2_A7TULL)    0.185    0.000 *    3.624 f
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/U84/Y (OAI31_X2_A7TULL)    1.511    0.348    3.972 r
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/n188 (net)     4    0.043    0.000    3.972 r
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/clk_gate_reg_carry_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_dualtimers_frc_4)    0.000    3.972 r
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/clk_gate_reg_carry_reg_1/EN (net)    0.043    0.000    3.972 r
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/clk_gate_reg_carry_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    1.511    0.001 *    3.973 r
  data arrival time                                                                     3.973

  clock PCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/clk_gate_reg_carry_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.609     20.591
  data required time                                                                   20.591
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.591
  data arrival time                                                                    -3.973
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          16.619


  Startpoint: u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_ctrl_reg_1_
              (rising edge-triggered flip-flop clocked by PCLKG)
  Endpoint: u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_reg_baud_cntr_f_reg_3/latch
            (gating element for clock PCLK)
  Path Group: PCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock PCLKG (rise edge)                                                    0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_ctrl_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_ctrl_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.859    1.082    3.082 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_ctrl[1] (net)     6    0.076    0.000    3.082 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U169/A (NOR2_X1_A7TULL)    0.859    0.001 *    3.083 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U169/Y (NOR2_X1_A7TULL)    0.435    0.439    3.522 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n40 (net)     2    0.007       0.000      3.522 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U236/A (NAND2_X1_A7TULL)    0.435    0.000 *    3.522 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U236/Y (NAND2_X1_A7TULL)    0.238    0.238    3.760 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/N138 (net)     1    0.005      0.000      3.760 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_reg_baud_cntr_f_reg_3/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_uart_5)    0.000    3.760 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_reg_baud_cntr_f_reg_3/EN (net)    0.005    0.000    3.760 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_reg_baud_cntr_f_reg_3/latch/E (TLATNTSCA_X8_A7TULL)    0.238    0.000 *    3.760 f
  data arrival time                                                                     3.760

  clock PCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_reg_baud_cntr_f_reg_3/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.496     20.704
  data required time                                                                   20.704
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.704
  data arrival time                                                                    -3.760
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          16.943


  Startpoint: u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_ctrl_reg_1_
              (rising edge-triggered flip-flop clocked by PCLKG)
  Endpoint: u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_reg_baud_cntr_f_reg_3/latch
            (gating element for clock PCLK)
  Path Group: PCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock PCLKG (rise edge)                                                    0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_ctrl_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_ctrl_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.714    0.997    2.997 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_ctrl[1] (net)     6    0.062    0.000    2.997 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U169/A (NOR2_X1_A7TULL)    0.714    0.001 *    2.998 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U169/Y (NOR2_X1_A7TULL)    0.444    0.445    3.443 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n40 (net)     2    0.009       0.000      3.443 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U236/A (NAND2_X1_A7TULL)    0.444    0.000 *    3.443 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U236/Y (NAND2_X1_A7TULL)    0.216    0.218    3.661 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/N138 (net)     1    0.004      0.000      3.661 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_reg_baud_cntr_f_reg_3/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_uart_3)    0.000    3.661 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_reg_baud_cntr_f_reg_3/EN (net)    0.004    0.000    3.661 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_reg_baud_cntr_f_reg_3/latch/E (TLATNTSCA_X8_A7TULL)    0.216    0.000 *    3.661 f
  data arrival time                                                                     3.661

  clock PCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_reg_baud_cntr_f_reg_3/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.490     20.710
  data required time                                                                   20.710
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.710
  data arrival time                                                                    -3.661
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.049


  Startpoint: u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_ctrl_reg_1_
              (rising edge-triggered flip-flop clocked by PCLKG)
  Endpoint: u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_reg_baud_cntr_f_reg_3/latch
            (gating element for clock PCLK)
  Path Group: PCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock PCLKG (rise edge)                                                    0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_ctrl_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_ctrl_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.582    0.919    2.919 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_ctrl[1] (net)     6    0.050    0.000    2.919 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U169/A (NOR2_X1_A7TULL)    0.582    0.001 *    2.919 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U169/Y (NOR2_X1_A7TULL)    0.392    0.392    3.312 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n40 (net)     2    0.008       0.000      3.312 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U236/A (NAND2_X1_A7TULL)    0.392    0.000 *    3.312 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U236/Y (NAND2_X1_A7TULL)    0.211    0.215    3.527 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/N138 (net)     1    0.005      0.000      3.527 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_reg_baud_cntr_f_reg_3/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_uart_1)    0.000    3.527 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_reg_baud_cntr_f_reg_3/EN (net)    0.005    0.000    3.527 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_reg_baud_cntr_f_reg_3/latch/E (TLATNTSCA_X8_A7TULL)    0.211    0.000 *    3.527 f
  data arrival time                                                                     3.527

  clock PCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_reg_baud_cntr_f_reg_3/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.488     20.712
  data required time                                                                   20.712
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.712
  data arrival time                                                                    -3.527
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.185


  Startpoint: u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_tick_reg
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_tx_tick_cnt_reg_4/latch
            (gating element for clock PCLK)
  Path Group: PCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock PCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_tick_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_tick_reg/Q (SDFFRQ_X1_A7TULL)    0.845    1.073    3.073 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n357 (net)     8    0.074      0.000      3.073 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_tx_tick_cnt_reg_4/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_uart_0_0_4_0)    0.000    3.073 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_tx_tick_cnt_reg_4/EN (net)    0.074    0.000    3.073 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_tx_tick_cnt_reg_4/latch/E (TLATNTSCA_X8_A7TULL)    0.845    0.001 *    3.075 f
  data arrival time                                                                     3.075

  clock PCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_tx_tick_cnt_reg_4/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.655     20.545
  data required time                                                                   20.545
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.545
  data arrival time                                                                    -3.075
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.471


  Startpoint: u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_tick_reg
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_tx_tick_cnt_reg_4/latch
            (gating element for clock PCLK)
  Path Group: PCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock PCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_tick_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_tick_reg/Q (SDFFRQ_X1_A7TULL)    0.816    1.056    3.056 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n358 (net)     8    0.072      0.000      3.056 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_tx_tick_cnt_reg_4/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_uart_2_0_4_0)    0.000    3.056 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_tx_tick_cnt_reg_4/EN (net)    0.072    0.000    3.056 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_tx_tick_cnt_reg_4/latch/E (TLATNTSCA_X8_A7TULL)    0.816    0.000 *    3.057 f
  data arrival time                                                                     3.057

  clock PCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_tx_tick_cnt_reg_4/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.648     20.552
  data required time                                                                   20.552
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.552
  data arrival time                                                                    -3.057
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.495


  Startpoint: u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_tick_reg
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_tx_tick_cnt_reg_4/latch
            (gating element for clock PCLK)
  Path Group: PCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock PCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_tick_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_tick_reg/Q (SDFFRQ_X1_A7TULL)    0.565    0.909    2.909 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n358 (net)     8    0.048      0.000      2.909 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_tx_tick_cnt_reg_4/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_uart_1_0_4_0)    0.000    2.909 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_tx_tick_cnt_reg_4/EN (net)    0.048    0.000    2.909 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_tx_tick_cnt_reg_4/latch/E (TLATNTSCA_X8_A7TULL)    0.565    0.000 *    2.909 f
  data arrival time                                                                     2.909

  clock PCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_tx_tick_cnt_reg_4/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.591     20.609
  data required time                                                                   20.609
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.609
  data arrival time                                                                    -2.909
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.700


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_reg_tx_buf_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.528    0.824    2.824 r
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8    0.034             0.000      2.824 r
  u_apb_subsystem/u_ahb_to_apb/U121/A (INV_X1_A7TULL)              0.528     0.000 *    2.824 r
  u_apb_subsystem/u_ahb_to_apb/U121/Y (INV_X1_A7TULL)              0.225     0.227      3.050 f
  u_apb_subsystem/u_ahb_to_apb/n52 (net)        2        0.009               0.000      3.050 f
  u_apb_subsystem/u_ahb_to_apb/U122/A (NOR2_X1_A7TULL)             0.225     0.000 *    3.050 f
  u_apb_subsystem/u_ahb_to_apb/U122/Y (NOR2_X1_A7TULL)             2.041     1.271      4.321 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6        0.070               0.000      4.321 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000    4.321 r
  u_apb_subsystem/i_psel (net)                           0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000    4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)             0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/U11/B (NAND3B_X2_A7TULL)         2.041     0.002 *    4.324 r
  u_apb_subsystem/u_apb_slave_mux/U11/Y (NAND3B_X2_A7TULL)         1.173     1.093      5.417 f
  u_apb_subsystem/u_apb_slave_mux/OUT0 (net)     6       0.071               0.000      5.417 f
  u_apb_subsystem/u_apb_slave_mux/U61/C (NOR3_X4_A7TULL)           1.173     0.002 *    5.419 f
  u_apb_subsystem/u_apb_slave_mux/U61/Y (NOR3_X4_A7TULL)           1.683     1.337      6.756 r
  u_apb_subsystem/u_apb_slave_mux/PSEL4 (net)    23      0.102               0.000      6.756 r
  u_apb_subsystem/u_apb_slave_mux/PSEL4 (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000    6.756 r
  u_apb_subsystem/uart0_psel (net)                       0.102               0.000      6.756 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/PSEL (cmsdk_mcu_system_cmsdk_apb_uart_1)    0.000    6.756 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/PSEL (net)    0.102            0.000      6.756 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U216/B (NAND2B_X1_A7TULL)    1.683    0.002 *    6.757 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U216/Y (NAND2B_X1_A7TULL)    0.529    0.503    7.260 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n60 (net)     3    0.013       0.000      7.260 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U217/A (INV_X1_A7TULL)    0.529    0.000 *    7.260 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U217/Y (INV_X1_A7TULL)    0.256    0.275    7.535 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n70 (net)     2    0.009       0.000      7.535 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U218/A (NAND2_X1_A7TULL)    0.256    0.000 *    7.535 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U218/Y (NAND2_X1_A7TULL)    0.466    0.224    7.759 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n61 (net)     2    0.008       0.000      7.759 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U260/A (INV_X1_A7TULL)    0.466    0.000 *    7.759 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U260/Y (INV_X1_A7TULL)    0.708    0.586    8.345 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n352 (net)     3    0.047      0.000      8.345 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_reg_tx_buf_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_test_slave_13)    0.000    8.345 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_reg_tx_buf_reg_1/EN (net)    0.047    0.000    8.345 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_reg_tx_buf_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.708    0.003 *    8.347 r
  data arrival time                                                                     8.347

  clock PCLKG (rise edge)                                                   20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_reg_tx_buf_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.525     20.675
  data required time                                                                   20.675
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.675
  data arrival time                                                                    -8.347
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          12.328


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_reg_tx_buf_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.528    0.824    2.824 r
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8    0.034             0.000      2.824 r
  u_apb_subsystem/u_ahb_to_apb/U121/A (INV_X1_A7TULL)              0.528     0.000 *    2.824 r
  u_apb_subsystem/u_ahb_to_apb/U121/Y (INV_X1_A7TULL)              0.225     0.227      3.050 f
  u_apb_subsystem/u_ahb_to_apb/n52 (net)        2        0.009               0.000      3.050 f
  u_apb_subsystem/u_ahb_to_apb/U122/A (NOR2_X1_A7TULL)             0.225     0.000 *    3.050 f
  u_apb_subsystem/u_ahb_to_apb/U122/Y (NOR2_X1_A7TULL)             2.041     1.271      4.321 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6        0.070               0.000      4.321 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000    4.321 r
  u_apb_subsystem/i_psel (net)                           0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000    4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)             0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/U19/B (NAND3_X1_A7TULL)          2.041     0.002 *    4.323 r
  u_apb_subsystem/u_apb_slave_mux/U19/Y (NAND3_X1_A7TULL)          1.261     1.163      5.486 f
  u_apb_subsystem/u_apb_slave_mux/n33 (net)     2        0.037               0.000      5.486 f
  u_apb_subsystem/u_apb_slave_mux/U60/C (NOR3_X4_A7TULL)           1.261     0.001 *    5.487 f
  u_apb_subsystem/u_apb_slave_mux/U60/Y (NOR3_X4_A7TULL)           1.809     1.429      6.916 r
  u_apb_subsystem/u_apb_slave_mux/PSEL6 (net)    23      0.111               0.000      6.916 r
  u_apb_subsystem/u_apb_slave_mux/PSEL6 (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000    6.916 r
  u_apb_subsystem/uart2_psel (net)                       0.111               0.000      6.916 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/PSEL (cmsdk_mcu_system_cmsdk_apb_uart_2)    0.000    6.916 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/PSEL (net)    0.111            0.000      6.916 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U192/B (NAND2B_X1_A7TULL)    1.809    0.002 *    6.918 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U192/Y (NAND2B_X1_A7TULL)    0.638    0.607    7.525 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n60 (net)     3    0.019       0.000      7.525 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U193/A (INV_X1_A7TULL)    0.638    0.000 *    7.526 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U193/Y (INV_X1_A7TULL)    0.276    0.294    7.819 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n70 (net)     2    0.008       0.000      7.819 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U194/A (NAND2_X1_A7TULL)    0.276    0.000 *    7.819 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U194/Y (NAND2_X1_A7TULL)    0.497    0.252    8.071 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n61 (net)     2    0.010       0.000      8.071 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U260/A (INV_X1_A7TULL)    0.497    0.000 *    8.072 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U260/Y (INV_X1_A7TULL)    0.299    0.323    8.394 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n352 (net)     3    0.014      0.000      8.394 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_reg_tx_buf_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_test_slave_7)    0.000    8.394 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_reg_tx_buf_reg_1/EN (net)    0.014    0.000    8.394 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_reg_tx_buf_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.299    0.000 *    8.394 r
  data arrival time                                                                     8.394

  clock PCLKG (rise edge)                                                   20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_reg_tx_buf_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.444     20.756
  data required time                                                                   20.756
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.756
  data arrival time                                                                    -8.394
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          12.362


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_reg_tx_buf_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.528    0.824    2.824 r
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8    0.034             0.000      2.824 r
  u_apb_subsystem/u_ahb_to_apb/U121/A (INV_X1_A7TULL)              0.528     0.000 *    2.824 r
  u_apb_subsystem/u_ahb_to_apb/U121/Y (INV_X1_A7TULL)              0.225     0.227      3.050 f
  u_apb_subsystem/u_ahb_to_apb/n52 (net)        2        0.009               0.000      3.050 f
  u_apb_subsystem/u_ahb_to_apb/U122/A (NOR2_X1_A7TULL)             0.225     0.000 *    3.050 f
  u_apb_subsystem/u_ahb_to_apb/U122/Y (NOR2_X1_A7TULL)             2.041     1.271      4.321 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6        0.070               0.000      4.321 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000    4.321 r
  u_apb_subsystem/i_psel (net)                           0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000    4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)             0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/U11/B (NAND3B_X2_A7TULL)         2.041     0.002 *    4.324 r
  u_apb_subsystem/u_apb_slave_mux/U11/Y (NAND3B_X2_A7TULL)         1.173     1.093      5.417 f
  u_apb_subsystem/u_apb_slave_mux/OUT0 (net)     6       0.071               0.000      5.417 f
  u_apb_subsystem/u_apb_slave_mux/U58/C (NOR3_X4_A7TULL)           1.173     0.002 *    5.419 f
  u_apb_subsystem/u_apb_slave_mux/U58/Y (NOR3_X4_A7TULL)           1.821     1.419      6.838 r
  u_apb_subsystem/u_apb_slave_mux/PSEL5 (net)    23      0.112               0.000      6.838 r
  u_apb_subsystem/u_apb_slave_mux/PSEL5 (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000    6.838 r
  u_apb_subsystem/uart1_psel (net)                       0.112               0.000      6.838 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/PSEL (cmsdk_mcu_system_cmsdk_apb_uart_0)    0.000    6.838 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/PSEL (net)    0.112            0.000      6.838 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U192/B (NAND2B_X1_A7TULL)    1.821    0.003 *    6.841 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U192/Y (NAND2B_X1_A7TULL)    0.644    0.612    7.453 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n60 (net)     3    0.019       0.000      7.453 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U193/A (INV_X1_A7TULL)    0.644    0.000 *    7.453 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U193/Y (INV_X1_A7TULL)    0.255    0.270    7.724 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n70 (net)     2    0.006       0.000      7.724 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U194/A (NAND2_X1_A7TULL)    0.255    0.000 *    7.724 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U194/Y (NAND2_X1_A7TULL)    0.455    0.221    7.945 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n61 (net)     2    0.008       0.000      7.945 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U260/A (INV_X1_A7TULL)    0.455    0.000 *    7.945 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U260/Y (INV_X1_A7TULL)    0.279    0.299    8.244 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n352 (net)     3    0.013      0.000      8.244 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_reg_tx_buf_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_test_slave_10)    0.000    8.244 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_reg_tx_buf_reg_1/EN (net)    0.013    0.000    8.244 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_reg_tx_buf_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.279    0.000 *    8.244 r
  data arrival time                                                                     8.244

  clock PCLKG (rise edge)                                                   20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_reg_tx_buf_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.438     20.762
  data required time                                                                   20.762
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.762
  data arrival time                                                                    -8.244
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          12.517


  Startpoint: u_apb_subsystem/u_ahb_to_apb/addr_reg_reg_3_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_reg_baud_div_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/addr_reg_reg_3_/CK (SDFFRQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/addr_reg_reg_3_/Q (SDFFRQ_X2_A7TULL)    1.018    1.220    3.220 f
  u_apb_subsystem/u_ahb_to_apb/PADDR[5] (net)    26      0.188               0.000      3.220 f
  u_apb_subsystem/u_ahb_to_apb/PADDR[5] (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000    3.220 f
  u_apb_subsystem/n[28] (net)                            0.188               0.000      3.220 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/PADDR_5_ (cmsdk_mcu_system_cmsdk_apb_uart_0)    0.000    3.220 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/PADDR_5_ (net)    0.188        0.000      3.220 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U132/C (OR4_X1_A7TULL)    1.018    0.001 *    3.221 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U132/Y (OR4_X1_A7TULL)    0.242    1.014    4.236 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n3 (net)     1    0.005        0.000      4.236 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U133/D (NOR4_X1_A7TULL)    0.242    0.000 *    4.236 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U133/Y (NOR4_X1_A7TULL)    1.763    1.251    5.487 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n69 (net)     3    0.035       0.000      5.487 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U134/A (INV_X1_A7TULL)    1.763    0.001 *    5.488 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U134/Y (INV_X1_A7TULL)    0.643    0.610    6.098 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n50 (net)     6    0.026       0.000      6.098 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U136/B (NOR4_X1_A7TULL)    0.643    0.000 *    6.098 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U136/Y (NOR4_X1_A7TULL)    1.464    1.089    7.187 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n42 (net)     7    0.028       0.000      7.187 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U153/A (INV_X1_A7TULL)    1.464    0.000 *    7.187 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U153/Y (INV_X1_A7TULL)    0.513    0.485    7.672 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n59 (net)     4    0.019       0.000      7.672 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U258/B (NOR2_X1_A7TULL)    0.513    0.000 *    7.672 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U258/Y (NOR2_X1_A7TULL)    0.395    0.362    8.034 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n354 (net)     2    0.008      0.000      8.034 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_reg_baud_div_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_test_slave_8)    0.000    8.034 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_reg_baud_div_reg_1/EN (net)    0.008    0.000    8.034 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_reg_baud_div_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.395    0.000 *    8.034 r
  data arrival time                                                                     8.034

  clock PCLKG (rise edge)                                                   20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_reg_baud_div_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.471     20.729
  data required time                                                                   20.729
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.729
  data arrival time                                                                    -8.034
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          12.695


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_reg_baud_div_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.528    0.824    2.824 r
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8    0.034             0.000      2.824 r
  u_apb_subsystem/u_ahb_to_apb/U121/A (INV_X1_A7TULL)              0.528     0.000 *    2.824 r
  u_apb_subsystem/u_ahb_to_apb/U121/Y (INV_X1_A7TULL)              0.225     0.227      3.050 f
  u_apb_subsystem/u_ahb_to_apb/n52 (net)        2        0.009               0.000      3.050 f
  u_apb_subsystem/u_ahb_to_apb/U122/A (NOR2_X1_A7TULL)             0.225     0.000 *    3.050 f
  u_apb_subsystem/u_ahb_to_apb/U122/Y (NOR2_X1_A7TULL)             2.041     1.271      4.321 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6        0.070               0.000      4.321 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000    4.321 r
  u_apb_subsystem/i_psel (net)                           0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000    4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)             0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/U19/B (NAND3_X1_A7TULL)          2.041     0.002 *    4.323 r
  u_apb_subsystem/u_apb_slave_mux/U19/Y (NAND3_X1_A7TULL)          1.261     1.163      5.486 f
  u_apb_subsystem/u_apb_slave_mux/n33 (net)     2        0.037               0.000      5.486 f
  u_apb_subsystem/u_apb_slave_mux/U60/C (NOR3_X4_A7TULL)           1.261     0.001 *    5.487 f
  u_apb_subsystem/u_apb_slave_mux/U60/Y (NOR3_X4_A7TULL)           1.809     1.429      6.916 r
  u_apb_subsystem/u_apb_slave_mux/PSEL6 (net)    23      0.111               0.000      6.916 r
  u_apb_subsystem/u_apb_slave_mux/PSEL6 (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000    6.916 r
  u_apb_subsystem/uart2_psel (net)                       0.111               0.000      6.916 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/PSEL (cmsdk_mcu_system_cmsdk_apb_uart_2)    0.000    6.916 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/PSEL (net)    0.111            0.000      6.916 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U192/B (NAND2B_X1_A7TULL)    1.809    0.002 *    6.918 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U192/Y (NAND2B_X1_A7TULL)    0.638    0.607    7.525 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n60 (net)     3    0.019       0.000      7.525 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U258/A (NOR2_X1_A7TULL)    0.638    0.000 *    7.526 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U258/Y (NOR2_X1_A7TULL)    0.438    0.434    7.960 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n354 (net)     2    0.010      0.000      7.960 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_reg_baud_div_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_test_slave_5)    0.000    7.960 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_reg_baud_div_reg_1/EN (net)    0.010    0.000    7.960 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_reg_baud_div_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.438    0.000 *    7.960 r
  data arrival time                                                                     7.960

  clock PCLKG (rise edge)                                                   20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_reg_baud_div_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.483     20.717
  data required time                                                                   20.717
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.717
  data arrival time                                                                    -7.960
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          12.757


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_reg_ctrl_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.528    0.824    2.824 r
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8    0.034             0.000      2.824 r
  u_apb_subsystem/u_ahb_to_apb/U121/A (INV_X1_A7TULL)              0.528     0.000 *    2.824 r
  u_apb_subsystem/u_ahb_to_apb/U121/Y (INV_X1_A7TULL)              0.225     0.227      3.050 f
  u_apb_subsystem/u_ahb_to_apb/n52 (net)        2        0.009               0.000      3.050 f
  u_apb_subsystem/u_ahb_to_apb/U122/A (NOR2_X1_A7TULL)             0.225     0.000 *    3.050 f
  u_apb_subsystem/u_ahb_to_apb/U122/Y (NOR2_X1_A7TULL)             2.041     1.271      4.321 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6        0.070               0.000      4.321 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000    4.321 r
  u_apb_subsystem/i_psel (net)                           0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000    4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)             0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/U19/B (NAND3_X1_A7TULL)          2.041     0.002 *    4.323 r
  u_apb_subsystem/u_apb_slave_mux/U19/Y (NAND3_X1_A7TULL)          1.261     1.163      5.486 f
  u_apb_subsystem/u_apb_slave_mux/n33 (net)     2        0.037               0.000      5.486 f
  u_apb_subsystem/u_apb_slave_mux/U60/C (NOR3_X4_A7TULL)           1.261     0.001 *    5.487 f
  u_apb_subsystem/u_apb_slave_mux/U60/Y (NOR3_X4_A7TULL)           1.809     1.429      6.916 r
  u_apb_subsystem/u_apb_slave_mux/PSEL6 (net)    23      0.111               0.000      6.916 r
  u_apb_subsystem/u_apb_slave_mux/PSEL6 (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000    6.916 r
  u_apb_subsystem/uart2_psel (net)                       0.111               0.000      6.916 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/PSEL (cmsdk_mcu_system_cmsdk_apb_uart_2)    0.000    6.916 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/PSEL (net)    0.111            0.000      6.916 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U192/B (NAND2B_X1_A7TULL)    1.809    0.002 *    6.918 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U192/Y (NAND2B_X1_A7TULL)    0.638    0.607    7.525 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n60 (net)     3    0.019       0.000      7.525 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U257/A (NOR2_X1_A7TULL)    0.638    0.000 *    7.526 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U257/Y (NOR2_X1_A7TULL)    0.337    0.342    7.867 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n353 (net)     1    0.005      0.000      7.867 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_reg_ctrl_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_test_slave_6)    0.000    7.867 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_reg_ctrl_reg_1/EN (net)    0.005    0.000    7.867 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_reg_ctrl_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.337    0.000 *    7.867 r
  data arrival time                                                                     7.867

  clock PCLKG (rise edge)                                                   20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_reg_ctrl_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.455     20.745
  data required time                                                                   20.745
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.745
  data arrival time                                                                    -7.867
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          12.878


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_reg_ctrl_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.528    0.824    2.824 r
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8    0.034             0.000      2.824 r
  u_apb_subsystem/u_ahb_to_apb/U121/A (INV_X1_A7TULL)              0.528     0.000 *    2.824 r
  u_apb_subsystem/u_ahb_to_apb/U121/Y (INV_X1_A7TULL)              0.225     0.227      3.050 f
  u_apb_subsystem/u_ahb_to_apb/n52 (net)        2        0.009               0.000      3.050 f
  u_apb_subsystem/u_ahb_to_apb/U122/A (NOR2_X1_A7TULL)             0.225     0.000 *    3.050 f
  u_apb_subsystem/u_ahb_to_apb/U122/Y (NOR2_X1_A7TULL)             2.041     1.271      4.321 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6        0.070               0.000      4.321 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000    4.321 r
  u_apb_subsystem/i_psel (net)                           0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000    4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)             0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/U11/B (NAND3B_X2_A7TULL)         2.041     0.002 *    4.324 r
  u_apb_subsystem/u_apb_slave_mux/U11/Y (NAND3B_X2_A7TULL)         1.173     1.093      5.417 f
  u_apb_subsystem/u_apb_slave_mux/OUT0 (net)     6       0.071               0.000      5.417 f
  u_apb_subsystem/u_apb_slave_mux/U58/C (NOR3_X4_A7TULL)           1.173     0.002 *    5.419 f
  u_apb_subsystem/u_apb_slave_mux/U58/Y (NOR3_X4_A7TULL)           1.821     1.419      6.838 r
  u_apb_subsystem/u_apb_slave_mux/PSEL5 (net)    23      0.112               0.000      6.838 r
  u_apb_subsystem/u_apb_slave_mux/PSEL5 (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000    6.838 r
  u_apb_subsystem/uart1_psel (net)                       0.112               0.000      6.838 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/PSEL (cmsdk_mcu_system_cmsdk_apb_uart_0)    0.000    6.838 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/PSEL (net)    0.112            0.000      6.838 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U192/B (NAND2B_X1_A7TULL)    1.821    0.003 *    6.841 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U192/Y (NAND2B_X1_A7TULL)    0.644    0.612    7.453 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n60 (net)     3    0.019       0.000      7.453 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U257/A (NOR2_X1_A7TULL)    0.644    0.000 *    7.453 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U257/Y (NOR2_X1_A7TULL)    0.355    0.360    7.813 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n353 (net)     1    0.006      0.000      7.813 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_reg_ctrl_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_test_slave_9)    0.000    7.813 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_reg_ctrl_reg_1/EN (net)    0.006    0.000    7.813 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_reg_ctrl_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.355    0.000 *    7.813 r
  data arrival time                                                                     7.813

  clock PCLKG (rise edge)                                                   20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_reg_ctrl_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.460     20.740
  data required time                                                                   20.740
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.740
  data arrival time                                                                    -7.813
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          12.927


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_load_period_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.528    0.824    2.824 r
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8    0.034             0.000      2.824 r
  u_apb_subsystem/u_ahb_to_apb/U121/A (INV_X1_A7TULL)              0.528     0.000 *    2.824 r
  u_apb_subsystem/u_ahb_to_apb/U121/Y (INV_X1_A7TULL)              0.225     0.227      3.050 f
  u_apb_subsystem/u_ahb_to_apb/n52 (net)        2        0.009               0.000      3.050 f
  u_apb_subsystem/u_ahb_to_apb/U122/A (NOR2_X1_A7TULL)             0.225     0.000 *    3.050 f
  u_apb_subsystem/u_ahb_to_apb/U122/Y (NOR2_X1_A7TULL)             2.041     1.271      4.321 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6        0.070               0.000      4.321 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000    4.321 r
  u_apb_subsystem/i_psel (net)                           0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000    4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)             0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/U19/B (NAND3_X1_A7TULL)          2.041     0.002 *    4.323 r
  u_apb_subsystem/u_apb_slave_mux/U19/Y (NAND3_X1_A7TULL)          1.261     1.163      5.486 f
  u_apb_subsystem/u_apb_slave_mux/n33 (net)     2        0.037               0.000      5.486 f
  u_apb_subsystem/u_apb_slave_mux/U20/B (NOR2_X3_A7TULL)           1.261     0.000 *    5.486 f
  u_apb_subsystem/u_apb_slave_mux/U20/Y (NOR2_X3_A7TULL)           0.618     0.638      6.124 r
  u_apb_subsystem/u_apb_slave_mux/PSEL2 (net)     3      0.031               0.000      6.124 r
  u_apb_subsystem/u_apb_slave_mux/PSEL2 (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000    6.124 r
  u_apb_subsystem/n66 (net)                              0.031               0.000      6.124 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/PSEL (cmsdk_mcu_system_cmsdk_apb_dualtimers_0)    0.000    6.124 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/PSEL (net)    0.031    0.000    6.124 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/U50/A (INV_X1_A7TULL)    0.618    0.001 *    6.125 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/U50/Y (INV_X1_A7TULL)    0.309    0.317    6.442 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/n103 (net)     4    0.016    0.000    6.442 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/U118/A (NOR2_X1_A7TULL)    0.309    0.000 *    6.442 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/U118/Y (NOR2_X1_A7TULL)    0.588    0.435    6.877 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/N29 (net)     3    0.016    0.000    6.877 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/frc_sel (cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_1)    0.000    6.877 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/frc_sel (net)    0.016    0.000    6.877 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U215/AN (NOR3B_X1_A7TULL)    0.588    0.000 *    6.877 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U215/Y (NOR3B_X1_A7TULL)    0.673    0.552    7.430 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/n57 (net)     3    0.010    0.000    7.430 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U216/AN (NOR2B_X1_A7TULL)    0.673    0.000 *    7.430 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U216/Y (NOR2B_X1_A7TULL)    0.280    0.370    7.799 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/n425 (net)     1    0.004    0.000    7.799 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_load_period_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_test_slave_15)    0.000    7.799 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_load_period_reg_1/EN (net)    0.004    0.000    7.799 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_load_period_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.280    0.000 *    7.799 r
  data arrival time                                                                     7.799

  clock PCLKG (rise edge)                                                   20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_load_period_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.439     20.761
  data required time                                                                   20.761
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.761
  data arrival time                                                                    -7.799
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          12.962


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_ctrl_75_reg/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.528    0.824    2.824 r
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8    0.034             0.000      2.824 r
  u_apb_subsystem/u_ahb_to_apb/U121/A (INV_X1_A7TULL)              0.528     0.000 *    2.824 r
  u_apb_subsystem/u_ahb_to_apb/U121/Y (INV_X1_A7TULL)              0.225     0.227      3.050 f
  u_apb_subsystem/u_ahb_to_apb/n52 (net)        2        0.009               0.000      3.050 f
  u_apb_subsystem/u_ahb_to_apb/U122/A (NOR2_X1_A7TULL)             0.225     0.000 *    3.050 f
  u_apb_subsystem/u_ahb_to_apb/U122/Y (NOR2_X1_A7TULL)             2.041     1.271      4.321 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6        0.070               0.000      4.321 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000    4.321 r
  u_apb_subsystem/i_psel (net)                           0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000    4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)             0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/U19/B (NAND3_X1_A7TULL)          2.041     0.002 *    4.323 r
  u_apb_subsystem/u_apb_slave_mux/U19/Y (NAND3_X1_A7TULL)          1.261     1.163      5.486 f
  u_apb_subsystem/u_apb_slave_mux/n33 (net)     2        0.037               0.000      5.486 f
  u_apb_subsystem/u_apb_slave_mux/U20/B (NOR2_X3_A7TULL)           1.261     0.000 *    5.486 f
  u_apb_subsystem/u_apb_slave_mux/U20/Y (NOR2_X3_A7TULL)           0.618     0.638      6.124 r
  u_apb_subsystem/u_apb_slave_mux/PSEL2 (net)     3      0.031               0.000      6.124 r
  u_apb_subsystem/u_apb_slave_mux/PSEL2 (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000    6.124 r
  u_apb_subsystem/n66 (net)                              0.031               0.000      6.124 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/PSEL (cmsdk_mcu_system_cmsdk_apb_dualtimers_0)    0.000    6.124 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/PSEL (net)    0.031    0.000    6.124 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/U50/A (INV_X1_A7TULL)    0.618    0.001 *    6.125 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/U50/Y (INV_X1_A7TULL)    0.309    0.317    6.442 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/n103 (net)     4    0.016    0.000    6.442 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/U118/A (NOR2_X1_A7TULL)    0.309    0.000 *    6.442 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/U118/Y (NOR2_X1_A7TULL)    0.588    0.435    6.877 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/N29 (net)     3    0.016    0.000    6.877 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/frc_sel (cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_1)    0.000    6.877 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/frc_sel (net)    0.016    0.000    6.877 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U215/AN (NOR3B_X1_A7TULL)    0.588    0.000 *    6.877 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U215/Y (NOR3B_X1_A7TULL)    0.673    0.552    7.430 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/n57 (net)     3    0.010    0.000    7.430 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U217/AN (NOR2B_X1_A7TULL)    0.673    0.000 *    7.430 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U217/Y (NOR2B_X1_A7TULL)    0.287    0.364    7.794 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/n423 (net)     1    0.004    0.000    7.794 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_ctrl_75_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_test_slave_17)    0.000    7.794 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_ctrl_75_reg/EN (net)    0.004    0.000    7.794 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_ctrl_75_reg/latch/E (TLATNTSCA_X8_A7TULL)    0.287    0.000 *    7.794 r
  data arrival time                                                                     7.794

  clock PCLKG (rise edge)                                                   20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_ctrl_75_reg/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.441     20.759
  data required time                                                                   20.759
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.759
  data arrival time                                                                    -7.794
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          12.966


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_load_val_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.528    0.824    2.824 r
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8    0.034             0.000      2.824 r
  u_apb_subsystem/u_ahb_to_apb/U121/A (INV_X1_A7TULL)              0.528     0.000 *    2.824 r
  u_apb_subsystem/u_ahb_to_apb/U121/Y (INV_X1_A7TULL)              0.225     0.227      3.050 f
  u_apb_subsystem/u_ahb_to_apb/n52 (net)        2        0.009               0.000      3.050 f
  u_apb_subsystem/u_ahb_to_apb/U122/A (NOR2_X1_A7TULL)             0.225     0.000 *    3.050 f
  u_apb_subsystem/u_ahb_to_apb/U122/Y (NOR2_X1_A7TULL)             2.041     1.271      4.321 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6        0.070               0.000      4.321 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000    4.321 r
  u_apb_subsystem/i_psel (net)                           0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000    4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)             0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/U19/B (NAND3_X1_A7TULL)          2.041     0.002 *    4.323 r
  u_apb_subsystem/u_apb_slave_mux/U19/Y (NAND3_X1_A7TULL)          1.261     1.163      5.486 f
  u_apb_subsystem/u_apb_slave_mux/n33 (net)     2        0.037               0.000      5.486 f
  u_apb_subsystem/u_apb_slave_mux/U20/B (NOR2_X3_A7TULL)           1.261     0.000 *    5.486 f
  u_apb_subsystem/u_apb_slave_mux/U20/Y (NOR2_X3_A7TULL)           0.618     0.638      6.124 r
  u_apb_subsystem/u_apb_slave_mux/PSEL2 (net)     3      0.031               0.000      6.124 r
  u_apb_subsystem/u_apb_slave_mux/PSEL2 (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000    6.124 r
  u_apb_subsystem/n66 (net)                              0.031               0.000      6.124 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/PSEL (cmsdk_mcu_system_cmsdk_apb_dualtimers_0)    0.000    6.124 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/PSEL (net)    0.031    0.000    6.124 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/U50/A (INV_X1_A7TULL)    0.618    0.001 *    6.125 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/U50/Y (INV_X1_A7TULL)    0.309    0.317    6.442 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/n103 (net)     4    0.016    0.000    6.442 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/U118/A (NOR2_X1_A7TULL)    0.309    0.000 *    6.442 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/U118/Y (NOR2_X1_A7TULL)    0.588    0.435    6.877 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/N29 (net)     3    0.016    0.000    6.877 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/frc_sel (cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_1)    0.000    6.877 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/frc_sel (net)    0.016    0.000    6.877 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U215/AN (NOR3B_X1_A7TULL)    0.588    0.000 *    6.877 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U215/Y (NOR3B_X1_A7TULL)    0.673    0.552    7.430 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/n57 (net)     3    0.010    0.000    7.430 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U248/B (AND2_X2_A7TULL)    0.673    0.000 *    7.430 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U248/Y (AND2_X2_A7TULL)    0.169    0.382    7.811 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/n424 (net)     2    0.010    0.000    7.811 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_load_val_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_test_slave_16)    0.000    7.811 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_load_val_reg_1/EN (net)    0.010    0.000    7.811 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_load_val_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.169    0.000 *    7.812 r
  data arrival time                                                                     7.812

  clock PCLKG (rise edge)                                                   20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_load_val_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.407     20.793
  data required time                                                                   20.793
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.793
  data arrival time                                                                    -7.812
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          12.981


  Startpoint: u_apb_subsystem/u_ahb_to_apb/addr_reg_reg_3_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_reg_baud_div_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/addr_reg_reg_3_/CK (SDFFRQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/addr_reg_reg_3_/Q (SDFFRQ_X2_A7TULL)    1.018    1.220    3.220 f
  u_apb_subsystem/u_ahb_to_apb/PADDR[5] (net)    26      0.188               0.000      3.220 f
  u_apb_subsystem/u_ahb_to_apb/PADDR[5] (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000    3.220 f
  u_apb_subsystem/n[28] (net)                            0.188               0.000      3.220 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/PADDR_5_ (cmsdk_mcu_system_cmsdk_apb_uart_1)    0.000    3.220 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/PADDR_5_ (net)    0.188        0.000      3.220 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U132/C (OR4_X1_A7TULL)    1.018    0.001 *    3.222 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U132/Y (OR4_X1_A7TULL)    0.252    1.025    4.246 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n3 (net)     1    0.006        0.000      4.246 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U133/D (NOR4_X1_A7TULL)    0.252    0.000 *    4.246 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U133/Y (NOR4_X1_A7TULL)    1.255    0.949    5.195 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n69 (net)     3    0.023       0.000      5.195 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U134/A (INV_X1_A7TULL)    1.255    0.000 *    5.196 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U134/Y (INV_X1_A7TULL)    0.575    0.571    5.766 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n50 (net)     6    0.029       0.000      5.766 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U136/B (NOR4_X1_A7TULL)    0.575    0.000 *    5.766 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U136/Y (NOR4_X1_A7TULL)    1.479    1.081    6.848 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n42 (net)     7    0.028       0.000      6.848 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U153/A (INV_X1_A7TULL)    1.479    0.000 *    6.848 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U153/Y (INV_X1_A7TULL)    0.495    0.464    7.311 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n59 (net)     4    0.017       0.000      7.311 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U258/B (NOR2_X1_A7TULL)    0.495    0.000 *    7.311 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U258/Y (NOR2_X1_A7TULL)    0.411    0.394    7.705 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n354 (net)     2    0.010      0.000      7.705 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_reg_baud_div_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_test_slave_11)    0.000    7.705 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_reg_baud_div_reg_1/EN (net)    0.010    0.000    7.705 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_reg_baud_div_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.411    0.000 *    7.705 r
  data arrival time                                                                     7.705

  clock PCLKG (rise edge)                                                   20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_reg_baud_div_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.476     20.724
  data required time                                                                   20.724
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.724
  data arrival time                                                                    -7.705
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          13.019


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/clk_gate_ctrl_75_reg/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.528    0.824    2.824 r
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8    0.034             0.000      2.824 r
  u_apb_subsystem/u_ahb_to_apb/U121/A (INV_X1_A7TULL)              0.528     0.000 *    2.824 r
  u_apb_subsystem/u_ahb_to_apb/U121/Y (INV_X1_A7TULL)              0.225     0.227      3.050 f
  u_apb_subsystem/u_ahb_to_apb/n52 (net)        2        0.009               0.000      3.050 f
  u_apb_subsystem/u_ahb_to_apb/U122/A (NOR2_X1_A7TULL)             0.225     0.000 *    3.050 f
  u_apb_subsystem/u_ahb_to_apb/U122/Y (NOR2_X1_A7TULL)             2.041     1.271      4.321 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6        0.070               0.000      4.321 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000    4.321 r
  u_apb_subsystem/i_psel (net)                           0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000    4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)             0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/U19/B (NAND3_X1_A7TULL)          2.041     0.002 *    4.323 r
  u_apb_subsystem/u_apb_slave_mux/U19/Y (NAND3_X1_A7TULL)          1.261     1.163      5.486 f
  u_apb_subsystem/u_apb_slave_mux/n33 (net)     2        0.037               0.000      5.486 f
  u_apb_subsystem/u_apb_slave_mux/U20/B (NOR2_X3_A7TULL)           1.261     0.000 *    5.486 f
  u_apb_subsystem/u_apb_slave_mux/U20/Y (NOR2_X3_A7TULL)           0.618     0.638      6.124 r
  u_apb_subsystem/u_apb_slave_mux/PSEL2 (net)     3      0.031               0.000      6.124 r
  u_apb_subsystem/u_apb_slave_mux/PSEL2 (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000    6.124 r
  u_apb_subsystem/n66 (net)                              0.031               0.000      6.124 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/PSEL (cmsdk_mcu_system_cmsdk_apb_dualtimers_0)    0.000    6.124 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/PSEL (net)    0.031    0.000    6.124 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/U50/A (INV_X1_A7TULL)    0.618    0.001 *    6.125 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/U50/Y (INV_X1_A7TULL)    0.309    0.317    6.442 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/n103 (net)     4    0.016    0.000    6.442 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/U84/A (NOR2_X1_A7TULL)    0.309    0.000 *    6.442 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/U84/Y (NOR2_X1_A7TULL)    0.495    0.399    6.840 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/N28 (net)     3    0.014    0.000    6.840 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/frc_sel (cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_0)    0.000    6.840 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/frc_sel (net)    0.014    0.000    6.840 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/U215/AN (NOR3B_X1_A7TULL)    0.495    0.000 *    6.841 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/U215/Y (NOR3B_X1_A7TULL)    0.632    0.516    7.357 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/n57 (net)     3    0.009    0.000    7.357 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/U217/AN (NOR2B_X1_A7TULL)    0.632    0.000 *    7.357 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/U217/Y (NOR2B_X1_A7TULL)    0.300    0.373    7.730 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/n423 (net)     1    0.005    0.000    7.730 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/clk_gate_ctrl_75_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_test_slave_20)    0.000    7.730 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/clk_gate_ctrl_75_reg/EN (net)    0.005    0.000    7.730 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/clk_gate_ctrl_75_reg/latch/E (TLATNTSCA_X8_A7TULL)    0.300    0.000 *    7.730 r
  data arrival time                                                                     7.730

  clock PCLKG (rise edge)                                                   20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/clk_gate_ctrl_75_reg/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.444     20.756
  data required time                                                                   20.756
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.756
  data arrival time                                                                    -7.730
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          13.026


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/clk_gate_load_period_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.528    0.824    2.824 r
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8    0.034             0.000      2.824 r
  u_apb_subsystem/u_ahb_to_apb/U121/A (INV_X1_A7TULL)              0.528     0.000 *    2.824 r
  u_apb_subsystem/u_ahb_to_apb/U121/Y (INV_X1_A7TULL)              0.225     0.227      3.050 f
  u_apb_subsystem/u_ahb_to_apb/n52 (net)        2        0.009               0.000      3.050 f
  u_apb_subsystem/u_ahb_to_apb/U122/A (NOR2_X1_A7TULL)             0.225     0.000 *    3.050 f
  u_apb_subsystem/u_ahb_to_apb/U122/Y (NOR2_X1_A7TULL)             2.041     1.271      4.321 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6        0.070               0.000      4.321 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000    4.321 r
  u_apb_subsystem/i_psel (net)                           0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000    4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)             0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/U19/B (NAND3_X1_A7TULL)          2.041     0.002 *    4.323 r
  u_apb_subsystem/u_apb_slave_mux/U19/Y (NAND3_X1_A7TULL)          1.261     1.163      5.486 f
  u_apb_subsystem/u_apb_slave_mux/n33 (net)     2        0.037               0.000      5.486 f
  u_apb_subsystem/u_apb_slave_mux/U20/B (NOR2_X3_A7TULL)           1.261     0.000 *    5.486 f
  u_apb_subsystem/u_apb_slave_mux/U20/Y (NOR2_X3_A7TULL)           0.618     0.638      6.124 r
  u_apb_subsystem/u_apb_slave_mux/PSEL2 (net)     3      0.031               0.000      6.124 r
  u_apb_subsystem/u_apb_slave_mux/PSEL2 (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000    6.124 r
  u_apb_subsystem/n66 (net)                              0.031               0.000      6.124 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/PSEL (cmsdk_mcu_system_cmsdk_apb_dualtimers_0)    0.000    6.124 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/PSEL (net)    0.031    0.000    6.124 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/U50/A (INV_X1_A7TULL)    0.618    0.001 *    6.125 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/U50/Y (INV_X1_A7TULL)    0.309    0.317    6.442 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/n103 (net)     4    0.016    0.000    6.442 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/U84/A (NOR2_X1_A7TULL)    0.309    0.000 *    6.442 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/U84/Y (NOR2_X1_A7TULL)    0.495    0.399    6.840 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/N28 (net)     3    0.014    0.000    6.840 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/frc_sel (cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_0)    0.000    6.840 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/frc_sel (net)    0.014    0.000    6.840 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/U215/AN (NOR3B_X1_A7TULL)    0.495    0.000 *    6.841 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/U215/Y (NOR3B_X1_A7TULL)    0.632    0.516    7.357 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/n57 (net)     3    0.009    0.000    7.357 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/U216/AN (NOR2B_X1_A7TULL)    0.632    0.000 *    7.357 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/U216/Y (NOR2B_X1_A7TULL)    0.263    0.354    7.711 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/n425 (net)     1    0.004    0.000    7.711 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/clk_gate_load_period_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_test_slave_18)    0.000    7.711 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/clk_gate_load_period_reg_1/EN (net)    0.004    0.000    7.711 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/clk_gate_load_period_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.263    0.000 *    7.711 r
  data arrival time                                                                     7.711

  clock PCLKG (rise edge)                                                   20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/clk_gate_load_period_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.434     20.766
  data required time                                                                   20.766
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.766
  data arrival time                                                                    -7.711
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          13.055


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/clk_gate_load_val_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.528    0.824    2.824 r
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8    0.034             0.000      2.824 r
  u_apb_subsystem/u_ahb_to_apb/U121/A (INV_X1_A7TULL)              0.528     0.000 *    2.824 r
  u_apb_subsystem/u_ahb_to_apb/U121/Y (INV_X1_A7TULL)              0.225     0.227      3.050 f
  u_apb_subsystem/u_ahb_to_apb/n52 (net)        2        0.009               0.000      3.050 f
  u_apb_subsystem/u_ahb_to_apb/U122/A (NOR2_X1_A7TULL)             0.225     0.000 *    3.050 f
  u_apb_subsystem/u_ahb_to_apb/U122/Y (NOR2_X1_A7TULL)             2.041     1.271      4.321 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6        0.070               0.000      4.321 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000    4.321 r
  u_apb_subsystem/i_psel (net)                           0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000    4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)             0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/U19/B (NAND3_X1_A7TULL)          2.041     0.002 *    4.323 r
  u_apb_subsystem/u_apb_slave_mux/U19/Y (NAND3_X1_A7TULL)          1.261     1.163      5.486 f
  u_apb_subsystem/u_apb_slave_mux/n33 (net)     2        0.037               0.000      5.486 f
  u_apb_subsystem/u_apb_slave_mux/U20/B (NOR2_X3_A7TULL)           1.261     0.000 *    5.486 f
  u_apb_subsystem/u_apb_slave_mux/U20/Y (NOR2_X3_A7TULL)           0.618     0.638      6.124 r
  u_apb_subsystem/u_apb_slave_mux/PSEL2 (net)     3      0.031               0.000      6.124 r
  u_apb_subsystem/u_apb_slave_mux/PSEL2 (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000    6.124 r
  u_apb_subsystem/n66 (net)                              0.031               0.000      6.124 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/PSEL (cmsdk_mcu_system_cmsdk_apb_dualtimers_0)    0.000    6.124 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/PSEL (net)    0.031    0.000    6.124 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/U50/A (INV_X1_A7TULL)    0.618    0.001 *    6.125 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/U50/Y (INV_X1_A7TULL)    0.309    0.317    6.442 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/n103 (net)     4    0.016    0.000    6.442 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/U84/A (NOR2_X1_A7TULL)    0.309    0.000 *    6.442 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/U84/Y (NOR2_X1_A7TULL)    0.495    0.399    6.840 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/N28 (net)     3    0.014    0.000    6.840 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/frc_sel (cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_0)    0.000    6.840 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/frc_sel (net)    0.014    0.000    6.840 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/U215/AN (NOR3B_X1_A7TULL)    0.495    0.000 *    6.841 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/U215/Y (NOR3B_X1_A7TULL)    0.632    0.516    7.357 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/n57 (net)     3    0.009    0.000    7.357 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/U248/B (AND2_X2_A7TULL)    0.632    0.000 *    7.357 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/U248/Y (AND2_X2_A7TULL)    0.145    0.359    7.716 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/n424 (net)     2    0.007    0.000    7.716 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/clk_gate_load_val_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_test_slave_19)    0.000    7.716 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/clk_gate_load_val_reg_1/EN (net)    0.007    0.000    7.716 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/clk_gate_load_val_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.145    0.000 *    7.716 r
  data arrival time                                                                     7.716

  clock PCLKG (rise edge)                                                   20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/clk_gate_load_val_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.401     20.799
  data required time                                                                   20.799
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.799
  data arrival time                                                                    -7.716
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          13.083


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_reg_ctrl_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.528    0.824    2.824 r
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8    0.034             0.000      2.824 r
  u_apb_subsystem/u_ahb_to_apb/U121/A (INV_X1_A7TULL)              0.528     0.000 *    2.824 r
  u_apb_subsystem/u_ahb_to_apb/U121/Y (INV_X1_A7TULL)              0.225     0.227      3.050 f
  u_apb_subsystem/u_ahb_to_apb/n52 (net)        2        0.009               0.000      3.050 f
  u_apb_subsystem/u_ahb_to_apb/U122/A (NOR2_X1_A7TULL)             0.225     0.000 *    3.050 f
  u_apb_subsystem/u_ahb_to_apb/U122/Y (NOR2_X1_A7TULL)             2.041     1.271      4.321 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6        0.070               0.000      4.321 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000    4.321 r
  u_apb_subsystem/i_psel (net)                           0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000    4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)             0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/U11/B (NAND3B_X2_A7TULL)         2.041     0.002 *    4.324 r
  u_apb_subsystem/u_apb_slave_mux/U11/Y (NAND3B_X2_A7TULL)         1.173     1.093      5.417 f
  u_apb_subsystem/u_apb_slave_mux/OUT0 (net)     6       0.071               0.000      5.417 f
  u_apb_subsystem/u_apb_slave_mux/U61/C (NOR3_X4_A7TULL)           1.173     0.002 *    5.419 f
  u_apb_subsystem/u_apb_slave_mux/U61/Y (NOR3_X4_A7TULL)           1.683     1.337      6.756 r
  u_apb_subsystem/u_apb_slave_mux/PSEL4 (net)    23      0.102               0.000      6.756 r
  u_apb_subsystem/u_apb_slave_mux/PSEL4 (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000    6.756 r
  u_apb_subsystem/uart0_psel (net)                       0.102               0.000      6.756 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/PSEL (cmsdk_mcu_system_cmsdk_apb_uart_1)    0.000    6.756 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/PSEL (net)    0.102            0.000      6.756 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U216/B (NAND2B_X1_A7TULL)    1.683    0.002 *    6.757 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U216/Y (NAND2B_X1_A7TULL)    0.529    0.503    7.260 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n60 (net)     3    0.013       0.000      7.260 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U257/A (NOR2_X1_A7TULL)    0.529    0.000 *    7.260 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U257/Y (NOR2_X1_A7TULL)    0.284    0.290    7.551 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n353 (net)     1    0.004      0.000      7.551 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_reg_ctrl_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_test_slave_12)    0.000    7.551 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_reg_ctrl_reg_1/EN (net)    0.004    0.000    7.551 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_reg_ctrl_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.284    0.000 *    7.551 r
  data arrival time                                                                     7.551

  clock PCLKG (rise edge)                                                   20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_reg_ctrl_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.440     20.760
  data required time                                                                   20.760
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.760
  data arrival time                                                                    -7.551
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          13.210


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_reg_reload_val_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.528    0.824    2.824 r
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8    0.034             0.000      2.824 r
  u_apb_subsystem/u_ahb_to_apb/U121/A (INV_X1_A7TULL)              0.528     0.000 *    2.824 r
  u_apb_subsystem/u_ahb_to_apb/U121/Y (INV_X1_A7TULL)              0.225     0.227      3.050 f
  u_apb_subsystem/u_ahb_to_apb/n52 (net)        2        0.009               0.000      3.050 f
  u_apb_subsystem/u_ahb_to_apb/U122/A (NOR2_X1_A7TULL)             0.225     0.000 *    3.050 f
  u_apb_subsystem/u_ahb_to_apb/U122/Y (NOR2_X1_A7TULL)             2.041     1.271      4.321 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6        0.070               0.000      4.321 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000    4.321 r
  u_apb_subsystem/i_psel (net)                           0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000    4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)             0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/U11/B (NAND3B_X2_A7TULL)         2.041     0.002 *    4.324 r
  u_apb_subsystem/u_apb_slave_mux/U11/Y (NAND3B_X2_A7TULL)         1.173     1.093      5.417 f
  u_apb_subsystem/u_apb_slave_mux/OUT0 (net)     6       0.071               0.000      5.417 f
  u_apb_subsystem/u_apb_slave_mux/U12/B (NOR2B_X2_A7TULL)          1.173     0.001 *    5.417 f
  u_apb_subsystem/u_apb_slave_mux/U12/Y (NOR2B_X2_A7TULL)          0.721     0.708      6.126 r
  u_apb_subsystem/u_apb_slave_mux/PSEL1 (net)     3      0.027               0.000      6.126 r
  u_apb_subsystem/u_apb_slave_mux/PSEL1 (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000    6.126 r
  u_apb_subsystem/n68 (net)                              0.027               0.000      6.126 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/PSEL (cmsdk_mcu_system_cmsdk_apb_timer_1)    0.000    6.126 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/PSEL (net)    0.027          0.000      6.126 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/U82/A (INV_X1_A7TULL)    0.721    0.001 *    6.126 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/U82/Y (INV_X1_A7TULL)    0.403    0.410    6.536 f
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/n116 (net)     4    0.024    0.000      6.536 f
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/U160/B (NOR2_X1_A7TULL)    0.403    0.000 *    6.537 f
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/U160/Y (NOR2_X1_A7TULL)    0.676    0.484    7.021 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/n49 (net)     4    0.017     0.000      7.021 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/U202/AN (NOR2B_X1_A7TULL)    0.676    0.000 *    7.021 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/U202/Y (NOR2B_X1_A7TULL)    0.272    0.360    7.381 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/n283 (net)     1    0.004    0.000      7.381 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_reg_reload_val_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_test_slave_21)    0.000    7.381 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_reg_reload_val_reg_1/EN (net)    0.004    0.000    7.381 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_reg_reload_val_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.272    0.000 *    7.381 r
  data arrival time                                                                     7.381

  clock PCLKG (rise edge)                                                   20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_reg_reload_val_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.437     20.763
  data required time                                                                   20.763
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.763
  data arrival time                                                                    -7.381
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          13.383


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_reg_ctrl_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.528    0.824    2.824 r
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8    0.034             0.000      2.824 r
  u_apb_subsystem/u_ahb_to_apb/U121/A (INV_X1_A7TULL)              0.528     0.000 *    2.824 r
  u_apb_subsystem/u_ahb_to_apb/U121/Y (INV_X1_A7TULL)              0.225     0.227      3.050 f
  u_apb_subsystem/u_ahb_to_apb/n52 (net)        2        0.009               0.000      3.050 f
  u_apb_subsystem/u_ahb_to_apb/U122/A (NOR2_X1_A7TULL)             0.225     0.000 *    3.050 f
  u_apb_subsystem/u_ahb_to_apb/U122/Y (NOR2_X1_A7TULL)             2.041     1.271      4.321 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6        0.070               0.000      4.321 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000    4.321 r
  u_apb_subsystem/i_psel (net)                           0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000    4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)             0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/U11/B (NAND3B_X2_A7TULL)         2.041     0.002 *    4.324 r
  u_apb_subsystem/u_apb_slave_mux/U11/Y (NAND3B_X2_A7TULL)         1.173     1.093      5.417 f
  u_apb_subsystem/u_apb_slave_mux/OUT0 (net)     6       0.071               0.000      5.417 f
  u_apb_subsystem/u_apb_slave_mux/U12/B (NOR2B_X2_A7TULL)          1.173     0.001 *    5.417 f
  u_apb_subsystem/u_apb_slave_mux/U12/Y (NOR2B_X2_A7TULL)          0.721     0.708      6.126 r
  u_apb_subsystem/u_apb_slave_mux/PSEL1 (net)     3      0.027               0.000      6.126 r
  u_apb_subsystem/u_apb_slave_mux/PSEL1 (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000    6.126 r
  u_apb_subsystem/n68 (net)                              0.027               0.000      6.126 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/PSEL (cmsdk_mcu_system_cmsdk_apb_timer_1)    0.000    6.126 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/PSEL (net)    0.027          0.000      6.126 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/U82/A (INV_X1_A7TULL)    0.721    0.001 *    6.126 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/U82/Y (INV_X1_A7TULL)    0.403    0.410    6.536 f
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/n116 (net)     4    0.024    0.000      6.536 f
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/U160/B (NOR2_X1_A7TULL)    0.403    0.000 *    6.537 f
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/U160/Y (NOR2_X1_A7TULL)    0.676    0.484    7.021 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/n49 (net)     4    0.017     0.000      7.021 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/U226/A (AND2_X2_A7TULL)    0.676    0.000 *    7.021 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/U226/Y (AND2_X2_A7TULL)    0.122    0.352    7.372 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/n282 (net)     1    0.004    0.000      7.372 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_reg_ctrl_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_test_slave_22)    0.000    7.372 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_reg_ctrl_reg_1/EN (net)    0.004    0.000    7.372 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_reg_ctrl_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.122    0.000 *    7.372 r
  data arrival time                                                                     7.372

  clock PCLKG (rise edge)                                                   20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_reg_ctrl_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.394     20.806
  data required time                                                                   20.806
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.806
  data arrival time                                                                    -7.372
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          13.434


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_read_mux_byte0_reg_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.528    0.824    2.824 r
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8    0.034             0.000      2.824 r
  u_apb_subsystem/u_ahb_to_apb/U121/A (INV_X1_A7TULL)              0.528     0.000 *    2.824 r
  u_apb_subsystem/u_ahb_to_apb/U121/Y (INV_X1_A7TULL)              0.225     0.227      3.050 f
  u_apb_subsystem/u_ahb_to_apb/n52 (net)        2        0.009               0.000      3.050 f
  u_apb_subsystem/u_ahb_to_apb/U122/A (NOR2_X1_A7TULL)             0.225     0.000 *    3.050 f
  u_apb_subsystem/u_ahb_to_apb/U122/Y (NOR2_X1_A7TULL)             2.041     1.271      4.321 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6        0.070               0.000      4.321 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000    4.321 r
  u_apb_subsystem/i_psel (net)                           0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000    4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)             0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/U19/B (NAND3_X1_A7TULL)          2.041     0.002 *    4.323 r
  u_apb_subsystem/u_apb_slave_mux/U19/Y (NAND3_X1_A7TULL)          1.261     1.163      5.486 f
  u_apb_subsystem/u_apb_slave_mux/n33 (net)     2        0.037               0.000      5.486 f
  u_apb_subsystem/u_apb_slave_mux/U60/C (NOR3_X4_A7TULL)           1.261     0.001 *    5.487 f
  u_apb_subsystem/u_apb_slave_mux/U60/Y (NOR3_X4_A7TULL)           1.809     1.429      6.916 r
  u_apb_subsystem/u_apb_slave_mux/PSEL6 (net)    23      0.111               0.000      6.916 r
  u_apb_subsystem/u_apb_slave_mux/PSEL6 (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000    6.916 r
  u_apb_subsystem/uart2_psel (net)                       0.111               0.000      6.916 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/PSEL (cmsdk_mcu_system_cmsdk_apb_uart_2)    0.000    6.916 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/PSEL (net)    0.111            0.000      6.916 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_read_mux_byte0_reg_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_test_slave_26)    0.000    6.916 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_read_mux_byte0_reg_reg_1/EN (net)    0.111    0.000    6.916 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_read_mux_byte0_reg_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    1.809    0.002 *    6.918 r
  data arrival time                                                                     6.918

  clock PCLKG (rise edge)                                                   20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_read_mux_byte0_reg_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.639     20.561
  data required time                                                                   20.561
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.561
  data arrival time                                                                    -6.918
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          13.642


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_read_mux_byte0_reg_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.528    0.824    2.824 r
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8    0.034             0.000      2.824 r
  u_apb_subsystem/u_ahb_to_apb/U121/A (INV_X1_A7TULL)              0.528     0.000 *    2.824 r
  u_apb_subsystem/u_ahb_to_apb/U121/Y (INV_X1_A7TULL)              0.225     0.227      3.050 f
  u_apb_subsystem/u_ahb_to_apb/n52 (net)        2        0.009               0.000      3.050 f
  u_apb_subsystem/u_ahb_to_apb/U122/A (NOR2_X1_A7TULL)             0.225     0.000 *    3.050 f
  u_apb_subsystem/u_ahb_to_apb/U122/Y (NOR2_X1_A7TULL)             2.041     1.271      4.321 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6        0.070               0.000      4.321 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000    4.321 r
  u_apb_subsystem/i_psel (net)                           0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000    4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)             0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/U11/B (NAND3B_X2_A7TULL)         2.041     0.002 *    4.324 r
  u_apb_subsystem/u_apb_slave_mux/U11/Y (NAND3B_X2_A7TULL)         1.173     1.093      5.417 f
  u_apb_subsystem/u_apb_slave_mux/OUT0 (net)     6       0.071               0.000      5.417 f
  u_apb_subsystem/u_apb_slave_mux/U58/C (NOR3_X4_A7TULL)           1.173     0.002 *    5.419 f
  u_apb_subsystem/u_apb_slave_mux/U58/Y (NOR3_X4_A7TULL)           1.821     1.419      6.838 r
  u_apb_subsystem/u_apb_slave_mux/PSEL5 (net)    23      0.112               0.000      6.838 r
  u_apb_subsystem/u_apb_slave_mux/PSEL5 (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000    6.838 r
  u_apb_subsystem/uart1_psel (net)                       0.112               0.000      6.838 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/PSEL (cmsdk_mcu_system_cmsdk_apb_uart_0)    0.000    6.838 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/PSEL (net)    0.112            0.000      6.838 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_read_mux_byte0_reg_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_test_slave_27)    0.000    6.838 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_read_mux_byte0_reg_reg_1/EN (net)    0.112    0.000    6.838 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_read_mux_byte0_reg_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    1.821    0.002 *    6.840 r
  data arrival time                                                                     6.840

  clock PCLKG (rise edge)                                                   20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_read_mux_byte0_reg_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.641     20.559
  data required time                                                                   20.559
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.559
  data arrival time                                                                    -6.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          13.719


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/clk_gate_reg_data0_reg_7/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.528    0.824    2.824 r
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8    0.034             0.000      2.824 r
  u_apb_subsystem/u_ahb_to_apb/U121/A (INV_X1_A7TULL)              0.528     0.000 *    2.824 r
  u_apb_subsystem/u_ahb_to_apb/U121/Y (INV_X1_A7TULL)              0.225     0.227      3.050 f
  u_apb_subsystem/u_ahb_to_apb/n52 (net)        2        0.009               0.000      3.050 f
  u_apb_subsystem/u_ahb_to_apb/U122/A (NOR2_X1_A7TULL)             0.225     0.000 *    3.050 f
  u_apb_subsystem/u_ahb_to_apb/U122/Y (NOR2_X1_A7TULL)             2.041     1.271      4.321 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6        0.070               0.000      4.321 r
  u_apb_subsystem/u_ahb_to_apb/U123/A (AND2_X2_A7TULL)             2.041     0.000 *    4.321 r
  u_apb_subsystem/u_ahb_to_apb/U123/Y (AND2_X2_A7TULL)             1.950     1.550      5.871 r
  u_apb_subsystem/u_ahb_to_apb/PENABLE (net)    22       0.194               0.000      5.871 r
  u_apb_subsystem/u_ahb_to_apb/PENABLE (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000    5.871 r
  u_apb_subsystem/n65 (net)                              0.194               0.000      5.871 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/PENABLE (cmsdk_mcu_system_cmsdk_apb_test_slave_0)    0.000    5.871 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/PENABLE (net)    0.194    0.000    5.871 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/U48/A (NAND4_X4_A7TULL)    1.950    0.007 *    5.878 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/U48/Y (NAND4_X4_A7TULL)    0.776    0.690    6.568 f
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/n9 (net)     5    0.043    0.000    6.568 f
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/U50/B (NOR2B_X1_A7TULL)    0.776    0.000 *    6.568 f
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/U50/Y (NOR2B_X1_A7TULL)    0.350    0.390    6.958 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/n60 (net)     1    0.006    0.000    6.958 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/clk_gate_reg_data0_reg_7/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_test_slave_4)    0.000    6.958 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/clk_gate_reg_data0_reg_7/EN (net)    0.006    0.000    6.958 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/clk_gate_reg_data0_reg_7/latch/E (TLATNTSCA_X8_A7TULL)    0.350    0.000 *    6.958 r
  data arrival time                                                                     6.958

  clock PCLKG (rise edge)                                                   20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/clk_gate_reg_data0_reg_7/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.459     20.741
  data required time                                                                   20.741
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.741
  data arrival time                                                                    -6.958
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          13.783


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_read_mux_byte0_reg_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.528    0.824    2.824 r
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8    0.034             0.000      2.824 r
  u_apb_subsystem/u_ahb_to_apb/U121/A (INV_X1_A7TULL)              0.528     0.000 *    2.824 r
  u_apb_subsystem/u_ahb_to_apb/U121/Y (INV_X1_A7TULL)              0.225     0.227      3.050 f
  u_apb_subsystem/u_ahb_to_apb/n52 (net)        2        0.009               0.000      3.050 f
  u_apb_subsystem/u_ahb_to_apb/U122/A (NOR2_X1_A7TULL)             0.225     0.000 *    3.050 f
  u_apb_subsystem/u_ahb_to_apb/U122/Y (NOR2_X1_A7TULL)             2.041     1.271      4.321 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6        0.070               0.000      4.321 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000    4.321 r
  u_apb_subsystem/i_psel (net)                           0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000    4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)             0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/U11/B (NAND3B_X2_A7TULL)         2.041     0.002 *    4.324 r
  u_apb_subsystem/u_apb_slave_mux/U11/Y (NAND3B_X2_A7TULL)         1.173     1.093      5.417 f
  u_apb_subsystem/u_apb_slave_mux/OUT0 (net)     6       0.071               0.000      5.417 f
  u_apb_subsystem/u_apb_slave_mux/U61/C (NOR3_X4_A7TULL)           1.173     0.002 *    5.419 f
  u_apb_subsystem/u_apb_slave_mux/U61/Y (NOR3_X4_A7TULL)           1.683     1.337      6.756 r
  u_apb_subsystem/u_apb_slave_mux/PSEL4 (net)    23      0.102               0.000      6.756 r
  u_apb_subsystem/u_apb_slave_mux/PSEL4 (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000    6.756 r
  u_apb_subsystem/uart0_psel (net)                       0.102               0.000      6.756 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/PSEL (cmsdk_mcu_system_cmsdk_apb_uart_1)    0.000    6.756 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/PSEL (net)    0.102            0.000      6.756 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_read_mux_byte0_reg_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_test_slave_28)    0.000    6.756 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_read_mux_byte0_reg_reg_1/EN (net)    0.102    0.000    6.756 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_read_mux_byte0_reg_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    1.683    0.001 *    6.757 r
  data arrival time                                                                     6.757

  clock PCLKG (rise edge)                                                   20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_read_mux_byte0_reg_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.626     20.574
  data required time                                                                   20.574
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.574
  data arrival time                                                                    -6.757
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          13.817


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/clk_gate_reg_data0_reg_6/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.528    0.824    2.824 r
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8    0.034             0.000      2.824 r
  u_apb_subsystem/u_ahb_to_apb/U121/A (INV_X1_A7TULL)              0.528     0.000 *    2.824 r
  u_apb_subsystem/u_ahb_to_apb/U121/Y (INV_X1_A7TULL)              0.225     0.227      3.050 f
  u_apb_subsystem/u_ahb_to_apb/n52 (net)        2        0.009               0.000      3.050 f
  u_apb_subsystem/u_ahb_to_apb/U122/A (NOR2_X1_A7TULL)             0.225     0.000 *    3.050 f
  u_apb_subsystem/u_ahb_to_apb/U122/Y (NOR2_X1_A7TULL)             2.041     1.271      4.321 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6        0.070               0.000      4.321 r
  u_apb_subsystem/u_ahb_to_apb/U123/A (AND2_X2_A7TULL)             2.041     0.000 *    4.321 r
  u_apb_subsystem/u_ahb_to_apb/U123/Y (AND2_X2_A7TULL)             1.950     1.550      5.871 r
  u_apb_subsystem/u_ahb_to_apb/PENABLE (net)    22       0.194               0.000      5.871 r
  u_apb_subsystem/u_ahb_to_apb/PENABLE (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000    5.871 r
  u_apb_subsystem/n65 (net)                              0.194               0.000      5.871 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/PENABLE (cmsdk_mcu_system_cmsdk_apb_test_slave_0)    0.000    5.871 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/PENABLE (net)    0.194    0.000    5.871 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/U48/A (NAND4_X4_A7TULL)    1.950    0.007 *    5.878 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/U48/Y (NAND4_X4_A7TULL)    0.776    0.690    6.568 f
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/n9 (net)     5    0.043    0.000    6.568 f
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/U52/B (NOR2B_X1_A7TULL)    0.776    0.000 *    6.568 f
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/U52/Y (NOR2B_X1_A7TULL)    0.292    0.342    6.910 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/n61 (net)     1    0.004    0.000    6.910 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/clk_gate_reg_data0_reg_6/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_test_slave_3)    0.000    6.910 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/clk_gate_reg_data0_reg_6/EN (net)    0.004    0.000    6.910 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/clk_gate_reg_data0_reg_6/latch/E (TLATNTSCA_X8_A7TULL)    0.292    0.000 *    6.910 r
  data arrival time                                                                     6.910

  clock PCLKG (rise edge)                                                   20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/clk_gate_reg_data0_reg_6/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.442     20.758
  data required time                                                                   20.758
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.758
  data arrival time                                                                    -6.910
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          13.848


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/clk_gate_reg_data0_reg_4/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.528    0.824    2.824 r
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8    0.034             0.000      2.824 r
  u_apb_subsystem/u_ahb_to_apb/U121/A (INV_X1_A7TULL)              0.528     0.000 *    2.824 r
  u_apb_subsystem/u_ahb_to_apb/U121/Y (INV_X1_A7TULL)              0.225     0.227      3.050 f
  u_apb_subsystem/u_ahb_to_apb/n52 (net)        2        0.009               0.000      3.050 f
  u_apb_subsystem/u_ahb_to_apb/U122/A (NOR2_X1_A7TULL)             0.225     0.000 *    3.050 f
  u_apb_subsystem/u_ahb_to_apb/U122/Y (NOR2_X1_A7TULL)             2.041     1.271      4.321 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6        0.070               0.000      4.321 r
  u_apb_subsystem/u_ahb_to_apb/U123/A (AND2_X2_A7TULL)             2.041     0.000 *    4.321 r
  u_apb_subsystem/u_ahb_to_apb/U123/Y (AND2_X2_A7TULL)             1.950     1.550      5.871 r
  u_apb_subsystem/u_ahb_to_apb/PENABLE (net)    22       0.194               0.000      5.871 r
  u_apb_subsystem/u_ahb_to_apb/PENABLE (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000    5.871 r
  u_apb_subsystem/n65 (net)                              0.194               0.000      5.871 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/PENABLE (cmsdk_mcu_system_cmsdk_apb_test_slave_0)    0.000    5.871 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/PENABLE (net)    0.194    0.000    5.871 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/U48/A (NAND4_X4_A7TULL)    1.950    0.007 *    5.878 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/U48/Y (NAND4_X4_A7TULL)    0.776    0.690    6.568 f
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/n9 (net)     5    0.043    0.000    6.568 f
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/U51/B (NOR2B_X1_A7TULL)    0.776    0.000 *    6.568 f
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/U51/Y (NOR2B_X1_A7TULL)    0.286    0.337    6.905 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/n63 (net)     1    0.004    0.000    6.905 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/clk_gate_reg_data0_reg_4/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_test_slave_1)    0.000    6.905 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/clk_gate_reg_data0_reg_4/EN (net)    0.004    0.000    6.905 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/clk_gate_reg_data0_reg_4/latch/E (TLATNTSCA_X8_A7TULL)    0.286    0.000 *    6.905 r
  data arrival time                                                                     6.905

  clock PCLKG (rise edge)                                                   20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/clk_gate_reg_data0_reg_4/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.440     20.760
  data required time                                                                   20.760
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.760
  data arrival time                                                                    -6.905
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          13.855


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/clk_gate_reg_data0_reg_5/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.528    0.824    2.824 r
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8    0.034             0.000      2.824 r
  u_apb_subsystem/u_ahb_to_apb/U121/A (INV_X1_A7TULL)              0.528     0.000 *    2.824 r
  u_apb_subsystem/u_ahb_to_apb/U121/Y (INV_X1_A7TULL)              0.225     0.227      3.050 f
  u_apb_subsystem/u_ahb_to_apb/n52 (net)        2        0.009               0.000      3.050 f
  u_apb_subsystem/u_ahb_to_apb/U122/A (NOR2_X1_A7TULL)             0.225     0.000 *    3.050 f
  u_apb_subsystem/u_ahb_to_apb/U122/Y (NOR2_X1_A7TULL)             2.041     1.271      4.321 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6        0.070               0.000      4.321 r
  u_apb_subsystem/u_ahb_to_apb/U123/A (AND2_X2_A7TULL)             2.041     0.000 *    4.321 r
  u_apb_subsystem/u_ahb_to_apb/U123/Y (AND2_X2_A7TULL)             1.950     1.550      5.871 r
  u_apb_subsystem/u_ahb_to_apb/PENABLE (net)    22       0.194               0.000      5.871 r
  u_apb_subsystem/u_ahb_to_apb/PENABLE (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000    5.871 r
  u_apb_subsystem/n65 (net)                              0.194               0.000      5.871 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/PENABLE (cmsdk_mcu_system_cmsdk_apb_test_slave_0)    0.000    5.871 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/PENABLE (net)    0.194    0.000    5.871 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/U48/A (NAND4_X4_A7TULL)    1.950    0.007 *    5.878 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/U48/Y (NAND4_X4_A7TULL)    0.776    0.690    6.568 f
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/n9 (net)     5    0.043    0.000    6.568 f
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/U49/B (NOR2B_X1_A7TULL)    0.776    0.000 *    6.568 f
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/U49/Y (NOR2B_X1_A7TULL)    0.280    0.332    6.900 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/n62 (net)     1    0.003    0.000    6.900 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/clk_gate_reg_data0_reg_5/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_test_slave_2)    0.000    6.900 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/clk_gate_reg_data0_reg_5/EN (net)    0.003    0.000    6.900 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/clk_gate_reg_data0_reg_5/latch/E (TLATNTSCA_X8_A7TULL)    0.280    0.000 *    6.900 r
  data arrival time                                                                     6.900

  clock PCLKG (rise edge)                                                   20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/clk_gate_reg_data0_reg_5/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.439     20.761
  data required time                                                                   20.761
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.761
  data arrival time                                                                    -6.900
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          13.861


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/clk_gate_wdog_load_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.528    0.824    2.824 r
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8    0.034             0.000      2.824 r
  u_apb_subsystem/u_ahb_to_apb/U121/A (INV_X1_A7TULL)              0.528     0.000 *    2.824 r
  u_apb_subsystem/u_ahb_to_apb/U121/Y (INV_X1_A7TULL)              0.225     0.227      3.050 f
  u_apb_subsystem/u_ahb_to_apb/n52 (net)        2        0.009               0.000      3.050 f
  u_apb_subsystem/u_ahb_to_apb/U122/A (NOR2_X1_A7TULL)             0.225     0.000 *    3.050 f
  u_apb_subsystem/u_ahb_to_apb/U122/Y (NOR2_X1_A7TULL)             2.041     1.271      4.321 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6        0.070               0.000      4.321 r
  u_apb_subsystem/u_ahb_to_apb/U123/A (AND2_X2_A7TULL)             2.041     0.000 *    4.321 r
  u_apb_subsystem/u_ahb_to_apb/U123/Y (AND2_X2_A7TULL)             1.950     1.550      5.871 r
  u_apb_subsystem/u_ahb_to_apb/PENABLE (net)    22       0.194               0.000      5.871 r
  u_apb_subsystem/u_ahb_to_apb/PENABLE (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000    5.871 r
  u_apb_subsystem/n65 (net)                              0.194               0.000      5.871 r
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/PENABLE (cmsdk_mcu_system_cmsdk_apb_watchdog_0)    0.000    5.871 r
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/PENABLE (net)    0.194     0.000      5.871 r
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/PENABLE (cmsdk_mcu_system_cmsdk_apb_watchdog_frc_0)    0.000    5.871 r
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/PENABLE (net)    0.194    0.000    5.871 r
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/U124/B (NOR2_X1_A7TULL)    1.950    0.007 *    5.878 r
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/U124/Y (NOR2_X1_A7TULL)    0.408    0.378    6.256 f
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/n15 (net)     1    0.006    0.000    6.256 f
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/U125/C (AND4_X4_A7TULL)    0.408    0.000 *    6.256 f
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/U125/Y (AND4_X4_A7TULL)    0.137    0.438    6.694 f
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/n294 (net)     2    0.013    0.000    6.694 f
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/clk_gate_wdog_load_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_test_slave_14)    0.000    6.694 f
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/clk_gate_wdog_load_reg_1/EN (net)    0.013    0.000    6.694 f
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/clk_gate_wdog_load_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.137    0.000 *    6.694 f
  data arrival time                                                                     6.694

  clock PCLKG (rise edge)                                                   20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/clk_gate_wdog_load_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.466     20.734
  data required time                                                                   20.734
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.734
  data arrival time                                                                    -6.694
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          14.040


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_read_mux_byte0_reg_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.528    0.824    2.824 r
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8    0.034             0.000      2.824 r
  u_apb_subsystem/u_ahb_to_apb/U121/A (INV_X1_A7TULL)              0.528     0.000 *    2.824 r
  u_apb_subsystem/u_ahb_to_apb/U121/Y (INV_X1_A7TULL)              0.225     0.227      3.050 f
  u_apb_subsystem/u_ahb_to_apb/n52 (net)        2        0.009               0.000      3.050 f
  u_apb_subsystem/u_ahb_to_apb/U122/A (NOR2_X1_A7TULL)             0.225     0.000 *    3.050 f
  u_apb_subsystem/u_ahb_to_apb/U122/Y (NOR2_X1_A7TULL)             2.041     1.271      4.321 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6        0.070               0.000      4.321 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000    4.321 r
  u_apb_subsystem/i_psel (net)                           0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000    4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)             0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/U11/B (NAND3B_X2_A7TULL)         2.041     0.002 *    4.324 r
  u_apb_subsystem/u_apb_slave_mux/U11/Y (NAND3B_X2_A7TULL)         1.173     1.093      5.417 f
  u_apb_subsystem/u_apb_slave_mux/OUT0 (net)     6       0.071               0.000      5.417 f
  u_apb_subsystem/u_apb_slave_mux/U12/B (NOR2B_X2_A7TULL)          1.173     0.001 *    5.417 f
  u_apb_subsystem/u_apb_slave_mux/U12/Y (NOR2B_X2_A7TULL)          0.721     0.708      6.126 r
  u_apb_subsystem/u_apb_slave_mux/PSEL1 (net)     3      0.027               0.000      6.126 r
  u_apb_subsystem/u_apb_slave_mux/PSEL1 (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000    6.126 r
  u_apb_subsystem/n68 (net)                              0.027               0.000      6.126 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/PSEL (cmsdk_mcu_system_cmsdk_apb_timer_1)    0.000    6.126 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/PSEL (net)    0.027          0.000      6.126 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/U9/A (BUF_X2_A7TULL)    0.721    0.000 *    6.126 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/U9/Y (BUF_X2_A7TULL)    0.139    0.342    6.468 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/n305 (net)     1    0.008    0.000      6.468 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_read_mux_byte0_reg_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_test_slave_29)    0.000    6.468 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_read_mux_byte0_reg_reg_1/EN (net)    0.008    0.000    6.468 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_read_mux_byte0_reg_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.139    0.000 *    6.468 r
  data arrival time                                                                     6.468

  clock PCLKG (rise edge)                                                   20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_read_mux_byte0_reg_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.399     20.801
  data required time                                                                   20.801
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.801
  data arrival time                                                                    -6.468
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          14.333


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_reg_ctrl_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.528    0.824    2.824 r
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8    0.034             0.000      2.824 r
  u_apb_subsystem/u_ahb_to_apb/U121/A (INV_X1_A7TULL)              0.528     0.000 *    2.824 r
  u_apb_subsystem/u_ahb_to_apb/U121/Y (INV_X1_A7TULL)              0.225     0.227      3.050 f
  u_apb_subsystem/u_ahb_to_apb/n52 (net)        2        0.009               0.000      3.050 f
  u_apb_subsystem/u_ahb_to_apb/U122/A (NOR2_X1_A7TULL)             0.225     0.000 *    3.050 f
  u_apb_subsystem/u_ahb_to_apb/U122/Y (NOR2_X1_A7TULL)             2.041     1.271      4.321 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6        0.070               0.000      4.321 r
  u_apb_subsystem/u_ahb_to_apb/U123/A (AND2_X2_A7TULL)             2.041     0.000 *    4.321 r
  u_apb_subsystem/u_ahb_to_apb/U123/Y (AND2_X2_A7TULL)             1.950     1.550      5.871 r
  u_apb_subsystem/u_ahb_to_apb/PENABLE (net)    22       0.194               0.000      5.871 r
  u_apb_subsystem/u_ahb_to_apb/PENABLE (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000    5.871 r
  u_apb_subsystem/n65 (net)                              0.194               0.000      5.871 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/PENABLE (cmsdk_mcu_system_cmsdk_apb_timer_0)    0.000    5.871 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/PENABLE (net)    0.194       0.000      5.871 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/U229/B (NOR4B_X1_A7TULL)    1.950    0.008 *    5.879 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/U229/Y (NOR4B_X1_A7TULL)    0.387    0.379    6.258 f
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/n283 (net)     1    0.003    0.000      6.258 f
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_reg_ctrl_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_test_slave_24)    0.000    6.258 f
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_reg_ctrl_reg_1/EN (net)    0.003    0.000    6.258 f
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_reg_ctrl_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.387    0.000 *    6.258 f
  data arrival time                                                                     6.258

  clock PCLKG (rise edge)                                                   20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_reg_ctrl_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.541     20.659
  data required time                                                                   20.659
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.659
  data arrival time                                                                    -6.258
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          14.401


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_reg_reload_val_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.528    0.824    2.824 r
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8    0.034             0.000      2.824 r
  u_apb_subsystem/u_ahb_to_apb/U121/A (INV_X1_A7TULL)              0.528     0.000 *    2.824 r
  u_apb_subsystem/u_ahb_to_apb/U121/Y (INV_X1_A7TULL)              0.225     0.227      3.050 f
  u_apb_subsystem/u_ahb_to_apb/n52 (net)        2        0.009               0.000      3.050 f
  u_apb_subsystem/u_ahb_to_apb/U122/A (NOR2_X1_A7TULL)             0.225     0.000 *    3.050 f
  u_apb_subsystem/u_ahb_to_apb/U122/Y (NOR2_X1_A7TULL)             2.041     1.271      4.321 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6        0.070               0.000      4.321 r
  u_apb_subsystem/u_ahb_to_apb/U123/A (AND2_X2_A7TULL)             2.041     0.000 *    4.321 r
  u_apb_subsystem/u_ahb_to_apb/U123/Y (AND2_X2_A7TULL)             1.950     1.550      5.871 r
  u_apb_subsystem/u_ahb_to_apb/PENABLE (net)    22       0.194               0.000      5.871 r
  u_apb_subsystem/u_ahb_to_apb/PENABLE (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000    5.871 r
  u_apb_subsystem/n65 (net)                              0.194               0.000      5.871 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/PENABLE (cmsdk_mcu_system_cmsdk_apb_timer_0)    0.000    5.871 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/PENABLE (net)    0.194       0.000      5.871 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/U230/A (NOR4_X1_A7TULL)    1.950    0.008 *    5.879 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/U230/Y (NOR4_X1_A7TULL)    0.373    0.298    6.177 f
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/n284 (net)     1    0.003    0.000      6.177 f
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_reg_reload_val_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_test_slave_23)    0.000    6.177 f
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_reg_reload_val_reg_1/EN (net)    0.003    0.000    6.177 f
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_reg_reload_val_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.373    0.000 *    6.177 f
  data arrival time                                                                     6.177

  clock PCLKG (rise edge)                                                   20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_reg_reload_val_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.537     20.663
  data required time                                                                   20.663
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.663
  data arrival time                                                                    -6.177
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          14.486


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/clk_gate_wdog_itop_reg/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.528    0.824    2.824 r
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8    0.034             0.000      2.824 r
  u_apb_subsystem/u_ahb_to_apb/U121/A (INV_X1_A7TULL)              0.528     0.000 *    2.824 r
  u_apb_subsystem/u_ahb_to_apb/U121/Y (INV_X1_A7TULL)              0.225     0.227      3.050 f
  u_apb_subsystem/u_ahb_to_apb/n52 (net)        2        0.009               0.000      3.050 f
  u_apb_subsystem/u_ahb_to_apb/U122/A (NOR2_X1_A7TULL)             0.225     0.000 *    3.050 f
  u_apb_subsystem/u_ahb_to_apb/U122/Y (NOR2_X1_A7TULL)             2.041     1.271      4.321 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6        0.070               0.000      4.321 r
  u_apb_subsystem/u_ahb_to_apb/U123/A (AND2_X2_A7TULL)             2.041     0.000 *    4.321 r
  u_apb_subsystem/u_ahb_to_apb/U123/Y (AND2_X2_A7TULL)             1.950     1.550      5.871 r
  u_apb_subsystem/u_ahb_to_apb/PENABLE (net)    22       0.194               0.000      5.871 r
  u_apb_subsystem/u_ahb_to_apb/PENABLE (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000    5.871 r
  u_apb_subsystem/n65 (net)                              0.194               0.000      5.871 r
  u_apb_subsystem/U21/A (NOR3_X1_A7TULL)                           1.950     0.007 *    5.878 r
  u_apb_subsystem/U21/Y (NOR3_X1_A7TULL)                           0.361     0.265      6.143 f
  u_apb_subsystem/n17 (net)                     1        0.003               0.000      6.143 f
  u_apb_subsystem/clk_gate_wdog_itop_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_subsystem_APB_EXT_PORT12_ENABLE0_APB_EXT_PORT13_ENABLE0_APB_EXT_PORT14_ENABLE0_APB_EXT_PORT15_ENABLE0_INCLUDE_IRQ_SYNCHRONIZER0_INCLUDE_APB_TEST_SLAVE1_INCLUDE_APB_TIMER01_INCLUDE_APB_TIMER11_INCLUDE_APB_DUALTIMER01_INCLUDE_APB_UART01_INCLUDE_APB_UART11_INCLUDE_APB_UART21_INCLUDE_APB_WATCHDOG1_BE0_0)    0.000    6.143 f
  u_apb_subsystem/clk_gate_wdog_itop_reg/EN (net)        0.003               0.000      6.143 f
  u_apb_subsystem/clk_gate_wdog_itop_reg/latch/E (TLATNTSCA_X8_A7TULL)    0.361    0.000 *    6.143 f
  data arrival time                                                                     6.143

  clock PCLKG (rise edge)                                                   20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_apb_subsystem/clk_gate_wdog_itop_reg/latch/CK (TLATNTSCA_X8_A7TULL)      0.000     21.200 r
  clock gating setup time                                                   -0.534     20.666
  data required time                                                                   20.666
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.666
  data arrival time                                                                    -6.143
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          14.523


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_read_mux_byte0_reg_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.528    0.824    2.824 r
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8    0.034             0.000      2.824 r
  u_apb_subsystem/u_ahb_to_apb/U121/A (INV_X1_A7TULL)              0.528     0.000 *    2.824 r
  u_apb_subsystem/u_ahb_to_apb/U121/Y (INV_X1_A7TULL)              0.225     0.227      3.050 f
  u_apb_subsystem/u_ahb_to_apb/n52 (net)        2        0.009               0.000      3.050 f
  u_apb_subsystem/u_ahb_to_apb/U122/A (NOR2_X1_A7TULL)             0.225     0.000 *    3.050 f
  u_apb_subsystem/u_ahb_to_apb/U122/Y (NOR2_X1_A7TULL)             2.041     1.271      4.321 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6        0.070               0.000      4.321 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000    4.321 r
  u_apb_subsystem/i_psel (net)                           0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000    4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)             0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/U11/B (NAND3B_X2_A7TULL)         2.041     0.002 *    4.324 r
  u_apb_subsystem/u_apb_slave_mux/U11/Y (NAND3B_X2_A7TULL)         1.173     1.093      5.417 f
  u_apb_subsystem/u_apb_slave_mux/OUT0 (net)     6       0.071               0.000      5.417 f
  u_apb_subsystem/u_apb_slave_mux/U14/A (NOR2_X2_A7TULL)           1.173     0.001 *    5.418 f
  u_apb_subsystem/u_apb_slave_mux/U14/Y (NOR2_X2_A7TULL)           0.439     0.457      5.875 r
  u_apb_subsystem/u_apb_slave_mux/PSEL0 (net)     2      0.008               0.000      5.875 r
  u_apb_subsystem/u_apb_slave_mux/PSEL0 (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000    5.875 r
  u_apb_subsystem/n67 (net)                              0.008               0.000      5.875 r
  u_apb_subsystem/U49/A (BUF_X2_A7TULL)                            0.439     0.000 *    5.875 r
  u_apb_subsystem/U49/Y (BUF_X2_A7TULL)                            0.184     0.331      6.206 r
  u_apb_subsystem/n175 (net)                    3        0.013               0.000      6.206 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/PSEL (cmsdk_mcu_system_cmsdk_apb_timer_0)    0.000    6.206 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/PSEL (net)    0.013          0.000      6.206 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_read_mux_byte0_reg_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_test_slave_30)    0.000    6.206 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_read_mux_byte0_reg_reg_1/EN (net)    0.013    0.000    6.206 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_read_mux_byte0_reg_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.184    0.000 *    6.206 r
  data arrival time                                                                     6.206

  clock PCLKG (rise edge)                                                   20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_read_mux_byte0_reg_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                                   -0.412     20.788
  data required time                                                                   20.788
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.788
  data arrival time                                                                    -6.206
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          14.582


  Startpoint: u_apb_subsystem/u_ahb_to_apb/wr_reg_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/clk_gate_ml_0/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/wr_reg_reg/CK (SDFFRQ_X1_A7TULL)    0.000     0.000      2.000 r
  u_apb_subsystem/u_ahb_to_apb/wr_reg_reg/Q (SDFFRQ_X1_A7TULL)     0.152     0.587      2.587 r
  u_apb_subsystem/u_ahb_to_apb/PWRITE (net)     2        0.005               0.000      2.587 r
  u_apb_subsystem/u_ahb_to_apb/PWRITE (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000    2.587 r
  u_apb_subsystem/n32 (net)                              0.005               0.000      2.587 r
  u_apb_subsystem/U44/A (BUF_X2_A7TULL)                            0.152     0.000 *    2.587 r
  u_apb_subsystem/U44/Y (BUF_X2_A7TULL)                            1.946     1.255      3.842 r
  u_apb_subsystem/n60 (net)                    23        0.194               0.000      3.842 r
  u_apb_subsystem/U45/A (INV_X1_A7TULL)                            1.946     0.001 *    3.843 r
  u_apb_subsystem/U45/Y (INV_X1_A7TULL)                            0.579     0.524      4.368 f
  u_apb_subsystem/n61 (net)                     2        0.018               0.000      4.368 f
  u_apb_subsystem/clk_gate_ml_0/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_test_slave_25)    0.000    4.368 f
  u_apb_subsystem/clk_gate_ml_0/EN (net)                 0.018               0.000      4.368 f
  u_apb_subsystem/clk_gate_ml_0/latch/E (TLATNTSCA_X8_A7TULL)      0.579     0.000 *    4.368 f
  data arrival time                                                                     4.368

  clock PCLKG (rise edge)                                                   20.000     20.000
  clock network delay (ideal)                                                0.800     20.800
  clock uncertainty                                                         -0.200     20.600
  u_apb_subsystem/clk_gate_ml_0/latch/CK (TLATNTSCA_X8_A7TULL)               0.000     20.600 r
  clock gating setup time                                                   -0.594     20.006
  data required time                                                                   20.006
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.006
  data arrival time                                                                    -4.368
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          15.638


  Startpoint: u_apb_subsystem/u_ahb_to_apb/wr_reg_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/clk_gate_ml/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/wr_reg_reg/CK (SDFFRQ_X1_A7TULL)    0.000     0.000      2.000 r
  u_apb_subsystem/u_ahb_to_apb/wr_reg_reg/Q (SDFFRQ_X1_A7TULL)     0.152     0.587      2.587 r
  u_apb_subsystem/u_ahb_to_apb/PWRITE (net)     2        0.005               0.000      2.587 r
  u_apb_subsystem/u_ahb_to_apb/PWRITE (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000    2.587 r
  u_apb_subsystem/n32 (net)                              0.005               0.000      2.587 r
  u_apb_subsystem/U44/A (BUF_X2_A7TULL)                            0.152     0.000 *    2.587 r
  u_apb_subsystem/U44/Y (BUF_X2_A7TULL)                            1.946     1.255      3.842 r
  u_apb_subsystem/n60 (net)                    23        0.194               0.000      3.842 r
  u_apb_subsystem/clk_gate_ml/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_test_slave_0)    0.000    3.842 r
  u_apb_subsystem/clk_gate_ml/EN (net)                   0.194               0.000      3.842 r
  u_apb_subsystem/clk_gate_ml/latch/E (TLATNTSCA_X8_A7TULL)        1.946     0.004 *    3.846 r
  data arrival time                                                                     3.846

  clock PCLKG (rise edge)                                                   20.000     20.000
  clock network delay (ideal)                                                0.800     20.800
  clock uncertainty                                                         -0.200     20.600
  u_apb_subsystem/clk_gate_ml/latch/CK (TLATNTSCA_X8_A7TULL)                 0.000     20.600 r
  clock gating setup time                                                   -0.654     19.946
  data required time                                                                   19.946
  ----------------------------------------------------------------------------------------------
  data required time                                                                   19.946
  data arrival time                                                                    -3.846
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          16.100


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Oo3l85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg/CK (SDFFR_X4_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg/QN (SDFFR_X4_A7TULL)    0.159    0.453    2.453 f
  u_cortexm0integration/u_cortexm0/u_logic/n8158 (net)     3    0.020        0.000      2.453 f
  u_cortexm0integration/u_cortexm0/u_logic/U573/A (INV_X5_A7TULL)    0.159    0.000 *    2.454 f
  u_cortexm0integration/u_cortexm0/u_logic/U573/Y (INV_X5_A7TULL)    0.633    0.428     2.882 r
  u_cortexm0integration/u_cortexm0/u_logic/n1489 (net)    33    0.150        0.000      2.882 r
  u_cortexm0integration/u_cortexm0/u_logic/U449/AN (NOR2B_X2_A7TULL)    0.633    0.001 *    2.883 r
  u_cortexm0integration/u_cortexm0/u_logic/U449/Y (NOR2B_X2_A7TULL)    1.006    0.839    3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/n6054 (net)     9    0.046        0.000      3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/B (NAND3_X2_A7TULL)    1.006    0.001 *    3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.370    0.370    4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3    0.012        0.000      4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X4_A7TULL)    0.370    0.000 *    4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X4_A7TULL)    0.191    0.377    4.469 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3    0.020        0.000      4.469 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.191    0.000 *    4.470 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.315    0.249    4.718 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3    0.022        0.000      4.718 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X3_A7TULL)    0.315    0.000 *    4.719 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X3_A7TULL)    0.215    0.221    4.940 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)     2    0.044        0.000      4.940 f
  u_cortexm0integration/u_cortexm0/u_logic/U992/A (BUF_X32_A7TULL)    0.215    0.002 *    4.942 f
  u_cortexm0integration/u_cortexm0/u_logic/U992/Y (BUF_X32_A7TULL)    0.151    0.301    5.243 f
  u_cortexm0integration/u_cortexm0/u_logic/n3482 (net)    24    0.303        0.000      5.243 f
  u_cortexm0integration/u_cortexm0/u_logic/U4241/B (NOR2B_X4_A7TULL)    0.151    0.001 *    5.244 f
  u_cortexm0integration/u_cortexm0/u_logic/U4241/Y (NOR2B_X4_A7TULL)    1.389    0.892    6.136 r
  u_cortexm0integration/u_cortexm0/u_logic/n2766 (net)    17    0.133        0.000      6.136 r
  u_cortexm0integration/u_cortexm0/u_logic/U1114/A (BUF_X3_A7TULL)    1.389    0.007 *    6.143 r
  u_cortexm0integration/u_cortexm0/u_logic/U1114/Y (BUF_X3_A7TULL)    0.654    0.727    6.870 r
  u_cortexm0integration/u_cortexm0/u_logic/n4354 (net)    20    0.092        0.000      6.870 r
  u_cortexm0integration/u_cortexm0/u_logic/U4247/B (NAND2_X1_A7TULL)    0.654    0.002 *    6.872 r
  u_cortexm0integration/u_cortexm0/u_logic/U4247/Y (NAND2_X1_A7TULL)    0.385    0.377    7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/n2809 (net)     4    0.014        0.000      7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/U4277/A (INV_X1_A7TULL)    0.385    0.000 *    7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/U4277/Y (INV_X1_A7TULL)    0.182    0.197    7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/n2783 (net)     1    0.005        0.000      7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/U4281/A1 (AOI21_X2_A7TULL)    0.182    0.000 *    7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/U4281/Y (AOI21_X2_A7TULL)    0.183    0.186    7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/n2837 (net)     2    0.012        0.000      7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/U4354/A0 (OAI21_X4_A7TULL)    0.183    0.000 *    7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/U4354/Y (OAI21_X4_A7TULL)    0.265    0.246    7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/n3578 (net)     2    0.012        0.000      7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/U4355/A (INV_X1_A7TULL)    0.265    0.000 *    7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/U4355/Y (INV_X1_A7TULL)    0.277    0.259    8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/n3646 (net)     5    0.022        0.000      8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/U4362/A (XOR2_X2_A7TULL)    0.277    0.000 *    8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/U4362/Y (XOR2_X2_A7TULL)    0.201    0.322    8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/n2842 (net)     1    0.005        0.000      8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/U4363/A (INV_X1_A7TULL)    0.201    0.000 *    8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/U4363/Y (INV_X1_A7TULL)    0.599    0.423    8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/n4469 (net)     8    0.040        0.000      8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/U5304/A0 (OAI21_X1_A7TULL)    0.599    0.000 *    8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/U5304/Y (OAI21_X1_A7TULL)    0.317    0.296    9.177 f
  u_cortexm0integration/u_cortexm0/u_logic/n3606 (net)     1    0.007        0.000      9.177 f
  u_cortexm0integration/u_cortexm0/u_logic/U5305/A (XOR2_X1_A7TULL)    0.317    0.000 *    9.178 f
  u_cortexm0integration/u_cortexm0/u_logic/U5305/Y (XOR2_X1_A7TULL)    0.545    0.340    9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/n3681 (net)     1    0.008        0.000      9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/U5379/B (ADDF_X1_A7TULL)    0.545    0.000 *    9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/U5379/S (ADDF_X1_A7TULL)    0.239    1.020   10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/n3709 (net)     1    0.006        0.000     10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/U5403/B (ADDF_X1_A7TULL)    0.239    0.000 *   10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/U5403/CO (ADDF_X1_A7TULL)    0.230    0.895   11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/n3697 (net)     1    0.005        0.000     11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/U5392/B (ADDF_X1_A7TULL)    0.230    0.000 *   11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/U5392/CO (ADDF_X1_A7TULL)    0.238    0.902   12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/n3795 (net)     2    0.006        0.000     12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/U107/B (OR2_X1_A7TULL)    0.238    0.000 *   12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/U107/Y (OR2_X1_A7TULL)    0.214    0.465    12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/n7596 (net)     3    0.012        0.000     12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/U5482/A0 (AOI21_X2_A7TULL)    0.214    0.000 *   12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/U5482/Y (AOI21_X2_A7TULL)    0.277    0.276   13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/n4869 (net)     2    0.007        0.000     13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A0 (OAI21_X1_A7TULL)    0.277    0.000 *   13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.206    0.209   13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1    0.005        0.000     13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.206    0.000 *   13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.319    0.275   13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2    0.009        0.000     13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.319    0.000 *   13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.170    0.189   13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2    0.009        0.000     13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.170    0.000 *   13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.284    0.266   14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2    0.008        0.000     14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X1_A7TULL)    0.284    0.000 *   14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X1_A7TULL)    0.265    0.255   14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2    0.009        0.000     14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.265    0.000 *   14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.316    0.313   14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2    0.009        0.000     14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.316    0.000 *   14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.175    0.189   14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2    0.009        0.000     14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.175    0.000 *   14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.326    0.292   15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2    0.010        0.000     15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.326    0.000 *   15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.189    0.194   15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2    0.010        0.000     15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.189    0.000 *   15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.348    0.309   15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2    0.011        0.000     15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.348    0.000 *   15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.210    0.211   15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2    0.012        0.000     15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.210    0.000 *   15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.342    0.312   16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2    0.010        0.000     16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/A0 (OAI21_X2_A7TULL)    0.342    0.000 *   16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/Y (OAI21_X2_A7TULL)    0.218    0.203   16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/n4791 (net)     2    0.010        0.000     16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/A0 (AOI21_X1_A7TULL)    0.218    0.000 *   16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/Y (AOI21_X1_A7TULL)    0.381    0.343   16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/n4787 (net)     2    0.009        0.000     16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/A0 (OAI21_X1_A7TULL)    0.381    0.000 *   16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/Y (OAI21_X1_A7TULL)    0.234    0.228   16.866 f
  u_cortexm0integration/u_cortexm0/u_logic/n4775 (net)     1    0.005        0.000     16.866 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/A (XNOR2_X1_A7TULL)    0.234    0.000 *   16.866 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/Y (XNOR2_X1_A7TULL)    0.298    0.334   17.201 f
  u_cortexm0integration/u_cortexm0/u_logic/n4782 (net)     1    0.010        0.000     17.201 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/B0 (AOI211_X2_A7TULL)    0.298    0.000 *   17.201 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/Y (AOI211_X2_A7TULL)    0.839    0.608   17.809 r
  u_cortexm0integration/u_cortexm0/u_logic/n5228 (net)     2    0.020        0.000     17.809 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/B0 (OAI2BB1_X2_A7TULL)    0.839    0.000 *   17.810 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/Y (OAI2BB1_X2_A7TULL)    0.230    0.230   18.040 f
  u_cortexm0integration/u_cortexm0/u_logic/n5289 (net)     2    0.008        0.000     18.040 f
  u_cortexm0integration/u_cortexm0/u_logic/U6580/A0 (OAI31_X2_A7TULL)    0.230    0.000 *   18.040 f
  u_cortexm0integration/u_cortexm0/u_logic/U6580/Y (OAI31_X2_A7TULL)    0.604    0.461   18.501 r
  u_cortexm0integration/u_cortexm0/u_logic/n7420 (net)     2    0.011        0.000     18.501 r
  u_cortexm0integration/u_cortexm0/u_logic/U6581/B0 (OAI21_X2_A7TULL)    0.604    0.000 *   18.501 r
  u_cortexm0integration/u_cortexm0/u_logic/U6581/Y (OAI21_X2_A7TULL)    0.388    0.394   18.895 f
  u_cortexm0integration/u_cortexm0/u_logic/n5227 (net)     2    0.029        0.000     18.895 f
  u_cortexm0integration/u_cortexm0/u_logic/U6582/A0 (AOI21_X1_A7TULL)    0.388    0.001 *   18.896 f
  u_cortexm0integration/u_cortexm0/u_logic/U6582/Y (AOI21_X1_A7TULL)    0.417    0.318   19.214 r
  u_cortexm0integration/u_cortexm0/u_logic/n5226 (net)     1    0.005        0.000     19.214 r
  u_cortexm0integration/u_cortexm0/u_logic/U6583/B0 (OAI21_X2_A7TULL)    0.417    0.000 *   19.214 r
  u_cortexm0integration/u_cortexm0/u_logic/U6583/Y (OAI21_X2_A7TULL)    0.227    0.189   19.404 f
  u_cortexm0integration/u_cortexm0/u_logic/n5249 (net)     1    0.005        0.000     19.404 f
  u_cortexm0integration/u_cortexm0/u_logic/U6601/B0 (OAI211_X2_A7TULL)    0.227    0.000 *   19.404 f
  u_cortexm0integration/u_cortexm0/u_logic/U6601/Y (OAI211_X2_A7TULL)    0.391    0.166   19.570 r
  u_cortexm0integration/u_cortexm0/u_logic/n5252 (net)     1    0.005        0.000     19.570 r
  u_cortexm0integration/u_cortexm0/u_logic/U6602/A (XNOR2_X1_A7TULL)    0.391    0.000 *   19.570 r
  u_cortexm0integration/u_cortexm0/u_logic/U6602/Y (XNOR2_X1_A7TULL)    0.675    0.330   19.900 r
  u_cortexm0integration/u_cortexm0/u_logic/n7201 (net)     2    0.008        0.000     19.900 r
  u_cortexm0integration/u_cortexm0/u_logic/U8073/A0 (AOI31_X2_A7TULL)    0.675    0.000 *   19.900 r
  u_cortexm0integration/u_cortexm0/u_logic/U8073/Y (AOI31_X2_A7TULL)    0.262    0.292   20.192 f
  u_cortexm0integration/u_cortexm0/u_logic/n7248 (net)     1    0.005        0.000     20.192 f
  u_cortexm0integration/u_cortexm0/u_logic/U8088/A0 (OAI211_X2_A7TULL)    0.262    0.000 *   20.192 f
  u_cortexm0integration/u_cortexm0/u_logic/U8088/Y (OAI211_X2_A7TULL)    0.435    0.384   20.576 r
  u_cortexm0integration/u_cortexm0/u_logic/n7249 (net)     1    0.010        0.000     20.576 r
  u_cortexm0integration/u_cortexm0/u_logic/U8089/B (MX2_X3_A7TULL)    0.435    0.000 *   20.576 r
  u_cortexm0integration/u_cortexm0/u_logic/U8089/Y (MX2_X3_A7TULL)    0.114    0.329   20.905 r
  u_cortexm0integration/u_cortexm0/u_logic/n8401 (net)     1    0.005        0.000     20.905 r
  u_cortexm0integration/u_cortexm0/u_logic/Oo3l85_reg/D (SDFFSQ_X2_A7TULL)    0.114    0.000 *   20.905 r
  data arrival time                                                                    20.905

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Oo3l85_reg/CK (SDFFSQ_X2_A7TULL)    0.000   21.800 r
  library setup time                                                        -0.558     21.242
  data required time                                                                   21.242
  ----------------------------------------------------------------------------------------------
  data required time                                                                   21.242
  data arrival time                                                                   -20.905
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.337


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Kx3l85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg/CK (SDFFR_X4_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg/QN (SDFFR_X4_A7TULL)    0.159    0.453    2.453 f
  u_cortexm0integration/u_cortexm0/u_logic/n8158 (net)     3    0.020        0.000      2.453 f
  u_cortexm0integration/u_cortexm0/u_logic/U573/A (INV_X5_A7TULL)    0.159    0.000 *    2.454 f
  u_cortexm0integration/u_cortexm0/u_logic/U573/Y (INV_X5_A7TULL)    0.633    0.428     2.882 r
  u_cortexm0integration/u_cortexm0/u_logic/n1489 (net)    33    0.150        0.000      2.882 r
  u_cortexm0integration/u_cortexm0/u_logic/U449/AN (NOR2B_X2_A7TULL)    0.633    0.001 *    2.883 r
  u_cortexm0integration/u_cortexm0/u_logic/U449/Y (NOR2B_X2_A7TULL)    1.006    0.839    3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/n6054 (net)     9    0.046        0.000      3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/B (NAND3_X2_A7TULL)    1.006    0.001 *    3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.370    0.370    4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3    0.012        0.000      4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X4_A7TULL)    0.370    0.000 *    4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X4_A7TULL)    0.191    0.377    4.469 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3    0.020        0.000      4.469 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.191    0.000 *    4.470 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.315    0.249    4.718 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3    0.022        0.000      4.718 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X3_A7TULL)    0.315    0.000 *    4.719 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X3_A7TULL)    0.215    0.221    4.940 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)     2    0.044        0.000      4.940 f
  u_cortexm0integration/u_cortexm0/u_logic/U992/A (BUF_X32_A7TULL)    0.215    0.002 *    4.942 f
  u_cortexm0integration/u_cortexm0/u_logic/U992/Y (BUF_X32_A7TULL)    0.151    0.301    5.243 f
  u_cortexm0integration/u_cortexm0/u_logic/n3482 (net)    24    0.303        0.000      5.243 f
  u_cortexm0integration/u_cortexm0/u_logic/U4241/B (NOR2B_X4_A7TULL)    0.151    0.001 *    5.244 f
  u_cortexm0integration/u_cortexm0/u_logic/U4241/Y (NOR2B_X4_A7TULL)    1.389    0.892    6.136 r
  u_cortexm0integration/u_cortexm0/u_logic/n2766 (net)    17    0.133        0.000      6.136 r
  u_cortexm0integration/u_cortexm0/u_logic/U1114/A (BUF_X3_A7TULL)    1.389    0.007 *    6.143 r
  u_cortexm0integration/u_cortexm0/u_logic/U1114/Y (BUF_X3_A7TULL)    0.654    0.727    6.870 r
  u_cortexm0integration/u_cortexm0/u_logic/n4354 (net)    20    0.092        0.000      6.870 r
  u_cortexm0integration/u_cortexm0/u_logic/U4247/B (NAND2_X1_A7TULL)    0.654    0.002 *    6.872 r
  u_cortexm0integration/u_cortexm0/u_logic/U4247/Y (NAND2_X1_A7TULL)    0.385    0.377    7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/n2809 (net)     4    0.014        0.000      7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/U4277/A (INV_X1_A7TULL)    0.385    0.000 *    7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/U4277/Y (INV_X1_A7TULL)    0.182    0.197    7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/n2783 (net)     1    0.005        0.000      7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/U4281/A1 (AOI21_X2_A7TULL)    0.182    0.000 *    7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/U4281/Y (AOI21_X2_A7TULL)    0.183    0.186    7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/n2837 (net)     2    0.012        0.000      7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/U4354/A0 (OAI21_X4_A7TULL)    0.183    0.000 *    7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/U4354/Y (OAI21_X4_A7TULL)    0.265    0.246    7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/n3578 (net)     2    0.012        0.000      7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/U4355/A (INV_X1_A7TULL)    0.265    0.000 *    7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/U4355/Y (INV_X1_A7TULL)    0.277    0.259    8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/n3646 (net)     5    0.022        0.000      8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/U4362/A (XOR2_X2_A7TULL)    0.277    0.000 *    8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/U4362/Y (XOR2_X2_A7TULL)    0.201    0.322    8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/n2842 (net)     1    0.005        0.000      8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/U4363/A (INV_X1_A7TULL)    0.201    0.000 *    8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/U4363/Y (INV_X1_A7TULL)    0.599    0.423    8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/n4469 (net)     8    0.040        0.000      8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/U5304/A0 (OAI21_X1_A7TULL)    0.599    0.000 *    8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/U5304/Y (OAI21_X1_A7TULL)    0.317    0.296    9.177 f
  u_cortexm0integration/u_cortexm0/u_logic/n3606 (net)     1    0.007        0.000      9.177 f
  u_cortexm0integration/u_cortexm0/u_logic/U5305/A (XOR2_X1_A7TULL)    0.317    0.000 *    9.178 f
  u_cortexm0integration/u_cortexm0/u_logic/U5305/Y (XOR2_X1_A7TULL)    0.545    0.340    9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/n3681 (net)     1    0.008        0.000      9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/U5379/B (ADDF_X1_A7TULL)    0.545    0.000 *    9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/U5379/S (ADDF_X1_A7TULL)    0.239    1.020   10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/n3709 (net)     1    0.006        0.000     10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/U5403/B (ADDF_X1_A7TULL)    0.239    0.000 *   10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/U5403/CO (ADDF_X1_A7TULL)    0.230    0.895   11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/n3697 (net)     1    0.005        0.000     11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/U5392/B (ADDF_X1_A7TULL)    0.230    0.000 *   11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/U5392/CO (ADDF_X1_A7TULL)    0.238    0.902   12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/n3795 (net)     2    0.006        0.000     12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/U107/B (OR2_X1_A7TULL)    0.238    0.000 *   12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/U107/Y (OR2_X1_A7TULL)    0.214    0.465    12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/n7596 (net)     3    0.012        0.000     12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/U5482/A0 (AOI21_X2_A7TULL)    0.214    0.000 *   12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/U5482/Y (AOI21_X2_A7TULL)    0.277    0.276   13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/n4869 (net)     2    0.007        0.000     13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A0 (OAI21_X1_A7TULL)    0.277    0.000 *   13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.206    0.209   13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1    0.005        0.000     13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.206    0.000 *   13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.319    0.275   13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2    0.009        0.000     13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.319    0.000 *   13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.170    0.189   13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2    0.009        0.000     13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.170    0.000 *   13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.284    0.266   14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2    0.008        0.000     14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X1_A7TULL)    0.284    0.000 *   14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X1_A7TULL)    0.265    0.255   14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2    0.009        0.000     14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.265    0.000 *   14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.316    0.313   14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2    0.009        0.000     14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.316    0.000 *   14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.175    0.189   14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2    0.009        0.000     14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.175    0.000 *   14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.326    0.292   15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2    0.010        0.000     15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.326    0.000 *   15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.189    0.194   15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2    0.010        0.000     15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.189    0.000 *   15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.348    0.309   15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2    0.011        0.000     15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.348    0.000 *   15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.210    0.211   15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2    0.012        0.000     15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.210    0.000 *   15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.342    0.312   16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2    0.010        0.000     16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/A0 (OAI21_X2_A7TULL)    0.342    0.000 *   16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/Y (OAI21_X2_A7TULL)    0.218    0.203   16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/n4791 (net)     2    0.010        0.000     16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/A0 (AOI21_X1_A7TULL)    0.218    0.000 *   16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/Y (AOI21_X1_A7TULL)    0.381    0.343   16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/n4787 (net)     2    0.009        0.000     16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/A0 (OAI21_X1_A7TULL)    0.381    0.000 *   16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/Y (OAI21_X1_A7TULL)    0.234    0.228   16.866 f
  u_cortexm0integration/u_cortexm0/u_logic/n4775 (net)     1    0.005        0.000     16.866 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/A (XNOR2_X1_A7TULL)    0.234    0.000 *   16.866 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/Y (XNOR2_X1_A7TULL)    0.298    0.334   17.201 f
  u_cortexm0integration/u_cortexm0/u_logic/n4782 (net)     1    0.010        0.000     17.201 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/B0 (AOI211_X2_A7TULL)    0.298    0.000 *   17.201 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/Y (AOI211_X2_A7TULL)    0.839    0.608   17.809 r
  u_cortexm0integration/u_cortexm0/u_logic/n5228 (net)     2    0.020        0.000     17.809 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/B0 (OAI2BB1_X2_A7TULL)    0.839    0.000 *   17.810 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/Y (OAI2BB1_X2_A7TULL)    0.230    0.230   18.040 f
  u_cortexm0integration/u_cortexm0/u_logic/n5289 (net)     2    0.008        0.000     18.040 f
  u_cortexm0integration/u_cortexm0/u_logic/U6580/A0 (OAI31_X2_A7TULL)    0.230    0.000 *   18.040 f
  u_cortexm0integration/u_cortexm0/u_logic/U6580/Y (OAI31_X2_A7TULL)    0.604    0.461   18.501 r
  u_cortexm0integration/u_cortexm0/u_logic/n7420 (net)     2    0.011        0.000     18.501 r
  u_cortexm0integration/u_cortexm0/u_logic/U6581/B0 (OAI21_X2_A7TULL)    0.604    0.000 *   18.501 r
  u_cortexm0integration/u_cortexm0/u_logic/U6581/Y (OAI21_X2_A7TULL)    0.388    0.394   18.895 f
  u_cortexm0integration/u_cortexm0/u_logic/n5227 (net)     2    0.029        0.000     18.895 f
  u_cortexm0integration/u_cortexm0/u_logic/U6582/A0 (AOI21_X1_A7TULL)    0.388    0.001 *   18.896 f
  u_cortexm0integration/u_cortexm0/u_logic/U6582/Y (AOI21_X1_A7TULL)    0.417    0.318   19.214 r
  u_cortexm0integration/u_cortexm0/u_logic/n5226 (net)     1    0.005        0.000     19.214 r
  u_cortexm0integration/u_cortexm0/u_logic/U6583/B0 (OAI21_X2_A7TULL)    0.417    0.000 *   19.214 r
  u_cortexm0integration/u_cortexm0/u_logic/U6583/Y (OAI21_X2_A7TULL)    0.227    0.189   19.404 f
  u_cortexm0integration/u_cortexm0/u_logic/n5249 (net)     1    0.005        0.000     19.404 f
  u_cortexm0integration/u_cortexm0/u_logic/U6601/B0 (OAI211_X2_A7TULL)    0.227    0.000 *   19.404 f
  u_cortexm0integration/u_cortexm0/u_logic/U6601/Y (OAI211_X2_A7TULL)    0.391    0.166   19.570 r
  u_cortexm0integration/u_cortexm0/u_logic/n5252 (net)     1    0.005        0.000     19.570 r
  u_cortexm0integration/u_cortexm0/u_logic/U6602/A (XNOR2_X1_A7TULL)    0.391    0.000 *   19.570 r
  u_cortexm0integration/u_cortexm0/u_logic/U6602/Y (XNOR2_X1_A7TULL)    0.675    0.330   19.900 r
  u_cortexm0integration/u_cortexm0/u_logic/n7201 (net)     2    0.008        0.000     19.900 r
  u_cortexm0integration/u_cortexm0/u_logic/U6603/A (INV_X1_A7TULL)    0.675    0.000 *   19.900 r
  u_cortexm0integration/u_cortexm0/u_logic/U6603/Y (INV_X1_A7TULL)    0.216    0.203   20.103 f
  u_cortexm0integration/u_cortexm0/u_logic/n5253 (net)     1    0.005        0.000     20.103 f
  u_cortexm0integration/u_cortexm0/u_logic/U6604/B2 (AOI33_X2_A7TULL)    0.216    0.000 *   20.103 f
  u_cortexm0integration/u_cortexm0/u_logic/U6604/Y (AOI33_X2_A7TULL)    0.403    0.444   20.547 r
  u_cortexm0integration/u_cortexm0/u_logic/n5282 (net)     1    0.006        0.000     20.547 r
  u_cortexm0integration/u_cortexm0/u_logic/U6627/A0 (OAI211_X1_A7TULL)    0.403    0.000 *   20.547 r
  u_cortexm0integration/u_cortexm0/u_logic/U6627/Y (OAI211_X1_A7TULL)    0.397    0.364   20.910 f
  u_cortexm0integration/u_cortexm0/u_logic/net14224 (net)     1    0.008     0.000     20.910 f
  u_cortexm0integration/u_cortexm0/u_logic/Kx3l85_reg/D (SDFFRHQ_X1_A7TULL)    0.397    0.000 *   20.910 f
  data arrival time                                                                    20.910

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Kx3l85_reg/CK (SDFFRHQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -0.475     21.325
  data required time                                                                   21.325
  ----------------------------------------------------------------------------------------------
  data required time                                                                   21.325
  data arrival time                                                                   -20.910
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.414


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Fn3l85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg/CK (SDFFR_X4_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg/QN (SDFFR_X4_A7TULL)    0.159    0.453    2.453 f
  u_cortexm0integration/u_cortexm0/u_logic/n8158 (net)     3    0.020        0.000      2.453 f
  u_cortexm0integration/u_cortexm0/u_logic/U573/A (INV_X5_A7TULL)    0.159    0.000 *    2.454 f
  u_cortexm0integration/u_cortexm0/u_logic/U573/Y (INV_X5_A7TULL)    0.633    0.428     2.882 r
  u_cortexm0integration/u_cortexm0/u_logic/n1489 (net)    33    0.150        0.000      2.882 r
  u_cortexm0integration/u_cortexm0/u_logic/U449/AN (NOR2B_X2_A7TULL)    0.633    0.001 *    2.883 r
  u_cortexm0integration/u_cortexm0/u_logic/U449/Y (NOR2B_X2_A7TULL)    1.006    0.839    3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/n6054 (net)     9    0.046        0.000      3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/B (NAND3_X2_A7TULL)    1.006    0.001 *    3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.370    0.370    4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3    0.012        0.000      4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X4_A7TULL)    0.370    0.000 *    4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X4_A7TULL)    0.191    0.377    4.469 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3    0.020        0.000      4.469 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.191    0.000 *    4.470 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.315    0.249    4.718 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3    0.022        0.000      4.718 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X3_A7TULL)    0.315    0.000 *    4.719 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X3_A7TULL)    0.215    0.221    4.940 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)     2    0.044        0.000      4.940 f
  u_cortexm0integration/u_cortexm0/u_logic/U992/A (BUF_X32_A7TULL)    0.215    0.002 *    4.942 f
  u_cortexm0integration/u_cortexm0/u_logic/U992/Y (BUF_X32_A7TULL)    0.151    0.301    5.243 f
  u_cortexm0integration/u_cortexm0/u_logic/n3482 (net)    24    0.303        0.000      5.243 f
  u_cortexm0integration/u_cortexm0/u_logic/U4241/B (NOR2B_X4_A7TULL)    0.151    0.001 *    5.244 f
  u_cortexm0integration/u_cortexm0/u_logic/U4241/Y (NOR2B_X4_A7TULL)    1.389    0.892    6.136 r
  u_cortexm0integration/u_cortexm0/u_logic/n2766 (net)    17    0.133        0.000      6.136 r
  u_cortexm0integration/u_cortexm0/u_logic/U1114/A (BUF_X3_A7TULL)    1.389    0.007 *    6.143 r
  u_cortexm0integration/u_cortexm0/u_logic/U1114/Y (BUF_X3_A7TULL)    0.654    0.727    6.870 r
  u_cortexm0integration/u_cortexm0/u_logic/n4354 (net)    20    0.092        0.000      6.870 r
  u_cortexm0integration/u_cortexm0/u_logic/U4247/B (NAND2_X1_A7TULL)    0.654    0.002 *    6.872 r
  u_cortexm0integration/u_cortexm0/u_logic/U4247/Y (NAND2_X1_A7TULL)    0.385    0.377    7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/n2809 (net)     4    0.014        0.000      7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/U4277/A (INV_X1_A7TULL)    0.385    0.000 *    7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/U4277/Y (INV_X1_A7TULL)    0.182    0.197    7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/n2783 (net)     1    0.005        0.000      7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/U4281/A1 (AOI21_X2_A7TULL)    0.182    0.000 *    7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/U4281/Y (AOI21_X2_A7TULL)    0.183    0.186    7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/n2837 (net)     2    0.012        0.000      7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/U4354/A0 (OAI21_X4_A7TULL)    0.183    0.000 *    7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/U4354/Y (OAI21_X4_A7TULL)    0.265    0.246    7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/n3578 (net)     2    0.012        0.000      7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/U4355/A (INV_X1_A7TULL)    0.265    0.000 *    7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/U4355/Y (INV_X1_A7TULL)    0.277    0.259    8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/n3646 (net)     5    0.022        0.000      8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/U4362/A (XOR2_X2_A7TULL)    0.277    0.000 *    8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/U4362/Y (XOR2_X2_A7TULL)    0.201    0.322    8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/n2842 (net)     1    0.005        0.000      8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/U4363/A (INV_X1_A7TULL)    0.201    0.000 *    8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/U4363/Y (INV_X1_A7TULL)    0.599    0.423    8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/n4469 (net)     8    0.040        0.000      8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/U5304/A0 (OAI21_X1_A7TULL)    0.599    0.000 *    8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/U5304/Y (OAI21_X1_A7TULL)    0.317    0.296    9.177 f
  u_cortexm0integration/u_cortexm0/u_logic/n3606 (net)     1    0.007        0.000      9.177 f
  u_cortexm0integration/u_cortexm0/u_logic/U5305/A (XOR2_X1_A7TULL)    0.317    0.000 *    9.178 f
  u_cortexm0integration/u_cortexm0/u_logic/U5305/Y (XOR2_X1_A7TULL)    0.545    0.340    9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/n3681 (net)     1    0.008        0.000      9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/U5379/B (ADDF_X1_A7TULL)    0.545    0.000 *    9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/U5379/S (ADDF_X1_A7TULL)    0.239    1.020   10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/n3709 (net)     1    0.006        0.000     10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/U5403/B (ADDF_X1_A7TULL)    0.239    0.000 *   10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/U5403/CO (ADDF_X1_A7TULL)    0.230    0.895   11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/n3697 (net)     1    0.005        0.000     11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/U5392/B (ADDF_X1_A7TULL)    0.230    0.000 *   11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/U5392/CO (ADDF_X1_A7TULL)    0.238    0.902   12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/n3795 (net)     2    0.006        0.000     12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/U107/B (OR2_X1_A7TULL)    0.238    0.000 *   12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/U107/Y (OR2_X1_A7TULL)    0.214    0.465    12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/n7596 (net)     3    0.012        0.000     12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/U5482/A0 (AOI21_X2_A7TULL)    0.214    0.000 *   12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/U5482/Y (AOI21_X2_A7TULL)    0.277    0.276   13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/n4869 (net)     2    0.007        0.000     13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A0 (OAI21_X1_A7TULL)    0.277    0.000 *   13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.206    0.209   13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1    0.005        0.000     13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.206    0.000 *   13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.319    0.275   13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2    0.009        0.000     13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.319    0.000 *   13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.170    0.189   13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2    0.009        0.000     13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.170    0.000 *   13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.284    0.266   14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2    0.008        0.000     14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X1_A7TULL)    0.284    0.000 *   14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X1_A7TULL)    0.265    0.255   14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2    0.009        0.000     14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.265    0.000 *   14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.316    0.313   14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2    0.009        0.000     14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.316    0.000 *   14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.175    0.189   14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2    0.009        0.000     14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.175    0.000 *   14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.326    0.292   15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2    0.010        0.000     15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.326    0.000 *   15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.189    0.194   15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2    0.010        0.000     15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.189    0.000 *   15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.348    0.309   15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2    0.011        0.000     15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.348    0.000 *   15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.210    0.211   15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2    0.012        0.000     15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.210    0.000 *   15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.342    0.312   16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2    0.010        0.000     16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/A0 (OAI21_X2_A7TULL)    0.342    0.000 *   16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/Y (OAI21_X2_A7TULL)    0.218    0.203   16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/n4791 (net)     2    0.010        0.000     16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/A0 (AOI21_X1_A7TULL)    0.218    0.000 *   16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/Y (AOI21_X1_A7TULL)    0.381    0.343   16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/n4787 (net)     2    0.009        0.000     16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/A0 (OAI21_X1_A7TULL)    0.381    0.000 *   16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/Y (OAI21_X1_A7TULL)    0.234    0.228   16.866 f
  u_cortexm0integration/u_cortexm0/u_logic/n4775 (net)     1    0.005        0.000     16.866 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/A (XNOR2_X1_A7TULL)    0.234    0.000 *   16.866 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/Y (XNOR2_X1_A7TULL)    0.298    0.334   17.201 f
  u_cortexm0integration/u_cortexm0/u_logic/n4782 (net)     1    0.010        0.000     17.201 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/B0 (AOI211_X2_A7TULL)    0.298    0.000 *   17.201 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/Y (AOI211_X2_A7TULL)    0.839    0.608   17.809 r
  u_cortexm0integration/u_cortexm0/u_logic/n5228 (net)     2    0.020        0.000     17.809 r
  u_cortexm0integration/u_cortexm0/u_logic/U6584/A (NAND2_X1_A7TULL)    0.839    0.000 *   17.810 r
  u_cortexm0integration/u_cortexm0/u_logic/U6584/Y (NAND2_X1_A7TULL)    0.333    0.319   18.129 f
  u_cortexm0integration/u_cortexm0/u_logic/n5229 (net)     1    0.006        0.000     18.129 f
  u_cortexm0integration/u_cortexm0/u_logic/U6585/B0 (OAI21_X1_A7TULL)    0.333    0.000 *   18.129 f
  u_cortexm0integration/u_cortexm0/u_logic/U6585/Y (OAI21_X1_A7TULL)    0.490    0.257   18.386 r
  u_cortexm0integration/u_cortexm0/u_logic/n7343 (net)     2    0.012        0.000     18.386 r
  u_cortexm0integration/u_cortexm0/u_logic/U8154/A0 (OAI222_X1_A7TULL)    0.490    0.000 *   18.386 r
  u_cortexm0integration/u_cortexm0/u_logic/U8154/Y (OAI222_X1_A7TULL)    0.556    0.498   18.884 f
  u_cortexm0integration/u_cortexm0/u_logic/n7345 (net)     1    0.004        0.000     18.884 f
  u_cortexm0integration/u_cortexm0/u_logic/U8156/A (MX2_X1_A7TULL)    0.556    0.000 *   18.884 f
  u_cortexm0integration/u_cortexm0/u_logic/U8156/Y (MX2_X1_A7TULL)    0.157    0.543   19.427 f
  u_cortexm0integration/u_cortexm0/u_logic/n8406 (net)     1    0.005        0.000     19.427 f
  u_cortexm0integration/u_cortexm0/u_logic/Fn3l85_reg/D (SDFFSQ_X1_A7TULL)    0.157    0.000 *   19.427 f
  data arrival time                                                                    19.427

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Fn3l85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -0.621     21.179
  data required time                                                                   21.179
  ----------------------------------------------------------------------------------------------
  data required time                                                                   21.179
  data arrival time                                                                   -19.427
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.752


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Z44l85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg/CK (SDFFR_X4_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg/QN (SDFFR_X4_A7TULL)    0.159    0.453    2.453 f
  u_cortexm0integration/u_cortexm0/u_logic/n8158 (net)     3    0.020        0.000      2.453 f
  u_cortexm0integration/u_cortexm0/u_logic/U573/A (INV_X5_A7TULL)    0.159    0.000 *    2.454 f
  u_cortexm0integration/u_cortexm0/u_logic/U573/Y (INV_X5_A7TULL)    0.633    0.428     2.882 r
  u_cortexm0integration/u_cortexm0/u_logic/n1489 (net)    33    0.150        0.000      2.882 r
  u_cortexm0integration/u_cortexm0/u_logic/U449/AN (NOR2B_X2_A7TULL)    0.633    0.001 *    2.883 r
  u_cortexm0integration/u_cortexm0/u_logic/U449/Y (NOR2B_X2_A7TULL)    1.006    0.839    3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/n6054 (net)     9    0.046        0.000      3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/B (NAND3_X2_A7TULL)    1.006    0.001 *    3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.370    0.370    4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3    0.012        0.000      4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X4_A7TULL)    0.370    0.000 *    4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X4_A7TULL)    0.191    0.377    4.469 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3    0.020        0.000      4.469 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.191    0.000 *    4.470 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.315    0.249    4.718 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3    0.022        0.000      4.718 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X3_A7TULL)    0.315    0.000 *    4.719 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X3_A7TULL)    0.215    0.221    4.940 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)     2    0.044        0.000      4.940 f
  u_cortexm0integration/u_cortexm0/u_logic/U992/A (BUF_X32_A7TULL)    0.215    0.002 *    4.942 f
  u_cortexm0integration/u_cortexm0/u_logic/U992/Y (BUF_X32_A7TULL)    0.151    0.301    5.243 f
  u_cortexm0integration/u_cortexm0/u_logic/n3482 (net)    24    0.303        0.000      5.243 f
  u_cortexm0integration/u_cortexm0/u_logic/U4241/B (NOR2B_X4_A7TULL)    0.151    0.001 *    5.244 f
  u_cortexm0integration/u_cortexm0/u_logic/U4241/Y (NOR2B_X4_A7TULL)    1.389    0.892    6.136 r
  u_cortexm0integration/u_cortexm0/u_logic/n2766 (net)    17    0.133        0.000      6.136 r
  u_cortexm0integration/u_cortexm0/u_logic/U1114/A (BUF_X3_A7TULL)    1.389    0.007 *    6.143 r
  u_cortexm0integration/u_cortexm0/u_logic/U1114/Y (BUF_X3_A7TULL)    0.654    0.727    6.870 r
  u_cortexm0integration/u_cortexm0/u_logic/n4354 (net)    20    0.092        0.000      6.870 r
  u_cortexm0integration/u_cortexm0/u_logic/U4247/B (NAND2_X1_A7TULL)    0.654    0.002 *    6.872 r
  u_cortexm0integration/u_cortexm0/u_logic/U4247/Y (NAND2_X1_A7TULL)    0.385    0.377    7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/n2809 (net)     4    0.014        0.000      7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/U4277/A (INV_X1_A7TULL)    0.385    0.000 *    7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/U4277/Y (INV_X1_A7TULL)    0.182    0.197    7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/n2783 (net)     1    0.005        0.000      7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/U4281/A1 (AOI21_X2_A7TULL)    0.182    0.000 *    7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/U4281/Y (AOI21_X2_A7TULL)    0.183    0.186    7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/n2837 (net)     2    0.012        0.000      7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/U4354/A0 (OAI21_X4_A7TULL)    0.183    0.000 *    7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/U4354/Y (OAI21_X4_A7TULL)    0.265    0.246    7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/n3578 (net)     2    0.012        0.000      7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/U4355/A (INV_X1_A7TULL)    0.265    0.000 *    7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/U4355/Y (INV_X1_A7TULL)    0.277    0.259    8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/n3646 (net)     5    0.022        0.000      8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/U4362/A (XOR2_X2_A7TULL)    0.277    0.000 *    8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/U4362/Y (XOR2_X2_A7TULL)    0.201    0.322    8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/n2842 (net)     1    0.005        0.000      8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/U4363/A (INV_X1_A7TULL)    0.201    0.000 *    8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/U4363/Y (INV_X1_A7TULL)    0.599    0.423    8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/n4469 (net)     8    0.040        0.000      8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/U5304/A0 (OAI21_X1_A7TULL)    0.599    0.000 *    8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/U5304/Y (OAI21_X1_A7TULL)    0.317    0.296    9.177 f
  u_cortexm0integration/u_cortexm0/u_logic/n3606 (net)     1    0.007        0.000      9.177 f
  u_cortexm0integration/u_cortexm0/u_logic/U5305/A (XOR2_X1_A7TULL)    0.317    0.000 *    9.178 f
  u_cortexm0integration/u_cortexm0/u_logic/U5305/Y (XOR2_X1_A7TULL)    0.545    0.340    9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/n3681 (net)     1    0.008        0.000      9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/U5379/B (ADDF_X1_A7TULL)    0.545    0.000 *    9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/U5379/S (ADDF_X1_A7TULL)    0.239    1.020   10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/n3709 (net)     1    0.006        0.000     10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/U5403/B (ADDF_X1_A7TULL)    0.239    0.000 *   10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/U5403/CO (ADDF_X1_A7TULL)    0.230    0.895   11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/n3697 (net)     1    0.005        0.000     11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/U5392/B (ADDF_X1_A7TULL)    0.230    0.000 *   11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/U5392/CO (ADDF_X1_A7TULL)    0.238    0.902   12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/n3795 (net)     2    0.006        0.000     12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/U107/B (OR2_X1_A7TULL)    0.238    0.000 *   12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/U107/Y (OR2_X1_A7TULL)    0.214    0.465    12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/n7596 (net)     3    0.012        0.000     12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/U5482/A0 (AOI21_X2_A7TULL)    0.214    0.000 *   12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/U5482/Y (AOI21_X2_A7TULL)    0.277    0.276   13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/n4869 (net)     2    0.007        0.000     13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A0 (OAI21_X1_A7TULL)    0.277    0.000 *   13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.206    0.209   13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1    0.005        0.000     13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.206    0.000 *   13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.319    0.275   13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2    0.009        0.000     13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.319    0.000 *   13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.170    0.189   13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2    0.009        0.000     13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.170    0.000 *   13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.284    0.266   14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2    0.008        0.000     14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X1_A7TULL)    0.284    0.000 *   14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X1_A7TULL)    0.265    0.255   14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2    0.009        0.000     14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.265    0.000 *   14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.316    0.313   14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2    0.009        0.000     14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.316    0.000 *   14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.175    0.189   14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2    0.009        0.000     14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.175    0.000 *   14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.326    0.292   15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2    0.010        0.000     15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.326    0.000 *   15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.189    0.194   15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2    0.010        0.000     15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.189    0.000 *   15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.348    0.309   15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2    0.011        0.000     15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.348    0.000 *   15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.210    0.211   15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2    0.012        0.000     15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.210    0.000 *   15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.342    0.312   16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2    0.010        0.000     16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/A0 (OAI21_X2_A7TULL)    0.342    0.000 *   16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/Y (OAI21_X2_A7TULL)    0.218    0.203   16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/n4791 (net)     2    0.010        0.000     16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/A0 (AOI21_X1_A7TULL)    0.218    0.000 *   16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/Y (AOI21_X1_A7TULL)    0.381    0.343   16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/n4787 (net)     2    0.009        0.000     16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/A0 (OAI21_X1_A7TULL)    0.381    0.000 *   16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/Y (OAI21_X1_A7TULL)    0.234    0.228   16.866 f
  u_cortexm0integration/u_cortexm0/u_logic/n4775 (net)     1    0.005        0.000     16.866 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/A (XNOR2_X1_A7TULL)    0.234    0.000 *   16.866 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/Y (XNOR2_X1_A7TULL)    0.298    0.334   17.201 f
  u_cortexm0integration/u_cortexm0/u_logic/n4782 (net)     1    0.010        0.000     17.201 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/B0 (AOI211_X2_A7TULL)    0.298    0.000 *   17.201 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/Y (AOI211_X2_A7TULL)    0.839    0.608   17.809 r
  u_cortexm0integration/u_cortexm0/u_logic/n5228 (net)     2    0.020        0.000     17.809 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/B0 (OAI2BB1_X2_A7TULL)    0.839    0.000 *   17.810 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/Y (OAI2BB1_X2_A7TULL)    0.230    0.230   18.040 f
  u_cortexm0integration/u_cortexm0/u_logic/n5289 (net)     2    0.008        0.000     18.040 f
  u_cortexm0integration/u_cortexm0/u_logic/U6634/AN (NAND2B_X2_A7TULL)    0.230    0.000 *   18.040 f
  u_cortexm0integration/u_cortexm0/u_logic/U6634/Y (NAND2B_X2_A7TULL)    1.341    1.069   19.109 f
  u_cortexm0integration/u_cortexm0/u_logic/J21775 (net)    16    0.143       0.000     19.109 f
  u_cortexm0integration/u_cortexm0/u_logic/Z44l85_reg/D (SDFFSQ_X1_A7TULL)    1.341    0.013 *   19.122 f
  data arrival time                                                                    19.122

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Z44l85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -0.919     20.881
  data required time                                                                   20.881
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.881
  data arrival time                                                                   -19.122
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.759


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Q95l85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg/CK (SDFFR_X4_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg/QN (SDFFR_X4_A7TULL)    0.159    0.453    2.453 f
  u_cortexm0integration/u_cortexm0/u_logic/n8158 (net)     3    0.020        0.000      2.453 f
  u_cortexm0integration/u_cortexm0/u_logic/U573/A (INV_X5_A7TULL)    0.159    0.000 *    2.454 f
  u_cortexm0integration/u_cortexm0/u_logic/U573/Y (INV_X5_A7TULL)    0.633    0.428     2.882 r
  u_cortexm0integration/u_cortexm0/u_logic/n1489 (net)    33    0.150        0.000      2.882 r
  u_cortexm0integration/u_cortexm0/u_logic/U449/AN (NOR2B_X2_A7TULL)    0.633    0.001 *    2.883 r
  u_cortexm0integration/u_cortexm0/u_logic/U449/Y (NOR2B_X2_A7TULL)    1.006    0.839    3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/n6054 (net)     9    0.046        0.000      3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/B (NAND3_X2_A7TULL)    1.006    0.001 *    3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.370    0.370    4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3    0.012        0.000      4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X4_A7TULL)    0.370    0.000 *    4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X4_A7TULL)    0.191    0.377    4.469 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3    0.020        0.000      4.469 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.191    0.000 *    4.470 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.315    0.249    4.718 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3    0.022        0.000      4.718 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X3_A7TULL)    0.315    0.000 *    4.719 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X3_A7TULL)    0.215    0.221    4.940 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)     2    0.044        0.000      4.940 f
  u_cortexm0integration/u_cortexm0/u_logic/U992/A (BUF_X32_A7TULL)    0.215    0.002 *    4.942 f
  u_cortexm0integration/u_cortexm0/u_logic/U992/Y (BUF_X32_A7TULL)    0.151    0.301    5.243 f
  u_cortexm0integration/u_cortexm0/u_logic/n3482 (net)    24    0.303        0.000      5.243 f
  u_cortexm0integration/u_cortexm0/u_logic/U4241/B (NOR2B_X4_A7TULL)    0.151    0.001 *    5.244 f
  u_cortexm0integration/u_cortexm0/u_logic/U4241/Y (NOR2B_X4_A7TULL)    1.389    0.892    6.136 r
  u_cortexm0integration/u_cortexm0/u_logic/n2766 (net)    17    0.133        0.000      6.136 r
  u_cortexm0integration/u_cortexm0/u_logic/U1114/A (BUF_X3_A7TULL)    1.389    0.007 *    6.143 r
  u_cortexm0integration/u_cortexm0/u_logic/U1114/Y (BUF_X3_A7TULL)    0.654    0.727    6.870 r
  u_cortexm0integration/u_cortexm0/u_logic/n4354 (net)    20    0.092        0.000      6.870 r
  u_cortexm0integration/u_cortexm0/u_logic/U4247/B (NAND2_X1_A7TULL)    0.654    0.002 *    6.872 r
  u_cortexm0integration/u_cortexm0/u_logic/U4247/Y (NAND2_X1_A7TULL)    0.385    0.377    7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/n2809 (net)     4    0.014        0.000      7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/U4277/A (INV_X1_A7TULL)    0.385    0.000 *    7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/U4277/Y (INV_X1_A7TULL)    0.182    0.197    7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/n2783 (net)     1    0.005        0.000      7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/U4281/A1 (AOI21_X2_A7TULL)    0.182    0.000 *    7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/U4281/Y (AOI21_X2_A7TULL)    0.183    0.186    7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/n2837 (net)     2    0.012        0.000      7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/U4354/A0 (OAI21_X4_A7TULL)    0.183    0.000 *    7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/U4354/Y (OAI21_X4_A7TULL)    0.265    0.246    7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/n3578 (net)     2    0.012        0.000      7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/U4355/A (INV_X1_A7TULL)    0.265    0.000 *    7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/U4355/Y (INV_X1_A7TULL)    0.277    0.259    8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/n3646 (net)     5    0.022        0.000      8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/U4362/A (XOR2_X2_A7TULL)    0.277    0.000 *    8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/U4362/Y (XOR2_X2_A7TULL)    0.201    0.322    8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/n2842 (net)     1    0.005        0.000      8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/U4363/A (INV_X1_A7TULL)    0.201    0.000 *    8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/U4363/Y (INV_X1_A7TULL)    0.599    0.423    8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/n4469 (net)     8    0.040        0.000      8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/U5304/A0 (OAI21_X1_A7TULL)    0.599    0.000 *    8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/U5304/Y (OAI21_X1_A7TULL)    0.317    0.296    9.177 f
  u_cortexm0integration/u_cortexm0/u_logic/n3606 (net)     1    0.007        0.000      9.177 f
  u_cortexm0integration/u_cortexm0/u_logic/U5305/A (XOR2_X1_A7TULL)    0.317    0.000 *    9.178 f
  u_cortexm0integration/u_cortexm0/u_logic/U5305/Y (XOR2_X1_A7TULL)    0.545    0.340    9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/n3681 (net)     1    0.008        0.000      9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/U5379/B (ADDF_X1_A7TULL)    0.545    0.000 *    9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/U5379/S (ADDF_X1_A7TULL)    0.239    1.020   10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/n3709 (net)     1    0.006        0.000     10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/U5403/B (ADDF_X1_A7TULL)    0.239    0.000 *   10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/U5403/CO (ADDF_X1_A7TULL)    0.230    0.895   11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/n3697 (net)     1    0.005        0.000     11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/U5392/B (ADDF_X1_A7TULL)    0.230    0.000 *   11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/U5392/CO (ADDF_X1_A7TULL)    0.238    0.902   12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/n3795 (net)     2    0.006        0.000     12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/U107/B (OR2_X1_A7TULL)    0.238    0.000 *   12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/U107/Y (OR2_X1_A7TULL)    0.214    0.465    12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/n7596 (net)     3    0.012        0.000     12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/U5482/A0 (AOI21_X2_A7TULL)    0.214    0.000 *   12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/U5482/Y (AOI21_X2_A7TULL)    0.277    0.276   13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/n4869 (net)     2    0.007        0.000     13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A0 (OAI21_X1_A7TULL)    0.277    0.000 *   13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.206    0.209   13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1    0.005        0.000     13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.206    0.000 *   13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.319    0.275   13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2    0.009        0.000     13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.319    0.000 *   13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.170    0.189   13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2    0.009        0.000     13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.170    0.000 *   13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.284    0.266   14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2    0.008        0.000     14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X1_A7TULL)    0.284    0.000 *   14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X1_A7TULL)    0.265    0.255   14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2    0.009        0.000     14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.265    0.000 *   14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.316    0.313   14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2    0.009        0.000     14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.316    0.000 *   14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.175    0.189   14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2    0.009        0.000     14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.175    0.000 *   14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.326    0.292   15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2    0.010        0.000     15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.326    0.000 *   15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.189    0.194   15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2    0.010        0.000     15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.189    0.000 *   15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.348    0.309   15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2    0.011        0.000     15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.348    0.000 *   15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.210    0.211   15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2    0.012        0.000     15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.210    0.000 *   15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.342    0.312   16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2    0.010        0.000     16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/A0 (OAI21_X2_A7TULL)    0.342    0.000 *   16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/Y (OAI21_X2_A7TULL)    0.218    0.203   16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/n4791 (net)     2    0.010        0.000     16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/A0 (AOI21_X1_A7TULL)    0.218    0.000 *   16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/Y (AOI21_X1_A7TULL)    0.381    0.343   16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/n4787 (net)     2    0.009        0.000     16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/A0 (OAI21_X1_A7TULL)    0.381    0.000 *   16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/Y (OAI21_X1_A7TULL)    0.234    0.228   16.866 f
  u_cortexm0integration/u_cortexm0/u_logic/n4775 (net)     1    0.005        0.000     16.866 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/A (XNOR2_X1_A7TULL)    0.234    0.000 *   16.866 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/Y (XNOR2_X1_A7TULL)    0.298    0.334   17.201 f
  u_cortexm0integration/u_cortexm0/u_logic/n4782 (net)     1    0.010        0.000     17.201 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/B0 (AOI211_X2_A7TULL)    0.298    0.000 *   17.201 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/Y (AOI211_X2_A7TULL)    0.839    0.608   17.809 r
  u_cortexm0integration/u_cortexm0/u_logic/n5228 (net)     2    0.020        0.000     17.809 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/B0 (OAI2BB1_X2_A7TULL)    0.839    0.000 *   17.810 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/Y (OAI2BB1_X2_A7TULL)    0.230    0.230   18.040 f
  u_cortexm0integration/u_cortexm0/u_logic/n5289 (net)     2    0.008        0.000     18.040 f
  u_cortexm0integration/u_cortexm0/u_logic/U6634/AN (NAND2B_X2_A7TULL)    0.230    0.000 *   18.040 f
  u_cortexm0integration/u_cortexm0/u_logic/U6634/Y (NAND2B_X2_A7TULL)    1.341    1.069   19.109 f
  u_cortexm0integration/u_cortexm0/u_logic/J21775 (net)    16    0.143       0.000     19.109 f
  u_cortexm0integration/u_cortexm0/u_logic/Q95l85_reg/D (SDFFSQ_X1_A7TULL)    1.341    0.013 *   19.122 f
  data arrival time                                                                    19.122

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Q95l85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -0.919     20.881
  data required time                                                                   20.881
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.881
  data arrival time                                                                   -19.122
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.759


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Oggl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg/CK (SDFFR_X4_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg/QN (SDFFR_X4_A7TULL)    0.159    0.453    2.453 f
  u_cortexm0integration/u_cortexm0/u_logic/n8158 (net)     3    0.020        0.000      2.453 f
  u_cortexm0integration/u_cortexm0/u_logic/U573/A (INV_X5_A7TULL)    0.159    0.000 *    2.454 f
  u_cortexm0integration/u_cortexm0/u_logic/U573/Y (INV_X5_A7TULL)    0.633    0.428     2.882 r
  u_cortexm0integration/u_cortexm0/u_logic/n1489 (net)    33    0.150        0.000      2.882 r
  u_cortexm0integration/u_cortexm0/u_logic/U449/AN (NOR2B_X2_A7TULL)    0.633    0.001 *    2.883 r
  u_cortexm0integration/u_cortexm0/u_logic/U449/Y (NOR2B_X2_A7TULL)    1.006    0.839    3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/n6054 (net)     9    0.046        0.000      3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/B (NAND3_X2_A7TULL)    1.006    0.001 *    3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.370    0.370    4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3    0.012        0.000      4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X4_A7TULL)    0.370    0.000 *    4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X4_A7TULL)    0.191    0.377    4.469 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3    0.020        0.000      4.469 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.191    0.000 *    4.470 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.315    0.249    4.718 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3    0.022        0.000      4.718 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X3_A7TULL)    0.315    0.000 *    4.719 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X3_A7TULL)    0.215    0.221    4.940 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)     2    0.044        0.000      4.940 f
  u_cortexm0integration/u_cortexm0/u_logic/U992/A (BUF_X32_A7TULL)    0.215    0.002 *    4.942 f
  u_cortexm0integration/u_cortexm0/u_logic/U992/Y (BUF_X32_A7TULL)    0.151    0.301    5.243 f
  u_cortexm0integration/u_cortexm0/u_logic/n3482 (net)    24    0.303        0.000      5.243 f
  u_cortexm0integration/u_cortexm0/u_logic/U4241/B (NOR2B_X4_A7TULL)    0.151    0.001 *    5.244 f
  u_cortexm0integration/u_cortexm0/u_logic/U4241/Y (NOR2B_X4_A7TULL)    1.389    0.892    6.136 r
  u_cortexm0integration/u_cortexm0/u_logic/n2766 (net)    17    0.133        0.000      6.136 r
  u_cortexm0integration/u_cortexm0/u_logic/U1114/A (BUF_X3_A7TULL)    1.389    0.007 *    6.143 r
  u_cortexm0integration/u_cortexm0/u_logic/U1114/Y (BUF_X3_A7TULL)    0.654    0.727    6.870 r
  u_cortexm0integration/u_cortexm0/u_logic/n4354 (net)    20    0.092        0.000      6.870 r
  u_cortexm0integration/u_cortexm0/u_logic/U4247/B (NAND2_X1_A7TULL)    0.654    0.002 *    6.872 r
  u_cortexm0integration/u_cortexm0/u_logic/U4247/Y (NAND2_X1_A7TULL)    0.385    0.377    7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/n2809 (net)     4    0.014        0.000      7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/U4277/A (INV_X1_A7TULL)    0.385    0.000 *    7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/U4277/Y (INV_X1_A7TULL)    0.182    0.197    7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/n2783 (net)     1    0.005        0.000      7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/U4281/A1 (AOI21_X2_A7TULL)    0.182    0.000 *    7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/U4281/Y (AOI21_X2_A7TULL)    0.183    0.186    7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/n2837 (net)     2    0.012        0.000      7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/U4354/A0 (OAI21_X4_A7TULL)    0.183    0.000 *    7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/U4354/Y (OAI21_X4_A7TULL)    0.265    0.246    7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/n3578 (net)     2    0.012        0.000      7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/U4355/A (INV_X1_A7TULL)    0.265    0.000 *    7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/U4355/Y (INV_X1_A7TULL)    0.277    0.259    8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/n3646 (net)     5    0.022        0.000      8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/U4362/A (XOR2_X2_A7TULL)    0.277    0.000 *    8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/U4362/Y (XOR2_X2_A7TULL)    0.201    0.322    8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/n2842 (net)     1    0.005        0.000      8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/U4363/A (INV_X1_A7TULL)    0.201    0.000 *    8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/U4363/Y (INV_X1_A7TULL)    0.599    0.423    8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/n4469 (net)     8    0.040        0.000      8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/U5304/A0 (OAI21_X1_A7TULL)    0.599    0.000 *    8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/U5304/Y (OAI21_X1_A7TULL)    0.317    0.296    9.177 f
  u_cortexm0integration/u_cortexm0/u_logic/n3606 (net)     1    0.007        0.000      9.177 f
  u_cortexm0integration/u_cortexm0/u_logic/U5305/A (XOR2_X1_A7TULL)    0.317    0.000 *    9.178 f
  u_cortexm0integration/u_cortexm0/u_logic/U5305/Y (XOR2_X1_A7TULL)    0.545    0.340    9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/n3681 (net)     1    0.008        0.000      9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/U5379/B (ADDF_X1_A7TULL)    0.545    0.000 *    9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/U5379/S (ADDF_X1_A7TULL)    0.239    1.020   10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/n3709 (net)     1    0.006        0.000     10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/U5403/B (ADDF_X1_A7TULL)    0.239    0.000 *   10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/U5403/CO (ADDF_X1_A7TULL)    0.230    0.895   11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/n3697 (net)     1    0.005        0.000     11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/U5392/B (ADDF_X1_A7TULL)    0.230    0.000 *   11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/U5392/CO (ADDF_X1_A7TULL)    0.238    0.902   12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/n3795 (net)     2    0.006        0.000     12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/U107/B (OR2_X1_A7TULL)    0.238    0.000 *   12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/U107/Y (OR2_X1_A7TULL)    0.214    0.465    12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/n7596 (net)     3    0.012        0.000     12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/U5482/A0 (AOI21_X2_A7TULL)    0.214    0.000 *   12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/U5482/Y (AOI21_X2_A7TULL)    0.277    0.276   13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/n4869 (net)     2    0.007        0.000     13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A0 (OAI21_X1_A7TULL)    0.277    0.000 *   13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.206    0.209   13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1    0.005        0.000     13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.206    0.000 *   13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.319    0.275   13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2    0.009        0.000     13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.319    0.000 *   13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.170    0.189   13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2    0.009        0.000     13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.170    0.000 *   13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.284    0.266   14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2    0.008        0.000     14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X1_A7TULL)    0.284    0.000 *   14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X1_A7TULL)    0.265    0.255   14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2    0.009        0.000     14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.265    0.000 *   14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.316    0.313   14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2    0.009        0.000     14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.316    0.000 *   14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.175    0.189   14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2    0.009        0.000     14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.175    0.000 *   14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.326    0.292   15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2    0.010        0.000     15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.326    0.000 *   15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.189    0.194   15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2    0.010        0.000     15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.189    0.000 *   15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.348    0.309   15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2    0.011        0.000     15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.348    0.000 *   15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.210    0.211   15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2    0.012        0.000     15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.210    0.000 *   15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.342    0.312   16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2    0.010        0.000     16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/A0 (OAI21_X2_A7TULL)    0.342    0.000 *   16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/Y (OAI21_X2_A7TULL)    0.218    0.203   16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/n4791 (net)     2    0.010        0.000     16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/A0 (AOI21_X1_A7TULL)    0.218    0.000 *   16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/Y (AOI21_X1_A7TULL)    0.381    0.343   16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/n4787 (net)     2    0.009        0.000     16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/A0 (OAI21_X1_A7TULL)    0.381    0.000 *   16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/Y (OAI21_X1_A7TULL)    0.234    0.228   16.866 f
  u_cortexm0integration/u_cortexm0/u_logic/n4775 (net)     1    0.005        0.000     16.866 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/A (XNOR2_X1_A7TULL)    0.234    0.000 *   16.866 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/Y (XNOR2_X1_A7TULL)    0.298    0.334   17.201 f
  u_cortexm0integration/u_cortexm0/u_logic/n4782 (net)     1    0.010        0.000     17.201 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/B0 (AOI211_X2_A7TULL)    0.298    0.000 *   17.201 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/Y (AOI211_X2_A7TULL)    0.839    0.608   17.809 r
  u_cortexm0integration/u_cortexm0/u_logic/n5228 (net)     2    0.020        0.000     17.809 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/B0 (OAI2BB1_X2_A7TULL)    0.839    0.000 *   17.810 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/Y (OAI2BB1_X2_A7TULL)    0.230    0.230   18.040 f
  u_cortexm0integration/u_cortexm0/u_logic/n5289 (net)     2    0.008        0.000     18.040 f
  u_cortexm0integration/u_cortexm0/u_logic/U6634/AN (NAND2B_X2_A7TULL)    0.230    0.000 *   18.040 f
  u_cortexm0integration/u_cortexm0/u_logic/U6634/Y (NAND2B_X2_A7TULL)    1.341    1.069   19.109 f
  u_cortexm0integration/u_cortexm0/u_logic/J21775 (net)    16    0.143       0.000     19.109 f
  u_cortexm0integration/u_cortexm0/u_logic/Oggl85_reg/D (SDFFSQ_X1_A7TULL)    1.341    0.012 *   19.122 f
  data arrival time                                                                    19.122

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Oggl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -0.919     20.881
  data required time                                                                   20.881
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.881
  data arrival time                                                                   -19.122
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.759


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Fmpl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg/CK (SDFFR_X4_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg/QN (SDFFR_X4_A7TULL)    0.159    0.453    2.453 f
  u_cortexm0integration/u_cortexm0/u_logic/n8158 (net)     3    0.020        0.000      2.453 f
  u_cortexm0integration/u_cortexm0/u_logic/U573/A (INV_X5_A7TULL)    0.159    0.000 *    2.454 f
  u_cortexm0integration/u_cortexm0/u_logic/U573/Y (INV_X5_A7TULL)    0.633    0.428     2.882 r
  u_cortexm0integration/u_cortexm0/u_logic/n1489 (net)    33    0.150        0.000      2.882 r
  u_cortexm0integration/u_cortexm0/u_logic/U449/AN (NOR2B_X2_A7TULL)    0.633    0.001 *    2.883 r
  u_cortexm0integration/u_cortexm0/u_logic/U449/Y (NOR2B_X2_A7TULL)    1.006    0.839    3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/n6054 (net)     9    0.046        0.000      3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/B (NAND3_X2_A7TULL)    1.006    0.001 *    3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.370    0.370    4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3    0.012        0.000      4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X4_A7TULL)    0.370    0.000 *    4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X4_A7TULL)    0.191    0.377    4.469 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3    0.020        0.000      4.469 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.191    0.000 *    4.470 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.315    0.249    4.718 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3    0.022        0.000      4.718 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X3_A7TULL)    0.315    0.000 *    4.719 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X3_A7TULL)    0.215    0.221    4.940 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)     2    0.044        0.000      4.940 f
  u_cortexm0integration/u_cortexm0/u_logic/U992/A (BUF_X32_A7TULL)    0.215    0.002 *    4.942 f
  u_cortexm0integration/u_cortexm0/u_logic/U992/Y (BUF_X32_A7TULL)    0.151    0.301    5.243 f
  u_cortexm0integration/u_cortexm0/u_logic/n3482 (net)    24    0.303        0.000      5.243 f
  u_cortexm0integration/u_cortexm0/u_logic/U4241/B (NOR2B_X4_A7TULL)    0.151    0.001 *    5.244 f
  u_cortexm0integration/u_cortexm0/u_logic/U4241/Y (NOR2B_X4_A7TULL)    1.389    0.892    6.136 r
  u_cortexm0integration/u_cortexm0/u_logic/n2766 (net)    17    0.133        0.000      6.136 r
  u_cortexm0integration/u_cortexm0/u_logic/U1114/A (BUF_X3_A7TULL)    1.389    0.007 *    6.143 r
  u_cortexm0integration/u_cortexm0/u_logic/U1114/Y (BUF_X3_A7TULL)    0.654    0.727    6.870 r
  u_cortexm0integration/u_cortexm0/u_logic/n4354 (net)    20    0.092        0.000      6.870 r
  u_cortexm0integration/u_cortexm0/u_logic/U4247/B (NAND2_X1_A7TULL)    0.654    0.002 *    6.872 r
  u_cortexm0integration/u_cortexm0/u_logic/U4247/Y (NAND2_X1_A7TULL)    0.385    0.377    7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/n2809 (net)     4    0.014        0.000      7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/U4277/A (INV_X1_A7TULL)    0.385    0.000 *    7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/U4277/Y (INV_X1_A7TULL)    0.182    0.197    7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/n2783 (net)     1    0.005        0.000      7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/U4281/A1 (AOI21_X2_A7TULL)    0.182    0.000 *    7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/U4281/Y (AOI21_X2_A7TULL)    0.183    0.186    7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/n2837 (net)     2    0.012        0.000      7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/U4354/A0 (OAI21_X4_A7TULL)    0.183    0.000 *    7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/U4354/Y (OAI21_X4_A7TULL)    0.265    0.246    7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/n3578 (net)     2    0.012        0.000      7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/U4355/A (INV_X1_A7TULL)    0.265    0.000 *    7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/U4355/Y (INV_X1_A7TULL)    0.277    0.259    8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/n3646 (net)     5    0.022        0.000      8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/U4362/A (XOR2_X2_A7TULL)    0.277    0.000 *    8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/U4362/Y (XOR2_X2_A7TULL)    0.201    0.322    8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/n2842 (net)     1    0.005        0.000      8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/U4363/A (INV_X1_A7TULL)    0.201    0.000 *    8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/U4363/Y (INV_X1_A7TULL)    0.599    0.423    8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/n4469 (net)     8    0.040        0.000      8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/U5304/A0 (OAI21_X1_A7TULL)    0.599    0.000 *    8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/U5304/Y (OAI21_X1_A7TULL)    0.317    0.296    9.177 f
  u_cortexm0integration/u_cortexm0/u_logic/n3606 (net)     1    0.007        0.000      9.177 f
  u_cortexm0integration/u_cortexm0/u_logic/U5305/A (XOR2_X1_A7TULL)    0.317    0.000 *    9.178 f
  u_cortexm0integration/u_cortexm0/u_logic/U5305/Y (XOR2_X1_A7TULL)    0.545    0.340    9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/n3681 (net)     1    0.008        0.000      9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/U5379/B (ADDF_X1_A7TULL)    0.545    0.000 *    9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/U5379/S (ADDF_X1_A7TULL)    0.239    1.020   10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/n3709 (net)     1    0.006        0.000     10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/U5403/B (ADDF_X1_A7TULL)    0.239    0.000 *   10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/U5403/CO (ADDF_X1_A7TULL)    0.230    0.895   11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/n3697 (net)     1    0.005        0.000     11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/U5392/B (ADDF_X1_A7TULL)    0.230    0.000 *   11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/U5392/CO (ADDF_X1_A7TULL)    0.238    0.902   12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/n3795 (net)     2    0.006        0.000     12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/U107/B (OR2_X1_A7TULL)    0.238    0.000 *   12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/U107/Y (OR2_X1_A7TULL)    0.214    0.465    12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/n7596 (net)     3    0.012        0.000     12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/U5482/A0 (AOI21_X2_A7TULL)    0.214    0.000 *   12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/U5482/Y (AOI21_X2_A7TULL)    0.277    0.276   13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/n4869 (net)     2    0.007        0.000     13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A0 (OAI21_X1_A7TULL)    0.277    0.000 *   13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.206    0.209   13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1    0.005        0.000     13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.206    0.000 *   13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.319    0.275   13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2    0.009        0.000     13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.319    0.000 *   13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.170    0.189   13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2    0.009        0.000     13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.170    0.000 *   13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.284    0.266   14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2    0.008        0.000     14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X1_A7TULL)    0.284    0.000 *   14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X1_A7TULL)    0.265    0.255   14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2    0.009        0.000     14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.265    0.000 *   14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.316    0.313   14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2    0.009        0.000     14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.316    0.000 *   14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.175    0.189   14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2    0.009        0.000     14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.175    0.000 *   14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.326    0.292   15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2    0.010        0.000     15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.326    0.000 *   15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.189    0.194   15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2    0.010        0.000     15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.189    0.000 *   15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.348    0.309   15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2    0.011        0.000     15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.348    0.000 *   15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.210    0.211   15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2    0.012        0.000     15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.210    0.000 *   15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.342    0.312   16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2    0.010        0.000     16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/A0 (OAI21_X2_A7TULL)    0.342    0.000 *   16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/Y (OAI21_X2_A7TULL)    0.218    0.203   16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/n4791 (net)     2    0.010        0.000     16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/A0 (AOI21_X1_A7TULL)    0.218    0.000 *   16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/Y (AOI21_X1_A7TULL)    0.381    0.343   16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/n4787 (net)     2    0.009        0.000     16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/A0 (OAI21_X1_A7TULL)    0.381    0.000 *   16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/Y (OAI21_X1_A7TULL)    0.234    0.228   16.866 f
  u_cortexm0integration/u_cortexm0/u_logic/n4775 (net)     1    0.005        0.000     16.866 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/A (XNOR2_X1_A7TULL)    0.234    0.000 *   16.866 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/Y (XNOR2_X1_A7TULL)    0.298    0.334   17.201 f
  u_cortexm0integration/u_cortexm0/u_logic/n4782 (net)     1    0.010        0.000     17.201 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/B0 (AOI211_X2_A7TULL)    0.298    0.000 *   17.201 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/Y (AOI211_X2_A7TULL)    0.839    0.608   17.809 r
  u_cortexm0integration/u_cortexm0/u_logic/n5228 (net)     2    0.020        0.000     17.809 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/B0 (OAI2BB1_X2_A7TULL)    0.839    0.000 *   17.810 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/Y (OAI2BB1_X2_A7TULL)    0.230    0.230   18.040 f
  u_cortexm0integration/u_cortexm0/u_logic/n5289 (net)     2    0.008        0.000     18.040 f
  u_cortexm0integration/u_cortexm0/u_logic/U6634/AN (NAND2B_X2_A7TULL)    0.230    0.000 *   18.040 f
  u_cortexm0integration/u_cortexm0/u_logic/U6634/Y (NAND2B_X2_A7TULL)    1.341    1.069   19.109 f
  u_cortexm0integration/u_cortexm0/u_logic/J21775 (net)    16    0.143       0.000     19.109 f
  u_cortexm0integration/u_cortexm0/u_logic/Fmpl85_reg/D (SDFFSQ_X1_A7TULL)    1.341    0.012 *   19.122 f
  data arrival time                                                                    19.122

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Fmpl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -0.919     20.881
  data required time                                                                   20.881
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.881
  data arrival time                                                                   -19.122
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.759


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Qjhl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg/CK (SDFFR_X4_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg/QN (SDFFR_X4_A7TULL)    0.159    0.453    2.453 f
  u_cortexm0integration/u_cortexm0/u_logic/n8158 (net)     3    0.020        0.000      2.453 f
  u_cortexm0integration/u_cortexm0/u_logic/U573/A (INV_X5_A7TULL)    0.159    0.000 *    2.454 f
  u_cortexm0integration/u_cortexm0/u_logic/U573/Y (INV_X5_A7TULL)    0.633    0.428     2.882 r
  u_cortexm0integration/u_cortexm0/u_logic/n1489 (net)    33    0.150        0.000      2.882 r
  u_cortexm0integration/u_cortexm0/u_logic/U449/AN (NOR2B_X2_A7TULL)    0.633    0.001 *    2.883 r
  u_cortexm0integration/u_cortexm0/u_logic/U449/Y (NOR2B_X2_A7TULL)    1.006    0.839    3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/n6054 (net)     9    0.046        0.000      3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/B (NAND3_X2_A7TULL)    1.006    0.001 *    3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.370    0.370    4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3    0.012        0.000      4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X4_A7TULL)    0.370    0.000 *    4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X4_A7TULL)    0.191    0.377    4.469 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3    0.020        0.000      4.469 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.191    0.000 *    4.470 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.315    0.249    4.718 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3    0.022        0.000      4.718 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X3_A7TULL)    0.315    0.000 *    4.719 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X3_A7TULL)    0.215    0.221    4.940 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)     2    0.044        0.000      4.940 f
  u_cortexm0integration/u_cortexm0/u_logic/U992/A (BUF_X32_A7TULL)    0.215    0.002 *    4.942 f
  u_cortexm0integration/u_cortexm0/u_logic/U992/Y (BUF_X32_A7TULL)    0.151    0.301    5.243 f
  u_cortexm0integration/u_cortexm0/u_logic/n3482 (net)    24    0.303        0.000      5.243 f
  u_cortexm0integration/u_cortexm0/u_logic/U4241/B (NOR2B_X4_A7TULL)    0.151    0.001 *    5.244 f
  u_cortexm0integration/u_cortexm0/u_logic/U4241/Y (NOR2B_X4_A7TULL)    1.389    0.892    6.136 r
  u_cortexm0integration/u_cortexm0/u_logic/n2766 (net)    17    0.133        0.000      6.136 r
  u_cortexm0integration/u_cortexm0/u_logic/U1114/A (BUF_X3_A7TULL)    1.389    0.007 *    6.143 r
  u_cortexm0integration/u_cortexm0/u_logic/U1114/Y (BUF_X3_A7TULL)    0.654    0.727    6.870 r
  u_cortexm0integration/u_cortexm0/u_logic/n4354 (net)    20    0.092        0.000      6.870 r
  u_cortexm0integration/u_cortexm0/u_logic/U4247/B (NAND2_X1_A7TULL)    0.654    0.002 *    6.872 r
  u_cortexm0integration/u_cortexm0/u_logic/U4247/Y (NAND2_X1_A7TULL)    0.385    0.377    7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/n2809 (net)     4    0.014        0.000      7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/U4277/A (INV_X1_A7TULL)    0.385    0.000 *    7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/U4277/Y (INV_X1_A7TULL)    0.182    0.197    7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/n2783 (net)     1    0.005        0.000      7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/U4281/A1 (AOI21_X2_A7TULL)    0.182    0.000 *    7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/U4281/Y (AOI21_X2_A7TULL)    0.183    0.186    7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/n2837 (net)     2    0.012        0.000      7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/U4354/A0 (OAI21_X4_A7TULL)    0.183    0.000 *    7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/U4354/Y (OAI21_X4_A7TULL)    0.265    0.246    7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/n3578 (net)     2    0.012        0.000      7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/U4355/A (INV_X1_A7TULL)    0.265    0.000 *    7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/U4355/Y (INV_X1_A7TULL)    0.277    0.259    8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/n3646 (net)     5    0.022        0.000      8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/U4362/A (XOR2_X2_A7TULL)    0.277    0.000 *    8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/U4362/Y (XOR2_X2_A7TULL)    0.201    0.322    8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/n2842 (net)     1    0.005        0.000      8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/U4363/A (INV_X1_A7TULL)    0.201    0.000 *    8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/U4363/Y (INV_X1_A7TULL)    0.599    0.423    8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/n4469 (net)     8    0.040        0.000      8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/U5304/A0 (OAI21_X1_A7TULL)    0.599    0.000 *    8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/U5304/Y (OAI21_X1_A7TULL)    0.317    0.296    9.177 f
  u_cortexm0integration/u_cortexm0/u_logic/n3606 (net)     1    0.007        0.000      9.177 f
  u_cortexm0integration/u_cortexm0/u_logic/U5305/A (XOR2_X1_A7TULL)    0.317    0.000 *    9.178 f
  u_cortexm0integration/u_cortexm0/u_logic/U5305/Y (XOR2_X1_A7TULL)    0.545    0.340    9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/n3681 (net)     1    0.008        0.000      9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/U5379/B (ADDF_X1_A7TULL)    0.545    0.000 *    9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/U5379/S (ADDF_X1_A7TULL)    0.239    1.020   10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/n3709 (net)     1    0.006        0.000     10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/U5403/B (ADDF_X1_A7TULL)    0.239    0.000 *   10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/U5403/CO (ADDF_X1_A7TULL)    0.230    0.895   11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/n3697 (net)     1    0.005        0.000     11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/U5392/B (ADDF_X1_A7TULL)    0.230    0.000 *   11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/U5392/CO (ADDF_X1_A7TULL)    0.238    0.902   12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/n3795 (net)     2    0.006        0.000     12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/U107/B (OR2_X1_A7TULL)    0.238    0.000 *   12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/U107/Y (OR2_X1_A7TULL)    0.214    0.465    12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/n7596 (net)     3    0.012        0.000     12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/U5482/A0 (AOI21_X2_A7TULL)    0.214    0.000 *   12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/U5482/Y (AOI21_X2_A7TULL)    0.277    0.276   13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/n4869 (net)     2    0.007        0.000     13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A0 (OAI21_X1_A7TULL)    0.277    0.000 *   13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.206    0.209   13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1    0.005        0.000     13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.206    0.000 *   13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.319    0.275   13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2    0.009        0.000     13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.319    0.000 *   13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.170    0.189   13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2    0.009        0.000     13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.170    0.000 *   13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.284    0.266   14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2    0.008        0.000     14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X1_A7TULL)    0.284    0.000 *   14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X1_A7TULL)    0.265    0.255   14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2    0.009        0.000     14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.265    0.000 *   14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.316    0.313   14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2    0.009        0.000     14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.316    0.000 *   14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.175    0.189   14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2    0.009        0.000     14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.175    0.000 *   14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.326    0.292   15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2    0.010        0.000     15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.326    0.000 *   15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.189    0.194   15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2    0.010        0.000     15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.189    0.000 *   15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.348    0.309   15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2    0.011        0.000     15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.348    0.000 *   15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.210    0.211   15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2    0.012        0.000     15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.210    0.000 *   15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.342    0.312   16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2    0.010        0.000     16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/A0 (OAI21_X2_A7TULL)    0.342    0.000 *   16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/Y (OAI21_X2_A7TULL)    0.218    0.203   16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/n4791 (net)     2    0.010        0.000     16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/A0 (AOI21_X1_A7TULL)    0.218    0.000 *   16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/Y (AOI21_X1_A7TULL)    0.381    0.343   16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/n4787 (net)     2    0.009        0.000     16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/A0 (OAI21_X1_A7TULL)    0.381    0.000 *   16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/Y (OAI21_X1_A7TULL)    0.234    0.228   16.866 f
  u_cortexm0integration/u_cortexm0/u_logic/n4775 (net)     1    0.005        0.000     16.866 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/A (XNOR2_X1_A7TULL)    0.234    0.000 *   16.866 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/Y (XNOR2_X1_A7TULL)    0.298    0.334   17.201 f
  u_cortexm0integration/u_cortexm0/u_logic/n4782 (net)     1    0.010        0.000     17.201 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/B0 (AOI211_X2_A7TULL)    0.298    0.000 *   17.201 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/Y (AOI211_X2_A7TULL)    0.839    0.608   17.809 r
  u_cortexm0integration/u_cortexm0/u_logic/n5228 (net)     2    0.020        0.000     17.809 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/B0 (OAI2BB1_X2_A7TULL)    0.839    0.000 *   17.810 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/Y (OAI2BB1_X2_A7TULL)    0.230    0.230   18.040 f
  u_cortexm0integration/u_cortexm0/u_logic/n5289 (net)     2    0.008        0.000     18.040 f
  u_cortexm0integration/u_cortexm0/u_logic/U6634/AN (NAND2B_X2_A7TULL)    0.230    0.000 *   18.040 f
  u_cortexm0integration/u_cortexm0/u_logic/U6634/Y (NAND2B_X2_A7TULL)    1.341    1.069   19.109 f
  u_cortexm0integration/u_cortexm0/u_logic/J21775 (net)    16    0.143       0.000     19.109 f
  u_cortexm0integration/u_cortexm0/u_logic/Qjhl85_reg/D (SDFFSQ_X1_A7TULL)    1.341    0.010 *   19.120 f
  data arrival time                                                                    19.120

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Qjhl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -0.919     20.881
  data required time                                                                   20.881
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.881
  data arrival time                                                                   -19.120
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.761


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Bgnl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg/CK (SDFFR_X4_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg/QN (SDFFR_X4_A7TULL)    0.159    0.453    2.453 f
  u_cortexm0integration/u_cortexm0/u_logic/n8158 (net)     3    0.020        0.000      2.453 f
  u_cortexm0integration/u_cortexm0/u_logic/U573/A (INV_X5_A7TULL)    0.159    0.000 *    2.454 f
  u_cortexm0integration/u_cortexm0/u_logic/U573/Y (INV_X5_A7TULL)    0.633    0.428     2.882 r
  u_cortexm0integration/u_cortexm0/u_logic/n1489 (net)    33    0.150        0.000      2.882 r
  u_cortexm0integration/u_cortexm0/u_logic/U449/AN (NOR2B_X2_A7TULL)    0.633    0.001 *    2.883 r
  u_cortexm0integration/u_cortexm0/u_logic/U449/Y (NOR2B_X2_A7TULL)    1.006    0.839    3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/n6054 (net)     9    0.046        0.000      3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/B (NAND3_X2_A7TULL)    1.006    0.001 *    3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.370    0.370    4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3    0.012        0.000      4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X4_A7TULL)    0.370    0.000 *    4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X4_A7TULL)    0.191    0.377    4.469 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3    0.020        0.000      4.469 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.191    0.000 *    4.470 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.315    0.249    4.718 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3    0.022        0.000      4.718 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X3_A7TULL)    0.315    0.000 *    4.719 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X3_A7TULL)    0.215    0.221    4.940 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)     2    0.044        0.000      4.940 f
  u_cortexm0integration/u_cortexm0/u_logic/U992/A (BUF_X32_A7TULL)    0.215    0.002 *    4.942 f
  u_cortexm0integration/u_cortexm0/u_logic/U992/Y (BUF_X32_A7TULL)    0.151    0.301    5.243 f
  u_cortexm0integration/u_cortexm0/u_logic/n3482 (net)    24    0.303        0.000      5.243 f
  u_cortexm0integration/u_cortexm0/u_logic/U4241/B (NOR2B_X4_A7TULL)    0.151    0.001 *    5.244 f
  u_cortexm0integration/u_cortexm0/u_logic/U4241/Y (NOR2B_X4_A7TULL)    1.389    0.892    6.136 r
  u_cortexm0integration/u_cortexm0/u_logic/n2766 (net)    17    0.133        0.000      6.136 r
  u_cortexm0integration/u_cortexm0/u_logic/U1114/A (BUF_X3_A7TULL)    1.389    0.007 *    6.143 r
  u_cortexm0integration/u_cortexm0/u_logic/U1114/Y (BUF_X3_A7TULL)    0.654    0.727    6.870 r
  u_cortexm0integration/u_cortexm0/u_logic/n4354 (net)    20    0.092        0.000      6.870 r
  u_cortexm0integration/u_cortexm0/u_logic/U4247/B (NAND2_X1_A7TULL)    0.654    0.002 *    6.872 r
  u_cortexm0integration/u_cortexm0/u_logic/U4247/Y (NAND2_X1_A7TULL)    0.385    0.377    7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/n2809 (net)     4    0.014        0.000      7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/U4277/A (INV_X1_A7TULL)    0.385    0.000 *    7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/U4277/Y (INV_X1_A7TULL)    0.182    0.197    7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/n2783 (net)     1    0.005        0.000      7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/U4281/A1 (AOI21_X2_A7TULL)    0.182    0.000 *    7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/U4281/Y (AOI21_X2_A7TULL)    0.183    0.186    7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/n2837 (net)     2    0.012        0.000      7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/U4354/A0 (OAI21_X4_A7TULL)    0.183    0.000 *    7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/U4354/Y (OAI21_X4_A7TULL)    0.265    0.246    7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/n3578 (net)     2    0.012        0.000      7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/U4355/A (INV_X1_A7TULL)    0.265    0.000 *    7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/U4355/Y (INV_X1_A7TULL)    0.277    0.259    8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/n3646 (net)     5    0.022        0.000      8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/U4362/A (XOR2_X2_A7TULL)    0.277    0.000 *    8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/U4362/Y (XOR2_X2_A7TULL)    0.201    0.322    8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/n2842 (net)     1    0.005        0.000      8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/U4363/A (INV_X1_A7TULL)    0.201    0.000 *    8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/U4363/Y (INV_X1_A7TULL)    0.599    0.423    8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/n4469 (net)     8    0.040        0.000      8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/U5304/A0 (OAI21_X1_A7TULL)    0.599    0.000 *    8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/U5304/Y (OAI21_X1_A7TULL)    0.317    0.296    9.177 f
  u_cortexm0integration/u_cortexm0/u_logic/n3606 (net)     1    0.007        0.000      9.177 f
  u_cortexm0integration/u_cortexm0/u_logic/U5305/A (XOR2_X1_A7TULL)    0.317    0.000 *    9.178 f
  u_cortexm0integration/u_cortexm0/u_logic/U5305/Y (XOR2_X1_A7TULL)    0.545    0.340    9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/n3681 (net)     1    0.008        0.000      9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/U5379/B (ADDF_X1_A7TULL)    0.545    0.000 *    9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/U5379/S (ADDF_X1_A7TULL)    0.239    1.020   10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/n3709 (net)     1    0.006        0.000     10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/U5403/B (ADDF_X1_A7TULL)    0.239    0.000 *   10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/U5403/CO (ADDF_X1_A7TULL)    0.230    0.895   11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/n3697 (net)     1    0.005        0.000     11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/U5392/B (ADDF_X1_A7TULL)    0.230    0.000 *   11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/U5392/CO (ADDF_X1_A7TULL)    0.238    0.902   12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/n3795 (net)     2    0.006        0.000     12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/U107/B (OR2_X1_A7TULL)    0.238    0.000 *   12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/U107/Y (OR2_X1_A7TULL)    0.214    0.465    12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/n7596 (net)     3    0.012        0.000     12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/U5482/A0 (AOI21_X2_A7TULL)    0.214    0.000 *   12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/U5482/Y (AOI21_X2_A7TULL)    0.277    0.276   13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/n4869 (net)     2    0.007        0.000     13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A0 (OAI21_X1_A7TULL)    0.277    0.000 *   13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.206    0.209   13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1    0.005        0.000     13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.206    0.000 *   13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.319    0.275   13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2    0.009        0.000     13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.319    0.000 *   13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.170    0.189   13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2    0.009        0.000     13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.170    0.000 *   13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.284    0.266   14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2    0.008        0.000     14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X1_A7TULL)    0.284    0.000 *   14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X1_A7TULL)    0.265    0.255   14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2    0.009        0.000     14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.265    0.000 *   14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.316    0.313   14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2    0.009        0.000     14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.316    0.000 *   14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.175    0.189   14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2    0.009        0.000     14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.175    0.000 *   14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.326    0.292   15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2    0.010        0.000     15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.326    0.000 *   15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.189    0.194   15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2    0.010        0.000     15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.189    0.000 *   15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.348    0.309   15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2    0.011        0.000     15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.348    0.000 *   15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.210    0.211   15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2    0.012        0.000     15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.210    0.000 *   15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.342    0.312   16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2    0.010        0.000     16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/A0 (OAI21_X2_A7TULL)    0.342    0.000 *   16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/Y (OAI21_X2_A7TULL)    0.218    0.203   16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/n4791 (net)     2    0.010        0.000     16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/A0 (AOI21_X1_A7TULL)    0.218    0.000 *   16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/Y (AOI21_X1_A7TULL)    0.381    0.343   16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/n4787 (net)     2    0.009        0.000     16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/A0 (OAI21_X1_A7TULL)    0.381    0.000 *   16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/Y (OAI21_X1_A7TULL)    0.234    0.228   16.866 f
  u_cortexm0integration/u_cortexm0/u_logic/n4775 (net)     1    0.005        0.000     16.866 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/A (XNOR2_X1_A7TULL)    0.234    0.000 *   16.866 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/Y (XNOR2_X1_A7TULL)    0.298    0.334   17.201 f
  u_cortexm0integration/u_cortexm0/u_logic/n4782 (net)     1    0.010        0.000     17.201 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/B0 (AOI211_X2_A7TULL)    0.298    0.000 *   17.201 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/Y (AOI211_X2_A7TULL)    0.839    0.608   17.809 r
  u_cortexm0integration/u_cortexm0/u_logic/n5228 (net)     2    0.020        0.000     17.809 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/B0 (OAI2BB1_X2_A7TULL)    0.839    0.000 *   17.810 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/Y (OAI2BB1_X2_A7TULL)    0.230    0.230   18.040 f
  u_cortexm0integration/u_cortexm0/u_logic/n5289 (net)     2    0.008        0.000     18.040 f
  u_cortexm0integration/u_cortexm0/u_logic/U6634/AN (NAND2B_X2_A7TULL)    0.230    0.000 *   18.040 f
  u_cortexm0integration/u_cortexm0/u_logic/U6634/Y (NAND2B_X2_A7TULL)    1.341    1.069   19.109 f
  u_cortexm0integration/u_cortexm0/u_logic/J21775 (net)    16    0.143       0.000     19.109 f
  u_cortexm0integration/u_cortexm0/u_logic/Bgnl85_reg/D (SDFFSQ_X1_A7TULL)    1.341    0.010 *   19.120 f
  data arrival time                                                                    19.120

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Bgnl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -0.919     20.881
  data required time                                                                   20.881
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.881
  data arrival time                                                                   -19.120
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.761


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/O64l85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg/CK (SDFFR_X4_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg/QN (SDFFR_X4_A7TULL)    0.159    0.453    2.453 f
  u_cortexm0integration/u_cortexm0/u_logic/n8158 (net)     3    0.020        0.000      2.453 f
  u_cortexm0integration/u_cortexm0/u_logic/U573/A (INV_X5_A7TULL)    0.159    0.000 *    2.454 f
  u_cortexm0integration/u_cortexm0/u_logic/U573/Y (INV_X5_A7TULL)    0.633    0.428     2.882 r
  u_cortexm0integration/u_cortexm0/u_logic/n1489 (net)    33    0.150        0.000      2.882 r
  u_cortexm0integration/u_cortexm0/u_logic/U449/AN (NOR2B_X2_A7TULL)    0.633    0.001 *    2.883 r
  u_cortexm0integration/u_cortexm0/u_logic/U449/Y (NOR2B_X2_A7TULL)    1.006    0.839    3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/n6054 (net)     9    0.046        0.000      3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/B (NAND3_X2_A7TULL)    1.006    0.001 *    3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.370    0.370    4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3    0.012        0.000      4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X4_A7TULL)    0.370    0.000 *    4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X4_A7TULL)    0.191    0.377    4.469 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3    0.020        0.000      4.469 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.191    0.000 *    4.470 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.315    0.249    4.718 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3    0.022        0.000      4.718 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X3_A7TULL)    0.315    0.000 *    4.719 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X3_A7TULL)    0.215    0.221    4.940 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)     2    0.044        0.000      4.940 f
  u_cortexm0integration/u_cortexm0/u_logic/U992/A (BUF_X32_A7TULL)    0.215    0.002 *    4.942 f
  u_cortexm0integration/u_cortexm0/u_logic/U992/Y (BUF_X32_A7TULL)    0.151    0.301    5.243 f
  u_cortexm0integration/u_cortexm0/u_logic/n3482 (net)    24    0.303        0.000      5.243 f
  u_cortexm0integration/u_cortexm0/u_logic/U4241/B (NOR2B_X4_A7TULL)    0.151    0.001 *    5.244 f
  u_cortexm0integration/u_cortexm0/u_logic/U4241/Y (NOR2B_X4_A7TULL)    1.389    0.892    6.136 r
  u_cortexm0integration/u_cortexm0/u_logic/n2766 (net)    17    0.133        0.000      6.136 r
  u_cortexm0integration/u_cortexm0/u_logic/U1114/A (BUF_X3_A7TULL)    1.389    0.007 *    6.143 r
  u_cortexm0integration/u_cortexm0/u_logic/U1114/Y (BUF_X3_A7TULL)    0.654    0.727    6.870 r
  u_cortexm0integration/u_cortexm0/u_logic/n4354 (net)    20    0.092        0.000      6.870 r
  u_cortexm0integration/u_cortexm0/u_logic/U4247/B (NAND2_X1_A7TULL)    0.654    0.002 *    6.872 r
  u_cortexm0integration/u_cortexm0/u_logic/U4247/Y (NAND2_X1_A7TULL)    0.385    0.377    7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/n2809 (net)     4    0.014        0.000      7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/U4277/A (INV_X1_A7TULL)    0.385    0.000 *    7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/U4277/Y (INV_X1_A7TULL)    0.182    0.197    7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/n2783 (net)     1    0.005        0.000      7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/U4281/A1 (AOI21_X2_A7TULL)    0.182    0.000 *    7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/U4281/Y (AOI21_X2_A7TULL)    0.183    0.186    7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/n2837 (net)     2    0.012        0.000      7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/U4354/A0 (OAI21_X4_A7TULL)    0.183    0.000 *    7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/U4354/Y (OAI21_X4_A7TULL)    0.265    0.246    7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/n3578 (net)     2    0.012        0.000      7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/U4355/A (INV_X1_A7TULL)    0.265    0.000 *    7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/U4355/Y (INV_X1_A7TULL)    0.277    0.259    8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/n3646 (net)     5    0.022        0.000      8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/U4362/A (XOR2_X2_A7TULL)    0.277    0.000 *    8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/U4362/Y (XOR2_X2_A7TULL)    0.201    0.322    8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/n2842 (net)     1    0.005        0.000      8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/U4363/A (INV_X1_A7TULL)    0.201    0.000 *    8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/U4363/Y (INV_X1_A7TULL)    0.599    0.423    8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/n4469 (net)     8    0.040        0.000      8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/U5304/A0 (OAI21_X1_A7TULL)    0.599    0.000 *    8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/U5304/Y (OAI21_X1_A7TULL)    0.317    0.296    9.177 f
  u_cortexm0integration/u_cortexm0/u_logic/n3606 (net)     1    0.007        0.000      9.177 f
  u_cortexm0integration/u_cortexm0/u_logic/U5305/A (XOR2_X1_A7TULL)    0.317    0.000 *    9.178 f
  u_cortexm0integration/u_cortexm0/u_logic/U5305/Y (XOR2_X1_A7TULL)    0.545    0.340    9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/n3681 (net)     1    0.008        0.000      9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/U5379/B (ADDF_X1_A7TULL)    0.545    0.000 *    9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/U5379/S (ADDF_X1_A7TULL)    0.239    1.020   10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/n3709 (net)     1    0.006        0.000     10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/U5403/B (ADDF_X1_A7TULL)    0.239    0.000 *   10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/U5403/CO (ADDF_X1_A7TULL)    0.230    0.895   11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/n3697 (net)     1    0.005        0.000     11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/U5392/B (ADDF_X1_A7TULL)    0.230    0.000 *   11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/U5392/CO (ADDF_X1_A7TULL)    0.238    0.902   12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/n3795 (net)     2    0.006        0.000     12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/U107/B (OR2_X1_A7TULL)    0.238    0.000 *   12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/U107/Y (OR2_X1_A7TULL)    0.214    0.465    12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/n7596 (net)     3    0.012        0.000     12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/U5482/A0 (AOI21_X2_A7TULL)    0.214    0.000 *   12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/U5482/Y (AOI21_X2_A7TULL)    0.277    0.276   13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/n4869 (net)     2    0.007        0.000     13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A0 (OAI21_X1_A7TULL)    0.277    0.000 *   13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.206    0.209   13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1    0.005        0.000     13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.206    0.000 *   13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.319    0.275   13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2    0.009        0.000     13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.319    0.000 *   13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.170    0.189   13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2    0.009        0.000     13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.170    0.000 *   13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.284    0.266   14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2    0.008        0.000     14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X1_A7TULL)    0.284    0.000 *   14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X1_A7TULL)    0.265    0.255   14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2    0.009        0.000     14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.265    0.000 *   14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.316    0.313   14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2    0.009        0.000     14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.316    0.000 *   14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.175    0.189   14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2    0.009        0.000     14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.175    0.000 *   14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.326    0.292   15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2    0.010        0.000     15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.326    0.000 *   15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.189    0.194   15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2    0.010        0.000     15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.189    0.000 *   15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.348    0.309   15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2    0.011        0.000     15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.348    0.000 *   15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.210    0.211   15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2    0.012        0.000     15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.210    0.000 *   15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.342    0.312   16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2    0.010        0.000     16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/A0 (OAI21_X2_A7TULL)    0.342    0.000 *   16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/Y (OAI21_X2_A7TULL)    0.218    0.203   16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/n4791 (net)     2    0.010        0.000     16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/A0 (AOI21_X1_A7TULL)    0.218    0.000 *   16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/Y (AOI21_X1_A7TULL)    0.381    0.343   16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/n4787 (net)     2    0.009        0.000     16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/A0 (OAI21_X1_A7TULL)    0.381    0.000 *   16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/Y (OAI21_X1_A7TULL)    0.234    0.228   16.866 f
  u_cortexm0integration/u_cortexm0/u_logic/n4775 (net)     1    0.005        0.000     16.866 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/A (XNOR2_X1_A7TULL)    0.234    0.000 *   16.866 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/Y (XNOR2_X1_A7TULL)    0.298    0.334   17.201 f
  u_cortexm0integration/u_cortexm0/u_logic/n4782 (net)     1    0.010        0.000     17.201 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/B0 (AOI211_X2_A7TULL)    0.298    0.000 *   17.201 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/Y (AOI211_X2_A7TULL)    0.839    0.608   17.809 r
  u_cortexm0integration/u_cortexm0/u_logic/n5228 (net)     2    0.020        0.000     17.809 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/B0 (OAI2BB1_X2_A7TULL)    0.839    0.000 *   17.810 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/Y (OAI2BB1_X2_A7TULL)    0.230    0.230   18.040 f
  u_cortexm0integration/u_cortexm0/u_logic/n5289 (net)     2    0.008        0.000     18.040 f
  u_cortexm0integration/u_cortexm0/u_logic/U6634/AN (NAND2B_X2_A7TULL)    0.230    0.000 *   18.040 f
  u_cortexm0integration/u_cortexm0/u_logic/U6634/Y (NAND2B_X2_A7TULL)    1.341    1.069   19.109 f
  u_cortexm0integration/u_cortexm0/u_logic/J21775 (net)    16    0.143       0.000     19.109 f
  u_cortexm0integration/u_cortexm0/u_logic/O64l85_reg/D (SDFFSQ_X1_A7TULL)    1.341    0.009 *   19.119 f
  data arrival time                                                                    19.119

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/O64l85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -0.919     20.881
  data required time                                                                   20.881
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.881
  data arrival time                                                                   -19.119
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.763


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/K35l85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg/CK (SDFFR_X4_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg/QN (SDFFR_X4_A7TULL)    0.159    0.453    2.453 f
  u_cortexm0integration/u_cortexm0/u_logic/n8158 (net)     3    0.020        0.000      2.453 f
  u_cortexm0integration/u_cortexm0/u_logic/U573/A (INV_X5_A7TULL)    0.159    0.000 *    2.454 f
  u_cortexm0integration/u_cortexm0/u_logic/U573/Y (INV_X5_A7TULL)    0.633    0.428     2.882 r
  u_cortexm0integration/u_cortexm0/u_logic/n1489 (net)    33    0.150        0.000      2.882 r
  u_cortexm0integration/u_cortexm0/u_logic/U449/AN (NOR2B_X2_A7TULL)    0.633    0.001 *    2.883 r
  u_cortexm0integration/u_cortexm0/u_logic/U449/Y (NOR2B_X2_A7TULL)    1.006    0.839    3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/n6054 (net)     9    0.046        0.000      3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/B (NAND3_X2_A7TULL)    1.006    0.001 *    3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.370    0.370    4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3    0.012        0.000      4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X4_A7TULL)    0.370    0.000 *    4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X4_A7TULL)    0.191    0.377    4.469 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3    0.020        0.000      4.469 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.191    0.000 *    4.470 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.315    0.249    4.718 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3    0.022        0.000      4.718 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X3_A7TULL)    0.315    0.000 *    4.719 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X3_A7TULL)    0.215    0.221    4.940 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)     2    0.044        0.000      4.940 f
  u_cortexm0integration/u_cortexm0/u_logic/U992/A (BUF_X32_A7TULL)    0.215    0.002 *    4.942 f
  u_cortexm0integration/u_cortexm0/u_logic/U992/Y (BUF_X32_A7TULL)    0.151    0.301    5.243 f
  u_cortexm0integration/u_cortexm0/u_logic/n3482 (net)    24    0.303        0.000      5.243 f
  u_cortexm0integration/u_cortexm0/u_logic/U4241/B (NOR2B_X4_A7TULL)    0.151    0.001 *    5.244 f
  u_cortexm0integration/u_cortexm0/u_logic/U4241/Y (NOR2B_X4_A7TULL)    1.389    0.892    6.136 r
  u_cortexm0integration/u_cortexm0/u_logic/n2766 (net)    17    0.133        0.000      6.136 r
  u_cortexm0integration/u_cortexm0/u_logic/U1114/A (BUF_X3_A7TULL)    1.389    0.007 *    6.143 r
  u_cortexm0integration/u_cortexm0/u_logic/U1114/Y (BUF_X3_A7TULL)    0.654    0.727    6.870 r
  u_cortexm0integration/u_cortexm0/u_logic/n4354 (net)    20    0.092        0.000      6.870 r
  u_cortexm0integration/u_cortexm0/u_logic/U4247/B (NAND2_X1_A7TULL)    0.654    0.002 *    6.872 r
  u_cortexm0integration/u_cortexm0/u_logic/U4247/Y (NAND2_X1_A7TULL)    0.385    0.377    7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/n2809 (net)     4    0.014        0.000      7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/U4277/A (INV_X1_A7TULL)    0.385    0.000 *    7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/U4277/Y (INV_X1_A7TULL)    0.182    0.197    7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/n2783 (net)     1    0.005        0.000      7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/U4281/A1 (AOI21_X2_A7TULL)    0.182    0.000 *    7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/U4281/Y (AOI21_X2_A7TULL)    0.183    0.186    7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/n2837 (net)     2    0.012        0.000      7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/U4354/A0 (OAI21_X4_A7TULL)    0.183    0.000 *    7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/U4354/Y (OAI21_X4_A7TULL)    0.265    0.246    7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/n3578 (net)     2    0.012        0.000      7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/U4355/A (INV_X1_A7TULL)    0.265    0.000 *    7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/U4355/Y (INV_X1_A7TULL)    0.277    0.259    8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/n3646 (net)     5    0.022        0.000      8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/U4362/A (XOR2_X2_A7TULL)    0.277    0.000 *    8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/U4362/Y (XOR2_X2_A7TULL)    0.201    0.322    8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/n2842 (net)     1    0.005        0.000      8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/U4363/A (INV_X1_A7TULL)    0.201    0.000 *    8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/U4363/Y (INV_X1_A7TULL)    0.599    0.423    8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/n4469 (net)     8    0.040        0.000      8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/U5304/A0 (OAI21_X1_A7TULL)    0.599    0.000 *    8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/U5304/Y (OAI21_X1_A7TULL)    0.317    0.296    9.177 f
  u_cortexm0integration/u_cortexm0/u_logic/n3606 (net)     1    0.007        0.000      9.177 f
  u_cortexm0integration/u_cortexm0/u_logic/U5305/A (XOR2_X1_A7TULL)    0.317    0.000 *    9.178 f
  u_cortexm0integration/u_cortexm0/u_logic/U5305/Y (XOR2_X1_A7TULL)    0.545    0.340    9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/n3681 (net)     1    0.008        0.000      9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/U5379/B (ADDF_X1_A7TULL)    0.545    0.000 *    9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/U5379/S (ADDF_X1_A7TULL)    0.239    1.020   10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/n3709 (net)     1    0.006        0.000     10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/U5403/B (ADDF_X1_A7TULL)    0.239    0.000 *   10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/U5403/CO (ADDF_X1_A7TULL)    0.230    0.895   11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/n3697 (net)     1    0.005        0.000     11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/U5392/B (ADDF_X1_A7TULL)    0.230    0.000 *   11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/U5392/CO (ADDF_X1_A7TULL)    0.238    0.902   12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/n3795 (net)     2    0.006        0.000     12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/U107/B (OR2_X1_A7TULL)    0.238    0.000 *   12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/U107/Y (OR2_X1_A7TULL)    0.214    0.465    12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/n7596 (net)     3    0.012        0.000     12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/U5482/A0 (AOI21_X2_A7TULL)    0.214    0.000 *   12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/U5482/Y (AOI21_X2_A7TULL)    0.277    0.276   13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/n4869 (net)     2    0.007        0.000     13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A0 (OAI21_X1_A7TULL)    0.277    0.000 *   13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.206    0.209   13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1    0.005        0.000     13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.206    0.000 *   13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.319    0.275   13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2    0.009        0.000     13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.319    0.000 *   13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.170    0.189   13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2    0.009        0.000     13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.170    0.000 *   13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.284    0.266   14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2    0.008        0.000     14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X1_A7TULL)    0.284    0.000 *   14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X1_A7TULL)    0.265    0.255   14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2    0.009        0.000     14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.265    0.000 *   14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.316    0.313   14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2    0.009        0.000     14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.316    0.000 *   14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.175    0.189   14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2    0.009        0.000     14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.175    0.000 *   14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.326    0.292   15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2    0.010        0.000     15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.326    0.000 *   15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.189    0.194   15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2    0.010        0.000     15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.189    0.000 *   15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.348    0.309   15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2    0.011        0.000     15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.348    0.000 *   15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.210    0.211   15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2    0.012        0.000     15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.210    0.000 *   15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.342    0.312   16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2    0.010        0.000     16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/A0 (OAI21_X2_A7TULL)    0.342    0.000 *   16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/Y (OAI21_X2_A7TULL)    0.218    0.203   16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/n4791 (net)     2    0.010        0.000     16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/A0 (AOI21_X1_A7TULL)    0.218    0.000 *   16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/Y (AOI21_X1_A7TULL)    0.381    0.343   16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/n4787 (net)     2    0.009        0.000     16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/A0 (OAI21_X1_A7TULL)    0.381    0.000 *   16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/Y (OAI21_X1_A7TULL)    0.234    0.228   16.866 f
  u_cortexm0integration/u_cortexm0/u_logic/n4775 (net)     1    0.005        0.000     16.866 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/A (XNOR2_X1_A7TULL)    0.234    0.000 *   16.866 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/Y (XNOR2_X1_A7TULL)    0.298    0.334   17.201 f
  u_cortexm0integration/u_cortexm0/u_logic/n4782 (net)     1    0.010        0.000     17.201 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/B0 (AOI211_X2_A7TULL)    0.298    0.000 *   17.201 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/Y (AOI211_X2_A7TULL)    0.839    0.608   17.809 r
  u_cortexm0integration/u_cortexm0/u_logic/n5228 (net)     2    0.020        0.000     17.809 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/B0 (OAI2BB1_X2_A7TULL)    0.839    0.000 *   17.810 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/Y (OAI2BB1_X2_A7TULL)    0.230    0.230   18.040 f
  u_cortexm0integration/u_cortexm0/u_logic/n5289 (net)     2    0.008        0.000     18.040 f
  u_cortexm0integration/u_cortexm0/u_logic/U6634/AN (NAND2B_X2_A7TULL)    0.230    0.000 *   18.040 f
  u_cortexm0integration/u_cortexm0/u_logic/U6634/Y (NAND2B_X2_A7TULL)    1.341    1.069   19.109 f
  u_cortexm0integration/u_cortexm0/u_logic/J21775 (net)    16    0.143       0.000     19.109 f
  u_cortexm0integration/u_cortexm0/u_logic/K35l85_reg/D (SDFFSQ_X1_A7TULL)    1.341    0.009 *   19.118 f
  data arrival time                                                                    19.118

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/K35l85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -0.919     20.881
  data required time                                                                   20.881
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.881
  data arrival time                                                                   -19.118
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.763


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Zcml85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg/CK (SDFFR_X4_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg/QN (SDFFR_X4_A7TULL)    0.159    0.453    2.453 f
  u_cortexm0integration/u_cortexm0/u_logic/n8158 (net)     3    0.020        0.000      2.453 f
  u_cortexm0integration/u_cortexm0/u_logic/U573/A (INV_X5_A7TULL)    0.159    0.000 *    2.454 f
  u_cortexm0integration/u_cortexm0/u_logic/U573/Y (INV_X5_A7TULL)    0.633    0.428     2.882 r
  u_cortexm0integration/u_cortexm0/u_logic/n1489 (net)    33    0.150        0.000      2.882 r
  u_cortexm0integration/u_cortexm0/u_logic/U449/AN (NOR2B_X2_A7TULL)    0.633    0.001 *    2.883 r
  u_cortexm0integration/u_cortexm0/u_logic/U449/Y (NOR2B_X2_A7TULL)    1.006    0.839    3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/n6054 (net)     9    0.046        0.000      3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/B (NAND3_X2_A7TULL)    1.006    0.001 *    3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.370    0.370    4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3    0.012        0.000      4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X4_A7TULL)    0.370    0.000 *    4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X4_A7TULL)    0.191    0.377    4.469 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3    0.020        0.000      4.469 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.191    0.000 *    4.470 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.315    0.249    4.718 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3    0.022        0.000      4.718 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X3_A7TULL)    0.315    0.000 *    4.719 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X3_A7TULL)    0.215    0.221    4.940 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)     2    0.044        0.000      4.940 f
  u_cortexm0integration/u_cortexm0/u_logic/U992/A (BUF_X32_A7TULL)    0.215    0.002 *    4.942 f
  u_cortexm0integration/u_cortexm0/u_logic/U992/Y (BUF_X32_A7TULL)    0.151    0.301    5.243 f
  u_cortexm0integration/u_cortexm0/u_logic/n3482 (net)    24    0.303        0.000      5.243 f
  u_cortexm0integration/u_cortexm0/u_logic/U4241/B (NOR2B_X4_A7TULL)    0.151    0.001 *    5.244 f
  u_cortexm0integration/u_cortexm0/u_logic/U4241/Y (NOR2B_X4_A7TULL)    1.389    0.892    6.136 r
  u_cortexm0integration/u_cortexm0/u_logic/n2766 (net)    17    0.133        0.000      6.136 r
  u_cortexm0integration/u_cortexm0/u_logic/U1114/A (BUF_X3_A7TULL)    1.389    0.007 *    6.143 r
  u_cortexm0integration/u_cortexm0/u_logic/U1114/Y (BUF_X3_A7TULL)    0.654    0.727    6.870 r
  u_cortexm0integration/u_cortexm0/u_logic/n4354 (net)    20    0.092        0.000      6.870 r
  u_cortexm0integration/u_cortexm0/u_logic/U4247/B (NAND2_X1_A7TULL)    0.654    0.002 *    6.872 r
  u_cortexm0integration/u_cortexm0/u_logic/U4247/Y (NAND2_X1_A7TULL)    0.385    0.377    7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/n2809 (net)     4    0.014        0.000      7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/U4277/A (INV_X1_A7TULL)    0.385    0.000 *    7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/U4277/Y (INV_X1_A7TULL)    0.182    0.197    7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/n2783 (net)     1    0.005        0.000      7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/U4281/A1 (AOI21_X2_A7TULL)    0.182    0.000 *    7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/U4281/Y (AOI21_X2_A7TULL)    0.183    0.186    7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/n2837 (net)     2    0.012        0.000      7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/U4354/A0 (OAI21_X4_A7TULL)    0.183    0.000 *    7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/U4354/Y (OAI21_X4_A7TULL)    0.265    0.246    7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/n3578 (net)     2    0.012        0.000      7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/U4355/A (INV_X1_A7TULL)    0.265    0.000 *    7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/U4355/Y (INV_X1_A7TULL)    0.277    0.259    8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/n3646 (net)     5    0.022        0.000      8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/U4362/A (XOR2_X2_A7TULL)    0.277    0.000 *    8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/U4362/Y (XOR2_X2_A7TULL)    0.201    0.322    8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/n2842 (net)     1    0.005        0.000      8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/U4363/A (INV_X1_A7TULL)    0.201    0.000 *    8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/U4363/Y (INV_X1_A7TULL)    0.599    0.423    8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/n4469 (net)     8    0.040        0.000      8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/U5304/A0 (OAI21_X1_A7TULL)    0.599    0.000 *    8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/U5304/Y (OAI21_X1_A7TULL)    0.317    0.296    9.177 f
  u_cortexm0integration/u_cortexm0/u_logic/n3606 (net)     1    0.007        0.000      9.177 f
  u_cortexm0integration/u_cortexm0/u_logic/U5305/A (XOR2_X1_A7TULL)    0.317    0.000 *    9.178 f
  u_cortexm0integration/u_cortexm0/u_logic/U5305/Y (XOR2_X1_A7TULL)    0.545    0.340    9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/n3681 (net)     1    0.008        0.000      9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/U5379/B (ADDF_X1_A7TULL)    0.545    0.000 *    9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/U5379/S (ADDF_X1_A7TULL)    0.239    1.020   10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/n3709 (net)     1    0.006        0.000     10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/U5403/B (ADDF_X1_A7TULL)    0.239    0.000 *   10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/U5403/CO (ADDF_X1_A7TULL)    0.230    0.895   11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/n3697 (net)     1    0.005        0.000     11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/U5392/B (ADDF_X1_A7TULL)    0.230    0.000 *   11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/U5392/CO (ADDF_X1_A7TULL)    0.238    0.902   12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/n3795 (net)     2    0.006        0.000     12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/U107/B (OR2_X1_A7TULL)    0.238    0.000 *   12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/U107/Y (OR2_X1_A7TULL)    0.214    0.465    12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/n7596 (net)     3    0.012        0.000     12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/U5482/A0 (AOI21_X2_A7TULL)    0.214    0.000 *   12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/U5482/Y (AOI21_X2_A7TULL)    0.277    0.276   13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/n4869 (net)     2    0.007        0.000     13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A0 (OAI21_X1_A7TULL)    0.277    0.000 *   13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.206    0.209   13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1    0.005        0.000     13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.206    0.000 *   13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.319    0.275   13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2    0.009        0.000     13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.319    0.000 *   13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.170    0.189   13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2    0.009        0.000     13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.170    0.000 *   13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.284    0.266   14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2    0.008        0.000     14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X1_A7TULL)    0.284    0.000 *   14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X1_A7TULL)    0.265    0.255   14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2    0.009        0.000     14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.265    0.000 *   14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.316    0.313   14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2    0.009        0.000     14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.316    0.000 *   14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.175    0.189   14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2    0.009        0.000     14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.175    0.000 *   14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.326    0.292   15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2    0.010        0.000     15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.326    0.000 *   15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.189    0.194   15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2    0.010        0.000     15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.189    0.000 *   15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.348    0.309   15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2    0.011        0.000     15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.348    0.000 *   15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.210    0.211   15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2    0.012        0.000     15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.210    0.000 *   15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.342    0.312   16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2    0.010        0.000     16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/A0 (OAI21_X2_A7TULL)    0.342    0.000 *   16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/Y (OAI21_X2_A7TULL)    0.218    0.203   16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/n4791 (net)     2    0.010        0.000     16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/A0 (AOI21_X1_A7TULL)    0.218    0.000 *   16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/Y (AOI21_X1_A7TULL)    0.381    0.343   16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/n4787 (net)     2    0.009        0.000     16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/A0 (OAI21_X1_A7TULL)    0.381    0.000 *   16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/Y (OAI21_X1_A7TULL)    0.234    0.228   16.866 f
  u_cortexm0integration/u_cortexm0/u_logic/n4775 (net)     1    0.005        0.000     16.866 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/A (XNOR2_X1_A7TULL)    0.234    0.000 *   16.866 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/Y (XNOR2_X1_A7TULL)    0.298    0.334   17.201 f
  u_cortexm0integration/u_cortexm0/u_logic/n4782 (net)     1    0.010        0.000     17.201 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/B0 (AOI211_X2_A7TULL)    0.298    0.000 *   17.201 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/Y (AOI211_X2_A7TULL)    0.839    0.608   17.809 r
  u_cortexm0integration/u_cortexm0/u_logic/n5228 (net)     2    0.020        0.000     17.809 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/B0 (OAI2BB1_X2_A7TULL)    0.839    0.000 *   17.810 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/Y (OAI2BB1_X2_A7TULL)    0.230    0.230   18.040 f
  u_cortexm0integration/u_cortexm0/u_logic/n5289 (net)     2    0.008        0.000     18.040 f
  u_cortexm0integration/u_cortexm0/u_logic/U6634/AN (NAND2B_X2_A7TULL)    0.230    0.000 *   18.040 f
  u_cortexm0integration/u_cortexm0/u_logic/U6634/Y (NAND2B_X2_A7TULL)    1.341    1.069   19.109 f
  u_cortexm0integration/u_cortexm0/u_logic/J21775 (net)    16    0.143       0.000     19.109 f
  u_cortexm0integration/u_cortexm0/u_logic/Zcml85_reg/D (SDFFSQ_X1_A7TULL)    1.341    0.009 *   19.118 f
  data arrival time                                                                    19.118

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Zcml85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -0.919     20.881
  data required time                                                                   20.881
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.881
  data arrival time                                                                   -19.118
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.763


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Hpql85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg/CK (SDFFR_X4_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg/QN (SDFFR_X4_A7TULL)    0.159    0.453    2.453 f
  u_cortexm0integration/u_cortexm0/u_logic/n8158 (net)     3    0.020        0.000      2.453 f
  u_cortexm0integration/u_cortexm0/u_logic/U573/A (INV_X5_A7TULL)    0.159    0.000 *    2.454 f
  u_cortexm0integration/u_cortexm0/u_logic/U573/Y (INV_X5_A7TULL)    0.633    0.428     2.882 r
  u_cortexm0integration/u_cortexm0/u_logic/n1489 (net)    33    0.150        0.000      2.882 r
  u_cortexm0integration/u_cortexm0/u_logic/U449/AN (NOR2B_X2_A7TULL)    0.633    0.001 *    2.883 r
  u_cortexm0integration/u_cortexm0/u_logic/U449/Y (NOR2B_X2_A7TULL)    1.006    0.839    3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/n6054 (net)     9    0.046        0.000      3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/B (NAND3_X2_A7TULL)    1.006    0.001 *    3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.370    0.370    4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3    0.012        0.000      4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X4_A7TULL)    0.370    0.000 *    4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X4_A7TULL)    0.191    0.377    4.469 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3    0.020        0.000      4.469 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.191    0.000 *    4.470 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.315    0.249    4.718 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3    0.022        0.000      4.718 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X3_A7TULL)    0.315    0.000 *    4.719 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X3_A7TULL)    0.215    0.221    4.940 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)     2    0.044        0.000      4.940 f
  u_cortexm0integration/u_cortexm0/u_logic/U992/A (BUF_X32_A7TULL)    0.215    0.002 *    4.942 f
  u_cortexm0integration/u_cortexm0/u_logic/U992/Y (BUF_X32_A7TULL)    0.151    0.301    5.243 f
  u_cortexm0integration/u_cortexm0/u_logic/n3482 (net)    24    0.303        0.000      5.243 f
  u_cortexm0integration/u_cortexm0/u_logic/U4241/B (NOR2B_X4_A7TULL)    0.151    0.001 *    5.244 f
  u_cortexm0integration/u_cortexm0/u_logic/U4241/Y (NOR2B_X4_A7TULL)    1.389    0.892    6.136 r
  u_cortexm0integration/u_cortexm0/u_logic/n2766 (net)    17    0.133        0.000      6.136 r
  u_cortexm0integration/u_cortexm0/u_logic/U1114/A (BUF_X3_A7TULL)    1.389    0.007 *    6.143 r
  u_cortexm0integration/u_cortexm0/u_logic/U1114/Y (BUF_X3_A7TULL)    0.654    0.727    6.870 r
  u_cortexm0integration/u_cortexm0/u_logic/n4354 (net)    20    0.092        0.000      6.870 r
  u_cortexm0integration/u_cortexm0/u_logic/U4247/B (NAND2_X1_A7TULL)    0.654    0.002 *    6.872 r
  u_cortexm0integration/u_cortexm0/u_logic/U4247/Y (NAND2_X1_A7TULL)    0.385    0.377    7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/n2809 (net)     4    0.014        0.000      7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/U4277/A (INV_X1_A7TULL)    0.385    0.000 *    7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/U4277/Y (INV_X1_A7TULL)    0.182    0.197    7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/n2783 (net)     1    0.005        0.000      7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/U4281/A1 (AOI21_X2_A7TULL)    0.182    0.000 *    7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/U4281/Y (AOI21_X2_A7TULL)    0.183    0.186    7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/n2837 (net)     2    0.012        0.000      7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/U4354/A0 (OAI21_X4_A7TULL)    0.183    0.000 *    7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/U4354/Y (OAI21_X4_A7TULL)    0.265    0.246    7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/n3578 (net)     2    0.012        0.000      7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/U4355/A (INV_X1_A7TULL)    0.265    0.000 *    7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/U4355/Y (INV_X1_A7TULL)    0.277    0.259    8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/n3646 (net)     5    0.022        0.000      8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/U4362/A (XOR2_X2_A7TULL)    0.277    0.000 *    8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/U4362/Y (XOR2_X2_A7TULL)    0.201    0.322    8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/n2842 (net)     1    0.005        0.000      8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/U4363/A (INV_X1_A7TULL)    0.201    0.000 *    8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/U4363/Y (INV_X1_A7TULL)    0.599    0.423    8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/n4469 (net)     8    0.040        0.000      8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/U5304/A0 (OAI21_X1_A7TULL)    0.599    0.000 *    8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/U5304/Y (OAI21_X1_A7TULL)    0.317    0.296    9.177 f
  u_cortexm0integration/u_cortexm0/u_logic/n3606 (net)     1    0.007        0.000      9.177 f
  u_cortexm0integration/u_cortexm0/u_logic/U5305/A (XOR2_X1_A7TULL)    0.317    0.000 *    9.178 f
  u_cortexm0integration/u_cortexm0/u_logic/U5305/Y (XOR2_X1_A7TULL)    0.545    0.340    9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/n3681 (net)     1    0.008        0.000      9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/U5379/B (ADDF_X1_A7TULL)    0.545    0.000 *    9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/U5379/S (ADDF_X1_A7TULL)    0.239    1.020   10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/n3709 (net)     1    0.006        0.000     10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/U5403/B (ADDF_X1_A7TULL)    0.239    0.000 *   10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/U5403/CO (ADDF_X1_A7TULL)    0.230    0.895   11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/n3697 (net)     1    0.005        0.000     11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/U5392/B (ADDF_X1_A7TULL)    0.230    0.000 *   11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/U5392/CO (ADDF_X1_A7TULL)    0.238    0.902   12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/n3795 (net)     2    0.006        0.000     12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/U107/B (OR2_X1_A7TULL)    0.238    0.000 *   12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/U107/Y (OR2_X1_A7TULL)    0.214    0.465    12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/n7596 (net)     3    0.012        0.000     12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/U5482/A0 (AOI21_X2_A7TULL)    0.214    0.000 *   12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/U5482/Y (AOI21_X2_A7TULL)    0.277    0.276   13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/n4869 (net)     2    0.007        0.000     13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A0 (OAI21_X1_A7TULL)    0.277    0.000 *   13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.206    0.209   13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1    0.005        0.000     13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.206    0.000 *   13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.319    0.275   13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2    0.009        0.000     13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.319    0.000 *   13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.170    0.189   13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2    0.009        0.000     13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.170    0.000 *   13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.284    0.266   14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2    0.008        0.000     14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X1_A7TULL)    0.284    0.000 *   14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X1_A7TULL)    0.265    0.255   14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2    0.009        0.000     14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.265    0.000 *   14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.316    0.313   14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2    0.009        0.000     14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.316    0.000 *   14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.175    0.189   14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2    0.009        0.000     14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.175    0.000 *   14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.326    0.292   15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2    0.010        0.000     15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.326    0.000 *   15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.189    0.194   15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2    0.010        0.000     15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.189    0.000 *   15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.348    0.309   15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2    0.011        0.000     15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.348    0.000 *   15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.210    0.211   15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2    0.012        0.000     15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.210    0.000 *   15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.342    0.312   16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2    0.010        0.000     16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/A0 (OAI21_X2_A7TULL)    0.342    0.000 *   16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/Y (OAI21_X2_A7TULL)    0.218    0.203   16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/n4791 (net)     2    0.010        0.000     16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/A0 (AOI21_X1_A7TULL)    0.218    0.000 *   16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/Y (AOI21_X1_A7TULL)    0.381    0.343   16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/n4787 (net)     2    0.009        0.000     16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/A0 (OAI21_X1_A7TULL)    0.381    0.000 *   16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/Y (OAI21_X1_A7TULL)    0.234    0.228   16.866 f
  u_cortexm0integration/u_cortexm0/u_logic/n4775 (net)     1    0.005        0.000     16.866 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/A (XNOR2_X1_A7TULL)    0.234    0.000 *   16.866 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/Y (XNOR2_X1_A7TULL)    0.298    0.334   17.201 f
  u_cortexm0integration/u_cortexm0/u_logic/n4782 (net)     1    0.010        0.000     17.201 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/B0 (AOI211_X2_A7TULL)    0.298    0.000 *   17.201 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/Y (AOI211_X2_A7TULL)    0.839    0.608   17.809 r
  u_cortexm0integration/u_cortexm0/u_logic/n5228 (net)     2    0.020        0.000     17.809 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/B0 (OAI2BB1_X2_A7TULL)    0.839    0.000 *   17.810 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/Y (OAI2BB1_X2_A7TULL)    0.230    0.230   18.040 f
  u_cortexm0integration/u_cortexm0/u_logic/n5289 (net)     2    0.008        0.000     18.040 f
  u_cortexm0integration/u_cortexm0/u_logic/U6634/AN (NAND2B_X2_A7TULL)    0.230    0.000 *   18.040 f
  u_cortexm0integration/u_cortexm0/u_logic/U6634/Y (NAND2B_X2_A7TULL)    1.341    1.069   19.109 f
  u_cortexm0integration/u_cortexm0/u_logic/J21775 (net)    16    0.143       0.000     19.109 f
  u_cortexm0integration/u_cortexm0/u_logic/Hpql85_reg/D (SDFFSQ_X1_A7TULL)    1.341    0.007 *   19.117 f
  data arrival time                                                                    19.117

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Hpql85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -0.919     20.881
  data required time                                                                   20.881
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.881
  data arrival time                                                                   -19.117
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.764


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Djol85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg/CK (SDFFR_X4_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg/QN (SDFFR_X4_A7TULL)    0.159    0.453    2.453 f
  u_cortexm0integration/u_cortexm0/u_logic/n8158 (net)     3    0.020        0.000      2.453 f
  u_cortexm0integration/u_cortexm0/u_logic/U573/A (INV_X5_A7TULL)    0.159    0.000 *    2.454 f
  u_cortexm0integration/u_cortexm0/u_logic/U573/Y (INV_X5_A7TULL)    0.633    0.428     2.882 r
  u_cortexm0integration/u_cortexm0/u_logic/n1489 (net)    33    0.150        0.000      2.882 r
  u_cortexm0integration/u_cortexm0/u_logic/U449/AN (NOR2B_X2_A7TULL)    0.633    0.001 *    2.883 r
  u_cortexm0integration/u_cortexm0/u_logic/U449/Y (NOR2B_X2_A7TULL)    1.006    0.839    3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/n6054 (net)     9    0.046        0.000      3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/B (NAND3_X2_A7TULL)    1.006    0.001 *    3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.370    0.370    4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3    0.012        0.000      4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X4_A7TULL)    0.370    0.000 *    4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X4_A7TULL)    0.191    0.377    4.469 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3    0.020        0.000      4.469 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.191    0.000 *    4.470 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.315    0.249    4.718 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3    0.022        0.000      4.718 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X3_A7TULL)    0.315    0.000 *    4.719 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X3_A7TULL)    0.215    0.221    4.940 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)     2    0.044        0.000      4.940 f
  u_cortexm0integration/u_cortexm0/u_logic/U992/A (BUF_X32_A7TULL)    0.215    0.002 *    4.942 f
  u_cortexm0integration/u_cortexm0/u_logic/U992/Y (BUF_X32_A7TULL)    0.151    0.301    5.243 f
  u_cortexm0integration/u_cortexm0/u_logic/n3482 (net)    24    0.303        0.000      5.243 f
  u_cortexm0integration/u_cortexm0/u_logic/U4241/B (NOR2B_X4_A7TULL)    0.151    0.001 *    5.244 f
  u_cortexm0integration/u_cortexm0/u_logic/U4241/Y (NOR2B_X4_A7TULL)    1.389    0.892    6.136 r
  u_cortexm0integration/u_cortexm0/u_logic/n2766 (net)    17    0.133        0.000      6.136 r
  u_cortexm0integration/u_cortexm0/u_logic/U1114/A (BUF_X3_A7TULL)    1.389    0.007 *    6.143 r
  u_cortexm0integration/u_cortexm0/u_logic/U1114/Y (BUF_X3_A7TULL)    0.654    0.727    6.870 r
  u_cortexm0integration/u_cortexm0/u_logic/n4354 (net)    20    0.092        0.000      6.870 r
  u_cortexm0integration/u_cortexm0/u_logic/U4247/B (NAND2_X1_A7TULL)    0.654    0.002 *    6.872 r
  u_cortexm0integration/u_cortexm0/u_logic/U4247/Y (NAND2_X1_A7TULL)    0.385    0.377    7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/n2809 (net)     4    0.014        0.000      7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/U4277/A (INV_X1_A7TULL)    0.385    0.000 *    7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/U4277/Y (INV_X1_A7TULL)    0.182    0.197    7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/n2783 (net)     1    0.005        0.000      7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/U4281/A1 (AOI21_X2_A7TULL)    0.182    0.000 *    7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/U4281/Y (AOI21_X2_A7TULL)    0.183    0.186    7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/n2837 (net)     2    0.012        0.000      7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/U4354/A0 (OAI21_X4_A7TULL)    0.183    0.000 *    7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/U4354/Y (OAI21_X4_A7TULL)    0.265    0.246    7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/n3578 (net)     2    0.012        0.000      7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/U4355/A (INV_X1_A7TULL)    0.265    0.000 *    7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/U4355/Y (INV_X1_A7TULL)    0.277    0.259    8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/n3646 (net)     5    0.022        0.000      8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/U4362/A (XOR2_X2_A7TULL)    0.277    0.000 *    8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/U4362/Y (XOR2_X2_A7TULL)    0.201    0.322    8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/n2842 (net)     1    0.005        0.000      8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/U4363/A (INV_X1_A7TULL)    0.201    0.000 *    8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/U4363/Y (INV_X1_A7TULL)    0.599    0.423    8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/n4469 (net)     8    0.040        0.000      8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/U5304/A0 (OAI21_X1_A7TULL)    0.599    0.000 *    8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/U5304/Y (OAI21_X1_A7TULL)    0.317    0.296    9.177 f
  u_cortexm0integration/u_cortexm0/u_logic/n3606 (net)     1    0.007        0.000      9.177 f
  u_cortexm0integration/u_cortexm0/u_logic/U5305/A (XOR2_X1_A7TULL)    0.317    0.000 *    9.178 f
  u_cortexm0integration/u_cortexm0/u_logic/U5305/Y (XOR2_X1_A7TULL)    0.545    0.340    9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/n3681 (net)     1    0.008        0.000      9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/U5379/B (ADDF_X1_A7TULL)    0.545    0.000 *    9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/U5379/S (ADDF_X1_A7TULL)    0.239    1.020   10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/n3709 (net)     1    0.006        0.000     10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/U5403/B (ADDF_X1_A7TULL)    0.239    0.000 *   10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/U5403/CO (ADDF_X1_A7TULL)    0.230    0.895   11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/n3697 (net)     1    0.005        0.000     11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/U5392/B (ADDF_X1_A7TULL)    0.230    0.000 *   11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/U5392/CO (ADDF_X1_A7TULL)    0.238    0.902   12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/n3795 (net)     2    0.006        0.000     12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/U107/B (OR2_X1_A7TULL)    0.238    0.000 *   12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/U107/Y (OR2_X1_A7TULL)    0.214    0.465    12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/n7596 (net)     3    0.012        0.000     12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/U5482/A0 (AOI21_X2_A7TULL)    0.214    0.000 *   12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/U5482/Y (AOI21_X2_A7TULL)    0.277    0.276   13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/n4869 (net)     2    0.007        0.000     13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A0 (OAI21_X1_A7TULL)    0.277    0.000 *   13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.206    0.209   13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1    0.005        0.000     13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.206    0.000 *   13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.319    0.275   13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2    0.009        0.000     13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.319    0.000 *   13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.170    0.189   13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2    0.009        0.000     13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.170    0.000 *   13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.284    0.266   14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2    0.008        0.000     14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X1_A7TULL)    0.284    0.000 *   14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X1_A7TULL)    0.265    0.255   14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2    0.009        0.000     14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.265    0.000 *   14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.316    0.313   14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2    0.009        0.000     14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.316    0.000 *   14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.175    0.189   14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2    0.009        0.000     14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.175    0.000 *   14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.326    0.292   15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2    0.010        0.000     15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.326    0.000 *   15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.189    0.194   15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2    0.010        0.000     15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.189    0.000 *   15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.348    0.309   15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2    0.011        0.000     15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.348    0.000 *   15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.210    0.211   15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2    0.012        0.000     15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.210    0.000 *   15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.342    0.312   16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2    0.010        0.000     16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/A0 (OAI21_X2_A7TULL)    0.342    0.000 *   16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/Y (OAI21_X2_A7TULL)    0.218    0.203   16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/n4791 (net)     2    0.010        0.000     16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/A0 (AOI21_X1_A7TULL)    0.218    0.000 *   16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/Y (AOI21_X1_A7TULL)    0.381    0.343   16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/n4787 (net)     2    0.009        0.000     16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/A0 (OAI21_X1_A7TULL)    0.381    0.000 *   16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/Y (OAI21_X1_A7TULL)    0.234    0.228   16.866 f
  u_cortexm0integration/u_cortexm0/u_logic/n4775 (net)     1    0.005        0.000     16.866 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/A (XNOR2_X1_A7TULL)    0.234    0.000 *   16.866 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/Y (XNOR2_X1_A7TULL)    0.298    0.334   17.201 f
  u_cortexm0integration/u_cortexm0/u_logic/n4782 (net)     1    0.010        0.000     17.201 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/B0 (AOI211_X2_A7TULL)    0.298    0.000 *   17.201 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/Y (AOI211_X2_A7TULL)    0.839    0.608   17.809 r
  u_cortexm0integration/u_cortexm0/u_logic/n5228 (net)     2    0.020        0.000     17.809 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/B0 (OAI2BB1_X2_A7TULL)    0.839    0.000 *   17.810 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/Y (OAI2BB1_X2_A7TULL)    0.230    0.230   18.040 f
  u_cortexm0integration/u_cortexm0/u_logic/n5289 (net)     2    0.008        0.000     18.040 f
  u_cortexm0integration/u_cortexm0/u_logic/U6634/AN (NAND2B_X2_A7TULL)    0.230    0.000 *   18.040 f
  u_cortexm0integration/u_cortexm0/u_logic/U6634/Y (NAND2B_X2_A7TULL)    1.341    1.069   19.109 f
  u_cortexm0integration/u_cortexm0/u_logic/J21775 (net)    16    0.143       0.000     19.109 f
  u_cortexm0integration/u_cortexm0/u_logic/Djol85_reg/D (SDFFSQ_X1_A7TULL)    1.341    0.007 *   19.116 f
  data arrival time                                                                    19.116

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Djol85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -0.919     20.881
  data required time                                                                   20.881
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.881
  data arrival time                                                                   -19.116
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.765


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/X9ll85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg/CK (SDFFR_X4_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg/QN (SDFFR_X4_A7TULL)    0.159    0.453    2.453 f
  u_cortexm0integration/u_cortexm0/u_logic/n8158 (net)     3    0.020        0.000      2.453 f
  u_cortexm0integration/u_cortexm0/u_logic/U573/A (INV_X5_A7TULL)    0.159    0.000 *    2.454 f
  u_cortexm0integration/u_cortexm0/u_logic/U573/Y (INV_X5_A7TULL)    0.633    0.428     2.882 r
  u_cortexm0integration/u_cortexm0/u_logic/n1489 (net)    33    0.150        0.000      2.882 r
  u_cortexm0integration/u_cortexm0/u_logic/U449/AN (NOR2B_X2_A7TULL)    0.633    0.001 *    2.883 r
  u_cortexm0integration/u_cortexm0/u_logic/U449/Y (NOR2B_X2_A7TULL)    1.006    0.839    3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/n6054 (net)     9    0.046        0.000      3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/B (NAND3_X2_A7TULL)    1.006    0.001 *    3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.370    0.370    4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3    0.012        0.000      4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X4_A7TULL)    0.370    0.000 *    4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X4_A7TULL)    0.191    0.377    4.469 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3    0.020        0.000      4.469 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.191    0.000 *    4.470 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.315    0.249    4.718 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3    0.022        0.000      4.718 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X3_A7TULL)    0.315    0.000 *    4.719 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X3_A7TULL)    0.215    0.221    4.940 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)     2    0.044        0.000      4.940 f
  u_cortexm0integration/u_cortexm0/u_logic/U992/A (BUF_X32_A7TULL)    0.215    0.002 *    4.942 f
  u_cortexm0integration/u_cortexm0/u_logic/U992/Y (BUF_X32_A7TULL)    0.151    0.301    5.243 f
  u_cortexm0integration/u_cortexm0/u_logic/n3482 (net)    24    0.303        0.000      5.243 f
  u_cortexm0integration/u_cortexm0/u_logic/U4241/B (NOR2B_X4_A7TULL)    0.151    0.001 *    5.244 f
  u_cortexm0integration/u_cortexm0/u_logic/U4241/Y (NOR2B_X4_A7TULL)    1.389    0.892    6.136 r
  u_cortexm0integration/u_cortexm0/u_logic/n2766 (net)    17    0.133        0.000      6.136 r
  u_cortexm0integration/u_cortexm0/u_logic/U1114/A (BUF_X3_A7TULL)    1.389    0.007 *    6.143 r
  u_cortexm0integration/u_cortexm0/u_logic/U1114/Y (BUF_X3_A7TULL)    0.654    0.727    6.870 r
  u_cortexm0integration/u_cortexm0/u_logic/n4354 (net)    20    0.092        0.000      6.870 r
  u_cortexm0integration/u_cortexm0/u_logic/U4247/B (NAND2_X1_A7TULL)    0.654    0.002 *    6.872 r
  u_cortexm0integration/u_cortexm0/u_logic/U4247/Y (NAND2_X1_A7TULL)    0.385    0.377    7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/n2809 (net)     4    0.014        0.000      7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/U4277/A (INV_X1_A7TULL)    0.385    0.000 *    7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/U4277/Y (INV_X1_A7TULL)    0.182    0.197    7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/n2783 (net)     1    0.005        0.000      7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/U4281/A1 (AOI21_X2_A7TULL)    0.182    0.000 *    7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/U4281/Y (AOI21_X2_A7TULL)    0.183    0.186    7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/n2837 (net)     2    0.012        0.000      7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/U4354/A0 (OAI21_X4_A7TULL)    0.183    0.000 *    7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/U4354/Y (OAI21_X4_A7TULL)    0.265    0.246    7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/n3578 (net)     2    0.012        0.000      7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/U4355/A (INV_X1_A7TULL)    0.265    0.000 *    7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/U4355/Y (INV_X1_A7TULL)    0.277    0.259    8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/n3646 (net)     5    0.022        0.000      8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/U4362/A (XOR2_X2_A7TULL)    0.277    0.000 *    8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/U4362/Y (XOR2_X2_A7TULL)    0.201    0.322    8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/n2842 (net)     1    0.005        0.000      8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/U4363/A (INV_X1_A7TULL)    0.201    0.000 *    8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/U4363/Y (INV_X1_A7TULL)    0.599    0.423    8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/n4469 (net)     8    0.040        0.000      8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/U5304/A0 (OAI21_X1_A7TULL)    0.599    0.000 *    8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/U5304/Y (OAI21_X1_A7TULL)    0.317    0.296    9.177 f
  u_cortexm0integration/u_cortexm0/u_logic/n3606 (net)     1    0.007        0.000      9.177 f
  u_cortexm0integration/u_cortexm0/u_logic/U5305/A (XOR2_X1_A7TULL)    0.317    0.000 *    9.178 f
  u_cortexm0integration/u_cortexm0/u_logic/U5305/Y (XOR2_X1_A7TULL)    0.545    0.340    9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/n3681 (net)     1    0.008        0.000      9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/U5379/B (ADDF_X1_A7TULL)    0.545    0.000 *    9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/U5379/S (ADDF_X1_A7TULL)    0.239    1.020   10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/n3709 (net)     1    0.006        0.000     10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/U5403/B (ADDF_X1_A7TULL)    0.239    0.000 *   10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/U5403/CO (ADDF_X1_A7TULL)    0.230    0.895   11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/n3697 (net)     1    0.005        0.000     11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/U5392/B (ADDF_X1_A7TULL)    0.230    0.000 *   11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/U5392/CO (ADDF_X1_A7TULL)    0.238    0.902   12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/n3795 (net)     2    0.006        0.000     12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/U107/B (OR2_X1_A7TULL)    0.238    0.000 *   12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/U107/Y (OR2_X1_A7TULL)    0.214    0.465    12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/n7596 (net)     3    0.012        0.000     12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/U5482/A0 (AOI21_X2_A7TULL)    0.214    0.000 *   12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/U5482/Y (AOI21_X2_A7TULL)    0.277    0.276   13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/n4869 (net)     2    0.007        0.000     13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A0 (OAI21_X1_A7TULL)    0.277    0.000 *   13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.206    0.209   13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1    0.005        0.000     13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.206    0.000 *   13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.319    0.275   13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2    0.009        0.000     13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.319    0.000 *   13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.170    0.189   13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2    0.009        0.000     13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.170    0.000 *   13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.284    0.266   14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2    0.008        0.000     14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X1_A7TULL)    0.284    0.000 *   14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X1_A7TULL)    0.265    0.255   14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2    0.009        0.000     14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.265    0.000 *   14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.316    0.313   14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2    0.009        0.000     14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.316    0.000 *   14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.175    0.189   14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2    0.009        0.000     14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.175    0.000 *   14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.326    0.292   15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2    0.010        0.000     15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.326    0.000 *   15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.189    0.194   15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2    0.010        0.000     15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.189    0.000 *   15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.348    0.309   15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2    0.011        0.000     15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.348    0.000 *   15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.210    0.211   15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2    0.012        0.000     15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.210    0.000 *   15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.342    0.312   16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2    0.010        0.000     16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/A0 (OAI21_X2_A7TULL)    0.342    0.000 *   16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/Y (OAI21_X2_A7TULL)    0.218    0.203   16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/n4791 (net)     2    0.010        0.000     16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/A0 (AOI21_X1_A7TULL)    0.218    0.000 *   16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/Y (AOI21_X1_A7TULL)    0.381    0.343   16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/n4787 (net)     2    0.009        0.000     16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/A0 (OAI21_X1_A7TULL)    0.381    0.000 *   16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/Y (OAI21_X1_A7TULL)    0.234    0.228   16.866 f
  u_cortexm0integration/u_cortexm0/u_logic/n4775 (net)     1    0.005        0.000     16.866 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/A (XNOR2_X1_A7TULL)    0.234    0.000 *   16.866 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/Y (XNOR2_X1_A7TULL)    0.298    0.334   17.201 f
  u_cortexm0integration/u_cortexm0/u_logic/n4782 (net)     1    0.010        0.000     17.201 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/B0 (AOI211_X2_A7TULL)    0.298    0.000 *   17.201 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/Y (AOI211_X2_A7TULL)    0.839    0.608   17.809 r
  u_cortexm0integration/u_cortexm0/u_logic/n5228 (net)     2    0.020        0.000     17.809 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/B0 (OAI2BB1_X2_A7TULL)    0.839    0.000 *   17.810 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/Y (OAI2BB1_X2_A7TULL)    0.230    0.230   18.040 f
  u_cortexm0integration/u_cortexm0/u_logic/n5289 (net)     2    0.008        0.000     18.040 f
  u_cortexm0integration/u_cortexm0/u_logic/U6634/AN (NAND2B_X2_A7TULL)    0.230    0.000 *   18.040 f
  u_cortexm0integration/u_cortexm0/u_logic/U6634/Y (NAND2B_X2_A7TULL)    1.341    1.069   19.109 f
  u_cortexm0integration/u_cortexm0/u_logic/J21775 (net)    16    0.143       0.000     19.109 f
  u_cortexm0integration/u_cortexm0/u_logic/X9ll85_reg/D (SDFFSQ_X1_A7TULL)    1.341    0.006 *   19.116 f
  data arrival time                                                                    19.116

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/X9ll85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -0.919     20.881
  data required time                                                                   20.881
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.881
  data arrival time                                                                   -19.116
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.765


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Njjl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg/CK (SDFFR_X4_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg/QN (SDFFR_X4_A7TULL)    0.159    0.453    2.453 f
  u_cortexm0integration/u_cortexm0/u_logic/n8158 (net)     3    0.020        0.000      2.453 f
  u_cortexm0integration/u_cortexm0/u_logic/U573/A (INV_X5_A7TULL)    0.159    0.000 *    2.454 f
  u_cortexm0integration/u_cortexm0/u_logic/U573/Y (INV_X5_A7TULL)    0.633    0.428     2.882 r
  u_cortexm0integration/u_cortexm0/u_logic/n1489 (net)    33    0.150        0.000      2.882 r
  u_cortexm0integration/u_cortexm0/u_logic/U449/AN (NOR2B_X2_A7TULL)    0.633    0.001 *    2.883 r
  u_cortexm0integration/u_cortexm0/u_logic/U449/Y (NOR2B_X2_A7TULL)    1.006    0.839    3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/n6054 (net)     9    0.046        0.000      3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/B (NAND3_X2_A7TULL)    1.006    0.001 *    3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.370    0.370    4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3    0.012        0.000      4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X4_A7TULL)    0.370    0.000 *    4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X4_A7TULL)    0.191    0.377    4.469 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3    0.020        0.000      4.469 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.191    0.000 *    4.470 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.315    0.249    4.718 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3    0.022        0.000      4.718 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X3_A7TULL)    0.315    0.000 *    4.719 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X3_A7TULL)    0.215    0.221    4.940 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)     2    0.044        0.000      4.940 f
  u_cortexm0integration/u_cortexm0/u_logic/U992/A (BUF_X32_A7TULL)    0.215    0.002 *    4.942 f
  u_cortexm0integration/u_cortexm0/u_logic/U992/Y (BUF_X32_A7TULL)    0.151    0.301    5.243 f
  u_cortexm0integration/u_cortexm0/u_logic/n3482 (net)    24    0.303        0.000      5.243 f
  u_cortexm0integration/u_cortexm0/u_logic/U4241/B (NOR2B_X4_A7TULL)    0.151    0.001 *    5.244 f
  u_cortexm0integration/u_cortexm0/u_logic/U4241/Y (NOR2B_X4_A7TULL)    1.389    0.892    6.136 r
  u_cortexm0integration/u_cortexm0/u_logic/n2766 (net)    17    0.133        0.000      6.136 r
  u_cortexm0integration/u_cortexm0/u_logic/U1114/A (BUF_X3_A7TULL)    1.389    0.007 *    6.143 r
  u_cortexm0integration/u_cortexm0/u_logic/U1114/Y (BUF_X3_A7TULL)    0.654    0.727    6.870 r
  u_cortexm0integration/u_cortexm0/u_logic/n4354 (net)    20    0.092        0.000      6.870 r
  u_cortexm0integration/u_cortexm0/u_logic/U4247/B (NAND2_X1_A7TULL)    0.654    0.002 *    6.872 r
  u_cortexm0integration/u_cortexm0/u_logic/U4247/Y (NAND2_X1_A7TULL)    0.385    0.377    7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/n2809 (net)     4    0.014        0.000      7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/U4277/A (INV_X1_A7TULL)    0.385    0.000 *    7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/U4277/Y (INV_X1_A7TULL)    0.182    0.197    7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/n2783 (net)     1    0.005        0.000      7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/U4281/A1 (AOI21_X2_A7TULL)    0.182    0.000 *    7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/U4281/Y (AOI21_X2_A7TULL)    0.183    0.186    7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/n2837 (net)     2    0.012        0.000      7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/U4354/A0 (OAI21_X4_A7TULL)    0.183    0.000 *    7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/U4354/Y (OAI21_X4_A7TULL)    0.265    0.246    7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/n3578 (net)     2    0.012        0.000      7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/U4355/A (INV_X1_A7TULL)    0.265    0.000 *    7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/U4355/Y (INV_X1_A7TULL)    0.277    0.259    8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/n3646 (net)     5    0.022        0.000      8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/U4362/A (XOR2_X2_A7TULL)    0.277    0.000 *    8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/U4362/Y (XOR2_X2_A7TULL)    0.201    0.322    8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/n2842 (net)     1    0.005        0.000      8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/U4363/A (INV_X1_A7TULL)    0.201    0.000 *    8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/U4363/Y (INV_X1_A7TULL)    0.599    0.423    8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/n4469 (net)     8    0.040        0.000      8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/U5304/A0 (OAI21_X1_A7TULL)    0.599    0.000 *    8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/U5304/Y (OAI21_X1_A7TULL)    0.317    0.296    9.177 f
  u_cortexm0integration/u_cortexm0/u_logic/n3606 (net)     1    0.007        0.000      9.177 f
  u_cortexm0integration/u_cortexm0/u_logic/U5305/A (XOR2_X1_A7TULL)    0.317    0.000 *    9.178 f
  u_cortexm0integration/u_cortexm0/u_logic/U5305/Y (XOR2_X1_A7TULL)    0.545    0.340    9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/n3681 (net)     1    0.008        0.000      9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/U5379/B (ADDF_X1_A7TULL)    0.545    0.000 *    9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/U5379/S (ADDF_X1_A7TULL)    0.239    1.020   10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/n3709 (net)     1    0.006        0.000     10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/U5403/B (ADDF_X1_A7TULL)    0.239    0.000 *   10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/U5403/CO (ADDF_X1_A7TULL)    0.230    0.895   11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/n3697 (net)     1    0.005        0.000     11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/U5392/B (ADDF_X1_A7TULL)    0.230    0.000 *   11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/U5392/CO (ADDF_X1_A7TULL)    0.238    0.902   12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/n3795 (net)     2    0.006        0.000     12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/U107/B (OR2_X1_A7TULL)    0.238    0.000 *   12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/U107/Y (OR2_X1_A7TULL)    0.214    0.465    12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/n7596 (net)     3    0.012        0.000     12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/U5482/A0 (AOI21_X2_A7TULL)    0.214    0.000 *   12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/U5482/Y (AOI21_X2_A7TULL)    0.277    0.276   13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/n4869 (net)     2    0.007        0.000     13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A0 (OAI21_X1_A7TULL)    0.277    0.000 *   13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.206    0.209   13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1    0.005        0.000     13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.206    0.000 *   13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.319    0.275   13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2    0.009        0.000     13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.319    0.000 *   13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.170    0.189   13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2    0.009        0.000     13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.170    0.000 *   13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.284    0.266   14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2    0.008        0.000     14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X1_A7TULL)    0.284    0.000 *   14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X1_A7TULL)    0.265    0.255   14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2    0.009        0.000     14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.265    0.000 *   14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.316    0.313   14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2    0.009        0.000     14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.316    0.000 *   14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.175    0.189   14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2    0.009        0.000     14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.175    0.000 *   14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.326    0.292   15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2    0.010        0.000     15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.326    0.000 *   15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.189    0.194   15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2    0.010        0.000     15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.189    0.000 *   15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.348    0.309   15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2    0.011        0.000     15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.348    0.000 *   15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.210    0.211   15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2    0.012        0.000     15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.210    0.000 *   15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.342    0.312   16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2    0.010        0.000     16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/A0 (OAI21_X2_A7TULL)    0.342    0.000 *   16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/Y (OAI21_X2_A7TULL)    0.218    0.203   16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/n4791 (net)     2    0.010        0.000     16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/A0 (AOI21_X1_A7TULL)    0.218    0.000 *   16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/Y (AOI21_X1_A7TULL)    0.381    0.343   16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/n4787 (net)     2    0.009        0.000     16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/A0 (OAI21_X1_A7TULL)    0.381    0.000 *   16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/Y (OAI21_X1_A7TULL)    0.234    0.228   16.866 f
  u_cortexm0integration/u_cortexm0/u_logic/n4775 (net)     1    0.005        0.000     16.866 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/A (XNOR2_X1_A7TULL)    0.234    0.000 *   16.866 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/Y (XNOR2_X1_A7TULL)    0.298    0.334   17.201 f
  u_cortexm0integration/u_cortexm0/u_logic/n4782 (net)     1    0.010        0.000     17.201 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/B0 (AOI211_X2_A7TULL)    0.298    0.000 *   17.201 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/Y (AOI211_X2_A7TULL)    0.839    0.608   17.809 r
  u_cortexm0integration/u_cortexm0/u_logic/n5228 (net)     2    0.020        0.000     17.809 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/B0 (OAI2BB1_X2_A7TULL)    0.839    0.000 *   17.810 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/Y (OAI2BB1_X2_A7TULL)    0.230    0.230   18.040 f
  u_cortexm0integration/u_cortexm0/u_logic/n5289 (net)     2    0.008        0.000     18.040 f
  u_cortexm0integration/u_cortexm0/u_logic/U6634/AN (NAND2B_X2_A7TULL)    0.230    0.000 *   18.040 f
  u_cortexm0integration/u_cortexm0/u_logic/U6634/Y (NAND2B_X2_A7TULL)    1.341    1.069   19.109 f
  u_cortexm0integration/u_cortexm0/u_logic/J21775 (net)    16    0.143       0.000     19.109 f
  u_cortexm0integration/u_cortexm0/u_logic/Njjl85_reg/D (SDFFSQ_X1_A7TULL)    1.341    0.005 *   19.115 f
  data arrival time                                                                    19.115

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Njjl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -0.919     20.881
  data required time                                                                   20.881
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.881
  data arrival time                                                                   -19.115
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.766


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Sekl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg/CK (SDFFR_X4_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg/QN (SDFFR_X4_A7TULL)    0.159    0.453    2.453 f
  u_cortexm0integration/u_cortexm0/u_logic/n8158 (net)     3    0.020        0.000      2.453 f
  u_cortexm0integration/u_cortexm0/u_logic/U573/A (INV_X5_A7TULL)    0.159    0.000 *    2.454 f
  u_cortexm0integration/u_cortexm0/u_logic/U573/Y (INV_X5_A7TULL)    0.633    0.428     2.882 r
  u_cortexm0integration/u_cortexm0/u_logic/n1489 (net)    33    0.150        0.000      2.882 r
  u_cortexm0integration/u_cortexm0/u_logic/U449/AN (NOR2B_X2_A7TULL)    0.633    0.001 *    2.883 r
  u_cortexm0integration/u_cortexm0/u_logic/U449/Y (NOR2B_X2_A7TULL)    1.006    0.839    3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/n6054 (net)     9    0.046        0.000      3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/B (NAND3_X2_A7TULL)    1.006    0.001 *    3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.370    0.370    4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3    0.012        0.000      4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X4_A7TULL)    0.370    0.000 *    4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X4_A7TULL)    0.191    0.377    4.469 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3    0.020        0.000      4.469 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.191    0.000 *    4.470 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.315    0.249    4.718 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3    0.022        0.000      4.718 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X3_A7TULL)    0.315    0.000 *    4.719 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X3_A7TULL)    0.215    0.221    4.940 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)     2    0.044        0.000      4.940 f
  u_cortexm0integration/u_cortexm0/u_logic/U992/A (BUF_X32_A7TULL)    0.215    0.002 *    4.942 f
  u_cortexm0integration/u_cortexm0/u_logic/U992/Y (BUF_X32_A7TULL)    0.151    0.301    5.243 f
  u_cortexm0integration/u_cortexm0/u_logic/n3482 (net)    24    0.303        0.000      5.243 f
  u_cortexm0integration/u_cortexm0/u_logic/U4241/B (NOR2B_X4_A7TULL)    0.151    0.001 *    5.244 f
  u_cortexm0integration/u_cortexm0/u_logic/U4241/Y (NOR2B_X4_A7TULL)    1.389    0.892    6.136 r
  u_cortexm0integration/u_cortexm0/u_logic/n2766 (net)    17    0.133        0.000      6.136 r
  u_cortexm0integration/u_cortexm0/u_logic/U1114/A (BUF_X3_A7TULL)    1.389    0.007 *    6.143 r
  u_cortexm0integration/u_cortexm0/u_logic/U1114/Y (BUF_X3_A7TULL)    0.654    0.727    6.870 r
  u_cortexm0integration/u_cortexm0/u_logic/n4354 (net)    20    0.092        0.000      6.870 r
  u_cortexm0integration/u_cortexm0/u_logic/U4247/B (NAND2_X1_A7TULL)    0.654    0.002 *    6.872 r
  u_cortexm0integration/u_cortexm0/u_logic/U4247/Y (NAND2_X1_A7TULL)    0.385    0.377    7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/n2809 (net)     4    0.014        0.000      7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/U4277/A (INV_X1_A7TULL)    0.385    0.000 *    7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/U4277/Y (INV_X1_A7TULL)    0.182    0.197    7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/n2783 (net)     1    0.005        0.000      7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/U4281/A1 (AOI21_X2_A7TULL)    0.182    0.000 *    7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/U4281/Y (AOI21_X2_A7TULL)    0.183    0.186    7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/n2837 (net)     2    0.012        0.000      7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/U4354/A0 (OAI21_X4_A7TULL)    0.183    0.000 *    7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/U4354/Y (OAI21_X4_A7TULL)    0.265    0.246    7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/n3578 (net)     2    0.012        0.000      7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/U4355/A (INV_X1_A7TULL)    0.265    0.000 *    7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/U4355/Y (INV_X1_A7TULL)    0.277    0.259    8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/n3646 (net)     5    0.022        0.000      8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/U4362/A (XOR2_X2_A7TULL)    0.277    0.000 *    8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/U4362/Y (XOR2_X2_A7TULL)    0.201    0.322    8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/n2842 (net)     1    0.005        0.000      8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/U4363/A (INV_X1_A7TULL)    0.201    0.000 *    8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/U4363/Y (INV_X1_A7TULL)    0.599    0.423    8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/n4469 (net)     8    0.040        0.000      8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/U5304/A0 (OAI21_X1_A7TULL)    0.599    0.000 *    8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/U5304/Y (OAI21_X1_A7TULL)    0.317    0.296    9.177 f
  u_cortexm0integration/u_cortexm0/u_logic/n3606 (net)     1    0.007        0.000      9.177 f
  u_cortexm0integration/u_cortexm0/u_logic/U5305/A (XOR2_X1_A7TULL)    0.317    0.000 *    9.178 f
  u_cortexm0integration/u_cortexm0/u_logic/U5305/Y (XOR2_X1_A7TULL)    0.545    0.340    9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/n3681 (net)     1    0.008        0.000      9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/U5379/B (ADDF_X1_A7TULL)    0.545    0.000 *    9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/U5379/S (ADDF_X1_A7TULL)    0.239    1.020   10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/n3709 (net)     1    0.006        0.000     10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/U5403/B (ADDF_X1_A7TULL)    0.239    0.000 *   10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/U5403/CO (ADDF_X1_A7TULL)    0.230    0.895   11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/n3697 (net)     1    0.005        0.000     11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/U5392/B (ADDF_X1_A7TULL)    0.230    0.000 *   11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/U5392/CO (ADDF_X1_A7TULL)    0.238    0.902   12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/n3795 (net)     2    0.006        0.000     12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/U107/B (OR2_X1_A7TULL)    0.238    0.000 *   12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/U107/Y (OR2_X1_A7TULL)    0.214    0.465    12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/n7596 (net)     3    0.012        0.000     12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/U5482/A0 (AOI21_X2_A7TULL)    0.214    0.000 *   12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/U5482/Y (AOI21_X2_A7TULL)    0.277    0.276   13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/n4869 (net)     2    0.007        0.000     13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A0 (OAI21_X1_A7TULL)    0.277    0.000 *   13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.206    0.209   13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1    0.005        0.000     13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.206    0.000 *   13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.319    0.275   13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2    0.009        0.000     13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.319    0.000 *   13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.170    0.189   13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2    0.009        0.000     13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.170    0.000 *   13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.284    0.266   14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2    0.008        0.000     14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X1_A7TULL)    0.284    0.000 *   14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X1_A7TULL)    0.265    0.255   14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2    0.009        0.000     14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.265    0.000 *   14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.316    0.313   14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2    0.009        0.000     14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.316    0.000 *   14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.175    0.189   14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2    0.009        0.000     14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.175    0.000 *   14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.326    0.292   15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2    0.010        0.000     15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.326    0.000 *   15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.189    0.194   15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2    0.010        0.000     15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.189    0.000 *   15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.348    0.309   15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2    0.011        0.000     15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.348    0.000 *   15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.210    0.211   15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2    0.012        0.000     15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.210    0.000 *   15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.342    0.312   16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2    0.010        0.000     16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/A0 (OAI21_X2_A7TULL)    0.342    0.000 *   16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/Y (OAI21_X2_A7TULL)    0.218    0.203   16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/n4791 (net)     2    0.010        0.000     16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/A0 (AOI21_X1_A7TULL)    0.218    0.000 *   16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/Y (AOI21_X1_A7TULL)    0.381    0.343   16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/n4787 (net)     2    0.009        0.000     16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/A0 (OAI21_X1_A7TULL)    0.381    0.000 *   16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/Y (OAI21_X1_A7TULL)    0.234    0.228   16.866 f
  u_cortexm0integration/u_cortexm0/u_logic/n4775 (net)     1    0.005        0.000     16.866 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/A (XNOR2_X1_A7TULL)    0.234    0.000 *   16.866 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/Y (XNOR2_X1_A7TULL)    0.298    0.334   17.201 f
  u_cortexm0integration/u_cortexm0/u_logic/n4782 (net)     1    0.010        0.000     17.201 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/B0 (AOI211_X2_A7TULL)    0.298    0.000 *   17.201 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/Y (AOI211_X2_A7TULL)    0.839    0.608   17.809 r
  u_cortexm0integration/u_cortexm0/u_logic/n5228 (net)     2    0.020        0.000     17.809 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/B0 (OAI2BB1_X2_A7TULL)    0.839    0.000 *   17.810 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/Y (OAI2BB1_X2_A7TULL)    0.230    0.230   18.040 f
  u_cortexm0integration/u_cortexm0/u_logic/n5289 (net)     2    0.008        0.000     18.040 f
  u_cortexm0integration/u_cortexm0/u_logic/U6634/AN (NAND2B_X2_A7TULL)    0.230    0.000 *   18.040 f
  u_cortexm0integration/u_cortexm0/u_logic/U6634/Y (NAND2B_X2_A7TULL)    1.341    1.069   19.109 f
  u_cortexm0integration/u_cortexm0/u_logic/J21775 (net)    16    0.143       0.000     19.109 f
  u_cortexm0integration/u_cortexm0/u_logic/Sekl85_reg/D (SDFFSQ_X1_A7TULL)    1.341    0.005 *   19.115 f
  data arrival time                                                                    19.115

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Sekl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -0.919     20.881
  data required time                                                                   20.881
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.881
  data arrival time                                                                   -19.115
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.767


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Yhjl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg/CK (SDFFR_X4_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg/QN (SDFFR_X4_A7TULL)    0.159    0.453    2.453 f
  u_cortexm0integration/u_cortexm0/u_logic/n8158 (net)     3    0.020        0.000      2.453 f
  u_cortexm0integration/u_cortexm0/u_logic/U573/A (INV_X5_A7TULL)    0.159    0.000 *    2.454 f
  u_cortexm0integration/u_cortexm0/u_logic/U573/Y (INV_X5_A7TULL)    0.633    0.428     2.882 r
  u_cortexm0integration/u_cortexm0/u_logic/n1489 (net)    33    0.150        0.000      2.882 r
  u_cortexm0integration/u_cortexm0/u_logic/U449/AN (NOR2B_X2_A7TULL)    0.633    0.001 *    2.883 r
  u_cortexm0integration/u_cortexm0/u_logic/U449/Y (NOR2B_X2_A7TULL)    1.006    0.839    3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/n6054 (net)     9    0.046        0.000      3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/B (NAND3_X2_A7TULL)    1.006    0.001 *    3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.370    0.370    4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3    0.012        0.000      4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X4_A7TULL)    0.370    0.000 *    4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X4_A7TULL)    0.191    0.377    4.469 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3    0.020        0.000      4.469 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.191    0.000 *    4.470 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.315    0.249    4.718 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3    0.022        0.000      4.718 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X3_A7TULL)    0.315    0.000 *    4.719 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X3_A7TULL)    0.215    0.221    4.940 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)     2    0.044        0.000      4.940 f
  u_cortexm0integration/u_cortexm0/u_logic/U992/A (BUF_X32_A7TULL)    0.215    0.002 *    4.942 f
  u_cortexm0integration/u_cortexm0/u_logic/U992/Y (BUF_X32_A7TULL)    0.151    0.301    5.243 f
  u_cortexm0integration/u_cortexm0/u_logic/n3482 (net)    24    0.303        0.000      5.243 f
  u_cortexm0integration/u_cortexm0/u_logic/U4241/B (NOR2B_X4_A7TULL)    0.151    0.001 *    5.244 f
  u_cortexm0integration/u_cortexm0/u_logic/U4241/Y (NOR2B_X4_A7TULL)    1.389    0.892    6.136 r
  u_cortexm0integration/u_cortexm0/u_logic/n2766 (net)    17    0.133        0.000      6.136 r
  u_cortexm0integration/u_cortexm0/u_logic/U1114/A (BUF_X3_A7TULL)    1.389    0.007 *    6.143 r
  u_cortexm0integration/u_cortexm0/u_logic/U1114/Y (BUF_X3_A7TULL)    0.654    0.727    6.870 r
  u_cortexm0integration/u_cortexm0/u_logic/n4354 (net)    20    0.092        0.000      6.870 r
  u_cortexm0integration/u_cortexm0/u_logic/U4247/B (NAND2_X1_A7TULL)    0.654    0.002 *    6.872 r
  u_cortexm0integration/u_cortexm0/u_logic/U4247/Y (NAND2_X1_A7TULL)    0.385    0.377    7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/n2809 (net)     4    0.014        0.000      7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/U4277/A (INV_X1_A7TULL)    0.385    0.000 *    7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/U4277/Y (INV_X1_A7TULL)    0.182    0.197    7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/n2783 (net)     1    0.005        0.000      7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/U4281/A1 (AOI21_X2_A7TULL)    0.182    0.000 *    7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/U4281/Y (AOI21_X2_A7TULL)    0.183    0.186    7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/n2837 (net)     2    0.012        0.000      7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/U4354/A0 (OAI21_X4_A7TULL)    0.183    0.000 *    7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/U4354/Y (OAI21_X4_A7TULL)    0.265    0.246    7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/n3578 (net)     2    0.012        0.000      7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/U4355/A (INV_X1_A7TULL)    0.265    0.000 *    7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/U4355/Y (INV_X1_A7TULL)    0.277    0.259    8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/n3646 (net)     5    0.022        0.000      8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/U4362/A (XOR2_X2_A7TULL)    0.277    0.000 *    8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/U4362/Y (XOR2_X2_A7TULL)    0.201    0.322    8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/n2842 (net)     1    0.005        0.000      8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/U4363/A (INV_X1_A7TULL)    0.201    0.000 *    8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/U4363/Y (INV_X1_A7TULL)    0.599    0.423    8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/n4469 (net)     8    0.040        0.000      8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/U5304/A0 (OAI21_X1_A7TULL)    0.599    0.000 *    8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/U5304/Y (OAI21_X1_A7TULL)    0.317    0.296    9.177 f
  u_cortexm0integration/u_cortexm0/u_logic/n3606 (net)     1    0.007        0.000      9.177 f
  u_cortexm0integration/u_cortexm0/u_logic/U5305/A (XOR2_X1_A7TULL)    0.317    0.000 *    9.178 f
  u_cortexm0integration/u_cortexm0/u_logic/U5305/Y (XOR2_X1_A7TULL)    0.545    0.340    9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/n3681 (net)     1    0.008        0.000      9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/U5379/B (ADDF_X1_A7TULL)    0.545    0.000 *    9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/U5379/S (ADDF_X1_A7TULL)    0.239    1.020   10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/n3709 (net)     1    0.006        0.000     10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/U5403/B (ADDF_X1_A7TULL)    0.239    0.000 *   10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/U5403/CO (ADDF_X1_A7TULL)    0.230    0.895   11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/n3697 (net)     1    0.005        0.000     11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/U5392/B (ADDF_X1_A7TULL)    0.230    0.000 *   11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/U5392/CO (ADDF_X1_A7TULL)    0.238    0.902   12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/n3795 (net)     2    0.006        0.000     12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/U107/B (OR2_X1_A7TULL)    0.238    0.000 *   12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/U107/Y (OR2_X1_A7TULL)    0.214    0.465    12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/n7596 (net)     3    0.012        0.000     12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/U5482/A0 (AOI21_X2_A7TULL)    0.214    0.000 *   12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/U5482/Y (AOI21_X2_A7TULL)    0.277    0.276   13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/n4869 (net)     2    0.007        0.000     13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A0 (OAI21_X1_A7TULL)    0.277    0.000 *   13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.206    0.209   13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1    0.005        0.000     13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.206    0.000 *   13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.319    0.275   13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2    0.009        0.000     13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.319    0.000 *   13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.170    0.189   13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2    0.009        0.000     13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.170    0.000 *   13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.284    0.266   14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2    0.008        0.000     14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X1_A7TULL)    0.284    0.000 *   14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X1_A7TULL)    0.265    0.255   14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2    0.009        0.000     14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.265    0.000 *   14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.316    0.313   14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2    0.009        0.000     14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.316    0.000 *   14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.175    0.189   14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2    0.009        0.000     14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.175    0.000 *   14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.326    0.292   15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2    0.010        0.000     15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.326    0.000 *   15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.189    0.194   15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2    0.010        0.000     15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.189    0.000 *   15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.348    0.309   15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2    0.011        0.000     15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.348    0.000 *   15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.210    0.211   15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2    0.012        0.000     15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.210    0.000 *   15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.342    0.312   16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2    0.010        0.000     16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/A0 (OAI21_X2_A7TULL)    0.342    0.000 *   16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/Y (OAI21_X2_A7TULL)    0.218    0.203   16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/n4791 (net)     2    0.010        0.000     16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/A0 (AOI21_X1_A7TULL)    0.218    0.000 *   16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/Y (AOI21_X1_A7TULL)    0.381    0.343   16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/n4787 (net)     2    0.009        0.000     16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/A0 (OAI21_X1_A7TULL)    0.381    0.000 *   16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/Y (OAI21_X1_A7TULL)    0.234    0.228   16.866 f
  u_cortexm0integration/u_cortexm0/u_logic/n4775 (net)     1    0.005        0.000     16.866 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/A (XNOR2_X1_A7TULL)    0.234    0.000 *   16.866 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/Y (XNOR2_X1_A7TULL)    0.298    0.334   17.201 f
  u_cortexm0integration/u_cortexm0/u_logic/n4782 (net)     1    0.010        0.000     17.201 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/B0 (AOI211_X2_A7TULL)    0.298    0.000 *   17.201 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/Y (AOI211_X2_A7TULL)    0.839    0.608   17.809 r
  u_cortexm0integration/u_cortexm0/u_logic/n5228 (net)     2    0.020        0.000     17.809 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/B0 (OAI2BB1_X2_A7TULL)    0.839    0.000 *   17.810 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/Y (OAI2BB1_X2_A7TULL)    0.230    0.230   18.040 f
  u_cortexm0integration/u_cortexm0/u_logic/n5289 (net)     2    0.008        0.000     18.040 f
  u_cortexm0integration/u_cortexm0/u_logic/U6634/AN (NAND2B_X2_A7TULL)    0.230    0.000 *   18.040 f
  u_cortexm0integration/u_cortexm0/u_logic/U6634/Y (NAND2B_X2_A7TULL)    1.341    1.069   19.109 f
  u_cortexm0integration/u_cortexm0/u_logic/J21775 (net)    16    0.143       0.000     19.109 f
  u_cortexm0integration/u_cortexm0/u_logic/Yhjl85_reg/D (SDFFSQ_X1_A7TULL)    1.341    0.005 *   19.115 f
  data arrival time                                                                    19.115

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Yhjl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -0.919     20.881
  data required time                                                                   20.881
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.881
  data arrival time                                                                   -19.115
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.767


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Vpil85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg/CK (SDFFR_X4_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg/QN (SDFFR_X4_A7TULL)    0.159    0.453    2.453 f
  u_cortexm0integration/u_cortexm0/u_logic/n8158 (net)     3    0.020        0.000      2.453 f
  u_cortexm0integration/u_cortexm0/u_logic/U573/A (INV_X5_A7TULL)    0.159    0.000 *    2.454 f
  u_cortexm0integration/u_cortexm0/u_logic/U573/Y (INV_X5_A7TULL)    0.633    0.428     2.882 r
  u_cortexm0integration/u_cortexm0/u_logic/n1489 (net)    33    0.150        0.000      2.882 r
  u_cortexm0integration/u_cortexm0/u_logic/U449/AN (NOR2B_X2_A7TULL)    0.633    0.001 *    2.883 r
  u_cortexm0integration/u_cortexm0/u_logic/U449/Y (NOR2B_X2_A7TULL)    1.006    0.839    3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/n6054 (net)     9    0.046        0.000      3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/B (NAND3_X2_A7TULL)    1.006    0.001 *    3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.370    0.370    4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3    0.012        0.000      4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X4_A7TULL)    0.370    0.000 *    4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X4_A7TULL)    0.191    0.377    4.469 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3    0.020        0.000      4.469 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.191    0.000 *    4.470 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.315    0.249    4.718 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3    0.022        0.000      4.718 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X3_A7TULL)    0.315    0.000 *    4.719 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X3_A7TULL)    0.215    0.221    4.940 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)     2    0.044        0.000      4.940 f
  u_cortexm0integration/u_cortexm0/u_logic/U992/A (BUF_X32_A7TULL)    0.215    0.002 *    4.942 f
  u_cortexm0integration/u_cortexm0/u_logic/U992/Y (BUF_X32_A7TULL)    0.151    0.301    5.243 f
  u_cortexm0integration/u_cortexm0/u_logic/n3482 (net)    24    0.303        0.000      5.243 f
  u_cortexm0integration/u_cortexm0/u_logic/U4241/B (NOR2B_X4_A7TULL)    0.151    0.001 *    5.244 f
  u_cortexm0integration/u_cortexm0/u_logic/U4241/Y (NOR2B_X4_A7TULL)    1.389    0.892    6.136 r
  u_cortexm0integration/u_cortexm0/u_logic/n2766 (net)    17    0.133        0.000      6.136 r
  u_cortexm0integration/u_cortexm0/u_logic/U1114/A (BUF_X3_A7TULL)    1.389    0.007 *    6.143 r
  u_cortexm0integration/u_cortexm0/u_logic/U1114/Y (BUF_X3_A7TULL)    0.654    0.727    6.870 r
  u_cortexm0integration/u_cortexm0/u_logic/n4354 (net)    20    0.092        0.000      6.870 r
  u_cortexm0integration/u_cortexm0/u_logic/U4247/B (NAND2_X1_A7TULL)    0.654    0.002 *    6.872 r
  u_cortexm0integration/u_cortexm0/u_logic/U4247/Y (NAND2_X1_A7TULL)    0.385    0.377    7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/n2809 (net)     4    0.014        0.000      7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/U4277/A (INV_X1_A7TULL)    0.385    0.000 *    7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/U4277/Y (INV_X1_A7TULL)    0.182    0.197    7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/n2783 (net)     1    0.005        0.000      7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/U4281/A1 (AOI21_X2_A7TULL)    0.182    0.000 *    7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/U4281/Y (AOI21_X2_A7TULL)    0.183    0.186    7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/n2837 (net)     2    0.012        0.000      7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/U4354/A0 (OAI21_X4_A7TULL)    0.183    0.000 *    7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/U4354/Y (OAI21_X4_A7TULL)    0.265    0.246    7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/n3578 (net)     2    0.012        0.000      7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/U4355/A (INV_X1_A7TULL)    0.265    0.000 *    7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/U4355/Y (INV_X1_A7TULL)    0.277    0.259    8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/n3646 (net)     5    0.022        0.000      8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/U4362/A (XOR2_X2_A7TULL)    0.277    0.000 *    8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/U4362/Y (XOR2_X2_A7TULL)    0.201    0.322    8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/n2842 (net)     1    0.005        0.000      8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/U4363/A (INV_X1_A7TULL)    0.201    0.000 *    8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/U4363/Y (INV_X1_A7TULL)    0.599    0.423    8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/n4469 (net)     8    0.040        0.000      8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/U5304/A0 (OAI21_X1_A7TULL)    0.599    0.000 *    8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/U5304/Y (OAI21_X1_A7TULL)    0.317    0.296    9.177 f
  u_cortexm0integration/u_cortexm0/u_logic/n3606 (net)     1    0.007        0.000      9.177 f
  u_cortexm0integration/u_cortexm0/u_logic/U5305/A (XOR2_X1_A7TULL)    0.317    0.000 *    9.178 f
  u_cortexm0integration/u_cortexm0/u_logic/U5305/Y (XOR2_X1_A7TULL)    0.545    0.340    9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/n3681 (net)     1    0.008        0.000      9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/U5379/B (ADDF_X1_A7TULL)    0.545    0.000 *    9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/U5379/S (ADDF_X1_A7TULL)    0.239    1.020   10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/n3709 (net)     1    0.006        0.000     10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/U5403/B (ADDF_X1_A7TULL)    0.239    0.000 *   10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/U5403/CO (ADDF_X1_A7TULL)    0.230    0.895   11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/n3697 (net)     1    0.005        0.000     11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/U5392/B (ADDF_X1_A7TULL)    0.230    0.000 *   11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/U5392/CO (ADDF_X1_A7TULL)    0.238    0.902   12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/n3795 (net)     2    0.006        0.000     12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/U107/B (OR2_X1_A7TULL)    0.238    0.000 *   12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/U107/Y (OR2_X1_A7TULL)    0.214    0.465    12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/n7596 (net)     3    0.012        0.000     12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/U5482/A0 (AOI21_X2_A7TULL)    0.214    0.000 *   12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/U5482/Y (AOI21_X2_A7TULL)    0.277    0.276   13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/n4869 (net)     2    0.007        0.000     13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A0 (OAI21_X1_A7TULL)    0.277    0.000 *   13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.206    0.209   13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1    0.005        0.000     13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.206    0.000 *   13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.319    0.275   13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2    0.009        0.000     13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.319    0.000 *   13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.170    0.189   13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2    0.009        0.000     13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.170    0.000 *   13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.284    0.266   14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2    0.008        0.000     14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X1_A7TULL)    0.284    0.000 *   14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X1_A7TULL)    0.265    0.255   14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2    0.009        0.000     14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.265    0.000 *   14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.316    0.313   14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2    0.009        0.000     14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.316    0.000 *   14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.175    0.189   14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2    0.009        0.000     14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.175    0.000 *   14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.326    0.292   15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2    0.010        0.000     15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.326    0.000 *   15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.189    0.194   15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2    0.010        0.000     15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.189    0.000 *   15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.348    0.309   15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2    0.011        0.000     15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.348    0.000 *   15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.210    0.211   15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2    0.012        0.000     15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.210    0.000 *   15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.342    0.312   16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2    0.010        0.000     16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/A0 (OAI21_X2_A7TULL)    0.342    0.000 *   16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/Y (OAI21_X2_A7TULL)    0.218    0.203   16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/n4791 (net)     2    0.010        0.000     16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/A0 (AOI21_X1_A7TULL)    0.218    0.000 *   16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/Y (AOI21_X1_A7TULL)    0.381    0.343   16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/n4787 (net)     2    0.009        0.000     16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/A0 (OAI21_X1_A7TULL)    0.381    0.000 *   16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/Y (OAI21_X1_A7TULL)    0.234    0.228   16.866 f
  u_cortexm0integration/u_cortexm0/u_logic/n4775 (net)     1    0.005        0.000     16.866 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/A (XNOR2_X1_A7TULL)    0.234    0.000 *   16.866 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/Y (XNOR2_X1_A7TULL)    0.298    0.334   17.201 f
  u_cortexm0integration/u_cortexm0/u_logic/n4782 (net)     1    0.010        0.000     17.201 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/B0 (AOI211_X2_A7TULL)    0.298    0.000 *   17.201 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/Y (AOI211_X2_A7TULL)    0.839    0.608   17.809 r
  u_cortexm0integration/u_cortexm0/u_logic/n5228 (net)     2    0.020        0.000     17.809 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/B0 (OAI2BB1_X2_A7TULL)    0.839    0.000 *   17.810 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/Y (OAI2BB1_X2_A7TULL)    0.230    0.230   18.040 f
  u_cortexm0integration/u_cortexm0/u_logic/n5289 (net)     2    0.008        0.000     18.040 f
  u_cortexm0integration/u_cortexm0/u_logic/U6634/AN (NAND2B_X2_A7TULL)    0.230    0.000 *   18.040 f
  u_cortexm0integration/u_cortexm0/u_logic/U6634/Y (NAND2B_X2_A7TULL)    1.341    1.069   19.109 f
  u_cortexm0integration/u_cortexm0/u_logic/J21775 (net)    16    0.143       0.000     19.109 f
  u_cortexm0integration/u_cortexm0/u_logic/Vpil85_reg/D (SDFFSQ_X1_A7TULL)    1.341    0.004 *   19.113 f
  data arrival time                                                                    19.113

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Vpil85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -0.919     20.881
  data required time                                                                   20.881
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.881
  data arrival time                                                                   -19.113
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.768


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Hqbl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg/Q (SDFFRQ_X1_A7TULL)    0.302    0.744    2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/Mb2l85[59] (net)     3    0.023    0.000     2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/U3000/A (INV_X1_A7TULL)    0.302    0.000 *    2.745 f
  u_cortexm0integration/u_cortexm0/u_logic/U3000/Y (INV_X1_A7TULL)    0.237    0.240    2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/n2085 (net)     3    0.012        0.000      2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/U3002/A1 (OAI211_X1_A7TULL)    0.237    0.000 *    2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/U3002/Y (OAI211_X1_A7TULL)    0.382    0.333    3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/n1842 (net)     1    0.005        0.000      3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/U3003/A1 (OAI211_X2_A7TULL)    0.382    0.000 *    3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/U3003/Y (OAI211_X2_A7TULL)    0.696    0.587    3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/n1991 (net)     3    0.023        0.000      3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/U3004/S0 (MX2_X1_A7TULL)    0.696    0.000 *    3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/U3004/Y (MX2_X1_A7TULL)    0.220    0.558    4.462 f
  u_cortexm0integration/u_cortexm0/u_logic/n1849 (net)     3    0.011        0.000      4.462 f
  u_cortexm0integration/u_cortexm0/u_logic/U3007/A1 (OAI21_X1_A7TULL)    0.220    0.000 *    4.463 f
  u_cortexm0integration/u_cortexm0/u_logic/U3007/Y (OAI21_X1_A7TULL)    0.297    0.287    4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/n1845 (net)     1    0.005        0.000      4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/U3008/B1 (OAI2BB2_X2_A7TULL)    0.297    0.000 *    4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/U3008/Y (OAI2BB2_X2_A7TULL)    0.142    0.183    4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/n1847 (net)     1    0.005        0.000      4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/U3009/A0 (AOI2B1_X1_A7TULL)    0.142    0.000 *    4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/U3009/Y (AOI2B1_X1_A7TULL)    1.064    0.721    5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/n5389 (net)     5    0.031        0.000      5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/U3010/S0 (MXI2_X1_A7TULL)    1.064    0.000 *    5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/U3010/Y (MXI2_X1_A7TULL)    0.482    0.409    6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/n1860 (net)     3    0.012        0.000      6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/U3013/A1 (OAI21_X1_A7TULL)    0.482    0.000 *    6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/U3013/Y (OAI21_X1_A7TULL)    0.306    0.355    6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/n1856 (net)     1    0.005        0.000      6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/U3014/B1 (OAI2BB2_X2_A7TULL)    0.306    0.000 *    6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/U3014/Y (OAI2BB2_X2_A7TULL)    0.137    0.180    6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/n1859 (net)     1    0.004        0.000      6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/U3015/A0N (OAI2BB1_X2_A7TULL)    0.137    0.000 *    6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/U3015/Y (OAI2BB1_X2_A7TULL)    0.281    0.417    7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/n5390 (net)     5    0.024        0.000      7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/U3017/S0 (MXI2_X1_A7TULL)    0.281    0.000 *    7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/U3017/Y (MXI2_X1_A7TULL)    0.264    0.340    7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/n1958 (net)     2    0.006        0.000      7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/U3019/A1N (OAI2B2_X1_A7TULL)    0.264    0.000 *    7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/U3019/Y (OAI2B2_X1_A7TULL)    0.246    0.436    7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/n1866 (net)     1    0.005        0.000      7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/U3020/B0 (OAI2BB1_X2_A7TULL)    0.246    0.000 *    7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/U3020/Y (OAI2BB1_X2_A7TULL)    0.136    0.162    7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/n1868 (net)     1    0.004        0.000      7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/U3021/B (NOR2_X1_A7TULL)    0.136    0.000 *    7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/U3021/Y (NOR2_X1_A7TULL)    0.179    0.144    8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/n2249 (net)     2    0.008        0.000      8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U3022/B (NOR2_X1_A7TULL)    0.179    0.000 *    8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U3022/Y (NOR2_X1_A7TULL)    0.533    0.400    8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/n5388 (net)     4    0.015        0.000      8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/U3023/A (INV_X1_A7TULL)    0.533    0.000 *    8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/U3023/Y (INV_X1_A7TULL)    0.375    0.383    8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/n5383 (net)     5    0.027        0.000      8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/U3024/S0 (MXI2_X2_A7TULL)    0.375    0.000 *    8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/U3024/Y (MXI2_X2_A7TULL)    0.404    0.319    9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/n1962 (net)     3    0.012        0.000      9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/U3132/A1 (OAI21_X1_A7TULL)    0.404    0.000 *    9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/U3132/Y (OAI21_X1_A7TULL)    0.238    0.267    9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/n1963 (net)     1    0.005        0.000      9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U3133/B1 (OAI2BB2_X2_A7TULL)    0.238    0.000 *    9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U3133/Y (OAI2BB2_X2_A7TULL)    0.292    0.288    9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/n1965 (net)     1    0.006        0.000      9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/U3134/A (NAND2_X2_A7TULL)    0.292    0.000 *    9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/U3134/Y (NAND2_X2_A7TULL)    0.161    0.166    9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/n2070 (net)     2    0.009        0.000      9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U3135/B (NAND2_X2_A7TULL)    0.161    0.000 *    9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U3135/Y (NAND2_X2_A7TULL)    0.357    0.279   10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/n5382 (net)     7    0.030        0.000     10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/U3136/A (INV_X2_A7TULL)    0.357    0.000 *   10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/U3136/Y (INV_X2_A7TULL)    0.218    0.222   10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/n5393 (net)     5    0.028        0.000     10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/U3137/S0 (MXI2_X2_A7TULL)    0.218    0.000 *   10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/U3137/Y (MXI2_X2_A7TULL)    0.329    0.364   10.785 f
  u_cortexm0integration/u_cortexm0/u_logic/n1973 (net)     3    0.025        0.000     10.785 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/A1 (OAI211_X2_A7TULL)    0.329    0.001 *   10.786 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/Y (OAI211_X2_A7TULL)    0.341    0.361   11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/n1971 (net)     1    0.005        0.000     11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/B0 (OAI2BB1_X2_A7TULL)    0.341    0.000 *   11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/Y (OAI2BB1_X2_A7TULL)    0.138    0.153   11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/n1972 (net)     1    0.006        0.000     11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/A0N (OAI2BB1_X4_A7TULL)    0.138    0.000 *   11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/Y (OAI2BB1_X4_A7TULL)    0.184    0.312   11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/n2071 (net)     4    0.023        0.000     11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/S0 (MXI2_X2_A7TULL)    0.184    0.000 *   11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/Y (MXI2_X2_A7TULL)    0.226    0.289   11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/n2592 (net)     3    0.010        0.000     11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/A0N (OAI2BB1_X2_A7TULL)    0.226    0.000 *   11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/Y (OAI2BB1_X2_A7TULL)    0.143    0.341   12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/n1976 (net)     1    0.005        0.000     12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/A1 (OAI22_X2_A7TULL)    0.143    0.000 *   12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/Y (OAI22_X2_A7TULL)    0.359    0.226   12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/n1977 (net)     1    0.006        0.000     12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/B0 (OAI21_X2_A7TULL)    0.359    0.000 *   12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/Y (OAI21_X2_A7TULL)    0.177    0.197   12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/n2015 (net)     2    0.008        0.000     12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/B0 (OAI21_X2_A7TULL)    0.177    0.000 *   12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/Y (OAI21_X2_A7TULL)    0.501    0.203   12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/n2593 (net)     4    0.017        0.000     12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/U3270/B (NAND2_X2_A7TULL)    0.501    0.000 *   12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/U3270/Y (NAND2_X2_A7TULL)    0.243    0.251   13.120 f
  u_cortexm0integration/u_cortexm0/u_logic/n2647 (net)     3    0.016        0.000     13.120 f
  u_cortexm0integration/u_cortexm0/u_logic/U4051/C (NOR3_X1_A7TULL)    0.243    0.000 *   13.120 f
  u_cortexm0integration/u_cortexm0/u_logic/U4051/Y (NOR3_X1_A7TULL)    1.139    0.821   13.941 r
  u_cortexm0integration/u_cortexm0/u_logic/n5380 (net)     3    0.022        0.000     13.941 r
  u_cortexm0integration/u_cortexm0/u_logic/U6695/B0 (OAI21_X1_A7TULL)    1.139    0.001 *   13.941 r
  u_cortexm0integration/u_cortexm0/u_logic/U6695/Y (OAI21_X1_A7TULL)    0.584    0.595   14.536 f
  u_cortexm0integration/u_cortexm0/u_logic/n5398 (net)     2    0.018        0.000     14.536 f
  u_cortexm0integration/u_cortexm0/u_logic/U6699/A0 (OAI32_X4_A7TULL)    0.584    0.000 *   14.536 f
  u_cortexm0integration/u_cortexm0/u_logic/U6699/Y (OAI32_X4_A7TULL)    1.086    0.840   15.376 r
  u_cortexm0integration/u_cortexm0/u_logic/n7590 (net)     4    0.047        0.000     15.376 r
  u_cortexm0integration/u_cortexm0/u_logic/U6700/B0 (OAI2BB2_X2_A7TULL)    1.086    0.002 *   15.378 r
  u_cortexm0integration/u_cortexm0/u_logic/U6700/Y (OAI2BB2_X2_A7TULL)    0.215    0.235   15.613 f
  u_cortexm0integration/u_cortexm0/u_logic/n5401 (net)     1    0.005        0.000     15.613 f
  u_cortexm0integration/u_cortexm0/u_logic/U6701/B0N (OAI21B_X4_A7TULL)    0.215    0.000 *   15.613 f
  u_cortexm0integration/u_cortexm0/u_logic/U6701/Y (OAI21B_X4_A7TULL)    0.124    0.306   15.920 f
  u_cortexm0integration/u_cortexm0/u_logic/n5404 (net)     1    0.010        0.000     15.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U6702/B (NOR2_X4_A7TULL)    0.124    0.000 *   15.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U6702/Y (NOR2_X4_A7TULL)    0.420    0.281   16.201 r
  u_cortexm0integration/u_cortexm0/u_logic/n5674 (net)     4    0.027        0.000     16.201 r
  u_cortexm0integration/u_cortexm0/u_logic/U6767/A0 (OAI21_X1_A7TULL)    0.420    0.000 *   16.201 r
  u_cortexm0integration/u_cortexm0/u_logic/U6767/Y (OAI21_X1_A7TULL)    0.193    0.225   16.427 f
  u_cortexm0integration/u_cortexm0/u_logic/n5494 (net)     1    0.004        0.000     16.427 f
  u_cortexm0integration/u_cortexm0/u_logic/U6768/B0 (AOI21_X1_A7TULL)    0.193    0.000 *   16.427 f
  u_cortexm0integration/u_cortexm0/u_logic/U6768/Y (AOI21_X1_A7TULL)    0.954    0.636   17.063 r
  u_cortexm0integration/u_cortexm0/u_logic/n6274 (net)     2    0.030        0.000     17.063 r
  u_cortexm0integration/u_cortexm0/u_logic/U6771/B (NAND3_X2_A7TULL)    0.954    0.001 *   17.064 r
  u_cortexm0integration/u_cortexm0/u_logic/U6771/Y (NAND3_X2_A7TULL)    1.974    1.439   18.503 f
  u_cortexm0integration/u_cortexm0/u_logic/Had775 (net)    16    0.150       0.000     18.503 f
  u_cortexm0integration/u_cortexm0/u_logic/Hqbl85_reg/D (SDFFSQ_X1_A7TULL)    1.974    0.014 *   18.517 f
  data arrival time                                                                    18.517

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Hqbl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -1.070     20.730
  data required time                                                                   20.730
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.730
  data arrival time                                                                   -18.517
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.213


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Y3hl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg/Q (SDFFRQ_X1_A7TULL)    0.302    0.744    2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/Mb2l85[59] (net)     3    0.023    0.000     2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/U3000/A (INV_X1_A7TULL)    0.302    0.000 *    2.745 f
  u_cortexm0integration/u_cortexm0/u_logic/U3000/Y (INV_X1_A7TULL)    0.237    0.240    2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/n2085 (net)     3    0.012        0.000      2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/U3002/A1 (OAI211_X1_A7TULL)    0.237    0.000 *    2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/U3002/Y (OAI211_X1_A7TULL)    0.382    0.333    3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/n1842 (net)     1    0.005        0.000      3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/U3003/A1 (OAI211_X2_A7TULL)    0.382    0.000 *    3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/U3003/Y (OAI211_X2_A7TULL)    0.696    0.587    3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/n1991 (net)     3    0.023        0.000      3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/U3004/S0 (MX2_X1_A7TULL)    0.696    0.000 *    3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/U3004/Y (MX2_X1_A7TULL)    0.220    0.558    4.462 f
  u_cortexm0integration/u_cortexm0/u_logic/n1849 (net)     3    0.011        0.000      4.462 f
  u_cortexm0integration/u_cortexm0/u_logic/U3007/A1 (OAI21_X1_A7TULL)    0.220    0.000 *    4.463 f
  u_cortexm0integration/u_cortexm0/u_logic/U3007/Y (OAI21_X1_A7TULL)    0.297    0.287    4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/n1845 (net)     1    0.005        0.000      4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/U3008/B1 (OAI2BB2_X2_A7TULL)    0.297    0.000 *    4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/U3008/Y (OAI2BB2_X2_A7TULL)    0.142    0.183    4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/n1847 (net)     1    0.005        0.000      4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/U3009/A0 (AOI2B1_X1_A7TULL)    0.142    0.000 *    4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/U3009/Y (AOI2B1_X1_A7TULL)    1.064    0.721    5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/n5389 (net)     5    0.031        0.000      5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/U3010/S0 (MXI2_X1_A7TULL)    1.064    0.000 *    5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/U3010/Y (MXI2_X1_A7TULL)    0.482    0.409    6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/n1860 (net)     3    0.012        0.000      6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/U3013/A1 (OAI21_X1_A7TULL)    0.482    0.000 *    6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/U3013/Y (OAI21_X1_A7TULL)    0.306    0.355    6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/n1856 (net)     1    0.005        0.000      6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/U3014/B1 (OAI2BB2_X2_A7TULL)    0.306    0.000 *    6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/U3014/Y (OAI2BB2_X2_A7TULL)    0.137    0.180    6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/n1859 (net)     1    0.004        0.000      6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/U3015/A0N (OAI2BB1_X2_A7TULL)    0.137    0.000 *    6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/U3015/Y (OAI2BB1_X2_A7TULL)    0.281    0.417    7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/n5390 (net)     5    0.024        0.000      7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/U3017/S0 (MXI2_X1_A7TULL)    0.281    0.000 *    7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/U3017/Y (MXI2_X1_A7TULL)    0.264    0.340    7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/n1958 (net)     2    0.006        0.000      7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/U3019/A1N (OAI2B2_X1_A7TULL)    0.264    0.000 *    7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/U3019/Y (OAI2B2_X1_A7TULL)    0.246    0.436    7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/n1866 (net)     1    0.005        0.000      7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/U3020/B0 (OAI2BB1_X2_A7TULL)    0.246    0.000 *    7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/U3020/Y (OAI2BB1_X2_A7TULL)    0.136    0.162    7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/n1868 (net)     1    0.004        0.000      7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/U3021/B (NOR2_X1_A7TULL)    0.136    0.000 *    7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/U3021/Y (NOR2_X1_A7TULL)    0.179    0.144    8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/n2249 (net)     2    0.008        0.000      8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U3022/B (NOR2_X1_A7TULL)    0.179    0.000 *    8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U3022/Y (NOR2_X1_A7TULL)    0.533    0.400    8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/n5388 (net)     4    0.015        0.000      8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/U3023/A (INV_X1_A7TULL)    0.533    0.000 *    8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/U3023/Y (INV_X1_A7TULL)    0.375    0.383    8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/n5383 (net)     5    0.027        0.000      8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/U3024/S0 (MXI2_X2_A7TULL)    0.375    0.000 *    8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/U3024/Y (MXI2_X2_A7TULL)    0.404    0.319    9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/n1962 (net)     3    0.012        0.000      9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/U3132/A1 (OAI21_X1_A7TULL)    0.404    0.000 *    9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/U3132/Y (OAI21_X1_A7TULL)    0.238    0.267    9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/n1963 (net)     1    0.005        0.000      9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U3133/B1 (OAI2BB2_X2_A7TULL)    0.238    0.000 *    9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U3133/Y (OAI2BB2_X2_A7TULL)    0.292    0.288    9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/n1965 (net)     1    0.006        0.000      9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/U3134/A (NAND2_X2_A7TULL)    0.292    0.000 *    9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/U3134/Y (NAND2_X2_A7TULL)    0.161    0.166    9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/n2070 (net)     2    0.009        0.000      9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U3135/B (NAND2_X2_A7TULL)    0.161    0.000 *    9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U3135/Y (NAND2_X2_A7TULL)    0.357    0.279   10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/n5382 (net)     7    0.030        0.000     10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/U3136/A (INV_X2_A7TULL)    0.357    0.000 *   10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/U3136/Y (INV_X2_A7TULL)    0.218    0.222   10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/n5393 (net)     5    0.028        0.000     10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/U3137/S0 (MXI2_X2_A7TULL)    0.218    0.000 *   10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/U3137/Y (MXI2_X2_A7TULL)    0.329    0.364   10.785 f
  u_cortexm0integration/u_cortexm0/u_logic/n1973 (net)     3    0.025        0.000     10.785 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/A1 (OAI211_X2_A7TULL)    0.329    0.001 *   10.786 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/Y (OAI211_X2_A7TULL)    0.341    0.361   11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/n1971 (net)     1    0.005        0.000     11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/B0 (OAI2BB1_X2_A7TULL)    0.341    0.000 *   11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/Y (OAI2BB1_X2_A7TULL)    0.138    0.153   11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/n1972 (net)     1    0.006        0.000     11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/A0N (OAI2BB1_X4_A7TULL)    0.138    0.000 *   11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/Y (OAI2BB1_X4_A7TULL)    0.184    0.312   11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/n2071 (net)     4    0.023        0.000     11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/S0 (MXI2_X2_A7TULL)    0.184    0.000 *   11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/Y (MXI2_X2_A7TULL)    0.226    0.289   11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/n2592 (net)     3    0.010        0.000     11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/A0N (OAI2BB1_X2_A7TULL)    0.226    0.000 *   11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/Y (OAI2BB1_X2_A7TULL)    0.143    0.341   12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/n1976 (net)     1    0.005        0.000     12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/A1 (OAI22_X2_A7TULL)    0.143    0.000 *   12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/Y (OAI22_X2_A7TULL)    0.359    0.226   12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/n1977 (net)     1    0.006        0.000     12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/B0 (OAI21_X2_A7TULL)    0.359    0.000 *   12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/Y (OAI21_X2_A7TULL)    0.177    0.197   12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/n2015 (net)     2    0.008        0.000     12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/B0 (OAI21_X2_A7TULL)    0.177    0.000 *   12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/Y (OAI21_X2_A7TULL)    0.501    0.203   12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/n2593 (net)     4    0.017        0.000     12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/U3270/B (NAND2_X2_A7TULL)    0.501    0.000 *   12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/U3270/Y (NAND2_X2_A7TULL)    0.243    0.251   13.120 f
  u_cortexm0integration/u_cortexm0/u_logic/n2647 (net)     3    0.016        0.000     13.120 f
  u_cortexm0integration/u_cortexm0/u_logic/U4051/C (NOR3_X1_A7TULL)    0.243    0.000 *   13.120 f
  u_cortexm0integration/u_cortexm0/u_logic/U4051/Y (NOR3_X1_A7TULL)    1.139    0.821   13.941 r
  u_cortexm0integration/u_cortexm0/u_logic/n5380 (net)     3    0.022        0.000     13.941 r
  u_cortexm0integration/u_cortexm0/u_logic/U6695/B0 (OAI21_X1_A7TULL)    1.139    0.001 *   13.941 r
  u_cortexm0integration/u_cortexm0/u_logic/U6695/Y (OAI21_X1_A7TULL)    0.584    0.595   14.536 f
  u_cortexm0integration/u_cortexm0/u_logic/n5398 (net)     2    0.018        0.000     14.536 f
  u_cortexm0integration/u_cortexm0/u_logic/U6699/A0 (OAI32_X4_A7TULL)    0.584    0.000 *   14.536 f
  u_cortexm0integration/u_cortexm0/u_logic/U6699/Y (OAI32_X4_A7TULL)    1.086    0.840   15.376 r
  u_cortexm0integration/u_cortexm0/u_logic/n7590 (net)     4    0.047        0.000     15.376 r
  u_cortexm0integration/u_cortexm0/u_logic/U6700/B0 (OAI2BB2_X2_A7TULL)    1.086    0.002 *   15.378 r
  u_cortexm0integration/u_cortexm0/u_logic/U6700/Y (OAI2BB2_X2_A7TULL)    0.215    0.235   15.613 f
  u_cortexm0integration/u_cortexm0/u_logic/n5401 (net)     1    0.005        0.000     15.613 f
  u_cortexm0integration/u_cortexm0/u_logic/U6701/B0N (OAI21B_X4_A7TULL)    0.215    0.000 *   15.613 f
  u_cortexm0integration/u_cortexm0/u_logic/U6701/Y (OAI21B_X4_A7TULL)    0.124    0.306   15.920 f
  u_cortexm0integration/u_cortexm0/u_logic/n5404 (net)     1    0.010        0.000     15.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U6702/B (NOR2_X4_A7TULL)    0.124    0.000 *   15.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U6702/Y (NOR2_X4_A7TULL)    0.420    0.281   16.201 r
  u_cortexm0integration/u_cortexm0/u_logic/n5674 (net)     4    0.027        0.000     16.201 r
  u_cortexm0integration/u_cortexm0/u_logic/U6767/A0 (OAI21_X1_A7TULL)    0.420    0.000 *   16.201 r
  u_cortexm0integration/u_cortexm0/u_logic/U6767/Y (OAI21_X1_A7TULL)    0.193    0.225   16.427 f
  u_cortexm0integration/u_cortexm0/u_logic/n5494 (net)     1    0.004        0.000     16.427 f
  u_cortexm0integration/u_cortexm0/u_logic/U6768/B0 (AOI21_X1_A7TULL)    0.193    0.000 *   16.427 f
  u_cortexm0integration/u_cortexm0/u_logic/U6768/Y (AOI21_X1_A7TULL)    0.954    0.636   17.063 r
  u_cortexm0integration/u_cortexm0/u_logic/n6274 (net)     2    0.030        0.000     17.063 r
  u_cortexm0integration/u_cortexm0/u_logic/U6771/B (NAND3_X2_A7TULL)    0.954    0.001 *   17.064 r
  u_cortexm0integration/u_cortexm0/u_logic/U6771/Y (NAND3_X2_A7TULL)    1.974    1.439   18.503 f
  u_cortexm0integration/u_cortexm0/u_logic/Had775 (net)    16    0.150       0.000     18.503 f
  u_cortexm0integration/u_cortexm0/u_logic/Y3hl85_reg/D (SDFFSQ_X1_A7TULL)    1.974    0.014 *   18.517 f
  data arrival time                                                                    18.517

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Y3hl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -1.070     20.730
  data required time                                                                   20.730
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.730
  data arrival time                                                                   -18.517
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.213


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/A7il85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg/Q (SDFFRQ_X1_A7TULL)    0.302    0.744    2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/Mb2l85[59] (net)     3    0.023    0.000     2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/U3000/A (INV_X1_A7TULL)    0.302    0.000 *    2.745 f
  u_cortexm0integration/u_cortexm0/u_logic/U3000/Y (INV_X1_A7TULL)    0.237    0.240    2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/n2085 (net)     3    0.012        0.000      2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/U3002/A1 (OAI211_X1_A7TULL)    0.237    0.000 *    2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/U3002/Y (OAI211_X1_A7TULL)    0.382    0.333    3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/n1842 (net)     1    0.005        0.000      3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/U3003/A1 (OAI211_X2_A7TULL)    0.382    0.000 *    3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/U3003/Y (OAI211_X2_A7TULL)    0.696    0.587    3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/n1991 (net)     3    0.023        0.000      3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/U3004/S0 (MX2_X1_A7TULL)    0.696    0.000 *    3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/U3004/Y (MX2_X1_A7TULL)    0.220    0.558    4.462 f
  u_cortexm0integration/u_cortexm0/u_logic/n1849 (net)     3    0.011        0.000      4.462 f
  u_cortexm0integration/u_cortexm0/u_logic/U3007/A1 (OAI21_X1_A7TULL)    0.220    0.000 *    4.463 f
  u_cortexm0integration/u_cortexm0/u_logic/U3007/Y (OAI21_X1_A7TULL)    0.297    0.287    4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/n1845 (net)     1    0.005        0.000      4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/U3008/B1 (OAI2BB2_X2_A7TULL)    0.297    0.000 *    4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/U3008/Y (OAI2BB2_X2_A7TULL)    0.142    0.183    4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/n1847 (net)     1    0.005        0.000      4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/U3009/A0 (AOI2B1_X1_A7TULL)    0.142    0.000 *    4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/U3009/Y (AOI2B1_X1_A7TULL)    1.064    0.721    5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/n5389 (net)     5    0.031        0.000      5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/U3010/S0 (MXI2_X1_A7TULL)    1.064    0.000 *    5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/U3010/Y (MXI2_X1_A7TULL)    0.482    0.409    6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/n1860 (net)     3    0.012        0.000      6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/U3013/A1 (OAI21_X1_A7TULL)    0.482    0.000 *    6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/U3013/Y (OAI21_X1_A7TULL)    0.306    0.355    6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/n1856 (net)     1    0.005        0.000      6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/U3014/B1 (OAI2BB2_X2_A7TULL)    0.306    0.000 *    6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/U3014/Y (OAI2BB2_X2_A7TULL)    0.137    0.180    6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/n1859 (net)     1    0.004        0.000      6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/U3015/A0N (OAI2BB1_X2_A7TULL)    0.137    0.000 *    6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/U3015/Y (OAI2BB1_X2_A7TULL)    0.281    0.417    7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/n5390 (net)     5    0.024        0.000      7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/U3017/S0 (MXI2_X1_A7TULL)    0.281    0.000 *    7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/U3017/Y (MXI2_X1_A7TULL)    0.264    0.340    7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/n1958 (net)     2    0.006        0.000      7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/U3019/A1N (OAI2B2_X1_A7TULL)    0.264    0.000 *    7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/U3019/Y (OAI2B2_X1_A7TULL)    0.246    0.436    7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/n1866 (net)     1    0.005        0.000      7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/U3020/B0 (OAI2BB1_X2_A7TULL)    0.246    0.000 *    7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/U3020/Y (OAI2BB1_X2_A7TULL)    0.136    0.162    7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/n1868 (net)     1    0.004        0.000      7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/U3021/B (NOR2_X1_A7TULL)    0.136    0.000 *    7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/U3021/Y (NOR2_X1_A7TULL)    0.179    0.144    8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/n2249 (net)     2    0.008        0.000      8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U3022/B (NOR2_X1_A7TULL)    0.179    0.000 *    8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U3022/Y (NOR2_X1_A7TULL)    0.533    0.400    8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/n5388 (net)     4    0.015        0.000      8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/U3023/A (INV_X1_A7TULL)    0.533    0.000 *    8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/U3023/Y (INV_X1_A7TULL)    0.375    0.383    8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/n5383 (net)     5    0.027        0.000      8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/U3024/S0 (MXI2_X2_A7TULL)    0.375    0.000 *    8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/U3024/Y (MXI2_X2_A7TULL)    0.404    0.319    9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/n1962 (net)     3    0.012        0.000      9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/U3132/A1 (OAI21_X1_A7TULL)    0.404    0.000 *    9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/U3132/Y (OAI21_X1_A7TULL)    0.238    0.267    9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/n1963 (net)     1    0.005        0.000      9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U3133/B1 (OAI2BB2_X2_A7TULL)    0.238    0.000 *    9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U3133/Y (OAI2BB2_X2_A7TULL)    0.292    0.288    9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/n1965 (net)     1    0.006        0.000      9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/U3134/A (NAND2_X2_A7TULL)    0.292    0.000 *    9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/U3134/Y (NAND2_X2_A7TULL)    0.161    0.166    9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/n2070 (net)     2    0.009        0.000      9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U3135/B (NAND2_X2_A7TULL)    0.161    0.000 *    9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U3135/Y (NAND2_X2_A7TULL)    0.357    0.279   10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/n5382 (net)     7    0.030        0.000     10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/U3136/A (INV_X2_A7TULL)    0.357    0.000 *   10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/U3136/Y (INV_X2_A7TULL)    0.218    0.222   10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/n5393 (net)     5    0.028        0.000     10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/U3137/S0 (MXI2_X2_A7TULL)    0.218    0.000 *   10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/U3137/Y (MXI2_X2_A7TULL)    0.329    0.364   10.785 f
  u_cortexm0integration/u_cortexm0/u_logic/n1973 (net)     3    0.025        0.000     10.785 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/A1 (OAI211_X2_A7TULL)    0.329    0.001 *   10.786 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/Y (OAI211_X2_A7TULL)    0.341    0.361   11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/n1971 (net)     1    0.005        0.000     11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/B0 (OAI2BB1_X2_A7TULL)    0.341    0.000 *   11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/Y (OAI2BB1_X2_A7TULL)    0.138    0.153   11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/n1972 (net)     1    0.006        0.000     11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/A0N (OAI2BB1_X4_A7TULL)    0.138    0.000 *   11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/Y (OAI2BB1_X4_A7TULL)    0.184    0.312   11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/n2071 (net)     4    0.023        0.000     11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/S0 (MXI2_X2_A7TULL)    0.184    0.000 *   11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/Y (MXI2_X2_A7TULL)    0.226    0.289   11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/n2592 (net)     3    0.010        0.000     11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/A0N (OAI2BB1_X2_A7TULL)    0.226    0.000 *   11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/Y (OAI2BB1_X2_A7TULL)    0.143    0.341   12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/n1976 (net)     1    0.005        0.000     12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/A1 (OAI22_X2_A7TULL)    0.143    0.000 *   12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/Y (OAI22_X2_A7TULL)    0.359    0.226   12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/n1977 (net)     1    0.006        0.000     12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/B0 (OAI21_X2_A7TULL)    0.359    0.000 *   12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/Y (OAI21_X2_A7TULL)    0.177    0.197   12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/n2015 (net)     2    0.008        0.000     12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/B0 (OAI21_X2_A7TULL)    0.177    0.000 *   12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/Y (OAI21_X2_A7TULL)    0.501    0.203   12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/n2593 (net)     4    0.017        0.000     12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/U3270/B (NAND2_X2_A7TULL)    0.501    0.000 *   12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/U3270/Y (NAND2_X2_A7TULL)    0.243    0.251   13.120 f
  u_cortexm0integration/u_cortexm0/u_logic/n2647 (net)     3    0.016        0.000     13.120 f
  u_cortexm0integration/u_cortexm0/u_logic/U4051/C (NOR3_X1_A7TULL)    0.243    0.000 *   13.120 f
  u_cortexm0integration/u_cortexm0/u_logic/U4051/Y (NOR3_X1_A7TULL)    1.139    0.821   13.941 r
  u_cortexm0integration/u_cortexm0/u_logic/n5380 (net)     3    0.022        0.000     13.941 r
  u_cortexm0integration/u_cortexm0/u_logic/U6695/B0 (OAI21_X1_A7TULL)    1.139    0.001 *   13.941 r
  u_cortexm0integration/u_cortexm0/u_logic/U6695/Y (OAI21_X1_A7TULL)    0.584    0.595   14.536 f
  u_cortexm0integration/u_cortexm0/u_logic/n5398 (net)     2    0.018        0.000     14.536 f
  u_cortexm0integration/u_cortexm0/u_logic/U6699/A0 (OAI32_X4_A7TULL)    0.584    0.000 *   14.536 f
  u_cortexm0integration/u_cortexm0/u_logic/U6699/Y (OAI32_X4_A7TULL)    1.086    0.840   15.376 r
  u_cortexm0integration/u_cortexm0/u_logic/n7590 (net)     4    0.047        0.000     15.376 r
  u_cortexm0integration/u_cortexm0/u_logic/U6700/B0 (OAI2BB2_X2_A7TULL)    1.086    0.002 *   15.378 r
  u_cortexm0integration/u_cortexm0/u_logic/U6700/Y (OAI2BB2_X2_A7TULL)    0.215    0.235   15.613 f
  u_cortexm0integration/u_cortexm0/u_logic/n5401 (net)     1    0.005        0.000     15.613 f
  u_cortexm0integration/u_cortexm0/u_logic/U6701/B0N (OAI21B_X4_A7TULL)    0.215    0.000 *   15.613 f
  u_cortexm0integration/u_cortexm0/u_logic/U6701/Y (OAI21B_X4_A7TULL)    0.124    0.306   15.920 f
  u_cortexm0integration/u_cortexm0/u_logic/n5404 (net)     1    0.010        0.000     15.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U6702/B (NOR2_X4_A7TULL)    0.124    0.000 *   15.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U6702/Y (NOR2_X4_A7TULL)    0.420    0.281   16.201 r
  u_cortexm0integration/u_cortexm0/u_logic/n5674 (net)     4    0.027        0.000     16.201 r
  u_cortexm0integration/u_cortexm0/u_logic/U6767/A0 (OAI21_X1_A7TULL)    0.420    0.000 *   16.201 r
  u_cortexm0integration/u_cortexm0/u_logic/U6767/Y (OAI21_X1_A7TULL)    0.193    0.225   16.427 f
  u_cortexm0integration/u_cortexm0/u_logic/n5494 (net)     1    0.004        0.000     16.427 f
  u_cortexm0integration/u_cortexm0/u_logic/U6768/B0 (AOI21_X1_A7TULL)    0.193    0.000 *   16.427 f
  u_cortexm0integration/u_cortexm0/u_logic/U6768/Y (AOI21_X1_A7TULL)    0.954    0.636   17.063 r
  u_cortexm0integration/u_cortexm0/u_logic/n6274 (net)     2    0.030        0.000     17.063 r
  u_cortexm0integration/u_cortexm0/u_logic/U6771/B (NAND3_X2_A7TULL)    0.954    0.001 *   17.064 r
  u_cortexm0integration/u_cortexm0/u_logic/U6771/Y (NAND3_X2_A7TULL)    1.974    1.439   18.503 f
  u_cortexm0integration/u_cortexm0/u_logic/Had775 (net)    16    0.150       0.000     18.503 f
  u_cortexm0integration/u_cortexm0/u_logic/A7il85_reg/D (SDFFSQ_X1_A7TULL)    1.974    0.014 *   18.517 f
  data arrival time                                                                    18.517

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/A7il85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -1.070     20.730
  data required time                                                                   20.730
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.730
  data arrival time                                                                   -18.517
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.214


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Wrbl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg/Q (SDFFRQ_X1_A7TULL)    0.302    0.744    2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/Mb2l85[59] (net)     3    0.023    0.000     2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/U3000/A (INV_X1_A7TULL)    0.302    0.000 *    2.745 f
  u_cortexm0integration/u_cortexm0/u_logic/U3000/Y (INV_X1_A7TULL)    0.237    0.240    2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/n2085 (net)     3    0.012        0.000      2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/U3002/A1 (OAI211_X1_A7TULL)    0.237    0.000 *    2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/U3002/Y (OAI211_X1_A7TULL)    0.382    0.333    3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/n1842 (net)     1    0.005        0.000      3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/U3003/A1 (OAI211_X2_A7TULL)    0.382    0.000 *    3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/U3003/Y (OAI211_X2_A7TULL)    0.696    0.587    3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/n1991 (net)     3    0.023        0.000      3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/U3004/S0 (MX2_X1_A7TULL)    0.696    0.000 *    3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/U3004/Y (MX2_X1_A7TULL)    0.220    0.558    4.462 f
  u_cortexm0integration/u_cortexm0/u_logic/n1849 (net)     3    0.011        0.000      4.462 f
  u_cortexm0integration/u_cortexm0/u_logic/U3007/A1 (OAI21_X1_A7TULL)    0.220    0.000 *    4.463 f
  u_cortexm0integration/u_cortexm0/u_logic/U3007/Y (OAI21_X1_A7TULL)    0.297    0.287    4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/n1845 (net)     1    0.005        0.000      4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/U3008/B1 (OAI2BB2_X2_A7TULL)    0.297    0.000 *    4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/U3008/Y (OAI2BB2_X2_A7TULL)    0.142    0.183    4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/n1847 (net)     1    0.005        0.000      4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/U3009/A0 (AOI2B1_X1_A7TULL)    0.142    0.000 *    4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/U3009/Y (AOI2B1_X1_A7TULL)    1.064    0.721    5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/n5389 (net)     5    0.031        0.000      5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/U3010/S0 (MXI2_X1_A7TULL)    1.064    0.000 *    5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/U3010/Y (MXI2_X1_A7TULL)    0.482    0.409    6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/n1860 (net)     3    0.012        0.000      6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/U3013/A1 (OAI21_X1_A7TULL)    0.482    0.000 *    6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/U3013/Y (OAI21_X1_A7TULL)    0.306    0.355    6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/n1856 (net)     1    0.005        0.000      6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/U3014/B1 (OAI2BB2_X2_A7TULL)    0.306    0.000 *    6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/U3014/Y (OAI2BB2_X2_A7TULL)    0.137    0.180    6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/n1859 (net)     1    0.004        0.000      6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/U3015/A0N (OAI2BB1_X2_A7TULL)    0.137    0.000 *    6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/U3015/Y (OAI2BB1_X2_A7TULL)    0.281    0.417    7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/n5390 (net)     5    0.024        0.000      7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/U3017/S0 (MXI2_X1_A7TULL)    0.281    0.000 *    7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/U3017/Y (MXI2_X1_A7TULL)    0.264    0.340    7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/n1958 (net)     2    0.006        0.000      7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/U3019/A1N (OAI2B2_X1_A7TULL)    0.264    0.000 *    7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/U3019/Y (OAI2B2_X1_A7TULL)    0.246    0.436    7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/n1866 (net)     1    0.005        0.000      7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/U3020/B0 (OAI2BB1_X2_A7TULL)    0.246    0.000 *    7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/U3020/Y (OAI2BB1_X2_A7TULL)    0.136    0.162    7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/n1868 (net)     1    0.004        0.000      7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/U3021/B (NOR2_X1_A7TULL)    0.136    0.000 *    7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/U3021/Y (NOR2_X1_A7TULL)    0.179    0.144    8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/n2249 (net)     2    0.008        0.000      8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U3022/B (NOR2_X1_A7TULL)    0.179    0.000 *    8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U3022/Y (NOR2_X1_A7TULL)    0.533    0.400    8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/n5388 (net)     4    0.015        0.000      8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/U3023/A (INV_X1_A7TULL)    0.533    0.000 *    8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/U3023/Y (INV_X1_A7TULL)    0.375    0.383    8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/n5383 (net)     5    0.027        0.000      8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/U3024/S0 (MXI2_X2_A7TULL)    0.375    0.000 *    8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/U3024/Y (MXI2_X2_A7TULL)    0.404    0.319    9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/n1962 (net)     3    0.012        0.000      9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/U3132/A1 (OAI21_X1_A7TULL)    0.404    0.000 *    9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/U3132/Y (OAI21_X1_A7TULL)    0.238    0.267    9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/n1963 (net)     1    0.005        0.000      9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U3133/B1 (OAI2BB2_X2_A7TULL)    0.238    0.000 *    9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U3133/Y (OAI2BB2_X2_A7TULL)    0.292    0.288    9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/n1965 (net)     1    0.006        0.000      9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/U3134/A (NAND2_X2_A7TULL)    0.292    0.000 *    9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/U3134/Y (NAND2_X2_A7TULL)    0.161    0.166    9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/n2070 (net)     2    0.009        0.000      9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U3135/B (NAND2_X2_A7TULL)    0.161    0.000 *    9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U3135/Y (NAND2_X2_A7TULL)    0.357    0.279   10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/n5382 (net)     7    0.030        0.000     10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/U3136/A (INV_X2_A7TULL)    0.357    0.000 *   10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/U3136/Y (INV_X2_A7TULL)    0.218    0.222   10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/n5393 (net)     5    0.028        0.000     10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/U3137/S0 (MXI2_X2_A7TULL)    0.218    0.000 *   10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/U3137/Y (MXI2_X2_A7TULL)    0.329    0.364   10.785 f
  u_cortexm0integration/u_cortexm0/u_logic/n1973 (net)     3    0.025        0.000     10.785 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/A1 (OAI211_X2_A7TULL)    0.329    0.001 *   10.786 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/Y (OAI211_X2_A7TULL)    0.341    0.361   11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/n1971 (net)     1    0.005        0.000     11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/B0 (OAI2BB1_X2_A7TULL)    0.341    0.000 *   11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/Y (OAI2BB1_X2_A7TULL)    0.138    0.153   11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/n1972 (net)     1    0.006        0.000     11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/A0N (OAI2BB1_X4_A7TULL)    0.138    0.000 *   11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/Y (OAI2BB1_X4_A7TULL)    0.184    0.312   11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/n2071 (net)     4    0.023        0.000     11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/S0 (MXI2_X2_A7TULL)    0.184    0.000 *   11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/Y (MXI2_X2_A7TULL)    0.226    0.289   11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/n2592 (net)     3    0.010        0.000     11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/A0N (OAI2BB1_X2_A7TULL)    0.226    0.000 *   11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/Y (OAI2BB1_X2_A7TULL)    0.143    0.341   12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/n1976 (net)     1    0.005        0.000     12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/A1 (OAI22_X2_A7TULL)    0.143    0.000 *   12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/Y (OAI22_X2_A7TULL)    0.359    0.226   12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/n1977 (net)     1    0.006        0.000     12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/B0 (OAI21_X2_A7TULL)    0.359    0.000 *   12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/Y (OAI21_X2_A7TULL)    0.177    0.197   12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/n2015 (net)     2    0.008        0.000     12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/B0 (OAI21_X2_A7TULL)    0.177    0.000 *   12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/Y (OAI21_X2_A7TULL)    0.501    0.203   12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/n2593 (net)     4    0.017        0.000     12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/U3270/B (NAND2_X2_A7TULL)    0.501    0.000 *   12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/U3270/Y (NAND2_X2_A7TULL)    0.243    0.251   13.120 f
  u_cortexm0integration/u_cortexm0/u_logic/n2647 (net)     3    0.016        0.000     13.120 f
  u_cortexm0integration/u_cortexm0/u_logic/U4051/C (NOR3_X1_A7TULL)    0.243    0.000 *   13.120 f
  u_cortexm0integration/u_cortexm0/u_logic/U4051/Y (NOR3_X1_A7TULL)    1.139    0.821   13.941 r
  u_cortexm0integration/u_cortexm0/u_logic/n5380 (net)     3    0.022        0.000     13.941 r
  u_cortexm0integration/u_cortexm0/u_logic/U6695/B0 (OAI21_X1_A7TULL)    1.139    0.001 *   13.941 r
  u_cortexm0integration/u_cortexm0/u_logic/U6695/Y (OAI21_X1_A7TULL)    0.584    0.595   14.536 f
  u_cortexm0integration/u_cortexm0/u_logic/n5398 (net)     2    0.018        0.000     14.536 f
  u_cortexm0integration/u_cortexm0/u_logic/U6699/A0 (OAI32_X4_A7TULL)    0.584    0.000 *   14.536 f
  u_cortexm0integration/u_cortexm0/u_logic/U6699/Y (OAI32_X4_A7TULL)    1.086    0.840   15.376 r
  u_cortexm0integration/u_cortexm0/u_logic/n7590 (net)     4    0.047        0.000     15.376 r
  u_cortexm0integration/u_cortexm0/u_logic/U6700/B0 (OAI2BB2_X2_A7TULL)    1.086    0.002 *   15.378 r
  u_cortexm0integration/u_cortexm0/u_logic/U6700/Y (OAI2BB2_X2_A7TULL)    0.215    0.235   15.613 f
  u_cortexm0integration/u_cortexm0/u_logic/n5401 (net)     1    0.005        0.000     15.613 f
  u_cortexm0integration/u_cortexm0/u_logic/U6701/B0N (OAI21B_X4_A7TULL)    0.215    0.000 *   15.613 f
  u_cortexm0integration/u_cortexm0/u_logic/U6701/Y (OAI21B_X4_A7TULL)    0.124    0.306   15.920 f
  u_cortexm0integration/u_cortexm0/u_logic/n5404 (net)     1    0.010        0.000     15.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U6702/B (NOR2_X4_A7TULL)    0.124    0.000 *   15.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U6702/Y (NOR2_X4_A7TULL)    0.420    0.281   16.201 r
  u_cortexm0integration/u_cortexm0/u_logic/n5674 (net)     4    0.027        0.000     16.201 r
  u_cortexm0integration/u_cortexm0/u_logic/U6767/A0 (OAI21_X1_A7TULL)    0.420    0.000 *   16.201 r
  u_cortexm0integration/u_cortexm0/u_logic/U6767/Y (OAI21_X1_A7TULL)    0.193    0.225   16.427 f
  u_cortexm0integration/u_cortexm0/u_logic/n5494 (net)     1    0.004        0.000     16.427 f
  u_cortexm0integration/u_cortexm0/u_logic/U6768/B0 (AOI21_X1_A7TULL)    0.193    0.000 *   16.427 f
  u_cortexm0integration/u_cortexm0/u_logic/U6768/Y (AOI21_X1_A7TULL)    0.954    0.636   17.063 r
  u_cortexm0integration/u_cortexm0/u_logic/n6274 (net)     2    0.030        0.000     17.063 r
  u_cortexm0integration/u_cortexm0/u_logic/U6771/B (NAND3_X2_A7TULL)    0.954    0.001 *   17.064 r
  u_cortexm0integration/u_cortexm0/u_logic/U6771/Y (NAND3_X2_A7TULL)    1.974    1.439   18.503 f
  u_cortexm0integration/u_cortexm0/u_logic/Had775 (net)    16    0.150       0.000     18.503 f
  u_cortexm0integration/u_cortexm0/u_logic/Wrbl85_reg/D (SDFFSQ_X1_A7TULL)    1.974    0.013 *   18.517 f
  data arrival time                                                                    18.517

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Wrbl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -1.070     20.730
  data required time                                                                   20.730
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.730
  data arrival time                                                                   -18.517
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.214


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Ltbl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg/Q (SDFFRQ_X1_A7TULL)    0.302    0.744    2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/Mb2l85[59] (net)     3    0.023    0.000     2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/U3000/A (INV_X1_A7TULL)    0.302    0.000 *    2.745 f
  u_cortexm0integration/u_cortexm0/u_logic/U3000/Y (INV_X1_A7TULL)    0.237    0.240    2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/n2085 (net)     3    0.012        0.000      2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/U3002/A1 (OAI211_X1_A7TULL)    0.237    0.000 *    2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/U3002/Y (OAI211_X1_A7TULL)    0.382    0.333    3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/n1842 (net)     1    0.005        0.000      3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/U3003/A1 (OAI211_X2_A7TULL)    0.382    0.000 *    3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/U3003/Y (OAI211_X2_A7TULL)    0.696    0.587    3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/n1991 (net)     3    0.023        0.000      3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/U3004/S0 (MX2_X1_A7TULL)    0.696    0.000 *    3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/U3004/Y (MX2_X1_A7TULL)    0.220    0.558    4.462 f
  u_cortexm0integration/u_cortexm0/u_logic/n1849 (net)     3    0.011        0.000      4.462 f
  u_cortexm0integration/u_cortexm0/u_logic/U3007/A1 (OAI21_X1_A7TULL)    0.220    0.000 *    4.463 f
  u_cortexm0integration/u_cortexm0/u_logic/U3007/Y (OAI21_X1_A7TULL)    0.297    0.287    4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/n1845 (net)     1    0.005        0.000      4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/U3008/B1 (OAI2BB2_X2_A7TULL)    0.297    0.000 *    4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/U3008/Y (OAI2BB2_X2_A7TULL)    0.142    0.183    4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/n1847 (net)     1    0.005        0.000      4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/U3009/A0 (AOI2B1_X1_A7TULL)    0.142    0.000 *    4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/U3009/Y (AOI2B1_X1_A7TULL)    1.064    0.721    5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/n5389 (net)     5    0.031        0.000      5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/U3010/S0 (MXI2_X1_A7TULL)    1.064    0.000 *    5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/U3010/Y (MXI2_X1_A7TULL)    0.482    0.409    6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/n1860 (net)     3    0.012        0.000      6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/U3013/A1 (OAI21_X1_A7TULL)    0.482    0.000 *    6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/U3013/Y (OAI21_X1_A7TULL)    0.306    0.355    6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/n1856 (net)     1    0.005        0.000      6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/U3014/B1 (OAI2BB2_X2_A7TULL)    0.306    0.000 *    6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/U3014/Y (OAI2BB2_X2_A7TULL)    0.137    0.180    6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/n1859 (net)     1    0.004        0.000      6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/U3015/A0N (OAI2BB1_X2_A7TULL)    0.137    0.000 *    6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/U3015/Y (OAI2BB1_X2_A7TULL)    0.281    0.417    7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/n5390 (net)     5    0.024        0.000      7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/U3017/S0 (MXI2_X1_A7TULL)    0.281    0.000 *    7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/U3017/Y (MXI2_X1_A7TULL)    0.264    0.340    7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/n1958 (net)     2    0.006        0.000      7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/U3019/A1N (OAI2B2_X1_A7TULL)    0.264    0.000 *    7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/U3019/Y (OAI2B2_X1_A7TULL)    0.246    0.436    7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/n1866 (net)     1    0.005        0.000      7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/U3020/B0 (OAI2BB1_X2_A7TULL)    0.246    0.000 *    7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/U3020/Y (OAI2BB1_X2_A7TULL)    0.136    0.162    7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/n1868 (net)     1    0.004        0.000      7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/U3021/B (NOR2_X1_A7TULL)    0.136    0.000 *    7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/U3021/Y (NOR2_X1_A7TULL)    0.179    0.144    8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/n2249 (net)     2    0.008        0.000      8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U3022/B (NOR2_X1_A7TULL)    0.179    0.000 *    8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U3022/Y (NOR2_X1_A7TULL)    0.533    0.400    8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/n5388 (net)     4    0.015        0.000      8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/U3023/A (INV_X1_A7TULL)    0.533    0.000 *    8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/U3023/Y (INV_X1_A7TULL)    0.375    0.383    8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/n5383 (net)     5    0.027        0.000      8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/U3024/S0 (MXI2_X2_A7TULL)    0.375    0.000 *    8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/U3024/Y (MXI2_X2_A7TULL)    0.404    0.319    9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/n1962 (net)     3    0.012        0.000      9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/U3132/A1 (OAI21_X1_A7TULL)    0.404    0.000 *    9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/U3132/Y (OAI21_X1_A7TULL)    0.238    0.267    9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/n1963 (net)     1    0.005        0.000      9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U3133/B1 (OAI2BB2_X2_A7TULL)    0.238    0.000 *    9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U3133/Y (OAI2BB2_X2_A7TULL)    0.292    0.288    9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/n1965 (net)     1    0.006        0.000      9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/U3134/A (NAND2_X2_A7TULL)    0.292    0.000 *    9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/U3134/Y (NAND2_X2_A7TULL)    0.161    0.166    9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/n2070 (net)     2    0.009        0.000      9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U3135/B (NAND2_X2_A7TULL)    0.161    0.000 *    9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U3135/Y (NAND2_X2_A7TULL)    0.357    0.279   10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/n5382 (net)     7    0.030        0.000     10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/U3136/A (INV_X2_A7TULL)    0.357    0.000 *   10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/U3136/Y (INV_X2_A7TULL)    0.218    0.222   10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/n5393 (net)     5    0.028        0.000     10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/U3137/S0 (MXI2_X2_A7TULL)    0.218    0.000 *   10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/U3137/Y (MXI2_X2_A7TULL)    0.329    0.364   10.785 f
  u_cortexm0integration/u_cortexm0/u_logic/n1973 (net)     3    0.025        0.000     10.785 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/A1 (OAI211_X2_A7TULL)    0.329    0.001 *   10.786 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/Y (OAI211_X2_A7TULL)    0.341    0.361   11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/n1971 (net)     1    0.005        0.000     11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/B0 (OAI2BB1_X2_A7TULL)    0.341    0.000 *   11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/Y (OAI2BB1_X2_A7TULL)    0.138    0.153   11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/n1972 (net)     1    0.006        0.000     11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/A0N (OAI2BB1_X4_A7TULL)    0.138    0.000 *   11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/Y (OAI2BB1_X4_A7TULL)    0.184    0.312   11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/n2071 (net)     4    0.023        0.000     11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/S0 (MXI2_X2_A7TULL)    0.184    0.000 *   11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/Y (MXI2_X2_A7TULL)    0.226    0.289   11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/n2592 (net)     3    0.010        0.000     11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/A0N (OAI2BB1_X2_A7TULL)    0.226    0.000 *   11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/Y (OAI2BB1_X2_A7TULL)    0.143    0.341   12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/n1976 (net)     1    0.005        0.000     12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/A1 (OAI22_X2_A7TULL)    0.143    0.000 *   12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/Y (OAI22_X2_A7TULL)    0.359    0.226   12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/n1977 (net)     1    0.006        0.000     12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/B0 (OAI21_X2_A7TULL)    0.359    0.000 *   12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/Y (OAI21_X2_A7TULL)    0.177    0.197   12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/n2015 (net)     2    0.008        0.000     12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/B0 (OAI21_X2_A7TULL)    0.177    0.000 *   12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/Y (OAI21_X2_A7TULL)    0.501    0.203   12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/n2593 (net)     4    0.017        0.000     12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/U3270/B (NAND2_X2_A7TULL)    0.501    0.000 *   12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/U3270/Y (NAND2_X2_A7TULL)    0.243    0.251   13.120 f
  u_cortexm0integration/u_cortexm0/u_logic/n2647 (net)     3    0.016        0.000     13.120 f
  u_cortexm0integration/u_cortexm0/u_logic/U4051/C (NOR3_X1_A7TULL)    0.243    0.000 *   13.120 f
  u_cortexm0integration/u_cortexm0/u_logic/U4051/Y (NOR3_X1_A7TULL)    1.139    0.821   13.941 r
  u_cortexm0integration/u_cortexm0/u_logic/n5380 (net)     3    0.022        0.000     13.941 r
  u_cortexm0integration/u_cortexm0/u_logic/U6695/B0 (OAI21_X1_A7TULL)    1.139    0.001 *   13.941 r
  u_cortexm0integration/u_cortexm0/u_logic/U6695/Y (OAI21_X1_A7TULL)    0.584    0.595   14.536 f
  u_cortexm0integration/u_cortexm0/u_logic/n5398 (net)     2    0.018        0.000     14.536 f
  u_cortexm0integration/u_cortexm0/u_logic/U6699/A0 (OAI32_X4_A7TULL)    0.584    0.000 *   14.536 f
  u_cortexm0integration/u_cortexm0/u_logic/U6699/Y (OAI32_X4_A7TULL)    1.086    0.840   15.376 r
  u_cortexm0integration/u_cortexm0/u_logic/n7590 (net)     4    0.047        0.000     15.376 r
  u_cortexm0integration/u_cortexm0/u_logic/U6700/B0 (OAI2BB2_X2_A7TULL)    1.086    0.002 *   15.378 r
  u_cortexm0integration/u_cortexm0/u_logic/U6700/Y (OAI2BB2_X2_A7TULL)    0.215    0.235   15.613 f
  u_cortexm0integration/u_cortexm0/u_logic/n5401 (net)     1    0.005        0.000     15.613 f
  u_cortexm0integration/u_cortexm0/u_logic/U6701/B0N (OAI21B_X4_A7TULL)    0.215    0.000 *   15.613 f
  u_cortexm0integration/u_cortexm0/u_logic/U6701/Y (OAI21B_X4_A7TULL)    0.124    0.306   15.920 f
  u_cortexm0integration/u_cortexm0/u_logic/n5404 (net)     1    0.010        0.000     15.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U6702/B (NOR2_X4_A7TULL)    0.124    0.000 *   15.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U6702/Y (NOR2_X4_A7TULL)    0.420    0.281   16.201 r
  u_cortexm0integration/u_cortexm0/u_logic/n5674 (net)     4    0.027        0.000     16.201 r
  u_cortexm0integration/u_cortexm0/u_logic/U6767/A0 (OAI21_X1_A7TULL)    0.420    0.000 *   16.201 r
  u_cortexm0integration/u_cortexm0/u_logic/U6767/Y (OAI21_X1_A7TULL)    0.193    0.225   16.427 f
  u_cortexm0integration/u_cortexm0/u_logic/n5494 (net)     1    0.004        0.000     16.427 f
  u_cortexm0integration/u_cortexm0/u_logic/U6768/B0 (AOI21_X1_A7TULL)    0.193    0.000 *   16.427 f
  u_cortexm0integration/u_cortexm0/u_logic/U6768/Y (AOI21_X1_A7TULL)    0.954    0.636   17.063 r
  u_cortexm0integration/u_cortexm0/u_logic/n6274 (net)     2    0.030        0.000     17.063 r
  u_cortexm0integration/u_cortexm0/u_logic/U6771/B (NAND3_X2_A7TULL)    0.954    0.001 *   17.064 r
  u_cortexm0integration/u_cortexm0/u_logic/U6771/Y (NAND3_X2_A7TULL)    1.974    1.439   18.503 f
  u_cortexm0integration/u_cortexm0/u_logic/Had775 (net)    16    0.150       0.000     18.503 f
  u_cortexm0integration/u_cortexm0/u_logic/Ltbl85_reg/D (SDFFSQ_X1_A7TULL)    1.974    0.012 *   18.516 f
  data arrival time                                                                    18.516

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Ltbl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -1.070     20.730
  data required time                                                                   20.730
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.730
  data arrival time                                                                   -18.516
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.215


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/P9ql85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg/Q (SDFFRQ_X1_A7TULL)    0.302    0.744    2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/Mb2l85[59] (net)     3    0.023    0.000     2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/U3000/A (INV_X1_A7TULL)    0.302    0.000 *    2.745 f
  u_cortexm0integration/u_cortexm0/u_logic/U3000/Y (INV_X1_A7TULL)    0.237    0.240    2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/n2085 (net)     3    0.012        0.000      2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/U3002/A1 (OAI211_X1_A7TULL)    0.237    0.000 *    2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/U3002/Y (OAI211_X1_A7TULL)    0.382    0.333    3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/n1842 (net)     1    0.005        0.000      3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/U3003/A1 (OAI211_X2_A7TULL)    0.382    0.000 *    3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/U3003/Y (OAI211_X2_A7TULL)    0.696    0.587    3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/n1991 (net)     3    0.023        0.000      3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/U3004/S0 (MX2_X1_A7TULL)    0.696    0.000 *    3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/U3004/Y (MX2_X1_A7TULL)    0.220    0.558    4.462 f
  u_cortexm0integration/u_cortexm0/u_logic/n1849 (net)     3    0.011        0.000      4.462 f
  u_cortexm0integration/u_cortexm0/u_logic/U3007/A1 (OAI21_X1_A7TULL)    0.220    0.000 *    4.463 f
  u_cortexm0integration/u_cortexm0/u_logic/U3007/Y (OAI21_X1_A7TULL)    0.297    0.287    4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/n1845 (net)     1    0.005        0.000      4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/U3008/B1 (OAI2BB2_X2_A7TULL)    0.297    0.000 *    4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/U3008/Y (OAI2BB2_X2_A7TULL)    0.142    0.183    4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/n1847 (net)     1    0.005        0.000      4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/U3009/A0 (AOI2B1_X1_A7TULL)    0.142    0.000 *    4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/U3009/Y (AOI2B1_X1_A7TULL)    1.064    0.721    5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/n5389 (net)     5    0.031        0.000      5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/U3010/S0 (MXI2_X1_A7TULL)    1.064    0.000 *    5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/U3010/Y (MXI2_X1_A7TULL)    0.482    0.409    6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/n1860 (net)     3    0.012        0.000      6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/U3013/A1 (OAI21_X1_A7TULL)    0.482    0.000 *    6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/U3013/Y (OAI21_X1_A7TULL)    0.306    0.355    6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/n1856 (net)     1    0.005        0.000      6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/U3014/B1 (OAI2BB2_X2_A7TULL)    0.306    0.000 *    6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/U3014/Y (OAI2BB2_X2_A7TULL)    0.137    0.180    6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/n1859 (net)     1    0.004        0.000      6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/U3015/A0N (OAI2BB1_X2_A7TULL)    0.137    0.000 *    6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/U3015/Y (OAI2BB1_X2_A7TULL)    0.281    0.417    7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/n5390 (net)     5    0.024        0.000      7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/U3017/S0 (MXI2_X1_A7TULL)    0.281    0.000 *    7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/U3017/Y (MXI2_X1_A7TULL)    0.264    0.340    7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/n1958 (net)     2    0.006        0.000      7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/U3019/A1N (OAI2B2_X1_A7TULL)    0.264    0.000 *    7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/U3019/Y (OAI2B2_X1_A7TULL)    0.246    0.436    7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/n1866 (net)     1    0.005        0.000      7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/U3020/B0 (OAI2BB1_X2_A7TULL)    0.246    0.000 *    7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/U3020/Y (OAI2BB1_X2_A7TULL)    0.136    0.162    7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/n1868 (net)     1    0.004        0.000      7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/U3021/B (NOR2_X1_A7TULL)    0.136    0.000 *    7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/U3021/Y (NOR2_X1_A7TULL)    0.179    0.144    8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/n2249 (net)     2    0.008        0.000      8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U3022/B (NOR2_X1_A7TULL)    0.179    0.000 *    8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U3022/Y (NOR2_X1_A7TULL)    0.533    0.400    8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/n5388 (net)     4    0.015        0.000      8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/U3023/A (INV_X1_A7TULL)    0.533    0.000 *    8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/U3023/Y (INV_X1_A7TULL)    0.375    0.383    8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/n5383 (net)     5    0.027        0.000      8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/U3024/S0 (MXI2_X2_A7TULL)    0.375    0.000 *    8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/U3024/Y (MXI2_X2_A7TULL)    0.404    0.319    9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/n1962 (net)     3    0.012        0.000      9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/U3132/A1 (OAI21_X1_A7TULL)    0.404    0.000 *    9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/U3132/Y (OAI21_X1_A7TULL)    0.238    0.267    9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/n1963 (net)     1    0.005        0.000      9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U3133/B1 (OAI2BB2_X2_A7TULL)    0.238    0.000 *    9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U3133/Y (OAI2BB2_X2_A7TULL)    0.292    0.288    9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/n1965 (net)     1    0.006        0.000      9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/U3134/A (NAND2_X2_A7TULL)    0.292    0.000 *    9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/U3134/Y (NAND2_X2_A7TULL)    0.161    0.166    9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/n2070 (net)     2    0.009        0.000      9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U3135/B (NAND2_X2_A7TULL)    0.161    0.000 *    9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U3135/Y (NAND2_X2_A7TULL)    0.357    0.279   10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/n5382 (net)     7    0.030        0.000     10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/U3136/A (INV_X2_A7TULL)    0.357    0.000 *   10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/U3136/Y (INV_X2_A7TULL)    0.218    0.222   10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/n5393 (net)     5    0.028        0.000     10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/U3137/S0 (MXI2_X2_A7TULL)    0.218    0.000 *   10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/U3137/Y (MXI2_X2_A7TULL)    0.329    0.364   10.785 f
  u_cortexm0integration/u_cortexm0/u_logic/n1973 (net)     3    0.025        0.000     10.785 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/A1 (OAI211_X2_A7TULL)    0.329    0.001 *   10.786 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/Y (OAI211_X2_A7TULL)    0.341    0.361   11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/n1971 (net)     1    0.005        0.000     11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/B0 (OAI2BB1_X2_A7TULL)    0.341    0.000 *   11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/Y (OAI2BB1_X2_A7TULL)    0.138    0.153   11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/n1972 (net)     1    0.006        0.000     11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/A0N (OAI2BB1_X4_A7TULL)    0.138    0.000 *   11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/Y (OAI2BB1_X4_A7TULL)    0.184    0.312   11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/n2071 (net)     4    0.023        0.000     11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/S0 (MXI2_X2_A7TULL)    0.184    0.000 *   11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/Y (MXI2_X2_A7TULL)    0.226    0.289   11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/n2592 (net)     3    0.010        0.000     11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/A0N (OAI2BB1_X2_A7TULL)    0.226    0.000 *   11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/Y (OAI2BB1_X2_A7TULL)    0.143    0.341   12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/n1976 (net)     1    0.005        0.000     12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/A1 (OAI22_X2_A7TULL)    0.143    0.000 *   12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/Y (OAI22_X2_A7TULL)    0.359    0.226   12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/n1977 (net)     1    0.006        0.000     12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/B0 (OAI21_X2_A7TULL)    0.359    0.000 *   12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/Y (OAI21_X2_A7TULL)    0.177    0.197   12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/n2015 (net)     2    0.008        0.000     12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/B0 (OAI21_X2_A7TULL)    0.177    0.000 *   12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/Y (OAI21_X2_A7TULL)    0.501    0.203   12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/n2593 (net)     4    0.017        0.000     12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/U3270/B (NAND2_X2_A7TULL)    0.501    0.000 *   12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/U3270/Y (NAND2_X2_A7TULL)    0.243    0.251   13.120 f
  u_cortexm0integration/u_cortexm0/u_logic/n2647 (net)     3    0.016        0.000     13.120 f
  u_cortexm0integration/u_cortexm0/u_logic/U4051/C (NOR3_X1_A7TULL)    0.243    0.000 *   13.120 f
  u_cortexm0integration/u_cortexm0/u_logic/U4051/Y (NOR3_X1_A7TULL)    1.139    0.821   13.941 r
  u_cortexm0integration/u_cortexm0/u_logic/n5380 (net)     3    0.022        0.000     13.941 r
  u_cortexm0integration/u_cortexm0/u_logic/U6695/B0 (OAI21_X1_A7TULL)    1.139    0.001 *   13.941 r
  u_cortexm0integration/u_cortexm0/u_logic/U6695/Y (OAI21_X1_A7TULL)    0.584    0.595   14.536 f
  u_cortexm0integration/u_cortexm0/u_logic/n5398 (net)     2    0.018        0.000     14.536 f
  u_cortexm0integration/u_cortexm0/u_logic/U6699/A0 (OAI32_X4_A7TULL)    0.584    0.000 *   14.536 f
  u_cortexm0integration/u_cortexm0/u_logic/U6699/Y (OAI32_X4_A7TULL)    1.086    0.840   15.376 r
  u_cortexm0integration/u_cortexm0/u_logic/n7590 (net)     4    0.047        0.000     15.376 r
  u_cortexm0integration/u_cortexm0/u_logic/U6700/B0 (OAI2BB2_X2_A7TULL)    1.086    0.002 *   15.378 r
  u_cortexm0integration/u_cortexm0/u_logic/U6700/Y (OAI2BB2_X2_A7TULL)    0.215    0.235   15.613 f
  u_cortexm0integration/u_cortexm0/u_logic/n5401 (net)     1    0.005        0.000     15.613 f
  u_cortexm0integration/u_cortexm0/u_logic/U6701/B0N (OAI21B_X4_A7TULL)    0.215    0.000 *   15.613 f
  u_cortexm0integration/u_cortexm0/u_logic/U6701/Y (OAI21B_X4_A7TULL)    0.124    0.306   15.920 f
  u_cortexm0integration/u_cortexm0/u_logic/n5404 (net)     1    0.010        0.000     15.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U6702/B (NOR2_X4_A7TULL)    0.124    0.000 *   15.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U6702/Y (NOR2_X4_A7TULL)    0.420    0.281   16.201 r
  u_cortexm0integration/u_cortexm0/u_logic/n5674 (net)     4    0.027        0.000     16.201 r
  u_cortexm0integration/u_cortexm0/u_logic/U6767/A0 (OAI21_X1_A7TULL)    0.420    0.000 *   16.201 r
  u_cortexm0integration/u_cortexm0/u_logic/U6767/Y (OAI21_X1_A7TULL)    0.193    0.225   16.427 f
  u_cortexm0integration/u_cortexm0/u_logic/n5494 (net)     1    0.004        0.000     16.427 f
  u_cortexm0integration/u_cortexm0/u_logic/U6768/B0 (AOI21_X1_A7TULL)    0.193    0.000 *   16.427 f
  u_cortexm0integration/u_cortexm0/u_logic/U6768/Y (AOI21_X1_A7TULL)    0.954    0.636   17.063 r
  u_cortexm0integration/u_cortexm0/u_logic/n6274 (net)     2    0.030        0.000     17.063 r
  u_cortexm0integration/u_cortexm0/u_logic/U6771/B (NAND3_X2_A7TULL)    0.954    0.001 *   17.064 r
  u_cortexm0integration/u_cortexm0/u_logic/U6771/Y (NAND3_X2_A7TULL)    1.974    1.439   18.503 f
  u_cortexm0integration/u_cortexm0/u_logic/Had775 (net)    16    0.150       0.000     18.503 f
  u_cortexm0integration/u_cortexm0/u_logic/P9ql85_reg/D (SDFFSQ_X1_A7TULL)    1.974    0.012 *   18.516 f
  data arrival time                                                                    18.516

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/P9ql85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -1.070     20.730
  data required time                                                                   20.730
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.730
  data arrival time                                                                   -18.516
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.215


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/N9sl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg/Q (SDFFRQ_X1_A7TULL)    0.302    0.744    2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/Mb2l85[59] (net)     3    0.023    0.000     2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/U3000/A (INV_X1_A7TULL)    0.302    0.000 *    2.745 f
  u_cortexm0integration/u_cortexm0/u_logic/U3000/Y (INV_X1_A7TULL)    0.237    0.240    2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/n2085 (net)     3    0.012        0.000      2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/U3002/A1 (OAI211_X1_A7TULL)    0.237    0.000 *    2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/U3002/Y (OAI211_X1_A7TULL)    0.382    0.333    3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/n1842 (net)     1    0.005        0.000      3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/U3003/A1 (OAI211_X2_A7TULL)    0.382    0.000 *    3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/U3003/Y (OAI211_X2_A7TULL)    0.696    0.587    3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/n1991 (net)     3    0.023        0.000      3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/U3004/S0 (MX2_X1_A7TULL)    0.696    0.000 *    3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/U3004/Y (MX2_X1_A7TULL)    0.220    0.558    4.462 f
  u_cortexm0integration/u_cortexm0/u_logic/n1849 (net)     3    0.011        0.000      4.462 f
  u_cortexm0integration/u_cortexm0/u_logic/U3007/A1 (OAI21_X1_A7TULL)    0.220    0.000 *    4.463 f
  u_cortexm0integration/u_cortexm0/u_logic/U3007/Y (OAI21_X1_A7TULL)    0.297    0.287    4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/n1845 (net)     1    0.005        0.000      4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/U3008/B1 (OAI2BB2_X2_A7TULL)    0.297    0.000 *    4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/U3008/Y (OAI2BB2_X2_A7TULL)    0.142    0.183    4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/n1847 (net)     1    0.005        0.000      4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/U3009/A0 (AOI2B1_X1_A7TULL)    0.142    0.000 *    4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/U3009/Y (AOI2B1_X1_A7TULL)    1.064    0.721    5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/n5389 (net)     5    0.031        0.000      5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/U3010/S0 (MXI2_X1_A7TULL)    1.064    0.000 *    5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/U3010/Y (MXI2_X1_A7TULL)    0.482    0.409    6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/n1860 (net)     3    0.012        0.000      6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/U3013/A1 (OAI21_X1_A7TULL)    0.482    0.000 *    6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/U3013/Y (OAI21_X1_A7TULL)    0.306    0.355    6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/n1856 (net)     1    0.005        0.000      6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/U3014/B1 (OAI2BB2_X2_A7TULL)    0.306    0.000 *    6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/U3014/Y (OAI2BB2_X2_A7TULL)    0.137    0.180    6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/n1859 (net)     1    0.004        0.000      6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/U3015/A0N (OAI2BB1_X2_A7TULL)    0.137    0.000 *    6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/U3015/Y (OAI2BB1_X2_A7TULL)    0.281    0.417    7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/n5390 (net)     5    0.024        0.000      7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/U3017/S0 (MXI2_X1_A7TULL)    0.281    0.000 *    7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/U3017/Y (MXI2_X1_A7TULL)    0.264    0.340    7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/n1958 (net)     2    0.006        0.000      7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/U3019/A1N (OAI2B2_X1_A7TULL)    0.264    0.000 *    7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/U3019/Y (OAI2B2_X1_A7TULL)    0.246    0.436    7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/n1866 (net)     1    0.005        0.000      7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/U3020/B0 (OAI2BB1_X2_A7TULL)    0.246    0.000 *    7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/U3020/Y (OAI2BB1_X2_A7TULL)    0.136    0.162    7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/n1868 (net)     1    0.004        0.000      7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/U3021/B (NOR2_X1_A7TULL)    0.136    0.000 *    7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/U3021/Y (NOR2_X1_A7TULL)    0.179    0.144    8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/n2249 (net)     2    0.008        0.000      8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U3022/B (NOR2_X1_A7TULL)    0.179    0.000 *    8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U3022/Y (NOR2_X1_A7TULL)    0.533    0.400    8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/n5388 (net)     4    0.015        0.000      8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/U3023/A (INV_X1_A7TULL)    0.533    0.000 *    8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/U3023/Y (INV_X1_A7TULL)    0.375    0.383    8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/n5383 (net)     5    0.027        0.000      8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/U3024/S0 (MXI2_X2_A7TULL)    0.375    0.000 *    8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/U3024/Y (MXI2_X2_A7TULL)    0.404    0.319    9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/n1962 (net)     3    0.012        0.000      9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/U3132/A1 (OAI21_X1_A7TULL)    0.404    0.000 *    9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/U3132/Y (OAI21_X1_A7TULL)    0.238    0.267    9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/n1963 (net)     1    0.005        0.000      9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U3133/B1 (OAI2BB2_X2_A7TULL)    0.238    0.000 *    9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U3133/Y (OAI2BB2_X2_A7TULL)    0.292    0.288    9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/n1965 (net)     1    0.006        0.000      9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/U3134/A (NAND2_X2_A7TULL)    0.292    0.000 *    9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/U3134/Y (NAND2_X2_A7TULL)    0.161    0.166    9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/n2070 (net)     2    0.009        0.000      9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U3135/B (NAND2_X2_A7TULL)    0.161    0.000 *    9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U3135/Y (NAND2_X2_A7TULL)    0.357    0.279   10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/n5382 (net)     7    0.030        0.000     10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/U3136/A (INV_X2_A7TULL)    0.357    0.000 *   10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/U3136/Y (INV_X2_A7TULL)    0.218    0.222   10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/n5393 (net)     5    0.028        0.000     10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/U3137/S0 (MXI2_X2_A7TULL)    0.218    0.000 *   10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/U3137/Y (MXI2_X2_A7TULL)    0.329    0.364   10.785 f
  u_cortexm0integration/u_cortexm0/u_logic/n1973 (net)     3    0.025        0.000     10.785 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/A1 (OAI211_X2_A7TULL)    0.329    0.001 *   10.786 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/Y (OAI211_X2_A7TULL)    0.341    0.361   11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/n1971 (net)     1    0.005        0.000     11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/B0 (OAI2BB1_X2_A7TULL)    0.341    0.000 *   11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/Y (OAI2BB1_X2_A7TULL)    0.138    0.153   11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/n1972 (net)     1    0.006        0.000     11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/A0N (OAI2BB1_X4_A7TULL)    0.138    0.000 *   11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/Y (OAI2BB1_X4_A7TULL)    0.184    0.312   11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/n2071 (net)     4    0.023        0.000     11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/S0 (MXI2_X2_A7TULL)    0.184    0.000 *   11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/Y (MXI2_X2_A7TULL)    0.226    0.289   11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/n2592 (net)     3    0.010        0.000     11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/A0N (OAI2BB1_X2_A7TULL)    0.226    0.000 *   11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/Y (OAI2BB1_X2_A7TULL)    0.143    0.341   12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/n1976 (net)     1    0.005        0.000     12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/A1 (OAI22_X2_A7TULL)    0.143    0.000 *   12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/Y (OAI22_X2_A7TULL)    0.359    0.226   12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/n1977 (net)     1    0.006        0.000     12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/B0 (OAI21_X2_A7TULL)    0.359    0.000 *   12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/Y (OAI21_X2_A7TULL)    0.177    0.197   12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/n2015 (net)     2    0.008        0.000     12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/B0 (OAI21_X2_A7TULL)    0.177    0.000 *   12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/Y (OAI21_X2_A7TULL)    0.501    0.203   12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/n2593 (net)     4    0.017        0.000     12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/U3270/B (NAND2_X2_A7TULL)    0.501    0.000 *   12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/U3270/Y (NAND2_X2_A7TULL)    0.243    0.251   13.120 f
  u_cortexm0integration/u_cortexm0/u_logic/n2647 (net)     3    0.016        0.000     13.120 f
  u_cortexm0integration/u_cortexm0/u_logic/U4051/C (NOR3_X1_A7TULL)    0.243    0.000 *   13.120 f
  u_cortexm0integration/u_cortexm0/u_logic/U4051/Y (NOR3_X1_A7TULL)    1.139    0.821   13.941 r
  u_cortexm0integration/u_cortexm0/u_logic/n5380 (net)     3    0.022        0.000     13.941 r
  u_cortexm0integration/u_cortexm0/u_logic/U6695/B0 (OAI21_X1_A7TULL)    1.139    0.001 *   13.941 r
  u_cortexm0integration/u_cortexm0/u_logic/U6695/Y (OAI21_X1_A7TULL)    0.584    0.595   14.536 f
  u_cortexm0integration/u_cortexm0/u_logic/n5398 (net)     2    0.018        0.000     14.536 f
  u_cortexm0integration/u_cortexm0/u_logic/U6699/A0 (OAI32_X4_A7TULL)    0.584    0.000 *   14.536 f
  u_cortexm0integration/u_cortexm0/u_logic/U6699/Y (OAI32_X4_A7TULL)    1.086    0.840   15.376 r
  u_cortexm0integration/u_cortexm0/u_logic/n7590 (net)     4    0.047        0.000     15.376 r
  u_cortexm0integration/u_cortexm0/u_logic/U6700/B0 (OAI2BB2_X2_A7TULL)    1.086    0.002 *   15.378 r
  u_cortexm0integration/u_cortexm0/u_logic/U6700/Y (OAI2BB2_X2_A7TULL)    0.215    0.235   15.613 f
  u_cortexm0integration/u_cortexm0/u_logic/n5401 (net)     1    0.005        0.000     15.613 f
  u_cortexm0integration/u_cortexm0/u_logic/U6701/B0N (OAI21B_X4_A7TULL)    0.215    0.000 *   15.613 f
  u_cortexm0integration/u_cortexm0/u_logic/U6701/Y (OAI21B_X4_A7TULL)    0.124    0.306   15.920 f
  u_cortexm0integration/u_cortexm0/u_logic/n5404 (net)     1    0.010        0.000     15.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U6702/B (NOR2_X4_A7TULL)    0.124    0.000 *   15.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U6702/Y (NOR2_X4_A7TULL)    0.420    0.281   16.201 r
  u_cortexm0integration/u_cortexm0/u_logic/n5674 (net)     4    0.027        0.000     16.201 r
  u_cortexm0integration/u_cortexm0/u_logic/U6767/A0 (OAI21_X1_A7TULL)    0.420    0.000 *   16.201 r
  u_cortexm0integration/u_cortexm0/u_logic/U6767/Y (OAI21_X1_A7TULL)    0.193    0.225   16.427 f
  u_cortexm0integration/u_cortexm0/u_logic/n5494 (net)     1    0.004        0.000     16.427 f
  u_cortexm0integration/u_cortexm0/u_logic/U6768/B0 (AOI21_X1_A7TULL)    0.193    0.000 *   16.427 f
  u_cortexm0integration/u_cortexm0/u_logic/U6768/Y (AOI21_X1_A7TULL)    0.954    0.636   17.063 r
  u_cortexm0integration/u_cortexm0/u_logic/n6274 (net)     2    0.030        0.000     17.063 r
  u_cortexm0integration/u_cortexm0/u_logic/U6771/B (NAND3_X2_A7TULL)    0.954    0.001 *   17.064 r
  u_cortexm0integration/u_cortexm0/u_logic/U6771/Y (NAND3_X2_A7TULL)    1.974    1.439   18.503 f
  u_cortexm0integration/u_cortexm0/u_logic/Had775 (net)    16    0.150       0.000     18.503 f
  u_cortexm0integration/u_cortexm0/u_logic/N9sl85_reg/D (SDFFSQ_X1_A7TULL)    1.974    0.011 *   18.515 f
  data arrival time                                                                    18.515

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/N9sl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -1.070     20.730
  data required time                                                                   20.730
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.730
  data arrival time                                                                   -18.515
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.216


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Rcrl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg/Q (SDFFRQ_X1_A7TULL)    0.302    0.744    2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/Mb2l85[59] (net)     3    0.023    0.000     2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/U3000/A (INV_X1_A7TULL)    0.302    0.000 *    2.745 f
  u_cortexm0integration/u_cortexm0/u_logic/U3000/Y (INV_X1_A7TULL)    0.237    0.240    2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/n2085 (net)     3    0.012        0.000      2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/U3002/A1 (OAI211_X1_A7TULL)    0.237    0.000 *    2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/U3002/Y (OAI211_X1_A7TULL)    0.382    0.333    3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/n1842 (net)     1    0.005        0.000      3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/U3003/A1 (OAI211_X2_A7TULL)    0.382    0.000 *    3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/U3003/Y (OAI211_X2_A7TULL)    0.696    0.587    3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/n1991 (net)     3    0.023        0.000      3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/U3004/S0 (MX2_X1_A7TULL)    0.696    0.000 *    3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/U3004/Y (MX2_X1_A7TULL)    0.220    0.558    4.462 f
  u_cortexm0integration/u_cortexm0/u_logic/n1849 (net)     3    0.011        0.000      4.462 f
  u_cortexm0integration/u_cortexm0/u_logic/U3007/A1 (OAI21_X1_A7TULL)    0.220    0.000 *    4.463 f
  u_cortexm0integration/u_cortexm0/u_logic/U3007/Y (OAI21_X1_A7TULL)    0.297    0.287    4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/n1845 (net)     1    0.005        0.000      4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/U3008/B1 (OAI2BB2_X2_A7TULL)    0.297    0.000 *    4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/U3008/Y (OAI2BB2_X2_A7TULL)    0.142    0.183    4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/n1847 (net)     1    0.005        0.000      4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/U3009/A0 (AOI2B1_X1_A7TULL)    0.142    0.000 *    4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/U3009/Y (AOI2B1_X1_A7TULL)    1.064    0.721    5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/n5389 (net)     5    0.031        0.000      5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/U3010/S0 (MXI2_X1_A7TULL)    1.064    0.000 *    5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/U3010/Y (MXI2_X1_A7TULL)    0.482    0.409    6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/n1860 (net)     3    0.012        0.000      6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/U3013/A1 (OAI21_X1_A7TULL)    0.482    0.000 *    6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/U3013/Y (OAI21_X1_A7TULL)    0.306    0.355    6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/n1856 (net)     1    0.005        0.000      6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/U3014/B1 (OAI2BB2_X2_A7TULL)    0.306    0.000 *    6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/U3014/Y (OAI2BB2_X2_A7TULL)    0.137    0.180    6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/n1859 (net)     1    0.004        0.000      6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/U3015/A0N (OAI2BB1_X2_A7TULL)    0.137    0.000 *    6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/U3015/Y (OAI2BB1_X2_A7TULL)    0.281    0.417    7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/n5390 (net)     5    0.024        0.000      7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/U3017/S0 (MXI2_X1_A7TULL)    0.281    0.000 *    7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/U3017/Y (MXI2_X1_A7TULL)    0.264    0.340    7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/n1958 (net)     2    0.006        0.000      7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/U3019/A1N (OAI2B2_X1_A7TULL)    0.264    0.000 *    7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/U3019/Y (OAI2B2_X1_A7TULL)    0.246    0.436    7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/n1866 (net)     1    0.005        0.000      7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/U3020/B0 (OAI2BB1_X2_A7TULL)    0.246    0.000 *    7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/U3020/Y (OAI2BB1_X2_A7TULL)    0.136    0.162    7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/n1868 (net)     1    0.004        0.000      7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/U3021/B (NOR2_X1_A7TULL)    0.136    0.000 *    7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/U3021/Y (NOR2_X1_A7TULL)    0.179    0.144    8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/n2249 (net)     2    0.008        0.000      8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U3022/B (NOR2_X1_A7TULL)    0.179    0.000 *    8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U3022/Y (NOR2_X1_A7TULL)    0.533    0.400    8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/n5388 (net)     4    0.015        0.000      8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/U3023/A (INV_X1_A7TULL)    0.533    0.000 *    8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/U3023/Y (INV_X1_A7TULL)    0.375    0.383    8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/n5383 (net)     5    0.027        0.000      8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/U3024/S0 (MXI2_X2_A7TULL)    0.375    0.000 *    8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/U3024/Y (MXI2_X2_A7TULL)    0.404    0.319    9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/n1962 (net)     3    0.012        0.000      9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/U3132/A1 (OAI21_X1_A7TULL)    0.404    0.000 *    9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/U3132/Y (OAI21_X1_A7TULL)    0.238    0.267    9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/n1963 (net)     1    0.005        0.000      9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U3133/B1 (OAI2BB2_X2_A7TULL)    0.238    0.000 *    9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U3133/Y (OAI2BB2_X2_A7TULL)    0.292    0.288    9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/n1965 (net)     1    0.006        0.000      9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/U3134/A (NAND2_X2_A7TULL)    0.292    0.000 *    9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/U3134/Y (NAND2_X2_A7TULL)    0.161    0.166    9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/n2070 (net)     2    0.009        0.000      9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U3135/B (NAND2_X2_A7TULL)    0.161    0.000 *    9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U3135/Y (NAND2_X2_A7TULL)    0.357    0.279   10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/n5382 (net)     7    0.030        0.000     10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/U3136/A (INV_X2_A7TULL)    0.357    0.000 *   10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/U3136/Y (INV_X2_A7TULL)    0.218    0.222   10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/n5393 (net)     5    0.028        0.000     10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/U3137/S0 (MXI2_X2_A7TULL)    0.218    0.000 *   10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/U3137/Y (MXI2_X2_A7TULL)    0.329    0.364   10.785 f
  u_cortexm0integration/u_cortexm0/u_logic/n1973 (net)     3    0.025        0.000     10.785 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/A1 (OAI211_X2_A7TULL)    0.329    0.001 *   10.786 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/Y (OAI211_X2_A7TULL)    0.341    0.361   11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/n1971 (net)     1    0.005        0.000     11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/B0 (OAI2BB1_X2_A7TULL)    0.341    0.000 *   11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/Y (OAI2BB1_X2_A7TULL)    0.138    0.153   11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/n1972 (net)     1    0.006        0.000     11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/A0N (OAI2BB1_X4_A7TULL)    0.138    0.000 *   11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/Y (OAI2BB1_X4_A7TULL)    0.184    0.312   11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/n2071 (net)     4    0.023        0.000     11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/S0 (MXI2_X2_A7TULL)    0.184    0.000 *   11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/Y (MXI2_X2_A7TULL)    0.226    0.289   11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/n2592 (net)     3    0.010        0.000     11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/A0N (OAI2BB1_X2_A7TULL)    0.226    0.000 *   11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/Y (OAI2BB1_X2_A7TULL)    0.143    0.341   12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/n1976 (net)     1    0.005        0.000     12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/A1 (OAI22_X2_A7TULL)    0.143    0.000 *   12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/Y (OAI22_X2_A7TULL)    0.359    0.226   12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/n1977 (net)     1    0.006        0.000     12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/B0 (OAI21_X2_A7TULL)    0.359    0.000 *   12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/Y (OAI21_X2_A7TULL)    0.177    0.197   12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/n2015 (net)     2    0.008        0.000     12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/B0 (OAI21_X2_A7TULL)    0.177    0.000 *   12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/Y (OAI21_X2_A7TULL)    0.501    0.203   12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/n2593 (net)     4    0.017        0.000     12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/U3270/B (NAND2_X2_A7TULL)    0.501    0.000 *   12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/U3270/Y (NAND2_X2_A7TULL)    0.243    0.251   13.120 f
  u_cortexm0integration/u_cortexm0/u_logic/n2647 (net)     3    0.016        0.000     13.120 f
  u_cortexm0integration/u_cortexm0/u_logic/U4051/C (NOR3_X1_A7TULL)    0.243    0.000 *   13.120 f
  u_cortexm0integration/u_cortexm0/u_logic/U4051/Y (NOR3_X1_A7TULL)    1.139    0.821   13.941 r
  u_cortexm0integration/u_cortexm0/u_logic/n5380 (net)     3    0.022        0.000     13.941 r
  u_cortexm0integration/u_cortexm0/u_logic/U6695/B0 (OAI21_X1_A7TULL)    1.139    0.001 *   13.941 r
  u_cortexm0integration/u_cortexm0/u_logic/U6695/Y (OAI21_X1_A7TULL)    0.584    0.595   14.536 f
  u_cortexm0integration/u_cortexm0/u_logic/n5398 (net)     2    0.018        0.000     14.536 f
  u_cortexm0integration/u_cortexm0/u_logic/U6699/A0 (OAI32_X4_A7TULL)    0.584    0.000 *   14.536 f
  u_cortexm0integration/u_cortexm0/u_logic/U6699/Y (OAI32_X4_A7TULL)    1.086    0.840   15.376 r
  u_cortexm0integration/u_cortexm0/u_logic/n7590 (net)     4    0.047        0.000     15.376 r
  u_cortexm0integration/u_cortexm0/u_logic/U6700/B0 (OAI2BB2_X2_A7TULL)    1.086    0.002 *   15.378 r
  u_cortexm0integration/u_cortexm0/u_logic/U6700/Y (OAI2BB2_X2_A7TULL)    0.215    0.235   15.613 f
  u_cortexm0integration/u_cortexm0/u_logic/n5401 (net)     1    0.005        0.000     15.613 f
  u_cortexm0integration/u_cortexm0/u_logic/U6701/B0N (OAI21B_X4_A7TULL)    0.215    0.000 *   15.613 f
  u_cortexm0integration/u_cortexm0/u_logic/U6701/Y (OAI21B_X4_A7TULL)    0.124    0.306   15.920 f
  u_cortexm0integration/u_cortexm0/u_logic/n5404 (net)     1    0.010        0.000     15.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U6702/B (NOR2_X4_A7TULL)    0.124    0.000 *   15.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U6702/Y (NOR2_X4_A7TULL)    0.420    0.281   16.201 r
  u_cortexm0integration/u_cortexm0/u_logic/n5674 (net)     4    0.027        0.000     16.201 r
  u_cortexm0integration/u_cortexm0/u_logic/U6767/A0 (OAI21_X1_A7TULL)    0.420    0.000 *   16.201 r
  u_cortexm0integration/u_cortexm0/u_logic/U6767/Y (OAI21_X1_A7TULL)    0.193    0.225   16.427 f
  u_cortexm0integration/u_cortexm0/u_logic/n5494 (net)     1    0.004        0.000     16.427 f
  u_cortexm0integration/u_cortexm0/u_logic/U6768/B0 (AOI21_X1_A7TULL)    0.193    0.000 *   16.427 f
  u_cortexm0integration/u_cortexm0/u_logic/U6768/Y (AOI21_X1_A7TULL)    0.954    0.636   17.063 r
  u_cortexm0integration/u_cortexm0/u_logic/n6274 (net)     2    0.030        0.000     17.063 r
  u_cortexm0integration/u_cortexm0/u_logic/U6771/B (NAND3_X2_A7TULL)    0.954    0.001 *   17.064 r
  u_cortexm0integration/u_cortexm0/u_logic/U6771/Y (NAND3_X2_A7TULL)    1.974    1.439   18.503 f
  u_cortexm0integration/u_cortexm0/u_logic/Had775 (net)    16    0.150       0.000     18.503 f
  u_cortexm0integration/u_cortexm0/u_logic/Rcrl85_reg/D (SDFFSQ_X1_A7TULL)    1.974    0.010 *   18.514 f
  data arrival time                                                                    18.514

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Rcrl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -1.070     20.730
  data required time                                                                   20.730
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.730
  data arrival time                                                                   -18.514
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.217


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Pk6m85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg/Q (SDFFRQ_X1_A7TULL)    0.302    0.744    2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/Mb2l85[59] (net)     3    0.023    0.000     2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/U3000/A (INV_X1_A7TULL)    0.302    0.000 *    2.745 f
  u_cortexm0integration/u_cortexm0/u_logic/U3000/Y (INV_X1_A7TULL)    0.237    0.240    2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/n2085 (net)     3    0.012        0.000      2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/U3002/A1 (OAI211_X1_A7TULL)    0.237    0.000 *    2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/U3002/Y (OAI211_X1_A7TULL)    0.382    0.333    3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/n1842 (net)     1    0.005        0.000      3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/U3003/A1 (OAI211_X2_A7TULL)    0.382    0.000 *    3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/U3003/Y (OAI211_X2_A7TULL)    0.696    0.587    3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/n1991 (net)     3    0.023        0.000      3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/U3004/S0 (MX2_X1_A7TULL)    0.696    0.000 *    3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/U3004/Y (MX2_X1_A7TULL)    0.220    0.558    4.462 f
  u_cortexm0integration/u_cortexm0/u_logic/n1849 (net)     3    0.011        0.000      4.462 f
  u_cortexm0integration/u_cortexm0/u_logic/U3007/A1 (OAI21_X1_A7TULL)    0.220    0.000 *    4.463 f
  u_cortexm0integration/u_cortexm0/u_logic/U3007/Y (OAI21_X1_A7TULL)    0.297    0.287    4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/n1845 (net)     1    0.005        0.000      4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/U3008/B1 (OAI2BB2_X2_A7TULL)    0.297    0.000 *    4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/U3008/Y (OAI2BB2_X2_A7TULL)    0.142    0.183    4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/n1847 (net)     1    0.005        0.000      4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/U3009/A0 (AOI2B1_X1_A7TULL)    0.142    0.000 *    4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/U3009/Y (AOI2B1_X1_A7TULL)    1.064    0.721    5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/n5389 (net)     5    0.031        0.000      5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/U3010/S0 (MXI2_X1_A7TULL)    1.064    0.000 *    5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/U3010/Y (MXI2_X1_A7TULL)    0.482    0.409    6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/n1860 (net)     3    0.012        0.000      6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/U3013/A1 (OAI21_X1_A7TULL)    0.482    0.000 *    6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/U3013/Y (OAI21_X1_A7TULL)    0.306    0.355    6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/n1856 (net)     1    0.005        0.000      6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/U3014/B1 (OAI2BB2_X2_A7TULL)    0.306    0.000 *    6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/U3014/Y (OAI2BB2_X2_A7TULL)    0.137    0.180    6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/n1859 (net)     1    0.004        0.000      6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/U3015/A0N (OAI2BB1_X2_A7TULL)    0.137    0.000 *    6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/U3015/Y (OAI2BB1_X2_A7TULL)    0.281    0.417    7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/n5390 (net)     5    0.024        0.000      7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/U3017/S0 (MXI2_X1_A7TULL)    0.281    0.000 *    7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/U3017/Y (MXI2_X1_A7TULL)    0.264    0.340    7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/n1958 (net)     2    0.006        0.000      7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/U3019/A1N (OAI2B2_X1_A7TULL)    0.264    0.000 *    7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/U3019/Y (OAI2B2_X1_A7TULL)    0.246    0.436    7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/n1866 (net)     1    0.005        0.000      7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/U3020/B0 (OAI2BB1_X2_A7TULL)    0.246    0.000 *    7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/U3020/Y (OAI2BB1_X2_A7TULL)    0.136    0.162    7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/n1868 (net)     1    0.004        0.000      7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/U3021/B (NOR2_X1_A7TULL)    0.136    0.000 *    7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/U3021/Y (NOR2_X1_A7TULL)    0.179    0.144    8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/n2249 (net)     2    0.008        0.000      8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U3022/B (NOR2_X1_A7TULL)    0.179    0.000 *    8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U3022/Y (NOR2_X1_A7TULL)    0.533    0.400    8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/n5388 (net)     4    0.015        0.000      8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/U3023/A (INV_X1_A7TULL)    0.533    0.000 *    8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/U3023/Y (INV_X1_A7TULL)    0.375    0.383    8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/n5383 (net)     5    0.027        0.000      8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/U3024/S0 (MXI2_X2_A7TULL)    0.375    0.000 *    8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/U3024/Y (MXI2_X2_A7TULL)    0.404    0.319    9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/n1962 (net)     3    0.012        0.000      9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/U3132/A1 (OAI21_X1_A7TULL)    0.404    0.000 *    9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/U3132/Y (OAI21_X1_A7TULL)    0.238    0.267    9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/n1963 (net)     1    0.005        0.000      9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U3133/B1 (OAI2BB2_X2_A7TULL)    0.238    0.000 *    9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U3133/Y (OAI2BB2_X2_A7TULL)    0.292    0.288    9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/n1965 (net)     1    0.006        0.000      9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/U3134/A (NAND2_X2_A7TULL)    0.292    0.000 *    9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/U3134/Y (NAND2_X2_A7TULL)    0.161    0.166    9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/n2070 (net)     2    0.009        0.000      9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U3135/B (NAND2_X2_A7TULL)    0.161    0.000 *    9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U3135/Y (NAND2_X2_A7TULL)    0.357    0.279   10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/n5382 (net)     7    0.030        0.000     10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/U3136/A (INV_X2_A7TULL)    0.357    0.000 *   10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/U3136/Y (INV_X2_A7TULL)    0.218    0.222   10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/n5393 (net)     5    0.028        0.000     10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/U3137/S0 (MXI2_X2_A7TULL)    0.218    0.000 *   10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/U3137/Y (MXI2_X2_A7TULL)    0.329    0.364   10.785 f
  u_cortexm0integration/u_cortexm0/u_logic/n1973 (net)     3    0.025        0.000     10.785 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/A1 (OAI211_X2_A7TULL)    0.329    0.001 *   10.786 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/Y (OAI211_X2_A7TULL)    0.341    0.361   11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/n1971 (net)     1    0.005        0.000     11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/B0 (OAI2BB1_X2_A7TULL)    0.341    0.000 *   11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/Y (OAI2BB1_X2_A7TULL)    0.138    0.153   11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/n1972 (net)     1    0.006        0.000     11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/A0N (OAI2BB1_X4_A7TULL)    0.138    0.000 *   11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/Y (OAI2BB1_X4_A7TULL)    0.184    0.312   11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/n2071 (net)     4    0.023        0.000     11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/S0 (MXI2_X2_A7TULL)    0.184    0.000 *   11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/Y (MXI2_X2_A7TULL)    0.226    0.289   11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/n2592 (net)     3    0.010        0.000     11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/A0N (OAI2BB1_X2_A7TULL)    0.226    0.000 *   11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/Y (OAI2BB1_X2_A7TULL)    0.143    0.341   12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/n1976 (net)     1    0.005        0.000     12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/A1 (OAI22_X2_A7TULL)    0.143    0.000 *   12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/Y (OAI22_X2_A7TULL)    0.359    0.226   12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/n1977 (net)     1    0.006        0.000     12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/B0 (OAI21_X2_A7TULL)    0.359    0.000 *   12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/Y (OAI21_X2_A7TULL)    0.177    0.197   12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/n2015 (net)     2    0.008        0.000     12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/B0 (OAI21_X2_A7TULL)    0.177    0.000 *   12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/Y (OAI21_X2_A7TULL)    0.501    0.203   12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/n2593 (net)     4    0.017        0.000     12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/U3270/B (NAND2_X2_A7TULL)    0.501    0.000 *   12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/U3270/Y (NAND2_X2_A7TULL)    0.243    0.251   13.120 f
  u_cortexm0integration/u_cortexm0/u_logic/n2647 (net)     3    0.016        0.000     13.120 f
  u_cortexm0integration/u_cortexm0/u_logic/U4051/C (NOR3_X1_A7TULL)    0.243    0.000 *   13.120 f
  u_cortexm0integration/u_cortexm0/u_logic/U4051/Y (NOR3_X1_A7TULL)    1.139    0.821   13.941 r
  u_cortexm0integration/u_cortexm0/u_logic/n5380 (net)     3    0.022        0.000     13.941 r
  u_cortexm0integration/u_cortexm0/u_logic/U6695/B0 (OAI21_X1_A7TULL)    1.139    0.001 *   13.941 r
  u_cortexm0integration/u_cortexm0/u_logic/U6695/Y (OAI21_X1_A7TULL)    0.584    0.595   14.536 f
  u_cortexm0integration/u_cortexm0/u_logic/n5398 (net)     2    0.018        0.000     14.536 f
  u_cortexm0integration/u_cortexm0/u_logic/U6699/A0 (OAI32_X4_A7TULL)    0.584    0.000 *   14.536 f
  u_cortexm0integration/u_cortexm0/u_logic/U6699/Y (OAI32_X4_A7TULL)    1.086    0.840   15.376 r
  u_cortexm0integration/u_cortexm0/u_logic/n7590 (net)     4    0.047        0.000     15.376 r
  u_cortexm0integration/u_cortexm0/u_logic/U6700/B0 (OAI2BB2_X2_A7TULL)    1.086    0.002 *   15.378 r
  u_cortexm0integration/u_cortexm0/u_logic/U6700/Y (OAI2BB2_X2_A7TULL)    0.215    0.235   15.613 f
  u_cortexm0integration/u_cortexm0/u_logic/n5401 (net)     1    0.005        0.000     15.613 f
  u_cortexm0integration/u_cortexm0/u_logic/U6701/B0N (OAI21B_X4_A7TULL)    0.215    0.000 *   15.613 f
  u_cortexm0integration/u_cortexm0/u_logic/U6701/Y (OAI21B_X4_A7TULL)    0.124    0.306   15.920 f
  u_cortexm0integration/u_cortexm0/u_logic/n5404 (net)     1    0.010        0.000     15.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U6702/B (NOR2_X4_A7TULL)    0.124    0.000 *   15.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U6702/Y (NOR2_X4_A7TULL)    0.420    0.281   16.201 r
  u_cortexm0integration/u_cortexm0/u_logic/n5674 (net)     4    0.027        0.000     16.201 r
  u_cortexm0integration/u_cortexm0/u_logic/U6767/A0 (OAI21_X1_A7TULL)    0.420    0.000 *   16.201 r
  u_cortexm0integration/u_cortexm0/u_logic/U6767/Y (OAI21_X1_A7TULL)    0.193    0.225   16.427 f
  u_cortexm0integration/u_cortexm0/u_logic/n5494 (net)     1    0.004        0.000     16.427 f
  u_cortexm0integration/u_cortexm0/u_logic/U6768/B0 (AOI21_X1_A7TULL)    0.193    0.000 *   16.427 f
  u_cortexm0integration/u_cortexm0/u_logic/U6768/Y (AOI21_X1_A7TULL)    0.954    0.636   17.063 r
  u_cortexm0integration/u_cortexm0/u_logic/n6274 (net)     2    0.030        0.000     17.063 r
  u_cortexm0integration/u_cortexm0/u_logic/U6771/B (NAND3_X2_A7TULL)    0.954    0.001 *   17.064 r
  u_cortexm0integration/u_cortexm0/u_logic/U6771/Y (NAND3_X2_A7TULL)    1.974    1.439   18.503 f
  u_cortexm0integration/u_cortexm0/u_logic/Had775 (net)    16    0.150       0.000     18.503 f
  u_cortexm0integration/u_cortexm0/u_logic/Pk6m85_reg/D (SDFFSQ_X1_A7TULL)    1.974    0.007 *   18.510 f
  data arrival time                                                                    18.510

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Pk6m85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -1.070     20.730
  data required time                                                                   20.730
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.730
  data arrival time                                                                   -18.510
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.220


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Hxll85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg/Q (SDFFRQ_X1_A7TULL)    0.302    0.744    2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/Mb2l85[59] (net)     3    0.023    0.000     2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/U3000/A (INV_X1_A7TULL)    0.302    0.000 *    2.745 f
  u_cortexm0integration/u_cortexm0/u_logic/U3000/Y (INV_X1_A7TULL)    0.237    0.240    2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/n2085 (net)     3    0.012        0.000      2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/U3002/A1 (OAI211_X1_A7TULL)    0.237    0.000 *    2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/U3002/Y (OAI211_X1_A7TULL)    0.382    0.333    3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/n1842 (net)     1    0.005        0.000      3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/U3003/A1 (OAI211_X2_A7TULL)    0.382    0.000 *    3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/U3003/Y (OAI211_X2_A7TULL)    0.696    0.587    3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/n1991 (net)     3    0.023        0.000      3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/U3004/S0 (MX2_X1_A7TULL)    0.696    0.000 *    3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/U3004/Y (MX2_X1_A7TULL)    0.220    0.558    4.462 f
  u_cortexm0integration/u_cortexm0/u_logic/n1849 (net)     3    0.011        0.000      4.462 f
  u_cortexm0integration/u_cortexm0/u_logic/U3007/A1 (OAI21_X1_A7TULL)    0.220    0.000 *    4.463 f
  u_cortexm0integration/u_cortexm0/u_logic/U3007/Y (OAI21_X1_A7TULL)    0.297    0.287    4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/n1845 (net)     1    0.005        0.000      4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/U3008/B1 (OAI2BB2_X2_A7TULL)    0.297    0.000 *    4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/U3008/Y (OAI2BB2_X2_A7TULL)    0.142    0.183    4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/n1847 (net)     1    0.005        0.000      4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/U3009/A0 (AOI2B1_X1_A7TULL)    0.142    0.000 *    4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/U3009/Y (AOI2B1_X1_A7TULL)    1.064    0.721    5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/n5389 (net)     5    0.031        0.000      5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/U3010/S0 (MXI2_X1_A7TULL)    1.064    0.000 *    5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/U3010/Y (MXI2_X1_A7TULL)    0.482    0.409    6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/n1860 (net)     3    0.012        0.000      6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/U3013/A1 (OAI21_X1_A7TULL)    0.482    0.000 *    6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/U3013/Y (OAI21_X1_A7TULL)    0.306    0.355    6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/n1856 (net)     1    0.005        0.000      6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/U3014/B1 (OAI2BB2_X2_A7TULL)    0.306    0.000 *    6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/U3014/Y (OAI2BB2_X2_A7TULL)    0.137    0.180    6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/n1859 (net)     1    0.004        0.000      6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/U3015/A0N (OAI2BB1_X2_A7TULL)    0.137    0.000 *    6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/U3015/Y (OAI2BB1_X2_A7TULL)    0.281    0.417    7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/n5390 (net)     5    0.024        0.000      7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/U3017/S0 (MXI2_X1_A7TULL)    0.281    0.000 *    7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/U3017/Y (MXI2_X1_A7TULL)    0.264    0.340    7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/n1958 (net)     2    0.006        0.000      7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/U3019/A1N (OAI2B2_X1_A7TULL)    0.264    0.000 *    7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/U3019/Y (OAI2B2_X1_A7TULL)    0.246    0.436    7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/n1866 (net)     1    0.005        0.000      7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/U3020/B0 (OAI2BB1_X2_A7TULL)    0.246    0.000 *    7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/U3020/Y (OAI2BB1_X2_A7TULL)    0.136    0.162    7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/n1868 (net)     1    0.004        0.000      7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/U3021/B (NOR2_X1_A7TULL)    0.136    0.000 *    7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/U3021/Y (NOR2_X1_A7TULL)    0.179    0.144    8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/n2249 (net)     2    0.008        0.000      8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U3022/B (NOR2_X1_A7TULL)    0.179    0.000 *    8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U3022/Y (NOR2_X1_A7TULL)    0.533    0.400    8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/n5388 (net)     4    0.015        0.000      8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/U3023/A (INV_X1_A7TULL)    0.533    0.000 *    8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/U3023/Y (INV_X1_A7TULL)    0.375    0.383    8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/n5383 (net)     5    0.027        0.000      8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/U3024/S0 (MXI2_X2_A7TULL)    0.375    0.000 *    8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/U3024/Y (MXI2_X2_A7TULL)    0.404    0.319    9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/n1962 (net)     3    0.012        0.000      9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/U3132/A1 (OAI21_X1_A7TULL)    0.404    0.000 *    9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/U3132/Y (OAI21_X1_A7TULL)    0.238    0.267    9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/n1963 (net)     1    0.005        0.000      9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U3133/B1 (OAI2BB2_X2_A7TULL)    0.238    0.000 *    9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U3133/Y (OAI2BB2_X2_A7TULL)    0.292    0.288    9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/n1965 (net)     1    0.006        0.000      9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/U3134/A (NAND2_X2_A7TULL)    0.292    0.000 *    9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/U3134/Y (NAND2_X2_A7TULL)    0.161    0.166    9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/n2070 (net)     2    0.009        0.000      9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U3135/B (NAND2_X2_A7TULL)    0.161    0.000 *    9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U3135/Y (NAND2_X2_A7TULL)    0.357    0.279   10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/n5382 (net)     7    0.030        0.000     10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/U3136/A (INV_X2_A7TULL)    0.357    0.000 *   10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/U3136/Y (INV_X2_A7TULL)    0.218    0.222   10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/n5393 (net)     5    0.028        0.000     10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/U3137/S0 (MXI2_X2_A7TULL)    0.218    0.000 *   10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/U3137/Y (MXI2_X2_A7TULL)    0.329    0.364   10.785 f
  u_cortexm0integration/u_cortexm0/u_logic/n1973 (net)     3    0.025        0.000     10.785 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/A1 (OAI211_X2_A7TULL)    0.329    0.001 *   10.786 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/Y (OAI211_X2_A7TULL)    0.341    0.361   11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/n1971 (net)     1    0.005        0.000     11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/B0 (OAI2BB1_X2_A7TULL)    0.341    0.000 *   11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/Y (OAI2BB1_X2_A7TULL)    0.138    0.153   11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/n1972 (net)     1    0.006        0.000     11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/A0N (OAI2BB1_X4_A7TULL)    0.138    0.000 *   11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/Y (OAI2BB1_X4_A7TULL)    0.184    0.312   11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/n2071 (net)     4    0.023        0.000     11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/S0 (MXI2_X2_A7TULL)    0.184    0.000 *   11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/Y (MXI2_X2_A7TULL)    0.226    0.289   11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/n2592 (net)     3    0.010        0.000     11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/A0N (OAI2BB1_X2_A7TULL)    0.226    0.000 *   11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/Y (OAI2BB1_X2_A7TULL)    0.143    0.341   12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/n1976 (net)     1    0.005        0.000     12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/A1 (OAI22_X2_A7TULL)    0.143    0.000 *   12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/Y (OAI22_X2_A7TULL)    0.359    0.226   12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/n1977 (net)     1    0.006        0.000     12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/B0 (OAI21_X2_A7TULL)    0.359    0.000 *   12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/Y (OAI21_X2_A7TULL)    0.177    0.197   12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/n2015 (net)     2    0.008        0.000     12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/B0 (OAI21_X2_A7TULL)    0.177    0.000 *   12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/Y (OAI21_X2_A7TULL)    0.501    0.203   12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/n2593 (net)     4    0.017        0.000     12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/U3270/B (NAND2_X2_A7TULL)    0.501    0.000 *   12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/U3270/Y (NAND2_X2_A7TULL)    0.243    0.251   13.120 f
  u_cortexm0integration/u_cortexm0/u_logic/n2647 (net)     3    0.016        0.000     13.120 f
  u_cortexm0integration/u_cortexm0/u_logic/U4051/C (NOR3_X1_A7TULL)    0.243    0.000 *   13.120 f
  u_cortexm0integration/u_cortexm0/u_logic/U4051/Y (NOR3_X1_A7TULL)    1.139    0.821   13.941 r
  u_cortexm0integration/u_cortexm0/u_logic/n5380 (net)     3    0.022        0.000     13.941 r
  u_cortexm0integration/u_cortexm0/u_logic/U6695/B0 (OAI21_X1_A7TULL)    1.139    0.001 *   13.941 r
  u_cortexm0integration/u_cortexm0/u_logic/U6695/Y (OAI21_X1_A7TULL)    0.584    0.595   14.536 f
  u_cortexm0integration/u_cortexm0/u_logic/n5398 (net)     2    0.018        0.000     14.536 f
  u_cortexm0integration/u_cortexm0/u_logic/U6699/A0 (OAI32_X4_A7TULL)    0.584    0.000 *   14.536 f
  u_cortexm0integration/u_cortexm0/u_logic/U6699/Y (OAI32_X4_A7TULL)    1.086    0.840   15.376 r
  u_cortexm0integration/u_cortexm0/u_logic/n7590 (net)     4    0.047        0.000     15.376 r
  u_cortexm0integration/u_cortexm0/u_logic/U6700/B0 (OAI2BB2_X2_A7TULL)    1.086    0.002 *   15.378 r
  u_cortexm0integration/u_cortexm0/u_logic/U6700/Y (OAI2BB2_X2_A7TULL)    0.215    0.235   15.613 f
  u_cortexm0integration/u_cortexm0/u_logic/n5401 (net)     1    0.005        0.000     15.613 f
  u_cortexm0integration/u_cortexm0/u_logic/U6701/B0N (OAI21B_X4_A7TULL)    0.215    0.000 *   15.613 f
  u_cortexm0integration/u_cortexm0/u_logic/U6701/Y (OAI21B_X4_A7TULL)    0.124    0.306   15.920 f
  u_cortexm0integration/u_cortexm0/u_logic/n5404 (net)     1    0.010        0.000     15.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U6702/B (NOR2_X4_A7TULL)    0.124    0.000 *   15.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U6702/Y (NOR2_X4_A7TULL)    0.420    0.281   16.201 r
  u_cortexm0integration/u_cortexm0/u_logic/n5674 (net)     4    0.027        0.000     16.201 r
  u_cortexm0integration/u_cortexm0/u_logic/U6767/A0 (OAI21_X1_A7TULL)    0.420    0.000 *   16.201 r
  u_cortexm0integration/u_cortexm0/u_logic/U6767/Y (OAI21_X1_A7TULL)    0.193    0.225   16.427 f
  u_cortexm0integration/u_cortexm0/u_logic/n5494 (net)     1    0.004        0.000     16.427 f
  u_cortexm0integration/u_cortexm0/u_logic/U6768/B0 (AOI21_X1_A7TULL)    0.193    0.000 *   16.427 f
  u_cortexm0integration/u_cortexm0/u_logic/U6768/Y (AOI21_X1_A7TULL)    0.954    0.636   17.063 r
  u_cortexm0integration/u_cortexm0/u_logic/n6274 (net)     2    0.030        0.000     17.063 r
  u_cortexm0integration/u_cortexm0/u_logic/U6771/B (NAND3_X2_A7TULL)    0.954    0.001 *   17.064 r
  u_cortexm0integration/u_cortexm0/u_logic/U6771/Y (NAND3_X2_A7TULL)    1.974    1.439   18.503 f
  u_cortexm0integration/u_cortexm0/u_logic/Had775 (net)    16    0.150       0.000     18.503 f
  u_cortexm0integration/u_cortexm0/u_logic/Hxll85_reg/D (SDFFSQ_X1_A7TULL)    1.974    0.006 *   18.509 f
  data arrival time                                                                    18.509

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Hxll85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -1.070     20.730
  data required time                                                                   20.730
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.730
  data arrival time                                                                   -18.509
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.221


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/J0nl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg/Q (SDFFRQ_X1_A7TULL)    0.302    0.744    2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/Mb2l85[59] (net)     3    0.023    0.000     2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/U3000/A (INV_X1_A7TULL)    0.302    0.000 *    2.745 f
  u_cortexm0integration/u_cortexm0/u_logic/U3000/Y (INV_X1_A7TULL)    0.237    0.240    2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/n2085 (net)     3    0.012        0.000      2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/U3002/A1 (OAI211_X1_A7TULL)    0.237    0.000 *    2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/U3002/Y (OAI211_X1_A7TULL)    0.382    0.333    3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/n1842 (net)     1    0.005        0.000      3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/U3003/A1 (OAI211_X2_A7TULL)    0.382    0.000 *    3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/U3003/Y (OAI211_X2_A7TULL)    0.696    0.587    3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/n1991 (net)     3    0.023        0.000      3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/U3004/S0 (MX2_X1_A7TULL)    0.696    0.000 *    3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/U3004/Y (MX2_X1_A7TULL)    0.220    0.558    4.462 f
  u_cortexm0integration/u_cortexm0/u_logic/n1849 (net)     3    0.011        0.000      4.462 f
  u_cortexm0integration/u_cortexm0/u_logic/U3007/A1 (OAI21_X1_A7TULL)    0.220    0.000 *    4.463 f
  u_cortexm0integration/u_cortexm0/u_logic/U3007/Y (OAI21_X1_A7TULL)    0.297    0.287    4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/n1845 (net)     1    0.005        0.000      4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/U3008/B1 (OAI2BB2_X2_A7TULL)    0.297    0.000 *    4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/U3008/Y (OAI2BB2_X2_A7TULL)    0.142    0.183    4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/n1847 (net)     1    0.005        0.000      4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/U3009/A0 (AOI2B1_X1_A7TULL)    0.142    0.000 *    4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/U3009/Y (AOI2B1_X1_A7TULL)    1.064    0.721    5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/n5389 (net)     5    0.031        0.000      5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/U3010/S0 (MXI2_X1_A7TULL)    1.064    0.000 *    5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/U3010/Y (MXI2_X1_A7TULL)    0.482    0.409    6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/n1860 (net)     3    0.012        0.000      6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/U3013/A1 (OAI21_X1_A7TULL)    0.482    0.000 *    6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/U3013/Y (OAI21_X1_A7TULL)    0.306    0.355    6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/n1856 (net)     1    0.005        0.000      6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/U3014/B1 (OAI2BB2_X2_A7TULL)    0.306    0.000 *    6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/U3014/Y (OAI2BB2_X2_A7TULL)    0.137    0.180    6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/n1859 (net)     1    0.004        0.000      6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/U3015/A0N (OAI2BB1_X2_A7TULL)    0.137    0.000 *    6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/U3015/Y (OAI2BB1_X2_A7TULL)    0.281    0.417    7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/n5390 (net)     5    0.024        0.000      7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/U3017/S0 (MXI2_X1_A7TULL)    0.281    0.000 *    7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/U3017/Y (MXI2_X1_A7TULL)    0.264    0.340    7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/n1958 (net)     2    0.006        0.000      7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/U3019/A1N (OAI2B2_X1_A7TULL)    0.264    0.000 *    7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/U3019/Y (OAI2B2_X1_A7TULL)    0.246    0.436    7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/n1866 (net)     1    0.005        0.000      7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/U3020/B0 (OAI2BB1_X2_A7TULL)    0.246    0.000 *    7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/U3020/Y (OAI2BB1_X2_A7TULL)    0.136    0.162    7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/n1868 (net)     1    0.004        0.000      7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/U3021/B (NOR2_X1_A7TULL)    0.136    0.000 *    7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/U3021/Y (NOR2_X1_A7TULL)    0.179    0.144    8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/n2249 (net)     2    0.008        0.000      8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U3022/B (NOR2_X1_A7TULL)    0.179    0.000 *    8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U3022/Y (NOR2_X1_A7TULL)    0.533    0.400    8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/n5388 (net)     4    0.015        0.000      8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/U3023/A (INV_X1_A7TULL)    0.533    0.000 *    8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/U3023/Y (INV_X1_A7TULL)    0.375    0.383    8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/n5383 (net)     5    0.027        0.000      8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/U3024/S0 (MXI2_X2_A7TULL)    0.375    0.000 *    8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/U3024/Y (MXI2_X2_A7TULL)    0.404    0.319    9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/n1962 (net)     3    0.012        0.000      9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/U3132/A1 (OAI21_X1_A7TULL)    0.404    0.000 *    9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/U3132/Y (OAI21_X1_A7TULL)    0.238    0.267    9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/n1963 (net)     1    0.005        0.000      9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U3133/B1 (OAI2BB2_X2_A7TULL)    0.238    0.000 *    9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U3133/Y (OAI2BB2_X2_A7TULL)    0.292    0.288    9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/n1965 (net)     1    0.006        0.000      9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/U3134/A (NAND2_X2_A7TULL)    0.292    0.000 *    9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/U3134/Y (NAND2_X2_A7TULL)    0.161    0.166    9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/n2070 (net)     2    0.009        0.000      9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U3135/B (NAND2_X2_A7TULL)    0.161    0.000 *    9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U3135/Y (NAND2_X2_A7TULL)    0.357    0.279   10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/n5382 (net)     7    0.030        0.000     10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/U3136/A (INV_X2_A7TULL)    0.357    0.000 *   10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/U3136/Y (INV_X2_A7TULL)    0.218    0.222   10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/n5393 (net)     5    0.028        0.000     10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/U3137/S0 (MXI2_X2_A7TULL)    0.218    0.000 *   10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/U3137/Y (MXI2_X2_A7TULL)    0.329    0.364   10.785 f
  u_cortexm0integration/u_cortexm0/u_logic/n1973 (net)     3    0.025        0.000     10.785 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/A1 (OAI211_X2_A7TULL)    0.329    0.001 *   10.786 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/Y (OAI211_X2_A7TULL)    0.341    0.361   11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/n1971 (net)     1    0.005        0.000     11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/B0 (OAI2BB1_X2_A7TULL)    0.341    0.000 *   11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/Y (OAI2BB1_X2_A7TULL)    0.138    0.153   11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/n1972 (net)     1    0.006        0.000     11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/A0N (OAI2BB1_X4_A7TULL)    0.138    0.000 *   11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/Y (OAI2BB1_X4_A7TULL)    0.184    0.312   11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/n2071 (net)     4    0.023        0.000     11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/S0 (MXI2_X2_A7TULL)    0.184    0.000 *   11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/Y (MXI2_X2_A7TULL)    0.226    0.289   11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/n2592 (net)     3    0.010        0.000     11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/A0N (OAI2BB1_X2_A7TULL)    0.226    0.000 *   11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/Y (OAI2BB1_X2_A7TULL)    0.143    0.341   12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/n1976 (net)     1    0.005        0.000     12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/A1 (OAI22_X2_A7TULL)    0.143    0.000 *   12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/Y (OAI22_X2_A7TULL)    0.359    0.226   12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/n1977 (net)     1    0.006        0.000     12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/B0 (OAI21_X2_A7TULL)    0.359    0.000 *   12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/Y (OAI21_X2_A7TULL)    0.177    0.197   12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/n2015 (net)     2    0.008        0.000     12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/B0 (OAI21_X2_A7TULL)    0.177    0.000 *   12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/Y (OAI21_X2_A7TULL)    0.501    0.203   12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/n2593 (net)     4    0.017        0.000     12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/U3270/B (NAND2_X2_A7TULL)    0.501    0.000 *   12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/U3270/Y (NAND2_X2_A7TULL)    0.243    0.251   13.120 f
  u_cortexm0integration/u_cortexm0/u_logic/n2647 (net)     3    0.016        0.000     13.120 f
  u_cortexm0integration/u_cortexm0/u_logic/U4051/C (NOR3_X1_A7TULL)    0.243    0.000 *   13.120 f
  u_cortexm0integration/u_cortexm0/u_logic/U4051/Y (NOR3_X1_A7TULL)    1.139    0.821   13.941 r
  u_cortexm0integration/u_cortexm0/u_logic/n5380 (net)     3    0.022        0.000     13.941 r
  u_cortexm0integration/u_cortexm0/u_logic/U6695/B0 (OAI21_X1_A7TULL)    1.139    0.001 *   13.941 r
  u_cortexm0integration/u_cortexm0/u_logic/U6695/Y (OAI21_X1_A7TULL)    0.584    0.595   14.536 f
  u_cortexm0integration/u_cortexm0/u_logic/n5398 (net)     2    0.018        0.000     14.536 f
  u_cortexm0integration/u_cortexm0/u_logic/U6699/A0 (OAI32_X4_A7TULL)    0.584    0.000 *   14.536 f
  u_cortexm0integration/u_cortexm0/u_logic/U6699/Y (OAI32_X4_A7TULL)    1.086    0.840   15.376 r
  u_cortexm0integration/u_cortexm0/u_logic/n7590 (net)     4    0.047        0.000     15.376 r
  u_cortexm0integration/u_cortexm0/u_logic/U6700/B0 (OAI2BB2_X2_A7TULL)    1.086    0.002 *   15.378 r
  u_cortexm0integration/u_cortexm0/u_logic/U6700/Y (OAI2BB2_X2_A7TULL)    0.215    0.235   15.613 f
  u_cortexm0integration/u_cortexm0/u_logic/n5401 (net)     1    0.005        0.000     15.613 f
  u_cortexm0integration/u_cortexm0/u_logic/U6701/B0N (OAI21B_X4_A7TULL)    0.215    0.000 *   15.613 f
  u_cortexm0integration/u_cortexm0/u_logic/U6701/Y (OAI21B_X4_A7TULL)    0.124    0.306   15.920 f
  u_cortexm0integration/u_cortexm0/u_logic/n5404 (net)     1    0.010        0.000     15.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U6702/B (NOR2_X4_A7TULL)    0.124    0.000 *   15.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U6702/Y (NOR2_X4_A7TULL)    0.420    0.281   16.201 r
  u_cortexm0integration/u_cortexm0/u_logic/n5674 (net)     4    0.027        0.000     16.201 r
  u_cortexm0integration/u_cortexm0/u_logic/U6767/A0 (OAI21_X1_A7TULL)    0.420    0.000 *   16.201 r
  u_cortexm0integration/u_cortexm0/u_logic/U6767/Y (OAI21_X1_A7TULL)    0.193    0.225   16.427 f
  u_cortexm0integration/u_cortexm0/u_logic/n5494 (net)     1    0.004        0.000     16.427 f
  u_cortexm0integration/u_cortexm0/u_logic/U6768/B0 (AOI21_X1_A7TULL)    0.193    0.000 *   16.427 f
  u_cortexm0integration/u_cortexm0/u_logic/U6768/Y (AOI21_X1_A7TULL)    0.954    0.636   17.063 r
  u_cortexm0integration/u_cortexm0/u_logic/n6274 (net)     2    0.030        0.000     17.063 r
  u_cortexm0integration/u_cortexm0/u_logic/U6771/B (NAND3_X2_A7TULL)    0.954    0.001 *   17.064 r
  u_cortexm0integration/u_cortexm0/u_logic/U6771/Y (NAND3_X2_A7TULL)    1.974    1.439   18.503 f
  u_cortexm0integration/u_cortexm0/u_logic/Had775 (net)    16    0.150       0.000     18.503 f
  u_cortexm0integration/u_cortexm0/u_logic/J0nl85_reg/D (SDFFSQ_X1_A7TULL)    1.974    0.006 *   18.509 f
  data arrival time                                                                    18.509

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/J0nl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -1.070     20.730
  data required time                                                                   20.730
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.730
  data arrival time                                                                   -18.509
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.221


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/N6pl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg/Q (SDFFRQ_X1_A7TULL)    0.302    0.744    2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/Mb2l85[59] (net)     3    0.023    0.000     2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/U3000/A (INV_X1_A7TULL)    0.302    0.000 *    2.745 f
  u_cortexm0integration/u_cortexm0/u_logic/U3000/Y (INV_X1_A7TULL)    0.237    0.240    2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/n2085 (net)     3    0.012        0.000      2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/U3002/A1 (OAI211_X1_A7TULL)    0.237    0.000 *    2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/U3002/Y (OAI211_X1_A7TULL)    0.382    0.333    3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/n1842 (net)     1    0.005        0.000      3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/U3003/A1 (OAI211_X2_A7TULL)    0.382    0.000 *    3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/U3003/Y (OAI211_X2_A7TULL)    0.696    0.587    3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/n1991 (net)     3    0.023        0.000      3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/U3004/S0 (MX2_X1_A7TULL)    0.696    0.000 *    3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/U3004/Y (MX2_X1_A7TULL)    0.220    0.558    4.462 f
  u_cortexm0integration/u_cortexm0/u_logic/n1849 (net)     3    0.011        0.000      4.462 f
  u_cortexm0integration/u_cortexm0/u_logic/U3007/A1 (OAI21_X1_A7TULL)    0.220    0.000 *    4.463 f
  u_cortexm0integration/u_cortexm0/u_logic/U3007/Y (OAI21_X1_A7TULL)    0.297    0.287    4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/n1845 (net)     1    0.005        0.000      4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/U3008/B1 (OAI2BB2_X2_A7TULL)    0.297    0.000 *    4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/U3008/Y (OAI2BB2_X2_A7TULL)    0.142    0.183    4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/n1847 (net)     1    0.005        0.000      4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/U3009/A0 (AOI2B1_X1_A7TULL)    0.142    0.000 *    4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/U3009/Y (AOI2B1_X1_A7TULL)    1.064    0.721    5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/n5389 (net)     5    0.031        0.000      5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/U3010/S0 (MXI2_X1_A7TULL)    1.064    0.000 *    5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/U3010/Y (MXI2_X1_A7TULL)    0.482    0.409    6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/n1860 (net)     3    0.012        0.000      6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/U3013/A1 (OAI21_X1_A7TULL)    0.482    0.000 *    6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/U3013/Y (OAI21_X1_A7TULL)    0.306    0.355    6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/n1856 (net)     1    0.005        0.000      6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/U3014/B1 (OAI2BB2_X2_A7TULL)    0.306    0.000 *    6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/U3014/Y (OAI2BB2_X2_A7TULL)    0.137    0.180    6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/n1859 (net)     1    0.004        0.000      6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/U3015/A0N (OAI2BB1_X2_A7TULL)    0.137    0.000 *    6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/U3015/Y (OAI2BB1_X2_A7TULL)    0.281    0.417    7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/n5390 (net)     5    0.024        0.000      7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/U3017/S0 (MXI2_X1_A7TULL)    0.281    0.000 *    7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/U3017/Y (MXI2_X1_A7TULL)    0.264    0.340    7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/n1958 (net)     2    0.006        0.000      7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/U3019/A1N (OAI2B2_X1_A7TULL)    0.264    0.000 *    7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/U3019/Y (OAI2B2_X1_A7TULL)    0.246    0.436    7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/n1866 (net)     1    0.005        0.000      7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/U3020/B0 (OAI2BB1_X2_A7TULL)    0.246    0.000 *    7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/U3020/Y (OAI2BB1_X2_A7TULL)    0.136    0.162    7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/n1868 (net)     1    0.004        0.000      7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/U3021/B (NOR2_X1_A7TULL)    0.136    0.000 *    7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/U3021/Y (NOR2_X1_A7TULL)    0.179    0.144    8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/n2249 (net)     2    0.008        0.000      8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U3022/B (NOR2_X1_A7TULL)    0.179    0.000 *    8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U3022/Y (NOR2_X1_A7TULL)    0.533    0.400    8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/n5388 (net)     4    0.015        0.000      8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/U3023/A (INV_X1_A7TULL)    0.533    0.000 *    8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/U3023/Y (INV_X1_A7TULL)    0.375    0.383    8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/n5383 (net)     5    0.027        0.000      8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/U3024/S0 (MXI2_X2_A7TULL)    0.375    0.000 *    8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/U3024/Y (MXI2_X2_A7TULL)    0.404    0.319    9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/n1962 (net)     3    0.012        0.000      9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/U3132/A1 (OAI21_X1_A7TULL)    0.404    0.000 *    9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/U3132/Y (OAI21_X1_A7TULL)    0.238    0.267    9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/n1963 (net)     1    0.005        0.000      9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U3133/B1 (OAI2BB2_X2_A7TULL)    0.238    0.000 *    9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U3133/Y (OAI2BB2_X2_A7TULL)    0.292    0.288    9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/n1965 (net)     1    0.006        0.000      9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/U3134/A (NAND2_X2_A7TULL)    0.292    0.000 *    9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/U3134/Y (NAND2_X2_A7TULL)    0.161    0.166    9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/n2070 (net)     2    0.009        0.000      9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U3135/B (NAND2_X2_A7TULL)    0.161    0.000 *    9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U3135/Y (NAND2_X2_A7TULL)    0.357    0.279   10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/n5382 (net)     7    0.030        0.000     10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/U3136/A (INV_X2_A7TULL)    0.357    0.000 *   10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/U3136/Y (INV_X2_A7TULL)    0.218    0.222   10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/n5393 (net)     5    0.028        0.000     10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/U3137/S0 (MXI2_X2_A7TULL)    0.218    0.000 *   10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/U3137/Y (MXI2_X2_A7TULL)    0.329    0.364   10.785 f
  u_cortexm0integration/u_cortexm0/u_logic/n1973 (net)     3    0.025        0.000     10.785 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/A1 (OAI211_X2_A7TULL)    0.329    0.001 *   10.786 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/Y (OAI211_X2_A7TULL)    0.341    0.361   11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/n1971 (net)     1    0.005        0.000     11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/B0 (OAI2BB1_X2_A7TULL)    0.341    0.000 *   11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/Y (OAI2BB1_X2_A7TULL)    0.138    0.153   11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/n1972 (net)     1    0.006        0.000     11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/A0N (OAI2BB1_X4_A7TULL)    0.138    0.000 *   11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/Y (OAI2BB1_X4_A7TULL)    0.184    0.312   11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/n2071 (net)     4    0.023        0.000     11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/S0 (MXI2_X2_A7TULL)    0.184    0.000 *   11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/Y (MXI2_X2_A7TULL)    0.226    0.289   11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/n2592 (net)     3    0.010        0.000     11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/A0N (OAI2BB1_X2_A7TULL)    0.226    0.000 *   11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/Y (OAI2BB1_X2_A7TULL)    0.143    0.341   12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/n1976 (net)     1    0.005        0.000     12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/A1 (OAI22_X2_A7TULL)    0.143    0.000 *   12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/Y (OAI22_X2_A7TULL)    0.359    0.226   12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/n1977 (net)     1    0.006        0.000     12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/B0 (OAI21_X2_A7TULL)    0.359    0.000 *   12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/Y (OAI21_X2_A7TULL)    0.177    0.197   12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/n2015 (net)     2    0.008        0.000     12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/B0 (OAI21_X2_A7TULL)    0.177    0.000 *   12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/Y (OAI21_X2_A7TULL)    0.501    0.203   12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/n2593 (net)     4    0.017        0.000     12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/U3270/B (NAND2_X2_A7TULL)    0.501    0.000 *   12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/U3270/Y (NAND2_X2_A7TULL)    0.243    0.251   13.120 f
  u_cortexm0integration/u_cortexm0/u_logic/n2647 (net)     3    0.016        0.000     13.120 f
  u_cortexm0integration/u_cortexm0/u_logic/U4051/C (NOR3_X1_A7TULL)    0.243    0.000 *   13.120 f
  u_cortexm0integration/u_cortexm0/u_logic/U4051/Y (NOR3_X1_A7TULL)    1.139    0.821   13.941 r
  u_cortexm0integration/u_cortexm0/u_logic/n5380 (net)     3    0.022        0.000     13.941 r
  u_cortexm0integration/u_cortexm0/u_logic/U6695/B0 (OAI21_X1_A7TULL)    1.139    0.001 *   13.941 r
  u_cortexm0integration/u_cortexm0/u_logic/U6695/Y (OAI21_X1_A7TULL)    0.584    0.595   14.536 f
  u_cortexm0integration/u_cortexm0/u_logic/n5398 (net)     2    0.018        0.000     14.536 f
  u_cortexm0integration/u_cortexm0/u_logic/U6699/A0 (OAI32_X4_A7TULL)    0.584    0.000 *   14.536 f
  u_cortexm0integration/u_cortexm0/u_logic/U6699/Y (OAI32_X4_A7TULL)    1.086    0.840   15.376 r
  u_cortexm0integration/u_cortexm0/u_logic/n7590 (net)     4    0.047        0.000     15.376 r
  u_cortexm0integration/u_cortexm0/u_logic/U6700/B0 (OAI2BB2_X2_A7TULL)    1.086    0.002 *   15.378 r
  u_cortexm0integration/u_cortexm0/u_logic/U6700/Y (OAI2BB2_X2_A7TULL)    0.215    0.235   15.613 f
  u_cortexm0integration/u_cortexm0/u_logic/n5401 (net)     1    0.005        0.000     15.613 f
  u_cortexm0integration/u_cortexm0/u_logic/U6701/B0N (OAI21B_X4_A7TULL)    0.215    0.000 *   15.613 f
  u_cortexm0integration/u_cortexm0/u_logic/U6701/Y (OAI21B_X4_A7TULL)    0.124    0.306   15.920 f
  u_cortexm0integration/u_cortexm0/u_logic/n5404 (net)     1    0.010        0.000     15.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U6702/B (NOR2_X4_A7TULL)    0.124    0.000 *   15.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U6702/Y (NOR2_X4_A7TULL)    0.420    0.281   16.201 r
  u_cortexm0integration/u_cortexm0/u_logic/n5674 (net)     4    0.027        0.000     16.201 r
  u_cortexm0integration/u_cortexm0/u_logic/U6767/A0 (OAI21_X1_A7TULL)    0.420    0.000 *   16.201 r
  u_cortexm0integration/u_cortexm0/u_logic/U6767/Y (OAI21_X1_A7TULL)    0.193    0.225   16.427 f
  u_cortexm0integration/u_cortexm0/u_logic/n5494 (net)     1    0.004        0.000     16.427 f
  u_cortexm0integration/u_cortexm0/u_logic/U6768/B0 (AOI21_X1_A7TULL)    0.193    0.000 *   16.427 f
  u_cortexm0integration/u_cortexm0/u_logic/U6768/Y (AOI21_X1_A7TULL)    0.954    0.636   17.063 r
  u_cortexm0integration/u_cortexm0/u_logic/n6274 (net)     2    0.030        0.000     17.063 r
  u_cortexm0integration/u_cortexm0/u_logic/U6771/B (NAND3_X2_A7TULL)    0.954    0.001 *   17.064 r
  u_cortexm0integration/u_cortexm0/u_logic/U6771/Y (NAND3_X2_A7TULL)    1.974    1.439   18.503 f
  u_cortexm0integration/u_cortexm0/u_logic/Had775 (net)    16    0.150       0.000     18.503 f
  u_cortexm0integration/u_cortexm0/u_logic/N6pl85_reg/D (SDFFSQ_X1_A7TULL)    1.974    0.005 *   18.509 f
  data arrival time                                                                    18.509

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/N6pl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -1.070     20.730
  data required time                                                                   20.730
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.730
  data arrival time                                                                   -18.509
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.222


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/L3ol85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg/Q (SDFFRQ_X1_A7TULL)    0.302    0.744    2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/Mb2l85[59] (net)     3    0.023    0.000     2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/U3000/A (INV_X1_A7TULL)    0.302    0.000 *    2.745 f
  u_cortexm0integration/u_cortexm0/u_logic/U3000/Y (INV_X1_A7TULL)    0.237    0.240    2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/n2085 (net)     3    0.012        0.000      2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/U3002/A1 (OAI211_X1_A7TULL)    0.237    0.000 *    2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/U3002/Y (OAI211_X1_A7TULL)    0.382    0.333    3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/n1842 (net)     1    0.005        0.000      3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/U3003/A1 (OAI211_X2_A7TULL)    0.382    0.000 *    3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/U3003/Y (OAI211_X2_A7TULL)    0.696    0.587    3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/n1991 (net)     3    0.023        0.000      3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/U3004/S0 (MX2_X1_A7TULL)    0.696    0.000 *    3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/U3004/Y (MX2_X1_A7TULL)    0.220    0.558    4.462 f
  u_cortexm0integration/u_cortexm0/u_logic/n1849 (net)     3    0.011        0.000      4.462 f
  u_cortexm0integration/u_cortexm0/u_logic/U3007/A1 (OAI21_X1_A7TULL)    0.220    0.000 *    4.463 f
  u_cortexm0integration/u_cortexm0/u_logic/U3007/Y (OAI21_X1_A7TULL)    0.297    0.287    4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/n1845 (net)     1    0.005        0.000      4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/U3008/B1 (OAI2BB2_X2_A7TULL)    0.297    0.000 *    4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/U3008/Y (OAI2BB2_X2_A7TULL)    0.142    0.183    4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/n1847 (net)     1    0.005        0.000      4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/U3009/A0 (AOI2B1_X1_A7TULL)    0.142    0.000 *    4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/U3009/Y (AOI2B1_X1_A7TULL)    1.064    0.721    5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/n5389 (net)     5    0.031        0.000      5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/U3010/S0 (MXI2_X1_A7TULL)    1.064    0.000 *    5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/U3010/Y (MXI2_X1_A7TULL)    0.482    0.409    6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/n1860 (net)     3    0.012        0.000      6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/U3013/A1 (OAI21_X1_A7TULL)    0.482    0.000 *    6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/U3013/Y (OAI21_X1_A7TULL)    0.306    0.355    6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/n1856 (net)     1    0.005        0.000      6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/U3014/B1 (OAI2BB2_X2_A7TULL)    0.306    0.000 *    6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/U3014/Y (OAI2BB2_X2_A7TULL)    0.137    0.180    6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/n1859 (net)     1    0.004        0.000      6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/U3015/A0N (OAI2BB1_X2_A7TULL)    0.137    0.000 *    6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/U3015/Y (OAI2BB1_X2_A7TULL)    0.281    0.417    7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/n5390 (net)     5    0.024        0.000      7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/U3017/S0 (MXI2_X1_A7TULL)    0.281    0.000 *    7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/U3017/Y (MXI2_X1_A7TULL)    0.264    0.340    7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/n1958 (net)     2    0.006        0.000      7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/U3019/A1N (OAI2B2_X1_A7TULL)    0.264    0.000 *    7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/U3019/Y (OAI2B2_X1_A7TULL)    0.246    0.436    7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/n1866 (net)     1    0.005        0.000      7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/U3020/B0 (OAI2BB1_X2_A7TULL)    0.246    0.000 *    7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/U3020/Y (OAI2BB1_X2_A7TULL)    0.136    0.162    7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/n1868 (net)     1    0.004        0.000      7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/U3021/B (NOR2_X1_A7TULL)    0.136    0.000 *    7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/U3021/Y (NOR2_X1_A7TULL)    0.179    0.144    8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/n2249 (net)     2    0.008        0.000      8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U3022/B (NOR2_X1_A7TULL)    0.179    0.000 *    8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U3022/Y (NOR2_X1_A7TULL)    0.533    0.400    8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/n5388 (net)     4    0.015        0.000      8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/U3023/A (INV_X1_A7TULL)    0.533    0.000 *    8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/U3023/Y (INV_X1_A7TULL)    0.375    0.383    8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/n5383 (net)     5    0.027        0.000      8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/U3024/S0 (MXI2_X2_A7TULL)    0.375    0.000 *    8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/U3024/Y (MXI2_X2_A7TULL)    0.404    0.319    9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/n1962 (net)     3    0.012        0.000      9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/U3132/A1 (OAI21_X1_A7TULL)    0.404    0.000 *    9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/U3132/Y (OAI21_X1_A7TULL)    0.238    0.267    9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/n1963 (net)     1    0.005        0.000      9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U3133/B1 (OAI2BB2_X2_A7TULL)    0.238    0.000 *    9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U3133/Y (OAI2BB2_X2_A7TULL)    0.292    0.288    9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/n1965 (net)     1    0.006        0.000      9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/U3134/A (NAND2_X2_A7TULL)    0.292    0.000 *    9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/U3134/Y (NAND2_X2_A7TULL)    0.161    0.166    9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/n2070 (net)     2    0.009        0.000      9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U3135/B (NAND2_X2_A7TULL)    0.161    0.000 *    9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U3135/Y (NAND2_X2_A7TULL)    0.357    0.279   10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/n5382 (net)     7    0.030        0.000     10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/U3136/A (INV_X2_A7TULL)    0.357    0.000 *   10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/U3136/Y (INV_X2_A7TULL)    0.218    0.222   10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/n5393 (net)     5    0.028        0.000     10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/U3137/S0 (MXI2_X2_A7TULL)    0.218    0.000 *   10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/U3137/Y (MXI2_X2_A7TULL)    0.329    0.364   10.785 f
  u_cortexm0integration/u_cortexm0/u_logic/n1973 (net)     3    0.025        0.000     10.785 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/A1 (OAI211_X2_A7TULL)    0.329    0.001 *   10.786 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/Y (OAI211_X2_A7TULL)    0.341    0.361   11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/n1971 (net)     1    0.005        0.000     11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/B0 (OAI2BB1_X2_A7TULL)    0.341    0.000 *   11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/Y (OAI2BB1_X2_A7TULL)    0.138    0.153   11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/n1972 (net)     1    0.006        0.000     11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/A0N (OAI2BB1_X4_A7TULL)    0.138    0.000 *   11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/Y (OAI2BB1_X4_A7TULL)    0.184    0.312   11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/n2071 (net)     4    0.023        0.000     11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/S0 (MXI2_X2_A7TULL)    0.184    0.000 *   11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/Y (MXI2_X2_A7TULL)    0.226    0.289   11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/n2592 (net)     3    0.010        0.000     11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/A0N (OAI2BB1_X2_A7TULL)    0.226    0.000 *   11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/Y (OAI2BB1_X2_A7TULL)    0.143    0.341   12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/n1976 (net)     1    0.005        0.000     12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/A1 (OAI22_X2_A7TULL)    0.143    0.000 *   12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/Y (OAI22_X2_A7TULL)    0.359    0.226   12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/n1977 (net)     1    0.006        0.000     12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/B0 (OAI21_X2_A7TULL)    0.359    0.000 *   12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/Y (OAI21_X2_A7TULL)    0.177    0.197   12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/n2015 (net)     2    0.008        0.000     12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/B0 (OAI21_X2_A7TULL)    0.177    0.000 *   12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/Y (OAI21_X2_A7TULL)    0.501    0.203   12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/n2593 (net)     4    0.017        0.000     12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/U3270/B (NAND2_X2_A7TULL)    0.501    0.000 *   12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/U3270/Y (NAND2_X2_A7TULL)    0.243    0.251   13.120 f
  u_cortexm0integration/u_cortexm0/u_logic/n2647 (net)     3    0.016        0.000     13.120 f
  u_cortexm0integration/u_cortexm0/u_logic/U4051/C (NOR3_X1_A7TULL)    0.243    0.000 *   13.120 f
  u_cortexm0integration/u_cortexm0/u_logic/U4051/Y (NOR3_X1_A7TULL)    1.139    0.821   13.941 r
  u_cortexm0integration/u_cortexm0/u_logic/n5380 (net)     3    0.022        0.000     13.941 r
  u_cortexm0integration/u_cortexm0/u_logic/U6695/B0 (OAI21_X1_A7TULL)    1.139    0.001 *   13.941 r
  u_cortexm0integration/u_cortexm0/u_logic/U6695/Y (OAI21_X1_A7TULL)    0.584    0.595   14.536 f
  u_cortexm0integration/u_cortexm0/u_logic/n5398 (net)     2    0.018        0.000     14.536 f
  u_cortexm0integration/u_cortexm0/u_logic/U6699/A0 (OAI32_X4_A7TULL)    0.584    0.000 *   14.536 f
  u_cortexm0integration/u_cortexm0/u_logic/U6699/Y (OAI32_X4_A7TULL)    1.086    0.840   15.376 r
  u_cortexm0integration/u_cortexm0/u_logic/n7590 (net)     4    0.047        0.000     15.376 r
  u_cortexm0integration/u_cortexm0/u_logic/U6700/B0 (OAI2BB2_X2_A7TULL)    1.086    0.002 *   15.378 r
  u_cortexm0integration/u_cortexm0/u_logic/U6700/Y (OAI2BB2_X2_A7TULL)    0.215    0.235   15.613 f
  u_cortexm0integration/u_cortexm0/u_logic/n5401 (net)     1    0.005        0.000     15.613 f
  u_cortexm0integration/u_cortexm0/u_logic/U6701/B0N (OAI21B_X4_A7TULL)    0.215    0.000 *   15.613 f
  u_cortexm0integration/u_cortexm0/u_logic/U6701/Y (OAI21B_X4_A7TULL)    0.124    0.306   15.920 f
  u_cortexm0integration/u_cortexm0/u_logic/n5404 (net)     1    0.010        0.000     15.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U6702/B (NOR2_X4_A7TULL)    0.124    0.000 *   15.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U6702/Y (NOR2_X4_A7TULL)    0.420    0.281   16.201 r
  u_cortexm0integration/u_cortexm0/u_logic/n5674 (net)     4    0.027        0.000     16.201 r
  u_cortexm0integration/u_cortexm0/u_logic/U6767/A0 (OAI21_X1_A7TULL)    0.420    0.000 *   16.201 r
  u_cortexm0integration/u_cortexm0/u_logic/U6767/Y (OAI21_X1_A7TULL)    0.193    0.225   16.427 f
  u_cortexm0integration/u_cortexm0/u_logic/n5494 (net)     1    0.004        0.000     16.427 f
  u_cortexm0integration/u_cortexm0/u_logic/U6768/B0 (AOI21_X1_A7TULL)    0.193    0.000 *   16.427 f
  u_cortexm0integration/u_cortexm0/u_logic/U6768/Y (AOI21_X1_A7TULL)    0.954    0.636   17.063 r
  u_cortexm0integration/u_cortexm0/u_logic/n6274 (net)     2    0.030        0.000     17.063 r
  u_cortexm0integration/u_cortexm0/u_logic/U6771/B (NAND3_X2_A7TULL)    0.954    0.001 *   17.064 r
  u_cortexm0integration/u_cortexm0/u_logic/U6771/Y (NAND3_X2_A7TULL)    1.974    1.439   18.503 f
  u_cortexm0integration/u_cortexm0/u_logic/Had775 (net)    16    0.150       0.000     18.503 f
  u_cortexm0integration/u_cortexm0/u_logic/L3ol85_reg/D (SDFFSQ_X1_A7TULL)    1.974    0.004 *   18.508 f
  data arrival time                                                                    18.508

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/L3ol85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -1.070     20.730
  data required time                                                                   20.730
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.730
  data arrival time                                                                   -18.508
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.223


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Lh6m85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg/Q (SDFFRQ_X1_A7TULL)    0.302    0.744    2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/Mb2l85[59] (net)     3    0.023    0.000     2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/U3000/A (INV_X1_A7TULL)    0.302    0.000 *    2.745 f
  u_cortexm0integration/u_cortexm0/u_logic/U3000/Y (INV_X1_A7TULL)    0.237    0.240    2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/n2085 (net)     3    0.012        0.000      2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/U3002/A1 (OAI211_X1_A7TULL)    0.237    0.000 *    2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/U3002/Y (OAI211_X1_A7TULL)    0.382    0.333    3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/n1842 (net)     1    0.005        0.000      3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/U3003/A1 (OAI211_X2_A7TULL)    0.382    0.000 *    3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/U3003/Y (OAI211_X2_A7TULL)    0.696    0.587    3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/n1991 (net)     3    0.023        0.000      3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/U3004/S0 (MX2_X1_A7TULL)    0.696    0.000 *    3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/U3004/Y (MX2_X1_A7TULL)    0.220    0.558    4.462 f
  u_cortexm0integration/u_cortexm0/u_logic/n1849 (net)     3    0.011        0.000      4.462 f
  u_cortexm0integration/u_cortexm0/u_logic/U3007/A1 (OAI21_X1_A7TULL)    0.220    0.000 *    4.463 f
  u_cortexm0integration/u_cortexm0/u_logic/U3007/Y (OAI21_X1_A7TULL)    0.297    0.287    4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/n1845 (net)     1    0.005        0.000      4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/U3008/B1 (OAI2BB2_X2_A7TULL)    0.297    0.000 *    4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/U3008/Y (OAI2BB2_X2_A7TULL)    0.142    0.183    4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/n1847 (net)     1    0.005        0.000      4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/U3009/A0 (AOI2B1_X1_A7TULL)    0.142    0.000 *    4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/U3009/Y (AOI2B1_X1_A7TULL)    1.064    0.721    5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/n5389 (net)     5    0.031        0.000      5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/U3010/S0 (MXI2_X1_A7TULL)    1.064    0.000 *    5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/U3010/Y (MXI2_X1_A7TULL)    0.482    0.409    6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/n1860 (net)     3    0.012        0.000      6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/U3013/A1 (OAI21_X1_A7TULL)    0.482    0.000 *    6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/U3013/Y (OAI21_X1_A7TULL)    0.306    0.355    6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/n1856 (net)     1    0.005        0.000      6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/U3014/B1 (OAI2BB2_X2_A7TULL)    0.306    0.000 *    6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/U3014/Y (OAI2BB2_X2_A7TULL)    0.137    0.180    6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/n1859 (net)     1    0.004        0.000      6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/U3015/A0N (OAI2BB1_X2_A7TULL)    0.137    0.000 *    6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/U3015/Y (OAI2BB1_X2_A7TULL)    0.281    0.417    7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/n5390 (net)     5    0.024        0.000      7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/U3017/S0 (MXI2_X1_A7TULL)    0.281    0.000 *    7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/U3017/Y (MXI2_X1_A7TULL)    0.264    0.340    7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/n1958 (net)     2    0.006        0.000      7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/U3019/A1N (OAI2B2_X1_A7TULL)    0.264    0.000 *    7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/U3019/Y (OAI2B2_X1_A7TULL)    0.246    0.436    7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/n1866 (net)     1    0.005        0.000      7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/U3020/B0 (OAI2BB1_X2_A7TULL)    0.246    0.000 *    7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/U3020/Y (OAI2BB1_X2_A7TULL)    0.136    0.162    7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/n1868 (net)     1    0.004        0.000      7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/U3021/B (NOR2_X1_A7TULL)    0.136    0.000 *    7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/U3021/Y (NOR2_X1_A7TULL)    0.179    0.144    8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/n2249 (net)     2    0.008        0.000      8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U3022/B (NOR2_X1_A7TULL)    0.179    0.000 *    8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U3022/Y (NOR2_X1_A7TULL)    0.533    0.400    8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/n5388 (net)     4    0.015        0.000      8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/U3023/A (INV_X1_A7TULL)    0.533    0.000 *    8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/U3023/Y (INV_X1_A7TULL)    0.375    0.383    8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/n5383 (net)     5    0.027        0.000      8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/U3024/S0 (MXI2_X2_A7TULL)    0.375    0.000 *    8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/U3024/Y (MXI2_X2_A7TULL)    0.404    0.319    9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/n1962 (net)     3    0.012        0.000      9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/U3132/A1 (OAI21_X1_A7TULL)    0.404    0.000 *    9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/U3132/Y (OAI21_X1_A7TULL)    0.238    0.267    9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/n1963 (net)     1    0.005        0.000      9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U3133/B1 (OAI2BB2_X2_A7TULL)    0.238    0.000 *    9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U3133/Y (OAI2BB2_X2_A7TULL)    0.292    0.288    9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/n1965 (net)     1    0.006        0.000      9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/U3134/A (NAND2_X2_A7TULL)    0.292    0.000 *    9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/U3134/Y (NAND2_X2_A7TULL)    0.161    0.166    9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/n2070 (net)     2    0.009        0.000      9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U3135/B (NAND2_X2_A7TULL)    0.161    0.000 *    9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U3135/Y (NAND2_X2_A7TULL)    0.357    0.279   10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/n5382 (net)     7    0.030        0.000     10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/U3136/A (INV_X2_A7TULL)    0.357    0.000 *   10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/U3136/Y (INV_X2_A7TULL)    0.218    0.222   10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/n5393 (net)     5    0.028        0.000     10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/U3137/S0 (MXI2_X2_A7TULL)    0.218    0.000 *   10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/U3137/Y (MXI2_X2_A7TULL)    0.329    0.364   10.785 f
  u_cortexm0integration/u_cortexm0/u_logic/n1973 (net)     3    0.025        0.000     10.785 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/A1 (OAI211_X2_A7TULL)    0.329    0.001 *   10.786 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/Y (OAI211_X2_A7TULL)    0.341    0.361   11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/n1971 (net)     1    0.005        0.000     11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/B0 (OAI2BB1_X2_A7TULL)    0.341    0.000 *   11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/Y (OAI2BB1_X2_A7TULL)    0.138    0.153   11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/n1972 (net)     1    0.006        0.000     11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/A0N (OAI2BB1_X4_A7TULL)    0.138    0.000 *   11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/Y (OAI2BB1_X4_A7TULL)    0.184    0.312   11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/n2071 (net)     4    0.023        0.000     11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/S0 (MXI2_X2_A7TULL)    0.184    0.000 *   11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/Y (MXI2_X2_A7TULL)    0.226    0.289   11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/n2592 (net)     3    0.010        0.000     11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/A0N (OAI2BB1_X2_A7TULL)    0.226    0.000 *   11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/Y (OAI2BB1_X2_A7TULL)    0.143    0.341   12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/n1976 (net)     1    0.005        0.000     12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/A1 (OAI22_X2_A7TULL)    0.143    0.000 *   12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/Y (OAI22_X2_A7TULL)    0.359    0.226   12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/n1977 (net)     1    0.006        0.000     12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/B0 (OAI21_X2_A7TULL)    0.359    0.000 *   12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/Y (OAI21_X2_A7TULL)    0.177    0.197   12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/n2015 (net)     2    0.008        0.000     12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/B0 (OAI21_X2_A7TULL)    0.177    0.000 *   12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/Y (OAI21_X2_A7TULL)    0.501    0.203   12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/n2593 (net)     4    0.017        0.000     12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/U3270/B (NAND2_X2_A7TULL)    0.501    0.000 *   12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/U3270/Y (NAND2_X2_A7TULL)    0.243    0.251   13.120 f
  u_cortexm0integration/u_cortexm0/u_logic/n2647 (net)     3    0.016        0.000     13.120 f
  u_cortexm0integration/u_cortexm0/u_logic/U4051/C (NOR3_X1_A7TULL)    0.243    0.000 *   13.120 f
  u_cortexm0integration/u_cortexm0/u_logic/U4051/Y (NOR3_X1_A7TULL)    1.139    0.821   13.941 r
  u_cortexm0integration/u_cortexm0/u_logic/n5380 (net)     3    0.022        0.000     13.941 r
  u_cortexm0integration/u_cortexm0/u_logic/U6695/B0 (OAI21_X1_A7TULL)    1.139    0.001 *   13.941 r
  u_cortexm0integration/u_cortexm0/u_logic/U6695/Y (OAI21_X1_A7TULL)    0.584    0.595   14.536 f
  u_cortexm0integration/u_cortexm0/u_logic/n5398 (net)     2    0.018        0.000     14.536 f
  u_cortexm0integration/u_cortexm0/u_logic/U6699/A0 (OAI32_X4_A7TULL)    0.584    0.000 *   14.536 f
  u_cortexm0integration/u_cortexm0/u_logic/U6699/Y (OAI32_X4_A7TULL)    1.086    0.840   15.376 r
  u_cortexm0integration/u_cortexm0/u_logic/n7590 (net)     4    0.047        0.000     15.376 r
  u_cortexm0integration/u_cortexm0/u_logic/U6700/B0 (OAI2BB2_X2_A7TULL)    1.086    0.002 *   15.378 r
  u_cortexm0integration/u_cortexm0/u_logic/U6700/Y (OAI2BB2_X2_A7TULL)    0.215    0.235   15.613 f
  u_cortexm0integration/u_cortexm0/u_logic/n5401 (net)     1    0.005        0.000     15.613 f
  u_cortexm0integration/u_cortexm0/u_logic/U6701/B0N (OAI21B_X4_A7TULL)    0.215    0.000 *   15.613 f
  u_cortexm0integration/u_cortexm0/u_logic/U6701/Y (OAI21B_X4_A7TULL)    0.124    0.306   15.920 f
  u_cortexm0integration/u_cortexm0/u_logic/n5404 (net)     1    0.010        0.000     15.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U6702/B (NOR2_X4_A7TULL)    0.124    0.000 *   15.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U6702/Y (NOR2_X4_A7TULL)    0.420    0.281   16.201 r
  u_cortexm0integration/u_cortexm0/u_logic/n5674 (net)     4    0.027        0.000     16.201 r
  u_cortexm0integration/u_cortexm0/u_logic/U6767/A0 (OAI21_X1_A7TULL)    0.420    0.000 *   16.201 r
  u_cortexm0integration/u_cortexm0/u_logic/U6767/Y (OAI21_X1_A7TULL)    0.193    0.225   16.427 f
  u_cortexm0integration/u_cortexm0/u_logic/n5494 (net)     1    0.004        0.000     16.427 f
  u_cortexm0integration/u_cortexm0/u_logic/U6768/B0 (AOI21_X1_A7TULL)    0.193    0.000 *   16.427 f
  u_cortexm0integration/u_cortexm0/u_logic/U6768/Y (AOI21_X1_A7TULL)    0.954    0.636   17.063 r
  u_cortexm0integration/u_cortexm0/u_logic/n6274 (net)     2    0.030        0.000     17.063 r
  u_cortexm0integration/u_cortexm0/u_logic/U6771/B (NAND3_X2_A7TULL)    0.954    0.001 *   17.064 r
  u_cortexm0integration/u_cortexm0/u_logic/U6771/Y (NAND3_X2_A7TULL)    1.974    1.439   18.503 f
  u_cortexm0integration/u_cortexm0/u_logic/Had775 (net)    16    0.150       0.000     18.503 f
  u_cortexm0integration/u_cortexm0/u_logic/Lh6m85_reg/D (SDFFSQ_X1_A7TULL)    1.974    0.004 *   18.508 f
  data arrival time                                                                    18.508

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Lh6m85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -1.070     20.730
  data required time                                                                   20.730
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.730
  data arrival time                                                                   -18.508
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.223


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Wf6m85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg/Q (SDFFRQ_X1_A7TULL)    0.302    0.744    2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/Mb2l85[59] (net)     3    0.023    0.000     2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/U3000/A (INV_X1_A7TULL)    0.302    0.000 *    2.745 f
  u_cortexm0integration/u_cortexm0/u_logic/U3000/Y (INV_X1_A7TULL)    0.237    0.240    2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/n2085 (net)     3    0.012        0.000      2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/U3002/A1 (OAI211_X1_A7TULL)    0.237    0.000 *    2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/U3002/Y (OAI211_X1_A7TULL)    0.382    0.333    3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/n1842 (net)     1    0.005        0.000      3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/U3003/A1 (OAI211_X2_A7TULL)    0.382    0.000 *    3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/U3003/Y (OAI211_X2_A7TULL)    0.696    0.587    3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/n1991 (net)     3    0.023        0.000      3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/U3004/S0 (MX2_X1_A7TULL)    0.696    0.000 *    3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/U3004/Y (MX2_X1_A7TULL)    0.220    0.558    4.462 f
  u_cortexm0integration/u_cortexm0/u_logic/n1849 (net)     3    0.011        0.000      4.462 f
  u_cortexm0integration/u_cortexm0/u_logic/U3007/A1 (OAI21_X1_A7TULL)    0.220    0.000 *    4.463 f
  u_cortexm0integration/u_cortexm0/u_logic/U3007/Y (OAI21_X1_A7TULL)    0.297    0.287    4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/n1845 (net)     1    0.005        0.000      4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/U3008/B1 (OAI2BB2_X2_A7TULL)    0.297    0.000 *    4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/U3008/Y (OAI2BB2_X2_A7TULL)    0.142    0.183    4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/n1847 (net)     1    0.005        0.000      4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/U3009/A0 (AOI2B1_X1_A7TULL)    0.142    0.000 *    4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/U3009/Y (AOI2B1_X1_A7TULL)    1.064    0.721    5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/n5389 (net)     5    0.031        0.000      5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/U3010/S0 (MXI2_X1_A7TULL)    1.064    0.000 *    5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/U3010/Y (MXI2_X1_A7TULL)    0.482    0.409    6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/n1860 (net)     3    0.012        0.000      6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/U3013/A1 (OAI21_X1_A7TULL)    0.482    0.000 *    6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/U3013/Y (OAI21_X1_A7TULL)    0.306    0.355    6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/n1856 (net)     1    0.005        0.000      6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/U3014/B1 (OAI2BB2_X2_A7TULL)    0.306    0.000 *    6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/U3014/Y (OAI2BB2_X2_A7TULL)    0.137    0.180    6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/n1859 (net)     1    0.004        0.000      6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/U3015/A0N (OAI2BB1_X2_A7TULL)    0.137    0.000 *    6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/U3015/Y (OAI2BB1_X2_A7TULL)    0.281    0.417    7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/n5390 (net)     5    0.024        0.000      7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/U3017/S0 (MXI2_X1_A7TULL)    0.281    0.000 *    7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/U3017/Y (MXI2_X1_A7TULL)    0.264    0.340    7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/n1958 (net)     2    0.006        0.000      7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/U3019/A1N (OAI2B2_X1_A7TULL)    0.264    0.000 *    7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/U3019/Y (OAI2B2_X1_A7TULL)    0.246    0.436    7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/n1866 (net)     1    0.005        0.000      7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/U3020/B0 (OAI2BB1_X2_A7TULL)    0.246    0.000 *    7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/U3020/Y (OAI2BB1_X2_A7TULL)    0.136    0.162    7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/n1868 (net)     1    0.004        0.000      7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/U3021/B (NOR2_X1_A7TULL)    0.136    0.000 *    7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/U3021/Y (NOR2_X1_A7TULL)    0.179    0.144    8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/n2249 (net)     2    0.008        0.000      8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U3022/B (NOR2_X1_A7TULL)    0.179    0.000 *    8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U3022/Y (NOR2_X1_A7TULL)    0.533    0.400    8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/n5388 (net)     4    0.015        0.000      8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/U3023/A (INV_X1_A7TULL)    0.533    0.000 *    8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/U3023/Y (INV_X1_A7TULL)    0.375    0.383    8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/n5383 (net)     5    0.027        0.000      8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/U3024/S0 (MXI2_X2_A7TULL)    0.375    0.000 *    8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/U3024/Y (MXI2_X2_A7TULL)    0.404    0.319    9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/n1962 (net)     3    0.012        0.000      9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/U3132/A1 (OAI21_X1_A7TULL)    0.404    0.000 *    9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/U3132/Y (OAI21_X1_A7TULL)    0.238    0.267    9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/n1963 (net)     1    0.005        0.000      9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U3133/B1 (OAI2BB2_X2_A7TULL)    0.238    0.000 *    9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U3133/Y (OAI2BB2_X2_A7TULL)    0.292    0.288    9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/n1965 (net)     1    0.006        0.000      9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/U3134/A (NAND2_X2_A7TULL)    0.292    0.000 *    9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/U3134/Y (NAND2_X2_A7TULL)    0.161    0.166    9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/n2070 (net)     2    0.009        0.000      9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U3135/B (NAND2_X2_A7TULL)    0.161    0.000 *    9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U3135/Y (NAND2_X2_A7TULL)    0.357    0.279   10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/n5382 (net)     7    0.030        0.000     10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/U3136/A (INV_X2_A7TULL)    0.357    0.000 *   10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/U3136/Y (INV_X2_A7TULL)    0.218    0.222   10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/n5393 (net)     5    0.028        0.000     10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/U3137/S0 (MXI2_X2_A7TULL)    0.218    0.000 *   10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/U3137/Y (MXI2_X2_A7TULL)    0.329    0.364   10.785 f
  u_cortexm0integration/u_cortexm0/u_logic/n1973 (net)     3    0.025        0.000     10.785 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/A1 (OAI211_X2_A7TULL)    0.329    0.001 *   10.786 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/Y (OAI211_X2_A7TULL)    0.341    0.361   11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/n1971 (net)     1    0.005        0.000     11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/B0 (OAI2BB1_X2_A7TULL)    0.341    0.000 *   11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/Y (OAI2BB1_X2_A7TULL)    0.138    0.153   11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/n1972 (net)     1    0.006        0.000     11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/A0N (OAI2BB1_X4_A7TULL)    0.138    0.000 *   11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/Y (OAI2BB1_X4_A7TULL)    0.184    0.312   11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/n2071 (net)     4    0.023        0.000     11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/S0 (MXI2_X2_A7TULL)    0.184    0.000 *   11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/Y (MXI2_X2_A7TULL)    0.226    0.289   11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/n2592 (net)     3    0.010        0.000     11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/A0N (OAI2BB1_X2_A7TULL)    0.226    0.000 *   11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/Y (OAI2BB1_X2_A7TULL)    0.143    0.341   12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/n1976 (net)     1    0.005        0.000     12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/A1 (OAI22_X2_A7TULL)    0.143    0.000 *   12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/Y (OAI22_X2_A7TULL)    0.359    0.226   12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/n1977 (net)     1    0.006        0.000     12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/B0 (OAI21_X2_A7TULL)    0.359    0.000 *   12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/Y (OAI21_X2_A7TULL)    0.177    0.197   12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/n2015 (net)     2    0.008        0.000     12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/B0 (OAI21_X2_A7TULL)    0.177    0.000 *   12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/Y (OAI21_X2_A7TULL)    0.501    0.203   12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/n2593 (net)     4    0.017        0.000     12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/U3270/B (NAND2_X2_A7TULL)    0.501    0.000 *   12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/U3270/Y (NAND2_X2_A7TULL)    0.243    0.251   13.120 f
  u_cortexm0integration/u_cortexm0/u_logic/n2647 (net)     3    0.016        0.000     13.120 f
  u_cortexm0integration/u_cortexm0/u_logic/U4051/C (NOR3_X1_A7TULL)    0.243    0.000 *   13.120 f
  u_cortexm0integration/u_cortexm0/u_logic/U4051/Y (NOR3_X1_A7TULL)    1.139    0.821   13.941 r
  u_cortexm0integration/u_cortexm0/u_logic/n5380 (net)     3    0.022        0.000     13.941 r
  u_cortexm0integration/u_cortexm0/u_logic/U6695/B0 (OAI21_X1_A7TULL)    1.139    0.001 *   13.941 r
  u_cortexm0integration/u_cortexm0/u_logic/U6695/Y (OAI21_X1_A7TULL)    0.584    0.595   14.536 f
  u_cortexm0integration/u_cortexm0/u_logic/n5398 (net)     2    0.018        0.000     14.536 f
  u_cortexm0integration/u_cortexm0/u_logic/U6699/A0 (OAI32_X4_A7TULL)    0.584    0.000 *   14.536 f
  u_cortexm0integration/u_cortexm0/u_logic/U6699/Y (OAI32_X4_A7TULL)    1.086    0.840   15.376 r
  u_cortexm0integration/u_cortexm0/u_logic/n7590 (net)     4    0.047        0.000     15.376 r
  u_cortexm0integration/u_cortexm0/u_logic/U6700/B0 (OAI2BB2_X2_A7TULL)    1.086    0.002 *   15.378 r
  u_cortexm0integration/u_cortexm0/u_logic/U6700/Y (OAI2BB2_X2_A7TULL)    0.215    0.235   15.613 f
  u_cortexm0integration/u_cortexm0/u_logic/n5401 (net)     1    0.005        0.000     15.613 f
  u_cortexm0integration/u_cortexm0/u_logic/U6701/B0N (OAI21B_X4_A7TULL)    0.215    0.000 *   15.613 f
  u_cortexm0integration/u_cortexm0/u_logic/U6701/Y (OAI21B_X4_A7TULL)    0.124    0.306   15.920 f
  u_cortexm0integration/u_cortexm0/u_logic/n5404 (net)     1    0.010        0.000     15.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U6702/B (NOR2_X4_A7TULL)    0.124    0.000 *   15.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U6702/Y (NOR2_X4_A7TULL)    0.420    0.281   16.201 r
  u_cortexm0integration/u_cortexm0/u_logic/n5674 (net)     4    0.027        0.000     16.201 r
  u_cortexm0integration/u_cortexm0/u_logic/U6767/A0 (OAI21_X1_A7TULL)    0.420    0.000 *   16.201 r
  u_cortexm0integration/u_cortexm0/u_logic/U6767/Y (OAI21_X1_A7TULL)    0.193    0.225   16.427 f
  u_cortexm0integration/u_cortexm0/u_logic/n5494 (net)     1    0.004        0.000     16.427 f
  u_cortexm0integration/u_cortexm0/u_logic/U6768/B0 (AOI21_X1_A7TULL)    0.193    0.000 *   16.427 f
  u_cortexm0integration/u_cortexm0/u_logic/U6768/Y (AOI21_X1_A7TULL)    0.954    0.636   17.063 r
  u_cortexm0integration/u_cortexm0/u_logic/n6274 (net)     2    0.030        0.000     17.063 r
  u_cortexm0integration/u_cortexm0/u_logic/U6771/B (NAND3_X2_A7TULL)    0.954    0.001 *   17.064 r
  u_cortexm0integration/u_cortexm0/u_logic/U6771/Y (NAND3_X2_A7TULL)    1.974    1.439   18.503 f
  u_cortexm0integration/u_cortexm0/u_logic/Had775 (net)    16    0.150       0.000     18.503 f
  u_cortexm0integration/u_cortexm0/u_logic/Wf6m85_reg/D (SDFFSQ_X1_A7TULL)    1.974    0.004 *   18.507 f
  data arrival time                                                                    18.507

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Wf6m85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -1.070     20.730
  data required time                                                                   20.730
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.730
  data arrival time                                                                   -18.507
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.223


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Aj6m85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg/Q (SDFFRQ_X1_A7TULL)    0.302    0.744    2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/Mb2l85[59] (net)     3    0.023    0.000     2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/U3000/A (INV_X1_A7TULL)    0.302    0.000 *    2.745 f
  u_cortexm0integration/u_cortexm0/u_logic/U3000/Y (INV_X1_A7TULL)    0.237    0.240    2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/n2085 (net)     3    0.012        0.000      2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/U3002/A1 (OAI211_X1_A7TULL)    0.237    0.000 *    2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/U3002/Y (OAI211_X1_A7TULL)    0.382    0.333    3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/n1842 (net)     1    0.005        0.000      3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/U3003/A1 (OAI211_X2_A7TULL)    0.382    0.000 *    3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/U3003/Y (OAI211_X2_A7TULL)    0.696    0.587    3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/n1991 (net)     3    0.023        0.000      3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/U3004/S0 (MX2_X1_A7TULL)    0.696    0.000 *    3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/U3004/Y (MX2_X1_A7TULL)    0.220    0.558    4.462 f
  u_cortexm0integration/u_cortexm0/u_logic/n1849 (net)     3    0.011        0.000      4.462 f
  u_cortexm0integration/u_cortexm0/u_logic/U3007/A1 (OAI21_X1_A7TULL)    0.220    0.000 *    4.463 f
  u_cortexm0integration/u_cortexm0/u_logic/U3007/Y (OAI21_X1_A7TULL)    0.297    0.287    4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/n1845 (net)     1    0.005        0.000      4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/U3008/B1 (OAI2BB2_X2_A7TULL)    0.297    0.000 *    4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/U3008/Y (OAI2BB2_X2_A7TULL)    0.142    0.183    4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/n1847 (net)     1    0.005        0.000      4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/U3009/A0 (AOI2B1_X1_A7TULL)    0.142    0.000 *    4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/U3009/Y (AOI2B1_X1_A7TULL)    1.064    0.721    5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/n5389 (net)     5    0.031        0.000      5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/U3010/S0 (MXI2_X1_A7TULL)    1.064    0.000 *    5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/U3010/Y (MXI2_X1_A7TULL)    0.482    0.409    6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/n1860 (net)     3    0.012        0.000      6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/U3013/A1 (OAI21_X1_A7TULL)    0.482    0.000 *    6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/U3013/Y (OAI21_X1_A7TULL)    0.306    0.355    6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/n1856 (net)     1    0.005        0.000      6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/U3014/B1 (OAI2BB2_X2_A7TULL)    0.306    0.000 *    6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/U3014/Y (OAI2BB2_X2_A7TULL)    0.137    0.180    6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/n1859 (net)     1    0.004        0.000      6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/U3015/A0N (OAI2BB1_X2_A7TULL)    0.137    0.000 *    6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/U3015/Y (OAI2BB1_X2_A7TULL)    0.281    0.417    7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/n5390 (net)     5    0.024        0.000      7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/U3017/S0 (MXI2_X1_A7TULL)    0.281    0.000 *    7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/U3017/Y (MXI2_X1_A7TULL)    0.264    0.340    7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/n1958 (net)     2    0.006        0.000      7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/U3019/A1N (OAI2B2_X1_A7TULL)    0.264    0.000 *    7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/U3019/Y (OAI2B2_X1_A7TULL)    0.246    0.436    7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/n1866 (net)     1    0.005        0.000      7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/U3020/B0 (OAI2BB1_X2_A7TULL)    0.246    0.000 *    7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/U3020/Y (OAI2BB1_X2_A7TULL)    0.136    0.162    7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/n1868 (net)     1    0.004        0.000      7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/U3021/B (NOR2_X1_A7TULL)    0.136    0.000 *    7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/U3021/Y (NOR2_X1_A7TULL)    0.179    0.144    8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/n2249 (net)     2    0.008        0.000      8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U3022/B (NOR2_X1_A7TULL)    0.179    0.000 *    8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U3022/Y (NOR2_X1_A7TULL)    0.533    0.400    8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/n5388 (net)     4    0.015        0.000      8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/U3023/A (INV_X1_A7TULL)    0.533    0.000 *    8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/U3023/Y (INV_X1_A7TULL)    0.375    0.383    8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/n5383 (net)     5    0.027        0.000      8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/U3024/S0 (MXI2_X2_A7TULL)    0.375    0.000 *    8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/U3024/Y (MXI2_X2_A7TULL)    0.404    0.319    9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/n1962 (net)     3    0.012        0.000      9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/U3132/A1 (OAI21_X1_A7TULL)    0.404    0.000 *    9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/U3132/Y (OAI21_X1_A7TULL)    0.238    0.267    9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/n1963 (net)     1    0.005        0.000      9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U3133/B1 (OAI2BB2_X2_A7TULL)    0.238    0.000 *    9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U3133/Y (OAI2BB2_X2_A7TULL)    0.292    0.288    9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/n1965 (net)     1    0.006        0.000      9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/U3134/A (NAND2_X2_A7TULL)    0.292    0.000 *    9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/U3134/Y (NAND2_X2_A7TULL)    0.161    0.166    9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/n2070 (net)     2    0.009        0.000      9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U3135/B (NAND2_X2_A7TULL)    0.161    0.000 *    9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U3135/Y (NAND2_X2_A7TULL)    0.357    0.279   10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/n5382 (net)     7    0.030        0.000     10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/U3136/A (INV_X2_A7TULL)    0.357    0.000 *   10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/U3136/Y (INV_X2_A7TULL)    0.218    0.222   10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/n5393 (net)     5    0.028        0.000     10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/U3137/S0 (MXI2_X2_A7TULL)    0.218    0.000 *   10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/U3137/Y (MXI2_X2_A7TULL)    0.329    0.364   10.785 f
  u_cortexm0integration/u_cortexm0/u_logic/n1973 (net)     3    0.025        0.000     10.785 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/A1 (OAI211_X2_A7TULL)    0.329    0.001 *   10.786 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/Y (OAI211_X2_A7TULL)    0.341    0.361   11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/n1971 (net)     1    0.005        0.000     11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/B0 (OAI2BB1_X2_A7TULL)    0.341    0.000 *   11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/Y (OAI2BB1_X2_A7TULL)    0.138    0.153   11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/n1972 (net)     1    0.006        0.000     11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/A0N (OAI2BB1_X4_A7TULL)    0.138    0.000 *   11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/Y (OAI2BB1_X4_A7TULL)    0.184    0.312   11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/n2071 (net)     4    0.023        0.000     11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/S0 (MXI2_X2_A7TULL)    0.184    0.000 *   11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/Y (MXI2_X2_A7TULL)    0.226    0.289   11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/n2592 (net)     3    0.010        0.000     11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/A0N (OAI2BB1_X2_A7TULL)    0.226    0.000 *   11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/Y (OAI2BB1_X2_A7TULL)    0.143    0.341   12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/n1976 (net)     1    0.005        0.000     12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/A1 (OAI22_X2_A7TULL)    0.143    0.000 *   12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/Y (OAI22_X2_A7TULL)    0.359    0.226   12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/n1977 (net)     1    0.006        0.000     12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/B0 (OAI21_X2_A7TULL)    0.359    0.000 *   12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/Y (OAI21_X2_A7TULL)    0.177    0.197   12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/n2015 (net)     2    0.008        0.000     12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/B0 (OAI21_X2_A7TULL)    0.177    0.000 *   12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/Y (OAI21_X2_A7TULL)    0.501    0.203   12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/n2593 (net)     4    0.017        0.000     12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/U3270/B (NAND2_X2_A7TULL)    0.501    0.000 *   12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/U3270/Y (NAND2_X2_A7TULL)    0.243    0.251   13.120 f
  u_cortexm0integration/u_cortexm0/u_logic/n2647 (net)     3    0.016        0.000     13.120 f
  u_cortexm0integration/u_cortexm0/u_logic/U4051/C (NOR3_X1_A7TULL)    0.243    0.000 *   13.120 f
  u_cortexm0integration/u_cortexm0/u_logic/U4051/Y (NOR3_X1_A7TULL)    1.139    0.821   13.941 r
  u_cortexm0integration/u_cortexm0/u_logic/n5380 (net)     3    0.022        0.000     13.941 r
  u_cortexm0integration/u_cortexm0/u_logic/U6695/B0 (OAI21_X1_A7TULL)    1.139    0.001 *   13.941 r
  u_cortexm0integration/u_cortexm0/u_logic/U6695/Y (OAI21_X1_A7TULL)    0.584    0.595   14.536 f
  u_cortexm0integration/u_cortexm0/u_logic/n5398 (net)     2    0.018        0.000     14.536 f
  u_cortexm0integration/u_cortexm0/u_logic/U6699/A0 (OAI32_X4_A7TULL)    0.584    0.000 *   14.536 f
  u_cortexm0integration/u_cortexm0/u_logic/U6699/Y (OAI32_X4_A7TULL)    1.086    0.840   15.376 r
  u_cortexm0integration/u_cortexm0/u_logic/n7590 (net)     4    0.047        0.000     15.376 r
  u_cortexm0integration/u_cortexm0/u_logic/U6700/B0 (OAI2BB2_X2_A7TULL)    1.086    0.002 *   15.378 r
  u_cortexm0integration/u_cortexm0/u_logic/U6700/Y (OAI2BB2_X2_A7TULL)    0.215    0.235   15.613 f
  u_cortexm0integration/u_cortexm0/u_logic/n5401 (net)     1    0.005        0.000     15.613 f
  u_cortexm0integration/u_cortexm0/u_logic/U6701/B0N (OAI21B_X4_A7TULL)    0.215    0.000 *   15.613 f
  u_cortexm0integration/u_cortexm0/u_logic/U6701/Y (OAI21B_X4_A7TULL)    0.124    0.306   15.920 f
  u_cortexm0integration/u_cortexm0/u_logic/n5404 (net)     1    0.010        0.000     15.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U6702/B (NOR2_X4_A7TULL)    0.124    0.000 *   15.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U6702/Y (NOR2_X4_A7TULL)    0.420    0.281   16.201 r
  u_cortexm0integration/u_cortexm0/u_logic/n5674 (net)     4    0.027        0.000     16.201 r
  u_cortexm0integration/u_cortexm0/u_logic/U6767/A0 (OAI21_X1_A7TULL)    0.420    0.000 *   16.201 r
  u_cortexm0integration/u_cortexm0/u_logic/U6767/Y (OAI21_X1_A7TULL)    0.193    0.225   16.427 f
  u_cortexm0integration/u_cortexm0/u_logic/n5494 (net)     1    0.004        0.000     16.427 f
  u_cortexm0integration/u_cortexm0/u_logic/U6768/B0 (AOI21_X1_A7TULL)    0.193    0.000 *   16.427 f
  u_cortexm0integration/u_cortexm0/u_logic/U6768/Y (AOI21_X1_A7TULL)    0.954    0.636   17.063 r
  u_cortexm0integration/u_cortexm0/u_logic/n6274 (net)     2    0.030        0.000     17.063 r
  u_cortexm0integration/u_cortexm0/u_logic/U6771/B (NAND3_X2_A7TULL)    0.954    0.001 *   17.064 r
  u_cortexm0integration/u_cortexm0/u_logic/U6771/Y (NAND3_X2_A7TULL)    1.974    1.439   18.503 f
  u_cortexm0integration/u_cortexm0/u_logic/Had775 (net)    16    0.150       0.000     18.503 f
  u_cortexm0integration/u_cortexm0/u_logic/Aj6m85_reg/D (SDFFSQ_X1_A7TULL)    1.974    0.004 *   18.507 f
  data arrival time                                                                    18.507

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Aj6m85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -1.070     20.730
  data required time                                                                   20.730
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.730
  data arrival time                                                                   -18.507
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.223


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Hr3l85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg/CK (SDFFR_X4_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg/QN (SDFFR_X4_A7TULL)    0.159    0.453    2.453 f
  u_cortexm0integration/u_cortexm0/u_logic/n8158 (net)     3    0.020        0.000      2.453 f
  u_cortexm0integration/u_cortexm0/u_logic/U573/A (INV_X5_A7TULL)    0.159    0.000 *    2.454 f
  u_cortexm0integration/u_cortexm0/u_logic/U573/Y (INV_X5_A7TULL)    0.633    0.428     2.882 r
  u_cortexm0integration/u_cortexm0/u_logic/n1489 (net)    33    0.150        0.000      2.882 r
  u_cortexm0integration/u_cortexm0/u_logic/U449/AN (NOR2B_X2_A7TULL)    0.633    0.001 *    2.883 r
  u_cortexm0integration/u_cortexm0/u_logic/U449/Y (NOR2B_X2_A7TULL)    1.006    0.839    3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/n6054 (net)     9    0.046        0.000      3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/B (NAND3_X2_A7TULL)    1.006    0.001 *    3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.370    0.370    4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3    0.012        0.000      4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X4_A7TULL)    0.370    0.000 *    4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X4_A7TULL)    0.191    0.377    4.469 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3    0.020        0.000      4.469 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.191    0.000 *    4.470 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.315    0.249    4.718 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3    0.022        0.000      4.718 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X3_A7TULL)    0.315    0.000 *    4.719 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X3_A7TULL)    0.215    0.221    4.940 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)     2    0.044        0.000      4.940 f
  u_cortexm0integration/u_cortexm0/u_logic/U992/A (BUF_X32_A7TULL)    0.215    0.002 *    4.942 f
  u_cortexm0integration/u_cortexm0/u_logic/U992/Y (BUF_X32_A7TULL)    0.151    0.301    5.243 f
  u_cortexm0integration/u_cortexm0/u_logic/n3482 (net)    24    0.303        0.000      5.243 f
  u_cortexm0integration/u_cortexm0/u_logic/U4241/B (NOR2B_X4_A7TULL)    0.151    0.001 *    5.244 f
  u_cortexm0integration/u_cortexm0/u_logic/U4241/Y (NOR2B_X4_A7TULL)    1.389    0.892    6.136 r
  u_cortexm0integration/u_cortexm0/u_logic/n2766 (net)    17    0.133        0.000      6.136 r
  u_cortexm0integration/u_cortexm0/u_logic/U1114/A (BUF_X3_A7TULL)    1.389    0.007 *    6.143 r
  u_cortexm0integration/u_cortexm0/u_logic/U1114/Y (BUF_X3_A7TULL)    0.654    0.727    6.870 r
  u_cortexm0integration/u_cortexm0/u_logic/n4354 (net)    20    0.092        0.000      6.870 r
  u_cortexm0integration/u_cortexm0/u_logic/U4247/B (NAND2_X1_A7TULL)    0.654    0.002 *    6.872 r
  u_cortexm0integration/u_cortexm0/u_logic/U4247/Y (NAND2_X1_A7TULL)    0.385    0.377    7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/n2809 (net)     4    0.014        0.000      7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/U4277/A (INV_X1_A7TULL)    0.385    0.000 *    7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/U4277/Y (INV_X1_A7TULL)    0.182    0.197    7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/n2783 (net)     1    0.005        0.000      7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/U4281/A1 (AOI21_X2_A7TULL)    0.182    0.000 *    7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/U4281/Y (AOI21_X2_A7TULL)    0.183    0.186    7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/n2837 (net)     2    0.012        0.000      7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/U4354/A0 (OAI21_X4_A7TULL)    0.183    0.000 *    7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/U4354/Y (OAI21_X4_A7TULL)    0.265    0.246    7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/n3578 (net)     2    0.012        0.000      7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/U4355/A (INV_X1_A7TULL)    0.265    0.000 *    7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/U4355/Y (INV_X1_A7TULL)    0.277    0.259    8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/n3646 (net)     5    0.022        0.000      8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/U4362/A (XOR2_X2_A7TULL)    0.277    0.000 *    8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/U4362/Y (XOR2_X2_A7TULL)    0.201    0.322    8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/n2842 (net)     1    0.005        0.000      8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/U4363/A (INV_X1_A7TULL)    0.201    0.000 *    8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/U4363/Y (INV_X1_A7TULL)    0.599    0.423    8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/n4469 (net)     8    0.040        0.000      8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/U5304/A0 (OAI21_X1_A7TULL)    0.599    0.000 *    8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/U5304/Y (OAI21_X1_A7TULL)    0.317    0.296    9.177 f
  u_cortexm0integration/u_cortexm0/u_logic/n3606 (net)     1    0.007        0.000      9.177 f
  u_cortexm0integration/u_cortexm0/u_logic/U5305/A (XOR2_X1_A7TULL)    0.317    0.000 *    9.178 f
  u_cortexm0integration/u_cortexm0/u_logic/U5305/Y (XOR2_X1_A7TULL)    0.545    0.340    9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/n3681 (net)     1    0.008        0.000      9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/U5379/B (ADDF_X1_A7TULL)    0.545    0.000 *    9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/U5379/S (ADDF_X1_A7TULL)    0.239    1.020   10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/n3709 (net)     1    0.006        0.000     10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/U5403/B (ADDF_X1_A7TULL)    0.239    0.000 *   10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/U5403/CO (ADDF_X1_A7TULL)    0.230    0.895   11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/n3697 (net)     1    0.005        0.000     11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/U5392/B (ADDF_X1_A7TULL)    0.230    0.000 *   11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/U5392/CO (ADDF_X1_A7TULL)    0.238    0.902   12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/n3795 (net)     2    0.006        0.000     12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/U107/B (OR2_X1_A7TULL)    0.238    0.000 *   12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/U107/Y (OR2_X1_A7TULL)    0.214    0.465    12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/n7596 (net)     3    0.012        0.000     12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/U5482/A0 (AOI21_X2_A7TULL)    0.214    0.000 *   12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/U5482/Y (AOI21_X2_A7TULL)    0.277    0.276   13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/n4869 (net)     2    0.007        0.000     13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A0 (OAI21_X1_A7TULL)    0.277    0.000 *   13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.206    0.209   13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1    0.005        0.000     13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.206    0.000 *   13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.319    0.275   13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2    0.009        0.000     13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.319    0.000 *   13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.170    0.189   13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2    0.009        0.000     13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.170    0.000 *   13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.284    0.266   14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2    0.008        0.000     14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X1_A7TULL)    0.284    0.000 *   14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X1_A7TULL)    0.265    0.255   14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2    0.009        0.000     14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.265    0.000 *   14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.316    0.313   14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2    0.009        0.000     14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.316    0.000 *   14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.175    0.189   14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2    0.009        0.000     14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.175    0.000 *   14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.326    0.292   15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2    0.010        0.000     15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.326    0.000 *   15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.189    0.194   15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2    0.010        0.000     15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.189    0.000 *   15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.348    0.309   15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2    0.011        0.000     15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.348    0.000 *   15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.210    0.211   15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2    0.012        0.000     15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.210    0.000 *   15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.342    0.312   16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2    0.010        0.000     16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/A0 (OAI21_X2_A7TULL)    0.342    0.000 *   16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/Y (OAI21_X2_A7TULL)    0.218    0.203   16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/n4791 (net)     2    0.010        0.000     16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/A0 (AOI21_X1_A7TULL)    0.218    0.000 *   16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/Y (AOI21_X1_A7TULL)    0.381    0.343   16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/n4787 (net)     2    0.009        0.000     16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/A0 (OAI21_X1_A7TULL)    0.381    0.000 *   16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/Y (OAI21_X1_A7TULL)    0.234    0.228   16.866 f
  u_cortexm0integration/u_cortexm0/u_logic/n4775 (net)     1    0.005        0.000     16.866 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/A (XNOR2_X1_A7TULL)    0.234    0.000 *   16.866 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/Y (XNOR2_X1_A7TULL)    0.298    0.334   17.201 f
  u_cortexm0integration/u_cortexm0/u_logic/n4782 (net)     1    0.010        0.000     17.201 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/B0 (AOI211_X2_A7TULL)    0.298    0.000 *   17.201 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/Y (AOI211_X2_A7TULL)    0.839    0.608   17.809 r
  u_cortexm0integration/u_cortexm0/u_logic/n5228 (net)     2    0.020        0.000     17.809 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/B0 (OAI2BB1_X2_A7TULL)    0.839    0.000 *   17.810 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/Y (OAI2BB1_X2_A7TULL)    0.230    0.230   18.040 f
  u_cortexm0integration/u_cortexm0/u_logic/n5289 (net)     2    0.008        0.000     18.040 f
  u_cortexm0integration/u_cortexm0/u_logic/U6580/A0 (OAI31_X2_A7TULL)    0.230    0.000 *   18.040 f
  u_cortexm0integration/u_cortexm0/u_logic/U6580/Y (OAI31_X2_A7TULL)    0.604    0.461   18.501 r
  u_cortexm0integration/u_cortexm0/u_logic/n7420 (net)     2    0.011        0.000     18.501 r
  u_cortexm0integration/u_cortexm0/u_logic/U8221/A1 (AOI211_X2_A7TULL)    0.604    0.000 *   18.501 r
  u_cortexm0integration/u_cortexm0/u_logic/U8221/Y (AOI211_X2_A7TULL)    0.214    0.252   18.753 f
  u_cortexm0integration/u_cortexm0/u_logic/n7422 (net)     1    0.006        0.000     18.753 f
  u_cortexm0integration/u_cortexm0/u_logic/U8222/B0 (AOI21_X2_A7TULL)    0.214    0.000 *   18.753 f
  u_cortexm0integration/u_cortexm0/u_logic/U8222/Y (AOI21_X2_A7TULL)    0.229    0.219   18.972 r
  u_cortexm0integration/u_cortexm0/u_logic/n8404 (net)     1    0.004        0.000     18.972 r
  u_cortexm0integration/u_cortexm0/u_logic/Hr3l85_reg/D (SDFFSHQ_X2_A7TULL)    0.229    0.000 *   18.972 r
  data arrival time                                                                    18.972

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Hr3l85_reg/CK (SDFFSHQ_X2_A7TULL)    0.000   21.800 r
  library setup time                                                        -0.486     21.314
  data required time                                                                   21.314
  ----------------------------------------------------------------------------------------------
  data required time                                                                   21.314
  data arrival time                                                                   -18.972
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.342


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Xvkl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg/Q (SDFFRQ_X1_A7TULL)    0.302    0.744    2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/Mb2l85[59] (net)     3    0.023    0.000     2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/U3000/A (INV_X1_A7TULL)    0.302    0.000 *    2.745 f
  u_cortexm0integration/u_cortexm0/u_logic/U3000/Y (INV_X1_A7TULL)    0.237    0.240    2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/n2085 (net)     3    0.012        0.000      2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/U3002/A1 (OAI211_X1_A7TULL)    0.237    0.000 *    2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/U3002/Y (OAI211_X1_A7TULL)    0.382    0.333    3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/n1842 (net)     1    0.005        0.000      3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/U3003/A1 (OAI211_X2_A7TULL)    0.382    0.000 *    3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/U3003/Y (OAI211_X2_A7TULL)    0.696    0.587    3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/n1991 (net)     3    0.023        0.000      3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/U3004/S0 (MX2_X1_A7TULL)    0.696    0.000 *    3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/U3004/Y (MX2_X1_A7TULL)    0.220    0.558    4.462 f
  u_cortexm0integration/u_cortexm0/u_logic/n1849 (net)     3    0.011        0.000      4.462 f
  u_cortexm0integration/u_cortexm0/u_logic/U3007/A1 (OAI21_X1_A7TULL)    0.220    0.000 *    4.463 f
  u_cortexm0integration/u_cortexm0/u_logic/U3007/Y (OAI21_X1_A7TULL)    0.297    0.287    4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/n1845 (net)     1    0.005        0.000      4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/U3008/B1 (OAI2BB2_X2_A7TULL)    0.297    0.000 *    4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/U3008/Y (OAI2BB2_X2_A7TULL)    0.142    0.183    4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/n1847 (net)     1    0.005        0.000      4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/U3009/A0 (AOI2B1_X1_A7TULL)    0.142    0.000 *    4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/U3009/Y (AOI2B1_X1_A7TULL)    1.064    0.721    5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/n5389 (net)     5    0.031        0.000      5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/U3010/S0 (MXI2_X1_A7TULL)    1.064    0.000 *    5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/U3010/Y (MXI2_X1_A7TULL)    0.482    0.409    6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/n1860 (net)     3    0.012        0.000      6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/U3013/A1 (OAI21_X1_A7TULL)    0.482    0.000 *    6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/U3013/Y (OAI21_X1_A7TULL)    0.306    0.355    6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/n1856 (net)     1    0.005        0.000      6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/U3014/B1 (OAI2BB2_X2_A7TULL)    0.306    0.000 *    6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/U3014/Y (OAI2BB2_X2_A7TULL)    0.137    0.180    6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/n1859 (net)     1    0.004        0.000      6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/U3015/A0N (OAI2BB1_X2_A7TULL)    0.137    0.000 *    6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/U3015/Y (OAI2BB1_X2_A7TULL)    0.281    0.417    7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/n5390 (net)     5    0.024        0.000      7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/U3017/S0 (MXI2_X1_A7TULL)    0.281    0.000 *    7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/U3017/Y (MXI2_X1_A7TULL)    0.264    0.340    7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/n1958 (net)     2    0.006        0.000      7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/U3019/A1N (OAI2B2_X1_A7TULL)    0.264    0.000 *    7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/U3019/Y (OAI2B2_X1_A7TULL)    0.246    0.436    7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/n1866 (net)     1    0.005        0.000      7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/U3020/B0 (OAI2BB1_X2_A7TULL)    0.246    0.000 *    7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/U3020/Y (OAI2BB1_X2_A7TULL)    0.136    0.162    7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/n1868 (net)     1    0.004        0.000      7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/U3021/B (NOR2_X1_A7TULL)    0.136    0.000 *    7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/U3021/Y (NOR2_X1_A7TULL)    0.179    0.144    8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/n2249 (net)     2    0.008        0.000      8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U3022/B (NOR2_X1_A7TULL)    0.179    0.000 *    8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U3022/Y (NOR2_X1_A7TULL)    0.533    0.400    8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/n5388 (net)     4    0.015        0.000      8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/U3023/A (INV_X1_A7TULL)    0.533    0.000 *    8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/U3023/Y (INV_X1_A7TULL)    0.375    0.383    8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/n5383 (net)     5    0.027        0.000      8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/U3024/S0 (MXI2_X2_A7TULL)    0.375    0.000 *    8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/U3024/Y (MXI2_X2_A7TULL)    0.404    0.319    9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/n1962 (net)     3    0.012        0.000      9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/U3132/A1 (OAI21_X1_A7TULL)    0.404    0.000 *    9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/U3132/Y (OAI21_X1_A7TULL)    0.238    0.267    9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/n1963 (net)     1    0.005        0.000      9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U3133/B1 (OAI2BB2_X2_A7TULL)    0.238    0.000 *    9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U3133/Y (OAI2BB2_X2_A7TULL)    0.292    0.288    9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/n1965 (net)     1    0.006        0.000      9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/U3134/A (NAND2_X2_A7TULL)    0.292    0.000 *    9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/U3134/Y (NAND2_X2_A7TULL)    0.161    0.166    9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/n2070 (net)     2    0.009        0.000      9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U3135/B (NAND2_X2_A7TULL)    0.161    0.000 *    9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U3135/Y (NAND2_X2_A7TULL)    0.357    0.279   10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/n5382 (net)     7    0.030        0.000     10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/U3136/A (INV_X2_A7TULL)    0.357    0.000 *   10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/U3136/Y (INV_X2_A7TULL)    0.218    0.222   10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/n5393 (net)     5    0.028        0.000     10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/U3137/S0 (MXI2_X2_A7TULL)    0.218    0.000 *   10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/U3137/Y (MXI2_X2_A7TULL)    0.329    0.364   10.785 f
  u_cortexm0integration/u_cortexm0/u_logic/n1973 (net)     3    0.025        0.000     10.785 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/A1 (OAI211_X2_A7TULL)    0.329    0.001 *   10.786 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/Y (OAI211_X2_A7TULL)    0.341    0.361   11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/n1971 (net)     1    0.005        0.000     11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/B0 (OAI2BB1_X2_A7TULL)    0.341    0.000 *   11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/Y (OAI2BB1_X2_A7TULL)    0.138    0.153   11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/n1972 (net)     1    0.006        0.000     11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/A0N (OAI2BB1_X4_A7TULL)    0.138    0.000 *   11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/Y (OAI2BB1_X4_A7TULL)    0.184    0.312   11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/n2071 (net)     4    0.023        0.000     11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/S0 (MXI2_X2_A7TULL)    0.184    0.000 *   11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/Y (MXI2_X2_A7TULL)    0.226    0.289   11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/n2592 (net)     3    0.010        0.000     11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/A0N (OAI2BB1_X2_A7TULL)    0.226    0.000 *   11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/Y (OAI2BB1_X2_A7TULL)    0.143    0.341   12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/n1976 (net)     1    0.005        0.000     12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/A1 (OAI22_X2_A7TULL)    0.143    0.000 *   12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/Y (OAI22_X2_A7TULL)    0.359    0.226   12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/n1977 (net)     1    0.006        0.000     12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/B0 (OAI21_X2_A7TULL)    0.359    0.000 *   12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/Y (OAI21_X2_A7TULL)    0.177    0.197   12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/n2015 (net)     2    0.008        0.000     12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/B0 (OAI21_X2_A7TULL)    0.177    0.000 *   12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/Y (OAI21_X2_A7TULL)    0.501    0.203   12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/n2593 (net)     4    0.017        0.000     12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/U3270/B (NAND2_X2_A7TULL)    0.501    0.000 *   12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/U3270/Y (NAND2_X2_A7TULL)    0.243    0.251   13.120 f
  u_cortexm0integration/u_cortexm0/u_logic/n2647 (net)     3    0.016        0.000     13.120 f
  u_cortexm0integration/u_cortexm0/u_logic/U4051/C (NOR3_X1_A7TULL)    0.243    0.000 *   13.120 f
  u_cortexm0integration/u_cortexm0/u_logic/U4051/Y (NOR3_X1_A7TULL)    1.139    0.821   13.941 r
  u_cortexm0integration/u_cortexm0/u_logic/n5380 (net)     3    0.022        0.000     13.941 r
  u_cortexm0integration/u_cortexm0/u_logic/U6695/B0 (OAI21_X1_A7TULL)    1.139    0.001 *   13.941 r
  u_cortexm0integration/u_cortexm0/u_logic/U6695/Y (OAI21_X1_A7TULL)    0.584    0.595   14.536 f
  u_cortexm0integration/u_cortexm0/u_logic/n5398 (net)     2    0.018        0.000     14.536 f
  u_cortexm0integration/u_cortexm0/u_logic/U6699/A0 (OAI32_X4_A7TULL)    0.584    0.000 *   14.536 f
  u_cortexm0integration/u_cortexm0/u_logic/U6699/Y (OAI32_X4_A7TULL)    1.086    0.840   15.376 r
  u_cortexm0integration/u_cortexm0/u_logic/n7590 (net)     4    0.047        0.000     15.376 r
  u_cortexm0integration/u_cortexm0/u_logic/U6700/B0 (OAI2BB2_X2_A7TULL)    1.086    0.002 *   15.378 r
  u_cortexm0integration/u_cortexm0/u_logic/U6700/Y (OAI2BB2_X2_A7TULL)    0.215    0.235   15.613 f
  u_cortexm0integration/u_cortexm0/u_logic/n5401 (net)     1    0.005        0.000     15.613 f
  u_cortexm0integration/u_cortexm0/u_logic/U6701/B0N (OAI21B_X4_A7TULL)    0.215    0.000 *   15.613 f
  u_cortexm0integration/u_cortexm0/u_logic/U6701/Y (OAI21B_X4_A7TULL)    0.124    0.306   15.920 f
  u_cortexm0integration/u_cortexm0/u_logic/n5404 (net)     1    0.010        0.000     15.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U6702/B (NOR2_X4_A7TULL)    0.124    0.000 *   15.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U6702/Y (NOR2_X4_A7TULL)    0.420    0.281   16.201 r
  u_cortexm0integration/u_cortexm0/u_logic/n5674 (net)     4    0.027        0.000     16.201 r
  u_cortexm0integration/u_cortexm0/u_logic/U6882/A0 (OAI21_X2_A7TULL)    0.420    0.000 *   16.201 r
  u_cortexm0integration/u_cortexm0/u_logic/U6882/Y (OAI21_X2_A7TULL)    0.181    0.207   16.408 f
  u_cortexm0integration/u_cortexm0/u_logic/n5681 (net)     1    0.009        0.000     16.408 f
  u_cortexm0integration/u_cortexm0/u_logic/U6886/A (NOR2_X4_A7TULL)    0.181    0.000 *   16.408 f
  u_cortexm0integration/u_cortexm0/u_logic/U6886/Y (NOR2_X4_A7TULL)    0.385    0.296   16.705 r
  u_cortexm0integration/u_cortexm0/u_logic/n6268 (net)     3    0.030        0.000     16.705 r
  u_cortexm0integration/u_cortexm0/u_logic/U6889/A (NAND3_X1_A7TULL)    0.385    0.001 *   16.706 r
  u_cortexm0integration/u_cortexm0/u_logic/U6889/Y (NAND3_X1_A7TULL)    0.829    0.621   17.326 f
  u_cortexm0integration/u_cortexm0/u_logic/n7439 (net)     3    0.026        0.000     17.326 f
  u_cortexm0integration/u_cortexm0/u_logic/U6890/B0N (OAI21B_X2_A7TULL)    0.829    0.001 *   17.327 f
  u_cortexm0integration/u_cortexm0/u_logic/U6890/Y (OAI21B_X2_A7TULL)    0.927    0.963   18.290 f
  u_cortexm0integration/u_cortexm0/u_logic/Kuc775 (net)    15    0.083       0.000     18.290 f
  u_cortexm0integration/u_cortexm0/u_logic/U8234/B (MX2_X1_A7TULL)    0.927    0.002 *   18.292 f
  u_cortexm0integration/u_cortexm0/u_logic/U8234/Y (MX2_X1_A7TULL)    0.177    0.670   18.961 f
  u_cortexm0integration/u_cortexm0/u_logic/n8388 (net)     1    0.006        0.000     18.961 f
  u_cortexm0integration/u_cortexm0/u_logic/Xvkl85_reg/D (SDFFSHQ_X4_A7TULL)    0.177    0.000 *   18.961 f
  data arrival time                                                                    18.961

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Xvkl85_reg/CK (SDFFSHQ_X4_A7TULL)    0.000   21.800 r
  library setup time                                                        -0.420     21.380
  data required time                                                                   21.380
  ----------------------------------------------------------------------------------------------
  data required time                                                                   21.380
  data arrival time                                                                   -18.961
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.418


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Dunl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg/Q (SDFFRQ_X1_A7TULL)    0.302    0.744    2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/Mb2l85[59] (net)     3    0.023    0.000     2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/U3000/A (INV_X1_A7TULL)    0.302    0.000 *    2.745 f
  u_cortexm0integration/u_cortexm0/u_logic/U3000/Y (INV_X1_A7TULL)    0.237    0.240    2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/n2085 (net)     3    0.012        0.000      2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/U3002/A1 (OAI211_X1_A7TULL)    0.237    0.000 *    2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/U3002/Y (OAI211_X1_A7TULL)    0.382    0.333    3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/n1842 (net)     1    0.005        0.000      3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/U3003/A1 (OAI211_X2_A7TULL)    0.382    0.000 *    3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/U3003/Y (OAI211_X2_A7TULL)    0.696    0.587    3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/n1991 (net)     3    0.023        0.000      3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/U3004/S0 (MX2_X1_A7TULL)    0.696    0.000 *    3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/U3004/Y (MX2_X1_A7TULL)    0.220    0.558    4.462 f
  u_cortexm0integration/u_cortexm0/u_logic/n1849 (net)     3    0.011        0.000      4.462 f
  u_cortexm0integration/u_cortexm0/u_logic/U3007/A1 (OAI21_X1_A7TULL)    0.220    0.000 *    4.463 f
  u_cortexm0integration/u_cortexm0/u_logic/U3007/Y (OAI21_X1_A7TULL)    0.297    0.287    4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/n1845 (net)     1    0.005        0.000      4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/U3008/B1 (OAI2BB2_X2_A7TULL)    0.297    0.000 *    4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/U3008/Y (OAI2BB2_X2_A7TULL)    0.142    0.183    4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/n1847 (net)     1    0.005        0.000      4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/U3009/A0 (AOI2B1_X1_A7TULL)    0.142    0.000 *    4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/U3009/Y (AOI2B1_X1_A7TULL)    1.064    0.721    5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/n5389 (net)     5    0.031        0.000      5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/U3010/S0 (MXI2_X1_A7TULL)    1.064    0.000 *    5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/U3010/Y (MXI2_X1_A7TULL)    0.482    0.409    6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/n1860 (net)     3    0.012        0.000      6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/U3013/A1 (OAI21_X1_A7TULL)    0.482    0.000 *    6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/U3013/Y (OAI21_X1_A7TULL)    0.306    0.355    6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/n1856 (net)     1    0.005        0.000      6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/U3014/B1 (OAI2BB2_X2_A7TULL)    0.306    0.000 *    6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/U3014/Y (OAI2BB2_X2_A7TULL)    0.137    0.180    6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/n1859 (net)     1    0.004        0.000      6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/U3015/A0N (OAI2BB1_X2_A7TULL)    0.137    0.000 *    6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/U3015/Y (OAI2BB1_X2_A7TULL)    0.281    0.417    7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/n5390 (net)     5    0.024        0.000      7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/U3017/S0 (MXI2_X1_A7TULL)    0.281    0.000 *    7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/U3017/Y (MXI2_X1_A7TULL)    0.264    0.340    7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/n1958 (net)     2    0.006        0.000      7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/U3019/A1N (OAI2B2_X1_A7TULL)    0.264    0.000 *    7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/U3019/Y (OAI2B2_X1_A7TULL)    0.246    0.436    7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/n1866 (net)     1    0.005        0.000      7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/U3020/B0 (OAI2BB1_X2_A7TULL)    0.246    0.000 *    7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/U3020/Y (OAI2BB1_X2_A7TULL)    0.136    0.162    7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/n1868 (net)     1    0.004        0.000      7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/U3021/B (NOR2_X1_A7TULL)    0.136    0.000 *    7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/U3021/Y (NOR2_X1_A7TULL)    0.179    0.144    8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/n2249 (net)     2    0.008        0.000      8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U3022/B (NOR2_X1_A7TULL)    0.179    0.000 *    8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U3022/Y (NOR2_X1_A7TULL)    0.533    0.400    8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/n5388 (net)     4    0.015        0.000      8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/U3023/A (INV_X1_A7TULL)    0.533    0.000 *    8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/U3023/Y (INV_X1_A7TULL)    0.375    0.383    8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/n5383 (net)     5    0.027        0.000      8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/U3024/S0 (MXI2_X2_A7TULL)    0.375    0.000 *    8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/U3024/Y (MXI2_X2_A7TULL)    0.404    0.319    9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/n1962 (net)     3    0.012        0.000      9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/U3132/A1 (OAI21_X1_A7TULL)    0.404    0.000 *    9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/U3132/Y (OAI21_X1_A7TULL)    0.238    0.267    9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/n1963 (net)     1    0.005        0.000      9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U3133/B1 (OAI2BB2_X2_A7TULL)    0.238    0.000 *    9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U3133/Y (OAI2BB2_X2_A7TULL)    0.292    0.288    9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/n1965 (net)     1    0.006        0.000      9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/U3134/A (NAND2_X2_A7TULL)    0.292    0.000 *    9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/U3134/Y (NAND2_X2_A7TULL)    0.161    0.166    9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/n2070 (net)     2    0.009        0.000      9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U3135/B (NAND2_X2_A7TULL)    0.161    0.000 *    9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U3135/Y (NAND2_X2_A7TULL)    0.357    0.279   10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/n5382 (net)     7    0.030        0.000     10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/U3136/A (INV_X2_A7TULL)    0.357    0.000 *   10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/U3136/Y (INV_X2_A7TULL)    0.218    0.222   10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/n5393 (net)     5    0.028        0.000     10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/U3137/S0 (MXI2_X2_A7TULL)    0.218    0.000 *   10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/U3137/Y (MXI2_X2_A7TULL)    0.329    0.364   10.785 f
  u_cortexm0integration/u_cortexm0/u_logic/n1973 (net)     3    0.025        0.000     10.785 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/A1 (OAI211_X2_A7TULL)    0.329    0.001 *   10.786 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/Y (OAI211_X2_A7TULL)    0.341    0.361   11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/n1971 (net)     1    0.005        0.000     11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/B0 (OAI2BB1_X2_A7TULL)    0.341    0.000 *   11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/Y (OAI2BB1_X2_A7TULL)    0.138    0.153   11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/n1972 (net)     1    0.006        0.000     11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/A0N (OAI2BB1_X4_A7TULL)    0.138    0.000 *   11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/Y (OAI2BB1_X4_A7TULL)    0.184    0.312   11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/n2071 (net)     4    0.023        0.000     11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/S0 (MXI2_X2_A7TULL)    0.184    0.000 *   11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/Y (MXI2_X2_A7TULL)    0.226    0.289   11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/n2592 (net)     3    0.010        0.000     11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/A0N (OAI2BB1_X2_A7TULL)    0.226    0.000 *   11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/Y (OAI2BB1_X2_A7TULL)    0.143    0.341   12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/n1976 (net)     1    0.005        0.000     12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/A1 (OAI22_X2_A7TULL)    0.143    0.000 *   12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/Y (OAI22_X2_A7TULL)    0.359    0.226   12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/n1977 (net)     1    0.006        0.000     12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/B0 (OAI21_X2_A7TULL)    0.359    0.000 *   12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/Y (OAI21_X2_A7TULL)    0.177    0.197   12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/n2015 (net)     2    0.008        0.000     12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/B0 (OAI21_X2_A7TULL)    0.177    0.000 *   12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/Y (OAI21_X2_A7TULL)    0.501    0.203   12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/n2593 (net)     4    0.017        0.000     12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/U3270/B (NAND2_X2_A7TULL)    0.501    0.000 *   12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/U3270/Y (NAND2_X2_A7TULL)    0.243    0.251   13.120 f
  u_cortexm0integration/u_cortexm0/u_logic/n2647 (net)     3    0.016        0.000     13.120 f
  u_cortexm0integration/u_cortexm0/u_logic/U3271/A (INV_X2_A7TULL)    0.243    0.000 *   13.120 f
  u_cortexm0integration/u_cortexm0/u_logic/U3271/Y (INV_X2_A7TULL)    0.213    0.212   13.332 r
  u_cortexm0integration/u_cortexm0/u_logic/n2251 (net)     2    0.016        0.000     13.332 r
  u_cortexm0integration/u_cortexm0/u_logic/U3272/B (NAND2_X2_A7TULL)    0.213    0.000 *   13.333 r
  u_cortexm0integration/u_cortexm0/u_logic/U3272/Y (NAND2_X2_A7TULL)    0.241    0.177   13.509 f
  u_cortexm0integration/u_cortexm0/u_logic/n2604 (net)     2    0.013        0.000     13.509 f
  u_cortexm0integration/u_cortexm0/u_logic/U3274/A (AND3_X4_A7TULL)    0.241    0.000 *   13.509 f
  u_cortexm0integration/u_cortexm0/u_logic/U3274/Y (AND3_X4_A7TULL)    0.088    0.298   13.807 f
  u_cortexm0integration/u_cortexm0/u_logic/n2254 (net)     2    0.010        0.000     13.807 f
  u_cortexm0integration/u_cortexm0/u_logic/U3275/B0 (OAI21_X2_A7TULL)    0.088    0.000 *   13.807 f
  u_cortexm0integration/u_cortexm0/u_logic/U3275/Y (OAI21_X2_A7TULL)    0.835    0.267   14.074 r
  u_cortexm0integration/u_cortexm0/u_logic/n7594 (net)     4    0.034        0.000     14.074 r
  u_cortexm0integration/u_cortexm0/u_logic/U3288/A0 (OAI22_X2_A7TULL)    0.835    0.000 *   14.074 r
  u_cortexm0integration/u_cortexm0/u_logic/U3288/Y (OAI22_X2_A7TULL)    0.259    0.273   14.348 f
  u_cortexm0integration/u_cortexm0/u_logic/n2098 (net)     1    0.006        0.000     14.348 f
  u_cortexm0integration/u_cortexm0/u_logic/U3307/A (NOR2_X3_A7TULL)    0.259    0.000 *   14.348 f
  u_cortexm0integration/u_cortexm0/u_logic/U3307/Y (NOR2_X3_A7TULL)    0.247    0.234   14.581 r
  u_cortexm0integration/u_cortexm0/u_logic/n2099 (net)     1    0.011        0.000     14.581 r
  u_cortexm0integration/u_cortexm0/u_logic/U3308/B (NAND2_X4_A7TULL)    0.247    0.000 *   14.581 r
  u_cortexm0integration/u_cortexm0/u_logic/U3308/Y (NAND2_X4_A7TULL)    0.233    0.195   14.776 f
  u_cortexm0integration/u_cortexm0/u_logic/n5626 (net)     6    0.032        0.000     14.776 f
  u_cortexm0integration/u_cortexm0/u_logic/U3340/A0 (AOI21_X1_A7TULL)    0.233    0.000 *   14.777 f
  u_cortexm0integration/u_cortexm0/u_logic/U3340/Y (AOI21_X1_A7TULL)    0.277    0.283   15.059 r
  u_cortexm0integration/u_cortexm0/u_logic/n2161 (net)     1    0.005        0.000     15.059 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/B (NAND3_X2_A7TULL)    0.277    0.000 *   15.059 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/Y (NAND3_X2_A7TULL)    0.283    0.263   15.323 f
  u_cortexm0integration/u_cortexm0/u_logic/n2755 (net)     3    0.014        0.000     15.323 f
  u_cortexm0integration/u_cortexm0/u_logic/U64/B0 (OA21_X2_A7TULL)    0.283    0.000 *   15.323 f
  u_cortexm0integration/u_cortexm0/u_logic/U64/Y (OA21_X2_A7TULL)    0.169    0.346    15.668 f
  u_cortexm0integration/u_cortexm0/u_logic/n7642 (net)     2    0.009        0.000     15.668 f
  u_cortexm0integration/u_cortexm0/u_logic/U3381/B0 (OAI21_X2_A7TULL)    0.169    0.000 *   15.668 f
  u_cortexm0integration/u_cortexm0/u_logic/U3381/Y (OAI21_X2_A7TULL)    0.637    0.240   15.908 r
  u_cortexm0integration/u_cortexm0/u_logic/n6246 (net)     4    0.024        0.000     15.908 r
  u_cortexm0integration/u_cortexm0/u_logic/U6815/A (INV_X2_A7TULL)    0.637    0.000 *   15.908 r
  u_cortexm0integration/u_cortexm0/u_logic/U6815/Y (INV_X2_A7TULL)    0.289    0.289   16.197 f
  u_cortexm0integration/u_cortexm0/u_logic/n5658 (net)     5    0.029        0.000     16.197 f
  u_cortexm0integration/u_cortexm0/u_logic/U6875/B0 (AOI211_X2_A7TULL)    0.289    0.000 *   16.198 f
  u_cortexm0integration/u_cortexm0/u_logic/U6875/Y (AOI211_X2_A7TULL)    1.444    0.963   17.161 r
  u_cortexm0integration/u_cortexm0/u_logic/n7315 (net)     2    0.040        0.000     17.161 r
  u_cortexm0integration/u_cortexm0/u_logic/U6879/B (NAND3B_X4_A7TULL)    1.444    0.002 *   17.163 r
  u_cortexm0integration/u_cortexm0/u_logic/U6879/Y (NAND3B_X4_A7TULL)    1.084    0.982   18.145 f
  u_cortexm0integration/u_cortexm0/u_logic/Qjc775 (net)    16    0.146       0.000     18.145 f
  u_cortexm0integration/u_cortexm0/u_logic/U8309/A1 (OA22_X2_A7TULL)    1.084    0.004 *   18.149 f
  u_cortexm0integration/u_cortexm0/u_logic/U8309/Y (OA22_X2_A7TULL)    0.147    0.609   18.758 f
  u_cortexm0integration/u_cortexm0/u_logic/n8407 (net)     1    0.004        0.000     18.758 f
  u_cortexm0integration/u_cortexm0/u_logic/Dunl85_reg/D (SDFFSQ_X1_A7TULL)    0.147    0.000 *   18.758 f
  data arrival time                                                                    18.758

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Dunl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -0.619     21.181
  data required time                                                                   21.181
  ----------------------------------------------------------------------------------------------
  data required time                                                                   21.181
  data arrival time                                                                   -18.758
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.423


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Brml85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg/Q (SDFFRQ_X1_A7TULL)    0.302    0.744    2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/Mb2l85[59] (net)     3    0.023    0.000     2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/U3000/A (INV_X1_A7TULL)    0.302    0.000 *    2.745 f
  u_cortexm0integration/u_cortexm0/u_logic/U3000/Y (INV_X1_A7TULL)    0.237    0.240    2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/n2085 (net)     3    0.012        0.000      2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/U3002/A1 (OAI211_X1_A7TULL)    0.237    0.000 *    2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/U3002/Y (OAI211_X1_A7TULL)    0.382    0.333    3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/n1842 (net)     1    0.005        0.000      3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/U3003/A1 (OAI211_X2_A7TULL)    0.382    0.000 *    3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/U3003/Y (OAI211_X2_A7TULL)    0.696    0.587    3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/n1991 (net)     3    0.023        0.000      3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/U3004/S0 (MX2_X1_A7TULL)    0.696    0.000 *    3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/U3004/Y (MX2_X1_A7TULL)    0.220    0.558    4.462 f
  u_cortexm0integration/u_cortexm0/u_logic/n1849 (net)     3    0.011        0.000      4.462 f
  u_cortexm0integration/u_cortexm0/u_logic/U3007/A1 (OAI21_X1_A7TULL)    0.220    0.000 *    4.463 f
  u_cortexm0integration/u_cortexm0/u_logic/U3007/Y (OAI21_X1_A7TULL)    0.297    0.287    4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/n1845 (net)     1    0.005        0.000      4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/U3008/B1 (OAI2BB2_X2_A7TULL)    0.297    0.000 *    4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/U3008/Y (OAI2BB2_X2_A7TULL)    0.142    0.183    4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/n1847 (net)     1    0.005        0.000      4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/U3009/A0 (AOI2B1_X1_A7TULL)    0.142    0.000 *    4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/U3009/Y (AOI2B1_X1_A7TULL)    1.064    0.721    5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/n5389 (net)     5    0.031        0.000      5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/U3010/S0 (MXI2_X1_A7TULL)    1.064    0.000 *    5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/U3010/Y (MXI2_X1_A7TULL)    0.482    0.409    6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/n1860 (net)     3    0.012        0.000      6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/U3013/A1 (OAI21_X1_A7TULL)    0.482    0.000 *    6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/U3013/Y (OAI21_X1_A7TULL)    0.306    0.355    6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/n1856 (net)     1    0.005        0.000      6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/U3014/B1 (OAI2BB2_X2_A7TULL)    0.306    0.000 *    6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/U3014/Y (OAI2BB2_X2_A7TULL)    0.137    0.180    6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/n1859 (net)     1    0.004        0.000      6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/U3015/A0N (OAI2BB1_X2_A7TULL)    0.137    0.000 *    6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/U3015/Y (OAI2BB1_X2_A7TULL)    0.281    0.417    7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/n5390 (net)     5    0.024        0.000      7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/U3017/S0 (MXI2_X1_A7TULL)    0.281    0.000 *    7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/U3017/Y (MXI2_X1_A7TULL)    0.264    0.340    7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/n1958 (net)     2    0.006        0.000      7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/U3019/A1N (OAI2B2_X1_A7TULL)    0.264    0.000 *    7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/U3019/Y (OAI2B2_X1_A7TULL)    0.246    0.436    7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/n1866 (net)     1    0.005        0.000      7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/U3020/B0 (OAI2BB1_X2_A7TULL)    0.246    0.000 *    7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/U3020/Y (OAI2BB1_X2_A7TULL)    0.136    0.162    7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/n1868 (net)     1    0.004        0.000      7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/U3021/B (NOR2_X1_A7TULL)    0.136    0.000 *    7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/U3021/Y (NOR2_X1_A7TULL)    0.179    0.144    8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/n2249 (net)     2    0.008        0.000      8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U3022/B (NOR2_X1_A7TULL)    0.179    0.000 *    8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U3022/Y (NOR2_X1_A7TULL)    0.533    0.400    8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/n5388 (net)     4    0.015        0.000      8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/U3023/A (INV_X1_A7TULL)    0.533    0.000 *    8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/U3023/Y (INV_X1_A7TULL)    0.375    0.383    8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/n5383 (net)     5    0.027        0.000      8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/U3024/S0 (MXI2_X2_A7TULL)    0.375    0.000 *    8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/U3024/Y (MXI2_X2_A7TULL)    0.404    0.319    9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/n1962 (net)     3    0.012        0.000      9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/U3132/A1 (OAI21_X1_A7TULL)    0.404    0.000 *    9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/U3132/Y (OAI21_X1_A7TULL)    0.238    0.267    9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/n1963 (net)     1    0.005        0.000      9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U3133/B1 (OAI2BB2_X2_A7TULL)    0.238    0.000 *    9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U3133/Y (OAI2BB2_X2_A7TULL)    0.292    0.288    9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/n1965 (net)     1    0.006        0.000      9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/U3134/A (NAND2_X2_A7TULL)    0.292    0.000 *    9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/U3134/Y (NAND2_X2_A7TULL)    0.161    0.166    9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/n2070 (net)     2    0.009        0.000      9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U3135/B (NAND2_X2_A7TULL)    0.161    0.000 *    9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U3135/Y (NAND2_X2_A7TULL)    0.357    0.279   10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/n5382 (net)     7    0.030        0.000     10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/U3136/A (INV_X2_A7TULL)    0.357    0.000 *   10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/U3136/Y (INV_X2_A7TULL)    0.218    0.222   10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/n5393 (net)     5    0.028        0.000     10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/U3137/S0 (MXI2_X2_A7TULL)    0.218    0.000 *   10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/U3137/Y (MXI2_X2_A7TULL)    0.329    0.364   10.785 f
  u_cortexm0integration/u_cortexm0/u_logic/n1973 (net)     3    0.025        0.000     10.785 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/A1 (OAI211_X2_A7TULL)    0.329    0.001 *   10.786 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/Y (OAI211_X2_A7TULL)    0.341    0.361   11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/n1971 (net)     1    0.005        0.000     11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/B0 (OAI2BB1_X2_A7TULL)    0.341    0.000 *   11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/Y (OAI2BB1_X2_A7TULL)    0.138    0.153   11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/n1972 (net)     1    0.006        0.000     11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/A0N (OAI2BB1_X4_A7TULL)    0.138    0.000 *   11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/Y (OAI2BB1_X4_A7TULL)    0.184    0.312   11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/n2071 (net)     4    0.023        0.000     11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/S0 (MXI2_X2_A7TULL)    0.184    0.000 *   11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/Y (MXI2_X2_A7TULL)    0.226    0.289   11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/n2592 (net)     3    0.010        0.000     11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/A0N (OAI2BB1_X2_A7TULL)    0.226    0.000 *   11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/Y (OAI2BB1_X2_A7TULL)    0.143    0.341   12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/n1976 (net)     1    0.005        0.000     12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/A1 (OAI22_X2_A7TULL)    0.143    0.000 *   12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/Y (OAI22_X2_A7TULL)    0.359    0.226   12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/n1977 (net)     1    0.006        0.000     12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/B0 (OAI21_X2_A7TULL)    0.359    0.000 *   12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/Y (OAI21_X2_A7TULL)    0.177    0.197   12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/n2015 (net)     2    0.008        0.000     12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/B0 (OAI21_X2_A7TULL)    0.177    0.000 *   12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/Y (OAI21_X2_A7TULL)    0.501    0.203   12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/n2593 (net)     4    0.017        0.000     12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/U3270/B (NAND2_X2_A7TULL)    0.501    0.000 *   12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/U3270/Y (NAND2_X2_A7TULL)    0.243    0.251   13.120 f
  u_cortexm0integration/u_cortexm0/u_logic/n2647 (net)     3    0.016        0.000     13.120 f
  u_cortexm0integration/u_cortexm0/u_logic/U3271/A (INV_X2_A7TULL)    0.243    0.000 *   13.120 f
  u_cortexm0integration/u_cortexm0/u_logic/U3271/Y (INV_X2_A7TULL)    0.213    0.212   13.332 r
  u_cortexm0integration/u_cortexm0/u_logic/n2251 (net)     2    0.016        0.000     13.332 r
  u_cortexm0integration/u_cortexm0/u_logic/U3272/B (NAND2_X2_A7TULL)    0.213    0.000 *   13.333 r
  u_cortexm0integration/u_cortexm0/u_logic/U3272/Y (NAND2_X2_A7TULL)    0.241    0.177   13.509 f
  u_cortexm0integration/u_cortexm0/u_logic/n2604 (net)     2    0.013        0.000     13.509 f
  u_cortexm0integration/u_cortexm0/u_logic/U3274/A (AND3_X4_A7TULL)    0.241    0.000 *   13.509 f
  u_cortexm0integration/u_cortexm0/u_logic/U3274/Y (AND3_X4_A7TULL)    0.088    0.298   13.807 f
  u_cortexm0integration/u_cortexm0/u_logic/n2254 (net)     2    0.010        0.000     13.807 f
  u_cortexm0integration/u_cortexm0/u_logic/U3275/B0 (OAI21_X2_A7TULL)    0.088    0.000 *   13.807 f
  u_cortexm0integration/u_cortexm0/u_logic/U3275/Y (OAI21_X2_A7TULL)    0.835    0.267   14.074 r
  u_cortexm0integration/u_cortexm0/u_logic/n7594 (net)     4    0.034        0.000     14.074 r
  u_cortexm0integration/u_cortexm0/u_logic/U3288/A0 (OAI22_X2_A7TULL)    0.835    0.000 *   14.074 r
  u_cortexm0integration/u_cortexm0/u_logic/U3288/Y (OAI22_X2_A7TULL)    0.259    0.273   14.348 f
  u_cortexm0integration/u_cortexm0/u_logic/n2098 (net)     1    0.006        0.000     14.348 f
  u_cortexm0integration/u_cortexm0/u_logic/U3307/A (NOR2_X3_A7TULL)    0.259    0.000 *   14.348 f
  u_cortexm0integration/u_cortexm0/u_logic/U3307/Y (NOR2_X3_A7TULL)    0.247    0.234   14.581 r
  u_cortexm0integration/u_cortexm0/u_logic/n2099 (net)     1    0.011        0.000     14.581 r
  u_cortexm0integration/u_cortexm0/u_logic/U3308/B (NAND2_X4_A7TULL)    0.247    0.000 *   14.581 r
  u_cortexm0integration/u_cortexm0/u_logic/U3308/Y (NAND2_X4_A7TULL)    0.233    0.195   14.776 f
  u_cortexm0integration/u_cortexm0/u_logic/n5626 (net)     6    0.032        0.000     14.776 f
  u_cortexm0integration/u_cortexm0/u_logic/U3340/A0 (AOI21_X1_A7TULL)    0.233    0.000 *   14.777 f
  u_cortexm0integration/u_cortexm0/u_logic/U3340/Y (AOI21_X1_A7TULL)    0.277    0.283   15.059 r
  u_cortexm0integration/u_cortexm0/u_logic/n2161 (net)     1    0.005        0.000     15.059 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/B (NAND3_X2_A7TULL)    0.277    0.000 *   15.059 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/Y (NAND3_X2_A7TULL)    0.283    0.263   15.323 f
  u_cortexm0integration/u_cortexm0/u_logic/n2755 (net)     3    0.014        0.000     15.323 f
  u_cortexm0integration/u_cortexm0/u_logic/U64/B0 (OA21_X2_A7TULL)    0.283    0.000 *   15.323 f
  u_cortexm0integration/u_cortexm0/u_logic/U64/Y (OA21_X2_A7TULL)    0.169    0.346    15.668 f
  u_cortexm0integration/u_cortexm0/u_logic/n7642 (net)     2    0.009        0.000     15.668 f
  u_cortexm0integration/u_cortexm0/u_logic/U3381/B0 (OAI21_X2_A7TULL)    0.169    0.000 *   15.668 f
  u_cortexm0integration/u_cortexm0/u_logic/U3381/Y (OAI21_X2_A7TULL)    0.637    0.240   15.908 r
  u_cortexm0integration/u_cortexm0/u_logic/n6246 (net)     4    0.024        0.000     15.908 r
  u_cortexm0integration/u_cortexm0/u_logic/U6815/A (INV_X2_A7TULL)    0.637    0.000 *   15.908 r
  u_cortexm0integration/u_cortexm0/u_logic/U6815/Y (INV_X2_A7TULL)    0.289    0.289   16.197 f
  u_cortexm0integration/u_cortexm0/u_logic/n5658 (net)     5    0.029        0.000     16.197 f
  u_cortexm0integration/u_cortexm0/u_logic/U6875/B0 (AOI211_X2_A7TULL)    0.289    0.000 *   16.198 f
  u_cortexm0integration/u_cortexm0/u_logic/U6875/Y (AOI211_X2_A7TULL)    1.444    0.963   17.161 r
  u_cortexm0integration/u_cortexm0/u_logic/n7315 (net)     2    0.040        0.000     17.161 r
  u_cortexm0integration/u_cortexm0/u_logic/U6879/B (NAND3B_X4_A7TULL)    1.444    0.002 *   17.163 r
  u_cortexm0integration/u_cortexm0/u_logic/U6879/Y (NAND3B_X4_A7TULL)    1.084    0.982   18.145 f
  u_cortexm0integration/u_cortexm0/u_logic/Qjc775 (net)    16    0.146       0.000     18.145 f
  u_cortexm0integration/u_cortexm0/u_logic/U8310/A1 (OA22_X1_A7TULL)    1.084    0.008 *   18.153 f
  u_cortexm0integration/u_cortexm0/u_logic/U8310/Y (OA22_X1_A7TULL)    0.206    0.738   18.891 f
  u_cortexm0integration/u_cortexm0/u_logic/n8410 (net)     1    0.004        0.000     18.891 f
  u_cortexm0integration/u_cortexm0/u_logic/Brml85_reg/D (SDFFSHQ_X2_A7TULL)    0.206    0.000 *   18.891 f
  data arrival time                                                                    18.891

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Brml85_reg/CK (SDFFSHQ_X2_A7TULL)    0.000   21.800 r
  library setup time                                                        -0.458     21.342
  data required time                                                                   21.342
  ----------------------------------------------------------------------------------------------
  data required time                                                                   21.342
  data arrival time                                                                   -18.891
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.451


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Yp3l85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg/Q (SDFFRQ_X1_A7TULL)    0.302    0.744    2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/Mb2l85[59] (net)     3    0.023    0.000     2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/U3000/A (INV_X1_A7TULL)    0.302    0.000 *    2.745 f
  u_cortexm0integration/u_cortexm0/u_logic/U3000/Y (INV_X1_A7TULL)    0.237    0.240    2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/n2085 (net)     3    0.012        0.000      2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/U3002/A1 (OAI211_X1_A7TULL)    0.237    0.000 *    2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/U3002/Y (OAI211_X1_A7TULL)    0.382    0.333    3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/n1842 (net)     1    0.005        0.000      3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/U3003/A1 (OAI211_X2_A7TULL)    0.382    0.000 *    3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/U3003/Y (OAI211_X2_A7TULL)    0.696    0.587    3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/n1991 (net)     3    0.023        0.000      3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/U3004/S0 (MX2_X1_A7TULL)    0.696    0.000 *    3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/U3004/Y (MX2_X1_A7TULL)    0.220    0.558    4.462 f
  u_cortexm0integration/u_cortexm0/u_logic/n1849 (net)     3    0.011        0.000      4.462 f
  u_cortexm0integration/u_cortexm0/u_logic/U3007/A1 (OAI21_X1_A7TULL)    0.220    0.000 *    4.463 f
  u_cortexm0integration/u_cortexm0/u_logic/U3007/Y (OAI21_X1_A7TULL)    0.297    0.287    4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/n1845 (net)     1    0.005        0.000      4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/U3008/B1 (OAI2BB2_X2_A7TULL)    0.297    0.000 *    4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/U3008/Y (OAI2BB2_X2_A7TULL)    0.142    0.183    4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/n1847 (net)     1    0.005        0.000      4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/U3009/A0 (AOI2B1_X1_A7TULL)    0.142    0.000 *    4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/U3009/Y (AOI2B1_X1_A7TULL)    1.064    0.721    5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/n5389 (net)     5    0.031        0.000      5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/U3010/S0 (MXI2_X1_A7TULL)    1.064    0.000 *    5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/U3010/Y (MXI2_X1_A7TULL)    0.482    0.409    6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/n1860 (net)     3    0.012        0.000      6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/U3013/A1 (OAI21_X1_A7TULL)    0.482    0.000 *    6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/U3013/Y (OAI21_X1_A7TULL)    0.306    0.355    6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/n1856 (net)     1    0.005        0.000      6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/U3014/B1 (OAI2BB2_X2_A7TULL)    0.306    0.000 *    6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/U3014/Y (OAI2BB2_X2_A7TULL)    0.137    0.180    6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/n1859 (net)     1    0.004        0.000      6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/U3015/A0N (OAI2BB1_X2_A7TULL)    0.137    0.000 *    6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/U3015/Y (OAI2BB1_X2_A7TULL)    0.281    0.417    7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/n5390 (net)     5    0.024        0.000      7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/U3017/S0 (MXI2_X1_A7TULL)    0.281    0.000 *    7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/U3017/Y (MXI2_X1_A7TULL)    0.264    0.340    7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/n1958 (net)     2    0.006        0.000      7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/U3019/A1N (OAI2B2_X1_A7TULL)    0.264    0.000 *    7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/U3019/Y (OAI2B2_X1_A7TULL)    0.246    0.436    7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/n1866 (net)     1    0.005        0.000      7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/U3020/B0 (OAI2BB1_X2_A7TULL)    0.246    0.000 *    7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/U3020/Y (OAI2BB1_X2_A7TULL)    0.136    0.162    7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/n1868 (net)     1    0.004        0.000      7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/U3021/B (NOR2_X1_A7TULL)    0.136    0.000 *    7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/U3021/Y (NOR2_X1_A7TULL)    0.179    0.144    8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/n2249 (net)     2    0.008        0.000      8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U3022/B (NOR2_X1_A7TULL)    0.179    0.000 *    8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U3022/Y (NOR2_X1_A7TULL)    0.533    0.400    8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/n5388 (net)     4    0.015        0.000      8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/U3023/A (INV_X1_A7TULL)    0.533    0.000 *    8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/U3023/Y (INV_X1_A7TULL)    0.375    0.383    8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/n5383 (net)     5    0.027        0.000      8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/U3024/S0 (MXI2_X2_A7TULL)    0.375    0.000 *    8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/U3024/Y (MXI2_X2_A7TULL)    0.404    0.319    9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/n1962 (net)     3    0.012        0.000      9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/U3132/A1 (OAI21_X1_A7TULL)    0.404    0.000 *    9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/U3132/Y (OAI21_X1_A7TULL)    0.238    0.267    9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/n1963 (net)     1    0.005        0.000      9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U3133/B1 (OAI2BB2_X2_A7TULL)    0.238    0.000 *    9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U3133/Y (OAI2BB2_X2_A7TULL)    0.292    0.288    9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/n1965 (net)     1    0.006        0.000      9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/U3134/A (NAND2_X2_A7TULL)    0.292    0.000 *    9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/U3134/Y (NAND2_X2_A7TULL)    0.161    0.166    9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/n2070 (net)     2    0.009        0.000      9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U3135/B (NAND2_X2_A7TULL)    0.161    0.000 *    9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U3135/Y (NAND2_X2_A7TULL)    0.357    0.279   10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/n5382 (net)     7    0.030        0.000     10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/U3136/A (INV_X2_A7TULL)    0.357    0.000 *   10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/U3136/Y (INV_X2_A7TULL)    0.218    0.222   10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/n5393 (net)     5    0.028        0.000     10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/U3137/S0 (MXI2_X2_A7TULL)    0.218    0.000 *   10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/U3137/Y (MXI2_X2_A7TULL)    0.329    0.364   10.785 f
  u_cortexm0integration/u_cortexm0/u_logic/n1973 (net)     3    0.025        0.000     10.785 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/A1 (OAI211_X2_A7TULL)    0.329    0.001 *   10.786 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/Y (OAI211_X2_A7TULL)    0.341    0.361   11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/n1971 (net)     1    0.005        0.000     11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/B0 (OAI2BB1_X2_A7TULL)    0.341    0.000 *   11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/Y (OAI2BB1_X2_A7TULL)    0.138    0.153   11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/n1972 (net)     1    0.006        0.000     11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/A0N (OAI2BB1_X4_A7TULL)    0.138    0.000 *   11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/Y (OAI2BB1_X4_A7TULL)    0.184    0.312   11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/n2071 (net)     4    0.023        0.000     11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/S0 (MXI2_X2_A7TULL)    0.184    0.000 *   11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/Y (MXI2_X2_A7TULL)    0.226    0.289   11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/n2592 (net)     3    0.010        0.000     11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/A0N (OAI2BB1_X2_A7TULL)    0.226    0.000 *   11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/Y (OAI2BB1_X2_A7TULL)    0.143    0.341   12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/n1976 (net)     1    0.005        0.000     12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/A1 (OAI22_X2_A7TULL)    0.143    0.000 *   12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/Y (OAI22_X2_A7TULL)    0.359    0.226   12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/n1977 (net)     1    0.006        0.000     12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/B0 (OAI21_X2_A7TULL)    0.359    0.000 *   12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/Y (OAI21_X2_A7TULL)    0.177    0.197   12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/n2015 (net)     2    0.008        0.000     12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/B0 (OAI21_X2_A7TULL)    0.177    0.000 *   12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/Y (OAI21_X2_A7TULL)    0.501    0.203   12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/n2593 (net)     4    0.017        0.000     12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/U3270/B (NAND2_X2_A7TULL)    0.501    0.000 *   12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/U3270/Y (NAND2_X2_A7TULL)    0.243    0.251   13.120 f
  u_cortexm0integration/u_cortexm0/u_logic/n2647 (net)     3    0.016        0.000     13.120 f
  u_cortexm0integration/u_cortexm0/u_logic/U4051/C (NOR3_X1_A7TULL)    0.243    0.000 *   13.120 f
  u_cortexm0integration/u_cortexm0/u_logic/U4051/Y (NOR3_X1_A7TULL)    1.139    0.821   13.941 r
  u_cortexm0integration/u_cortexm0/u_logic/n5380 (net)     3    0.022        0.000     13.941 r
  u_cortexm0integration/u_cortexm0/u_logic/U6695/B0 (OAI21_X1_A7TULL)    1.139    0.001 *   13.941 r
  u_cortexm0integration/u_cortexm0/u_logic/U6695/Y (OAI21_X1_A7TULL)    0.584    0.595   14.536 f
  u_cortexm0integration/u_cortexm0/u_logic/n5398 (net)     2    0.018        0.000     14.536 f
  u_cortexm0integration/u_cortexm0/u_logic/U6699/A0 (OAI32_X4_A7TULL)    0.584    0.000 *   14.536 f
  u_cortexm0integration/u_cortexm0/u_logic/U6699/Y (OAI32_X4_A7TULL)    1.086    0.840   15.376 r
  u_cortexm0integration/u_cortexm0/u_logic/n7590 (net)     4    0.047        0.000     15.376 r
  u_cortexm0integration/u_cortexm0/u_logic/U6700/B0 (OAI2BB2_X2_A7TULL)    1.086    0.002 *   15.378 r
  u_cortexm0integration/u_cortexm0/u_logic/U6700/Y (OAI2BB2_X2_A7TULL)    0.215    0.235   15.613 f
  u_cortexm0integration/u_cortexm0/u_logic/n5401 (net)     1    0.005        0.000     15.613 f
  u_cortexm0integration/u_cortexm0/u_logic/U6701/B0N (OAI21B_X4_A7TULL)    0.215    0.000 *   15.613 f
  u_cortexm0integration/u_cortexm0/u_logic/U6701/Y (OAI21B_X4_A7TULL)    0.124    0.306   15.920 f
  u_cortexm0integration/u_cortexm0/u_logic/n5404 (net)     1    0.010        0.000     15.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U6702/B (NOR2_X4_A7TULL)    0.124    0.000 *   15.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U6702/Y (NOR2_X4_A7TULL)    0.420    0.281   16.201 r
  u_cortexm0integration/u_cortexm0/u_logic/n5674 (net)     4    0.027        0.000     16.201 r
  u_cortexm0integration/u_cortexm0/u_logic/U6818/A0 (OAI21_X1_A7TULL)    0.420    0.000 *   16.201 r
  u_cortexm0integration/u_cortexm0/u_logic/U6818/Y (OAI21_X1_A7TULL)    0.232    0.250   16.451 f
  u_cortexm0integration/u_cortexm0/u_logic/n5569 (net)     1    0.006        0.000     16.451 f
  u_cortexm0integration/u_cortexm0/u_logic/U6819/C0 (AOI211_X2_A7TULL)    0.232    0.000 *   16.451 f
  u_cortexm0integration/u_cortexm0/u_logic/U6819/Y (AOI211_X2_A7TULL)    1.441    0.995   17.446 r
  u_cortexm0integration/u_cortexm0/u_logic/n7426 (net)     3    0.040        0.000     17.446 r
  u_cortexm0integration/u_cortexm0/u_logic/U8228/C1 (OAI222_X1_A7TULL)    1.441    0.000 *   17.447 r
  u_cortexm0integration/u_cortexm0/u_logic/U8228/Y (OAI222_X1_A7TULL)    0.582    0.687   18.134 f
  u_cortexm0integration/u_cortexm0/u_logic/n7435 (net)     1    0.004        0.000     18.134 f
  u_cortexm0integration/u_cortexm0/u_logic/U8230/A (MX2_X2_A7TULL)    0.582    0.000 *   18.134 f
  u_cortexm0integration/u_cortexm0/u_logic/U8230/Y (MX2_X2_A7TULL)    0.130    0.487   18.621 f
  u_cortexm0integration/u_cortexm0/u_logic/n8386 (net)     1    0.006        0.000     18.621 f
  u_cortexm0integration/u_cortexm0/u_logic/Yp3l85_reg/D (SDFFRQ_X1_A7TULL)    0.130    0.000 *   18.621 f
  data arrival time                                                                    18.621

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Yp3l85_reg/CK (SDFFRQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -0.683     21.117
  data required time                                                                   21.117
  ----------------------------------------------------------------------------------------------
  data required time                                                                   21.117
  data arrival time                                                                   -18.621
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.495


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Gd7m85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg/Q (SDFFRQ_X1_A7TULL)    0.302    0.744    2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/Mb2l85[59] (net)     3    0.023    0.000     2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/U3000/A (INV_X1_A7TULL)    0.302    0.000 *    2.745 f
  u_cortexm0integration/u_cortexm0/u_logic/U3000/Y (INV_X1_A7TULL)    0.237    0.240    2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/n2085 (net)     3    0.012        0.000      2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/U3002/A1 (OAI211_X1_A7TULL)    0.237    0.000 *    2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/U3002/Y (OAI211_X1_A7TULL)    0.382    0.333    3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/n1842 (net)     1    0.005        0.000      3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/U3003/A1 (OAI211_X2_A7TULL)    0.382    0.000 *    3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/U3003/Y (OAI211_X2_A7TULL)    0.696    0.587    3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/n1991 (net)     3    0.023        0.000      3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/U3004/S0 (MX2_X1_A7TULL)    0.696    0.000 *    3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/U3004/Y (MX2_X1_A7TULL)    0.220    0.558    4.462 f
  u_cortexm0integration/u_cortexm0/u_logic/n1849 (net)     3    0.011        0.000      4.462 f
  u_cortexm0integration/u_cortexm0/u_logic/U3007/A1 (OAI21_X1_A7TULL)    0.220    0.000 *    4.463 f
  u_cortexm0integration/u_cortexm0/u_logic/U3007/Y (OAI21_X1_A7TULL)    0.297    0.287    4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/n1845 (net)     1    0.005        0.000      4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/U3008/B1 (OAI2BB2_X2_A7TULL)    0.297    0.000 *    4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/U3008/Y (OAI2BB2_X2_A7TULL)    0.142    0.183    4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/n1847 (net)     1    0.005        0.000      4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/U3009/A0 (AOI2B1_X1_A7TULL)    0.142    0.000 *    4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/U3009/Y (AOI2B1_X1_A7TULL)    1.064    0.721    5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/n5389 (net)     5    0.031        0.000      5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/U3010/S0 (MXI2_X1_A7TULL)    1.064    0.000 *    5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/U3010/Y (MXI2_X1_A7TULL)    0.482    0.409    6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/n1860 (net)     3    0.012        0.000      6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/U3013/A1 (OAI21_X1_A7TULL)    0.482    0.000 *    6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/U3013/Y (OAI21_X1_A7TULL)    0.306    0.355    6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/n1856 (net)     1    0.005        0.000      6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/U3014/B1 (OAI2BB2_X2_A7TULL)    0.306    0.000 *    6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/U3014/Y (OAI2BB2_X2_A7TULL)    0.137    0.180    6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/n1859 (net)     1    0.004        0.000      6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/U3015/A0N (OAI2BB1_X2_A7TULL)    0.137    0.000 *    6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/U3015/Y (OAI2BB1_X2_A7TULL)    0.281    0.417    7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/n5390 (net)     5    0.024        0.000      7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/U3017/S0 (MXI2_X1_A7TULL)    0.281    0.000 *    7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/U3017/Y (MXI2_X1_A7TULL)    0.264    0.340    7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/n1958 (net)     2    0.006        0.000      7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/U3019/A1N (OAI2B2_X1_A7TULL)    0.264    0.000 *    7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/U3019/Y (OAI2B2_X1_A7TULL)    0.246    0.436    7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/n1866 (net)     1    0.005        0.000      7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/U3020/B0 (OAI2BB1_X2_A7TULL)    0.246    0.000 *    7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/U3020/Y (OAI2BB1_X2_A7TULL)    0.136    0.162    7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/n1868 (net)     1    0.004        0.000      7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/U3021/B (NOR2_X1_A7TULL)    0.136    0.000 *    7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/U3021/Y (NOR2_X1_A7TULL)    0.179    0.144    8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/n2249 (net)     2    0.008        0.000      8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U3022/B (NOR2_X1_A7TULL)    0.179    0.000 *    8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U3022/Y (NOR2_X1_A7TULL)    0.533    0.400    8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/n5388 (net)     4    0.015        0.000      8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/U3023/A (INV_X1_A7TULL)    0.533    0.000 *    8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/U3023/Y (INV_X1_A7TULL)    0.375    0.383    8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/n5383 (net)     5    0.027        0.000      8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/U3024/S0 (MXI2_X2_A7TULL)    0.375    0.000 *    8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/U3024/Y (MXI2_X2_A7TULL)    0.404    0.319    9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/n1962 (net)     3    0.012        0.000      9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/U3132/A1 (OAI21_X1_A7TULL)    0.404    0.000 *    9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/U3132/Y (OAI21_X1_A7TULL)    0.238    0.267    9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/n1963 (net)     1    0.005        0.000      9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U3133/B1 (OAI2BB2_X2_A7TULL)    0.238    0.000 *    9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U3133/Y (OAI2BB2_X2_A7TULL)    0.292    0.288    9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/n1965 (net)     1    0.006        0.000      9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/U3134/A (NAND2_X2_A7TULL)    0.292    0.000 *    9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/U3134/Y (NAND2_X2_A7TULL)    0.161    0.166    9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/n2070 (net)     2    0.009        0.000      9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U3135/B (NAND2_X2_A7TULL)    0.161    0.000 *    9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U3135/Y (NAND2_X2_A7TULL)    0.357    0.279   10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/n5382 (net)     7    0.030        0.000     10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/U3136/A (INV_X2_A7TULL)    0.357    0.000 *   10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/U3136/Y (INV_X2_A7TULL)    0.218    0.222   10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/n5393 (net)     5    0.028        0.000     10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/U3137/S0 (MXI2_X2_A7TULL)    0.218    0.000 *   10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/U3137/Y (MXI2_X2_A7TULL)    0.329    0.364   10.785 f
  u_cortexm0integration/u_cortexm0/u_logic/n1973 (net)     3    0.025        0.000     10.785 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/A1 (OAI211_X2_A7TULL)    0.329    0.001 *   10.786 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/Y (OAI211_X2_A7TULL)    0.341    0.361   11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/n1971 (net)     1    0.005        0.000     11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/B0 (OAI2BB1_X2_A7TULL)    0.341    0.000 *   11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/Y (OAI2BB1_X2_A7TULL)    0.138    0.153   11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/n1972 (net)     1    0.006        0.000     11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/A0N (OAI2BB1_X4_A7TULL)    0.138    0.000 *   11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/Y (OAI2BB1_X4_A7TULL)    0.184    0.312   11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/n2071 (net)     4    0.023        0.000     11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/S0 (MXI2_X2_A7TULL)    0.184    0.000 *   11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/Y (MXI2_X2_A7TULL)    0.226    0.289   11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/n2592 (net)     3    0.010        0.000     11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/A0N (OAI2BB1_X2_A7TULL)    0.226    0.000 *   11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/Y (OAI2BB1_X2_A7TULL)    0.143    0.341   12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/n1976 (net)     1    0.005        0.000     12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/A1 (OAI22_X2_A7TULL)    0.143    0.000 *   12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/Y (OAI22_X2_A7TULL)    0.359    0.226   12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/n1977 (net)     1    0.006        0.000     12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/B0 (OAI21_X2_A7TULL)    0.359    0.000 *   12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/Y (OAI21_X2_A7TULL)    0.177    0.197   12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/n2015 (net)     2    0.008        0.000     12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/B0 (OAI21_X2_A7TULL)    0.177    0.000 *   12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/Y (OAI21_X2_A7TULL)    0.501    0.203   12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/n2593 (net)     4    0.017        0.000     12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/U3270/B (NAND2_X2_A7TULL)    0.501    0.000 *   12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/U3270/Y (NAND2_X2_A7TULL)    0.243    0.251   13.120 f
  u_cortexm0integration/u_cortexm0/u_logic/n2647 (net)     3    0.016        0.000     13.120 f
  u_cortexm0integration/u_cortexm0/u_logic/U3271/A (INV_X2_A7TULL)    0.243    0.000 *   13.120 f
  u_cortexm0integration/u_cortexm0/u_logic/U3271/Y (INV_X2_A7TULL)    0.213    0.212   13.332 r
  u_cortexm0integration/u_cortexm0/u_logic/n2251 (net)     2    0.016        0.000     13.332 r
  u_cortexm0integration/u_cortexm0/u_logic/U3272/B (NAND2_X2_A7TULL)    0.213    0.000 *   13.333 r
  u_cortexm0integration/u_cortexm0/u_logic/U3272/Y (NAND2_X2_A7TULL)    0.241    0.177   13.509 f
  u_cortexm0integration/u_cortexm0/u_logic/n2604 (net)     2    0.013        0.000     13.509 f
  u_cortexm0integration/u_cortexm0/u_logic/U3274/A (AND3_X4_A7TULL)    0.241    0.000 *   13.509 f
  u_cortexm0integration/u_cortexm0/u_logic/U3274/Y (AND3_X4_A7TULL)    0.088    0.298   13.807 f
  u_cortexm0integration/u_cortexm0/u_logic/n2254 (net)     2    0.010        0.000     13.807 f
  u_cortexm0integration/u_cortexm0/u_logic/U3275/B0 (OAI21_X2_A7TULL)    0.088    0.000 *   13.807 f
  u_cortexm0integration/u_cortexm0/u_logic/U3275/Y (OAI21_X2_A7TULL)    0.835    0.267   14.074 r
  u_cortexm0integration/u_cortexm0/u_logic/n7594 (net)     4    0.034        0.000     14.074 r
  u_cortexm0integration/u_cortexm0/u_logic/U3288/A0 (OAI22_X2_A7TULL)    0.835    0.000 *   14.074 r
  u_cortexm0integration/u_cortexm0/u_logic/U3288/Y (OAI22_X2_A7TULL)    0.259    0.273   14.348 f
  u_cortexm0integration/u_cortexm0/u_logic/n2098 (net)     1    0.006        0.000     14.348 f
  u_cortexm0integration/u_cortexm0/u_logic/U3307/A (NOR2_X3_A7TULL)    0.259    0.000 *   14.348 f
  u_cortexm0integration/u_cortexm0/u_logic/U3307/Y (NOR2_X3_A7TULL)    0.247    0.234   14.581 r
  u_cortexm0integration/u_cortexm0/u_logic/n2099 (net)     1    0.011        0.000     14.581 r
  u_cortexm0integration/u_cortexm0/u_logic/U3308/B (NAND2_X4_A7TULL)    0.247    0.000 *   14.581 r
  u_cortexm0integration/u_cortexm0/u_logic/U3308/Y (NAND2_X4_A7TULL)    0.233    0.195   14.776 f
  u_cortexm0integration/u_cortexm0/u_logic/n5626 (net)     6    0.032        0.000     14.776 f
  u_cortexm0integration/u_cortexm0/u_logic/U3340/A0 (AOI21_X1_A7TULL)    0.233    0.000 *   14.777 f
  u_cortexm0integration/u_cortexm0/u_logic/U3340/Y (AOI21_X1_A7TULL)    0.277    0.283   15.059 r
  u_cortexm0integration/u_cortexm0/u_logic/n2161 (net)     1    0.005        0.000     15.059 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/B (NAND3_X2_A7TULL)    0.277    0.000 *   15.059 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/Y (NAND3_X2_A7TULL)    0.283    0.263   15.323 f
  u_cortexm0integration/u_cortexm0/u_logic/n2755 (net)     3    0.014        0.000     15.323 f
  u_cortexm0integration/u_cortexm0/u_logic/U64/B0 (OA21_X2_A7TULL)    0.283    0.000 *   15.323 f
  u_cortexm0integration/u_cortexm0/u_logic/U64/Y (OA21_X2_A7TULL)    0.169    0.346    15.668 f
  u_cortexm0integration/u_cortexm0/u_logic/n7642 (net)     2    0.009        0.000     15.668 f
  u_cortexm0integration/u_cortexm0/u_logic/U3381/B0 (OAI21_X2_A7TULL)    0.169    0.000 *   15.668 f
  u_cortexm0integration/u_cortexm0/u_logic/U3381/Y (OAI21_X2_A7TULL)    0.637    0.240   15.908 r
  u_cortexm0integration/u_cortexm0/u_logic/n6246 (net)     4    0.024        0.000     15.908 r
  u_cortexm0integration/u_cortexm0/u_logic/U6815/A (INV_X2_A7TULL)    0.637    0.000 *   15.908 r
  u_cortexm0integration/u_cortexm0/u_logic/U6815/Y (INV_X2_A7TULL)    0.289    0.289   16.197 f
  u_cortexm0integration/u_cortexm0/u_logic/n5658 (net)     5    0.029        0.000     16.197 f
  u_cortexm0integration/u_cortexm0/u_logic/U6875/B0 (AOI211_X2_A7TULL)    0.289    0.000 *   16.198 f
  u_cortexm0integration/u_cortexm0/u_logic/U6875/Y (AOI211_X2_A7TULL)    1.444    0.963   17.161 r
  u_cortexm0integration/u_cortexm0/u_logic/n7315 (net)     2    0.040        0.000     17.161 r
  u_cortexm0integration/u_cortexm0/u_logic/U6879/B (NAND3B_X4_A7TULL)    1.444    0.002 *   17.163 r
  u_cortexm0integration/u_cortexm0/u_logic/U6879/Y (NAND3B_X4_A7TULL)    1.084    0.982   18.145 f
  u_cortexm0integration/u_cortexm0/u_logic/Qjc775 (net)    16    0.146       0.000     18.145 f
  u_cortexm0integration/u_cortexm0/u_logic/U8227/B (MX2_X1_A7TULL)    1.084    0.004 *   18.149 f
  u_cortexm0integration/u_cortexm0/u_logic/U8227/Y (MX2_X1_A7TULL)    0.160    0.684   18.833 f
  u_cortexm0integration/u_cortexm0/u_logic/n8405 (net)     1    0.004        0.000     18.833 f
  u_cortexm0integration/u_cortexm0/u_logic/Gd7m85_reg/D (SDFFSHQ_X2_A7TULL)    0.160    0.000 *   18.833 f
  data arrival time                                                                    18.833

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Gd7m85_reg/CK (SDFFSHQ_X2_A7TULL)    0.000   21.800 r
  library setup time                                                        -0.442     21.358
  data required time                                                                   21.358
  ----------------------------------------------------------------------------------------------
  data required time                                                                   21.358
  data arrival time                                                                   -18.833
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.525


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Qpkl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg/Q (SDFFRQ_X1_A7TULL)    0.302    0.744    2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/Mb2l85[59] (net)     3    0.023    0.000     2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/U3000/A (INV_X1_A7TULL)    0.302    0.000 *    2.745 f
  u_cortexm0integration/u_cortexm0/u_logic/U3000/Y (INV_X1_A7TULL)    0.237    0.240    2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/n2085 (net)     3    0.012        0.000      2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/U3002/A1 (OAI211_X1_A7TULL)    0.237    0.000 *    2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/U3002/Y (OAI211_X1_A7TULL)    0.382    0.333    3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/n1842 (net)     1    0.005        0.000      3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/U3003/A1 (OAI211_X2_A7TULL)    0.382    0.000 *    3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/U3003/Y (OAI211_X2_A7TULL)    0.696    0.587    3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/n1991 (net)     3    0.023        0.000      3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/U3004/S0 (MX2_X1_A7TULL)    0.696    0.000 *    3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/U3004/Y (MX2_X1_A7TULL)    0.220    0.558    4.462 f
  u_cortexm0integration/u_cortexm0/u_logic/n1849 (net)     3    0.011        0.000      4.462 f
  u_cortexm0integration/u_cortexm0/u_logic/U3007/A1 (OAI21_X1_A7TULL)    0.220    0.000 *    4.463 f
  u_cortexm0integration/u_cortexm0/u_logic/U3007/Y (OAI21_X1_A7TULL)    0.297    0.287    4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/n1845 (net)     1    0.005        0.000      4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/U3008/B1 (OAI2BB2_X2_A7TULL)    0.297    0.000 *    4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/U3008/Y (OAI2BB2_X2_A7TULL)    0.142    0.183    4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/n1847 (net)     1    0.005        0.000      4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/U3009/A0 (AOI2B1_X1_A7TULL)    0.142    0.000 *    4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/U3009/Y (AOI2B1_X1_A7TULL)    1.064    0.721    5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/n5389 (net)     5    0.031        0.000      5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/U3010/S0 (MXI2_X1_A7TULL)    1.064    0.000 *    5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/U3010/Y (MXI2_X1_A7TULL)    0.482    0.409    6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/n1860 (net)     3    0.012        0.000      6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/U3013/A1 (OAI21_X1_A7TULL)    0.482    0.000 *    6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/U3013/Y (OAI21_X1_A7TULL)    0.306    0.355    6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/n1856 (net)     1    0.005        0.000      6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/U3014/B1 (OAI2BB2_X2_A7TULL)    0.306    0.000 *    6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/U3014/Y (OAI2BB2_X2_A7TULL)    0.137    0.180    6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/n1859 (net)     1    0.004        0.000      6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/U3015/A0N (OAI2BB1_X2_A7TULL)    0.137    0.000 *    6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/U3015/Y (OAI2BB1_X2_A7TULL)    0.281    0.417    7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/n5390 (net)     5    0.024        0.000      7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/U3017/S0 (MXI2_X1_A7TULL)    0.281    0.000 *    7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/U3017/Y (MXI2_X1_A7TULL)    0.264    0.340    7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/n1958 (net)     2    0.006        0.000      7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/U3019/A1N (OAI2B2_X1_A7TULL)    0.264    0.000 *    7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/U3019/Y (OAI2B2_X1_A7TULL)    0.246    0.436    7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/n1866 (net)     1    0.005        0.000      7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/U3020/B0 (OAI2BB1_X2_A7TULL)    0.246    0.000 *    7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/U3020/Y (OAI2BB1_X2_A7TULL)    0.136    0.162    7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/n1868 (net)     1    0.004        0.000      7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/U3021/B (NOR2_X1_A7TULL)    0.136    0.000 *    7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/U3021/Y (NOR2_X1_A7TULL)    0.179    0.144    8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/n2249 (net)     2    0.008        0.000      8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U3022/B (NOR2_X1_A7TULL)    0.179    0.000 *    8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U3022/Y (NOR2_X1_A7TULL)    0.533    0.400    8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/n5388 (net)     4    0.015        0.000      8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/U3023/A (INV_X1_A7TULL)    0.533    0.000 *    8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/U3023/Y (INV_X1_A7TULL)    0.375    0.383    8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/n5383 (net)     5    0.027        0.000      8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/U3024/S0 (MXI2_X2_A7TULL)    0.375    0.000 *    8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/U3024/Y (MXI2_X2_A7TULL)    0.404    0.319    9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/n1962 (net)     3    0.012        0.000      9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/U3132/A1 (OAI21_X1_A7TULL)    0.404    0.000 *    9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/U3132/Y (OAI21_X1_A7TULL)    0.238    0.267    9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/n1963 (net)     1    0.005        0.000      9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U3133/B1 (OAI2BB2_X2_A7TULL)    0.238    0.000 *    9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U3133/Y (OAI2BB2_X2_A7TULL)    0.292    0.288    9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/n1965 (net)     1    0.006        0.000      9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/U3134/A (NAND2_X2_A7TULL)    0.292    0.000 *    9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/U3134/Y (NAND2_X2_A7TULL)    0.161    0.166    9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/n2070 (net)     2    0.009        0.000      9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U3135/B (NAND2_X2_A7TULL)    0.161    0.000 *    9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U3135/Y (NAND2_X2_A7TULL)    0.357    0.279   10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/n5382 (net)     7    0.030        0.000     10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/U3136/A (INV_X2_A7TULL)    0.357    0.000 *   10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/U3136/Y (INV_X2_A7TULL)    0.218    0.222   10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/n5393 (net)     5    0.028        0.000     10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/U3137/S0 (MXI2_X2_A7TULL)    0.218    0.000 *   10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/U3137/Y (MXI2_X2_A7TULL)    0.329    0.364   10.785 f
  u_cortexm0integration/u_cortexm0/u_logic/n1973 (net)     3    0.025        0.000     10.785 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/A1 (OAI211_X2_A7TULL)    0.329    0.001 *   10.786 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/Y (OAI211_X2_A7TULL)    0.341    0.361   11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/n1971 (net)     1    0.005        0.000     11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/B0 (OAI2BB1_X2_A7TULL)    0.341    0.000 *   11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/Y (OAI2BB1_X2_A7TULL)    0.138    0.153   11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/n1972 (net)     1    0.006        0.000     11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/A0N (OAI2BB1_X4_A7TULL)    0.138    0.000 *   11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/Y (OAI2BB1_X4_A7TULL)    0.184    0.312   11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/n2071 (net)     4    0.023        0.000     11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/S0 (MXI2_X2_A7TULL)    0.184    0.000 *   11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/Y (MXI2_X2_A7TULL)    0.226    0.289   11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/n2592 (net)     3    0.010        0.000     11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/A0N (OAI2BB1_X2_A7TULL)    0.226    0.000 *   11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/Y (OAI2BB1_X2_A7TULL)    0.143    0.341   12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/n1976 (net)     1    0.005        0.000     12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/A1 (OAI22_X2_A7TULL)    0.143    0.000 *   12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/Y (OAI22_X2_A7TULL)    0.359    0.226   12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/n1977 (net)     1    0.006        0.000     12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/B0 (OAI21_X2_A7TULL)    0.359    0.000 *   12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/Y (OAI21_X2_A7TULL)    0.177    0.197   12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/n2015 (net)     2    0.008        0.000     12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/B0 (OAI21_X2_A7TULL)    0.177    0.000 *   12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/Y (OAI21_X2_A7TULL)    0.501    0.203   12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/n2593 (net)     4    0.017        0.000     12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/U3270/B (NAND2_X2_A7TULL)    0.501    0.000 *   12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/U3270/Y (NAND2_X2_A7TULL)    0.243    0.251   13.120 f
  u_cortexm0integration/u_cortexm0/u_logic/n2647 (net)     3    0.016        0.000     13.120 f
  u_cortexm0integration/u_cortexm0/u_logic/U3271/A (INV_X2_A7TULL)    0.243    0.000 *   13.120 f
  u_cortexm0integration/u_cortexm0/u_logic/U3271/Y (INV_X2_A7TULL)    0.213    0.212   13.332 r
  u_cortexm0integration/u_cortexm0/u_logic/n2251 (net)     2    0.016        0.000     13.332 r
  u_cortexm0integration/u_cortexm0/u_logic/U3272/B (NAND2_X2_A7TULL)    0.213    0.000 *   13.333 r
  u_cortexm0integration/u_cortexm0/u_logic/U3272/Y (NAND2_X2_A7TULL)    0.241    0.177   13.509 f
  u_cortexm0integration/u_cortexm0/u_logic/n2604 (net)     2    0.013        0.000     13.509 f
  u_cortexm0integration/u_cortexm0/u_logic/U3274/A (AND3_X4_A7TULL)    0.241    0.000 *   13.509 f
  u_cortexm0integration/u_cortexm0/u_logic/U3274/Y (AND3_X4_A7TULL)    0.088    0.298   13.807 f
  u_cortexm0integration/u_cortexm0/u_logic/n2254 (net)     2    0.010        0.000     13.807 f
  u_cortexm0integration/u_cortexm0/u_logic/U3275/B0 (OAI21_X2_A7TULL)    0.088    0.000 *   13.807 f
  u_cortexm0integration/u_cortexm0/u_logic/U3275/Y (OAI21_X2_A7TULL)    0.835    0.267   14.074 r
  u_cortexm0integration/u_cortexm0/u_logic/n7594 (net)     4    0.034        0.000     14.074 r
  u_cortexm0integration/u_cortexm0/u_logic/U3288/A0 (OAI22_X2_A7TULL)    0.835    0.000 *   14.074 r
  u_cortexm0integration/u_cortexm0/u_logic/U3288/Y (OAI22_X2_A7TULL)    0.259    0.273   14.348 f
  u_cortexm0integration/u_cortexm0/u_logic/n2098 (net)     1    0.006        0.000     14.348 f
  u_cortexm0integration/u_cortexm0/u_logic/U3307/A (NOR2_X3_A7TULL)    0.259    0.000 *   14.348 f
  u_cortexm0integration/u_cortexm0/u_logic/U3307/Y (NOR2_X3_A7TULL)    0.247    0.234   14.581 r
  u_cortexm0integration/u_cortexm0/u_logic/n2099 (net)     1    0.011        0.000     14.581 r
  u_cortexm0integration/u_cortexm0/u_logic/U3308/B (NAND2_X4_A7TULL)    0.247    0.000 *   14.581 r
  u_cortexm0integration/u_cortexm0/u_logic/U3308/Y (NAND2_X4_A7TULL)    0.233    0.195   14.776 f
  u_cortexm0integration/u_cortexm0/u_logic/n5626 (net)     6    0.032        0.000     14.776 f
  u_cortexm0integration/u_cortexm0/u_logic/U3340/A0 (AOI21_X1_A7TULL)    0.233    0.000 *   14.777 f
  u_cortexm0integration/u_cortexm0/u_logic/U3340/Y (AOI21_X1_A7TULL)    0.277    0.283   15.059 r
  u_cortexm0integration/u_cortexm0/u_logic/n2161 (net)     1    0.005        0.000     15.059 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/B (NAND3_X2_A7TULL)    0.277    0.000 *   15.059 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/Y (NAND3_X2_A7TULL)    0.283    0.263   15.323 f
  u_cortexm0integration/u_cortexm0/u_logic/n2755 (net)     3    0.014        0.000     15.323 f
  u_cortexm0integration/u_cortexm0/u_logic/U64/B0 (OA21_X2_A7TULL)    0.283    0.000 *   15.323 f
  u_cortexm0integration/u_cortexm0/u_logic/U64/Y (OA21_X2_A7TULL)    0.169    0.346    15.668 f
  u_cortexm0integration/u_cortexm0/u_logic/n7642 (net)     2    0.009        0.000     15.668 f
  u_cortexm0integration/u_cortexm0/u_logic/U3381/B0 (OAI21_X2_A7TULL)    0.169    0.000 *   15.668 f
  u_cortexm0integration/u_cortexm0/u_logic/U3381/Y (OAI21_X2_A7TULL)    0.637    0.240   15.908 r
  u_cortexm0integration/u_cortexm0/u_logic/n6246 (net)     4    0.024        0.000     15.908 r
  u_cortexm0integration/u_cortexm0/u_logic/U6815/A (INV_X2_A7TULL)    0.637    0.000 *   15.908 r
  u_cortexm0integration/u_cortexm0/u_logic/U6815/Y (INV_X2_A7TULL)    0.289    0.289   16.197 f
  u_cortexm0integration/u_cortexm0/u_logic/n5658 (net)     5    0.029        0.000     16.197 f
  u_cortexm0integration/u_cortexm0/u_logic/U6871/C0 (AOI211_X2_A7TULL)    0.289    0.000 *   16.197 f
  u_cortexm0integration/u_cortexm0/u_logic/U6871/Y (AOI211_X2_A7TULL)    1.279    0.913   17.111 r
  u_cortexm0integration/u_cortexm0/u_logic/n7332 (net)     2    0.035        0.000     17.111 r
  u_cortexm0integration/u_cortexm0/u_logic/U6872/A (NAND2_X4_A7TULL)    1.279    0.002 *   17.112 r
  u_cortexm0integration/u_cortexm0/u_logic/U6872/Y (NAND2_X4_A7TULL)    0.851    0.817   17.929 f
  u_cortexm0integration/u_cortexm0/u_logic/Tac775 (net)    16    0.150       0.000     17.929 f
  u_cortexm0integration/u_cortexm0/u_logic/U8226/B (MX2_X1_A7TULL)    0.851    0.009 *   17.939 f
  u_cortexm0integration/u_cortexm0/u_logic/U8226/Y (MX2_X1_A7TULL)    0.155    0.630   18.569 f
  u_cortexm0integration/u_cortexm0/u_logic/n8398 (net)     1    0.004        0.000     18.569 f
  u_cortexm0integration/u_cortexm0/u_logic/Qpkl85_reg/D (SDFFSQ_X1_A7TULL)    0.155    0.000 *   18.569 f
  data arrival time                                                                    18.569

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Qpkl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -0.621     21.179
  data required time                                                                   21.179
  ----------------------------------------------------------------------------------------------
  data required time                                                                   21.179
  data arrival time                                                                   -18.569
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.611


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Gi7l85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg/CK (SDFFR_X4_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg/QN (SDFFR_X4_A7TULL)    0.159    0.453    2.453 f
  u_cortexm0integration/u_cortexm0/u_logic/n8158 (net)     3    0.020        0.000      2.453 f
  u_cortexm0integration/u_cortexm0/u_logic/U573/A (INV_X5_A7TULL)    0.159    0.000 *    2.454 f
  u_cortexm0integration/u_cortexm0/u_logic/U573/Y (INV_X5_A7TULL)    0.633    0.428     2.882 r
  u_cortexm0integration/u_cortexm0/u_logic/n1489 (net)    33    0.150        0.000      2.882 r
  u_cortexm0integration/u_cortexm0/u_logic/U449/AN (NOR2B_X2_A7TULL)    0.633    0.001 *    2.883 r
  u_cortexm0integration/u_cortexm0/u_logic/U449/Y (NOR2B_X2_A7TULL)    1.006    0.839    3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/n6054 (net)     9    0.046        0.000      3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/B (NAND3_X2_A7TULL)    1.006    0.001 *    3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.370    0.370    4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3    0.012        0.000      4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X4_A7TULL)    0.370    0.000 *    4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X4_A7TULL)    0.191    0.377    4.469 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3    0.020        0.000      4.469 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.191    0.000 *    4.470 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.315    0.249    4.718 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3    0.022        0.000      4.718 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X3_A7TULL)    0.315    0.000 *    4.719 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X3_A7TULL)    0.215    0.221    4.940 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)     2    0.044        0.000      4.940 f
  u_cortexm0integration/u_cortexm0/u_logic/U992/A (BUF_X32_A7TULL)    0.215    0.002 *    4.942 f
  u_cortexm0integration/u_cortexm0/u_logic/U992/Y (BUF_X32_A7TULL)    0.151    0.301    5.243 f
  u_cortexm0integration/u_cortexm0/u_logic/n3482 (net)    24    0.303        0.000      5.243 f
  u_cortexm0integration/u_cortexm0/u_logic/U4241/B (NOR2B_X4_A7TULL)    0.151    0.001 *    5.244 f
  u_cortexm0integration/u_cortexm0/u_logic/U4241/Y (NOR2B_X4_A7TULL)    1.389    0.892    6.136 r
  u_cortexm0integration/u_cortexm0/u_logic/n2766 (net)    17    0.133        0.000      6.136 r
  u_cortexm0integration/u_cortexm0/u_logic/U1114/A (BUF_X3_A7TULL)    1.389    0.007 *    6.143 r
  u_cortexm0integration/u_cortexm0/u_logic/U1114/Y (BUF_X3_A7TULL)    0.654    0.727    6.870 r
  u_cortexm0integration/u_cortexm0/u_logic/n4354 (net)    20    0.092        0.000      6.870 r
  u_cortexm0integration/u_cortexm0/u_logic/U4247/B (NAND2_X1_A7TULL)    0.654    0.002 *    6.872 r
  u_cortexm0integration/u_cortexm0/u_logic/U4247/Y (NAND2_X1_A7TULL)    0.385    0.377    7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/n2809 (net)     4    0.014        0.000      7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/U4277/A (INV_X1_A7TULL)    0.385    0.000 *    7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/U4277/Y (INV_X1_A7TULL)    0.182    0.197    7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/n2783 (net)     1    0.005        0.000      7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/U4281/A1 (AOI21_X2_A7TULL)    0.182    0.000 *    7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/U4281/Y (AOI21_X2_A7TULL)    0.183    0.186    7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/n2837 (net)     2    0.012        0.000      7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/U4354/A0 (OAI21_X4_A7TULL)    0.183    0.000 *    7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/U4354/Y (OAI21_X4_A7TULL)    0.265    0.246    7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/n3578 (net)     2    0.012        0.000      7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/U4355/A (INV_X1_A7TULL)    0.265    0.000 *    7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/U4355/Y (INV_X1_A7TULL)    0.277    0.259    8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/n3646 (net)     5    0.022        0.000      8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/U4362/A (XOR2_X2_A7TULL)    0.277    0.000 *    8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/U4362/Y (XOR2_X2_A7TULL)    0.201    0.322    8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/n2842 (net)     1    0.005        0.000      8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/U4363/A (INV_X1_A7TULL)    0.201    0.000 *    8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/U4363/Y (INV_X1_A7TULL)    0.599    0.423    8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/n4469 (net)     8    0.040        0.000      8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/U5304/A0 (OAI21_X1_A7TULL)    0.599    0.000 *    8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/U5304/Y (OAI21_X1_A7TULL)    0.317    0.296    9.177 f
  u_cortexm0integration/u_cortexm0/u_logic/n3606 (net)     1    0.007        0.000      9.177 f
  u_cortexm0integration/u_cortexm0/u_logic/U5305/A (XOR2_X1_A7TULL)    0.317    0.000 *    9.178 f
  u_cortexm0integration/u_cortexm0/u_logic/U5305/Y (XOR2_X1_A7TULL)    0.545    0.340    9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/n3681 (net)     1    0.008        0.000      9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/U5379/B (ADDF_X1_A7TULL)    0.545    0.000 *    9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/U5379/S (ADDF_X1_A7TULL)    0.239    1.020   10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/n3709 (net)     1    0.006        0.000     10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/U5403/B (ADDF_X1_A7TULL)    0.239    0.000 *   10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/U5403/CO (ADDF_X1_A7TULL)    0.230    0.895   11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/n3697 (net)     1    0.005        0.000     11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/U5392/B (ADDF_X1_A7TULL)    0.230    0.000 *   11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/U5392/CO (ADDF_X1_A7TULL)    0.238    0.902   12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/n3795 (net)     2    0.006        0.000     12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/U107/B (OR2_X1_A7TULL)    0.238    0.000 *   12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/U107/Y (OR2_X1_A7TULL)    0.214    0.465    12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/n7596 (net)     3    0.012        0.000     12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/U5482/A0 (AOI21_X2_A7TULL)    0.214    0.000 *   12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/U5482/Y (AOI21_X2_A7TULL)    0.277    0.276   13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/n4869 (net)     2    0.007        0.000     13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A0 (OAI21_X1_A7TULL)    0.277    0.000 *   13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.206    0.209   13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1    0.005        0.000     13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.206    0.000 *   13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.319    0.275   13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2    0.009        0.000     13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.319    0.000 *   13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.170    0.189   13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2    0.009        0.000     13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.170    0.000 *   13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.284    0.266   14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2    0.008        0.000     14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X1_A7TULL)    0.284    0.000 *   14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X1_A7TULL)    0.265    0.255   14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2    0.009        0.000     14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.265    0.000 *   14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.316    0.313   14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2    0.009        0.000     14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.316    0.000 *   14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.175    0.189   14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2    0.009        0.000     14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.175    0.000 *   14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.326    0.292   15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2    0.010        0.000     15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.326    0.000 *   15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.189    0.194   15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2    0.010        0.000     15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.189    0.000 *   15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.348    0.309   15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2    0.011        0.000     15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.348    0.000 *   15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.210    0.211   15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2    0.012        0.000     15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.210    0.000 *   15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.342    0.312   16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2    0.010        0.000     16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/A0 (OAI21_X2_A7TULL)    0.342    0.000 *   16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/Y (OAI21_X2_A7TULL)    0.218    0.203   16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/n4791 (net)     2    0.010        0.000     16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/A0 (AOI21_X1_A7TULL)    0.218    0.000 *   16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/Y (AOI21_X1_A7TULL)    0.381    0.343   16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/n4787 (net)     2    0.009        0.000     16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/U6282/A (XOR2_X1_A7TULL)    0.381    0.000 *   16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/U6282/Y (XOR2_X1_A7TULL)    0.569    0.415   17.054 f
  u_cortexm0integration/u_cortexm0/u_logic/n5602 (net)     2    0.026        0.000     17.054 f
  u_cortexm0integration/u_cortexm0/u_logic/U6839/B0 (AOI211_X1_A7TULL)    0.569    0.000 *   17.054 f
  u_cortexm0integration/u_cortexm0/u_logic/U6839/Y (AOI211_X1_A7TULL)    0.803    0.661   17.715 r
  u_cortexm0integration/u_cortexm0/u_logic/n5603 (net)     1    0.012        0.000     17.715 r
  u_cortexm0integration/u_cortexm0/u_logic/U6840/B (NAND2_X4_A7TULL)    0.803    0.000 *   17.715 r
  u_cortexm0integration/u_cortexm0/u_logic/U6840/Y (NAND2_X4_A7TULL)    0.740    0.648   18.363 f
  u_cortexm0integration/u_cortexm0/u_logic/P1c775 (net)    16    0.148       0.000     18.363 f
  u_cortexm0integration/u_cortexm0/u_logic/Gi7l85_reg/D (SDFFSQ_X1_A7TULL)    0.740    0.014 *   18.377 f
  data arrival time                                                                    18.377

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Gi7l85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -0.776     21.024
  data required time                                                                   21.024
  ----------------------------------------------------------------------------------------------
  data required time                                                                   21.024
  data arrival time                                                                   -18.377
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.648


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Iogl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg/CK (SDFFR_X4_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg/QN (SDFFR_X4_A7TULL)    0.159    0.453    2.453 f
  u_cortexm0integration/u_cortexm0/u_logic/n8158 (net)     3    0.020        0.000      2.453 f
  u_cortexm0integration/u_cortexm0/u_logic/U573/A (INV_X5_A7TULL)    0.159    0.000 *    2.454 f
  u_cortexm0integration/u_cortexm0/u_logic/U573/Y (INV_X5_A7TULL)    0.633    0.428     2.882 r
  u_cortexm0integration/u_cortexm0/u_logic/n1489 (net)    33    0.150        0.000      2.882 r
  u_cortexm0integration/u_cortexm0/u_logic/U449/AN (NOR2B_X2_A7TULL)    0.633    0.001 *    2.883 r
  u_cortexm0integration/u_cortexm0/u_logic/U449/Y (NOR2B_X2_A7TULL)    1.006    0.839    3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/n6054 (net)     9    0.046        0.000      3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/B (NAND3_X2_A7TULL)    1.006    0.001 *    3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.370    0.370    4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3    0.012        0.000      4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X4_A7TULL)    0.370    0.000 *    4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X4_A7TULL)    0.191    0.377    4.469 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3    0.020        0.000      4.469 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.191    0.000 *    4.470 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.315    0.249    4.718 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3    0.022        0.000      4.718 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X3_A7TULL)    0.315    0.000 *    4.719 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X3_A7TULL)    0.215    0.221    4.940 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)     2    0.044        0.000      4.940 f
  u_cortexm0integration/u_cortexm0/u_logic/U992/A (BUF_X32_A7TULL)    0.215    0.002 *    4.942 f
  u_cortexm0integration/u_cortexm0/u_logic/U992/Y (BUF_X32_A7TULL)    0.151    0.301    5.243 f
  u_cortexm0integration/u_cortexm0/u_logic/n3482 (net)    24    0.303        0.000      5.243 f
  u_cortexm0integration/u_cortexm0/u_logic/U4241/B (NOR2B_X4_A7TULL)    0.151    0.001 *    5.244 f
  u_cortexm0integration/u_cortexm0/u_logic/U4241/Y (NOR2B_X4_A7TULL)    1.389    0.892    6.136 r
  u_cortexm0integration/u_cortexm0/u_logic/n2766 (net)    17    0.133        0.000      6.136 r
  u_cortexm0integration/u_cortexm0/u_logic/U1114/A (BUF_X3_A7TULL)    1.389    0.007 *    6.143 r
  u_cortexm0integration/u_cortexm0/u_logic/U1114/Y (BUF_X3_A7TULL)    0.654    0.727    6.870 r
  u_cortexm0integration/u_cortexm0/u_logic/n4354 (net)    20    0.092        0.000      6.870 r
  u_cortexm0integration/u_cortexm0/u_logic/U4247/B (NAND2_X1_A7TULL)    0.654    0.002 *    6.872 r
  u_cortexm0integration/u_cortexm0/u_logic/U4247/Y (NAND2_X1_A7TULL)    0.385    0.377    7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/n2809 (net)     4    0.014        0.000      7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/U4277/A (INV_X1_A7TULL)    0.385    0.000 *    7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/U4277/Y (INV_X1_A7TULL)    0.182    0.197    7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/n2783 (net)     1    0.005        0.000      7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/U4281/A1 (AOI21_X2_A7TULL)    0.182    0.000 *    7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/U4281/Y (AOI21_X2_A7TULL)    0.183    0.186    7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/n2837 (net)     2    0.012        0.000      7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/U4354/A0 (OAI21_X4_A7TULL)    0.183    0.000 *    7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/U4354/Y (OAI21_X4_A7TULL)    0.265    0.246    7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/n3578 (net)     2    0.012        0.000      7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/U4355/A (INV_X1_A7TULL)    0.265    0.000 *    7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/U4355/Y (INV_X1_A7TULL)    0.277    0.259    8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/n3646 (net)     5    0.022        0.000      8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/U4362/A (XOR2_X2_A7TULL)    0.277    0.000 *    8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/U4362/Y (XOR2_X2_A7TULL)    0.201    0.322    8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/n2842 (net)     1    0.005        0.000      8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/U4363/A (INV_X1_A7TULL)    0.201    0.000 *    8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/U4363/Y (INV_X1_A7TULL)    0.599    0.423    8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/n4469 (net)     8    0.040        0.000      8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/U5304/A0 (OAI21_X1_A7TULL)    0.599    0.000 *    8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/U5304/Y (OAI21_X1_A7TULL)    0.317    0.296    9.177 f
  u_cortexm0integration/u_cortexm0/u_logic/n3606 (net)     1    0.007        0.000      9.177 f
  u_cortexm0integration/u_cortexm0/u_logic/U5305/A (XOR2_X1_A7TULL)    0.317    0.000 *    9.178 f
  u_cortexm0integration/u_cortexm0/u_logic/U5305/Y (XOR2_X1_A7TULL)    0.545    0.340    9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/n3681 (net)     1    0.008        0.000      9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/U5379/B (ADDF_X1_A7TULL)    0.545    0.000 *    9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/U5379/S (ADDF_X1_A7TULL)    0.239    1.020   10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/n3709 (net)     1    0.006        0.000     10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/U5403/B (ADDF_X1_A7TULL)    0.239    0.000 *   10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/U5403/CO (ADDF_X1_A7TULL)    0.230    0.895   11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/n3697 (net)     1    0.005        0.000     11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/U5392/B (ADDF_X1_A7TULL)    0.230    0.000 *   11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/U5392/CO (ADDF_X1_A7TULL)    0.238    0.902   12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/n3795 (net)     2    0.006        0.000     12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/U107/B (OR2_X1_A7TULL)    0.238    0.000 *   12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/U107/Y (OR2_X1_A7TULL)    0.214    0.465    12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/n7596 (net)     3    0.012        0.000     12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/U5482/A0 (AOI21_X2_A7TULL)    0.214    0.000 *   12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/U5482/Y (AOI21_X2_A7TULL)    0.277    0.276   13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/n4869 (net)     2    0.007        0.000     13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A0 (OAI21_X1_A7TULL)    0.277    0.000 *   13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.206    0.209   13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1    0.005        0.000     13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.206    0.000 *   13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.319    0.275   13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2    0.009        0.000     13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.319    0.000 *   13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.170    0.189   13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2    0.009        0.000     13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.170    0.000 *   13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.284    0.266   14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2    0.008        0.000     14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X1_A7TULL)    0.284    0.000 *   14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X1_A7TULL)    0.265    0.255   14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2    0.009        0.000     14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.265    0.000 *   14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.316    0.313   14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2    0.009        0.000     14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.316    0.000 *   14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.175    0.189   14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2    0.009        0.000     14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.175    0.000 *   14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.326    0.292   15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2    0.010        0.000     15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.326    0.000 *   15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.189    0.194   15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2    0.010        0.000     15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.189    0.000 *   15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.348    0.309   15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2    0.011        0.000     15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.348    0.000 *   15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.210    0.211   15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2    0.012        0.000     15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.210    0.000 *   15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.342    0.312   16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2    0.010        0.000     16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/A0 (OAI21_X2_A7TULL)    0.342    0.000 *   16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/Y (OAI21_X2_A7TULL)    0.218    0.203   16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/n4791 (net)     2    0.010        0.000     16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/A0 (AOI21_X1_A7TULL)    0.218    0.000 *   16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/Y (AOI21_X1_A7TULL)    0.381    0.343   16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/n4787 (net)     2    0.009        0.000     16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/U6282/A (XOR2_X1_A7TULL)    0.381    0.000 *   16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/U6282/Y (XOR2_X1_A7TULL)    0.569    0.415   17.054 f
  u_cortexm0integration/u_cortexm0/u_logic/n5602 (net)     2    0.026        0.000     17.054 f
  u_cortexm0integration/u_cortexm0/u_logic/U6839/B0 (AOI211_X1_A7TULL)    0.569    0.000 *   17.054 f
  u_cortexm0integration/u_cortexm0/u_logic/U6839/Y (AOI211_X1_A7TULL)    0.803    0.661   17.715 r
  u_cortexm0integration/u_cortexm0/u_logic/n5603 (net)     1    0.012        0.000     17.715 r
  u_cortexm0integration/u_cortexm0/u_logic/U6840/B (NAND2_X4_A7TULL)    0.803    0.000 *   17.715 r
  u_cortexm0integration/u_cortexm0/u_logic/U6840/Y (NAND2_X4_A7TULL)    0.740    0.648   18.363 f
  u_cortexm0integration/u_cortexm0/u_logic/P1c775 (net)    16    0.148       0.000     18.363 f
  u_cortexm0integration/u_cortexm0/u_logic/Iogl85_reg/D (SDFFSQ_X1_A7TULL)    0.740    0.013 *   18.376 f
  data arrival time                                                                    18.376

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Iogl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -0.776     21.024
  data required time                                                                   21.024
  ----------------------------------------------------------------------------------------------
  data required time                                                                   21.024
  data arrival time                                                                   -18.376
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.648


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Ztpl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg/CK (SDFFR_X4_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg/QN (SDFFR_X4_A7TULL)    0.159    0.453    2.453 f
  u_cortexm0integration/u_cortexm0/u_logic/n8158 (net)     3    0.020        0.000      2.453 f
  u_cortexm0integration/u_cortexm0/u_logic/U573/A (INV_X5_A7TULL)    0.159    0.000 *    2.454 f
  u_cortexm0integration/u_cortexm0/u_logic/U573/Y (INV_X5_A7TULL)    0.633    0.428     2.882 r
  u_cortexm0integration/u_cortexm0/u_logic/n1489 (net)    33    0.150        0.000      2.882 r
  u_cortexm0integration/u_cortexm0/u_logic/U449/AN (NOR2B_X2_A7TULL)    0.633    0.001 *    2.883 r
  u_cortexm0integration/u_cortexm0/u_logic/U449/Y (NOR2B_X2_A7TULL)    1.006    0.839    3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/n6054 (net)     9    0.046        0.000      3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/B (NAND3_X2_A7TULL)    1.006    0.001 *    3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.370    0.370    4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3    0.012        0.000      4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X4_A7TULL)    0.370    0.000 *    4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X4_A7TULL)    0.191    0.377    4.469 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3    0.020        0.000      4.469 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.191    0.000 *    4.470 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.315    0.249    4.718 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3    0.022        0.000      4.718 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X3_A7TULL)    0.315    0.000 *    4.719 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X3_A7TULL)    0.215    0.221    4.940 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)     2    0.044        0.000      4.940 f
  u_cortexm0integration/u_cortexm0/u_logic/U992/A (BUF_X32_A7TULL)    0.215    0.002 *    4.942 f
  u_cortexm0integration/u_cortexm0/u_logic/U992/Y (BUF_X32_A7TULL)    0.151    0.301    5.243 f
  u_cortexm0integration/u_cortexm0/u_logic/n3482 (net)    24    0.303        0.000      5.243 f
  u_cortexm0integration/u_cortexm0/u_logic/U4241/B (NOR2B_X4_A7TULL)    0.151    0.001 *    5.244 f
  u_cortexm0integration/u_cortexm0/u_logic/U4241/Y (NOR2B_X4_A7TULL)    1.389    0.892    6.136 r
  u_cortexm0integration/u_cortexm0/u_logic/n2766 (net)    17    0.133        0.000      6.136 r
  u_cortexm0integration/u_cortexm0/u_logic/U1114/A (BUF_X3_A7TULL)    1.389    0.007 *    6.143 r
  u_cortexm0integration/u_cortexm0/u_logic/U1114/Y (BUF_X3_A7TULL)    0.654    0.727    6.870 r
  u_cortexm0integration/u_cortexm0/u_logic/n4354 (net)    20    0.092        0.000      6.870 r
  u_cortexm0integration/u_cortexm0/u_logic/U4247/B (NAND2_X1_A7TULL)    0.654    0.002 *    6.872 r
  u_cortexm0integration/u_cortexm0/u_logic/U4247/Y (NAND2_X1_A7TULL)    0.385    0.377    7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/n2809 (net)     4    0.014        0.000      7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/U4277/A (INV_X1_A7TULL)    0.385    0.000 *    7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/U4277/Y (INV_X1_A7TULL)    0.182    0.197    7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/n2783 (net)     1    0.005        0.000      7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/U4281/A1 (AOI21_X2_A7TULL)    0.182    0.000 *    7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/U4281/Y (AOI21_X2_A7TULL)    0.183    0.186    7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/n2837 (net)     2    0.012        0.000      7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/U4354/A0 (OAI21_X4_A7TULL)    0.183    0.000 *    7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/U4354/Y (OAI21_X4_A7TULL)    0.265    0.246    7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/n3578 (net)     2    0.012        0.000      7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/U4355/A (INV_X1_A7TULL)    0.265    0.000 *    7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/U4355/Y (INV_X1_A7TULL)    0.277    0.259    8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/n3646 (net)     5    0.022        0.000      8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/U4362/A (XOR2_X2_A7TULL)    0.277    0.000 *    8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/U4362/Y (XOR2_X2_A7TULL)    0.201    0.322    8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/n2842 (net)     1    0.005        0.000      8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/U4363/A (INV_X1_A7TULL)    0.201    0.000 *    8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/U4363/Y (INV_X1_A7TULL)    0.599    0.423    8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/n4469 (net)     8    0.040        0.000      8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/U5304/A0 (OAI21_X1_A7TULL)    0.599    0.000 *    8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/U5304/Y (OAI21_X1_A7TULL)    0.317    0.296    9.177 f
  u_cortexm0integration/u_cortexm0/u_logic/n3606 (net)     1    0.007        0.000      9.177 f
  u_cortexm0integration/u_cortexm0/u_logic/U5305/A (XOR2_X1_A7TULL)    0.317    0.000 *    9.178 f
  u_cortexm0integration/u_cortexm0/u_logic/U5305/Y (XOR2_X1_A7TULL)    0.545    0.340    9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/n3681 (net)     1    0.008        0.000      9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/U5379/B (ADDF_X1_A7TULL)    0.545    0.000 *    9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/U5379/S (ADDF_X1_A7TULL)    0.239    1.020   10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/n3709 (net)     1    0.006        0.000     10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/U5403/B (ADDF_X1_A7TULL)    0.239    0.000 *   10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/U5403/CO (ADDF_X1_A7TULL)    0.230    0.895   11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/n3697 (net)     1    0.005        0.000     11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/U5392/B (ADDF_X1_A7TULL)    0.230    0.000 *   11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/U5392/CO (ADDF_X1_A7TULL)    0.238    0.902   12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/n3795 (net)     2    0.006        0.000     12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/U107/B (OR2_X1_A7TULL)    0.238    0.000 *   12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/U107/Y (OR2_X1_A7TULL)    0.214    0.465    12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/n7596 (net)     3    0.012        0.000     12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/U5482/A0 (AOI21_X2_A7TULL)    0.214    0.000 *   12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/U5482/Y (AOI21_X2_A7TULL)    0.277    0.276   13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/n4869 (net)     2    0.007        0.000     13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A0 (OAI21_X1_A7TULL)    0.277    0.000 *   13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.206    0.209   13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1    0.005        0.000     13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.206    0.000 *   13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.319    0.275   13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2    0.009        0.000     13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.319    0.000 *   13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.170    0.189   13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2    0.009        0.000     13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.170    0.000 *   13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.284    0.266   14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2    0.008        0.000     14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X1_A7TULL)    0.284    0.000 *   14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X1_A7TULL)    0.265    0.255   14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2    0.009        0.000     14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.265    0.000 *   14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.316    0.313   14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2    0.009        0.000     14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.316    0.000 *   14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.175    0.189   14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2    0.009        0.000     14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.175    0.000 *   14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.326    0.292   15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2    0.010        0.000     15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.326    0.000 *   15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.189    0.194   15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2    0.010        0.000     15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.189    0.000 *   15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.348    0.309   15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2    0.011        0.000     15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.348    0.000 *   15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.210    0.211   15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2    0.012        0.000     15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.210    0.000 *   15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.342    0.312   16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2    0.010        0.000     16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/A0 (OAI21_X2_A7TULL)    0.342    0.000 *   16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/Y (OAI21_X2_A7TULL)    0.218    0.203   16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/n4791 (net)     2    0.010        0.000     16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/A0 (AOI21_X1_A7TULL)    0.218    0.000 *   16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/Y (AOI21_X1_A7TULL)    0.381    0.343   16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/n4787 (net)     2    0.009        0.000     16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/U6282/A (XOR2_X1_A7TULL)    0.381    0.000 *   16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/U6282/Y (XOR2_X1_A7TULL)    0.569    0.415   17.054 f
  u_cortexm0integration/u_cortexm0/u_logic/n5602 (net)     2    0.026        0.000     17.054 f
  u_cortexm0integration/u_cortexm0/u_logic/U6839/B0 (AOI211_X1_A7TULL)    0.569    0.000 *   17.054 f
  u_cortexm0integration/u_cortexm0/u_logic/U6839/Y (AOI211_X1_A7TULL)    0.803    0.661   17.715 r
  u_cortexm0integration/u_cortexm0/u_logic/n5603 (net)     1    0.012        0.000     17.715 r
  u_cortexm0integration/u_cortexm0/u_logic/U6840/B (NAND2_X4_A7TULL)    0.803    0.000 *   17.715 r
  u_cortexm0integration/u_cortexm0/u_logic/U6840/Y (NAND2_X4_A7TULL)    0.740    0.648   18.363 f
  u_cortexm0integration/u_cortexm0/u_logic/P1c775 (net)    16    0.148       0.000     18.363 f
  u_cortexm0integration/u_cortexm0/u_logic/Ztpl85_reg/D (SDFFSQ_X1_A7TULL)    0.740    0.013 *   18.376 f
  data arrival time                                                                    18.376

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Ztpl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -0.776     21.024
  data required time                                                                   21.024
  ----------------------------------------------------------------------------------------------
  data required time                                                                   21.024
  data arrival time                                                                   -18.376
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.648


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Whkl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg/Q (SDFFRQ_X1_A7TULL)    0.302    0.744    2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/Mb2l85[59] (net)     3    0.023    0.000     2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/U3000/A (INV_X1_A7TULL)    0.302    0.000 *    2.745 f
  u_cortexm0integration/u_cortexm0/u_logic/U3000/Y (INV_X1_A7TULL)    0.237    0.240    2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/n2085 (net)     3    0.012        0.000      2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/U3002/A1 (OAI211_X1_A7TULL)    0.237    0.000 *    2.985 r
  u_cortexm0integration/u_cortexm0/u_logic/U3002/Y (OAI211_X1_A7TULL)    0.382    0.333    3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/n1842 (net)     1    0.005        0.000      3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/U3003/A1 (OAI211_X2_A7TULL)    0.382    0.000 *    3.318 f
  u_cortexm0integration/u_cortexm0/u_logic/U3003/Y (OAI211_X2_A7TULL)    0.696    0.587    3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/n1991 (net)     3    0.023        0.000      3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/U3004/S0 (MX2_X1_A7TULL)    0.696    0.000 *    3.905 r
  u_cortexm0integration/u_cortexm0/u_logic/U3004/Y (MX2_X1_A7TULL)    0.220    0.558    4.462 f
  u_cortexm0integration/u_cortexm0/u_logic/n1849 (net)     3    0.011        0.000      4.462 f
  u_cortexm0integration/u_cortexm0/u_logic/U3007/A1 (OAI21_X1_A7TULL)    0.220    0.000 *    4.463 f
  u_cortexm0integration/u_cortexm0/u_logic/U3007/Y (OAI21_X1_A7TULL)    0.297    0.287    4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/n1845 (net)     1    0.005        0.000      4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/U3008/B1 (OAI2BB2_X2_A7TULL)    0.297    0.000 *    4.749 r
  u_cortexm0integration/u_cortexm0/u_logic/U3008/Y (OAI2BB2_X2_A7TULL)    0.142    0.183    4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/n1847 (net)     1    0.005        0.000      4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/U3009/A0 (AOI2B1_X1_A7TULL)    0.142    0.000 *    4.932 f
  u_cortexm0integration/u_cortexm0/u_logic/U3009/Y (AOI2B1_X1_A7TULL)    1.064    0.721    5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/n5389 (net)     5    0.031        0.000      5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/U3010/S0 (MXI2_X1_A7TULL)    1.064    0.000 *    5.653 r
  u_cortexm0integration/u_cortexm0/u_logic/U3010/Y (MXI2_X1_A7TULL)    0.482    0.409    6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/n1860 (net)     3    0.012        0.000      6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/U3013/A1 (OAI21_X1_A7TULL)    0.482    0.000 *    6.062 f
  u_cortexm0integration/u_cortexm0/u_logic/U3013/Y (OAI21_X1_A7TULL)    0.306    0.355    6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/n1856 (net)     1    0.005        0.000      6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/U3014/B1 (OAI2BB2_X2_A7TULL)    0.306    0.000 *    6.417 r
  u_cortexm0integration/u_cortexm0/u_logic/U3014/Y (OAI2BB2_X2_A7TULL)    0.137    0.180    6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/n1859 (net)     1    0.004        0.000      6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/U3015/A0N (OAI2BB1_X2_A7TULL)    0.137    0.000 *    6.597 f
  u_cortexm0integration/u_cortexm0/u_logic/U3015/Y (OAI2BB1_X2_A7TULL)    0.281    0.417    7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/n5390 (net)     5    0.024        0.000      7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/U3017/S0 (MXI2_X1_A7TULL)    0.281    0.000 *    7.014 f
  u_cortexm0integration/u_cortexm0/u_logic/U3017/Y (MXI2_X1_A7TULL)    0.264    0.340    7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/n1958 (net)     2    0.006        0.000      7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/U3019/A1N (OAI2B2_X1_A7TULL)    0.264    0.000 *    7.354 f
  u_cortexm0integration/u_cortexm0/u_logic/U3019/Y (OAI2B2_X1_A7TULL)    0.246    0.436    7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/n1866 (net)     1    0.005        0.000      7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/U3020/B0 (OAI2BB1_X2_A7TULL)    0.246    0.000 *    7.790 f
  u_cortexm0integration/u_cortexm0/u_logic/U3020/Y (OAI2BB1_X2_A7TULL)    0.136    0.162    7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/n1868 (net)     1    0.004        0.000      7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/U3021/B (NOR2_X1_A7TULL)    0.136    0.000 *    7.952 r
  u_cortexm0integration/u_cortexm0/u_logic/U3021/Y (NOR2_X1_A7TULL)    0.179    0.144    8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/n2249 (net)     2    0.008        0.000      8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U3022/B (NOR2_X1_A7TULL)    0.179    0.000 *    8.096 f
  u_cortexm0integration/u_cortexm0/u_logic/U3022/Y (NOR2_X1_A7TULL)    0.533    0.400    8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/n5388 (net)     4    0.015        0.000      8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/U3023/A (INV_X1_A7TULL)    0.533    0.000 *    8.496 r
  u_cortexm0integration/u_cortexm0/u_logic/U3023/Y (INV_X1_A7TULL)    0.375    0.383    8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/n5383 (net)     5    0.027        0.000      8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/U3024/S0 (MXI2_X2_A7TULL)    0.375    0.000 *    8.879 f
  u_cortexm0integration/u_cortexm0/u_logic/U3024/Y (MXI2_X2_A7TULL)    0.404    0.319    9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/n1962 (net)     3    0.012        0.000      9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/U3132/A1 (OAI21_X1_A7TULL)    0.404    0.000 *    9.198 r
  u_cortexm0integration/u_cortexm0/u_logic/U3132/Y (OAI21_X1_A7TULL)    0.238    0.267    9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/n1963 (net)     1    0.005        0.000      9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U3133/B1 (OAI2BB2_X2_A7TULL)    0.238    0.000 *    9.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U3133/Y (OAI2BB2_X2_A7TULL)    0.292    0.288    9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/n1965 (net)     1    0.006        0.000      9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/U3134/A (NAND2_X2_A7TULL)    0.292    0.000 *    9.754 r
  u_cortexm0integration/u_cortexm0/u_logic/U3134/Y (NAND2_X2_A7TULL)    0.161    0.166    9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/n2070 (net)     2    0.009        0.000      9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U3135/B (NAND2_X2_A7TULL)    0.161    0.000 *    9.920 f
  u_cortexm0integration/u_cortexm0/u_logic/U3135/Y (NAND2_X2_A7TULL)    0.357    0.279   10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/n5382 (net)     7    0.030        0.000     10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/U3136/A (INV_X2_A7TULL)    0.357    0.000 *   10.199 r
  u_cortexm0integration/u_cortexm0/u_logic/U3136/Y (INV_X2_A7TULL)    0.218    0.222   10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/n5393 (net)     5    0.028        0.000     10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/U3137/S0 (MXI2_X2_A7TULL)    0.218    0.000 *   10.421 f
  u_cortexm0integration/u_cortexm0/u_logic/U3137/Y (MXI2_X2_A7TULL)    0.329    0.364   10.785 f
  u_cortexm0integration/u_cortexm0/u_logic/n1973 (net)     3    0.025        0.000     10.785 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/A1 (OAI211_X2_A7TULL)    0.329    0.001 *   10.786 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/Y (OAI211_X2_A7TULL)    0.341    0.361   11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/n1971 (net)     1    0.005        0.000     11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/B0 (OAI2BB1_X2_A7TULL)    0.341    0.000 *   11.147 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/Y (OAI2BB1_X2_A7TULL)    0.138    0.153   11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/n1972 (net)     1    0.006        0.000     11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/A0N (OAI2BB1_X4_A7TULL)    0.138    0.000 *   11.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/Y (OAI2BB1_X4_A7TULL)    0.184    0.312   11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/n2071 (net)     4    0.023        0.000     11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/S0 (MXI2_X2_A7TULL)    0.184    0.000 *   11.612 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/Y (MXI2_X2_A7TULL)    0.226    0.289   11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/n2592 (net)     3    0.010        0.000     11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/A0N (OAI2BB1_X2_A7TULL)    0.226    0.000 *   11.901 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/Y (OAI2BB1_X2_A7TULL)    0.143    0.341   12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/n1976 (net)     1    0.005        0.000     12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/A1 (OAI22_X2_A7TULL)    0.143    0.000 *   12.242 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/Y (OAI22_X2_A7TULL)    0.359    0.226   12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/n1977 (net)     1    0.006        0.000     12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/B0 (OAI21_X2_A7TULL)    0.359    0.000 *   12.469 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/Y (OAI21_X2_A7TULL)    0.177    0.197   12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/n2015 (net)     2    0.008        0.000     12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/B0 (OAI21_X2_A7TULL)    0.177    0.000 *   12.666 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/Y (OAI21_X2_A7TULL)    0.501    0.203   12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/n2593 (net)     4    0.017        0.000     12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/U3270/B (NAND2_X2_A7TULL)    0.501    0.000 *   12.869 r
  u_cortexm0integration/u_cortexm0/u_logic/U3270/Y (NAND2_X2_A7TULL)    0.243    0.251   13.120 f
  u_cortexm0integration/u_cortexm0/u_logic/n2647 (net)     3    0.016        0.000     13.120 f
  u_cortexm0integration/u_cortexm0/u_logic/U3271/A (INV_X2_A7TULL)    0.243    0.000 *   13.120 f
  u_cortexm0integration/u_cortexm0/u_logic/U3271/Y (INV_X2_A7TULL)    0.213    0.212   13.332 r
  u_cortexm0integration/u_cortexm0/u_logic/n2251 (net)     2    0.016        0.000     13.332 r
  u_cortexm0integration/u_cortexm0/u_logic/U3272/B (NAND2_X2_A7TULL)    0.213    0.000 *   13.333 r
  u_cortexm0integration/u_cortexm0/u_logic/U3272/Y (NAND2_X2_A7TULL)    0.241    0.177   13.509 f
  u_cortexm0integration/u_cortexm0/u_logic/n2604 (net)     2    0.013        0.000     13.509 f
  u_cortexm0integration/u_cortexm0/u_logic/U3274/A (AND3_X4_A7TULL)    0.241    0.000 *   13.509 f
  u_cortexm0integration/u_cortexm0/u_logic/U3274/Y (AND3_X4_A7TULL)    0.088    0.298   13.807 f
  u_cortexm0integration/u_cortexm0/u_logic/n2254 (net)     2    0.010        0.000     13.807 f
  u_cortexm0integration/u_cortexm0/u_logic/U3275/B0 (OAI21_X2_A7TULL)    0.088    0.000 *   13.807 f
  u_cortexm0integration/u_cortexm0/u_logic/U3275/Y (OAI21_X2_A7TULL)    0.835    0.267   14.074 r
  u_cortexm0integration/u_cortexm0/u_logic/n7594 (net)     4    0.034        0.000     14.074 r
  u_cortexm0integration/u_cortexm0/u_logic/U3288/A0 (OAI22_X2_A7TULL)    0.835    0.000 *   14.074 r
  u_cortexm0integration/u_cortexm0/u_logic/U3288/Y (OAI22_X2_A7TULL)    0.259    0.273   14.348 f
  u_cortexm0integration/u_cortexm0/u_logic/n2098 (net)     1    0.006        0.000     14.348 f
  u_cortexm0integration/u_cortexm0/u_logic/U3307/A (NOR2_X3_A7TULL)    0.259    0.000 *   14.348 f
  u_cortexm0integration/u_cortexm0/u_logic/U3307/Y (NOR2_X3_A7TULL)    0.247    0.234   14.581 r
  u_cortexm0integration/u_cortexm0/u_logic/n2099 (net)     1    0.011        0.000     14.581 r
  u_cortexm0integration/u_cortexm0/u_logic/U3308/B (NAND2_X4_A7TULL)    0.247    0.000 *   14.581 r
  u_cortexm0integration/u_cortexm0/u_logic/U3308/Y (NAND2_X4_A7TULL)    0.233    0.195   14.776 f
  u_cortexm0integration/u_cortexm0/u_logic/n5626 (net)     6    0.032        0.000     14.776 f
  u_cortexm0integration/u_cortexm0/u_logic/U3340/A0 (AOI21_X1_A7TULL)    0.233    0.000 *   14.777 f
  u_cortexm0integration/u_cortexm0/u_logic/U3340/Y (AOI21_X1_A7TULL)    0.277    0.283   15.059 r
  u_cortexm0integration/u_cortexm0/u_logic/n2161 (net)     1    0.005        0.000     15.059 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/B (NAND3_X2_A7TULL)    0.277    0.000 *   15.059 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/Y (NAND3_X2_A7TULL)    0.283    0.263   15.323 f
  u_cortexm0integration/u_cortexm0/u_logic/n2755 (net)     3    0.014        0.000     15.323 f
  u_cortexm0integration/u_cortexm0/u_logic/U3545/A (AND2_X4_A7TULL)    0.283    0.000 *   15.323 f
  u_cortexm0integration/u_cortexm0/u_logic/U3545/Y (AND2_X4_A7TULL)    0.151    0.355   15.678 f
  u_cortexm0integration/u_cortexm0/u_logic/n5676 (net)     8    0.038        0.000     15.678 f
  u_cortexm0integration/u_cortexm0/u_logic/U6857/B0 (AOI211_X2_A7TULL)    0.151    0.000 *   15.678 f
  u_cortexm0integration/u_cortexm0/u_logic/U6857/Y (AOI211_X2_A7TULL)    1.071    0.704   16.382 r
  u_cortexm0integration/u_cortexm0/u_logic/n7261 (net)     2    0.027        0.000     16.382 r
  u_cortexm0integration/u_cortexm0/u_logic/U6858/A (NAND2_X1_A7TULL)    1.071    0.001 *   16.383 r
  u_cortexm0integration/u_cortexm0/u_logic/U6858/Y (NAND2_X1_A7TULL)    0.716    0.687   17.069 f
  u_cortexm0integration/u_cortexm0/u_logic/n7357 (net)     3    0.029        0.000     17.069 f
  u_cortexm0integration/u_cortexm0/u_logic/U6859/B0N (OAI21B_X2_A7TULL)    0.716    0.001 *   17.070 f
  u_cortexm0integration/u_cortexm0/u_logic/U6859/Y (OAI21B_X2_A7TULL)    0.992    0.974   18.044 f
  u_cortexm0integration/u_cortexm0/u_logic/Z31775 (net)    15    0.091       0.000     18.044 f
  u_cortexm0integration/u_cortexm0/u_logic/U8223/B (MX2_X1_A7TULL)    0.992    0.002 *   18.047 f
  u_cortexm0integration/u_cortexm0/u_logic/U8223/Y (MX2_X1_A7TULL)    0.158    0.663   18.710 f
  u_cortexm0integration/u_cortexm0/u_logic/n8389 (net)     1    0.004        0.000     18.710 f
  u_cortexm0integration/u_cortexm0/u_logic/Whkl85_reg/D (SDFFSHQ_X2_A7TULL)    0.158    0.000 *   18.710 f
  data arrival time                                                                    18.710

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Whkl85_reg/CK (SDFFSHQ_X2_A7TULL)    0.000   21.800 r
  library setup time                                                        -0.442     21.358
  data required time                                                                   21.358
  ----------------------------------------------------------------------------------------------
  data required time                                                                   21.358
  data arrival time                                                                   -18.710
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.648


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Krhl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg/CK (SDFFR_X4_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg/QN (SDFFR_X4_A7TULL)    0.159    0.453    2.453 f
  u_cortexm0integration/u_cortexm0/u_logic/n8158 (net)     3    0.020        0.000      2.453 f
  u_cortexm0integration/u_cortexm0/u_logic/U573/A (INV_X5_A7TULL)    0.159    0.000 *    2.454 f
  u_cortexm0integration/u_cortexm0/u_logic/U573/Y (INV_X5_A7TULL)    0.633    0.428     2.882 r
  u_cortexm0integration/u_cortexm0/u_logic/n1489 (net)    33    0.150        0.000      2.882 r
  u_cortexm0integration/u_cortexm0/u_logic/U449/AN (NOR2B_X2_A7TULL)    0.633    0.001 *    2.883 r
  u_cortexm0integration/u_cortexm0/u_logic/U449/Y (NOR2B_X2_A7TULL)    1.006    0.839    3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/n6054 (net)     9    0.046        0.000      3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/B (NAND3_X2_A7TULL)    1.006    0.001 *    3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.370    0.370    4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3    0.012        0.000      4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X4_A7TULL)    0.370    0.000 *    4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X4_A7TULL)    0.191    0.377    4.469 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3    0.020        0.000      4.469 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.191    0.000 *    4.470 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.315    0.249    4.718 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3    0.022        0.000      4.718 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X3_A7TULL)    0.315    0.000 *    4.719 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X3_A7TULL)    0.215    0.221    4.940 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)     2    0.044        0.000      4.940 f
  u_cortexm0integration/u_cortexm0/u_logic/U992/A (BUF_X32_A7TULL)    0.215    0.002 *    4.942 f
  u_cortexm0integration/u_cortexm0/u_logic/U992/Y (BUF_X32_A7TULL)    0.151    0.301    5.243 f
  u_cortexm0integration/u_cortexm0/u_logic/n3482 (net)    24    0.303        0.000      5.243 f
  u_cortexm0integration/u_cortexm0/u_logic/U4241/B (NOR2B_X4_A7TULL)    0.151    0.001 *    5.244 f
  u_cortexm0integration/u_cortexm0/u_logic/U4241/Y (NOR2B_X4_A7TULL)    1.389    0.892    6.136 r
  u_cortexm0integration/u_cortexm0/u_logic/n2766 (net)    17    0.133        0.000      6.136 r
  u_cortexm0integration/u_cortexm0/u_logic/U1114/A (BUF_X3_A7TULL)    1.389    0.007 *    6.143 r
  u_cortexm0integration/u_cortexm0/u_logic/U1114/Y (BUF_X3_A7TULL)    0.654    0.727    6.870 r
  u_cortexm0integration/u_cortexm0/u_logic/n4354 (net)    20    0.092        0.000      6.870 r
  u_cortexm0integration/u_cortexm0/u_logic/U4247/B (NAND2_X1_A7TULL)    0.654    0.002 *    6.872 r
  u_cortexm0integration/u_cortexm0/u_logic/U4247/Y (NAND2_X1_A7TULL)    0.385    0.377    7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/n2809 (net)     4    0.014        0.000      7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/U4277/A (INV_X1_A7TULL)    0.385    0.000 *    7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/U4277/Y (INV_X1_A7TULL)    0.182    0.197    7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/n2783 (net)     1    0.005        0.000      7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/U4281/A1 (AOI21_X2_A7TULL)    0.182    0.000 *    7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/U4281/Y (AOI21_X2_A7TULL)    0.183    0.186    7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/n2837 (net)     2    0.012        0.000      7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/U4354/A0 (OAI21_X4_A7TULL)    0.183    0.000 *    7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/U4354/Y (OAI21_X4_A7TULL)    0.265    0.246    7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/n3578 (net)     2    0.012        0.000      7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/U4355/A (INV_X1_A7TULL)    0.265    0.000 *    7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/U4355/Y (INV_X1_A7TULL)    0.277    0.259    8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/n3646 (net)     5    0.022        0.000      8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/U4362/A (XOR2_X2_A7TULL)    0.277    0.000 *    8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/U4362/Y (XOR2_X2_A7TULL)    0.201    0.322    8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/n2842 (net)     1    0.005        0.000      8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/U4363/A (INV_X1_A7TULL)    0.201    0.000 *    8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/U4363/Y (INV_X1_A7TULL)    0.599    0.423    8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/n4469 (net)     8    0.040        0.000      8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/U5304/A0 (OAI21_X1_A7TULL)    0.599    0.000 *    8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/U5304/Y (OAI21_X1_A7TULL)    0.317    0.296    9.177 f
  u_cortexm0integration/u_cortexm0/u_logic/n3606 (net)     1    0.007        0.000      9.177 f
  u_cortexm0integration/u_cortexm0/u_logic/U5305/A (XOR2_X1_A7TULL)    0.317    0.000 *    9.178 f
  u_cortexm0integration/u_cortexm0/u_logic/U5305/Y (XOR2_X1_A7TULL)    0.545    0.340    9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/n3681 (net)     1    0.008        0.000      9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/U5379/B (ADDF_X1_A7TULL)    0.545    0.000 *    9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/U5379/S (ADDF_X1_A7TULL)    0.239    1.020   10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/n3709 (net)     1    0.006        0.000     10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/U5403/B (ADDF_X1_A7TULL)    0.239    0.000 *   10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/U5403/CO (ADDF_X1_A7TULL)    0.230    0.895   11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/n3697 (net)     1    0.005        0.000     11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/U5392/B (ADDF_X1_A7TULL)    0.230    0.000 *   11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/U5392/CO (ADDF_X1_A7TULL)    0.238    0.902   12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/n3795 (net)     2    0.006        0.000     12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/U107/B (OR2_X1_A7TULL)    0.238    0.000 *   12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/U107/Y (OR2_X1_A7TULL)    0.214    0.465    12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/n7596 (net)     3    0.012        0.000     12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/U5482/A0 (AOI21_X2_A7TULL)    0.214    0.000 *   12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/U5482/Y (AOI21_X2_A7TULL)    0.277    0.276   13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/n4869 (net)     2    0.007        0.000     13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A0 (OAI21_X1_A7TULL)    0.277    0.000 *   13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.206    0.209   13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1    0.005        0.000     13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.206    0.000 *   13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.319    0.275   13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2    0.009        0.000     13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.319    0.000 *   13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.170    0.189   13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2    0.009        0.000     13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.170    0.000 *   13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.284    0.266   14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2    0.008        0.000     14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X1_A7TULL)    0.284    0.000 *   14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X1_A7TULL)    0.265    0.255   14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2    0.009        0.000     14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.265    0.000 *   14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.316    0.313   14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2    0.009        0.000     14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.316    0.000 *   14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.175    0.189   14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2    0.009        0.000     14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.175    0.000 *   14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.326    0.292   15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2    0.010        0.000     15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.326    0.000 *   15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.189    0.194   15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2    0.010        0.000     15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.189    0.000 *   15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.348    0.309   15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2    0.011        0.000     15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.348    0.000 *   15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.210    0.211   15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2    0.012        0.000     15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.210    0.000 *   15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.342    0.312   16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2    0.010        0.000     16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/A0 (OAI21_X2_A7TULL)    0.342    0.000 *   16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/Y (OAI21_X2_A7TULL)    0.218    0.203   16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/n4791 (net)     2    0.010        0.000     16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/A0 (AOI21_X1_A7TULL)    0.218    0.000 *   16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/Y (AOI21_X1_A7TULL)    0.381    0.343   16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/n4787 (net)     2    0.009        0.000     16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/U6282/A (XOR2_X1_A7TULL)    0.381    0.000 *   16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/U6282/Y (XOR2_X1_A7TULL)    0.569    0.415   17.054 f
  u_cortexm0integration/u_cortexm0/u_logic/n5602 (net)     2    0.026        0.000     17.054 f
  u_cortexm0integration/u_cortexm0/u_logic/U6839/B0 (AOI211_X1_A7TULL)    0.569    0.000 *   17.054 f
  u_cortexm0integration/u_cortexm0/u_logic/U6839/Y (AOI211_X1_A7TULL)    0.803    0.661   17.715 r
  u_cortexm0integration/u_cortexm0/u_logic/n5603 (net)     1    0.012        0.000     17.715 r
  u_cortexm0integration/u_cortexm0/u_logic/U6840/B (NAND2_X4_A7TULL)    0.803    0.000 *   17.715 r
  u_cortexm0integration/u_cortexm0/u_logic/U6840/Y (NAND2_X4_A7TULL)    0.740    0.648   18.363 f
  u_cortexm0integration/u_cortexm0/u_logic/P1c775 (net)    16    0.148       0.000     18.363 f
  u_cortexm0integration/u_cortexm0/u_logic/Krhl85_reg/D (SDFFSQ_X1_A7TULL)    0.740    0.013 *   18.376 f
  data arrival time                                                                    18.376

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Krhl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -0.776     21.024
  data required time                                                                   21.024
  ----------------------------------------------------------------------------------------------
  data required time                                                                   21.024
  data arrival time                                                                   -18.376
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.649


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Rg7l85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg/CK (SDFFR_X4_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg/QN (SDFFR_X4_A7TULL)    0.159    0.453    2.453 f
  u_cortexm0integration/u_cortexm0/u_logic/n8158 (net)     3    0.020        0.000      2.453 f
  u_cortexm0integration/u_cortexm0/u_logic/U573/A (INV_X5_A7TULL)    0.159    0.000 *    2.454 f
  u_cortexm0integration/u_cortexm0/u_logic/U573/Y (INV_X5_A7TULL)    0.633    0.428     2.882 r
  u_cortexm0integration/u_cortexm0/u_logic/n1489 (net)    33    0.150        0.000      2.882 r
  u_cortexm0integration/u_cortexm0/u_logic/U449/AN (NOR2B_X2_A7TULL)    0.633    0.001 *    2.883 r
  u_cortexm0integration/u_cortexm0/u_logic/U449/Y (NOR2B_X2_A7TULL)    1.006    0.839    3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/n6054 (net)     9    0.046        0.000      3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/B (NAND3_X2_A7TULL)    1.006    0.001 *    3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.370    0.370    4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3    0.012        0.000      4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X4_A7TULL)    0.370    0.000 *    4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X4_A7TULL)    0.191    0.377    4.469 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3    0.020        0.000      4.469 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.191    0.000 *    4.470 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.315    0.249    4.718 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3    0.022        0.000      4.718 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X3_A7TULL)    0.315    0.000 *    4.719 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X3_A7TULL)    0.215    0.221    4.940 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)     2    0.044        0.000      4.940 f
  u_cortexm0integration/u_cortexm0/u_logic/U992/A (BUF_X32_A7TULL)    0.215    0.002 *    4.942 f
  u_cortexm0integration/u_cortexm0/u_logic/U992/Y (BUF_X32_A7TULL)    0.151    0.301    5.243 f
  u_cortexm0integration/u_cortexm0/u_logic/n3482 (net)    24    0.303        0.000      5.243 f
  u_cortexm0integration/u_cortexm0/u_logic/U4241/B (NOR2B_X4_A7TULL)    0.151    0.001 *    5.244 f
  u_cortexm0integration/u_cortexm0/u_logic/U4241/Y (NOR2B_X4_A7TULL)    1.389    0.892    6.136 r
  u_cortexm0integration/u_cortexm0/u_logic/n2766 (net)    17    0.133        0.000      6.136 r
  u_cortexm0integration/u_cortexm0/u_logic/U1114/A (BUF_X3_A7TULL)    1.389    0.007 *    6.143 r
  u_cortexm0integration/u_cortexm0/u_logic/U1114/Y (BUF_X3_A7TULL)    0.654    0.727    6.870 r
  u_cortexm0integration/u_cortexm0/u_logic/n4354 (net)    20    0.092        0.000      6.870 r
  u_cortexm0integration/u_cortexm0/u_logic/U4247/B (NAND2_X1_A7TULL)    0.654    0.002 *    6.872 r
  u_cortexm0integration/u_cortexm0/u_logic/U4247/Y (NAND2_X1_A7TULL)    0.385    0.377    7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/n2809 (net)     4    0.014        0.000      7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/U4277/A (INV_X1_A7TULL)    0.385    0.000 *    7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/U4277/Y (INV_X1_A7TULL)    0.182    0.197    7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/n2783 (net)     1    0.005        0.000      7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/U4281/A1 (AOI21_X2_A7TULL)    0.182    0.000 *    7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/U4281/Y (AOI21_X2_A7TULL)    0.183    0.186    7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/n2837 (net)     2    0.012        0.000      7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/U4354/A0 (OAI21_X4_A7TULL)    0.183    0.000 *    7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/U4354/Y (OAI21_X4_A7TULL)    0.265    0.246    7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/n3578 (net)     2    0.012        0.000      7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/U4355/A (INV_X1_A7TULL)    0.265    0.000 *    7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/U4355/Y (INV_X1_A7TULL)    0.277    0.259    8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/n3646 (net)     5    0.022        0.000      8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/U4362/A (XOR2_X2_A7TULL)    0.277    0.000 *    8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/U4362/Y (XOR2_X2_A7TULL)    0.201    0.322    8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/n2842 (net)     1    0.005        0.000      8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/U4363/A (INV_X1_A7TULL)    0.201    0.000 *    8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/U4363/Y (INV_X1_A7TULL)    0.599    0.423    8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/n4469 (net)     8    0.040        0.000      8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/U5304/A0 (OAI21_X1_A7TULL)    0.599    0.000 *    8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/U5304/Y (OAI21_X1_A7TULL)    0.317    0.296    9.177 f
  u_cortexm0integration/u_cortexm0/u_logic/n3606 (net)     1    0.007        0.000      9.177 f
  u_cortexm0integration/u_cortexm0/u_logic/U5305/A (XOR2_X1_A7TULL)    0.317    0.000 *    9.178 f
  u_cortexm0integration/u_cortexm0/u_logic/U5305/Y (XOR2_X1_A7TULL)    0.545    0.340    9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/n3681 (net)     1    0.008        0.000      9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/U5379/B (ADDF_X1_A7TULL)    0.545    0.000 *    9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/U5379/S (ADDF_X1_A7TULL)    0.239    1.020   10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/n3709 (net)     1    0.006        0.000     10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/U5403/B (ADDF_X1_A7TULL)    0.239    0.000 *   10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/U5403/CO (ADDF_X1_A7TULL)    0.230    0.895   11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/n3697 (net)     1    0.005        0.000     11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/U5392/B (ADDF_X1_A7TULL)    0.230    0.000 *   11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/U5392/CO (ADDF_X1_A7TULL)    0.238    0.902   12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/n3795 (net)     2    0.006        0.000     12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/U107/B (OR2_X1_A7TULL)    0.238    0.000 *   12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/U107/Y (OR2_X1_A7TULL)    0.214    0.465    12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/n7596 (net)     3    0.012        0.000     12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/U5482/A0 (AOI21_X2_A7TULL)    0.214    0.000 *   12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/U5482/Y (AOI21_X2_A7TULL)    0.277    0.276   13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/n4869 (net)     2    0.007        0.000     13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A0 (OAI21_X1_A7TULL)    0.277    0.000 *   13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.206    0.209   13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1    0.005        0.000     13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.206    0.000 *   13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.319    0.275   13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2    0.009        0.000     13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.319    0.000 *   13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.170    0.189   13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2    0.009        0.000     13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.170    0.000 *   13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.284    0.266   14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2    0.008        0.000     14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X1_A7TULL)    0.284    0.000 *   14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X1_A7TULL)    0.265    0.255   14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2    0.009        0.000     14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.265    0.000 *   14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.316    0.313   14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2    0.009        0.000     14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.316    0.000 *   14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.175    0.189   14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2    0.009        0.000     14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.175    0.000 *   14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.326    0.292   15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2    0.010        0.000     15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.326    0.000 *   15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.189    0.194   15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2    0.010        0.000     15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.189    0.000 *   15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.348    0.309   15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2    0.011        0.000     15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.348    0.000 *   15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.210    0.211   15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2    0.012        0.000     15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.210    0.000 *   15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.342    0.312   16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2    0.010        0.000     16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/A0 (OAI21_X2_A7TULL)    0.342    0.000 *   16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/Y (OAI21_X2_A7TULL)    0.218    0.203   16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/n4791 (net)     2    0.010        0.000     16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/A0 (AOI21_X1_A7TULL)    0.218    0.000 *   16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/Y (AOI21_X1_A7TULL)    0.381    0.343   16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/n4787 (net)     2    0.009        0.000     16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/U6282/A (XOR2_X1_A7TULL)    0.381    0.000 *   16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/U6282/Y (XOR2_X1_A7TULL)    0.569    0.415   17.054 f
  u_cortexm0integration/u_cortexm0/u_logic/n5602 (net)     2    0.026        0.000     17.054 f
  u_cortexm0integration/u_cortexm0/u_logic/U6839/B0 (AOI211_X1_A7TULL)    0.569    0.000 *   17.054 f
  u_cortexm0integration/u_cortexm0/u_logic/U6839/Y (AOI211_X1_A7TULL)    0.803    0.661   17.715 r
  u_cortexm0integration/u_cortexm0/u_logic/n5603 (net)     1    0.012        0.000     17.715 r
  u_cortexm0integration/u_cortexm0/u_logic/U6840/B (NAND2_X4_A7TULL)    0.803    0.000 *   17.715 r
  u_cortexm0integration/u_cortexm0/u_logic/U6840/Y (NAND2_X4_A7TULL)    0.740    0.648   18.363 f
  u_cortexm0integration/u_cortexm0/u_logic/P1c775 (net)    16    0.148       0.000     18.363 f
  u_cortexm0integration/u_cortexm0/u_logic/Rg7l85_reg/D (SDFFSQ_X1_A7TULL)    0.740    0.013 *   18.376 f
  data arrival time                                                                    18.376

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Rg7l85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -0.776     21.024
  data required time                                                                   21.024
  ----------------------------------------------------------------------------------------------
  data required time                                                                   21.024
  data arrival time                                                                   -18.376
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.649


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Cf7l85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg/CK (SDFFR_X4_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg/QN (SDFFR_X4_A7TULL)    0.159    0.453    2.453 f
  u_cortexm0integration/u_cortexm0/u_logic/n8158 (net)     3    0.020        0.000      2.453 f
  u_cortexm0integration/u_cortexm0/u_logic/U573/A (INV_X5_A7TULL)    0.159    0.000 *    2.454 f
  u_cortexm0integration/u_cortexm0/u_logic/U573/Y (INV_X5_A7TULL)    0.633    0.428     2.882 r
  u_cortexm0integration/u_cortexm0/u_logic/n1489 (net)    33    0.150        0.000      2.882 r
  u_cortexm0integration/u_cortexm0/u_logic/U449/AN (NOR2B_X2_A7TULL)    0.633    0.001 *    2.883 r
  u_cortexm0integration/u_cortexm0/u_logic/U449/Y (NOR2B_X2_A7TULL)    1.006    0.839    3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/n6054 (net)     9    0.046        0.000      3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/B (NAND3_X2_A7TULL)    1.006    0.001 *    3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.370    0.370    4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3    0.012        0.000      4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X4_A7TULL)    0.370    0.000 *    4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X4_A7TULL)    0.191    0.377    4.469 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3    0.020        0.000      4.469 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.191    0.000 *    4.470 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.315    0.249    4.718 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3    0.022        0.000      4.718 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X3_A7TULL)    0.315    0.000 *    4.719 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X3_A7TULL)    0.215    0.221    4.940 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)     2    0.044        0.000      4.940 f
  u_cortexm0integration/u_cortexm0/u_logic/U992/A (BUF_X32_A7TULL)    0.215    0.002 *    4.942 f
  u_cortexm0integration/u_cortexm0/u_logic/U992/Y (BUF_X32_A7TULL)    0.151    0.301    5.243 f
  u_cortexm0integration/u_cortexm0/u_logic/n3482 (net)    24    0.303        0.000      5.243 f
  u_cortexm0integration/u_cortexm0/u_logic/U4241/B (NOR2B_X4_A7TULL)    0.151    0.001 *    5.244 f
  u_cortexm0integration/u_cortexm0/u_logic/U4241/Y (NOR2B_X4_A7TULL)    1.389    0.892    6.136 r
  u_cortexm0integration/u_cortexm0/u_logic/n2766 (net)    17    0.133        0.000      6.136 r
  u_cortexm0integration/u_cortexm0/u_logic/U1114/A (BUF_X3_A7TULL)    1.389    0.007 *    6.143 r
  u_cortexm0integration/u_cortexm0/u_logic/U1114/Y (BUF_X3_A7TULL)    0.654    0.727    6.870 r
  u_cortexm0integration/u_cortexm0/u_logic/n4354 (net)    20    0.092        0.000      6.870 r
  u_cortexm0integration/u_cortexm0/u_logic/U4247/B (NAND2_X1_A7TULL)    0.654    0.002 *    6.872 r
  u_cortexm0integration/u_cortexm0/u_logic/U4247/Y (NAND2_X1_A7TULL)    0.385    0.377    7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/n2809 (net)     4    0.014        0.000      7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/U4277/A (INV_X1_A7TULL)    0.385    0.000 *    7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/U4277/Y (INV_X1_A7TULL)    0.182    0.197    7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/n2783 (net)     1    0.005        0.000      7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/U4281/A1 (AOI21_X2_A7TULL)    0.182    0.000 *    7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/U4281/Y (AOI21_X2_A7TULL)    0.183    0.186    7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/n2837 (net)     2    0.012        0.000      7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/U4354/A0 (OAI21_X4_A7TULL)    0.183    0.000 *    7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/U4354/Y (OAI21_X4_A7TULL)    0.265    0.246    7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/n3578 (net)     2    0.012        0.000      7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/U4355/A (INV_X1_A7TULL)    0.265    0.000 *    7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/U4355/Y (INV_X1_A7TULL)    0.277    0.259    8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/n3646 (net)     5    0.022        0.000      8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/U4362/A (XOR2_X2_A7TULL)    0.277    0.000 *    8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/U4362/Y (XOR2_X2_A7TULL)    0.201    0.322    8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/n2842 (net)     1    0.005        0.000      8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/U4363/A (INV_X1_A7TULL)    0.201    0.000 *    8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/U4363/Y (INV_X1_A7TULL)    0.599    0.423    8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/n4469 (net)     8    0.040        0.000      8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/U5304/A0 (OAI21_X1_A7TULL)    0.599    0.000 *    8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/U5304/Y (OAI21_X1_A7TULL)    0.317    0.296    9.177 f
  u_cortexm0integration/u_cortexm0/u_logic/n3606 (net)     1    0.007        0.000      9.177 f
  u_cortexm0integration/u_cortexm0/u_logic/U5305/A (XOR2_X1_A7TULL)    0.317    0.000 *    9.178 f
  u_cortexm0integration/u_cortexm0/u_logic/U5305/Y (XOR2_X1_A7TULL)    0.545    0.340    9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/n3681 (net)     1    0.008        0.000      9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/U5379/B (ADDF_X1_A7TULL)    0.545    0.000 *    9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/U5379/S (ADDF_X1_A7TULL)    0.239    1.020   10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/n3709 (net)     1    0.006        0.000     10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/U5403/B (ADDF_X1_A7TULL)    0.239    0.000 *   10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/U5403/CO (ADDF_X1_A7TULL)    0.230    0.895   11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/n3697 (net)     1    0.005        0.000     11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/U5392/B (ADDF_X1_A7TULL)    0.230    0.000 *   11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/U5392/CO (ADDF_X1_A7TULL)    0.238    0.902   12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/n3795 (net)     2    0.006        0.000     12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/U107/B (OR2_X1_A7TULL)    0.238    0.000 *   12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/U107/Y (OR2_X1_A7TULL)    0.214    0.465    12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/n7596 (net)     3    0.012        0.000     12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/U5482/A0 (AOI21_X2_A7TULL)    0.214    0.000 *   12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/U5482/Y (AOI21_X2_A7TULL)    0.277    0.276   13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/n4869 (net)     2    0.007        0.000     13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A0 (OAI21_X1_A7TULL)    0.277    0.000 *   13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.206    0.209   13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1    0.005        0.000     13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.206    0.000 *   13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.319    0.275   13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2    0.009        0.000     13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.319    0.000 *   13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.170    0.189   13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2    0.009        0.000     13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.170    0.000 *   13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.284    0.266   14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2    0.008        0.000     14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X1_A7TULL)    0.284    0.000 *   14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X1_A7TULL)    0.265    0.255   14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2    0.009        0.000     14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.265    0.000 *   14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.316    0.313   14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2    0.009        0.000     14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.316    0.000 *   14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.175    0.189   14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2    0.009        0.000     14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.175    0.000 *   14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.326    0.292   15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2    0.010        0.000     15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.326    0.000 *   15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.189    0.194   15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2    0.010        0.000     15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.189    0.000 *   15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.348    0.309   15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2    0.011        0.000     15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.348    0.000 *   15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.210    0.211   15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2    0.012        0.000     15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.210    0.000 *   15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.342    0.312   16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2    0.010        0.000     16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/A0 (OAI21_X2_A7TULL)    0.342    0.000 *   16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/Y (OAI21_X2_A7TULL)    0.218    0.203   16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/n4791 (net)     2    0.010        0.000     16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/A0 (AOI21_X1_A7TULL)    0.218    0.000 *   16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/Y (AOI21_X1_A7TULL)    0.381    0.343   16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/n4787 (net)     2    0.009        0.000     16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/U6282/A (XOR2_X1_A7TULL)    0.381    0.000 *   16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/U6282/Y (XOR2_X1_A7TULL)    0.569    0.415   17.054 f
  u_cortexm0integration/u_cortexm0/u_logic/n5602 (net)     2    0.026        0.000     17.054 f
  u_cortexm0integration/u_cortexm0/u_logic/U6839/B0 (AOI211_X1_A7TULL)    0.569    0.000 *   17.054 f
  u_cortexm0integration/u_cortexm0/u_logic/U6839/Y (AOI211_X1_A7TULL)    0.803    0.661   17.715 r
  u_cortexm0integration/u_cortexm0/u_logic/n5603 (net)     1    0.012        0.000     17.715 r
  u_cortexm0integration/u_cortexm0/u_logic/U6840/B (NAND2_X4_A7TULL)    0.803    0.000 *   17.715 r
  u_cortexm0integration/u_cortexm0/u_logic/U6840/Y (NAND2_X4_A7TULL)    0.740    0.648   18.363 f
  u_cortexm0integration/u_cortexm0/u_logic/P1c775 (net)    16    0.148       0.000     18.363 f
  u_cortexm0integration/u_cortexm0/u_logic/Cf7l85_reg/D (SDFFSQ_X1_A7TULL)    0.740    0.012 *   18.375 f
  data arrival time                                                                    18.375

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Cf7l85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -0.776     21.024
  data required time                                                                   21.024
  ----------------------------------------------------------------------------------------------
  data required time                                                                   21.024
  data arrival time                                                                   -18.375
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.650


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Vnnl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg/CK (SDFFR_X4_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg/QN (SDFFR_X4_A7TULL)    0.159    0.453    2.453 f
  u_cortexm0integration/u_cortexm0/u_logic/n8158 (net)     3    0.020        0.000      2.453 f
  u_cortexm0integration/u_cortexm0/u_logic/U573/A (INV_X5_A7TULL)    0.159    0.000 *    2.454 f
  u_cortexm0integration/u_cortexm0/u_logic/U573/Y (INV_X5_A7TULL)    0.633    0.428     2.882 r
  u_cortexm0integration/u_cortexm0/u_logic/n1489 (net)    33    0.150        0.000      2.882 r
  u_cortexm0integration/u_cortexm0/u_logic/U449/AN (NOR2B_X2_A7TULL)    0.633    0.001 *    2.883 r
  u_cortexm0integration/u_cortexm0/u_logic/U449/Y (NOR2B_X2_A7TULL)    1.006    0.839    3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/n6054 (net)     9    0.046        0.000      3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/B (NAND3_X2_A7TULL)    1.006    0.001 *    3.722 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.370    0.370    4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3    0.012        0.000      4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X4_A7TULL)    0.370    0.000 *    4.092 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X4_A7TULL)    0.191    0.377    4.469 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3    0.020        0.000      4.469 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.191    0.000 *    4.470 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.315    0.249    4.718 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3    0.022        0.000      4.718 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X3_A7TULL)    0.315    0.000 *    4.719 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X3_A7TULL)    0.215    0.221    4.940 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)     2    0.044        0.000      4.940 f
  u_cortexm0integration/u_cortexm0/u_logic/U992/A (BUF_X32_A7TULL)    0.215    0.002 *    4.942 f
  u_cortexm0integration/u_cortexm0/u_logic/U992/Y (BUF_X32_A7TULL)    0.151    0.301    5.243 f
  u_cortexm0integration/u_cortexm0/u_logic/n3482 (net)    24    0.303        0.000      5.243 f
  u_cortexm0integration/u_cortexm0/u_logic/U4241/B (NOR2B_X4_A7TULL)    0.151    0.001 *    5.244 f
  u_cortexm0integration/u_cortexm0/u_logic/U4241/Y (NOR2B_X4_A7TULL)    1.389    0.892    6.136 r
  u_cortexm0integration/u_cortexm0/u_logic/n2766 (net)    17    0.133        0.000      6.136 r
  u_cortexm0integration/u_cortexm0/u_logic/U1114/A (BUF_X3_A7TULL)    1.389    0.007 *    6.143 r
  u_cortexm0integration/u_cortexm0/u_logic/U1114/Y (BUF_X3_A7TULL)    0.654    0.727    6.870 r
  u_cortexm0integration/u_cortexm0/u_logic/n4354 (net)    20    0.092        0.000      6.870 r
  u_cortexm0integration/u_cortexm0/u_logic/U4247/B (NAND2_X1_A7TULL)    0.654    0.002 *    6.872 r
  u_cortexm0integration/u_cortexm0/u_logic/U4247/Y (NAND2_X1_A7TULL)    0.385    0.377    7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/n2809 (net)     4    0.014        0.000      7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/U4277/A (INV_X1_A7TULL)    0.385    0.000 *    7.249 f
  u_cortexm0integration/u_cortexm0/u_logic/U4277/Y (INV_X1_A7TULL)    0.182    0.197    7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/n2783 (net)     1    0.005        0.000      7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/U4281/A1 (AOI21_X2_A7TULL)    0.182    0.000 *    7.446 r
  u_cortexm0integration/u_cortexm0/u_logic/U4281/Y (AOI21_X2_A7TULL)    0.183    0.186    7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/n2837 (net)     2    0.012        0.000      7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/U4354/A0 (OAI21_X4_A7TULL)    0.183    0.000 *    7.631 f
  u_cortexm0integration/u_cortexm0/u_logic/U4354/Y (OAI21_X4_A7TULL)    0.265    0.246    7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/n3578 (net)     2    0.012        0.000      7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/U4355/A (INV_X1_A7TULL)    0.265    0.000 *    7.877 r
  u_cortexm0integration/u_cortexm0/u_logic/U4355/Y (INV_X1_A7TULL)    0.277    0.259    8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/n3646 (net)     5    0.022        0.000      8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/U4362/A (XOR2_X2_A7TULL)    0.277    0.000 *    8.136 f
  u_cortexm0integration/u_cortexm0/u_logic/U4362/Y (XOR2_X2_A7TULL)    0.201    0.322    8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/n2842 (net)     1    0.005        0.000      8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/U4363/A (INV_X1_A7TULL)    0.201    0.000 *    8.458 f
  u_cortexm0integration/u_cortexm0/u_logic/U4363/Y (INV_X1_A7TULL)    0.599    0.423    8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/n4469 (net)     8    0.040        0.000      8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/U5304/A0 (OAI21_X1_A7TULL)    0.599    0.000 *    8.881 r
  u_cortexm0integration/u_cortexm0/u_logic/U5304/Y (OAI21_X1_A7TULL)    0.317    0.296    9.177 f
  u_cortexm0integration/u_cortexm0/u_logic/n3606 (net)     1    0.007        0.000      9.177 f
  u_cortexm0integration/u_cortexm0/u_logic/U5305/A (XOR2_X1_A7TULL)    0.317    0.000 *    9.178 f
  u_cortexm0integration/u_cortexm0/u_logic/U5305/Y (XOR2_X1_A7TULL)    0.545    0.340    9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/n3681 (net)     1    0.008        0.000      9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/U5379/B (ADDF_X1_A7TULL)    0.545    0.000 *    9.517 r
  u_cortexm0integration/u_cortexm0/u_logic/U5379/S (ADDF_X1_A7TULL)    0.239    1.020   10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/n3709 (net)     1    0.006        0.000     10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/U5403/B (ADDF_X1_A7TULL)    0.239    0.000 *   10.538 f
  u_cortexm0integration/u_cortexm0/u_logic/U5403/CO (ADDF_X1_A7TULL)    0.230    0.895   11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/n3697 (net)     1    0.005        0.000     11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/U5392/B (ADDF_X1_A7TULL)    0.230    0.000 *   11.433 f
  u_cortexm0integration/u_cortexm0/u_logic/U5392/CO (ADDF_X1_A7TULL)    0.238    0.902   12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/n3795 (net)     2    0.006        0.000     12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/U107/B (OR2_X1_A7TULL)    0.238    0.000 *   12.335 f
  u_cortexm0integration/u_cortexm0/u_logic/U107/Y (OR2_X1_A7TULL)    0.214    0.465    12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/n7596 (net)     3    0.012        0.000     12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/U5482/A0 (AOI21_X2_A7TULL)    0.214    0.000 *   12.800 f
  u_cortexm0integration/u_cortexm0/u_logic/U5482/Y (AOI21_X2_A7TULL)    0.277    0.276   13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/n4869 (net)     2    0.007        0.000     13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A0 (OAI21_X1_A7TULL)    0.277    0.000 *   13.076 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.206    0.209   13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1    0.005        0.000     13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.206    0.000 *   13.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.319    0.275   13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2    0.009        0.000     13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.319    0.000 *   13.561 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.170    0.189   13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2    0.009        0.000     13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.170    0.000 *   13.749 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.284    0.266   14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2    0.008        0.000     14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X1_A7TULL)    0.284    0.000 *   14.016 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X1_A7TULL)    0.265    0.255   14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2    0.009        0.000     14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.265    0.000 *   14.271 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.316    0.313   14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2    0.009        0.000     14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.316    0.000 *   14.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.175    0.189   14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2    0.009        0.000     14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.175    0.000 *   14.774 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.326    0.292   15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2    0.010        0.000     15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.326    0.000 *   15.066 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.189    0.194   15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2    0.010        0.000     15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.189    0.000 *   15.260 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.348    0.309   15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2    0.011        0.000     15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.348    0.000 *   15.569 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.210    0.211   15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2    0.012        0.000     15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.210    0.000 *   15.780 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.342    0.312   16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2    0.010        0.000     16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/A0 (OAI21_X2_A7TULL)    0.342    0.000 *   16.092 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/Y (OAI21_X2_A7TULL)    0.218    0.203   16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/n4791 (net)     2    0.010        0.000     16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/A0 (AOI21_X1_A7TULL)    0.218    0.000 *   16.295 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/Y (AOI21_X1_A7TULL)    0.381    0.343   16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/n4787 (net)     2    0.009        0.000     16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/U6282/A (XOR2_X1_A7TULL)    0.381    0.000 *   16.638 r
  u_cortexm0integration/u_cortexm0/u_logic/U6282/Y (XOR2_X1_A7TULL)    0.569    0.415   17.054 f
  u_cortexm0integration/u_cortexm0/u_logic/n5602 (net)     2    0.026        0.000     17.054 f
  u_cortexm0integration/u_cortexm0/u_logic/U6839/B0 (AOI211_X1_A7TULL)    0.569    0.000 *   17.054 f
  u_cortexm0integration/u_cortexm0/u_logic/U6839/Y (AOI211_X1_A7TULL)    0.803    0.661   17.715 r
  u_cortexm0integration/u_cortexm0/u_logic/n5603 (net)     1    0.012        0.000     17.715 r
  u_cortexm0integration/u_cortexm0/u_logic/U6840/B (NAND2_X4_A7TULL)    0.803    0.000 *   17.715 r
  u_cortexm0integration/u_cortexm0/u_logic/U6840/Y (NAND2_X4_A7TULL)    0.740    0.648   18.363 f
  u_cortexm0integration/u_cortexm0/u_logic/P1c775 (net)    16    0.148       0.000     18.363 f
  u_cortexm0integration/u_cortexm0/u_logic/Vnnl85_reg/D (SDFFSQ_X1_A7TULL)    0.740    0.012 *   18.374 f
  data arrival time                                                                    18.374

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Vnnl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                                        -0.776     21.024
  data required time                                                                   21.024
  ----------------------------------------------------------------------------------------------
  data required time                                                                   21.024
  data arrival time                                                                   -18.374
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.650


1
