\hypertarget{group__USART__CR2__Bit__Positions}{}\doxysection{USART\+\_\+\+CR2 Bit Position Definitions}
\label{group__USART__CR2__Bit__Positions}\index{USART\_CR2 Bit Position Definitions@{USART\_CR2 Bit Position Definitions}}


Bit position definitions for USART\+\_\+\+CR2 register.  


Collaboration diagram for USART\+\_\+\+CR2 Bit Position Definitions\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group__USART__CR2__Bit__Positions}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__USART__CR2__Bit__Positions_ga3ee77fac25142271ad56d49685e518b3}{USART\+\_\+\+CR2\+\_\+\+ADD}}~4
\item 
\#define \mbox{\hyperlink{group__USART__CR2__Bit__Positions_ga7f9bc41700717fd93548e0e95b6072ed}{USART\+\_\+\+CR2\+\_\+\+LBDL}}~5
\item 
\#define \mbox{\hyperlink{group__USART__CR2__Bit__Positions_gaa02ef5d22553f028ea48e5d9f08192b4}{USART\+\_\+\+CR2\+\_\+\+LBDIE}}~6
\item 
\#define \mbox{\hyperlink{group__USART__CR2__Bit__Positions_ga4a62e93ae7864e89622bdd92508b615e}{USART\+\_\+\+CR2\+\_\+\+LBCL}}~8
\item 
\#define \mbox{\hyperlink{group__USART__CR2__Bit__Positions_ga362976ce813e58310399d113d2cf09cb}{USART\+\_\+\+CR2\+\_\+\+CPHA}}~9
\item 
\#define \mbox{\hyperlink{group__USART__CR2__Bit__Positions_gafbb4336ac93d94d4e78f9fb7b3a0dc68}{USART\+\_\+\+CR2\+\_\+\+CPOL}}~10
\item 
\#define \mbox{\hyperlink{group__USART__CR2__Bit__Positions_ga42a396cde02ffa0c4d3fd9817b6af853}{USART\+\_\+\+CR2\+\_\+\+CLKEN}}~11
\item 
\#define \mbox{\hyperlink{group__USART__CR2__Bit__Positions_gaf993e483318ebcecffd18649de766dc6}{USART\+\_\+\+CR2\+\_\+\+STOP}}~12
\item 
\#define \mbox{\hyperlink{group__USART__CR2__Bit__Positions_gac8931efa62c29d92f5c0ec5a05f907ef}{USART\+\_\+\+CR2\+\_\+\+LINEN}}~14
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Bit position definitions for USART\+\_\+\+CR2 register. 



\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__USART__CR2__Bit__Positions_ga3ee77fac25142271ad56d49685e518b3}\label{group__USART__CR2__Bit__Positions_ga3ee77fac25142271ad56d49685e518b3}} 
\index{USART\_CR2 Bit Position Definitions@{USART\_CR2 Bit Position Definitions}!USART\_CR2\_ADD@{USART\_CR2\_ADD}}
\index{USART\_CR2\_ADD@{USART\_CR2\_ADD}!USART\_CR2 Bit Position Definitions@{USART\_CR2 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{USART\_CR2\_ADD}{USART\_CR2\_ADD}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR2\+\_\+\+ADD~4}

Address of the USART node \mbox{\Hypertarget{group__USART__CR2__Bit__Positions_ga42a396cde02ffa0c4d3fd9817b6af853}\label{group__USART__CR2__Bit__Positions_ga42a396cde02ffa0c4d3fd9817b6af853}} 
\index{USART\_CR2 Bit Position Definitions@{USART\_CR2 Bit Position Definitions}!USART\_CR2\_CLKEN@{USART\_CR2\_CLKEN}}
\index{USART\_CR2\_CLKEN@{USART\_CR2\_CLKEN}!USART\_CR2 Bit Position Definitions@{USART\_CR2 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{USART\_CR2\_CLKEN}{USART\_CR2\_CLKEN}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR2\+\_\+\+CLKEN~11}

Clock Enable \mbox{\Hypertarget{group__USART__CR2__Bit__Positions_ga362976ce813e58310399d113d2cf09cb}\label{group__USART__CR2__Bit__Positions_ga362976ce813e58310399d113d2cf09cb}} 
\index{USART\_CR2 Bit Position Definitions@{USART\_CR2 Bit Position Definitions}!USART\_CR2\_CPHA@{USART\_CR2\_CPHA}}
\index{USART\_CR2\_CPHA@{USART\_CR2\_CPHA}!USART\_CR2 Bit Position Definitions@{USART\_CR2 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{USART\_CR2\_CPHA}{USART\_CR2\_CPHA}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR2\+\_\+\+CPHA~9}

Clock Phase \mbox{\Hypertarget{group__USART__CR2__Bit__Positions_gafbb4336ac93d94d4e78f9fb7b3a0dc68}\label{group__USART__CR2__Bit__Positions_gafbb4336ac93d94d4e78f9fb7b3a0dc68}} 
\index{USART\_CR2 Bit Position Definitions@{USART\_CR2 Bit Position Definitions}!USART\_CR2\_CPOL@{USART\_CR2\_CPOL}}
\index{USART\_CR2\_CPOL@{USART\_CR2\_CPOL}!USART\_CR2 Bit Position Definitions@{USART\_CR2 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{USART\_CR2\_CPOL}{USART\_CR2\_CPOL}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR2\+\_\+\+CPOL~10}

Clock Polarity \mbox{\Hypertarget{group__USART__CR2__Bit__Positions_ga4a62e93ae7864e89622bdd92508b615e}\label{group__USART__CR2__Bit__Positions_ga4a62e93ae7864e89622bdd92508b615e}} 
\index{USART\_CR2 Bit Position Definitions@{USART\_CR2 Bit Position Definitions}!USART\_CR2\_LBCL@{USART\_CR2\_LBCL}}
\index{USART\_CR2\_LBCL@{USART\_CR2\_LBCL}!USART\_CR2 Bit Position Definitions@{USART\_CR2 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{USART\_CR2\_LBCL}{USART\_CR2\_LBCL}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR2\+\_\+\+LBCL~8}

Last Bit Clock pulse \mbox{\Hypertarget{group__USART__CR2__Bit__Positions_gaa02ef5d22553f028ea48e5d9f08192b4}\label{group__USART__CR2__Bit__Positions_gaa02ef5d22553f028ea48e5d9f08192b4}} 
\index{USART\_CR2 Bit Position Definitions@{USART\_CR2 Bit Position Definitions}!USART\_CR2\_LBDIE@{USART\_CR2\_LBDIE}}
\index{USART\_CR2\_LBDIE@{USART\_CR2\_LBDIE}!USART\_CR2 Bit Position Definitions@{USART\_CR2 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{USART\_CR2\_LBDIE}{USART\_CR2\_LBDIE}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR2\+\_\+\+LBDIE~6}

LIN Break Detection Interrupt Enable \mbox{\Hypertarget{group__USART__CR2__Bit__Positions_ga7f9bc41700717fd93548e0e95b6072ed}\label{group__USART__CR2__Bit__Positions_ga7f9bc41700717fd93548e0e95b6072ed}} 
\index{USART\_CR2 Bit Position Definitions@{USART\_CR2 Bit Position Definitions}!USART\_CR2\_LBDL@{USART\_CR2\_LBDL}}
\index{USART\_CR2\_LBDL@{USART\_CR2\_LBDL}!USART\_CR2 Bit Position Definitions@{USART\_CR2 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{USART\_CR2\_LBDL}{USART\_CR2\_LBDL}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR2\+\_\+\+LBDL~5}

LIN Break Detection Length \mbox{\Hypertarget{group__USART__CR2__Bit__Positions_gac8931efa62c29d92f5c0ec5a05f907ef}\label{group__USART__CR2__Bit__Positions_gac8931efa62c29d92f5c0ec5a05f907ef}} 
\index{USART\_CR2 Bit Position Definitions@{USART\_CR2 Bit Position Definitions}!USART\_CR2\_LINEN@{USART\_CR2\_LINEN}}
\index{USART\_CR2\_LINEN@{USART\_CR2\_LINEN}!USART\_CR2 Bit Position Definitions@{USART\_CR2 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{USART\_CR2\_LINEN}{USART\_CR2\_LINEN}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR2\+\_\+\+LINEN~14}

LIN mode enable \mbox{\Hypertarget{group__USART__CR2__Bit__Positions_gaf993e483318ebcecffd18649de766dc6}\label{group__USART__CR2__Bit__Positions_gaf993e483318ebcecffd18649de766dc6}} 
\index{USART\_CR2 Bit Position Definitions@{USART\_CR2 Bit Position Definitions}!USART\_CR2\_STOP@{USART\_CR2\_STOP}}
\index{USART\_CR2\_STOP@{USART\_CR2\_STOP}!USART\_CR2 Bit Position Definitions@{USART\_CR2 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{USART\_CR2\_STOP}{USART\_CR2\_STOP}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR2\+\_\+\+STOP~12}

STOP\mbox{[}1\+:0\mbox{]}\+: STOP bits 