#! /usr/share/iverilog-0.9.7/bin/vvp
:ivl_version "0.9.7 " "(v0_9_6)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x2716570 .scope module, "tb" "tb" 2 141;
 .timescale 0 0;
v0x273c650_0 .var "I0", 31 0;
v0x273c6d0_0 .var "clk", 0 0;
v0x273c750_0 .var "start", 0 0;
S_0x2714440 .scope module, "test" "MIPS" 2 146, 3 12, S_0x2716570;
 .timescale 0 0;
L_0x273ae50 .functor AND 1, v0x27388e0_0, v0x27367a0_0, C4<1>, C4<1>;
v0x273a690_0 .net "AluCtrl", 2 0, v0x2738410_0; 1 drivers
v0x273a760_0 .net "AluOp", 1 0, v0x2738760_0; 1 drivers
v0x273a830_0 .net "AluSrc", 0 0, v0x2738830_0; 1 drivers
v0x273a900_0 .net "Branch", 0 0, v0x27388e0_0; 1 drivers
v0x273a980_0 .net "DI", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x273aa00_0 .net "Jump", 0 0, v0x2738960_0; 1 drivers
v0x273ab10_0 .net "MemRead", 0 0, v0x2738a10_0; 1 drivers
v0x273abe0_0 .net "MemToReg", 0 0, v0x2738ac0_0; 1 drivers
v0x273ad00_0 .net "MemWrite", 0 0, v0x2738b40_0; 1 drivers
v0x273add0_0 .net "RegDst", 0 0, v0x2738bf0_0; 1 drivers
v0x273aeb0_0 .net "RegWrite", 0 0, v0x2738ca0_0; 1 drivers
v0x273af80_0 .net "Zero", 0 0, v0x27367a0_0; 1 drivers
v0x273b000_0 .net *"_s10", 31 0, L_0x273d140; 1 drivers
v0x273b080_0 .net *"_s14", 29 0, L_0x273d450; 1 drivers
v0x273b180_0 .net *"_s16", 1 0, C4<00>; 1 drivers
v0x273b200_0 .net *"_s21", 3 0, L_0x273db00; 1 drivers
v0x273b100_0 .net *"_s23", 25 0, L_0x273dba0; 1 drivers
v0x273b330_0 .net *"_s24", 29 0, L_0x273dcd0; 1 drivers
v0x273b450_0 .net *"_s26", 31 0, L_0x273dd70; 1 drivers
v0x273b4d0_0 .net *"_s29", 1 0, C4<00>; 1 drivers
v0x273b3b0_0 .net *"_s32", 29 0, L_0x273dec0; 1 drivers
v0x273b600_0 .net *"_s34", 1 0, C4<00>; 1 drivers
v0x273b550_0 .net *"_s40", 26 0, C4<000000000000000000000000000>; 1 drivers
v0x273b740_0 .net *"_s43", 4 0, L_0x273e810; 1 drivers
v0x273b6a0_0 .net *"_s46", 26 0, C4<000000000000000000000000000>; 1 drivers
v0x273b890_0 .net *"_s49", 4 0, L_0x273ebe0; 1 drivers
v0x273b7e0_0 .net *"_s5", 0 0, L_0x273ce80; 1 drivers
v0x273b9f0_0 .net *"_s59", 0 0, L_0x273f460; 1 drivers
v0x273b930_0 .net *"_s6", 15 0, L_0x273cf20; 1 drivers
v0x273bb60_0 .net *"_s60", 15 0, L_0x273f310; 1 drivers
v0x273ba70_0 .net *"_s63", 15 0, L_0x273f6a0; 1 drivers
v0x273bce0_0 .net *"_s9", 15 0, L_0x273d0a0; 1 drivers
v0x273bbe0_0 .net "clk", 0 0, v0x273c6d0_0; 1 drivers
v0x273bc60_0 .net "outAdder4", 31 0, L_0x273cbe0; 1 drivers
v0x273be80_0 .net "outAdderBranch", 31 0, L_0x273cde0; 1 drivers
v0x273bf50_0 .net "outAlu", 31 0, v0x2736600_0; 1 drivers
v0x273bd60_0 .net "outDM", 31 0, L_0x273fea0; 1 drivers
v0x273c100_0 .net "outIM", 31 0, L_0x273de60; 1 drivers
v0x273bfd0_0 .net "outMux1", 31 0, L_0x273d750; 1 drivers
v0x273c050_0 .net "outMux2", 31 0, L_0x273d920; 1 drivers
v0x273c320_0 .net "outMuxAlu", 31 0, L_0x273f3c0; 1 drivers
v0x273c3f0_0 .net "outMuxDM", 31 0, L_0x273ffd0; 1 drivers
v0x273c1d0_0 .net "outMuxIntrare", 31 0, L_0x273caf0; 1 drivers
v0x273c5d0_0 .net "outMuxWR", 31 0, L_0x273e6e0; 1 drivers
v0x273c470_0 .net "outReadData1", 31 0, L_0x273eb00; 1 drivers
v0x273c540_0 .net "outReadData2", 31 0, L_0x273f040; 1 drivers
v0x273c7d0_0 .net "outReg", 31 0, v0x273a1d0_0; 1 drivers
v0x273c850_0 .net "start", 0 0, v0x273c750_0; 1 drivers
L_0x273ce80 .part L_0x273de60, 15, 1;
LS_0x273cf20_0_0 .concat [ 1 1 1 1], L_0x273ce80, L_0x273ce80, L_0x273ce80, L_0x273ce80;
LS_0x273cf20_0_4 .concat [ 1 1 1 1], L_0x273ce80, L_0x273ce80, L_0x273ce80, L_0x273ce80;
LS_0x273cf20_0_8 .concat [ 1 1 1 1], L_0x273ce80, L_0x273ce80, L_0x273ce80, L_0x273ce80;
LS_0x273cf20_0_12 .concat [ 1 1 1 1], L_0x273ce80, L_0x273ce80, L_0x273ce80, L_0x273ce80;
L_0x273cf20 .concat [ 4 4 4 4], LS_0x273cf20_0_0, LS_0x273cf20_0_4, LS_0x273cf20_0_8, LS_0x273cf20_0_12;
L_0x273d0a0 .part L_0x273de60, 0, 16;
L_0x273d140 .concat [ 16 16 0 0], L_0x273d0a0, L_0x273cf20;
L_0x273d450 .part L_0x273d140, 0, 30;
L_0x273d580 .concat [ 2 30 0 0], C4<00>, L_0x273d450;
L_0x273db00 .part L_0x273cbe0, 28, 4;
L_0x273dba0 .part L_0x273de60, 0, 26;
L_0x273dcd0 .concat [ 26 4 0 0], L_0x273dba0, L_0x273db00;
L_0x273dd70 .concat [ 30 2 0 0], L_0x273dcd0, C4<00>;
L_0x273dec0 .part L_0x273dd70, 0, 30;
L_0x273dff0 .concat [ 2 30 0 0], C4<00>, L_0x273dec0;
L_0x273e520 .part L_0x273de60, 26, 6;
L_0x273e5c0 .part L_0x273de60, 0, 6;
L_0x273e810 .part L_0x273de60, 16, 5;
L_0x273e9c0 .concat [ 5 27 0 0], L_0x273e810, C4<000000000000000000000000000>;
L_0x273ebe0 .part L_0x273de60, 11, 5;
L_0x273ec80 .concat [ 5 27 0 0], L_0x273ebe0, C4<000000000000000000000000000>;
L_0x273f130 .part L_0x273de60, 21, 5;
L_0x273f220 .part L_0x273de60, 16, 5;
L_0x273ee10 .part L_0x273e6e0, 0, 5;
L_0x273f460 .part L_0x273de60, 15, 1;
LS_0x273f310_0_0 .concat [ 1 1 1 1], L_0x273f460, L_0x273f460, L_0x273f460, L_0x273f460;
LS_0x273f310_0_4 .concat [ 1 1 1 1], L_0x273f460, L_0x273f460, L_0x273f460, L_0x273f460;
LS_0x273f310_0_8 .concat [ 1 1 1 1], L_0x273f460, L_0x273f460, L_0x273f460, L_0x273f460;
LS_0x273f310_0_12 .concat [ 1 1 1 1], L_0x273f460, L_0x273f460, L_0x273f460, L_0x273f460;
L_0x273f310 .concat [ 4 4 4 4], LS_0x273f310_0_0, LS_0x273f310_0_4, LS_0x273f310_0_8, LS_0x273f310_0_12;
L_0x273f6a0 .part L_0x273de60, 0, 16;
L_0x273f500 .concat [ 16 16 0 0], L_0x273f6a0, L_0x273f310;
S_0x273a320 .scope module, "muxIntrare" "Mux_2x1" 3 27, 4 1, S_0x2714440;
 .timescale 0 0;
v0x273a410_0 .alias "I0", 31 0, v0x273c050_0;
v0x273a4b0_0 .alias "I1", 31 0, v0x273a980_0;
v0x273a530_0 .alias "out", 31 0, v0x273c1d0_0;
v0x273a5e0_0 .alias "sel", 0 0, v0x273c850_0;
L_0x273caf0 .functor MUXZ 32, L_0x273d920, C4<00000000000000000000000000000000>, v0x273c750_0, C4<>;
S_0x2739f10 .scope module, "re" "Registru" 3 28, 5 1, S_0x2714440;
 .timescale 0 0;
v0x273a040_0 .alias "clk", 0 0, v0x273bbe0_0;
v0x273a130_0 .alias "di", 31 0, v0x273c1d0_0;
v0x273a1d0_0 .var "out", 31 0;
v0x273a2a0_0 .net "pl", 0 0, C4<1>; 1 drivers
E_0x2739b10 .event posedge, v0x2735830_0;
S_0x2739c70 .scope module, "adder4" "Adder" 3 29, 6 1, S_0x2714440;
 .timescale 0 0;
v0x2739d60_0 .alias "I0", 31 0, v0x273c7d0_0;
v0x2739e10_0 .net "I1", 31 0, C4<00000000000000000000000000000100>; 1 drivers
v0x2739e90_0 .alias "out", 31 0, v0x273bc60_0;
L_0x273cbe0 .arith/sum 32, v0x273a1d0_0, C4<00000000000000000000000000000100>;
S_0x27399a0 .scope module, "adderBranch" "Adder" 3 30, 6 1, S_0x2714440;
 .timescale 0 0;
v0x2739a90_0 .alias "I0", 31 0, v0x273bc60_0;
v0x2739b40_0 .net "I1", 31 0, L_0x273d580; 1 drivers
v0x2739bc0_0 .alias "out", 31 0, v0x273be80_0;
L_0x273cde0 .arith/sum 32, L_0x273cbe0, L_0x273d580;
S_0x2739630 .scope module, "muxPC1" "Mux_2x1" 3 31, 4 1, S_0x2714440;
 .timescale 0 0;
v0x2739720_0 .alias "I0", 31 0, v0x273bc60_0;
v0x27397a0_0 .alias "I1", 31 0, v0x273be80_0;
v0x2739840_0 .alias "out", 31 0, v0x273bfd0_0;
v0x27398f0_0 .net "sel", 0 0, L_0x273ae50; 1 drivers
L_0x273d750 .functor MUXZ 32, L_0x273cbe0, L_0x273cde0, L_0x273ae50, C4<>;
S_0x2739290 .scope module, "muxPC2" "Mux_2x1" 3 32, 4 1, S_0x2714440;
 .timescale 0 0;
v0x2739380_0 .alias "I0", 31 0, v0x273bfd0_0;
v0x2739440_0 .net "I1", 31 0, L_0x273dff0; 1 drivers
v0x27394e0_0 .alias "out", 31 0, v0x273c050_0;
v0x2739580_0 .alias "sel", 0 0, v0x273aa00_0;
L_0x273d920 .functor MUXZ 32, L_0x273d750, L_0x273dff0, v0x2738960_0, C4<>;
S_0x2738dd0 .scope module, "im" "InstructionMemory" 3 34, 7 1, S_0x2714440;
 .timescale 0 0;
L_0x273de60 .functor BUFZ 32, L_0x273e180, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2738ec0_0 .net *"_s0", 31 0, L_0x273e180; 1 drivers
v0x2738f40_0 .net *"_s2", 31 0, L_0x273e340; 1 drivers
v0x2738fc0_0 .net *"_s4", 29 0, L_0x273e220; 1 drivers
v0x2739040_0 .net *"_s6", 1 0, C4<00>; 1 drivers
v0x27390f0_0 .alias "instr", 31 0, v0x273c100_0;
v0x2739170 .array "mem", 500 0, 31 0;
v0x27391f0_0 .alias "pc", 31 0, v0x273c7d0_0;
L_0x273e180 .array/port v0x2739170, L_0x273e340;
L_0x273e220 .part v0x273a1d0_0, 2, 30;
L_0x273e340 .concat [ 30 2 0 0], L_0x273e220, C4<00>;
S_0x2738600 .scope module, "ctrl" "Control" 3 36, 8 1, S_0x2714440;
 .timescale 0 0;
v0x2738760_0 .var "AluOp", 1 0;
v0x2738830_0 .var "AluSrc", 0 0;
v0x27388e0_0 .var "Branch", 0 0;
v0x2738960_0 .var "Jump", 0 0;
v0x2738a10_0 .var "MemRead", 0 0;
v0x2738ac0_0 .var "MemToReg", 0 0;
v0x2738b40_0 .var "MemWrite", 0 0;
v0x2738bf0_0 .var "RegDst", 0 0;
v0x2738ca0_0 .var "RegWrite", 0 0;
v0x2738d50_0 .net "instr", 5 0, L_0x273e520; 1 drivers
E_0x27386f0 .event edge, v0x2738d50_0;
S_0x27382b0 .scope module, "aluControl" "AluControl" 3 37, 9 1, S_0x2714440;
 .timescale 0 0;
v0x2738410_0 .var "AluCtrl", 2 0;
v0x27384e0_0 .alias "AluOp", 1 0, v0x273a760_0;
v0x2738560_0 .net "Func", 5 0, L_0x273e5c0; 1 drivers
E_0x27383a0 .event edge, v0x2738560_0, v0x27384e0_0;
S_0x2737f70 .scope module, "muxWR" "Mux_2x1" 3 39, 4 1, S_0x2714440;
 .timescale 0 0;
v0x2738060_0 .net "I0", 31 0, L_0x273e9c0; 1 drivers
v0x27380e0_0 .net "I1", 31 0, L_0x273ec80; 1 drivers
v0x2738160_0 .alias "out", 31 0, v0x273c5d0_0;
v0x2738200_0 .alias "sel", 0 0, v0x273add0_0;
L_0x273e6e0 .functor MUXZ 32, L_0x273e9c0, L_0x273ec80, v0x2738bf0_0, C4<>;
S_0x2736be0 .scope module, "registers" "Registers" 3 40, 10 1, S_0x2714440;
 .timescale 0 0;
L_0x273eb00 .functor BUFZ 32, L_0x273eeb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x273f040 .functor BUFZ 32, L_0x273efa0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2736e10_0 .alias "ReadData1", 31 0, v0x273c470_0;
v0x2736ee0_0 .alias "ReadData2", 31 0, v0x273c540_0;
v0x2736fb0_0 .net "ReadRegister1", 4 0, L_0x273f130; 1 drivers
v0x2737030_0 .net "ReadRegister2", 4 0, L_0x273f220; 1 drivers
v0x27370b0_0 .alias "RegWrite", 0 0, v0x273aeb0_0;
v0x2737150_0 .alias "WriteData", 31 0, v0x273c3f0_0;
v0x27371d0_0 .net "WriteRegister", 4 0, L_0x273ee10; 1 drivers
v0x2737250_0 .net *"_s0", 31 0, L_0x273eeb0; 1 drivers
v0x2737340_0 .net *"_s4", 31 0, L_0x273efa0; 1 drivers
v0x27373e0_0 .alias "clk", 0 0, v0x273bbe0_0;
v0x2737490_0 .var/i "i", 31 0;
v0x2737510 .array "regs", 31 0, 31 0;
v0x2737aa0_0 .var/i "t0", 31 0;
v0x2737b40_0 .var/i "t1", 31 0;
v0x2737c60_0 .var/i "t2", 31 0;
v0x2737d00_0 .var/i "t3", 31 0;
v0x2737bc0_0 .var/i "test", 31 0;
v0x2737e50_0 .var/i "zeroo", 31 0;
v0x2737510_0 .array/port v0x2737510, 0;
v0x2737510_1 .array/port v0x2737510, 1;
v0x2737510_2 .array/port v0x2737510, 2;
v0x2737510_3 .array/port v0x2737510, 3;
E_0x2736cd0/0 .event edge, v0x2737510_0, v0x2737510_1, v0x2737510_2, v0x2737510_3;
v0x2737510_4 .array/port v0x2737510, 4;
v0x2737510_5 .array/port v0x2737510, 5;
v0x2737510_6 .array/port v0x2737510, 6;
v0x2737510_7 .array/port v0x2737510, 7;
E_0x2736cd0/1 .event edge, v0x2737510_4, v0x2737510_5, v0x2737510_6, v0x2737510_7;
v0x2737510_8 .array/port v0x2737510, 8;
v0x2737510_9 .array/port v0x2737510, 9;
v0x2737510_10 .array/port v0x2737510, 10;
v0x2737510_11 .array/port v0x2737510, 11;
E_0x2736cd0/2 .event edge, v0x2737510_8, v0x2737510_9, v0x2737510_10, v0x2737510_11;
v0x2737510_12 .array/port v0x2737510, 12;
v0x2737510_13 .array/port v0x2737510, 13;
v0x2737510_14 .array/port v0x2737510, 14;
v0x2737510_15 .array/port v0x2737510, 15;
E_0x2736cd0/3 .event edge, v0x2737510_12, v0x2737510_13, v0x2737510_14, v0x2737510_15;
v0x2737510_16 .array/port v0x2737510, 16;
v0x2737510_17 .array/port v0x2737510, 17;
v0x2737510_18 .array/port v0x2737510, 18;
v0x2737510_19 .array/port v0x2737510, 19;
E_0x2736cd0/4 .event edge, v0x2737510_16, v0x2737510_17, v0x2737510_18, v0x2737510_19;
v0x2737510_20 .array/port v0x2737510, 20;
v0x2737510_21 .array/port v0x2737510, 21;
v0x2737510_22 .array/port v0x2737510, 22;
v0x2737510_23 .array/port v0x2737510, 23;
E_0x2736cd0/5 .event edge, v0x2737510_20, v0x2737510_21, v0x2737510_22, v0x2737510_23;
v0x2737510_24 .array/port v0x2737510, 24;
v0x2737510_25 .array/port v0x2737510, 25;
v0x2737510_26 .array/port v0x2737510, 26;
v0x2737510_27 .array/port v0x2737510, 27;
E_0x2736cd0/6 .event edge, v0x2737510_24, v0x2737510_25, v0x2737510_26, v0x2737510_27;
v0x2737510_28 .array/port v0x2737510, 28;
v0x2737510_29 .array/port v0x2737510, 29;
v0x2737510_30 .array/port v0x2737510, 30;
v0x2737510_31 .array/port v0x2737510, 31;
E_0x2736cd0/7 .event edge, v0x2737510_28, v0x2737510_29, v0x2737510_30, v0x2737510_31;
E_0x2736cd0 .event/or E_0x2736cd0/0, E_0x2736cd0/1, E_0x2736cd0/2, E_0x2736cd0/3, E_0x2736cd0/4, E_0x2736cd0/5, E_0x2736cd0/6, E_0x2736cd0/7;
L_0x273eeb0 .array/port v0x2737510, L_0x273f130;
L_0x273efa0 .array/port v0x2737510, L_0x273f220;
S_0x2736840 .scope module, "muxAlu" "Mux_2x1" 3 42, 4 1, S_0x2714440;
 .timescale 0 0;
v0x2736930_0 .alias "I0", 31 0, v0x273c540_0;
v0x2736a00_0 .net "I1", 31 0, L_0x273f500; 1 drivers
v0x2736a80_0 .alias "out", 31 0, v0x273c320_0;
v0x2736b30_0 .alias "sel", 0 0, v0x273a830_0;
L_0x273f3c0 .functor MUXZ 32, L_0x273f040, L_0x273f500, v0x2738830_0, C4<>;
S_0x2736410 .scope module, "alu" "Alu" 3 43, 11 1, S_0x2714440;
 .timescale 0 0;
v0x2736540_0 .alias "AluCtrl", 2 0, v0x273a690_0;
v0x2736600_0 .var "AluResult", 31 0;
v0x2736680_0 .alias "In0", 31 0, v0x273c470_0;
v0x2736720_0 .alias "In1", 31 0, v0x273c320_0;
v0x27367a0_0 .var "Zero", 0 0;
E_0x2735360 .event edge, v0x2736540_0, v0x2736720_0, v0x2736680_0;
S_0x2734ed0 .scope module, "dm" "DataMem" 3 45, 12 1, S_0x2714440;
 .timescale 0 0;
v0x27350f0_0 .alias "Addr", 31 0, v0x273bf50_0;
v0x27351c0_0 .alias "MemRead", 0 0, v0x273ab10_0;
v0x2735240_0 .alias "MemWrite", 0 0, v0x273ad00_0;
v0x27352e0_0 .alias "ReadData", 31 0, v0x273bd60_0;
v0x27353c0_0 .alias "WriteData", 31 0, v0x273c540_0;
v0x2735440_0 .net *"_s0", 2 0, L_0x273faf0; 1 drivers
v0x2735500_0 .net *"_s3", 1 0, C4<00>; 1 drivers
v0x27355a0_0 .net *"_s4", 2 0, C4<001>; 1 drivers
v0x2735690_0 .net *"_s6", 0 0, L_0x273fc80; 1 drivers
v0x2735730_0 .net *"_s8", 31 0, L_0x273fd70; 1 drivers
v0x2735830_0 .alias "clk", 0 0, v0x273bbe0_0;
v0x27358d0_0 .var/i "i", 31 0;
v0x27359e0_0 .var/i "l0", 31 0;
v0x2735a80_0 .var/i "l1", 31 0;
v0x2735ba0_0 .var/i "l2", 31 0;
v0x2735c40_0 .var/i "l3", 31 0;
v0x2735b00_0 .var/i "l4", 31 0;
v0x2735d90_0 .var/i "l5", 31 0;
v0x2735eb0_0 .var/i "l6", 31 0;
v0x2735f30_0 .var/i "l7", 31 0;
v0x2735e10_0 .var/i "l8", 31 0;
v0x2736060_0 .var/i "l9", 31 0;
v0x2735fb0 .array "mem", 15 0, 31 0;
v0x2735fb0_0 .array/port v0x2735fb0, 0;
v0x2735fb0_1 .array/port v0x2735fb0, 1;
v0x2735fb0_2 .array/port v0x2735fb0, 2;
v0x2735fb0_3 .array/port v0x2735fb0, 3;
E_0x2734fc0/0 .event edge, v0x2735fb0_0, v0x2735fb0_1, v0x2735fb0_2, v0x2735fb0_3;
v0x2735fb0_4 .array/port v0x2735fb0, 4;
v0x2735fb0_5 .array/port v0x2735fb0, 5;
v0x2735fb0_6 .array/port v0x2735fb0, 6;
v0x2735fb0_7 .array/port v0x2735fb0, 7;
E_0x2734fc0/1 .event edge, v0x2735fb0_4, v0x2735fb0_5, v0x2735fb0_6, v0x2735fb0_7;
v0x2735fb0_8 .array/port v0x2735fb0, 8;
v0x2735fb0_9 .array/port v0x2735fb0, 9;
v0x2735fb0_10 .array/port v0x2735fb0, 10;
v0x2735fb0_11 .array/port v0x2735fb0, 11;
E_0x2734fc0/2 .event edge, v0x2735fb0_8, v0x2735fb0_9, v0x2735fb0_10, v0x2735fb0_11;
v0x2735fb0_12 .array/port v0x2735fb0, 12;
v0x2735fb0_13 .array/port v0x2735fb0, 13;
v0x2735fb0_14 .array/port v0x2735fb0, 14;
v0x2735fb0_15 .array/port v0x2735fb0, 15;
E_0x2734fc0/3 .event edge, v0x2735fb0_12, v0x2735fb0_13, v0x2735fb0_14, v0x2735fb0_15;
E_0x2734fc0 .event/or E_0x2734fc0/0, E_0x2734fc0/1, E_0x2734fc0/2, E_0x2734fc0/3;
E_0x27350a0 .event negedge, v0x2735830_0;
L_0x273faf0 .concat [ 1 2 0 0], v0x2738a10_0, C4<00>;
L_0x273fc80 .cmp/eq 3, L_0x273faf0, C4<001>;
L_0x273fd70 .array/port v0x2735fb0, v0x2736600_0;
L_0x273fea0 .functor MUXZ 32, L_0x273fea0, L_0x273fd70, L_0x273fc80, C4<>;
S_0x27128f0 .scope module, "muxDM" "Mux_2x1" 3 46, 4 1, S_0x2714440;
 .timescale 0 0;
v0x2707770_0 .alias "I0", 31 0, v0x273bf50_0;
v0x2734ce0_0 .alias "I1", 31 0, v0x273bd60_0;
v0x2734d80_0 .alias "out", 31 0, v0x273c3f0_0;
v0x2734e20_0 .alias "sel", 0 0, v0x273abe0_0;
L_0x273ffd0 .functor MUXZ 32, v0x2736600_0, L_0x273fea0, v0x2738ac0_0, C4<>;
    .scope S_0x2739f10;
T_0 ;
    %wait E_0x2739b10;
    %load/v 8, v0x273a130_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x273a1d0_0, 0, 8;
    %jmp T_0;
    .thread T_0;
    .scope S_0x2738dd0;
T_1 ;
    %vpi_call 7 4 "$readmemh", "instructiuni.txt", v0x2739170;
    %end;
    .thread T_1;
    .scope S_0x2738600;
T_2 ;
    %wait E_0x27386f0;
    %load/v 8, v0x2738d50_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_2.0, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_2.1, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_2.2, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_2.3, 6;
    %cmpi/u 8, 8, 6;
    %jmp/1 T_2.4, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.0 ;
    %movi 8, 776, 10;
    %set/v v0x2738a10_0, 8, 1;
    %set/v v0x2738960_0, 9, 1;
    %set/v v0x2738760_0, 10, 2;
    %set/v v0x2738ac0_0, 12, 1;
    %set/v v0x2738b40_0, 13, 1;
    %set/v v0x27388e0_0, 14, 1;
    %set/v v0x2738830_0, 15, 1;
    %set/v v0x2738bf0_0, 16, 1;
    %set/v v0x2738ca0_0, 17, 1;
    %jmp T_2.6;
T_2.1 ;
    %movi 8, 657, 10;
    %set/v v0x2738a10_0, 8, 1;
    %set/v v0x2738960_0, 9, 1;
    %set/v v0x2738760_0, 10, 2;
    %set/v v0x2738ac0_0, 12, 1;
    %set/v v0x2738b40_0, 13, 1;
    %set/v v0x27388e0_0, 14, 1;
    %set/v v0x2738830_0, 15, 1;
    %set/v v0x2738bf0_0, 16, 1;
    %set/v v0x2738ca0_0, 17, 1;
    %jmp T_2.6;
T_2.2 ;
    %movi 8, 160, 10;
    %set/v v0x2738a10_0, 8, 1;
    %set/v v0x2738960_0, 9, 1;
    %set/v v0x2738760_0, 10, 2;
    %set/v v0x2738ac0_0, 12, 1;
    %set/v v0x2738b40_0, 13, 1;
    %set/v v0x27388e0_0, 14, 1;
    %set/v v0x2738830_0, 15, 1;
    %set/v v0x2738bf0_0, 16, 1;
    %set/v v0x2738ca0_0, 17, 1;
    %jmp T_2.6;
T_2.3 ;
    %movi 8, 68, 10;
    %set/v v0x2738a10_0, 8, 1;
    %set/v v0x2738960_0, 9, 1;
    %set/v v0x2738760_0, 10, 2;
    %set/v v0x2738ac0_0, 12, 1;
    %set/v v0x2738b40_0, 13, 1;
    %set/v v0x27388e0_0, 14, 1;
    %set/v v0x2738830_0, 15, 1;
    %set/v v0x2738bf0_0, 16, 1;
    %set/v v0x2738ca0_0, 17, 1;
    %jmp T_2.6;
T_2.4 ;
    %movi 8, 640, 10;
    %set/v v0x2738a10_0, 8, 1;
    %set/v v0x2738960_0, 9, 1;
    %set/v v0x2738760_0, 10, 2;
    %set/v v0x2738ac0_0, 12, 1;
    %set/v v0x2738b40_0, 13, 1;
    %set/v v0x27388e0_0, 14, 1;
    %set/v v0x2738830_0, 15, 1;
    %set/v v0x2738bf0_0, 16, 1;
    %set/v v0x2738ca0_0, 17, 1;
    %jmp T_2.6;
T_2.5 ;
    %movi 8, 2, 10;
    %set/v v0x2738a10_0, 8, 1;
    %set/v v0x2738960_0, 9, 1;
    %set/v v0x2738760_0, 10, 2;
    %set/v v0x2738ac0_0, 12, 1;
    %set/v v0x2738b40_0, 13, 1;
    %set/v v0x27388e0_0, 14, 1;
    %set/v v0x2738830_0, 15, 1;
    %set/v v0x2738bf0_0, 16, 1;
    %set/v v0x2738ca0_0, 17, 1;
    %jmp T_2.6;
T_2.6 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x27382b0;
T_3 ;
    %wait E_0x27383a0;
    %load/v 8, v0x2738560_0, 6;
    %load/v 14, v0x27384e0_0, 2;
    %mov 16, 2, 6;
    %movi 22, 0, 2;
    %cmp/x 8, 16, 8;
    %jmp/1 T_3.0, 4;
    %movi 24, 32, 6;
    %mov 30, 2, 1;
    %movi 31, 1, 1;
    %cmp/x 8, 24, 8;
    %jmp/1 T_3.1, 4;
    %movi 32, 34, 6;
    %mov 38, 2, 1;
    %movi 39, 1, 1;
    %cmp/x 8, 32, 8;
    %jmp/1 T_3.2, 4;
    %movi 40, 36, 6;
    %mov 46, 2, 1;
    %movi 47, 1, 1;
    %cmp/x 8, 40, 8;
    %jmp/1 T_3.3, 4;
    %movi 48, 37, 6;
    %mov 54, 2, 1;
    %movi 55, 1, 1;
    %cmp/x 8, 48, 8;
    %jmp/1 T_3.4, 4;
    %movi 56, 38, 6;
    %mov 62, 2, 1;
    %movi 63, 1, 1;
    %cmp/x 8, 56, 8;
    %jmp/1 T_3.5, 4;
    %movi 64, 42, 6;
    %mov 70, 2, 1;
    %movi 71, 1, 1;
    %cmp/x 8, 64, 8;
    %jmp/1 T_3.6, 4;
    %mov 72, 2, 6;
    %movi 78, 1, 1;
    %mov 79, 2, 1;
    %cmp/x 8, 72, 8;
    %jmp/1 T_3.7, 4;
    %jmp T_3.8;
T_3.0 ;
    %movi 8, 2, 3;
    %set/v v0x2738410_0, 8, 3;
    %jmp T_3.8;
T_3.1 ;
    %movi 8, 2, 3;
    %set/v v0x2738410_0, 8, 3;
    %jmp T_3.8;
T_3.2 ;
    %movi 8, 6, 3;
    %set/v v0x2738410_0, 8, 3;
    %jmp T_3.8;
T_3.3 ;
    %set/v v0x2738410_0, 0, 3;
    %jmp T_3.8;
T_3.4 ;
    %movi 8, 1, 3;
    %set/v v0x2738410_0, 8, 3;
    %jmp T_3.8;
T_3.5 ;
    %movi 8, 3, 3;
    %set/v v0x2738410_0, 8, 3;
    %jmp T_3.8;
T_3.6 ;
    %set/v v0x2738410_0, 1, 3;
    %jmp T_3.8;
T_3.7 ;
    %movi 8, 6, 3;
    %set/v v0x2738410_0, 8, 3;
    %jmp T_3.8;
T_3.8 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x2736be0;
T_4 ;
    %set/v v0x2737490_0, 0, 32;
T_4.0 ;
    %load/v 8, v0x2737490_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_4.1, 5;
    %ix/getv/s 3, v0x2737490_0;
   %jmp/1 t_0, 4;
   %ix/load 1, 0, 0;
   %set/av v0x2737510, 0, 32;
t_0 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x2737490_0, 32;
    %set/v v0x2737490_0, 8, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x2736be0;
T_5 ;
    %wait E_0x27350a0;
    %load/v 8, v0x2737150_0, 32;
    %set/v v0x2737bc0_0, 8, 32;
    %load/v 8, v0x27370b0_0, 1;
    %jmp/0xz  T_5.0, 8;
    %load/v 8, v0x2737150_0, 32;
    %ix/getv 3, v0x27371d0_0;
    %jmp/1 t_1, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2737510, 0, 8;
t_1 ;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x2736be0;
T_6 ;
    %wait E_0x2736cd0;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2737510, 32;
    %set/v v0x2737e50_0, 8, 32;
    %ix/load 3, 8, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2737510, 32;
    %set/v v0x2737aa0_0, 8, 32;
    %ix/load 3, 9, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2737510, 32;
    %set/v v0x2737b40_0, 8, 32;
    %ix/load 3, 10, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2737510, 32;
    %set/v v0x2737c60_0, 8, 32;
    %ix/load 3, 11, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2737510, 32;
    %set/v v0x2737d00_0, 8, 32;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x2736410;
T_7 ;
    %wait E_0x2735360;
    %load/v 8, v0x2736540_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_7.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_7.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_7.2, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_7.3, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_7.4, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_7.5, 6;
    %jmp T_7.6;
T_7.0 ;
    %load/v 8, v0x2736680_0, 32;
    %load/v 40, v0x2736720_0, 32;
    %and 8, 40, 32;
    %set/v v0x2736600_0, 8, 32;
    %jmp T_7.6;
T_7.1 ;
    %load/v 8, v0x2736680_0, 32;
    %load/v 40, v0x2736720_0, 32;
    %or 8, 40, 32;
    %set/v v0x2736600_0, 8, 32;
    %jmp T_7.6;
T_7.2 ;
    %load/v 8, v0x2736680_0, 32;
    %load/v 40, v0x2736720_0, 32;
    %add 8, 40, 32;
    %set/v v0x2736600_0, 8, 32;
    %jmp T_7.6;
T_7.3 ;
    %load/v 8, v0x2736680_0, 32;
    %load/v 40, v0x2736720_0, 32;
    %xor 8, 40, 32;
    %set/v v0x2736600_0, 8, 32;
    %jmp T_7.6;
T_7.4 ;
    %load/v 8, v0x2736680_0, 32;
    %load/v 40, v0x2736720_0, 32;
    %sub 8, 40, 32;
    %set/v v0x2736600_0, 8, 32;
    %jmp T_7.6;
T_7.5 ;
    %load/v 40, v0x2736680_0, 32;
    %load/v 72, v0x2736720_0, 32;
    %cmp/u 40, 72, 32;
    %mov 40, 5, 1;
    %mov 8, 40, 1;
    %mov 9, 0, 31;
    %set/v v0x2736600_0, 8, 32;
    %jmp T_7.6;
T_7.6 ;
    %load/v 8, v0x2736600_0, 32;
    %cmpi/u 8, 0, 32;
    %mov 8, 4, 1;
    %set/v v0x27367a0_0, 8, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x2734ed0;
T_8 ;
    %set/v v0x27358d0_0, 0, 32;
T_8.0 ;
    %load/v 8, v0x27358d0_0, 32;
   %cmpi/s 8, 16, 32;
    %jmp/0xz T_8.1, 5;
    %ix/getv/s 3, v0x27358d0_0;
   %jmp/1 t_2, 4;
   %ix/load 1, 0, 0;
   %set/av v0x2735fb0, 0, 32;
t_2 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x27358d0_0, 32;
    %set/v v0x27358d0_0, 8, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x2734ed0;
T_9 ;
    %wait E_0x27350a0;
    %load/v 8, v0x2735240_0, 1;
    %jmp/0xz  T_9.0, 8;
    %load/v 8, v0x27353c0_0, 32;
    %ix/getv 3, v0x27350f0_0;
    %jmp/1 t_3, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2735fb0, 0, 8;
t_3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x2734ed0;
T_10 ;
    %wait E_0x2734fc0;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2735fb0, 32;
    %set/v v0x27359e0_0, 8, 32;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2735fb0, 32;
    %set/v v0x2735a80_0, 8, 32;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2735fb0, 32;
    %set/v v0x2735ba0_0, 8, 32;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2735fb0, 32;
    %set/v v0x2735c40_0, 8, 32;
    %ix/load 3, 4, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2735fb0, 32;
    %set/v v0x2735b00_0, 8, 32;
    %ix/load 3, 5, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2735fb0, 32;
    %set/v v0x2735d90_0, 8, 32;
    %ix/load 3, 6, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2735fb0, 32;
    %set/v v0x2735eb0_0, 8, 32;
    %ix/load 3, 7, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2735fb0, 32;
    %set/v v0x2735f30_0, 8, 32;
    %ix/load 3, 8, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2735fb0, 32;
    %set/v v0x2735e10_0, 8, 32;
    %ix/load 3, 9, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2735fb0, 32;
    %set/v v0x2736060_0, 8, 32;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x2716570;
T_11 ;
    %movi 8, 25, 32;
    %set/v v0x273c650_0, 8, 32;
    %set/v v0x273c6d0_0, 0, 1;
    %set/v v0x273c750_0, 1, 1;
    %end;
    .thread T_11;
    .scope S_0x2716570;
T_12 ;
T_12.0 ;
    %delay 10, 0;
    %load/v 8, v0x273c6d0_0, 1;
    %inv 8, 1;
    %set/v v0x273c6d0_0, 8, 1;
    %jmp T_12.0;
    %end;
    .thread T_12;
    .scope S_0x2716570;
T_13 ;
    %vpi_call 2 159 "$dumpfile", "dump.vcd";
    %vpi_call 2 160 "$dumpvars";
    %delay 20, 0;
    %set/v v0x273c750_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 162 "$finish";
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "testbench.sv";
    "design.sv";
    "./Mux_2x1.sv";
    "./Registru.sv";
    "./Adder.sv";
    "./InstructionMemory.sv";
    "./Control.sv";
    "./AluControl.sv";
    "./Registers";
    "./Alu.sv";
    "./DataMem.sv";
