## Hi there ðŸ‘‹

Iâ€™m an electronics and computer engineering student working on RISC-V processor design and system-level architecture.

- ðŸ’» Designing Out-of-Order RISC-V cores  
- ðŸ§  Interested in hardware/software co-design

# My Project:
- Dual Issue Out Of Order Core: [YTS_SIRADISI_Teknofest2024](https://github.com/YTS-TASARIM/YTS_SIRADISI_Teknofest2024)
- C++ Custome Chess: [CSE-211-Custom-Chess](https://github.com/mhfuzun/CSE-211-Custom-Chess)
- SystemVerilog FIFO: [systemverilog-lifo](https://github.com/mhfuzun/systemverilog-lifo)

<!--
**mhfuzun/mhfuzun** is a âœ¨ _special_ âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.

Here are some ideas to get you started:

- ðŸ”­ Iâ€™m currently working on ...
- ðŸŒ± Iâ€™m currently learning ...
- ðŸ‘¯ Iâ€™m looking to collaborate on ...
- ðŸ¤” Iâ€™m looking for help with ...
- ðŸ’¬ Ask me about ...
- ðŸ“« How to reach me: ...
- ðŸ˜„ Pronouns: ...
- âš¡ Fun fact: ...
-->
