/*
 * Generated by Bluespec Compiler, version 2025.07 (build 282e82e)
 * 
 * On Wed Feb 25 11:31:37 CST 2026
 * 
 */
#include "bluesim_primitives.h"
#include "mkTimerArray.h"


/* Constructor */
MOD_mkTimerArray::MOD_mkTimerArray(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_cmd_q(simHdl, "cmd_q", this, 76u, 2u, (tUInt8)1u, 0u),
    INST_scan_active(simHdl, "scan_active", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_scan_idx(simHdl, "scan_idx", this, 9u, 0u, (tUInt8)0u),
    INST_timeout_q(simHdl, "timeout_q", this, 69u, 2u, (tUInt8)1u, 0u),
    INST_timer_sram(simHdl, "timer_sram", this, 9u, 75u, 0u, 511u),
    PORT_RST_N((tUInt8)1u),
    DEF_cmd_q_first____d4(76u),
    DEF_timer_sram_sub_cmd_q_first_BITS_18_TO_10___d8(75u),
    DEF_timer_sram_sub_scan_idx_0___d21(75u),
    DEF_timer_sram_sub_cmd_q_first_BITS_18_TO_10_BITS__ETC___d9(74u),
    DEF_IF_cmd_q_first_BIT_75_THEN_timer_sram_sub_cmd__ETC___d13(74u),
    DEF_cmd_q_first_BITS_9_TO_0_0_CONCAT_cmd_q_first_B_ETC___d12(74u),
    DEF__1_CONCAT_stop_timer_kid_CONCAT_stop_timer_way__ETC___d38(76u),
    DEF__0_CONCAT_start_timer_kid_CONCAT_start_timer_wa_ETC___d35(76u),
    DEF_NOT_cmd_q_first_BIT_75_CONCAT_IF_cmd_q_first_B_ETC___d14(75u),
    DEF_NOT_timer_sram_sub_scan_idx_0_1_BITS_73_TO_64__ETC___d31(75u),
    DEF_timer_sram_sub_scan_idx_0_1_BITS_63_TO_0_6_CON_ETC___d27(69u),
    DEF_timeout_event_out_get__avValue1(69u)
{
  PORT_timeout_event_out_get.setSize(69u);
  PORT_timeout_event_out_get.clear();
  symbol_count = 9u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkTimerArray::init_symbols_0()
{
  init_symbol(&symbols[0u], "cmd_q", SYM_MODULE, &INST_cmd_q);
  init_symbol(&symbols[1u], "RL_rl_process_cmds", SYM_RULE);
  init_symbol(&symbols[2u], "RL_rl_scan_timers", SYM_RULE);
  init_symbol(&symbols[3u], "scan_active", SYM_MODULE, &INST_scan_active);
  init_symbol(&symbols[4u], "scan_active__h551", SYM_DEF, &DEF_scan_active__h551, 1u);
  init_symbol(&symbols[5u], "scan_idx", SYM_MODULE, &INST_scan_idx);
  init_symbol(&symbols[6u], "timeout_event_out_get", SYM_PORT, &PORT_timeout_event_out_get, 69u);
  init_symbol(&symbols[7u], "timeout_q", SYM_MODULE, &INST_timeout_q);
  init_symbol(&symbols[8u], "timer_sram", SYM_MODULE, &INST_timer_sram);
}


/* Rule actions */

void MOD_mkTimerArray::RL_rl_process_cmds()
{
  tUInt8 DEF_cmd_q_first_BIT_75___d6;
  tUInt32 DEF_x_ticks_left__h529;
  tUInt64 DEF_x_kid__h530;
  tUInt32 DEF_addr__h479;
  DEF_cmd_q_first____d4 = INST_cmd_q.METH_first();
  DEF_addr__h479 = DEF_cmd_q_first____d4.get_bits_in_word32(0u, 10u, 9u);
  DEF_timer_sram_sub_cmd_q_first_BITS_18_TO_10___d8 = INST_timer_sram.METH_sub(DEF_addr__h479);
  wop_primExtractWide(74u,
		      75u,
		      DEF_timer_sram_sub_cmd_q_first_BITS_18_TO_10___d8,
		      32u,
		      73u,
		      32u,
		      0u,
		      DEF_timer_sram_sub_cmd_q_first_BITS_18_TO_10_BITS__ETC___d9);
  DEF_x_kid__h530 = primExtract64(64u, 76u, DEF_cmd_q_first____d4, 32u, 74u, 32u, 11u);
  DEF_x_ticks_left__h529 = DEF_cmd_q_first____d4.get_bits_in_word32(0u, 0u, 10u);
  DEF_cmd_q_first_BIT_75___d6 = DEF_cmd_q_first____d4.get_bits_in_word8(2u, 11u, 1u);
  DEF_cmd_q_first_BITS_9_TO_0_0_CONCAT_cmd_q_first_B_ETC___d12.build_concat(4398046511103llu & ((((tUInt64)(DEF_x_ticks_left__h529)) << 32u) | (tUInt64)((tUInt32)(DEF_x_kid__h530 >> 32u))),
									    32u,
									    42u).set_whole_word((tUInt32)(DEF_x_kid__h530),
												0u);
  DEF_IF_cmd_q_first_BIT_75_THEN_timer_sram_sub_cmd__ETC___d13 = DEF_cmd_q_first_BIT_75___d6 ? DEF_timer_sram_sub_cmd_q_first_BITS_18_TO_10_BITS__ETC___d9 : DEF_cmd_q_first_BITS_9_TO_0_0_CONCAT_cmd_q_first_B_ETC___d12;
  DEF_NOT_cmd_q_first_BIT_75_CONCAT_IF_cmd_q_first_B_ETC___d14.set_bits_in_word(2047u & ((((tUInt32)(!DEF_cmd_q_first_BIT_75___d6)) << 10u) | DEF_IF_cmd_q_first_BIT_75_THEN_timer_sram_sub_cmd__ETC___d13.get_bits_in_word32(2u,
																											      0u,
																											      10u)),
										2u,
										0u,
										11u).set_whole_word(DEF_IF_cmd_q_first_BIT_75_THEN_timer_sram_sub_cmd__ETC___d13.get_whole_word(1u),
												    1u).set_whole_word(DEF_IF_cmd_q_first_BIT_75_THEN_timer_sram_sub_cmd__ETC___d13.get_whole_word(0u),
														       0u);
  INST_cmd_q.METH_deq();
  INST_timer_sram.METH_upd(DEF_addr__h479,
			   DEF_NOT_cmd_q_first_BIT_75_CONCAT_IF_cmd_q_first_B_ETC___d14);
}

void MOD_mkTimerArray::RL_rl_scan_timers()
{
  tUInt32 DEF_x__h761;
  tUInt8 DEF_timer_sram_sub_scan_idx_0_1_BIT_74_2_AND_timer_ETC___d25;
  tUInt8 DEF_scan_idx_0_EQ_511___d32;
  tUInt8 DEF_timer_sram_sub_scan_idx_0_1_BITS_73_TO_64_3_ULE_1___d24;
  tUInt32 DEF_x1_avValue_ticks_left__h639;
  tUInt8 DEF_timer_sram_sub_scan_idx_0_1_BIT_74___d22;
  tUInt32 DEF_entry_ticks_left__h567;
  tUInt64 DEF_x_kid__h618;
  tUInt32 DEF_i__h654;
  DEF_i__h654 = INST_scan_idx.METH_read();
  DEF_timer_sram_sub_scan_idx_0___d21 = INST_timer_sram.METH_sub(DEF_i__h654);
  DEF_x_kid__h618 = primExtract64(64u, 75u, DEF_timer_sram_sub_scan_idx_0___d21, 32u, 63u, 32u, 0u);
  DEF_entry_ticks_left__h567 = DEF_timer_sram_sub_scan_idx_0___d21.get_bits_in_word32(2u, 0u, 10u);
  DEF_timer_sram_sub_scan_idx_0_1_BIT_74___d22 = DEF_timer_sram_sub_scan_idx_0___d21.get_bits_in_word8(2u,
												       10u,
												       1u);
  DEF_timer_sram_sub_scan_idx_0_1_BITS_73_TO_64_3_ULE_1___d24 = DEF_entry_ticks_left__h567 <= 1u;
  DEF_x1_avValue_ticks_left__h639 = DEF_timer_sram_sub_scan_idx_0_1_BITS_73_TO_64_3_ULE_1___d24 ? DEF_entry_ticks_left__h567 : 1023u & (DEF_entry_ticks_left__h567 - 1u);
  DEF_scan_idx_0_EQ_511___d32 = DEF_i__h654 == 511u;
  DEF_timer_sram_sub_scan_idx_0_1_BIT_74_2_AND_timer_ETC___d25 = DEF_timer_sram_sub_scan_idx_0_1_BIT_74___d22 && DEF_timer_sram_sub_scan_idx_0_1_BITS_73_TO_64_3_ULE_1___d24;
  DEF_x__h761 = 511u & (DEF_i__h654 + 1u);
  DEF_NOT_timer_sram_sub_scan_idx_0_1_BITS_73_TO_64__ETC___d31.build_concat(8796093022207llu & (((((tUInt64)(!DEF_timer_sram_sub_scan_idx_0_1_BITS_73_TO_64_3_ULE_1___d24)) << 42u) | (((tUInt64)(DEF_x1_avValue_ticks_left__h639)) << 32u)) | (tUInt64)((tUInt32)(DEF_x_kid__h618 >> 32u))),
									    32u,
									    43u).set_whole_word((tUInt32)(DEF_x_kid__h618),
												0u);
  DEF_timer_sram_sub_scan_idx_0_1_BITS_63_TO_0_6_CON_ETC___d27.set_bits_in_word((tUInt8)(DEF_x_kid__h618 >> 59u),
										2u,
										0u,
										5u).set_whole_word((tUInt32)(DEF_x_kid__h618 >> 27u),
												   1u).set_whole_word((((tUInt32)(134217727u & DEF_x_kid__h618)) << 5u) | (tUInt32)((tUInt8)24u),
														      0u);
  if (DEF_timer_sram_sub_scan_idx_0_1_BIT_74_2_AND_timer_ETC___d25)
    INST_timeout_q.METH_enq(DEF_timer_sram_sub_scan_idx_0_1_BITS_63_TO_0_6_CON_ETC___d27);
  if (DEF_timer_sram_sub_scan_idx_0_1_BIT_74___d22)
    INST_timer_sram.METH_upd(DEF_i__h654, DEF_NOT_timer_sram_sub_scan_idx_0_1_BITS_73_TO_64__ETC___d31);
  if (DEF_scan_idx_0_EQ_511___d32)
    INST_scan_active.METH_write((tUInt8)0u);
  INST_scan_idx.METH_write(DEF_x__h761);
}


/* Methods */

void MOD_mkTimerArray::METH_start_timer(tUInt64 ARG_start_timer_kid,
					tUInt8 ARG_start_timer_way_idx,
					tUInt32 ARG_start_timer_timeout_ms)
{
  DEF__0_CONCAT_start_timer_kid_CONCAT_start_timer_wa_ETC___d35.set_bits_in_word(4095u & ((((tUInt32)((tUInt8)0u)) << 11u) | (tUInt32)(ARG_start_timer_kid >> 53u)),
										 2u,
										 0u,
										 12u).set_whole_word((tUInt32)(ARG_start_timer_kid >> 21u),
												     1u).set_whole_word(((((tUInt32)(2097151u & ARG_start_timer_kid)) << 11u) | (((tUInt32)(ARG_start_timer_way_idx)) << 10u)) | ARG_start_timer_timeout_ms,
															0u);
  INST_cmd_q.METH_enq(DEF__0_CONCAT_start_timer_kid_CONCAT_start_timer_wa_ETC___d35);
}

tUInt8 MOD_mkTimerArray::METH_RDY_start_timer()
{
  tUInt8 DEF_CAN_FIRE_start_timer;
  tUInt8 PORT_RDY_start_timer;
  DEF_cmd_q_i_notFull____d36 = INST_cmd_q.METH_i_notFull();
  DEF_CAN_FIRE_start_timer = DEF_cmd_q_i_notFull____d36;
  PORT_RDY_start_timer = DEF_CAN_FIRE_start_timer;
  return PORT_RDY_start_timer;
}

void MOD_mkTimerArray::METH_stop_timer(tUInt64 ARG_stop_timer_kid, tUInt8 ARG_stop_timer_way_idx)
{
  DEF__1_CONCAT_stop_timer_kid_CONCAT_stop_timer_way__ETC___d38.set_bits_in_word(4095u & ((((tUInt32)((tUInt8)1u)) << 11u) | (tUInt32)(ARG_stop_timer_kid >> 53u)),
										 2u,
										 0u,
										 12u).set_whole_word((tUInt32)(ARG_stop_timer_kid >> 21u),
												     1u).set_whole_word((((tUInt32)(2097151u & ARG_stop_timer_kid)) << 11u) | (((tUInt32)(ARG_stop_timer_way_idx)) << 10u),
															0u);
  INST_cmd_q.METH_enq(DEF__1_CONCAT_stop_timer_kid_CONCAT_stop_timer_way__ETC___d38);
}

tUInt8 MOD_mkTimerArray::METH_RDY_stop_timer()
{
  tUInt8 DEF_CAN_FIRE_stop_timer;
  tUInt8 PORT_RDY_stop_timer;
  DEF_cmd_q_i_notFull____d36 = INST_cmd_q.METH_i_notFull();
  DEF_CAN_FIRE_stop_timer = DEF_cmd_q_i_notFull____d36;
  PORT_RDY_stop_timer = DEF_CAN_FIRE_stop_timer;
  return PORT_RDY_stop_timer;
}

void MOD_mkTimerArray::METH_tick_1ms()
{
  INST_scan_active.METH_write((tUInt8)1u);
  INST_scan_idx.METH_write(0u);
}

tUInt8 MOD_mkTimerArray::METH_RDY_tick_1ms()
{
  tUInt8 DEF_CAN_FIRE_tick_1ms;
  tUInt8 PORT_RDY_tick_1ms;
  DEF_scan_active__h551 = INST_scan_active.METH_read();
  DEF_CAN_FIRE_tick_1ms = !DEF_scan_active__h551;
  PORT_RDY_tick_1ms = DEF_CAN_FIRE_tick_1ms;
  return PORT_RDY_tick_1ms;
}

tUWide MOD_mkTimerArray::METH_timeout_event_out_get()
{
  DEF_timeout_event_out_get__avValue1 = INST_timeout_q.METH_first();
  PORT_timeout_event_out_get = DEF_timeout_event_out_get__avValue1;
  INST_timeout_q.METH_deq();
  return PORT_timeout_event_out_get;
}

tUInt8 MOD_mkTimerArray::METH_RDY_timeout_event_out_get()
{
  tUInt8 DEF_CAN_FIRE_timeout_event_out_get;
  tUInt8 PORT_RDY_timeout_event_out_get;
  DEF_CAN_FIRE_timeout_event_out_get = INST_timeout_q.METH_i_notEmpty();
  PORT_RDY_timeout_event_out_get = DEF_CAN_FIRE_timeout_event_out_get;
  return PORT_RDY_timeout_event_out_get;
}


/* Reset routines */

void MOD_mkTimerArray::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_timeout_q.reset_RST(ARG_rst_in);
  INST_scan_idx.reset_RST(ARG_rst_in);
  INST_scan_active.reset_RST(ARG_rst_in);
  INST_cmd_q.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkTimerArray::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkTimerArray::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_cmd_q.dump_state(indent + 2u);
  INST_scan_active.dump_state(indent + 2u);
  INST_scan_idx.dump_state(indent + 2u);
  INST_timeout_q.dump_state(indent + 2u);
  INST_timer_sram.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkTimerArray::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 21u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_cmd_q_first_BIT_75_THEN_timer_sram_sub_cmd__ETC___d13", 74u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_cmd_q_first_BIT_75_CONCAT_IF_cmd_q_first_B_ETC___d14", 75u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_timer_sram_sub_scan_idx_0_1_BITS_73_TO_64__ETC___d31", 75u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_start_timer_kid_CONCAT_start_timer_wa_ETC___d35", 76u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_stop_timer_kid_CONCAT_stop_timer_way__ETC___d38", 76u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cmd_q_first_BITS_9_TO_0_0_CONCAT_cmd_q_first_B_ETC___d12", 74u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cmd_q_first____d4", 76u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cmd_q_i_notFull____d36", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "scan_active__h551", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "timeout_event_out_get__avValue1", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "timer_sram_sub_cmd_q_first_BITS_18_TO_10_BITS__ETC___d9", 74u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "timer_sram_sub_cmd_q_first_BITS_18_TO_10___d8", 75u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "timer_sram_sub_scan_idx_0_1_BITS_63_TO_0_6_CON_ETC___d27", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "timer_sram_sub_scan_idx_0___d21", 75u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "timeout_event_out_get", 69u);
  num = INST_cmd_q.dump_VCD_defs(num);
  num = INST_scan_active.dump_VCD_defs(num);
  num = INST_scan_idx.dump_VCD_defs(num);
  num = INST_timeout_q.dump_VCD_defs(num);
  num = INST_timer_sram.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkTimerArray::dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkTimerArray &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_mkTimerArray::vcd_defs(tVCDDumpType dt, MOD_mkTimerArray &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 74u);
    vcd_write_x(sim_hdl, num++, 75u);
    vcd_write_x(sim_hdl, num++, 75u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 76u);
    vcd_write_x(sim_hdl, num++, 76u);
    vcd_write_x(sim_hdl, num++, 74u);
    vcd_write_x(sim_hdl, num++, 76u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 74u);
    vcd_write_x(sim_hdl, num++, 75u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 75u);
    vcd_write_x(sim_hdl, num++, 69u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_IF_cmd_q_first_BIT_75_THEN_timer_sram_sub_cmd__ETC___d13) != DEF_IF_cmd_q_first_BIT_75_THEN_timer_sram_sub_cmd__ETC___d13)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_cmd_q_first_BIT_75_THEN_timer_sram_sub_cmd__ETC___d13, 74u);
	backing.DEF_IF_cmd_q_first_BIT_75_THEN_timer_sram_sub_cmd__ETC___d13 = DEF_IF_cmd_q_first_BIT_75_THEN_timer_sram_sub_cmd__ETC___d13;
      }
      ++num;
      if ((backing.DEF_NOT_cmd_q_first_BIT_75_CONCAT_IF_cmd_q_first_B_ETC___d14) != DEF_NOT_cmd_q_first_BIT_75_CONCAT_IF_cmd_q_first_B_ETC___d14)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_cmd_q_first_BIT_75_CONCAT_IF_cmd_q_first_B_ETC___d14, 75u);
	backing.DEF_NOT_cmd_q_first_BIT_75_CONCAT_IF_cmd_q_first_B_ETC___d14 = DEF_NOT_cmd_q_first_BIT_75_CONCAT_IF_cmd_q_first_B_ETC___d14;
      }
      ++num;
      if ((backing.DEF_NOT_timer_sram_sub_scan_idx_0_1_BITS_73_TO_64__ETC___d31) != DEF_NOT_timer_sram_sub_scan_idx_0_1_BITS_73_TO_64__ETC___d31)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_timer_sram_sub_scan_idx_0_1_BITS_73_TO_64__ETC___d31, 75u);
	backing.DEF_NOT_timer_sram_sub_scan_idx_0_1_BITS_73_TO_64__ETC___d31 = DEF_NOT_timer_sram_sub_scan_idx_0_1_BITS_73_TO_64__ETC___d31;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_start_timer_kid_CONCAT_start_timer_wa_ETC___d35) != DEF__0_CONCAT_start_timer_kid_CONCAT_start_timer_wa_ETC___d35)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_start_timer_kid_CONCAT_start_timer_wa_ETC___d35, 76u);
	backing.DEF__0_CONCAT_start_timer_kid_CONCAT_start_timer_wa_ETC___d35 = DEF__0_CONCAT_start_timer_kid_CONCAT_start_timer_wa_ETC___d35;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_stop_timer_kid_CONCAT_stop_timer_way__ETC___d38) != DEF__1_CONCAT_stop_timer_kid_CONCAT_stop_timer_way__ETC___d38)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_stop_timer_kid_CONCAT_stop_timer_way__ETC___d38, 76u);
	backing.DEF__1_CONCAT_stop_timer_kid_CONCAT_stop_timer_way__ETC___d38 = DEF__1_CONCAT_stop_timer_kid_CONCAT_stop_timer_way__ETC___d38;
      }
      ++num;
      if ((backing.DEF_cmd_q_first_BITS_9_TO_0_0_CONCAT_cmd_q_first_B_ETC___d12) != DEF_cmd_q_first_BITS_9_TO_0_0_CONCAT_cmd_q_first_B_ETC___d12)
      {
	vcd_write_val(sim_hdl, num, DEF_cmd_q_first_BITS_9_TO_0_0_CONCAT_cmd_q_first_B_ETC___d12, 74u);
	backing.DEF_cmd_q_first_BITS_9_TO_0_0_CONCAT_cmd_q_first_B_ETC___d12 = DEF_cmd_q_first_BITS_9_TO_0_0_CONCAT_cmd_q_first_B_ETC___d12;
      }
      ++num;
      if ((backing.DEF_cmd_q_first____d4) != DEF_cmd_q_first____d4)
      {
	vcd_write_val(sim_hdl, num, DEF_cmd_q_first____d4, 76u);
	backing.DEF_cmd_q_first____d4 = DEF_cmd_q_first____d4;
      }
      ++num;
      if ((backing.DEF_cmd_q_i_notFull____d36) != DEF_cmd_q_i_notFull____d36)
      {
	vcd_write_val(sim_hdl, num, DEF_cmd_q_i_notFull____d36, 1u);
	backing.DEF_cmd_q_i_notFull____d36 = DEF_cmd_q_i_notFull____d36;
      }
      ++num;
      if ((backing.DEF_scan_active__h551) != DEF_scan_active__h551)
      {
	vcd_write_val(sim_hdl, num, DEF_scan_active__h551, 1u);
	backing.DEF_scan_active__h551 = DEF_scan_active__h551;
      }
      ++num;
      if ((backing.DEF_timeout_event_out_get__avValue1) != DEF_timeout_event_out_get__avValue1)
      {
	vcd_write_val(sim_hdl, num, DEF_timeout_event_out_get__avValue1, 69u);
	backing.DEF_timeout_event_out_get__avValue1 = DEF_timeout_event_out_get__avValue1;
      }
      ++num;
      if ((backing.DEF_timer_sram_sub_cmd_q_first_BITS_18_TO_10_BITS__ETC___d9) != DEF_timer_sram_sub_cmd_q_first_BITS_18_TO_10_BITS__ETC___d9)
      {
	vcd_write_val(sim_hdl, num, DEF_timer_sram_sub_cmd_q_first_BITS_18_TO_10_BITS__ETC___d9, 74u);
	backing.DEF_timer_sram_sub_cmd_q_first_BITS_18_TO_10_BITS__ETC___d9 = DEF_timer_sram_sub_cmd_q_first_BITS_18_TO_10_BITS__ETC___d9;
      }
      ++num;
      if ((backing.DEF_timer_sram_sub_cmd_q_first_BITS_18_TO_10___d8) != DEF_timer_sram_sub_cmd_q_first_BITS_18_TO_10___d8)
      {
	vcd_write_val(sim_hdl, num, DEF_timer_sram_sub_cmd_q_first_BITS_18_TO_10___d8, 75u);
	backing.DEF_timer_sram_sub_cmd_q_first_BITS_18_TO_10___d8 = DEF_timer_sram_sub_cmd_q_first_BITS_18_TO_10___d8;
      }
      ++num;
      if ((backing.DEF_timer_sram_sub_scan_idx_0_1_BITS_63_TO_0_6_CON_ETC___d27) != DEF_timer_sram_sub_scan_idx_0_1_BITS_63_TO_0_6_CON_ETC___d27)
      {
	vcd_write_val(sim_hdl, num, DEF_timer_sram_sub_scan_idx_0_1_BITS_63_TO_0_6_CON_ETC___d27, 69u);
	backing.DEF_timer_sram_sub_scan_idx_0_1_BITS_63_TO_0_6_CON_ETC___d27 = DEF_timer_sram_sub_scan_idx_0_1_BITS_63_TO_0_6_CON_ETC___d27;
      }
      ++num;
      if ((backing.DEF_timer_sram_sub_scan_idx_0___d21) != DEF_timer_sram_sub_scan_idx_0___d21)
      {
	vcd_write_val(sim_hdl, num, DEF_timer_sram_sub_scan_idx_0___d21, 75u);
	backing.DEF_timer_sram_sub_scan_idx_0___d21 = DEF_timer_sram_sub_scan_idx_0___d21;
      }
      ++num;
      if ((backing.PORT_timeout_event_out_get) != PORT_timeout_event_out_get)
      {
	vcd_write_val(sim_hdl, num, PORT_timeout_event_out_get, 69u);
	backing.PORT_timeout_event_out_get = PORT_timeout_event_out_get;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_IF_cmd_q_first_BIT_75_THEN_timer_sram_sub_cmd__ETC___d13, 74u);
      backing.DEF_IF_cmd_q_first_BIT_75_THEN_timer_sram_sub_cmd__ETC___d13 = DEF_IF_cmd_q_first_BIT_75_THEN_timer_sram_sub_cmd__ETC___d13;
      vcd_write_val(sim_hdl, num++, DEF_NOT_cmd_q_first_BIT_75_CONCAT_IF_cmd_q_first_B_ETC___d14, 75u);
      backing.DEF_NOT_cmd_q_first_BIT_75_CONCAT_IF_cmd_q_first_B_ETC___d14 = DEF_NOT_cmd_q_first_BIT_75_CONCAT_IF_cmd_q_first_B_ETC___d14;
      vcd_write_val(sim_hdl, num++, DEF_NOT_timer_sram_sub_scan_idx_0_1_BITS_73_TO_64__ETC___d31, 75u);
      backing.DEF_NOT_timer_sram_sub_scan_idx_0_1_BITS_73_TO_64__ETC___d31 = DEF_NOT_timer_sram_sub_scan_idx_0_1_BITS_73_TO_64__ETC___d31;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_start_timer_kid_CONCAT_start_timer_wa_ETC___d35, 76u);
      backing.DEF__0_CONCAT_start_timer_kid_CONCAT_start_timer_wa_ETC___d35 = DEF__0_CONCAT_start_timer_kid_CONCAT_start_timer_wa_ETC___d35;
      vcd_write_val(sim_hdl, num++, DEF__1_CONCAT_stop_timer_kid_CONCAT_stop_timer_way__ETC___d38, 76u);
      backing.DEF__1_CONCAT_stop_timer_kid_CONCAT_stop_timer_way__ETC___d38 = DEF__1_CONCAT_stop_timer_kid_CONCAT_stop_timer_way__ETC___d38;
      vcd_write_val(sim_hdl, num++, DEF_cmd_q_first_BITS_9_TO_0_0_CONCAT_cmd_q_first_B_ETC___d12, 74u);
      backing.DEF_cmd_q_first_BITS_9_TO_0_0_CONCAT_cmd_q_first_B_ETC___d12 = DEF_cmd_q_first_BITS_9_TO_0_0_CONCAT_cmd_q_first_B_ETC___d12;
      vcd_write_val(sim_hdl, num++, DEF_cmd_q_first____d4, 76u);
      backing.DEF_cmd_q_first____d4 = DEF_cmd_q_first____d4;
      vcd_write_val(sim_hdl, num++, DEF_cmd_q_i_notFull____d36, 1u);
      backing.DEF_cmd_q_i_notFull____d36 = DEF_cmd_q_i_notFull____d36;
      vcd_write_val(sim_hdl, num++, DEF_scan_active__h551, 1u);
      backing.DEF_scan_active__h551 = DEF_scan_active__h551;
      vcd_write_val(sim_hdl, num++, DEF_timeout_event_out_get__avValue1, 69u);
      backing.DEF_timeout_event_out_get__avValue1 = DEF_timeout_event_out_get__avValue1;
      vcd_write_val(sim_hdl, num++, DEF_timer_sram_sub_cmd_q_first_BITS_18_TO_10_BITS__ETC___d9, 74u);
      backing.DEF_timer_sram_sub_cmd_q_first_BITS_18_TO_10_BITS__ETC___d9 = DEF_timer_sram_sub_cmd_q_first_BITS_18_TO_10_BITS__ETC___d9;
      vcd_write_val(sim_hdl, num++, DEF_timer_sram_sub_cmd_q_first_BITS_18_TO_10___d8, 75u);
      backing.DEF_timer_sram_sub_cmd_q_first_BITS_18_TO_10___d8 = DEF_timer_sram_sub_cmd_q_first_BITS_18_TO_10___d8;
      vcd_write_val(sim_hdl, num++, DEF_timer_sram_sub_scan_idx_0_1_BITS_63_TO_0_6_CON_ETC___d27, 69u);
      backing.DEF_timer_sram_sub_scan_idx_0_1_BITS_63_TO_0_6_CON_ETC___d27 = DEF_timer_sram_sub_scan_idx_0_1_BITS_63_TO_0_6_CON_ETC___d27;
      vcd_write_val(sim_hdl, num++, DEF_timer_sram_sub_scan_idx_0___d21, 75u);
      backing.DEF_timer_sram_sub_scan_idx_0___d21 = DEF_timer_sram_sub_scan_idx_0___d21;
      vcd_write_val(sim_hdl, num++, PORT_timeout_event_out_get, 69u);
      backing.PORT_timeout_event_out_get = PORT_timeout_event_out_get;
    }
}

void MOD_mkTimerArray::vcd_prims(tVCDDumpType dt, MOD_mkTimerArray &backing)
{
  INST_cmd_q.dump_VCD(dt, backing.INST_cmd_q);
  INST_scan_active.dump_VCD(dt, backing.INST_scan_active);
  INST_scan_idx.dump_VCD(dt, backing.INST_scan_idx);
  INST_timeout_q.dump_VCD(dt, backing.INST_timeout_q);
  INST_timer_sram.dump_VCD(dt, backing.INST_timer_sram);
}
