#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:26:26 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Tue May  3 19:19:48 2016
# Process ID: 16947
# Log file: /home/snoperator/project_tubii_7020/project_tubii_7020.runs/impl_1/system_wrapper.rdi
# Journal file: /home/snoperator/project_tubii_7020/project_tubii_7020.runs/impl_1/vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
WARNING: [Common 17-301] Failed to get a license: Implementation
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

Attempting to get a license: Synthesis
WARNING: [Common 17-301] Failed to get a license: Synthesis
Loading parts and site information from /home/snoperator/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [/home/snoperator/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/home/snoperator/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source system_wrapper.tcl -notrace
WARNING: [Project 1-153] The current project part 'xc7z020clg400-1' does not match with the 'EM.AVNET.COM:ZYNQ:MICROZED:E' board part settings. The project part will be reset to 'EM.AVNET.COM:ZYNQ:MICROZED:E' board part.
INFO: [Project 1-152] Project part set to zynq (xc7z010clg400-1)
INFO: [Project 1-11] Changing the constrs_type of fileset 'constrs_1' to 'XDC'.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 244 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from /home/snoperator/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /home/snoperator/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /home/snoperator/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /home/snoperator/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /home/snoperator/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/clg400/Package.xml
Loading io standards from /home/snoperator/Xilinx/Vivado/2013.4/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [/home/snoperator/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/U0'
Finished Parsing XDC File [/home/snoperator/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/U0'
Parsing XDC File [/home/snoperator/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_fifo_generator_0_0/system_fifo_generator_0_0/system_fifo_generator_0_0.xdc] for cell 'system_i/fifo_generator_0/U0'
Finished Parsing XDC File [/home/snoperator/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_fifo_generator_0_0/system_fifo_generator_0_0/system_fifo_generator_0_0.xdc] for cell 'system_i/fifo_generator_0/U0'
Parsing XDC File [/home/snoperator/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/system_xadc_wiz_0_0.xdc] for cell 'system_i/xadc_wiz_0/U0'
Finished Parsing XDC File [/home/snoperator/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/system_xadc_wiz_0_0.xdc] for cell 'system_i/xadc_wiz_0/U0'
Parsing XDC File [/home/snoperator/project_tubii_7020/project_tubii_7020.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [/home/snoperator/project_tubii_7020/project_tubii_7020.srcs/constrs_1/new/constraints.xdc]
Parsing XDC File [/home/snoperator/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_fifo_generator_0_0/system_fifo_generator_0_0/system_fifo_generator_0_0_clocks.xdc] for cell 'system_i/fifo_generator_0/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/snoperator/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_fifo_generator_0_0/system_fifo_generator_0_0/system_fifo_generator_0_0_clocks.xdc:53]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins system_i/fifo_generator_0/U0/rd_clk]'. [/home/snoperator/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_fifo_generator_0_0/system_fifo_generator_0_0/system_fifo_generator_0_0_clocks.xdc:54]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/snoperator/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_fifo_generator_0_0/system_fifo_generator_0_0/system_fifo_generator_0_0_clocks.xdc:54]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/snoperator/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_fifo_generator_0_0/system_fifo_generator_0_0/system_fifo_generator_0_0_clocks.xdc:59]
Finished Parsing XDC File [/home/snoperator/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_fifo_generator_0_0/system_fifo_generator_0_0/system_fifo_generator_0_0_clocks.xdc] for cell 'system_i/fifo_generator_0/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'system_auto_cc_5'. The XDC file /home/snoperator/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_cc_5_0/system_auto_cc_5_clocks.xdc will not be read for any cell of this module.
Parsing XDC File [/home/snoperator/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_cc_351/system_auto_cc_351_clocks.xdc] for cell 'system_i/axi_interconnect_0/m14_couplers/auto_cc/inst'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins system_i/axi_interconnect_0/m14_couplers/auto_cc/inst/m_axi_aclk]'. [/home/snoperator/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_cc_351/system_auto_cc_351_clocks.xdc:17]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/snoperator/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_cc_351/system_auto_cc_351_clocks.xdc:17]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/snoperator/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_cc_351/system_auto_cc_351_clocks.xdc:20]
Finished Parsing XDC File [/home/snoperator/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_cc_351/system_auto_cc_351_clocks.xdc] for cell 'system_i/axi_interconnect_0/m14_couplers/auto_cc/inst'
Parsing XDC File [/home/snoperator/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_cc_352/system_auto_cc_352_clocks.xdc] for cell 'system_i/axi_interconnect_0/m16_couplers/auto_cc/inst'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins system_i/axi_interconnect_0/m16_couplers/auto_cc/inst/m_axi_aclk]'. [/home/snoperator/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_cc_352/system_auto_cc_352_clocks.xdc:17]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/snoperator/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_cc_352/system_auto_cc_352_clocks.xdc:17]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/snoperator/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_cc_352/system_auto_cc_352_clocks.xdc:20]
Finished Parsing XDC File [/home/snoperator/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_cc_352/system_auto_cc_352_clocks.xdc] for cell 'system_i/axi_interconnect_0/m16_couplers/auto_cc/inst'
Parsing XDC File [/home/snoperator/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_cc_353/system_auto_cc_353_clocks.xdc] for cell 'system_i/axi_interconnect_0/m17_couplers/auto_cc/inst'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins system_i/axi_interconnect_0/m17_couplers/auto_cc/inst/m_axi_aclk]'. [/home/snoperator/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_cc_353/system_auto_cc_353_clocks.xdc:17]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/snoperator/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_cc_353/system_auto_cc_353_clocks.xdc:17]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/snoperator/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_cc_353/system_auto_cc_353_clocks.xdc:20]
Finished Parsing XDC File [/home/snoperator/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_cc_353/system_auto_cc_353_clocks.xdc] for cell 'system_i/axi_interconnect_0/m17_couplers/auto_cc/inst'
Parsing XDC File [/home/snoperator/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_cc_354/system_auto_cc_354_clocks.xdc] for cell 'system_i/axi_interconnect_0/m19_couplers/auto_cc/inst'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins system_i/axi_interconnect_0/m19_couplers/auto_cc/inst/m_axi_aclk]'. [/home/snoperator/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_cc_354/system_auto_cc_354_clocks.xdc:17]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/snoperator/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_cc_354/system_auto_cc_354_clocks.xdc:17]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/snoperator/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_cc_354/system_auto_cc_354_clocks.xdc:20]
Finished Parsing XDC File [/home/snoperator/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_cc_354/system_auto_cc_354_clocks.xdc] for cell 'system_i/axi_interconnect_0/m19_couplers/auto_cc/inst'
Parsing XDC File [/home/snoperator/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_cc_355/system_auto_cc_355_clocks.xdc] for cell 'system_i/axi_interconnect_0/m21_couplers/auto_cc/inst'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins system_i/axi_interconnect_0/m21_couplers/auto_cc/inst/m_axi_aclk]'. [/home/snoperator/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_cc_355/system_auto_cc_355_clocks.xdc:17]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/snoperator/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_cc_355/system_auto_cc_355_clocks.xdc:17]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/snoperator/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_cc_355/system_auto_cc_355_clocks.xdc:20]
Finished Parsing XDC File [/home/snoperator/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_cc_355/system_auto_cc_355_clocks.xdc] for cell 'system_i/axi_interconnect_0/m21_couplers/auto_cc/inst'
Parsing XDC File [/home/snoperator/project_tubii_7020/project_tubii_7020.runs/impl_1/.Xil/Vivado-16947-monag2.sp.snolab.ca/dcp/system_wrapper.xdc]
Finished Parsing XDC File [/home/snoperator/project_tubii_7020/project_tubii_7020.runs/impl_1/.Xil/Vivado-16947-monag2.sp.snolab.ca/dcp/system_wrapper.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 130 instances were transformed.
  RAM16X1D => RAM16X1D (RAMD32, RAMD32, GND): 10 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 120 instances

link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1577.453 ; gain = 790.223
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.32 . Memory (MB): peak = 1583.457 ; gain = 6.004

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1d641e517

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.64 . Memory (MB): peak = 1583.457 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-10] Eliminated 2295 cells.
Phase 2 Constant Propagation | Checksum: 233b3a8ab

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1583.457 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 6179 unconnected nets.
INFO: [Opt 31-11] Eliminated 123 unconnected cells.
Phase 3 Sweep | Checksum: 1fa86480e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1583.457 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1fa86480e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1583.457 ; gain = 0.000
Implement Debug Cores | Checksum: 210bdc3e9
Logic Optimization | Checksum: 210bdc3e9

Starting Power Optimization Task

Starting PowerOpt TimerUpdates Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending PowerOpt TimerUpdates Task | Checksum: 1fa86480e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1589.457 ; gain = 6.000
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

INFO: [Pwropt 34-162] WRITE_MODE attribute of 83 BRAM(s) out of a total of 86 was updated to NO_CHANGE to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 89 newly gated: 0 Total Ports: 172
Number of Flops added for Enable Generation: 1

Ending Power Optimization Task | Checksum: 1d9496b80

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1735.707 ; gain = 152.250
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 7 Warnings, 7 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1735.707 ; gain = 158.254
INFO: [Timing 38-35] Done setting XDC timing constraints.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.28 . Memory (MB): peak = 1735.711 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1735.711 ; gain = 0.000

Phase 1.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1735.711 ; gain = 0.000
Phase 1.1.1 Mandatory Logic Optimization | Checksum: fabc47cc

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.82 . Memory (MB): peak = 1735.711 ; gain = 0.000

Phase 1.1.2 Build Super Logic Region (SLR) Database
Phase 1.1.2 Build Super Logic Region (SLR) Database | Checksum: fabc47cc

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.84 . Memory (MB): peak = 1735.711 ; gain = 0.000

Phase 1.1.3 Add Constraints
Phase 1.1.3 Add Constraints | Checksum: fabc47cc

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.84 . Memory (MB): peak = 1735.711 ; gain = 0.000

Phase 1.1.4 Build Macros
Phase 1.1.4 Build Macros | Checksum: 175ff409c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1735.711 ; gain = 0.000

Phase 1.1.5 Implementation Feasibility check
Phase 1.1.5 Implementation Feasibility check | Checksum: 175ff409c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1735.711 ; gain = 0.000

Phase 1.1.6 Pre-Place Cells
Phase 1.1.6 Pre-Place Cells | Checksum: 1a017d479

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1735.711 ; gain = 0.000

Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1f94e55ca

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1765.719 ; gain = 30.008

Phase 1.1.8 Build Placer Netlist Model

Phase 1.1.8.1 Place Init Design

Phase 1.1.8.1.1 Build Clock Data
Phase 1.1.8.1.1 Build Clock Data | Checksum: 2455a4862

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1765.719 ; gain = 30.008
Phase 1.1.8.1 Place Init Design | Checksum: 21e7e7d61

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1765.719 ; gain = 30.008
Phase 1.1.8 Build Placer Netlist Model | Checksum: 21e7e7d61

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1765.719 ; gain = 30.008

Phase 1.1.9 Constrain Clocks/Macros

Phase 1.1.9.1 Constrain Global/Regional Clocks
Phase 1.1.9.1 Constrain Global/Regional Clocks | Checksum: 21e7e7d61

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1765.719 ; gain = 30.008
Phase 1.1.9 Constrain Clocks/Macros | Checksum: 21e7e7d61

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1765.719 ; gain = 30.008
Phase 1.1 Placer Initialization Core | Checksum: 21e7e7d61

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1765.719 ; gain = 30.008
Phase 1 Placer Initialization | Checksum: 21e7e7d61

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1765.719 ; gain = 30.008

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1c94eb5d7

Time (s): cpu = 00:01:59 ; elapsed = 00:00:48 . Memory (MB): peak = 1765.719 ; gain = 30.008

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c94eb5d7

Time (s): cpu = 00:01:59 ; elapsed = 00:00:48 . Memory (MB): peak = 1765.719 ; gain = 30.008

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 168bfc246

Time (s): cpu = 00:02:04 ; elapsed = 00:00:51 . Memory (MB): peak = 1765.719 ; gain = 30.008

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 232dd3fab

Time (s): cpu = 00:02:05 ; elapsed = 00:00:51 . Memory (MB): peak = 1765.719 ; gain = 30.008

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 159b18acd

Time (s): cpu = 00:02:06 ; elapsed = 00:00:52 . Memory (MB): peak = 1765.719 ; gain = 30.008

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 29304be5e

Time (s): cpu = 00:02:11 ; elapsed = 00:00:57 . Memory (MB): peak = 1795.730 ; gain = 60.020

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 29304be5e

Time (s): cpu = 00:02:12 ; elapsed = 00:00:58 . Memory (MB): peak = 1795.730 ; gain = 60.020
Phase 3 Detail Placement | Checksum: 29304be5e

Time (s): cpu = 00:02:12 ; elapsed = 00:00:58 . Memory (MB): peak = 1795.730 ; gain = 60.020

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 PCOPT Shape updates
Phase 4.1 PCOPT Shape updates | Checksum: 2dc9aad70

Time (s): cpu = 00:02:12 ; elapsed = 00:00:58 . Memory (MB): peak = 1795.730 ; gain = 60.020

Phase 4.2 Post Placement Optimization

Phase 4.2.1 Post Placement Timing Optimization

Phase 4.2.1.1 Restore Best Placement
Phase 4.2.1.1 Restore Best Placement | Checksum: 19f576a69

Time (s): cpu = 00:02:18 ; elapsed = 00:01:01 . Memory (MB): peak = 1812.230 ; gain = 76.520
Phase 4.2.1 Post Placement Timing Optimization | Checksum: 19f576a69

Time (s): cpu = 00:02:18 ; elapsed = 00:01:01 . Memory (MB): peak = 1812.230 ; gain = 76.520
Phase 4.2 Post Placement Optimization | Checksum: 19f576a69

Time (s): cpu = 00:02:18 ; elapsed = 00:01:01 . Memory (MB): peak = 1812.230 ; gain = 76.520

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 19f576a69

Time (s): cpu = 00:02:18 ; elapsed = 00:01:01 . Memory (MB): peak = 1812.230 ; gain = 76.520

Phase 4.4 Placer Reporting

Phase 4.4.1 Congestion Reporting
Phase 4.4.1 Congestion Reporting | Checksum: 19f576a69

Time (s): cpu = 00:02:18 ; elapsed = 00:01:01 . Memory (MB): peak = 1812.230 ; gain = 76.520

Phase 4.4.2 Dump Critical Paths 
Phase 4.4.2 Dump Critical Paths  | Checksum: 19f576a69

Time (s): cpu = 00:02:19 ; elapsed = 00:01:01 . Memory (MB): peak = 1812.230 ; gain = 76.520

Phase 4.4.3 Restore STA
Phase 4.4.3 Restore STA | Checksum: 19f576a69

Time (s): cpu = 00:02:19 ; elapsed = 00:01:01 . Memory (MB): peak = 1812.230 ; gain = 76.520

Phase 4.4.4 Print Final WNS
INFO: [Place 30-100] Post Placement Timing Summary | WNS=0.607  | TNS=0.000  |

Phase 4.4.4 Print Final WNS | Checksum: 19f576a69

Time (s): cpu = 00:02:27 ; elapsed = 00:01:04 . Memory (MB): peak = 1818.480 ; gain = 82.770
Phase 4.4 Placer Reporting | Checksum: 19f576a69

Time (s): cpu = 00:02:28 ; elapsed = 00:01:05 . Memory (MB): peak = 1818.480 ; gain = 82.770

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 188b7a93f

Time (s): cpu = 00:02:28 ; elapsed = 00:01:05 . Memory (MB): peak = 1818.480 ; gain = 82.770
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 188b7a93f

Time (s): cpu = 00:02:28 ; elapsed = 00:01:05 . Memory (MB): peak = 1818.480 ; gain = 82.770
Ending Placer Task | Checksum: 15123d029

Time (s): cpu = 00:02:28 ; elapsed = 00:01:05 . Memory (MB): peak = 1818.480 ; gain = 82.770
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 7 Warnings, 7 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:29 ; elapsed = 00:01:06 . Memory (MB): peak = 1818.480 ; gain = 82.770
INFO: [Timing 38-163] DEBUG : Generate clock report | CPU: 0.41 secs 

report_utilization: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1820.496 ; gain = 0.000
INFO: [Designutils 20-134] DEBUG : Generate Control Sets report | CPU: 0.06 secs 
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1820.500 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Starting Route Task

Phase 1 Build RT Design

Phase 1.1 Build Netlist & NodeGraph
Phase 1.1 Build Netlist & NodeGraph | Checksum: 15123d029

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1937.137 ; gain = 103.633
Phase 1 Build RT Design | Checksum: ef85535b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1937.137 ; gain = 103.633

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ef85535b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1937.141 ; gain = 103.637

Phase 2.2 Restore Routing
Phase 2.2 Restore Routing | Checksum: ef85535b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1952.191 ; gain = 118.688

Phase 2.3 Special Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Special Net Routing | Checksum: 15e67acfc

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1976.316 ; gain = 142.812

Phase 2.4 Local Clock Net Routing
Phase 2.4 Local Clock Net Routing | Checksum: b2976447

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1976.316 ; gain = 142.812

Phase 2.5 Update Timing

Phase 2.5.1 Update timing with NCN CRPR

Phase 2.5.1.1 Hold Budgeting
Phase 2.5.1.1 Hold Budgeting | Checksum: b2976447

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 1985.574 ; gain = 152.070
Phase 2.5.1 Update timing with NCN CRPR | Checksum: b2976447

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 1985.574 ; gain = 152.070
Phase 2.5 Update Timing | Checksum: b2976447

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 1985.574 ; gain = 152.070
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.929  | TNS=0      | WHS=-0.343 | THS=-368   |


Phase 2.6 Budgeting
Phase 2.6 Budgeting | Checksum: b2976447

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 1985.574 ; gain = 152.070
Phase 2 Router Initialization | Checksum: b2976447

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 1985.574 ; gain = 152.070

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 95d01dfd

Time (s): cpu = 00:00:39 ; elapsed = 00:00:22 . Memory (MB): peak = 1989.574 ; gain = 156.070

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Remove Overlaps
 Number of Nodes with overlaps = 1864
 Number of Nodes with overlaps = 112
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.1.1 Remove Overlaps | Checksum: 1348090a8

Time (s): cpu = 00:00:53 ; elapsed = 00:00:27 . Memory (MB): peak = 1989.574 ; gain = 156.070

Phase 4.1.2 Update Timing
Phase 4.1.2 Update Timing | Checksum: 1348090a8

Time (s): cpu = 00:00:56 ; elapsed = 00:00:28 . Memory (MB): peak = 1989.574 ; gain = 156.070
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.132  | TNS=0      | WHS=N/A    | THS=N/A    |


Phase 4.1.3 collectNewHoldAndFix
Phase 4.1.3 collectNewHoldAndFix | Checksum: 16cf6efd3

Time (s): cpu = 00:00:56 ; elapsed = 00:00:28 . Memory (MB): peak = 1989.574 ; gain = 156.070
Phase 4.1 Global Iteration 0 | Checksum: 16cf6efd3

Time (s): cpu = 00:00:56 ; elapsed = 00:00:28 . Memory (MB): peak = 1989.574 ; gain = 156.070

Phase 4.2 Global Iteration 1

Phase 4.2.1 Remove Overlaps
 Number of Nodes with overlaps = 0
Phase 4.2.1 Remove Overlaps | Checksum: b838bcda

Time (s): cpu = 00:00:56 ; elapsed = 00:00:28 . Memory (MB): peak = 1989.574 ; gain = 156.070

Phase 4.2.2 Update Timing
Phase 4.2.2 Update Timing | Checksum: b838bcda

Time (s): cpu = 00:00:56 ; elapsed = 00:00:28 . Memory (MB): peak = 1989.574 ; gain = 156.070
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.132  | TNS=0      | WHS=N/A    | THS=N/A    |


Phase 4.2.3 collectNewHoldAndFix
Phase 4.2.3 collectNewHoldAndFix | Checksum: b838bcda

Time (s): cpu = 00:00:57 ; elapsed = 00:00:29 . Memory (MB): peak = 1989.574 ; gain = 156.070
Phase 4.2 Global Iteration 1 | Checksum: b838bcda

Time (s): cpu = 00:00:57 ; elapsed = 00:00:29 . Memory (MB): peak = 1989.574 ; gain = 156.070
Phase 4 Rip-up And Reroute | Checksum: b838bcda

Time (s): cpu = 00:00:57 ; elapsed = 00:00:29 . Memory (MB): peak = 1989.574 ; gain = 156.070

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: b838bcda

Time (s): cpu = 00:00:59 ; elapsed = 00:00:30 . Memory (MB): peak = 1989.574 ; gain = 156.070
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.146  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: b838bcda

Time (s): cpu = 00:00:59 ; elapsed = 00:00:30 . Memory (MB): peak = 1989.574 ; gain = 156.070

Phase 6 Post Hold Fix

Phase 6.1 Full Hold Analysis

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: b838bcda

Time (s): cpu = 00:01:02 ; elapsed = 00:00:31 . Memory (MB): peak = 1989.574 ; gain = 156.070
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.146  | TNS=0      | WHS=0.02   | THS=0      |

Phase 6.1 Full Hold Analysis | Checksum: b838bcda

Time (s): cpu = 00:01:02 ; elapsed = 00:00:31 . Memory (MB): peak = 1989.574 ; gain = 156.070
Phase 6 Post Hold Fix | Checksum: b838bcda

Time (s): cpu = 00:01:02 ; elapsed = 00:00:31 . Memory (MB): peak = 1989.574 ; gain = 156.070

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.32199 %
  Global Horizontal Routing Utilization  = 7.07404 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 7 Verifying routed nets

 Verification completed successfully
Phase 7 Verifying routed nets | Checksum: b838bcda

Time (s): cpu = 00:01:02 ; elapsed = 00:00:31 . Memory (MB): peak = 1991.574 ; gain = 158.070

Phase 8 Depositing Routes
Phase 8 Depositing Routes | Checksum: 14528276c

Time (s): cpu = 00:01:04 ; elapsed = 00:00:33 . Memory (MB): peak = 1991.574 ; gain = 158.070

Phase 9 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.147  | TNS=0.000  | WHS=0.022  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 9 Post Router Timing | Checksum: 14528276c

Time (s): cpu = 00:01:13 ; elapsed = 00:00:37 . Memory (MB): peak = 1991.574 ; gain = 158.070
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 14528276c

Time (s): cpu = 00:01:13 ; elapsed = 00:00:37 . Memory (MB): peak = 1991.574 ; gain = 158.070

Routing Is Done.

Time (s): cpu = 00:01:13 ; elapsed = 00:00:37 . Memory (MB): peak = 1993.695 ; gain = 160.191
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 7 Warnings, 7 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:16 ; elapsed = 00:00:39 . Memory (MB): peak = 1993.695 ; gain = 173.195
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/snoperator/project_tubii_7020/project_tubii_7020.runs/impl_1/system_wrapper_drc_routed.rpt.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:34 ; elapsed = 00:00:19 . Memory (MB): peak = 2001.637 ; gain = 7.941
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2001.641 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue May  3 19:22:42 2016...
