

================================================================
== Vivado HLS Report for 'reduce_2'
================================================================
* Date:           Tue Mar  2 23:01:34 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.962|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   59|   59|   59|   59|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+-----+-----+-----+-----+---------+
        |                   |        |  Latency  |  Interval | Pipeline|
        |      Instance     | Module | min | max | min | max |   Type  |
        +-------------------+--------+-----+-----+-----+-----+---------+
        |grp_reduce_fu_143  |reduce  |   27|   27|   27|   27|   none  |
        +-------------------+--------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   24|   24|         3|          -|          -|     8|    no    |
        |- Loop 2  |    4|    4|         2|          -|          -|     2|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|    115|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|    437|    714|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     77|
|Register         |        -|      -|    183|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|    620|    906|
+-----------------+---------+-------+-------+-------+
|Available        |      100|     66|  28800|  14400|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|      2|      6|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-------------------+--------+---------+-------+-----+-----+
    |      Instance     | Module | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------+--------+---------+-------+-----+-----+
    |grp_reduce_fu_143  |reduce  |        0|      0|  437|  714|
    +-------------------+--------+---------+-------+-----+-----+
    |Total              |        |        0|      0|  437|  714|
    +-------------------+--------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |ap_return              |     +    |      0|  0|  18|          18|          18|
    |i_3_fu_226_p2          |     +    |      0|  0|  10|           2|           1|
    |i_4_fu_161_p2          |     +    |      0|  0|  13|           4|           1|
    |tmp1_fu_299_p2         |     +    |      0|  0|  18|          18|          18|
    |exitcond3_fu_155_p2    |   icmp   |      0|  0|  11|           4|           5|
    |exitcond_fu_220_p2     |   icmp   |      0|  0|   9|           2|           3|
    |right_1_V_1_fu_285_p3  |  select  |      0|  0|  18|           1|          18|
    |right_1_V_2_fu_292_p3  |  select  |      0|  0|  18|           1|          18|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 115|          50|          82|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  44|          9|    1|          9|
    |i2_reg_132    |   9|          2|    2|          4|
    |i_reg_97      |   9|          2|    4|          8|
    |x_V_address0  |  15|          3|    4|         12|
    +--------------+----+-----------+-----+-----------+
    |Total         |  77|         16|   11|         33|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   8|   0|    8|          0|
    |grp_reduce_fu_143_ap_start_reg  |   1|   0|    1|          0|
    |i2_reg_132                      |   2|   0|    2|          0|
    |i_3_reg_378                     |   2|   0|    2|          0|
    |i_4_reg_361                     |   4|   0|    4|          0|
    |i_reg_97                        |   4|   0|    4|          0|
    |left_7_V_1_fu_48                |  13|   0|   18|          5|
    |left_7_V_2_fu_52                |  13|   0|   18|          5|
    |left_7_V_3_fu_56                |  13|   0|   18|          5|
    |left_7_V_4_fu_60                |  13|   0|   18|          5|
    |left_7_V_5_fu_64                |  13|   0|   18|          5|
    |left_7_V_6_fu_68                |  13|   0|   18|          5|
    |left_7_V_7_fu_72                |  13|   0|   18|          5|
    |left_7_V_fu_44                  |  13|   0|   18|          5|
    |p_Val2_7_reg_108                |  18|   0|   18|          0|
    |p_Val2_8_reg_444                |  18|   0|   18|          0|
    |p_Val2_s_reg_120                |  18|   0|   18|          0|
    |tmp_18_reg_371                  |   3|   0|    3|          0|
    |tmp_19_reg_388                  |   1|   0|    1|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 183|   0|  223|         40|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   reduce.2   | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   reduce.2   | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   reduce.2   | return value |
|ap_done       | out |    1| ap_ctrl_hs |   reduce.2   | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   reduce.2   | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   reduce.2   | return value |
|ap_return     | out |   18| ap_ctrl_hs |   reduce.2   | return value |
|x_V_address0  | out |    4|  ap_memory |      x_V     |     array    |
|x_V_ce0       | out |    1|  ap_memory |      x_V     |     array    |
|x_V_q0        |  in |   13|  ap_memory |      x_V     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

