//! # Day 7: Some Assembly Required
//!
//! This year, Santa brought little Bobby Tables a set of wires and bitwise logic gates!
//! Unfortunately, little Bobby is a little under the recommended age range, and he needs help
//! assembling the circuit.
//!
//! Each wire has an identifier (some lowercase letters) and can carry a 16-bit signal (a number
//! from `0` to `65535`). A signal is provided to each wire by a gate, another wire, or some
//! specific value. Each wire can only get a signal from one source, but can provide its signal to
//! multiple destinations. A gate provides no signal until all of its inputs have a signal.
//!
//! The included instructions booklet describes how to connect the parts together: `x AND y -> z`
//! means to connect wires `x` and `y` to an `AND` gate, and then connect its output to wire `z`.
//!
//! # For example:
//!
//! - `123 -> x` means that the signal `123` is provided to wire `x`.
//! - `x AND y -> z` means that the bitwise `AND` of wire `x` and wire `y` is provided to wire `z`.
//! - `p LSHIFT 2 -> q` means that the value from wire `p` is left-shifted by `2` and then provided
//!   to wire `q`.
//! - `NOT e -> f` means that the bitwise complement of the value from wire `e` is provided to wire
//!   `f`.
//! - Other possible gates include `OR` (bitwise OR) and `RSHIFT` (right-shift). If, for some
//!   reason, you'd like to emulate the circuit instead, almost all programming languages (for
//!   example, C, JavaScript, or Python) provide operators for these gates.

#[macro_use]
extern crate lazy_static;

pub mod wire;
pub mod evaluator;
pub mod instruction;
pub mod parse;
mod evaluable;
mod name;

use wire::Wire;
use parse::Parseable;
use evaluator::Evaluator;

use std::collections::HashMap;

/// `None` if not all lines could be parsed, or `Some(Vec<Wire>)`
///
/// We assume that if a line fails to read, the whole program is likely to fail, so we don't
/// bother trying.
pub fn parse_wires(lines: &str) -> Option<Vec<Wire>> {
    let mut ret: Vec<Wire> = Vec::new();
    for line in lines.split('\n') {
        if line.is_empty() {
            continue; // blank lines are acceptable in programs now, I guess
        }
        let wire = Wire::parse(line);
        if wire.is_none() {
            return None;
        }
        ret.push(wire.unwrap());
    }
    Some(ret)
}

pub fn evaluate(wires: &Vec<Wire>) -> HashMap<String, u16> {
    let ev = Evaluator::new(wires);
    let mut ret: HashMap<String, u16> = HashMap::new();
    for (name, val) in ev.evaluate() {
        let n = name.get().to_string();
        ret.insert(n, val);
    }
    ret
}

#[cfg(test)]
mod test {
    use std::collections::HashMap;

    use super::evaluate;
    use super::wire::Wire;
    use super::parse::Parseable;

    /// For example, here is a simple circuit:
    ///
    /// ```notrust
    /// 123 -> x
    /// 456 -> y
    /// x AND y -> d
    /// x OR y -> e
    /// x LSHIFT 2 -> f
    /// y RSHIFT 2 -> g
    /// NOT x -> h
    /// NOT y -> i
    /// ```
    fn get_example() -> Vec<Wire> {
        let mut v = Vec::new();

        v.push(Wire::parse("123 -> x").unwrap());
        v.push(Wire::parse("456 -> y").unwrap());
        v.push(Wire::parse("x AND y -> d").unwrap());
        v.push(Wire::parse("x OR y -> e").unwrap());
        v.push(Wire::parse("x LSHIFT 2 -> f").unwrap());
        v.push(Wire::parse("y RSHIFT 2 -> g").unwrap());
        v.push(Wire::parse("NOT x -> h").unwrap());
        v.push(Wire::parse("NOT y -> i").unwrap());

        v
    }

    /// After the example is run, these are the signals on the wires:
    ///
    /// ```notrust
    /// d: 72
    /// e: 507
    /// f: 492
    /// g: 114
    /// h: 65412
    /// i: 65079
    /// x: 123
    /// y: 456
    /// ```
    fn get_example_expected() -> HashMap<String, u16> {
        let mut h = HashMap::new();

        h.insert("d".to_string(), 72);
        h.insert("e".to_string(), 507);
        h.insert("f".to_string(), 492);
        h.insert("g".to_string(), 114);
        h.insert("h".to_string(), 65412);
        h.insert("i".to_string(), 65079);
        h.insert("x".to_string(), 123);
        h.insert("y".to_string(), 456);

        h
    }

    #[test]
    fn test_example() {
        assert_eq!(evaluate(&get_example()), get_example_expected());
    }

    #[test]
    fn test_reversed_example() {
        let mut v = get_example();
        v.reverse();
        assert_eq!(evaluate(&v), get_example_expected());
    }

    // Possibly I could put that after a feature gate, but it's unnecessary right now.
    // #[test]
    // fn test_randomized_example() {
    //     let mut v = get_example();
    //     let s = v.as_mut_slice();
    //     thread_rng().shuffle(s);
    // }

    #[test]
    fn test_parse_instruction_with_long_evaluables() {
        Wire::parse("sAnTa AND SayS -> HoHoHo").unwrap();
    }

    #[test]
    fn test_parse_instruction_with_whitespace() {
        Wire::parse("   x AND y -> z\r").unwrap();
    }
}
