INFO: [VRFC 10-2263] Analyzing Verilog file "D:/14.7/LabofCOAD/project6/Lab06 ª∫¥Ê/Lab06 ª∫¥Ê£®¿œ ¶∞Ê£©/OExp06-Dcache/OExp06-Dcache.srcs/sources_1/new/Data_Ram0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Ram0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/14.7/LabofCOAD/project6/Lab06 ª∫¥Ê/Lab06 ª∫¥Ê£®¿œ ¶∞Ê£©/OExp06-Dcache/OExp06-Dcache.srcs/sources_1/new/Data_Ram1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Ram1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/14.7/LabofCOAD/project6/Lab06 ª∫¥Ê/Lab06 ª∫¥Ê£®¿œ ¶∞Ê£©/OExp06-Dcache/OExp06-Dcache.srcs/sources_1/new/Tag_Ram0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tag_Ram0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/14.7/LabofCOAD/project6/Lab06 ª∫¥Ê/Lab06 ª∫¥Ê£®¿œ ¶∞Ê£©/OExp06-Dcache/OExp06-Dcache.srcs/sources_1/new/Tag_Ram1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tag_Ram1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/14.7/LabofCOAD/project6/Lab06 ª∫¥Ê/Lab06 ª∫¥Ê£®¿œ ¶∞Ê£©/OExp06-Dcache/OExp06-Dcache.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/14.7/LabofCOAD/project6/Lab06 ª∫¥Ê/Lab06 ª∫¥Ê£®¿œ ¶∞Ê£©/OExp06-Dcache/OExp06-Dcache.srcs/sim_1/new/cache_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/14.7/LabofCOAD/project6/Lab06 ª∫¥Ê/Lab06 ª∫¥Ê£®¿œ ¶∞Ê£©/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
