<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>RegisterInfos_powerpc.h source code [llvm/lldb/source/Plugins/Process/Utility/RegisterInfos_powerpc.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/lldb/source/Plugins/Process/Utility/RegisterInfos_powerpc.h'; var root_path = '../../../../../..'; var data_path = '../../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>llvm</a>/<a href='../../../..'>lldb</a>/<a href='../../..'>source</a>/<a href='../..'>Plugins</a>/<a href='..'>Process</a>/<a href='./'>Utility</a>/<a href='RegisterInfos_powerpc.h.html'>RegisterInfos_powerpc.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- RegisterInfos_powerpc.h ---------------------------------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===---------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td><u>#include &lt;stddef.h&gt;</u></td></tr>
<tr><th id="10">10</th><td></td></tr>
<tr><th id="11">11</th><td><i>// Computes the offset of the given GPR in the user data area.</i></td></tr>
<tr><th id="12">12</th><td><u>#define <dfn class="macro" id="_M/GPR_OFFSET" data-ref="_M/GPR_OFFSET">GPR_OFFSET</dfn>(regname) (offsetof(GPR, regname))</u></td></tr>
<tr><th id="13">13</th><td><u>#define <dfn class="macro" id="_M/FPR_OFFSET" data-ref="_M/FPR_OFFSET">FPR_OFFSET</dfn>(regname) (offsetof(<a class="typedef" href="RegisterContextFreeBSD_powerpc.cpp.html#FPR" title='FPR' data-type='struct _FPR' data-ref="FPR" data-ref-filename="FPR">FPR</a>, regname))</u></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/VMX_OFFSET" data-ref="_M/VMX_OFFSET">VMX_OFFSET</dfn>(regname) (offsetof(<a class="typedef" href="RegisterContextFreeBSD_powerpc.cpp.html#VMX" title='VMX' data-type='struct _VMX' data-ref="VMX" data-ref-filename="VMX">VMX</a>, regname))</u></td></tr>
<tr><th id="15">15</th><td><u>#define <dfn class="macro" id="_M/GPR_SIZE" data-ref="_M/GPR_SIZE">GPR_SIZE</dfn>(regname) (sizeof(((GPR *)NULL)-&gt;regname))</u></td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><u>#<span data-ppcond="17">ifdef</span> <a class="macro" href="RegisterContextFreeBSD_powerpc.cpp.html#173" data-ref="_M/DECLARE_REGISTER_INFOS_POWERPC_STRUCT">DECLARE_REGISTER_INFOS_POWERPC_STRUCT</a></u></td></tr>
<tr><th id="18">18</th><td></td></tr>
<tr><th id="19">19</th><td><i>// Note that the size and offset will be updated by platform-specific classes.</i></td></tr>
<tr><th id="20">20</th><td><u>#define <dfn class="macro" id="_M/DEFINE_GPR" data-ref="_M/DEFINE_GPR">DEFINE_GPR</dfn>(reg, alt, lldb_kind)                                        \</u></td></tr>
<tr><th id="21">21</th><td><u>  {                                                                            \</u></td></tr>
<tr><th id="22">22</th><td><u>    #reg, alt, GPR_SIZE(reg), GPR_OFFSET(reg), <a class="enum" href="../../../../include/lldb/lldb-enumerations.h.html#lldb::eEncodingUint" title='lldb::eEncodingUint' data-ref="lldb::eEncodingUint" data-ref-filename="lldb..eEncodingUint">eEncodingUint</a>, <a class="enum" href="../../../../include/lldb/lldb-enumerations.h.html#lldb::eFormatHex" title='lldb::eFormatHex' data-ref="lldb::eFormatHex" data-ref-filename="lldb..eFormatHex">eFormatHex</a>,      \</u></td></tr>
<tr><th id="23">23</th><td><u>                                         {dwarf_##reg##_powerpc,               \</u></td></tr>
<tr><th id="24">24</th><td><u>                                          dwarf_##reg##_powerpc, lldb_kind,    \</u></td></tr>
<tr><th id="25">25</th><td><u>                                          LLDB_INVALID_REGNUM,                 \</u></td></tr>
<tr><th id="26">26</th><td><u>                                          gpr_##reg##_powerpc },               \</u></td></tr>
<tr><th id="27">27</th><td><u>                                          NULL, NULL, NULL, 0                  \</u></td></tr>
<tr><th id="28">28</th><td><u>  }</u></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/DEFINE_FPR" data-ref="_M/DEFINE_FPR">DEFINE_FPR</dfn>(reg, lldb_kind)                                             \</u></td></tr>
<tr><th id="30">30</th><td><u>  {                                                                            \</u></td></tr>
<tr><th id="31">31</th><td><u>    #reg, NULL, 8, FPR_OFFSET(reg), <a class="enum" href="../../../../include/lldb/lldb-enumerations.h.html#lldb::eEncodingIEEE754" title='lldb::eEncodingIEEE754' data-ref="lldb::eEncodingIEEE754" data-ref-filename="lldb..eEncodingIEEE754">eEncodingIEEE754</a>, <a class="enum" href="../../../../include/lldb/lldb-enumerations.h.html#lldb::eFormatFloat" title='lldb::eFormatFloat' data-ref="lldb::eFormatFloat" data-ref-filename="lldb..eFormatFloat">eFormatFloat</a>,            \</u></td></tr>
<tr><th id="32">32</th><td><u>                              {dwarf_##reg##_powerpc, dwarf_##reg##_powerpc,   \</u></td></tr>
<tr><th id="33">33</th><td><u>                               lldb_kind, LLDB_INVALID_REGNUM,                 \</u></td></tr>
<tr><th id="34">34</th><td><u>                               fpr_##reg##_powerpc },                          \</u></td></tr>
<tr><th id="35">35</th><td><u>                               NULL, NULL, NULL, 0                             \</u></td></tr>
<tr><th id="36">36</th><td><u>  }</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/DEFINE_VMX" data-ref="_M/DEFINE_VMX">DEFINE_VMX</dfn>(reg, lldb_kind)                                             \</u></td></tr>
<tr><th id="38">38</th><td><u>  {                                                                            \</u></td></tr>
<tr><th id="39">39</th><td><u>    #reg, NULL, 16, VMX_OFFSET(reg), <a class="enum" href="../../../../include/lldb/lldb-enumerations.h.html#lldb::eEncodingVector" title='lldb::eEncodingVector' data-ref="lldb::eEncodingVector" data-ref-filename="lldb..eEncodingVector">eEncodingVector</a>, <a class="enum" href="../../../../include/lldb/lldb-enumerations.h.html#lldb::eFormatVectorOfUInt32" title='lldb::eFormatVectorOfUInt32' data-ref="lldb::eFormatVectorOfUInt32" data-ref-filename="lldb..eFormatVectorOfUInt32">eFormatVectorOfUInt32</a>,   \</u></td></tr>
<tr><th id="40">40</th><td><u>                               {dwarf_##reg##_powerpc, dwarf_##reg##_powerpc,  \</u></td></tr>
<tr><th id="41">41</th><td><u>                                lldb_kind, LLDB_INVALID_REGNUM,                \</u></td></tr>
<tr><th id="42">42</th><td><u>                                vmx_##reg##_powerpc },                         \</u></td></tr>
<tr><th id="43">43</th><td><u>                                NULL, NULL, NULL, 0                            \</u></td></tr>
<tr><th id="44">44</th><td><u>  }</u></td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><i>// General purpose registers.            EH_Frame,                  DWARF,</i></td></tr>
<tr><th id="47">47</th><td><i>// Generic,                Process Plugin</i></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/POWERPC_REGS" data-ref="_M/POWERPC_REGS">POWERPC_REGS</dfn>                                                           \</u></td></tr>
<tr><th id="49">49</th><td><u>  DEFINE_GPR(<a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::r0" title='_GPR64::r0' data-ref="_GPR64::r0" data-ref-filename="_GPR64..r0"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR32::r0" title='_GPR32::r0' data-ref="_GPR32::r0" data-ref-filename="_GPR32..r0"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::r0" title='_GPR64::r0' data-use='r' data-ref="_GPR64::r0" data-ref-filename="_GPR64..r0">r0</a></a></a>, NULL, LLDB_INVALID_REGNUM)                                    \</u></td></tr>
<tr><th id="50">50</th><td><u>  , DEFINE_GPR(<a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::r1" title='_GPR64::r1' data-ref="_GPR64::r1" data-ref-filename="_GPR64..r1"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR32::r1" title='_GPR32::r1' data-ref="_GPR32::r1" data-ref-filename="_GPR32..r1"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::r1" title='_GPR64::r1' data-use='r' data-ref="_GPR64::r1" data-ref-filename="_GPR64..r1">r1</a></a></a>, "sp", LLDB_REGNUM_GENERIC_SP),                              \</u></td></tr>
<tr><th id="51">51</th><td><u>      DEFINE_GPR(<a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::r2" title='_GPR64::r2' data-ref="_GPR64::r2" data-ref-filename="_GPR64..r2"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR32::r2" title='_GPR32::r2' data-ref="_GPR32::r2" data-ref-filename="_GPR32..r2"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::r2" title='_GPR64::r2' data-use='r' data-ref="_GPR64::r2" data-ref-filename="_GPR64..r2">r2</a></a></a>, NULL, LLDB_INVALID_REGNUM),                               \</u></td></tr>
<tr><th id="52">52</th><td><u>      DEFINE_GPR(<a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::r3" title='_GPR64::r3' data-ref="_GPR64::r3" data-ref-filename="_GPR64..r3"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR32::r3" title='_GPR32::r3' data-ref="_GPR32::r3" data-ref-filename="_GPR32..r3"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::r3" title='_GPR64::r3' data-use='r' data-ref="_GPR64::r3" data-ref-filename="_GPR64..r3">r3</a></a></a>, "arg1", LLDB_REGNUM_GENERIC_ARG1),                        \</u></td></tr>
<tr><th id="53">53</th><td><u>      DEFINE_GPR(<a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::r4" title='_GPR64::r4' data-ref="_GPR64::r4" data-ref-filename="_GPR64..r4"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR32::r4" title='_GPR32::r4' data-ref="_GPR32::r4" data-ref-filename="_GPR32..r4"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::r4" title='_GPR64::r4' data-use='r' data-ref="_GPR64::r4" data-ref-filename="_GPR64..r4">r4</a></a></a>, "arg2", LLDB_REGNUM_GENERIC_ARG2),                        \</u></td></tr>
<tr><th id="54">54</th><td><u>      DEFINE_GPR(<a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::r5" title='_GPR64::r5' data-ref="_GPR64::r5" data-ref-filename="_GPR64..r5"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR32::r5" title='_GPR32::r5' data-ref="_GPR32::r5" data-ref-filename="_GPR32..r5"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::r5" title='_GPR64::r5' data-use='r' data-ref="_GPR64::r5" data-ref-filename="_GPR64..r5">r5</a></a></a>, "arg3", LLDB_REGNUM_GENERIC_ARG3),                        \</u></td></tr>
<tr><th id="55">55</th><td><u>      DEFINE_GPR(<a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::r6" title='_GPR64::r6' data-ref="_GPR64::r6" data-ref-filename="_GPR64..r6"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR32::r6" title='_GPR32::r6' data-ref="_GPR32::r6" data-ref-filename="_GPR32..r6"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::r6" title='_GPR64::r6' data-use='r' data-ref="_GPR64::r6" data-ref-filename="_GPR64..r6">r6</a></a></a>, "arg4", LLDB_REGNUM_GENERIC_ARG4),                        \</u></td></tr>
<tr><th id="56">56</th><td><u>      DEFINE_GPR(<a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::r7" title='_GPR64::r7' data-ref="_GPR64::r7" data-ref-filename="_GPR64..r7"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR32::r7" title='_GPR32::r7' data-ref="_GPR32::r7" data-ref-filename="_GPR32..r7"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::r7" title='_GPR64::r7' data-use='r' data-ref="_GPR64::r7" data-ref-filename="_GPR64..r7">r7</a></a></a>, "arg5", LLDB_REGNUM_GENERIC_ARG5),                        \</u></td></tr>
<tr><th id="57">57</th><td><u>      DEFINE_GPR(<a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::r8" title='_GPR64::r8' data-ref="_GPR64::r8" data-ref-filename="_GPR64..r8"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR32::r8" title='_GPR32::r8' data-ref="_GPR32::r8" data-ref-filename="_GPR32..r8"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::r8" title='_GPR64::r8' data-use='r' data-ref="_GPR64::r8" data-ref-filename="_GPR64..r8">r8</a></a></a>, "arg6", LLDB_REGNUM_GENERIC_ARG6),                        \</u></td></tr>
<tr><th id="58">58</th><td><u>      DEFINE_GPR(<a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::r9" title='_GPR64::r9' data-ref="_GPR64::r9" data-ref-filename="_GPR64..r9"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR32::r9" title='_GPR32::r9' data-ref="_GPR32::r9" data-ref-filename="_GPR32..r9"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::r9" title='_GPR64::r9' data-use='r' data-ref="_GPR64::r9" data-ref-filename="_GPR64..r9">r9</a></a></a>, "arg7", LLDB_REGNUM_GENERIC_ARG7),                        \</u></td></tr>
<tr><th id="59">59</th><td><u>      DEFINE_GPR(<a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::r10" title='_GPR64::r10' data-ref="_GPR64::r10" data-ref-filename="_GPR64..r10"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR32::r10" title='_GPR32::r10' data-ref="_GPR32::r10" data-ref-filename="_GPR32..r10"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::r10" title='_GPR64::r10' data-use='r' data-ref="_GPR64::r10" data-ref-filename="_GPR64..r10">r10</a></a></a>, "arg8", LLDB_REGNUM_GENERIC_ARG8),                       \</u></td></tr>
<tr><th id="60">60</th><td><u>      DEFINE_GPR(<a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::r11" title='_GPR64::r11' data-ref="_GPR64::r11" data-ref-filename="_GPR64..r11"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR32::r11" title='_GPR32::r11' data-ref="_GPR32::r11" data-ref-filename="_GPR32..r11"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::r11" title='_GPR64::r11' data-use='r' data-ref="_GPR64::r11" data-ref-filename="_GPR64..r11">r11</a></a></a>, NULL, LLDB_INVALID_REGNUM),                              \</u></td></tr>
<tr><th id="61">61</th><td><u>      DEFINE_GPR(<a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::r12" title='_GPR64::r12' data-ref="_GPR64::r12" data-ref-filename="_GPR64..r12"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR32::r12" title='_GPR32::r12' data-ref="_GPR32::r12" data-ref-filename="_GPR32..r12"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::r12" title='_GPR64::r12' data-use='r' data-ref="_GPR64::r12" data-ref-filename="_GPR64..r12">r12</a></a></a>, NULL, LLDB_INVALID_REGNUM),                              \</u></td></tr>
<tr><th id="62">62</th><td><u>      DEFINE_GPR(<a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::r13" title='_GPR64::r13' data-ref="_GPR64::r13" data-ref-filename="_GPR64..r13"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR32::r13" title='_GPR32::r13' data-ref="_GPR32::r13" data-ref-filename="_GPR32..r13"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::r13" title='_GPR64::r13' data-use='r' data-ref="_GPR64::r13" data-ref-filename="_GPR64..r13">r13</a></a></a>, NULL, LLDB_INVALID_REGNUM),                              \</u></td></tr>
<tr><th id="63">63</th><td><u>      DEFINE_GPR(<a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::r14" title='_GPR64::r14' data-ref="_GPR64::r14" data-ref-filename="_GPR64..r14"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR32::r14" title='_GPR32::r14' data-ref="_GPR32::r14" data-ref-filename="_GPR32..r14"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::r14" title='_GPR64::r14' data-use='r' data-ref="_GPR64::r14" data-ref-filename="_GPR64..r14">r14</a></a></a>, NULL, LLDB_INVALID_REGNUM),                              \</u></td></tr>
<tr><th id="64">64</th><td><u>      DEFINE_GPR(<a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::r15" title='_GPR64::r15' data-ref="_GPR64::r15" data-ref-filename="_GPR64..r15"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR32::r15" title='_GPR32::r15' data-ref="_GPR32::r15" data-ref-filename="_GPR32..r15"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::r15" title='_GPR64::r15' data-use='r' data-ref="_GPR64::r15" data-ref-filename="_GPR64..r15">r15</a></a></a>, NULL, LLDB_INVALID_REGNUM),                              \</u></td></tr>
<tr><th id="65">65</th><td><u>      DEFINE_GPR(<a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::r16" title='_GPR64::r16' data-ref="_GPR64::r16" data-ref-filename="_GPR64..r16"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR32::r16" title='_GPR32::r16' data-ref="_GPR32::r16" data-ref-filename="_GPR32..r16"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::r16" title='_GPR64::r16' data-use='r' data-ref="_GPR64::r16" data-ref-filename="_GPR64..r16">r16</a></a></a>, NULL, LLDB_INVALID_REGNUM),                              \</u></td></tr>
<tr><th id="66">66</th><td><u>      DEFINE_GPR(<a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::r17" title='_GPR64::r17' data-ref="_GPR64::r17" data-ref-filename="_GPR64..r17"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR32::r17" title='_GPR32::r17' data-ref="_GPR32::r17" data-ref-filename="_GPR32..r17"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::r17" title='_GPR64::r17' data-use='r' data-ref="_GPR64::r17" data-ref-filename="_GPR64..r17">r17</a></a></a>, NULL, LLDB_INVALID_REGNUM),                              \</u></td></tr>
<tr><th id="67">67</th><td><u>      DEFINE_GPR(<a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::r18" title='_GPR64::r18' data-ref="_GPR64::r18" data-ref-filename="_GPR64..r18"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR32::r18" title='_GPR32::r18' data-ref="_GPR32::r18" data-ref-filename="_GPR32..r18"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::r18" title='_GPR64::r18' data-use='r' data-ref="_GPR64::r18" data-ref-filename="_GPR64..r18">r18</a></a></a>, NULL, LLDB_INVALID_REGNUM),                              \</u></td></tr>
<tr><th id="68">68</th><td><u>      DEFINE_GPR(<a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::r19" title='_GPR64::r19' data-ref="_GPR64::r19" data-ref-filename="_GPR64..r19"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR32::r19" title='_GPR32::r19' data-ref="_GPR32::r19" data-ref-filename="_GPR32..r19"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::r19" title='_GPR64::r19' data-use='r' data-ref="_GPR64::r19" data-ref-filename="_GPR64..r19">r19</a></a></a>, NULL, LLDB_INVALID_REGNUM),                              \</u></td></tr>
<tr><th id="69">69</th><td><u>      DEFINE_GPR(<a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::r20" title='_GPR64::r20' data-ref="_GPR64::r20" data-ref-filename="_GPR64..r20"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR32::r20" title='_GPR32::r20' data-ref="_GPR32::r20" data-ref-filename="_GPR32..r20"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::r20" title='_GPR64::r20' data-use='r' data-ref="_GPR64::r20" data-ref-filename="_GPR64..r20">r20</a></a></a>, NULL, LLDB_INVALID_REGNUM),                              \</u></td></tr>
<tr><th id="70">70</th><td><u>      DEFINE_GPR(<a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::r21" title='_GPR64::r21' data-ref="_GPR64::r21" data-ref-filename="_GPR64..r21"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR32::r21" title='_GPR32::r21' data-ref="_GPR32::r21" data-ref-filename="_GPR32..r21"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::r21" title='_GPR64::r21' data-use='r' data-ref="_GPR64::r21" data-ref-filename="_GPR64..r21">r21</a></a></a>, NULL, LLDB_INVALID_REGNUM),                              \</u></td></tr>
<tr><th id="71">71</th><td><u>      DEFINE_GPR(<a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::r22" title='_GPR64::r22' data-ref="_GPR64::r22" data-ref-filename="_GPR64..r22"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR32::r22" title='_GPR32::r22' data-ref="_GPR32::r22" data-ref-filename="_GPR32..r22"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::r22" title='_GPR64::r22' data-use='r' data-ref="_GPR64::r22" data-ref-filename="_GPR64..r22">r22</a></a></a>, NULL, LLDB_INVALID_REGNUM),                              \</u></td></tr>
<tr><th id="72">72</th><td><u>      DEFINE_GPR(<a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::r23" title='_GPR64::r23' data-ref="_GPR64::r23" data-ref-filename="_GPR64..r23"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR32::r23" title='_GPR32::r23' data-ref="_GPR32::r23" data-ref-filename="_GPR32..r23"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::r23" title='_GPR64::r23' data-use='r' data-ref="_GPR64::r23" data-ref-filename="_GPR64..r23">r23</a></a></a>, NULL, LLDB_INVALID_REGNUM),                              \</u></td></tr>
<tr><th id="73">73</th><td><u>      DEFINE_GPR(<a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::r24" title='_GPR64::r24' data-ref="_GPR64::r24" data-ref-filename="_GPR64..r24"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR32::r24" title='_GPR32::r24' data-ref="_GPR32::r24" data-ref-filename="_GPR32..r24"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::r24" title='_GPR64::r24' data-use='r' data-ref="_GPR64::r24" data-ref-filename="_GPR64..r24">r24</a></a></a>, NULL, LLDB_INVALID_REGNUM),                              \</u></td></tr>
<tr><th id="74">74</th><td><u>      DEFINE_GPR(<a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::r25" title='_GPR64::r25' data-ref="_GPR64::r25" data-ref-filename="_GPR64..r25"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR32::r25" title='_GPR32::r25' data-ref="_GPR32::r25" data-ref-filename="_GPR32..r25"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::r25" title='_GPR64::r25' data-use='r' data-ref="_GPR64::r25" data-ref-filename="_GPR64..r25">r25</a></a></a>, NULL, LLDB_INVALID_REGNUM),                              \</u></td></tr>
<tr><th id="75">75</th><td><u>      DEFINE_GPR(<a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::r26" title='_GPR64::r26' data-ref="_GPR64::r26" data-ref-filename="_GPR64..r26"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR32::r26" title='_GPR32::r26' data-ref="_GPR32::r26" data-ref-filename="_GPR32..r26"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::r26" title='_GPR64::r26' data-use='r' data-ref="_GPR64::r26" data-ref-filename="_GPR64..r26">r26</a></a></a>, NULL, LLDB_INVALID_REGNUM),                              \</u></td></tr>
<tr><th id="76">76</th><td><u>      DEFINE_GPR(<a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::r27" title='_GPR64::r27' data-ref="_GPR64::r27" data-ref-filename="_GPR64..r27"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR32::r27" title='_GPR32::r27' data-ref="_GPR32::r27" data-ref-filename="_GPR32..r27"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::r27" title='_GPR64::r27' data-use='r' data-ref="_GPR64::r27" data-ref-filename="_GPR64..r27">r27</a></a></a>, NULL, LLDB_INVALID_REGNUM),                              \</u></td></tr>
<tr><th id="77">77</th><td><u>      DEFINE_GPR(<a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::r28" title='_GPR64::r28' data-ref="_GPR64::r28" data-ref-filename="_GPR64..r28"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR32::r28" title='_GPR32::r28' data-ref="_GPR32::r28" data-ref-filename="_GPR32..r28"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::r28" title='_GPR64::r28' data-use='r' data-ref="_GPR64::r28" data-ref-filename="_GPR64..r28">r28</a></a></a>, NULL, LLDB_INVALID_REGNUM),                              \</u></td></tr>
<tr><th id="78">78</th><td><u>      DEFINE_GPR(<a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::r29" title='_GPR64::r29' data-ref="_GPR64::r29" data-ref-filename="_GPR64..r29"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR32::r29" title='_GPR32::r29' data-ref="_GPR32::r29" data-ref-filename="_GPR32..r29"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::r29" title='_GPR64::r29' data-use='r' data-ref="_GPR64::r29" data-ref-filename="_GPR64..r29">r29</a></a></a>, NULL, LLDB_INVALID_REGNUM),                              \</u></td></tr>
<tr><th id="79">79</th><td><u>      DEFINE_GPR(<a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::r30" title='_GPR64::r30' data-ref="_GPR64::r30" data-ref-filename="_GPR64..r30"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR32::r30" title='_GPR32::r30' data-ref="_GPR32::r30" data-ref-filename="_GPR32..r30"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::r30" title='_GPR64::r30' data-use='r' data-ref="_GPR64::r30" data-ref-filename="_GPR64..r30">r30</a></a></a>, NULL, LLDB_INVALID_REGNUM),                              \</u></td></tr>
<tr><th id="80">80</th><td><u>      DEFINE_GPR(<a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::r31" title='_GPR64::r31' data-ref="_GPR64::r31" data-ref-filename="_GPR64..r31"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR32::r31" title='_GPR32::r31' data-ref="_GPR32::r31" data-ref-filename="_GPR32..r31"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::r31" title='_GPR64::r31' data-use='r' data-ref="_GPR64::r31" data-ref-filename="_GPR64..r31">r31</a></a></a>, NULL, LLDB_INVALID_REGNUM),                              \</u></td></tr>
<tr><th id="81">81</th><td><u>      DEFINE_GPR(<a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::lr" title='_GPR64::lr' data-ref="_GPR64::lr" data-ref-filename="_GPR64..lr"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR32::lr" title='_GPR32::lr' data-ref="_GPR32::lr" data-ref-filename="_GPR32..lr"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::lr" title='_GPR64::lr' data-use='r' data-ref="_GPR64::lr" data-ref-filename="_GPR64..lr">lr</a></a></a>, "lr", LLDB_REGNUM_GENERIC_RA),                            \</u></td></tr>
<tr><th id="82">82</th><td><u>      DEFINE_GPR(<a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::cr" title='_GPR64::cr' data-ref="_GPR64::cr" data-ref-filename="_GPR64..cr"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR32::cr" title='_GPR32::cr' data-ref="_GPR32::cr" data-ref-filename="_GPR32..cr"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::cr" title='_GPR64::cr' data-use='r' data-ref="_GPR64::cr" data-ref-filename="_GPR64..cr">cr</a></a></a>, "cr", LLDB_REGNUM_GENERIC_FLAGS),                         \</u></td></tr>
<tr><th id="83">83</th><td><u>      DEFINE_GPR(<a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::xer" title='_GPR64::xer' data-ref="_GPR64::xer" data-ref-filename="_GPR64..xer"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR32::xer" title='_GPR32::xer' data-ref="_GPR32::xer" data-ref-filename="_GPR32..xer"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::xer" title='_GPR64::xer' data-use='r' data-ref="_GPR64::xer" data-ref-filename="_GPR64..xer">xer</a></a></a>, "xer", LLDB_INVALID_REGNUM),                             \</u></td></tr>
<tr><th id="84">84</th><td><u>      DEFINE_GPR(<a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::ctr" title='_GPR64::ctr' data-ref="_GPR64::ctr" data-ref-filename="_GPR64..ctr"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR32::ctr" title='_GPR32::ctr' data-ref="_GPR32::ctr" data-ref-filename="_GPR32..ctr"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::ctr" title='_GPR64::ctr' data-use='r' data-ref="_GPR64::ctr" data-ref-filename="_GPR64..ctr">ctr</a></a></a>, "ctr", LLDB_INVALID_REGNUM),                             \</u></td></tr>
<tr><th id="85">85</th><td><u>      DEFINE_GPR(<a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::pc" title='_GPR64::pc' data-ref="_GPR64::pc" data-ref-filename="_GPR64..pc"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR32::pc" title='_GPR32::pc' data-ref="_GPR32::pc" data-ref-filename="_GPR32..pc"><a class="tu ref field" href="RegisterContextFreeBSD_powerpc.cpp.html#_GPR64::pc" title='_GPR64::pc' data-use='r' data-ref="_GPR64::pc" data-ref-filename="_GPR64..pc">pc</a></a></a>, "pc", LLDB_REGNUM_GENERIC_PC),                            \</u></td></tr>
<tr><th id="86">86</th><td><u>      DEFINE_FPR(f0, LLDB_INVALID_REGNUM),                                     \</u></td></tr>
<tr><th id="87">87</th><td><u>      DEFINE_FPR(f1, LLDB_INVALID_REGNUM),                                     \</u></td></tr>
<tr><th id="88">88</th><td><u>      DEFINE_FPR(f2, LLDB_INVALID_REGNUM),                                     \</u></td></tr>
<tr><th id="89">89</th><td><u>      DEFINE_FPR(f3, LLDB_INVALID_REGNUM),                                     \</u></td></tr>
<tr><th id="90">90</th><td><u>      DEFINE_FPR(f4, LLDB_INVALID_REGNUM),                                     \</u></td></tr>
<tr><th id="91">91</th><td><u>      DEFINE_FPR(f5, LLDB_INVALID_REGNUM),                                     \</u></td></tr>
<tr><th id="92">92</th><td><u>      DEFINE_FPR(f6, LLDB_INVALID_REGNUM),                                     \</u></td></tr>
<tr><th id="93">93</th><td><u>      DEFINE_FPR(f7, LLDB_INVALID_REGNUM),                                     \</u></td></tr>
<tr><th id="94">94</th><td><u>      DEFINE_FPR(f8, LLDB_INVALID_REGNUM),                                     \</u></td></tr>
<tr><th id="95">95</th><td><u>      DEFINE_FPR(f9, LLDB_INVALID_REGNUM),                                     \</u></td></tr>
<tr><th id="96">96</th><td><u>      DEFINE_FPR(f10, LLDB_INVALID_REGNUM),                                    \</u></td></tr>
<tr><th id="97">97</th><td><u>      DEFINE_FPR(f11, LLDB_INVALID_REGNUM),                                    \</u></td></tr>
<tr><th id="98">98</th><td><u>      DEFINE_FPR(f12, LLDB_INVALID_REGNUM),                                    \</u></td></tr>
<tr><th id="99">99</th><td><u>      DEFINE_FPR(f13, LLDB_INVALID_REGNUM),                                    \</u></td></tr>
<tr><th id="100">100</th><td><u>      DEFINE_FPR(f14, LLDB_INVALID_REGNUM),                                    \</u></td></tr>
<tr><th id="101">101</th><td><u>      DEFINE_FPR(f15, LLDB_INVALID_REGNUM),                                    \</u></td></tr>
<tr><th id="102">102</th><td><u>      DEFINE_FPR(f16, LLDB_INVALID_REGNUM),                                    \</u></td></tr>
<tr><th id="103">103</th><td><u>      DEFINE_FPR(f17, LLDB_INVALID_REGNUM),                                    \</u></td></tr>
<tr><th id="104">104</th><td><u>      DEFINE_FPR(f18, LLDB_INVALID_REGNUM),                                    \</u></td></tr>
<tr><th id="105">105</th><td><u>      DEFINE_FPR(f19, LLDB_INVALID_REGNUM),                                    \</u></td></tr>
<tr><th id="106">106</th><td><u>      DEFINE_FPR(f20, LLDB_INVALID_REGNUM),                                    \</u></td></tr>
<tr><th id="107">107</th><td><u>      DEFINE_FPR(f21, LLDB_INVALID_REGNUM),                                    \</u></td></tr>
<tr><th id="108">108</th><td><u>      DEFINE_FPR(f22, LLDB_INVALID_REGNUM),                                    \</u></td></tr>
<tr><th id="109">109</th><td><u>      DEFINE_FPR(f23, LLDB_INVALID_REGNUM),                                    \</u></td></tr>
<tr><th id="110">110</th><td><u>      DEFINE_FPR(f24, LLDB_INVALID_REGNUM),                                    \</u></td></tr>
<tr><th id="111">111</th><td><u>      DEFINE_FPR(f25, LLDB_INVALID_REGNUM),                                    \</u></td></tr>
<tr><th id="112">112</th><td><u>      DEFINE_FPR(f26, LLDB_INVALID_REGNUM),                                    \</u></td></tr>
<tr><th id="113">113</th><td><u>      DEFINE_FPR(f27, LLDB_INVALID_REGNUM),                                    \</u></td></tr>
<tr><th id="114">114</th><td><u>      DEFINE_FPR(f28, LLDB_INVALID_REGNUM),                                    \</u></td></tr>
<tr><th id="115">115</th><td><u>      DEFINE_FPR(f29, LLDB_INVALID_REGNUM),                                    \</u></td></tr>
<tr><th id="116">116</th><td><u>      DEFINE_FPR(f30, LLDB_INVALID_REGNUM),                                    \</u></td></tr>
<tr><th id="117">117</th><td><u>      DEFINE_FPR(f31, LLDB_INVALID_REGNUM),                                    \</u></td></tr>
<tr><th id="118">118</th><td><u>      {"fpscr",                                                                \</u></td></tr>
<tr><th id="119">119</th><td><u>       NULL,                                                                   \</u></td></tr>
<tr><th id="120">120</th><td><u>       8,                                                                      \</u></td></tr>
<tr><th id="121">121</th><td><u>       FPR_OFFSET(fpscr),                                                      \</u></td></tr>
<tr><th id="122">122</th><td><u>       <a class="enum" href="../../../../include/lldb/lldb-enumerations.h.html#lldb::eEncodingUint" title='lldb::eEncodingUint' data-ref="lldb::eEncodingUint" data-ref-filename="lldb..eEncodingUint">eEncodingUint</a>,                                                          \</u></td></tr>
<tr><th id="123">123</th><td><u>       <a class="enum" href="../../../../include/lldb/lldb-enumerations.h.html#lldb::eFormatHex" title='lldb::eFormatHex' data-ref="lldb::eFormatHex" data-ref-filename="lldb..eFormatHex">eFormatHex</a>,                                                             \</u></td></tr>
<tr><th id="124">124</th><td><u>       {<a class="enum" href="RegisterContext_powerpc.h.html#dwarf_fpscr_powerpc" title='dwarf_fpscr_powerpc' data-ref="dwarf_fpscr_powerpc" data-ref-filename="dwarf_fpscr_powerpc">dwarf_fpscr_powerpc</a>, <a class="enum" href="RegisterContext_powerpc.h.html#dwarf_fpscr_powerpc" title='dwarf_fpscr_powerpc' data-ref="dwarf_fpscr_powerpc" data-ref-filename="dwarf_fpscr_powerpc">dwarf_fpscr_powerpc</a>, LLDB_INVALID_REGNUM,         \</u></td></tr>
<tr><th id="125">125</th><td><u>        LLDB_INVALID_REGNUM, <a class="enum" href="RegisterContextPOSIX_powerpc.h.html#fpr_fpscr_powerpc" title='fpr_fpscr_powerpc' data-ref="fpr_fpscr_powerpc" data-ref-filename="fpr_fpscr_powerpc">fpr_fpscr_powerpc</a>},                               \</u></td></tr>
<tr><th id="126">126</th><td><u>       NULL,                                                                   \</u></td></tr>
<tr><th id="127">127</th><td><u>       NULL,                                                                   \</u></td></tr>
<tr><th id="128">128</th><td><u>       NULL,                                                                   \</u></td></tr>
<tr><th id="129">129</th><td><u>       0},                                                                     \</u></td></tr>
<tr><th id="130">130</th><td><u>      DEFINE_VMX(v0, LLDB_INVALID_REGNUM),                                     \</u></td></tr>
<tr><th id="131">131</th><td><u>      DEFINE_VMX(v1, LLDB_INVALID_REGNUM),                                     \</u></td></tr>
<tr><th id="132">132</th><td><u>      DEFINE_VMX(v2, LLDB_INVALID_REGNUM),                                     \</u></td></tr>
<tr><th id="133">133</th><td><u>      DEFINE_VMX(v3, LLDB_INVALID_REGNUM),                                     \</u></td></tr>
<tr><th id="134">134</th><td><u>      DEFINE_VMX(v4, LLDB_INVALID_REGNUM),                                     \</u></td></tr>
<tr><th id="135">135</th><td><u>      DEFINE_VMX(v5, LLDB_INVALID_REGNUM),                                     \</u></td></tr>
<tr><th id="136">136</th><td><u>      DEFINE_VMX(v6, LLDB_INVALID_REGNUM),                                     \</u></td></tr>
<tr><th id="137">137</th><td><u>      DEFINE_VMX(v7, LLDB_INVALID_REGNUM),                                     \</u></td></tr>
<tr><th id="138">138</th><td><u>      DEFINE_VMX(v8, LLDB_INVALID_REGNUM),                                     \</u></td></tr>
<tr><th id="139">139</th><td><u>      DEFINE_VMX(v9, LLDB_INVALID_REGNUM),                                     \</u></td></tr>
<tr><th id="140">140</th><td><u>      DEFINE_VMX(v10, LLDB_INVALID_REGNUM),                                    \</u></td></tr>
<tr><th id="141">141</th><td><u>      DEFINE_VMX(v11, LLDB_INVALID_REGNUM),                                    \</u></td></tr>
<tr><th id="142">142</th><td><u>      DEFINE_VMX(v12, LLDB_INVALID_REGNUM),                                    \</u></td></tr>
<tr><th id="143">143</th><td><u>      DEFINE_VMX(v13, LLDB_INVALID_REGNUM),                                    \</u></td></tr>
<tr><th id="144">144</th><td><u>      DEFINE_VMX(v14, LLDB_INVALID_REGNUM),                                    \</u></td></tr>
<tr><th id="145">145</th><td><u>      DEFINE_VMX(v15, LLDB_INVALID_REGNUM),                                    \</u></td></tr>
<tr><th id="146">146</th><td><u>      DEFINE_VMX(v16, LLDB_INVALID_REGNUM),                                    \</u></td></tr>
<tr><th id="147">147</th><td><u>      DEFINE_VMX(v17, LLDB_INVALID_REGNUM),                                    \</u></td></tr>
<tr><th id="148">148</th><td><u>      DEFINE_VMX(v18, LLDB_INVALID_REGNUM),                                    \</u></td></tr>
<tr><th id="149">149</th><td><u>      DEFINE_VMX(v19, LLDB_INVALID_REGNUM),                                    \</u></td></tr>
<tr><th id="150">150</th><td><u>      DEFINE_VMX(v20, LLDB_INVALID_REGNUM),                                    \</u></td></tr>
<tr><th id="151">151</th><td><u>      DEFINE_VMX(v21, LLDB_INVALID_REGNUM),                                    \</u></td></tr>
<tr><th id="152">152</th><td><u>      DEFINE_VMX(v22, LLDB_INVALID_REGNUM),                                    \</u></td></tr>
<tr><th id="153">153</th><td><u>      DEFINE_VMX(v23, LLDB_INVALID_REGNUM),                                    \</u></td></tr>
<tr><th id="154">154</th><td><u>      DEFINE_VMX(v24, LLDB_INVALID_REGNUM),                                    \</u></td></tr>
<tr><th id="155">155</th><td><u>      DEFINE_VMX(v25, LLDB_INVALID_REGNUM),                                    \</u></td></tr>
<tr><th id="156">156</th><td><u>      DEFINE_VMX(v26, LLDB_INVALID_REGNUM),                                    \</u></td></tr>
<tr><th id="157">157</th><td><u>      DEFINE_VMX(v27, LLDB_INVALID_REGNUM),                                    \</u></td></tr>
<tr><th id="158">158</th><td><u>      DEFINE_VMX(v28, LLDB_INVALID_REGNUM),                                    \</u></td></tr>
<tr><th id="159">159</th><td><u>      DEFINE_VMX(v29, LLDB_INVALID_REGNUM),                                    \</u></td></tr>
<tr><th id="160">160</th><td><u>      DEFINE_VMX(v30, LLDB_INVALID_REGNUM),                                    \</u></td></tr>
<tr><th id="161">161</th><td><u>      DEFINE_VMX(v31, LLDB_INVALID_REGNUM),                                    \</u></td></tr>
<tr><th id="162">162</th><td><u>      {"vrsave",                                                               \</u></td></tr>
<tr><th id="163">163</th><td><u>       NULL,                                                                   \</u></td></tr>
<tr><th id="164">164</th><td><u>       4,                                                                      \</u></td></tr>
<tr><th id="165">165</th><td><u>       VMX_OFFSET(vrsave),                                                     \</u></td></tr>
<tr><th id="166">166</th><td><u>       <a class="enum" href="../../../../include/lldb/lldb-enumerations.h.html#lldb::eEncodingUint" title='lldb::eEncodingUint' data-ref="lldb::eEncodingUint" data-ref-filename="lldb..eEncodingUint">eEncodingUint</a>,                                                          \</u></td></tr>
<tr><th id="167">167</th><td><u>       <a class="enum" href="../../../../include/lldb/lldb-enumerations.h.html#lldb::eFormatHex" title='lldb::eFormatHex' data-ref="lldb::eFormatHex" data-ref-filename="lldb..eFormatHex">eFormatHex</a>,                                                             \</u></td></tr>
<tr><th id="168">168</th><td><u>       {<a class="enum" href="RegisterContext_powerpc.h.html#dwarf_vrsave_powerpc" title='dwarf_vrsave_powerpc' data-ref="dwarf_vrsave_powerpc" data-ref-filename="dwarf_vrsave_powerpc">dwarf_vrsave_powerpc</a>, <a class="enum" href="RegisterContext_powerpc.h.html#dwarf_vrsave_powerpc" title='dwarf_vrsave_powerpc' data-ref="dwarf_vrsave_powerpc" data-ref-filename="dwarf_vrsave_powerpc">dwarf_vrsave_powerpc</a>, LLDB_INVALID_REGNUM,       \</u></td></tr>
<tr><th id="169">169</th><td><u>        LLDB_INVALID_REGNUM, <a class="enum" href="RegisterContextPOSIX_powerpc.h.html#vmx_vrsave_powerpc" title='vmx_vrsave_powerpc' data-ref="vmx_vrsave_powerpc" data-ref-filename="vmx_vrsave_powerpc">vmx_vrsave_powerpc</a>},                              \</u></td></tr>
<tr><th id="170">170</th><td><u>       NULL,                                                                   \</u></td></tr>
<tr><th id="171">171</th><td><u>       NULL,                                                                   \</u></td></tr>
<tr><th id="172">172</th><td><u>       NULL,                                                                   \</u></td></tr>
<tr><th id="173">173</th><td><u>       0},                                                                     \</u></td></tr>
<tr><th id="174">174</th><td><u>      {"vscr",                                                                 \</u></td></tr>
<tr><th id="175">175</th><td><u>       NULL,                                                                   \</u></td></tr>
<tr><th id="176">176</th><td><u>       4,                                                                      \</u></td></tr>
<tr><th id="177">177</th><td><u>       VMX_OFFSET(vscr),                                                       \</u></td></tr>
<tr><th id="178">178</th><td><u>       <a class="enum" href="../../../../include/lldb/lldb-enumerations.h.html#lldb::eEncodingUint" title='lldb::eEncodingUint' data-ref="lldb::eEncodingUint" data-ref-filename="lldb..eEncodingUint">eEncodingUint</a>,                                                          \</u></td></tr>
<tr><th id="179">179</th><td><u>       <a class="enum" href="../../../../include/lldb/lldb-enumerations.h.html#lldb::eFormatHex" title='lldb::eFormatHex' data-ref="lldb::eFormatHex" data-ref-filename="lldb..eFormatHex">eFormatHex</a>,                                                             \</u></td></tr>
<tr><th id="180">180</th><td><u>       {<a class="enum" href="RegisterContext_powerpc.h.html#dwarf_vscr_powerpc" title='dwarf_vscr_powerpc' data-ref="dwarf_vscr_powerpc" data-ref-filename="dwarf_vscr_powerpc">dwarf_vscr_powerpc</a>, <a class="enum" href="RegisterContext_powerpc.h.html#dwarf_vscr_powerpc" title='dwarf_vscr_powerpc' data-ref="dwarf_vscr_powerpc" data-ref-filename="dwarf_vscr_powerpc">dwarf_vscr_powerpc</a>, LLDB_INVALID_REGNUM,           \</u></td></tr>
<tr><th id="181">181</th><td><u>        LLDB_INVALID_REGNUM, <a class="enum" href="RegisterContextPOSIX_powerpc.h.html#vmx_vscr_powerpc" title='vmx_vscr_powerpc' data-ref="vmx_vscr_powerpc" data-ref-filename="vmx_vscr_powerpc">vmx_vscr_powerpc</a>},                                \</u></td></tr>
<tr><th id="182">182</th><td><u>       NULL,                                                                   \</u></td></tr>
<tr><th id="183">183</th><td><u>       NULL,                                                                   \</u></td></tr>
<tr><th id="184">184</th><td><u>       NULL,                                                                   \</u></td></tr>
<tr><th id="185">185</th><td><u>       0},</u></td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td><em>static</em> <a class="type" href="../../../../include/lldb/lldb-private-types.h.html#lldb_private::RegisterInfo" title='lldb_private::RegisterInfo' data-ref="lldb_private::RegisterInfo" data-ref-filename="lldb_private..RegisterInfo">RegisterInfo</a> <dfn class="decl def" id="g_register_infos_powerpc64" title='g_register_infos_powerpc64' data-ref="g_register_infos_powerpc64" data-ref-filename="g_register_infos_powerpc64">g_register_infos_powerpc64</dfn>[] = {</td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/GPR" data-ref="_M/GPR">GPR</dfn> <a class="typedef" href="RegisterContextFreeBSD_powerpc.cpp.html#GPR64" title='GPR64' data-type='struct _GPR64' data-ref="GPR64" data-ref-filename="GPR64">GPR64</a></u></td></tr>
<tr><th id="189">189</th><td>    <a class="macro" href="#48" title="{ &quot;r0&quot;, __null, (sizeof(((GPR64 *)__null)-&gt;r0)), (__builtin_offsetof(GPR64, r0)), eEncodingUint, eFormatHex, {dwarf_r0_powerpc, dwarf_r0_powerpc, (4294967295U), (4294967295U), gpr_r0_powerpc }, __null, __null, __null, 0 } , { &quot;r1&quot;, &quot;sp&quot;, (sizeof(((GPR64 *)__null)-&gt;r1)), (__builtin_offsetof(GPR64, r1)), eEncodingUint, eFormatHex, {dwarf_r1_powerpc, dwarf_r1_powerpc, 1, (4294967295U), gpr_r1_powerpc }, __null, __null, __null, 0 }, { &quot;r2&quot;, __null, (sizeof(((GPR64 *)__null)-&gt;r2)), (__builtin_offsetof(GPR64, r2)), eEncodingUint, eFormatHex, {dwarf_r2_powerpc, dwarf_r2_powerpc, (4294967295U), (4294967295U), gpr_r2_powerpc }, __null, __null, __null, 0 }, { &quot;r3&quot;, &quot;arg1&quot;, (sizeof(((GPR64 *)__null)-&gt;r3)), (__builtin_offsetof(GPR64, r3)), eEncodingUint, eFormatHex, {dwarf_r3_powerpc, dwarf_r3_powerpc, 5, (4294967295U), gpr_r3_powerpc }, __null, __null, __null, 0 }, { &quot;r4&quot;, &quot;arg2&quot;, (sizeof(((GPR64 *)__null)-&gt;r4)), (__builtin_offsetof(GPR64, r4)), eEncodingUint, eFormatHex, {dwarf_r4_powerpc, dwarf_r4_powerpc, 6, (4294967295U), gpr_r4_powerpc }, __null, __null, __null, 0 }, { &quot;r5&quot;, &quot;arg3&quot;, (sizeof(((GPR64 *)__null)-&gt;r5)), (__builtin_offsetof(GPR64, r5)), eEncodingUint, eFormatHex, {dwarf_r5_powerpc, dwarf_r5_powerpc, 7, (4294967295U), gpr_r5_powerpc }, __null, __null, __null, 0 }, { &quot;r6&quot;, &quot;arg4&quot;, (sizeof(((GPR64 *)__null)-&gt;r6)), (__builtin_offsetof(GPR64, r6)), eEncodingUint, eFormatHex, {dwarf_r6_powerpc, dwarf_r6_powerpc, 8, (4294967295U), gpr_r6_powerpc }, __null, __null, __null, 0 }, { &quot;r7&quot;, &quot;arg5&quot;, (sizeof(((GPR64 *)__null)-&gt;r7)), (__builtin_offsetof(GPR64, r7)), eEncodingUint, eFormatHex, {dwarf_r7_powerpc, dwarf_r7_powerpc, 9, (4294967295U), gpr_r7_powerpc }, __null, __null, __null, 0 }, { &quot;r8&quot;, &quot;arg6&quot;, (sizeof(((GPR64 *)__null)-&gt;r8)), (__builtin_offsetof(GPR64, r8)), eEncodingUint, eFormatHex, {dwarf_r8_powerpc, dwarf_r8_powerpc, 10, (4294967295U), gpr_r8_powerpc }, __null, __null, __null, 0 }, { &quot;r9&quot;, &quot;arg7&quot;, (sizeof(((GPR64 *)__null)-&gt;r9)), (__builtin_offsetof(GPR64, r9)), eEncodingUint, eFormatHex, {dwarf_r9_powerpc, dwarf_r9_powerpc, 11, (4294967295U), gpr_r9_powerpc }, __null, __null, __null, 0 }, { &quot;r10&quot;, &quot;arg8&quot;, (sizeof(((GPR64 *)__null)-&gt;r10)), (__builtin_offsetof(GPR64, r10)), eEncodingUint, eFormatHex, {dwarf_r10_powerpc, dwarf_r10_powerpc, 12, (4294967295U), gpr_r10_powerpc }, __null, __null, __null, 0 }, { &quot;r11&quot;, __null, (sizeof(((GPR64 *)__null)-&gt;r11)), (__builtin_offsetof(GPR64, r11)), eEncodingUint, eFormatHex, {dwarf_r11_powerpc, dwarf_r11_powerpc, (4294967295U), (4294967295U), gpr_r11_powerpc }, __null, __null, __null, 0 }, { &quot;r12&quot;, __null, (sizeof(((GPR64 *)__null)-&gt;r12)), (__builtin_offsetof(GPR64, r12)), eEncodingUint, eFormatHex, {dwarf_r12_powerpc, dwarf_r12_powerpc, (4294967295U), (4294967295U), gpr_r12_powerpc }, __null, __null, __null, 0 }, { &quot;r13&quot;, __null, (sizeof(((GPR64 *)__null)-&gt;r13)), (__builtin_offsetof(GPR64, r13)), eEncodingUint, eFormatHex, {dwarf_r13_powerpc, dwarf_r13_powerpc, (4294967295U), (4294967295U), gpr_r13_powerpc }, __null, __null, __null, 0 }, { &quot;r14&quot;, __null, (sizeof(((GPR64 *)__null)-&gt;r14)), (__builtin_offsetof(GPR64, r14)), eEncodingUint, eFormatHex, {dwarf_r14_powerpc, dwarf_r14_powerpc, (4294967295U), (4294967295U), gpr_r14_powerpc }, __null, __null, __null, 0 }, { &quot;r15&quot;, __null, (sizeof(((GPR64 *)__null)-&gt;r15)), (__builtin_offsetof(GPR64, r15)), eEncodingUint, eFormatHex, {dwarf_r15_powerpc, dwarf_r15_powerpc, (4294967295U), (4294967295U), gpr_r15_powerpc }, __null, __null, __null, 0 }, { &quot;r16&quot;, __null, (sizeof(((GPR64 *)__null)-&gt;r16)), (__builtin_offsetof(GPR64, r16)), eEncodingUint, eFormatHex, {dwarf_r16_powerpc, dwarf_r16_powerpc, (4294967295U), (4294967295U), gpr_r16_powerpc }, __null, __null, __null, 0 }, { &quot;r17&quot;, __null, (sizeof(((GPR64 *)__null)-&gt;r17)), (__builtin_offsetof(GPR64, r17)), eEncodingUint, eFormatHex, {dwarf_r17_powerpc, dwarf_r17_powerpc, (4294967295U), (4294967295U), gpr_r17_powerpc }, __null, __null, __null, 0 }, { &quot;r18&quot;, __null, (sizeof(((GPR64 *)__null)-&gt;r18)), (__builtin_offsetof(GPR64, r18)), eEncodingUint, eFormatHex, {dwarf_r18_powerpc, dwarf_r18_powerpc, (4294967295U), (4294967295U), gpr_r18_powerpc }, __null, __null, __null, 0 }, { &quot;r19&quot;, __null, (sizeof(((GPR64 *)__null)-&gt;r19)), (__builtin_offsetof(GPR64, r19)), eEncodingUint, eFormatHex, {dwarf_r19_powerpc, dwarf_r19_powerpc, (4294967295U), (4294967295U), gpr_r19_powerpc }, __null, __null, __null, 0 }, { &quot;r20&quot;, __null, (sizeof(((GPR64 *)__null)-&gt;r20)), (__builtin_offsetof(GPR64, r20)), eEncodingUint, eFormatHex, {dwarf_r20_powerpc, dwarf_r20_powerpc, (4294967295U), (4294967295U), gpr_r20_powerpc }, __null, __null, __null, 0 }, { &quot;r21&quot;, __null, (sizeof(((GPR64 *)__null)-&gt;r21)), (__builtin_offsetof(GPR64, r21)), eEncodingUint, eFormatHex, {dwarf_r21_powerpc, dwarf_r21_powerpc, (4294967295U), (4294967295U), gpr_r21_powerpc }, __null, __null, __null, 0 }, { &quot;r22&quot;, __null, (sizeof(((GPR64 *)__null)-&gt;r22)), (__builtin_offsetof(GPR64, r22)), eEncodingUint, eFormatHex, {dwarf_r22_powerpc, dwarf_r22_powerpc, (4294967295U), (4294967295U), gpr_r22_powerpc }, __null, __null, __null, 0 }, { &quot;r23&quot;, __null, (sizeof(((GPR64 *)__null)-&gt;r23)), (__builtin_offsetof(GPR64, r23)), eEncodingUint, eFormatHex, {dwarf_r23_powerpc, dwarf_r23_powerpc, (4294967295U), (4294967295U), gpr_r23_powerpc }, __null, __null, __null, 0 }, { &quot;r24&quot;, __null, (sizeof(((GPR64 *)__null)-&gt;r24)), (__builtin_offsetof(GPR64, r24)), eEncodingUint, eFormatHex, {dwarf_r24_powerpc, dwarf_r24_powerpc, (4294967295U), (4294967295U), gpr_r24_powerpc }, __null, __null, __null, 0 }, { &quot;r25&quot;, __null, (sizeof(((GPR64 *)__null)-&gt;r25)), (__builtin_offsetof(GPR64, r25)), eEncodingUint, eFormatHex, {dwarf_r25_powerpc, dwarf_r25_powerpc, (4294967295U), (4294967295U), gpr_r25_powerpc }, __null, __null, __null, 0 }, { &quot;r26&quot;, __null, (sizeof(((GPR64 *)__null)-&gt;r26)), (__builtin_offsetof(GPR64, r26)), eEncodingUint, eFormatHex, {dwarf_r26_powerpc, dwarf_r26_powerpc, (4294967295U), (4294967295U), gpr_r26_powerpc }, __null, __null, __null, 0 }, { &quot;r27&quot;, __null, (sizeof(((GPR64 *)__null)-&gt;r27)), (__builtin_offsetof(GPR64, r27)), eEncodingUint, eFormatHex, {dwarf_r27_powerpc, dwarf_r27_powerpc, (4294967295U), (4294967295U), gpr_r27_powerpc }, __null, __null, __null, 0 }, { &quot;r28&quot;, __null, (sizeof(((GPR64 *)__null)-&gt;r28)), (__builtin_offsetof(GPR64, r28)), eEncodingUint, eFormatHex, {dwarf_r28_powerpc, dwarf_r28_powerpc, (4294967295U), (4294967295U), gpr_r28_powerpc }, __null, __null, __null, 0 }, { &quot;r29&quot;, __null, (sizeof(((GPR64 *)__null)-&gt;r29)), (__builtin_offsetof(GPR64, r29)), eEncodingUint, eFormatHex, {dwarf_r29_powerpc, dwarf_r29_powerpc, (4294967295U), (4294967295U), gpr_r29_powerpc }, __null, __null, __null, 0 }, { &quot;r30&quot;, __null, (sizeof(((GPR64 *)__null)-&gt;r30)), (__builtin_offsetof(GPR64, r30)), eEncodingUint, eFormatHex, {dwarf_r30_powerpc, dwarf_r30_powerpc, (4294967295U), (4294967295U), gpr_r30_powerpc }, __null, __null, __null, 0 }, { &quot;r31&quot;, __null, (sizeof(((GPR64 *)__null)-&gt;r31)), (__builtin_offsetof(GPR64, r31)), eEncodingUint, eFormatHex, {dwarf_r31_powerpc, dwarf_r31_powerpc, (4294967295U), (4294967295U), gpr_r31_powerpc }, __null, __null, __null, 0 }, { &quot;lr&quot;, &quot;lr&quot;, (sizeof(((GPR64 *)__null)-&gt;lr)), (__builtin_offsetof(GPR64, lr)), eEncodingUint, eFormatHex, {dwarf_lr_powerpc, dwarf_lr_powerpc, 3, (4294967295U), gpr_lr_powerpc }, __null, __null, __null, 0 }, { &quot;cr&quot;, &quot;cr&quot;, (sizeof(((GPR64 *)__null)-&gt;cr)), (__builtin_offsetof(GPR64, cr)), eEncodingUint, eFormatHex, {dwarf_cr_powerpc, dwarf_cr_powerpc, 4, (4294967295U), gpr_cr_powerpc }, __null, __null, __null, 0 }, { &quot;xer&quot;, &quot;xer&quot;, (sizeof(((GPR64 *)__null)-&gt;xer)), (__builtin_offsetof(GPR64, xer)), eEncodingUint, eFormatHex, {dwarf_xer_powerpc, dwarf_xer_powerpc, (4294967295U), (4294967295U), gpr_xer_powerpc }, __null, __null, __null, 0 }, { &quot;ctr&quot;, &quot;ctr&quot;, (sizeof(((GPR64 *)__null)-&gt;ctr)), (__builtin_offsetof(GPR64, ctr)), eEncodingUint, eFormatHex, {dwarf_ctr_powerpc, dwarf_ctr_powerpc, (4294967295U), (4294967295U), gpr_ctr_powerpc }, __null, __null, __null, 0 }, { &quot;pc&quot;, &quot;pc&quot;, (sizeof(((GPR64 *)__null)-&gt;pc)), (__builtin_offsetof(GPR64, pc)), eEncodingUint, eFormatHex, {dwarf_pc_powerpc, dwarf_pc_powerpc, 0, (4294967295U), gpr_pc_powerpc }, __null, __null, __null, 0 }, { &quot;f0&quot;, __null, 8, (__builtin_offsetof(FPR, f0)), eEncodingIEEE754, eFormatFloat, {dwarf_f0_powerpc, dwarf_f0_powerpc, (4294967295U), (4294967295U), fpr_f0_powerpc }, __null, __null, __null, 0 }, { &quot;f1&quot;, __null, 8, (__builtin_offsetof(FPR, f1)), eEncodingIEEE754, eFormatFloat, {dwarf_f1_powerpc, dwarf_f1_powerpc, (4294967295U), (4294967295U), fpr_f1_powerpc }, __null, __null, __null, 0 }, { &quot;f2&quot;, __null, 8, (__builtin_offsetof(FPR, f2)), eEncodingIEEE754, eFormatFloat, {dwarf_f2_powerpc, dwarf_f2_powerpc, (4294967295U), (4294967295U), fpr_f2_powerpc }, __null, __null, __null, 0 }, { &quot;f3&quot;, __null, 8, (__builtin_offsetof(FPR, f3)), eEncodingIEEE754, eFormatFloat, {dwarf_f3_powerpc, dwarf_f3_powerpc, (4294967295U), (4294967295U), fpr_f3_powerpc }, __null, __null, __null, 0 }, { &quot;f4&quot;, __null, 8, (__builtin_offsetof(FPR, f4)), eEncodingIEEE754, eFormatFloat, {dwarf_f4_powerpc, dwarf_f4_powerpc, (4294967295U), (4294967295U), fpr_f4_powerpc }, __null, __null, __null, 0 }, { &quot;f5&quot;, __null, 8, (__builtin_offsetof(FPR, f5)), eEncodingIEEE754, eFormatFloat, {dwarf_f5_powerpc, dwarf_f5_powerpc, (4294967295U), (4294967295U), fpr_f5_powerpc }, __null, __null, __null, 0 }, { &quot;f6&quot;, __null, 8, (__builtin_offsetof(FPR, f6)), eEncodingIEEE754, eFormatFloat, {dwarf_f6_powerpc, dwarf_f6_powerpc, (4294967295U), (4294967295U), fpr_f6_powerpc }, __null, __null, __null, 0 }, { &quot;f7&quot;, __null, 8, (__builtin_offsetof(FPR, f7)), eEncodingIEEE754, eFormatFloat, {dwarf_f7_powerpc, dwarf_f7_powerpc, (4294967295U), (4294967295U), fpr_f7_powerpc }, __null, __null, __null, 0 }, { &quot;f8&quot;, __null, 8, (__builtin_offsetof(FPR, f8)), eEncodingIEEE754, eFormatFloat, {dwarf_f8_powerpc, dwarf_f8_powerpc, (4294967295U), (4294967295U), fpr_f8_powerpc }, __null, __null, __null, 0 }, { &quot;f9&quot;, __null, 8, (__builtin_offsetof(FPR, f9)), eEncodingIEEE754, eFormatFloat, {dwarf_f9_powerpc, dwarf_f9_powerpc, (4294967295U), (4294967295U), fpr_f9_powerpc }, __null, __null, __null, 0 }, { &quot;f10&quot;, __null, 8, (__builtin_offsetof(FPR, f10)), eEncodingIEEE754, eFormatFloat, {dwarf_f10_powerpc, dwarf_f10_powerpc, (4294967295U), (4294967295U), fpr_f10_powerpc }, __null, __null, __null, 0 }, { &quot;f11&quot;, __null, 8, (__builtin_offsetof(FPR, f11)), eEncodingIEEE754, eFormatFloat, {dwarf_f11_powerpc, dwarf_f11_powerpc, (4294967295U), (4294967295U), fpr_f11_powerpc }, __null, __null, __null, 0 }, { &quot;f12&quot;, __null, 8, (__builtin_offsetof(FPR, f12)), eEncodingIEEE754, eFormatFloat, {dwarf_f12_powerpc, dwarf_f12_powerpc, (4294967295U), (4294967295U), fpr_f12_powerpc }, __null, __null, __null, 0 }, { &quot;f13&quot;, __null, 8, (__builtin_offsetof(FPR, f13)), eEncodingIEEE754, eFormatFloat, {dwarf_f13_powerpc, dwarf_f13_powerpc, (4294967295U), (4294967295U), fpr_f13_powerpc }, __null, __null, __null, 0 }, { &quot;f14&quot;, __null, 8, (__builtin_offsetof(FPR, f14)), eEncodingIEEE754, eFormatFloat, {dwarf_f14_powerpc, dwarf_f14_powerpc, (4294967295U), (4294967295U), fpr_f14_powerpc }, __null, __null, __null, 0 }, { &quot;f15&quot;, __null, 8, (__builtin_offsetof(FPR, f15)), eEncodingIEEE754, eFormatFloat, {dwarf_f15_powerpc, dwarf_f15_powerpc, (4294967295U), (4294967295U), fpr_f15_powerpc }, __null, __null, __null, 0 }, { &quot;f16&quot;, __null, 8, (__builtin_offsetof(FPR, f16)), eEncodingIEEE754, eFormatFloat, {dwarf_f16_powerpc, dwarf_f16_powerpc, (4294967295U), (4294967295U), fpr_f16_powerpc }, __null, __null, __null, 0 }, { &quot;f17&quot;, __null, 8, (__builtin_offsetof(FPR, f17)), eEncodingIEEE754, eFormatFloat, {dwarf_f17_powerpc, dwarf_f17_powerpc, (4294967295U), (4294967295U), fpr_f17_powerpc }, __null, __null, __null, 0 }, { &quot;f18&quot;, __null, 8, (__builtin_offsetof(FPR, f18)), eEncodingIEEE754, eFormatFloat, {dwarf_f18_powerpc, dwarf_f18_powerpc, (4294967295U), (4294967295U), fpr_f18_powerpc }, __null, __null, __null, 0 }, { &quot;f19&quot;, __null, 8, (__builtin_offsetof(FPR, f19)), eEncodingIEEE754, eFormatFloat, {dwarf_f19_powerpc, dwarf_f19_powerpc, (4294967295U), (4294967295U), fpr_f19_powerpc }, __null, __null, __null, 0 }, { &quot;f20&quot;, __null, 8, (__builtin_offsetof(FPR, f20)), eEncodingIEEE754, eFormatFloat, {dwarf_f20_powerpc, dwarf_f20_powerpc, (4294967295U), (4294967295U), fpr_f20_powerpc }, __null, __null, __null, 0 }, { &quot;f21&quot;, __null, 8, (__builtin_offsetof(FPR, f21)), eEncodingIEEE754, eFormatFloat, {dwarf_f21_powerpc, dwarf_f21_powerpc, (4294967295U), (4294967295U), fpr_f21_powerpc }, __null, __null, __null, 0 }, { &quot;f22&quot;, __null, 8, (__builtin_offsetof(FPR, f22)), eEncodingIEEE754, eFormatFloat, {dwarf_f22_powerpc, dwarf_f22_powerpc, (4294967295U), (4294967295U), fpr_f22_powerpc }, __null, __null, __null, 0 }, { &quot;f23&quot;, __null, 8, (__builtin_offsetof(FPR, f23)), eEncodingIEEE754, eFormatFloat, {dwarf_f23_powerpc, dwarf_f23_powerpc, (4294967295U), (4294967295U), fpr_f23_powerpc }, __null, __null, __null, 0 }, { &quot;f24&quot;, __null, 8, (__builtin_offsetof(FPR, f24)), eEncodingIEEE754, eFormatFloat, {dwarf_f24_powerpc, dwarf_f24_powerpc, (4294967295U), (4294967295U), fpr_f24_powerpc }, __null, __null, __null, 0 }, { &quot;f25&quot;, __null, 8, (__builtin_offsetof(FPR, f25)), eEncodingIEEE754, eFormatFloat, {dwarf_f25_powerpc, dwarf_f25_powerpc, (4294967295U), (4294967295U), fpr_f25_powerpc }, __null, __null, __null, 0 }, { &quot;f26&quot;, __null, 8, (__builtin_offsetof(FPR, f26)), eEncodingIEEE754, eFormatFloat, {dwarf_f26_powerpc, dwarf_f26_powerpc, (4294967295U), (4294967295U), fpr_f26_powerpc }, __null, __null, __null, 0 }, { &quot;f27&quot;, __null, 8, (__builtin_offsetof(FPR, f27)), eEncodingIEEE754, eFormatFloat, {dwarf_f27_powerpc, dwarf_f27_powerpc, (4294967295U), (4294967295U), fpr_f27_powerpc }, __null, __null, __null, 0 }, { &quot;f28&quot;, __null, 8, (__builtin_offsetof(FPR, f28)), eEncodingIEEE754, eFormatFloat, {dwarf_f28_powerpc, dwarf_f28_powerpc, (4294967295U), (4294967295U), fpr_f28_powerpc }, __null, __null, __null, 0 }, { &quot;f29&quot;, __null, 8, (__builtin_offsetof(FPR, f29)), eEncodingIEEE754, eFormatFloat, {dwarf_f29_powerpc, dwarf_f29_powerpc, (4294967295U), (4294967295U), fpr_f29_powerpc }, __null, __null, __null, 0 }, { &quot;f30&quot;, __null, 8, (__builtin_offsetof(FPR, f30)), eEncodingIEEE754, eFormatFloat, {dwarf_f30_powerpc, dwarf_f30_powerpc, (4294967295U), (4294967295U), fpr_f30_powerpc }, __null, __null, __null, 0 }, { &quot;f31&quot;, __null, 8, (__builtin_offsetof(FPR, f31)), eEncodingIEEE754, eFormatFloat, {dwarf_f31_powerpc, dwarf_f31_powerpc, (4294967295U), (4294967295U), fpr_f31_powerpc }, __null, __null, __null, 0 }, {&quot;fpscr&quot;, __null, 8, (__builtin_offsetof(FPR, fpscr)), eEncodingUint, eFormatHex, {dwarf_fpscr_powerpc, dwarf_fpscr_powerpc, (4294967295U), (4294967295U), fpr_fpscr_powerpc}, __null, __null, __null, 0}, { &quot;v0&quot;, __null, 16, (__builtin_offsetof(VMX, v0)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v0_powerpc, dwarf_v0_powerpc, (4294967295U), (4294967295U), vmx_v0_powerpc }, __null, __null, __null, 0 }, { &quot;v1&quot;, __null, 16, (__builtin_offsetof(VMX, v1)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v1_powerpc, dwarf_v1_powerpc, (4294967295U), (4294967295U), vmx_v1_powerpc }, __null, __null, __null, 0 }, { &quot;v2&quot;, __null, 16, (__builtin_offsetof(VMX, v2)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v2_powerpc, dwarf_v2_powerpc, (4294967295U), (4294967295U), vmx_v2_powerpc }, __null, __null, __null, 0 }, { &quot;v3&quot;, __null, 16, (__builtin_offsetof(VMX, v3)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v3_powerpc, dwarf_v3_powerpc, (4294967295U), (4294967295U), vmx_v3_powerpc }, __null, __null, __null, 0 }, { &quot;v4&quot;, __null, 16, (__builtin_offsetof(VMX, v4)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v4_powerpc, dwarf_v4_powerpc, (4294967295U), (4294967295U), vmx_v4_powerpc }, __null, __null, __null, 0 }, { &quot;v5&quot;, __null, 16, (__builtin_offsetof(VMX, v5)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v5_powerpc, dwarf_v5_powerpc, (4294967295U), (4294967295U), vmx_v5_powerpc }, __null, __null, __null, 0 }, { &quot;v6&quot;, __null, 16, (__builtin_offsetof(VMX, v6)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v6_powerpc, dwarf_v6_powerpc, (4294967295U), (4294967295U), vmx_v6_powerpc }, __null, __null, __null, 0 }, { &quot;v7&quot;, __null, 16, (__builtin_offsetof(VMX, v7)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v7_powerpc, dwarf_v7_powerpc, (4294967295U), (4294967295U), vmx_v7_powerpc }, __null, __null, __null, 0 }, { &quot;v8&quot;, __null, 16, (__builtin_offsetof(VMX, v8)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v8_powerpc, dwarf_v8_powerpc, (4294967295U), (4294967295U), vmx_v8_powerpc }, __null, __null, __null, 0 }, { &quot;v9&quot;, __null, 16, (__builtin_offsetof(VMX, v9)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v9_powerpc, dwarf_v9_powerpc, (4294967295U), (4294967295U), vmx_v9_powerpc }, __null, __null, __null, 0 }, { &quot;v10&quot;, __null, 16, (__builtin_offsetof(VMX, v10)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v10_powerpc, dwarf_v10_powerpc, (4294967295U), (4294967295U), vmx_v10_powerpc }, __null, __null, __null, 0 }, { &quot;v11&quot;, __null, 16, (__builtin_offsetof(VMX, v11)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v11_powerpc, dwarf_v11_powerpc, (4294967295U), (4294967295U), vmx_v11_powerpc }, __null, __null, __null, 0 }, { &quot;v12&quot;, __null, 16, (__builtin_offsetof(VMX, v12)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v12_powerpc, dwarf_v12_powerpc, (4294967295U), (4294967295U), vmx_v12_powerpc }, __null, __null, __null, 0 }, { &quot;v13&quot;, __null, 16, (__builtin_offsetof(VMX, v13)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v13_powerpc, dwarf_v13_powerpc, (4294967295U), (4294967295U), vmx_v13_powerpc }, __null, __null, __null, 0 }, { &quot;v14&quot;, __null, 16, (__builtin_offsetof(VMX, v14)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v14_powerpc, dwarf_v14_powerpc, (4294967295U), (4294967295U), vmx_v14_powerpc }, __null, __null, __null, 0 }, { &quot;v15&quot;, __null, 16, (__builtin_offsetof(VMX, v15)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v15_powerpc, dwarf_v15_powerpc, (4294967295U), (4294967295U), vmx_v15_powerpc }, __null, __null, __null, 0 }, { &quot;v16&quot;, __null, 16, (__builtin_offsetof(VMX, v16)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v16_powerpc, dwarf_v16_powerpc, (4294967295U), (4294967295U), vmx_v16_powerpc }, __null, __null, __null, 0 }, { &quot;v17&quot;, __null, 16, (__builtin_offsetof(VMX, v17)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v17_powerpc, dwarf_v17_powerpc, (4294967295U), (4294967295U), vmx_v17_powerpc }, __null, __null, __null, 0 }, { &quot;v18&quot;, __null, 16, (__builtin_offsetof(VMX, v18)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v18_powerpc, dwarf_v18_powerpc, (4294967295U), (4294967295U), vmx_v18_powerpc }, __null, __null, __null, 0 }, { &quot;v19&quot;, __null, 16, (__builtin_offsetof(VMX, v19)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v19_powerpc, dwarf_v19_powerpc, (4294967295U), (4294967295U), vmx_v19_powerpc }, __null, __null, __null, 0 }, { &quot;v20&quot;, __null, 16, (__builtin_offsetof(VMX, v20)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v20_powerpc, dwarf_v20_powerpc, (4294967295U), (4294967295U), vmx_v20_powerpc }, __null, __null, __null, 0 }, { &quot;v21&quot;, __null, 16, (__builtin_offsetof(VMX, v21)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v21_powerpc, dwarf_v21_powerpc, (4294967295U), (4294967295U), vmx_v21_powerpc }, __null, __null, __null, 0 }, { &quot;v22&quot;, __null, 16, (__builtin_offsetof(VMX, v22)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v22_powerpc, dwarf_v22_powerpc, (4294967295U), (4294967295U), vmx_v22_powerpc }, __null, __null, __null, 0 }, { &quot;v23&quot;, __null, 16, (__builtin_offsetof(VMX, v23)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v23_powerpc, dwarf_v23_powerpc, (4294967295U), (4294967295U), vmx_v23_powerpc }, __null, __null, __null, 0 }, { &quot;v24&quot;, __null, 16, (__builtin_offsetof(VMX, v24)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v24_powerpc, dwarf_v24_powerpc, (4294967295U), (4294967295U), vmx_v24_powerpc }, __null, __null, __null, 0 }, { &quot;v25&quot;, __null, 16, (__builtin_offsetof(VMX, v25)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v25_powerpc, dwarf_v25_powerpc, (4294967295U), (4294967295U), vmx_v25_powerpc }, __null, __null, __null, 0 }, { &quot;v26&quot;, __null, 16, (__builtin_offsetof(VMX, v26)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v26_powerpc, dwarf_v26_powerpc, (4294967295U), (4294967295U), vmx_v26_powerpc }, __null, __null, __null, 0 }, { &quot;v27&quot;, __null, 16, (__builtin_offsetof(VMX, v27)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v27_powerpc, dwarf_v27_powerpc, (4294967295U), (4294967295U), vmx_v27_powerpc }, __null, __null, __null, 0 }, { &quot;v28&quot;, __null, 16, (__builtin_offsetof(VMX, v28)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v28_powerpc, dwarf_v28_powerpc, (4294967295U), (4294967295U), vmx_v28_powerpc }, __null, __null, __null, 0 }, { &quot;v29&quot;, __null, 16, (__builtin_offsetof(VMX, v29)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v29_powerpc, dwarf_v29_powerpc, (4294967295U), (4294967295U), vmx_v29_powerpc }, __null, __null, __null, 0 }, { &quot;v30&quot;, __null, 16, (__builtin_offsetof(VMX, v30)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v30_powerpc, dwarf_v30_powerpc, (4294967295U), (4294967295U), vmx_v30_powerpc }, __null, __null, __null, 0 }, { &quot;v31&quot;, __null, 16, (__builtin_offsetof(VMX, v31)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v31_powerpc, dwarf_v31_powerpc, (4294967295U), (4294967295U), vmx_v31_powerpc }, __null, __null, __null, 0 }, {&quot;vrsave&quot;, __null, 4, (__builtin_offsetof(VMX, vrsave)), eEncodingUint, eFormatHex, {dwarf_vrsave_powerpc, dwarf_vrsave_powerpc, (4294967295U), (4294967295U), vmx_vrsave_powerpc}, __null, __null, __null, 0}, {&quot;vscr&quot;, __null, 4, (__builtin_offsetof(VMX, vscr)), eEncodingUint, eFormatHex, {dwarf_vscr_powerpc, dwarf_vscr_powerpc, (4294967295U), (4294967295U), vmx_vscr_powerpc}, __null, __null, __null, 0}," data-ref="_M/POWERPC_REGS">POWERPC_REGS</a></td></tr>
<tr><th id="190">190</th><td><u>#undef <a class="macro" href="#188" data-ref="_M/GPR">GPR</a></u></td></tr>
<tr><th id="191">191</th><td>};</td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td><em>static</em> <a class="type" href="../../../../include/lldb/lldb-private-types.h.html#lldb_private::RegisterInfo" title='lldb_private::RegisterInfo' data-ref="lldb_private::RegisterInfo" data-ref-filename="lldb_private..RegisterInfo">RegisterInfo</a> <dfn class="decl def" id="g_register_infos_powerpc32" title='g_register_infos_powerpc32' data-ref="g_register_infos_powerpc32" data-ref-filename="g_register_infos_powerpc32">g_register_infos_powerpc32</dfn>[] = {</td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/GPR" data-ref="_M/GPR">GPR</dfn> <a class="typedef" href="RegisterContextFreeBSD_powerpc.cpp.html#GPR32" title='GPR32' data-type='struct _GPR32' data-ref="GPR32" data-ref-filename="GPR32">GPR32</a></u></td></tr>
<tr><th id="195">195</th><td>    <a class="macro" href="#48" title="{ &quot;r0&quot;, __null, (sizeof(((GPR32 *)__null)-&gt;r0)), (__builtin_offsetof(GPR32, r0)), eEncodingUint, eFormatHex, {dwarf_r0_powerpc, dwarf_r0_powerpc, (4294967295U), (4294967295U), gpr_r0_powerpc }, __null, __null, __null, 0 } , { &quot;r1&quot;, &quot;sp&quot;, (sizeof(((GPR32 *)__null)-&gt;r1)), (__builtin_offsetof(GPR32, r1)), eEncodingUint, eFormatHex, {dwarf_r1_powerpc, dwarf_r1_powerpc, 1, (4294967295U), gpr_r1_powerpc }, __null, __null, __null, 0 }, { &quot;r2&quot;, __null, (sizeof(((GPR32 *)__null)-&gt;r2)), (__builtin_offsetof(GPR32, r2)), eEncodingUint, eFormatHex, {dwarf_r2_powerpc, dwarf_r2_powerpc, (4294967295U), (4294967295U), gpr_r2_powerpc }, __null, __null, __null, 0 }, { &quot;r3&quot;, &quot;arg1&quot;, (sizeof(((GPR32 *)__null)-&gt;r3)), (__builtin_offsetof(GPR32, r3)), eEncodingUint, eFormatHex, {dwarf_r3_powerpc, dwarf_r3_powerpc, 5, (4294967295U), gpr_r3_powerpc }, __null, __null, __null, 0 }, { &quot;r4&quot;, &quot;arg2&quot;, (sizeof(((GPR32 *)__null)-&gt;r4)), (__builtin_offsetof(GPR32, r4)), eEncodingUint, eFormatHex, {dwarf_r4_powerpc, dwarf_r4_powerpc, 6, (4294967295U), gpr_r4_powerpc }, __null, __null, __null, 0 }, { &quot;r5&quot;, &quot;arg3&quot;, (sizeof(((GPR32 *)__null)-&gt;r5)), (__builtin_offsetof(GPR32, r5)), eEncodingUint, eFormatHex, {dwarf_r5_powerpc, dwarf_r5_powerpc, 7, (4294967295U), gpr_r5_powerpc }, __null, __null, __null, 0 }, { &quot;r6&quot;, &quot;arg4&quot;, (sizeof(((GPR32 *)__null)-&gt;r6)), (__builtin_offsetof(GPR32, r6)), eEncodingUint, eFormatHex, {dwarf_r6_powerpc, dwarf_r6_powerpc, 8, (4294967295U), gpr_r6_powerpc }, __null, __null, __null, 0 }, { &quot;r7&quot;, &quot;arg5&quot;, (sizeof(((GPR32 *)__null)-&gt;r7)), (__builtin_offsetof(GPR32, r7)), eEncodingUint, eFormatHex, {dwarf_r7_powerpc, dwarf_r7_powerpc, 9, (4294967295U), gpr_r7_powerpc }, __null, __null, __null, 0 }, { &quot;r8&quot;, &quot;arg6&quot;, (sizeof(((GPR32 *)__null)-&gt;r8)), (__builtin_offsetof(GPR32, r8)), eEncodingUint, eFormatHex, {dwarf_r8_powerpc, dwarf_r8_powerpc, 10, (4294967295U), gpr_r8_powerpc }, __null, __null, __null, 0 }, { &quot;r9&quot;, &quot;arg7&quot;, (sizeof(((GPR32 *)__null)-&gt;r9)), (__builtin_offsetof(GPR32, r9)), eEncodingUint, eFormatHex, {dwarf_r9_powerpc, dwarf_r9_powerpc, 11, (4294967295U), gpr_r9_powerpc }, __null, __null, __null, 0 }, { &quot;r10&quot;, &quot;arg8&quot;, (sizeof(((GPR32 *)__null)-&gt;r10)), (__builtin_offsetof(GPR32, r10)), eEncodingUint, eFormatHex, {dwarf_r10_powerpc, dwarf_r10_powerpc, 12, (4294967295U), gpr_r10_powerpc }, __null, __null, __null, 0 }, { &quot;r11&quot;, __null, (sizeof(((GPR32 *)__null)-&gt;r11)), (__builtin_offsetof(GPR32, r11)), eEncodingUint, eFormatHex, {dwarf_r11_powerpc, dwarf_r11_powerpc, (4294967295U), (4294967295U), gpr_r11_powerpc }, __null, __null, __null, 0 }, { &quot;r12&quot;, __null, (sizeof(((GPR32 *)__null)-&gt;r12)), (__builtin_offsetof(GPR32, r12)), eEncodingUint, eFormatHex, {dwarf_r12_powerpc, dwarf_r12_powerpc, (4294967295U), (4294967295U), gpr_r12_powerpc }, __null, __null, __null, 0 }, { &quot;r13&quot;, __null, (sizeof(((GPR32 *)__null)-&gt;r13)), (__builtin_offsetof(GPR32, r13)), eEncodingUint, eFormatHex, {dwarf_r13_powerpc, dwarf_r13_powerpc, (4294967295U), (4294967295U), gpr_r13_powerpc }, __null, __null, __null, 0 }, { &quot;r14&quot;, __null, (sizeof(((GPR32 *)__null)-&gt;r14)), (__builtin_offsetof(GPR32, r14)), eEncodingUint, eFormatHex, {dwarf_r14_powerpc, dwarf_r14_powerpc, (4294967295U), (4294967295U), gpr_r14_powerpc }, __null, __null, __null, 0 }, { &quot;r15&quot;, __null, (sizeof(((GPR32 *)__null)-&gt;r15)), (__builtin_offsetof(GPR32, r15)), eEncodingUint, eFormatHex, {dwarf_r15_powerpc, dwarf_r15_powerpc, (4294967295U), (4294967295U), gpr_r15_powerpc }, __null, __null, __null, 0 }, { &quot;r16&quot;, __null, (sizeof(((GPR32 *)__null)-&gt;r16)), (__builtin_offsetof(GPR32, r16)), eEncodingUint, eFormatHex, {dwarf_r16_powerpc, dwarf_r16_powerpc, (4294967295U), (4294967295U), gpr_r16_powerpc }, __null, __null, __null, 0 }, { &quot;r17&quot;, __null, (sizeof(((GPR32 *)__null)-&gt;r17)), (__builtin_offsetof(GPR32, r17)), eEncodingUint, eFormatHex, {dwarf_r17_powerpc, dwarf_r17_powerpc, (4294967295U), (4294967295U), gpr_r17_powerpc }, __null, __null, __null, 0 }, { &quot;r18&quot;, __null, (sizeof(((GPR32 *)__null)-&gt;r18)), (__builtin_offsetof(GPR32, r18)), eEncodingUint, eFormatHex, {dwarf_r18_powerpc, dwarf_r18_powerpc, (4294967295U), (4294967295U), gpr_r18_powerpc }, __null, __null, __null, 0 }, { &quot;r19&quot;, __null, (sizeof(((GPR32 *)__null)-&gt;r19)), (__builtin_offsetof(GPR32, r19)), eEncodingUint, eFormatHex, {dwarf_r19_powerpc, dwarf_r19_powerpc, (4294967295U), (4294967295U), gpr_r19_powerpc }, __null, __null, __null, 0 }, { &quot;r20&quot;, __null, (sizeof(((GPR32 *)__null)-&gt;r20)), (__builtin_offsetof(GPR32, r20)), eEncodingUint, eFormatHex, {dwarf_r20_powerpc, dwarf_r20_powerpc, (4294967295U), (4294967295U), gpr_r20_powerpc }, __null, __null, __null, 0 }, { &quot;r21&quot;, __null, (sizeof(((GPR32 *)__null)-&gt;r21)), (__builtin_offsetof(GPR32, r21)), eEncodingUint, eFormatHex, {dwarf_r21_powerpc, dwarf_r21_powerpc, (4294967295U), (4294967295U), gpr_r21_powerpc }, __null, __null, __null, 0 }, { &quot;r22&quot;, __null, (sizeof(((GPR32 *)__null)-&gt;r22)), (__builtin_offsetof(GPR32, r22)), eEncodingUint, eFormatHex, {dwarf_r22_powerpc, dwarf_r22_powerpc, (4294967295U), (4294967295U), gpr_r22_powerpc }, __null, __null, __null, 0 }, { &quot;r23&quot;, __null, (sizeof(((GPR32 *)__null)-&gt;r23)), (__builtin_offsetof(GPR32, r23)), eEncodingUint, eFormatHex, {dwarf_r23_powerpc, dwarf_r23_powerpc, (4294967295U), (4294967295U), gpr_r23_powerpc }, __null, __null, __null, 0 }, { &quot;r24&quot;, __null, (sizeof(((GPR32 *)__null)-&gt;r24)), (__builtin_offsetof(GPR32, r24)), eEncodingUint, eFormatHex, {dwarf_r24_powerpc, dwarf_r24_powerpc, (4294967295U), (4294967295U), gpr_r24_powerpc }, __null, __null, __null, 0 }, { &quot;r25&quot;, __null, (sizeof(((GPR32 *)__null)-&gt;r25)), (__builtin_offsetof(GPR32, r25)), eEncodingUint, eFormatHex, {dwarf_r25_powerpc, dwarf_r25_powerpc, (4294967295U), (4294967295U), gpr_r25_powerpc }, __null, __null, __null, 0 }, { &quot;r26&quot;, __null, (sizeof(((GPR32 *)__null)-&gt;r26)), (__builtin_offsetof(GPR32, r26)), eEncodingUint, eFormatHex, {dwarf_r26_powerpc, dwarf_r26_powerpc, (4294967295U), (4294967295U), gpr_r26_powerpc }, __null, __null, __null, 0 }, { &quot;r27&quot;, __null, (sizeof(((GPR32 *)__null)-&gt;r27)), (__builtin_offsetof(GPR32, r27)), eEncodingUint, eFormatHex, {dwarf_r27_powerpc, dwarf_r27_powerpc, (4294967295U), (4294967295U), gpr_r27_powerpc }, __null, __null, __null, 0 }, { &quot;r28&quot;, __null, (sizeof(((GPR32 *)__null)-&gt;r28)), (__builtin_offsetof(GPR32, r28)), eEncodingUint, eFormatHex, {dwarf_r28_powerpc, dwarf_r28_powerpc, (4294967295U), (4294967295U), gpr_r28_powerpc }, __null, __null, __null, 0 }, { &quot;r29&quot;, __null, (sizeof(((GPR32 *)__null)-&gt;r29)), (__builtin_offsetof(GPR32, r29)), eEncodingUint, eFormatHex, {dwarf_r29_powerpc, dwarf_r29_powerpc, (4294967295U), (4294967295U), gpr_r29_powerpc }, __null, __null, __null, 0 }, { &quot;r30&quot;, __null, (sizeof(((GPR32 *)__null)-&gt;r30)), (__builtin_offsetof(GPR32, r30)), eEncodingUint, eFormatHex, {dwarf_r30_powerpc, dwarf_r30_powerpc, (4294967295U), (4294967295U), gpr_r30_powerpc }, __null, __null, __null, 0 }, { &quot;r31&quot;, __null, (sizeof(((GPR32 *)__null)-&gt;r31)), (__builtin_offsetof(GPR32, r31)), eEncodingUint, eFormatHex, {dwarf_r31_powerpc, dwarf_r31_powerpc, (4294967295U), (4294967295U), gpr_r31_powerpc }, __null, __null, __null, 0 }, { &quot;lr&quot;, &quot;lr&quot;, (sizeof(((GPR32 *)__null)-&gt;lr)), (__builtin_offsetof(GPR32, lr)), eEncodingUint, eFormatHex, {dwarf_lr_powerpc, dwarf_lr_powerpc, 3, (4294967295U), gpr_lr_powerpc }, __null, __null, __null, 0 }, { &quot;cr&quot;, &quot;cr&quot;, (sizeof(((GPR32 *)__null)-&gt;cr)), (__builtin_offsetof(GPR32, cr)), eEncodingUint, eFormatHex, {dwarf_cr_powerpc, dwarf_cr_powerpc, 4, (4294967295U), gpr_cr_powerpc }, __null, __null, __null, 0 }, { &quot;xer&quot;, &quot;xer&quot;, (sizeof(((GPR32 *)__null)-&gt;xer)), (__builtin_offsetof(GPR32, xer)), eEncodingUint, eFormatHex, {dwarf_xer_powerpc, dwarf_xer_powerpc, (4294967295U), (4294967295U), gpr_xer_powerpc }, __null, __null, __null, 0 }, { &quot;ctr&quot;, &quot;ctr&quot;, (sizeof(((GPR32 *)__null)-&gt;ctr)), (__builtin_offsetof(GPR32, ctr)), eEncodingUint, eFormatHex, {dwarf_ctr_powerpc, dwarf_ctr_powerpc, (4294967295U), (4294967295U), gpr_ctr_powerpc }, __null, __null, __null, 0 }, { &quot;pc&quot;, &quot;pc&quot;, (sizeof(((GPR32 *)__null)-&gt;pc)), (__builtin_offsetof(GPR32, pc)), eEncodingUint, eFormatHex, {dwarf_pc_powerpc, dwarf_pc_powerpc, 0, (4294967295U), gpr_pc_powerpc }, __null, __null, __null, 0 }, { &quot;f0&quot;, __null, 8, (__builtin_offsetof(FPR, f0)), eEncodingIEEE754, eFormatFloat, {dwarf_f0_powerpc, dwarf_f0_powerpc, (4294967295U), (4294967295U), fpr_f0_powerpc }, __null, __null, __null, 0 }, { &quot;f1&quot;, __null, 8, (__builtin_offsetof(FPR, f1)), eEncodingIEEE754, eFormatFloat, {dwarf_f1_powerpc, dwarf_f1_powerpc, (4294967295U), (4294967295U), fpr_f1_powerpc }, __null, __null, __null, 0 }, { &quot;f2&quot;, __null, 8, (__builtin_offsetof(FPR, f2)), eEncodingIEEE754, eFormatFloat, {dwarf_f2_powerpc, dwarf_f2_powerpc, (4294967295U), (4294967295U), fpr_f2_powerpc }, __null, __null, __null, 0 }, { &quot;f3&quot;, __null, 8, (__builtin_offsetof(FPR, f3)), eEncodingIEEE754, eFormatFloat, {dwarf_f3_powerpc, dwarf_f3_powerpc, (4294967295U), (4294967295U), fpr_f3_powerpc }, __null, __null, __null, 0 }, { &quot;f4&quot;, __null, 8, (__builtin_offsetof(FPR, f4)), eEncodingIEEE754, eFormatFloat, {dwarf_f4_powerpc, dwarf_f4_powerpc, (4294967295U), (4294967295U), fpr_f4_powerpc }, __null, __null, __null, 0 }, { &quot;f5&quot;, __null, 8, (__builtin_offsetof(FPR, f5)), eEncodingIEEE754, eFormatFloat, {dwarf_f5_powerpc, dwarf_f5_powerpc, (4294967295U), (4294967295U), fpr_f5_powerpc }, __null, __null, __null, 0 }, { &quot;f6&quot;, __null, 8, (__builtin_offsetof(FPR, f6)), eEncodingIEEE754, eFormatFloat, {dwarf_f6_powerpc, dwarf_f6_powerpc, (4294967295U), (4294967295U), fpr_f6_powerpc }, __null, __null, __null, 0 }, { &quot;f7&quot;, __null, 8, (__builtin_offsetof(FPR, f7)), eEncodingIEEE754, eFormatFloat, {dwarf_f7_powerpc, dwarf_f7_powerpc, (4294967295U), (4294967295U), fpr_f7_powerpc }, __null, __null, __null, 0 }, { &quot;f8&quot;, __null, 8, (__builtin_offsetof(FPR, f8)), eEncodingIEEE754, eFormatFloat, {dwarf_f8_powerpc, dwarf_f8_powerpc, (4294967295U), (4294967295U), fpr_f8_powerpc }, __null, __null, __null, 0 }, { &quot;f9&quot;, __null, 8, (__builtin_offsetof(FPR, f9)), eEncodingIEEE754, eFormatFloat, {dwarf_f9_powerpc, dwarf_f9_powerpc, (4294967295U), (4294967295U), fpr_f9_powerpc }, __null, __null, __null, 0 }, { &quot;f10&quot;, __null, 8, (__builtin_offsetof(FPR, f10)), eEncodingIEEE754, eFormatFloat, {dwarf_f10_powerpc, dwarf_f10_powerpc, (4294967295U), (4294967295U), fpr_f10_powerpc }, __null, __null, __null, 0 }, { &quot;f11&quot;, __null, 8, (__builtin_offsetof(FPR, f11)), eEncodingIEEE754, eFormatFloat, {dwarf_f11_powerpc, dwarf_f11_powerpc, (4294967295U), (4294967295U), fpr_f11_powerpc }, __null, __null, __null, 0 }, { &quot;f12&quot;, __null, 8, (__builtin_offsetof(FPR, f12)), eEncodingIEEE754, eFormatFloat, {dwarf_f12_powerpc, dwarf_f12_powerpc, (4294967295U), (4294967295U), fpr_f12_powerpc }, __null, __null, __null, 0 }, { &quot;f13&quot;, __null, 8, (__builtin_offsetof(FPR, f13)), eEncodingIEEE754, eFormatFloat, {dwarf_f13_powerpc, dwarf_f13_powerpc, (4294967295U), (4294967295U), fpr_f13_powerpc }, __null, __null, __null, 0 }, { &quot;f14&quot;, __null, 8, (__builtin_offsetof(FPR, f14)), eEncodingIEEE754, eFormatFloat, {dwarf_f14_powerpc, dwarf_f14_powerpc, (4294967295U), (4294967295U), fpr_f14_powerpc }, __null, __null, __null, 0 }, { &quot;f15&quot;, __null, 8, (__builtin_offsetof(FPR, f15)), eEncodingIEEE754, eFormatFloat, {dwarf_f15_powerpc, dwarf_f15_powerpc, (4294967295U), (4294967295U), fpr_f15_powerpc }, __null, __null, __null, 0 }, { &quot;f16&quot;, __null, 8, (__builtin_offsetof(FPR, f16)), eEncodingIEEE754, eFormatFloat, {dwarf_f16_powerpc, dwarf_f16_powerpc, (4294967295U), (4294967295U), fpr_f16_powerpc }, __null, __null, __null, 0 }, { &quot;f17&quot;, __null, 8, (__builtin_offsetof(FPR, f17)), eEncodingIEEE754, eFormatFloat, {dwarf_f17_powerpc, dwarf_f17_powerpc, (4294967295U), (4294967295U), fpr_f17_powerpc }, __null, __null, __null, 0 }, { &quot;f18&quot;, __null, 8, (__builtin_offsetof(FPR, f18)), eEncodingIEEE754, eFormatFloat, {dwarf_f18_powerpc, dwarf_f18_powerpc, (4294967295U), (4294967295U), fpr_f18_powerpc }, __null, __null, __null, 0 }, { &quot;f19&quot;, __null, 8, (__builtin_offsetof(FPR, f19)), eEncodingIEEE754, eFormatFloat, {dwarf_f19_powerpc, dwarf_f19_powerpc, (4294967295U), (4294967295U), fpr_f19_powerpc }, __null, __null, __null, 0 }, { &quot;f20&quot;, __null, 8, (__builtin_offsetof(FPR, f20)), eEncodingIEEE754, eFormatFloat, {dwarf_f20_powerpc, dwarf_f20_powerpc, (4294967295U), (4294967295U), fpr_f20_powerpc }, __null, __null, __null, 0 }, { &quot;f21&quot;, __null, 8, (__builtin_offsetof(FPR, f21)), eEncodingIEEE754, eFormatFloat, {dwarf_f21_powerpc, dwarf_f21_powerpc, (4294967295U), (4294967295U), fpr_f21_powerpc }, __null, __null, __null, 0 }, { &quot;f22&quot;, __null, 8, (__builtin_offsetof(FPR, f22)), eEncodingIEEE754, eFormatFloat, {dwarf_f22_powerpc, dwarf_f22_powerpc, (4294967295U), (4294967295U), fpr_f22_powerpc }, __null, __null, __null, 0 }, { &quot;f23&quot;, __null, 8, (__builtin_offsetof(FPR, f23)), eEncodingIEEE754, eFormatFloat, {dwarf_f23_powerpc, dwarf_f23_powerpc, (4294967295U), (4294967295U), fpr_f23_powerpc }, __null, __null, __null, 0 }, { &quot;f24&quot;, __null, 8, (__builtin_offsetof(FPR, f24)), eEncodingIEEE754, eFormatFloat, {dwarf_f24_powerpc, dwarf_f24_powerpc, (4294967295U), (4294967295U), fpr_f24_powerpc }, __null, __null, __null, 0 }, { &quot;f25&quot;, __null, 8, (__builtin_offsetof(FPR, f25)), eEncodingIEEE754, eFormatFloat, {dwarf_f25_powerpc, dwarf_f25_powerpc, (4294967295U), (4294967295U), fpr_f25_powerpc }, __null, __null, __null, 0 }, { &quot;f26&quot;, __null, 8, (__builtin_offsetof(FPR, f26)), eEncodingIEEE754, eFormatFloat, {dwarf_f26_powerpc, dwarf_f26_powerpc, (4294967295U), (4294967295U), fpr_f26_powerpc }, __null, __null, __null, 0 }, { &quot;f27&quot;, __null, 8, (__builtin_offsetof(FPR, f27)), eEncodingIEEE754, eFormatFloat, {dwarf_f27_powerpc, dwarf_f27_powerpc, (4294967295U), (4294967295U), fpr_f27_powerpc }, __null, __null, __null, 0 }, { &quot;f28&quot;, __null, 8, (__builtin_offsetof(FPR, f28)), eEncodingIEEE754, eFormatFloat, {dwarf_f28_powerpc, dwarf_f28_powerpc, (4294967295U), (4294967295U), fpr_f28_powerpc }, __null, __null, __null, 0 }, { &quot;f29&quot;, __null, 8, (__builtin_offsetof(FPR, f29)), eEncodingIEEE754, eFormatFloat, {dwarf_f29_powerpc, dwarf_f29_powerpc, (4294967295U), (4294967295U), fpr_f29_powerpc }, __null, __null, __null, 0 }, { &quot;f30&quot;, __null, 8, (__builtin_offsetof(FPR, f30)), eEncodingIEEE754, eFormatFloat, {dwarf_f30_powerpc, dwarf_f30_powerpc, (4294967295U), (4294967295U), fpr_f30_powerpc }, __null, __null, __null, 0 }, { &quot;f31&quot;, __null, 8, (__builtin_offsetof(FPR, f31)), eEncodingIEEE754, eFormatFloat, {dwarf_f31_powerpc, dwarf_f31_powerpc, (4294967295U), (4294967295U), fpr_f31_powerpc }, __null, __null, __null, 0 }, {&quot;fpscr&quot;, __null, 8, (__builtin_offsetof(FPR, fpscr)), eEncodingUint, eFormatHex, {dwarf_fpscr_powerpc, dwarf_fpscr_powerpc, (4294967295U), (4294967295U), fpr_fpscr_powerpc}, __null, __null, __null, 0}, { &quot;v0&quot;, __null, 16, (__builtin_offsetof(VMX, v0)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v0_powerpc, dwarf_v0_powerpc, (4294967295U), (4294967295U), vmx_v0_powerpc }, __null, __null, __null, 0 }, { &quot;v1&quot;, __null, 16, (__builtin_offsetof(VMX, v1)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v1_powerpc, dwarf_v1_powerpc, (4294967295U), (4294967295U), vmx_v1_powerpc }, __null, __null, __null, 0 }, { &quot;v2&quot;, __null, 16, (__builtin_offsetof(VMX, v2)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v2_powerpc, dwarf_v2_powerpc, (4294967295U), (4294967295U), vmx_v2_powerpc }, __null, __null, __null, 0 }, { &quot;v3&quot;, __null, 16, (__builtin_offsetof(VMX, v3)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v3_powerpc, dwarf_v3_powerpc, (4294967295U), (4294967295U), vmx_v3_powerpc }, __null, __null, __null, 0 }, { &quot;v4&quot;, __null, 16, (__builtin_offsetof(VMX, v4)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v4_powerpc, dwarf_v4_powerpc, (4294967295U), (4294967295U), vmx_v4_powerpc }, __null, __null, __null, 0 }, { &quot;v5&quot;, __null, 16, (__builtin_offsetof(VMX, v5)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v5_powerpc, dwarf_v5_powerpc, (4294967295U), (4294967295U), vmx_v5_powerpc }, __null, __null, __null, 0 }, { &quot;v6&quot;, __null, 16, (__builtin_offsetof(VMX, v6)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v6_powerpc, dwarf_v6_powerpc, (4294967295U), (4294967295U), vmx_v6_powerpc }, __null, __null, __null, 0 }, { &quot;v7&quot;, __null, 16, (__builtin_offsetof(VMX, v7)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v7_powerpc, dwarf_v7_powerpc, (4294967295U), (4294967295U), vmx_v7_powerpc }, __null, __null, __null, 0 }, { &quot;v8&quot;, __null, 16, (__builtin_offsetof(VMX, v8)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v8_powerpc, dwarf_v8_powerpc, (4294967295U), (4294967295U), vmx_v8_powerpc }, __null, __null, __null, 0 }, { &quot;v9&quot;, __null, 16, (__builtin_offsetof(VMX, v9)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v9_powerpc, dwarf_v9_powerpc, (4294967295U), (4294967295U), vmx_v9_powerpc }, __null, __null, __null, 0 }, { &quot;v10&quot;, __null, 16, (__builtin_offsetof(VMX, v10)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v10_powerpc, dwarf_v10_powerpc, (4294967295U), (4294967295U), vmx_v10_powerpc }, __null, __null, __null, 0 }, { &quot;v11&quot;, __null, 16, (__builtin_offsetof(VMX, v11)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v11_powerpc, dwarf_v11_powerpc, (4294967295U), (4294967295U), vmx_v11_powerpc }, __null, __null, __null, 0 }, { &quot;v12&quot;, __null, 16, (__builtin_offsetof(VMX, v12)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v12_powerpc, dwarf_v12_powerpc, (4294967295U), (4294967295U), vmx_v12_powerpc }, __null, __null, __null, 0 }, { &quot;v13&quot;, __null, 16, (__builtin_offsetof(VMX, v13)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v13_powerpc, dwarf_v13_powerpc, (4294967295U), (4294967295U), vmx_v13_powerpc }, __null, __null, __null, 0 }, { &quot;v14&quot;, __null, 16, (__builtin_offsetof(VMX, v14)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v14_powerpc, dwarf_v14_powerpc, (4294967295U), (4294967295U), vmx_v14_powerpc }, __null, __null, __null, 0 }, { &quot;v15&quot;, __null, 16, (__builtin_offsetof(VMX, v15)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v15_powerpc, dwarf_v15_powerpc, (4294967295U), (4294967295U), vmx_v15_powerpc }, __null, __null, __null, 0 }, { &quot;v16&quot;, __null, 16, (__builtin_offsetof(VMX, v16)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v16_powerpc, dwarf_v16_powerpc, (4294967295U), (4294967295U), vmx_v16_powerpc }, __null, __null, __null, 0 }, { &quot;v17&quot;, __null, 16, (__builtin_offsetof(VMX, v17)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v17_powerpc, dwarf_v17_powerpc, (4294967295U), (4294967295U), vmx_v17_powerpc }, __null, __null, __null, 0 }, { &quot;v18&quot;, __null, 16, (__builtin_offsetof(VMX, v18)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v18_powerpc, dwarf_v18_powerpc, (4294967295U), (4294967295U), vmx_v18_powerpc }, __null, __null, __null, 0 }, { &quot;v19&quot;, __null, 16, (__builtin_offsetof(VMX, v19)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v19_powerpc, dwarf_v19_powerpc, (4294967295U), (4294967295U), vmx_v19_powerpc }, __null, __null, __null, 0 }, { &quot;v20&quot;, __null, 16, (__builtin_offsetof(VMX, v20)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v20_powerpc, dwarf_v20_powerpc, (4294967295U), (4294967295U), vmx_v20_powerpc }, __null, __null, __null, 0 }, { &quot;v21&quot;, __null, 16, (__builtin_offsetof(VMX, v21)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v21_powerpc, dwarf_v21_powerpc, (4294967295U), (4294967295U), vmx_v21_powerpc }, __null, __null, __null, 0 }, { &quot;v22&quot;, __null, 16, (__builtin_offsetof(VMX, v22)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v22_powerpc, dwarf_v22_powerpc, (4294967295U), (4294967295U), vmx_v22_powerpc }, __null, __null, __null, 0 }, { &quot;v23&quot;, __null, 16, (__builtin_offsetof(VMX, v23)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v23_powerpc, dwarf_v23_powerpc, (4294967295U), (4294967295U), vmx_v23_powerpc }, __null, __null, __null, 0 }, { &quot;v24&quot;, __null, 16, (__builtin_offsetof(VMX, v24)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v24_powerpc, dwarf_v24_powerpc, (4294967295U), (4294967295U), vmx_v24_powerpc }, __null, __null, __null, 0 }, { &quot;v25&quot;, __null, 16, (__builtin_offsetof(VMX, v25)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v25_powerpc, dwarf_v25_powerpc, (4294967295U), (4294967295U), vmx_v25_powerpc }, __null, __null, __null, 0 }, { &quot;v26&quot;, __null, 16, (__builtin_offsetof(VMX, v26)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v26_powerpc, dwarf_v26_powerpc, (4294967295U), (4294967295U), vmx_v26_powerpc }, __null, __null, __null, 0 }, { &quot;v27&quot;, __null, 16, (__builtin_offsetof(VMX, v27)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v27_powerpc, dwarf_v27_powerpc, (4294967295U), (4294967295U), vmx_v27_powerpc }, __null, __null, __null, 0 }, { &quot;v28&quot;, __null, 16, (__builtin_offsetof(VMX, v28)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v28_powerpc, dwarf_v28_powerpc, (4294967295U), (4294967295U), vmx_v28_powerpc }, __null, __null, __null, 0 }, { &quot;v29&quot;, __null, 16, (__builtin_offsetof(VMX, v29)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v29_powerpc, dwarf_v29_powerpc, (4294967295U), (4294967295U), vmx_v29_powerpc }, __null, __null, __null, 0 }, { &quot;v30&quot;, __null, 16, (__builtin_offsetof(VMX, v30)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v30_powerpc, dwarf_v30_powerpc, (4294967295U), (4294967295U), vmx_v30_powerpc }, __null, __null, __null, 0 }, { &quot;v31&quot;, __null, 16, (__builtin_offsetof(VMX, v31)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v31_powerpc, dwarf_v31_powerpc, (4294967295U), (4294967295U), vmx_v31_powerpc }, __null, __null, __null, 0 }, {&quot;vrsave&quot;, __null, 4, (__builtin_offsetof(VMX, vrsave)), eEncodingUint, eFormatHex, {dwarf_vrsave_powerpc, dwarf_vrsave_powerpc, (4294967295U), (4294967295U), vmx_vrsave_powerpc}, __null, __null, __null, 0}, {&quot;vscr&quot;, __null, 4, (__builtin_offsetof(VMX, vscr)), eEncodingUint, eFormatHex, {dwarf_vscr_powerpc, dwarf_vscr_powerpc, (4294967295U), (4294967295U), vmx_vscr_powerpc}, __null, __null, __null, 0}," data-ref="_M/POWERPC_REGS">POWERPC_REGS</a></td></tr>
<tr><th id="196">196</th><td><u>#undef <a class="macro" href="#194" data-ref="_M/GPR">GPR</a></u></td></tr>
<tr><th id="197">197</th><td>};</td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td><em>static</em> <a class="type" href="../../../../include/lldb/lldb-private-types.h.html#lldb_private::RegisterInfo" title='lldb_private::RegisterInfo' data-ref="lldb_private::RegisterInfo" data-ref-filename="lldb_private..RegisterInfo">RegisterInfo</a> <dfn class="decl def" id="g_register_infos_powerpc64_32" title='g_register_infos_powerpc64_32' data-ref="g_register_infos_powerpc64_32" data-ref-filename="g_register_infos_powerpc64_32">g_register_infos_powerpc64_32</dfn>[] = {</td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/GPR" data-ref="_M/GPR">GPR</dfn> <a class="typedef" href="RegisterContextFreeBSD_powerpc.cpp.html#GPR64" title='GPR64' data-type='struct _GPR64' data-ref="GPR64" data-ref-filename="GPR64">GPR64</a></u></td></tr>
<tr><th id="201">201</th><td><u>#undef <a class="macro" href="#15" data-ref="_M/GPR_SIZE">GPR_SIZE</a></u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/GPR_SIZE" data-ref="_M/GPR_SIZE">GPR_SIZE</dfn>(reg) (sizeof(<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>))</u></td></tr>
<tr><th id="203">203</th><td><u>#undef <a class="macro" href="#12" data-ref="_M/GPR_OFFSET">GPR_OFFSET</a></u></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/GPR_OFFSET" data-ref="_M/GPR_OFFSET">GPR_OFFSET</dfn>(regname)                                                    \</u></td></tr>
<tr><th id="205">205</th><td><u>  (offsetof(GPR, regname) + (sizeof(((GPR *)NULL)-&gt;regname) - GPR_SIZE(reg)))</u></td></tr>
<tr><th id="206">206</th><td>    <a class="macro" href="#48" title="{ &quot;r0&quot;, __null, (sizeof(uint32_t)), (__builtin_offsetof(GPR64, r0) + (sizeof(((GPR64 *)__null)-&gt;r0) - (sizeof(uint32_t)))), eEncodingUint, eFormatHex, {dwarf_r0_powerpc, dwarf_r0_powerpc, (4294967295U), (4294967295U), gpr_r0_powerpc }, __null, __null, __null, 0 } , { &quot;r1&quot;, &quot;sp&quot;, (sizeof(uint32_t)), (__builtin_offsetof(GPR64, r1) + (sizeof(((GPR64 *)__null)-&gt;r1) - (sizeof(uint32_t)))), eEncodingUint, eFormatHex, {dwarf_r1_powerpc, dwarf_r1_powerpc, 1, (4294967295U), gpr_r1_powerpc }, __null, __null, __null, 0 }, { &quot;r2&quot;, __null, (sizeof(uint32_t)), (__builtin_offsetof(GPR64, r2) + (sizeof(((GPR64 *)__null)-&gt;r2) - (sizeof(uint32_t)))), eEncodingUint, eFormatHex, {dwarf_r2_powerpc, dwarf_r2_powerpc, (4294967295U), (4294967295U), gpr_r2_powerpc }, __null, __null, __null, 0 }, { &quot;r3&quot;, &quot;arg1&quot;, (sizeof(uint32_t)), (__builtin_offsetof(GPR64, r3) + (sizeof(((GPR64 *)__null)-&gt;r3) - (sizeof(uint32_t)))), eEncodingUint, eFormatHex, {dwarf_r3_powerpc, dwarf_r3_powerpc, 5, (4294967295U), gpr_r3_powerpc }, __null, __null, __null, 0 }, { &quot;r4&quot;, &quot;arg2&quot;, (sizeof(uint32_t)), (__builtin_offsetof(GPR64, r4) + (sizeof(((GPR64 *)__null)-&gt;r4) - (sizeof(uint32_t)))), eEncodingUint, eFormatHex, {dwarf_r4_powerpc, dwarf_r4_powerpc, 6, (4294967295U), gpr_r4_powerpc }, __null, __null, __null, 0 }, { &quot;r5&quot;, &quot;arg3&quot;, (sizeof(uint32_t)), (__builtin_offsetof(GPR64, r5) + (sizeof(((GPR64 *)__null)-&gt;r5) - (sizeof(uint32_t)))), eEncodingUint, eFormatHex, {dwarf_r5_powerpc, dwarf_r5_powerpc, 7, (4294967295U), gpr_r5_powerpc }, __null, __null, __null, 0 }, { &quot;r6&quot;, &quot;arg4&quot;, (sizeof(uint32_t)), (__builtin_offsetof(GPR64, r6) + (sizeof(((GPR64 *)__null)-&gt;r6) - (sizeof(uint32_t)))), eEncodingUint, eFormatHex, {dwarf_r6_powerpc, dwarf_r6_powerpc, 8, (4294967295U), gpr_r6_powerpc }, __null, __null, __null, 0 }, { &quot;r7&quot;, &quot;arg5&quot;, (sizeof(uint32_t)), (__builtin_offsetof(GPR64, r7) + (sizeof(((GPR64 *)__null)-&gt;r7) - (sizeof(uint32_t)))), eEncodingUint, eFormatHex, {dwarf_r7_powerpc, dwarf_r7_powerpc, 9, (4294967295U), gpr_r7_powerpc }, __null, __null, __null, 0 }, { &quot;r8&quot;, &quot;arg6&quot;, (sizeof(uint32_t)), (__builtin_offsetof(GPR64, r8) + (sizeof(((GPR64 *)__null)-&gt;r8) - (sizeof(uint32_t)))), eEncodingUint, eFormatHex, {dwarf_r8_powerpc, dwarf_r8_powerpc, 10, (4294967295U), gpr_r8_powerpc }, __null, __null, __null, 0 }, { &quot;r9&quot;, &quot;arg7&quot;, (sizeof(uint32_t)), (__builtin_offsetof(GPR64, r9) + (sizeof(((GPR64 *)__null)-&gt;r9) - (sizeof(uint32_t)))), eEncodingUint, eFormatHex, {dwarf_r9_powerpc, dwarf_r9_powerpc, 11, (4294967295U), gpr_r9_powerpc }, __null, __null, __null, 0 }, { &quot;r10&quot;, &quot;arg8&quot;, (sizeof(uint32_t)), (__builtin_offsetof(GPR64, r10) + (sizeof(((GPR64 *)__null)-&gt;r10) - (sizeof(uint32_t)))), eEncodingUint, eFormatHex, {dwarf_r10_powerpc, dwarf_r10_powerpc, 12, (4294967295U), gpr_r10_powerpc }, __null, __null, __null, 0 }, { &quot;r11&quot;, __null, (sizeof(uint32_t)), (__builtin_offsetof(GPR64, r11) + (sizeof(((GPR64 *)__null)-&gt;r11) - (sizeof(uint32_t)))), eEncodingUint, eFormatHex, {dwarf_r11_powerpc, dwarf_r11_powerpc, (4294967295U), (4294967295U), gpr_r11_powerpc }, __null, __null, __null, 0 }, { &quot;r12&quot;, __null, (sizeof(uint32_t)), (__builtin_offsetof(GPR64, r12) + (sizeof(((GPR64 *)__null)-&gt;r12) - (sizeof(uint32_t)))), eEncodingUint, eFormatHex, {dwarf_r12_powerpc, dwarf_r12_powerpc, (4294967295U), (4294967295U), gpr_r12_powerpc }, __null, __null, __null, 0 }, { &quot;r13&quot;, __null, (sizeof(uint32_t)), (__builtin_offsetof(GPR64, r13) + (sizeof(((GPR64 *)__null)-&gt;r13) - (sizeof(uint32_t)))), eEncodingUint, eFormatHex, {dwarf_r13_powerpc, dwarf_r13_powerpc, (4294967295U), (4294967295U), gpr_r13_powerpc }, __null, __null, __null, 0 }, { &quot;r14&quot;, __null, (sizeof(uint32_t)), (__builtin_offsetof(GPR64, r14) + (sizeof(((GPR64 *)__null)-&gt;r14) - (sizeof(uint32_t)))), eEncodingUint, eFormatHex, {dwarf_r14_powerpc, dwarf_r14_powerpc, (4294967295U), (4294967295U), gpr_r14_powerpc }, __null, __null, __null, 0 }, { &quot;r15&quot;, __null, (sizeof(uint32_t)), (__builtin_offsetof(GPR64, r15) + (sizeof(((GPR64 *)__null)-&gt;r15) - (sizeof(uint32_t)))), eEncodingUint, eFormatHex, {dwarf_r15_powerpc, dwarf_r15_powerpc, (4294967295U), (4294967295U), gpr_r15_powerpc }, __null, __null, __null, 0 }, { &quot;r16&quot;, __null, (sizeof(uint32_t)), (__builtin_offsetof(GPR64, r16) + (sizeof(((GPR64 *)__null)-&gt;r16) - (sizeof(uint32_t)))), eEncodingUint, eFormatHex, {dwarf_r16_powerpc, dwarf_r16_powerpc, (4294967295U), (4294967295U), gpr_r16_powerpc }, __null, __null, __null, 0 }, { &quot;r17&quot;, __null, (sizeof(uint32_t)), (__builtin_offsetof(GPR64, r17) + (sizeof(((GPR64 *)__null)-&gt;r17) - (sizeof(uint32_t)))), eEncodingUint, eFormatHex, {dwarf_r17_powerpc, dwarf_r17_powerpc, (4294967295U), (4294967295U), gpr_r17_powerpc }, __null, __null, __null, 0 }, { &quot;r18&quot;, __null, (sizeof(uint32_t)), (__builtin_offsetof(GPR64, r18) + (sizeof(((GPR64 *)__null)-&gt;r18) - (sizeof(uint32_t)))), eEncodingUint, eFormatHex, {dwarf_r18_powerpc, dwarf_r18_powerpc, (4294967295U), (4294967295U), gpr_r18_powerpc }, __null, __null, __null, 0 }, { &quot;r19&quot;, __null, (sizeof(uint32_t)), (__builtin_offsetof(GPR64, r19) + (sizeof(((GPR64 *)__null)-&gt;r19) - (sizeof(uint32_t)))), eEncodingUint, eFormatHex, {dwarf_r19_powerpc, dwarf_r19_powerpc, (4294967295U), (4294967295U), gpr_r19_powerpc }, __null, __null, __null, 0 }, { &quot;r20&quot;, __null, (sizeof(uint32_t)), (__builtin_offsetof(GPR64, r20) + (sizeof(((GPR64 *)__null)-&gt;r20) - (sizeof(uint32_t)))), eEncodingUint, eFormatHex, {dwarf_r20_powerpc, dwarf_r20_powerpc, (4294967295U), (4294967295U), gpr_r20_powerpc }, __null, __null, __null, 0 }, { &quot;r21&quot;, __null, (sizeof(uint32_t)), (__builtin_offsetof(GPR64, r21) + (sizeof(((GPR64 *)__null)-&gt;r21) - (sizeof(uint32_t)))), eEncodingUint, eFormatHex, {dwarf_r21_powerpc, dwarf_r21_powerpc, (4294967295U), (4294967295U), gpr_r21_powerpc }, __null, __null, __null, 0 }, { &quot;r22&quot;, __null, (sizeof(uint32_t)), (__builtin_offsetof(GPR64, r22) + (sizeof(((GPR64 *)__null)-&gt;r22) - (sizeof(uint32_t)))), eEncodingUint, eFormatHex, {dwarf_r22_powerpc, dwarf_r22_powerpc, (4294967295U), (4294967295U), gpr_r22_powerpc }, __null, __null, __null, 0 }, { &quot;r23&quot;, __null, (sizeof(uint32_t)), (__builtin_offsetof(GPR64, r23) + (sizeof(((GPR64 *)__null)-&gt;r23) - (sizeof(uint32_t)))), eEncodingUint, eFormatHex, {dwarf_r23_powerpc, dwarf_r23_powerpc, (4294967295U), (4294967295U), gpr_r23_powerpc }, __null, __null, __null, 0 }, { &quot;r24&quot;, __null, (sizeof(uint32_t)), (__builtin_offsetof(GPR64, r24) + (sizeof(((GPR64 *)__null)-&gt;r24) - (sizeof(uint32_t)))), eEncodingUint, eFormatHex, {dwarf_r24_powerpc, dwarf_r24_powerpc, (4294967295U), (4294967295U), gpr_r24_powerpc }, __null, __null, __null, 0 }, { &quot;r25&quot;, __null, (sizeof(uint32_t)), (__builtin_offsetof(GPR64, r25) + (sizeof(((GPR64 *)__null)-&gt;r25) - (sizeof(uint32_t)))), eEncodingUint, eFormatHex, {dwarf_r25_powerpc, dwarf_r25_powerpc, (4294967295U), (4294967295U), gpr_r25_powerpc }, __null, __null, __null, 0 }, { &quot;r26&quot;, __null, (sizeof(uint32_t)), (__builtin_offsetof(GPR64, r26) + (sizeof(((GPR64 *)__null)-&gt;r26) - (sizeof(uint32_t)))), eEncodingUint, eFormatHex, {dwarf_r26_powerpc, dwarf_r26_powerpc, (4294967295U), (4294967295U), gpr_r26_powerpc }, __null, __null, __null, 0 }, { &quot;r27&quot;, __null, (sizeof(uint32_t)), (__builtin_offsetof(GPR64, r27) + (sizeof(((GPR64 *)__null)-&gt;r27) - (sizeof(uint32_t)))), eEncodingUint, eFormatHex, {dwarf_r27_powerpc, dwarf_r27_powerpc, (4294967295U), (4294967295U), gpr_r27_powerpc }, __null, __null, __null, 0 }, { &quot;r28&quot;, __null, (sizeof(uint32_t)), (__builtin_offsetof(GPR64, r28) + (sizeof(((GPR64 *)__null)-&gt;r28) - (sizeof(uint32_t)))), eEncodingUint, eFormatHex, {dwarf_r28_powerpc, dwarf_r28_powerpc, (4294967295U), (4294967295U), gpr_r28_powerpc }, __null, __null, __null, 0 }, { &quot;r29&quot;, __null, (sizeof(uint32_t)), (__builtin_offsetof(GPR64, r29) + (sizeof(((GPR64 *)__null)-&gt;r29) - (sizeof(uint32_t)))), eEncodingUint, eFormatHex, {dwarf_r29_powerpc, dwarf_r29_powerpc, (4294967295U), (4294967295U), gpr_r29_powerpc }, __null, __null, __null, 0 }, { &quot;r30&quot;, __null, (sizeof(uint32_t)), (__builtin_offsetof(GPR64, r30) + (sizeof(((GPR64 *)__null)-&gt;r30) - (sizeof(uint32_t)))), eEncodingUint, eFormatHex, {dwarf_r30_powerpc, dwarf_r30_powerpc, (4294967295U), (4294967295U), gpr_r30_powerpc }, __null, __null, __null, 0 }, { &quot;r31&quot;, __null, (sizeof(uint32_t)), (__builtin_offsetof(GPR64, r31) + (sizeof(((GPR64 *)__null)-&gt;r31) - (sizeof(uint32_t)))), eEncodingUint, eFormatHex, {dwarf_r31_powerpc, dwarf_r31_powerpc, (4294967295U), (4294967295U), gpr_r31_powerpc }, __null, __null, __null, 0 }, { &quot;lr&quot;, &quot;lr&quot;, (sizeof(uint32_t)), (__builtin_offsetof(GPR64, lr) + (sizeof(((GPR64 *)__null)-&gt;lr) - (sizeof(uint32_t)))), eEncodingUint, eFormatHex, {dwarf_lr_powerpc, dwarf_lr_powerpc, 3, (4294967295U), gpr_lr_powerpc }, __null, __null, __null, 0 }, { &quot;cr&quot;, &quot;cr&quot;, (sizeof(uint32_t)), (__builtin_offsetof(GPR64, cr) + (sizeof(((GPR64 *)__null)-&gt;cr) - (sizeof(uint32_t)))), eEncodingUint, eFormatHex, {dwarf_cr_powerpc, dwarf_cr_powerpc, 4, (4294967295U), gpr_cr_powerpc }, __null, __null, __null, 0 }, { &quot;xer&quot;, &quot;xer&quot;, (sizeof(uint32_t)), (__builtin_offsetof(GPR64, xer) + (sizeof(((GPR64 *)__null)-&gt;xer) - (sizeof(uint32_t)))), eEncodingUint, eFormatHex, {dwarf_xer_powerpc, dwarf_xer_powerpc, (4294967295U), (4294967295U), gpr_xer_powerpc }, __null, __null, __null, 0 }, { &quot;ctr&quot;, &quot;ctr&quot;, (sizeof(uint32_t)), (__builtin_offsetof(GPR64, ctr) + (sizeof(((GPR64 *)__null)-&gt;ctr) - (sizeof(uint32_t)))), eEncodingUint, eFormatHex, {dwarf_ctr_powerpc, dwarf_ctr_powerpc, (4294967295U), (4294967295U), gpr_ctr_powerpc }, __null, __null, __null, 0 }, { &quot;pc&quot;, &quot;pc&quot;, (sizeof(uint32_t)), (__builtin_offsetof(GPR64, pc) + (sizeof(((GPR64 *)__null)-&gt;pc) - (sizeof(uint32_t)))), eEncodingUint, eFormatHex, {dwarf_pc_powerpc, dwarf_pc_powerpc, 0, (4294967295U), gpr_pc_powerpc }, __null, __null, __null, 0 }, { &quot;f0&quot;, __null, 8, (__builtin_offsetof(FPR, f0)), eEncodingIEEE754, eFormatFloat, {dwarf_f0_powerpc, dwarf_f0_powerpc, (4294967295U), (4294967295U), fpr_f0_powerpc }, __null, __null, __null, 0 }, { &quot;f1&quot;, __null, 8, (__builtin_offsetof(FPR, f1)), eEncodingIEEE754, eFormatFloat, {dwarf_f1_powerpc, dwarf_f1_powerpc, (4294967295U), (4294967295U), fpr_f1_powerpc }, __null, __null, __null, 0 }, { &quot;f2&quot;, __null, 8, (__builtin_offsetof(FPR, f2)), eEncodingIEEE754, eFormatFloat, {dwarf_f2_powerpc, dwarf_f2_powerpc, (4294967295U), (4294967295U), fpr_f2_powerpc }, __null, __null, __null, 0 }, { &quot;f3&quot;, __null, 8, (__builtin_offsetof(FPR, f3)), eEncodingIEEE754, eFormatFloat, {dwarf_f3_powerpc, dwarf_f3_powerpc, (4294967295U), (4294967295U), fpr_f3_powerpc }, __null, __null, __null, 0 }, { &quot;f4&quot;, __null, 8, (__builtin_offsetof(FPR, f4)), eEncodingIEEE754, eFormatFloat, {dwarf_f4_powerpc, dwarf_f4_powerpc, (4294967295U), (4294967295U), fpr_f4_powerpc }, __null, __null, __null, 0 }, { &quot;f5&quot;, __null, 8, (__builtin_offsetof(FPR, f5)), eEncodingIEEE754, eFormatFloat, {dwarf_f5_powerpc, dwarf_f5_powerpc, (4294967295U), (4294967295U), fpr_f5_powerpc }, __null, __null, __null, 0 }, { &quot;f6&quot;, __null, 8, (__builtin_offsetof(FPR, f6)), eEncodingIEEE754, eFormatFloat, {dwarf_f6_powerpc, dwarf_f6_powerpc, (4294967295U), (4294967295U), fpr_f6_powerpc }, __null, __null, __null, 0 }, { &quot;f7&quot;, __null, 8, (__builtin_offsetof(FPR, f7)), eEncodingIEEE754, eFormatFloat, {dwarf_f7_powerpc, dwarf_f7_powerpc, (4294967295U), (4294967295U), fpr_f7_powerpc }, __null, __null, __null, 0 }, { &quot;f8&quot;, __null, 8, (__builtin_offsetof(FPR, f8)), eEncodingIEEE754, eFormatFloat, {dwarf_f8_powerpc, dwarf_f8_powerpc, (4294967295U), (4294967295U), fpr_f8_powerpc }, __null, __null, __null, 0 }, { &quot;f9&quot;, __null, 8, (__builtin_offsetof(FPR, f9)), eEncodingIEEE754, eFormatFloat, {dwarf_f9_powerpc, dwarf_f9_powerpc, (4294967295U), (4294967295U), fpr_f9_powerpc }, __null, __null, __null, 0 }, { &quot;f10&quot;, __null, 8, (__builtin_offsetof(FPR, f10)), eEncodingIEEE754, eFormatFloat, {dwarf_f10_powerpc, dwarf_f10_powerpc, (4294967295U), (4294967295U), fpr_f10_powerpc }, __null, __null, __null, 0 }, { &quot;f11&quot;, __null, 8, (__builtin_offsetof(FPR, f11)), eEncodingIEEE754, eFormatFloat, {dwarf_f11_powerpc, dwarf_f11_powerpc, (4294967295U), (4294967295U), fpr_f11_powerpc }, __null, __null, __null, 0 }, { &quot;f12&quot;, __null, 8, (__builtin_offsetof(FPR, f12)), eEncodingIEEE754, eFormatFloat, {dwarf_f12_powerpc, dwarf_f12_powerpc, (4294967295U), (4294967295U), fpr_f12_powerpc }, __null, __null, __null, 0 }, { &quot;f13&quot;, __null, 8, (__builtin_offsetof(FPR, f13)), eEncodingIEEE754, eFormatFloat, {dwarf_f13_powerpc, dwarf_f13_powerpc, (4294967295U), (4294967295U), fpr_f13_powerpc }, __null, __null, __null, 0 }, { &quot;f14&quot;, __null, 8, (__builtin_offsetof(FPR, f14)), eEncodingIEEE754, eFormatFloat, {dwarf_f14_powerpc, dwarf_f14_powerpc, (4294967295U), (4294967295U), fpr_f14_powerpc }, __null, __null, __null, 0 }, { &quot;f15&quot;, __null, 8, (__builtin_offsetof(FPR, f15)), eEncodingIEEE754, eFormatFloat, {dwarf_f15_powerpc, dwarf_f15_powerpc, (4294967295U), (4294967295U), fpr_f15_powerpc }, __null, __null, __null, 0 }, { &quot;f16&quot;, __null, 8, (__builtin_offsetof(FPR, f16)), eEncodingIEEE754, eFormatFloat, {dwarf_f16_powerpc, dwarf_f16_powerpc, (4294967295U), (4294967295U), fpr_f16_powerpc }, __null, __null, __null, 0 }, { &quot;f17&quot;, __null, 8, (__builtin_offsetof(FPR, f17)), eEncodingIEEE754, eFormatFloat, {dwarf_f17_powerpc, dwarf_f17_powerpc, (4294967295U), (4294967295U), fpr_f17_powerpc }, __null, __null, __null, 0 }, { &quot;f18&quot;, __null, 8, (__builtin_offsetof(FPR, f18)), eEncodingIEEE754, eFormatFloat, {dwarf_f18_powerpc, dwarf_f18_powerpc, (4294967295U), (4294967295U), fpr_f18_powerpc }, __null, __null, __null, 0 }, { &quot;f19&quot;, __null, 8, (__builtin_offsetof(FPR, f19)), eEncodingIEEE754, eFormatFloat, {dwarf_f19_powerpc, dwarf_f19_powerpc, (4294967295U), (4294967295U), fpr_f19_powerpc }, __null, __null, __null, 0 }, { &quot;f20&quot;, __null, 8, (__builtin_offsetof(FPR, f20)), eEncodingIEEE754, eFormatFloat, {dwarf_f20_powerpc, dwarf_f20_powerpc, (4294967295U), (4294967295U), fpr_f20_powerpc }, __null, __null, __null, 0 }, { &quot;f21&quot;, __null, 8, (__builtin_offsetof(FPR, f21)), eEncodingIEEE754, eFormatFloat, {dwarf_f21_powerpc, dwarf_f21_powerpc, (4294967295U), (4294967295U), fpr_f21_powerpc }, __null, __null, __null, 0 }, { &quot;f22&quot;, __null, 8, (__builtin_offsetof(FPR, f22)), eEncodingIEEE754, eFormatFloat, {dwarf_f22_powerpc, dwarf_f22_powerpc, (4294967295U), (4294967295U), fpr_f22_powerpc }, __null, __null, __null, 0 }, { &quot;f23&quot;, __null, 8, (__builtin_offsetof(FPR, f23)), eEncodingIEEE754, eFormatFloat, {dwarf_f23_powerpc, dwarf_f23_powerpc, (4294967295U), (4294967295U), fpr_f23_powerpc }, __null, __null, __null, 0 }, { &quot;f24&quot;, __null, 8, (__builtin_offsetof(FPR, f24)), eEncodingIEEE754, eFormatFloat, {dwarf_f24_powerpc, dwarf_f24_powerpc, (4294967295U), (4294967295U), fpr_f24_powerpc }, __null, __null, __null, 0 }, { &quot;f25&quot;, __null, 8, (__builtin_offsetof(FPR, f25)), eEncodingIEEE754, eFormatFloat, {dwarf_f25_powerpc, dwarf_f25_powerpc, (4294967295U), (4294967295U), fpr_f25_powerpc }, __null, __null, __null, 0 }, { &quot;f26&quot;, __null, 8, (__builtin_offsetof(FPR, f26)), eEncodingIEEE754, eFormatFloat, {dwarf_f26_powerpc, dwarf_f26_powerpc, (4294967295U), (4294967295U), fpr_f26_powerpc }, __null, __null, __null, 0 }, { &quot;f27&quot;, __null, 8, (__builtin_offsetof(FPR, f27)), eEncodingIEEE754, eFormatFloat, {dwarf_f27_powerpc, dwarf_f27_powerpc, (4294967295U), (4294967295U), fpr_f27_powerpc }, __null, __null, __null, 0 }, { &quot;f28&quot;, __null, 8, (__builtin_offsetof(FPR, f28)), eEncodingIEEE754, eFormatFloat, {dwarf_f28_powerpc, dwarf_f28_powerpc, (4294967295U), (4294967295U), fpr_f28_powerpc }, __null, __null, __null, 0 }, { &quot;f29&quot;, __null, 8, (__builtin_offsetof(FPR, f29)), eEncodingIEEE754, eFormatFloat, {dwarf_f29_powerpc, dwarf_f29_powerpc, (4294967295U), (4294967295U), fpr_f29_powerpc }, __null, __null, __null, 0 }, { &quot;f30&quot;, __null, 8, (__builtin_offsetof(FPR, f30)), eEncodingIEEE754, eFormatFloat, {dwarf_f30_powerpc, dwarf_f30_powerpc, (4294967295U), (4294967295U), fpr_f30_powerpc }, __null, __null, __null, 0 }, { &quot;f31&quot;, __null, 8, (__builtin_offsetof(FPR, f31)), eEncodingIEEE754, eFormatFloat, {dwarf_f31_powerpc, dwarf_f31_powerpc, (4294967295U), (4294967295U), fpr_f31_powerpc }, __null, __null, __null, 0 }, {&quot;fpscr&quot;, __null, 8, (__builtin_offsetof(FPR, fpscr)), eEncodingUint, eFormatHex, {dwarf_fpscr_powerpc, dwarf_fpscr_powerpc, (4294967295U), (4294967295U), fpr_fpscr_powerpc}, __null, __null, __null, 0}, { &quot;v0&quot;, __null, 16, (__builtin_offsetof(VMX, v0)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v0_powerpc, dwarf_v0_powerpc, (4294967295U), (4294967295U), vmx_v0_powerpc }, __null, __null, __null, 0 }, { &quot;v1&quot;, __null, 16, (__builtin_offsetof(VMX, v1)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v1_powerpc, dwarf_v1_powerpc, (4294967295U), (4294967295U), vmx_v1_powerpc }, __null, __null, __null, 0 }, { &quot;v2&quot;, __null, 16, (__builtin_offsetof(VMX, v2)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v2_powerpc, dwarf_v2_powerpc, (4294967295U), (4294967295U), vmx_v2_powerpc }, __null, __null, __null, 0 }, { &quot;v3&quot;, __null, 16, (__builtin_offsetof(VMX, v3)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v3_powerpc, dwarf_v3_powerpc, (4294967295U), (4294967295U), vmx_v3_powerpc }, __null, __null, __null, 0 }, { &quot;v4&quot;, __null, 16, (__builtin_offsetof(VMX, v4)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v4_powerpc, dwarf_v4_powerpc, (4294967295U), (4294967295U), vmx_v4_powerpc }, __null, __null, __null, 0 }, { &quot;v5&quot;, __null, 16, (__builtin_offsetof(VMX, v5)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v5_powerpc, dwarf_v5_powerpc, (4294967295U), (4294967295U), vmx_v5_powerpc }, __null, __null, __null, 0 }, { &quot;v6&quot;, __null, 16, (__builtin_offsetof(VMX, v6)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v6_powerpc, dwarf_v6_powerpc, (4294967295U), (4294967295U), vmx_v6_powerpc }, __null, __null, __null, 0 }, { &quot;v7&quot;, __null, 16, (__builtin_offsetof(VMX, v7)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v7_powerpc, dwarf_v7_powerpc, (4294967295U), (4294967295U), vmx_v7_powerpc }, __null, __null, __null, 0 }, { &quot;v8&quot;, __null, 16, (__builtin_offsetof(VMX, v8)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v8_powerpc, dwarf_v8_powerpc, (4294967295U), (4294967295U), vmx_v8_powerpc }, __null, __null, __null, 0 }, { &quot;v9&quot;, __null, 16, (__builtin_offsetof(VMX, v9)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v9_powerpc, dwarf_v9_powerpc, (4294967295U), (4294967295U), vmx_v9_powerpc }, __null, __null, __null, 0 }, { &quot;v10&quot;, __null, 16, (__builtin_offsetof(VMX, v10)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v10_powerpc, dwarf_v10_powerpc, (4294967295U), (4294967295U), vmx_v10_powerpc }, __null, __null, __null, 0 }, { &quot;v11&quot;, __null, 16, (__builtin_offsetof(VMX, v11)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v11_powerpc, dwarf_v11_powerpc, (4294967295U), (4294967295U), vmx_v11_powerpc }, __null, __null, __null, 0 }, { &quot;v12&quot;, __null, 16, (__builtin_offsetof(VMX, v12)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v12_powerpc, dwarf_v12_powerpc, (4294967295U), (4294967295U), vmx_v12_powerpc }, __null, __null, __null, 0 }, { &quot;v13&quot;, __null, 16, (__builtin_offsetof(VMX, v13)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v13_powerpc, dwarf_v13_powerpc, (4294967295U), (4294967295U), vmx_v13_powerpc }, __null, __null, __null, 0 }, { &quot;v14&quot;, __null, 16, (__builtin_offsetof(VMX, v14)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v14_powerpc, dwarf_v14_powerpc, (4294967295U), (4294967295U), vmx_v14_powerpc }, __null, __null, __null, 0 }, { &quot;v15&quot;, __null, 16, (__builtin_offsetof(VMX, v15)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v15_powerpc, dwarf_v15_powerpc, (4294967295U), (4294967295U), vmx_v15_powerpc }, __null, __null, __null, 0 }, { &quot;v16&quot;, __null, 16, (__builtin_offsetof(VMX, v16)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v16_powerpc, dwarf_v16_powerpc, (4294967295U), (4294967295U), vmx_v16_powerpc }, __null, __null, __null, 0 }, { &quot;v17&quot;, __null, 16, (__builtin_offsetof(VMX, v17)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v17_powerpc, dwarf_v17_powerpc, (4294967295U), (4294967295U), vmx_v17_powerpc }, __null, __null, __null, 0 }, { &quot;v18&quot;, __null, 16, (__builtin_offsetof(VMX, v18)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v18_powerpc, dwarf_v18_powerpc, (4294967295U), (4294967295U), vmx_v18_powerpc }, __null, __null, __null, 0 }, { &quot;v19&quot;, __null, 16, (__builtin_offsetof(VMX, v19)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v19_powerpc, dwarf_v19_powerpc, (4294967295U), (4294967295U), vmx_v19_powerpc }, __null, __null, __null, 0 }, { &quot;v20&quot;, __null, 16, (__builtin_offsetof(VMX, v20)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v20_powerpc, dwarf_v20_powerpc, (4294967295U), (4294967295U), vmx_v20_powerpc }, __null, __null, __null, 0 }, { &quot;v21&quot;, __null, 16, (__builtin_offsetof(VMX, v21)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v21_powerpc, dwarf_v21_powerpc, (4294967295U), (4294967295U), vmx_v21_powerpc }, __null, __null, __null, 0 }, { &quot;v22&quot;, __null, 16, (__builtin_offsetof(VMX, v22)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v22_powerpc, dwarf_v22_powerpc, (4294967295U), (4294967295U), vmx_v22_powerpc }, __null, __null, __null, 0 }, { &quot;v23&quot;, __null, 16, (__builtin_offsetof(VMX, v23)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v23_powerpc, dwarf_v23_powerpc, (4294967295U), (4294967295U), vmx_v23_powerpc }, __null, __null, __null, 0 }, { &quot;v24&quot;, __null, 16, (__builtin_offsetof(VMX, v24)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v24_powerpc, dwarf_v24_powerpc, (4294967295U), (4294967295U), vmx_v24_powerpc }, __null, __null, __null, 0 }, { &quot;v25&quot;, __null, 16, (__builtin_offsetof(VMX, v25)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v25_powerpc, dwarf_v25_powerpc, (4294967295U), (4294967295U), vmx_v25_powerpc }, __null, __null, __null, 0 }, { &quot;v26&quot;, __null, 16, (__builtin_offsetof(VMX, v26)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v26_powerpc, dwarf_v26_powerpc, (4294967295U), (4294967295U), vmx_v26_powerpc }, __null, __null, __null, 0 }, { &quot;v27&quot;, __null, 16, (__builtin_offsetof(VMX, v27)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v27_powerpc, dwarf_v27_powerpc, (4294967295U), (4294967295U), vmx_v27_powerpc }, __null, __null, __null, 0 }, { &quot;v28&quot;, __null, 16, (__builtin_offsetof(VMX, v28)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v28_powerpc, dwarf_v28_powerpc, (4294967295U), (4294967295U), vmx_v28_powerpc }, __null, __null, __null, 0 }, { &quot;v29&quot;, __null, 16, (__builtin_offsetof(VMX, v29)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v29_powerpc, dwarf_v29_powerpc, (4294967295U), (4294967295U), vmx_v29_powerpc }, __null, __null, __null, 0 }, { &quot;v30&quot;, __null, 16, (__builtin_offsetof(VMX, v30)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v30_powerpc, dwarf_v30_powerpc, (4294967295U), (4294967295U), vmx_v30_powerpc }, __null, __null, __null, 0 }, { &quot;v31&quot;, __null, 16, (__builtin_offsetof(VMX, v31)), eEncodingVector, eFormatVectorOfUInt32, {dwarf_v31_powerpc, dwarf_v31_powerpc, (4294967295U), (4294967295U), vmx_v31_powerpc }, __null, __null, __null, 0 }, {&quot;vrsave&quot;, __null, 4, (__builtin_offsetof(VMX, vrsave)), eEncodingUint, eFormatHex, {dwarf_vrsave_powerpc, dwarf_vrsave_powerpc, (4294967295U), (4294967295U), vmx_vrsave_powerpc}, __null, __null, __null, 0}, {&quot;vscr&quot;, __null, 4, (__builtin_offsetof(VMX, vscr)), eEncodingUint, eFormatHex, {dwarf_vscr_powerpc, dwarf_vscr_powerpc, (4294967295U), (4294967295U), vmx_vscr_powerpc}, __null, __null, __null, 0}," data-ref="_M/POWERPC_REGS">POWERPC_REGS</a></td></tr>
<tr><th id="207">207</th><td><u>#undef <a class="macro" href="#200" data-ref="_M/GPR">GPR</a></u></td></tr>
<tr><th id="208">208</th><td>};</td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td><b>static_assert</b>((<b>sizeof</b>(<a class="ref" href="#g_register_infos_powerpc32" title='g_register_infos_powerpc32' data-ref="g_register_infos_powerpc32" data-ref-filename="g_register_infos_powerpc32">g_register_infos_powerpc32</a>) /</td></tr>
<tr><th id="211">211</th><td>               <b>sizeof</b>(<a class="ref" href="#g_register_infos_powerpc32" title='g_register_infos_powerpc32' data-ref="g_register_infos_powerpc32" data-ref-filename="g_register_infos_powerpc32">g_register_infos_powerpc32</a>[<var>0</var>])) ==</td></tr>
<tr><th id="212">212</th><td>                  <a class="enum" href="RegisterContextPOSIX_powerpc.h.html#k_num_registers_powerpc" title='k_num_registers_powerpc' data-ref="k_num_registers_powerpc" data-ref-filename="k_num_registers_powerpc">k_num_registers_powerpc</a>,</td></tr>
<tr><th id="213">213</th><td>              <q>"g_register_infos_powerpc32 has wrong number of register infos"</q>);</td></tr>
<tr><th id="214">214</th><td><b>static_assert</b>((<b>sizeof</b>(<a class="ref" href="#g_register_infos_powerpc64" title='g_register_infos_powerpc64' data-ref="g_register_infos_powerpc64" data-ref-filename="g_register_infos_powerpc64">g_register_infos_powerpc64</a>) /</td></tr>
<tr><th id="215">215</th><td>               <b>sizeof</b>(<a class="ref" href="#g_register_infos_powerpc64" title='g_register_infos_powerpc64' data-ref="g_register_infos_powerpc64" data-ref-filename="g_register_infos_powerpc64">g_register_infos_powerpc64</a>[<var>0</var>])) ==</td></tr>
<tr><th id="216">216</th><td>                  <a class="enum" href="RegisterContextPOSIX_powerpc.h.html#k_num_registers_powerpc" title='k_num_registers_powerpc' data-ref="k_num_registers_powerpc" data-ref-filename="k_num_registers_powerpc">k_num_registers_powerpc</a>,</td></tr>
<tr><th id="217">217</th><td>              <q>"g_register_infos_powerpc64 has wrong number of register infos"</q>);</td></tr>
<tr><th id="218">218</th><td><b>static_assert</b>(<b>sizeof</b>(<a class="ref" href="#g_register_infos_powerpc64_32" title='g_register_infos_powerpc64_32' data-ref="g_register_infos_powerpc64_32" data-ref-filename="g_register_infos_powerpc64_32">g_register_infos_powerpc64_32</a>) ==</td></tr>
<tr><th id="219">219</th><td>                  <b>sizeof</b>(<a class="ref" href="#g_register_infos_powerpc64" title='g_register_infos_powerpc64' data-ref="g_register_infos_powerpc64" data-ref-filename="g_register_infos_powerpc64">g_register_infos_powerpc64</a>),</td></tr>
<tr><th id="220">220</th><td>              <q>"g_register_infos_powerpc64_32 doesn't match size of "</q></td></tr>
<tr><th id="221">221</th><td>              <q>"g_register_infos_powerpc64"</q>);</td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td><u>#undef <a class="macro" href="#29" data-ref="_M/DEFINE_FPR">DEFINE_FPR</a></u></td></tr>
<tr><th id="224">224</th><td><u>#undef <a class="macro" href="#20" data-ref="_M/DEFINE_GPR">DEFINE_GPR</a></u></td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td><u>#<span data-ppcond="17">endif</span> // DECLARE_REGISTER_INFOS_POWERPC_STRUCT</u></td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td><u>#undef <a class="macro" href="#204" data-ref="_M/GPR_OFFSET">GPR_OFFSET</a></u></td></tr>
<tr><th id="229">229</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='RegisterContextFreeBSD_powerpc.cpp.html'>llvm/lldb/source/Plugins/Process/Utility/RegisterContextFreeBSD_powerpc.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>