ip:
  header: |
    #include "../../../common.h"
  desc: SPI Register Map
  ver: 1
  registers:
    CNTRL:
      desc: Control and Status Register
      offset: 0x0
      reset_val: 0x5003004
      fields:
        GO_BUSY:
          desc: "SPI Transfer Control Bit And Busy Status\nIf FIFO mode is disabled, during the data transfer, this bit keeps the value of 1. As the transfer is finished, this bit will be cleared automatically. Software can read this bit to check if the SPI is in busy status.\nIn FIFO mode, this bit will be controlled by hardware. Software should not modify this bit. In Slave mode, this bit always returns 1 when this register is read by software. In Master mode, this bit reflects the busy or idle status of SPI.\nNote: When FIFO mode is disabled, all configurations should be set before writing 1 to this GO_BUSY bit."
          bits: 0
          enum:
            '0':
              desc: "Data transfer stopped"
              val: 0
            '1':
              desc: "In Master mode, writing 1 to this bit to start the SPI data transfer; in Slave mode, writing 1 to this bit indicates that the slave is ready to communicate with a master"
              val: 1
        RX_NEG:
          desc: "Receive On Negative Edge\n"
          bits: 1
          enum:
            '0':
              desc: "Received data input signal is latched on the rising edge of SPI bus clock"
              val: 0
            '1':
              desc: "Received data input signal is latched on the falling edge of SPI bus clock"
              val: 1
        TX_NEG:
          desc: "Transmit On Negative Edge\n"
          bits: 2
          enum:
            '0':
              desc: "Transmitted data output signal is changed on the rising edge of SPI bus clock"
              val: 0
            '1':
              desc: "Transmitted data output signal is changed on the falling edge of SPI bus clock"
              val: 1
        TX_BIT_LEN:
          desc: "Transmit Bit Length\nThis field specifies how many bits can be transmitted/received in one transaction. The minimum bit length is 8 bits and can up to 32 bits.\n"
          bits: 7-3
        LSB:
          desc: "Send LSB First\n"
          bits: 10
          enum:
            '0':
              desc: "The MSB, which bit of transmit/receive register depends on the setting of TX_BIT_LEN, is transmitted/received first"
              val: 0
            '1':
              desc: "The LSB, bit 0 of the SPI TX0/1 register, is sent first to the SPI data output pin, and the first bit received from the SPI data input pin will be put in the LSB position of the RX register (bit 0 of SPI_RX0/1)"
              val: 1
        CLKP:
          desc: "Clock Polarity\n"
          bits: 11
          enum:
            '0':
              desc: "SPI bus clock is idle low"
              val: 0
            '1':
              desc: "SPI bus clock is idle high"
              val: 1
        SP_CYCLE:
          desc: "Suspend Interval (Master Only)\nThe four bits provide configurable suspend interval between two successive transmit/receive transaction in a transfer. The definition of the suspend interval is the interval between the last clock edge of the preceding transaction word and the first clock edge of the following transaction word. The default value is 0x3. The period of the suspend interval is obtained according to the following equation.\n (SP_CYCLE[3:0] + 0.5) * period of SPI bus clock cycle\nExample:\nIf the variable clock function is enabled and the transmit FIFO buffer is not empty, the minimum period of suspend interval between the successive transactions is (6.5 + SP_CYCLE) * SPI bus clock cycle."
          bits: 15-12
        IF:
          desc: "Unit Transfer Interrupt Flag\nNote: This bit will be cleared by writing 1 to itself."
          bits: 16
          enum:
            '0':
              desc: "No transaction has been finished since this bit was cleared to 0"
              val: 0
            '1':
              desc: "SPI controller has finished one unit transfer"
              val: 1
        IE:
          desc: "Unit Transfer Interrupt EnableBit\n"
          bits: 17
          enum:
            '0':
              desc: "SPI unit transfer interrupt Disabled"
              val: 0
            '1':
              desc: "SPI unit transfer interrupt Enabled"
              val: 1
        SLAVE:
          desc: "Slave Mode EnableBit\n"
          bits: 18
          enum:
            '0':
              desc: "Master mode"
              val: 0
            '1':
              desc: "Slave mode"
              val: 1
        REORDER:
          desc: "Byte Reorder Function EnableBit\nNote:\nByte Reorder function is only available if TX_BIT_LEN is defined as 16, 24, and 32 bits.\nIn Slave mode with level-trigger configuration, the slave select pin must be kept at active state during the byte suspend interval.\nThe Byte Reorder function is not supported when the variable bus clock function or Dual I/O mode is enabled."
          bits: 19
          enum:
            '0':
              desc: "Byte Reorder function Disabled"
              val: 0
            '1':
              desc: "Byte Reorder function Enabled. A byte suspend interval will be inserted among each byte. The period of the byte suspend interval depends on the setting of SP_CYCLE"
              val: 1
        FIFO:
          desc: "FIFO Mode Enable Control\nNote:\nBefore enabling FIFO mode, the other related settings should be set in advance.\nIn Master mode, if the FIFO mode is enabled, the GO_BUSY bit will be set to 1 automatically after writing data to the transmit FIFO buffer; the GO_BUSY bit will be cleared to 0 automatically when the SPI controller is in idle. If all data stored at transmit FIFO buffer are sent out, the TX_EMPTY bit will be set to 1 and the GO_BUSY bit will be cleared to 0.\nAfter clearing this bit to 0, user must wait for at least 2 peripheral clock periods before setting this bit to 1 again."
          bits: 21
          enum:
            '0':
              desc: "FIFO mode Disabled"
              val: 0
            '1':
              desc: "FIFO mode Enabled"
              val: 1
        VARCLK_EN:
          desc: "Variable Clock Enable Control (Master Only)\nNote: When this VARCLK_EN bit is set to 1, the setting of TX_BIT_LEN must be programmed as 0x10 (16-bit mode)."
          bits: 23
          enum:
            '0':
              desc: "SPI clock output frequency is fixed and decided only by the value of DIVIDER"
              val: 0
            '1':
              desc: "SPI clock output frequency is variable. The output frequency is decided by the value of VARCLK, DIVIDER, and DIVIDER2"
              val: 1
        RX_EMPTY:
          desc: "Receive FIFO Buffer Empty Indicator (Read Only)\nIt is a mutual mirror bit of SPI_STATUS[24].\n"
          bits: 24
          enum:
            '0':
              desc: "Receive FIFO buffer is not empty"
              val: 0
            '1':
              desc: "Receive FIFO buffer is empty"
              val: 1
        RX_FULL:
          desc: "Receive FIFO Buffer Full Indicator (Read Only)\nIt is a mutual mirror bit of SPI_STATUS[25].\n"
          bits: 25
          enum:
            '0':
              desc: "Receive FIFO buffer is not full"
              val: 0
            '1':
              desc: "Receive FIFO buffer is full"
              val: 1
        TX_EMPTY:
          desc: "Transmit FIFO Buffer Empty Indicator (Read Only)\nIt is a mutual mirror bit of SPI_STATUS[26].\n"
          bits: 26
          enum:
            '0':
              desc: "Transmit FIFO buffer is not empty"
              val: 0
            '1':
              desc: "Transmit FIFO buffer is empty"
              val: 1
        TX_FULL:
          desc: "Transmit FIFO Buffer Full Indicator (Read Only)\nIt is a mutual mirror bit of SPI_STATUS[27].\n"
          bits: 27
          enum:
            '0':
              desc: "Transmit FIFO buffer is not full"
              val: 0
            '1':
              desc: "Transmit FIFO buffer is full"
              val: 1
    DIVIDER:
      desc: Clock Divider Register
      offset: 0x4
      reset_val: 0x0
      fields:
        DIVIDER:
          desc: "Clock Divider 1 Register \nThe value in this field is the frequency divider for generating the SPI peripheral clock, fspi_eclk, and the SPI bus clock of SPI master. The frequency is obtained according to the following equation. \nIf the bit of BCn, SPI_CNTRL2[31], is set to 0,\n\nelse if BCn is set to 1,\n\nwhere \n is the SPI peripheral clock source, which is defined in the CLKSEL1 register."
          bits: 7-0
        DIVIDER2:
          desc: "Clock Divider 2 Register (Master Only)\nThe value in this field is the 2nd frequency divider for generating the second clock of the variable clock function. The frequency is obtained according to the following equation: \n\nIf the VARCLK_EN bit is cleared to 0, this setting is unmeaning."
          bits: 23-16
    SSR:
      desc: Slave Select Register
      offset: 0x8
      reset_val: 0x0
      fields:
        SSR:
          desc: "Slave Select Control Bit (Master Only)\nIf AUTOSS bit is cleared, writing 1 to any bit of this field sets the proper SPI0_SPISS0 line to an active state and writing 0 sets the line back to inactive state.\nIf the AUTOSS bit is set, writing 0 to any bit location of this field will keep the corresponding SPI0_SPISS0 line at inactive state; writing 1 to any bit location of this field will select appropriate SPI0_SPISS0 line to be automatically driven to active state for the duration of the transmit/receive, and will be driven to inactive state for the rest of the time. The active state of SPI0_SPISS0 is specified in SS_LVL. \nNote: SPI0_SPISS0 is defined as the slave select input in Slave mode."
          bits: 0
        SS_LVL:
          desc: "Slave Select Active Level\nThis bit defines the active status of slave select signal (SPI0_SPISS0).\n"
          bits: 2
          enum:
            '0':
              desc: "The slave select signal SPI0_SPISS0 is active on low-level/falling-edge"
              val: 0
            '1':
              desc: "The slave select signal SPI0_SPISS0 is active on high-level/rising-edge"
              val: 1
        AUTOSS:
          desc: "Automatic Slave Select Function Enable Control (Master Only)\n"
          bits: 3
          enum:
            '0':
              desc: "If this bit is cleared, slave select signal will be asserted/de-asserted by setting /clearing the corresponding bit of SPI_SSR[0]"
              val: 0
            '1':
              desc: "If this bit is set, SPI0_SPISS0 signal will be generated automatically. It means that device/slave select signal, which is set in SPI_SSR[0], will be asserted by the SPI controller when transmit/receive is started, and will be de-asserted after each transmit/receive is finished"
              val: 1
        SS_LTRIG:
          desc: "Slave Select Level Trigger Enable Control (Slave Only)\n"
          bits: 4
          enum:
            '0':
              desc: "Slave select signal is edge-trigger. This is the default value. The SS_LVL bit decides the signal is active after a falling-edge or rising-edge"
              val: 0
            '1':
              desc: "Slave select signal is level-trigger. The SS_LVL bit decides the signal is active low or active high"
              val: 1
        LTRIG_FLAG:
          desc: "Level Trigger Accomplish Flag\nIn Slave mode, this bit indicates whether the received bit number meets the requirement or not after the current transaction done. \nNote: This bit is READ only. As the GO_BUSY bit is set to 1 by software, the LTRIG_FLAG will be cleared to 0 after 4 SPI peripheral clock periods plus 1 system clock period. In FIFO mode, this bit has no meaning."
          bits: 5
          enum:
            '0':
              desc: "Transferred bit length of one transaction does not meet the specified requirement"
              val: 0
            '1':
              desc: "Transferred bit length meets the specified requirement which defined in TX_BIT_LEN"
              val: 1
    RX0:
      desc: Data Receive Register 0
      offset: 0x10
      reset_val: 0x0
      fields:
        RX:
          desc: "Data Receive Register\nThe data receive register holds the datum received from SPI data input pin. If FIFO mode is disabled, the last received data can be accessed through software by reading this register. If the FIFO bit is set as 1 and the RX_EMPTY bit, SPI_CNTRL[24] or SPI_STATUS[24], is not set to 1, the receive FIFO buffer can be accessed through software by reading this register. This is a read-only register."
          bits: 31-0
    RX1:
      desc: Data Receive Register 1
      offset: 0x14
      reset_val: 0x0
    TX0:
      desc: Data Transmit Register 0
      offset: 0x20
      reset_val: 0x0
      fields:
        TX:
          desc: "Data Transmit Register\nThe data transmit registers hold the data to be transmitted in the next transfer. The number of valid bits depends on the setting of transmit bit length field of the SPI_CNTRL register.\nFor example, if TX_BIT_LEN is set to 0x08, the bits TX[7:0] will be transmitted in next transfer. If TX_BIT_LEN is set to 0x00, the SPI controller will perform a 32-bit transfer.\nNote 1: When the SPI controller is configured as a slave device and FIFO mode is disabled, if the SPI controller attempts to transmit data to a master, the transmit data register should be updated by software before setting the GO_BUSY bit to 1.\nNote 2: In Master mode, SPI controller will start to transfer after 5 peripheral clock cycles since user wrote to this register."
          bits: 31-0
    TX1:
      desc: Data Transmit Register 1
      offset: 0x24
      reset_val: 0x0
    VARCLK:
      desc: Variable Clock Pattern Register
      offset: 0x34
      reset_val: 0x7fff87
      fields:
        VARCLK:
          desc: "Variable Clock Pattern\nThis register defines the clock pattern of the SPI transfer. If the variable clock function is disabled, this setting is unmeaning. Refer to the <Variable Clock Function> paragraph for more detail description."
          bits: 31-0
    CNTRL2:
      desc: Control and Status Register 2
      offset: 0x3c
      reset_val: 0x1000
      fields:
        NOSLVSEL:
          desc: "Slave 3-Wire Mode Enable Control\nThis is used to ignore the slave select signal in Slave mode. The SPI controller can work with 3-wire interface including SPI0_CLK, SPI0_MISO0 and SPI0_MOSI0 pins.\nNote: In Slave 3-wire mode, the SS_LTRIG, SPI_SSR[4] will be set as 1 automatically."
          bits: 8
          enum:
            '0':
              desc: "4-wire bi-direction interface"
              val: 0
            '1':
              desc: "3-wire bi-direction interface"
              val: 1
        SLV_ABORT:
          desc: "Slave 3-Wire Mode Abort Control\nIn normal operation, there is an interrupt event when the received data meet the required bits which defined in TX_BIT_LEN.\nIf the received bits are less than the requirement and there is no more SPI clock input over the one transfer time in Slave 3-wire mode, the user can set this bit to force the current transfer done and then the user can get a transfer done interrupt event. \nNote: This bit will be cleared to 0 automatically by hardware after it is set to 1 by software."
          bits: 9
        SSTA_INTEN:
          desc: "Slave 3-Wire Mode Start Interrupt Enable Control\nUsed to enable interrupt when the transfer has started in Slave 3-wire mode. If there is no transfer done interrupt over the time period which is defined by user after the transfer start, the user can set the SLV_ABORT bit to force the transfer done.\n"
          bits: 10
          enum:
            '0':
              desc: "Transaction start interrupt Disabled"
              val: 0
            '1':
              desc: "Transaction start interrupt Enabled. It will be cleared to 0 as the current transfer is done or the SLV_START_INTSTS bit is cleared"
              val: 1
        SLV_START_INTSTS:
          desc: "Slave 3-Wire Mode Start Interrupt Status\nThis bit indicates if a transaction has started in Slave 3-wire mode. It is a mutual mirror bit of SPI_STATUS[11].\n"
          bits: 11
          enum:
            '0':
              desc: "Slave has not detected any SPI clock transition since the SSTA_INTEN bit was set to 1"
              val: 0
            '1':
              desc: "A transaction has started in Slave 3-wire mode. It will be cleared automatically when a transaction is done or by writing 1 to this bit"
              val: 1
        DUAL_IO_DIR:
          desc: "Dual I/O Mode Direction Control\n"
          bits: 12
          enum:
            '0':
              desc: "Dual Input mode"
              val: 0
            '1':
              desc: "Dual Output mode"
              val: 1
        DUAL_IO_EN:
          desc: "Dual I/O Mode EnableBit\n"
          bits: 13
          enum:
            '0':
              desc: "Dual I/O mode Disabled"
              val: 0
            '1':
              desc: "Dual I/O mode Enabled"
              val: 1
        SS_INT_OPT:
          desc: "Slave Select Inactive Interrupt Option \nThis setting is only available if the SPI controller is configured as level trigger slave device.\n"
          bits: 16
          enum:
            '0':
              desc: "As the slave select signal goes to inactive level, the IF bit will NOT be set to 1"
              val: 0
            '1':
              desc: "As the slave select signal goes to inactive level, the IF bit will be set to 1"
              val: 1
        BCn:
          desc: "SPI Peripheral Clock Backward Compatible Option\nRefer to the description of SPI_DIVIDER register for details."
          bits: 31
          enum:
            '0':
              desc: "Backward compatible clock configuration"
              val: 0
            '1':
              desc: "Clock configuration is not backward compatible"
              val: 1
    FIFO_CTL:
      desc: SPI FIFO Control Register
      offset: 0x40
      reset_val: 0x44000000
      fields:
        RX_CLR:
          desc: "Clear Receive FIFO Buffer\n"
          bits: 0
          enum:
            '0':
              desc: "No effect"
              val: 0
            '1':
              desc: "Clear receive FIFO buffer. The RX_FULL flag will be cleared to 0 and the RX_EMPTY flag will be set to 1. This bit will be cleared to 0 by hardware after it is set to 1 by software"
              val: 1
        TX_CLR:
          desc: "Clear Transmit FIFO Buffer\n"
          bits: 1
          enum:
            '0':
              desc: "No effect"
              val: 0
            '1':
              desc: "Clear transmit FIFO buffer. The TX_FULL flag will be cleared to 0 and the TX_EMPTY flag will be set to 1. This bit will be cleared to 0 by hardware after it is set to 1 by software"
              val: 1
        RX_INTEN:
          desc: "Receive Threshold Interrupt Enable Control\n"
          bits: 2
          enum:
            '0':
              desc: "RX threshold interrupt Disabled"
              val: 0
            '1':
              desc: "RX threshold interrupt Enabled"
              val: 1
        TX_INTEN:
          desc: "Transmit Threshold Interrupt Enable Control\n"
          bits: 3
          enum:
            '0':
              desc: "TX threshold interrupt Disabled"
              val: 0
            '1':
              desc: "TX threshold interrupt Enabled"
              val: 1
        RXOV_INTEN:
          desc: "Receive FIFO Overrun Interrupt Enable Control\n"
          bits: 6
          enum:
            '0':
              desc: "Receive FIFO overrun interrupt Disabled"
              val: 0
            '1':
              desc: "Receive FIFO overrun interrupt Enabled"
              val: 1
        TIMEOUT_INTEN:
          desc: "Receive FIFO Time-Out Interrupt Enable Control\n"
          bits: 21
          enum:
            '0':
              desc: "Time-out interrupt Disabled"
              val: 0
            '1':
              desc: "Time-out interrupt Enabled"
              val: 1
        RX_THRESHOLD:
          desc: "Receive FIFO Threshold\nIf the valid data count of the receive FIFO buffer is larger than the RX_THRESHOLD setting, the RX_INTSTS bit will be set to 1, else the RX_INTSTS bit will be cleared to 0."
          bits: 26-24
        TX_THRESHOLD:
          desc: "Transmit FIFO Threshold\nIf the valid data count of the transmit FIFO buffer is less than or equal to the TX_THRESHOLD setting, the TX_INTSTS bit will be set to 1, else the TX_INTSTS bit will be cleared to 0."
          bits: 30-28
    STATUS:
      desc: SPI Status Register
      offset: 0x44
      reset_val: 0x5000000
      fields:
        RX_INTSTS:
          desc: "Receive FIFO Threshold Interrupt Status (Read Only)\n"
          bits: 0
          enum:
            '0':
              desc: "The valid data count within the Rx FIFO buffer is less than or equal to the setting value of RX_THRESHOLD"
              val: 0
            '1':
              desc: "The valid data count within the receive FIFO buffer is larger than the setting value of RX_THRESHOLD"
              val: 1
        RX_OVERRUN:
          desc: "Receive FIFO Overrun Status\nWhen the receive FIFO buffer is full, the follow-up data will be dropped and this bit will be set to 1.\nNote: This bit will be cleared by writing 1 to itself."
          bits: 2
        TX_INTSTS:
          desc: "Transmit FIFO Threshold Interrupt Status (Read Only)\n"
          bits: 4
          enum:
            '0':
              desc: "The valid data count within the transmit FIFO buffer is larger than the setting value of TX_THRESHOLD"
              val: 0
            '1':
              desc: "The valid data count within the transmit FIFO buffer is less than or equal to the setting value of TX_THRESHOLD"
              val: 1
        SLV_START_INTSTS:
          desc: "Slave Start Interrupt Status\nIt is used to dedicate if a transaction has started in Slave 3-wire mode. It is a mutual mirror bit of SPI_CNTRL2[11].\n"
          bits: 11
          enum:
            '0':
              desc: "Slave has not detected any SPI clock transition since the SSTA_INTEN bit was set to 1"
              val: 0
            '1':
              desc: "A transaction has started in Slave 3-wire mode. It will be cleared as a transaction is done or by writing 1 to this bit"
              val: 1
        RX_FIFO_COUNT:
          desc: "Receive FIFO Data Count (Read Only)\nThis bit field indicates the valid data count of receive FIFO buffer."
          bits: 15-12
        IF:
          desc: "SPI Unit Transfer Interrupt Flag\nIt is a mutual mirror bit of SPI_CNTRL[16].\nNote: This bit will be cleared by writing 1 to itself."
          bits: 16
          enum:
            '0':
              desc: "No transaction has been finished since this bit was cleared to 0"
              val: 0
            '1':
              desc: "SPI controller has finished one unit transfer"
              val: 1
        TIMEOUT:
          desc: "Time-Out Interrupt Flag\nNote: This bit will be cleared by writing 1 to itself."
          bits: 20
          enum:
            '0':
              desc: "No receive FIFO time-out event"
              val: 0
            '1':
              desc: "Receive FIFO buffer is not empty and no read operation on receive FIFO buffer over 64 SPI clock period in Master mode or over 576 SPI peripheral clock period in Slave mode. When the received FIFO buffer is read by software, the time-out status will be cleared automatically"
              val: 1
        RX_EMPTY:
          desc: "Receive FIFO Buffer Empty Indicator (Read Only)\nIt is a mutual mirror bit of SPI_CNTRL[24].\n"
          bits: 24
          enum:
            '0':
              desc: "Receive FIFO buffer is not empty"
              val: 0
            '1':
              desc: "Receive FIFO buffer is empty"
              val: 1
        RX_FULL:
          desc: "Receive FIFO Buffer Empty Indicator (Read Only)\nIt is a mutual mirror bit of SPI_CNTRL[25].\n"
          bits: 25
          enum:
            '0':
              desc: "Receive FIFO buffer is not full"
              val: 0
            '1':
              desc: "Receive FIFO buffer is full"
              val: 1
        TX_EMPTY:
          desc: "Transmit FIFO Buffer Empty Indicator (Read Only)\nIt is a mutual mirror bit of SPI_CNTRL[26].\n"
          bits: 26
          enum:
            '0':
              desc: "Transmit FIFO buffer is not empty"
              val: 0
            '1':
              desc: "Transmit FIFO buffer is empty"
              val: 1
        TX_FULL:
          desc: "Transmit FIFO Buffer Full Indicator (Read Only)\nIt is a mutual mirror bit of SPI_CNTRL[27].\n"
          bits: 27
          enum:
            '0':
              desc: "Transmit FIFO buffer is not full"
              val: 0
            '1':
              desc: "Transmit FIFO buffer is full"
              val: 1
        TX_FIFO_COUNT:
          desc: "Transmit FIFO Data Count (Read Only)\nThis bit field indicates the valid data count of transmit FIFO buffer."
          bits: 31-28
