ARM GAS  /tmp/cc7RaNIA.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"init.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.MPU_Config,"ax",%progbits
  17              		.align	1
  18              		.arch armv7e-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu fpv5-d16
  24              	MPU_Config:
  25              	.LFB368:
  26              		.file 1 "Core/Src/init.c"
   1:Core/Src/init.c **** /* USER CODE BEGIN Header */
   2:Core/Src/init.c **** /**
   3:Core/Src/init.c ****   ******************************************************************************
   4:Core/Src/init.c ****   * @file           : main.c
   5:Core/Src/init.c ****   * @brief          : Main program body
   6:Core/Src/init.c ****   ******************************************************************************
   7:Core/Src/init.c ****   * @attention
   8:Core/Src/init.c ****   *
   9:Core/Src/init.c ****   * Copyright (c) 2025 STMicroelectronics.
  10:Core/Src/init.c ****   * All rights reserved.
  11:Core/Src/init.c ****   *
  12:Core/Src/init.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/init.c ****   * in the root directory of this software component.
  14:Core/Src/init.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/init.c ****   *
  16:Core/Src/init.c ****   ******************************************************************************
  17:Core/Src/init.c ****   */
  18:Core/Src/init.c **** /* USER CODE END Header */
  19:Core/Src/init.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/init.c **** #include "init.h"
  21:Core/Src/init.c **** #include "fatfs.h"
  22:Core/Src/init.c **** 
  23:Core/Src/init.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/init.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/init.c **** 
  26:Core/Src/init.c **** /* USER CODE END Includes */
  27:Core/Src/init.c **** 
  28:Core/Src/init.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/init.c **** /* USER CODE BEGIN PTD */
  30:Core/Src/init.c **** 
  31:Core/Src/init.c **** /* USER CODE END PTD */
  32:Core/Src/init.c **** 
ARM GAS  /tmp/cc7RaNIA.s 			page 2


  33:Core/Src/init.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/init.c **** /* USER CODE BEGIN PD */
  35:Core/Src/init.c **** 
  36:Core/Src/init.c **** /* USER CODE END PD */
  37:Core/Src/init.c **** 
  38:Core/Src/init.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/init.c **** /* USER CODE BEGIN PM */
  40:Core/Src/init.c **** 
  41:Core/Src/init.c **** /* USER CODE END PM */
  42:Core/Src/init.c **** 
  43:Core/Src/init.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/init.c **** ADC_HandleTypeDef hadc2;
  45:Core/Src/init.c **** ADC_HandleTypeDef hadc3;
  46:Core/Src/init.c **** 
  47:Core/Src/init.c **** I2C_HandleTypeDef hi2c1;
  48:Core/Src/init.c **** DMA_HandleTypeDef hdma_i2c1_rx;
  49:Core/Src/init.c **** DMA_HandleTypeDef hdma_i2c1_tx;
  50:Core/Src/init.c **** 
  51:Core/Src/init.c **** OSPI_HandleTypeDef hospi1;
  52:Core/Src/init.c **** 
  53:Core/Src/init.c **** SPI_HandleTypeDef hspi1;
  54:Core/Src/init.c **** SPI_HandleTypeDef hspi2;
  55:Core/Src/init.c **** SPI_HandleTypeDef hspi3;
  56:Core/Src/init.c **** DMA_HandleTypeDef hdma_spi1_rx;
  57:Core/Src/init.c **** DMA_HandleTypeDef hdma_spi1_tx;
  58:Core/Src/init.c **** DMA_HandleTypeDef hdma_spi3_rx;
  59:Core/Src/init.c **** DMA_HandleTypeDef hdma_spi3_tx;
  60:Core/Src/init.c **** 
  61:Core/Src/init.c **** TIM_HandleTypeDef htim2;
  62:Core/Src/init.c **** TIM_HandleTypeDef htim3;
  63:Core/Src/init.c **** TIM_HandleTypeDef htim4;
  64:Core/Src/init.c **** 
  65:Core/Src/init.c **** UART_HandleTypeDef huart4;
  66:Core/Src/init.c **** UART_HandleTypeDef huart1;
  67:Core/Src/init.c **** UART_HandleTypeDef huart3;
  68:Core/Src/init.c **** DMA_HandleTypeDef hdma_usart1_rx;
  69:Core/Src/init.c **** DMA_HandleTypeDef hdma_usart1_tx;
  70:Core/Src/init.c **** 
  71:Core/Src/init.c **** /* USER CODE BEGIN PV */
  72:Core/Src/init.c **** 
  73:Core/Src/init.c **** /* USER CODE END PV */
  74:Core/Src/init.c **** 
  75:Core/Src/init.c **** /* Private function prototypes -----------------------------------------------*/
  76:Core/Src/init.c **** void SystemClock_Config(void);
  77:Core/Src/init.c **** void PeriphCommonClock_Config(void);
  78:Core/Src/init.c **** static void MPU_Config(void);
  79:Core/Src/init.c **** static void MX_GPIO_Init(void);
  80:Core/Src/init.c **** static void MX_DMA_Init(void);
  81:Core/Src/init.c **** static void MX_I2C1_Init(void);
  82:Core/Src/init.c **** static void MX_OCTOSPI1_Init(void);
  83:Core/Src/init.c **** static void MX_SPI1_Init(void);
  84:Core/Src/init.c **** static void MX_SPI2_Init(void);
  85:Core/Src/init.c **** static void MX_TIM2_Init(void);
  86:Core/Src/init.c **** static void MX_TIM3_Init(void);
  87:Core/Src/init.c **** static void MX_TIM4_Init(void);
  88:Core/Src/init.c **** static void MX_USART3_UART_Init(void);
  89:Core/Src/init.c **** static void MX_SPI3_Init(void);
ARM GAS  /tmp/cc7RaNIA.s 			page 3


  90:Core/Src/init.c **** static void MX_ADC2_Init(void);
  91:Core/Src/init.c **** static void MX_ADC3_Init(void);
  92:Core/Src/init.c **** static void MX_UART4_Init(void);
  93:Core/Src/init.c **** static void MX_USART1_UART_Init(void);
  94:Core/Src/init.c **** /* USER CODE BEGIN PFP */
  95:Core/Src/init.c **** 
  96:Core/Src/init.c **** /* USER CODE END PFP */
  97:Core/Src/init.c **** 
  98:Core/Src/init.c **** /* Private user code ---------------------------------------------------------*/
  99:Core/Src/init.c **** /* USER CODE BEGIN 0 */
 100:Core/Src/init.c **** 
 101:Core/Src/init.c **** /* USER CODE END 0 */
 102:Core/Src/init.c **** 
 103:Core/Src/init.c **** /**
 104:Core/Src/init.c ****   * @brief  The application entry point.
 105:Core/Src/init.c ****   * @retval int
 106:Core/Src/init.c ****   */
 107:Core/Src/init.c **** void init(void)
 108:Core/Src/init.c **** {
 109:Core/Src/init.c **** 
 110:Core/Src/init.c ****   /* USER CODE BEGIN 1 */
 111:Core/Src/init.c **** 
 112:Core/Src/init.c ****   /* USER CODE END 1 */
 113:Core/Src/init.c **** 
 114:Core/Src/init.c ****   /* MPU Configuration--------------------------------------------------------*/
 115:Core/Src/init.c ****   MPU_Config();
 116:Core/Src/init.c **** 
 117:Core/Src/init.c ****   /* MCU Configuration--------------------------------------------------------*/
 118:Core/Src/init.c **** 
 119:Core/Src/init.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 120:Core/Src/init.c ****   HAL_Init();
 121:Core/Src/init.c **** 
 122:Core/Src/init.c ****   /* USER CODE BEGIN Init */
 123:Core/Src/init.c **** 
 124:Core/Src/init.c ****   /* USER CODE END Init */
 125:Core/Src/init.c **** 
 126:Core/Src/init.c ****   /* Configure the system clock */
 127:Core/Src/init.c ****   SystemClock_Config();
 128:Core/Src/init.c **** 
 129:Core/Src/init.c ****   /* Configure the peripherals common clocks */
 130:Core/Src/init.c ****   PeriphCommonClock_Config();
 131:Core/Src/init.c **** 
 132:Core/Src/init.c ****   /* USER CODE BEGIN SysInit */
 133:Core/Src/init.c **** 
 134:Core/Src/init.c ****   /* USER CODE END SysInit */
 135:Core/Src/init.c **** 
 136:Core/Src/init.c ****   /* Initialize all configured peripherals */
 137:Core/Src/init.c ****   MX_GPIO_Init();
 138:Core/Src/init.c ****   MX_DMA_Init();
 139:Core/Src/init.c ****   MX_I2C1_Init();
 140:Core/Src/init.c ****   MX_OCTOSPI1_Init();
 141:Core/Src/init.c ****   MX_SPI1_Init();
 142:Core/Src/init.c ****   MX_SPI2_Init();
 143:Core/Src/init.c ****   MX_TIM2_Init();
 144:Core/Src/init.c ****   MX_TIM3_Init();
 145:Core/Src/init.c ****   MX_TIM4_Init();
 146:Core/Src/init.c ****   MX_USART3_UART_Init();
ARM GAS  /tmp/cc7RaNIA.s 			page 4


 147:Core/Src/init.c ****   MX_FATFS_Init();
 148:Core/Src/init.c ****   MX_SPI3_Init();
 149:Core/Src/init.c ****   MX_ADC2_Init();
 150:Core/Src/init.c ****   MX_ADC3_Init();
 151:Core/Src/init.c ****   MX_UART4_Init();
 152:Core/Src/init.c ****   MX_USART1_UART_Init();
 153:Core/Src/init.c ****   /* USER CODE BEGIN 2 */
 154:Core/Src/init.c **** 
 155:Core/Src/init.c ****   /* USER CODE END 2 */
 156:Core/Src/init.c **** 
 157:Core/Src/init.c **** }
 158:Core/Src/init.c **** 
 159:Core/Src/init.c **** /**
 160:Core/Src/init.c ****   * @brief System Clock Configuration
 161:Core/Src/init.c ****   * @retval None
 162:Core/Src/init.c ****   */
 163:Core/Src/init.c **** void SystemClock_Config(void)
 164:Core/Src/init.c **** {
 165:Core/Src/init.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 166:Core/Src/init.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 167:Core/Src/init.c **** 
 168:Core/Src/init.c ****   /** Supply configuration update enable
 169:Core/Src/init.c ****   */
 170:Core/Src/init.c ****   HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 171:Core/Src/init.c **** 
 172:Core/Src/init.c ****   /** Configure the main internal regulator output voltage
 173:Core/Src/init.c ****   */
 174:Core/Src/init.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 175:Core/Src/init.c **** 
 176:Core/Src/init.c ****   while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 177:Core/Src/init.c **** 
 178:Core/Src/init.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 179:Core/Src/init.c ****   * in the RCC_OscInitTypeDef structure.
 180:Core/Src/init.c ****   */
 181:Core/Src/init.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 182:Core/Src/init.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 183:Core/Src/init.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 184:Core/Src/init.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 185:Core/Src/init.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 186:Core/Src/init.c ****   RCC_OscInitStruct.PLL.PLLN = 25;
 187:Core/Src/init.c ****   RCC_OscInitStruct.PLL.PLLP = 1;
 188:Core/Src/init.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 189:Core/Src/init.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 190:Core/Src/init.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 191:Core/Src/init.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 192:Core/Src/init.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 193:Core/Src/init.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 194:Core/Src/init.c ****   {
 195:Core/Src/init.c ****     Error_Handler();
 196:Core/Src/init.c ****   }
 197:Core/Src/init.c **** 
 198:Core/Src/init.c ****   /** Initializes the CPU, AHB and APB buses clocks
 199:Core/Src/init.c ****   */
 200:Core/Src/init.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 201:Core/Src/init.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 202:Core/Src/init.c ****                               |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
 203:Core/Src/init.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
ARM GAS  /tmp/cc7RaNIA.s 			page 5


 204:Core/Src/init.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 205:Core/Src/init.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 206:Core/Src/init.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 207:Core/Src/init.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 208:Core/Src/init.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 209:Core/Src/init.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 210:Core/Src/init.c **** 
 211:Core/Src/init.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 212:Core/Src/init.c ****   {
 213:Core/Src/init.c ****     Error_Handler();
 214:Core/Src/init.c ****   }
 215:Core/Src/init.c **** }
 216:Core/Src/init.c **** 
 217:Core/Src/init.c **** /**
 218:Core/Src/init.c ****   * @brief Peripherals Common Clock Configuration
 219:Core/Src/init.c ****   * @retval None
 220:Core/Src/init.c ****   */
 221:Core/Src/init.c **** void PeriphCommonClock_Config(void)
 222:Core/Src/init.c **** {
 223:Core/Src/init.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 224:Core/Src/init.c **** 
 225:Core/Src/init.c ****   /** Initializes the peripherals clock
 226:Core/Src/init.c ****   */
 227:Core/Src/init.c ****   PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 228:Core/Src/init.c ****   PeriphClkInitStruct.PLL2.PLL2M = 1;
 229:Core/Src/init.c ****   PeriphClkInitStruct.PLL2.PLL2N = 24;
 230:Core/Src/init.c ****   PeriphClkInitStruct.PLL2.PLL2P = 2;
 231:Core/Src/init.c ****   PeriphClkInitStruct.PLL2.PLL2Q = 2;
 232:Core/Src/init.c ****   PeriphClkInitStruct.PLL2.PLL2R = 2;
 233:Core/Src/init.c ****   PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 234:Core/Src/init.c ****   PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 235:Core/Src/init.c ****   PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 236:Core/Src/init.c ****   PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 237:Core/Src/init.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 238:Core/Src/init.c ****   {
 239:Core/Src/init.c ****     Error_Handler();
 240:Core/Src/init.c ****   }
 241:Core/Src/init.c **** }
 242:Core/Src/init.c **** 
 243:Core/Src/init.c **** /**
 244:Core/Src/init.c ****   * @brief ADC2 Initialization Function
 245:Core/Src/init.c ****   * @param None
 246:Core/Src/init.c ****   * @retval None
 247:Core/Src/init.c ****   */
 248:Core/Src/init.c **** static void MX_ADC2_Init(void)
 249:Core/Src/init.c **** {
 250:Core/Src/init.c **** 
 251:Core/Src/init.c ****   /* USER CODE BEGIN ADC2_Init 0 */
 252:Core/Src/init.c **** 
 253:Core/Src/init.c ****   /* USER CODE END ADC2_Init 0 */
 254:Core/Src/init.c **** 
 255:Core/Src/init.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 256:Core/Src/init.c **** 
 257:Core/Src/init.c ****   /* USER CODE BEGIN ADC2_Init 1 */
 258:Core/Src/init.c **** 
 259:Core/Src/init.c ****   /* USER CODE END ADC2_Init 1 */
 260:Core/Src/init.c **** 
ARM GAS  /tmp/cc7RaNIA.s 			page 6


 261:Core/Src/init.c ****   /** Common config
 262:Core/Src/init.c ****   */
 263:Core/Src/init.c ****   hadc2.Instance = ADC2;
 264:Core/Src/init.c ****   hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 265:Core/Src/init.c ****   hadc2.Init.Resolution = ADC_RESOLUTION_16B;
 266:Core/Src/init.c ****   hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 267:Core/Src/init.c ****   hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 268:Core/Src/init.c ****   hadc2.Init.LowPowerAutoWait = DISABLE;
 269:Core/Src/init.c ****   hadc2.Init.ContinuousConvMode = DISABLE;
 270:Core/Src/init.c ****   hadc2.Init.NbrOfConversion = 1;
 271:Core/Src/init.c ****   hadc2.Init.DiscontinuousConvMode = DISABLE;
 272:Core/Src/init.c ****   hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 273:Core/Src/init.c ****   hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 274:Core/Src/init.c ****   hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 275:Core/Src/init.c ****   hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 276:Core/Src/init.c ****   hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 277:Core/Src/init.c ****   hadc2.Init.OversamplingMode = DISABLE;
 278:Core/Src/init.c ****   hadc2.Init.Oversampling.Ratio = 1;
 279:Core/Src/init.c ****   if (HAL_ADC_Init(&hadc2) != HAL_OK)
 280:Core/Src/init.c ****   {
 281:Core/Src/init.c ****     Error_Handler();
 282:Core/Src/init.c ****   }
 283:Core/Src/init.c **** 
 284:Core/Src/init.c ****   /** Configure Regular Channel
 285:Core/Src/init.c ****   */
 286:Core/Src/init.c ****   sConfig.Channel = ADC_CHANNEL_11;
 287:Core/Src/init.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 288:Core/Src/init.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 289:Core/Src/init.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 290:Core/Src/init.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 291:Core/Src/init.c ****   sConfig.Offset = 0;
 292:Core/Src/init.c ****   sConfig.OffsetSignedSaturation = DISABLE;
 293:Core/Src/init.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 294:Core/Src/init.c ****   {
 295:Core/Src/init.c ****     Error_Handler();
 296:Core/Src/init.c ****   }
 297:Core/Src/init.c ****   /* USER CODE BEGIN ADC2_Init 2 */
 298:Core/Src/init.c **** 
 299:Core/Src/init.c ****   /* USER CODE END ADC2_Init 2 */
 300:Core/Src/init.c **** 
 301:Core/Src/init.c **** }
 302:Core/Src/init.c **** 
 303:Core/Src/init.c **** /**
 304:Core/Src/init.c ****   * @brief ADC3 Initialization Function
 305:Core/Src/init.c ****   * @param None
 306:Core/Src/init.c ****   * @retval None
 307:Core/Src/init.c ****   */
 308:Core/Src/init.c **** static void MX_ADC3_Init(void)
 309:Core/Src/init.c **** {
 310:Core/Src/init.c **** 
 311:Core/Src/init.c ****   /* USER CODE BEGIN ADC3_Init 0 */
 312:Core/Src/init.c **** 
 313:Core/Src/init.c ****   /* USER CODE END ADC3_Init 0 */
 314:Core/Src/init.c **** 
 315:Core/Src/init.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 316:Core/Src/init.c **** 
 317:Core/Src/init.c ****   /* USER CODE BEGIN ADC3_Init 1 */
ARM GAS  /tmp/cc7RaNIA.s 			page 7


 318:Core/Src/init.c **** 
 319:Core/Src/init.c ****   /* USER CODE END ADC3_Init 1 */
 320:Core/Src/init.c **** 
 321:Core/Src/init.c ****   /** Common config
 322:Core/Src/init.c ****   */
 323:Core/Src/init.c ****   hadc3.Instance = ADC3;
 324:Core/Src/init.c ****   hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 325:Core/Src/init.c ****   hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 326:Core/Src/init.c ****   hadc3.Init.DataAlign = ADC3_DATAALIGN_RIGHT;
 327:Core/Src/init.c ****   hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 328:Core/Src/init.c ****   hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 329:Core/Src/init.c ****   hadc3.Init.LowPowerAutoWait = DISABLE;
 330:Core/Src/init.c ****   hadc3.Init.ContinuousConvMode = DISABLE;
 331:Core/Src/init.c ****   hadc3.Init.NbrOfConversion = 1;
 332:Core/Src/init.c ****   hadc3.Init.DiscontinuousConvMode = DISABLE;
 333:Core/Src/init.c ****   hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 334:Core/Src/init.c ****   hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 335:Core/Src/init.c ****   hadc3.Init.DMAContinuousRequests = DISABLE;
 336:Core/Src/init.c ****   hadc3.Init.SamplingMode = ADC_SAMPLING_MODE_NORMAL;
 337:Core/Src/init.c ****   hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 338:Core/Src/init.c ****   hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 339:Core/Src/init.c ****   hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 340:Core/Src/init.c ****   hadc3.Init.OversamplingMode = DISABLE;
 341:Core/Src/init.c ****   hadc3.Init.Oversampling.Ratio = ADC3_OVERSAMPLING_RATIO_2;
 342:Core/Src/init.c ****   if (HAL_ADC_Init(&hadc3) != HAL_OK)
 343:Core/Src/init.c ****   {
 344:Core/Src/init.c ****     Error_Handler();
 345:Core/Src/init.c ****   }
 346:Core/Src/init.c **** 
 347:Core/Src/init.c ****   /** Configure Regular Channel
 348:Core/Src/init.c ****   */
 349:Core/Src/init.c ****   sConfig.Channel = ADC_CHANNEL_0;
 350:Core/Src/init.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 351:Core/Src/init.c ****   sConfig.SamplingTime = ADC3_SAMPLETIME_2CYCLES_5;
 352:Core/Src/init.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 353:Core/Src/init.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 354:Core/Src/init.c ****   sConfig.Offset = 0;
 355:Core/Src/init.c ****   sConfig.OffsetSign = ADC3_OFFSET_SIGN_NEGATIVE;
 356:Core/Src/init.c ****   if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 357:Core/Src/init.c ****   {
 358:Core/Src/init.c ****     Error_Handler();
 359:Core/Src/init.c ****   }
 360:Core/Src/init.c ****   /* USER CODE BEGIN ADC3_Init 2 */
 361:Core/Src/init.c **** 
 362:Core/Src/init.c ****   /* USER CODE END ADC3_Init 2 */
 363:Core/Src/init.c **** 
 364:Core/Src/init.c **** }
 365:Core/Src/init.c **** 
 366:Core/Src/init.c **** /**
 367:Core/Src/init.c ****   * @brief I2C1 Initialization Function
 368:Core/Src/init.c ****   * @param None
 369:Core/Src/init.c ****   * @retval None
 370:Core/Src/init.c ****   */
 371:Core/Src/init.c **** static void MX_I2C1_Init(void)
 372:Core/Src/init.c **** {
 373:Core/Src/init.c **** 
 374:Core/Src/init.c ****   /* USER CODE BEGIN I2C1_Init 0 */
ARM GAS  /tmp/cc7RaNIA.s 			page 8


 375:Core/Src/init.c **** 
 376:Core/Src/init.c ****   /* USER CODE END I2C1_Init 0 */
 377:Core/Src/init.c **** 
 378:Core/Src/init.c ****   /* USER CODE BEGIN I2C1_Init 1 */
 379:Core/Src/init.c **** 
 380:Core/Src/init.c ****   /* USER CODE END I2C1_Init 1 */
 381:Core/Src/init.c ****   hi2c1.Instance = I2C1;
 382:Core/Src/init.c ****   hi2c1.Init.Timing = 0x10C0ECFF;
 383:Core/Src/init.c ****   hi2c1.Init.OwnAddress1 = 0;
 384:Core/Src/init.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 385:Core/Src/init.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 386:Core/Src/init.c ****   hi2c1.Init.OwnAddress2 = 0;
 387:Core/Src/init.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 388:Core/Src/init.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 389:Core/Src/init.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 390:Core/Src/init.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 391:Core/Src/init.c ****   {
 392:Core/Src/init.c ****     Error_Handler();
 393:Core/Src/init.c ****   }
 394:Core/Src/init.c **** 
 395:Core/Src/init.c ****   /** Configure Analogue filter
 396:Core/Src/init.c ****   */
 397:Core/Src/init.c ****   if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 398:Core/Src/init.c ****   {
 399:Core/Src/init.c ****     Error_Handler();
 400:Core/Src/init.c ****   }
 401:Core/Src/init.c **** 
 402:Core/Src/init.c ****   /** Configure Digital filter
 403:Core/Src/init.c ****   */
 404:Core/Src/init.c ****   if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 405:Core/Src/init.c ****   {
 406:Core/Src/init.c ****     Error_Handler();
 407:Core/Src/init.c ****   }
 408:Core/Src/init.c ****   /* USER CODE BEGIN I2C1_Init 2 */
 409:Core/Src/init.c **** 
 410:Core/Src/init.c ****   /* USER CODE END I2C1_Init 2 */
 411:Core/Src/init.c **** 
 412:Core/Src/init.c **** }
 413:Core/Src/init.c **** 
 414:Core/Src/init.c **** /**
 415:Core/Src/init.c ****   * @brief OCTOSPI1 Initialization Function
 416:Core/Src/init.c ****   * @param None
 417:Core/Src/init.c ****   * @retval None
 418:Core/Src/init.c ****   */
 419:Core/Src/init.c **** static void MX_OCTOSPI1_Init(void)
 420:Core/Src/init.c **** {
 421:Core/Src/init.c **** 
 422:Core/Src/init.c ****   /* USER CODE BEGIN OCTOSPI1_Init 0 */
 423:Core/Src/init.c **** 
 424:Core/Src/init.c ****   /* USER CODE END OCTOSPI1_Init 0 */
 425:Core/Src/init.c **** 
 426:Core/Src/init.c ****   OSPIM_CfgTypeDef sOspiManagerCfg = {0};
 427:Core/Src/init.c **** 
 428:Core/Src/init.c ****   /* USER CODE BEGIN OCTOSPI1_Init 1 */
 429:Core/Src/init.c **** 
 430:Core/Src/init.c ****   /* USER CODE END OCTOSPI1_Init 1 */
 431:Core/Src/init.c ****   /* OCTOSPI1 parameter configuration*/
ARM GAS  /tmp/cc7RaNIA.s 			page 9


 432:Core/Src/init.c ****   hospi1.Instance = OCTOSPI1;
 433:Core/Src/init.c ****   hospi1.Init.FifoThreshold = 1;
 434:Core/Src/init.c ****   hospi1.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
 435:Core/Src/init.c ****   hospi1.Init.MemoryType = HAL_OSPI_MEMTYPE_MICRON;
 436:Core/Src/init.c ****   hospi1.Init.DeviceSize = 32;
 437:Core/Src/init.c ****   hospi1.Init.ChipSelectHighTime = 1;
 438:Core/Src/init.c ****   hospi1.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
 439:Core/Src/init.c ****   hospi1.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
 440:Core/Src/init.c ****   hospi1.Init.WrapSize = HAL_OSPI_WRAP_NOT_SUPPORTED;
 441:Core/Src/init.c ****   hospi1.Init.ClockPrescaler = 1;
 442:Core/Src/init.c ****   hospi1.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 443:Core/Src/init.c ****   hospi1.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_DISABLE;
 444:Core/Src/init.c ****   hospi1.Init.ChipSelectBoundary = 0;
 445:Core/Src/init.c ****   hospi1.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_BYPASSED;
 446:Core/Src/init.c ****   hospi1.Init.MaxTran = 0;
 447:Core/Src/init.c ****   hospi1.Init.Refresh = 0;
 448:Core/Src/init.c ****   if (HAL_OSPI_Init(&hospi1) != HAL_OK)
 449:Core/Src/init.c ****   {
 450:Core/Src/init.c ****     Error_Handler();
 451:Core/Src/init.c ****   }
 452:Core/Src/init.c ****   sOspiManagerCfg.ClkPort = 1;
 453:Core/Src/init.c ****   sOspiManagerCfg.IOLowPort = HAL_OSPIM_IOPORT_1_LOW;
 454:Core/Src/init.c ****   if (HAL_OSPIM_Config(&hospi1, &sOspiManagerCfg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 455:Core/Src/init.c ****   {
 456:Core/Src/init.c ****     Error_Handler();
 457:Core/Src/init.c ****   }
 458:Core/Src/init.c ****   /* USER CODE BEGIN OCTOSPI1_Init 2 */
 459:Core/Src/init.c **** 
 460:Core/Src/init.c ****   /* USER CODE END OCTOSPI1_Init 2 */
 461:Core/Src/init.c **** 
 462:Core/Src/init.c **** }
 463:Core/Src/init.c **** 
 464:Core/Src/init.c **** /**
 465:Core/Src/init.c ****   * @brief SPI1 Initialization Function
 466:Core/Src/init.c ****   * @param None
 467:Core/Src/init.c ****   * @retval None
 468:Core/Src/init.c ****   */
 469:Core/Src/init.c **** static void MX_SPI1_Init(void)
 470:Core/Src/init.c **** {
 471:Core/Src/init.c **** 
 472:Core/Src/init.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 473:Core/Src/init.c **** 
 474:Core/Src/init.c ****   /* USER CODE END SPI1_Init 0 */
 475:Core/Src/init.c **** 
 476:Core/Src/init.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 477:Core/Src/init.c **** 
 478:Core/Src/init.c ****   /* USER CODE END SPI1_Init 1 */
 479:Core/Src/init.c ****   /* SPI1 parameter configuration*/
 480:Core/Src/init.c ****   hspi1.Instance = SPI1;
 481:Core/Src/init.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 482:Core/Src/init.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 483:Core/Src/init.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 484:Core/Src/init.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 485:Core/Src/init.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 486:Core/Src/init.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 487:Core/Src/init.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 488:Core/Src/init.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
ARM GAS  /tmp/cc7RaNIA.s 			page 10


 489:Core/Src/init.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 490:Core/Src/init.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 491:Core/Src/init.c ****   hspi1.Init.CRCPolynomial = 0x0;
 492:Core/Src/init.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 493:Core/Src/init.c ****   hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 494:Core/Src/init.c ****   hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 495:Core/Src/init.c ****   hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 496:Core/Src/init.c ****   hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 497:Core/Src/init.c ****   hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 498:Core/Src/init.c ****   hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 499:Core/Src/init.c ****   hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 500:Core/Src/init.c ****   hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 501:Core/Src/init.c ****   hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 502:Core/Src/init.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 503:Core/Src/init.c ****   {
 504:Core/Src/init.c ****     Error_Handler();
 505:Core/Src/init.c ****   }
 506:Core/Src/init.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 507:Core/Src/init.c **** 
 508:Core/Src/init.c ****   /* USER CODE END SPI1_Init 2 */
 509:Core/Src/init.c **** 
 510:Core/Src/init.c **** }
 511:Core/Src/init.c **** 
 512:Core/Src/init.c **** /**
 513:Core/Src/init.c ****   * @brief SPI2 Initialization Function
 514:Core/Src/init.c ****   * @param None
 515:Core/Src/init.c ****   * @retval None
 516:Core/Src/init.c ****   */
 517:Core/Src/init.c **** static void MX_SPI2_Init(void)
 518:Core/Src/init.c **** {
 519:Core/Src/init.c **** 
 520:Core/Src/init.c ****   /* USER CODE BEGIN SPI2_Init 0 */
 521:Core/Src/init.c **** 
 522:Core/Src/init.c ****   /* USER CODE END SPI2_Init 0 */
 523:Core/Src/init.c **** 
 524:Core/Src/init.c ****   /* USER CODE BEGIN SPI2_Init 1 */
 525:Core/Src/init.c **** 
 526:Core/Src/init.c ****   /* USER CODE END SPI2_Init 1 */
 527:Core/Src/init.c ****   /* SPI2 parameter configuration*/
 528:Core/Src/init.c ****   hspi2.Instance = SPI2;
 529:Core/Src/init.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 530:Core/Src/init.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 531:Core/Src/init.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 532:Core/Src/init.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 533:Core/Src/init.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 534:Core/Src/init.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 535:Core/Src/init.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 536:Core/Src/init.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 537:Core/Src/init.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 538:Core/Src/init.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 539:Core/Src/init.c ****   hspi2.Init.CRCPolynomial = 0x0;
 540:Core/Src/init.c ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 541:Core/Src/init.c ****   hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 542:Core/Src/init.c ****   hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 543:Core/Src/init.c ****   hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 544:Core/Src/init.c ****   hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 545:Core/Src/init.c ****   hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
ARM GAS  /tmp/cc7RaNIA.s 			page 11


 546:Core/Src/init.c ****   hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 547:Core/Src/init.c ****   hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 548:Core/Src/init.c ****   hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 549:Core/Src/init.c ****   hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 550:Core/Src/init.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 551:Core/Src/init.c ****   {
 552:Core/Src/init.c ****     Error_Handler();
 553:Core/Src/init.c ****   }
 554:Core/Src/init.c ****   /* USER CODE BEGIN SPI2_Init 2 */
 555:Core/Src/init.c **** 
 556:Core/Src/init.c ****   /* USER CODE END SPI2_Init 2 */
 557:Core/Src/init.c **** 
 558:Core/Src/init.c **** }
 559:Core/Src/init.c **** 
 560:Core/Src/init.c **** /**
 561:Core/Src/init.c ****   * @brief SPI3 Initialization Function
 562:Core/Src/init.c ****   * @param None
 563:Core/Src/init.c ****   * @retval None
 564:Core/Src/init.c ****   */
 565:Core/Src/init.c **** static void MX_SPI3_Init(void)
 566:Core/Src/init.c **** {
 567:Core/Src/init.c **** 
 568:Core/Src/init.c ****   /* USER CODE BEGIN SPI3_Init 0 */
 569:Core/Src/init.c **** 
 570:Core/Src/init.c ****   /* USER CODE END SPI3_Init 0 */
 571:Core/Src/init.c **** 
 572:Core/Src/init.c ****   /* USER CODE BEGIN SPI3_Init 1 */
 573:Core/Src/init.c **** 
 574:Core/Src/init.c ****   /* USER CODE END SPI3_Init 1 */
 575:Core/Src/init.c ****   /* SPI3 parameter configuration*/
 576:Core/Src/init.c ****   hspi3.Instance = SPI3;
 577:Core/Src/init.c ****   hspi3.Init.Mode = SPI_MODE_MASTER;
 578:Core/Src/init.c ****   hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 579:Core/Src/init.c ****   hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 580:Core/Src/init.c ****   hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 581:Core/Src/init.c ****   hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 582:Core/Src/init.c ****   hspi3.Init.NSS = SPI_NSS_SOFT;
 583:Core/Src/init.c ****   hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 584:Core/Src/init.c ****   hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 585:Core/Src/init.c ****   hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 586:Core/Src/init.c ****   hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 587:Core/Src/init.c ****   hspi3.Init.CRCPolynomial = 0x0;
 588:Core/Src/init.c ****   hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 589:Core/Src/init.c ****   hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 590:Core/Src/init.c ****   hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 591:Core/Src/init.c ****   hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 592:Core/Src/init.c ****   hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 593:Core/Src/init.c ****   hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 594:Core/Src/init.c ****   hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 595:Core/Src/init.c ****   hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 596:Core/Src/init.c ****   hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 597:Core/Src/init.c ****   hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 598:Core/Src/init.c ****   if (HAL_SPI_Init(&hspi3) != HAL_OK)
 599:Core/Src/init.c ****   {
 600:Core/Src/init.c ****     Error_Handler();
 601:Core/Src/init.c ****   }
 602:Core/Src/init.c ****   /* USER CODE BEGIN SPI3_Init 2 */
ARM GAS  /tmp/cc7RaNIA.s 			page 12


 603:Core/Src/init.c **** 
 604:Core/Src/init.c ****   /* USER CODE END SPI3_Init 2 */
 605:Core/Src/init.c **** 
 606:Core/Src/init.c **** }
 607:Core/Src/init.c **** 
 608:Core/Src/init.c **** /**
 609:Core/Src/init.c ****   * @brief TIM2 Initialization Function
 610:Core/Src/init.c ****   * @param None
 611:Core/Src/init.c ****   * @retval None
 612:Core/Src/init.c ****   */
 613:Core/Src/init.c **** static void MX_TIM2_Init(void)
 614:Core/Src/init.c **** {
 615:Core/Src/init.c **** 
 616:Core/Src/init.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 617:Core/Src/init.c **** 
 618:Core/Src/init.c ****   /* USER CODE END TIM2_Init 0 */
 619:Core/Src/init.c **** 
 620:Core/Src/init.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 621:Core/Src/init.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 622:Core/Src/init.c **** 
 623:Core/Src/init.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 624:Core/Src/init.c **** 
 625:Core/Src/init.c ****   /* USER CODE END TIM2_Init 1 */
 626:Core/Src/init.c ****   htim2.Instance = TIM2;
 627:Core/Src/init.c ****   htim2.Init.Prescaler = 200-1;
 628:Core/Src/init.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 629:Core/Src/init.c ****   htim2.Init.Period = 65536-1;
 630:Core/Src/init.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 631:Core/Src/init.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 632:Core/Src/init.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 633:Core/Src/init.c ****   {
 634:Core/Src/init.c ****     Error_Handler();
 635:Core/Src/init.c ****   }
 636:Core/Src/init.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 637:Core/Src/init.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 638:Core/Src/init.c ****   {
 639:Core/Src/init.c ****     Error_Handler();
 640:Core/Src/init.c ****   }
 641:Core/Src/init.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 642:Core/Src/init.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 643:Core/Src/init.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 644:Core/Src/init.c ****   {
 645:Core/Src/init.c ****     Error_Handler();
 646:Core/Src/init.c ****   }
 647:Core/Src/init.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 648:Core/Src/init.c **** 
 649:Core/Src/init.c ****   /* USER CODE END TIM2_Init 2 */
 650:Core/Src/init.c **** 
 651:Core/Src/init.c **** }
 652:Core/Src/init.c **** 
 653:Core/Src/init.c **** /**
 654:Core/Src/init.c ****   * @brief TIM3 Initialization Function
 655:Core/Src/init.c ****   * @param None
 656:Core/Src/init.c ****   * @retval None
 657:Core/Src/init.c ****   */
 658:Core/Src/init.c **** static void MX_TIM3_Init(void)
 659:Core/Src/init.c **** {
ARM GAS  /tmp/cc7RaNIA.s 			page 13


 660:Core/Src/init.c **** 
 661:Core/Src/init.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 662:Core/Src/init.c **** 
 663:Core/Src/init.c ****   /* USER CODE END TIM3_Init 0 */
 664:Core/Src/init.c **** 
 665:Core/Src/init.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 666:Core/Src/init.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 667:Core/Src/init.c **** 
 668:Core/Src/init.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 669:Core/Src/init.c **** 
 670:Core/Src/init.c ****   /* USER CODE END TIM3_Init 1 */
 671:Core/Src/init.c ****   htim3.Instance = TIM3;
 672:Core/Src/init.c ****   htim3.Init.Prescaler = 200-1;
 673:Core/Src/init.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 674:Core/Src/init.c ****   htim3.Init.Period = 2500-1;
 675:Core/Src/init.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 676:Core/Src/init.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 677:Core/Src/init.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 678:Core/Src/init.c ****   {
 679:Core/Src/init.c ****     Error_Handler();
 680:Core/Src/init.c ****   }
 681:Core/Src/init.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 682:Core/Src/init.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 683:Core/Src/init.c ****   {
 684:Core/Src/init.c ****     Error_Handler();
 685:Core/Src/init.c ****   }
 686:Core/Src/init.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 687:Core/Src/init.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 688:Core/Src/init.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 689:Core/Src/init.c ****   {
 690:Core/Src/init.c ****     Error_Handler();
 691:Core/Src/init.c ****   }
 692:Core/Src/init.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 693:Core/Src/init.c **** 
 694:Core/Src/init.c ****   /* USER CODE END TIM3_Init 2 */
 695:Core/Src/init.c **** 
 696:Core/Src/init.c **** }
 697:Core/Src/init.c **** 
 698:Core/Src/init.c **** /**
 699:Core/Src/init.c ****   * @brief TIM4 Initialization Function
 700:Core/Src/init.c ****   * @param None
 701:Core/Src/init.c ****   * @retval None
 702:Core/Src/init.c ****   */
 703:Core/Src/init.c **** static void MX_TIM4_Init(void)
 704:Core/Src/init.c **** {
 705:Core/Src/init.c **** 
 706:Core/Src/init.c ****   /* USER CODE BEGIN TIM4_Init 0 */
 707:Core/Src/init.c **** 
 708:Core/Src/init.c ****   /* USER CODE END TIM4_Init 0 */
 709:Core/Src/init.c **** 
 710:Core/Src/init.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 711:Core/Src/init.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 712:Core/Src/init.c **** 
 713:Core/Src/init.c ****   /* USER CODE BEGIN TIM4_Init 1 */
 714:Core/Src/init.c **** 
 715:Core/Src/init.c ****   /* USER CODE END TIM4_Init 1 */
 716:Core/Src/init.c ****   htim4.Instance = TIM4;
ARM GAS  /tmp/cc7RaNIA.s 			page 14


 717:Core/Src/init.c ****   htim4.Init.Prescaler = 400-1;
 718:Core/Src/init.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 719:Core/Src/init.c ****   htim4.Init.Period = 50000-1;
 720:Core/Src/init.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 721:Core/Src/init.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 722:Core/Src/init.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 723:Core/Src/init.c ****   {
 724:Core/Src/init.c ****     Error_Handler();
 725:Core/Src/init.c ****   }
 726:Core/Src/init.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 727:Core/Src/init.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 728:Core/Src/init.c ****   {
 729:Core/Src/init.c ****     Error_Handler();
 730:Core/Src/init.c ****   }
 731:Core/Src/init.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 732:Core/Src/init.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 733:Core/Src/init.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 734:Core/Src/init.c ****   {
 735:Core/Src/init.c ****     Error_Handler();
 736:Core/Src/init.c ****   }
 737:Core/Src/init.c ****   /* USER CODE BEGIN TIM4_Init 2 */
 738:Core/Src/init.c **** 
 739:Core/Src/init.c ****   /* USER CODE END TIM4_Init 2 */
 740:Core/Src/init.c **** 
 741:Core/Src/init.c **** }
 742:Core/Src/init.c **** 
 743:Core/Src/init.c **** /**
 744:Core/Src/init.c ****   * @brief UART4 Initialization Function
 745:Core/Src/init.c ****   * @param None
 746:Core/Src/init.c ****   * @retval None
 747:Core/Src/init.c ****   */
 748:Core/Src/init.c **** static void MX_UART4_Init(void)
 749:Core/Src/init.c **** {
 750:Core/Src/init.c **** 
 751:Core/Src/init.c ****   /* USER CODE BEGIN UART4_Init 0 */
 752:Core/Src/init.c **** 
 753:Core/Src/init.c ****   /* USER CODE END UART4_Init 0 */
 754:Core/Src/init.c **** 
 755:Core/Src/init.c ****   /* USER CODE BEGIN UART4_Init 1 */
 756:Core/Src/init.c **** 
 757:Core/Src/init.c ****   /* USER CODE END UART4_Init 1 */
 758:Core/Src/init.c ****   huart4.Instance = UART4;
 759:Core/Src/init.c ****   huart4.Init.BaudRate = 115200;
 760:Core/Src/init.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 761:Core/Src/init.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 762:Core/Src/init.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 763:Core/Src/init.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 764:Core/Src/init.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 765:Core/Src/init.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 766:Core/Src/init.c ****   huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 767:Core/Src/init.c ****   huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 768:Core/Src/init.c ****   huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 769:Core/Src/init.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
 770:Core/Src/init.c ****   {
 771:Core/Src/init.c ****     Error_Handler();
 772:Core/Src/init.c ****   }
 773:Core/Src/init.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
ARM GAS  /tmp/cc7RaNIA.s 			page 15


 774:Core/Src/init.c ****   {
 775:Core/Src/init.c ****     Error_Handler();
 776:Core/Src/init.c ****   }
 777:Core/Src/init.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 778:Core/Src/init.c ****   {
 779:Core/Src/init.c ****     Error_Handler();
 780:Core/Src/init.c ****   }
 781:Core/Src/init.c ****   if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 782:Core/Src/init.c ****   {
 783:Core/Src/init.c ****     Error_Handler();
 784:Core/Src/init.c ****   }
 785:Core/Src/init.c ****   /* USER CODE BEGIN UART4_Init 2 */
 786:Core/Src/init.c **** 
 787:Core/Src/init.c ****   /* USER CODE END UART4_Init 2 */
 788:Core/Src/init.c **** 
 789:Core/Src/init.c **** }
 790:Core/Src/init.c **** 
 791:Core/Src/init.c **** /**
 792:Core/Src/init.c ****   * @brief USART1 Initialization Function
 793:Core/Src/init.c ****   * @param None
 794:Core/Src/init.c ****   * @retval None
 795:Core/Src/init.c ****   */
 796:Core/Src/init.c **** static void MX_USART1_UART_Init(void)
 797:Core/Src/init.c **** {
 798:Core/Src/init.c **** 
 799:Core/Src/init.c ****   /* USER CODE BEGIN USART1_Init 0 */
 800:Core/Src/init.c **** 
 801:Core/Src/init.c ****   /* USER CODE END USART1_Init 0 */
 802:Core/Src/init.c **** 
 803:Core/Src/init.c ****   /* USER CODE BEGIN USART1_Init 1 */
 804:Core/Src/init.c **** 
 805:Core/Src/init.c ****   /* USER CODE END USART1_Init 1 */
 806:Core/Src/init.c ****   huart1.Instance = USART1;
 807:Core/Src/init.c ****   huart1.Init.BaudRate = 57600;
 808:Core/Src/init.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 809:Core/Src/init.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 810:Core/Src/init.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 811:Core/Src/init.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 812:Core/Src/init.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 813:Core/Src/init.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 814:Core/Src/init.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 815:Core/Src/init.c ****   huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 816:Core/Src/init.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 817:Core/Src/init.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 818:Core/Src/init.c ****   {
 819:Core/Src/init.c ****     Error_Handler();
 820:Core/Src/init.c ****   }
 821:Core/Src/init.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 822:Core/Src/init.c ****   {
 823:Core/Src/init.c ****     Error_Handler();
 824:Core/Src/init.c ****   }
 825:Core/Src/init.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 826:Core/Src/init.c ****   {
 827:Core/Src/init.c ****     Error_Handler();
 828:Core/Src/init.c ****   }
 829:Core/Src/init.c ****   if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 830:Core/Src/init.c ****   {
ARM GAS  /tmp/cc7RaNIA.s 			page 16


 831:Core/Src/init.c ****     Error_Handler();
 832:Core/Src/init.c ****   }
 833:Core/Src/init.c ****   /* USER CODE BEGIN USART1_Init 2 */
 834:Core/Src/init.c **** 
 835:Core/Src/init.c ****   /* USER CODE END USART1_Init 2 */
 836:Core/Src/init.c **** 
 837:Core/Src/init.c **** }
 838:Core/Src/init.c **** 
 839:Core/Src/init.c **** /**
 840:Core/Src/init.c ****   * @brief USART3 Initialization Function
 841:Core/Src/init.c ****   * @param None
 842:Core/Src/init.c ****   * @retval None
 843:Core/Src/init.c ****   */
 844:Core/Src/init.c **** static void MX_USART3_UART_Init(void)
 845:Core/Src/init.c **** {
 846:Core/Src/init.c **** 
 847:Core/Src/init.c ****   /* USER CODE BEGIN USART3_Init 0 */
 848:Core/Src/init.c **** 
 849:Core/Src/init.c ****   /* USER CODE END USART3_Init 0 */
 850:Core/Src/init.c **** 
 851:Core/Src/init.c ****   /* USER CODE BEGIN USART3_Init 1 */
 852:Core/Src/init.c **** 
 853:Core/Src/init.c ****   /* USER CODE END USART3_Init 1 */
 854:Core/Src/init.c ****   huart3.Instance = USART3;
 855:Core/Src/init.c ****   huart3.Init.BaudRate = 115200;
 856:Core/Src/init.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 857:Core/Src/init.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 858:Core/Src/init.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 859:Core/Src/init.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 860:Core/Src/init.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 861:Core/Src/init.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 862:Core/Src/init.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 863:Core/Src/init.c ****   huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 864:Core/Src/init.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 865:Core/Src/init.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 866:Core/Src/init.c ****   {
 867:Core/Src/init.c ****     Error_Handler();
 868:Core/Src/init.c ****   }
 869:Core/Src/init.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 870:Core/Src/init.c ****   {
 871:Core/Src/init.c ****     Error_Handler();
 872:Core/Src/init.c ****   }
 873:Core/Src/init.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 874:Core/Src/init.c ****   {
 875:Core/Src/init.c ****     Error_Handler();
 876:Core/Src/init.c ****   }
 877:Core/Src/init.c ****   if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 878:Core/Src/init.c ****   {
 879:Core/Src/init.c ****     Error_Handler();
 880:Core/Src/init.c ****   }
 881:Core/Src/init.c ****   /* USER CODE BEGIN USART3_Init 2 */
 882:Core/Src/init.c **** 
 883:Core/Src/init.c ****   /* USER CODE END USART3_Init 2 */
 884:Core/Src/init.c **** 
 885:Core/Src/init.c **** }
 886:Core/Src/init.c **** 
 887:Core/Src/init.c **** /**
ARM GAS  /tmp/cc7RaNIA.s 			page 17


 888:Core/Src/init.c ****   * Enable DMA controller clock
 889:Core/Src/init.c ****   */
 890:Core/Src/init.c **** static void MX_DMA_Init(void)
 891:Core/Src/init.c **** {
 892:Core/Src/init.c **** 
 893:Core/Src/init.c ****   /* DMA controller clock enable */
 894:Core/Src/init.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 895:Core/Src/init.c **** 
 896:Core/Src/init.c ****   /* DMA interrupt init */
 897:Core/Src/init.c ****   /* DMA1_Stream0_IRQn interrupt configuration */
 898:Core/Src/init.c ****   HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 899:Core/Src/init.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 900:Core/Src/init.c ****   /* DMA1_Stream1_IRQn interrupt configuration */
 901:Core/Src/init.c ****   HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 902:Core/Src/init.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 903:Core/Src/init.c ****   /* DMA1_Stream2_IRQn interrupt configuration */
 904:Core/Src/init.c ****   HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 905:Core/Src/init.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 906:Core/Src/init.c ****   /* DMA1_Stream3_IRQn interrupt configuration */
 907:Core/Src/init.c ****   HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 908:Core/Src/init.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 909:Core/Src/init.c ****   /* DMA1_Stream4_IRQn interrupt configuration */
 910:Core/Src/init.c ****   HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 911:Core/Src/init.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 912:Core/Src/init.c ****   /* DMA1_Stream5_IRQn interrupt configuration */
 913:Core/Src/init.c ****   HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 914:Core/Src/init.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 915:Core/Src/init.c ****   /* DMA1_Stream6_IRQn interrupt configuration */
 916:Core/Src/init.c ****   HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 917:Core/Src/init.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 918:Core/Src/init.c ****   /* DMA1_Stream7_IRQn interrupt configuration */
 919:Core/Src/init.c ****   HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 0, 0);
 920:Core/Src/init.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 921:Core/Src/init.c **** 
 922:Core/Src/init.c **** }
 923:Core/Src/init.c **** 
 924:Core/Src/init.c **** /**
 925:Core/Src/init.c ****   * @brief GPIO Initialization Function
 926:Core/Src/init.c ****   * @param None
 927:Core/Src/init.c ****   * @retval None
 928:Core/Src/init.c ****   */
 929:Core/Src/init.c **** static void MX_GPIO_Init(void)
 930:Core/Src/init.c **** {
 931:Core/Src/init.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 932:Core/Src/init.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 933:Core/Src/init.c **** /* USER CODE END MX_GPIO_Init_1 */
 934:Core/Src/init.c **** 
 935:Core/Src/init.c ****   /* GPIO Ports Clock Enable */
 936:Core/Src/init.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
 937:Core/Src/init.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 938:Core/Src/init.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 939:Core/Src/init.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 940:Core/Src/init.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 941:Core/Src/init.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 942:Core/Src/init.c **** 
 943:Core/Src/init.c ****   /*Configure GPIO pin Output Level */
 944:Core/Src/init.c ****   HAL_GPIO_WritePin(Green_LED_GPIO_Port, Green_LED_Pin, GPIO_PIN_RESET);
ARM GAS  /tmp/cc7RaNIA.s 			page 18


 945:Core/Src/init.c **** 
 946:Core/Src/init.c ****   /*Configure GPIO pin Output Level */
 947:Core/Src/init.c ****   HAL_GPIO_WritePin(GPIOB, OCTOSPIM_P1_CS_Pin|SPI2_CS_Pin, GPIO_PIN_SET);
 948:Core/Src/init.c **** 
 949:Core/Src/init.c ****   /*Configure GPIO pin Output Level */
 950:Core/Src/init.c ****   HAL_GPIO_WritePin(GPIOD, SPI3_CS_Pin|SPI1_CS_Pin, GPIO_PIN_SET);
 951:Core/Src/init.c **** 
 952:Core/Src/init.c ****   /*Configure GPIO pin : Green_LED_Pin */
 953:Core/Src/init.c ****   GPIO_InitStruct.Pin = Green_LED_Pin;
 954:Core/Src/init.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 955:Core/Src/init.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 956:Core/Src/init.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 957:Core/Src/init.c ****   HAL_GPIO_Init(Green_LED_GPIO_Port, &GPIO_InitStruct);
 958:Core/Src/init.c **** 
 959:Core/Src/init.c ****   /*Configure GPIO pins : OCTOSPIM_P1_CS_Pin SPI2_CS_Pin */
 960:Core/Src/init.c ****   GPIO_InitStruct.Pin = OCTOSPIM_P1_CS_Pin|SPI2_CS_Pin;
 961:Core/Src/init.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 962:Core/Src/init.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 963:Core/Src/init.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 964:Core/Src/init.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 965:Core/Src/init.c **** 
 966:Core/Src/init.c ****   /*Configure GPIO pins : SPI3_CS_Pin SPI1_CS_Pin */
 967:Core/Src/init.c ****   GPIO_InitStruct.Pin = SPI3_CS_Pin|SPI1_CS_Pin;
 968:Core/Src/init.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 969:Core/Src/init.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 970:Core/Src/init.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 971:Core/Src/init.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 972:Core/Src/init.c **** 
 973:Core/Src/init.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 974:Core/Src/init.c **** /* USER CODE END MX_GPIO_Init_2 */
 975:Core/Src/init.c **** }
 976:Core/Src/init.c **** 
 977:Core/Src/init.c **** /* USER CODE BEGIN 4 */
 978:Core/Src/init.c **** 
 979:Core/Src/init.c **** /* USER CODE END 4 */
 980:Core/Src/init.c **** 
 981:Core/Src/init.c ****  /* MPU Configuration */
 982:Core/Src/init.c **** 
 983:Core/Src/init.c **** void MPU_Config(void)
 984:Core/Src/init.c **** {
  27              		.loc 1 984 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 16
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 10B5     		push	{r4, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 4, -8
  35              		.cfi_offset 14, -4
  36 0002 84B0     		sub	sp, sp, #16
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 24
 985:Core/Src/init.c ****   MPU_Region_InitTypeDef MPU_InitStruct = {0};
  39              		.loc 1 985 3 view .LVU1
  40              		.loc 1 985 26 is_stmt 0 view .LVU2
  41 0004 0024     		movs	r4, #0
  42 0006 0094     		str	r4, [sp]
ARM GAS  /tmp/cc7RaNIA.s 			page 19


  43 0008 0194     		str	r4, [sp, #4]
  44 000a 0294     		str	r4, [sp, #8]
  45 000c 0394     		str	r4, [sp, #12]
 986:Core/Src/init.c **** 
 987:Core/Src/init.c ****   /* Disables the MPU */
 988:Core/Src/init.c ****   HAL_MPU_Disable();
  46              		.loc 1 988 3 is_stmt 1 view .LVU3
  47 000e FFF7FEFF 		bl	HAL_MPU_Disable
  48              	.LVL0:
 989:Core/Src/init.c **** 
 990:Core/Src/init.c ****   /** Initializes and configures the Region and the memory to be protected
 991:Core/Src/init.c ****   */
 992:Core/Src/init.c ****   MPU_InitStruct.Enable = MPU_REGION_ENABLE;
  49              		.loc 1 992 3 view .LVU4
  50              		.loc 1 992 25 is_stmt 0 view .LVU5
  51 0012 0123     		movs	r3, #1
  52 0014 8DF80030 		strb	r3, [sp]
 993:Core/Src/init.c ****   MPU_InitStruct.Number = MPU_REGION_NUMBER0;
  53              		.loc 1 993 3 is_stmt 1 view .LVU6
  54              		.loc 1 993 25 is_stmt 0 view .LVU7
  55 0018 8DF80140 		strb	r4, [sp, #1]
 994:Core/Src/init.c ****   MPU_InitStruct.BaseAddress = 0x0;
  56              		.loc 1 994 3 is_stmt 1 view .LVU8
  57              		.loc 1 994 30 is_stmt 0 view .LVU9
  58 001c 0194     		str	r4, [sp, #4]
 995:Core/Src/init.c ****   MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
  59              		.loc 1 995 3 is_stmt 1 view .LVU10
  60              		.loc 1 995 23 is_stmt 0 view .LVU11
  61 001e 1F22     		movs	r2, #31
  62 0020 8DF80820 		strb	r2, [sp, #8]
 996:Core/Src/init.c ****   MPU_InitStruct.SubRegionDisable = 0x87;
  63              		.loc 1 996 3 is_stmt 1 view .LVU12
  64              		.loc 1 996 35 is_stmt 0 view .LVU13
  65 0024 8722     		movs	r2, #135
  66 0026 8DF80920 		strb	r2, [sp, #9]
 997:Core/Src/init.c ****   MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
  67              		.loc 1 997 3 is_stmt 1 view .LVU14
  68              		.loc 1 997 31 is_stmt 0 view .LVU15
  69 002a 8DF80A40 		strb	r4, [sp, #10]
 998:Core/Src/init.c ****   MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
  70              		.loc 1 998 3 is_stmt 1 view .LVU16
  71              		.loc 1 998 35 is_stmt 0 view .LVU17
  72 002e 8DF80B40 		strb	r4, [sp, #11]
 999:Core/Src/init.c ****   MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
  73              		.loc 1 999 3 is_stmt 1 view .LVU18
  74              		.loc 1 999 30 is_stmt 0 view .LVU19
  75 0032 8DF80C30 		strb	r3, [sp, #12]
1000:Core/Src/init.c ****   MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
  76              		.loc 1 1000 3 is_stmt 1 view .LVU20
  77              		.loc 1 1000 30 is_stmt 0 view .LVU21
  78 0036 8DF80D30 		strb	r3, [sp, #13]
1001:Core/Src/init.c ****   MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
  79              		.loc 1 1001 3 is_stmt 1 view .LVU22
  80              		.loc 1 1001 30 is_stmt 0 view .LVU23
  81 003a 8DF80E40 		strb	r4, [sp, #14]
1002:Core/Src/init.c ****   MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
  82              		.loc 1 1002 3 is_stmt 1 view .LVU24
ARM GAS  /tmp/cc7RaNIA.s 			page 20


  83              		.loc 1 1002 31 is_stmt 0 view .LVU25
  84 003e 8DF80F40 		strb	r4, [sp, #15]
1003:Core/Src/init.c **** 
1004:Core/Src/init.c ****   HAL_MPU_ConfigRegion(&MPU_InitStruct);
  85              		.loc 1 1004 3 is_stmt 1 view .LVU26
  86 0042 6846     		mov	r0, sp
  87 0044 FFF7FEFF 		bl	HAL_MPU_ConfigRegion
  88              	.LVL1:
1005:Core/Src/init.c ****   /* Enables the MPU */
1006:Core/Src/init.c ****   HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
  89              		.loc 1 1006 3 view .LVU27
  90 0048 0420     		movs	r0, #4
  91 004a FFF7FEFF 		bl	HAL_MPU_Enable
  92              	.LVL2:
1007:Core/Src/init.c **** 
1008:Core/Src/init.c **** }
  93              		.loc 1 1008 1 is_stmt 0 view .LVU28
  94 004e 04B0     		add	sp, sp, #16
  95              	.LCFI2:
  96              		.cfi_def_cfa_offset 8
  97              		@ sp needed
  98 0050 10BD     		pop	{r4, pc}
  99              		.cfi_endproc
 100              	.LFE368:
 102              		.section	.text.MX_GPIO_Init,"ax",%progbits
 103              		.align	1
 104              		.syntax unified
 105              		.thumb
 106              		.thumb_func
 107              		.fpu fpv5-d16
 109              	MX_GPIO_Init:
 110              	.LFB367:
 930:Core/Src/init.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 111              		.loc 1 930 1 is_stmt 1 view -0
 112              		.cfi_startproc
 113              		@ args = 0, pretend = 0, frame = 48
 114              		@ frame_needed = 0, uses_anonymous_args = 0
 115 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 116              	.LCFI3:
 117              		.cfi_def_cfa_offset 24
 118              		.cfi_offset 4, -24
 119              		.cfi_offset 5, -20
 120              		.cfi_offset 6, -16
 121              		.cfi_offset 7, -12
 122              		.cfi_offset 8, -8
 123              		.cfi_offset 14, -4
 124 0004 8CB0     		sub	sp, sp, #48
 125              	.LCFI4:
 126              		.cfi_def_cfa_offset 72
 931:Core/Src/init.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 127              		.loc 1 931 3 view .LVU30
 931:Core/Src/init.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 128              		.loc 1 931 20 is_stmt 0 view .LVU31
 129 0006 0024     		movs	r4, #0
 130 0008 0794     		str	r4, [sp, #28]
 131 000a 0894     		str	r4, [sp, #32]
 132 000c 0994     		str	r4, [sp, #36]
ARM GAS  /tmp/cc7RaNIA.s 			page 21


 133 000e 0A94     		str	r4, [sp, #40]
 134 0010 0B94     		str	r4, [sp, #44]
 936:Core/Src/init.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 135              		.loc 1 936 3 is_stmt 1 view .LVU32
 136              	.LBB4:
 936:Core/Src/init.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 137              		.loc 1 936 3 view .LVU33
 936:Core/Src/init.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 138              		.loc 1 936 3 view .LVU34
 139 0012 3E4B     		ldr	r3, .L5
 140 0014 D3F8E020 		ldr	r2, [r3, #224]
 141 0018 42F01002 		orr	r2, r2, #16
 142 001c C3F8E020 		str	r2, [r3, #224]
 936:Core/Src/init.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 143              		.loc 1 936 3 view .LVU35
 144 0020 D3F8E020 		ldr	r2, [r3, #224]
 145 0024 02F01002 		and	r2, r2, #16
 146 0028 0192     		str	r2, [sp, #4]
 936:Core/Src/init.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 147              		.loc 1 936 3 view .LVU36
 148 002a 019A     		ldr	r2, [sp, #4]
 149              	.LBE4:
 936:Core/Src/init.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 150              		.loc 1 936 3 view .LVU37
 937:Core/Src/init.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 151              		.loc 1 937 3 view .LVU38
 152              	.LBB5:
 937:Core/Src/init.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 153              		.loc 1 937 3 view .LVU39
 937:Core/Src/init.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 154              		.loc 1 937 3 view .LVU40
 155 002c D3F8E020 		ldr	r2, [r3, #224]
 156 0030 42F08002 		orr	r2, r2, #128
 157 0034 C3F8E020 		str	r2, [r3, #224]
 937:Core/Src/init.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 158              		.loc 1 937 3 view .LVU41
 159 0038 D3F8E020 		ldr	r2, [r3, #224]
 160 003c 02F08002 		and	r2, r2, #128
 161 0040 0292     		str	r2, [sp, #8]
 937:Core/Src/init.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 162              		.loc 1 937 3 view .LVU42
 163 0042 029A     		ldr	r2, [sp, #8]
 164              	.LBE5:
 937:Core/Src/init.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 165              		.loc 1 937 3 view .LVU43
 938:Core/Src/init.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 166              		.loc 1 938 3 view .LVU44
 167              	.LBB6:
 938:Core/Src/init.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 168              		.loc 1 938 3 view .LVU45
 938:Core/Src/init.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 169              		.loc 1 938 3 view .LVU46
 170 0044 D3F8E020 		ldr	r2, [r3, #224]
 171 0048 42F00402 		orr	r2, r2, #4
 172 004c C3F8E020 		str	r2, [r3, #224]
 938:Core/Src/init.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 173              		.loc 1 938 3 view .LVU47
ARM GAS  /tmp/cc7RaNIA.s 			page 22


 174 0050 D3F8E020 		ldr	r2, [r3, #224]
 175 0054 02F00402 		and	r2, r2, #4
 176 0058 0392     		str	r2, [sp, #12]
 938:Core/Src/init.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 177              		.loc 1 938 3 view .LVU48
 178 005a 039A     		ldr	r2, [sp, #12]
 179              	.LBE6:
 938:Core/Src/init.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 180              		.loc 1 938 3 view .LVU49
 939:Core/Src/init.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 181              		.loc 1 939 3 view .LVU50
 182              	.LBB7:
 939:Core/Src/init.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 183              		.loc 1 939 3 view .LVU51
 939:Core/Src/init.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 184              		.loc 1 939 3 view .LVU52
 185 005c D3F8E020 		ldr	r2, [r3, #224]
 186 0060 42F00102 		orr	r2, r2, #1
 187 0064 C3F8E020 		str	r2, [r3, #224]
 939:Core/Src/init.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 188              		.loc 1 939 3 view .LVU53
 189 0068 D3F8E020 		ldr	r2, [r3, #224]
 190 006c 02F00102 		and	r2, r2, #1
 191 0070 0492     		str	r2, [sp, #16]
 939:Core/Src/init.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 192              		.loc 1 939 3 view .LVU54
 193 0072 049A     		ldr	r2, [sp, #16]
 194              	.LBE7:
 939:Core/Src/init.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 195              		.loc 1 939 3 view .LVU55
 940:Core/Src/init.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 196              		.loc 1 940 3 view .LVU56
 197              	.LBB8:
 940:Core/Src/init.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 198              		.loc 1 940 3 view .LVU57
 940:Core/Src/init.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 199              		.loc 1 940 3 view .LVU58
 200 0074 D3F8E020 		ldr	r2, [r3, #224]
 201 0078 42F00202 		orr	r2, r2, #2
 202 007c C3F8E020 		str	r2, [r3, #224]
 940:Core/Src/init.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 203              		.loc 1 940 3 view .LVU59
 204 0080 D3F8E020 		ldr	r2, [r3, #224]
 205 0084 02F00202 		and	r2, r2, #2
 206 0088 0592     		str	r2, [sp, #20]
 940:Core/Src/init.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 207              		.loc 1 940 3 view .LVU60
 208 008a 059A     		ldr	r2, [sp, #20]
 209              	.LBE8:
 940:Core/Src/init.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 210              		.loc 1 940 3 view .LVU61
 941:Core/Src/init.c **** 
 211              		.loc 1 941 3 view .LVU62
 212              	.LBB9:
 941:Core/Src/init.c **** 
 213              		.loc 1 941 3 view .LVU63
 941:Core/Src/init.c **** 
ARM GAS  /tmp/cc7RaNIA.s 			page 23


 214              		.loc 1 941 3 view .LVU64
 215 008c D3F8E020 		ldr	r2, [r3, #224]
 216 0090 42F00802 		orr	r2, r2, #8
 217 0094 C3F8E020 		str	r2, [r3, #224]
 941:Core/Src/init.c **** 
 218              		.loc 1 941 3 view .LVU65
 219 0098 D3F8E030 		ldr	r3, [r3, #224]
 220 009c 03F00803 		and	r3, r3, #8
 221 00a0 0693     		str	r3, [sp, #24]
 941:Core/Src/init.c **** 
 222              		.loc 1 941 3 view .LVU66
 223 00a2 069B     		ldr	r3, [sp, #24]
 224              	.LBE9:
 941:Core/Src/init.c **** 
 225              		.loc 1 941 3 view .LVU67
 944:Core/Src/init.c **** 
 226              		.loc 1 944 3 view .LVU68
 227 00a4 DFF87080 		ldr	r8, .L5+12
 228 00a8 2246     		mov	r2, r4
 229 00aa 0421     		movs	r1, #4
 230 00ac 4046     		mov	r0, r8
 231 00ae FFF7FEFF 		bl	HAL_GPIO_WritePin
 232              	.LVL3:
 947:Core/Src/init.c **** 
 233              		.loc 1 947 3 view .LVU69
 234 00b2 174F     		ldr	r7, .L5+4
 235 00b4 0122     		movs	r2, #1
 236 00b6 41F20201 		movw	r1, #4098
 237 00ba 3846     		mov	r0, r7
 238 00bc FFF7FEFF 		bl	HAL_GPIO_WritePin
 239              	.LVL4:
 950:Core/Src/init.c **** 
 240              		.loc 1 950 3 view .LVU70
 241 00c0 144E     		ldr	r6, .L5+8
 242 00c2 0122     		movs	r2, #1
 243 00c4 8121     		movs	r1, #129
 244 00c6 3046     		mov	r0, r6
 245 00c8 FFF7FEFF 		bl	HAL_GPIO_WritePin
 246              	.LVL5:
 953:Core/Src/init.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 247              		.loc 1 953 3 view .LVU71
 953:Core/Src/init.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 248              		.loc 1 953 23 is_stmt 0 view .LVU72
 249 00cc 0423     		movs	r3, #4
 250 00ce 0793     		str	r3, [sp, #28]
 954:Core/Src/init.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 251              		.loc 1 954 3 is_stmt 1 view .LVU73
 954:Core/Src/init.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 252              		.loc 1 954 24 is_stmt 0 view .LVU74
 253 00d0 0125     		movs	r5, #1
 254 00d2 0895     		str	r5, [sp, #32]
 955:Core/Src/init.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 255              		.loc 1 955 3 is_stmt 1 view .LVU75
 955:Core/Src/init.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 256              		.loc 1 955 24 is_stmt 0 view .LVU76
 257 00d4 0994     		str	r4, [sp, #36]
 956:Core/Src/init.c ****   HAL_GPIO_Init(Green_LED_GPIO_Port, &GPIO_InitStruct);
ARM GAS  /tmp/cc7RaNIA.s 			page 24


 258              		.loc 1 956 3 is_stmt 1 view .LVU77
 956:Core/Src/init.c ****   HAL_GPIO_Init(Green_LED_GPIO_Port, &GPIO_InitStruct);
 259              		.loc 1 956 25 is_stmt 0 view .LVU78
 260 00d6 0A94     		str	r4, [sp, #40]
 957:Core/Src/init.c **** 
 261              		.loc 1 957 3 is_stmt 1 view .LVU79
 262 00d8 07A9     		add	r1, sp, #28
 263 00da 4046     		mov	r0, r8
 264 00dc FFF7FEFF 		bl	HAL_GPIO_Init
 265              	.LVL6:
 960:Core/Src/init.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 266              		.loc 1 960 3 view .LVU80
 960:Core/Src/init.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 267              		.loc 1 960 23 is_stmt 0 view .LVU81
 268 00e0 41F20203 		movw	r3, #4098
 269 00e4 0793     		str	r3, [sp, #28]
 961:Core/Src/init.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 270              		.loc 1 961 3 is_stmt 1 view .LVU82
 961:Core/Src/init.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 271              		.loc 1 961 24 is_stmt 0 view .LVU83
 272 00e6 0895     		str	r5, [sp, #32]
 962:Core/Src/init.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 273              		.loc 1 962 3 is_stmt 1 view .LVU84
 962:Core/Src/init.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 274              		.loc 1 962 24 is_stmt 0 view .LVU85
 275 00e8 0994     		str	r4, [sp, #36]
 963:Core/Src/init.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 276              		.loc 1 963 3 is_stmt 1 view .LVU86
 963:Core/Src/init.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 277              		.loc 1 963 25 is_stmt 0 view .LVU87
 278 00ea 0A94     		str	r4, [sp, #40]
 964:Core/Src/init.c **** 
 279              		.loc 1 964 3 is_stmt 1 view .LVU88
 280 00ec 07A9     		add	r1, sp, #28
 281 00ee 3846     		mov	r0, r7
 282 00f0 FFF7FEFF 		bl	HAL_GPIO_Init
 283              	.LVL7:
 967:Core/Src/init.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 284              		.loc 1 967 3 view .LVU89
 967:Core/Src/init.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 285              		.loc 1 967 23 is_stmt 0 view .LVU90
 286 00f4 8123     		movs	r3, #129
 287 00f6 0793     		str	r3, [sp, #28]
 968:Core/Src/init.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 288              		.loc 1 968 3 is_stmt 1 view .LVU91
 968:Core/Src/init.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 289              		.loc 1 968 24 is_stmt 0 view .LVU92
 290 00f8 0895     		str	r5, [sp, #32]
 969:Core/Src/init.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 291              		.loc 1 969 3 is_stmt 1 view .LVU93
 969:Core/Src/init.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 292              		.loc 1 969 24 is_stmt 0 view .LVU94
 293 00fa 0994     		str	r4, [sp, #36]
 970:Core/Src/init.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 294              		.loc 1 970 3 is_stmt 1 view .LVU95
 970:Core/Src/init.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 295              		.loc 1 970 25 is_stmt 0 view .LVU96
ARM GAS  /tmp/cc7RaNIA.s 			page 25


 296 00fc 0A94     		str	r4, [sp, #40]
 971:Core/Src/init.c **** 
 297              		.loc 1 971 3 is_stmt 1 view .LVU97
 298 00fe 07A9     		add	r1, sp, #28
 299 0100 3046     		mov	r0, r6
 300 0102 FFF7FEFF 		bl	HAL_GPIO_Init
 301              	.LVL8:
 975:Core/Src/init.c **** 
 302              		.loc 1 975 1 is_stmt 0 view .LVU98
 303 0106 0CB0     		add	sp, sp, #48
 304              	.LCFI5:
 305              		.cfi_def_cfa_offset 24
 306              		@ sp needed
 307 0108 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 308              	.L6:
 309              		.align	2
 310              	.L5:
 311 010c 00440258 		.word	1476543488
 312 0110 00040258 		.word	1476527104
 313 0114 000C0258 		.word	1476529152
 314 0118 00100258 		.word	1476530176
 315              		.cfi_endproc
 316              	.LFE367:
 318              		.section	.text.MX_DMA_Init,"ax",%progbits
 319              		.align	1
 320              		.syntax unified
 321              		.thumb
 322              		.thumb_func
 323              		.fpu fpv5-d16
 325              	MX_DMA_Init:
 326              	.LFB366:
 891:Core/Src/init.c **** 
 327              		.loc 1 891 1 is_stmt 1 view -0
 328              		.cfi_startproc
 329              		@ args = 0, pretend = 0, frame = 8
 330              		@ frame_needed = 0, uses_anonymous_args = 0
 331 0000 00B5     		push	{lr}
 332              	.LCFI6:
 333              		.cfi_def_cfa_offset 4
 334              		.cfi_offset 14, -4
 335 0002 83B0     		sub	sp, sp, #12
 336              	.LCFI7:
 337              		.cfi_def_cfa_offset 16
 894:Core/Src/init.c **** 
 338              		.loc 1 894 3 view .LVU100
 339              	.LBB10:
 894:Core/Src/init.c **** 
 340              		.loc 1 894 3 view .LVU101
 894:Core/Src/init.c **** 
 341              		.loc 1 894 3 view .LVU102
 342 0004 274B     		ldr	r3, .L9
 343 0006 D3F8D820 		ldr	r2, [r3, #216]
 344 000a 42F00102 		orr	r2, r2, #1
 345 000e C3F8D820 		str	r2, [r3, #216]
 894:Core/Src/init.c **** 
 346              		.loc 1 894 3 view .LVU103
 347 0012 D3F8D830 		ldr	r3, [r3, #216]
ARM GAS  /tmp/cc7RaNIA.s 			page 26


 348 0016 03F00103 		and	r3, r3, #1
 349 001a 0193     		str	r3, [sp, #4]
 894:Core/Src/init.c **** 
 350              		.loc 1 894 3 view .LVU104
 351 001c 019B     		ldr	r3, [sp, #4]
 352              	.LBE10:
 894:Core/Src/init.c **** 
 353              		.loc 1 894 3 view .LVU105
 898:Core/Src/init.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 354              		.loc 1 898 3 view .LVU106
 355 001e 0022     		movs	r2, #0
 356 0020 1146     		mov	r1, r2
 357 0022 0B20     		movs	r0, #11
 358 0024 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 359              	.LVL9:
 899:Core/Src/init.c ****   /* DMA1_Stream1_IRQn interrupt configuration */
 360              		.loc 1 899 3 view .LVU107
 361 0028 0B20     		movs	r0, #11
 362 002a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 363              	.LVL10:
 901:Core/Src/init.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 364              		.loc 1 901 3 view .LVU108
 365 002e 0022     		movs	r2, #0
 366 0030 1146     		mov	r1, r2
 367 0032 0C20     		movs	r0, #12
 368 0034 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 369              	.LVL11:
 902:Core/Src/init.c ****   /* DMA1_Stream2_IRQn interrupt configuration */
 370              		.loc 1 902 3 view .LVU109
 371 0038 0C20     		movs	r0, #12
 372 003a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 373              	.LVL12:
 904:Core/Src/init.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 374              		.loc 1 904 3 view .LVU110
 375 003e 0022     		movs	r2, #0
 376 0040 1146     		mov	r1, r2
 377 0042 0D20     		movs	r0, #13
 378 0044 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 379              	.LVL13:
 905:Core/Src/init.c ****   /* DMA1_Stream3_IRQn interrupt configuration */
 380              		.loc 1 905 3 view .LVU111
 381 0048 0D20     		movs	r0, #13
 382 004a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 383              	.LVL14:
 907:Core/Src/init.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 384              		.loc 1 907 3 view .LVU112
 385 004e 0022     		movs	r2, #0
 386 0050 1146     		mov	r1, r2
 387 0052 0E20     		movs	r0, #14
 388 0054 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 389              	.LVL15:
 908:Core/Src/init.c ****   /* DMA1_Stream4_IRQn interrupt configuration */
 390              		.loc 1 908 3 view .LVU113
 391 0058 0E20     		movs	r0, #14
 392 005a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 393              	.LVL16:
 910:Core/Src/init.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
ARM GAS  /tmp/cc7RaNIA.s 			page 27


 394              		.loc 1 910 3 view .LVU114
 395 005e 0022     		movs	r2, #0
 396 0060 1146     		mov	r1, r2
 397 0062 0F20     		movs	r0, #15
 398 0064 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 399              	.LVL17:
 911:Core/Src/init.c ****   /* DMA1_Stream5_IRQn interrupt configuration */
 400              		.loc 1 911 3 view .LVU115
 401 0068 0F20     		movs	r0, #15
 402 006a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 403              	.LVL18:
 913:Core/Src/init.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 404              		.loc 1 913 3 view .LVU116
 405 006e 0022     		movs	r2, #0
 406 0070 1146     		mov	r1, r2
 407 0072 1020     		movs	r0, #16
 408 0074 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 409              	.LVL19:
 914:Core/Src/init.c ****   /* DMA1_Stream6_IRQn interrupt configuration */
 410              		.loc 1 914 3 view .LVU117
 411 0078 1020     		movs	r0, #16
 412 007a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 413              	.LVL20:
 916:Core/Src/init.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 414              		.loc 1 916 3 view .LVU118
 415 007e 0022     		movs	r2, #0
 416 0080 1146     		mov	r1, r2
 417 0082 1120     		movs	r0, #17
 418 0084 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 419              	.LVL21:
 917:Core/Src/init.c ****   /* DMA1_Stream7_IRQn interrupt configuration */
 420              		.loc 1 917 3 view .LVU119
 421 0088 1120     		movs	r0, #17
 422 008a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 423              	.LVL22:
 919:Core/Src/init.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 424              		.loc 1 919 3 view .LVU120
 425 008e 0022     		movs	r2, #0
 426 0090 1146     		mov	r1, r2
 427 0092 2F20     		movs	r0, #47
 428 0094 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 429              	.LVL23:
 920:Core/Src/init.c **** 
 430              		.loc 1 920 3 view .LVU121
 431 0098 2F20     		movs	r0, #47
 432 009a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 433              	.LVL24:
 922:Core/Src/init.c **** 
 434              		.loc 1 922 1 is_stmt 0 view .LVU122
 435 009e 03B0     		add	sp, sp, #12
 436              	.LCFI8:
 437              		.cfi_def_cfa_offset 4
 438              		@ sp needed
 439 00a0 5DF804FB 		ldr	pc, [sp], #4
 440              	.L10:
 441              		.align	2
 442              	.L9:
ARM GAS  /tmp/cc7RaNIA.s 			page 28


 443 00a4 00440258 		.word	1476543488
 444              		.cfi_endproc
 445              	.LFE366:
 447              		.section	.text.Error_Handler,"ax",%progbits
 448              		.align	1
 449              		.global	Error_Handler
 450              		.syntax unified
 451              		.thumb
 452              		.thumb_func
 453              		.fpu fpv5-d16
 455              	Error_Handler:
 456              	.LFB369:
1009:Core/Src/init.c **** 
1010:Core/Src/init.c **** /**
1011:Core/Src/init.c ****   * @brief  This function is executed in case of error occurrence.
1012:Core/Src/init.c ****   * @retval None
1013:Core/Src/init.c ****   */
1014:Core/Src/init.c **** void Error_Handler(void)
1015:Core/Src/init.c **** {
 457              		.loc 1 1015 1 is_stmt 1 view -0
 458              		.cfi_startproc
 459              		@ Volatile: function does not return.
 460              		@ args = 0, pretend = 0, frame = 0
 461              		@ frame_needed = 0, uses_anonymous_args = 0
 462              		@ link register save eliminated.
1016:Core/Src/init.c ****   /* USER CODE BEGIN Error_Handler_Debug */
1017:Core/Src/init.c ****   /* User can add his own implementation to report the HAL error return state */
1018:Core/Src/init.c ****   __disable_irq();
 463              		.loc 1 1018 3 view .LVU124
 464              	.LBB11:
 465              	.LBI11:
 466              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
ARM GAS  /tmp/cc7RaNIA.s 			page 29


  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
ARM GAS  /tmp/cc7RaNIA.s 			page 30


  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
ARM GAS  /tmp/cc7RaNIA.s 			page 31


 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
ARM GAS  /tmp/cc7RaNIA.s 			page 32


 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 467              		.loc 2 207 27 view .LVU125
 468              	.LBB12:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 469              		.loc 2 209 3 view .LVU126
 470              		.syntax unified
 471              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 472 0000 72B6     		cpsid i
 473              	@ 0 "" 2
 474              		.thumb
 475              		.syntax unified
 476              	.L12:
 477              	.LBE12:
 478              	.LBE11:
1019:Core/Src/init.c ****   while (1)
 479              		.loc 1 1019 3 discriminator 1 view .LVU127
1020:Core/Src/init.c ****   {
1021:Core/Src/init.c ****   }
 480              		.loc 1 1021 3 discriminator 1 view .LVU128
1019:Core/Src/init.c ****   while (1)
 481              		.loc 1 1019 9 discriminator 1 view .LVU129
 482 0002 FEE7     		b	.L12
 483              		.cfi_endproc
 484              	.LFE369:
 486              		.section	.text.MX_I2C1_Init,"ax",%progbits
 487              		.align	1
 488              		.syntax unified
 489              		.thumb
 490              		.thumb_func
 491              		.fpu fpv5-d16
 493              	MX_I2C1_Init:
 494              	.LFB355:
 372:Core/Src/init.c **** 
 495              		.loc 1 372 1 view -0
 496              		.cfi_startproc
 497              		@ args = 0, pretend = 0, frame = 0
 498              		@ frame_needed = 0, uses_anonymous_args = 0
 499 0000 08B5     		push	{r3, lr}
 500              	.LCFI9:
 501              		.cfi_def_cfa_offset 8
 502              		.cfi_offset 3, -8
 503              		.cfi_offset 14, -4
 381:Core/Src/init.c ****   hi2c1.Init.Timing = 0x10C0ECFF;
 504              		.loc 1 381 3 view .LVU131
 381:Core/Src/init.c ****   hi2c1.Init.Timing = 0x10C0ECFF;
 505              		.loc 1 381 18 is_stmt 0 view .LVU132
ARM GAS  /tmp/cc7RaNIA.s 			page 33


 506 0002 1148     		ldr	r0, .L21
 507 0004 114B     		ldr	r3, .L21+4
 508 0006 0360     		str	r3, [r0]
 382:Core/Src/init.c ****   hi2c1.Init.OwnAddress1 = 0;
 509              		.loc 1 382 3 is_stmt 1 view .LVU133
 382:Core/Src/init.c ****   hi2c1.Init.OwnAddress1 = 0;
 510              		.loc 1 382 21 is_stmt 0 view .LVU134
 511 0008 114B     		ldr	r3, .L21+8
 512 000a 4360     		str	r3, [r0, #4]
 383:Core/Src/init.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 513              		.loc 1 383 3 is_stmt 1 view .LVU135
 383:Core/Src/init.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 514              		.loc 1 383 26 is_stmt 0 view .LVU136
 515 000c 0023     		movs	r3, #0
 516 000e 8360     		str	r3, [r0, #8]
 384:Core/Src/init.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 517              		.loc 1 384 3 is_stmt 1 view .LVU137
 384:Core/Src/init.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 518              		.loc 1 384 29 is_stmt 0 view .LVU138
 519 0010 0122     		movs	r2, #1
 520 0012 C260     		str	r2, [r0, #12]
 385:Core/Src/init.c ****   hi2c1.Init.OwnAddress2 = 0;
 521              		.loc 1 385 3 is_stmt 1 view .LVU139
 385:Core/Src/init.c ****   hi2c1.Init.OwnAddress2 = 0;
 522              		.loc 1 385 30 is_stmt 0 view .LVU140
 523 0014 0361     		str	r3, [r0, #16]
 386:Core/Src/init.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 524              		.loc 1 386 3 is_stmt 1 view .LVU141
 386:Core/Src/init.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 525              		.loc 1 386 26 is_stmt 0 view .LVU142
 526 0016 4361     		str	r3, [r0, #20]
 387:Core/Src/init.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 527              		.loc 1 387 3 is_stmt 1 view .LVU143
 387:Core/Src/init.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 528              		.loc 1 387 31 is_stmt 0 view .LVU144
 529 0018 8361     		str	r3, [r0, #24]
 388:Core/Src/init.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 530              		.loc 1 388 3 is_stmt 1 view .LVU145
 388:Core/Src/init.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 531              		.loc 1 388 30 is_stmt 0 view .LVU146
 532 001a C361     		str	r3, [r0, #28]
 389:Core/Src/init.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 533              		.loc 1 389 3 is_stmt 1 view .LVU147
 389:Core/Src/init.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 534              		.loc 1 389 28 is_stmt 0 view .LVU148
 535 001c 0362     		str	r3, [r0, #32]
 390:Core/Src/init.c ****   {
 536              		.loc 1 390 3 is_stmt 1 view .LVU149
 390:Core/Src/init.c ****   {
 537              		.loc 1 390 7 is_stmt 0 view .LVU150
 538 001e FFF7FEFF 		bl	HAL_I2C_Init
 539              	.LVL25:
 390:Core/Src/init.c ****   {
 540              		.loc 1 390 6 view .LVU151
 541 0022 50B9     		cbnz	r0, .L18
 397:Core/Src/init.c ****   {
 542              		.loc 1 397 3 is_stmt 1 view .LVU152
ARM GAS  /tmp/cc7RaNIA.s 			page 34


 397:Core/Src/init.c ****   {
 543              		.loc 1 397 7 is_stmt 0 view .LVU153
 544 0024 0021     		movs	r1, #0
 545 0026 0848     		ldr	r0, .L21
 546 0028 FFF7FEFF 		bl	HAL_I2CEx_ConfigAnalogFilter
 547              	.LVL26:
 397:Core/Src/init.c ****   {
 548              		.loc 1 397 6 view .LVU154
 549 002c 38B9     		cbnz	r0, .L19
 404:Core/Src/init.c ****   {
 550              		.loc 1 404 3 is_stmt 1 view .LVU155
 404:Core/Src/init.c ****   {
 551              		.loc 1 404 7 is_stmt 0 view .LVU156
 552 002e 0021     		movs	r1, #0
 553 0030 0548     		ldr	r0, .L21
 554 0032 FFF7FEFF 		bl	HAL_I2CEx_ConfigDigitalFilter
 555              	.LVL27:
 404:Core/Src/init.c ****   {
 556              		.loc 1 404 6 view .LVU157
 557 0036 20B9     		cbnz	r0, .L20
 412:Core/Src/init.c **** 
 558              		.loc 1 412 1 view .LVU158
 559 0038 08BD     		pop	{r3, pc}
 560              	.L18:
 392:Core/Src/init.c ****   }
 561              		.loc 1 392 5 is_stmt 1 view .LVU159
 562 003a FFF7FEFF 		bl	Error_Handler
 563              	.LVL28:
 564              	.L19:
 399:Core/Src/init.c ****   }
 565              		.loc 1 399 5 view .LVU160
 566 003e FFF7FEFF 		bl	Error_Handler
 567              	.LVL29:
 568              	.L20:
 406:Core/Src/init.c ****   }
 569              		.loc 1 406 5 view .LVU161
 570 0042 FFF7FEFF 		bl	Error_Handler
 571              	.LVL30:
 572              	.L22:
 573 0046 00BF     		.align	2
 574              	.L21:
 575 0048 00000000 		.word	.LANCHOR0
 576 004c 00540040 		.word	1073763328
 577 0050 FFECC010 		.word	281079039
 578              		.cfi_endproc
 579              	.LFE355:
 581              		.section	.text.MX_OCTOSPI1_Init,"ax",%progbits
 582              		.align	1
 583              		.syntax unified
 584              		.thumb
 585              		.thumb_func
 586              		.fpu fpv5-d16
 588              	MX_OCTOSPI1_Init:
 589              	.LFB356:
 420:Core/Src/init.c **** 
 590              		.loc 1 420 1 view -0
 591              		.cfi_startproc
ARM GAS  /tmp/cc7RaNIA.s 			page 35


 592              		@ args = 0, pretend = 0, frame = 24
 593              		@ frame_needed = 0, uses_anonymous_args = 0
 594 0000 00B5     		push	{lr}
 595              	.LCFI10:
 596              		.cfi_def_cfa_offset 4
 597              		.cfi_offset 14, -4
 598 0002 87B0     		sub	sp, sp, #28
 599              	.LCFI11:
 600              		.cfi_def_cfa_offset 32
 426:Core/Src/init.c **** 
 601              		.loc 1 426 3 view .LVU163
 426:Core/Src/init.c **** 
 602              		.loc 1 426 20 is_stmt 0 view .LVU164
 603 0004 0023     		movs	r3, #0
 604 0006 0093     		str	r3, [sp]
 605 0008 0193     		str	r3, [sp, #4]
 606 000a 0293     		str	r3, [sp, #8]
 607 000c 0393     		str	r3, [sp, #12]
 608 000e 0493     		str	r3, [sp, #16]
 609 0010 0593     		str	r3, [sp, #20]
 432:Core/Src/init.c ****   hospi1.Init.FifoThreshold = 1;
 610              		.loc 1 432 3 is_stmt 1 view .LVU165
 432:Core/Src/init.c ****   hospi1.Init.FifoThreshold = 1;
 611              		.loc 1 432 19 is_stmt 0 view .LVU166
 612 0012 1548     		ldr	r0, .L29
 613 0014 154A     		ldr	r2, .L29+4
 614 0016 0260     		str	r2, [r0]
 433:Core/Src/init.c ****   hospi1.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
 615              		.loc 1 433 3 is_stmt 1 view .LVU167
 433:Core/Src/init.c ****   hospi1.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
 616              		.loc 1 433 29 is_stmt 0 view .LVU168
 617 0018 0122     		movs	r2, #1
 618 001a 4260     		str	r2, [r0, #4]
 434:Core/Src/init.c ****   hospi1.Init.MemoryType = HAL_OSPI_MEMTYPE_MICRON;
 619              		.loc 1 434 3 is_stmt 1 view .LVU169
 434:Core/Src/init.c ****   hospi1.Init.MemoryType = HAL_OSPI_MEMTYPE_MICRON;
 620              		.loc 1 434 24 is_stmt 0 view .LVU170
 621 001c 8360     		str	r3, [r0, #8]
 435:Core/Src/init.c ****   hospi1.Init.DeviceSize = 32;
 622              		.loc 1 435 3 is_stmt 1 view .LVU171
 435:Core/Src/init.c ****   hospi1.Init.DeviceSize = 32;
 623              		.loc 1 435 26 is_stmt 0 view .LVU172
 624 001e C360     		str	r3, [r0, #12]
 436:Core/Src/init.c ****   hospi1.Init.ChipSelectHighTime = 1;
 625              		.loc 1 436 3 is_stmt 1 view .LVU173
 436:Core/Src/init.c ****   hospi1.Init.ChipSelectHighTime = 1;
 626              		.loc 1 436 26 is_stmt 0 view .LVU174
 627 0020 2021     		movs	r1, #32
 628 0022 0161     		str	r1, [r0, #16]
 437:Core/Src/init.c ****   hospi1.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
 629              		.loc 1 437 3 is_stmt 1 view .LVU175
 437:Core/Src/init.c ****   hospi1.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
 630              		.loc 1 437 34 is_stmt 0 view .LVU176
 631 0024 4261     		str	r2, [r0, #20]
 438:Core/Src/init.c ****   hospi1.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
 632              		.loc 1 438 3 is_stmt 1 view .LVU177
 438:Core/Src/init.c ****   hospi1.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
ARM GAS  /tmp/cc7RaNIA.s 			page 36


 633              		.loc 1 438 32 is_stmt 0 view .LVU178
 634 0026 8361     		str	r3, [r0, #24]
 439:Core/Src/init.c ****   hospi1.Init.WrapSize = HAL_OSPI_WRAP_NOT_SUPPORTED;
 635              		.loc 1 439 3 is_stmt 1 view .LVU179
 439:Core/Src/init.c ****   hospi1.Init.WrapSize = HAL_OSPI_WRAP_NOT_SUPPORTED;
 636              		.loc 1 439 25 is_stmt 0 view .LVU180
 637 0028 C361     		str	r3, [r0, #28]
 440:Core/Src/init.c ****   hospi1.Init.ClockPrescaler = 1;
 638              		.loc 1 440 3 is_stmt 1 view .LVU181
 440:Core/Src/init.c ****   hospi1.Init.ClockPrescaler = 1;
 639              		.loc 1 440 24 is_stmt 0 view .LVU182
 640 002a 0362     		str	r3, [r0, #32]
 441:Core/Src/init.c ****   hospi1.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 641              		.loc 1 441 3 is_stmt 1 view .LVU183
 441:Core/Src/init.c ****   hospi1.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 642              		.loc 1 441 30 is_stmt 0 view .LVU184
 643 002c 4262     		str	r2, [r0, #36]
 442:Core/Src/init.c ****   hospi1.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_DISABLE;
 644              		.loc 1 442 3 is_stmt 1 view .LVU185
 442:Core/Src/init.c ****   hospi1.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_DISABLE;
 645              		.loc 1 442 30 is_stmt 0 view .LVU186
 646 002e 8362     		str	r3, [r0, #40]
 443:Core/Src/init.c ****   hospi1.Init.ChipSelectBoundary = 0;
 647              		.loc 1 443 3 is_stmt 1 view .LVU187
 443:Core/Src/init.c ****   hospi1.Init.ChipSelectBoundary = 0;
 648              		.loc 1 443 37 is_stmt 0 view .LVU188
 649 0030 C362     		str	r3, [r0, #44]
 444:Core/Src/init.c ****   hospi1.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_BYPASSED;
 650              		.loc 1 444 3 is_stmt 1 view .LVU189
 444:Core/Src/init.c ****   hospi1.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_BYPASSED;
 651              		.loc 1 444 34 is_stmt 0 view .LVU190
 652 0032 0363     		str	r3, [r0, #48]
 445:Core/Src/init.c ****   hospi1.Init.MaxTran = 0;
 653              		.loc 1 445 3 is_stmt 1 view .LVU191
 445:Core/Src/init.c ****   hospi1.Init.MaxTran = 0;
 654              		.loc 1 445 32 is_stmt 0 view .LVU192
 655 0034 0822     		movs	r2, #8
 656 0036 4263     		str	r2, [r0, #52]
 446:Core/Src/init.c ****   hospi1.Init.Refresh = 0;
 657              		.loc 1 446 3 is_stmt 1 view .LVU193
 446:Core/Src/init.c ****   hospi1.Init.Refresh = 0;
 658              		.loc 1 446 23 is_stmt 0 view .LVU194
 659 0038 8363     		str	r3, [r0, #56]
 447:Core/Src/init.c ****   if (HAL_OSPI_Init(&hospi1) != HAL_OK)
 660              		.loc 1 447 3 is_stmt 1 view .LVU195
 447:Core/Src/init.c ****   if (HAL_OSPI_Init(&hospi1) != HAL_OK)
 661              		.loc 1 447 23 is_stmt 0 view .LVU196
 662 003a C363     		str	r3, [r0, #60]
 448:Core/Src/init.c ****   {
 663              		.loc 1 448 3 is_stmt 1 view .LVU197
 448:Core/Src/init.c ****   {
 664              		.loc 1 448 7 is_stmt 0 view .LVU198
 665 003c FFF7FEFF 		bl	HAL_OSPI_Init
 666              	.LVL31:
 448:Core/Src/init.c ****   {
 667              		.loc 1 448 6 view .LVU199
 668 0040 70B9     		cbnz	r0, .L27
ARM GAS  /tmp/cc7RaNIA.s 			page 37


 452:Core/Src/init.c ****   sOspiManagerCfg.IOLowPort = HAL_OSPIM_IOPORT_1_LOW;
 669              		.loc 1 452 3 is_stmt 1 view .LVU200
 452:Core/Src/init.c ****   sOspiManagerCfg.IOLowPort = HAL_OSPIM_IOPORT_1_LOW;
 670              		.loc 1 452 27 is_stmt 0 view .LVU201
 671 0042 0123     		movs	r3, #1
 672 0044 0093     		str	r3, [sp]
 453:Core/Src/init.c ****   if (HAL_OSPIM_Config(&hospi1, &sOspiManagerCfg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 673              		.loc 1 453 3 is_stmt 1 view .LVU202
 453:Core/Src/init.c ****   if (HAL_OSPIM_Config(&hospi1, &sOspiManagerCfg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 674              		.loc 1 453 29 is_stmt 0 view .LVU203
 675 0046 4FF00113 		mov	r3, #65537
 676 004a 0393     		str	r3, [sp, #12]
 454:Core/Src/init.c ****   {
 677              		.loc 1 454 3 is_stmt 1 view .LVU204
 454:Core/Src/init.c ****   {
 678              		.loc 1 454 7 is_stmt 0 view .LVU205
 679 004c 41F28832 		movw	r2, #5000
 680 0050 6946     		mov	r1, sp
 681 0052 0548     		ldr	r0, .L29
 682 0054 FFF7FEFF 		bl	HAL_OSPIM_Config
 683              	.LVL32:
 454:Core/Src/init.c ****   {
 684              		.loc 1 454 6 view .LVU206
 685 0058 20B9     		cbnz	r0, .L28
 462:Core/Src/init.c **** 
 686              		.loc 1 462 1 view .LVU207
 687 005a 07B0     		add	sp, sp, #28
 688              	.LCFI12:
 689              		.cfi_remember_state
 690              		.cfi_def_cfa_offset 4
 691              		@ sp needed
 692 005c 5DF804FB 		ldr	pc, [sp], #4
 693              	.L27:
 694              	.LCFI13:
 695              		.cfi_restore_state
 450:Core/Src/init.c ****   }
 696              		.loc 1 450 5 is_stmt 1 view .LVU208
 697 0060 FFF7FEFF 		bl	Error_Handler
 698              	.LVL33:
 699              	.L28:
 456:Core/Src/init.c ****   }
 700              		.loc 1 456 5 view .LVU209
 701 0064 FFF7FEFF 		bl	Error_Handler
 702              	.LVL34:
 703              	.L30:
 704              		.align	2
 705              	.L29:
 706 0068 00000000 		.word	.LANCHOR1
 707 006c 00500052 		.word	1375752192
 708              		.cfi_endproc
 709              	.LFE356:
 711              		.section	.text.MX_SPI1_Init,"ax",%progbits
 712              		.align	1
 713              		.syntax unified
 714              		.thumb
 715              		.thumb_func
 716              		.fpu fpv5-d16
ARM GAS  /tmp/cc7RaNIA.s 			page 38


 718              	MX_SPI1_Init:
 719              	.LFB357:
 470:Core/Src/init.c **** 
 720              		.loc 1 470 1 view -0
 721              		.cfi_startproc
 722              		@ args = 0, pretend = 0, frame = 0
 723              		@ frame_needed = 0, uses_anonymous_args = 0
 724 0000 08B5     		push	{r3, lr}
 725              	.LCFI14:
 726              		.cfi_def_cfa_offset 8
 727              		.cfi_offset 3, -8
 728              		.cfi_offset 14, -4
 480:Core/Src/init.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 729              		.loc 1 480 3 view .LVU211
 480:Core/Src/init.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 730              		.loc 1 480 18 is_stmt 0 view .LVU212
 731 0002 1448     		ldr	r0, .L35
 732 0004 144B     		ldr	r3, .L35+4
 733 0006 0360     		str	r3, [r0]
 481:Core/Src/init.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 734              		.loc 1 481 3 is_stmt 1 view .LVU213
 481:Core/Src/init.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 735              		.loc 1 481 19 is_stmt 0 view .LVU214
 736 0008 4FF48003 		mov	r3, #4194304
 737 000c 4360     		str	r3, [r0, #4]
 482:Core/Src/init.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 738              		.loc 1 482 3 is_stmt 1 view .LVU215
 482:Core/Src/init.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 739              		.loc 1 482 24 is_stmt 0 view .LVU216
 740 000e 0023     		movs	r3, #0
 741 0010 8360     		str	r3, [r0, #8]
 483:Core/Src/init.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 742              		.loc 1 483 3 is_stmt 1 view .LVU217
 483:Core/Src/init.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 743              		.loc 1 483 23 is_stmt 0 view .LVU218
 744 0012 0722     		movs	r2, #7
 745 0014 C260     		str	r2, [r0, #12]
 484:Core/Src/init.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 746              		.loc 1 484 3 is_stmt 1 view .LVU219
 484:Core/Src/init.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 747              		.loc 1 484 26 is_stmt 0 view .LVU220
 748 0016 0361     		str	r3, [r0, #16]
 485:Core/Src/init.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 749              		.loc 1 485 3 is_stmt 1 view .LVU221
 485:Core/Src/init.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 750              		.loc 1 485 23 is_stmt 0 view .LVU222
 751 0018 4361     		str	r3, [r0, #20]
 486:Core/Src/init.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 752              		.loc 1 486 3 is_stmt 1 view .LVU223
 486:Core/Src/init.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 753              		.loc 1 486 18 is_stmt 0 view .LVU224
 754 001a 4FF08062 		mov	r2, #67108864
 755 001e 8261     		str	r2, [r0, #24]
 487:Core/Src/init.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 756              		.loc 1 487 3 is_stmt 1 view .LVU225
 487:Core/Src/init.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 757              		.loc 1 487 32 is_stmt 0 view .LVU226
ARM GAS  /tmp/cc7RaNIA.s 			page 39


 758 0020 4FF00052 		mov	r2, #536870912
 759 0024 C261     		str	r2, [r0, #28]
 488:Core/Src/init.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 760              		.loc 1 488 3 is_stmt 1 view .LVU227
 488:Core/Src/init.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 761              		.loc 1 488 23 is_stmt 0 view .LVU228
 762 0026 0362     		str	r3, [r0, #32]
 489:Core/Src/init.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 763              		.loc 1 489 3 is_stmt 1 view .LVU229
 489:Core/Src/init.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 764              		.loc 1 489 21 is_stmt 0 view .LVU230
 765 0028 4362     		str	r3, [r0, #36]
 490:Core/Src/init.c ****   hspi1.Init.CRCPolynomial = 0x0;
 766              		.loc 1 490 3 is_stmt 1 view .LVU231
 490:Core/Src/init.c ****   hspi1.Init.CRCPolynomial = 0x0;
 767              		.loc 1 490 29 is_stmt 0 view .LVU232
 768 002a 8362     		str	r3, [r0, #40]
 491:Core/Src/init.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 769              		.loc 1 491 3 is_stmt 1 view .LVU233
 491:Core/Src/init.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 770              		.loc 1 491 28 is_stmt 0 view .LVU234
 771 002c C362     		str	r3, [r0, #44]
 492:Core/Src/init.c ****   hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 772              		.loc 1 492 3 is_stmt 1 view .LVU235
 492:Core/Src/init.c ****   hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 773              		.loc 1 492 23 is_stmt 0 view .LVU236
 774 002e 4FF08042 		mov	r2, #1073741824
 775 0032 4263     		str	r2, [r0, #52]
 493:Core/Src/init.c ****   hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 776              		.loc 1 493 3 is_stmt 1 view .LVU237
 493:Core/Src/init.c ****   hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 777              		.loc 1 493 26 is_stmt 0 view .LVU238
 778 0034 8363     		str	r3, [r0, #56]
 494:Core/Src/init.c ****   hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 779              		.loc 1 494 3 is_stmt 1 view .LVU239
 494:Core/Src/init.c ****   hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 780              		.loc 1 494 28 is_stmt 0 view .LVU240
 781 0036 C363     		str	r3, [r0, #60]
 495:Core/Src/init.c ****   hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 782              		.loc 1 495 3 is_stmt 1 view .LVU241
 495:Core/Src/init.c ****   hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 783              		.loc 1 495 41 is_stmt 0 view .LVU242
 784 0038 0364     		str	r3, [r0, #64]
 496:Core/Src/init.c ****   hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 785              		.loc 1 496 3 is_stmt 1 view .LVU243
 496:Core/Src/init.c ****   hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 786              		.loc 1 496 41 is_stmt 0 view .LVU244
 787 003a 4364     		str	r3, [r0, #68]
 497:Core/Src/init.c ****   hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 788              		.loc 1 497 3 is_stmt 1 view .LVU245
 497:Core/Src/init.c ****   hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 789              		.loc 1 497 31 is_stmt 0 view .LVU246
 790 003c 8364     		str	r3, [r0, #72]
 498:Core/Src/init.c ****   hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 791              		.loc 1 498 3 is_stmt 1 view .LVU247
 498:Core/Src/init.c ****   hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 792              		.loc 1 498 38 is_stmt 0 view .LVU248
ARM GAS  /tmp/cc7RaNIA.s 			page 40


 793 003e C364     		str	r3, [r0, #76]
 499:Core/Src/init.c ****   hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 794              		.loc 1 499 3 is_stmt 1 view .LVU249
 499:Core/Src/init.c ****   hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 795              		.loc 1 499 37 is_stmt 0 view .LVU250
 796 0040 0365     		str	r3, [r0, #80]
 500:Core/Src/init.c ****   hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 797              		.loc 1 500 3 is_stmt 1 view .LVU251
 500:Core/Src/init.c ****   hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 798              		.loc 1 500 32 is_stmt 0 view .LVU252
 799 0042 4365     		str	r3, [r0, #84]
 501:Core/Src/init.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800              		.loc 1 501 3 is_stmt 1 view .LVU253
 501:Core/Src/init.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 801              		.loc 1 501 21 is_stmt 0 view .LVU254
 802 0044 8365     		str	r3, [r0, #88]
 502:Core/Src/init.c ****   {
 803              		.loc 1 502 3 is_stmt 1 view .LVU255
 502:Core/Src/init.c ****   {
 804              		.loc 1 502 7 is_stmt 0 view .LVU256
 805 0046 FFF7FEFF 		bl	HAL_SPI_Init
 806              	.LVL35:
 502:Core/Src/init.c ****   {
 807              		.loc 1 502 6 view .LVU257
 808 004a 00B9     		cbnz	r0, .L34
 510:Core/Src/init.c **** 
 809              		.loc 1 510 1 view .LVU258
 810 004c 08BD     		pop	{r3, pc}
 811              	.L34:
 504:Core/Src/init.c ****   }
 812              		.loc 1 504 5 is_stmt 1 view .LVU259
 813 004e FFF7FEFF 		bl	Error_Handler
 814              	.LVL36:
 815              	.L36:
 816 0052 00BF     		.align	2
 817              	.L35:
 818 0054 00000000 		.word	.LANCHOR2
 819 0058 00300140 		.word	1073819648
 820              		.cfi_endproc
 821              	.LFE357:
 823              		.section	.text.MX_SPI2_Init,"ax",%progbits
 824              		.align	1
 825              		.syntax unified
 826              		.thumb
 827              		.thumb_func
 828              		.fpu fpv5-d16
 830              	MX_SPI2_Init:
 831              	.LFB358:
 518:Core/Src/init.c **** 
 832              		.loc 1 518 1 view -0
 833              		.cfi_startproc
 834              		@ args = 0, pretend = 0, frame = 0
 835              		@ frame_needed = 0, uses_anonymous_args = 0
 836 0000 08B5     		push	{r3, lr}
 837              	.LCFI15:
 838              		.cfi_def_cfa_offset 8
 839              		.cfi_offset 3, -8
ARM GAS  /tmp/cc7RaNIA.s 			page 41


 840              		.cfi_offset 14, -4
 528:Core/Src/init.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 841              		.loc 1 528 3 view .LVU261
 528:Core/Src/init.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 842              		.loc 1 528 18 is_stmt 0 view .LVU262
 843 0002 1448     		ldr	r0, .L41
 844 0004 144B     		ldr	r3, .L41+4
 845 0006 0360     		str	r3, [r0]
 529:Core/Src/init.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 846              		.loc 1 529 3 is_stmt 1 view .LVU263
 529:Core/Src/init.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 847              		.loc 1 529 19 is_stmt 0 view .LVU264
 848 0008 4FF48003 		mov	r3, #4194304
 849 000c 4360     		str	r3, [r0, #4]
 530:Core/Src/init.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 850              		.loc 1 530 3 is_stmt 1 view .LVU265
 530:Core/Src/init.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 851              		.loc 1 530 24 is_stmt 0 view .LVU266
 852 000e 0023     		movs	r3, #0
 853 0010 8360     		str	r3, [r0, #8]
 531:Core/Src/init.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 854              		.loc 1 531 3 is_stmt 1 view .LVU267
 531:Core/Src/init.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 855              		.loc 1 531 23 is_stmt 0 view .LVU268
 856 0012 0722     		movs	r2, #7
 857 0014 C260     		str	r2, [r0, #12]
 532:Core/Src/init.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 858              		.loc 1 532 3 is_stmt 1 view .LVU269
 532:Core/Src/init.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 859              		.loc 1 532 26 is_stmt 0 view .LVU270
 860 0016 0361     		str	r3, [r0, #16]
 533:Core/Src/init.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 861              		.loc 1 533 3 is_stmt 1 view .LVU271
 533:Core/Src/init.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 862              		.loc 1 533 23 is_stmt 0 view .LVU272
 863 0018 4361     		str	r3, [r0, #20]
 534:Core/Src/init.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 864              		.loc 1 534 3 is_stmt 1 view .LVU273
 534:Core/Src/init.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 865              		.loc 1 534 18 is_stmt 0 view .LVU274
 866 001a 4FF08062 		mov	r2, #67108864
 867 001e 8261     		str	r2, [r0, #24]
 535:Core/Src/init.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 868              		.loc 1 535 3 is_stmt 1 view .LVU275
 535:Core/Src/init.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 869              		.loc 1 535 32 is_stmt 0 view .LVU276
 870 0020 4FF00052 		mov	r2, #536870912
 871 0024 C261     		str	r2, [r0, #28]
 536:Core/Src/init.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 872              		.loc 1 536 3 is_stmt 1 view .LVU277
 536:Core/Src/init.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 873              		.loc 1 536 23 is_stmt 0 view .LVU278
 874 0026 0362     		str	r3, [r0, #32]
 537:Core/Src/init.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 875              		.loc 1 537 3 is_stmt 1 view .LVU279
 537:Core/Src/init.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 876              		.loc 1 537 21 is_stmt 0 view .LVU280
ARM GAS  /tmp/cc7RaNIA.s 			page 42


 877 0028 4362     		str	r3, [r0, #36]
 538:Core/Src/init.c ****   hspi2.Init.CRCPolynomial = 0x0;
 878              		.loc 1 538 3 is_stmt 1 view .LVU281
 538:Core/Src/init.c ****   hspi2.Init.CRCPolynomial = 0x0;
 879              		.loc 1 538 29 is_stmt 0 view .LVU282
 880 002a 8362     		str	r3, [r0, #40]
 539:Core/Src/init.c ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 881              		.loc 1 539 3 is_stmt 1 view .LVU283
 539:Core/Src/init.c ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 882              		.loc 1 539 28 is_stmt 0 view .LVU284
 883 002c C362     		str	r3, [r0, #44]
 540:Core/Src/init.c ****   hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 884              		.loc 1 540 3 is_stmt 1 view .LVU285
 540:Core/Src/init.c ****   hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 885              		.loc 1 540 23 is_stmt 0 view .LVU286
 886 002e 4FF08042 		mov	r2, #1073741824
 887 0032 4263     		str	r2, [r0, #52]
 541:Core/Src/init.c ****   hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 888              		.loc 1 541 3 is_stmt 1 view .LVU287
 541:Core/Src/init.c ****   hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 889              		.loc 1 541 26 is_stmt 0 view .LVU288
 890 0034 8363     		str	r3, [r0, #56]
 542:Core/Src/init.c ****   hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 891              		.loc 1 542 3 is_stmt 1 view .LVU289
 542:Core/Src/init.c ****   hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 892              		.loc 1 542 28 is_stmt 0 view .LVU290
 893 0036 C363     		str	r3, [r0, #60]
 543:Core/Src/init.c ****   hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 894              		.loc 1 543 3 is_stmt 1 view .LVU291
 543:Core/Src/init.c ****   hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 895              		.loc 1 543 41 is_stmt 0 view .LVU292
 896 0038 0364     		str	r3, [r0, #64]
 544:Core/Src/init.c ****   hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 897              		.loc 1 544 3 is_stmt 1 view .LVU293
 544:Core/Src/init.c ****   hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 898              		.loc 1 544 41 is_stmt 0 view .LVU294
 899 003a 4364     		str	r3, [r0, #68]
 545:Core/Src/init.c ****   hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 900              		.loc 1 545 3 is_stmt 1 view .LVU295
 545:Core/Src/init.c ****   hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 901              		.loc 1 545 31 is_stmt 0 view .LVU296
 902 003c 8364     		str	r3, [r0, #72]
 546:Core/Src/init.c ****   hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 903              		.loc 1 546 3 is_stmt 1 view .LVU297
 546:Core/Src/init.c ****   hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 904              		.loc 1 546 38 is_stmt 0 view .LVU298
 905 003e C364     		str	r3, [r0, #76]
 547:Core/Src/init.c ****   hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 906              		.loc 1 547 3 is_stmt 1 view .LVU299
 547:Core/Src/init.c ****   hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 907              		.loc 1 547 37 is_stmt 0 view .LVU300
 908 0040 0365     		str	r3, [r0, #80]
 548:Core/Src/init.c ****   hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 909              		.loc 1 548 3 is_stmt 1 view .LVU301
 548:Core/Src/init.c ****   hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 910              		.loc 1 548 32 is_stmt 0 view .LVU302
 911 0042 4365     		str	r3, [r0, #84]
ARM GAS  /tmp/cc7RaNIA.s 			page 43


 549:Core/Src/init.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 912              		.loc 1 549 3 is_stmt 1 view .LVU303
 549:Core/Src/init.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 913              		.loc 1 549 21 is_stmt 0 view .LVU304
 914 0044 8365     		str	r3, [r0, #88]
 550:Core/Src/init.c ****   {
 915              		.loc 1 550 3 is_stmt 1 view .LVU305
 550:Core/Src/init.c ****   {
 916              		.loc 1 550 7 is_stmt 0 view .LVU306
 917 0046 FFF7FEFF 		bl	HAL_SPI_Init
 918              	.LVL37:
 550:Core/Src/init.c ****   {
 919              		.loc 1 550 6 view .LVU307
 920 004a 00B9     		cbnz	r0, .L40
 558:Core/Src/init.c **** 
 921              		.loc 1 558 1 view .LVU308
 922 004c 08BD     		pop	{r3, pc}
 923              	.L40:
 552:Core/Src/init.c ****   }
 924              		.loc 1 552 5 is_stmt 1 view .LVU309
 925 004e FFF7FEFF 		bl	Error_Handler
 926              	.LVL38:
 927              	.L42:
 928 0052 00BF     		.align	2
 929              	.L41:
 930 0054 00000000 		.word	.LANCHOR3
 931 0058 00380040 		.word	1073756160
 932              		.cfi_endproc
 933              	.LFE358:
 935              		.section	.text.MX_TIM2_Init,"ax",%progbits
 936              		.align	1
 937              		.syntax unified
 938              		.thumb
 939              		.thumb_func
 940              		.fpu fpv5-d16
 942              	MX_TIM2_Init:
 943              	.LFB360:
 614:Core/Src/init.c **** 
 944              		.loc 1 614 1 view -0
 945              		.cfi_startproc
 946              		@ args = 0, pretend = 0, frame = 32
 947              		@ frame_needed = 0, uses_anonymous_args = 0
 948 0000 00B5     		push	{lr}
 949              	.LCFI16:
 950              		.cfi_def_cfa_offset 4
 951              		.cfi_offset 14, -4
 952 0002 89B0     		sub	sp, sp, #36
 953              	.LCFI17:
 954              		.cfi_def_cfa_offset 40
 620:Core/Src/init.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 955              		.loc 1 620 3 view .LVU311
 620:Core/Src/init.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 956              		.loc 1 620 26 is_stmt 0 view .LVU312
 957 0004 0023     		movs	r3, #0
 958 0006 0493     		str	r3, [sp, #16]
 959 0008 0593     		str	r3, [sp, #20]
 960 000a 0693     		str	r3, [sp, #24]
ARM GAS  /tmp/cc7RaNIA.s 			page 44


 961 000c 0793     		str	r3, [sp, #28]
 621:Core/Src/init.c **** 
 962              		.loc 1 621 3 is_stmt 1 view .LVU313
 621:Core/Src/init.c **** 
 963              		.loc 1 621 27 is_stmt 0 view .LVU314
 964 000e 0193     		str	r3, [sp, #4]
 965 0010 0293     		str	r3, [sp, #8]
 966 0012 0393     		str	r3, [sp, #12]
 626:Core/Src/init.c ****   htim2.Init.Prescaler = 200-1;
 967              		.loc 1 626 3 is_stmt 1 view .LVU315
 626:Core/Src/init.c ****   htim2.Init.Prescaler = 200-1;
 968              		.loc 1 626 18 is_stmt 0 view .LVU316
 969 0014 1348     		ldr	r0, .L51
 970 0016 4FF08042 		mov	r2, #1073741824
 971 001a 0260     		str	r2, [r0]
 627:Core/Src/init.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 972              		.loc 1 627 3 is_stmt 1 view .LVU317
 627:Core/Src/init.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 973              		.loc 1 627 24 is_stmt 0 view .LVU318
 974 001c C722     		movs	r2, #199
 975 001e 4260     		str	r2, [r0, #4]
 628:Core/Src/init.c ****   htim2.Init.Period = 65536-1;
 976              		.loc 1 628 3 is_stmt 1 view .LVU319
 628:Core/Src/init.c ****   htim2.Init.Period = 65536-1;
 977              		.loc 1 628 26 is_stmt 0 view .LVU320
 978 0020 8360     		str	r3, [r0, #8]
 629:Core/Src/init.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 979              		.loc 1 629 3 is_stmt 1 view .LVU321
 629:Core/Src/init.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 980              		.loc 1 629 21 is_stmt 0 view .LVU322
 981 0022 4FF6FF72 		movw	r2, #65535
 982 0026 C260     		str	r2, [r0, #12]
 630:Core/Src/init.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 983              		.loc 1 630 3 is_stmt 1 view .LVU323
 630:Core/Src/init.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 984              		.loc 1 630 28 is_stmt 0 view .LVU324
 985 0028 0361     		str	r3, [r0, #16]
 631:Core/Src/init.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 986              		.loc 1 631 3 is_stmt 1 view .LVU325
 631:Core/Src/init.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 987              		.loc 1 631 32 is_stmt 0 view .LVU326
 988 002a 8361     		str	r3, [r0, #24]
 632:Core/Src/init.c ****   {
 989              		.loc 1 632 3 is_stmt 1 view .LVU327
 632:Core/Src/init.c ****   {
 990              		.loc 1 632 7 is_stmt 0 view .LVU328
 991 002c FFF7FEFF 		bl	HAL_TIM_Base_Init
 992              	.LVL39:
 632:Core/Src/init.c ****   {
 993              		.loc 1 632 6 view .LVU329
 994 0030 90B9     		cbnz	r0, .L48
 636:Core/Src/init.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 995              		.loc 1 636 3 is_stmt 1 view .LVU330
 636:Core/Src/init.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 996              		.loc 1 636 34 is_stmt 0 view .LVU331
 997 0032 4FF48053 		mov	r3, #4096
 998 0036 0493     		str	r3, [sp, #16]
ARM GAS  /tmp/cc7RaNIA.s 			page 45


 637:Core/Src/init.c ****   {
 999              		.loc 1 637 3 is_stmt 1 view .LVU332
 637:Core/Src/init.c ****   {
 1000              		.loc 1 637 7 is_stmt 0 view .LVU333
 1001 0038 04A9     		add	r1, sp, #16
 1002 003a 0A48     		ldr	r0, .L51
 1003 003c FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1004              	.LVL40:
 637:Core/Src/init.c ****   {
 1005              		.loc 1 637 6 view .LVU334
 1006 0040 60B9     		cbnz	r0, .L49
 641:Core/Src/init.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1007              		.loc 1 641 3 is_stmt 1 view .LVU335
 641:Core/Src/init.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1008              		.loc 1 641 37 is_stmt 0 view .LVU336
 1009 0042 0023     		movs	r3, #0
 1010 0044 0193     		str	r3, [sp, #4]
 642:Core/Src/init.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 1011              		.loc 1 642 3 is_stmt 1 view .LVU337
 642:Core/Src/init.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 1012              		.loc 1 642 33 is_stmt 0 view .LVU338
 1013 0046 0393     		str	r3, [sp, #12]
 643:Core/Src/init.c ****   {
 1014              		.loc 1 643 3 is_stmt 1 view .LVU339
 643:Core/Src/init.c ****   {
 1015              		.loc 1 643 7 is_stmt 0 view .LVU340
 1016 0048 01A9     		add	r1, sp, #4
 1017 004a 0648     		ldr	r0, .L51
 1018 004c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1019              	.LVL41:
 643:Core/Src/init.c ****   {
 1020              		.loc 1 643 6 view .LVU341
 1021 0050 30B9     		cbnz	r0, .L50
 651:Core/Src/init.c **** 
 1022              		.loc 1 651 1 view .LVU342
 1023 0052 09B0     		add	sp, sp, #36
 1024              	.LCFI18:
 1025              		.cfi_remember_state
 1026              		.cfi_def_cfa_offset 4
 1027              		@ sp needed
 1028 0054 5DF804FB 		ldr	pc, [sp], #4
 1029              	.L48:
 1030              	.LCFI19:
 1031              		.cfi_restore_state
 634:Core/Src/init.c ****   }
 1032              		.loc 1 634 5 is_stmt 1 view .LVU343
 1033 0058 FFF7FEFF 		bl	Error_Handler
 1034              	.LVL42:
 1035              	.L49:
 639:Core/Src/init.c ****   }
 1036              		.loc 1 639 5 view .LVU344
 1037 005c FFF7FEFF 		bl	Error_Handler
 1038              	.LVL43:
 1039              	.L50:
 645:Core/Src/init.c ****   }
 1040              		.loc 1 645 5 view .LVU345
 1041 0060 FFF7FEFF 		bl	Error_Handler
ARM GAS  /tmp/cc7RaNIA.s 			page 46


 1042              	.LVL44:
 1043              	.L52:
 1044              		.align	2
 1045              	.L51:
 1046 0064 00000000 		.word	.LANCHOR4
 1047              		.cfi_endproc
 1048              	.LFE360:
 1050              		.section	.text.MX_TIM3_Init,"ax",%progbits
 1051              		.align	1
 1052              		.syntax unified
 1053              		.thumb
 1054              		.thumb_func
 1055              		.fpu fpv5-d16
 1057              	MX_TIM3_Init:
 1058              	.LFB361:
 659:Core/Src/init.c **** 
 1059              		.loc 1 659 1 view -0
 1060              		.cfi_startproc
 1061              		@ args = 0, pretend = 0, frame = 32
 1062              		@ frame_needed = 0, uses_anonymous_args = 0
 1063 0000 00B5     		push	{lr}
 1064              	.LCFI20:
 1065              		.cfi_def_cfa_offset 4
 1066              		.cfi_offset 14, -4
 1067 0002 89B0     		sub	sp, sp, #36
 1068              	.LCFI21:
 1069              		.cfi_def_cfa_offset 40
 665:Core/Src/init.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1070              		.loc 1 665 3 view .LVU347
 665:Core/Src/init.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1071              		.loc 1 665 26 is_stmt 0 view .LVU348
 1072 0004 0023     		movs	r3, #0
 1073 0006 0493     		str	r3, [sp, #16]
 1074 0008 0593     		str	r3, [sp, #20]
 1075 000a 0693     		str	r3, [sp, #24]
 1076 000c 0793     		str	r3, [sp, #28]
 666:Core/Src/init.c **** 
 1077              		.loc 1 666 3 is_stmt 1 view .LVU349
 666:Core/Src/init.c **** 
 1078              		.loc 1 666 27 is_stmt 0 view .LVU350
 1079 000e 0193     		str	r3, [sp, #4]
 1080 0010 0293     		str	r3, [sp, #8]
 1081 0012 0393     		str	r3, [sp, #12]
 671:Core/Src/init.c ****   htim3.Init.Prescaler = 200-1;
 1082              		.loc 1 671 3 is_stmt 1 view .LVU351
 671:Core/Src/init.c ****   htim3.Init.Prescaler = 200-1;
 1083              		.loc 1 671 18 is_stmt 0 view .LVU352
 1084 0014 1348     		ldr	r0, .L61
 1085 0016 144A     		ldr	r2, .L61+4
 1086 0018 0260     		str	r2, [r0]
 672:Core/Src/init.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 1087              		.loc 1 672 3 is_stmt 1 view .LVU353
 672:Core/Src/init.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 1088              		.loc 1 672 24 is_stmt 0 view .LVU354
 1089 001a C722     		movs	r2, #199
 1090 001c 4260     		str	r2, [r0, #4]
 673:Core/Src/init.c ****   htim3.Init.Period = 2500-1;
ARM GAS  /tmp/cc7RaNIA.s 			page 47


 1091              		.loc 1 673 3 is_stmt 1 view .LVU355
 673:Core/Src/init.c ****   htim3.Init.Period = 2500-1;
 1092              		.loc 1 673 26 is_stmt 0 view .LVU356
 1093 001e 8360     		str	r3, [r0, #8]
 674:Core/Src/init.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1094              		.loc 1 674 3 is_stmt 1 view .LVU357
 674:Core/Src/init.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1095              		.loc 1 674 21 is_stmt 0 view .LVU358
 1096 0020 40F6C312 		movw	r2, #2499
 1097 0024 C260     		str	r2, [r0, #12]
 675:Core/Src/init.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1098              		.loc 1 675 3 is_stmt 1 view .LVU359
 675:Core/Src/init.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1099              		.loc 1 675 28 is_stmt 0 view .LVU360
 1100 0026 0361     		str	r3, [r0, #16]
 676:Core/Src/init.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 1101              		.loc 1 676 3 is_stmt 1 view .LVU361
 676:Core/Src/init.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 1102              		.loc 1 676 32 is_stmt 0 view .LVU362
 1103 0028 8361     		str	r3, [r0, #24]
 677:Core/Src/init.c ****   {
 1104              		.loc 1 677 3 is_stmt 1 view .LVU363
 677:Core/Src/init.c ****   {
 1105              		.loc 1 677 7 is_stmt 0 view .LVU364
 1106 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
 1107              	.LVL45:
 677:Core/Src/init.c ****   {
 1108              		.loc 1 677 6 view .LVU365
 1109 002e 90B9     		cbnz	r0, .L58
 681:Core/Src/init.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 1110              		.loc 1 681 3 is_stmt 1 view .LVU366
 681:Core/Src/init.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 1111              		.loc 1 681 34 is_stmt 0 view .LVU367
 1112 0030 4FF48053 		mov	r3, #4096
 1113 0034 0493     		str	r3, [sp, #16]
 682:Core/Src/init.c ****   {
 1114              		.loc 1 682 3 is_stmt 1 view .LVU368
 682:Core/Src/init.c ****   {
 1115              		.loc 1 682 7 is_stmt 0 view .LVU369
 1116 0036 04A9     		add	r1, sp, #16
 1117 0038 0A48     		ldr	r0, .L61
 1118 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1119              	.LVL46:
 682:Core/Src/init.c ****   {
 1120              		.loc 1 682 6 view .LVU370
 1121 003e 60B9     		cbnz	r0, .L59
 686:Core/Src/init.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1122              		.loc 1 686 3 is_stmt 1 view .LVU371
 686:Core/Src/init.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1123              		.loc 1 686 37 is_stmt 0 view .LVU372
 1124 0040 0023     		movs	r3, #0
 1125 0042 0193     		str	r3, [sp, #4]
 687:Core/Src/init.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 1126              		.loc 1 687 3 is_stmt 1 view .LVU373
 687:Core/Src/init.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 1127              		.loc 1 687 33 is_stmt 0 view .LVU374
 1128 0044 0393     		str	r3, [sp, #12]
ARM GAS  /tmp/cc7RaNIA.s 			page 48


 688:Core/Src/init.c ****   {
 1129              		.loc 1 688 3 is_stmt 1 view .LVU375
 688:Core/Src/init.c ****   {
 1130              		.loc 1 688 7 is_stmt 0 view .LVU376
 1131 0046 01A9     		add	r1, sp, #4
 1132 0048 0648     		ldr	r0, .L61
 1133 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1134              	.LVL47:
 688:Core/Src/init.c ****   {
 1135              		.loc 1 688 6 view .LVU377
 1136 004e 30B9     		cbnz	r0, .L60
 696:Core/Src/init.c **** 
 1137              		.loc 1 696 1 view .LVU378
 1138 0050 09B0     		add	sp, sp, #36
 1139              	.LCFI22:
 1140              		.cfi_remember_state
 1141              		.cfi_def_cfa_offset 4
 1142              		@ sp needed
 1143 0052 5DF804FB 		ldr	pc, [sp], #4
 1144              	.L58:
 1145              	.LCFI23:
 1146              		.cfi_restore_state
 679:Core/Src/init.c ****   }
 1147              		.loc 1 679 5 is_stmt 1 view .LVU379
 1148 0056 FFF7FEFF 		bl	Error_Handler
 1149              	.LVL48:
 1150              	.L59:
 684:Core/Src/init.c ****   }
 1151              		.loc 1 684 5 view .LVU380
 1152 005a FFF7FEFF 		bl	Error_Handler
 1153              	.LVL49:
 1154              	.L60:
 690:Core/Src/init.c ****   }
 1155              		.loc 1 690 5 view .LVU381
 1156 005e FFF7FEFF 		bl	Error_Handler
 1157              	.LVL50:
 1158              	.L62:
 1159 0062 00BF     		.align	2
 1160              	.L61:
 1161 0064 00000000 		.word	.LANCHOR5
 1162 0068 00040040 		.word	1073742848
 1163              		.cfi_endproc
 1164              	.LFE361:
 1166              		.section	.text.MX_TIM4_Init,"ax",%progbits
 1167              		.align	1
 1168              		.syntax unified
 1169              		.thumb
 1170              		.thumb_func
 1171              		.fpu fpv5-d16
 1173              	MX_TIM4_Init:
 1174              	.LFB362:
 704:Core/Src/init.c **** 
 1175              		.loc 1 704 1 view -0
 1176              		.cfi_startproc
 1177              		@ args = 0, pretend = 0, frame = 32
 1178              		@ frame_needed = 0, uses_anonymous_args = 0
 1179 0000 00B5     		push	{lr}
ARM GAS  /tmp/cc7RaNIA.s 			page 49


 1180              	.LCFI24:
 1181              		.cfi_def_cfa_offset 4
 1182              		.cfi_offset 14, -4
 1183 0002 89B0     		sub	sp, sp, #36
 1184              	.LCFI25:
 1185              		.cfi_def_cfa_offset 40
 710:Core/Src/init.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1186              		.loc 1 710 3 view .LVU383
 710:Core/Src/init.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1187              		.loc 1 710 26 is_stmt 0 view .LVU384
 1188 0004 0023     		movs	r3, #0
 1189 0006 0493     		str	r3, [sp, #16]
 1190 0008 0593     		str	r3, [sp, #20]
 1191 000a 0693     		str	r3, [sp, #24]
 1192 000c 0793     		str	r3, [sp, #28]
 711:Core/Src/init.c **** 
 1193              		.loc 1 711 3 is_stmt 1 view .LVU385
 711:Core/Src/init.c **** 
 1194              		.loc 1 711 27 is_stmt 0 view .LVU386
 1195 000e 0193     		str	r3, [sp, #4]
 1196 0010 0293     		str	r3, [sp, #8]
 1197 0012 0393     		str	r3, [sp, #12]
 716:Core/Src/init.c ****   htim4.Init.Prescaler = 400-1;
 1198              		.loc 1 716 3 is_stmt 1 view .LVU387
 716:Core/Src/init.c ****   htim4.Init.Prescaler = 400-1;
 1199              		.loc 1 716 18 is_stmt 0 view .LVU388
 1200 0014 1348     		ldr	r0, .L71
 1201 0016 144A     		ldr	r2, .L71+4
 1202 0018 0260     		str	r2, [r0]
 717:Core/Src/init.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 1203              		.loc 1 717 3 is_stmt 1 view .LVU389
 717:Core/Src/init.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 1204              		.loc 1 717 24 is_stmt 0 view .LVU390
 1205 001a 40F28F12 		movw	r2, #399
 1206 001e 4260     		str	r2, [r0, #4]
 718:Core/Src/init.c ****   htim4.Init.Period = 50000-1;
 1207              		.loc 1 718 3 is_stmt 1 view .LVU391
 718:Core/Src/init.c ****   htim4.Init.Period = 50000-1;
 1208              		.loc 1 718 26 is_stmt 0 view .LVU392
 1209 0020 8360     		str	r3, [r0, #8]
 719:Core/Src/init.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1210              		.loc 1 719 3 is_stmt 1 view .LVU393
 719:Core/Src/init.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1211              		.loc 1 719 21 is_stmt 0 view .LVU394
 1212 0022 4CF24F32 		movw	r2, #49999
 1213 0026 C260     		str	r2, [r0, #12]
 720:Core/Src/init.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1214              		.loc 1 720 3 is_stmt 1 view .LVU395
 720:Core/Src/init.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1215              		.loc 1 720 28 is_stmt 0 view .LVU396
 1216 0028 0361     		str	r3, [r0, #16]
 721:Core/Src/init.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 1217              		.loc 1 721 3 is_stmt 1 view .LVU397
 721:Core/Src/init.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 1218              		.loc 1 721 32 is_stmt 0 view .LVU398
 1219 002a 8361     		str	r3, [r0, #24]
 722:Core/Src/init.c ****   {
ARM GAS  /tmp/cc7RaNIA.s 			page 50


 1220              		.loc 1 722 3 is_stmt 1 view .LVU399
 722:Core/Src/init.c ****   {
 1221              		.loc 1 722 7 is_stmt 0 view .LVU400
 1222 002c FFF7FEFF 		bl	HAL_TIM_Base_Init
 1223              	.LVL51:
 722:Core/Src/init.c ****   {
 1224              		.loc 1 722 6 view .LVU401
 1225 0030 90B9     		cbnz	r0, .L68
 726:Core/Src/init.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 1226              		.loc 1 726 3 is_stmt 1 view .LVU402
 726:Core/Src/init.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 1227              		.loc 1 726 34 is_stmt 0 view .LVU403
 1228 0032 4FF48053 		mov	r3, #4096
 1229 0036 0493     		str	r3, [sp, #16]
 727:Core/Src/init.c ****   {
 1230              		.loc 1 727 3 is_stmt 1 view .LVU404
 727:Core/Src/init.c ****   {
 1231              		.loc 1 727 7 is_stmt 0 view .LVU405
 1232 0038 04A9     		add	r1, sp, #16
 1233 003a 0A48     		ldr	r0, .L71
 1234 003c FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1235              	.LVL52:
 727:Core/Src/init.c ****   {
 1236              		.loc 1 727 6 view .LVU406
 1237 0040 60B9     		cbnz	r0, .L69
 731:Core/Src/init.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1238              		.loc 1 731 3 is_stmt 1 view .LVU407
 731:Core/Src/init.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1239              		.loc 1 731 37 is_stmt 0 view .LVU408
 1240 0042 0023     		movs	r3, #0
 1241 0044 0193     		str	r3, [sp, #4]
 732:Core/Src/init.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 1242              		.loc 1 732 3 is_stmt 1 view .LVU409
 732:Core/Src/init.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 1243              		.loc 1 732 33 is_stmt 0 view .LVU410
 1244 0046 0393     		str	r3, [sp, #12]
 733:Core/Src/init.c ****   {
 1245              		.loc 1 733 3 is_stmt 1 view .LVU411
 733:Core/Src/init.c ****   {
 1246              		.loc 1 733 7 is_stmt 0 view .LVU412
 1247 0048 01A9     		add	r1, sp, #4
 1248 004a 0648     		ldr	r0, .L71
 1249 004c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1250              	.LVL53:
 733:Core/Src/init.c ****   {
 1251              		.loc 1 733 6 view .LVU413
 1252 0050 30B9     		cbnz	r0, .L70
 741:Core/Src/init.c **** 
 1253              		.loc 1 741 1 view .LVU414
 1254 0052 09B0     		add	sp, sp, #36
 1255              	.LCFI26:
 1256              		.cfi_remember_state
 1257              		.cfi_def_cfa_offset 4
 1258              		@ sp needed
 1259 0054 5DF804FB 		ldr	pc, [sp], #4
 1260              	.L68:
 1261              	.LCFI27:
ARM GAS  /tmp/cc7RaNIA.s 			page 51


 1262              		.cfi_restore_state
 724:Core/Src/init.c ****   }
 1263              		.loc 1 724 5 is_stmt 1 view .LVU415
 1264 0058 FFF7FEFF 		bl	Error_Handler
 1265              	.LVL54:
 1266              	.L69:
 729:Core/Src/init.c ****   }
 1267              		.loc 1 729 5 view .LVU416
 1268 005c FFF7FEFF 		bl	Error_Handler
 1269              	.LVL55:
 1270              	.L70:
 735:Core/Src/init.c ****   }
 1271              		.loc 1 735 5 view .LVU417
 1272 0060 FFF7FEFF 		bl	Error_Handler
 1273              	.LVL56:
 1274              	.L72:
 1275              		.align	2
 1276              	.L71:
 1277 0064 00000000 		.word	.LANCHOR6
 1278 0068 00080040 		.word	1073743872
 1279              		.cfi_endproc
 1280              	.LFE362:
 1282              		.section	.text.MX_USART3_UART_Init,"ax",%progbits
 1283              		.align	1
 1284              		.syntax unified
 1285              		.thumb
 1286              		.thumb_func
 1287              		.fpu fpv5-d16
 1289              	MX_USART3_UART_Init:
 1290              	.LFB365:
 845:Core/Src/init.c **** 
 1291              		.loc 1 845 1 view -0
 1292              		.cfi_startproc
 1293              		@ args = 0, pretend = 0, frame = 0
 1294              		@ frame_needed = 0, uses_anonymous_args = 0
 1295 0000 08B5     		push	{r3, lr}
 1296              	.LCFI28:
 1297              		.cfi_def_cfa_offset 8
 1298              		.cfi_offset 3, -8
 1299              		.cfi_offset 14, -4
 854:Core/Src/init.c ****   huart3.Init.BaudRate = 115200;
 1300              		.loc 1 854 3 view .LVU419
 854:Core/Src/init.c ****   huart3.Init.BaudRate = 115200;
 1301              		.loc 1 854 19 is_stmt 0 view .LVU420
 1302 0002 1548     		ldr	r0, .L83
 1303 0004 154B     		ldr	r3, .L83+4
 1304 0006 0360     		str	r3, [r0]
 855:Core/Src/init.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 1305              		.loc 1 855 3 is_stmt 1 view .LVU421
 855:Core/Src/init.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 1306              		.loc 1 855 24 is_stmt 0 view .LVU422
 1307 0008 4FF4E133 		mov	r3, #115200
 1308 000c 4360     		str	r3, [r0, #4]
 856:Core/Src/init.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 1309              		.loc 1 856 3 is_stmt 1 view .LVU423
 856:Core/Src/init.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 1310              		.loc 1 856 26 is_stmt 0 view .LVU424
ARM GAS  /tmp/cc7RaNIA.s 			page 52


 1311 000e 0023     		movs	r3, #0
 1312 0010 8360     		str	r3, [r0, #8]
 857:Core/Src/init.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 1313              		.loc 1 857 3 is_stmt 1 view .LVU425
 857:Core/Src/init.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 1314              		.loc 1 857 24 is_stmt 0 view .LVU426
 1315 0012 C360     		str	r3, [r0, #12]
 858:Core/Src/init.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 1316              		.loc 1 858 3 is_stmt 1 view .LVU427
 858:Core/Src/init.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 1317              		.loc 1 858 22 is_stmt 0 view .LVU428
 1318 0014 0361     		str	r3, [r0, #16]
 859:Core/Src/init.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1319              		.loc 1 859 3 is_stmt 1 view .LVU429
 859:Core/Src/init.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1320              		.loc 1 859 20 is_stmt 0 view .LVU430
 1321 0016 0C22     		movs	r2, #12
 1322 0018 4261     		str	r2, [r0, #20]
 860:Core/Src/init.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 1323              		.loc 1 860 3 is_stmt 1 view .LVU431
 860:Core/Src/init.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 1324              		.loc 1 860 25 is_stmt 0 view .LVU432
 1325 001a 8361     		str	r3, [r0, #24]
 861:Core/Src/init.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1326              		.loc 1 861 3 is_stmt 1 view .LVU433
 861:Core/Src/init.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1327              		.loc 1 861 28 is_stmt 0 view .LVU434
 1328 001c C361     		str	r3, [r0, #28]
 862:Core/Src/init.c ****   huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 1329              		.loc 1 862 3 is_stmt 1 view .LVU435
 862:Core/Src/init.c ****   huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 1330              		.loc 1 862 30 is_stmt 0 view .LVU436
 1331 001e 0362     		str	r3, [r0, #32]
 863:Core/Src/init.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1332              		.loc 1 863 3 is_stmt 1 view .LVU437
 863:Core/Src/init.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1333              		.loc 1 863 30 is_stmt 0 view .LVU438
 1334 0020 4362     		str	r3, [r0, #36]
 864:Core/Src/init.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 1335              		.loc 1 864 3 is_stmt 1 view .LVU439
 864:Core/Src/init.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 1336              		.loc 1 864 38 is_stmt 0 view .LVU440
 1337 0022 8362     		str	r3, [r0, #40]
 865:Core/Src/init.c ****   {
 1338              		.loc 1 865 3 is_stmt 1 view .LVU441
 865:Core/Src/init.c ****   {
 1339              		.loc 1 865 7 is_stmt 0 view .LVU442
 1340 0024 FFF7FEFF 		bl	HAL_UART_Init
 1341              	.LVL57:
 865:Core/Src/init.c ****   {
 1342              		.loc 1 865 6 view .LVU443
 1343 0028 70B9     		cbnz	r0, .L79
 869:Core/Src/init.c ****   {
 1344              		.loc 1 869 3 is_stmt 1 view .LVU444
 869:Core/Src/init.c ****   {
 1345              		.loc 1 869 7 is_stmt 0 view .LVU445
 1346 002a 0021     		movs	r1, #0
ARM GAS  /tmp/cc7RaNIA.s 			page 53


 1347 002c 0A48     		ldr	r0, .L83
 1348 002e FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 1349              	.LVL58:
 869:Core/Src/init.c ****   {
 1350              		.loc 1 869 6 view .LVU446
 1351 0032 58B9     		cbnz	r0, .L80
 873:Core/Src/init.c ****   {
 1352              		.loc 1 873 3 is_stmt 1 view .LVU447
 873:Core/Src/init.c ****   {
 1353              		.loc 1 873 7 is_stmt 0 view .LVU448
 1354 0034 0021     		movs	r1, #0
 1355 0036 0848     		ldr	r0, .L83
 1356 0038 FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 1357              	.LVL59:
 873:Core/Src/init.c ****   {
 1358              		.loc 1 873 6 view .LVU449
 1359 003c 40B9     		cbnz	r0, .L81
 877:Core/Src/init.c ****   {
 1360              		.loc 1 877 3 is_stmt 1 view .LVU450
 877:Core/Src/init.c ****   {
 1361              		.loc 1 877 7 is_stmt 0 view .LVU451
 1362 003e 0648     		ldr	r0, .L83
 1363 0040 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 1364              	.LVL60:
 877:Core/Src/init.c ****   {
 1365              		.loc 1 877 6 view .LVU452
 1366 0044 30B9     		cbnz	r0, .L82
 885:Core/Src/init.c **** 
 1367              		.loc 1 885 1 view .LVU453
 1368 0046 08BD     		pop	{r3, pc}
 1369              	.L79:
 867:Core/Src/init.c ****   }
 1370              		.loc 1 867 5 is_stmt 1 view .LVU454
 1371 0048 FFF7FEFF 		bl	Error_Handler
 1372              	.LVL61:
 1373              	.L80:
 871:Core/Src/init.c ****   }
 1374              		.loc 1 871 5 view .LVU455
 1375 004c FFF7FEFF 		bl	Error_Handler
 1376              	.LVL62:
 1377              	.L81:
 875:Core/Src/init.c ****   }
 1378              		.loc 1 875 5 view .LVU456
 1379 0050 FFF7FEFF 		bl	Error_Handler
 1380              	.LVL63:
 1381              	.L82:
 879:Core/Src/init.c ****   }
 1382              		.loc 1 879 5 view .LVU457
 1383 0054 FFF7FEFF 		bl	Error_Handler
 1384              	.LVL64:
 1385              	.L84:
 1386              		.align	2
 1387              	.L83:
 1388 0058 00000000 		.word	.LANCHOR7
 1389 005c 00480040 		.word	1073760256
 1390              		.cfi_endproc
 1391              	.LFE365:
ARM GAS  /tmp/cc7RaNIA.s 			page 54


 1393              		.section	.text.MX_SPI3_Init,"ax",%progbits
 1394              		.align	1
 1395              		.syntax unified
 1396              		.thumb
 1397              		.thumb_func
 1398              		.fpu fpv5-d16
 1400              	MX_SPI3_Init:
 1401              	.LFB359:
 566:Core/Src/init.c **** 
 1402              		.loc 1 566 1 view -0
 1403              		.cfi_startproc
 1404              		@ args = 0, pretend = 0, frame = 0
 1405              		@ frame_needed = 0, uses_anonymous_args = 0
 1406 0000 08B5     		push	{r3, lr}
 1407              	.LCFI29:
 1408              		.cfi_def_cfa_offset 8
 1409              		.cfi_offset 3, -8
 1410              		.cfi_offset 14, -4
 576:Core/Src/init.c ****   hspi3.Init.Mode = SPI_MODE_MASTER;
 1411              		.loc 1 576 3 view .LVU459
 576:Core/Src/init.c ****   hspi3.Init.Mode = SPI_MODE_MASTER;
 1412              		.loc 1 576 18 is_stmt 0 view .LVU460
 1413 0002 1448     		ldr	r0, .L89
 1414 0004 144B     		ldr	r3, .L89+4
 1415 0006 0360     		str	r3, [r0]
 577:Core/Src/init.c ****   hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 1416              		.loc 1 577 3 is_stmt 1 view .LVU461
 577:Core/Src/init.c ****   hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 1417              		.loc 1 577 19 is_stmt 0 view .LVU462
 1418 0008 4FF48003 		mov	r3, #4194304
 1419 000c 4360     		str	r3, [r0, #4]
 578:Core/Src/init.c ****   hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 1420              		.loc 1 578 3 is_stmt 1 view .LVU463
 578:Core/Src/init.c ****   hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 1421              		.loc 1 578 24 is_stmt 0 view .LVU464
 1422 000e 0023     		movs	r3, #0
 1423 0010 8360     		str	r3, [r0, #8]
 579:Core/Src/init.c ****   hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 1424              		.loc 1 579 3 is_stmt 1 view .LVU465
 579:Core/Src/init.c ****   hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 1425              		.loc 1 579 23 is_stmt 0 view .LVU466
 1426 0012 0722     		movs	r2, #7
 1427 0014 C260     		str	r2, [r0, #12]
 580:Core/Src/init.c ****   hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 1428              		.loc 1 580 3 is_stmt 1 view .LVU467
 580:Core/Src/init.c ****   hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 1429              		.loc 1 580 26 is_stmt 0 view .LVU468
 1430 0016 0361     		str	r3, [r0, #16]
 581:Core/Src/init.c ****   hspi3.Init.NSS = SPI_NSS_SOFT;
 1431              		.loc 1 581 3 is_stmt 1 view .LVU469
 581:Core/Src/init.c ****   hspi3.Init.NSS = SPI_NSS_SOFT;
 1432              		.loc 1 581 23 is_stmt 0 view .LVU470
 1433 0018 4361     		str	r3, [r0, #20]
 582:Core/Src/init.c ****   hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 1434              		.loc 1 582 3 is_stmt 1 view .LVU471
 582:Core/Src/init.c ****   hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 1435              		.loc 1 582 18 is_stmt 0 view .LVU472
ARM GAS  /tmp/cc7RaNIA.s 			page 55


 1436 001a 4FF08062 		mov	r2, #67108864
 1437 001e 8261     		str	r2, [r0, #24]
 583:Core/Src/init.c ****   hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1438              		.loc 1 583 3 is_stmt 1 view .LVU473
 583:Core/Src/init.c ****   hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1439              		.loc 1 583 32 is_stmt 0 view .LVU474
 1440 0020 4FF00052 		mov	r2, #536870912
 1441 0024 C261     		str	r2, [r0, #28]
 584:Core/Src/init.c ****   hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 1442              		.loc 1 584 3 is_stmt 1 view .LVU475
 584:Core/Src/init.c ****   hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 1443              		.loc 1 584 23 is_stmt 0 view .LVU476
 1444 0026 0362     		str	r3, [r0, #32]
 585:Core/Src/init.c ****   hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1445              		.loc 1 585 3 is_stmt 1 view .LVU477
 585:Core/Src/init.c ****   hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1446              		.loc 1 585 21 is_stmt 0 view .LVU478
 1447 0028 4362     		str	r3, [r0, #36]
 586:Core/Src/init.c ****   hspi3.Init.CRCPolynomial = 0x0;
 1448              		.loc 1 586 3 is_stmt 1 view .LVU479
 586:Core/Src/init.c ****   hspi3.Init.CRCPolynomial = 0x0;
 1449              		.loc 1 586 29 is_stmt 0 view .LVU480
 1450 002a 8362     		str	r3, [r0, #40]
 587:Core/Src/init.c ****   hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 1451              		.loc 1 587 3 is_stmt 1 view .LVU481
 587:Core/Src/init.c ****   hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 1452              		.loc 1 587 28 is_stmt 0 view .LVU482
 1453 002c C362     		str	r3, [r0, #44]
 588:Core/Src/init.c ****   hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 1454              		.loc 1 588 3 is_stmt 1 view .LVU483
 588:Core/Src/init.c ****   hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 1455              		.loc 1 588 23 is_stmt 0 view .LVU484
 1456 002e 4FF08042 		mov	r2, #1073741824
 1457 0032 4263     		str	r2, [r0, #52]
 589:Core/Src/init.c ****   hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 1458              		.loc 1 589 3 is_stmt 1 view .LVU485
 589:Core/Src/init.c ****   hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 1459              		.loc 1 589 26 is_stmt 0 view .LVU486
 1460 0034 8363     		str	r3, [r0, #56]
 590:Core/Src/init.c ****   hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 1461              		.loc 1 590 3 is_stmt 1 view .LVU487
 590:Core/Src/init.c ****   hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 1462              		.loc 1 590 28 is_stmt 0 view .LVU488
 1463 0036 C363     		str	r3, [r0, #60]
 591:Core/Src/init.c ****   hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 1464              		.loc 1 591 3 is_stmt 1 view .LVU489
 591:Core/Src/init.c ****   hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 1465              		.loc 1 591 41 is_stmt 0 view .LVU490
 1466 0038 0364     		str	r3, [r0, #64]
 592:Core/Src/init.c ****   hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 1467              		.loc 1 592 3 is_stmt 1 view .LVU491
 592:Core/Src/init.c ****   hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 1468              		.loc 1 592 41 is_stmt 0 view .LVU492
 1469 003a 4364     		str	r3, [r0, #68]
 593:Core/Src/init.c ****   hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 1470              		.loc 1 593 3 is_stmt 1 view .LVU493
 593:Core/Src/init.c ****   hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
ARM GAS  /tmp/cc7RaNIA.s 			page 56


 1471              		.loc 1 593 31 is_stmt 0 view .LVU494
 1472 003c 8364     		str	r3, [r0, #72]
 594:Core/Src/init.c ****   hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 1473              		.loc 1 594 3 is_stmt 1 view .LVU495
 594:Core/Src/init.c ****   hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 1474              		.loc 1 594 38 is_stmt 0 view .LVU496
 1475 003e C364     		str	r3, [r0, #76]
 595:Core/Src/init.c ****   hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 1476              		.loc 1 595 3 is_stmt 1 view .LVU497
 595:Core/Src/init.c ****   hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 1477              		.loc 1 595 37 is_stmt 0 view .LVU498
 1478 0040 0365     		str	r3, [r0, #80]
 596:Core/Src/init.c ****   hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 1479              		.loc 1 596 3 is_stmt 1 view .LVU499
 596:Core/Src/init.c ****   hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 1480              		.loc 1 596 32 is_stmt 0 view .LVU500
 1481 0042 4365     		str	r3, [r0, #84]
 597:Core/Src/init.c ****   if (HAL_SPI_Init(&hspi3) != HAL_OK)
 1482              		.loc 1 597 3 is_stmt 1 view .LVU501
 597:Core/Src/init.c ****   if (HAL_SPI_Init(&hspi3) != HAL_OK)
 1483              		.loc 1 597 21 is_stmt 0 view .LVU502
 1484 0044 8365     		str	r3, [r0, #88]
 598:Core/Src/init.c ****   {
 1485              		.loc 1 598 3 is_stmt 1 view .LVU503
 598:Core/Src/init.c ****   {
 1486              		.loc 1 598 7 is_stmt 0 view .LVU504
 1487 0046 FFF7FEFF 		bl	HAL_SPI_Init
 1488              	.LVL65:
 598:Core/Src/init.c ****   {
 1489              		.loc 1 598 6 view .LVU505
 1490 004a 00B9     		cbnz	r0, .L88
 606:Core/Src/init.c **** 
 1491              		.loc 1 606 1 view .LVU506
 1492 004c 08BD     		pop	{r3, pc}
 1493              	.L88:
 600:Core/Src/init.c ****   }
 1494              		.loc 1 600 5 is_stmt 1 view .LVU507
 1495 004e FFF7FEFF 		bl	Error_Handler
 1496              	.LVL66:
 1497              	.L90:
 1498 0052 00BF     		.align	2
 1499              	.L89:
 1500 0054 00000000 		.word	.LANCHOR8
 1501 0058 003C0040 		.word	1073757184
 1502              		.cfi_endproc
 1503              	.LFE359:
 1505              		.section	.text.MX_ADC2_Init,"ax",%progbits
 1506              		.align	1
 1507              		.syntax unified
 1508              		.thumb
 1509              		.thumb_func
 1510              		.fpu fpv5-d16
 1512              	MX_ADC2_Init:
 1513              	.LFB353:
 249:Core/Src/init.c **** 
 1514              		.loc 1 249 1 view -0
 1515              		.cfi_startproc
ARM GAS  /tmp/cc7RaNIA.s 			page 57


 1516              		@ args = 0, pretend = 0, frame = 40
 1517              		@ frame_needed = 0, uses_anonymous_args = 0
 1518 0000 00B5     		push	{lr}
 1519              	.LCFI30:
 1520              		.cfi_def_cfa_offset 4
 1521              		.cfi_offset 14, -4
 1522 0002 8BB0     		sub	sp, sp, #44
 1523              	.LCFI31:
 1524              		.cfi_def_cfa_offset 48
 255:Core/Src/init.c **** 
 1525              		.loc 1 255 3 view .LVU509
 255:Core/Src/init.c **** 
 1526              		.loc 1 255 26 is_stmt 0 view .LVU510
 1527 0004 2422     		movs	r2, #36
 1528 0006 0021     		movs	r1, #0
 1529 0008 01A8     		add	r0, sp, #4
 1530 000a FFF7FEFF 		bl	memset
 1531              	.LVL67:
 263:Core/Src/init.c ****   hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 1532              		.loc 1 263 3 is_stmt 1 view .LVU511
 263:Core/Src/init.c ****   hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 1533              		.loc 1 263 18 is_stmt 0 view .LVU512
 1534 000e 1A48     		ldr	r0, .L97
 1535 0010 1A4B     		ldr	r3, .L97+4
 1536 0012 0360     		str	r3, [r0]
 264:Core/Src/init.c ****   hadc2.Init.Resolution = ADC_RESOLUTION_16B;
 1537              		.loc 1 264 3 is_stmt 1 view .LVU513
 264:Core/Src/init.c ****   hadc2.Init.Resolution = ADC_RESOLUTION_16B;
 1538              		.loc 1 264 29 is_stmt 0 view .LVU514
 1539 0014 0023     		movs	r3, #0
 1540 0016 4360     		str	r3, [r0, #4]
 265:Core/Src/init.c ****   hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 1541              		.loc 1 265 3 is_stmt 1 view .LVU515
 265:Core/Src/init.c ****   hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 1542              		.loc 1 265 25 is_stmt 0 view .LVU516
 1543 0018 8360     		str	r3, [r0, #8]
 266:Core/Src/init.c ****   hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 1544              		.loc 1 266 3 is_stmt 1 view .LVU517
 266:Core/Src/init.c ****   hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 1545              		.loc 1 266 27 is_stmt 0 view .LVU518
 1546 001a 0361     		str	r3, [r0, #16]
 267:Core/Src/init.c ****   hadc2.Init.LowPowerAutoWait = DISABLE;
 1547              		.loc 1 267 3 is_stmt 1 view .LVU519
 267:Core/Src/init.c ****   hadc2.Init.LowPowerAutoWait = DISABLE;
 1548              		.loc 1 267 27 is_stmt 0 view .LVU520
 1549 001c 0422     		movs	r2, #4
 1550 001e 4261     		str	r2, [r0, #20]
 268:Core/Src/init.c ****   hadc2.Init.ContinuousConvMode = DISABLE;
 1551              		.loc 1 268 3 is_stmt 1 view .LVU521
 268:Core/Src/init.c ****   hadc2.Init.ContinuousConvMode = DISABLE;
 1552              		.loc 1 268 31 is_stmt 0 view .LVU522
 1553 0020 0376     		strb	r3, [r0, #24]
 269:Core/Src/init.c ****   hadc2.Init.NbrOfConversion = 1;
 1554              		.loc 1 269 3 is_stmt 1 view .LVU523
 269:Core/Src/init.c ****   hadc2.Init.NbrOfConversion = 1;
 1555              		.loc 1 269 33 is_stmt 0 view .LVU524
 1556 0022 4376     		strb	r3, [r0, #25]
ARM GAS  /tmp/cc7RaNIA.s 			page 58


 270:Core/Src/init.c ****   hadc2.Init.DiscontinuousConvMode = DISABLE;
 1557              		.loc 1 270 3 is_stmt 1 view .LVU525
 270:Core/Src/init.c ****   hadc2.Init.DiscontinuousConvMode = DISABLE;
 1558              		.loc 1 270 30 is_stmt 0 view .LVU526
 1559 0024 0122     		movs	r2, #1
 1560 0026 C261     		str	r2, [r0, #28]
 271:Core/Src/init.c ****   hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1561              		.loc 1 271 3 is_stmt 1 view .LVU527
 271:Core/Src/init.c ****   hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1562              		.loc 1 271 36 is_stmt 0 view .LVU528
 1563 0028 80F82030 		strb	r3, [r0, #32]
 272:Core/Src/init.c ****   hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1564              		.loc 1 272 3 is_stmt 1 view .LVU529
 272:Core/Src/init.c ****   hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1565              		.loc 1 272 31 is_stmt 0 view .LVU530
 1566 002c 8362     		str	r3, [r0, #40]
 273:Core/Src/init.c ****   hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 1567              		.loc 1 273 3 is_stmt 1 view .LVU531
 273:Core/Src/init.c ****   hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 1568              		.loc 1 273 35 is_stmt 0 view .LVU532
 1569 002e C362     		str	r3, [r0, #44]
 274:Core/Src/init.c ****   hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 1570              		.loc 1 274 3 is_stmt 1 view .LVU533
 274:Core/Src/init.c ****   hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 1571              		.loc 1 274 39 is_stmt 0 view .LVU534
 1572 0030 0363     		str	r3, [r0, #48]
 275:Core/Src/init.c ****   hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 1573              		.loc 1 275 3 is_stmt 1 view .LVU535
 275:Core/Src/init.c ****   hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 1574              		.loc 1 275 22 is_stmt 0 view .LVU536
 1575 0032 C363     		str	r3, [r0, #60]
 276:Core/Src/init.c ****   hadc2.Init.OversamplingMode = DISABLE;
 1576              		.loc 1 276 3 is_stmt 1 view .LVU537
 276:Core/Src/init.c ****   hadc2.Init.OversamplingMode = DISABLE;
 1577              		.loc 1 276 27 is_stmt 0 view .LVU538
 1578 0034 0364     		str	r3, [r0, #64]
 277:Core/Src/init.c ****   hadc2.Init.Oversampling.Ratio = 1;
 1579              		.loc 1 277 3 is_stmt 1 view .LVU539
 277:Core/Src/init.c ****   hadc2.Init.Oversampling.Ratio = 1;
 1580              		.loc 1 277 31 is_stmt 0 view .LVU540
 1581 0036 80F84430 		strb	r3, [r0, #68]
 278:Core/Src/init.c ****   if (HAL_ADC_Init(&hadc2) != HAL_OK)
 1582              		.loc 1 278 3 is_stmt 1 view .LVU541
 278:Core/Src/init.c ****   if (HAL_ADC_Init(&hadc2) != HAL_OK)
 1583              		.loc 1 278 33 is_stmt 0 view .LVU542
 1584 003a 8264     		str	r2, [r0, #72]
 279:Core/Src/init.c ****   {
 1585              		.loc 1 279 3 is_stmt 1 view .LVU543
 279:Core/Src/init.c ****   {
 1586              		.loc 1 279 7 is_stmt 0 view .LVU544
 1587 003c FFF7FEFF 		bl	HAL_ADC_Init
 1588              	.LVL68:
 279:Core/Src/init.c ****   {
 1589              		.loc 1 279 6 view .LVU545
 1590 0040 B0B9     		cbnz	r0, .L95
 286:Core/Src/init.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 1591              		.loc 1 286 3 is_stmt 1 view .LVU546
ARM GAS  /tmp/cc7RaNIA.s 			page 59


 286:Core/Src/init.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 1592              		.loc 1 286 19 is_stmt 0 view .LVU547
 1593 0042 0F4B     		ldr	r3, .L97+8
 1594 0044 0193     		str	r3, [sp, #4]
 287:Core/Src/init.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 1595              		.loc 1 287 3 is_stmt 1 view .LVU548
 287:Core/Src/init.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 1596              		.loc 1 287 16 is_stmt 0 view .LVU549
 1597 0046 0623     		movs	r3, #6
 1598 0048 0293     		str	r3, [sp, #8]
 288:Core/Src/init.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 1599              		.loc 1 288 3 is_stmt 1 view .LVU550
 288:Core/Src/init.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 1600              		.loc 1 288 24 is_stmt 0 view .LVU551
 1601 004a 0023     		movs	r3, #0
 1602 004c 0393     		str	r3, [sp, #12]
 289:Core/Src/init.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 1603              		.loc 1 289 3 is_stmt 1 view .LVU552
 289:Core/Src/init.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 1604              		.loc 1 289 22 is_stmt 0 view .LVU553
 1605 004e 40F2FF72 		movw	r2, #2047
 1606 0052 0492     		str	r2, [sp, #16]
 290:Core/Src/init.c ****   sConfig.Offset = 0;
 1607              		.loc 1 290 3 is_stmt 1 view .LVU554
 290:Core/Src/init.c ****   sConfig.Offset = 0;
 1608              		.loc 1 290 24 is_stmt 0 view .LVU555
 1609 0054 0422     		movs	r2, #4
 1610 0056 0592     		str	r2, [sp, #20]
 291:Core/Src/init.c ****   sConfig.OffsetSignedSaturation = DISABLE;
 1611              		.loc 1 291 3 is_stmt 1 view .LVU556
 291:Core/Src/init.c ****   sConfig.OffsetSignedSaturation = DISABLE;
 1612              		.loc 1 291 18 is_stmt 0 view .LVU557
 1613 0058 0693     		str	r3, [sp, #24]
 292:Core/Src/init.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 1614              		.loc 1 292 3 is_stmt 1 view .LVU558
 292:Core/Src/init.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 1615              		.loc 1 292 34 is_stmt 0 view .LVU559
 1616 005a 8DF82530 		strb	r3, [sp, #37]
 293:Core/Src/init.c ****   {
 1617              		.loc 1 293 3 is_stmt 1 view .LVU560
 293:Core/Src/init.c ****   {
 1618              		.loc 1 293 7 is_stmt 0 view .LVU561
 1619 005e 0DEB0201 		add	r1, sp, r2
 1620 0062 0548     		ldr	r0, .L97
 1621 0064 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1622              	.LVL69:
 293:Core/Src/init.c ****   {
 1623              		.loc 1 293 6 view .LVU562
 1624 0068 20B9     		cbnz	r0, .L96
 301:Core/Src/init.c **** 
 1625              		.loc 1 301 1 view .LVU563
 1626 006a 0BB0     		add	sp, sp, #44
 1627              	.LCFI32:
 1628              		.cfi_remember_state
 1629              		.cfi_def_cfa_offset 4
 1630              		@ sp needed
 1631 006c 5DF804FB 		ldr	pc, [sp], #4
ARM GAS  /tmp/cc7RaNIA.s 			page 60


 1632              	.L95:
 1633              	.LCFI33:
 1634              		.cfi_restore_state
 281:Core/Src/init.c ****   }
 1635              		.loc 1 281 5 is_stmt 1 view .LVU564
 1636 0070 FFF7FEFF 		bl	Error_Handler
 1637              	.LVL70:
 1638              	.L96:
 295:Core/Src/init.c ****   }
 1639              		.loc 1 295 5 view .LVU565
 1640 0074 FFF7FEFF 		bl	Error_Handler
 1641              	.LVL71:
 1642              	.L98:
 1643              		.align	2
 1644              	.L97:
 1645 0078 00000000 		.word	.LANCHOR9
 1646 007c 00210240 		.word	1073881344
 1647 0080 0008302E 		.word	774899712
 1648              		.cfi_endproc
 1649              	.LFE353:
 1651              		.section	.text.MX_ADC3_Init,"ax",%progbits
 1652              		.align	1
 1653              		.syntax unified
 1654              		.thumb
 1655              		.thumb_func
 1656              		.fpu fpv5-d16
 1658              	MX_ADC3_Init:
 1659              	.LFB354:
 309:Core/Src/init.c **** 
 1660              		.loc 1 309 1 view -0
 1661              		.cfi_startproc
 1662              		@ args = 0, pretend = 0, frame = 40
 1663              		@ frame_needed = 0, uses_anonymous_args = 0
 1664 0000 00B5     		push	{lr}
 1665              	.LCFI34:
 1666              		.cfi_def_cfa_offset 4
 1667              		.cfi_offset 14, -4
 1668 0002 8BB0     		sub	sp, sp, #44
 1669              	.LCFI35:
 1670              		.cfi_def_cfa_offset 48
 315:Core/Src/init.c **** 
 1671              		.loc 1 315 3 view .LVU567
 315:Core/Src/init.c **** 
 1672              		.loc 1 315 26 is_stmt 0 view .LVU568
 1673 0004 2422     		movs	r2, #36
 1674 0006 0021     		movs	r1, #0
 1675 0008 01A8     		add	r0, sp, #4
 1676 000a FFF7FEFF 		bl	memset
 1677              	.LVL72:
 323:Core/Src/init.c ****   hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 1678              		.loc 1 323 3 is_stmt 1 view .LVU569
 323:Core/Src/init.c ****   hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 1679              		.loc 1 323 18 is_stmt 0 view .LVU570
 1680 000e 1C48     		ldr	r0, .L105
 1681 0010 1C4B     		ldr	r3, .L105+4
 1682 0012 0360     		str	r3, [r0]
 324:Core/Src/init.c ****   hadc3.Init.Resolution = ADC_RESOLUTION_12B;
ARM GAS  /tmp/cc7RaNIA.s 			page 61


 1683              		.loc 1 324 3 is_stmt 1 view .LVU571
 324:Core/Src/init.c ****   hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 1684              		.loc 1 324 29 is_stmt 0 view .LVU572
 1685 0014 0023     		movs	r3, #0
 1686 0016 4360     		str	r3, [r0, #4]
 325:Core/Src/init.c ****   hadc3.Init.DataAlign = ADC3_DATAALIGN_RIGHT;
 1687              		.loc 1 325 3 is_stmt 1 view .LVU573
 325:Core/Src/init.c ****   hadc3.Init.DataAlign = ADC3_DATAALIGN_RIGHT;
 1688              		.loc 1 325 25 is_stmt 0 view .LVU574
 1689 0018 0822     		movs	r2, #8
 1690 001a 8260     		str	r2, [r0, #8]
 326:Core/Src/init.c ****   hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 1691              		.loc 1 326 3 is_stmt 1 view .LVU575
 326:Core/Src/init.c ****   hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 1692              		.loc 1 326 24 is_stmt 0 view .LVU576
 1693 001c C360     		str	r3, [r0, #12]
 327:Core/Src/init.c ****   hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 1694              		.loc 1 327 3 is_stmt 1 view .LVU577
 327:Core/Src/init.c ****   hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 1695              		.loc 1 327 27 is_stmt 0 view .LVU578
 1696 001e 0361     		str	r3, [r0, #16]
 328:Core/Src/init.c ****   hadc3.Init.LowPowerAutoWait = DISABLE;
 1697              		.loc 1 328 3 is_stmt 1 view .LVU579
 328:Core/Src/init.c ****   hadc3.Init.LowPowerAutoWait = DISABLE;
 1698              		.loc 1 328 27 is_stmt 0 view .LVU580
 1699 0020 0422     		movs	r2, #4
 1700 0022 4261     		str	r2, [r0, #20]
 329:Core/Src/init.c ****   hadc3.Init.ContinuousConvMode = DISABLE;
 1701              		.loc 1 329 3 is_stmt 1 view .LVU581
 329:Core/Src/init.c ****   hadc3.Init.ContinuousConvMode = DISABLE;
 1702              		.loc 1 329 31 is_stmt 0 view .LVU582
 1703 0024 0376     		strb	r3, [r0, #24]
 330:Core/Src/init.c ****   hadc3.Init.NbrOfConversion = 1;
 1704              		.loc 1 330 3 is_stmt 1 view .LVU583
 330:Core/Src/init.c ****   hadc3.Init.NbrOfConversion = 1;
 1705              		.loc 1 330 33 is_stmt 0 view .LVU584
 1706 0026 4376     		strb	r3, [r0, #25]
 331:Core/Src/init.c ****   hadc3.Init.DiscontinuousConvMode = DISABLE;
 1707              		.loc 1 331 3 is_stmt 1 view .LVU585
 331:Core/Src/init.c ****   hadc3.Init.DiscontinuousConvMode = DISABLE;
 1708              		.loc 1 331 30 is_stmt 0 view .LVU586
 1709 0028 0122     		movs	r2, #1
 1710 002a C261     		str	r2, [r0, #28]
 332:Core/Src/init.c ****   hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1711              		.loc 1 332 3 is_stmt 1 view .LVU587
 332:Core/Src/init.c ****   hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1712              		.loc 1 332 36 is_stmt 0 view .LVU588
 1713 002c 80F82030 		strb	r3, [r0, #32]
 333:Core/Src/init.c ****   hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1714              		.loc 1 333 3 is_stmt 1 view .LVU589
 333:Core/Src/init.c ****   hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1715              		.loc 1 333 31 is_stmt 0 view .LVU590
 1716 0030 8362     		str	r3, [r0, #40]
 334:Core/Src/init.c ****   hadc3.Init.DMAContinuousRequests = DISABLE;
 1717              		.loc 1 334 3 is_stmt 1 view .LVU591
 334:Core/Src/init.c ****   hadc3.Init.DMAContinuousRequests = DISABLE;
 1718              		.loc 1 334 35 is_stmt 0 view .LVU592
ARM GAS  /tmp/cc7RaNIA.s 			page 62


 1719 0032 C362     		str	r3, [r0, #44]
 335:Core/Src/init.c ****   hadc3.Init.SamplingMode = ADC_SAMPLING_MODE_NORMAL;
 1720              		.loc 1 335 3 is_stmt 1 view .LVU593
 335:Core/Src/init.c ****   hadc3.Init.SamplingMode = ADC_SAMPLING_MODE_NORMAL;
 1721              		.loc 1 335 36 is_stmt 0 view .LVU594
 1722 0034 80F83830 		strb	r3, [r0, #56]
 336:Core/Src/init.c ****   hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 1723              		.loc 1 336 3 is_stmt 1 view .LVU595
 336:Core/Src/init.c ****   hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 1724              		.loc 1 336 27 is_stmt 0 view .LVU596
 1725 0038 4363     		str	r3, [r0, #52]
 337:Core/Src/init.c ****   hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 1726              		.loc 1 337 3 is_stmt 1 view .LVU597
 337:Core/Src/init.c ****   hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 1727              		.loc 1 337 39 is_stmt 0 view .LVU598
 1728 003a 0363     		str	r3, [r0, #48]
 338:Core/Src/init.c ****   hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 1729              		.loc 1 338 3 is_stmt 1 view .LVU599
 338:Core/Src/init.c ****   hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 1730              		.loc 1 338 22 is_stmt 0 view .LVU600
 1731 003c C363     		str	r3, [r0, #60]
 339:Core/Src/init.c ****   hadc3.Init.OversamplingMode = DISABLE;
 1732              		.loc 1 339 3 is_stmt 1 view .LVU601
 339:Core/Src/init.c ****   hadc3.Init.OversamplingMode = DISABLE;
 1733              		.loc 1 339 27 is_stmt 0 view .LVU602
 1734 003e 0364     		str	r3, [r0, #64]
 340:Core/Src/init.c ****   hadc3.Init.Oversampling.Ratio = ADC3_OVERSAMPLING_RATIO_2;
 1735              		.loc 1 340 3 is_stmt 1 view .LVU603
 340:Core/Src/init.c ****   hadc3.Init.Oversampling.Ratio = ADC3_OVERSAMPLING_RATIO_2;
 1736              		.loc 1 340 31 is_stmt 0 view .LVU604
 1737 0040 80F84430 		strb	r3, [r0, #68]
 341:Core/Src/init.c ****   if (HAL_ADC_Init(&hadc3) != HAL_OK)
 1738              		.loc 1 341 3 is_stmt 1 view .LVU605
 341:Core/Src/init.c ****   if (HAL_ADC_Init(&hadc3) != HAL_OK)
 1739              		.loc 1 341 33 is_stmt 0 view .LVU606
 1740 0044 8364     		str	r3, [r0, #72]
 342:Core/Src/init.c ****   {
 1741              		.loc 1 342 3 is_stmt 1 view .LVU607
 342:Core/Src/init.c ****   {
 1742              		.loc 1 342 7 is_stmt 0 view .LVU608
 1743 0046 FFF7FEFF 		bl	HAL_ADC_Init
 1744              	.LVL73:
 342:Core/Src/init.c ****   {
 1745              		.loc 1 342 6 view .LVU609
 1746 004a A8B9     		cbnz	r0, .L103
 349:Core/Src/init.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 1747              		.loc 1 349 3 is_stmt 1 view .LVU610
 349:Core/Src/init.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 1748              		.loc 1 349 19 is_stmt 0 view .LVU611
 1749 004c 0123     		movs	r3, #1
 1750 004e 0193     		str	r3, [sp, #4]
 350:Core/Src/init.c ****   sConfig.SamplingTime = ADC3_SAMPLETIME_2CYCLES_5;
 1751              		.loc 1 350 3 is_stmt 1 view .LVU612
 350:Core/Src/init.c ****   sConfig.SamplingTime = ADC3_SAMPLETIME_2CYCLES_5;
 1752              		.loc 1 350 16 is_stmt 0 view .LVU613
 1753 0050 0623     		movs	r3, #6
 1754 0052 0293     		str	r3, [sp, #8]
ARM GAS  /tmp/cc7RaNIA.s 			page 63


 351:Core/Src/init.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 1755              		.loc 1 351 3 is_stmt 1 view .LVU614
 351:Core/Src/init.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 1756              		.loc 1 351 24 is_stmt 0 view .LVU615
 1757 0054 0023     		movs	r3, #0
 1758 0056 0393     		str	r3, [sp, #12]
 352:Core/Src/init.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 1759              		.loc 1 352 3 is_stmt 1 view .LVU616
 352:Core/Src/init.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 1760              		.loc 1 352 22 is_stmt 0 view .LVU617
 1761 0058 40F2FF72 		movw	r2, #2047
 1762 005c 0492     		str	r2, [sp, #16]
 353:Core/Src/init.c ****   sConfig.Offset = 0;
 1763              		.loc 1 353 3 is_stmt 1 view .LVU618
 353:Core/Src/init.c ****   sConfig.Offset = 0;
 1764              		.loc 1 353 24 is_stmt 0 view .LVU619
 1765 005e 0422     		movs	r2, #4
 1766 0060 0592     		str	r2, [sp, #20]
 354:Core/Src/init.c ****   sConfig.OffsetSign = ADC3_OFFSET_SIGN_NEGATIVE;
 1767              		.loc 1 354 3 is_stmt 1 view .LVU620
 354:Core/Src/init.c ****   sConfig.OffsetSign = ADC3_OFFSET_SIGN_NEGATIVE;
 1768              		.loc 1 354 18 is_stmt 0 view .LVU621
 1769 0062 0693     		str	r3, [sp, #24]
 355:Core/Src/init.c ****   if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 1770              		.loc 1 355 3 is_stmt 1 view .LVU622
 355:Core/Src/init.c ****   if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 1771              		.loc 1 355 22 is_stmt 0 view .LVU623
 1772 0064 0893     		str	r3, [sp, #32]
 356:Core/Src/init.c ****   {
 1773              		.loc 1 356 3 is_stmt 1 view .LVU624
 356:Core/Src/init.c ****   {
 1774              		.loc 1 356 7 is_stmt 0 view .LVU625
 1775 0066 0DEB0201 		add	r1, sp, r2
 1776 006a 0548     		ldr	r0, .L105
 1777 006c FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1778              	.LVL74:
 356:Core/Src/init.c ****   {
 1779              		.loc 1 356 6 view .LVU626
 1780 0070 20B9     		cbnz	r0, .L104
 364:Core/Src/init.c **** 
 1781              		.loc 1 364 1 view .LVU627
 1782 0072 0BB0     		add	sp, sp, #44
 1783              	.LCFI36:
 1784              		.cfi_remember_state
 1785              		.cfi_def_cfa_offset 4
 1786              		@ sp needed
 1787 0074 5DF804FB 		ldr	pc, [sp], #4
 1788              	.L103:
 1789              	.LCFI37:
 1790              		.cfi_restore_state
 344:Core/Src/init.c ****   }
 1791              		.loc 1 344 5 is_stmt 1 view .LVU628
 1792 0078 FFF7FEFF 		bl	Error_Handler
 1793              	.LVL75:
 1794              	.L104:
 358:Core/Src/init.c ****   }
 1795              		.loc 1 358 5 view .LVU629
ARM GAS  /tmp/cc7RaNIA.s 			page 64


 1796 007c FFF7FEFF 		bl	Error_Handler
 1797              	.LVL76:
 1798              	.L106:
 1799              		.align	2
 1800              	.L105:
 1801 0080 00000000 		.word	.LANCHOR10
 1802 0084 00600258 		.word	1476550656
 1803              		.cfi_endproc
 1804              	.LFE354:
 1806              		.section	.text.MX_UART4_Init,"ax",%progbits
 1807              		.align	1
 1808              		.syntax unified
 1809              		.thumb
 1810              		.thumb_func
 1811              		.fpu fpv5-d16
 1813              	MX_UART4_Init:
 1814              	.LFB363:
 749:Core/Src/init.c **** 
 1815              		.loc 1 749 1 view -0
 1816              		.cfi_startproc
 1817              		@ args = 0, pretend = 0, frame = 0
 1818              		@ frame_needed = 0, uses_anonymous_args = 0
 1819 0000 08B5     		push	{r3, lr}
 1820              	.LCFI38:
 1821              		.cfi_def_cfa_offset 8
 1822              		.cfi_offset 3, -8
 1823              		.cfi_offset 14, -4
 758:Core/Src/init.c ****   huart4.Init.BaudRate = 115200;
 1824              		.loc 1 758 3 view .LVU631
 758:Core/Src/init.c ****   huart4.Init.BaudRate = 115200;
 1825              		.loc 1 758 19 is_stmt 0 view .LVU632
 1826 0002 1548     		ldr	r0, .L117
 1827 0004 154B     		ldr	r3, .L117+4
 1828 0006 0360     		str	r3, [r0]
 759:Core/Src/init.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 1829              		.loc 1 759 3 is_stmt 1 view .LVU633
 759:Core/Src/init.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 1830              		.loc 1 759 24 is_stmt 0 view .LVU634
 1831 0008 4FF4E133 		mov	r3, #115200
 1832 000c 4360     		str	r3, [r0, #4]
 760:Core/Src/init.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 1833              		.loc 1 760 3 is_stmt 1 view .LVU635
 760:Core/Src/init.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 1834              		.loc 1 760 26 is_stmt 0 view .LVU636
 1835 000e 0023     		movs	r3, #0
 1836 0010 8360     		str	r3, [r0, #8]
 761:Core/Src/init.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 1837              		.loc 1 761 3 is_stmt 1 view .LVU637
 761:Core/Src/init.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 1838              		.loc 1 761 24 is_stmt 0 view .LVU638
 1839 0012 C360     		str	r3, [r0, #12]
 762:Core/Src/init.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 1840              		.loc 1 762 3 is_stmt 1 view .LVU639
 762:Core/Src/init.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 1841              		.loc 1 762 22 is_stmt 0 view .LVU640
 1842 0014 0361     		str	r3, [r0, #16]
 763:Core/Src/init.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
ARM GAS  /tmp/cc7RaNIA.s 			page 65


 1843              		.loc 1 763 3 is_stmt 1 view .LVU641
 763:Core/Src/init.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1844              		.loc 1 763 20 is_stmt 0 view .LVU642
 1845 0016 0C22     		movs	r2, #12
 1846 0018 4261     		str	r2, [r0, #20]
 764:Core/Src/init.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 1847              		.loc 1 764 3 is_stmt 1 view .LVU643
 764:Core/Src/init.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 1848              		.loc 1 764 25 is_stmt 0 view .LVU644
 1849 001a 8361     		str	r3, [r0, #24]
 765:Core/Src/init.c ****   huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1850              		.loc 1 765 3 is_stmt 1 view .LVU645
 765:Core/Src/init.c ****   huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1851              		.loc 1 765 28 is_stmt 0 view .LVU646
 1852 001c C361     		str	r3, [r0, #28]
 766:Core/Src/init.c ****   huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 1853              		.loc 1 766 3 is_stmt 1 view .LVU647
 766:Core/Src/init.c ****   huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 1854              		.loc 1 766 30 is_stmt 0 view .LVU648
 1855 001e 0362     		str	r3, [r0, #32]
 767:Core/Src/init.c ****   huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1856              		.loc 1 767 3 is_stmt 1 view .LVU649
 767:Core/Src/init.c ****   huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1857              		.loc 1 767 30 is_stmt 0 view .LVU650
 1858 0020 4362     		str	r3, [r0, #36]
 768:Core/Src/init.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
 1859              		.loc 1 768 3 is_stmt 1 view .LVU651
 768:Core/Src/init.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
 1860              		.loc 1 768 38 is_stmt 0 view .LVU652
 1861 0022 8362     		str	r3, [r0, #40]
 769:Core/Src/init.c ****   {
 1862              		.loc 1 769 3 is_stmt 1 view .LVU653
 769:Core/Src/init.c ****   {
 1863              		.loc 1 769 7 is_stmt 0 view .LVU654
 1864 0024 FFF7FEFF 		bl	HAL_UART_Init
 1865              	.LVL77:
 769:Core/Src/init.c ****   {
 1866              		.loc 1 769 6 view .LVU655
 1867 0028 70B9     		cbnz	r0, .L113
 773:Core/Src/init.c ****   {
 1868              		.loc 1 773 3 is_stmt 1 view .LVU656
 773:Core/Src/init.c ****   {
 1869              		.loc 1 773 7 is_stmt 0 view .LVU657
 1870 002a 0021     		movs	r1, #0
 1871 002c 0A48     		ldr	r0, .L117
 1872 002e FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 1873              	.LVL78:
 773:Core/Src/init.c ****   {
 1874              		.loc 1 773 6 view .LVU658
 1875 0032 58B9     		cbnz	r0, .L114
 777:Core/Src/init.c ****   {
 1876              		.loc 1 777 3 is_stmt 1 view .LVU659
 777:Core/Src/init.c ****   {
 1877              		.loc 1 777 7 is_stmt 0 view .LVU660
 1878 0034 0021     		movs	r1, #0
 1879 0036 0848     		ldr	r0, .L117
 1880 0038 FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
ARM GAS  /tmp/cc7RaNIA.s 			page 66


 1881              	.LVL79:
 777:Core/Src/init.c ****   {
 1882              		.loc 1 777 6 view .LVU661
 1883 003c 40B9     		cbnz	r0, .L115
 781:Core/Src/init.c ****   {
 1884              		.loc 1 781 3 is_stmt 1 view .LVU662
 781:Core/Src/init.c ****   {
 1885              		.loc 1 781 7 is_stmt 0 view .LVU663
 1886 003e 0648     		ldr	r0, .L117
 1887 0040 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 1888              	.LVL80:
 781:Core/Src/init.c ****   {
 1889              		.loc 1 781 6 view .LVU664
 1890 0044 30B9     		cbnz	r0, .L116
 789:Core/Src/init.c **** 
 1891              		.loc 1 789 1 view .LVU665
 1892 0046 08BD     		pop	{r3, pc}
 1893              	.L113:
 771:Core/Src/init.c ****   }
 1894              		.loc 1 771 5 is_stmt 1 view .LVU666
 1895 0048 FFF7FEFF 		bl	Error_Handler
 1896              	.LVL81:
 1897              	.L114:
 775:Core/Src/init.c ****   }
 1898              		.loc 1 775 5 view .LVU667
 1899 004c FFF7FEFF 		bl	Error_Handler
 1900              	.LVL82:
 1901              	.L115:
 779:Core/Src/init.c ****   }
 1902              		.loc 1 779 5 view .LVU668
 1903 0050 FFF7FEFF 		bl	Error_Handler
 1904              	.LVL83:
 1905              	.L116:
 783:Core/Src/init.c ****   }
 1906              		.loc 1 783 5 view .LVU669
 1907 0054 FFF7FEFF 		bl	Error_Handler
 1908              	.LVL84:
 1909              	.L118:
 1910              		.align	2
 1911              	.L117:
 1912 0058 00000000 		.word	.LANCHOR11
 1913 005c 004C0040 		.word	1073761280
 1914              		.cfi_endproc
 1915              	.LFE363:
 1917              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 1918              		.align	1
 1919              		.syntax unified
 1920              		.thumb
 1921              		.thumb_func
 1922              		.fpu fpv5-d16
 1924              	MX_USART1_UART_Init:
 1925              	.LFB364:
 797:Core/Src/init.c **** 
 1926              		.loc 1 797 1 view -0
 1927              		.cfi_startproc
 1928              		@ args = 0, pretend = 0, frame = 0
 1929              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/cc7RaNIA.s 			page 67


 1930 0000 08B5     		push	{r3, lr}
 1931              	.LCFI39:
 1932              		.cfi_def_cfa_offset 8
 1933              		.cfi_offset 3, -8
 1934              		.cfi_offset 14, -4
 806:Core/Src/init.c ****   huart1.Init.BaudRate = 57600;
 1935              		.loc 1 806 3 view .LVU671
 806:Core/Src/init.c ****   huart1.Init.BaudRate = 57600;
 1936              		.loc 1 806 19 is_stmt 0 view .LVU672
 1937 0002 1548     		ldr	r0, .L129
 1938 0004 154B     		ldr	r3, .L129+4
 1939 0006 0360     		str	r3, [r0]
 807:Core/Src/init.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1940              		.loc 1 807 3 is_stmt 1 view .LVU673
 807:Core/Src/init.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1941              		.loc 1 807 24 is_stmt 0 view .LVU674
 1942 0008 4FF46143 		mov	r3, #57600
 1943 000c 4360     		str	r3, [r0, #4]
 808:Core/Src/init.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1944              		.loc 1 808 3 is_stmt 1 view .LVU675
 808:Core/Src/init.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1945              		.loc 1 808 26 is_stmt 0 view .LVU676
 1946 000e 0023     		movs	r3, #0
 1947 0010 8360     		str	r3, [r0, #8]
 809:Core/Src/init.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 1948              		.loc 1 809 3 is_stmt 1 view .LVU677
 809:Core/Src/init.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 1949              		.loc 1 809 24 is_stmt 0 view .LVU678
 1950 0012 C360     		str	r3, [r0, #12]
 810:Core/Src/init.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1951              		.loc 1 810 3 is_stmt 1 view .LVU679
 810:Core/Src/init.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1952              		.loc 1 810 22 is_stmt 0 view .LVU680
 1953 0014 0361     		str	r3, [r0, #16]
 811:Core/Src/init.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1954              		.loc 1 811 3 is_stmt 1 view .LVU681
 811:Core/Src/init.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1955              		.loc 1 811 20 is_stmt 0 view .LVU682
 1956 0016 0C22     		movs	r2, #12
 1957 0018 4261     		str	r2, [r0, #20]
 812:Core/Src/init.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1958              		.loc 1 812 3 is_stmt 1 view .LVU683
 812:Core/Src/init.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1959              		.loc 1 812 25 is_stmt 0 view .LVU684
 1960 001a 8361     		str	r3, [r0, #24]
 813:Core/Src/init.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1961              		.loc 1 813 3 is_stmt 1 view .LVU685
 813:Core/Src/init.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1962              		.loc 1 813 28 is_stmt 0 view .LVU686
 1963 001c C361     		str	r3, [r0, #28]
 814:Core/Src/init.c ****   huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 1964              		.loc 1 814 3 is_stmt 1 view .LVU687
 814:Core/Src/init.c ****   huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 1965              		.loc 1 814 30 is_stmt 0 view .LVU688
 1966 001e 0362     		str	r3, [r0, #32]
 815:Core/Src/init.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1967              		.loc 1 815 3 is_stmt 1 view .LVU689
ARM GAS  /tmp/cc7RaNIA.s 			page 68


 815:Core/Src/init.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1968              		.loc 1 815 30 is_stmt 0 view .LVU690
 1969 0020 4362     		str	r3, [r0, #36]
 816:Core/Src/init.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1970              		.loc 1 816 3 is_stmt 1 view .LVU691
 816:Core/Src/init.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1971              		.loc 1 816 38 is_stmt 0 view .LVU692
 1972 0022 8362     		str	r3, [r0, #40]
 817:Core/Src/init.c ****   {
 1973              		.loc 1 817 3 is_stmt 1 view .LVU693
 817:Core/Src/init.c ****   {
 1974              		.loc 1 817 7 is_stmt 0 view .LVU694
 1975 0024 FFF7FEFF 		bl	HAL_UART_Init
 1976              	.LVL85:
 817:Core/Src/init.c ****   {
 1977              		.loc 1 817 6 view .LVU695
 1978 0028 70B9     		cbnz	r0, .L125
 821:Core/Src/init.c ****   {
 1979              		.loc 1 821 3 is_stmt 1 view .LVU696
 821:Core/Src/init.c ****   {
 1980              		.loc 1 821 7 is_stmt 0 view .LVU697
 1981 002a 0021     		movs	r1, #0
 1982 002c 0A48     		ldr	r0, .L129
 1983 002e FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 1984              	.LVL86:
 821:Core/Src/init.c ****   {
 1985              		.loc 1 821 6 view .LVU698
 1986 0032 58B9     		cbnz	r0, .L126
 825:Core/Src/init.c ****   {
 1987              		.loc 1 825 3 is_stmt 1 view .LVU699
 825:Core/Src/init.c ****   {
 1988              		.loc 1 825 7 is_stmt 0 view .LVU700
 1989 0034 0021     		movs	r1, #0
 1990 0036 0848     		ldr	r0, .L129
 1991 0038 FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 1992              	.LVL87:
 825:Core/Src/init.c ****   {
 1993              		.loc 1 825 6 view .LVU701
 1994 003c 40B9     		cbnz	r0, .L127
 829:Core/Src/init.c ****   {
 1995              		.loc 1 829 3 is_stmt 1 view .LVU702
 829:Core/Src/init.c ****   {
 1996              		.loc 1 829 7 is_stmt 0 view .LVU703
 1997 003e 0648     		ldr	r0, .L129
 1998 0040 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 1999              	.LVL88:
 829:Core/Src/init.c ****   {
 2000              		.loc 1 829 6 view .LVU704
 2001 0044 30B9     		cbnz	r0, .L128
 837:Core/Src/init.c **** 
 2002              		.loc 1 837 1 view .LVU705
 2003 0046 08BD     		pop	{r3, pc}
 2004              	.L125:
 819:Core/Src/init.c ****   }
 2005              		.loc 1 819 5 is_stmt 1 view .LVU706
 2006 0048 FFF7FEFF 		bl	Error_Handler
 2007              	.LVL89:
ARM GAS  /tmp/cc7RaNIA.s 			page 69


 2008              	.L126:
 823:Core/Src/init.c ****   }
 2009              		.loc 1 823 5 view .LVU707
 2010 004c FFF7FEFF 		bl	Error_Handler
 2011              	.LVL90:
 2012              	.L127:
 827:Core/Src/init.c ****   }
 2013              		.loc 1 827 5 view .LVU708
 2014 0050 FFF7FEFF 		bl	Error_Handler
 2015              	.LVL91:
 2016              	.L128:
 831:Core/Src/init.c ****   }
 2017              		.loc 1 831 5 view .LVU709
 2018 0054 FFF7FEFF 		bl	Error_Handler
 2019              	.LVL92:
 2020              	.L130:
 2021              		.align	2
 2022              	.L129:
 2023 0058 00000000 		.word	.LANCHOR12
 2024 005c 00100140 		.word	1073811456
 2025              		.cfi_endproc
 2026              	.LFE364:
 2028              		.section	.text.SystemClock_Config,"ax",%progbits
 2029              		.align	1
 2030              		.global	SystemClock_Config
 2031              		.syntax unified
 2032              		.thumb
 2033              		.thumb_func
 2034              		.fpu fpv5-d16
 2036              	SystemClock_Config:
 2037              	.LFB351:
 164:Core/Src/init.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 2038              		.loc 1 164 1 view -0
 2039              		.cfi_startproc
 2040              		@ args = 0, pretend = 0, frame = 112
 2041              		@ frame_needed = 0, uses_anonymous_args = 0
 2042 0000 00B5     		push	{lr}
 2043              	.LCFI40:
 2044              		.cfi_def_cfa_offset 4
 2045              		.cfi_offset 14, -4
 2046 0002 9DB0     		sub	sp, sp, #116
 2047              	.LCFI41:
 2048              		.cfi_def_cfa_offset 120
 165:Core/Src/init.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 2049              		.loc 1 165 3 view .LVU711
 165:Core/Src/init.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 2050              		.loc 1 165 22 is_stmt 0 view .LVU712
 2051 0004 4C22     		movs	r2, #76
 2052 0006 0021     		movs	r1, #0
 2053 0008 09A8     		add	r0, sp, #36
 2054 000a FFF7FEFF 		bl	memset
 2055              	.LVL93:
 166:Core/Src/init.c **** 
 2056              		.loc 1 166 3 is_stmt 1 view .LVU713
 166:Core/Src/init.c **** 
 2057              		.loc 1 166 22 is_stmt 0 view .LVU714
 2058 000e 2022     		movs	r2, #32
ARM GAS  /tmp/cc7RaNIA.s 			page 70


 2059 0010 0021     		movs	r1, #0
 2060 0012 01A8     		add	r0, sp, #4
 2061 0014 FFF7FEFF 		bl	memset
 2062              	.LVL94:
 170:Core/Src/init.c **** 
 2063              		.loc 1 170 3 is_stmt 1 view .LVU715
 2064 0018 0220     		movs	r0, #2
 2065 001a FFF7FEFF 		bl	HAL_PWREx_ConfigSupply
 2066              	.LVL95:
 174:Core/Src/init.c **** 
 2067              		.loc 1 174 3 view .LVU716
 2068              	.LBB13:
 174:Core/Src/init.c **** 
 2069              		.loc 1 174 3 view .LVU717
 2070 001e 0023     		movs	r3, #0
 2071 0020 0093     		str	r3, [sp]
 174:Core/Src/init.c **** 
 2072              		.loc 1 174 3 view .LVU718
 2073 0022 204B     		ldr	r3, .L138
 2074 0024 9A69     		ldr	r2, [r3, #24]
 2075 0026 42F44042 		orr	r2, r2, #49152
 2076 002a 9A61     		str	r2, [r3, #24]
 174:Core/Src/init.c **** 
 2077              		.loc 1 174 3 view .LVU719
 2078 002c 9B69     		ldr	r3, [r3, #24]
 2079 002e 03F44043 		and	r3, r3, #49152
 2080 0032 0093     		str	r3, [sp]
 174:Core/Src/init.c **** 
 2081              		.loc 1 174 3 view .LVU720
 2082 0034 009B     		ldr	r3, [sp]
 2083              	.LBE13:
 174:Core/Src/init.c **** 
 2084              		.loc 1 174 3 view .LVU721
 176:Core/Src/init.c **** 
 2085              		.loc 1 176 3 view .LVU722
 2086              	.L132:
 176:Core/Src/init.c **** 
 2087              		.loc 1 176 48 discriminator 1 view .LVU723
 176:Core/Src/init.c **** 
 2088              		.loc 1 176 8 discriminator 1 view .LVU724
 176:Core/Src/init.c **** 
 2089              		.loc 1 176 10 is_stmt 0 discriminator 1 view .LVU725
 2090 0036 1B4B     		ldr	r3, .L138
 2091 0038 9B69     		ldr	r3, [r3, #24]
 176:Core/Src/init.c **** 
 2092              		.loc 1 176 8 discriminator 1 view .LVU726
 2093 003a 13F4005F 		tst	r3, #8192
 2094 003e FAD0     		beq	.L132
 181:Core/Src/init.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 2095              		.loc 1 181 3 is_stmt 1 view .LVU727
 181:Core/Src/init.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 2096              		.loc 1 181 36 is_stmt 0 view .LVU728
 2097 0040 0122     		movs	r2, #1
 2098 0042 0992     		str	r2, [sp, #36]
 182:Core/Src/init.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 2099              		.loc 1 182 3 is_stmt 1 view .LVU729
 182:Core/Src/init.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
ARM GAS  /tmp/cc7RaNIA.s 			page 71


 2100              		.loc 1 182 30 is_stmt 0 view .LVU730
 2101 0044 4FF48033 		mov	r3, #65536
 2102 0048 0A93     		str	r3, [sp, #40]
 183:Core/Src/init.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 2103              		.loc 1 183 3 is_stmt 1 view .LVU731
 183:Core/Src/init.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 2104              		.loc 1 183 34 is_stmt 0 view .LVU732
 2105 004a 0223     		movs	r3, #2
 2106 004c 1293     		str	r3, [sp, #72]
 184:Core/Src/init.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 2107              		.loc 1 184 3 is_stmt 1 view .LVU733
 184:Core/Src/init.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 2108              		.loc 1 184 35 is_stmt 0 view .LVU734
 2109 004e 1393     		str	r3, [sp, #76]
 185:Core/Src/init.c ****   RCC_OscInitStruct.PLL.PLLN = 25;
 2110              		.loc 1 185 3 is_stmt 1 view .LVU735
 185:Core/Src/init.c ****   RCC_OscInitStruct.PLL.PLLN = 25;
 2111              		.loc 1 185 30 is_stmt 0 view .LVU736
 2112 0050 1492     		str	r2, [sp, #80]
 186:Core/Src/init.c ****   RCC_OscInitStruct.PLL.PLLP = 1;
 2113              		.loc 1 186 3 is_stmt 1 view .LVU737
 186:Core/Src/init.c ****   RCC_OscInitStruct.PLL.PLLP = 1;
 2114              		.loc 1 186 30 is_stmt 0 view .LVU738
 2115 0052 1921     		movs	r1, #25
 2116 0054 1591     		str	r1, [sp, #84]
 187:Core/Src/init.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 2117              		.loc 1 187 3 is_stmt 1 view .LVU739
 187:Core/Src/init.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 2118              		.loc 1 187 30 is_stmt 0 view .LVU740
 2119 0056 1692     		str	r2, [sp, #88]
 188:Core/Src/init.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 2120              		.loc 1 188 3 is_stmt 1 view .LVU741
 188:Core/Src/init.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 2121              		.loc 1 188 30 is_stmt 0 view .LVU742
 2122 0058 0422     		movs	r2, #4
 2123 005a 1792     		str	r2, [sp, #92]
 189:Core/Src/init.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 2124              		.loc 1 189 3 is_stmt 1 view .LVU743
 189:Core/Src/init.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 2125              		.loc 1 189 30 is_stmt 0 view .LVU744
 2126 005c 1893     		str	r3, [sp, #96]
 190:Core/Src/init.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 2127              		.loc 1 190 3 is_stmt 1 view .LVU745
 190:Core/Src/init.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 2128              		.loc 1 190 32 is_stmt 0 view .LVU746
 2129 005e 0C23     		movs	r3, #12
 2130 0060 1993     		str	r3, [sp, #100]
 191:Core/Src/init.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 2131              		.loc 1 191 3 is_stmt 1 view .LVU747
 191:Core/Src/init.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 2132              		.loc 1 191 35 is_stmt 0 view .LVU748
 2133 0062 0023     		movs	r3, #0
 2134 0064 1A93     		str	r3, [sp, #104]
 192:Core/Src/init.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 2135              		.loc 1 192 3 is_stmt 1 view .LVU749
 192:Core/Src/init.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 2136              		.loc 1 192 34 is_stmt 0 view .LVU750
ARM GAS  /tmp/cc7RaNIA.s 			page 72


 2137 0066 1B93     		str	r3, [sp, #108]
 193:Core/Src/init.c ****   {
 2138              		.loc 1 193 3 is_stmt 1 view .LVU751
 193:Core/Src/init.c ****   {
 2139              		.loc 1 193 7 is_stmt 0 view .LVU752
 2140 0068 09A8     		add	r0, sp, #36
 2141 006a FFF7FEFF 		bl	HAL_RCC_OscConfig
 2142              	.LVL96:
 193:Core/Src/init.c ****   {
 2143              		.loc 1 193 6 view .LVU753
 2144 006e A8B9     		cbnz	r0, .L136
 200:Core/Src/init.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 2145              		.loc 1 200 3 is_stmt 1 view .LVU754
 200:Core/Src/init.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 2146              		.loc 1 200 31 is_stmt 0 view .LVU755
 2147 0070 3F23     		movs	r3, #63
 2148 0072 0193     		str	r3, [sp, #4]
 203:Core/Src/init.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 2149              		.loc 1 203 3 is_stmt 1 view .LVU756
 203:Core/Src/init.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 2150              		.loc 1 203 34 is_stmt 0 view .LVU757
 2151 0074 0323     		movs	r3, #3
 2152 0076 0293     		str	r3, [sp, #8]
 204:Core/Src/init.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 2153              		.loc 1 204 3 is_stmt 1 view .LVU758
 204:Core/Src/init.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 2154              		.loc 1 204 35 is_stmt 0 view .LVU759
 2155 0078 0023     		movs	r3, #0
 2156 007a 0393     		str	r3, [sp, #12]
 205:Core/Src/init.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 2157              		.loc 1 205 3 is_stmt 1 view .LVU760
 205:Core/Src/init.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 2158              		.loc 1 205 35 is_stmt 0 view .LVU761
 2159 007c 0493     		str	r3, [sp, #16]
 206:Core/Src/init.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 2160              		.loc 1 206 3 is_stmt 1 view .LVU762
 206:Core/Src/init.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 2161              		.loc 1 206 36 is_stmt 0 view .LVU763
 2162 007e 4023     		movs	r3, #64
 2163 0080 0593     		str	r3, [sp, #20]
 207:Core/Src/init.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 2164              		.loc 1 207 3 is_stmt 1 view .LVU764
 207:Core/Src/init.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 2165              		.loc 1 207 36 is_stmt 0 view .LVU765
 2166 0082 0693     		str	r3, [sp, #24]
 208:Core/Src/init.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 2167              		.loc 1 208 3 is_stmt 1 view .LVU766
 208:Core/Src/init.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 2168              		.loc 1 208 36 is_stmt 0 view .LVU767
 2169 0084 4FF48062 		mov	r2, #1024
 2170 0088 0792     		str	r2, [sp, #28]
 209:Core/Src/init.c **** 
 2171              		.loc 1 209 3 is_stmt 1 view .LVU768
 209:Core/Src/init.c **** 
 2172              		.loc 1 209 36 is_stmt 0 view .LVU769
 2173 008a 0893     		str	r3, [sp, #32]
 211:Core/Src/init.c ****   {
ARM GAS  /tmp/cc7RaNIA.s 			page 73


 2174              		.loc 1 211 3 is_stmt 1 view .LVU770
 211:Core/Src/init.c ****   {
 2175              		.loc 1 211 7 is_stmt 0 view .LVU771
 2176 008c 0221     		movs	r1, #2
 2177 008e 01A8     		add	r0, sp, #4
 2178 0090 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 2179              	.LVL97:
 211:Core/Src/init.c ****   {
 2180              		.loc 1 211 6 view .LVU772
 2181 0094 20B9     		cbnz	r0, .L137
 215:Core/Src/init.c **** 
 2182              		.loc 1 215 1 view .LVU773
 2183 0096 1DB0     		add	sp, sp, #116
 2184              	.LCFI42:
 2185              		.cfi_remember_state
 2186              		.cfi_def_cfa_offset 4
 2187              		@ sp needed
 2188 0098 5DF804FB 		ldr	pc, [sp], #4
 2189              	.L136:
 2190              	.LCFI43:
 2191              		.cfi_restore_state
 195:Core/Src/init.c ****   }
 2192              		.loc 1 195 5 is_stmt 1 view .LVU774
 2193 009c FFF7FEFF 		bl	Error_Handler
 2194              	.LVL98:
 2195              	.L137:
 213:Core/Src/init.c ****   }
 2196              		.loc 1 213 5 view .LVU775
 2197 00a0 FFF7FEFF 		bl	Error_Handler
 2198              	.LVL99:
 2199              	.L139:
 2200              		.align	2
 2201              	.L138:
 2202 00a4 00480258 		.word	1476544512
 2203              		.cfi_endproc
 2204              	.LFE351:
 2206              		.section	.text.PeriphCommonClock_Config,"ax",%progbits
 2207              		.align	1
 2208              		.global	PeriphCommonClock_Config
 2209              		.syntax unified
 2210              		.thumb
 2211              		.thumb_func
 2212              		.fpu fpv5-d16
 2214              	PeriphCommonClock_Config:
 2215              	.LFB352:
 222:Core/Src/init.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 2216              		.loc 1 222 1 view -0
 2217              		.cfi_startproc
 2218              		@ args = 0, pretend = 0, frame = 184
 2219              		@ frame_needed = 0, uses_anonymous_args = 0
 2220 0000 00B5     		push	{lr}
 2221              	.LCFI44:
 2222              		.cfi_def_cfa_offset 4
 2223              		.cfi_offset 14, -4
 2224 0002 AFB0     		sub	sp, sp, #188
 2225              	.LCFI45:
 2226              		.cfi_def_cfa_offset 192
ARM GAS  /tmp/cc7RaNIA.s 			page 74


 223:Core/Src/init.c **** 
 2227              		.loc 1 223 3 view .LVU777
 223:Core/Src/init.c **** 
 2228              		.loc 1 223 28 is_stmt 0 view .LVU778
 2229 0004 B822     		movs	r2, #184
 2230 0006 0021     		movs	r1, #0
 2231 0008 6846     		mov	r0, sp
 2232 000a FFF7FEFF 		bl	memset
 2233              	.LVL100:
 227:Core/Src/init.c ****   PeriphClkInitStruct.PLL2.PLL2M = 1;
 2234              		.loc 1 227 3 is_stmt 1 view .LVU779
 227:Core/Src/init.c ****   PeriphClkInitStruct.PLL2.PLL2M = 1;
 2235              		.loc 1 227 44 is_stmt 0 view .LVU780
 2236 000e 4FF40022 		mov	r2, #524288
 2237 0012 0023     		movs	r3, #0
 2238 0014 CDE90023 		strd	r2, [sp]
 228:Core/Src/init.c ****   PeriphClkInitStruct.PLL2.PLL2N = 24;
 2239              		.loc 1 228 3 is_stmt 1 view .LVU781
 228:Core/Src/init.c ****   PeriphClkInitStruct.PLL2.PLL2N = 24;
 2240              		.loc 1 228 34 is_stmt 0 view .LVU782
 2241 0018 0123     		movs	r3, #1
 2242 001a 0293     		str	r3, [sp, #8]
 229:Core/Src/init.c ****   PeriphClkInitStruct.PLL2.PLL2P = 2;
 2243              		.loc 1 229 3 is_stmt 1 view .LVU783
 229:Core/Src/init.c ****   PeriphClkInitStruct.PLL2.PLL2P = 2;
 2244              		.loc 1 229 34 is_stmt 0 view .LVU784
 2245 001c 1823     		movs	r3, #24
 2246 001e 0393     		str	r3, [sp, #12]
 230:Core/Src/init.c ****   PeriphClkInitStruct.PLL2.PLL2Q = 2;
 2247              		.loc 1 230 3 is_stmt 1 view .LVU785
 230:Core/Src/init.c ****   PeriphClkInitStruct.PLL2.PLL2Q = 2;
 2248              		.loc 1 230 34 is_stmt 0 view .LVU786
 2249 0020 0223     		movs	r3, #2
 2250 0022 0493     		str	r3, [sp, #16]
 231:Core/Src/init.c ****   PeriphClkInitStruct.PLL2.PLL2R = 2;
 2251              		.loc 1 231 3 is_stmt 1 view .LVU787
 231:Core/Src/init.c ****   PeriphClkInitStruct.PLL2.PLL2R = 2;
 2252              		.loc 1 231 34 is_stmt 0 view .LVU788
 2253 0024 0593     		str	r3, [sp, #20]
 232:Core/Src/init.c ****   PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 2254              		.loc 1 232 3 is_stmt 1 view .LVU789
 232:Core/Src/init.c ****   PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 2255              		.loc 1 232 34 is_stmt 0 view .LVU790
 2256 0026 0693     		str	r3, [sp, #24]
 233:Core/Src/init.c ****   PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 2257              		.loc 1 233 3 is_stmt 1 view .LVU791
 233:Core/Src/init.c ****   PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 2258              		.loc 1 233 36 is_stmt 0 view .LVU792
 2259 0028 C023     		movs	r3, #192
 2260 002a 0793     		str	r3, [sp, #28]
 234:Core/Src/init.c ****   PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 2261              		.loc 1 234 3 is_stmt 1 view .LVU793
 235:Core/Src/init.c ****   PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 2262              		.loc 1 235 3 view .LVU794
 236:Core/Src/init.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 2263              		.loc 1 236 3 view .LVU795
 237:Core/Src/init.c ****   {
ARM GAS  /tmp/cc7RaNIA.s 			page 75


 2264              		.loc 1 237 3 view .LVU796
 237:Core/Src/init.c ****   {
 2265              		.loc 1 237 7 is_stmt 0 view .LVU797
 2266 002c 6846     		mov	r0, sp
 2267 002e FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 2268              	.LVL101:
 237:Core/Src/init.c ****   {
 2269              		.loc 1 237 6 view .LVU798
 2270 0032 10B9     		cbnz	r0, .L143
 241:Core/Src/init.c **** 
 2271              		.loc 1 241 1 view .LVU799
 2272 0034 2FB0     		add	sp, sp, #188
 2273              	.LCFI46:
 2274              		.cfi_remember_state
 2275              		.cfi_def_cfa_offset 4
 2276              		@ sp needed
 2277 0036 5DF804FB 		ldr	pc, [sp], #4
 2278              	.L143:
 2279              	.LCFI47:
 2280              		.cfi_restore_state
 239:Core/Src/init.c ****   }
 2281              		.loc 1 239 5 is_stmt 1 view .LVU800
 2282 003a FFF7FEFF 		bl	Error_Handler
 2283              	.LVL102:
 2284              		.cfi_endproc
 2285              	.LFE352:
 2287              		.section	.text.init,"ax",%progbits
 2288              		.align	1
 2289              		.global	init
 2290              		.syntax unified
 2291              		.thumb
 2292              		.thumb_func
 2293              		.fpu fpv5-d16
 2295              	init:
 2296              	.LFB350:
 108:Core/Src/init.c **** 
 2297              		.loc 1 108 1 view -0
 2298              		.cfi_startproc
 2299              		@ args = 0, pretend = 0, frame = 0
 2300              		@ frame_needed = 0, uses_anonymous_args = 0
 2301 0000 08B5     		push	{r3, lr}
 2302              	.LCFI48:
 2303              		.cfi_def_cfa_offset 8
 2304              		.cfi_offset 3, -8
 2305              		.cfi_offset 14, -4
 115:Core/Src/init.c **** 
 2306              		.loc 1 115 3 view .LVU802
 2307 0002 FFF7FEFF 		bl	MPU_Config
 2308              	.LVL103:
 120:Core/Src/init.c **** 
 2309              		.loc 1 120 3 view .LVU803
 2310 0006 FFF7FEFF 		bl	HAL_Init
 2311              	.LVL104:
 127:Core/Src/init.c **** 
 2312              		.loc 1 127 3 view .LVU804
 2313 000a FFF7FEFF 		bl	SystemClock_Config
 2314              	.LVL105:
ARM GAS  /tmp/cc7RaNIA.s 			page 76


 130:Core/Src/init.c **** 
 2315              		.loc 1 130 3 view .LVU805
 2316 000e FFF7FEFF 		bl	PeriphCommonClock_Config
 2317              	.LVL106:
 137:Core/Src/init.c ****   MX_DMA_Init();
 2318              		.loc 1 137 3 view .LVU806
 2319 0012 FFF7FEFF 		bl	MX_GPIO_Init
 2320              	.LVL107:
 138:Core/Src/init.c ****   MX_I2C1_Init();
 2321              		.loc 1 138 3 view .LVU807
 2322 0016 FFF7FEFF 		bl	MX_DMA_Init
 2323              	.LVL108:
 139:Core/Src/init.c ****   MX_OCTOSPI1_Init();
 2324              		.loc 1 139 3 view .LVU808
 2325 001a FFF7FEFF 		bl	MX_I2C1_Init
 2326              	.LVL109:
 140:Core/Src/init.c ****   MX_SPI1_Init();
 2327              		.loc 1 140 3 view .LVU809
 2328 001e FFF7FEFF 		bl	MX_OCTOSPI1_Init
 2329              	.LVL110:
 141:Core/Src/init.c ****   MX_SPI2_Init();
 2330              		.loc 1 141 3 view .LVU810
 2331 0022 FFF7FEFF 		bl	MX_SPI1_Init
 2332              	.LVL111:
 142:Core/Src/init.c ****   MX_TIM2_Init();
 2333              		.loc 1 142 3 view .LVU811
 2334 0026 FFF7FEFF 		bl	MX_SPI2_Init
 2335              	.LVL112:
 143:Core/Src/init.c ****   MX_TIM3_Init();
 2336              		.loc 1 143 3 view .LVU812
 2337 002a FFF7FEFF 		bl	MX_TIM2_Init
 2338              	.LVL113:
 144:Core/Src/init.c ****   MX_TIM4_Init();
 2339              		.loc 1 144 3 view .LVU813
 2340 002e FFF7FEFF 		bl	MX_TIM3_Init
 2341              	.LVL114:
 145:Core/Src/init.c ****   MX_USART3_UART_Init();
 2342              		.loc 1 145 3 view .LVU814
 2343 0032 FFF7FEFF 		bl	MX_TIM4_Init
 2344              	.LVL115:
 146:Core/Src/init.c ****   MX_FATFS_Init();
 2345              		.loc 1 146 3 view .LVU815
 2346 0036 FFF7FEFF 		bl	MX_USART3_UART_Init
 2347              	.LVL116:
 147:Core/Src/init.c ****   MX_SPI3_Init();
 2348              		.loc 1 147 3 view .LVU816
 2349 003a FFF7FEFF 		bl	MX_FATFS_Init
 2350              	.LVL117:
 148:Core/Src/init.c ****   MX_ADC2_Init();
 2351              		.loc 1 148 3 view .LVU817
 2352 003e FFF7FEFF 		bl	MX_SPI3_Init
 2353              	.LVL118:
 149:Core/Src/init.c ****   MX_ADC3_Init();
 2354              		.loc 1 149 3 view .LVU818
 2355 0042 FFF7FEFF 		bl	MX_ADC2_Init
 2356              	.LVL119:
 150:Core/Src/init.c ****   MX_UART4_Init();
ARM GAS  /tmp/cc7RaNIA.s 			page 77


 2357              		.loc 1 150 3 view .LVU819
 2358 0046 FFF7FEFF 		bl	MX_ADC3_Init
 2359              	.LVL120:
 151:Core/Src/init.c ****   MX_USART1_UART_Init();
 2360              		.loc 1 151 3 view .LVU820
 2361 004a FFF7FEFF 		bl	MX_UART4_Init
 2362              	.LVL121:
 152:Core/Src/init.c ****   /* USER CODE BEGIN 2 */
 2363              		.loc 1 152 3 view .LVU821
 2364 004e FFF7FEFF 		bl	MX_USART1_UART_Init
 2365              	.LVL122:
 157:Core/Src/init.c **** 
 2366              		.loc 1 157 1 is_stmt 0 view .LVU822
 2367 0052 08BD     		pop	{r3, pc}
 2368              		.cfi_endproc
 2369              	.LFE350:
 2371              		.global	hdma_usart1_tx
 2372              		.global	hdma_usart1_rx
 2373              		.global	huart3
 2374              		.global	huart1
 2375              		.global	huart4
 2376              		.global	htim4
 2377              		.global	htim3
 2378              		.global	htim2
 2379              		.global	hdma_spi3_tx
 2380              		.global	hdma_spi3_rx
 2381              		.global	hdma_spi1_tx
 2382              		.global	hdma_spi1_rx
 2383              		.global	hspi3
 2384              		.global	hspi2
 2385              		.global	hspi1
 2386              		.global	hospi1
 2387              		.global	hdma_i2c1_tx
 2388              		.global	hdma_i2c1_rx
 2389              		.global	hi2c1
 2390              		.global	hadc3
 2391              		.global	hadc2
 2392              		.section	.bss.hadc2,"aw",%nobits
 2393              		.align	2
 2394              		.set	.LANCHOR9,. + 0
 2397              	hadc2:
 2398 0000 00000000 		.space	112
 2398      00000000 
 2398      00000000 
 2398      00000000 
 2398      00000000 
 2399              		.section	.bss.hadc3,"aw",%nobits
 2400              		.align	2
 2401              		.set	.LANCHOR10,. + 0
 2404              	hadc3:
 2405 0000 00000000 		.space	112
 2405      00000000 
 2405      00000000 
 2405      00000000 
 2405      00000000 
 2406              		.section	.bss.hdma_i2c1_rx,"aw",%nobits
 2407              		.align	2
ARM GAS  /tmp/cc7RaNIA.s 			page 78


 2410              	hdma_i2c1_rx:
 2411 0000 00000000 		.space	120
 2411      00000000 
 2411      00000000 
 2411      00000000 
 2411      00000000 
 2412              		.section	.bss.hdma_i2c1_tx,"aw",%nobits
 2413              		.align	2
 2416              	hdma_i2c1_tx:
 2417 0000 00000000 		.space	120
 2417      00000000 
 2417      00000000 
 2417      00000000 
 2417      00000000 
 2418              		.section	.bss.hdma_spi1_rx,"aw",%nobits
 2419              		.align	2
 2422              	hdma_spi1_rx:
 2423 0000 00000000 		.space	120
 2423      00000000 
 2423      00000000 
 2423      00000000 
 2423      00000000 
 2424              		.section	.bss.hdma_spi1_tx,"aw",%nobits
 2425              		.align	2
 2428              	hdma_spi1_tx:
 2429 0000 00000000 		.space	120
 2429      00000000 
 2429      00000000 
 2429      00000000 
 2429      00000000 
 2430              		.section	.bss.hdma_spi3_rx,"aw",%nobits
 2431              		.align	2
 2434              	hdma_spi3_rx:
 2435 0000 00000000 		.space	120
 2435      00000000 
 2435      00000000 
 2435      00000000 
 2435      00000000 
 2436              		.section	.bss.hdma_spi3_tx,"aw",%nobits
 2437              		.align	2
 2440              	hdma_spi3_tx:
 2441 0000 00000000 		.space	120
 2441      00000000 
 2441      00000000 
 2441      00000000 
 2441      00000000 
 2442              		.section	.bss.hdma_usart1_rx,"aw",%nobits
 2443              		.align	2
 2446              	hdma_usart1_rx:
 2447 0000 00000000 		.space	120
 2447      00000000 
 2447      00000000 
 2447      00000000 
 2447      00000000 
 2448              		.section	.bss.hdma_usart1_tx,"aw",%nobits
 2449              		.align	2
 2452              	hdma_usart1_tx:
ARM GAS  /tmp/cc7RaNIA.s 			page 79


 2453 0000 00000000 		.space	120
 2453      00000000 
 2453      00000000 
 2453      00000000 
 2453      00000000 
 2454              		.section	.bss.hi2c1,"aw",%nobits
 2455              		.align	2
 2456              		.set	.LANCHOR0,. + 0
 2459              	hi2c1:
 2460 0000 00000000 		.space	84
 2460      00000000 
 2460      00000000 
 2460      00000000 
 2460      00000000 
 2461              		.section	.bss.hospi1,"aw",%nobits
 2462              		.align	2
 2463              		.set	.LANCHOR1,. + 0
 2466              	hospi1:
 2467 0000 00000000 		.space	92
 2467      00000000 
 2467      00000000 
 2467      00000000 
 2467      00000000 
 2468              		.section	.bss.hspi1,"aw",%nobits
 2469              		.align	2
 2470              		.set	.LANCHOR2,. + 0
 2473              	hspi1:
 2474 0000 00000000 		.space	136
 2474      00000000 
 2474      00000000 
 2474      00000000 
 2474      00000000 
 2475              		.section	.bss.hspi2,"aw",%nobits
 2476              		.align	2
 2477              		.set	.LANCHOR3,. + 0
 2480              	hspi2:
 2481 0000 00000000 		.space	136
 2481      00000000 
 2481      00000000 
 2481      00000000 
 2481      00000000 
 2482              		.section	.bss.hspi3,"aw",%nobits
 2483              		.align	2
 2484              		.set	.LANCHOR8,. + 0
 2487              	hspi3:
 2488 0000 00000000 		.space	136
 2488      00000000 
 2488      00000000 
 2488      00000000 
 2488      00000000 
 2489              		.section	.bss.htim2,"aw",%nobits
 2490              		.align	2
 2491              		.set	.LANCHOR4,. + 0
 2494              	htim2:
 2495 0000 00000000 		.space	76
 2495      00000000 
 2495      00000000 
ARM GAS  /tmp/cc7RaNIA.s 			page 80


 2495      00000000 
 2495      00000000 
 2496              		.section	.bss.htim3,"aw",%nobits
 2497              		.align	2
 2498              		.set	.LANCHOR5,. + 0
 2501              	htim3:
 2502 0000 00000000 		.space	76
 2502      00000000 
 2502      00000000 
 2502      00000000 
 2502      00000000 
 2503              		.section	.bss.htim4,"aw",%nobits
 2504              		.align	2
 2505              		.set	.LANCHOR6,. + 0
 2508              	htim4:
 2509 0000 00000000 		.space	76
 2509      00000000 
 2509      00000000 
 2509      00000000 
 2509      00000000 
 2510              		.section	.bss.huart1,"aw",%nobits
 2511              		.align	2
 2512              		.set	.LANCHOR12,. + 0
 2515              	huart1:
 2516 0000 00000000 		.space	148
 2516      00000000 
 2516      00000000 
 2516      00000000 
 2516      00000000 
 2517              		.section	.bss.huart3,"aw",%nobits
 2518              		.align	2
 2519              		.set	.LANCHOR7,. + 0
 2522              	huart3:
 2523 0000 00000000 		.space	148
 2523      00000000 
 2523      00000000 
 2523      00000000 
 2523      00000000 
 2524              		.section	.bss.huart4,"aw",%nobits
 2525              		.align	2
 2526              		.set	.LANCHOR11,. + 0
 2529              	huart4:
 2530 0000 00000000 		.space	148
 2530      00000000 
 2530      00000000 
 2530      00000000 
 2530      00000000 
 2531              		.text
 2532              	.Letext0:
 2533              		.file 3 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 2534              		.file 4 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h723xx.h"
 2535              		.file 5 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h"
 2536              		.file 6 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 2537              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h"
 2538              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h"
 2539              		.file 9 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 2540              		.file 10 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
ARM GAS  /tmp/cc7RaNIA.s 			page 81


 2541              		.file 11 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h"
 2542              		.file 12 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h"
 2543              		.file 13 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_adc.h"
 2544              		.file 14 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h"
 2545              		.file 15 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h"
 2546              		.file 16 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_spi.h"
 2547              		.file 17 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h"
 2548              		.file 18 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart.h"
 2549              		.file 19 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart_ex.h"
 2550              		.file 20 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h"
 2551              		.file 21 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h"
 2552              		.file 22 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h"
 2553              		.file 23 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
 2554              		.file 24 "FATFS/App/fatfs.h"
 2555              		.file 25 "<built-in>"
ARM GAS  /tmp/cc7RaNIA.s 			page 82


DEFINED SYMBOLS
                            *ABS*:0000000000000000 init.c
     /tmp/cc7RaNIA.s:17     .text.MPU_Config:0000000000000000 $t
     /tmp/cc7RaNIA.s:24     .text.MPU_Config:0000000000000000 MPU_Config
     /tmp/cc7RaNIA.s:103    .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/cc7RaNIA.s:109    .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/cc7RaNIA.s:311    .text.MX_GPIO_Init:000000000000010c $d
     /tmp/cc7RaNIA.s:319    .text.MX_DMA_Init:0000000000000000 $t
     /tmp/cc7RaNIA.s:325    .text.MX_DMA_Init:0000000000000000 MX_DMA_Init
     /tmp/cc7RaNIA.s:443    .text.MX_DMA_Init:00000000000000a4 $d
     /tmp/cc7RaNIA.s:448    .text.Error_Handler:0000000000000000 $t
     /tmp/cc7RaNIA.s:455    .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/cc7RaNIA.s:487    .text.MX_I2C1_Init:0000000000000000 $t
     /tmp/cc7RaNIA.s:493    .text.MX_I2C1_Init:0000000000000000 MX_I2C1_Init
     /tmp/cc7RaNIA.s:575    .text.MX_I2C1_Init:0000000000000048 $d
     /tmp/cc7RaNIA.s:582    .text.MX_OCTOSPI1_Init:0000000000000000 $t
     /tmp/cc7RaNIA.s:588    .text.MX_OCTOSPI1_Init:0000000000000000 MX_OCTOSPI1_Init
     /tmp/cc7RaNIA.s:706    .text.MX_OCTOSPI1_Init:0000000000000068 $d
     /tmp/cc7RaNIA.s:712    .text.MX_SPI1_Init:0000000000000000 $t
     /tmp/cc7RaNIA.s:718    .text.MX_SPI1_Init:0000000000000000 MX_SPI1_Init
     /tmp/cc7RaNIA.s:818    .text.MX_SPI1_Init:0000000000000054 $d
     /tmp/cc7RaNIA.s:824    .text.MX_SPI2_Init:0000000000000000 $t
     /tmp/cc7RaNIA.s:830    .text.MX_SPI2_Init:0000000000000000 MX_SPI2_Init
     /tmp/cc7RaNIA.s:930    .text.MX_SPI2_Init:0000000000000054 $d
     /tmp/cc7RaNIA.s:936    .text.MX_TIM2_Init:0000000000000000 $t
     /tmp/cc7RaNIA.s:942    .text.MX_TIM2_Init:0000000000000000 MX_TIM2_Init
     /tmp/cc7RaNIA.s:1046   .text.MX_TIM2_Init:0000000000000064 $d
     /tmp/cc7RaNIA.s:1051   .text.MX_TIM3_Init:0000000000000000 $t
     /tmp/cc7RaNIA.s:1057   .text.MX_TIM3_Init:0000000000000000 MX_TIM3_Init
     /tmp/cc7RaNIA.s:1161   .text.MX_TIM3_Init:0000000000000064 $d
     /tmp/cc7RaNIA.s:1167   .text.MX_TIM4_Init:0000000000000000 $t
     /tmp/cc7RaNIA.s:1173   .text.MX_TIM4_Init:0000000000000000 MX_TIM4_Init
     /tmp/cc7RaNIA.s:1277   .text.MX_TIM4_Init:0000000000000064 $d
     /tmp/cc7RaNIA.s:1283   .text.MX_USART3_UART_Init:0000000000000000 $t
     /tmp/cc7RaNIA.s:1289   .text.MX_USART3_UART_Init:0000000000000000 MX_USART3_UART_Init
     /tmp/cc7RaNIA.s:1388   .text.MX_USART3_UART_Init:0000000000000058 $d
     /tmp/cc7RaNIA.s:1394   .text.MX_SPI3_Init:0000000000000000 $t
     /tmp/cc7RaNIA.s:1400   .text.MX_SPI3_Init:0000000000000000 MX_SPI3_Init
     /tmp/cc7RaNIA.s:1500   .text.MX_SPI3_Init:0000000000000054 $d
     /tmp/cc7RaNIA.s:1506   .text.MX_ADC2_Init:0000000000000000 $t
     /tmp/cc7RaNIA.s:1512   .text.MX_ADC2_Init:0000000000000000 MX_ADC2_Init
     /tmp/cc7RaNIA.s:1645   .text.MX_ADC2_Init:0000000000000078 $d
     /tmp/cc7RaNIA.s:1652   .text.MX_ADC3_Init:0000000000000000 $t
     /tmp/cc7RaNIA.s:1658   .text.MX_ADC3_Init:0000000000000000 MX_ADC3_Init
     /tmp/cc7RaNIA.s:1801   .text.MX_ADC3_Init:0000000000000080 $d
     /tmp/cc7RaNIA.s:1807   .text.MX_UART4_Init:0000000000000000 $t
     /tmp/cc7RaNIA.s:1813   .text.MX_UART4_Init:0000000000000000 MX_UART4_Init
     /tmp/cc7RaNIA.s:1912   .text.MX_UART4_Init:0000000000000058 $d
     /tmp/cc7RaNIA.s:1918   .text.MX_USART1_UART_Init:0000000000000000 $t
     /tmp/cc7RaNIA.s:1924   .text.MX_USART1_UART_Init:0000000000000000 MX_USART1_UART_Init
     /tmp/cc7RaNIA.s:2023   .text.MX_USART1_UART_Init:0000000000000058 $d
     /tmp/cc7RaNIA.s:2029   .text.SystemClock_Config:0000000000000000 $t
     /tmp/cc7RaNIA.s:2036   .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/cc7RaNIA.s:2202   .text.SystemClock_Config:00000000000000a4 $d
     /tmp/cc7RaNIA.s:2207   .text.PeriphCommonClock_Config:0000000000000000 $t
     /tmp/cc7RaNIA.s:2214   .text.PeriphCommonClock_Config:0000000000000000 PeriphCommonClock_Config
     /tmp/cc7RaNIA.s:2288   .text.init:0000000000000000 $t
ARM GAS  /tmp/cc7RaNIA.s 			page 83


     /tmp/cc7RaNIA.s:2295   .text.init:0000000000000000 init
     /tmp/cc7RaNIA.s:2452   .bss.hdma_usart1_tx:0000000000000000 hdma_usart1_tx
     /tmp/cc7RaNIA.s:2446   .bss.hdma_usart1_rx:0000000000000000 hdma_usart1_rx
     /tmp/cc7RaNIA.s:2522   .bss.huart3:0000000000000000 huart3
     /tmp/cc7RaNIA.s:2515   .bss.huart1:0000000000000000 huart1
     /tmp/cc7RaNIA.s:2529   .bss.huart4:0000000000000000 huart4
     /tmp/cc7RaNIA.s:2508   .bss.htim4:0000000000000000 htim4
     /tmp/cc7RaNIA.s:2501   .bss.htim3:0000000000000000 htim3
     /tmp/cc7RaNIA.s:2494   .bss.htim2:0000000000000000 htim2
     /tmp/cc7RaNIA.s:2440   .bss.hdma_spi3_tx:0000000000000000 hdma_spi3_tx
     /tmp/cc7RaNIA.s:2434   .bss.hdma_spi3_rx:0000000000000000 hdma_spi3_rx
     /tmp/cc7RaNIA.s:2428   .bss.hdma_spi1_tx:0000000000000000 hdma_spi1_tx
     /tmp/cc7RaNIA.s:2422   .bss.hdma_spi1_rx:0000000000000000 hdma_spi1_rx
     /tmp/cc7RaNIA.s:2487   .bss.hspi3:0000000000000000 hspi3
     /tmp/cc7RaNIA.s:2480   .bss.hspi2:0000000000000000 hspi2
     /tmp/cc7RaNIA.s:2473   .bss.hspi1:0000000000000000 hspi1
     /tmp/cc7RaNIA.s:2466   .bss.hospi1:0000000000000000 hospi1
     /tmp/cc7RaNIA.s:2416   .bss.hdma_i2c1_tx:0000000000000000 hdma_i2c1_tx
     /tmp/cc7RaNIA.s:2410   .bss.hdma_i2c1_rx:0000000000000000 hdma_i2c1_rx
     /tmp/cc7RaNIA.s:2459   .bss.hi2c1:0000000000000000 hi2c1
     /tmp/cc7RaNIA.s:2404   .bss.hadc3:0000000000000000 hadc3
     /tmp/cc7RaNIA.s:2397   .bss.hadc2:0000000000000000 hadc2
     /tmp/cc7RaNIA.s:2393   .bss.hadc2:0000000000000000 $d
     /tmp/cc7RaNIA.s:2400   .bss.hadc3:0000000000000000 $d
     /tmp/cc7RaNIA.s:2407   .bss.hdma_i2c1_rx:0000000000000000 $d
     /tmp/cc7RaNIA.s:2413   .bss.hdma_i2c1_tx:0000000000000000 $d
     /tmp/cc7RaNIA.s:2419   .bss.hdma_spi1_rx:0000000000000000 $d
     /tmp/cc7RaNIA.s:2425   .bss.hdma_spi1_tx:0000000000000000 $d
     /tmp/cc7RaNIA.s:2431   .bss.hdma_spi3_rx:0000000000000000 $d
     /tmp/cc7RaNIA.s:2437   .bss.hdma_spi3_tx:0000000000000000 $d
     /tmp/cc7RaNIA.s:2443   .bss.hdma_usart1_rx:0000000000000000 $d
     /tmp/cc7RaNIA.s:2449   .bss.hdma_usart1_tx:0000000000000000 $d
     /tmp/cc7RaNIA.s:2455   .bss.hi2c1:0000000000000000 $d
     /tmp/cc7RaNIA.s:2462   .bss.hospi1:0000000000000000 $d
     /tmp/cc7RaNIA.s:2469   .bss.hspi1:0000000000000000 $d
     /tmp/cc7RaNIA.s:2476   .bss.hspi2:0000000000000000 $d
     /tmp/cc7RaNIA.s:2483   .bss.hspi3:0000000000000000 $d
     /tmp/cc7RaNIA.s:2490   .bss.htim2:0000000000000000 $d
     /tmp/cc7RaNIA.s:2497   .bss.htim3:0000000000000000 $d
     /tmp/cc7RaNIA.s:2504   .bss.htim4:0000000000000000 $d
     /tmp/cc7RaNIA.s:2511   .bss.huart1:0000000000000000 $d
     /tmp/cc7RaNIA.s:2518   .bss.huart3:0000000000000000 $d
     /tmp/cc7RaNIA.s:2525   .bss.huart4:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_MPU_Disable
HAL_MPU_ConfigRegion
HAL_MPU_Enable
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_I2C_Init
HAL_I2CEx_ConfigAnalogFilter
HAL_I2CEx_ConfigDigitalFilter
HAL_OSPI_Init
HAL_OSPIM_Config
ARM GAS  /tmp/cc7RaNIA.s 			page 84


HAL_SPI_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
HAL_UART_Init
HAL_UARTEx_SetTxFifoThreshold
HAL_UARTEx_SetRxFifoThreshold
HAL_UARTEx_DisableFifoMode
memset
HAL_ADC_Init
HAL_ADC_ConfigChannel
HAL_PWREx_ConfigSupply
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
MX_FATFS_Init
