# Synopsys Constraint Checker(syntax only), version maplat, Build 1612R, built Dec  5 2016
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Sat Feb 08 10:59:44 2025


##### DESIGN INFO #######################################################

Top View:                "U409_TOP"
Constraint File(s):      "D:\AmigaPCI\U409\U409_TOP.sdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start                                Requested     Requested     Clock                       Clock                Clock
Clock                                Frequency     Period        Type                        Group                Load 
-----------------------------------------------------------------------------------------------------------------------
CLK6                                 6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK28_IN                             28.6 MHz      34.916        declared                    default_clkgroup     9    
CLK40_IN                             40.0 MHz      25.000        declared                    default_clkgroup     46   
U409_TOP|CLK80_OUT_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     27   
=======================================================================================================================
