$date
	Mon Jun  8 03:09:38 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module EXOR_TE $end
$var wire 1 ! OUT $end
$var reg 2 " IN [1:0] $end
$var integer 32 # i [31:0] $end
$scope module EXOR $end
$var wire 1 $ IN1 $end
$var wire 1 % IN2 $end
$var wire 1 ! OUT $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
b0 #
b0 "
0!
$end
#100
1!
1$
b1 #
b1 "
#200
0$
1%
b10 #
b10 "
#300
0!
1$
b11 #
b11 "
#400
0$
0%
b100 #
b0 "
#500
1!
1$
b101 #
b1 "
