#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu May 14 20:19:45 2020
# Process ID: 23728
# Current directory: C:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1
# Command line: vivado.exe -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file: C:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file: C:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1\vivado.jou
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.cache/ip 
Command: synth_design -top bd_0_hls_inst_0 -part xc7z020clg484-1 -directive sdx_optimization_effort_high -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7416 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 951.832 ; gain = 233.395
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bd_0_hls_inst_0' [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.vhd:81]
INFO: [Synth 8-3491] module 'passthrough' declared at 'c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/passthrough.vhd:12' bound to instance 'U0' of component 'passthrough' [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.vhd:143]
INFO: [Synth 8-638] synthesizing module 'passthrough' [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/passthrough.vhd:37]
INFO: [Synth 8-3491] module 'Block_proc' declared at 'c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/Block_proc.vhd:12' bound to instance 'Block_proc_U0' of component 'Block_proc' [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/passthrough.vhd:262]
INFO: [Synth 8-638] synthesizing module 'Block_proc' [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/Block_proc.vhd:30]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/Block_proc.vhd:40]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/Block_proc.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Block_proc' (1#1) [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/Block_proc.vhd:30]
INFO: [Synth 8-3491] module 'AXIvideo2Mat_DMA' declared at 'c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/AXIvideo2Mat_DMA.vhd:12' bound to instance 'AXIvideo2Mat_DMA_U0' of component 'AXIvideo2Mat_DMA' [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/passthrough.vhd:278]
INFO: [Synth 8-638] synthesizing module 'AXIvideo2Mat_DMA' [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/AXIvideo2Mat_DMA.vhd:51]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/AXIvideo2Mat_DMA.vhd:70]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/AXIvideo2Mat_DMA.vhd:73]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/AXIvideo2Mat_DMA.vhd:77]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/AXIvideo2Mat_DMA.vhd:96]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/AXIvideo2Mat_DMA.vhd:108]
	Parameter DataWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_AXI_video_strm_V_data_V_U' of component 'regslice_both' [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/AXIvideo2Mat_DMA.vhd:164]
INFO: [Synth 8-638] synthesizing module 'regslice_both' [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/regslice_core.vhd:22]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter W bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'ibuf' declared at 'c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/regslice_core.vhd:575' bound to instance 'ibuf_inst' of component 'ibuf' [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/regslice_core.vhd:65]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_ibuf' [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_ibuf' (2#1) [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'obuf' declared at 'c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/regslice_core.vhd:620' bound to instance 'obuf_inst' of component 'obuf' [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/regslice_core.vhd:76]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_obuf' [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/regslice_core.vhd:632]
	Parameter W bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_obuf' (3#1) [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/regslice_core.vhd:632]
INFO: [Synth 8-256] done synthesizing module 'regslice_both' (4#1) [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/regslice_core.vhd:22]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_AXI_video_strm_V_keep_V_U' of component 'regslice_both' [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/AXIvideo2Mat_DMA.vhd:178]
INFO: [Synth 8-638] synthesizing module 'regslice_both__parameterized1' [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/regslice_core.vhd:22]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'ibuf' declared at 'c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/regslice_core.vhd:575' bound to instance 'ibuf_inst' of component 'ibuf' [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/regslice_core.vhd:65]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_ibuf__parameterized0' [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_ibuf__parameterized0' (4#1) [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'obuf' declared at 'c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/regslice_core.vhd:620' bound to instance 'obuf_inst' of component 'obuf' [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/regslice_core.vhd:76]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_obuf__parameterized0' [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/regslice_core.vhd:632]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_obuf__parameterized0' (4#1) [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/regslice_core.vhd:632]
INFO: [Synth 8-256] done synthesizing module 'regslice_both__parameterized1' (4#1) [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/regslice_core.vhd:22]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_AXI_video_strm_V_strb_V_U' of component 'regslice_both' [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/AXIvideo2Mat_DMA.vhd:192]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_AXI_video_strm_V_user_V_U' of component 'regslice_both' [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/AXIvideo2Mat_DMA.vhd:206]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_AXI_video_strm_V_last_V_U' of component 'regslice_both' [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/AXIvideo2Mat_DMA.vhd:220]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_AXI_video_strm_V_id_V_U' of component 'regslice_both' [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/AXIvideo2Mat_DMA.vhd:234]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_AXI_video_strm_V_dest_V_U' of component 'regslice_both' [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/AXIvideo2Mat_DMA.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'AXIvideo2Mat_DMA' (5#1) [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/AXIvideo2Mat_DMA.vhd:51]
INFO: [Synth 8-3491] module 'Mat2AXIvideo_DMA' declared at 'c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/Mat2AXIvideo_DMA.vhd:12' bound to instance 'Mat2AXIvideo_DMA_U0' of component 'Mat2AXIvideo_DMA' [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/passthrough.vhd:315]
INFO: [Synth 8-638] synthesizing module 'Mat2AXIvideo_DMA' [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/Mat2AXIvideo_DMA.vhd:42]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/Mat2AXIvideo_DMA.vhd:60]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/Mat2AXIvideo_DMA.vhd:63]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/Mat2AXIvideo_DMA.vhd:68]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/Mat2AXIvideo_DMA.vhd:87]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/Mat2AXIvideo_DMA.vhd:108]
	Parameter DataWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_AXI_video_strm_V_data_V_U' of component 'regslice_both' [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/Mat2AXIvideo_DMA.vhd:159]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_AXI_video_strm_V_keep_V_U' of component 'regslice_both' [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/Mat2AXIvideo_DMA.vhd:173]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_AXI_video_strm_V_strb_V_U' of component 'regslice_both' [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/Mat2AXIvideo_DMA.vhd:187]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_AXI_video_strm_V_user_V_U' of component 'regslice_both' [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/Mat2AXIvideo_DMA.vhd:201]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_AXI_video_strm_V_last_V_U' of component 'regslice_both' [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/Mat2AXIvideo_DMA.vhd:215]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_AXI_video_strm_V_id_V_U' of component 'regslice_both' [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/Mat2AXIvideo_DMA.vhd:229]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_AXI_video_strm_V_dest_V_U' of component 'regslice_both' [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/Mat2AXIvideo_DMA.vhd:243]
INFO: [Synth 8-256] done synthesizing module 'Mat2AXIvideo_DMA' (6#1) [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/Mat2AXIvideo_DMA.vhd:42]
INFO: [Synth 8-3491] module 'fifo_w10_d2_A' declared at 'c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/fifo_w10_d2_A.vhd:47' bound to instance 'img_1_rows_V_c_U' of component 'fifo_w10_d2_A' [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/passthrough.vhd:343]
INFO: [Synth 8-638] synthesizing module 'fifo_w10_d2_A' [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/fifo_w10_d2_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'fifo_w10_d2_A_shiftReg' declared at 'c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/fifo_w10_d2_A.vhd:10' bound to instance 'U_fifo_w10_d2_A_shiftReg' of component 'fifo_w10_d2_A_shiftReg' [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/fifo_w10_d2_A.vhd:124]
INFO: [Synth 8-638] synthesizing module 'fifo_w10_d2_A_shiftReg' [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/fifo_w10_d2_A.vhd:23]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w10_d2_A_shiftReg' (7#1) [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/fifo_w10_d2_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w10_d2_A' (8#1) [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/fifo_w10_d2_A.vhd:66]
INFO: [Synth 8-3491] module 'fifo_w11_d2_A' declared at 'c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/fifo_w11_d2_A.vhd:47' bound to instance 'img_1_cols_V_c_U' of component 'fifo_w11_d2_A' [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/passthrough.vhd:356]
INFO: [Synth 8-638] synthesizing module 'fifo_w11_d2_A' [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/fifo_w11_d2_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'fifo_w11_d2_A_shiftReg' declared at 'c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/fifo_w11_d2_A.vhd:10' bound to instance 'U_fifo_w11_d2_A_shiftReg' of component 'fifo_w11_d2_A_shiftReg' [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/fifo_w11_d2_A.vhd:124]
INFO: [Synth 8-638] synthesizing module 'fifo_w11_d2_A_shiftReg' [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/fifo_w11_d2_A.vhd:23]
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w11_d2_A_shiftReg' (9#1) [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/fifo_w11_d2_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w11_d2_A' (10#1) [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/fifo_w11_d2_A.vhd:66]
INFO: [Synth 8-3491] module 'fifo_w8_d2_A' declared at 'c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/fifo_w8_d2_A.vhd:47' bound to instance 'img_1_data_stream_0_U' of component 'fifo_w8_d2_A' [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/passthrough.vhd:369]
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d2_A' [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/fifo_w8_d2_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'fifo_w8_d2_A_shiftReg' declared at 'c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/fifo_w8_d2_A.vhd:10' bound to instance 'U_fifo_w8_d2_A_shiftReg' of component 'fifo_w8_d2_A_shiftReg' [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/fifo_w8_d2_A.vhd:124]
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d2_A_shiftReg' [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/fifo_w8_d2_A.vhd:23]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d2_A_shiftReg' (11#1) [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/fifo_w8_d2_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d2_A' (12#1) [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/fifo_w8_d2_A.vhd:66]
INFO: [Synth 8-3491] module 'fifo_w10_d2_A' declared at 'c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/fifo_w10_d2_A.vhd:47' bound to instance 'img_1_rows_V_c4_U' of component 'fifo_w10_d2_A' [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/passthrough.vhd:382]
INFO: [Synth 8-3491] module 'fifo_w11_d2_A' declared at 'c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/fifo_w11_d2_A.vhd:47' bound to instance 'img_1_cols_V_c5_U' of component 'fifo_w11_d2_A' [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/passthrough.vhd:395]
INFO: [Synth 8-3491] module 'start_for_Mat2AXIbkb' declared at 'c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/start_for_Mat2AXIbkb.vhd:47' bound to instance 'start_for_Mat2AXIbkb_U' of component 'start_for_Mat2AXIbkb' [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/passthrough.vhd:408]
INFO: [Synth 8-638] synthesizing module 'start_for_Mat2AXIbkb' [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/start_for_Mat2AXIbkb.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'start_for_Mat2AXIbkb_shiftReg' declared at 'c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/start_for_Mat2AXIbkb.vhd:10' bound to instance 'U_start_for_Mat2AXIbkb_shiftReg' of component 'start_for_Mat2AXIbkb_shiftReg' [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/start_for_Mat2AXIbkb.vhd:124]
INFO: [Synth 8-638] synthesizing module 'start_for_Mat2AXIbkb_shiftReg' [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/start_for_Mat2AXIbkb.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_Mat2AXIbkb_shiftReg' (13#1) [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/start_for_Mat2AXIbkb.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_Mat2AXIbkb' (14#1) [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/start_for_Mat2AXIbkb.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'passthrough' (15#1) [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/4f3d/hdl/vhdl/passthrough.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'bd_0_hls_inst_0' (16#1) [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.vhd:81]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1029.363 ; gain = 310.926
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1029.363 ; gain = 310.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1029.363 ; gain = 310.926
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1029.363 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/passthrough_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/passthrough_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1128.570 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1140.168 ; gain = 11.598
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1140.168 ; gain = 421.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1140.168 ; gain = 421.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1140.168 ; gain = 421.730
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1140.168 ; gain = 421.730
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_keep_V_U' (regslice_both__parameterized1) to 'U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_strb_V_U'
INFO: [Synth 8-223] decloning instance 'U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_user_V_U' (regslice_both__parameterized1) to 'U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_id_V_U'
INFO: [Synth 8-223] decloning instance 'U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_user_V_U' (regslice_both__parameterized1) to 'U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_dest_V_U'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 6     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 8     
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 35    
	                1 Bit    Registers := 29    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 22    
	   4 Input      2 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 76    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Block_proc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module xil_defaultlib_ibuf 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xil_defaultlib_obuf 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xil_defaultlib_ibuf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xil_defaultlib_obuf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module AXIvideo2Mat_DMA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Mat2AXIvideo_DMA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w10_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module fifo_w10_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w11_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module fifo_w11_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_Mat2AXIbkb_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Mat2AXIbkb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'U0/img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[0][0]' (FDE) to 'U0/img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'U0/img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[1][1]' (FDE) to 'U0/img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'U0/img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[0][1]' (FDE) to 'U0/img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'U0/img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[1][2]' (FDE) to 'U0/img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'U0/img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[0][2]' (FDE) to 'U0/img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'U0/img_1_cols_V_c_U/U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[0][0]' (FDE) to 'U0/img_1_cols_V_c_U/U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'U0/img_1_cols_V_c_U/U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[1][1]' (FDE) to 'U0/img_1_cols_V_c_U/U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'U0/img_1_cols_V_c_U/U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[0][1]' (FDE) to 'U0/img_1_cols_V_c_U/U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'U0/img_1_cols_V_c_U/U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[1][2]' (FDE) to 'U0/img_1_cols_V_c_U/U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'U0/img_1_cols_V_c_U/U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[0][2]' (FDE) to 'U0/img_1_cols_V_c_U/U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[0][3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\Block_proc_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\Block_proc_U0/ap_done_reg_reg )
INFO: [Synth 8-3886] merging instance 'U0/img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[1][3]' (FDE) to 'U0/img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'U0/img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[0][3]' (FDE) to 'U0/img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'U0/img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[1][4]' (FDE) to 'U0/img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'U0/img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[0][4]' (FDE) to 'U0/img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'U0/img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[0][5]' (FDE) to 'U0/img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'U0/img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[1][6]' (FDE) to 'U0/img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'U0/img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[0][6]' (FDE) to 'U0/img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'U0/img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[1][7]' (FDE) to 'U0/img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'U0/img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[0][7]' (FDE) to 'U0/img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'U0/img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[1][8]' (FDE) to 'U0/img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[1][5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[0][8] )
INFO: [Synth 8-3886] merging instance 'U0/img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[1][9]' (FDE) to 'U0/img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_DMA_U0/ret_V_reg_264_reg[10]' (FDE) to 'U0/Mat2AXIvideo_DMA_U0/ret_V_reg_264_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_DMA_U0/ret_V_reg_264_reg[11]' (FDE) to 'U0/Mat2AXIvideo_DMA_U0/ret_V_reg_264_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_DMA_U0/ret_V_reg_264_reg[12]' (FDE) to 'U0/Mat2AXIvideo_DMA_U0/ret_V_reg_264_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_DMA_U0/ret_V_reg_264_reg[13]' (FDE) to 'U0/Mat2AXIvideo_DMA_U0/ret_V_reg_264_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_DMA_U0/ret_V_reg_264_reg[14]' (FDE) to 'U0/Mat2AXIvideo_DMA_U0/ret_V_reg_264_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_DMA_U0/ret_V_reg_264_reg[15]' (FDE) to 'U0/Mat2AXIvideo_DMA_U0/ret_V_reg_264_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_DMA_U0/ret_V_reg_264_reg[16]' (FDE) to 'U0/Mat2AXIvideo_DMA_U0/ret_V_reg_264_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_DMA_U0/ret_V_reg_264_reg[17]' (FDE) to 'U0/Mat2AXIvideo_DMA_U0/ret_V_reg_264_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_DMA_U0/ret_V_reg_264_reg[18]' (FDE) to 'U0/Mat2AXIvideo_DMA_U0/ret_V_reg_264_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_DMA_U0/ret_V_reg_264_reg[19]' (FDE) to 'U0/Mat2AXIvideo_DMA_U0/ret_V_reg_264_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_DMA_U0/ret_V_reg_264_reg[20]' (FDE) to 'U0/Mat2AXIvideo_DMA_U0/ret_V_reg_264_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_DMA_U0/ret_V_reg_264_reg[21]' (FDE) to 'U0/Mat2AXIvideo_DMA_U0/ret_V_reg_264_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_DMA_U0/ret_V_reg_264_reg[22]' (FDE) to 'U0/Mat2AXIvideo_DMA_U0/ret_V_reg_264_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_DMA_U0/ret_V_reg_264_reg[23]' (FDE) to 'U0/Mat2AXIvideo_DMA_U0/ret_V_reg_264_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_DMA_U0/ret_V_reg_264_reg[24]' (FDE) to 'U0/Mat2AXIvideo_DMA_U0/ret_V_reg_264_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_DMA_U0/ret_V_reg_264_reg[25]' (FDE) to 'U0/Mat2AXIvideo_DMA_U0/ret_V_reg_264_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_DMA_U0/ret_V_reg_264_reg[26]' (FDE) to 'U0/Mat2AXIvideo_DMA_U0/ret_V_reg_264_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_DMA_U0/ret_V_reg_264_reg[27]' (FDE) to 'U0/Mat2AXIvideo_DMA_U0/ret_V_reg_264_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_DMA_U0/ret_V_reg_264_reg[28]' (FDE) to 'U0/Mat2AXIvideo_DMA_U0/ret_V_reg_264_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_DMA_U0/ret_V_reg_264_reg[29]' (FDE) to 'U0/Mat2AXIvideo_DMA_U0/ret_V_reg_264_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_DMA_U0/ret_V_reg_264_reg[30]' (FDE) to 'U0/Mat2AXIvideo_DMA_U0/ret_V_reg_264_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\Mat2AXIvideo_DMA_U0/ap_done_reg_reg )
INFO: [Synth 8-3886] merging instance 'U0/img_1_cols_V_c_U/U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[1][3]' (FDE) to 'U0/img_1_cols_V_c_U/U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'U0/img_1_cols_V_c_U/U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[0][3]' (FDE) to 'U0/img_1_cols_V_c_U/U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'U0/img_1_cols_V_c_U/U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[1][4]' (FDE) to 'U0/img_1_cols_V_c_U/U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'U0/img_1_cols_V_c_U/U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[0][4]' (FDE) to 'U0/img_1_cols_V_c_U/U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'U0/img_1_cols_V_c_U/U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[1][5]' (FDE) to 'U0/img_1_cols_V_c_U/U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'U0/img_1_cols_V_c_U/U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[0][5]' (FDE) to 'U0/img_1_cols_V_c_U/U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'U0/img_1_cols_V_c_U/U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[1][6]' (FDE) to 'U0/img_1_cols_V_c_U/U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'U0/img_1_cols_V_c_U/U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[0][6]' (FDE) to 'U0/img_1_cols_V_c_U/U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'U0/img_1_cols_V_c_U/U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[0][7]' (FDE) to 'U0/img_1_cols_V_c_U/U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'U0/img_1_cols_V_c_U/U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[1][8]' (FDE) to 'U0/img_1_cols_V_c_U/U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'U0/img_1_cols_V_c_U/U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[0][8]' (FDE) to 'U0/img_1_cols_V_c_U/U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'U0/img_1_cols_V_c_U/U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[1][9]' (FDE) to 'U0/img_1_cols_V_c_U/U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[1][7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\img_1_cols_V_c_U/U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3886] merging instance 'U0/img_1_cols_V_c_U/U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[1][10]' (FDE) to 'U0/img_1_cols_V_c_U/U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\img_1_cols_V_c_U/U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\AXIvideo2Mat_DMA_U0/ap_done_reg_reg )
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_DMA_U0/ret_V_1_reg_269_reg[11]' (FDE) to 'U0/Mat2AXIvideo_DMA_U0/ret_V_1_reg_269_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_DMA_U0/ret_V_1_reg_269_reg[12]' (FDE) to 'U0/Mat2AXIvideo_DMA_U0/ret_V_1_reg_269_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_DMA_U0/ret_V_1_reg_269_reg[13]' (FDE) to 'U0/Mat2AXIvideo_DMA_U0/ret_V_1_reg_269_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_DMA_U0/ret_V_1_reg_269_reg[14]' (FDE) to 'U0/Mat2AXIvideo_DMA_U0/ret_V_1_reg_269_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_DMA_U0/ret_V_1_reg_269_reg[15]' (FDE) to 'U0/Mat2AXIvideo_DMA_U0/ret_V_1_reg_269_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_DMA_U0/ret_V_1_reg_269_reg[16]' (FDE) to 'U0/Mat2AXIvideo_DMA_U0/ret_V_1_reg_269_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_DMA_U0/ret_V_1_reg_269_reg[17]' (FDE) to 'U0/Mat2AXIvideo_DMA_U0/ret_V_1_reg_269_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_DMA_U0/ret_V_1_reg_269_reg[18]' (FDE) to 'U0/Mat2AXIvideo_DMA_U0/ret_V_1_reg_269_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_DMA_U0/ret_V_1_reg_269_reg[19]' (FDE) to 'U0/Mat2AXIvideo_DMA_U0/ret_V_1_reg_269_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_DMA_U0/ret_V_1_reg_269_reg[20]' (FDE) to 'U0/Mat2AXIvideo_DMA_U0/ret_V_1_reg_269_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_DMA_U0/ret_V_1_reg_269_reg[21]' (FDE) to 'U0/Mat2AXIvideo_DMA_U0/ret_V_1_reg_269_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_DMA_U0/ret_V_1_reg_269_reg[22]' (FDE) to 'U0/Mat2AXIvideo_DMA_U0/ret_V_1_reg_269_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_DMA_U0/ret_V_1_reg_269_reg[23]' (FDE) to 'U0/Mat2AXIvideo_DMA_U0/ret_V_1_reg_269_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_DMA_U0/ret_V_1_reg_269_reg[24]' (FDE) to 'U0/Mat2AXIvideo_DMA_U0/ret_V_1_reg_269_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_DMA_U0/ret_V_1_reg_269_reg[25]' (FDE) to 'U0/Mat2AXIvideo_DMA_U0/ret_V_1_reg_269_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_DMA_U0/ret_V_1_reg_269_reg[26]' (FDE) to 'U0/Mat2AXIvideo_DMA_U0/ret_V_1_reg_269_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_DMA_U0/ret_V_1_reg_269_reg[27]' (FDE) to 'U0/Mat2AXIvideo_DMA_U0/ret_V_1_reg_269_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_DMA_U0/ret_V_1_reg_269_reg[28]' (FDE) to 'U0/Mat2AXIvideo_DMA_U0/ret_V_1_reg_269_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_DMA_U0/ret_V_1_reg_269_reg[29]' (FDE) to 'U0/Mat2AXIvideo_DMA_U0/ret_V_1_reg_269_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_DMA_U0/ret_V_1_reg_269_reg[30]' (FDE) to 'U0/Mat2AXIvideo_DMA_U0/ret_V_1_reg_269_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_user_V_U/ibuf_inst/ireg_reg[0] )
INFO: [Synth 8-3886] merging instance 'U0/img_1_rows_V_c4_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[0][0]' (FDE) to 'U0/img_1_rows_V_c4_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'U0/img_1_rows_V_c4_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[1][1]' (FDE) to 'U0/img_1_rows_V_c4_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'U0/img_1_rows_V_c4_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[0][1]' (FDE) to 'U0/img_1_rows_V_c4_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'U0/img_1_rows_V_c4_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[1][2]' (FDE) to 'U0/img_1_rows_V_c4_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'U0/img_1_rows_V_c4_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[0][2]' (FDE) to 'U0/img_1_rows_V_c4_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'U0/img_1_rows_V_c4_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[1][3]' (FDE) to 'U0/img_1_rows_V_c4_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'U0/img_1_rows_V_c4_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[0][3]' (FDE) to 'U0/img_1_rows_V_c4_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'U0/img_1_rows_V_c4_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[1][4]' (FDE) to 'U0/img_1_rows_V_c4_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'U0/img_1_rows_V_c4_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[0][4]' (FDE) to 'U0/img_1_rows_V_c4_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'U0/img_1_rows_V_c4_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[0][5]' (FDE) to 'U0/img_1_rows_V_c4_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'U0/img_1_rows_V_c4_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[1][6]' (FDE) to 'U0/img_1_rows_V_c4_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'U0/img_1_rows_V_c4_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[0][6]' (FDE) to 'U0/img_1_rows_V_c4_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'U0/img_1_rows_V_c4_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[1][7]' (FDE) to 'U0/img_1_rows_V_c4_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'U0/img_1_rows_V_c4_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[0][7]' (FDE) to 'U0/img_1_rows_V_c4_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'U0/img_1_rows_V_c4_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[1][8]' (FDE) to 'U0/img_1_rows_V_c4_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'U0/img_1_rows_V_c4_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[1][9]' (FDE) to 'U0/img_1_rows_V_c4_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'U0/AXIvideo2Mat_DMA_U0/rows_V_reg_241_reg[0]' (FDE) to 'U0/AXIvideo2Mat_DMA_U0/rows_V_reg_241_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/AXIvideo2Mat_DMA_U0/rows_V_reg_241_reg[1]' (FDE) to 'U0/AXIvideo2Mat_DMA_U0/rows_V_reg_241_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/AXIvideo2Mat_DMA_U0/rows_V_reg_241_reg[2]' (FDE) to 'U0/AXIvideo2Mat_DMA_U0/rows_V_reg_241_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[0][8]' (FDE) to 'U0/img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[1][5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[1][5] )
INFO: [Synth 8-3886] merging instance 'U0/img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[0][9]' (FDE) to 'U0/img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\img_1_rows_V_c_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3886] merging instance 'U0/img_1_cols_V_c5_U/U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[0][0]' (FDE) to 'U0/img_1_cols_V_c5_U/U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'U0/img_1_cols_V_c5_U/U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[1][1]' (FDE) to 'U0/img_1_cols_V_c5_U/U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'U0/img_1_cols_V_c5_U/U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[0][1]' (FDE) to 'U0/img_1_cols_V_c5_U/U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'U0/img_1_cols_V_c5_U/U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[1][2]' (FDE) to 'U0/img_1_cols_V_c5_U/U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[1][0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\img_1_cols_V_c_U/U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\img_1_cols_V_c_U/U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\img_1_rows_V_c4_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\img_1_rows_V_c4_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\img_1_cols_V_c5_U/U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\img_1_cols_V_c5_U/U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\Mat2AXIvideo_DMA_U0/ret_V_1_reg_269_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\AXIvideo2Mat_DMA_U0/cols_V_reg_246_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\AXIvideo2Mat_DMA_U0/cols_V_reg_246_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\img_1_rows_V_c4_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\img_1_rows_V_c4_U/U_fifo_w10_d2_A_shiftReg/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\img_1_cols_V_c5_U/U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\img_1_cols_V_c5_U/U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\Mat2AXIvideo_DMA_U0/cols_V_reg_259_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\Mat2AXIvideo_DMA_U0/cols_V_reg_259_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\Mat2AXIvideo_DMA_U0/ret_V_1_reg_269_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1140.168 ; gain = 421.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1140.168 ; gain = 421.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1140.168 ; gain = 421.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1140.168 ; gain = 421.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1146.031 ; gain = 427.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1146.031 ; gain = 427.594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1146.031 ; gain = 427.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1146.031 ; gain = 427.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1146.031 ; gain = 427.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1146.031 ; gain = 427.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    50|
|2     |LUT1   |     9|
|3     |LUT2   |    18|
|4     |LUT3   |    79|
|5     |LUT4   |    27|
|6     |LUT5   |    18|
|7     |LUT6   |    37|
|8     |FDRE   |   291|
|9     |FDSE   |    14|
+------+-------+------+

Report Instance Areas: 
+------+----------------------------------------------+--------------------------------------+------+
|      |Instance                                      |Module                                |Cells |
+------+----------------------------------------------+--------------------------------------+------+
|1     |top                                           |                                      |   543|
|2     |  U0                                          |passthrough                           |   543|
|3     |    AXIvideo2Mat_DMA_U0                       |AXIvideo2Mat_DMA                      |   210|
|4     |      regslice_both_AXI_video_strm_V_data_V_U |regslice_both_5                       |    39|
|5     |        ibuf_inst                             |xil_defaultlib_ibuf_6                 |    20|
|6     |        obuf_inst                             |xil_defaultlib_obuf_7                 |    19|
|7     |    Mat2AXIvideo_DMA_U0                       |Mat2AXIvideo_DMA                      |   247|
|8     |      regslice_both_AXI_video_strm_V_data_V_U |regslice_both                         |    46|
|9     |        ibuf_inst                             |xil_defaultlib_ibuf                   |    26|
|10    |        obuf_inst                             |xil_defaultlib_obuf                   |    12|
|11    |      regslice_both_AXI_video_strm_V_keep_V_U |regslice_both__parameterized1         |     8|
|12    |        ibuf_inst                             |xil_defaultlib_ibuf__parameterized0_3 |     4|
|13    |        obuf_inst                             |xil_defaultlib_obuf__parameterized0_4 |     4|
|14    |      regslice_both_AXI_video_strm_V_last_V_U |regslice_both__parameterized1_2       |     9|
|15    |        ibuf_inst                             |xil_defaultlib_ibuf__parameterized0   |     4|
|16    |        obuf_inst                             |xil_defaultlib_obuf__parameterized0   |     5|
|17    |    img_1_cols_V_c5_U                         |fifo_w11_d2_A                         |    10|
|18    |    img_1_cols_V_c_U                          |fifo_w11_d2_A_0                       |     8|
|19    |    img_1_data_stream_0_U                     |fifo_w8_d2_A                          |    40|
|20    |      U_fifo_w8_d2_A_shiftReg                 |fifo_w8_d2_A_shiftReg                 |    32|
|21    |    img_1_rows_V_c4_U                         |fifo_w10_d2_A                         |     9|
|22    |    img_1_rows_V_c_U                          |fifo_w10_d2_A_1                       |     9|
|23    |    start_for_Mat2AXIbkb_U                    |start_for_Mat2AXIbkb                  |    10|
+------+----------------------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1146.031 ; gain = 427.594
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1146.031 ; gain = 316.789
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1146.031 ; gain = 427.594
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1155.348 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 50 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1159.707 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
229 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1159.707 ; gain = 740.391
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1159.707 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = ec5f0f9323278cf9
INFO: [Coretcl 2-1174] Renamed 22 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1159.707 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/localization-hls/Hardware/HLS/HLS_SimpleDesign_ZedBoard/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 14 20:20:20 2020...
