DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "gates"
unitName "gates"
)
]
instances [
(Instance
name "U_0"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 579,0
)
(Instance
name "U_1"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 631,0
)
(Instance
name "U_2"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 651,0
)
(Instance
name "U_3"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 671,0
)
(Instance
name "U_4"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 691,0
)
(Instance
name "U_5"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 711,0
)
(Instance
name "U_6"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 731,0
)
(Instance
name "i_testU_7"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 751,0
)
(Instance
name "U_8"
duLibraryName "LCD"
duName "lcdController"
elements [
(GiElement
name "baudRateDivide"
type "integer"
value "integer((clockFrequency/2.0)/lcdSpiFrequency + 1.0)"
)
(GiElement
name "asciiBitNb"
type "positive"
value "lcdAsciiBitNb"
)
]
mwi 0
uid 911,0
)
(Instance
name "U_9"
duLibraryName "Display"
duName "lcdDisplay"
elements [
(GiElement
name "asciiBitNb"
type "positive"
value "lcdAsciiBitNb"
)
]
mwi 0
uid 941,0
)
]
libraryRefs [
"ieee"
"gates"
]
)
version "32.1"
appVersion "2019.4 (Build 4)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "Z:\\Users\\zas\\work\\repo\\edu\\eln\\project\\eln-display\\Prefs\\..\\Display\\hdl"
)
(vvPair
variable "HDSDir"
value "Z:\\Users\\zas\\work\\repo\\edu\\eln\\project\\eln-display\\Prefs\\..\\Display\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "Z:\\Users\\zas\\work\\repo\\edu\\eln\\project\\eln-display\\Prefs\\..\\Display\\hds\\display@circuit\\student@version.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "Z:\\Users\\zas\\work\\repo\\edu\\eln\\project\\eln-display\\Prefs\\..\\Display\\hds\\display@circuit\\student@version.bd.user"
)
(vvPair
variable "SourceDir"
value "Z:\\Users\\zas\\work\\repo\\edu\\eln\\project\\eln-display\\Prefs\\..\\Display\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "studentVersion"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "Z:\\Users\\zas\\work\\repo\\edu\\eln\\project\\eln-display\\Prefs\\..\\Display\\hds\\display@circuit"
)
(vvPair
variable "d_logical"
value "Z:\\Users\\zas\\work\\repo\\edu\\eln\\project\\eln-display\\Prefs\\..\\Display\\hds\\displayCircuit"
)
(vvPair
variable "date"
value "30.06.2022"
)
(vvPair
variable "day"
value "Do"
)
(vvPair
variable "day_long"
value "Donnerstag"
)
(vvPair
variable "dd"
value "30"
)
(vvPair
variable "entity_name"
value "displayCircuit"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "student@version.bd"
)
(vvPair
variable "f_logical"
value "studentVersion.bd"
)
(vvPair
variable "f_noext"
value "student@version"
)
(vvPair
variable "graphical_source_author"
value "zas"
)
(vvPair
variable "graphical_source_date"
value "30.06.2022"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "ZASE60F"
)
(vvPair
variable "graphical_source_time"
value "14:11:08"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "ZASE60F"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Display"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/$DESIGN_NAME/Display/work"
)
(vvPair
variable "mm"
value "06"
)
(vvPair
variable "module_name"
value "displayCircuit"
)
(vvPair
variable "month"
value "Jun"
)
(vvPair
variable "month_long"
value "Juni"
)
(vvPair
variable "p"
value "Z:\\Users\\zas\\work\\repo\\edu\\eln\\project\\eln-display\\Prefs\\..\\Display\\hds\\display@circuit\\student@version.bd"
)
(vvPair
variable "p_logical"
value "Z:\\Users\\zas\\work\\repo\\edu\\eln\\project\\eln-display\\Prefs\\..\\Display\\hds\\displayCircuit\\studentVersion.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "student@version"
)
(vvPair
variable "this_file_logical"
value "studentVersion"
)
(vvPair
variable "time"
value "14:11:08"
)
(vvPair
variable "unit"
value "displayCircuit"
)
(vvPair
variable "user"
value "zas"
)
(vvPair
variable "version"
value "2019.4 (Build 4)"
)
(vvPair
variable "view"
value "studentVersion"
)
(vvPair
variable "year"
value "2022"
)
(vvPair
variable "yy"
value "22"
)
]
)
LanguageMgr "Vhdl93LangMgr"
uid 319,0
optionalChildren [
*1 (PortIoIn
uid 9,0
shape (CompositeShape
uid 10,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11,0
sl 0
ro 270
xt "5000,44625,6500,45375"
)
(Line
uid 12,0
sl 0
ro 270
xt "6500,45000,7000,45000"
pts [
"6500,45000"
"7000,45000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14,0
va (VaSet
)
xt "-600,44400,4000,45600"
st "button1"
ju 2
blo "4000,45400"
tm "WireNameMgr"
)
)
)
*2 (Net
uid 21,0
decl (Decl
n "button1"
t "std_uLogic"
o 1
suid 1,0
)
declText (MLText
uid 22,0
va (VaSet
font "Courier New,8,0"
)
xt "-6000,12000,9000,12800"
st "button1        : std_uLogic"
)
)
*3 (PortIoIn
uid 23,0
shape (CompositeShape
uid 24,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 25,0
sl 0
ro 270
xt "5000,46625,6500,47375"
)
(Line
uid 26,0
sl 0
ro 270
xt "6500,47000,7000,47000"
pts [
"6500,47000"
"7000,47000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 27,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28,0
va (VaSet
)
xt "-600,46400,4000,47600"
st "button2"
ju 2
blo "4000,47400"
tm "WireNameMgr"
)
)
)
*4 (Net
uid 35,0
decl (Decl
n "button2"
t "std_uLogic"
o 2
suid 2,0
)
declText (MLText
uid 36,0
va (VaSet
font "Courier New,8,0"
)
xt "-6000,12800,9000,13600"
st "button2        : std_uLogic"
)
)
*5 (PortIoIn
uid 37,0
shape (CompositeShape
uid 38,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 39,0
sl 0
ro 270
xt "5000,48625,6500,49375"
)
(Line
uid 40,0
sl 0
ro 270
xt "6500,49000,7000,49000"
pts [
"6500,49000"
"7000,49000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 41,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42,0
va (VaSet
)
xt "-600,48400,4000,49600"
st "button3"
ju 2
blo "4000,49400"
tm "WireNameMgr"
)
)
)
*6 (Net
uid 49,0
decl (Decl
n "button3"
t "std_uLogic"
o 3
suid 3,0
)
declText (MLText
uid 50,0
va (VaSet
font "Courier New,8,0"
)
xt "-6000,13600,9000,14400"
st "button3        : std_uLogic"
)
)
*7 (PortIoIn
uid 51,0
shape (CompositeShape
uid 52,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 53,0
sl 0
ro 270
xt "5000,50625,6500,51375"
)
(Line
uid 54,0
sl 0
ro 270
xt "6500,51000,7000,51000"
pts [
"6500,51000"
"7000,51000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 55,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 56,0
va (VaSet
)
xt "-600,50400,4000,51600"
st "button4"
ju 2
blo "4000,51400"
tm "WireNameMgr"
)
)
)
*8 (Net
uid 63,0
lang 2
decl (Decl
n "button4"
t "std_uLogic"
o 4
suid 4,0
)
declText (MLText
uid 64,0
va (VaSet
font "Courier New,8,0"
)
xt "-6000,14400,9000,15200"
st "button4        : std_uLogic"
)
)
*9 (PortIoIn
uid 65,0
shape (CompositeShape
uid 66,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67,0
sl 0
ro 270
xt "5000,60625,6500,61375"
)
(Line
uid 68,0
sl 0
ro 270
xt "6500,61000,7000,61000"
pts [
"6500,61000"
"7000,61000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 69,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 70,0
va (VaSet
)
xt "600,60400,4000,61600"
st "clock"
ju 2
blo "4000,61400"
tm "WireNameMgr"
)
)
)
*10 (Net
uid 77,0
lang 2
decl (Decl
n "clock"
t "std_ulogic"
o 5
suid 5,0
)
declText (MLText
uid 78,0
va (VaSet
font "Courier New,8,0"
)
xt "-6000,15200,9000,16000"
st "clock          : std_ulogic"
)
)
*11 (PortIoOut
uid 79,0
shape (CompositeShape
uid 80,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 81,0
sl 0
ro 270
xt "85500,91625,87000,92375"
)
(Line
uid 82,0
sl 0
ro 270
xt "85000,92000,85500,92000"
pts [
"85000,92000"
"85500,92000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 83,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 84,0
va (VaSet
)
xt "88000,91400,92300,92600"
st "lcd_A0"
blo "88000,92400"
tm "WireNameMgr"
)
)
)
*12 (Net
uid 91,0
lang 2
decl (Decl
n "lcd_A0"
t "std_uLogic"
o 8
suid 6,0
)
declText (MLText
uid 92,0
va (VaSet
font "Courier New,8,0"
)
xt "-6000,17600,9000,18400"
st "lcd_A0         : std_uLogic"
)
)
*13 (PortIoOut
uid 93,0
shape (CompositeShape
uid 94,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 95,0
sl 0
ro 270
xt "85500,95625,87000,96375"
)
(Line
uid 96,0
sl 0
ro 270
xt "85000,96000,85500,96000"
pts [
"85000,96000"
"85500,96000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 97,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 98,0
va (VaSet
)
xt "88000,95400,94200,96600"
st "lcd_CS1_n"
blo "88000,96400"
tm "WireNameMgr"
)
)
)
*14 (Net
uid 105,0
lang 2
decl (Decl
n "lcd_CS1_n"
t "std_uLogic"
o 9
suid 7,0
)
declText (MLText
uid 106,0
va (VaSet
font "Courier New,8,0"
)
xt "-6000,18400,9000,19200"
st "lcd_CS1_n      : std_uLogic"
)
)
*15 (PortIoOut
uid 107,0
shape (CompositeShape
uid 108,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 109,0
sl 0
ro 270
xt "85500,93625,87000,94375"
)
(Line
uid 110,0
sl 0
ro 270
xt "85000,94000,85500,94000"
pts [
"85000,94000"
"85500,94000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 111,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 112,0
va (VaSet
)
xt "88000,93400,94100,94600"
st "lcd_RST_n"
blo "88000,94400"
tm "WireNameMgr"
)
)
)
*16 (Net
uid 119,0
lang 2
decl (Decl
n "lcd_RST_n"
t "std_uLogic"
o 10
suid 8,0
)
declText (MLText
uid 120,0
va (VaSet
font "Courier New,8,0"
)
xt "-6000,19200,9000,20000"
st "lcd_RST_n      : std_uLogic"
)
)
*17 (PortIoOut
uid 121,0
shape (CompositeShape
uid 122,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 123,0
sl 0
ro 270
xt "85500,87625,87000,88375"
)
(Line
uid 124,0
sl 0
ro 270
xt "85000,88000,85500,88000"
pts [
"85000,88000"
"85500,88000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 125,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 126,0
va (VaSet
)
xt "88000,87400,92900,88600"
st "lcd_SCL"
blo "88000,88400"
tm "WireNameMgr"
)
)
)
*18 (Net
uid 133,0
lang 2
decl (Decl
n "lcd_SCL"
t "std_uLogic"
o 11
suid 9,0
)
declText (MLText
uid 134,0
va (VaSet
font "Courier New,8,0"
)
xt "-6000,20000,9000,20800"
st "lcd_SCL        : std_uLogic"
)
)
*19 (PortIoOut
uid 135,0
shape (CompositeShape
uid 136,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 137,0
sl 0
ro 270
xt "85500,89625,87000,90375"
)
(Line
uid 138,0
sl 0
ro 270
xt "85000,90000,85500,90000"
pts [
"85000,90000"
"85500,90000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 139,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 140,0
va (VaSet
)
xt "88000,89400,92000,90600"
st "lcd_SI"
blo "88000,90400"
tm "WireNameMgr"
)
)
)
*20 (Net
uid 147,0
lang 2
decl (Decl
n "lcd_SI"
t "std_uLogic"
o 12
suid 10,0
)
declText (MLText
uid 148,0
va (VaSet
font "Courier New,8,0"
)
xt "-6000,20800,9000,21600"
st "lcd_SI         : std_uLogic"
)
)
*21 (PortIoIn
uid 149,0
shape (CompositeShape
uid 150,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 151,0
sl 0
ro 270
xt "5000,62625,6500,63375"
)
(Line
uid 152,0
sl 0
ro 270
xt "6500,63000,7000,63000"
pts [
"6500,63000"
"7000,63000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 153,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 154,0
va (VaSet
)
xt "700,62400,4000,63600"
st "reset"
ju 2
blo "4000,63400"
tm "WireNameMgr"
)
)
)
*22 (Net
uid 161,0
lang 2
decl (Decl
n "reset"
t "std_ulogic"
o 6
suid 11,0
)
declText (MLText
uid 162,0
va (VaSet
font "Courier New,8,0"
)
xt "-6000,16000,9000,16800"
st "reset          : std_ulogic"
)
)
*23 (PortIoIn
uid 163,0
shape (CompositeShape
uid 164,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 165,0
sl 0
ro 270
xt "5000,58625,6500,59375"
)
(Line
uid 166,0
sl 0
ro 270
xt "6500,59000,7000,59000"
pts [
"6500,59000"
"7000,59000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 167,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 168,0
va (VaSet
)
xt "-1400,58400,4000,59600"
st "testMode"
ju 2
blo "4000,59400"
tm "WireNameMgr"
)
)
)
*24 (Net
uid 175,0
lang 2
decl (Decl
n "testMode"
t "std_uLogic"
o 7
suid 12,0
)
declText (MLText
uid 176,0
va (VaSet
font "Courier New,8,0"
)
xt "-6000,16800,9000,17600"
st "testMode       : std_uLogic"
)
)
*25 (PortIoOut
uid 177,0
shape (CompositeShape
uid 178,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 179,0
sl 0
ro 270
xt "124500,2625,126000,3375"
)
(Line
uid 180,0
sl 0
ro 270
xt "124000,3000,124500,3000"
pts [
"124000,3000"
"124500,3000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 181,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 182,0
va (VaSet
)
xt "119000,1400,123600,2600"
st "testOut"
blo "119000,2400"
tm "WireNameMgr"
)
)
)
*26 (Net
uid 189,0
lang 2
decl (Decl
n "testOut"
t "std_uLogic_vector"
b "(1 TO testLineNb)"
o 13
suid 13,0
)
declText (MLText
uid 190,0
va (VaSet
font "Courier New,8,0"
)
xt "-6000,21600,21500,22400"
st "testOut        : std_uLogic_vector(1 TO testLineNb)"
)
)
*27 (PortIoOut
uid 191,0
shape (CompositeShape
uid 192,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 193,0
sl 0
ro 270
xt "85500,62625,87000,63375"
)
(Line
uid 194,0
sl 0
ro 270
xt "85000,63000,85500,63000"
pts [
"85000,63000"
"85500,63000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 195,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 196,0
va (VaSet
)
xt "88000,62400,97400,63600"
st "vga_dataEnable"
blo "88000,63400"
tm "WireNameMgr"
)
)
)
*28 (Net
uid 203,0
lang 2
decl (Decl
n "vga_dataEnable"
t "std_uLogic"
o 14
suid 14,0
)
declText (MLText
uid 204,0
va (VaSet
font "Courier New,8,0"
)
xt "-6000,22400,9000,23200"
st "vga_dataEnable : std_uLogic"
)
)
*29 (PortIoOut
uid 205,0
shape (CompositeShape
uid 206,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 207,0
sl 0
ro 270
xt "85500,66625,87000,67375"
)
(Line
uid 208,0
sl 0
ro 270
xt "85000,67000,85500,67000"
pts [
"85000,67000"
"85500,67000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 209,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 210,0
va (VaSet
)
xt "88000,66400,94100,67600"
st "vga_hsync"
blo "88000,67400"
tm "WireNameMgr"
)
)
)
*30 (Net
uid 217,0
lang 2
decl (Decl
n "vga_hsync"
t "std_uLogic"
o 15
suid 15,0
)
declText (MLText
uid 218,0
va (VaSet
font "Courier New,8,0"
)
xt "-6000,23200,9000,24000"
st "vga_hsync      : std_uLogic"
)
)
*31 (PortIoOut
uid 219,0
shape (CompositeShape
uid 220,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 221,0
sl 0
ro 270
xt "85500,64625,87000,65375"
)
(Line
uid 222,0
sl 0
ro 270
xt "85000,65000,85500,65000"
pts [
"85000,65000"
"85500,65000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 223,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 224,0
va (VaSet
)
xt "88000,64400,97100,65600"
st "vga_pixelClock"
blo "88000,65400"
tm "WireNameMgr"
)
)
)
*32 (Net
uid 231,0
lang 2
decl (Decl
n "vga_pixelClock"
t "std_uLogic"
o 16
suid 16,0
)
declText (MLText
uid 232,0
va (VaSet
font "Courier New,8,0"
)
xt "-6000,24000,9000,24800"
st "vga_pixelClock : std_uLogic"
)
)
*33 (PortIoOut
uid 233,0
shape (CompositeShape
uid 234,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 235,0
sl 0
ro 270
xt "85500,70625,87000,71375"
)
(Line
uid 236,0
sl 0
ro 270
xt "85000,71000,85500,71000"
pts [
"85000,71000"
"85500,71000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 237,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 238,0
va (VaSet
)
xt "88000,70400,92700,71600"
st "vga_rgb"
blo "88000,71400"
tm "WireNameMgr"
)
)
)
*34 (Net
uid 245,0
lang 2
decl (Decl
n "vga_rgb"
t "std_ulogic_vector"
b "(2 DOWNTO 0)"
o 17
suid 17,0
)
declText (MLText
uid 246,0
va (VaSet
font "Courier New,8,0"
)
xt "-6000,24800,19000,25600"
st "vga_rgb        : std_ulogic_vector(2 DOWNTO 0)"
)
)
*35 (PortIoOut
uid 247,0
shape (CompositeShape
uid 248,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 249,0
sl 0
ro 270
xt "85500,68625,87000,69375"
)
(Line
uid 250,0
sl 0
ro 270
xt "85000,69000,85500,69000"
pts [
"85000,69000"
"85500,69000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 251,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 252,0
va (VaSet
)
xt "88000,68400,94100,69600"
st "vga_vsync"
blo "88000,69400"
tm "WireNameMgr"
)
)
)
*36 (Net
uid 259,0
lang 2
decl (Decl
n "vga_vsync"
t "std_uLogic"
o 18
suid 18,0
)
declText (MLText
uid 260,0
va (VaSet
font "Courier New,8,0"
)
xt "-6000,25600,9000,26400"
st "vga_vsync      : std_uLogic"
)
)
*37 (SaComponent
uid 579,0
optionalChildren [
*38 (CptPort
uid 571,0
ps "OnEdgeStrategy"
shape (Triangle
uid 572,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "104250,5625,105000,6375"
)
tg (CPTG
uid 573,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 574,0
va (VaSet
isHidden 1
)
xt "105000,5700,107300,6900"
st "in1"
blo "105000,6700"
)
s (Text
uid 589,0
va (VaSet
isHidden 1
)
xt "105000,6900,105000,6900"
blo "105000,6900"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
suid 1,0
)
)
)
*39 (CptPort
uid 575,0
ps "OnEdgeStrategy"
shape (Triangle
uid 576,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "110000,5625,110750,6375"
)
tg (CPTG
uid 577,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 578,0
va (VaSet
isHidden 1
)
xt "107000,5700,110000,6900"
st "out1"
ju 2
blo "110000,6700"
)
s (Text
uid 590,0
va (VaSet
isHidden 1
)
xt "110000,6900,110000,6900"
ju 2
blo "110000,6900"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
suid 2,0
)
)
)
]
shape (Buf
uid 580,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "105000,3000,110000,9000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 581,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*40 (Text
uid 582,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "105910,8700,109010,9700"
st "gates"
blo "105910,9500"
tm "BdLibraryNameMgr"
)
*41 (Text
uid 583,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "105910,9700,112810,10700"
st "bufferUlogic"
blo "105910,10500"
tm "CptNameMgr"
)
*42 (Text
uid 584,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "105910,9700,108410,10700"
st "U_0"
blo "105910,10500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 585,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 586,0
text (MLText
uid 587,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "105000,11600,119100,12600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 588,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "105250,7250,106750,8750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*43 (SaComponent
uid 631,0
optionalChildren [
*44 (CptPort
uid 641,0
ps "OnEdgeStrategy"
shape (Triangle
uid 642,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "104250,12625,105000,13375"
)
tg (CPTG
uid 643,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 644,0
va (VaSet
isHidden 1
)
xt "105000,12700,107300,13900"
st "in1"
blo "105000,13700"
)
s (Text
uid 645,0
va (VaSet
isHidden 1
)
xt "105000,13900,105000,13900"
blo "105000,13900"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*45 (CptPort
uid 646,0
ps "OnEdgeStrategy"
shape (Triangle
uid 647,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "110000,12625,110750,13375"
)
tg (CPTG
uid 648,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 649,0
va (VaSet
isHidden 1
)
xt "107000,12700,110000,13900"
st "out1"
ju 2
blo "110000,13700"
)
s (Text
uid 650,0
va (VaSet
isHidden 1
)
xt "110000,13900,110000,13900"
ju 2
blo "110000,13900"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 632,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "105000,10000,110000,16000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 633,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*46 (Text
uid 634,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "105910,15700,109010,16700"
st "gates"
blo "105910,16500"
tm "BdLibraryNameMgr"
)
*47 (Text
uid 635,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "105910,16700,112810,17700"
st "bufferUlogic"
blo "105910,17500"
tm "CptNameMgr"
)
*48 (Text
uid 636,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "105910,16700,108410,17700"
st "U_1"
blo "105910,17500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 637,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 638,0
text (MLText
uid 639,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "105000,18600,119100,19600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 640,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "105250,14250,106750,15750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*49 (SaComponent
uid 651,0
optionalChildren [
*50 (CptPort
uid 661,0
ps "OnEdgeStrategy"
shape (Triangle
uid 662,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "104250,19625,105000,20375"
)
tg (CPTG
uid 663,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 664,0
va (VaSet
isHidden 1
)
xt "105000,19700,107300,20900"
st "in1"
blo "105000,20700"
)
s (Text
uid 665,0
va (VaSet
isHidden 1
)
xt "105000,20900,105000,20900"
blo "105000,20900"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*51 (CptPort
uid 666,0
ps "OnEdgeStrategy"
shape (Triangle
uid 667,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "110000,19625,110750,20375"
)
tg (CPTG
uid 668,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 669,0
va (VaSet
isHidden 1
)
xt "107000,19700,110000,20900"
st "out1"
ju 2
blo "110000,20700"
)
s (Text
uid 670,0
va (VaSet
isHidden 1
)
xt "110000,20900,110000,20900"
ju 2
blo "110000,20900"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 652,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "105000,17000,110000,23000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 653,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*52 (Text
uid 654,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "105910,22700,109010,23700"
st "gates"
blo "105910,23500"
tm "BdLibraryNameMgr"
)
*53 (Text
uid 655,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "105910,23700,112810,24700"
st "bufferUlogic"
blo "105910,24500"
tm "CptNameMgr"
)
*54 (Text
uid 656,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "105910,23700,108410,24700"
st "U_2"
blo "105910,24500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 657,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 658,0
text (MLText
uid 659,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "105000,25600,119100,26600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 660,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "105250,21250,106750,22750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*55 (SaComponent
uid 671,0
optionalChildren [
*56 (CptPort
uid 681,0
ps "OnEdgeStrategy"
shape (Triangle
uid 682,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "104250,26625,105000,27375"
)
tg (CPTG
uid 683,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 684,0
va (VaSet
isHidden 1
)
xt "105000,26700,107300,27900"
st "in1"
blo "105000,27700"
)
s (Text
uid 685,0
va (VaSet
isHidden 1
)
xt "105000,27900,105000,27900"
blo "105000,27900"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*57 (CptPort
uid 686,0
ps "OnEdgeStrategy"
shape (Triangle
uid 687,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "110000,26625,110750,27375"
)
tg (CPTG
uid 688,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 689,0
va (VaSet
isHidden 1
)
xt "107000,26700,110000,27900"
st "out1"
ju 2
blo "110000,27700"
)
s (Text
uid 690,0
va (VaSet
isHidden 1
)
xt "110000,27900,110000,27900"
ju 2
blo "110000,27900"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 672,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "105000,24000,110000,30000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 673,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*58 (Text
uid 674,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "105910,29700,109010,30700"
st "gates"
blo "105910,30500"
tm "BdLibraryNameMgr"
)
*59 (Text
uid 675,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "105910,30700,112810,31700"
st "bufferUlogic"
blo "105910,31500"
tm "CptNameMgr"
)
*60 (Text
uid 676,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "105910,30700,108410,31700"
st "U_3"
blo "105910,31500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 677,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 678,0
text (MLText
uid 679,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "105000,32600,119100,33600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 680,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "105250,28250,106750,29750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*61 (SaComponent
uid 691,0
optionalChildren [
*62 (CptPort
uid 701,0
ps "OnEdgeStrategy"
shape (Triangle
uid 702,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "104250,33625,105000,34375"
)
tg (CPTG
uid 703,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 704,0
va (VaSet
isHidden 1
)
xt "105000,33700,107300,34900"
st "in1"
blo "105000,34700"
)
s (Text
uid 705,0
va (VaSet
isHidden 1
)
xt "105000,34900,105000,34900"
blo "105000,34900"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*63 (CptPort
uid 706,0
ps "OnEdgeStrategy"
shape (Triangle
uid 707,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "110000,33625,110750,34375"
)
tg (CPTG
uid 708,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 709,0
va (VaSet
isHidden 1
)
xt "107000,33700,110000,34900"
st "out1"
ju 2
blo "110000,34700"
)
s (Text
uid 710,0
va (VaSet
isHidden 1
)
xt "110000,34900,110000,34900"
ju 2
blo "110000,34900"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 692,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "105000,31000,110000,37000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 693,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*64 (Text
uid 694,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "105910,36700,109010,37700"
st "gates"
blo "105910,37500"
tm "BdLibraryNameMgr"
)
*65 (Text
uid 695,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "105910,37700,112810,38700"
st "bufferUlogic"
blo "105910,38500"
tm "CptNameMgr"
)
*66 (Text
uid 696,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "105910,37700,108410,38700"
st "U_4"
blo "105910,38500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 697,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 698,0
text (MLText
uid 699,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "105000,39600,119100,40600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 700,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "105250,35250,106750,36750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*67 (SaComponent
uid 711,0
optionalChildren [
*68 (CptPort
uid 721,0
ps "OnEdgeStrategy"
shape (Triangle
uid 722,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "104250,40625,105000,41375"
)
tg (CPTG
uid 723,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 724,0
va (VaSet
isHidden 1
)
xt "105000,40700,107300,41900"
st "in1"
blo "105000,41700"
)
s (Text
uid 725,0
va (VaSet
isHidden 1
)
xt "105000,41900,105000,41900"
blo "105000,41900"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*69 (CptPort
uid 726,0
ps "OnEdgeStrategy"
shape (Triangle
uid 727,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "110000,40625,110750,41375"
)
tg (CPTG
uid 728,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 729,0
va (VaSet
isHidden 1
)
xt "107000,40700,110000,41900"
st "out1"
ju 2
blo "110000,41700"
)
s (Text
uid 730,0
va (VaSet
isHidden 1
)
xt "110000,41900,110000,41900"
ju 2
blo "110000,41900"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 712,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "105000,38000,110000,44000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 713,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*70 (Text
uid 714,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "105910,43700,109010,44700"
st "gates"
blo "105910,44500"
tm "BdLibraryNameMgr"
)
*71 (Text
uid 715,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "105910,44700,112810,45700"
st "bufferUlogic"
blo "105910,45500"
tm "CptNameMgr"
)
*72 (Text
uid 716,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "105910,44700,108410,45700"
st "U_5"
blo "105910,45500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 717,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 718,0
text (MLText
uid 719,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "105000,46600,119100,47600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 720,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "105250,42250,106750,43750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*73 (SaComponent
uid 731,0
optionalChildren [
*74 (CptPort
uid 741,0
ps "OnEdgeStrategy"
shape (Triangle
uid 742,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "104250,47625,105000,48375"
)
tg (CPTG
uid 743,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 744,0
va (VaSet
isHidden 1
)
xt "105000,47700,107300,48900"
st "in1"
blo "105000,48700"
)
s (Text
uid 745,0
va (VaSet
isHidden 1
)
xt "105000,48900,105000,48900"
blo "105000,48900"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*75 (CptPort
uid 746,0
ps "OnEdgeStrategy"
shape (Triangle
uid 747,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "110000,47625,110750,48375"
)
tg (CPTG
uid 748,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 749,0
va (VaSet
isHidden 1
)
xt "107000,47700,110000,48900"
st "out1"
ju 2
blo "110000,48700"
)
s (Text
uid 750,0
va (VaSet
isHidden 1
)
xt "110000,48900,110000,48900"
ju 2
blo "110000,48900"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 732,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "105000,45000,110000,51000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 733,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*76 (Text
uid 734,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "105910,50700,109010,51700"
st "gates"
blo "105910,51500"
tm "BdLibraryNameMgr"
)
*77 (Text
uid 735,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "105910,51700,112810,52700"
st "bufferUlogic"
blo "105910,52500"
tm "CptNameMgr"
)
*78 (Text
uid 736,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "105910,51700,108410,52700"
st "U_6"
blo "105910,52500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 737,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 738,0
text (MLText
uid 739,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "105000,53600,119100,54600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 740,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "105250,49250,106750,50750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*79 (SaComponent
uid 751,0
optionalChildren [
*80 (CptPort
uid 761,0
ps "OnEdgeStrategy"
shape (Triangle
uid 762,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "104250,54625,105000,55375"
)
tg (CPTG
uid 763,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 764,0
va (VaSet
isHidden 1
)
xt "105000,54700,107300,55900"
st "in1"
blo "105000,55700"
)
s (Text
uid 765,0
va (VaSet
isHidden 1
)
xt "105000,55900,105000,55900"
blo "105000,55900"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*81 (CptPort
uid 766,0
ps "OnEdgeStrategy"
shape (Triangle
uid 767,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "110000,54625,110750,55375"
)
tg (CPTG
uid 768,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 769,0
va (VaSet
isHidden 1
)
xt "107000,54700,110000,55900"
st "out1"
ju 2
blo "110000,55700"
)
s (Text
uid 770,0
va (VaSet
isHidden 1
)
xt "110000,55900,110000,55900"
ju 2
blo "110000,55900"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 752,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "105000,52000,110000,58000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 753,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*82 (Text
uid 754,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "105910,57700,109010,58700"
st "gates"
blo "105910,58500"
tm "BdLibraryNameMgr"
)
*83 (Text
uid 755,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "105910,58700,112810,59700"
st "bufferUlogic"
blo "105910,59500"
tm "CptNameMgr"
)
*84 (Text
uid 756,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "105910,58700,111110,59700"
st "i_testU_7"
blo "105910,59500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 757,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 758,0
text (MLText
uid 759,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "105000,60600,119100,61600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 760,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "105250,56250,106750,57750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*85 (SaComponent
uid 911,0
optionalChildren [
*86 (CptPort
uid 871,0
ps "OnEdgeStrategy"
shape (Triangle
uid 872,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,95625,59000,96375"
)
tg (CPTG
uid 873,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 874,0
va (VaSet
)
xt "60000,95400,63400,96600"
st "clock"
blo "60000,96400"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 7
suid 1,0
)
)
)
*87 (CptPort
uid 875,0
ps "OnEdgeStrategy"
shape (Triangle
uid 876,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,97625,59000,98375"
)
tg (CPTG
uid 877,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 878,0
va (VaSet
)
xt "60000,97400,63300,98600"
st "reset"
blo "60000,98400"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 1
suid 2,0
)
)
)
*88 (CptPort
uid 879,0
ps "OnEdgeStrategy"
shape (Triangle
uid 880,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "75000,87625,75750,88375"
)
tg (CPTG
uid 881,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 882,0
va (VaSet
)
xt "72100,87400,74000,88600"
st "SI"
ju 2
blo "74000,88400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SI"
t "std_ulogic"
o 2
suid 3,0
)
)
)
*89 (CptPort
uid 883,0
ps "OnEdgeStrategy"
shape (Triangle
uid 884,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "75000,89625,75750,90375"
)
tg (CPTG
uid 885,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 886,0
va (VaSet
)
xt "71200,89400,74000,90600"
st "SCL"
ju 2
blo "74000,90400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SCL"
t "std_ulogic"
o 3
suid 4,0
)
)
)
*90 (CptPort
uid 887,0
ps "OnEdgeStrategy"
shape (Triangle
uid 888,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "75000,91625,75750,92375"
)
tg (CPTG
uid 889,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 890,0
va (VaSet
)
xt "71800,91400,74000,92600"
st "A0"
ju 2
blo "74000,92400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "A0"
t "std_ulogic"
o 4
suid 5,0
)
)
)
*91 (CptPort
uid 891,0
ps "OnEdgeStrategy"
shape (Triangle
uid 892,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,87625,59000,88375"
)
tg (CPTG
uid 893,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 894,0
va (VaSet
)
xt "60000,87400,63100,88600"
st "ascii"
blo "60000,88400"
)
)
thePort (LogicalPort
decl (Decl
n "ascii"
t "std_ulogic_vector"
b "(asciiBitNb-1 downto 0)"
o 8
suid 11,0
)
)
)
*92 (CptPort
uid 895,0
ps "OnEdgeStrategy"
shape (Triangle
uid 896,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,89625,59000,90375"
)
tg (CPTG
uid 897,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 898,0
va (VaSet
)
xt "60000,89400,63100,90600"
st "send"
blo "60000,90400"
)
)
thePort (LogicalPort
decl (Decl
n "send"
t "std_ulogic"
o 9
suid 21,0
)
)
)
*93 (CptPort
uid 899,0
ps "OnEdgeStrategy"
shape (Triangle
uid 900,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "75000,95625,75750,96375"
)
tg (CPTG
uid 901,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 902,0
va (VaSet
)
xt "69900,95400,74000,96600"
st "CS1_n"
ju 2
blo "74000,96400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CS1_n"
t "std_ulogic"
o 5
suid 27,0
)
)
)
*94 (CptPort
uid 903,0
ps "OnEdgeStrategy"
shape (Triangle
uid 904,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "75000,93625,75750,94375"
)
tg (CPTG
uid 905,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 906,0
va (VaSet
)
xt "70000,93400,74000,94600"
st "RST_n"
ju 2
blo "74000,94400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RST_n"
t "std_ulogic"
o 6
suid 28,0
)
)
)
*95 (CptPort
uid 907,0
ps "OnEdgeStrategy"
shape (Triangle
uid 908,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,91625,59000,92375"
)
tg (CPTG
uid 909,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 910,0
va (VaSet
)
xt "60000,91400,63100,92600"
st "busy"
blo "60000,92400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "busy"
t "std_ulogic"
o 10
suid 29,0
)
)
)
]
shape (Rectangle
uid 912,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "59000,84000,75000,100000"
)
oxt "8000,12000,24000,28000"
ttg (MlTextGroup
uid 913,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*96 (Text
uid 914,0
va (VaSet
font "Verdana,9,1"
)
xt "59600,99800,62100,101000"
st "LCD"
blo "59600,100800"
tm "BdLibraryNameMgr"
)
*97 (Text
uid 915,0
va (VaSet
font "Verdana,9,1"
)
xt "59600,101000,67100,102200"
st "lcdController"
blo "59600,102000"
tm "CptNameMgr"
)
*98 (Text
uid 916,0
va (VaSet
font "Verdana,9,1"
)
xt "59600,102200,62100,103400"
st "U_8"
blo "59600,103200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 917,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 918,0
text (MLText
uid 919,0
va (VaSet
font "Courier New,8,0"
)
xt "59000,103800,104000,105400"
st "baudRateDivide = integer((clockFrequency/2.0)/lcdSpiFrequency + 1.0)    ( integer  )  
asciiBitNb     = lcdAsciiBitNb                                          ( positive )  "
)
header ""
)
elements [
(GiElement
name "baudRateDivide"
type "integer"
value "integer((clockFrequency/2.0)/lcdSpiFrequency + 1.0)"
)
(GiElement
name "asciiBitNb"
type "positive"
value "lcdAsciiBitNb"
)
]
)
viewicon (ZoomableIcon
uid 920,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "59250,98250,60750,99750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
ordering 1
viewiconposition 0
connectByName 1
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*99 (SaComponent
uid 941,0
optionalChildren [
*100 (CptPort
uid 921,0
ps "OnEdgeStrategy"
shape (Triangle
uid 922,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,91625,34000,92375"
)
tg (CPTG
uid 923,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 924,0
va (VaSet
)
xt "35000,91400,38400,92600"
st "clock"
blo "35000,92400"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 1,0
)
)
)
*101 (CptPort
uid 925,0
ps "OnEdgeStrategy"
shape (Triangle
uid 926,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,93625,34000,94375"
)
tg (CPTG
uid 927,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 928,0
va (VaSet
)
xt "35000,93400,38300,94600"
st "reset"
blo "35000,94400"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 1
suid 2,0
)
)
)
*102 (CptPort
uid 929,0
ps "OnEdgeStrategy"
shape (Triangle
uid 930,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,87625,50750,88375"
)
tg (CPTG
uid 931,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 932,0
va (VaSet
)
xt "45900,87400,49000,88600"
st "ascii"
ju 2
blo "49000,88400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ascii"
t "std_ulogic_vector"
b "(asciiBitNb-1 downto 0)"
o 3
suid 11,0
)
)
)
*103 (CptPort
uid 933,0
ps "OnEdgeStrategy"
shape (Triangle
uid 934,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,89625,50750,90375"
)
tg (CPTG
uid 935,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 936,0
va (VaSet
)
xt "45900,89400,49000,90600"
st "send"
ju 2
blo "49000,90400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "send"
t "std_ulogic"
o 4
suid 21,0
)
)
)
*104 (CptPort
uid 937,0
ps "OnEdgeStrategy"
shape (Triangle
uid 938,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,91625,50750,92375"
)
tg (CPTG
uid 939,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 940,0
va (VaSet
)
xt "45900,91400,49000,92600"
st "busy"
ju 2
blo "49000,92400"
)
)
thePort (LogicalPort
decl (Decl
n "busy"
t "std_ulogic"
o 5
suid 29,0
)
)
)
]
shape (Rectangle
uid 942,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "34000,84000,50000,96000"
)
oxt "8000,16000,24000,28000"
ttg (MlTextGroup
uid 943,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*105 (Text
uid 944,0
va (VaSet
font "Verdana,9,1"
)
xt "34600,95800,38800,97000"
st "Display"
blo "34600,96800"
tm "BdLibraryNameMgr"
)
*106 (Text
uid 945,0
va (VaSet
font "Verdana,9,1"
)
xt "34600,97000,40800,98200"
st "lcdDisplay"
blo "34600,98000"
tm "CptNameMgr"
)
*107 (Text
uid 946,0
va (VaSet
font "Verdana,9,1"
)
xt "34600,98200,37100,99400"
st "U_9"
blo "34600,99200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 947,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 948,0
text (MLText
uid 949,0
va (VaSet
font "Courier New,8,0"
)
xt "34000,99800,58000,100600"
st "asciiBitNb = lcdAsciiBitNb    ( positive )  "
)
header ""
)
elements [
(GiElement
name "asciiBitNb"
type "positive"
value "lcdAsciiBitNb"
)
]
)
viewicon (ZoomableIcon
uid 950,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "34250,94250,35750,95750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
connectByName 1
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*108 (Net
uid 951,0
decl (Decl
n "ascii"
t "std_ulogic_vector"
b "(asciiBitNb-1 downto 0)"
o 19
suid 19,0
)
declText (MLText
uid 952,0
va (VaSet
font "Courier New,8,0"
)
xt "-6000,29600,28000,30400"
st "SIGNAL ascii          : std_ulogic_vector(asciiBitNb-1 downto 0)"
)
)
*109 (Net
uid 957,0
decl (Decl
n "send"
t "std_ulogic"
o 20
suid 20,0
)
declText (MLText
uid 958,0
va (VaSet
font "Courier New,8,0"
)
xt "-6000,31200,12500,32000"
st "SIGNAL send           : std_ulogic"
)
)
*110 (Net
uid 963,0
decl (Decl
n "busy"
t "std_ulogic"
o 21
suid 21,0
)
declText (MLText
uid 964,0
va (VaSet
font "Courier New,8,0"
)
xt "-6000,30400,12500,31200"
st "SIGNAL busy           : std_ulogic"
)
)
*111 (Net
uid 1019,0
decl (Decl
n "stub"
t "std_uLogic_vector"
b "(testLineNb-1 downto 0)"
o 22
suid 23,0
)
declText (MLText
uid 1020,0
va (VaSet
font "Courier New,8,0"
)
xt "-6000,32000,28000,32800"
st "SIGNAL stub           : std_uLogic_vector(testLineNb-1 downto 0)"
)
)
*112 (Wire
uid 15,0
shape (OrthoPolyLine
uid 16,0
va (VaSet
vasetType 3
)
xt "7000,45000,17000,45000"
pts [
"7000,45000"
"17000,45000"
]
)
start &1
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 19,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20,0
va (VaSet
isHidden 1
)
xt "9000,43800,13600,45000"
st "button1"
blo "9000,44800"
tm "WireNameMgr"
)
)
on &2
)
*113 (Wire
uid 29,0
shape (OrthoPolyLine
uid 30,0
va (VaSet
vasetType 3
)
xt "7000,47000,17000,47000"
pts [
"7000,47000"
"17000,47000"
]
)
start &3
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 33,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34,0
va (VaSet
isHidden 1
)
xt "9000,45800,13600,47000"
st "button2"
blo "9000,46800"
tm "WireNameMgr"
)
)
on &4
)
*114 (Wire
uid 43,0
shape (OrthoPolyLine
uid 44,0
va (VaSet
vasetType 3
)
xt "7000,49000,17000,49000"
pts [
"7000,49000"
"17000,49000"
]
)
start &5
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 47,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48,0
va (VaSet
isHidden 1
)
xt "9000,47800,13600,49000"
st "button3"
blo "9000,48800"
tm "WireNameMgr"
)
)
on &6
)
*115 (Wire
uid 57,0
shape (OrthoPolyLine
uid 58,0
va (VaSet
vasetType 3
)
xt "7000,51000,17000,51000"
pts [
"7000,51000"
"17000,51000"
]
)
start &7
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 61,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 62,0
va (VaSet
isHidden 1
)
xt "9000,49800,13600,51000"
st "button4"
blo "9000,50800"
tm "WireNameMgr"
)
)
on &8
)
*116 (Wire
uid 71,0
shape (OrthoPolyLine
uid 72,0
va (VaSet
vasetType 3
)
xt "7000,61000,17000,61000"
pts [
"7000,61000"
"17000,61000"
]
)
start &9
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 75,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76,0
va (VaSet
isHidden 1
)
xt "9000,59800,12400,61000"
st "clock"
blo "9000,60800"
tm "WireNameMgr"
)
)
on &10
)
*117 (Wire
uid 85,0
shape (OrthoPolyLine
uid 86,0
va (VaSet
vasetType 3
)
xt "75750,92000,85000,92000"
pts [
"85000,92000"
"75750,92000"
]
)
start &11
end &90
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 89,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 90,0
va (VaSet
isHidden 1
)
xt "84000,90800,88300,92000"
st "lcd_A0"
blo "84000,91800"
tm "WireNameMgr"
)
)
on &12
)
*118 (Wire
uid 99,0
shape (OrthoPolyLine
uid 100,0
va (VaSet
vasetType 3
)
xt "75750,96000,85000,96000"
pts [
"85000,96000"
"75750,96000"
]
)
start &13
end &93
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 103,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 104,0
va (VaSet
isHidden 1
)
xt "84000,94800,90200,96000"
st "lcd_CS1_n"
blo "84000,95800"
tm "WireNameMgr"
)
)
on &14
)
*119 (Wire
uid 113,0
shape (OrthoPolyLine
uid 114,0
va (VaSet
vasetType 3
)
xt "75750,94000,85000,94000"
pts [
"85000,94000"
"75750,94000"
]
)
start &15
end &94
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 117,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 118,0
va (VaSet
isHidden 1
)
xt "84000,92800,90100,94000"
st "lcd_RST_n"
blo "84000,93800"
tm "WireNameMgr"
)
)
on &16
)
*120 (Wire
uid 127,0
shape (OrthoPolyLine
uid 128,0
va (VaSet
vasetType 3
)
xt "75750,88000,85000,88000"
pts [
"85000,88000"
"75750,88000"
]
)
start &17
end &88
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 131,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 132,0
va (VaSet
isHidden 1
)
xt "84000,86800,88900,88000"
st "lcd_SCL"
blo "84000,87800"
tm "WireNameMgr"
)
)
on &18
)
*121 (Wire
uid 141,0
shape (OrthoPolyLine
uid 142,0
va (VaSet
vasetType 3
)
xt "75750,90000,85000,90000"
pts [
"85000,90000"
"75750,90000"
]
)
start &19
end &89
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 145,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 146,0
va (VaSet
isHidden 1
)
xt "84000,88800,88000,90000"
st "lcd_SI"
blo "84000,89800"
tm "WireNameMgr"
)
)
on &20
)
*122 (Wire
uid 155,0
shape (OrthoPolyLine
uid 156,0
va (VaSet
vasetType 3
)
xt "7000,63000,17000,63000"
pts [
"7000,63000"
"17000,63000"
]
)
start &21
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 159,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 160,0
va (VaSet
isHidden 1
)
xt "9000,61800,12300,63000"
st "reset"
blo "9000,62800"
tm "WireNameMgr"
)
)
on &22
)
*123 (Wire
uid 169,0
shape (OrthoPolyLine
uid 170,0
va (VaSet
vasetType 3
)
xt "7000,59000,17000,59000"
pts [
"7000,59000"
"17000,59000"
]
)
start &23
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 173,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 174,0
va (VaSet
isHidden 1
)
xt "9000,57800,14400,59000"
st "testMode"
blo "9000,58800"
tm "WireNameMgr"
)
)
on &24
)
*124 (Wire
uid 183,0
optionalChildren [
*125 (Ripper
uid 781,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"119000,7000"
"118000,6000"
]
uid 782,0
va (VaSet
vasetType 3
)
xt "118000,6000,119000,7000"
)
)
*126 (Ripper
uid 809,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"119000,21000"
"118000,20000"
]
uid 810,0
va (VaSet
vasetType 3
)
xt "118000,20000,119000,21000"
)
)
*127 (Ripper
uid 811,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"119000,14000"
"118000,13000"
]
uid 812,0
va (VaSet
vasetType 3
)
xt "118000,13000,119000,14000"
)
)
*128 (Ripper
uid 853,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"119000,56000"
"118000,55000"
]
uid 854,0
va (VaSet
vasetType 3
)
xt "118000,55000,119000,56000"
)
)
*129 (Ripper
uid 855,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"119000,49000"
"118000,48000"
]
uid 856,0
va (VaSet
vasetType 3
)
xt "118000,48000,119000,49000"
)
)
*130 (Ripper
uid 861,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"119000,28000"
"118000,27000"
]
uid 862,0
va (VaSet
vasetType 3
)
xt "118000,27000,119000,28000"
)
)
*131 (Ripper
uid 1007,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"119000,42000"
"118000,41000"
]
uid 1008,0
va (VaSet
vasetType 3
)
xt "118000,41000,119000,42000"
)
)
*132 (Ripper
uid 1009,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"119000,35000"
"118000,34000"
]
uid 1010,0
va (VaSet
vasetType 3
)
xt "118000,34000,119000,35000"
)
)
]
shape (OrthoPolyLine
uid 184,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "119000,3000,124000,75000"
pts [
"124000,3000"
"119000,3000"
"119000,75000"
]
)
start &25
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 187,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 188,0
va (VaSet
isHidden 1
)
xt "123000,1800,137400,3000"
st "testOut : (1:testLineNb)"
blo "123000,2800"
tm "WireNameMgr"
)
)
on &26
)
*133 (Wire
uid 197,0
shape (OrthoPolyLine
uid 198,0
va (VaSet
vasetType 3
)
xt "75000,63000,85000,63000"
pts [
"85000,63000"
"75000,63000"
]
)
start &27
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 201,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 202,0
va (VaSet
isHidden 1
)
xt "84000,61800,93400,63000"
st "vga_dataEnable"
blo "84000,62800"
tm "WireNameMgr"
)
)
on &28
)
*134 (Wire
uid 211,0
shape (OrthoPolyLine
uid 212,0
va (VaSet
vasetType 3
)
xt "75000,67000,85000,67000"
pts [
"85000,67000"
"75000,67000"
]
)
start &29
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 215,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 216,0
va (VaSet
isHidden 1
)
xt "84000,65800,90100,67000"
st "vga_hsync"
blo "84000,66800"
tm "WireNameMgr"
)
)
on &30
)
*135 (Wire
uid 225,0
shape (OrthoPolyLine
uid 226,0
va (VaSet
vasetType 3
)
xt "75000,65000,85000,65000"
pts [
"85000,65000"
"75000,65000"
]
)
start &31
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 229,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 230,0
va (VaSet
isHidden 1
)
xt "84000,63800,93100,65000"
st "vga_pixelClock"
blo "84000,64800"
tm "WireNameMgr"
)
)
on &32
)
*136 (Wire
uid 239,0
shape (OrthoPolyLine
uid 240,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "75000,71000,85000,71000"
pts [
"85000,71000"
"75000,71000"
]
)
start &33
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 243,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 244,0
va (VaSet
isHidden 1
)
xt "84000,69800,93000,71000"
st "vga_rgb : (2:0)"
blo "84000,70800"
tm "WireNameMgr"
)
)
on &34
)
*137 (Wire
uid 253,0
shape (OrthoPolyLine
uid 254,0
va (VaSet
vasetType 3
)
xt "75000,69000,85000,69000"
pts [
"85000,69000"
"75000,69000"
]
)
start &35
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 257,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 258,0
va (VaSet
isHidden 1
)
xt "84000,67800,90100,69000"
st "vga_vsync"
blo "84000,68800"
tm "WireNameMgr"
)
)
on &36
)
*138 (Wire
uid 777,0
shape (OrthoPolyLine
uid 778,0
va (VaSet
vasetType 3
)
xt "110000,6000,118000,6000"
pts [
"118000,6000"
"110000,6000"
]
)
start &125
end &39
sat 32
eat 32
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 779,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 780,0
va (VaSet
)
xt "111000,4800,117800,6000"
st "testOut(1)"
blo "111000,5800"
tm "WireNameMgr"
)
)
on &26
)
*139 (Wire
uid 793,0
shape (OrthoPolyLine
uid 794,0
va (VaSet
vasetType 3
)
xt "110000,13000,118000,13000"
pts [
"118000,13000"
"110000,13000"
]
)
start &127
end &45
sat 32
eat 32
sl "(2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 799,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 800,0
va (VaSet
)
xt "111000,11800,117800,13000"
st "testOut(2)"
blo "111000,12800"
tm "WireNameMgr"
)
)
on &26
)
*140 (Wire
uid 801,0
shape (OrthoPolyLine
uid 802,0
va (VaSet
vasetType 3
)
xt "110000,20000,118000,20000"
pts [
"118000,20000"
"110000,20000"
]
)
start &126
end &51
sat 32
eat 32
sl "(3)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 807,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 808,0
va (VaSet
)
xt "111000,18800,117800,20000"
st "testOut(3)"
blo "111000,19800"
tm "WireNameMgr"
)
)
on &26
)
*141 (Wire
uid 813,0
shape (OrthoPolyLine
uid 814,0
va (VaSet
vasetType 3
)
xt "110000,27000,118000,27000"
pts [
"118000,27000"
"110000,27000"
]
)
start &130
end &57
sat 32
eat 32
sl "(4)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 819,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 820,0
va (VaSet
)
xt "111000,25800,117800,27000"
st "testOut(4)"
blo "111000,26800"
tm "WireNameMgr"
)
)
on &26
)
*142 (Wire
uid 821,0
shape (OrthoPolyLine
uid 822,0
va (VaSet
vasetType 3
)
xt "110000,34000,118000,34000"
pts [
"118000,34000"
"110000,34000"
]
)
start &132
end &63
sat 32
eat 32
sl "(5)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 827,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 828,0
va (VaSet
)
xt "111000,32800,117800,34000"
st "testOut(5)"
blo "111000,33800"
tm "WireNameMgr"
)
)
on &26
)
*143 (Wire
uid 829,0
shape (OrthoPolyLine
uid 830,0
va (VaSet
vasetType 3
)
xt "110000,41000,118000,41000"
pts [
"118000,41000"
"110000,41000"
]
)
start &131
end &69
sat 32
eat 32
sl "(6)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 835,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 836,0
va (VaSet
)
xt "110000,39800,116800,41000"
st "testOut(6)"
blo "110000,40800"
tm "WireNameMgr"
)
)
on &26
)
*144 (Wire
uid 837,0
shape (OrthoPolyLine
uid 838,0
va (VaSet
vasetType 3
)
xt "110000,48000,118000,48000"
pts [
"118000,48000"
"110000,48000"
]
)
start &129
end &75
sat 32
eat 32
sl "(7)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 843,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 844,0
va (VaSet
)
xt "111000,46800,117800,48000"
st "testOut(7)"
blo "111000,47800"
tm "WireNameMgr"
)
)
on &26
)
*145 (Wire
uid 845,0
shape (OrthoPolyLine
uid 846,0
va (VaSet
vasetType 3
)
xt "110000,55000,118000,55000"
pts [
"118000,55000"
"110000,55000"
]
)
start &128
end &81
sat 32
eat 32
sl "(8)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 851,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 852,0
va (VaSet
)
xt "111000,53800,117800,55000"
st "testOut(8)"
blo "111000,54800"
tm "WireNameMgr"
)
)
on &26
)
*146 (Wire
uid 953,0
shape (OrthoPolyLine
uid 954,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "50750,88000,58250,88000"
pts [
"50750,88000"
"58250,88000"
]
)
start &102
end &91
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 955,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 956,0
va (VaSet
)
xt "52750,86800,55850,88000"
st "ascii"
blo "52750,87800"
tm "WireNameMgr"
)
)
on &108
)
*147 (Wire
uid 959,0
shape (OrthoPolyLine
uid 960,0
va (VaSet
vasetType 3
)
xt "50750,90000,58250,90000"
pts [
"50750,90000"
"58250,90000"
]
)
start &103
end &92
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 961,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 962,0
va (VaSet
)
xt "52750,88800,55850,90000"
st "send"
blo "52750,89800"
tm "WireNameMgr"
)
)
on &109
)
*148 (Wire
uid 965,0
shape (OrthoPolyLine
uid 966,0
va (VaSet
vasetType 3
)
xt "50750,92000,58250,92000"
pts [
"50750,92000"
"58250,92000"
]
)
start &104
end &95
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 967,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 968,0
va (VaSet
)
xt "52750,90800,55850,92000"
st "busy"
blo "52750,91800"
tm "WireNameMgr"
)
)
on &110
)
*149 (Wire
uid 975,0
shape (OrthoPolyLine
uid 976,0
va (VaSet
vasetType 3
)
xt "28000,92000,33250,92000"
pts [
"28000,92000"
"33250,92000"
]
)
end &100
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 981,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 982,0
va (VaSet
)
xt "30000,90800,33400,92000"
st "clock"
blo "30000,91800"
tm "WireNameMgr"
)
)
on &10
)
*150 (Wire
uid 983,0
shape (OrthoPolyLine
uid 984,0
va (VaSet
vasetType 3
)
xt "28000,94000,33250,94000"
pts [
"28000,94000"
"33250,94000"
]
)
end &101
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 989,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 990,0
va (VaSet
)
xt "30000,92800,33300,94000"
st "reset"
blo "30000,93800"
tm "WireNameMgr"
)
)
on &22
)
*151 (Wire
uid 991,0
shape (OrthoPolyLine
uid 992,0
va (VaSet
vasetType 3
)
xt "52000,98000,58250,98000"
pts [
"52000,98000"
"58250,98000"
]
)
end &87
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 997,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 998,0
va (VaSet
)
xt "54000,96800,57300,98000"
st "reset"
blo "54000,97800"
tm "WireNameMgr"
)
)
on &22
)
*152 (Wire
uid 999,0
shape (OrthoPolyLine
uid 1000,0
va (VaSet
vasetType 3
)
xt "52000,96000,58250,96000"
pts [
"52000,96000"
"58250,96000"
]
)
end &86
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1005,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1006,0
va (VaSet
)
xt "54000,94800,57400,96000"
st "clock"
blo "54000,95800"
tm "WireNameMgr"
)
)
on &10
)
*153 (Wire
uid 1013,0
shape (OrthoPolyLine
uid 1014,0
va (VaSet
vasetType 3
)
xt "97000,6000,105000,6000"
pts [
"97000,6000"
"105000,6000"
]
)
end &38
sat 16
eat 32
sl "(0)"
stc 0
sf 1
si 0
tg (WTG
uid 1017,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1018,0
va (VaSet
)
xt "99000,4800,103400,6000"
st "stub(0)"
blo "99000,5800"
tm "WireNameMgr"
)
s (Text
va (VaSet
)
xt "99000,6000,99000,6000"
blo "99000,6000"
tm "SignalTypeMgr"
)
)
on &111
)
*154 (Wire
uid 1023,0
shape (OrthoPolyLine
uid 1024,0
va (VaSet
vasetType 3
)
xt "97000,20000,105000,20000"
pts [
"97000,20000"
"105000,20000"
]
)
end &50
sat 16
eat 32
sl "(2)"
stc 0
sf 1
si 0
tg (WTG
uid 1029,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1030,0
va (VaSet
)
xt "99000,18800,103400,20000"
st "stub(2)"
blo "99000,19800"
tm "WireNameMgr"
)
s (Text
uid 1031,0
va (VaSet
)
xt "99000,20000,99000,20000"
blo "99000,20000"
tm "SignalTypeMgr"
)
)
on &111
)
*155 (Wire
uid 1041,0
shape (OrthoPolyLine
uid 1042,0
va (VaSet
vasetType 3
)
xt "97000,13000,105000,13000"
pts [
"97000,13000"
"105000,13000"
]
)
end &44
sat 16
eat 32
sl "(1)"
stc 0
sf 1
si 0
tg (WTG
uid 1047,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1048,0
va (VaSet
)
xt "99000,11800,103400,13000"
st "stub(1)"
blo "99000,12800"
tm "WireNameMgr"
)
s (Text
uid 1049,0
va (VaSet
)
xt "99000,13000,99000,13000"
blo "99000,13000"
tm "SignalTypeMgr"
)
)
on &111
)
*156 (Wire
uid 1050,0
shape (OrthoPolyLine
uid 1051,0
va (VaSet
vasetType 3
)
xt "97000,27000,105000,27000"
pts [
"97000,27000"
"105000,27000"
]
)
end &56
sat 16
eat 32
sl "(3)"
stc 0
sf 1
si 0
tg (WTG
uid 1056,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1057,0
va (VaSet
)
xt "99000,25800,103400,27000"
st "stub(3)"
blo "99000,26800"
tm "WireNameMgr"
)
s (Text
uid 1058,0
va (VaSet
)
xt "99000,27000,99000,27000"
blo "99000,27000"
tm "SignalTypeMgr"
)
)
on &111
)
*157 (Wire
uid 1059,0
shape (OrthoPolyLine
uid 1060,0
va (VaSet
vasetType 3
)
xt "97000,34000,105000,34000"
pts [
"97000,34000"
"105000,34000"
]
)
end &62
sat 16
eat 32
sl "(4)"
stc 0
sf 1
si 0
tg (WTG
uid 1065,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1066,0
va (VaSet
)
xt "99000,32800,103400,34000"
st "stub(4)"
blo "99000,33800"
tm "WireNameMgr"
)
s (Text
uid 1067,0
va (VaSet
)
xt "99000,34000,99000,34000"
blo "99000,34000"
tm "SignalTypeMgr"
)
)
on &111
)
*158 (Wire
uid 1068,0
shape (OrthoPolyLine
uid 1069,0
va (VaSet
vasetType 3
)
xt "97000,41000,105000,41000"
pts [
"97000,41000"
"105000,41000"
]
)
end &68
sat 16
eat 32
sl "(5)"
stc 0
sf 1
si 0
tg (WTG
uid 1074,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1075,0
va (VaSet
)
xt "99000,39800,103400,41000"
st "stub(5)"
blo "99000,40800"
tm "WireNameMgr"
)
s (Text
uid 1076,0
va (VaSet
)
xt "99000,41000,99000,41000"
blo "99000,41000"
tm "SignalTypeMgr"
)
)
on &111
)
*159 (Wire
uid 1077,0
shape (OrthoPolyLine
uid 1078,0
va (VaSet
vasetType 3
)
xt "97000,48000,105000,48000"
pts [
"97000,48000"
"105000,48000"
]
)
end &74
sat 16
eat 32
sl "(6)"
stc 0
sf 1
si 0
tg (WTG
uid 1083,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1084,0
va (VaSet
)
xt "99000,46800,103400,48000"
st "stub(6)"
blo "99000,47800"
tm "WireNameMgr"
)
s (Text
uid 1085,0
va (VaSet
)
xt "99000,48000,99000,48000"
blo "99000,48000"
tm "SignalTypeMgr"
)
)
on &111
)
*160 (Wire
uid 1086,0
shape (OrthoPolyLine
uid 1087,0
va (VaSet
vasetType 3
)
xt "97000,55000,105000,55000"
pts [
"97000,55000"
"105000,55000"
]
)
end &80
sat 16
eat 32
sl "(7)"
stc 0
sf 1
si 0
tg (WTG
uid 1092,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1093,0
va (VaSet
)
xt "99000,53800,103400,55000"
st "stub(7)"
blo "99000,54800"
tm "WireNameMgr"
)
s (Text
uid 1094,0
va (VaSet
)
xt "99000,55000,99000,55000"
blo "99000,55000"
tm "SignalTypeMgr"
)
)
on &111
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *161 (PackageList
uid 308,0
stg "VerticalLayoutStrategy"
textVec [
*162 (Text
uid 309,0
va (VaSet
font "Verdana,9,1"
)
xt "-7000,0,600,1200"
st "Package List"
blo "-7000,1000"
)
*163 (MLText
uid 310,0
va (VaSet
)
xt "-7000,1200,10500,7200"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
LIBRARY gates;
  USE gates.gates.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 311,0
stg "VerticalLayoutStrategy"
textVec [
*164 (Text
uid 312,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,0,30800,1200"
st "Compiler Directives"
blo "20000,1000"
)
*165 (Text
uid 313,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,1200,33100,2400"
st "Pre-module directives:"
blo "20000,2200"
)
*166 (MLText
uid 314,0
va (VaSet
isHidden 1
)
xt "20000,2400,32100,4800"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*167 (Text
uid 315,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,4800,33700,6000"
st "Post-module directives:"
blo "20000,5800"
)
*168 (MLText
uid 316,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*169 (Text
uid 317,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,6000,33200,7200"
st "End-module directives:"
blo "20000,7000"
)
*170 (MLText
uid 318,0
va (VaSet
isHidden 1
)
xt "20000,7200,20000,7200"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-7,0,1727,1336"
viewArea "-20607,-42292,199999,134661"
cachedDiagramExtent "-8000,0,137400,105400"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 49
yMargin 49
paperWidth 783
paperHeight 1013
windowsPaperWidth 783
windowsPaperHeight 1013
paperType "Letter"
windowsPaperName "Letter"
windowsPaperType 1
useAdjustTo 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "-9000,0"
lastUid 1094,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Verdana,9,1"
)
xt "1000,1000,5000,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*171 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1300,3200,6700,4400"
st "<library>"
blo "1300,4200"
tm "BdLibraryNameMgr"
)
*172 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1300,4400,6100,5600"
st "<block>"
blo "1300,5400"
tm "BlkNameMgr"
)
*173 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1300,5600,3800,6800"
st "U_0"
blo "1300,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "1300,13200,1300,13200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-850,0,8850,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*174 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-350,3200,3750,4400"
st "Library"
blo "-350,4200"
)
*175 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-350,4400,8350,5600"
st "MWComponent"
blo "-350,5400"
)
*176 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-350,5600,2150,6800"
st "U_0"
blo "-350,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7350,1200,-7350,1200"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*177 (Text
va (VaSet
font "Verdana,9,1"
)
xt "0,3200,4100,4400"
st "Library"
blo "0,4200"
tm "BdLibraryNameMgr"
)
*178 (Text
va (VaSet
font "Verdana,9,1"
)
xt "0,4400,8000,5600"
st "SaComponent"
blo "0,5400"
tm "CptNameMgr"
)
*179 (Text
va (VaSet
font "Verdana,9,1"
)
xt "0,5600,2500,6800"
st "U_0"
blo "0,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7000,1200,-7000,1200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1000,0,9000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*180 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-500,3200,3600,4400"
st "Library"
blo "-500,4200"
)
*181 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-500,4400,8500,5600"
st "VhdlComponent"
blo "-500,5400"
)
*182 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-500,5600,2000,6800"
st "U_0"
blo "-500,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7500,1200,-7500,1200"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1650,0,9650,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*183 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-1150,3200,2950,4400"
st "Library"
blo "-1150,4200"
)
*184 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-1150,4400,9150,5600"
st "VerilogComponent"
blo "-1150,5400"
)
*185 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-1150,5600,1350,6800"
st "U_0"
blo "-1150,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-8150,1200,-8150,1200"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*186 (Text
va (VaSet
font "Verdana,9,1"
)
xt "2800,3800,5200,5000"
st "eb1"
blo "2800,4800"
tm "HdlTextNameMgr"
)
*187 (Text
va (VaSet
font "Verdana,9,1"
)
xt "2800,5000,4000,6200"
st "1"
blo "2800,6000"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,3200,1400"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Verdana,9,1"
)
xt "-650,-600,650,600"
st "G"
blo "-650,400"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2900,1200"
st "sig0"
blo "0,1000"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,3800,1200"
st "dbus0"
blo "0,1000"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,4700,1200"
st "bundle0"
blo "0,1000"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1200,1500,2400"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1300,18500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1850,1650"
)
num (Text
va (VaSet
)
xt "250,250,1650,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*188 (Text
va (VaSet
font "Verdana,9,1"
)
xt "11200,20000,22000,21200"
st "Frame Declarations"
blo "11200,21000"
)
*189 (MLText
va (VaSet
)
xt "11200,21200,11200,21200"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1300,11000,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1850,1650"
)
num (Text
va (VaSet
)
xt "250,250,1650,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*190 (Text
va (VaSet
font "Verdana,9,1"
)
xt "11200,20000,22000,21200"
st "Frame Declarations"
blo "11200,21000"
)
*191 (MLText
va (VaSet
)
xt "11200,21200,11200,21200"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1950"
st "Port"
blo "0,1750"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1950"
st "Port"
blo "0,1750"
)
)
thePort (LogicalPort
lang 2
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,9,1"
)
xt "-8000,9600,-600,10800"
st "Declarations"
blo "-8000,10600"
)
portLabel (Text
uid 3,0
va (VaSet
font "Verdana,9,1"
)
xt "-8000,10800,-4300,12000"
st "Ports:"
blo "-8000,11800"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "Verdana,9,1"
)
xt "-8000,26400,-2800,27600"
st "Pre User:"
blo "-8000,27400"
)
preUserText (MLText
uid 5,0
va (VaSet
font "Courier New,8,0"
)
xt "-6000,27600,14500,28400"
st "constant lcdAsciiBitNb: positive := 7;"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Verdana,9,1"
)
xt "-8000,28400,1500,29600"
st "Diagram Signals:"
blo "-8000,29400"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "-8000,9600,-1600,10800"
st "Post User:"
blo "-8000,10600"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-8000,9600,-8000,9600"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 23,0
usingSuid 1
emptyRow *192 (LEmptyRow
)
uid 321,0
optionalChildren [
*193 (RefLabelRowHdr
)
*194 (TitleRowHdr
)
*195 (FilterRowHdr
)
*196 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*197 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*198 (GroupColHdr
tm "GroupColHdrMgr"
)
*199 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*200 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*201 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*202 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*203 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*204 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*205 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "button4"
t "std_uLogic"
o 4
suid 4,0
)
)
uid 261,0
)
*206 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "clock"
t "std_ulogic"
o 5
suid 5,0
)
)
uid 263,0
)
*207 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "reset"
t "std_ulogic"
o 6
suid 11,0
)
)
uid 265,0
)
*208 (LeafLogPort
port (LogicalPort
decl (Decl
n "button1"
t "std_uLogic"
o 1
suid 1,0
)
)
uid 267,0
)
*209 (LeafLogPort
port (LogicalPort
decl (Decl
n "button2"
t "std_uLogic"
o 2
suid 2,0
)
)
uid 269,0
)
*210 (LeafLogPort
port (LogicalPort
decl (Decl
n "button3"
t "std_uLogic"
o 3
suid 3,0
)
)
uid 271,0
)
*211 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "testMode"
t "std_uLogic"
o 7
suid 12,0
)
)
uid 273,0
)
*212 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "lcd_A0"
t "std_uLogic"
o 8
suid 6,0
)
)
uid 275,0
)
*213 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "lcd_CS1_n"
t "std_uLogic"
o 9
suid 7,0
)
)
uid 277,0
)
*214 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "lcd_RST_n"
t "std_uLogic"
o 10
suid 8,0
)
)
uid 279,0
)
*215 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "lcd_SCL"
t "std_uLogic"
o 11
suid 9,0
)
)
uid 281,0
)
*216 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "lcd_SI"
t "std_uLogic"
o 12
suid 10,0
)
)
uid 283,0
)
*217 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "testOut"
t "std_uLogic_vector"
b "(1 TO testLineNb)"
o 13
suid 13,0
)
)
uid 285,0
)
*218 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "vga_dataEnable"
t "std_uLogic"
o 14
suid 14,0
)
)
uid 287,0
)
*219 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "vga_pixelClock"
t "std_uLogic"
o 16
suid 16,0
)
)
uid 289,0
)
*220 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "vga_hsync"
t "std_uLogic"
o 15
suid 15,0
)
)
uid 291,0
)
*221 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "vga_vsync"
t "std_uLogic"
o 18
suid 18,0
)
)
uid 293,0
)
*222 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "vga_rgb"
t "std_ulogic_vector"
b "(2 DOWNTO 0)"
o 17
suid 17,0
)
)
uid 295,0
)
*223 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ascii"
t "std_ulogic_vector"
b "(asciiBitNb-1 downto 0)"
o 19
suid 19,0
)
)
uid 969,0
)
*224 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "send"
t "std_ulogic"
o 20
suid 20,0
)
)
uid 971,0
)
*225 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "busy"
t "std_ulogic"
o 21
suid 21,0
)
)
uid 973,0
)
*226 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "stub"
t "std_uLogic_vector"
b "(testLineNb-1 downto 0)"
o 22
suid 23,0
)
)
uid 1021,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 334,0
optionalChildren [
*227 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *228 (MRCItem
litem &192
pos 22
dimension 20
)
uid 336,0
optionalChildren [
*229 (MRCItem
litem &193
pos 0
dimension 20
uid 337,0
)
*230 (MRCItem
litem &194
pos 1
dimension 23
uid 338,0
)
*231 (MRCItem
litem &195
pos 2
hidden 1
dimension 20
uid 339,0
)
*232 (MRCItem
litem &205
pos 0
dimension 20
uid 262,0
)
*233 (MRCItem
litem &206
pos 1
dimension 20
uid 264,0
)
*234 (MRCItem
litem &207
pos 2
dimension 20
uid 266,0
)
*235 (MRCItem
litem &208
pos 3
dimension 20
uid 268,0
)
*236 (MRCItem
litem &209
pos 4
dimension 20
uid 270,0
)
*237 (MRCItem
litem &210
pos 5
dimension 20
uid 272,0
)
*238 (MRCItem
litem &211
pos 6
dimension 20
uid 274,0
)
*239 (MRCItem
litem &212
pos 7
dimension 20
uid 276,0
)
*240 (MRCItem
litem &213
pos 8
dimension 20
uid 278,0
)
*241 (MRCItem
litem &214
pos 9
dimension 20
uid 280,0
)
*242 (MRCItem
litem &215
pos 10
dimension 20
uid 282,0
)
*243 (MRCItem
litem &216
pos 11
dimension 20
uid 284,0
)
*244 (MRCItem
litem &217
pos 12
dimension 20
uid 286,0
)
*245 (MRCItem
litem &218
pos 13
dimension 20
uid 288,0
)
*246 (MRCItem
litem &219
pos 14
dimension 20
uid 290,0
)
*247 (MRCItem
litem &220
pos 15
dimension 20
uid 292,0
)
*248 (MRCItem
litem &221
pos 16
dimension 20
uid 294,0
)
*249 (MRCItem
litem &222
pos 17
dimension 20
uid 296,0
)
*250 (MRCItem
litem &223
pos 18
dimension 20
uid 970,0
)
*251 (MRCItem
litem &224
pos 19
dimension 20
uid 972,0
)
*252 (MRCItem
litem &225
pos 20
dimension 20
uid 974,0
)
*253 (MRCItem
litem &226
pos 21
dimension 20
uid 1022,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 340,0
optionalChildren [
*254 (MRCItem
litem &196
pos 0
dimension 20
uid 341,0
)
*255 (MRCItem
litem &198
pos 1
dimension 50
uid 342,0
)
*256 (MRCItem
litem &199
pos 2
dimension 100
uid 343,0
)
*257 (MRCItem
litem &200
pos 3
dimension 50
uid 344,0
)
*258 (MRCItem
litem &201
pos 4
dimension 100
uid 345,0
)
*259 (MRCItem
litem &202
pos 5
dimension 100
uid 346,0
)
*260 (MRCItem
litem &203
pos 6
dimension 50
uid 347,0
)
*261 (MRCItem
litem &204
pos 7
dimension 80
uid 348,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 335,0
vaOverrides [
]
)
]
)
uid 320,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *262 (LEmptyRow
)
uid 350,0
optionalChildren [
*263 (RefLabelRowHdr
)
*264 (TitleRowHdr
)
*265 (FilterRowHdr
)
*266 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*267 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*268 (GroupColHdr
tm "GroupColHdrMgr"
)
*269 (NameColHdr
tm "GenericNameColHdrMgr"
)
*270 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*271 (InitColHdr
tm "GenericValueColHdrMgr"
)
*272 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*273 (EolColHdr
tm "GenericEolColHdrMgr"
)
*274 (LogGeneric
generic (GiElement
name "clockFrequency"
type "real"
value "66.0E6"
)
uid 297,0
)
*275 (LogGeneric
generic (GiElement
name "lcdSpiFrequency"
type "real"
value "10.0E6"
)
uid 299,0
)
*276 (LogGeneric
generic (GiElement
name "testLineNb"
type "positive"
value "10"
)
uid 301,0
)
*277 (LogGeneric
generic (GiElement
name "vgaBitNb"
type "positive"
value "3"
)
uid 303,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 362,0
optionalChildren [
*278 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *279 (MRCItem
litem &262
pos 4
dimension 20
)
uid 364,0
optionalChildren [
*280 (MRCItem
litem &263
pos 0
dimension 20
uid 365,0
)
*281 (MRCItem
litem &264
pos 1
dimension 23
uid 366,0
)
*282 (MRCItem
litem &265
pos 2
hidden 1
dimension 20
uid 367,0
)
*283 (MRCItem
litem &274
pos 0
dimension 20
uid 298,0
)
*284 (MRCItem
litem &275
pos 1
dimension 20
uid 300,0
)
*285 (MRCItem
litem &276
pos 2
dimension 20
uid 302,0
)
*286 (MRCItem
litem &277
pos 3
dimension 20
uid 304,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 368,0
optionalChildren [
*287 (MRCItem
litem &266
pos 0
dimension 20
uid 369,0
)
*288 (MRCItem
litem &268
pos 1
dimension 50
uid 370,0
)
*289 (MRCItem
litem &269
pos 2
dimension 100
uid 371,0
)
*290 (MRCItem
litem &270
pos 3
dimension 100
uid 372,0
)
*291 (MRCItem
litem &271
pos 4
dimension 50
uid 373,0
)
*292 (MRCItem
litem &272
pos 5
dimension 50
uid 374,0
)
*293 (MRCItem
litem &273
pos 6
dimension 80
uid 375,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 363,0
vaOverrides [
]
)
]
)
uid 349,0
type 1
)
activeModelName "BlockDiag"
)
