Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Encoder_test_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.Encoder_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Encoder_test_time_impl.sdf", for root module "Encoder_test/enc".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Encoder_test_time_impl.sdf", for root module "Encoder_test/enc".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.GND
Compiling module simprims_ver.LUT5(INIT=32'b100101100110100101...
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module xil_defaultlib.Encoder_interface_encoder_0_0_en...
Compiling module xil_defaultlib.Encoder_interface_encoder_0_0
Compiling module xil_defaultlib.Encoder_interface
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.Encoder_interface_wrapper
Compiling architecture behavioral of entity xil_defaultlib.encoder_test
Built simulation snapshot Encoder_test_time_impl
