PPA Report for partial_pattern_matcher.v (Module: partial_pattern_matcher)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 22
FF Count: 71
IO Count: 36
Cell Count: 218

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 918.27 MHz
Reg-to-Reg Critical Path Delay: 0.893 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
