# Register maps and control/status registers

**Source**: Page 81, Chunk 466  
**Category**: Register maps and control/status registers  
**Chunk Index**: 466

---

Table 517. Data FIFO (DFIFO) access register map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2621
Table 518. Power and clock gating control and status registers . . . . . . . . . . . . . . . . . . . . . . . . . . . 2621
Table 519. TRDT values. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2630

---

**AI Reasoning**: The content chunk primarily deals with register maps and control/status registers, which are technical specifications of the hardware. Grouping these under 'specifications' keeps the directory structure simple and makes it easy to locate detailed technical information about the device's registers.
