# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: D:/_Code/verilog/interface_lab/RVfpga_SoC_lab8_example/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ip/swerv_soc_xbar_0/swerv_soc_xbar_0.xci
# IP: The module: 'swerv_soc_xbar_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: d:/_Code/verilog/interface_lab/RVfpga_SoC_lab8_example/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ip/swerv_soc_xbar_0/swerv_soc_xbar_0_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'swerv_soc_xbar_0'. Do not add the DONT_TOUCH constraint.
set_property DONT_TOUCH TRUE [get_cells inst -quiet] -quiet

# IP: D:/_Code/verilog/interface_lab/RVfpga_SoC_lab8_example/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ip/swerv_soc_xbar_0/swerv_soc_xbar_0.xci
# IP: The module: 'swerv_soc_xbar_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: d:/_Code/verilog/interface_lab/RVfpga_SoC_lab8_example/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ip/swerv_soc_xbar_0/swerv_soc_xbar_0_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'swerv_soc_xbar_0'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells inst -quiet] -quiet
