--
-- VHDL ARCHITECTURE ECE411.DECODE3_8.UNTITLED
--
-- CREATED:
--          BY - HERSTAD.STDT (REMSUN2.EWS.UIUC.EDU)
--          AT - 16:55:38 02/18/03
--
-- GENERATED BY MENTOR GRAPHICS' HDL DESIGNER(TM) 2001.5 (BUILD 170)
--
-- HDS INTERFACE_START
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.NUMERIC_STD.ALL;
LIBRARY ECE411;
USE ECE411.LC3B_TYPES.ALL;

ENTITY DECODE3_8 IS
PORT( 
	A : IN     STD_LOGIC_VECTOR (2 DOWNTO 0);
	F : OUT    LC3B_BYTE
);
-- DECLARATIONS
END DECODE3_8 ;

-- HDS INTERFACE_END
ARCHITECTURE UNTITLED OF DECODE3_8 IS
BEGIN
	DECODE3_8: PROCESS(A)
	VARIABLE STATE : LC3B_BYTE;
	BEGIN
		CASE A IS
			WHEN "000" => STATE := "00000001"; 
			WHEN "001" => STATE := "00000010"; 
			WHEN "010" => STATE := "00000100"; 
			WHEN "011" => STATE := "00001000"; 
			WHEN "100" => STATE := "00010000"; 
			WHEN "101" => STATE := "00100000"; 
			WHEN "110" => STATE := "01000000"; 
			WHEN "111" => STATE := "10000000"; 
			WHEN OTHERS => STATE := (OTHERS => 'X');
		END CASE;
		F <= STATE AFTER DELAY_DECODE3;
	END PROCESS DECODE3_8;
END UNTITLED;