module carry_look_ahead4bit_tb;
reg[3:0] a,b;
reg cin;
wire [3:0] sum;
wire cout;

carry_look_ahead64bit dut(a, b, cin, sum, cout);

initial begin
	a=0; b=0; cin=0;
	#10 a=4'd0; b=4'd0; cin=1'd1;
	#10 a=4'd8; b=4'd1; cin=1'd1;
	#10 a=4'd15; b=4'd1; cin=1'd0;
	#10 a=4'd32; b=4'd0; cin=1'd1;
end

initial 
	$monitor( "A=%d, B=%d, Cin=%d, Sum=%d, Cout=%d", a,b,cin,sum,cout);
endmodule