Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Program/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bc71991da39149afa7c3265c928afda9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.mux32
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.mux5
Compiling module xil_defaultlib.branch_unit
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
