strict digraph "" {
	node [label="\N"];
	"15:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4546eeff10>",
		fillcolor=springgreen,
		label="15:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"15:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f4546eeffd0>",
		fillcolor=turquoise,
		label="15:BL
present_state <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4546ec4050>]",
		style=filled,
		typ=Block];
	"15:IF" -> "15:BL"	[cond="['reset']",
		label=reset,
		lineno=15];
	"18:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f4546eefe90>",
		fillcolor=turquoise,
		label="18:BL
present_state <= next_state;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4546eef2d0>]",
		style=filled,
		typ=Block];
	"15:IF" -> "18:BL"	[cond="['reset']",
		label="!(reset)",
		lineno=15];
	"14:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f4546eefed0>",
		fillcolor=turquoise,
		label="14:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"14:BL" -> "15:IF"	[cond="[]",
		lineno=None];
	"Leaf_14:AL"	[def_var="['present_state']",
		label="Leaf_14:AL"];
	"15:BL" -> "Leaf_14:AL"	[cond="[]",
		lineno=None];
	"14:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f4546ec4210>",
		clk_sens=True,
		fillcolor=gold,
		label="14:AL",
		sens="['clk', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'next_state']"];
	"14:AL" -> "14:BL"	[cond="[]",
		lineno=None];
	"18:BL" -> "Leaf_14:AL"	[cond="[]",
		lineno=None];
}
