# Full Subtractor

(Structural Description)  
Performs 1bit Arithmetic Subtraction of input A, B and Bin (Borrow input) 

Truth Table  
A | B | Bin | D Bout  
--|---|-----|-------
0	| 0	| 0   | 0	  0  
0	| 0	| 1	  | 1	  1    
0	| 1	| 0   | 1	  1  
0	| 1	| 1	  | 0	  1   
1	| 0	| 0	  | 1	  0  
1	| 0	| 1	  | 0	  0  
1	| 1	| 0   | 0	  0  
1	| 1	| 1	  | 1	  1  

  
    
Full Subtractor Schematic  
![fs](https://github.com/AbhijitBaral/VerilogDigitalDesigns/blob/main/subtractor/Schematic/fs.png)  
  
  
Waveform    
![wf](https://github.com/AbhijitBaral/VerilogDigitalDesigns/blob/main/subtractor/Schematic/waveform.png)
