Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Apr 29 06:30:38 2025
| Host         : DESKTOP-2TI4DL6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/top_cnn_0/inst/cnn_core/FC_Ctrl/FSM_onehot_current_state_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/top_cnn_0/inst/cnn_core/FC_Ctrl/FSM_onehot_current_state_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/top_cnn_0/inst/cnn_core/FC_Ctrl/FSM_onehot_current_state_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/top_cnn_0/inst/cnn_core/FC_Ctrl/FSM_onehot_current_state_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/top_cnn_0/inst/cnn_core/FC_Ctrl/FSM_onehot_current_state_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/top_cnn_0/inst/cnn_core/FC_Ctrl/FSM_onehot_current_state_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/top_cnn_0/inst/cnn_core/FC_Ctrl/FSM_onehot_current_state_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/top_cnn_0/inst/cnn_core/FC_Ctrl/FSM_onehot_current_state_reg[7]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/FSM_sequential_current_state_reg[2]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/FSM_sequential_current_state_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 58 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 23 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.041       -0.078                      2                53474        0.019        0.000                      0                53474        2.750        0.000                       0                 20786  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk_fpga_0   {0.000 10.000}       20.000          50.000          
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.041       -0.078                      2                53474        0.019        0.000                      0                53474        2.750        0.000                       0                 20786  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            2  Failing Endpoints,  Worst Slack       -0.041ns,  Total Violation       -0.078ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.041ns  (required time - arrival time)
  Source:                 design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/offset_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/line_buffer5_reg[4][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.849ns  (logic 1.711ns (21.799%)  route 6.138ns (78.201%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.332ns = ( 13.332 - 8.000 ) 
    Source Clock Delay      (SCD):    5.829ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=20786, routed)       1.731     5.829    design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/clk
    SLICE_X60Y44         FDRE                                         r  design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/offset_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDRE (Prop_fdre_C_Q)         0.456     6.285 r  design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/offset_reg[2]/Q
                         net (fo=19, routed)          0.733     7.018    design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/offset_reg_n_0_[2]
    SLICE_X56Y43         LUT2 (Prop_lut2_I0_O)        0.124     7.142 r  design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/i___78_i_3/O
                         net (fo=135, routed)         1.286     8.428    design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/i___78_i_3_n_0
    SLICE_X68Y42         LUT6 (Prop_lut6_I5_O)        0.124     8.552 f  design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/line_buffer5[4][4]_i_52/O
                         net (fo=1, routed)           0.791     9.343    design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/line_buffer5[4][4]_i_52_n_0
    SLICE_X73Y44         LUT6 (Prop_lut6_I0_O)        0.124     9.467 r  design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/line_buffer5[4][4]_i_28/O
                         net (fo=1, routed)           0.000     9.467    design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/line_buffer5[4][4]_i_28_n_0
    SLICE_X73Y44         MUXF7 (Prop_muxf7_I0_O)      0.212     9.679 r  design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/line_buffer5_reg[4][4]_i_17/O
                         net (fo=1, routed)           0.775    10.454    design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/line_buffer5_reg[4][4]_i_17_n_0
    SLICE_X79Y44         LUT6 (Prop_lut6_I5_O)        0.299    10.753 r  design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/line_buffer5[4][4]_i_8/O
                         net (fo=1, routed)           0.974    11.727    design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/line_buffer5[4][4]_i_8_n_0
    SLICE_X82Y54         LUT2 (Prop_lut2_I0_O)        0.124    11.851 r  design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/line_buffer5[4][4]_i_5__0/O
                         net (fo=1, routed)           1.017    12.868    design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/BUF1_out2[16]
    SLICE_X82Y60         LUT6 (Prop_lut6_I5_O)        0.124    12.992 r  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/line_buffer5[4][4]_i_2/O
                         net (fo=1, routed)           0.562    13.554    design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/p_1_in[16]
    SLICE_X85Y60         LUT3 (Prop_lut3_I2_O)        0.124    13.678 r  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/line_buffer5[4][4]_i_1/O
                         net (fo=1, routed)           0.000    13.678    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/line_buffer5_reg[4][4]_0
    SLICE_X85Y60         FDRE                                         r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/line_buffer5_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=20786, routed)       1.544    13.332    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/clk
    SLICE_X85Y60         FDRE                                         r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/line_buffer5_reg[4][4]/C
                         clock pessimism              0.309    13.642    
                         clock uncertainty           -0.035    13.606    
    SLICE_X85Y60         FDRE (Setup_fdre_C_D)        0.031    13.637    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/line_buffer5_reg[4][4]
  -------------------------------------------------------------------
                         required time                         13.637    
                         arrival time                         -13.678    
  -------------------------------------------------------------------
                         slack                                 -0.041    

Slack (VIOLATED) :        -0.037ns  (required time - arrival time)
  Source:                 design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/offset_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/line_buffer1_reg[4][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.958ns  (logic 1.411ns (17.732%)  route 6.547ns (82.268%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.326ns = ( 13.326 - 8.000 ) 
    Source Clock Delay      (SCD):    5.869ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=20786, routed)       1.771     5.869    design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/clk
    SLICE_X96Y79         FDRE                                         r  design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/offset_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y79         FDRE (Prop_fdre_C_Q)         0.518     6.387 r  design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/offset_reg[2]/Q
                         net (fo=19, routed)          0.717     7.104    design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/offset_reg_n_0_[2]
    SLICE_X92Y78         LUT2 (Prop_lut2_I1_O)        0.124     7.228 f  design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/line_buffer1[4][8]_i_83__0/O
                         net (fo=133, routed)         1.668     8.896    design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/line_buffer1[4][8]_i_83__0_n_0
    SLICE_X104Y82        LUT6 (Prop_lut6_I1_O)        0.124     9.020 f  design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/line_buffer1[4][3]_i_21__0/O
                         net (fo=1, routed)           1.179    10.199    design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/line_buffer1[4][3]_i_21__0_n_0
    SLICE_X95Y72         LUT6 (Prop_lut6_I1_O)        0.124    10.323 f  design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/line_buffer1[4][3]_i_10/O
                         net (fo=1, routed)           0.648    10.971    design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/line_buffer1[4][3]_i_10_n_0
    SLICE_X95Y72         LUT5 (Prop_lut5_I3_O)        0.124    11.095 r  design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/line_buffer1[4][3]_i_6__0/O
                         net (fo=1, routed)           0.915    12.010    design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/line_buffer1[4][3]_i_6__0_n_0
    SLICE_X84Y68         LUT2 (Prop_lut2_I0_O)        0.124    12.134 r  design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/line_buffer1[4][3]_i_3/O
                         net (fo=1, routed)           0.712    12.846    design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/BUF1_out1[51]
    SLICE_X85Y66         LUT6 (Prop_lut6_I0_O)        0.124    12.970 r  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/line_buffer1[4][3]_i_2__0/O
                         net (fo=1, routed)           0.707    13.677    design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/p_1_in[51]
    SLICE_X83Y67         LUT3 (Prop_lut3_I2_O)        0.149    13.826 r  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/line_buffer1[4][3]_i_1__0/O
                         net (fo=1, routed)           0.000    13.826    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/line_buffer1_reg[4][3]_0
    SLICE_X83Y67         FDRE                                         r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/line_buffer1_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=20786, routed)       1.538    13.326    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/clk
    SLICE_X83Y67         FDRE                                         r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/line_buffer1_reg[4][3]/C
                         clock pessimism              0.424    13.750    
                         clock uncertainty           -0.035    13.714    
    SLICE_X83Y67         FDRE (Setup_fdre_C_D)        0.075    13.789    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/line_buffer1_reg[4][3]
  -------------------------------------------------------------------
                         required time                         13.789    
                         arrival time                         -13.826    
  -------------------------------------------------------------------
                         slack                                 -0.037    

Slack (MET) :             0.002ns  (required time - arrival time)
  Source:                 design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/line_buffer1_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.938ns  (logic 1.616ns (20.357%)  route 6.322ns (79.643%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.331ns = ( 13.331 - 8.000 ) 
    Source Clock Delay      (SCD):    5.808ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=20786, routed)       1.710     5.808    design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/clk
    SLICE_X66Y85         FDRE                                         r  design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDRE (Prop_fdre_C_Q)         0.518     6.326 r  design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/offset_reg[1]/Q
                         net (fo=168, routed)         1.567     7.893    design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/offset_reg[1]_0
    SLICE_X80Y88         LUT3 (Prop_lut3_I1_O)        0.152     8.045 r  design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/i___90_i_4/O
                         net (fo=2, routed)           0.918     8.963    design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/i___90_i_4_n_0
    SLICE_X67Y88         LUT6 (Prop_lut6_I5_O)        0.326     9.289 f  design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/i___90/O
                         net (fo=1, routed)           0.572     9.861    design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/i___90_n_0
    SLICE_X67Y87         LUT6 (Prop_lut6_I4_O)        0.124     9.985 f  design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/line_buffer1[4][0]_i_11/O
                         net (fo=1, routed)           0.700    10.685    design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/line_buffer1[4][0]_i_11_n_0
    SLICE_X80Y86         LUT6 (Prop_lut6_I5_O)        0.124    10.809 r  design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/line_buffer1[4][0]_i_6/O
                         net (fo=1, routed)           1.297    12.107    design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[0]
    SLICE_X80Y62         LUT2 (Prop_lut2_I0_O)        0.124    12.231 r  design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/line_buffer1[4][0]_i_3__0/O
                         net (fo=1, routed)           0.634    12.865    design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/BUF1_out1[60]
    SLICE_X81Y61         LUT6 (Prop_lut6_I0_O)        0.124    12.989 r  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/line_buffer1[4][0]_i_2/O
                         net (fo=1, routed)           0.633    13.622    design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/p_1_in[60]
    SLICE_X81Y60         LUT3 (Prop_lut3_I2_O)        0.124    13.746 r  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/line_buffer1[4][0]_i_1/O
                         net (fo=1, routed)           0.000    13.746    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/line_buffer1_reg[4][0]_0
    SLICE_X81Y60         FDRE                                         r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/line_buffer1_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=20786, routed)       1.543    13.331    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/clk
    SLICE_X81Y60         FDRE                                         r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/line_buffer1_reg[4][0]/C
                         clock pessimism              0.424    13.755    
                         clock uncertainty           -0.035    13.719    
    SLICE_X81Y60         FDRE (Setup_fdre_C_D)        0.029    13.748    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/line_buffer1_reg[4][0]
  -------------------------------------------------------------------
                         required time                         13.748    
                         arrival time                         -13.746    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.002ns  (required time - arrival time)
  Source:                 design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/offset_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/line_buffer5_reg[4][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.803ns  (logic 1.999ns (25.619%)  route 5.804ns (74.381%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.329ns = ( 13.329 - 8.000 ) 
    Source Clock Delay      (SCD):    5.829ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=20786, routed)       1.731     5.829    design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/clk
    SLICE_X60Y44         FDRE                                         r  design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/offset_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDRE (Prop_fdre_C_Q)         0.456     6.285 r  design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/offset_reg[2]/Q
                         net (fo=19, routed)          0.733     7.018    design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/offset_reg_n_0_[2]
    SLICE_X56Y43         LUT2 (Prop_lut2_I0_O)        0.124     7.142 r  design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/i___78_i_3/O
                         net (fo=135, routed)         1.708     8.850    design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/i___78_i_3_n_0
    SLICE_X68Y36         LUT6 (Prop_lut6_I3_O)        0.124     8.974 r  design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/line_buffer5[4][7]_i_79/O
                         net (fo=1, routed)           0.000     8.974    design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/line_buffer5[4][7]_i_79_n_0
    SLICE_X68Y36         MUXF7 (Prop_muxf7_I0_O)      0.212     9.186 r  design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/line_buffer5_reg[4][7]_i_33/O
                         net (fo=1, routed)           1.600    10.786    design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/line_buffer5_reg[4][7]_i_33_n_0
    SLICE_X81Y54         LUT6 (Prop_lut6_I3_O)        0.299    11.085 r  design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/line_buffer5[4][7]_i_13/O
                         net (fo=1, routed)           0.000    11.085    design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/line_buffer5[4][7]_i_13_n_0
    SLICE_X81Y54         MUXF7 (Prop_muxf7_I0_O)      0.238    11.323 r  design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/line_buffer5_reg[4][7]_i_8/O
                         net (fo=1, routed)           0.422    11.745    design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/line_buffer5_reg[4][7]_i_8_n_0
    SLICE_X80Y56         LUT2 (Prop_lut2_I0_O)        0.298    12.043 r  design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/line_buffer5[4][7]_i_5__0/O
                         net (fo=1, routed)           0.915    12.958    design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/BUF1_out2[19]
    SLICE_X83Y63         LUT6 (Prop_lut6_I5_O)        0.124    13.082 r  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/line_buffer5[4][7]_i_2/O
                         net (fo=1, routed)           0.426    13.508    design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/p_1_in[19]
    SLICE_X81Y62         LUT3 (Prop_lut3_I2_O)        0.124    13.632 r  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/line_buffer5[4][7]_i_1/O
                         net (fo=1, routed)           0.000    13.632    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/line_buffer5_reg[4][7]_0
    SLICE_X81Y62         FDRE                                         r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/line_buffer5_reg[4][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=20786, routed)       1.541    13.329    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/clk
    SLICE_X81Y62         FDRE                                         r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/line_buffer5_reg[4][7]/C
                         clock pessimism              0.309    13.639    
                         clock uncertainty           -0.035    13.603    
    SLICE_X81Y62         FDRE (Setup_fdre_C_D)        0.031    13.634    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/line_buffer5_reg[4][7]
  -------------------------------------------------------------------
                         required time                         13.634    
                         arrival time                         -13.632    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.039ns  (required time - arrival time)
  Source:                 design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/offset_reg[1]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/line_buffer2_reg[4][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.804ns  (logic 1.808ns (23.169%)  route 5.996ns (76.831%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.323ns = ( 13.323 - 8.000 ) 
    Source Clock Delay      (SCD):    5.830ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=20786, routed)       1.732     5.830    design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/clk
    SLICE_X66Y45         FDRE                                         r  design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/offset_reg[1]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y45         FDRE (Prop_fdre_C_Q)         0.518     6.348 r  design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/offset_reg[1]_rep__5/Q
                         net (fo=118, routed)         1.040     7.387    design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/offset_reg[1]_rep__5_n_0
    SLICE_X69Y42         LUT3 (Prop_lut3_I2_O)        0.124     7.511 r  design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/line_buffer2[4][8]_i_107/O
                         net (fo=132, routed)         1.206     8.717    design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/line_buffer2[4][8]_i_107_n_0
    SLICE_X84Y41         LUT6 (Prop_lut6_I2_O)        0.124     8.841 r  design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/line_buffer2[4][2]_i_88/O
                         net (fo=1, routed)           0.878     9.719    design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/line_buffer2[4][2]_i_88_n_0
    SLICE_X81Y43         LUT6 (Prop_lut6_I0_O)        0.124     9.843 r  design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/line_buffer2[4][2]_i_31/O
                         net (fo=1, routed)           0.000     9.843    design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/line_buffer2[4][2]_i_31_n_0
    SLICE_X81Y43         MUXF7 (Prop_muxf7_I1_O)      0.217    10.060 r  design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/line_buffer2_reg[4][2]_i_15/O
                         net (fo=1, routed)           0.940    11.000    design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/line_buffer2_reg[4][2]_i_15_n_0
    SLICE_X81Y54         LUT5 (Prop_lut5_I0_O)        0.299    11.299 r  design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/line_buffer2[4][2]_i_8/O
                         net (fo=1, routed)           0.296    11.595    design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/line_buffer2[4][2]_i_8_n_0
    SLICE_X81Y55         LUT2 (Prop_lut2_I0_O)        0.124    11.719 r  design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/line_buffer2[4][2]_i_5/O
                         net (fo=1, routed)           0.980    12.699    design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/BUF1_out2[38]
    SLICE_X80Y68         LUT6 (Prop_lut6_I5_O)        0.124    12.823 r  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/line_buffer2[4][2]_i_2/O
                         net (fo=1, routed)           0.656    13.479    design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/p_1_in[38]
    SLICE_X81Y68         LUT3 (Prop_lut3_I2_O)        0.154    13.633 r  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/line_buffer2[4][2]_i_1/O
                         net (fo=1, routed)           0.000    13.633    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/line_buffer2_reg[4][2]_0
    SLICE_X81Y68         FDRE                                         r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/line_buffer2_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=20786, routed)       1.535    13.323    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/clk
    SLICE_X81Y68         FDRE                                         r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/line_buffer2_reg[4][2]/C
                         clock pessimism              0.309    13.633    
                         clock uncertainty           -0.035    13.597    
    SLICE_X81Y68         FDRE (Setup_fdre_C_D)        0.075    13.672    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/line_buffer2_reg[4][2]
  -------------------------------------------------------------------
                         required time                         13.672    
                         arrival time                         -13.633    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.054ns  (required time - arrival time)
  Source:                 design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/offset_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/line_buffer1_reg[4][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.852ns  (logic 1.801ns (22.936%)  route 6.051ns (77.064%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.326ns = ( 13.326 - 8.000 ) 
    Source Clock Delay      (SCD):    5.883ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=20786, routed)       1.785     5.883    design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/clk
    SLICE_X102Y55        FDRE                                         r  design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/offset_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y55        FDRE (Prop_fdre_C_Q)         0.518     6.401 r  design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/offset_reg[2]/Q
                         net (fo=19, routed)          0.593     6.994    design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/offset_reg_n_0_[2]
    SLICE_X101Y56        LUT2 (Prop_lut2_I1_O)        0.124     7.118 f  design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/line_buffer1[4][8]_i_65__0/O
                         net (fo=133, routed)         1.455     8.573    design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/line_buffer1[4][8]_i_65__0_n_0
    SLICE_X108Y54        LUT6 (Prop_lut6_I4_O)        0.124     8.697 r  design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/line_buffer1[4][5]_i_63/O
                         net (fo=1, routed)           0.625     9.321    design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/line_buffer1[4][5]_i_63_n_0
    SLICE_X108Y53        LUT6 (Prop_lut6_I5_O)        0.124     9.445 f  design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/line_buffer1[4][5]_i_25/O
                         net (fo=1, routed)           0.000     9.445    design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/line_buffer1[4][5]_i_25_n_0
    SLICE_X108Y53        MUXF7 (Prop_muxf7_I1_O)      0.214     9.659 f  design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/line_buffer1_reg[4][5]_i_12__0/O
                         net (fo=1, routed)           1.360    11.019    design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/line_buffer1_reg[4][5]_i_12__0_n_0
    SLICE_X85Y57         LUT5 (Prop_lut5_I0_O)        0.297    11.316 r  design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/line_buffer1[4][5]_i_7__0/O
                         net (fo=1, routed)           0.695    12.011    design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/line_buffer1[4][5]_i_7__0_n_0
    SLICE_X65Y58         LUT2 (Prop_lut2_I0_O)        0.124    12.135 r  design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/line_buffer1[4][5]_i_4/O
                         net (fo=1, routed)           0.668    12.803    design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/BUF1_out3[53]
    SLICE_X62Y59         LUT6 (Prop_lut6_I2_O)        0.124    12.927 r  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/line_buffer1[4][5]_i_2__0/O
                         net (fo=1, routed)           0.656    13.583    design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/p_1_in[53]
    SLICE_X63Y59         LUT3 (Prop_lut3_I2_O)        0.152    13.735 r  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/line_buffer1[4][5]_i_1__0/O
                         net (fo=1, routed)           0.000    13.735    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/line_buffer1_reg[4][5]_0
    SLICE_X63Y59         FDRE                                         r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/line_buffer1_reg[4][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=20786, routed)       1.538    13.326    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/clk
    SLICE_X63Y59         FDRE                                         r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/line_buffer1_reg[4][5]/C
                         clock pessimism              0.424    13.750    
                         clock uncertainty           -0.035    13.714    
    SLICE_X63Y59         FDRE (Setup_fdre_C_D)        0.075    13.789    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/line_buffer1_reg[4][5]
  -------------------------------------------------------------------
                         required time                         13.789    
                         arrival time                         -13.735    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.069ns  (required time - arrival time)
  Source:                 design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/line_buffer4_reg[4][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.741ns  (logic 1.711ns (22.104%)  route 6.030ns (77.896%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.332ns = ( 13.332 - 8.000 ) 
    Source Clock Delay      (SCD):    5.829ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=20786, routed)       1.731     5.829    design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/clk
    SLICE_X60Y44         FDRE                                         r  design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDRE (Prop_fdre_C_Q)         0.456     6.285 r  design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/offset_reg[3]/Q
                         net (fo=19, routed)          0.741     7.026    design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/offset_reg_n_0_[3]
    SLICE_X63Y45         LUT3 (Prop_lut3_I0_O)        0.124     7.150 r  design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/line_buffer4[4][8]_i_110/O
                         net (fo=132, routed)         1.535     8.684    design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/line_buffer4[4][8]_i_110_n_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I2_O)        0.124     8.808 r  design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/line_buffer4[4][5]_i_102/O
                         net (fo=1, routed)           0.589     9.397    design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/line_buffer4[4][5]_i_102_n_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I3_O)        0.124     9.521 r  design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/line_buffer4[4][5]_i_34/O
                         net (fo=1, routed)           0.000     9.521    design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/line_buffer4[4][5]_i_34_n_0
    SLICE_X49Y52         MUXF7 (Prop_muxf7_I0_O)      0.212     9.733 r  design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/line_buffer4_reg[4][5]_i_17/O
                         net (fo=1, routed)           1.165    10.898    design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/line_buffer4_reg[4][5]_i_17_n_0
    SLICE_X65Y56         LUT5 (Prop_lut5_I4_O)        0.299    11.197 r  design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/line_buffer4[4][5]_i_8/O
                         net (fo=1, routed)           0.302    11.500    design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/line_buffer4[4][5]_i_8_n_0
    SLICE_X64Y57         LUT2 (Prop_lut2_I0_O)        0.124    11.624 r  design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/line_buffer4[4][5]_i_5/O
                         net (fo=1, routed)           1.116    12.740    design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/BUF1_out2[29]
    SLICE_X87Y60         LUT6 (Prop_lut6_I5_O)        0.124    12.864 r  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/line_buffer4[4][5]_i_2/O
                         net (fo=1, routed)           0.582    13.446    design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/p_1_in[29]
    SLICE_X85Y60         LUT3 (Prop_lut3_I2_O)        0.124    13.570 r  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/line_buffer4[4][5]_i_1/O
                         net (fo=1, routed)           0.000    13.570    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/line_buffer4_reg[4][5]_0
    SLICE_X85Y60         FDRE                                         r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/line_buffer4_reg[4][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=20786, routed)       1.544    13.332    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/clk
    SLICE_X85Y60         FDRE                                         r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/line_buffer4_reg[4][5]/C
                         clock pessimism              0.309    13.642    
                         clock uncertainty           -0.035    13.606    
    SLICE_X85Y60         FDRE (Setup_fdre_C_D)        0.032    13.638    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/line_buffer4_reg[4][5]
  -------------------------------------------------------------------
                         required time                         13.638    
                         arrival time                         -13.570    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/line_buffer1_reg[4][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[4].MUL/result_reg/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 0.456ns (10.952%)  route 3.708ns (89.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.496ns = ( 13.496 - 8.000 ) 
    Source Clock Delay      (SCD):    5.815ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=20786, routed)       1.717     5.815    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/clk
    SLICE_X85Y62         FDRE                                         r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/line_buffer1_reg[4][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y62         FDRE (Prop_fdre_C_Q)         0.456     6.271 r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/line_buffer1_reg[4][11]/Q
                         net (fo=115, routed)         3.708     9.978    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[4].MUL/result_reg_0[11]
    DSP48_X4Y13          DSP48E1                                      r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[4].MUL/result_reg/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=20786, routed)       1.708    13.496    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[4].MUL/clk
    DSP48_X4Y13          DSP48E1                                      r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[4].MUL/result_reg/CLK
                         clock pessimism              0.309    13.806    
                         clock uncertainty           -0.035    13.770    
    DSP48_X4Y13          DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -3.722    10.048    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[4].MUL/result_reg
  -------------------------------------------------------------------
                         required time                         10.048    
                         arrival time                          -9.978    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/line_buffer1_reg[4][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[4].MUL/result_reg/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 0.456ns (10.952%)  route 3.708ns (89.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.496ns = ( 13.496 - 8.000 ) 
    Source Clock Delay      (SCD):    5.815ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=20786, routed)       1.717     5.815    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/clk
    SLICE_X85Y62         FDRE                                         r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/line_buffer1_reg[4][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y62         FDRE (Prop_fdre_C_Q)         0.456     6.271 r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/line_buffer1_reg[4][11]/Q
                         net (fo=115, routed)         3.708     9.978    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[4].MUL/result_reg_0[11]
    DSP48_X4Y13          DSP48E1                                      r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[4].MUL/result_reg/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=20786, routed)       1.708    13.496    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[4].MUL/clk
    DSP48_X4Y13          DSP48E1                                      r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[4].MUL/result_reg/CLK
                         clock pessimism              0.309    13.806    
                         clock uncertainty           -0.035    13.770    
    DSP48_X4Y13          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -3.722    10.048    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[4].MUL/result_reg
  -------------------------------------------------------------------
                         required time                         10.048    
                         arrival time                          -9.978    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/line_buffer1_reg[4][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[4].MUL/result_reg/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 0.456ns (10.952%)  route 3.708ns (89.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.496ns = ( 13.496 - 8.000 ) 
    Source Clock Delay      (SCD):    5.815ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=20786, routed)       1.717     5.815    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/clk
    SLICE_X85Y62         FDRE                                         r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/line_buffer1_reg[4][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y62         FDRE (Prop_fdre_C_Q)         0.456     6.271 r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/line_buffer1_reg[4][11]/Q
                         net (fo=115, routed)         3.708     9.978    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[4].MUL/result_reg_0[11]
    DSP48_X4Y13          DSP48E1                                      r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[4].MUL/result_reg/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=20786, routed)       1.708    13.496    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[4].MUL/clk
    DSP48_X4Y13          DSP48E1                                      r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[4].MUL/result_reg/CLK
                         clock pessimism              0.309    13.806    
                         clock uncertainty           -0.035    13.770    
    DSP48_X4Y13          DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -3.722    10.048    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[4].MUL/result_reg
  -------------------------------------------------------------------
                         required time                         10.048    
                         arrival time                          -9.978    
  -------------------------------------------------------------------
                         slack                                  0.070    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][113]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.128ns (37.726%)  route 0.211ns (62.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=20786, routed)       0.543     1.653    design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X49Y76         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][113]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y76         FDRE (Prop_fdre_C_Q)         0.128     1.781 r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][113]/Q
                         net (fo=1, routed)           0.211     1.992    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/DIC1
    SLICE_X50Y77         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=20786, routed)       0.807     2.174    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/WCLK
    SLICE_X50Y77         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC_D1/CLK
                         clock pessimism             -0.261     1.912    
    SLICE_X50Y77         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.061     1.973    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/top_cnn_0/inst/cnn_core/Slide_Image/BUF_Slide_reg[4][10][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/top_cnn_0/inst/cnn_core/Slide_Image/BUF_Slide_reg[2][10][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.060%)  route 0.220ns (60.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=20786, routed)       0.577     1.687    design_1_i/top_cnn_0/inst/cnn_core/Slide_Image/clk
    SLICE_X28Y50         FDRE                                         r  design_1_i/top_cnn_0/inst/cnn_core/Slide_Image/BUF_Slide_reg[4][10][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.141     1.828 r  design_1_i/top_cnn_0/inst/cnn_core/Slide_Image/BUF_Slide_reg[4][10][4]/Q
                         net (fo=2, routed)           0.220     2.048    design_1_i/top_cnn_0/inst/cnn_core/Slide_Image/BUF_Slide_reg[4][10]_669[4]
    SLICE_X28Y49         FDRE                                         r  design_1_i/top_cnn_0/inst/cnn_core/Slide_Image/BUF_Slide_reg[2][10][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=20786, routed)       0.859     2.226    design_1_i/top_cnn_0/inst/cnn_core/Slide_Image/clk
    SLICE_X28Y49         FDRE                                         r  design_1_i/top_cnn_0/inst/cnn_core/Slide_Image/BUF_Slide_reg[2][10][4]/C
                         clock pessimism             -0.256     1.969    
    SLICE_X28Y49         FDRE (Hold_fdre_C_D)         0.047     2.016    design_1_i/top_cnn_0/inst/cnn_core/Slide_Image/BUF_Slide_reg[2][10][4]
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/top_cnn_0/inst/cnn_core/Slide_Image/BUF_Slide_reg[4][3][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/top_cnn_0/inst/cnn_core/Slide_Image/BUF_Slide_reg[2][3][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.438%)  route 0.174ns (57.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=20786, routed)       0.551     1.661    design_1_i/top_cnn_0/inst/cnn_core/Slide_Image/clk
    SLICE_X49Y64         FDRE                                         r  design_1_i/top_cnn_0/inst/cnn_core/Slide_Image/BUF_Slide_reg[4][3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.128     1.789 r  design_1_i/top_cnn_0/inst/cnn_core/Slide_Image/BUF_Slide_reg[4][3][2]/Q
                         net (fo=2, routed)           0.174     1.963    design_1_i/top_cnn_0/inst/cnn_core/Slide_Image/BUF_Slide_reg[4][3]_662[2]
    SLICE_X50Y64         FDRE                                         r  design_1_i/top_cnn_0/inst/cnn_core/Slide_Image/BUF_Slide_reg[2][3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=20786, routed)       0.815     2.182    design_1_i/top_cnn_0/inst/cnn_core/Slide_Image/clk
    SLICE_X50Y64         FDRE                                         r  design_1_i/top_cnn_0/inst/cnn_core/Slide_Image/BUF_Slide_reg[2][3][2]/C
                         clock pessimism             -0.261     1.920    
    SLICE_X50Y64         FDRE (Hold_fdre_C_D)         0.007     1.927    design_1_i/top_cnn_0/inst/cnn_core/Slide_Image/BUF_Slide_reg[2][3][2]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=20786, routed)       0.556     1.666    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X47Y95         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.141     1.807 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.218     2.025    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/ADDRD0
    SLICE_X46Y95         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=20786, routed)       0.824     2.191    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/WCLK
    SLICE_X46Y95         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.511     1.679    
    SLICE_X46Y95         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.989    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=20786, routed)       0.556     1.666    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X47Y95         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.141     1.807 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.218     2.025    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/ADDRD0
    SLICE_X46Y95         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=20786, routed)       0.824     2.191    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/WCLK
    SLICE_X46Y95         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA_D1/CLK
                         clock pessimism             -0.511     1.679    
    SLICE_X46Y95         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.989    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=20786, routed)       0.556     1.666    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X47Y95         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.141     1.807 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.218     2.025    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/ADDRD0
    SLICE_X46Y95         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=20786, routed)       0.824     2.191    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/WCLK
    SLICE_X46Y95         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMB/CLK
                         clock pessimism             -0.511     1.679    
    SLICE_X46Y95         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.989    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=20786, routed)       0.556     1.666    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X47Y95         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.141     1.807 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.218     2.025    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/ADDRD0
    SLICE_X46Y95         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=20786, routed)       0.824     2.191    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/WCLK
    SLICE_X46Y95         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMB_D1/CLK
                         clock pessimism             -0.511     1.679    
    SLICE_X46Y95         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.989    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=20786, routed)       0.556     1.666    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X47Y95         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.141     1.807 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.218     2.025    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/ADDRD0
    SLICE_X46Y95         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=20786, routed)       0.824     2.191    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/WCLK
    SLICE_X46Y95         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC/CLK
                         clock pessimism             -0.511     1.679    
    SLICE_X46Y95         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.989    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=20786, routed)       0.556     1.666    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X47Y95         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.141     1.807 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.218     2.025    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/ADDRD0
    SLICE_X46Y95         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=20786, routed)       0.824     2.191    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/WCLK
    SLICE_X46Y95         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC_D1/CLK
                         clock pessimism             -0.511     1.679    
    SLICE_X46Y95         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.989    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=20786, routed)       0.556     1.666    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X47Y95         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.141     1.807 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.218     2.025    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/ADDRD0
    SLICE_X46Y95         RAMS32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=20786, routed)       0.824     2.191    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/WCLK
    SLICE_X46Y95         RAMS32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMD/CLK
                         clock pessimism             -0.511     1.679    
    SLICE_X46Y95         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.989    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMD
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X3Y40    design_1_i/top_cnn_0/inst/cnn_core/fc_Layer/matmul_inst/mac_inst[0].MAC_inst/mul0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X3Y39    design_1_i/top_cnn_0/inst/cnn_core/fc_Layer/matmul_inst/mac_inst[1].MAC_inst/mul0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X3Y42    design_1_i/top_cnn_0/inst/cnn_core/fc_Layer/matmul_inst/mac_inst[2].MAC_inst/mul0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X4Y38    design_1_i/top_cnn_0/inst/cnn_core/fc_Layer/matmul_inst/mac_inst[3].MAC_inst/mul0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X3Y41    design_1_i/top_cnn_0/inst/cnn_core/fc_Layer/matmul_inst/mac_inst[4].MAC_inst/mul0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X4Y40    design_1_i/top_cnn_0/inst/cnn_core/fc_Layer/matmul_inst/mac_inst[5].MAC_inst/mul0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X4Y36    design_1_i/top_cnn_0/inst/cnn_core/fc_Layer/matmul_inst/mac_inst[6].MAC_inst/mul0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X3Y38    design_1_i/top_cnn_0/inst/cnn_core/fc_Layer/matmul_inst/mac_inst[7].MAC_inst/mul0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X4Y37    design_1_i/top_cnn_0/inst/cnn_core/fc_Layer/matmul_inst/mac_inst[8].MAC_inst/mul0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X4Y41    design_1_i/top_cnn_0/inst/cnn_core/fc_Layer/matmul_inst/mac_inst[9].MAC_inst/mul0/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         4.000       2.750      SLICE_X42Y113  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         4.000       2.750      SLICE_X42Y113  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         4.000       2.750      SLICE_X42Y113  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         4.000       2.750      SLICE_X42Y113  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         4.000       2.750      SLICE_X42Y113  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         4.000       2.750      SLICE_X42Y113  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         4.000       2.750      SLICE_X42Y113  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         4.000       2.750      SLICE_X42Y113  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         4.000       2.750      SLICE_X42Y112  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         4.000       2.750      SLICE_X42Y112  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         4.000       2.750      SLICE_X50Y76   design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         4.000       2.750      SLICE_X50Y76   design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         4.000       2.750      SLICE_X50Y76   design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         4.000       2.750      SLICE_X50Y76   design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         4.000       2.750      SLICE_X50Y76   design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         4.000       2.750      SLICE_X50Y76   design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         4.000       2.750      SLICE_X50Y76   design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         4.000       2.750      SLICE_X50Y76   design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         4.000       2.750      SLICE_X50Y79   design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         4.000       2.750      SLICE_X50Y79   design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK



