// SPDX-License-Identifier: (GPL-2.0-or-later or MIT)
/dts-v1/;

#include "rtl931x.dtsi"

#include <dt-bindings/input/input.h>
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/leds/common.h>

/ {
	compatible = "hasivo,s1300wp-8xgt-2xgt-2s+", "realtek,RTL9313_2x8264_2x8261_2XGE_DEMO";
	model = "Hasivo S1300WP-8XGT-2XGT-2S+";

	memory@0 {
		device_type = "memory";
		reg = 	<0x00000000 0x10000000>, /* 256 MiB */
				<0x20000000 0x10000000>; /* 256 MiB High Memory, to avoid MMIO and stay in KUSEG */
	};

	aliases {
/*
		led-boot = &led_sys;
		led-failsafe = &led_sys;
		led-running = &led_sys;
		led-upgrade = &led_sys;
*/
		label-mac-device = &ethernet0;
	};

	chosen {
		stdout-path = "serial0:38400n8";
	};

/*
	keys {
		compatible = "gpio-keys";

		button-reset {
			label = "reset";
			gpios = <&gpio0 1 GPIO_ACTIVE_LOW>;
			linux,code = <KEY_RESTART>;
		};
	};

	leds {
		compatible = "gpio-leds";

		pinctrl-names = "default";
		pinctrl-0 = <&pinmux_disable_sys_led>;

		led_sys: led-0 {
			label = "green:system";
			gpios = <&gpio0 1 GPIO_ACTIVE_HIGH>;
			linux,default-trigger = "heartbeat";
		};
	};
*/

	led_set: led_set {
		compatible = "realtek,rtl9300-leds";

		led_set0 = <
		(	// GREEN LEFT RJ45 - 1G link, blink on activity
			RTL93XX_LED_SET_1G |
			RTL93XX_LED_SET_LINK |
			RTL93XX_LED_SET_ACT
		)
		(	// GREEN RIGHT RJ45 - 10M/100M link, blink on activity
			RTL93XX_LED_SET_10M |
			RTL93XX_LED_SET_100M |
			RTL93XX_LED_SET_LINK |
			RTL93XX_LED_SET_ACT
		)
		(	// ORANGE LEFT RJ45 - 2.5G link, blink on activity
			RTL93XX_LED_SET_2P5G |
			RTL93XX_LED_SET_LINK |
			RTL93XX_LED_SET_ACT
		)
		>;
	};

	i2c_scl3_sda4 {
		compatible = "i2c-gpio";
		#address-cells = <1>;
		#size-cells = <0>;

		scl-gpios = <&gpio0 3 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
		sda-gpios = <&gpio0 4 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;

		clock-frequency = <100000>;

		pcf8563: pcf8563@51 {
			compatible = "nxp,pcf8563";
			reg = <0x51>;
			#clock-cells = <0>;
		};

		rtc@6f {
            compatible = "nuvoton,nct3018y";
            reg = <0x6f>;
        };

		pse0: pse0@0x0d {
			compatible = "hasivo,hs104pti";
			reg = <0x0d>;
			#pse-cells = <1>;
			vpwr-supply = <&vpwr_52v>;
		};

		pse1: pse1@0x15 {
			compatible = "hasivo,hs104pti";
			reg = <0x15>;
			#pse-cells = <1>;
			vpwr-supply = <&vpwr_52v>;
		};

		stc8@4d {
			compatible = "hasivo,stc8-mfd", "syscon";
			reg = <0x4d>;

			led_lan1_poe {
				compatible = "register-bit-led";
				reg = <0x01>;
				mask = <0x08>;
				label = "orange:lan1_poe";
				linux,default-trigger = "pse0:port0delivering";
			};

			led_lan2_poe {
				compatible = "register-bit-led";
				reg = <0x01>;
				mask = <0x04>;
				label = "orange:lan2_poe";
				linux,default-trigger = "pse0:port1delivering";
			};

			led_lan3_poe {
				compatible = "register-bit-led";
				reg = <0x01>;
				mask = <0x02>;
				label = "orange:lan3_poe";
				linux,default-trigger = "pse0:port2delivering";
			};

			led_lan4_poe {
				compatible = "register-bit-led";
				reg = <0x01>;
				mask = <0x01>;
				label = "orange:lan4_poe";
				linux,default-trigger = "pse0:port3delivering";
			};

			led_lan5_poe {
				compatible = "register-bit-led";
				reg = <0x02>;
				mask = <0x08>;
				label = "orange:lan5_poe";
				linux,default-trigger = "pse1:port0delivering";
			};

			led_lan6_poe {
				compatible = "register-bit-led";
				reg = <0x02>;
				mask = <0x04>;
				label = "orange:lan6_poe";
				linux,default-trigger = "pse1:port1delivering";
			};

			led_lan7_poe {
				compatible = "register-bit-led";
				reg = <0x02>;
				mask = <0x02>;
				label = "orange:lan7_poe";
				linux,default-trigger = "pse1:port2delivering";
			};

			led_lan8_poe {
				compatible = "register-bit-led";
				reg = <0x02>;
				mask = <0x01>;
				label = "orange:lan8_poe";
				linux,default-trigger = "pse1:port3delivering";
			};
		};
	};

	vpwr_52v: regulator-vpwr {
		compatible = "regulator-fixed";
		regulator-name = "vpwr_52v";

		regulator-min-microvolt = <52000000>;
		regulator-max-microvolt = <52000000>;

		regulator-always-on;
	};

	i2c_scl7_sda6: i2c {
		compatible = "i2c-gpio";
		#address-cells = <1>;
		#size-cells = <0>;

		scl-gpios = <&gpio0 7 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
		sda-gpios = <&gpio0 6 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;

		clock-frequency = <100000>;
	};

	i2c_scl12_sda10: i2c {
		compatible = "i2c-gpio";
		#address-cells = <1>;
		#size-cells = <0>;

		scl-gpios = <&gpio0 12 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
		sda-gpios = <&gpio0 10 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;

		clock-frequency = <100000>;
	};

	sfp0: sfp-p50 {
		compatible = "sff,sfp";
		i2c-bus = <&i2c_scl7_sda6>;
		los-gpio = <&gpio1 9 GPIO_ACTIVE_HIGH>;
		tx-disable-gpio = <&gpio1 0 GPIO_ACTIVE_HIGH>;
		maximum-power-milliwatt = <2900>;
		#thermal-sensor-cells = <0>;
	};

	sfp1: sfp-p51 {
		compatible = "sff,sfp";
		i2c-bus = <&i2c_scl12_sda10>;
		los-gpio = <&gpio1 13 GPIO_ACTIVE_HIGH>;
		tx-disable-gpio = <&gpio1 12 GPIO_ACTIVE_HIGH>;
		maximum-power-milliwatt = <2900>;
		#thermal-sensor-cells = <0>;
	};
};

&mdio_aux {
	status = "okay";

	gpio1: expander@0 {
		compatible = "realtek,rtl8231";
		reg = <0>;

		gpio-controller;
		#gpio-cells = <2>;
		gpio-ranges = <&gpio1 0 0 37>;

		led-controller {
			compatible = "realtek,rtl8231-leds";
			status = "disabled";
		};
	};
};

&spi0 {
	status = "okay";

	flash@0 {
		compatible = "jedec,spi-nor";
		reg = <0>;
		spi-max-frequency = <10000000>;

		partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;

			/* stock is LOADER */
			partition@0 {
				label = "u-boot";
				reg = <0x0000000 0x00e0000>;
				read-only;
			};

			/* stock is BDINFO */
			partition@e0000 {
				label = "u-boot-env";
				reg = <0x00e0000 0x0010000>;

				nvmem-layout {
					compatible = "u-boot,env";

					macaddr_ubootenv_ethaddr: ethaddr {
						#nvmem-cell-cells = <1>;
					};
					serialnumber_ubootenv: serialnumber {
						#nvmem-cell-cells = <1>;
					};
					pse_bt_port_no_ubootenv: pse_bt_port_no {
						#nvmem-cell-cells = <1>;
					};
					pse_existed_flag_ubootenv: pse_existed_flag {
						#nvmem-cell-cells = <1>;
					};
					pse_power_bank_ubootenv: pse_power_bank {
						#nvmem-cell-cells = <1>;
					};
				};
			};

			/* stock is SYSINFO */
			partition@f0000 {
				label = "u-boot-env2";
				reg = <0x00f0000 0x0010000>;
				read-only;
			};

			/* stock is JFFS2 CFG */
			partition@100000 {
				label = "jffs";
				reg = <0x0100000 0x0100000>;
			};

			/* stock is JFFS2 LOG */
			partition@200000 {
				label = "jffs2";
				reg = <0x0200000 0x0100000>;
			};

			/* stock is RUNTIME */
			partition@300000 {
				compatible = "openwrt,uimage", "denx,uimage";
				label = "firmware";
				reg = <0x0300000 0x0700000>;
			};

			/* stock is RUNTIME2 */
			partition@a00000 {
				compatible = "openwrt,uimage", "denx,uimage";
				label = "firmware2";
				reg = <0x0a00000 0x1600000>;
			};
		};
	};
};


&ethernet0 {
	nvmem-cells = <&macaddr_ubootenv_ethaddr 0>;
	nvmem-cell-names = "mac-address";
};

&mdio_bus0 {

	/* 8264 */
	phy0: ethernet-phy@0 {
		reg = <0>;
		compatible = "ethernet-phy-ieee802.3-c45";
		realtek,smi-address = <0>;
		pse = <&pse0 0>;
	};
	phy8: ethernet-phy@8 {
		reg = <8>;
		compatible = "ethernet-phy-ieee802.3-c45";
		realtek,smi-address = <1>;
		pse = <&pse0 1>;
	};
	phy16: ethernet-phy@16 {
		reg = <16>;
		compatible = "ethernet-phy-ieee802.3-c45";
		realtek,smi-address = <2>;
		pse = <&pse0 2>;
	};
	phy24: ethernet-phy@24 {
		reg = <24>;
		compatible = "ethernet-phy-ieee802.3-c45";
		realtek,smi-address = <3>;
		pse = <&pse0 3>;
	};
};

&mdio_bus1 {
	/* 8264 */
	phy32: ethernet-phy@32 {
		reg = <32>;
		compatible = "ethernet-phy-ieee802.3-c45";
		realtek,smi-address = <4>;
		pse = <&pse1 0>;
	};
	phy40: ethernet-phy@40 {
		reg = <40>;
		compatible = "ethernet-phy-ieee802.3-c45";
		realtek,smi-address = <5>;
		pse = <&pse1 1>;
	};
	phy48: ethernet-phy@48 {
		reg = <48>;
		compatible = "ethernet-phy-ieee802.3-c45";
		realtek,smi-address = <6>;
		pse = <&pse1 2>;
	};
	phy50: ethernet-phy@50 {
		reg = <50>;
		compatible = "ethernet-phy-ieee802.3-c45";
		realtek,smi-address = <7>;
		pse = <&pse1 3>;
	};
};

&mdio_bus2 {
	/* 8261 */
	phy52: ethernet-phy@52 {
		reg = <52>;
		compatible = "ethernet-phy-ieee802.3-c45";
		realtek,smi-address = <8>;
	};

	/* 8261 */
	phy53: ethernet-phy@53 {
		reg = <53>;
		compatible = "ethernet-phy-ieee802.3-c45";
		realtek,smi-address = <9>;
	};
};

&switch0 {
	ports {
		#address-cells = <1>;
		#size-cells = <0>;

		port@0 {
			reg = <0>;
			label = "lan1";
			pcs-handle = <&serdes2>;
			phy-handle = <&phy0>;
			phy-mode = "usxgmii";
			led-set = <0>;
		};

		port@8 {
			reg = <8>;
			label = "lan2";
			pcs-handle = <&serdes3>;
			phy-handle = <&phy8>;
			phy-mode = "usxgmii";
			led-set = <0>;
		};

		port@16 {
			reg = <16>;
			label = "lan3";
			pcs-handle = <&serdes4>;
			phy-handle = <&phy16>;
			phy-mode = "usxgmii";
			led-set = <0>;
		};

		port@24 {
			reg = <24>;
			label = "lan4";
			pcs-handle = <&serdes5>;
			phy-handle = <&phy24>;
			phy-mode = "usxgmii";
			led-set = <0>;
		};

		port@32 {
			reg = <32>;
			label = "lan5";
			pcs-handle = <&serdes6>;
			phy-handle = <&phy32>;
			phy-mode = "usxgmii";
			led-set = <0>;
		};

		port@40 {
			reg = <40>;
			label = "lan6";
			pcs-handle = <&serdes7>;
			phy-handle = <&phy40>;
			phy-mode = "usxgmii";
			sfp = <&sfp0>;
		};

		port@48 {
			reg = <48>;
			label = "lan7";
			pcs-handle = <&serdes8>;
			phy-handle = <&phy48>;
			phy-mode = "usxgmii";
		};

		port@50 {
			reg = <50>;
			label = "lan8";
			pcs-handle = <&serdes9>;
			phy-handle = <&phy50>;
			phy-mode = "usxgmii";
		};

		port@52 {
			reg = <52>;
			label = "lan9";
			pcs-handle = <&serdes10>;
			phy-handle = <&phy52>;
			phy-mode = "usxgmii";
		};

		port@53 {
			reg = <53>;
			label = "lan10";
			pcs-handle = <&serdes11>;
			phy-handle = <&phy53>;
			phy-mode = "usxgmii";
		};

		/* SFP1 */
		port@54 {
			reg = <54>;
			label = "sfp1";
			pcs-handle = <&serdes12>;
			phy-mode = "1000base-x";
			managed = "in-band-status";
			sfp = <&sfp0>;
		};

		/* SFP2 */
		port@55 {
			reg = <55>;
			label = "sfp2";
			pcs-handle = <&serdes13>;
			phy-mode = "1000base-x";
			managed = "in-band-status";
			sfp = <&sfp1>;
		};

		/* Internal SoC */
		port@56 {
			ethernet = <&ethernet0>;
			reg = <56>;
			phy-mode = "internal";

			fixed-link {
				speed = <10000>;
				full-duplex;
			};
		};
	};
};
