
*** Running vivado
    with args -log Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
Command: synth_design -top Top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7344 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 408.707 ; gain = 95.398
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top' [C:/Users/drkiw/Documents/GitHub/152a-shell-game/project_5/project_5.srcs/sources_1/new/Top.v:23]
INFO: [Synth 8-6157] synthesizing module 'CupDisplayer' [C:/Users/drkiw/Documents/GitHub/152a-shell-game/project_5/project_5.srcs/sources_1/new/CupDisplayer.v:23]
WARNING: [Synth 8-6014] Unused sequential element indexed_reg was removed.  [C:/Users/drkiw/Documents/GitHub/152a-shell-game/project_5/project_5.srcs/sources_1/new/CupDisplayer.v:37]
INFO: [Synth 8-6155] done synthesizing module 'CupDisplayer' (1#1) [C:/Users/drkiw/Documents/GitHub/152a-shell-game/project_5/project_5.srcs/sources_1/new/CupDisplayer.v:23]
INFO: [Synth 8-6157] synthesizing module 'DisplayController' [C:/Users/drkiw/Documents/GitHub/152a-shell-game/project_5/project_5.srcs/sources_1/new/DisplayController.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DisplayController' (2#1) [C:/Users/drkiw/Documents/GitHub/152a-shell-game/project_5/project_5.srcs/sources_1/new/DisplayController.v:23]
INFO: [Synth 8-6157] synthesizing module 'PModDisplay' [C:/Users/drkiw/Documents/GitHub/152a-shell-game/project_5/project_5.srcs/sources_1/new/PModDisplay.v:23]
WARNING: [Synth 8-6014] Unused sequential element indexed_reg was removed.  [C:/Users/drkiw/Documents/GitHub/152a-shell-game/project_5/project_5.srcs/sources_1/new/PModDisplay.v:36]
INFO: [Synth 8-6155] done synthesizing module 'PModDisplay' (3#1) [C:/Users/drkiw/Documents/GitHub/152a-shell-game/project_5/project_5.srcs/sources_1/new/PModDisplay.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'index' does not match port width (2) of module 'PModDisplay' [C:/Users/drkiw/Documents/GitHub/152a-shell-game/project_5/project_5.srcs/sources_1/new/Top.v:90]
INFO: [Synth 8-6157] synthesizing module 'Debouncer' [C:/Users/drkiw/Documents/GitHub/152a-shell-game/project_5/project_5.srcs/sources_1/new/Debouncer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Debouncer' (4#1) [C:/Users/drkiw/Documents/GitHub/152a-shell-game/project_5/project_5.srcs/sources_1/new/Debouncer.v:23]
INFO: [Synth 8-6157] synthesizing module 'DifficultyDisplay' [C:/Users/drkiw/Documents/GitHub/152a-shell-game/project_5/project_5.srcs/sources_1/new/DifficultyDisplay.v:23]
WARNING: [Synth 8-6014] Unused sequential element indexed_reg was removed.  [C:/Users/drkiw/Documents/GitHub/152a-shell-game/project_5/project_5.srcs/sources_1/new/DifficultyDisplay.v:36]
INFO: [Synth 8-6155] done synthesizing module 'DifficultyDisplay' (5#1) [C:/Users/drkiw/Documents/GitHub/152a-shell-game/project_5/project_5.srcs/sources_1/new/DifficultyDisplay.v:23]
WARNING: [Synth 8-689] width (3) of port connection 'd' does not match port width (2) of module 'DifficultyDisplay' [C:/Users/drkiw/Documents/GitHub/152a-shell-game/project_5/project_5.srcs/sources_1/new/Top.v:117]
INFO: [Synth 8-6157] synthesizing module 'BetDisplay' [C:/Users/drkiw/Documents/GitHub/152a-shell-game/project_5/project_5.srcs/sources_1/new/BetDisplay.v:23]
	Parameter min bound to: 1 - type: integer 
	Parameter max bound to: 99 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element indexed_reg was removed.  [C:/Users/drkiw/Documents/GitHub/152a-shell-game/project_5/project_5.srcs/sources_1/new/BetDisplay.v:38]
INFO: [Synth 8-6155] done synthesizing module 'BetDisplay' (6#1) [C:/Users/drkiw/Documents/GitHub/152a-shell-game/project_5/project_5.srcs/sources_1/new/BetDisplay.v:23]
WARNING: [Synth 8-689] width (7) of port connection 'currBet' does not match port width (8) of module 'BetDisplay' [C:/Users/drkiw/Documents/GitHub/152a-shell-game/project_5/project_5.srcs/sources_1/new/Top.v:120]
INFO: [Synth 8-6157] synthesizing module 'DropCoinDisplay' [C:/Users/drkiw/Documents/GitHub/152a-shell-game/project_5/project_5.srcs/sources_1/new/DropCoinDisplay.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/drkiw/Documents/GitHub/152a-shell-game/project_5/project_5.srcs/sources_1/new/DropCoinDisplay.v:52]
WARNING: [Synth 8-6014] Unused sequential element indexed_reg was removed.  [C:/Users/drkiw/Documents/GitHub/152a-shell-game/project_5/project_5.srcs/sources_1/new/DropCoinDisplay.v:42]
INFO: [Synth 8-6155] done synthesizing module 'DropCoinDisplay' (7#1) [C:/Users/drkiw/Documents/GitHub/152a-shell-game/project_5/project_5.srcs/sources_1/new/DropCoinDisplay.v:23]
WARNING: [Synth 8-350] instance 'nolabel_line122' of module 'DropCoinDisplay' requires 7 connections, but only 6 given [C:/Users/drkiw/Documents/GitHub/152a-shell-game/project_5/project_5.srcs/sources_1/new/Top.v:122]
INFO: [Synth 8-6157] synthesizing module 'AnimationExample' [C:/Users/drkiw/Documents/GitHub/152a-shell-game/project_5/project_5.srcs/sources_1/new/AnimationExample.v:23]
INFO: [Synth 8-6155] done synthesizing module 'AnimationExample' (8#1) [C:/Users/drkiw/Documents/GitHub/152a-shell-game/project_5/project_5.srcs/sources_1/new/AnimationExample.v:23]
WARNING: [Synth 8-350] instance 'nolabel_line126' of module 'AnimationExample' requires 7 connections, but only 6 given [C:/Users/drkiw/Documents/GitHub/152a-shell-game/project_5/project_5.srcs/sources_1/new/Top.v:126]
INFO: [Synth 8-6157] synthesizing module 'RevealCoinDisplay' [C:/Users/drkiw/Documents/GitHub/152a-shell-game/project_5/project_5.srcs/sources_1/new/RevealCoinDisplay.v:1]
WARNING: [Synth 8-6014] Unused sequential element indexed_reg was removed.  [C:/Users/drkiw/Documents/GitHub/152a-shell-game/project_5/project_5.srcs/sources_1/new/RevealCoinDisplay.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RevealCoinDisplay' (9#1) [C:/Users/drkiw/Documents/GitHub/152a-shell-game/project_5/project_5.srcs/sources_1/new/RevealCoinDisplay.v:1]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [C:/Users/drkiw/Documents/GitHub/152a-shell-game/project_5/project_5.srcs/sources_1/new/Top.v:188]
WARNING: [Synth 8-3848] Net startCoinReveal in module/entity Top does not have driver. [C:/Users/drkiw/Documents/GitHub/152a-shell-game/project_5/project_5.srcs/sources_1/new/Top.v:109]
INFO: [Synth 8-6155] done synthesizing module 'Top' (10#1) [C:/Users/drkiw/Documents/GitHub/152a-shell-game/project_5/project_5.srcs/sources_1/new/Top.v:23]
WARNING: [Synth 8-3331] design Top has unconnected port pmod[7]
WARNING: [Synth 8-3331] design Top has unconnected port pmod[2]
WARNING: [Synth 8-3331] design Top has unconnected port pmod[1]
WARNING: [Synth 8-3331] design Top has unconnected port pmod[0]
WARNING: [Synth 8-3331] design Top has unconnected port pmodC[7]
WARNING: [Synth 8-3331] design Top has unconnected port pmodC[2]
WARNING: [Synth 8-3331] design Top has unconnected port pmodC[1]
WARNING: [Synth 8-3331] design Top has unconnected port pmodC[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 463.980 ; gain = 150.672
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin nolabel_line130:submit to constant 0 [C:/Users/drkiw/Documents/GitHub/152a-shell-game/project_5/project_5.srcs/sources_1/new/Top.v:130]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 463.980 ; gain = 150.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 463.980 ; gain = 150.672
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/drkiw/Documents/GitHub/152a-shell-game/project_5/project_5.srcs/constrs_1/new/Basys3Masters.xdc]
CRITICAL WARNING: [Common 17-170] Unknown option '-waveforms', please type 'create_clock -help' for usage info. [C:/Users/drkiw/Documents/GitHub/152a-shell-game/project_5/project_5.srcs/constrs_1/new/Basys3Masters.xdc:8]
CRITICAL WARNING: [Designutils 20-1307] Command '//set_property' is not supported in the xdc constraint file. [C:/Users/drkiw/Documents/GitHub/152a-shell-game/project_5/project_5.srcs/constrs_1/new/Basys3Masters.xdc:16]
Finished Parsing XDC File [C:/Users/drkiw/Documents/GitHub/152a-shell-game/project_5/project_5.srcs/constrs_1/new/Basys3Masters.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/drkiw/Documents/GitHub/152a-shell-game/project_5/project_5.srcs/constrs_1/new/Basys3Masters.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 796.316 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 796.316 ; gain = 483.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 796.316 ; gain = 483.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 796.316 ; gain = 483.008
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "segment" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "segment" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "segment" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "segment" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "segmentValue" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "segmentValue" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "segmentValue" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "segmentValue" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'gameState_reg' [C:/Users/drkiw/Documents/GitHub/152a-shell-game/project_5/project_5.srcs/sources_1/new/Top.v:68]
WARNING: [Synth 8-327] inferring latch for variable 'bet_reg' [C:/Users/drkiw/Documents/GitHub/152a-shell-game/project_5/project_5.srcs/sources_1/new/Top.v:120]
WARNING: [Synth 8-327] inferring latch for variable 'difficulty_reg' [C:/Users/drkiw/Documents/GitHub/152a-shell-game/project_5/project_5.srcs/sources_1/new/Top.v:117]
WARNING: [Synth 8-327] inferring latch for variable 'startCoinDrop_reg' [C:/Users/drkiw/Documents/GitHub/152a-shell-game/project_5/project_5.srcs/sources_1/new/Top.v:123]
WARNING: [Synth 8-327] inferring latch for variable 'startAnimation_reg' [C:/Users/drkiw/Documents/GitHub/152a-shell-game/project_5/project_5.srcs/sources_1/new/Top.v:127]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 796.316 ; gain = 483.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 3     
	   2 Input     25 Bit       Adders := 8     
	   3 Input     25 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 7     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 7     
	   4 Input      7 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	  22 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 8     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 1     
Module CupDisplayer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module DisplayController 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   6 Input      1 Bit        Muxes := 1     
Module PModDisplay 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module Debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module DifficultyDisplay 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   7 Input      7 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module BetDisplay 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	  22 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module DropCoinDisplay 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 2     
	   3 Input     25 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module AnimationExample 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 3     
	   3 Input     25 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module RevealCoinDisplay 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	  11 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'right_reg[1:0]' into 'right_reg[1:0]' [C:/Users/drkiw/Documents/GitHub/152a-shell-game/project_5/project_5.srcs/sources_1/new/AnimationExample.v:55]
INFO: [Synth 8-4471] merging register 'i2_reg[3:0]' into 'i2_reg[3:0]' [C:/Users/drkiw/Documents/GitHub/152a-shell-game/project_5/project_5.srcs/sources_1/new/AnimationExample.v:61]
WARNING: [Synth 8-6014] Unused sequential element right_reg was removed.  [C:/Users/drkiw/Documents/GitHub/152a-shell-game/project_5/project_5.srcs/sources_1/new/AnimationExample.v:55]
WARNING: [Synth 8-6014] Unused sequential element i2_reg was removed.  [C:/Users/drkiw/Documents/GitHub/152a-shell-game/project_5/project_5.srcs/sources_1/new/AnimationExample.v:61]
WARNING: [Synth 8-6014] Unused sequential element sw0Debouncer/out_reg was removed.  [C:/Users/drkiw/Documents/GitHub/152a-shell-game/project_5/project_5.srcs/sources_1/new/Debouncer.v:34]
WARNING: [Synth 8-6014] Unused sequential element sw1Debouncer/out_reg was removed.  [C:/Users/drkiw/Documents/GitHub/152a-shell-game/project_5/project_5.srcs/sources_1/new/Debouncer.v:34]
WARNING: [Synth 8-6014] Unused sequential element sw2Debouncer/out_reg was removed.  [C:/Users/drkiw/Documents/GitHub/152a-shell-game/project_5/project_5.srcs/sources_1/new/Debouncer.v:34]
WARNING: [Synth 8-6014] Unused sequential element sw3Debouncer/out_reg was removed.  [C:/Users/drkiw/Documents/GitHub/152a-shell-game/project_5/project_5.srcs/sources_1/new/Debouncer.v:34]
WARNING: [Synth 8-3331] design Top has unconnected port pmod[7]
WARNING: [Synth 8-3331] design Top has unconnected port pmod[2]
WARNING: [Synth 8-3331] design Top has unconnected port pmod[1]
WARNING: [Synth 8-3331] design Top has unconnected port pmod[0]
WARNING: [Synth 8-3331] design Top has unconnected port pmodC[7]
WARNING: [Synth 8-3331] design Top has unconnected port pmodC[2]
WARNING: [Synth 8-3331] design Top has unconnected port pmodC[1]
WARNING: [Synth 8-3331] design Top has unconnected port pmodC[0]
WARNING: [Synth 8-3331] design Top has unconnected port sw[3]
WARNING: [Synth 8-3331] design Top has unconnected port sw[2]
WARNING: [Synth 8-3331] design Top has unconnected port sw[1]
WARNING: [Synth 8-3331] design Top has unconnected port sw[0]
INFO: [Synth 8-3886] merging instance 'nolabel_line126/left_reg[0]' (FDE) to 'nolabel_line126/left_reg[1]'
INFO: [Synth 8-3886] merging instance 'nolabel_line126/right_reg[0]' (FDE) to 'nolabel_line126/right_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\nolabel_line126/right_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line126/left_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line130/reveal_reg )
INFO: [Synth 8-3886] merging instance 'nolabel_line130/display1_reg[1]' (FDR) to 'nolabel_line130/display1_reg[0]'
INFO: [Synth 8-3886] merging instance 'nolabel_line130/display1_reg[0]' (FDR) to 'nolabel_line130/display3_reg[0]'
INFO: [Synth 8-3886] merging instance 'nolabel_line130/display3_reg[0]' (FDR) to 'nolabel_line130/display3_reg[1]'
INFO: [Synth 8-3886] merging instance 'nolabel_line130/display3_reg[1]' (FDR) to 'nolabel_line130/display2_reg[1]'
INFO: [Synth 8-3886] merging instance 'nolabel_line130/display2_reg[1]' (FDR) to 'nolabel_line130/display0_reg[0]'
INFO: [Synth 8-3886] merging instance 'nolabel_line130/display0_reg[0]' (FDR) to 'nolabel_line130/display0_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line130/display0_reg[1] )
INFO: [Synth 8-3886] merging instance 'betDisplay/index_reg[0]' (FDSE) to 'betDisplay/index_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\betDisplay/index_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\cupDisplayer/segment_reg[0] )
INFO: [Synth 8-3886] merging instance 'nolabel_line130/segment_reg[0]' (FDSE) to 'nolabel_line130/segment_reg[5]'
INFO: [Synth 8-3886] merging instance 'cupDisplayer/segment_reg[1]' (FD) to 'cupDisplayer/segment_reg[6]'
INFO: [Synth 8-3886] merging instance 'nolabel_line122/segment_reg[1]' (FDS) to 'nolabel_line122/segment_reg[5]'
INFO: [Synth 8-3886] merging instance 'nolabel_line130/segment_reg[1]' (FDSE) to 'nolabel_line130/segment_reg[5]'
INFO: [Synth 8-3886] merging instance 'cupDisplayer/segment_reg[2]' (FD) to 'cupDisplayer/segment_reg[4]'
INFO: [Synth 8-3886] merging instance 'nolabel_line122/segment_reg[2]' (FDR) to 'nolabel_line122/segment_reg[4]'
INFO: [Synth 8-3886] merging instance 'nolabel_line130/segment_reg[2]' (FDRE) to 'nolabel_line130/segment_reg[6]'
INFO: [Synth 8-3886] merging instance 'cupDisplayer/segment_reg[3]' (FD) to 'cupDisplayer/segment_reg[4]'
INFO: [Synth 8-3886] merging instance 'nolabel_line122/segment_reg[3]' (FDR) to 'nolabel_line122/segment_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line122/segment_reg[4] )
INFO: [Synth 8-3886] merging instance 'nolabel_line130/segment_reg[4]' (FDRE) to 'nolabel_line130/segment_reg[6]'
INFO: [Synth 8-3886] merging instance 'cupDisplayer/segment_reg[5]' (FD) to 'cupDisplayer/segment_reg[6]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\nolabel_line122/segment_reg[5] )
INFO: [Synth 8-3886] merging instance 'pmodDisplay/value_reg[1]' (FD) to 'nolabel_line130/reveal_reg'
INFO: [Synth 8-3886] merging instance 'pmodDisplay/value_reg[2]' (FD) to 'nolabel_line130/reveal_reg'
INFO: [Synth 8-3886] merging instance 'pmodDisplay/value_reg[3]' (FD) to 'nolabel_line130/reveal_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line130/reveal_reg )
WARNING: [Synth 8-3332] Sequential element (cupDisplayer/segment_reg[0]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (pmodDisplay/index_reg[1]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (betDisplay/index_reg[1]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (nolabel_line122/segment_reg[5]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (nolabel_line122/segment_reg[4]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (nolabel_line126/left_reg[1]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (nolabel_line126/right_reg[1]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (nolabel_line130/display2_reg[0]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (nolabel_line130/segment_reg[5]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (nolabel_line130/segment_reg[3]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (nolabel_line130/display0_reg[1]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (difficulty_reg[2]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (nolabel_line130/reveal_reg) is unused and will be removed from module Top.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line130/segment_reg[6] )
WARNING: [Synth 8-3332] Sequential element (cupDisplayer/value_reg[1]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (cupDisplayer/value_reg[0]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (nolabel_line130/segment_reg[6]) is unused and will be removed from module Top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 796.316 ; gain = 483.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 796.316 ; gain = 483.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 796.316 ; gain = 483.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'nolabel_line126/i2_reg[3]__0' (FDRE) to 'nolabel_line126/i2_reg[3]'
INFO: [Synth 8-3886] merging instance 'nolabel_line126/i2_reg[2]__0' (FDRE) to 'nolabel_line126/i2_reg[2]'
INFO: [Synth 8-3886] merging instance 'nolabel_line126/i2_reg[0]__0' (FDRE) to 'nolabel_line126/i2_reg[0]'
INFO: [Synth 8-3886] merging instance 'nolabel_line126/i2_reg[1]__0' (FDRE) to 'nolabel_line126/i2_reg[1]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 818.270 ; gain = 504.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 818.270 ; gain = 504.961
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 818.270 ; gain = 504.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 818.270 ; gain = 504.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 818.270 ; gain = 504.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 818.270 ; gain = 504.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 818.270 ; gain = 504.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   144|
|3     |LUT1   |    34|
|4     |LUT2   |    95|
|5     |LUT3   |    69|
|6     |LUT4   |   118|
|7     |LUT5   |    28|
|8     |LUT6   |    77|
|9     |MUXF7  |     1|
|10    |FDRE   |   273|
|11    |FDSE   |     1|
|12    |LD     |    14|
|13    |IBUF   |     4|
|14    |OBUF   |    19|
|15    |OBUFT  |     8|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+------------------+------+
|      |Instance            |Module            |Cells |
+------+--------------------+------------------+------+
|1     |top                 |                  |   886|
|2     |  betDisplay        |BetDisplay        |    74|
|3     |  btnCDebouncer     |Debouncer         |    39|
|4     |  btnDDebouncer     |Debouncer_0       |     1|
|5     |  btnUDebouncer     |Debouncer_1       |    11|
|6     |  cupDisplayer      |CupDisplayer      |    47|
|7     |  displayController |DisplayController |    12|
|8     |  nolabel_line116   |DifficultyDisplay |    59|
|9     |  nolabel_line122   |DropCoinDisplay   |   164|
|10    |  nolabel_line126   |AnimationExample  |   356|
|11    |  nolabel_line130   |RevealCoinDisplay |    41|
|12    |  pmodDisplay       |PModDisplay       |    34|
+------+--------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 818.270 ; gain = 504.961
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 39 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 818.270 ; gain = 172.625
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 818.270 ; gain = 504.961
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 163 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  LD => LDCE: 14 instances

INFO: [Common 17-83] Releasing license: Synthesis
80 Infos, 61 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 818.270 ; gain = 517.793
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/drkiw/Documents/GitHub/152a-shell-game/project_5/project_5.runs/synth_1/Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_synth.rpt -pb Top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 818.270 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Mar 14 05:01:47 2024...
