Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Nov 12 21:49:08 2020
| Host         : DESKTOP-9GBQU5S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.078        0.000                      0                   81        0.243        0.000                      0                   81        4.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               6.078        0.000                      0                   81        0.243        0.000                      0                   81        4.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.078ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.078ns  (required time - arrival time)
  Source:                 led_strip/M_rst_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_rst_ctr_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.229ns  (logic 0.854ns (26.451%)  route 2.375ns (73.549%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.631     5.215    led_strip/CLK
    SLICE_X3Y15          FDRE                                         r  led_strip/M_rst_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.456     5.671 r  led_strip/M_rst_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.814     6.486    led_strip/M_rst_ctr_q_reg[2]
    SLICE_X4Y15          LUT5 (Prop_lut5_I4_O)        0.124     6.610 f  led_strip/M_rst_ctr_q[0]_i_6/O
                         net (fo=1, routed)           0.448     7.058    led_strip/M_rst_ctr_q[0]_i_6_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I0_O)        0.124     7.182 r  led_strip/M_rst_ctr_q[0]_i_4/O
                         net (fo=3, routed)           0.464     7.646    led_strip/M_rst_ctr_q[0]_i_4_n_0
    SLICE_X2Y16          LUT3 (Prop_lut3_I1_O)        0.150     7.796 r  led_strip/M_rst_ctr_q[0]_i_1/O
                         net (fo=13, routed)          0.648     8.444    led_strip/M_rst_ctr_q[0]_i_1_n_0
    SLICE_X3Y16          FDRE                                         r  led_strip/M_rst_ctr_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.512    14.917    led_strip/CLK
    SLICE_X3Y16          FDRE                                         r  led_strip/M_rst_ctr_q_reg[4]/C
                         clock pessimism              0.273    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X3Y16          FDRE (Setup_fdre_C_R)       -0.633    14.522    led_strip/M_rst_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                          -8.444    
  -------------------------------------------------------------------
                         slack                                  6.078    

Slack (MET) :             6.078ns  (required time - arrival time)
  Source:                 led_strip/M_rst_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_rst_ctr_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.229ns  (logic 0.854ns (26.451%)  route 2.375ns (73.549%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.631     5.215    led_strip/CLK
    SLICE_X3Y15          FDRE                                         r  led_strip/M_rst_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.456     5.671 r  led_strip/M_rst_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.814     6.486    led_strip/M_rst_ctr_q_reg[2]
    SLICE_X4Y15          LUT5 (Prop_lut5_I4_O)        0.124     6.610 f  led_strip/M_rst_ctr_q[0]_i_6/O
                         net (fo=1, routed)           0.448     7.058    led_strip/M_rst_ctr_q[0]_i_6_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I0_O)        0.124     7.182 r  led_strip/M_rst_ctr_q[0]_i_4/O
                         net (fo=3, routed)           0.464     7.646    led_strip/M_rst_ctr_q[0]_i_4_n_0
    SLICE_X2Y16          LUT3 (Prop_lut3_I1_O)        0.150     7.796 r  led_strip/M_rst_ctr_q[0]_i_1/O
                         net (fo=13, routed)          0.648     8.444    led_strip/M_rst_ctr_q[0]_i_1_n_0
    SLICE_X3Y16          FDRE                                         r  led_strip/M_rst_ctr_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.512    14.917    led_strip/CLK
    SLICE_X3Y16          FDRE                                         r  led_strip/M_rst_ctr_q_reg[5]/C
                         clock pessimism              0.273    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X3Y16          FDRE (Setup_fdre_C_R)       -0.633    14.522    led_strip/M_rst_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                          -8.444    
  -------------------------------------------------------------------
                         slack                                  6.078    

Slack (MET) :             6.078ns  (required time - arrival time)
  Source:                 led_strip/M_rst_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_rst_ctr_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.229ns  (logic 0.854ns (26.451%)  route 2.375ns (73.549%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.631     5.215    led_strip/CLK
    SLICE_X3Y15          FDRE                                         r  led_strip/M_rst_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.456     5.671 r  led_strip/M_rst_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.814     6.486    led_strip/M_rst_ctr_q_reg[2]
    SLICE_X4Y15          LUT5 (Prop_lut5_I4_O)        0.124     6.610 f  led_strip/M_rst_ctr_q[0]_i_6/O
                         net (fo=1, routed)           0.448     7.058    led_strip/M_rst_ctr_q[0]_i_6_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I0_O)        0.124     7.182 r  led_strip/M_rst_ctr_q[0]_i_4/O
                         net (fo=3, routed)           0.464     7.646    led_strip/M_rst_ctr_q[0]_i_4_n_0
    SLICE_X2Y16          LUT3 (Prop_lut3_I1_O)        0.150     7.796 r  led_strip/M_rst_ctr_q[0]_i_1/O
                         net (fo=13, routed)          0.648     8.444    led_strip/M_rst_ctr_q[0]_i_1_n_0
    SLICE_X3Y16          FDRE                                         r  led_strip/M_rst_ctr_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.512    14.917    led_strip/CLK
    SLICE_X3Y16          FDRE                                         r  led_strip/M_rst_ctr_q_reg[6]/C
                         clock pessimism              0.273    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X3Y16          FDRE (Setup_fdre_C_R)       -0.633    14.522    led_strip/M_rst_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                          -8.444    
  -------------------------------------------------------------------
                         slack                                  6.078    

Slack (MET) :             6.078ns  (required time - arrival time)
  Source:                 led_strip/M_rst_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_rst_ctr_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.229ns  (logic 0.854ns (26.451%)  route 2.375ns (73.549%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.631     5.215    led_strip/CLK
    SLICE_X3Y15          FDRE                                         r  led_strip/M_rst_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.456     5.671 r  led_strip/M_rst_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.814     6.486    led_strip/M_rst_ctr_q_reg[2]
    SLICE_X4Y15          LUT5 (Prop_lut5_I4_O)        0.124     6.610 f  led_strip/M_rst_ctr_q[0]_i_6/O
                         net (fo=1, routed)           0.448     7.058    led_strip/M_rst_ctr_q[0]_i_6_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I0_O)        0.124     7.182 r  led_strip/M_rst_ctr_q[0]_i_4/O
                         net (fo=3, routed)           0.464     7.646    led_strip/M_rst_ctr_q[0]_i_4_n_0
    SLICE_X2Y16          LUT3 (Prop_lut3_I1_O)        0.150     7.796 r  led_strip/M_rst_ctr_q[0]_i_1/O
                         net (fo=13, routed)          0.648     8.444    led_strip/M_rst_ctr_q[0]_i_1_n_0
    SLICE_X3Y16          FDRE                                         r  led_strip/M_rst_ctr_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.512    14.917    led_strip/CLK
    SLICE_X3Y16          FDRE                                         r  led_strip/M_rst_ctr_q_reg[7]/C
                         clock pessimism              0.273    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X3Y16          FDRE (Setup_fdre_C_R)       -0.633    14.522    led_strip/M_rst_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                          -8.444    
  -------------------------------------------------------------------
                         slack                                  6.078    

Slack (MET) :             6.200ns  (required time - arrival time)
  Source:                 led_strip/M_rst_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_rst_ctr_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.105ns  (logic 0.854ns (27.507%)  route 2.251ns (72.493%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.630     5.214    led_strip/CLK
    SLICE_X3Y16          FDRE                                         r  led_strip/M_rst_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.456     5.670 r  led_strip/M_rst_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.831     6.502    led_strip/M_rst_ctr_q_reg[4]
    SLICE_X4Y15          LUT5 (Prop_lut5_I2_O)        0.124     6.626 f  led_strip/M_rst_ctr_q[0]_i_6/O
                         net (fo=1, routed)           0.448     7.074    led_strip/M_rst_ctr_q[0]_i_6_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I0_O)        0.124     7.198 r  led_strip/M_rst_ctr_q[0]_i_4/O
                         net (fo=3, routed)           0.464     7.662    led_strip/M_rst_ctr_q[0]_i_4_n_0
    SLICE_X2Y16          LUT3 (Prop_lut3_I1_O)        0.150     7.812 r  led_strip/M_rst_ctr_q[0]_i_1/O
                         net (fo=13, routed)          0.507     8.319    led_strip/M_rst_ctr_q[0]_i_1_n_0
    SLICE_X3Y18          FDRE                                         r  led_strip/M_rst_ctr_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.509    14.914    led_strip/CLK
    SLICE_X3Y18          FDRE                                         r  led_strip/M_rst_ctr_q_reg[12]/C
                         clock pessimism              0.273    15.187    
                         clock uncertainty           -0.035    15.152    
    SLICE_X3Y18          FDRE (Setup_fdre_C_R)       -0.633    14.519    led_strip/M_rst_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                          -8.319    
  -------------------------------------------------------------------
                         slack                                  6.200    

Slack (MET) :             6.201ns  (required time - arrival time)
  Source:                 led_strip/M_rst_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_rst_ctr_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.107ns  (logic 0.854ns (27.484%)  route 2.253ns (72.516%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.630     5.214    led_strip/CLK
    SLICE_X3Y16          FDRE                                         r  led_strip/M_rst_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.456     5.670 r  led_strip/M_rst_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.831     6.502    led_strip/M_rst_ctr_q_reg[4]
    SLICE_X4Y15          LUT5 (Prop_lut5_I2_O)        0.124     6.626 f  led_strip/M_rst_ctr_q[0]_i_6/O
                         net (fo=1, routed)           0.448     7.074    led_strip/M_rst_ctr_q[0]_i_6_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I0_O)        0.124     7.198 r  led_strip/M_rst_ctr_q[0]_i_4/O
                         net (fo=3, routed)           0.464     7.662    led_strip/M_rst_ctr_q[0]_i_4_n_0
    SLICE_X2Y16          LUT3 (Prop_lut3_I1_O)        0.150     7.812 r  led_strip/M_rst_ctr_q[0]_i_1/O
                         net (fo=13, routed)          0.510     8.322    led_strip/M_rst_ctr_q[0]_i_1_n_0
    SLICE_X3Y15          FDRE                                         r  led_strip/M_rst_ctr_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.513    14.918    led_strip/CLK
    SLICE_X3Y15          FDRE                                         r  led_strip/M_rst_ctr_q_reg[0]/C
                         clock pessimism              0.273    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X3Y15          FDRE (Setup_fdre_C_R)       -0.633    14.523    led_strip/M_rst_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.523    
                         arrival time                          -8.322    
  -------------------------------------------------------------------
                         slack                                  6.201    

Slack (MET) :             6.201ns  (required time - arrival time)
  Source:                 led_strip/M_rst_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_rst_ctr_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.107ns  (logic 0.854ns (27.484%)  route 2.253ns (72.516%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.630     5.214    led_strip/CLK
    SLICE_X3Y16          FDRE                                         r  led_strip/M_rst_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.456     5.670 r  led_strip/M_rst_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.831     6.502    led_strip/M_rst_ctr_q_reg[4]
    SLICE_X4Y15          LUT5 (Prop_lut5_I2_O)        0.124     6.626 f  led_strip/M_rst_ctr_q[0]_i_6/O
                         net (fo=1, routed)           0.448     7.074    led_strip/M_rst_ctr_q[0]_i_6_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I0_O)        0.124     7.198 r  led_strip/M_rst_ctr_q[0]_i_4/O
                         net (fo=3, routed)           0.464     7.662    led_strip/M_rst_ctr_q[0]_i_4_n_0
    SLICE_X2Y16          LUT3 (Prop_lut3_I1_O)        0.150     7.812 r  led_strip/M_rst_ctr_q[0]_i_1/O
                         net (fo=13, routed)          0.510     8.322    led_strip/M_rst_ctr_q[0]_i_1_n_0
    SLICE_X3Y15          FDRE                                         r  led_strip/M_rst_ctr_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.513    14.918    led_strip/CLK
    SLICE_X3Y15          FDRE                                         r  led_strip/M_rst_ctr_q_reg[1]/C
                         clock pessimism              0.273    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X3Y15          FDRE (Setup_fdre_C_R)       -0.633    14.523    led_strip/M_rst_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.523    
                         arrival time                          -8.322    
  -------------------------------------------------------------------
                         slack                                  6.201    

Slack (MET) :             6.201ns  (required time - arrival time)
  Source:                 led_strip/M_rst_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_rst_ctr_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.107ns  (logic 0.854ns (27.484%)  route 2.253ns (72.516%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.630     5.214    led_strip/CLK
    SLICE_X3Y16          FDRE                                         r  led_strip/M_rst_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.456     5.670 r  led_strip/M_rst_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.831     6.502    led_strip/M_rst_ctr_q_reg[4]
    SLICE_X4Y15          LUT5 (Prop_lut5_I2_O)        0.124     6.626 f  led_strip/M_rst_ctr_q[0]_i_6/O
                         net (fo=1, routed)           0.448     7.074    led_strip/M_rst_ctr_q[0]_i_6_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I0_O)        0.124     7.198 r  led_strip/M_rst_ctr_q[0]_i_4/O
                         net (fo=3, routed)           0.464     7.662    led_strip/M_rst_ctr_q[0]_i_4_n_0
    SLICE_X2Y16          LUT3 (Prop_lut3_I1_O)        0.150     7.812 r  led_strip/M_rst_ctr_q[0]_i_1/O
                         net (fo=13, routed)          0.510     8.322    led_strip/M_rst_ctr_q[0]_i_1_n_0
    SLICE_X3Y15          FDRE                                         r  led_strip/M_rst_ctr_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.513    14.918    led_strip/CLK
    SLICE_X3Y15          FDRE                                         r  led_strip/M_rst_ctr_q_reg[2]/C
                         clock pessimism              0.273    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X3Y15          FDRE (Setup_fdre_C_R)       -0.633    14.523    led_strip/M_rst_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.523    
                         arrival time                          -8.322    
  -------------------------------------------------------------------
                         slack                                  6.201    

Slack (MET) :             6.201ns  (required time - arrival time)
  Source:                 led_strip/M_rst_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_rst_ctr_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.107ns  (logic 0.854ns (27.484%)  route 2.253ns (72.516%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.630     5.214    led_strip/CLK
    SLICE_X3Y16          FDRE                                         r  led_strip/M_rst_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.456     5.670 r  led_strip/M_rst_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.831     6.502    led_strip/M_rst_ctr_q_reg[4]
    SLICE_X4Y15          LUT5 (Prop_lut5_I2_O)        0.124     6.626 f  led_strip/M_rst_ctr_q[0]_i_6/O
                         net (fo=1, routed)           0.448     7.074    led_strip/M_rst_ctr_q[0]_i_6_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I0_O)        0.124     7.198 r  led_strip/M_rst_ctr_q[0]_i_4/O
                         net (fo=3, routed)           0.464     7.662    led_strip/M_rst_ctr_q[0]_i_4_n_0
    SLICE_X2Y16          LUT3 (Prop_lut3_I1_O)        0.150     7.812 r  led_strip/M_rst_ctr_q[0]_i_1/O
                         net (fo=13, routed)          0.510     8.322    led_strip/M_rst_ctr_q[0]_i_1_n_0
    SLICE_X3Y15          FDRE                                         r  led_strip/M_rst_ctr_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.513    14.918    led_strip/CLK
    SLICE_X3Y15          FDRE                                         r  led_strip/M_rst_ctr_q_reg[3]/C
                         clock pessimism              0.273    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X3Y15          FDRE (Setup_fdre_C_R)       -0.633    14.523    led_strip/M_rst_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.523    
                         arrival time                          -8.322    
  -------------------------------------------------------------------
                         slack                                  6.201    

Slack (MET) :             6.340ns  (required time - arrival time)
  Source:                 led_strip/M_rst_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_rst_ctr_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 0.854ns (28.791%)  route 2.112ns (71.209%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.630     5.214    led_strip/CLK
    SLICE_X3Y16          FDRE                                         r  led_strip/M_rst_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.456     5.670 r  led_strip/M_rst_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.831     6.502    led_strip/M_rst_ctr_q_reg[4]
    SLICE_X4Y15          LUT5 (Prop_lut5_I2_O)        0.124     6.626 f  led_strip/M_rst_ctr_q[0]_i_6/O
                         net (fo=1, routed)           0.448     7.074    led_strip/M_rst_ctr_q[0]_i_6_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I0_O)        0.124     7.198 r  led_strip/M_rst_ctr_q[0]_i_4/O
                         net (fo=3, routed)           0.464     7.662    led_strip/M_rst_ctr_q[0]_i_4_n_0
    SLICE_X2Y16          LUT3 (Prop_lut3_I1_O)        0.150     7.812 r  led_strip/M_rst_ctr_q[0]_i_1/O
                         net (fo=13, routed)          0.369     8.181    led_strip/M_rst_ctr_q[0]_i_1_n_0
    SLICE_X3Y17          FDRE                                         r  led_strip/M_rst_ctr_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.511    14.916    led_strip/CLK
    SLICE_X3Y17          FDRE                                         r  led_strip/M_rst_ctr_q_reg[10]/C
                         clock pessimism              0.273    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X3Y17          FDRE (Setup_fdre_C_R)       -0.633    14.521    led_strip/M_rst_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                          -8.181    
  -------------------------------------------------------------------
                         slack                                  6.340    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 led_strip/M_bit_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_bit_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.251ns (66.993%)  route 0.124ns (33.007%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.591     1.535    led_strip/CLK
    SLICE_X2Y15          FDRE                                         r  led_strip/M_bit_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.148     1.683 r  led_strip/M_bit_ctr_q_reg[3]/Q
                         net (fo=4, routed)           0.124     1.806    led_strip/M_bit_ctr_q[3]
    SLICE_X2Y15          LUT5 (Prop_lut5_I4_O)        0.103     1.909 r  led_strip/M_bit_ctr_q[4]_i_2/O
                         net (fo=1, routed)           0.000     1.909    led_strip/M_bit_ctr_q[4]_i_2_n_0
    SLICE_X2Y15          FDRE                                         r  led_strip/M_bit_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.860     2.050    led_strip/CLK
    SLICE_X2Y15          FDRE                                         r  led_strip/M_bit_ctr_q_reg[4]/C
                         clock pessimism             -0.515     1.535    
    SLICE_X2Y15          FDRE (Hold_fdre_C_D)         0.132     1.667    led_strip/M_bit_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.591     1.535    reset_cond/CLK
    SLICE_X0Y13          FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDSE (Prop_fdse_C_Q)         0.141     1.676 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.172     1.848    reset_cond/M_stage_d[2]
    SLICE_X0Y13          FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.861     2.051    reset_cond/CLK
    SLICE_X0Y13          FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X0Y13          FDSE (Hold_fdse_C_D)         0.070     1.605    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 led_strip/M_pixel_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_pixel_ctr_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.150%)  route 0.170ns (44.850%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.591     1.535    led_strip/CLK
    SLICE_X2Y14          FDRE                                         r  led_strip/M_pixel_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.164     1.699 r  led_strip/M_pixel_ctr_q_reg[0]/Q
                         net (fo=4, routed)           0.170     1.869    led_strip/M_pixel_ctr_q[0]
    SLICE_X2Y14          LUT6 (Prop_lut6_I4_O)        0.045     1.914 r  led_strip/M_pixel_ctr_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.914    led_strip/M_pixel_ctr_q[1]_i_1_n_0
    SLICE_X2Y14          FDRE                                         r  led_strip/M_pixel_ctr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.861     2.051    led_strip/CLK
    SLICE_X2Y14          FDRE                                         r  led_strip/M_pixel_ctr_q_reg[1]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X2Y14          FDRE (Hold_fdre_C_D)         0.120     1.655    led_strip/M_pixel_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 led_strip/M_rst_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_rst_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.589     1.533    led_strip/CLK
    SLICE_X3Y17          FDRE                                         r  led_strip/M_rst_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.141     1.674 r  led_strip/M_rst_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.793    led_strip/M_rst_ctr_q_reg[11]
    SLICE_X3Y17          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.901 r  led_strip/M_rst_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.901    led_strip/M_rst_ctr_q_reg[8]_i_1_n_4
    SLICE_X3Y17          FDRE                                         r  led_strip/M_rst_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.858     2.048    led_strip/CLK
    SLICE_X3Y17          FDRE                                         r  led_strip/M_rst_ctr_q_reg[11]/C
                         clock pessimism             -0.515     1.533    
    SLICE_X3Y17          FDRE (Hold_fdre_C_D)         0.105     1.638    led_strip/M_rst_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 led_strip/M_rst_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_rst_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.590     1.534    led_strip/CLK
    SLICE_X3Y16          FDRE                                         r  led_strip/M_rst_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141     1.675 r  led_strip/M_rst_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119     1.794    led_strip/M_rst_ctr_q_reg[7]
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.902 r  led_strip/M_rst_ctr_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.902    led_strip/M_rst_ctr_q_reg[4]_i_1_n_4
    SLICE_X3Y16          FDRE                                         r  led_strip/M_rst_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.859     2.049    led_strip/CLK
    SLICE_X3Y16          FDRE                                         r  led_strip/M_rst_ctr_q_reg[7]/C
                         clock pessimism             -0.515     1.534    
    SLICE_X3Y16          FDRE (Hold_fdre_C_D)         0.105     1.639    led_strip/M_rst_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 led_strip/M_rst_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_rst_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.591     1.535    led_strip/CLK
    SLICE_X3Y15          FDRE                                         r  led_strip/M_rst_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  led_strip/M_rst_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.796    led_strip/M_rst_ctr_q_reg[3]
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.904 r  led_strip/M_rst_ctr_q_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     1.904    led_strip/M_rst_ctr_q_reg[0]_i_3_n_4
    SLICE_X3Y15          FDRE                                         r  led_strip/M_rst_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.860     2.050    led_strip/CLK
    SLICE_X3Y15          FDRE                                         r  led_strip/M_rst_ctr_q_reg[3]/C
                         clock pessimism             -0.515     1.535    
    SLICE_X3Y15          FDRE (Hold_fdre_C_D)         0.105     1.640    led_strip/M_rst_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 led_strip/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.190ns (50.948%)  route 0.183ns (49.052%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.591     1.535    led_strip/CLK
    SLICE_X0Y15          FDRE                                         r  led_strip/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  led_strip/M_ctr_q_reg[2]/Q
                         net (fo=5, routed)           0.183     1.859    led_strip/M_ctr_q[2]
    SLICE_X0Y15          LUT5 (Prop_lut5_I1_O)        0.049     1.908 r  led_strip/M_ctr_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.908    led_strip/M_ctr_q[3]_i_1_n_0
    SLICE_X0Y15          FDRE                                         r  led_strip/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.860     2.050    led_strip/CLK
    SLICE_X0Y15          FDRE                                         r  led_strip/M_ctr_q_reg[3]/C
                         clock pessimism             -0.515     1.535    
    SLICE_X0Y15          FDRE (Hold_fdre_C_D)         0.107     1.642    led_strip/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 led_strip/M_rst_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_rst_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.589     1.533    led_strip/CLK
    SLICE_X3Y17          FDRE                                         r  led_strip/M_rst_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.141     1.674 r  led_strip/M_rst_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.120     1.794    led_strip/M_rst_ctr_q_reg[10]
    SLICE_X3Y17          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.905 r  led_strip/M_rst_ctr_q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.905    led_strip/M_rst_ctr_q_reg[8]_i_1_n_5
    SLICE_X3Y17          FDRE                                         r  led_strip/M_rst_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.858     2.048    led_strip/CLK
    SLICE_X3Y17          FDRE                                         r  led_strip/M_rst_ctr_q_reg[10]/C
                         clock pessimism             -0.515     1.533    
    SLICE_X3Y17          FDRE (Hold_fdre_C_D)         0.105     1.638    led_strip/M_rst_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 led_strip/M_rst_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_rst_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.590     1.534    led_strip/CLK
    SLICE_X3Y16          FDRE                                         r  led_strip/M_rst_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141     1.675 r  led_strip/M_rst_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.121     1.796    led_strip/M_rst_ctr_q_reg[6]
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.907 r  led_strip/M_rst_ctr_q_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.907    led_strip/M_rst_ctr_q_reg[4]_i_1_n_5
    SLICE_X3Y16          FDRE                                         r  led_strip/M_rst_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.859     2.049    led_strip/CLK
    SLICE_X3Y16          FDRE                                         r  led_strip/M_rst_ctr_q_reg[6]/C
                         clock pessimism             -0.515     1.534    
    SLICE_X3Y16          FDRE (Hold_fdre_C_D)         0.105     1.639    led_strip/M_rst_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 led_strip/M_rst_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_rst_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.590     1.534    led_strip/CLK
    SLICE_X3Y16          FDRE                                         r  led_strip/M_rst_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141     1.675 r  led_strip/M_rst_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.117     1.792    led_strip/M_rst_ctr_q_reg[4]
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.907 r  led_strip/M_rst_ctr_q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.907    led_strip/M_rst_ctr_q_reg[4]_i_1_n_7
    SLICE_X3Y16          FDRE                                         r  led_strip/M_rst_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.859     2.049    led_strip/CLK
    SLICE_X3Y16          FDRE                                         r  led_strip/M_rst_ctr_q_reg[4]/C
                         clock pessimism             -0.515     1.534    
    SLICE_X3Y16          FDRE (Hold_fdre_C_D)         0.105     1.639    led_strip/M_rst_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y15    led_strip/M_bit_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y15    led_strip/M_bit_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y15    led_strip/M_bit_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y15    led_strip/M_bit_ctr_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y15    led_strip/M_bit_ctr_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y15    led_strip/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y15    led_strip/M_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y15    led_strip/M_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y15    led_strip/M_ctr_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    led_strip/M_bit_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    led_strip/M_bit_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    led_strip/M_bit_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    led_strip/M_bit_ctr_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    led_strip/M_bit_ctr_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    led_strip/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    led_strip/M_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    led_strip/M_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    led_strip/M_ctr_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    led_strip/M_ctr_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    led_strip/M_bit_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    led_strip/M_bit_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    led_strip/M_bit_ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    led_strip/M_bit_ctr_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    led_strip/M_bit_ctr_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    led_strip/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    led_strip/M_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    led_strip/M_ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    led_strip/M_ctr_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    led_strip/M_ctr_q_reg[4]/C



