xrun(64): 24.03-s004: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
TOOL:	xrun(64)	24.03-s004: Started on Jun 10, 2025 at 19:58:46 CEST
xrun
	+access+rwc
	+xmstatus
	+xm64bit
	+TESTFILE1=outputs/modus_src/testresults/verilog/VER.FULLSCAN.serial_to_parallel_atpg.data.scan.ex1.ts1.verilog
	+TESTFILE2=outputs/modus_src/testresults/verilog/VER.FULLSCAN.serial_to_parallel_atpg.data.logic.ex1.ts2.verilog
	+HEARTBEAT
	+FAILSET
	+xmtimescale+1ns/1ps
	+xmoverride_timescale
	+xmseq_udp_delay+2ps
	+libext+.v+.V+.z+.Z+.gz
	+xmlibdirname+outputs/modus_src/Inca_libs_19_44_48
	-l outputs/modus_src/ncverilog_FULLSCAN.log
	-v /home/bas33767/Desktop/IHP-Open-PDK/ihp-sg13g2/libs.ref/sg13g2_stdcell/verilog/sg13g2_stdcell.v
	outputs/modus_src/serial_to_parallel.test_netlist.v
	outputs/modus_src/testresults/verilog/VER.FULLSCAN.serial_to_parallel_atpg.mainsim.v

   User defined plus("+") options:
	+TESTFILE1=outputs/modus_src/testresults/verilog/VER.FULLSCAN.serial_to_parallel_atpg.data.scan.ex1.ts1.verilog
	+TESTFILE2=outputs/modus_src/testresults/verilog/VER.FULLSCAN.serial_to_parallel_atpg.data.logic.ex1.ts2.verilog
	+HEARTBEAT
	+FAILSET

xrun: *W,LEXTSF: Unknown suffix (.z) found in a libext option.  The suffixes will be mapped to Verilog.
xrun: *W,LEXTSF: Unknown suffix (.Z) found in a libext option.  The suffixes will be mapped to Verilog.
xrun: *W,LEXTSF: Unknown suffix (.gz) found in a libext option.  The suffixes will be mapped to Verilog.
file: outputs/modus_src/serial_to_parallel.test_netlist.v
	module worklib.serial_to_parallel:v
		errors: 0, warnings: 0
file: outputs/modus_src/testresults/verilog/VER.FULLSCAN.serial_to_parallel_atpg.mainsim.v
	module worklib.modus_src_FULLSCAN_serial_to_parallel_atpg:v
		errors: 0, warnings: 0
file: /home/bas33767/Desktop/IHP-Open-PDK/ihp-sg13g2/libs.ref/sg13g2_stdcell/verilog/sg13g2_stdcell.v
	module verilog.sg13g2_buf_16:v
		errors: 0, warnings: 0
	module verilog.sg13g2_inv_16:v
		errors: 0, warnings: 0
	module verilog.sg13g2_inv_2:v
		errors: 0, warnings: 0
	module verilog.sg13g2_inv_4:v
		errors: 0, warnings: 0
	module verilog.sg13g2_sdfbbp_1:v
		errors: 0, warnings: 0
	primitive verilog.ihp_dff_sr_err:v
		errors: 0, warnings: 0
	primitive verilog.ihp_dff_sr_1:v
		errors: 0, warnings: 0
	primitive verilog.ihp_mux2:v
		errors: 0, warnings: 0
xmvlog: Memory Usage - Current physical: 26.5M, Current virtual: 61.0M
xmvlog: CPU Usage - 0.0s system + 0.0s user = 0.0s total (0.0s, 65.7% cpu)
xmelab: *N,INFSUD: -NOSPECIFY is automatically used with -SEQ_UDP_DELAY.
		Caching library 'verilog' ....... Done
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		modus_src_FULLSCAN_serial_to_parallel_atpg
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		verilog.sg13g2_sdfbbp_1:v <0x6710ba73>
			streams:   0, words:     0
		verilog.sg13g2_sdfbbp_1:v <0x42121139>
			streams:   0, words:     0
		verilog.sg13g2_sdfbbp_1:v <0x6f44ee6c>
			streams:   0, words:     0
		worklib.modus_src_FULLSCAN_serial_to_parallel_atpg:v <0x16da307c>
			streams:  21, words: 115799
		worklib.serial_to_parallel:v <0x07c0c8bf>
			streams:   1, words:   718
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                   Instances  Unique
		Modules:                  26       7
		UDPs:                     24       3
		Primitives:               56       2
		Registers:                94      89
		Scalar wires:             72       -
		Initial blocks:            1       1
		Cont. assignments:        10       3
		Pseudo assignments:        2       -
		Timing checks:           144       -
		Delayed tcheck signals:   48       -
		Simulation timescale:    1ps
	Writing initial simulation snapshot: worklib.modus_src_FULLSCAN_serial_to_parallel_atpg:v
xmelab: Memory Usage - Final: 68.5M, Peak: 68.5M, Peak virtual: 157.6M
xmelab: CPU Usage - 0.1s system + 0.1s user = 0.1s total (0.2s, 76.1% cpu)
Loading snapshot worklib.modus_src_FULLSCAN_serial_to_parallel_atpg:v .................... Done
xcelium> source /eda/cadence/2024-25/RHELx86/XCELIUM_24.03.004/tools/xcelium/files/xmsimrc
xcelium> run

INFO (TVE-200): Simulating vector file: outputs/modus_src/testresults/verilog/VER.FULLSCAN.serial_to_parallel_atpg.data.scan.ex1.ts1.verilog 

INFO (TVE-189): Design:  serial_to_parallel   Test Mode:  FULLSCAN   InExperiment:  serial_to_parallel_atpg 

INFO (TVE-202): Simulating Test: 0  Odometer: 1.1.1.1.1.1  Relative Cycle: 1  Time: 0.00 ps  Tests Passed 0 of 0, Failed 0. 

INFO (TVE-211): Simulating Test: 1  Odometer: 1.1.1.2.1.1  Relative Cycle: 2  Time: 80000.00 ps  Relative Scan: 1  Tests Passed 1 of 1, Failed 0. 

INFO (TVE-211): Simulating Test: 1  Odometer: 1.1.1.2.1.2  Relative Cycle: 4  Time: 240000.00 ps  Relative Scan: 2  Tests Passed 1 of 1, Failed 0. 

INFO (TVE-201): Simulation complete on vector file: outputs/modus_src/testresults/verilog/VER.FULLSCAN.serial_to_parallel_atpg.data.scan.ex1.ts1.verilog 

INFO (TVE-210): Results for vector file: outputs/modus_src/testresults/verilog/VER.FULLSCAN.serial_to_parallel_atpg.data.scan.ex1.ts1.verilog 
                      Number of Cycles:               6 
                      Number of Tests:                1 
                        - Passed Tests:               1 
                        - Failed Tests:               0 
                      Number of Compares:             8 
                        - Good Compares:              8 
                        - Miscompares:                0 
                      Time:                       480000.00 ps 


INFO (TVE-200): Simulating vector file: outputs/modus_src/testresults/verilog/VER.FULLSCAN.serial_to_parallel_atpg.data.logic.ex1.ts2.verilog 

INFO (TVE-189): Design:  serial_to_parallel   Test Mode:  FULLSCAN   InExperiment:  serial_to_parallel_atpg 

INFO (TVE-202): Simulating Test: 0  Odometer: 1.2.1.1.1.1  Relative Cycle: 1  Time: 480000.00 ps  Tests Passed 0 of 0, Failed 0. 

INFO (TVE-211): Simulating Test: 2  Odometer: 1.2.1.2.1.1  Relative Cycle: 2  Time: 560000.00 ps  Relative Scan: 1  Tests Passed 1 of 1, Failed 0. 

INFO (TVE-202): Simulating Test: 2  Odometer: 1.2.1.2.1.2  Relative Cycle: 4  Time: 720000.00 ps  Tests Passed 1 of 1, Failed 0. 

INFO (TVE-202): Simulating Test: 2  Odometer: 1.2.1.2.1.3  Relative Cycle: 5  Time: 800000.00 ps  Tests Passed 1 of 1, Failed 0. 

INFO (TVE-211): Simulating Test: 2  Odometer: 1.2.1.2.1.4  Relative Cycle: 6  Time: 880000.00 ps  Relative Scan: 2  Tests Passed 1 of 1, Failed 0. 

INFO (TVE-211): Simulating Test: 3  Odometer: 1.2.1.3.1.1  Relative Cycle: 8  Time: 1040000.00 ps  Relative Scan: 3  Tests Passed 2 of 2, Failed 0. 

INFO (TVE-202): Simulating Test: 3  Odometer: 1.2.1.3.1.2  Relative Cycle: 10  Time: 1200000.00 ps  Tests Passed 2 of 2, Failed 0. 

INFO (TVE-202): Simulating Test: 3  Odometer: 1.2.1.3.1.3  Relative Cycle: 11  Time: 1280000.00 ps  Tests Passed 2 of 2, Failed 0. 

INFO (TVE-202): Simulating Test: 3  Odometer: 1.2.1.3.1.4  Relative Cycle: 12  Time: 1360000.00 ps  Tests Passed 2 of 2, Failed 0. 

INFO (TVE-211): Simulating Test: 3  Odometer: 1.2.1.3.1.5  Relative Cycle: 13  Time: 1440000.00 ps  Relative Scan: 4  Tests Passed 2 of 2, Failed 0. 

INFO (TVE-211): Simulating Test: 4  Odometer: 1.2.1.3.2.1  Relative Cycle: 15  Time: 1600000.00 ps  Relative Scan: 5  Tests Passed 3 of 3, Failed 0. 

INFO (TVE-202): Simulating Test: 4  Odometer: 1.2.1.3.2.2  Relative Cycle: 17  Time: 1760000.00 ps  Tests Passed 3 of 3, Failed 0. 

INFO (TVE-202): Simulating Test: 4  Odometer: 1.2.1.3.2.3  Relative Cycle: 18  Time: 1840000.00 ps  Tests Passed 3 of 3, Failed 0. 

INFO (TVE-202): Simulating Test: 4  Odometer: 1.2.1.3.2.4  Relative Cycle: 19  Time: 1920000.00 ps  Tests Passed 3 of 3, Failed 0. 

INFO (TVE-211): Simulating Test: 4  Odometer: 1.2.1.3.2.5  Relative Cycle: 20  Time: 2000000.00 ps  Relative Scan: 6  Tests Passed 3 of 3, Failed 0. 

INFO (TVE-211): Simulating Test: 5  Odometer: 1.2.1.3.3.1  Relative Cycle: 22  Time: 2160000.00 ps  Relative Scan: 7  Tests Passed 4 of 4, Failed 0. 

INFO (TVE-202): Simulating Test: 5  Odometer: 1.2.1.3.3.2  Relative Cycle: 24  Time: 2320000.00 ps  Tests Passed 4 of 4, Failed 0. 

INFO (TVE-202): Simulating Test: 5  Odometer: 1.2.1.3.3.3  Relative Cycle: 25  Time: 2400000.00 ps  Tests Passed 4 of 4, Failed 0. 

INFO (TVE-202): Simulating Test: 5  Odometer: 1.2.1.3.3.4  Relative Cycle: 26  Time: 2480000.00 ps  Tests Passed 4 of 4, Failed 0. 

INFO (TVE-211): Simulating Test: 5  Odometer: 1.2.1.3.3.5  Relative Cycle: 27  Time: 2560000.00 ps  Relative Scan: 8  Tests Passed 4 of 4, Failed 0. 

INFO (TVE-201): Simulation complete on vector file: outputs/modus_src/testresults/verilog/VER.FULLSCAN.serial_to_parallel_atpg.data.logic.ex1.ts2.verilog 

INFO (TVE-210): Results for vector file: outputs/modus_src/testresults/verilog/VER.FULLSCAN.serial_to_parallel_atpg.data.logic.ex1.ts2.verilog 
                      Number of Cycles:               29 
                      Number of Tests:                4 
                        - Passed Tests:               4 
                        - Failed Tests:               0 
                      Number of Compares:             59 
                        - Good Compares:              59 
                        - Miscompares:                0 
                      Time:                       2800000.00 ps 


INFO (TVE-209): Cumulative Results: 
                      Number of Files Simulated:        2 
                      Total Number of Cycles:           35 
                      Total Number of Tests:            5 
                        - Total Passed Tests:           5 
                        - Total Failed Tests:           0 
                      Total Number of Compares:         67 
                        - Total Good Compares:          67 
                        - Total Miscompares:            0 

Simulation complete via $finish(1) at time 2800 NS + 0
./outputs/modus_src/testresults/verilog/VER.FULLSCAN.serial_to_parallel_atpg.mainsim.v:228       $finish; 
xcelium> exit
xmsim: Memory Usage - Final: 68.5M, Peak: 68.5M, Peak virtual: 336.6M
xmsim: CPU Usage - 0.0s system + 0.0s user = 0.1s total (1.1s, 5.9% cpu)
TOOL:	xrun(64)	24.03-s004: Exiting on Jun 10, 2025 at 19:58:48 CEST  (total: 00:00:02)
