{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1749866586879 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1749866586879 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 14 09:03:06 2025 " "Processing started: Sat Jun 14 09:03:06 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1749866586879 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1749866586879 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off JPEG -c JPEG " "Command: quartus_map --read_settings_files=on --write_settings_files=off JPEG -c JPEG" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1749866586879 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1749866587678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "downsampler_420_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file downsampler_420_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 downsampler_420_tb " "Found entity 1: downsampler_420_tb" {  } { { "downsampler_420_tb.v" "" { Text "D:/HDL/JPEG/downsampler_420_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749866587721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749866587721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "downsampler_420.v 1 1 " "Found 1 design units, including 1 entities, in source file downsampler_420.v" { { "Info" "ISGN_ENTITY_NAME" "1 downsampler_420 " "Found entity 1: downsampler_420" {  } { { "downsampler_420.v" "" { Text "D:/HDL/JPEG/downsampler_420.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749866587730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749866587730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entropy_encoder_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file entropy_encoder_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 entropy_encoder_tb " "Found entity 1: entropy_encoder_tb" {  } { { "entropy_encoder_tb.v" "" { Text "D:/HDL/JPEG/entropy_encoder_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749866587741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749866587741 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE rgb2ycbcr.v(12) " "Verilog HDL Declaration information at rgb2ycbcr.v(12): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "rgb2ycbcr.v" "" { Text "D:/HDL/JPEG/rgb2ycbcr.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1749866587753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb2ycbcr.v 1 1 " "Found 1 design units, including 1 entities, in source file rgb2ycbcr.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgb2ycbcr " "Found entity 1: rgb2ycbcr" {  } { { "rgb2ycbcr.v" "" { Text "D:/HDL/JPEG/rgb2ycbcr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749866587753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749866587753 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "level_shifter.v(35) " "Verilog HDL error at level_shifter.v(35): constant value overflow" {  } { { "level_shifter.v" "" { Text "D:/HDL/JPEG/level_shifter.v" 35 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1749866587761 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "level_shifter.v(36) " "Verilog HDL error at level_shifter.v(36): constant value overflow" {  } { { "level_shifter.v" "" { Text "D:/HDL/JPEG/level_shifter.v" 36 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1749866587761 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "level_shifter.v(37) " "Verilog HDL error at level_shifter.v(37): constant value overflow" {  } { { "level_shifter.v" "" { Text "D:/HDL/JPEG/level_shifter.v" 37 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1749866587761 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE level_shifter.v(12) " "Verilog HDL Declaration information at level_shifter.v(12): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "level_shifter.v" "" { Text "D:/HDL/JPEG/level_shifter.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1749866587761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "level_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file level_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 level_shifter " "Found entity 1: level_shifter" {  } { { "level_shifter.v" "" { Text "D:/HDL/JPEG/level_shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749866587761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749866587761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tbdct_module.v 1 1 " "Found 1 design units, including 1 entities, in source file tbdct_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 tbdct_module " "Found entity 1: tbdct_module" {  } { { "tbdct_module.v" "" { Text "D:/HDL/JPEG/tbdct_module.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749866587772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749866587772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_jpeg_quantizer_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_jpeg_quantizer_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_jpeg_quantizer_wb " "Found entity 1: tb_jpeg_quantizer_wb" {  } { { "tb_jpeg_quantizer_wb.v" "" { Text "D:/HDL/JPEG/tb_jpeg_quantizer_wb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749866587779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749866587779 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "quantizer_1.v(28) " "Verilog HDL information at quantizer_1.v(28): always construct contains both blocking and non-blocking assignments" {  } { { "quantizer_1.v" "" { Text "D:/HDL/JPEG/quantizer_1.v" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1749866587790 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE quantizer_1.v(8) " "Verilog HDL Declaration information at quantizer_1.v(8): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "quantizer_1.v" "" { Text "D:/HDL/JPEG/quantizer_1.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1749866587790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quantizer_1.v 1 1 " "Found 1 design units, including 1 entities, in source file quantizer_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 quantizer_1 " "Found entity 1: quantizer_1" {  } { { "quantizer_1.v" "" { Text "D:/HDL/JPEG/quantizer_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749866587790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749866587790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quantizer_1_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file quantizer_1_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 quantizer_1_tb " "Found entity 1: quantizer_1_tb" {  } { { "quantizer_1_tb.v" "" { Text "D:/HDL/JPEG/quantizer_1_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749866587799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749866587799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quantizer_1_wb_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file quantizer_1_wb_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 quantizer_1_wb_wrapper " "Found entity 1: quantizer_1_wb_wrapper" {  } { { "quantizer_1_wb_wrapper.v" "" { Text "D:/HDL/JPEG/quantizer_1_wb_wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749866587808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749866587808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_quantizer_1_wb_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_quantizer_1_wb_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_quantizer_1_wb_wrapper " "Found entity 1: tb_quantizer_1_wb_wrapper" {  } { { "tb_quantizer_1_wb_wrapper.v" "" { Text "D:/HDL/JPEG/tb_quantizer_1_wb_wrapper.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749866587818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749866587818 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE dct_2d.v(9) " "Verilog HDL Declaration information at dct_2d.v(9): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "dct_2d.v" "" { Text "D:/HDL/JPEG/dct_2d.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1749866587829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dct_2d.v 1 1 " "Found 1 design units, including 1 entities, in source file dct_2d.v" { { "Info" "ISGN_ENTITY_NAME" "1 dct_2d " "Found entity 1: dct_2d" {  } { { "dct_2d.v" "" { Text "D:/HDL/JPEG/dct_2d.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749866587829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749866587829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dct_2d_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file dct_2d_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 dct_2d_tb " "Found entity 1: dct_2d_tb" {  } { { "dct_2d_tb.v" "" { Text "D:/HDL/JPEG/dct_2d_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749866587839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749866587839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_splitter.v 1 1 " "Found 1 design units, including 1 entities, in source file block_splitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 block_splitter " "Found entity 1: block_splitter" {  } { { "block_splitter.v" "" { Text "D:/HDL/JPEG/block_splitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749866587851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749866587851 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "entropy_encoder.v(74) " "Verilog HDL information at entropy_encoder.v(74): always construct contains both blocking and non-blocking assignments" {  } { { "entropy_encoder.v" "" { Text "D:/HDL/JPEG/entropy_encoder.v" 74 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1749866587860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entropy_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file entropy_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 entropy_encoder " "Found entity 1: entropy_encoder" {  } { { "entropy_encoder.v" "" { Text "D:/HDL/JPEG/entropy_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749866587861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749866587861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jpeg_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file jpeg_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 jpeg_encoder " "Found entity 1: jpeg_encoder" {  } { { "jpeg_encoder.v" "" { Text "D:/HDL/JPEG/jpeg_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749866587861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749866587861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_jpeg_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_jpeg_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_jpeg_encoder " "Found entity 1: tb_jpeg_encoder" {  } { { "tb_jpeg_encoder.v" "" { Text "D:/HDL/JPEG/tb_jpeg_encoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749866587863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749866587863 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE bamodule.v(10) " "Verilog HDL Declaration information at bamodule.v(10): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "bamodule.v" "" { Text "D:/HDL/JPEG/bamodule.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1749866587864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bamodule.v 1 1 " "Found 1 design units, including 1 entities, in source file bamodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 bamodule " "Found entity 1: bamodule" {  } { { "bamodule.v" "" { Text "D:/HDL/JPEG/bamodule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749866587864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749866587864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jpeg_topfour.v 1 1 " "Found 1 design units, including 1 entities, in source file jpeg_topfour.v" { { "Info" "ISGN_ENTITY_NAME" "1 jpeg_topfour " "Found entity 1: jpeg_topfour" {  } { { "jpeg_topfour.v" "" { Text "D:/HDL/JPEG/jpeg_topfour.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749866587865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749866587865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_jpeg_top.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_jpeg_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_jpeg_top " "Found entity 1: tb_jpeg_top" {  } { { "tb_jpeg_top.v" "" { Text "D:/HDL/JPEG/tb_jpeg_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749866587866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749866587866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jpeg_top_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file jpeg_top_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 jpeg_top_tb " "Found entity 1: jpeg_top_tb" {  } { { "jpeg_top_tb.v" "" { Text "D:/HDL/JPEG/jpeg_top_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749866587867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749866587867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bamodule_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file bamodule_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 bamodule_tb " "Found entity 1: bamodule_tb" {  } { { "bamodule_tb.v" "" { Text "D:/HDL/JPEG/bamodule_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749866587878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749866587878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_rgb2ycbcr.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_rgb2ycbcr.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_rgb2ycbcr " "Found entity 1: tb_rgb2ycbcr" {  } { { "tb_rgb2ycbcr.v" "" { Text "D:/HDL/JPEG/tb_rgb2ycbcr.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749866587888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749866587888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_jpeg_topfour.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_jpeg_topfour.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_jpeg_topfour " "Found entity 1: tb_jpeg_topfour" {  } { { "tb_jpeg_topfour.v" "" { Text "D:/HDL/JPEG/tb_jpeg_topfour.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749866587898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749866587898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module_jpeg.v 1 1 " "Found 1 design units, including 1 entities, in source file top_module_jpeg.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module_jpeg " "Found entity 1: top_module_jpeg" {  } { { "top_module_jpeg.v" "" { Text "D:/HDL/JPEG/top_module_jpeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749866587900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749866587900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_top_module_jpeg.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_top_module_jpeg.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_top_module_jpeg " "Found entity 1: wb_top_module_jpeg" {  } { { "wb_top_module_jpeg.v" "" { Text "D:/HDL/JPEG/wb_top_module_jpeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749866587908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749866587908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_top_module_jpeg.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_top_module_jpeg.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_top_module_jpeg " "Found entity 1: tb_top_module_jpeg" {  } { { "tb_top_module_jpeg.v" "" { Text "D:/HDL/JPEG/tb_top_module_jpeg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749866587917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749866587917 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "counter_y top_module_jpeg.v(212) " "Verilog HDL Implicit Net warning at top_module_jpeg.v(212): created implicit net for \"counter_y\"" {  } { { "top_module_jpeg.v" "" { Text "D:/HDL/JPEG/top_module_jpeg.v" 212 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749866587918 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module_jpeg " "Elaborating entity \"top_module_jpeg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1749866588451 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 top_module_jpeg.v(228) " "Verilog HDL assignment warning at top_module_jpeg.v(228): truncated value with size 32 to match size of target (6)" {  } { { "top_module_jpeg.v" "" { Text "D:/HDL/JPEG/top_module_jpeg.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749866588454 "|top_module_jpeg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb2ycbcr rgb2ycbcr:rgb2ycbcr_inst " "Elaborating entity \"rgb2ycbcr\" for hierarchy \"rgb2ycbcr:rgb2ycbcr_inst\"" {  } { { "top_module_jpeg.v" "rgb2ycbcr_inst" { Text "D:/HDL/JPEG/top_module_jpeg.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866588463 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 rgb2ycbcr.v(51) " "Verilog HDL assignment warning at rgb2ycbcr.v(51): truncated value with size 32 to match size of target (16)" {  } { { "rgb2ycbcr.v" "" { Text "D:/HDL/JPEG/rgb2ycbcr.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749866588475 "|top_module_jpeg|rgb2ycbcr:rgb2ycbcr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 rgb2ycbcr.v(52) " "Verilog HDL assignment warning at rgb2ycbcr.v(52): truncated value with size 32 to match size of target (16)" {  } { { "rgb2ycbcr.v" "" { Text "D:/HDL/JPEG/rgb2ycbcr.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749866588475 "|top_module_jpeg|rgb2ycbcr:rgb2ycbcr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 rgb2ycbcr.v(53) " "Verilog HDL assignment warning at rgb2ycbcr.v(53): truncated value with size 32 to match size of target (16)" {  } { { "rgb2ycbcr.v" "" { Text "D:/HDL/JPEG/rgb2ycbcr.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749866588475 "|top_module_jpeg|rgb2ycbcr:rgb2ycbcr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 rgb2ycbcr.v(59) " "Verilog HDL assignment warning at rgb2ycbcr.v(59): truncated value with size 16 to match size of target (8)" {  } { { "rgb2ycbcr.v" "" { Text "D:/HDL/JPEG/rgb2ycbcr.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749866588475 "|top_module_jpeg|rgb2ycbcr:rgb2ycbcr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 rgb2ycbcr.v(60) " "Verilog HDL assignment warning at rgb2ycbcr.v(60): truncated value with size 16 to match size of target (8)" {  } { { "rgb2ycbcr.v" "" { Text "D:/HDL/JPEG/rgb2ycbcr.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749866588475 "|top_module_jpeg|rgb2ycbcr:rgb2ycbcr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 rgb2ycbcr.v(61) " "Verilog HDL assignment warning at rgb2ycbcr.v(61): truncated value with size 16 to match size of target (8)" {  } { { "rgb2ycbcr.v" "" { Text "D:/HDL/JPEG/rgb2ycbcr.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749866588475 "|top_module_jpeg|rgb2ycbcr:rgb2ycbcr_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "downsampler_420 downsampler_420:downsampler_inst " "Elaborating entity \"downsampler_420\" for hierarchy \"downsampler_420:downsampler_inst\"" {  } { { "top_module_jpeg.v" "downsampler_inst" { Text "D:/HDL/JPEG/top_module_jpeg.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866588476 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 downsampler_420.v(31) " "Verilog HDL assignment warning at downsampler_420.v(31): truncated value with size 32 to match size of target (2)" {  } { { "downsampler_420.v" "" { Text "D:/HDL/JPEG/downsampler_420.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749866588491 "|downsampler_420"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 downsampler_420.v(32) " "Verilog HDL assignment warning at downsampler_420.v(32): truncated value with size 32 to match size of target (2)" {  } { { "downsampler_420.v" "" { Text "D:/HDL/JPEG/downsampler_420.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749866588491 "|downsampler_420"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block_splitter block_splitter:block_splitter_y " "Elaborating entity \"block_splitter\" for hierarchy \"block_splitter:block_splitter_y\"" {  } { { "top_module_jpeg.v" "block_splitter_y" { Text "D:/HDL/JPEG/top_module_jpeg.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866588492 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 block_splitter.v(71) " "Verilog HDL assignment warning at block_splitter.v(71): truncated value with size 32 to match size of target (16)" {  } { { "block_splitter.v" "" { Text "D:/HDL/JPEG/block_splitter.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749866588507 "|block_splitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 block_splitter.v(75) " "Verilog HDL assignment warning at block_splitter.v(75): truncated value with size 32 to match size of target (3)" {  } { { "block_splitter.v" "" { Text "D:/HDL/JPEG/block_splitter.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749866588507 "|block_splitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 block_splitter.v(90) " "Verilog HDL assignment warning at block_splitter.v(90): truncated value with size 32 to match size of target (4)" {  } { { "block_splitter.v" "" { Text "D:/HDL/JPEG/block_splitter.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749866588507 "|block_splitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 block_splitter.v(92) " "Verilog HDL assignment warning at block_splitter.v(92): truncated value with size 32 to match size of target (4)" {  } { { "block_splitter.v" "" { Text "D:/HDL/JPEG/block_splitter.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749866588507 "|block_splitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 block_splitter.v(102) " "Verilog HDL assignment warning at block_splitter.v(102): truncated value with size 32 to match size of target (16)" {  } { { "block_splitter.v" "" { Text "D:/HDL/JPEG/block_splitter.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749866588507 "|block_splitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 block_splitter.v(109) " "Verilog HDL assignment warning at block_splitter.v(109): truncated value with size 32 to match size of target (6)" {  } { { "block_splitter.v" "" { Text "D:/HDL/JPEG/block_splitter.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749866588507 "|block_splitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 block_splitter.v(117) " "Verilog HDL assignment warning at block_splitter.v(117): truncated value with size 32 to match size of target (6)" {  } { { "block_splitter.v" "" { Text "D:/HDL/JPEG/block_splitter.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749866588507 "|block_splitter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block_splitter block_splitter:block_splitter_cb " "Elaborating entity \"block_splitter\" for hierarchy \"block_splitter:block_splitter_cb\"" {  } { { "top_module_jpeg.v" "block_splitter_cb" { Text "D:/HDL/JPEG/top_module_jpeg.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866588508 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 block_splitter.v(71) " "Verilog HDL assignment warning at block_splitter.v(71): truncated value with size 32 to match size of target (16)" {  } { { "block_splitter.v" "" { Text "D:/HDL/JPEG/block_splitter.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749866588520 "|top_module_jpeg|block_splitter:block_splitter_cb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 block_splitter.v(75) " "Verilog HDL assignment warning at block_splitter.v(75): truncated value with size 32 to match size of target (3)" {  } { { "block_splitter.v" "" { Text "D:/HDL/JPEG/block_splitter.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749866588520 "|top_module_jpeg|block_splitter:block_splitter_cb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 block_splitter.v(90) " "Verilog HDL assignment warning at block_splitter.v(90): truncated value with size 32 to match size of target (4)" {  } { { "block_splitter.v" "" { Text "D:/HDL/JPEG/block_splitter.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749866588520 "|top_module_jpeg|block_splitter:block_splitter_cb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 block_splitter.v(92) " "Verilog HDL assignment warning at block_splitter.v(92): truncated value with size 32 to match size of target (4)" {  } { { "block_splitter.v" "" { Text "D:/HDL/JPEG/block_splitter.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749866588520 "|top_module_jpeg|block_splitter:block_splitter_cb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 block_splitter.v(102) " "Verilog HDL assignment warning at block_splitter.v(102): truncated value with size 32 to match size of target (16)" {  } { { "block_splitter.v" "" { Text "D:/HDL/JPEG/block_splitter.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749866588520 "|top_module_jpeg|block_splitter:block_splitter_cb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 block_splitter.v(109) " "Verilog HDL assignment warning at block_splitter.v(109): truncated value with size 32 to match size of target (6)" {  } { { "block_splitter.v" "" { Text "D:/HDL/JPEG/block_splitter.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749866588520 "|top_module_jpeg|block_splitter:block_splitter_cb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 block_splitter.v(117) " "Verilog HDL assignment warning at block_splitter.v(117): truncated value with size 32 to match size of target (6)" {  } { { "block_splitter.v" "" { Text "D:/HDL/JPEG/block_splitter.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749866588520 "|top_module_jpeg|block_splitter:block_splitter_cb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dct_2d dct_2d:dct_y " "Elaborating entity \"dct_2d\" for hierarchy \"dct_2d:dct_y\"" {  } { { "top_module_jpeg.v" "dct_y" { Text "D:/HDL/JPEG/top_module_jpeg.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866588523 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 dct_2d.v(40) " "Verilog HDL assignment warning at dct_2d.v(40): truncated value with size 32 to match size of target (16)" {  } { { "dct_2d.v" "" { Text "D:/HDL/JPEG/dct_2d.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749866588535 "|dct_2d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 dct_2d.v(41) " "Verilog HDL assignment warning at dct_2d.v(41): truncated value with size 32 to match size of target (16)" {  } { { "dct_2d.v" "" { Text "D:/HDL/JPEG/dct_2d.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749866588535 "|dct_2d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 dct_2d.v(42) " "Verilog HDL assignment warning at dct_2d.v(42): truncated value with size 32 to match size of target (16)" {  } { { "dct_2d.v" "" { Text "D:/HDL/JPEG/dct_2d.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749866588535 "|dct_2d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 dct_2d.v(43) " "Verilog HDL assignment warning at dct_2d.v(43): truncated value with size 32 to match size of target (16)" {  } { { "dct_2d.v" "" { Text "D:/HDL/JPEG/dct_2d.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749866588535 "|dct_2d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 dct_2d.v(44) " "Verilog HDL assignment warning at dct_2d.v(44): truncated value with size 32 to match size of target (16)" {  } { { "dct_2d.v" "" { Text "D:/HDL/JPEG/dct_2d.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749866588535 "|dct_2d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 dct_2d.v(45) " "Verilog HDL assignment warning at dct_2d.v(45): truncated value with size 32 to match size of target (16)" {  } { { "dct_2d.v" "" { Text "D:/HDL/JPEG/dct_2d.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749866588535 "|dct_2d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 dct_2d.v(46) " "Verilog HDL assignment warning at dct_2d.v(46): truncated value with size 32 to match size of target (16)" {  } { { "dct_2d.v" "" { Text "D:/HDL/JPEG/dct_2d.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749866588535 "|dct_2d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 dct_2d.v(47) " "Verilog HDL assignment warning at dct_2d.v(47): truncated value with size 32 to match size of target (16)" {  } { { "dct_2d.v" "" { Text "D:/HDL/JPEG/dct_2d.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749866588535 "|dct_2d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 dct_2d.v(48) " "Verilog HDL assignment warning at dct_2d.v(48): truncated value with size 32 to match size of target (16)" {  } { { "dct_2d.v" "" { Text "D:/HDL/JPEG/dct_2d.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749866588535 "|dct_2d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 dct_2d.v(49) " "Verilog HDL assignment warning at dct_2d.v(49): truncated value with size 32 to match size of target (16)" {  } { { "dct_2d.v" "" { Text "D:/HDL/JPEG/dct_2d.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749866588535 "|dct_2d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 dct_2d.v(50) " "Verilog HDL assignment warning at dct_2d.v(50): truncated value with size 32 to match size of target (16)" {  } { { "dct_2d.v" "" { Text "D:/HDL/JPEG/dct_2d.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749866588535 "|dct_2d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 dct_2d.v(51) " "Verilog HDL assignment warning at dct_2d.v(51): truncated value with size 32 to match size of target (16)" {  } { { "dct_2d.v" "" { Text "D:/HDL/JPEG/dct_2d.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749866588535 "|dct_2d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 dct_2d.v(52) " "Verilog HDL assignment warning at dct_2d.v(52): truncated value with size 32 to match size of target (16)" {  } { { "dct_2d.v" "" { Text "D:/HDL/JPEG/dct_2d.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749866588535 "|dct_2d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 dct_2d.v(100) " "Verilog HDL assignment warning at dct_2d.v(100): truncated value with size 32 to match size of target (6)" {  } { { "dct_2d.v" "" { Text "D:/HDL/JPEG/dct_2d.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749866588535 "|dct_2d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dct_2d.v(109) " "Verilog HDL assignment warning at dct_2d.v(109): truncated value with size 32 to match size of target (4)" {  } { { "dct_2d.v" "" { Text "D:/HDL/JPEG/dct_2d.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749866588535 "|dct_2d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dct_2d.v(114) " "Verilog HDL assignment warning at dct_2d.v(114): truncated value with size 32 to match size of target (4)" {  } { { "dct_2d.v" "" { Text "D:/HDL/JPEG/dct_2d.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749866588535 "|dct_2d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dct_2d.v(122) " "Verilog HDL assignment warning at dct_2d.v(122): truncated value with size 32 to match size of target (4)" {  } { { "dct_2d.v" "" { Text "D:/HDL/JPEG/dct_2d.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749866588535 "|dct_2d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dct_2d.v(132) " "Verilog HDL assignment warning at dct_2d.v(132): truncated value with size 32 to match size of target (4)" {  } { { "dct_2d.v" "" { Text "D:/HDL/JPEG/dct_2d.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749866588535 "|dct_2d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dct_2d.v(137) " "Verilog HDL assignment warning at dct_2d.v(137): truncated value with size 32 to match size of target (4)" {  } { { "dct_2d.v" "" { Text "D:/HDL/JPEG/dct_2d.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749866588535 "|dct_2d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dct_2d.v(144) " "Verilog HDL assignment warning at dct_2d.v(144): truncated value with size 32 to match size of target (4)" {  } { { "dct_2d.v" "" { Text "D:/HDL/JPEG/dct_2d.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749866588536 "|dct_2d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 dct_2d.v(155) " "Verilog HDL assignment warning at dct_2d.v(155): truncated value with size 32 to match size of target (6)" {  } { { "dct_2d.v" "" { Text "D:/HDL/JPEG/dct_2d.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749866588536 "|dct_2d"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "zigzag.data_a 0 dct_2d.v(22) " "Net \"zigzag.data_a\" at dct_2d.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "dct_2d.v" "" { Text "D:/HDL/JPEG/dct_2d.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1749866588536 "|dct_2d"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "zigzag.waddr_a 0 dct_2d.v(22) " "Net \"zigzag.waddr_a\" at dct_2d.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "dct_2d.v" "" { Text "D:/HDL/JPEG/dct_2d.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1749866588536 "|dct_2d"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dct_coeff.data_a 0 dct_2d.v(35) " "Net \"dct_coeff.data_a\" at dct_2d.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "dct_2d.v" "" { Text "D:/HDL/JPEG/dct_2d.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1749866588536 "|dct_2d"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dct_coeff.waddr_a 0 dct_2d.v(35) " "Net \"dct_coeff.waddr_a\" at dct_2d.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "dct_2d.v" "" { Text "D:/HDL/JPEG/dct_2d.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1749866588536 "|dct_2d"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "zigzag.we_a 0 dct_2d.v(22) " "Net \"zigzag.we_a\" at dct_2d.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "dct_2d.v" "" { Text "D:/HDL/JPEG/dct_2d.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1749866588536 "|dct_2d"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dct_coeff.we_a 0 dct_2d.v(35) " "Net \"dct_coeff.we_a\" at dct_2d.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "dct_2d.v" "" { Text "D:/HDL/JPEG/dct_2d.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1749866588536 "|dct_2d"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "quantizer_1 quantizer_1:quantizer_y " "Elaborating entity \"quantizer_1\" for hierarchy \"quantizer_1:quantizer_y\"" {  } { { "top_module_jpeg.v" "quantizer_y" { Text "D:/HDL/JPEG/top_module_jpeg.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866588539 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dct_reg quantizer_1.v(17) " "Verilog HDL or VHDL warning at quantizer_1.v(17): object \"dct_reg\" assigned a value but never read" {  } { { "quantizer_1.v" "" { Text "D:/HDL/JPEG/quantizer_1.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1749866588550 "|quantizer_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 quantizer_1.v(79) " "Verilog HDL assignment warning at quantizer_1.v(79): truncated value with size 32 to match size of target (16)" {  } { { "quantizer_1.v" "" { Text "D:/HDL/JPEG/quantizer_1.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749866588550 "|quantizer_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 quantizer_1.v(81) " "Verilog HDL assignment warning at quantizer_1.v(81): truncated value with size 32 to match size of target (16)" {  } { { "quantizer_1.v" "" { Text "D:/HDL/JPEG/quantizer_1.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749866588550 "|quantizer_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 quantizer_1.v(94) " "Verilog HDL assignment warning at quantizer_1.v(94): truncated value with size 32 to match size of target (6)" {  } { { "quantizer_1.v" "" { Text "D:/HDL/JPEG/quantizer_1.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749866588550 "|quantizer_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "entropy_encoder entropy_encoder:entropy_y " "Elaborating entity \"entropy_encoder\" for hierarchy \"entropy_encoder:entropy_y\"" {  } { { "top_module_jpeg.v" "entropy_y" { Text "D:/HDL/JPEG/top_module_jpeg.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866588552 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dc_prev entropy_encoder.v(52) " "Verilog HDL or VHDL warning at entropy_encoder.v(52): object \"dc_prev\" assigned a value but never read" {  } { { "entropy_encoder.v" "" { Text "D:/HDL/JPEG/entropy_encoder.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1749866588563 "|entropy_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 entropy_encoder.v(47) " "Verilog HDL assignment warning at entropy_encoder.v(47): truncated value with size 32 to match size of target (4)" {  } { { "entropy_encoder.v" "" { Text "D:/HDL/JPEG/entropy_encoder.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749866588563 "|entropy_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 entropy_encoder.v(48) " "Verilog HDL assignment warning at entropy_encoder.v(48): truncated value with size 32 to match size of target (4)" {  } { { "entropy_encoder.v" "" { Text "D:/HDL/JPEG/entropy_encoder.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749866588563 "|entropy_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 entropy_encoder.v(94) " "Verilog HDL assignment warning at entropy_encoder.v(94): truncated value with size 32 to match size of target (4)" {  } { { "entropy_encoder.v" "" { Text "D:/HDL/JPEG/entropy_encoder.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749866588563 "|entropy_encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dc_codebook.data_a 0 entropy_encoder.v(14) " "Net \"dc_codebook.data_a\" at entropy_encoder.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "entropy_encoder.v" "" { Text "D:/HDL/JPEG/entropy_encoder.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1749866588563 "|entropy_encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dc_codebook.waddr_a 0 entropy_encoder.v(14) " "Net \"dc_codebook.waddr_a\" at entropy_encoder.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "entropy_encoder.v" "" { Text "D:/HDL/JPEG/entropy_encoder.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1749866588563 "|entropy_encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dc_codelen.data_a 0 entropy_encoder.v(15) " "Net \"dc_codelen.data_a\" at entropy_encoder.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "entropy_encoder.v" "" { Text "D:/HDL/JPEG/entropy_encoder.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1749866588563 "|entropy_encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dc_codelen.waddr_a 0 entropy_encoder.v(15) " "Net \"dc_codelen.waddr_a\" at entropy_encoder.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "entropy_encoder.v" "" { Text "D:/HDL/JPEG/entropy_encoder.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1749866588563 "|entropy_encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ac_codebook.data_a 0 entropy_encoder.v(16) " "Net \"ac_codebook.data_a\" at entropy_encoder.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "entropy_encoder.v" "" { Text "D:/HDL/JPEG/entropy_encoder.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1749866588563 "|entropy_encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ac_codebook.waddr_a 0 entropy_encoder.v(16) " "Net \"ac_codebook.waddr_a\" at entropy_encoder.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "entropy_encoder.v" "" { Text "D:/HDL/JPEG/entropy_encoder.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1749866588563 "|entropy_encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ac_codelen.data_a 0 entropy_encoder.v(17) " "Net \"ac_codelen.data_a\" at entropy_encoder.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "entropy_encoder.v" "" { Text "D:/HDL/JPEG/entropy_encoder.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1749866588563 "|entropy_encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ac_codelen.waddr_a 0 entropy_encoder.v(17) " "Net \"ac_codelen.waddr_a\" at entropy_encoder.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "entropy_encoder.v" "" { Text "D:/HDL/JPEG/entropy_encoder.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1749866588563 "|entropy_encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dc_codebook.we_a 0 entropy_encoder.v(14) " "Net \"dc_codebook.we_a\" at entropy_encoder.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "entropy_encoder.v" "" { Text "D:/HDL/JPEG/entropy_encoder.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1749866588563 "|entropy_encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dc_codelen.we_a 0 entropy_encoder.v(15) " "Net \"dc_codelen.we_a\" at entropy_encoder.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "entropy_encoder.v" "" { Text "D:/HDL/JPEG/entropy_encoder.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1749866588563 "|entropy_encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ac_codebook.we_a 0 entropy_encoder.v(16) " "Net \"ac_codebook.we_a\" at entropy_encoder.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "entropy_encoder.v" "" { Text "D:/HDL/JPEG/entropy_encoder.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1749866588563 "|entropy_encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ac_codelen.we_a 0 entropy_encoder.v(17) " "Net \"ac_codelen.we_a\" at entropy_encoder.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "entropy_encoder.v" "" { Text "D:/HDL/JPEG/entropy_encoder.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1749866588563 "|entropy_encoder"}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "dct_2d:dct_y\|dct_block_rtl_0 " "Inferred dual-clock RAM node \"dct_2d:dct_y\|dct_block_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1749866588829 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "8 " "Found 8 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "entropy_encoder:entropy_y\|dc_codebook " "RAM logic \"entropy_encoder:entropy_y\|dc_codebook\" is uninferred due to inappropriate RAM size" {  } { { "entropy_encoder.v" "dc_codebook" { Text "D:/HDL/JPEG/entropy_encoder.v" 14 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1749866588830 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "entropy_encoder:entropy_y\|dc_codelen " "RAM logic \"entropy_encoder:entropy_y\|dc_codelen\" is uninferred due to inappropriate RAM size" {  } { { "entropy_encoder.v" "dc_codelen" { Text "D:/HDL/JPEG/entropy_encoder.v" 15 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1749866588830 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "quantizer_1:quantizer_y\|Ram0 " "RAM logic \"quantizer_1:quantizer_y\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "quantizer_1.v" "Ram0" { Text "D:/HDL/JPEG/quantizer_1.v" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1749866588830 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "dct_2d:dct_y\|zigzag " "RAM logic \"dct_2d:dct_y\|zigzag\" is uninferred due to inappropriate RAM size" {  } { { "dct_2d.v" "zigzag" { Text "D:/HDL/JPEG/dct_2d.v" 22 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1749866588830 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "dct_2d:dct_y\|pixel_block " "RAM logic \"dct_2d:dct_y\|pixel_block\" is uninferred due to asynchronous read logic" {  } { { "dct_2d.v" "pixel_block" { Text "D:/HDL/JPEG/dct_2d.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1749866588830 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "dct_2d:dct_y\|dct_coeff " "RAM logic \"dct_2d:dct_y\|dct_coeff\" is uninferred due to asynchronous read logic" {  } { { "dct_2d.v" "dct_coeff" { Text "D:/HDL/JPEG/dct_2d.v" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1749866588830 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "dct_2d:dct_y\|temp_block " "RAM logic \"dct_2d:dct_y\|temp_block\" is uninferred due to asynchronous read logic" {  } { { "dct_2d.v" "temp_block" { Text "D:/HDL/JPEG/dct_2d.v" 13 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1749866588830 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "block_splitter:block_splitter_y\|row_buffer " "RAM logic \"block_splitter:block_splitter_y\|row_buffer\" is uninferred due to asynchronous read logic" {  } { { "block_splitter.v" "row_buffer" { Text "D:/HDL/JPEG/block_splitter.v" 20 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1749866588830 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1749866588830 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 12 D:/HDL/JPEG/db/JPEG.ram2_entropy_encoder_40915d8f.hdl.mif " "Memory depth (16) in the design file differs from memory depth (12) in the Memory Initialization File \"D:/HDL/JPEG/db/JPEG.ram2_entropy_encoder_40915d8f.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1749866588851 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 12 D:/HDL/JPEG/db/JPEG.ram3_entropy_encoder_40915d8f.hdl.mif " "Memory depth (16) in the design file differs from memory depth (12) in the Memory Initialization File \"D:/HDL/JPEG/db/JPEG.ram3_entropy_encoder_40915d8f.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1749866588857 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "dct_2d:dct_y\|dct_block_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"dct_2d:dct_y\|dct_block_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1749866591285 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1749866591285 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1749866591285 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1749866591285 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1749866591285 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1749866591285 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1749866591285 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1749866591285 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1749866591285 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1749866591285 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1749866591285 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1749866591285 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1749866591285 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1749866591285 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1749866591285 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1749866591285 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "dct_2d:dct_y\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dct_2d:dct_y\|Mult0\"" {  } { { "dct_2d.v" "Mult0" { Text "D:/HDL/JPEG/dct_2d.v" 108 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749866591288 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dct_2d:dct_y\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dct_2d:dct_y\|Mult1\"" {  } { { "dct_2d.v" "Mult1" { Text "D:/HDL/JPEG/dct_2d.v" 131 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749866591288 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "quantizer_1:quantizer_y\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"quantizer_1:quantizer_y\|Div0\"" {  } { { "quantizer_1.v" "Div0" { Text "D:/HDL/JPEG/quantizer_1.v" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749866591288 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rgb2ycbcr:rgb2ycbcr_inst\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rgb2ycbcr:rgb2ycbcr_inst\|Mult2\"" {  } { { "rgb2ycbcr.v" "Mult2" { Text "D:/HDL/JPEG/rgb2ycbcr.v" 51 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749866591288 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rgb2ycbcr:rgb2ycbcr_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rgb2ycbcr:rgb2ycbcr_inst\|Mult1\"" {  } { { "rgb2ycbcr.v" "Mult1" { Text "D:/HDL/JPEG/rgb2ycbcr.v" 51 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749866591288 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rgb2ycbcr:rgb2ycbcr_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rgb2ycbcr:rgb2ycbcr_inst\|Mult0\"" {  } { { "rgb2ycbcr.v" "Mult0" { Text "D:/HDL/JPEG/rgb2ycbcr.v" 51 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749866591288 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1749866591288 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dct_2d:dct_y\|altsyncram:dct_block_rtl_0 " "Elaborated megafunction instantiation \"dct_2d:dct_y\|altsyncram:dct_block_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749866591335 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dct_2d:dct_y\|altsyncram:dct_block_rtl_0 " "Instantiated megafunction \"dct_2d:dct_y\|altsyncram:dct_block_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866591335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866591335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866591335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866591335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866591335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866591335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866591335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866591335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866591335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866591335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866591335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866591335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866591335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866591335 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1749866591335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2ld1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2ld1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2ld1 " "Found entity 1: altsyncram_2ld1" {  } { { "db/altsyncram_2ld1.tdf" "" { Text "D:/HDL/JPEG/db/altsyncram_2ld1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749866591379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749866591379 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dct_2d:dct_y\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"dct_2d:dct_y\|lpm_mult:Mult0\"" {  } { { "dct_2d.v" "" { Text "D:/HDL/JPEG/dct_2d.v" 108 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749866591473 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dct_2d:dct_y\|lpm_mult:Mult0 " "Instantiated megafunction \"dct_2d:dct_y\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866591473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866591473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866591473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866591473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866591473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866591473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866591473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866591473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866591473 ""}  } { { "dct_2d.v" "" { Text "D:/HDL/JPEG/dct_2d.v" 108 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1749866591473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_50t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_50t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_50t " "Found entity 1: mult_50t" {  } { { "db/mult_50t.tdf" "" { Text "D:/HDL/JPEG/db/mult_50t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749866591522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749866591522 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dct_2d:dct_y\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"dct_2d:dct_y\|lpm_mult:Mult1\"" {  } { { "dct_2d.v" "" { Text "D:/HDL/JPEG/dct_2d.v" 131 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749866591547 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dct_2d:dct_y\|lpm_mult:Mult1 " "Instantiated megafunction \"dct_2d:dct_y\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866591547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866591547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866591547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866591547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866591547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866591547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866591547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866591547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866591547 ""}  } { { "dct_2d.v" "" { Text "D:/HDL/JPEG/dct_2d.v" 131 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1749866591547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_h1t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_h1t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_h1t " "Found entity 1: mult_h1t" {  } { { "db/mult_h1t.tdf" "" { Text "D:/HDL/JPEG/db/mult_h1t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749866591588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749866591588 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "quantizer_1:quantizer_y\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"quantizer_1:quantizer_y\|lpm_divide:Div0\"" {  } { { "quantizer_1.v" "" { Text "D:/HDL/JPEG/quantizer_1.v" 76 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749866591671 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "quantizer_1:quantizer_y\|lpm_divide:Div0 " "Instantiated megafunction \"quantizer_1:quantizer_y\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866591671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866591671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866591671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866591671 ""}  } { { "quantizer_1.v" "" { Text "D:/HDL/JPEG/quantizer_1.v" 76 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1749866591671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jem.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jem " "Found entity 1: lpm_divide_jem" {  } { { "db/lpm_divide_jem.tdf" "" { Text "D:/HDL/JPEG/db/lpm_divide_jem.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749866591720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749866591720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "D:/HDL/JPEG/db/sign_div_unsign_tlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749866591740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749866591740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_r2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_r2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_r2f " "Found entity 1: alt_u_div_r2f" {  } { { "db/alt_u_div_r2f.tdf" "" { Text "D:/HDL/JPEG/db/alt_u_div_r2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749866591778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749866591778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "D:/HDL/JPEG/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749866591848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749866591848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "D:/HDL/JPEG/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749866591900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749866591900 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rgb2ycbcr:rgb2ycbcr_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"rgb2ycbcr:rgb2ycbcr_inst\|lpm_mult:Mult2\"" {  } { { "rgb2ycbcr.v" "" { Text "D:/HDL/JPEG/rgb2ycbcr.v" 51 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749866591935 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rgb2ycbcr:rgb2ycbcr_inst\|lpm_mult:Mult2 " "Instantiated megafunction \"rgb2ycbcr:rgb2ycbcr_inst\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866591935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866591935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866591935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866591935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866591935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866591935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866591935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866591935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866591935 ""}  } { { "rgb2ycbcr.v" "" { Text "D:/HDL/JPEG/rgb2ycbcr.v" 51 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1749866591935 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rgb2ycbcr:rgb2ycbcr_inst\|lpm_mult:Mult2\|multcore:mult_core rgb2ycbcr:rgb2ycbcr_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"rgb2ycbcr:rgb2ycbcr_inst\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"rgb2ycbcr:rgb2ycbcr_inst\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "rgb2ycbcr.v" "" { Text "D:/HDL/JPEG/rgb2ycbcr.v" 51 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866591967 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rgb2ycbcr:rgb2ycbcr_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder rgb2ycbcr:rgb2ycbcr_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"rgb2ycbcr:rgb2ycbcr_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"rgb2ycbcr:rgb2ycbcr_inst\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "rgb2ycbcr.v" "" { Text "D:/HDL/JPEG/rgb2ycbcr.v" 51 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866592077 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rgb2ycbcr:rgb2ycbcr_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] rgb2ycbcr:rgb2ycbcr_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"rgb2ycbcr:rgb2ycbcr_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"rgb2ycbcr:rgb2ycbcr_inst\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "rgb2ycbcr.v" "" { Text "D:/HDL/JPEG/rgb2ycbcr.v" 51 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866592107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pah " "Found entity 1: add_sub_pah" {  } { { "db/add_sub_pah.tdf" "" { Text "D:/HDL/JPEG/db/add_sub_pah.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749866592148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749866592148 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rgb2ycbcr:rgb2ycbcr_inst\|lpm_mult:Mult2\|altshift:external_latency_ffs rgb2ycbcr:rgb2ycbcr_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"rgb2ycbcr:rgb2ycbcr_inst\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"rgb2ycbcr:rgb2ycbcr_inst\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "rgb2ycbcr.v" "" { Text "D:/HDL/JPEG/rgb2ycbcr.v" 51 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866592179 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rgb2ycbcr:rgb2ycbcr_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"rgb2ycbcr:rgb2ycbcr_inst\|lpm_mult:Mult1\"" {  } { { "rgb2ycbcr.v" "" { Text "D:/HDL/JPEG/rgb2ycbcr.v" 51 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749866592194 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rgb2ycbcr:rgb2ycbcr_inst\|lpm_mult:Mult1 " "Instantiated megafunction \"rgb2ycbcr:rgb2ycbcr_inst\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866592194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866592194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866592194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866592194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866592194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866592194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866592194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866592194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866592194 ""}  } { { "rgb2ycbcr.v" "" { Text "D:/HDL/JPEG/rgb2ycbcr.v" 51 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1749866592194 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rgb2ycbcr:rgb2ycbcr_inst\|lpm_mult:Mult1\|multcore:mult_core rgb2ycbcr:rgb2ycbcr_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"rgb2ycbcr:rgb2ycbcr_inst\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"rgb2ycbcr:rgb2ycbcr_inst\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "rgb2ycbcr.v" "" { Text "D:/HDL/JPEG/rgb2ycbcr.v" 51 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866592243 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rgb2ycbcr:rgb2ycbcr_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder rgb2ycbcr:rgb2ycbcr_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"rgb2ycbcr:rgb2ycbcr_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"rgb2ycbcr:rgb2ycbcr_inst\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "rgb2ycbcr.v" "" { Text "D:/HDL/JPEG/rgb2ycbcr.v" 51 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866592256 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rgb2ycbcr:rgb2ycbcr_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] rgb2ycbcr:rgb2ycbcr_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"rgb2ycbcr:rgb2ycbcr_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"rgb2ycbcr:rgb2ycbcr_inst\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "rgb2ycbcr.v" "" { Text "D:/HDL/JPEG/rgb2ycbcr.v" 51 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866592268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3ch.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3ch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3ch " "Found entity 1: add_sub_3ch" {  } { { "db/add_sub_3ch.tdf" "" { Text "D:/HDL/JPEG/db/add_sub_3ch.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749866592308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749866592308 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rgb2ycbcr:rgb2ycbcr_inst\|lpm_mult:Mult1\|altshift:external_latency_ffs rgb2ycbcr:rgb2ycbcr_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"rgb2ycbcr:rgb2ycbcr_inst\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"rgb2ycbcr:rgb2ycbcr_inst\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "rgb2ycbcr.v" "" { Text "D:/HDL/JPEG/rgb2ycbcr.v" 51 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866592341 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rgb2ycbcr:rgb2ycbcr_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"rgb2ycbcr:rgb2ycbcr_inst\|lpm_mult:Mult0\"" {  } { { "rgb2ycbcr.v" "" { Text "D:/HDL/JPEG/rgb2ycbcr.v" 51 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749866592498 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rgb2ycbcr:rgb2ycbcr_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"rgb2ycbcr:rgb2ycbcr_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866592498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866592498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866592498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866592498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866592498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866592498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866592498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866592498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866592498 ""}  } { { "rgb2ycbcr.v" "" { Text "D:/HDL/JPEG/rgb2ycbcr.v" 51 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1749866592498 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rgb2ycbcr:rgb2ycbcr_inst\|lpm_mult:Mult0\|multcore:mult_core rgb2ycbcr:rgb2ycbcr_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"rgb2ycbcr:rgb2ycbcr_inst\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"rgb2ycbcr:rgb2ycbcr_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "rgb2ycbcr.v" "" { Text "D:/HDL/JPEG/rgb2ycbcr.v" 51 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866592512 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rgb2ycbcr:rgb2ycbcr_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder rgb2ycbcr:rgb2ycbcr_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"rgb2ycbcr:rgb2ycbcr_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"rgb2ycbcr:rgb2ycbcr_inst\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "rgb2ycbcr.v" "" { Text "D:/HDL/JPEG/rgb2ycbcr.v" 51 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866592524 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rgb2ycbcr:rgb2ycbcr_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] rgb2ycbcr:rgb2ycbcr_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"rgb2ycbcr:rgb2ycbcr_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"rgb2ycbcr:rgb2ycbcr_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "rgb2ycbcr.v" "" { Text "D:/HDL/JPEG/rgb2ycbcr.v" 51 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866592537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4ch.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_4ch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4ch " "Found entity 1: add_sub_4ch" {  } { { "db/add_sub_4ch.tdf" "" { Text "D:/HDL/JPEG/db/add_sub_4ch.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749866592578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749866592578 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rgb2ycbcr:rgb2ycbcr_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs rgb2ycbcr:rgb2ycbcr_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"rgb2ycbcr:rgb2ycbcr_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"rgb2ycbcr:rgb2ycbcr_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "rgb2ycbcr.v" "" { Text "D:/HDL/JPEG/rgb2ycbcr.v" 51 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749866592603 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1749866593231 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out_code\[9\] GND " "Pin \"out_code\[9\]\" is stuck at GND" {  } { { "top_module_jpeg.v" "" { Text "D:/HDL/JPEG/top_module_jpeg.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749866595568 "|top_module_jpeg|out_code[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_code\[10\] GND " "Pin \"out_code\[10\]\" is stuck at GND" {  } { { "top_module_jpeg.v" "" { Text "D:/HDL/JPEG/top_module_jpeg.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749866595568 "|top_module_jpeg|out_code[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_code\[11\] GND " "Pin \"out_code\[11\]\" is stuck at GND" {  } { { "top_module_jpeg.v" "" { Text "D:/HDL/JPEG/top_module_jpeg.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749866595568 "|top_module_jpeg|out_code[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_code\[12\] GND " "Pin \"out_code\[12\]\" is stuck at GND" {  } { { "top_module_jpeg.v" "" { Text "D:/HDL/JPEG/top_module_jpeg.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749866595568 "|top_module_jpeg|out_code[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_code\[13\] GND " "Pin \"out_code\[13\]\" is stuck at GND" {  } { { "top_module_jpeg.v" "" { Text "D:/HDL/JPEG/top_module_jpeg.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749866595568 "|top_module_jpeg|out_code[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_code\[14\] GND " "Pin \"out_code\[14\]\" is stuck at GND" {  } { { "top_module_jpeg.v" "" { Text "D:/HDL/JPEG/top_module_jpeg.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749866595568 "|top_module_jpeg|out_code[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_code\[15\] GND " "Pin \"out_code\[15\]\" is stuck at GND" {  } { { "top_module_jpeg.v" "" { Text "D:/HDL/JPEG/top_module_jpeg.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749866595568 "|top_module_jpeg|out_code[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1749866595568 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "114 " "114 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1749866597752 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "block_splitter:block_splitter_y\|Add1~0 " "Logic cell \"block_splitter:block_splitter_y\|Add1~0\"" {  } { { "block_splitter.v" "Add1~0" { Text "D:/HDL/JPEG/block_splitter.v" 83 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749866597773 ""} { "Info" "ISCL_SCL_CELL_NAME" "block_splitter:block_splitter_y\|Add1~2 " "Logic cell \"block_splitter:block_splitter_y\|Add1~2\"" {  } { { "block_splitter.v" "Add1~2" { Text "D:/HDL/JPEG/block_splitter.v" 83 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749866597773 ""} { "Info" "ISCL_SCL_CELL_NAME" "block_splitter:block_splitter_y\|Add1~4 " "Logic cell \"block_splitter:block_splitter_y\|Add1~4\"" {  } { { "block_splitter.v" "Add1~4" { Text "D:/HDL/JPEG/block_splitter.v" 83 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749866597773 ""} { "Info" "ISCL_SCL_CELL_NAME" "block_splitter:block_splitter_y\|Add1~6 " "Logic cell \"block_splitter:block_splitter_y\|Add1~6\"" {  } { { "block_splitter.v" "Add1~6" { Text "D:/HDL/JPEG/block_splitter.v" 83 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749866597773 ""} { "Info" "ISCL_SCL_CELL_NAME" "block_splitter:block_splitter_y\|Add1~8 " "Logic cell \"block_splitter:block_splitter_y\|Add1~8\"" {  } { { "block_splitter.v" "Add1~8" { Text "D:/HDL/JPEG/block_splitter.v" 83 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749866597773 ""} { "Info" "ISCL_SCL_CELL_NAME" "block_splitter:block_splitter_y\|Add1~10 " "Logic cell \"block_splitter:block_splitter_y\|Add1~10\"" {  } { { "block_splitter.v" "Add1~10" { Text "D:/HDL/JPEG/block_splitter.v" 83 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749866597773 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1749866597773 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/HDL/JPEG/output_files/JPEG.map.smsg " "Generated suppressed messages file D:/HDL/JPEG/output_files/JPEG.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1749866597979 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1749866598404 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749866598404 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11323 " "Implemented 11323 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1749866599012 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1749866599012 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11254 " "Implemented 11254 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1749866599012 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1749866599012 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1749866599012 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1749866599012 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 87 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 87 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4662 " "Peak virtual memory: 4662 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1749866599046 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 14 09:03:19 2025 " "Processing ended: Sat Jun 14 09:03:19 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1749866599046 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1749866599046 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1749866599046 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1749866599046 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1749866599979 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1749866599979 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 14 09:03:19 2025 " "Processing started: Sat Jun 14 09:03:19 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1749866599979 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1749866599979 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off JPEG -c JPEG " "Command: quartus_fit --read_settings_files=off --write_settings_files=off JPEG -c JPEG" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1749866599979 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1749866600049 ""}
{ "Info" "0" "" "Project  = JPEG" {  } {  } 0 0 "Project  = JPEG" 0 0 "Fitter" 0 0 1749866600049 ""}
{ "Info" "0" "" "Revision = JPEG" {  } {  } 0 0 "Revision = JPEG" 0 0 "Fitter" 0 0 1749866600049 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1749866600376 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "JPEG EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"JPEG\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1749866600413 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1749866600435 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1749866600435 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1749866600532 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1749866600532 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1749866600939 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1749866600939 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1749866600939 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/JPEG/" { { 0 { 0 ""} 0 13145 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1749866600956 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/JPEG/" { { 0 { 0 ""} 0 13146 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1749866600956 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/JPEG/" { { 0 { 0 ""} 0 13147 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1749866600956 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1749866600956 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1749866600998 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "49 49 " "No exact pin location assignment(s) for 49 pins of 49 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_code\[0\] " "Pin out_code\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_code[0] } } } { "top_module_jpeg.v" "" { Text "D:/HDL/JPEG/top_module_jpeg.v" 242 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_code[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/JPEG/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749866601184 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_code\[1\] " "Pin out_code\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_code[1] } } } { "top_module_jpeg.v" "" { Text "D:/HDL/JPEG/top_module_jpeg.v" 242 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_code[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/JPEG/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749866601184 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_code\[2\] " "Pin out_code\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_code[2] } } } { "top_module_jpeg.v" "" { Text "D:/HDL/JPEG/top_module_jpeg.v" 242 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_code[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/JPEG/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749866601184 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_code\[3\] " "Pin out_code\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_code[3] } } } { "top_module_jpeg.v" "" { Text "D:/HDL/JPEG/top_module_jpeg.v" 242 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_code[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/JPEG/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749866601184 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_code\[4\] " "Pin out_code\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_code[4] } } } { "top_module_jpeg.v" "" { Text "D:/HDL/JPEG/top_module_jpeg.v" 242 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_code[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/JPEG/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749866601184 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_code\[5\] " "Pin out_code\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_code[5] } } } { "top_module_jpeg.v" "" { Text "D:/HDL/JPEG/top_module_jpeg.v" 242 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_code[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/JPEG/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749866601184 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_code\[6\] " "Pin out_code\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_code[6] } } } { "top_module_jpeg.v" "" { Text "D:/HDL/JPEG/top_module_jpeg.v" 242 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_code[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/JPEG/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749866601184 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_code\[7\] " "Pin out_code\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_code[7] } } } { "top_module_jpeg.v" "" { Text "D:/HDL/JPEG/top_module_jpeg.v" 242 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_code[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/JPEG/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749866601184 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_code\[8\] " "Pin out_code\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_code[8] } } } { "top_module_jpeg.v" "" { Text "D:/HDL/JPEG/top_module_jpeg.v" 242 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_code[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/JPEG/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749866601184 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_code\[9\] " "Pin out_code\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_code[9] } } } { "top_module_jpeg.v" "" { Text "D:/HDL/JPEG/top_module_jpeg.v" 242 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_code[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/JPEG/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749866601184 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_code\[10\] " "Pin out_code\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_code[10] } } } { "top_module_jpeg.v" "" { Text "D:/HDL/JPEG/top_module_jpeg.v" 242 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_code[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/JPEG/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749866601184 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_code\[11\] " "Pin out_code\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_code[11] } } } { "top_module_jpeg.v" "" { Text "D:/HDL/JPEG/top_module_jpeg.v" 242 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_code[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/JPEG/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749866601184 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_code\[12\] " "Pin out_code\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_code[12] } } } { "top_module_jpeg.v" "" { Text "D:/HDL/JPEG/top_module_jpeg.v" 242 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_code[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/JPEG/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749866601184 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_code\[13\] " "Pin out_code\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_code[13] } } } { "top_module_jpeg.v" "" { Text "D:/HDL/JPEG/top_module_jpeg.v" 242 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_code[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/JPEG/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749866601184 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_code\[14\] " "Pin out_code\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_code[14] } } } { "top_module_jpeg.v" "" { Text "D:/HDL/JPEG/top_module_jpeg.v" 242 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_code[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/JPEG/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749866601184 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_code\[15\] " "Pin out_code\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_code[15] } } } { "top_module_jpeg.v" "" { Text "D:/HDL/JPEG/top_module_jpeg.v" 242 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_code[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/JPEG/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749866601184 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_len\[0\] " "Pin out_len\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_len[0] } } } { "top_module_jpeg.v" "" { Text "D:/HDL/JPEG/top_module_jpeg.v" 242 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_len[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/JPEG/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749866601184 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_len\[1\] " "Pin out_len\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_len[1] } } } { "top_module_jpeg.v" "" { Text "D:/HDL/JPEG/top_module_jpeg.v" 242 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_len[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/JPEG/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749866601184 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_len\[2\] " "Pin out_len\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_len[2] } } } { "top_module_jpeg.v" "" { Text "D:/HDL/JPEG/top_module_jpeg.v" 242 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_len[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/JPEG/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749866601184 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_len\[3\] " "Pin out_len\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_len[3] } } } { "top_module_jpeg.v" "" { Text "D:/HDL/JPEG/top_module_jpeg.v" 242 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_len[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/JPEG/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749866601184 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_valid " "Pin out_valid not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_valid } } } { "top_module_jpeg.v" "" { Text "D:/HDL/JPEG/top_module_jpeg.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_valid } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/JPEG/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749866601184 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "img_done " "Pin img_done not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { img_done } } } { "top_module_jpeg.v" "" { Text "D:/HDL/JPEG/top_module_jpeg.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { img_done } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/JPEG/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749866601184 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "top_module_jpeg.v" "" { Text "D:/HDL/JPEG/top_module_jpeg.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/JPEG/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749866601184 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst_n " "Pin rst_n not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rst_n } } } { "top_module_jpeg.v" "" { Text "D:/HDL/JPEG/top_module_jpeg.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/JPEG/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749866601184 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "start " "Pin start not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { start } } } { "top_module_jpeg.v" "" { Text "D:/HDL/JPEG/top_module_jpeg.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { start } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/JPEG/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749866601184 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "G\[7\] " "Pin G\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { G[7] } } } { "top_module_jpeg.v" "" { Text "D:/HDL/JPEG/top_module_jpeg.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/JPEG/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749866601184 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "G\[5\] " "Pin G\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { G[5] } } } { "top_module_jpeg.v" "" { Text "D:/HDL/JPEG/top_module_jpeg.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/JPEG/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749866601184 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "G\[6\] " "Pin G\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { G[6] } } } { "top_module_jpeg.v" "" { Text "D:/HDL/JPEG/top_module_jpeg.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/JPEG/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749866601184 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "G\[4\] " "Pin G\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { G[4] } } } { "top_module_jpeg.v" "" { Text "D:/HDL/JPEG/top_module_jpeg.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/JPEG/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749866601184 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "G\[3\] " "Pin G\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { G[3] } } } { "top_module_jpeg.v" "" { Text "D:/HDL/JPEG/top_module_jpeg.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/JPEG/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749866601184 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "G\[2\] " "Pin G\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { G[2] } } } { "top_module_jpeg.v" "" { Text "D:/HDL/JPEG/top_module_jpeg.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/JPEG/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749866601184 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "G\[0\] " "Pin G\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { G[0] } } } { "top_module_jpeg.v" "" { Text "D:/HDL/JPEG/top_module_jpeg.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/JPEG/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749866601184 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "G\[1\] " "Pin G\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { G[1] } } } { "top_module_jpeg.v" "" { Text "D:/HDL/JPEG/top_module_jpeg.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/JPEG/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749866601184 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R\[6\] " "Pin R\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R[6] } } } { "top_module_jpeg.v" "" { Text "D:/HDL/JPEG/top_module_jpeg.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/JPEG/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749866601184 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R\[5\] " "Pin R\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R[5] } } } { "top_module_jpeg.v" "" { Text "D:/HDL/JPEG/top_module_jpeg.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/JPEG/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749866601184 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R\[7\] " "Pin R\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R[7] } } } { "top_module_jpeg.v" "" { Text "D:/HDL/JPEG/top_module_jpeg.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/JPEG/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749866601184 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R\[4\] " "Pin R\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R[4] } } } { "top_module_jpeg.v" "" { Text "D:/HDL/JPEG/top_module_jpeg.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/JPEG/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749866601184 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R\[3\] " "Pin R\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R[3] } } } { "top_module_jpeg.v" "" { Text "D:/HDL/JPEG/top_module_jpeg.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/JPEG/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749866601184 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R\[0\] " "Pin R\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R[0] } } } { "top_module_jpeg.v" "" { Text "D:/HDL/JPEG/top_module_jpeg.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/JPEG/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749866601184 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R\[2\] " "Pin R\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R[2] } } } { "top_module_jpeg.v" "" { Text "D:/HDL/JPEG/top_module_jpeg.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/JPEG/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749866601184 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R\[1\] " "Pin R\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R[1] } } } { "top_module_jpeg.v" "" { Text "D:/HDL/JPEG/top_module_jpeg.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/JPEG/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749866601184 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[7\] " "Pin B\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[7] } } } { "top_module_jpeg.v" "" { Text "D:/HDL/JPEG/top_module_jpeg.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/JPEG/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749866601184 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[4\] " "Pin B\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[4] } } } { "top_module_jpeg.v" "" { Text "D:/HDL/JPEG/top_module_jpeg.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/JPEG/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749866601184 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[6\] " "Pin B\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[6] } } } { "top_module_jpeg.v" "" { Text "D:/HDL/JPEG/top_module_jpeg.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/JPEG/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749866601184 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[5\] " "Pin B\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[5] } } } { "top_module_jpeg.v" "" { Text "D:/HDL/JPEG/top_module_jpeg.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/JPEG/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749866601184 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[3\] " "Pin B\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[3] } } } { "top_module_jpeg.v" "" { Text "D:/HDL/JPEG/top_module_jpeg.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/JPEG/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749866601184 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[1\] " "Pin B\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[1] } } } { "top_module_jpeg.v" "" { Text "D:/HDL/JPEG/top_module_jpeg.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/JPEG/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749866601184 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[0\] " "Pin B\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[0] } } } { "top_module_jpeg.v" "" { Text "D:/HDL/JPEG/top_module_jpeg.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/JPEG/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749866601184 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[2\] " "Pin B\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[2] } } } { "top_module_jpeg.v" "" { Text "D:/HDL/JPEG/top_module_jpeg.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/JPEG/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749866601184 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1749866601184 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "JPEG.sdc " "Synopsys Design Constraints File file not found: 'JPEG.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1749866601614 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1749866601614 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1749866601685 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1749866602146 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "top_module_jpeg.v" "" { Text "D:/HDL/JPEG/top_module_jpeg.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/JPEG/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1749866602146 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node rst_n (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1749866602147 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dct_2d:dct_y\|comb~0 " "Destination node dct_2d:dct_y\|comb~0" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dct_2d:dct_y|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/JPEG/" { { 0 { 0 ""} 0 7613 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1749866602147 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dct_2d:dct_y\|pixel_block~849 " "Destination node dct_2d:dct_y\|pixel_block~849" {  } { { "dct_2d.v" "" { Text "D:/HDL/JPEG/dct_2d.v" 12 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dct_2d:dct_y|pixel_block~849 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/JPEG/" { { 0 { 0 ""} 0 9168 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1749866602147 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dct_2d:dct_y\|pixel_block~852 " "Destination node dct_2d:dct_y\|pixel_block~852" {  } { { "dct_2d.v" "" { Text "D:/HDL/JPEG/dct_2d.v" 12 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dct_2d:dct_y|pixel_block~852 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/JPEG/" { { 0 { 0 ""} 0 9171 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1749866602147 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dct_2d:dct_y\|pixel_block~875 " "Destination node dct_2d:dct_y\|pixel_block~875" {  } { { "dct_2d.v" "" { Text "D:/HDL/JPEG/dct_2d.v" 12 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dct_2d:dct_y|pixel_block~875 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/JPEG/" { { 0 { 0 ""} 0 9194 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1749866602147 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dct_2d:dct_y\|pixel_block~878 " "Destination node dct_2d:dct_y\|pixel_block~878" {  } { { "dct_2d.v" "" { Text "D:/HDL/JPEG/dct_2d.v" 12 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dct_2d:dct_y|pixel_block~878 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/JPEG/" { { 0 { 0 ""} 0 9197 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1749866602147 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dct_2d:dct_y\|comb~1 " "Destination node dct_2d:dct_y\|comb~1" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dct_2d:dct_y|comb~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/JPEG/" { { 0 { 0 ""} 0 9254 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1749866602147 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "block_splitter:block_splitter_y\|row_buffer~6826 " "Destination node block_splitter:block_splitter_y\|row_buffer~6826" {  } { { "block_splitter.v" "" { Text "D:/HDL/JPEG/block_splitter.v" 20 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { block_splitter:block_splitter_y|row_buffer~6826 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/JPEG/" { { 0 { 0 ""} 0 12082 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1749866602147 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "block_splitter:block_splitter_y\|row_buffer~7113 " "Destination node block_splitter:block_splitter_y\|row_buffer~7113" {  } { { "block_splitter.v" "" { Text "D:/HDL/JPEG/block_splitter.v" 20 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { block_splitter:block_splitter_y|row_buffer~7113 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/JPEG/" { { 0 { 0 ""} 0 12387 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1749866602147 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rgb2ycbcr:rgb2ycbcr_inst\|y_temp\[8\]~26 " "Destination node rgb2ycbcr:rgb2ycbcr_inst\|y_temp\[8\]~26" {  } { { "rgb2ycbcr.v" "" { Text "D:/HDL/JPEG/rgb2ycbcr.v" 42 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb2ycbcr:rgb2ycbcr_inst|y_temp[8]~26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/JPEG/" { { 0 { 0 ""} 0 12732 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1749866602147 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1749866602147 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rst_n } } } { "top_module_jpeg.v" "" { Text "D:/HDL/JPEG/top_module_jpeg.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/JPEG/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1749866602147 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1749866602723 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1749866602729 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1749866602730 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1749866602735 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1749866602744 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1749866602750 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1749866603036 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1749866603044 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1749866603044 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "47 unused 3.3V 25 22 0 " "Number of I/O pins in group: 47 (unused VREF, 3.3V VCCIO, 25 input, 22 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1749866603048 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1749866603048 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1749866603048 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 62 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1749866603049 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1749866603049 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1749866603049 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1749866603049 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1749866603049 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1749866603049 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1749866603049 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1749866603049 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1749866603049 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1749866603049 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1749866603142 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1749866604695 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1749866608531 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1749866608583 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1749866624194 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:16 " "Fitter placement operations ending: elapsed time is 00:00:16" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1749866624194 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1749866624925 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Router estimated average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X33_Y12 X43_Y23 " "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } { { "loc" "" { Generic "D:/HDL/JPEG/" { { 1 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} 33 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1749866629792 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1749866629792 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1749866632485 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1749866632489 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1749866632489 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "5.11 " "Total time spent on timing analysis during the Fitter is 5.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1749866632668 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1749866632680 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "22 " "Found 22 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_code\[0\] 0 " "Pin \"out_code\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749866632780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_code\[1\] 0 " "Pin \"out_code\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749866632780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_code\[2\] 0 " "Pin \"out_code\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749866632780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_code\[3\] 0 " "Pin \"out_code\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749866632780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_code\[4\] 0 " "Pin \"out_code\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749866632780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_code\[5\] 0 " "Pin \"out_code\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749866632780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_code\[6\] 0 " "Pin \"out_code\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749866632780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_code\[7\] 0 " "Pin \"out_code\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749866632780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_code\[8\] 0 " "Pin \"out_code\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749866632780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_code\[9\] 0 " "Pin \"out_code\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749866632780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_code\[10\] 0 " "Pin \"out_code\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749866632780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_code\[11\] 0 " "Pin \"out_code\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749866632780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_code\[12\] 0 " "Pin \"out_code\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749866632780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_code\[13\] 0 " "Pin \"out_code\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749866632780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_code\[14\] 0 " "Pin \"out_code\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749866632780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_code\[15\] 0 " "Pin \"out_code\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749866632780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_len\[0\] 0 " "Pin \"out_len\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749866632780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_len\[1\] 0 " "Pin \"out_len\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749866632780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_len\[2\] 0 " "Pin \"out_len\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749866632780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_len\[3\] 0 " "Pin \"out_len\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749866632780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_valid 0 " "Pin \"out_valid\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749866632780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "img_done 0 " "Pin \"img_done\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749866632780 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1749866632780 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1749866633852 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1749866634228 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1749866635464 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1749866635923 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1749866636033 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1749866636171 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/HDL/JPEG/output_files/JPEG.fit.smsg " "Generated suppressed messages file D:/HDL/JPEG/output_files/JPEG.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1749866636708 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4989 " "Peak virtual memory: 4989 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1749866637880 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 14 09:03:57 2025 " "Processing ended: Sat Jun 14 09:03:57 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1749866637880 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1749866637880 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1749866637880 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1749866637880 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1749866638658 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1749866638658 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 14 09:03:58 2025 " "Processing started: Sat Jun 14 09:03:58 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1749866638658 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1749866638658 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off JPEG -c JPEG " "Command: quartus_asm --read_settings_files=off --write_settings_files=off JPEG -c JPEG" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1749866638658 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1749866639835 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1749866639884 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4582 " "Peak virtual memory: 4582 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1749866640258 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 14 09:04:00 2025 " "Processing ended: Sat Jun 14 09:04:00 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1749866640258 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1749866640258 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1749866640258 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1749866640258 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1749866640952 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1749866641261 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1749866641261 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 14 09:04:01 2025 " "Processing started: Sat Jun 14 09:04:01 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1749866641261 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1749866641261 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta JPEG -c JPEG " "Command: quartus_sta JPEG -c JPEG" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1749866641261 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1749866641323 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1749866641536 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1749866641557 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1749866641557 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "JPEG.sdc " "Synopsys Design Constraints File file not found: 'JPEG.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1749866641979 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1749866641980 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1749866642002 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1749866642002 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1749866642055 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1749866642072 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1749866642149 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -70.159 " "Worst-case setup slack is -70.159" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749866642149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749866642149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -70.159    -35650.887 clk  " "  -70.159    -35650.887 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749866642149 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1749866642149 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749866642172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749866642172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 clk  " "    0.391         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749866642172 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1749866642172 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1749866642172 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1749866642176 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.627 " "Worst-case minimum pulse width slack is -1.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749866642179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749866642179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627     -6019.810 clk  " "   -1.627     -6019.810 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749866642179 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1749866642179 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1749866642536 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1749866642538 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1749866642762 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -30.718 " "Worst-case setup slack is -30.718" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749866642774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749866642774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -30.718    -14067.146 clk  " "  -30.718    -14067.146 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749866642774 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1749866642774 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749866642795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749866642795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clk  " "    0.215         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749866642795 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1749866642795 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1749866642795 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1749866642800 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.627 " "Worst-case minimum pulse width slack is -1.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749866642804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749866642804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627     -6019.810 clk  " "   -1.627     -6019.810 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749866642804 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1749866642804 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1749866643132 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1749866643166 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1749866643177 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4699 " "Peak virtual memory: 4699 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1749866643318 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 14 09:04:03 2025 " "Processing ended: Sat Jun 14 09:04:03 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1749866643318 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1749866643318 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1749866643318 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1749866643318 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1749866644128 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1749866644128 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 14 09:04:04 2025 " "Processing started: Sat Jun 14 09:04:04 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1749866644128 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1749866644128 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off JPEG -c JPEG " "Command: quartus_eda --read_settings_files=off --write_settings_files=off JPEG -c JPEG" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1749866644129 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "JPEG.vo\", \"JPEG_fast.vo JPEG_v.sdo JPEG_v_fast.sdo D:/HDL/JPEG/simulation/modelsim/ simulation " "Generated files \"JPEG.vo\", \"JPEG_fast.vo\", \"JPEG_v.sdo\" and \"JPEG_v_fast.sdo\" in directory \"D:/HDL/JPEG/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1749866646911 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4604 " "Peak virtual memory: 4604 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1749866647024 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 14 09:04:07 2025 " "Processing ended: Sat Jun 14 09:04:07 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1749866647024 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1749866647024 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1749866647024 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1749866647024 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 97 s " "Quartus II Full Compilation was successful. 0 errors, 97 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1749866647618 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1749866872922 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1749866872922 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 14 09:07:52 2025 " "Processing started: Sat Jun 14 09:07:52 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1749866872922 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1749866872922 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp JPEG -c JPEG --netlist_type=sgate " "Command: quartus_rpp JPEG -c JPEG --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1749866872922 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4431 " "Peak virtual memory: 4431 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1749866873112 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 14 09:07:53 2025 " "Processing ended: Sat Jun 14 09:07:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1749866873112 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1749866873112 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1749866873112 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1749866873112 ""}
