<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>CAT2 Peripheral Driver Library: cy_stc_i2s_config_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen_style.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="http://www.cypress.com/"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">CAT2 Peripheral Driver Library</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('structcy__stc__i2s__config__t.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">cy_stc_i2s_config_t Struct Reference<div class="ingroups"><a class="el" href="group__group__i2s.html">I2S          (Inter-IC Sound)</a> &raquo; <a class="el" href="group__group__i2s__data__structures.html">Data Structures</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<div class="textblock"><p>I2S initialization configuration. </p>
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ac207745366dbc76ad317e3e9ef30a231"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__i2s__config__t.html#ac207745366dbc76ad317e3e9ef30a231">clkDiv</a></td></tr>
<tr class="memdesc:ac207745366dbc76ad317e3e9ef30a231"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLK_SEL divider: 1: Bypass, 2: 1/2, 3: 1/3, ..., 64: 1/64.  <a href="#ac207745366dbc76ad317e3e9ef30a231">More...</a><br /></td></tr>
<tr class="separator:ac207745366dbc76ad317e3e9ef30a231"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b3e4ecb0a2da20efdba370dc8696534"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__i2s__config__t.html#a4b3e4ecb0a2da20efdba370dc8696534">extClk</a></td></tr>
<tr class="memdesc:a4b3e4ecb0a2da20efdba370dc8696534"><td class="mdescLeft">&#160;</td><td class="mdescRight">'false': internal clock, 'true': external clock.  <a href="#a4b3e4ecb0a2da20efdba370dc8696534">More...</a><br /></td></tr>
<tr class="separator:a4b3e4ecb0a2da20efdba370dc8696534"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f3d11cd3e68da381d548c3a98b52e36"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__i2s__enums.html#gac2ba15c8dab8fc0c422ab369992636f5">cy_en_i2s_alignment_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__i2s__config__t.html#a5f3d11cd3e68da381d548c3a98b52e36">txAlignment</a></td></tr>
<tr class="memdesc:a5f3d11cd3e68da381d548c3a98b52e36"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX data alignment, see: <a class="el" href="group__group__i2s__enums.html#gac2ba15c8dab8fc0c422ab369992636f5" title="I2S data alignment. ">cy_en_i2s_alignment_t</a>.  <a href="#a5f3d11cd3e68da381d548c3a98b52e36">More...</a><br /></td></tr>
<tr class="separator:a5f3d11cd3e68da381d548c3a98b52e36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac57fdc45c9e083bcac17e1ca847f6015"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__i2s__enums.html#ga265f4e0f0d40f96b383a91aab3215f79">cy_en_i2s_ws_pw_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__i2s__config__t.html#ac57fdc45c9e083bcac17e1ca847f6015">txWsPulseWidth</a></td></tr>
<tr class="memdesc:ac57fdc45c9e083bcac17e1ca847f6015"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX Word Select pulse width.  <a href="#ac57fdc45c9e083bcac17e1ca847f6015">More...</a><br /></td></tr>
<tr class="separator:ac57fdc45c9e083bcac17e1ca847f6015"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7beded187a0628a3fb8e279e3216e5ab"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__i2s__config__t.html#a7beded187a0628a3fb8e279e3216e5ab">txSckoInversion</a></td></tr>
<tr class="memdesc:a7beded187a0628a3fb8e279e3216e5ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX SCKO polarity: 'false': Serial data is transmitted off the falling bit clock edge (accordingly to the I2S Standard); 'true': Serial data is transmitted off the rising bit clock edge.  <a href="#a7beded187a0628a3fb8e279e3216e5ab">More...</a><br /></td></tr>
<tr class="separator:a7beded187a0628a3fb8e279e3216e5ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad805d382b09d9bdb91c923f874ae0b37"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__i2s__config__t.html#ad805d382b09d9bdb91c923f874ae0b37">txChannels</a></td></tr>
<tr class="memdesc:ad805d382b09d9bdb91c923f874ae0b37"><td class="mdescLeft">&#160;</td><td class="mdescRight">The number of TX channels, the valid range is 1...8 for TDM modes.  <a href="#ad805d382b09d9bdb91c923f874ae0b37">More...</a><br /></td></tr>
<tr class="separator:ad805d382b09d9bdb91c923f874ae0b37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a703d047350ed1d0f1f953afc3a865ee6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__i2s__enums.html#ga23a77f23cf018c0a0ca3874a0709a630">cy_en_i2s_len_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__i2s__config__t.html#a703d047350ed1d0f1f953afc3a865ee6">txChannelLength</a></td></tr>
<tr class="memdesc:a703d047350ed1d0f1f953afc3a865ee6"><td class="mdescLeft">&#160;</td><td class="mdescRight">The TX channel length, see <a class="el" href="group__group__i2s__enums.html#ga23a77f23cf018c0a0ca3874a0709a630" title="I2S channel/word length. ">cy_en_i2s_len_t</a>, the value of this parameter is ignored in TDM modes, the real channel length is 32 bit in these modes.  <a href="#a703d047350ed1d0f1f953afc3a865ee6">More...</a><br /></td></tr>
<tr class="separator:a703d047350ed1d0f1f953afc3a865ee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadfece214c934881a93cb49090b31aeb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__i2s__enums.html#ga23a77f23cf018c0a0ca3874a0709a630">cy_en_i2s_len_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__i2s__config__t.html#aadfece214c934881a93cb49090b31aeb">txWordLength</a></td></tr>
<tr class="memdesc:aadfece214c934881a93cb49090b31aeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">The TX word length, see <a class="el" href="group__group__i2s__enums.html#ga23a77f23cf018c0a0ca3874a0709a630" title="I2S channel/word length. ">cy_en_i2s_len_t</a>, must be less or equal to txChannelLength.  <a href="#aadfece214c934881a93cb49090b31aeb">More...</a><br /></td></tr>
<tr class="separator:aadfece214c934881a93cb49090b31aeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78b11b9c26fe6e733f639ae22339d1df"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__i2s__enums.html#gace34f02636657f8a8f1290fcbc5acfa6">cy_en_i2s_overhead_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__i2s__config__t.html#a78b11b9c26fe6e733f639ae22339d1df">txOverheadValue</a></td></tr>
<tr class="memdesc:a78b11b9c26fe6e733f639ae22339d1df"><td class="mdescLeft">&#160;</td><td class="mdescRight">The TX overhead bits value when the word length is less than the channel length.  <a href="#a78b11b9c26fe6e733f639ae22339d1df">More...</a><br /></td></tr>
<tr class="separator:a78b11b9c26fe6e733f639ae22339d1df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea3ab9716a65392148d0d72c6566c200"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__i2s__config__t.html#aea3ab9716a65392148d0d72c6566c200">txFifoTriggerLevel</a></td></tr>
<tr class="memdesc:aea3ab9716a65392148d0d72c6566c200"><td class="mdescLeft">&#160;</td><td class="mdescRight">The TX FIFO interrupt trigger level (0, 1, ..., 255).  <a href="#aea3ab9716a65392148d0d72c6566c200">More...</a><br /></td></tr>
<tr class="separator:aea3ab9716a65392148d0d72c6566c200"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Field Documentation</h2>
<a id="ac207745366dbc76ad317e3e9ef30a231"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac207745366dbc76ad317e3e9ef30a231">&#9670;&nbsp;</a></span>clkDiv</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_i2s_config_t::clkDiv</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CLK_SEL divider: 1: Bypass, 2: 1/2, 3: 1/3, ..., 64: 1/64. </p>

</div>
</div>
<a id="a4b3e4ecb0a2da20efdba370dc8696534"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b3e4ecb0a2da20efdba370dc8696534">&#9670;&nbsp;</a></span>extClk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool cy_stc_i2s_config_t::extClk</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>'false': internal clock, 'true': external clock. </p>

</div>
</div>
<a id="a5f3d11cd3e68da381d548c3a98b52e36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f3d11cd3e68da381d548c3a98b52e36">&#9670;&nbsp;</a></span>txAlignment</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__i2s__enums.html#gac2ba15c8dab8fc0c422ab369992636f5">cy_en_i2s_alignment_t</a> cy_stc_i2s_config_t::txAlignment</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TX data alignment, see: <a class="el" href="group__group__i2s__enums.html#gac2ba15c8dab8fc0c422ab369992636f5" title="I2S data alignment. ">cy_en_i2s_alignment_t</a>. </p>

</div>
</div>
<a id="ac57fdc45c9e083bcac17e1ca847f6015"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac57fdc45c9e083bcac17e1ca847f6015">&#9670;&nbsp;</a></span>txWsPulseWidth</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__i2s__enums.html#ga265f4e0f0d40f96b383a91aab3215f79">cy_en_i2s_ws_pw_t</a> cy_stc_i2s_config_t::txWsPulseWidth</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TX Word Select pulse width. </p>
<p>The value of this parameter is ignored in I2S and the Left Justified modes WS pulse width is always "one channel length" in these modes. </p>

</div>
</div>
<a id="a7beded187a0628a3fb8e279e3216e5ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7beded187a0628a3fb8e279e3216e5ab">&#9670;&nbsp;</a></span>txSckoInversion</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool cy_stc_i2s_config_t::txSckoInversion</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TX SCKO polarity: 'false': Serial data is transmitted off the falling bit clock edge (accordingly to the I2S Standard); 'true': Serial data is transmitted off the rising bit clock edge. </p>
<p>Effective only in Master mode. </p>

</div>
</div>
<a id="ad805d382b09d9bdb91c923f874ae0b37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad805d382b09d9bdb91c923f874ae0b37">&#9670;&nbsp;</a></span>txChannels</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_i2s_config_t::txChannels</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The number of TX channels, the valid range is 1...8 for TDM modes. </p>
<p>In the I2S and Left Justified modes, the value of this parameter is ignored - the real number of channels is always 2 in these modes. </p>

</div>
</div>
<a id="a703d047350ed1d0f1f953afc3a865ee6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a703d047350ed1d0f1f953afc3a865ee6">&#9670;&nbsp;</a></span>txChannelLength</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__i2s__enums.html#ga23a77f23cf018c0a0ca3874a0709a630">cy_en_i2s_len_t</a> cy_stc_i2s_config_t::txChannelLength</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The TX channel length, see <a class="el" href="group__group__i2s__enums.html#ga23a77f23cf018c0a0ca3874a0709a630" title="I2S channel/word length. ">cy_en_i2s_len_t</a>, the value of this parameter is ignored in TDM modes, the real channel length is 32 bit in these modes. </p>

</div>
</div>
<a id="aadfece214c934881a93cb49090b31aeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadfece214c934881a93cb49090b31aeb">&#9670;&nbsp;</a></span>txWordLength</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__i2s__enums.html#ga23a77f23cf018c0a0ca3874a0709a630">cy_en_i2s_len_t</a> cy_stc_i2s_config_t::txWordLength</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The TX word length, see <a class="el" href="group__group__i2s__enums.html#ga23a77f23cf018c0a0ca3874a0709a630" title="I2S channel/word length. ">cy_en_i2s_len_t</a>, must be less or equal to txChannelLength. </p>

</div>
</div>
<a id="a78b11b9c26fe6e733f639ae22339d1df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78b11b9c26fe6e733f639ae22339d1df">&#9670;&nbsp;</a></span>txOverheadValue</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__i2s__enums.html#gace34f02636657f8a8f1290fcbc5acfa6">cy_en_i2s_overhead_t</a> cy_stc_i2s_config_t::txOverheadValue</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The TX overhead bits value when the word length is less than the channel length. </p>

</div>
</div>
<a id="aea3ab9716a65392148d0d72c6566c200"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea3ab9716a65392148d0d72c6566c200">&#9670;&nbsp;</a></span>txFifoTriggerLevel</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_i2s_config_t::txFifoTriggerLevel</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The TX FIFO interrupt trigger level (0, 1, ..., 255). </p>
<p>A trigger event is generated when the TX FIFO has less entries than the number in this field. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part
<div id="nav-path" class="navpath">
    <ul>
        <li class="footer">
            Generated for <b>CAT2 Peripheral Driver Library</b> by <b>Infineon Technologies</b>.
            All rights reserved.
        </li>
    </ul>
</div>
-->
</body>
</html>
