timestamp 1599074310
version 8.1
tech scmos
style TSMC0.18um(tsmc18)from:t11b
scale 1000 1 10
resistclasses 6700 7500 929000 929000 1 7700 7700 80 80 80 70 70 40
use switch switch_2 1 0 -1 0 1 6171
use switch switch_3 1 0 1712 0 1 6204
use Vh_Vl_3bit Vh_Vl_3bit_2 1 0 970 0 1 8649
use switch switch_4 1 0 1888 0 1 4264
use Vh_Vl_3bit Vh_Vl_3bit_3 1 0 970 0 1 5713
use switch switch_5 1 0 -85 0 1 3105
use 3bit_stage 3bit_stage_0 1 0 3284 0 1 4948
use 2bit_stage 2bit_stage_0 1 0 4074 0 1 3823
use switch switch_1 1 0 -2 0 1 216
use switch switch_0 1 0 1711 0 1 249
use Vh_Vl_3bit Vh_Vl_3bit_0 1 0 969 0 1 2694
use Vh_Vl_3bit Vh_Vl_3bit_1 1 0 969 0 1 -242
node "m3_1071_n101#" 3 152.546 1071 -101 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 723 346 0 0 0 0 0 0
node "m3_1071_2681#" 7 310.352 1071 2681 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1424 720 0 0 0 0 0 0
node "m3_3833_4165#" 13 576.214 3833 4165 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2668 1342 0 0 0 0 0 0
node "m3_1518_4929#" 16 937.916 1518 4929 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4989 2008 0 0 0 0 0 0
node "m3_1072_5854#" 3 152.546 1072 5854 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 723 346 0 0 0 0 0 0
node "gnd!" 1 61.81 766 8636 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 276 146 0 0 0 0 0 0
node "m2_837_n2909#" 5 333.814 837 -2909 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 896 456 68 42 0 0 0 0 0 0
node "b1" 0 11.84 4482 3983 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24 20 0 0 0 0 0 0 0 0
node "b0" 0 18.92 4350 3986 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44 30 0 0 0 0 0 0 0 0
node "vdd!" 1 78.392 754 8651 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 212 114 0 0 0 0 0 0 0 0
node "m1_n22_n1472#" 34 2398.75 -22 -1472 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 30 22 6694 3352 0 0 0 0 0 0 0 0
node "m1_1687_n1205#" 29 2142.12 1687 -1205 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 168 92 5557 2794 0 0 0 0 0 0 0 0
node "m1_1080_n20#" 2 230.53 1080 -20 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 108 62 336 184 0 0 0 0 0 0 0 0
node "m1_1655_232#" 14 648.814 1655 232 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 45 28 60 34 2736 1376 0 0 0 0 0 0
node "outh_82" 81 6066.39 1801 248 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 484 250 15784 7900 0 0 0 0 0 0 0 0
node "m1_1617_282#" 12 939.404 1617 282 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 192 104 2152 1084 0 0 0 0 0 0 0 0
node "out_10bitdac" 0 12.798 4632 3565 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4 10 0 0 0 0 0 0 0 0 0 0
node "outL_stage2" 33 3251.78 2293 3718 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 880 372 240 108 240 108 11151 4288 0 0 0 0
node "outH_stage2" 2 316.53 4012 3985 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316 166 0 0 0 0 0 0 0 0 0 0
node "m1_3932_4151#" 13 1019.95 3932 4151 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 116 66 2544 1288 0 0 0 0 0 0 0 0
node "m1_1828_4247#" 10 501.87 1828 4247 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 65 36 60 34 1964 988 0 0 0 0 0 0
node "m1_1821_4297#" 10 650.064 1821 4297 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 80 48 168 100 132 82 1960 930 0 0 0 0
node "b4" 0 36.162 3910 5194 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 28 22 0 0 0 0 0 0 0 0 0 0
node "b3" 0 36.162 3716 5194 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 28 22 0 0 0 0 0 0 0 0 0 0
node "b2" 0 82.89 3416 5195 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 76 46 0 0 0 0 0 0 0 0 0 0
node "outH_stage1" 18 12898.9 1978 4263 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19621 4238 0 0 0 0 0 0 0 0 0 0
node "m1_1101_8#" 7 1328.97 1101 8 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1356 686 0 0 0 0 0 0 0 0 0 0
node "m1_833_8#" 0 59.526 833 8 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 52 34 0 0 0 0 0 0 0 0 0 0
node "outl_82" 45 6134.55 -96 123 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1127 568 17769 5912 0 0 0 0 0 0 0 0
node "m1_n58_199#" 10 522.596 -58 199 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 45 28 75 40 2247 1040 0 0 0 0 0 0
node "m1_n53_249#" 9 1079.11 -53 249 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 652 334 1232 624 0 0 0 0 0 0 0 0
node "m1_1401_8#" 14 2297.6 1401 8 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2140 1078 180 98 124 70 448 232 0 0 0 0
node "m1_1595_7#" 34 4558.35 1595 7 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3344 1680 3717 1816 0 0 0 0 0 0 0 0
node "m1_n21_1464#" 25 1816.71 -21 1464 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 25 20 5057 2536 0 0 0 0 0 0 0 0
node "m1_1687_1731#" 30 2979.26 1687 1731 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1378 676 4697 2354 0 0 0 0 0 0 0 0
node "m1_1081_2921#" 9 530.409 1081 2921 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 76 46 1135 696 0 0 0 0 0 0 0 0
node "m1_1101_2944#" 8 1648.28 1101 2944 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1684 850 0 0 0 0 0 0 0 0 0 0
node "m1_833_2944#" 2 425.544 833 2944 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 476 204 0 0 0 0 0 0 0 0 0 0
node "m1_n169_3088#" 10 1054.21 -169 3088 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 185 84 125 60 5253 1568 0 0 0 0 0 0
node "outL_stage1" 59 5981.83 -213 2982 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1545 764 2858 1428 198 98 17645 6134 0 0 0 0
node "b9" 65 4064.28 -199 3106 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 296 164 3857 2070 268 150 8988 4502 0 0 0 0
node "m1_n145_3138#" 14 1028.84 -145 3138 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 52 34 2756 1386 0 0 0 0 0 0 0 0
node "m1_1401_2944#" 16 2600.57 1401 2944 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2424 1220 328 172 136 76 340 178 0 0 0 0
node "m1_1595_2944#" 36 4763.31 1595 2944 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3576 1796 3600 1808 0 0 0 0 0 0 0 0
node "m1_n21_4483#" 34 2398.75 -21 4483 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 30 22 6694 3352 0 0 0 0 0 0 0 0
node "m1_1688_4750#" 29 2129.37 1688 4750 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 168 92 5557 2794 0 0 0 0 0 0 0 0
node "m1_1605_4945#" 20 2003.01 1605 4945 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 896 464 3286 1608 0 0 0 0 0 0 0 0
node "m1_1081_5935#" 2 230.53 1081 5935 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 108 62 336 184 0 0 0 0 0 0 0 0
node "m1_1656_6187#" 14 644.484 1656 6187 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 45 28 60 34 2736 1376 0 0 0 0 0 0
node "outh_81" 33 3158.41 1802 6203 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 60 38 9775 4030 0 0 0 0 0 0 0 0
node "m1_1618_6237#" 12 939.404 1618 6237 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 192 104 2152 1084 0 0 0 0 0 0 0 0
node "m1_1102_5963#" 7 1328.97 1102 5963 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1356 686 0 0 0 0 0 0 0 0 0 0
node "m1_834_5963#" 0 59.526 834 5963 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 52 34 0 0 0 0 0 0 0 0 0 0
node "outl_81" 64 11862.2 -84 6079 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11820 5918 984 500 0 0 0 0 0 0 0 0
node "m1_n57_6154#" 10 522.596 -57 6154 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 45 28 75 40 2247 1040 0 0 0 0 0 0
node "b8" 239 35333.5 -77 217 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 31109 15456 4722 2342 488 276 13480 6756 0 0 0 0
node "m1_n52_6204#" 9 1079.11 -52 6204 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 652 334 1232 624 0 0 0 0 0 0 0 0
node "m1_1402_5963#" 14 2297.6 1402 5963 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2140 1078 180 98 124 70 448 232 0 0 0 0
node "m1_1596_5962#" 34 4558.35 1596 5962 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3344 1680 3717 1816 0 0 0 0 0 0 0 0
node "m1_n20_7419#" 25 1816.71 -20 7419 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 25 20 5057 2536 0 0 0 0 0 0 0 0
node "m1_1688_7686#" 30 2979.26 1688 7686 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1378 676 4697 2354 0 0 0 0 0 0 0 0
node "b7" 0 28.374 1596 8899 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 20 18 0 0 0 0 0 0 0 0 0 0
node "b6" 0 28.374 1402 8899 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 20 18 0 0 0 0 0 0 0 0 0 0
node "b5" 0 32.268 1102 8899 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24 20 0 0 0 0 0 0 0 0 0 0
node "vref" 0 43.95 834 8899 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36 26 0 0 0 0 0 0 0 0 0 0
substrate "w_n1073741817_n1073741817#" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "outh_81" "m3_1518_4929#" 35.825
cap "m1_n58_199#" "m1_n21_1464#" 26.816
cap "m1_n145_3138#" "outl_81" 26.832
cap "m1_1656_6187#" "m1_1596_5962#" 9.312
cap "b8" "m1_1656_6187#" 31.09
cap "outL_stage1" "m1_1101_2944#" 12.54
cap "b9" "m1_1101_2944#" 9.744
cap "b8" "m1_n58_199#" 61.432
cap "m1_1401_8#" "m1_1617_282#" 26.832
cap "m1_1595_2944#" "m1_1821_4297#" 15.984
cap "m1_833_2944#" "outL_stage1" 14.118
cap "m1_1617_282#" "m1_1595_7#" 26.832
cap "m1_n21_1464#" "m1_n53_249#" 26.832
cap "b8" "m1_1828_4247#" 9.312
cap "m1_1605_4945#" "outH_stage1" 31.108
cap "m1_n169_3088#" "outl_81" 15.168
cap "m1_1401_8#" "m1_1655_232#" 9.312
cap "m1_1655_232#" "m1_1595_7#" 9.312
cap "b8" "m1_n53_249#" 15.984
cap "m1_1688_4750#" "m3_1518_4929#" 31.09
cap "b8" "m1_1101_8#" 9.744
cap "b8" "m1_n52_6204#" 15.984
cap "outL_stage1" "b8" 12.54
cap "b9" "b8" 9.744
cap "b9" "outl_81" 15.984
cap "outL_stage1" "m3_1071_2681#" 57.104
cap "m1_1618_6237#" "m1_1102_5963#" 26.832
cap "b8" "m3_1518_4929#" 10.776
cap "m1_n52_6204#" "m1_n20_7419#" 26.832
cap "b8" "m1_1402_5963#" 9.744
cap "outL_stage1" "m1_1401_2944#" 12.54
cap "b9" "m1_1401_2944#" 9.744
cap "m1_1688_4750#" "b8" 31.108
cap "b8" "m1_n21_1464#" 15.984
cap "b8" "m1_1596_5962#" 26.832
cap "m1_1656_6187#" "m1_1102_5963#" 9.312
cap "m1_1595_2944#" "m1_1828_4247#" 26.816
cap "m1_n52_6204#" "m1_n57_6154#" 26.816
cap "outH_stage1" "m3_1518_4929#" 12.39
cap "b8" "m1_n20_7419#" 15.984
cap "m1_1617_282#" "m1_1101_8#" 26.832
cap "b8" "m1_1687_1731#" 31.108
cap "outL_stage1" "outl_82" 47.412
cap "b9" "m1_1821_4297#" 22.556
cap "outL_stage1" "m1_1595_2944#" 12.54
cap "b9" "m1_1595_2944#" 9.744
cap "m1_1101_8#" "m1_1655_232#" 9.312
cap "m1_1605_4945#" "outh_81" 31.108
cap "b8" "m1_1688_7686#" 31.108
cap "m1_3932_4151#" "m3_3833_4165#" 26.816
cap "m1_n169_3088#" "m1_n145_3138#" 43.912
cap "b8" "m1_n57_6154#" 61.432
cap "b8" "m1_1401_8#" 9.744
cap "m1_n20_7419#" "m1_n57_6154#" 26.816
cap "m1_1402_5963#" "m1_1618_6237#" 26.832
cap "b8" "m1_1821_4297#" 9.744
cap "b8" "m1_1595_7#" 26.832
cap "b8" "outl_82" 228.597
cap "m1_n22_n1472#" "outl_82" 26.832
cap "b9" "m1_n145_3138#" 15.984
cap "b8" "m1_1617_282#" 26.832
cap "m1_n58_199#" "m1_n53_249#" 26.816
cap "m1_n21_4483#" "outl_81" 26.832
cap "m1_1605_4945#" "m1_1688_4750#" 26.832
cap "m1_1596_5962#" "m1_1618_6237#" 26.832
cap "b8" "m1_1102_5963#" 9.744
cap "b8" "m1_1618_6237#" 26.832
cap "b9" "m1_1828_4247#" 104.811
cap "m1_1656_6187#" "m1_1402_5963#" 9.312
cap "m1_n169_3088#" "b9" 66.416
cap "outL_stage1" "outh_82" 20.58
cap "outL_stage1" "m1_1081_2921#" 20.58
cap "m1_1605_4945#" "b8" 26.832
subcap "m2_837_n2909#" -167.478
subcap "m1_n22_n1472#" -2282.84
subcap "m1_n22_n1472#" -2375.75
subcap "m1_1687_n1205#" -2102.62
subcap "m1_1687_n1205#" -2102.62
subcap "m3_1071_n101#" -70.343
subcap "m1_1080_n20#" -179.876
subcap "m1_1080_n20#" -38.479
cap "Vh_Vl_3bit_1/vdd!" "Vh_Vl_3bit_1/b5" 26.832
cap "Vh_Vl_3bit_1/vdd!" "Vh_Vl_3bit_1/gnd!" 31.09
cap "Vh_Vl_3bit_1/b5" "Vh_Vl_3bit_1/gnd!" 10.776
subcap "m1_1080_n20#" -13.106
cap "m1_1080_n20#" "Vh_Vl_3bit_1/vref" 85.1017
cap "Vh_Vl_3bit_1/vref" "m3_1071_n101#" 26.816
subcap "m1_1080_n20#" -298.726
subcap "m1_1101_8#" -939.57
subcap "m1_1401_8#" -1973.84
subcap "m1_1595_7#" -4835.24
subcap "m1_1595_7#" -4230.7
cap "Vh_Vl_3bit_0/vdd!" "Vh_Vl_3bit_0/gnd!" 26.816
subcap "m1_n58_199#" -321.2
subcap "m1_n53_249#" -181.713
subcap "m1_1655_232#" -428.65
subcap "m1_1617_282#" -631.669
subcap "outh_82" -5987.39
cap "Vh_Vl_3bit_0/m1_n619_n2127#" "b8" 9.744
cap "Vh_Vl_3bit_0/vdd!" "b8" 15.984
cap "Vh_Vl_3bit_0/gnd!" "b8" 44.208
cap "Vh_Vl_3bit_0/b5" "b8" 9.744
cap "Vh_Vl_3bit_0/m1_n141_n2319#" "b8" 15.984
cap "Vh_Vl_3bit_0/m1_n141_n2319#" "b8" 9.744
cap "Vh_Vl_3bit_0/vdd!" "b8" 15.984
cap "Vh_Vl_3bit_0/gnd!" "b8" 44.208
subcap "m1_1617_282#" -582.028
cap "Vh_Vl_3bit_0/outh4" "m1_1401_8#" 26.832
cap "Vh_Vl_3bit_0/m1_619_n1861#" "m1_1595_7#" 68.07
subcap "m1_n21_1464#" -1654.53
subcap "m1_n21_1464#" -1841.85
subcap "m1_1687_1731#" -2939.76
subcap "m1_1687_1731#" -2939.76
subcap "m3_1071_2681#" -287.836
subcap "m3_1071_2681#" -223.227
cap "Vh_Vl_3bit_0/vdd!" "Vh_Vl_3bit_0/gnd!" 26.816
subcap "m1_833_2944#" -346.548
subcap "m1_1081_2921#" -369.493
cap "m1_1081_2921#" "Vh_Vl_3bit_0/vref" 136.648
cap "Vh_Vl_3bit_0/vref" "m3_1071_2681#" 26.816
subcap "m1_1081_2921#" -569.745
subcap "m1_1101_2944#" -1363.46
subcap "m1_1401_2944#" -2521.57
subcap "m1_1595_2944#" -4823.36
subcap "m1_1595_2944#" -4684.32
subcap "m1_n169_3088#" -1216.33
cap "Vh_Vl_3bit_3/m1_n619_n2127#" "b9" 9.744
cap "Vh_Vl_3bit_3/b5" "b9" 9.744
cap "Vh_Vl_3bit_3/vdd!" "b9" 15.984
cap "Vh_Vl_3bit_3/gnd!" "b9" 44.208
cap "Vh_Vl_3bit_3/m1_n141_n2319#" "b9" 15.984
cap "Vh_Vl_3bit_3/m1_n141_n2319#" "b9" 9.744
cap "Vh_Vl_3bit_3/vdd!" "b9" 15.984
cap "Vh_Vl_3bit_3/gnd!" "b9" 44.208
cap "Vh_Vl_3bit_3/outh4" "m1_1401_2944#" 26.832
subcap "outL_stage2" -3287.03
subcap "outL_stage2" -2698.61
cap "3bit_stage_0/m1_n800_n2118#" "outL_stage2" 18.282
cap "3bit_stage_0/m1_n233_n1339#" "outL_stage2" 18.282
cap "3bit_stage_0/m1_n233_n1339#" "outL_stage2" 11.142
cap "3bit_stage_0/gnd!" "outL_stage2" 11.513
cap "3bit_stage_0/gnd!" "outL_stage2" 9.217
cap "3bit_stage_0/b2" "outL_stage2" 11.142
cap "3bit_stage_0/vdd!" "outL_stage2" 18.282
cap "3bit_stage_0/b3" "outL_stage2" 11.142
cap "3bit_stage_0/m1_619_n1861#" "outL_stage2" 11.142
cap "Vh_Vl_3bit_3/switch_7/out" "m1_1595_2944#" 26.832
subcap "outH_stage2" -346.554
subcap "b0" -10.168
subcap "b1" -0.256
subcap "b1" -12.855
subcap "b1" -13
cap "m1_1821_4297#" "m1_1828_4247#" 26.816
cap "Vh_Vl_3bit_3/outh3" "m1_1828_4247#" 26.816
cap "Vh_Vl_3bit_3/m1_619_n1861#" "m1_1828_4247#" 9.312
subcap "m3_3833_4165#" -504.174
cap "3bit_stage_0/vdd!" "m3_3833_4165#" 26.816
subcap "m1_3932_4151#" -789.224
cap "m1_3932_4151#" "3bit_stage_0/m1_603_n199#" 58.208
cap "3bit_stage_0/m1_603_n199#" "m3_3833_4165#" 26.816
cap "Vh_Vl_3bit_3/outh3" "m1_1821_4297#" 15.984
cap "Vh_Vl_3bit_3/m1_619_n1861#" "m1_1821_4297#" 9.744
subcap "outH_stage1" -12659.4
subcap "outH_stage1" -12882.7
subcap "m1_n21_4483#" -2408.03
subcap "m1_n21_4483#" -2400.02
subcap "m1_n21_4483#" -2229.96
subcap "m1_n21_4483#" -2482.31
subcap "m1_1688_4750#" -2093.77
subcap "m1_1688_4750#" -2085.98
subcap "m3_1518_4929#" -858.769
cap "m1_1605_4945#" "m3_1518_4929#" 31.09
subcap "m1_1605_4945#" -1647.91
cap "m1_1605_4945#" "Vh_Vl_3bit_3/m1_603_n199#" 26.832
cap "Vh_Vl_3bit_3/m1_603_n199#" "m3_1518_4929#" 31.09
subcap "m3_1072_5854#" -118.927
cap "Vh_Vl_3bit_3/b5" "Vh_Vl_3bit_3/gnd!" 10.776
cap "Vh_Vl_3bit_3/vdd!" "Vh_Vl_3bit_3/gnd!" 31.09
subcap "m1_1081_5935#" -34.496
cap "Vh_Vl_3bit_3/vref" "m3_1072_5854#" 26.816
cap "m1_1081_5935#" "Vh_Vl_3bit_3/vref" 85.1017
subcap "m1_1081_5935#" -145.53
subcap "m1_1102_5963#" -985.44
cap "Vh_Vl_3bit_3/vdd!" "Vh_Vl_3bit_3/b5" 26.832
subcap "m1_1402_5963#" -2188.01
subcap "m1_1596_5962#" -4444.86
cap "m1_1081_5935#" "m3_1072_5854#" 13.994
subcap "m1_n57_6154#" -278.249
cap "switch_2/gnd!" "switch_2/bit_in" 3.55271e-15
cap "switch_2/out" "switch_2/vrefl" -2.84217e-14
cap "Vh_Vl_3bit_2/vdd!" "Vh_Vl_3bit_2/gnd!" 22.542
subcap "m1_1656_6187#" -624.43
subcap "m1_n52_6204#" -186.468
cap "Vh_Vl_3bit_2/m1_n619_n2127#" "b8" 9.744
cap "Vh_Vl_3bit_2/b5" "b8" 9.744
cap "Vh_Vl_3bit_2/vdd!" "b8" 15.984
cap "Vh_Vl_3bit_2/gnd!" "b8" 44.208
cap "Vh_Vl_3bit_2/m1_n141_n2319#" "b8" 15.984
cap "Vh_Vl_3bit_2/m1_n141_n2319#" "b8" 9.744
cap "Vh_Vl_3bit_2/vdd!" "b8" 15.984
cap "Vh_Vl_3bit_2/gnd!" "b8" 44.208
subcap "m1_1656_6187#" -467.601
subcap "m1_1618_6237#" -263.692
cap "switch_3/vdd!" "switch_3/bit_in" 2.13163e-14
subcap "outh_81" -3079.42
cap "Vh_Vl_3bit_2/outh4" "m1_1402_5963#" 26.832
cap "Vh_Vl_3bit_2/switch_7/out" "m1_1596_5962#" 11.7823
cap "Vh_Vl_3bit_2/m1_619_n1861#" "m1_1596_5962#" 68.07
subcap "m1_n20_7419#" -1722.56
subcap "m1_n20_7419#" -1803.12
subcap "m1_1688_7686#" -2981.44
subcap "m1_1688_7686#" -3000.11
subcap "m1_1688_7686#" -2943.65
subcap "m1_1688_7686#" -2935.86
cap "Vh_Vl_3bit_2/vdd!" "Vh_Vl_3bit_2/gnd!" 26.816
merge "Vh_Vl_3bit_2/b5" "Vh_Vl_3bit_3/b5" -8.904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0 0 0 0 0 0 0
merge "Vh_Vl_3bit_3/b5" "Vh_Vl_3bit_0/b5"
merge "Vh_Vl_3bit_0/b5" "Vh_Vl_3bit_1/b5"
merge "Vh_Vl_3bit_1/b5" "m1_1101_8#"
merge "m1_1101_8#" "m1_1101_2944#"
merge "m1_1101_2944#" "m1_1102_5963#"
merge "m1_1102_5963#" "b5"
merge "switch_3/vdd!" "3bit_stage_0/vdd!" -44.152 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -120 -64 0 0 0 0 0 0 0 0
merge "3bit_stage_0/vdd!" "2bit_stage_0/vdd!"
merge "2bit_stage_0/vdd!" "m1_3932_4151#"
merge "m1_3932_4151#" "switch_4/vdd!"
merge "switch_4/vdd!" "Vh_Vl_3bit_3/vdd!"
merge "Vh_Vl_3bit_3/vdd!" "switch_0/vdd!"
merge "switch_0/vdd!" "Vh_Vl_3bit_0/vdd!"
merge "Vh_Vl_3bit_0/vdd!" "Vh_Vl_3bit_1/vdd!"
merge "Vh_Vl_3bit_1/vdd!" "m1_1080_n20#"
merge "m1_1080_n20#" "m1_1617_282#"
merge "m1_1617_282#" "switch_1/vdd!"
merge "switch_1/vdd!" "m1_n53_249#"
merge "m1_n53_249#" "m1_1081_2921#"
merge "m1_1081_2921#" "switch_5/vdd!"
merge "switch_5/vdd!" "m1_n145_3138#"
merge "m1_n145_3138#" "m1_1821_4297#"
merge "m1_1821_4297#" "m1_1605_4945#"
merge "m1_1605_4945#" "Vh_Vl_3bit_2/vdd!"
merge "Vh_Vl_3bit_2/vdd!" "m1_1081_5935#"
merge "m1_1081_5935#" "m1_1618_6237#"
merge "m1_1618_6237#" "switch_2/vdd!"
merge "switch_2/vdd!" "m1_n52_6204#"
merge "m1_n52_6204#" "vdd!"
merge "Vh_Vl_3bit_2/b6" "Vh_Vl_3bit_3/b6" -8.904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0 0 0 0 0 0 0
merge "Vh_Vl_3bit_3/b6" "Vh_Vl_3bit_0/b6"
merge "Vh_Vl_3bit_0/b6" "Vh_Vl_3bit_1/b6"
merge "Vh_Vl_3bit_1/b6" "m1_1401_8#"
merge "m1_1401_8#" "m1_1401_2944#"
merge "m1_1401_2944#" "m1_1402_5963#"
merge "m1_1402_5963#" "b6"
merge "switch_3/out" "switch_4/vrefh" -12.248 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 -8 0 0 0 0 0 0 0 0
merge "switch_4/vrefh" "outh_81"
merge "switch_2/out" "switch_5/vrefh" -211.118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -210 -108 0 -8 0 0 0 0 0 0 0 0
merge "switch_5/vrefh" "outl_81"
merge "Vh_Vl_3bit_2/b7" "Vh_Vl_3bit_3/b7" -8.904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0 0 0 0 0 0 0
merge "Vh_Vl_3bit_3/b7" "Vh_Vl_3bit_0/b7"
merge "Vh_Vl_3bit_0/b7" "Vh_Vl_3bit_1/b7"
merge "Vh_Vl_3bit_1/b7" "m1_1595_7#"
merge "m1_1595_7#" "m1_1595_2944#"
merge "m1_1595_2944#" "m1_1596_5962#"
merge "m1_1596_5962#" "b7"
merge "switch_3/gnd!" "switch_2/gnd!" -39.998 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -180 -94 0 0 0 0 0 0
merge "switch_2/gnd!" "m1_n57_6154#"
merge "m1_n57_6154#" "Vh_Vl_3bit_2/gnd!"
merge "Vh_Vl_3bit_2/gnd!" "Vh_Vl_3bit_2/w_n1073741817_n1073741817#"
merge "Vh_Vl_3bit_2/w_n1073741817_n1073741817#" "3bit_stage_0/gnd!"
merge "3bit_stage_0/gnd!" "2bit_stage_0/gnd!"
merge "2bit_stage_0/gnd!" "m3_3833_4165#"
merge "m3_3833_4165#" "switch_4/gnd!"
merge "switch_4/gnd!" "2bit_stage_0/w_n1073741817_n1073741817#"
merge "2bit_stage_0/w_n1073741817_n1073741817#" "Vh_Vl_3bit_3/gnd!"
merge "Vh_Vl_3bit_3/gnd!" "Vh_Vl_3bit_3/w_n1073741817_n1073741817#"
merge "Vh_Vl_3bit_3/w_n1073741817_n1073741817#" "switch_5/gnd!"
merge "switch_5/gnd!" "m1_n169_3088#"
merge "m1_n169_3088#" "3bit_stage_0/w_n1073741817_n1073741817#"
merge "3bit_stage_0/w_n1073741817_n1073741817#" "switch_0/gnd!"
merge "switch_0/gnd!" "switch_1/gnd!"
merge "switch_1/gnd!" "Vh_Vl_3bit_0/w_n1073741817_n1073741817#"
merge "Vh_Vl_3bit_0/w_n1073741817_n1073741817#" "Vh_Vl_3bit_1/w_n1073741817_n1073741817#"
merge "Vh_Vl_3bit_1/w_n1073741817_n1073741817#" "w_n1073741817_n1073741817#"
merge "w_n1073741817_n1073741817#" "m1_n58_199#"
merge "m1_n58_199#" "Vh_Vl_3bit_0/gnd!"
merge "Vh_Vl_3bit_0/gnd!" "Vh_Vl_3bit_1/gnd!"
merge "Vh_Vl_3bit_1/gnd!" "Vh_Vl_3bit_1/m1_n136_n2674#"
merge "Vh_Vl_3bit_1/m1_n136_n2674#" "m2_837_n2909#"
merge "m2_837_n2909#" "m3_1071_n101#"
merge "m3_1071_n101#" "m1_1655_232#"
merge "m1_1655_232#" "m3_1071_2681#"
merge "m3_1071_2681#" "m1_1828_4247#"
merge "m1_1828_4247#" "m3_1518_4929#"
merge "m3_1518_4929#" "m3_1072_5854#"
merge "m3_1072_5854#" "m1_1656_6187#"
merge "m1_1656_6187#" "gnd!"
merge "Vh_Vl_3bit_0/outl_stage1" "switch_1/vrefh" -16.564 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10 0 -8 0 0 0 0 0 0 0 0
merge "switch_1/vrefh" "m1_n21_1464#"
merge "switch_5/vrefl" "switch_1/out" -11.996 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4 -8 -4 -10 0 0 0 0 0 0 0 0
merge "switch_1/out" "outl_82"
merge "2bit_stage_0/b0" "b0" -0.444 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 20 -8 0 0 0 0 0 0 0 0
merge "switch_3/bit_in" "switch_2/bit_in" -1916.41 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -155 -104 -1342 -630 44 0 -1276 -3092 0 0 0 0
merge "switch_2/bit_in" "switch_0/bit_in"
merge "switch_0/bit_in" "switch_1/bit_in"
merge "switch_1/bit_in" "b8"
merge "2bit_stage_0/b1" "b1" -2.474 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6 -8 0 0 0 0 0 0 0 0
merge "Vh_Vl_3bit_2/outh_stage1" "switch_3/vrefh" -12.665 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1 -8 0 -8 0 0 0 0 0 0 0 0
merge "switch_3/vrefh" "m1_1688_7686#"
merge "switch_4/bit_in" "switch_5/bit_in" -682.195 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -117 -81 0 0 -2400 -1200 0 0 0 0
merge "switch_5/bit_in" "b9"
merge "switch_3/vrefl" "Vh_Vl_3bit_3/outh_stage1" -10.58 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4 -8 0 -8 0 0 0 0 0 0 0 0
merge "Vh_Vl_3bit_3/outh_stage1" "m1_1688_4750#"
merge "switch_4/vrefl" "switch_0/out" -16.684 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 4 -20 0 0 0 0 0 0 0 0
merge "switch_0/out" "outh_82"
merge "switch_1/vrefl" "Vh_Vl_3bit_1/outl_stage1" -66.124 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10 -140 -78 0 0 0 0 0 0 0 0
merge "Vh_Vl_3bit_1/outl_stage1" "m1_n22_n1472#"
merge "3bit_stage_0/b2" "b2" -8.904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0 0 0 0 0 0 0
merge "Vh_Vl_3bit_2/vref" "vref" -8.904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0 0 0 0 0 0 0
merge "3bit_stage_0/b3" "b3" -8.904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0 0 0 0 0 0 0
merge "3bit_stage_0/b4" "b4" -8.904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0 0 0 0 0 0 0
merge "Vh_Vl_3bit_1/vref" "Vh_Vl_3bit_0/m1_n136_n2674#" -21.702 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4 -18 0 0 0 0 0 0 0 0 0 0
merge "Vh_Vl_3bit_0/m1_n136_n2674#" "m1_833_8#"
merge "2bit_stage_0/vrefh" "3bit_stage_0/outH_stage2" -21.702 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4 -18 0 0 0 0 0 0 0 0 0 0
merge "3bit_stage_0/outH_stage2" "outH_stage2"
merge "switch_0/vrefl" "Vh_Vl_3bit_1/outh_stage1" -16.512 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 32 -8 0 0 0 0 0 0 0 0
merge "Vh_Vl_3bit_1/outh_stage1" "m1_1687_n1205#"
merge "Vh_Vl_3bit_3/vref" "Vh_Vl_3bit_2/m1_n136_n2674#" -13.362 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 -18 0 0 0 0 0 0 0 0 0 0
merge "Vh_Vl_3bit_2/m1_n136_n2674#" "m1_834_5963#"
merge "switch_2/vrefl" "Vh_Vl_3bit_3/outl_stage1" -19.028 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10 344 -140 0 0 0 0 0 0 0 0
merge "Vh_Vl_3bit_3/outl_stage1" "m1_n21_4483#"
merge "switch_5/out" "3bit_stage_0/vrefl" -407.8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -216 -120 -388 -306 0 0 0 0 0 0 0 0
merge "3bit_stage_0/vrefl" "outL_stage1"
merge "Vh_Vl_3bit_0/outh_stage1" "switch_0/vrefh" -21.152 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 0 -8 0 0 0 0 0 0 0 0
merge "switch_0/vrefh" "m1_1687_1731#"
merge "3bit_stage_0/outL_stage2" "2bit_stage_0/vrefl" -977.521 0 0 0 0 0 0 0 0 0 0 0 0 0 0 30 -20 90 0 90 0 -4572 -1793 0 0 0 0
merge "2bit_stage_0/vrefl" "outL_stage2"
merge "2bit_stage_0/out_stage3" "out_10bitdac" -8.904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0 0 0 0 0 0 0
merge "Vh_Vl_3bit_2/outl_stage1" "switch_2/vrefh" -16.564 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10 0 -8 0 0 0 0 0 0 0 0
merge "switch_2/vrefh" "m1_n20_7419#"
merge "Vh_Vl_3bit_3/m1_n136_n2674#" "Vh_Vl_3bit_0/vref" -25.596 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 -20 0 0 0 0 0 0 0 0 0 0
merge "Vh_Vl_3bit_0/vref" "m1_833_2944#"
merge "3bit_stage_0/vrefh" "switch_4/out" -33.942 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12 -26 0 0 0 0 0 0 0 0 0 0
merge "switch_4/out" "outH_stage1"
