# ğŸ”§ Custom Von Neumann CPU Architecture

A complete 8-bit CPU implementation built in Logisim, demonstrating fundamental processor architecture principles through hands-on simulation.

---

## ğŸ“‹ Overview

This project implements a custom Central Processing Unit (CPU) based on the Von Neumann architecture, developed as part of the EEEG202 course at Kathmandu University. The CPU features a complete instruction cycle (fetch-decode-execute) using fundamental digital logic components, providing deep insights into how processors work at the hardware level.

---

## ğŸ—ï¸ Architecture

The CPU follows the Von Neumann architecture model with shared memory for both instructions and data, implementing a full instruction processing pipeline from basic building blocks.

---

## ğŸ” Components

### ğŸ§  Core Processing Units
- ğŸ§® **8-bit Arithmetic Logic Unit (ALU)** â€” Performs basic addition operations
- ğŸ“¥ **Accumulator Registers A & B** â€” Hold input values for ALU operations
- ğŸ“¤ **Output Register** â€” Stores final computation results

### ğŸ—ƒï¸ Memory Management
- ğŸ“¦ **Memory Buffer Register (MBR)** â€” Handles data transfer to/from memory
- ğŸ“¦ **Memory Address Register (MAR)** â€” Manages memory addressing
- ğŸ§± **RAM Module** â€” Organized memory with distinct sections:
  - Instruction Memory: Addresses `0â€“7`
  - Data Memory: Addresses `8â€“15`

### âš™ï¸ Control & Execution
- â±ï¸ **Program Counter (PC)** â€” Directs instruction execution flow
- ğŸ” **Instruction Register (IR)** â€” Decodes binary opcodes into control signals
- ğŸ§© **Control Unit (CU)** â€” Manages operation sequencing through micro-operations

### ğŸ”„ Data Communication
- ğŸ”„ **Internal Bus** â€” Facilitates data communication between processor components
- ğŸ”„ **External Bus** â€” Handles data transfer between processor and RAM

---

## ğŸ“Œ Instruction Set

The CPU supports four fundamental instructions:

| Opcode | Binary | Operation              |
|--------|--------|------------------------|
| 0000   | `0000` | Load to Register A     |
| 0001   | `0001` | Load to Register B     |
| 0010   | `0010` | Add (A + B)            |
| 0011   | `0011` | Store Result           |

---

## ğŸ”„ Instruction Cycle

Each instruction follows the standard fetch-decode-execute cycle:

1. **Fetch**: Program Counter addresses instruction memory, instruction loaded into IR  
2. **Decode**: Control Unit interprets opcode and generates control signals  
3. **Execute**: ALU performs operation, results stored in appropriate registers

---

## ğŸ’¡ Advanced Features

### ğŸ” Looping Logic
Despite the minimal instruction set, the CPU demonstrates complex behavior through careful instruction sequencing, enabling:
- Repeated operations
- Sequential data processing
- Basic program flow control

### ğŸ§­ Memory Organization
- Harvard-inspired memory layout (separate sections within shared RAM)
- Efficient use of 16-address space
- Direct memory access using MAR/MBR register pair

---

## ğŸ› ï¸ Technology Stack

- ğŸ§ª **Simulation Tool**: Logisim
- ğŸ§± **Architecture**: Von Neumann
- ğŸ“ **Data Width**: 8-bit
- ğŸ’¾ **Memory**: 16 addresses (8 instruction + 8 data)

---

## ğŸš€ Getting Started

### âœ… Prerequisites
- Logisim installed
- Basic knowledge of digital logic and computer architecture

### â–¶ï¸ Running the Simulation
1. Clone this repository  
2. Open the `.circ` file in Logisim  
3. Use simulation controls to step through each instruction  
4. Monitor register values and memory content live

---

## ğŸ“Š Technical Specifications

- **Word Size**: 8 bits  
- **Memory Capacity**: 16 addresses  
- **Instruction Format**: 4-bit opcode  
- **Clock Cycle**: Manual/controlled stepping  
- **Bus Architecture**: Separate internal and external buses

---

## ğŸ¯ Learning Outcomes

Gain hands-on experience with:
- âœ… Processor design fundamentals
- âœ… Digital logic implementation
- âœ… Memory organization and addressing
- âœ… Control flow using opcode sequencing
- âœ… Internal and external bus architecture

---

## ğŸ”— Applications

This project is ideal for:
- ğŸ« Computer architecture education
- ğŸ”§ Digital systems design
- ğŸ§ª Processor simulation/testing
- ğŸ¤– Hardware-software interface learning

---

## ğŸ“š Educational Context

Developed for the EEEG202 course at Kathmandu University (Electrical Systems Design), this project bridges electrical and computer engineering by demonstrating how low-level hardware logic enables meaningful computation.

---

## ğŸ¤ Contributing

Feel free to fork this project and experiment with:
- ğŸ§® Additional instruction types
- ğŸ—‚ï¸ Extended memory or RAM modules
- ğŸ§  More advanced ALU operations
- ğŸ§© Custom control logic enhancements

---

## ğŸ“„ License

This project is open-source and free for educational use.

---

*This project demonstrates that even with a minimal instruction set, complex computational behavior is achievable through thoughtful hardware design and sequencing â€” a testament to the elegance of fundamental computer architecture principles.*
