### Question:
create a and gate

### Verilog:
 ```
 module top_module(
 input a,b,
 output reg out
 ); 
 always@(*) begin
out=a&b;
 end
 endmodule
 ```

### System-Verilog:
```
module top_module(
input logic a,b,
output logic out
);
always_comb begin
out=a&b;
end
endmodule
```

### Suggested Testbench:
```
module top_tb;
logic a,b;
logic out;
top_module dut (.a(a), .out(out));
initial begin
$monitor("time=%t, in=%b, out=%b", $time, in,out);
in=1'b1;
#10
in=1'b0;
#10
$finish;
end
endmodule
```