{:input (genetic.crossover/dumb-crossover 1075979426 (genetic.mutation/change-constant-value 458763131 (genetic.mutation/change-constant-value 124559581 (genetic.mutation/change-names-remove-clause 1465807065 (genetic.mutation/change-constant-value 1207366411 (genetic.mutation/change-constant-value 1449335141 (genetic.mutation/change-constant-value 1965104811 (genetic.representation/genetic-representation "examples/57033.1E425876.blif"))))))) (genetic.mutation/change-constant-value 458763131 (genetic.mutation/change-constant-value 124559581 (genetic.mutation/change-names-remove-clause 1465807065 (genetic.mutation/change-constant-value 1207366411 (genetic.mutation/change-constant-value 1449335141 (genetic.mutation/change-constant-value 1965104811 (genetic.representation/genetic-representation "examples/57033.1E425876.blif")))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_3_:missing , \\wire7_:missing_15 , \\wire8_13_:missing , wire9_4, wire10_4);\n  wire \\:missing_edge ;\n  input \\wire0_3_:missing ;\n  wire \\wire0_3_:missing ;\n  output wire10_4;\n  wire wire10_4;\n  wire wire12_14;\n  wire wire12_4;\n  wire \\wire14_:missing ;\n  wire \\wire4_3_:missing ;\n  wire wire4_6;\n  wire \\wire4_:missing ;\n  input \\wire7_:missing_15 ;\n  wire \\wire7_:missing_15 ;\n  input \\wire8_13_:missing ;\n  wire \\wire8_13_:missing ;\n  output wire9_4;\n  wire wire9_4;\n  wire \\wire:missing_15 ;\n  wire \\wire:missing_4 ;\n  wire \\wire:missing_5 ;\n  wire \\wire:missing_6 ;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 4'h4 >> { \\wire0_3_:missing , \\wire4_3_:missing  };\n  assign \\wire:missing_4  = 4'h6 >> { \\wire4_3_:missing , \\wire4_:missing  };\n  assign wire12_14 = 2'h1 >> wire12_4;\n  assign \\wire:missing_edge  = 4'h2 >> { \\wire:missing_edge , \\wire8_13_:missing  };\n  assign \\wire14_:missing  = 4'h8 >> { wire12_14, \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_15  = \\wire7_:missing_15 ;\n  assign \\wire:missing_6  = wire4_6;\n  assign \\wire:missing_5  = \\wire:missing_edge ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount731121EF/BCFFDB0A.v:3.1-38.10\" *)\nmodule postsynth(\\wire0_3_:missing , \\wire7_:missing_15 , \\wire8_13_:missing , wire9_4, wire10_4);\n  (* src = \"/tmp/fuzzmount731121EF/BCFFDB0A.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount731121EF/BCFFDB0A.v:5.9-5.26\" *)\n  input \\wire0_3_:missing ;\n  wire \\wire0_3_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/BCFFDB0A.v:7.10-7.18\" *)\n  output wire10_4;\n  wire wire10_4;\n  (* src = \"/tmp/fuzzmount731121EF/BCFFDB0A.v:15.9-15.27\" *)\n  input \\wire7_:missing_15 ;\n  wire \\wire7_:missing_15 ;\n  (* src = \"/tmp/fuzzmount731121EF/BCFFDB0A.v:17.9-17.27\" *)\n  input \\wire8_13_:missing ;\n  wire \\wire8_13_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/BCFFDB0A.v:19.10-19.17\" *)\n  output wire9_4;\n  wire wire9_4;\n  (* src = \"/tmp/fuzzmount731121EF/BCFFDB0A.v:21.8-21.24\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_15 ;\n  (* src = \"/tmp/fuzzmount731121EF/BCFFDB0A.v:23.8-23.23\" *)\n  wire \\wire:missing_5 ;\n  (* src = \"/tmp/fuzzmount731121EF/BCFFDB0A.v:25.8-25.26\" *)\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire10_4 = 1'hx;\n  assign wire9_4 = 1'hx;\n  assign \\wire:missing_15  = \\wire7_:missing_15 ;\n  assign \\wire:missing_5  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY 15:26:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpolosgel4] Copy '/tmp/fuzzmount731121EF/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpolosgel4/src/top.v'.\nSBY 15:26:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpolosgel4] Copy '/tmp/fuzzmount731121EF/BCFFDB0A.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpolosgel4/src/BCFFDB0A.v'.\nSBY 15:26:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpolosgel4] Copy '/tmp/fuzzmount731121EF/BCFFDB0A.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpolosgel4/src/BCFFDB0A.post.v'.\nSBY 15:26:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpolosgel4] engine_0: abc pdr\nSBY 15:26:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpolosgel4] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpolosgel4/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 15:26:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpolosgel4] base: Warning: Wire presynth.\\wire9_4 is used but has no driver.\nSBY 15:26:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpolosgel4] base: Warning: Wire presynth.\\wire10_4 is used but has no driver.\nSBY 15:26:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpolosgel4] base: finished (returncode=0)\nSBY 15:26:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpolosgel4] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpolosgel4/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 15:26:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpolosgel4] aig: Warning: Wire presynth.\\wire9_4 is used but has no driver.\nSBY 15:26:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpolosgel4] aig: Warning: Wire presynth.\\wire10_4 is used but has no driver.\nSBY 15:26:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpolosgel4] aig: finished (returncode=0)\nSBY 15:26:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpolosgel4] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpolosgel4; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 15:26:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpolosgel4] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 15:26:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpolosgel4] engine_0: Warning: The network has no constraints.\nSBY 15:26:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpolosgel4] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 15:26:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpolosgel4] engine_0: finished (returncode=0)\nSBY 15:26:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpolosgel4] engine_0: Status returned by engine: FAIL\nSBY 15:26:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpolosgel4] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:05 (5)\nSBY 15:26:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpolosgel4] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 15:26:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpolosgel4] summary: engine_0 (abc pdr) returned FAIL\nSBY 15:26:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpolosgel4] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpolosgel4'.\nSBY 15:26:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpolosgel4] DONE (FAIL, rc=2)\n", :err ""}}}