PPA Report for parity_with_error_latch_top.v (Module: parity_with_error_latch_top)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 4
FF Count: 3
IO Count: 13
Cell Count: 49

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 1136.36 MHz
Reg-to-Reg Critical Path Delay: 0.570 ns

POWER METRICS:
-------------
Total Power Consumption: 0.451 W
