$date
	Sat Aug 14 10:37:16 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module pcpu_tb $end
$var wire 8 ! i_addr [7:0] $end
$var wire 1 " d_we $end
$var wire 16 # d_dataout [15:0] $end
$var wire 8 $ d_addr [7:0] $end
$var reg 1 % clk $end
$var reg 16 & d_datain [15:0] $end
$var reg 1 ' ena $end
$var reg 16 ( i_datain [15:0] $end
$var reg 1 ) rst_n $end
$var reg 1 * start $end
$scope module u1 $end
$var wire 1 + branch_flag $end
$var wire 1 % clk $end
$var wire 16 , d_datain [15:0] $end
$var wire 16 - d_dataout [15:0] $end
$var wire 1 " d_we $end
$var wire 1 ' ena $end
$var wire 8 . i_addr [7:0] $end
$var wire 16 / i_datain [15:0] $end
$var wire 1 ) rst_n $end
$var wire 1 * start $end
$var wire 8 0 d_addr [7:0] $end
$var reg 16 1 ALUo [15:0] $end
$var reg 1 2 cf $end
$var reg 1 3 cf_buf $end
$var reg 1 4 dw $end
$var reg 16 5 ex_ir [15:0] $end
$var reg 16 6 id_ir [15:0] $end
$var reg 16 7 mem_ir [15:0] $end
$var reg 1 8 next_state $end
$var reg 1 9 nf $end
$var reg 8 : pc [7:0] $end
$var reg 16 ; reg_A [15:0] $end
$var reg 16 < reg_B [15:0] $end
$var reg 16 = reg_C [15:0] $end
$var reg 16 > reg_C1 [15:0] $end
$var reg 16 ? smdr [15:0] $end
$var reg 16 @ smdr1 [15:0] $end
$var reg 1 A state $end
$var reg 16 B wb_ir [15:0] $end
$var reg 1 C zf $end
$scope function I_R1_TYPE $end
$var reg 5 D op [4:0] $end
$upscope $end
$scope function I_R2_TYPE $end
$var reg 5 E op [4:0] $end
$upscope $end
$scope function I_R3_TYPE $end
$var reg 5 F op [4:0] $end
$upscope $end
$scope function I_REG_TYPE $end
$var reg 5 G op [4:0] $end
$upscope $end
$scope function I_V2V3ZERO_TYPE $end
$var reg 5 H op [4:0] $end
$upscope $end
$scope function I_V3_TYPE $end
$var reg 5 I op [4:0] $end
$upscope $end
$scope function I_ZEROV2V3_TYPE $end
$var reg 5 J op [4:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx J
bx I
bx H
bx G
bx F
bx E
bx D
0C
b0 B
xA
b0 @
b0 ?
b0 >
b0 =
b0 <
b0 ;
b0 :
09
08
b0 7
b0 6
b0 5
04
03
02
b0 1
b0 0
b0 /
b0 .
b0 -
b0 ,
0+
0*
0)
b0 (
0'
b0 &
0%
b0 $
b0 #
0"
b0 !
$end
#10
0A
1%
#20
0%
1)
#30
1%
#40
18
0%
1*
1'
#50
1A
1%
#60
0%
#70
b10 !
b10 .
b10 :
b0 F
b0 H
b0 J
b0 I
b0 E
b0 D
b0 G
1%
#80
0%
#90
b100 !
b100 .
b100 :
1%
#100
0%
#110
b110 !
b110 .
b110 :
1%
#120
0%
#130
b1000 !
b1000 .
b1000 :
1%
#140
0%
#150
b1010 !
b1010 .
b1010 :
1%
#160
0%
#170
b1100 !
b1100 .
b1100 :
1%
#180
0%
#190
b1110 !
b1110 .
b1110 :
1%
#200
0%
#210
b10000 !
b10000 .
b10000 :
1%
#220
0%
#230
b10010 !
b10010 .
b10010 :
1%
#240
0%
#250
b10100 !
b10100 .
b10100 :
1%
#260
0%
#270
b10110 !
b10110 .
b10110 :
1%
#280
0%
#290
b11000 !
b11000 .
b11000 :
1%
#300
0%
#310
b11010 !
b11010 .
b11010 :
1%
#320
0%
#330
b11100 !
b11100 .
b11100 :
1%
#340
0%
#350
b11110 !
b11110 .
b11110 :
1%
#360
0%
#370
b100000 !
b100000 .
b100000 :
1%
#380
0%
#390
b100010 !
b100010 .
b100010 :
1%
#400
0%
#410
b100100 !
b100100 .
b100100 :
1%
#420
0%
#430
b100110 !
b100110 .
b100110 :
1%
#440
0%
