--------------------------------------------------------------------------------
Release 13.2 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.19 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;

 1804 paths analyzed, 64 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.054ns.
--------------------------------------------------------------------------------

Paths for end point ClockDivider25/COUNT1_23 (SLICE_X19Y35.D3), 49 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.946ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ClockDivider25/COUNT1_2 (FF)
  Destination:          ClockDivider25/COUNT1_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.993ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.419 - 0.445)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ClockDivider25/COUNT1_2 to ClockDivider25/COUNT1_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y30.CQ      Tcko                  0.391   ClockDivider25/COUNT1<3>
                                                       ClockDivider25/COUNT1_2
    SLICE_X20Y32.A1      net (fanout=3)        0.866   ClockDivider25/COUNT1<2>
    SLICE_X20Y32.COUT    Topcya                0.395   ClockDivider25/Mcompar_n0006_cy<3>
                                                       ClockDivider25/Mcompar_n0006_lut<0>
                                                       ClockDivider25/Mcompar_n0006_cy<3>
    SLICE_X20Y33.CIN     net (fanout=1)        0.003   ClockDivider25/Mcompar_n0006_cy<3>
    SLICE_X20Y33.AMUX    Tcina                 0.194   ClockDivider25/Mcompar_n0006_cy<4>
                                                       ClockDivider25/Mcompar_n0006_cy<4>
    SLICE_X19Y35.D3      net (fanout=27)       0.822   ClockDivider25/Mcompar_n0006_cy<4>
    SLICE_X19Y35.CLK     Tas                   0.322   ClockDivider25/COUNT1<23>
                                                       ClockDivider25/COUNT1_23_rstpot
                                                       ClockDivider25/COUNT1_23
    -------------------------------------------------  ---------------------------
    Total                                      2.993ns (1.302ns logic, 1.691ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ClockDivider25/COUNT1_21 (FF)
  Destination:          ClockDivider25/COUNT1_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.901ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ClockDivider25/COUNT1_21 to ClockDivider25/COUNT1_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y35.BQ      Tcko                  0.391   ClockDivider25/COUNT1<23>
                                                       ClockDivider25/COUNT1_21
    SLICE_X20Y32.D1      net (fanout=3)        0.888   ClockDivider25/COUNT1<21>
    SLICE_X20Y32.COUT    Topcyd                0.281   ClockDivider25/Mcompar_n0006_cy<3>
                                                       ClockDivider25/Mcompar_n0006_lutdi3
                                                       ClockDivider25/Mcompar_n0006_cy<3>
    SLICE_X20Y33.CIN     net (fanout=1)        0.003   ClockDivider25/Mcompar_n0006_cy<3>
    SLICE_X20Y33.AMUX    Tcina                 0.194   ClockDivider25/Mcompar_n0006_cy<4>
                                                       ClockDivider25/Mcompar_n0006_cy<4>
    SLICE_X19Y35.D3      net (fanout=27)       0.822   ClockDivider25/Mcompar_n0006_cy<4>
    SLICE_X19Y35.CLK     Tas                   0.322   ClockDivider25/COUNT1<23>
                                                       ClockDivider25/COUNT1_23_rstpot
                                                       ClockDivider25/COUNT1_23
    -------------------------------------------------  ---------------------------
    Total                                      2.901ns (1.188ns logic, 1.713ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ClockDivider25/COUNT1_21 (FF)
  Destination:          ClockDivider25/COUNT1_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.880ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ClockDivider25/COUNT1_21 to ClockDivider25/COUNT1_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y35.BQ      Tcko                  0.391   ClockDivider25/COUNT1<23>
                                                       ClockDivider25/COUNT1_21
    SLICE_X20Y32.D1      net (fanout=3)        0.888   ClockDivider25/COUNT1<21>
    SLICE_X20Y32.COUT    Topcyd                0.260   ClockDivider25/Mcompar_n0006_cy<3>
                                                       ClockDivider25/Mcompar_n0006_lut<3>
                                                       ClockDivider25/Mcompar_n0006_cy<3>
    SLICE_X20Y33.CIN     net (fanout=1)        0.003   ClockDivider25/Mcompar_n0006_cy<3>
    SLICE_X20Y33.AMUX    Tcina                 0.194   ClockDivider25/Mcompar_n0006_cy<4>
                                                       ClockDivider25/Mcompar_n0006_cy<4>
    SLICE_X19Y35.D3      net (fanout=27)       0.822   ClockDivider25/Mcompar_n0006_cy<4>
    SLICE_X19Y35.CLK     Tas                   0.322   ClockDivider25/COUNT1<23>
                                                       ClockDivider25/COUNT1_23_rstpot
                                                       ClockDivider25/COUNT1_23
    -------------------------------------------------  ---------------------------
    Total                                      2.880ns (1.167ns logic, 1.713ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Paths for end point ClockDivider25/COUNT1_1 (SLICE_X19Y30.B4), 49 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.960ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ClockDivider25/COUNT1_2 (FF)
  Destination:          ClockDivider25/COUNT1_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.005ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ClockDivider25/COUNT1_2 to ClockDivider25/COUNT1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y30.CQ      Tcko                  0.391   ClockDivider25/COUNT1<3>
                                                       ClockDivider25/COUNT1_2
    SLICE_X20Y32.A1      net (fanout=3)        0.866   ClockDivider25/COUNT1<2>
    SLICE_X20Y32.COUT    Topcya                0.395   ClockDivider25/Mcompar_n0006_cy<3>
                                                       ClockDivider25/Mcompar_n0006_lut<0>
                                                       ClockDivider25/Mcompar_n0006_cy<3>
    SLICE_X20Y33.CIN     net (fanout=1)        0.003   ClockDivider25/Mcompar_n0006_cy<3>
    SLICE_X20Y33.AMUX    Tcina                 0.194   ClockDivider25/Mcompar_n0006_cy<4>
                                                       ClockDivider25/Mcompar_n0006_cy<4>
    SLICE_X19Y30.B4      net (fanout=27)       0.834   ClockDivider25/Mcompar_n0006_cy<4>
    SLICE_X19Y30.CLK     Tas                   0.322   ClockDivider25/COUNT1<3>
                                                       ClockDivider25/COUNT1_1_rstpot
                                                       ClockDivider25/COUNT1_1
    -------------------------------------------------  ---------------------------
    Total                                      3.005ns (1.302ns logic, 1.703ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ClockDivider25/COUNT1_21 (FF)
  Destination:          ClockDivider25/COUNT1_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.913ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.421 - 0.443)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ClockDivider25/COUNT1_21 to ClockDivider25/COUNT1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y35.BQ      Tcko                  0.391   ClockDivider25/COUNT1<23>
                                                       ClockDivider25/COUNT1_21
    SLICE_X20Y32.D1      net (fanout=3)        0.888   ClockDivider25/COUNT1<21>
    SLICE_X20Y32.COUT    Topcyd                0.281   ClockDivider25/Mcompar_n0006_cy<3>
                                                       ClockDivider25/Mcompar_n0006_lutdi3
                                                       ClockDivider25/Mcompar_n0006_cy<3>
    SLICE_X20Y33.CIN     net (fanout=1)        0.003   ClockDivider25/Mcompar_n0006_cy<3>
    SLICE_X20Y33.AMUX    Tcina                 0.194   ClockDivider25/Mcompar_n0006_cy<4>
                                                       ClockDivider25/Mcompar_n0006_cy<4>
    SLICE_X19Y30.B4      net (fanout=27)       0.834   ClockDivider25/Mcompar_n0006_cy<4>
    SLICE_X19Y30.CLK     Tas                   0.322   ClockDivider25/COUNT1<3>
                                                       ClockDivider25/COUNT1_1_rstpot
                                                       ClockDivider25/COUNT1_1
    -------------------------------------------------  ---------------------------
    Total                                      2.913ns (1.188ns logic, 1.725ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ClockDivider25/COUNT1_21 (FF)
  Destination:          ClockDivider25/COUNT1_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.892ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.421 - 0.443)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ClockDivider25/COUNT1_21 to ClockDivider25/COUNT1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y35.BQ      Tcko                  0.391   ClockDivider25/COUNT1<23>
                                                       ClockDivider25/COUNT1_21
    SLICE_X20Y32.D1      net (fanout=3)        0.888   ClockDivider25/COUNT1<21>
    SLICE_X20Y32.COUT    Topcyd                0.260   ClockDivider25/Mcompar_n0006_cy<3>
                                                       ClockDivider25/Mcompar_n0006_lut<3>
                                                       ClockDivider25/Mcompar_n0006_cy<3>
    SLICE_X20Y33.CIN     net (fanout=1)        0.003   ClockDivider25/Mcompar_n0006_cy<3>
    SLICE_X20Y33.AMUX    Tcina                 0.194   ClockDivider25/Mcompar_n0006_cy<4>
                                                       ClockDivider25/Mcompar_n0006_cy<4>
    SLICE_X19Y30.B4      net (fanout=27)       0.834   ClockDivider25/Mcompar_n0006_cy<4>
    SLICE_X19Y30.CLK     Tas                   0.322   ClockDivider25/COUNT1<3>
                                                       ClockDivider25/COUNT1_1_rstpot
                                                       ClockDivider25/COUNT1_1
    -------------------------------------------------  ---------------------------
    Total                                      2.892ns (1.167ns logic, 1.725ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------

Paths for end point ClockDivider25/COUNT1_5 (SLICE_X19Y31.B4), 49 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ClockDivider25/COUNT1_2 (FF)
  Destination:          ClockDivider25/COUNT1_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.990ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.154 - 0.163)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ClockDivider25/COUNT1_2 to ClockDivider25/COUNT1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y30.CQ      Tcko                  0.391   ClockDivider25/COUNT1<3>
                                                       ClockDivider25/COUNT1_2
    SLICE_X20Y32.A1      net (fanout=3)        0.866   ClockDivider25/COUNT1<2>
    SLICE_X20Y32.COUT    Topcya                0.395   ClockDivider25/Mcompar_n0006_cy<3>
                                                       ClockDivider25/Mcompar_n0006_lut<0>
                                                       ClockDivider25/Mcompar_n0006_cy<3>
    SLICE_X20Y33.CIN     net (fanout=1)        0.003   ClockDivider25/Mcompar_n0006_cy<3>
    SLICE_X20Y33.AMUX    Tcina                 0.194   ClockDivider25/Mcompar_n0006_cy<4>
                                                       ClockDivider25/Mcompar_n0006_cy<4>
    SLICE_X19Y31.B4      net (fanout=27)       0.819   ClockDivider25/Mcompar_n0006_cy<4>
    SLICE_X19Y31.CLK     Tas                   0.322   ClockDivider25/COUNT1<7>
                                                       ClockDivider25/COUNT1_5_rstpot
                                                       ClockDivider25/COUNT1_5
    -------------------------------------------------  ---------------------------
    Total                                      2.990ns (1.302ns logic, 1.688ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ClockDivider25/COUNT1_21 (FF)
  Destination:          ClockDivider25/COUNT1_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.898ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.421 - 0.443)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ClockDivider25/COUNT1_21 to ClockDivider25/COUNT1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y35.BQ      Tcko                  0.391   ClockDivider25/COUNT1<23>
                                                       ClockDivider25/COUNT1_21
    SLICE_X20Y32.D1      net (fanout=3)        0.888   ClockDivider25/COUNT1<21>
    SLICE_X20Y32.COUT    Topcyd                0.281   ClockDivider25/Mcompar_n0006_cy<3>
                                                       ClockDivider25/Mcompar_n0006_lutdi3
                                                       ClockDivider25/Mcompar_n0006_cy<3>
    SLICE_X20Y33.CIN     net (fanout=1)        0.003   ClockDivider25/Mcompar_n0006_cy<3>
    SLICE_X20Y33.AMUX    Tcina                 0.194   ClockDivider25/Mcompar_n0006_cy<4>
                                                       ClockDivider25/Mcompar_n0006_cy<4>
    SLICE_X19Y31.B4      net (fanout=27)       0.819   ClockDivider25/Mcompar_n0006_cy<4>
    SLICE_X19Y31.CLK     Tas                   0.322   ClockDivider25/COUNT1<7>
                                                       ClockDivider25/COUNT1_5_rstpot
                                                       ClockDivider25/COUNT1_5
    -------------------------------------------------  ---------------------------
    Total                                      2.898ns (1.188ns logic, 1.710ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ClockDivider25/COUNT1_21 (FF)
  Destination:          ClockDivider25/COUNT1_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.877ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.421 - 0.443)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ClockDivider25/COUNT1_21 to ClockDivider25/COUNT1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y35.BQ      Tcko                  0.391   ClockDivider25/COUNT1<23>
                                                       ClockDivider25/COUNT1_21
    SLICE_X20Y32.D1      net (fanout=3)        0.888   ClockDivider25/COUNT1<21>
    SLICE_X20Y32.COUT    Topcyd                0.260   ClockDivider25/Mcompar_n0006_cy<3>
                                                       ClockDivider25/Mcompar_n0006_lut<3>
                                                       ClockDivider25/Mcompar_n0006_cy<3>
    SLICE_X20Y33.CIN     net (fanout=1)        0.003   ClockDivider25/Mcompar_n0006_cy<3>
    SLICE_X20Y33.AMUX    Tcina                 0.194   ClockDivider25/Mcompar_n0006_cy<4>
                                                       ClockDivider25/Mcompar_n0006_cy<4>
    SLICE_X19Y31.B4      net (fanout=27)       0.819   ClockDivider25/Mcompar_n0006_cy<4>
    SLICE_X19Y31.CLK     Tas                   0.322   ClockDivider25/COUNT1<7>
                                                       ClockDivider25/COUNT1_5_rstpot
                                                       ClockDivider25/COUNT1_5
    -------------------------------------------------  ---------------------------
    Total                                      2.877ns (1.167ns logic, 1.710ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ClockDivider25/clk_out (SLICE_X22Y33.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.543ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ClockDivider25/clk_out (FF)
  Destination:          ClockDivider25/clk_out (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.543ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ClockDivider25/clk_out to ClockDivider25/clk_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y33.CQ      Tcko                  0.234   ClockDivider25/clk_out
                                                       ClockDivider25/clk_out
    SLICE_X22Y33.C5      net (fanout=2)        0.066   ClockDivider25/clk_out
    SLICE_X22Y33.CLK     Tah         (-Th)    -0.243   ClockDivider25/clk_out
                                                       ClockDivider25/clk_out_rt
                                                       ClockDivider25/clk_out_glue_rst_cy
                                                       ClockDivider25/clk_out
    -------------------------------------------------  ---------------------------
    Total                                      0.543ns (0.477ns logic, 0.066ns route)
                                                       (87.8% logic, 12.2% route)

--------------------------------------------------------------------------------

Paths for end point ClockDivider25/clk_out (SLICE_X22Y33.CIN), 39 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.844ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ClockDivider25/COUNT1_10 (FF)
  Destination:          ClockDivider25/clk_out (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.856ns (Levels of Logic = 2)
  Clock Path Skew:      0.012ns (0.087 - 0.075)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ClockDivider25/COUNT1_10 to ClockDivider25/clk_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y32.CQ      Tcko                  0.198   ClockDivider25/COUNT1<11>
                                                       ClockDivider25/COUNT1_10
    SLICE_X22Y32.B4      net (fanout=3)        0.264   ClockDivider25/COUNT1<10>
    SLICE_X22Y32.COUT    Topcyb                0.247   ClockDivider25/Mcompar_COUNT1[26]_GND_4_o_LessThan_2_o_cy<3>
                                                       ClockDivider25/Mcompar_COUNT1[26]_GND_4_o_LessThan_2_o_lutdi1
                                                       ClockDivider25/Mcompar_COUNT1[26]_GND_4_o_LessThan_2_o_cy<3>
    SLICE_X22Y33.CIN     net (fanout=1)        0.001   ClockDivider25/Mcompar_COUNT1[26]_GND_4_o_LessThan_2_o_cy<3>
    SLICE_X22Y33.CLK     Tckcin      (-Th)    -0.146   ClockDivider25/clk_out
                                                       ClockDivider25/clk_out_glue_rst_cy
                                                       ClockDivider25/clk_out
    -------------------------------------------------  ---------------------------
    Total                                      0.856ns (0.591ns logic, 0.265ns route)
                                                       (69.0% logic, 31.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.857ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ClockDivider25/COUNT1_15 (FF)
  Destination:          ClockDivider25/clk_out (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.870ns (Levels of Logic = 2)
  Clock Path Skew:      0.013ns (0.087 - 0.074)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ClockDivider25/COUNT1_15 to ClockDivider25/clk_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y33.DQ      Tcko                  0.198   ClockDivider25/COUNT1<15>
                                                       ClockDivider25/COUNT1_15
    SLICE_X22Y32.C5      net (fanout=3)        0.328   ClockDivider25/COUNT1<15>
    SLICE_X22Y32.COUT    Topcyc                0.197   ClockDivider25/Mcompar_COUNT1[26]_GND_4_o_LessThan_2_o_cy<3>
                                                       ClockDivider25/Mcompar_COUNT1[26]_GND_4_o_LessThan_2_o_lutdi2
                                                       ClockDivider25/Mcompar_COUNT1[26]_GND_4_o_LessThan_2_o_cy<3>
    SLICE_X22Y33.CIN     net (fanout=1)        0.001   ClockDivider25/Mcompar_COUNT1[26]_GND_4_o_LessThan_2_o_cy<3>
    SLICE_X22Y33.CLK     Tckcin      (-Th)    -0.146   ClockDivider25/clk_out
                                                       ClockDivider25/clk_out_glue_rst_cy
                                                       ClockDivider25/clk_out
    -------------------------------------------------  ---------------------------
    Total                                      0.870ns (0.541ns logic, 0.329ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.861ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ClockDivider25/COUNT1_10 (FF)
  Destination:          ClockDivider25/clk_out (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.873ns (Levels of Logic = 2)
  Clock Path Skew:      0.012ns (0.087 - 0.075)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ClockDivider25/COUNT1_10 to ClockDivider25/clk_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y32.CQ      Tcko                  0.198   ClockDivider25/COUNT1<11>
                                                       ClockDivider25/COUNT1_10
    SLICE_X22Y32.B4      net (fanout=3)        0.264   ClockDivider25/COUNT1<10>
    SLICE_X22Y32.COUT    Topcyb                0.264   ClockDivider25/Mcompar_COUNT1[26]_GND_4_o_LessThan_2_o_cy<3>
                                                       ClockDivider25/Mcompar_COUNT1[26]_GND_4_o_LessThan_2_o_lut<1>
                                                       ClockDivider25/Mcompar_COUNT1[26]_GND_4_o_LessThan_2_o_cy<3>
    SLICE_X22Y33.CIN     net (fanout=1)        0.001   ClockDivider25/Mcompar_COUNT1[26]_GND_4_o_LessThan_2_o_cy<3>
    SLICE_X22Y33.CLK     Tckcin      (-Th)    -0.146   ClockDivider25/clk_out
                                                       ClockDivider25/clk_out_glue_rst_cy
                                                       ClockDivider25/clk_out
    -------------------------------------------------  ---------------------------
    Total                                      0.873ns (0.608ns logic, 0.265ns route)
                                                       (69.6% logic, 30.4% route)

--------------------------------------------------------------------------------

Paths for end point ClockDivider25/clk_out (SLICE_X22Y33.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.871ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ClockDivider25/COUNT1_26 (FF)
  Destination:          ClockDivider25/clk_out (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.888ns (Levels of Logic = 1)
  Clock Path Skew:      0.017ns (0.087 - 0.070)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ClockDivider25/COUNT1_26 to ClockDivider25/clk_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y36.CQ      Tcko                  0.198   ClockDivider25/COUNT1<26>
                                                       ClockDivider25/COUNT1_26
    SLICE_X22Y33.BX      net (fanout=4)        0.514   ClockDivider25/COUNT1<26>
    SLICE_X22Y33.CLK     Tckdi       (-Th)    -0.176   ClockDivider25/clk_out
                                                       ClockDivider25/clk_out_glue_rst_cy
                                                       ClockDivider25/clk_out
    -------------------------------------------------  ---------------------------
    Total                                      0.888ns (0.374ns logic, 0.514ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: ClockDivider25/clk_out/CLK
  Logical resource: ClockDivider25/clk_out/CK
  Location pin: SLICE_X22Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.606ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: ClockDivider25/COUNT1<3>/CLK
  Logical resource: ClockDivider25/COUNT1_0/CK
  Location pin: SLICE_X19Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.054|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1804 paths, 0 nets, and 152 connections

Design statistics:
   Minimum period:   3.054ns{1}   (Maximum frequency: 327.439MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Sep 26 20:53:28 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 160 MB



