const char * F_1 ( void )\r\n{\r\nreturn L_1 ;\r\n}\r\nvoid T_1 F_2 ( void )\r\n{\r\nvolatile void T_2 * V_1 = ( volatile void T_2 * ) 0xac000000UL ;\r\nF_3 ( V_2 ,\r\nV_2 + V_3 ) ;\r\nF_4 ( 8 , V_4 ) ;\r\nF_5 () ;\r\nF_6 ( 100 ) ;\r\n#if F_7 ( V_5 ) || F_7 ( V_6 )\r\n{\r\nT_3 V_7 , V_8 , V_9 ;\r\nV_7 = F_8 ( V_10 ) & ~ V_11 ;\r\nV_8 = F_8 ( V_12 ) ;\r\nV_8 &= ~ 0xFFF00000 ;\r\nF_4 ( V_8 , V_12 ) ;\r\nV_9 = F_8 ( V_13 ) ;\r\nV_9 &= ~ ( V_14 | V_15 | V_16 ) ;\r\nF_4 ( V_9 , V_13 ) ;\r\nV_8 = F_8 ( V_12 ) ;\r\nV_8 &= ~ 0xFFF00000 ;\r\nV_9 = F_8 ( V_13 ) ;\r\nV_9 &= ~ ( V_14 | V_15 | V_16 ) ;\r\nV_8 |= ( 0 << V_17 ) |\r\nV_18 | V_19 ;\r\nF_4 ( V_8 , V_12 ) ;\r\nV_9 |= V_20 << V_21 ;\r\nF_4 ( V_9 , V_13 ) ;\r\nF_4 ( 0x00000002 , V_22 ) ;\r\nF_4 ( 0x280E3D07 , V_23 ) ;\r\nF_4 ( 0x10000000 , V_24 ) ;\r\nV_7 = F_8 ( V_10 ) & ~ V_25 ;\r\nV_7 |= V_25 ;\r\nF_4 ( V_7 , V_10 ) ;\r\n}\r\n#endif\r\nF_4 ( F_8 ( V_26 ) | ( 0x3 << 5 ) , V_26 ) ;\r\nif ( ! ( F_9 ( V_1 + 0x28 ) & 0x20 ) ) {\r\nF_10 ( F_9 ( V_1 + 0x28 ) | 0x20 , V_1 + 0x28 ) ;\r\nF_11 () ;\r\n}\r\nif ( F_9 ( V_1 + 0x2C ) & 0x4 ) {\r\nF_10 ( F_9 ( V_1 + 0x2c ) & ~ 0x4 , V_1 + 0x2c ) ;\r\nF_11 () ;\r\n}\r\n}\r\nstatic int T_1 F_12 ( void )\r\n{\r\nint V_27 ;\r\nF_13 ( V_28 , V_29 ) ;\r\nF_13 ( V_30 , V_29 ) ;\r\nF_13 ( V_31 , V_29 ) ;\r\nF_13 ( V_32 , V_29 ) ;\r\nF_14 (\r\nV_33 ,\r\nV_33 + 0x000400000 - 1 ,\r\nV_34 ,\r\nV_34 + 0x000400000 - 1 ,\r\nV_35 ,\r\nV_35 + 0x000010000 - 1 ,\r\nV_31 , V_28 ,\r\n0 , 0 , 0 ) ;\r\nV_27 = F_15 ( V_36 ) & V_37 ;\r\nF_16 ( 64 * 1024 * 1024 , 4 , V_27 ) ;\r\nF_17 ( & V_38 ) ;\r\nreturn 0 ;\r\n}
