//Note: initial mapping (logical qubit at each location): 3, 1, 2, -1, -1, 4, -1, 0, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, 
//Note: initial mapping (location of each logical qubit): 7, 1, 2, 0, 5, 
OPENQASM 2.0;
include "qelib1.inc";
qreg q[20];
creg c[20];
u3(0.000000, 0.000000, 0.785398) q[7]; //cycle: 0 //u3(0.000000, 0.000000, 0.785398) q[0]
u3(3.141593, 0.000000, 3.141593) q[0]; //cycle: 0 //u3(3.141593, 0.000000, 3.141593) q[3]
u3(0.000000, 0.000000, 0.785398) q[2]; //cycle: 0 //u3(0.000000, 0.000000, 0.785398) q[2]
cx q[1],q[0]; //cycle: 1 //cx q[1],q[3]
cx q[0],q[5]; //cycle: 3 //cx q[3],q[4]
u3(0.000000, 0.000000, 0.785398) q[0]; //cycle: 5 //u3(0.000000, 0.000000, 0.785398) q[3]
u3(1.570796, 0.000000, 3.141593) q[5]; //cycle: 5 //u3(1.570796, 0.000000, 3.141593) q[4]
swp q[0],q[1]; //cycle: 6
u3(0.000000, 0.000000, 0.785398) q[5]; //cycle: 6 //u3(0.000000, 0.000000, 0.785398) q[4]
cx q[2],q[1]; //cycle: 12 //cx q[2],q[3]
swp q[5],q[6]; //cycle: 13
cx q[6],q[2]; //cycle: 19 //cx q[4],q[2]
u3(0.000000, 0.000000, -0.785398) q[2]; //cycle: 21 //u3(0.000000, 0.000000, -0.785398) q[2]
cx q[1],q[6]; //cycle: 21 //cx q[3],q[4]
cx q[1],q[2]; //cycle: 23 //cx q[3],q[2]
u3(0.000000, 0.000000, 0.785398) q[6]; //cycle: 23 //u3(0.000000, 0.000000, 0.785398) q[4]
u3(0.000000, 0.000000, -0.785398) q[2]; //cycle: 25 //u3(0.000000, 0.000000, -0.785398) q[2]
u3(0.000000, 0.000000, -0.785398) q[1]; //cycle: 25 //u3(0.000000, 0.000000, -0.785398) q[3]
cx q[6],q[2]; //cycle: 26 //cx q[4],q[2]
cx q[1],q[6]; //cycle: 28 //cx q[3],q[4]
u3(1.570796, 0.000000, 3.141593) q[6]; //cycle: 30 //u3(1.570796, 0.000000, 3.141593) q[4]
cx q[2],q[1]; //cycle: 30 //cx q[2],q[3]
u3(1.570796, 0.000000, 3.141593) q[6]; //cycle: 31 //u3(1.570796, 0.000000, 3.141593) q[4]
u3(0.000000, 0.000000, 0.785398) q[1]; //cycle: 32 //u3(0.000000, 0.000000, 0.785398) q[3]
u3(0.000000, 0.000000, 0.785398) q[6]; //cycle: 32 //u3(0.000000, 0.000000, 0.785398) q[4]
cx q[7],q[1]; //cycle: 33 //cx q[0],q[3]
cx q[6],q[7]; //cycle: 35 //cx q[4],q[0]
cx q[1],q[6]; //cycle: 37 //cx q[3],q[4]
u3(0.000000, 0.000000, -0.785398) q[7]; //cycle: 37 //u3(0.000000, 0.000000, -0.785398) q[0]
cx q[1],q[7]; //cycle: 39 //cx q[3],q[0]
u3(0.000000, 0.000000, 0.785398) q[6]; //cycle: 39 //u3(0.000000, 0.000000, 0.785398) q[4]
u3(0.000000, 0.000000, -0.785398) q[1]; //cycle: 41 //u3(0.000000, 0.000000, -0.785398) q[3]
u3(0.000000, 0.000000, -0.785398) q[7]; //cycle: 41 //u3(0.000000, 0.000000, -0.785398) q[0]
cx q[6],q[7]; //cycle: 42 //cx q[4],q[0]
cx q[1],q[6]; //cycle: 44 //cx q[3],q[4]
cx q[7],q[1]; //cycle: 46 //cx q[0],q[3]
u3(1.570796, 0.000000, 3.141593) q[6]; //cycle: 46 //u3(1.570796, 0.000000, 3.141593) q[4]
//35 original gates
//37 gates in generated circuit
//37 original depth (cycles)
//48 depth of generated circuit
//156 nodes popped from queue for processing.
//17 nodes remain in queue.
