Search.setIndex({docnames:["1_intro/TISCI","1_intro/index","2_tisci_msgs/general/core","2_tisci_msgs/index","2_tisci_msgs/pm/clocks","2_tisci_msgs/pm/devices","2_tisci_msgs/pm/sysreset","2_tisci_msgs/rm/rm_irq","2_tisci_msgs/rm/rm_proxy","2_tisci_msgs/rm/rm_psil","2_tisci_msgs/rm/rm_ra","2_tisci_msgs/rm/rm_udmap","2_tisci_msgs/security/PROC_BOOT","2_tisci_msgs/security/asymmetric_key_services","2_tisci_msgs/security/extended_otp","2_tisci_msgs/security/firewall_api","2_tisci_msgs/security/keystore","2_tisci_msgs/security/rng_api","2_tisci_msgs/security/runtime_debug","2_tisci_msgs/security/sec_ap_data_transfer","2_tisci_msgs/security/sec_cert_format","3_boardcfg/BOARDCFG","3_boardcfg/BOARDCFG_PM","3_boardcfg/BOARDCFG_RM","3_boardcfg/BOARDCFG_SEC","3_boardcfg/index","4_trace/index","4_trace/trace","5_soc_doc/am65x_sr2/clocks","5_soc_doc/am65x_sr2/devices","5_soc_doc/am65x_sr2/dma_cfg","5_soc_doc/am65x_sr2/firewalls","5_soc_doc/am65x_sr2/hosts","5_soc_doc/am65x_sr2/interrupt_cfg","5_soc_doc/am65x_sr2/pll_data","5_soc_doc/am65x_sr2/processors","5_soc_doc/am65x_sr2/proxy_cfg","5_soc_doc/am65x_sr2/psil_cfg","5_soc_doc/am65x_sr2/ra_cfg","5_soc_doc/am65x_sr2/resasg_types","5_soc_doc/am65x_sr2/runtime_keystore","5_soc_doc/am65x_sr2/sec_proxy","5_soc_doc/am65x_sr2/soc_devgrps","5_soc_doc/am6x/clocks","5_soc_doc/am6x/devices","5_soc_doc/am6x/dma_cfg","5_soc_doc/am6x/extended_otp","5_soc_doc/am6x/firewalls","5_soc_doc/am6x/hosts","5_soc_doc/am6x/interrupt_cfg","5_soc_doc/am6x/pll_data","5_soc_doc/am6x/processors","5_soc_doc/am6x/proxy_cfg","5_soc_doc/am6x/psil_cfg","5_soc_doc/am6x/ra_cfg","5_soc_doc/am6x/resasg_types","5_soc_doc/am6x/runtime_keystore","5_soc_doc/am6x/sec_proxy","5_soc_doc/am6x/soc_devgrps","5_soc_doc/index","5_soc_doc/j721e/clocks","5_soc_doc/j721e/devices","5_soc_doc/j721e/dma_cfg","5_soc_doc/j721e/firewalls","5_soc_doc/j721e/hosts","5_soc_doc/j721e/interrupt_cfg","5_soc_doc/j721e/pll_data","5_soc_doc/j721e/processors","5_soc_doc/j721e/proxy_cfg","5_soc_doc/j721e/psil_cfg","5_soc_doc/j721e/ra_cfg","5_soc_doc/j721e/resasg_types","5_soc_doc/j721e/sec_proxy","5_soc_doc/j721e/soc_devgrps","6_topic_user_guides/asymmetric_key_services","6_topic_user_guides/devgrp_usage","6_topic_user_guides/extended_otp","6_topic_user_guides/hs_boardcfg_signing","6_topic_user_guides/index","6_topic_user_guides/secure_boot_signing","index"],envversion:53,filenames:["1_intro/TISCI.rst","1_intro/index.rst","2_tisci_msgs/general/core.rst","2_tisci_msgs/index.rst","2_tisci_msgs/pm/clocks.rst","2_tisci_msgs/pm/devices.rst","2_tisci_msgs/pm/sysreset.rst","2_tisci_msgs/rm/rm_irq.rst","2_tisci_msgs/rm/rm_proxy.rst","2_tisci_msgs/rm/rm_psil.rst","2_tisci_msgs/rm/rm_ra.rst","2_tisci_msgs/rm/rm_udmap.rst","2_tisci_msgs/security/PROC_BOOT.rst","2_tisci_msgs/security/asymmetric_key_services.rst","2_tisci_msgs/security/extended_otp.rst","2_tisci_msgs/security/firewall_api.rst","2_tisci_msgs/security/keystore.rst","2_tisci_msgs/security/rng_api.rst","2_tisci_msgs/security/runtime_debug.rst","2_tisci_msgs/security/sec_ap_data_transfer.rst","2_tisci_msgs/security/sec_cert_format.rst","3_boardcfg/BOARDCFG.rst","3_boardcfg/BOARDCFG_PM.rst","3_boardcfg/BOARDCFG_RM.rst","3_boardcfg/BOARDCFG_SEC.rst","3_boardcfg/index.rst","4_trace/index.rst","4_trace/trace.rst","5_soc_doc/am65x_sr2/clocks.rst","5_soc_doc/am65x_sr2/devices.rst","5_soc_doc/am65x_sr2/dma_cfg.rst","5_soc_doc/am65x_sr2/firewalls.rst","5_soc_doc/am65x_sr2/hosts.rst","5_soc_doc/am65x_sr2/interrupt_cfg.rst","5_soc_doc/am65x_sr2/pll_data.rst","5_soc_doc/am65x_sr2/processors.rst","5_soc_doc/am65x_sr2/proxy_cfg.rst","5_soc_doc/am65x_sr2/psil_cfg.rst","5_soc_doc/am65x_sr2/ra_cfg.rst","5_soc_doc/am65x_sr2/resasg_types.rst","5_soc_doc/am65x_sr2/runtime_keystore.rst","5_soc_doc/am65x_sr2/sec_proxy.rst","5_soc_doc/am65x_sr2/soc_devgrps.rst","5_soc_doc/am6x/clocks.rst","5_soc_doc/am6x/devices.rst","5_soc_doc/am6x/dma_cfg.rst","5_soc_doc/am6x/extended_otp.rst","5_soc_doc/am6x/firewalls.rst","5_soc_doc/am6x/hosts.rst","5_soc_doc/am6x/interrupt_cfg.rst","5_soc_doc/am6x/pll_data.rst","5_soc_doc/am6x/processors.rst","5_soc_doc/am6x/proxy_cfg.rst","5_soc_doc/am6x/psil_cfg.rst","5_soc_doc/am6x/ra_cfg.rst","5_soc_doc/am6x/resasg_types.rst","5_soc_doc/am6x/runtime_keystore.rst","5_soc_doc/am6x/sec_proxy.rst","5_soc_doc/am6x/soc_devgrps.rst","5_soc_doc/index.rst","5_soc_doc/j721e/clocks.rst","5_soc_doc/j721e/devices.rst","5_soc_doc/j721e/dma_cfg.rst","5_soc_doc/j721e/firewalls.rst","5_soc_doc/j721e/hosts.rst","5_soc_doc/j721e/interrupt_cfg.rst","5_soc_doc/j721e/pll_data.rst","5_soc_doc/j721e/processors.rst","5_soc_doc/j721e/proxy_cfg.rst","5_soc_doc/j721e/psil_cfg.rst","5_soc_doc/j721e/ra_cfg.rst","5_soc_doc/j721e/resasg_types.rst","5_soc_doc/j721e/sec_proxy.rst","5_soc_doc/j721e/soc_devgrps.rst","6_topic_user_guides/asymmetric_key_services.rst","6_topic_user_guides/devgrp_usage.rst","6_topic_user_guides/extended_otp.rst","6_topic_user_guides/hs_boardcfg_signing.rst","6_topic_user_guides/index.rst","6_topic_user_guides/secure_boot_signing.rst","index.rst"],objects:{},objnames:{},objtypes:{},terms:{"00b":23,"01b":23,"0byte":2,"0x0":[2,12],"0x00":[2,12,20,39,55,71,74],"0x00000000":[20,31,47,63],"0x0000000070000000":2,"0x00000000700effff":2,"0x00000000701effff":2,"0x00009988":74,"0x0001":21,"0x00010005":20,"0x0002":21,"0x0002u":2,"0x0004":21,"0x0005u":6,"0x0008":21,"0x000au":2,"0x000bu":21,"0x000cu":23,"0x000du":24,"0x000eu":22,"0x0010":21,"0x0020":21,"0x0020u":2,"0x003":[39,55],"0x00300000":[31,47],"0x003000ff":[31,47],"0x00c0":[39,55],"0x01":[35,39,51,55,67,71],"0x0100":4,"0x0100u":4,"0x0101":4,"0x0101u":4,"0x0102":4,"0x0102u":4,"0x0103":4,"0x0103u":4,"0x0104":4,"0x0104u":4,"0x010c":4,"0x010cu":4,"0x010d":4,"0x010du":4,"0x010e":4,"0x010eu":4,"0x02":[35,39,51,55,67,71],"0x0200":5,"0x0200u":5,"0x0201":5,"0x0201u":5,"0x0202":5,"0x0202u":5,"0x020cu":21,"0x03":[39,55,67,71],"0x04":[39,55,67,71],"0x05":[39,55,71],"0x06":[67,71],"0x061":[39,55],"0x062":[39,55],"0x064":[39,55],"0x07":[39,55,67,71],"0x079":71,"0x07a":71,"0x07b":71,"0x08":[67,71],"0x080":71,"0x082":71,"0x083":71,"0x086":71,"0x087":71,"0x088":71,"0x089":71,"0x09":67,"0x091":[39,55],"0x09c":[39,55],"0x0a":[39,55,71],"0x0b":[39,55,71],"0x0b3":[39,55],"0x0b4":[39,55],"0x0b5":[39,55],"0x0b6":[39,55],"0x0b9":[39,55],"0x0bb":[39,55],"0x0bc":[39,55],"0x0bd":[39,55],"0x0be":[39,55],"0x0bf":[39,55],"0x0c":71,"0x0c2":[39,55],"0x0c3":[39,55],"0x0cf":71,"0x0d":[39,55,71],"0x0d0":71,"0x0d1":71,"0x0d2":71,"0x0d3":71,"0x0d4":71,"0x0d5":71,"0x0e":[39,55,71],"0x0e9":71,"0x0ea":71,"0x0eb":71,"0x0ec":71,"0x0ed":71,"0x0f":[39,55,71],"0x1":[12,27],"0x10":[2,71],"0x1000":[7,27,37,53,69],"0x1000u":7,"0x1001":[7,37,53],"0x1001u":7,"0x1077":[37,53],"0x108b":69,"0x11":74,"0x1100":10,"0x1101":10,"0x1102":10,"0x1103":10,"0x1110":10,"0x1110u":10,"0x1111":10,"0x1120":10,"0x1120u":10,"0x1200":11,"0x1201":11,"0x1205":11,"0x1205u":11,"0x1206":11,"0x1207u":21,"0x1210":11,"0x1211":11,"0x1215":11,"0x1215u":11,"0x1216":11,"0x1220":11,"0x1221":11,"0x1230":11,"0x1230u":11,"0x1231":11,"0x1231u":11,"0x1232":11,"0x1233":11,"0x1240":11,"0x1240u":11,"0x1241":11,"0x1280":9,"0x1280u":9,"0x1281":9,"0x1281u":9,"0x1282":9,"0x1282u":9,"0x1283":9,"0x1283u":9,"0x1300":8,"0x1300u":8,"0x1500u":23,"0x1840":[39,55],"0x1880":[39,55],"0x1900":[39,55],"0x1e40":71,"0x1e80":71,"0x1ec0":71,"0x1u":[42,58,73],"0x2":[12,27],"0x20":[2,20,35,37,51,53,67,69],"0x2000":71,"0x20210102":20,"0x2080":71,"0x20c0":71,"0x21":[35,51,67],"0x2180":71,"0x21c0":71,"0x22":[35,51,74],"0x2200":71,"0x2223":20,"0x2240":71,"0x23":[35,51],"0x2440":[39,55],"0x2700":[39,55],"0x2800u":[40,56],"0x283c0000":[31,47,63],"0x283c001f":[31,47,63],"0x28400000":[31,47,63],"0x28401fff":[31,47,63],"0x28440000":[31,47,63],"0x2847ffff":[31,47,63],"0x28480000":[31,47,63],"0x28481fff":[31,47,63],"0x284a0000":[31,47,63],"0x284a3fff":[31,47,63],"0x284c0000":[31,47,63],"0x284c3fff":[31,47,63],"0x28560000":[31,47,63],"0x28563fff":[31,47],"0x2856ffff":63,"0x28570000":[31,47,63],"0x2857007f":[31,47],"0x285701ff":63,"0x28580000":[31,47,63],"0x28580fff":[31,47,63],"0x28590000":[31,47,63],"0x285900ff":[31,47,63],"0x285a0000":[31,47,63],"0x285a3fff":[31,47,63],"0x285b0000":[31,47,63],"0x285c0000":[31,47,63],"0x285c00ff":[31,47,63],"0x285d0000":[31,47,63],"0x285d03ff":[31,47,63],"0x2a280000":[31,47,63],"0x2a29ffff":[31,47,63],"0x2a47ffff":[31,47,63],"0x2a500000":[31,47,63],"0x2a53ffff":[31,47,63],"0x2a580000":[31,47,63],"0x2a5bffff":[31,47,63],"0x2a600000":[31,47,63],"0x2a6fffff":[31,47,63],"0x2a700000":[31,47,63],"0x2a7fffff":[31,47,63],"0x2a800000":[31,47,63],"0x2a83ffff":[31,47,63],"0x2aa00000":[31,47,63],"0x2aa3ffff":[31,47,63],"0x2b000000":[31,47,63],"0x2b3fffff":[31,47,63],"0x2b800000":[31,47,63],"0x2bbfffff":[31,47,63],"0x2cca":[39,55],"0x2ccd":[39,55],"0x2d0a":[39,55],"0x2d0d":[39,55],"0x2d4a":[39,55],"0x2d4d":[39,55],"0x2d80":[39,55],"0x2e40":[39,55],"0x2ec0":[39,55],"0x2ec1":[39,55],"0x2ec2":[39,55],"0x2ec3":[39,55],"0x2ec4":[39,55],"0x2ec5":[39,55],"0x2ec7":[39,55],"0x2eca":[39,55],"0x2ecb":[39,55],"0x2f00":[39,55],"0x2f01":[39,55],"0x2f02":[39,55],"0x2f03":[39,55],"0x2f0a":[39,55],"0x2f0b":[39,55],"0x2f0d":[39,55],"0x2f0e":[39,55],"0x2f0f":[39,55],"0x2f4a":[39,55],"0x2f4d":[39,55],"0x2f80":[39,55],"0x2fc0":[39,55],"0x3":[12,74],"0x30":[16,67],"0x3080":[39,55],"0x30800000":[31,47,63],"0x3080001f":[31,47,63],"0x30801000":[31,47,63],"0x3080101f":[31,47,63],"0x30802000":[31,47,63],"0x3080201f":[31,47,63],"0x3081":[39,55],"0x3082":[39,55],"0x3083":[39,55],"0x308a":[39,55],"0x308b":[39,55],"0x308d":[39,55],"0x308f":[39,55],"0x30900000":[31,47,63],"0x30901fff":[31,47],"0x30907fff":63,"0x30908000":[31,47,63],"0x30909fff":[31,47],"0x3090ffff":63,"0x30940000":[31,47,63],"0x3094ffff":[31,47],"0x3097ffff":63,"0x30b00000":[31,47,63],"0x30b0ffff":[31,47],"0x30b1ffff":63,"0x30c0":[39,55],"0x30c00000":[31,47,63],"0x30c0ffff":[31,47,63],"0x30c1":[39,55],"0x30c2":[39,55],"0x30c3":[39,55],"0x30c5":[39,55],"0x30c7":[39,55],"0x30ca":[39,55],"0x30cb":[39,55],"0x30d00000":[31,47,63],"0x30d07fff":[31,47,63],"0x31040000":[31,47,63],"0x31043fff":[31,47,63],"0x31080000":[31,47,63],"0x310bffff":[31,47,63],"0x31100000":[31,47,63],"0x3110007f":[31,47],"0x31100fff":63,"0x31110000":[31,47,63],"0x31113fff":[31,47,63],"0x31120000":[31,47,63],"0x311200ff":[31,47,63],"0x31130000":[31,47,63],"0x31133fff":[31,47,63],"0x31140000":[31,47,63],"0x31150000":[31,47,63],"0x311500ff":[31,47,63],"0x31160000":[31,47,63],"0x311603ff":[31,47,63],"0x32000000":[31,47,63],"0x3201ffff":[31,47,63],"0x328fffff":[31,47,63],"0x33":74,"0x33000000":[31,47,63],"0x3303ffff":[31,47,63],"0x33221100":74,"0x33400000":[31,47,63],"0x3343ffff":[31,47,63],"0x33800000":[31,47,63],"0x339fffff":[31,47,63],"0x33c00000":[31,47,63],"0x33c3ffff":[31,47,63],"0x33c40000":[31,47,63],"0x33c7ffff":[31,47,63],"0x33ca":71,"0x33cd":71,"0x33d00000":[31,47,63],"0x33dfffff":[31,47,63],"0x34000000":[31,47,63],"0x340a":71,"0x340d":71,"0x340fffff":[31,47,63],"0x344a":71,"0x344d":71,"0x3480":71,"0x34c0":71,"0x34c1":71,"0x34c2":71,"0x34c3":71,"0x34c4":71,"0x34c5":71,"0x34c6":71,"0x34c7":71,"0x34c8":71,"0x34ca":71,"0x34cb":71,"0x3500":71,"0x35000000":[31,47,63],"0x3501":71,"0x3502":71,"0x3503":71,"0x350a":71,"0x350b":71,"0x350c":71,"0x350d":71,"0x350e":71,"0x350f":71,"0x350fffff":[31,47],"0x3510":71,"0x351fffff":63,"0x3540":71,"0x38000000":[31,47,63],"0x383fffff":[31,47,63],"0x3a4a":71,"0x3a4d":71,"0x3a80":71,"0x3ac0":71,"0x3ac1":71,"0x3ac2":71,"0x3ac3":71,"0x3ac5":71,"0x3ac7":71,"0x3aca":71,"0x3acb":71,"0x3b00":71,"0x3b01":71,"0x3b02":71,"0x3b03":71,"0x3b0a":71,"0x3b0b":71,"0x3b0d":71,"0x3b0f":71,"0x3b40":71,"0x3c000000":[31,47,63],"0x3c3fffff":[31,47,63],"0x40":27,"0x4000":[37,53,69],"0x4001":[37,53],"0x4003":[37,53,69],"0x4081":24,"0x4081u":21,"0x40c00000":[31,47],"0x40c000ff":[31,47],"0x4100":[37,53,69],"0x4104":[37,53,69],"0x4200":[37,53,69],"0x4204":[37,53,69],"0x4300":[37,53,69],"0x4302":69,"0x4304":[37,53,69],"0x4305":69,"0x44":74,"0x4400":[37,53,69],"0x4401":[37,53],"0x4402":[37,53,69],"0x4404":69,"0x44083000":27,"0x440b":69,"0x44234000":[31,47,63],"0x44234fff":[31,47,63],"0x44235000":[31,47,63],"0x44237fff":[31,47,63],"0x4500":[37,53,69],"0x45000000":[31,47,63],"0x4503":[37,53],"0x4504":[37,53],"0x4507":[37,53],"0x4508":[37,53,69],"0x450b":[37,53],"0x450c":[37,53],"0x450f":[37,53],"0x4510":[37,53],"0x4513":[37,53],"0x4514":[37,53],"0x4515":[37,53],"0x4516":[37,53],"0x45ffffff":[31,47,63],"0x4600":[37,53,69],"0x4601":[37,53],"0x4602":[37,53],"0x460a":69,"0x460c":69,"0x4616":69,"0x4618":69,"0x4622":69,"0x4624":69,"0x462e":69,"0x4700":[37,53,69],"0x4701":69,"0x4702":69,"0x4703":69,"0x4704":69,"0x4707":[37,53],"0x4709":69,"0x470c":69,"0x4729":69,"0x4800":[37,53,69],"0x481f":[37,53,69],"0x4820":69,"0x483f":69,"0x4840":69,"0x487f":69,"0x4880":69,"0x489f":69,"0x4900":69,"0x4968b2e9":19,"0x49ff":69,"0x4a00":69,"0x4c41u":21,"0x55":74,"0x5a":14,"0x6000":[37,53,69],"0x60000000":[31,47,63],"0x602d":69,"0x602e":69,"0x602f":[37,53,69],"0x66":74,"0x6cffffff":[31,47,63],"0x6d000000":[31,47,63],"0x6dffffff":[31,47,63],"0x6e000000":[31,47,63],"0x6effffff":[31,47,63],"0x7000":[37,53,69],"0x70000000":[31,47,63],"0x701fffff":[31,47,63],"0x7100":[37,53,69],"0x7103":[37,53],"0x7106":69,"0x7200":[37,53,69],"0x7203":[37,53],"0x7204":[37,53],"0x7207":[37,53,69],"0x7208":[37,53],"0x720b":[37,53],"0x720c":[37,53],"0x720e":[37,53],"0x720f":[37,53],"0x7211":[37,53],"0x7212":[37,53],"0x7300":69,"0x7303":69,"0x7400":69,"0x7403":69,"0x7500":69,"0x7501":69,"0x7502":69,"0x7503":69,"0x77":74,"0x77665544":74,"0x7b25u":21,"0x8":[37,53,69],"0x80":24,"0x8000":9,"0x80b5ae71":19,"0x88":74,"0x8d27":24,"0x8d27u":21,"0x9000":[15,37,53,69],"0x9000u":15,"0x9001":[15,37,53],"0x9001u":15,"0x9002":[15,37,53],"0x9002u":15,"0x900c":18,"0x900cu":18,"0x900d":16,"0x900du":16,"0x900e":16,"0x900eu":16,"0x900f":16,"0x900fu":16,"0x9010":13,"0x9010u":13,"0x9011":13,"0x9011u":13,"0x9012":13,"0x9012u":13,"0x9013":13,"0x9013u":13,"0x9014":13,"0x9014u":13,"0x9015":13,"0x9015u":13,"0x9016":16,"0x9016u":16,"0x9020":17,"0x9020u":17,"0x9021":18,"0x9021u":18,"0x9022":14,"0x9022u":14,"0x9023":14,"0x9023u":14,"0x9024":14,"0x9024u":14,"0x9025":14,"0x9025u":14,"0x9026":14,"0x9026u":14,"0x908b":69,"0x9095":[37,53],"0x99":74,"0xa5":14,"0xa5c3u":21,"0xc000":[12,37,53,69],"0xc000u":12,"0xc001":[12,37,53,69],"0xc001u":12,"0xc005":12,"0xc005u":12,"0xc100":[12,37,53,69],"0xc100u":12,"0xc101":12,"0xc101u":12,"0xc108":[37,53,69],"0xc120":12,"0xc120u":12,"0xc1d3u":21,"0xc200":[37,53,69],"0xc208":[37,53,69],"0xc300":[37,53],"0xc308":[37,53],"0xc400":[12,37,53,69],"0xc400u":12,"0xc401":[12,37,53],"0xc401u":12,"0xc402":[37,53,69],"0xc404":69,"0xc40b":69,"0xc500":[37,53,69],"0xc503":[37,53],"0xc504":[37,53],"0xc507":[37,53],"0xc508":[37,53,69],"0xc50b":[37,53],"0xc50c":[37,53],"0xc50f":[37,53],"0xc510":[37,53],"0xc513":[37,53],"0xc514":[37,53],"0xc515":[37,53],"0xc516":[37,53],"0xc600":69,"0xc60a":69,"0xc60c":69,"0xc616":69,"0xc618":69,"0xc622":69,"0xc624":69,"0xc62e":69,"0xc700":69,"0xc701":69,"0xc702":69,"0xc703":69,"0xc704":69,"0xc709":69,"0xc70c":69,"0xc729":69,"0xc800":[37,53,69],"0xc81f":[37,53,69],"0xc820":69,"0xc83f":69,"0xc840":69,"0xc87f":69,"0xc880":69,"0xc89f":69,"0xc900":69,"0xc9ff":69,"0xca00":69,"0xca07":69,"0xdead3a17":19,"0xdeadfa17":19,"0xe000":[37,53,69],"0xe02c":69,"0xe02d":69,"0xe02f":[37,53,69],"0xf000":[37,53,69],"0xf007":[37,53,69],"0xf100":[37,53,69],"0xf103":[37,53],"0xf106":69,"0xf1ea":24,"0xf1eau":21,"0xf200":[37,53,69],"0xf203":[37,53],"0xf204":[37,53],"0xf207":[37,53,69],"0xf208":[37,53],"0xf20b":[37,53],"0xf20c":[37,53],"0xf20e":[37,53],"0xf20f":[37,53],"0xf211":[37,53],"0xf212":[37,53],"0xf300":69,"0xf303":69,"0xf3ff":69,"0xf400":69,"0xf500":69,"0xf501":69,"0xffffffff":4,"0xfffffffffff":[31,47,63],"10b":[23,24],"11b":23,"128u":24,"18u":21,"1mb":2,"2mb":2,"32bit":12,"41c02100":20,"64k":2,"90a":17,"abstract":[0,20],"byte":[0,2,10,11,16,19,20,23,74,77,79],"case":[0,2,4,12,14,15,17,23,42,58,73,75],"catch":[32,48],"char":2,"default":[4,11,12,19,23,27,30,31,45,47,59,62,63],"export":22,"final":[16,20],"function":[1,2,4,11,19,22,23,24,28,41,43,57,60,72,74,75,80],"import":[2,12],"int":20,"long":[4,9,11,12,20,27,77,79],"new":[4,6,12,15,20,27,77],"public":[0,13,19,20,21,23,74,77],"return":[0,2,4,6,7,8,9,10,11,15,17,19,23,76],"short":[11,12,27],"static":[11,21],"switch":[12,22],"true":[14,20,31,47,63],"try":75,"while":[0,4,18,19,21,27,74],AES:[20,77,79],AND:[12,22],BUT:12,Bus:23,For:[0,4,5,7,9,18,19,20,21,22,23,31,47,63,74,75],IAs:23,IDs:[4,5,10,11,12,20,21,23,24,28,31,39,41,43,47,55,57,60,63,71,72],IPs:4,IRs:23,NOT:[0,10,11,12,75],Not:[12,33,49,65],OES:[7,11,27,33,49,65],One:[20,21,27,28,43,60],PEs:[32,39,41,48,55,57,64,71,72],QoS:[21,23,27],Such:75,THAT:22,TRs:11,The:[0,2,4,5,6,7,8,9,10,11,12,15,16,17,18,19,20,21,22,23,24,27,28,29,30,31,33,34,36,37,38,39,43,44,45,47,49,50,52,53,54,55,60,61,62,63,65,66,68,69,70,71,74,75,76,77,79],Then:23,There:[4,15,19,21,23,28,43,60,74,76,77],These:[10,12,21,23,24,28,32,35,41,42,43,48,51,57,58,60,64,67,72,73,76],USE:[10,11],Use:[12,24,27,77,79],Used:[32,48],Useful:7,Using:[14,21,24,78,79,80],With:19,Yes:[2,13,14,16,21,24,77],_boardcfg:23,a53:[32,48],a53_0:[32,41,48,57],a53_1:[32,41,48,57],a53_2:[32,41,48,57],a53_3:[32,41,48,57],a53_4:[32,41,48,57],a53_5:[32,41,48,57],a53_6:[32,41,48,57],a53_7:[32,41,48,57],a53_cl0_c0:[35,51],a53_cl0_c1:[35,51],a53_cl1_c0:[35,51],a53_cl1_c1:[35,51],a53_non_secure_supervisor:[31,47],a53_secure_supervisor:[31,47],a72:64,a72_0:[64,72],a72_1:[64,72],a72_2:[64,72],a72_3:[64,72],a72_4:[64,72],a72_non_secure_supervisor:63,a72_secure_supervisor:63,a72ss0_core0:67,a72ss0_core1:67,abi:[2,4,23,24],abi_major:2,abi_minor:2,abil:27,abl:[0,13,23,27],abort:2,about:[2,4,12,27,77],abov:[2,23,27,74,75,77,79],absolut:75,acceler:[0,3,7,11,27,59,74],accept:[0,4,12,23],acces:24,access:[0,5,7,8,9,10,11,13,19,21,23,27,74,75,76],access_err:[33,49],accommod:76,accompani:[16,20],accord:[7,11,20,23,74],accordingli:74,account:[4,12],accumul:23,accur:12,achiev:[0,4,5,12,42,58,73,75],acinactm:12,ack:[0,4,5,12,13,15,16,23,74],acp:12,across:[23,74,76],action:[0,4,20],activ:[4,12,16,18,19,23,75,77,79],actual:[0,2,4,5,12,20,21,32,35,48,51,64,67],add:[7,20,27,75],addit:[0,4,5,11,12,20,22,23,24,27,75,76,77],addition:4,addr:27,addr_hi:10,addr_lo:10,address:[2,9,10,12,18,20,21,22,23,24,27,31,47,63],adjust:10,adpllljm_hsdiv_wrap_main_0:[34,50],adpllljm_hsdiv_wrap_main_2:[34,50],adpllljm_wrap_main_1:[34,50],adpllljm_wrap_main_3:[34,50],adpllljm_wrap_main_4:[34,50],adpllm_hsdiv_wrap_mcu_0:[34,50],adpllm_hsdiv_wrap_mcu_1:[34,50],adpllm_wrap_main_6:[34,50],adpllm_wrap_main_7:[34,50],advanc:[42,58,73],affect:12,aforement:27,after:[0,4,7,9,10,11,12,14,19,21,22,24,34,50,66,75,76],again:[4,17,74],against:[10,20,27,74],aggreg:[0,7,23,27],ainact:12,akin:0,algorithm:74,align:[2,23],all:[0,8,12,14,15,16,19,20,21,22,23,24,27,32,48,74,77],alloc:[2,7,9,11,12,16,21,23,32,48,64],allow:[0,4,5,7,10,11,12,16,17,19,21,22,23,24,27,28,29,43,44,60,61,74,75,76],allowed_atyp:23,allowed_orderid:23,allowed_prior:23,allowed_qo:23,allowed_sched_prior:23,along:[12,27,76],alongsid:14,alphabet:[28,43,60],alreadi:[5,10,12,74,75],also:[0,4,5,7,12,18,19,23,24,28,30,43,45,60,62,76,77,79],alter:5,altern:[12,23,77],although:[2,4,5,6,12,21,22,23,24],altough:5,alwai:[0,2,17,20,21,27,76],am65x:[23,27,80],am65x_sr2:[23,59],am6:[23,59],am6_dev_board0:[28,29,42,43,44,58],am6_dev_cal0:[28,29,33,42,43,44,49,58],am6_dev_cbass0:[28,29,33,42,43,44,49,58],am6_dev_cbass_debug0:[28,29,33,42,43,44,49,58],am6_dev_cbass_fw0:[28,29,33,42,43,44,49,58],am6_dev_cbass_infra0:[28,29,33,42,43,44,49,58],am6_dev_ccdebugss0:[28,29,33,42,43,44,49,58],am6_dev_cmpevent_intrtr0:[28,29,33,39,42,43,44,49,55,58],am6_dev_compute_cluster_a53_0:[28,29,42,43,44,58],am6_dev_compute_cluster_a53_1:[28,29,42,43,44,58],am6_dev_compute_cluster_a53_2:[28,29,42,43,44,58],am6_dev_compute_cluster_a53_3:[28,29,42,43,44,58],am6_dev_compute_cluster_cpac0:[29,42,43,44,58],am6_dev_compute_cluster_cpac1:[29,42,43,44,58],am6_dev_compute_cluster_cpac_pbist0:[29,42,44,58],am6_dev_compute_cluster_cpac_pbist1:[29,42,44,58],am6_dev_compute_cluster_msmc0:[28,29,42,43,44,58],am6_dev_compute_cluster_pbist0:[28,29,42,44,58],am6_dev_cpt2_aggr0:[28,29,42,43,44,58],am6_dev_cpt2_probe_vbusm_main_cal0_0:[28,29,42,43,44,58],am6_dev_cpt2_probe_vbusm_main_dss_2:[28,29,42,43,44,58],am6_dev_cpt2_probe_vbusm_main_navddrhi_5:[28,29,42,43,44,58],am6_dev_cpt2_probe_vbusm_main_navddrlo_6:[28,29,42,43,44,58],am6_dev_cpt2_probe_vbusm_main_navsramhi_3:[28,29,42,43,44,58],am6_dev_cpt2_probe_vbusm_main_navsramlo_4:[28,29,42,43,44,58],am6_dev_cpt2_probe_vbusm_mcu_export_slv_0:[28,29,42,43,44,58],am6_dev_cpt2_probe_vbusm_mcu_fss_s0_2:[28,29,42,43,44,58],am6_dev_cpt2_probe_vbusm_mcu_fss_s1_3:[28,29,42,43,44,58],am6_dev_cpt2_probe_vbusm_mcu_sram_slv_1:[28,29,42,43,44,58],am6_dev_ctrl_mmr0:[28,29,33,42,43,44,49,58],am6_dev_dcc0:[28,29,33,42,43,44,49,58],am6_dev_dcc1:[28,29,33,42,43,44,49,58],am6_dev_dcc2:[28,29,33,42,43,44,49,58],am6_dev_dcc3:[28,29,33,42,43,44,49,58],am6_dev_dcc4:[28,29,33,42,43,44,49,58],am6_dev_dcc5:[28,29,33,42,43,44,49,58],am6_dev_dcc6:[28,29,33,42,43,44,49,58],am6_dev_dcc7:[28,29,33,42,43,44,49,58],am6_dev_ddrss0:[28,29,33,42,43,44,49,58],am6_dev_debugss0:[28,29,33,42,43,44,49,58],am6_dev_debugss_wrap0:[28,29,42,43,44,58],am6_dev_debugsuspendrtr0:[28,29,42,43,44,58],am6_dev_dftss0:[28,29,42,43,44,58],am6_dev_dss0:[28,29,33,42,43,44,49,58],am6_dev_dummy_ip_lpsc_debug2dmsc_vd:[29,42,44,58],am6_dev_dummy_ip_lpsc_dmsc_vd:[29,42,44,58],am6_dev_dummy_ip_lpsc_emif_data_vd:[29,42,44,58],am6_dev_dummy_ip_lpsc_main2mcu_vd:[29,42,44,58],am6_dev_dummy_ip_lpsc_mcu2main_infra_vd:[29,42,44,58],am6_dev_dummy_ip_lpsc_mcu2main_vd:[29,42,44,58],am6_dev_dummy_ip_lpsc_mcu2wkup_vd:[29,42,44,58],am6_dev_dummy_ip_lpsc_wkup2main_infra_vd:[29,42,44,58],am6_dev_dummy_ip_lpsc_wkup2mcu_vd:[29,42,44,58],am6_dev_ecap0:[28,29,33,42,43,44,49,58],am6_dev_ecc_aggr0:[28,29,42,43,44,58],am6_dev_ecc_aggr1:[28,29,42,43,44,58],am6_dev_ecc_aggr2:[28,29,42,43,44,58],am6_dev_efuse0:[28,29,42,43,44,58],am6_dev_ehrpwm0:[28,29,33,42,43,44,49,58],am6_dev_ehrpwm1:[28,29,33,42,43,44,49,58],am6_dev_ehrpwm2:[28,29,33,42,43,44,49,58],am6_dev_ehrpwm3:[28,29,33,42,43,44,49,58],am6_dev_ehrpwm4:[28,29,33,42,43,44,49,58],am6_dev_ehrpwm5:[28,29,33,42,43,44,49,58],am6_dev_elm0:[28,29,33,42,43,44,49,58],am6_dev_eqep0:[28,29,33,42,43,44,49,58],am6_dev_eqep1:[28,29,33,42,43,44,49,58],am6_dev_eqep2:[28,29,33,42,43,44,49,58],am6_dev_esm0:[28,29,33,42,43,44,49,58],am6_dev_fss_mcu_0:[29,42],am6_dev_gic0:[28,29,33,42,43,44,49,58],am6_dev_gpio0:[28,29,33,42,43,44,49,58],am6_dev_gpio1:[28,29,33,42,43,44,49,58],am6_dev_gpiomux_intrtr0:[28,29,33,39,42,43,44,49,55,58],am6_dev_gpmc0:[28,29,33,42,43,44,49,58],am6_dev_gpu0:[28,29,33,42,43,44,49,58],am6_dev_gs80prg_mcu_wrap_wkup_0:[28,29,42,43,44,58],am6_dev_gs80prg_soc_wrap_wkup_0:[28,29,42,43,44,58],am6_dev_gtc0:[28,29,33,42,43,44,49,58],am6_dev_i2c0:[28,29,33,42,43,44,49,58],am6_dev_i2c1:[28,29,33,42,43,44,49,58],am6_dev_i2c2:[28,29,33,42,43,44,49,58],am6_dev_i2c3:[28,29,33,42,43,44,49,58],am6_dev_icemelter_wkup_0:[29,42,44,58],am6_dev_k3_arm_atb_funnel_3_32_mcu_0:[28,29,42,43,44,58],am6_dev_k3_led_main_0:[29,42,44,58],am6_dev_main2mcu_lvl_intrtr0:[28,29,33,39,42,43,44,49,55,58],am6_dev_main2mcu_pls_intrtr0:[28,29,33,39,42,43,44,49,55,58],am6_dev_mcasp0:[28,29,33,42,43,44,49,58],am6_dev_mcasp1:[28,29,33,42,43,44,49,58],am6_dev_mcasp2:[28,29,33,42,43,44,49,58],am6_dev_mcspi0:[28,29,33,42,43,44,49,58],am6_dev_mcspi1:[28,29,33,42,43,44,49,58],am6_dev_mcspi2:[28,29,33,42,43,44,49,58],am6_dev_mcspi3:[28,29,33,42,43,44,49,58],am6_dev_mcspi4:[28,29,42,43,44,58],am6_dev_mcu_adc0:[28,29,42,43,44,58],am6_dev_mcu_adc1:[28,29,42,43,44,58],am6_dev_mcu_armss0:[29,42,43,44,58],am6_dev_mcu_armss0_cpu0:[28,29,33,42,43,44,49,58],am6_dev_mcu_armss0_cpu1:[28,29,33,42,43,44,49,58],am6_dev_mcu_cbass0:[28,29,42,43,44,58],am6_dev_mcu_cbass_debug0:[28,29,42,43,44,58],am6_dev_mcu_cbass_fw0:[28,29,42,43,44,58],am6_dev_mcu_cpsw0:[28,29,33,42,43,44,49,58],am6_dev_mcu_cpt2_aggr0:[28,29,42,43,44,58],am6_dev_mcu_ctrl_mmr0:[28,29,42,43,44,58],am6_dev_mcu_dcc0:[28,29,42,43,44,58],am6_dev_mcu_dcc1:[28,29,42,43,44,58],am6_dev_mcu_dcc2:[28,29,42,43,44,58],am6_dev_mcu_debugss0:[28,29,42,43,44,58],am6_dev_mcu_ecc_aggr0:[28,29,42,43,44,58],am6_dev_mcu_ecc_aggr1:[28,29,42,43,44,58],am6_dev_mcu_efuse0:[28,29,42,43,44,58],am6_dev_mcu_esm0:[28,29,42,43,44,58],am6_dev_mcu_fss0_fsas_0:[29,42,44,58],am6_dev_mcu_fss0_hyperbus0:[28,29,42,43,44,58],am6_dev_mcu_fss0_ospi_0:[28,29,42,43,44,58],am6_dev_mcu_fss0_ospi_1:[28,29,42,43,44,58],am6_dev_mcu_i2c0:[28,29,42,43,44,58],am6_dev_mcu_mcan0:[28,29,42,43,44,58],am6_dev_mcu_mcan1:[28,29,42,43,44,58],am6_dev_mcu_mcspi0:[28,29,42,43,44,58],am6_dev_mcu_mcspi1:[28,29,42,43,44,58],am6_dev_mcu_mcspi2:[28,29,42,43,44,58],am6_dev_mcu_msram0:[28,29,42,43,44,58],am6_dev_mcu_navss0:[28,29,37,42,43,44,53,58],am6_dev_mcu_navss0_intr_aggr_0:[29,33,39,42,44,49,55,58],am6_dev_mcu_navss0_intr_router_0:[29,33,39,42,44,49,55,58],am6_dev_mcu_navss0_mcrc0:[29,33,42,44,49,58],am6_dev_mcu_navss0_proxy0:[29,36,39,42,44,52,55,58],am6_dev_mcu_navss0_ringacc0:[29,33,38,39,42,44,49,54,55,58],am6_dev_mcu_navss0_udmap0:[29,30,33,39,42,44,45,49,55,58],am6_dev_mcu_pbist0:[28,29,42,43,44,58],am6_dev_mcu_pdma0:[28,29,42,43,44,58],am6_dev_mcu_pdma1:[28,29,42,43,44,58],am6_dev_mcu_pll_mmr0:[28,29,42,43,44,58],am6_dev_mcu_psram0:[28,29,42,43,44,58],am6_dev_mcu_rom0:[28,29,42,43,44,58],am6_dev_mcu_rti0:[28,29,42,43,44,58],am6_dev_mcu_rti1:[28,29,42,43,44,58],am6_dev_mcu_sec_mmr0:[28,29,42,43,44,58],am6_dev_mcu_timer0:[28,29,42,43,44,58],am6_dev_mcu_timer1:[28,29,42,43,44,58],am6_dev_mcu_timer2:[28,29,42,43,44,58],am6_dev_mcu_timer3:[28,29,42,43,44,58],am6_dev_mcu_uart0:[28,29,42,43,44,58],am6_dev_mmcsd0:[28,29,33,42,43,44,49,58],am6_dev_mmcsd1:[28,29,33,42,43,44,49,58],am6_dev_mx_efuse_main_chain_main_0:[29,42,43,44,58],am6_dev_mx_efuse_mcu_chain_mcu_0:[29,42,43,44,58],am6_dev_mx_wakeup_reset_sync_wkup_0:[29,42,44,58],am6_dev_navss0:[28,29,33,37,42,43,44,49,53,58],am6_dev_navss0_cpts0:[29,33,42,44,49,58],am6_dev_navss0_intr_router_0:[29,33,39,42,44,49,55,58],am6_dev_navss0_mailbox0_cluster0:[29,33,42,44,49,58],am6_dev_navss0_mailbox0_cluster10:[29,33,42,44,49,58],am6_dev_navss0_mailbox0_cluster11:[29,33,42,44,49,58],am6_dev_navss0_mailbox0_cluster1:[29,33,42,44,49,58],am6_dev_navss0_mailbox0_cluster2:[29,33,42,44,49,58],am6_dev_navss0_mailbox0_cluster3:[29,33,42,44,49,58],am6_dev_navss0_mailbox0_cluster4:[29,33,42,44,49,58],am6_dev_navss0_mailbox0_cluster5:[29,33,42,44,49,58],am6_dev_navss0_mailbox0_cluster6:[29,33,42,44,49,58],am6_dev_navss0_mailbox0_cluster7:[29,33,42,44,49,58],am6_dev_navss0_mailbox0_cluster8:[29,33,42,44,49,58],am6_dev_navss0_mailbox0_cluster9:[29,33,42,44,49,58],am6_dev_navss0_mcrc0:[29,33,42,44,49,58],am6_dev_navss0_modss_inta0:[29,33,39,42,44,49,55,58],am6_dev_navss0_modss_inta1:[29,33,39,42,44,49,55,58],am6_dev_navss0_proxy0:[29,36,39,42,44,52,55,58],am6_dev_navss0_pvu0:[29,33,42,44,49,58],am6_dev_navss0_pvu1:[29,33,42,44,49,58],am6_dev_navss0_ringacc0:[29,33,38,39,42,44,49,54,55,58],am6_dev_navss0_timer_mgr0:[29,42,44,58],am6_dev_navss0_timer_mgr1:[29,42,44,58],am6_dev_navss0_udmap0:[29,30,33,39,42,44,45,49,55,58],am6_dev_navss0_udmass_inta0:[29,33,39,42,44,49,55,58],am6_dev_oldi_tx_core_main_0:[28,29,42,43,44,58],am6_dev_pbist0:[28,29,42,43,44,58],am6_dev_pbist1:[28,29,42,43,44,58],am6_dev_pcie0:[28,29,33,42,43,44,49,58],am6_dev_pcie1:[28,29,33,42,43,44,49,58],am6_dev_pdma0:[28,29,42,43,44,58],am6_dev_pdma1:[28,29,33,42,43,44,49,58],am6_dev_pdma_debug0:[28,29,42,43,44,58],am6_dev_pll_mmr0:[28,29,42,43,44,58],am6_dev_pllctrl0:[28,29,42,43,44,58],am6_dev_pru_icssg0:[28,29,33,42,43,44,49,58],am6_dev_pru_icssg1:[28,29,33,42,43,44,49,58],am6_dev_pru_icssg2:[28,29,33,42,43,44,49,58],am6_dev_psc0:[28,29,42,43,44,58],am6_dev_psramecc0:[28,29,42,43,44,58],am6_dev_rti0:[28,29,42,43,44,58],am6_dev_rti1:[28,29,42,43,44,58],am6_dev_rti2:[28,29,42,43,44,58],am6_dev_rti3:[28,29,42,43,44,58],am6_dev_sa2_ul0:[28,29,33,42,43,44,49,58],am6_dev_serdes0:[28,29,42,43,44,58],am6_dev_serdes1:[28,29,42,43,44,58],am6_dev_stm0:[28,29,42,43,44,58],am6_dev_timer0:[28,29,33,42,43,44,49,58],am6_dev_timer10:[28,29,33,42,43,44,49,58],am6_dev_timer11:[28,29,33,42,43,44,49,58],am6_dev_timer1:[28,29,33,42,43,44,49,58],am6_dev_timer2:[28,29,33,42,43,44,49,58],am6_dev_timer3:[28,29,33,42,43,44,49,58],am6_dev_timer4:[28,29,33,42,43,44,49,58],am6_dev_timer5:[28,29,33,42,43,44,49,58],am6_dev_timer6:[28,29,33,42,43,44,49,58],am6_dev_timer7:[28,29,33,42,43,44,49,58],am6_dev_timer8:[28,29,33,42,43,44,49,58],am6_dev_timer9:[28,29,33,42,43,44,49,58],am6_dev_timesync_intrtr0:[28,29,33,39,42,43,44,49,55,58],am6_dev_uart0:[28,29,33,42,43,44,49,58],am6_dev_uart1:[28,29,33,42,43,44,49,58],am6_dev_uart2:[28,29,33,42,43,44,49,58],am6_dev_usb3ss0:[28,29,33,42,43,44,49,58],am6_dev_usb3ss1:[28,29,33,42,43,44,49,58],am6_dev_vdc_data_vbusm_32b_ref_mcu2wkup:[29,42,44,58],am6_dev_vdc_data_vbusm_32b_ref_wkup2mcu:[29,42,44,58],am6_dev_vdc_data_vbusm_64b_ref_main2mcu:[29,42,44,58],am6_dev_vdc_data_vbusm_64b_ref_mcu2main:[29,42,44,58],am6_dev_vdc_dmsc_dbg_vbusp_32b_ref_dbg2dmsc:[29,42,44,58],am6_dev_vdc_infra_vbusp_32b_ref_mcu2main_infra:[29,42,44,58],am6_dev_vdc_infra_vbusp_32b_ref_wkup2main_infra:[29,42,44,58],am6_dev_vdc_mcu_dbg_vbusp_32b_ref_dbgmain2mcu:[29,42,44,58],am6_dev_vdc_nav_psil_128b_ref_main2mcu:[29,42,44,58],am6_dev_vdc_soc_fw_vbusp_32b_ref_fwmcu2main:[29,42,44,58],am6_dev_vdc_soc_fw_vbusp_32b_ref_fwwkup2mcu:[29,42,44,58],am6_dev_wkup_cbass0:[28,29,42,43,44,58],am6_dev_wkup_cbass_fw0:[28,29,42,43,44,58],am6_dev_wkup_ctrl_mmr0:[28,29,42,43,44,58],am6_dev_wkup_dmsc0:[29,42,43,44,58],am6_dev_wkup_dmsc0_cortex_m3_0:[29,33,42,44,49,58],am6_dev_wkup_ecc_aggr0:[28,29,42,43,44,58],am6_dev_wkup_esm0:[28,29,33,42,43,44,49,58],am6_dev_wkup_gpio0:[28,29,33,42,43,44,49,58],am6_dev_wkup_gpiomux_intrtr0:[28,29,33,39,42,43,44,49,55,58],am6_dev_wkup_i2c0:[28,29,42,43,44,58],am6_dev_wkup_pllctrl0:[28,29,42,43,44,58],am6_dev_wkup_psc0:[28,29,42,43,44,58],am6_dev_wkup_uart0:[28,29,42,43,44,58],am6_dev_wkup_vtm0:[28,29,42,43,44,58],am6x:0,among:4,amount:[20,27],ani:[0,4,6,7,9,10,11,12,16,20,22,23,24,27,75,76],anoth:[0,4,5,12,15,23,27,37,53,69,76],anti:20,api:[0,1,3,7,8,9,10,11,13,16,19,20,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,77,78,79,80],append:[4,20,23,77,79],appli:[4,12,14,19,20,79],applic:[2,4,7,9,10,11,12,15,18,19,20,21,23,30,34,45,50,62,66,75,76,77],approach:[0,77],appropri:[4,5,12,79],aqcmpintr_level:[33,49],arbitrari:27,arch32:12,architectur:[7,21,23,75],area:[24,46,76],argument:[23,74],arm:[0,27,34,50,66],arrai:[11,14,17,20,21,22,23,30,33,36,38,45,49,52,54,62,65,68,70,74,76],ascend:23,asel:10,asn1:20,asn:20,assert:[5,19],assign:[8,10,11,15,21,27,30,32,33,36,38,45,48,49,52,54,59,62,65,68,70,76],associ:[15,19,21,22,28,43,60,74],assum:[8,10,11,23,74],assumpt:74,assur:23,asymmetr:[3,18,77,78,80],atcm:12,atcm_en:12,attack:12,attempt:[4,5,10,12,19,23,27,75],attribut:[20,23],atyp:[23,27],audio:66,auth_in_plac:20,authent:[0,16,20,22,24,77],authenticate_and_start_imag:12,authinplac:20,automat:[2,4,17,19],avail:[1,2,4,11,14,16,17,18,19,22,23,24,27,74,76,80],availail:13,avoid:12,back:[0,2,8,9,10,14,16,21,32,48,64],backward:[4,23],bad:27,bad_devic:27,base:[4,5,7,9,10,11,12,15,19,20,21,27,30,34,36,37,38,45,50,52,53,54,62,66,68,69,70,76],baseport:21,basi:23,basic:[12,20],basicconstraint:20,bc_lvl:[33,49],bcfg:20,bcfg_hash:20,becaus:[10,19,23,75],becom:76,been:[0,4,14,16,19,23,27,76],befor:[0,4,9,12,17,19,20,21,23,27,74,77,79],begin:[2,20],behavior:[2,5,23],behind:23,being:[0,4,5,7,11,12,20,21,22,30,45,62,75],belong:[4,27],below:[12,15,19,20,21,23,24,27,31,47,63,74,76,77,79],ber:20,best:[4,74],better:[4,12],between:[0,5,7,10,12,19,23],beyond:[0,11,23],big:20,bigint_len:74,biginteg:74,binari:[12,16,20,23,77,78,80],binary_fil:23,bit:[0,2,4,5,7,8,9,10,11,12,13,14,15,16,17,19,20,21,22,23,24,27,39,46,55,71,74,75,76],bitfield:[7,8,9,10,11,20,23,75],blob:[0,16,20,21,23,77],block:[0,4,5,17,20,23,74],block_everyon:[31,47,63],bmpk:20,board0:4,board:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,26,27,28,29,30,31,32,33,34,35,36,37,38,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,72,73,74,75,76,78,79,80],boardcfg:[20,22,23,24,31,47,63,77],boardcfg_abi_maj:21,boardcfg_abi_min:21,boardcfg_abi_rev:[21,24],boardcfg_cfg:21,boardcfg_control_magic_num:21,boardcfg_dbg_cfg:27,boardcfg_dbg_cfg_magic_num:21,boardcfg_devgrp:21,boardcfg_host_hierarchy_magic_num:21,boardcfg_max_main_host_count:21,boardcfg_max_mcu_host_count:21,boardcfg_msmc:2,boardcfg_msmc_magic_num:21,boardcfg_otp_cfg_magic_num:21,boardcfg_pm_devgrp:22,boardcfg_pm_siz:22,boardcfg_pmp_high:22,boardcfg_pmp_low:22,boardcfg_proc_acl_magic_num:21,boardcfg_rm_devgrp:23,boardcfg_rm_host_cfg:21,boardcfg_rm_host_cfg_magic_num:21,boardcfg_rm_resasg:21,boardcfg_rm_resasg_magic_num:21,boardcfg_rm_siz:23,boardcfg_rmp_high:23,boardcfg_rmp_low:23,boardcfg_sec:24,boardcfg_secproxy_magic_num:21,boardcfg_security_devgrp:24,boardcfg_security_s:24,boardcfg_securityp_high:24,boardcfg_securityp_low:24,boardcfg_siz:21,boardcfg_subhdr:21,boardcfghash:[20,77],boardcfgp_high:21,boardcfgp_low:21,boardconfig:[27,75],bodi:77,boot:[2,3,17,18,21,22,23,24,27,31,32,34,42,47,48,50,58,63,64,66,73,75,76,78,80],boot_seq:20,bootcor:20,bootcoreopts_clr:20,bootcoreopts_set:20,bootload:[2,34,50,66,75],bootpin:[34,50,66],bootvector:12,bootvector_hi:12,bootvector_lo:12,both:[0,4,7,9,20,21,22,23,24,74,77],boundari:[0,23],bp_init_complet:27,brief:[1,80],bring:[75,79],broadcast:23,btcm:12,btcm_en:12,buffer:[11,17,20,21],build:[27,40,56],built:[27,74],burst:[11,27],bus:[10,11,12,23],bus_intr_64:[41,57],bus_intr_65:[41,57],bus_intr_66:[41,57],bus_intr_67:[41,57],bus_spi_64:[41,57],bus_spi_65:[41,57],bus_spi_66:[41,57],bus_spi_67:[41,57],bus_spi_68:[41,57],bus_spi_69:[41,57],bus_spi_70:[41,57],bus_spi_71:[41,57],bus_spi_72:[41,57],bus_spi_73:[41,57],bus_spi_74:[41,57],bus_spi_75:[41,57],bus_spi_76:[41,57],bus_spi_77:[41,57],bus_spi_78:[41,57],bus_spi_79:[41,57],bytelen:74,c66:[12,66],c66_event_in_sync:65,c66_event_in_sync_4:72,c66_event_in_sync_5:72,c66_event_in_sync_6:72,c66_event_in_sync_7:72,c66ss0_core0:[67,72],c66ss1_core0:[67,72],c6x_0:64,c6x_0_0:[64,72],c6x_0_1:[64,72],c6x_1:64,c6x_1_0:[64,72],c6x_1_1:[64,72],c71ss0:67,c7x:[64,66],c7x_0:[64,72],c7x_1:[64,72],cach:[2,21,31,47,63],cal0_rx:[37,53],calc_val:0,calcul:[10,18,74,77,79],call:[4,7,12,22,75,77],can:[0,4,5,7,9,10,11,12,15,19,21,22,23,24,27,28,29,31,34,43,44,47,50,60,61,63,66,74,75,76],cannot:[10,11,12,19,23,24,30,32,33,36,37,38,45,48,49,52,53,54,62,65,68,69,70],canon:20,capabl:[0,4,7,9,22,23,24,75],captur:23,care:[22,75,77],carefulli:5,carri:76,categori:76,caus:[2,23,74],cba_permission_0:[31,47,63],cba_permission_1:[31,47,63],cba_permission_2:[31,47,63],cba_permission_x:[31,47,63],cbc:[20,77,79],ccdc_intr_pend:65,ceil:74,center:2,central:0,cer:20,cert_key_flags_cust_ssk:20,cert_key_flags_kek:20,certain:[0,4,5],certif:[3,12,16,18,19,79],certificate_address_hi:12,certificate_address_lo:12,cfg:[10,11,12,22,23,24],challeng:0,chang:[4,7,11,16,27,77,79],channel:[7,8,9,10,15,21,23,27,33,49,65],chapter:[4,5,7,8,9,10,11,12,14,15,16,17,18,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,60,61,62,63,64,65,66,67,68,69,70,71,72,73,76,80],check:[10,11,12,19,20,21,23,24,75],chip:77,choic:21,choos:[0,23,28,43,60,74,75,77,79],chose:0,chosen:[0,74,77,79],cipher_hi:13,cipher_lo:13,ciphertext:[13,74],claim:[5,12],cleanup:12,clear:[7,9,12,19,20,27],clk32:4,clk:[4,27],clk_gate:12,clk_stop:12,clkout:[34,50,66],clock:[3,12,22,27,34,50,59,66],clock_dis:27,clock_en:27,clock_set_par:27,clock_set_r:27,close:[4,19],closest:4,cluster:[12,35,51,67],cnt:10,code:[0,12,23,27],coher:[12,21,23],cold:76,com:[20,23],combin:[7,10,19,20,23,31,47,63],come:[27,77],command:[3,4,16,18],common:[13,14,15,16,18,23,27],commun:[0,2,19,22,41,57,72,75],compact:[21,27],compar:[20,75,76,77],comparison:11,compat:[21,23],compatibl:0,complet:[0,5,7,10,11,12,13,16,19,21,22,23,24,27,34,50,66,74,75,79],complex:[0,79],complianc:5,compliant:17,complic:12,compon:[2,13],comprehend:27,compris:0,comput:[32,48,64],compute_cluster0_clec:72,compute_cluster0_gic500ss:72,compute_cluster_j7es_tb_vdc_main_0_dmsc_wrap:67,compute_cluster_msmc0:[35,51],concept:[12,75],concern:75,condit:[0,12],config:[2,9,12,15,27,75],config_flags_1:12,config_flags_1_clear:12,config_flags_1_set:12,config_security_keystore_s:[16,40,56],configflags_clr:20,configflags_set:20,configur:[0,1,2,3,6,7,13,14,16,17,18,19,26,28,29,30,31,32,33,34,35,36,37,38,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,72,73,74,75,78,79,80],confirm:[4,12],confirugr:[40,56],conform:23,confus:[35,51,67,75],conjunct:[5,12],connect:[4,7,33,34,49,50,65,66],consecut:12,consid:[0,2,8,10,11,12,23],consider:27,consist:[2,4,5,6,12,21,22,23,24],consol:[23,27],constant:11,constraint:12,consum:23,contact:[16,76],contain:[0,2,4,5,6,12,17,18,19,20,21,22,23,24,74,76],content:[2,13,15,20,23,27,74],context:[0,5,32,48,64,76],context_loss_count:5,contigu:[11,23],continu:[12,22,23],control:[1,7,8,11,15,19,20,21,23,24,27,28,32,42,43,48,58,60,64,73,75,80],control_flags_1:12,control_flags_1_clear:12,control_flags_1_set:12,conveni:75,convent:27,convert:10,copi:[16,20,23,74],core:[0,2,12,20,24,27,76,79],core_halt:12,coredbgen:20,coredbgsecen:20,corepac:12,correct:[11,12],correctli:[0,24],correspond:[0,7,8,10,11,12,28,31,43,47,60,63,74,75,77],corrupt:21,cortex:[32,48,64],could:[12,16,21,23,75,76],count:[9,10,11,27,76],counter:[5,10,77],coupl:17,cover:[8,9,10],cpsw:[34,50,66],cpts0_comp:[33,49,65],cpts0_genf0:[33,49,65],cpts0_genf1:[33,49,65],cpts0_genf2:[33,49,65],cpts0_genf3:[33,49,65],cpts0_genf4:[33,49,65],cpts0_genf5:[33,49,65],cpts0_hw1_push:[33,49,65],cpts0_hw2_push:[33,49,65],cpts0_hw3_push:[33,49,65],cpts0_hw4_push:[33,49,65],cpts0_hw5_push:[33,49,65],cpts0_hw6_push:[33,49,65],cpts0_hw7_push:[33,49,65],cpts0_hw8_push:[33,49,65],cpts0_sync:[33,49,65],cpts_comp:[33,49,65],cpts_genf0:[33,49,65],cpts_genf1:[33,49,65],cpts_hw1_push:65,cpts_hw2_push:65,cpts_hw3_push:[33,49,65],cpts_hw4_push:[33,49,65],cpts_hw5_push:65,cpts_hw6_push:65,cpts_hw7_push:65,cpts_hw8_push:65,cpts_sync:[33,49,65],cpu:12,creat:[2,4,5,6,12,21,22,23,24,74,77],credenti:[0,10],credit:[9,11,21,27],criteria:23,critic:[0,2,12,42,58,73,75],crypto:0,cryptograph:74,cryptographi:74,crystal:[34,50,66],csi_err_irq:65,csi_interrupt:65,csi_irq:65,csi_level:65,ctm_level:[33,49],cumul:23,current:[2,4,5,12,14,15,16,17,20,21,22,23,27],current_st:[4,5],curv:74,custom:[4,19,20,21,23,76],dalla:20,data0_v:10,data1_v:10,data:[0,8,10,12,13,16,17,20,75,76,80],data_block:74,data_block_bigint:74,data_hi:13,data_lo:13,dbg_en:12,dbg_niden:12,dbg_spiden:12,dbg_spniden:12,ddr:[34,50,66],ddrss_control:65,ddrss_hs_phy_global_error:65,ddrss_pll_freq_change_req:65,ddrss_v2a_other_err_lvl:65,ddrss_v2h_other_err_lvl:[33,49],deal:[75,76],debug:[3,12,19,31,47,63,75],debug_cert_addr:18,debug_cfg:21,debug_core_sel:20,debug_dis:20,debug_ful:20,debug_preserv:20,debug_priv_level:20,debug_publ:20,debug_public_us:20,debug_secure_us:20,debugctrl:20,debugg:19,debugss:19,debugtyp:20,debuguid:20,decis:20,decod:[20,27],decoupl:10,decrypt:[0,20,76,77,79],dedic:21,deepest:0,defer:[22,24,27],defin:[0,7,8,9,10,11,15,16,20,21,22,23,24,27,28,29,32,40,43,44,48,56,60,61,74,75,77],definit:[0,21,23],delai:[12,19],delay_before_iteration_loop_start_u:12,delay_per_iteration_u:12,deliveri:76,demand:21,dep:27,depend:[5,7,12,19,20,22,23,24,27,75,76],depth:[11,75],der:20,deriv:[31,47,63],describ:[0,2,4,5,6,7,10,11,13,16,18,19,20,21,23,24,27,28,30,33,36,37,38,43,45,49,52,53,54,60,62,65,68,69,70,74,76,77,79],descript:[0,2,3,4,5,6,19,20,21,22,23,24,28,43,59,60,75,76],descriptor:[11,27],design:[2,4,16,27],desir:[0,4,5,7,12,22,74,75,77],destaddr:20,destin:[0,7,9,11,20,27],detail:[0,12,16,27,31,47,63,74,75,76],detect:[23,30,33,36,38,45,49,52,54,62,65,68,70,75],determin:[4,5,9,20,34,50,66,79],determinist:17,dev:[23,27],dev_a72ss0_cluster_clk:60,dev_a72ss0_core0_arm_clk_clk:60,dev_a72ss0_core0_msmc_clk:60,dev_a72ss0_core0_pll_ctrl_clk:60,dev_a72ss0_core1_arm_clk_clk:60,dev_aasrc0_rx0_sync_0:60,dev_aasrc0_rx0_sync_0_parent_board_0_ext_refclk1_out:60,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp0_afsr_out:60,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp0_afsx_out:60,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp10_afsr_out:60,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp10_afsx_out:60,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp11_afsr_out:60,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp11_afsx_out:60,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp1_afsr_out:60,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp1_afsx_out:60,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp2_afsr_out:60,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp2_afsx_out:60,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp3_afsr_out:60,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp3_afsx_out:60,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp4_afsr_out:60,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp4_afsx_out:60,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp5_afsr_out:60,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp5_afsx_out:60,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp6_afsr_out:60,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp6_afsx_out:60,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp7_afsr_out:60,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp7_afsx_out:60,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp8_afsr_out:60,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp8_afsx_out:60,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp9_afsr_out:60,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp9_afsx_out:60,dev_aasrc0_rx0_sync_0_parent_board_0_mcu_ext_refclk0_out:60,dev_aasrc0_rx0_sync_0_parent_board_0_mlb0_mlbclk_out:60,dev_aasrc0_rx0_sync_0_parent_board_0_mlb0_mlbcp_out:60,dev_aasrc0_rx0_sync_0_parent_hsdiv3_16fft_main_15_hsdivout3_clk:60,dev_aasrc0_rx0_sync_0_parent_hsdiv3_16fft_main_4_hsdivout3_clk:60,dev_aasrc0_rx0_sync_0_parent_mcasp_ahclko_mux_out0:60,dev_aasrc0_rx0_sync_0_parent_mcasp_ahclko_mux_out1:60,dev_aasrc0_rx0_sync_0_parent_mcasp_ahclko_mux_out2:60,dev_aasrc0_rx0_sync_0_parent_mcasp_ahclko_mux_out3:60,dev_aasrc0_rx0_sync_0_parent_mcu_adc_clk_sel_out0:60,dev_aasrc0_rx0_sync_0_parent_mcu_adc_clk_sel_out1:60,dev_aasrc0_rx1_sync_0:60,dev_aasrc0_rx1_sync_0_parent_board_0_ext_refclk1_out:60,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp0_afsr_out:60,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp0_afsx_out:60,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp10_afsr_out:60,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp10_afsx_out:60,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp11_afsr_out:60,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp11_afsx_out:60,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp1_afsr_out:60,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp1_afsx_out:60,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp2_afsr_out:60,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp2_afsx_out:60,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp3_afsr_out:60,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp3_afsx_out:60,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp4_afsr_out:60,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp4_afsx_out:60,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp5_afsr_out:60,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp5_afsx_out:60,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp6_afsr_out:60,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp6_afsx_out:60,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp7_afsr_out:60,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp7_afsx_out:60,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp8_afsr_out:60,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp8_afsx_out:60,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp9_afsr_out:60,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp9_afsx_out:60,dev_aasrc0_rx1_sync_0_parent_board_0_mcu_ext_refclk0_out:60,dev_aasrc0_rx1_sync_0_parent_board_0_mlb0_mlbclk_out:60,dev_aasrc0_rx1_sync_0_parent_board_0_mlb0_mlbcp_out:60,dev_aasrc0_rx1_sync_0_parent_hsdiv3_16fft_main_15_hsdivout3_clk:60,dev_aasrc0_rx1_sync_0_parent_hsdiv3_16fft_main_4_hsdivout3_clk:60,dev_aasrc0_rx1_sync_0_parent_mcasp_ahclko_mux_out0:60,dev_aasrc0_rx1_sync_0_parent_mcasp_ahclko_mux_out1:60,dev_aasrc0_rx1_sync_0_parent_mcasp_ahclko_mux_out2:60,dev_aasrc0_rx1_sync_0_parent_mcasp_ahclko_mux_out3:60,dev_aasrc0_rx1_sync_0_parent_mcu_adc_clk_sel_out0:60,dev_aasrc0_rx1_sync_0_parent_mcu_adc_clk_sel_out1:60,dev_aasrc0_rx2_sync_0:60,dev_aasrc0_rx2_sync_0_parent_board_0_ext_refclk1_out:60,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp0_afsr_out:60,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp0_afsx_out:60,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp10_afsr_out:60,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp10_afsx_out:60,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp11_afsr_out:60,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp11_afsx_out:60,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp1_afsr_out:60,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp1_afsx_out:60,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp2_afsr_out:60,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp2_afsx_out:60,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp3_afsr_out:60,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp3_afsx_out:60,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp4_afsr_out:60,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp4_afsx_out:60,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp5_afsr_out:60,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp5_afsx_out:60,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp6_afsr_out:60,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp6_afsx_out:60,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp7_afsr_out:60,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp7_afsx_out:60,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp8_afsr_out:60,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp8_afsx_out:60,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp9_afsr_out:60,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp9_afsx_out:60,dev_aasrc0_rx2_sync_0_parent_board_0_mcu_ext_refclk0_out:60,dev_aasrc0_rx2_sync_0_parent_board_0_mlb0_mlbclk_out:60,dev_aasrc0_rx2_sync_0_parent_board_0_mlb0_mlbcp_out:60,dev_aasrc0_rx2_sync_0_parent_hsdiv3_16fft_main_15_hsdivout3_clk:60,dev_aasrc0_rx2_sync_0_parent_hsdiv3_16fft_main_4_hsdivout3_clk:60,dev_aasrc0_rx2_sync_0_parent_mcasp_ahclko_mux_out0:60,dev_aasrc0_rx2_sync_0_parent_mcasp_ahclko_mux_out1:60,dev_aasrc0_rx2_sync_0_parent_mcasp_ahclko_mux_out2:60,dev_aasrc0_rx2_sync_0_parent_mcasp_ahclko_mux_out3:60,dev_aasrc0_rx2_sync_0_parent_mcu_adc_clk_sel_out0:60,dev_aasrc0_rx2_sync_0_parent_mcu_adc_clk_sel_out1:60,dev_aasrc0_rx3_sync_0:60,dev_aasrc0_rx3_sync_0_parent_board_0_ext_refclk1_out:60,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp0_afsr_out:60,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp0_afsx_out:60,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp10_afsr_out:60,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp10_afsx_out:60,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp11_afsr_out:60,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp11_afsx_out:60,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp1_afsr_out:60,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp1_afsx_out:60,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp2_afsr_out:60,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp2_afsx_out:60,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp3_afsr_out:60,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp3_afsx_out:60,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp4_afsr_out:60,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp4_afsx_out:60,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp5_afsr_out:60,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp5_afsx_out:60,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp6_afsr_out:60,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp6_afsx_out:60,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp7_afsr_out:60,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp7_afsx_out:60,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp8_afsr_out:60,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp8_afsx_out:60,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp9_afsr_out:60,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp9_afsx_out:60,dev_aasrc0_rx3_sync_0_parent_board_0_mcu_ext_refclk0_out:60,dev_aasrc0_rx3_sync_0_parent_board_0_mlb0_mlbclk_out:60,dev_aasrc0_rx3_sync_0_parent_board_0_mlb0_mlbcp_out:60,dev_aasrc0_rx3_sync_0_parent_hsdiv3_16fft_main_15_hsdivout3_clk:60,dev_aasrc0_rx3_sync_0_parent_hsdiv3_16fft_main_4_hsdivout3_clk:60,dev_aasrc0_rx3_sync_0_parent_mcasp_ahclko_mux_out0:60,dev_aasrc0_rx3_sync_0_parent_mcasp_ahclko_mux_out1:60,dev_aasrc0_rx3_sync_0_parent_mcasp_ahclko_mux_out2:60,dev_aasrc0_rx3_sync_0_parent_mcasp_ahclko_mux_out3:60,dev_aasrc0_rx3_sync_0_parent_mcu_adc_clk_sel_out0:60,dev_aasrc0_rx3_sync_0_parent_mcu_adc_clk_sel_out1:60,dev_aasrc0_sys_clk:60,dev_aasrc0_tx0_sync_0:60,dev_aasrc0_tx0_sync_0_parent_board_0_ext_refclk1_out:60,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp0_afsx_out:60,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp0_afsx_out_dup0:60,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp10_afsx_out:60,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp10_afsx_out_dup0:60,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp11_afsx_out:60,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp11_afsx_out_dup0:60,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp1_afsx_out:60,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp1_afsx_out_dup0:60,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp2_afsx_out:60,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp2_afsx_out_dup0:60,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp3_afsx_out:60,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp3_afsx_out_dup0:60,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp4_afsx_out:60,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp4_afsx_out_dup0:60,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp5_afsx_out:60,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp5_afsx_out_dup0:60,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp6_afsx_out:60,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp6_afsx_out_dup0:60,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp7_afsx_out:60,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp7_afsx_out_dup0:60,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp8_afsx_out:60,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp8_afsx_out_dup0:60,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp9_afsx_out:60,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp9_afsx_out_dup0:60,dev_aasrc0_tx0_sync_0_parent_board_0_mcu_ext_refclk0_out:60,dev_aasrc0_tx0_sync_0_parent_board_0_mlb0_mlbclk_out:60,dev_aasrc0_tx0_sync_0_parent_board_0_mlb0_mlbcp_out:60,dev_aasrc0_tx0_sync_0_parent_hsdiv3_16fft_main_15_hsdivout3_clk:60,dev_aasrc0_tx0_sync_0_parent_hsdiv3_16fft_main_4_hsdivout3_clk:60,dev_aasrc0_tx0_sync_0_parent_mcasp_ahclko_mux_out0:60,dev_aasrc0_tx0_sync_0_parent_mcasp_ahclko_mux_out1:60,dev_aasrc0_tx0_sync_0_parent_mcasp_ahclko_mux_out2:60,dev_aasrc0_tx0_sync_0_parent_mcasp_ahclko_mux_out3:60,dev_aasrc0_tx0_sync_0_parent_mcu_adc_clk_sel_out0:60,dev_aasrc0_tx0_sync_0_parent_mcu_adc_clk_sel_out1:60,dev_aasrc0_tx1_sync_0:60,dev_aasrc0_tx1_sync_0_parent_board_0_ext_refclk1_out:60,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp0_afsx_out:60,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp0_afsx_out_dup0:60,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp10_afsx_out:60,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp10_afsx_out_dup0:60,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp11_afsx_out:60,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp11_afsx_out_dup0:60,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp1_afsx_out:60,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp1_afsx_out_dup0:60,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp2_afsx_out:60,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp2_afsx_out_dup0:60,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp3_afsx_out:60,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp3_afsx_out_dup0:60,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp4_afsx_out:60,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp4_afsx_out_dup0:60,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp5_afsx_out:60,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp5_afsx_out_dup0:60,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp6_afsx_out:60,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp6_afsx_out_dup0:60,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp7_afsx_out:60,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp7_afsx_out_dup0:60,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp8_afsx_out:60,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp8_afsx_out_dup0:60,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp9_afsx_out:60,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp9_afsx_out_dup0:60,dev_aasrc0_tx1_sync_0_parent_board_0_mcu_ext_refclk0_out:60,dev_aasrc0_tx1_sync_0_parent_board_0_mlb0_mlbclk_out:60,dev_aasrc0_tx1_sync_0_parent_board_0_mlb0_mlbcp_out:60,dev_aasrc0_tx1_sync_0_parent_hsdiv3_16fft_main_15_hsdivout3_clk:60,dev_aasrc0_tx1_sync_0_parent_hsdiv3_16fft_main_4_hsdivout3_clk:60,dev_aasrc0_tx1_sync_0_parent_mcasp_ahclko_mux_out0:60,dev_aasrc0_tx1_sync_0_parent_mcasp_ahclko_mux_out1:60,dev_aasrc0_tx1_sync_0_parent_mcasp_ahclko_mux_out2:60,dev_aasrc0_tx1_sync_0_parent_mcasp_ahclko_mux_out3:60,dev_aasrc0_tx1_sync_0_parent_mcu_adc_clk_sel_out0:60,dev_aasrc0_tx1_sync_0_parent_mcu_adc_clk_sel_out1:60,dev_aasrc0_tx2_sync_0:60,dev_aasrc0_tx2_sync_0_parent_board_0_ext_refclk1_out:60,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp0_afsx_out:60,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp0_afsx_out_dup0:60,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp10_afsx_out:60,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp10_afsx_out_dup0:60,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp11_afsx_out:60,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp11_afsx_out_dup0:60,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp1_afsx_out:60,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp1_afsx_out_dup0:60,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp2_afsx_out:60,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp2_afsx_out_dup0:60,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp3_afsx_out:60,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp3_afsx_out_dup0:60,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp4_afsx_out:60,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp4_afsx_out_dup0:60,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp5_afsx_out:60,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp5_afsx_out_dup0:60,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp6_afsx_out:60,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp6_afsx_out_dup0:60,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp7_afsx_out:60,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp7_afsx_out_dup0:60,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp8_afsx_out:60,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp8_afsx_out_dup0:60,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp9_afsx_out:60,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp9_afsx_out_dup0:60,dev_aasrc0_tx2_sync_0_parent_board_0_mcu_ext_refclk0_out:60,dev_aasrc0_tx2_sync_0_parent_board_0_mlb0_mlbclk_out:60,dev_aasrc0_tx2_sync_0_parent_board_0_mlb0_mlbcp_out:60,dev_aasrc0_tx2_sync_0_parent_hsdiv3_16fft_main_15_hsdivout3_clk:60,dev_aasrc0_tx2_sync_0_parent_hsdiv3_16fft_main_4_hsdivout3_clk:60,dev_aasrc0_tx2_sync_0_parent_mcasp_ahclko_mux_out0:60,dev_aasrc0_tx2_sync_0_parent_mcasp_ahclko_mux_out1:60,dev_aasrc0_tx2_sync_0_parent_mcasp_ahclko_mux_out2:60,dev_aasrc0_tx2_sync_0_parent_mcasp_ahclko_mux_out3:60,dev_aasrc0_tx2_sync_0_parent_mcu_adc_clk_sel_out0:60,dev_aasrc0_tx2_sync_0_parent_mcu_adc_clk_sel_out1:60,dev_aasrc0_tx3_sync_0:60,dev_aasrc0_tx3_sync_0_parent_board_0_ext_refclk1_out:60,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp0_afsx_out:60,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp0_afsx_out_dup0:60,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp10_afsx_out:60,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp10_afsx_out_dup0:60,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp11_afsx_out:60,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp11_afsx_out_dup0:60,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp1_afsx_out:60,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp1_afsx_out_dup0:60,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp2_afsx_out:60,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp2_afsx_out_dup0:60,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp3_afsx_out:60,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp3_afsx_out_dup0:60,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp4_afsx_out:60,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp4_afsx_out_dup0:60,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp5_afsx_out:60,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp5_afsx_out_dup0:60,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp6_afsx_out:60,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp6_afsx_out_dup0:60,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp7_afsx_out:60,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp7_afsx_out_dup0:60,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp8_afsx_out:60,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp8_afsx_out_dup0:60,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp9_afsx_out:60,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp9_afsx_out_dup0:60,dev_aasrc0_tx3_sync_0_parent_board_0_mcu_ext_refclk0_out:60,dev_aasrc0_tx3_sync_0_parent_board_0_mlb0_mlbclk_out:60,dev_aasrc0_tx3_sync_0_parent_board_0_mlb0_mlbcp_out:60,dev_aasrc0_tx3_sync_0_parent_hsdiv3_16fft_main_15_hsdivout3_clk:60,dev_aasrc0_tx3_sync_0_parent_hsdiv3_16fft_main_4_hsdivout3_clk:60,dev_aasrc0_tx3_sync_0_parent_mcasp_ahclko_mux_out0:60,dev_aasrc0_tx3_sync_0_parent_mcasp_ahclko_mux_out1:60,dev_aasrc0_tx3_sync_0_parent_mcasp_ahclko_mux_out2:60,dev_aasrc0_tx3_sync_0_parent_mcasp_ahclko_mux_out3:60,dev_aasrc0_tx3_sync_0_parent_mcu_adc_clk_sel_out0:60,dev_aasrc0_tx3_sync_0_parent_mcu_adc_clk_sel_out1:60,dev_aasrc0_vbusp_clk:60,dev_atl0_atl_clk:60,dev_atl0_atl_clk_parent_board_0_ext_refclk1_out:60,dev_atl0_atl_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_atl0_atl_clk_parent_hsdiv3_16fft_main_15_hsdivout1_clk:60,dev_atl0_atl_clk_parent_hsdiv3_16fft_main_4_hsdivout1_clk:60,dev_atl0_atl_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:60,dev_atl0_atl_clk_parent_postdiv3_16fft_main_0_hsdivout7_clk:60,dev_atl0_atl_io_port_atclk_out_0:60,dev_atl0_atl_io_port_atclk_out_1:60,dev_atl0_atl_io_port_atclk_out_2:60,dev_atl0_atl_io_port_atclk_out_3:60,dev_atl0_vbus_clk:60,dev_board0_audio_ext_refclk0_in:60,dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_board0_audio_ext_refclk0_in_parent_board_0_audio_ext_refclk0_out:60,dev_board0_audio_ext_refclk0_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:60,dev_board0_audio_ext_refclk0_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:60,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_0_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_0_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_10_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_10_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_11_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_11_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_1_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_1_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_2_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_2_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_3_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_3_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_4_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_4_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_5_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_5_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_6_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_6_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_7_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_7_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_8_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_8_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_9_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_9_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk0_out:60,dev_board0_audio_ext_refclk1_in:60,dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_board0_audio_ext_refclk1_in_parent_board_0_audio_ext_refclk1_out:60,dev_board0_audio_ext_refclk1_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:60,dev_board0_audio_ext_refclk1_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:60,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_0_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_0_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_10_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_10_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_11_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_11_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_1_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_1_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_2_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_2_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_3_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_3_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_4_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_4_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_5_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_5_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_6_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_6_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_7_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_7_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_8_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_8_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_9_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_9_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk1_out:60,dev_board0_audio_ext_refclk2_in:60,dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_board0_audio_ext_refclk2_in_parent_board_0_audio_ext_refclk2_out:60,dev_board0_audio_ext_refclk2_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:60,dev_board0_audio_ext_refclk2_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:60,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_0_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_0_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_10_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_10_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_11_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_11_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_1_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_1_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_2_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_2_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_3_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_3_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_4_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_4_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_5_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_5_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_6_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_6_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_7_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_7_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_8_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_8_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_9_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_9_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk2_out:60,dev_board0_audio_ext_refclk3_in:60,dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_board0_audio_ext_refclk3_in_parent_board_0_audio_ext_refclk3_out:60,dev_board0_audio_ext_refclk3_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:60,dev_board0_audio_ext_refclk3_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:60,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_0_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_0_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_10_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_10_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_11_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_11_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_1_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_1_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_2_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_2_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_3_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_3_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_4_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_4_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_5_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_5_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_6_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_6_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_7_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_7_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_8_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_8_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_9_mcasp_ahclkr_pout_0:60,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_9_mcasp_ahclkx_pout_0:60,dev_board0_audio_ext_refclk3_out:60,dev_board0_bus_ccdc0_pclk_out:[28,43],dev_board0_bus_cpts_rft_clk_out:[28,43],dev_board0_bus_dss0extpclkin_out:[28,43],dev_board0_bus_dss0pclk_in:[28,43],dev_board0_bus_ext_refclk1_out:[28,43],dev_board0_bus_gpmcclk_out:[28,43],dev_board0_bus_mcasp0aclkr_out:[28,43],dev_board0_bus_mcasp0aclkx_out:[28,43],dev_board0_bus_mcasp0ahclkr_out:[28,43],dev_board0_bus_mcasp0ahclkx_out:[28,43],dev_board0_bus_mcasp1aclkr_out:[28,43],dev_board0_bus_mcasp1aclkx_out:[28,43],dev_board0_bus_mcasp1ahclkr_out:[28,43],dev_board0_bus_mcasp1ahclkx_out:[28,43],dev_board0_bus_mcasp2aclkr_out:[28,43],dev_board0_bus_mcasp2aclkx_out:[28,43],dev_board0_bus_mcasp2ahclkr_out:[28,43],dev_board0_bus_mcasp2ahclkx_out:[28,43],dev_board0_bus_mcu_clkout_in:[28,43],dev_board0_bus_mcu_clkout_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk10:[28,43],dev_board0_bus_mcu_clkout_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk5:[28,43],dev_board0_bus_mcu_cpts_rft_clk_out:[28,43],dev_board0_bus_mcu_ext_refclk0_out:[28,43],dev_board0_bus_mcu_hyperbus_clk_in:43,dev_board0_bus_mcu_hyperbus_nclk_in:43,dev_board0_bus_mcu_obsclk_in:[28,43],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_clkout_clk:[28,43],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_clkout_clk_dup0:[28,43],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout1_clk:[28,43],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk:[28,43],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout3_clk:[28,43],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:[28,43],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[28,43],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout1_clk:[28,43],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[28,43],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:[28,43],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:[28,43],dev_board0_bus_mcu_obsclk_in_parent_gluelogic_lfosc_clk_bus_out:[28,43],dev_board0_bus_mcu_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_board0_bus_mcu_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk_dup0:[28,43],dev_board0_bus_mcu_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[28,43],dev_board0_bus_mcu_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[28,43],dev_board0_bus_mcu_ospi0clk_in:[28,43],dev_board0_bus_mcu_ospi0dqs_out:[28,43],dev_board0_bus_mcu_ospi0lbclko_in:[28,43],dev_board0_bus_mcu_ospi1clk_in:[28,43],dev_board0_bus_mcu_ospi1dqs_out:[28,43],dev_board0_bus_mcu_ospi1lbclko_in:[28,43],dev_board0_bus_mcu_rgmii1_rclk_out:[28,43],dev_board0_bus_mcu_rgmii1_tclk_out:[28,43],dev_board0_bus_mcu_rmii1_refclk_out:[28,43],dev_board0_bus_mcu_scl0_in:43,dev_board0_bus_mcu_spi0clk_out:[28,43],dev_board0_bus_mcu_spi1clk_out:[28,43],dev_board0_bus_mcu_sysclkout_in:[28,43],dev_board0_bus_obsclk_in:[28,43],dev_board0_bus_obsclk_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[28,43],dev_board0_bus_obsclk_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout1_clk:[28,43],dev_board0_bus_obsclk_in_parent_adpllljm_hsdiv_wrap_main_2_bus_clkout_clk:[28,43],dev_board0_bus_obsclk_in_parent_adpllljm_wrap_main_1_bus_clkout_clk:[28,43],dev_board0_bus_obsclk_in_parent_adpllljm_wrap_main_3_bus_clkout_clk:[28,43],dev_board0_bus_obsclk_in_parent_adpllljm_wrap_main_4_bus_clkout_clk:[28,43],dev_board0_bus_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[28,43],dev_board0_bus_obsclk_in_parent_adpllm_wrap_main_6_bus_clkout_clk:[28,43],dev_board0_bus_obsclk_in_parent_adpllm_wrap_main_7_bus_clkout_clk:[28,43],dev_board0_bus_obsclk_in_parent_board_0_hfosc1_clk_out:[28,43],dev_board0_bus_obsclk_in_parent_gluelogic_lfosc_clk_bus_out:[28,43],dev_board0_bus_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_board0_bus_obsclk_in_parent_navss256l_main_0_bus_cpts0_genf2_0:43,dev_board0_bus_obsclk_in_parent_navss256l_main_0_bus_cpts0_genf3_0:43,dev_board0_bus_obsclk_in_parent_navss256l_main_0_bus_cpts0_genf4_0:43,dev_board0_bus_obsclk_in_parent_navss256l_main_0_bus_cpts0_genf5_0:43,dev_board0_bus_pcie1refclkm_out:43,dev_board0_bus_pcie1refclkp_out:43,dev_board0_bus_prg0_rgmii1_rclk_out:[28,43],dev_board0_bus_prg0_rgmii1_tclk_in:43,dev_board0_bus_prg0_rgmii1_tclk_out:28,dev_board0_bus_prg0_rgmii2_rclk_out:[28,43],dev_board0_bus_prg0_rgmii2_tclk_in:43,dev_board0_bus_prg0_rgmii2_tclk_out:28,dev_board0_bus_prg1_rgmii1_rclk_out:[28,43],dev_board0_bus_prg1_rgmii1_tclk_in:43,dev_board0_bus_prg1_rgmii1_tclk_out:28,dev_board0_bus_prg1_rgmii2_rclk_out:[28,43],dev_board0_bus_prg1_rgmii2_tclk_out:28,dev_board0_bus_prg2_rgmii1_rclk_out:[28,43],dev_board0_bus_prg2_rgmii1_tclk_in:43,dev_board0_bus_prg2_rgmii1_tclk_out:28,dev_board0_bus_prg2_rgmii2_rclk_out:[28,43],dev_board0_bus_prg2_rgmii2_tclk_in:43,dev_board0_bus_prg2_rgmii2_tclk_out:28,dev_board0_bus_refclk0m_in:43,dev_board0_bus_refclk0m_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:43,dev_board0_bus_refclk0m_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:43,dev_board0_bus_refclk0m_in_parent_board_0_hfosc1_clk_out:43,dev_board0_bus_refclk0m_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:43,dev_board0_bus_refclk0p_in:[28,43],dev_board0_bus_refclk0p_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[28,43],dev_board0_bus_refclk0p_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:[28,43],dev_board0_bus_refclk0p_in_parent_board_0_hfosc1_clk_out:[28,43],dev_board0_bus_refclk0p_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_board0_bus_refclk1m_in:43,dev_board0_bus_refclk1m_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:43,dev_board0_bus_refclk1m_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:43,dev_board0_bus_refclk1m_in_parent_board_0_hfosc1_clk_out:43,dev_board0_bus_refclk1m_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:43,dev_board0_bus_refclk1p_in:[28,43],dev_board0_bus_refclk1p_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[28,43],dev_board0_bus_refclk1p_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:[28,43],dev_board0_bus_refclk1p_in_parent_board_0_hfosc1_clk_out:[28,43],dev_board0_bus_refclk1p_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_board0_bus_scl0_in:43,dev_board0_bus_scl1_in:43,dev_board0_bus_scl2_in:43,dev_board0_bus_scl3_in:43,dev_board0_bus_spi0clk_out:[28,43],dev_board0_bus_spi1clk_out:[28,43],dev_board0_bus_spi2clk_out:[28,43],dev_board0_bus_spi3clk_out:[28,43],dev_board0_bus_sysclkout_in:[28,43],dev_board0_bus_usb0refclkm_out:43,dev_board0_bus_usb0refclkp_out:43,dev_board0_bus_wkup_scl0_in:43,dev_board0_bus_wkup_tck_out:[28,43],dev_board0_clkout_in:60,dev_board0_clkout_in_parent_hsdiv4_16fft_main_3_hsdivout0_clk10:60,dev_board0_clkout_in_parent_hsdiv4_16fft_main_3_hsdivout0_clk5:60,dev_board0_cpts0_rft_clk_out:60,dev_board0_ddr0_ck0_in:60,dev_board0_ddr0_ck0_n_in:60,dev_board0_dsi_txclkn_in:60,dev_board0_dsi_txclkp_in:60,dev_board0_ext_refclk1_out:60,dev_board0_gpmc0_clk_in:60,dev_board0_gpmc0_clk_out:60,dev_board0_gpmc0_fclk_mux_in:60,dev_board0_hfosc1_clk_out:[28,43,60],dev_board0_i2c0_scl_out:60,dev_board0_i2c1_scl_out:60,dev_board0_i2c2_scl_out:60,dev_board0_i2c3_scl_out:60,dev_board0_i2c4_scl_out:60,dev_board0_i2c5_scl_out:60,dev_board0_i2c6_scl_out:60,dev_board0_i3c0_scl_in:60,dev_board0_i3c0_scl_out:60,dev_board0_led_clk_out:60,dev_board0_mcasp0_aclkr_in:60,dev_board0_mcasp0_aclkr_out:60,dev_board0_mcasp0_aclkx_in:60,dev_board0_mcasp0_aclkx_out:60,dev_board0_mcasp0_afsr_out:60,dev_board0_mcasp0_afsx_out:60,dev_board0_mcasp10_aclkr_in:60,dev_board0_mcasp10_aclkr_out:60,dev_board0_mcasp10_aclkx_in:60,dev_board0_mcasp10_aclkx_out:60,dev_board0_mcasp10_afsr_out:60,dev_board0_mcasp10_afsx_out:60,dev_board0_mcasp11_aclkr_in:60,dev_board0_mcasp11_aclkr_out:60,dev_board0_mcasp11_aclkx_in:60,dev_board0_mcasp11_aclkx_out:60,dev_board0_mcasp11_afsr_out:60,dev_board0_mcasp11_afsx_out:60,dev_board0_mcasp1_aclkr_in:60,dev_board0_mcasp1_aclkr_out:60,dev_board0_mcasp1_aclkx_in:60,dev_board0_mcasp1_aclkx_out:60,dev_board0_mcasp1_afsr_out:60,dev_board0_mcasp1_afsx_out:60,dev_board0_mcasp2_aclkr_in:60,dev_board0_mcasp2_aclkr_out:60,dev_board0_mcasp2_aclkx_in:60,dev_board0_mcasp2_aclkx_out:60,dev_board0_mcasp2_afsr_out:60,dev_board0_mcasp2_afsx_out:60,dev_board0_mcasp3_aclkr_in:60,dev_board0_mcasp3_aclkr_out:60,dev_board0_mcasp3_aclkx_in:60,dev_board0_mcasp3_aclkx_out:60,dev_board0_mcasp3_afsr_out:60,dev_board0_mcasp3_afsx_out:60,dev_board0_mcasp4_aclkr_in:60,dev_board0_mcasp4_aclkr_out:60,dev_board0_mcasp4_aclkx_in:60,dev_board0_mcasp4_aclkx_out:60,dev_board0_mcasp4_afsr_out:60,dev_board0_mcasp4_afsx_out:60,dev_board0_mcasp5_aclkr_in:60,dev_board0_mcasp5_aclkr_out:60,dev_board0_mcasp5_aclkx_in:60,dev_board0_mcasp5_aclkx_out:60,dev_board0_mcasp5_afsr_out:60,dev_board0_mcasp5_afsx_out:60,dev_board0_mcasp6_aclkr_in:60,dev_board0_mcasp6_aclkr_out:60,dev_board0_mcasp6_aclkx_in:60,dev_board0_mcasp6_aclkx_out:60,dev_board0_mcasp6_afsr_out:60,dev_board0_mcasp6_afsx_out:60,dev_board0_mcasp7_aclkr_in:60,dev_board0_mcasp7_aclkr_out:60,dev_board0_mcasp7_aclkx_in:60,dev_board0_mcasp7_aclkx_out:60,dev_board0_mcasp7_afsr_out:60,dev_board0_mcasp7_afsx_out:60,dev_board0_mcasp8_aclkr_in:60,dev_board0_mcasp8_aclkr_out:60,dev_board0_mcasp8_aclkx_in:60,dev_board0_mcasp8_aclkx_out:60,dev_board0_mcasp8_afsr_out:60,dev_board0_mcasp8_afsx_out:60,dev_board0_mcasp9_aclkr_in:60,dev_board0_mcasp9_aclkr_out:60,dev_board0_mcasp9_aclkx_in:60,dev_board0_mcasp9_aclkx_out:60,dev_board0_mcasp9_afsr_out:60,dev_board0_mcasp9_afsx_out:60,dev_board0_mcu_clkout0_in:60,dev_board0_mcu_clkout0_in_parent_hsdiv4_16fft_mcu_2_hsdivout0_clk4:60,dev_board0_mcu_clkout0_in_parent_hsdiv4_16fft_mcu_2_hsdivout0_clk9:60,dev_board0_mcu_cpts0_rft_clk_out:60,dev_board0_mcu_ext_refclk0_out:60,dev_board0_mcu_hyperbus0_ck_in:60,dev_board0_mcu_hyperbus0_ckn_in:60,dev_board0_mcu_i2c0_scl_in:60,dev_board0_mcu_i2c0_scl_out:60,dev_board0_mcu_i2c1_scl_out:60,dev_board0_mcu_i3c0_scl_in:60,dev_board0_mcu_i3c0_scl_out:60,dev_board0_mcu_i3c1_scl_in:60,dev_board0_mcu_i3c1_scl_out:60,dev_board0_mcu_mdio0_mdc_in:60,dev_board0_mcu_obsclk0_in:60,dev_board0_mcu_obsclk0_in_parent_gluelogic_hfosc0_clkout:60,dev_board0_mcu_obsclk0_in_parent_mcu_obsclk_div_out0:60,dev_board0_mcu_ospi0_clk_in:60,dev_board0_mcu_ospi0_dqs_out:60,dev_board0_mcu_ospi0_lbclko_in:60,dev_board0_mcu_ospi1_clk_in:60,dev_board0_mcu_ospi1_dqs_out:60,dev_board0_mcu_ospi1_lbclko_in:60,dev_board0_mcu_rgmii1_rxc_out:60,dev_board0_mcu_rgmii1_txc_in:60,dev_board0_mcu_rgmii1_txc_out:60,dev_board0_mcu_rmii1_ref_clk_out:60,dev_board0_mcu_spi0_clk_in:60,dev_board0_mcu_spi1_clk_in:60,dev_board0_mcu_sysclkout0_in:60,dev_board0_mdio0_mdc_in:60,dev_board0_mlb0_mlbclk_out:60,dev_board0_mlb0_mlbcp_out:60,dev_board0_mmc0_clk_in:60,dev_board0_mmc1_clk_in:60,dev_board0_mmc2_clk_in:60,dev_board0_obsclk0_in:60,dev_board0_obsclk0_in_parent_board_0_hfosc1_clk_out:60,dev_board0_obsclk0_in_parent_gluelogic_hfosc0_clkout:60,dev_board0_obsclk0_in_parent_gluelogic_lpxosc_clkout:60,dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_12_hsdivout0_clk:60,dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_24_hsdivout0_clk:60,dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_6_hsdivout0_clk:60,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_14_hsdivout0_clk:60,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_16_hsdivout0_clk:60,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_17_hsdivout0_clk:60,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_18_hsdivout0_clk:60,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_19_hsdivout0_clk:60,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_23_hsdivout0_clk:60,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_25_hsdivout0_clk:60,dev_board0_obsclk0_in_parent_hsdiv3_16fft_main_15_hsdivout0_clk:60,dev_board0_obsclk0_in_parent_hsdiv3_16fft_main_4_hsdivout0_clk:60,dev_board0_obsclk0_in_parent_hsdiv3_16fft_main_5_hsdivout0_clk:60,dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_0_hsdivout0_clk:60,dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_0_hsdivout0_clk_dup0:60,dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_1_hsdivout0_clk:60,dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_2_hsdivout0_clk:60,dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_3_hsdivout0_clk:60,dev_board0_obsclk0_in_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:60,dev_board0_obsclk0_in_parent_navss512l_main_0_cpts0_genf3_0:60,dev_board0_obsclk0_in_parent_obsclk1_mux_out0:60,dev_board0_obsclk1_in:60,dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_7_hsdivout0_clk3:60,dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_8_hsdivout0_clk7:60,dev_board0_obsclk1_in_parent_hsdiv3_16fft_main_13_hsdivout0_clk3:60,dev_board0_pcie_refclk0n_out:60,dev_board0_pcie_refclk0p_out:60,dev_board0_pcie_refclk1n_out:60,dev_board0_pcie_refclk1p_out:60,dev_board0_pcie_refclk2n_out:60,dev_board0_pcie_refclk2p_out:60,dev_board0_pcie_refclk3n_out:60,dev_board0_pcie_refclk3p_out:60,dev_board0_prg0_mdio0_mdc_in:60,dev_board0_prg0_rgmii1_rxc_out:60,dev_board0_prg0_rgmii1_txc_in:60,dev_board0_prg0_rgmii1_txc_out:60,dev_board0_prg0_rgmii2_rxc_out:60,dev_board0_prg0_rgmii2_txc_in:60,dev_board0_prg0_rgmii2_txc_out:60,dev_board0_prg1_mdio0_mdc_in:60,dev_board0_prg1_rgmii1_rxc_out:60,dev_board0_prg1_rgmii1_txc_in:60,dev_board0_prg1_rgmii1_txc_out:60,dev_board0_prg1_rgmii2_rxc_out:60,dev_board0_prg1_rgmii2_txc_in:60,dev_board0_prg1_rgmii2_txc_out:60,dev_board0_rgmii3_rxc_out:60,dev_board0_rgmii4_rxc_out:60,dev_board0_rgmii5_rxc_out:60,dev_board0_rgmii6_rxc_out:60,dev_board0_rgmii7_rxc_out:60,dev_board0_rgmii8_rxc_out:60,dev_board0_rmii_ref_clk_out:60,dev_board0_spi0_clk_in:60,dev_board0_spi1_clk_in:60,dev_board0_spi2_clk_in:60,dev_board0_spi3_clk_in:60,dev_board0_spi5_clk_in:60,dev_board0_spi6_clk_in:60,dev_board0_spi7_clk_in:60,dev_board0_sysclkout0_in:60,dev_board0_tck_out:60,dev_board0_trc_clk_in:60,dev_board0_ufs0_ref_clk_in:60,dev_board0_vout1_extpclkin_out:60,dev_board0_vout1_pclk_in:60,dev_board0_vout2_extpclkin_out:60,dev_board0_vout2_pclk_in:60,dev_board0_vpfe0_pclk_out:60,dev_board0_wkup_i2c0_scl_in:60,dev_board0_wkup_i2c0_scl_out:60,dev_c66ss0_core0_gem_clk2_out_clk:60,dev_c66ss0_core0_gem_pbist_rom_clk:60,dev_c66ss0_core0_gem_trc_clk:60,dev_c66ss0_introuter0_intr_clk:60,dev_c66ss1_core0_gem_clk2_out_clk:60,dev_c66ss1_core0_gem_pbist_rom_clk:60,dev_c66ss1_core0_gem_trc_clk:60,dev_c66ss1_introuter0_intr_clk:60,dev_c71ss0_c7x_clk:60,dev_c71ss0_mma_mma_clk:60,dev_c71ss0_mma_pll_ctrl_clk:60,dev_c71ss0_pll_ctrl_clk:60,dev_cal0_bus_clk:[28,43],dev_cal0_bus_cp_c_clk:[28,43],dev_cbass0_bus_main_sysclk0_2_clk:[28,43],dev_cbass0_bus_main_sysclk0_4_clk:[28,43],dev_cbass_debug0_bus_main_sysclk0_2_clk:[28,43],dev_cbass_debug0_bus_main_sysclk0_4_clk:[28,43],dev_cbass_fw0_bus_main_sysclk0_2_clk:[28,43],dev_cbass_fw0_bus_main_sysclk0_4_clk:[28,43],dev_cbass_infra0_bus_gtc_clock_1_clk:[28,43],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[28,43],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[28,43],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_cpts_rft_clk_out:[28,43],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_ext_refclk1_out:[28,43],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[28,43],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,43],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[28,43],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[28,43],dev_cbass_infra0_bus_main_sysclk0_2_clk:[28,43],dev_cbass_infra0_bus_main_sysclk0_4_clk:[28,43],dev_ccdebugss0_bus_atb0_clk:[28,43],dev_ccdebugss0_bus_atb1_clk:[28,43],dev_ccdebugss0_bus_cfg_clk:[28,43],dev_ccdebugss0_bus_dbg_clk:[28,43],dev_ccdebugss0_bus_sys_clk:[28,43],dev_cmpevent_intrtr0_bus_intr_clk:[28,43],dev_cmpevent_intrtr0_intr_clk:60,dev_compute_cluster0_cfg_wrap_clk4_clk:60,dev_compute_cluster0_clec_clk1_clk:60,dev_compute_cluster0_clec_clk4_clk:60,dev_compute_cluster0_core_core_clk1_clk:60,dev_compute_cluster0_core_core_psil_leaf_clk:60,dev_compute_cluster0_ddr32ss_emif0_ew_ddrss_ddr_pll_clk:60,dev_compute_cluster0_ddr32ss_emif0_ew_pll_ctrl_clk:60,dev_compute_cluster0_debug_wrap_clk1_clk_clk:60,dev_compute_cluster0_debug_wrap_clk2_clk_clk:60,dev_compute_cluster0_dmsc_wrap_clk4_clk_clk:60,dev_compute_cluster0_en_msmc_domain_msmc_clk1_clk:60,dev_compute_cluster0_gic500ss_vclk_clk:60,dev_compute_cluster0_pbist_wrap_divh_clk2_clk_clk:60,dev_compute_cluster0_pbist_wrap_divh_clk4_clk_clk:60,dev_compute_cluster0_pbist_wrap_divp_clk1_clk_clk:60,dev_compute_cluster_a53_0_bus_arm0_clk:[28,43],dev_compute_cluster_a53_1_bus_arm0_clk:[28,43],dev_compute_cluster_a53_2_bus_arm1_clk:[28,43],dev_compute_cluster_a53_3_bus_arm1_clk:[28,43],dev_compute_cluster_cpac0_bus_arm0_clk:43,dev_compute_cluster_cpac1_bus_arm1_clk:43,dev_compute_cluster_msmc0_bus_msmc_clk:[28,43],dev_compute_cluster_msmc0_bus_tb_soc_gic_clk:43,dev_compute_cluster_msmc0_bus_tb_soc_vbusp_cfg_clk:43,dev_compute_cluster_msmc0_bus_tb_soc_vbusp_dbg_clk:43,dev_compute_cluster_msmc0_bus_tb_soc_vbusp_dmsc_clk:43,dev_compute_cluster_pbist0_bus_divh_clk4_clk_clk:28,dev_compute_cluster_pbist0_bus_divp_clk1_clk_clk:28,dev_cpsw0_cppi_clk_clk:60,dev_cpsw0_cpts_genf0_0:60,dev_cpsw0_cpts_rft_clk:60,dev_cpsw0_cpts_rft_clk_parent_board_0_cpts0_rft_clk_out:60,dev_cpsw0_cpts_rft_clk_parent_board_0_ext_refclk1_out:60,dev_cpsw0_cpts_rft_clk_parent_board_0_mcu_cpts0_rft_clk_out:60,dev_cpsw0_cpts_rft_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:60,dev_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:60,dev_cpsw0_cpts_rft_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:60,dev_cpsw0_cpts_rft_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:60,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:60,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:60,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:60,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:60,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:60,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:60,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:60,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:60,dev_cpsw0_gmii1_mr_clk:60,dev_cpsw0_gmii1_mt_clk:60,dev_cpsw0_gmii2_mr_clk:60,dev_cpsw0_gmii2_mt_clk:60,dev_cpsw0_gmii3_mr_clk:60,dev_cpsw0_gmii3_mt_clk:60,dev_cpsw0_gmii4_mr_clk:60,dev_cpsw0_gmii4_mt_clk:60,dev_cpsw0_gmii5_mr_clk:60,dev_cpsw0_gmii5_mt_clk:60,dev_cpsw0_gmii6_mr_clk:60,dev_cpsw0_gmii6_mt_clk:60,dev_cpsw0_gmii7_mr_clk:60,dev_cpsw0_gmii7_mt_clk:60,dev_cpsw0_gmii8_mr_clk:60,dev_cpsw0_gmii8_mt_clk:60,dev_cpsw0_gmii_rft_clk:60,dev_cpsw0_mdio_mdclk_o_0:60,dev_cpsw0_rgmii_mhz_250_clk:60,dev_cpsw0_rgmii_mhz_50_clk:60,dev_cpsw0_rgmii_mhz_5_clk:60,dev_cpsw0_rmii_mhz_50_clk:60,dev_cpsw0_serdes1_refclk:60,dev_cpsw0_serdes1_rxclk:60,dev_cpsw0_serdes1_rxfclk:60,dev_cpsw0_serdes1_txclk:60,dev_cpsw0_serdes1_txfclk:60,dev_cpsw0_serdes1_txmclk:60,dev_cpsw0_serdes2_refclk:60,dev_cpsw0_serdes2_rxclk:60,dev_cpsw0_serdes2_rxfclk:60,dev_cpsw0_serdes2_txclk:60,dev_cpsw0_serdes2_txfclk:60,dev_cpsw0_serdes2_txmclk:60,dev_cpsw0_serdes3_refclk:60,dev_cpsw0_serdes3_rxclk:60,dev_cpsw0_serdes3_rxfclk:60,dev_cpsw0_serdes3_txclk:60,dev_cpsw0_serdes3_txfclk:60,dev_cpsw0_serdes3_txmclk:60,dev_cpsw0_serdes4_refclk:60,dev_cpsw0_serdes4_rxclk:60,dev_cpsw0_serdes4_rxfclk:60,dev_cpsw0_serdes4_txclk:60,dev_cpsw0_serdes4_txfclk:60,dev_cpsw0_serdes4_txmclk:60,dev_cpsw0_serdes5_refclk:60,dev_cpsw0_serdes5_rxclk:60,dev_cpsw0_serdes5_rxfclk:60,dev_cpsw0_serdes5_txclk:60,dev_cpsw0_serdes5_txfclk:60,dev_cpsw0_serdes5_txmclk:60,dev_cpsw0_serdes6_refclk:60,dev_cpsw0_serdes6_rxclk:60,dev_cpsw0_serdes6_rxfclk:60,dev_cpsw0_serdes6_txclk:60,dev_cpsw0_serdes6_txfclk:60,dev_cpsw0_serdes6_txmclk:60,dev_cpsw0_serdes7_refclk:60,dev_cpsw0_serdes7_rxclk:60,dev_cpsw0_serdes7_rxfclk:60,dev_cpsw0_serdes7_txclk:60,dev_cpsw0_serdes7_txfclk:60,dev_cpsw0_serdes7_txmclk:60,dev_cpsw0_serdes8_refclk:60,dev_cpsw0_serdes8_rxclk:60,dev_cpsw0_serdes8_rxfclk:60,dev_cpsw0_serdes8_txclk:60,dev_cpsw0_serdes8_txfclk:60,dev_cpsw0_serdes8_txmclk:60,dev_cpt2_aggr0_bus_vclk_clk:[28,43],dev_cpt2_aggr0_vclk_clk:60,dev_cpt2_aggr1_vclk_clk:60,dev_cpt2_aggr2_vclk_clk:60,dev_cpt2_probe_vbusm_main_cal0_0_bus_probe_clk:[28,43],dev_cpt2_probe_vbusm_main_cal0_0_bus_vbus_clk:[28,43],dev_cpt2_probe_vbusm_main_dss_2_bus_probe_clk:[28,43],dev_cpt2_probe_vbusm_main_dss_2_bus_vbus_clk:[28,43],dev_cpt2_probe_vbusm_main_navddrhi_5_bus_probe_clk:[28,43],dev_cpt2_probe_vbusm_main_navddrhi_5_bus_vbus_clk:[28,43],dev_cpt2_probe_vbusm_main_navddrlo_6_bus_probe_clk:[28,43],dev_cpt2_probe_vbusm_main_navddrlo_6_bus_vbus_clk:[28,43],dev_cpt2_probe_vbusm_main_navsramhi_3_bus_probe_clk:[28,43],dev_cpt2_probe_vbusm_main_navsramhi_3_bus_vbus_clk:[28,43],dev_cpt2_probe_vbusm_main_navsramlo_4_bus_probe_clk:[28,43],dev_cpt2_probe_vbusm_main_navsramlo_4_bus_vbus_clk:[28,43],dev_cpt2_probe_vbusm_mcu_export_slv_0_bus_probe_clk:[28,43],dev_cpt2_probe_vbusm_mcu_export_slv_0_bus_vbus_clk:[28,43],dev_cpt2_probe_vbusm_mcu_fss_s0_2_bus_probe_clk:[28,43],dev_cpt2_probe_vbusm_mcu_fss_s0_2_bus_vbus_clk:[28,43],dev_cpt2_probe_vbusm_mcu_fss_s1_3_bus_probe_clk:[28,43],dev_cpt2_probe_vbusm_mcu_fss_s1_3_bus_vbus_clk:[28,43],dev_cpt2_probe_vbusm_mcu_sram_slv_1_bus_probe_clk:[28,43],dev_cpt2_probe_vbusm_mcu_sram_slv_1_bus_vbus_clk:[28,43],dev_csi_psilss0_main_clk:60,dev_csi_rx_if0_main_clk_clk:60,dev_csi_rx_if0_ppi_rx_byte_clk:60,dev_csi_rx_if0_vbus_clk_clk:60,dev_csi_rx_if0_vp_clk_clk:60,dev_csi_rx_if1_main_clk_clk:60,dev_csi_rx_if1_ppi_rx_byte_clk:60,dev_csi_rx_if1_vbus_clk_clk:60,dev_csi_rx_if1_vp_clk_clk:60,dev_csi_tx_if0_dphy_txbyteclkhs_cl_clk:60,dev_csi_tx_if0_esc_clk_clk:60,dev_csi_tx_if0_main_clk_clk:60,dev_csi_tx_if0_vbus_clk_clk:60,dev_ctrl_mmr0_bus_vbusp_clk:[28,43],dev_dcc0_bus_dcc_clksrc0_clk:[28,43],dev_dcc0_bus_dcc_clksrc1_clk:[28,43],dev_dcc0_bus_dcc_clksrc2_clk:[28,43],dev_dcc0_bus_dcc_clksrc3_clk:[28,43],dev_dcc0_bus_dcc_clksrc4_clk:[28,43],dev_dcc0_bus_dcc_clksrc5_clk:[28,43],dev_dcc0_bus_dcc_clksrc6_clk:[28,43],dev_dcc0_bus_dcc_input00_clk:[28,43],dev_dcc0_bus_dcc_input01_clk:[28,43],dev_dcc0_bus_dcc_input02_clk:[28,43],dev_dcc0_bus_dcc_input10_clk:[28,43],dev_dcc0_bus_vbus_clk:[28,43],dev_dcc0_dcc_clksrc0_clk:60,dev_dcc0_dcc_clksrc1_clk:60,dev_dcc0_dcc_clksrc2_clk:60,dev_dcc0_dcc_clksrc3_clk:60,dev_dcc0_dcc_clksrc4_clk:60,dev_dcc0_dcc_clksrc5_clk:60,dev_dcc0_dcc_clksrc6_clk:60,dev_dcc0_dcc_clksrc7_clk:60,dev_dcc0_dcc_input00_clk:60,dev_dcc0_dcc_input01_clk:60,dev_dcc0_dcc_input02_clk:60,dev_dcc0_dcc_input10_clk:60,dev_dcc0_vbus_clk:60,dev_dcc10_dcc_clksrc0_clk:60,dev_dcc10_dcc_clksrc1_clk:60,dev_dcc10_dcc_clksrc2_clk:60,dev_dcc10_dcc_clksrc3_clk:60,dev_dcc10_dcc_clksrc4_clk:60,dev_dcc10_dcc_clksrc5_clk:60,dev_dcc10_dcc_clksrc6_clk:60,dev_dcc10_dcc_clksrc7_clk:60,dev_dcc10_dcc_input00_clk:60,dev_dcc10_dcc_input01_clk:60,dev_dcc10_dcc_input02_clk:60,dev_dcc10_dcc_input10_clk:60,dev_dcc10_vbus_clk:60,dev_dcc11_dcc_clksrc0_clk:60,dev_dcc11_dcc_clksrc1_clk:60,dev_dcc11_dcc_clksrc2_clk:60,dev_dcc11_dcc_clksrc3_clk:60,dev_dcc11_dcc_clksrc4_clk:60,dev_dcc11_dcc_clksrc5_clk:60,dev_dcc11_dcc_clksrc6_clk:60,dev_dcc11_dcc_clksrc7_clk:60,dev_dcc11_dcc_input00_clk:60,dev_dcc11_dcc_input01_clk:60,dev_dcc11_dcc_input02_clk:60,dev_dcc11_dcc_input10_clk:60,dev_dcc11_vbus_clk:60,dev_dcc12_dcc_clksrc0_clk:60,dev_dcc12_dcc_clksrc1_clk:60,dev_dcc12_dcc_clksrc2_clk:60,dev_dcc12_dcc_clksrc3_clk:60,dev_dcc12_dcc_clksrc4_clk:60,dev_dcc12_dcc_clksrc5_clk:60,dev_dcc12_dcc_clksrc6_clk:60,dev_dcc12_dcc_clksrc7_clk:60,dev_dcc12_dcc_input00_clk:60,dev_dcc12_dcc_input01_clk:60,dev_dcc12_dcc_input02_clk:60,dev_dcc12_dcc_input10_clk:60,dev_dcc12_vbus_clk:60,dev_dcc1_bus_dcc_clksrc0_clk:[28,43],dev_dcc1_bus_dcc_clksrc1_clk:[28,43],dev_dcc1_bus_dcc_clksrc2_clk:[28,43],dev_dcc1_bus_dcc_clksrc3_clk:[28,43],dev_dcc1_bus_dcc_clksrc4_clk:[28,43],dev_dcc1_bus_dcc_clksrc5_clk:[28,43],dev_dcc1_bus_dcc_clksrc6_clk:[28,43],dev_dcc1_bus_dcc_clksrc7_clk:[28,43],dev_dcc1_bus_dcc_input00_clk:[28,43],dev_dcc1_bus_dcc_input01_clk:[28,43],dev_dcc1_bus_dcc_input02_clk:[28,43],dev_dcc1_bus_dcc_input10_clk:[28,43],dev_dcc1_bus_vbus_clk:[28,43],dev_dcc1_dcc_clksrc0_clk:60,dev_dcc1_dcc_clksrc1_clk:60,dev_dcc1_dcc_clksrc2_clk:60,dev_dcc1_dcc_clksrc3_clk:60,dev_dcc1_dcc_clksrc4_clk:60,dev_dcc1_dcc_clksrc5_clk:60,dev_dcc1_dcc_clksrc6_clk:60,dev_dcc1_dcc_clksrc7_clk:60,dev_dcc1_dcc_input00_clk:60,dev_dcc1_dcc_input01_clk:60,dev_dcc1_dcc_input02_clk:60,dev_dcc1_dcc_input10_clk:60,dev_dcc1_vbus_clk:60,dev_dcc2_bus_dcc_clksrc0_clk:[28,43],dev_dcc2_bus_dcc_clksrc1_clk:[28,43],dev_dcc2_bus_dcc_clksrc2_clk:[28,43],dev_dcc2_bus_dcc_clksrc3_clk:[28,43],dev_dcc2_bus_dcc_clksrc4_clk:[28,43],dev_dcc2_bus_dcc_clksrc5_clk:[28,43],dev_dcc2_bus_dcc_clksrc6_clk:[28,43],dev_dcc2_bus_dcc_clksrc7_clk:[28,43],dev_dcc2_bus_dcc_input00_clk:[28,43],dev_dcc2_bus_dcc_input01_clk:[28,43],dev_dcc2_bus_dcc_input02_clk:[28,43],dev_dcc2_bus_dcc_input10_clk:[28,43],dev_dcc2_bus_vbus_clk:[28,43],dev_dcc2_dcc_clksrc0_clk:60,dev_dcc2_dcc_clksrc1_clk:60,dev_dcc2_dcc_clksrc2_clk:60,dev_dcc2_dcc_clksrc3_clk:60,dev_dcc2_dcc_clksrc4_clk:60,dev_dcc2_dcc_clksrc5_clk:60,dev_dcc2_dcc_clksrc6_clk:60,dev_dcc2_dcc_clksrc7_clk:60,dev_dcc2_dcc_input00_clk:60,dev_dcc2_dcc_input01_clk:60,dev_dcc2_dcc_input02_clk:60,dev_dcc2_dcc_input10_clk:60,dev_dcc2_vbus_clk:60,dev_dcc3_bus_dcc_clksrc0_clk:[28,43],dev_dcc3_bus_dcc_clksrc1_clk:[28,43],dev_dcc3_bus_dcc_clksrc2_clk:[28,43],dev_dcc3_bus_dcc_clksrc3_clk:[28,43],dev_dcc3_bus_dcc_clksrc4_clk:[28,43],dev_dcc3_bus_dcc_clksrc5_clk:[28,43],dev_dcc3_bus_dcc_clksrc7_clk:[28,43],dev_dcc3_bus_dcc_input00_clk:[28,43],dev_dcc3_bus_dcc_input01_clk:[28,43],dev_dcc3_bus_dcc_input02_clk:[28,43],dev_dcc3_bus_dcc_input10_clk:[28,43],dev_dcc3_bus_vbus_clk:[28,43],dev_dcc3_dcc_clksrc0_clk:60,dev_dcc3_dcc_clksrc1_clk:60,dev_dcc3_dcc_clksrc2_clk:60,dev_dcc3_dcc_clksrc3_clk:60,dev_dcc3_dcc_clksrc4_clk:60,dev_dcc3_dcc_clksrc5_clk:60,dev_dcc3_dcc_clksrc6_clk:60,dev_dcc3_dcc_clksrc7_clk:60,dev_dcc3_dcc_input00_clk:60,dev_dcc3_dcc_input01_clk:60,dev_dcc3_dcc_input02_clk:60,dev_dcc3_dcc_input10_clk:60,dev_dcc3_vbus_clk:60,dev_dcc4_bus_dcc_clksrc0_clk:[28,43],dev_dcc4_bus_dcc_clksrc2_clk:[28,43],dev_dcc4_bus_dcc_clksrc3_clk:[28,43],dev_dcc4_bus_dcc_clksrc4_clk:[28,43],dev_dcc4_bus_dcc_clksrc5_clk:[28,43],dev_dcc4_bus_dcc_clksrc6_clk:[28,43],dev_dcc4_bus_dcc_clksrc7_clk:[28,43],dev_dcc4_bus_dcc_input00_clk:[28,43],dev_dcc4_bus_dcc_input01_clk:[28,43],dev_dcc4_bus_dcc_input02_clk:[28,43],dev_dcc4_bus_dcc_input10_clk:[28,43],dev_dcc4_bus_vbus_clk:[28,43],dev_dcc4_dcc_clksrc0_clk:60,dev_dcc4_dcc_clksrc1_clk:60,dev_dcc4_dcc_clksrc2_clk:60,dev_dcc4_dcc_clksrc3_clk:60,dev_dcc4_dcc_clksrc4_clk:60,dev_dcc4_dcc_clksrc5_clk:60,dev_dcc4_dcc_clksrc6_clk:60,dev_dcc4_dcc_clksrc7_clk:60,dev_dcc4_dcc_input00_clk:60,dev_dcc4_dcc_input01_clk:60,dev_dcc4_dcc_input02_clk:60,dev_dcc4_dcc_input10_clk:60,dev_dcc4_vbus_clk:60,dev_dcc5_bus_dcc_clksrc0_clk:[28,43],dev_dcc5_bus_dcc_clksrc1_clk:[28,43],dev_dcc5_bus_dcc_clksrc2_clk:[28,43],dev_dcc5_bus_dcc_clksrc3_clk:[28,43],dev_dcc5_bus_dcc_clksrc4_clk:[28,43],dev_dcc5_bus_dcc_clksrc5_clk:[28,43],dev_dcc5_bus_dcc_clksrc6_clk:[28,43],dev_dcc5_bus_dcc_clksrc7_clk:[28,43],dev_dcc5_bus_dcc_input00_clk:[28,43],dev_dcc5_bus_dcc_input01_clk:[28,43],dev_dcc5_bus_dcc_input02_clk:[28,43],dev_dcc5_bus_dcc_input10_clk:[28,43],dev_dcc5_bus_vbus_clk:[28,43],dev_dcc5_dcc_clksrc0_clk:60,dev_dcc5_dcc_clksrc1_clk:60,dev_dcc5_dcc_clksrc2_clk:60,dev_dcc5_dcc_clksrc3_clk:60,dev_dcc5_dcc_clksrc4_clk:60,dev_dcc5_dcc_clksrc5_clk:60,dev_dcc5_dcc_clksrc6_clk:60,dev_dcc5_dcc_clksrc7_clk:60,dev_dcc5_dcc_input00_clk:60,dev_dcc5_dcc_input01_clk:60,dev_dcc5_dcc_input02_clk:60,dev_dcc5_dcc_input10_clk:60,dev_dcc5_vbus_clk:60,dev_dcc6_bus_dcc_clksrc0_clk:[28,43],dev_dcc6_bus_dcc_clksrc1_clk:[28,43],dev_dcc6_bus_dcc_clksrc2_clk:[28,43],dev_dcc6_bus_dcc_clksrc3_clk:[28,43],dev_dcc6_bus_dcc_clksrc4_clk:[28,43],dev_dcc6_bus_dcc_clksrc5_clk:[28,43],dev_dcc6_bus_dcc_clksrc6_clk:[28,43],dev_dcc6_bus_dcc_clksrc7_clk:[28,43],dev_dcc6_bus_dcc_input00_clk:[28,43],dev_dcc6_bus_dcc_input01_clk:[28,43],dev_dcc6_bus_dcc_input02_clk:[28,43],dev_dcc6_bus_dcc_input10_clk:[28,43],dev_dcc6_bus_vbus_clk:[28,43],dev_dcc6_dcc_clksrc0_clk:60,dev_dcc6_dcc_clksrc1_clk:60,dev_dcc6_dcc_clksrc2_clk:60,dev_dcc6_dcc_clksrc3_clk:60,dev_dcc6_dcc_clksrc4_clk:60,dev_dcc6_dcc_clksrc5_clk:60,dev_dcc6_dcc_clksrc6_clk:60,dev_dcc6_dcc_clksrc7_clk:60,dev_dcc6_dcc_input00_clk:60,dev_dcc6_dcc_input01_clk:60,dev_dcc6_dcc_input02_clk:60,dev_dcc6_dcc_input10_clk:60,dev_dcc6_vbus_clk:60,dev_dcc7_bus_dcc_clksrc0_clk:[28,43],dev_dcc7_bus_dcc_clksrc1_clk:[28,43],dev_dcc7_bus_dcc_clksrc2_clk:[28,43],dev_dcc7_bus_dcc_clksrc3_clk:[28,43],dev_dcc7_bus_dcc_clksrc4_clk:[28,43],dev_dcc7_bus_dcc_clksrc5_clk:[28,43],dev_dcc7_bus_dcc_clksrc6_clk:[28,43],dev_dcc7_bus_dcc_clksrc7_clk:[28,43],dev_dcc7_bus_dcc_input00_clk:[28,43],dev_dcc7_bus_dcc_input01_clk:[28,43],dev_dcc7_bus_dcc_input02_clk:[28,43],dev_dcc7_bus_dcc_input10_clk:[28,43],dev_dcc7_bus_vbus_clk:[28,43],dev_dcc7_dcc_clksrc0_clk:60,dev_dcc7_dcc_clksrc1_clk:60,dev_dcc7_dcc_clksrc2_clk:60,dev_dcc7_dcc_clksrc3_clk:60,dev_dcc7_dcc_clksrc4_clk:60,dev_dcc7_dcc_clksrc5_clk:60,dev_dcc7_dcc_clksrc6_clk:60,dev_dcc7_dcc_clksrc7_clk:60,dev_dcc7_dcc_input00_clk:60,dev_dcc7_dcc_input01_clk:60,dev_dcc7_dcc_input02_clk:60,dev_dcc7_dcc_input10_clk:60,dev_dcc7_vbus_clk:60,dev_dcc8_dcc_clksrc0_clk:60,dev_dcc8_dcc_clksrc1_clk:60,dev_dcc8_dcc_clksrc2_clk:60,dev_dcc8_dcc_clksrc3_clk:60,dev_dcc8_dcc_clksrc4_clk:60,dev_dcc8_dcc_clksrc5_clk:60,dev_dcc8_dcc_clksrc6_clk:60,dev_dcc8_dcc_clksrc7_clk:60,dev_dcc8_dcc_input00_clk:60,dev_dcc8_dcc_input01_clk:60,dev_dcc8_dcc_input02_clk:60,dev_dcc8_dcc_input10_clk:60,dev_dcc8_vbus_clk:60,dev_dcc9_dcc_clksrc0_clk:60,dev_dcc9_dcc_clksrc1_clk:60,dev_dcc9_dcc_clksrc2_clk:60,dev_dcc9_dcc_clksrc3_clk:60,dev_dcc9_dcc_clksrc4_clk:60,dev_dcc9_dcc_clksrc5_clk:60,dev_dcc9_dcc_clksrc6_clk:60,dev_dcc9_dcc_clksrc7_clk:60,dev_dcc9_dcc_input00_clk:60,dev_dcc9_dcc_input01_clk:60,dev_dcc9_dcc_input02_clk:60,dev_dcc9_dcc_input10_clk:60,dev_dcc9_vbus_clk:60,dev_ddr0_ddrss_cfg_clk:60,dev_ddr0_ddrss_ddr_pll_clk:60,dev_ddr0_ddrss_io_ck_0:60,dev_ddr0_ddrss_io_ck_n_0:60,dev_ddr0_ddrss_vbus_clk:60,dev_ddr0_pll_ctrl_clk:60,dev_ddrss0_bus_ddrss_byp_4x_clk:[28,43],dev_ddrss0_bus_ddrss_byp_clk_bus_in0_adpllljm_wrap_main_3_bus_clkout_clk:[28,43],dev_ddrss0_bus_ddrss_byp_clk_bus_in1_adpllljm_wrap_main_3_bus_clkout_clk:[28,43],dev_ddrss0_bus_ddrss_cfg_clk:[28,43],dev_ddrss0_bus_ddrss_ctl_clk_bus_in0_adpllljm_wrap_main_3_bus_clkout_clk:[28,43],dev_ddrss0_bus_ddrss_ctl_clk_bus_in1_adpllljm_wrap_main_3_bus_clkout_clk:[28,43],dev_ddrss0_bus_ddrss_phy_ctl_clk_bus_in0_adpllljm_wrap_main_3_bus_clkout_clk:[28,43],dev_ddrss0_bus_ddrss_phy_ctl_clk_bus_in1_adpllljm_wrap_main_3_bus_clkout_clk:[28,43],dev_ddrss0_bus_ddrss_tclk:[28,43],dev_ddrss0_bus_ddrss_vbus_clk:[28,43],dev_debugss0_bus_atb0_clk:[28,43],dev_debugss0_bus_atb1_clk:[28,43],dev_debugss0_bus_atb2_clk:[28,43],dev_debugss0_bus_atb3_clk:[28,43],dev_debugss0_bus_atb4_clk:[28,43],dev_debugss0_bus_atb5_clk:[28,43],dev_debugss0_bus_cfg_clk:[28,43],dev_debugss0_bus_dbg_clk:[28,43],dev_debugss0_bus_sys_clk:[28,43],dev_debugss_wrap0_atb_clk:60,dev_debugss_wrap0_bus_atb_clk:[28,43],dev_debugss_wrap0_bus_core_clk:[28,43],dev_debugss_wrap0_bus_jtag_tck:[28,43],dev_debugss_wrap0_bus_trexpt_clk:[28,43],dev_debugss_wrap0_core_clk:60,dev_debugss_wrap0_cstpiu_traceclk_0:60,dev_debugss_wrap0_jtag_tck:60,dev_debugss_wrap0_trexpt_clk:60,dev_debugsuspendrtr0_bus_intr_clk:[28,43],dev_decoder0_sys_clk:60,dev_dftss0_bus_vbusp_clk_clk:[28,43],dev_dmpac0_sde_0_clk:60,dev_dmpac_top_main_0_clk:60,dev_dmpac_top_main_0_pll_dco_clk:60,dev_dphy_rx0_main_clk_clk:60,dev_dphy_rx0_ppi_rx_byte_clk:60,dev_dphy_rx1_main_clk_clk:60,dev_dphy_rx1_ppi_rx_byte_clk:60,dev_dphy_tx0_ck_m_0:60,dev_dphy_tx0_ck_p_0:60,dev_dphy_tx0_clk:60,dev_dphy_tx0_dphy_ref_clk:60,dev_dphy_tx0_dphy_ref_clk_parent_board_0_hfosc1_clk_out:60,dev_dphy_tx0_dphy_ref_clk_parent_gluelogic_hfosc0_clkout:60,dev_dphy_tx0_dphy_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:60,dev_dphy_tx0_dphy_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:60,dev_dphy_tx0_ip1_ppi_m_rxclkesc_clk:60,dev_dphy_tx0_ip1_ppi_m_txclkesc_clk:60,dev_dphy_tx0_ip1_ppi_txbyteclkhs_cl_clk:60,dev_dphy_tx0_ip2_ppi_txbyteclkhs_cl_clk:60,dev_dphy_tx0_psm_clk:60,dev_dss0_bus_dpi_0_in_clk_bus_in0_clockdivider_dss_bus_out0:43,dev_dss0_bus_dpi_0_in_clk_bus_in0_dss_bus_out0:28,dev_dss0_bus_dpi_0_in_clk_bus_in1_clockdivider_dss_bus_out0:43,dev_dss0_bus_dpi_0_in_clk_bus_in1_dss_bus_out0:28,dev_dss0_bus_dpi_1_in_clk:[28,43],dev_dss0_bus_dpi_1_in_clk_parent_board_0_bus_dss0extpclkin_out:[28,43],dev_dss0_bus_dpi_1_in_clk_parent_clockdivider_dss_bus_out07:43,dev_dss0_bus_dpi_1_in_clk_parent_clockdivider_dss_bus_out1:43,dev_dss0_bus_dpi_1_in_clk_parent_dss_bus_out07:28,dev_dss0_bus_dpi_1_in_clk_parent_dss_bus_out1:28,dev_dss0_bus_dpi_1_out_clk:[28,43],dev_dss0_bus_dss_func_clk:[28,43],dev_dss0_dpi0_ext_clksel:60,dev_dss0_dpi0_ext_clksel_parent_board_0_vout1_extpclkin_out:60,dev_dss0_dpi0_ext_clksel_parent_hsdiv1_16fft_main_19_hsdivout0_clk:60,dev_dss0_dpi1_ext_clksel:60,dev_dss0_dpi1_ext_clksel_parent_board_0_vout2_extpclkin_out:60,dev_dss0_dpi1_ext_clksel_parent_hsdiv1_16fft_main_23_hsdivout0_clk:60,dev_dss0_dss_func_clk:60,dev_dss0_dss_inst0_dpi_0_in_2x_clk:60,dev_dss0_dss_inst0_dpi_0_in_2x_clk_parent_dpi_1_pclk_sel_out0:60,dev_dss0_dss_inst0_dpi_0_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout0_clk:60,dev_dss0_dss_inst0_dpi_0_out_2x_clk:60,dev_dss0_dss_inst0_dpi_0_out_clk:60,dev_dss0_dss_inst0_dpi_1_in_2x_clk:60,dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_dpi0_ext_clksel_out0:60,dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_dpi1_ext_clksel_out0:60,dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout0_clk:60,dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_hsdiv1_16fft_main_17_hsdivout0_clk:60,dev_dss0_dss_inst0_dpi_1_out_clk:60,dev_dss0_dss_inst0_dpi_2_in_2x_clk:60,dev_dss0_dss_inst0_dpi_2_in_2x_clk_parent_dpi0_ext_clksel_out0:60,dev_dss0_dss_inst0_dpi_2_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout0_clk:60,dev_dss0_dss_inst0_dpi_2_in_2x_clk_parent_hsdiv1_16fft_main_18_hsdivout0_clk:60,dev_dss0_dss_inst0_dpi_2_out_clk:60,dev_dss0_dss_inst0_dpi_3_in_2x_clk:60,dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_dpi0_ext_clksel_out0:60,dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_dpi1_ext_clksel_out0:60,dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout1_clk:60,dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_hsdiv1_16fft_main_17_hsdivout1_clk:60,dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_hsdiv1_16fft_main_18_hsdivout1_clk:60,dev_dss0_dss_inst0_dpi_3_out_clk:60,dev_dss_dsi0_dphy_0_rx_esc_clk:60,dev_dss_dsi0_dphy_0_tx_esc_clk:60,dev_dss_dsi0_dpi_0_clk:60,dev_dss_dsi0_pll_ctrl_clk:60,dev_dss_dsi0_ppi_0_txbyteclkhs_cl_clk:60,dev_dss_dsi0_sys_clk:60,dev_dss_edp0_aif_i2s_clk:60,dev_dss_edp0_dpi_2_2x_clk:60,dev_dss_edp0_dpi_2_clk:60,dev_dss_edp0_dpi_3_clk:60,dev_dss_edp0_dpi_4_clk:60,dev_dss_edp0_dpi_5_clk:60,dev_dss_edp0_dptx_mod_clk:60,dev_dss_edp0_phy_ln0_refclk:60,dev_dss_edp0_phy_ln0_rxclk:60,dev_dss_edp0_phy_ln0_rxfclk:60,dev_dss_edp0_phy_ln0_txclk:60,dev_dss_edp0_phy_ln0_txfclk:60,dev_dss_edp0_phy_ln0_txmclk:60,dev_dss_edp0_phy_ln1_refclk:60,dev_dss_edp0_phy_ln1_rxclk:60,dev_dss_edp0_phy_ln1_rxfclk:60,dev_dss_edp0_phy_ln1_txclk:60,dev_dss_edp0_phy_ln1_txfclk:60,dev_dss_edp0_phy_ln1_txmclk:60,dev_dss_edp0_phy_ln2_refclk:60,dev_dss_edp0_phy_ln2_rxclk:60,dev_dss_edp0_phy_ln2_rxfclk:60,dev_dss_edp0_phy_ln2_txclk:60,dev_dss_edp0_phy_ln2_txfclk:60,dev_dss_edp0_phy_ln2_txmclk:60,dev_dss_edp0_phy_ln3_refclk:60,dev_dss_edp0_phy_ln3_rxclk:60,dev_dss_edp0_phy_ln3_rxfclk:60,dev_dss_edp0_phy_ln3_txclk:60,dev_dss_edp0_phy_ln3_txfclk:60,dev_dss_edp0_phy_ln3_txmclk:60,dev_dss_edp0_pll_ctrl_clk:60,dev_ecap0_bus_vbus_clk:[28,43],dev_ecap0_vbus_clk:60,dev_ecap1_vbus_clk:60,dev_ecap2_vbus_clk:60,dev_ecc_aggr0_bus_aggr_clk:[28,43],dev_ecc_aggr1_bus_aggr_clk:[28,43],dev_ecc_aggr2_bus_aggr_clk:[28,43],dev_efuse0_bus_efc0_ctl_fclk:43,dev_efuse0_bus_efc1_ctl_fclk:43,dev_efuse0_bus_vbusp_pll_clk_clk:[28,43],dev_ehrpwm0_bus_vbusp_clk:[28,43],dev_ehrpwm0_vbusp_clk:60,dev_ehrpwm1_bus_vbusp_clk:[28,43],dev_ehrpwm1_vbusp_clk:60,dev_ehrpwm2_bus_vbusp_clk:[28,43],dev_ehrpwm2_vbusp_clk:60,dev_ehrpwm3_bus_vbusp_clk:[28,43],dev_ehrpwm3_vbusp_clk:60,dev_ehrpwm4_bus_vbusp_clk:[28,43],dev_ehrpwm4_vbusp_clk:60,dev_ehrpwm5_bus_vbusp_clk:[28,43],dev_ehrpwm5_vbusp_clk:60,dev_elm0_bus_vbusp_clk:[28,43],dev_elm0_vbusp_clk:60,dev_encoder0_sys_clk:60,dev_eqep0_bus_vbus_clk:[28,43],dev_eqep0_vbus_clk:60,dev_eqep1_bus_vbus_clk:[28,43],dev_eqep1_vbus_clk:60,dev_eqep2_bus_vbus_clk:[28,43],dev_eqep2_vbus_clk:60,dev_esm0_bus_clk:[28,43],dev_esm0_clk:60,dev_gic0_bus_vclk_clk:[28,43],dev_gpio0_bus_mmr_clk:[28,43],dev_gpio0_mmr_clk:60,dev_gpio1_bus_mmr_clk:[28,43],dev_gpio1_mmr_clk:60,dev_gpio2_mmr_clk:60,dev_gpio3_mmr_clk:60,dev_gpio4_mmr_clk:60,dev_gpio5_mmr_clk:60,dev_gpio6_mmr_clk:60,dev_gpio7_mmr_clk:60,dev_gpiomux_intrtr0_bus_intr_clk:[28,43],dev_gpiomux_intrtr0_intr_clk:60,dev_gpmc0_bus_func_clk:[28,43],dev_gpmc0_bus_func_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_clkout_clk2:[28,43],dev_gpmc0_bus_func_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_clkout_clk3:[28,43],dev_gpmc0_bus_func_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:[28,43],dev_gpmc0_bus_func_clk_parent_k3_pll_ctrl_wrap_main_0_bus_chip_div1_clk_clk4:[28,43],dev_gpmc0_bus_pi_gpmc_ret_clk:[28,43],dev_gpmc0_bus_po_gpmc_dev_clk:[28,43],dev_gpmc0_bus_vbusp_clk:[28,43],dev_gpmc0_func_clk:60,dev_gpmc0_func_clk_parent_hsdiv4_16fft_main_0_hsdivout3_clk:60,dev_gpmc0_func_clk_parent_hsdiv4_16fft_main_2_hsdivout1_clk3:60,dev_gpmc0_func_clk_parent_hsdiv4_16fft_main_2_hsdivout1_clk5:60,dev_gpmc0_func_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk4:60,dev_gpmc0_pi_gpmc_ret_clk:60,dev_gpmc0_po_gpmc_dev_clk:60,dev_gpmc0_vbusp_clk:60,dev_gpu0_bus_hyd_core_clk:[28,43],dev_gpu0_bus_mem_clk:[28,43],dev_gpu0_bus_sgx_core_clk:[28,43],dev_gpu0_bus_sys_clk:[28,43],dev_gpu0_gpu_0_gpu_pll_clk:60,dev_gs80prg_mcu_wrap_wkup_0_bus_clk:[28,43],dev_gs80prg_mcu_wrap_wkup_0_bus_osc_clk:[28,43],dev_gs80prg_soc_wrap_wkup_0_bus_clk:[28,43],dev_gs80prg_soc_wrap_wkup_0_bus_osc_clk:[28,43],dev_gtc0_bus_vbusp_clk:[28,43],dev_gtc0_bus_vbusp_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[28,43],dev_gtc0_bus_vbusp_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[28,43],dev_gtc0_bus_vbusp_clk_parent_board_0_bus_cpts_rft_clk_out:[28,43],dev_gtc0_bus_vbusp_clk_parent_board_0_bus_ext_refclk1_out:[28,43],dev_gtc0_bus_vbusp_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[28,43],dev_gtc0_bus_vbusp_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,43],dev_gtc0_bus_vbusp_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[28,43],dev_gtc0_bus_vbusp_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[28,43],dev_gtc0_gtc_clk:60,dev_gtc0_gtc_clk_parent_board_0_cpts0_rft_clk_out:60,dev_gtc0_gtc_clk_parent_board_0_ext_refclk1_out:60,dev_gtc0_gtc_clk_parent_board_0_mcu_cpts0_rft_clk_out:60,dev_gtc0_gtc_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_gtc0_gtc_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:60,dev_gtc0_gtc_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:60,dev_gtc0_gtc_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:60,dev_gtc0_gtc_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:60,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:60,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:60,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:60,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:60,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:60,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:60,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:60,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:60,dev_gtc0_vbusp_clk:60,dev_i2c0_bus_clk:[28,43],dev_i2c0_bus_piscl:43,dev_i2c0_bus_pisys_clk:[28,43],dev_i2c0_clk:60,dev_i2c0_piscl_0:60,dev_i2c0_pisys_clk:60,dev_i2c1_bus_clk:[28,43],dev_i2c1_bus_piscl:43,dev_i2c1_bus_pisys_clk:[28,43],dev_i2c1_clk:60,dev_i2c1_piscl_0:60,dev_i2c1_pisys_clk:60,dev_i2c2_bus_clk:[28,43],dev_i2c2_bus_piscl:43,dev_i2c2_bus_pisys_clk:[28,43],dev_i2c2_clk:60,dev_i2c2_piscl_0:60,dev_i2c2_pisys_clk:60,dev_i2c3_bus_clk:[28,43],dev_i2c3_bus_piscl:43,dev_i2c3_bus_pisys_clk:[28,43],dev_i2c3_clk:60,dev_i2c3_piscl_0:60,dev_i2c3_pisys_clk:60,dev_i2c4_clk:60,dev_i2c4_piscl_0:60,dev_i2c4_pisys_clk:60,dev_i2c5_clk:60,dev_i2c5_piscl_0:60,dev_i2c5_pisys_clk:60,dev_i2c6_clk:60,dev_i2c6_piscl_0:60,dev_i2c6_pisys_clk:60,dev_i3c0_i3c_pclk_clk:60,dev_i3c0_i3c_scl_di:60,dev_i3c0_i3c_scl_do_0:60,dev_i3c0_i3c_sclk_clk:60,dev_k3_arm_atb_funnel_3_32_mcu_0_bus_dbg_clk:[28,43],dev_led0_led_clk:60,dev_led0_vbus_clk:60,dev_main2mcu_lvl_intrtr0_bus_intr_clk:[28,43],dev_main2mcu_lvl_intrtr0_intr_clk:60,dev_main2mcu_pls_intrtr0_bus_intr_clk:[28,43],dev_main2mcu_pls_intrtr0_intr_clk:60,dev_mcan0_mcanss_cclk_clk:60,dev_mcan0_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:60,dev_mcan0_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_mcan0_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:60,dev_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:60,dev_mcan0_mcanss_hclk_clk:60,dev_mcan10_mcanss_cclk_clk:60,dev_mcan10_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:60,dev_mcan10_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_mcan10_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:60,dev_mcan10_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:60,dev_mcan10_mcanss_hclk_clk:60,dev_mcan11_mcanss_cclk_clk:60,dev_mcan11_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:60,dev_mcan11_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_mcan11_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:60,dev_mcan11_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:60,dev_mcan11_mcanss_hclk_clk:60,dev_mcan12_mcanss_cclk_clk:60,dev_mcan12_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:60,dev_mcan12_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_mcan12_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:60,dev_mcan12_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:60,dev_mcan12_mcanss_hclk_clk:60,dev_mcan13_mcanss_cclk_clk:60,dev_mcan13_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:60,dev_mcan13_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_mcan13_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:60,dev_mcan13_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:60,dev_mcan13_mcanss_hclk_clk:60,dev_mcan1_mcanss_cclk_clk:60,dev_mcan1_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:60,dev_mcan1_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_mcan1_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:60,dev_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:60,dev_mcan1_mcanss_hclk_clk:60,dev_mcan2_mcanss_cclk_clk:60,dev_mcan2_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:60,dev_mcan2_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_mcan2_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:60,dev_mcan2_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:60,dev_mcan2_mcanss_hclk_clk:60,dev_mcan3_mcanss_cclk_clk:60,dev_mcan3_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:60,dev_mcan3_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_mcan3_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:60,dev_mcan3_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:60,dev_mcan3_mcanss_hclk_clk:60,dev_mcan4_mcanss_cclk_clk:60,dev_mcan4_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:60,dev_mcan4_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_mcan4_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:60,dev_mcan4_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:60,dev_mcan4_mcanss_hclk_clk:60,dev_mcan5_mcanss_cclk_clk:60,dev_mcan5_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:60,dev_mcan5_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_mcan5_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:60,dev_mcan5_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:60,dev_mcan5_mcanss_hclk_clk:60,dev_mcan6_mcanss_cclk_clk:60,dev_mcan6_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:60,dev_mcan6_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_mcan6_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:60,dev_mcan6_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:60,dev_mcan6_mcanss_hclk_clk:60,dev_mcan7_mcanss_cclk_clk:60,dev_mcan7_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:60,dev_mcan7_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_mcan7_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:60,dev_mcan7_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:60,dev_mcan7_mcanss_hclk_clk:60,dev_mcan8_mcanss_cclk_clk:60,dev_mcan8_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:60,dev_mcan8_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_mcan8_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:60,dev_mcan8_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:60,dev_mcan8_mcanss_hclk_clk:60,dev_mcan9_mcanss_cclk_clk:60,dev_mcan9_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:60,dev_mcan9_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_mcan9_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:60,dev_mcan9_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:60,dev_mcan9_mcanss_hclk_clk:60,dev_mcasp0_aux_clk:60,dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_mcasp0_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:60,dev_mcasp0_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:60,dev_mcasp0_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:60,dev_mcasp0_bus_aux_clk:[28,43],dev_mcasp0_bus_aux_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[28,43],dev_mcasp0_bus_aux_clk_parent_board_0_bus_ext_refclk1_out:[28,43],dev_mcasp0_bus_aux_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,43],dev_mcasp0_bus_aux_clk_parent_board_0_hfosc1_clk_out:[28,43],dev_mcasp0_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup0:[28,43],dev_mcasp0_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup1:[28,43],dev_mcasp0_bus_aux_clk_parent_clockdivider_mcasp_arm1_pll_div_bus_out0:43,dev_mcasp0_bus_aux_clk_parent_mcasp_arm1_pll_div_bus_out0:28,dev_mcasp0_bus_aux_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_mcasp0_bus_mcasp_ahclkr_pin:43,dev_mcasp0_bus_mcasp_ahclkx_pin:43,dev_mcasp0_bus_vbusp_clk:[28,43],dev_mcasp0_mcasp_aclkr_pin_0:60,dev_mcasp0_mcasp_aclkr_pout_0:60,dev_mcasp0_mcasp_aclkx_pin_0:60,dev_mcasp0_mcasp_aclkx_pout_0:60,dev_mcasp0_mcasp_ahclkr_pin_0:60,dev_mcasp0_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_mcasp0_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_mcasp0_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_mcasp0_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_mcasp0_mcasp_ahclkr_pin_0_parent_board_0_hfosc1_clk_out:60,dev_mcasp0_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbclk_out:60,dev_mcasp0_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbcp_out:60,dev_mcasp0_mcasp_ahclkr_pin_0_parent_gluelogic_hfosc0_clkout:60,dev_mcasp0_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out0:60,dev_mcasp0_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out1:60,dev_mcasp0_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out2:60,dev_mcasp0_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out3:60,dev_mcasp0_mcasp_ahclkr_pout_0:60,dev_mcasp0_mcasp_ahclkx_pin_0:60,dev_mcasp0_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_mcasp0_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_mcasp0_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_mcasp0_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_mcasp0_mcasp_ahclkx_pin_0_parent_board_0_hfosc1_clk_out:60,dev_mcasp0_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbclk_out:60,dev_mcasp0_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbcp_out:60,dev_mcasp0_mcasp_ahclkx_pin_0_parent_gluelogic_hfosc0_clkout:60,dev_mcasp0_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out0:60,dev_mcasp0_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out1:60,dev_mcasp0_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out2:60,dev_mcasp0_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out3:60,dev_mcasp0_mcasp_ahclkx_pout_0:60,dev_mcasp0_vbusp_clk:60,dev_mcasp10_aux_clk:60,dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_mcasp10_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:60,dev_mcasp10_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:60,dev_mcasp10_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:60,dev_mcasp10_mcasp_aclkr_pin_0:60,dev_mcasp10_mcasp_aclkr_pout_0:60,dev_mcasp10_mcasp_aclkx_pin_0:60,dev_mcasp10_mcasp_aclkx_pout_0:60,dev_mcasp10_mcasp_ahclkr_pin_0:60,dev_mcasp10_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_mcasp10_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_mcasp10_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_mcasp10_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_mcasp10_mcasp_ahclkr_pin_0_parent_board_0_hfosc1_clk_out:60,dev_mcasp10_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbclk_out:60,dev_mcasp10_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbcp_out:60,dev_mcasp10_mcasp_ahclkr_pin_0_parent_gluelogic_hfosc0_clkout:60,dev_mcasp10_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out0:60,dev_mcasp10_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out1:60,dev_mcasp10_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out2:60,dev_mcasp10_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out3:60,dev_mcasp10_mcasp_ahclkr_pout_0:60,dev_mcasp10_mcasp_ahclkx_pin_0:60,dev_mcasp10_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_mcasp10_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_mcasp10_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_mcasp10_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_mcasp10_mcasp_ahclkx_pin_0_parent_board_0_hfosc1_clk_out:60,dev_mcasp10_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbclk_out:60,dev_mcasp10_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbcp_out:60,dev_mcasp10_mcasp_ahclkx_pin_0_parent_gluelogic_hfosc0_clkout:60,dev_mcasp10_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out0:60,dev_mcasp10_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out1:60,dev_mcasp10_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out2:60,dev_mcasp10_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out3:60,dev_mcasp10_mcasp_ahclkx_pout_0:60,dev_mcasp10_vbusp_clk:60,dev_mcasp11_aux_clk:60,dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_mcasp11_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:60,dev_mcasp11_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:60,dev_mcasp11_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:60,dev_mcasp11_mcasp_aclkr_pin_0:60,dev_mcasp11_mcasp_aclkr_pout_0:60,dev_mcasp11_mcasp_aclkx_pin_0:60,dev_mcasp11_mcasp_aclkx_pout_0:60,dev_mcasp11_mcasp_ahclkr_pin_0:60,dev_mcasp11_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_mcasp11_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_mcasp11_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_mcasp11_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_mcasp11_mcasp_ahclkr_pin_0_parent_board_0_hfosc1_clk_out:60,dev_mcasp11_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbclk_out:60,dev_mcasp11_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbcp_out:60,dev_mcasp11_mcasp_ahclkr_pin_0_parent_gluelogic_hfosc0_clkout:60,dev_mcasp11_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out0:60,dev_mcasp11_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out1:60,dev_mcasp11_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out2:60,dev_mcasp11_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out3:60,dev_mcasp11_mcasp_ahclkr_pout_0:60,dev_mcasp11_mcasp_ahclkx_pin_0:60,dev_mcasp11_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_mcasp11_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_mcasp11_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_mcasp11_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_mcasp11_mcasp_ahclkx_pin_0_parent_board_0_hfosc1_clk_out:60,dev_mcasp11_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbclk_out:60,dev_mcasp11_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbcp_out:60,dev_mcasp11_mcasp_ahclkx_pin_0_parent_gluelogic_hfosc0_clkout:60,dev_mcasp11_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out0:60,dev_mcasp11_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out1:60,dev_mcasp11_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out2:60,dev_mcasp11_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out3:60,dev_mcasp11_mcasp_ahclkx_pout_0:60,dev_mcasp11_vbusp_clk:60,dev_mcasp1_aux_clk:60,dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_mcasp1_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:60,dev_mcasp1_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:60,dev_mcasp1_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:60,dev_mcasp1_bus_aux_clk:[28,43],dev_mcasp1_bus_aux_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[28,43],dev_mcasp1_bus_aux_clk_parent_board_0_bus_ext_refclk1_out:[28,43],dev_mcasp1_bus_aux_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,43],dev_mcasp1_bus_aux_clk_parent_board_0_hfosc1_clk_out:[28,43],dev_mcasp1_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup0:[28,43],dev_mcasp1_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup1:[28,43],dev_mcasp1_bus_aux_clk_parent_clockdivider_mcasp_arm1_pll_div_bus_out1:43,dev_mcasp1_bus_aux_clk_parent_mcasp_arm1_pll_div_bus_out1:28,dev_mcasp1_bus_aux_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_mcasp1_bus_mcasp_ahclkr_pin:43,dev_mcasp1_bus_mcasp_ahclkx_pin:43,dev_mcasp1_bus_vbusp_clk:[28,43],dev_mcasp1_mcasp_aclkr_pin_0:60,dev_mcasp1_mcasp_aclkr_pout_0:60,dev_mcasp1_mcasp_aclkx_pin_0:60,dev_mcasp1_mcasp_aclkx_pout_0:60,dev_mcasp1_mcasp_ahclkr_pin_0:60,dev_mcasp1_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_mcasp1_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_mcasp1_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_mcasp1_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_mcasp1_mcasp_ahclkr_pin_0_parent_board_0_hfosc1_clk_out:60,dev_mcasp1_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbclk_out:60,dev_mcasp1_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbcp_out:60,dev_mcasp1_mcasp_ahclkr_pin_0_parent_gluelogic_hfosc0_clkout:60,dev_mcasp1_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out0:60,dev_mcasp1_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out1:60,dev_mcasp1_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out2:60,dev_mcasp1_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out3:60,dev_mcasp1_mcasp_ahclkr_pout_0:60,dev_mcasp1_mcasp_ahclkx_pin_0:60,dev_mcasp1_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_mcasp1_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_mcasp1_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_mcasp1_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_mcasp1_mcasp_ahclkx_pin_0_parent_board_0_hfosc1_clk_out:60,dev_mcasp1_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbclk_out:60,dev_mcasp1_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbcp_out:60,dev_mcasp1_mcasp_ahclkx_pin_0_parent_gluelogic_hfosc0_clkout:60,dev_mcasp1_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out0:60,dev_mcasp1_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out1:60,dev_mcasp1_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out2:60,dev_mcasp1_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out3:60,dev_mcasp1_mcasp_ahclkx_pout_0:60,dev_mcasp1_vbusp_clk:60,dev_mcasp2_aux_clk:60,dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_mcasp2_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:60,dev_mcasp2_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:60,dev_mcasp2_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:60,dev_mcasp2_bus_aux_clk:[28,43],dev_mcasp2_bus_aux_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[28,43],dev_mcasp2_bus_aux_clk_parent_board_0_bus_ext_refclk1_out:[28,43],dev_mcasp2_bus_aux_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,43],dev_mcasp2_bus_aux_clk_parent_board_0_hfosc1_clk_out:[28,43],dev_mcasp2_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup0:[28,43],dev_mcasp2_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup1:[28,43],dev_mcasp2_bus_aux_clk_parent_clockdivider_mcasp_arm1_pll_div_bus_out2:43,dev_mcasp2_bus_aux_clk_parent_mcasp_arm1_pll_div_bus_out2:28,dev_mcasp2_bus_aux_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_mcasp2_bus_mcasp_ahclkr_pin:43,dev_mcasp2_bus_mcasp_ahclkx_pin:43,dev_mcasp2_bus_vbusp_clk:[28,43],dev_mcasp2_mcasp_aclkr_pin_0:60,dev_mcasp2_mcasp_aclkr_pout_0:60,dev_mcasp2_mcasp_aclkx_pin_0:60,dev_mcasp2_mcasp_aclkx_pout_0:60,dev_mcasp2_mcasp_ahclkr_pin_0:60,dev_mcasp2_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_mcasp2_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_mcasp2_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_mcasp2_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_mcasp2_mcasp_ahclkr_pin_0_parent_board_0_hfosc1_clk_out:60,dev_mcasp2_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbclk_out:60,dev_mcasp2_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbcp_out:60,dev_mcasp2_mcasp_ahclkr_pin_0_parent_gluelogic_hfosc0_clkout:60,dev_mcasp2_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out0:60,dev_mcasp2_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out1:60,dev_mcasp2_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out2:60,dev_mcasp2_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out3:60,dev_mcasp2_mcasp_ahclkr_pout_0:60,dev_mcasp2_mcasp_ahclkx_pin_0:60,dev_mcasp2_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_mcasp2_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_mcasp2_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_mcasp2_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_mcasp2_mcasp_ahclkx_pin_0_parent_board_0_hfosc1_clk_out:60,dev_mcasp2_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbclk_out:60,dev_mcasp2_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbcp_out:60,dev_mcasp2_mcasp_ahclkx_pin_0_parent_gluelogic_hfosc0_clkout:60,dev_mcasp2_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out0:60,dev_mcasp2_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out1:60,dev_mcasp2_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out2:60,dev_mcasp2_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out3:60,dev_mcasp2_mcasp_ahclkx_pout_0:60,dev_mcasp2_vbusp_clk:60,dev_mcasp3_aux_clk:60,dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_mcasp3_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:60,dev_mcasp3_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:60,dev_mcasp3_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:60,dev_mcasp3_mcasp_aclkr_pin_0:60,dev_mcasp3_mcasp_aclkr_pout_0:60,dev_mcasp3_mcasp_aclkx_pin_0:60,dev_mcasp3_mcasp_aclkx_pout_0:60,dev_mcasp3_mcasp_ahclkr_pin_0:60,dev_mcasp3_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_mcasp3_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_mcasp3_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_mcasp3_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_mcasp3_mcasp_ahclkr_pin_0_parent_board_0_hfosc1_clk_out:60,dev_mcasp3_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbclk_out:60,dev_mcasp3_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbcp_out:60,dev_mcasp3_mcasp_ahclkr_pin_0_parent_gluelogic_hfosc0_clkout:60,dev_mcasp3_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out0:60,dev_mcasp3_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out1:60,dev_mcasp3_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out2:60,dev_mcasp3_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out3:60,dev_mcasp3_mcasp_ahclkr_pout_0:60,dev_mcasp3_mcasp_ahclkx_pin_0:60,dev_mcasp3_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_mcasp3_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_mcasp3_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_mcasp3_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_mcasp3_mcasp_ahclkx_pin_0_parent_board_0_hfosc1_clk_out:60,dev_mcasp3_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbclk_out:60,dev_mcasp3_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbcp_out:60,dev_mcasp3_mcasp_ahclkx_pin_0_parent_gluelogic_hfosc0_clkout:60,dev_mcasp3_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out0:60,dev_mcasp3_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out1:60,dev_mcasp3_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out2:60,dev_mcasp3_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out3:60,dev_mcasp3_mcasp_ahclkx_pout_0:60,dev_mcasp3_vbusp_clk:60,dev_mcasp4_aux_clk:60,dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_mcasp4_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:60,dev_mcasp4_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:60,dev_mcasp4_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:60,dev_mcasp4_mcasp_aclkr_pin_0:60,dev_mcasp4_mcasp_aclkr_pout_0:60,dev_mcasp4_mcasp_aclkx_pin_0:60,dev_mcasp4_mcasp_aclkx_pout_0:60,dev_mcasp4_mcasp_ahclkr_pin_0:60,dev_mcasp4_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_mcasp4_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_mcasp4_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_mcasp4_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_mcasp4_mcasp_ahclkr_pin_0_parent_board_0_hfosc1_clk_out:60,dev_mcasp4_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbclk_out:60,dev_mcasp4_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbcp_out:60,dev_mcasp4_mcasp_ahclkr_pin_0_parent_gluelogic_hfosc0_clkout:60,dev_mcasp4_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out0:60,dev_mcasp4_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out1:60,dev_mcasp4_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out2:60,dev_mcasp4_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out3:60,dev_mcasp4_mcasp_ahclkr_pout_0:60,dev_mcasp4_mcasp_ahclkx_pin_0:60,dev_mcasp4_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_mcasp4_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_mcasp4_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_mcasp4_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_mcasp4_mcasp_ahclkx_pin_0_parent_board_0_hfosc1_clk_out:60,dev_mcasp4_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbclk_out:60,dev_mcasp4_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbcp_out:60,dev_mcasp4_mcasp_ahclkx_pin_0_parent_gluelogic_hfosc0_clkout:60,dev_mcasp4_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out0:60,dev_mcasp4_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out1:60,dev_mcasp4_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out2:60,dev_mcasp4_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out3:60,dev_mcasp4_mcasp_ahclkx_pout_0:60,dev_mcasp4_vbusp_clk:60,dev_mcasp5_aux_clk:60,dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_mcasp5_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:60,dev_mcasp5_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:60,dev_mcasp5_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:60,dev_mcasp5_mcasp_aclkr_pin_0:60,dev_mcasp5_mcasp_aclkr_pout_0:60,dev_mcasp5_mcasp_aclkx_pin_0:60,dev_mcasp5_mcasp_aclkx_pout_0:60,dev_mcasp5_mcasp_ahclkr_pin_0:60,dev_mcasp5_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_mcasp5_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_mcasp5_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_mcasp5_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_mcasp5_mcasp_ahclkr_pin_0_parent_board_0_hfosc1_clk_out:60,dev_mcasp5_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbclk_out:60,dev_mcasp5_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbcp_out:60,dev_mcasp5_mcasp_ahclkr_pin_0_parent_gluelogic_hfosc0_clkout:60,dev_mcasp5_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out0:60,dev_mcasp5_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out1:60,dev_mcasp5_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out2:60,dev_mcasp5_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out3:60,dev_mcasp5_mcasp_ahclkr_pout_0:60,dev_mcasp5_mcasp_ahclkx_pin_0:60,dev_mcasp5_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_mcasp5_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_mcasp5_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_mcasp5_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_mcasp5_mcasp_ahclkx_pin_0_parent_board_0_hfosc1_clk_out:60,dev_mcasp5_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbclk_out:60,dev_mcasp5_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbcp_out:60,dev_mcasp5_mcasp_ahclkx_pin_0_parent_gluelogic_hfosc0_clkout:60,dev_mcasp5_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out0:60,dev_mcasp5_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out1:60,dev_mcasp5_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out2:60,dev_mcasp5_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out3:60,dev_mcasp5_mcasp_ahclkx_pout_0:60,dev_mcasp5_vbusp_clk:60,dev_mcasp6_aux_clk:60,dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_mcasp6_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:60,dev_mcasp6_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:60,dev_mcasp6_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:60,dev_mcasp6_mcasp_aclkr_pin_0:60,dev_mcasp6_mcasp_aclkr_pout_0:60,dev_mcasp6_mcasp_aclkx_pin_0:60,dev_mcasp6_mcasp_aclkx_pout_0:60,dev_mcasp6_mcasp_ahclkr_pin_0:60,dev_mcasp6_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_mcasp6_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_mcasp6_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_mcasp6_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_mcasp6_mcasp_ahclkr_pin_0_parent_board_0_hfosc1_clk_out:60,dev_mcasp6_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbclk_out:60,dev_mcasp6_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbcp_out:60,dev_mcasp6_mcasp_ahclkr_pin_0_parent_gluelogic_hfosc0_clkout:60,dev_mcasp6_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out0:60,dev_mcasp6_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out1:60,dev_mcasp6_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out2:60,dev_mcasp6_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out3:60,dev_mcasp6_mcasp_ahclkr_pout_0:60,dev_mcasp6_mcasp_ahclkx_pin_0:60,dev_mcasp6_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_mcasp6_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_mcasp6_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_mcasp6_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_mcasp6_mcasp_ahclkx_pin_0_parent_board_0_hfosc1_clk_out:60,dev_mcasp6_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbclk_out:60,dev_mcasp6_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbcp_out:60,dev_mcasp6_mcasp_ahclkx_pin_0_parent_gluelogic_hfosc0_clkout:60,dev_mcasp6_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out0:60,dev_mcasp6_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out1:60,dev_mcasp6_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out2:60,dev_mcasp6_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out3:60,dev_mcasp6_mcasp_ahclkx_pout_0:60,dev_mcasp6_vbusp_clk:60,dev_mcasp7_aux_clk:60,dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_mcasp7_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:60,dev_mcasp7_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:60,dev_mcasp7_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:60,dev_mcasp7_mcasp_aclkr_pin_0:60,dev_mcasp7_mcasp_aclkr_pout_0:60,dev_mcasp7_mcasp_aclkx_pin_0:60,dev_mcasp7_mcasp_aclkx_pout_0:60,dev_mcasp7_mcasp_ahclkr_pin_0:60,dev_mcasp7_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_mcasp7_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_mcasp7_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_mcasp7_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_mcasp7_mcasp_ahclkr_pin_0_parent_board_0_hfosc1_clk_out:60,dev_mcasp7_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbclk_out:60,dev_mcasp7_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbcp_out:60,dev_mcasp7_mcasp_ahclkr_pin_0_parent_gluelogic_hfosc0_clkout:60,dev_mcasp7_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out0:60,dev_mcasp7_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out1:60,dev_mcasp7_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out2:60,dev_mcasp7_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out3:60,dev_mcasp7_mcasp_ahclkr_pout_0:60,dev_mcasp7_mcasp_ahclkx_pin_0:60,dev_mcasp7_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_mcasp7_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_mcasp7_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_mcasp7_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_mcasp7_mcasp_ahclkx_pin_0_parent_board_0_hfosc1_clk_out:60,dev_mcasp7_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbclk_out:60,dev_mcasp7_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbcp_out:60,dev_mcasp7_mcasp_ahclkx_pin_0_parent_gluelogic_hfosc0_clkout:60,dev_mcasp7_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out0:60,dev_mcasp7_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out1:60,dev_mcasp7_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out2:60,dev_mcasp7_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out3:60,dev_mcasp7_mcasp_ahclkx_pout_0:60,dev_mcasp7_vbusp_clk:60,dev_mcasp8_aux_clk:60,dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_mcasp8_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:60,dev_mcasp8_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:60,dev_mcasp8_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:60,dev_mcasp8_mcasp_aclkr_pin_0:60,dev_mcasp8_mcasp_aclkr_pout_0:60,dev_mcasp8_mcasp_aclkx_pin_0:60,dev_mcasp8_mcasp_aclkx_pout_0:60,dev_mcasp8_mcasp_ahclkr_pin_0:60,dev_mcasp8_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_mcasp8_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_mcasp8_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_mcasp8_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_mcasp8_mcasp_ahclkr_pin_0_parent_board_0_hfosc1_clk_out:60,dev_mcasp8_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbclk_out:60,dev_mcasp8_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbcp_out:60,dev_mcasp8_mcasp_ahclkr_pin_0_parent_gluelogic_hfosc0_clkout:60,dev_mcasp8_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out0:60,dev_mcasp8_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out1:60,dev_mcasp8_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out2:60,dev_mcasp8_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out3:60,dev_mcasp8_mcasp_ahclkr_pout_0:60,dev_mcasp8_mcasp_ahclkx_pin_0:60,dev_mcasp8_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_mcasp8_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_mcasp8_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_mcasp8_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_mcasp8_mcasp_ahclkx_pin_0_parent_board_0_hfosc1_clk_out:60,dev_mcasp8_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbclk_out:60,dev_mcasp8_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbcp_out:60,dev_mcasp8_mcasp_ahclkx_pin_0_parent_gluelogic_hfosc0_clkout:60,dev_mcasp8_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out0:60,dev_mcasp8_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out1:60,dev_mcasp8_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out2:60,dev_mcasp8_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out3:60,dev_mcasp8_mcasp_ahclkx_pout_0:60,dev_mcasp8_vbusp_clk:60,dev_mcasp9_aux_clk:60,dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_mcasp9_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:60,dev_mcasp9_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:60,dev_mcasp9_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:60,dev_mcasp9_mcasp_aclkr_pin_0:60,dev_mcasp9_mcasp_aclkr_pout_0:60,dev_mcasp9_mcasp_aclkx_pin_0:60,dev_mcasp9_mcasp_aclkx_pout_0:60,dev_mcasp9_mcasp_ahclkr_pin_0:60,dev_mcasp9_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_mcasp9_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_mcasp9_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_mcasp9_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_mcasp9_mcasp_ahclkr_pin_0_parent_board_0_hfosc1_clk_out:60,dev_mcasp9_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbclk_out:60,dev_mcasp9_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbcp_out:60,dev_mcasp9_mcasp_ahclkr_pin_0_parent_gluelogic_hfosc0_clkout:60,dev_mcasp9_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out0:60,dev_mcasp9_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out1:60,dev_mcasp9_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out2:60,dev_mcasp9_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out3:60,dev_mcasp9_mcasp_ahclkr_pout_0:60,dev_mcasp9_mcasp_ahclkx_pin_0:60,dev_mcasp9_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:60,dev_mcasp9_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:60,dev_mcasp9_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:60,dev_mcasp9_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:60,dev_mcasp9_mcasp_ahclkx_pin_0_parent_board_0_hfosc1_clk_out:60,dev_mcasp9_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbclk_out:60,dev_mcasp9_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbcp_out:60,dev_mcasp9_mcasp_ahclkx_pin_0_parent_gluelogic_hfosc0_clkout:60,dev_mcasp9_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out0:60,dev_mcasp9_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out1:60,dev_mcasp9_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out2:60,dev_mcasp9_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out3:60,dev_mcasp9_mcasp_ahclkx_pout_0:60,dev_mcasp9_vbusp_clk:60,dev_mcspi0_bus_clkspiref_clk:[28,43],dev_mcspi0_bus_io_clkspii_clk:[28,43],dev_mcspi0_bus_io_clkspio_clk:[28,43],dev_mcspi0_bus_vbusp_clk:[28,43],dev_mcspi0_clkspiref_clk:60,dev_mcspi0_io_clkspio_clk:60,dev_mcspi0_vbusp_clk:60,dev_mcspi1_bus_clkspiref_clk:[28,43],dev_mcspi1_bus_io_clkspii_clk:[28,43],dev_mcspi1_bus_io_clkspio_clk:[28,43],dev_mcspi1_bus_vbusp_clk:[28,43],dev_mcspi1_clkspiref_clk:60,dev_mcspi1_io_clkspio_clk:60,dev_mcspi1_vbusp_clk:60,dev_mcspi2_bus_clkspiref_clk:[28,43],dev_mcspi2_bus_io_clkspii_clk:[28,43],dev_mcspi2_bus_io_clkspio_clk:[28,43],dev_mcspi2_bus_vbusp_clk:[28,43],dev_mcspi2_clkspiref_clk:60,dev_mcspi2_io_clkspio_clk:60,dev_mcspi2_vbusp_clk:60,dev_mcspi3_bus_clkspiref_clk:[28,43],dev_mcspi3_bus_io_clkspii_clk:[28,43],dev_mcspi3_bus_io_clkspio_clk:[28,43],dev_mcspi3_bus_vbusp_clk:[28,43],dev_mcspi3_clkspiref_clk:60,dev_mcspi3_io_clkspii_clk:60,dev_mcspi3_io_clkspii_clk_parent_spi_main_3_io_clkspio_clk:60,dev_mcspi3_io_clkspio_clk:60,dev_mcspi3_vbusp_clk:60,dev_mcspi4_bus_clkspiref_clk:[28,43],dev_mcspi4_bus_io_clkspii_clk:28,dev_mcspi4_bus_io_clkspio_clk:28,dev_mcspi4_bus_vbusp_clk:[28,43],dev_mcspi4_clkspiref_clk:60,dev_mcspi4_io_clkspii_clk:60,dev_mcspi4_io_clkspio_clk:60,dev_mcspi4_vbusp_clk:60,dev_mcspi5_clkspiref_clk:60,dev_mcspi5_io_clkspio_clk:60,dev_mcspi5_vbusp_clk:60,dev_mcspi6_clkspiref_clk:60,dev_mcspi6_io_clkspio_clk:60,dev_mcspi6_vbusp_clk:60,dev_mcspi7_clkspiref_clk:60,dev_mcspi7_io_clkspio_clk:60,dev_mcspi7_vbusp_clk:60,dev_mcu_adc0_adc_clk:60,dev_mcu_adc0_adc_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_mcu_adc0_adc_clk_parent_gluelogic_hfosc0_clkout:60,dev_mcu_adc0_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:60,dev_mcu_adc0_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:60,dev_mcu_adc0_bus_adc_clk:[28,43],dev_mcu_adc0_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout1_clk:[28,43],dev_mcu_adc0_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:[28,43],dev_mcu_adc0_bus_adc_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,43],dev_mcu_adc0_bus_adc_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_mcu_adc0_bus_sys_clk:[28,43],dev_mcu_adc0_bus_vbus_clk:[28,43],dev_mcu_adc0_sys_clk:60,dev_mcu_adc0_vbus_clk:60,dev_mcu_adc1_adc_clk:60,dev_mcu_adc1_adc_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_mcu_adc1_adc_clk_parent_gluelogic_hfosc0_clkout:60,dev_mcu_adc1_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:60,dev_mcu_adc1_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:60,dev_mcu_adc1_bus_adc_clk:[28,43],dev_mcu_adc1_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout1_clk:[28,43],dev_mcu_adc1_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:[28,43],dev_mcu_adc1_bus_adc_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,43],dev_mcu_adc1_bus_adc_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_mcu_adc1_bus_sys_clk:[28,43],dev_mcu_adc1_bus_vbus_clk:[28,43],dev_mcu_adc1_sys_clk:60,dev_mcu_adc1_vbus_clk:60,dev_mcu_armss0_bus_interface_clk:43,dev_mcu_armss0_cpu0_bus_cpu_clk:[28,43],dev_mcu_armss0_cpu0_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[28,43],dev_mcu_armss0_cpu0_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk:[28,43],dev_mcu_armss0_cpu0_bus_interface_clk:[28,43],dev_mcu_armss0_cpu0_bus_interface_phas:[28,43],dev_mcu_armss0_cpu0_bus_interface_phase_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[28,43],dev_mcu_armss0_cpu1_bus_cpu_clk:[28,43],dev_mcu_armss0_cpu1_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[28,43],dev_mcu_armss0_cpu1_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk:[28,43],dev_mcu_armss0_cpu1_bus_interface_clk:[28,43],dev_mcu_armss0_cpu1_bus_interface_phas:[28,43],dev_mcu_armss0_cpu1_bus_interface_phase_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[28,43],dev_mcu_cbass0_bus_mcu_sysclk0_2_clk:[28,43],dev_mcu_cbass0_bus_mcu_sysclk0_4_clk:[28,43],dev_mcu_cbass0_bus_mcu_sysclk0_8_clk:[28,43],dev_mcu_cbass_debug0_bus_mcu_sysclk0_2_clk:[28,43],dev_mcu_cbass_fw0_bus_mcu_sysclk0_2_clk:[28,43],dev_mcu_cbass_fw0_bus_mcu_sysclk0_4_clk:[28,43],dev_mcu_cpsw0_bus_cppi_clk_clk:[28,43],dev_mcu_cpsw0_bus_cpts_genf0_0:43,dev_mcu_cpsw0_bus_cpts_rft_clk:[28,43],dev_mcu_cpsw0_bus_gmii1_mr_clk:[28,43],dev_mcu_cpsw0_bus_gmii1_mt_clk:[28,43],dev_mcu_cpsw0_bus_gmii_rft_clk:[28,43],dev_mcu_cpsw0_bus_rgmii_mhz_250_clk:[28,43],dev_mcu_cpsw0_bus_rgmii_mhz_50_clk:[28,43],dev_mcu_cpsw0_bus_rgmii_mhz_5_clk:[28,43],dev_mcu_cpsw0_bus_rmii_mhz_50_clk:[28,43],dev_mcu_cpsw0_bus_rmii_mhz_50_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk5:[28,43],dev_mcu_cpsw0_bus_rmii_mhz_50_clk_parent_board_0_bus_mcu_rmii1_refclk_out:[28,43],dev_mcu_cpsw0_cppi_clk_clk:60,dev_mcu_cpsw0_cpts_genf0_0:60,dev_mcu_cpsw0_cpts_rft_clk:60,dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_cpts0_rft_clk_out:60,dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_ext_refclk1_out:60,dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_mcu_cpts0_rft_clk_out:60,dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_mcu_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:60,dev_mcu_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:60,dev_mcu_cpsw0_cpts_rft_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk2:60,dev_mcu_cpsw0_cpts_rft_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:60,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:60,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:60,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:60,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:60,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:60,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:60,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:60,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:60,dev_mcu_cpsw0_gmii1_mr_clk:60,dev_mcu_cpsw0_gmii1_mt_clk:60,dev_mcu_cpsw0_gmii_rft_clk:60,dev_mcu_cpsw0_mdio_mdclk_o_0:60,dev_mcu_cpsw0_rgmii1_rxc_i:60,dev_mcu_cpsw0_rgmii1_txc_i:60,dev_mcu_cpsw0_rgmii1_txc_o:60,dev_mcu_cpsw0_rgmii_mhz_250_clk:60,dev_mcu_cpsw0_rgmii_mhz_50_clk:60,dev_mcu_cpsw0_rgmii_mhz_5_clk:60,dev_mcu_cpsw0_rmii_mhz_50_clk:60,dev_mcu_cpt2_aggr0_bus_vclk_clk:[28,43],dev_mcu_cpt2_aggr0_vclk_clk:60,dev_mcu_ctrl_mmr0_bus_vbusp_clk:[28,43],dev_mcu_dcc0_bus_dcc_clksrc0_clk:[28,43],dev_mcu_dcc0_bus_dcc_clksrc1_clk:[28,43],dev_mcu_dcc0_bus_dcc_clksrc2_clk:[28,43],dev_mcu_dcc0_bus_dcc_clksrc3_clk:[28,43],dev_mcu_dcc0_bus_dcc_clksrc4_clk:[28,43],dev_mcu_dcc0_bus_dcc_clksrc5_clk:[28,43],dev_mcu_dcc0_bus_dcc_clksrc6_clk:[28,43],dev_mcu_dcc0_bus_dcc_clksrc7_clk:[28,43],dev_mcu_dcc0_bus_dcc_input00_clk:[28,43],dev_mcu_dcc0_bus_dcc_input01_clk:[28,43],dev_mcu_dcc0_bus_dcc_input02_clk:[28,43],dev_mcu_dcc0_bus_dcc_input10_clk:[28,43],dev_mcu_dcc0_bus_vbus_clk:[28,43],dev_mcu_dcc0_dcc_clksrc0_clk:60,dev_mcu_dcc0_dcc_clksrc1_clk:60,dev_mcu_dcc0_dcc_clksrc2_clk:60,dev_mcu_dcc0_dcc_clksrc3_clk:60,dev_mcu_dcc0_dcc_clksrc4_clk:60,dev_mcu_dcc0_dcc_clksrc5_clk:60,dev_mcu_dcc0_dcc_clksrc6_clk:60,dev_mcu_dcc0_dcc_clksrc7_clk:60,dev_mcu_dcc0_dcc_input00_clk:60,dev_mcu_dcc0_dcc_input01_clk:60,dev_mcu_dcc0_dcc_input02_clk:60,dev_mcu_dcc0_dcc_input10_clk:60,dev_mcu_dcc0_vbus_clk:60,dev_mcu_dcc1_bus_dcc_clksrc0_clk:[28,43],dev_mcu_dcc1_bus_dcc_clksrc1_clk:[28,43],dev_mcu_dcc1_bus_dcc_clksrc2_clk:[28,43],dev_mcu_dcc1_bus_dcc_clksrc3_clk:[28,43],dev_mcu_dcc1_bus_dcc_clksrc4_clk:[28,43],dev_mcu_dcc1_bus_dcc_clksrc5_clk:[28,43],dev_mcu_dcc1_bus_dcc_clksrc6_clk:[28,43],dev_mcu_dcc1_bus_dcc_clksrc7_clk:[28,43],dev_mcu_dcc1_bus_dcc_input00_clk:[28,43],dev_mcu_dcc1_bus_dcc_input01_clk:[28,43],dev_mcu_dcc1_bus_dcc_input02_clk:[28,43],dev_mcu_dcc1_bus_dcc_input10_clk:[28,43],dev_mcu_dcc1_bus_vbus_clk:[28,43],dev_mcu_dcc1_dcc_clksrc0_clk:60,dev_mcu_dcc1_dcc_clksrc1_clk:60,dev_mcu_dcc1_dcc_clksrc2_clk:60,dev_mcu_dcc1_dcc_clksrc3_clk:60,dev_mcu_dcc1_dcc_clksrc4_clk:60,dev_mcu_dcc1_dcc_clksrc5_clk:60,dev_mcu_dcc1_dcc_clksrc6_clk:60,dev_mcu_dcc1_dcc_clksrc7_clk:60,dev_mcu_dcc1_dcc_input00_clk:60,dev_mcu_dcc1_dcc_input01_clk:60,dev_mcu_dcc1_dcc_input02_clk:60,dev_mcu_dcc1_dcc_input10_clk:60,dev_mcu_dcc1_vbus_clk:60,dev_mcu_dcc2_bus_dcc_clksrc0_clk:[28,43],dev_mcu_dcc2_bus_dcc_clksrc1_clk:[28,43],dev_mcu_dcc2_bus_dcc_clksrc2_clk:[28,43],dev_mcu_dcc2_bus_dcc_clksrc3_clk:[28,43],dev_mcu_dcc2_bus_dcc_clksrc4_clk:[28,43],dev_mcu_dcc2_bus_dcc_clksrc5_clk:[28,43],dev_mcu_dcc2_bus_dcc_clksrc6_clk:[28,43],dev_mcu_dcc2_bus_dcc_clksrc7_clk:[28,43],dev_mcu_dcc2_bus_dcc_input00_clk:[28,43],dev_mcu_dcc2_bus_dcc_input01_clk:[28,43],dev_mcu_dcc2_bus_dcc_input02_clk:[28,43],dev_mcu_dcc2_bus_dcc_input10_clk:[28,43],dev_mcu_dcc2_bus_vbus_clk:[28,43],dev_mcu_dcc2_dcc_clksrc0_clk:60,dev_mcu_dcc2_dcc_clksrc1_clk:60,dev_mcu_dcc2_dcc_clksrc3_clk:60,dev_mcu_dcc2_dcc_clksrc4_clk:60,dev_mcu_dcc2_dcc_clksrc6_clk:60,dev_mcu_dcc2_dcc_clksrc7_clk:60,dev_mcu_dcc2_dcc_input00_clk:60,dev_mcu_dcc2_dcc_input01_clk:60,dev_mcu_dcc2_dcc_input02_clk:60,dev_mcu_dcc2_dcc_input10_clk:60,dev_mcu_dcc2_vbus_clk:60,dev_mcu_debugss0_bus_atb0_clk:[28,43],dev_mcu_debugss0_bus_atb1_clk:[28,43],dev_mcu_debugss0_bus_atb2_clk:[28,43],dev_mcu_debugss0_bus_atb3_clk:[28,43],dev_mcu_debugss0_bus_cfg_clk:[28,43],dev_mcu_debugss0_bus_dbg_clk:[28,43],dev_mcu_debugss0_bus_sys_clk:[28,43],dev_mcu_ecc_aggr0_bus_aggr_clk:[28,43],dev_mcu_ecc_aggr1_bus_aggr_clk:[28,43],dev_mcu_efuse0_bus_efc0_ctl_fclk:43,dev_mcu_efuse0_bus_efc1_ctl_fclk:43,dev_mcu_efuse0_bus_efc2_ctl_fclk:43,dev_mcu_efuse0_bus_efc3_ctl_fclk:43,dev_mcu_efuse0_bus_vbusp_clk_clk:[28,43],dev_mcu_esm0_bus_clk:[28,43],dev_mcu_esm0_clk:60,dev_mcu_fss0_fsas_0_gclk:60,dev_mcu_fss0_hyperbus0_bus_cba_clk:[28,43],dev_mcu_fss0_hyperbus0_bus_hpb_clkx1_clk:[28,43],dev_mcu_fss0_hyperbus0_bus_hpb_clkx1_inv_clk:[28,43],dev_mcu_fss0_hyperbus0_bus_hpb_clkx2_clk:[28,43],dev_mcu_fss0_hyperbus0_bus_hpb_clkx2_inv_clk:43,dev_mcu_fss0_hyperbus0_hpb_out_clk_n:43,dev_mcu_fss0_hyperbus0_hpb_out_clk_p:43,dev_mcu_fss0_hyperbus1p0_0_cba_clk:60,dev_mcu_fss0_hyperbus1p0_0_hpb_clkx1_clk:60,dev_mcu_fss0_hyperbus1p0_0_hpb_clkx1_inv_clk:60,dev_mcu_fss0_hyperbus1p0_0_hpb_clkx2_clk:60,dev_mcu_fss0_hyperbus1p0_0_hpb_clkx2_inv_clk:60,dev_mcu_fss0_hyperbus1p0_0_hpb_out_clk_n:60,dev_mcu_fss0_hyperbus1p0_0_hpb_out_clk_p:60,dev_mcu_fss0_ospi_0_bus_ospi0_dqs_clk:43,dev_mcu_fss0_ospi_0_bus_ospi0_hclk_clk:43,dev_mcu_fss0_ospi_0_bus_ospi0_iclk_clk:43,dev_mcu_fss0_ospi_0_bus_ospi0_iclk_clk_parent_board_0_bus_mcu_ospi0dqs_out:43,dev_mcu_fss0_ospi_0_bus_ospi0_iclk_clk_parent_fss_mcu_0_ospi_0_bus_ospi0_oclk_clk:43,dev_mcu_fss0_ospi_0_bus_ospi0_oclk_clk:43,dev_mcu_fss0_ospi_0_bus_ospi0_pclk_clk:43,dev_mcu_fss0_ospi_0_bus_ospi0_rclk_clk:43,dev_mcu_fss0_ospi_0_bus_ospi0_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:43,dev_mcu_fss0_ospi_0_bus_ospi0_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:43,dev_mcu_fss0_ospi_0_bus_ospi_dqs_clk:28,dev_mcu_fss0_ospi_0_bus_ospi_hclk_clk:28,dev_mcu_fss0_ospi_0_bus_ospi_iclk_clk:28,dev_mcu_fss0_ospi_0_bus_ospi_iclk_clk_parent_board_0_bus_mcu_ospi0dqs_out:28,dev_mcu_fss0_ospi_0_bus_ospi_iclk_clk_parent_fss_mcu_0_ospi_0_bus_ospi_oclk_clk:28,dev_mcu_fss0_ospi_0_bus_ospi_oclk_clk:28,dev_mcu_fss0_ospi_0_bus_ospi_pclk_clk:28,dev_mcu_fss0_ospi_0_bus_ospi_rclk_clk:28,dev_mcu_fss0_ospi_0_bus_ospi_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:28,dev_mcu_fss0_ospi_0_bus_ospi_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:28,dev_mcu_fss0_ospi_0_ospi_dqs_clk:60,dev_mcu_fss0_ospi_0_ospi_hclk_clk:60,dev_mcu_fss0_ospi_0_ospi_iclk_clk:60,dev_mcu_fss0_ospi_0_ospi_iclk_clk_parent_board_0_mcu_ospi0_dqs_out:60,dev_mcu_fss0_ospi_0_ospi_iclk_clk_parent_fss_mcu_0_ospi_0_ospi_oclk_clk:60,dev_mcu_fss0_ospi_0_ospi_oclk_clk:60,dev_mcu_fss0_ospi_0_ospi_pclk_clk:60,dev_mcu_fss0_ospi_0_ospi_rclk_clk:60,dev_mcu_fss0_ospi_0_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout4_clk:60,dev_mcu_fss0_ospi_0_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout4_clk:60,dev_mcu_fss0_ospi_1_bus_ospi1_dqs_clk:43,dev_mcu_fss0_ospi_1_bus_ospi1_hclk_clk:43,dev_mcu_fss0_ospi_1_bus_ospi1_iclk_clk:43,dev_mcu_fss0_ospi_1_bus_ospi1_iclk_clk_parent_board_0_bus_mcu_ospi1dqs_out:43,dev_mcu_fss0_ospi_1_bus_ospi1_iclk_clk_parent_fss_mcu_0_ospi_1_bus_ospi1_oclk_clk:43,dev_mcu_fss0_ospi_1_bus_ospi1_oclk_clk:43,dev_mcu_fss0_ospi_1_bus_ospi1_pclk_clk:43,dev_mcu_fss0_ospi_1_bus_ospi1_rclk_clk:43,dev_mcu_fss0_ospi_1_bus_ospi1_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:43,dev_mcu_fss0_ospi_1_bus_ospi1_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:43,dev_mcu_fss0_ospi_1_bus_ospi_dqs_clk:28,dev_mcu_fss0_ospi_1_bus_ospi_hclk_clk:28,dev_mcu_fss0_ospi_1_bus_ospi_iclk_clk:28,dev_mcu_fss0_ospi_1_bus_ospi_iclk_clk_parent_board_0_bus_mcu_ospi1dqs_out:28,dev_mcu_fss0_ospi_1_bus_ospi_iclk_clk_parent_fss_mcu_0_ospi_1_bus_ospi_oclk_clk:28,dev_mcu_fss0_ospi_1_bus_ospi_oclk_clk:28,dev_mcu_fss0_ospi_1_bus_ospi_pclk_clk:28,dev_mcu_fss0_ospi_1_bus_ospi_rclk_clk:28,dev_mcu_fss0_ospi_1_bus_ospi_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:28,dev_mcu_fss0_ospi_1_bus_ospi_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:28,dev_mcu_fss0_ospi_1_ospi_dqs_clk:60,dev_mcu_fss0_ospi_1_ospi_hclk_clk:60,dev_mcu_fss0_ospi_1_ospi_iclk_clk:60,dev_mcu_fss0_ospi_1_ospi_iclk_clk_parent_board_0_mcu_ospi1_dqs_out:60,dev_mcu_fss0_ospi_1_ospi_iclk_clk_parent_fss_mcu_0_ospi_1_ospi_oclk_clk:60,dev_mcu_fss0_ospi_1_ospi_oclk_clk:60,dev_mcu_fss0_ospi_1_ospi_pclk_clk:60,dev_mcu_fss0_ospi_1_ospi_rclk_clk:60,dev_mcu_fss0_ospi_1_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout4_clk:60,dev_mcu_fss0_ospi_1_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout4_clk:60,dev_mcu_i2c0_bus_clk:[28,43],dev_mcu_i2c0_bus_piscl:43,dev_mcu_i2c0_bus_pisys_clk:[28,43],dev_mcu_i2c0_clk:60,dev_mcu_i2c0_piscl_0:60,dev_mcu_i2c0_pisys_clk:60,dev_mcu_i2c0_porscl_0:60,dev_mcu_i2c1_clk:60,dev_mcu_i2c1_piscl_0:60,dev_mcu_i2c1_pisys_clk:60,dev_mcu_i3c0_i3c_pclk_clk:60,dev_mcu_i3c0_i3c_scl_di:60,dev_mcu_i3c0_i3c_scl_do_0:60,dev_mcu_i3c0_i3c_sclk_clk:60,dev_mcu_i3c1_i3c_pclk_clk:60,dev_mcu_i3c1_i3c_scl_di:60,dev_mcu_i3c1_i3c_scl_do_0:60,dev_mcu_i3c1_i3c_sclk_clk:60,dev_mcu_mcan0_bus_mcanss_cclk_clk:[28,43],dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk2:[28,43],dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk:[28,43],dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk2:[28,43],dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_mcu_mcan0_bus_mcanss_hclk_clk:[28,43],dev_mcu_mcan0_mcanss_cclk_clk:60,dev_mcu_mcan0_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_mcu_mcan0_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:60,dev_mcu_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout2_clk:60,dev_mcu_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout3_clk:60,dev_mcu_mcan0_mcanss_hclk_clk:60,dev_mcu_mcan1_bus_mcanss_cclk_clk:[28,43],dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk2:[28,43],dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk:[28,43],dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk2:[28,43],dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_mcu_mcan1_bus_mcanss_hclk_clk:[28,43],dev_mcu_mcan1_mcanss_cclk_clk:60,dev_mcu_mcan1_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_mcu_mcan1_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:60,dev_mcu_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout2_clk:60,dev_mcu_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout3_clk:60,dev_mcu_mcan1_mcanss_hclk_clk:60,dev_mcu_mcspi0_bus_clkspiref_clk:[28,43],dev_mcu_mcspi0_bus_io_clkspii_clk:[28,43],dev_mcu_mcspi0_bus_io_clkspio_clk:[28,43],dev_mcu_mcspi0_bus_vbusp_clk:[28,43],dev_mcu_mcspi0_clkspiref_clk:60,dev_mcu_mcspi0_io_clkspio_clk:60,dev_mcu_mcspi0_vbusp_clk:60,dev_mcu_mcspi1_bus_clkspiref_clk:[28,43],dev_mcu_mcspi1_bus_io_clkspii_clk:[28,43],dev_mcu_mcspi1_bus_io_clkspio_clk:[28,43],dev_mcu_mcspi1_bus_vbusp_clk:[28,43],dev_mcu_mcspi1_clkspiref_clk:60,dev_mcu_mcspi1_io_clkspii_clk:60,dev_mcu_mcspi1_io_clkspii_clk_parent_spi_main_3_io_clkspio_clk:60,dev_mcu_mcspi1_io_clkspio_clk:60,dev_mcu_mcspi1_vbusp_clk:60,dev_mcu_mcspi2_bus_clkspiref_clk:[28,43],dev_mcu_mcspi2_bus_io_clkspii_clk:28,dev_mcu_mcspi2_bus_io_clkspio_clk:28,dev_mcu_mcspi2_bus_vbusp_clk:[28,43],dev_mcu_mcspi2_clkspiref_clk:60,dev_mcu_mcspi2_io_clkspii_clk:60,dev_mcu_mcspi2_io_clkspio_clk:60,dev_mcu_mcspi2_vbusp_clk:60,dev_mcu_msram0_bus_cclk_clk:[28,43],dev_mcu_msram0_bus_vclk_clk:[28,43],dev_mcu_navss0_bus_cpsw0clk:[28,43],dev_mcu_navss0_bus_modss_vd2clk:[28,43],dev_mcu_navss0_bus_pdma_mcu1clk:[28,43],dev_mcu_navss0_bus_udmass_vd2clk:43,dev_mcu_navss0_intaggr_0_sys_clk:60,dev_mcu_navss0_intr_router_0_intr_clk:60,dev_mcu_navss0_mcrc_0_clk:60,dev_mcu_navss0_modss_vd2clk:60,dev_mcu_navss0_proxy_0_clk_clk:60,dev_mcu_navss0_ringacc_0_sys_clk:60,dev_mcu_navss0_udmap_0_sys_clk:60,dev_mcu_navss0_udmass_vd2clk:60,dev_mcu_pbist0_bus_clk1_clk:[28,43],dev_mcu_pbist0_bus_clk2_clk:[28,43],dev_mcu_pbist0_bus_clk4_clk:[28,43],dev_mcu_pdma0_bus_vclk:[28,43],dev_mcu_pdma1_bus_vclk:[28,43],dev_mcu_pll_mmr0_bus_vbusp_clk:[28,43],dev_mcu_psram0_bus_clk_clk:[28,43],dev_mcu_r5fss0_core0_cpu_clk:60,dev_mcu_r5fss0_core0_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk2:60,dev_mcu_r5fss0_core0_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk:60,dev_mcu_r5fss0_core0_interface_clk:60,dev_mcu_r5fss0_core1_cpu_clk:60,dev_mcu_r5fss0_core1_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk2:60,dev_mcu_r5fss0_core1_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk:60,dev_mcu_r5fss0_core1_interface_clk:60,dev_mcu_rom0_bus_clk_clk:[28,43],dev_mcu_rti0_bus_rti_clk:[28,43],dev_mcu_rti0_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[28,43],dev_mcu_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_mcu_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[28,43],dev_mcu_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[28,43],dev_mcu_rti0_bus_vbusp_clk:[28,43],dev_mcu_rti0_rti_clk:60,dev_mcu_rti0_rti_clk_parent_gluelogic_hfosc0_clkout:60,dev_mcu_rti0_rti_clk_parent_gluelogic_lpxosc_clkout:60,dev_mcu_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:60,dev_mcu_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:60,dev_mcu_rti0_vbusp_clk:60,dev_mcu_rti1_bus_rti_clk:[28,43],dev_mcu_rti1_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[28,43],dev_mcu_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_mcu_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[28,43],dev_mcu_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[28,43],dev_mcu_rti1_bus_vbusp_clk:[28,43],dev_mcu_rti1_rti_clk:60,dev_mcu_rti1_rti_clk_parent_gluelogic_hfosc0_clkout:60,dev_mcu_rti1_rti_clk_parent_gluelogic_lpxosc_clkout:60,dev_mcu_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:60,dev_mcu_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:60,dev_mcu_rti1_vbusp_clk:60,dev_mcu_sa2_ul0_pka_in_clk:60,dev_mcu_sa2_ul0_x1_clk:60,dev_mcu_sa2_ul0_x2_clk:60,dev_mcu_sec_mmr0_bus_vbusp_clk:[28,43],dev_mcu_timer0_bus_timer_hclk_clk:[28,43],dev_mcu_timer0_bus_timer_tclk_clk:[28,43],dev_mcu_timer0_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[28,43],dev_mcu_timer0_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,43],dev_mcu_timer0_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:43,dev_mcu_timer0_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[28,43],dev_mcu_timer0_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[28,43],dev_mcu_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_mcu_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[28,43],dev_mcu_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[28,43],dev_mcu_timer0_timer_hclk_clk:60,dev_mcu_timer0_timer_pwm_0:60,dev_mcu_timer0_timer_tclk_clk:60,dev_mcu_timer0_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_mcu_timer0_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0_0:60,dev_mcu_timer0_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:60,dev_mcu_timer0_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:60,dev_mcu_timer0_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:60,dev_mcu_timer0_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:60,dev_mcu_timer0_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:60,dev_mcu_timer0_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk5:60,dev_mcu_timer1_bus_timer_hclk_clk:[28,43],dev_mcu_timer1_bus_timer_tclk_clk:[28,43],dev_mcu_timer1_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[28,43],dev_mcu_timer1_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,43],dev_mcu_timer1_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:43,dev_mcu_timer1_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[28,43],dev_mcu_timer1_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[28,43],dev_mcu_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_mcu_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[28,43],dev_mcu_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[28,43],dev_mcu_timer1_timer_hclk_clk:60,dev_mcu_timer1_timer_tclk_clk:60,dev_mcu_timer1_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_0_timer_pwm_0:60,dev_mcu_timer1_timer_tclk_clk_parent_mcu_timer_clksel_out1:60,dev_mcu_timer2_bus_timer_hclk_clk:[28,43],dev_mcu_timer2_bus_timer_tclk_clk:[28,43],dev_mcu_timer2_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[28,43],dev_mcu_timer2_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,43],dev_mcu_timer2_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:43,dev_mcu_timer2_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[28,43],dev_mcu_timer2_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[28,43],dev_mcu_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_mcu_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[28,43],dev_mcu_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[28,43],dev_mcu_timer2_timer_hclk_clk:60,dev_mcu_timer2_timer_pwm_0:60,dev_mcu_timer2_timer_tclk_clk:60,dev_mcu_timer2_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_mcu_timer2_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0_0:60,dev_mcu_timer2_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:60,dev_mcu_timer2_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:60,dev_mcu_timer2_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:60,dev_mcu_timer2_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:60,dev_mcu_timer2_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:60,dev_mcu_timer2_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk5:60,dev_mcu_timer3_bus_timer_hclk_clk:[28,43],dev_mcu_timer3_bus_timer_tclk_clk:[28,43],dev_mcu_timer3_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[28,43],dev_mcu_timer3_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,43],dev_mcu_timer3_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:43,dev_mcu_timer3_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[28,43],dev_mcu_timer3_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[28,43],dev_mcu_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_mcu_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[28,43],dev_mcu_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[28,43],dev_mcu_timer3_timer_hclk_clk:60,dev_mcu_timer3_timer_tclk_clk:60,dev_mcu_timer3_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_2_timer_pwm_0:60,dev_mcu_timer3_timer_tclk_clk_parent_mcu_timer_clksel_out3:60,dev_mcu_timer4_timer_hclk_clk:60,dev_mcu_timer4_timer_pwm_0:60,dev_mcu_timer4_timer_tclk_clk:60,dev_mcu_timer4_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_mcu_timer4_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0_0:60,dev_mcu_timer4_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:60,dev_mcu_timer4_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:60,dev_mcu_timer4_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:60,dev_mcu_timer4_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:60,dev_mcu_timer4_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:60,dev_mcu_timer4_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk5:60,dev_mcu_timer5_timer_hclk_clk:60,dev_mcu_timer5_timer_tclk_clk:60,dev_mcu_timer5_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_4_timer_pwm_0:60,dev_mcu_timer5_timer_tclk_clk_parent_mcu_timer_clksel_out5:60,dev_mcu_timer6_timer_hclk_clk:60,dev_mcu_timer6_timer_pwm_0:60,dev_mcu_timer6_timer_tclk_clk:60,dev_mcu_timer6_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_mcu_timer6_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0_0:60,dev_mcu_timer6_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:60,dev_mcu_timer6_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:60,dev_mcu_timer6_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:60,dev_mcu_timer6_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:60,dev_mcu_timer6_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:60,dev_mcu_timer6_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk5:60,dev_mcu_timer7_timer_hclk_clk:60,dev_mcu_timer7_timer_tclk_clk:60,dev_mcu_timer7_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_6_timer_pwm_0:60,dev_mcu_timer7_timer_tclk_clk_parent_mcu_timer_clksel_out7:60,dev_mcu_timer8_timer_hclk_clk:60,dev_mcu_timer8_timer_pwm_0:60,dev_mcu_timer8_timer_tclk_clk:60,dev_mcu_timer8_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_mcu_timer8_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0_0:60,dev_mcu_timer8_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:60,dev_mcu_timer8_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:60,dev_mcu_timer8_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:60,dev_mcu_timer8_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:60,dev_mcu_timer8_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:60,dev_mcu_timer8_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk5:60,dev_mcu_timer9_timer_hclk_clk:60,dev_mcu_timer9_timer_tclk_clk:60,dev_mcu_timer9_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_8_timer_pwm_0:60,dev_mcu_timer9_timer_tclk_clk_parent_mcu_timer_clksel_out9:60,dev_mcu_uart0_bus_fclk_clk:[28,43],dev_mcu_uart0_bus_fclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[28,43],dev_mcu_uart0_bus_fclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout3_clk:[28,43],dev_mcu_uart0_bus_vbusp_clk:[28,43],dev_mcu_uart0_fclk_clk:60,dev_mcu_uart0_fclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout3_clk:60,dev_mcu_uart0_fclk_clk_parent_postdiv3_16fft_main_1_hsdivout5_clk:60,dev_mcu_uart0_vbusp_clk:60,dev_mlb0_mlbss_amlb_clk:60,dev_mlb0_mlbss_hclk_clk:60,dev_mlb0_mlbss_mlb_clk:60,dev_mlb0_mlbss_pclk_clk:60,dev_mlb0_mlbss_sclk_clk:60,dev_mmcsd0_bus_emmcsdss_vbus_clk:[28,43],dev_mmcsd0_bus_emmcsdss_xin_clk:[28,43],dev_mmcsd0_emmcss_io_clk_0:60,dev_mmcsd0_emmcss_vbus_clk:60,dev_mmcsd0_emmcss_xin_clk:60,dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:60,dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_1_hsdivout2_clk:60,dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:60,dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk:60,dev_mmcsd1_bus_emmcsdss_vbus_clk:[28,43],dev_mmcsd1_bus_emmcsdss_xin_clk:[28,43],dev_mmcsd1_emmcsdss_io_clk_i_0:60,dev_mmcsd1_emmcsdss_io_clk_o_0:60,dev_mmcsd1_emmcsdss_vbus_clk:60,dev_mmcsd1_emmcsdss_xin_clk:60,dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:60,dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_1_hsdivout2_clk:60,dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:60,dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk:60,dev_mmcsd2_emmcsdss_io_clk_i_0:60,dev_mmcsd2_emmcsdss_io_clk_o_0:60,dev_mmcsd2_emmcsdss_vbus_clk:60,dev_mmcsd2_emmcsdss_xin_clk:60,dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:60,dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_1_hsdivout2_clk:60,dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:60,dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk:60,dev_mx_efuse_main_chain_main_0_bus_undefinedchain0_fclk:43,dev_mx_efuse_main_chain_main_0_bus_undefinedchain1_fclk:43,dev_mx_efuse_mcu_chain_mcu_0_bus_undefinedchain0_fclk:43,dev_mx_efuse_mcu_chain_mcu_0_bus_undefinedchain1_fclk:43,dev_mx_efuse_mcu_chain_mcu_0_bus_undefinedchain2_fclk:43,dev_navss0_bus_cpts0_genf2_0:43,dev_navss0_bus_cpts0_genf3_0:43,dev_navss0_bus_cpts0_genf4_0:43,dev_navss0_bus_cpts0_genf5_0:43,dev_navss0_bus_icss_g0clk:[28,43],dev_navss0_bus_icss_g1clk:[28,43],dev_navss0_bus_icss_g2clk:[28,43],dev_navss0_bus_modss_vd2clk:43,dev_navss0_bus_msmc0clk:[28,43],dev_navss0_bus_nbss_vclk:[28,43],dev_navss0_bus_nbss_vd2clk:[28,43],dev_navss0_bus_pdma_main1clk:[28,43],dev_navss0_bus_rclk_bus_in0_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[28,43],dev_navss0_bus_rclk_bus_in1_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[28,43],dev_navss0_bus_rclk_bus_in2_board_0_bus_mcu_cpts_rft_clk_out:[28,43],dev_navss0_bus_rclk_bus_in3_board_0_bus_cpts_rft_clk_out:[28,43],dev_navss0_bus_rclk_bus_in4_board_0_bus_mcu_ext_refclk0_out:[28,43],dev_navss0_bus_rclk_bus_in5_board_0_bus_ext_refclk1_out:[28,43],dev_navss0_bus_udmass_vd2clk:43,dev_navss0_cpts_0_rclk:60,dev_navss0_cpts_0_rclk_parent_board_0_cpts0_rft_clk_out:60,dev_navss0_cpts_0_rclk_parent_board_0_ext_refclk1_out:60,dev_navss0_cpts_0_rclk_parent_board_0_mcu_cpts0_rft_clk_out:60,dev_navss0_cpts_0_rclk_parent_board_0_mcu_ext_refclk0_out:60,dev_navss0_cpts_0_rclk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:60,dev_navss0_cpts_0_rclk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:60,dev_navss0_cpts_0_rclk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:60,dev_navss0_cpts_0_rclk_parent_postdiv3_16fft_main_0_hsdivout6_clk:60,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:60,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:60,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:60,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:60,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:60,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:60,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:60,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:60,dev_navss0_cpts_0_ts_genf0:60,dev_navss0_cpts_0_ts_genf1:60,dev_navss0_cpts_0_vbusp_gclk:60,dev_navss0_dti_0_clk_clk:60,dev_navss0_dti_0_ext0_dti_clk_clk:60,dev_navss0_dti_0_ext1_dti_clk_clk:60,dev_navss0_dti_0_ext2_dti_clk_clk:60,dev_navss0_dti_0_ext3_dti_clk_clk:60,dev_navss0_intr_router_0_intr_clk:60,dev_navss0_mailbox_0_vclk_clk:60,dev_navss0_mailbox_10_vclk_clk:60,dev_navss0_mailbox_11_vclk_clk:60,dev_navss0_mailbox_1_vclk_clk:60,dev_navss0_mailbox_2_vclk_clk:60,dev_navss0_mailbox_3_vclk_clk:60,dev_navss0_mailbox_4_vclk_clk:60,dev_navss0_mailbox_5_vclk_clk:60,dev_navss0_mailbox_6_vclk_clk:60,dev_navss0_mailbox_7_vclk_clk:60,dev_navss0_mailbox_8_vclk_clk:60,dev_navss0_mailbox_9_vclk_clk:60,dev_navss0_mcrc_0_clk:60,dev_navss0_modss_intaggr_0_sys_clk:60,dev_navss0_modss_intaggr_1_sys_clk:60,dev_navss0_modss_vd2clk:60,dev_navss0_proxy_0_clk_clk:60,dev_navss0_ringacc_0_sys_clk:60,dev_navss0_spinlock_0_clk:60,dev_navss0_tbu_0_clk_clk:60,dev_navss0_tcu_0_clk_clk:60,dev_navss0_timermgr_0_eon_tick_evt:60,dev_navss0_timermgr_0_vclk_clk:60,dev_navss0_timermgr_1_eon_tick_evt:60,dev_navss0_timermgr_1_vclk_clk:60,dev_navss0_udmap_0_sys_clk:60,dev_navss0_udmass_intaggr_0_sys_clk:60,dev_navss0_udmass_vd2clk:60,dev_navss0_virtss_vd2clk:60,dev_navss512l_main_0_cpts0_genf2_0:60,dev_navss512l_main_0_cpts0_genf3_0:60,dev_oldi_tx_core_main_0_bus_oldi_0_fwd_p_clk_bus_in0_clockdivider_dss_bus_out0:43,dev_oldi_tx_core_main_0_bus_oldi_0_fwd_p_clk_bus_in0_dss_bus_out0:28,dev_oldi_tx_core_main_0_bus_oldi_0_fwd_p_clk_bus_in1_clockdivider_dss_bus_out0:43,dev_oldi_tx_core_main_0_bus_oldi_0_fwd_p_clk_bus_in1_dss_bus_out0:28,dev_oldi_tx_core_main_0_bus_oldi_pll_clk:[28,43],dev_pbist0_bus_clk1_clk:[28,43],dev_pbist0_bus_clk2_clk:[28,43],dev_pbist0_bus_clk4_clk:[28,43],dev_pbist1_bus_clk1_clk:[28,43],dev_pbist1_bus_clk2_clk:[28,43],dev_pbist1_bus_clk4_clk:[28,43],dev_pcie0_bus_pcie_cba_clk:[28,43],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in0_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[28,43],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in1_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[28,43],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in2_board_0_bus_mcu_cpts_rft_clk_out:[28,43],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in3_board_0_bus_cpts_rft_clk_out:[28,43],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in4_board_0_bus_mcu_ext_refclk0_out:[28,43],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in5_board_0_bus_ext_refclk1_out:[28,43],dev_pcie0_bus_pcie_txi0_clk:[28,43],dev_pcie0_bus_pcie_txr0_clk:[28,43],dev_pcie0_bus_pcie_txr1_clk:[28,43],dev_pcie0_pcie_cba_clk:60,dev_pcie0_pcie_cpts_rclk_clk:60,dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:60,dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:60,dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:60,dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_pcie0_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:60,dev_pcie0_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:60,dev_pcie0_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:60,dev_pcie0_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:60,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:60,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:60,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:60,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:60,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:60,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:60,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:60,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:60,dev_pcie0_pcie_lane0_refclk:60,dev_pcie0_pcie_lane0_rxclk:60,dev_pcie0_pcie_lane0_rxfclk:60,dev_pcie0_pcie_lane0_txclk:60,dev_pcie0_pcie_lane0_txfclk:60,dev_pcie0_pcie_lane0_txmclk:60,dev_pcie0_pcie_lane1_refclk:60,dev_pcie0_pcie_lane1_rxclk:60,dev_pcie0_pcie_lane1_rxfclk:60,dev_pcie0_pcie_lane1_txclk:60,dev_pcie0_pcie_lane1_txfclk:60,dev_pcie0_pcie_lane1_txmclk:60,dev_pcie0_pcie_pm_clk:60,dev_pcie1_bus_pcie_cba_clk:[28,43],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in0_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[28,43],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in1_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[28,43],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in2_board_0_bus_mcu_cpts_rft_clk_out:[28,43],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in3_board_0_bus_cpts_rft_clk_out:[28,43],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in4_board_0_bus_mcu_ext_refclk0_out:[28,43],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in5_board_0_bus_ext_refclk1_out:[28,43],dev_pcie1_bus_pcie_txi0_clk:[28,43],dev_pcie1_bus_pcie_txr0_clk:[28,43],dev_pcie1_pcie_cba_clk:60,dev_pcie1_pcie_cpts_rclk_clk:60,dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:60,dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:60,dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:60,dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_pcie1_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:60,dev_pcie1_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:60,dev_pcie1_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:60,dev_pcie1_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:60,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:60,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:60,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:60,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:60,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:60,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:60,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:60,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:60,dev_pcie1_pcie_lane0_refclk:60,dev_pcie1_pcie_lane0_rxclk:60,dev_pcie1_pcie_lane0_rxfclk:60,dev_pcie1_pcie_lane0_txclk:60,dev_pcie1_pcie_lane0_txfclk:60,dev_pcie1_pcie_lane0_txmclk:60,dev_pcie1_pcie_lane1_refclk:60,dev_pcie1_pcie_lane1_rxclk:60,dev_pcie1_pcie_lane1_rxfclk:60,dev_pcie1_pcie_lane1_txclk:60,dev_pcie1_pcie_lane1_txfclk:60,dev_pcie1_pcie_lane1_txmclk:60,dev_pcie1_pcie_pm_clk:60,dev_pcie2_pcie_cba_clk:60,dev_pcie2_pcie_cpts_rclk_clk:60,dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:60,dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:60,dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:60,dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_pcie2_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:60,dev_pcie2_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:60,dev_pcie2_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:60,dev_pcie2_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:60,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:60,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:60,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:60,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:60,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:60,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:60,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:60,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:60,dev_pcie2_pcie_lane0_refclk:60,dev_pcie2_pcie_lane0_rxclk:60,dev_pcie2_pcie_lane0_rxfclk:60,dev_pcie2_pcie_lane0_txclk:60,dev_pcie2_pcie_lane0_txfclk:60,dev_pcie2_pcie_lane0_txmclk:60,dev_pcie2_pcie_lane1_refclk:60,dev_pcie2_pcie_lane1_rxclk:60,dev_pcie2_pcie_lane1_rxfclk:60,dev_pcie2_pcie_lane1_txclk:60,dev_pcie2_pcie_lane1_txfclk:60,dev_pcie2_pcie_lane1_txmclk:60,dev_pcie2_pcie_pm_clk:60,dev_pcie3_pcie_cba_clk:60,dev_pcie3_pcie_cpts_rclk_clk:60,dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:60,dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:60,dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:60,dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_pcie3_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:60,dev_pcie3_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:60,dev_pcie3_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:60,dev_pcie3_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:60,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:60,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:60,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:60,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:60,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:60,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:60,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:60,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:60,dev_pcie3_pcie_lane0_refclk:60,dev_pcie3_pcie_lane0_rxclk:60,dev_pcie3_pcie_lane0_rxfclk:60,dev_pcie3_pcie_lane0_txclk:60,dev_pcie3_pcie_lane0_txfclk:60,dev_pcie3_pcie_lane0_txmclk:60,dev_pcie3_pcie_lane1_refclk:60,dev_pcie3_pcie_lane1_rxclk:60,dev_pcie3_pcie_lane1_rxfclk:60,dev_pcie3_pcie_lane1_txclk:60,dev_pcie3_pcie_lane1_txfclk:60,dev_pcie3_pcie_lane1_txmclk:60,dev_pcie3_pcie_pm_clk:60,dev_pdma0_bus_vclk:[28,43],dev_pdma1_bus_vclk:[28,43],dev_pdma_debug0_bus_vclk:[28,43],dev_pll_mmr0_bus_vbusp_clk:[28,43],dev_pllctrl0_bus_pll_clkout_clk:[28,43],dev_pllctrl0_bus_pll_refclk_clk:[28,43],dev_pllctrl0_bus_pll_refclk_clk_parent_board_0_hfosc1_clk_out:[28,43],dev_pllctrl0_bus_pll_refclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_pllctrl0_bus_vbus_slv_refclk_clk:[28,43],dev_pru_icssg0_bus_core_clk:[28,43],dev_pru_icssg0_bus_core_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout1_clk:[28,43],dev_pru_icssg0_bus_core_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[28,43],dev_pru_icssg0_bus_iep_clk:[28,43],dev_pru_icssg0_bus_iep_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[28,43],dev_pru_icssg0_bus_iep_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[28,43],dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_cpts_rft_clk_out:[28,43],dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_ext_refclk1_out:[28,43],dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[28,43],dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,43],dev_pru_icssg0_bus_iep_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[28,43],dev_pru_icssg0_bus_iep_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[28,43],dev_pru_icssg0_bus_pr1_rgmii0_rxc_i:43,dev_pru_icssg0_bus_pr1_rgmii0_txc_i:43,dev_pru_icssg0_bus_pr1_rgmii1_rxc_i:43,dev_pru_icssg0_bus_pr1_rgmii1_txc_i:43,dev_pru_icssg0_bus_rgmii_mhz_250_clk:[28,43],dev_pru_icssg0_bus_rgmii_mhz_50_clk:[28,43],dev_pru_icssg0_bus_rgmii_mhz_5_clk:[28,43],dev_pru_icssg0_bus_uclk_clk:[28,43],dev_pru_icssg0_bus_vclk_clk:[28,43],dev_pru_icssg0_bus_wiz0_rx_slv_clk:[28,43],dev_pru_icssg0_bus_wiz0_tx_slv_clk:[28,43],dev_pru_icssg0_bus_wiz1_rx_slv_clk:[28,43],dev_pru_icssg0_bus_wiz1_tx_slv_clk:[28,43],dev_pru_icssg0_core_clk:60,dev_pru_icssg0_core_clk_parent_hsdiv4_16fft_main_2_hsdivout0_clk:60,dev_pru_icssg0_core_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:60,dev_pru_icssg0_iep_clk:60,dev_pru_icssg0_iep_clk_parent_board_0_cpts0_rft_clk_out:60,dev_pru_icssg0_iep_clk_parent_board_0_ext_refclk1_out:60,dev_pru_icssg0_iep_clk_parent_board_0_mcu_cpts0_rft_clk_out:60,dev_pru_icssg0_iep_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_pru_icssg0_iep_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:60,dev_pru_icssg0_iep_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:60,dev_pru_icssg0_iep_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:60,dev_pru_icssg0_iep_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:60,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:60,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:60,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:60,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:60,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:60,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:60,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:60,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:60,dev_pru_icssg0_pr1_mdio_mdclk_o_0:60,dev_pru_icssg0_pr1_rgmii0_rxc_i_0:60,dev_pru_icssg0_pr1_rgmii0_txc_i_0:60,dev_pru_icssg0_pr1_rgmii0_txc_o_0:60,dev_pru_icssg0_pr1_rgmii1_rxc_i_0:60,dev_pru_icssg0_pr1_rgmii1_txc_i_0:60,dev_pru_icssg0_pr1_rgmii1_txc_o_0:60,dev_pru_icssg0_rgmii_mhz_250_clk:60,dev_pru_icssg0_rgmii_mhz_50_clk:60,dev_pru_icssg0_rgmii_mhz_5_clk:60,dev_pru_icssg0_uclk_clk:60,dev_pru_icssg0_vclk_clk:60,dev_pru_icssg1_bus_core_clk:[28,43],dev_pru_icssg1_bus_core_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout1_clk:[28,43],dev_pru_icssg1_bus_core_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[28,43],dev_pru_icssg1_bus_iep_clk:[28,43],dev_pru_icssg1_bus_iep_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[28,43],dev_pru_icssg1_bus_iep_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[28,43],dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_cpts_rft_clk_out:[28,43],dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_ext_refclk1_out:[28,43],dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[28,43],dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,43],dev_pru_icssg1_bus_iep_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[28,43],dev_pru_icssg1_bus_iep_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[28,43],dev_pru_icssg1_bus_pr1_rgmii0_rxc_i:43,dev_pru_icssg1_bus_pr1_rgmii0_txc_i:43,dev_pru_icssg1_bus_pr1_rgmii1_rxc_i:43,dev_pru_icssg1_bus_pr1_rgmii1_txc_i:43,dev_pru_icssg1_bus_rgmii_mhz_250_clk:[28,43],dev_pru_icssg1_bus_rgmii_mhz_50_clk:[28,43],dev_pru_icssg1_bus_rgmii_mhz_5_clk:[28,43],dev_pru_icssg1_bus_uclk_clk:[28,43],dev_pru_icssg1_bus_vclk_clk:[28,43],dev_pru_icssg1_bus_wiz0_rx_slv_clk:[28,43],dev_pru_icssg1_bus_wiz0_tx_slv_clk:[28,43],dev_pru_icssg1_bus_wiz1_rx_slv_clk:[28,43],dev_pru_icssg1_bus_wiz1_tx_slv_clk:[28,43],dev_pru_icssg1_core_clk:60,dev_pru_icssg1_core_clk_parent_hsdiv4_16fft_main_2_hsdivout0_clk:60,dev_pru_icssg1_core_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:60,dev_pru_icssg1_iep_clk:60,dev_pru_icssg1_iep_clk_parent_board_0_cpts0_rft_clk_out:60,dev_pru_icssg1_iep_clk_parent_board_0_ext_refclk1_out:60,dev_pru_icssg1_iep_clk_parent_board_0_mcu_cpts0_rft_clk_out:60,dev_pru_icssg1_iep_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_pru_icssg1_iep_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:60,dev_pru_icssg1_iep_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:60,dev_pru_icssg1_iep_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:60,dev_pru_icssg1_iep_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:60,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:60,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:60,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:60,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:60,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:60,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:60,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:60,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:60,dev_pru_icssg1_pr1_mdio_mdclk_o_0:60,dev_pru_icssg1_pr1_rgmii0_rxc_i_0:60,dev_pru_icssg1_pr1_rgmii0_txc_i_0:60,dev_pru_icssg1_pr1_rgmii0_txc_o_0:60,dev_pru_icssg1_pr1_rgmii1_rxc_i_0:60,dev_pru_icssg1_pr1_rgmii1_txc_i_0:60,dev_pru_icssg1_pr1_rgmii1_txc_o_0:60,dev_pru_icssg1_rgmii_mhz_250_clk:60,dev_pru_icssg1_rgmii_mhz_50_clk:60,dev_pru_icssg1_rgmii_mhz_5_clk:60,dev_pru_icssg1_serdes0_refclk:60,dev_pru_icssg1_serdes0_refclk_parent_wiz16b4m4cs_main_1_ip4_ln0_refclk:60,dev_pru_icssg1_serdes0_refclk_parent_wiz16b4m4cs_main_2_ip4_ln0_refclk:60,dev_pru_icssg1_serdes0_rxclk:60,dev_pru_icssg1_serdes0_rxclk_parent_wiz16b4m4cs_main_1_ip4_ln0_rxclk:60,dev_pru_icssg1_serdes0_rxclk_parent_wiz16b4m4cs_main_2_ip4_ln0_rxclk:60,dev_pru_icssg1_serdes0_rxfclk:60,dev_pru_icssg1_serdes0_rxfclk_parent_wiz16b4m4cs_main_1_ip4_ln0_rxfclk:60,dev_pru_icssg1_serdes0_rxfclk_parent_wiz16b4m4cs_main_2_ip4_ln0_rxfclk:60,dev_pru_icssg1_serdes0_txclk:60,dev_pru_icssg1_serdes0_txfclk:60,dev_pru_icssg1_serdes0_txfclk_parent_wiz16b4m4cs_main_1_ip4_ln0_txfclk:60,dev_pru_icssg1_serdes0_txfclk_parent_wiz16b4m4cs_main_2_ip4_ln0_txfclk:60,dev_pru_icssg1_serdes0_txmclk:60,dev_pru_icssg1_serdes0_txmclk_parent_wiz16b4m4cs_main_1_ip4_ln0_txmclk:60,dev_pru_icssg1_serdes0_txmclk_parent_wiz16b4m4cs_main_2_ip4_ln0_txmclk:60,dev_pru_icssg1_serdes1_refclk:60,dev_pru_icssg1_serdes1_refclk_parent_wiz16b4m4cs_main_1_ip4_ln1_refclk:60,dev_pru_icssg1_serdes1_refclk_parent_wiz16b4m4cs_main_2_ip4_ln1_refclk:60,dev_pru_icssg1_serdes1_rxclk:60,dev_pru_icssg1_serdes1_rxclk_parent_wiz16b4m4cs_main_1_ip4_ln1_rxclk:60,dev_pru_icssg1_serdes1_rxclk_parent_wiz16b4m4cs_main_2_ip4_ln1_rxclk:60,dev_pru_icssg1_serdes1_rxfclk:60,dev_pru_icssg1_serdes1_rxfclk_parent_wiz16b4m4cs_main_1_ip4_ln1_rxfclk:60,dev_pru_icssg1_serdes1_rxfclk_parent_wiz16b4m4cs_main_2_ip4_ln1_rxfclk:60,dev_pru_icssg1_serdes1_txclk:60,dev_pru_icssg1_serdes1_txfclk:60,dev_pru_icssg1_serdes1_txfclk_parent_wiz16b4m4cs_main_1_ip4_ln1_txfclk:60,dev_pru_icssg1_serdes1_txfclk_parent_wiz16b4m4cs_main_2_ip4_ln1_txfclk:60,dev_pru_icssg1_serdes1_txmclk:60,dev_pru_icssg1_serdes1_txmclk_parent_wiz16b4m4cs_main_1_ip4_ln1_txmclk:60,dev_pru_icssg1_serdes1_txmclk_parent_wiz16b4m4cs_main_2_ip4_ln1_txmclk:60,dev_pru_icssg1_uclk_clk:60,dev_pru_icssg1_vclk_clk:60,dev_pru_icssg2_bus_core_clk:[28,43],dev_pru_icssg2_bus_core_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout1_clk:[28,43],dev_pru_icssg2_bus_core_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[28,43],dev_pru_icssg2_bus_iep_clk:[28,43],dev_pru_icssg2_bus_iep_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[28,43],dev_pru_icssg2_bus_iep_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[28,43],dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_cpts_rft_clk_out:[28,43],dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_ext_refclk1_out:[28,43],dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[28,43],dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,43],dev_pru_icssg2_bus_iep_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[28,43],dev_pru_icssg2_bus_iep_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[28,43],dev_pru_icssg2_bus_pr1_rgmii0_rxc_i:43,dev_pru_icssg2_bus_pr1_rgmii0_txc_i:43,dev_pru_icssg2_bus_pr1_rgmii1_rxc_i:43,dev_pru_icssg2_bus_pr1_rgmii1_txc_i:43,dev_pru_icssg2_bus_rgmii_mhz_250_clk:[28,43],dev_pru_icssg2_bus_rgmii_mhz_50_clk:[28,43],dev_pru_icssg2_bus_rgmii_mhz_5_clk:[28,43],dev_pru_icssg2_bus_uclk_clk:[28,43],dev_pru_icssg2_bus_vclk_clk:[28,43],dev_pru_icssg2_bus_wiz0_rx_slv_clk:[28,43],dev_pru_icssg2_bus_wiz0_tx_mst_clk:[28,43],dev_pru_icssg2_bus_wiz0_tx_slv_clk:[28,43],dev_pru_icssg2_bus_wiz1_rx_slv_clk:[28,43],dev_pru_icssg2_bus_wiz1_tx_mst_clk:[28,43],dev_pru_icssg2_bus_wiz1_tx_slv_clk:[28,43],dev_psc0_bus_clk:[28,43],dev_psc0_bus_slow_clk:[28,43],dev_psc0_clk:60,dev_psc0_slow_clk:60,dev_psramecc0_bus_clk_clk:[28,43],dev_pulsar_sl_main_0_interface0_phase_0:60,dev_pulsar_sl_main_0_interface1_phase_0:60,dev_pulsar_sl_main_1_interface0_phase_0:60,dev_pulsar_sl_main_1_interface1_phase_0:60,dev_pulsar_sl_mcu_0_interface0_phase_0:60,dev_pulsar_sl_mcu_0_interface0_phase_0_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk2:60,dev_pulsar_sl_mcu_0_interface1_phase_0:60,dev_pulsar_sl_mcu_0_interface1_phase_0_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk2:60,dev_r5fss0_core0_cpu_clk:60,dev_r5fss0_core0_interface_clk:60,dev_r5fss0_core1_cpu_clk:60,dev_r5fss0_core1_interface_clk:60,dev_r5fss0_introuter0_intr_clk:60,dev_r5fss1_core0_cpu_clk:60,dev_r5fss1_core0_interface_clk:60,dev_r5fss1_core1_cpu_clk:60,dev_r5fss1_core1_interface_clk:60,dev_r5fss1_introuter0_intr_clk:60,dev_rti0_bus_rti_clk:[28,43],dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_out:[28,43],dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[28,43],dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[28,43],dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[28,43],dev_rti0_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[28,43],dev_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[28,43],dev_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[28,43],dev_rti0_bus_vbusp_clk:[28,43],dev_rti0_rti_clk:60,dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out:60,dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out_dup0:60,dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out_dup1:60,dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out_dup2:60,dev_rti0_rti_clk_parent_gluelogic_hfosc0_clkout:60,dev_rti0_rti_clk_parent_gluelogic_lpxosc_clkout:60,dev_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:60,dev_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:60,dev_rti0_vbusp_clk:60,dev_rti15_rti_clk:60,dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out:60,dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out_dup0:60,dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out_dup1:60,dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out_dup2:60,dev_rti15_rti_clk_parent_gluelogic_hfosc0_clkout:60,dev_rti15_rti_clk_parent_gluelogic_lpxosc_clkout:60,dev_rti15_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:60,dev_rti15_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:60,dev_rti15_vbusp_clk:60,dev_rti16_rti_clk:60,dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out:60,dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out_dup0:60,dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out_dup1:60,dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out_dup2:60,dev_rti16_rti_clk_parent_gluelogic_hfosc0_clkout:60,dev_rti16_rti_clk_parent_gluelogic_lpxosc_clkout:60,dev_rti16_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:60,dev_rti16_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:60,dev_rti16_vbusp_clk:60,dev_rti1_bus_rti_clk:[28,43],dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_out:[28,43],dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[28,43],dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[28,43],dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[28,43],dev_rti1_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[28,43],dev_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[28,43],dev_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[28,43],dev_rti1_bus_vbusp_clk:[28,43],dev_rti1_rti_clk:60,dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out:60,dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out_dup0:60,dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out_dup1:60,dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out_dup2:60,dev_rti1_rti_clk_parent_gluelogic_hfosc0_clkout:60,dev_rti1_rti_clk_parent_gluelogic_lpxosc_clkout:60,dev_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:60,dev_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:60,dev_rti1_vbusp_clk:60,dev_rti24_rti_clk:60,dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out:60,dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out_dup0:60,dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out_dup1:60,dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out_dup2:60,dev_rti24_rti_clk_parent_gluelogic_hfosc0_clkout:60,dev_rti24_rti_clk_parent_gluelogic_lpxosc_clkout:60,dev_rti24_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:60,dev_rti24_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:60,dev_rti24_vbusp_clk:60,dev_rti25_rti_clk:60,dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out:60,dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out_dup0:60,dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out_dup1:60,dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out_dup2:60,dev_rti25_rti_clk_parent_gluelogic_hfosc0_clkout:60,dev_rti25_rti_clk_parent_gluelogic_lpxosc_clkout:60,dev_rti25_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:60,dev_rti25_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:60,dev_rti25_vbusp_clk:60,dev_rti28_rti_clk:60,dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out:60,dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out_dup0:60,dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out_dup1:60,dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out_dup2:60,dev_rti28_rti_clk_parent_gluelogic_hfosc0_clkout:60,dev_rti28_rti_clk_parent_gluelogic_lpxosc_clkout:60,dev_rti28_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:60,dev_rti28_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:60,dev_rti28_vbusp_clk:60,dev_rti29_rti_clk:60,dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out:60,dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out_dup0:60,dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out_dup1:60,dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out_dup2:60,dev_rti29_rti_clk_parent_gluelogic_hfosc0_clkout:60,dev_rti29_rti_clk_parent_gluelogic_lpxosc_clkout:60,dev_rti29_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:60,dev_rti29_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:60,dev_rti29_vbusp_clk:60,dev_rti2_bus_rti_clk:[28,43],dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_out:[28,43],dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[28,43],dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[28,43],dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[28,43],dev_rti2_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[28,43],dev_rti2_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_rti2_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[28,43],dev_rti2_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[28,43],dev_rti2_bus_vbusp_clk:[28,43],dev_rti30_rti_clk:60,dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out:60,dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out_dup0:60,dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out_dup1:60,dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out_dup2:60,dev_rti30_rti_clk_parent_gluelogic_hfosc0_clkout:60,dev_rti30_rti_clk_parent_gluelogic_lpxosc_clkout:60,dev_rti30_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:60,dev_rti30_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:60,dev_rti30_vbusp_clk:60,dev_rti31_rti_clk:60,dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out:60,dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out_dup0:60,dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out_dup1:60,dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out_dup2:60,dev_rti31_rti_clk_parent_gluelogic_hfosc0_clkout:60,dev_rti31_rti_clk_parent_gluelogic_lpxosc_clkout:60,dev_rti31_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:60,dev_rti31_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:60,dev_rti31_vbusp_clk:60,dev_rti3_bus_rti_clk:[28,43],dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_out:[28,43],dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[28,43],dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[28,43],dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[28,43],dev_rti3_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[28,43],dev_rti3_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_rti3_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[28,43],dev_rti3_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[28,43],dev_rti3_bus_vbusp_clk:[28,43],dev_sa2_ul0_bus_pka_in_clk:[28,43],dev_sa2_ul0_bus_x1_clk:[28,43],dev_sa2_ul0_bus_x2_clk:[28,43],dev_sa2_ul0_pka_in_clk:60,dev_sa2_ul0_x1_clk:60,dev_sa2_ul0_x2_clk:60,dev_serdes0_bus_clk:[28,43],dev_serdes0_bus_ip2_ln0_txrclk:[28,43],dev_serdes0_bus_ip3_ln0_txrclk:[28,43],dev_serdes0_bus_li_refclk:[28,43],dev_serdes0_bus_li_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[28,43],dev_serdes0_bus_li_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:[28,43],dev_serdes0_bus_li_refclk_parent_board_0_hfosc1_clk_out:[28,43],dev_serdes0_bus_li_refclk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_serdes0_bus_ln0_rxclk:[28,43],dev_serdes0_bus_ln0_txclk:[28,43],dev_serdes0_bus_refclkpn:43,dev_serdes0_bus_refclkpp:43,dev_serdes1_bus_clk:[28,43],dev_serdes1_bus_ip1_ln0_txrclk:[28,43],dev_serdes1_bus_ip2_ln0_txrclk:[28,43],dev_serdes1_bus_ip3_ln0_txrclk:[28,43],dev_serdes1_bus_ln0_rxclk:[28,43],dev_serdes1_bus_ln0_txclk:[28,43],dev_serdes1_bus_refclkpn:43,dev_serdes1_bus_refclkpp:43,dev_serdes1_bus_ri_refclk:[28,43],dev_serdes1_bus_ri_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[28,43],dev_serdes1_bus_ri_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:[28,43],dev_serdes1_bus_ri_refclk_parent_board_0_hfosc1_clk_out:[28,43],dev_serdes1_bus_ri_refclk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_serdes_10g0_clk:60,dev_serdes_10g0_core_ref_clk:60,dev_serdes_10g0_core_ref_clk_parent_board_0_hfosc1_clk_out:60,dev_serdes_10g0_core_ref_clk_parent_gluelogic_hfosc0_clkout:60,dev_serdes_10g0_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:60,dev_serdes_10g0_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:60,dev_serdes_10g0_ip1_ln0_refclk:60,dev_serdes_10g0_ip1_ln0_rxclk:60,dev_serdes_10g0_ip1_ln0_rxfclk:60,dev_serdes_10g0_ip1_ln0_txclk:60,dev_serdes_10g0_ip1_ln0_txfclk:60,dev_serdes_10g0_ip1_ln0_txmclk:60,dev_serdes_10g0_ip1_ln1_refclk:60,dev_serdes_10g0_ip1_ln1_rxclk:60,dev_serdes_10g0_ip1_ln1_rxfclk:60,dev_serdes_10g0_ip1_ln1_txclk:60,dev_serdes_10g0_ip1_ln1_txfclk:60,dev_serdes_10g0_ip1_ln1_txmclk:60,dev_serdes_10g0_ip1_ln2_refclk:60,dev_serdes_10g0_ip1_ln2_rxclk:60,dev_serdes_10g0_ip1_ln2_rxfclk:60,dev_serdes_10g0_ip1_ln2_txclk:60,dev_serdes_10g0_ip1_ln2_txfclk:60,dev_serdes_10g0_ip1_ln2_txmclk:60,dev_serdes_10g0_ip1_ln3_refclk:60,dev_serdes_10g0_ip1_ln3_rxclk:60,dev_serdes_10g0_ip1_ln3_rxfclk:60,dev_serdes_10g0_ip1_ln3_txclk:60,dev_serdes_10g0_ip1_ln3_txfclk:60,dev_serdes_10g0_ip1_ln3_txmclk:60,dev_serdes_10g0_ip3_ln0_refclk:60,dev_serdes_10g0_ip3_ln0_rxclk:60,dev_serdes_10g0_ip3_ln0_rxfclk:60,dev_serdes_10g0_ip3_ln0_txclk:60,dev_serdes_10g0_ip3_ln0_txfclk:60,dev_serdes_10g0_ip3_ln0_txmclk:60,dev_serdes_10g0_ip3_ln1_refclk:60,dev_serdes_10g0_ip3_ln1_rxclk:60,dev_serdes_10g0_ip3_ln1_rxfclk:60,dev_serdes_10g0_ip3_ln1_txclk:60,dev_serdes_10g0_ip3_ln1_txfclk:60,dev_serdes_10g0_ip3_ln1_txmclk:60,dev_serdes_10g0_ip3_ln2_refclk:60,dev_serdes_10g0_ip3_ln2_rxclk:60,dev_serdes_10g0_ip3_ln2_rxfclk:60,dev_serdes_10g0_ip3_ln2_txclk:60,dev_serdes_10g0_ip3_ln2_txfclk:60,dev_serdes_10g0_ip3_ln2_txmclk:60,dev_serdes_10g0_ip3_ln3_refclk:60,dev_serdes_10g0_ip3_ln3_rxclk:60,dev_serdes_10g0_ip3_ln3_rxfclk:60,dev_serdes_10g0_ip3_ln3_txclk:60,dev_serdes_10g0_ip3_ln3_txfclk:60,dev_serdes_10g0_ip3_ln3_txmclk:60,dev_serdes_10g0_ref_out_clk:60,dev_serdes_16g0_clk:60,dev_serdes_16g0_cmn_refclk1_m_0:60,dev_serdes_16g0_cmn_refclk1_p_0:60,dev_serdes_16g0_core_ref1_clk:60,dev_serdes_16g0_core_ref1_clk_parent_board_0_hfosc1_clk_out:60,dev_serdes_16g0_core_ref1_clk_parent_gluelogic_hfosc0_clkout:60,dev_serdes_16g0_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:60,dev_serdes_16g0_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:60,dev_serdes_16g0_core_ref_clk:60,dev_serdes_16g0_core_ref_clk_parent_board_0_hfosc1_clk_out:60,dev_serdes_16g0_core_ref_clk_parent_gluelogic_hfosc0_clkout:60,dev_serdes_16g0_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:60,dev_serdes_16g0_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:60,dev_serdes_16g0_ip1_ln0_refclk:60,dev_serdes_16g0_ip1_ln0_rxclk:60,dev_serdes_16g0_ip1_ln0_rxfclk:60,dev_serdes_16g0_ip1_ln0_txclk:60,dev_serdes_16g0_ip1_ln0_txfclk:60,dev_serdes_16g0_ip1_ln0_txmclk:60,dev_serdes_16g0_ip1_ln1_refclk:60,dev_serdes_16g0_ip1_ln1_rxclk:60,dev_serdes_16g0_ip1_ln1_rxfclk:60,dev_serdes_16g0_ip1_ln1_txclk:60,dev_serdes_16g0_ip1_ln1_txfclk:60,dev_serdes_16g0_ip1_ln1_txmclk:60,dev_serdes_16g0_ip2_ln0_refclk:60,dev_serdes_16g0_ip2_ln0_rxclk:60,dev_serdes_16g0_ip2_ln0_rxfclk:60,dev_serdes_16g0_ip2_ln0_txclk:60,dev_serdes_16g0_ip2_ln0_txfclk:60,dev_serdes_16g0_ip2_ln0_txmclk:60,dev_serdes_16g0_ip2_ln1_refclk:60,dev_serdes_16g0_ip2_ln1_rxclk:60,dev_serdes_16g0_ip2_ln1_rxfclk:60,dev_serdes_16g0_ip2_ln1_txclk:60,dev_serdes_16g0_ip2_ln1_txfclk:60,dev_serdes_16g0_ip2_ln1_txmclk:60,dev_serdes_16g0_ip3_ln1_refclk:60,dev_serdes_16g0_ip3_ln1_rxclk:60,dev_serdes_16g0_ip3_ln1_rxfclk:60,dev_serdes_16g0_ip3_ln1_txclk:60,dev_serdes_16g0_ip3_ln1_txfclk:60,dev_serdes_16g0_ip3_ln1_txmclk:60,dev_serdes_16g0_ref1_out_clk:60,dev_serdes_16g0_ref_out_clk:60,dev_serdes_16g1_clk:60,dev_serdes_16g1_cmn_refclk1_m_0:60,dev_serdes_16g1_cmn_refclk1_p_0:60,dev_serdes_16g1_core_ref1_clk:60,dev_serdes_16g1_core_ref1_clk_parent_board_0_hfosc1_clk_out:60,dev_serdes_16g1_core_ref1_clk_parent_gluelogic_hfosc0_clkout:60,dev_serdes_16g1_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:60,dev_serdes_16g1_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:60,dev_serdes_16g1_core_ref_clk:60,dev_serdes_16g1_core_ref_clk_parent_board_0_hfosc1_clk_out:60,dev_serdes_16g1_core_ref_clk_parent_gluelogic_hfosc0_clkout:60,dev_serdes_16g1_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:60,dev_serdes_16g1_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:60,dev_serdes_16g1_ip1_ln0_refclk:60,dev_serdes_16g1_ip1_ln0_rxclk:60,dev_serdes_16g1_ip1_ln0_rxfclk:60,dev_serdes_16g1_ip1_ln0_txclk:60,dev_serdes_16g1_ip1_ln0_txfclk:60,dev_serdes_16g1_ip1_ln0_txmclk:60,dev_serdes_16g1_ip1_ln1_refclk:60,dev_serdes_16g1_ip1_ln1_rxclk:60,dev_serdes_16g1_ip1_ln1_rxfclk:60,dev_serdes_16g1_ip1_ln1_txclk:60,dev_serdes_16g1_ip1_ln1_txfclk:60,dev_serdes_16g1_ip1_ln1_txmclk:60,dev_serdes_16g1_ip2_ln0_refclk:60,dev_serdes_16g1_ip2_ln0_rxclk:60,dev_serdes_16g1_ip2_ln0_rxfclk:60,dev_serdes_16g1_ip2_ln0_txclk:60,dev_serdes_16g1_ip2_ln0_txfclk:60,dev_serdes_16g1_ip2_ln0_txmclk:60,dev_serdes_16g1_ip2_ln1_refclk:60,dev_serdes_16g1_ip2_ln1_rxclk:60,dev_serdes_16g1_ip2_ln1_rxfclk:60,dev_serdes_16g1_ip2_ln1_txclk:60,dev_serdes_16g1_ip2_ln1_txfclk:60,dev_serdes_16g1_ip2_ln1_txmclk:60,dev_serdes_16g1_ip3_ln1_refclk:60,dev_serdes_16g1_ip3_ln1_rxclk:60,dev_serdes_16g1_ip3_ln1_rxfclk:60,dev_serdes_16g1_ip3_ln1_txclk:60,dev_serdes_16g1_ip3_ln1_txfclk:60,dev_serdes_16g1_ip3_ln1_txmclk:60,dev_serdes_16g1_ip4_ln0_refclk:60,dev_serdes_16g1_ip4_ln0_rxclk:60,dev_serdes_16g1_ip4_ln0_rxfclk:60,dev_serdes_16g1_ip4_ln0_txclk:60,dev_serdes_16g1_ip4_ln0_txfclk:60,dev_serdes_16g1_ip4_ln0_txmclk:60,dev_serdes_16g1_ip4_ln1_refclk:60,dev_serdes_16g1_ip4_ln1_rxclk:60,dev_serdes_16g1_ip4_ln1_rxfclk:60,dev_serdes_16g1_ip4_ln1_txclk:60,dev_serdes_16g1_ip4_ln1_txfclk:60,dev_serdes_16g1_ip4_ln1_txmclk:60,dev_serdes_16g1_ref1_out_clk:60,dev_serdes_16g1_ref_out_clk:60,dev_serdes_16g2_clk:60,dev_serdes_16g2_cmn_refclk1_m_0:60,dev_serdes_16g2_cmn_refclk1_p_0:60,dev_serdes_16g2_core_ref1_clk:60,dev_serdes_16g2_core_ref1_clk_parent_board_0_hfosc1_clk_out:60,dev_serdes_16g2_core_ref1_clk_parent_gluelogic_hfosc0_clkout:60,dev_serdes_16g2_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:60,dev_serdes_16g2_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:60,dev_serdes_16g2_core_ref_clk:60,dev_serdes_16g2_core_ref_clk_parent_board_0_hfosc1_clk_out:60,dev_serdes_16g2_core_ref_clk_parent_gluelogic_hfosc0_clkout:60,dev_serdes_16g2_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:60,dev_serdes_16g2_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:60,dev_serdes_16g2_ip2_ln0_refclk:60,dev_serdes_16g2_ip2_ln0_rxclk:60,dev_serdes_16g2_ip2_ln0_rxfclk:60,dev_serdes_16g2_ip2_ln0_txclk:60,dev_serdes_16g2_ip2_ln0_txfclk:60,dev_serdes_16g2_ip2_ln0_txmclk:60,dev_serdes_16g2_ip2_ln1_refclk:60,dev_serdes_16g2_ip2_ln1_rxclk:60,dev_serdes_16g2_ip2_ln1_rxfclk:60,dev_serdes_16g2_ip2_ln1_txclk:60,dev_serdes_16g2_ip2_ln1_txfclk:60,dev_serdes_16g2_ip2_ln1_txmclk:60,dev_serdes_16g2_ip3_ln1_refclk:60,dev_serdes_16g2_ip3_ln1_rxclk:60,dev_serdes_16g2_ip3_ln1_rxfclk:60,dev_serdes_16g2_ip3_ln1_txclk:60,dev_serdes_16g2_ip3_ln1_txfclk:60,dev_serdes_16g2_ip3_ln1_txmclk:60,dev_serdes_16g2_ip4_ln0_refclk:60,dev_serdes_16g2_ip4_ln0_rxclk:60,dev_serdes_16g2_ip4_ln0_rxfclk:60,dev_serdes_16g2_ip4_ln0_txclk:60,dev_serdes_16g2_ip4_ln0_txfclk:60,dev_serdes_16g2_ip4_ln0_txmclk:60,dev_serdes_16g2_ip4_ln1_refclk:60,dev_serdes_16g2_ip4_ln1_rxclk:60,dev_serdes_16g2_ip4_ln1_rxfclk:60,dev_serdes_16g2_ip4_ln1_txclk:60,dev_serdes_16g2_ip4_ln1_txfclk:60,dev_serdes_16g2_ip4_ln1_txmclk:60,dev_serdes_16g2_ref1_out_clk:60,dev_serdes_16g2_ref_out_clk:60,dev_serdes_16g3_clk:60,dev_serdes_16g3_cmn_refclk1_m_0:60,dev_serdes_16g3_cmn_refclk1_p_0:60,dev_serdes_16g3_core_ref1_clk:60,dev_serdes_16g3_core_ref1_clk_parent_board_0_hfosc1_clk_out:60,dev_serdes_16g3_core_ref1_clk_parent_gluelogic_hfosc0_clkout:60,dev_serdes_16g3_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:60,dev_serdes_16g3_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:60,dev_serdes_16g3_core_ref_clk:60,dev_serdes_16g3_core_ref_clk_parent_board_0_hfosc1_clk_out:60,dev_serdes_16g3_core_ref_clk_parent_gluelogic_hfosc0_clkout:60,dev_serdes_16g3_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:60,dev_serdes_16g3_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:60,dev_serdes_16g3_ip2_ln0_refclk:60,dev_serdes_16g3_ip2_ln0_rxclk:60,dev_serdes_16g3_ip2_ln0_rxfclk:60,dev_serdes_16g3_ip2_ln0_txclk:60,dev_serdes_16g3_ip2_ln0_txfclk:60,dev_serdes_16g3_ip2_ln0_txmclk:60,dev_serdes_16g3_ip2_ln1_refclk:60,dev_serdes_16g3_ip2_ln1_rxclk:60,dev_serdes_16g3_ip2_ln1_rxfclk:60,dev_serdes_16g3_ip2_ln1_txclk:60,dev_serdes_16g3_ip2_ln1_txfclk:60,dev_serdes_16g3_ip2_ln1_txmclk:60,dev_serdes_16g3_ip3_ln1_refclk:60,dev_serdes_16g3_ip3_ln1_rxclk:60,dev_serdes_16g3_ip3_ln1_rxfclk:60,dev_serdes_16g3_ip3_ln1_txclk:60,dev_serdes_16g3_ip3_ln1_txfclk:60,dev_serdes_16g3_ip3_ln1_txmclk:60,dev_serdes_16g3_ref1_out_clk:60,dev_serdes_16g3_ref_out_clk:60,dev_stm0_atb_clk:60,dev_stm0_bus_atb_clk:[28,43],dev_stm0_bus_core_clk:[28,43],dev_stm0_bus_vbusp_clk:[28,43],dev_stm0_core_clk:60,dev_stm0_vbusp_clk:60,dev_timer0_bus_timer_hclk_clk:[28,43],dev_timer0_bus_timer_tclk_clk:[28,43],dev_timer0_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[28,43],dev_timer0_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[28,43],dev_timer0_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[28,43],dev_timer0_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[28,43],dev_timer0_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[28,43],dev_timer0_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[28,43],dev_timer0_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,43],dev_timer0_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[28,43],dev_timer0_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[28,43],dev_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[28,43],dev_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[28,43],dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:43,dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:43,dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:43,dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:43,dev_timer0_timer_hclk_clk:60,dev_timer0_timer_pwm_0:60,dev_timer0_timer_tclk_clk:60,dev_timer0_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:60,dev_timer0_timer_tclk_clk_parent_board_0_ext_refclk1_out:60,dev_timer0_timer_tclk_clk_parent_board_0_hfosc1_clk_out:60,dev_timer0_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_timer0_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0_0:60,dev_timer0_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:60,dev_timer0_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:60,dev_timer0_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:60,dev_timer0_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:60,dev_timer0_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:60,dev_timer0_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:60,dev_timer0_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:60,dev_timer0_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:60,dev_timer0_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2_0:60,dev_timer0_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3_0:60,dev_timer0_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:60,dev_timer10_bus_timer_hclk_clk:[28,43],dev_timer10_bus_timer_tclk_clk:[28,43],dev_timer10_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[28,43],dev_timer10_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[28,43],dev_timer10_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[28,43],dev_timer10_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[28,43],dev_timer10_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[28,43],dev_timer10_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[28,43],dev_timer10_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,43],dev_timer10_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[28,43],dev_timer10_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[28,43],dev_timer10_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_timer10_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[28,43],dev_timer10_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[28,43],dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:43,dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:43,dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:43,dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:43,dev_timer10_timer_hclk_clk:60,dev_timer10_timer_pwm_0:60,dev_timer10_timer_tclk_clk:60,dev_timer10_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:60,dev_timer10_timer_tclk_clk_parent_board_0_ext_refclk1_out:60,dev_timer10_timer_tclk_clk_parent_board_0_hfosc1_clk_out:60,dev_timer10_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_timer10_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0_0:60,dev_timer10_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:60,dev_timer10_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:60,dev_timer10_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:60,dev_timer10_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:60,dev_timer10_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:60,dev_timer10_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:60,dev_timer10_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:60,dev_timer10_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:60,dev_timer10_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2_0:60,dev_timer10_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3_0:60,dev_timer10_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:60,dev_timer11_bus_timer_hclk_clk:[28,43],dev_timer11_bus_timer_tclk_clk:[28,43],dev_timer11_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[28,43],dev_timer11_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[28,43],dev_timer11_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[28,43],dev_timer11_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[28,43],dev_timer11_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[28,43],dev_timer11_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[28,43],dev_timer11_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,43],dev_timer11_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[28,43],dev_timer11_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[28,43],dev_timer11_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_timer11_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[28,43],dev_timer11_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[28,43],dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:43,dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:43,dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:43,dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:43,dev_timer11_timer_hclk_clk:60,dev_timer11_timer_tclk_clk:60,dev_timer11_timer_tclk_clk_parent_dmtimer_dmc1ms_main_10_timer_pwm_0:60,dev_timer11_timer_tclk_clk_parent_main_timer_clksel_out11:60,dev_timer12_timer_hclk_clk:60,dev_timer12_timer_pwm_0:60,dev_timer12_timer_tclk_clk:60,dev_timer12_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:60,dev_timer12_timer_tclk_clk_parent_board_0_ext_refclk1_out:60,dev_timer12_timer_tclk_clk_parent_board_0_hfosc1_clk_out:60,dev_timer12_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_timer12_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0_0:60,dev_timer12_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:60,dev_timer12_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:60,dev_timer12_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:60,dev_timer12_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:60,dev_timer12_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:60,dev_timer12_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:60,dev_timer12_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:60,dev_timer12_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:60,dev_timer12_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2_0:60,dev_timer12_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3_0:60,dev_timer12_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:60,dev_timer13_timer_hclk_clk:60,dev_timer13_timer_tclk_clk:60,dev_timer13_timer_tclk_clk_parent_dmtimer_dmc1ms_main_12_timer_pwm_0:60,dev_timer13_timer_tclk_clk_parent_main_timer_clksel_out13:60,dev_timer14_timer_hclk_clk:60,dev_timer14_timer_pwm_0:60,dev_timer14_timer_tclk_clk:60,dev_timer14_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:60,dev_timer14_timer_tclk_clk_parent_board_0_ext_refclk1_out:60,dev_timer14_timer_tclk_clk_parent_board_0_hfosc1_clk_out:60,dev_timer14_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_timer14_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0_0:60,dev_timer14_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:60,dev_timer14_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:60,dev_timer14_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:60,dev_timer14_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:60,dev_timer14_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:60,dev_timer14_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:60,dev_timer14_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:60,dev_timer14_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:60,dev_timer14_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2_0:60,dev_timer14_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3_0:60,dev_timer14_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:60,dev_timer15_timer_hclk_clk:60,dev_timer15_timer_tclk_clk:60,dev_timer15_timer_tclk_clk_parent_dmtimer_dmc1ms_main_14_timer_pwm_0:60,dev_timer15_timer_tclk_clk_parent_main_timer_clksel_out15:60,dev_timer16_timer_hclk_clk:60,dev_timer16_timer_pwm_0:60,dev_timer16_timer_tclk_clk:60,dev_timer16_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:60,dev_timer16_timer_tclk_clk_parent_board_0_ext_refclk1_out:60,dev_timer16_timer_tclk_clk_parent_board_0_hfosc1_clk_out:60,dev_timer16_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_timer16_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0_0:60,dev_timer16_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:60,dev_timer16_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:60,dev_timer16_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:60,dev_timer16_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:60,dev_timer16_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:60,dev_timer16_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:60,dev_timer16_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:60,dev_timer16_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:60,dev_timer16_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2_0:60,dev_timer16_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3_0:60,dev_timer16_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:60,dev_timer17_timer_hclk_clk:60,dev_timer17_timer_tclk_clk:60,dev_timer17_timer_tclk_clk_parent_dmtimer_dmc1ms_main_16_timer_pwm_0:60,dev_timer17_timer_tclk_clk_parent_main_timer_clksel_out17:60,dev_timer18_timer_hclk_clk:60,dev_timer18_timer_pwm_0:60,dev_timer18_timer_tclk_clk:60,dev_timer18_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:60,dev_timer18_timer_tclk_clk_parent_board_0_ext_refclk1_out:60,dev_timer18_timer_tclk_clk_parent_board_0_hfosc1_clk_out:60,dev_timer18_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_timer18_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0_0:60,dev_timer18_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:60,dev_timer18_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:60,dev_timer18_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:60,dev_timer18_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:60,dev_timer18_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:60,dev_timer18_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:60,dev_timer18_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:60,dev_timer18_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:60,dev_timer18_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2_0:60,dev_timer18_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3_0:60,dev_timer18_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:60,dev_timer19_timer_hclk_clk:60,dev_timer19_timer_tclk_clk:60,dev_timer19_timer_tclk_clk_parent_dmtimer_dmc1ms_main_18_timer_pwm_0:60,dev_timer19_timer_tclk_clk_parent_main_timer_clksel_out19:60,dev_timer1_bus_timer_hclk_clk:[28,43],dev_timer1_bus_timer_tclk_clk:[28,43],dev_timer1_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[28,43],dev_timer1_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[28,43],dev_timer1_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[28,43],dev_timer1_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[28,43],dev_timer1_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[28,43],dev_timer1_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[28,43],dev_timer1_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,43],dev_timer1_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[28,43],dev_timer1_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[28,43],dev_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[28,43],dev_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[28,43],dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:43,dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:43,dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:43,dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:43,dev_timer1_timer_hclk_clk:60,dev_timer1_timer_tclk_clk:60,dev_timer1_timer_tclk_clk_parent_dmtimer_dmc1ms_main_0_timer_pwm_0:60,dev_timer1_timer_tclk_clk_parent_main_timer_clksel_out1:60,dev_timer2_bus_timer_hclk_clk:[28,43],dev_timer2_bus_timer_tclk_clk:[28,43],dev_timer2_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[28,43],dev_timer2_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[28,43],dev_timer2_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[28,43],dev_timer2_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[28,43],dev_timer2_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[28,43],dev_timer2_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[28,43],dev_timer2_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,43],dev_timer2_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[28,43],dev_timer2_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[28,43],dev_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[28,43],dev_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[28,43],dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:43,dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:43,dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:43,dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:43,dev_timer2_timer_hclk_clk:60,dev_timer2_timer_pwm_0:60,dev_timer2_timer_tclk_clk:60,dev_timer2_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:60,dev_timer2_timer_tclk_clk_parent_board_0_ext_refclk1_out:60,dev_timer2_timer_tclk_clk_parent_board_0_hfosc1_clk_out:60,dev_timer2_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_timer2_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0_0:60,dev_timer2_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:60,dev_timer2_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:60,dev_timer2_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:60,dev_timer2_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:60,dev_timer2_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:60,dev_timer2_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:60,dev_timer2_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:60,dev_timer2_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:60,dev_timer2_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2_0:60,dev_timer2_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3_0:60,dev_timer2_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:60,dev_timer3_bus_timer_hclk_clk:[28,43],dev_timer3_bus_timer_tclk_clk:[28,43],dev_timer3_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[28,43],dev_timer3_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[28,43],dev_timer3_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[28,43],dev_timer3_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[28,43],dev_timer3_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[28,43],dev_timer3_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[28,43],dev_timer3_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,43],dev_timer3_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[28,43],dev_timer3_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[28,43],dev_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[28,43],dev_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[28,43],dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:43,dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:43,dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:43,dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:43,dev_timer3_timer_hclk_clk:60,dev_timer3_timer_tclk_clk:60,dev_timer3_timer_tclk_clk_parent_dmtimer_dmc1ms_main_2_timer_pwm_0:60,dev_timer3_timer_tclk_clk_parent_main_timer_clksel_out3:60,dev_timer4_bus_timer_hclk_clk:[28,43],dev_timer4_bus_timer_tclk_clk:[28,43],dev_timer4_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[28,43],dev_timer4_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[28,43],dev_timer4_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[28,43],dev_timer4_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[28,43],dev_timer4_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[28,43],dev_timer4_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[28,43],dev_timer4_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,43],dev_timer4_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[28,43],dev_timer4_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[28,43],dev_timer4_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_timer4_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[28,43],dev_timer4_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[28,43],dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:43,dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:43,dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:43,dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:43,dev_timer4_timer_hclk_clk:60,dev_timer4_timer_pwm_0:60,dev_timer4_timer_tclk_clk:60,dev_timer4_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:60,dev_timer4_timer_tclk_clk_parent_board_0_ext_refclk1_out:60,dev_timer4_timer_tclk_clk_parent_board_0_hfosc1_clk_out:60,dev_timer4_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_timer4_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0_0:60,dev_timer4_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:60,dev_timer4_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:60,dev_timer4_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:60,dev_timer4_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:60,dev_timer4_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:60,dev_timer4_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:60,dev_timer4_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:60,dev_timer4_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:60,dev_timer4_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2_0:60,dev_timer4_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3_0:60,dev_timer4_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:60,dev_timer5_bus_timer_hclk_clk:[28,43],dev_timer5_bus_timer_tclk_clk:[28,43],dev_timer5_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[28,43],dev_timer5_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[28,43],dev_timer5_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[28,43],dev_timer5_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[28,43],dev_timer5_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[28,43],dev_timer5_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[28,43],dev_timer5_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,43],dev_timer5_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[28,43],dev_timer5_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[28,43],dev_timer5_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_timer5_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[28,43],dev_timer5_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[28,43],dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:43,dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:43,dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:43,dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:43,dev_timer5_timer_hclk_clk:60,dev_timer5_timer_tclk_clk:60,dev_timer5_timer_tclk_clk_parent_dmtimer_dmc1ms_main_4_timer_pwm_0:60,dev_timer5_timer_tclk_clk_parent_main_timer_clksel_out5:60,dev_timer6_bus_timer_hclk_clk:[28,43],dev_timer6_bus_timer_tclk_clk:[28,43],dev_timer6_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[28,43],dev_timer6_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[28,43],dev_timer6_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[28,43],dev_timer6_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[28,43],dev_timer6_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[28,43],dev_timer6_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[28,43],dev_timer6_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,43],dev_timer6_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[28,43],dev_timer6_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[28,43],dev_timer6_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_timer6_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[28,43],dev_timer6_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[28,43],dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:43,dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:43,dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:43,dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:43,dev_timer6_timer_hclk_clk:60,dev_timer6_timer_pwm_0:60,dev_timer6_timer_tclk_clk:60,dev_timer6_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:60,dev_timer6_timer_tclk_clk_parent_board_0_ext_refclk1_out:60,dev_timer6_timer_tclk_clk_parent_board_0_hfosc1_clk_out:60,dev_timer6_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_timer6_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0_0:60,dev_timer6_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:60,dev_timer6_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:60,dev_timer6_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:60,dev_timer6_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:60,dev_timer6_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:60,dev_timer6_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:60,dev_timer6_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:60,dev_timer6_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:60,dev_timer6_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2_0:60,dev_timer6_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3_0:60,dev_timer6_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:60,dev_timer7_bus_timer_hclk_clk:[28,43],dev_timer7_bus_timer_tclk_clk:[28,43],dev_timer7_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[28,43],dev_timer7_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[28,43],dev_timer7_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[28,43],dev_timer7_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[28,43],dev_timer7_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[28,43],dev_timer7_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[28,43],dev_timer7_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,43],dev_timer7_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[28,43],dev_timer7_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[28,43],dev_timer7_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_timer7_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[28,43],dev_timer7_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[28,43],dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:43,dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:43,dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:43,dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:43,dev_timer7_timer_hclk_clk:60,dev_timer7_timer_tclk_clk:60,dev_timer7_timer_tclk_clk_parent_dmtimer_dmc1ms_main_6_timer_pwm_0:60,dev_timer7_timer_tclk_clk_parent_main_timer_clksel_out7:60,dev_timer8_bus_timer_hclk_clk:[28,43],dev_timer8_bus_timer_tclk_clk:[28,43],dev_timer8_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[28,43],dev_timer8_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[28,43],dev_timer8_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[28,43],dev_timer8_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[28,43],dev_timer8_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[28,43],dev_timer8_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[28,43],dev_timer8_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,43],dev_timer8_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[28,43],dev_timer8_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[28,43],dev_timer8_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_timer8_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[28,43],dev_timer8_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[28,43],dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:43,dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:43,dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:43,dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:43,dev_timer8_timer_hclk_clk:60,dev_timer8_timer_pwm_0:60,dev_timer8_timer_tclk_clk:60,dev_timer8_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:60,dev_timer8_timer_tclk_clk_parent_board_0_ext_refclk1_out:60,dev_timer8_timer_tclk_clk_parent_board_0_hfosc1_clk_out:60,dev_timer8_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_timer8_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0_0:60,dev_timer8_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:60,dev_timer8_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:60,dev_timer8_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:60,dev_timer8_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:60,dev_timer8_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:60,dev_timer8_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:60,dev_timer8_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:60,dev_timer8_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:60,dev_timer8_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2_0:60,dev_timer8_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3_0:60,dev_timer8_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:60,dev_timer9_bus_timer_hclk_clk:[28,43],dev_timer9_bus_timer_tclk_clk:[28,43],dev_timer9_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[28,43],dev_timer9_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[28,43],dev_timer9_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[28,43],dev_timer9_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[28,43],dev_timer9_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[28,43],dev_timer9_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[28,43],dev_timer9_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,43],dev_timer9_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[28,43],dev_timer9_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[28,43],dev_timer9_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_timer9_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[28,43],dev_timer9_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[28,43],dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:43,dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:43,dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:43,dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:43,dev_timer9_timer_hclk_clk:60,dev_timer9_timer_tclk_clk:60,dev_timer9_timer_tclk_clk_parent_dmtimer_dmc1ms_main_8_timer_pwm_0:60,dev_timer9_timer_tclk_clk_parent_main_timer_clksel_out9:60,dev_timesync_intrtr0_bus_intr_clk:[28,43],dev_timesync_intrtr0_intr_clk:60,dev_uart0_bus_fclk_clk:[28,43],dev_uart0_bus_vbusp_clk:[28,43],dev_uart0_fclk_clk:60,dev_uart0_vbusp_clk:60,dev_uart1_bus_fclk_clk:[28,43],dev_uart1_bus_vbusp_clk:[28,43],dev_uart1_fclk_clk:60,dev_uart1_vbusp_clk:60,dev_uart2_bus_fclk_clk:[28,43],dev_uart2_bus_vbusp_clk:[28,43],dev_uart2_fclk_clk:60,dev_uart2_vbusp_clk:60,dev_uart3_fclk_clk:60,dev_uart3_vbusp_clk:60,dev_uart4_fclk_clk:60,dev_uart4_vbusp_clk:60,dev_uart5_fclk_clk:60,dev_uart5_vbusp_clk:60,dev_uart6_fclk_clk:60,dev_uart6_vbusp_clk:60,dev_uart7_fclk_clk:60,dev_uart7_vbusp_clk:60,dev_uart8_fclk_clk:60,dev_uart8_vbusp_clk:60,dev_uart9_fclk_clk:60,dev_uart9_vbusp_clk:60,dev_ufs0_ufshci_hclk_clk:60,dev_ufs0_ufshci_mclk_clk:60,dev_ufs0_ufshci_mclk_clk_parent_board_0_ext_refclk1_out:60,dev_ufs0_ufshci_mclk_clk_parent_board_0_hfosc1_clk_out:60,dev_ufs0_ufshci_mclk_clk_parent_gluelogic_hfosc0_clkout:60,dev_ufs0_ufshci_mclk_clk_parent_postdiv3_16fft_main_1_hsdivout6_clk:60,dev_ufs0_ufshci_mphy_refclk_0:60,dev_usb0_aclk_clk:60,dev_usb0_buf_clk:60,dev_usb0_clk_lpm_clk:60,dev_usb0_pclk_clk:60,dev_usb0_pipe_refclk:60,dev_usb0_pipe_refclk_parent_wiz16b4m4cs_main_0_ip3_ln1_refclk:60,dev_usb0_pipe_refclk_parent_wiz16b4m4cs_main_3_ip3_ln1_refclk:60,dev_usb0_pipe_rxclk:60,dev_usb0_pipe_rxclk_parent_wiz16b4m4cs_main_0_ip3_ln1_rxclk:60,dev_usb0_pipe_rxclk_parent_wiz16b4m4cs_main_3_ip3_ln1_rxclk:60,dev_usb0_pipe_rxfclk:60,dev_usb0_pipe_rxfclk_parent_wiz16b4m4cs_main_0_ip3_ln1_rxfclk:60,dev_usb0_pipe_rxfclk_parent_wiz16b4m4cs_main_3_ip3_ln1_rxfclk:60,dev_usb0_pipe_txclk:60,dev_usb0_pipe_txfclk:60,dev_usb0_pipe_txfclk_parent_wiz16b4m4cs_main_0_ip3_ln1_txfclk:60,dev_usb0_pipe_txfclk_parent_wiz16b4m4cs_main_3_ip3_ln1_txfclk:60,dev_usb0_pipe_txmclk:60,dev_usb0_pipe_txmclk_parent_wiz16b4m4cs_main_0_ip3_ln1_txmclk:60,dev_usb0_pipe_txmclk_parent_wiz16b4m4cs_main_3_ip3_ln1_txmclk:60,dev_usb0_usb2_apb_pclk_clk:60,dev_usb0_usb2_refclock_clk:60,dev_usb0_usb2_refclock_clk_parent_board_0_hfosc1_clk_out:60,dev_usb0_usb2_refclock_clk_parent_gluelogic_hfosc0_clkout:60,dev_usb1_aclk_clk:60,dev_usb1_buf_clk:60,dev_usb1_clk_lpm_clk:60,dev_usb1_pclk_clk:60,dev_usb1_pipe_refclk:60,dev_usb1_pipe_refclk_parent_wiz16b4m4cs_main_1_ip3_ln1_refclk:60,dev_usb1_pipe_refclk_parent_wiz16b4m4cs_main_2_ip3_ln1_refclk:60,dev_usb1_pipe_rxclk:60,dev_usb1_pipe_rxclk_parent_wiz16b4m4cs_main_1_ip3_ln1_rxclk:60,dev_usb1_pipe_rxclk_parent_wiz16b4m4cs_main_2_ip3_ln1_rxclk:60,dev_usb1_pipe_rxfclk:60,dev_usb1_pipe_rxfclk_parent_wiz16b4m4cs_main_1_ip3_ln1_rxfclk:60,dev_usb1_pipe_rxfclk_parent_wiz16b4m4cs_main_2_ip3_ln1_rxfclk:60,dev_usb1_pipe_txclk:60,dev_usb1_pipe_txfclk:60,dev_usb1_pipe_txfclk_parent_wiz16b4m4cs_main_1_ip3_ln1_txfclk:60,dev_usb1_pipe_txfclk_parent_wiz16b4m4cs_main_2_ip3_ln1_txfclk:60,dev_usb1_pipe_txmclk:60,dev_usb1_pipe_txmclk_parent_wiz16b4m4cs_main_1_ip3_ln1_txmclk:60,dev_usb1_pipe_txmclk_parent_wiz16b4m4cs_main_2_ip3_ln1_txmclk:60,dev_usb1_usb2_apb_pclk_clk:60,dev_usb1_usb2_refclock_clk:60,dev_usb1_usb2_refclock_clk_parent_board_0_hfosc1_clk_out:60,dev_usb1_usb2_refclock_clk_parent_gluelogic_hfosc0_clkout:60,dev_usb3ss0_bus_bus_clk:[28,43],dev_usb3ss0_bus_hsic_clk_clk:[28,43],dev_usb3ss0_bus_phy2_refclk960m_clk:[28,43],dev_usb3ss0_bus_pipe3_txb_clk:[28,43],dev_usb3ss0_bus_pipe3_txb_clk_parent_clockmux_usb0_pipe3_clk_sel_div_bus_wkup_rcosc_12p5m_clk:43,dev_usb3ss0_bus_pipe3_txb_clk_parent_usb0_pipe3_clk_sel_div_bus_wkup_rcosc_12p5m_clk:28,dev_usb3ss0_bus_pipe3_txb_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[28,43],dev_usb3ss0_bus_ref_clk:[28,43],dev_usb3ss0_bus_ref_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk48:[28,43],dev_usb3ss0_bus_ref_clk_parent_clockmux_hfosc_sel_bus_out0:43,dev_usb3ss0_bus_ref_clk_parent_hfosc_sel_bus_out0:28,dev_usb3ss0_bus_susp_clk:[28,43],dev_usb3ss0_bus_utmi_clk_clk:[28,43],dev_usb3ss1_bus_bus_clk:[28,43],dev_usb3ss1_bus_hsic_clk_clk:[28,43],dev_usb3ss1_bus_phy2_refclk960m_clk:[28,43],dev_usb3ss1_bus_pipe3_txb_clk:[28,43],dev_usb3ss1_bus_ref_clk:[28,43],dev_usb3ss1_bus_ref_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk48:[28,43],dev_usb3ss1_bus_ref_clk_parent_clockmux_hfosc_sel_bus_out0:43,dev_usb3ss1_bus_ref_clk_parent_hfosc_sel_bus_out0:28,dev_usb3ss1_bus_susp_clk:[28,43],dev_usb3ss1_bus_utmi_clk_clk:[28,43],dev_vpac_top_main_0_clk:60,dev_vpac_top_main_0_pll_dco_clk:60,dev_vpfe0_ccd_pclk_clk:60,dev_vpfe0_vpfe_clk:60,dev_wkup_cbass0_bus_wkup_mcu_pll_out_2_clk:[28,43],dev_wkup_cbass0_bus_wkup_mcu_pll_out_4_clk:[28,43],dev_wkup_cbass_fw0_bus_wkup_mcu_pll_out_2_clk:[28,43],dev_wkup_ctrl_mmr0_bus_vbusp_clk:[28,43],dev_wkup_ddpa0_ddpa_clk:60,dev_wkup_dmsc0_bus_dap_clk:43,dev_wkup_dmsc0_bus_ext_clk:43,dev_wkup_dmsc0_bus_func_32k_rc_clk:43,dev_wkup_dmsc0_bus_func_32k_rt_clk:43,dev_wkup_dmsc0_bus_func_mosc_clk:43,dev_wkup_dmsc0_bus_sec_efc_fclk:43,dev_wkup_dmsc0_bus_vbus_clk:43,dev_wkup_ecc_aggr0_bus_aggr_clk:[28,43],dev_wkup_esm0_bus_clk:[28,43],dev_wkup_esm0_clk:60,dev_wkup_gpio0_bus_mmr_clk:[28,43],dev_wkup_gpio0_bus_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk4:[28,43],dev_wkup_gpio0_bus_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk4_dup0:[28,43],dev_wkup_gpio0_bus_mmr_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[28,43],dev_wkup_gpio0_bus_mmr_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[28,43],dev_wkup_gpio0_mmr_clk:60,dev_wkup_gpio1_mmr_clk:60,dev_wkup_gpiomux_intrtr0_bus_intr_clk:[28,43],dev_wkup_gpiomux_intrtr0_intr_clk:60,dev_wkup_i2c0_bus_clk:[28,43],dev_wkup_i2c0_bus_piscl:43,dev_wkup_i2c0_bus_pisys_clk:[28,43],dev_wkup_i2c0_bus_pisys_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout3_clk:[28,43],dev_wkup_i2c0_bus_pisys_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_wkup_i2c0_clk:60,dev_wkup_i2c0_piscl_0:60,dev_wkup_i2c0_pisys_clk:60,dev_wkup_i2c0_pisys_clk_parent_gluelogic_hfosc0_clkout:60,dev_wkup_i2c0_pisys_clk_parent_hsdiv4_16fft_mcu_1_hsdivout3_clk:60,dev_wkup_i2c0_porscl_0:60,dev_wkup_pllctrl0_bus_pll_clkout_clk:[28,43],dev_wkup_pllctrl0_bus_pll_refclk_clk:[28,43],dev_wkup_pllctrl0_bus_vbus_slv_refclk_clk:[28,43],dev_wkup_porz_sync0_clk_12m_rc_clk:60,dev_wkup_psc0_bus_clk:[28,43],dev_wkup_psc0_bus_slow_clk:[28,43],dev_wkup_psc0_clk:60,dev_wkup_psc0_slow_clk:60,dev_wkup_uart0_bus_fclk_clk:[28,43],dev_wkup_uart0_bus_fclk_clk_parent_clockmux_wkupusart_clk_sel_bus_out0:43,dev_wkup_uart0_bus_fclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,43],dev_wkup_uart0_bus_fclk_clk_parent_wkupusart_clk_sel_bus_out0:28,dev_wkup_uart0_bus_vbusp_clk:[28,43],dev_wkup_uart0_fclk_clk:60,dev_wkup_uart0_fclk_clk_parent_gluelogic_hfosc0_clkout:60,dev_wkup_uart0_fclk_clk_parent_wkupusart_clk_sel_out0:60,dev_wkup_uart0_vbusp_clk:60,dev_wkup_vtm0_bus_fix_ref_clk:[28,43],dev_wkup_vtm0_bus_vbusp_clk:[28,43],dev_wkup_vtm0_fix_ref2_clk:60,dev_wkup_vtm0_fix_ref_clk:60,dev_wkup_vtm0_vbusp_clk:60,devgrp:[23,24,27],devgrp_00:[42,58,73,75],devgrp_01:[42,58,73,75],devgrp_02:75,devgrp_03:75,devgrp_04:75,devgrp_05:75,devgrp_06:75,devgrp_al:75,devgrp_boardcfg:27,devgrp_devic:27,devgrp_t:[21,22,23,24,75],devgrp_valid:27,devic:[3,4,6,7,8,9,10,11,12,14,17,18,19,20,21,22,24,27,32,39,40,48,55,56,59,64,71,78,80],device_id:27,device_off:27,device_on:27,devstat:[34,50,66],diagram:77,dies:12,differ:[0,4,10,19,20,21,23,32,34,48,50,64,66,76,77],digit:74,direct:[28,41,43,57,60,72],directli:[0,7,10,11,74],directori:20,dirstring_typ:20,disabl:[4,5,7,9,11,12,20,21,27],disable_main_nav_secure_proxi:21,discard:[10,19],discoveri:23,discuss:[21,75],dispc_intr_req_0:[33,49],dispc_intr_req_1:[33,49],disregard:0,distinguish:[12,20],distinguished_nam:20,div2:12,div3:12,div4:12,divid:[4,10,12],dma:[0,59],dma_event_intr:[33,49,65],dmsc:[2,8,10,15,19,22,23,24,29,30,31,32,33,36,37,38,44,45,47,48,49,52,53,54,61,62,63,64,65,68,69,70,74],document:[12,14,18,19,23,24,28,34,41,43,50,57,60,66,72,74,75,76,77,79,80],doe:[2,4,7,11,20,23,24,74,75,76],doesn:6,domain:[5,7,42,58,73,75],don:75,done:[4,12,34,50,66],doorbel:10,doubl:21,down:[12,75],drbg:17,driven:12,driver:[0,4,5,7,9,23,27],dru:[23,27],dsi_0_func_intr:65,dsp:[0,5],dss:[34,50,66,74],dss_inst0_dispc_func_irq_proc0:65,dss_inst0_dispc_func_irq_proc1:65,dss_inst0_dispc_safety_error_irq_proc0:65,dss_inst0_dispc_safety_error_irq_proc1:65,dss_inst0_dispc_secure_irq_proc0:65,dss_inst0_dispc_secure_irq_proc1:65,dst_host_irq:7,dst_id:7,dst_thread:9,dual:23,due:[0,4,5,11,12,21,27,76,77],durat:12,dure:[11,13,17,20,23,27,34,40,42,50,56,58,66,73,75,76],each:[0,4,7,10,12,15,19,21,23,24,27,30,31,37,38,45,47,53,54,62,63,69,70,75,76,77],earli:27,earlier:75,earliest:27,eas:[28,43,60],easili:[27,76],ecap_int:[33,49,65],ecc_intr_err_pend:65,ecdsa:13,edit:23,effect:[24,27,74,75],effici:74,efus:[12,14,76,77],either:[0,10,12],element:[7,10,21,23,24],elig:[1,80],ellipt:74,elm_porocpsinterrupt_lvl:[33,49,65],els:74,elsiz:10,emailaddress:20,emif:0,emmcsdss_intr:[33,49,65],emmcss_intr:65,empti:[2,4,5,6,12,17,21,22,23,24],emu_ctrl:11,emu_ctrl_fre:11,emu_ctrl_soft:11,emul:11,enabl:[0,2,4,5,7,9,10,11,12,14,18,20,21,24,27],encod:[10,12,20,23],encrypt:[21,22,23,24,76],end:[2,4,20,23,27,31,47,63,75],end_address:15,endian:[12,20,74],enforc:[12,74,76,77,79],enough:16,ensur:[0,4,20,21,22,23,24,77],entir:75,entiti:[1,4,5,9,12,21,23,24,32,39,41,48,55,57,64,71,72,80],entitl:0,entri:[10,23,76],enumer:[20,23,28,43,60],eoe:[11,33,49,65],epwm_etint:[33,49,65],epwm_tripzint:[33,49,65],eqep_int:[33,49,65],equal:[4,9,74,75],equival:0,err_level:65,errataid:10,error:[6,8,10,11,23,27,33,41,49,57,65,72],esd:23,esm_int_cfg_lvl:65,esm_int_hi_lvl:65,esm_int_low_lvl:65,esm_pls_event0:[33,49,65],esm_pls_event1:[33,49,65],esm_pls_event2:[33,49,65],especi:27,essenti:[2,4,5,6,12,21,22,23,24],establish:[12,77],etc:[0,6,27,75],evalu:4,even:[0,10,11,24,32,48,64,75,76],event:[7,8,10,11,12,22,23,27],event_pend_intr:[33,49,65],everi:[12,23],everyon:[31,47,63],everyth:75,evnt_pend:65,exact:[16,21,34,50,66],exactli:21,exampl:[0,2,5,6,20,21,22,23,74,75],exceed:4,except:[2,12],exchang:5,exclus:[5,27,75,77],exclusive_busi:27,exclusive_devic:27,execut:[4,7,10,12,16,27,76],exist:[8,9,10,23],exit:23,exp_intr:[33,49],expans:[8,9],expect:[0,21,22,23,74,75,76],explain:12,explicitli:[23,77],expon:27,extend:[3,4,11,20,21,27,59,78,80],extens:[0,18,19,77,79],extern:[4,11,16,19,22],extra:[4,74],extract:[18,74,76],extrem:[2,12,23],facilit:74,fact:5,factor:21,factori:76,fail:[4,5,12,15,19,23,27,74],failur:[0,4,12,15,23],fals:[14,23,31,47,63],famili:[4,5,12,16,23,76,80],familiar:75,far:[2,7],fast:[12,27],faster:[23,42,58,73],fault:21,fdepth:[11,27],fdq0:27,fdq1:27,fdq2:27,fdq3:27,featur:[4,21,23],fenc:[21,23],fetch:[2,11,27],few:[0,20],field:[0,4,5,7,9,12,15,18,19,21,23,24,27,75,76,77],fieldvalid:20,fifo:11,figur:77,file:23,fill:[18,19,20,74],filter:27,find:[4,7],finer:4,fip:[17,74],firewal:[0,2,3,7,8,9,10,11,21,23,24,27,59],firmwar:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,23,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,78,79,80],first:[0,12,16,23,24,74,75,79],fit:16,fix:[21,22,23,24,76,77],flag:[4,5,20,23,42,58,73,74],flagsvalid:20,flat:[22,24],flexbl:[18,19],flexibl:77,flow:[23,27,33,49,65,75,77,79],flow_index:11,flow_start:11,flowid_cnt:11,flowid_start:11,flush:12,fly:7,follow:[0,2,7,10,11,12,15,19,20,21,22,23,24,27,28,34,40,43,50,56,60,66,74,75,77,79],forc:12,form:[23,31,47,63],format:[0,9,12,16,18,19,20,21,22,23,24,75],formula:10,forward:4,found:[4,23,27],foundat:[16,74],fraction:[21,34,50,66],framework:20,free:[7,11,12],freed:[7,9],freq:[34,50,66],freq_hz:4,frequenc:[0,4,22,27,34,50,66],from:[0,2,4,5,7,9,10,11,12,14,15,17,18,19,20,21,22,23,24,27,28,31,34,43,47,50,60,63,66,74,76,77,79],ftbool:21,full:[2,4,5,6,12,16,20,21,22,23,24,75,77],fulli:9,fundament:74,further:[16,19,41,57,72,75,76],futur:[0,8,9,16,20,21,24,27],fwl_id:15,gcfg:[11,27],gen_ign_bootvector:12,gen_level:65,gener:[1,5,7,10,11,13,15,23,27,42,58,73,74,75,76,77,80],generic_debug:27,get:[0,2,4,5,22,27,75],get_clock_par:4,get_processor_config:12,get_processor_control:12,get_processor_wake_reason:12,get_reset_cfg:27,gevt:[33,49,65],gic500ss_main_0:[41,57],gic_output_waker_gic_pwr0_wake_request:65,give:[8,12,34,50,66],given:[4,74,75],glitch:[12,22],global:[7,10,27],global_ev:7,global_soft_lock:14,goal:0,goe:12,going:12,gov:74,gpio:[23,33,49],gpio_bank:[33,49,65],gpmc_sinterrupt:[33,49,65],gpu:66,gpu_0:[31,32,41,47,48,57,63,64,72],gpu_1:[32,41,48,57],gpu_irq:[33,49],grant:[7,10,11],granular:[12,27,28,43,60,76],greater:[4,9,10,11,23,74],group:[21,22,24,27,59,74,78,80],gtc_push_ev:[33,49,65],guarante:[4,23,27],guid:[12,23,31,47,63],guidanc:75,guidelin:23,had:[0,12],halt:12,hand:12,handl:[5,7,11,12,20,27,31,47,63],handler:[23,27],handover_processor:12,handshak:5,happen:0,hard:12,hardwar:[0,2,4,5,11,12,14,19,74,75],has:[0,4,5,12,14,16,17,19,22,23,24,27,28,43,60,75,76,77],hash:[13,20,74,77,79],have:[0,2,4,7,9,12,21,22,23,24,27,28,31,42,43,47,58,60,63,73,74,76],hdr:[2,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,21,22,23,24],header:[1,2,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,22,23,24,80],help:[12,23],henc:0,here:[12,24,28,43,60,75,77],heterogen:0,hex:20,hfosc:[34,50,66],hidden:20,hierarchi:21,high:[2,10,11,21,22,24,75,77],high_prior:[41,57,72],higher:[12,16,74],highli:[21,22],hlo:[7,75],hold:[4,12,74],holder:20,hole:21,home:23,hop:7,host:[0,2,4,5,7,8,9,10,11,12,13,15,16,20,21,23,27,30,31,33,35,36,38,41,45,47,49,51,52,54,57,59,62,63,65,67,68,70,72,74,76],host_cfg:23,host_cfg_entri:23,host_hierarchi:24,host_hierarchy_entri:24,host_id:[12,23,24,35,51,67],host_id_al:[23,32,48],host_perm:24,host_system_error:65,how:[5,11,12,20,21,22,23,24,27,76,77],howev:[0,5,10,12,19,21,22,23,27,28,43,60,77],hpb_intr:65,hsdiv1:[34,50,66],hsdiv2:[34,50,66],hsdiv3:[34,50,66],hsdiv4:[34,50,66],hsdiv5:66,hsdiv6:66,hsdiv7:66,hsdiv8:66,hsdiv9:66,html:[23,74],http:[20,23,74],huge:27,human:[2,27],hw_key_hide_flag:20,hw_read_lock:14,hw_write_lock:14,hypervisor:10,hypothet:[4,12],i00_lvl:[33,49],i01_lvl:[33,49],i02_lvl:[33,49],i03_lvl:[33,49],i04_lvl:[33,49],i05_lvl:[33,49],i06_lvl:[33,49],i07_lvl:[33,49],i08_lvl:[33,49],i09_lvl:[33,49],i10_lvl:[33,49],i11_lvl:[33,49],i12_lvl:[33,49],i13_lvl:[33,49],i14_lvl:[33,49],i15_lvl:[33,49],i2023:10,i2c2:0,i2c:75,i3c__int:65,ia_global_ev:27,ia_id:7,ia_vint:27,ia_vint_status_bit:27,icss:[5,32,48],icssg0_rx:[37,53],icssg0_tx:[37,53],icssg1_rx:[37,53],icssg1_tx:[37,53],icssg2_rx:[37,53],icssg2_tx:[37,53],icssg:[31,47,64],icssg_0:[32,41,48,57,64,72],icssg_1:[32,41,48,57],icssg_2:[32,41,48,57],identif:[32,41,48,57,64,72,75],identifi:[0,4,5,12,18,20,23,27,31,47,59,63],ids:27,iec:20,ietf:74,ignor:[4,5,10,11,14,24,27],imag:[77,79],image_address_hi:12,image_address_lo:12,image_s:12,images:20,immedi:[6,21,22,27],impact:[12,27,75],implement:[0,2,4,5,6,7,10,12,21,22,23,24,28,43,60,74],impli:[0,12,22,28,31,43,47,60,63,75,76],improv:77,in_intr:[33,49,65],inact:21,includ:[0,4,5,7,11,17,20,75],inclus:23,incom:[28,43,60],increas:[10,75,77,79],independ:[0,2,5,12,22,24,74,76,77],index:[7,8,9,10,11,13,14,15,16,23,27,30,33,36,38,45,49,52,54,62,65,68,70,74],indic:[0,2,4,5,11,12,13,14,15,16,19,20,27,32,48,64,75],individu:[8,10,11,34,50,66,76],infifo_level:65,info:[2,11,15,27],inform:[2,4,5,7,8,9,10,11,12,14,17,18,20,23,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,75,76],infrastructur:2,ingroup_level:65,init:[27,34,42,50,58,66,73],init_err:[33,49],initalvector:20,initi:[0,2,16,17,20,22,24,27,42,58,73,77,79],initialvector:[20,77],inlin:23,inline_sort:23,input:[4,7,10,11,23,27,28,30,34,36,37,38,43,45,50,52,53,54,60,62,66,68,69,70,74,79],input_hi:13,input_lo:13,insecur:21,insert:0,insid:27,instal:6,instanc:[0,12,23,75],instead:[0,4,23,75,76,77,79],instrument:[0,20],insur:5,int_cal_l:[33,49],intact:0,intaggr_levi_pend:65,intaggr_vintr_pend:[33,49,65],integ:20,integ_check:0,integr:[21,23,24,77,79],intend:[2,32,48,64],intent:[0,15],intention:21,interact:[0,2,12],interconnect:[20,31,47,63],interest:[16,27,75],interfac:[0,3,12,17,18,27,33,49,65],intern:[4,7,10,11,12,15,16,17,23,31,47,63,74],interpret:[0,4,11,20,27,80],interrupt:[0,7,12,27,59],intput:23,intr:[33,49,65],intr_224:72,intr_225:72,intr_226:72,intr_227:72,intr_64:72,intr_65:72,intr_66:72,intr_67:72,intr_done_level:[33,49,65],intr_pend:[33,49,65],intr_spi:[33,49,65],intr_wwd:65,introduc:75,introduct:80,invalid:[4,11,14,20,21,23,27,33,49,65,75],invalid_st:27,invas:12,invoc:12,invok:[5,12,17,22,74,75],involv:[12,19,23],invovl:12,io_tbu0_ras_intr:65,ir_input:27,ir_inst:23,ir_output:27,irq:[3,5,10,11,27,41,57,65,72],irq_dst_host_irq:27,irq_dst_id:27,irq_global_ev:27,irq_ia_id:27,irq_ia_init:27,irq_ia_map_vint:27,irq_ia_oes_get:27,irq_ia_oes_set:27,irq_ia_unmap_vint:27,irq_init:27,irq_ir_cfg:27,irq_ir_clr:27,irq_ir_init:27,irq_releaes_respons:7,irq_releas:[7,27],irq_secondary_host:27,irq_set:[7,27],irq_set_respons:7,irq_src_id:27,irq_src_index:27,irq_vint:27,irq_vint_status_bit_index:27,irrespect:76,isc:[0,10],island:[32,48,64],iso:20,isol:[5,21,22,24],issu:[4,6],iter:[10,12],iterationcnt:[20,77],itm:[21,27],its:[0,4,8,10,11,16,20],itself:12,itu:20,j721e:[23,27,80],j721e_dev_a72ss0:[60,61,73],j721e_dev_a72ss0_core0:[60,61,73],j721e_dev_a72ss0_core1:[60,61,73],j721e_dev_aasrc0:[60,61,65,73],j721e_dev_atl0:[60,61,73],j721e_dev_board0:[60,61,73],j721e_dev_c66ss0_core0:[60,61,65,73],j721e_dev_c66ss0_introuter0:[60,61,65,71,73],j721e_dev_c66ss0_pbist0:[61,73],j721e_dev_c66ss1_core0:[60,61,65,73],j721e_dev_c66ss1_introuter0:[60,61,65,71,73],j721e_dev_c66ss1_pbist0:[61,73],j721e_dev_c71ss0:[60,61,73],j721e_dev_c71ss0_mma:[60,61,73],j721e_dev_c71x_0_pbist_vd:[61,73],j721e_dev_cmpevent_intrtr0:[60,61,65,71,73],j721e_dev_compute_cluster0_cfg_wrap:[60,61,73],j721e_dev_compute_cluster0_clec:[60,61,65,73],j721e_dev_compute_cluster0_core_cor:[60,61,73],j721e_dev_compute_cluster0_ddr32ss_emif0_ew:[60,61,73],j721e_dev_compute_cluster0_debug_wrap:[60,61,73],j721e_dev_compute_cluster0_divh2_divh0:[61,73],j721e_dev_compute_cluster0_divp_tft0:[61,73],j721e_dev_compute_cluster0_dmsc_wrap:[60,61,73],j721e_dev_compute_cluster0_en_msmc_domain:[60,61,73],j721e_dev_compute_cluster0_gic500ss:[60,61,65,73],j721e_dev_compute_cluster0_pbist_wrap:[60,61,73],j721e_dev_compute_cluster_j7es_tb_vdc_main_0:[61,65,73],j721e_dev_cpsw0:[60,61,65,73],j721e_dev_cpt2_aggr0:[60,61,73],j721e_dev_cpt2_aggr1:[60,61,73],j721e_dev_cpt2_aggr2:[60,61,73],j721e_dev_csi_psilss0:[60,61,73],j721e_dev_csi_rx_if0:[60,61,65,73],j721e_dev_csi_rx_if1:[60,61,65,73],j721e_dev_csi_tx_if0:[60,61,65,73],j721e_dev_dcc0:[60,61,65,73],j721e_dev_dcc10:[60,61,65,73],j721e_dev_dcc11:[60,61,65,73],j721e_dev_dcc12:[60,61,65,73],j721e_dev_dcc1:[60,61,65,73],j721e_dev_dcc2:[60,61,65,73],j721e_dev_dcc3:[60,61,65,73],j721e_dev_dcc4:[60,61,65,73],j721e_dev_dcc5:[60,61,65,73],j721e_dev_dcc6:[60,61,65,73],j721e_dev_dcc7:[60,61,65,73],j721e_dev_dcc8:[60,61,65,73],j721e_dev_dcc9:[60,61,65,73],j721e_dev_ddr0:[60,61,65,73],j721e_dev_debugss_wrap0:[60,61,73],j721e_dev_decoder0:[60,61,65,73],j721e_dev_dmpac0_sde_0:[60,61,73],j721e_dev_dmpac_top_main_0:[60,61,73],j721e_dev_dmsc_wkup_0:[61,73],j721e_dev_dphy_rx0:[60,61,73],j721e_dev_dphy_rx1:[60,61,73],j721e_dev_dphy_tx0:[60,61,73],j721e_dev_dss0:[60,61,65,73],j721e_dev_dss_dsi0:[60,61,65,73],j721e_dev_dss_edp0:[60,61,65,73],j721e_dev_ecap0:[60,61,65,73],j721e_dev_ecap1:[60,61,65,73],j721e_dev_ecap2:[60,61,65,73],j721e_dev_ehrpwm0:[60,61,65,73],j721e_dev_ehrpwm1:[60,61,65,73],j721e_dev_ehrpwm2:[60,61,65,73],j721e_dev_ehrpwm3:[60,61,65,73],j721e_dev_ehrpwm4:[60,61,65,73],j721e_dev_ehrpwm5:[60,61,65,73],j721e_dev_elm0:[60,61,65,73],j721e_dev_emif_data_0_vd:[61,73],j721e_dev_encoder0:[60,61,65,73],j721e_dev_eqep0:[60,61,65,73],j721e_dev_eqep1:[60,61,65,73],j721e_dev_eqep2:[60,61,65,73],j721e_dev_esm0:[60,61,65,73],j721e_dev_fss_mcu_0:[61,73],j721e_dev_gpio0:[60,61,65,73],j721e_dev_gpio1:[60,61,65,73],j721e_dev_gpio2:[60,61,65,73],j721e_dev_gpio3:[60,61,65,73],j721e_dev_gpio4:[60,61,65,73],j721e_dev_gpio5:[60,61,65,73],j721e_dev_gpio6:[60,61,65,73],j721e_dev_gpio7:[60,61,65,73],j721e_dev_gpiomux_intrtr0:[60,61,65,71,73],j721e_dev_gpmc0:[60,61,65,73],j721e_dev_gpu0_dft_pbist_0:[61,73],j721e_dev_gpu0_gpu_0:[60,61,73],j721e_dev_gpu0_gpucore_0:[61,73],j721e_dev_gtc0:[60,61,65,73],j721e_dev_i2c0:[60,61,65,73],j721e_dev_i2c1:[60,61,65,73],j721e_dev_i2c2:[60,61,65,73],j721e_dev_i2c3:[60,61,65,73],j721e_dev_i2c4:[60,61,65,73],j721e_dev_i2c5:[60,61,65,73],j721e_dev_i2c6:[60,61,65,73],j721e_dev_i3c0:[60,61,65,73],j721e_dev_j7_lascar_gpu_wrap_main_0:[61,73],j721e_dev_k3_c66_corepac_main_0:[61,73],j721e_dev_k3_c66_corepac_main_1:[61,73],j721e_dev_led0:[60,61,73],j721e_dev_main2mcu_lvl_intrtr0:[60,61,65,71,73],j721e_dev_main2mcu_pls_intrtr0:[60,61,65,71,73],j721e_dev_main2wkupmcu_vd:[61,73],j721e_dev_mcan0:[60,61,65,73],j721e_dev_mcan10:[60,61,65,73],j721e_dev_mcan11:[60,61,65,73],j721e_dev_mcan12:[60,61,65,73],j721e_dev_mcan13:[60,61,65,73],j721e_dev_mcan1:[60,61,65,73],j721e_dev_mcan2:[60,61,65,73],j721e_dev_mcan3:[60,61,65,73],j721e_dev_mcan4:[60,61,65,73],j721e_dev_mcan5:[60,61,65,73],j721e_dev_mcan6:[60,61,65,73],j721e_dev_mcan7:[60,61,65,73],j721e_dev_mcan8:[60,61,65,73],j721e_dev_mcan9:[60,61,65,73],j721e_dev_mcasp0:[60,61,65,73],j721e_dev_mcasp10:[60,61,65,73],j721e_dev_mcasp11:[60,61,65,73],j721e_dev_mcasp1:[60,61,65,73],j721e_dev_mcasp2:[60,61,65,73],j721e_dev_mcasp3:[60,61,65,73],j721e_dev_mcasp4:[60,61,65,73],j721e_dev_mcasp5:[60,61,65,73],j721e_dev_mcasp6:[60,61,65,73],j721e_dev_mcasp7:[60,61,65,73],j721e_dev_mcasp8:[60,61,65,73],j721e_dev_mcasp9:[60,61,65,73],j721e_dev_mcspi0:[60,61,65,73],j721e_dev_mcspi1:[60,61,65,73],j721e_dev_mcspi2:[60,61,65,73],j721e_dev_mcspi3:[60,61,65,73],j721e_dev_mcspi4:[60,61,65,73],j721e_dev_mcspi5:[60,61,65,73],j721e_dev_mcspi6:[60,61,65,73],j721e_dev_mcspi7:[60,61,65,73],j721e_dev_mcu_adc0:[60,61,65,73],j721e_dev_mcu_adc1:[60,61,65,73],j721e_dev_mcu_cpsw0:[60,61,65,73],j721e_dev_mcu_cpt2_aggr0:[60,61,73],j721e_dev_mcu_dcc0:[60,61,65,73],j721e_dev_mcu_dcc1:[60,61,65,73],j721e_dev_mcu_dcc2:[60,61,65,73],j721e_dev_mcu_esm0:[60,61,65,73],j721e_dev_mcu_fss0_fsas_0:[60,61,65,73],j721e_dev_mcu_fss0_hyperbus1p0_0:[60,61,65,73],j721e_dev_mcu_fss0_ospi_0:[60,61,65,73],j721e_dev_mcu_fss0_ospi_1:[60,61,65,73],j721e_dev_mcu_i2c0:[60,61,65,73],j721e_dev_mcu_i2c1:[60,61,65,73],j721e_dev_mcu_i3c0:[60,61,65,73],j721e_dev_mcu_i3c1:[60,61,65,73],j721e_dev_mcu_mcan0:[60,61,65,73],j721e_dev_mcu_mcan1:[60,61,65,73],j721e_dev_mcu_mcspi0:[60,61,65,73],j721e_dev_mcu_mcspi1:[60,61,65,73],j721e_dev_mcu_mcspi2:[60,61,65,73],j721e_dev_mcu_navss0_intaggr_0:[60,61,65,71,73],j721e_dev_mcu_navss0_intr_router_0:[60,61,65,71,73],j721e_dev_mcu_navss0_mcrc_0:[60,61,65,73],j721e_dev_mcu_navss0_modss:[60,61,73],j721e_dev_mcu_navss0_proxy_0:[60,61,68,71,73],j721e_dev_mcu_navss0_ringacc_0:[60,61,65,70,71,73],j721e_dev_mcu_navss0_udmap_0:[60,61,62,65,71,73],j721e_dev_mcu_navss0_udmass:[60,61,73],j721e_dev_mcu_pbist0:[61,73],j721e_dev_mcu_pbist1:[61,73],j721e_dev_mcu_r5fss0_core0:[60,61,65,73],j721e_dev_mcu_r5fss0_core1:[60,61,65,73],j721e_dev_mcu_rti0:[60,61,73],j721e_dev_mcu_rti1:[60,61,73],j721e_dev_mcu_sa2_ul0:[60,61,65,73],j721e_dev_mcu_timer0:[60,61,65,73],j721e_dev_mcu_timer1:[60,61,65,73],j721e_dev_mcu_timer2:[60,61,65,73],j721e_dev_mcu_timer3:[60,61,65,73],j721e_dev_mcu_timer4:[60,61,65,73],j721e_dev_mcu_timer5:[60,61,65,73],j721e_dev_mcu_timer6:[60,61,65,73],j721e_dev_mcu_timer7:[60,61,65,73],j721e_dev_mcu_timer8:[60,61,65,73],j721e_dev_mcu_timer9:[60,61,65,73],j721e_dev_mcu_uart0:[60,61,65,73],j721e_dev_mlb0:[60,61,65,73],j721e_dev_mmcsd0:[60,61,65,73],j721e_dev_mmcsd1:[60,61,65,73],j721e_dev_mmcsd2:[60,61,65,73],j721e_dev_navss0_cpts_0:[60,61,65,73],j721e_dev_navss0_dti_0:[60,61,73],j721e_dev_navss0_intr_router_0:[60,61,65,71,73],j721e_dev_navss0_mailbox_0:[60,61,65,73],j721e_dev_navss0_mailbox_10:[60,61,65,73],j721e_dev_navss0_mailbox_11:[60,61,65,73],j721e_dev_navss0_mailbox_1:[60,61,65,73],j721e_dev_navss0_mailbox_2:[60,61,65,73],j721e_dev_navss0_mailbox_3:[60,61,65,73],j721e_dev_navss0_mailbox_4:[60,61,65,73],j721e_dev_navss0_mailbox_5:[60,61,65,73],j721e_dev_navss0_mailbox_6:[60,61,65,73],j721e_dev_navss0_mailbox_7:[60,61,65,73],j721e_dev_navss0_mailbox_8:[60,61,65,73],j721e_dev_navss0_mailbox_9:[60,61,65,73],j721e_dev_navss0_mcrc_0:[60,61,65,73],j721e_dev_navss0_modss:[60,61,73],j721e_dev_navss0_modss_intaggr_0:[60,61,65,71,73],j721e_dev_navss0_modss_intaggr_1:[60,61,65,71,73],j721e_dev_navss0_proxy_0:[60,61,68,71,73],j721e_dev_navss0_ringacc_0:[60,61,65,70,71,73],j721e_dev_navss0_spinlock_0:[60,61,73],j721e_dev_navss0_tbu_0:[60,61,65,73],j721e_dev_navss0_tcu_0:[60,61,65,73],j721e_dev_navss0_timermgr_0:[60,61,73],j721e_dev_navss0_timermgr_1:[60,61,73],j721e_dev_navss0_udmap_0:[60,61,62,65,71,73],j721e_dev_navss0_udmass:[60,61,73],j721e_dev_navss0_udmass_intaggr_0:[60,61,65,71,73],j721e_dev_navss0_virtss:[60,61,73],j721e_dev_navss512l_main_0:[60,61,65,69,73],j721e_dev_navss_mcu_j7_mcu_0:[61,69,73],j721e_dev_pbist0:[61,73],j721e_dev_pbist10:[61,73],j721e_dev_pbist1:[61,73],j721e_dev_pbist2:[61,73],j721e_dev_pbist3:[61,73],j721e_dev_pbist4:[61,73],j721e_dev_pbist5:[61,73],j721e_dev_pbist6:[61,73],j721e_dev_pbist7:[61,73],j721e_dev_pbist9:[61,73],j721e_dev_pcie0:[60,61,65,73],j721e_dev_pcie1:[60,61,65,73],j721e_dev_pcie2:[60,61,65,73],j721e_dev_pcie3:[60,61,65,73],j721e_dev_pru_icssg0:[60,61,65,73],j721e_dev_pru_icssg1:[60,61,65,73],j721e_dev_psc0:[60,61,73],j721e_dev_pulsar_sl_main_0:[60,61,73],j721e_dev_pulsar_sl_main_1:[60,61,73],j721e_dev_pulsar_sl_mcu_0:[60,61,73],j721e_dev_r5fss0_core0:[60,61,65,73],j721e_dev_r5fss0_core1:[60,61,65,73],j721e_dev_r5fss0_introuter0:[60,61,65,71,73],j721e_dev_r5fss1_core0:[60,61,65,73],j721e_dev_r5fss1_core1:[60,61,65,73],j721e_dev_r5fss1_introuter0:[60,61,65,71,73],j721e_dev_rti0:[60,61,73],j721e_dev_rti15:[60,61,73],j721e_dev_rti16:[60,61,73],j721e_dev_rti1:[60,61,73],j721e_dev_rti24:[60,61,65,73],j721e_dev_rti25:[60,61,65,73],j721e_dev_rti28:[60,61,73],j721e_dev_rti29:[60,61,73],j721e_dev_rti30:[60,61,73],j721e_dev_rti31:[60,61,73],j721e_dev_sa2_ul0:[60,61,65,73],j721e_dev_serdes_10g0:[60,61,73],j721e_dev_serdes_16g0:[60,61,73],j721e_dev_serdes_16g1:[60,61,73],j721e_dev_serdes_16g2:[60,61,73],j721e_dev_serdes_16g3:[60,61,73],j721e_dev_stm0:[60,61,73],j721e_dev_timer0:[60,61,65,73],j721e_dev_timer10:[60,61,65,73],j721e_dev_timer11:[60,61,65,73],j721e_dev_timer12:[60,61,65,73],j721e_dev_timer13:[60,61,65,73],j721e_dev_timer14:[60,61,65,73],j721e_dev_timer15:[60,61,65,73],j721e_dev_timer16:[60,61,65,73],j721e_dev_timer17:[60,61,65,73],j721e_dev_timer18:[60,61,65,73],j721e_dev_timer19:[60,61,65,73],j721e_dev_timer1:[60,61,65,73],j721e_dev_timer2:[60,61,65,73],j721e_dev_timer3:[60,61,65,73],j721e_dev_timer4:[60,61,65,73],j721e_dev_timer5:[60,61,65,73],j721e_dev_timer6:[60,61,65,73],j721e_dev_timer7:[60,61,65,73],j721e_dev_timer8:[60,61,65,73],j721e_dev_timer9:[60,61,65,73],j721e_dev_timesync_intrtr0:[60,61,65,71,73],j721e_dev_uart0:[60,61,65,73],j721e_dev_uart1:[60,61,65,73],j721e_dev_uart2:[60,61,65,73],j721e_dev_uart3:[60,61,65,73],j721e_dev_uart4:[60,61,65,73],j721e_dev_uart5:[60,61,65,73],j721e_dev_uart6:[60,61,65,73],j721e_dev_uart7:[60,61,65,73],j721e_dev_uart8:[60,61,65,73],j721e_dev_uart9:[60,61,65,73],j721e_dev_ufs0:[60,61,65,73],j721e_dev_usb0:[60,61,65,73],j721e_dev_usb1:[60,61,65,73],j721e_dev_vpac_top_main_0:[60,61,73],j721e_dev_vpfe0:[60,61,65,73],j721e_dev_wkup_ddpa0:[60,61,73],j721e_dev_wkup_esm0:[60,61,65,73],j721e_dev_wkup_gpio0:[60,61,65,73],j721e_dev_wkup_gpio1:[60,61,65,73],j721e_dev_wkup_gpiomux_intrtr0:[60,61,65,71,73],j721e_dev_wkup_i2c0:[60,61,65,73],j721e_dev_wkup_porz_sync0:[60,61,73],j721e_dev_wkup_psc0:[60,61,73],j721e_dev_wkup_uart0:[60,61,65,73],j721e_dev_wkup_vtm0:[60,61,65,73],j721e_dev_wkupmcu2main_vd:[61,73],j7_main_sec_mmr_main_0:67,j7_mcu_sec_mmr_mcu_0:67,jitter:4,job:7,json:23,jtag:[18,20,21],judgement:12,judici:23,just:[12,32,48,64],keep:[0,2,5,23,27],kei:[0,3,18,19,20,21,22,23,76,77,78,79,80],kek:20,kept:4,key_index:[13,16],key_len_byt:16,keystor:[3,13,19,59,74],keystore_hi:16,keystore_lo:16,knob:[12,19],know:[0,2,4,75],knowledg:0,known:[9,23],l2_access_latency_valu:12,l2_pipeline_latency_valu:12,l2flush_don:12,l2flushreq:12,lack:[0,4],larg:[74,75],larger:[4,74],last:[5,12,20,23,74],latenc:[12,75],later:[2,75,77],latest:23,layer:[0,26,80],layout:0,least:[12,16],leav:0,left:[7,11,27],leftmost:74,legal:11,length:[0,16,17,19,20,23,74,77,79],less:[4,74],lesser:75,let:[2,12],level:[0,12,20,22,24,74],levent_in:[33,49],like:[5,6,12,19],limit:[0,4,12,19,21,23,75],line:[5,16,20],link:[2,32,37,48,53,64,69],linux:0,list:[0,8,10,11,12,15,19,21,23,27,75,79],littl:[12,74],load:[2,5,12,77,79],local:[10,23,27],local_rm_boardcfg:23,locat:[0,8,10,11,12,13,16,20,21,22,23,24,35,51,67,74,77,79],lock:[20,76],lockstep:12,lockstep_permit:12,log2:10,log:[12,23,27],log_output_consol:23,log_output_fil:23,logic:[12,75],longer:12,look:[0,34,50,66],loop:12,lost:5,low:[0,2,5,10,11,21,22,23,24],low_prior:[41,57,72],lower:[12,13,16,20,27],lowest:0,lpsc:27,lpsc_main_debug_err_intr:[33,49],lpsc_main_infra_err_intr:[33,49],lpsc_per_common_err_intr:[33,49],lsb:[0,10,19,23],machin:[27,32,48,64],macro:21,made:[4,16,21,23,32,48,64,74],magic:[23,24],mai:[0,4,11,12,16,20,22,32,48,64,74,75],main2mcu:23,main:[20,21,22,23,24,32,34,48,50,64,66],main_0_c6x_0_nonsecur:63,main_0_c6x_0_secur:63,main_0_c6x_1_nonsecur:63,main_0_c6x_1_secur:63,main_0_c7x_0_nonsecur:63,main_0_c7x_0_secur:63,main_0_icssg_0:63,main_0_r5_0:[64,72],main_0_r5_0_nonsecur:63,main_0_r5_0_secur:63,main_0_r5_1:[64,72],main_0_r5_1_nonsecur:63,main_0_r5_1_secur:63,main_0_r5_2:[64,72],main_0_r5_3:[64,72],main_1_r5_0:[64,72],main_1_r5_0_nonsecur:63,main_1_r5_0_secur:63,main_1_r5_1:[64,72],main_1_r5_1_nonsecur:63,main_1_r5_1_secur:63,main_1_r5_2:[64,72],main_1_r5_3:[64,72],main_isolation_en:21,main_isolation_hostid:21,maintain:[0,34,50,66,74,76],major:[0,2,21,27],make:[0,4,7,8,10,11,12,16,20,23,24,75],manag:[2,4,14,15,16,20,21,25,28,29,31,32,43,44,47,48,59,60,61,63,64,80],mandatori:[0,18,19,24,32,41,48,57,64,72],mandatorili:16,mani:[4,5,11,12,22,27],manipul:7,manner:[0,15,75],manual:[5,12],map:[7,9,10,11,23,24,27,28,43,60,76],mark:[0,4,12,24,28,30,33,36,37,38,43,45,49,52,53,54,60,62,65,68,69,70,76],mask:[14,76],maskabl:12,master:[0,12,24,31,47,63],match:[4,12,21,23,74],max:4,max_cpu_cor:20,max_freq_hz:4,maximum:[0,4,10,11,19,21,23,76],mcanss_ext_ts_rollover_lvl_int:65,mcanss_mcan_lvl_int:65,mcu0:[34,50],mcu:[21,23,24,32,42,48,58,64,73],mcu_0_r5_0:[64,72],mcu_0_r5_1:[64,72],mcu_0_r5_2:[64,72],mcu_0_r5_3:[64,72],mcu_armss0_cpu0:[41,57],mcu_armss0_cpu1:[41,57],mcu_cpsw:66,mcu_navss0_ringacc0:[38,54],mcu_navss0_ringacc_0:70,mcu_navss0_udmap0:[30,33,45,49],mcu_navss0_udmap_0:[62,65],mcu_per:66,mcu_pulsar:66,mcu_r5fss0_core0:[67,72],mcu_r5fss0_core1:[67,72],mcu_sec_mmr0:[35,51],mdio_pend:65,mean:[2,5,12,20,21,23,27],meant:[4,12],meanwhil:2,mechan:[0,11,16,23],mek:[16,77,79],member:[20,24],memori:[0,2,13,15,16,21,22,23,24,32,48,64,74,76,77,79],mention:75,messag:[1,12,27,28,29,30,33,34,36,37,38,41,43,44,45,49,50,52,53,54,57,60,61,62,65,66,68,69,70,72,74,76,79,80],method:[18,19],mevt:[33,49,65],mhz:[34,50,66],micro:12,might:[4,12,17,32,48,64],milli:12,millisecond:77,min:4,min_freq_hz:4,mind:[2,5,32,48,64],minim:10,minimum:[4,12],minor:[2,21,27,79],misc_lvl:[33,49],misconfigur:21,mismatch:21,mix:75,mlbss_mlb_ahb_int:65,mlbss_mlb_int:65,mmr:[24,46,76],mmr_idx:14,mmr_val:14,mmu:[0,12],mode:[0,10,12,27,75,77,79],modif:76,modifi:[4,5,10,19,27,29,44,61,76,79],modul:[0,17,21,27,34,50,66,74],module_get:27,module_put:27,modulu:74,moment:[8,9],monitor:[27,33,38,49,54,65,70],monoton:5,more:[11,18,20,23,27,31,42,47,58,63,73,74,75,76],most:[4,10,19,23,76],motiv:75,mount:[28,43,60],move:[20,22],mpk:[16,77,79],mpu:[0,21],msb:[0,10,19,74],msd:27,msg_device_sw_state_auto_off:5,msg_device_sw_state_on:5,msg_flag_clock_allow_freq_chang:4,msg_param_dev_clk_id:27,msg_param_v:27,msg_receiv:27,msmc0_rx:[37,53],msmc0_tx:[37,53],msmc:21,msmc_cache_s:[2,21],msmc_end_high:2,msmc_end_low:2,msmc_start_high:2,msmc_start_low:2,multi:4,multipl:[0,4,5,23,27,76,77,79],multipli:4,must:[0,2,4,5,7,8,9,10,11,12,14,15,16,17,18,19,20,21,22,23,24,74,75,76,77,79],mutual:75,mux:[4,7,28,43,60],n_permission_reg:15,nack:[4,9,11,13,15,16,23,74],nak:[0,4,5,12,21],name:[4,5,7,8,9,10,11,12,13,14,15,16,17,18,20,21,27,28,29,30,31,32,33,34,35,36,37,38,39,41,42,43,44,45,47,48,49,50,51,52,53,54,55,57,58,60,61,62,63,64,65,66,67,68,69,70,71,72,73,75],natur:0,nav:21,nav_id:[8,9,10,11],navig:[0,8,9,10,11],navss0_ringacc0:[38,54],navss0_ringacc_0:70,navss0_udmap0:[30,33,45,49],navss0_udmap_0:[62,65],navss:[15,27],navss_main_cpsw9_rx:69,navss_main_cpsw9_tx:69,navss_main_csi_rx:69,navss_main_csi_tx:69,navss_main_dmpac_tc0_cc_rx:69,navss_main_dmpac_tc0_cc_tx:69,navss_main_icssg0_rx:69,navss_main_icssg0_tx:69,navss_main_icssg1_rx:69,navss_main_icssg1_tx:69,navss_main_msmc0_rx:69,navss_main_msmc0_tx:69,navss_main_pdma_main_aasrc_rx:69,navss_main_pdma_main_aasrc_tx:69,navss_main_pdma_main_debug_ccmcu_rx:69,navss_main_pdma_main_debug_mainc66_rx:69,navss_main_pdma_main_mcan_rx:69,navss_main_pdma_main_mcan_tx:69,navss_main_pdma_main_mcasp_g0_rx:69,navss_main_pdma_main_mcasp_g0_tx:69,navss_main_pdma_main_mcasp_g1_rx:69,navss_main_pdma_main_mcasp_g1_tx:69,navss_main_pdma_main_misc_g0_rx:69,navss_main_pdma_main_misc_g0_tx:69,navss_main_pdma_main_misc_g1_rx:69,navss_main_pdma_main_misc_g1_tx:69,navss_main_pdma_main_misc_g2_rx:69,navss_main_pdma_main_misc_g2_tx:69,navss_main_pdma_main_misc_g3_rx:69,navss_main_pdma_main_misc_g3_tx:69,navss_main_pdma_main_usart_g0_rx:69,navss_main_pdma_main_usart_g0_tx:69,navss_main_pdma_main_usart_g1_rx:69,navss_main_pdma_main_usart_g1_tx:69,navss_main_pdma_main_usart_g2_rx:69,navss_main_pdma_main_usart_g2_tx:69,navss_main_saul0_rx:69,navss_main_saul0_tx:69,navss_main_udmap0_rx:69,navss_main_udmap0_tx:69,navss_main_vpac_tc0_cc_rx:69,navss_main_vpac_tc0_cc_tx:69,navss_main_vpac_tc1_cc_rx:69,navss_main_vpac_tc1_cc_tx:69,navss_mcu_pdma_adc_rx:69,navss_mcu_pdma_adc_tx:69,navss_mcu_pdma_cpsw0_rx:69,navss_mcu_pdma_cpsw0_tx:69,navss_mcu_pdma_mcu0_rx:69,navss_mcu_pdma_mcu0_tx:69,navss_mcu_pdma_mcu1_rx:69,navss_mcu_pdma_mcu1_tx:69,navss_mcu_pdma_mcu2_rx:69,navss_mcu_pdma_mcu2_tx:69,navss_mcu_saul0_rx:69,navss_mcu_saul0_tx:69,navss_mcu_udmap0_rx:69,navss_mcu_udmap0_tx:69,necessari:[12,24,27,74,76],need:[0,2,8,9,10,12,19,20,21,22,23,75,77,79],never:76,newer:4,next:[0,23,74,76],nich:23,nist:74,nistpub:74,nmfi_en:12,nobmp:20,non:[1,9,10,11,12,14,17,20,23,24,31,32,42,47,48,58,63,64,73,76,80],none:[21,23,31,47,63],nor:74,norepli:20,normal:[2,4,5,6,7,8,9,10,11,12,15,20,21,22,23,24,77],notat:20,note:[4,7,12,19,27,28,35,43,51,60,67,74],notic:16,notif:[2,21,22,23,24],notifi:[2,23,41,57,72],notify_resp:[41,57,72],now:[14,20,23,75,77],nrbg:17,num:4,num_match_iter:12,num_par:4,num_parents32:4,num_resourc:23,num_wait_iter:12,number:[0,2,3,4,5,7,10,11,12,14,15,19,23,24,27,39,41,46,55,57,71,72,74,75,76],number_of_bytes_in_stream:74,nvic:[33,49],nvlpub:74,obtain:[18,20],occup:10,occur:[11,12,19,27],ocmc:[21,23,24],oct:20,octet:20,oes_reg_index:27,ofc:22,off:[4,5,12,16,27],offer:[0,76,77],offici:22,offset:[11,12,27],often:[0,76],oid:20,old:4,older:4,onc:[4,5,17,19,23,27,34,50,66,76],one:[4,10,12,14,17,19,21,23,28,43,60,74,75,76,77],onli:[0,2,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,27,74,75,76,77,79],onto:21,open:[20,23],oper:[0,4,5,9,11,12,14,15,16,19,20,22,23,24,27,74,75,76,77,79],optim:75,option:[0,4,7,10,11,12,19,20,21,22,23,24,28,42,43,58,60,73],order:[5,10,11,12,16,21,22,23,24,27,74,75,79],order_id:10,orderid:[10,11],org:74,organ:[28,43,60,75,76,77],origin:[0,4,10,77],osal:27,ospi_lvl_intr:65,otfa_intr_err_pend:65,otg_lvl:[33,49],otgirq:65,other:[4,5,7,10,11,12,14,17,18,19,20,21,23,24,27,75,76,79],otherwis:[0,4,7,11,23,74],otp:[3,21,59,78,80],otp_config:24,otp_entri:24,out:[5,12,77,79],outer:20,outfifo_level:65,outgo:[28,43,60],outgroup_level:65,outl_intr:[33,49,65],outp:65,output:[4,7,11,17,20,23,27,28,43,60,74,77,79],output_binary_fil:23,outsid:0,over:[0,12,22,27,75],overal:[5,12,21,23],overhead:12,overlap:[23,30,33,36,38,45,49,52,54,62,65,68,70],overrid:12,own:[4,9,10,11,12,16,21,23,31,47,63,74,76],owner:[9,10,23,27,31,47,63,76],owner_index:15,owner_permission_bit:15,owner_privid:15,ownership:[12,15,75],pack:16,packet:[11,27],pad:[74,77,79],pair:[13,27],paramet:[0,2,4,5,6,12,13,14,15,16,17,18,19,20,21,22,23,24,28,29,30,33,36,37,38,43,44,45,49,52,53,54,60,61,62,65,68,69,70,74,77],parent32:4,parent:[4,27,28,43,60],pars:27,parser:20,part:[10,11,12,20,27,30,33,36,37,38,45,49,52,53,54,62,65,68,69,70,75],particular:[16,28,29,43,44,60,61,74],partit:[16,27],pass:[5,8,10,11,16,20,21,22,23,24,74],patch:[2,27],patch_vers:2,path:[4,41,57,72],paus:[11,27],payload:[0,16,19,20,79],pcie0_pend:[33,49],pcie10_pend:[33,49],pcie11_pend:[33,49],pcie12_pend:[33,49],pcie13_pend:[33,49],pcie14_pend:[33,49],pcie1_pend:[33,49],pcie2_pend:[33,49],pcie3_pend:[33,49],pcie4_pend:[33,49],pcie5_pend:[33,49],pcie6_pend:[33,49],pcie7_pend:[33,49],pcie8_pend:[33,49],pcie9_pend:[33,49],pcie_cpts_comp:[33,49,65],pcie_cpts_genf0:[33,49,65],pcie_cpts_hw1_push:[33,49,65],pcie_cpts_hw2_push:[33,49,65],pcie_cpts_pend:[33,49,65],pcie_cpts_sync:[33,49,65],pcie_downstream_puls:65,pcie_error_puls:65,pcie_flr_puls:65,pcie_hot_reset_puls:65,pcie_legacy_puls:65,pcie_link_state_puls:65,pcie_local_level:65,pcie_phy_level:65,pcie_ptm_valid_puls:65,pcie_pwr_state_puls:65,pd_get:27,pd_init:27,pd_inv_dep_data:27,pd_put:27,pd_rstdne_timeout:27,pd_trans_timeout:27,pdf:74,pdma_cpsw0_rx:[37,53],pdma_cpsw0_tx:[37,53],pdma_debug_cc_rx:[37,53],pdma_debug_main_rx:[37,53],pdma_debug_mcu_rx:[37,53],pdma_main0_mcasp0_rx:[37,53],pdma_main0_mcasp0_tx:[37,53],pdma_main0_mcasp1_rx:[37,53],pdma_main0_mcasp1_tx:[37,53],pdma_main0_mcasp2_rx:[37,53],pdma_main0_mcasp2_tx:[37,53],pdma_main1_spi0_rx:[37,53],pdma_main1_spi0_tx:[37,53],pdma_main1_spi1_rx:[37,53],pdma_main1_spi1_tx:[37,53],pdma_main1_spi2_rx:[37,53],pdma_main1_spi2_tx:[37,53],pdma_main1_spi3_rx:[37,53],pdma_main1_spi3_tx:[37,53],pdma_main1_spi4_rx:[37,53],pdma_main1_spi4_tx:[37,53],pdma_main1_usart0_rx:[37,53],pdma_main1_usart0_tx:[37,53],pdma_main1_usart1_rx:[37,53],pdma_main1_usart1_tx:[37,53],pdma_main1_usart2_rx:[37,53],pdma_main1_usart2_tx:[37,53],pdma_mcu0_adc12_rx:[37,53],pdma_mcu0_adc12_tx:[37,53],pdma_mcu1_mcan0_rx:[37,53],pdma_mcu1_mcan0_tx:[37,53],pdma_mcu1_mcan1_rx:[37,53],pdma_mcu1_mcan1_tx:[37,53],pdma_mcu1_spi0_rx:[37,53],pdma_mcu1_spi0_tx:[37,53],pdma_mcu1_spi1_rx:[37,53],pdma_mcu1_spi1_tx:[37,53],pdma_mcu1_spi2_rx:[37,53],pdma_mcu1_spi2_tx:[37,53],pdma_mcu1_usart0_rx:[37,53],pdma_mcu1_usart0_tx:[37,53],peer:27,pend:5,pend_intr:[33,49,65],per0:[34,50,66],per1:[34,50],per:[0,10,11,12,21,23,24,27,28,43,46,60,74],perf_ctrl:11,perf_ctrl_timeout_cnt:11,perform:[9,10,11,12,14,15,16,18,19,20,23,24,27,74,75,76,77],peripher:[7,22,23,42,58,73,75],perman:76,permiss:[10,15,24,31,47,63,76],permit:[12,21,29,32,35,39,41,42,44,48,51,55,57,58,61,64,67,71,72,73,75],perspect:[0,28,43,60],physic:[2,12,18,21,22,23,24,35,51,67,75],pick:20,piec:[2,76],pin:22,pinmux:22,pipelin:12,piyali:23,pka:74,pkc:74,pkh:77,place:[0,4,9,12,13,16,20,21,22,23,24,74,77],placement:0,plain:[12,21,23],plaintext:[13,74],pleas:[5,12,16,19,20,21,22,23,24,75,76,79],pll:[22,59],pllfrac2_ssmod_16fft_main_0:66,pllfrac2_ssmod_16fft_main_13:66,pllfrac2_ssmod_16fft_main_14:66,pllfrac2_ssmod_16fft_main_15:66,pllfrac2_ssmod_16fft_main_16:66,pllfrac2_ssmod_16fft_main_17:66,pllfrac2_ssmod_16fft_main_18:66,pllfrac2_ssmod_16fft_main_19:66,pllfrac2_ssmod_16fft_main_1:66,pllfrac2_ssmod_16fft_main_23:66,pllfrac2_ssmod_16fft_main_25:66,pllfrac2_ssmod_16fft_main_3:66,pllfrac2_ssmod_16fft_main_4:66,pllfrac2_ssmod_16fft_main_5:66,pllfrac2_ssmod_16fft_main_6:66,pllfrac2_ssmod_16fft_main_7:66,pllfrac2_ssmod_16fft_main_8:66,pllfrac2_ssmod_16fft_mcu_0:66,pllfrac2_ssmod_16fft_mcu_1:66,pllfrac2_ssmod_16fft_mcu_2:66,pllfracf_ssmod_16fft_main_12:66,plu:11,pm_bcfg_hash:20,pm_dev_init:27,pm_init:27,pmboardcfghash:[20,77],pme_gen_lvl:[33,49],pmmc:4,point:[2,19,22,23,27,75],pointer:[10,11,21,22,23,24,77],pointrpend:[33,49,65],polic:[0,12],poll:[4,19],pool:12,popul:[0,16,18,23,24,77,79],por:76,port:[18,19,20],portion:[22,23,24],posit:27,possibl:[2,4,5,10,12,23,74],post:[23,27],potenti:27,power:[5,12,21,25,28,29,43,44,60,61,80],powerdomain:27,pr1_edc0_latch0_in:[33,49,65],pr1_edc0_latch1_in:[33,49,65],pr1_edc0_sync0_out:[33,49,65],pr1_edc0_sync1_out:[33,49,65],pr1_edc1_latch0_in:[33,49,65],pr1_edc1_latch1_in:[33,49,65],pr1_edc1_sync0_out:[33,49,65],pr1_edc1_sync1_out:[33,49,65],pr1_host_intr_pend:[33,49,65],pr1_host_intr_req:[33,49,65],pr1_iep0_cap_intr_req:[33,49,65],pr1_iep0_cmp_intr_req:[33,49,65],pr1_iep1_cap_intr_req:[33,49,65],pr1_iep1_cmp_intr_req:[33,49,65],pr1_rx_sof_intr_req:[33,49,65],pr1_slv_intr:[33,49,65],pr1_tx_sof_intr_req:[33,49,65],pre:16,precaut:21,preclud:23,predefin:[75,76],prefix:0,prepar:0,prepend:0,present:[0,2,4,11,19,24,27,74],preserv:20,presum:21,prevent:[5,12,14,22,23,75,76],previou:75,previous:12,primari:[0,18,19,23,24,75],primer:[78,80],print:27,prior:[4,5,7,11,12,27],prioriti:[0,11,21,23,27],priv:[15,27],privat:[13,74,77,79],privileg:[20,31,47,63],probabl:12,proc_access_list:24,proc_access_mast:24,proc_access_secondari:24,proc_auth_load_config:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80],proc_id:12,proceess:18,process:[0,2,4,5,7,8,10,11,12,15,18,19,21,24,32,39,41,48,55,57,64,71,72,76,79],processor:[0,3,7,20,21,23,32,41,48,57,59,64,72],processor_access_list:24,processor_acl_list:24,processor_id:[12,24],product:[22,75],profil:21,program:[0,4,5,7,8,9,10,11,15,20,23,27,34,50,66],programm:[10,14,76],programmed_st:[4,5],progress:27,project:23,prompt:20,proper:[0,22],properli:[22,27],protect:[22,24,75,76,77,79],protocol:[1,11,80],provid:[0,2,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77],provis:16,proxi:[0,3,7,9,11,15,21,24,27,59],proxy_cfg:[8,27],proxy_cfg_respons:8,proxy_init:27,proxy_oes_get:27,proxy_oes_set:27,psc:27,psc_inv_data:27,pseudo:4,psi:[0,3,11,27,59],psil:9,psil_dru_dst_offset:27,psil_dst_thread:27,psil_init:27,psil_pair:27,psil_read:27,psil_src_thread:27,psil_src_thread_p:27,psil_thread:27,psil_thread_cfg_reg_addr:27,psil_thread_cfg_reg_val_hi:27,psil_thread_cfg_reg_val_lo:27,psil_thread_dis:27,psil_thread_en:27,psil_to:11,psil_to_tout:11,psil_to_tout_cnt:11,psil_unpair:27,psil_writ:27,psinfo:27,psuedo:4,pub:74,pub_boardcfg_rm_tisci:23,publish:16,pulsar:66,pulsar_0:[31,47,63],pulsar_1:[31,47,63],purpos:[12,20,27,32,48,64,76,77],put:[16,27],qmode:10,qos:11,queri:[0,4,14,15,23,76],question:15,queue:[0,2,4,5,6,7,8,9,10,11,12,13,14,15,16,21,22,23,24,27],quick:75,quickli:17,quietli:[10,11],quirk:0,r5_0:[32,41,48,57,64],r5_1:[32,41,48,57,64],r5_2:[32,41,48,57],r5_3:[32,41,48,57],r5_cl0_c0:[35,51],r5_cl0_c1:[35,51],r5fss0_core0:[67,72],r5fss0_core1:[67,72],r5fss1_core0:[67,72],r5fss1_core1:[67,72],ra_init:27,ra_inst:23,ram:[2,8,12],random:[3,20,77,79],randomstr:[20,77],rang:[2,4,8,10,11,19,21,27,30,32,33,36,37,38,39,45,48,49,52,53,54,55,62,65,68,69,70,71],range_num:23,range_start:23,rapidli:4,rare:4,rat:12,rat_exp_intr:65,rate:[4,12],rather:4,rational:12,raw:77,rchan_rcfg:11,rchan_rcq:11,rchan_rflow_rng:11,rchan_rpri_ctrl:11,rchan_rst_sch:11,rchan_thrd_id:9,read:[2,8,10,11,12,17,19,24,27,31,34,41,47,50,57,63,66,72,75],readabl:[2,27,28,43,60],readi:[2,12],real:[4,7,9,10,11,23],realli:75,reamin:24,reason:[6,10,12,21,23,74,75,76],reboot:[6,27,76],rec_intr_pend:[33,49,65],receipt:[22,24],receiv:[0,2,4,9,16,21,22,24,27,30,33,45,49,62,65],recept:23,recommend:[21,22,23,74,75],reconfigur:[21,22],record:10,recov:12,recoveri:[6,12,24],reduc:[22,23,24,74,77],ref:[7,9,10,11,23],refer:[4,5,12,21,22,23,24,31,34,47,50,63,66,75,76,79],referenc:0,refil:17,reflect:23,refresh:[0,76],regard:[0,5,11],regardless:4,region:[8,9,10,11,27,76],regist:[0,7,8,10,11,12,14,15,19,20,23,27,34,50,66,76],regular:[21,23],reject:[11,21,23,30,33,36,38,45,49,52,54,62,65,68,70],rel:4,relat:11,relationship:2,releas:[0,5,23],release_processor:12,relev:[12,20,75],reli:77,relinquish:12,reloc:2,remain:[2,4,19,22,75,77],remaind:74,remot:9,remov:21,repeat:[19,75],replac:[10,20],report:[12,23,27],repres:[4,23,27,28,29,32,35,39,41,43,44,48,51,55,57,60,61,64,67,71,72,74],represent:[20,74],req:20,req_distinguished_nam:20,request:[2,4,5,6,9,13,14,15,16,17,18,21,22,23,24,27,30,33,36,37,38,45,49,52,53,54,62,65,68,69,70,74],request_processor:12,requir:[0,4,5,7,10,12,15,16,18,19,20,21,22,23,24,27,30,33,36,37,38,45,49,52,53,54,62,65,68,69,70,74,75,77,79],requisit:4,resasg:23,resasg_entri:23,resasg_entries_s:23,resasg_firewall_cfg:27,resasg_fwl_ch:27,resasg_fwl_id:27,resasg_subtype_global_event_sevt:[39,55,71],resasg_subtype_global_event_trigg:[39,55,71],resasg_subtype_ia_vint:[39,55,71],resasg_subtype_ir_output:[39,55,71],resasg_subtype_proxy_proxi:[39,55,71],resasg_subtype_ra_error_o:[39,55,71],resasg_subtype_ra_gp:[39,55,71],resasg_subtype_ra_monitor:[39,55,71],resasg_subtype_ra_udmap_rx:[39,55,71],resasg_subtype_ra_udmap_rx_h:[39,55,71],resasg_subtype_ra_udmap_rx_uh:71,resasg_subtype_ra_udmap_tx:[39,55,71],resasg_subtype_ra_udmap_tx_ext:[39,55,71],resasg_subtype_ra_udmap_tx_h:[39,55,71],resasg_subtype_ra_udmap_tx_uh:71,resasg_subtype_ra_virtid:[39,55,71],resasg_subtype_udmap_global_config:[39,55,71],resasg_subtype_udmap_invalid_flow_o:[39,55,71],resasg_subtype_udmap_rx_chan:[39,55,71],resasg_subtype_udmap_rx_flow_common:[39,55,71],resasg_subtype_udmap_rx_hchan:[39,55,71],resasg_subtype_udmap_rx_uhchan:71,resasg_subtype_udmap_tx_chan:[39,55,71],resasg_subtype_udmap_tx_echan:[39,55,71],resasg_subtype_udmap_tx_hchan:[39,55,71],resasg_subtype_udmap_tx_uhchan:71,resasg_utyp:27,resasg_validate_host:27,resasg_validate_resourc:27,resend:19,resent:19,reserv:[0,2,4,5,10,11,12,20,22,23,24,27,30,33,36,37,38,45,49,52,53,54,62,65,68,69,70],reset:[3,4,5,12,19,20,27,76,79],resetdon:27,resetvec:20,resid:7,resourc:[2,5,15,21,22,25,29,30,31,32,33,36,38,42,44,45,47,48,49,52,54,58,59,61,62,63,65,68,70,73,75,80],resource_get:27,resource_get_range_num:27,resource_get_range_start:27,resource_get_secondary_host:27,resource_get_subtyp:27,resource_get_typ:27,respect:77,respon:14,respond:[2,4],respons:[2,4,5,6,9,12,13,15,16,17,18,19,21,22,23,24,27,41,57,72,74,75,76],rest:[0,12,77],restor:12,restrict:[11,27],result:[0,4,7,8,10,11,23,27],retent:[4,5,27],retention_get:27,retention_put:27,retriev:[2,5,10,15,17,23,27],reus:20,rev:23,revers:4,review:19,revis:[23,24,76,77,79],rfc8017:74,rflow_rf:11,rflow_rfa:11,rflow_rfb:11,rflow_rfc:11,rflow_rfd:11,rflow_rff:11,rflow_rfg:11,rflow_rfh:11,rflowfwstat:11,rflowfwstat_pend:11,rgx:64,right:23,ring:[0,3,7,11,21,27,33,49,59,65],ring_ba_hi:10,ring_ba_lo:10,ring_ba_lo_hi:27,ring_ba_lo_lo:27,ring_configur:27,ring_control2:10,ring_count_hi:27,ring_count_lo:27,ring_get_cfg:27,ring_mod:27,ring_mon_cfg:[10,27],ring_mon_cfg_respons:10,ring_monitor_mod:27,ring_monitor_queu:27,ring_monitor_sourc:27,ring_oes_get:27,ring_oes_set:27,ring_orderid:[10,27],ring_siz:[10,27],ring_validate_index:27,ring_virtid:27,ringacc:10,ringacc_control:10,ringacc_data0:10,ringacc_data1:10,ringacc_occ_j:10,ringacc_queu:10,rm_bcfg_hash:20,rm_boardcfg:23,rm_core_init:27,rm_init:27,rmboardcfghash:[20,77],rng:17,rng_out:17,rng_read_len:17,rng_req_len:17,role:21,rollback:[20,77,79],rom:[18,20,22,34,50,66,77],root:[0,18,21,23,76,77],round:21,rout:[11,23,27],router:[0,7,23],row:[46,76],row_idx:14,row_mask:14,row_soft_lock:14,row_val:14,rsdv2:20,rsdv3:20,rsvd1:20,rsvd2:20,rsvd3:20,rsvd:0,rto:0,rule:[0,20,23],rules_fil:23,run:[2,4,19,23,75,76],runtim:[3,19,23,27,42,58,59,73,79],rwcd:[31,47,63],rwd:[31,47,63],rx_atyp:11,rx_burst_siz:11,rx_chan:[30,45,62],rx_chan_typ:11,rx_desc_typ:11,rx_dest_qnum:11,rx_dest_tag_hi:11,rx_dest_tag_hi_sel:11,rx_dest_tag_lo:11,rx_dest_tag_lo_sel:11,rx_einfo_pres:11,rx_error_handl:11,rx_fdq0_sz0_qnum:11,rx_fdq0_sz1_qnum:11,rx_fdq0_sz2_qnum:11,rx_fdq0_sz3_qnum:11,rx_fdq1_qnum:11,rx_fdq1_sz0_qnum:11,rx_fdq2_qnum:11,rx_fdq2_sz0_qnum:11,rx_fdq3_qnum:11,rx_fdq3_sz0_qnum:11,rx_fetch_siz:11,rx_hchan:[30,45,62],rx_ignore_long:11,rx_ignore_short:11,rx_orderid:11,rx_pause_on_err:11,rx_prioriti:11,rx_ps_locat:11,rx_psinfo_pres:11,rx_qo:11,rx_sched_prior:11,rx_size_thresh0:11,rx_size_thresh1:11,rx_size_thresh2:11,rx_size_thresh_en:11,rx_sop_offset:11,rx_src_tag_hi:11,rx_src_tag_hi_sel:11,rx_src_tag_lo:11,rx_src_tag_lo_sel:11,rx_uhchan:62,rxcq_qnum:11,sa2:0,sa_ul_pka:[33,49,65],sa_ul_trng:[33,49,65],safe:22,salt:[20,77],same:[0,5,10,19,23,24,27,32,48,64,74,76,77],sane:12,satisfi:4,saul0_rx:[37,53],saul0_tx:[37,53],save:[10,16],scalabl:23,scale:21,scaling_factor:21,scaling_profil:21,scan:12,scenario:12,schedul:[11,23,27],scheme:[74,75],sci:[0,13,14,15,16,18,21,22,24,27],scope:0,script:23,sdbg_debug_ctrl:20,sdk:0,sec1:74,sec:[19,74],sec_bcfg_enc_iv:20,sec_bcfg_enc_r:20,sec_bcfg_hash:20,sec_bcfg_key_derive_index:20,sec_bcfg_key_derive_salt:20,sec_bcfg_ver:20,sec_boot_ctrl:20,sec_debug_core_sel:20,secboardcfghash:[20,77],secboardcfgv:[20,77],secg:74,second:[12,23],secondari:[7,23,27],secondary_host:[7,23],secproxi:21,secreci:74,secret:[20,22,24],section:[0,10,11,12,13,16,20,23,28,30,31,33,36,37,38,43,45,47,49,52,53,54,60,62,63,65,68,69,70,74,75,79],secur:[1,2,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,21,22,23,25,26,28,29,30,31,32,33,34,35,36,37,38,39,40,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,58,59,60,61,62,63,64,65,66,67,68,69,70,71,73,74,75,76,78,80],see:[2,4,5,11,12,16,18,19,20,23,24,27,41,57,72,76,77],select:[4,10,21,27,74],selector:[11,27],self:[0,12],send:[0,2,4,10,21,22,23,24,27],sender:[0,74],sensit:75,sensor:0,sent:[0,2,4,21,22,23,24,27,34,50,66,77],separ:[0,10,12,21,22,23,24,77],seq:0,sequenc:[0,2,20,23,42,58,73,75],seri:74,serv:[21,23],servic:[0,3,16,23,24,75,78,80],set:[0,2,4,5,6,8,9,10,11,14,19,20,21,23,24,27,34,42,50,58,66,73,74,75,76,77],set_clock_freq:4,set_clock_par:4,set_devic:5,set_local_reset:27,set_processor_config:[12,20],set_processor_control:12,set_processor_suspend_readi:12,setup:[4,8,12,76],sever:2,sevt:[33,49,65],sfals:7,sgx544:[32,48],sha2:[20,77,79],shall:[12,75],share:[2,5,23],shatyp:20,shavalu:20,shift:11,should:[0,4,12,18,19,20,23,27,35,51,67,75],show:[20,23,74,77],shown:[20,23,74,77,79],shutdown:12,side:[75,76],sign:[16,18,19,21,22,23,24,78,80],signatur:19,signature_hi:13,signature_lo:13,signature_r_hi:13,signature_r_lo:13,signature_s_hi:13,signature_s_lo:13,significand:27,similar:[12,75],similarli:4,simpl:15,simplest:75,simutan:21,sinc:[0,5,12,21,75],singl:[23,27,76,77],size:[2,10,12,16,19,20,21,22,23,24,27,74],size_byt:10,sizeof:21,slave:0,sleep:0,slightli:5,slot:[31,47,63,74],small:[4,74],smaller:76,smpk:20,snapshot:4,snoop:12,soc:[1,2,4,5,7,8,9,10,11,12,16,19,20,21,22,23,24,27,29,30,32,33,34,35,36,37,38,39,40,41,42,44,45,46,48,49,50,51,52,53,54,55,56,57,58,61,62,64,65,66,67,68,69,70,71,72,73,75,76,80],soc_doc_am6_public_host_desc_host_list:21,soc_events_in:65,soc_events_in_64:72,soc_events_in_65:72,soc_events_in_66:72,soc_events_in_67:72,soc_events_in_68:72,soc_events_in_69:72,soc_events_in_70:72,soc_events_in_71:72,soc_events_in_72:72,soc_events_in_732:72,soc_events_in_733:72,soc_events_in_734:72,soc_events_in_735:72,soc_events_in_73:72,soc_events_out_level:65,soc_phys_addr_t:15,soc_uid:18,soft:76,softwar:[2,6,19,21,23,75,76,77,79],some:[4,5,7,8,10,11,12,16,21,29,30,32,33,36,37,38,44,45,48,49,52,53,54,61,62,64,65,68,69,70,79],sop:27,sort:23,sound:75,sourc:[4,5,7,9,10,11,27,28,43,60,77],space:16,span:75,special:[5,28,43,60],specif:[0,2,4,5,11,14,18,20,21,23,27,30,33,36,37,38,42,45,49,52,53,54,58,62,65,68,69,70,73,74,75,76,80],specifi:[7,9,10,11,12,14,15,18,19,20,21,23,24,27,28,29,32,43,44,48,60,61,64,74,76,77],spectrum:4,speed:75,spi:[33,49,65],spi_64:72,spi_65:72,spi_66:72,spi_67:72,spi_68:72,spi_69:72,spi_70:72,spi_71:72,spi_72:72,spi_732:72,spi_733:72,spi_734:72,spi_735:72,spi_73:72,split:12,spread:4,sproxi:[41,57,72],sproxy_priv:[31,47,63],sr1:80,sr2:80,sram:[2,21,23,24],src_id:7,src_index:7,src_thread:9,ss_device_id:27,ssc:4,ssclk_mode_div_clk_mode_valu:12,stabil:0,stabl:12,stage:[12,42,58,73,75],stai:5,standalon:[22,24,76],standard:[0,7,8,9,10,11,12,22,23,24,27,74],standbywfil2:12,start:[2,5,9,11,12,14,15,20,23,27,31,39,47,55,63,71,75],start_address:15,start_resourc:23,startup:[2,12,15,75],stat_pend:65,state:[0,2,4,5,10,12,16,23,27,75,76],state_on:5,state_retent:5,statu:[7,8,10,11,27,32,48,64,74,76],status_flags_1:12,status_flags_1_clr_all_wait:12,status_flags_1_clr_any_wait:12,status_flags_1_set_all_wait:12,status_flags_1_set_any_wait:12,steer:[7,23],step:[10,19,23,75,77,79],still:[0,4,22,23],stop:12,storag:[16,23],store:[0,4,11,16,22,24,76],str:2,stream:74,strength:74,string:[2,20,27,77,79],strongli:[22,75],struct:[0,2,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,20,21,22,23,24],structur:[12,16,20,77],strue:7,sub:2,sub_vers:2,subdivid:22,subhdr:[21,23,24],subject:[7,16],suboptim:22,subordin:[10,11],subsequ:[16,19,23,24],subset:[11,75],substructur:23,subsystem:[0,7,8,9,10,11,22,27,28,29,43,44,60,61],subtyp:[23,27,39,55,71],subvers:27,succe:[4,21],succeed:0,succes:15,success:[0,4,5,9,12,13,19,20,74,77,79],successfulli:[15,16],suffic:4,suffici:16,superset:77,superstructur:21,supervisor:[9,10,11,21,24],supervisor_host_id:24,supervisori:24,suppli:[28,43,60,74,77],support:[0,4,10,11,12,17,18,19,20,21,23,27,74,76,77,79],suppress:[11,27],sure:[7,11,12,23,75],suspend:12,swrev:20,swrv:20,synchron:10,syntax:20,sysfw:[12,20,23,75,77],sysfw_boardcfg_rul:23,sysfw_boardcfg_valid:23,sysfw_boot_seq:20,sysfw_hs_boardcfg:20,sysfw_image_integr:20,sysfw_image_load:20,sysfw_vers:27,system:[1,2,3,4,5,7,8,9,10,11,12,13,14,15,16,17,18,19,23,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,78,79,80],sz0:27,sz1:27,sz2:27,sz3:27,tabl:[0,7,10,11,20,21,23,28,31,34,43,47,50,60,63,66,77],taddr:9,tag:[11,27],take:[9,10,21,22,23,27,30,31,33,36,37,38,45,47,49,52,53,54,62,63,65,68,69,70,75,76],taken:[0,22],target:[4,8,18,19,20,27,77,79],target_err:[33,49],target_freq_hz:4,task:[10,21],tchan_tcfg:11,tchan_tcq:11,tchan_tcredit:11,tchan_tfifo_depth:11,tchan_thrd_id:9,tchan_tpri_ctrl:11,tchan_tst_sch:11,tcm_rstbase:12,tcu_cmd_sync_ns_intr:65,tcu_cmd_sync_s_intr:65,tcu_event_q_ns_intr:65,tcu_event_q_s_intr:65,tcu_global_ns_intr:65,tcu_global_s_intr:65,tcu_ras_intr:65,tdtype:11,te_init:12,teardown:[11,27],technic:[5,12],technolog:20,term:75,termin:[4,23],test_image_enc_iv:20,test_image_enc_r:20,test_image_key_derive_index:20,test_image_key_derive_salt:20,test_image_length:20,test_image_sha512:20,texa:[0,20],text:[21,23],than:[4,9,10,11,23,74,75],thei:[0,4,10,11,23,27,74,76,77],them:[27,28,43,60],themselv:12,theorit:19,therefor:[9,10,21,23,76],therm_lvl_gt_th1_intr:65,therm_lvl_gt_th2_intr:65,therm_lvl_lt_th0_intr:65,thermal:0,thi:[0,2,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,79],thing:[32,48,64],those:2,though:[22,24,32,48,64,75],thrd_id:9,thread:[0,23,24,27],three:[15,22],threshold:[10,27,41,57,72],through:[1,7,9,10,11,18,19,23,24,74,76,80],throughout:27,thu:[7,21,23],thumb:12,ti_bcfg_info:20,ti_enc_info:20,ti_load_info:20,tied:[18,76],till:22,time:[5,7,9,10,11,12,14,16,19,22,23,24,31,47,63,75,76],timedout:12,timeout:[11,12,27],timer_pwm:65,tisci:[1,19,20,27,28,29,30,31,33,36,37,38,43,44,45,47,49,52,53,54,60,61,62,63,65,68,69,70,76,79],tisci_head:[0,2,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,21,22,23,24],tisci_msg_:0,tisci_msg_board_config:[21,22,23,27,75],tisci_msg_board_config_pm:[21,22,75],tisci_msg_board_config_pm_req:22,tisci_msg_board_config_pm_resp:22,tisci_msg_board_config_req:21,tisci_msg_board_config_resp:21,tisci_msg_board_config_rm:[23,75],tisci_msg_board_config_rm_handl:23,tisci_msg_board_config_rm_req:23,tisci_msg_board_config_rm_resp:23,tisci_msg_board_config_secur:[24,75,77],tisci_msg_board_config_security_req:24,tisci_msg_board_config_security_resp:24,tisci_msg_boot_notification_req:2,tisci_msg_boot_notification_resp:2,tisci_msg_flag_:0,tisci_msg_flag_ack:0,tisci_msg_flag_aop:0,tisci_msg_flag_clock_allow_freq_chang:4,tisci_msg_flag_clock_allow_ssc:4,tisci_msg_flag_clock_input_term:4,tisci_msg_flag_clock_ssc_act:4,tisci_msg_flag_device_exclus:5,tisci_msg_flag_device_reset_iso:5,tisci_msg_flag_device_wake_en:5,tisci_msg_flag_reserved0:0,tisci_msg_fwl_change_owner_info_req:15,tisci_msg_fwl_change_owner_info_resp:15,tisci_msg_fwl_get_firewall_region_req:15,tisci_msg_fwl_get_firewall_region_resp:15,tisci_msg_fwl_set_firewall_region_req:15,tisci_msg_fwl_set_firewall_region_resp:15,tisci_msg_get_clock_parent_req:4,tisci_msg_get_clock_parent_resp:4,tisci_msg_get_clock_req:4,tisci_msg_get_clock_resp:4,tisci_msg_get_device_req:5,tisci_msg_get_device_resp:5,tisci_msg_get_freq_req:4,tisci_msg_get_freq_resp:4,tisci_msg_get_num_clock_parents_req:4,tisci_msg_get_num_clock_parents_resp:4,tisci_msg_get_otp_row_lock_statu:76,tisci_msg_get_otp_row_lock_status_req:14,tisci_msg_get_otp_row_lock_status_resp:14,tisci_msg_get_soc_uid_req:18,tisci_msg_get_soc_uid_resp:18,tisci_msg_keystore_export_req:16,tisci_msg_keystore_export_resp:16,tisci_msg_keystore_gen_skey_from_rng_req:16,tisci_msg_keystore_gen_skey_from_rng_resp:16,tisci_msg_keystore_import_req:16,tisci_msg_keystore_import_resp:16,tisci_msg_keystore_write_req:16,tisci_msg_keystore_write_resp:16,tisci_msg_lock_otp_row:76,tisci_msg_lock_otp_row_req:14,tisci_msg_lock_otp_row_resp:14,tisci_msg_open_debug_fwls_req:18,tisci_msg_open_debug_fwls_resp:18,tisci_msg_proc_auth_boot:79,tisci_msg_proc_auth_boot_req:12,tisci_msg_proc_auth_boot_resp:12,tisci_msg_proc_get_status_req:12,tisci_msg_proc_get_status_resp:12,tisci_msg_proc_handover_req:12,tisci_msg_proc_handover_resp:12,tisci_msg_proc_release_req:12,tisci_msg_proc_release_resp:12,tisci_msg_proc_request_req:12,tisci_msg_proc_request_resp:12,tisci_msg_proc_set_config_req:12,tisci_msg_proc_set_config_resp:12,tisci_msg_proc_set_control_req:12,tisci_msg_proc_set_control_resp:12,tisci_msg_proc_status_wait_req:12,tisci_msg_proc_status_wait_resp:12,tisci_msg_query_freq:[34,50,66],tisci_msg_query_freq_req:4,tisci_msg_query_freq_resp:4,tisci_msg_read_otp_mmr:76,tisci_msg_read_otp_mmr_req:14,tisci_msg_read_otp_mmr_resp:14,tisci_msg_receiv:27,tisci_msg_rm_board_config_rm:23,tisci_msg_rm_get_resource_rang:23,tisci_msg_rm_get_resource_range_req:23,tisci_msg_rm_get_resource_range_resp:23,tisci_msg_rm_irq_releas:23,tisci_msg_rm_irq_release_req:7,tisci_msg_rm_irq_release_resp:7,tisci_msg_rm_irq_set:23,tisci_msg_rm_irq_set_req:7,tisci_msg_rm_irq_set_resp:7,tisci_msg_rm_proxy_cfg:23,tisci_msg_rm_proxy_cfg_req:8,tisci_msg_rm_proxy_cfg_resp:8,tisci_msg_rm_psil_pair:23,tisci_msg_rm_psil_pair_req:9,tisci_msg_rm_psil_pair_resp:9,tisci_msg_rm_psil_read:23,tisci_msg_rm_psil_read_req:9,tisci_msg_rm_psil_read_resp:9,tisci_msg_rm_psil_unpair:23,tisci_msg_rm_psil_unpair_req:9,tisci_msg_rm_psil_unpair_resp:9,tisci_msg_rm_psil_writ:23,tisci_msg_rm_psil_write_req:9,tisci_msg_rm_psil_write_resp:9,tisci_msg_rm_ring_cfg:23,tisci_msg_rm_ring_cfg_req:10,tisci_msg_rm_ring_cfg_resp:10,tisci_msg_rm_ring_mon_cfg:23,tisci_msg_rm_ring_mon_cfg_req:10,tisci_msg_rm_ring_mon_cfg_resp:10,tisci_msg_rm_udmap_flow_cfg:23,tisci_msg_rm_udmap_flow_cfg_req:11,tisci_msg_rm_udmap_flow_cfg_resp:11,tisci_msg_rm_udmap_flow_size_thresh_cfg:23,tisci_msg_rm_udmap_flow_size_thresh_cfg_req:11,tisci_msg_rm_udmap_flow_size_thresh_cfg_resp:11,tisci_msg_rm_udmap_gcfg_cfg:23,tisci_msg_rm_udmap_gcfg_cfg_req:11,tisci_msg_rm_udmap_gcfg_cfg_resp:11,tisci_msg_rm_udmap_rx_ch_cfg:23,tisci_msg_rm_udmap_rx_ch_cfg_req:11,tisci_msg_rm_udmap_rx_ch_cfg_resp:11,tisci_msg_rm_udmap_tx_ch_cfg:23,tisci_msg_rm_udmap_tx_ch_cfg_req:11,tisci_msg_rm_udmap_tx_ch_cfg_resp:11,tisci_msg_sa2ul_pka_ecdsa_sign_req:13,tisci_msg_sa2ul_pka_ecdsa_sign_resp:13,tisci_msg_sa2ul_pka_ecdsa_verify_req:13,tisci_msg_sa2ul_pka_ecdsa_verify_resp:13,tisci_msg_sa2ul_pka_rsa_decrypt_prim_req:13,tisci_msg_sa2ul_pka_rsa_decrypt_prim_resp:13,tisci_msg_sa2ul_pka_rsa_encrypt_prim_req:13,tisci_msg_sa2ul_pka_rsa_encrypt_prim_resp:13,tisci_msg_sa2ul_pka_rsa_sign_prim_req:13,tisci_msg_sa2ul_pka_rsa_sign_prim_resp:13,tisci_msg_sa2ul_pka_rsa_verify_prim_req:13,tisci_msg_sa2ul_pka_rsa_verify_prim_resp:13,tisci_msg_sender_host_id:27,tisci_msg_set_clock_parent_req:4,tisci_msg_set_clock_parent_resp:4,tisci_msg_set_clock_req:4,tisci_msg_set_clock_resp:4,tisci_msg_set_device_req:5,tisci_msg_set_device_resets_req:5,tisci_msg_set_device_resets_resp:5,tisci_msg_set_device_resp:5,tisci_msg_set_freq:[34,50,66],tisci_msg_set_freq_req:4,tisci_msg_set_freq_resp:4,tisci_msg_soft_lock_otp_write_glob:76,tisci_msg_soft_lock_otp_write_global_req:14,tisci_msg_soft_lock_otp_write_global_resp:14,tisci_msg_sys_reset_req:6,tisci_msg_sys_reset_resp:6,tisci_msg_value_clock_hw_state_not_readi:4,tisci_msg_value_clock_hw_state_readi:4,tisci_msg_value_clock_sw_state_auto:4,tisci_msg_value_clock_sw_state_req:4,tisci_msg_value_clock_sw_state_unreq:4,tisci_msg_value_device_hw_state_off:5,tisci_msg_value_device_hw_state_on:5,tisci_msg_value_device_hw_state_tran:5,tisci_msg_value_device_sw_state_auto_off:5,tisci_msg_value_device_sw_state_on:5,tisci_msg_value_device_sw_state_retent:5,tisci_msg_value_rm_dst_host_irq_valid:7,tisci_msg_value_rm_dst_id_valid:7,tisci_msg_value_rm_global_event_valid:7,tisci_msg_value_rm_ia_id_valid:7,tisci_msg_value_rm_mon_data0_val_valid:10,tisci_msg_value_rm_mon_data1_val_valid:10,tisci_msg_value_rm_mon_mode_dis:10,tisci_msg_value_rm_mon_mode_push_pop:10,tisci_msg_value_rm_mon_mode_starv:10,tisci_msg_value_rm_mon_mode_threshold:10,tisci_msg_value_rm_mon_mode_valid:10,tisci_msg_value_rm_mon_mode_watermark:10,tisci_msg_value_rm_mon_queue_valid:10,tisci_msg_value_rm_mon_source_valid:10,tisci_msg_value_rm_mon_src_accum_q_s:10,tisci_msg_value_rm_mon_src_elem_cnt:10,tisci_msg_value_rm_mon_src_head_pkt_s:10,tisci_msg_value_rm_ring_addr_hi_valid:10,tisci_msg_value_rm_ring_addr_lo_valid:10,tisci_msg_value_rm_ring_asel_valid:10,tisci_msg_value_rm_ring_count_valid:10,tisci_msg_value_rm_ring_mode_credenti:10,tisci_msg_value_rm_ring_mode_messag:10,tisci_msg_value_rm_ring_mode_qm:10,tisci_msg_value_rm_ring_mode_r:10,tisci_msg_value_rm_ring_mode_valid:10,tisci_msg_value_rm_ring_order_id_valid:10,tisci_msg_value_rm_ring_size_128b:10,tisci_msg_value_rm_ring_size_16b:10,tisci_msg_value_rm_ring_size_256b:10,tisci_msg_value_rm_ring_size_32b:10,tisci_msg_value_rm_ring_size_4b:10,tisci_msg_value_rm_ring_size_64b:10,tisci_msg_value_rm_ring_size_8b:10,tisci_msg_value_rm_ring_size_valid:10,tisci_msg_value_rm_ring_virtid_valid:10,tisci_msg_value_rm_udmap_ch_atype_intermedi:11,tisci_msg_value_rm_udmap_ch_atype_phi:11,tisci_msg_value_rm_udmap_ch_atype_valid:11,tisci_msg_value_rm_udmap_ch_atype_virtu:11,tisci_msg_value_rm_udmap_ch_burst_size_128_byt:11,tisci_msg_value_rm_udmap_ch_burst_size_256_byt:11,tisci_msg_value_rm_udmap_ch_burst_size_64_byt:11,tisci_msg_value_rm_udmap_ch_burst_size_valid:11,tisci_msg_value_rm_udmap_ch_chan_type_valid:11,tisci_msg_value_rm_udmap_ch_cq_qnum_valid:11,tisci_msg_value_rm_udmap_ch_fetch_size_max:11,tisci_msg_value_rm_udmap_ch_fetch_size_valid:11,tisci_msg_value_rm_udmap_ch_order_id_max:11,tisci_msg_value_rm_udmap_ch_order_id_valid:11,tisci_msg_value_rm_udmap_ch_pause_on_err_valid:11,tisci_msg_value_rm_udmap_ch_pause_on_error_dis:11,tisci_msg_value_rm_udmap_ch_pause_on_error_en:11,tisci_msg_value_rm_udmap_ch_priority_max:11,tisci_msg_value_rm_udmap_ch_priority_valid:11,tisci_msg_value_rm_udmap_ch_qos_max:11,tisci_msg_value_rm_udmap_ch_qos_valid:11,tisci_msg_value_rm_udmap_ch_rx_flowid_cnt_valid:11,tisci_msg_value_rm_udmap_ch_rx_flowid_start_valid:11,tisci_msg_value_rm_udmap_ch_rx_ignore_long_valid:11,tisci_msg_value_rm_udmap_ch_rx_ignore_short_valid:11,tisci_msg_value_rm_udmap_ch_sched_prior_high:11,tisci_msg_value_rm_udmap_ch_sched_prior_low:11,tisci_msg_value_rm_udmap_ch_sched_prior_medhigh:11,tisci_msg_value_rm_udmap_ch_sched_prior_medlow:11,tisci_msg_value_rm_udmap_ch_sched_priority_valid:11,tisci_msg_value_rm_udmap_ch_tx_credit_count_valid:11,tisci_msg_value_rm_udmap_ch_tx_fdepth_valid:11,tisci_msg_value_rm_udmap_ch_tx_filt_einfo_valid:11,tisci_msg_value_rm_udmap_ch_tx_filt_pswords_valid:11,tisci_msg_value_rm_udmap_ch_tx_supr_tdpkt_valid:11,tisci_msg_value_rm_udmap_ch_tx_tdtype_valid:11,tisci_msg_value_rm_udmap_ch_type_3p_block_ref:11,tisci_msg_value_rm_udmap_ch_type_3p_block_v:11,tisci_msg_value_rm_udmap_ch_type_3p_dma_ref:11,tisci_msg_value_rm_udmap_ch_type_3p_dma_v:11,tisci_msg_value_rm_udmap_ch_type_packet:11,tisci_msg_value_rm_udmap_ch_type_packet_single_buf:11,tisci_msg_value_rm_udmap_flow_desc_type_valid:11,tisci_msg_value_rm_udmap_flow_dest_qnum_valid:11,tisci_msg_value_rm_udmap_flow_dest_tag_hi_sel_valid:11,tisci_msg_value_rm_udmap_flow_dest_tag_hi_valid:11,tisci_msg_value_rm_udmap_flow_dest_tag_lo_sel_valid:11,tisci_msg_value_rm_udmap_flow_dest_tag_lo_valid:11,tisci_msg_value_rm_udmap_flow_einfo_present_valid:11,tisci_msg_value_rm_udmap_flow_error_handling_valid:11,tisci_msg_value_rm_udmap_flow_fdq0_sz0_qnum_valid:11,tisci_msg_value_rm_udmap_flow_fdq0_sz1_qnum_valid:11,tisci_msg_value_rm_udmap_flow_fdq0_sz2_qnum_valid:11,tisci_msg_value_rm_udmap_flow_fdq0_sz3_qnum_valid:11,tisci_msg_value_rm_udmap_flow_fdq1_qnum_valid:11,tisci_msg_value_rm_udmap_flow_fdq2_qnum_valid:11,tisci_msg_value_rm_udmap_flow_fdq3_qnum_valid:11,tisci_msg_value_rm_udmap_flow_ps_location_valid:11,tisci_msg_value_rm_udmap_flow_psinfo_present_valid:11,tisci_msg_value_rm_udmap_flow_size_thresh0_valid:11,tisci_msg_value_rm_udmap_flow_size_thresh1_valid:11,tisci_msg_value_rm_udmap_flow_size_thresh2_valid:11,tisci_msg_value_rm_udmap_flow_size_thresh_en_valid:11,tisci_msg_value_rm_udmap_flow_sop_offset_valid:11,tisci_msg_value_rm_udmap_flow_src_tag_hi_sel_valid:11,tisci_msg_value_rm_udmap_flow_src_tag_hi_valid:11,tisci_msg_value_rm_udmap_flow_src_tag_lo_sel_valid:11,tisci_msg_value_rm_udmap_flow_src_tag_lo_valid:11,tisci_msg_value_rm_udmap_gcfg_emu_ctrl_valid:11,tisci_msg_value_rm_udmap_gcfg_perf_ctrl_valid:11,tisci_msg_value_rm_udmap_gcfg_psil_to_valid:11,tisci_msg_value_rm_udmap_gcfg_rflowfwstat_valid:11,tisci_msg_value_rm_udmap_rx_ch_packet_except:11,tisci_msg_value_rm_udmap_rx_ch_packet_ignor:11,tisci_msg_value_rm_udmap_rx_flow_desc_host:11,tisci_msg_value_rm_udmap_rx_flow_desc_mono:11,tisci_msg_value_rm_udmap_rx_flow_dest_select_cfg_tag:11,tisci_msg_value_rm_udmap_rx_flow_dest_select_dest_tag_hi:11,tisci_msg_value_rm_udmap_rx_flow_dest_select_dest_tag_lo:11,tisci_msg_value_rm_udmap_rx_flow_dest_select_flow_id:11,tisci_msg_value_rm_udmap_rx_flow_dest_select_non:11,tisci_msg_value_rm_udmap_rx_flow_einfo_not_pres:11,tisci_msg_value_rm_udmap_rx_flow_einfo_pres:11,tisci_msg_value_rm_udmap_rx_flow_err_drop:11,tisci_msg_value_rm_udmap_rx_flow_err_retri:11,tisci_msg_value_rm_udmap_rx_flow_ps_begin_db:11,tisci_msg_value_rm_udmap_rx_flow_ps_end_pd:11,tisci_msg_value_rm_udmap_rx_flow_psinfo_not_pres:11,tisci_msg_value_rm_udmap_rx_flow_psinfo_pres:11,tisci_msg_value_rm_udmap_rx_flow_size_thresh_max:11,tisci_msg_value_rm_udmap_rx_flow_sop_max:11,tisci_msg_value_rm_udmap_rx_flow_src_select_cfg_tag:11,tisci_msg_value_rm_udmap_rx_flow_src_select_flow_id:11,tisci_msg_value_rm_udmap_rx_flow_src_select_non:11,tisci_msg_value_rm_udmap_rx_flow_src_select_src_tag:11,tisci_msg_value_rm_udmap_tx_ch_credit_cnt_max:11,tisci_msg_value_rm_udmap_tx_ch_filt_einfo_dis:11,tisci_msg_value_rm_udmap_tx_ch_filt_einfo_en:11,tisci_msg_value_rm_udmap_tx_ch_filt_pswords_dis:11,tisci_msg_value_rm_udmap_tx_ch_filt_pswords_en:11,tisci_msg_value_rm_udmap_tx_ch_suppress_td_dis:11,tisci_msg_value_rm_udmap_tx_ch_suppress_td_en:11,tisci_msg_value_rm_udmap_tx_ch_tdtype_immedi:11,tisci_msg_value_rm_udmap_tx_ch_tdtype_wait:11,tisci_msg_value_rm_unused_secondary_host:23,tisci_msg_value_rm_vint_status_bit_index_valid:7,tisci_msg_value_rm_vint_valid:7,tisci_msg_version_req:2,tisci_msg_version_resp:2,tisci_msg_write_otp_row:76,tisci_msg_write_otp_row_req:14,tisci_msg_write_otp_row_resp:14,tisci_query_msmc_req:2,tisci_query_msmc_resp:2,tisci_rng_get_random_req:17,tisci_rng_get_random_resp:17,tisci_sec_head:0,todo:77,togeth:11,toler:[4,21],too:[17,74],tool:[23,74],top:[12,24],topic:80,total:[10,12,23,46],trace:[7,21,80],trace_data_vers:27,trace_dst:21,trace_dst_en:21,trace_dst_itm:21,trace_dst_mem:21,trace_dst_uart0:21,trace_src:21,trace_src_bas:21,trace_src_en:21,trace_src_pm:21,trace_src_rm:21,trace_src_sec:21,trace_src_supr:21,trace_src_us:21,track:[0,75],tradit:0,transact:19,transfer:[0,11,15,74],transit:[5,27],translat:[7,74],transmit:[0,9,27,33,49,65],transmitt:0,transport:[1,80],treatment:11,tree:[22,24],tremend:0,tri:12,trigger:[7,33,49,65],tripl:21,trivial:12,trm:[11,12,15,31,47,63],truncat:74,trust:[0,18,19,21,76,77],tune:[22,24],turn:[5,27],tweak:[34,50,66],two:[0,12,19,21,23,75,76,77],tx_atyp:11,tx_burst_siz:11,tx_chan:[30,45,62],tx_chan_typ:11,tx_credit_count:11,tx_echan:[30,45,62],tx_fetch_siz:11,tx_filt_einfo:11,tx_filt_psword:11,tx_hchan:[30,45,62],tx_orderid:11,tx_pause_on_err:11,tx_prioriti:11,tx_qo:11,tx_sched_prior:11,tx_supr_tdpkt:11,tx_tdtype:11,tx_uhchan:62,txcq_qnum:11,type:[0,2,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,21,22,23,24,27,30,37,38,45,53,54,59,62,69,70,74,75,77],typic:[4,5,6,10,12,32,48,64,75],u16:[0,2,7,8,9,10,11,15,20,21,22,23,24],u32:[0,2,4,5,7,8,9,10,11,12,13,14,15,16,17,18,20,21,22,23,24,27,74],u64:[4,18,20],uart0:21,uart:[0,27,75],udma:[33,49,65,74],udma_ch_atyp:27,udma_ch_burst_s:27,udma_ch_cq_qnum:27,udma_ch_fetch_s:27,udma_ch_orderid:27,udma_ch_pause_on_err:27,udma_ch_prior:27,udma_ch_qo:27,udma_ch_sched_prior:27,udma_ch_thread_id:27,udma_ch_typ:27,udma_flow_desc_typ:27,udma_flow_dest_tag_sel:27,udma_flow_rx_dest_qnum:27,udma_flow_rx_einfo_pres:27,udma_flow_rx_error_handl:27,udma_flow_rx_fdq0_sz0_qnum:27,udma_flow_rx_fdq0_sz1_qnum:27,udma_flow_rx_fdq0_sz2_qnum:27,udma_flow_rx_fdq0_sz3_qnum:27,udma_flow_rx_fdq1_qnum:27,udma_flow_rx_fdq2_qnum:27,udma_flow_rx_fdq3_qnum:27,udma_flow_rx_ps_loc:27,udma_flow_rx_psinfo_pres:27,udma_flow_rx_size_thresh_en:27,udma_flow_rx_sop_offset:27,udma_flow_src_tag_sel:27,udma_rx_ch_flow_id_count:27,udma_rx_ch_flow_id_start:27,udma_rx_ch_ignore_long:27,udma_rx_ch_ignore_short:27,udma_tx_ch_credit_count:27,udma_tx_ch_fdepth:27,udma_tx_ch_filt_einfo:27,udma_tx_ch_filt_psword:27,udma_tx_ch_supr_tdpkt:27,udma_tx_ch_tdtyp:27,udma_utc_ctrl:23,udmap0_cfgstrm_tx:[37,53,69],udmap0_rx:[37,53],udmap0_trstrm_tx:[37,53,69],udmap0_tx:[37,53],udmap:[0,3,7,9,10,23,27],udmap_flow_cfg:27,udmap_flow_get_cfg:27,udmap_flow_sz_cfg:27,udmap_flow_sz_get_cfg:27,udmap_gcfg_cfg:[11,27],udmap_gcfg_cfg_respons:11,udmap_gcfg_get_cfg:27,udmap_init:27,udmap_oes_get:27,udmap_oes_set:27,udmap_rx:[37,38,53,54,70],udmap_rx_ch_cfg:27,udmap_rx_ch_get_cfg:27,udmap_rx_ch_set_thrd_id:27,udmap_rx_h:[38,54,70],udmap_rx_uh:70,udmap_tx:[37,38,53,54,70],udmap_tx_ch_cfg:27,udmap_tx_ch_get_cfg:27,udmap_tx_ch_set_thrd_id:27,udmap_tx_ext:[38,54,70],udmap_tx_h:[38,54,70],udmap_tx_uh:70,ufs_intr:65,uid:20,uid_len_word:18,unawar:0,undefin:23,under:[0,23],underli:[4,76],understand:[2,24,75],understood:[34,50,66],uniqu:[18,19,20,21,23,27,31,39,47,55,63,71],unit:[0,11,21],unknown:11,unless:4,unlock:[16,18,19,20],unmap:[7,27],unpair:27,unsign:[21,23,77],unsuccess:[19,74],until:[2,12,16,19,22,23,24,27,76,77,79],unus:[4,8,9,15,23,24,27,74],updat:[23,77],upfront:75,upon:[13,22,23,24,75],upper:[10,13,20,27],upto:12,url:23,usag:[0,15,27,74],usart_irq:[33,49,65],use:[0,2,5,8,9,10,11,12,16,20,21,23,24,27,30,32,33,36,37,38,42,45,48,49,52,53,54,58,62,64,65,68,69,70,73,74,75,76,77],useabl:[32,48],usecas:[2,4,12,20,21,34,50,66,79],used:[0,2,4,5,6,7,8,9,10,11,12,15,18,19,20,21,22,23,24,27,28,32,33,36,37,38,42,43,48,49,52,53,54,58,60,64,65,68,69,70,73,74,75,76,77,79],useful:27,user:[0,4,6,11,12,16,17,20,21,23,27,28,29,31,34,43,44,47,50,60,61,63,66,74,75],uses:[2,7,20],using:[9,11,12,15,16,18,19,21,23,27,74,75,76,77,79],usual:[0,4,22],utc:27,utc_chan_start:11,util:[7,9,27,42,58,73],v3_ca:20,valid:[0,2,4,9,12,16,20,21,27,30,33,36,37,38,45,49,52,53,54,62,65,68,69,70,74,75],valid_param:[7,8,9,10,11,27],valid_param_hi:27,valid_param_lo:27,valu:[0,2,4,6,7,8,9,10,11,12,14,17,19,20,21,23,24,27,30,33,34,36,37,38,42,45,46,49,50,52,53,54,58,62,65,66,68,69,70,73,76,79],vari:[5,12,23,75,76],variabl:23,variant:20,variat:0,variou:[0,4,5,12,19,20,24,27,75,77,79],vector:[12,20,74,77,79],verfic:13,veri:[4,12],verif:13,verifi:[0,9,11,19,20,23,77,79],version:[2,4,20,21,23,24,27,74,77],via:[0,2,4,7,8,9,10,11,12,16,18,19,21,23,24,28,29,43,44,60,61],video:66,view:[4,5],vint:[7,33,49,65],vint_status_bit_index:7,virt:[10,27],virtid:10,virtual:[7,23,27,32,48,64],vision:66,voltag:75,wai:[0,20,27,77],wait:[17,19,27],wake:5,wake_arm:27,wake_handl:27,wakeup:[12,27,42,58,73],wakeupss:21,want:6,warm:[6,76],warn:[0,12],well:[0,4,10,19,21,22,23,24,27,77],were:[13,16],wfe:12,wfi:12,what:[4,7,9,21,23,34,50,66,74,75],whatev:0,when:[0,2,4,5,6,7,8,10,11,12,19,20,21,23,24,27,34,50,66,74,75,77,79],whenev:23,where:[4,7,8,10,11,13,16,19,20,23,31,47,63,74,75,79],whether:[0,8,10,11,20,23],which:[4,5,7,9,10,11,12,13,16,20,21,22,23,24,27,28,32,34,41,43,48,50,57,60,64,66,72,74,75,76],who:[10,11,16,23,24],whole:23,whose:[9,23],wide:[4,6,10,22,24,27],wider:75,width:[9,76],wildcard:24,within:[0,4,5,7,8,9,10,11,12,19,22,23,24,27,30,33,36,38,45,49,52,54,62,65,68,70],without:[0,4],word:[9,11,17,18,19,23,27,74],work:[11,23,76],workaround:[0,10],worst:12,would:[4,12,21,23,28,43,60],wrap:[0,10],write:[2,8,10,11,12,19,24,27,31,41,47,57,63,72],write_host:[24,76],writeback:[21,23],writer:76,written:[9,10,14,19,27,76],www:[20,74],x509:[3,12,18,19,77,79],x509_extens:20,xmit_intr_pend:[33,49,65],xyz:[28,43,60],yes:12,yet:[4,7,16,19,20],you:[0,75],your:[4,5,12],zero:[0,4,7,10,11,12,14,15,19,20,23,74,77,79]},titles:["Brief Introduction to SoC System Control Entity","Chapter 1: Introduction","TISCI General Message API Documentation","Chapter 2: TISCI Message Documentation","TISCI PM Clock API Documentation","TISCI PM Device API Documentation","TISCI PM System Reset API Documentation","Resource Management IRQ TISCI Message Description","Resource Management Proxy TISCI Message Description","Resource Management PSI-L TISCI Message Description","Resource Management Ring Accelerator TISCI Message Description","Resource Management UDMAP TISCI Message Description","Processor Boot Management TISCI Description","Asymmetric Key Services TISCI Description","Extended OTP TISCI Description","Firewall TISCI Description","Runtime Keystore TISCI Description","Random Number Generator API","Runtime Debug TISCI Description","Secure AP Command Interface","Security X509 Certificate Documentation","Board Configuration","Power Management Board Configuration","Resource Management Board Configuration","Security Board Configuration","Chapter 3: Board Configuration","Chapter 4: Interpreting Trace Data","Trace Layer","AM6 Clock Identifiers","AM6 Devices Descriptions","AM65X_SR2 DMA Device Descriptions","AM6 Firewall Descriptions","AM6 Host Descriptions","AM65X_SR2 Interrupt Management Device Descriptions","AM6 PLL Defaults","AM6 Processor Descriptions","AM65X_SR2 Proxy Device Descriptions","AM65X_SR2 PSI-L Device Descriptions","AM65X_SR2 Ring Accelerator Device Descriptions","AM65X_SR2 Board Configuration Resource Assignment Type Descriptions","AM6 Runtime Keystore","AM6 Secure Proxy Descriptions","AM6 Device Group descriptions","AM6 Clock Identifiers","AM6 Devices Descriptions","AM6 DMA Device Descriptions","AM65x Extended OTP Information","AM6 Firewall Descriptions","AM6 Host Descriptions","AM6 Interrupt Management Device Descriptions","AM6 PLL Defaults","AM6 Processor Descriptions","AM6 Proxy Device Descriptions","AM6 PSI-L Device Descriptions","AM6 Ring Accelerator Device Descriptions","AM6 Board Configuration Resource Assignment Type Descriptions","AM6 Runtime Keystore","AM6 Secure Proxy Descriptions","AM6 Device Group descriptions","Chapter 5: SoC Family Specific Documentation","J721E Clock Identifiers","J721E Devices Descriptions","J721E DMA Device Descriptions","J721E Firewall Descriptions","J721E Host Descriptions","J721E Interrupt Management Device Descriptions","J721E PLL Defaults","J721E Processor Descriptions","J721E Proxy Device Descriptions","J721E PSI-L Device Descriptions","J721E Ring Accelerator Device Descriptions","J721E Board Configuration Resource Assignment Type Descriptions","J721E Secure Proxy Descriptions","J721E Device Group descriptions","Asymmetric Key Services on HS Devices","Device Group Primer","Using Extended OTP on HS devices","Signing Board Configuration on HS devices","Chapter 6: Topic User Guides","Signing binaries for Secure Boot on HS Devices","TISCI User Guide"],titleterms:{"default":[34,50,66],"export":16,"function":[0,21],"import":16,"return":74,"static":23,IDs:[27,29,30,32,33,35,36,37,38,42,44,45,48,49,51,52,53,54,58,61,62,64,65,67,68,69,70,73],Used:[4,5],Using:76,With:74,a72ss0:60,a72ss0_core0:60,a72ss0_core1:60,aasrc0:60,abi:21,acceler:[10,23,38,54,70],access:[12,24,42,58,73],action:27,after:23,aggreg:[33,49,65],all:75,alloc:[41,57,72],am65x:[46,59],am65x_sr2:[30,33,36,37,38,39],am6:[28,29,31,32,34,35,40,41,42,43,44,45,47,48,49,50,51,52,53,54,55,56,57,58],api:[2,4,5,6,12,14,15,17,18,21,22,23,24,76],arm:12,armv8:12,arrai:24,assign:[23,39,55,71],asymmetr:[13,74],atl0:60,authent:12,avail:0,background:15,base:[23,31,33,47,49,63,65],baseport:27,bigint:74,binari:79,board0:[28,43,60],board:[20,21,22,23,24,25,39,55,71,77],boardcfg:21,boardcfg_control:21,boardcfg_dbg_cfg:21,boardcfg_dbg_dst_port:21,boardcfg_dbg_src:21,boardcfg_host_hierarchi:24,boardcfg_msmc:21,boardcfg_pm:22,boardcfg_proc:24,boardcfg_rm:23,boardcfg_rm_host_cfg:23,boardcfg_rm_host_cfg_entri:23,boardcfg_rm_resasg:23,boardcfg_rm_resasg_entri:23,boardcfg_secproxi:21,book:12,boot:[12,20,77,79],brief:0,buffer:27,c66ss0_core0:60,c66ss0_introuter0:[60,65],c66ss0_pbist0:60,c66ss1_core0:60,c66ss1_introuter0:[60,65],c66ss1_pbist0:60,c6x:12,c71ss0:60,c71ss0_mma:60,c71x_0_pbist_vd:60,c7x:12,cal0:[28,43],calcul:0,cbass0:[28,43],cbass_debug0:[28,43],cbass_fw0:[28,43],cbass_infra0:[28,43],ccdebugss0:[28,43],certif:[20,77],chang:15,channel:[11,30,31,45,47,62,63],chapter:[1,3,25,26,59,78],check:0,clock:[0,4,28,43,60],cmpevent_intrtr0:[28,33,43,49,60,65],command:19,compat:4,compil:21,compute_cluster0_cfg_wrap:60,compute_cluster0_clec:60,compute_cluster0_core_cor:60,compute_cluster0_ddr32ss_emif0_ew:60,compute_cluster0_debug_wrap:60,compute_cluster0_dmsc_wrap:60,compute_cluster0_en_msmc_domain:60,compute_cluster0_gic500ss:60,compute_cluster0_pbist_wrap:60,compute_cluster_a53_0:[28,43],compute_cluster_a53_1:[28,43],compute_cluster_a53_2:[28,43],compute_cluster_a53_3:[28,43],compute_cluster_cpac0:[28,43],compute_cluster_cpac1:[28,43],compute_cluster_cpac_pbist0:[28,43],compute_cluster_cpac_pbist1:[28,43],compute_cluster_j7es_tb_vdc_main_0:60,compute_cluster_msmc0:[28,43],compute_cluster_pbist0:[28,43],config:[21,22,23,24],configur:[4,5,8,9,10,11,12,15,20,21,22,23,24,25,27,39,55,71,76,77],consol:21,content:16,control:[0,4,5,12],core:[23,77],cpsw0:60,cpt2_aggr0:[28,43,60],cpt2_aggr1:60,cpt2_aggr2:60,cpt2_probe_vbusm_main_cal0_0:[28,43],cpt2_probe_vbusm_main_dss_2:[28,43],cpt2_probe_vbusm_main_navddrhi_5:[28,43],cpt2_probe_vbusm_main_navddrlo_6:[28,43],cpt2_probe_vbusm_main_navsramhi_3:[28,43],cpt2_probe_vbusm_main_navsramlo_4:[28,43],cpt2_probe_vbusm_mcu_export_slv_0:[28,43],cpt2_probe_vbusm_mcu_fss_s0_2:[28,43],cpt2_probe_vbusm_mcu_fss_s1_3:[28,43],cpt2_probe_vbusm_mcu_sram_slv_1:[28,43],csi_psilss0:60,csi_rx_if0:60,csi_rx_if1:60,csi_tx_if0:60,ctrl_mmr0:[28,43],data:[2,4,5,6,9,19,21,22,23,24,26,27,74],dcc0:[28,43,60],dcc10:60,dcc11:60,dcc12:60,dcc1:[28,43,60],dcc2:[28,43,60],dcc3:[28,43,60],dcc4:[28,43,60],dcc5:[28,43,60],dcc6:[28,43,60],dcc7:[28,43,60],dcc8:60,dcc9:60,ddr0:60,ddrss0:[28,43],debug:[18,20,21,27],debugss0:[28,43],debugss_wrap0:[28,43,60],debugsuspendrtr0:[28,43],decoder0:60,decrypt:[13,16,74],definit:[12,75],descript:[7,8,9,10,11,12,13,14,15,16,17,18,29,30,31,32,33,35,36,37,38,39,41,42,44,45,47,48,49,51,52,53,54,55,57,58,61,62,63,64,65,67,68,69,70,71,72,73],design:[21,23],destin:[33,37,49,53,65,69],detail:[21,23],develop:77,devgrp:[42,58,73,75],devic:[0,5,23,28,29,30,33,34,36,37,38,42,43,44,45,49,50,52,53,54,58,60,61,62,65,66,68,69,70,73,74,75,76,77,79],dftss0:[28,43],dma:[23,30,45,62],dmpac0_sde_0:60,dmpac_top_main_0:60,dmsc_wkup_0:60,document:[2,3,4,5,6,20,59],domain:27,dphy_rx0:60,dphy_rx1:60,dphy_tx0:60,dsp:12,dss0:[28,43,60],dss_dsi0:60,dss_edp0:60,dummy_ip_lpsc_debug2dmsc_vd:[28,43],dummy_ip_lpsc_dmsc_vd:[28,43],dummy_ip_lpsc_emif_data_vd:[28,43],dummy_ip_lpsc_main2mcu_vd:[28,43],dummy_ip_lpsc_mcu2main_infra_vd:[28,43],dummy_ip_lpsc_mcu2main_vd:[28,43],dummy_ip_lpsc_mcu2wkup_vd:[28,43],dummy_ip_lpsc_wkup2main_infra_vd:[28,43],dummy_ip_lpsc_wkup2mcu_vd:[28,43],dure:[19,77],ecap0:[28,43,60],ecap1:60,ecap2:60,ecc_aggr0:[28,43],ecc_aggr1:[28,43],ecc_aggr2:[28,43],ecdsa:74,efuse0:[28,43],ehrpwm0:[28,43,60],ehrpwm1:[28,43,60],ehrpwm2:[28,43,60],ehrpwm3:[28,43,60],ehrpwm4:[28,43,60],ehrpwm5:[28,43,60],elig:0,elm0:[28,43,60],emif_data_0_vd:60,enabl:75,encoder0:60,encrypt:[13,16,20,74,77,79],entir:16,entiti:0,entri:24,enumer:[21,24,29,32,35,41,42,44,48,51,57,58,61,64,67,72,73],eqep0:[28,43,60],eqep1:[28,43,60],eqep2:[28,43,60],esm0:[28,43,60],event:[33,49,65],exampl:12,extend:[14,24,46,76],extens:20,failur:74,famili:59,featur:0,field:[8,10,11,20],firewal:[15,18,31,47,63],firmwar:[20,21,22,24,77],flag:[0,12],flow:[11,30,45,62],format:[27,74,77],from:16,fss_mcu_0:[28,60],gener:[0,2,3,12,16,17],get:[12,14,15,17,18,19,23],gic0:[28,43],global:[11,14,33,49,65],goal:21,gpio0:[28,43,60],gpio1:[28,43,60],gpio2:60,gpio3:60,gpio4:60,gpio5:60,gpio6:60,gpio7:60,gpiomux_intrtr0:[28,33,43,49,60,65],gpmc0:[28,43,60],gpu0:[28,43],gpu0_dft_pbist_0:60,gpu0_gpu_0:60,gpu0_gpucore_0:60,group:[23,42,58,73,75],gs80prg_mcu_wrap_wkup_0:[28,43],gs80prg_soc_wrap_wkup_0:[28,43],gtc0:[28,43,60],guid:[78,80],handov:12,hardwar:76,header:[0,21],hierarchi:24,high:23,host:[24,32,48,64],i2c0:[28,43,60],i2c1:[28,43,60],i2c2:[28,43,60],i2c3:[28,43,60],i2c4:60,i2c5:60,i2c6:60,i3c0:60,icemelter_wkup_0:[28,43],identifi:[28,43,60],ids:[31,47,63],imag:[12,20],includ:77,increment:75,index:4,indic:[30,36,38,45,52,54,62,68,70],inform:[15,46,77],init:23,initi:[15,23,75],input:[33,49,65],integr:[0,20],interfac:19,interpret:26,interrupt:[23,33,49,65],introduct:[0,1,4,5,7,8,9,10,11,12,13,16,17,18,19,20,23,29,30,31,32,33,35,36,37,38,39,40,41,42,44,45,46,47,48,49,51,52,53,54,55,56,57,58,61,62,63,64,65,67,68,69,70,71,72,73,74,75],irq:[7,23],j721e:[59,60,61,62,63,64,65,66,67,68,69,70,71,72,73],j7_lascar_gpu_wrap_main_0:60,jtag:19,k3_arm_atb_funnel_3_32_mcu_0:[28,43],k3_c66_corepac_main_0:60,k3_c66_corepac_main_1:60,k3_led_main_0:[28,43],keep:12,kei:[13,16,74],keystor:[16,40,56],larg:4,layer:27,led0:60,level:23,list:[24,28,31,43,47,60,63],load:20,locat:27,lock:14,macro:[4,5],magic:21,main2mcu_lvl_intrtr0:[28,33,43,49,60,65],main2mcu_pls_intrtr0:[28,33,43,49,60,65],main2wkupmcu_vd:60,main:[42,58,73],main_sec_proxy0:[41,57],manag:[0,3,7,8,9,10,11,12,22,23,27,33,49,65],mcan0:60,mcan10:60,mcan11:60,mcan12:60,mcan13:60,mcan1:60,mcan2:60,mcan3:60,mcan4:60,mcan5:60,mcan6:60,mcan7:60,mcan8:60,mcan9:60,mcasp0:[28,43,60],mcasp10:60,mcasp11:60,mcasp1:[28,43,60],mcasp2:[28,43,60],mcasp3:60,mcasp4:60,mcasp5:60,mcasp6:60,mcasp7:60,mcasp8:60,mcasp9:60,mcspi0:[28,43,60],mcspi1:[28,43,60],mcspi2:[28,43,60],mcspi3:[28,43,60],mcspi4:[28,43,60],mcspi5:60,mcspi6:60,mcspi7:60,mcu_adc0:[28,43,60],mcu_adc1:[28,43,60],mcu_armss0:[28,43],mcu_armss0_cpu0:[28,43],mcu_armss0_cpu1:[28,43],mcu_cbass0:[28,43],mcu_cbass_debug0:[28,43],mcu_cbass_fw0:[28,43],mcu_cpsw0:[28,43,60],mcu_cpt2_aggr0:[28,43,60],mcu_ctrl_mmr0:[28,43],mcu_dcc0:[28,43,60],mcu_dcc1:[28,43,60],mcu_dcc2:[28,43,60],mcu_debugss0:[28,43],mcu_ecc_aggr0:[28,43],mcu_ecc_aggr1:[28,43],mcu_efuse0:[28,43],mcu_esm0:[28,43,60],mcu_fss0_fsas_0:[28,43,60],mcu_fss0_hyperbus0:[28,43],mcu_fss0_hyperbus1p0_0:60,mcu_fss0_ospi_0:[28,43,60],mcu_fss0_ospi_1:[28,43,60],mcu_i2c0:[28,43,60],mcu_i2c1:60,mcu_i3c0:60,mcu_i3c1:60,mcu_mcan0:[28,43,60],mcu_mcan1:[28,43,60],mcu_mcspi0:[28,43,60],mcu_mcspi1:[28,43,60],mcu_mcspi2:[28,43,60],mcu_msram0:[28,43],mcu_navss0:[28,43],mcu_navss0_intaggr_0:[60,65],mcu_navss0_intr_aggr_0:[28,33,43,49],mcu_navss0_intr_router_0:[28,33,43,49,60,65],mcu_navss0_mcrc0:[28,43],mcu_navss0_mcrc_0:60,mcu_navss0_modss:60,mcu_navss0_proxy0:[28,43],mcu_navss0_proxy_0:60,mcu_navss0_ringacc0:[28,43],mcu_navss0_ringacc_0:60,mcu_navss0_sec_proxy_0:72,mcu_navss0_udmap0:[28,43],mcu_navss0_udmap_0:60,mcu_navss0_udmass:60,mcu_pbist0:[28,43,60],mcu_pbist1:60,mcu_pdma0:[28,43],mcu_pdma1:[28,43],mcu_pll_mmr0:[28,43],mcu_psram0:[28,43],mcu_r5fss0_core0:60,mcu_r5fss0_core1:60,mcu_rom0:[28,43],mcu_rti0:[28,43,60],mcu_rti1:[28,43,60],mcu_sa2_ul0:60,mcu_sec_mmr0:[28,43],mcu_sec_proxy0:[41,57],mcu_timer0:[28,43,60],mcu_timer1:[28,43,60],mcu_timer2:[28,43,60],mcu_timer3:[28,43,60],mcu_timer4:60,mcu_timer5:60,mcu_timer6:60,mcu_timer7:60,mcu_timer8:60,mcu_timer9:60,mcu_uart0:[28,43,60],mcu_wakeup:[42,58,73],memori:27,messag:[0,2,3,4,5,6,7,8,9,10,11,13,14,15,16,17,18,21,22,23,24,77],mlb0:60,mmcsd0:[28,43,60],mmcsd1:[28,43,60],mmcsd2:60,mmr:14,model:75,monitor:10,msmc:2,mx_efuse_main_chain_main_0:[28,43],mx_efuse_mcu_chain_mcu_0:[28,43],mx_wakeup_reset_sync_wkup_0:[28,43],navss0:[28,43],navss0_cpts0:[28,43],navss0_cpts_0:60,navss0_dti_0:60,navss0_intr_router_0:[28,33,43,49,60,65],navss0_mailbox0_cluster0:[28,43],navss0_mailbox0_cluster10:[28,43],navss0_mailbox0_cluster11:[28,43],navss0_mailbox0_cluster1:[28,43],navss0_mailbox0_cluster2:[28,43],navss0_mailbox0_cluster3:[28,43],navss0_mailbox0_cluster4:[28,43],navss0_mailbox0_cluster5:[28,43],navss0_mailbox0_cluster6:[28,43],navss0_mailbox0_cluster7:[28,43],navss0_mailbox0_cluster8:[28,43],navss0_mailbox0_cluster9:[28,43],navss0_mailbox_0:60,navss0_mailbox_10:60,navss0_mailbox_11:60,navss0_mailbox_1:60,navss0_mailbox_2:60,navss0_mailbox_3:60,navss0_mailbox_4:60,navss0_mailbox_5:60,navss0_mailbox_6:60,navss0_mailbox_7:60,navss0_mailbox_8:60,navss0_mailbox_9:60,navss0_mcrc0:[28,43],navss0_mcrc_0:60,navss0_modss:60,navss0_modss_inta0:[28,33,43,49],navss0_modss_inta1:[28,33,43,49],navss0_modss_intaggr_0:[60,65],navss0_modss_intaggr_1:[60,65],navss0_proxy0:[28,43],navss0_proxy_0:60,navss0_pvu0:[28,43],navss0_pvu1:[28,43],navss0_ringacc0:[28,43],navss0_ringacc_0:60,navss0_sec_proxy_0:72,navss0_spinlock_0:60,navss0_tbu_0:60,navss0_tcu_0:60,navss0_timer_mgr0:[28,43],navss0_timer_mgr1:[28,43],navss0_timermgr_0:60,navss0_timermgr_1:60,navss0_udmap0:[28,43],navss0_udmap_0:60,navss0_udmass:60,navss0_udmass_inta0:[28,33,43,49],navss0_udmass_intaggr_0:[60,65],navss0_virtss:60,navss512l_main_0:60,navss_mcu_j7_mcu_0:60,non:0,number:[17,21],object:[2,4,5,6],oldi_tx_core_main_0:[28,43],open:[18,19],optim:77,option:27,osal:23,otp:[14,24,46,76],outer:77,output:[33,49,65],overview:27,owner:15,pair:9,paramet:[7,8,9,10,11,46],part:23,path:0,payload:77,pbist0:[28,43,60],pbist10:60,pbist1:[28,43,60],pbist2:60,pbist3:60,pbist4:60,pbist5:60,pbist6:60,pbist7:60,pbist9:60,pcie0:[28,43,60],pcie1:[28,43,60],pcie2:60,pcie3:60,pdma0:[28,43],pdma1:[28,43],pdma_debug0:[28,43],per:[41,57,72],perform:13,pll:[34,50,66],pll_mmr0:[28,43],pllctrl0:[28,43],popul:20,power:[0,3,22,27],pre:23,previous:16,primer:75,primit:[13,74],priv:[31,47,63],procedu:77,procedur:[10,77],process:23,processor:[12,24,35,51,67],program:76,protocol:[0,19],proxi:[8,23,36,37,41,52,53,57,68,69,72],pru_icssg0:[28,43,60],pru_icssg1:[28,43,60],pru_icssg2:[28,43],psc0:[28,43,60],psi:[9,37,53,69],psil:23,psramecc0:[28,43],pulsar_sl_main_0:60,pulsar_sl_main_1:60,pulsar_sl_mcu_0:60,queri:2,r5fss0_core0:60,r5fss0_core1:60,r5fss0_introuter0:[60,65],r5fss1_core0:60,r5fss1_core1:60,r5fss1_introuter0:[60,65],random:17,rang:23,read:[9,14,76],receiv:[11,19,23],refer:[20,74],region:[15,31,47,63],regist:9,releas:[7,12],request:[0,8,10,11,12],reset:[6,10],resourc:[0,3,7,8,9,10,11,23,27,39,55,71],respons:[0,7,8,10,11],revis:[20,21],ring:[10,23,38,54,70],rng:16,rout:7,router:[33,49,65],row:[14,24],rsa:[13,74],rsadp:[13,74],rsaep:[13,74],rsasp1:[13,74],rsavp1:[13,74],rti0:[28,43,60],rti15:60,rti16:60,rti1:[28,43,60],rti24:60,rti25:60,rti28:60,rti29:60,rti2:[28,43],rti30:60,rti31:60,rti3:[28,43],runtim:[16,18,40,56],sa2_ul0:[28,43,60],sampl:20,sci:23,secur:[0,3,19,20,24,27,41,57,72,77,79],sequenc:12,serdes0:[28,43],serdes1:[28,43],serdes_10g0:60,serdes_16g0:60,serdes_16g1:60,serdes_16g2:60,serdes_16g3:60,servic:[13,74],set:[7,12,15],sign:[13,74,77,79],signatur:[13,74],size:[11,40,56],soc:[0,18,28,43,59,60],soft:14,softwar:20,sourc:[33,37,49,53,65,69],specif:[12,59],sr1:59,sr2:59,statu:[12,14],stm0:[28,43,60],structur:[2,4,5,6,9,21,22,23,24],sub:27,substructur:[21,24],subsystem:23,symmetr:16,system:[0,6,20,21,22,24,77],templat:20,thi:[4,5],thread:[9,37,41,53,57,69,72],threshold:11,through:0,time:[21,77],timeout:19,timer0:[28,43,60],timer10:[28,43,60],timer11:[28,43,60],timer12:60,timer13:60,timer14:60,timer15:60,timer16:60,timer17:60,timer18:60,timer19:60,timer1:[28,43,60],timer2:[28,43,60],timer3:[28,43,60],timer4:[28,43,60],timer5:[28,43,60],timer6:[28,43,60],timer7:[28,43,60],timer8:[28,43,60],timer9:[28,43,60],timesync_intrtr0:[28,33,43,49,60,65],tisci:[0,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,21,22,23,24,77,80],tisci_msg_board_config:2,tisci_msg_board_config_pm:2,tisci_msg_board_config_rm:2,tisci_msg_board_config_secur:2,tisci_msg_boot_notif:2,tisci_msg_change_fwl_own:15,tisci_msg_get_clock:4,tisci_msg_get_clock_par:4,tisci_msg_get_devic:5,tisci_msg_get_freq:4,tisci_msg_get_fwl_region:15,tisci_msg_get_num_clock_par:4,tisci_msg_get_otp_row_lock_statu:14,tisci_msg_get_random:17,tisci_msg_get_soc_uid:18,tisci_msg_keystore_export_al:16,tisci_msg_keystore_gen_skey_from_rng:16,tisci_msg_keystore_import_al:16,tisci_msg_keystore_writ:16,tisci_msg_lock_otp_row:14,tisci_msg_open_debug_fwl:18,tisci_msg_proc_auth_boot:12,tisci_msg_proc_get_statu:12,tisci_msg_proc_handov:12,tisci_msg_proc_releas:12,tisci_msg_proc_request:12,tisci_msg_proc_set_config:12,tisci_msg_proc_set_control:12,tisci_msg_proc_wait_statu:12,tisci_msg_query_freq:4,tisci_msg_query_msmc:2,tisci_msg_read_otp_mmr:14,tisci_msg_rm_irq_releas:7,tisci_msg_rm_irq_set:7,tisci_msg_rm_proxy_cfg:8,tisci_msg_rm_psil_pair:9,tisci_msg_rm_psil_read:9,tisci_msg_rm_psil_unpair:9,tisci_msg_rm_psil_writ:9,tisci_msg_rm_ring_cfg:10,tisci_msg_rm_ring_mon_cfg:10,tisci_msg_rm_udmap_flow_cfg:11,tisci_msg_rm_udmap_flow_size_thresh_cfg:11,tisci_msg_rm_udmap_gcfg_cfg:11,tisci_msg_rm_udmap_rx_ch_cfg:11,tisci_msg_rm_udmap_tx_ch_cfg:11,tisci_msg_sa2ul_pka_ecdsa_sign:13,tisci_msg_sa2ul_pka_ecdsa_verifi:13,tisci_msg_sa2ul_pka_rsa_decrypt_prim:13,tisci_msg_sa2ul_pka_rsa_encrypt_prim:13,tisci_msg_sa2ul_pka_rsa_sign_prim:13,tisci_msg_sa2ul_pka_rsa_verify_prim:13,tisci_msg_set_clock:4,tisci_msg_set_clock_par:4,tisci_msg_set_devic:5,tisci_msg_set_device_reset:5,tisci_msg_set_freq:4,tisci_msg_set_fwl_region:15,tisci_msg_soft_lock_otp_write_glob:14,tisci_msg_sys_reset:6,tisci_msg_vers:2,tisci_msg_write_otp_row:14,topic:78,trace:[26,27],transfer:19,transmit:[11,19],transport:0,type:[39,55,71],uart0:[28,43,60],uart1:[28,43,60],uart2:[28,43,60],uart3:60,uart4:60,uart5:60,uart6:60,uart7:60,uart8:60,uart9:60,udmap:11,ufs0:60,uid:[18,19],unencrypt:79,unpair:9,usag:[2,4,5,6,7,8,9,10,11,12,13,14,16,21,22,23,24,75],usb0:60,usb1:60,usb3ss0:[28,43],usb3ss1:[28,43],user:[78,80],valid:[7,8,10,11,23],valu:75,vdc_data_vbusm_32b_ref_mcu2wkup:[28,43],vdc_data_vbusm_32b_ref_wkup2mcu:[28,43],vdc_data_vbusm_64b_ref_main2mcu:[28,43],vdc_data_vbusm_64b_ref_mcu2main:[28,43],vdc_dmsc_dbg_vbusp_32b_ref_dbg2dmsc:[28,43],vdc_infra_vbusp_32b_ref_mcu2main_infra:[28,43],vdc_infra_vbusp_32b_ref_wkup2main_infra:[28,43],vdc_mcu_dbg_vbusp_32b_ref_dbgmain2mcu:[28,43],vdc_nav_psil_128b_ref_main2mcu:[28,43],vdc_soc_fw_vbusp_32b_ref_fwmcu2main:[28,43],vdc_soc_fw_vbusp_32b_ref_fwwkup2mcu:[28,43],verif:74,verifi:[13,74],virtual:[33,49,65],vpac_top_main_0:60,vpfe0:60,wait:12,wise:[28,43,60],wkup_cbass0:[28,43],wkup_cbass_fw0:[28,43],wkup_ctrl_mmr0:[28,43],wkup_ddpa0:60,wkup_dmsc0:[28,43],wkup_dmsc0_cortex_m3_0:[28,43],wkup_ecc_aggr0:[28,43],wkup_esm0:[28,43,60],wkup_gpio0:[28,43,60],wkup_gpio1:60,wkup_gpiomux_intrtr0:[28,33,43,49,60,65],wkup_i2c0:[28,43,60],wkup_pllctrl0:[28,43],wkup_porz_sync0:60,wkup_psc0:[28,43,60],wkup_uart0:[28,43,60],wkup_vtm0:[28,43,60],wkupmcu2main_vd:60,write:[9,14,16,76],x509:20}})