#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_0000027fa07b9350 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000027fa079ee80 .scope module, "tb" "tb" 3 49;
 .timescale -12 -12;
L_0000027fa07bda10 .functor NOT 1, L_0000027fa0813a10, C4<0>, C4<0>, C4<0>;
L_0000027fa07bdc40 .functor XOR 2, L_0000027fa0813f10, L_0000027fa0814050, C4<00>, C4<00>;
L_0000027fa07bcdd0 .functor XOR 2, L_0000027fa07bdc40, L_0000027fa0813790, C4<00>, C4<00>;
v0000027fa08122c0_0 .net *"_ivl_10", 1 0, L_0000027fa0813790;  1 drivers
v0000027fa08110a0_0 .net *"_ivl_12", 1 0, L_0000027fa07bcdd0;  1 drivers
v0000027fa0811140_0 .net *"_ivl_2", 1 0, L_0000027fa0812b10;  1 drivers
v0000027fa0812360_0 .net *"_ivl_4", 1 0, L_0000027fa0813f10;  1 drivers
v0000027fa0812540_0 .net *"_ivl_6", 1 0, L_0000027fa0814050;  1 drivers
v0000027fa08106a0_0 .net *"_ivl_8", 1 0, L_0000027fa07bdc40;  1 drivers
v0000027fa0810740_0 .var "clk", 0 0;
v0000027fa0810b00_0 .net "p1a", 0 0, v0000027fa0811460_0;  1 drivers
v0000027fa0811500_0 .net "p1b", 0 0, v0000027fa0810f60_0;  1 drivers
v0000027fa08107e0_0 .net "p1c", 0 0, v0000027fa0812040_0;  1 drivers
v0000027fa0810880_0 .net "p1d", 0 0, v0000027fa0811640_0;  1 drivers
v0000027fa0810920_0 .net "p1e", 0 0, v0000027fa08116e0_0;  1 drivers
v0000027fa0814410_0 .net "p1f", 0 0, v0000027fa0811aa0_0;  1 drivers
v0000027fa0812c50_0 .net "p1y_dut", 0 0, L_0000027fa07bd8c0;  1 drivers
v0000027fa08131f0_0 .net "p1y_ref", 0 0, L_0000027fa07bd230;  1 drivers
v0000027fa08129d0_0 .net "p2a", 0 0, v0000027fa0810ba0_0;  1 drivers
v0000027fa0813650_0 .net "p2b", 0 0, v0000027fa0811780_0;  1 drivers
v0000027fa0813ab0_0 .net "p2c", 0 0, v0000027fa0811b40_0;  1 drivers
v0000027fa08135b0_0 .net "p2d", 0 0, v0000027fa0811be0_0;  1 drivers
v0000027fa0813fb0_0 .net "p2y_dut", 0 0, L_0000027fa07bd620;  1 drivers
v0000027fa0812bb0_0 .net "p2y_ref", 0 0, L_0000027fa07bd150;  1 drivers
v0000027fa0814190_0 .var/2u "stats1", 223 0;
v0000027fa0812930_0 .var/2u "strobe", 0 0;
v0000027fa0813bf0_0 .net "tb_match", 0 0, L_0000027fa0813a10;  1 drivers
v0000027fa08142d0_0 .net "tb_mismatch", 0 0, L_0000027fa07bda10;  1 drivers
v0000027fa0812a70_0 .net "wavedrom_enable", 0 0, v0000027fa0811280_0;  1 drivers
v0000027fa0812ed0_0 .net "wavedrom_title", 511 0, v0000027fa0810d80_0;  1 drivers
L_0000027fa0812b10 .concat [ 1 1 0 0], L_0000027fa07bd150, L_0000027fa07bd230;
L_0000027fa0813f10 .concat [ 1 1 0 0], L_0000027fa07bd150, L_0000027fa07bd230;
L_0000027fa0814050 .concat [ 1 1 0 0], L_0000027fa07bd620, L_0000027fa07bd8c0;
L_0000027fa0813790 .concat [ 1 1 0 0], L_0000027fa07bd150, L_0000027fa07bd230;
L_0000027fa0813a10 .cmp/eeq 2, L_0000027fa0812b10, L_0000027fa07bcdd0;
S_0000027fa079f010 .scope module, "good1" "RefModule" 3 110, 4 2 0, S_0000027fa079ee80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "p1a";
    .port_info 1 /INPUT 1 "p1b";
    .port_info 2 /INPUT 1 "p1c";
    .port_info 3 /INPUT 1 "p1d";
    .port_info 4 /INPUT 1 "p1e";
    .port_info 5 /INPUT 1 "p1f";
    .port_info 6 /OUTPUT 1 "p1y";
    .port_info 7 /INPUT 1 "p2a";
    .port_info 8 /INPUT 1 "p2b";
    .port_info 9 /INPUT 1 "p2c";
    .port_info 10 /INPUT 1 "p2d";
    .port_info 11 /OUTPUT 1 "p2y";
L_0000027fa07bd230 .functor OR 1, L_0000027fa0813970, L_0000027fa08126b0, C4<0>, C4<0>;
L_0000027fa07bd150 .functor OR 1, L_0000027fa08138d0, L_0000027fa0813e70, C4<0>, C4<0>;
v0000027fa0792090_0 .net *"_ivl_0", 2 0, L_0000027fa08136f0;  1 drivers
v0000027fa0791ff0_0 .net *"_ivl_10", 1 0, L_0000027fa08140f0;  1 drivers
v0000027fa0791cd0_0 .net *"_ivl_13", 0 0, L_0000027fa08138d0;  1 drivers
v0000027fa0792130_0 .net *"_ivl_14", 1 0, L_0000027fa0812cf0;  1 drivers
v0000027fa0792310_0 .net *"_ivl_17", 0 0, L_0000027fa0813e70;  1 drivers
v0000027fa07924f0_0 .net *"_ivl_3", 0 0, L_0000027fa0813970;  1 drivers
v0000027fa07923b0_0 .net *"_ivl_4", 2 0, L_0000027fa0812f70;  1 drivers
v0000027fa0791d70_0 .net *"_ivl_7", 0 0, L_0000027fa08126b0;  1 drivers
v0000027fa0792b30_0 .net "p1a", 0 0, v0000027fa0811460_0;  alias, 1 drivers
v0000027fa0792770_0 .net "p1b", 0 0, v0000027fa0810f60_0;  alias, 1 drivers
v0000027fa0791e10_0 .net "p1c", 0 0, v0000027fa0812040_0;  alias, 1 drivers
v0000027fa0791eb0_0 .net "p1d", 0 0, v0000027fa0811640_0;  alias, 1 drivers
v0000027fa0792810_0 .net "p1e", 0 0, v0000027fa08116e0_0;  alias, 1 drivers
v0000027fa0792450_0 .net "p1f", 0 0, v0000027fa0811aa0_0;  alias, 1 drivers
v0000027fa07928b0_0 .net "p1y", 0 0, L_0000027fa07bd230;  alias, 1 drivers
v0000027fa0811f00_0 .net "p2a", 0 0, v0000027fa0810ba0_0;  alias, 1 drivers
v0000027fa0812220_0 .net "p2b", 0 0, v0000027fa0811780_0;  alias, 1 drivers
v0000027fa08120e0_0 .net "p2c", 0 0, v0000027fa0811b40_0;  alias, 1 drivers
v0000027fa0811dc0_0 .net "p2d", 0 0, v0000027fa0811be0_0;  alias, 1 drivers
v0000027fa08124a0_0 .net "p2y", 0 0, L_0000027fa07bd150;  alias, 1 drivers
L_0000027fa08136f0 .concat [ 1 1 1 0], v0000027fa0812040_0, v0000027fa0810f60_0, v0000027fa0811460_0;
L_0000027fa0813970 .reduce/and L_0000027fa08136f0;
L_0000027fa0812f70 .concat [ 1 1 1 0], v0000027fa0811aa0_0, v0000027fa08116e0_0, v0000027fa0811640_0;
L_0000027fa08126b0 .reduce/and L_0000027fa0812f70;
L_0000027fa08140f0 .concat [ 1 1 0 0], v0000027fa0811780_0, v0000027fa0810ba0_0;
L_0000027fa08138d0 .reduce/and L_0000027fa08140f0;
L_0000027fa0812cf0 .concat [ 1 1 0 0], v0000027fa0811be0_0, v0000027fa0811b40_0;
L_0000027fa0813e70 .reduce/and L_0000027fa0812cf0;
S_0000027fa079f1a0 .scope module, "stim1" "stimulus_gen" 3 97, 3 6 0, S_0000027fa079ee80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "p1a";
    .port_info 2 /OUTPUT 1 "p1b";
    .port_info 3 /OUTPUT 1 "p1c";
    .port_info 4 /OUTPUT 1 "p1d";
    .port_info 5 /OUTPUT 1 "p1e";
    .port_info 6 /OUTPUT 1 "p1f";
    .port_info 7 /OUTPUT 1 "p2a";
    .port_info 8 /OUTPUT 1 "p2b";
    .port_info 9 /OUTPUT 1 "p2c";
    .port_info 10 /OUTPUT 1 "p2d";
    .port_info 11 /OUTPUT 512 "wavedrom_title";
    .port_info 12 /OUTPUT 1 "wavedrom_enable";
v0000027fa08115a0_0 .net "clk", 0 0, v0000027fa0810740_0;  1 drivers
v0000027fa0811460_0 .var "p1a", 0 0;
v0000027fa0810f60_0 .var "p1b", 0 0;
v0000027fa0812040_0 .var "p1c", 0 0;
v0000027fa0811640_0 .var "p1d", 0 0;
v0000027fa08116e0_0 .var "p1e", 0 0;
v0000027fa0811aa0_0 .var "p1f", 0 0;
v0000027fa0810ba0_0 .var "p2a", 0 0;
v0000027fa0811780_0 .var "p2b", 0 0;
v0000027fa0811b40_0 .var "p2c", 0 0;
v0000027fa0811be0_0 .var "p2d", 0 0;
v0000027fa0811280_0 .var "wavedrom_enable", 0 0;
v0000027fa0810d80_0 .var "wavedrom_title", 511 0;
S_0000027fa07ad640 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 28, 3 28 0, S_0000027fa079f1a0;
 .timescale -12 -12;
v0000027fa0811fa0_0 .var/2s "count", 31 0;
E_0000027fa07ba210/0 .event negedge, v0000027fa08115a0_0;
E_0000027fa07ba210/1 .event posedge, v0000027fa08115a0_0;
E_0000027fa07ba210 .event/or E_0000027fa07ba210/0, E_0000027fa07ba210/1;
E_0000027fa07bab90 .event posedge, v0000027fa08115a0_0;
S_0000027fa07ad7d0 .scope task, "wavedrom_start" "wavedrom_start" 3 19, 3 19 0, S_0000027fa079f1a0;
 .timescale -12 -12;
v0000027fa0811820_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0000027fa07ad960 .scope task, "wavedrom_stop" "wavedrom_stop" 3 22, 3 22 0, S_0000027fa079f1a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0000027fa0762f30 .scope module, "top_module1" "TopModule" 3 124, 5 3 0, S_0000027fa079ee80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p1a";
    .port_info 1 /INPUT 1 "p1b";
    .port_info 2 /INPUT 1 "p1c";
    .port_info 3 /INPUT 1 "p1d";
    .port_info 4 /INPUT 1 "p1e";
    .port_info 5 /INPUT 1 "p1f";
    .port_info 6 /OUTPUT 1 "p1y";
    .port_info 7 /INPUT 1 "p2a";
    .port_info 8 /INPUT 1 "p2b";
    .port_info 9 /INPUT 1 "p2c";
    .port_info 10 /INPUT 1 "p2d";
    .port_info 11 /OUTPUT 1 "p2y";
L_0000027fa07bce40 .functor AND 1, v0000027fa0811460_0, v0000027fa0810f60_0, C4<1>, C4<1>;
L_0000027fa07bd3f0 .functor AND 1, L_0000027fa07bce40, v0000027fa0812040_0, C4<1>, C4<1>;
L_0000027fa07bd070 .functor AND 1, v0000027fa0811640_0, v0000027fa08116e0_0, C4<1>, C4<1>;
L_0000027fa07bd5b0 .functor AND 1, L_0000027fa07bd070, v0000027fa0811aa0_0, C4<1>, C4<1>;
L_0000027fa07bd8c0 .functor OR 1, L_0000027fa07bd3f0, L_0000027fa07bd5b0, C4<0>, C4<0>;
L_0000027fa07bd1c0 .functor AND 1, v0000027fa0810ba0_0, v0000027fa0811780_0, C4<1>, C4<1>;
L_0000027fa07bd460 .functor AND 1, v0000027fa0811b40_0, v0000027fa0811be0_0, C4<1>, C4<1>;
L_0000027fa07bd620 .functor OR 1, L_0000027fa07bd1c0, L_0000027fa07bd460, C4<0>, C4<0>;
v0000027fa0810e20_0 .net *"_ivl_0", 0 0, L_0000027fa07bce40;  1 drivers
v0000027fa0810ce0_0 .net *"_ivl_4", 0 0, L_0000027fa07bd070;  1 drivers
v0000027fa08118c0_0 .net "and1_out", 0 0, L_0000027fa07bd3f0;  1 drivers
v0000027fa0811960_0 .net "and2_out", 0 0, L_0000027fa07bd5b0;  1 drivers
v0000027fa0811320_0 .net "and3_out", 0 0, L_0000027fa07bd1c0;  1 drivers
v0000027fa08113c0_0 .net "and4_out", 0 0, L_0000027fa07bd460;  1 drivers
v0000027fa0811c80_0 .net "p1a", 0 0, v0000027fa0811460_0;  alias, 1 drivers
v0000027fa08109c0_0 .net "p1b", 0 0, v0000027fa0810f60_0;  alias, 1 drivers
v0000027fa0811a00_0 .net "p1c", 0 0, v0000027fa0812040_0;  alias, 1 drivers
v0000027fa08111e0_0 .net "p1d", 0 0, v0000027fa0811640_0;  alias, 1 drivers
v0000027fa0812400_0 .net "p1e", 0 0, v0000027fa08116e0_0;  alias, 1 drivers
v0000027fa0810a60_0 .net "p1f", 0 0, v0000027fa0811aa0_0;  alias, 1 drivers
v0000027fa0811d20_0 .net "p1y", 0 0, L_0000027fa07bd8c0;  alias, 1 drivers
v0000027fa0810c40_0 .net "p2a", 0 0, v0000027fa0810ba0_0;  alias, 1 drivers
v0000027fa0811e60_0 .net "p2b", 0 0, v0000027fa0811780_0;  alias, 1 drivers
v0000027fa0811000_0 .net "p2c", 0 0, v0000027fa0811b40_0;  alias, 1 drivers
v0000027fa0812180_0 .net "p2d", 0 0, v0000027fa0811be0_0;  alias, 1 drivers
v0000027fa0810ec0_0 .net "p2y", 0 0, L_0000027fa07bd620;  alias, 1 drivers
S_0000027fa07632a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 140, 3 140 0, S_0000027fa079ee80;
 .timescale -12 -12;
E_0000027fa07baa50 .event edge, v0000027fa0812930_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0000027fa0812930_0;
    %nor/r;
    %assign/vec4 v0000027fa0812930_0, 0;
    %wait E_0000027fa07baa50;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0000027fa079f1a0;
T_3 ;
    %fork t_1, S_0000027fa07ad640;
    %jmp t_0;
    .scope S_0000027fa07ad640;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027fa0811fa0_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %split/vec4 1;
    %assign/vec4 v0000027fa0811aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027fa08116e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027fa0811640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027fa0812040_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027fa0810f60_0, 0;
    %assign/vec4 v0000027fa0811460_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000027fa0811be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027fa0811b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027fa0811780_0, 0;
    %assign/vec4 v0000027fa0810ba0_0, 0;
    %pushi/vec4 20, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000027fa07bab90;
    %load/vec4 v0000027fa0811fa0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0000027fa0811fa0_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0000027fa0811aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027fa08116e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027fa0811640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027fa0812040_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027fa0810f60_0, 0;
    %assign/vec4 v0000027fa0811460_0, 0;
    %load/vec4 v0000027fa0811fa0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0000027fa0811be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027fa0811b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027fa0811780_0, 0;
    %assign/vec4 v0000027fa0810ba0_0, 0;
    %load/vec4 v0000027fa0811fa0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0000027fa0811fa0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0000027fa07ad960;
    %join;
    %pushi/vec4 400, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000027fa07ba210;
    %vpi_func 3 41 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 1;
    %assign/vec4 v0000027fa0811be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027fa0811b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027fa0811780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027fa0810ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027fa0811640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027fa0812040_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027fa0810f60_0, 0;
    %assign/vec4 v0000027fa0811460_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 44 "$finish" {0 0 0};
    %end;
    .scope S_0000027fa079f1a0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0000027fa079ee80;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027fa0810740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027fa0812930_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0000027fa079ee80;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0000027fa0810740_0;
    %inv;
    %store/vec4 v0000027fa0810740_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0000027fa079ee80;
T_6 ;
    %vpi_call/w 3 89 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 90 "$dumpvars", 32'sb00000000000000000000000000000001, v0000027fa08115a0_0, v0000027fa08142d0_0, v0000027fa0810b00_0, v0000027fa0811500_0, v0000027fa08107e0_0, v0000027fa0810880_0, v0000027fa0810920_0, v0000027fa0814410_0, v0000027fa08129d0_0, v0000027fa0813650_0, v0000027fa0813ab0_0, v0000027fa08135b0_0, v0000027fa08131f0_0, v0000027fa0812c50_0, v0000027fa0812bb0_0, v0000027fa0813fb0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000027fa079ee80;
T_7 ;
    %load/vec4 v0000027fa0814190_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %vpi_call/w 3 149 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "p1y", &PV<v0000027fa0814190_0, 128, 32>, &PV<v0000027fa0814190_0, 96, 32> {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 150 "$display", "Hint: Output '%s' has no mismatches.", "p1y" {0 0 0};
T_7.1 ;
    %load/vec4 v0000027fa0814190_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_call/w 3 151 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "p2y", &PV<v0000027fa0814190_0, 64, 32>, &PV<v0000027fa0814190_0, 32, 32> {0 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 152 "$display", "Hint: Output '%s' has no mismatches.", "p2y" {0 0 0};
T_7.3 ;
    %vpi_call/w 3 154 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v0000027fa0814190_0, 192, 32>, &PV<v0000027fa0814190_0, 0, 32> {0 0 0};
    %vpi_call/w 3 155 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 156 "$display", "Mismatches: %1d in %1d samples", &PV<v0000027fa0814190_0, 192, 32>, &PV<v0000027fa0814190_0, 0, 32> {0 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0000027fa079ee80;
T_8 ;
    %wait E_0000027fa07ba210;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000027fa0814190_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000027fa0814190_0, 4, 32;
    %load/vec4 v0000027fa0813bf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0000027fa0814190_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 167 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000027fa0814190_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000027fa0814190_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000027fa0814190_0, 4, 32;
T_8.0 ;
    %load/vec4 v0000027fa08131f0_0;
    %load/vec4 v0000027fa08131f0_0;
    %load/vec4 v0000027fa0812c50_0;
    %xor;
    %load/vec4 v0000027fa08131f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0000027fa0814190_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 171 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000027fa0814190_0, 4, 32;
T_8.6 ;
    %load/vec4 v0000027fa0814190_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000027fa0814190_0, 4, 32;
T_8.4 ;
    %load/vec4 v0000027fa0812bb0_0;
    %load/vec4 v0000027fa0812bb0_0;
    %load/vec4 v0000027fa0813fb0_0;
    %xor;
    %load/vec4 v0000027fa0812bb0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0000027fa0814190_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 174 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000027fa0814190_0, 4, 32;
T_8.10 ;
    %load/vec4 v0000027fa0814190_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000027fa0814190_0, 4, 32;
T_8.8 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000027fa079ee80;
T_9 ;
    %delay 1000000, 0;
    %vpi_call/w 3 182 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 183 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob081_7458_test.sv";
    "dataset_code-complete-iccad2023/Prob081_7458_ref.sv";
    "results\phi4_14b_0shot_temp0.0\Prob081_7458/Prob081_7458_sample01.sv";
