.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001110000000000000
000010010000000000
000000000000000000
000100000000000000
000000000000110010
000000000000010000
000000000000000000
000011110000000001
000000000000000010
000000000000000000

.io_tile 3 0
000000000000000010
000100000000000000
000010000000000000
000011110000000001
000000000000000010
000000000000110000
001100000000000000
000000000000000000
000010000000000000
000110110000000000
000000000000100010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 4 0
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001011000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000111000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001100000000000000
000000000000010000
000000000000000000
000100000000000000
000000000000000010
000000000000010000
000001111000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 7 0
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000111000000100
000000001000000100
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000011010000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000010000000000010
000001010000000000

.io_tile 10 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001110000000000000
000001110000000000
000000000000000000
000100000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000010000000000010
000001110000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000111100000000001100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000111000000000101100000000000001000000000
000000001100000000100000000000101100000000000000000000
000000000000000000000111100001000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000011100101000000000000001000000000
000000000000000000000100000000100000000000000000000000
000000000000000111100000000011100001000000001000000000
000000000000000000100000000000101100000000000000000000
000000000000000000000010000111100000000000001000000000
000000001110000001000000000000100000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000100000000000000010101000000000000001000000000
000000000000000000000011110000000000000000000000001000
000000000000000000000000010001000000000000001000000000
000000000000001111000010100000100000000000000000000000
000000000000001000000000000101100000000000001000000000
000000000000001111000000000000000000000000000000000000
000000001000001000000000000000000001000000001000000000
000000000000001111000011110000001011000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000001000000000000000000000
000010000000000000000000000000000000000000001000000000
000001000000000000000000000000001111000000000000000000
000000000000000000000000001111101000000001010000000000
000000000000000001000010001001100000000011110000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000

.ramb_tile 3 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000001000
101000000000000001100000000111000000000000001000000000
100000000000000000000000000000100000000000000000000000
000000000000000000000110000000001000001100111100000011
000000000000000000000000000000001101110011000001000001
000000000000000000000110000101001000001100111100000011
000000000000000000000000000000100000110011000000000101
000000000000000000000000010111101000001100111100000111
000000000000000000000010000000000000110011000001000001
000000000000000111000000000000001001001100111100000101
000000000000001001000000000000001000110011000001000001
000000000000000000000011100111101000001100111100000001
000000000000000000000000000000100000110011000001000101
110000000000001000000000010101101000001100111110000001
010000000000000001000010000000100000110011000001000001

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000101000001001100110100000000
100000000000000000000000000000001101110011000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101001101000010000000000000
000000000000000000000000001011011101000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001101100110000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000001111011101000010000000000000
000000000000000101000000001111001100000000000000000000
010000000000000000000110101000000000010110100100000000
000000000000000000000000001011000000101001010000000000

.logic_tile 6 1
000000000000000101100000000000000001000000001000000000
000000001100000000000000000000001011000000000000001000
101000000000000000000110000000000000000000001000000000
100000000000000000000000000000001000000000000000000000
000000000000000000000110000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000001100000000000110100101001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000010111101000001100111100000000
000000000000000000000010000000100000110011000000000001
010000000000001001100000010000001001001100111100000000
000000000000000001000010000000001001110011000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000011000111000011100000000001000000001000000000
000000000010000000100100000000001101000000000000001000
000000000000001001100000010000000001000000001000000000
000000000000000111000011100000001011000000000000000000
000000000000000111100011100001000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000111000111011010000011111000000000
000000000000000000000111110000111001000011110000000100
000001000001000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000101001011000011111000000100
000000000000000111000010000000011000000011110000000000
000000000000000000000110000001000001000000001000000000
000000001000000000000000000000101000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000101001000000000000000000

.ramt_tile 3 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000111001000001100111110000001
000000000000000000000000000000000000110011000001010001
101000000000000000000000000000001000001100110110000001
100000000000000000000000000000001100110011000001000101
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
101000000000000001100000001011101110000010000000000000
100000000000000111000010100011011111000000000000000000
010000000000000000000010101000011111001000010000000000
010000000000000000000000001011001000000100100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000100
000000000000000000000000000001000000000010000000000000
000010100000011101100000010001101110101000000000000000
000000000000000101000010000000100000101000000000000000
000000000000000001100110110001111111100000000000000000
000000000000000000000010101101011110000000000000000000
000000000000001101000000001001111100111111110010000000
000000000000000001000010100111010000111100000000000000

.logic_tile 6 2
000000000000001000000000010000001000001100111100000000
000000000000000001000010000000001000110011000000010000
101000000000001000000000000111001000001100111100000000
100000000000000001000000000000000000110011000000000000
000000000000000000000110000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000001000000000000000000000101001000001100111100000000
000010100000000000000000000000100000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000001100000010000001001001100111100000000
000000000000000000000010000000001100110011000000000000
000000000000000001100000000000001001001100111100000000
000000000000000000000000000000001101110011000000000000
010001000000000000000110000111101000001100111100000000
000000100000000000000000000000100000110011000000000000

.logic_tile 7 2
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000000000000000000000000001000000000
000000000000000000000010010000001100000000000000001000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000110000111100000000000001000000000
000000000000000000000100000000000000000000000000000000
000000000000000001100000000101000000000000001000000000
000000000000000000100000000000100000000000000000000000
000000000000000000000000010000000000000000001000000000
000000000000001111000011000000001001000000000000000000
000000000000001001000000000101100001000000001000000000
000000000000001011000000000000001100000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000001011100000010111100001000000001000000000
000000000000000011000011010000001111000000000000000000

.logic_tile 2 3
000000000001010111100000010111100001000000001000000000
000000000000000000100011110000001010000000000000010000
000000000000011000000111110000011110000011111000000000
000000000000100111000111110000001100000011110010000000
000001000000000000000011100101001000000100000000100000
000000000000000001000110111101001100001100000000000000
000000000000000011100000010000000000000000000000000000
000000000000000000100011100000000000000000000000000000
000010100000000001100000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000001101111001000000000000000000
000000000000000000000000001001111000000000100000000000
000000000000001011000000000001011100001000000000000000
000000000000001011000000001101111000000000000000100000

.ramb_tile 3 3
010000100000000000000000000000000000000000
001001010000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000100000000000000000000000000000000000
001001000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000001100010100001000000000000001000000000
000000000000000000000111100000100000000000000000001000
000000000000000001100000010000001010000011111000000000
000000000000000111000011010000011000000011110000000000
000000000000000000000011110101011100000011111000000000
000000000000000111000010000000100000000011110000000000
000000000000001000000010000111011000000011111000000000
000000000000000011000000000000110000000011110000000000
000000000000000000000000010111101010000011111000000000
000000000000000000000011010000000000000011110000000000
000000000000000001000110000001101001000011111000000000
000000000000001001000000000000011000000011110000000000
000000000000000000000110000111111010000011111000000000
000000000000000000000000000000101101000011110000000000
000000000000001000000000010011111011000011111000000000
000000000000000001000010000000011101000011110000000000

.logic_tile 5 3
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000100000000000111000001100000000000001000000000
000000000000001001000000000000001110000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000001000100000000000000000000001000111100001000000001
000000000000000000000000000000000000111100000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 6 3
000000000000000001100110010000001000001100111100000000
000000000000000000000010000000001100110011000000010000
101000000000000000000010100000001000001100111100000000
100000000000000000000000000000001000110011000000000000
000000000000000101000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100110100000000
000000000000000000000010101001000000110011000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000111101101100000000000000000
000000000000000000000000000001001011000000000000000000
000000000000000000000000000001101000000000000000000000
000000000000000000000000000101111001010000000000000000
010000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 3
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000000001100000000101000000000000001000000000
001000000000000000100000000000001100000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000011101001001010100000000000000
001000000000000111000011111111101110001000000000000000
000000000000010000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000000100000001000000000000000000000000000000000000000
001000000000000011000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000001000111100000000000000000000000000000
001000000000000000000100000000000000000000000000000000

.logic_tile 2 4
010000100000001000000011110000000000000000000000000000
001000000000001111000010100000000000000000000000000000
000000000000001111100010001001011001100000000010100000
000000000000001111000110100111011010000000000001000010
000000000000000111100000000001111111000010000000000000
001000000000000111100000000001001011000000000000000000
000000000000001111000111101001011110001001010000000000
001000000000000001000000001001111010100001010010000010
000000000000000000000000001001011001000000000000000000
001000000000000000000000000001101011010000000000000000
000010100000000111000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000000000000000000000010000001011101001000000000000
001000000000000000000010001001001111010110000010100010
000000001000000000000110000101101011110110100000000000
001000000110001111000000001111001100110100010000000000

.ramt_tile 3 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 4
010000000000000001100000010101001100000011111000000000
001000000000000000000011010000001110000011110000010000
101000000000001000000000000011101000000011111000000000
100000000000001111000000000000011000000011110000000000
000000000000001000000000000000001000111100001000000000
001000001110000001000000000000000000111100000000000000
000000001110001000000000001000000000010110100000000000
001000000000000001000000000101000000101001010000000000
000010100000000001000000000000000000000000100110000110
001000000000000000000000000000001111000000000001100001
000000001100000000000000000000000000000000000000000000
001000000000000101000000000000000000000000000000000000
000000100000000001000110000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000

.logic_tile 5 4
010000000000000011100111000101100001000000001000000000
001000001110000000100100000000101101000000000000001000
000001000000101000000000000101011010000011111000000000
000000000000000001000000000000011010000011110000000000
000000000000001001100110010101001110000011111000000000
001000000000001011000011010000111101000011110000000000
000000000100000001100110010101001110000011111000000000
001000000000000000000011000000111000000011110000000000
000000000000000000000000010001011111000011111000000000
001000000000000000000010000000101000000011110000000000
000000000000000000000000010101111110000011111000000000
001000000000000000000010100000000000000011110000000000
000000000000000101000110110000001000111100001000000000
001000000000000000000010100000000000111100000000000000
000001000000001101100000011000001110001100110000000000
001000000000000101000010101111000000110011000000000000

.logic_tile 6 4
010010100000000101000010100101100000000000001000000000
001001000000010000100111110000100000000000000000001000
101000000000000000000000000000000000000000001000000000
100000000000000000000000000000001000000000000000000000
010000000000000000000000000000001001001100111000000000
011000000000000000000000000000001101110011000000000000
000000000000000000000000010000001000001100111000000000
001000000000000000000010000000001001110011000000000000
000000000000000000000000000111101000001100111000000000
001000000000000000000000000000000000110011000000000000
000000001110001000000000000000001000111100001000000000
001000000000000011000010110000000000111100000000000000
000001000000000000000000000101100000010110100110000000
001010000000000000000000000000100000010110100100000010
110000000100000000000000000000000000000000000000000000
011000000000001101000000000000000000000000000000000000

.logic_tile 7 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 4
010000000000000001100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000001111000100000000
100000000000000000000000000000001000001111000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000

.ramt_tile 10 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
000000000100000000
000100000100000000
100000000100000000
000000000100000001
000000000100000000
000000000100000000
001000000100000000
000000000100000000
100000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 5
010000000000000000000010010111100000000000001000000000
001000000000000000000110000000100000000000000000001000
000000000000000111000000010101011111000011111000100001
000000000100000000100010000000001000000011110000000000
000000000000000001100010000000011010000011111000100001
001000000000100001000000000000001001000011110000000000
000000000000000111000000000101000001000000001000000000
001000000000001001100000000000101000000000000000000000
000000000000000000000000000111101000000011111000000000
001000000000000000000000000000010000000011110000000010
000000000000000000000110000101100000000000001000000000
001000000000000000000010010000001111000000000000000000
000000000000000000000000010001101011000011111000000000
001000000000000000000011110000001001000011110000100000
000000000000001001000000000101111101000011111000000000
001000001010000001100010100000011101000011110000100000

.logic_tile 2 5
010010100000000111100111010101100000000000001000000000
001000000000000000100010100000100000000000000000001000
000000000000000000000110110101000000000000001000000000
000000000000000000000010100000000000000000000000000000
000000000001000101100000000000000000000000001000000000
001000000000100000000000000000001001000000000000000000
000000000000001101000111000000000000000000001000000000
001000000000000101100010110000001001000000000000000000
000000000001010011100000000101100000000000001000000000
001000000000000000100000000000000000000000000000000000
000000000100000000000000000101100000000000001000000000
001000000000000000000000000000101100000000000000000000
000000000000000000000000000001000001000000001000000000
001000000000000000000000000000001001000000000000000000
000000000000000000000110000111111011000011111000000000
001000000000000000000000000000101001000011110010000010

.ramb_tile 3 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 5
010000000000000001100000000000000001000000001000000000
001000000000000000000000000000001111000000000000001000
000000000000000000000000010000011100000011111000000000
000000000000000000000010010000011000000011110000000000
000000000000000000000110000011100000000000001000000000
001000000000000000000010100000000000000000000000000000
000000000000000111100000000101011100000011111000000000
001000000000000000000010110000100000000011110000000000
000000000000001000000000001111101001110100000000000000
001000000000001101000000001111101100111100000010000000
000000000000001101100000010000000000000000000000000000
001000000000000101000010100000000000000000000000000000
000000000000000000000000001000011101010000000000000000
001000001000000000000000001011001010100000000010000000
000000000000000000000110110001101101000100000000000000
001000000000000000000010001101101011000000000000100000

.logic_tile 5 5
010000000000000000000110010000000001000000001000000000
001000000000000000000110010000001001000000000000001000
101000000000001000000000010011011000001100111000000000
100000000000001001000010010000111100110011000000000000
010000000000000000000110110111001001001100111000000000
111000000010000000000110000000101101110011000000000000
000000001110011111000010100111001000001100111000000000
001000000001010001100000000000101111110011000000000000
000000000000000101100110011101101001100010110100000000
001000000000000000000010100011001000111000100110000000
000000000001000000000000010011100000000110000100000000
001000000000000101000010001001001101101111010100000000
000000000000000001100110110101011110110001010100000000
001000000000000000000010100000101001110001010100100000
010000000000000000000000001101101110000010100100000000
111000000000000101000000000111100000010111110100000000

.logic_tile 6 5
010000000000000000000000000101100000000000001000000000
001000000000000000000000000000100000000000000000001000
101010100000001111100110110000011010000011111000000000
100000000000000111100010100000011100000011110001000000
000000000000000000000110010101000001000010101010100000
001000000000000000000010000000101001000001010000100100
000000000000000101100110100101011010000011111010000000
001000000000001101000010100000101011000011110000000000
000000000000001001100000000001100000000000001000000000
001000000000000111000000000000000000000000000000000000
000000000000001000000000001011101001110100000000000000
001000000000000111000000000001001001111100000000000000
000000000000000000000000000101111111101101010001000100
001000000000000000000000000011011111101001010000000000
010000000000000000000110011000000000000000000100000000
011000000000000000000010101111000000000010000100000000

.logic_tile 7 5
010000000000101001100000000000000000000000000000000000
001000000001011111000011110000000000000000000000000000
101001000000001101000000000111111111000010000000000000
100000000000000111100000001011101110000000000000000000
010000000000000000000110000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000011001011100100000000000000000
001000000000000000000010000001001000000000000000000000
000000000000000000000110100000011011001000010000000000
001000000000000000000000001101011000000100100000100000
000000000000000000000000001001101010111111110000000000
001000000000001001000000001101010000111100000010000000
000000000000000000000000000000000001000000100100000000
001000000000000000000000000000001000000000000000000000
000000000000001101100110100000000000000000000000000000
001000000000000101000000000000000000000000000000000000

.logic_tile 8 5
010000000000000000000000000000000000000000001000000000
001000000000000000000000000000001010000000000000001000
101000000000000000000110000000000000000000001000000000
100000000000000000000000000000001110000000000000000000
000000000000000001100000010101001000001100111100000000
001000000000000000100010000000100000110011000000000000
000000000000001001100000000000001000001100111100000000
001000000000000001000000000000001101110011000000000000
000000000000000000000110000101101000001100111100000000
001000000000000000000000000000000000110011000000000000
000000000000000000000000000101101000001100111100000000
001000000000000000000000000000000000110011000000000000
000000000000001000000000000111101000001100111100000000
001000000000000101000000000000100000110011000000000000
010000000000000000000000010000001001001100111100000000
101000000000000000000010000000001001110011000000000000

.logic_tile 9 5
010000000000000000000000010101000000001100110100000000
001000000000000000000010100000001010110011000000000000
101000001110000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
001000000000010001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000001000000000000000000000000000000000000000000
000000000000000000000111000011001010000000000000000000
001000000000000000000000000101101001000001000001000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000

.ramb_tile 10 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000100100000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000000000010000111001011000011111000100000
000000000000000000000100000000001111000011110000010010
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000001000001001011100000000000000
000000000000001001000000000111001101101100000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000010000011001111000000000000000000
000000000000000000000010001001111111000100000000000000
000000000000001000000010100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000001100111100000000000000000000000000000
000000000000000000000110010000000000000000000000000000

.logic_tile 2 6
000000000000001111000000000101011110000011111000000001
000000000000000001100000000000011000000011110010010000
101000000000000000000010000101100000000000001000000000
100000000000001111000100000000101110000000000000000000
010000000000001000000111100000001000111100001000000000
110000000000000101000000000000000000111100000000000001
000000000000001000000111000000000000000000000000000000
000000000000001011000100000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000001101010111000100000101
000000000000000000000000000001011010101011000100000000
000000000100000000000000000001100000010110100000000100
000000000000000001000000000000100000010110100000000010
010000001010000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000

.ramt_tile 3 6
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000111010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000000000000000000111100001000000001000000000
000000000000000000000000000000101011000000000000001000
101000000000001000000000000001101110000011111000000000
100000000000000111000000000000001100000011110000000000
000000000000000000000000010101001111000011111000000000
000000000000000000000010000000111101000011110000000000
000010000000001001100111000011001110000011111000000000
000000000000000001000100000000011101000011110000000000
000000000000001001100110010101111110000011111000000000
000000000000001011000011100000001101000011110000000000
000000000000000000000000000101111110000011111000000000
000000000000001111000010000000000000000011110000000000
000000000000000101100110110000001000111100001000000000
000000000000001001000010100000000000111100000000000000
110000000000001101100000000000000000000000000100000000
010000000000000101000010100111000000000010000100000000

.logic_tile 5 6
000000000000000000000000010101100000000000001000000000
000000000000000000000010010000100000000000000000001000
000000000000000000000000000101011000001100111000000000
000000000000000000000010110000010000110011000000000000
000000000000000101000000000000001000001100111000000000
000000000000000000100000000000001100110011000001000000
000000000000010000000000000000001001001100111000000000
000000000000101101000010110000001100110011000000000000
000000000000001000000000000101101000001100111000000000
000000000000000111000000000000000000110011000000000000
000000000000010111100000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000001001000000000010000000000000
000000100000000000000000000000000000000000100000000000
000001000000000000000000000000001110000000000001000000

.logic_tile 6 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000100000000100000000000000000000000000000000000
000000001100000101000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000001000011010000100000000000000
000000000000000000000000000101001010001000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 6
000000000000000000000010100000000000000000000000000000
000000000000000000000110110000000000000000000000000000
101000000000001000000000010000000000000000000000000000
100000000000000001000010010000000000000000000000000000
000000000000000101000000011011101101000000000000000000
000000000000000000100010001001001111000100000000000000
000000000000000000000000010101001001000010000000000000
000000000000000000000010001001011011000000000000000100
000000000000000101100110110111001101000010000000000000
000000000000000000000010101011011100000000000000000000
000000000000001101100000000001100000101001010000000000
000000000000000101000000001101000000000000000000000000
000000000000001000000000000000011010000011110100000000
000000000000000101000000000000010000000011110000000000
110000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 6
000000000000000000000000000101001000001100111100000000
000000000000000000000000000000000000110011000000010000
101000000000001001100000000111001000001100111100000000
100000000000000001000000000000000000110011000000000000
000000000000001000000110000111001000001100111100000000
000000000000000001000000000000100000110011000000000000
000000000000000000000000010101001000001100111100000000
000000000000000000000010000000100000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000110000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000001100000010101101000001100111100000000
000000000000000000000010000000100000110011000000000000
010000000000000000000000000000001001001100111100000000
100000000000000000000000000000001101110011000000000000

.logic_tile 9 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 6
000000000000000000
000000000000000000
000000000000000000
100000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000001100011100111101100000100000000000000
000000000000000000000000001011011111001011000000000000
000000000000000000000000000011001111000001000000100000
000000000000000000000000001011111110000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000001000000010110000000000000000000000000000
000000000000000001000010100000000000000000000000000000
000000000000001000000110001011100000010110100000000000
000000000000000101000000001011000000000000000000000100
000000000000000000000110101001001000000000010000000000
000000000000000000000000000011011100000001110000000000
000000000000000000000000000011001111000010110000000000
000000001110000101000000001011111110000011000000000000

.logic_tile 2 7
000000000000000000000000010000000000000000001000000000
000000001000000000000010000000001011000000000000001000
101010100000000000000110000001100000000000001000000000
100001000000001101000000000000000000000000000000000000
110000100000000000000010100000001000001100111110100000
110000000000000000000100000000001001110011000000100101
000000000000001101000000010000001000001100111110100000
000000000000000001100010000000001101110011000010000101
000000000000000000000110000101101000001100111100000111
000000000000000000000000000000000000110011000010100001
000000000000010000000000000111101000001100111111000001
000000000000100000000000000000000000110011000000100000
000000000000000000000010000101101000001100111100000001
000001000000000000000000000000100000110011000010000101
010000000000000001100000000000001001001100111100000000
110000000000000000000000000000001001110011000010100100

.ramb_tile 3 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001101000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010001101000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000010000000000001101111111111100100010000000
000000000000100000000010011101011010111100000000000001
101000000000000111000000010001100000000000000000000000
100000000000001001000010110111101011100000010001100000
010000000000000001100010011111011000000000000000000000
010000000000000000100010000011101011010000000000000000
000000000000000001000010111101000001000110000110000000
000000000000001101100010011111001101011111100100000001
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001001000000110010000000000000000000000000000
000000001110100111000010100000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000010000000000000000000000000000000
010000000000000000000000001011100000001100110000000000
010000000000000000000010101101101100110011000000000000

.logic_tile 5 7
000000000000001000000010100000000001000000001000000000
000000000000000111000000000000001001000000000000001000
101000000000000001100000010011101010000011111000000000
100000000000000101000010000000011100000011110000000100
110010000000000000000110100111001001001100111000000000
010001000000000000000000000000001100110011000001000000
000000000100000000000000000011101001001100111000000000
000000000010000000000010110000001110110011000000000000
000000000000000001100000010101101001100010110110000000
000000000000000000000011100001101000110100010110000100
000000000000000000000000000001100000010110100000000000
000000000000000001000000000000100000010110100000000000
000000000000001000000110000001100000000000000100000000
000000000000001011000000000000000000000001000111000000
110000000000000001000000000000001111010011100110000100
110001000000001111100000001001011011100011010100000000

.logic_tile 6 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000001000000000000111000000000000000100000000
100000000000001111000000000000000000000001000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000011111111000010000000000000
000000000000000000000000000011101110000000000000000000
010000000000001101100000000000000000000000000000000000
010000000000000101000000000000000000000000000000000000

.logic_tile 7 7
000000000000000000000000010101100000000000001000000000
000000000000000000000010000000100000000000000000001000
101000000000001000000000000000011000001100111100000000
100000000000000001000010100000011100110011000000000000
000000000000000000000110000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000110000101001000001100111100000000
000000000000000000000010100000100000110011000000000000
000000000000000001100000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000010111101000001100111100000000
000000000000000000000010000000000000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001101110011000000000000
110000000000000001100000000101101000001100111100000000
000000000000000000000000000000100000110011000000000000

.logic_tile 8 7
000000000000001001100000000000001000001100111100000000
000000000000000001000000000000001000110011000000010000
101000000000000000000000000000001000001100111100000000
100000000000000000000000000000001000110011000000000010
000000000000000000000110000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000101001000001100110100000000
000000000000000000000010100000100000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010111011010100000000000000000
000000000000000000000010001101111000000000000000100000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 9 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.ramb_tile 10 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
001100000000000000
000000000000000000
000000000000000000
000000000000000000
010000000000000000
000000000000000000
000000000000000000
000011010000000001
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000001000000110011001111100001000000000000000
000000000000000001000010010001111011000000000000000000
000000000000011011100011101101001110000000000000000000
000000000000101001000010100111111011000000100010000000
000000000000000001100110011001011000101010000000000000
000000000000000000000110011001101000101001000000000000
000000000000001000000000001101011101011101000000000000
000000000000001001000000001001001010011110100000000000
000000000000000000000000001000011101001011100000000000
000000000000000000000000000001011111000111010000000000
000000000001001000000110000001001111010000000000000000
000000000000100001000000000000111110010000000000000000
000000000000000000000110100000000001010000100000000000
000000000000000000000000001101001111100000010000000010
000000000000001000000110101111001000101000000000000000
000000000000000101000000000111110000000000000000000000

.logic_tile 2 8
000000000001000000000000010111001000001100111100100001
000000000000000000000011010000000000110011000001010000
101000100000010000000000000111001000001100110110000101
100001000000100101000000000000000000110011000000000100
010000000000000000000110000000000000000000000000000000
010000000000000000000010100000000000000000000000000000
000000000000000101000010100000000001000000100110000000
000000000000000111000010100000001010000000000000100110
000000000000000000000000001000000000001100110100000101
000000000000000000000000000011001011110011000000100001
000010000000001000000000001101111001000000000000000000
000000000000000001000000001111001110000000100000000000
000000000000001001100000000101101111000000000000000000
000000000000000001000000000111101011000010000000000000
110000100000000001100000010011101010000010000000000000
110001000000001001000010000000011011000010000000000101

.ramt_tile 3 8
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000001000
101000000000001001100110010000000001000000001000000000
100000000000001001000110010000001010000000000000000000
000000000000000000000010100001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000001111100000000000000001000000001000000000
000000000000001111000000000000001110000000000000000000
000000000000011000000000001101101000011100000000000000
000000000000101101000000001011001011111100000000000000
000000000000000000000000011000001100001100110110000001
000000000000000000000010000001000000110011000000100100
000000000000000000000000001001100001001001000000000000
000000000000000000000000001001101000000000000000000000
010000000000001000000000001001101010000010100000000000
110000000000000101000000000101110000000000000000000000

.logic_tile 5 8
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000001000
101000000000000101000110100101000000000000001000000000
100000000000001001000010110000001101000000000000000000
000000000000000001000000000011000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000001100010100101100001000000001000000000
000000000000000101000000000000101100000000000000000000
000000000000000111100110000111111010000011111000000000
000000001100000000000100000000000000000011110000000000
000000000000000001000110001101101001000011110000000000
000000000000000000000000001001101010000001110000000000
000000000000000000000000001011100001010000100000000000
000000000000000000000000000101101001000000000001000000
010000000000001000000000000000011000000100000100000000
010000000000100001000000000000010000000000000100000000

.logic_tile 6 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000011101111110000000000000000000
000000000000000000000010001111111110100000000000000000
000000000000001001100000010000000000000000000000000000
000000000000000001000010010000000000000000000000000000
000000000000000000000000001101000000101001010000000000
000000000000000000000000000101100000000000000000000000
000000000000000000000010101111011110000010000000000000
000000000000000000000010000111101111000000000000000000
000000000000000101100110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001101100110111001111101100000000000000100
000000000000000101000010101011111010000000000000000000

.logic_tile 7 8
000000000000000000000000010111001000001100111100000000
000000000000000000000010000000000000110011000000010000
101000000001010001100000000101001000001100111100000000
100000000000000000000000000000000000110011000000000000
000000000000000001100000000000001000001100111100000000
000000001010000000000000000000001001110011000000000000
000000000000000000000110000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000000000110000000001001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000001000000000010000001001001100111100000000
000000000000000001000010000000001000110011000000000000
000000000000001000000000000000001001001100111100000000
000000000000000001000000000000001101110011000000000000
110000000000000000000000000101101000001100111100000000
000000000000000000000000000000100000110011000000000000

.logic_tile 8 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 9
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000

.logic_tile 1 9
000000000000000011100110000101101001100010100000000000
000000000000001101000110101011011100000000000000000000
000000000000000111000110000011111010101000000000000000
000000000000000000000110101101100000010110100000000000
000000000000000000000000011111101111010111100000000000
000000000000000000000011000101001101010111010000000000
000000000000001101000110000011101101000010000000000000
000000000000001001000000000111101111000000000000000000
000000000000001000000110011001101111010111100000000000
000000000000000001000011011011101010111111010000000000
000000000000000000000000000111011011010010100000000000
000000000000000001000010001011011000100010010000000000
000000001100000001100000000001011000101000010010000000
000000000000000001000000000001001001111100110000000000
000000000000001000000000010011011000101000010000000000
000000000000000101000010100111111011100000010000000000

.logic_tile 2 9
000000000000000101000010111101111000000000010000000000
000000000000100111000010101011111110010000000010000000
000000000000000111100111011111111010010110110000000000
000000000000000101000011010001001000010001110000000000
000000000000000101000110011111111100010100100000000000
000000000000000000100010101101011010101000000010000000
000000000000001001000111111001111100000011110000000000
000000000000000101100111001111100000000001010000000000
000000000000000000000011101001011101000001000000000000
000000000000000000000000001001101000000000000000000000
000000000000001001000110010001001010111001100000000000
000000000000000001000010011101011101110110100000000000
000000000000000001100000000011101001000110100000000000
000000000000000000000000000000011000000110100000000000
000000000000000001000111011001011110010100000000000000
000000000000001101000110000101111101011000000000000000

.ramb_tile 3 9
000001000000000000000000000000000000000000
000010110000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001110000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001110000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000001111100110000000011100000011000000000000
000000000000001111100000000000011000000011000000000000
101000001010001111100000011101011000011111110000000000
100000000000000001000010001101101110101001010010000010
000000000000000000000111110000000000000000000000000000
000000000000000001000111110000000000000000000000000000
000000000000001000000111111000000000001001000000000000
000000000000001111000111010001001010000110000000000000
000000000000001000000000001101101011000000110000000000
000000000000000001000000001111011001000000000000000000
000000000001010000000010010011111100001101010110000000
000000000000101111000010111111011000001111110000000000
000000000000000000000000000001011111000100100000000000
000000000000001111000010000011111011000000000000000000
110000000000000111100111000000000000000000000000000000
110000000000000000100010000000000000000000000000000000

.logic_tile 5 9
000000000000000000000010101001001010101011110010000000
000000000000000000000100001001100000111101010000000000
101001000000000000000000010000000000000000000000000000
100000000000000000000010000000000000000000000000000000
010000000000000000000110001111101111000010000000000000
110000001000000111000000000111001111000000000000000000
000000000000000000000000000000000001000000100000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000101000000000000000000000001000000000000
000000000000001101100110100001100000000000000000000000
000000000000000101000000000101101001110000110000000000

.logic_tile 6 9
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000001000
101000000000000000000110000000000001000000001000000000
100000000000000000000000000000001101000000000000000000
000000000000000000000000010101001000001100111100000000
000000000000000000000010000000100000110011000000000000
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000001000000010100111101000001100111100000000
000000000000000001000100000000000000110011000000000000
000000000000000000000110000111101000001100111100000000
000000000000000000000000000000100000110011000000000000
110000000000000001100111010000001001001100111100000000
100000000000000000000010000000001001110011000000000000

.logic_tile 7 9
000000000000000000000000000101001000001100111100000000
000000000000000000000000000000000000110011000000010000
101000000000000000000000000111001000001100111100000000
100000000000000000000000000000000000110011000000000000
000000000000001000000110000111001000001100111100000000
000000000000000001000000000000100000110011000000000000
000000000000000000000000000101001000001100110100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000000000000000000101001110100000000000000000
000000000000000000000000001111101010000000000000000000

.logic_tile 8 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 9
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 9
000000000000000000
000000000000000000
000001010000000000
000000001000000000
000000000000001100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
000000000000000101000000001011001111001110000000000000
000000000000000111000000001011101001000111000000000000
000000000000000000000111110101011101000000000000000000
000000000000000000000010000111111110000010000000000000
000000000000000000000010001001011111101001010000000000
000000000000001101000000000111011011010110000000000000
000000000000000001000011101101111011000000010000000000
000000000000000101000010001001101100000000000000000000
000000000001000001100110000111011100010110100000000000
000000000000000000000000000001000000000001010000000000
000000000000000101100000001101101111110000110000000000
000000000000000000000010000101101001110000010000000000
000000000000000101000000000101100001100000010000000000
000000000000000001000000001101101010000000000000000000
000000000000001001100000010101111010010011110000000000
000000000000000111000010000011101010111011110000000000

.logic_tile 2 10
000000000000001000000000010001101101000100000000000000
000000000000000111000010101001101100010110100010000000
000000000100000101000111111111000001000000000000000000
000000000000000101000011010101001011001001000000000000
000000000000000001000000000101111001111100110000000000
000000000000000001000010000001111000101001110000000000
000000000000000111100110111111101101101000000000000000
000000000000000001100011101001011010011101010010000000
000000000000000001100000010101001011111011110000000000
000000000000000000000010000101101001101010100000000000
000000000000001000000000000000000000001001000000000000
000000000000000001000000001101001010000110000000000000
000000000000000011100000001001111011010000100000000000
000000000000000000100000001101011010100000100010000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.ramt_tile 3 10
000001000000100000000000000000000000000000
000000100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000111100000011011111010011000110000000000
000000000000001001100011000001001001101000110001000000
101000000000101111000000000000000000000000000000000000
100000000000000001010000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000111100111101111011100010010100110000000
000000000000001101000000001111101110111011110000000000
000000000000000000000000000101011001010001000000000000
000000000000000000000000000001101011011011000000000000
000000000000000001100000001001011010100110000000000000
000000000000000001000000000001001000111000000000000000
000000000000000000000110100000000000000000000000000000
000000000000001111000100000000000000000000000000000000
110000000000000111000000000000000000000000000000000000
110000000000000000000011110000000000000000000000000000

.logic_tile 5 10
000000000000000001100110011011101101000000000000000000
000000000000000000000110011001101101010000000000000000
101000000000000000000110011101001000000010000000000000
100000000000010000000010011001111001000000000000000000
000000000000000000000010100101100000100000010000000000
000000000000000000000110100000001100100000010000000000
000001000000001000000000000011011110100000000000000000
000000000000000001000000001101111000000000000000000000
000000000000001101100110111011001111000010000000000000
000000001110000001000010000111111100000000000000000000
000000000000101000000110110000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
110000000000000101100010101101000000001100110100000000
100000000000000000000000001001100000110011000000000000

.logic_tile 6 10
000000000000001000000000000000001000001100111100000000
000000000000000001000000000000001000110011000000010000
101000000000001001100000000000001000001100111100000000
100000000000000001000000000000001100110011000000000000
000000000000000000000110000111001000001100111100000000
000000000110000000000000000000100000110011000000000000
000000000000000000000000000101001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000010001100000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000110000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000010111101000001100111100000000
000000000000000000000010000000100000110011000000000000
110000000000000000000000010000001001001100111100000000
100000000000000000000010000000001101110011000000000000

.logic_tile 7 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000101000111000101001001101010010000000000
000000000000000000000000001101011010101011010000000000
000000000000000111000111000101101111011101100000000000
000000000000000000000100000001101000011100100000000000
000000000000000000000010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000001000110000101101010101001110000000000
000000000000000000000000000101011001011100110000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001111001101101100100000000000
000000000000000000000000001001101000101100010000000000

.logic_tile 2 11
000000000000001101100111010000000000000000000000000000
000000000000000011000010000000000000000000000000000000
000000000000000011100000000001001000010100000000000000
000000000000000000000000000111010000000000000000000000
000000000000000000000111001001011000000000000000000000
000000000000000000000000000101100000000010100000000000
000000000000000011100111001101101011100010010000000000
000000000000000111100100000101011000110110000000000000
000000000000001000000110000000000000100000010000000000
000000000000000111000010001001001000010000100000000010
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000001011101110110100000000000
000000000000001101000000000011011011111111010010000000
000000000000000000000000000001001100011111110000000000
000000000000000000000000001011011110010110110000000000

.ramb_tile 3 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000001110000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000001000100000000000000000000000000000000
000000000000000001000000010101101101000011110000000000
000000000000000000000010111011001011010001010000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 11
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000010110100100000000
000000000000000000000000001011000000101001010000000010
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 6 11
000000000000000000000000000101001000001100111100000000
000000000000000000000000000000000000110011000000010000
101000000000000000000000000111001000001100111100000000
100000000000000000000000000000000000110011000000000000
000000000000001000000111010101001000001100111100000000
000000000000000001000110000000100000110011000000000000
000000000000000000000000000111001000001100110100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000111111100010000010001000000
000000000000000000000000000000111011010000010000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100110000111111100101011110000000010
000000000000000000000000001101110000111110100000000000
110000000000000000000000010111001110100000000000000000
100000000000000000000010101101101010000000000000000000

.logic_tile 7 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000110100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 12
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 3 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 13
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 3 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 13
010010100000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 10 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000100000000011000
000000000000000000
000010000000000000
000111010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
010000000000000000
100100000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.sym 1 switch1_SB_LUT4_I3_O_$glb_sr
.sym 3 switch2_SB_LUT4_I3_O_$glb_sr
.sym 4 clk$SB_IO_IN_$glb_clk
.sym 5 switch3_SB_LUT4_I3_O_$glb_sr
.sym 7 switch4_SB_LUT4_I3_O_$glb_sr
.sym 45 hsync_SB_LUT4_O_I1[5]
.sym 100 $PACKER_VCC_NET
.sym 293 vsync_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 328 vsync_SB_LUT4_O_I0_SB_LUT4_I0_I3[0]
.sym 406 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 407 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 409 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 411 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 412 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 439 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 465 vsync_SB_LUT4_O_I0[2]
.sym 471 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 482 vsync_SB_LUT4_O_I0[0]
.sym 519 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 521 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 524 vsync_SB_LUT4_O_I0_SB_LUT4_I2_I1[0]
.sym 576 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 599 switch4_SB_LUT4_I3_O
.sym 633 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 634 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 638 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[2]
.sym 639 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 640 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 693 $PACKER_VCC_NET
.sym 715 clk$SB_IO_IN
.sym 746 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 747 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 748 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 749 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 750 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 751 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 752 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 753 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 790 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 830 switch4_SB_LUT4_I3_O
.sym 836 clk$SB_IO_IN
.sym 856 switch4_SB_LUT4_I3_O
.sym 860 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 861 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 862 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2[0]
.sym 863 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 864 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2[1]
.sym 865 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 866 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0[2]
.sym 867 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 938 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[3]
.sym 944 clk$SB_IO_IN
.sym 972 clk$SB_IO_IN
.sym 974 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 975 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 976 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 977 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.sym 978 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O[0]
.sym 979 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 980 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 981 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 1007 switch4_SB_LUT4_I3_O
.sym 1015 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0[2]
.sym 1088 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_I0[0]
.sym 1089 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 1091 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 1095 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 1132 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 1138 vga_instance.sprite_y[2]
.sym 1280 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 1885 hsync$SB_IO_OUT
.sym 1914 green[0]$SB_IO_OUT
.sym 1953 green[0]$SB_IO_OUT
.sym 1970 vga_instance.h_counter[6]
.sym 1974 hsync_SB_LUT4_O_I1[0]
.sym 1980 vsync_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 1984 vga_instance.h_counter[5]
.sym 1986 $PACKER_VCC_NET
.sym 1989 vga_instance.h_counter[8]
.sym 1992 $PACKER_VCC_NET
.sym 1998 $PACKER_VCC_NET
.sym 2000 vga_instance.h_counter[9]
.sym 2001 $nextpnr_ICESTORM_LC_3$O
.sym 2003 hsync_SB_LUT4_O_I1[0]
.sym 2007 hsync_SB_LUT4_O_I1[1]
.sym 2009 vga_instance.h_counter[5]
.sym 2010 $PACKER_VCC_NET
.sym 2013 hsync_SB_LUT4_O_I1[2]
.sym 2015 vga_instance.h_counter[6]
.sym 2016 $PACKER_VCC_NET
.sym 2019 hsync_SB_LUT4_O_I1[3]
.sym 2021 vsync_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 2025 hsync_SB_LUT4_O_I1[4]
.sym 2027 $PACKER_VCC_NET
.sym 2028 vga_instance.h_counter[8]
.sym 2031 $nextpnr_ICESTORM_LC_4$I3
.sym 2033 vga_instance.h_counter[9]
.sym 2041 $nextpnr_ICESTORM_LC_4$I3
.sym 2066 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 2068 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 2076 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O[3]
.sym 2078 vsync_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 2082 hsync_SB_LUT4_O_I1[0]
.sym 2084 vga_instance.h_counter[5]
.sym 2086 vga_instance.h_counter[6]
.sym 2091 vga_instance.h_counter[8]
.sym 2094 $PACKER_VCC_NET
.sym 2101 $PACKER_VCC_NET
.sym 2103 vga_instance.h_counter[9]
.sym 2106 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 2108 vsync$SB_IO_OUT
.sym 2111 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 2118 $PACKER_VCC_NET
.sym 2119 hsync_SB_LUT4_O_I2[1]
.sym 2120 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 2135 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O[3]
.sym 2138 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 2139 $PACKER_VCC_NET
.sym 2140 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 2141 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O[3]
.sym 2235 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 2236 vsync$SB_IO_OUT
.sym 2240 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 2241 hsync_SB_LUT4_O_I2[1]
.sym 2247 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 2251 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 2258 green[0]$SB_IO_OUT
.sym 2259 vga_instance.v_counter[6]
.sym 2260 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 2262 vsync_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 2264 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 2265 vsync_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 2266 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 2267 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 2270 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 2271 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 2272 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 2289 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 2298 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 2300 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 2303 vsync_SB_LUT4_O_I0_SB_LUT4_I0_I3[0]
.sym 2305 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 2307 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 2308 $PACKER_VCC_NET
.sym 2315 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 2316 $PACKER_VCC_NET
.sym 2317 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 2319 $nextpnr_ICESTORM_LC_0$O
.sym 2322 vsync_SB_LUT4_O_I0_SB_LUT4_I0_I3[0]
.sym 2325 vsync_SB_LUT4_O_I0_SB_LUT4_I0_I3[1]
.sym 2327 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 2331 vsync_SB_LUT4_O_I0_SB_LUT4_I0_I3[2]
.sym 2333 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 2337 vsync_SB_LUT4_O_I0_SB_LUT4_I0_I3[3]
.sym 2339 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 2343 vsync_SB_LUT4_O_I0_SB_LUT4_I0_I3[4]
.sym 2346 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 2349 vsync_SB_LUT4_O_I0_SB_LUT4_I0_I3[5]
.sym 2351 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 2352 $PACKER_VCC_NET
.sym 2355 vsync_SB_LUT4_O_I0_SB_LUT4_I0_I3[6]
.sym 2357 $PACKER_VCC_NET
.sym 2358 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 2361 vsync_SB_LUT4_O_I0_SB_LUT4_I0_I3[7]
.sym 2363 $PACKER_VCC_NET
.sym 2364 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 2370 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 2371 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 2372 blue[0]$SB_IO_OUT
.sym 2373 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 2375 green[0]$SB_IO_OUT
.sym 2376 vsync_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 2382 hsync_SB_LUT4_O_I1[0]
.sym 2383 vga_instance.h_counter[6]
.sym 2384 vga_instance.h_counter[9]
.sym 2386 vga_instance.h_counter[5]
.sym 2387 vga_instance.h_counter[8]
.sym 2390 vsync_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 2393 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 2397 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 2400 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 2402 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 2408 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 2417 vsync_SB_LUT4_O_I0_SB_LUT4_I0_I3[7]
.sym 2423 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 2430 $PACKER_VCC_NET
.sym 2432 vsync_SB_LUT4_O_I0[0]
.sym 2438 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 2451 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 2453 vsync_SB_LUT4_O_I0[2]
.sym 2454 vsync_SB_LUT4_O_I0_SB_LUT4_I0_I3[8]
.sym 2456 $PACKER_VCC_NET
.sym 2457 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 2460 vsync_SB_LUT4_O_I0[3]
.sym 2463 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 2467 vsync_SB_LUT4_O_I0[2]
.sym 2468 vsync_SB_LUT4_O_I0[0]
.sym 2469 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 2470 vsync_SB_LUT4_O_I0[3]
.sym 2511 frog_y[7]
.sym 2516 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O[3]
.sym 2517 green[0]$SB_IO_OUT
.sym 2520 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 2522 hsync_SB_LUT4_O_I1[0]
.sym 2523 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 2525 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 2527 vga_instance.h_counter[8]
.sym 2528 frog_instance.switch4_prev_SB_LUT4_I2_O_SB_LUT4_I3_I1[2]
.sym 2530 vsync_SB_LUT4_O_I0[0]
.sym 2531 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 2533 vga_instance.sprite_y[2]
.sym 2535 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 2536 frog_y[5]
.sym 2537 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 2539 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 2544 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 2547 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O[3]
.sym 2559 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 2560 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 2562 $PACKER_VCC_NET
.sym 2563 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 2565 vga_instance.v_counter[6]
.sym 2566 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 2568 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 2569 vga_instance.sprite_y[2]
.sym 2570 $PACKER_VCC_NET
.sym 2579 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 2580 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 2583 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 2585 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 2586 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 2587 vsync_SB_LUT4_O_I0_SB_LUT4_I0_I3[0]
.sym 2589 $nextpnr_ICESTORM_LC_24$O
.sym 2591 vsync_SB_LUT4_O_I0_SB_LUT4_I0_I3[0]
.sym 2595 vsync_SB_LUT4_O_I0_SB_LUT4_I2_I3[1]
.sym 2597 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 2598 $PACKER_VCC_NET
.sym 2599 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 2601 vsync_SB_LUT4_O_I0_SB_LUT4_I2_I3[2]
.sym 2604 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 2605 vga_instance.sprite_y[2]
.sym 2607 vsync_SB_LUT4_O_I0_SB_LUT4_I2_I3[3]
.sym 2609 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 2610 $PACKER_VCC_NET
.sym 2613 vsync_SB_LUT4_O_I0_SB_LUT4_I2_I3[4]
.sym 2615 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 2617 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 2619 vsync_SB_LUT4_O_I0_SB_LUT4_I2_I3[5]
.sym 2621 $PACKER_VCC_NET
.sym 2622 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 2625 vsync_SB_LUT4_O_I0_SB_LUT4_I2_I3[6]
.sym 2627 $PACKER_VCC_NET
.sym 2628 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 2629 vga_instance.v_counter[6]
.sym 2631 vsync_SB_LUT4_O_I0_SB_LUT4_I2_I3[7]
.sym 2633 $PACKER_VCC_NET
.sym 2634 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 2635 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 2639 frog_y[8]
.sym 2641 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0[2]
.sym 2644 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 2645 vsync_SB_LUT4_O_I0_SB_LUT4_I0_I3[0]
.sym 2656 frog_y[7]
.sym 2657 frog_y[6]
.sym 2658 $PACKER_VCC_NET
.sym 2664 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[3]
.sym 2665 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 2666 frog_instance.switch1_prev_SB_LUT4_I1_I0[3]
.sym 2670 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 2671 vga_instance.sprite_y[2]
.sym 2672 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 2674 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 2675 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O[3]
.sym 2678 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[2]
.sym 2686 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O[3]
.sym 2687 vsync_SB_LUT4_O_I0_SB_LUT4_I2_I3[7]
.sym 2695 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 2700 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[3]
.sym 2710 vga_instance.sprite_y[2]
.sym 2714 vsync_SB_LUT4_O_I0[0]
.sym 2715 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 2716 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 2719 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 2721 vsync_SB_LUT4_O_I0_SB_LUT4_I2_I1[0]
.sym 2722 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 2723 $PACKER_VCC_NET
.sym 2724 vsync_SB_LUT4_O_I0_SB_LUT4_I2_I3[8]
.sym 2726 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 2727 $PACKER_VCC_NET
.sym 2728 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[3]
.sym 2730 vsync_SB_LUT4_O_I0_SB_LUT4_I2_I1[2]
.sym 2733 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 2737 vsync_SB_LUT4_O_I0_SB_LUT4_I2_I1[0]
.sym 2739 vsync_SB_LUT4_O_I0[0]
.sym 2740 vsync_SB_LUT4_O_I0_SB_LUT4_I2_I1[2]
.sym 2755 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 2756 vga_instance.sprite_y[2]
.sym 2757 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 2758 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 2776 vga_instance.sprite_y[2]
.sym 2777 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 2778 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 2779 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 2780 vga_instance.v_counter[6]
.sym 2781 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 2799 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 2801 vsync_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 2803 vga_instance.v_counter[6]
.sym 2804 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 2805 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 2806 vsync_SB_LUT4_O_I0_SB_LUT4_I0_I3[0]
.sym 2808 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 2819 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 2828 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 2830 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O[3]
.sym 2843 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 2845 vga_instance.sprite_y[2]
.sym 2846 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 2847 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 2850 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 2854 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 2855 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 2860 vga_instance.sprite_y[2]
.sym 2861 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 2862 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 2863 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 2866 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 2867 vga_instance.sprite_y[2]
.sym 2868 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 2869 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 2890 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 2891 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 2896 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 2897 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 2898 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 2899 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O[3]
.sym 2902 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 2903 vga_instance.sprite_y[2]
.sym 2904 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 2905 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 2909 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[3]
.sym 2910 vga_instance.v_counter[9]
.sym 2912 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 2913 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 2914 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 2915 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[3]
.sym 2916 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 2918 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 2922 vga_instance.v_counter[6]
.sym 2924 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 2926 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 2927 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 2932 vga_instance.sprite_y[2]
.sym 2933 vga_instance.sprite_y[2]
.sym 2935 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 2937 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 2940 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 2944 vga_instance.v_counter[9]
.sym 2947 vga_instance.sprite_y[2]
.sym 2949 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 2956 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 2962 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 2964 vga_instance.sprite_y[2]
.sym 2965 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 2966 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 2967 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 2968 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 2969 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O[3]
.sym 2971 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 2972 vga_instance.sprite_y[2]
.sym 2973 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 2974 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 2982 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 2985 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 2989 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 2990 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 2993 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 2995 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 2996 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O[3]
.sym 2997 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 2998 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 3001 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 3002 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 3003 vga_instance.sprite_y[2]
.sym 3004 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 3007 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 3008 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 3009 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 3010 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 3013 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O[3]
.sym 3014 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 3015 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 3016 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 3019 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 3021 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 3022 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 3026 vga_instance.sprite_y[2]
.sym 3027 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 3028 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 3031 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 3033 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 3037 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 3038 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 3040 vga_instance.sprite_y[2]
.sym 3044 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0[0]
.sym 3045 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 3046 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0[0]
.sym 3047 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 3048 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 3049 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 3050 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 3051 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O[2]
.sym 3059 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 3060 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 3065 vga_instance.v_counter[9]
.sym 3069 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 3070 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 3072 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 3077 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 3083 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 3089 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 3097 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 3098 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O[3]
.sym 3099 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 3100 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 3102 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 3103 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 3104 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 3107 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[2]
.sym 3109 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 3110 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 3112 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 3113 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 3115 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 3116 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 3117 vga_instance.sprite_y[2]
.sym 3119 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 3121 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 3122 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 3125 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 3127 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 3130 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 3131 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 3132 vga_instance.sprite_y[2]
.sym 3133 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 3136 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[2]
.sym 3137 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 3139 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 3142 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 3143 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 3144 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 3145 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 3148 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 3149 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 3150 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 3151 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 3154 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 3155 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 3156 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 3157 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 3160 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 3161 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 3162 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 3163 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 3166 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 3167 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O[3]
.sym 3168 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 3169 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 3172 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 3173 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 3174 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[2]
.sym 3175 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 3179 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 3180 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O[1]
.sym 3181 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 3182 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 3183 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 3184 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 3185 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0[1]
.sym 3191 frog_y[9]
.sym 3193 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O[3]
.sym 3201 vga_instance.sprite_pixel_SB_DFFSR_Q_R
.sym 3204 vga_instance.sprite_y[2]
.sym 3206 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 3210 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 3211 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 3232 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 3233 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 3238 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 3239 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 3240 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_I0[0]
.sym 3243 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 3244 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2[1]
.sym 3245 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 3246 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 3247 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 3249 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 3251 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.sym 3253 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 3254 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 3256 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 3257 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 3260 vga_instance.sprite_y[2]
.sym 3261 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 3262 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 3265 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 3266 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.sym 3267 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 3268 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 3271 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 3272 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 3273 vga_instance.sprite_y[2]
.sym 3274 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 3277 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 3278 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 3279 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 3280 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 3283 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 3284 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 3285 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 3286 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 3289 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 3290 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 3292 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 3295 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2[1]
.sym 3296 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 3297 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 3298 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 3301 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 3302 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 3303 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 3307 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 3308 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 3309 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_I0[0]
.sym 3310 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 3315 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 3316 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 3317 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 3318 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 3320 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 3321 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 3327 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0[1]
.sym 3330 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 3331 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 3336 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O[3]
.sym 3368 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 3370 vga_instance.sprite_y[2]
.sym 3372 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 3374 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 3375 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 3378 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 3380 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 3382 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 3383 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 3392 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 3394 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 3400 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 3401 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 3402 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 3403 vga_instance.sprite_y[2]
.sym 3406 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 3407 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 3408 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 3409 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 3418 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 3419 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 3420 vga_instance.sprite_y[2]
.sym 3421 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 3442 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 3443 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 3444 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 3445 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 3462 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 4212 hsync$SB_IO_OUT
.sym 4215 vsync$SB_IO_OUT
.sym 4227 hsync$SB_IO_OUT
.sym 4233 vsync$SB_IO_OUT
.sym 4254 vga_instance.v_counter[9]
.sym 4258 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 4281 vga_instance.h_counter[5]
.sym 4283 $PACKER_VCC_NET
.sym 4285 hsync_SB_LUT4_O_I1[5]
.sym 4287 hsync_SB_LUT4_O_I1[0]
.sym 4291 vga_instance.h_counter[6]
.sym 4293 vsync_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 4303 vga_instance.h_counter[8]
.sym 4305 vga_instance.h_counter[9]
.sym 4309 hsync_SB_LUT4_O_I2[1]
.sym 4311 $nextpnr_ICESTORM_LC_10$O
.sym 4313 hsync_SB_LUT4_O_I1[0]
.sym 4317 hsync_SB_LUT4_O_I3[1]
.sym 4319 vga_instance.h_counter[5]
.sym 4323 hsync_SB_LUT4_O_I3[2]
.sym 4325 vga_instance.h_counter[6]
.sym 4329 hsync_SB_LUT4_O_I3[3]
.sym 4332 vsync_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 4335 hsync_SB_LUT4_O_I3[4]
.sym 4337 vga_instance.h_counter[8]
.sym 4338 $PACKER_VCC_NET
.sym 4341 hsync_SB_LUT4_O_I2[2]
.sym 4344 vga_instance.h_counter[9]
.sym 4348 hsync_SB_LUT4_O_I1[5]
.sym 4349 hsync_SB_LUT4_O_I2[1]
.sym 4351 hsync_SB_LUT4_O_I2[2]
.sym 4378 green[0]$SB_IO_OUT
.sym 4383 $PACKER_VCC_NET
.sym 4385 vsync_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 4397 vga_instance.h_counter[8]
.sym 4399 vga_instance.h_counter[9]
.sym 4406 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 4409 vsync_SB_LUT4_O_I0_SB_LUT4_I0_I3[0]
.sym 4421 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 4426 blue[0]$SB_IO_OUT
.sym 4435 green[0]$SB_IO_OUT
.sym 4443 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 4445 $PACKER_VCC_NET
.sym 4446 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 4447 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 4448 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 4451 $PACKER_VCC_NET
.sym 4453 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 4456 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 4457 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 4462 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 4464 vsync_SB_LUT4_O_I0_SB_LUT4_I0_I3[0]
.sym 4469 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 4474 $nextpnr_ICESTORM_LC_26$O
.sym 4477 vsync_SB_LUT4_O_I0_SB_LUT4_I0_I3[0]
.sym 4480 vsync_SB_LUT4_O_I3[1]
.sym 4483 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 4486 vsync_SB_LUT4_O_I3[2]
.sym 4488 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 4489 $PACKER_VCC_NET
.sym 4492 vsync_SB_LUT4_O_I3[3]
.sym 4494 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 4495 $PACKER_VCC_NET
.sym 4496 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 4498 vsync_SB_LUT4_O_I3[4]
.sym 4501 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 4504 vsync_SB_LUT4_O_I3[5]
.sym 4506 $PACKER_VCC_NET
.sym 4507 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 4508 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 4510 vsync_SB_LUT4_O_I3[6]
.sym 4512 $PACKER_VCC_NET
.sym 4513 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 4516 vsync_SB_LUT4_O_I3[7]
.sym 4518 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 4519 $PACKER_VCC_NET
.sym 4537 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 4538 vga_instance.h_counter[9]
.sym 4541 $PACKER_VCC_NET
.sym 4544 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 4546 vga_instance.h_counter[8]
.sym 4547 $PACKER_VCC_NET
.sym 4549 green[0]$SB_IO_OUT
.sym 4560 vsync_SB_LUT4_O_I3[7]
.sym 4566 vga_instance.h_counter[8]
.sym 4567 vsync_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 4569 hsync_SB_LUT4_O_I1[0]
.sym 4571 vga_instance.h_counter[9]
.sym 4572 vga_instance.h_counter[6]
.sym 4573 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 4575 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 4576 vsync_SB_LUT4_O_I0[0]
.sym 4578 $PACKER_VCC_NET
.sym 4579 vga_instance.h_counter[5]
.sym 4581 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 4582 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 4587 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 4593 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 4594 vga_instance.v_counter[9]
.sym 4597 vsync_SB_LUT4_O_I3[8]
.sym 4599 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 4600 $PACKER_VCC_NET
.sym 4603 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 4606 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 4607 vga_instance.v_counter[9]
.sym 4610 vsync_SB_LUT4_O_I0[0]
.sym 4611 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 4612 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 4613 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 4634 vga_instance.h_counter[9]
.sym 4635 vga_instance.h_counter[5]
.sym 4636 hsync_SB_LUT4_O_I1[0]
.sym 4637 vga_instance.h_counter[6]
.sym 4640 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 4641 vsync_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 4642 vga_instance.h_counter[8]
.sym 4643 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 4663 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 4664 vsync_SB_LUT4_O_I0[0]
.sym 4674 frog_y[7]
.sym 4677 vsync_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 4688 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 4690 vsync_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 4691 vsync_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 4692 vga_instance.h_counter[8]
.sym 4693 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O[3]
.sym 4694 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 4695 vsync_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 4696 vsync_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 4697 hsync_SB_LUT4_O_I1[0]
.sym 4700 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 4701 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 4703 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 4709 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 4714 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 4716 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 4719 vsync_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 4727 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 4728 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 4729 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 4730 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 4733 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 4734 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O[3]
.sym 4735 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 4736 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 4739 vsync_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 4740 vsync_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 4741 vsync_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 4742 vsync_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 4745 vga_instance.h_counter[8]
.sym 4746 vsync_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 4747 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 4748 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O[3]
.sym 4757 vsync_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 4759 vsync_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 4760 vsync_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 4763 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 4764 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 4765 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 4766 hsync_SB_LUT4_O_I1[0]
.sym 4782 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 4784 vsync_SB_LUT4_O_I0[2]
.sym 4790 blue[0]$SB_IO_OUT
.sym 4791 $PACKER_VCC_NET
.sym 4795 vsync_SB_LUT4_O_I0_SB_LUT4_I0_I3[0]
.sym 4798 frog_y[9]
.sym 4799 frog_y[8]
.sym 4802 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 4804 frog_instance.switch1_prev_SB_LUT4_I1_O_SB_DFFER_E_Q[3]
.sym 4805 frog_instance.switch1_prev_SB_LUT4_I1_O
.sym 4812 frog_y[6]
.sym 4813 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 4814 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 4817 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 4818 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 4820 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 4823 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 4824 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 4825 vsync_SB_LUT4_O_I0_SB_LUT4_I0_I3[0]
.sym 4826 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 4828 frog_y[5]
.sym 4842 frog_y[7]
.sym 4843 $nextpnr_ICESTORM_LC_15$O
.sym 4845 vsync_SB_LUT4_O_I0_SB_LUT4_I0_I3[0]
.sym 4849 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 4851 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 4855 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 4858 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 4861 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I2[3]
.sym 4864 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 4867 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I2[4]
.sym 4869 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 4873 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I2[5]
.sym 4875 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 4876 frog_y[5]
.sym 4879 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I2[6]
.sym 4881 frog_y[6]
.sym 4882 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 4885 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I2[7]
.sym 4887 frog_y[7]
.sym 4888 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 4889 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 4919 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 4923 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 4924 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 4929 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I2[7]
.sym 4934 frog_y[8]
.sym 4935 frog_instance.frog_y_SB_DFFER_Q_1_D[2]
.sym 4938 reset$SB_IO_IN
.sym 4941 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 4942 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 4945 frog_instance.switch1_prev_SB_LUT4_I1_O
.sym 4946 frog_instance.switch4_prev_SB_LUT4_I2_O_SB_LUT4_I3_I1[2]
.sym 4949 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 4952 frog_instance.switch1_prev_SB_LUT4_I1_I0[3]
.sym 4958 frog_y[9]
.sym 4964 frog_instance.switch1_prev_SB_LUT4_I1_O_SB_DFFER_E_Q[3]
.sym 4966 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I2[8]
.sym 4968 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 4969 frog_y[8]
.sym 4970 frog_instance.switch1_prev_SB_LUT4_I1_O_SB_DFFER_E_Q[3]
.sym 4972 $nextpnr_ICESTORM_LC_16$I3
.sym 4974 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 4975 frog_y[9]
.sym 4982 $nextpnr_ICESTORM_LC_16$I3
.sym 4997 frog_instance.frog_y_SB_DFFER_Q_1_D[2]
.sym 4999 frog_instance.switch4_prev_SB_LUT4_I2_O_SB_LUT4_I3_I1[2]
.sym 5000 frog_instance.switch1_prev_SB_LUT4_I1_I0[3]
.sym 5004 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 5013 frog_instance.switch1_prev_SB_LUT4_I1_O
.sym 5014 clk$SB_IO_IN_$glb_clk
.sym 5015 reset$SB_IO_IN
.sym 5028 frog_y[8]
.sym 5029 frog_instance.frog_y_SB_DFFER_Q_1_D[2]
.sym 5030 vga_instance.v_counter[9]
.sym 5031 frog_instance.switch1_prev_SB_LUT4_I1_O
.sym 5032 $PACKER_VCC_NET
.sym 5034 reset$SB_IO_IN
.sym 5040 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 5041 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0[2]
.sym 5042 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 5044 vga_instance.v_counter[6]
.sym 5045 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[3]
.sym 5047 vga_instance.v_counter[9]
.sym 5059 vga_instance.sprite_y[2]
.sym 5061 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 5064 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 5068 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 5069 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 5070 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 5071 vga_instance.v_counter[6]
.sym 5076 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 5084 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 5086 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 5089 $nextpnr_ICESTORM_LC_9$O
.sym 5092 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 5095 vga_instance.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 5097 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 5101 vga_instance.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 5104 vga_instance.sprite_y[2]
.sym 5105 vga_instance.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 5107 vga_instance.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 5110 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 5111 vga_instance.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 5113 vga_instance.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 5115 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 5117 vga_instance.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 5119 vga_instance.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 5121 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 5123 vga_instance.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 5125 vga_instance.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 5127 vga_instance.v_counter[6]
.sym 5129 vga_instance.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 5131 vga_instance.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 5134 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 5135 vga_instance.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 5136 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 5137 clk$SB_IO_IN_$glb_clk
.sym 5138 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 5152 frog_instance.switch4_prev_SB_LUT4_I2_O_SB_LUT4_I3_I1[2]
.sym 5153 vsync_SB_LUT4_O_I0[0]
.sym 5159 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 5161 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 5162 frog_y[5]
.sym 5163 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 5164 vga_instance.sprite_y[2]
.sym 5166 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 5168 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 5172 vga_instance.v_counter[6]
.sym 5173 vsync_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 5175 vga_instance.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 5182 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 5184 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 5190 vga_instance.sprite_y[2]
.sym 5191 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 5192 vsync_SB_LUT4_O_I0_SB_LUT4_I0_I3[0]
.sym 5193 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 5194 vga_instance.v_counter[6]
.sym 5195 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 5200 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 5204 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[3]
.sym 5205 vga_instance.v_counter[9]
.sym 5208 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 5209 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 5210 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[3]
.sym 5212 vga_instance.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 5214 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[3]
.sym 5216 vga_instance.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 5220 vga_instance.v_counter[9]
.sym 5222 vga_instance.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 5233 vsync_SB_LUT4_O_I0_SB_LUT4_I0_I3[0]
.sym 5237 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 5239 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 5243 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[3]
.sym 5244 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 5245 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 5246 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 5249 vga_instance.v_counter[9]
.sym 5250 vga_instance.v_counter[6]
.sym 5251 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 5252 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[3]
.sym 5256 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 5257 vga_instance.sprite_y[2]
.sym 5258 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 5259 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 5260 clk$SB_IO_IN_$glb_clk
.sym 5261 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 5278 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 5285 frog_instance.switch1_prev_SB_LUT4_I1_I0[3]
.sym 5290 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 5291 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 5294 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 5297 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 5303 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 5304 vga_instance.v_counter[9]
.sym 5305 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2[0]
.sym 5306 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 5307 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 5308 frog_y[9]
.sym 5309 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 5310 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 5312 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O[1]
.sym 5313 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2[0]
.sym 5314 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 5315 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2[1]
.sym 5316 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 5317 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 5318 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O[3]
.sym 5322 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 5323 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 5324 vga_instance.sprite_y[2]
.sym 5325 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 5326 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O[2]
.sym 5328 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 5331 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O[0]
.sym 5332 vga_instance.v_counter[6]
.sym 5333 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 5334 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 5336 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 5337 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 5338 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 5339 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 5342 frog_y[9]
.sym 5343 vga_instance.v_counter[6]
.sym 5344 vga_instance.v_counter[9]
.sym 5345 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 5348 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O[3]
.sym 5349 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O[0]
.sym 5350 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O[1]
.sym 5351 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O[2]
.sym 5354 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 5355 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 5357 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 5360 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 5361 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 5362 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 5363 vga_instance.sprite_y[2]
.sym 5366 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2[0]
.sym 5367 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 5368 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 5369 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 5373 vga_instance.sprite_y[2]
.sym 5374 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 5375 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 5378 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2[1]
.sym 5379 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2[0]
.sym 5380 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 5381 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 5397 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0[0]
.sym 5401 vsync_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 5403 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0[0]
.sym 5426 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 5428 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 5430 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 5431 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 5432 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 5433 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 5434 vga_instance.sprite_y[2]
.sym 5435 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 5436 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 5438 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 5439 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O[3]
.sym 5440 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 5441 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 5443 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O[1]
.sym 5444 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 5446 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 5451 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 5455 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 5459 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 5460 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 5461 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 5462 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O[1]
.sym 5465 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 5466 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 5467 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 5471 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 5472 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 5473 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 5474 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 5477 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 5478 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 5479 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 5480 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 5483 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 5484 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 5485 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 5486 vga_instance.sprite_y[2]
.sym 5489 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 5491 vga_instance.sprite_y[2]
.sym 5495 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 5496 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 5497 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O[3]
.sym 5498 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 5520 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 5528 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 5530 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 5549 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 5550 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 5551 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 5552 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 5554 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 5560 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 5561 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 5562 vga_instance.sprite_y[2]
.sym 5564 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 5565 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 5567 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 5568 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 5572 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 5573 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 5588 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 5589 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 5591 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 5594 vga_instance.sprite_y[2]
.sym 5595 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 5597 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 5600 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 5601 vga_instance.sprite_y[2]
.sym 5602 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 5603 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 5606 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 5608 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 5618 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 5619 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 5620 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 5621 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 5624 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 5625 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 5626 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 5627 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 6321 blue[0]$SB_IO_OUT
.sym 6324 green[0]$SB_IO_OUT
.sym 6332 blue[0]$SB_IO_OUT
.sym 6338 green[0]$SB_IO_OUT
.sym 6348 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O[3]
.sym 6349 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 6350 hsync_SB_LUT4_O_I1[0]
.sym 6351 vga_instance.h_counter[5]
.sym 6352 vga_instance.h_counter[6]
.sym 6353 vsync_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 6422 vga_instance.h_counter[8]
.sym 6423 vga_instance.h_counter[9]
.sym 6497 vga_instance.h_counter[6]
.sym 6508 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 6511 hsync_SB_LUT4_O_I1[0]
.sym 6512 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 6513 vga_instance.h_counter[5]
.sym 6514 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 6515 frog_x[5]
.sym 6516 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 6518 vga_instance.h_counter[9]
.sym 6561 vga_instance.h_counter_SB_DFFSR_Q_9_D[1]
.sym 6562 vga_instance.h_counter_SB_DFFSR_Q_9_D[2]
.sym 6563 vga_instance.h_counter_SB_DFFSR_Q_9_D[3]
.sym 6564 vga_instance.h_counter_SB_DFFSR_Q_9_D[4]
.sym 6565 vga_instance.h_counter_SB_DFFSR_Q_9_D[5]
.sym 6566 vga_instance.h_counter_SB_DFFSR_Q_9_D[6]
.sym 6567 vga_instance.h_counter_SB_DFFSR_Q_9_D[7]
.sym 6609 vga_instance.h_counter[8]
.sym 6610 switch1_SB_LUT4_I3_O
.sym 6611 vga_instance.h_counter[9]
.sym 6625 frog_x[6]
.sym 6662 vga_instance.h_counter_SB_DFFSR_Q_9_D[8]
.sym 6663 vga_instance.h_counter_SB_DFFSR_Q_9_D[9]
.sym 6664 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I2[9]
.sym 6665 vga_instance.h_counter_SB_DFFSR_Q_9_D[0]
.sym 6666 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 6718 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0[3]
.sym 6765 frog_instance.frog_x_SB_LUT4_O_1_I3[1]
.sym 6767 frog_instance.frog_x_SB_LUT4_O_1_I3[3]
.sym 6768 frog_instance.switch2_prev_SB_LUT4_I1_I0[0]
.sym 6770 frog_instance.switch3_prev_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 6771 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0[3]
.sym 6817 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 6821 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 6822 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 6867 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1[1]
.sym 6868 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 6869 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1[3]
.sym 6870 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1[4]
.sym 6871 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 6872 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I0[5]
.sym 6873 frog_instance.switch1_prev
.sym 6908 frog_x[5]
.sym 6909 frog_instance.switch3_prev_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 6926 vsync_SB_LUT4_O_I0[0]
.sym 6929 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[3]
.sym 6931 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 6968 frog_instance.switch1_prev_SB_LUT4_I1_O
.sym 6969 vsync_SB_LUT4_O_I0[0]
.sym 6970 vsync_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 6971 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 6975 frog_instance.switch4_prev_SB_LUT4_I2_O[0]
.sym 7011 vga_instance.v_counter[6]
.sym 7020 frog_y[7]
.sym 7074 frog_instance.switch1_prev_SB_LUT4_I1_I0[0]
.sym 7075 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 7076 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 7077 frog_instance.switch4_prev_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 7112 frog_y[9]
.sym 7114 frog_instance.switch1_prev_SB_LUT4_I1_O
.sym 7115 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 7118 frog_y[8]
.sym 7119 frog_instance.switch1_prev_SB_LUT4_I1_O
.sym 7120 frog_instance.switch1_prev_SB_LUT4_I1_O_SB_DFFER_E_Q[3]
.sym 7126 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0[3]
.sym 7127 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 7172 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 7173 vga_instance.sprite_pixel_SB_DFFSR_Q_R
.sym 7175 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[0]
.sym 7176 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0[1]
.sym 7177 vsync_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 7178 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 7214 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 7225 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 7228 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 7232 frog_y[5]
.sym 7235 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 7274 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 7277 vsync_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 7278 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 7279 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 7316 vga_instance.v_counter[9]
.sym 7318 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[3]
.sym 7322 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0[2]
.sym 7323 vga_instance.v_counter[6]
.sym 7324 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0[2]
.sym 7325 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 7327 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 7380 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 7418 vga_instance.sprite_y[2]
.sym 7421 vsync_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 7422 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 7424 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 7427 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 7439 vga_instance.sprite_pixel_SB_DFFSR_Q_R
.sym 7522 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 8093 green[0]$SB_IO_OUT
.sym 8117 green[0]$SB_IO_OUT
.sym 8119 frog_instance.db1.counter[1]
.sym 8121 switch1_SB_LUT4_I2_I3_SB_LUT4_O_I0[1]
.sym 8124 switch1_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 8125 frog_instance.db1.counter[0]
.sym 8133 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 8139 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O[3]
.sym 8141 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 8148 hsync_SB_LUT4_O_I1[0]
.sym 8165 vga_instance.h_counter[5]
.sym 8171 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 8175 vsync_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 8178 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O[3]
.sym 8180 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 8181 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 8187 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 8188 hsync_SB_LUT4_O_I1[0]
.sym 8190 vga_instance.h_counter[6]
.sym 8192 $nextpnr_ICESTORM_LC_14$O
.sym 8194 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 8198 vga_instance.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 8200 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 8204 vga_instance.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 8207 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O[3]
.sym 8208 vga_instance.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 8210 vga_instance.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 8212 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 8214 vga_instance.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 8216 vga_instance.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 8218 hsync_SB_LUT4_O_I1[0]
.sym 8220 vga_instance.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 8222 vga_instance.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 8225 vga_instance.h_counter[5]
.sym 8226 vga_instance.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 8228 vga_instance.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 8230 vga_instance.h_counter[6]
.sym 8232 vga_instance.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 8234 vga_instance.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 8236 vsync_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 8238 vga_instance.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 8240 clk$SB_IO_IN_$glb_clk
.sym 8241 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 8247 switch1_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 8248 frog_instance.db1.state_SB_DFFE_Q_E
.sym 8250 switch1_SB_LUT4_I2_I3[1]
.sym 8251 switch1_SB_LUT4_I2_I3_SB_LUT4_O_I0[0]
.sym 8252 switch1_SB_LUT4_I2_I3[0]
.sym 8253 switch1_SB_LUT4_I3_O
.sym 8284 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O[3]
.sym 8286 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 8288 hsync_SB_LUT4_O_I1[0]
.sym 8290 vga_instance.h_counter[5]
.sym 8291 vga_instance.h_counter[8]
.sym 8292 vga_instance.h_counter[6]
.sym 8294 vga_instance.h_counter[9]
.sym 8295 vsync_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 8297 switch1$SB_IO_IN
.sym 8300 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 8301 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O[3]
.sym 8303 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 8306 hsync_SB_LUT4_O_I1[0]
.sym 8308 vga_instance.h_counter[5]
.sym 8309 vga_instance.h_counter[8]
.sym 8310 vga_instance.h_counter[6]
.sym 8311 vga_instance.h_counter[9]
.sym 8312 vsync_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 8318 vga_instance.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 8340 vga_instance.h_counter[9]
.sym 8343 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 8347 vga_instance.h_counter[8]
.sym 8355 vga_instance.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 8357 vga_instance.h_counter[8]
.sym 8359 vga_instance.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 8364 vga_instance.h_counter[9]
.sym 8365 vga_instance.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 8403 clk$SB_IO_IN_$glb_clk
.sym 8404 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 8408 vsync_SB_LUT4_O_I0[2]
.sym 8433 switch1_SB_LUT4_I2_I3[1]
.sym 8434 frog_x[8]
.sym 8447 vga_instance.h_counter_SB_DFFSR_Q_9_D[1]
.sym 8448 vga_instance.h_counter[5]
.sym 8449 vga_instance.h_counter_SB_DFFSR_Q_9_D[0]
.sym 8450 frog_x[5]
.sym 8451 vga_instance.h_counter_SB_DFFSR_Q_9_D[5]
.sym 8452 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 8454 hsync_SB_LUT4_O_I1[0]
.sym 8456 vga_instance.h_counter_SB_DFFSR_Q_9_D[2]
.sym 8457 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 8458 vga_instance.h_counter[6]
.sym 8461 vsync_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 8464 frog_x[6]
.sym 8466 frog_x[7]
.sym 8467 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O[3]
.sym 8469 vga_instance.h_counter_SB_DFFSR_Q_9_D[7]
.sym 8473 vga_instance.h_counter_SB_DFFSR_Q_9_D[3]
.sym 8474 vga_instance.h_counter_SB_DFFSR_Q_9_D[4]
.sym 8476 vga_instance.h_counter_SB_DFFSR_Q_9_D[6]
.sym 8478 $nextpnr_ICESTORM_LC_1$O
.sym 8480 vga_instance.h_counter_SB_DFFSR_Q_9_D[0]
.sym 8484 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 8487 vga_instance.h_counter_SB_DFFSR_Q_9_D[1]
.sym 8488 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 8490 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 8492 vga_instance.h_counter_SB_DFFSR_Q_9_D[2]
.sym 8494 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O[3]
.sym 8496 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 8498 vga_instance.h_counter_SB_DFFSR_Q_9_D[3]
.sym 8500 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 8502 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I2[4]
.sym 8504 vga_instance.h_counter_SB_DFFSR_Q_9_D[4]
.sym 8506 hsync_SB_LUT4_O_I1[0]
.sym 8508 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I2[5]
.sym 8510 frog_x[5]
.sym 8511 vga_instance.h_counter_SB_DFFSR_Q_9_D[5]
.sym 8512 vga_instance.h_counter[5]
.sym 8514 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I2[6]
.sym 8516 vga_instance.h_counter_SB_DFFSR_Q_9_D[6]
.sym 8517 frog_x[6]
.sym 8518 vga_instance.h_counter[6]
.sym 8520 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 8522 frog_x[7]
.sym 8523 vga_instance.h_counter_SB_DFFSR_Q_9_D[7]
.sym 8524 vsync_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 8529 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 8530 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[2]
.sym 8531 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[3]
.sym 8532 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[4]
.sym 8533 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[5]
.sym 8534 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 8535 frog_instance.frog_x_SB_DFFER_Q_2_D[1]
.sym 8552 frog_x[7]
.sym 8559 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 8561 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O[3]
.sym 8564 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 8570 vga_instance.h_counter_SB_DFFSR_Q_9_D[9]
.sym 8571 vga_instance.h_counter[9]
.sym 8573 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 8577 vga_instance.h_counter_SB_DFFSR_Q_9_D[8]
.sym 8581 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 8586 vga_instance.h_counter[8]
.sym 8589 frog_x[9]
.sym 8594 frog_x[8]
.sym 8596 vga_instance.h_counter_SB_DFFSR_Q_9_D[0]
.sym 8601 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I2[8]
.sym 8603 vga_instance.h_counter_SB_DFFSR_Q_9_D[8]
.sym 8604 frog_x[8]
.sym 8605 vga_instance.h_counter[8]
.sym 8607 $nextpnr_ICESTORM_LC_2$I3
.sym 8609 frog_x[9]
.sym 8610 vga_instance.h_counter_SB_DFFSR_Q_9_D[9]
.sym 8611 vga_instance.h_counter[9]
.sym 8617 $nextpnr_ICESTORM_LC_2$I3
.sym 8620 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 8628 vga_instance.h_counter_SB_DFFSR_Q_9_D[0]
.sym 8649 clk$SB_IO_IN_$glb_clk
.sym 8650 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 8652 frog_instance.frog_x_SB_DFFER_Q_1_D_SB_LUT4_O_I1[1]
.sym 8653 frog_instance.frog_x_SB_DFFER_Q_1_D_SB_LUT4_O_I1[2]
.sym 8654 frog_instance.frog_x_SB_DFFER_Q_1_D_SB_LUT4_O_I1[3]
.sym 8655 frog_x[9]
.sym 8656 frog_instance.frog_x_SB_LUT4_O_1_I3[2]
.sym 8657 frog_x[7]
.sym 8658 frog_instance.frog_x_SB_LUT4_O_1_I3[0]
.sym 8669 frog_x[5]
.sym 8677 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 8680 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 8693 frog_instance.frog_x_SB_LUT4_O_1_I3[1]
.sym 8698 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 8702 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I2[9]
.sym 8703 frog_instance.frog_x_SB_LUT4_O_1_I3[3]
.sym 8705 frog_x[5]
.sym 8706 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I0[5]
.sym 8708 hsync_SB_LUT4_O_I1[0]
.sym 8712 frog_x[9]
.sym 8713 frog_instance.frog_x_SB_LUT4_O_1_I3[2]
.sym 8714 frog_x[7]
.sym 8722 frog_instance.switch3_prev_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 8723 frog_instance.frog_x_SB_LUT4_O_1_I3[0]
.sym 8724 $nextpnr_ICESTORM_LC_13$O
.sym 8727 frog_instance.frog_x_SB_LUT4_O_1_I3[0]
.sym 8730 frog_instance.switch2_prev_SB_LUT4_I1_I0_SB_LUT4_O_I3[1]
.sym 8733 frog_instance.frog_x_SB_LUT4_O_1_I3[1]
.sym 8734 frog_x[7]
.sym 8736 frog_instance.switch2_prev_SB_LUT4_I1_I0_SB_LUT4_O_I3[2]
.sym 8738 frog_instance.frog_x_SB_LUT4_O_1_I3[2]
.sym 8742 frog_instance.switch2_prev_SB_LUT4_I1_I0_SB_LUT4_O_I3[3]
.sym 8744 frog_instance.frog_x_SB_LUT4_O_1_I3[3]
.sym 8746 frog_x[9]
.sym 8749 frog_instance.frog_x_SB_LUT4_O_1_I3[0]
.sym 8750 frog_instance.switch3_prev_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 8751 frog_x[9]
.sym 8752 frog_instance.switch2_prev_SB_LUT4_I1_I0_SB_LUT4_O_I3[3]
.sym 8761 frog_x[7]
.sym 8763 frog_x[5]
.sym 8764 frog_instance.frog_x_SB_LUT4_O_1_I3[2]
.sym 8767 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I2[9]
.sym 8768 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 8769 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I0[5]
.sym 8770 hsync_SB_LUT4_O_I1[0]
.sym 8775 frog_instance.frog_y_SB_DFFER_Q_1_D[1]
.sym 8776 frog_instance.frog_y_SB_DFFER_Q_1_D[2]
.sym 8777 frog_instance.frog_y_SB_DFFER_Q_1_D[3]
.sym 8778 frog_instance.frog_y_SB_DFFER_Q_1_D[4]
.sym 8779 frog_instance.frog_y_SB_DFFER_Q_1_D[5]
.sym 8780 $PACKER_VCC_NET
.sym 8781 frog_instance.switch1_prev_SB_LUT4_I1_O
.sym 8782 frog_instance.switch2_prev_SB_LUT4_I1_O
.sym 8788 frog_x[6]
.sym 8796 frog_instance.switch2_prev_SB_LUT4_I1_I0[0]
.sym 8804 vga_instance.v_counter[9]
.sym 8819 vga_instance.v_counter[6]
.sym 8825 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 8827 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1[4]
.sym 8828 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 8830 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 8831 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[3]
.sym 8832 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1[1]
.sym 8833 vga_instance.v_counter[9]
.sym 8834 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1[3]
.sym 8835 reset$SB_IO_IN
.sym 8837 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 8839 switch1_SB_LUT4_I2_I3[1]
.sym 8840 frog_instance.frog_y_SB_DFFER_Q_1_D[1]
.sym 8841 frog_instance.frog_y_SB_DFFER_Q_1_D[2]
.sym 8842 frog_instance.frog_y_SB_DFFER_Q_1_D[3]
.sym 8843 frog_instance.frog_y_SB_DFFER_Q_1_D[4]
.sym 8844 frog_instance.frog_y_SB_DFFER_Q_1_D[5]
.sym 8845 frog_y[5]
.sym 8847 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 8849 frog_y[5]
.sym 8850 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 8853 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 8855 vga_instance.v_counter[6]
.sym 8856 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1[1]
.sym 8857 frog_instance.frog_y_SB_DFFER_Q_1_D[1]
.sym 8859 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 8861 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 8862 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 8863 frog_instance.frog_y_SB_DFFER_Q_1_D[2]
.sym 8865 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 8867 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[3]
.sym 8868 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1[3]
.sym 8869 frog_instance.frog_y_SB_DFFER_Q_1_D[3]
.sym 8871 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I0[4]
.sym 8873 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1[4]
.sym 8874 vga_instance.v_counter[9]
.sym 8875 frog_instance.frog_y_SB_DFFER_Q_1_D[4]
.sym 8877 $nextpnr_ICESTORM_LC_5$I3
.sym 8879 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 8881 frog_instance.frog_y_SB_DFFER_Q_1_D[5]
.sym 8887 $nextpnr_ICESTORM_LC_5$I3
.sym 8890 switch1_SB_LUT4_I2_I3[1]
.sym 8895 clk$SB_IO_IN_$glb_clk
.sym 8896 reset$SB_IO_IN
.sym 8898 frog_y[6]
.sym 8899 frog_instance.switch4_prev_SB_LUT4_I2_O_SB_LUT4_I3_I1[2]
.sym 8900 frog_instance.switch4_prev_SB_LUT4_I2_O_SB_LUT4_I3_I1[3]
.sym 8901 frog_y[9]
.sym 8902 frog_instance.frog_y_SB_DFFER_Q_1_D[0]
.sym 8903 frog_y[5]
.sym 8904 frog_instance.switch1_prev_SB_LUT4_I1_O_SB_DFFER_E_Q[3]
.sym 8922 frog_y[9]
.sym 8923 vga_instance.sprite_pixel_SB_DFFSR_Q_R
.sym 8925 switch1_SB_LUT4_I2_I3[1]
.sym 8926 reset$SB_IO_IN
.sym 8929 frog_instance.switch1_prev_SB_LUT4_I1_O
.sym 8930 frog_y[7]
.sym 8932 frog_y[6]
.sym 8940 frog_instance.switch1_prev_SB_LUT4_I1_O
.sym 8942 reset$SB_IO_IN
.sym 8943 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[3]
.sym 8944 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 8947 frog_instance.frog_y_SB_DFFER_Q_1_D[1]
.sym 8948 vsync_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 8949 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 8950 frog_instance.switch1_prev_SB_LUT4_I1_I0[0]
.sym 8951 switch1_SB_LUT4_I2_I3[1]
.sym 8952 $PACKER_VCC_NET
.sym 8953 frog_instance.switch1_prev
.sym 8955 frog_y[6]
.sym 8958 vga_instance.v_counter[6]
.sym 8960 frog_y[5]
.sym 8961 frog_instance.switch4_prev_SB_LUT4_I2_O[0]
.sym 8962 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 8964 vga_instance.v_counter[9]
.sym 8968 frog_instance.switch1_prev_SB_LUT4_I1_I0[3]
.sym 8971 frog_instance.switch1_prev
.sym 8972 frog_instance.switch1_prev_SB_LUT4_I1_I0[0]
.sym 8973 switch1_SB_LUT4_I2_I3[1]
.sym 8974 frog_instance.switch1_prev_SB_LUT4_I1_I0[3]
.sym 8977 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 8978 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 8979 vsync_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 8983 vga_instance.v_counter[6]
.sym 8984 vga_instance.v_counter[9]
.sym 8985 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 8986 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[3]
.sym 8989 frog_instance.switch1_prev_SB_LUT4_I1_I0[3]
.sym 8990 frog_instance.frog_y_SB_DFFER_Q_1_D[1]
.sym 8991 frog_instance.switch4_prev_SB_LUT4_I2_O[0]
.sym 9013 $PACKER_VCC_NET
.sym 9014 frog_y[5]
.sym 9015 frog_y[6]
.sym 9017 frog_instance.switch1_prev_SB_LUT4_I1_O
.sym 9018 clk$SB_IO_IN_$glb_clk
.sym 9019 reset$SB_IO_IN
.sym 9024 frog_instance.switch1_prev_SB_LUT4_I1_O_SB_DFFER_E_Q[4]
.sym 9025 frog_instance.switch4_prev_SB_LUT4_I2_I1[0]
.sym 9026 frog_instance.switch1_prev_SB_LUT4_I1_I0[3]
.sym 9027 frog_instance.switch4_prev
.sym 9033 frog_y[5]
.sym 9046 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 9047 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 9048 switch4$SB_IO_IN
.sym 9050 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0[1]
.sym 9052 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 9053 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O[3]
.sym 9054 frog_instance.switch1_prev_SB_LUT4_I1_O_SB_DFFER_E_Q[3]
.sym 9065 frog_y[9]
.sym 9066 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 9067 frog_y[5]
.sym 9068 frog_instance.switch1_prev_SB_LUT4_I1_O_SB_DFFER_E_Q[3]
.sym 9072 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 9073 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 9074 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 9077 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 9083 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 9089 frog_instance.switch1_prev_SB_LUT4_I1_O_SB_DFFER_E_Q[4]
.sym 9093 $nextpnr_ICESTORM_LC_28$O
.sym 9096 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 9099 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I3[1]
.sym 9102 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 9105 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I3[2]
.sym 9107 frog_instance.switch1_prev_SB_LUT4_I1_O_SB_DFFER_E_Q[3]
.sym 9111 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[3]
.sym 9114 frog_instance.switch1_prev_SB_LUT4_I1_O_SB_DFFER_E_Q[4]
.sym 9118 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 9119 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 9120 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 9121 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[3]
.sym 9124 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 9127 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 9130 frog_y[5]
.sym 9131 frog_instance.switch1_prev_SB_LUT4_I1_O_SB_DFFER_E_Q[3]
.sym 9132 frog_y[9]
.sym 9136 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 9137 frog_y[5]
.sym 9139 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 9141 clk$SB_IO_IN_$glb_clk
.sym 9142 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 9143 switch4_SB_LUT4_I3_O
.sym 9145 switch4_SB_LUT4_I3_I1_SB_LUT4_O_I0[1]
.sym 9146 frog_instance.db4.state_SB_DFFE_Q_E
.sym 9149 switch4_SB_LUT4_I3_I1[1]
.sym 9150 frog_instance.db4.state_SB_DFFE_Q_E
.sym 9167 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 9172 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 9175 vga_instance.sprite_y[2]
.sym 9184 vga_instance.v_counter[6]
.sym 9185 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0[2]
.sym 9187 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[0]
.sym 9188 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0[1]
.sym 9189 vga_instance.v_counter[9]
.sym 9190 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 9192 frog_y[9]
.sym 9194 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 9195 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0[2]
.sym 9196 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 9198 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0[3]
.sym 9199 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[3]
.sym 9200 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 9204 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0[0]
.sym 9206 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 9207 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 9208 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0[0]
.sym 9210 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0[1]
.sym 9213 vga_instance.sprite_pixel_SB_DFFSR_Q_R
.sym 9214 frog_instance.switch1_prev_SB_LUT4_I1_O_SB_DFFER_E_Q[3]
.sym 9215 frog_y[5]
.sym 9219 vga_instance.v_counter[6]
.sym 9220 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 9223 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0[3]
.sym 9224 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0[2]
.sym 9225 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0[0]
.sym 9226 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0[1]
.sym 9235 vga_instance.v_counter[9]
.sym 9237 frog_y[9]
.sym 9241 frog_y[5]
.sym 9242 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 9243 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 9244 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 9247 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0[1]
.sym 9248 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0[0]
.sym 9249 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0[2]
.sym 9250 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 9253 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 9254 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[0]
.sym 9255 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[3]
.sym 9256 frog_instance.switch1_prev_SB_LUT4_I1_O_SB_DFFER_E_Q[3]
.sym 9264 clk$SB_IO_IN_$glb_clk
.sym 9265 vga_instance.sprite_pixel_SB_DFFSR_Q_R
.sym 9266 switch4_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 9267 switch4_SB_LUT4_I3_I1_SB_LUT4_O_I0[2]
.sym 9268 switch4_SB_LUT4_I3_I1_SB_LUT4_O_I0[0]
.sym 9269 switch4_SB_LUT4_I3_I1[0]
.sym 9270 switch4_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 9273 frog_instance.db4.counter[1]
.sym 9282 vga_instance.sprite_pixel_SB_DFFSR_Q_R
.sym 9285 switch4_SB_LUT4_I3_O
.sym 9300 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 9307 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 9308 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 9309 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 9311 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 9312 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 9317 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 9319 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 9320 vga_instance.sprite_y[2]
.sym 9322 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 9327 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 9328 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 9331 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 9334 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O[3]
.sym 9336 vga_instance.sprite_pixel_SB_DFFSR_Q_R
.sym 9337 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 9340 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 9341 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 9342 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 9343 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 9358 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 9359 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O[3]
.sym 9360 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 9361 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 9364 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 9365 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 9366 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 9367 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 9370 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 9371 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 9372 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 9373 vga_instance.sprite_y[2]
.sym 9387 clk$SB_IO_IN_$glb_clk
.sym 9388 vga_instance.sprite_pixel_SB_DFFSR_Q_R
.sym 9392 frog_instance.db4.counter[0]
.sym 9442 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 9445 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 9447 vga_instance.sprite_y[2]
.sym 9448 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 9487 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 9488 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 9489 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 9490 vga_instance.sprite_y[2]
.sym 10228 frog_instance.db1.counter[2]
.sym 10229 frog_instance.db1.counter[3]
.sym 10230 frog_instance.db1.counter[4]
.sym 10231 frog_instance.db1.counter[5]
.sym 10232 frog_instance.db1.counter[6]
.sym 10233 frog_instance.db1.counter[7]
.sym 10277 frog_instance.db1.counter[1]
.sym 10286 frog_instance.db1.counter[2]
.sym 10287 frog_instance.db1.counter[3]
.sym 10288 frog_instance.db1.counter[4]
.sym 10289 frog_instance.db1.counter[5]
.sym 10291 frog_instance.db1.counter[0]
.sym 10292 frog_instance.db1.counter[8]
.sym 10299 frog_instance.db1.counter[7]
.sym 10308 frog_instance.db1.counter[1]
.sym 10309 frog_instance.db1.counter[0]
.sym 10319 frog_instance.db1.counter[3]
.sym 10320 frog_instance.db1.counter[1]
.sym 10321 frog_instance.db1.counter[0]
.sym 10322 frog_instance.db1.counter[2]
.sym 10337 frog_instance.db1.counter[7]
.sym 10338 frog_instance.db1.counter[8]
.sym 10339 frog_instance.db1.counter[4]
.sym 10340 frog_instance.db1.counter[5]
.sym 10343 frog_instance.db1.counter[0]
.sym 10348 clk$SB_IO_IN_$glb_clk
.sym 10349 switch1_SB_LUT4_I3_O_$glb_sr
.sym 10354 frog_instance.db1.counter[8]
.sym 10355 frog_instance.db1.counter[9]
.sym 10356 frog_instance.db1.counter[10]
.sym 10357 frog_instance.db1.counter[11]
.sym 10358 frog_instance.db1.counter[12]
.sym 10359 frog_instance.db1.counter[13]
.sym 10360 frog_instance.db1.counter[14]
.sym 10361 frog_instance.db1.counter[15]
.sym 10379 green[0]$SB_IO_OUT
.sym 10409 blue[0]$SB_IO_OUT
.sym 10420 vsync_SB_LUT4_O_I0[2]
.sym 10433 frog_instance.db1.state_SB_DFFE_Q_E
.sym 10435 switch1$SB_IO_IN
.sym 10436 switch1_SB_LUT4_I2_I3_SB_LUT4_O_I0[0]
.sym 10437 switch1_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 10442 switch1_SB_LUT4_I2_I3_SB_LUT4_O_I0[1]
.sym 10451 frog_instance.db1.counter[12]
.sym 10452 frog_instance.db1.counter[13]
.sym 10453 switch1_SB_LUT4_I2_I3[0]
.sym 10456 switch1_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 10457 frog_instance.db1.counter[10]
.sym 10458 frog_instance.db1.counter[11]
.sym 10459 switch1_SB_LUT4_I2_I3[1]
.sym 10460 switch1_SB_LUT4_I2_I3_SB_LUT4_O_I0[2]
.sym 10461 switch1_SB_LUT4_I2_I3_SB_LUT4_O_I0[3]
.sym 10470 frog_instance.db1.counter[13]
.sym 10471 frog_instance.db1.counter[12]
.sym 10472 frog_instance.db1.counter[10]
.sym 10473 frog_instance.db1.counter[11]
.sym 10476 switch1_SB_LUT4_I2_I3[0]
.sym 10478 switch1$SB_IO_IN
.sym 10479 switch1_SB_LUT4_I2_I3[1]
.sym 10488 switch1$SB_IO_IN
.sym 10495 switch1_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 10497 switch1_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 10500 switch1_SB_LUT4_I2_I3_SB_LUT4_O_I0[1]
.sym 10501 switch1_SB_LUT4_I2_I3_SB_LUT4_O_I0[0]
.sym 10502 switch1_SB_LUT4_I2_I3_SB_LUT4_O_I0[2]
.sym 10503 switch1_SB_LUT4_I2_I3_SB_LUT4_O_I0[3]
.sym 10506 switch1_SB_LUT4_I2_I3[1]
.sym 10507 switch1$SB_IO_IN
.sym 10509 switch1_SB_LUT4_I2_I3[0]
.sym 10510 frog_instance.db1.state_SB_DFFE_Q_E
.sym 10511 clk$SB_IO_IN_$glb_clk
.sym 10513 frog_instance.db1.counter[16]
.sym 10514 frog_instance.db1.counter[17]
.sym 10515 frog_instance.db1.counter[18]
.sym 10516 frog_instance.db1.counter[19]
.sym 10518 switch1_SB_LUT4_I2_I3_SB_LUT4_O_I0[2]
.sym 10519 switch1_SB_LUT4_I2_I3_SB_LUT4_O_I0[3]
.sym 10542 $PACKER_VCC_NET
.sym 10558 $PACKER_VCC_NET
.sym 10561 vsync_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 10571 vga_instance.h_counter[9]
.sym 10578 vga_instance.h_counter[8]
.sym 10586 $nextpnr_ICESTORM_LC_7$O
.sym 10588 vsync_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 10592 vsync_SB_LUT4_O_I0_SB_LUT4_I0_I2[1]
.sym 10594 $PACKER_VCC_NET
.sym 10595 vga_instance.h_counter[8]
.sym 10598 $nextpnr_ICESTORM_LC_8$I3
.sym 10600 vga_instance.h_counter[9]
.sym 10608 $nextpnr_ICESTORM_LC_8$I3
.sym 10638 frog_instance.frog_x_SB_DFFER_Q_2_D[2]
.sym 10639 frog_instance.frog_x_SB_DFFER_Q_2_D[3]
.sym 10640 frog_instance.frog_x_SB_DFFER_Q_2_D[4]
.sym 10641 frog_instance.frog_x_SB_DFFER_Q_2_D[5]
.sym 10642 frog_x[5]
.sym 10654 switch1$SB_IO_IN
.sym 10665 reset$SB_IO_IN
.sym 10668 $PACKER_VCC_NET
.sym 10678 vga_instance.h_counter[8]
.sym 10680 vga_instance.h_counter[9]
.sym 10681 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[4]
.sym 10685 vga_instance.h_counter[6]
.sym 10686 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 10687 vsync_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 10688 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[3]
.sym 10690 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[5]
.sym 10691 vga_instance.h_counter[5]
.sym 10692 frog_instance.frog_x_SB_DFFER_Q_2_D[1]
.sym 10695 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[2]
.sym 10699 frog_x[5]
.sym 10702 frog_x[6]
.sym 10703 frog_instance.frog_x_SB_DFFER_Q_2_D[2]
.sym 10704 frog_instance.frog_x_SB_DFFER_Q_2_D[3]
.sym 10705 frog_instance.frog_x_SB_DFFER_Q_2_D[4]
.sym 10706 frog_instance.frog_x_SB_DFFER_Q_2_D[5]
.sym 10707 frog_x[5]
.sym 10709 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 10711 vga_instance.h_counter[5]
.sym 10712 frog_x[5]
.sym 10715 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 10717 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 10718 vga_instance.h_counter[6]
.sym 10719 frog_instance.frog_x_SB_DFFER_Q_2_D[1]
.sym 10721 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 10723 vsync_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 10724 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[2]
.sym 10725 frog_instance.frog_x_SB_DFFER_Q_2_D[2]
.sym 10727 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 10729 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[3]
.sym 10730 vga_instance.h_counter[8]
.sym 10731 frog_instance.frog_x_SB_DFFER_Q_2_D[3]
.sym 10733 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 10735 vga_instance.h_counter[9]
.sym 10736 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[4]
.sym 10737 frog_instance.frog_x_SB_DFFER_Q_2_D[4]
.sym 10739 $nextpnr_ICESTORM_LC_19$I3
.sym 10741 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[5]
.sym 10743 frog_instance.frog_x_SB_DFFER_Q_2_D[5]
.sym 10749 $nextpnr_ICESTORM_LC_19$I3
.sym 10752 frog_x[5]
.sym 10755 frog_x[6]
.sym 10760 frog_x[6]
.sym 10761 $PACKER_VCC_NET
.sym 10762 frog_x[8]
.sym 10764 frog_instance.switch3_prev_SB_LUT4_I2_I1[0]
.sym 10765 frog_instance.switch2_prev_SB_LUT4_I1_O
.sym 10766 frog_instance.switch2_prev
.sym 10802 frog_instance.frog_x_SB_DFFER_Q_2_D[2]
.sym 10803 frog_instance.frog_x_SB_DFFER_Q_2_D[3]
.sym 10804 frog_instance.frog_x_SB_DFFER_Q_2_D[4]
.sym 10806 frog_x[5]
.sym 10810 frog_instance.frog_x_SB_DFFER_Q_1_D_SB_LUT4_O_I1[2]
.sym 10811 frog_instance.switch2_prev_SB_LUT4_I1_O
.sym 10812 frog_x[9]
.sym 10813 reset$SB_IO_IN
.sym 10815 frog_instance.frog_x_SB_DFFER_Q_2_D[1]
.sym 10817 frog_x[6]
.sym 10818 $PACKER_VCC_NET
.sym 10819 frog_instance.frog_x_SB_DFFER_Q_1_D_SB_LUT4_O_I1[3]
.sym 10820 frog_instance.switch2_prev_SB_LUT4_I1_I0[3]
.sym 10822 frog_x[7]
.sym 10825 frog_instance.frog_x_SB_DFFER_Q_1_D_SB_LUT4_O_I1[1]
.sym 10826 $PACKER_VCC_NET
.sym 10827 frog_x[8]
.sym 10828 frog_instance.switch2_prev_SB_LUT4_I1_I0[3]
.sym 10832 $nextpnr_ICESTORM_LC_18$O
.sym 10835 frog_x[5]
.sym 10838 frog_instance.frog_x_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 10840 $PACKER_VCC_NET
.sym 10841 frog_x[6]
.sym 10842 frog_x[5]
.sym 10844 frog_instance.frog_x_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 10846 $PACKER_VCC_NET
.sym 10847 frog_x[7]
.sym 10848 frog_instance.frog_x_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 10850 frog_instance.frog_x_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 10852 frog_x[8]
.sym 10853 $PACKER_VCC_NET
.sym 10854 frog_instance.frog_x_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 10857 frog_instance.switch2_prev_SB_LUT4_I1_I0[3]
.sym 10858 frog_x[9]
.sym 10859 frog_instance.frog_x_SB_DFFER_Q_2_D[4]
.sym 10860 frog_instance.frog_x_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 10863 frog_instance.frog_x_SB_DFFER_Q_2_D[3]
.sym 10864 frog_instance.switch2_prev_SB_LUT4_I1_I0[3]
.sym 10865 frog_instance.frog_x_SB_DFFER_Q_1_D_SB_LUT4_O_I1[3]
.sym 10870 frog_instance.frog_x_SB_DFFER_Q_1_D_SB_LUT4_O_I1[2]
.sym 10871 frog_instance.frog_x_SB_DFFER_Q_2_D[2]
.sym 10872 frog_instance.switch2_prev_SB_LUT4_I1_I0[3]
.sym 10875 frog_instance.switch2_prev_SB_LUT4_I1_I0[3]
.sym 10876 frog_instance.frog_x_SB_DFFER_Q_2_D[1]
.sym 10878 frog_instance.frog_x_SB_DFFER_Q_1_D_SB_LUT4_O_I1[1]
.sym 10879 frog_instance.switch2_prev_SB_LUT4_I1_O
.sym 10880 clk$SB_IO_IN_$glb_clk
.sym 10881 reset$SB_IO_IN
.sym 10886 frog_instance.switch2_prev_SB_LUT4_I1_I0[3]
.sym 10895 reset$SB_IO_IN
.sym 10897 frog_x[8]
.sym 10901 reset$SB_IO_IN
.sym 10904 frog_x[9]
.sym 10905 $PACKER_VCC_NET
.sym 10906 $PACKER_VCC_NET
.sym 10914 frog_instance.switch2_prev_SB_LUT4_I1_O
.sym 10925 $PACKER_VCC_NET
.sym 10929 frog_y[5]
.sym 10932 frog_y[6]
.sym 10935 frog_y[9]
.sym 10937 frog_y[5]
.sym 10939 frog_y[7]
.sym 10944 frog_y[8]
.sym 10947 frog_instance.switch1_prev_SB_LUT4_I1_O
.sym 10955 $nextpnr_ICESTORM_LC_21$O
.sym 10957 frog_y[5]
.sym 10961 frog_instance.frog_y_SB_DFFER_Q_1_D_SB_LUT4_O_I3[2]
.sym 10963 frog_y[6]
.sym 10965 frog_y[5]
.sym 10967 frog_instance.frog_y_SB_DFFER_Q_1_D_SB_LUT4_O_I3[3]
.sym 10970 frog_y[7]
.sym 10971 frog_instance.frog_y_SB_DFFER_Q_1_D_SB_LUT4_O_I3[2]
.sym 10973 frog_instance.frog_y_SB_DFFER_Q_1_D_SB_LUT4_O_I3[4]
.sym 10976 frog_y[8]
.sym 10977 frog_instance.frog_y_SB_DFFER_Q_1_D_SB_LUT4_O_I3[3]
.sym 10979 $nextpnr_ICESTORM_LC_22$I3
.sym 10981 frog_y[9]
.sym 10983 frog_instance.frog_y_SB_DFFER_Q_1_D_SB_LUT4_O_I3[4]
.sym 10989 $nextpnr_ICESTORM_LC_22$I3
.sym 10992 $PACKER_VCC_NET
.sym 11000 frog_instance.switch1_prev_SB_LUT4_I1_O
.sym 11006 frog_instance.switch3_prev
.sym 11011 switch3_SB_LUT4_I2_I3_SB_LUT4_O_I0[1]
.sym 11024 switch4$SB_IO_IN
.sym 11030 $PACKER_VCC_NET
.sym 11046 frog_y[9]
.sym 11049 frog_instance.frog_y_SB_DFFER_Q_1_D[3]
.sym 11050 frog_instance.frog_y_SB_DFFER_Q_1_D[4]
.sym 11051 frog_instance.frog_y_SB_DFFER_Q_1_D[0]
.sym 11052 frog_y[5]
.sym 11057 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 11060 frog_instance.switch1_prev_SB_LUT4_I1_I0[3]
.sym 11063 frog_y[6]
.sym 11064 frog_instance.switch1_prev_SB_LUT4_I1_O
.sym 11066 $PACKER_VCC_NET
.sym 11070 frog_y[7]
.sym 11073 frog_instance.switch4_prev_SB_LUT4_I2_O_SB_LUT4_I3_I1[3]
.sym 11074 frog_y[8]
.sym 11075 reset$SB_IO_IN
.sym 11078 $nextpnr_ICESTORM_LC_29$O
.sym 11081 frog_y[5]
.sym 11084 frog_instance.frog_y_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 11086 $PACKER_VCC_NET
.sym 11087 frog_y[6]
.sym 11088 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 11090 frog_instance.frog_y_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 11092 frog_y[7]
.sym 11093 $PACKER_VCC_NET
.sym 11094 frog_instance.frog_y_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 11096 frog_instance.frog_y_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 11098 $PACKER_VCC_NET
.sym 11099 frog_y[8]
.sym 11100 frog_instance.frog_y_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 11103 frog_y[9]
.sym 11104 frog_instance.switch1_prev_SB_LUT4_I1_I0[3]
.sym 11105 frog_instance.frog_y_SB_DFFER_Q_1_D[4]
.sym 11106 frog_instance.frog_y_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 11110 frog_y[5]
.sym 11116 frog_instance.frog_y_SB_DFFER_Q_1_D[0]
.sym 11121 frog_instance.frog_y_SB_DFFER_Q_1_D[3]
.sym 11123 frog_instance.switch1_prev_SB_LUT4_I1_I0[3]
.sym 11124 frog_instance.switch4_prev_SB_LUT4_I2_O_SB_LUT4_I3_I1[3]
.sym 11125 frog_instance.switch1_prev_SB_LUT4_I1_O
.sym 11126 clk$SB_IO_IN_$glb_clk
.sym 11127 reset$SB_IO_IN
.sym 11130 switch3_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 11132 switch3_SB_LUT4_I2_I3_SB_LUT4_O_I0[0]
.sym 11133 switch3_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 11135 switch3_SB_LUT4_I2_I3[0]
.sym 11150 frog_y[9]
.sym 11151 reset$SB_IO_IN
.sym 11157 reset$SB_IO_IN
.sym 11161 reset$SB_IO_IN
.sym 11173 reset$SB_IO_IN
.sym 11174 frog_instance.frog_y_SB_DFFER_Q_1_D[0]
.sym 11175 switch4_SB_LUT4_I3_I1[1]
.sym 11176 frog_instance.switch4_prev_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 11178 $PACKER_VCC_NET
.sym 11181 frog_y[9]
.sym 11182 frog_instance.switch4_prev_SB_LUT4_I2_I1[0]
.sym 11184 frog_instance.switch1_prev_SB_LUT4_I1_O_SB_DFFER_E_Q[3]
.sym 11186 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 11188 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 11190 $PACKER_VCC_NET
.sym 11192 frog_instance.switch4_prev
.sym 11197 frog_instance.switch1_prev_SB_LUT4_I1_O_SB_DFFER_E_Q[4]
.sym 11201 $nextpnr_ICESTORM_LC_25$O
.sym 11203 frog_instance.frog_y_SB_DFFER_Q_1_D[0]
.sym 11207 frog_instance.switch4_prev_SB_LUT4_I2_I1_SB_LUT4_O_I3[1]
.sym 11209 $PACKER_VCC_NET
.sym 11210 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 11213 frog_instance.switch4_prev_SB_LUT4_I2_I1_SB_LUT4_O_I3[2]
.sym 11215 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 11216 $PACKER_VCC_NET
.sym 11219 frog_instance.switch4_prev_SB_LUT4_I2_I1_SB_LUT4_O_I3[3]
.sym 11221 frog_instance.switch1_prev_SB_LUT4_I1_O_SB_DFFER_E_Q[3]
.sym 11222 $PACKER_VCC_NET
.sym 11225 frog_instance.switch4_prev_SB_LUT4_I2_I1_SB_LUT4_O_I2[3]
.sym 11227 frog_instance.switch1_prev_SB_LUT4_I1_O_SB_DFFER_E_Q[4]
.sym 11229 frog_y[9]
.sym 11232 frog_instance.switch4_prev_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 11233 frog_instance.switch1_prev_SB_LUT4_I1_O_SB_DFFER_E_Q[3]
.sym 11234 frog_y[9]
.sym 11235 frog_instance.switch4_prev_SB_LUT4_I2_I1_SB_LUT4_O_I2[3]
.sym 11238 frog_instance.switch4_prev_SB_LUT4_I2_I1[0]
.sym 11239 frog_instance.switch4_prev
.sym 11240 switch4_SB_LUT4_I3_I1[1]
.sym 11247 switch4_SB_LUT4_I3_I1[1]
.sym 11249 clk$SB_IO_IN_$glb_clk
.sym 11250 reset$SB_IO_IN
.sym 11253 frog_instance.db4.counter[2]
.sym 11254 frog_instance.db4.counter[3]
.sym 11255 frog_instance.db4.counter[4]
.sym 11256 frog_instance.db4.counter[5]
.sym 11257 frog_instance.db4.counter[6]
.sym 11258 frog_instance.db4.counter[7]
.sym 11281 frog_instance.db4.counter[0]
.sym 11285 switch3_SB_LUT4_I2_I3[0]
.sym 11295 switch4_SB_LUT4_I3_I1[0]
.sym 11298 switch4_SB_LUT4_I3_I1[1]
.sym 11300 switch4$SB_IO_IN
.sym 11303 frog_instance.db4.state_SB_DFFE_Q_E
.sym 11315 frog_instance.db4.state_SB_DFFE_Q_E
.sym 11316 frog_instance.db4.counter[8]
.sym 11320 frog_instance.db4.counter[4]
.sym 11321 frog_instance.db4.counter[5]
.sym 11323 frog_instance.db4.counter[7]
.sym 11325 switch4_SB_LUT4_I3_I1[1]
.sym 11326 switch4_SB_LUT4_I3_I1[0]
.sym 11328 switch4$SB_IO_IN
.sym 11337 frog_instance.db4.counter[5]
.sym 11338 frog_instance.db4.counter[4]
.sym 11339 frog_instance.db4.counter[7]
.sym 11340 frog_instance.db4.counter[8]
.sym 11345 frog_instance.db4.state_SB_DFFE_Q_E
.sym 11362 switch4$SB_IO_IN
.sym 11367 switch4$SB_IO_IN
.sym 11368 switch4_SB_LUT4_I3_I1[1]
.sym 11369 switch4_SB_LUT4_I3_I1[0]
.sym 11371 frog_instance.db4.state_SB_DFFE_Q_E
.sym 11372 clk$SB_IO_IN_$glb_clk
.sym 11374 frog_instance.db4.counter[8]
.sym 11375 frog_instance.db4.counter[9]
.sym 11376 frog_instance.db4.counter[10]
.sym 11377 frog_instance.db4.counter[11]
.sym 11378 frog_instance.db4.counter[12]
.sym 11379 frog_instance.db4.counter[13]
.sym 11380 frog_instance.db4.counter[14]
.sym 11381 frog_instance.db4.counter[15]
.sym 11392 reset$SB_IO_IN
.sym 11416 switch4_SB_LUT4_I3_I1_SB_LUT4_O_I0[2]
.sym 11417 frog_instance.db4.counter[2]
.sym 11418 frog_instance.db4.counter[3]
.sym 11421 frog_instance.db4.counter[6]
.sym 11422 frog_instance.db4.counter[1]
.sym 11425 switch4_SB_LUT4_I3_I1_SB_LUT4_O_I0[1]
.sym 11426 frog_instance.db4.counter[0]
.sym 11427 switch4_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 11431 switch4_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 11432 frog_instance.db4.counter[9]
.sym 11433 switch4_SB_LUT4_I3_I1_SB_LUT4_O_I0[0]
.sym 11434 frog_instance.db4.counter[11]
.sym 11435 frog_instance.db4.counter[12]
.sym 11437 frog_instance.db4.counter[14]
.sym 11438 frog_instance.db4.counter[15]
.sym 11441 frog_instance.db4.counter[10]
.sym 11444 frog_instance.db4.counter[13]
.sym 11446 switch4_SB_LUT4_I3_I1_SB_LUT4_O_I0[3]
.sym 11448 frog_instance.db4.counter[6]
.sym 11449 frog_instance.db4.counter[15]
.sym 11450 frog_instance.db4.counter[14]
.sym 11451 frog_instance.db4.counter[9]
.sym 11454 frog_instance.db4.counter[1]
.sym 11455 frog_instance.db4.counter[0]
.sym 11456 frog_instance.db4.counter[3]
.sym 11457 frog_instance.db4.counter[2]
.sym 11461 switch4_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 11462 switch4_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 11466 switch4_SB_LUT4_I3_I1_SB_LUT4_O_I0[1]
.sym 11467 switch4_SB_LUT4_I3_I1_SB_LUT4_O_I0[0]
.sym 11468 switch4_SB_LUT4_I3_I1_SB_LUT4_O_I0[2]
.sym 11469 switch4_SB_LUT4_I3_I1_SB_LUT4_O_I0[3]
.sym 11472 frog_instance.db4.counter[13]
.sym 11473 frog_instance.db4.counter[11]
.sym 11474 frog_instance.db4.counter[12]
.sym 11475 frog_instance.db4.counter[10]
.sym 11490 frog_instance.db4.counter[1]
.sym 11491 frog_instance.db4.counter[0]
.sym 11495 clk$SB_IO_IN_$glb_clk
.sym 11496 switch4_SB_LUT4_I3_O_$glb_sr
.sym 11497 frog_instance.db4.counter[16]
.sym 11498 frog_instance.db4.counter[17]
.sym 11499 frog_instance.db4.counter[18]
.sym 11500 frog_instance.db4.counter[19]
.sym 11501 frog_instance.db3.state_SB_DFFE_Q_E
.sym 11503 switch3_SB_LUT4_I3_O
.sym 11504 switch4_SB_LUT4_I3_I1_SB_LUT4_O_I0[3]
.sym 11557 frog_instance.db4.counter[0]
.sym 11589 frog_instance.db4.counter[0]
.sym 11618 clk$SB_IO_IN_$glb_clk
.sym 11619 switch4_SB_LUT4_I3_O_$glb_sr
.sym 11653 reset$SB_IO_IN
.sym 12137 reset$SB_IO_IN
.sym 12310 blue[0]$SB_IO_OUT
.sym 12313 green[0]$SB_IO_OUT
.sym 12320 green[0]$SB_IO_OUT
.sym 12332 blue[0]$SB_IO_OUT
.sym 12369 blue[0]$SB_IO_OUT
.sym 12378 frog_instance.db1.counter[1]
.sym 12384 frog_instance.db1.counter[7]
.sym 12388 frog_instance.db1.counter[3]
.sym 12392 frog_instance.db1.counter[0]
.sym 12403 frog_instance.db1.counter[2]
.sym 12405 frog_instance.db1.counter[4]
.sym 12406 frog_instance.db1.counter[5]
.sym 12407 frog_instance.db1.counter[6]
.sym 12409 $nextpnr_ICESTORM_LC_20$O
.sym 12412 frog_instance.db1.counter[0]
.sym 12415 frog_instance.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 12418 frog_instance.db1.counter[1]
.sym 12421 frog_instance.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 12423 frog_instance.db1.counter[2]
.sym 12425 frog_instance.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 12427 frog_instance.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 12429 frog_instance.db1.counter[3]
.sym 12431 frog_instance.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 12433 frog_instance.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 12435 frog_instance.db1.counter[4]
.sym 12437 frog_instance.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 12439 frog_instance.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 12441 frog_instance.db1.counter[5]
.sym 12443 frog_instance.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 12445 frog_instance.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 12447 frog_instance.db1.counter[6]
.sym 12449 frog_instance.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 12451 frog_instance.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 12454 frog_instance.db1.counter[7]
.sym 12455 frog_instance.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 12457 clk$SB_IO_IN_$glb_clk
.sym 12458 switch1_SB_LUT4_I3_O_$glb_sr
.sym 12492 switch1_SB_LUT4_I3_O
.sym 12527 frog_instance.db1.counter[6]
.sym 12535 frog_instance.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 12540 frog_instance.db1.counter[8]
.sym 12542 frog_instance.db1.counter[10]
.sym 12544 frog_instance.db1.counter[12]
.sym 12551 frog_instance.db1.counter[11]
.sym 12561 frog_instance.db1.counter[13]
.sym 12562 frog_instance.db1.counter[14]
.sym 12565 frog_instance.db1.counter[9]
.sym 12571 frog_instance.db1.counter[15]
.sym 12572 frog_instance.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 12575 frog_instance.db1.counter[8]
.sym 12576 frog_instance.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 12578 frog_instance.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 12580 frog_instance.db1.counter[9]
.sym 12582 frog_instance.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 12584 frog_instance.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 12587 frog_instance.db1.counter[10]
.sym 12588 frog_instance.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 12590 frog_instance.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 12592 frog_instance.db1.counter[11]
.sym 12594 frog_instance.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 12596 frog_instance.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 12599 frog_instance.db1.counter[12]
.sym 12600 frog_instance.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 12602 frog_instance.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 12605 frog_instance.db1.counter[13]
.sym 12606 frog_instance.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 12608 frog_instance.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 12611 frog_instance.db1.counter[14]
.sym 12612 frog_instance.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 12614 frog_instance.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 12616 frog_instance.db1.counter[15]
.sym 12618 frog_instance.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 12620 clk$SB_IO_IN_$glb_clk
.sym 12621 switch1_SB_LUT4_I3_O_$glb_sr
.sym 12647 frog_x[5]
.sym 12655 frog_instance.db2.state_SB_DFFE_Q_E
.sym 12658 frog_instance.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 12664 frog_instance.db1.counter[17]
.sym 12665 frog_instance.db1.counter[18]
.sym 12666 frog_instance.db1.counter[19]
.sym 12670 frog_instance.db1.counter[15]
.sym 12672 frog_instance.db1.counter[9]
.sym 12677 frog_instance.db1.counter[14]
.sym 12679 frog_instance.db1.counter[16]
.sym 12692 frog_instance.db1.counter[6]
.sym 12695 frog_instance.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 12698 frog_instance.db1.counter[16]
.sym 12699 frog_instance.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 12701 frog_instance.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 12704 frog_instance.db1.counter[17]
.sym 12705 frog_instance.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 12707 frog_instance.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 12710 frog_instance.db1.counter[18]
.sym 12711 frog_instance.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 12714 frog_instance.db1.counter[19]
.sym 12717 frog_instance.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 12726 frog_instance.db1.counter[17]
.sym 12727 frog_instance.db1.counter[6]
.sym 12728 frog_instance.db1.counter[14]
.sym 12729 frog_instance.db1.counter[16]
.sym 12732 frog_instance.db1.counter[9]
.sym 12733 frog_instance.db1.counter[15]
.sym 12734 frog_instance.db1.counter[18]
.sym 12735 frog_instance.db1.counter[19]
.sym 12743 clk$SB_IO_IN_$glb_clk
.sym 12744 switch1_SB_LUT4_I3_O_$glb_sr
.sym 12787 frog_x[6]
.sym 12788 frog_instance.switch2_prev_SB_LUT4_I1_O
.sym 12789 frog_x[8]
.sym 12800 frog_x[5]
.sym 12806 reset$SB_IO_IN
.sym 12808 frog_x[7]
.sym 12814 frog_x[9]
.sym 12818 $nextpnr_ICESTORM_LC_11$O
.sym 12820 frog_x[5]
.sym 12824 frog_instance.frog_x_SB_DFFER_Q_2_D_SB_LUT4_O_I3[2]
.sym 12827 frog_x[6]
.sym 12830 frog_instance.frog_x_SB_DFFER_Q_2_D_SB_LUT4_O_I3[3]
.sym 12833 frog_x[7]
.sym 12834 frog_instance.frog_x_SB_DFFER_Q_2_D_SB_LUT4_O_I3[2]
.sym 12836 frog_instance.frog_x_SB_DFFER_Q_2_D_SB_LUT4_O_I3[4]
.sym 12839 frog_x[8]
.sym 12840 frog_instance.frog_x_SB_DFFER_Q_2_D_SB_LUT4_O_I3[3]
.sym 12842 $nextpnr_ICESTORM_LC_12$I3
.sym 12844 frog_x[9]
.sym 12846 frog_instance.frog_x_SB_DFFER_Q_2_D_SB_LUT4_O_I3[4]
.sym 12852 $nextpnr_ICESTORM_LC_12$I3
.sym 12856 frog_x[5]
.sym 12865 frog_instance.switch2_prev_SB_LUT4_I1_O
.sym 12866 clk$SB_IO_IN_$glb_clk
.sym 12867 reset$SB_IO_IN
.sym 12869 switch2_SB_LUT4_I3_I1_SB_LUT4_O_I0[1]
.sym 12871 switch2_SB_LUT4_I3_I1[2]
.sym 12872 frog_instance.db2.state_SB_DFFE_Q_E
.sym 12873 switch2_SB_LUT4_I3_O
.sym 12874 switch2_SB_LUT4_I3_I1[0]
.sym 12884 frog_instance.switch2_prev_SB_LUT4_I1_O
.sym 12891 blue[0]$SB_IO_OUT
.sym 12913 reset$SB_IO_IN
.sym 12914 frog_x[9]
.sym 12915 frog_x[7]
.sym 12916 frog_instance.frog_x_SB_LUT4_O_1_I3[0]
.sym 12919 $PACKER_VCC_NET
.sym 12920 frog_x[8]
.sym 12921 frog_instance.switch2_prev_SB_LUT4_I1_I0[3]
.sym 12922 frog_instance.frog_x_SB_LUT4_O_1_I3[2]
.sym 12923 frog_x[5]
.sym 12924 frog_instance.frog_x_SB_LUT4_O_1_I3[0]
.sym 12925 frog_instance.switch2_prev_SB_LUT4_I1_I0[0]
.sym 12926 frog_x[6]
.sym 12929 frog_instance.switch3_prev_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 12939 switch2_SB_LUT4_I3_I1[0]
.sym 12940 frog_instance.switch2_prev
.sym 12941 $nextpnr_ICESTORM_LC_23$O
.sym 12943 frog_x[5]
.sym 12947 frog_instance.switch3_prev_SB_LUT4_I2_I1_SB_LUT4_O_I3[1]
.sym 12950 frog_x[6]
.sym 12951 frog_instance.frog_x_SB_LUT4_O_1_I3[0]
.sym 12953 frog_instance.switch3_prev_SB_LUT4_I2_I1_SB_LUT4_O_I3[2]
.sym 12955 $PACKER_VCC_NET
.sym 12956 frog_x[7]
.sym 12959 frog_instance.switch3_prev_SB_LUT4_I2_I1_SB_LUT4_O_I3[3]
.sym 12961 frog_x[8]
.sym 12962 $PACKER_VCC_NET
.sym 12963 frog_instance.frog_x_SB_LUT4_O_1_I3[2]
.sym 12965 frog_instance.switch3_prev_SB_LUT4_I2_I1_SB_LUT4_O_I2[3]
.sym 12967 frog_x[9]
.sym 12972 frog_x[9]
.sym 12973 frog_instance.switch3_prev_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 12974 frog_instance.frog_x_SB_LUT4_O_1_I3[0]
.sym 12975 frog_instance.switch3_prev_SB_LUT4_I2_I1_SB_LUT4_O_I2[3]
.sym 12978 frog_instance.switch2_prev_SB_LUT4_I1_I0[0]
.sym 12979 frog_instance.switch2_prev_SB_LUT4_I1_I0[3]
.sym 12980 frog_instance.switch2_prev
.sym 12981 switch2_SB_LUT4_I3_I1[0]
.sym 12984 switch2_SB_LUT4_I3_I1[0]
.sym 12989 clk$SB_IO_IN_$glb_clk
.sym 12990 reset$SB_IO_IN
.sym 12993 switch2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 12994 switch3_SB_LUT4_I2_I3_SB_LUT4_O_I0[2]
.sym 12995 switch2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 12996 switch2_SB_LUT4_I3_I1_SB_LUT4_O_I0[0]
.sym 12997 frog_instance.db3.counter[0]
.sym 13002 switch3_SB_LUT4_I3_O
.sym 13004 switch2$SB_IO_IN
.sym 13010 switch2_SB_LUT4_I3_I1_SB_LUT4_O_I0[2]
.sym 13020 switch3_SB_LUT4_I2_I3[1]
.sym 13022 switch3$SB_IO_IN
.sym 13041 frog_instance.switch3_prev
.sym 13044 switch3_SB_LUT4_I2_I3[1]
.sym 13045 frog_instance.switch3_prev_SB_LUT4_I2_I1[0]
.sym 13089 frog_instance.switch3_prev_SB_LUT4_I2_I1[0]
.sym 13091 frog_instance.switch3_prev
.sym 13092 switch3_SB_LUT4_I2_I3[1]
.sym 13115 frog_instance.db3.counter[1]
.sym 13116 frog_instance.db3.counter[2]
.sym 13117 frog_instance.db3.counter[3]
.sym 13118 frog_instance.db3.counter[4]
.sym 13119 frog_instance.db3.counter[5]
.sym 13120 frog_instance.db3.counter[6]
.sym 13121 frog_instance.db3.counter[7]
.sym 13140 switch3_SB_LUT4_I2_I3_SB_LUT4_O_I0[2]
.sym 13159 reset$SB_IO_IN
.sym 13171 frog_instance.db3.counter[8]
.sym 13178 frog_instance.db3.counter[7]
.sym 13180 switch3_SB_LUT4_I2_I3[1]
.sym 13183 frog_instance.db3.counter[4]
.sym 13184 frog_instance.db3.counter[5]
.sym 13195 switch3_SB_LUT4_I2_I3[1]
.sym 13224 frog_instance.db3.counter[8]
.sym 13225 frog_instance.db3.counter[7]
.sym 13226 frog_instance.db3.counter[5]
.sym 13227 frog_instance.db3.counter[4]
.sym 13235 clk$SB_IO_IN_$glb_clk
.sym 13236 reset$SB_IO_IN
.sym 13237 frog_instance.db3.counter[8]
.sym 13238 frog_instance.db3.counter[9]
.sym 13239 frog_instance.db3.counter[10]
.sym 13240 frog_instance.db3.counter[11]
.sym 13241 frog_instance.db3.counter[12]
.sym 13242 frog_instance.db3.counter[13]
.sym 13243 frog_instance.db3.counter[14]
.sym 13244 frog_instance.db3.counter[15]
.sym 13284 switch3_SB_LUT4_I2_I3_SB_LUT4_O_I0[1]
.sym 13288 switch3_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 13290 switch3_SB_LUT4_I2_I3_SB_LUT4_O_I0[0]
.sym 13291 switch3_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 13292 frog_instance.db3.counter[6]
.sym 13300 switch3_SB_LUT4_I2_I3_SB_LUT4_O_I0[2]
.sym 13301 switch3_SB_LUT4_I2_I3_SB_LUT4_O_I0[3]
.sym 13303 frog_instance.db3.counter[9]
.sym 13304 frog_instance.db3.counter[10]
.sym 13305 frog_instance.db3.counter[11]
.sym 13306 frog_instance.db3.counter[12]
.sym 13307 frog_instance.db3.counter[13]
.sym 13308 frog_instance.db3.counter[14]
.sym 13309 frog_instance.db3.counter[15]
.sym 13323 frog_instance.db3.counter[15]
.sym 13324 frog_instance.db3.counter[6]
.sym 13325 frog_instance.db3.counter[9]
.sym 13326 frog_instance.db3.counter[14]
.sym 13335 switch3_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 13336 switch3_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 13341 frog_instance.db3.counter[12]
.sym 13342 frog_instance.db3.counter[11]
.sym 13343 frog_instance.db3.counter[10]
.sym 13344 frog_instance.db3.counter[13]
.sym 13353 switch3_SB_LUT4_I2_I3_SB_LUT4_O_I0[3]
.sym 13354 switch3_SB_LUT4_I2_I3_SB_LUT4_O_I0[1]
.sym 13355 switch3_SB_LUT4_I2_I3_SB_LUT4_O_I0[0]
.sym 13356 switch3_SB_LUT4_I2_I3_SB_LUT4_O_I0[2]
.sym 13360 frog_instance.db3.counter[16]
.sym 13361 frog_instance.db3.counter[17]
.sym 13362 frog_instance.db3.counter[18]
.sym 13363 frog_instance.db3.counter[19]
.sym 13367 switch3_SB_LUT4_I2_I3_SB_LUT4_O_I0[3]
.sym 13408 frog_instance.db4.counter[7]
.sym 13411 frog_instance.db4.counter[2]
.sym 13421 frog_instance.db4.counter[4]
.sym 13424 frog_instance.db4.counter[1]
.sym 13428 frog_instance.db4.counter[3]
.sym 13430 frog_instance.db4.counter[5]
.sym 13431 frog_instance.db4.counter[6]
.sym 13432 frog_instance.db4.counter[0]
.sym 13433 $nextpnr_ICESTORM_LC_17$O
.sym 13436 frog_instance.db4.counter[0]
.sym 13439 frog_instance.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 13442 frog_instance.db4.counter[1]
.sym 13445 frog_instance.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 13447 frog_instance.db4.counter[2]
.sym 13449 frog_instance.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 13451 frog_instance.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 13453 frog_instance.db4.counter[3]
.sym 13455 frog_instance.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 13457 frog_instance.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 13460 frog_instance.db4.counter[4]
.sym 13461 frog_instance.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 13463 frog_instance.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 13465 frog_instance.db4.counter[5]
.sym 13467 frog_instance.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 13469 frog_instance.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 13471 frog_instance.db4.counter[6]
.sym 13473 frog_instance.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 13475 frog_instance.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 13478 frog_instance.db4.counter[7]
.sym 13479 frog_instance.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 13481 clk$SB_IO_IN_$glb_clk
.sym 13482 switch4_SB_LUT4_I3_O_$glb_sr
.sym 13507 switch3_SB_LUT4_I2_I3[1]
.sym 13510 switch3$SB_IO_IN
.sym 13519 frog_instance.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 13524 frog_instance.db4.counter[8]
.sym 13528 frog_instance.db4.counter[12]
.sym 13529 frog_instance.db4.counter[13]
.sym 13535 frog_instance.db4.counter[11]
.sym 13541 frog_instance.db4.counter[9]
.sym 13547 frog_instance.db4.counter[15]
.sym 13550 frog_instance.db4.counter[10]
.sym 13554 frog_instance.db4.counter[14]
.sym 13556 frog_instance.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 13559 frog_instance.db4.counter[8]
.sym 13560 frog_instance.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 13562 frog_instance.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 13565 frog_instance.db4.counter[9]
.sym 13566 frog_instance.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 13568 frog_instance.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 13570 frog_instance.db4.counter[10]
.sym 13572 frog_instance.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 13574 frog_instance.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 13576 frog_instance.db4.counter[11]
.sym 13578 frog_instance.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 13580 frog_instance.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 13583 frog_instance.db4.counter[12]
.sym 13584 frog_instance.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 13586 frog_instance.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 13589 frog_instance.db4.counter[13]
.sym 13590 frog_instance.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 13592 frog_instance.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 13594 frog_instance.db4.counter[14]
.sym 13596 frog_instance.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 13598 frog_instance.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 13601 frog_instance.db4.counter[15]
.sym 13602 frog_instance.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 13604 clk$SB_IO_IN_$glb_clk
.sym 13605 switch4_SB_LUT4_I3_O_$glb_sr
.sym 13612 switch3_SB_LUT4_I2_I3[1]
.sym 13642 frog_instance.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 13655 frog_instance.db4.counter[16]
.sym 13657 frog_instance.db4.counter[18]
.sym 13658 switch3_SB_LUT4_I2_I3[0]
.sym 13670 switch3$SB_IO_IN
.sym 13672 frog_instance.db4.counter[17]
.sym 13674 frog_instance.db4.counter[19]
.sym 13677 switch3_SB_LUT4_I2_I3[1]
.sym 13679 frog_instance.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 13681 frog_instance.db4.counter[16]
.sym 13683 frog_instance.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 13685 frog_instance.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 13687 frog_instance.db4.counter[17]
.sym 13689 frog_instance.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 13691 frog_instance.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 13693 frog_instance.db4.counter[18]
.sym 13695 frog_instance.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 13699 frog_instance.db4.counter[19]
.sym 13701 frog_instance.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 13705 switch3_SB_LUT4_I2_I3[1]
.sym 13706 switch3_SB_LUT4_I2_I3[0]
.sym 13707 switch3$SB_IO_IN
.sym 13716 switch3_SB_LUT4_I2_I3[0]
.sym 13717 switch3_SB_LUT4_I2_I3[1]
.sym 13719 switch3$SB_IO_IN
.sym 13722 frog_instance.db4.counter[18]
.sym 13723 frog_instance.db4.counter[19]
.sym 13724 frog_instance.db4.counter[16]
.sym 13725 frog_instance.db4.counter[17]
.sym 13727 clk$SB_IO_IN_$glb_clk
.sym 13728 switch4_SB_LUT4_I3_O_$glb_sr
.sym 13737 frog_instance.db3.state_SB_DFFE_Q_E
.sym 14388 switch3_SB_LUT4_I3_O
.sym 14406 switch3_SB_LUT4_I3_O
.sym 14416 reset$SB_IO_IN
.sym 14418 switch1_SB_LUT4_I3_O
.sym 14422 blue[0]$SB_IO_OUT
.sym 14433 switch1_SB_LUT4_I3_O
.sym 14442 blue[0]$SB_IO_OUT
.sym 14979 frog_instance.db2.counter[2]
.sym 14980 frog_instance.db2.counter[3]
.sym 14981 frog_instance.db2.counter[4]
.sym 14982 frog_instance.db2.counter[5]
.sym 14983 frog_instance.db2.counter[6]
.sym 14984 frog_instance.db2.counter[7]
.sym 14989 switch3$SB_IO_IN
.sym 15018 switch2_SB_LUT4_I3_I1_SB_LUT4_O_I0[2]
.sym 15019 switch2_SB_LUT4_I3_I1_SB_LUT4_O_I0[1]
.sym 15020 frog_instance.db2.state_SB_DFFE_Q_E
.sym 15022 switch2$SB_IO_IN
.sym 15023 switch2_SB_LUT4_I3_I1_SB_LUT4_O_I0[0]
.sym 15029 switch2_SB_LUT4_I3_I1[2]
.sym 15032 switch2_SB_LUT4_I3_I1[0]
.sym 15037 frog_instance.db2.counter[3]
.sym 15038 switch2_SB_LUT4_I3_I1_SB_LUT4_O_I0[3]
.sym 15046 frog_instance.db2.counter[4]
.sym 15047 frog_instance.db2.counter[5]
.sym 15049 frog_instance.db2.counter[7]
.sym 15057 frog_instance.db2.counter[3]
.sym 15058 frog_instance.db2.counter[7]
.sym 15059 frog_instance.db2.counter[4]
.sym 15060 frog_instance.db2.counter[5]
.sym 15069 switch2_SB_LUT4_I3_I1_SB_LUT4_O_I0[0]
.sym 15070 switch2_SB_LUT4_I3_I1_SB_LUT4_O_I0[2]
.sym 15071 switch2_SB_LUT4_I3_I1_SB_LUT4_O_I0[1]
.sym 15072 switch2_SB_LUT4_I3_I1_SB_LUT4_O_I0[3]
.sym 15075 switch2_SB_LUT4_I3_I1[2]
.sym 15077 switch2$SB_IO_IN
.sym 15078 switch2_SB_LUT4_I3_I1[0]
.sym 15081 switch2_SB_LUT4_I3_I1[0]
.sym 15082 switch2$SB_IO_IN
.sym 15084 switch2_SB_LUT4_I3_I1[2]
.sym 15089 switch2$SB_IO_IN
.sym 15097 frog_instance.db2.state_SB_DFFE_Q_E
.sym 15098 clk$SB_IO_IN_$glb_clk
.sym 15100 frog_instance.db2.counter[8]
.sym 15101 frog_instance.db2.counter[9]
.sym 15102 frog_instance.db2.counter[10]
.sym 15103 frog_instance.db2.counter[11]
.sym 15104 frog_instance.db2.counter[12]
.sym 15105 frog_instance.db2.counter[13]
.sym 15106 frog_instance.db2.counter[14]
.sym 15107 frog_instance.db2.counter[15]
.sym 15114 switch2_SB_LUT4_I3_O
.sym 15116 frog_instance.db2.state_SB_DFFE_Q_E
.sym 15124 switch2_SB_LUT4_I3_I1_SB_LUT4_O_I0[3]
.sym 15143 frog_instance.db3.counter[2]
.sym 15144 frog_instance.db3.counter[3]
.sym 15145 switch2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 15147 frog_instance.db2.counter[6]
.sym 15150 frog_instance.db3.counter[1]
.sym 15151 switch2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 15155 frog_instance.db3.counter[0]
.sym 15158 frog_instance.db2.counter[9]
.sym 15159 frog_instance.db2.counter[10]
.sym 15160 frog_instance.db2.counter[11]
.sym 15161 frog_instance.db2.counter[12]
.sym 15162 frog_instance.db2.counter[13]
.sym 15165 frog_instance.db2.counter[8]
.sym 15172 frog_instance.db2.counter[15]
.sym 15186 frog_instance.db2.counter[6]
.sym 15187 frog_instance.db2.counter[13]
.sym 15188 frog_instance.db2.counter[15]
.sym 15189 frog_instance.db2.counter[9]
.sym 15192 frog_instance.db3.counter[3]
.sym 15193 frog_instance.db3.counter[1]
.sym 15194 frog_instance.db3.counter[0]
.sym 15195 frog_instance.db3.counter[2]
.sym 15198 frog_instance.db2.counter[10]
.sym 15199 frog_instance.db2.counter[8]
.sym 15200 frog_instance.db2.counter[12]
.sym 15201 frog_instance.db2.counter[11]
.sym 15204 switch2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 15205 switch2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 15213 frog_instance.db3.counter[0]
.sym 15221 clk$SB_IO_IN_$glb_clk
.sym 15222 switch3_SB_LUT4_I3_O_$glb_sr
.sym 15223 frog_instance.db2.counter[16]
.sym 15224 frog_instance.db2.counter[17]
.sym 15225 frog_instance.db2.counter[18]
.sym 15226 frog_instance.db2.counter[19]
.sym 15229 switch2_SB_LUT4_I3_I1_SB_LUT4_O_I0[3]
.sym 15266 frog_instance.db3.counter[2]
.sym 15268 frog_instance.db3.counter[4]
.sym 15270 frog_instance.db3.counter[0]
.sym 15275 frog_instance.db3.counter[3]
.sym 15278 frog_instance.db3.counter[0]
.sym 15279 frog_instance.db3.counter[7]
.sym 15281 frog_instance.db3.counter[1]
.sym 15286 frog_instance.db3.counter[6]
.sym 15293 frog_instance.db3.counter[5]
.sym 15296 $nextpnr_ICESTORM_LC_27$O
.sym 15298 frog_instance.db3.counter[0]
.sym 15302 frog_instance.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 15305 frog_instance.db3.counter[1]
.sym 15306 frog_instance.db3.counter[0]
.sym 15308 frog_instance.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 15311 frog_instance.db3.counter[2]
.sym 15312 frog_instance.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 15314 frog_instance.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 15316 frog_instance.db3.counter[3]
.sym 15318 frog_instance.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 15320 frog_instance.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 15323 frog_instance.db3.counter[4]
.sym 15324 frog_instance.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 15326 frog_instance.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 15328 frog_instance.db3.counter[5]
.sym 15330 frog_instance.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 15332 frog_instance.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 15335 frog_instance.db3.counter[6]
.sym 15336 frog_instance.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 15338 frog_instance.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 15340 frog_instance.db3.counter[7]
.sym 15342 frog_instance.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 15344 clk$SB_IO_IN_$glb_clk
.sym 15345 switch3_SB_LUT4_I3_O_$glb_sr
.sym 15382 frog_instance.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 15389 frog_instance.db3.counter[10]
.sym 15392 frog_instance.db3.counter[13]
.sym 15396 frog_instance.db3.counter[9]
.sym 15402 frog_instance.db3.counter[15]
.sym 15406 frog_instance.db3.counter[11]
.sym 15407 frog_instance.db3.counter[12]
.sym 15409 frog_instance.db3.counter[14]
.sym 15411 frog_instance.db3.counter[8]
.sym 15419 frog_instance.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 15421 frog_instance.db3.counter[8]
.sym 15423 frog_instance.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 15425 frog_instance.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 15427 frog_instance.db3.counter[9]
.sym 15429 frog_instance.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 15431 frog_instance.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 15434 frog_instance.db3.counter[10]
.sym 15435 frog_instance.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 15437 frog_instance.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 15440 frog_instance.db3.counter[11]
.sym 15441 frog_instance.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 15443 frog_instance.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 15446 frog_instance.db3.counter[12]
.sym 15447 frog_instance.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 15449 frog_instance.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 15452 frog_instance.db3.counter[13]
.sym 15453 frog_instance.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 15455 frog_instance.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 15458 frog_instance.db3.counter[14]
.sym 15459 frog_instance.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 15461 frog_instance.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 15463 frog_instance.db3.counter[15]
.sym 15465 frog_instance.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 15467 clk$SB_IO_IN_$glb_clk
.sym 15468 switch3_SB_LUT4_I3_O_$glb_sr
.sym 15505 frog_instance.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 15518 frog_instance.db3.counter[16]
.sym 15521 frog_instance.db3.counter[19]
.sym 15535 frog_instance.db3.counter[17]
.sym 15536 frog_instance.db3.counter[18]
.sym 15542 frog_instance.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 15544 frog_instance.db3.counter[16]
.sym 15546 frog_instance.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 15548 frog_instance.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 15550 frog_instance.db3.counter[17]
.sym 15552 frog_instance.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 15554 frog_instance.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 15556 frog_instance.db3.counter[18]
.sym 15558 frog_instance.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 15562 frog_instance.db3.counter[19]
.sym 15564 frog_instance.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 15585 frog_instance.db3.counter[18]
.sym 15586 frog_instance.db3.counter[19]
.sym 15587 frog_instance.db3.counter[16]
.sym 15588 frog_instance.db3.counter[17]
.sym 15590 clk$SB_IO_IN_$glb_clk
.sym 15591 switch3_SB_LUT4_I3_O_$glb_sr
.sym 15767 frog_instance.db3.state_SB_DFFE_Q_E
.sym 15771 switch3$SB_IO_IN
.sym 15825 switch3$SB_IO_IN
.sym 15835 frog_instance.db3.state_SB_DFFE_Q_E
.sym 15836 clk$SB_IO_IN_$glb_clk
.sym 16964 frog_instance.db2.counter[0]
.sym 17086 frog_instance.db2.counter[1]
.sym 17090 switch2_SB_LUT4_I3_I1_SB_LUT4_O_I0[2]
.sym 17112 frog_instance.db2.counter[17]
.sym 17134 frog_instance.db2.counter[7]
.sym 17136 frog_instance.db2.counter[0]
.sym 17137 frog_instance.db2.counter[2]
.sym 17139 frog_instance.db2.counter[4]
.sym 17140 frog_instance.db2.counter[5]
.sym 17146 frog_instance.db2.counter[3]
.sym 17151 frog_instance.db2.counter[1]
.sym 17157 frog_instance.db2.counter[6]
.sym 17159 $nextpnr_ICESTORM_LC_6$O
.sym 17162 frog_instance.db2.counter[0]
.sym 17165 frog_instance.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 17168 frog_instance.db2.counter[1]
.sym 17171 frog_instance.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 17173 frog_instance.db2.counter[2]
.sym 17175 frog_instance.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 17177 frog_instance.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 17180 frog_instance.db2.counter[3]
.sym 17181 frog_instance.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 17183 frog_instance.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 17185 frog_instance.db2.counter[4]
.sym 17187 frog_instance.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 17189 frog_instance.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 17191 frog_instance.db2.counter[5]
.sym 17193 frog_instance.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 17195 frog_instance.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 17197 frog_instance.db2.counter[6]
.sym 17199 frog_instance.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 17201 frog_instance.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 17204 frog_instance.db2.counter[7]
.sym 17205 frog_instance.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 17207 clk$SB_IO_IN_$glb_clk
.sym 17208 switch2_SB_LUT4_I3_O_$glb_sr
.sym 17245 frog_instance.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 17254 frog_instance.db2.counter[12]
.sym 17255 frog_instance.db2.counter[13]
.sym 17258 frog_instance.db2.counter[8]
.sym 17261 frog_instance.db2.counter[11]
.sym 17264 frog_instance.db2.counter[14]
.sym 17273 frog_instance.db2.counter[15]
.sym 17275 frog_instance.db2.counter[9]
.sym 17276 frog_instance.db2.counter[10]
.sym 17282 frog_instance.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 17284 frog_instance.db2.counter[8]
.sym 17286 frog_instance.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 17288 frog_instance.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 17290 frog_instance.db2.counter[9]
.sym 17292 frog_instance.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 17294 frog_instance.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 17296 frog_instance.db2.counter[10]
.sym 17298 frog_instance.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 17300 frog_instance.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 17302 frog_instance.db2.counter[11]
.sym 17304 frog_instance.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 17306 frog_instance.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 17309 frog_instance.db2.counter[12]
.sym 17310 frog_instance.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 17312 frog_instance.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 17315 frog_instance.db2.counter[13]
.sym 17316 frog_instance.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 17318 frog_instance.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 17320 frog_instance.db2.counter[14]
.sym 17322 frog_instance.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 17324 frog_instance.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 17327 frog_instance.db2.counter[15]
.sym 17328 frog_instance.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 17330 clk$SB_IO_IN_$glb_clk
.sym 17331 switch2_SB_LUT4_I3_O_$glb_sr
.sym 17357 reset$SB_IO_IN
.sym 17362 reset$SB_IO_IN
.sym 17368 frog_instance.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 17373 frog_instance.db2.counter[16]
.sym 17374 frog_instance.db2.counter[17]
.sym 17384 frog_instance.db2.counter[19]
.sym 17387 frog_instance.db2.counter[14]
.sym 17399 frog_instance.db2.counter[18]
.sym 17405 frog_instance.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 17408 frog_instance.db2.counter[16]
.sym 17409 frog_instance.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 17411 frog_instance.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 17414 frog_instance.db2.counter[17]
.sym 17415 frog_instance.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 17417 frog_instance.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 17419 frog_instance.db2.counter[18]
.sym 17421 frog_instance.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 17425 frog_instance.db2.counter[19]
.sym 17427 frog_instance.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 17442 frog_instance.db2.counter[19]
.sym 17443 frog_instance.db2.counter[18]
.sym 17444 frog_instance.db2.counter[16]
.sym 17445 frog_instance.db2.counter[14]
.sym 17453 clk$SB_IO_IN_$glb_clk
.sym 17454 switch2_SB_LUT4_I3_O_$glb_sr
.sym 17604 reset$SB_IO_IN
.sym 17849 reset$SB_IO_IN
.sym 17853 reset$SB_IO_IN
.sym 18100 reset$SB_IO_IN
.sym 18345 reset$SB_IO_IN
.sym 18564 reset$SB_IO_IN
.sym 18587 reset$SB_IO_IN
.sym 18639 blue[0]$SB_IO_OUT
.sym 18659 blue[0]$SB_IO_OUT
.sym 18845 blue[0]$SB_IO_OUT
.sym 19084 switch1$SB_IO_IN
.sym 19113 frog_instance.db2.counter[0]
.sym 19153 frog_instance.db2.counter[0]
.sym 19192 clk$SB_IO_IN_$glb_clk
.sym 19193 switch2_SB_LUT4_I3_O_$glb_sr
.sym 19237 frog_instance.db2.counter[2]
.sym 19243 frog_instance.db2.counter[1]
.sym 19244 frog_instance.db2.counter[0]
.sym 19254 frog_instance.db2.counter[17]
.sym 19269 frog_instance.db2.counter[1]
.sym 19270 frog_instance.db2.counter[0]
.sym 19292 frog_instance.db2.counter[0]
.sym 19293 frog_instance.db2.counter[17]
.sym 19294 frog_instance.db2.counter[2]
.sym 19295 frog_instance.db2.counter[1]
.sym 19315 clk$SB_IO_IN_$glb_clk
.sym 19316 switch2_SB_LUT4_I3_O_$glb_sr
.sym 19336 reset$SB_IO_IN
.sym 19459 switch4$SB_IO_IN
.sym 20745 blue[0]$SB_IO_OUT
.sym 20748 blue[0]$SB_IO_OUT
.sym 20760 blue[0]$SB_IO_OUT
.sym 20768 blue[0]$SB_IO_OUT
.sym 21333 switch2$SB_IO_IN
.sym 23098 switch3$SB_IO_IN
.sym 23218 switch2_SB_LUT4_I3_O
.sym 24936 switch1$SB_IO_IN
.sym 25089 switch2$SB_IO_IN
.sym 25091 switch3$SB_IO_IN
.sym 25399 switch4$SB_IO_IN
.sym 27245 switch2$SB_IO_IN
.sym 27368 switch2_SB_LUT4_I3_O
.sym 27459 switch2_SB_LUT4_I3_O
.sym 27472 switch2_SB_LUT4_I3_O
.sym 27683 hsync_SB_LUT4_O_I1[0]
.sym 27687 vga_instance.h_counter[5]
.sym 27688 $PACKER_VCC_NET
.sym 27691 vga_instance.h_counter[6]
.sym 27692 $PACKER_VCC_NET
.sym 27695 vsync_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 27699 vga_instance.h_counter[8]
.sym 27700 $PACKER_VCC_NET
.sym 27703 vga_instance.h_counter[9]
.sym 27709 $nextpnr_ICESTORM_LC_4$I3
.sym 27747 vsync_SB_LUT4_O_I0_SB_LUT4_I0_I3[0]
.sym 27752 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 27756 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 27760 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 27764 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 27767 $PACKER_VCC_NET
.sym 27768 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 27771 $PACKER_VCC_NET
.sym 27772 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 27775 $PACKER_VCC_NET
.sym 27776 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 27779 $PACKER_VCC_NET
.sym 27780 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 27784 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 27786 vsync_SB_LUT4_O_I0[0]
.sym 27787 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 27788 vsync_SB_LUT4_O_I0[2]
.sym 27789 vsync_SB_LUT4_O_I0[3]
.sym 27811 vsync_SB_LUT4_O_I0_SB_LUT4_I0_I3[0]
.sym 27815 $PACKER_VCC_NET
.sym 27816 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 27817 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 27820 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 27821 vga_instance.sprite_y[2]
.sym 27823 $PACKER_VCC_NET
.sym 27824 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 27828 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 27829 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 27831 $PACKER_VCC_NET
.sym 27832 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 27835 $PACKER_VCC_NET
.sym 27836 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 27837 vga_instance.v_counter[6]
.sym 27839 $PACKER_VCC_NET
.sym 27840 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 27841 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 27843 $PACKER_VCC_NET
.sym 27844 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 27845 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[3]
.sym 27848 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 27851 vsync_SB_LUT4_O_I0_SB_LUT4_I2_I1[0]
.sym 27852 vsync_SB_LUT4_O_I0[0]
.sym 27853 vsync_SB_LUT4_O_I0_SB_LUT4_I2_I1[2]
.sym 27862 vga_instance.sprite_y[2]
.sym 27863 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 27864 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 27865 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 27874 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 27875 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 27876 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 27877 vga_instance.sprite_y[2]
.sym 27878 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 27879 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 27880 vga_instance.sprite_y[2]
.sym 27881 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 27896 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 27897 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 27898 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 27899 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 27900 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O[3]
.sym 27901 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 27902 vga_instance.sprite_y[2]
.sym 27903 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 27904 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 27905 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 27906 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 27907 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O[3]
.sym 27908 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 27909 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 27910 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 27911 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 27912 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 27913 vga_instance.sprite_y[2]
.sym 27914 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 27915 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 27916 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 27917 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 27918 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 27919 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 27920 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 27921 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O[3]
.sym 27923 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 27924 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 27925 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 27927 vga_instance.sprite_y[2]
.sym 27928 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 27929 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 27932 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 27933 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 27935 vga_instance.sprite_y[2]
.sym 27936 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 27937 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 27938 vga_instance.sprite_y[2]
.sym 27939 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 27940 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 27941 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 27943 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 27944 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 27945 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[2]
.sym 27946 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 27947 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 27948 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 27949 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 27950 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 27951 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 27952 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 27953 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 27954 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 27955 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 27956 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 27957 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 27958 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 27959 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 27960 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 27961 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 27962 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 27963 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O[3]
.sym 27964 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 27965 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 27966 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 27967 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 27968 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[2]
.sym 27969 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 27970 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.sym 27971 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 27972 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 27973 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 27974 vga_instance.sprite_y[2]
.sym 27975 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 27976 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 27977 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 27978 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 27979 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 27980 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 27981 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 27982 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 27983 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 27984 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 27985 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 27987 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 27988 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 27989 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 27990 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 27991 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 27992 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2[1]
.sym 27993 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 27995 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 27996 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 27997 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 27998 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_I0[0]
.sym 27999 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 28000 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 28001 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 28002 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 28003 vga_instance.sprite_y[2]
.sym 28004 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 28005 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 28006 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 28007 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 28008 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 28009 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 28014 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 28015 vga_instance.sprite_y[2]
.sym 28016 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 28017 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 28030 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 28031 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 28032 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 28033 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 28195 hsync_SB_LUT4_O_I1[0]
.sym 28199 vga_instance.h_counter[5]
.sym 28203 vga_instance.h_counter[6]
.sym 28207 vsync_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 28211 vga_instance.h_counter[8]
.sym 28212 $PACKER_VCC_NET
.sym 28215 vga_instance.h_counter[9]
.sym 28219 hsync_SB_LUT4_O_I1[5]
.sym 28220 hsync_SB_LUT4_O_I2[1]
.sym 28221 hsync_SB_LUT4_O_I2[2]
.sym 28227 vsync_SB_LUT4_O_I0_SB_LUT4_I0_I3[0]
.sym 28232 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 28235 $PACKER_VCC_NET
.sym 28236 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 28239 $PACKER_VCC_NET
.sym 28240 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 28241 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 28244 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 28247 $PACKER_VCC_NET
.sym 28248 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 28249 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 28251 $PACKER_VCC_NET
.sym 28252 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 28255 $PACKER_VCC_NET
.sym 28256 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 28259 $PACKER_VCC_NET
.sym 28260 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 28264 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 28265 vga_instance.v_counter[9]
.sym 28266 vsync_SB_LUT4_O_I0[0]
.sym 28267 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 28268 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 28269 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 28282 vga_instance.h_counter[5]
.sym 28283 vga_instance.h_counter[6]
.sym 28284 hsync_SB_LUT4_O_I1[0]
.sym 28285 vga_instance.h_counter[9]
.sym 28286 vga_instance.h_counter[8]
.sym 28287 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 28288 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 28289 vsync_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 28294 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 28295 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 28296 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 28297 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 28298 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 28299 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O[3]
.sym 28300 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 28301 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 28302 vsync_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 28303 vsync_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 28304 vsync_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 28305 vsync_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 28306 vsync_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 28307 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 28308 vga_instance.h_counter[8]
.sym 28309 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O[3]
.sym 28315 vsync_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 28316 vsync_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 28317 vsync_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 28318 hsync_SB_LUT4_O_I1[0]
.sym 28319 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 28320 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 28321 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 28323 vsync_SB_LUT4_O_I0_SB_LUT4_I0_I3[0]
.sym 28328 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 28332 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 28336 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 28340 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 28343 frog_y[5]
.sym 28344 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 28347 frog_y[6]
.sym 28348 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 28351 frog_y[7]
.sym 28352 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 28353 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 28355 frog_y[8]
.sym 28356 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 28357 frog_instance.switch1_prev_SB_LUT4_I1_O_SB_DFFER_E_Q[3]
.sym 28359 frog_y[9]
.sym 28360 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 28365 $nextpnr_ICESTORM_LC_16$I3
.sym 28375 frog_instance.switch4_prev_SB_LUT4_I2_O_SB_LUT4_I3_I1[2]
.sym 28376 frog_instance.frog_y_SB_DFFER_Q_1_D[2]
.sym 28377 frog_instance.switch1_prev_SB_LUT4_I1_I0[3]
.sym 28381 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 28387 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 28392 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 28396 vga_instance.sprite_y[2]
.sym 28397 vga_instance.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 28400 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 28401 vga_instance.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 28404 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 28405 vga_instance.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 28408 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 28409 vga_instance.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 28412 vga_instance.v_counter[6]
.sym 28413 vga_instance.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 28416 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 28417 vga_instance.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 28420 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[3]
.sym 28421 vga_instance.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 28424 vga_instance.v_counter[9]
.sym 28425 vga_instance.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 28430 vsync_SB_LUT4_O_I0_SB_LUT4_I0_I3[0]
.sym 28436 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 28437 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 28438 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 28439 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 28440 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 28441 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[3]
.sym 28442 vga_instance.v_counter[6]
.sym 28443 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 28444 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[3]
.sym 28445 vga_instance.v_counter[9]
.sym 28447 vga_instance.sprite_y[2]
.sym 28448 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 28449 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 28450 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 28451 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 28452 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 28453 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 28454 vga_instance.v_counter[9]
.sym 28455 frog_y[9]
.sym 28456 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 28457 vga_instance.v_counter[6]
.sym 28458 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O[0]
.sym 28459 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O[1]
.sym 28460 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O[2]
.sym 28461 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O[3]
.sym 28463 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 28464 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 28465 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 28466 vga_instance.sprite_y[2]
.sym 28467 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 28468 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 28469 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 28470 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 28471 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 28472 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2[0]
.sym 28473 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 28475 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 28476 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 28477 vga_instance.sprite_y[2]
.sym 28478 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2[0]
.sym 28479 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2[1]
.sym 28480 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 28481 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 28482 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 28483 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O[1]
.sym 28484 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 28485 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 28487 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 28488 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 28489 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 28490 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 28491 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 28492 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 28493 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 28494 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 28495 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 28496 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 28497 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 28498 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 28499 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 28500 vga_instance.sprite_y[2]
.sym 28501 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 28504 vga_instance.sprite_y[2]
.sym 28505 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 28506 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 28507 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 28508 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 28509 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O[3]
.sym 28519 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 28520 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 28521 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 28523 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 28524 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 28525 vga_instance.sprite_y[2]
.sym 28526 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 28527 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 28528 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 28529 vga_instance.sprite_y[2]
.sym 28532 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 28533 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 28538 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 28539 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 28540 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 28541 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 28542 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 28543 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 28544 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 28545 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 28707 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 28712 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 28716 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O[3]
.sym 28717 vga_instance.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 28720 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 28721 vga_instance.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 28724 hsync_SB_LUT4_O_I1[0]
.sym 28725 vga_instance.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 28728 vga_instance.h_counter[5]
.sym 28729 vga_instance.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 28732 vga_instance.h_counter[6]
.sym 28733 vga_instance.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 28736 vsync_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 28737 vga_instance.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 28740 vga_instance.h_counter[8]
.sym 28741 vga_instance.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 28744 vga_instance.h_counter[9]
.sym 28745 vga_instance.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 28771 vga_instance.h_counter_SB_DFFSR_Q_9_D[0]
.sym 28776 vga_instance.h_counter_SB_DFFSR_Q_9_D[1]
.sym 28777 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 28780 vga_instance.h_counter_SB_DFFSR_Q_9_D[2]
.sym 28781 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O[3]
.sym 28784 vga_instance.h_counter_SB_DFFSR_Q_9_D[3]
.sym 28785 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 28788 vga_instance.h_counter_SB_DFFSR_Q_9_D[4]
.sym 28789 hsync_SB_LUT4_O_I1[0]
.sym 28791 frog_x[5]
.sym 28792 vga_instance.h_counter_SB_DFFSR_Q_9_D[5]
.sym 28793 vga_instance.h_counter[5]
.sym 28795 frog_x[6]
.sym 28796 vga_instance.h_counter_SB_DFFSR_Q_9_D[6]
.sym 28797 vga_instance.h_counter[6]
.sym 28799 frog_x[7]
.sym 28800 vga_instance.h_counter_SB_DFFSR_Q_9_D[7]
.sym 28801 vsync_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 28803 frog_x[8]
.sym 28804 vga_instance.h_counter_SB_DFFSR_Q_9_D[8]
.sym 28805 vga_instance.h_counter[8]
.sym 28807 frog_x[9]
.sym 28808 vga_instance.h_counter_SB_DFFSR_Q_9_D[9]
.sym 28809 vga_instance.h_counter[9]
.sym 28813 $nextpnr_ICESTORM_LC_2$I3
.sym 28817 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 28818 vga_instance.h_counter_SB_DFFSR_Q_9_D[0]
.sym 28835 frog_instance.frog_x_SB_LUT4_O_1_I3[0]
.sym 28840 frog_instance.frog_x_SB_LUT4_O_1_I3[1]
.sym 28841 frog_x[7]
.sym 28844 frog_instance.frog_x_SB_LUT4_O_1_I3[2]
.sym 28848 frog_instance.frog_x_SB_LUT4_O_1_I3[3]
.sym 28849 frog_x[9]
.sym 28850 frog_x[9]
.sym 28851 frog_instance.frog_x_SB_LUT4_O_1_I3[0]
.sym 28852 frog_instance.switch3_prev_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 28853 frog_instance.switch2_prev_SB_LUT4_I1_I0_SB_LUT4_O_I3[3]
.sym 28859 frog_x[7]
.sym 28860 frog_x[5]
.sym 28861 frog_instance.frog_x_SB_LUT4_O_1_I3[2]
.sym 28862 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I0[5]
.sym 28863 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 28864 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I2[9]
.sym 28865 hsync_SB_LUT4_O_I1[0]
.sym 28867 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 28868 frog_y[5]
.sym 28871 vga_instance.v_counter[6]
.sym 28872 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1[1]
.sym 28873 frog_instance.frog_y_SB_DFFER_Q_1_D[1]
.sym 28875 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 28876 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 28877 frog_instance.frog_y_SB_DFFER_Q_1_D[2]
.sym 28879 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[3]
.sym 28880 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1[3]
.sym 28881 frog_instance.frog_y_SB_DFFER_Q_1_D[3]
.sym 28883 vga_instance.v_counter[9]
.sym 28884 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1[4]
.sym 28885 frog_instance.frog_y_SB_DFFER_Q_1_D[4]
.sym 28888 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 28889 frog_instance.frog_y_SB_DFFER_Q_1_D[5]
.sym 28893 $nextpnr_ICESTORM_LC_5$I3
.sym 28894 switch1_SB_LUT4_I2_I3[1]
.sym 28898 frog_instance.switch1_prev_SB_LUT4_I1_I0[0]
.sym 28899 frog_instance.switch1_prev
.sym 28900 switch1_SB_LUT4_I2_I3[1]
.sym 28901 frog_instance.switch1_prev_SB_LUT4_I1_I0[3]
.sym 28903 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 28904 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 28905 vsync_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 28906 vga_instance.v_counter[9]
.sym 28907 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 28908 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[3]
.sym 28909 vga_instance.v_counter[6]
.sym 28911 frog_instance.switch4_prev_SB_LUT4_I2_O[0]
.sym 28912 frog_instance.frog_y_SB_DFFER_Q_1_D[1]
.sym 28913 frog_instance.switch1_prev_SB_LUT4_I1_I0[3]
.sym 28927 frog_y[6]
.sym 28928 $PACKER_VCC_NET
.sym 28929 frog_y[5]
.sym 28931 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 28936 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 28940 frog_instance.switch1_prev_SB_LUT4_I1_O_SB_DFFER_E_Q[3]
.sym 28944 frog_instance.switch1_prev_SB_LUT4_I1_O_SB_DFFER_E_Q[4]
.sym 28946 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 28947 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 28948 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 28949 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[3]
.sym 28952 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 28953 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 28955 frog_y[9]
.sym 28956 frog_y[5]
.sym 28957 frog_instance.switch1_prev_SB_LUT4_I1_O_SB_DFFER_E_Q[3]
.sym 28959 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 28960 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 28961 frog_y[5]
.sym 28964 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 28965 vga_instance.v_counter[6]
.sym 28966 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0[0]
.sym 28967 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0[1]
.sym 28968 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0[2]
.sym 28969 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0[3]
.sym 28976 frog_y[9]
.sym 28977 vga_instance.v_counter[9]
.sym 28978 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 28979 frog_y[5]
.sym 28980 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 28981 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 28982 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0[0]
.sym 28983 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0[1]
.sym 28984 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0[2]
.sym 28985 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 28986 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[0]
.sym 28987 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 28988 frog_instance.switch1_prev_SB_LUT4_I1_O_SB_DFFER_E_Q[3]
.sym 28989 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[3]
.sym 28994 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 28995 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 28996 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 28997 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 29006 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 29007 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 29008 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 29009 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_I1_O[3]
.sym 29010 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 29011 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 29012 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 29013 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 29014 vga_instance.sprite_y[2]
.sym 29015 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 29016 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 29017 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 29042 vga_instance.sprite_pixel_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 29043 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 29044 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 29045 vga_instance.sprite_y[2]
.sym 29224 frog_instance.db1.counter[1]
.sym 29225 frog_instance.db1.counter[0]
.sym 29230 frog_instance.db1.counter[0]
.sym 29231 frog_instance.db1.counter[1]
.sym 29232 frog_instance.db1.counter[2]
.sym 29233 frog_instance.db1.counter[3]
.sym 29242 frog_instance.db1.counter[4]
.sym 29243 frog_instance.db1.counter[5]
.sym 29244 frog_instance.db1.counter[7]
.sym 29245 frog_instance.db1.counter[8]
.sym 29249 frog_instance.db1.counter[0]
.sym 29254 frog_instance.db1.counter[10]
.sym 29255 frog_instance.db1.counter[11]
.sym 29256 frog_instance.db1.counter[12]
.sym 29257 frog_instance.db1.counter[13]
.sym 29259 switch1_SB_LUT4_I2_I3[1]
.sym 29260 switch1$SB_IO_IN
.sym 29261 switch1_SB_LUT4_I2_I3[0]
.sym 29266 switch1$SB_IO_IN
.sym 29272 switch1_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 29273 switch1_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 29274 switch1_SB_LUT4_I2_I3_SB_LUT4_O_I0[0]
.sym 29275 switch1_SB_LUT4_I2_I3_SB_LUT4_O_I0[1]
.sym 29276 switch1_SB_LUT4_I2_I3_SB_LUT4_O_I0[2]
.sym 29277 switch1_SB_LUT4_I2_I3_SB_LUT4_O_I0[3]
.sym 29279 switch1_SB_LUT4_I2_I3[0]
.sym 29280 switch1_SB_LUT4_I2_I3[1]
.sym 29281 switch1$SB_IO_IN
.sym 29283 vsync_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 29287 vga_instance.h_counter[8]
.sym 29288 $PACKER_VCC_NET
.sym 29291 vga_instance.h_counter[9]
.sym 29297 $nextpnr_ICESTORM_LC_8$I3
.sym 29315 vga_instance.h_counter[5]
.sym 29316 frog_x[5]
.sym 29319 vga_instance.h_counter[6]
.sym 29320 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 29321 frog_instance.frog_x_SB_DFFER_Q_2_D[1]
.sym 29323 vsync_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 29324 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[2]
.sym 29325 frog_instance.frog_x_SB_DFFER_Q_2_D[2]
.sym 29327 vga_instance.h_counter[8]
.sym 29328 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[3]
.sym 29329 frog_instance.frog_x_SB_DFFER_Q_2_D[3]
.sym 29331 vga_instance.h_counter[9]
.sym 29332 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[4]
.sym 29333 frog_instance.frog_x_SB_DFFER_Q_2_D[4]
.sym 29336 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1[5]
.sym 29337 frog_instance.frog_x_SB_DFFER_Q_2_D[5]
.sym 29341 $nextpnr_ICESTORM_LC_19$I3
.sym 29344 frog_x[6]
.sym 29345 frog_x[5]
.sym 29347 frog_x[5]
.sym 29351 frog_x[6]
.sym 29352 $PACKER_VCC_NET
.sym 29353 frog_x[5]
.sym 29355 frog_x[7]
.sym 29356 $PACKER_VCC_NET
.sym 29357 frog_instance.frog_x_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 29359 frog_x[8]
.sym 29360 $PACKER_VCC_NET
.sym 29361 frog_instance.frog_x_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 29362 frog_instance.frog_x_SB_DFFER_Q_2_D[4]
.sym 29363 frog_x[9]
.sym 29364 frog_instance.switch2_prev_SB_LUT4_I1_I0[3]
.sym 29365 frog_instance.frog_x_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 29367 frog_instance.frog_x_SB_DFFER_Q_1_D_SB_LUT4_O_I1[3]
.sym 29368 frog_instance.frog_x_SB_DFFER_Q_2_D[3]
.sym 29369 frog_instance.switch2_prev_SB_LUT4_I1_I0[3]
.sym 29371 frog_instance.frog_x_SB_DFFER_Q_1_D_SB_LUT4_O_I1[2]
.sym 29372 frog_instance.frog_x_SB_DFFER_Q_2_D[2]
.sym 29373 frog_instance.switch2_prev_SB_LUT4_I1_I0[3]
.sym 29375 frog_instance.frog_x_SB_DFFER_Q_1_D_SB_LUT4_O_I1[1]
.sym 29376 frog_instance.frog_x_SB_DFFER_Q_2_D[1]
.sym 29377 frog_instance.switch2_prev_SB_LUT4_I1_I0[3]
.sym 29379 frog_y[5]
.sym 29384 frog_y[6]
.sym 29385 frog_y[5]
.sym 29388 frog_y[7]
.sym 29389 frog_instance.frog_y_SB_DFFER_Q_1_D_SB_LUT4_O_I3[2]
.sym 29392 frog_y[8]
.sym 29393 frog_instance.frog_y_SB_DFFER_Q_1_D_SB_LUT4_O_I3[3]
.sym 29396 frog_y[9]
.sym 29397 frog_instance.frog_y_SB_DFFER_Q_1_D_SB_LUT4_O_I3[4]
.sym 29401 $nextpnr_ICESTORM_LC_22$I3
.sym 29405 $PACKER_VCC_NET
.sym 29409 frog_instance.switch1_prev_SB_LUT4_I1_O
.sym 29411 frog_y[5]
.sym 29415 frog_y[6]
.sym 29416 $PACKER_VCC_NET
.sym 29417 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 29419 frog_y[7]
.sym 29420 $PACKER_VCC_NET
.sym 29421 frog_instance.frog_y_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 29423 frog_y[8]
.sym 29424 $PACKER_VCC_NET
.sym 29425 frog_instance.frog_y_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 29426 frog_instance.frog_y_SB_DFFER_Q_1_D[4]
.sym 29427 frog_y[9]
.sym 29428 frog_instance.switch1_prev_SB_LUT4_I1_I0[3]
.sym 29429 frog_instance.frog_y_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 29433 frog_y[5]
.sym 29434 frog_instance.frog_y_SB_DFFER_Q_1_D[0]
.sym 29439 frog_instance.switch4_prev_SB_LUT4_I2_O_SB_LUT4_I3_I1[3]
.sym 29440 frog_instance.frog_y_SB_DFFER_Q_1_D[3]
.sym 29441 frog_instance.switch1_prev_SB_LUT4_I1_I0[3]
.sym 29443 frog_instance.frog_y_SB_DFFER_Q_1_D[0]
.sym 29447 $PACKER_VCC_NET
.sym 29448 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 29451 $PACKER_VCC_NET
.sym 29452 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 29455 $PACKER_VCC_NET
.sym 29456 frog_instance.switch1_prev_SB_LUT4_I1_O_SB_DFFER_E_Q[3]
.sym 29460 frog_instance.switch1_prev_SB_LUT4_I1_O_SB_DFFER_E_Q[4]
.sym 29461 frog_y[9]
.sym 29462 frog_instance.switch1_prev_SB_LUT4_I1_O_SB_DFFER_E_Q[3]
.sym 29463 frog_y[9]
.sym 29464 frog_instance.switch4_prev_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 29465 frog_instance.switch4_prev_SB_LUT4_I2_I1_SB_LUT4_O_I2[3]
.sym 29467 frog_instance.switch4_prev_SB_LUT4_I2_I1[0]
.sym 29468 frog_instance.switch4_prev
.sym 29469 switch4_SB_LUT4_I3_I1[1]
.sym 29470 switch4_SB_LUT4_I3_I1[1]
.sym 29475 switch4_SB_LUT4_I3_I1[0]
.sym 29476 switch4_SB_LUT4_I3_I1[1]
.sym 29477 switch4$SB_IO_IN
.sym 29482 frog_instance.db4.counter[4]
.sym 29483 frog_instance.db4.counter[5]
.sym 29484 frog_instance.db4.counter[7]
.sym 29485 frog_instance.db4.counter[8]
.sym 29489 frog_instance.db4.state_SB_DFFE_Q_E
.sym 29498 switch4$SB_IO_IN
.sym 29503 switch4_SB_LUT4_I3_I1[1]
.sym 29504 switch4$SB_IO_IN
.sym 29505 switch4_SB_LUT4_I3_I1[0]
.sym 29506 frog_instance.db4.counter[15]
.sym 29507 frog_instance.db4.counter[6]
.sym 29508 frog_instance.db4.counter[9]
.sym 29509 frog_instance.db4.counter[14]
.sym 29510 frog_instance.db4.counter[0]
.sym 29511 frog_instance.db4.counter[1]
.sym 29512 frog_instance.db4.counter[2]
.sym 29513 frog_instance.db4.counter[3]
.sym 29516 switch4_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 29517 switch4_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 29518 switch4_SB_LUT4_I3_I1_SB_LUT4_O_I0[0]
.sym 29519 switch4_SB_LUT4_I3_I1_SB_LUT4_O_I0[1]
.sym 29520 switch4_SB_LUT4_I3_I1_SB_LUT4_O_I0[2]
.sym 29521 switch4_SB_LUT4_I3_I1_SB_LUT4_O_I0[3]
.sym 29522 frog_instance.db4.counter[10]
.sym 29523 frog_instance.db4.counter[11]
.sym 29524 frog_instance.db4.counter[12]
.sym 29525 frog_instance.db4.counter[13]
.sym 29536 frog_instance.db4.counter[1]
.sym 29537 frog_instance.db4.counter[0]
.sym 29553 frog_instance.db4.counter[0]
.sym 29731 frog_instance.db1.counter[0]
.sym 29736 frog_instance.db1.counter[1]
.sym 29740 frog_instance.db1.counter[2]
.sym 29741 frog_instance.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 29744 frog_instance.db1.counter[3]
.sym 29745 frog_instance.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 29748 frog_instance.db1.counter[4]
.sym 29749 frog_instance.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 29752 frog_instance.db1.counter[5]
.sym 29753 frog_instance.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 29756 frog_instance.db1.counter[6]
.sym 29757 frog_instance.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 29760 frog_instance.db1.counter[7]
.sym 29761 frog_instance.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 29764 frog_instance.db1.counter[8]
.sym 29765 frog_instance.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 29768 frog_instance.db1.counter[9]
.sym 29769 frog_instance.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 29772 frog_instance.db1.counter[10]
.sym 29773 frog_instance.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 29776 frog_instance.db1.counter[11]
.sym 29777 frog_instance.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 29780 frog_instance.db1.counter[12]
.sym 29781 frog_instance.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 29784 frog_instance.db1.counter[13]
.sym 29785 frog_instance.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 29788 frog_instance.db1.counter[14]
.sym 29789 frog_instance.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 29792 frog_instance.db1.counter[15]
.sym 29793 frog_instance.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 29796 frog_instance.db1.counter[16]
.sym 29797 frog_instance.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 29800 frog_instance.db1.counter[17]
.sym 29801 frog_instance.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 29804 frog_instance.db1.counter[18]
.sym 29805 frog_instance.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 29808 frog_instance.db1.counter[19]
.sym 29809 frog_instance.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 29814 frog_instance.db1.counter[16]
.sym 29815 frog_instance.db1.counter[17]
.sym 29816 frog_instance.db1.counter[6]
.sym 29817 frog_instance.db1.counter[14]
.sym 29818 frog_instance.db1.counter[15]
.sym 29819 frog_instance.db1.counter[9]
.sym 29820 frog_instance.db1.counter[18]
.sym 29821 frog_instance.db1.counter[19]
.sym 29827 frog_x[5]
.sym 29832 frog_x[6]
.sym 29836 frog_x[7]
.sym 29837 frog_instance.frog_x_SB_DFFER_Q_2_D_SB_LUT4_O_I3[2]
.sym 29840 frog_x[8]
.sym 29841 frog_instance.frog_x_SB_DFFER_Q_2_D_SB_LUT4_O_I3[3]
.sym 29844 frog_x[9]
.sym 29845 frog_instance.frog_x_SB_DFFER_Q_2_D_SB_LUT4_O_I3[4]
.sym 29849 $nextpnr_ICESTORM_LC_12$I3
.sym 29853 frog_x[5]
.sym 29859 frog_x[5]
.sym 29863 frog_x[6]
.sym 29865 frog_instance.frog_x_SB_LUT4_O_1_I3[0]
.sym 29867 frog_x[7]
.sym 29868 $PACKER_VCC_NET
.sym 29871 frog_x[8]
.sym 29872 $PACKER_VCC_NET
.sym 29873 frog_instance.frog_x_SB_LUT4_O_1_I3[2]
.sym 29875 frog_x[9]
.sym 29878 frog_instance.frog_x_SB_LUT4_O_1_I3[0]
.sym 29879 frog_x[9]
.sym 29880 frog_instance.switch3_prev_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 29881 frog_instance.switch3_prev_SB_LUT4_I2_I1_SB_LUT4_O_I2[3]
.sym 29882 frog_instance.switch2_prev_SB_LUT4_I1_I0[0]
.sym 29883 frog_instance.switch2_prev
.sym 29884 switch2_SB_LUT4_I3_I1[0]
.sym 29885 frog_instance.switch2_prev_SB_LUT4_I1_I0[3]
.sym 29886 switch2_SB_LUT4_I3_I1[0]
.sym 29907 frog_instance.switch3_prev_SB_LUT4_I2_I1[0]
.sym 29908 frog_instance.switch3_prev
.sym 29909 switch3_SB_LUT4_I2_I3[1]
.sym 29926 switch3_SB_LUT4_I2_I3[1]
.sym 29946 frog_instance.db3.counter[4]
.sym 29947 frog_instance.db3.counter[5]
.sym 29948 frog_instance.db3.counter[7]
.sym 29949 frog_instance.db3.counter[8]
.sym 29962 frog_instance.db3.counter[15]
.sym 29963 frog_instance.db3.counter[6]
.sym 29964 frog_instance.db3.counter[9]
.sym 29965 frog_instance.db3.counter[14]
.sym 29972 switch3_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 29973 switch3_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 29974 frog_instance.db3.counter[10]
.sym 29975 frog_instance.db3.counter[11]
.sym 29976 frog_instance.db3.counter[12]
.sym 29977 frog_instance.db3.counter[13]
.sym 29982 switch3_SB_LUT4_I2_I3_SB_LUT4_O_I0[0]
.sym 29983 switch3_SB_LUT4_I2_I3_SB_LUT4_O_I0[1]
.sym 29984 switch3_SB_LUT4_I2_I3_SB_LUT4_O_I0[2]
.sym 29985 switch3_SB_LUT4_I2_I3_SB_LUT4_O_I0[3]
.sym 29987 frog_instance.db4.counter[0]
.sym 29992 frog_instance.db4.counter[1]
.sym 29996 frog_instance.db4.counter[2]
.sym 29997 frog_instance.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 30000 frog_instance.db4.counter[3]
.sym 30001 frog_instance.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 30004 frog_instance.db4.counter[4]
.sym 30005 frog_instance.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 30008 frog_instance.db4.counter[5]
.sym 30009 frog_instance.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 30012 frog_instance.db4.counter[6]
.sym 30013 frog_instance.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 30016 frog_instance.db4.counter[7]
.sym 30017 frog_instance.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 30020 frog_instance.db4.counter[8]
.sym 30021 frog_instance.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 30024 frog_instance.db4.counter[9]
.sym 30025 frog_instance.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 30028 frog_instance.db4.counter[10]
.sym 30029 frog_instance.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 30032 frog_instance.db4.counter[11]
.sym 30033 frog_instance.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 30036 frog_instance.db4.counter[12]
.sym 30037 frog_instance.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 30040 frog_instance.db4.counter[13]
.sym 30041 frog_instance.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 30044 frog_instance.db4.counter[14]
.sym 30045 frog_instance.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 30048 frog_instance.db4.counter[15]
.sym 30049 frog_instance.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 30052 frog_instance.db4.counter[16]
.sym 30053 frog_instance.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 30056 frog_instance.db4.counter[17]
.sym 30057 frog_instance.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 30060 frog_instance.db4.counter[18]
.sym 30061 frog_instance.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 30064 frog_instance.db4.counter[19]
.sym 30065 frog_instance.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 30067 switch3_SB_LUT4_I2_I3[1]
.sym 30068 switch3$SB_IO_IN
.sym 30069 switch3_SB_LUT4_I2_I3[0]
.sym 30075 switch3_SB_LUT4_I2_I3[0]
.sym 30076 switch3_SB_LUT4_I2_I3[1]
.sym 30077 switch3$SB_IO_IN
.sym 30078 frog_instance.db4.counter[16]
.sym 30079 frog_instance.db4.counter[17]
.sym 30080 frog_instance.db4.counter[18]
.sym 30081 frog_instance.db4.counter[19]
.sym 30374 frog_instance.db2.counter[3]
.sym 30375 frog_instance.db2.counter[4]
.sym 30376 frog_instance.db2.counter[5]
.sym 30377 frog_instance.db2.counter[7]
.sym 30382 switch2_SB_LUT4_I3_I1_SB_LUT4_O_I0[0]
.sym 30383 switch2_SB_LUT4_I3_I1_SB_LUT4_O_I0[1]
.sym 30384 switch2_SB_LUT4_I3_I1_SB_LUT4_O_I0[2]
.sym 30385 switch2_SB_LUT4_I3_I1_SB_LUT4_O_I0[3]
.sym 30387 switch2_SB_LUT4_I3_I1[0]
.sym 30388 switch2$SB_IO_IN
.sym 30389 switch2_SB_LUT4_I3_I1[2]
.sym 30391 switch2_SB_LUT4_I3_I1[2]
.sym 30392 switch2_SB_LUT4_I3_I1[0]
.sym 30393 switch2$SB_IO_IN
.sym 30394 switch2$SB_IO_IN
.sym 30410 frog_instance.db2.counter[13]
.sym 30411 frog_instance.db2.counter[15]
.sym 30412 frog_instance.db2.counter[6]
.sym 30413 frog_instance.db2.counter[9]
.sym 30414 frog_instance.db3.counter[0]
.sym 30415 frog_instance.db3.counter[1]
.sym 30416 frog_instance.db3.counter[2]
.sym 30417 frog_instance.db3.counter[3]
.sym 30418 frog_instance.db2.counter[8]
.sym 30419 frog_instance.db2.counter[10]
.sym 30420 frog_instance.db2.counter[11]
.sym 30421 frog_instance.db2.counter[12]
.sym 30424 switch2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 30425 switch2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 30429 frog_instance.db3.counter[0]
.sym 30435 frog_instance.db3.counter[0]
.sym 30440 frog_instance.db3.counter[1]
.sym 30441 frog_instance.db3.counter[0]
.sym 30444 frog_instance.db3.counter[2]
.sym 30445 frog_instance.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 30448 frog_instance.db3.counter[3]
.sym 30449 frog_instance.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 30452 frog_instance.db3.counter[4]
.sym 30453 frog_instance.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 30456 frog_instance.db3.counter[5]
.sym 30457 frog_instance.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 30460 frog_instance.db3.counter[6]
.sym 30461 frog_instance.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 30464 frog_instance.db3.counter[7]
.sym 30465 frog_instance.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 30468 frog_instance.db3.counter[8]
.sym 30469 frog_instance.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 30472 frog_instance.db3.counter[9]
.sym 30473 frog_instance.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 30476 frog_instance.db3.counter[10]
.sym 30477 frog_instance.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 30480 frog_instance.db3.counter[11]
.sym 30481 frog_instance.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 30484 frog_instance.db3.counter[12]
.sym 30485 frog_instance.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 30488 frog_instance.db3.counter[13]
.sym 30489 frog_instance.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 30492 frog_instance.db3.counter[14]
.sym 30493 frog_instance.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 30496 frog_instance.db3.counter[15]
.sym 30497 frog_instance.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 30500 frog_instance.db3.counter[16]
.sym 30501 frog_instance.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 30504 frog_instance.db3.counter[17]
.sym 30505 frog_instance.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 30508 frog_instance.db3.counter[18]
.sym 30509 frog_instance.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 30512 frog_instance.db3.counter[19]
.sym 30513 frog_instance.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 30526 frog_instance.db3.counter[16]
.sym 30527 frog_instance.db3.counter[17]
.sym 30528 frog_instance.db3.counter[18]
.sym 30529 frog_instance.db3.counter[19]
.sym 30586 switch3$SB_IO_IN
.sym 30883 frog_instance.db2.counter[0]
.sym 30888 frog_instance.db2.counter[1]
.sym 30892 frog_instance.db2.counter[2]
.sym 30893 frog_instance.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 30896 frog_instance.db2.counter[3]
.sym 30897 frog_instance.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 30900 frog_instance.db2.counter[4]
.sym 30901 frog_instance.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 30904 frog_instance.db2.counter[5]
.sym 30905 frog_instance.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 30908 frog_instance.db2.counter[6]
.sym 30909 frog_instance.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 30912 frog_instance.db2.counter[7]
.sym 30913 frog_instance.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 30916 frog_instance.db2.counter[8]
.sym 30917 frog_instance.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 30920 frog_instance.db2.counter[9]
.sym 30921 frog_instance.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 30924 frog_instance.db2.counter[10]
.sym 30925 frog_instance.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 30928 frog_instance.db2.counter[11]
.sym 30929 frog_instance.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 30932 frog_instance.db2.counter[12]
.sym 30933 frog_instance.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 30936 frog_instance.db2.counter[13]
.sym 30937 frog_instance.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 30940 frog_instance.db2.counter[14]
.sym 30941 frog_instance.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 30944 frog_instance.db2.counter[15]
.sym 30945 frog_instance.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 30948 frog_instance.db2.counter[16]
.sym 30949 frog_instance.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 30952 frog_instance.db2.counter[17]
.sym 30953 frog_instance.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 30956 frog_instance.db2.counter[18]
.sym 30957 frog_instance.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 30960 frog_instance.db2.counter[19]
.sym 30961 frog_instance.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 30970 frog_instance.db2.counter[14]
.sym 30971 frog_instance.db2.counter[16]
.sym 30972 frog_instance.db2.counter[18]
.sym 30973 frog_instance.db2.counter[19]
.sym 31369 frog_instance.db2.counter[0]
.sym 31396 frog_instance.db2.counter[1]
.sym 31397 frog_instance.db2.counter[0]
.sym 31410 frog_instance.db2.counter[0]
.sym 31411 frog_instance.db2.counter[1]
.sym 31412 frog_instance.db2.counter[2]
.sym 31413 frog_instance.db2.counter[17]
