{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731770699730 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731770699730 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 16 12:24:59 2024 " "Processing started: Sat Nov 16 12:24:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731770699730 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731770699730 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sram_cic_v2 -c sram_cic_v2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off sram_cic_v2 -c sram_cic_v2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731770699730 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1731770699967 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731770699967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "captura_pixeles.vhd 2 1 " "Found 2 design units, including 1 entities, in source file captura_pixeles.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 captura_pixeles-arch " "Found design unit 1: captura_pixeles-arch" {  } { { "captura_pixeles.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/captura_pixeles.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731770705142 ""} { "Info" "ISGN_ENTITY_NAME" "1 captura_pixeles " "Found entity 1: captura_pixeles" {  } { { "captura_pixeles.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/captura_pixeles.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731770705142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731770705142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prueba_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prueba_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prueba_1-arch " "Found design unit 1: prueba_1-arch" {  } { { "prueba_1.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/prueba_1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731770705143 ""} { "Info" "ISGN_ENTITY_NAME" "1 prueba_1 " "Found entity 1: prueba_1" {  } { { "prueba_1.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/prueba_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731770705143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731770705143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_cic_v2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sram_cic_v2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sram_cic_v2 " "Found entity 1: sram_cic_v2" {  } { { "sram_cic_v2.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram_cic_v2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731770705144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731770705144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic_sram_controller_uart_basico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic_sram_controller_uart_basico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CIC_SRAM_controller_UART_basico-rtl " "Found design unit 1: CIC_SRAM_controller_UART_basico-rtl" {  } { { "CIC_SRAM_controller_UART_basico.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/CIC_SRAM_controller_UART_basico.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731770705145 ""} { "Info" "ISGN_ENTITY_NAME" "1 CIC_SRAM_controller_UART_basico " "Found entity 1: CIC_SRAM_controller_UART_basico" {  } { { "CIC_SRAM_controller_UART_basico.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/CIC_SRAM_controller_UART_basico.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731770705145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731770705145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/uart_tx.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731770705147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731770705147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-rtl " "Found design unit 1: DUT-rtl" {  } { { "DUT.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/DUT.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731770705148 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/DUT.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731770705148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731770705148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_cic_v2_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sram_cic_v2_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sram_cic_v2_2 " "Found entity 1: sram_cic_v2_2" {  } { { "sram_cic_v2_2.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram_cic_v2_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731770705149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731770705149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dut_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT_2-rtl " "Found design unit 1: DUT_2-rtl" {  } { { "DUT_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/DUT_2.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731770705151 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT_2 " "Found entity 1: DUT_2" {  } { { "DUT_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/DUT_2.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731770705151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731770705151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor-arch " "Found design unit 1: divisor-arch" {  } { { "divisor.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/divisor.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731770705152 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/divisor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731770705152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731770705152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram-behav " "Found design unit 1: sram-behav" {  } { { "sram.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731770705153 ""} { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "sram.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731770705153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731770705153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programador_controlador_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file programador_controlador_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Programador_controlador_block " "Found entity 1: Programador_controlador_block" {  } { { "Programador_controlador_block.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/Programador_controlador_block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731770705154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731770705154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador-rtl " "Found design unit 1: controlador-rtl" {  } { { "controlador.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/controlador.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731770705155 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador " "Found entity 1: controlador" {  } { { "controlador.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/controlador.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731770705155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731770705155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file programador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 programador-rtl " "Found design unit 1: programador-rtl" {  } { { "programador.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/programador.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731770705157 ""} { "Info" "ISGN_ENTITY_NAME" "1 programador " "Found entity 1: programador" {  } { { "programador.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/programador.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731770705157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731770705157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_cic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sram_cic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram_CIC-rtl " "Found design unit 1: sram_CIC-rtl" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram_CIC.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731770705158 ""} { "Info" "ISGN_ENTITY_NAME" "1 sram_CIC " "Found entity 1: sram_CIC" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram_CIC.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731770705158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731770705158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador_sram_cic_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlador_sram_cic_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controlador_sram_CIC_UART-rtl " "Found design unit 1: Controlador_sram_CIC_UART-rtl" {  } { { "Controlador_sram_CIC_UART.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/Controlador_sram_CIC_UART.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731770705159 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controlador_sram_CIC_UART " "Found entity 1: Controlador_sram_CIC_UART" {  } { { "Controlador_sram_CIC_UART.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/Controlador_sram_CIC_UART.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731770705159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731770705159 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uart_tx.v(42) " "Verilog HDL Parameter Declaration warning at uart_tx.v(42): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_tx.v" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/uart_tx.v" 42 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1731770705162 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sram_cic_v2_2 " "Elaborating entity \"sram_cic_v2_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1731770705184 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "sram inst8 " "Block or symbol \"sram\" of instance \"inst8\" overlaps another block or symbol" {  } { { "sram_cic_v2_2.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram_cic_v2_2.bdf" { { 48 1536 1800 224 "inst8" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1731770705187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Programador_controlador_block Programador_controlador_block:inst3 " "Elaborating entity \"Programador_controlador_block\" for hierarchy \"Programador_controlador_block:inst3\"" {  } { { "sram_cic_v2_2.bdf" "inst3" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram_cic_v2_2.bdf" { { 376 952 1112 504 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731770705192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador Programador_controlador_block:inst3\|controlador:inst " "Elaborating entity \"controlador\" for hierarchy \"Programador_controlador_block:inst3\|controlador:inst\"" {  } { { "Programador_controlador_block.bdf" "inst" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/Programador_controlador_block.bdf" { { 96 272 432 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731770705192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programador Programador_controlador_block:inst3\|programador:inst1 " "Elaborating entity \"programador\" for hierarchy \"Programador_controlador_block:inst3\|programador:inst1\"" {  } { { "Programador_controlador_block.bdf" "inst1" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/Programador_controlador_block.bdf" { { 112 528 704 256 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731770705193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor divisor:inst4 " "Elaborating entity \"divisor\" for hierarchy \"divisor:inst4\"" {  } { { "sram_cic_v2_2.bdf" "inst4" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram_cic_v2_2.bdf" { { 376 688 840 456 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731770705194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prueba_1 prueba_1:inst2 " "Elaborating entity \"prueba_1\" for hierarchy \"prueba_1:inst2\"" {  } { { "sram_cic_v2_2.bdf" "inst2" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram_cic_v2_2.bdf" { { 224 96 288 304 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731770705195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram sram:inst8 " "Elaborating entity \"sram\" for hierarchy \"sram:inst8\"" {  } { { "sram_cic_v2_2.bdf" "inst8" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram_cic_v2_2.bdf" { { 48 1536 1800 224 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731770705196 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_RAM_STATE sram.vhd(35) " "Verilog HDL or VHDL warning at sram.vhd(35): object \"S_RAM_STATE\" assigned a value but never read" {  } { { "sram.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731770705196 "|sram_cic_v2_2|sram:inst8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_READ sram.vhd(38) " "Verilog HDL or VHDL warning at sram.vhd(38): object \"S_READ\" assigned a value but never read" {  } { { "sram.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731770705196 "|sram_cic_v2_2|sram:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RESET_N sram.vhd(45) " "VHDL Process Statement warning at sram.vhd(45): signal \"RESET_N\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sram.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731770705196 "|sram_cic_v2_2|sram:inst8"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_CE_N sram.vhd(43) " "VHDL Process Statement warning at sram.vhd(43): inferring latch(es) for signal or variable \"SRAM_CE_N\", which holds its previous value in one or more paths through the process" {  } { { "sram.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731770705196 "|sram_cic_v2_2|sram:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_CE_N sram.vhd(43) " "Inferred latch for \"SRAM_CE_N\" at sram.vhd(43)" {  } { { "sram.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731770705196 "|sram_cic_v2_2|sram:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controlador_sram_CIC_UART Controlador_sram_CIC_UART:inst7 " "Elaborating entity \"Controlador_sram_CIC_UART\" for hierarchy \"Controlador_sram_CIC_UART:inst7\"" {  } { { "sram_cic_v2_2.bdf" "inst7" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram_cic_v2_2.bdf" { { 32 1136 1400 272 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731770705197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:inst6 " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:inst6\"" {  } { { "sram_cic_v2_2.bdf" "inst6" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram_cic_v2_2.bdf" { { 288 1608 1920 400 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731770705198 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 uart_tx.v(137) " "Verilog HDL assignment warning at uart_tx.v(137): truncated value with size 7 to match size of target (4)" {  } { { "uart_tx.v" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/uart_tx.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731770705199 "|sram_cic_v2_2|uart_tx:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 uart_tx.v(139) " "Verilog HDL assignment warning at uart_tx.v(139): truncated value with size 7 to match size of target (4)" {  } { { "uart_tx.v" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/uart_tx.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731770705199 "|sram_cic_v2_2|uart_tx:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_CIC sram_CIC:inst1 " "Elaborating entity \"sram_CIC\" for hierarchy \"sram_CIC:inst1\"" {  } { { "sram_cic_v2_2.bdf" "inst1" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram_cic_v2_2.bdf" { { 112 816 1024 288 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731770705205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "captura_pixeles captura_pixeles:inst " "Elaborating entity \"captura_pixeles\" for hierarchy \"captura_pixeles:inst\"" {  } { { "sram_cic_v2_2.bdf" "inst" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram_cic_v2_2.bdf" { { 192 536 760 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731770705206 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst1\|add\[7\] " "Converted tri-state buffer \"sram_CIC:inst1\|add\[7\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram_CIC.vhd" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731770705315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst1\|add\[6\] " "Converted tri-state buffer \"sram_CIC:inst1\|add\[6\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram_CIC.vhd" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731770705315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst1\|add\[5\] " "Converted tri-state buffer \"sram_CIC:inst1\|add\[5\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram_CIC.vhd" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731770705315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst1\|add\[4\] " "Converted tri-state buffer \"sram_CIC:inst1\|add\[4\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram_CIC.vhd" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731770705315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst1\|add\[3\] " "Converted tri-state buffer \"sram_CIC:inst1\|add\[3\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram_CIC.vhd" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731770705315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst1\|add\[2\] " "Converted tri-state buffer \"sram_CIC:inst1\|add\[2\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram_CIC.vhd" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731770705315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst1\|add\[1\] " "Converted tri-state buffer \"sram_CIC:inst1\|add\[1\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram_CIC.vhd" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731770705315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst1\|add\[0\] " "Converted tri-state buffer \"sram_CIC:inst1\|add\[0\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram_CIC.vhd" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731770705315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst1\|data_o\[15\] " "Converted tri-state buffer \"sram_CIC:inst1\|data_o\[15\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram_CIC.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731770705315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst1\|data_o\[14\] " "Converted tri-state buffer \"sram_CIC:inst1\|data_o\[14\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram_CIC.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731770705315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst1\|data_o\[13\] " "Converted tri-state buffer \"sram_CIC:inst1\|data_o\[13\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram_CIC.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731770705315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst1\|data_o\[12\] " "Converted tri-state buffer \"sram_CIC:inst1\|data_o\[12\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram_CIC.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731770705315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst1\|data_o\[11\] " "Converted tri-state buffer \"sram_CIC:inst1\|data_o\[11\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram_CIC.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731770705315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst1\|data_o\[10\] " "Converted tri-state buffer \"sram_CIC:inst1\|data_o\[10\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram_CIC.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731770705315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst1\|data_o\[9\] " "Converted tri-state buffer \"sram_CIC:inst1\|data_o\[9\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram_CIC.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731770705315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst1\|data_o\[8\] " "Converted tri-state buffer \"sram_CIC:inst1\|data_o\[8\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram_CIC.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731770705315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst1\|data_o\[7\] " "Converted tri-state buffer \"sram_CIC:inst1\|data_o\[7\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram_CIC.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731770705315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst1\|data_o\[6\] " "Converted tri-state buffer \"sram_CIC:inst1\|data_o\[6\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram_CIC.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731770705315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst1\|data_o\[5\] " "Converted tri-state buffer \"sram_CIC:inst1\|data_o\[5\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram_CIC.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731770705315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst1\|data_o\[4\] " "Converted tri-state buffer \"sram_CIC:inst1\|data_o\[4\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram_CIC.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731770705315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst1\|data_o\[3\] " "Converted tri-state buffer \"sram_CIC:inst1\|data_o\[3\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram_CIC.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731770705315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst1\|data_o\[2\] " "Converted tri-state buffer \"sram_CIC:inst1\|data_o\[2\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram_CIC.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731770705315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst1\|data_o\[1\] " "Converted tri-state buffer \"sram_CIC:inst1\|data_o\[1\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram_CIC.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731770705315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst1\|data_o\[0\] " "Converted tri-state buffer \"sram_CIC:inst1\|data_o\[0\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram_CIC.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731770705315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst1\|reset_o " "Converted tri-state buffer \"sram_CIC:inst1\|reset_o\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram_CIC.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731770705315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst1\|r_w_O " "Converted tri-state buffer \"sram_CIC:inst1\|r_w_O\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram_CIC.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731770705315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst1\|add\[8\] " "Converted tri-state buffer \"sram_CIC:inst1\|add\[8\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram_CIC.vhd" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731770705315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst1\|add\[9\] " "Converted tri-state buffer \"sram_CIC:inst1\|add\[9\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram_CIC.vhd" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731770705315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst1\|add\[10\] " "Converted tri-state buffer \"sram_CIC:inst1\|add\[10\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram_CIC.vhd" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731770705315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst1\|add\[11\] " "Converted tri-state buffer \"sram_CIC:inst1\|add\[11\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram_CIC.vhd" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731770705315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst1\|add\[12\] " "Converted tri-state buffer \"sram_CIC:inst1\|add\[12\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram_CIC.vhd" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731770705315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst1\|add\[13\] " "Converted tri-state buffer \"sram_CIC:inst1\|add\[13\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram_CIC.vhd" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731770705315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst1\|add\[14\] " "Converted tri-state buffer \"sram_CIC:inst1\|add\[14\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram_CIC.vhd" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731770705315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst1\|add\[15\] " "Converted tri-state buffer \"sram_CIC:inst1\|add\[15\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram_CIC.vhd" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731770705315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst1\|add\[16\] " "Converted tri-state buffer \"sram_CIC:inst1\|add\[16\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram_CIC.vhd" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731770705315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst1\|add\[17\] " "Converted tri-state buffer \"sram_CIC:inst1\|add\[17\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram_CIC.vhd" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731770705315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst1\|add\[18\] " "Converted tri-state buffer \"sram_CIC:inst1\|add\[18\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram_CIC.vhd" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731770705315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst1\|add\[19\] " "Converted tri-state buffer \"sram_CIC:inst1\|add\[19\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram_CIC.vhd" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731770705315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Controlador_sram_CIC_UART:inst7\|data\[10\] " "Converted tri-state buffer \"Controlador_sram_CIC_UART:inst7\|data\[10\]\" feeding internal logic into a wire" {  } { { "Controlador_sram_CIC_UART.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/Controlador_sram_CIC_UART.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731770705315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Controlador_sram_CIC_UART:inst7\|data\[9\] " "Converted tri-state buffer \"Controlador_sram_CIC_UART:inst7\|data\[9\]\" feeding internal logic into a wire" {  } { { "Controlador_sram_CIC_UART.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/Controlador_sram_CIC_UART.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731770705315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Controlador_sram_CIC_UART:inst7\|data\[8\] " "Converted tri-state buffer \"Controlador_sram_CIC_UART:inst7\|data\[8\]\" feeding internal logic into a wire" {  } { { "Controlador_sram_CIC_UART.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/Controlador_sram_CIC_UART.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731770705315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Controlador_sram_CIC_UART:inst7\|data\[7\] " "Converted tri-state buffer \"Controlador_sram_CIC_UART:inst7\|data\[7\]\" feeding internal logic into a wire" {  } { { "Controlador_sram_CIC_UART.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/Controlador_sram_CIC_UART.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731770705315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Controlador_sram_CIC_UART:inst7\|data\[6\] " "Converted tri-state buffer \"Controlador_sram_CIC_UART:inst7\|data\[6\]\" feeding internal logic into a wire" {  } { { "Controlador_sram_CIC_UART.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/Controlador_sram_CIC_UART.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731770705315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Controlador_sram_CIC_UART:inst7\|data\[5\] " "Converted tri-state buffer \"Controlador_sram_CIC_UART:inst7\|data\[5\]\" feeding internal logic into a wire" {  } { { "Controlador_sram_CIC_UART.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/Controlador_sram_CIC_UART.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731770705315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Controlador_sram_CIC_UART:inst7\|data\[4\] " "Converted tri-state buffer \"Controlador_sram_CIC_UART:inst7\|data\[4\]\" feeding internal logic into a wire" {  } { { "Controlador_sram_CIC_UART.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/Controlador_sram_CIC_UART.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731770705315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Controlador_sram_CIC_UART:inst7\|data\[3\] " "Converted tri-state buffer \"Controlador_sram_CIC_UART:inst7\|data\[3\]\" feeding internal logic into a wire" {  } { { "Controlador_sram_CIC_UART.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/Controlador_sram_CIC_UART.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731770705315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Controlador_sram_CIC_UART:inst7\|data\[2\] " "Converted tri-state buffer \"Controlador_sram_CIC_UART:inst7\|data\[2\]\" feeding internal logic into a wire" {  } { { "Controlador_sram_CIC_UART.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/Controlador_sram_CIC_UART.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731770705315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Controlador_sram_CIC_UART:inst7\|data\[1\] " "Converted tri-state buffer \"Controlador_sram_CIC_UART:inst7\|data\[1\]\" feeding internal logic into a wire" {  } { { "Controlador_sram_CIC_UART.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/Controlador_sram_CIC_UART.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731770705315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Controlador_sram_CIC_UART:inst7\|data\[0\] " "Converted tri-state buffer \"Controlador_sram_CIC_UART:inst7\|data\[0\]\" feeding internal logic into a wire" {  } { { "Controlador_sram_CIC_UART.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/Controlador_sram_CIC_UART.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731770705315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Controlador_sram_CIC_UART:inst7\|data\[11\] " "Converted tri-state buffer \"Controlador_sram_CIC_UART:inst7\|data\[11\]\" feeding internal logic into a wire" {  } { { "Controlador_sram_CIC_UART.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/Controlador_sram_CIC_UART.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731770705315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Controlador_sram_CIC_UART:inst7\|data\[12\] " "Converted tri-state buffer \"Controlador_sram_CIC_UART:inst7\|data\[12\]\" feeding internal logic into a wire" {  } { { "Controlador_sram_CIC_UART.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/Controlador_sram_CIC_UART.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731770705315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Controlador_sram_CIC_UART:inst7\|data\[13\] " "Converted tri-state buffer \"Controlador_sram_CIC_UART:inst7\|data\[13\]\" feeding internal logic into a wire" {  } { { "Controlador_sram_CIC_UART.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/Controlador_sram_CIC_UART.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731770705315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Controlador_sram_CIC_UART:inst7\|data\[14\] " "Converted tri-state buffer \"Controlador_sram_CIC_UART:inst7\|data\[14\]\" feeding internal logic into a wire" {  } { { "Controlador_sram_CIC_UART.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/Controlador_sram_CIC_UART.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731770705315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Controlador_sram_CIC_UART:inst7\|data\[15\] " "Converted tri-state buffer \"Controlador_sram_CIC_UART:inst7\|data\[15\]\" feeding internal logic into a wire" {  } { { "Controlador_sram_CIC_UART.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/Controlador_sram_CIC_UART.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731770705315 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1731770705315 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sram.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram.vhd" 22 -1 0 } } { "sram.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram.vhd" 23 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1731770705559 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1731770705559 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Sram_CE GND " "Pin \"Sram_CE\" is stuck at GND" {  } { { "sram_cic_v2_2.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram_cic_v2_2.bdf" { { 120 1824 2000 136 "Sram_CE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731770705638 "|sram_cic_v2_2|Sram_CE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1731770705638 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1731770705688 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1731770705941 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1731770706040 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731770706040 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "570 " "Implemented 570 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1731770706083 ""} { "Info" "ICUT_CUT_TM_OPINS" "62 " "Implemented 62 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1731770706083 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "17 " "Implemented 17 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1731770706083 ""} { "Info" "ICUT_CUT_TM_LCELLS" "476 " "Implemented 476 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1731770706083 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1731770706083 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731770706095 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 16 12:25:06 2024 " "Processing ended: Sat Nov 16 12:25:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731770706095 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731770706095 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731770706095 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731770706095 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1731770707099 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731770707100 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 16 12:25:06 2024 " "Processing started: Sat Nov 16 12:25:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731770707100 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1731770707100 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sram_cic_v2 -c sram_cic_v2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off sram_cic_v2 -c sram_cic_v2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1731770707100 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1731770707178 ""}
{ "Info" "0" "" "Project  = sram_cic_v2" {  } {  } 0 0 "Project  = sram_cic_v2" 0 0 "Fitter" 0 0 1731770707178 ""}
{ "Info" "0" "" "Revision = sram_cic_v2" {  } {  } 0 0 "Revision = sram_cic_v2" 0 0 "Fitter" 0 0 1731770707178 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1731770707218 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1731770707218 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "sram_cic_v2 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"sram_cic_v2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1731770707224 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1731770707255 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1731770707255 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1731770707468 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1731770707472 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1731770707543 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1731770707543 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1731770707543 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1731770707543 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1731770707543 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1731770707543 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1731770707543 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1731770707543 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1731770707543 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1731770707543 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/" { { 0 { 0 ""} 0 1176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1731770707544 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/" { { 0 { 0 ""} 0 1178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1731770707544 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/" { { 0 { 0 ""} 0 1180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1731770707544 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/" { { 0 { 0 ""} 0 1182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1731770707544 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/" { { 0 { 0 ""} 0 1184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1731770707544 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1731770707544 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1731770707545 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "10 94 " "No exact pin location assignment(s) for 10 pins of 94 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1731770707973 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sram_cic_v2.sdc " "Synopsys Design Constraints File file not found: 'sram_cic_v2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1731770708154 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1731770708154 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1731770708159 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1731770708159 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1731770708160 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50~input (placed in PIN AG14 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clk_50~input (placed in PIN AG14 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1731770708191 ""}  } { { "sram_cic_v2_2.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram_cic_v2_2.bdf" { { 184 -88 88 200 "clk_50" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/" { { 0 { 0 ""} 0 1159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731770708191 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Programador_controlador_block:inst3\|controlador:inst\|clk_int  " "Automatically promoted node Programador_controlador_block:inst3\|controlador:inst\|clk_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1731770708191 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Programador_controlador_block:inst3\|controlador:inst\|clk_int~0 " "Destination node Programador_controlador_block:inst3\|controlador:inst\|clk_int~0" {  } { { "controlador.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/controlador.vhd" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/" { { 0 { 0 ""} 0 905 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1731770708191 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1731770708191 ""}  } { { "controlador.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/controlador.vhd" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/" { { 0 { 0 ""} 0 569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731770708191 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Programador_controlador_block:inst3\|controlador:inst\|clk_int_2  " "Automatically promoted node Programador_controlador_block:inst3\|controlador:inst\|clk_int_2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1731770708191 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Programador_controlador_block:inst3\|controlador:inst\|clk_int_2~0 " "Destination node Programador_controlador_block:inst3\|controlador:inst\|clk_int_2~0" {  } { { "controlador.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/controlador.vhd" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/" { { 0 { 0 ""} 0 744 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1731770708191 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1731770708191 ""}  } { { "controlador.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/controlador.vhd" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/" { { 0 { 0 ""} 0 587 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731770708191 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divisor:inst4\|clk_int  " "Automatically promoted node divisor:inst4\|clk_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1731770708191 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divisor:inst4\|clk_int~0 " "Destination node divisor:inst4\|clk_int~0" {  } { { "divisor.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/divisor.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/" { { 0 { 0 ""} 0 671 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1731770708191 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_camara~output " "Destination node clk_camara~output" {  } { { "sram_cic_v2_2.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram_cic_v2_2.bdf" { { 336 1240 1416 352 "clk_camara" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/" { { 0 { 0 ""} 0 1082 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1731770708191 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1731770708191 ""}  } { { "divisor.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/divisor.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/" { { 0 { 0 ""} 0 511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731770708191 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "captura_pixeles:inst\|clk_rapido~0  " "Automatically promoted node captura_pixeles:inst\|clk_rapido~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1731770708192 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sram_CIC:inst1\|pix_previo\[20\]~1 " "Destination node sram_CIC:inst1\|pix_previo\[20\]~1" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram_CIC.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/" { { 0 { 0 ""} 0 1035 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1731770708192 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1731770708192 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/" { { 0 { 0 ""} 0 693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731770708192 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1731770708374 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1731770708375 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1731770708375 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1731770708376 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1731770708378 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1731770708379 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1731770708379 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1731770708380 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1731770708406 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1731770708407 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1731770708407 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "10 unused 2.5V 0 10 0 " "Number of I/O pins in group: 10 (unused VREF, 2.5V VCCIO, 0 input, 10 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1731770708416 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1731770708416 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1731770708416 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1731770708417 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 16 47 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 16 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1731770708417 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 26 47 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 26 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1731770708417 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 16 55 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 16 total pin(s) used --  55 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1731770708417 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1731770708417 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 4 54 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  54 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1731770708417 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 23 49 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 23 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1731770708417 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1731770708417 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1731770708417 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1731770708417 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "addrs\[16\] " "Node \"addrs\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addrs\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731770708504 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "addrs\[17\] " "Node \"addrs\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addrs\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731770708504 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "addrs\[18\] " "Node \"addrs\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addrs\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731770708504 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "addrs\[19\] " "Node \"addrs\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addrs\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731770708504 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1731770708504 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731770708504 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1731770708507 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1731770709579 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731770709718 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1731770709744 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1731770714824 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731770714824 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1731770715024 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X23_Y0 X33_Y11 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X23_Y0 to location X33_Y11" {  } { { "loc" "" { Generic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X23_Y0 to location X33_Y11"} { { 12 { 0 ""} 23 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1731770717066 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1731770717066 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1731770717805 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1731770717805 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731770717806 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.42 " "Total time spent on timing analysis during the Fitter is 0.42 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1731770717886 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1731770717897 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1731770718054 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1731770718054 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1731770718188 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731770718485 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1731770718719 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/output_files/sram_cic_v2.fit.smsg " "Generated suppressed messages file C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/output_files/sram_cic_v2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1731770718773 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6327 " "Peak virtual memory: 6327 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731770718981 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 16 12:25:18 2024 " "Processing ended: Sat Nov 16 12:25:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731770718981 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731770718981 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731770718981 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1731770718981 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1731770719803 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731770719803 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 16 12:25:19 2024 " "Processing started: Sat Nov 16 12:25:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731770719803 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1731770719803 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off sram_cic_v2 -c sram_cic_v2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off sram_cic_v2 -c sram_cic_v2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1731770719803 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1731770720007 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1731770721521 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1731770721577 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4706 " "Peak virtual memory: 4706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731770721729 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 16 12:25:21 2024 " "Processing ended: Sat Nov 16 12:25:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731770721729 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731770721729 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731770721729 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1731770721729 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1731770722314 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1731770722692 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731770722692 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 16 12:25:22 2024 " "Processing started: Sat Nov 16 12:25:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731770722692 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1731770722692 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta sram_cic_v2 -c sram_cic_v2 " "Command: quartus_sta sram_cic_v2 -c sram_cic_v2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1731770722693 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1731770722776 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1731770722868 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1731770722868 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731770722897 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731770722898 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sram_cic_v2.sdc " "Synopsys Design Constraints File file not found: 'sram_cic_v2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1731770723179 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1731770723180 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_50 clk_50 " "create_clock -period 1.000 -name clk_50 clk_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1731770723181 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Programador_controlador_block:inst3\|controlador:inst\|clk_int_2 Programador_controlador_block:inst3\|controlador:inst\|clk_int_2 " "create_clock -period 1.000 -name Programador_controlador_block:inst3\|controlador:inst\|clk_int_2 Programador_controlador_block:inst3\|controlador:inst\|clk_int_2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1731770723181 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Programador_controlador_block:inst3\|controlador:inst\|clk_int Programador_controlador_block:inst3\|controlador:inst\|clk_int " "create_clock -period 1.000 -name Programador_controlador_block:inst3\|controlador:inst\|clk_int Programador_controlador_block:inst3\|controlador:inst\|clk_int" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1731770723181 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:inst4\|clk_int divisor:inst4\|clk_int " "create_clock -period 1.000 -name divisor:inst4\|clk_int divisor:inst4\|clk_int" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1731770723181 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pix_clk pix_clk " "create_clock -period 1.000 -name pix_clk pix_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1731770723181 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731770723181 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1731770723184 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731770723184 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1731770723185 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1731770723192 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1731770723212 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1731770723212 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.602 " "Worst-case setup slack is -3.602" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.602            -551.005 clk_50  " "   -3.602            -551.005 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.117             -14.269 divisor:inst4\|clk_int  " "   -3.117             -14.269 divisor:inst4\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.078             -29.521 Programador_controlador_block:inst3\|controlador:inst\|clk_int_2  " "   -2.078             -29.521 Programador_controlador_block:inst3\|controlador:inst\|clk_int_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.057             -22.417 Programador_controlador_block:inst3\|controlador:inst\|clk_int  " "   -2.057             -22.417 Programador_controlador_block:inst3\|controlador:inst\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.022             -27.842 pix_clk  " "   -2.022             -27.842 pix_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723214 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731770723214 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.385 " "Worst-case hold slack is 0.385" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 clk_50  " "    0.385               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 divisor:inst4\|clk_int  " "    0.402               0.000 divisor:inst4\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 Programador_controlador_block:inst3\|controlador:inst\|clk_int  " "    0.403               0.000 Programador_controlador_block:inst3\|controlador:inst\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 Programador_controlador_block:inst3\|controlador:inst\|clk_int_2  " "    0.403               0.000 Programador_controlador_block:inst3\|controlador:inst\|clk_int_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.465               0.000 pix_clk  " "    0.465               0.000 pix_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723217 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731770723217 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.818 " "Worst-case recovery slack is -2.818" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.818            -265.133 clk_50  " "   -2.818            -265.133 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.346             -66.228 pix_clk  " "   -2.346             -66.228 pix_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.438             -22.112 Programador_controlador_block:inst3\|controlador:inst\|clk_int_2  " "   -1.438             -22.112 Programador_controlador_block:inst3\|controlador:inst\|clk_int_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.571              -6.725 Programador_controlador_block:inst3\|controlador:inst\|clk_int  " "   -0.571              -6.725 Programador_controlador_block:inst3\|controlador:inst\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723219 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731770723219 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.772 " "Worst-case removal slack is 0.772" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.772               0.000 Programador_controlador_block:inst3\|controlador:inst\|clk_int  " "    0.772               0.000 Programador_controlador_block:inst3\|controlador:inst\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.044               0.000 clk_50  " "    1.044               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.463               0.000 Programador_controlador_block:inst3\|controlador:inst\|clk_int_2  " "    1.463               0.000 Programador_controlador_block:inst3\|controlador:inst\|clk_int_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.538               0.000 pix_clk  " "    2.538               0.000 pix_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723221 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731770723221 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -335.815 clk_50  " "   -3.000            -335.815 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -40.265 pix_clk  " "   -3.000             -40.265 pix_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -30.840 Programador_controlador_block:inst3\|controlador:inst\|clk_int  " "   -1.285             -30.840 Programador_controlador_block:inst3\|controlador:inst\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -25.700 Programador_controlador_block:inst3\|controlador:inst\|clk_int_2  " "   -1.285             -25.700 Programador_controlador_block:inst3\|controlador:inst\|clk_int_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -14.135 divisor:inst4\|clk_int  " "   -1.285             -14.135 divisor:inst4\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723223 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731770723223 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 30 synchronizer chains. " "Report Metastability: Found 30 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731770723300 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731770723300 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1731770723304 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1731770723317 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1731770723478 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731770723510 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1731770723519 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1731770723519 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.224 " "Worst-case setup slack is -3.224" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.224            -481.048 clk_50  " "   -3.224            -481.048 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.780             -12.085 divisor:inst4\|clk_int  " "   -2.780             -12.085 divisor:inst4\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.828             -24.899 Programador_controlador_block:inst3\|controlador:inst\|clk_int_2  " "   -1.828             -24.899 Programador_controlador_block:inst3\|controlador:inst\|clk_int_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.798             -18.667 Programador_controlador_block:inst3\|controlador:inst\|clk_int  " "   -1.798             -18.667 Programador_controlador_block:inst3\|controlador:inst\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.708             -22.807 pix_clk  " "   -1.708             -22.807 pix_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723522 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731770723522 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.338 " "Worst-case hold slack is 0.338" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 clk_50  " "    0.338               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 Programador_controlador_block:inst3\|controlador:inst\|clk_int_2  " "    0.354               0.000 Programador_controlador_block:inst3\|controlador:inst\|clk_int_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 divisor:inst4\|clk_int  " "    0.354               0.000 divisor:inst4\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 Programador_controlador_block:inst3\|controlador:inst\|clk_int  " "    0.355               0.000 Programador_controlador_block:inst3\|controlador:inst\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420               0.000 pix_clk  " "    0.420               0.000 pix_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723527 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731770723527 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.406 " "Worst-case recovery slack is -2.406" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.406            -223.307 clk_50  " "   -2.406            -223.307 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.026             -57.008 pix_clk  " "   -2.026             -57.008 pix_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.210             -18.368 Programador_controlador_block:inst3\|controlador:inst\|clk_int_2  " "   -1.210             -18.368 Programador_controlador_block:inst3\|controlador:inst\|clk_int_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.401              -4.335 Programador_controlador_block:inst3\|controlador:inst\|clk_int  " "   -0.401              -4.335 Programador_controlador_block:inst3\|controlador:inst\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723531 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731770723531 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.690 " "Worst-case removal slack is 0.690" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.690               0.000 Programador_controlador_block:inst3\|controlador:inst\|clk_int  " "    0.690               0.000 Programador_controlador_block:inst3\|controlador:inst\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.948               0.000 clk_50  " "    0.948               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.340               0.000 Programador_controlador_block:inst3\|controlador:inst\|clk_int_2  " "    1.340               0.000 Programador_controlador_block:inst3\|controlador:inst\|clk_int_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.305               0.000 pix_clk  " "    2.305               0.000 pix_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723534 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731770723534 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -335.815 clk_50  " "   -3.000            -335.815 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -40.265 pix_clk  " "   -3.000             -40.265 pix_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -30.840 Programador_controlador_block:inst3\|controlador:inst\|clk_int  " "   -1.285             -30.840 Programador_controlador_block:inst3\|controlador:inst\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -25.700 Programador_controlador_block:inst3\|controlador:inst\|clk_int_2  " "   -1.285             -25.700 Programador_controlador_block:inst3\|controlador:inst\|clk_int_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -14.135 divisor:inst4\|clk_int  " "   -1.285             -14.135 divisor:inst4\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723538 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731770723538 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 30 synchronizer chains. " "Report Metastability: Found 30 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731770723643 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731770723643 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1731770723649 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731770723698 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1731770723700 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1731770723700 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.317 " "Worst-case setup slack is -1.317" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.317            -179.651 clk_50  " "   -1.317            -179.651 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.047              -2.980 divisor:inst4\|clk_int  " "   -1.047              -2.980 divisor:inst4\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.482              -3.698 pix_clk  " "   -0.482              -3.698 pix_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.448              -4.553 Programador_controlador_block:inst3\|controlador:inst\|clk_int_2  " "   -0.448              -4.553 Programador_controlador_block:inst3\|controlador:inst\|clk_int_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.448              -3.267 Programador_controlador_block:inst3\|controlador:inst\|clk_int  " "   -0.448              -3.267 Programador_controlador_block:inst3\|controlador:inst\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723705 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731770723705 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.174 " "Worst-case hold slack is 0.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 clk_50  " "    0.174               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 Programador_controlador_block:inst3\|controlador:inst\|clk_int_2  " "    0.181               0.000 Programador_controlador_block:inst3\|controlador:inst\|clk_int_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 divisor:inst4\|clk_int  " "    0.181               0.000 divisor:inst4\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 Programador_controlador_block:inst3\|controlador:inst\|clk_int  " "    0.182               0.000 Programador_controlador_block:inst3\|controlador:inst\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210               0.000 pix_clk  " "    0.210               0.000 pix_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723712 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731770723712 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.022 " "Worst-case recovery slack is -1.022" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.022             -89.001 clk_50  " "   -1.022             -89.001 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.621             -17.059 pix_clk  " "   -0.621             -17.059 pix_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.215              -1.858 Programador_controlador_block:inst3\|controlador:inst\|clk_int_2  " "   -0.215              -1.858 Programador_controlador_block:inst3\|controlador:inst\|clk_int_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.191               0.000 Programador_controlador_block:inst3\|controlador:inst\|clk_int  " "    0.191               0.000 Programador_controlador_block:inst3\|controlador:inst\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723717 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731770723717 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.358 " "Worst-case removal slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 Programador_controlador_block:inst3\|controlador:inst\|clk_int  " "    0.358               0.000 Programador_controlador_block:inst3\|controlador:inst\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 clk_50  " "    0.497               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.676               0.000 Programador_controlador_block:inst3\|controlador:inst\|clk_int_2  " "    0.676               0.000 Programador_controlador_block:inst3\|controlador:inst\|clk_int_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.130               0.000 pix_clk  " "    1.130               0.000 pix_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723723 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731770723723 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -278.158 clk_50  " "   -3.000            -278.158 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -43.711 pix_clk  " "   -3.000             -43.711 pix_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -24.000 Programador_controlador_block:inst3\|controlador:inst\|clk_int  " "   -1.000             -24.000 Programador_controlador_block:inst3\|controlador:inst\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -20.000 Programador_controlador_block:inst3\|controlador:inst\|clk_int_2  " "   -1.000             -20.000 Programador_controlador_block:inst3\|controlador:inst\|clk_int_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -11.000 divisor:inst4\|clk_int  " "   -1.000             -11.000 divisor:inst4\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731770723727 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731770723727 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 30 synchronizer chains. " "Report Metastability: Found 30 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731770723865 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731770723865 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1731770724137 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1731770724138 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4956 " "Peak virtual memory: 4956 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731770724217 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 16 12:25:24 2024 " "Processing ended: Sat Nov 16 12:25:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731770724217 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731770724217 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731770724217 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1731770724217 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1731770725111 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731770725111 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 16 12:25:25 2024 " "Processing started: Sat Nov 16 12:25:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731770725111 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1731770725111 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off sram_cic_v2 -c sram_cic_v2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off sram_cic_v2 -c sram_cic_v2" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1731770725111 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1731770725402 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sram_cic_v2.vo C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/simulation/questa/ simulation " "Generated file sram_cic_v2.vo in folder \"C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1731770725456 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4655 " "Peak virtual memory: 4655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731770725478 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 16 12:25:25 2024 " "Processing ended: Sat Nov 16 12:25:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731770725478 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731770725478 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731770725478 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1731770725478 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 84 s " "Quartus Prime Full Compilation was successful. 0 errors, 84 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1731770726111 ""}
