{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 20 21:16:43 2024 " "Info: Processing started: Thu Jun 20 21:16:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off puc_241 -c puc_241 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off puc_241 -c puc_241 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_50 " "Info: Assuming node \"clk_50\" is an undefined clock" {  } { { "puc_241_esquema.bdf" "" { Schematic "C:/Users/phili/Documents/sistemas-reconfiguraveis-puc-mg/Trab4/puc_241_esquema.bdf" { { 824 520 688 840 "clk_50" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_50 register Prog_cnt:inst1\|pc\[2\] memory rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|ram_block1a0~porta_address_reg9 230.79 MHz 4.333 ns Internal " "Info: Clock \"clk_50\" has Internal fmax of 230.79 MHz between source register \"Prog_cnt:inst1\|pc\[2\]\" and destination memory \"rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|ram_block1a0~porta_address_reg9\" (period= 4.333 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.105 ns + Longest register memory " "Info: + Longest register to memory delay is 4.105 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Prog_cnt:inst1\|pc\[2\] 1 REG LCFF_X27_Y27_N5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y27_N5; Fanout = 4; REG Node = 'Prog_cnt:inst1\|pc\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Prog_cnt:inst1|pc[2] } "NODE_NAME" } } { "../Trab2/Prog_cnt/Prog_cnt.vhd" "" { Text "C:/Users/phili/Documents/sistemas-reconfiguraveis-puc-mg/Trab2/Prog_cnt/Prog_cnt.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.393 ns) 1.145 ns Prog_cnt:inst1\|Add0~5 2 COMB LCCOMB_X25_Y27_N6 2 " "Info: 2: + IC(0.752 ns) + CELL(0.393 ns) = 1.145 ns; Loc. = LCCOMB_X25_Y27_N6; Fanout = 2; COMB Node = 'Prog_cnt:inst1\|Add0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.145 ns" { Prog_cnt:inst1|pc[2] Prog_cnt:inst1|Add0~5 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.216 ns Prog_cnt:inst1\|Add0~7 3 COMB LCCOMB_X25_Y27_N8 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.216 ns; Loc. = LCCOMB_X25_Y27_N8; Fanout = 2; COMB Node = 'Prog_cnt:inst1\|Add0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Prog_cnt:inst1|Add0~5 Prog_cnt:inst1|Add0~7 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.287 ns Prog_cnt:inst1\|Add0~9 4 COMB LCCOMB_X25_Y27_N10 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.287 ns; Loc. = LCCOMB_X25_Y27_N10; Fanout = 2; COMB Node = 'Prog_cnt:inst1\|Add0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Prog_cnt:inst1|Add0~7 Prog_cnt:inst1|Add0~9 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.358 ns Prog_cnt:inst1\|Add0~11 5 COMB LCCOMB_X25_Y27_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.358 ns; Loc. = LCCOMB_X25_Y27_N12; Fanout = 2; COMB Node = 'Prog_cnt:inst1\|Add0~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Prog_cnt:inst1|Add0~9 Prog_cnt:inst1|Add0~11 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.517 ns Prog_cnt:inst1\|Add0~13 6 COMB LCCOMB_X25_Y27_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.159 ns) = 1.517 ns; Loc. = LCCOMB_X25_Y27_N14; Fanout = 2; COMB Node = 'Prog_cnt:inst1\|Add0~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Prog_cnt:inst1|Add0~11 Prog_cnt:inst1|Add0~13 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.588 ns Prog_cnt:inst1\|Add0~15 7 COMB LCCOMB_X25_Y27_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.588 ns; Loc. = LCCOMB_X25_Y27_N16; Fanout = 2; COMB Node = 'Prog_cnt:inst1\|Add0~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Prog_cnt:inst1|Add0~13 Prog_cnt:inst1|Add0~15 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.659 ns Prog_cnt:inst1\|Add0~17 8 COMB LCCOMB_X25_Y27_N18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.659 ns; Loc. = LCCOMB_X25_Y27_N18; Fanout = 2; COMB Node = 'Prog_cnt:inst1\|Add0~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Prog_cnt:inst1|Add0~15 Prog_cnt:inst1|Add0~17 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.069 ns Prog_cnt:inst1\|Add0~18 9 COMB LCCOMB_X25_Y27_N20 1 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 2.069 ns; Loc. = LCCOMB_X25_Y27_N20; Fanout = 1; COMB Node = 'Prog_cnt:inst1\|Add0~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Prog_cnt:inst1|Add0~17 Prog_cnt:inst1|Add0~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.271 ns) 2.591 ns Prog_cnt:inst1\|Mux1~1 10 COMB LCCOMB_X25_Y27_N28 9 " "Info: 10: + IC(0.251 ns) + CELL(0.271 ns) = 2.591 ns; Loc. = LCCOMB_X25_Y27_N28; Fanout = 9; COMB Node = 'Prog_cnt:inst1\|Mux1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.522 ns" { Prog_cnt:inst1|Add0~18 Prog_cnt:inst1|Mux1~1 } "NODE_NAME" } } { "../Trab2/Prog_cnt/Prog_cnt.vhd" "" { Text "C:/Users/phili/Documents/sistemas-reconfiguraveis-puc-mg/Trab2/Prog_cnt/Prog_cnt.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.372 ns) + CELL(0.142 ns) 4.105 ns rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|ram_block1a0~porta_address_reg9 11 MEM M4K_X26_Y27 2 " "Info: 11: + IC(1.372 ns) + CELL(0.142 ns) = 4.105 ns; Loc. = M4K_X26_Y27; Fanout = 2; MEM Node = 'rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|ram_block1a0~porta_address_reg9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { Prog_cnt:inst1|Mux1~1 rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a0~porta_address_reg9 } "NODE_NAME" } } { "db/altsyncram_me71.tdf" "" { Text "C:/Users/phili/Documents/sistemas-reconfiguraveis-puc-mg/Trab4/db/altsyncram_me71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.730 ns ( 42.14 % ) " "Info: Total cell delay = 1.730 ns ( 42.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.375 ns ( 57.86 % ) " "Info: Total interconnect delay = 2.375 ns ( 57.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.105 ns" { Prog_cnt:inst1|pc[2] Prog_cnt:inst1|Add0~5 Prog_cnt:inst1|Add0~7 Prog_cnt:inst1|Add0~9 Prog_cnt:inst1|Add0~11 Prog_cnt:inst1|Add0~13 Prog_cnt:inst1|Add0~15 Prog_cnt:inst1|Add0~17 Prog_cnt:inst1|Add0~18 Prog_cnt:inst1|Mux1~1 rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a0~porta_address_reg9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.105 ns" { Prog_cnt:inst1|pc[2] {} Prog_cnt:inst1|Add0~5 {} Prog_cnt:inst1|Add0~7 {} Prog_cnt:inst1|Add0~9 {} Prog_cnt:inst1|Add0~11 {} Prog_cnt:inst1|Add0~13 {} Prog_cnt:inst1|Add0~15 {} Prog_cnt:inst1|Add0~17 {} Prog_cnt:inst1|Add0~18 {} Prog_cnt:inst1|Mux1~1 {} rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a0~porta_address_reg9 {} } { 0.000ns 0.752ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.251ns 1.372ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.271ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.057 ns - Smallest " "Info: - Smallest clock skew is 0.057 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50 destination 2.712 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk_50\" to destination memory is 2.712 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50 } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "C:/Users/phili/Documents/sistemas-reconfiguraveis-puc-mg/Trab4/puc_241_esquema.bdf" { { 824 520 688 840 "clk_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_50~clkctrl 2 COMB CLKCTRL_G3 219 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 219; COMB Node = 'clk_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_50 clk_50~clkctrl } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "C:/Users/phili/Documents/sistemas-reconfiguraveis-puc-mg/Trab4/puc_241_esquema.bdf" { { 824 520 688 840 "clk_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.934 ns) + CELL(0.661 ns) 2.712 ns rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|ram_block1a0~porta_address_reg9 3 MEM M4K_X26_Y27 2 " "Info: 3: + IC(0.934 ns) + CELL(0.661 ns) = 2.712 ns; Loc. = M4K_X26_Y27; Fanout = 2; MEM Node = 'rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|ram_block1a0~porta_address_reg9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { clk_50~clkctrl rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a0~porta_address_reg9 } "NODE_NAME" } } { "db/altsyncram_me71.tdf" "" { Text "C:/Users/phili/Documents/sistemas-reconfiguraveis-puc-mg/Trab4/db/altsyncram_me71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 61.21 % ) " "Info: Total cell delay = 1.660 ns ( 61.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.052 ns ( 38.79 % ) " "Info: Total interconnect delay = 1.052 ns ( 38.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.712 ns" { clk_50 clk_50~clkctrl rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a0~porta_address_reg9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.712 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a0~porta_address_reg9 {} } { 0.000ns 0.000ns 0.118ns 0.934ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50 source 2.655 ns - Longest register " "Info: - Longest clock path from clock \"clk_50\" to source register is 2.655 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50 } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "C:/Users/phili/Documents/sistemas-reconfiguraveis-puc-mg/Trab4/puc_241_esquema.bdf" { { 824 520 688 840 "clk_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_50~clkctrl 2 COMB CLKCTRL_G3 219 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 219; COMB Node = 'clk_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_50 clk_50~clkctrl } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "C:/Users/phili/Documents/sistemas-reconfiguraveis-puc-mg/Trab4/puc_241_esquema.bdf" { { 824 520 688 840 "clk_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.537 ns) 2.655 ns Prog_cnt:inst1\|pc\[2\] 3 REG LCFF_X27_Y27_N5 4 " "Info: 3: + IC(1.001 ns) + CELL(0.537 ns) = 2.655 ns; Loc. = LCFF_X27_Y27_N5; Fanout = 4; REG Node = 'Prog_cnt:inst1\|pc\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { clk_50~clkctrl Prog_cnt:inst1|pc[2] } "NODE_NAME" } } { "../Trab2/Prog_cnt/Prog_cnt.vhd" "" { Text "C:/Users/phili/Documents/sistemas-reconfiguraveis-puc-mg/Trab2/Prog_cnt/Prog_cnt.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.85 % ) " "Info: Total cell delay = 1.536 ns ( 57.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.119 ns ( 42.15 % ) " "Info: Total interconnect delay = 1.119 ns ( 42.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { clk_50 clk_50~clkctrl Prog_cnt:inst1|pc[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} Prog_cnt:inst1|pc[2] {} } { 0.000ns 0.000ns 0.118ns 1.001ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.712 ns" { clk_50 clk_50~clkctrl rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a0~porta_address_reg9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.712 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a0~porta_address_reg9 {} } { 0.000ns 0.000ns 0.118ns 0.934ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { clk_50 clk_50~clkctrl Prog_cnt:inst1|pc[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} Prog_cnt:inst1|pc[2] {} } { 0.000ns 0.000ns 0.118ns 1.001ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../Trab2/Prog_cnt/Prog_cnt.vhd" "" { Text "C:/Users/phili/Documents/sistemas-reconfiguraveis-puc-mg/Trab2/Prog_cnt/Prog_cnt.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_me71.tdf" "" { Text "C:/Users/phili/Documents/sistemas-reconfiguraveis-puc-mg/Trab4/db/altsyncram_me71.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.105 ns" { Prog_cnt:inst1|pc[2] Prog_cnt:inst1|Add0~5 Prog_cnt:inst1|Add0~7 Prog_cnt:inst1|Add0~9 Prog_cnt:inst1|Add0~11 Prog_cnt:inst1|Add0~13 Prog_cnt:inst1|Add0~15 Prog_cnt:inst1|Add0~17 Prog_cnt:inst1|Add0~18 Prog_cnt:inst1|Mux1~1 rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a0~porta_address_reg9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.105 ns" { Prog_cnt:inst1|pc[2] {} Prog_cnt:inst1|Add0~5 {} Prog_cnt:inst1|Add0~7 {} Prog_cnt:inst1|Add0~9 {} Prog_cnt:inst1|Add0~11 {} Prog_cnt:inst1|Add0~13 {} Prog_cnt:inst1|Add0~15 {} Prog_cnt:inst1|Add0~17 {} Prog_cnt:inst1|Add0~18 {} Prog_cnt:inst1|Mux1~1 {} rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a0~porta_address_reg9 {} } { 0.000ns 0.752ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.251ns 1.372ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.271ns 0.142ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.712 ns" { clk_50 clk_50~clkctrl rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a0~porta_address_reg9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.712 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a0~porta_address_reg9 {} } { 0.000ns 0.000ns 0.118ns 0.934ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { clk_50 clk_50~clkctrl Prog_cnt:inst1|pc[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} Prog_cnt:inst1|pc[2] {} } { 0.000ns 0.000ns 0.118ns 1.001ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "puc_241:inst6\|instrucao\[6\] key0 clk_50 0.797 ns register " "Info: tsu for register \"puc_241:inst6\|instrucao\[6\]\" (data pin = \"key0\", clock pin = \"clk_50\") is 0.797 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.507 ns + Longest pin register " "Info: + Longest pin to register delay is 3.507 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns key0 1 PIN PIN_P1 8 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 8; PIN Node = 'key0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key0 } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "C:/Users/phili/Documents/sistemas-reconfiguraveis-puc-mg/Trab4/puc_241_esquema.bdf" { { 808 520 688 824 "key0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.848 ns) + CELL(0.660 ns) 3.507 ns puc_241:inst6\|instrucao\[6\] 2 REG LCFF_X28_Y29_N31 5 " "Info: 2: + IC(1.848 ns) + CELL(0.660 ns) = 3.507 ns; Loc. = LCFF_X28_Y29_N31; Fanout = 5; REG Node = 'puc_241:inst6\|instrucao\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.508 ns" { key0 puc_241:inst6|instrucao[6] } "NODE_NAME" } } { "puc_241.vhd" "" { Text "C:/Users/phili/Documents/sistemas-reconfiguraveis-puc-mg/Trab4/puc_241.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.659 ns ( 47.31 % ) " "Info: Total cell delay = 1.659 ns ( 47.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.848 ns ( 52.69 % ) " "Info: Total interconnect delay = 1.848 ns ( 52.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.507 ns" { key0 puc_241:inst6|instrucao[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.507 ns" { key0 {} key0~combout {} puc_241:inst6|instrucao[6] {} } { 0.000ns 0.000ns 1.848ns } { 0.000ns 0.999ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "puc_241.vhd" "" { Text "C:/Users/phili/Documents/sistemas-reconfiguraveis-puc-mg/Trab4/puc_241.vhd" 101 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50 destination 2.674 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_50\" to destination register is 2.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50 } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "C:/Users/phili/Documents/sistemas-reconfiguraveis-puc-mg/Trab4/puc_241_esquema.bdf" { { 824 520 688 840 "clk_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_50~clkctrl 2 COMB CLKCTRL_G3 219 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 219; COMB Node = 'clk_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_50 clk_50~clkctrl } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "C:/Users/phili/Documents/sistemas-reconfiguraveis-puc-mg/Trab4/puc_241_esquema.bdf" { { 824 520 688 840 "clk_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 2.674 ns puc_241:inst6\|instrucao\[6\] 3 REG LCFF_X28_Y29_N31 5 " "Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.674 ns; Loc. = LCFF_X28_Y29_N31; Fanout = 5; REG Node = 'puc_241:inst6\|instrucao\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { clk_50~clkctrl puc_241:inst6|instrucao[6] } "NODE_NAME" } } { "puc_241.vhd" "" { Text "C:/Users/phili/Documents/sistemas-reconfiguraveis-puc-mg/Trab4/puc_241.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.44 % ) " "Info: Total cell delay = 1.536 ns ( 57.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.138 ns ( 42.56 % ) " "Info: Total interconnect delay = 1.138 ns ( 42.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { clk_50 clk_50~clkctrl puc_241:inst6|instrucao[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} puc_241:inst6|instrucao[6] {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.507 ns" { key0 puc_241:inst6|instrucao[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.507 ns" { key0 {} key0~combout {} puc_241:inst6|instrucao[6] {} } { 0.000ns 0.000ns 1.848ns } { 0.000ns 0.999ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { clk_50 clk_50~clkctrl puc_241:inst6|instrucao[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} puc_241:inst6|instrucao[6] {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_50 rom_q\[6\] rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[6\] 7.788 ns memory " "Info: tco from clock \"clk_50\" to destination pin \"rom_q\[6\]\" through memory \"rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[6\]\" is 7.788 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50 source 2.696 ns + Longest memory " "Info: + Longest clock path from clock \"clk_50\" to source memory is 2.696 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50 } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "C:/Users/phili/Documents/sistemas-reconfiguraveis-puc-mg/Trab4/puc_241_esquema.bdf" { { 824 520 688 840 "clk_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_50~clkctrl 2 COMB CLKCTRL_G3 219 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 219; COMB Node = 'clk_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_50 clk_50~clkctrl } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "C:/Users/phili/Documents/sistemas-reconfiguraveis-puc-mg/Trab4/puc_241_esquema.bdf" { { 824 520 688 840 "clk_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.944 ns) + CELL(0.635 ns) 2.696 ns rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[6\] 3 MEM M4K_X26_Y26 2 " "Info: 3: + IC(0.944 ns) + CELL(0.635 ns) = 2.696 ns; Loc. = M4K_X26_Y26; Fanout = 2; MEM Node = 'rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { clk_50~clkctrl rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[6] } "NODE_NAME" } } { "db/altsyncram_me71.tdf" "" { Text "C:/Users/phili/Documents/sistemas-reconfiguraveis-puc-mg/Trab4/db/altsyncram_me71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.634 ns ( 60.61 % ) " "Info: Total cell delay = 1.634 ns ( 60.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.062 ns ( 39.39 % ) " "Info: Total interconnect delay = 1.062 ns ( 39.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.696 ns" { clk_50 clk_50~clkctrl rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.696 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[6] {} } { 0.000ns 0.000ns 0.118ns 0.944ns } { 0.000ns 0.999ns 0.000ns 0.635ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_me71.tdf" "" { Text "C:/Users/phili/Documents/sistemas-reconfiguraveis-puc-mg/Trab4/db/altsyncram_me71.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.883 ns + Longest memory pin " "Info: + Longest memory to pin delay is 4.883 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.088 ns) 0.088 ns rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[6\] 1 MEM M4K_X26_Y26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.088 ns) = 0.088 ns; Loc. = M4K_X26_Y26; Fanout = 2; MEM Node = 'rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[6] } "NODE_NAME" } } { "db/altsyncram_me71.tdf" "" { Text "C:/Users/phili/Documents/sistemas-reconfiguraveis-puc-mg/Trab4/db/altsyncram_me71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.997 ns) + CELL(2.798 ns) 4.883 ns rom_q\[6\] 2 PIN PIN_B14 0 " "Info: 2: + IC(1.997 ns) + CELL(2.798 ns) = 4.883 ns; Loc. = PIN_B14; Fanout = 0; PIN Node = 'rom_q\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.795 ns" { rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[6] rom_q[6] } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "C:/Users/phili/Documents/sistemas-reconfiguraveis-puc-mg/Trab4/puc_241_esquema.bdf" { { 656 1800 1976 672 "rom_q\[15..0\]" "" } { 344 504 600 360 "rom_q\[7..0\]" "" } { 512 520 592 528 "rom_q\[7..0\]" "" } { 688 520 600 704 "rom_q\[7..0\]" "" } { 848 976 1080 864 "rom_q\[10..0\]" "" } { 864 1368 1440 880 "rom_q\[15..0\]" "" } { 648 1648 1800 664 "rom_q\[15..0\]" "" } { 480 1584 1680 496 "rom_q\[7..0\]" "" } { 384 1216 1288 400 "rom_q\[10..8\]" "" } { 416 1216 1288 432 "rom_q\[10..8\]" "" } { 432 1216 1288 448 "rom_q\[7..5\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.886 ns ( 59.10 % ) " "Info: Total cell delay = 2.886 ns ( 59.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.997 ns ( 40.90 % ) " "Info: Total interconnect delay = 1.997 ns ( 40.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.883 ns" { rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[6] rom_q[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.883 ns" { rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[6] {} rom_q[6] {} } { 0.000ns 1.997ns } { 0.088ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.696 ns" { clk_50 clk_50~clkctrl rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.696 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[6] {} } { 0.000ns 0.000ns 0.118ns 0.944ns } { 0.000ns 0.999ns 0.000ns 0.635ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.883 ns" { rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[6] rom_q[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.883 ns" { rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[6] {} rom_q[6] {} } { 0.000ns 1.997ns } { 0.088ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "puc_241:inst6\|instrucao\[6\] key0 clk_50 -0.567 ns register " "Info: th for register \"puc_241:inst6\|instrucao\[6\]\" (data pin = \"key0\", clock pin = \"clk_50\") is -0.567 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50 destination 2.674 ns + Longest register " "Info: + Longest clock path from clock \"clk_50\" to destination register is 2.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50 } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "C:/Users/phili/Documents/sistemas-reconfiguraveis-puc-mg/Trab4/puc_241_esquema.bdf" { { 824 520 688 840 "clk_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_50~clkctrl 2 COMB CLKCTRL_G3 219 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 219; COMB Node = 'clk_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_50 clk_50~clkctrl } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "C:/Users/phili/Documents/sistemas-reconfiguraveis-puc-mg/Trab4/puc_241_esquema.bdf" { { 824 520 688 840 "clk_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 2.674 ns puc_241:inst6\|instrucao\[6\] 3 REG LCFF_X28_Y29_N31 5 " "Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.674 ns; Loc. = LCFF_X28_Y29_N31; Fanout = 5; REG Node = 'puc_241:inst6\|instrucao\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { clk_50~clkctrl puc_241:inst6|instrucao[6] } "NODE_NAME" } } { "puc_241.vhd" "" { Text "C:/Users/phili/Documents/sistemas-reconfiguraveis-puc-mg/Trab4/puc_241.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.44 % ) " "Info: Total cell delay = 1.536 ns ( 57.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.138 ns ( 42.56 % ) " "Info: Total interconnect delay = 1.138 ns ( 42.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { clk_50 clk_50~clkctrl puc_241:inst6|instrucao[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} puc_241:inst6|instrucao[6] {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "puc_241.vhd" "" { Text "C:/Users/phili/Documents/sistemas-reconfiguraveis-puc-mg/Trab4/puc_241.vhd" 101 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.507 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.507 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns key0 1 PIN PIN_P1 8 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 8; PIN Node = 'key0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key0 } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "C:/Users/phili/Documents/sistemas-reconfiguraveis-puc-mg/Trab4/puc_241_esquema.bdf" { { 808 520 688 824 "key0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.848 ns) + CELL(0.660 ns) 3.507 ns puc_241:inst6\|instrucao\[6\] 2 REG LCFF_X28_Y29_N31 5 " "Info: 2: + IC(1.848 ns) + CELL(0.660 ns) = 3.507 ns; Loc. = LCFF_X28_Y29_N31; Fanout = 5; REG Node = 'puc_241:inst6\|instrucao\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.508 ns" { key0 puc_241:inst6|instrucao[6] } "NODE_NAME" } } { "puc_241.vhd" "" { Text "C:/Users/phili/Documents/sistemas-reconfiguraveis-puc-mg/Trab4/puc_241.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.659 ns ( 47.31 % ) " "Info: Total cell delay = 1.659 ns ( 47.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.848 ns ( 52.69 % ) " "Info: Total interconnect delay = 1.848 ns ( 52.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.507 ns" { key0 puc_241:inst6|instrucao[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.507 ns" { key0 {} key0~combout {} puc_241:inst6|instrucao[6] {} } { 0.000ns 0.000ns 1.848ns } { 0.000ns 0.999ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { clk_50 clk_50~clkctrl puc_241:inst6|instrucao[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} puc_241:inst6|instrucao[6] {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.507 ns" { key0 puc_241:inst6|instrucao[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.507 ns" { key0 {} key0~combout {} puc_241:inst6|instrucao[6] {} } { 0.000ns 0.000ns 1.848ns } { 0.000ns 0.999ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 20 21:16:44 2024 " "Info: Processing ended: Thu Jun 20 21:16:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
