#! /usr/local/Cellar/icarus-verilog/10.0/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f9123501e70 .scope module, "psShiftReg_testbench" "psShiftReg_testbench" 2 3;
 .timescale 0 0;
P_0x7f9123502ce0 .param/l "CLOCK_PERIOD" 0 2 13, +C4<00000000000000000000000000001010>;
v0x7f91235196f0_0 .var "clk", 0 0;
v0x7f91235197a0_0 .var "load", 0 0;
v0x7f9123519830_0 .var "parallelIn", 9 0;
v0x7f91235198e0_0 .var "rst", 0 0;
v0x7f9123519990_0 .net "serialOut", 0 0, L_0x7f9123519a60;  1 drivers
S_0x7f9123500090 .scope module, "dut" "psShiftReg" 2 10, 3 3 0, S_0x7f9123501e70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "serialOut"
    .port_info 1 /INPUT 10 "parallelIn"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0x7f9123507f20_0 .net "clk", 0 0, v0x7f91235196f0_0;  1 drivers
v0x7f9123519300_0 .var "data", 9 0;
v0x7f91235193a0_0 .net "load", 0 0, v0x7f91235197a0_0;  1 drivers
v0x7f9123519450_0 .net "parallelIn", 9 0, v0x7f9123519830_0;  1 drivers
v0x7f91235194f0_0 .net "rst", 0 0, v0x7f91235198e0_0;  1 drivers
v0x7f91235195d0_0 .net "serialOut", 0 0, L_0x7f9123519a60;  alias, 1 drivers
E_0x7f91235082a0 .event posedge, v0x7f9123507f20_0;
L_0x7f9123519a60 .part v0x7f9123519300_0, 0, 1;
    .scope S_0x7f9123500090;
T_0 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x7f9123519300_0, 0, 10;
    %end;
    .thread T_0;
    .scope S_0x7f9123500090;
T_1 ;
    %wait E_0x7f91235082a0;
    %load/vec4 v0x7f91235194f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7f9123519300_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7f91235193a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7f9123519450_0;
    %assign/vec4 v0x7f9123519300_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f9123519300_0;
    %parti/s 9, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f9123519300_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f9123501e70;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91235196f0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x7f9123501e70;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0x7f91235196f0_0;
    %inv;
    %store/vec4 v0x7f91235196f0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f9123501e70;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f91235198e0_0, 0;
    %wait E_0x7f91235082a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f91235198e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f91235197a0_0, 0;
    %pushi/vec4 916, 0, 10;
    %assign/vec4 v0x7f9123519830_0, 0;
    %wait E_0x7f91235082a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f91235197a0_0, 0;
    %wait E_0x7f91235082a0;
    %wait E_0x7f91235082a0;
    %wait E_0x7f91235082a0;
    %wait E_0x7f91235082a0;
    %wait E_0x7f91235082a0;
    %wait E_0x7f91235082a0;
    %wait E_0x7f91235082a0;
    %wait E_0x7f91235082a0;
    %wait E_0x7f91235082a0;
    %wait E_0x7f91235082a0;
    %pushi/vec4 604, 0, 10;
    %assign/vec4 v0x7f9123519830_0, 0;
    %wait E_0x7f91235082a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f91235197a0_0, 0;
    %wait E_0x7f91235082a0;
    %wait E_0x7f91235082a0;
    %vpi_call 2 37 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x7f9123501e70;
T_5 ;
    %vpi_call 2 42 "$dumpfile", "psShiftReg.vcd" {0 0 0};
    %vpi_call 2 43 "$dumpvars" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "psShiftReg_testbench.v";
    "./psShiftReg.v";
