#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Sep 22 16:34:28 2020
# Process ID: 15368
# Current directory: E:/study/大四上/小学期/new9.22/TeamWork/bitmips_experiments/lab5/teach_soc
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7532 E:\study\大四上\小学期\new9.22\TeamWork\bitmips_experiments\lab5\teach_soc\teach_soc.xpr
# Log file: E:/study/大四上/小学期/new9.22/TeamWork/bitmips_experiments/lab5/teach_soc/vivado.log
# Journal file: E:/study/大四上/小学期/new9.22/TeamWork/bitmips_experiments/lab5/teach_soc\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/study/大四上/小学期/new9.22/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.xpr
INFO: [Project 1-313] Project file moved from 'E:/A/20/TeamWork/bitmips_experiments/lab5/teach_soc' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Software/vivado/Vivado/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 784.809 ; gain = 170.473
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/大四上/小学期/new9.22/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Software/vivado/Vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/study/大四上/小学期/new9.22/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/study/大四上/小学期/new9.22/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/study/大四上/小学期/new9.22/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/大四上/小学期/new9.22/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/大四上/小学期/new9.22/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/大四上/小学期/new9.22/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/inst_ram/inst_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-311] analyzing module inst_ram_bindec
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized22
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized23
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized24
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized25
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized26
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized27
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized28
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized29
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized30
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized31
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized32
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized33
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized34
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized35
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized36
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized37
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized38
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized39
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized40
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized41
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized42
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized43
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized44
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized10
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized11
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized12
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized13
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized14
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized15
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized16
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized17
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized18
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized19
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized20
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized21
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized22
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized23
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized24
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized25
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized26
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized27
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized28
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized29
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized30
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized31
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized32
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized33
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized34
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized35
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized36
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized37
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized38
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized39
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized40
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized41
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized42
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized43
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized44
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized7
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized8
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized9
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/大四上/小学期/new9.22/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2458] undeclared symbol op_sra, assumed default net type wire [E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/alu.v:39]
INFO: [VRFC 10-2458] undeclared symbol adder_cin, assumed default net type wire [E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/alu.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/blockA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockA
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/blockB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/blockC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/blockD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/brUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/大四上/小学期/new9.22/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/bridge/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/大四上/小学期/new9.22/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/confreg/confeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/getInst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getInst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/jmpPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmpPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/rawPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rawPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/register_heap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_heap
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/大四上/小学期/new9.22/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module teach_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2458] undeclared symbol instD, assumed default net type wire [E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/top_module.v:62]
WARNING: [VRFC 10-2938] 'instD' is already implicitly declared on line 62 [E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/top_module.v:66]
INFO: [VRFC 10-2458] undeclared symbol mux7, assumed default net type wire [E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/top_module.v:120]
INFO: [VRFC 10-2458] undeclared symbol mux5, assumed default net type wire [E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/top_module.v:121]
INFO: [VRFC 10-2458] undeclared symbol RegWriteE, assumed default net type wire [E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/top_module.v:157]
INFO: [VRFC 10-2458] undeclared symbol MemWriteE, assumed default net type wire [E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/top_module.v:158]
INFO: [VRFC 10-2458] undeclared symbol CAE, assumed default net type wire [E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/top_module.v:159]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegE, assumed default net type wire [E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/top_module.v:160]
INFO: [VRFC 10-2458] undeclared symbol C3E, assumed default net type wire [E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/top_module.v:161]
INFO: [VRFC 10-2458] undeclared symbol C1E, assumed default net type wire [E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/top_module.v:162]
INFO: [VRFC 10-2458] undeclared symbol CBE, assumed default net type wire [E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/top_module.v:163]
INFO: [VRFC 10-2458] undeclared symbol RD1E, assumed default net type wire [E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/top_module.v:164]
INFO: [VRFC 10-2458] undeclared symbol RD2E, assumed default net type wire [E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/top_module.v:165]
INFO: [VRFC 10-2458] undeclared symbol WriteRegE, assumed default net type wire [E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/top_module.v:166]
INFO: [VRFC 10-2458] undeclared symbol immeextendE, assumed default net type wire [E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/top_module.v:167]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4E, assumed default net type wire [E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/top_module.v:168]
INFO: [VRFC 10-2458] undeclared symbol jmpaddrE, assumed default net type wire [E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/top_module.v:169]
INFO: [VRFC 10-2458] undeclared symbol jalE, assumed default net type wire [E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/top_module.v:170]
WARNING: [VRFC 10-2938] 'C1E' is already implicitly declared on line 162 [E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/top_module.v:173]
WARNING: [VRFC 10-2938] 'C3E' is already implicitly declared on line 161 [E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/top_module.v:174]
WARNING: [VRFC 10-2938] 'MemtoRegE' is already implicitly declared on line 160 [E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/top_module.v:175]
WARNING: [VRFC 10-2938] 'MemWriteE' is already implicitly declared on line 158 [E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/top_module.v:176]
WARNING: [VRFC 10-2938] 'RegWriteE' is already implicitly declared on line 157 [E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/top_module.v:177]
WARNING: [VRFC 10-2938] 'CAE' is already implicitly declared on line 159 [E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/top_module.v:178]
WARNING: [VRFC 10-2938] 'CBE' is already implicitly declared on line 163 [E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/top_module.v:179]
WARNING: [VRFC 10-2938] 'RD1E' is already implicitly declared on line 164 [E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/top_module.v:180]
WARNING: [VRFC 10-2938] 'RD2E' is already implicitly declared on line 165 [E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/top_module.v:181]
WARNING: [VRFC 10-2938] 'WriteRegE' is already implicitly declared on line 166 [E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/top_module.v:182]
WARNING: [VRFC 10-2938] 'immeextendE' is already implicitly declared on line 167 [E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/top_module.v:183]
WARNING: [VRFC 10-2938] 'PCPlus4E' is already implicitly declared on line 168 [E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/top_module.v:184]
WARNING: [VRFC 10-2938] 'jmpaddrE' is already implicitly declared on line 169 [E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/top_module.v:185]
WARNING: [VRFC 10-2938] 'jalE' is already implicitly declared on line 170 [E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/top_module.v:186]
INFO: [VRFC 10-2458] undeclared symbol RegWriteM, assumed default net type wire [E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/top_module.v:228]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegM, assumed default net type wire [E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/top_module.v:231]
INFO: [VRFC 10-2458] undeclared symbol WriteRegM, assumed default net type wire [E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/top_module.v:236]
INFO: [VRFC 10-2458] undeclared symbol jalM, assumed default net type wire [E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/top_module.v:237]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4M, assumed default net type wire [E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/top_module.v:238]
WARNING: [VRFC 10-2938] 'RegWriteM' is already implicitly declared on line 228 [E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/top_module.v:241]
WARNING: [VRFC 10-2938] 'MemtoRegM' is already implicitly declared on line 231 [E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/top_module.v:243]
WARNING: [VRFC 10-2938] 'WriteRegM' is already implicitly declared on line 236 [E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/top_module.v:246]
WARNING: [VRFC 10-2938] 'jalM' is already implicitly declared on line 237 [E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/top_module.v:249]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegW, assumed default net type wire [E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/top_module.v:275]
INFO: [VRFC 10-2458] undeclared symbol aluoutW, assumed default net type wire [E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/top_module.v:276]
INFO: [VRFC 10-2458] undeclared symbol MemReadDataW, assumed default net type wire [E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/top_module.v:277]
INFO: [VRFC 10-2458] undeclared symbol jalW, assumed default net type wire [E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/top_module.v:279]
WARNING: [VRFC 10-2938] 'MemtoRegW' is already implicitly declared on line 275 [E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/top_module.v:283]
ERROR: [Common 17-145] codecvt to wstring conversion failed '1'
ERROR: [Common 17-145] codecvt to wstring conversion failed '1'
WARNING: [VRFC 10-2938] 'aluoutW' is already implicitly declared on line 276 [E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/top_module.v:284]
WARNING: [VRFC 10-2938] 'MemReadDataW' is already implicitly declared on line 277 [E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/top_module.v:285]
WARNING: [VRFC 10-2938] 'jalW' is already implicitly declared on line 279 [E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/top_module.v:286]
WARNING: [VRFC 10-2938] 'mux5' is already implicitly declared on line 121 [E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/top_module.v:291]
WARNING: [VRFC 10-2938] 'mux7' is already implicitly declared on line 120 [E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/top_module.v:292]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/大四上/小学期/new9.22/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/大四上/小学期/new9.22/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [E:/study/大四上/小学期/new9.22/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 855.379 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '12' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'E:/study/大四上/小学期/new9.22/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 855.379 ; gain = 17.352
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-145] codecvt to wstring conversion failed '1'
ERROR: [Common 17-145] codecvt to wstring conversion failed '1'
exit
INFO: [Common 17-206] Exiting Vivado at Tue Sep 22 16:37:33 2020...
