
PT100_Max31865.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003fbc  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001d0  080040cc  080040cc  000140cc  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800429c  0800429c  0001429c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080042a0  080042a0  000142a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000001e8  20000000  080042a4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000290  200001e8  0800448c  000201e8  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000478  0800448c  00020478  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
  9 .debug_info   00012301  00000000  00000000  00020211  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00002c1d  00000000  00000000  00032512  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00005a0e  00000000  00000000  0003512f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000818  00000000  00000000  0003ab40  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000bf0  00000000  00000000  0003b358  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00004ed5  00000000  00000000  0003bf48  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00002b77  00000000  00000000  00040e1d  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00043994  2**0
                  CONTENTS, READONLY
 17 .debug_frame  0000206c  00000000  00000000  00043a10  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e8 	.word	0x200001e8
 800012c:	00000000 	.word	0x00000000
 8000130:	080040b4 	.word	0x080040b4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001ec 	.word	0x200001ec
 800014c:	080040b4 	.word	0x080040b4

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f092 0f00 	teq	r2, #0
 800044a:	bf14      	ite	ne
 800044c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000450:	4770      	bxeq	lr
 8000452:	b530      	push	{r4, r5, lr}
 8000454:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000458:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800045c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000460:	e720      	b.n	80002a4 <__adddf3+0x138>
 8000462:	bf00      	nop

08000464 <__aeabi_ul2d>:
 8000464:	ea50 0201 	orrs.w	r2, r0, r1
 8000468:	bf08      	it	eq
 800046a:	4770      	bxeq	lr
 800046c:	b530      	push	{r4, r5, lr}
 800046e:	f04f 0500 	mov.w	r5, #0
 8000472:	e00a      	b.n	800048a <__aeabi_l2d+0x16>

08000474 <__aeabi_l2d>:
 8000474:	ea50 0201 	orrs.w	r2, r0, r1
 8000478:	bf08      	it	eq
 800047a:	4770      	bxeq	lr
 800047c:	b530      	push	{r4, r5, lr}
 800047e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000482:	d502      	bpl.n	800048a <__aeabi_l2d+0x16>
 8000484:	4240      	negs	r0, r0
 8000486:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800048a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000492:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000496:	f43f aedc 	beq.w	8000252 <__adddf3+0xe6>
 800049a:	f04f 0203 	mov.w	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004b2:	f1c2 0320 	rsb	r3, r2, #32
 80004b6:	fa00 fc03 	lsl.w	ip, r0, r3
 80004ba:	fa20 f002 	lsr.w	r0, r0, r2
 80004be:	fa01 fe03 	lsl.w	lr, r1, r3
 80004c2:	ea40 000e 	orr.w	r0, r0, lr
 80004c6:	fa21 f102 	lsr.w	r1, r1, r2
 80004ca:	4414      	add	r4, r2
 80004cc:	e6c1      	b.n	8000252 <__adddf3+0xe6>
 80004ce:	bf00      	nop

080004d0 <__aeabi_dmul>:
 80004d0:	b570      	push	{r4, r5, r6, lr}
 80004d2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004d6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004da:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004de:	bf1d      	ittte	ne
 80004e0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004e4:	ea94 0f0c 	teqne	r4, ip
 80004e8:	ea95 0f0c 	teqne	r5, ip
 80004ec:	f000 f8de 	bleq	80006ac <__aeabi_dmul+0x1dc>
 80004f0:	442c      	add	r4, r5
 80004f2:	ea81 0603 	eor.w	r6, r1, r3
 80004f6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004fa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004fe:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000502:	bf18      	it	ne
 8000504:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000508:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800050c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000510:	d038      	beq.n	8000584 <__aeabi_dmul+0xb4>
 8000512:	fba0 ce02 	umull	ip, lr, r0, r2
 8000516:	f04f 0500 	mov.w	r5, #0
 800051a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800051e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000522:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000526:	f04f 0600 	mov.w	r6, #0
 800052a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800052e:	f09c 0f00 	teq	ip, #0
 8000532:	bf18      	it	ne
 8000534:	f04e 0e01 	orrne.w	lr, lr, #1
 8000538:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800053c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000540:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000544:	d204      	bcs.n	8000550 <__aeabi_dmul+0x80>
 8000546:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800054a:	416d      	adcs	r5, r5
 800054c:	eb46 0606 	adc.w	r6, r6, r6
 8000550:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000554:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000558:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800055c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000560:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000564:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000568:	bf88      	it	hi
 800056a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800056e:	d81e      	bhi.n	80005ae <__aeabi_dmul+0xde>
 8000570:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000574:	bf08      	it	eq
 8000576:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800057a:	f150 0000 	adcs.w	r0, r0, #0
 800057e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000582:	bd70      	pop	{r4, r5, r6, pc}
 8000584:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000588:	ea46 0101 	orr.w	r1, r6, r1
 800058c:	ea40 0002 	orr.w	r0, r0, r2
 8000590:	ea81 0103 	eor.w	r1, r1, r3
 8000594:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000598:	bfc2      	ittt	gt
 800059a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800059e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005a2:	bd70      	popgt	{r4, r5, r6, pc}
 80005a4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a8:	f04f 0e00 	mov.w	lr, #0
 80005ac:	3c01      	subs	r4, #1
 80005ae:	f300 80ab 	bgt.w	8000708 <__aeabi_dmul+0x238>
 80005b2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005b6:	bfde      	ittt	le
 80005b8:	2000      	movle	r0, #0
 80005ba:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005be:	bd70      	pople	{r4, r5, r6, pc}
 80005c0:	f1c4 0400 	rsb	r4, r4, #0
 80005c4:	3c20      	subs	r4, #32
 80005c6:	da35      	bge.n	8000634 <__aeabi_dmul+0x164>
 80005c8:	340c      	adds	r4, #12
 80005ca:	dc1b      	bgt.n	8000604 <__aeabi_dmul+0x134>
 80005cc:	f104 0414 	add.w	r4, r4, #20
 80005d0:	f1c4 0520 	rsb	r5, r4, #32
 80005d4:	fa00 f305 	lsl.w	r3, r0, r5
 80005d8:	fa20 f004 	lsr.w	r0, r0, r4
 80005dc:	fa01 f205 	lsl.w	r2, r1, r5
 80005e0:	ea40 0002 	orr.w	r0, r0, r2
 80005e4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005ec:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f0:	fa21 f604 	lsr.w	r6, r1, r4
 80005f4:	eb42 0106 	adc.w	r1, r2, r6
 80005f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005fc:	bf08      	it	eq
 80005fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f1c4 040c 	rsb	r4, r4, #12
 8000608:	f1c4 0520 	rsb	r5, r4, #32
 800060c:	fa00 f304 	lsl.w	r3, r0, r4
 8000610:	fa20 f005 	lsr.w	r0, r0, r5
 8000614:	fa01 f204 	lsl.w	r2, r1, r4
 8000618:	ea40 0002 	orr.w	r0, r0, r2
 800061c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000620:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000624:	f141 0100 	adc.w	r1, r1, #0
 8000628:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800062c:	bf08      	it	eq
 800062e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000632:	bd70      	pop	{r4, r5, r6, pc}
 8000634:	f1c4 0520 	rsb	r5, r4, #32
 8000638:	fa00 f205 	lsl.w	r2, r0, r5
 800063c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000640:	fa20 f304 	lsr.w	r3, r0, r4
 8000644:	fa01 f205 	lsl.w	r2, r1, r5
 8000648:	ea43 0302 	orr.w	r3, r3, r2
 800064c:	fa21 f004 	lsr.w	r0, r1, r4
 8000650:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000654:	fa21 f204 	lsr.w	r2, r1, r4
 8000658:	ea20 0002 	bic.w	r0, r0, r2
 800065c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000664:	bf08      	it	eq
 8000666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f094 0f00 	teq	r4, #0
 8000670:	d10f      	bne.n	8000692 <__aeabi_dmul+0x1c2>
 8000672:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000676:	0040      	lsls	r0, r0, #1
 8000678:	eb41 0101 	adc.w	r1, r1, r1
 800067c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000680:	bf08      	it	eq
 8000682:	3c01      	subeq	r4, #1
 8000684:	d0f7      	beq.n	8000676 <__aeabi_dmul+0x1a6>
 8000686:	ea41 0106 	orr.w	r1, r1, r6
 800068a:	f095 0f00 	teq	r5, #0
 800068e:	bf18      	it	ne
 8000690:	4770      	bxne	lr
 8000692:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000696:	0052      	lsls	r2, r2, #1
 8000698:	eb43 0303 	adc.w	r3, r3, r3
 800069c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a0:	bf08      	it	eq
 80006a2:	3d01      	subeq	r5, #1
 80006a4:	d0f7      	beq.n	8000696 <__aeabi_dmul+0x1c6>
 80006a6:	ea43 0306 	orr.w	r3, r3, r6
 80006aa:	4770      	bx	lr
 80006ac:	ea94 0f0c 	teq	r4, ip
 80006b0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006b4:	bf18      	it	ne
 80006b6:	ea95 0f0c 	teqne	r5, ip
 80006ba:	d00c      	beq.n	80006d6 <__aeabi_dmul+0x206>
 80006bc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c0:	bf18      	it	ne
 80006c2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006c6:	d1d1      	bne.n	800066c <__aeabi_dmul+0x19c>
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d0:	f04f 0000 	mov.w	r0, #0
 80006d4:	bd70      	pop	{r4, r5, r6, pc}
 80006d6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006da:	bf06      	itte	eq
 80006dc:	4610      	moveq	r0, r2
 80006de:	4619      	moveq	r1, r3
 80006e0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e4:	d019      	beq.n	800071a <__aeabi_dmul+0x24a>
 80006e6:	ea94 0f0c 	teq	r4, ip
 80006ea:	d102      	bne.n	80006f2 <__aeabi_dmul+0x222>
 80006ec:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f0:	d113      	bne.n	800071a <__aeabi_dmul+0x24a>
 80006f2:	ea95 0f0c 	teq	r5, ip
 80006f6:	d105      	bne.n	8000704 <__aeabi_dmul+0x234>
 80006f8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006fc:	bf1c      	itt	ne
 80006fe:	4610      	movne	r0, r2
 8000700:	4619      	movne	r1, r3
 8000702:	d10a      	bne.n	800071a <__aeabi_dmul+0x24a>
 8000704:	ea81 0103 	eor.w	r1, r1, r3
 8000708:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800070c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000710:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000714:	f04f 0000 	mov.w	r0, #0
 8000718:	bd70      	pop	{r4, r5, r6, pc}
 800071a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800071e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000722:	bd70      	pop	{r4, r5, r6, pc}

08000724 <__aeabi_ddiv>:
 8000724:	b570      	push	{r4, r5, r6, lr}
 8000726:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800072a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800072e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000732:	bf1d      	ittte	ne
 8000734:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000738:	ea94 0f0c 	teqne	r4, ip
 800073c:	ea95 0f0c 	teqne	r5, ip
 8000740:	f000 f8a7 	bleq	8000892 <__aeabi_ddiv+0x16e>
 8000744:	eba4 0405 	sub.w	r4, r4, r5
 8000748:	ea81 0e03 	eor.w	lr, r1, r3
 800074c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000750:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000754:	f000 8088 	beq.w	8000868 <__aeabi_ddiv+0x144>
 8000758:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800075c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000760:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000764:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000768:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800076c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000770:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000774:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000778:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800077c:	429d      	cmp	r5, r3
 800077e:	bf08      	it	eq
 8000780:	4296      	cmpeq	r6, r2
 8000782:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000786:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800078a:	d202      	bcs.n	8000792 <__aeabi_ddiv+0x6e>
 800078c:	085b      	lsrs	r3, r3, #1
 800078e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000792:	1ab6      	subs	r6, r6, r2
 8000794:	eb65 0503 	sbc.w	r5, r5, r3
 8000798:	085b      	lsrs	r3, r3, #1
 800079a:	ea4f 0232 	mov.w	r2, r2, rrx
 800079e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007a2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ae:	bf22      	ittt	cs
 80007b0:	1ab6      	subcs	r6, r6, r2
 80007b2:	4675      	movcs	r5, lr
 80007b4:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b8:	085b      	lsrs	r3, r3, #1
 80007ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80007be:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007c6:	bf22      	ittt	cs
 80007c8:	1ab6      	subcs	r6, r6, r2
 80007ca:	4675      	movcs	r5, lr
 80007cc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d0:	085b      	lsrs	r3, r3, #1
 80007d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007de:	bf22      	ittt	cs
 80007e0:	1ab6      	subcs	r6, r6, r2
 80007e2:	4675      	movcs	r5, lr
 80007e4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e8:	085b      	lsrs	r3, r3, #1
 80007ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007f6:	bf22      	ittt	cs
 80007f8:	1ab6      	subcs	r6, r6, r2
 80007fa:	4675      	movcs	r5, lr
 80007fc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000800:	ea55 0e06 	orrs.w	lr, r5, r6
 8000804:	d018      	beq.n	8000838 <__aeabi_ddiv+0x114>
 8000806:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800080a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800080e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000812:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000816:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800081a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800081e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000822:	d1c0      	bne.n	80007a6 <__aeabi_ddiv+0x82>
 8000824:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000828:	d10b      	bne.n	8000842 <__aeabi_ddiv+0x11e>
 800082a:	ea41 0100 	orr.w	r1, r1, r0
 800082e:	f04f 0000 	mov.w	r0, #0
 8000832:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000836:	e7b6      	b.n	80007a6 <__aeabi_ddiv+0x82>
 8000838:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800083c:	bf04      	itt	eq
 800083e:	4301      	orreq	r1, r0
 8000840:	2000      	moveq	r0, #0
 8000842:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000846:	bf88      	it	hi
 8000848:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800084c:	f63f aeaf 	bhi.w	80005ae <__aeabi_dmul+0xde>
 8000850:	ebb5 0c03 	subs.w	ip, r5, r3
 8000854:	bf04      	itt	eq
 8000856:	ebb6 0c02 	subseq.w	ip, r6, r2
 800085a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800085e:	f150 0000 	adcs.w	r0, r0, #0
 8000862:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000866:	bd70      	pop	{r4, r5, r6, pc}
 8000868:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800086c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000870:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000874:	bfc2      	ittt	gt
 8000876:	ebd4 050c 	rsbsgt	r5, r4, ip
 800087a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800087e:	bd70      	popgt	{r4, r5, r6, pc}
 8000880:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000884:	f04f 0e00 	mov.w	lr, #0
 8000888:	3c01      	subs	r4, #1
 800088a:	e690      	b.n	80005ae <__aeabi_dmul+0xde>
 800088c:	ea45 0e06 	orr.w	lr, r5, r6
 8000890:	e68d      	b.n	80005ae <__aeabi_dmul+0xde>
 8000892:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000896:	ea94 0f0c 	teq	r4, ip
 800089a:	bf08      	it	eq
 800089c:	ea95 0f0c 	teqeq	r5, ip
 80008a0:	f43f af3b 	beq.w	800071a <__aeabi_dmul+0x24a>
 80008a4:	ea94 0f0c 	teq	r4, ip
 80008a8:	d10a      	bne.n	80008c0 <__aeabi_ddiv+0x19c>
 80008aa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ae:	f47f af34 	bne.w	800071a <__aeabi_dmul+0x24a>
 80008b2:	ea95 0f0c 	teq	r5, ip
 80008b6:	f47f af25 	bne.w	8000704 <__aeabi_dmul+0x234>
 80008ba:	4610      	mov	r0, r2
 80008bc:	4619      	mov	r1, r3
 80008be:	e72c      	b.n	800071a <__aeabi_dmul+0x24a>
 80008c0:	ea95 0f0c 	teq	r5, ip
 80008c4:	d106      	bne.n	80008d4 <__aeabi_ddiv+0x1b0>
 80008c6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008ca:	f43f aefd 	beq.w	80006c8 <__aeabi_dmul+0x1f8>
 80008ce:	4610      	mov	r0, r2
 80008d0:	4619      	mov	r1, r3
 80008d2:	e722      	b.n	800071a <__aeabi_dmul+0x24a>
 80008d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d8:	bf18      	it	ne
 80008da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008de:	f47f aec5 	bne.w	800066c <__aeabi_dmul+0x19c>
 80008e2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008e6:	f47f af0d 	bne.w	8000704 <__aeabi_dmul+0x234>
 80008ea:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008ee:	f47f aeeb 	bne.w	80006c8 <__aeabi_dmul+0x1f8>
 80008f2:	e712      	b.n	800071a <__aeabi_dmul+0x24a>

080008f4 <__gedf2>:
 80008f4:	f04f 3cff 	mov.w	ip, #4294967295
 80008f8:	e006      	b.n	8000908 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__ledf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	e002      	b.n	8000908 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__cmpdf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	f84d cd04 	str.w	ip, [sp, #-4]!
 800090c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000910:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000914:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000918:	bf18      	it	ne
 800091a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800091e:	d01b      	beq.n	8000958 <__cmpdf2+0x54>
 8000920:	b001      	add	sp, #4
 8000922:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000926:	bf0c      	ite	eq
 8000928:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800092c:	ea91 0f03 	teqne	r1, r3
 8000930:	bf02      	ittt	eq
 8000932:	ea90 0f02 	teqeq	r0, r2
 8000936:	2000      	moveq	r0, #0
 8000938:	4770      	bxeq	lr
 800093a:	f110 0f00 	cmn.w	r0, #0
 800093e:	ea91 0f03 	teq	r1, r3
 8000942:	bf58      	it	pl
 8000944:	4299      	cmppl	r1, r3
 8000946:	bf08      	it	eq
 8000948:	4290      	cmpeq	r0, r2
 800094a:	bf2c      	ite	cs
 800094c:	17d8      	asrcs	r0, r3, #31
 800094e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000952:	f040 0001 	orr.w	r0, r0, #1
 8000956:	4770      	bx	lr
 8000958:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800095c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000960:	d102      	bne.n	8000968 <__cmpdf2+0x64>
 8000962:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000966:	d107      	bne.n	8000978 <__cmpdf2+0x74>
 8000968:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800096c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000970:	d1d6      	bne.n	8000920 <__cmpdf2+0x1c>
 8000972:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000976:	d0d3      	beq.n	8000920 <__cmpdf2+0x1c>
 8000978:	f85d 0b04 	ldr.w	r0, [sp], #4
 800097c:	4770      	bx	lr
 800097e:	bf00      	nop

08000980 <__aeabi_cdrcmple>:
 8000980:	4684      	mov	ip, r0
 8000982:	4610      	mov	r0, r2
 8000984:	4662      	mov	r2, ip
 8000986:	468c      	mov	ip, r1
 8000988:	4619      	mov	r1, r3
 800098a:	4663      	mov	r3, ip
 800098c:	e000      	b.n	8000990 <__aeabi_cdcmpeq>
 800098e:	bf00      	nop

08000990 <__aeabi_cdcmpeq>:
 8000990:	b501      	push	{r0, lr}
 8000992:	f7ff ffb7 	bl	8000904 <__cmpdf2>
 8000996:	2800      	cmp	r0, #0
 8000998:	bf48      	it	mi
 800099a:	f110 0f00 	cmnmi.w	r0, #0
 800099e:	bd01      	pop	{r0, pc}

080009a0 <__aeabi_dcmpeq>:
 80009a0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009a4:	f7ff fff4 	bl	8000990 <__aeabi_cdcmpeq>
 80009a8:	bf0c      	ite	eq
 80009aa:	2001      	moveq	r0, #1
 80009ac:	2000      	movne	r0, #0
 80009ae:	f85d fb08 	ldr.w	pc, [sp], #8
 80009b2:	bf00      	nop

080009b4 <__aeabi_dcmplt>:
 80009b4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b8:	f7ff ffea 	bl	8000990 <__aeabi_cdcmpeq>
 80009bc:	bf34      	ite	cc
 80009be:	2001      	movcc	r0, #1
 80009c0:	2000      	movcs	r0, #0
 80009c2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009c6:	bf00      	nop

080009c8 <__aeabi_dcmple>:
 80009c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009cc:	f7ff ffe0 	bl	8000990 <__aeabi_cdcmpeq>
 80009d0:	bf94      	ite	ls
 80009d2:	2001      	movls	r0, #1
 80009d4:	2000      	movhi	r0, #0
 80009d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009da:	bf00      	nop

080009dc <__aeabi_dcmpge>:
 80009dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e0:	f7ff ffce 	bl	8000980 <__aeabi_cdrcmple>
 80009e4:	bf94      	ite	ls
 80009e6:	2001      	movls	r0, #1
 80009e8:	2000      	movhi	r0, #0
 80009ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ee:	bf00      	nop

080009f0 <__aeabi_dcmpgt>:
 80009f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009f4:	f7ff ffc4 	bl	8000980 <__aeabi_cdrcmple>
 80009f8:	bf34      	ite	cc
 80009fa:	2001      	movcc	r0, #1
 80009fc:	2000      	movcs	r0, #0
 80009fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a02:	bf00      	nop

08000a04 <__aeabi_dcmpun>:
 8000a04:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a08:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a0c:	d102      	bne.n	8000a14 <__aeabi_dcmpun+0x10>
 8000a0e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a12:	d10a      	bne.n	8000a2a <__aeabi_dcmpun+0x26>
 8000a14:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a18:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a1c:	d102      	bne.n	8000a24 <__aeabi_dcmpun+0x20>
 8000a1e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a22:	d102      	bne.n	8000a2a <__aeabi_dcmpun+0x26>
 8000a24:	f04f 0000 	mov.w	r0, #0
 8000a28:	4770      	bx	lr
 8000a2a:	f04f 0001 	mov.w	r0, #1
 8000a2e:	4770      	bx	lr

08000a30 <__aeabi_d2iz>:
 8000a30:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a34:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a38:	d215      	bcs.n	8000a66 <__aeabi_d2iz+0x36>
 8000a3a:	d511      	bpl.n	8000a60 <__aeabi_d2iz+0x30>
 8000a3c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a40:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a44:	d912      	bls.n	8000a6c <__aeabi_d2iz+0x3c>
 8000a46:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a4a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a4e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a52:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a56:	fa23 f002 	lsr.w	r0, r3, r2
 8000a5a:	bf18      	it	ne
 8000a5c:	4240      	negne	r0, r0
 8000a5e:	4770      	bx	lr
 8000a60:	f04f 0000 	mov.w	r0, #0
 8000a64:	4770      	bx	lr
 8000a66:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a6a:	d105      	bne.n	8000a78 <__aeabi_d2iz+0x48>
 8000a6c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a70:	bf08      	it	eq
 8000a72:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a76:	4770      	bx	lr
 8000a78:	f04f 0000 	mov.w	r0, #0
 8000a7c:	4770      	bx	lr
 8000a7e:	bf00      	nop

08000a80 <__aeabi_d2uiz>:
 8000a80:	004a      	lsls	r2, r1, #1
 8000a82:	d211      	bcs.n	8000aa8 <__aeabi_d2uiz+0x28>
 8000a84:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a88:	d211      	bcs.n	8000aae <__aeabi_d2uiz+0x2e>
 8000a8a:	d50d      	bpl.n	8000aa8 <__aeabi_d2uiz+0x28>
 8000a8c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a90:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a94:	d40e      	bmi.n	8000ab4 <__aeabi_d2uiz+0x34>
 8000a96:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a9a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a9e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aa2:	fa23 f002 	lsr.w	r0, r3, r2
 8000aa6:	4770      	bx	lr
 8000aa8:	f04f 0000 	mov.w	r0, #0
 8000aac:	4770      	bx	lr
 8000aae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ab2:	d102      	bne.n	8000aba <__aeabi_d2uiz+0x3a>
 8000ab4:	f04f 30ff 	mov.w	r0, #4294967295
 8000ab8:	4770      	bx	lr
 8000aba:	f04f 0000 	mov.w	r0, #0
 8000abe:	4770      	bx	lr

08000ac0 <__aeabi_d2f>:
 8000ac0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ac4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ac8:	bf24      	itt	cs
 8000aca:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ace:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ad2:	d90d      	bls.n	8000af0 <__aeabi_d2f+0x30>
 8000ad4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ad8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000adc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000ae4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ae8:	bf08      	it	eq
 8000aea:	f020 0001 	biceq.w	r0, r0, #1
 8000aee:	4770      	bx	lr
 8000af0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000af4:	d121      	bne.n	8000b3a <__aeabi_d2f+0x7a>
 8000af6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000afa:	bfbc      	itt	lt
 8000afc:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b00:	4770      	bxlt	lr
 8000b02:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b06:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b0a:	f1c2 0218 	rsb	r2, r2, #24
 8000b0e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b12:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b16:	fa20 f002 	lsr.w	r0, r0, r2
 8000b1a:	bf18      	it	ne
 8000b1c:	f040 0001 	orrne.w	r0, r0, #1
 8000b20:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b24:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b28:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b2c:	ea40 000c 	orr.w	r0, r0, ip
 8000b30:	fa23 f302 	lsr.w	r3, r3, r2
 8000b34:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b38:	e7cc      	b.n	8000ad4 <__aeabi_d2f+0x14>
 8000b3a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b3e:	d107      	bne.n	8000b50 <__aeabi_d2f+0x90>
 8000b40:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b44:	bf1e      	ittt	ne
 8000b46:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b4a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b4e:	4770      	bxne	lr
 8000b50:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b54:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b58:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop

08000b60 <__aeabi_frsub>:
 8000b60:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b64:	e002      	b.n	8000b6c <__addsf3>
 8000b66:	bf00      	nop

08000b68 <__aeabi_fsub>:
 8000b68:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b6c <__addsf3>:
 8000b6c:	0042      	lsls	r2, r0, #1
 8000b6e:	bf1f      	itttt	ne
 8000b70:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b74:	ea92 0f03 	teqne	r2, r3
 8000b78:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b7c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b80:	d06a      	beq.n	8000c58 <__addsf3+0xec>
 8000b82:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b86:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b8a:	bfc1      	itttt	gt
 8000b8c:	18d2      	addgt	r2, r2, r3
 8000b8e:	4041      	eorgt	r1, r0
 8000b90:	4048      	eorgt	r0, r1
 8000b92:	4041      	eorgt	r1, r0
 8000b94:	bfb8      	it	lt
 8000b96:	425b      	neglt	r3, r3
 8000b98:	2b19      	cmp	r3, #25
 8000b9a:	bf88      	it	hi
 8000b9c:	4770      	bxhi	lr
 8000b9e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000ba2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ba6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000baa:	bf18      	it	ne
 8000bac:	4240      	negne	r0, r0
 8000bae:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bb2:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bb6:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bba:	bf18      	it	ne
 8000bbc:	4249      	negne	r1, r1
 8000bbe:	ea92 0f03 	teq	r2, r3
 8000bc2:	d03f      	beq.n	8000c44 <__addsf3+0xd8>
 8000bc4:	f1a2 0201 	sub.w	r2, r2, #1
 8000bc8:	fa41 fc03 	asr.w	ip, r1, r3
 8000bcc:	eb10 000c 	adds.w	r0, r0, ip
 8000bd0:	f1c3 0320 	rsb	r3, r3, #32
 8000bd4:	fa01 f103 	lsl.w	r1, r1, r3
 8000bd8:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bdc:	d502      	bpl.n	8000be4 <__addsf3+0x78>
 8000bde:	4249      	negs	r1, r1
 8000be0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000be4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000be8:	d313      	bcc.n	8000c12 <__addsf3+0xa6>
 8000bea:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bee:	d306      	bcc.n	8000bfe <__addsf3+0x92>
 8000bf0:	0840      	lsrs	r0, r0, #1
 8000bf2:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bf6:	f102 0201 	add.w	r2, r2, #1
 8000bfa:	2afe      	cmp	r2, #254	; 0xfe
 8000bfc:	d251      	bcs.n	8000ca2 <__addsf3+0x136>
 8000bfe:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c02:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c06:	bf08      	it	eq
 8000c08:	f020 0001 	biceq.w	r0, r0, #1
 8000c0c:	ea40 0003 	orr.w	r0, r0, r3
 8000c10:	4770      	bx	lr
 8000c12:	0049      	lsls	r1, r1, #1
 8000c14:	eb40 0000 	adc.w	r0, r0, r0
 8000c18:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000c1c:	f1a2 0201 	sub.w	r2, r2, #1
 8000c20:	d1ed      	bne.n	8000bfe <__addsf3+0x92>
 8000c22:	fab0 fc80 	clz	ip, r0
 8000c26:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c2a:	ebb2 020c 	subs.w	r2, r2, ip
 8000c2e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c32:	bfaa      	itet	ge
 8000c34:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c38:	4252      	neglt	r2, r2
 8000c3a:	4318      	orrge	r0, r3
 8000c3c:	bfbc      	itt	lt
 8000c3e:	40d0      	lsrlt	r0, r2
 8000c40:	4318      	orrlt	r0, r3
 8000c42:	4770      	bx	lr
 8000c44:	f092 0f00 	teq	r2, #0
 8000c48:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c4c:	bf06      	itte	eq
 8000c4e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c52:	3201      	addeq	r2, #1
 8000c54:	3b01      	subne	r3, #1
 8000c56:	e7b5      	b.n	8000bc4 <__addsf3+0x58>
 8000c58:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c5c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c60:	bf18      	it	ne
 8000c62:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c66:	d021      	beq.n	8000cac <__addsf3+0x140>
 8000c68:	ea92 0f03 	teq	r2, r3
 8000c6c:	d004      	beq.n	8000c78 <__addsf3+0x10c>
 8000c6e:	f092 0f00 	teq	r2, #0
 8000c72:	bf08      	it	eq
 8000c74:	4608      	moveq	r0, r1
 8000c76:	4770      	bx	lr
 8000c78:	ea90 0f01 	teq	r0, r1
 8000c7c:	bf1c      	itt	ne
 8000c7e:	2000      	movne	r0, #0
 8000c80:	4770      	bxne	lr
 8000c82:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c86:	d104      	bne.n	8000c92 <__addsf3+0x126>
 8000c88:	0040      	lsls	r0, r0, #1
 8000c8a:	bf28      	it	cs
 8000c8c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c90:	4770      	bx	lr
 8000c92:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c96:	bf3c      	itt	cc
 8000c98:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c9c:	4770      	bxcc	lr
 8000c9e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ca2:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000ca6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000caa:	4770      	bx	lr
 8000cac:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb0:	bf16      	itet	ne
 8000cb2:	4608      	movne	r0, r1
 8000cb4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cb8:	4601      	movne	r1, r0
 8000cba:	0242      	lsls	r2, r0, #9
 8000cbc:	bf06      	itte	eq
 8000cbe:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cc2:	ea90 0f01 	teqeq	r0, r1
 8000cc6:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cca:	4770      	bx	lr

08000ccc <__aeabi_ui2f>:
 8000ccc:	f04f 0300 	mov.w	r3, #0
 8000cd0:	e004      	b.n	8000cdc <__aeabi_i2f+0x8>
 8000cd2:	bf00      	nop

08000cd4 <__aeabi_i2f>:
 8000cd4:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000cd8:	bf48      	it	mi
 8000cda:	4240      	negmi	r0, r0
 8000cdc:	ea5f 0c00 	movs.w	ip, r0
 8000ce0:	bf08      	it	eq
 8000ce2:	4770      	bxeq	lr
 8000ce4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000ce8:	4601      	mov	r1, r0
 8000cea:	f04f 0000 	mov.w	r0, #0
 8000cee:	e01c      	b.n	8000d2a <__aeabi_l2f+0x2a>

08000cf0 <__aeabi_ul2f>:
 8000cf0:	ea50 0201 	orrs.w	r2, r0, r1
 8000cf4:	bf08      	it	eq
 8000cf6:	4770      	bxeq	lr
 8000cf8:	f04f 0300 	mov.w	r3, #0
 8000cfc:	e00a      	b.n	8000d14 <__aeabi_l2f+0x14>
 8000cfe:	bf00      	nop

08000d00 <__aeabi_l2f>:
 8000d00:	ea50 0201 	orrs.w	r2, r0, r1
 8000d04:	bf08      	it	eq
 8000d06:	4770      	bxeq	lr
 8000d08:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d0c:	d502      	bpl.n	8000d14 <__aeabi_l2f+0x14>
 8000d0e:	4240      	negs	r0, r0
 8000d10:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d14:	ea5f 0c01 	movs.w	ip, r1
 8000d18:	bf02      	ittt	eq
 8000d1a:	4684      	moveq	ip, r0
 8000d1c:	4601      	moveq	r1, r0
 8000d1e:	2000      	moveq	r0, #0
 8000d20:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d24:	bf08      	it	eq
 8000d26:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d2a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d2e:	fabc f28c 	clz	r2, ip
 8000d32:	3a08      	subs	r2, #8
 8000d34:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d38:	db10      	blt.n	8000d5c <__aeabi_l2f+0x5c>
 8000d3a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d3e:	4463      	add	r3, ip
 8000d40:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d44:	f1c2 0220 	rsb	r2, r2, #32
 8000d48:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d4c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d50:	eb43 0002 	adc.w	r0, r3, r2
 8000d54:	bf08      	it	eq
 8000d56:	f020 0001 	biceq.w	r0, r0, #1
 8000d5a:	4770      	bx	lr
 8000d5c:	f102 0220 	add.w	r2, r2, #32
 8000d60:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d64:	f1c2 0220 	rsb	r2, r2, #32
 8000d68:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d6c:	fa21 f202 	lsr.w	r2, r1, r2
 8000d70:	eb43 0002 	adc.w	r0, r3, r2
 8000d74:	bf08      	it	eq
 8000d76:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d7a:	4770      	bx	lr

08000d7c <__aeabi_fmul>:
 8000d7c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d80:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d84:	bf1e      	ittt	ne
 8000d86:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d8a:	ea92 0f0c 	teqne	r2, ip
 8000d8e:	ea93 0f0c 	teqne	r3, ip
 8000d92:	d06f      	beq.n	8000e74 <__aeabi_fmul+0xf8>
 8000d94:	441a      	add	r2, r3
 8000d96:	ea80 0c01 	eor.w	ip, r0, r1
 8000d9a:	0240      	lsls	r0, r0, #9
 8000d9c:	bf18      	it	ne
 8000d9e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000da2:	d01e      	beq.n	8000de2 <__aeabi_fmul+0x66>
 8000da4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000da8:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000dac:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db0:	fba0 3101 	umull	r3, r1, r0, r1
 8000db4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000db8:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dbc:	bf3e      	ittt	cc
 8000dbe:	0049      	lslcc	r1, r1, #1
 8000dc0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dc4:	005b      	lslcc	r3, r3, #1
 8000dc6:	ea40 0001 	orr.w	r0, r0, r1
 8000dca:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000dce:	2afd      	cmp	r2, #253	; 0xfd
 8000dd0:	d81d      	bhi.n	8000e0e <__aeabi_fmul+0x92>
 8000dd2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000dd6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000dda:	bf08      	it	eq
 8000ddc:	f020 0001 	biceq.w	r0, r0, #1
 8000de0:	4770      	bx	lr
 8000de2:	f090 0f00 	teq	r0, #0
 8000de6:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000dea:	bf08      	it	eq
 8000dec:	0249      	lsleq	r1, r1, #9
 8000dee:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000df2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000df6:	3a7f      	subs	r2, #127	; 0x7f
 8000df8:	bfc2      	ittt	gt
 8000dfa:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000dfe:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e02:	4770      	bxgt	lr
 8000e04:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e08:	f04f 0300 	mov.w	r3, #0
 8000e0c:	3a01      	subs	r2, #1
 8000e0e:	dc5d      	bgt.n	8000ecc <__aeabi_fmul+0x150>
 8000e10:	f112 0f19 	cmn.w	r2, #25
 8000e14:	bfdc      	itt	le
 8000e16:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e1a:	4770      	bxle	lr
 8000e1c:	f1c2 0200 	rsb	r2, r2, #0
 8000e20:	0041      	lsls	r1, r0, #1
 8000e22:	fa21 f102 	lsr.w	r1, r1, r2
 8000e26:	f1c2 0220 	rsb	r2, r2, #32
 8000e2a:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e2e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e32:	f140 0000 	adc.w	r0, r0, #0
 8000e36:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e3a:	bf08      	it	eq
 8000e3c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e40:	4770      	bx	lr
 8000e42:	f092 0f00 	teq	r2, #0
 8000e46:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e4a:	bf02      	ittt	eq
 8000e4c:	0040      	lsleq	r0, r0, #1
 8000e4e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e52:	3a01      	subeq	r2, #1
 8000e54:	d0f9      	beq.n	8000e4a <__aeabi_fmul+0xce>
 8000e56:	ea40 000c 	orr.w	r0, r0, ip
 8000e5a:	f093 0f00 	teq	r3, #0
 8000e5e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e62:	bf02      	ittt	eq
 8000e64:	0049      	lsleq	r1, r1, #1
 8000e66:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e6a:	3b01      	subeq	r3, #1
 8000e6c:	d0f9      	beq.n	8000e62 <__aeabi_fmul+0xe6>
 8000e6e:	ea41 010c 	orr.w	r1, r1, ip
 8000e72:	e78f      	b.n	8000d94 <__aeabi_fmul+0x18>
 8000e74:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	bf18      	it	ne
 8000e7e:	ea93 0f0c 	teqne	r3, ip
 8000e82:	d00a      	beq.n	8000e9a <__aeabi_fmul+0x11e>
 8000e84:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e88:	bf18      	it	ne
 8000e8a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e8e:	d1d8      	bne.n	8000e42 <__aeabi_fmul+0xc6>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e98:	4770      	bx	lr
 8000e9a:	f090 0f00 	teq	r0, #0
 8000e9e:	bf17      	itett	ne
 8000ea0:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000ea4:	4608      	moveq	r0, r1
 8000ea6:	f091 0f00 	teqne	r1, #0
 8000eaa:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000eae:	d014      	beq.n	8000eda <__aeabi_fmul+0x15e>
 8000eb0:	ea92 0f0c 	teq	r2, ip
 8000eb4:	d101      	bne.n	8000eba <__aeabi_fmul+0x13e>
 8000eb6:	0242      	lsls	r2, r0, #9
 8000eb8:	d10f      	bne.n	8000eda <__aeabi_fmul+0x15e>
 8000eba:	ea93 0f0c 	teq	r3, ip
 8000ebe:	d103      	bne.n	8000ec8 <__aeabi_fmul+0x14c>
 8000ec0:	024b      	lsls	r3, r1, #9
 8000ec2:	bf18      	it	ne
 8000ec4:	4608      	movne	r0, r1
 8000ec6:	d108      	bne.n	8000eda <__aeabi_fmul+0x15e>
 8000ec8:	ea80 0001 	eor.w	r0, r0, r1
 8000ecc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ed0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ed4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ed8:	4770      	bx	lr
 8000eda:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ede:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000ee2:	4770      	bx	lr

08000ee4 <__aeabi_fdiv>:
 8000ee4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ee8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eec:	bf1e      	ittt	ne
 8000eee:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000ef2:	ea92 0f0c 	teqne	r2, ip
 8000ef6:	ea93 0f0c 	teqne	r3, ip
 8000efa:	d069      	beq.n	8000fd0 <__aeabi_fdiv+0xec>
 8000efc:	eba2 0203 	sub.w	r2, r2, r3
 8000f00:	ea80 0c01 	eor.w	ip, r0, r1
 8000f04:	0249      	lsls	r1, r1, #9
 8000f06:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f0a:	d037      	beq.n	8000f7c <__aeabi_fdiv+0x98>
 8000f0c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f10:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f14:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f18:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f1c:	428b      	cmp	r3, r1
 8000f1e:	bf38      	it	cc
 8000f20:	005b      	lslcc	r3, r3, #1
 8000f22:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f26:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f2a:	428b      	cmp	r3, r1
 8000f2c:	bf24      	itt	cs
 8000f2e:	1a5b      	subcs	r3, r3, r1
 8000f30:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f34:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f38:	bf24      	itt	cs
 8000f3a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f3e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f42:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f46:	bf24      	itt	cs
 8000f48:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f4c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f50:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f54:	bf24      	itt	cs
 8000f56:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f5a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f5e:	011b      	lsls	r3, r3, #4
 8000f60:	bf18      	it	ne
 8000f62:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f66:	d1e0      	bne.n	8000f2a <__aeabi_fdiv+0x46>
 8000f68:	2afd      	cmp	r2, #253	; 0xfd
 8000f6a:	f63f af50 	bhi.w	8000e0e <__aeabi_fmul+0x92>
 8000f6e:	428b      	cmp	r3, r1
 8000f70:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f74:	bf08      	it	eq
 8000f76:	f020 0001 	biceq.w	r0, r0, #1
 8000f7a:	4770      	bx	lr
 8000f7c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f80:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f84:	327f      	adds	r2, #127	; 0x7f
 8000f86:	bfc2      	ittt	gt
 8000f88:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f8c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f90:	4770      	bxgt	lr
 8000f92:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f96:	f04f 0300 	mov.w	r3, #0
 8000f9a:	3a01      	subs	r2, #1
 8000f9c:	e737      	b.n	8000e0e <__aeabi_fmul+0x92>
 8000f9e:	f092 0f00 	teq	r2, #0
 8000fa2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fa6:	bf02      	ittt	eq
 8000fa8:	0040      	lsleq	r0, r0, #1
 8000faa:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fae:	3a01      	subeq	r2, #1
 8000fb0:	d0f9      	beq.n	8000fa6 <__aeabi_fdiv+0xc2>
 8000fb2:	ea40 000c 	orr.w	r0, r0, ip
 8000fb6:	f093 0f00 	teq	r3, #0
 8000fba:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fbe:	bf02      	ittt	eq
 8000fc0:	0049      	lsleq	r1, r1, #1
 8000fc2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fc6:	3b01      	subeq	r3, #1
 8000fc8:	d0f9      	beq.n	8000fbe <__aeabi_fdiv+0xda>
 8000fca:	ea41 010c 	orr.w	r1, r1, ip
 8000fce:	e795      	b.n	8000efc <__aeabi_fdiv+0x18>
 8000fd0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fd4:	ea92 0f0c 	teq	r2, ip
 8000fd8:	d108      	bne.n	8000fec <__aeabi_fdiv+0x108>
 8000fda:	0242      	lsls	r2, r0, #9
 8000fdc:	f47f af7d 	bne.w	8000eda <__aeabi_fmul+0x15e>
 8000fe0:	ea93 0f0c 	teq	r3, ip
 8000fe4:	f47f af70 	bne.w	8000ec8 <__aeabi_fmul+0x14c>
 8000fe8:	4608      	mov	r0, r1
 8000fea:	e776      	b.n	8000eda <__aeabi_fmul+0x15e>
 8000fec:	ea93 0f0c 	teq	r3, ip
 8000ff0:	d104      	bne.n	8000ffc <__aeabi_fdiv+0x118>
 8000ff2:	024b      	lsls	r3, r1, #9
 8000ff4:	f43f af4c 	beq.w	8000e90 <__aeabi_fmul+0x114>
 8000ff8:	4608      	mov	r0, r1
 8000ffa:	e76e      	b.n	8000eda <__aeabi_fmul+0x15e>
 8000ffc:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001000:	bf18      	it	ne
 8001002:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8001006:	d1ca      	bne.n	8000f9e <__aeabi_fdiv+0xba>
 8001008:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 800100c:	f47f af5c 	bne.w	8000ec8 <__aeabi_fmul+0x14c>
 8001010:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8001014:	f47f af3c 	bne.w	8000e90 <__aeabi_fmul+0x114>
 8001018:	e75f      	b.n	8000eda <__aeabi_fmul+0x15e>
 800101a:	bf00      	nop

0800101c <__gesf2>:
 800101c:	f04f 3cff 	mov.w	ip, #4294967295
 8001020:	e006      	b.n	8001030 <__cmpsf2+0x4>
 8001022:	bf00      	nop

08001024 <__lesf2>:
 8001024:	f04f 0c01 	mov.w	ip, #1
 8001028:	e002      	b.n	8001030 <__cmpsf2+0x4>
 800102a:	bf00      	nop

0800102c <__cmpsf2>:
 800102c:	f04f 0c01 	mov.w	ip, #1
 8001030:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001034:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001038:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800103c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001040:	bf18      	it	ne
 8001042:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8001046:	d011      	beq.n	800106c <__cmpsf2+0x40>
 8001048:	b001      	add	sp, #4
 800104a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800104e:	bf18      	it	ne
 8001050:	ea90 0f01 	teqne	r0, r1
 8001054:	bf58      	it	pl
 8001056:	ebb2 0003 	subspl.w	r0, r2, r3
 800105a:	bf88      	it	hi
 800105c:	17c8      	asrhi	r0, r1, #31
 800105e:	bf38      	it	cc
 8001060:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001064:	bf18      	it	ne
 8001066:	f040 0001 	orrne.w	r0, r0, #1
 800106a:	4770      	bx	lr
 800106c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001070:	d102      	bne.n	8001078 <__cmpsf2+0x4c>
 8001072:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001076:	d105      	bne.n	8001084 <__cmpsf2+0x58>
 8001078:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800107c:	d1e4      	bne.n	8001048 <__cmpsf2+0x1c>
 800107e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8001082:	d0e1      	beq.n	8001048 <__cmpsf2+0x1c>
 8001084:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001088:	4770      	bx	lr
 800108a:	bf00      	nop

0800108c <__aeabi_cfrcmple>:
 800108c:	4684      	mov	ip, r0
 800108e:	4608      	mov	r0, r1
 8001090:	4661      	mov	r1, ip
 8001092:	e7ff      	b.n	8001094 <__aeabi_cfcmpeq>

08001094 <__aeabi_cfcmpeq>:
 8001094:	b50f      	push	{r0, r1, r2, r3, lr}
 8001096:	f7ff ffc9 	bl	800102c <__cmpsf2>
 800109a:	2800      	cmp	r0, #0
 800109c:	bf48      	it	mi
 800109e:	f110 0f00 	cmnmi.w	r0, #0
 80010a2:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010a4 <__aeabi_fcmpeq>:
 80010a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010a8:	f7ff fff4 	bl	8001094 <__aeabi_cfcmpeq>
 80010ac:	bf0c      	ite	eq
 80010ae:	2001      	moveq	r0, #1
 80010b0:	2000      	movne	r0, #0
 80010b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010b6:	bf00      	nop

080010b8 <__aeabi_fcmplt>:
 80010b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010bc:	f7ff ffea 	bl	8001094 <__aeabi_cfcmpeq>
 80010c0:	bf34      	ite	cc
 80010c2:	2001      	movcc	r0, #1
 80010c4:	2000      	movcs	r0, #0
 80010c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ca:	bf00      	nop

080010cc <__aeabi_fcmple>:
 80010cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d0:	f7ff ffe0 	bl	8001094 <__aeabi_cfcmpeq>
 80010d4:	bf94      	ite	ls
 80010d6:	2001      	movls	r0, #1
 80010d8:	2000      	movhi	r0, #0
 80010da:	f85d fb08 	ldr.w	pc, [sp], #8
 80010de:	bf00      	nop

080010e0 <__aeabi_fcmpge>:
 80010e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010e4:	f7ff ffd2 	bl	800108c <__aeabi_cfrcmple>
 80010e8:	bf94      	ite	ls
 80010ea:	2001      	movls	r0, #1
 80010ec:	2000      	movhi	r0, #0
 80010ee:	f85d fb08 	ldr.w	pc, [sp], #8
 80010f2:	bf00      	nop

080010f4 <__aeabi_fcmpgt>:
 80010f4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010f8:	f7ff ffc8 	bl	800108c <__aeabi_cfrcmple>
 80010fc:	bf34      	ite	cc
 80010fe:	2001      	movcc	r0, #1
 8001100:	2000      	movcs	r0, #0
 8001102:	f85d fb08 	ldr.w	pc, [sp], #8
 8001106:	bf00      	nop

08001108 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001108:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800110a:	4b0e      	ldr	r3, [pc, #56]	; (8001144 <HAL_InitTick+0x3c>)
{
 800110c:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800110e:	7818      	ldrb	r0, [r3, #0]
 8001110:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001114:	fbb3 f3f0 	udiv	r3, r3, r0
 8001118:	4a0b      	ldr	r2, [pc, #44]	; (8001148 <HAL_InitTick+0x40>)
 800111a:	6810      	ldr	r0, [r2, #0]
 800111c:	fbb0 f0f3 	udiv	r0, r0, r3
 8001120:	f000 f89e 	bl	8001260 <HAL_SYSTICK_Config>
 8001124:	4604      	mov	r4, r0
 8001126:	b958      	cbnz	r0, 8001140 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001128:	2d0f      	cmp	r5, #15
 800112a:	d809      	bhi.n	8001140 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800112c:	4602      	mov	r2, r0
 800112e:	4629      	mov	r1, r5
 8001130:	f04f 30ff 	mov.w	r0, #4294967295
 8001134:	f000 f854 	bl	80011e0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001138:	4b04      	ldr	r3, [pc, #16]	; (800114c <HAL_InitTick+0x44>)
 800113a:	4620      	mov	r0, r4
 800113c:	601d      	str	r5, [r3, #0]
 800113e:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8001140:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8001142:	bd38      	pop	{r3, r4, r5, pc}
 8001144:	20000000 	.word	0x20000000
 8001148:	20000010 	.word	0x20000010
 800114c:	20000004 	.word	0x20000004

08001150 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001150:	4a07      	ldr	r2, [pc, #28]	; (8001170 <HAL_Init+0x20>)
{
 8001152:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001154:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001156:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001158:	f043 0310 	orr.w	r3, r3, #16
 800115c:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800115e:	f000 f82d 	bl	80011bc <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8001162:	2000      	movs	r0, #0
 8001164:	f7ff ffd0 	bl	8001108 <HAL_InitTick>
  HAL_MspInit();
 8001168:	f002 f802 	bl	8003170 <HAL_MspInit>
}
 800116c:	2000      	movs	r0, #0
 800116e:	bd08      	pop	{r3, pc}
 8001170:	40022000 	.word	0x40022000

08001174 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001174:	4a03      	ldr	r2, [pc, #12]	; (8001184 <HAL_IncTick+0x10>)
 8001176:	4b04      	ldr	r3, [pc, #16]	; (8001188 <HAL_IncTick+0x14>)
 8001178:	6811      	ldr	r1, [r2, #0]
 800117a:	781b      	ldrb	r3, [r3, #0]
 800117c:	440b      	add	r3, r1
 800117e:	6013      	str	r3, [r2, #0]
 8001180:	4770      	bx	lr
 8001182:	bf00      	nop
 8001184:	2000029c 	.word	0x2000029c
 8001188:	20000000 	.word	0x20000000

0800118c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800118c:	4b01      	ldr	r3, [pc, #4]	; (8001194 <HAL_GetTick+0x8>)
 800118e:	6818      	ldr	r0, [r3, #0]
}
 8001190:	4770      	bx	lr
 8001192:	bf00      	nop
 8001194:	2000029c 	.word	0x2000029c

08001198 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001198:	b538      	push	{r3, r4, r5, lr}
 800119a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800119c:	f7ff fff6 	bl	800118c <HAL_GetTick>
 80011a0:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80011a2:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 80011a4:	bf1e      	ittt	ne
 80011a6:	4b04      	ldrne	r3, [pc, #16]	; (80011b8 <HAL_Delay+0x20>)
 80011a8:	781b      	ldrbne	r3, [r3, #0]
 80011aa:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80011ac:	f7ff ffee 	bl	800118c <HAL_GetTick>
 80011b0:	1b40      	subs	r0, r0, r5
 80011b2:	4284      	cmp	r4, r0
 80011b4:	d8fa      	bhi.n	80011ac <HAL_Delay+0x14>
  {
  }
}
 80011b6:	bd38      	pop	{r3, r4, r5, pc}
 80011b8:	20000000 	.word	0x20000000

080011bc <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011bc:	4a07      	ldr	r2, [pc, #28]	; (80011dc <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80011be:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011c0:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80011c2:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011c6:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80011ca:	041b      	lsls	r3, r3, #16
 80011cc:	0c1b      	lsrs	r3, r3, #16
 80011ce:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80011d2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 80011d6:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80011d8:	60d3      	str	r3, [r2, #12]
 80011da:	4770      	bx	lr
 80011dc:	e000ed00 	.word	0xe000ed00

080011e0 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011e0:	4b17      	ldr	r3, [pc, #92]	; (8001240 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80011e2:	b530      	push	{r4, r5, lr}
 80011e4:	68dc      	ldr	r4, [r3, #12]
 80011e6:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011ea:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011ee:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011f0:	2b04      	cmp	r3, #4
 80011f2:	bf28      	it	cs
 80011f4:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011f6:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011f8:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011fc:	bf98      	it	ls
 80011fe:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001200:	fa05 f303 	lsl.w	r3, r5, r3
 8001204:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001208:	bf88      	it	hi
 800120a:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800120c:	4019      	ands	r1, r3
 800120e:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001210:	fa05 f404 	lsl.w	r4, r5, r4
 8001214:	3c01      	subs	r4, #1
 8001216:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8001218:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800121a:	ea42 0201 	orr.w	r2, r2, r1
 800121e:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001222:	bfaf      	iteee	ge
 8001224:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001228:	4b06      	ldrlt	r3, [pc, #24]	; (8001244 <HAL_NVIC_SetPriority+0x64>)
 800122a:	f000 000f 	andlt.w	r0, r0, #15
 800122e:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001230:	bfa5      	ittet	ge
 8001232:	b2d2      	uxtbge	r2, r2
 8001234:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001238:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800123a:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 800123e:	bd30      	pop	{r4, r5, pc}
 8001240:	e000ed00 	.word	0xe000ed00
 8001244:	e000ed14 	.word	0xe000ed14

08001248 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001248:	2301      	movs	r3, #1
 800124a:	0942      	lsrs	r2, r0, #5
 800124c:	f000 001f 	and.w	r0, r0, #31
 8001250:	fa03 f000 	lsl.w	r0, r3, r0
 8001254:	4b01      	ldr	r3, [pc, #4]	; (800125c <HAL_NVIC_EnableIRQ+0x14>)
 8001256:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800125a:	4770      	bx	lr
 800125c:	e000e100 	.word	0xe000e100

08001260 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001260:	3801      	subs	r0, #1
 8001262:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8001266:	d20a      	bcs.n	800127e <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001268:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800126a:	4b06      	ldr	r3, [pc, #24]	; (8001284 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800126c:	4a06      	ldr	r2, [pc, #24]	; (8001288 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800126e:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001270:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001274:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001276:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001278:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800127a:	601a      	str	r2, [r3, #0]
 800127c:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800127e:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001280:	4770      	bx	lr
 8001282:	bf00      	nop
 8001284:	e000e010 	.word	0xe000e010
 8001288:	e000ed00 	.word	0xe000ed00

0800128c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 800128c:	4b04      	ldr	r3, [pc, #16]	; (80012a0 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 800128e:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8001290:	681a      	ldr	r2, [r3, #0]
 8001292:	bf0c      	ite	eq
 8001294:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8001298:	f022 0204 	bicne.w	r2, r2, #4
 800129c:	601a      	str	r2, [r3, #0]
 800129e:	4770      	bx	lr
 80012a0:	e000e010 	.word	0xe000e010

080012a4 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80012a4:	4770      	bx	lr

080012a6 <HAL_SYSTICK_IRQHandler>:
{
 80012a6:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 80012a8:	f7ff fffc 	bl	80012a4 <HAL_SYSTICK_Callback>
 80012ac:	bd08      	pop	{r3, pc}
	...

080012b0 <HAL_DMA_Abort_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
  HAL_StatusTypeDef status = HAL_OK;
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80012b0:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
{  
 80012b4:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80012b6:	2b02      	cmp	r3, #2
 80012b8:	d003      	beq.n	80012c2 <HAL_DMA_Abort_IT+0x12>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80012ba:	2304      	movs	r3, #4
 80012bc:	6383      	str	r3, [r0, #56]	; 0x38
        
    status = HAL_ERROR;
 80012be:	2001      	movs	r0, #1
 80012c0:	bd10      	pop	{r4, pc}
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80012c2:	6803      	ldr	r3, [r0, #0]
 80012c4:	681a      	ldr	r2, [r3, #0]
 80012c6:	f022 020e 	bic.w	r2, r2, #14
 80012ca:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80012cc:	681a      	ldr	r2, [r3, #0]
 80012ce:	f022 0201 	bic.w	r2, r2, #1
 80012d2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80012d4:	4a18      	ldr	r2, [pc, #96]	; (8001338 <HAL_DMA_Abort_IT+0x88>)
 80012d6:	4293      	cmp	r3, r2
 80012d8:	d01f      	beq.n	800131a <HAL_DMA_Abort_IT+0x6a>
 80012da:	3214      	adds	r2, #20
 80012dc:	4293      	cmp	r3, r2
 80012de:	d01e      	beq.n	800131e <HAL_DMA_Abort_IT+0x6e>
 80012e0:	3214      	adds	r2, #20
 80012e2:	4293      	cmp	r3, r2
 80012e4:	d01d      	beq.n	8001322 <HAL_DMA_Abort_IT+0x72>
 80012e6:	3214      	adds	r2, #20
 80012e8:	4293      	cmp	r3, r2
 80012ea:	d01d      	beq.n	8001328 <HAL_DMA_Abort_IT+0x78>
 80012ec:	3214      	adds	r2, #20
 80012ee:	4293      	cmp	r3, r2
 80012f0:	d01d      	beq.n	800132e <HAL_DMA_Abort_IT+0x7e>
 80012f2:	3214      	adds	r2, #20
 80012f4:	4293      	cmp	r3, r2
 80012f6:	bf0c      	ite	eq
 80012f8:	f44f 1380 	moveq.w	r3, #1048576	; 0x100000
 80012fc:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
 8001300:	4a0e      	ldr	r2, [pc, #56]	; (800133c <HAL_DMA_Abort_IT+0x8c>)

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001302:	2400      	movs	r4, #0
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001304:	6053      	str	r3, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8001306:	2301      	movs	r3, #1
 8001308:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800130c:	6b43      	ldr	r3, [r0, #52]	; 0x34
    __HAL_UNLOCK(hdma);
 800130e:	f880 4020 	strb.w	r4, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 8001312:	b17b      	cbz	r3, 8001334 <HAL_DMA_Abort_IT+0x84>
    {
      hdma->XferAbortCallback(hdma);
 8001314:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8001316:	4620      	mov	r0, r4
 8001318:	bd10      	pop	{r4, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800131a:	2301      	movs	r3, #1
 800131c:	e7f0      	b.n	8001300 <HAL_DMA_Abort_IT+0x50>
 800131e:	2310      	movs	r3, #16
 8001320:	e7ee      	b.n	8001300 <HAL_DMA_Abort_IT+0x50>
 8001322:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001326:	e7eb      	b.n	8001300 <HAL_DMA_Abort_IT+0x50>
 8001328:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800132c:	e7e8      	b.n	8001300 <HAL_DMA_Abort_IT+0x50>
 800132e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001332:	e7e5      	b.n	8001300 <HAL_DMA_Abort_IT+0x50>
  HAL_StatusTypeDef status = HAL_OK;
 8001334:	4618      	mov	r0, r3
    } 
  }
  return status;
}
 8001336:	bd10      	pop	{r4, pc}
 8001338:	40020008 	.word	0x40020008
 800133c:	40020000 	.word	0x40020000

08001340 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001340:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position;
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;
  uint32_t config = 0x00U;
 8001344:	2200      	movs	r2, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 8001346:	4616      	mov	r6, r2
 8001348:	4b65      	ldr	r3, [pc, #404]	; (80014e0 <HAL_GPIO_Init+0x1a0>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800134a:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 80014f0 <HAL_GPIO_Init+0x1b0>
 800134e:	f8df c1a4 	ldr.w	ip, [pc, #420]	; 80014f4 <HAL_GPIO_Init+0x1b4>
    ioposition = (0x01U << position);
 8001352:	f04f 0801 	mov.w	r8, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001356:	680c      	ldr	r4, [r1, #0]
    ioposition = (0x01U << position);
 8001358:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800135c:	ea08 0404 	and.w	r4, r8, r4
    if (iocurrent == ioposition)
 8001360:	45a0      	cmp	r8, r4
 8001362:	d17f      	bne.n	8001464 <HAL_GPIO_Init+0x124>
      switch (GPIO_Init->Mode)
 8001364:	684d      	ldr	r5, [r1, #4]
 8001366:	2d12      	cmp	r5, #18
 8001368:	f000 80af 	beq.w	80014ca <HAL_GPIO_Init+0x18a>
 800136c:	f200 8088 	bhi.w	8001480 <HAL_GPIO_Init+0x140>
 8001370:	2d02      	cmp	r5, #2
 8001372:	f000 80a7 	beq.w	80014c4 <HAL_GPIO_Init+0x184>
 8001376:	d87c      	bhi.n	8001472 <HAL_GPIO_Init+0x132>
 8001378:	2d00      	cmp	r5, #0
 800137a:	f000 808e 	beq.w	800149a <HAL_GPIO_Init+0x15a>
 800137e:	2d01      	cmp	r5, #1
 8001380:	f000 809e 	beq.w	80014c0 <HAL_GPIO_Init+0x180>
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001384:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001388:	2cff      	cmp	r4, #255	; 0xff
 800138a:	bf93      	iteet	ls
 800138c:	4682      	movls	sl, r0
 800138e:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 8001392:	3d08      	subhi	r5, #8
 8001394:	f8d0 b000 	ldrls.w	fp, [r0]
 8001398:	bf92      	itee	ls
 800139a:	00b5      	lslls	r5, r6, #2
 800139c:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 80013a0:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80013a2:	fa09 f805 	lsl.w	r8, r9, r5
 80013a6:	ea2b 0808 	bic.w	r8, fp, r8
 80013aa:	fa02 f505 	lsl.w	r5, r2, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80013ae:	bf88      	it	hi
 80013b0:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80013b4:	ea48 0505 	orr.w	r5, r8, r5
 80013b8:	f8ca 5000 	str.w	r5, [sl]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80013bc:	f8d1 a004 	ldr.w	sl, [r1, #4]
 80013c0:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 80013c4:	d04e      	beq.n	8001464 <HAL_GPIO_Init+0x124>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80013c6:	4d47      	ldr	r5, [pc, #284]	; (80014e4 <HAL_GPIO_Init+0x1a4>)
 80013c8:	4f46      	ldr	r7, [pc, #280]	; (80014e4 <HAL_GPIO_Init+0x1a4>)
 80013ca:	69ad      	ldr	r5, [r5, #24]
 80013cc:	f026 0803 	bic.w	r8, r6, #3
 80013d0:	f045 0501 	orr.w	r5, r5, #1
 80013d4:	61bd      	str	r5, [r7, #24]
 80013d6:	69bd      	ldr	r5, [r7, #24]
 80013d8:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 80013dc:	f005 0501 	and.w	r5, r5, #1
 80013e0:	9501      	str	r5, [sp, #4]
 80013e2:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        temp = AFIO->EXTICR[position >> 2U];
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80013e6:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 80013ea:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80013ec:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2U];
 80013f0:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80013f4:	fa09 f90b 	lsl.w	r9, r9, fp
 80013f8:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80013fc:	4d3a      	ldr	r5, [pc, #232]	; (80014e8 <HAL_GPIO_Init+0x1a8>)
 80013fe:	42a8      	cmp	r0, r5
 8001400:	d068      	beq.n	80014d4 <HAL_GPIO_Init+0x194>
 8001402:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001406:	42a8      	cmp	r0, r5
 8001408:	d066      	beq.n	80014d8 <HAL_GPIO_Init+0x198>
 800140a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800140e:	42a8      	cmp	r0, r5
 8001410:	d064      	beq.n	80014dc <HAL_GPIO_Init+0x19c>
 8001412:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001416:	42a8      	cmp	r0, r5
 8001418:	bf0c      	ite	eq
 800141a:	2503      	moveq	r5, #3
 800141c:	2504      	movne	r5, #4
 800141e:	fa05 f50b 	lsl.w	r5, r5, fp
 8001422:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2U] = temp;
 8001426:	f8c8 5008 	str.w	r5, [r8, #8]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800142a:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800142c:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 8001430:	bf14      	ite	ne
 8001432:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001434:	43a5      	biceq	r5, r4
 8001436:	601d      	str	r5, [r3, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001438:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800143a:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 800143e:	bf14      	ite	ne
 8001440:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001442:	43a5      	biceq	r5, r4
 8001444:	605d      	str	r5, [r3, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001446:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001448:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 800144c:	bf14      	ite	ne
 800144e:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001450:	43a5      	biceq	r5, r4
 8001452:	609d      	str	r5, [r3, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001454:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001456:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 800145a:	bf14      	ite	ne
 800145c:	432c      	orrne	r4, r5
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800145e:	ea25 0404 	biceq.w	r4, r5, r4
 8001462:	60dc      	str	r4, [r3, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 8001464:	3601      	adds	r6, #1
 8001466:	2e10      	cmp	r6, #16
 8001468:	f47f af73 	bne.w	8001352 <HAL_GPIO_Init+0x12>
        }
      }
    }
  }
}
 800146c:	b003      	add	sp, #12
 800146e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      switch (GPIO_Init->Mode)
 8001472:	2d03      	cmp	r5, #3
 8001474:	d022      	beq.n	80014bc <HAL_GPIO_Init+0x17c>
 8001476:	2d11      	cmp	r5, #17
 8001478:	d184      	bne.n	8001384 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800147a:	68ca      	ldr	r2, [r1, #12]
 800147c:	3204      	adds	r2, #4
          break;
 800147e:	e781      	b.n	8001384 <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 8001480:	4f1a      	ldr	r7, [pc, #104]	; (80014ec <HAL_GPIO_Init+0x1ac>)
 8001482:	42bd      	cmp	r5, r7
 8001484:	d009      	beq.n	800149a <HAL_GPIO_Init+0x15a>
 8001486:	d812      	bhi.n	80014ae <HAL_GPIO_Init+0x16e>
 8001488:	f8df 906c 	ldr.w	r9, [pc, #108]	; 80014f8 <HAL_GPIO_Init+0x1b8>
 800148c:	454d      	cmp	r5, r9
 800148e:	d004      	beq.n	800149a <HAL_GPIO_Init+0x15a>
 8001490:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 8001494:	454d      	cmp	r5, r9
 8001496:	f47f af75 	bne.w	8001384 <HAL_GPIO_Init+0x44>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800149a:	688a      	ldr	r2, [r1, #8]
 800149c:	b1c2      	cbz	r2, 80014d0 <HAL_GPIO_Init+0x190>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800149e:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 80014a0:	bf0c      	ite	eq
 80014a2:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 80014a6:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80014aa:	2208      	movs	r2, #8
 80014ac:	e76a      	b.n	8001384 <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 80014ae:	4575      	cmp	r5, lr
 80014b0:	d0f3      	beq.n	800149a <HAL_GPIO_Init+0x15a>
 80014b2:	4565      	cmp	r5, ip
 80014b4:	d0f1      	beq.n	800149a <HAL_GPIO_Init+0x15a>
 80014b6:	f8df 9044 	ldr.w	r9, [pc, #68]	; 80014fc <HAL_GPIO_Init+0x1bc>
 80014ba:	e7eb      	b.n	8001494 <HAL_GPIO_Init+0x154>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80014bc:	2200      	movs	r2, #0
 80014be:	e761      	b.n	8001384 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80014c0:	68ca      	ldr	r2, [r1, #12]
          break;
 80014c2:	e75f      	b.n	8001384 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80014c4:	68ca      	ldr	r2, [r1, #12]
 80014c6:	3208      	adds	r2, #8
          break;
 80014c8:	e75c      	b.n	8001384 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80014ca:	68ca      	ldr	r2, [r1, #12]
 80014cc:	320c      	adds	r2, #12
          break;
 80014ce:	e759      	b.n	8001384 <HAL_GPIO_Init+0x44>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80014d0:	2204      	movs	r2, #4
 80014d2:	e757      	b.n	8001384 <HAL_GPIO_Init+0x44>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80014d4:	2500      	movs	r5, #0
 80014d6:	e7a2      	b.n	800141e <HAL_GPIO_Init+0xde>
 80014d8:	2501      	movs	r5, #1
 80014da:	e7a0      	b.n	800141e <HAL_GPIO_Init+0xde>
 80014dc:	2502      	movs	r5, #2
 80014de:	e79e      	b.n	800141e <HAL_GPIO_Init+0xde>
 80014e0:	40010400 	.word	0x40010400
 80014e4:	40021000 	.word	0x40021000
 80014e8:	40010800 	.word	0x40010800
 80014ec:	10210000 	.word	0x10210000
 80014f0:	10310000 	.word	0x10310000
 80014f4:	10320000 	.word	0x10320000
 80014f8:	10110000 	.word	0x10110000
 80014fc:	10220000 	.word	0x10220000

08001500 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001500:	b10a      	cbz	r2, 8001506 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001502:	6101      	str	r1, [r0, #16]
 8001504:	4770      	bx	lr
 8001506:	0409      	lsls	r1, r1, #16
 8001508:	e7fb      	b.n	8001502 <HAL_GPIO_WritePin+0x2>
	...

0800150c <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800150c:	6803      	ldr	r3, [r0, #0]
{
 800150e:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001512:	07db      	lsls	r3, r3, #31
{
 8001514:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001516:	d410      	bmi.n	800153a <HAL_RCC_OscConfig+0x2e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001518:	682b      	ldr	r3, [r5, #0]
 800151a:	079f      	lsls	r7, r3, #30
 800151c:	d45e      	bmi.n	80015dc <HAL_RCC_OscConfig+0xd0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800151e:	682b      	ldr	r3, [r5, #0]
 8001520:	0719      	lsls	r1, r3, #28
 8001522:	f100 8095 	bmi.w	8001650 <HAL_RCC_OscConfig+0x144>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001526:	682b      	ldr	r3, [r5, #0]
 8001528:	075a      	lsls	r2, r3, #29
 800152a:	f100 80bf 	bmi.w	80016ac <HAL_RCC_OscConfig+0x1a0>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800152e:	69ea      	ldr	r2, [r5, #28]
 8001530:	2a00      	cmp	r2, #0
 8001532:	f040 812d 	bne.w	8001790 <HAL_RCC_OscConfig+0x284>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8001536:	2000      	movs	r0, #0
 8001538:	e014      	b.n	8001564 <HAL_RCC_OscConfig+0x58>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800153a:	4c90      	ldr	r4, [pc, #576]	; (800177c <HAL_RCC_OscConfig+0x270>)
 800153c:	6863      	ldr	r3, [r4, #4]
 800153e:	f003 030c 	and.w	r3, r3, #12
 8001542:	2b04      	cmp	r3, #4
 8001544:	d007      	beq.n	8001556 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001546:	6863      	ldr	r3, [r4, #4]
 8001548:	f003 030c 	and.w	r3, r3, #12
 800154c:	2b08      	cmp	r3, #8
 800154e:	d10c      	bne.n	800156a <HAL_RCC_OscConfig+0x5e>
 8001550:	6863      	ldr	r3, [r4, #4]
 8001552:	03de      	lsls	r6, r3, #15
 8001554:	d509      	bpl.n	800156a <HAL_RCC_OscConfig+0x5e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001556:	6823      	ldr	r3, [r4, #0]
 8001558:	039c      	lsls	r4, r3, #14
 800155a:	d5dd      	bpl.n	8001518 <HAL_RCC_OscConfig+0xc>
 800155c:	686b      	ldr	r3, [r5, #4]
 800155e:	2b00      	cmp	r3, #0
 8001560:	d1da      	bne.n	8001518 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 8001562:	2001      	movs	r0, #1
}
 8001564:	b002      	add	sp, #8
 8001566:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800156a:	686b      	ldr	r3, [r5, #4]
 800156c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001570:	d110      	bne.n	8001594 <HAL_RCC_OscConfig+0x88>
 8001572:	6823      	ldr	r3, [r4, #0]
 8001574:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001578:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800157a:	f7ff fe07 	bl	800118c <HAL_GetTick>
 800157e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001580:	6823      	ldr	r3, [r4, #0]
 8001582:	0398      	lsls	r0, r3, #14
 8001584:	d4c8      	bmi.n	8001518 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001586:	f7ff fe01 	bl	800118c <HAL_GetTick>
 800158a:	1b80      	subs	r0, r0, r6
 800158c:	2864      	cmp	r0, #100	; 0x64
 800158e:	d9f7      	bls.n	8001580 <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 8001590:	2003      	movs	r0, #3
 8001592:	e7e7      	b.n	8001564 <HAL_RCC_OscConfig+0x58>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001594:	b99b      	cbnz	r3, 80015be <HAL_RCC_OscConfig+0xb2>
 8001596:	6823      	ldr	r3, [r4, #0]
 8001598:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800159c:	6023      	str	r3, [r4, #0]
 800159e:	6823      	ldr	r3, [r4, #0]
 80015a0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80015a4:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80015a6:	f7ff fdf1 	bl	800118c <HAL_GetTick>
 80015aa:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80015ac:	6823      	ldr	r3, [r4, #0]
 80015ae:	0399      	lsls	r1, r3, #14
 80015b0:	d5b2      	bpl.n	8001518 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80015b2:	f7ff fdeb 	bl	800118c <HAL_GetTick>
 80015b6:	1b80      	subs	r0, r0, r6
 80015b8:	2864      	cmp	r0, #100	; 0x64
 80015ba:	d9f7      	bls.n	80015ac <HAL_RCC_OscConfig+0xa0>
 80015bc:	e7e8      	b.n	8001590 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80015be:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80015c2:	6823      	ldr	r3, [r4, #0]
 80015c4:	d103      	bne.n	80015ce <HAL_RCC_OscConfig+0xc2>
 80015c6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80015ca:	6023      	str	r3, [r4, #0]
 80015cc:	e7d1      	b.n	8001572 <HAL_RCC_OscConfig+0x66>
 80015ce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80015d2:	6023      	str	r3, [r4, #0]
 80015d4:	6823      	ldr	r3, [r4, #0]
 80015d6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80015da:	e7cd      	b.n	8001578 <HAL_RCC_OscConfig+0x6c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80015dc:	4c67      	ldr	r4, [pc, #412]	; (800177c <HAL_RCC_OscConfig+0x270>)
 80015de:	6863      	ldr	r3, [r4, #4]
 80015e0:	f013 0f0c 	tst.w	r3, #12
 80015e4:	d007      	beq.n	80015f6 <HAL_RCC_OscConfig+0xea>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80015e6:	6863      	ldr	r3, [r4, #4]
 80015e8:	f003 030c 	and.w	r3, r3, #12
 80015ec:	2b08      	cmp	r3, #8
 80015ee:	d110      	bne.n	8001612 <HAL_RCC_OscConfig+0x106>
 80015f0:	6863      	ldr	r3, [r4, #4]
 80015f2:	03da      	lsls	r2, r3, #15
 80015f4:	d40d      	bmi.n	8001612 <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015f6:	6823      	ldr	r3, [r4, #0]
 80015f8:	079b      	lsls	r3, r3, #30
 80015fa:	d502      	bpl.n	8001602 <HAL_RCC_OscConfig+0xf6>
 80015fc:	692b      	ldr	r3, [r5, #16]
 80015fe:	2b01      	cmp	r3, #1
 8001600:	d1af      	bne.n	8001562 <HAL_RCC_OscConfig+0x56>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001602:	6823      	ldr	r3, [r4, #0]
 8001604:	696a      	ldr	r2, [r5, #20]
 8001606:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800160a:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800160e:	6023      	str	r3, [r4, #0]
 8001610:	e785      	b.n	800151e <HAL_RCC_OscConfig+0x12>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001612:	692a      	ldr	r2, [r5, #16]
 8001614:	4b5a      	ldr	r3, [pc, #360]	; (8001780 <HAL_RCC_OscConfig+0x274>)
 8001616:	b16a      	cbz	r2, 8001634 <HAL_RCC_OscConfig+0x128>
        __HAL_RCC_HSI_ENABLE();
 8001618:	2201      	movs	r2, #1
 800161a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800161c:	f7ff fdb6 	bl	800118c <HAL_GetTick>
 8001620:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001622:	6823      	ldr	r3, [r4, #0]
 8001624:	079f      	lsls	r7, r3, #30
 8001626:	d4ec      	bmi.n	8001602 <HAL_RCC_OscConfig+0xf6>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001628:	f7ff fdb0 	bl	800118c <HAL_GetTick>
 800162c:	1b80      	subs	r0, r0, r6
 800162e:	2802      	cmp	r0, #2
 8001630:	d9f7      	bls.n	8001622 <HAL_RCC_OscConfig+0x116>
 8001632:	e7ad      	b.n	8001590 <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 8001634:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001636:	f7ff fda9 	bl	800118c <HAL_GetTick>
 800163a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800163c:	6823      	ldr	r3, [r4, #0]
 800163e:	0798      	lsls	r0, r3, #30
 8001640:	f57f af6d 	bpl.w	800151e <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001644:	f7ff fda2 	bl	800118c <HAL_GetTick>
 8001648:	1b80      	subs	r0, r0, r6
 800164a:	2802      	cmp	r0, #2
 800164c:	d9f6      	bls.n	800163c <HAL_RCC_OscConfig+0x130>
 800164e:	e79f      	b.n	8001590 <HAL_RCC_OscConfig+0x84>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001650:	69aa      	ldr	r2, [r5, #24]
 8001652:	4c4a      	ldr	r4, [pc, #296]	; (800177c <HAL_RCC_OscConfig+0x270>)
 8001654:	4b4b      	ldr	r3, [pc, #300]	; (8001784 <HAL_RCC_OscConfig+0x278>)
 8001656:	b1da      	cbz	r2, 8001690 <HAL_RCC_OscConfig+0x184>
      __HAL_RCC_LSI_ENABLE();
 8001658:	2201      	movs	r2, #1
 800165a:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800165c:	f7ff fd96 	bl	800118c <HAL_GetTick>
 8001660:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001662:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001664:	079b      	lsls	r3, r3, #30
 8001666:	d50d      	bpl.n	8001684 <HAL_RCC_OscConfig+0x178>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001668:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800166c:	4b46      	ldr	r3, [pc, #280]	; (8001788 <HAL_RCC_OscConfig+0x27c>)
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	fbb3 f3f2 	udiv	r3, r3, r2
 8001674:	9301      	str	r3, [sp, #4]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8001676:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 8001678:	9b01      	ldr	r3, [sp, #4]
 800167a:	1e5a      	subs	r2, r3, #1
 800167c:	9201      	str	r2, [sp, #4]
 800167e:	2b00      	cmp	r3, #0
 8001680:	d1f9      	bne.n	8001676 <HAL_RCC_OscConfig+0x16a>
 8001682:	e750      	b.n	8001526 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001684:	f7ff fd82 	bl	800118c <HAL_GetTick>
 8001688:	1b80      	subs	r0, r0, r6
 800168a:	2802      	cmp	r0, #2
 800168c:	d9e9      	bls.n	8001662 <HAL_RCC_OscConfig+0x156>
 800168e:	e77f      	b.n	8001590 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 8001690:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001692:	f7ff fd7b 	bl	800118c <HAL_GetTick>
 8001696:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001698:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800169a:	079f      	lsls	r7, r3, #30
 800169c:	f57f af43 	bpl.w	8001526 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80016a0:	f7ff fd74 	bl	800118c <HAL_GetTick>
 80016a4:	1b80      	subs	r0, r0, r6
 80016a6:	2802      	cmp	r0, #2
 80016a8:	d9f6      	bls.n	8001698 <HAL_RCC_OscConfig+0x18c>
 80016aa:	e771      	b.n	8001590 <HAL_RCC_OscConfig+0x84>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80016ac:	4c33      	ldr	r4, [pc, #204]	; (800177c <HAL_RCC_OscConfig+0x270>)
 80016ae:	69e3      	ldr	r3, [r4, #28]
 80016b0:	00d8      	lsls	r0, r3, #3
 80016b2:	d424      	bmi.n	80016fe <HAL_RCC_OscConfig+0x1f2>
      pwrclkchanged = SET;
 80016b4:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 80016b6:	69e3      	ldr	r3, [r4, #28]
 80016b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016bc:	61e3      	str	r3, [r4, #28]
 80016be:	69e3      	ldr	r3, [r4, #28]
 80016c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016c4:	9300      	str	r3, [sp, #0]
 80016c6:	9b00      	ldr	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016c8:	4e30      	ldr	r6, [pc, #192]	; (800178c <HAL_RCC_OscConfig+0x280>)
 80016ca:	6833      	ldr	r3, [r6, #0]
 80016cc:	05d9      	lsls	r1, r3, #23
 80016ce:	d518      	bpl.n	8001702 <HAL_RCC_OscConfig+0x1f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80016d0:	68eb      	ldr	r3, [r5, #12]
 80016d2:	2b01      	cmp	r3, #1
 80016d4:	d126      	bne.n	8001724 <HAL_RCC_OscConfig+0x218>
 80016d6:	6a23      	ldr	r3, [r4, #32]
 80016d8:	f043 0301 	orr.w	r3, r3, #1
 80016dc:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 80016de:	f7ff fd55 	bl	800118c <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80016e2:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80016e6:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016e8:	6a23      	ldr	r3, [r4, #32]
 80016ea:	079b      	lsls	r3, r3, #30
 80016ec:	d53f      	bpl.n	800176e <HAL_RCC_OscConfig+0x262>
    if(pwrclkchanged == SET)
 80016ee:	2f00      	cmp	r7, #0
 80016f0:	f43f af1d 	beq.w	800152e <HAL_RCC_OscConfig+0x22>
      __HAL_RCC_PWR_CLK_DISABLE();
 80016f4:	69e3      	ldr	r3, [r4, #28]
 80016f6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80016fa:	61e3      	str	r3, [r4, #28]
 80016fc:	e717      	b.n	800152e <HAL_RCC_OscConfig+0x22>
    FlagStatus       pwrclkchanged = RESET;
 80016fe:	2700      	movs	r7, #0
 8001700:	e7e2      	b.n	80016c8 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001702:	6833      	ldr	r3, [r6, #0]
 8001704:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001708:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800170a:	f7ff fd3f 	bl	800118c <HAL_GetTick>
 800170e:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001710:	6833      	ldr	r3, [r6, #0]
 8001712:	05da      	lsls	r2, r3, #23
 8001714:	d4dc      	bmi.n	80016d0 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001716:	f7ff fd39 	bl	800118c <HAL_GetTick>
 800171a:	eba0 0008 	sub.w	r0, r0, r8
 800171e:	2864      	cmp	r0, #100	; 0x64
 8001720:	d9f6      	bls.n	8001710 <HAL_RCC_OscConfig+0x204>
 8001722:	e735      	b.n	8001590 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001724:	b9ab      	cbnz	r3, 8001752 <HAL_RCC_OscConfig+0x246>
 8001726:	6a23      	ldr	r3, [r4, #32]
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001728:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800172c:	f023 0301 	bic.w	r3, r3, #1
 8001730:	6223      	str	r3, [r4, #32]
 8001732:	6a23      	ldr	r3, [r4, #32]
 8001734:	f023 0304 	bic.w	r3, r3, #4
 8001738:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800173a:	f7ff fd27 	bl	800118c <HAL_GetTick>
 800173e:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001740:	6a23      	ldr	r3, [r4, #32]
 8001742:	0798      	lsls	r0, r3, #30
 8001744:	d5d3      	bpl.n	80016ee <HAL_RCC_OscConfig+0x1e2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001746:	f7ff fd21 	bl	800118c <HAL_GetTick>
 800174a:	1b80      	subs	r0, r0, r6
 800174c:	4540      	cmp	r0, r8
 800174e:	d9f7      	bls.n	8001740 <HAL_RCC_OscConfig+0x234>
 8001750:	e71e      	b.n	8001590 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001752:	2b05      	cmp	r3, #5
 8001754:	6a23      	ldr	r3, [r4, #32]
 8001756:	d103      	bne.n	8001760 <HAL_RCC_OscConfig+0x254>
 8001758:	f043 0304 	orr.w	r3, r3, #4
 800175c:	6223      	str	r3, [r4, #32]
 800175e:	e7ba      	b.n	80016d6 <HAL_RCC_OscConfig+0x1ca>
 8001760:	f023 0301 	bic.w	r3, r3, #1
 8001764:	6223      	str	r3, [r4, #32]
 8001766:	6a23      	ldr	r3, [r4, #32]
 8001768:	f023 0304 	bic.w	r3, r3, #4
 800176c:	e7b6      	b.n	80016dc <HAL_RCC_OscConfig+0x1d0>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800176e:	f7ff fd0d 	bl	800118c <HAL_GetTick>
 8001772:	eba0 0008 	sub.w	r0, r0, r8
 8001776:	42b0      	cmp	r0, r6
 8001778:	d9b6      	bls.n	80016e8 <HAL_RCC_OscConfig+0x1dc>
 800177a:	e709      	b.n	8001590 <HAL_RCC_OscConfig+0x84>
 800177c:	40021000 	.word	0x40021000
 8001780:	42420000 	.word	0x42420000
 8001784:	42420480 	.word	0x42420480
 8001788:	20000010 	.word	0x20000010
 800178c:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001790:	4c22      	ldr	r4, [pc, #136]	; (800181c <HAL_RCC_OscConfig+0x310>)
 8001792:	6863      	ldr	r3, [r4, #4]
 8001794:	f003 030c 	and.w	r3, r3, #12
 8001798:	2b08      	cmp	r3, #8
 800179a:	f43f aee2 	beq.w	8001562 <HAL_RCC_OscConfig+0x56>
 800179e:	2300      	movs	r3, #0
 80017a0:	4e1f      	ldr	r6, [pc, #124]	; (8001820 <HAL_RCC_OscConfig+0x314>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80017a2:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 80017a4:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80017a6:	d12b      	bne.n	8001800 <HAL_RCC_OscConfig+0x2f4>
        tickstart = HAL_GetTick();
 80017a8:	f7ff fcf0 	bl	800118c <HAL_GetTick>
 80017ac:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80017ae:	6823      	ldr	r3, [r4, #0]
 80017b0:	0199      	lsls	r1, r3, #6
 80017b2:	d41f      	bmi.n	80017f4 <HAL_RCC_OscConfig+0x2e8>
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80017b4:	6a2b      	ldr	r3, [r5, #32]
 80017b6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80017ba:	d105      	bne.n	80017c8 <HAL_RCC_OscConfig+0x2bc>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80017bc:	6862      	ldr	r2, [r4, #4]
 80017be:	68a9      	ldr	r1, [r5, #8]
 80017c0:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80017c4:	430a      	orrs	r2, r1
 80017c6:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80017c8:	6a69      	ldr	r1, [r5, #36]	; 0x24
 80017ca:	6862      	ldr	r2, [r4, #4]
 80017cc:	430b      	orrs	r3, r1
 80017ce:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 80017d2:	4313      	orrs	r3, r2
 80017d4:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 80017d6:	2301      	movs	r3, #1
 80017d8:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 80017da:	f7ff fcd7 	bl	800118c <HAL_GetTick>
 80017de:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80017e0:	6823      	ldr	r3, [r4, #0]
 80017e2:	019a      	lsls	r2, r3, #6
 80017e4:	f53f aea7 	bmi.w	8001536 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017e8:	f7ff fcd0 	bl	800118c <HAL_GetTick>
 80017ec:	1b40      	subs	r0, r0, r5
 80017ee:	2802      	cmp	r0, #2
 80017f0:	d9f6      	bls.n	80017e0 <HAL_RCC_OscConfig+0x2d4>
 80017f2:	e6cd      	b.n	8001590 <HAL_RCC_OscConfig+0x84>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017f4:	f7ff fcca 	bl	800118c <HAL_GetTick>
 80017f8:	1bc0      	subs	r0, r0, r7
 80017fa:	2802      	cmp	r0, #2
 80017fc:	d9d7      	bls.n	80017ae <HAL_RCC_OscConfig+0x2a2>
 80017fe:	e6c7      	b.n	8001590 <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 8001800:	f7ff fcc4 	bl	800118c <HAL_GetTick>
 8001804:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001806:	6823      	ldr	r3, [r4, #0]
 8001808:	019b      	lsls	r3, r3, #6
 800180a:	f57f ae94 	bpl.w	8001536 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800180e:	f7ff fcbd 	bl	800118c <HAL_GetTick>
 8001812:	1b40      	subs	r0, r0, r5
 8001814:	2802      	cmp	r0, #2
 8001816:	d9f6      	bls.n	8001806 <HAL_RCC_OscConfig+0x2fa>
 8001818:	e6ba      	b.n	8001590 <HAL_RCC_OscConfig+0x84>
 800181a:	bf00      	nop
 800181c:	40021000 	.word	0x40021000
 8001820:	42420060 	.word	0x42420060

08001824 <HAL_RCC_GetSysClockFreq>:
{
 8001824:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001826:	4b19      	ldr	r3, [pc, #100]	; (800188c <HAL_RCC_GetSysClockFreq+0x68>)
{
 8001828:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800182a:	ac02      	add	r4, sp, #8
 800182c:	f103 0510 	add.w	r5, r3, #16
 8001830:	4622      	mov	r2, r4
 8001832:	6818      	ldr	r0, [r3, #0]
 8001834:	6859      	ldr	r1, [r3, #4]
 8001836:	3308      	adds	r3, #8
 8001838:	c203      	stmia	r2!, {r0, r1}
 800183a:	42ab      	cmp	r3, r5
 800183c:	4614      	mov	r4, r2
 800183e:	d1f7      	bne.n	8001830 <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001840:	2301      	movs	r3, #1
 8001842:	f88d 3004 	strb.w	r3, [sp, #4]
 8001846:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 8001848:	4911      	ldr	r1, [pc, #68]	; (8001890 <HAL_RCC_GetSysClockFreq+0x6c>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800184a:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 800184e:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8001850:	f003 020c 	and.w	r2, r3, #12
 8001854:	2a08      	cmp	r2, #8
 8001856:	d117      	bne.n	8001888 <HAL_RCC_GetSysClockFreq+0x64>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001858:	f3c3 4283 	ubfx	r2, r3, #18, #4
 800185c:	a806      	add	r0, sp, #24
 800185e:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001860:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001862:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001866:	d50c      	bpl.n	8001882 <HAL_RCC_GetSysClockFreq+0x5e>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001868:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800186a:	480a      	ldr	r0, [pc, #40]	; (8001894 <HAL_RCC_GetSysClockFreq+0x70>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800186c:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001870:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001872:	aa06      	add	r2, sp, #24
 8001874:	4413      	add	r3, r2
 8001876:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800187a:	fbb0 f0f3 	udiv	r0, r0, r3
}
 800187e:	b007      	add	sp, #28
 8001880:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001882:	4805      	ldr	r0, [pc, #20]	; (8001898 <HAL_RCC_GetSysClockFreq+0x74>)
 8001884:	4350      	muls	r0, r2
 8001886:	e7fa      	b.n	800187e <HAL_RCC_GetSysClockFreq+0x5a>
      sysclockfreq = HSE_VALUE;
 8001888:	4802      	ldr	r0, [pc, #8]	; (8001894 <HAL_RCC_GetSysClockFreq+0x70>)
  return sysclockfreq;
 800188a:	e7f8      	b.n	800187e <HAL_RCC_GetSysClockFreq+0x5a>
 800188c:	080040cc 	.word	0x080040cc
 8001890:	40021000 	.word	0x40021000
 8001894:	007a1200 	.word	0x007a1200
 8001898:	003d0900 	.word	0x003d0900

0800189c <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800189c:	4a4d      	ldr	r2, [pc, #308]	; (80019d4 <HAL_RCC_ClockConfig+0x138>)
{
 800189e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80018a2:	6813      	ldr	r3, [r2, #0]
{
 80018a4:	4605      	mov	r5, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80018a6:	f003 0307 	and.w	r3, r3, #7
 80018aa:	428b      	cmp	r3, r1
{
 80018ac:	460e      	mov	r6, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80018ae:	d328      	bcc.n	8001902 <HAL_RCC_ClockConfig+0x66>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80018b0:	682a      	ldr	r2, [r5, #0]
 80018b2:	0791      	lsls	r1, r2, #30
 80018b4:	d432      	bmi.n	800191c <HAL_RCC_ClockConfig+0x80>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80018b6:	07d2      	lsls	r2, r2, #31
 80018b8:	d438      	bmi.n	800192c <HAL_RCC_ClockConfig+0x90>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 80018ba:	4a46      	ldr	r2, [pc, #280]	; (80019d4 <HAL_RCC_ClockConfig+0x138>)
 80018bc:	6813      	ldr	r3, [r2, #0]
 80018be:	f003 0307 	and.w	r3, r3, #7
 80018c2:	429e      	cmp	r6, r3
 80018c4:	d373      	bcc.n	80019ae <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018c6:	682a      	ldr	r2, [r5, #0]
 80018c8:	4c43      	ldr	r4, [pc, #268]	; (80019d8 <HAL_RCC_ClockConfig+0x13c>)
 80018ca:	f012 0f04 	tst.w	r2, #4
 80018ce:	d179      	bne.n	80019c4 <HAL_RCC_ClockConfig+0x128>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018d0:	0713      	lsls	r3, r2, #28
 80018d2:	d506      	bpl.n	80018e2 <HAL_RCC_ClockConfig+0x46>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80018d4:	6863      	ldr	r3, [r4, #4]
 80018d6:	692a      	ldr	r2, [r5, #16]
 80018d8:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80018dc:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80018e0:	6063      	str	r3, [r4, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80018e2:	f7ff ff9f 	bl	8001824 <HAL_RCC_GetSysClockFreq>
 80018e6:	6863      	ldr	r3, [r4, #4]
 80018e8:	4a3c      	ldr	r2, [pc, #240]	; (80019dc <HAL_RCC_ClockConfig+0x140>)
 80018ea:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80018ee:	5cd3      	ldrb	r3, [r2, r3]
 80018f0:	40d8      	lsrs	r0, r3
 80018f2:	4b3b      	ldr	r3, [pc, #236]	; (80019e0 <HAL_RCC_ClockConfig+0x144>)
 80018f4:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 80018f6:	2000      	movs	r0, #0
 80018f8:	f7ff fc06 	bl	8001108 <HAL_InitTick>
  return HAL_OK;
 80018fc:	2000      	movs	r0, #0
}
 80018fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001902:	6813      	ldr	r3, [r2, #0]
 8001904:	f023 0307 	bic.w	r3, r3, #7
 8001908:	430b      	orrs	r3, r1
 800190a:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800190c:	6813      	ldr	r3, [r2, #0]
 800190e:	f003 0307 	and.w	r3, r3, #7
 8001912:	4299      	cmp	r1, r3
 8001914:	d0cc      	beq.n	80018b0 <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 8001916:	2001      	movs	r0, #1
 8001918:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800191c:	492e      	ldr	r1, [pc, #184]	; (80019d8 <HAL_RCC_ClockConfig+0x13c>)
 800191e:	68a8      	ldr	r0, [r5, #8]
 8001920:	684b      	ldr	r3, [r1, #4]
 8001922:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001926:	4303      	orrs	r3, r0
 8001928:	604b      	str	r3, [r1, #4]
 800192a:	e7c4      	b.n	80018b6 <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800192c:	686a      	ldr	r2, [r5, #4]
 800192e:	4c2a      	ldr	r4, [pc, #168]	; (80019d8 <HAL_RCC_ClockConfig+0x13c>)
 8001930:	2a01      	cmp	r2, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001932:	6823      	ldr	r3, [r4, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001934:	d11c      	bne.n	8001970 <HAL_RCC_ClockConfig+0xd4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001936:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800193a:	d0ec      	beq.n	8001916 <HAL_RCC_ClockConfig+0x7a>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800193c:	6863      	ldr	r3, [r4, #4]
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800193e:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001942:	f023 0303 	bic.w	r3, r3, #3
 8001946:	4313      	orrs	r3, r2
 8001948:	6063      	str	r3, [r4, #4]
    tickstart = HAL_GetTick();
 800194a:	f7ff fc1f 	bl	800118c <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800194e:	686b      	ldr	r3, [r5, #4]
    tickstart = HAL_GetTick();
 8001950:	4607      	mov	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001952:	2b01      	cmp	r3, #1
 8001954:	d114      	bne.n	8001980 <HAL_RCC_ClockConfig+0xe4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001956:	6863      	ldr	r3, [r4, #4]
 8001958:	f003 030c 	and.w	r3, r3, #12
 800195c:	2b04      	cmp	r3, #4
 800195e:	d0ac      	beq.n	80018ba <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001960:	f7ff fc14 	bl	800118c <HAL_GetTick>
 8001964:	1bc0      	subs	r0, r0, r7
 8001966:	4540      	cmp	r0, r8
 8001968:	d9f5      	bls.n	8001956 <HAL_RCC_ClockConfig+0xba>
          return HAL_TIMEOUT;
 800196a:	2003      	movs	r0, #3
 800196c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001970:	2a02      	cmp	r2, #2
 8001972:	d102      	bne.n	800197a <HAL_RCC_ClockConfig+0xde>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001974:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001978:	e7df      	b.n	800193a <HAL_RCC_ClockConfig+0x9e>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800197a:	f013 0f02 	tst.w	r3, #2
 800197e:	e7dc      	b.n	800193a <HAL_RCC_ClockConfig+0x9e>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001980:	2b02      	cmp	r3, #2
 8001982:	d10f      	bne.n	80019a4 <HAL_RCC_ClockConfig+0x108>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001984:	6863      	ldr	r3, [r4, #4]
 8001986:	f003 030c 	and.w	r3, r3, #12
 800198a:	2b08      	cmp	r3, #8
 800198c:	d095      	beq.n	80018ba <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800198e:	f7ff fbfd 	bl	800118c <HAL_GetTick>
 8001992:	1bc0      	subs	r0, r0, r7
 8001994:	4540      	cmp	r0, r8
 8001996:	d9f5      	bls.n	8001984 <HAL_RCC_ClockConfig+0xe8>
 8001998:	e7e7      	b.n	800196a <HAL_RCC_ClockConfig+0xce>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800199a:	f7ff fbf7 	bl	800118c <HAL_GetTick>
 800199e:	1bc0      	subs	r0, r0, r7
 80019a0:	4540      	cmp	r0, r8
 80019a2:	d8e2      	bhi.n	800196a <HAL_RCC_ClockConfig+0xce>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80019a4:	6863      	ldr	r3, [r4, #4]
 80019a6:	f013 0f0c 	tst.w	r3, #12
 80019aa:	d1f6      	bne.n	800199a <HAL_RCC_ClockConfig+0xfe>
 80019ac:	e785      	b.n	80018ba <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019ae:	6813      	ldr	r3, [r2, #0]
 80019b0:	f023 0307 	bic.w	r3, r3, #7
 80019b4:	4333      	orrs	r3, r6
 80019b6:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80019b8:	6813      	ldr	r3, [r2, #0]
 80019ba:	f003 0307 	and.w	r3, r3, #7
 80019be:	429e      	cmp	r6, r3
 80019c0:	d1a9      	bne.n	8001916 <HAL_RCC_ClockConfig+0x7a>
 80019c2:	e780      	b.n	80018c6 <HAL_RCC_ClockConfig+0x2a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80019c4:	6863      	ldr	r3, [r4, #4]
 80019c6:	68e9      	ldr	r1, [r5, #12]
 80019c8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80019cc:	430b      	orrs	r3, r1
 80019ce:	6063      	str	r3, [r4, #4]
 80019d0:	e77e      	b.n	80018d0 <HAL_RCC_ClockConfig+0x34>
 80019d2:	bf00      	nop
 80019d4:	40022000 	.word	0x40022000
 80019d8:	40021000 	.word	0x40021000
 80019dc:	0800413e 	.word	0x0800413e
 80019e0:	20000010 	.word	0x20000010

080019e4 <HAL_RCC_GetHCLKFreq>:
}
 80019e4:	4b01      	ldr	r3, [pc, #4]	; (80019ec <HAL_RCC_GetHCLKFreq+0x8>)
 80019e6:	6818      	ldr	r0, [r3, #0]
 80019e8:	4770      	bx	lr
 80019ea:	bf00      	nop
 80019ec:	20000010 	.word	0x20000010

080019f0 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80019f0:	4b04      	ldr	r3, [pc, #16]	; (8001a04 <HAL_RCC_GetPCLK1Freq+0x14>)
 80019f2:	4a05      	ldr	r2, [pc, #20]	; (8001a08 <HAL_RCC_GetPCLK1Freq+0x18>)
 80019f4:	685b      	ldr	r3, [r3, #4]
 80019f6:	f3c3 2302 	ubfx	r3, r3, #8, #3
 80019fa:	5cd3      	ldrb	r3, [r2, r3]
 80019fc:	4a03      	ldr	r2, [pc, #12]	; (8001a0c <HAL_RCC_GetPCLK1Freq+0x1c>)
 80019fe:	6810      	ldr	r0, [r2, #0]
}    
 8001a00:	40d8      	lsrs	r0, r3
 8001a02:	4770      	bx	lr
 8001a04:	40021000 	.word	0x40021000
 8001a08:	0800414e 	.word	0x0800414e
 8001a0c:	20000010 	.word	0x20000010

08001a10 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001a10:	4b04      	ldr	r3, [pc, #16]	; (8001a24 <HAL_RCC_GetPCLK2Freq+0x14>)
 8001a12:	4a05      	ldr	r2, [pc, #20]	; (8001a28 <HAL_RCC_GetPCLK2Freq+0x18>)
 8001a14:	685b      	ldr	r3, [r3, #4]
 8001a16:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8001a1a:	5cd3      	ldrb	r3, [r2, r3]
 8001a1c:	4a03      	ldr	r2, [pc, #12]	; (8001a2c <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001a1e:	6810      	ldr	r0, [r2, #0]
} 
 8001a20:	40d8      	lsrs	r0, r3
 8001a22:	4770      	bx	lr
 8001a24:	40021000 	.word	0x40021000
 8001a28:	0800414e 	.word	0x0800414e
 8001a2c:	20000010 	.word	0x20000010

08001a30 <SPI_WaitFlagStateUntilTimeout>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout, uint32_t Tickstart)
{
 8001a30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001a34:	4604      	mov	r4, r0
 8001a36:	4688      	mov	r8, r1
 8001a38:	4617      	mov	r7, r2
 8001a3a:	461d      	mov	r5, r3
 8001a3c:	9e06      	ldr	r6, [sp, #24]
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 8001a3e:	6822      	ldr	r2, [r4, #0]
 8001a40:	6893      	ldr	r3, [r2, #8]
 8001a42:	ea38 0303 	bics.w	r3, r8, r3
 8001a46:	bf0c      	ite	eq
 8001a48:	2301      	moveq	r3, #1
 8001a4a:	2300      	movne	r3, #0
 8001a4c:	429f      	cmp	r7, r3
 8001a4e:	d102      	bne.n	8001a56 <SPI_WaitFlagStateUntilTimeout+0x26>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 8001a50:	2000      	movs	r0, #0
}
 8001a52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(Timeout != HAL_MAX_DELAY)
 8001a56:	1c6b      	adds	r3, r5, #1
 8001a58:	d0f2      	beq.n	8001a40 <SPI_WaitFlagStateUntilTimeout+0x10>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 8001a5a:	bb55      	cbnz	r5, 8001ab2 <SPI_WaitFlagStateUntilTimeout+0x82>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001a5c:	6823      	ldr	r3, [r4, #0]
 8001a5e:	685a      	ldr	r2, [r3, #4]
 8001a60:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8001a64:	605a      	str	r2, [r3, #4]
        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001a66:	6862      	ldr	r2, [r4, #4]
 8001a68:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 8001a6c:	d10a      	bne.n	8001a84 <SPI_WaitFlagStateUntilTimeout+0x54>
 8001a6e:	68a2      	ldr	r2, [r4, #8]
 8001a70:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8001a74:	d002      	beq.n	8001a7c <SPI_WaitFlagStateUntilTimeout+0x4c>
 8001a76:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8001a7a:	d103      	bne.n	8001a84 <SPI_WaitFlagStateUntilTimeout+0x54>
          __HAL_SPI_DISABLE(hspi);
 8001a7c:	681a      	ldr	r2, [r3, #0]
 8001a7e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001a82:	601a      	str	r2, [r3, #0]
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001a84:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001a86:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8001a8a:	d109      	bne.n	8001aa0 <SPI_WaitFlagStateUntilTimeout+0x70>
          SPI_RESET_CRC(hspi);
 8001a8c:	681a      	ldr	r2, [r3, #0]
 8001a8e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001a92:	0412      	lsls	r2, r2, #16
 8001a94:	0c12      	lsrs	r2, r2, #16
 8001a96:	601a      	str	r2, [r3, #0]
 8001a98:	681a      	ldr	r2, [r3, #0]
 8001a9a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001a9e:	601a      	str	r2, [r3, #0]
        hspi->State= HAL_SPI_STATE_READY;
 8001aa0:	2301      	movs	r3, #1
 8001aa2:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	2003      	movs	r0, #3
 8001aaa:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
 8001aae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 8001ab2:	f7ff fb6b 	bl	800118c <HAL_GetTick>
 8001ab6:	1b80      	subs	r0, r0, r6
 8001ab8:	4285      	cmp	r5, r0
 8001aba:	d8c0      	bhi.n	8001a3e <SPI_WaitFlagStateUntilTimeout+0xe>
 8001abc:	e7ce      	b.n	8001a5c <SPI_WaitFlagStateUntilTimeout+0x2c>

08001abe <SPI_CheckFlag_BSY>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8001abe:	b513      	push	{r0, r1, r4, lr}
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001ac0:	460b      	mov	r3, r1
 8001ac2:	9200      	str	r2, [sp, #0]
 8001ac4:	2180      	movs	r1, #128	; 0x80
 8001ac6:	2200      	movs	r2, #0
{
 8001ac8:	4604      	mov	r4, r0
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001aca:	f7ff ffb1 	bl	8001a30 <SPI_WaitFlagStateUntilTimeout>
 8001ace:	b120      	cbz	r0, 8001ada <SPI_CheckFlag_BSY+0x1c>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
 8001ad0:	2003      	movs	r0, #3
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001ad2:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001ad4:	f043 0320 	orr.w	r3, r3, #32
 8001ad8:	6563      	str	r3, [r4, #84]	; 0x54
  }
  return HAL_OK;
}
 8001ada:	b002      	add	sp, #8
 8001adc:	bd10      	pop	{r4, pc}

08001ade <HAL_SPI_Transmit>:
{
 8001ade:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8001ae2:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 8001ae4:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 8001ae8:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 8001aea:	2b01      	cmp	r3, #1
{
 8001aec:	460d      	mov	r5, r1
 8001aee:	4690      	mov	r8, r2
  __HAL_LOCK(hspi);
 8001af0:	f000 809c 	beq.w	8001c2c <HAL_SPI_Transmit+0x14e>
 8001af4:	2301      	movs	r3, #1
 8001af6:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 8001afa:	f7ff fb47 	bl	800118c <HAL_GetTick>
 8001afe:	4607      	mov	r7, r0
  if(hspi->State != HAL_SPI_STATE_READY)
 8001b00:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 8001b04:	b2c0      	uxtb	r0, r0
 8001b06:	2801      	cmp	r0, #1
 8001b08:	f040 808e 	bne.w	8001c28 <HAL_SPI_Transmit+0x14a>
  if((pData == NULL ) || (Size == 0U))
 8001b0c:	2d00      	cmp	r5, #0
 8001b0e:	d04e      	beq.n	8001bae <HAL_SPI_Transmit+0xd0>
 8001b10:	f1b8 0f00 	cmp.w	r8, #0
 8001b14:	d04b      	beq.n	8001bae <HAL_SPI_Transmit+0xd0>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001b16:	2303      	movs	r3, #3
 8001b18:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8001b20:	63a3      	str	r3, [r4, #56]	; 0x38
  hspi->TxXferCount = Size;
 8001b22:	f8a4 8036 	strh.w	r8, [r4, #54]	; 0x36
  hspi->RxXferSize  = 0U;
 8001b26:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8001b28:	87e3      	strh	r3, [r4, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8001b2a:	6463      	str	r3, [r4, #68]	; 0x44
  hspi->RxISR       = NULL;
 8001b2c:	6423      	str	r3, [r4, #64]	; 0x40
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001b2e:	68a3      	ldr	r3, [r4, #8]
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8001b30:	6325      	str	r5, [r4, #48]	; 0x30
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001b32:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001b36:	6823      	ldr	r3, [r4, #0]
  hspi->TxXferSize  = Size;
 8001b38:	f8a4 8034 	strh.w	r8, [r4, #52]	; 0x34
    SPI_1LINE_TX(hspi);
 8001b3c:	bf02      	ittt	eq
 8001b3e:	681a      	ldreq	r2, [r3, #0]
 8001b40:	f442 4280 	orreq.w	r2, r2, #16384	; 0x4000
 8001b44:	601a      	streq	r2, [r3, #0]
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001b46:	681a      	ldr	r2, [r3, #0]
 8001b48:	0652      	lsls	r2, r2, #25
    __HAL_SPI_ENABLE(hspi);
 8001b4a:	bf5e      	ittt	pl
 8001b4c:	681a      	ldrpl	r2, [r3, #0]
 8001b4e:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
 8001b52:	601a      	strpl	r2, [r3, #0]
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001b54:	68e2      	ldr	r2, [r4, #12]
 8001b56:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8001b5a:	6862      	ldr	r2, [r4, #4]
 8001b5c:	d138      	bne.n	8001bd0 <HAL_SPI_Transmit+0xf2>
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 8001b5e:	b11a      	cbz	r2, 8001b68 <HAL_SPI_Transmit+0x8a>
 8001b60:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 8001b62:	b292      	uxth	r2, r2
 8001b64:	2a01      	cmp	r2, #1
 8001b66:	d106      	bne.n	8001b76 <HAL_SPI_Transmit+0x98>
          hspi->Instance->DR = *((uint16_t *)pData);
 8001b68:	f835 2b02 	ldrh.w	r2, [r5], #2
 8001b6c:	60da      	str	r2, [r3, #12]
          hspi->TxXferCount--;
 8001b6e:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001b70:	3b01      	subs	r3, #1
 8001b72:	b29b      	uxth	r3, r3
 8001b74:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8001b76:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001b78:	b29b      	uxth	r3, r3
 8001b7a:	b993      	cbnz	r3, 8001ba2 <HAL_SPI_Transmit+0xc4>
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 8001b7c:	9700      	str	r7, [sp, #0]
 8001b7e:	4633      	mov	r3, r6
 8001b80:	2201      	movs	r2, #1
 8001b82:	2102      	movs	r1, #2
 8001b84:	4620      	mov	r0, r4
 8001b86:	f7ff ff53 	bl	8001a30 <SPI_WaitFlagStateUntilTimeout>
 8001b8a:	b978      	cbnz	r0, 8001bac <HAL_SPI_Transmit+0xce>
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 8001b8c:	463a      	mov	r2, r7
 8001b8e:	4631      	mov	r1, r6
 8001b90:	4620      	mov	r0, r4
 8001b92:	f7ff ff94 	bl	8001abe <SPI_CheckFlag_BSY>
 8001b96:	2800      	cmp	r0, #0
 8001b98:	d038      	beq.n	8001c0c <HAL_SPI_Transmit+0x12e>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001b9a:	2320      	movs	r3, #32
    errorcode = HAL_ERROR;
 8001b9c:	2001      	movs	r0, #1
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001b9e:	6563      	str	r3, [r4, #84]	; 0x54
    goto error;
 8001ba0:	e005      	b.n	8001bae <HAL_SPI_Transmit+0xd0>
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001ba2:	6823      	ldr	r3, [r4, #0]
 8001ba4:	689a      	ldr	r2, [r3, #8]
 8001ba6:	0790      	lsls	r0, r2, #30
 8001ba8:	d4de      	bmi.n	8001b68 <HAL_SPI_Transmit+0x8a>
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8001baa:	b94e      	cbnz	r6, 8001bc0 <HAL_SPI_Transmit+0xe2>
          errorcode = HAL_TIMEOUT;
 8001bac:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8001bae:	2301      	movs	r3, #1
 8001bb0:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8001bba:	b004      	add	sp, #16
 8001bbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8001bc0:	1c71      	adds	r1, r6, #1
 8001bc2:	d0d8      	beq.n	8001b76 <HAL_SPI_Transmit+0x98>
 8001bc4:	f7ff fae2 	bl	800118c <HAL_GetTick>
 8001bc8:	1bc0      	subs	r0, r0, r7
 8001bca:	4286      	cmp	r6, r0
 8001bcc:	d8d3      	bhi.n	8001b76 <HAL_SPI_Transmit+0x98>
 8001bce:	e7ed      	b.n	8001bac <HAL_SPI_Transmit+0xce>
    if((hspi->Init.Mode == SPI_MODE_SLAVE)|| (hspi->TxXferCount == 0x01))
 8001bd0:	b11a      	cbz	r2, 8001bda <HAL_SPI_Transmit+0xfc>
 8001bd2:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 8001bd4:	b292      	uxth	r2, r2
 8001bd6:	2a01      	cmp	r2, #1
 8001bd8:	d106      	bne.n	8001be8 <HAL_SPI_Transmit+0x10a>
        *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 8001bda:	f815 2b01 	ldrb.w	r2, [r5], #1
 8001bde:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 8001be0:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001be2:	3b01      	subs	r3, #1
 8001be4:	b29b      	uxth	r3, r3
 8001be6:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8001be8:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001bea:	b29b      	uxth	r3, r3
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d0c5      	beq.n	8001b7c <HAL_SPI_Transmit+0x9e>
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001bf0:	6823      	ldr	r3, [r4, #0]
 8001bf2:	689a      	ldr	r2, [r3, #8]
 8001bf4:	0792      	lsls	r2, r2, #30
 8001bf6:	d4f0      	bmi.n	8001bda <HAL_SPI_Transmit+0xfc>
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8001bf8:	2e00      	cmp	r6, #0
 8001bfa:	d0d7      	beq.n	8001bac <HAL_SPI_Transmit+0xce>
 8001bfc:	1c73      	adds	r3, r6, #1
 8001bfe:	d0f3      	beq.n	8001be8 <HAL_SPI_Transmit+0x10a>
 8001c00:	f7ff fac4 	bl	800118c <HAL_GetTick>
 8001c04:	1bc0      	subs	r0, r0, r7
 8001c06:	4286      	cmp	r6, r0
 8001c08:	d8ee      	bhi.n	8001be8 <HAL_SPI_Transmit+0x10a>
 8001c0a:	e7cf      	b.n	8001bac <HAL_SPI_Transmit+0xce>
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001c0c:	68a3      	ldr	r3, [r4, #8]
 8001c0e:	b933      	cbnz	r3, 8001c1e <HAL_SPI_Transmit+0x140>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001c10:	9303      	str	r3, [sp, #12]
 8001c12:	6823      	ldr	r3, [r4, #0]
 8001c14:	68da      	ldr	r2, [r3, #12]
 8001c16:	9203      	str	r2, [sp, #12]
 8001c18:	689b      	ldr	r3, [r3, #8]
 8001c1a:	9303      	str	r3, [sp, #12]
 8001c1c:	9b03      	ldr	r3, [sp, #12]
  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001c1e:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 8001c20:	3000      	adds	r0, #0
 8001c22:	bf18      	it	ne
 8001c24:	2001      	movne	r0, #1
 8001c26:	e7c2      	b.n	8001bae <HAL_SPI_Transmit+0xd0>
 8001c28:	2002      	movs	r0, #2
 8001c2a:	e7c0      	b.n	8001bae <HAL_SPI_Transmit+0xd0>
  __HAL_LOCK(hspi);
 8001c2c:	2002      	movs	r0, #2
 8001c2e:	e7c4      	b.n	8001bba <HAL_SPI_Transmit+0xdc>

08001c30 <HAL_SPI_TransmitReceive>:
{
 8001c30:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001c34:	4699      	mov	r9, r3
  __HAL_LOCK(hspi);
 8001c36:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 8001c3a:	b085      	sub	sp, #20
  __HAL_LOCK(hspi);
 8001c3c:	2b01      	cmp	r3, #1
{
 8001c3e:	4604      	mov	r4, r0
 8001c40:	460d      	mov	r5, r1
 8001c42:	4616      	mov	r6, r2
 8001c44:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  __HAL_LOCK(hspi);
 8001c46:	f000 80ee 	beq.w	8001e26 <HAL_SPI_TransmitReceive+0x1f6>
 8001c4a:	2301      	movs	r3, #1
 8001c4c:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 8001c50:	f7ff fa9c 	bl	800118c <HAL_GetTick>
  tmp  = hspi->State;
 8001c54:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  tickstart = HAL_GetTick();
 8001c58:	4680      	mov	r8, r0
  tmp  = hspi->State;
 8001c5a:	b2db      	uxtb	r3, r3
  if(!((tmp == HAL_SPI_STATE_READY) || \
 8001c5c:	2b01      	cmp	r3, #1
  tmp1 = hspi->Init.Mode;
 8001c5e:	6861      	ldr	r1, [r4, #4]
  if(!((tmp == HAL_SPI_STATE_READY) || \
 8001c60:	d00a      	beq.n	8001c78 <HAL_SPI_TransmitReceive+0x48>
 8001c62:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
 8001c66:	f040 80dc 	bne.w	8001e22 <HAL_SPI_TransmitReceive+0x1f2>
    ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
 8001c6a:	68a2      	ldr	r2, [r4, #8]
 8001c6c:	2a00      	cmp	r2, #0
 8001c6e:	f040 80d8 	bne.w	8001e22 <HAL_SPI_TransmitReceive+0x1f2>
 8001c72:	2b04      	cmp	r3, #4
 8001c74:	f040 80d5 	bne.w	8001e22 <HAL_SPI_TransmitReceive+0x1f2>
  if((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8001c78:	2d00      	cmp	r5, #0
 8001c7a:	d04e      	beq.n	8001d1a <HAL_SPI_TransmitReceive+0xea>
 8001c7c:	2e00      	cmp	r6, #0
 8001c7e:	d04c      	beq.n	8001d1a <HAL_SPI_TransmitReceive+0xea>
 8001c80:	f1b9 0f00 	cmp.w	r9, #0
 8001c84:	d049      	beq.n	8001d1a <HAL_SPI_TransmitReceive+0xea>
  if(hspi->State == HAL_SPI_STATE_READY)
 8001c86:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8001c8a:	63a6      	str	r6, [r4, #56]	; 0x38
  if(hspi->State == HAL_SPI_STATE_READY)
 8001c8c:	2b01      	cmp	r3, #1
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8001c8e:	bf04      	itt	eq
 8001c90:	2305      	moveq	r3, #5
 8001c92:	f884 3051 	strbeq.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001c96:	2300      	movs	r3, #0
 8001c98:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->RxISR       = NULL;
 8001c9a:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 8001c9c:	6463      	str	r3, [r4, #68]	; 0x44
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 8001c9e:	6823      	ldr	r3, [r4, #0]
  hspi->RxXferCount = Size;
 8001ca0:	f8a4 903e 	strh.w	r9, [r4, #62]	; 0x3e
  hspi->TxXferCount = Size;
 8001ca4:	f8a4 9036 	strh.w	r9, [r4, #54]	; 0x36
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 8001ca8:	681a      	ldr	r2, [r3, #0]
  hspi->RxXferSize  = Size;
 8001caa:	f8a4 903c 	strh.w	r9, [r4, #60]	; 0x3c
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 8001cae:	0650      	lsls	r0, r2, #25
    __HAL_SPI_ENABLE(hspi);
 8001cb0:	bf58      	it	pl
 8001cb2:	681a      	ldrpl	r2, [r3, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8001cb4:	6325      	str	r5, [r4, #48]	; 0x30
    __HAL_SPI_ENABLE(hspi);
 8001cb6:	bf58      	it	pl
 8001cb8:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
  hspi->TxXferSize  = Size;
 8001cbc:	f8a4 9034 	strh.w	r9, [r4, #52]	; 0x34
    __HAL_SPI_ENABLE(hspi);
 8001cc0:	bf58      	it	pl
 8001cc2:	601a      	strpl	r2, [r3, #0]
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001cc4:	68e2      	ldr	r2, [r4, #12]
 8001cc6:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8001cca:	d15d      	bne.n	8001d88 <HAL_SPI_TransmitReceive+0x158>
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8001ccc:	b119      	cbz	r1, 8001cd6 <HAL_SPI_TransmitReceive+0xa6>
 8001cce:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 8001cd0:	b292      	uxth	r2, r2
 8001cd2:	2a01      	cmp	r2, #1
 8001cd4:	d106      	bne.n	8001ce4 <HAL_SPI_TransmitReceive+0xb4>
      hspi->Instance->DR = *((uint16_t *)pTxData);
 8001cd6:	f835 2b02 	ldrh.w	r2, [r5], #2
 8001cda:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 8001cdc:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001cde:	3b01      	subs	r3, #1
 8001ce0:	b29b      	uxth	r3, r3
 8001ce2:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 8001ce4:	f04f 0901 	mov.w	r9, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001ce8:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001cea:	b29b      	uxth	r3, r3
 8001cec:	b9bb      	cbnz	r3, 8001d1e <HAL_SPI_TransmitReceive+0xee>
 8001cee:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001cf0:	b29b      	uxth	r3, r3
 8001cf2:	b9a3      	cbnz	r3, 8001d1e <HAL_SPI_TransmitReceive+0xee>
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 8001cf4:	f8cd 8000 	str.w	r8, [sp]
 8001cf8:	463b      	mov	r3, r7
 8001cfa:	2201      	movs	r2, #1
 8001cfc:	2102      	movs	r1, #2
 8001cfe:	4620      	mov	r0, r4
 8001d00:	f7ff fe96 	bl	8001a30 <SPI_WaitFlagStateUntilTimeout>
 8001d04:	2800      	cmp	r0, #0
 8001d06:	d135      	bne.n	8001d74 <HAL_SPI_TransmitReceive+0x144>
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 8001d08:	4642      	mov	r2, r8
 8001d0a:	4639      	mov	r1, r7
 8001d0c:	4620      	mov	r0, r4
 8001d0e:	f7ff fed6 	bl	8001abe <SPI_CheckFlag_BSY>
 8001d12:	2800      	cmp	r0, #0
 8001d14:	d07a      	beq.n	8001e0c <HAL_SPI_TransmitReceive+0x1dc>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001d16:	2320      	movs	r3, #32
 8001d18:	6563      	str	r3, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;
 8001d1a:	2001      	movs	r0, #1
 8001d1c:	e02b      	b.n	8001d76 <HAL_SPI_TransmitReceive+0x146>
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8001d1e:	f1b9 0f00 	cmp.w	r9, #0
 8001d22:	d00f      	beq.n	8001d44 <HAL_SPI_TransmitReceive+0x114>
 8001d24:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001d26:	b29b      	uxth	r3, r3
 8001d28:	b163      	cbz	r3, 8001d44 <HAL_SPI_TransmitReceive+0x114>
 8001d2a:	6823      	ldr	r3, [r4, #0]
 8001d2c:	689a      	ldr	r2, [r3, #8]
 8001d2e:	0791      	lsls	r1, r2, #30
 8001d30:	d508      	bpl.n	8001d44 <HAL_SPI_TransmitReceive+0x114>
        txallowed = 0U;
 8001d32:	f04f 0900 	mov.w	r9, #0
        hspi->Instance->DR = *((uint16_t *)pTxData);
 8001d36:	f835 2b02 	ldrh.w	r2, [r5], #2
 8001d3a:	60da      	str	r2, [r3, #12]
        hspi->TxXferCount--;
 8001d3c:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001d3e:	3b01      	subs	r3, #1
 8001d40:	b29b      	uxth	r3, r3
 8001d42:	86e3      	strh	r3, [r4, #54]	; 0x36
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 8001d44:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001d46:	b29b      	uxth	r3, r3
 8001d48:	b163      	cbz	r3, 8001d64 <HAL_SPI_TransmitReceive+0x134>
 8001d4a:	6823      	ldr	r3, [r4, #0]
 8001d4c:	689a      	ldr	r2, [r3, #8]
 8001d4e:	07d2      	lsls	r2, r2, #31
 8001d50:	d508      	bpl.n	8001d64 <HAL_SPI_TransmitReceive+0x134>
        txallowed = 1U;
 8001d52:	f04f 0901 	mov.w	r9, #1
        *((uint16_t *)pRxData) = hspi->Instance->DR;
 8001d56:	68db      	ldr	r3, [r3, #12]
 8001d58:	f826 3b02 	strh.w	r3, [r6], #2
        hspi->RxXferCount--;
 8001d5c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001d5e:	3b01      	subs	r3, #1
 8001d60:	b29b      	uxth	r3, r3
 8001d62:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 8001d64:	1c78      	adds	r0, r7, #1
 8001d66:	d0bf      	beq.n	8001ce8 <HAL_SPI_TransmitReceive+0xb8>
 8001d68:	f7ff fa10 	bl	800118c <HAL_GetTick>
 8001d6c:	eba0 0008 	sub.w	r0, r0, r8
 8001d70:	4287      	cmp	r7, r0
 8001d72:	d8b9      	bhi.n	8001ce8 <HAL_SPI_TransmitReceive+0xb8>
        errorcode = HAL_TIMEOUT;
 8001d74:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8001d76:	2301      	movs	r3, #1
 8001d78:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8001d82:	b005      	add	sp, #20
 8001d84:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8001d88:	b119      	cbz	r1, 8001d92 <HAL_SPI_TransmitReceive+0x162>
 8001d8a:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 8001d8c:	b292      	uxth	r2, r2
 8001d8e:	2a01      	cmp	r2, #1
 8001d90:	d106      	bne.n	8001da0 <HAL_SPI_TransmitReceive+0x170>
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pTxData);
 8001d92:	f815 2b01 	ldrb.w	r2, [r5], #1
 8001d96:	731a      	strb	r2, [r3, #12]
      hspi->TxXferCount--;
 8001d98:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001d9a:	3b01      	subs	r3, #1
 8001d9c:	b29b      	uxth	r3, r3
 8001d9e:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 8001da0:	f04f 0901 	mov.w	r9, #1
    while((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001da4:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001da6:	b29b      	uxth	r3, r3
 8001da8:	b91b      	cbnz	r3, 8001db2 <HAL_SPI_TransmitReceive+0x182>
 8001daa:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001dac:	b29b      	uxth	r3, r3
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d0a0      	beq.n	8001cf4 <HAL_SPI_TransmitReceive+0xc4>
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8001db2:	f1b9 0f00 	cmp.w	r9, #0
 8001db6:	d00f      	beq.n	8001dd8 <HAL_SPI_TransmitReceive+0x1a8>
 8001db8:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001dba:	b29b      	uxth	r3, r3
 8001dbc:	b163      	cbz	r3, 8001dd8 <HAL_SPI_TransmitReceive+0x1a8>
 8001dbe:	6823      	ldr	r3, [r4, #0]
 8001dc0:	689a      	ldr	r2, [r3, #8]
 8001dc2:	0791      	lsls	r1, r2, #30
 8001dc4:	d508      	bpl.n	8001dd8 <HAL_SPI_TransmitReceive+0x1a8>
        txallowed = 0U;
 8001dc6:	f04f 0900 	mov.w	r9, #0
        *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 8001dca:	782a      	ldrb	r2, [r5, #0]
 8001dcc:	3501      	adds	r5, #1
 8001dce:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 8001dd0:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001dd2:	3b01      	subs	r3, #1
 8001dd4:	b29b      	uxth	r3, r3
 8001dd6:	86e3      	strh	r3, [r4, #54]	; 0x36
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 8001dd8:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001dda:	b29b      	uxth	r3, r3
 8001ddc:	b16b      	cbz	r3, 8001dfa <HAL_SPI_TransmitReceive+0x1ca>
 8001dde:	6823      	ldr	r3, [r4, #0]
 8001de0:	689a      	ldr	r2, [r3, #8]
 8001de2:	07d2      	lsls	r2, r2, #31
 8001de4:	d509      	bpl.n	8001dfa <HAL_SPI_TransmitReceive+0x1ca>
        txallowed = 1U;
 8001de6:	f04f 0901 	mov.w	r9, #1
        (*(uint8_t *)pRxData++) = hspi->Instance->DR;
 8001dea:	68db      	ldr	r3, [r3, #12]
 8001dec:	3601      	adds	r6, #1
 8001dee:	f806 3c01 	strb.w	r3, [r6, #-1]
        hspi->RxXferCount--;
 8001df2:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001df4:	3b01      	subs	r3, #1
 8001df6:	b29b      	uxth	r3, r3
 8001df8:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 8001dfa:	1c7b      	adds	r3, r7, #1
 8001dfc:	d0d2      	beq.n	8001da4 <HAL_SPI_TransmitReceive+0x174>
 8001dfe:	f7ff f9c5 	bl	800118c <HAL_GetTick>
 8001e02:	eba0 0008 	sub.w	r0, r0, r8
 8001e06:	4287      	cmp	r7, r0
 8001e08:	d8cc      	bhi.n	8001da4 <HAL_SPI_TransmitReceive+0x174>
 8001e0a:	e7b3      	b.n	8001d74 <HAL_SPI_TransmitReceive+0x144>
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001e0c:	68a3      	ldr	r3, [r4, #8]
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d1b1      	bne.n	8001d76 <HAL_SPI_TransmitReceive+0x146>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001e12:	6823      	ldr	r3, [r4, #0]
 8001e14:	9003      	str	r0, [sp, #12]
 8001e16:	68da      	ldr	r2, [r3, #12]
 8001e18:	9203      	str	r2, [sp, #12]
 8001e1a:	689b      	ldr	r3, [r3, #8]
 8001e1c:	9303      	str	r3, [sp, #12]
 8001e1e:	9b03      	ldr	r3, [sp, #12]
 8001e20:	e7a9      	b.n	8001d76 <HAL_SPI_TransmitReceive+0x146>
    errorcode = HAL_BUSY;
 8001e22:	2002      	movs	r0, #2
 8001e24:	e7a7      	b.n	8001d76 <HAL_SPI_TransmitReceive+0x146>
  __HAL_LOCK(hspi);
 8001e26:	2002      	movs	r0, #2
 8001e28:	e7ab      	b.n	8001d82 <HAL_SPI_TransmitReceive+0x152>

08001e2a <HAL_SPI_Receive>:
{
 8001e2a:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8001e2e:	461e      	mov	r6, r3
  if((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8001e30:	6843      	ldr	r3, [r0, #4]
{
 8001e32:	4604      	mov	r4, r0
  if((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8001e34:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
{
 8001e38:	460d      	mov	r5, r1
 8001e3a:	4690      	mov	r8, r2
  if((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8001e3c:	d10c      	bne.n	8001e58 <HAL_SPI_Receive+0x2e>
 8001e3e:	6883      	ldr	r3, [r0, #8]
 8001e40:	b953      	cbnz	r3, 8001e58 <HAL_SPI_Receive+0x2e>
     hspi->State = HAL_SPI_STATE_BUSY_RX;
 8001e42:	2304      	movs	r3, #4
 8001e44:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
    return HAL_SPI_TransmitReceive(hspi,pData,pData,Size,Timeout);
 8001e48:	4613      	mov	r3, r2
 8001e4a:	9600      	str	r6, [sp, #0]
 8001e4c:	460a      	mov	r2, r1
 8001e4e:	f7ff feef 	bl	8001c30 <HAL_SPI_TransmitReceive>
}
 8001e52:	b002      	add	sp, #8
 8001e54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_LOCK(hspi);
 8001e58:	f894 3050 	ldrb.w	r3, [r4, #80]	; 0x50
 8001e5c:	2b01      	cmp	r3, #1
 8001e5e:	f000 8081 	beq.w	8001f64 <HAL_SPI_Receive+0x13a>
 8001e62:	2301      	movs	r3, #1
 8001e64:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  tickstart = HAL_GetTick();
 8001e68:	f7ff f990 	bl	800118c <HAL_GetTick>
 8001e6c:	4607      	mov	r7, r0
  if(hspi->State != HAL_SPI_STATE_READY)
 8001e6e:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 8001e72:	b2c0      	uxtb	r0, r0
 8001e74:	2801      	cmp	r0, #1
 8001e76:	d173      	bne.n	8001f60 <HAL_SPI_Receive+0x136>
  if((pData == NULL ) || (Size == 0U))
 8001e78:	2d00      	cmp	r5, #0
 8001e7a:	d058      	beq.n	8001f2e <HAL_SPI_Receive+0x104>
 8001e7c:	f1b8 0f00 	cmp.w	r8, #0
 8001e80:	d055      	beq.n	8001f2e <HAL_SPI_Receive+0x104>
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8001e82:	2304      	movs	r3, #4
 8001e84:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8001e8c:	6323      	str	r3, [r4, #48]	; 0x30
  hspi->RxXferCount = Size;
 8001e8e:	f8a4 803e 	strh.w	r8, [r4, #62]	; 0x3e
  hspi->TxXferSize  = 0U;
 8001e92:	86a3      	strh	r3, [r4, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8001e94:	86e3      	strh	r3, [r4, #54]	; 0x36
  hspi->RxISR       = NULL;
 8001e96:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 8001e98:	6463      	str	r3, [r4, #68]	; 0x44
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001e9a:	68a3      	ldr	r3, [r4, #8]
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8001e9c:	63a5      	str	r5, [r4, #56]	; 0x38
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001e9e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001ea2:	6823      	ldr	r3, [r4, #0]
  hspi->RxXferSize  = Size;
 8001ea4:	f8a4 803c 	strh.w	r8, [r4, #60]	; 0x3c
    SPI_1LINE_RX(hspi);
 8001ea8:	bf02      	ittt	eq
 8001eaa:	681a      	ldreq	r2, [r3, #0]
 8001eac:	f422 4280 	biceq.w	r2, r2, #16384	; 0x4000
 8001eb0:	601a      	streq	r2, [r3, #0]
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001eb2:	681a      	ldr	r2, [r3, #0]
 8001eb4:	0652      	lsls	r2, r2, #25
    __HAL_SPI_ENABLE(hspi);
 8001eb6:	bf5e      	ittt	pl
 8001eb8:	681a      	ldrpl	r2, [r3, #0]
 8001eba:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
 8001ebe:	601a      	strpl	r2, [r3, #0]
  if(hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8001ec0:	68e3      	ldr	r3, [r4, #12]
 8001ec2:	b1cb      	cbz	r3, 8001ef8 <HAL_SPI_Receive+0xce>
    while(hspi->RxXferCount > 0U)
 8001ec4:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001ec6:	b29b      	uxth	r3, r3
 8001ec8:	b1d3      	cbz	r3, 8001f00 <HAL_SPI_Receive+0xd6>
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8001eca:	6823      	ldr	r3, [r4, #0]
 8001ecc:	689a      	ldr	r2, [r3, #8]
 8001ece:	07d2      	lsls	r2, r2, #31
 8001ed0:	d53c      	bpl.n	8001f4c <HAL_SPI_Receive+0x122>
        *((uint16_t*)pData) = hspi->Instance->DR;
 8001ed2:	68db      	ldr	r3, [r3, #12]
 8001ed4:	f825 3b02 	strh.w	r3, [r5], #2
        hspi->RxXferCount--;
 8001ed8:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001eda:	3b01      	subs	r3, #1
 8001edc:	b29b      	uxth	r3, r3
 8001ede:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8001ee0:	e7f0      	b.n	8001ec4 <HAL_SPI_Receive+0x9a>
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8001ee2:	6823      	ldr	r3, [r4, #0]
 8001ee4:	689a      	ldr	r2, [r3, #8]
 8001ee6:	07d0      	lsls	r0, r2, #31
 8001ee8:	d51f      	bpl.n	8001f2a <HAL_SPI_Receive+0x100>
        (* (uint8_t *)pData)= *(__IO uint8_t *)&hspi->Instance->DR;
 8001eea:	7b1b      	ldrb	r3, [r3, #12]
 8001eec:	f805 3b01 	strb.w	r3, [r5], #1
        hspi->RxXferCount--;
 8001ef0:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001ef2:	3b01      	subs	r3, #1
 8001ef4:	b29b      	uxth	r3, r3
 8001ef6:	87e3      	strh	r3, [r4, #62]	; 0x3e
    while(hspi->RxXferCount > 0U)
 8001ef8:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001efa:	b29b      	uxth	r3, r3
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d1f0      	bne.n	8001ee2 <HAL_SPI_Receive+0xb8>
  if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001f00:	6863      	ldr	r3, [r4, #4]
 8001f02:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001f06:	d10b      	bne.n	8001f20 <HAL_SPI_Receive+0xf6>
 8001f08:	68a3      	ldr	r3, [r4, #8]
 8001f0a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001f0e:	d002      	beq.n	8001f16 <HAL_SPI_Receive+0xec>
 8001f10:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001f14:	d104      	bne.n	8001f20 <HAL_SPI_Receive+0xf6>
    __HAL_SPI_DISABLE(hspi);
 8001f16:	6822      	ldr	r2, [r4, #0]
 8001f18:	6813      	ldr	r3, [r2, #0]
 8001f1a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001f1e:	6013      	str	r3, [r2, #0]
  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001f20:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 8001f22:	3000      	adds	r0, #0
 8001f24:	bf18      	it	ne
 8001f26:	2001      	movne	r0, #1
 8001f28:	e001      	b.n	8001f2e <HAL_SPI_Receive+0x104>
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8001f2a:	b93e      	cbnz	r6, 8001f3c <HAL_SPI_Receive+0x112>
          errorcode = HAL_TIMEOUT;
 8001f2c:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8001f2e:	2301      	movs	r3, #1
 8001f30:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8001f34:	2300      	movs	r3, #0
 8001f36:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  return errorcode;
 8001f3a:	e78a      	b.n	8001e52 <HAL_SPI_Receive+0x28>
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8001f3c:	1c71      	adds	r1, r6, #1
 8001f3e:	d0db      	beq.n	8001ef8 <HAL_SPI_Receive+0xce>
 8001f40:	f7ff f924 	bl	800118c <HAL_GetTick>
 8001f44:	1bc0      	subs	r0, r0, r7
 8001f46:	4286      	cmp	r6, r0
 8001f48:	d8d6      	bhi.n	8001ef8 <HAL_SPI_Receive+0xce>
 8001f4a:	e7ef      	b.n	8001f2c <HAL_SPI_Receive+0x102>
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8001f4c:	2e00      	cmp	r6, #0
 8001f4e:	d0ed      	beq.n	8001f2c <HAL_SPI_Receive+0x102>
 8001f50:	1c73      	adds	r3, r6, #1
 8001f52:	d0b7      	beq.n	8001ec4 <HAL_SPI_Receive+0x9a>
 8001f54:	f7ff f91a 	bl	800118c <HAL_GetTick>
 8001f58:	1bc0      	subs	r0, r0, r7
 8001f5a:	4286      	cmp	r6, r0
 8001f5c:	d8b2      	bhi.n	8001ec4 <HAL_SPI_Receive+0x9a>
 8001f5e:	e7e5      	b.n	8001f2c <HAL_SPI_Receive+0x102>
    errorcode = HAL_BUSY;
 8001f60:	2002      	movs	r0, #2
 8001f62:	e7e4      	b.n	8001f2e <HAL_SPI_Receive+0x104>
  __HAL_LOCK(hspi);
 8001f64:	2002      	movs	r0, #2
 8001f66:	e774      	b.n	8001e52 <HAL_SPI_Receive+0x28>

08001f68 <HAL_SPI_GetState>:
  return hspi->State;
 8001f68:	f890 0051 	ldrb.w	r0, [r0, #81]	; 0x51
}
 8001f6c:	4770      	bx	lr

08001f6e <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *                the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001f6e:	b510      	push	{r4, lr}
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 8001f70:	4604      	mov	r4, r0
 8001f72:	2800      	cmp	r0, #0
 8001f74:	d034      	beq.n	8001fe0 <HAL_SPI_Init+0x72>
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001f76:	2300      	movs	r3, #0
 8001f78:	6283      	str	r3, [r0, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 8001f7a:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 8001f7e:	b90b      	cbnz	r3, 8001f84 <HAL_SPI_Init+0x16>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001f80:	f001 f93c 	bl	80031fc <HAL_SPI_MspInit>
  }
  
  hspi->State = HAL_SPI_STATE_BUSY;
 8001f84:	2302      	movs	r3, #2

  /* Disble the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001f86:	6821      	ldr	r1, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 8001f88:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 8001f8c:	680b      	ldr	r3, [r1, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001f8e:	68a0      	ldr	r0, [r4, #8]
  __HAL_SPI_DISABLE(hspi);
 8001f90:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001f94:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001f96:	6863      	ldr	r3, [r4, #4]
 8001f98:	69a2      	ldr	r2, [r4, #24]
 8001f9a:	4303      	orrs	r3, r0
 8001f9c:	68e0      	ldr	r0, [r4, #12]
 8001f9e:	4303      	orrs	r3, r0
 8001fa0:	6920      	ldr	r0, [r4, #16]
 8001fa2:	4303      	orrs	r3, r0
 8001fa4:	6960      	ldr	r0, [r4, #20]
 8001fa6:	4303      	orrs	r3, r0
 8001fa8:	69e0      	ldr	r0, [r4, #28]
 8001faa:	4303      	orrs	r3, r0
 8001fac:	6a20      	ldr	r0, [r4, #32]
 8001fae:	4303      	orrs	r3, r0
 8001fb0:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8001fb2:	4303      	orrs	r3, r0
 8001fb4:	f402 7000 	and.w	r0, r2, #512	; 0x200
 8001fb8:	4303      	orrs	r3, r0
 8001fba:	600b      	str	r3, [r1, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8001fbc:	0c12      	lsrs	r2, r2, #16
 8001fbe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001fc0:	f002 0204 	and.w	r2, r2, #4
 8001fc4:	431a      	orrs	r2, r3

  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 8001fc6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8001fc8:	604a      	str	r2, [r1, #4]
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 8001fca:	610b      	str	r3, [r1, #16]

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001fcc:	69cb      	ldr	r3, [r1, #28]
#else
  uCRCErrorWorkaroundCheck = 0U;
#endif /* STM32F101xE || STM32F103xE */
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001fce:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001fd0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001fd4:	61cb      	str	r3, [r1, #28]
  hspi->State = HAL_SPI_STATE_READY;
 8001fd6:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001fd8:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8001fda:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  
  return HAL_OK;
 8001fde:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001fe0:	2001      	movs	r0, #1
}
 8001fe2:	bd10      	pop	{r4, pc}

08001fe4 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001fe4:	6803      	ldr	r3, [r0, #0]
 8001fe6:	68da      	ldr	r2, [r3, #12]
 8001fe8:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8001fec:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001fee:	695a      	ldr	r2, [r3, #20]
 8001ff0:	f022 0201 	bic.w	r2, r2, #1
 8001ff4:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001ff6:	2320      	movs	r3, #32
 8001ff8:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 8001ffc:	4770      	bx	lr
	...

08002000 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002000:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002004:	6805      	ldr	r5, [r0, #0]
 8002006:	68c2      	ldr	r2, [r0, #12]
 8002008:	692b      	ldr	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800200a:	6901      	ldr	r1, [r0, #16]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800200c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002010:	4313      	orrs	r3, r2
 8002012:	612b      	str	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002014:	6883      	ldr	r3, [r0, #8]
  MODIFY_REG(huart->Instance->CR1, 
 8002016:	68ea      	ldr	r2, [r5, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002018:	430b      	orrs	r3, r1
 800201a:	6941      	ldr	r1, [r0, #20]
  MODIFY_REG(huart->Instance->CR1, 
 800201c:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
 8002020:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002024:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, 
 8002026:	4313      	orrs	r3, r2
 8002028:	60eb      	str	r3, [r5, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800202a:	696b      	ldr	r3, [r5, #20]
 800202c:	6982      	ldr	r2, [r0, #24]
 800202e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002032:	4313      	orrs	r3, r2
 8002034:	616b      	str	r3, [r5, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8002036:	4b40      	ldr	r3, [pc, #256]	; (8002138 <UART_SetConfig+0x138>)
{
 8002038:	4681      	mov	r9, r0
  if(huart->Instance == USART1)
 800203a:	429d      	cmp	r5, r3
 800203c:	f04f 0419 	mov.w	r4, #25
 8002040:	d146      	bne.n	80020d0 <UART_SetConfig+0xd0>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8002042:	f7ff fce5 	bl	8001a10 <HAL_RCC_GetPCLK2Freq>
 8002046:	fb04 f300 	mul.w	r3, r4, r0
 800204a:	f8d9 6004 	ldr.w	r6, [r9, #4]
 800204e:	f04f 0864 	mov.w	r8, #100	; 0x64
 8002052:	00b6      	lsls	r6, r6, #2
 8002054:	fbb3 f3f6 	udiv	r3, r3, r6
 8002058:	fbb3 f3f8 	udiv	r3, r3, r8
 800205c:	011e      	lsls	r6, r3, #4
 800205e:	f7ff fcd7 	bl	8001a10 <HAL_RCC_GetPCLK2Freq>
 8002062:	4360      	muls	r0, r4
 8002064:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8002068:	009b      	lsls	r3, r3, #2
 800206a:	fbb0 f7f3 	udiv	r7, r0, r3
 800206e:	f7ff fccf 	bl	8001a10 <HAL_RCC_GetPCLK2Freq>
 8002072:	4360      	muls	r0, r4
 8002074:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8002078:	009b      	lsls	r3, r3, #2
 800207a:	fbb0 f3f3 	udiv	r3, r0, r3
 800207e:	fbb3 f3f8 	udiv	r3, r3, r8
 8002082:	fb08 7313 	mls	r3, r8, r3, r7
 8002086:	011b      	lsls	r3, r3, #4
 8002088:	3332      	adds	r3, #50	; 0x32
 800208a:	fbb3 f3f8 	udiv	r3, r3, r8
 800208e:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 8002092:	f7ff fcbd 	bl	8001a10 <HAL_RCC_GetPCLK2Freq>
 8002096:	4360      	muls	r0, r4
 8002098:	f8d9 2004 	ldr.w	r2, [r9, #4]
 800209c:	0092      	lsls	r2, r2, #2
 800209e:	fbb0 faf2 	udiv	sl, r0, r2
 80020a2:	f7ff fcb5 	bl	8001a10 <HAL_RCC_GetPCLK2Freq>
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80020a6:	4360      	muls	r0, r4
 80020a8:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80020ac:	009b      	lsls	r3, r3, #2
 80020ae:	fbb0 f3f3 	udiv	r3, r0, r3
 80020b2:	fbb3 f3f8 	udiv	r3, r3, r8
 80020b6:	fb08 a313 	mls	r3, r8, r3, sl
 80020ba:	011b      	lsls	r3, r3, #4
 80020bc:	3332      	adds	r3, #50	; 0x32
 80020be:	fbb3 f3f8 	udiv	r3, r3, r8
 80020c2:	f003 030f 	and.w	r3, r3, #15
 80020c6:	433b      	orrs	r3, r7
 80020c8:	4433      	add	r3, r6
 80020ca:	60ab      	str	r3, [r5, #8]
 80020cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80020d0:	f7ff fc8e 	bl	80019f0 <HAL_RCC_GetPCLK1Freq>
 80020d4:	fb04 f300 	mul.w	r3, r4, r0
 80020d8:	f8d9 6004 	ldr.w	r6, [r9, #4]
 80020dc:	f04f 0864 	mov.w	r8, #100	; 0x64
 80020e0:	00b6      	lsls	r6, r6, #2
 80020e2:	fbb3 f3f6 	udiv	r3, r3, r6
 80020e6:	fbb3 f3f8 	udiv	r3, r3, r8
 80020ea:	011e      	lsls	r6, r3, #4
 80020ec:	f7ff fc80 	bl	80019f0 <HAL_RCC_GetPCLK1Freq>
 80020f0:	4360      	muls	r0, r4
 80020f2:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80020f6:	009b      	lsls	r3, r3, #2
 80020f8:	fbb0 f7f3 	udiv	r7, r0, r3
 80020fc:	f7ff fc78 	bl	80019f0 <HAL_RCC_GetPCLK1Freq>
 8002100:	4360      	muls	r0, r4
 8002102:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8002106:	009b      	lsls	r3, r3, #2
 8002108:	fbb0 f3f3 	udiv	r3, r0, r3
 800210c:	fbb3 f3f8 	udiv	r3, r3, r8
 8002110:	fb08 7313 	mls	r3, r8, r3, r7
 8002114:	011b      	lsls	r3, r3, #4
 8002116:	3332      	adds	r3, #50	; 0x32
 8002118:	fbb3 f3f8 	udiv	r3, r3, r8
 800211c:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 8002120:	f7ff fc66 	bl	80019f0 <HAL_RCC_GetPCLK1Freq>
 8002124:	4360      	muls	r0, r4
 8002126:	f8d9 2004 	ldr.w	r2, [r9, #4]
 800212a:	0092      	lsls	r2, r2, #2
 800212c:	fbb0 faf2 	udiv	sl, r0, r2
 8002130:	f7ff fc5e 	bl	80019f0 <HAL_RCC_GetPCLK1Freq>
 8002134:	e7b7      	b.n	80020a6 <UART_SetConfig+0xa6>
 8002136:	bf00      	nop
 8002138:	40013800 	.word	0x40013800

0800213c <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 800213c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800213e:	4604      	mov	r4, r0
 8002140:	460e      	mov	r6, r1
 8002142:	4617      	mov	r7, r2
 8002144:	461d      	mov	r5, r3
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8002146:	6821      	ldr	r1, [r4, #0]
 8002148:	680b      	ldr	r3, [r1, #0]
 800214a:	ea36 0303 	bics.w	r3, r6, r3
 800214e:	d101      	bne.n	8002154 <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 8002150:	2000      	movs	r0, #0
}
 8002152:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(Timeout != HAL_MAX_DELAY)
 8002154:	1c6b      	adds	r3, r5, #1
 8002156:	d0f7      	beq.n	8002148 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8002158:	b995      	cbnz	r5, 8002180 <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800215a:	6823      	ldr	r3, [r4, #0]
        __HAL_UNLOCK(huart);
 800215c:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800215e:	68da      	ldr	r2, [r3, #12]
 8002160:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002164:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002166:	695a      	ldr	r2, [r3, #20]
 8002168:	f022 0201 	bic.w	r2, r2, #1
 800216c:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 800216e:	2320      	movs	r3, #32
 8002170:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8002174:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 8002178:	2300      	movs	r3, #0
 800217a:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 800217e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8002180:	f7ff f804 	bl	800118c <HAL_GetTick>
 8002184:	1bc0      	subs	r0, r0, r7
 8002186:	4285      	cmp	r5, r0
 8002188:	d2dd      	bcs.n	8002146 <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 800218a:	e7e6      	b.n	800215a <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

0800218c <HAL_UART_Init>:
{
 800218c:	b510      	push	{r4, lr}
  if(huart == NULL)
 800218e:	4604      	mov	r4, r0
 8002190:	b340      	cbz	r0, 80021e4 <HAL_UART_Init+0x58>
  if(huart->gState == HAL_UART_STATE_RESET)
 8002192:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8002196:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800219a:	b91b      	cbnz	r3, 80021a4 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 800219c:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 80021a0:	f001 f860 	bl	8003264 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 80021a4:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 80021a6:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80021a8:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 80021ac:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 80021ae:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 80021b0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80021b4:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 80021b6:	f7ff ff23 	bl	8002000 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80021ba:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80021bc:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80021be:	691a      	ldr	r2, [r3, #16]
 80021c0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80021c4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80021c6:	695a      	ldr	r2, [r3, #20]
 80021c8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80021cc:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 80021ce:	68da      	ldr	r2, [r3, #12]
 80021d0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80021d4:	60da      	str	r2, [r3, #12]
  huart->gState= HAL_UART_STATE_READY;
 80021d6:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80021d8:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 80021da:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 80021de:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 80021e2:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80021e4:	2001      	movs	r0, #1
}
 80021e6:	bd10      	pop	{r4, pc}

080021e8 <HAL_UART_Transmit>:
{
 80021e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80021ec:	461f      	mov	r7, r3
  if(huart->gState == HAL_UART_STATE_READY)
 80021ee:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
{
 80021f2:	4604      	mov	r4, r0
  if(huart->gState == HAL_UART_STATE_READY)
 80021f4:	2b20      	cmp	r3, #32
{
 80021f6:	460d      	mov	r5, r1
 80021f8:	4690      	mov	r8, r2
  if(huart->gState == HAL_UART_STATE_READY)
 80021fa:	d14e      	bne.n	800229a <HAL_UART_Transmit+0xb2>
    if((pData == NULL) || (Size == 0U))
 80021fc:	2900      	cmp	r1, #0
 80021fe:	d049      	beq.n	8002294 <HAL_UART_Transmit+0xac>
 8002200:	2a00      	cmp	r2, #0
 8002202:	d047      	beq.n	8002294 <HAL_UART_Transmit+0xac>
    __HAL_LOCK(huart);
 8002204:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002208:	2b01      	cmp	r3, #1
 800220a:	d046      	beq.n	800229a <HAL_UART_Transmit+0xb2>
 800220c:	2301      	movs	r3, #1
 800220e:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002212:	2300      	movs	r3, #0
 8002214:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002216:	2321      	movs	r3, #33	; 0x21
 8002218:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 800221c:	f7fe ffb6 	bl	800118c <HAL_GetTick>
 8002220:	4606      	mov	r6, r0
    huart->TxXferSize = Size;
 8002222:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    huart->TxXferCount = Size;
 8002226:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 800222a:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 800222c:	b29b      	uxth	r3, r3
 800222e:	b96b      	cbnz	r3, 800224c <HAL_UART_Transmit+0x64>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002230:	463b      	mov	r3, r7
 8002232:	4632      	mov	r2, r6
 8002234:	2140      	movs	r1, #64	; 0x40
 8002236:	4620      	mov	r0, r4
 8002238:	f7ff ff80 	bl	800213c <UART_WaitOnFlagUntilTimeout.constprop.3>
 800223c:	b9a8      	cbnz	r0, 800226a <HAL_UART_Transmit+0x82>
    huart->gState = HAL_UART_STATE_READY;
 800223e:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 8002240:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    huart->gState = HAL_UART_STATE_READY;
 8002244:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    return HAL_OK;
 8002248:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      huart->TxXferCount--;
 800224c:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800224e:	4632      	mov	r2, r6
      huart->TxXferCount--;
 8002250:	3b01      	subs	r3, #1
 8002252:	b29b      	uxth	r3, r3
 8002254:	84e3      	strh	r3, [r4, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002256:	68a3      	ldr	r3, [r4, #8]
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002258:	2180      	movs	r1, #128	; 0x80
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800225a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800225e:	4620      	mov	r0, r4
 8002260:	463b      	mov	r3, r7
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002262:	d10e      	bne.n	8002282 <HAL_UART_Transmit+0x9a>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002264:	f7ff ff6a 	bl	800213c <UART_WaitOnFlagUntilTimeout.constprop.3>
 8002268:	b110      	cbz	r0, 8002270 <HAL_UART_Transmit+0x88>
          return HAL_TIMEOUT;
 800226a:	2003      	movs	r0, #3
 800226c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8002270:	882b      	ldrh	r3, [r5, #0]
 8002272:	6822      	ldr	r2, [r4, #0]
 8002274:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002278:	6053      	str	r3, [r2, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 800227a:	6923      	ldr	r3, [r4, #16]
 800227c:	b943      	cbnz	r3, 8002290 <HAL_UART_Transmit+0xa8>
          pData +=2U;
 800227e:	3502      	adds	r5, #2
 8002280:	e7d3      	b.n	800222a <HAL_UART_Transmit+0x42>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002282:	f7ff ff5b 	bl	800213c <UART_WaitOnFlagUntilTimeout.constprop.3>
 8002286:	2800      	cmp	r0, #0
 8002288:	d1ef      	bne.n	800226a <HAL_UART_Transmit+0x82>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800228a:	6823      	ldr	r3, [r4, #0]
 800228c:	782a      	ldrb	r2, [r5, #0]
 800228e:	605a      	str	r2, [r3, #4]
 8002290:	3501      	adds	r5, #1
 8002292:	e7ca      	b.n	800222a <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 8002294:	2001      	movs	r0, #1
 8002296:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 800229a:	2002      	movs	r0, #2
}
 800229c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080022a0 <HAL_UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_READY)
 80022a0:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 80022a4:	2b20      	cmp	r3, #32
 80022a6:	d120      	bne.n	80022ea <HAL_UART_Receive_IT+0x4a>
    if((pData == NULL) || (Size == 0U))
 80022a8:	b1e9      	cbz	r1, 80022e6 <HAL_UART_Receive_IT+0x46>
 80022aa:	b1e2      	cbz	r2, 80022e6 <HAL_UART_Receive_IT+0x46>
    __HAL_LOCK(huart);
 80022ac:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80022b0:	2b01      	cmp	r3, #1
 80022b2:	d01a      	beq.n	80022ea <HAL_UART_Receive_IT+0x4a>
    huart->RxXferCount = Size;
 80022b4:	85c2      	strh	r2, [r0, #46]	; 0x2e
    huart->RxXferSize = Size;
 80022b6:	8582      	strh	r2, [r0, #44]	; 0x2c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80022b8:	2300      	movs	r3, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80022ba:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80022bc:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80022be:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80022c2:	6802      	ldr	r2, [r0, #0]
    huart->pRxBuffPtr = pData;
 80022c4:	6281      	str	r1, [r0, #40]	; 0x28
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80022c6:	68d1      	ldr	r1, [r2, #12]
    __HAL_UNLOCK(huart);
 80022c8:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80022cc:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 80022d0:	60d1      	str	r1, [r2, #12]
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80022d2:	6951      	ldr	r1, [r2, #20]
    return HAL_OK;
 80022d4:	4618      	mov	r0, r3
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80022d6:	f041 0101 	orr.w	r1, r1, #1
 80022da:	6151      	str	r1, [r2, #20]
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80022dc:	68d1      	ldr	r1, [r2, #12]
 80022de:	f041 0120 	orr.w	r1, r1, #32
 80022e2:	60d1      	str	r1, [r2, #12]
    return HAL_OK;
 80022e4:	4770      	bx	lr
      return HAL_ERROR;
 80022e6:	2001      	movs	r0, #1
 80022e8:	4770      	bx	lr
    return HAL_BUSY;
 80022ea:	2002      	movs	r0, #2
}
 80022ec:	4770      	bx	lr

080022ee <HAL_UART_TxCpltCallback>:
 80022ee:	4770      	bx	lr

080022f0 <UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 80022f0:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
{
 80022f4:	b510      	push	{r4, lr}
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 80022f6:	2b22      	cmp	r3, #34	; 0x22
 80022f8:	d136      	bne.n	8002368 <UART_Receive_IT+0x78>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80022fa:	6883      	ldr	r3, [r0, #8]
 80022fc:	6901      	ldr	r1, [r0, #16]
 80022fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002302:	6802      	ldr	r2, [r0, #0]
 8002304:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8002306:	d123      	bne.n	8002350 <UART_Receive_IT+0x60>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002308:	6852      	ldr	r2, [r2, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 800230a:	b9e9      	cbnz	r1, 8002348 <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800230c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002310:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 8002314:	6283      	str	r3, [r0, #40]	; 0x28
    if(--huart->RxXferCount == 0U)
 8002316:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 8002318:	3c01      	subs	r4, #1
 800231a:	b2a4      	uxth	r4, r4
 800231c:	85c4      	strh	r4, [r0, #46]	; 0x2e
 800231e:	b98c      	cbnz	r4, 8002344 <UART_Receive_IT+0x54>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002320:	6803      	ldr	r3, [r0, #0]
 8002322:	68da      	ldr	r2, [r3, #12]
 8002324:	f022 0220 	bic.w	r2, r2, #32
 8002328:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800232a:	68da      	ldr	r2, [r3, #12]
 800232c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002330:	60da      	str	r2, [r3, #12]
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002332:	695a      	ldr	r2, [r3, #20]
 8002334:	f022 0201 	bic.w	r2, r2, #1
 8002338:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 800233a:	2320      	movs	r3, #32
 800233c:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 8002340:	f000 fce6 	bl	8002d10 <HAL_UART_RxCpltCallback>
    if(--huart->RxXferCount == 0U)
 8002344:	2000      	movs	r0, #0
}
 8002346:	bd10      	pop	{r4, pc}
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8002348:	b2d2      	uxtb	r2, r2
 800234a:	f823 2b01 	strh.w	r2, [r3], #1
 800234e:	e7e1      	b.n	8002314 <UART_Receive_IT+0x24>
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002350:	b921      	cbnz	r1, 800235c <UART_Receive_IT+0x6c>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002352:	1c59      	adds	r1, r3, #1
 8002354:	6852      	ldr	r2, [r2, #4]
 8002356:	6281      	str	r1, [r0, #40]	; 0x28
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002358:	701a      	strb	r2, [r3, #0]
 800235a:	e7dc      	b.n	8002316 <UART_Receive_IT+0x26>
 800235c:	6852      	ldr	r2, [r2, #4]
 800235e:	1c59      	adds	r1, r3, #1
 8002360:	6281      	str	r1, [r0, #40]	; 0x28
 8002362:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002366:	e7f7      	b.n	8002358 <UART_Receive_IT+0x68>
    return HAL_BUSY;
 8002368:	2002      	movs	r0, #2
 800236a:	bd10      	pop	{r4, pc}

0800236c <HAL_UART_ErrorCallback>:
 800236c:	4770      	bx	lr
	...

08002370 <HAL_UART_IRQHandler>:
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002370:	6803      	ldr	r3, [r0, #0]
{
 8002372:	b570      	push	{r4, r5, r6, lr}
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002374:	681a      	ldr	r2, [r3, #0]
{
 8002376:	4604      	mov	r4, r0
  if(errorflags == RESET)
 8002378:	0716      	lsls	r6, r2, #28
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800237a:	68d9      	ldr	r1, [r3, #12]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800237c:	695d      	ldr	r5, [r3, #20]
  if(errorflags == RESET)
 800237e:	d107      	bne.n	8002390 <HAL_UART_IRQHandler+0x20>
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002380:	0696      	lsls	r6, r2, #26
 8002382:	d55a      	bpl.n	800243a <HAL_UART_IRQHandler+0xca>
 8002384:	068d      	lsls	r5, r1, #26
 8002386:	d558      	bpl.n	800243a <HAL_UART_IRQHandler+0xca>
}
 8002388:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 800238c:	f7ff bfb0 	b.w	80022f0 <UART_Receive_IT>
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002390:	f015 0501 	ands.w	r5, r5, #1
 8002394:	d102      	bne.n	800239c <HAL_UART_IRQHandler+0x2c>
 8002396:	f411 7f90 	tst.w	r1, #288	; 0x120
 800239a:	d04e      	beq.n	800243a <HAL_UART_IRQHandler+0xca>
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800239c:	07d3      	lsls	r3, r2, #31
 800239e:	d505      	bpl.n	80023ac <HAL_UART_IRQHandler+0x3c>
 80023a0:	05ce      	lsls	r6, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80023a2:	bf42      	ittt	mi
 80023a4:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 80023a6:	f043 0301 	orrmi.w	r3, r3, #1
 80023aa:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80023ac:	0750      	lsls	r0, r2, #29
 80023ae:	d504      	bpl.n	80023ba <HAL_UART_IRQHandler+0x4a>
 80023b0:	b11d      	cbz	r5, 80023ba <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80023b2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80023b4:	f043 0302 	orr.w	r3, r3, #2
 80023b8:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80023ba:	0793      	lsls	r3, r2, #30
 80023bc:	d504      	bpl.n	80023c8 <HAL_UART_IRQHandler+0x58>
 80023be:	b11d      	cbz	r5, 80023c8 <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80023c0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80023c2:	f043 0304 	orr.w	r3, r3, #4
 80023c6:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80023c8:	0716      	lsls	r6, r2, #28
 80023ca:	d504      	bpl.n	80023d6 <HAL_UART_IRQHandler+0x66>
 80023cc:	b11d      	cbz	r5, 80023d6 <HAL_UART_IRQHandler+0x66>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80023ce:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80023d0:	f043 0308 	orr.w	r3, r3, #8
 80023d4:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 80023d6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d066      	beq.n	80024aa <HAL_UART_IRQHandler+0x13a>
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80023dc:	0695      	lsls	r5, r2, #26
 80023de:	d504      	bpl.n	80023ea <HAL_UART_IRQHandler+0x7a>
 80023e0:	0688      	lsls	r0, r1, #26
 80023e2:	d502      	bpl.n	80023ea <HAL_UART_IRQHandler+0x7a>
        UART_Receive_IT(huart);
 80023e4:	4620      	mov	r0, r4
 80023e6:	f7ff ff83 	bl	80022f0 <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80023ea:	6823      	ldr	r3, [r4, #0]
        UART_EndRxTransfer(huart);
 80023ec:	4620      	mov	r0, r4
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80023ee:	695d      	ldr	r5, [r3, #20]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80023f0:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80023f2:	0711      	lsls	r1, r2, #28
 80023f4:	d402      	bmi.n	80023fc <HAL_UART_IRQHandler+0x8c>
 80023f6:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 80023fa:	d01a      	beq.n	8002432 <HAL_UART_IRQHandler+0xc2>
        UART_EndRxTransfer(huart);
 80023fc:	f7ff fdf2 	bl	8001fe4 <UART_EndRxTransfer>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002400:	6823      	ldr	r3, [r4, #0]
 8002402:	695a      	ldr	r2, [r3, #20]
 8002404:	0652      	lsls	r2, r2, #25
 8002406:	d510      	bpl.n	800242a <HAL_UART_IRQHandler+0xba>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002408:	695a      	ldr	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 800240a:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800240c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002410:	615a      	str	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 8002412:	b150      	cbz	r0, 800242a <HAL_UART_IRQHandler+0xba>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002414:	4b25      	ldr	r3, [pc, #148]	; (80024ac <HAL_UART_IRQHandler+0x13c>)
 8002416:	6343      	str	r3, [r0, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002418:	f7fe ff4a 	bl	80012b0 <HAL_DMA_Abort_IT>
 800241c:	2800      	cmp	r0, #0
 800241e:	d044      	beq.n	80024aa <HAL_UART_IRQHandler+0x13a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002420:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 8002422:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002426:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002428:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 800242a:	4620      	mov	r0, r4
 800242c:	f7ff ff9e 	bl	800236c <HAL_UART_ErrorCallback>
 8002430:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 8002432:	f7ff ff9b 	bl	800236c <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002436:	63e5      	str	r5, [r4, #60]	; 0x3c
 8002438:	bd70      	pop	{r4, r5, r6, pc}
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800243a:	0616      	lsls	r6, r2, #24
 800243c:	d527      	bpl.n	800248e <HAL_UART_IRQHandler+0x11e>
 800243e:	060d      	lsls	r5, r1, #24
 8002440:	d525      	bpl.n	800248e <HAL_UART_IRQHandler+0x11e>
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8002442:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8002446:	2a21      	cmp	r2, #33	; 0x21
 8002448:	d12f      	bne.n	80024aa <HAL_UART_IRQHandler+0x13a>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800244a:	68a2      	ldr	r2, [r4, #8]
 800244c:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8002450:	6a22      	ldr	r2, [r4, #32]
 8002452:	d117      	bne.n	8002484 <HAL_UART_IRQHandler+0x114>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002454:	8811      	ldrh	r1, [r2, #0]
 8002456:	f3c1 0108 	ubfx	r1, r1, #0, #9
 800245a:	6059      	str	r1, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 800245c:	6921      	ldr	r1, [r4, #16]
 800245e:	b979      	cbnz	r1, 8002480 <HAL_UART_IRQHandler+0x110>
        huart->pTxBuffPtr += 2U;
 8002460:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 8002462:	6222      	str	r2, [r4, #32]
    if(--huart->TxXferCount == 0U)
 8002464:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8002466:	3a01      	subs	r2, #1
 8002468:	b292      	uxth	r2, r2
 800246a:	84e2      	strh	r2, [r4, #38]	; 0x26
 800246c:	b9ea      	cbnz	r2, 80024aa <HAL_UART_IRQHandler+0x13a>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800246e:	68da      	ldr	r2, [r3, #12]
 8002470:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002474:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002476:	68da      	ldr	r2, [r3, #12]
 8002478:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800247c:	60da      	str	r2, [r3, #12]
 800247e:	bd70      	pop	{r4, r5, r6, pc}
        huart->pTxBuffPtr += 1U;
 8002480:	3201      	adds	r2, #1
 8002482:	e7ee      	b.n	8002462 <HAL_UART_IRQHandler+0xf2>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002484:	1c51      	adds	r1, r2, #1
 8002486:	6221      	str	r1, [r4, #32]
 8002488:	7812      	ldrb	r2, [r2, #0]
 800248a:	605a      	str	r2, [r3, #4]
 800248c:	e7ea      	b.n	8002464 <HAL_UART_IRQHandler+0xf4>
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800248e:	0650      	lsls	r0, r2, #25
 8002490:	d50b      	bpl.n	80024aa <HAL_UART_IRQHandler+0x13a>
 8002492:	064a      	lsls	r2, r1, #25
 8002494:	d509      	bpl.n	80024aa <HAL_UART_IRQHandler+0x13a>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002496:	68da      	ldr	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 8002498:	4620      	mov	r0, r4
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800249a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800249e:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 80024a0:	2320      	movs	r3, #32
 80024a2:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 80024a6:	f7ff ff22 	bl	80022ee <HAL_UART_TxCpltCallback>
 80024aa:	bd70      	pop	{r4, r5, r6, pc}
 80024ac:	080024b1 	.word	0x080024b1

080024b0 <UART_DMAAbortOnError>:
{
 80024b0:	b508      	push	{r3, lr}
  huart->RxXferCount = 0x00U;
 80024b2:	2300      	movs	r3, #0
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80024b4:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0x00U;
 80024b6:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80024b8:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 80024ba:	f7ff ff57 	bl	800236c <HAL_UART_ErrorCallback>
 80024be:	bd08      	pop	{r3, pc}

080024c0 <decToHexa>:


//........................./*Function*/........................
// function to convert decimal to hexadecimal
void decToHexa(int n, char *findChecksum)
{
 80024c0:	b573      	push	{r0, r1, r4, r5, r6, lr}
	char hex[2];
    // char array to store hexadecimal number
    char hexaDeciNum[2];
    // counter for hexadecimal number array
    int i = 0, count = 0;
    while(n!=0)
 80024c2:	2200      	movs	r2, #0
{
 80024c4:	460d      	mov	r5, r1
        else
        {
            hexaDeciNum[i] = temp + 55;
            i++;
        }
        n = n/16;
 80024c6:	2610      	movs	r6, #16
 80024c8:	ac01      	add	r4, sp, #4
    while(n!=0)
 80024ca:	b998      	cbnz	r0, 80024f4 <decToHexa+0x34>
    }
	//cout << "i: " << i << endl;
    // printing hexadecimal number array in reverse order
    for(int j=i-1; j>=0; j--) {
 80024cc:	1e53      	subs	r3, r2, #1
 80024ce:	b15a      	cbz	r2, 80024e8 <decToHexa+0x28>
        //cout << hexaDeciNum[j];
		hex[count] = hexaDeciNum[j];
 80024d0:	a902      	add	r1, sp, #8
 80024d2:	440b      	add	r3, r1
 80024d4:	f813 3c04 	ldrb.w	r3, [r3, #-4]
    for(int j=i-1; j>=0; j--) {
 80024d8:	2a02      	cmp	r2, #2
		hex[count] = hexaDeciNum[j];
 80024da:	f88d 3000 	strb.w	r3, [sp]
 80024de:	bf04      	itt	eq
 80024e0:	f89d 3004 	ldrbeq.w	r3, [sp, #4]
 80024e4:	f88d 3001 	strbeq.w	r3, [sp, #1]
		count++;
	}

	//cout << endl << "Hex: " << hex << endl;
	strcpy(findChecksum, hex);
 80024e8:	4669      	mov	r1, sp
 80024ea:	4628      	mov	r0, r5
 80024ec:	f000 fffe 	bl	80034ec <strcpy>
}
 80024f0:	b002      	add	sp, #8
 80024f2:	bd70      	pop	{r4, r5, r6, pc}
        temp = n % 16;
 80024f4:	4241      	negs	r1, r0
 80024f6:	f001 010f 	and.w	r1, r1, #15
 80024fa:	f000 030f 	and.w	r3, r0, #15
 80024fe:	bf58      	it	pl
 8002500:	424b      	negpl	r3, r1
        if(temp < 10)
 8002502:	2b09      	cmp	r3, #9
            hexaDeciNum[i] = temp + 48;
 8002504:	bfd4      	ite	le
 8002506:	3330      	addle	r3, #48	; 0x30
            hexaDeciNum[i] = temp + 55;
 8002508:	3337      	addgt	r3, #55	; 0x37
 800250a:	54a3      	strb	r3, [r4, r2]
        n = n/16;
 800250c:	fb90 f0f6 	sdiv	r0, r0, r6
 8002510:	3201      	adds	r2, #1
 8002512:	e7da      	b.n	80024ca <decToHexa+0xa>

08002514 <valueChecksum>:

//Function read value checksum of data
void valueChecksum(char *array, char *readData, char *findChecksum)
{
 8002514:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002518:	4604      	mov	r4, r0
 800251a:	b0a0      	sub	sp, #128	; 0x80
 800251c:	460d      	mov	r5, r1
 800251e:	4616      	mov	r6, r2
	int count = 0, index = 0, count1 = 0, i;
	char lhs[128];
	unsigned int xor = 0;

	memset(lhs, 0, 128);
 8002520:	2100      	movs	r1, #0
 8002522:	2280      	movs	r2, #128	; 0x80
 8002524:	4668      	mov	r0, sp
 8002526:	f000 ffa4 	bl	8003472 <memset>

	for (int k=0; k < strlen(array); k++) {
 800252a:	4620      	mov	r0, r4
 800252c:	f7fd fe10 	bl	8000150 <strlen>
	int count = 0, index = 0, count1 = 0, i;
 8002530:	2300      	movs	r3, #0
 8002532:	1e62      	subs	r2, r4, #1
	for (int k=0; k < strlen(array); k++) {
 8002534:	4283      	cmp	r3, r0
 8002536:	d00c      	beq.n	8002552 <valueChecksum+0x3e>
		count++;
		if (strncmp(&array[k], "A", 1) == 0) {
 8002538:	f812 1f01 	ldrb.w	r1, [r2, #1]!
		count++;
 800253c:	3301      	adds	r3, #1
		if (strncmp(&array[k], "A", 1) == 0) {
 800253e:	2941      	cmp	r1, #65	; 0x41
 8002540:	d1f8      	bne.n	8002534 <valueChecksum+0x20>
 8002542:	18e7      	adds	r7, r4, r3
 8002544:	46b8      	mov	r8, r7
			for (int i=count; array[i] != '\n'; i++)
			{
				index ++;
				memcpy(lhs, array+(count-1), index);
 8002546:	3b01      	subs	r3, #1
 8002548:	441c      	add	r4, r3
			for (int i=count; array[i] != '\n'; i++)
 800254a:	f817 3b01 	ldrb.w	r3, [r7], #1
 800254e:	2b0a      	cmp	r3, #10
 8002550:	d112      	bne.n	8002578 <valueChecksum+0x64>
	int count = 0, index = 0, count1 = 0, i;
 8002552:	2700      	movs	r7, #0
			break;
		}
	}
//	DBG_print("lhs: %s", lhs);

	for (int j=1; lhs[j] != 0; j++)
 8002554:	eb0d 0307 	add.w	r3, sp, r7
 8002558:	785c      	ldrb	r4, [r3, #1]
 800255a:	b9a4      	cbnz	r4, 8002586 <valueChecksum+0x72>
		{
			memcpy(readData, lhs + 1, count1 - 1);
		}
	}

	for (i=0; i < strlen(readData); i++)
 800255c:	4628      	mov	r0, r5
 800255e:	f7fd fdf7 	bl	8000150 <strlen>
 8002562:	4629      	mov	r1, r5
 8002564:	182b      	adds	r3, r5, r0
 8002566:	4620      	mov	r0, r4
 8002568:	4299      	cmp	r1, r3
 800256a:	d116      	bne.n	800259a <valueChecksum+0x86>
	{
		xor ^=  readData[i];
	}
	//cout << "xor: " << hex << xor << endl;
	decToHexa(xor,findChecksum);
 800256c:	4631      	mov	r1, r6
}
 800256e:	b020      	add	sp, #128	; 0x80
 8002570:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	decToHexa(xor,findChecksum);
 8002574:	f7ff bfa4 	b.w	80024c0 <decToHexa>
				memcpy(lhs, array+(count-1), index);
 8002578:	eba7 0208 	sub.w	r2, r7, r8
 800257c:	4621      	mov	r1, r4
 800257e:	4668      	mov	r0, sp
 8002580:	f000 ff6c 	bl	800345c <memcpy>
 8002584:	e7e1      	b.n	800254a <valueChecksum+0x36>
		if (lhs[j] == '*')
 8002586:	2c2a      	cmp	r4, #42	; 0x2a
 8002588:	d105      	bne.n	8002596 <valueChecksum+0x82>
			memcpy(readData, lhs + 1, count1 - 1);
 800258a:	463a      	mov	r2, r7
 800258c:	f10d 0101 	add.w	r1, sp, #1
 8002590:	4628      	mov	r0, r5
 8002592:	f000 ff63 	bl	800345c <memcpy>
 8002596:	3701      	adds	r7, #1
 8002598:	e7dc      	b.n	8002554 <valueChecksum+0x40>
		xor ^=  readData[i];
 800259a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800259e:	4050      	eors	r0, r2
 80025a0:	e7e2      	b.n	8002568 <valueChecksum+0x54>
	...

080025a4 <compareChecksum>:

KQ compareChecksum(char *array)
{
 80025a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	char lhs[128];
	char checksum[16];
	int Num_checksum, Num_checkxor, result;

	 memset(s.data, 0, 128);
	 memset(s.CheckXOR, 0, 2);
 80025a8:	2400      	movs	r4, #0
{
 80025aa:	4605      	mov	r5, r0
	 memset(s.data, 0, 128);
 80025ac:	4f28      	ldr	r7, [pc, #160]	; (8002650 <compareChecksum+0xac>)
{
 80025ae:	b0a4      	sub	sp, #144	; 0x90
	 memset(s.data, 0, 128);
 80025b0:	2280      	movs	r2, #128	; 0x80
 80025b2:	2100      	movs	r1, #0
 80025b4:	4638      	mov	r0, r7
 80025b6:	f000 ff5c 	bl	8003472 <memset>
	 memset(lhs, 0, 128);
 80025ba:	2280      	movs	r2, #128	; 0x80
 80025bc:	4621      	mov	r1, r4
	 memset(s.CheckXOR, 0, 2);
 80025be:	f8a7 4080 	strh.w	r4, [r7, #128]	; 0x80
	 memset(lhs, 0, 128);
 80025c2:	a804      	add	r0, sp, #16
 80025c4:	f000 ff55 	bl	8003472 <memset>
	 memset(checksum, 0, 16);
 80025c8:	2210      	movs	r2, #16
 80025ca:	4621      	mov	r1, r4
 80025cc:	4668      	mov	r0, sp
 80025ce:	f000 ff50 	bl	8003472 <memset>

	valueChecksum(array, s.data, s.CheckXOR);
 80025d2:	4639      	mov	r1, r7
 80025d4:	f107 0280 	add.w	r2, r7, #128	; 0x80
 80025d8:	4628      	mov	r0, r5
 80025da:	f7ff ff9b 	bl	8002514 <valueChecksum>

	for (int k=0; k < strlen(array); k++) {
 80025de:	4628      	mov	r0, r5
 80025e0:	f7fd fdb6 	bl	8000150 <strlen>
	int count = 0, index = 0, count1 = 0, count2;
 80025e4:	4621      	mov	r1, r4
 80025e6:	1e6b      	subs	r3, r5, #1
	for (int k=0; k < strlen(array); k++) {
 80025e8:	4281      	cmp	r1, r0
 80025ea:	d00c      	beq.n	8002606 <compareChecksum+0x62>
		count++;
		if (strncmp(&array[k], "A", 1) == 0) {
 80025ec:	f813 2f01 	ldrb.w	r2, [r3, #1]!
		count++;
 80025f0:	3101      	adds	r1, #1
		if (strncmp(&array[k], "A", 1) == 0) {
 80025f2:	2a41      	cmp	r2, #65	; 0x41
 80025f4:	d1f8      	bne.n	80025e8 <compareChecksum+0x44>
 80025f6:	186f      	adds	r7, r5, r1
 80025f8:	46b8      	mov	r8, r7
			for (int i=count; array[i] != '\n'; i++)
			{
				index ++;
				memcpy(lhs, array+(count-1), index);
 80025fa:	3901      	subs	r1, #1
 80025fc:	440d      	add	r5, r1
			for (int i=count; array[i] != '\n'; i++)
 80025fe:	f817 3b01 	ldrb.w	r3, [r7], #1
 8002602:	2b0a      	cmp	r3, #10
 8002604:	d117      	bne.n	8002636 <compareChecksum+0x92>
	int count = 0, index = 0, count1 = 0, count2;
 8002606:	2200      	movs	r2, #0
			}
			break;
		}
	}
	for (int j=1; lhs[j] != 0; j++)
 8002608:	ab04      	add	r3, sp, #16
 800260a:	4413      	add	r3, r2
 800260c:	785b      	ldrb	r3, [r3, #1]
 800260e:	b9cb      	cbnz	r3, 8002644 <compareChecksum+0xa0>
		if (lhs[j] == '*')
		{
			count2 = count1;
		}
	}
	memcpy(checksum, lhs + count2 + 1, count1);
 8002610:	ab04      	add	r3, sp, #16
 8002612:	1c71      	adds	r1, r6, #1
 8002614:	4419      	add	r1, r3
 8002616:	4668      	mov	r0, sp
 8002618:	f000 ff20 	bl	800345c <memcpy>

	//Convert string to number
	Num_checksum = atol (checksum);
 800261c:	4668      	mov	r0, sp
 800261e:	f000 fef4 	bl	800340a <atol>
 8002622:	4604      	mov	r4, r0
	Num_checkxor = atol (s.CheckXOR);
 8002624:	480b      	ldr	r0, [pc, #44]	; (8002654 <compareChecksum+0xb0>)
 8002626:	f000 fef0 	bl	800340a <atol>
	} else {
		result = 0;
	}

	return result;
}
 800262a:	1a23      	subs	r3, r4, r0
 800262c:	4258      	negs	r0, r3
 800262e:	4158      	adcs	r0, r3
 8002630:	b024      	add	sp, #144	; 0x90
 8002632:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				memcpy(lhs, array+(count-1), index);
 8002636:	eba7 0208 	sub.w	r2, r7, r8
 800263a:	4629      	mov	r1, r5
 800263c:	a804      	add	r0, sp, #16
 800263e:	f000 ff0d 	bl	800345c <memcpy>
 8002642:	e7dc      	b.n	80025fe <compareChecksum+0x5a>
		count1++;
 8002644:	3201      	adds	r2, #1
			count2 = count1;
 8002646:	2b2a      	cmp	r3, #42	; 0x2a
 8002648:	bf08      	it	eq
 800264a:	4616      	moveq	r6, r2
 800264c:	e7dc      	b.n	8002608 <compareChecksum+0x64>
 800264e:	bf00      	nop
 8002650:	200002a0 	.word	0x200002a0
 8002654:	20000320 	.word	0x20000320

08002658 <DBG_print_c>:
/*---------------------------------------------
 * Brief: send string
 *--------------------------------------------*/
void DBG_print_c(U8 c)
{
	if (DBG_printcCB != NULL)
 8002658:	4b02      	ldr	r3, [pc, #8]	; (8002664 <DBG_print_c+0xc>)
 800265a:	681a      	ldr	r2, [r3, #0]
 800265c:	b10a      	cbz	r2, 8002662 <DBG_print_c+0xa>
	{
		DBG_printcCB(c);
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	4718      	bx	r3
 8002662:	4770      	bx	lr
 8002664:	20000204 	.word	0x20000204

08002668 <DBG_print_u>:
}
/*---------------------------------------------
 * Brief: send number
 *--------------------------------------------*/
void DBG_print_u(U32 num, U8 len)
{
 8002668:	2300      	movs	r3, #0
	U8 s[11];
	U8 l = 0, n = 0, i = 0;

	for (i = 0; i <= 10; i++)
	{
		s[i] = 0;
 800266a:	461a      	mov	r2, r3
{
 800266c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800266e:	b085      	sub	sp, #20
		s[i] = 0;
 8002670:	ad01      	add	r5, sp, #4
 8002672:	555a      	strb	r2, [r3, r5]
 8002674:	3301      	adds	r3, #1
	for (i = 0; i <= 10; i++)
 8002676:	2b0b      	cmp	r3, #11
 8002678:	d1fb      	bne.n	8002672 <DBG_print_u+0xa>
 800267a:	2300      	movs	r3, #0
	}
	for (i = 0; i <= 10; i++)
	{
		n = num % 10;
 800267c:	260a      	movs	r6, #10
 800267e:	fbb0 f7f6 	udiv	r7, r0, r6
 8002682:	fb06 0017 	mls	r0, r6, r7, r0
 8002686:	1c5a      	adds	r2, r3, #1
		num /= 10;
		s[l++] = n + '0';
 8002688:	3030      	adds	r0, #48	; 0x30
 800268a:	54e8      	strb	r0, [r5, r3]
 800268c:	b2d4      	uxtb	r4, r2
		if (!num)
 800268e:	4638      	mov	r0, r7
 8002690:	b11f      	cbz	r7, 800269a <DBG_print_u+0x32>
	for (i = 0; i <= 10; i++)
 8002692:	2a0b      	cmp	r2, #11
 8002694:	4613      	mov	r3, r2
 8002696:	d1f2      	bne.n	800267e <DBG_print_u+0x16>
 8002698:	4614      	mov	r4, r2
		{
			break;
		}
	}

	if (len > l)
 800269a:	428c      	cmp	r4, r1
 800269c:	d206      	bcs.n	80026ac <DBG_print_u+0x44>
 800269e:	2600      	movs	r6, #0
	{
		for (i = 0; i < (len - l); i++)
 80026a0:	1b0c      	subs	r4, r1, r4
 80026a2:	b2f3      	uxtb	r3, r6
 80026a4:	42a3      	cmp	r3, r4
 80026a6:	f106 0601 	add.w	r6, r6, #1
 80026aa:	db0b      	blt.n	80026c4 <DBG_print_u+0x5c>
 80026ac:	2400      	movs	r4, #0
		}
	}
	i = 10;
	while (1)
	{
		if (s[i])
 80026ae:	192b      	adds	r3, r5, r4
 80026b0:	7a98      	ldrb	r0, [r3, #10]
 80026b2:	b108      	cbz	r0, 80026b8 <DBG_print_u+0x50>
		{
			DBG_print_c(s[i]);
 80026b4:	f7ff ffd0 	bl	8002658 <DBG_print_c>
 80026b8:	3c01      	subs	r4, #1
		}
		if (!i)
 80026ba:	f114 0f0b 	cmn.w	r4, #11
 80026be:	d1f6      	bne.n	80026ae <DBG_print_u+0x46>
		{
			break;
		}
		i--;
	}
}
 80026c0:	b005      	add	sp, #20
 80026c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
			DBG_print_c('0');
 80026c4:	2030      	movs	r0, #48	; 0x30
 80026c6:	f7ff ffc7 	bl	8002658 <DBG_print_c>
 80026ca:	e7ea      	b.n	80026a2 <DBG_print_u+0x3a>

080026cc <DBG_print_h>:
}
/*---------------------------------------------
 * Brief: send hex number
 *--------------------------------------------*/
void DBG_print_h(U8 upcase, U32 hexnum, U8 len)
{
 80026cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80026ce:	4605      	mov	r5, r0
 80026d0:	b085      	sub	sp, #20
	U8 s[9], i = 0, tmp = 0, l = 0;

	if (!hexnum)
 80026d2:	4608      	mov	r0, r1
 80026d4:	b929      	cbnz	r1, 80026e2 <DBG_print_h+0x16>
	{
		DBG_print_u(0, len);
 80026d6:	4611      	mov	r1, r2
		{
			break;
		}
		i--;
	}
}
 80026d8:	b005      	add	sp, #20
 80026da:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
		DBG_print_u(0, len);
 80026de:	f7ff bfc3 	b.w	8002668 <DBG_print_u>
	memset(s, 0, 9);
 80026e2:	2300      	movs	r3, #0
 80026e4:	429d      	cmp	r5, r3
			s[i] = tmp - 10 + ((upcase) ? 'A' : 'a');
 80026e6:	bf14      	ite	ne
 80026e8:	2537      	movne	r5, #55	; 0x37
 80026ea:	2557      	moveq	r5, #87	; 0x57
	memset(s, 0, 9);
 80026ec:	ac01      	add	r4, sp, #4
 80026ee:	9301      	str	r3, [sp, #4]
 80026f0:	6063      	str	r3, [r4, #4]
 80026f2:	7223      	strb	r3, [r4, #8]
		tmp = hexnum % 16;
 80026f4:	f000 010f 	and.w	r1, r0, #15
		if ((tmp >= 0) && (tmp <= 9))
 80026f8:	2909      	cmp	r1, #9
			s[i] = tmp + '0';
 80026fa:	bf94      	ite	ls
 80026fc:	3130      	addls	r1, #48	; 0x30
			s[i] = tmp - 10 + ((upcase) ? 'A' : 'a');
 80026fe:	1949      	addhi	r1, r1, r5
 8002700:	54e1      	strb	r1, [r4, r3]
	for (i = 0; i < 8; i++)
 8002702:	2b07      	cmp	r3, #7
 8002704:	f103 0101 	add.w	r1, r3, #1
		hexnum /= 16;
 8002708:	ea4f 1010 	mov.w	r0, r0, lsr #4
 800270c:	b2ce      	uxtb	r6, r1
	for (i = 0; i < 8; i++)
 800270e:	d101      	bne.n	8002714 <DBG_print_h+0x48>
 8002710:	2608      	movs	r6, #8
 8002712:	e002      	b.n	800271a <DBG_print_h+0x4e>
 8002714:	460b      	mov	r3, r1
		if (!hexnum)
 8002716:	2800      	cmp	r0, #0
 8002718:	d1ec      	bne.n	80026f4 <DBG_print_h+0x28>
	if (len > l)
 800271a:	42b2      	cmp	r2, r6
 800271c:	d906      	bls.n	800272c <DBG_print_h+0x60>
 800271e:	2700      	movs	r7, #0
		for (i = 0; i < (len - l); i++)
 8002720:	1b95      	subs	r5, r2, r6
 8002722:	b2fb      	uxtb	r3, r7
 8002724:	42ab      	cmp	r3, r5
 8002726:	f107 0701 	add.w	r7, r7, #1
 800272a:	db0b      	blt.n	8002744 <DBG_print_h+0x78>
 800272c:	4434      	add	r4, r6
 800272e:	f10d 0503 	add.w	r5, sp, #3
		if (s[i])
 8002732:	f814 0901 	ldrb.w	r0, [r4], #-1
 8002736:	b108      	cbz	r0, 800273c <DBG_print_h+0x70>
			DBG_print_c(s[i]);
 8002738:	f7ff ff8e 	bl	8002658 <DBG_print_c>
		if (!i)
 800273c:	42ac      	cmp	r4, r5
 800273e:	d1f8      	bne.n	8002732 <DBG_print_h+0x66>
}
 8002740:	b005      	add	sp, #20
 8002742:	bdf0      	pop	{r4, r5, r6, r7, pc}
			DBG_print_c('0');
 8002744:	2030      	movs	r0, #48	; 0x30
 8002746:	f7ff ff87 	bl	8002658 <DBG_print_c>
 800274a:	e7ea      	b.n	8002722 <DBG_print_h+0x56>

0800274c <DBG_print_hs>:
/*---------------------------------------------
 * Brief: print hex string
 *--------------------------------------------*/
void DBG_print_hs(U8 upcase, const U8 *buf, U16 len )
{
 800274c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800274e:	4607      	mov	r7, r0
 8002750:	4616      	mov	r6, r2
	U16 i = 0;

	if (buf == NULL)
 8002752:	460d      	mov	r5, r1
 8002754:	b179      	cbz	r1, 8002776 <DBG_print_hs+0x2a>
 8002756:	460c      	mov	r4, r1
		DBG_print_c('?');
		return;
	}
	while (1)
	{
		DBG_print_h(upcase, *buf, 2);
 8002758:	2202      	movs	r2, #2
 800275a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800275e:	4638      	mov	r0, r7
 8002760:	f7ff ffb4 	bl	80026cc <DBG_print_h>
		i++;
		*buf++;
		if (!len)
 8002764:	b966      	cbnz	r6, 8002780 <DBG_print_hs+0x34>
		{
			if (*buf == 0)
 8002766:	7823      	ldrb	r3, [r4, #0]
 8002768:	b173      	cbz	r3, 8002788 <DBG_print_hs+0x3c>
			{
				break;
			}
			else if (i >= 4096)
 800276a:	1b63      	subs	r3, r4, r5
 800276c:	b29b      	uxth	r3, r3
 800276e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002772:	d3f1      	bcc.n	8002758 <DBG_print_hs+0xc>
 8002774:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		DBG_print_c('?');
 8002776:	203f      	movs	r0, #63	; 0x3f
				break;
			}

		}
	}
}
 8002778:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		DBG_print_c('?');
 800277c:	f7ff bf6c 	b.w	8002658 <DBG_print_c>
			if (i >= len)
 8002780:	1b63      	subs	r3, r4, r5
 8002782:	b29b      	uxth	r3, r3
 8002784:	429e      	cmp	r6, r3
 8002786:	d8e7      	bhi.n	8002758 <DBG_print_hs+0xc>
 8002788:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800278c <DBG_setup>:
	while (DBGbusy);
 800278c:	4b05      	ldr	r3, [pc, #20]	; (80027a4 <DBG_setup+0x18>)
 800278e:	781a      	ldrb	r2, [r3, #0]
 8002790:	f002 01ff 	and.w	r1, r2, #255	; 0xff
 8002794:	2a00      	cmp	r2, #0
 8002796:	d1fa      	bne.n	800278e <DBG_setup+0x2>
	DBGbusy = 1;
 8002798:	2201      	movs	r2, #1
 800279a:	701a      	strb	r2, [r3, #0]
	DBG_printcCB = cb;
 800279c:	4a02      	ldr	r2, [pc, #8]	; (80027a8 <DBG_setup+0x1c>)
 800279e:	6010      	str	r0, [r2, #0]
	DBGbusy = 0;
 80027a0:	7019      	strb	r1, [r3, #0]
 80027a2:	4770      	bx	lr
 80027a4:	20000208 	.word	0x20000208
 80027a8:	20000204 	.word	0x20000204

080027ac <DBG_print>:
 * + d: signed integer.
 * + u: unsigned integer.
 * + x: hex number.
 *--------------------------------------------*/
void DBG_print(const U8 *s, ...)
{
 80027ac:	b40f      	push	{r0, r1, r2, r3}
	va_list vl;
	U32 timepass = 0;
	U8 len = 0;

	while (DBGbusy && (timepass++ < 1000000));
 80027ae:	4a9c      	ldr	r2, [pc, #624]	; (8002a20 <DBG_print+0x274>)
{
 80027b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80027b4:	4690      	mov	r8, r2
 80027b6:	b08b      	sub	sp, #44	; 0x2c
 80027b8:	9c14      	ldr	r4, [sp, #80]	; 0x50
	while (DBGbusy && (timepass++ < 1000000));
 80027ba:	4b9a      	ldr	r3, [pc, #616]	; (8002a24 <DBG_print+0x278>)
 80027bc:	7811      	ldrb	r1, [r2, #0]
 80027be:	b109      	cbz	r1, 80027c4 <DBG_print+0x18>
 80027c0:	3b01      	subs	r3, #1
 80027c2:	d1fb      	bne.n	80027bc <DBG_print+0x10>
	DBGbusy = 1;
 80027c4:	2301      	movs	r3, #1
		if ((dbnum == 0) && step)
 80027c6:	f04f 0a00 	mov.w	sl, #0
 80027ca:	f04f 0b00 	mov.w	fp, #0
	DBGbusy = 1;
 80027ce:	f888 3000 	strb.w	r3, [r8]
	va_start(vl, s);
 80027d2:	ab15      	add	r3, sp, #84	; 0x54
 80027d4:	9301      	str	r3, [sp, #4]
	//va_arg(vl, u8*);
	while(*s)
 80027d6:	7823      	ldrb	r3, [r4, #0]
 80027d8:	b933      	cbnz	r3, 80027e8 <DBG_print+0x3c>
		DBG_PRINT_NORMAL://
		DBG_print_c(*s);
		*s++;
	}
	va_end(vl);
	DBGbusy = 0;
 80027da:	f888 3000 	strb.w	r3, [r8]
}
 80027de:	b00b      	add	sp, #44	; 0x2c
 80027e0:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80027e4:	b004      	add	sp, #16
 80027e6:	4770      	bx	lr
		if(*s == '%')
 80027e8:	2b25      	cmp	r3, #37	; 0x25
 80027ea:	d11d      	bne.n	8002828 <DBG_print+0x7c>
			if ((*s >= '0') && (*s <= '9'))
 80027ec:	7865      	ldrb	r5, [r4, #1]
 80027ee:	3d30      	subs	r5, #48	; 0x30
 80027f0:	b2eb      	uxtb	r3, r5
 80027f2:	2b09      	cmp	r3, #9
				len += *s - '0';
 80027f4:	bf9d      	ittte	ls
 80027f6:	78a3      	ldrbls	r3, [r4, #2]
				len = (*s - '0') * 10;
 80027f8:	eb05 0585 	addls.w	r5, r5, r5, lsl #2
				len += *s - '0';
 80027fc:	3b30      	subls	r3, #48	; 0x30
			*s++;
 80027fe:	3401      	addhi	r4, #1
				*s++;
 8002800:	bf9c      	itt	ls
 8002802:	3403      	addls	r4, #3
				len += *s - '0';
 8002804:	eb03 0545 	addls.w	r5, r3, r5, lsl #1
			switch(*s)
 8002808:	7823      	ldrb	r3, [r4, #0]
			len = 0;
 800280a:	bf8c      	ite	hi
 800280c:	2500      	movhi	r5, #0
				len += *s - '0';
 800280e:	f005 05ff 	andls.w	r5, r5, #255	; 0xff
			switch(*s)
 8002812:	2b64      	cmp	r3, #100	; 0x64
 8002814:	d05a      	beq.n	80028cc <DBG_print+0x120>
 8002816:	d815      	bhi.n	8002844 <DBG_print+0x98>
 8002818:	2b58      	cmp	r3, #88	; 0x58
 800281a:	f000 80a6 	beq.w	800296a <DBG_print+0x1be>
 800281e:	d808      	bhi.n	8002832 <DBG_print+0x86>
 8002820:	2b48      	cmp	r3, #72	; 0x48
 8002822:	f000 80f6 	beq.w	8002a12 <DBG_print+0x266>
					*s--;
 8002826:	3c01      	subs	r4, #1
		DBG_print_c(*s);
 8002828:	f814 0b01 	ldrb.w	r0, [r4], #1
 800282c:	f7ff ff14 	bl	8002658 <DBG_print_c>
 8002830:	e7d1      	b.n	80027d6 <DBG_print+0x2a>
			switch(*s)
 8002832:	2b62      	cmp	r3, #98	; 0x62
 8002834:	d05f      	beq.n	80028f6 <DBG_print+0x14a>
 8002836:	2b63      	cmp	r3, #99	; 0x63
 8002838:	d1f5      	bne.n	8002826 <DBG_print+0x7a>
					DBG_print_c(va_arg(vl, U8*));
 800283a:	9b01      	ldr	r3, [sp, #4]
 800283c:	1d1a      	adds	r2, r3, #4
 800283e:	9201      	str	r2, [sp, #4]
 8002840:	7818      	ldrb	r0, [r3, #0]
 8002842:	e033      	b.n	80028ac <DBG_print+0x100>
			switch(*s)
 8002844:	2b73      	cmp	r3, #115	; 0x73
 8002846:	d01b      	beq.n	8002880 <DBG_print+0xd4>
 8002848:	d80d      	bhi.n	8002866 <DBG_print+0xba>
 800284a:	2b66      	cmp	r3, #102	; 0x66
 800284c:	f000 8094 	beq.w	8002978 <DBG_print+0x1cc>
 8002850:	2b68      	cmp	r3, #104	; 0x68
 8002852:	d1e8      	bne.n	8002826 <DBG_print+0x7a>
					DBG_print_hs(0, va_arg(vl, U8*), len);
 8002854:	9b01      	ldr	r3, [sp, #4]
 8002856:	2000      	movs	r0, #0
 8002858:	1d1a      	adds	r2, r3, #4
 800285a:	9201      	str	r2, [sp, #4]
 800285c:	462a      	mov	r2, r5
 800285e:	6819      	ldr	r1, [r3, #0]
					DBG_print_hs(1, va_arg(vl, U8*), len);
 8002860:	f7ff ff74 	bl	800274c <DBG_print_hs>
					break;
 8002864:	e02c      	b.n	80028c0 <DBG_print+0x114>
			switch(*s)
 8002866:	2b75      	cmp	r3, #117	; 0x75
 8002868:	d03f      	beq.n	80028ea <DBG_print+0x13e>
 800286a:	2b78      	cmp	r3, #120	; 0x78
 800286c:	d1db      	bne.n	8002826 <DBG_print+0x7a>
					DBG_print_h(0, va_arg(vl, U32), len);
 800286e:	9b01      	ldr	r3, [sp, #4]
 8002870:	2000      	movs	r0, #0
 8002872:	1d1a      	adds	r2, r3, #4
 8002874:	9201      	str	r2, [sp, #4]
 8002876:	462a      	mov	r2, r5
 8002878:	6819      	ldr	r1, [r3, #0]
					DBG_print_h(1, va_arg(vl, U32), len);
 800287a:	f7ff ff27 	bl	80026cc <DBG_print_h>
					break;
 800287e:	e01f      	b.n	80028c0 <DBG_print+0x114>
					DBG_print_s(va_arg(vl, U8*), len);
 8002880:	9b01      	ldr	r3, [sp, #4]
 8002882:	b2ae      	uxth	r6, r5
 8002884:	1d1a      	adds	r2, r3, #4
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	9201      	str	r2, [sp, #4]
	if (buf == NULL)
 800288a:	b173      	cbz	r3, 80028aa <DBG_print+0xfe>
 800288c:	2700      	movs	r7, #0
 800288e:	f103 39ff 	add.w	r9, r3, #4294967295
	while (*buf)
 8002892:	f819 0f01 	ldrb.w	r0, [r9, #1]!
 8002896:	b960      	cbnz	r0, 80028b2 <DBG_print+0x106>
	if (len)
 8002898:	b195      	cbz	r5, 80028c0 <DBG_print+0x114>
		while (i++ < len)
 800289a:	42be      	cmp	r6, r7
 800289c:	d910      	bls.n	80028c0 <DBG_print+0x114>
			DBG_print_c(' ');
 800289e:	2020      	movs	r0, #32
 80028a0:	3701      	adds	r7, #1
 80028a2:	f7ff fed9 	bl	8002658 <DBG_print_c>
 80028a6:	b2bf      	uxth	r7, r7
 80028a8:	e7f7      	b.n	800289a <DBG_print+0xee>
		DBG_print_c('?');
 80028aa:	203f      	movs	r0, #63	; 0x3f
					DBG_print_c(va_arg(vl, U8*));
 80028ac:	f7ff fed4 	bl	8002658 <DBG_print_c>
					break;
 80028b0:	e006      	b.n	80028c0 <DBG_print+0x114>
		i++;
 80028b2:	3701      	adds	r7, #1
		DBG_print_c(*buf);
 80028b4:	f7ff fed0 	bl	8002658 <DBG_print_c>
		i++;
 80028b8:	b2bf      	uxth	r7, r7
		if (len && (i >= len))
 80028ba:	b11d      	cbz	r5, 80028c4 <DBG_print+0x118>
 80028bc:	42be      	cmp	r6, r7
 80028be:	d8e8      	bhi.n	8002892 <DBG_print+0xe6>
			*s++;
 80028c0:	3401      	adds	r4, #1
			continue;
 80028c2:	e788      	b.n	80027d6 <DBG_print+0x2a>
		else if (i >= 4096)
 80028c4:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
 80028c8:	d1e3      	bne.n	8002892 <DBG_print+0xe6>
 80028ca:	e7f9      	b.n	80028c0 <DBG_print+0x114>
					DBG_print_d(va_arg(vl, int32_t), len);
 80028cc:	9b01      	ldr	r3, [sp, #4]
 80028ce:	681e      	ldr	r6, [r3, #0]
 80028d0:	1d1a      	adds	r2, r3, #4
	if (num < 0)
 80028d2:	2e00      	cmp	r6, #0
					DBG_print_d(va_arg(vl, int32_t), len);
 80028d4:	9201      	str	r2, [sp, #4]
	if (num < 0)
 80028d6:	da03      	bge.n	80028e0 <DBG_print+0x134>
		DBG_print_c('-');
 80028d8:	202d      	movs	r0, #45	; 0x2d
 80028da:	f7ff febd 	bl	8002658 <DBG_print_c>
		num = -num;
 80028de:	4276      	negs	r6, r6
	DBG_print_u(num, len);
 80028e0:	4629      	mov	r1, r5
 80028e2:	4630      	mov	r0, r6
		DBG_print_u(0, len);
 80028e4:	f7ff fec0 	bl	8002668 <DBG_print_u>
 80028e8:	e7ea      	b.n	80028c0 <DBG_print+0x114>
					DBG_print_u(va_arg(vl, U32), len);
 80028ea:	9b01      	ldr	r3, [sp, #4]
 80028ec:	4629      	mov	r1, r5
 80028ee:	1d1a      	adds	r2, r3, #4
 80028f0:	9201      	str	r2, [sp, #4]
 80028f2:	6818      	ldr	r0, [r3, #0]
 80028f4:	e7f6      	b.n	80028e4 <DBG_print+0x138>
					DBG_print_b(va_arg(vl, U32), len);
 80028f6:	9b01      	ldr	r3, [sp, #4]
 80028f8:	681f      	ldr	r7, [r3, #0]
 80028fa:	1d1a      	adds	r2, r3, #4
 80028fc:	9201      	str	r2, [sp, #4]
	if (!num)
 80028fe:	b917      	cbnz	r7, 8002906 <DBG_print+0x15a>
		DBG_print_u(0, len);
 8002900:	4629      	mov	r1, r5
 8002902:	4638      	mov	r0, r7
 8002904:	e7ee      	b.n	80028e4 <DBG_print+0x138>
	memset(s, 0, 32);
 8002906:	ae02      	add	r6, sp, #8
 8002908:	2220      	movs	r2, #32
 800290a:	2100      	movs	r1, #0
 800290c:	4630      	mov	r0, r6
 800290e:	f000 fdb0 	bl	8003472 <memset>
 8002912:	2300      	movs	r3, #0
		tmp = num % 2;
 8002914:	f007 0201 	and.w	r2, r7, #1
		s[i] = tmp + '0';
 8002918:	3230      	adds	r2, #48	; 0x30
 800291a:	54f2      	strb	r2, [r6, r3]
	for (i = 0; i < 32; i++)
 800291c:	2b1f      	cmp	r3, #31
 800291e:	f103 0201 	add.w	r2, r3, #1
		num /= 2;
 8002922:	ea4f 0757 	mov.w	r7, r7, lsr #1
 8002926:	fa5f f982 	uxtb.w	r9, r2
	for (i = 0; i < 32; i++)
 800292a:	d102      	bne.n	8002932 <DBG_print+0x186>
 800292c:	f04f 0920 	mov.w	r9, #32
 8002930:	e002      	b.n	8002938 <DBG_print+0x18c>
 8002932:	4613      	mov	r3, r2
		if (!num)
 8002934:	2f00      	cmp	r7, #0
 8002936:	d1ed      	bne.n	8002914 <DBG_print+0x168>
	if (len > l)
 8002938:	454d      	cmp	r5, r9
 800293a:	d907      	bls.n	800294c <DBG_print+0x1a0>
 800293c:	2700      	movs	r7, #0
		for (i = 0; i < (len - l); i++)
 800293e:	eba5 0509 	sub.w	r5, r5, r9
 8002942:	b2fb      	uxtb	r3, r7
 8002944:	42ab      	cmp	r3, r5
 8002946:	f107 0701 	add.w	r7, r7, #1
 800294a:	db0a      	blt.n	8002962 <DBG_print+0x1b6>
 800294c:	444e      	add	r6, r9
 800294e:	f10d 0507 	add.w	r5, sp, #7
		if (s[i])
 8002952:	f816 0901 	ldrb.w	r0, [r6], #-1
 8002956:	b108      	cbz	r0, 800295c <DBG_print+0x1b0>
			DBG_print_c(s[i]);
 8002958:	f7ff fe7e 	bl	8002658 <DBG_print_c>
		if (!i)
 800295c:	42ae      	cmp	r6, r5
 800295e:	d1f8      	bne.n	8002952 <DBG_print+0x1a6>
 8002960:	e7ae      	b.n	80028c0 <DBG_print+0x114>
			DBG_print_c('0');
 8002962:	2030      	movs	r0, #48	; 0x30
 8002964:	f7ff fe78 	bl	8002658 <DBG_print_c>
 8002968:	e7eb      	b.n	8002942 <DBG_print+0x196>
					DBG_print_h(1, va_arg(vl, U32), len);
 800296a:	9b01      	ldr	r3, [sp, #4]
 800296c:	2001      	movs	r0, #1
 800296e:	1d1a      	adds	r2, r3, #4
 8002970:	9201      	str	r2, [sp, #4]
 8002972:	6819      	ldr	r1, [r3, #0]
 8002974:	462a      	mov	r2, r5
 8002976:	e780      	b.n	800287a <DBG_print+0xce>
					DBG_print_f(va_arg(vl, double));
 8002978:	9b01      	ldr	r3, [sp, #4]
 800297a:	3307      	adds	r3, #7
 800297c:	f023 0307 	bic.w	r3, r3, #7
 8002980:	e9d3 6700 	ldrd	r6, r7, [r3]
 8002984:	f103 0208 	add.w	r2, r3, #8
	integer = (int)dbnum;
 8002988:	4639      	mov	r1, r7
 800298a:	4630      	mov	r0, r6
					DBG_print_f(va_arg(vl, double));
 800298c:	9201      	str	r2, [sp, #4]
	integer = (int)dbnum;
 800298e:	f7fe f84f 	bl	8000a30 <__aeabi_d2iz>
 8002992:	4605      	mov	r5, r0
	dbnum -= integer;
 8002994:	f7fd fd36 	bl	8000404 <__aeabi_i2d>
 8002998:	4602      	mov	r2, r0
 800299a:	460b      	mov	r3, r1
 800299c:	4630      	mov	r0, r6
 800299e:	4639      	mov	r1, r7
 80029a0:	f7fd fbe2 	bl	8000168 <__aeabi_dsub>
	if (num < 0)
 80029a4:	2d00      	cmp	r5, #0
	dbnum -= integer;
 80029a6:	4606      	mov	r6, r0
 80029a8:	460f      	mov	r7, r1
	if (num < 0)
 80029aa:	da30      	bge.n	8002a0e <DBG_print+0x262>
		DBG_print_c('-');
 80029ac:	202d      	movs	r0, #45	; 0x2d
 80029ae:	f7ff fe53 	bl	8002658 <DBG_print_c>
		num = -num;
 80029b2:	4268      	negs	r0, r5
	DBG_print_u(num, len);
 80029b4:	2100      	movs	r1, #0
 80029b6:	f7ff fe57 	bl	8002668 <DBG_print_u>
	DBG_print_c('.');
 80029ba:	202e      	movs	r0, #46	; 0x2e
 80029bc:	f7ff fe4c 	bl	8002658 <DBG_print_c>
	for (step = 0; step < 6; step++)
 80029c0:	2500      	movs	r5, #0
		dbnum *= 10;
 80029c2:	2200      	movs	r2, #0
 80029c4:	4b18      	ldr	r3, [pc, #96]	; (8002a28 <DBG_print+0x27c>)
 80029c6:	4630      	mov	r0, r6
 80029c8:	4639      	mov	r1, r7
 80029ca:	f7fd fd81 	bl	80004d0 <__aeabi_dmul>
 80029ce:	460f      	mov	r7, r1
 80029d0:	4606      	mov	r6, r0
		integer = (int)dbnum;
 80029d2:	f7fe f82d 	bl	8000a30 <__aeabi_d2iz>
 80029d6:	4681      	mov	r9, r0
		dbnum -= integer;
 80029d8:	f7fd fd14 	bl	8000404 <__aeabi_i2d>
 80029dc:	4602      	mov	r2, r0
 80029de:	460b      	mov	r3, r1
 80029e0:	4630      	mov	r0, r6
 80029e2:	4639      	mov	r1, r7
 80029e4:	f7fd fbc0 	bl	8000168 <__aeabi_dsub>
		if ((dbnum == 0) && step)
 80029e8:	4652      	mov	r2, sl
 80029ea:	465b      	mov	r3, fp
		dbnum -= integer;
 80029ec:	4606      	mov	r6, r0
 80029ee:	460f      	mov	r7, r1
		if ((dbnum == 0) && step)
 80029f0:	f7fd ffd6 	bl	80009a0 <__aeabi_dcmpeq>
 80029f4:	b110      	cbz	r0, 80029fc <DBG_print+0x250>
 80029f6:	2d00      	cmp	r5, #0
 80029f8:	f47f af62 	bne.w	80028c0 <DBG_print+0x114>
	for (step = 0; step < 6; step++)
 80029fc:	3501      	adds	r5, #1
		DBG_print_u(integer, 0);
 80029fe:	2100      	movs	r1, #0
 8002a00:	4648      	mov	r0, r9
	for (step = 0; step < 6; step++)
 8002a02:	b2ed      	uxtb	r5, r5
		DBG_print_u(integer, 0);
 8002a04:	f7ff fe30 	bl	8002668 <DBG_print_u>
	for (step = 0; step < 6; step++)
 8002a08:	2d06      	cmp	r5, #6
 8002a0a:	d1da      	bne.n	80029c2 <DBG_print+0x216>
 8002a0c:	e758      	b.n	80028c0 <DBG_print+0x114>
	if (num < 0)
 8002a0e:	4628      	mov	r0, r5
 8002a10:	e7d0      	b.n	80029b4 <DBG_print+0x208>
					DBG_print_hs(1, va_arg(vl, U8*), len);
 8002a12:	9b01      	ldr	r3, [sp, #4]
 8002a14:	2001      	movs	r0, #1
 8002a16:	1d1a      	adds	r2, r3, #4
 8002a18:	9201      	str	r2, [sp, #4]
 8002a1a:	6819      	ldr	r1, [r3, #0]
 8002a1c:	462a      	mov	r2, r5
 8002a1e:	e71f      	b.n	8002860 <DBG_print+0xb4>
 8002a20:	20000208 	.word	0x20000208
 8002a24:	000f4241 	.word	0x000f4241
 8002a28:	40240000 	.word	0x40240000

08002a2c <printchar>:
uint8_t proceed_flag_3 = 0;

uint8_t string[] = "ATEMP,";

void printchar (uint8_t c)
{
 8002a2c:	b507      	push	{r0, r1, r2, lr}
 8002a2e:	a902      	add	r1, sp, #8
 8002a30:	f801 0d01 	strb.w	r0, [r1, #-1]!
	HAL_UART_Transmit(&huart2, &c, 1, 1000);
 8002a34:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002a38:	2201      	movs	r2, #1
 8002a3a:	4803      	ldr	r0, [pc, #12]	; (8002a48 <printchar+0x1c>)
 8002a3c:	f7ff fbd4 	bl	80021e8 <HAL_UART_Transmit>
}
 8002a40:	b003      	add	sp, #12
 8002a42:	f85d fb04 	ldr.w	pc, [sp], #4
 8002a46:	bf00      	nop
 8002a48:	20000434 	.word	0x20000434

08002a4c <spi_write>:

//............................/*Functions Document for MAX31865*/.........................
void spi_write(uint8_t *data, uint8_t len)
{
	HAL_SPI_Transmit(&hspi1, data, len, HAL_MAX_DELAY);
 8002a4c:	460a      	mov	r2, r1
 8002a4e:	f04f 33ff 	mov.w	r3, #4294967295
 8002a52:	4601      	mov	r1, r0
 8002a54:	4801      	ldr	r0, [pc, #4]	; (8002a5c <spi_write+0x10>)
 8002a56:	f7ff b842 	b.w	8001ade <HAL_SPI_Transmit>
 8002a5a:	bf00      	nop
 8002a5c:	200003dc 	.word	0x200003dc

08002a60 <spi_read>:
}
void spi_read(uint8_t *buffer, uint8_t len)
{
	HAL_SPI_Receive(&hspi1, buffer, len, HAL_MAX_DELAY);
 8002a60:	460a      	mov	r2, r1
 8002a62:	f04f 33ff 	mov.w	r3, #4294967295
 8002a66:	4601      	mov	r1, r0
 8002a68:	4801      	ldr	r0, [pc, #4]	; (8002a70 <spi_read+0x10>)
 8002a6a:	f7ff b9de 	b.w	8001e2a <HAL_SPI_Receive>
 8002a6e:	bf00      	nop
 8002a70:	200003dc 	.word	0x200003dc

08002a74 <MAX31865_read>:
}
void MAX31865_read(uint8_t addr, uint8_t *buffer, uint8_t len)
{
 8002a74:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002a76:	ac02      	add	r4, sp, #8
 8002a78:	f804 0d01 	strb.w	r0, [r4, #-1]!
 8002a7c:	460d      	mov	r5, r1
    addr &= ~MAX31865_READ;                                     // Force read bit on address

    HAL_GPIO_WritePin(GPIO_PORT_CS, GPIO_PIN_CS, GPIO_PIN_RESET);          // Enable CE
 8002a7e:	480f      	ldr	r0, [pc, #60]	; (8002abc <MAX31865_read+0x48>)
 8002a80:	f44f 5180 	mov.w	r1, #4096	; 0x1000
{
 8002a84:	4616      	mov	r6, r2
    HAL_GPIO_WritePin(GPIO_PORT_CS, GPIO_PIN_CS, GPIO_PIN_RESET);          // Enable CE
 8002a86:	2200      	movs	r2, #0
 8002a88:	f7fe fd3a 	bl	8001500 <HAL_GPIO_WritePin>
    spi_write(&addr, 1);                                        // Write addr
 8002a8c:	2101      	movs	r1, #1
 8002a8e:	4620      	mov	r0, r4
 8002a90:	f7ff ffdc 	bl	8002a4c <spi_write>
    while(HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 8002a94:	4f0a      	ldr	r7, [pc, #40]	; (8002ac0 <MAX31865_read+0x4c>)
 8002a96:	4638      	mov	r0, r7
 8002a98:	f7ff fa66 	bl	8001f68 <HAL_SPI_GetState>
 8002a9c:	2801      	cmp	r0, #1
 8002a9e:	4604      	mov	r4, r0
 8002aa0:	d1f9      	bne.n	8002a96 <MAX31865_read+0x22>
    spi_read(buffer, len);                                      // Read data
 8002aa2:	4631      	mov	r1, r6
 8002aa4:	4628      	mov	r0, r5
 8002aa6:	f7ff ffdb 	bl	8002a60 <spi_read>
    HAL_GPIO_WritePin(GPIO_PORT_CS, GPIO_PIN_CS, GPIO_PIN_SET);         // Disable CE
 8002aaa:	4622      	mov	r2, r4
 8002aac:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002ab0:	4802      	ldr	r0, [pc, #8]	; (8002abc <MAX31865_read+0x48>)
 8002ab2:	f7fe fd25 	bl	8001500 <HAL_GPIO_WritePin>

}
 8002ab6:	b003      	add	sp, #12
 8002ab8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002aba:	bf00      	nop
 8002abc:	40010800 	.word	0x40010800
 8002ac0:	200003dc 	.word	0x200003dc

08002ac4 <MAX31865_write>:
void MAX31865_write(uint8_t addr, uint8_t data)
{
 8002ac4:	b537      	push	{r0, r1, r2, r4, r5, lr}
    addr |= MAX31865_WRITE;                                 // Force write bit on address

    HAL_GPIO_WritePin(GPIO_PORT_CS, GPIO_PIN_CS, GPIO_PIN_RESET);      // Enable CE
 8002ac6:	4d0f      	ldr	r5, [pc, #60]	; (8002b04 <MAX31865_write+0x40>)
    addr |= MAX31865_WRITE;                                 // Force write bit on address
 8002ac8:	ac02      	add	r4, sp, #8
 8002aca:	f060 007f 	orn	r0, r0, #127	; 0x7f
 8002ace:	f804 0d01 	strb.w	r0, [r4, #-1]!
    HAL_GPIO_WritePin(GPIO_PORT_CS, GPIO_PIN_CS, GPIO_PIN_RESET);      // Enable CE
 8002ad2:	2200      	movs	r2, #0
{
 8002ad4:	f88d 1006 	strb.w	r1, [sp, #6]
    HAL_GPIO_WritePin(GPIO_PORT_CS, GPIO_PIN_CS, GPIO_PIN_RESET);      // Enable CE
 8002ad8:	4628      	mov	r0, r5
 8002ada:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002ade:	f7fe fd0f 	bl	8001500 <HAL_GPIO_WritePin>
    spi_write(&addr, 1);                                    // Write addr
 8002ae2:	4620      	mov	r0, r4
 8002ae4:	2101      	movs	r1, #1
 8002ae6:	f7ff ffb1 	bl	8002a4c <spi_write>
    spi_write(&data, 1);                                    // Write data
 8002aea:	f10d 0006 	add.w	r0, sp, #6
 8002aee:	2101      	movs	r1, #1
 8002af0:	f7ff ffac 	bl	8002a4c <spi_write>
    HAL_GPIO_WritePin(GPIO_PORT_CS, GPIO_PIN_CS, GPIO_PIN_SET);     // Disable CE
 8002af4:	2201      	movs	r2, #1
 8002af6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002afa:	4628      	mov	r0, r5
 8002afc:	f7fe fd00 	bl	8001500 <HAL_GPIO_WritePin>
}
 8002b00:	b003      	add	sp, #12
 8002b02:	bd30      	pop	{r4, r5, pc}
 8002b04:	40010800 	.word	0x40010800

08002b08 <temperature>:

float  temperature(float RTDnominal, float refResistor, float data) {
 8002b08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b0a:	460c      	mov	r4, r1
 8002b0c:	4606      	mov	r6, r0

  float Z1, Z2, Z3, Z4, Rt, temp;

  Rt = data;
  Rt /= 32768;
 8002b0e:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
 8002b12:	4610      	mov	r0, r2
 8002b14:	f7fe f932 	bl	8000d7c <__aeabi_fmul>
  Rt *= refResistor;
 8002b18:	4621      	mov	r1, r4
 8002b1a:	f7fe f92f 	bl	8000d7c <__aeabi_fmul>
 8002b1e:	4605      	mov	r5, r0

  Z1 = -RTD_A;
  Z2 = RTD_A * RTD_A - (4 * RTD_B);
  Z3 = (4 * RTD_B) / RTDnominal;
 8002b20:	4630      	mov	r0, r6
 8002b22:	f7fd fc81 	bl	8000428 <__aeabi_f2d>
 8002b26:	4602      	mov	r2, r0
 8002b28:	460b      	mov	r3, r1
 8002b2a:	a155      	add	r1, pc, #340	; (adr r1, 8002c80 <temperature+0x178>)
 8002b2c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002b30:	f7fd fdf8 	bl	8000724 <__aeabi_ddiv>
 8002b34:	f7fd ffc4 	bl	8000ac0 <__aeabi_d2f>
  Z4 = 2 * RTD_B;

  temp = Z2 + (Z3 * Rt);
 8002b38:	4629      	mov	r1, r5
 8002b3a:	f7fe f91f 	bl	8000d7c <__aeabi_fmul>
 8002b3e:	4962      	ldr	r1, [pc, #392]	; (8002cc8 <temperature+0x1c0>)
 8002b40:	f7fe f814 	bl	8000b6c <__addsf3>
  temp = (sqrt(temp) + Z1) / Z4;
 8002b44:	f7fd fc70 	bl	8000428 <__aeabi_f2d>
 8002b48:	f001 f99e 	bl	8003e88 <sqrt>
 8002b4c:	a34e      	add	r3, pc, #312	; (adr r3, 8002c88 <temperature+0x180>)
 8002b4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b52:	f7fd fb09 	bl	8000168 <__aeabi_dsub>
 8002b56:	a34e      	add	r3, pc, #312	; (adr r3, 8002c90 <temperature+0x188>)
 8002b58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b5c:	f7fd fde2 	bl	8000724 <__aeabi_ddiv>
 8002b60:	f7fd ffae 	bl	8000ac0 <__aeabi_d2f>

  if (temp >= 0) return temp;
 8002b64:	2100      	movs	r1, #0
  temp = (sqrt(temp) + Z1) / Z4;
 8002b66:	4604      	mov	r4, r0
  if (temp >= 0) return temp;
 8002b68:	f7fe faba 	bl	80010e0 <__aeabi_fcmpge>
 8002b6c:	2800      	cmp	r0, #0
 8002b6e:	f040 8085 	bne.w	8002c7c <temperature+0x174>

  // ugh.
  Rt /= RTDnominal;
 8002b72:	4631      	mov	r1, r6
 8002b74:	4628      	mov	r0, r5
 8002b76:	f7fe f9b5 	bl	8000ee4 <__aeabi_fdiv>
  Rt *= 100;      // normalize to 100 ohm
 8002b7a:	4954      	ldr	r1, [pc, #336]	; (8002ccc <temperature+0x1c4>)
 8002b7c:	f7fe f8fe 	bl	8000d7c <__aeabi_fmul>

  float rpoly = Rt;

  temp = -242.02;
  temp += 2.2228 * rpoly;
  rpoly *= Rt;  // square
 8002b80:	4601      	mov	r1, r0
  Rt *= 100;      // normalize to 100 ohm
 8002b82:	4604      	mov	r4, r0
  rpoly *= Rt;  // square
 8002b84:	f7fe f8fa 	bl	8000d7c <__aeabi_fmul>
 8002b88:	4605      	mov	r5, r0
  temp += 2.2228 * rpoly;
 8002b8a:	4620      	mov	r0, r4
 8002b8c:	f7fd fc4c 	bl	8000428 <__aeabi_f2d>
 8002b90:	a341      	add	r3, pc, #260	; (adr r3, 8002c98 <temperature+0x190>)
 8002b92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b96:	f7fd fc9b 	bl	80004d0 <__aeabi_dmul>
 8002b9a:	a341      	add	r3, pc, #260	; (adr r3, 8002ca0 <temperature+0x198>)
 8002b9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ba0:	f7fd fae2 	bl	8000168 <__aeabi_dsub>
 8002ba4:	f7fd ff8c 	bl	8000ac0 <__aeabi_d2f>
  temp += 2.5859e-3 * rpoly;
 8002ba8:	f7fd fc3e 	bl	8000428 <__aeabi_f2d>
 8002bac:	4606      	mov	r6, r0
 8002bae:	4628      	mov	r0, r5
 8002bb0:	460f      	mov	r7, r1
 8002bb2:	f7fd fc39 	bl	8000428 <__aeabi_f2d>
 8002bb6:	a33c      	add	r3, pc, #240	; (adr r3, 8002ca8 <temperature+0x1a0>)
 8002bb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bbc:	f7fd fc88 	bl	80004d0 <__aeabi_dmul>
 8002bc0:	4602      	mov	r2, r0
 8002bc2:	460b      	mov	r3, r1
 8002bc4:	4630      	mov	r0, r6
 8002bc6:	4639      	mov	r1, r7
 8002bc8:	f7fd fad0 	bl	800016c <__adddf3>
 8002bcc:	4606      	mov	r6, r0
 8002bce:	460f      	mov	r7, r1
  rpoly *= Rt;  // ^3
 8002bd0:	4620      	mov	r0, r4
 8002bd2:	4629      	mov	r1, r5
 8002bd4:	f7fe f8d2 	bl	8000d7c <__aeabi_fmul>
  temp += 2.5859e-3 * rpoly;
 8002bd8:	4639      	mov	r1, r7
  rpoly *= Rt;  // ^3
 8002bda:	4605      	mov	r5, r0
  temp += 2.5859e-3 * rpoly;
 8002bdc:	4630      	mov	r0, r6
 8002bde:	f7fd ff6f 	bl	8000ac0 <__aeabi_d2f>
  temp -= 4.8260e-6 * rpoly;
 8002be2:	f7fd fc21 	bl	8000428 <__aeabi_f2d>
 8002be6:	4606      	mov	r6, r0
 8002be8:	4628      	mov	r0, r5
 8002bea:	460f      	mov	r7, r1
 8002bec:	f7fd fc1c 	bl	8000428 <__aeabi_f2d>
 8002bf0:	a32f      	add	r3, pc, #188	; (adr r3, 8002cb0 <temperature+0x1a8>)
 8002bf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bf6:	f7fd fc6b 	bl	80004d0 <__aeabi_dmul>
 8002bfa:	4602      	mov	r2, r0
 8002bfc:	460b      	mov	r3, r1
 8002bfe:	4630      	mov	r0, r6
 8002c00:	4639      	mov	r1, r7
 8002c02:	f7fd fab1 	bl	8000168 <__aeabi_dsub>
 8002c06:	4606      	mov	r6, r0
 8002c08:	460f      	mov	r7, r1
  rpoly *= Rt;  // ^4
 8002c0a:	4620      	mov	r0, r4
 8002c0c:	4629      	mov	r1, r5
 8002c0e:	f7fe f8b5 	bl	8000d7c <__aeabi_fmul>
  temp -= 4.8260e-6 * rpoly;
 8002c12:	4639      	mov	r1, r7
  rpoly *= Rt;  // ^4
 8002c14:	4605      	mov	r5, r0
  temp -= 4.8260e-6 * rpoly;
 8002c16:	4630      	mov	r0, r6
 8002c18:	f7fd ff52 	bl	8000ac0 <__aeabi_d2f>
  temp -= 2.8183e-8 * rpoly;
 8002c1c:	f7fd fc04 	bl	8000428 <__aeabi_f2d>
 8002c20:	4606      	mov	r6, r0
 8002c22:	4628      	mov	r0, r5
 8002c24:	460f      	mov	r7, r1
 8002c26:	f7fd fbff 	bl	8000428 <__aeabi_f2d>
 8002c2a:	a323      	add	r3, pc, #140	; (adr r3, 8002cb8 <temperature+0x1b0>)
 8002c2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c30:	f7fd fc4e 	bl	80004d0 <__aeabi_dmul>
 8002c34:	4602      	mov	r2, r0
 8002c36:	460b      	mov	r3, r1
 8002c38:	4630      	mov	r0, r6
 8002c3a:	4639      	mov	r1, r7
 8002c3c:	f7fd fa94 	bl	8000168 <__aeabi_dsub>
 8002c40:	4606      	mov	r6, r0
 8002c42:	460f      	mov	r7, r1
  rpoly *= Rt;  // ^5
 8002c44:	4620      	mov	r0, r4
 8002c46:	4629      	mov	r1, r5
 8002c48:	f7fe f898 	bl	8000d7c <__aeabi_fmul>
  temp += 1.5243e-10 * rpoly;
 8002c4c:	f7fd fbec 	bl	8000428 <__aeabi_f2d>
 8002c50:	a31b      	add	r3, pc, #108	; (adr r3, 8002cc0 <temperature+0x1b8>)
 8002c52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c56:	f7fd fc3b 	bl	80004d0 <__aeabi_dmul>
 8002c5a:	4604      	mov	r4, r0
 8002c5c:	460d      	mov	r5, r1
  temp -= 2.8183e-8 * rpoly;
 8002c5e:	4630      	mov	r0, r6
 8002c60:	4639      	mov	r1, r7
 8002c62:	f7fd ff2d 	bl	8000ac0 <__aeabi_d2f>
  temp += 1.5243e-10 * rpoly;
 8002c66:	f7fd fbdf 	bl	8000428 <__aeabi_f2d>
 8002c6a:	4602      	mov	r2, r0
 8002c6c:	460b      	mov	r3, r1
 8002c6e:	4620      	mov	r0, r4
 8002c70:	4629      	mov	r1, r5
 8002c72:	f7fd fa7b 	bl	800016c <__adddf3>
 8002c76:	f7fd ff23 	bl	8000ac0 <__aeabi_d2f>
 8002c7a:	4604      	mov	r4, r0

  return temp;
}
 8002c7c:	4620      	mov	r0, r4
 8002c7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002c80:	ee19ce88 	.word	0xee19ce88
 8002c84:	bec360af 	.word	0xbec360af
 8002c88:	40000000 	.word	0x40000000
 8002c8c:	3f700226 	.word	0x3f700226
 8002c90:	e0000000 	.word	0xe0000000
 8002c94:	beb360af 	.word	0xbeb360af
 8002c98:	5dcc63f1 	.word	0x5dcc63f1
 8002c9c:	4001c84b 	.word	0x4001c84b
 8002ca0:	e0000000 	.word	0xe0000000
 8002ca4:	406e40a3 	.word	0x406e40a3
 8002ca8:	7dc882bb 	.word	0x7dc882bb
 8002cac:	3f652f06 	.word	0x3f652f06
 8002cb0:	c766c293 	.word	0xc766c293
 8002cb4:	3ed43de0 	.word	0x3ed43de0
 8002cb8:	513156ce 	.word	0x513156ce
 8002cbc:	3e5e42e2 	.word	0x3e5e42e2
 8002cc0:	61e4fa3e 	.word	0x61e4fa3e
 8002cc4:	3de4f327 	.word	0x3de4f327
 8002cc8:	37938317 	.word	0x37938317
 8002ccc:	42c80000 	.word	0x42c80000

08002cd0 <MAX31865_readTemp>:

float MAX31865_readTemp()
{
 8002cd0:	b507      	push	{r0, r1, r2, lr}
	MAX31865_write(0, 0xB2);
 8002cd2:	21b2      	movs	r1, #178	; 0xb2
 8002cd4:	2000      	movs	r0, #0
 8002cd6:	f7ff fef5 	bl	8002ac4 <MAX31865_write>
	HAL_Delay(100);
 8002cda:	2064      	movs	r0, #100	; 0x64
 8002cdc:	f7fe fa5c 	bl	8001198 <HAL_Delay>

    // Read data from max31865 data registers
    uint8_t max3[2];
    MAX31865_read(MAX31856_RTDMSB_REG, max3, 2);
 8002ce0:	a901      	add	r1, sp, #4
 8002ce2:	2202      	movs	r2, #2
 8002ce4:	2001      	movs	r0, #1
 8002ce6:	f7ff fec5 	bl	8002a74 <MAX31865_read>
 8002cea:	f8bd 0004 	ldrh.w	r0, [sp, #4]
 8002cee:	ba40      	rev16	r0, r0
    data |= max3[1];
    data >>= 1;
//  DBG_print("data=%02x \r\n",data);

    // Calculate the temperature from the measured resistance
    float temp = temperature(100, 430, (float) data );
 8002cf0:	f3c0 004e 	ubfx	r0, r0, #1, #15
 8002cf4:	f7fd ffea 	bl	8000ccc <__aeabi_ui2f>
 8002cf8:	4903      	ldr	r1, [pc, #12]	; (8002d08 <MAX31865_readTemp+0x38>)
 8002cfa:	4602      	mov	r2, r0
 8002cfc:	4803      	ldr	r0, [pc, #12]	; (8002d0c <MAX31865_readTemp+0x3c>)
 8002cfe:	f7ff ff03 	bl	8002b08 <temperature>

    return temp;
}
 8002d02:	b003      	add	sp, #12
 8002d04:	f85d fb04 	ldr.w	pc, [sp], #4
 8002d08:	43d70000 	.word	0x43d70000
 8002d0c:	42c80000 	.word	0x42c80000

08002d10 <HAL_UART_RxCpltCallback>:
uint8_t rx_buffer[128] = {0};
uint8_t version[] = "v1.0 \r\n";

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
	if(huart->Instance == USART2)
 8002d10:	6802      	ldr	r2, [r0, #0]
 8002d12:	4b0a      	ldr	r3, [pc, #40]	; (8002d3c <HAL_UART_RxCpltCallback+0x2c>)
 8002d14:	429a      	cmp	r2, r3
 8002d16:	d10c      	bne.n	8002d32 <HAL_UART_RxCpltCallback+0x22>
	{
		rx_buffer[rx_index++] = rx_data;
 8002d18:	4b09      	ldr	r3, [pc, #36]	; (8002d40 <HAL_UART_RxCpltCallback+0x30>)
 8002d1a:	781a      	ldrb	r2, [r3, #0]
 8002d1c:	1c51      	adds	r1, r2, #1
 8002d1e:	7019      	strb	r1, [r3, #0]
 8002d20:	4b08      	ldr	r3, [pc, #32]	; (8002d44 <HAL_UART_RxCpltCallback+0x34>)
 8002d22:	4909      	ldr	r1, [pc, #36]	; (8002d48 <HAL_UART_RxCpltCallback+0x38>)
 8002d24:	781b      	ldrb	r3, [r3, #0]
		if (rx_data == '\r') {
 8002d26:	2b0d      	cmp	r3, #13
		rx_buffer[rx_index++] = rx_data;
 8002d28:	548b      	strb	r3, [r1, r2]
			proceed_flag_1 = 1;
 8002d2a:	bf02      	ittt	eq
 8002d2c:	2201      	moveq	r2, #1
 8002d2e:	4b07      	ldreq	r3, [pc, #28]	; (8002d4c <HAL_UART_RxCpltCallback+0x3c>)
 8002d30:	701a      	strbeq	r2, [r3, #0]
		}
	}
	HAL_UART_Receive_IT(&huart2, &rx_data, 1);
 8002d32:	2201      	movs	r2, #1
 8002d34:	4903      	ldr	r1, [pc, #12]	; (8002d44 <HAL_UART_RxCpltCallback+0x34>)
 8002d36:	4806      	ldr	r0, [pc, #24]	; (8002d50 <HAL_UART_RxCpltCallback+0x40>)
 8002d38:	f7ff bab2 	b.w	80022a0 <HAL_UART_Receive_IT>
 8002d3c:	40004400 	.word	0x40004400
 8002d40:	2000028d 	.word	0x2000028d
 8002d44:	200003d8 	.word	0x200003d8
 8002d48:	2000020d 	.word	0x2000020d
 8002d4c:	2000020a 	.word	0x2000020a
 8002d50:	20000434 	.word	0x20000434

08002d54 <SystemClock_Config>:
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002d54:	f44f 3380 	mov.w	r3, #65536	; 0x10000
{
 8002d58:	b510      	push	{r4, lr}
 8002d5a:	b090      	sub	sp, #64	; 0x40
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002d5c:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002d5e:	2401      	movs	r4, #1
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002d60:	2300      	movs	r3, #0
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002d62:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002d64:	9406      	str	r4, [sp, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002d66:	930d      	str	r3, [sp, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002d68:	f7fe fbd0 	bl	800150c <HAL_RCC_OscConfig>
 8002d6c:	4601      	mov	r1, r0
 8002d6e:	b100      	cbz	r0, 8002d72 <SystemClock_Config+0x1e>
 8002d70:	e7fe      	b.n	8002d70 <SystemClock_Config+0x1c>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002d72:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002d74:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002d76:	9004      	str	r0, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002d78:	9005      	str	r0, [sp, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002d7a:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8002d7c:	9402      	str	r4, [sp, #8]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002d7e:	9301      	str	r3, [sp, #4]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002d80:	f7fe fd8c 	bl	800189c <HAL_RCC_ClockConfig>
 8002d84:	4604      	mov	r4, r0
 8002d86:	b100      	cbz	r0, 8002d8a <SystemClock_Config+0x36>
 8002d88:	e7fe      	b.n	8002d88 <SystemClock_Config+0x34>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8002d8a:	f7fe fe2b 	bl	80019e4 <HAL_RCC_GetHCLKFreq>
 8002d8e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002d92:	fbb0 f0f3 	udiv	r0, r0, r3
 8002d96:	f7fe fa63 	bl	8001260 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8002d9a:	2004      	movs	r0, #4
 8002d9c:	f7fe fa76 	bl	800128c <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8002da0:	4622      	mov	r2, r4
 8002da2:	4621      	mov	r1, r4
 8002da4:	f04f 30ff 	mov.w	r0, #4294967295
 8002da8:	f7fe fa1a 	bl	80011e0 <HAL_NVIC_SetPriority>
}
 8002dac:	b010      	add	sp, #64	; 0x40
 8002dae:	bd10      	pop	{r4, pc}

08002db0 <main>:
{
 8002db0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002db4:	b0b7      	sub	sp, #220	; 0xdc
  HAL_Init();
 8002db6:	f7fe f9cb 	bl	8001150 <HAL_Init>
  SystemClock_Config();
 8002dba:	f7ff ffcb 	bl	8002d54 <SystemClock_Config>
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002dbe:	4bb9      	ldr	r3, [pc, #740]	; (80030a4 <main+0x2f4>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8002dc0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002dc4:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8002dc6:	48b8      	ldr	r0, [pc, #736]	; (80030a8 <main+0x2f8>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002dc8:	f042 0220 	orr.w	r2, r2, #32
 8002dcc:	619a      	str	r2, [r3, #24]
 8002dce:	699a      	ldr	r2, [r3, #24]
  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin : PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002dd0:	2601      	movs	r6, #1
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002dd2:	f002 0220 	and.w	r2, r2, #32
 8002dd6:	9206      	str	r2, [sp, #24]
 8002dd8:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002dda:	699a      	ldr	r2, [r3, #24]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002ddc:	f44f 7582 	mov.w	r5, #260	; 0x104
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002de0:	f042 0204 	orr.w	r2, r2, #4
 8002de4:	619a      	str	r2, [r3, #24]
 8002de6:	699a      	ldr	r2, [r3, #24]
 8002de8:	f002 0204 	and.w	r2, r2, #4
 8002dec:	9207      	str	r2, [sp, #28]
 8002dee:	9a07      	ldr	r2, [sp, #28]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002df0:	699a      	ldr	r2, [r3, #24]
 8002df2:	f042 0208 	orr.w	r2, r2, #8
 8002df6:	619a      	str	r2, [r3, #24]
 8002df8:	699b      	ldr	r3, [r3, #24]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8002dfa:	2201      	movs	r2, #1
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002dfc:	f003 0308 	and.w	r3, r3, #8
 8002e00:	9308      	str	r3, [sp, #32]
 8002e02:	9b08      	ldr	r3, [sp, #32]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8002e04:	f7fe fb7c 	bl	8001500 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8002e08:	2200      	movs	r2, #0
 8002e0a:	f44f 7140 	mov.w	r1, #768	; 0x300
 8002e0e:	48a7      	ldr	r0, [pc, #668]	; (80030ac <main+0x2fc>)
 8002e10:	f7fe fb76 	bl	8001500 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002e14:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002e18:	9316      	str	r3, [sp, #88]	; 0x58
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002e1a:	2303      	movs	r3, #3
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e1c:	a916      	add	r1, sp, #88	; 0x58
 8002e1e:	48a2      	ldr	r0, [pc, #648]	; (80030a8 <main+0x2f8>)
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002e20:	9319      	str	r3, [sp, #100]	; 0x64
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e22:	9617      	str	r6, [sp, #92]	; 0x5c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e24:	f7fe fa8c 	bl	8001340 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002e28:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002e2c:	9316      	str	r3, [sp, #88]	; 0x58
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e2e:	2302      	movs	r3, #2
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e30:	489e      	ldr	r0, [pc, #632]	; (80030ac <main+0x2fc>)
 8002e32:	a916      	add	r1, sp, #88	; 0x58
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e34:	9319      	str	r3, [sp, #100]	; 0x64
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e36:	9617      	str	r6, [sp, #92]	; 0x5c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e38:	f7fe fa82 	bl	8001340 <HAL_GPIO_Init>
  hspi1.Instance = SPI1;
 8002e3c:	489c      	ldr	r0, [pc, #624]	; (80030b0 <main+0x300>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002e3e:	4b9d      	ldr	r3, [pc, #628]	; (80030b4 <main+0x304>)
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002e40:	f44f 7200 	mov.w	r2, #512	; 0x200
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002e44:	e880 0028 	stmia.w	r0, {r3, r5}
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002e48:	2300      	movs	r3, #0
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002e4a:	6182      	str	r2, [r0, #24]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002e4c:	6083      	str	r3, [r0, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002e4e:	60c3      	str	r3, [r0, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002e50:	6103      	str	r3, [r0, #16]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8002e52:	2238      	movs	r2, #56	; 0x38
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002e54:	6203      	str	r3, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002e56:	6243      	str	r3, [r0, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002e58:	6283      	str	r3, [r0, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002e5a:	230a      	movs	r3, #10
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002e5c:	6146      	str	r6, [r0, #20]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8002e5e:	61c2      	str	r2, [r0, #28]
  hspi1.Init.CRCPolynomial = 10;
 8002e60:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002e62:	f7ff f884 	bl	8001f6e <HAL_SPI_Init>
 8002e66:	b100      	cbz	r0, 8002e6a <main+0xba>
 8002e68:	e7fe      	b.n	8002e68 <main+0xb8>
  huart2.Init.BaudRate = 9600;
 8002e6a:	f44f 5316 	mov.w	r3, #9600	; 0x2580
  huart2.Instance = USART2;
 8002e6e:	4d92      	ldr	r5, [pc, #584]	; (80030b8 <main+0x308>)
  huart2.Init.BaudRate = 9600;
 8002e70:	4a92      	ldr	r2, [pc, #584]	; (80030bc <main+0x30c>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002e72:	60a8      	str	r0, [r5, #8]
  huart2.Init.BaudRate = 9600;
 8002e74:	e885 000c 	stmia.w	r5, {r2, r3}
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002e78:	230c      	movs	r3, #12
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002e7a:	60e8      	str	r0, [r5, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002e7c:	6128      	str	r0, [r5, #16]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002e7e:	61a8      	str	r0, [r5, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002e80:	61e8      	str	r0, [r5, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002e82:	4628      	mov	r0, r5
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002e84:	616b      	str	r3, [r5, #20]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002e86:	f7ff f981 	bl	800218c <HAL_UART_Init>
 8002e8a:	4604      	mov	r4, r0
 8002e8c:	b100      	cbz	r0, 8002e90 <main+0xe0>
 8002e8e:	e7fe      	b.n	8002e8e <main+0xde>
  DBG_setup(printchar);
 8002e90:	488b      	ldr	r0, [pc, #556]	; (80030c0 <main+0x310>)
 8002e92:	f7ff fc7b 	bl	800278c <DBG_setup>
  HAL_UART_Receive_IT(&huart2, &rx_data, 1);
 8002e96:	4632      	mov	r2, r6
 8002e98:	4628      	mov	r0, r5
 8002e9a:	498a      	ldr	r1, [pc, #552]	; (80030c4 <main+0x314>)
 8002e9c:	f7ff fa00 	bl	80022a0 <HAL_UART_Receive_IT>
	uint32_t Delay = 1000;	//Default 1s
 8002ea0:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
		  if (temp > 0 && temp < 850) {
 8002ea4:	f04f 0a00 	mov.w	sl, #0
	  DBG_print(rx_buffer);
 8002ea8:	4e87      	ldr	r6, [pc, #540]	; (80030c8 <main+0x318>)
	  if (proceed_flag_1 != 0) {
 8002eaa:	f8df 8260 	ldr.w	r8, [pc, #608]	; 800310c <main+0x35c>
	  DBG_print(rx_buffer);
 8002eae:	4630      	mov	r0, r6
 8002eb0:	f7ff fc7c 	bl	80027ac <DBG_print>
	  if (proceed_flag_1 != 0) {
 8002eb4:	f898 3000 	ldrb.w	r3, [r8]
 8002eb8:	4f84      	ldr	r7, [pc, #528]	; (80030cc <main+0x31c>)
 8002eba:	b19b      	cbz	r3, 8002ee4 <main+0x134>
		  if (result=compareChecksum(rx_buffer) != 0 ) {
 8002ebc:	4630      	mov	r0, r6
 8002ebe:	f7ff fb71 	bl	80025a4 <compareChecksum>
			  	DBG_print("Data: %s \r\n", s.data);
 8002ec2:	4983      	ldr	r1, [pc, #524]	; (80030d0 <main+0x320>)
		  if (result=compareChecksum(rx_buffer) != 0 ) {
 8002ec4:	2800      	cmp	r0, #0
 8002ec6:	f000 80c2 	beq.w	800304e <main+0x29e>
			  	DBG_print("Data: %s \r\n", s.data);
 8002eca:	4882      	ldr	r0, [pc, #520]	; (80030d4 <main+0x324>)
 8002ecc:	f7ff fc6e 	bl	80027ac <DBG_print>
				DBG_print(" True Data \r\n");
 8002ed0:	4881      	ldr	r0, [pc, #516]	; (80030d8 <main+0x328>)
 8002ed2:	f7ff fc6b 	bl	80027ac <DBG_print>
				proceed_flag = 1;
 8002ed6:	2301      	movs	r3, #1
 8002ed8:	4a80      	ldr	r2, [pc, #512]	; (80030dc <main+0x32c>)
				proceed_flag_2 = 1;
 8002eda:	703b      	strb	r3, [r7, #0]
				proceed_flag = 1;
 8002edc:	7013      	strb	r3, [r2, #0]
		  proceed_flag_1 = 0;
 8002ede:	2300      	movs	r3, #0
 8002ee0:	f888 3000 	strb.w	r3, [r8]
	  if (proceed_flag_2 != 0) {
 8002ee4:	783b      	ldrb	r3, [r7, #0]
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d040      	beq.n	8002f6c <main+0x1bc>
		  memset(lhs, 0, 128);
 8002eea:	2280      	movs	r2, #128	; 0x80
 8002eec:	2100      	movs	r1, #0
 8002eee:	a816      	add	r0, sp, #88	; 0x58
 8002ef0:	f000 fabf 	bl	8003472 <memset>
		  memset(rhs, 0, 50);
 8002ef4:	2232      	movs	r2, #50	; 0x32
 8002ef6:	2100      	movs	r1, #0
 8002ef8:	a809      	add	r0, sp, #36	; 0x24
 8002efa:	f000 faba 	bl	8003472 <memset>
		  for (uint8_t k=0; k < strlen(rx_buffer); k++)
 8002efe:	4630      	mov	r0, r6
 8002f00:	f7fd f926 	bl	8000150 <strlen>
 8002f04:	2500      	movs	r5, #0
 8002f06:	4680      	mov	r8, r0
				if (strncmp(&rx_buffer[k], "ATEMP", 5) == 0) {
 8002f08:	f8df 9204 	ldr.w	r9, [pc, #516]	; 8003110 <main+0x360>
		  for (uint8_t k=0; k < strlen(rx_buffer); k++)
 8002f0c:	4545      	cmp	r5, r8
 8002f0e:	4628      	mov	r0, r5
 8002f10:	d213      	bcs.n	8002f3a <main+0x18a>
				count++;
 8002f12:	3501      	adds	r5, #1
				if (strncmp(&rx_buffer[k], "ATEMP", 5) == 0) {
 8002f14:	2205      	movs	r2, #5
 8002f16:	4649      	mov	r1, r9
 8002f18:	4430      	add	r0, r6
				count++;
 8002f1a:	b2ed      	uxtb	r5, r5
				if (strncmp(&rx_buffer[k], "ATEMP", 5) == 0) {
 8002f1c:	f000 faee 	bl	80034fc <strncmp>
 8002f20:	2800      	cmp	r0, #0
 8002f22:	d1f3      	bne.n	8002f0c <main+0x15c>
					for (uint8_t i=count; rx_buffer[i] != '\n'; i++)
 8002f24:	eba5 0804 	sub.w	r8, r5, r4
						memcpy(lhs, rx_buffer+(count-1), index);
 8002f28:	3d01      	subs	r5, #1
 8002f2a:	4435      	add	r5, r6
					for (uint8_t i=count; rx_buffer[i] != '\n'; i++)
 8002f2c:	eb04 0308 	add.w	r3, r4, r8
 8002f30:	b2db      	uxtb	r3, r3
 8002f32:	5cf3      	ldrb	r3, [r6, r3]
 8002f34:	2b0a      	cmp	r3, #10
 8002f36:	f040 8094 	bne.w	8003062 <main+0x2b2>
	  	for (uint8_t j=1; lhs[j] != 0; j++)
 8002f3a:	2501      	movs	r5, #1
 8002f3c:	ab36      	add	r3, sp, #216	; 0xd8
 8002f3e:	442b      	add	r3, r5
 8002f40:	f813 3c80 	ldrb.w	r3, [r3, #-128]
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	f040 8094 	bne.w	8003072 <main+0x2c2>
	  	Time = atol (rhs); //Doi sang kieu so nguyen
 8002f4a:	a809      	add	r0, sp, #36	; 0x24
 8002f4c:	f000 fa5d 	bl	800340a <atol>
 8002f50:	4605      	mov	r5, r0
		DBG_print("Time=%d \r\n",Time);
 8002f52:	4601      	mov	r1, r0
 8002f54:	4862      	ldr	r0, [pc, #392]	; (80030e0 <main+0x330>)
 8002f56:	f7ff fc29 	bl	80027ac <DBG_print>
		if (Time == 0)
 8002f5a:	2d00      	cmp	r5, #0
 8002f5c:	f040 80dc 	bne.w	8003118 <main+0x368>
			proceed_flag = 0;
 8002f60:	4b5e      	ldr	r3, [pc, #376]	; (80030dc <main+0x32c>)
 8002f62:	701d      	strb	r5, [r3, #0]
			Delay = 1000;
 8002f64:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
		proceed_flag_2 = 0;
 8002f68:	2300      	movs	r3, #0
 8002f6a:	703b      	strb	r3, [r7, #0]
	  if (proceed_flag != 0)
 8002f6c:	4b5b      	ldr	r3, [pc, #364]	; (80030dc <main+0x32c>)
 8002f6e:	781b      	ldrb	r3, [r3, #0]
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d061      	beq.n	8003038 <main+0x288>
		  float temp = MAX31865_readTemp();
 8002f74:	f7ff feac 	bl	8002cd0 <MAX31865_readTemp>
		  if (temp > 0 && temp < 850) {
 8002f78:	4651      	mov	r1, sl
		  float temp = MAX31865_readTemp();
 8002f7a:	4681      	mov	r9, r0
		  if (temp > 0 && temp < 850) {
 8002f7c:	f7fe f8ba 	bl	80010f4 <__aeabi_fcmpgt>
 8002f80:	f8df 8190 	ldr.w	r8, [pc, #400]	; 8003114 <main+0x364>
 8002f84:	2800      	cmp	r0, #0
 8002f86:	f000 80cc 	beq.w	8003122 <main+0x372>
 8002f8a:	4956      	ldr	r1, [pc, #344]	; (80030e4 <main+0x334>)
 8002f8c:	4648      	mov	r0, r9
 8002f8e:	f7fe f893 	bl	80010b8 <__aeabi_fcmplt>
 8002f92:	2800      	cmp	r0, #0
 8002f94:	f000 80c5 	beq.w	8003122 <main+0x372>
			  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);	//Led Do sang
 8002f98:	2201      	movs	r2, #1
 8002f9a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002f9e:	4843      	ldr	r0, [pc, #268]	; (80030ac <main+0x2fc>)
 8002fa0:	f7fe faae 	bl	8001500 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);	//Led Xanh tat
 8002fa4:	2200      	movs	r2, #0
			  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);	//Led Xanh sang
 8002fa6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002faa:	4840      	ldr	r0, [pc, #256]	; (80030ac <main+0x2fc>)
 8002fac:	f7fe faa8 	bl	8001500 <HAL_GPIO_WritePin>
			  proceed_flag_3 = 1;
 8002fb0:	2301      	movs	r3, #1
			  proceed_flag_3 = 0;
 8002fb2:	f888 3000 	strb.w	r3, [r8]
		  if (proceed_flag_3 == 1) {
 8002fb6:	f898 3000 	ldrb.w	r3, [r8]
 8002fba:	2b01      	cmp	r3, #1
 8002fbc:	d13c      	bne.n	8003038 <main+0x288>
			  memset(A.checksum, 0, 2);
 8002fbe:	f04f 0b00 	mov.w	fp, #0
 8002fc2:	4f49      	ldr	r7, [pc, #292]	; (80030e8 <main+0x338>)
			  memset(A.readData, 0, 128);
 8002fc4:	2280      	movs	r2, #128	; 0x80
 8002fc6:	2100      	movs	r1, #0
 8002fc8:	4848      	ldr	r0, [pc, #288]	; (80030ec <main+0x33c>)
 8002fca:	f000 fa52 	bl	8003472 <memset>
			  memset(A.Convert, 0, 50);
 8002fce:	2232      	movs	r2, #50	; 0x32
 8002fd0:	2100      	movs	r1, #0
 8002fd2:	4847      	ldr	r0, [pc, #284]	; (80030f0 <main+0x340>)
 8002fd4:	f000 fa4d 	bl	8003472 <memset>
			  SL_double2s(temp, sizeof(A.Convert), A.Convert);
 8002fd8:	4648      	mov	r0, r9
			  memset(A.checksum, 0, 2);
 8002fda:	f8a7 b000 	strh.w	fp, [r7]
			  SL_double2s(temp, sizeof(A.Convert), A.Convert);
 8002fde:	f7fd fa23 	bl	8000428 <__aeabi_f2d>
 8002fe2:	1cbb      	adds	r3, r7, #2
 8002fe4:	2232      	movs	r2, #50	; 0x32
 8002fe6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002fea:	f000 f985 	bl	80032f8 <SL_double2s>
			  count1 = strlen(A.Convert);
 8002fee:	1cb8      	adds	r0, r7, #2
 8002ff0:	f7fd f8ae 	bl	8000150 <strlen>
			  memcpy(string + 6, A.Convert, count1);
 8002ff4:	4b3f      	ldr	r3, [pc, #252]	; (80030f4 <main+0x344>)
 8002ff6:	fa5f f980 	uxtb.w	r9, r0
 8002ffa:	464a      	mov	r2, r9
 8002ffc:	1cb9      	adds	r1, r7, #2
 8002ffe:	1d98      	adds	r0, r3, #6
 8003000:	9305      	str	r3, [sp, #20]
 8003002:	f000 fa2b 	bl	800345c <memcpy>
			  memcpy(string + count1 + 6, "*\r\n", 3);
 8003006:	4a3c      	ldr	r2, [pc, #240]	; (80030f8 <main+0x348>)
 8003008:	9b05      	ldr	r3, [sp, #20]
 800300a:	8810      	ldrh	r0, [r2, #0]
 800300c:	f109 0906 	add.w	r9, r9, #6
 8003010:	7892      	ldrb	r2, [r2, #2]
 8003012:	eb03 0109 	add.w	r1, r3, r9
 8003016:	f823 0009 	strh.w	r0, [r3, r9]
 800301a:	708a      	strb	r2, [r1, #2]
			  valueChecksum(string, A.readData, A.checksum);
 800301c:	4618      	mov	r0, r3
 800301e:	463a      	mov	r2, r7
 8003020:	f1a7 0180 	sub.w	r1, r7, #128	; 0x80
 8003024:	f7ff fa76 	bl	8002514 <valueChecksum>
				 DBG_print("$TEMP,%f*%s \r\n", temp, A.checksum);
 8003028:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800302c:	9700      	str	r7, [sp, #0]
 800302e:	4833      	ldr	r0, [pc, #204]	; (80030fc <main+0x34c>)
 8003030:	f7ff fbbc 	bl	80027ac <DBG_print>
			  proceed_flag_3 = 0;
 8003034:	f888 b000 	strb.w	fp, [r8]
	  rx_index = 0;
 8003038:	2100      	movs	r1, #0
 800303a:	4b31      	ldr	r3, [pc, #196]	; (8003100 <main+0x350>)
	  memset(rx_buffer, 0, 128);
 800303c:	2280      	movs	r2, #128	; 0x80
 800303e:	4630      	mov	r0, r6
	  rx_index = 0;
 8003040:	7019      	strb	r1, [r3, #0]
	  memset(rx_buffer, 0, 128);
 8003042:	f000 fa16 	bl	8003472 <memset>
	  HAL_Delay(Delay);
 8003046:	4628      	mov	r0, r5
 8003048:	f7fe f8a6 	bl	8001198 <HAL_Delay>
	  DBG_print(rx_buffer);
 800304c:	e72d      	b.n	8002eaa <main+0xfa>
				DBG_print("Data: %s \r\n", s.data);
 800304e:	4821      	ldr	r0, [pc, #132]	; (80030d4 <main+0x324>)
 8003050:	f7ff fbac 	bl	80027ac <DBG_print>
				DBG_print(s.CheckXOR);
 8003054:	482b      	ldr	r0, [pc, #172]	; (8003104 <main+0x354>)
 8003056:	f7ff fba9 	bl	80027ac <DBG_print>
				DBG_print(" False Data \r\n");
 800305a:	482b      	ldr	r0, [pc, #172]	; (8003108 <main+0x358>)
 800305c:	f7ff fba6 	bl	80027ac <DBG_print>
 8003060:	e73d      	b.n	8002ede <main+0x12e>
						index ++;
 8003062:	3401      	adds	r4, #1
 8003064:	b2e4      	uxtb	r4, r4
						memcpy(lhs, rx_buffer+(count-1), index);
 8003066:	4622      	mov	r2, r4
 8003068:	4629      	mov	r1, r5
 800306a:	a816      	add	r0, sp, #88	; 0x58
 800306c:	f000 f9f6 	bl	800345c <memcpy>
 8003070:	e75c      	b.n	8002f2c <main+0x17c>
			if (lhs[j] == ',')
 8003072:	2b2c      	cmp	r3, #44	; 0x2c
 8003074:	d111      	bne.n	800309a <main+0x2ea>
 8003076:	2200      	movs	r2, #0
				for (uint8_t m=j; lhs[m] != '*'; m++)
 8003078:	18ab      	adds	r3, r5, r2
 800307a:	b2db      	uxtb	r3, r3
 800307c:	a836      	add	r0, sp, #216	; 0xd8
 800307e:	4403      	add	r3, r0
 8003080:	f813 3c80 	ldrb.w	r3, [r3, #-128]
 8003084:	1c51      	adds	r1, r2, #1
 8003086:	2b2a      	cmp	r3, #42	; 0x2a
 8003088:	d10a      	bne.n	80030a0 <main+0x2f0>
				memcpy(rhs, lhs + (j + 1), dem - 1);
 800308a:	b2d2      	uxtb	r2, r2
 800308c:	1c69      	adds	r1, r5, #1
 800308e:	ab16      	add	r3, sp, #88	; 0x58
 8003090:	3a01      	subs	r2, #1
 8003092:	4419      	add	r1, r3
 8003094:	a809      	add	r0, sp, #36	; 0x24
 8003096:	f000 f9e1 	bl	800345c <memcpy>
	  	for (uint8_t j=1; lhs[j] != 0; j++)
 800309a:	3501      	adds	r5, #1
 800309c:	b2ed      	uxtb	r5, r5
 800309e:	e74d      	b.n	8002f3c <main+0x18c>
 80030a0:	460a      	mov	r2, r1
 80030a2:	e7e9      	b.n	8003078 <main+0x2c8>
 80030a4:	40021000 	.word	0x40021000
 80030a8:	40010800 	.word	0x40010800
 80030ac:	40010c00 	.word	0x40010c00
 80030b0:	200003dc 	.word	0x200003dc
 80030b4:	40013000 	.word	0x40013000
 80030b8:	20000434 	.word	0x20000434
 80030bc:	40004400 	.word	0x40004400
 80030c0:	08002a2d 	.word	0x08002a2d
 80030c4:	200003d8 	.word	0x200003d8
 80030c8:	2000020d 	.word	0x2000020d
 80030cc:	2000020b 	.word	0x2000020b
 80030d0:	200002a0 	.word	0x200002a0
 80030d4:	080040dc 	.word	0x080040dc
 80030d8:	080040e8 	.word	0x080040e8
 80030dc:	20000209 	.word	0x20000209
 80030e0:	0800410b 	.word	0x0800410b
 80030e4:	44548000 	.word	0x44548000
 80030e8:	200003a4 	.word	0x200003a4
 80030ec:	20000324 	.word	0x20000324
 80030f0:	200003a6 	.word	0x200003a6
 80030f4:	20000008 	.word	0x20000008
 80030f8:	08004122 	.word	0x08004122
 80030fc:	08004126 	.word	0x08004126
 8003100:	2000028d 	.word	0x2000028d
 8003104:	20000320 	.word	0x20000320
 8003108:	080040f6 	.word	0x080040f6
 800310c:	2000020a 	.word	0x2000020a
 8003110:	08004105 	.word	0x08004105
 8003114:	2000020c 	.word	0x2000020c
			DBG_print("Delay=%d \r\n",Delay);
 8003118:	4629      	mov	r1, r5
 800311a:	4812      	ldr	r0, [pc, #72]	; (8003164 <main+0x3b4>)
 800311c:	f7ff fb46 	bl	80027ac <DBG_print>
 8003120:	e722      	b.n	8002f68 <main+0x1b8>
		  } else if (temp > -200 && temp < 0) {
 8003122:	4911      	ldr	r1, [pc, #68]	; (8003168 <main+0x3b8>)
 8003124:	4648      	mov	r0, r9
 8003126:	f7fd ffe5 	bl	80010f4 <__aeabi_fcmpgt>
 800312a:	b160      	cbz	r0, 8003146 <main+0x396>
 800312c:	4651      	mov	r1, sl
 800312e:	4648      	mov	r0, r9
 8003130:	f7fd ffc2 	bl	80010b8 <__aeabi_fcmplt>
 8003134:	b138      	cbz	r0, 8003146 <main+0x396>
			  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);	//Led Do tat
 8003136:	2200      	movs	r2, #0
 8003138:	f44f 7180 	mov.w	r1, #256	; 0x100
 800313c:	480b      	ldr	r0, [pc, #44]	; (800316c <main+0x3bc>)
 800313e:	f7fe f9df 	bl	8001500 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);	//Led Xanh sang
 8003142:	2201      	movs	r2, #1
 8003144:	e72f      	b.n	8002fa6 <main+0x1f6>
			  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 8003146:	2200      	movs	r2, #0
 8003148:	f44f 7180 	mov.w	r1, #256	; 0x100
 800314c:	4807      	ldr	r0, [pc, #28]	; (800316c <main+0x3bc>)
 800314e:	f7fe f9d7 	bl	8001500 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 8003152:	2200      	movs	r2, #0
 8003154:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003158:	4804      	ldr	r0, [pc, #16]	; (800316c <main+0x3bc>)
 800315a:	f7fe f9d1 	bl	8001500 <HAL_GPIO_WritePin>
			  proceed_flag_3 = 0;
 800315e:	2300      	movs	r3, #0
 8003160:	e727      	b.n	8002fb2 <main+0x202>
 8003162:	bf00      	nop
 8003164:	08004116 	.word	0x08004116
 8003168:	c3480000 	.word	0xc3480000
 800316c:	40010c00 	.word	0x40010c00

08003170 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8003170:	4b20      	ldr	r3, [pc, #128]	; (80031f4 <HAL_MspInit+0x84>)
{
 8003172:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_AFIO_CLK_ENABLE();
 8003174:	699a      	ldr	r2, [r3, #24]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003176:	2003      	movs	r0, #3
  __HAL_RCC_AFIO_CLK_ENABLE();
 8003178:	f042 0201 	orr.w	r2, r2, #1
 800317c:	619a      	str	r2, [r3, #24]
 800317e:	699b      	ldr	r3, [r3, #24]
 8003180:	f003 0301 	and.w	r3, r3, #1
 8003184:	9301      	str	r3, [sp, #4]
 8003186:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003188:	f7fe f818 	bl	80011bc <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 800318c:	2200      	movs	r2, #0
 800318e:	f06f 000b 	mvn.w	r0, #11
 8003192:	4611      	mov	r1, r2
 8003194:	f7fe f824 	bl	80011e0 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8003198:	2200      	movs	r2, #0
 800319a:	f06f 000a 	mvn.w	r0, #10
 800319e:	4611      	mov	r1, r2
 80031a0:	f7fe f81e 	bl	80011e0 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 80031a4:	2200      	movs	r2, #0
 80031a6:	f06f 0009 	mvn.w	r0, #9
 80031aa:	4611      	mov	r1, r2
 80031ac:	f7fe f818 	bl	80011e0 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 80031b0:	2200      	movs	r2, #0
 80031b2:	f06f 0004 	mvn.w	r0, #4
 80031b6:	4611      	mov	r1, r2
 80031b8:	f7fe f812 	bl	80011e0 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 80031bc:	2200      	movs	r2, #0
 80031be:	f06f 0003 	mvn.w	r0, #3
 80031c2:	4611      	mov	r1, r2
 80031c4:	f7fe f80c 	bl	80011e0 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 80031c8:	2200      	movs	r2, #0
 80031ca:	f06f 0001 	mvn.w	r0, #1
 80031ce:	4611      	mov	r1, r2
 80031d0:	f7fe f806 	bl	80011e0 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80031d4:	2200      	movs	r2, #0
 80031d6:	f04f 30ff 	mov.w	r0, #4294967295
 80031da:	4611      	mov	r1, r2
 80031dc:	f7fe f800 	bl	80011e0 <HAL_NVIC_SetPriority>

    /**NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
    */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80031e0:	4a05      	ldr	r2, [pc, #20]	; (80031f8 <HAL_MspInit+0x88>)
 80031e2:	6853      	ldr	r3, [r2, #4]
 80031e4:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80031e8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80031ec:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80031ee:	b003      	add	sp, #12
 80031f0:	f85d fb04 	ldr.w	pc, [sp], #4
 80031f4:	40021000 	.word	0x40021000
 80031f8:	40010000 	.word	0x40010000

080031fc <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80031fc:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hspi->Instance==SPI1)
 80031fe:	6802      	ldr	r2, [r0, #0]
 8003200:	4b15      	ldr	r3, [pc, #84]	; (8003258 <HAL_SPI_MspInit+0x5c>)
 8003202:	429a      	cmp	r2, r3
 8003204:	d124      	bne.n	8003250 <HAL_SPI_MspInit+0x54>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003206:	f503 4360 	add.w	r3, r3, #57344	; 0xe000
 800320a:	699a      	ldr	r2, [r3, #24]
    PB5     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800320c:	a902      	add	r1, sp, #8
    __HAL_RCC_SPI1_CLK_ENABLE();
 800320e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003212:	619a      	str	r2, [r3, #24]
 8003214:	699b      	ldr	r3, [r3, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003216:	4811      	ldr	r0, [pc, #68]	; (800325c <HAL_SPI_MspInit+0x60>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003218:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800321c:	9301      	str	r3, [sp, #4]
 800321e:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 8003220:	2328      	movs	r3, #40	; 0x28
 8003222:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003224:	2302      	movs	r3, #2
 8003226:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003228:	2303      	movs	r3, #3
 800322a:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800322c:	f7fe f888 	bl	8001340 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003230:	2310      	movs	r3, #16
 8003232:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003234:	2300      	movs	r3, #0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003236:	a902      	add	r1, sp, #8
 8003238:	4808      	ldr	r0, [pc, #32]	; (800325c <HAL_SPI_MspInit+0x60>)
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800323a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800323c:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800323e:	f7fe f87f 	bl	8001340 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_SPI1_ENABLE();
 8003242:	4a07      	ldr	r2, [pc, #28]	; (8003260 <HAL_SPI_MspInit+0x64>)
 8003244:	6853      	ldr	r3, [r2, #4]
 8003246:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800324a:	f043 0301 	orr.w	r3, r3, #1
 800324e:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8003250:	b007      	add	sp, #28
 8003252:	f85d fb04 	ldr.w	pc, [sp], #4
 8003256:	bf00      	nop
 8003258:	40013000 	.word	0x40013000
 800325c:	40010c00 	.word	0x40010c00
 8003260:	40010000 	.word	0x40010000

08003264 <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003264:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART2)
 8003266:	6802      	ldr	r2, [r0, #0]
 8003268:	4b16      	ldr	r3, [pc, #88]	; (80032c4 <HAL_UART_MspInit+0x60>)
{
 800326a:	b086      	sub	sp, #24
  if(huart->Instance==USART2)
 800326c:	429a      	cmp	r2, r3
 800326e:	d126      	bne.n	80032be <HAL_UART_MspInit+0x5a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003270:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 8003274:	69da      	ldr	r2, [r3, #28]
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003276:	a902      	add	r1, sp, #8
    __HAL_RCC_USART2_CLK_ENABLE();
 8003278:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800327c:	61da      	str	r2, [r3, #28]
 800327e:	69db      	ldr	r3, [r3, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003280:	4811      	ldr	r0, [pc, #68]	; (80032c8 <HAL_UART_MspInit+0x64>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8003282:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003286:	9301      	str	r3, [sp, #4]
 8003288:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800328a:	2304      	movs	r3, #4
 800328c:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800328e:	2302      	movs	r3, #2
 8003290:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003292:	2303      	movs	r3, #3
 8003294:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003296:	f7fe f853 	bl	8001340 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800329a:	2308      	movs	r3, #8
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800329c:	2400      	movs	r4, #0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800329e:	eb0d 0103 	add.w	r1, sp, r3
 80032a2:	4809      	ldr	r0, [pc, #36]	; (80032c8 <HAL_UART_MspInit+0x64>)
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80032a4:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80032a6:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032a8:	9404      	str	r4, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032aa:	f7fe f849 	bl	8001340 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80032ae:	2026      	movs	r0, #38	; 0x26
 80032b0:	4622      	mov	r2, r4
 80032b2:	4621      	mov	r1, r4
 80032b4:	f7fd ff94 	bl	80011e0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80032b8:	2026      	movs	r0, #38	; 0x26
 80032ba:	f7fd ffc5 	bl	8001248 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80032be:	b006      	add	sp, #24
 80032c0:	bd10      	pop	{r4, pc}
 80032c2:	bf00      	nop
 80032c4:	40004400 	.word	0x40004400
 80032c8:	40010800 	.word	0x40010800

080032cc <NMI_Handler>:
 80032cc:	4770      	bx	lr

080032ce <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 80032ce:	e7fe      	b.n	80032ce <HardFault_Handler>

080032d0 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 80032d0:	e7fe      	b.n	80032d0 <MemManage_Handler>

080032d2 <BusFault_Handler>:

/**
* @brief This function handles Prefetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 80032d2:	e7fe      	b.n	80032d2 <BusFault_Handler>

080032d4 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 80032d4:	e7fe      	b.n	80032d4 <UsageFault_Handler>

080032d6 <SVC_Handler>:
 80032d6:	4770      	bx	lr

080032d8 <DebugMon_Handler>:
 80032d8:	4770      	bx	lr

080032da <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 80032da:	4770      	bx	lr

080032dc <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 80032dc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80032de:	f7fd ff49 	bl	8001174 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80032e2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 80032e6:	f7fd bfde 	b.w	80012a6 <HAL_SYSTICK_IRQHandler>
	...

080032ec <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80032ec:	4801      	ldr	r0, [pc, #4]	; (80032f4 <USART2_IRQHandler+0x8>)
 80032ee:	f7ff b83f 	b.w	8002370 <HAL_UART_IRQHandler>
 80032f2:	bf00      	nop
 80032f4:	20000434 	.word	0x20000434

080032f8 <SL_double2s>:
 * 			s		|	OUT	|	output buffer 's'
 * Ret:	pointer to output buffer 's'.
 * Note: size should be larger than 11
 *----------------------------------------------------------------------------*/
U8 *SL_double2s(double input, U32 size, U8 *s)
{
 80032f8:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 80032fc:	4615      	mov	r5, r2
 80032fe:	461c      	mov	r4, r3
 8003300:	4689      	mov	r9, r1
 8003302:	4680      	mov	r8, r0
	int intg = 0;
	U16 len = 0;
	U32 dec = 0;

	intg = (int)input;
 8003304:	f7fd fb94 	bl	8000a30 <__aeabi_d2iz>
 8003308:	4606      	mov	r6, r0
	input -= intg;
 800330a:	f7fd f87b 	bl	8000404 <__aeabi_i2d>
 800330e:	4602      	mov	r2, r0
 8003310:	460b      	mov	r3, r1
 8003312:	4640      	mov	r0, r8
 8003314:	4649      	mov	r1, r9
 8003316:	f7fc ff27 	bl	8000168 <__aeabi_dsub>
	dec = (U32)(input * 1000000);
 800331a:	a313      	add	r3, pc, #76	; (adr r3, 8003368 <SL_double2s+0x70>)
 800331c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003320:	f7fd f8d6 	bl	80004d0 <__aeabi_dmul>
 8003324:	f7fd fbac 	bl	8000a80 <__aeabi_d2uiz>
	snprintf(s, size, "%d.%06lu", intg, dec);
 8003328:	4633      	mov	r3, r6
 800332a:	9000      	str	r0, [sp, #0]
 800332c:	4629      	mov	r1, r5
 800332e:	4a10      	ldr	r2, [pc, #64]	; (8003370 <SL_double2s+0x78>)
 8003330:	4620      	mov	r0, r4
 8003332:	f000 f8a7 	bl	8003484 <sniprintf>
	s[size - 1] = 0;
 8003336:	1963      	adds	r3, r4, r5
 8003338:	2500      	movs	r5, #0
	len = strlen(s);
 800333a:	4620      	mov	r0, r4
	s[size - 1] = 0;
 800333c:	f803 5c01 	strb.w	r5, [r3, #-1]
	len = strlen(s);
 8003340:	f7fc ff06 	bl	8000150 <strlen>
	for (U16 i = (len - 1); i > 0; i--)
 8003344:	3801      	subs	r0, #1
 8003346:	b280      	uxth	r0, r0
 8003348:	b918      	cbnz	r0, 8003352 <SL_double2s+0x5a>
			break;
		}
		s[i] = 0;
	}
	return s;
}
 800334a:	4620      	mov	r0, r4
 800334c:	b002      	add	sp, #8
 800334e:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
		if (s[i - 1] == '.')
 8003352:	1823      	adds	r3, r4, r0
 8003354:	f813 2c01 	ldrb.w	r2, [r3, #-1]
 8003358:	2a2e      	cmp	r2, #46	; 0x2e
 800335a:	d0f6      	beq.n	800334a <SL_double2s+0x52>
		else if (s[i] != '0')
 800335c:	5c22      	ldrb	r2, [r4, r0]
 800335e:	2a30      	cmp	r2, #48	; 0x30
 8003360:	d1f3      	bne.n	800334a <SL_double2s+0x52>
		s[i] = 0;
 8003362:	701d      	strb	r5, [r3, #0]
 8003364:	e7ee      	b.n	8003344 <SL_double2s+0x4c>
 8003366:	bf00      	nop
 8003368:	00000000 	.word	0x00000000
 800336c:	412e8480 	.word	0x412e8480
 8003370:	08004135 	.word	0x08004135

08003374 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8003374:	4b0f      	ldr	r3, [pc, #60]	; (80033b4 <SystemInit+0x40>)
 8003376:	681a      	ldr	r2, [r3, #0]
 8003378:	f042 0201 	orr.w	r2, r2, #1
 800337c:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 800337e:	6859      	ldr	r1, [r3, #4]
 8003380:	4a0d      	ldr	r2, [pc, #52]	; (80033b8 <SystemInit+0x44>)
 8003382:	400a      	ands	r2, r1
 8003384:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8003386:	681a      	ldr	r2, [r3, #0]
 8003388:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 800338c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003390:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003392:	681a      	ldr	r2, [r3, #0]
 8003394:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003398:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 800339a:	685a      	ldr	r2, [r3, #4]
 800339c:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 80033a0:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 80033a2:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80033a6:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80033a8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80033ac:	4b03      	ldr	r3, [pc, #12]	; (80033bc <SystemInit+0x48>)
 80033ae:	609a      	str	r2, [r3, #8]
 80033b0:	4770      	bx	lr
 80033b2:	bf00      	nop
 80033b4:	40021000 	.word	0x40021000
 80033b8:	f8ff0000 	.word	0xf8ff0000
 80033bc:	e000ed00 	.word	0xe000ed00

080033c0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80033c0:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80033c2:	e003      	b.n	80033cc <LoopCopyDataInit>

080033c4 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80033c4:	4b0b      	ldr	r3, [pc, #44]	; (80033f4 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80033c6:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80033c8:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80033ca:	3104      	adds	r1, #4

080033cc <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80033cc:	480a      	ldr	r0, [pc, #40]	; (80033f8 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80033ce:	4b0b      	ldr	r3, [pc, #44]	; (80033fc <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80033d0:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80033d2:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80033d4:	d3f6      	bcc.n	80033c4 <CopyDataInit>
  ldr r2, =_sbss
 80033d6:	4a0a      	ldr	r2, [pc, #40]	; (8003400 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80033d8:	e002      	b.n	80033e0 <LoopFillZerobss>

080033da <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80033da:	2300      	movs	r3, #0
  str r3, [r2], #4
 80033dc:	f842 3b04 	str.w	r3, [r2], #4

080033e0 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80033e0:	4b08      	ldr	r3, [pc, #32]	; (8003404 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80033e2:	429a      	cmp	r2, r3
  bcc FillZerobss
 80033e4:	d3f9      	bcc.n	80033da <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80033e6:	f7ff ffc5 	bl	8003374 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80033ea:	f000 f813 	bl	8003414 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80033ee:	f7ff fcdf 	bl	8002db0 <main>
  bx lr
 80033f2:	4770      	bx	lr
  ldr r3, =_sidata
 80033f4:	080042a4 	.word	0x080042a4
  ldr r0, =_sdata
 80033f8:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80033fc:	200001e8 	.word	0x200001e8
  ldr r2, =_sbss
 8003400:	200001e8 	.word	0x200001e8
  ldr r3, = _ebss
 8003404:	20000478 	.word	0x20000478

08003408 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003408:	e7fe      	b.n	8003408 <ADC1_2_IRQHandler>

0800340a <atol>:
 800340a:	220a      	movs	r2, #10
 800340c:	2100      	movs	r1, #0
 800340e:	f000 b907 	b.w	8003620 <strtol>
	...

08003414 <__libc_init_array>:
 8003414:	b570      	push	{r4, r5, r6, lr}
 8003416:	2500      	movs	r5, #0
 8003418:	4e0c      	ldr	r6, [pc, #48]	; (800344c <__libc_init_array+0x38>)
 800341a:	4c0d      	ldr	r4, [pc, #52]	; (8003450 <__libc_init_array+0x3c>)
 800341c:	1ba4      	subs	r4, r4, r6
 800341e:	10a4      	asrs	r4, r4, #2
 8003420:	42a5      	cmp	r5, r4
 8003422:	d109      	bne.n	8003438 <__libc_init_array+0x24>
 8003424:	f000 fe46 	bl	80040b4 <_init>
 8003428:	2500      	movs	r5, #0
 800342a:	4e0a      	ldr	r6, [pc, #40]	; (8003454 <__libc_init_array+0x40>)
 800342c:	4c0a      	ldr	r4, [pc, #40]	; (8003458 <__libc_init_array+0x44>)
 800342e:	1ba4      	subs	r4, r4, r6
 8003430:	10a4      	asrs	r4, r4, #2
 8003432:	42a5      	cmp	r5, r4
 8003434:	d105      	bne.n	8003442 <__libc_init_array+0x2e>
 8003436:	bd70      	pop	{r4, r5, r6, pc}
 8003438:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800343c:	4798      	blx	r3
 800343e:	3501      	adds	r5, #1
 8003440:	e7ee      	b.n	8003420 <__libc_init_array+0xc>
 8003442:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003446:	4798      	blx	r3
 8003448:	3501      	adds	r5, #1
 800344a:	e7f2      	b.n	8003432 <__libc_init_array+0x1e>
 800344c:	0800429c 	.word	0x0800429c
 8003450:	0800429c 	.word	0x0800429c
 8003454:	0800429c 	.word	0x0800429c
 8003458:	080042a0 	.word	0x080042a0

0800345c <memcpy>:
 800345c:	b510      	push	{r4, lr}
 800345e:	1e43      	subs	r3, r0, #1
 8003460:	440a      	add	r2, r1
 8003462:	4291      	cmp	r1, r2
 8003464:	d100      	bne.n	8003468 <memcpy+0xc>
 8003466:	bd10      	pop	{r4, pc}
 8003468:	f811 4b01 	ldrb.w	r4, [r1], #1
 800346c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003470:	e7f7      	b.n	8003462 <memcpy+0x6>

08003472 <memset>:
 8003472:	4603      	mov	r3, r0
 8003474:	4402      	add	r2, r0
 8003476:	4293      	cmp	r3, r2
 8003478:	d100      	bne.n	800347c <memset+0xa>
 800347a:	4770      	bx	lr
 800347c:	f803 1b01 	strb.w	r1, [r3], #1
 8003480:	e7f9      	b.n	8003476 <memset+0x4>
	...

08003484 <sniprintf>:
 8003484:	b40c      	push	{r2, r3}
 8003486:	b530      	push	{r4, r5, lr}
 8003488:	4b17      	ldr	r3, [pc, #92]	; (80034e8 <sniprintf+0x64>)
 800348a:	1e0c      	subs	r4, r1, #0
 800348c:	b09d      	sub	sp, #116	; 0x74
 800348e:	681d      	ldr	r5, [r3, #0]
 8003490:	da08      	bge.n	80034a4 <sniprintf+0x20>
 8003492:	238b      	movs	r3, #139	; 0x8b
 8003494:	f04f 30ff 	mov.w	r0, #4294967295
 8003498:	602b      	str	r3, [r5, #0]
 800349a:	b01d      	add	sp, #116	; 0x74
 800349c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80034a0:	b002      	add	sp, #8
 80034a2:	4770      	bx	lr
 80034a4:	f44f 7302 	mov.w	r3, #520	; 0x208
 80034a8:	f8ad 3014 	strh.w	r3, [sp, #20]
 80034ac:	bf0c      	ite	eq
 80034ae:	4623      	moveq	r3, r4
 80034b0:	f104 33ff 	addne.w	r3, r4, #4294967295
 80034b4:	9304      	str	r3, [sp, #16]
 80034b6:	9307      	str	r3, [sp, #28]
 80034b8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80034bc:	9002      	str	r0, [sp, #8]
 80034be:	9006      	str	r0, [sp, #24]
 80034c0:	f8ad 3016 	strh.w	r3, [sp, #22]
 80034c4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80034c6:	ab21      	add	r3, sp, #132	; 0x84
 80034c8:	a902      	add	r1, sp, #8
 80034ca:	4628      	mov	r0, r5
 80034cc:	9301      	str	r3, [sp, #4]
 80034ce:	f000 f92d 	bl	800372c <_svfiprintf_r>
 80034d2:	1c43      	adds	r3, r0, #1
 80034d4:	bfbc      	itt	lt
 80034d6:	238b      	movlt	r3, #139	; 0x8b
 80034d8:	602b      	strlt	r3, [r5, #0]
 80034da:	2c00      	cmp	r4, #0
 80034dc:	d0dd      	beq.n	800349a <sniprintf+0x16>
 80034de:	2200      	movs	r2, #0
 80034e0:	9b02      	ldr	r3, [sp, #8]
 80034e2:	701a      	strb	r2, [r3, #0]
 80034e4:	e7d9      	b.n	800349a <sniprintf+0x16>
 80034e6:	bf00      	nop
 80034e8:	20000014 	.word	0x20000014

080034ec <strcpy>:
 80034ec:	4603      	mov	r3, r0
 80034ee:	f811 2b01 	ldrb.w	r2, [r1], #1
 80034f2:	f803 2b01 	strb.w	r2, [r3], #1
 80034f6:	2a00      	cmp	r2, #0
 80034f8:	d1f9      	bne.n	80034ee <strcpy+0x2>
 80034fa:	4770      	bx	lr

080034fc <strncmp>:
 80034fc:	b510      	push	{r4, lr}
 80034fe:	b16a      	cbz	r2, 800351c <strncmp+0x20>
 8003500:	3901      	subs	r1, #1
 8003502:	1884      	adds	r4, r0, r2
 8003504:	f810 3b01 	ldrb.w	r3, [r0], #1
 8003508:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800350c:	4293      	cmp	r3, r2
 800350e:	d103      	bne.n	8003518 <strncmp+0x1c>
 8003510:	42a0      	cmp	r0, r4
 8003512:	d001      	beq.n	8003518 <strncmp+0x1c>
 8003514:	2b00      	cmp	r3, #0
 8003516:	d1f5      	bne.n	8003504 <strncmp+0x8>
 8003518:	1a98      	subs	r0, r3, r2
 800351a:	bd10      	pop	{r4, pc}
 800351c:	4610      	mov	r0, r2
 800351e:	bd10      	pop	{r4, pc}

08003520 <_strtol_l.isra.0>:
 8003520:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003524:	4680      	mov	r8, r0
 8003526:	4689      	mov	r9, r1
 8003528:	4692      	mov	sl, r2
 800352a:	461f      	mov	r7, r3
 800352c:	468b      	mov	fp, r1
 800352e:	465d      	mov	r5, fp
 8003530:	980a      	ldr	r0, [sp, #40]	; 0x28
 8003532:	f815 4b01 	ldrb.w	r4, [r5], #1
 8003536:	f000 f889 	bl	800364c <__locale_ctype_ptr_l>
 800353a:	4420      	add	r0, r4
 800353c:	7846      	ldrb	r6, [r0, #1]
 800353e:	f016 0608 	ands.w	r6, r6, #8
 8003542:	d10b      	bne.n	800355c <_strtol_l.isra.0+0x3c>
 8003544:	2c2d      	cmp	r4, #45	; 0x2d
 8003546:	d10b      	bne.n	8003560 <_strtol_l.isra.0+0x40>
 8003548:	2601      	movs	r6, #1
 800354a:	782c      	ldrb	r4, [r5, #0]
 800354c:	f10b 0502 	add.w	r5, fp, #2
 8003550:	b167      	cbz	r7, 800356c <_strtol_l.isra.0+0x4c>
 8003552:	2f10      	cmp	r7, #16
 8003554:	d114      	bne.n	8003580 <_strtol_l.isra.0+0x60>
 8003556:	2c30      	cmp	r4, #48	; 0x30
 8003558:	d00a      	beq.n	8003570 <_strtol_l.isra.0+0x50>
 800355a:	e011      	b.n	8003580 <_strtol_l.isra.0+0x60>
 800355c:	46ab      	mov	fp, r5
 800355e:	e7e6      	b.n	800352e <_strtol_l.isra.0+0xe>
 8003560:	2c2b      	cmp	r4, #43	; 0x2b
 8003562:	bf04      	itt	eq
 8003564:	782c      	ldrbeq	r4, [r5, #0]
 8003566:	f10b 0502 	addeq.w	r5, fp, #2
 800356a:	e7f1      	b.n	8003550 <_strtol_l.isra.0+0x30>
 800356c:	2c30      	cmp	r4, #48	; 0x30
 800356e:	d127      	bne.n	80035c0 <_strtol_l.isra.0+0xa0>
 8003570:	782b      	ldrb	r3, [r5, #0]
 8003572:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8003576:	2b58      	cmp	r3, #88	; 0x58
 8003578:	d14b      	bne.n	8003612 <_strtol_l.isra.0+0xf2>
 800357a:	2710      	movs	r7, #16
 800357c:	786c      	ldrb	r4, [r5, #1]
 800357e:	3502      	adds	r5, #2
 8003580:	2e00      	cmp	r6, #0
 8003582:	bf0c      	ite	eq
 8003584:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8003588:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800358c:	2200      	movs	r2, #0
 800358e:	fbb1 fef7 	udiv	lr, r1, r7
 8003592:	4610      	mov	r0, r2
 8003594:	fb07 1c1e 	mls	ip, r7, lr, r1
 8003598:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800359c:	2b09      	cmp	r3, #9
 800359e:	d811      	bhi.n	80035c4 <_strtol_l.isra.0+0xa4>
 80035a0:	461c      	mov	r4, r3
 80035a2:	42a7      	cmp	r7, r4
 80035a4:	dd1d      	ble.n	80035e2 <_strtol_l.isra.0+0xc2>
 80035a6:	1c53      	adds	r3, r2, #1
 80035a8:	d007      	beq.n	80035ba <_strtol_l.isra.0+0x9a>
 80035aa:	4586      	cmp	lr, r0
 80035ac:	d316      	bcc.n	80035dc <_strtol_l.isra.0+0xbc>
 80035ae:	d101      	bne.n	80035b4 <_strtol_l.isra.0+0x94>
 80035b0:	45a4      	cmp	ip, r4
 80035b2:	db13      	blt.n	80035dc <_strtol_l.isra.0+0xbc>
 80035b4:	2201      	movs	r2, #1
 80035b6:	fb00 4007 	mla	r0, r0, r7, r4
 80035ba:	f815 4b01 	ldrb.w	r4, [r5], #1
 80035be:	e7eb      	b.n	8003598 <_strtol_l.isra.0+0x78>
 80035c0:	270a      	movs	r7, #10
 80035c2:	e7dd      	b.n	8003580 <_strtol_l.isra.0+0x60>
 80035c4:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 80035c8:	2b19      	cmp	r3, #25
 80035ca:	d801      	bhi.n	80035d0 <_strtol_l.isra.0+0xb0>
 80035cc:	3c37      	subs	r4, #55	; 0x37
 80035ce:	e7e8      	b.n	80035a2 <_strtol_l.isra.0+0x82>
 80035d0:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 80035d4:	2b19      	cmp	r3, #25
 80035d6:	d804      	bhi.n	80035e2 <_strtol_l.isra.0+0xc2>
 80035d8:	3c57      	subs	r4, #87	; 0x57
 80035da:	e7e2      	b.n	80035a2 <_strtol_l.isra.0+0x82>
 80035dc:	f04f 32ff 	mov.w	r2, #4294967295
 80035e0:	e7eb      	b.n	80035ba <_strtol_l.isra.0+0x9a>
 80035e2:	1c53      	adds	r3, r2, #1
 80035e4:	d108      	bne.n	80035f8 <_strtol_l.isra.0+0xd8>
 80035e6:	2322      	movs	r3, #34	; 0x22
 80035e8:	4608      	mov	r0, r1
 80035ea:	f8c8 3000 	str.w	r3, [r8]
 80035ee:	f1ba 0f00 	cmp.w	sl, #0
 80035f2:	d107      	bne.n	8003604 <_strtol_l.isra.0+0xe4>
 80035f4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80035f8:	b106      	cbz	r6, 80035fc <_strtol_l.isra.0+0xdc>
 80035fa:	4240      	negs	r0, r0
 80035fc:	f1ba 0f00 	cmp.w	sl, #0
 8003600:	d00c      	beq.n	800361c <_strtol_l.isra.0+0xfc>
 8003602:	b122      	cbz	r2, 800360e <_strtol_l.isra.0+0xee>
 8003604:	3d01      	subs	r5, #1
 8003606:	f8ca 5000 	str.w	r5, [sl]
 800360a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800360e:	464d      	mov	r5, r9
 8003610:	e7f9      	b.n	8003606 <_strtol_l.isra.0+0xe6>
 8003612:	2430      	movs	r4, #48	; 0x30
 8003614:	2f00      	cmp	r7, #0
 8003616:	d1b3      	bne.n	8003580 <_strtol_l.isra.0+0x60>
 8003618:	2708      	movs	r7, #8
 800361a:	e7b1      	b.n	8003580 <_strtol_l.isra.0+0x60>
 800361c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08003620 <strtol>:
 8003620:	4b08      	ldr	r3, [pc, #32]	; (8003644 <strtol+0x24>)
 8003622:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003624:	681c      	ldr	r4, [r3, #0]
 8003626:	4d08      	ldr	r5, [pc, #32]	; (8003648 <strtol+0x28>)
 8003628:	6a23      	ldr	r3, [r4, #32]
 800362a:	2b00      	cmp	r3, #0
 800362c:	bf08      	it	eq
 800362e:	462b      	moveq	r3, r5
 8003630:	9300      	str	r3, [sp, #0]
 8003632:	4613      	mov	r3, r2
 8003634:	460a      	mov	r2, r1
 8003636:	4601      	mov	r1, r0
 8003638:	4620      	mov	r0, r4
 800363a:	f7ff ff71 	bl	8003520 <_strtol_l.isra.0>
 800363e:	b003      	add	sp, #12
 8003640:	bd30      	pop	{r4, r5, pc}
 8003642:	bf00      	nop
 8003644:	20000014 	.word	0x20000014
 8003648:	20000078 	.word	0x20000078

0800364c <__locale_ctype_ptr_l>:
 800364c:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8003650:	4770      	bx	lr

08003652 <__ascii_mbtowc>:
 8003652:	b082      	sub	sp, #8
 8003654:	b901      	cbnz	r1, 8003658 <__ascii_mbtowc+0x6>
 8003656:	a901      	add	r1, sp, #4
 8003658:	b142      	cbz	r2, 800366c <__ascii_mbtowc+0x1a>
 800365a:	b14b      	cbz	r3, 8003670 <__ascii_mbtowc+0x1e>
 800365c:	7813      	ldrb	r3, [r2, #0]
 800365e:	600b      	str	r3, [r1, #0]
 8003660:	7812      	ldrb	r2, [r2, #0]
 8003662:	1c10      	adds	r0, r2, #0
 8003664:	bf18      	it	ne
 8003666:	2001      	movne	r0, #1
 8003668:	b002      	add	sp, #8
 800366a:	4770      	bx	lr
 800366c:	4610      	mov	r0, r2
 800366e:	e7fb      	b.n	8003668 <__ascii_mbtowc+0x16>
 8003670:	f06f 0001 	mvn.w	r0, #1
 8003674:	e7f8      	b.n	8003668 <__ascii_mbtowc+0x16>

08003676 <__ssputs_r>:
 8003676:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800367a:	688e      	ldr	r6, [r1, #8]
 800367c:	4682      	mov	sl, r0
 800367e:	429e      	cmp	r6, r3
 8003680:	460c      	mov	r4, r1
 8003682:	4691      	mov	r9, r2
 8003684:	4698      	mov	r8, r3
 8003686:	d835      	bhi.n	80036f4 <__ssputs_r+0x7e>
 8003688:	898a      	ldrh	r2, [r1, #12]
 800368a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800368e:	d031      	beq.n	80036f4 <__ssputs_r+0x7e>
 8003690:	2302      	movs	r3, #2
 8003692:	6825      	ldr	r5, [r4, #0]
 8003694:	6909      	ldr	r1, [r1, #16]
 8003696:	1a6f      	subs	r7, r5, r1
 8003698:	6965      	ldr	r5, [r4, #20]
 800369a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800369e:	fb95 f5f3 	sdiv	r5, r5, r3
 80036a2:	f108 0301 	add.w	r3, r8, #1
 80036a6:	443b      	add	r3, r7
 80036a8:	429d      	cmp	r5, r3
 80036aa:	bf38      	it	cc
 80036ac:	461d      	movcc	r5, r3
 80036ae:	0553      	lsls	r3, r2, #21
 80036b0:	d531      	bpl.n	8003716 <__ssputs_r+0xa0>
 80036b2:	4629      	mov	r1, r5
 80036b4:	f000 fb48 	bl	8003d48 <_malloc_r>
 80036b8:	4606      	mov	r6, r0
 80036ba:	b950      	cbnz	r0, 80036d2 <__ssputs_r+0x5c>
 80036bc:	230c      	movs	r3, #12
 80036be:	f8ca 3000 	str.w	r3, [sl]
 80036c2:	89a3      	ldrh	r3, [r4, #12]
 80036c4:	f04f 30ff 	mov.w	r0, #4294967295
 80036c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80036cc:	81a3      	strh	r3, [r4, #12]
 80036ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80036d2:	463a      	mov	r2, r7
 80036d4:	6921      	ldr	r1, [r4, #16]
 80036d6:	f7ff fec1 	bl	800345c <memcpy>
 80036da:	89a3      	ldrh	r3, [r4, #12]
 80036dc:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80036e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80036e4:	81a3      	strh	r3, [r4, #12]
 80036e6:	6126      	str	r6, [r4, #16]
 80036e8:	443e      	add	r6, r7
 80036ea:	6026      	str	r6, [r4, #0]
 80036ec:	4646      	mov	r6, r8
 80036ee:	6165      	str	r5, [r4, #20]
 80036f0:	1bed      	subs	r5, r5, r7
 80036f2:	60a5      	str	r5, [r4, #8]
 80036f4:	4546      	cmp	r6, r8
 80036f6:	bf28      	it	cs
 80036f8:	4646      	movcs	r6, r8
 80036fa:	4649      	mov	r1, r9
 80036fc:	4632      	mov	r2, r6
 80036fe:	6820      	ldr	r0, [r4, #0]
 8003700:	f000 fabb 	bl	8003c7a <memmove>
 8003704:	68a3      	ldr	r3, [r4, #8]
 8003706:	2000      	movs	r0, #0
 8003708:	1b9b      	subs	r3, r3, r6
 800370a:	60a3      	str	r3, [r4, #8]
 800370c:	6823      	ldr	r3, [r4, #0]
 800370e:	441e      	add	r6, r3
 8003710:	6026      	str	r6, [r4, #0]
 8003712:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003716:	462a      	mov	r2, r5
 8003718:	f000 fb74 	bl	8003e04 <_realloc_r>
 800371c:	4606      	mov	r6, r0
 800371e:	2800      	cmp	r0, #0
 8003720:	d1e1      	bne.n	80036e6 <__ssputs_r+0x70>
 8003722:	6921      	ldr	r1, [r4, #16]
 8003724:	4650      	mov	r0, sl
 8003726:	f000 fac3 	bl	8003cb0 <_free_r>
 800372a:	e7c7      	b.n	80036bc <__ssputs_r+0x46>

0800372c <_svfiprintf_r>:
 800372c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003730:	b09d      	sub	sp, #116	; 0x74
 8003732:	9303      	str	r3, [sp, #12]
 8003734:	898b      	ldrh	r3, [r1, #12]
 8003736:	4680      	mov	r8, r0
 8003738:	061c      	lsls	r4, r3, #24
 800373a:	460d      	mov	r5, r1
 800373c:	4616      	mov	r6, r2
 800373e:	d50f      	bpl.n	8003760 <_svfiprintf_r+0x34>
 8003740:	690b      	ldr	r3, [r1, #16]
 8003742:	b96b      	cbnz	r3, 8003760 <_svfiprintf_r+0x34>
 8003744:	2140      	movs	r1, #64	; 0x40
 8003746:	f000 faff 	bl	8003d48 <_malloc_r>
 800374a:	6028      	str	r0, [r5, #0]
 800374c:	6128      	str	r0, [r5, #16]
 800374e:	b928      	cbnz	r0, 800375c <_svfiprintf_r+0x30>
 8003750:	230c      	movs	r3, #12
 8003752:	f8c8 3000 	str.w	r3, [r8]
 8003756:	f04f 30ff 	mov.w	r0, #4294967295
 800375a:	e0c4      	b.n	80038e6 <_svfiprintf_r+0x1ba>
 800375c:	2340      	movs	r3, #64	; 0x40
 800375e:	616b      	str	r3, [r5, #20]
 8003760:	2300      	movs	r3, #0
 8003762:	9309      	str	r3, [sp, #36]	; 0x24
 8003764:	2320      	movs	r3, #32
 8003766:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800376a:	2330      	movs	r3, #48	; 0x30
 800376c:	f04f 0b01 	mov.w	fp, #1
 8003770:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003774:	4637      	mov	r7, r6
 8003776:	463c      	mov	r4, r7
 8003778:	f814 3b01 	ldrb.w	r3, [r4], #1
 800377c:	2b00      	cmp	r3, #0
 800377e:	d13c      	bne.n	80037fa <_svfiprintf_r+0xce>
 8003780:	ebb7 0a06 	subs.w	sl, r7, r6
 8003784:	d00b      	beq.n	800379e <_svfiprintf_r+0x72>
 8003786:	4653      	mov	r3, sl
 8003788:	4632      	mov	r2, r6
 800378a:	4629      	mov	r1, r5
 800378c:	4640      	mov	r0, r8
 800378e:	f7ff ff72 	bl	8003676 <__ssputs_r>
 8003792:	3001      	adds	r0, #1
 8003794:	f000 80a2 	beq.w	80038dc <_svfiprintf_r+0x1b0>
 8003798:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800379a:	4453      	add	r3, sl
 800379c:	9309      	str	r3, [sp, #36]	; 0x24
 800379e:	783b      	ldrb	r3, [r7, #0]
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	f000 809b 	beq.w	80038dc <_svfiprintf_r+0x1b0>
 80037a6:	2300      	movs	r3, #0
 80037a8:	f04f 32ff 	mov.w	r2, #4294967295
 80037ac:	9304      	str	r3, [sp, #16]
 80037ae:	9307      	str	r3, [sp, #28]
 80037b0:	9205      	str	r2, [sp, #20]
 80037b2:	9306      	str	r3, [sp, #24]
 80037b4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80037b8:	931a      	str	r3, [sp, #104]	; 0x68
 80037ba:	2205      	movs	r2, #5
 80037bc:	7821      	ldrb	r1, [r4, #0]
 80037be:	4850      	ldr	r0, [pc, #320]	; (8003900 <_svfiprintf_r+0x1d4>)
 80037c0:	f000 fa4d 	bl	8003c5e <memchr>
 80037c4:	1c67      	adds	r7, r4, #1
 80037c6:	9b04      	ldr	r3, [sp, #16]
 80037c8:	b9d8      	cbnz	r0, 8003802 <_svfiprintf_r+0xd6>
 80037ca:	06d9      	lsls	r1, r3, #27
 80037cc:	bf44      	itt	mi
 80037ce:	2220      	movmi	r2, #32
 80037d0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80037d4:	071a      	lsls	r2, r3, #28
 80037d6:	bf44      	itt	mi
 80037d8:	222b      	movmi	r2, #43	; 0x2b
 80037da:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80037de:	7822      	ldrb	r2, [r4, #0]
 80037e0:	2a2a      	cmp	r2, #42	; 0x2a
 80037e2:	d016      	beq.n	8003812 <_svfiprintf_r+0xe6>
 80037e4:	2100      	movs	r1, #0
 80037e6:	200a      	movs	r0, #10
 80037e8:	9a07      	ldr	r2, [sp, #28]
 80037ea:	4627      	mov	r7, r4
 80037ec:	783b      	ldrb	r3, [r7, #0]
 80037ee:	3401      	adds	r4, #1
 80037f0:	3b30      	subs	r3, #48	; 0x30
 80037f2:	2b09      	cmp	r3, #9
 80037f4:	d950      	bls.n	8003898 <_svfiprintf_r+0x16c>
 80037f6:	b1c9      	cbz	r1, 800382c <_svfiprintf_r+0x100>
 80037f8:	e011      	b.n	800381e <_svfiprintf_r+0xf2>
 80037fa:	2b25      	cmp	r3, #37	; 0x25
 80037fc:	d0c0      	beq.n	8003780 <_svfiprintf_r+0x54>
 80037fe:	4627      	mov	r7, r4
 8003800:	e7b9      	b.n	8003776 <_svfiprintf_r+0x4a>
 8003802:	4a3f      	ldr	r2, [pc, #252]	; (8003900 <_svfiprintf_r+0x1d4>)
 8003804:	463c      	mov	r4, r7
 8003806:	1a80      	subs	r0, r0, r2
 8003808:	fa0b f000 	lsl.w	r0, fp, r0
 800380c:	4318      	orrs	r0, r3
 800380e:	9004      	str	r0, [sp, #16]
 8003810:	e7d3      	b.n	80037ba <_svfiprintf_r+0x8e>
 8003812:	9a03      	ldr	r2, [sp, #12]
 8003814:	1d11      	adds	r1, r2, #4
 8003816:	6812      	ldr	r2, [r2, #0]
 8003818:	9103      	str	r1, [sp, #12]
 800381a:	2a00      	cmp	r2, #0
 800381c:	db01      	blt.n	8003822 <_svfiprintf_r+0xf6>
 800381e:	9207      	str	r2, [sp, #28]
 8003820:	e004      	b.n	800382c <_svfiprintf_r+0x100>
 8003822:	4252      	negs	r2, r2
 8003824:	f043 0302 	orr.w	r3, r3, #2
 8003828:	9207      	str	r2, [sp, #28]
 800382a:	9304      	str	r3, [sp, #16]
 800382c:	783b      	ldrb	r3, [r7, #0]
 800382e:	2b2e      	cmp	r3, #46	; 0x2e
 8003830:	d10d      	bne.n	800384e <_svfiprintf_r+0x122>
 8003832:	787b      	ldrb	r3, [r7, #1]
 8003834:	1c79      	adds	r1, r7, #1
 8003836:	2b2a      	cmp	r3, #42	; 0x2a
 8003838:	d132      	bne.n	80038a0 <_svfiprintf_r+0x174>
 800383a:	9b03      	ldr	r3, [sp, #12]
 800383c:	3702      	adds	r7, #2
 800383e:	1d1a      	adds	r2, r3, #4
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	9203      	str	r2, [sp, #12]
 8003844:	2b00      	cmp	r3, #0
 8003846:	bfb8      	it	lt
 8003848:	f04f 33ff 	movlt.w	r3, #4294967295
 800384c:	9305      	str	r3, [sp, #20]
 800384e:	4c2d      	ldr	r4, [pc, #180]	; (8003904 <_svfiprintf_r+0x1d8>)
 8003850:	2203      	movs	r2, #3
 8003852:	7839      	ldrb	r1, [r7, #0]
 8003854:	4620      	mov	r0, r4
 8003856:	f000 fa02 	bl	8003c5e <memchr>
 800385a:	b138      	cbz	r0, 800386c <_svfiprintf_r+0x140>
 800385c:	2340      	movs	r3, #64	; 0x40
 800385e:	1b00      	subs	r0, r0, r4
 8003860:	fa03 f000 	lsl.w	r0, r3, r0
 8003864:	9b04      	ldr	r3, [sp, #16]
 8003866:	3701      	adds	r7, #1
 8003868:	4303      	orrs	r3, r0
 800386a:	9304      	str	r3, [sp, #16]
 800386c:	7839      	ldrb	r1, [r7, #0]
 800386e:	2206      	movs	r2, #6
 8003870:	4825      	ldr	r0, [pc, #148]	; (8003908 <_svfiprintf_r+0x1dc>)
 8003872:	1c7e      	adds	r6, r7, #1
 8003874:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003878:	f000 f9f1 	bl	8003c5e <memchr>
 800387c:	2800      	cmp	r0, #0
 800387e:	d035      	beq.n	80038ec <_svfiprintf_r+0x1c0>
 8003880:	4b22      	ldr	r3, [pc, #136]	; (800390c <_svfiprintf_r+0x1e0>)
 8003882:	b9fb      	cbnz	r3, 80038c4 <_svfiprintf_r+0x198>
 8003884:	9b03      	ldr	r3, [sp, #12]
 8003886:	3307      	adds	r3, #7
 8003888:	f023 0307 	bic.w	r3, r3, #7
 800388c:	3308      	adds	r3, #8
 800388e:	9303      	str	r3, [sp, #12]
 8003890:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003892:	444b      	add	r3, r9
 8003894:	9309      	str	r3, [sp, #36]	; 0x24
 8003896:	e76d      	b.n	8003774 <_svfiprintf_r+0x48>
 8003898:	fb00 3202 	mla	r2, r0, r2, r3
 800389c:	2101      	movs	r1, #1
 800389e:	e7a4      	b.n	80037ea <_svfiprintf_r+0xbe>
 80038a0:	2300      	movs	r3, #0
 80038a2:	240a      	movs	r4, #10
 80038a4:	4618      	mov	r0, r3
 80038a6:	9305      	str	r3, [sp, #20]
 80038a8:	460f      	mov	r7, r1
 80038aa:	783a      	ldrb	r2, [r7, #0]
 80038ac:	3101      	adds	r1, #1
 80038ae:	3a30      	subs	r2, #48	; 0x30
 80038b0:	2a09      	cmp	r2, #9
 80038b2:	d903      	bls.n	80038bc <_svfiprintf_r+0x190>
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d0ca      	beq.n	800384e <_svfiprintf_r+0x122>
 80038b8:	9005      	str	r0, [sp, #20]
 80038ba:	e7c8      	b.n	800384e <_svfiprintf_r+0x122>
 80038bc:	fb04 2000 	mla	r0, r4, r0, r2
 80038c0:	2301      	movs	r3, #1
 80038c2:	e7f1      	b.n	80038a8 <_svfiprintf_r+0x17c>
 80038c4:	ab03      	add	r3, sp, #12
 80038c6:	9300      	str	r3, [sp, #0]
 80038c8:	462a      	mov	r2, r5
 80038ca:	4b11      	ldr	r3, [pc, #68]	; (8003910 <_svfiprintf_r+0x1e4>)
 80038cc:	a904      	add	r1, sp, #16
 80038ce:	4640      	mov	r0, r8
 80038d0:	f3af 8000 	nop.w
 80038d4:	f1b0 3fff 	cmp.w	r0, #4294967295
 80038d8:	4681      	mov	r9, r0
 80038da:	d1d9      	bne.n	8003890 <_svfiprintf_r+0x164>
 80038dc:	89ab      	ldrh	r3, [r5, #12]
 80038de:	065b      	lsls	r3, r3, #25
 80038e0:	f53f af39 	bmi.w	8003756 <_svfiprintf_r+0x2a>
 80038e4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80038e6:	b01d      	add	sp, #116	; 0x74
 80038e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80038ec:	ab03      	add	r3, sp, #12
 80038ee:	9300      	str	r3, [sp, #0]
 80038f0:	462a      	mov	r2, r5
 80038f2:	4b07      	ldr	r3, [pc, #28]	; (8003910 <_svfiprintf_r+0x1e4>)
 80038f4:	a904      	add	r1, sp, #16
 80038f6:	4640      	mov	r0, r8
 80038f8:	f000 f884 	bl	8003a04 <_printf_i>
 80038fc:	e7ea      	b.n	80038d4 <_svfiprintf_r+0x1a8>
 80038fe:	bf00      	nop
 8003900:	08004160 	.word	0x08004160
 8003904:	08004166 	.word	0x08004166
 8003908:	0800416a 	.word	0x0800416a
 800390c:	00000000 	.word	0x00000000
 8003910:	08003677 	.word	0x08003677

08003914 <_printf_common>:
 8003914:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003918:	4691      	mov	r9, r2
 800391a:	461f      	mov	r7, r3
 800391c:	688a      	ldr	r2, [r1, #8]
 800391e:	690b      	ldr	r3, [r1, #16]
 8003920:	4606      	mov	r6, r0
 8003922:	4293      	cmp	r3, r2
 8003924:	bfb8      	it	lt
 8003926:	4613      	movlt	r3, r2
 8003928:	f8c9 3000 	str.w	r3, [r9]
 800392c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003930:	460c      	mov	r4, r1
 8003932:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003936:	b112      	cbz	r2, 800393e <_printf_common+0x2a>
 8003938:	3301      	adds	r3, #1
 800393a:	f8c9 3000 	str.w	r3, [r9]
 800393e:	6823      	ldr	r3, [r4, #0]
 8003940:	0699      	lsls	r1, r3, #26
 8003942:	bf42      	ittt	mi
 8003944:	f8d9 3000 	ldrmi.w	r3, [r9]
 8003948:	3302      	addmi	r3, #2
 800394a:	f8c9 3000 	strmi.w	r3, [r9]
 800394e:	6825      	ldr	r5, [r4, #0]
 8003950:	f015 0506 	ands.w	r5, r5, #6
 8003954:	d107      	bne.n	8003966 <_printf_common+0x52>
 8003956:	f104 0a19 	add.w	sl, r4, #25
 800395a:	68e3      	ldr	r3, [r4, #12]
 800395c:	f8d9 2000 	ldr.w	r2, [r9]
 8003960:	1a9b      	subs	r3, r3, r2
 8003962:	429d      	cmp	r5, r3
 8003964:	db2a      	blt.n	80039bc <_printf_common+0xa8>
 8003966:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800396a:	6822      	ldr	r2, [r4, #0]
 800396c:	3300      	adds	r3, #0
 800396e:	bf18      	it	ne
 8003970:	2301      	movne	r3, #1
 8003972:	0692      	lsls	r2, r2, #26
 8003974:	d42f      	bmi.n	80039d6 <_printf_common+0xc2>
 8003976:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800397a:	4639      	mov	r1, r7
 800397c:	4630      	mov	r0, r6
 800397e:	47c0      	blx	r8
 8003980:	3001      	adds	r0, #1
 8003982:	d022      	beq.n	80039ca <_printf_common+0xb6>
 8003984:	6823      	ldr	r3, [r4, #0]
 8003986:	68e5      	ldr	r5, [r4, #12]
 8003988:	f003 0306 	and.w	r3, r3, #6
 800398c:	2b04      	cmp	r3, #4
 800398e:	bf18      	it	ne
 8003990:	2500      	movne	r5, #0
 8003992:	f8d9 2000 	ldr.w	r2, [r9]
 8003996:	f04f 0900 	mov.w	r9, #0
 800399a:	bf08      	it	eq
 800399c:	1aad      	subeq	r5, r5, r2
 800399e:	68a3      	ldr	r3, [r4, #8]
 80039a0:	6922      	ldr	r2, [r4, #16]
 80039a2:	bf08      	it	eq
 80039a4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80039a8:	4293      	cmp	r3, r2
 80039aa:	bfc4      	itt	gt
 80039ac:	1a9b      	subgt	r3, r3, r2
 80039ae:	18ed      	addgt	r5, r5, r3
 80039b0:	341a      	adds	r4, #26
 80039b2:	454d      	cmp	r5, r9
 80039b4:	d11b      	bne.n	80039ee <_printf_common+0xda>
 80039b6:	2000      	movs	r0, #0
 80039b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80039bc:	2301      	movs	r3, #1
 80039be:	4652      	mov	r2, sl
 80039c0:	4639      	mov	r1, r7
 80039c2:	4630      	mov	r0, r6
 80039c4:	47c0      	blx	r8
 80039c6:	3001      	adds	r0, #1
 80039c8:	d103      	bne.n	80039d2 <_printf_common+0xbe>
 80039ca:	f04f 30ff 	mov.w	r0, #4294967295
 80039ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80039d2:	3501      	adds	r5, #1
 80039d4:	e7c1      	b.n	800395a <_printf_common+0x46>
 80039d6:	2030      	movs	r0, #48	; 0x30
 80039d8:	18e1      	adds	r1, r4, r3
 80039da:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80039de:	1c5a      	adds	r2, r3, #1
 80039e0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80039e4:	4422      	add	r2, r4
 80039e6:	3302      	adds	r3, #2
 80039e8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80039ec:	e7c3      	b.n	8003976 <_printf_common+0x62>
 80039ee:	2301      	movs	r3, #1
 80039f0:	4622      	mov	r2, r4
 80039f2:	4639      	mov	r1, r7
 80039f4:	4630      	mov	r0, r6
 80039f6:	47c0      	blx	r8
 80039f8:	3001      	adds	r0, #1
 80039fa:	d0e6      	beq.n	80039ca <_printf_common+0xb6>
 80039fc:	f109 0901 	add.w	r9, r9, #1
 8003a00:	e7d7      	b.n	80039b2 <_printf_common+0x9e>
	...

08003a04 <_printf_i>:
 8003a04:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003a08:	4617      	mov	r7, r2
 8003a0a:	7e0a      	ldrb	r2, [r1, #24]
 8003a0c:	b085      	sub	sp, #20
 8003a0e:	2a6e      	cmp	r2, #110	; 0x6e
 8003a10:	4698      	mov	r8, r3
 8003a12:	4606      	mov	r6, r0
 8003a14:	460c      	mov	r4, r1
 8003a16:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003a18:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8003a1c:	f000 80bc 	beq.w	8003b98 <_printf_i+0x194>
 8003a20:	d81a      	bhi.n	8003a58 <_printf_i+0x54>
 8003a22:	2a63      	cmp	r2, #99	; 0x63
 8003a24:	d02e      	beq.n	8003a84 <_printf_i+0x80>
 8003a26:	d80a      	bhi.n	8003a3e <_printf_i+0x3a>
 8003a28:	2a00      	cmp	r2, #0
 8003a2a:	f000 80c8 	beq.w	8003bbe <_printf_i+0x1ba>
 8003a2e:	2a58      	cmp	r2, #88	; 0x58
 8003a30:	f000 808a 	beq.w	8003b48 <_printf_i+0x144>
 8003a34:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003a38:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8003a3c:	e02a      	b.n	8003a94 <_printf_i+0x90>
 8003a3e:	2a64      	cmp	r2, #100	; 0x64
 8003a40:	d001      	beq.n	8003a46 <_printf_i+0x42>
 8003a42:	2a69      	cmp	r2, #105	; 0x69
 8003a44:	d1f6      	bne.n	8003a34 <_printf_i+0x30>
 8003a46:	6821      	ldr	r1, [r4, #0]
 8003a48:	681a      	ldr	r2, [r3, #0]
 8003a4a:	f011 0f80 	tst.w	r1, #128	; 0x80
 8003a4e:	d023      	beq.n	8003a98 <_printf_i+0x94>
 8003a50:	1d11      	adds	r1, r2, #4
 8003a52:	6019      	str	r1, [r3, #0]
 8003a54:	6813      	ldr	r3, [r2, #0]
 8003a56:	e027      	b.n	8003aa8 <_printf_i+0xa4>
 8003a58:	2a73      	cmp	r2, #115	; 0x73
 8003a5a:	f000 80b4 	beq.w	8003bc6 <_printf_i+0x1c2>
 8003a5e:	d808      	bhi.n	8003a72 <_printf_i+0x6e>
 8003a60:	2a6f      	cmp	r2, #111	; 0x6f
 8003a62:	d02a      	beq.n	8003aba <_printf_i+0xb6>
 8003a64:	2a70      	cmp	r2, #112	; 0x70
 8003a66:	d1e5      	bne.n	8003a34 <_printf_i+0x30>
 8003a68:	680a      	ldr	r2, [r1, #0]
 8003a6a:	f042 0220 	orr.w	r2, r2, #32
 8003a6e:	600a      	str	r2, [r1, #0]
 8003a70:	e003      	b.n	8003a7a <_printf_i+0x76>
 8003a72:	2a75      	cmp	r2, #117	; 0x75
 8003a74:	d021      	beq.n	8003aba <_printf_i+0xb6>
 8003a76:	2a78      	cmp	r2, #120	; 0x78
 8003a78:	d1dc      	bne.n	8003a34 <_printf_i+0x30>
 8003a7a:	2278      	movs	r2, #120	; 0x78
 8003a7c:	496f      	ldr	r1, [pc, #444]	; (8003c3c <_printf_i+0x238>)
 8003a7e:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8003a82:	e064      	b.n	8003b4e <_printf_i+0x14a>
 8003a84:	681a      	ldr	r2, [r3, #0]
 8003a86:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8003a8a:	1d11      	adds	r1, r2, #4
 8003a8c:	6019      	str	r1, [r3, #0]
 8003a8e:	6813      	ldr	r3, [r2, #0]
 8003a90:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003a94:	2301      	movs	r3, #1
 8003a96:	e0a3      	b.n	8003be0 <_printf_i+0x1dc>
 8003a98:	f011 0f40 	tst.w	r1, #64	; 0x40
 8003a9c:	f102 0104 	add.w	r1, r2, #4
 8003aa0:	6019      	str	r1, [r3, #0]
 8003aa2:	d0d7      	beq.n	8003a54 <_printf_i+0x50>
 8003aa4:	f9b2 3000 	ldrsh.w	r3, [r2]
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	da03      	bge.n	8003ab4 <_printf_i+0xb0>
 8003aac:	222d      	movs	r2, #45	; 0x2d
 8003aae:	425b      	negs	r3, r3
 8003ab0:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8003ab4:	4962      	ldr	r1, [pc, #392]	; (8003c40 <_printf_i+0x23c>)
 8003ab6:	220a      	movs	r2, #10
 8003ab8:	e017      	b.n	8003aea <_printf_i+0xe6>
 8003aba:	6820      	ldr	r0, [r4, #0]
 8003abc:	6819      	ldr	r1, [r3, #0]
 8003abe:	f010 0f80 	tst.w	r0, #128	; 0x80
 8003ac2:	d003      	beq.n	8003acc <_printf_i+0xc8>
 8003ac4:	1d08      	adds	r0, r1, #4
 8003ac6:	6018      	str	r0, [r3, #0]
 8003ac8:	680b      	ldr	r3, [r1, #0]
 8003aca:	e006      	b.n	8003ada <_printf_i+0xd6>
 8003acc:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003ad0:	f101 0004 	add.w	r0, r1, #4
 8003ad4:	6018      	str	r0, [r3, #0]
 8003ad6:	d0f7      	beq.n	8003ac8 <_printf_i+0xc4>
 8003ad8:	880b      	ldrh	r3, [r1, #0]
 8003ada:	2a6f      	cmp	r2, #111	; 0x6f
 8003adc:	bf14      	ite	ne
 8003ade:	220a      	movne	r2, #10
 8003ae0:	2208      	moveq	r2, #8
 8003ae2:	4957      	ldr	r1, [pc, #348]	; (8003c40 <_printf_i+0x23c>)
 8003ae4:	2000      	movs	r0, #0
 8003ae6:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8003aea:	6865      	ldr	r5, [r4, #4]
 8003aec:	2d00      	cmp	r5, #0
 8003aee:	60a5      	str	r5, [r4, #8]
 8003af0:	f2c0 809c 	blt.w	8003c2c <_printf_i+0x228>
 8003af4:	6820      	ldr	r0, [r4, #0]
 8003af6:	f020 0004 	bic.w	r0, r0, #4
 8003afa:	6020      	str	r0, [r4, #0]
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d13f      	bne.n	8003b80 <_printf_i+0x17c>
 8003b00:	2d00      	cmp	r5, #0
 8003b02:	f040 8095 	bne.w	8003c30 <_printf_i+0x22c>
 8003b06:	4675      	mov	r5, lr
 8003b08:	2a08      	cmp	r2, #8
 8003b0a:	d10b      	bne.n	8003b24 <_printf_i+0x120>
 8003b0c:	6823      	ldr	r3, [r4, #0]
 8003b0e:	07da      	lsls	r2, r3, #31
 8003b10:	d508      	bpl.n	8003b24 <_printf_i+0x120>
 8003b12:	6923      	ldr	r3, [r4, #16]
 8003b14:	6862      	ldr	r2, [r4, #4]
 8003b16:	429a      	cmp	r2, r3
 8003b18:	bfde      	ittt	le
 8003b1a:	2330      	movle	r3, #48	; 0x30
 8003b1c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003b20:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003b24:	ebae 0305 	sub.w	r3, lr, r5
 8003b28:	6123      	str	r3, [r4, #16]
 8003b2a:	f8cd 8000 	str.w	r8, [sp]
 8003b2e:	463b      	mov	r3, r7
 8003b30:	aa03      	add	r2, sp, #12
 8003b32:	4621      	mov	r1, r4
 8003b34:	4630      	mov	r0, r6
 8003b36:	f7ff feed 	bl	8003914 <_printf_common>
 8003b3a:	3001      	adds	r0, #1
 8003b3c:	d155      	bne.n	8003bea <_printf_i+0x1e6>
 8003b3e:	f04f 30ff 	mov.w	r0, #4294967295
 8003b42:	b005      	add	sp, #20
 8003b44:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003b48:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8003b4c:	493c      	ldr	r1, [pc, #240]	; (8003c40 <_printf_i+0x23c>)
 8003b4e:	6822      	ldr	r2, [r4, #0]
 8003b50:	6818      	ldr	r0, [r3, #0]
 8003b52:	f012 0f80 	tst.w	r2, #128	; 0x80
 8003b56:	f100 0504 	add.w	r5, r0, #4
 8003b5a:	601d      	str	r5, [r3, #0]
 8003b5c:	d001      	beq.n	8003b62 <_printf_i+0x15e>
 8003b5e:	6803      	ldr	r3, [r0, #0]
 8003b60:	e002      	b.n	8003b68 <_printf_i+0x164>
 8003b62:	0655      	lsls	r5, r2, #25
 8003b64:	d5fb      	bpl.n	8003b5e <_printf_i+0x15a>
 8003b66:	8803      	ldrh	r3, [r0, #0]
 8003b68:	07d0      	lsls	r0, r2, #31
 8003b6a:	bf44      	itt	mi
 8003b6c:	f042 0220 	orrmi.w	r2, r2, #32
 8003b70:	6022      	strmi	r2, [r4, #0]
 8003b72:	b91b      	cbnz	r3, 8003b7c <_printf_i+0x178>
 8003b74:	6822      	ldr	r2, [r4, #0]
 8003b76:	f022 0220 	bic.w	r2, r2, #32
 8003b7a:	6022      	str	r2, [r4, #0]
 8003b7c:	2210      	movs	r2, #16
 8003b7e:	e7b1      	b.n	8003ae4 <_printf_i+0xe0>
 8003b80:	4675      	mov	r5, lr
 8003b82:	fbb3 f0f2 	udiv	r0, r3, r2
 8003b86:	fb02 3310 	mls	r3, r2, r0, r3
 8003b8a:	5ccb      	ldrb	r3, [r1, r3]
 8003b8c:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8003b90:	4603      	mov	r3, r0
 8003b92:	2800      	cmp	r0, #0
 8003b94:	d1f5      	bne.n	8003b82 <_printf_i+0x17e>
 8003b96:	e7b7      	b.n	8003b08 <_printf_i+0x104>
 8003b98:	6808      	ldr	r0, [r1, #0]
 8003b9a:	681a      	ldr	r2, [r3, #0]
 8003b9c:	f010 0f80 	tst.w	r0, #128	; 0x80
 8003ba0:	6949      	ldr	r1, [r1, #20]
 8003ba2:	d004      	beq.n	8003bae <_printf_i+0x1aa>
 8003ba4:	1d10      	adds	r0, r2, #4
 8003ba6:	6018      	str	r0, [r3, #0]
 8003ba8:	6813      	ldr	r3, [r2, #0]
 8003baa:	6019      	str	r1, [r3, #0]
 8003bac:	e007      	b.n	8003bbe <_printf_i+0x1ba>
 8003bae:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003bb2:	f102 0004 	add.w	r0, r2, #4
 8003bb6:	6018      	str	r0, [r3, #0]
 8003bb8:	6813      	ldr	r3, [r2, #0]
 8003bba:	d0f6      	beq.n	8003baa <_printf_i+0x1a6>
 8003bbc:	8019      	strh	r1, [r3, #0]
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	4675      	mov	r5, lr
 8003bc2:	6123      	str	r3, [r4, #16]
 8003bc4:	e7b1      	b.n	8003b2a <_printf_i+0x126>
 8003bc6:	681a      	ldr	r2, [r3, #0]
 8003bc8:	1d11      	adds	r1, r2, #4
 8003bca:	6019      	str	r1, [r3, #0]
 8003bcc:	6815      	ldr	r5, [r2, #0]
 8003bce:	2100      	movs	r1, #0
 8003bd0:	6862      	ldr	r2, [r4, #4]
 8003bd2:	4628      	mov	r0, r5
 8003bd4:	f000 f843 	bl	8003c5e <memchr>
 8003bd8:	b108      	cbz	r0, 8003bde <_printf_i+0x1da>
 8003bda:	1b40      	subs	r0, r0, r5
 8003bdc:	6060      	str	r0, [r4, #4]
 8003bde:	6863      	ldr	r3, [r4, #4]
 8003be0:	6123      	str	r3, [r4, #16]
 8003be2:	2300      	movs	r3, #0
 8003be4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003be8:	e79f      	b.n	8003b2a <_printf_i+0x126>
 8003bea:	6923      	ldr	r3, [r4, #16]
 8003bec:	462a      	mov	r2, r5
 8003bee:	4639      	mov	r1, r7
 8003bf0:	4630      	mov	r0, r6
 8003bf2:	47c0      	blx	r8
 8003bf4:	3001      	adds	r0, #1
 8003bf6:	d0a2      	beq.n	8003b3e <_printf_i+0x13a>
 8003bf8:	6823      	ldr	r3, [r4, #0]
 8003bfa:	079b      	lsls	r3, r3, #30
 8003bfc:	d507      	bpl.n	8003c0e <_printf_i+0x20a>
 8003bfe:	2500      	movs	r5, #0
 8003c00:	f104 0919 	add.w	r9, r4, #25
 8003c04:	68e3      	ldr	r3, [r4, #12]
 8003c06:	9a03      	ldr	r2, [sp, #12]
 8003c08:	1a9b      	subs	r3, r3, r2
 8003c0a:	429d      	cmp	r5, r3
 8003c0c:	db05      	blt.n	8003c1a <_printf_i+0x216>
 8003c0e:	68e0      	ldr	r0, [r4, #12]
 8003c10:	9b03      	ldr	r3, [sp, #12]
 8003c12:	4298      	cmp	r0, r3
 8003c14:	bfb8      	it	lt
 8003c16:	4618      	movlt	r0, r3
 8003c18:	e793      	b.n	8003b42 <_printf_i+0x13e>
 8003c1a:	2301      	movs	r3, #1
 8003c1c:	464a      	mov	r2, r9
 8003c1e:	4639      	mov	r1, r7
 8003c20:	4630      	mov	r0, r6
 8003c22:	47c0      	blx	r8
 8003c24:	3001      	adds	r0, #1
 8003c26:	d08a      	beq.n	8003b3e <_printf_i+0x13a>
 8003c28:	3501      	adds	r5, #1
 8003c2a:	e7eb      	b.n	8003c04 <_printf_i+0x200>
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d1a7      	bne.n	8003b80 <_printf_i+0x17c>
 8003c30:	780b      	ldrb	r3, [r1, #0]
 8003c32:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003c36:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003c3a:	e765      	b.n	8003b08 <_printf_i+0x104>
 8003c3c:	08004182 	.word	0x08004182
 8003c40:	08004171 	.word	0x08004171

08003c44 <__ascii_wctomb>:
 8003c44:	b149      	cbz	r1, 8003c5a <__ascii_wctomb+0x16>
 8003c46:	2aff      	cmp	r2, #255	; 0xff
 8003c48:	bf8b      	itete	hi
 8003c4a:	238a      	movhi	r3, #138	; 0x8a
 8003c4c:	700a      	strbls	r2, [r1, #0]
 8003c4e:	6003      	strhi	r3, [r0, #0]
 8003c50:	2001      	movls	r0, #1
 8003c52:	bf88      	it	hi
 8003c54:	f04f 30ff 	movhi.w	r0, #4294967295
 8003c58:	4770      	bx	lr
 8003c5a:	4608      	mov	r0, r1
 8003c5c:	4770      	bx	lr

08003c5e <memchr>:
 8003c5e:	b510      	push	{r4, lr}
 8003c60:	b2c9      	uxtb	r1, r1
 8003c62:	4402      	add	r2, r0
 8003c64:	4290      	cmp	r0, r2
 8003c66:	4603      	mov	r3, r0
 8003c68:	d101      	bne.n	8003c6e <memchr+0x10>
 8003c6a:	2000      	movs	r0, #0
 8003c6c:	bd10      	pop	{r4, pc}
 8003c6e:	781c      	ldrb	r4, [r3, #0]
 8003c70:	3001      	adds	r0, #1
 8003c72:	428c      	cmp	r4, r1
 8003c74:	d1f6      	bne.n	8003c64 <memchr+0x6>
 8003c76:	4618      	mov	r0, r3
 8003c78:	bd10      	pop	{r4, pc}

08003c7a <memmove>:
 8003c7a:	4288      	cmp	r0, r1
 8003c7c:	b510      	push	{r4, lr}
 8003c7e:	eb01 0302 	add.w	r3, r1, r2
 8003c82:	d803      	bhi.n	8003c8c <memmove+0x12>
 8003c84:	1e42      	subs	r2, r0, #1
 8003c86:	4299      	cmp	r1, r3
 8003c88:	d10c      	bne.n	8003ca4 <memmove+0x2a>
 8003c8a:	bd10      	pop	{r4, pc}
 8003c8c:	4298      	cmp	r0, r3
 8003c8e:	d2f9      	bcs.n	8003c84 <memmove+0xa>
 8003c90:	1881      	adds	r1, r0, r2
 8003c92:	1ad2      	subs	r2, r2, r3
 8003c94:	42d3      	cmn	r3, r2
 8003c96:	d100      	bne.n	8003c9a <memmove+0x20>
 8003c98:	bd10      	pop	{r4, pc}
 8003c9a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003c9e:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8003ca2:	e7f7      	b.n	8003c94 <memmove+0x1a>
 8003ca4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003ca8:	f802 4f01 	strb.w	r4, [r2, #1]!
 8003cac:	e7eb      	b.n	8003c86 <memmove+0xc>
	...

08003cb0 <_free_r>:
 8003cb0:	b538      	push	{r3, r4, r5, lr}
 8003cb2:	4605      	mov	r5, r0
 8003cb4:	2900      	cmp	r1, #0
 8003cb6:	d043      	beq.n	8003d40 <_free_r+0x90>
 8003cb8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003cbc:	1f0c      	subs	r4, r1, #4
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	bfb8      	it	lt
 8003cc2:	18e4      	addlt	r4, r4, r3
 8003cc4:	f000 f8d4 	bl	8003e70 <__malloc_lock>
 8003cc8:	4a1e      	ldr	r2, [pc, #120]	; (8003d44 <_free_r+0x94>)
 8003cca:	6813      	ldr	r3, [r2, #0]
 8003ccc:	4610      	mov	r0, r2
 8003cce:	b933      	cbnz	r3, 8003cde <_free_r+0x2e>
 8003cd0:	6063      	str	r3, [r4, #4]
 8003cd2:	6014      	str	r4, [r2, #0]
 8003cd4:	4628      	mov	r0, r5
 8003cd6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003cda:	f000 b8ca 	b.w	8003e72 <__malloc_unlock>
 8003cde:	42a3      	cmp	r3, r4
 8003ce0:	d90b      	bls.n	8003cfa <_free_r+0x4a>
 8003ce2:	6821      	ldr	r1, [r4, #0]
 8003ce4:	1862      	adds	r2, r4, r1
 8003ce6:	4293      	cmp	r3, r2
 8003ce8:	bf01      	itttt	eq
 8003cea:	681a      	ldreq	r2, [r3, #0]
 8003cec:	685b      	ldreq	r3, [r3, #4]
 8003cee:	1852      	addeq	r2, r2, r1
 8003cf0:	6022      	streq	r2, [r4, #0]
 8003cf2:	6063      	str	r3, [r4, #4]
 8003cf4:	6004      	str	r4, [r0, #0]
 8003cf6:	e7ed      	b.n	8003cd4 <_free_r+0x24>
 8003cf8:	4613      	mov	r3, r2
 8003cfa:	685a      	ldr	r2, [r3, #4]
 8003cfc:	b10a      	cbz	r2, 8003d02 <_free_r+0x52>
 8003cfe:	42a2      	cmp	r2, r4
 8003d00:	d9fa      	bls.n	8003cf8 <_free_r+0x48>
 8003d02:	6819      	ldr	r1, [r3, #0]
 8003d04:	1858      	adds	r0, r3, r1
 8003d06:	42a0      	cmp	r0, r4
 8003d08:	d10b      	bne.n	8003d22 <_free_r+0x72>
 8003d0a:	6820      	ldr	r0, [r4, #0]
 8003d0c:	4401      	add	r1, r0
 8003d0e:	1858      	adds	r0, r3, r1
 8003d10:	4282      	cmp	r2, r0
 8003d12:	6019      	str	r1, [r3, #0]
 8003d14:	d1de      	bne.n	8003cd4 <_free_r+0x24>
 8003d16:	6810      	ldr	r0, [r2, #0]
 8003d18:	6852      	ldr	r2, [r2, #4]
 8003d1a:	4401      	add	r1, r0
 8003d1c:	6019      	str	r1, [r3, #0]
 8003d1e:	605a      	str	r2, [r3, #4]
 8003d20:	e7d8      	b.n	8003cd4 <_free_r+0x24>
 8003d22:	d902      	bls.n	8003d2a <_free_r+0x7a>
 8003d24:	230c      	movs	r3, #12
 8003d26:	602b      	str	r3, [r5, #0]
 8003d28:	e7d4      	b.n	8003cd4 <_free_r+0x24>
 8003d2a:	6820      	ldr	r0, [r4, #0]
 8003d2c:	1821      	adds	r1, r4, r0
 8003d2e:	428a      	cmp	r2, r1
 8003d30:	bf01      	itttt	eq
 8003d32:	6811      	ldreq	r1, [r2, #0]
 8003d34:	6852      	ldreq	r2, [r2, #4]
 8003d36:	1809      	addeq	r1, r1, r0
 8003d38:	6021      	streq	r1, [r4, #0]
 8003d3a:	6062      	str	r2, [r4, #4]
 8003d3c:	605c      	str	r4, [r3, #4]
 8003d3e:	e7c9      	b.n	8003cd4 <_free_r+0x24>
 8003d40:	bd38      	pop	{r3, r4, r5, pc}
 8003d42:	bf00      	nop
 8003d44:	20000290 	.word	0x20000290

08003d48 <_malloc_r>:
 8003d48:	b570      	push	{r4, r5, r6, lr}
 8003d4a:	1ccd      	adds	r5, r1, #3
 8003d4c:	f025 0503 	bic.w	r5, r5, #3
 8003d50:	3508      	adds	r5, #8
 8003d52:	2d0c      	cmp	r5, #12
 8003d54:	bf38      	it	cc
 8003d56:	250c      	movcc	r5, #12
 8003d58:	2d00      	cmp	r5, #0
 8003d5a:	4606      	mov	r6, r0
 8003d5c:	db01      	blt.n	8003d62 <_malloc_r+0x1a>
 8003d5e:	42a9      	cmp	r1, r5
 8003d60:	d903      	bls.n	8003d6a <_malloc_r+0x22>
 8003d62:	230c      	movs	r3, #12
 8003d64:	6033      	str	r3, [r6, #0]
 8003d66:	2000      	movs	r0, #0
 8003d68:	bd70      	pop	{r4, r5, r6, pc}
 8003d6a:	f000 f881 	bl	8003e70 <__malloc_lock>
 8003d6e:	4a23      	ldr	r2, [pc, #140]	; (8003dfc <_malloc_r+0xb4>)
 8003d70:	6814      	ldr	r4, [r2, #0]
 8003d72:	4621      	mov	r1, r4
 8003d74:	b991      	cbnz	r1, 8003d9c <_malloc_r+0x54>
 8003d76:	4c22      	ldr	r4, [pc, #136]	; (8003e00 <_malloc_r+0xb8>)
 8003d78:	6823      	ldr	r3, [r4, #0]
 8003d7a:	b91b      	cbnz	r3, 8003d84 <_malloc_r+0x3c>
 8003d7c:	4630      	mov	r0, r6
 8003d7e:	f000 f867 	bl	8003e50 <_sbrk_r>
 8003d82:	6020      	str	r0, [r4, #0]
 8003d84:	4629      	mov	r1, r5
 8003d86:	4630      	mov	r0, r6
 8003d88:	f000 f862 	bl	8003e50 <_sbrk_r>
 8003d8c:	1c43      	adds	r3, r0, #1
 8003d8e:	d126      	bne.n	8003dde <_malloc_r+0x96>
 8003d90:	230c      	movs	r3, #12
 8003d92:	4630      	mov	r0, r6
 8003d94:	6033      	str	r3, [r6, #0]
 8003d96:	f000 f86c 	bl	8003e72 <__malloc_unlock>
 8003d9a:	e7e4      	b.n	8003d66 <_malloc_r+0x1e>
 8003d9c:	680b      	ldr	r3, [r1, #0]
 8003d9e:	1b5b      	subs	r3, r3, r5
 8003da0:	d41a      	bmi.n	8003dd8 <_malloc_r+0x90>
 8003da2:	2b0b      	cmp	r3, #11
 8003da4:	d90f      	bls.n	8003dc6 <_malloc_r+0x7e>
 8003da6:	600b      	str	r3, [r1, #0]
 8003da8:	18cc      	adds	r4, r1, r3
 8003daa:	50cd      	str	r5, [r1, r3]
 8003dac:	4630      	mov	r0, r6
 8003dae:	f000 f860 	bl	8003e72 <__malloc_unlock>
 8003db2:	f104 000b 	add.w	r0, r4, #11
 8003db6:	1d23      	adds	r3, r4, #4
 8003db8:	f020 0007 	bic.w	r0, r0, #7
 8003dbc:	1ac3      	subs	r3, r0, r3
 8003dbe:	d01b      	beq.n	8003df8 <_malloc_r+0xb0>
 8003dc0:	425a      	negs	r2, r3
 8003dc2:	50e2      	str	r2, [r4, r3]
 8003dc4:	bd70      	pop	{r4, r5, r6, pc}
 8003dc6:	428c      	cmp	r4, r1
 8003dc8:	bf0b      	itete	eq
 8003dca:	6863      	ldreq	r3, [r4, #4]
 8003dcc:	684b      	ldrne	r3, [r1, #4]
 8003dce:	6013      	streq	r3, [r2, #0]
 8003dd0:	6063      	strne	r3, [r4, #4]
 8003dd2:	bf18      	it	ne
 8003dd4:	460c      	movne	r4, r1
 8003dd6:	e7e9      	b.n	8003dac <_malloc_r+0x64>
 8003dd8:	460c      	mov	r4, r1
 8003dda:	6849      	ldr	r1, [r1, #4]
 8003ddc:	e7ca      	b.n	8003d74 <_malloc_r+0x2c>
 8003dde:	1cc4      	adds	r4, r0, #3
 8003de0:	f024 0403 	bic.w	r4, r4, #3
 8003de4:	42a0      	cmp	r0, r4
 8003de6:	d005      	beq.n	8003df4 <_malloc_r+0xac>
 8003de8:	1a21      	subs	r1, r4, r0
 8003dea:	4630      	mov	r0, r6
 8003dec:	f000 f830 	bl	8003e50 <_sbrk_r>
 8003df0:	3001      	adds	r0, #1
 8003df2:	d0cd      	beq.n	8003d90 <_malloc_r+0x48>
 8003df4:	6025      	str	r5, [r4, #0]
 8003df6:	e7d9      	b.n	8003dac <_malloc_r+0x64>
 8003df8:	bd70      	pop	{r4, r5, r6, pc}
 8003dfa:	bf00      	nop
 8003dfc:	20000290 	.word	0x20000290
 8003e00:	20000294 	.word	0x20000294

08003e04 <_realloc_r>:
 8003e04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e06:	4607      	mov	r7, r0
 8003e08:	4614      	mov	r4, r2
 8003e0a:	460e      	mov	r6, r1
 8003e0c:	b921      	cbnz	r1, 8003e18 <_realloc_r+0x14>
 8003e0e:	4611      	mov	r1, r2
 8003e10:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8003e14:	f7ff bf98 	b.w	8003d48 <_malloc_r>
 8003e18:	b922      	cbnz	r2, 8003e24 <_realloc_r+0x20>
 8003e1a:	f7ff ff49 	bl	8003cb0 <_free_r>
 8003e1e:	4625      	mov	r5, r4
 8003e20:	4628      	mov	r0, r5
 8003e22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003e24:	f000 f826 	bl	8003e74 <_malloc_usable_size_r>
 8003e28:	4284      	cmp	r4, r0
 8003e2a:	d90f      	bls.n	8003e4c <_realloc_r+0x48>
 8003e2c:	4621      	mov	r1, r4
 8003e2e:	4638      	mov	r0, r7
 8003e30:	f7ff ff8a 	bl	8003d48 <_malloc_r>
 8003e34:	4605      	mov	r5, r0
 8003e36:	2800      	cmp	r0, #0
 8003e38:	d0f2      	beq.n	8003e20 <_realloc_r+0x1c>
 8003e3a:	4631      	mov	r1, r6
 8003e3c:	4622      	mov	r2, r4
 8003e3e:	f7ff fb0d 	bl	800345c <memcpy>
 8003e42:	4631      	mov	r1, r6
 8003e44:	4638      	mov	r0, r7
 8003e46:	f7ff ff33 	bl	8003cb0 <_free_r>
 8003e4a:	e7e9      	b.n	8003e20 <_realloc_r+0x1c>
 8003e4c:	4635      	mov	r5, r6
 8003e4e:	e7e7      	b.n	8003e20 <_realloc_r+0x1c>

08003e50 <_sbrk_r>:
 8003e50:	b538      	push	{r3, r4, r5, lr}
 8003e52:	2300      	movs	r3, #0
 8003e54:	4c05      	ldr	r4, [pc, #20]	; (8003e6c <_sbrk_r+0x1c>)
 8003e56:	4605      	mov	r5, r0
 8003e58:	4608      	mov	r0, r1
 8003e5a:	6023      	str	r3, [r4, #0]
 8003e5c:	f000 f91c 	bl	8004098 <_sbrk>
 8003e60:	1c43      	adds	r3, r0, #1
 8003e62:	d102      	bne.n	8003e6a <_sbrk_r+0x1a>
 8003e64:	6823      	ldr	r3, [r4, #0]
 8003e66:	b103      	cbz	r3, 8003e6a <_sbrk_r+0x1a>
 8003e68:	602b      	str	r3, [r5, #0]
 8003e6a:	bd38      	pop	{r3, r4, r5, pc}
 8003e6c:	20000474 	.word	0x20000474

08003e70 <__malloc_lock>:
 8003e70:	4770      	bx	lr

08003e72 <__malloc_unlock>:
 8003e72:	4770      	bx	lr

08003e74 <_malloc_usable_size_r>:
 8003e74:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8003e78:	2800      	cmp	r0, #0
 8003e7a:	f1a0 0004 	sub.w	r0, r0, #4
 8003e7e:	bfbc      	itt	lt
 8003e80:	580b      	ldrlt	r3, [r1, r0]
 8003e82:	18c0      	addlt	r0, r0, r3
 8003e84:	4770      	bx	lr
	...

08003e88 <sqrt>:
 8003e88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e8c:	b08b      	sub	sp, #44	; 0x2c
 8003e8e:	4604      	mov	r4, r0
 8003e90:	460d      	mov	r5, r1
 8003e92:	f000 f84d 	bl	8003f30 <__ieee754_sqrt>
 8003e96:	4b24      	ldr	r3, [pc, #144]	; (8003f28 <sqrt+0xa0>)
 8003e98:	4680      	mov	r8, r0
 8003e9a:	f993 a000 	ldrsb.w	sl, [r3]
 8003e9e:	4689      	mov	r9, r1
 8003ea0:	f1ba 3fff 	cmp.w	sl, #4294967295
 8003ea4:	d02b      	beq.n	8003efe <sqrt+0x76>
 8003ea6:	4622      	mov	r2, r4
 8003ea8:	462b      	mov	r3, r5
 8003eaa:	4620      	mov	r0, r4
 8003eac:	4629      	mov	r1, r5
 8003eae:	f7fc fda9 	bl	8000a04 <__aeabi_dcmpun>
 8003eb2:	4683      	mov	fp, r0
 8003eb4:	bb18      	cbnz	r0, 8003efe <sqrt+0x76>
 8003eb6:	2600      	movs	r6, #0
 8003eb8:	2700      	movs	r7, #0
 8003eba:	4632      	mov	r2, r6
 8003ebc:	463b      	mov	r3, r7
 8003ebe:	4620      	mov	r0, r4
 8003ec0:	4629      	mov	r1, r5
 8003ec2:	f7fc fd77 	bl	80009b4 <__aeabi_dcmplt>
 8003ec6:	b1d0      	cbz	r0, 8003efe <sqrt+0x76>
 8003ec8:	2301      	movs	r3, #1
 8003eca:	9300      	str	r3, [sp, #0]
 8003ecc:	4b17      	ldr	r3, [pc, #92]	; (8003f2c <sqrt+0xa4>)
 8003ece:	f8cd b020 	str.w	fp, [sp, #32]
 8003ed2:	9301      	str	r3, [sp, #4]
 8003ed4:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8003ed8:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8003edc:	f1ba 0f00 	cmp.w	sl, #0
 8003ee0:	d112      	bne.n	8003f08 <sqrt+0x80>
 8003ee2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8003ee6:	4668      	mov	r0, sp
 8003ee8:	f000 f8ce 	bl	8004088 <matherr>
 8003eec:	b1b8      	cbz	r0, 8003f1e <sqrt+0x96>
 8003eee:	9b08      	ldr	r3, [sp, #32]
 8003ef0:	b11b      	cbz	r3, 8003efa <sqrt+0x72>
 8003ef2:	f000 f8cb 	bl	800408c <__errno>
 8003ef6:	9b08      	ldr	r3, [sp, #32]
 8003ef8:	6003      	str	r3, [r0, #0]
 8003efa:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
 8003efe:	4640      	mov	r0, r8
 8003f00:	4649      	mov	r1, r9
 8003f02:	b00b      	add	sp, #44	; 0x2c
 8003f04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f08:	4632      	mov	r2, r6
 8003f0a:	463b      	mov	r3, r7
 8003f0c:	4630      	mov	r0, r6
 8003f0e:	4639      	mov	r1, r7
 8003f10:	f7fc fc08 	bl	8000724 <__aeabi_ddiv>
 8003f14:	f1ba 0f02 	cmp.w	sl, #2
 8003f18:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8003f1c:	d1e3      	bne.n	8003ee6 <sqrt+0x5e>
 8003f1e:	f000 f8b5 	bl	800408c <__errno>
 8003f22:	2321      	movs	r3, #33	; 0x21
 8003f24:	6003      	str	r3, [r0, #0]
 8003f26:	e7e2      	b.n	8003eee <sqrt+0x66>
 8003f28:	200001e4 	.word	0x200001e4
 8003f2c:	08004294 	.word	0x08004294

08003f30 <__ieee754_sqrt>:
 8003f30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003f34:	f8df e14c 	ldr.w	lr, [pc, #332]	; 8004084 <__ieee754_sqrt+0x154>
 8003f38:	4606      	mov	r6, r0
 8003f3a:	ea3e 0e01 	bics.w	lr, lr, r1
 8003f3e:	460d      	mov	r5, r1
 8003f40:	4607      	mov	r7, r0
 8003f42:	460a      	mov	r2, r1
 8003f44:	460c      	mov	r4, r1
 8003f46:	4603      	mov	r3, r0
 8003f48:	d10f      	bne.n	8003f6a <__ieee754_sqrt+0x3a>
 8003f4a:	4602      	mov	r2, r0
 8003f4c:	460b      	mov	r3, r1
 8003f4e:	f7fc fabf 	bl	80004d0 <__aeabi_dmul>
 8003f52:	4602      	mov	r2, r0
 8003f54:	460b      	mov	r3, r1
 8003f56:	4630      	mov	r0, r6
 8003f58:	4629      	mov	r1, r5
 8003f5a:	f7fc f907 	bl	800016c <__adddf3>
 8003f5e:	4606      	mov	r6, r0
 8003f60:	460d      	mov	r5, r1
 8003f62:	4630      	mov	r0, r6
 8003f64:	4629      	mov	r1, r5
 8003f66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003f6a:	2900      	cmp	r1, #0
 8003f6c:	dc0e      	bgt.n	8003f8c <__ieee754_sqrt+0x5c>
 8003f6e:	f021 4e00 	bic.w	lr, r1, #2147483648	; 0x80000000
 8003f72:	ea5e 0707 	orrs.w	r7, lr, r7
 8003f76:	d0f4      	beq.n	8003f62 <__ieee754_sqrt+0x32>
 8003f78:	b141      	cbz	r1, 8003f8c <__ieee754_sqrt+0x5c>
 8003f7a:	4602      	mov	r2, r0
 8003f7c:	460b      	mov	r3, r1
 8003f7e:	f7fc f8f3 	bl	8000168 <__aeabi_dsub>
 8003f82:	4602      	mov	r2, r0
 8003f84:	460b      	mov	r3, r1
 8003f86:	f7fc fbcd 	bl	8000724 <__aeabi_ddiv>
 8003f8a:	e7e8      	b.n	8003f5e <__ieee754_sqrt+0x2e>
 8003f8c:	1512      	asrs	r2, r2, #20
 8003f8e:	d10c      	bne.n	8003faa <__ieee754_sqrt+0x7a>
 8003f90:	2c00      	cmp	r4, #0
 8003f92:	d06e      	beq.n	8004072 <__ieee754_sqrt+0x142>
 8003f94:	2100      	movs	r1, #0
 8003f96:	02e6      	lsls	r6, r4, #11
 8003f98:	d56f      	bpl.n	800407a <__ieee754_sqrt+0x14a>
 8003f9a:	1e48      	subs	r0, r1, #1
 8003f9c:	1a12      	subs	r2, r2, r0
 8003f9e:	f1c1 0020 	rsb	r0, r1, #32
 8003fa2:	fa23 f000 	lsr.w	r0, r3, r0
 8003fa6:	4304      	orrs	r4, r0
 8003fa8:	408b      	lsls	r3, r1
 8003faa:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8003fae:	07d5      	lsls	r5, r2, #31
 8003fb0:	f04f 0500 	mov.w	r5, #0
 8003fb4:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8003fb8:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
 8003fbc:	bf42      	ittt	mi
 8003fbe:	0064      	lslmi	r4, r4, #1
 8003fc0:	eb04 74d3 	addmi.w	r4, r4, r3, lsr #31
 8003fc4:	005b      	lslmi	r3, r3, #1
 8003fc6:	eb04 71d3 	add.w	r1, r4, r3, lsr #31
 8003fca:	1050      	asrs	r0, r2, #1
 8003fcc:	4421      	add	r1, r4
 8003fce:	2216      	movs	r2, #22
 8003fd0:	462c      	mov	r4, r5
 8003fd2:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8003fd6:	005b      	lsls	r3, r3, #1
 8003fd8:	19a7      	adds	r7, r4, r6
 8003fda:	428f      	cmp	r7, r1
 8003fdc:	bfde      	ittt	le
 8003fde:	1bc9      	suble	r1, r1, r7
 8003fe0:	19bc      	addle	r4, r7, r6
 8003fe2:	19ad      	addle	r5, r5, r6
 8003fe4:	0049      	lsls	r1, r1, #1
 8003fe6:	3a01      	subs	r2, #1
 8003fe8:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 8003fec:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8003ff0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003ff4:	d1f0      	bne.n	8003fd8 <__ieee754_sqrt+0xa8>
 8003ff6:	f04f 0e20 	mov.w	lr, #32
 8003ffa:	4694      	mov	ip, r2
 8003ffc:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8004000:	42a1      	cmp	r1, r4
 8004002:	eb06 070c 	add.w	r7, r6, ip
 8004006:	dc02      	bgt.n	800400e <__ieee754_sqrt+0xde>
 8004008:	d112      	bne.n	8004030 <__ieee754_sqrt+0x100>
 800400a:	429f      	cmp	r7, r3
 800400c:	d810      	bhi.n	8004030 <__ieee754_sqrt+0x100>
 800400e:	2f00      	cmp	r7, #0
 8004010:	eb07 0c06 	add.w	ip, r7, r6
 8004014:	da34      	bge.n	8004080 <__ieee754_sqrt+0x150>
 8004016:	f1bc 0f00 	cmp.w	ip, #0
 800401a:	db31      	blt.n	8004080 <__ieee754_sqrt+0x150>
 800401c:	f104 0801 	add.w	r8, r4, #1
 8004020:	1b09      	subs	r1, r1, r4
 8004022:	4644      	mov	r4, r8
 8004024:	429f      	cmp	r7, r3
 8004026:	bf88      	it	hi
 8004028:	f101 31ff 	addhi.w	r1, r1, #4294967295
 800402c:	1bdb      	subs	r3, r3, r7
 800402e:	4432      	add	r2, r6
 8004030:	eb01 77d3 	add.w	r7, r1, r3, lsr #31
 8004034:	f1be 0e01 	subs.w	lr, lr, #1
 8004038:	4439      	add	r1, r7
 800403a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800403e:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8004042:	d1dd      	bne.n	8004000 <__ieee754_sqrt+0xd0>
 8004044:	430b      	orrs	r3, r1
 8004046:	d006      	beq.n	8004056 <__ieee754_sqrt+0x126>
 8004048:	1c54      	adds	r4, r2, #1
 800404a:	bf0b      	itete	eq
 800404c:	4672      	moveq	r2, lr
 800404e:	3201      	addne	r2, #1
 8004050:	3501      	addeq	r5, #1
 8004052:	f022 0201 	bicne.w	r2, r2, #1
 8004056:	106b      	asrs	r3, r5, #1
 8004058:	0852      	lsrs	r2, r2, #1
 800405a:	07e9      	lsls	r1, r5, #31
 800405c:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8004060:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8004064:	bf48      	it	mi
 8004066:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800406a:	eb03 5500 	add.w	r5, r3, r0, lsl #20
 800406e:	4616      	mov	r6, r2
 8004070:	e777      	b.n	8003f62 <__ieee754_sqrt+0x32>
 8004072:	0adc      	lsrs	r4, r3, #11
 8004074:	3a15      	subs	r2, #21
 8004076:	055b      	lsls	r3, r3, #21
 8004078:	e78a      	b.n	8003f90 <__ieee754_sqrt+0x60>
 800407a:	0064      	lsls	r4, r4, #1
 800407c:	3101      	adds	r1, #1
 800407e:	e78a      	b.n	8003f96 <__ieee754_sqrt+0x66>
 8004080:	46a0      	mov	r8, r4
 8004082:	e7cd      	b.n	8004020 <__ieee754_sqrt+0xf0>
 8004084:	7ff00000 	.word	0x7ff00000

08004088 <matherr>:
 8004088:	2000      	movs	r0, #0
 800408a:	4770      	bx	lr

0800408c <__errno>:
 800408c:	4b01      	ldr	r3, [pc, #4]	; (8004094 <__errno+0x8>)
 800408e:	6818      	ldr	r0, [r3, #0]
 8004090:	4770      	bx	lr
 8004092:	bf00      	nop
 8004094:	20000014 	.word	0x20000014

08004098 <_sbrk>:
 8004098:	4b04      	ldr	r3, [pc, #16]	; (80040ac <_sbrk+0x14>)
 800409a:	4602      	mov	r2, r0
 800409c:	6819      	ldr	r1, [r3, #0]
 800409e:	b909      	cbnz	r1, 80040a4 <_sbrk+0xc>
 80040a0:	4903      	ldr	r1, [pc, #12]	; (80040b0 <_sbrk+0x18>)
 80040a2:	6019      	str	r1, [r3, #0]
 80040a4:	6818      	ldr	r0, [r3, #0]
 80040a6:	4402      	add	r2, r0
 80040a8:	601a      	str	r2, [r3, #0]
 80040aa:	4770      	bx	lr
 80040ac:	20000298 	.word	0x20000298
 80040b0:	20000478 	.word	0x20000478

080040b4 <_init>:
 80040b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040b6:	bf00      	nop
 80040b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80040ba:	bc08      	pop	{r3}
 80040bc:	469e      	mov	lr, r3
 80040be:	4770      	bx	lr

080040c0 <_fini>:
 80040c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040c2:	bf00      	nop
 80040c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80040c6:	bc08      	pop	{r3}
 80040c8:	469e      	mov	lr, r3
 80040ca:	4770      	bx	lr
