Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx_2017/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 6341792b6a554aaeaa9aac0e8b2e5918 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pulpino_soc_behav xil_defaultlib.pulpino_soc xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port spi_mode_o [/home/ckj/git_dir/TyTAN/TrustLite_v1/project_1.srcs/sim_1/new/pulpino_soc.v:44]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port spi_master_mode_o [/home/ckj/git_dir/TyTAN/TrustLite_v1/project_1.srcs/sim_1/new/pulpino_soc.v:59]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port gpio_in [/home/ckj/git_dir/TyTAN/TrustLite_v1/project_1.srcs/sim_1/new/pulpino_soc.v:83]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port gpio_out [/home/ckj/git_dir/TyTAN/TrustLite_v1/project_1.srcs/sim_1/new/pulpino_soc.v:84]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port gpio_dir [/home/ckj/git_dir/TyTAN/TrustLite_v1/project_1.srcs/sim_1/new/pulpino_soc.v:85]
Completed static elaboration
WARNING: [XSIM 43-4127] File "/home/ckj/git_dir/TyTAN/TrustLite_v1/project_1.srcs/sources_1/imports/pulpino/ips/zero-riscy/zeroriscy_fetch_fifo.sv" Line 232 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/home/ckj/git_dir/TyTAN/TrustLite_v1/project_1.srcs/sources_1/imports/pulpino/ips/zero-riscy/zeroriscy_if_stage.sv" Line 277 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/home/ckj/git_dir/TyTAN/TrustLite_v1/project_1.srcs/sources_1/imports/pulpino/ips/zero-riscy/zeroriscy_controller.sv" Line 510 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/home/ckj/git_dir/TyTAN/TrustLite_v1/project_1.srcs/sources_1/imports/pulpino/ips/zero-riscy/zeroriscy_id_stage.sv" Line 782 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/home/ckj/git_dir/TyTAN/TrustLite_v1/project_1.srcs/sources_1/imports/pulpino/ips/zero-riscy/zeroriscy_id_stage.sv" Line 791 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/home/ckj/git_dir/TyTAN/TrustLite_v1/project_1.srcs/sources_1/imports/pulpino/ips/zero-riscy/zeroriscy_id_stage.sv" Line 795 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/home/ckj/git_dir/TyTAN/TrustLite_v1/project_1.srcs/sources_1/imports/pulpino/ips/zero-riscy/zeroriscy_load_store_unit.sv" Line 490 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/home/ckj/git_dir/TyTAN/TrustLite_v1/project_1.srcs/sources_1/imports/pulpino/ips/zero-riscy/zeroriscy_load_store_unit.sv" Line 494 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/home/ckj/git_dir/TyTAN/TrustLite_v1/project_1.srcs/sources_1/imports/pulpino/ips/zero-riscy/zeroriscy_load_store_unit.sv" Line 498 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/home/ckj/git_dir/TyTAN/TrustLite_v1/project_1.srcs/sources_1/imports/pulpino/ips/zero-riscy/zeroriscy_load_store_unit.sv" Line 501 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/home/ckj/git_dir/TyTAN/TrustLite_v1/project_1.srcs/sources_1/imports/pulpino/ips/zero-riscy/zeroriscy_debug_unit.sv" Line 481 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/home/ckj/git_dir/TyTAN/TrustLite_v1/project_1.srcs/sources_1/imports/pulpino/ips/zero-riscy/zeroriscy_debug_unit.sv" Line 489 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ckj/git_dir/TyTAN/TrustLite_v1/project_1.srcs/sources_1/imports/rtl/adv_dbg_if.sv" Line 16. Module adv_dbg_if(NB_CORES=1,AXI_DATA_WIDTH=32,AXI_USER_WIDTH=1,AXI_ID_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ckj/git_dir/TyTAN/TrustLite_v1/project_1.srcs/sources_1/imports/rtl/adbg_tap_top.v" Line 73. Module adbg_tap_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ckj/git_dir/TyTAN/TrustLite_v1/project_1.srcs/sources_1/imports/rtl/adbg_top.sv" Line 44. Module adbg_top(NB_CORES=1,AXI_DATA_WIDTH=32,AXI_USER_WIDTH=1,AXI_ID_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ckj/git_dir/TyTAN/TrustLite_v1/project_1.srcs/sources_1/imports/rtl/adbg_axi_module.sv" Line 69. Module adbg_axi_module(AXI_DATA_WIDTH=32,AXI_USER_WIDTH=1,AXI_ID_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ckj/git_dir/TyTAN/TrustLite_v1/project_1.srcs/sources_1/imports/rtl/adbg_axi_biu.sv" Line 66. Module adbg_axi_biu(AXI_DATA_WIDTH=32,AXI_USER_WIDTH=1,AXI_ID_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ckj/git_dir/TyTAN/TrustLite_v1/project_1.srcs/sources_1/imports/rtl/adbg_crc32.v" Line 52. Module adbg_crc32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ckj/git_dir/TyTAN/TrustLite_v1/project_1.srcs/sources_1/imports/rtl/adbg_or1k_module.sv" Line 69. Module adbg_or1k_module(NB_CORES=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ckj/git_dir/TyTAN/TrustLite_v1/project_1.srcs/sources_1/imports/rtl/adbg_or1k_status_reg.sv" Line 68. Module adbg_or1k_status_reg(NB_CORES=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ckj/git_dir/TyTAN/TrustLite_v1/project_1.srcs/sources_1/imports/rtl/adbg_or1k_biu.sv" Line 59. Module adbg_or1k_biu(NB_CORES=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ckj/git_dir/TyTAN/TrustLite_v1/project_1.srcs/sources_1/imports/rtl/adbg_crc32.v" Line 52. Module adbg_crc32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ckj/git_dir/TyTAN/TrustLite_v1/project_1.srcs/sources_1/imports/pulpino/ips/axi/axi_slice_dc/dc_token_ring_fifo_din.v" Line 11. Module dc_token_ring_fifo_din(DATA_WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ckj/git_dir/TyTAN/TrustLite_v1/project_1.srcs/sources_1/imports/pulpino/ips/axi/axi_slice_dc/dc_data_buffer.v" Line 11. Module dc_data_buffer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ckj/git_dir/TyTAN/TrustLite_v1/project_1.srcs/sources_1/imports/pulpino/ips/axi/axi_slice_dc/dc_token_ring.v" Line 11. Module dc_token_ring(RESET_VALUE='b01100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ckj/git_dir/TyTAN/TrustLite_v1/project_1.srcs/sources_1/imports/pulpino/ips/axi/axi_slice_dc/dc_full_detector.v" Line 11. Module dc_full_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ckj/git_dir/TyTAN/TrustLite_v1/project_1.srcs/sources_1/imports/pulpino/ips/axi/axi_slice_dc/dc_synchronizer.v" Line 11. Module dc_synchronizer(RESET_VALUE=1'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ckj/git_dir/TyTAN/TrustLite_v1/project_1.srcs/sources_1/imports/pulpino/ips/axi/axi_slice_dc/dc_token_ring_fifo_dout.v" Line 11. Module dc_token_ring_fifo_dout(DATA_WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ckj/git_dir/TyTAN/TrustLite_v1/project_1.srcs/sources_1/imports/pulpino/ips/axi/axi_slice_dc/dc_token_ring.v" Line 11. Module dc_token_ring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ckj/git_dir/TyTAN/TrustLite_v1/project_1.srcs/sources_1/imports/pulpino/ips/axi/axi_slice_dc/dc_synchronizer.v" Line 11. Module dc_synchronizer(WIDTH=8,RESET_VALUE='b01100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ckj/git_dir/TyTAN/TrustLite_v1/project_1.srcs/sources_1/imports/pulpino/ips/axi/axi_slice_dc/dc_token_ring_fifo_din.v" Line 11. Module dc_token_ring_fifo_din(DATA_WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ckj/git_dir/TyTAN/TrustLite_v1/project_1.srcs/sources_1/imports/pulpino/ips/axi/axi_slice_dc/dc_data_buffer.v" Line 11. Module dc_data_buffer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ckj/git_dir/TyTAN/TrustLite_v1/project_1.srcs/sources_1/imports/pulpino/ips/axi/axi_slice_dc/dc_token_ring.v" Line 11. Module dc_token_ring(RESET_VALUE='b01100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ckj/git_dir/TyTAN/TrustLite_v1/project_1.srcs/sources_1/imports/pulpino/ips/axi/axi_slice_dc/dc_full_detector.v" Line 11. Module dc_full_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ckj/git_dir/TyTAN/TrustLite_v1/project_1.srcs/sources_1/imports/pulpino/ips/axi/axi_slice_dc/dc_synchronizer.v" Line 11. Module dc_synchronizer(RESET_VALUE=1'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ckj/git_dir/TyTAN/TrustLite_v1/project_1.srcs/sources_1/imports/pulpino/ips/axi/axi_slice_dc/dc_token_ring_fifo_dout.v" Line 11. Module dc_token_ring_fifo_dout(DATA_WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ckj/git_dir/TyTAN/TrustLite_v1/project_1.srcs/sources_1/imports/pulpino/ips/axi/axi_slice_dc/dc_token_ring.v" Line 11. Module dc_token_ring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ckj/git_dir/TyTAN/TrustLite_v1/project_1.srcs/sources_1/imports/pulpino/ips/axi/axi_slice_dc/dc_synchronizer.v" Line 11. Module dc_synchronizer(WIDTH=8,RESET_VALUE='b01100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ckj/git_dir/TyTAN/TrustLite_v1/project_1.srcs/sim_1/imports/apb/apb_gpio/apb_gpio.sv" Line 29. Module apb_gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ckj/git_dir/TyTAN/TrustLite_v1/project_1.srcs/sim_1/imports/apb_event_unit/apb_event_unit.sv" Line 34. Module apb_event_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ckj/git_dir/TyTAN/TrustLite_v1/project_1.srcs/sim_1/imports/apb/apb_fll_if/apb_fll_if.sv" Line 11. Module apb_fll_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ckj/git_dir/TyTAN/TrustLite_v1/project_1.srcs/sim_1/imports/apb/apb2per/apb2per.sv" Line 28. Module apb2per(PER_ADDR_WIDTH=15) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.AXI_BUS(AXI_DATA_WIDTH=32,AXI_ID...
Compiling module xil_defaultlib.AXI_BUS(AXI_DATA_WIDTH=32,AXI_ID...
Compiling module xil_defaultlib.DEBUG_BUS
Compiling module xil_defaultlib.cluster_clock_mux2
Compiling module xil_defaultlib.rstgen
Compiling module xil_defaultlib.clk_rst_gen
Compiling module xil_defaultlib.cluster_clock_gating
Compiling module xil_defaultlib.zeroriscy_fetch_fifo
Compiling module xil_defaultlib.zeroriscy_prefetch_buffer
Compiling module xil_defaultlib.zeroriscy_compressed_decoder
Compiling module xil_defaultlib.zeroriscy_if_stage
Compiling module xil_defaultlib.zeroriscy_register_file_default
Compiling module xil_defaultlib.zeroriscy_decoder(RV32M=0)
Compiling module xil_defaultlib.zeroriscy_controller_2
Compiling module xil_defaultlib.zeroriscy_int_controller
Compiling module xil_defaultlib.zeroriscy_id_stage(RV32M=0)
Compiling module xil_defaultlib.zeroriscy_alu
Compiling module xil_defaultlib.zeroriscy_multdiv_fast
Compiling module xil_defaultlib.zeroriscy_ex_block(RV32M=0)
Compiling module xil_defaultlib.zeroriscy_load_store_unit
Compiling module xil_defaultlib.zeroriscy_cs_registers_default
Compiling module xil_defaultlib.zeroriscy_debug_unit
Compiling module xil_defaultlib.zeroriscy_core(RV32M=0)
Compiling module xil_defaultlib.core2axi(AXI4_ID_WIDTH=2,AXI4_US...
Compiling module xil_defaultlib.core2axi_wrap(AXI_USER_WIDTH=1,A...
Compiling module xil_defaultlib.generic_fifo(DATA_WIDTH=64,DATA_...
Compiling module xil_defaultlib.axi_aw_buffer(ID_WIDTH=2,USER_WI...
Compiling module xil_defaultlib.axi_ar_buffer(ID_WIDTH=2,USER_WI...
Compiling module xil_defaultlib.generic_fifo(DATA_WIDTH=38,DATA_...
Compiling module xil_defaultlib.axi_w_buffer(DATA_WIDTH=32,USER_...
Compiling module xil_defaultlib.axi_r_buffer(ID_WIDTH=2,DATA_WID...
Compiling module xil_defaultlib.generic_fifo(DATA_WIDTH=5,DATA_D...
Compiling module xil_defaultlib.axi_b_buffer(ID_WIDTH=2,USER_WID...
Compiling module xil_defaultlib.axi_slice(AXI_DATA_WIDTH=32,AXI_...
Compiling module xil_defaultlib.axi_slice_wrap(AXI_DATA_WIDTH=32...
Compiling module xil_defaultlib.sp_ram(ADDR_WIDTH=15,NUM_WORDS=3...
Compiling module xil_defaultlib.sp_ram_wrap_default
Compiling module xil_defaultlib.boot_code
Compiling module xil_defaultlib.boot_rom_wrap
Compiling module xil_defaultlib.instr_ram_wrap_default
Compiling module xil_defaultlib.generic_fifo(DATA_WIDTH=66,DATA_...
Compiling module xil_defaultlib.axi_aw_buffer(USER_WIDTH=1,BUFFE...
Compiling module xil_defaultlib.axi_ar_buffer(USER_WIDTH=1,BUFFE...
Compiling module xil_defaultlib.generic_fifo(DATA_WIDTH=38,DATA_...
Compiling module xil_defaultlib.axi_w_buffer(DATA_WIDTH=32,USER_...
Compiling module xil_defaultlib.generic_fifo(DATA_WIDTH=40,DATA_...
Compiling module xil_defaultlib.axi_r_buffer(DATA_WIDTH=32,USER_...
Compiling module xil_defaultlib.generic_fifo(DATA_WIDTH=7,DATA_D...
Compiling module xil_defaultlib.axi_b_buffer(USER_WIDTH=1,BUFFER...
Compiling module xil_defaultlib.axi_write_only_ctrl(AXI4_RDATA_W...
Compiling module xil_defaultlib.axi_read_only_ctrl(AXI4_RDATA_WI...
Compiling module xil_defaultlib.axi_mem_if_SP(AXI4_ID_WIDTH=4,AX...
Compiling module xil_defaultlib.axi_mem_if_SP_wrap(AXI_DATA_WIDT...
Compiling module xil_defaultlib.ram_mux(ADDR_WIDTH=16)
Compiling module xil_defaultlib.axi_write_only_ctrl(AXI4_RDATA_W...
Compiling module xil_defaultlib.axi_read_only_ctrl(AXI4_RDATA_WI...
Compiling module xil_defaultlib.axi_mem_if_SP(AXI4_ID_WIDTH=4,AX...
Compiling module xil_defaultlib.axi_mem_if_SP_wrap(AXI_DATA_WIDT...
Compiling module xil_defaultlib.data_ram_mux(ADDR_WIDTH=15)
Compiling module xil_defaultlib.ea_mpu_ram_default
Compiling module xil_defaultlib.ea_mpu(ADDR_WIDTH=15)
Compiling module xil_defaultlib.cluster_clock_inverter
Compiling module xil_defaultlib.adbg_tap_top
Compiling module xil_defaultlib.adbg_axi_biu(AXI_DATA_WIDTH=32,A...
Compiling module xil_defaultlib.adbg_crc32
Compiling module xil_defaultlib.adbg_axi_module(AXI_DATA_WIDTH=3...
Compiling module xil_defaultlib.adbg_or1k_status_reg(NB_CORES=1)
Compiling module xil_defaultlib.adbg_or1k_biu(NB_CORES=1)
Compiling module xil_defaultlib.adbg_or1k_module(NB_CORES=1)
Compiling module xil_defaultlib.adbg_top(NB_CORES=1,AXI_DATA_WID...
Compiling module xil_defaultlib.adv_dbg_if(NB_CORES=1,AXI_DATA_W...
Compiling module xil_defaultlib.core_region(AXI_DATA_WIDTH=32,AX...
Compiling module xil_defaultlib.APB_BUS
Compiling module xil_defaultlib.spi_slave_rx
Compiling module xil_defaultlib.pulp_clock_inverter
Compiling module xil_defaultlib.pulp_clock_mux2
Compiling module xil_defaultlib.spi_slave_tx
Compiling module xil_defaultlib.spi_slave_cmd_parser
Compiling module xil_defaultlib.spi_slave_regs
Compiling module xil_defaultlib.spi_slave_controller
Compiling module xil_defaultlib.dc_data_buffer
Compiling module xil_defaultlib.dc_token_ring(RESET_VALUE='b0110...
Compiling module xil_defaultlib.dc_synchronizer(RESET_VALUE=1'b0...
Compiling module xil_defaultlib.dc_full_detector
Compiling module xil_defaultlib.dc_token_ring_fifo_din(DATA_WIDT...
Compiling module xil_defaultlib.dc_token_ring
Compiling module xil_defaultlib.dc_synchronizer(WIDTH=8,RESET_VA...
Compiling module xil_defaultlib.dc_token_ring_fifo_dout(DATA_WID...
Compiling module xil_defaultlib.spi_slave_dc_fifo
Compiling module xil_defaultlib.spi_slave_axi_plug(AXI_DATA_WIDT...
Compiling module xil_defaultlib.spi_slave_syncro
Compiling module xil_defaultlib.axi_spi_slave(AXI_DATA_WIDTH=32,...
Compiling module xil_defaultlib.axi_spi_slave_wrap(AXI_DATA_WIDT...
Compiling module xil_defaultlib.generic_fifo(DATA_WIDTH=66,DATA_...
Compiling module xil_defaultlib.axi_aw_buffer(USER_WIDTH=1)
Compiling module xil_defaultlib.axi_ar_buffer(USER_WIDTH=1)
Compiling module xil_defaultlib.generic_fifo(DATA_WIDTH=40,DATA_...
Compiling module xil_defaultlib.axi_r_buffer(DATA_WIDTH=32,USER_...
Compiling module xil_defaultlib.generic_fifo(DATA_WIDTH=7,DATA_D...
Compiling module xil_defaultlib.axi_b_buffer(USER_WIDTH=1,BUFFER...
Compiling module xil_defaultlib.axi2apb32(AXI4_ID_WIDTH=4,AXI4_U...
Compiling module xil_defaultlib.axi2apb_wrap(AXI_USER_WIDTH=1,AX...
Compiling module xil_defaultlib.apb_node(NB_MASTER=9)
Compiling module xil_defaultlib.apb_node_wrap(NB_MASTER=9)
Compiling module xil_defaultlib.periph_bus_wrap_default
Compiling architecture rtl of entity xil_defaultlib.slib_input_sync [slib_input_sync_default]
Compiling architecture rtl of entity xil_defaultlib.slib_input_filter [\slib_input_filter(size=2)\]
Compiling architecture rtl of entity xil_defaultlib.uart_interrupt [uart_interrupt_default]
Compiling architecture rtl of entity xil_defaultlib.slib_edge_detect [slib_edge_detect_default]
Compiling architecture rtl of entity xil_defaultlib.uart_baudgen [uart_baudgen_default]
Compiling architecture rtl of entity xil_defaultlib.slib_clock_div [\slib_clock_div(ratio=8)\]
Compiling architecture rtl of entity xil_defaultlib.slib_fifo [slib_fifo_default]
Compiling architecture rtl of entity xil_defaultlib.slib_fifo [\slib_fifo(width=11)\]
Compiling architecture rtl of entity xil_defaultlib.uart_transmitter [uart_transmitter_default]
Compiling architecture rtl of entity xil_defaultlib.slib_counter [slib_counter_default]
Compiling architecture rtl of entity xil_defaultlib.slib_mv_filter [slib_mv_filter_default]
Compiling architecture rtl of entity xil_defaultlib.slib_input_filter [slib_input_filter_default]
Compiling architecture rtl of entity xil_defaultlib.uart_receiver [uart_receiver_default]
Compiling architecture rtl of entity xil_defaultlib.apb_uart [apb_uart_default]
Compiling module xil_defaultlib.apb_gpio
Compiling module xil_defaultlib.spi_master_apb_if(BUFFER_DEPTH=8...
Compiling module xil_defaultlib.spi_master_fifo(BUFFER_DEPTH=8)
Compiling module xil_defaultlib.spi_master_clkgen
Compiling module xil_defaultlib.spi_master_tx
Compiling module xil_defaultlib.spi_master_rx
Compiling module xil_defaultlib.spi_master_controller
Compiling module xil_defaultlib.apb_spi_master(BUFFER_DEPTH=8)
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.apb_timer_default
Compiling module xil_defaultlib.generic_service_unit
Compiling module xil_defaultlib.sleep_unit
Compiling module xil_defaultlib.apb_event_unit
Compiling module xil_defaultlib.i2c_master_bit_ctrl
Compiling module xil_defaultlib.i2c_master_byte_ctrl
Compiling module xil_defaultlib.apb_i2c
Compiling module xil_defaultlib.apb_fll_if
Compiling module xil_defaultlib.apb_pulpino
Compiling module xil_defaultlib.apb2per(PER_ADDR_WIDTH=15)
Compiling module xil_defaultlib.peripherals(AXI_DATA_WIDTH=32,AX...
Compiling module xil_defaultlib.axi_FanInPrimitive_Req(AUX_WIDTH...
Compiling module xil_defaultlib.axi_RR_Flag_Req(MAX_COUNT=3,WIDT...
Compiling module xil_defaultlib.axi_ArbitrationTree(ID_WIDTH=5,N...
Compiling module xil_defaultlib.axi_AR_allocator(AXI_USER_W=1,N_...
Compiling module xil_defaultlib.axi_AW_allocator(AXI_USER_W=1,N_...
Compiling module xil_defaultlib.generic_fifo(DATA_WIDTH=5)
Compiling module xil_defaultlib.axi_multiplexer(DATA_WIDTH=38,N_...
Compiling module xil_defaultlib.axi_DW_allocator(AXI_USER_W=1,N_...
Compiling module xil_defaultlib.axi_address_decoder_BW(AXI_ID_IN...
Compiling module xil_defaultlib.axi_address_decoder_BR(N_TARG_PO...
Compiling module xil_defaultlib.axi_request_block(AXI_DATA_W=32,...
Compiling module xil_defaultlib.axi_FanInPrimitive_Req(AUX_WIDTH...
Compiling module xil_defaultlib.axi_ArbitrationTree(AUX_WIDTH=3,...
Compiling module xil_defaultlib.axi_BW_allocator(AXI_USER_W=1,N_...
Compiling module xil_defaultlib.axi_FanInPrimitive_Req(AUX_WIDTH...
Compiling module xil_defaultlib.axi_ArbitrationTree(AUX_WIDTH=36...
Compiling module xil_defaultlib.axi_BR_allocator(AXI_USER_W=1,N_...
Compiling module xil_defaultlib.axi_address_decoder_AR(N_INIT_PO...
Compiling module xil_defaultlib.axi_address_decoder_AW(N_INIT_PO...
Compiling module xil_defaultlib.generic_fifo(DATA_WIDTH=3)
Compiling module xil_defaultlib.axi_address_decoder_DW(N_INIT_PO...
Compiling module xil_defaultlib.axi_response_block(AXI_DATA_W=32...
Compiling module xil_defaultlib.axi_node(AXI_DATA_W=32,AXI_USER_...
Compiling module xil_defaultlib.axi_node_intf_wrap(NB_MASTER=3,N...
Compiling module xil_defaultlib.pulpino_top(ZERO_RV32M=0)
Compiling module xil_defaultlib.pulpino_soc
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.zeroriscy_defines
Built simulation snapshot pulpino_soc_behav
