#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Oct 20 23:05:56 2024
# Process ID: 10544
# Current directory: E:/SoC/04_ZynqLab01/ZynqLab01
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15180 E:\SoC\04_ZynqLab01\ZynqLab01\ZynqLab01.xpr
# Log file: E:/SoC/04_ZynqLab01/ZynqLab01/vivado.log
# Journal file: E:/SoC/04_ZynqLab01/ZynqLab01\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/SoC/04_ZynqLab01/ZynqLab01/ZynqLab01.xpr
update_compile_order -fileset sources_1
save_project_as ZynqLab02 E:/SoC/04_ZynqLab01/ZynqLab02 -force
import_files
create_bd_design "design_2"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {btns_4bits ( 4 Buttons ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
endgroup
regenerate_bd_layout
create_peripheral xilinx.com user myLED 1.0 -dir E:/SoC/04_ZynqLab01/ZynqLab02/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:myLED:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:myLED:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:myLED:1.0]
set_property  ip_repo_paths  E:/SoC/04_ZynqLab01/ZynqLab02/../ip_repo/myLED_1.0 [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_myLED_v1_0 -directory E:/SoC/04_ZynqLab01/ZynqLab02/../ip_repo e:/SoC/04_ZynqLab01/ip_repo/myLED_1.0/component.xml
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path e:/SoC/04_ZynqLab01/ip_repo/myLED_1.0
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:myLED:1.0 myLED_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/myLED_0/S00_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins myLED_0/S00_AXI]
regenerate_bd_layout
validate_bd_design
create_bd_port -dir O -from 3 -to 0 -type data LED
startgroup
connect_bd_net [get_bd_ports LED] [get_bd_pins myLED_0/oLED]
endgroup
regenerate_bd_layout
validate_bd_design
make_wrapper -files [get_files E:/SoC/04_ZynqLab01/ZynqLab02/ZynqLab02.srcs/sources_1/bd/design_2/design_2.bd] -top
add_files -norecurse E:/SoC/04_ZynqLab01/ZynqLab02/ZynqLab02.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top design_2_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse E:/SoC/Zybo-Z7-Master.xdc
import_files -fileset constrs_1 E:/SoC/Zybo-Z7-Master.xdc
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
file copy -force E:/SoC/04_ZynqLab01/ZynqLab02/ZynqLab02.runs/impl_1/design_2_wrapper.sysdef E:/SoC/04_ZynqLab01/ZynqLab02/ZynqLab02.sdk/design_2_wrapper.hdf

launch_sdk -workspace E:/SoC/04_ZynqLab01/ZynqLab02/ZynqLab02.sdk -hwspec E:/SoC/04_ZynqLab01/ZynqLab02/ZynqLab02.sdk/design_2_wrapper.hdf
