// Seed: 593757598
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  if (1) begin
    assign id_4 = id_3;
  end else begin
    assign id_2 = id_2;
  end
  module_2(
      id_2, id_1, id_3, id_2
  );
endmodule
module module_1;
  wire id_2, id_3;
  module_0(
      id_3, id_2, id_2, id_3, id_3, id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_4;
  wire id_5 = ~1;
endmodule
