INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.ip_user_files/bd/DDR3_sim/ip/DDR3_sim_clk_wiz_0_0/DDR3_sim_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDR3_sim_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.ip_user_files/bd/DDR3_sim/ip/DDR3_sim_clk_wiz_0_0/DDR3_sim_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDR3_sim_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.ip_user_files/bd/DDR3_sim/ip/DDR3_sim_blk_mem_gen_0_0/sim/DDR3_sim_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDR3_sim_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_sim/ipshared/564d/simulation/fifo_generator_vlog_beh.v" into library fifo_generator_v13_1_3
INFO: [VRFC 10-311] analyzing module fifo_generator_vlog_beh
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_i, assumed default net type wire [C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_sim/ipshared/564d/simulation/fifo_generator_vlog_beh.v:1249]
INFO: [VRFC 10-2458] undeclared symbol wr_eop_ad, assumed default net type wire [C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_sim/ipshared/564d/simulation/fifo_generator_vlog_beh.v:1331]
INFO: [VRFC 10-2458] undeclared symbol rd_eop_ad, assumed default net type wire [C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_sim/ipshared/564d/simulation/fifo_generator_vlog_beh.v:1332]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_axis, assumed default net type wire [C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_sim/ipshared/564d/simulation/fifo_generator_vlog_beh.v:1574]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wach, assumed default net type wire [C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_sim/ipshared/564d/simulation/fifo_generator_vlog_beh.v:2099]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wdch, assumed default net type wire [C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_sim/ipshared/564d/simulation/fifo_generator_vlog_beh.v:2319]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wrch, assumed default net type wire [C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_sim/ipshared/564d/simulation/fifo_generator_vlog_beh.v:2486]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_rach, assumed default net type wire [C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_sim/ipshared/564d/simulation/fifo_generator_vlog_beh.v:2866]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_rdch, assumed default net type wire [C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_sim/ipshared/564d/simulation/fifo_generator_vlog_beh.v:3099]
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_3_CONV_VER
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_3_sync_stage
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_3_bhv_ver_as
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_3_beh_ver_ll_afifo
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_3_bhv_ver_ss
INFO: [VRFC 10-2458] undeclared symbol srst_wrst_busy, assumed default net type wire [C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_sim/ipshared/564d/simulation/fifo_generator_vlog_beh.v:7858]
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_3_bhv_ver_preload0
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_3_axic_reg_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_sim/ipshared/564d/hdl/fifo_generator_v13_1_rfs.v" into library fifo_generator_v13_1_3
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_3
INFO: [VRFC 10-2458] undeclared symbol sleep_i, assumed default net type wire [C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_sim/ipshared/564d/hdl/fifo_generator_v13_1_rfs.v:519]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.ip_user_files/bd/DDR3_sim/ip/DDR3_sim_xbar_0/sim/DDR3_sim_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDR3_sim_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.ip_user_files/bd/DDR3_sim/ip/DDR3_sim_auto_pc_0/sim/DDR3_sim_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDR3_sim_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.ip_user_files/bd/DDR3_sim/ipshared/de76/hdl/memory_tester_v1_0_S00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_tester_v1_0_S00_AXI
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.ip_user_files/bd/DDR3_sim/ipshared/de76/hdl/memory_tester_v1_0_M00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_tester_v1_0_M00_AXI
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.ip_user_files/bd/DDR3_sim/ipshared/de76/hdl/memory_tester_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_tester_v1_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.ip_user_files/bd/DDR3_sim/ip/DDR3_sim_memory_tester_0_0/sim/DDR3_sim_memory_tester_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DDR3_sim_memory_tester_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.ip_user_files/bd/DDR3_sim/ip/DDR3_sim_axi_bram_ctrl_0_0/sim/DDR3_sim_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DDR3_sim_axi_bram_ctrl_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.ip_user_files/bd/DDR3_sim/ip/DDR3_sim_rst_clk_wiz_0_100M_0/sim/DDR3_sim_rst_clk_wiz_0_100M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DDR3_sim_rst_clk_wiz_0_100M_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_sim/ipshared/564d/hdl/fifo_generator_v13_1_rfs.vhd" into library fifo_generator_v13_1_3
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_1_3_builtin
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_1_3_synth
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.ip_user_files/bd/DDR3_sim/hdl/DDR3_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity m00_couplers_imp_23HTO3
INFO: [VRFC 10-307] analyzing entity m01_couplers_imp_1SLZFDE
INFO: [VRFC 10-307] analyzing entity s00_couplers_imp_1YO0EUP
INFO: [VRFC 10-307] analyzing entity DDR3_sim_axi_mem_intercon_0
INFO: [VRFC 10-307] analyzing entity DDR3_sim
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_sim/hdl/DDR3_sim_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DDR3_sim_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sim_1/new/DDR3_sim_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DDR3_sim_test
