INFO-FLOW: Workspace D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt opened at Sun Jul 31 13:34:21 +0530 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 1.25 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.159 sec.
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.147 sec.
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.28 sec.
Command     ap_source done; 0.283 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 1.838 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 2.046 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -version=1.1.0 
Command   open_solution done; 2.648 sec.
Execute   set_part xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7z020 
Command       license_isbetapart done; error code: 1; 
Execute       ap_part_info -data single -name xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data resources 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     get_default_platform 
Command   set_part done; 0.165 sec.
Execute   create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog -version 1.1.0 
Execute   set_clock_uncertainty 1.25 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'dnn/dnn.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling dnn/dnn.cpp as C++
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       is_encrypted dnn/dnn.cpp 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Softwares/Xilinx/Vivado/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "dnn/dnn.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/dnn.pp.0.cpp" 
INFO-FLOW: exec D:/Softwares/Xilinx/Vivado/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Softwares/Xilinx/Vivado/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E dnn/dnn.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/dnn.pp.0.cpp
Command       clang done; 3.301 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/dnn.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/Softwares/Xilinx/Vivado/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/dnn.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.453 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/dnn.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/Softwares/Xilinx/Vivado/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/dnn.pp.0.cpp"  -o "D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Softwares/Xilinx/Vivado/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Softwares/Xilinx/Vivado/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/dnn.pp.0.cpp -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/useless.bc
Command       clang done; 2.728 sec.
INFO-FLOW: Done: GCC PP time: 7.5 seconds per iteration
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/dnn.pp.0.cpp std=gnu++98 -directive=D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Softwares/Xilinx/Vivado/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/.systemc_flag -quiet -fix-errors D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/dnn.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.334 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/dnn.pp.0.cpp std=gnu++98 -directive=D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Softwares/Xilinx/Vivado/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/all.directive.json -quiet -fix-errors D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/dnn.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.338 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Softwares/Xilinx/Vivado/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/xilinx-dataflow-lawyer.dnn.pp.0.cpp.diag.yml D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/dnn.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/xilinx-dataflow-lawyer.dnn.pp.0.cpp.out.log 2> D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/xilinx-dataflow-lawyer.dnn.pp.0.cpp.err.log 
Command       ap_eval done; 1.175 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/dnn.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr D:/Softwares/Xilinx/Vivado/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/tidy-3.1.dnn.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/dnn.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/tidy-3.1.dnn.pp.0.cpp.out.log 2> D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/tidy-3.1.dnn.pp.0.cpp.err.log 
Command         ap_eval done; 2.771 sec.
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr D:/Softwares/Xilinx/Vivado/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/dnn.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/xilinx-legacy-rewriter.dnn.pp.0.cpp.out.log 2> D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/xilinx-legacy-rewriter.dnn.pp.0.cpp.err.log 
Command         ap_eval done; 1.195 sec.
Command       tidy_31 done; 4.181 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 6.7 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/dnn.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec D:/Softwares/Xilinx/Vivado/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/dnn.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.682 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/dnn.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/Softwares/Xilinx/Vivado/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/dnn.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/dnn.bc" 
INFO-FLOW: exec D:/Softwares/Xilinx/Vivado/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Softwares/Xilinx/Vivado/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/dnn.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/dnn.bc
Command       clang done; 2.793 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/dnn.g.bc -hls-opt -except-internalize DNN_wlo -LD:/Softwares/Xilinx/Vivado/Vivado/2019.1/win64/lib -lhlsm -lhlsmc++ -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/a.g 
Command       llvm-ld done; 11.976 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 184.352 ; gain = 92.781
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 184.352 ; gain = 92.781
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/a.pp.bc -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.439 sec.
Execute         llvm-ld D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/a.pp.0.bc -disable-opt -LD:/Softwares/Xilinx/Vivado/Vivado/2019.1/win64/lib -lfloatconversion -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.795 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top DNN_wlo -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/a.g.0.bc -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 1.185 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:42 . Memory (MB): peak = 184.352 ; gain = 92.781
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/a.g.1.bc -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'ReLU' into 'L2_wlo' (dnn/dnn.cpp:506) automatically.
INFO: [XFORM 203-602] Inlining function 'normalize_wlo' into 'DNN_wlo' (dnn/dnn.cpp:582) automatically.
INFO: [XFORM 203-602] Inlining function 'L2_wlo' into 'DNN_wlo' (dnn/dnn.cpp:585) automatically.
INFO: [XFORM 203-602] Inlining function 'L3_wlo' into 'DNN_wlo' (dnn/dnn.cpp:587) automatically.
INFO: [XFORM 203-602] Inlining function 'denormalize_wlo' into 'DNN_wlo' (dnn/dnn.cpp:590) automatically.
Command         transform done; 1.647 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/a.g.2.prechk.bc -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:44 . Memory (MB): peak = 184.352 ; gain = 92.781
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/a.g.1.bc to D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/a.o.1.bc -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-1101] Packing variable 'DNN_out.V.data' (dnn/dnn.cpp:556) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'LS_stream.V.data' (dnn/dnn.cpp:556) into a 64-bit variable.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'layer_3' (dnn/dnn.cpp:514) in function 'L3_wlo' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'layer_2' (dnn/dnn.cpp:498) in function 'L2_wlo' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'weighted_sum_L3' (dnn/dnn.cpp:519) in function 'L3_wlo' completely with a factor of 52.
INFO: [HLS 200-489] Unrolling loop 'weighted_sum_L2' (dnn/dnn.cpp:503) in function 'L2_wlo' completely with a factor of 104.
INFO: [XFORM 203-101] Partitioning array 'L1_WEIGHTS'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'L2_WEIGHTS'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data' (dnn/dnn.cpp:568) in dimension 1 with a block factor 52.
INFO: [XFORM 203-101] Partitioning array 'y_L2' (dnn/dnn.cpp:571) in dimension 1 with a block factor 26.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.0' (dnn/dnn.cpp:568) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.1' (dnn/dnn.cpp:568) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.2' (dnn/dnn.cpp:568) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.3' (dnn/dnn.cpp:568) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.4' (dnn/dnn.cpp:568) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.5' (dnn/dnn.cpp:568) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.6' (dnn/dnn.cpp:568) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.7' (dnn/dnn.cpp:568) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.8' (dnn/dnn.cpp:568) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.9' (dnn/dnn.cpp:568) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.10' (dnn/dnn.cpp:568) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.11' (dnn/dnn.cpp:568) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.12' (dnn/dnn.cpp:568) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.13' (dnn/dnn.cpp:568) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.14' (dnn/dnn.cpp:568) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.15' (dnn/dnn.cpp:568) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.16' (dnn/dnn.cpp:568) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.17' (dnn/dnn.cpp:568) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.18' (dnn/dnn.cpp:568) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.19' (dnn/dnn.cpp:568) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.20' (dnn/dnn.cpp:568) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.21' (dnn/dnn.cpp:568) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.22' (dnn/dnn.cpp:568) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.23' (dnn/dnn.cpp:568) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.24' (dnn/dnn.cpp:568) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.25' (dnn/dnn.cpp:568) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.26' (dnn/dnn.cpp:568) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.27' (dnn/dnn.cpp:568) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.28' (dnn/dnn.cpp:568) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.29' (dnn/dnn.cpp:568) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.30' (dnn/dnn.cpp:568) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.31' (dnn/dnn.cpp:568) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.32' (dnn/dnn.cpp:568) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.33' (dnn/dnn.cpp:568) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.34' (dnn/dnn.cpp:568) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.35' (dnn/dnn.cpp:568) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.36' (dnn/dnn.cpp:568) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.37' (dnn/dnn.cpp:568) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.38' (dnn/dnn.cpp:568) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.39' (dnn/dnn.cpp:568) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.40' (dnn/dnn.cpp:568) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.41' (dnn/dnn.cpp:568) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.42' (dnn/dnn.cpp:568) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.43' (dnn/dnn.cpp:568) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.44' (dnn/dnn.cpp:568) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.45' (dnn/dnn.cpp:568) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.46' (dnn/dnn.cpp:568) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.47' (dnn/dnn.cpp:568) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.48' (dnn/dnn.cpp:568) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.49' (dnn/dnn.cpp:568) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.50' (dnn/dnn.cpp:568) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.51' (dnn/dnn.cpp:568) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.0' (dnn/dnn.cpp:571) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.1' (dnn/dnn.cpp:571) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.2' (dnn/dnn.cpp:571) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.3' (dnn/dnn.cpp:571) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.4' (dnn/dnn.cpp:571) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.5' (dnn/dnn.cpp:571) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.6' (dnn/dnn.cpp:571) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.7' (dnn/dnn.cpp:571) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.8' (dnn/dnn.cpp:571) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.9' (dnn/dnn.cpp:571) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.10' (dnn/dnn.cpp:571) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.11' (dnn/dnn.cpp:571) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.12' (dnn/dnn.cpp:571) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.13' (dnn/dnn.cpp:571) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.14' (dnn/dnn.cpp:571) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.15' (dnn/dnn.cpp:571) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.16' (dnn/dnn.cpp:571) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.17' (dnn/dnn.cpp:571) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.18' (dnn/dnn.cpp:571) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.19' (dnn/dnn.cpp:571) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.20' (dnn/dnn.cpp:571) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.21' (dnn/dnn.cpp:571) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.22' (dnn/dnn.cpp:571) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.23' (dnn/dnn.cpp:571) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.24' (dnn/dnn.cpp:571) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.25' (dnn/dnn.cpp:571) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.0' (dnn/dnn.cpp:568) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.1' (dnn/dnn.cpp:568) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.2' (dnn/dnn.cpp:568) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.3' (dnn/dnn.cpp:568) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.4' (dnn/dnn.cpp:568) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.5' (dnn/dnn.cpp:568) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.6' (dnn/dnn.cpp:568) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.7' (dnn/dnn.cpp:568) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.8' (dnn/dnn.cpp:568) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.9' (dnn/dnn.cpp:568) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.10' (dnn/dnn.cpp:568) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.11' (dnn/dnn.cpp:568) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.12' (dnn/dnn.cpp:568) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.13' (dnn/dnn.cpp:568) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.14' (dnn/dnn.cpp:568) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.15' (dnn/dnn.cpp:568) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.16' (dnn/dnn.cpp:568) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.17' (dnn/dnn.cpp:568) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.18' (dnn/dnn.cpp:568) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.19' (dnn/dnn.cpp:568) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.20' (dnn/dnn.cpp:568) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.21' (dnn/dnn.cpp:568) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.22' (dnn/dnn.cpp:568) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.23' (dnn/dnn.cpp:568) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.24' (dnn/dnn.cpp:568) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.25' (dnn/dnn.cpp:568) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.26' (dnn/dnn.cpp:568) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.27' (dnn/dnn.cpp:568) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.28' (dnn/dnn.cpp:568) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.29' (dnn/dnn.cpp:568) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.30' (dnn/dnn.cpp:568) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.31' (dnn/dnn.cpp:568) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.32' (dnn/dnn.cpp:568) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.33' (dnn/dnn.cpp:568) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.34' (dnn/dnn.cpp:568) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.35' (dnn/dnn.cpp:568) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.36' (dnn/dnn.cpp:568) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.37' (dnn/dnn.cpp:568) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.38' (dnn/dnn.cpp:568) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.39' (dnn/dnn.cpp:568) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.40' (dnn/dnn.cpp:568) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.41' (dnn/dnn.cpp:568) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.42' (dnn/dnn.cpp:568) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.43' (dnn/dnn.cpp:568) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.44' (dnn/dnn.cpp:568) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.45' (dnn/dnn.cpp:568) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.46' (dnn/dnn.cpp:568) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.47' (dnn/dnn.cpp:568) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.48' (dnn/dnn.cpp:568) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.49' (dnn/dnn.cpp:568) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.50' (dnn/dnn.cpp:568) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.51' (dnn/dnn.cpp:568) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.0' (dnn/dnn.cpp:571) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.1' (dnn/dnn.cpp:571) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.2' (dnn/dnn.cpp:571) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.3' (dnn/dnn.cpp:571) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.4' (dnn/dnn.cpp:571) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.5' (dnn/dnn.cpp:571) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.6' (dnn/dnn.cpp:571) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.7' (dnn/dnn.cpp:571) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.8' (dnn/dnn.cpp:571) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.9' (dnn/dnn.cpp:571) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.10' (dnn/dnn.cpp:571) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.11' (dnn/dnn.cpp:571) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.12' (dnn/dnn.cpp:571) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.13' (dnn/dnn.cpp:571) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.14' (dnn/dnn.cpp:571) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.15' (dnn/dnn.cpp:571) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.16' (dnn/dnn.cpp:571) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.17' (dnn/dnn.cpp:571) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.18' (dnn/dnn.cpp:571) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.19' (dnn/dnn.cpp:571) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.20' (dnn/dnn.cpp:571) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.21' (dnn/dnn.cpp:571) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.22' (dnn/dnn.cpp:571) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.23' (dnn/dnn.cpp:571) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.24' (dnn/dnn.cpp:571) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.25' (dnn/dnn.cpp:571) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'ReLU' into 'L2_wlo' (dnn/dnn.cpp:506) automatically.
INFO: [XFORM 203-602] Inlining function 'denormalize_wlo' into 'DNN_wlo' (dnn/dnn.cpp:590) automatically.
Command         transform done; 5.322 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/a.o.1.tmp.bc -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.463 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:50 . Memory (MB): peak = 184.352 ; gain = 92.781
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/a.o.2.bc -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'reconstruct_complex_wlo' to 'reconstruct_complex_' (dnn/dnn.cpp:535)
Command         transform done; 2.215 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:52 . Memory (MB): peak = 231.332 ; gain = 139.762
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 13.239 sec.
Command     elaborate done; 47.117 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'DNN_wlo' ...
Execute       ap_set_top_model DNN_wlo 
WARNING: [SYN 201-103] Legalizing function name 'reconstruct_complex_' to 'reconstruct_complex_s'.
Execute       get_model_list DNN_wlo -filter all-wo-channel -topdown 
Execute       preproc_iomode -model DNN_wlo 
Execute       preproc_iomode -model reconstruct_complex_ 
Execute       preproc_iomode -model L3_wlo 
Execute       preproc_iomode -model L2_wlo 
Execute       preproc_iomode -model normalize_wlo 
Execute       preproc_iomode -model separate_complex_wlo 
Execute       get_model_list DNN_wlo -filter all-wo-channel 
INFO-FLOW: Model list for configure: separate_complex_wlo normalize_wlo L2_wlo L3_wlo reconstruct_complex_ DNN_wlo
INFO-FLOW: Configuring Module : separate_complex_wlo ...
Execute       set_default_model separate_complex_wlo 
Execute       apply_spec_resource_limit separate_complex_wlo 
INFO-FLOW: Configuring Module : normalize_wlo ...
Execute       set_default_model normalize_wlo 
Execute       apply_spec_resource_limit normalize_wlo 
INFO-FLOW: Configuring Module : L2_wlo ...
Execute       set_default_model L2_wlo 
Execute       apply_spec_resource_limit L2_wlo 
INFO-FLOW: Configuring Module : L3_wlo ...
Execute       set_default_model L3_wlo 
Execute       apply_spec_resource_limit L3_wlo 
INFO-FLOW: Configuring Module : reconstruct_complex_ ...
Execute       set_default_model reconstruct_complex_ 
Execute       apply_spec_resource_limit reconstruct_complex_ 
INFO-FLOW: Configuring Module : DNN_wlo ...
Execute       set_default_model DNN_wlo 
Execute       apply_spec_resource_limit DNN_wlo 
INFO-FLOW: Model list for preprocess: separate_complex_wlo normalize_wlo L2_wlo L3_wlo reconstruct_complex_ DNN_wlo
INFO-FLOW: Preprocessing Module: separate_complex_wlo ...
Execute       set_default_model separate_complex_wlo 
Execute       cdfg_preprocess -model separate_complex_wlo 
Execute       rtl_gen_preprocess separate_complex_wlo 
INFO-FLOW: Preprocessing Module: normalize_wlo ...
Execute       set_default_model normalize_wlo 
Execute       cdfg_preprocess -model normalize_wlo 
Execute       rtl_gen_preprocess normalize_wlo 
INFO-FLOW: Preprocessing Module: L2_wlo ...
Execute       set_default_model L2_wlo 
Execute       cdfg_preprocess -model L2_wlo 
Execute       rtl_gen_preprocess L2_wlo 
INFO-FLOW: Preprocessing Module: L3_wlo ...
Execute       set_default_model L3_wlo 
Execute       cdfg_preprocess -model L3_wlo 
Execute       rtl_gen_preprocess L3_wlo 
INFO-FLOW: Preprocessing Module: reconstruct_complex_ ...
Execute       set_default_model reconstruct_complex_ 
Execute       cdfg_preprocess -model reconstruct_complex_ 
Execute       rtl_gen_preprocess reconstruct_complex_ 
INFO-FLOW: Preprocessing Module: DNN_wlo ...
Execute       set_default_model DNN_wlo 
Execute       cdfg_preprocess -model DNN_wlo 
Execute       rtl_gen_preprocess DNN_wlo 
INFO-FLOW: Model list for synthesis: separate_complex_wlo normalize_wlo L2_wlo L3_wlo reconstruct_complex_ DNN_wlo
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'separate_complex_wlo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model separate_complex_wlo 
Execute       schedule -model separate_complex_wlo 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'separation'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.253 sec.
INFO: [HLS 200-111]  Elapsed time: 52.71 seconds; current allocated memory: 175.754 MB.
Execute       syn_report -verbosereport -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/separate_complex_wlo.verbose.sched.rpt 
Command       syn_report done; 0.114 sec.
Execute       db_write -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/separate_complex_wlo.sched.adb -f 
INFO-FLOW: Finish scheduling separate_complex_wlo.
Execute       set_default_model separate_complex_wlo 
Execute       bind -model separate_complex_wlo 
BIND OPTION: model=separate_complex_wlo
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.339 seconds; current allocated memory: 175.873 MB.
Execute       syn_report -verbosereport -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/separate_complex_wlo.verbose.bind.rpt 
Command       syn_report done; 0.216 sec.
Execute       db_write -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/separate_complex_wlo.bind.adb -f 
INFO-FLOW: Finish binding separate_complex_wlo.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'normalize_wlo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model normalize_wlo 
Execute       schedule -model normalize_wlo 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'normalization'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.422 sec.
INFO: [HLS 200-111]  Elapsed time: 0.821 seconds; current allocated memory: 177.341 MB.
Execute       syn_report -verbosereport -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/normalize_wlo.verbose.sched.rpt 
Command       syn_report done; 0.77 sec.
Execute       db_write -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/normalize_wlo.sched.adb -f 
Command       db_write done; 0.744 sec.
INFO-FLOW: Finish scheduling normalize_wlo.
Execute       set_default_model normalize_wlo 
Execute       bind -model normalize_wlo 
BIND OPTION: model=normalize_wlo
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.187 sec.
INFO: [HLS 200-111]  Elapsed time: 1.758 seconds; current allocated memory: 179.175 MB.
Execute       syn_report -verbosereport -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/normalize_wlo.verbose.bind.rpt 
Command       syn_report done; 0.887 sec.
Execute       db_write -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/normalize_wlo.bind.adb -f 
Command       db_write done; 0.798 sec.
INFO-FLOW: Finish binding normalize_wlo.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L2_wlo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model L2_wlo 
Execute       schedule -model L2_wlo 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'layer_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 528.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.069 sec.
INFO: [HLS 200-111]  Elapsed time: 3.867 seconds; current allocated memory: 182.526 MB.
Execute       syn_report -verbosereport -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/L2_wlo.verbose.sched.rpt 
Command       syn_report done; 3.778 sec.
Execute       db_write -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/L2_wlo.sched.adb -f 
Command       db_write done; 1.646 sec.
INFO-FLOW: Finish scheduling L2_wlo.
Execute       set_default_model L2_wlo 
Execute       bind -model L2_wlo 
BIND OPTION: model=L2_wlo
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.293 sec.
INFO: [HLS 200-111]  Elapsed time: 6.781 seconds; current allocated memory: 189.592 MB.
Execute       syn_report -verbosereport -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/L2_wlo.verbose.bind.rpt 
Command       syn_report done; 3.099 sec.
Execute       db_write -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/L2_wlo.bind.adb -f 
Command       db_write done; 1.714 sec.
INFO-FLOW: Finish binding L2_wlo.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L3_wlo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model L3_wlo 
Execute       schedule -model L3_wlo 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'layer_3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 267.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.747 sec.
INFO: [HLS 200-111]  Elapsed time: 5.663 seconds; current allocated memory: 190.924 MB.
Execute       syn_report -verbosereport -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/L3_wlo.verbose.sched.rpt 
Command       syn_report done; 1.385 sec.
Execute       db_write -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/L3_wlo.sched.adb -f 
Command       db_write done; 0.683 sec.
INFO-FLOW: Finish scheduling L3_wlo.
Execute       set_default_model L3_wlo 
Execute       bind -model L3_wlo 
BIND OPTION: model=L3_wlo
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.383 sec.
INFO: [HLS 200-111]  Elapsed time: 2.527 seconds; current allocated memory: 193.521 MB.
Execute       syn_report -verbosereport -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/L3_wlo.verbose.bind.rpt 
Command       syn_report done; 1.359 sec.
Execute       db_write -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/L3_wlo.bind.adb -f 
Command       db_write done; 0.718 sec.
INFO-FLOW: Finish binding L3_wlo.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reconstruct_complex_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model reconstruct_complex_ 
Execute       schedule -model reconstruct_complex_ 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'reconstruction'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.261 seconds; current allocated memory: 193.607 MB.
Execute       syn_report -verbosereport -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/reconstruct_complex_s.verbose.sched.rpt 
Execute       db_write -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/reconstruct_complex_s.sched.adb -f 
INFO-FLOW: Finish scheduling reconstruct_complex_.
Execute       set_default_model reconstruct_complex_ 
Execute       bind -model reconstruct_complex_ 
BIND OPTION: model=reconstruct_complex_
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 193.722 MB.
Execute       syn_report -verbosereport -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/reconstruct_complex_s.verbose.bind.rpt 
Execute       db_write -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/reconstruct_complex_s.bind.adb -f 
INFO-FLOW: Finish binding reconstruct_complex_.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DNN_wlo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DNN_wlo 
Execute       schedule -model DNN_wlo 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'denormalization'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.148 sec.
INFO: [HLS 200-111]  Elapsed time: 0.439 seconds; current allocated memory: 194.151 MB.
Execute       syn_report -verbosereport -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.verbose.sched.rpt 
Command       syn_report done; 0.299 sec.
Execute       db_write -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.sched.adb -f 
Command       db_write done; 0.25 sec.
INFO-FLOW: Finish scheduling DNN_wlo.
Execute       set_default_model DNN_wlo 
Execute       bind -model DNN_wlo 
BIND OPTION: model=DNN_wlo
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.307 sec.
INFO: [HLS 200-111]  Elapsed time: 1.946 seconds; current allocated memory: 195.589 MB.
Execute       syn_report -verbosereport -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.verbose.bind.rpt 
Command       syn_report done; 1.107 sec.
Execute       db_write -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.bind.adb -f 
Command       db_write done; 0.293 sec.
INFO-FLOW: Finish binding DNN_wlo.
Execute       get_model_list DNN_wlo -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess separate_complex_wlo 
Execute       rtl_gen_preprocess normalize_wlo 
Execute       rtl_gen_preprocess L2_wlo 
Execute       rtl_gen_preprocess L3_wlo 
Execute       rtl_gen_preprocess reconstruct_complex_ 
Execute       rtl_gen_preprocess DNN_wlo 
INFO-FLOW: Model list for RTL generation: separate_complex_wlo normalize_wlo L2_wlo L3_wlo reconstruct_complex_ DNN_wlo
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'separate_complex_wlo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model separate_complex_wlo -vendor xilinx -mg_file D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/separate_complex_wlo.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_sptohp_32ns_16_2_1' to 'DNN_wlo_sptohp_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_sptohp_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'separate_complex_wlo'.
Command       create_rtl_model done; 0.239 sec.
INFO: [HLS 200-111]  Elapsed time: 1.769 seconds; current allocated memory: 196.074 MB.
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.rtl_wrap.cfg.tcl 
Execute       gen_rtl separate_complex_wlo -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/syn/systemc/separate_complex_wlo -synmodules separate_complex_wlo normalize_wlo L2_wlo L3_wlo reconstruct_complex_ DNN_wlo 
Execute       gen_rtl separate_complex_wlo -style xilinx -f -lang vhdl -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/syn/vhdl/separate_complex_wlo 
Execute       gen_rtl separate_complex_wlo -style xilinx -f -lang vlog -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/syn/verilog/separate_complex_wlo 
Execute       syn_report -csynth -model separate_complex_wlo -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/syn/report/separate_complex_wlo_csynth.rpt 
Execute       syn_report -rtlxml -model separate_complex_wlo -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/syn/report/separate_complex_wlo_csynth.xml 
Execute       syn_report -verbosereport -model separate_complex_wlo -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/separate_complex_wlo.verbose.rpt 
Execute       db_write -model separate_complex_wlo -f -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/separate_complex_wlo.adb 
Execute       gen_tb_info separate_complex_wlo -p D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/separate_complex_wlo 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'normalize_wlo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model normalize_wlo -vendor xilinx -mg_file D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/normalize_wlo.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'normalize_wlo_mean_in' to 'normalize_wlo_meacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'normalize_wlo_std_in' to 'normalize_wlo_stddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_hsub_16ns_16ns_16_5_full_dsp_1' to 'DNN_wlo_hsub_16nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_hdiv_16ns_16ns_16_7_1' to 'DNN_wlo_hdiv_16nsfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_hdiv_16nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_hsub_16nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'normalize_wlo'.
Command       create_rtl_model done; 1.649 sec.
INFO: [HLS 200-111]  Elapsed time: 2.051 seconds; current allocated memory: 222.642 MB.
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.rtl_wrap.cfg.tcl 
Execute       gen_rtl normalize_wlo -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/syn/systemc/normalize_wlo -synmodules separate_complex_wlo normalize_wlo L2_wlo L3_wlo reconstruct_complex_ DNN_wlo 
Execute       gen_rtl normalize_wlo -style xilinx -f -lang vhdl -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/syn/vhdl/normalize_wlo 
Execute       gen_rtl normalize_wlo -style xilinx -f -lang vlog -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/syn/verilog/normalize_wlo 
Execute       syn_report -csynth -model normalize_wlo -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/syn/report/normalize_wlo_csynth.rpt 
Execute       syn_report -rtlxml -model normalize_wlo -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/syn/report/normalize_wlo_csynth.xml 
Execute       syn_report -verbosereport -model normalize_wlo -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/normalize_wlo.verbose.rpt 
Command       syn_report done; 0.933 sec.
Execute       db_write -model normalize_wlo -f -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/normalize_wlo.adb 
Command       db_write done; 0.919 sec.
Execute       gen_tb_info normalize_wlo -p D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/normalize_wlo 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L2_wlo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model L2_wlo -vendor xilinx -mg_file D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/L2_wlo.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_10' to 'L2_wlo_L1_WEIGHTSg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_11' to 'L2_wlo_L1_WEIGHTShbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_12' to 'L2_wlo_L1_WEIGHTSibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_13' to 'L2_wlo_L1_WEIGHTSjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_14' to 'L2_wlo_L1_WEIGHTSkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_15' to 'L2_wlo_L1_WEIGHTSlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_16' to 'L2_wlo_L1_WEIGHTSmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_17' to 'L2_wlo_L1_WEIGHTSncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_18' to 'L2_wlo_L1_WEIGHTSocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_19' to 'L2_wlo_L1_WEIGHTSpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_20' to 'L2_wlo_L1_WEIGHTSqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_21' to 'L2_wlo_L1_WEIGHTSrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_22' to 'L2_wlo_L1_WEIGHTSsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_23' to 'L2_wlo_L1_WEIGHTStde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_24' to 'L2_wlo_L1_WEIGHTSudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_25' to 'L2_wlo_L1_WEIGHTSvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_26' to 'L2_wlo_L1_WEIGHTSwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_27' to 'L2_wlo_L1_WEIGHTSxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_28' to 'L2_wlo_L1_WEIGHTSyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_29' to 'L2_wlo_L1_WEIGHTSzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_30' to 'L2_wlo_L1_WEIGHTSAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_31' to 'L2_wlo_L1_WEIGHTSBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_32' to 'L2_wlo_L1_WEIGHTSCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_33' to 'L2_wlo_L1_WEIGHTSDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_34' to 'L2_wlo_L1_WEIGHTSEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_35' to 'L2_wlo_L1_WEIGHTSFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_36' to 'L2_wlo_L1_WEIGHTSGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_37' to 'L2_wlo_L1_WEIGHTSHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_38' to 'L2_wlo_L1_WEIGHTSIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_39' to 'L2_wlo_L1_WEIGHTSJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_40' to 'L2_wlo_L1_WEIGHTSKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_41' to 'L2_wlo_L1_WEIGHTSLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_42' to 'L2_wlo_L1_WEIGHTSMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_43' to 'L2_wlo_L1_WEIGHTSNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_44' to 'L2_wlo_L1_WEIGHTSOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_45' to 'L2_wlo_L1_WEIGHTSPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_46' to 'L2_wlo_L1_WEIGHTSQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_47' to 'L2_wlo_L1_WEIGHTSRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_48' to 'L2_wlo_L1_WEIGHTSShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_49' to 'L2_wlo_L1_WEIGHTSThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_50' to 'L2_wlo_L1_WEIGHTSUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_51' to 'L2_wlo_L1_WEIGHTSVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_52' to 'L2_wlo_L1_WEIGHTSWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_53' to 'L2_wlo_L1_WEIGHTSXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_54' to 'L2_wlo_L1_WEIGHTSYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_55' to 'L2_wlo_L1_WEIGHTSZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_56' to 'L2_wlo_L1_WEIGHTS0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_57' to 'L2_wlo_L1_WEIGHTS1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_58' to 'L2_wlo_L1_WEIGHTS2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_59' to 'L2_wlo_L1_WEIGHTS3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_60' to 'L2_wlo_L1_WEIGHTS4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_61' to 'L2_wlo_L1_WEIGHTS5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_62' to 'L2_wlo_L1_WEIGHTS6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_63' to 'L2_wlo_L1_WEIGHTS7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_64' to 'L2_wlo_L1_WEIGHTS8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_65' to 'L2_wlo_L1_WEIGHTS9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_66' to 'L2_wlo_L1_WEIGHTSbak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_67' to 'L2_wlo_L1_WEIGHTSbbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_68' to 'L2_wlo_L1_WEIGHTSbck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_69' to 'L2_wlo_L1_WEIGHTSbdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_70' to 'L2_wlo_L1_WEIGHTSbek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_71' to 'L2_wlo_L1_WEIGHTSbfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_72' to 'L2_wlo_L1_WEIGHTSbgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_73' to 'L2_wlo_L1_WEIGHTSbhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_74' to 'L2_wlo_L1_WEIGHTSbil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_75' to 'L2_wlo_L1_WEIGHTSbjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_76' to 'L2_wlo_L1_WEIGHTSbkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_77' to 'L2_wlo_L1_WEIGHTSbll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_78' to 'L2_wlo_L1_WEIGHTSbml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_79' to 'L2_wlo_L1_WEIGHTSbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_80' to 'L2_wlo_L1_WEIGHTSbom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_81' to 'L2_wlo_L1_WEIGHTSbpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_82' to 'L2_wlo_L1_WEIGHTSbqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_83' to 'L2_wlo_L1_WEIGHTSbrm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_84' to 'L2_wlo_L1_WEIGHTSbsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_85' to 'L2_wlo_L1_WEIGHTSbtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_86' to 'L2_wlo_L1_WEIGHTSbun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_87' to 'L2_wlo_L1_WEIGHTSbvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_88' to 'L2_wlo_L1_WEIGHTSbwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_89' to 'L2_wlo_L1_WEIGHTSbxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_90' to 'L2_wlo_L1_WEIGHTSbyn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_91' to 'L2_wlo_L1_WEIGHTSbzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_92' to 'L2_wlo_L1_WEIGHTSbAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_93' to 'L2_wlo_L1_WEIGHTSbBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_94' to 'L2_wlo_L1_WEIGHTSbCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_95' to 'L2_wlo_L1_WEIGHTSbDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_96' to 'L2_wlo_L1_WEIGHTSbEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_97' to 'L2_wlo_L1_WEIGHTSbFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_98' to 'L2_wlo_L1_WEIGHTSbGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_99' to 'L2_wlo_L1_WEIGHTSbHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_104' to 'L2_wlo_L1_WEIGHTSbIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_103' to 'L2_wlo_L1_WEIGHTSbJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_L1_WEIGHTS_102' to 'L2_wlo_L1_WEIGHTSbKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_hadd_16ns_16ns_16_5_full_dsp_1' to 'DNN_wlo_hadd_16nsbLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_hmul_16ns_16ns_16_4_max_dsp_1' to 'DNN_wlo_hmul_16nsbMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_hcmp_16ns_16ns_1_2_1' to 'DNN_wlo_hcmp_16nsbNq' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'L2_wlo' is 47379 from HDL expression: ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_hadd_16nsbLp': 26 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_hcmp_16nsbNq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_hmul_16nsbMq': 26 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'L2_wlo'.
Command       create_rtl_model done; 8.492 sec.
INFO: [HLS 200-111]  Elapsed time: 11.222 seconds; current allocated memory: 246.813 MB.
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.rtl_wrap.cfg.tcl 
Execute       gen_rtl L2_wlo -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/syn/systemc/L2_wlo -synmodules separate_complex_wlo normalize_wlo L2_wlo L3_wlo reconstruct_complex_ DNN_wlo 
Command       gen_rtl done; 0.2 sec.
Execute       gen_rtl L2_wlo -style xilinx -f -lang vhdl -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/syn/vhdl/L2_wlo 
Command       gen_rtl done; 0.145 sec.
Execute       gen_rtl L2_wlo -style xilinx -f -lang vlog -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/syn/verilog/L2_wlo 
Command       gen_rtl done; 0.17 sec.
Execute       syn_report -csynth -model L2_wlo -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/syn/report/L2_wlo_csynth.rpt 
Command       syn_report done; 0.615 sec.
Execute       syn_report -rtlxml -model L2_wlo -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/syn/report/L2_wlo_csynth.xml 
Command       syn_report done; 0.283 sec.
Execute       syn_report -verbosereport -model L2_wlo -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/L2_wlo.verbose.rpt 
Command       syn_report done; 3.453 sec.
Execute       db_write -model L2_wlo -f -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/L2_wlo.adb 
Command       db_write done; 2.403 sec.
Execute       gen_tb_info L2_wlo -p D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/L2_wlo 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L3_wlo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model L3_wlo -vendor xilinx -mg_file D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/L3_wlo.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'L3_wlo_L2_WEIGHTS_10' to 'L3_wlo_L2_WEIGHTSbOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_L2_WEIGHTS_11' to 'L3_wlo_L2_WEIGHTSbPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_L2_WEIGHTS_12' to 'L3_wlo_L2_WEIGHTSbQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_L2_WEIGHTS_13' to 'L3_wlo_L2_WEIGHTSbRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_L2_WEIGHTS_14' to 'L3_wlo_L2_WEIGHTSbSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_L2_WEIGHTS_15' to 'L3_wlo_L2_WEIGHTSbTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_L2_WEIGHTS_16' to 'L3_wlo_L2_WEIGHTSbUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_L2_WEIGHTS_17' to 'L3_wlo_L2_WEIGHTSbVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_L2_WEIGHTS_18' to 'L3_wlo_L2_WEIGHTSbWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_L2_WEIGHTS_19' to 'L3_wlo_L2_WEIGHTSbXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_L2_WEIGHTS_20' to 'L3_wlo_L2_WEIGHTSbYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_L2_WEIGHTS_21' to 'L3_wlo_L2_WEIGHTSbZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_L2_WEIGHTS_22' to 'L3_wlo_L2_WEIGHTSb0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_L2_WEIGHTS_23' to 'L3_wlo_L2_WEIGHTSb1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_L2_WEIGHTS_24' to 'L3_wlo_L2_WEIGHTSb2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_L2_WEIGHTS_25' to 'L3_wlo_L2_WEIGHTSb3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_L2_WEIGHTS_26' to 'L3_wlo_L2_WEIGHTSb4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_L2_WEIGHTS_27' to 'L3_wlo_L2_WEIGHTSb5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_L2_WEIGHTS_28' to 'L3_wlo_L2_WEIGHTSb6t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_L2_WEIGHTS_29' to 'L3_wlo_L2_WEIGHTSb7t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_L2_WEIGHTS_30' to 'L3_wlo_L2_WEIGHTSb8t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_L2_WEIGHTS_31' to 'L3_wlo_L2_WEIGHTSb9t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_L2_WEIGHTS_32' to 'L3_wlo_L2_WEIGHTScau' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_L2_WEIGHTS_33' to 'L3_wlo_L2_WEIGHTScbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_L2_WEIGHTS_34' to 'L3_wlo_L2_WEIGHTSccu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_L2_WEIGHTS_35' to 'L3_wlo_L2_WEIGHTScdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_L2_WEIGHTS_36' to 'L3_wlo_L2_WEIGHTSceu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_L2_WEIGHTS_37' to 'L3_wlo_L2_WEIGHTScfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_L2_WEIGHTS_38' to 'L3_wlo_L2_WEIGHTScgu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_L2_WEIGHTS_39' to 'L3_wlo_L2_WEIGHTSchv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_L2_WEIGHTS_40' to 'L3_wlo_L2_WEIGHTSciv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_L2_WEIGHTS_41' to 'L3_wlo_L2_WEIGHTScjv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_L2_WEIGHTS_42' to 'L3_wlo_L2_WEIGHTSckv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_L2_WEIGHTS_43' to 'L3_wlo_L2_WEIGHTSclv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_L2_WEIGHTS_44' to 'L3_wlo_L2_WEIGHTScmv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_L2_WEIGHTS_45' to 'L3_wlo_L2_WEIGHTScnw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_L2_WEIGHTS_46' to 'L3_wlo_L2_WEIGHTScow' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_L2_WEIGHTS_47' to 'L3_wlo_L2_WEIGHTScpw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_L2_WEIGHTS_48' to 'L3_wlo_L2_WEIGHTScqw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_L2_WEIGHTS_49' to 'L3_wlo_L2_WEIGHTScrw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_L2_WEIGHTS_50' to 'L3_wlo_L2_WEIGHTScsw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_L2_WEIGHTS_51' to 'L3_wlo_L2_WEIGHTSctx' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'L3_wlo' is 15763 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_hadd_16nsbLp': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_hmul_16nsbMq': 13 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'L3_wlo'.
Command       create_rtl_model done; 4.686 sec.
INFO: [HLS 200-111]  Elapsed time: 12.902 seconds; current allocated memory: 252.763 MB.
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.rtl_wrap.cfg.tcl 
Execute       gen_rtl L3_wlo -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/syn/systemc/L3_wlo -synmodules separate_complex_wlo normalize_wlo L2_wlo L3_wlo reconstruct_complex_ DNN_wlo 
Execute       gen_rtl L3_wlo -style xilinx -f -lang vhdl -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/syn/vhdl/L3_wlo 
Execute       gen_rtl L3_wlo -style xilinx -f -lang vlog -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/syn/verilog/L3_wlo 
Execute       syn_report -csynth -model L3_wlo -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/syn/report/L3_wlo_csynth.rpt 
Command       syn_report done; 0.285 sec.
Execute       syn_report -rtlxml -model L3_wlo -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/syn/report/L3_wlo_csynth.xml 
Command       syn_report done; 0.131 sec.
Execute       syn_report -verbosereport -model L3_wlo -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/L3_wlo.verbose.rpt 
Command       syn_report done; 1.554 sec.
Execute       db_write -model L3_wlo -f -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/L3_wlo.adb 
Command       db_write done; 0.919 sec.
Execute       gen_tb_info L3_wlo -p D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/L3_wlo 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reconstruct_complex_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model reconstruct_complex_ -vendor xilinx -mg_file D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/reconstruct_complex_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_hptosp_16ns_32_2_1' to 'DNN_wlo_hptosp_16cux' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_hptosp_16cux': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'reconstruct_complex_s'.
INFO: [HLS 200-111]  Elapsed time: 3.613 seconds; current allocated memory: 253.210 MB.
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.rtl_wrap.cfg.tcl 
Execute       gen_rtl reconstruct_complex_ -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/syn/systemc/reconstruct_complex_s -synmodules separate_complex_wlo normalize_wlo L2_wlo L3_wlo reconstruct_complex_ DNN_wlo 
Execute       gen_rtl reconstruct_complex_ -style xilinx -f -lang vhdl -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/syn/vhdl/reconstruct_complex_s 
Execute       gen_rtl reconstruct_complex_ -style xilinx -f -lang vlog -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/syn/verilog/reconstruct_complex_s 
Execute       syn_report -csynth -model reconstruct_complex_ -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/syn/report/reconstruct_complex_s_csynth.rpt 
Execute       syn_report -rtlxml -model reconstruct_complex_ -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/syn/report/reconstruct_complex_s_csynth.xml 
Execute       syn_report -verbosereport -model reconstruct_complex_ -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/reconstruct_complex_s.verbose.rpt 
Execute       db_write -model reconstruct_complex_ -f -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/reconstruct_complex_s.adb 
Command       db_write done; 0.185 sec.
Execute       gen_tb_info reconstruct_complex_ -p D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/reconstruct_complex_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DNN_wlo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model DNN_wlo -vendor xilinx -mg_file D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'DNN_wlo/LS_stream_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DNN_wlo/LS_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DNN_wlo/DNN_out_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DNN_wlo/DNN_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'DNN_wlo' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_hadd_16nsbLp': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_hmul_16nsbMq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DNN_wlo'.
Command       create_rtl_model done; 1.763 sec.
INFO: [HLS 200-111]  Elapsed time: 2.34 seconds; current allocated memory: 273.116 MB.
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.rtl_wrap.cfg.tcl 
Execute       gen_rtl DNN_wlo -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/syn/systemc/DNN_wlo -synmodules separate_complex_wlo normalize_wlo L2_wlo L3_wlo reconstruct_complex_ DNN_wlo 
Execute       gen_rtl DNN_wlo -istop -style xilinx -f -lang vhdl -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/syn/vhdl/DNN_wlo 
Execute       gen_rtl DNN_wlo -istop -style xilinx -f -lang vlog -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/syn/verilog/DNN_wlo 
Execute       syn_report -csynth -model DNN_wlo -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/syn/report/DNN_wlo_csynth.rpt 
Execute       syn_report -rtlxml -model DNN_wlo -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/syn/report/DNN_wlo_csynth.xml 
Execute       syn_report -verbosereport -model DNN_wlo -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.verbose.rpt 
Command       syn_report done; 1.075 sec.
Execute       db_write -model DNN_wlo -f -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.adb 
Command       db_write done; 0.428 sec.
Execute       gen_tb_info DNN_wlo -p D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo 
Execute       export_constraint_db -f -tool general -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.constraint.tcl 
Command       export_constraint_db done; 0.13 sec.
Execute       syn_report -designview -model DNN_wlo -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.design.xml 
Command       syn_report done; 1.013 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model DNN_wlo -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model DNN_wlo -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks DNN_wlo 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain DNN_wlo 
INFO-FLOW: Model list for RTL component generation: separate_complex_wlo normalize_wlo L2_wlo L3_wlo reconstruct_complex_ DNN_wlo
INFO-FLOW: Handling components in module [separate_complex_wlo] ... 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/separate_complex_wlo.compgen.tcl 
INFO-FLOW: Found component DNN_wlo_sptohp_32bkb.
INFO-FLOW: Append model DNN_wlo_sptohp_32bkb
INFO-FLOW: Handling components in module [normalize_wlo] ... 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/normalize_wlo.compgen.tcl 
INFO-FLOW: Found component DNN_wlo_hsub_16nseOg.
INFO-FLOW: Append model DNN_wlo_hsub_16nseOg
INFO-FLOW: Found component DNN_wlo_hdiv_16nsfYi.
INFO-FLOW: Append model DNN_wlo_hdiv_16nsfYi
INFO-FLOW: Found component normalize_wlo_meacud.
INFO-FLOW: Append model normalize_wlo_meacud
INFO-FLOW: Found component normalize_wlo_stddEe.
INFO-FLOW: Append model normalize_wlo_stddEe
INFO-FLOW: Handling components in module [L2_wlo] ... 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/L2_wlo.compgen.tcl 
INFO-FLOW: Found component DNN_wlo_hadd_16nsbLp.
INFO-FLOW: Append model DNN_wlo_hadd_16nsbLp
INFO-FLOW: Found component DNN_wlo_hmul_16nsbMq.
INFO-FLOW: Append model DNN_wlo_hmul_16nsbMq
INFO-FLOW: Found component DNN_wlo_hcmp_16nsbNq.
INFO-FLOW: Append model DNN_wlo_hcmp_16nsbNq
INFO-FLOW: Found component L2_wlo_L1_BIAS.
INFO-FLOW: Append model L2_wlo_L1_BIAS
INFO-FLOW: Found component L2_wlo_L1_WEIGHTS_0.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTS_0
INFO-FLOW: Found component L2_wlo_L1_WEIGHTS_1.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTS_1
INFO-FLOW: Found component L2_wlo_L1_WEIGHTS_2.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTS_2
INFO-FLOW: Found component L2_wlo_L1_WEIGHTS_3.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTS_3
INFO-FLOW: Found component L2_wlo_L1_WEIGHTS_4.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTS_4
INFO-FLOW: Found component L2_wlo_L1_WEIGHTS_5.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTS_5
INFO-FLOW: Found component L2_wlo_L1_WEIGHTS_6.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTS_6
INFO-FLOW: Found component L2_wlo_L1_WEIGHTS_7.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTS_7
INFO-FLOW: Found component L2_wlo_L1_WEIGHTS_8.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTS_8
INFO-FLOW: Found component L2_wlo_L1_WEIGHTS_9.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTS_9
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSg8j.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSg8j
INFO-FLOW: Found component L2_wlo_L1_WEIGHTShbi.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTShbi
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSibs.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSibs
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSjbC.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSjbC
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSkbM.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSkbM
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSlbW.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSlbW
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSmb6.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSmb6
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSncg.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSncg
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSocq.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSocq
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSpcA.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSpcA
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSqcK.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSqcK
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSrcU.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSrcU
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSsc4.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSsc4
INFO-FLOW: Found component L2_wlo_L1_WEIGHTStde.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTStde
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSudo.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSudo
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSvdy.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSvdy
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSwdI.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSwdI
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSxdS.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSxdS
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSyd2.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSyd2
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSzec.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSzec
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSAem.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSAem
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSBew.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSBew
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSCeG.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSCeG
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSDeQ.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSDeQ
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSEe0.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSEe0
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSFfa.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSFfa
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSGfk.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSGfk
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSHfu.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSHfu
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSIfE.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSIfE
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSJfO.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSJfO
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSKfY.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSKfY
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSLf8.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSLf8
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSMgi.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSMgi
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSNgs.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSNgs
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSOgC.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSOgC
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSPgM.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSPgM
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSQgW.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSQgW
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSRg6.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSRg6
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSShg.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSShg
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSThq.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSThq
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSUhA.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSUhA
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSVhK.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSVhK
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSWhU.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSWhU
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSXh4.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSXh4
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSYie.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSYie
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSZio.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSZio
INFO-FLOW: Found component L2_wlo_L1_WEIGHTS0iy.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTS0iy
INFO-FLOW: Found component L2_wlo_L1_WEIGHTS1iI.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTS1iI
INFO-FLOW: Found component L2_wlo_L1_WEIGHTS2iS.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTS2iS
INFO-FLOW: Found component L2_wlo_L1_WEIGHTS3i2.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTS3i2
INFO-FLOW: Found component L2_wlo_L1_WEIGHTS4jc.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTS4jc
INFO-FLOW: Found component L2_wlo_L1_WEIGHTS5jm.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTS5jm
INFO-FLOW: Found component L2_wlo_L1_WEIGHTS6jw.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTS6jw
INFO-FLOW: Found component L2_wlo_L1_WEIGHTS7jG.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTS7jG
INFO-FLOW: Found component L2_wlo_L1_WEIGHTS8jQ.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTS8jQ
INFO-FLOW: Found component L2_wlo_L1_WEIGHTS9j0.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTS9j0
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSbak.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSbak
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSbbk.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSbbk
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSbck.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSbck
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSbdk.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSbdk
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSbek.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSbek
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSbfk.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSbfk
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSbgk.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSbgk
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSbhl.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSbhl
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSbil.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSbil
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSbjl.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSbjl
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSbkl.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSbkl
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSbll.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSbll
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSbml.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSbml
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSbnm.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSbnm
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSbom.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSbom
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSbpm.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSbpm
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSbqm.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSbqm
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSbrm.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSbrm
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSbsm.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSbsm
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSbtn.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSbtn
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSbun.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSbun
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSbvn.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSbvn
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSbwn.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSbwn
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSbxn.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSbxn
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSbyn.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSbyn
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSbzo.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSbzo
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSbAo.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSbAo
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSbBo.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSbBo
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSbCo.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSbCo
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSbDo.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSbDo
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSbEo.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSbEo
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSbFp.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSbFp
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSbGp.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSbGp
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSbHp.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSbHp
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSbIp.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSbIp
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSbJp.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSbJp
INFO-FLOW: Found component L2_wlo_L1_WEIGHTSbKp.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTSbKp
INFO-FLOW: Found component L2_wlo_L1_WEIGHTS.
INFO-FLOW: Append model L2_wlo_L1_WEIGHTS
INFO-FLOW: Handling components in module [L3_wlo] ... 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/L3_wlo.compgen.tcl 
INFO-FLOW: Found component L3_wlo_L2_BIAS.
INFO-FLOW: Append model L3_wlo_L2_BIAS
INFO-FLOW: Found component L3_wlo_L2_WEIGHTS_0.
INFO-FLOW: Append model L3_wlo_L2_WEIGHTS_0
INFO-FLOW: Found component L3_wlo_L2_WEIGHTS_1.
INFO-FLOW: Append model L3_wlo_L2_WEIGHTS_1
INFO-FLOW: Found component L3_wlo_L2_WEIGHTS_2.
INFO-FLOW: Append model L3_wlo_L2_WEIGHTS_2
INFO-FLOW: Found component L3_wlo_L2_WEIGHTS_3.
INFO-FLOW: Append model L3_wlo_L2_WEIGHTS_3
INFO-FLOW: Found component L3_wlo_L2_WEIGHTS_4.
INFO-FLOW: Append model L3_wlo_L2_WEIGHTS_4
INFO-FLOW: Found component L3_wlo_L2_WEIGHTS_5.
INFO-FLOW: Append model L3_wlo_L2_WEIGHTS_5
INFO-FLOW: Found component L3_wlo_L2_WEIGHTS_6.
INFO-FLOW: Append model L3_wlo_L2_WEIGHTS_6
INFO-FLOW: Found component L3_wlo_L2_WEIGHTS_7.
INFO-FLOW: Append model L3_wlo_L2_WEIGHTS_7
INFO-FLOW: Found component L3_wlo_L2_WEIGHTS_8.
INFO-FLOW: Append model L3_wlo_L2_WEIGHTS_8
INFO-FLOW: Found component L3_wlo_L2_WEIGHTS_9.
INFO-FLOW: Append model L3_wlo_L2_WEIGHTS_9
INFO-FLOW: Found component L3_wlo_L2_WEIGHTSbOq.
INFO-FLOW: Append model L3_wlo_L2_WEIGHTSbOq
INFO-FLOW: Found component L3_wlo_L2_WEIGHTSbPq.
INFO-FLOW: Append model L3_wlo_L2_WEIGHTSbPq
INFO-FLOW: Found component L3_wlo_L2_WEIGHTSbQq.
INFO-FLOW: Append model L3_wlo_L2_WEIGHTSbQq
INFO-FLOW: Found component L3_wlo_L2_WEIGHTSbRq.
INFO-FLOW: Append model L3_wlo_L2_WEIGHTSbRq
INFO-FLOW: Found component L3_wlo_L2_WEIGHTSbSr.
INFO-FLOW: Append model L3_wlo_L2_WEIGHTSbSr
INFO-FLOW: Found component L3_wlo_L2_WEIGHTSbTr.
INFO-FLOW: Append model L3_wlo_L2_WEIGHTSbTr
INFO-FLOW: Found component L3_wlo_L2_WEIGHTSbUr.
INFO-FLOW: Append model L3_wlo_L2_WEIGHTSbUr
INFO-FLOW: Found component L3_wlo_L2_WEIGHTSbVr.
INFO-FLOW: Append model L3_wlo_L2_WEIGHTSbVr
INFO-FLOW: Found component L3_wlo_L2_WEIGHTSbWr.
INFO-FLOW: Append model L3_wlo_L2_WEIGHTSbWr
INFO-FLOW: Found component L3_wlo_L2_WEIGHTSbXr.
INFO-FLOW: Append model L3_wlo_L2_WEIGHTSbXr
INFO-FLOW: Found component L3_wlo_L2_WEIGHTSbYs.
INFO-FLOW: Append model L3_wlo_L2_WEIGHTSbYs
INFO-FLOW: Found component L3_wlo_L2_WEIGHTSbZs.
INFO-FLOW: Append model L3_wlo_L2_WEIGHTSbZs
INFO-FLOW: Found component L3_wlo_L2_WEIGHTSb0s.
INFO-FLOW: Append model L3_wlo_L2_WEIGHTSb0s
INFO-FLOW: Found component L3_wlo_L2_WEIGHTSb1s.
INFO-FLOW: Append model L3_wlo_L2_WEIGHTSb1s
INFO-FLOW: Found component L3_wlo_L2_WEIGHTSb2s.
INFO-FLOW: Append model L3_wlo_L2_WEIGHTSb2s
INFO-FLOW: Found component L3_wlo_L2_WEIGHTSb3s.
INFO-FLOW: Append model L3_wlo_L2_WEIGHTSb3s
INFO-FLOW: Found component L3_wlo_L2_WEIGHTSb4t.
INFO-FLOW: Append model L3_wlo_L2_WEIGHTSb4t
INFO-FLOW: Found component L3_wlo_L2_WEIGHTSb5t.
INFO-FLOW: Append model L3_wlo_L2_WEIGHTSb5t
INFO-FLOW: Found component L3_wlo_L2_WEIGHTSb6t.
INFO-FLOW: Append model L3_wlo_L2_WEIGHTSb6t
INFO-FLOW: Found component L3_wlo_L2_WEIGHTSb7t.
INFO-FLOW: Append model L3_wlo_L2_WEIGHTSb7t
INFO-FLOW: Found component L3_wlo_L2_WEIGHTSb8t.
INFO-FLOW: Append model L3_wlo_L2_WEIGHTSb8t
INFO-FLOW: Found component L3_wlo_L2_WEIGHTSb9t.
INFO-FLOW: Append model L3_wlo_L2_WEIGHTSb9t
INFO-FLOW: Found component L3_wlo_L2_WEIGHTScau.
INFO-FLOW: Append model L3_wlo_L2_WEIGHTScau
INFO-FLOW: Found component L3_wlo_L2_WEIGHTScbu.
INFO-FLOW: Append model L3_wlo_L2_WEIGHTScbu
INFO-FLOW: Found component L3_wlo_L2_WEIGHTSccu.
INFO-FLOW: Append model L3_wlo_L2_WEIGHTSccu
INFO-FLOW: Found component L3_wlo_L2_WEIGHTScdu.
INFO-FLOW: Append model L3_wlo_L2_WEIGHTScdu
INFO-FLOW: Found component L3_wlo_L2_WEIGHTSceu.
INFO-FLOW: Append model L3_wlo_L2_WEIGHTSceu
INFO-FLOW: Found component L3_wlo_L2_WEIGHTScfu.
INFO-FLOW: Append model L3_wlo_L2_WEIGHTScfu
INFO-FLOW: Found component L3_wlo_L2_WEIGHTScgu.
INFO-FLOW: Append model L3_wlo_L2_WEIGHTScgu
INFO-FLOW: Found component L3_wlo_L2_WEIGHTSchv.
INFO-FLOW: Append model L3_wlo_L2_WEIGHTSchv
INFO-FLOW: Found component L3_wlo_L2_WEIGHTSciv.
INFO-FLOW: Append model L3_wlo_L2_WEIGHTSciv
INFO-FLOW: Found component L3_wlo_L2_WEIGHTScjv.
INFO-FLOW: Append model L3_wlo_L2_WEIGHTScjv
INFO-FLOW: Found component L3_wlo_L2_WEIGHTSckv.
INFO-FLOW: Append model L3_wlo_L2_WEIGHTSckv
INFO-FLOW: Found component L3_wlo_L2_WEIGHTSclv.
INFO-FLOW: Append model L3_wlo_L2_WEIGHTSclv
INFO-FLOW: Found component L3_wlo_L2_WEIGHTScmv.
INFO-FLOW: Append model L3_wlo_L2_WEIGHTScmv
INFO-FLOW: Found component L3_wlo_L2_WEIGHTScnw.
INFO-FLOW: Append model L3_wlo_L2_WEIGHTScnw
INFO-FLOW: Found component L3_wlo_L2_WEIGHTScow.
INFO-FLOW: Append model L3_wlo_L2_WEIGHTScow
INFO-FLOW: Found component L3_wlo_L2_WEIGHTScpw.
INFO-FLOW: Append model L3_wlo_L2_WEIGHTScpw
INFO-FLOW: Found component L3_wlo_L2_WEIGHTScqw.
INFO-FLOW: Append model L3_wlo_L2_WEIGHTScqw
INFO-FLOW: Found component L3_wlo_L2_WEIGHTScrw.
INFO-FLOW: Append model L3_wlo_L2_WEIGHTScrw
INFO-FLOW: Found component L3_wlo_L2_WEIGHTScsw.
INFO-FLOW: Append model L3_wlo_L2_WEIGHTScsw
INFO-FLOW: Found component L3_wlo_L2_WEIGHTSctx.
INFO-FLOW: Append model L3_wlo_L2_WEIGHTSctx
INFO-FLOW: Handling components in module [reconstruct_complex_s] ... 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/reconstruct_complex_s.compgen.tcl 
INFO-FLOW: Found component DNN_wlo_hptosp_16cux.
INFO-FLOW: Append model DNN_wlo_hptosp_16cux
INFO-FLOW: Handling components in module [DNN_wlo] ... 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.compgen.tcl 
INFO-FLOW: Found component DNN_wlo_std_o.
INFO-FLOW: Append model DNN_wlo_std_o
INFO-FLOW: Found component DNN_wlo_mean_o.
INFO-FLOW: Append model DNN_wlo_mean_o
INFO-FLOW: Found component DNN_wlo_LS_data.
INFO-FLOW: Append model DNN_wlo_LS_data
INFO-FLOW: Found component DNN_wlo_y_L3.
INFO-FLOW: Append model DNN_wlo_y_L3
INFO-FLOW: Found component DNN_wlo_denorm_DNN.
INFO-FLOW: Append model DNN_wlo_denorm_DNN
INFO-FLOW: Append model separate_complex_wlo
INFO-FLOW: Append model normalize_wlo
INFO-FLOW: Append model L2_wlo
INFO-FLOW: Append model L3_wlo
INFO-FLOW: Append model reconstruct_complex_s
INFO-FLOW: Append model DNN_wlo
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: DNN_wlo_sptohp_32bkb DNN_wlo_hsub_16nseOg DNN_wlo_hdiv_16nsfYi normalize_wlo_meacud normalize_wlo_stddEe DNN_wlo_hadd_16nsbLp DNN_wlo_hmul_16nsbMq DNN_wlo_hcmp_16nsbNq L2_wlo_L1_BIAS L2_wlo_L1_WEIGHTS_0 L2_wlo_L1_WEIGHTS_1 L2_wlo_L1_WEIGHTS_2 L2_wlo_L1_WEIGHTS_3 L2_wlo_L1_WEIGHTS_4 L2_wlo_L1_WEIGHTS_5 L2_wlo_L1_WEIGHTS_6 L2_wlo_L1_WEIGHTS_7 L2_wlo_L1_WEIGHTS_8 L2_wlo_L1_WEIGHTS_9 L2_wlo_L1_WEIGHTSg8j L2_wlo_L1_WEIGHTShbi L2_wlo_L1_WEIGHTSibs L2_wlo_L1_WEIGHTSjbC L2_wlo_L1_WEIGHTSkbM L2_wlo_L1_WEIGHTSlbW L2_wlo_L1_WEIGHTSmb6 L2_wlo_L1_WEIGHTSncg L2_wlo_L1_WEIGHTSocq L2_wlo_L1_WEIGHTSpcA L2_wlo_L1_WEIGHTSqcK L2_wlo_L1_WEIGHTSrcU L2_wlo_L1_WEIGHTSsc4 L2_wlo_L1_WEIGHTStde L2_wlo_L1_WEIGHTSudo L2_wlo_L1_WEIGHTSvdy L2_wlo_L1_WEIGHTSwdI L2_wlo_L1_WEIGHTSxdS L2_wlo_L1_WEIGHTSyd2 L2_wlo_L1_WEIGHTSzec L2_wlo_L1_WEIGHTSAem L2_wlo_L1_WEIGHTSBew L2_wlo_L1_WEIGHTSCeG L2_wlo_L1_WEIGHTSDeQ L2_wlo_L1_WEIGHTSEe0 L2_wlo_L1_WEIGHTSFfa L2_wlo_L1_WEIGHTSGfk L2_wlo_L1_WEIGHTSHfu L2_wlo_L1_WEIGHTSIfE L2_wlo_L1_WEIGHTSJfO L2_wlo_L1_WEIGHTSKfY L2_wlo_L1_WEIGHTSLf8 L2_wlo_L1_WEIGHTSMgi L2_wlo_L1_WEIGHTSNgs L2_wlo_L1_WEIGHTSOgC L2_wlo_L1_WEIGHTSPgM L2_wlo_L1_WEIGHTSQgW L2_wlo_L1_WEIGHTSRg6 L2_wlo_L1_WEIGHTSShg L2_wlo_L1_WEIGHTSThq L2_wlo_L1_WEIGHTSUhA L2_wlo_L1_WEIGHTSVhK L2_wlo_L1_WEIGHTSWhU L2_wlo_L1_WEIGHTSXh4 L2_wlo_L1_WEIGHTSYie L2_wlo_L1_WEIGHTSZio L2_wlo_L1_WEIGHTS0iy L2_wlo_L1_WEIGHTS1iI L2_wlo_L1_WEIGHTS2iS L2_wlo_L1_WEIGHTS3i2 L2_wlo_L1_WEIGHTS4jc L2_wlo_L1_WEIGHTS5jm L2_wlo_L1_WEIGHTS6jw L2_wlo_L1_WEIGHTS7jG L2_wlo_L1_WEIGHTS8jQ L2_wlo_L1_WEIGHTS9j0 L2_wlo_L1_WEIGHTSbak L2_wlo_L1_WEIGHTSbbk L2_wlo_L1_WEIGHTSbck L2_wlo_L1_WEIGHTSbdk L2_wlo_L1_WEIGHTSbek L2_wlo_L1_WEIGHTSbfk L2_wlo_L1_WEIGHTSbgk L2_wlo_L1_WEIGHTSbhl L2_wlo_L1_WEIGHTSbil L2_wlo_L1_WEIGHTSbjl L2_wlo_L1_WEIGHTSbkl L2_wlo_L1_WEIGHTSbll L2_wlo_L1_WEIGHTSbml L2_wlo_L1_WEIGHTSbnm L2_wlo_L1_WEIGHTSbom L2_wlo_L1_WEIGHTSbpm L2_wlo_L1_WEIGHTSbqm L2_wlo_L1_WEIGHTSbrm L2_wlo_L1_WEIGHTSbsm L2_wlo_L1_WEIGHTSbtn L2_wlo_L1_WEIGHTSbun L2_wlo_L1_WEIGHTSbvn L2_wlo_L1_WEIGHTSbwn L2_wlo_L1_WEIGHTSbxn L2_wlo_L1_WEIGHTSbyn L2_wlo_L1_WEIGHTSbzo L2_wlo_L1_WEIGHTSbAo L2_wlo_L1_WEIGHTSbBo L2_wlo_L1_WEIGHTSbCo L2_wlo_L1_WEIGHTSbDo L2_wlo_L1_WEIGHTSbEo L2_wlo_L1_WEIGHTSbFp L2_wlo_L1_WEIGHTSbGp L2_wlo_L1_WEIGHTSbHp L2_wlo_L1_WEIGHTSbIp L2_wlo_L1_WEIGHTSbJp L2_wlo_L1_WEIGHTSbKp L2_wlo_L1_WEIGHTS L3_wlo_L2_BIAS L3_wlo_L2_WEIGHTS_0 L3_wlo_L2_WEIGHTS_1 L3_wlo_L2_WEIGHTS_2 L3_wlo_L2_WEIGHTS_3 L3_wlo_L2_WEIGHTS_4 L3_wlo_L2_WEIGHTS_5 L3_wlo_L2_WEIGHTS_6 L3_wlo_L2_WEIGHTS_7 L3_wlo_L2_WEIGHTS_8 L3_wlo_L2_WEIGHTS_9 L3_wlo_L2_WEIGHTSbOq L3_wlo_L2_WEIGHTSbPq L3_wlo_L2_WEIGHTSbQq L3_wlo_L2_WEIGHTSbRq L3_wlo_L2_WEIGHTSbSr L3_wlo_L2_WEIGHTSbTr L3_wlo_L2_WEIGHTSbUr L3_wlo_L2_WEIGHTSbVr L3_wlo_L2_WEIGHTSbWr L3_wlo_L2_WEIGHTSbXr L3_wlo_L2_WEIGHTSbYs L3_wlo_L2_WEIGHTSbZs L3_wlo_L2_WEIGHTSb0s L3_wlo_L2_WEIGHTSb1s L3_wlo_L2_WEIGHTSb2s L3_wlo_L2_WEIGHTSb3s L3_wlo_L2_WEIGHTSb4t L3_wlo_L2_WEIGHTSb5t L3_wlo_L2_WEIGHTSb6t L3_wlo_L2_WEIGHTSb7t L3_wlo_L2_WEIGHTSb8t L3_wlo_L2_WEIGHTSb9t L3_wlo_L2_WEIGHTScau L3_wlo_L2_WEIGHTScbu L3_wlo_L2_WEIGHTSccu L3_wlo_L2_WEIGHTScdu L3_wlo_L2_WEIGHTSceu L3_wlo_L2_WEIGHTScfu L3_wlo_L2_WEIGHTScgu L3_wlo_L2_WEIGHTSchv L3_wlo_L2_WEIGHTSciv L3_wlo_L2_WEIGHTScjv L3_wlo_L2_WEIGHTSckv L3_wlo_L2_WEIGHTSclv L3_wlo_L2_WEIGHTScmv L3_wlo_L2_WEIGHTScnw L3_wlo_L2_WEIGHTScow L3_wlo_L2_WEIGHTScpw L3_wlo_L2_WEIGHTScqw L3_wlo_L2_WEIGHTScrw L3_wlo_L2_WEIGHTScsw L3_wlo_L2_WEIGHTSctx DNN_wlo_hptosp_16cux DNN_wlo_std_o DNN_wlo_mean_o DNN_wlo_LS_data DNN_wlo_y_L3 DNN_wlo_denorm_DNN separate_complex_wlo normalize_wlo L2_wlo L3_wlo reconstruct_complex_s DNN_wlo
INFO-FLOW: To file: write model DNN_wlo_sptohp_32bkb
INFO-FLOW: To file: write model DNN_wlo_hsub_16nseOg
INFO-FLOW: To file: write model DNN_wlo_hdiv_16nsfYi
INFO-FLOW: To file: write model normalize_wlo_meacud
INFO-FLOW: To file: write model normalize_wlo_stddEe
INFO-FLOW: To file: write model DNN_wlo_hadd_16nsbLp
INFO-FLOW: To file: write model DNN_wlo_hmul_16nsbMq
INFO-FLOW: To file: write model DNN_wlo_hcmp_16nsbNq
INFO-FLOW: To file: write model L2_wlo_L1_BIAS
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTS_0
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTS_1
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTS_2
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTS_3
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTS_4
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTS_5
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTS_6
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTS_7
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTS_8
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTS_9
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSg8j
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTShbi
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSibs
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSjbC
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSkbM
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSlbW
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSmb6
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSncg
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSocq
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSpcA
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSqcK
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSrcU
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSsc4
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTStde
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSudo
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSvdy
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSwdI
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSxdS
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSyd2
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSzec
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSAem
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSBew
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSCeG
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSDeQ
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSEe0
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSFfa
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSGfk
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSHfu
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSIfE
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSJfO
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSKfY
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSLf8
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSMgi
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSNgs
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSOgC
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSPgM
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSQgW
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSRg6
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSShg
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSThq
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSUhA
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSVhK
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSWhU
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSXh4
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSYie
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSZio
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTS0iy
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTS1iI
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTS2iS
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTS3i2
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTS4jc
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTS5jm
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTS6jw
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTS7jG
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTS8jQ
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTS9j0
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSbak
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSbbk
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSbck
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSbdk
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSbek
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSbfk
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSbgk
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSbhl
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSbil
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSbjl
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSbkl
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSbll
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSbml
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSbnm
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSbom
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSbpm
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSbqm
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSbrm
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSbsm
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSbtn
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSbun
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSbvn
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSbwn
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSbxn
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSbyn
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSbzo
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSbAo
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSbBo
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSbCo
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSbDo
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSbEo
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSbFp
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSbGp
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSbHp
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSbIp
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSbJp
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTSbKp
INFO-FLOW: To file: write model L2_wlo_L1_WEIGHTS
INFO-FLOW: To file: write model L3_wlo_L2_BIAS
INFO-FLOW: To file: write model L3_wlo_L2_WEIGHTS_0
INFO-FLOW: To file: write model L3_wlo_L2_WEIGHTS_1
INFO-FLOW: To file: write model L3_wlo_L2_WEIGHTS_2
INFO-FLOW: To file: write model L3_wlo_L2_WEIGHTS_3
INFO-FLOW: To file: write model L3_wlo_L2_WEIGHTS_4
INFO-FLOW: To file: write model L3_wlo_L2_WEIGHTS_5
INFO-FLOW: To file: write model L3_wlo_L2_WEIGHTS_6
INFO-FLOW: To file: write model L3_wlo_L2_WEIGHTS_7
INFO-FLOW: To file: write model L3_wlo_L2_WEIGHTS_8
INFO-FLOW: To file: write model L3_wlo_L2_WEIGHTS_9
INFO-FLOW: To file: write model L3_wlo_L2_WEIGHTSbOq
INFO-FLOW: To file: write model L3_wlo_L2_WEIGHTSbPq
INFO-FLOW: To file: write model L3_wlo_L2_WEIGHTSbQq
INFO-FLOW: To file: write model L3_wlo_L2_WEIGHTSbRq
INFO-FLOW: To file: write model L3_wlo_L2_WEIGHTSbSr
INFO-FLOW: To file: write model L3_wlo_L2_WEIGHTSbTr
INFO-FLOW: To file: write model L3_wlo_L2_WEIGHTSbUr
INFO-FLOW: To file: write model L3_wlo_L2_WEIGHTSbVr
INFO-FLOW: To file: write model L3_wlo_L2_WEIGHTSbWr
INFO-FLOW: To file: write model L3_wlo_L2_WEIGHTSbXr
INFO-FLOW: To file: write model L3_wlo_L2_WEIGHTSbYs
INFO-FLOW: To file: write model L3_wlo_L2_WEIGHTSbZs
INFO-FLOW: To file: write model L3_wlo_L2_WEIGHTSb0s
INFO-FLOW: To file: write model L3_wlo_L2_WEIGHTSb1s
INFO-FLOW: To file: write model L3_wlo_L2_WEIGHTSb2s
INFO-FLOW: To file: write model L3_wlo_L2_WEIGHTSb3s
INFO-FLOW: To file: write model L3_wlo_L2_WEIGHTSb4t
INFO-FLOW: To file: write model L3_wlo_L2_WEIGHTSb5t
INFO-FLOW: To file: write model L3_wlo_L2_WEIGHTSb6t
INFO-FLOW: To file: write model L3_wlo_L2_WEIGHTSb7t
INFO-FLOW: To file: write model L3_wlo_L2_WEIGHTSb8t
INFO-FLOW: To file: write model L3_wlo_L2_WEIGHTSb9t
INFO-FLOW: To file: write model L3_wlo_L2_WEIGHTScau
INFO-FLOW: To file: write model L3_wlo_L2_WEIGHTScbu
INFO-FLOW: To file: write model L3_wlo_L2_WEIGHTSccu
INFO-FLOW: To file: write model L3_wlo_L2_WEIGHTScdu
INFO-FLOW: To file: write model L3_wlo_L2_WEIGHTSceu
INFO-FLOW: To file: write model L3_wlo_L2_WEIGHTScfu
INFO-FLOW: To file: write model L3_wlo_L2_WEIGHTScgu
INFO-FLOW: To file: write model L3_wlo_L2_WEIGHTSchv
INFO-FLOW: To file: write model L3_wlo_L2_WEIGHTSciv
INFO-FLOW: To file: write model L3_wlo_L2_WEIGHTScjv
INFO-FLOW: To file: write model L3_wlo_L2_WEIGHTSckv
INFO-FLOW: To file: write model L3_wlo_L2_WEIGHTSclv
INFO-FLOW: To file: write model L3_wlo_L2_WEIGHTScmv
INFO-FLOW: To file: write model L3_wlo_L2_WEIGHTScnw
INFO-FLOW: To file: write model L3_wlo_L2_WEIGHTScow
INFO-FLOW: To file: write model L3_wlo_L2_WEIGHTScpw
INFO-FLOW: To file: write model L3_wlo_L2_WEIGHTScqw
INFO-FLOW: To file: write model L3_wlo_L2_WEIGHTScrw
INFO-FLOW: To file: write model L3_wlo_L2_WEIGHTScsw
INFO-FLOW: To file: write model L3_wlo_L2_WEIGHTSctx
INFO-FLOW: To file: write model DNN_wlo_hptosp_16cux
INFO-FLOW: To file: write model DNN_wlo_std_o
INFO-FLOW: To file: write model DNN_wlo_mean_o
INFO-FLOW: To file: write model DNN_wlo_LS_data
INFO-FLOW: To file: write model DNN_wlo_y_L3
INFO-FLOW: To file: write model DNN_wlo_denorm_DNN
INFO-FLOW: To file: write model separate_complex_wlo
INFO-FLOW: To file: write model normalize_wlo
INFO-FLOW: To file: write model L2_wlo
INFO-FLOW: To file: write model L3_wlo
INFO-FLOW: To file: write model reconstruct_complex_s
INFO-FLOW: To file: write model DNN_wlo
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/global.setting.tcl
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/global.setting.tcl 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.153 sec.
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.332 sec.
Command       ap_source done; 0.335 sec.
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/global.setting.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/global.setting.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/separate_complex_wlo.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/normalize_wlo.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'normalize_wlo_meacud_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'normalize_wlo_stddEe_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 0.296 sec.
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/L2_wlo.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_BIAS_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTS_0_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTS_1_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTS_2_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTS_3_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTS_4_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTS_5_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTS_6_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTS_7_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTS_8_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTS_9_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSg8j_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTShbi_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSibs_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSjbC_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSkbM_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSlbW_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSmb6_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSncg_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSocq_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSpcA_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSqcK_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSrcU_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSsc4_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTStde_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSudo_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSvdy_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSwdI_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSxdS_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSyd2_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSzec_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSAem_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSBew_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSCeG_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSDeQ_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSEe0_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSFfa_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSGfk_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSHfu_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSIfE_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSJfO_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSKfY_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSLf8_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSMgi_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSNgs_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSOgC_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSPgM_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSQgW_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSRg6_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSShg_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSThq_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSUhA_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSVhK_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSWhU_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSXh4_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSYie_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSZio_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTS0iy_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTS1iI_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTS2iS_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTS3i2_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTS4jc_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTS5jm_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTS6jw_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTS7jG_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTS8jQ_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTS9j0_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSbak_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSbbk_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSbck_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSbdk_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSbek_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSbfk_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSbgk_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSbhl_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSbil_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSbjl_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSbkl_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSbll_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSbml_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSbnm_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSbom_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSbpm_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSbqm_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSbrm_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSbsm_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSbtn_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSbun_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSbvn_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSbwn_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSbxn_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSbyn_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSbzo_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSbAo_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSbBo_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSbCo_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSbDo_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSbEo_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSbFp_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSbGp_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSbHp_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSbIp_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSbJp_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTSbKp_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_L1_WEIGHTS_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 11.216 sec.
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/L3_wlo.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_L2_BIAS_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_L2_WEIGHTS_0_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_L2_WEIGHTS_1_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_L2_WEIGHTS_2_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_L2_WEIGHTS_3_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_L2_WEIGHTS_4_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_L2_WEIGHTS_5_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_L2_WEIGHTS_6_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_L2_WEIGHTS_7_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_L2_WEIGHTS_8_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_L2_WEIGHTS_9_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_L2_WEIGHTSbOq_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_L2_WEIGHTSbPq_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_L2_WEIGHTSbQq_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_L2_WEIGHTSbRq_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_L2_WEIGHTSbSr_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_L2_WEIGHTSbTr_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_L2_WEIGHTSbUr_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_L2_WEIGHTSbVr_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_L2_WEIGHTSbWr_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_L2_WEIGHTSbXr_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_L2_WEIGHTSbYs_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_L2_WEIGHTSbZs_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_L2_WEIGHTSb0s_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_L2_WEIGHTSb1s_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_L2_WEIGHTSb2s_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_L2_WEIGHTSb3s_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_L2_WEIGHTSb4t_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_L2_WEIGHTSb5t_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_L2_WEIGHTSb6t_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_L2_WEIGHTSb7t_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_L2_WEIGHTSb8t_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_L2_WEIGHTSb9t_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_L2_WEIGHTScau_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_L2_WEIGHTScbu_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_L2_WEIGHTSccu_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_L2_WEIGHTScdu_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_L2_WEIGHTSceu_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_L2_WEIGHTScfu_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_L2_WEIGHTScgu_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_L2_WEIGHTSchv_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_L2_WEIGHTSciv_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_L2_WEIGHTScjv_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_L2_WEIGHTSckv_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_L2_WEIGHTSclv_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_L2_WEIGHTScmv_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_L2_WEIGHTScnw_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_L2_WEIGHTScow_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_L2_WEIGHTScpw_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_L2_WEIGHTScqw_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_L2_WEIGHTScrw_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_L2_WEIGHTScsw_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_L2_WEIGHTSctx_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 6.393 sec.
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/reconstruct_complex_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'DNN_wlo_std_o_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'DNN_wlo_mean_o_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'DNN_wlo_LS_data_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'DNN_wlo_y_L3_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'DNN_wlo_denorm_DNN_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 0.503 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/global.setting.tcl
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/global.setting.tcl 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.135 sec.
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.252 sec.
Command       ap_source done; 0.256 sec.
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=DNN_wlo xml_exists=0
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.rtl_wrap.cfg.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.rtl_wrap.cfg.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.rtl_wrap.cfg.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.tbgen.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/global.setting.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/separate_complex_wlo.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/normalize_wlo.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/L2_wlo.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 0.159 sec.
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/L3_wlo.compgen.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/reconstruct_complex_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/global.setting.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/separate_complex_wlo.compgen.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/normalize_wlo.compgen.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/L2_wlo.compgen.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/L3_wlo.compgen.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/reconstruct_complex_s.compgen.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/global.setting.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/separate_complex_wlo.compgen.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/normalize_wlo.compgen.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/L2_wlo.compgen.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/L3_wlo.compgen.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/reconstruct_complex_s.compgen.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.constraint.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=178 #gSsdmPorts=8
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/global.setting.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.tbgen.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.tbgen.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.tbgen.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.rtl_wrap.cfg.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.compgen.dataonly.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.constraint.tcl 
Execute       sc_get_clocks DNN_wlo 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/impl/misc/DNN_wlo_ap_hadd_3_full_dsp_16_ip.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/impl/misc/DNN_wlo_ap_hcmp_0_no_dsp_16_ip.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/impl/misc/DNN_wlo_ap_hdiv_5_no_dsp_16_ip.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/impl/misc/DNN_wlo_ap_hmul_2_max_dsp_16_ip.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/impl/misc/DNN_wlo_ap_hptosp_0_no_dsp_16_ip.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/impl/misc/DNN_wlo_ap_hsub_3_full_dsp_16_ip.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/impl/misc/DNN_wlo_ap_sptohp_0_no_dsp_32_ip.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/separate_complex_wlo.tbgen.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/normalize_wlo.tbgen.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/L2_wlo.tbgen.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/L3_wlo.tbgen.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/reconstruct_complex_s.tbgen.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:18 ; elapsed = 00:02:57 . Memory (MB): peak = 402.090 ; gain = 310.520
INFO: [VHDL 208-304] Generating VHDL RTL for DNN_wlo.
INFO: [VLOG 209-307] Generating Verilog RTL for DNN_wlo.
Command     autosyn done; 124.829 sec.
Command   csynth_design done; 171.977 sec.
Command ap_source done; 174.881 sec.
Execute cleanup_all 
Command cleanup_all done; 0.174 sec.
INFO-FLOW: Workspace D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt opened at Sun Jul 31 14:38:44 +0530 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 1.25 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.135 sec.
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.179 sec.
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.315 sec.
Command     ap_source done; 0.319 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 2.135 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 2.378 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -version=1.1.0 
Command   open_solution done; 3.191 sec.
Execute   cosim_design -setup 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/global.setting.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/global.setting.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/global.setting.tcl
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/global.setting.tcl 
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.148 sec.
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.271 sec.
Command     ap_source done; 0.275 sec.
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/global.setting.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.rtl_wrap.cfg.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.tbgen.tcl 
Execute     is_encrypted D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn_tb.h 
Execute     is_encrypted D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn_tb.cpp 
Execute     is_encrypted D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn.cpp 
Execute     is_encrypted D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn.h 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: TB processing: D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn_tb.cpp D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/./sim/autowrap/testbench/dnn_tb.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/./sim/autowrap/testbench/dnn_tb.cpp_pre.cpp std=c++11 
INFO-FLOW: exec D:/Softwares/Xilinx/Vivado/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/./sim/autowrap/testbench/dnn_tb.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 4.406 sec.
Execute     tidy_31 xilinx-tb31-process D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/./sim/autowrap/testbench/dnn_tb.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec D:/Softwares/Xilinx/Vivado/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/./sim/autowrap/testbench/dnn_tb.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 6.232 sec.
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: TB processing: D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn.cpp D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/./sim/autowrap/testbench/dnn.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/./sim/autowrap/testbench/dnn.cpp_pre.cpp std=c++11 
INFO-FLOW: exec D:/Softwares/Xilinx/Vivado/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/./sim/autowrap/testbench/dnn.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 3.115 sec.
Execute     tidy_31 xilinx-tb31-process D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/./sim/autowrap/testbench/dnn.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec D:/Softwares/Xilinx/Vivado/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/./sim/autowrap/testbench/dnn.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 3.091 sec.
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/global.setting.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.rtl_wrap.cfg.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.rtl_wrap.cfg.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.rtl_wrap.cfg.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 15.444 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Command   cosim_design done; 169.992 sec.
Command ap_source done; 173.213 sec.
Execute cleanup_all 
Command cleanup_all done; 0.194 sec.
INFO-FLOW: Workspace D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt opened at Sun Jul 31 14:42:12 +0530 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 1.25 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.155 sec.
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.144 sec.
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.261 sec.
Command     ap_source done; 0.266 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 1.847 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 2.046 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -version=1.1.0 
Command   open_solution done; 2.637 sec.
Execute   export_design -rtl verilog -format ip_catalog -version 1.1.0 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog -version=1.1.0 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog -version 1.1.0
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_sdx -target 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/global.setting.tcl
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/global.setting.tcl 
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.152 sec.
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.271 sec.
Command     ap_source done; 0.274 sec.
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/global.setting.tcl
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/global.setting.tcl 
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.126 sec.
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.234 sec.
Command     ap_source done; 0.24 sec.
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=DNN_wlo xml_exists=1
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.rtl_wrap.cfg.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.rtl_wrap.cfg.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.rtl_wrap.cfg.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/global.setting.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/separate_complex_wlo.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/normalize_wlo.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command     ap_source done; 0.105 sec.
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/L2_wlo.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command     ap_source done; 0.147 sec.
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/L3_wlo.compgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/reconstruct_complex_s.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/global.setting.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/separate_complex_wlo.compgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/normalize_wlo.compgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/L2_wlo.compgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/L3_wlo.compgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/reconstruct_complex_s.compgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/global.setting.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/separate_complex_wlo.compgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/normalize_wlo.compgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/L2_wlo.compgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/L3_wlo.compgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/reconstruct_complex_s.compgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.compgen.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.constraint.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=0 g_has_adaptors=false generate_bd_files=1 #modelList=178 #gSsdmPorts=8
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/global.setting.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/global.setting.tcl 
Execute     get_config_export -xo 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.rtl_wrap.cfg.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.compgen.dataonly.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.constraint.tcl 
Execute     sc_get_clocks DNN_wlo 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/impl/misc/DNN_wlo_ap_hadd_3_full_dsp_16_ip.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/impl/misc/DNN_wlo_ap_hcmp_0_no_dsp_16_ip.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/impl/misc/DNN_wlo_ap_hdiv_5_no_dsp_16_ip.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/impl/misc/DNN_wlo_ap_hmul_2_max_dsp_16_ip.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/impl/misc/DNN_wlo_ap_hptosp_0_no_dsp_16_ip.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/impl/misc/DNN_wlo_ap_hsub_3_full_dsp_16_ip.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/impl/misc/DNN_wlo_ap_sptohp_0_no_dsp_32_ip.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/separate_complex_wlo.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/normalize_wlo.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/L2_wlo.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/L3_wlo.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/reconstruct_complex_s.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.tbgen.tcl 
Execute     get_config_sdx -target 
Execute     get_config_sdx -profile 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -stall_sig_gen 
Execute     get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       copying IP vlog from D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/impl/vhdl
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=8
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=DNN_wlo
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.rtl_wrap.cfg.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.rtl_wrap.cfg.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.rtl_wrap.cfg.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=DNN_wlo
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.rtl_wrap.cfg.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.rtl_wrap.cfg.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.rtl_wrap.cfg.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/global.setting.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.constraint.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/DNN_wlo.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-files D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/impl/.verilog/sim_tbs
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/global.setting.tcl
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/global.setting.tcl 
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.143 sec.
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.255 sec.
Command     ap_source done; 0.259 sec.
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/impl/ip/pack.bat
Command   export_design done; 137.404 sec.
Command ap_source done; 140.073 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt opened at Fri Aug 05 11:46:27 +0530 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 1.25 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Command         ap_source done; 0.147 sec.
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Command       ap_source done; 0.291 sec.
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Command       ap_source done; 0.172 sec.
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.668 sec.
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Command         ap_source done; 0.116 sec.
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.339 sec.
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.867 sec.
Command     ap_source done; 0.879 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.131 sec.
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 5.626 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 0.267 sec.
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.38 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 6.432 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -version=1.1.0 
Command   open_solution done; 8.719 sec.
Execute   csim_design -quiet 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn_tb.h 
Execute     is_xip D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn_tb.h 
Execute     is_encrypted D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn_tb.cpp 
Execute     is_xip D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn_tb.cpp 
Execute     is_encrypted D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn.cpp 
Execute     is_xip D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn.cpp 
Execute     is_encrypted D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn.h 
Execute     is_xip D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn.h 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 17.814 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 46.796 sec.
Command ap_source done; 55.701 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt opened at Fri Aug 05 11:55:23 +0530 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 1.25 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Command       ap_source done; 0.156 sec.
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Command       ap_source done; 0.11 sec.
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.383 sec.
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.291 sec.
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.109 sec.
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.662 sec.
Command     ap_source done; 0.671 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 4.231 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.122 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 4.561 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -version=1.1.0 
Command   open_solution done; 5.923 sec.
Execute   csim_design -quiet 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn_tb.h 
Execute     is_xip D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn_tb.h 
Execute     is_encrypted D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn_tb.cpp 
Execute     is_xip D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn_tb.cpp 
Execute     is_encrypted D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn.cpp 
Execute     is_xip D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn.cpp 
Execute     is_encrypted D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn.h 
Execute     is_xip D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn.h 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 17.659 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 39.007 sec.
Command ap_source done; 45.088 sec.
Execute cleanup_all 
