
---------- Begin Simulation Statistics ----------
simSeconds                                   0.045599                       # Number of seconds simulated (Second)
simTicks                                  45598806250                       # Number of ticks simulated (Tick)
finalTick                                 45598806250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1554.17                       # Real time elapsed on the host (Second)
hostTickRate                                 29339678                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     887952                       # Number of bytes of host memory used (Byte)
simInsts                                    125432855                       # Number of instructions simulated (Count)
simOps                                      226552071                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    80707                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     145771                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                       182395226                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                       57424699                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                    1334                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                      57507441                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                  3642                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined              624596                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined           742621                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved                440                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples          182073015                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              0.315848                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             1.133520                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                164127586     90.14%     90.14% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                  4450176      2.44%     92.59% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                  3949772      2.17%     94.76% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                  1464292      0.80%     95.56% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                  4189568      2.30%     97.86% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                  1096817      0.60%     98.47% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                  1446812      0.79%     99.26% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                   942320      0.52%     99.78% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                   405672      0.22%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total            182073015                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                  16615      2.29%      2.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%      2.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%      2.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%      2.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%      2.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%      2.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%      2.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%      2.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%      2.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%      2.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%      2.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     1      0.00%      2.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%      2.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                   120      0.02%      2.31% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%      2.31% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                   145      0.02%      2.33% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                   51      0.01%      2.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%      2.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%      2.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                  20      0.00%      2.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%      2.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%      2.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%      2.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd           669993     92.41%     94.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     94.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     94.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     94.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     94.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     94.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     94.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     94.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     94.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     94.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     94.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     94.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     94.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     94.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     94.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     94.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     94.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     94.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     94.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     94.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     94.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     94.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     94.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                  1966      0.27%     95.02% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite                 1180      0.16%     95.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead            11137      1.54%     96.72% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite           23800      3.28%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass        25869      0.04%      0.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu     32974827     57.34%     57.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult          279      0.00%     57.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv         2949      0.01%     57.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd      3881077      6.75%     64.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     64.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt          488      0.00%     64.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     64.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     64.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     64.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     64.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     64.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd         1596      0.00%     64.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu        31113      0.05%     64.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp           70      0.00%     64.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt         4617      0.01%     64.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc         3793      0.01%     64.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     64.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift         1292      0.00%     64.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     64.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     64.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     64.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd      6883939     11.97%     76.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp           16      0.00%     76.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt      3013471      5.24%     81.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv           11      0.00%     81.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     81.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult       754510      1.31%     82.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     82.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     82.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     82.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     82.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     82.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     82.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     82.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     82.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     82.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     82.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     82.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     82.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     82.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     82.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     82.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     82.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead       234938      0.41%     83.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite       191518      0.33%     83.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead      7620465     13.25%     96.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite      1880603      3.27%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total      57507441                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        0.315290                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                             725028                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.012608                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads               245937210                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites               32573267                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses       31881036                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                 51879357                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                25477607                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses        25368485                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                   31914417                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                    26292183                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numInsts                         57476687                       # Number of executed instructions (Count)
system.cpu0.numLoadInsts                      7842045                       # Number of load instructions executed (Count)
system.cpu0.numSquashedInsts                    30754                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu0.numRefs                           9913186                       # Number of memory reference insts executed (Count)
system.cpu0.numBranches                       6052021                       # Number of branches executed (Count)
system.cpu0.numStoreInsts                     2071141                       # Number of stores executed (Count)
system.cpu0.numRate                          0.315122                       # Inst execution rate ((Count/Cycle))
system.cpu0.timesIdled                           1817                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                         322211                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.committedInsts                   30499395                       # Number of Instructions Simulated (Count)
system.cpu0.committedOps                     56801431                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.cpi                              5.980290                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu0.totalCpi                         5.980290                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu0.ipc                              0.167216                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu0.totalIpc                         0.167216                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu0.intRegfileReads                  44848107                       # Number of integer regfile reads (Count)
system.cpu0.intRegfileWrites                 22556466                       # Number of integer regfile writes (Count)
system.cpu0.fpRegfileReads                   33926486                       # Number of floating regfile reads (Count)
system.cpu0.fpRegfileWrites                  20481170                       # Number of floating regfile writes (Count)
system.cpu0.ccRegfileReads                   36147791                       # number of cc regfile reads (Count)
system.cpu0.ccRegfileWrites                  17850136                       # number of cc regfile writes (Count)
system.cpu0.miscRegfileReads                 24035621                       # number of misc regfile reads (Count)
system.cpu0.miscRegfileWrites                     234                       # number of misc regfile writes (Count)
system.cpu0.MemDepUnit__0.insertedLoads       7657086                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores      2077188                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads       129712                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores       128216                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups                6104186                       # Number of BP lookups (Count)
system.cpu0.branchPred.condPredicted          6042767                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condIncorrect             8946                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.BTBLookups             2904866                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBHits                2901160                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.998724                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.RASUsed                  18889                       # Number of times the RAS was used to get a target. (Count)
system.cpu0.branchPred.RASIncorrect                21                       # Number of incorrect RAS predictions. (Count)
system.cpu0.branchPred.indirectLookups          10083                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits              5591                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses            4492                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted          863                       # Number of mispredicted indirect branches. (Count)
system.cpu0.commit.commitSquashedInsts         514532                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls            894                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts             8534                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples    181999185                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     0.312097                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     1.453216                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0      171511338     94.24%     94.24% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1        2061736      1.13%     95.37% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2         556212      0.31%     95.68% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3        1451632      0.80%     96.47% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4         369645      0.20%     96.68% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5          85219      0.05%     96.72% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6          59489      0.03%     96.76% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7         220546      0.12%     96.88% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8        5683368      3.12%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total    181999185                       # Number of insts commited each cycle (Count)
system.cpu0.commit.instsCommitted            30499395                       # Number of instructions committed (Count)
system.cpu0.commit.opsCommitted              56801431                       # Number of ops (including micro ops) committed (Count)
system.cpu0.commit.memRefs                    9619711                       # Number of memory references committed (Count)
system.cpu0.commit.loads                      7567892                       # Number of loads committed (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                        440                       # Number of memory barriers committed (Count)
system.cpu0.commit.branches                   6005632                       # Number of branches committed (Count)
system.cpu0.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu0.commit.floating                  25313765                       # Number of committed floating point instructions. (Count)
system.cpu0.commit.integer                   40670594                       # Number of committed integer instructions. (Count)
system.cpu0.commit.functionCalls                 7809                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass        11865      0.02%      0.02% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu     32630019     57.45%     57.47% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult          256      0.00%     57.47% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv         2705      0.00%     57.47% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd      3878217      6.83%     64.30% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     64.30% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt          416      0.00%     64.30% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     64.30% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     64.30% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     64.30% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     64.30% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     64.30% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd         1098      0.00%     64.30% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     64.30% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu        11778      0.02%     64.32% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp           66      0.00%     64.32% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt         3104      0.01%     64.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc         3140      0.01%     64.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     64.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     64.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift          507      0.00%     64.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     64.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     64.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     64.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd      6879486     12.11%     76.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp           16      0.00%     76.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt      3006762      5.29%     81.74% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv           11      0.00%     81.74% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.74% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult       752274      1.32%     83.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     83.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     83.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     83.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     83.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     83.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     83.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     83.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     83.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     83.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     83.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     83.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     83.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     83.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     83.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     83.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     83.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead       176219      0.31%     83.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite       171814      0.30%     83.68% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead      7391673     13.01%     96.69% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite      1880005      3.31%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total     56801431                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples      5683368                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.dcache.demandHits::cpu0.data      5451590                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total          5451590                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data      5451590                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total         5451590                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data      4218098                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total        4218098                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data      4218098                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total       4218098                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data 292177782881                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total 292177782881                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data 292177782881                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total 292177782881                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data      9669688                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total      9669688                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data      9669688                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total      9669688                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.436219                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.436219                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.436219                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.436219                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 69267.661131                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 69267.661131                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data 69267.661131                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 69267.661131                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs     30827577                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets          384                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs       170557                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets            4                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs    180.746478                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets           96                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks       252312                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total           252312                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu0.data      3305866                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total      3305866                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu0.data      3305866                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total      3305866                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu0.data       912232                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total       912232                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data       912232                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total       912232                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data 109481651131                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total 109481651131                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data 109481651131                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total 109481651131                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.094339                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.094339                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.094339                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.094339                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data 120015.139933                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 120015.139933                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 120015.139933                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 120015.139933                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements                910963                       # number of replacements (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::cpu0.data          186                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::total          186                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::cpu0.data           34                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::total           34                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.missLatency::cpu0.data       387500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.missLatency::total       387500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.accesses::cpu0.data          220                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::total          220                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.missRate::cpu0.data     0.154545                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.missRate::total     0.154545                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::cpu0.data 11397.058824                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::total 11397.058824                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::cpu0.data           34                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::total           34                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::cpu0.data      1246000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::total      1246000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::cpu0.data     0.154545                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::total     0.154545                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu0.data 36647.058824                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::total 36647.058824                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWWriteReq.hits::cpu0.data          220                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.hits::total          220                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::cpu0.data          220                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::total          220                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.hits::cpu0.data      3636191                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total        3636191                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data      3981877                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total      3981877                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data 259260806250                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total 259260806250                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data      7618068                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total      7618068                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.522689                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.522689                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data 65110.199599                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 65110.199599                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu0.data      3305849                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total      3305849                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu0.data       676028                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total       676028                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data  76683791500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total  76683791500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu0.data     0.088740                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.088740                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data 113432.862988                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 113432.862988                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu0.data      1815399                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total       1815399                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data       236221                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total       236221                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data  32916976631                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total  32916976631                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data      2051620                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total      2051620                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.115139                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.115139                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data 139348.223194                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 139348.223194                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::cpu0.data           17                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total           17                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data       236204                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total       236204                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data  32797859631                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total  32797859631                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data     0.115130                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.115130                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data 138853.955187                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 138853.955187                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse         1022.847634                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs             6364262                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs            912178                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs              6.976996                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             150250                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data  1022.847634                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.998875                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.998875                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0          137                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          886                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses          20252434                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses         20252434                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles                 2733012                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles            171546551                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                  5703452                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles              2078648                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                 11352                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved             2898316                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                 1204                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts              57541949                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 5664                       # Number of squashed instructions handled by decode (Count)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.fetch.icacheStallCycles           3516552                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu0.fetch.insts                      30940165                       # Number of instructions fetch has processed (Count)
system.cpu0.fetch.branches                    6104186                       # Number of branches that fetch encountered (Count)
system.cpu0.fetch.predictedBranches           2925640                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                    178537413                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                  25064                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                 818                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles         5585                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles          115                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                  3374742                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                 3427                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples         182073015                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             0.316654                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            1.451114                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0               172258017     94.61%     94.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                  637252      0.35%     94.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                  500130      0.27%     95.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                 1158213      0.64%     95.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                 1732511      0.95%     96.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                   88594      0.05%     96.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                  113026      0.06%     96.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                  191317      0.11%     97.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                 5393955      2.96%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total           182073015                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.branchRate                 0.033467                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetch.rate                       0.169633                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.icache.demandHits::cpu0.inst      3370826                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total          3370826                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst      3370826                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total         3370826                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst         3916                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total           3916                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst         3916                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total          3916                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst    204130499                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total    204130499                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst    204130499                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total    204130499                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst      3374742                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total      3374742                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst      3374742                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total      3374742                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.001160                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.001160                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.001160                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.001160                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst 52127.298008                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 52127.298008                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst 52127.298008                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 52127.298008                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs         1559                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs           11                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs    141.727273                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks         2619                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total             2619                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::cpu0.inst          772                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total          772                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::cpu0.inst          772                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total          772                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::cpu0.inst         3144                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total         3144                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu0.inst         3144                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total         3144                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu0.inst    163100499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total    163100499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst    163100499                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total    163100499                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu0.inst     0.000932                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.000932                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu0.inst     0.000932                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.000932                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst 51876.749046                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 51876.749046                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst 51876.749046                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 51876.749046                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                  2619                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst      3370826                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total        3370826                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst         3916                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total         3916                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst    204130499                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total    204130499                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst      3374742                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total      3374742                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.001160                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.001160                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst 52127.298008                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 52127.298008                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::cpu0.inst          772                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total          772                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::cpu0.inst         3144                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total         3144                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst    163100499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total    163100499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu0.inst     0.000932                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.000932                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst 51876.749046                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 51876.749046                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          509.483194                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs             3373969                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs              3143                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs           1073.486796                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick              74250                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst   509.483194                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.995084                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.995084                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          510                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0          141                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1           67                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::3           84                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4          218                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024     0.996094                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses           6752627                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses          6752627                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                    11352                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                  24112375                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                 8626230                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts              57426033                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                 870                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                 7657086                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts                2077188                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                  608                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                    11005                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                 8465383                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents           253                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect          2844                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect         7453                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts               10297                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit                57258854                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount               57249521                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                 42031248                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                 69708744                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       0.313876                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.602955                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.lsq0.forwLoads                      14206                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                  89194                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                  68                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation                253                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                 25369                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                  17                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                115769                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples           7567892                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean           143.710994                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev          219.213076                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9               3701980     48.92%     48.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19              214922      2.84%     51.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29              159031      2.10%     53.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39              184209      2.43%     56.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49               49638      0.66%     56.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59               55376      0.73%     57.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69               33574      0.44%     58.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79               41572      0.55%     58.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89               32316      0.43%     59.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99               41308      0.55%     59.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109             31203      0.41%     60.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119             39313      0.52%     60.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129             27346      0.36%     60.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139             36548      0.48%     61.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149             20385      0.27%     61.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159             28370      0.37%     62.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169             19643      0.26%     62.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179             29838      0.39%     62.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189            129863      1.72%     64.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199             31240      0.41%     64.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209            134868      1.78%     66.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219            242869      3.21%     69.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229            244885      3.24%     73.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239            259576      3.43%     76.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249            343755      4.54%     81.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259            161089      2.13%     83.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269            143169      1.89%     85.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279             53868      0.71%     85.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289             48964      0.65%     86.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299             39608      0.52%     86.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows          987566     13.05%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            2573                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total             7567892                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses                7633136                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                2071169                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                    11479                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                     4040                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                3375612                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                     1161                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                 11352                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                 3410551                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles               44275510                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles          8018                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                  6784053                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles            127583531                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts              57506085                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents              1501340                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents               2311283                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents                 20437                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents             123241695                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.renamedOperands           82126087                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                  171469016                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups                44778130                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                 33973138                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps             81043447                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                 1082631                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                    271                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                250                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                 13161319                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                       233597941                       # The number of ROB reads (Count)
system.cpu0.rob.writes                      114706057                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts                30499395                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                  56801431                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                 2397                       # Number of system calls (Count)
system.cpu1.numCycles                       145638639                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                       24168737                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                     176                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                      24380356                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                   131                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined                9507                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined            13274                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved                 47                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples          145633305                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              0.167409                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             0.769285                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                136212187     93.53%     93.53% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                  3760910      2.58%     96.11% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                  1736015      1.19%     97.31% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                   888648      0.61%     97.92% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                  1454713      1.00%     98.91% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                  1019931      0.70%     99.61% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                   378344      0.26%     99.87% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                   167555      0.12%     99.99% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                    15002      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total            145633305                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                   1661      2.14%      2.14% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%      2.14% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%      2.14% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0      0.00%      2.14% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%      2.14% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%      2.14% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%      2.14% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%      2.14% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%      2.14% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%      2.14% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%      2.14% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0      0.00%      2.14% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%      2.14% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                     0      0.00%      2.14% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%      2.14% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     0      0.00%      2.14% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0      0.00%      2.14% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%      2.14% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%      2.14% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0      0.00%      2.14% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%      2.14% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%      2.14% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%      2.14% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd            46088     59.40%     61.54% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%     61.54% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%     61.54% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%     61.54% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%     61.54% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%     61.54% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0      0.00%     61.54% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%     61.54% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%     61.54% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%     61.54% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%     61.54% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%     61.54% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%     61.54% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%     61.54% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%     61.54% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%     61.54% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%     61.54% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%     61.54% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%     61.54% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%     61.54% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%     61.54% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%     61.54% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%     61.54% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                   101      0.13%     61.67% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                   50      0.06%     61.74% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead            11609     14.96%     76.70% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite           18079     23.30%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass          520      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu     16858478     69.15%     69.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult           14      0.00%     69.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv          189      0.00%     69.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd       875065      3.59%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt           32      0.00%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd           12      0.00%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu           64      0.00%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt           26      0.00%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc           16      0.00%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift           18      0.00%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd       875002      3.59%     76.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     76.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     76.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     76.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult       750001      3.08%     79.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     79.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     79.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead       431251      1.77%     81.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite       125723      0.52%     81.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead      2588818     10.62%     92.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite      1875127      7.69%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total      24380356                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        0.167403                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                              77588                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.003182                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads               177467498                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites               15927242                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses       15915238                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                 17004237                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                 8251184                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses         8250486                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                   15917448                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                     8539976                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numInsts                         24379854                       # Number of executed instructions (Count)
system.cpu1.numLoadInsts                      3019990                       # Number of load instructions executed (Count)
system.cpu1.numSquashedInsts                      501                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu1.numRefs                           5020791                       # Number of memory reference insts executed (Count)
system.cpu1.numBranches                       2609982                       # Number of branches executed (Count)
system.cpu1.numStoreInsts                     2000801                       # Number of stores executed (Count)
system.cpu1.numRate                          0.167400                       # Inst execution rate ((Count/Cycle))
system.cpu1.timesIdled                             43                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                           5334                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.quiesceCycles                     1018932                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu1.committedInsts                   13508757                       # Number of Instructions Simulated (Count)
system.cpu1.committedOps                     24159372                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.cpi                             10.781054                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu1.totalCpi                        10.781054                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu1.ipc                              0.092755                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu1.totalIpc                         0.092755                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu1.intRegfileReads                  24290084                       # Number of integer regfile reads (Count)
system.cpu1.intRegfileWrites                 10140324                       # Number of integer regfile writes (Count)
system.cpu1.fpRegfileReads                    9750485                       # Number of floating regfile reads (Count)
system.cpu1.fpRegfileWrites                   6375322                       # Number of floating regfile writes (Count)
system.cpu1.ccRegfileReads                   13049362                       # number of cc regfile reads (Count)
system.cpu1.ccRegfileWrites                   9579509                       # number of cc regfile writes (Count)
system.cpu1.miscRegfileReads                 10241410                       # number of misc regfile reads (Count)
system.cpu1.miscRegfileWrites                      19                       # number of misc regfile writes (Count)
system.cpu1.MemDepUnit__0.insertedLoads       2806576                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores      2001133                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads       125429                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores       125197                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups                2611191                       # Number of BP lookups (Count)
system.cpu1.branchPred.condPredicted          2610502                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condIncorrect              233                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.BTBLookups             2180371                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBHits                2180238                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.999939                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.RASUsed                    162                       # Number of times the RAS was used to get a target. (Count)
system.cpu1.branchPred.RASIncorrect                 5                       # Number of incorrect RAS predictions. (Count)
system.cpu1.branchPred.indirectLookups            180                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits                23                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses             157                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted           33                       # Number of mispredicted indirect branches. (Count)
system.cpu1.commit.commitSquashedInsts           8191                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls            129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts              222                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples    145632059                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     0.165893                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     0.963356                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0      138996008     95.44%     95.44% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1        2272994      1.56%     97.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2         922091      0.63%     97.64% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3         915416      0.63%     98.27% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4         354858      0.24%     98.51% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5         428633      0.29%     98.80% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6          61901      0.04%     98.85% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7          79319      0.05%     98.90% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8        1600839      1.10%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total    145632059                       # Number of insts commited each cycle (Count)
system.cpu1.commit.instsCommitted            13508757                       # Number of instructions committed (Count)
system.cpu1.commit.opsCommitted              24159372                       # Number of ops (including micro ops) committed (Count)
system.cpu1.commit.memRefs                    4806031                       # Number of memory references committed (Count)
system.cpu1.commit.loads                      2805464                       # Number of loads committed (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                         74                       # Number of memory barriers committed (Count)
system.cpu1.commit.branches                   2609396                       # Number of branches committed (Count)
system.cpu1.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu1.commit.floating                   8250320                       # Number of committed floating point instructions. (Count)
system.cpu1.commit.integer                   19729672                       # Number of committed integer instructions. (Count)
system.cpu1.commit.functionCalls                   94                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass          204      0.00%      0.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu     16852811     69.76%     69.76% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult           14      0.00%     69.76% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv          180      0.00%     69.76% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd       875029      3.62%     73.38% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     73.38% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt           32      0.00%     73.38% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     73.38% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     73.38% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     73.38% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     73.38% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     73.38% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd           10      0.00%     73.38% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     73.38% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu           20      0.00%     73.38% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     73.38% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt           20      0.00%     73.38% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc           14      0.00%     73.38% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     73.38% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.38% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift            7      0.00%     73.38% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.38% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     73.38% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     73.38% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd       875000      3.62%     77.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult       750000      3.10%     80.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     80.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     80.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead       430362      1.78%     81.89% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite       125485      0.52%     82.41% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead      2375102      9.83%     92.24% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite      1875082      7.76%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total     24159372                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples      1600839                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.dcache.demandHits::cpu1.data      2755701                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total          2755701                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data      2755701                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total         2755701                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data      2050921                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total        2050921                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data      2050921                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total       2050921                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::cpu1.data 193650962161                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total 193650962161                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::cpu1.data 193650962161                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total 193650962161                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu1.data      4806622                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total      4806622                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data      4806622                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total      4806622                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.426687                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.426687                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.426687                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.426687                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::cpu1.data 94421.463411                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.demandAvgMissLatency::total 94421.463411                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::cpu1.data 94421.463411                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::total 94421.463411                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.blockedCycles::no_mshrs     32255785                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs       173080                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs    186.363445                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks       249933                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total           249933                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::cpu1.data      1519268                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total      1519268                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::cpu1.data      1519268                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total      1519268                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::cpu1.data       531653                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total       531653                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu1.data       531653                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total       531653                       # number of overall MSHR misses (Count)
system.cpu1.dcache.demandMshrMissLatency::cpu1.data  85552415661                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total  85552415661                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu1.data  85552415661                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total  85552415661                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::cpu1.data     0.110608                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.110608                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu1.data     0.110608                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.110608                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::cpu1.data 160917.770916                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 160917.770916                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu1.data 160917.770916                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 160917.770916                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.replacements                530524                       # number of replacements (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::cpu1.data            2                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::total            2                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::cpu1.data           35                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::total           35                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.missLatency::cpu1.data       754750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.missLatency::total       754750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.accesses::cpu1.data           37                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::total           37                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.missRate::cpu1.data     0.945946                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.missRate::total     0.945946                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::cpu1.data 21564.285714                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::total 21564.285714                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::cpu1.data           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::total           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::cpu1.data      1547750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::total      1547750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::cpu1.data     0.945946                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::total     0.945946                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu1.data 44221.428571                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::total 44221.428571                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWWriteReq.hits::cpu1.data           37                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.hits::total           37                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::cpu1.data           37                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::total           37                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.hits::cpu1.data       989614                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total         989614                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data      1816478                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total      1816478                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::cpu1.data 160836251000                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total 160836251000                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu1.data      2806092                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total      2806092                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.647334                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.647334                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::cpu1.data 88542.911612                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 88542.911612                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::cpu1.data      1519268                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total      1519268                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::cpu1.data       297210                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total       297210                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::cpu1.data  52854926000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total  52854926000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::cpu1.data     0.105916                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.105916                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::cpu1.data 177836.970492                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 177836.970492                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::cpu1.data      1766087                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total       1766087                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu1.data       234443                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total       234443                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::cpu1.data  32814711161                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total  32814711161                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::cpu1.data      2000530                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total      2000530                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu1.data     0.117190                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.117190                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::cpu1.data 139968.824665                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 139968.824665                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrMisses::cpu1.data       234443                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total       234443                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::cpu1.data  32697489661                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total  32697489661                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::cpu1.data     0.117190                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.117190                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::cpu1.data 139468.824665                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 139468.824665                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse         1016.607798                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs             3287435                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs            531660                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs              6.183341                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick          254743750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data  1016.607798                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.992781                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.992781                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::3         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses          10145052                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses         10145052                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.decode.idleCycles                 1493313                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles            140270207                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                  2817708                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles              1051828                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                   249                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved             2180163                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                   53                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts              24171265                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                  291                       # Number of squashed instructions handled by decode (Count)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.fetch.icacheStallCycles           1996079                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu1.fetch.insts                      13516311                       # Number of instructions fetch has processed (Count)
system.cpu1.fetch.branches                    2611191                       # Number of branches that fetch encountered (Count)
system.cpu1.fetch.predictedBranches           2180423                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                    143636664                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                    594                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                  38                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles          227                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.cacheLines                  1992938                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                  103                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples         145633305                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             0.165989                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            1.005689                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0               140246063     96.30%     96.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                 1005893      0.69%     96.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                  502033      0.34%     97.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                 1518559      1.04%     98.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                  168930      0.12%     98.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                   78652      0.05%     98.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                  105632      0.07%     98.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                  155215      0.11%     98.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                 1852328      1.27%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total           145633305                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.branchRate                 0.017929                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetch.rate                       0.092807                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.icache.demandHits::cpu1.inst      1992789                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total          1992789                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst      1992789                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total         1992789                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst          149                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total            149                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst          149                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total           149                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::cpu1.inst      3775750                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total      3775750                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::cpu1.inst      3775750                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total      3775750                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu1.inst      1992938                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total      1992938                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst      1992938                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total      1992938                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.000075                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.000075                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.000075                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.000075                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::cpu1.inst 25340.604027                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.demandAvgMissLatency::total 25340.604027                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::cpu1.inst 25340.604027                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::total 25340.604027                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks            4                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total                4                       # number of writebacks (Count)
system.cpu1.icache.demandMshrHits::cpu1.inst           29                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total           29                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::cpu1.inst           29                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total           29                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::cpu1.inst          120                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total          120                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::cpu1.inst          120                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total          120                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::cpu1.inst      2835000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total      2835000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::cpu1.inst      2835000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total      2835000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::cpu1.inst     0.000060                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.000060                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::cpu1.inst     0.000060                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.000060                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::cpu1.inst        23625                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total        23625                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::cpu1.inst        23625                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total        23625                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.replacements                     4                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst      1992789                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total        1992789                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst          149                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total          149                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::cpu1.inst      3775750                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total      3775750                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu1.inst      1992938                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total      1992938                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.000075                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.000075                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::cpu1.inst 25340.604027                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 25340.604027                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::cpu1.inst           29                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total           29                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::cpu1.inst          120                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total          120                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::cpu1.inst      2835000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total      2835000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::cpu1.inst     0.000060                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.000060                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::cpu1.inst        23625                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total        23625                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          107.968742                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs             1992909                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs               120                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs          16607.575000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick          254739750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst   107.968742                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.210876                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.210876                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          111                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::4          110                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.216797                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses           3985996                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses          3985996                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                      249                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                    780319                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                 8493700                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts              24168913                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                   4                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                 2806576                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                2001133                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                   72                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                     9088                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                 8457936                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents             6                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect            81                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect          193                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts                 274                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                24165883                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount               24165724                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                 17048997                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                 25633558                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       0.165929                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.665105                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.lsq0.forwLoads                        207                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                   1107                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                  10                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                  6                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                   566                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                116138                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples           2805464                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean           244.096462                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev          309.865513                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9                989302     35.26%     35.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19               92152      3.28%     38.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29               32455      1.16%     39.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39               66693      2.38%     42.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49               29336      1.05%     43.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59               41842      1.49%     44.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69               30449      1.09%     45.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79               38795      1.38%     47.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89               30091      1.07%     48.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99               39040      1.39%     49.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109             28869      1.03%     50.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119             37610      1.34%     51.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129             26125      0.93%     52.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139             35047      1.25%     54.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149             19439      0.69%     54.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159             27075      0.97%     55.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169             19026      0.68%     56.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179             29040      1.04%     57.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189             22399      0.80%     58.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199             28614      1.02%     59.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209             24900      0.89%     60.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219             26757      0.95%     61.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229             25601      0.91%     62.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239             29988      1.07%     63.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249             23646      0.84%     63.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259             24542      0.87%     64.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269             21746      0.78%     65.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279             23568      0.84%     66.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289             20008      0.71%     67.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299             21657      0.77%     67.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows          899652     32.07%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value            2438                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total             2805464                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.rdAccesses                2806339                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                2000801                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                     4779                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                     3676                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                1992976                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                       57                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean   8934413500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value   8934413500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value   8934413500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON  36664392750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED   8934413500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                   249                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                 1933637                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles               16692487                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles           567                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                  3357958                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles            123648407                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts              24170359                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents               250116                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents                295215                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents                 11594                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents             122797606                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.renamedOperands           43081832                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                   81338855                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups                23868809                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                  9750984                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps             43064544                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                   17216                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                     19                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                 19                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                  5813234                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                       168198523                       # The number of ROB reads (Count)
system.cpu1.rob.writes                       48336450                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                13508757                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                  24159372                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                       145630167                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.instsAdded                       23859947                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu2.nonSpecInstsAdded                     170                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu2.instsIssued                      24057678                       # Number of instructions issued (Count)
system.cpu2.squashedInstsIssued                    55                       # Number of squashed instructions issued (Count)
system.cpu2.squashedInstsExamined                7953                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu2.squashedOperandsExamined            11277                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu2.squashedNonSpecRemoved                 65                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu2.numIssuedDist::samples          145624852                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean              0.165203                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev             0.761728                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                136270660     93.58%     93.58% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                  3766617      2.59%     96.16% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                  1724207      1.18%     97.35% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                   870014      0.60%     97.94% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                  1437734      0.99%     98.93% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                  1013194      0.70%     99.63% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                   391772      0.27%     99.90% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                   140165      0.10%     99.99% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                    10489      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total            145624852                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                   1420      1.87%      1.87% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                     0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                    0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult                   0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                     0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                     0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                    0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                   0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd            45736     60.33%     62.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0      0.00%     62.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0      0.00%     62.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                0      0.00%     62.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0      0.00%     62.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0      0.00%     62.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult               0      0.00%     62.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0      0.00%     62.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0      0.00%     62.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0      0.00%     62.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0      0.00%     62.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0      0.00%     62.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0      0.00%     62.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0      0.00%     62.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0      0.00%     62.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0      0.00%     62.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0      0.00%     62.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0      0.00%     62.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0      0.00%     62.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0      0.00%     62.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0      0.00%     62.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0      0.00%     62.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0      0.00%     62.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead                    89      0.12%     62.32% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite                   28      0.04%     62.36% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead            10107     13.33%     75.69% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite           18432     24.31%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass          550      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu     16576712     68.90%     68.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult           14      0.00%     68.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv          160      0.00%     68.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd       875031      3.64%     72.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0      0.00%     72.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt            0      0.00%     72.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult            0      0.00%     72.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0      0.00%     72.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0      0.00%     72.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc            0      0.00%     72.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0      0.00%     72.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd            0      0.00%     72.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0      0.00%     72.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu            2      0.00%     72.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            0      0.00%     72.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt            0      0.00%     72.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc            0      0.00%     72.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0      0.00%     72.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0      0.00%     72.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift            0      0.00%     72.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     72.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0      0.00%     72.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0      0.00%     72.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd       875003      3.64%     76.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     76.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt            0      0.00%     76.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv            0      0.00%     76.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult       750000      3.12%     79.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0      0.00%     79.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0      0.00%     79.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead       405261      1.68%     80.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite       125345      0.52%     81.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead      2574581     10.70%     92.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite      1875019      7.79%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total      24057678                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                        0.165197                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                              75812                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                       0.003151                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads               176842503                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites               15617719                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses       15607256                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                 16973571                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites                 8250354                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses         8250080                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                   15609017                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                     8523923                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numInsts                         24057278                       # Number of executed instructions (Count)
system.cpu2.numLoadInsts                      2979772                       # Number of load instructions executed (Count)
system.cpu2.numSquashedInsts                      399                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu2.numRefs                           4980125                       # Number of memory reference insts executed (Count)
system.cpu2.numBranches                       2558967                       # Number of branches executed (Count)
system.cpu2.numStoreInsts                     2000353                       # Number of stores executed (Count)
system.cpu2.numRate                          0.165194                       # Inst execution rate ((Count/Cycle))
system.cpu2.timesIdled                             46                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu2.idleCycles                           5315                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu2.quiesceCycles                     1027464                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu2.committedInsts                   13329816                       # Number of Instructions Simulated (Count)
system.cpu2.committedOps                     23852130                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.cpi                             10.925145                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu2.totalCpi                        10.925145                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu2.ipc                              0.091532                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu2.totalIpc                         0.091532                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu2.intRegfileReads                  23977616                       # Number of integer regfile reads (Count)
system.cpu2.intRegfileWrites                  9959914                       # Number of integer regfile writes (Count)
system.cpu2.fpRegfileReads                    9750048                       # Number of floating regfile reads (Count)
system.cpu2.fpRegfileWrites                   6375066                       # Number of floating regfile writes (Count)
system.cpu2.ccRegfileReads                   12793896                       # number of cc regfile reads (Count)
system.cpu2.ccRegfileWrites                   9426157                       # number of cc regfile writes (Count)
system.cpu2.miscRegfileReads                 10098648                       # number of misc regfile reads (Count)
system.cpu2.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu2.MemDepUnit__0.insertedLoads       2780502                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores      2000527                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads       125451                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores       125217                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups                2560090                       # Number of BP lookups (Count)
system.cpu2.branchPred.condPredicted          2559404                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condIncorrect              183                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.BTBLookups             2154856                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBHits                2154796                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio           0.999972                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.RASUsed                    162                       # Number of times the RAS was used to get a target. (Count)
system.cpu2.branchPred.RASIncorrect                 5                       # Number of incorrect RAS predictions. (Count)
system.cpu2.branchPred.indirectLookups            234                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits                23                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses             211                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted           28                       # Number of mispredicted indirect branches. (Count)
system.cpu2.commit.commitSquashedInsts           6704                       # The number of squashed insts skipped by commit (Count)
system.cpu2.commit.commitNonSpecStalls            105                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu2.commit.branchMispredicts              183                       # The number of times a branch was mispredicted (Count)
system.cpu2.commit.numCommittedDist::samples    145623842                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean     0.163793                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev     0.957222                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0      139041879     95.48%     95.48% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1        2271716      1.56%     97.04% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2         921277      0.63%     97.67% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3         915800      0.63%     98.30% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4         353565      0.24%     98.54% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5         403408      0.28%     98.82% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6          58221      0.04%     98.86% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7          53974      0.04%     98.90% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8        1604002      1.10%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total    145623842                       # Number of insts commited each cycle (Count)
system.cpu2.commit.instsCommitted            13329816                       # Number of instructions committed (Count)
system.cpu2.commit.opsCommitted              23852130                       # Number of ops (including micro ops) committed (Count)
system.cpu2.commit.memRefs                    4779863                       # Number of memory references committed (Count)
system.cpu2.commit.loads                      2779584                       # Number of loads committed (Count)
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                         70                       # Number of memory barriers committed (Count)
system.cpu2.commit.branches                   2558430                       # Number of branches committed (Count)
system.cpu2.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu2.commit.floating                   8250036                       # Number of committed floating point instructions. (Count)
system.cpu2.commit.integer                   19447906                       # Number of committed integer instructions. (Count)
system.cpu2.commit.functionCalls                   82                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass          181      0.00%      0.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu     16571908     69.48%     69.48% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult           14      0.00%     69.48% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv          154      0.00%     69.48% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd       875008      3.67%     73.15% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0      0.00%     73.15% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt            0      0.00%     73.15% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult            0      0.00%     73.15% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0      0.00%     73.15% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0      0.00%     73.15% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc            0      0.00%     73.15% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0      0.00%     73.15% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd            0      0.00%     73.15% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0      0.00%     73.15% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu            2      0.00%     73.15% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            0      0.00%     73.15% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt            0      0.00%     73.15% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc            0      0.00%     73.15% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0      0.00%     73.15% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.15% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift            0      0.00%     73.15% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.15% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0      0.00%     73.15% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0      0.00%     73.15% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd       875000      3.67%     76.82% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult       750000      3.14%     79.96% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.96% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.96% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.96% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.96% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.96% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.96% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.96% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0      0.00%     79.96% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0      0.00%     79.96% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.96% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.96% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.96% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.96% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.96% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.96% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.96% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead       404568      1.70%     81.66% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite       125269      0.53%     82.18% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead      2375016      9.96%     92.14% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite      1875010      7.86%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total     23852130                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples      1604002                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.dcache.demandHits::cpu2.data      2742347                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::total          2742347                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.overallHits::cpu2.data      2742347                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::total         2742347                       # number of overall hits (Count)
system.cpu2.dcache.demandMisses::cpu2.data      2038042                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::total        2038042                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.overallMisses::cpu2.data      2038042                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::total       2038042                       # number of overall misses (Count)
system.cpu2.dcache.demandMissLatency::cpu2.data 189012068636                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.demandMissLatency::total 189012068636                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::cpu2.data 189012068636                       # number of overall miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::total 189012068636                       # number of overall miss ticks (Tick)
system.cpu2.dcache.demandAccesses::cpu2.data      4780389                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::total      4780389                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::cpu2.data      4780389                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::total      4780389                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.demandMissRate::cpu2.data     0.426334                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::total     0.426334                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.overallMissRate::cpu2.data     0.426334                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::total     0.426334                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMissLatency::cpu2.data 92741.988946                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.demandAvgMissLatency::total 92741.988946                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::cpu2.data 92741.988946                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::total 92741.988946                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.blockedCycles::no_mshrs     31040426                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs       168845                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs    183.839770                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.writebacks::writebacks       249910                       # number of writebacks (Count)
system.cpu2.dcache.writebacks::total           249910                       # number of writebacks (Count)
system.cpu2.dcache.demandMshrHits::cpu2.data      1506478                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.demandMshrHits::total      1506478                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::cpu2.data      1506478                       # number of overall MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::total      1506478                       # number of overall MSHR hits (Count)
system.cpu2.dcache.demandMshrMisses::cpu2.data       531564                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.demandMshrMisses::total       531564                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::cpu2.data       531564                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::total       531564                       # number of overall MSHR misses (Count)
system.cpu2.dcache.demandMshrMissLatency::cpu2.data  85164861136                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissLatency::total  85164861136                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::cpu2.data  85164861136                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::total  85164861136                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissRate::cpu2.data     0.111197                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.demandMshrMissRate::total     0.111197                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::cpu2.data     0.111197                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::total     0.111197                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMshrMissLatency::cpu2.data 160215.629982                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.demandAvgMshrMissLatency::total 160215.629982                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::cpu2.data 160215.629982                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::total 160215.629982                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.replacements                530438                       # number of replacements (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::cpu2.data           35                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::total           35                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.missLatency::cpu2.data       667000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.missLatency::total       667000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.accesses::cpu2.data           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.accesses::total           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.missRate::cpu2.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.avgMissLatency::cpu2.data 19057.142857                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.avgMissLatency::total 19057.142857                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.mshrMisses::cpu2.data           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMisses::total           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMissLatency::cpu2.data      1379500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.mshrMissLatency::total      1379500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.mshrMissRate::cpu2.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu2.data 39414.285714                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.avgMshrMissLatency::total 39414.285714                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWWriteReq.hits::cpu2.data           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.hits::total           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::cpu2.data           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::total           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.hits::cpu2.data       976527                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::total         976527                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.misses::cpu2.data      1803618                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::total      1803618                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.missLatency::cpu2.data 156130478250                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.missLatency::total 156130478250                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.accesses::cpu2.data      2780145                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::total      2780145                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.missRate::cpu2.data     0.648750                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::total     0.648750                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMissLatency::cpu2.data 86565.158615                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMissLatency::total 86565.158615                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.mshrHits::cpu2.data      1506478                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrHits::total      1506478                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrMisses::cpu2.data       297140                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMisses::total       297140                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMissLatency::cpu2.data  52400482750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissLatency::total  52400482750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissRate::cpu2.data     0.106879                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.mshrMissRate::total     0.106879                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMshrMissLatency::cpu2.data 176349.474154                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrMissLatency::total 176349.474154                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.hits::cpu2.data      1765820                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.hits::total       1765820                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.misses::cpu2.data       234424                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.misses::total       234424                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.missLatency::cpu2.data  32881590386                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.missLatency::total  32881590386                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.accesses::cpu2.data      2000244                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.accesses::total      2000244                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.missRate::cpu2.data     0.117198                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.missRate::total     0.117198                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMissLatency::cpu2.data 140265.460815                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMissLatency::total 140265.460815                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.mshrMisses::cpu2.data       234424                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMisses::total       234424                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMissLatency::cpu2.data  32764378386                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissLatency::total  32764378386                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissRate::cpu2.data     0.117198                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.mshrMissRate::total     0.117198                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMshrMissLatency::cpu2.data 139765.460815                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMshrMissLatency::total 139765.460815                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse         1016.627043                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs             3273984                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs            531575                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs              6.159026                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick          256876750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.occupancies::cpu2.data  1016.627043                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.avgOccs::cpu2.data     0.992800                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::total       0.992800                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.occupanciesTaskId::1024         1023                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.ageTaskId_1024::3         1023                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ratioOccsTaskId::1024     0.999023                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.tagAccesses          10092493                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses         10092493                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.decode.idleCycles                 1498994                       # Number of cycles decode is idle (Cycle)
system.cpu2.decode.blockedCycles            140302635                       # Number of cycles decode is blocked (Cycle)
system.cpu2.decode.runCycles                  2775731                       # Number of cycles decode is running (Cycle)
system.cpu2.decode.unblockCycles              1047284                       # Number of cycles decode is unblocking (Cycle)
system.cpu2.decode.squashCycles                   208                       # Number of cycles decode is squashing (Cycle)
system.cpu2.decode.branchResolved             2154697                       # Number of times decode resolved a branch (Count)
system.cpu2.decode.branchMispred                   35                       # Number of times decode detected a branch misprediction (Count)
system.cpu2.decode.decodedInsts              23862045                       # Number of instructions handled by decode (Count)
system.cpu2.decode.squashedInsts                  210                       # Number of squashed instructions handled by decode (Count)
system.cpu2.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.fetch.icacheStallCycles           1994577                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu2.fetch.insts                      13336029                       # Number of instructions fetch has processed (Count)
system.cpu2.fetch.branches                    2560090                       # Number of branches that fetch encountered (Count)
system.cpu2.fetch.predictedBranches           2154981                       # Number of branches that fetch has predicted taken (Count)
system.cpu2.fetch.cycles                    143629761                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu2.fetch.squashCycles                    486                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu2.fetch.miscStallCycles                  37                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu2.fetch.pendingTrapStallCycles          234                       # Number of stall cycles due to pending traps (Cycle)
system.cpu2.fetch.cacheLines                  1992716                       # Number of cache lines fetched (Count)
system.cpu2.fetch.icacheSquashes                   78                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu2.fetch.nisnDist::samples         145624852                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean             0.163871                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev            0.998893                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0               140296204     96.34%     96.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                  998282      0.69%     97.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                  495754      0.34%     97.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                 1518795      1.04%     98.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                  150334      0.10%     98.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                   78195      0.05%     98.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                  105856      0.07%     98.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::7                  161336      0.11%     98.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::8                 1820096      1.25%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total           145624852                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.branchRate                 0.017579                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetch.rate                       0.091575                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.icache.demandHits::cpu2.inst      1992614                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::total          1992614                       # number of demand (read+write) hits (Count)
system.cpu2.icache.overallHits::cpu2.inst      1992614                       # number of overall hits (Count)
system.cpu2.icache.overallHits::total         1992614                       # number of overall hits (Count)
system.cpu2.icache.demandMisses::cpu2.inst          102                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::total            102                       # number of demand (read+write) misses (Count)
system.cpu2.icache.overallMisses::cpu2.inst          102                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::total           102                       # number of overall misses (Count)
system.cpu2.icache.demandMissLatency::cpu2.inst      3546750                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.demandMissLatency::total      3546750                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.overallMissLatency::cpu2.inst      3546750                       # number of overall miss ticks (Tick)
system.cpu2.icache.overallMissLatency::total      3546750                       # number of overall miss ticks (Tick)
system.cpu2.icache.demandAccesses::cpu2.inst      1992716                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::total      1992716                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::cpu2.inst      1992716                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::total      1992716                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.demandMissRate::cpu2.inst     0.000051                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::total     0.000051                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.overallMissRate::cpu2.inst     0.000051                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::total     0.000051                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.demandAvgMissLatency::cpu2.inst 34772.058824                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.demandAvgMissLatency::total 34772.058824                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::cpu2.inst 34772.058824                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::total 34772.058824                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.demandMshrHits::cpu2.inst           23                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.demandMshrHits::total           23                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.overallMshrHits::cpu2.inst           23                       # number of overall MSHR hits (Count)
system.cpu2.icache.overallMshrHits::total           23                       # number of overall MSHR hits (Count)
system.cpu2.icache.demandMshrMisses::cpu2.inst           79                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.demandMshrMisses::total           79                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::cpu2.inst           79                       # number of overall MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::total           79                       # number of overall MSHR misses (Count)
system.cpu2.icache.demandMshrMissLatency::cpu2.inst      2512000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissLatency::total      2512000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::cpu2.inst      2512000                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::total      2512000                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissRate::cpu2.inst     0.000040                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.demandMshrMissRate::total     0.000040                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::cpu2.inst     0.000040                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::total     0.000040                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.demandAvgMshrMissLatency::cpu2.inst 31797.468354                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.demandAvgMshrMissLatency::total 31797.468354                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::cpu2.inst 31797.468354                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::total 31797.468354                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.replacements                     0                       # number of replacements (Count)
system.cpu2.icache.ReadReq.hits::cpu2.inst      1992614                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::total        1992614                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.misses::cpu2.inst          102                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::total          102                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.missLatency::cpu2.inst      3546750                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.missLatency::total      3546750                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.accesses::cpu2.inst      1992716                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::total      1992716                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.missRate::cpu2.inst     0.000051                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::total     0.000051                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMissLatency::cpu2.inst 34772.058824                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMissLatency::total 34772.058824                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.mshrHits::cpu2.inst           23                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrHits::total           23                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrMisses::cpu2.inst           79                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMisses::total           79                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMissLatency::cpu2.inst      2512000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissLatency::total      2512000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissRate::cpu2.inst     0.000040                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.mshrMissRate::total     0.000040                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMshrMissLatency::cpu2.inst 31797.468354                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMshrMissLatency::total 31797.468354                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse           65.666981                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs             1992693                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs                79                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs          25223.962025                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick          256872750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.occupancies::cpu2.inst    65.666981                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.avgOccs::cpu2.inst     0.128256                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::total       0.128256                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.occupanciesTaskId::1024           74                       # Occupied blocks per task id (Count)
system.cpu2.icache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::4           73                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ratioOccsTaskId::1024     0.144531                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.icache.tags.tagAccesses           3985511                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses          3985511                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                      208                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                    639359                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                 8110252                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts              23860117                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts                   4                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts                 2780502                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts                2000527                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts                   58                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                     8154                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                 8077926                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents             3                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect            79                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect          177                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts                 256                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit                23857468                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount               23857336                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                 16874456                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                 25392815                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                       0.163821                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                     0.664537                       # Average fanout of values written-back ((Count/Count))
system.cpu2.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu2.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.lsq0.forwLoads                         57                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.squashedLoads                    913                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                   5                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation                  3                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores                   248                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                111634                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.lsq0.loadToUse::samples           2779584                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::mean           238.533249                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::stdev          305.683276                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::0-9                977271     35.16%     35.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::10-19               96455      3.47%     38.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::20-29               34280      1.23%     39.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::30-39               68462      2.46%     42.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::40-49               29674      1.07%     43.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::50-59               41924      1.51%     44.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::60-69               31204      1.12%     46.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::70-79               39654      1.43%     47.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::80-89               30550      1.10%     48.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::90-99               39494      1.42%     49.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::100-109             29830      1.07%     51.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::110-119             39326      1.41%     52.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::120-129             27343      0.98%     53.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::130-139             36515      1.31%     54.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::140-149             20603      0.74%     55.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::150-159             29069      1.05%     56.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::160-169             19938      0.72%     57.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::170-179             30375      1.09%     58.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::180-189             23160      0.83%     59.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::190-199             29729      1.07%     60.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::200-209             25212      0.91%     61.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::210-219             27907      1.00%     62.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::220-229             25857      0.93%     63.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::230-239             29656      1.07%     64.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::240-249             23360      0.84%     65.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::250-259             24597      0.88%     65.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::260-269             20567      0.74%     66.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::270-279             23391      0.84%     67.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::280-289             18995      0.68%     68.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::290-299             20161      0.73%     68.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::overflows          865025     31.12%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::max_value            2482                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::total             2779584                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.mmu.dtb.rdAccesses                2780244                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                2000353                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                     4759                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                     3676                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                1992753                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                       51                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu2.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::mean   8934398500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::min_value   8934398500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::max_value   8934398500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON  36664407750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::CLK_GATED   8934398500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.squashCycles                   208                       # Number of cycles rename is squashing (Cycle)
system.cpu2.rename.idleCycles                 1927786                       # Number of cycles rename is idle (Cycle)
system.cpu2.rename.blockCycles               16027678                       # Number of cycles rename is blocking (Cycle)
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.runCycles                  3325354                       # Number of cycles rename is running (Cycle)
system.cpu2.rename.unblockCycles            124343826                       # Number of cycles rename is unblocking (Cycle)
system.cpu2.rename.renamedInsts              23861358                       # Number of instructions processed by rename (Count)
system.cpu2.rename.ROBFullEvents               250104                       # Number of times rename has blocked due to ROB full (Count)
system.cpu2.rename.IQFullEvents                263821                       # Number of times rename has blocked due to IQ full (Count)
system.cpu2.rename.LQFullEvents                 13387                       # Number of times rename has blocked due to LQ full (Count)
system.cpu2.rename.SQFullEvents             123523820                       # Number of times rename has blocked due to SQ full (Count)
system.cpu2.rename.renamedOperands           42465983                       # Number of destination operands rename has renamed (Count)
system.cpu2.rename.lookups                   80257548                       # Number of register rename lookups that rename has made (Count)
system.cpu2.rename.intLookups                23583702                       # Number of integer rename lookups (Count)
system.cpu2.rename.fpLookups                  9750257                       # Number of floating rename lookups (Count)
system.cpu2.rename.committedMaps             42451252                       # Number of HB maps that are committed (Count)
system.cpu2.rename.undoneMaps                   14659                       # Number of HB maps that are undone due to squashing (Count)
system.cpu2.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                  5707660                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                       167878401                       # The number of ROB reads (Count)
system.cpu2.rob.writes                       47718754                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts                13329816                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                  23852130                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                       145623127                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.instsAdded                       24058554                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu3.nonSpecInstsAdded                     157                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu3.instsIssued                      24258457                       # Number of instructions issued (Count)
system.cpu3.squashedInstsIssued                    36                       # Number of squashed instructions issued (Count)
system.cpu3.squashedInstsExamined                7637                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu3.squashedOperandsExamined            10714                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu3.squashedNonSpecRemoved                 52                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu3.numIssuedDist::samples          145620632                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean              0.166587                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev             0.768276                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                136292492     93.59%     93.59% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                  3694976      2.54%     96.13% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                  1707595      1.17%     97.30% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                   903094      0.62%     97.92% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                  1407945      0.97%     98.89% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                  1056942      0.73%     99.62% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                   388331      0.27%     99.88% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                   161523      0.11%     99.99% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                     7734      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total            145620632                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                   1545      2.00%      2.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                     0      0.00%      2.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                      0      0.00%      2.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                    0      0.00%      2.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0      0.00%      2.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                    0      0.00%      2.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult                   0      0.00%      2.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0      0.00%      2.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                    0      0.00%      2.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                   0      0.00%      2.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0      0.00%      2.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd                     0      0.00%      2.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0      0.00%      2.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                     0      0.00%      2.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0      0.00%      2.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                     0      0.00%      2.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc                    0      0.00%      2.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                    0      0.00%      2.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0      0.00%      2.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift                   0      0.00%      2.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0      0.00%      2.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0      0.00%      2.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0      0.00%      2.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd            44734     57.86%     59.86% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0      0.00%     59.86% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0      0.00%     59.86% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt                0      0.00%     59.86% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0      0.00%     59.86% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0      0.00%     59.86% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult               0      0.00%     59.86% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0      0.00%     59.86% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0      0.00%     59.86% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0      0.00%     59.86% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0      0.00%     59.86% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0      0.00%     59.86% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0      0.00%     59.86% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0      0.00%     59.86% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0      0.00%     59.86% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0      0.00%     59.86% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0      0.00%     59.86% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0      0.00%     59.86% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0      0.00%     59.86% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0      0.00%     59.86% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0      0.00%     59.86% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0      0.00%     59.86% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0      0.00%     59.86% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead                   101      0.13%     59.99% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite                   27      0.03%     60.03% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead            14121     18.27%     78.29% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite           16783     21.71%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass          498      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu     16758999     69.09%     69.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult           14      0.00%     69.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv          160      0.00%     69.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd       875033      3.61%     72.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0      0.00%     72.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt            0      0.00%     72.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult            0      0.00%     72.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0      0.00%     72.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv            0      0.00%     72.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc            0      0.00%     72.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0      0.00%     72.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd            0      0.00%     72.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0      0.00%     72.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu            2      0.00%     72.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp            0      0.00%     72.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt            0      0.00%     72.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc            0      0.00%     72.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult            0      0.00%     72.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0      0.00%     72.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift            0      0.00%     72.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     72.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0      0.00%     72.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0      0.00%     72.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd       875004      3.61%     76.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     76.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt            0      0.00%     76.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv            0      0.00%     76.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult       750000      3.09%     79.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0      0.00%     79.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0      0.00%     79.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead       421803      1.74%     81.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite       125322      0.52%     81.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead      2576601     10.62%     92.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite      1875021      7.73%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total      24258457                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                        0.166584                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                              77311                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                       0.003187                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads               177235910                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites               15815987                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses       15806055                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                 16978982                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites                 8250364                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses         8250084                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                   15807960                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                     8527310                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numInsts                         24258056                       # Number of executed instructions (Count)
system.cpu3.numLoadInsts                      2998344                       # Number of load instructions executed (Count)
system.cpu3.numSquashedInsts                      400                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu3.numRefs                           4998678                       # Number of memory reference insts executed (Count)
system.cpu3.numBranches                       2592121                       # Number of branches executed (Count)
system.cpu3.numStoreInsts                     2000334                       # Number of stores executed (Count)
system.cpu3.numRate                          0.166581                       # Inst execution rate ((Count/Cycle))
system.cpu3.timesIdled                             26                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu3.idleCycles                           2495                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu3.quiesceCycles                     1034468                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu3.committedInsts                   13445843                       # Number of Instructions Simulated (Count)
system.cpu3.committedOps                     24051040                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.cpi                             10.830346                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu3.totalCpi                        10.830346                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu3.ipc                              0.092333                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu3.totalIpc                         0.092333                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu3.intRegfileReads                  24163920                       # Number of integer regfile reads (Count)
system.cpu3.intRegfileWrites                 10075816                       # Number of integer regfile writes (Count)
system.cpu3.fpRegfileReads                    9750050                       # Number of floating regfile reads (Count)
system.cpu3.fpRegfileWrites                   6375068                       # Number of floating regfile writes (Count)
system.cpu3.ccRegfileReads                   12959781                       # number of cc regfile reads (Count)
system.cpu3.ccRegfileWrites                   9525721                       # number of cc regfile writes (Count)
system.cpu3.miscRegfileReads                 10183476                       # number of misc regfile reads (Count)
system.cpu3.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu3.MemDepUnit__0.insertedLoads       2797001                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores      2000483                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads       125458                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores       125199                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups                2593210                       # Number of BP lookups (Count)
system.cpu3.branchPred.condPredicted          2592564                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condIncorrect              168                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.BTBLookups             2171430                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBHits                2171373                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio           0.999974                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.RASUsed                    154                       # Number of times the RAS was used to get a target. (Count)
system.cpu3.branchPred.RASIncorrect                 5                       # Number of incorrect RAS predictions. (Count)
system.cpu3.branchPred.indirectLookups            223                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits                23                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses             200                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted           28                       # Number of mispredicted indirect branches. (Count)
system.cpu3.commit.commitSquashedInsts           6306                       # The number of squashed insts skipped by commit (Count)
system.cpu3.commit.commitNonSpecStalls            105                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu3.commit.branchMispredicts              139                       # The number of times a branch was mispredicted (Count)
system.cpu3.commit.numCommittedDist::samples    145619732                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean     0.165163                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev     0.959105                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0      138929251     95.41%     95.41% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1        2352364      1.62%     97.02% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2         924221      0.63%     97.66% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3         926730      0.64%     98.29% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4         343937      0.24%     98.53% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5         420000      0.29%     98.82% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6          59525      0.04%     98.86% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7          72486      0.05%     98.91% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8        1591218      1.09%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total    145619732                       # Number of insts commited each cycle (Count)
system.cpu3.commit.instsCommitted            13445843                       # Number of instructions committed (Count)
system.cpu3.commit.opsCommitted              24051040                       # Number of ops (including micro ops) committed (Count)
system.cpu3.commit.memRefs                    4796433                       # Number of memory references committed (Count)
system.cpu3.commit.loads                      2796158                       # Number of loads committed (Count)
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                         70                       # Number of memory barriers committed (Count)
system.cpu3.commit.branches                   2591584                       # Number of branches committed (Count)
system.cpu3.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu3.commit.floating                   8250036                       # Number of committed floating point instructions. (Count)
system.cpu3.commit.integer                   19630240                       # Number of committed integer instructions. (Count)
system.cpu3.commit.functionCalls                   82                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass          182      0.00%      0.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu     16754247     69.66%     69.66% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult           14      0.00%     69.66% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv          154      0.00%     69.66% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd       875008      3.64%     73.30% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0      0.00%     73.30% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt            0      0.00%     73.30% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult            0      0.00%     73.30% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0      0.00%     73.30% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv            0      0.00%     73.30% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc            0      0.00%     73.30% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0      0.00%     73.30% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd            0      0.00%     73.30% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0      0.00%     73.30% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu            2      0.00%     73.30% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp            0      0.00%     73.30% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt            0      0.00%     73.30% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc            0      0.00%     73.30% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult            0      0.00%     73.30% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.30% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift            0      0.00%     73.30% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.30% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0      0.00%     73.30% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0      0.00%     73.30% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd       875000      3.64%     76.94% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.94% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.94% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     76.94% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     76.94% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.94% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult       750000      3.12%     80.06% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.06% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.06% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.06% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.06% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.06% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.06% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.06% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0      0.00%     80.06% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0      0.00%     80.06% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.06% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.06% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.06% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.06% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.06% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.06% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.06% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead       421142      1.75%     81.81% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite       125265      0.52%     82.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead      2375016      9.87%     92.20% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite      1875010      7.80%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total     24051040                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples      1591218                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.dcache.demandHits::cpu3.data      2890998                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.demandHits::total          2890998                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.overallHits::cpu3.data      2890998                       # number of overall hits (Count)
system.cpu3.dcache.overallHits::total         2890998                       # number of overall hits (Count)
system.cpu3.dcache.demandMisses::cpu3.data      1905941                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.demandMisses::total        1905941                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.overallMisses::cpu3.data      1905941                       # number of overall misses (Count)
system.cpu3.dcache.overallMisses::total       1905941                       # number of overall misses (Count)
system.cpu3.dcache.demandMissLatency::cpu3.data 165118357545                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.demandMissLatency::total 165118357545                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::cpu3.data 165118357545                       # number of overall miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::total 165118357545                       # number of overall miss ticks (Tick)
system.cpu3.dcache.demandAccesses::cpu3.data      4796939                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.demandAccesses::total      4796939                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::cpu3.data      4796939                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::total      4796939                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.demandMissRate::cpu3.data     0.397324                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.demandMissRate::total     0.397324                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.overallMissRate::cpu3.data     0.397324                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.overallMissRate::total     0.397324                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMissLatency::cpu3.data 86633.509403                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.demandAvgMissLatency::total 86633.509403                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::cpu3.data 86633.509403                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::total 86633.509403                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.blockedCycles::no_mshrs     25462162                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs       150852                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs    168.789025                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.writebacks::writebacks       249906                       # number of writebacks (Count)
system.cpu3.dcache.writebacks::total           249906                       # number of writebacks (Count)
system.cpu3.dcache.demandMshrHits::cpu3.data      1374386                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.demandMshrHits::total      1374386                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::cpu3.data      1374386                       # number of overall MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::total      1374386                       # number of overall MSHR hits (Count)
system.cpu3.dcache.demandMshrMisses::cpu3.data       531555                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.demandMshrMisses::total       531555                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::cpu3.data       531555                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::total       531555                       # number of overall MSHR misses (Count)
system.cpu3.dcache.demandMshrMissLatency::cpu3.data  82794043295                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissLatency::total  82794043295                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::cpu3.data  82794043295                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::total  82794043295                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissRate::cpu3.data     0.110811                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.demandMshrMissRate::total     0.110811                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::cpu3.data     0.110811                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::total     0.110811                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMshrMissLatency::cpu3.data 155758.187384                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.demandAvgMshrMissLatency::total 155758.187384                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::cpu3.data 155758.187384                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::total 155758.187384                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.replacements                530431                       # number of replacements (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::cpu3.data           35                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::total           35                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.missLatency::cpu3.data       808250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.missLatency::total       808250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.accesses::cpu3.data           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.accesses::total           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.missRate::cpu3.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.avgMissLatency::cpu3.data 23092.857143                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.avgMissLatency::total 23092.857143                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.mshrMisses::cpu3.data           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMisses::total           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMissLatency::cpu3.data      1651750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.mshrMissLatency::total      1651750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.mshrMissRate::cpu3.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu3.data 47192.857143                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.avgMshrMissLatency::total 47192.857143                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWWriteReq.hits::cpu3.data           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.hits::total           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::cpu3.data           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::total           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.hits::cpu3.data      1125180                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.hits::total        1125180                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.misses::cpu3.data      1671519                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.misses::total      1671519                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.missLatency::cpu3.data 132218633500                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.missLatency::total 132218633500                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.accesses::cpu3.data      2796699                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.accesses::total      2796699                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.missRate::cpu3.data     0.597676                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.missRate::total     0.597676                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMissLatency::cpu3.data 79100.885781                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMissLatency::total 79100.885781                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.mshrHits::cpu3.data      1374386                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrHits::total      1374386                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrMisses::cpu3.data       297133                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMisses::total       297133                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMissLatency::cpu3.data  50011530250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissLatency::total  50011530250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissRate::cpu3.data     0.106244                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.mshrMissRate::total     0.106244                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMshrMissLatency::cpu3.data 168313.617976                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrMissLatency::total 168313.617976                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.hits::cpu3.data      1765818                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.hits::total       1765818                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.misses::cpu3.data       234422                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.misses::total       234422                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.missLatency::cpu3.data  32899724045                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.missLatency::total  32899724045                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.accesses::cpu3.data      2000240                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.accesses::total      2000240                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.missRate::cpu3.data     0.117197                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.missRate::total     0.117197                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMissLatency::cpu3.data 140344.012273                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMissLatency::total 140344.012273                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.mshrMisses::cpu3.data       234422                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMisses::total       234422                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMissLatency::cpu3.data  32782513045                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissLatency::total  32782513045                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissRate::cpu3.data     0.117197                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.mshrMissRate::total     0.117197                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMshrMissLatency::cpu3.data 139844.012273                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMshrMissLatency::total 139844.012273                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse         1016.458221                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs             3422629                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs            531567                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs              6.438754                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick          258627750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.occupancies::cpu3.data  1016.458221                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.avgOccs::cpu3.data     0.992635                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::total       0.992635                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu3.dcache.tags.ageTaskId_1024::3         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dcache.tags.tagAccesses          10125585                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses         10125585                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.decode.idleCycles                 1521597                       # Number of cycles decode is idle (Cycle)
system.cpu3.decode.blockedCycles            140221864                       # Number of cycles decode is blocked (Cycle)
system.cpu3.decode.runCycles                  2832874                       # Number of cycles decode is running (Cycle)
system.cpu3.decode.unblockCycles              1044135                       # Number of cycles decode is unblocking (Cycle)
system.cpu3.decode.squashCycles                   162                       # Number of cycles decode is squashing (Cycle)
system.cpu3.decode.branchResolved             2171276                       # Number of times decode resolved a branch (Count)
system.cpu3.decode.branchMispred                   30                       # Number of times decode detected a branch misprediction (Count)
system.cpu3.decode.decodedInsts              24060619                       # Number of instructions handled by decode (Count)
system.cpu3.decode.squashedInsts                  194                       # Number of squashed instructions handled by decode (Count)
system.cpu3.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.fetch.icacheStallCycles           1992350                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu3.fetch.insts                      13451883                       # Number of instructions fetch has processed (Count)
system.cpu3.fetch.branches                    2593210                       # Number of branches that fetch encountered (Count)
system.cpu3.fetch.predictedBranches           2171550                       # Number of branches that fetch has predicted taken (Count)
system.cpu3.fetch.cycles                    143628091                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu3.fetch.squashCycles                    382                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu3.fetch.cacheLines                  1990541                       # Number of cache lines fetched (Count)
system.cpu3.fetch.icacheSquashes                   69                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu3.fetch.nisnDist::samples         145620632                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean             0.165239                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev            1.003107                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0               140261246     96.32%     96.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                  991470      0.68%     97.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                  498306      0.34%     97.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                 1522150      1.05%     98.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                  161755      0.11%     98.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                   82308      0.06%     98.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                  113191      0.08%     98.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::7                  151666      0.10%     98.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::8                 1838540      1.26%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total           145620632                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.branchRate                 0.017808                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetch.rate                       0.092375                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.icache.demandHits::cpu3.inst      1990457                       # number of demand (read+write) hits (Count)
system.cpu3.icache.demandHits::total          1990457                       # number of demand (read+write) hits (Count)
system.cpu3.icache.overallHits::cpu3.inst      1990457                       # number of overall hits (Count)
system.cpu3.icache.overallHits::total         1990457                       # number of overall hits (Count)
system.cpu3.icache.demandMisses::cpu3.inst           84                       # number of demand (read+write) misses (Count)
system.cpu3.icache.demandMisses::total             84                       # number of demand (read+write) misses (Count)
system.cpu3.icache.overallMisses::cpu3.inst           84                       # number of overall misses (Count)
system.cpu3.icache.overallMisses::total            84                       # number of overall misses (Count)
system.cpu3.icache.demandMissLatency::cpu3.inst      1939500                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.demandMissLatency::total      1939500                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.overallMissLatency::cpu3.inst      1939500                       # number of overall miss ticks (Tick)
system.cpu3.icache.overallMissLatency::total      1939500                       # number of overall miss ticks (Tick)
system.cpu3.icache.demandAccesses::cpu3.inst      1990541                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.demandAccesses::total      1990541                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::cpu3.inst      1990541                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::total      1990541                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.demandMissRate::cpu3.inst     0.000042                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.demandMissRate::total     0.000042                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.overallMissRate::cpu3.inst     0.000042                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.overallMissRate::total     0.000042                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.demandAvgMissLatency::cpu3.inst 23089.285714                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.demandAvgMissLatency::total 23089.285714                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::cpu3.inst 23089.285714                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::total 23089.285714                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.demandMshrHits::cpu3.inst           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.demandMshrHits::total           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.overallMshrHits::cpu3.inst           15                       # number of overall MSHR hits (Count)
system.cpu3.icache.overallMshrHits::total           15                       # number of overall MSHR hits (Count)
system.cpu3.icache.demandMshrMisses::cpu3.inst           69                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.demandMshrMisses::total           69                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::cpu3.inst           69                       # number of overall MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::total           69                       # number of overall MSHR misses (Count)
system.cpu3.icache.demandMshrMissLatency::cpu3.inst      1379250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissLatency::total      1379250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::cpu3.inst      1379250                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::total      1379250                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissRate::cpu3.inst     0.000035                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.demandMshrMissRate::total     0.000035                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::cpu3.inst     0.000035                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::total     0.000035                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.demandAvgMshrMissLatency::cpu3.inst 19989.130435                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.demandAvgMshrMissLatency::total 19989.130435                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::cpu3.inst 19989.130435                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::total 19989.130435                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.replacements                     0                       # number of replacements (Count)
system.cpu3.icache.ReadReq.hits::cpu3.inst      1990457                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.hits::total        1990457                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.misses::cpu3.inst           84                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.misses::total           84                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.missLatency::cpu3.inst      1939500                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.missLatency::total      1939500                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.accesses::cpu3.inst      1990541                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.accesses::total      1990541                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.missRate::cpu3.inst     0.000042                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.missRate::total     0.000042                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMissLatency::cpu3.inst 23089.285714                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMissLatency::total 23089.285714                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.mshrHits::cpu3.inst           15                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrHits::total           15                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrMisses::cpu3.inst           69                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMisses::total           69                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMissLatency::cpu3.inst      1379250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissLatency::total      1379250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissRate::cpu3.inst     0.000035                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.mshrMissRate::total     0.000035                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMshrMissLatency::cpu3.inst 19989.130435                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMshrMissLatency::total 19989.130435                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse           60.919617                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs             1990526                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs                69                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs          28848.202899                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick          258623750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.occupancies::cpu3.inst    60.919617                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.avgOccs::cpu3.inst     0.118984                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::total       0.118984                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu3.icache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::4           63                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ratioOccsTaskId::1024     0.125000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.icache.tags.tagAccesses           3981151                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses          3981151                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                      162                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                    298870                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                 7935992                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts              24058711                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts                  12                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts                 2797001                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts                2000483                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts                   53                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                     4135                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                 7911098                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents             3                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect            77                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect          130                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts                 207                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit                24056227                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount               24056139                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                 17034476                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                 25569132                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                       0.165194                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                     0.666213                       # Average fanout of values written-back ((Count/Count))
system.cpu3.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu3.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.lsq0.forwLoads                         58                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.squashedLoads                    838                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses                   5                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation                  3                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores                   208                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache                 99453                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.lsq0.loadToUse::samples           2796158                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::mean           201.777801                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::stdev          294.817019                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::0-9               1113319     39.82%     39.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::10-19              104112      3.72%     43.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::20-29               39564      1.41%     44.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::30-39               76933      2.75%     47.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::40-49               38796      1.39%     49.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::50-59               52642      1.88%     50.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::60-69               41902      1.50%     52.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::70-79               47572      1.70%     54.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::80-89               38440      1.37%     55.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::90-99               46487      1.66%     57.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::100-109             34956      1.25%     58.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::110-119             44169      1.58%     60.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::120-129             31005      1.11%     61.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::130-139             40701      1.46%     62.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::140-149             23321      0.83%     63.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::150-159             30594      1.09%     64.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::160-169             21401      0.77%     65.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::170-179             29422      1.05%     66.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::180-189             21350      0.76%     67.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::190-199             26431      0.95%     68.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::200-209             22249      0.80%     68.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::210-219             24077      0.86%     69.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::220-229             21977      0.79%     70.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::230-239             25793      0.92%     71.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::240-249             19237      0.69%     72.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::250-259             20408      0.73%     72.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::260-269             16414      0.59%     73.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::270-279             17218      0.62%     74.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::280-289             14144      0.51%     74.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::290-299             14888      0.53%     75.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::overflows          696636     24.91%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::max_value            2698                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::total             2796158                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.mmu.dtb.rdAccesses                2796792                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                2000334                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                     4756                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                     3676                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                1990541                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                       13                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu3.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::mean   8934407500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::min_value   8934407500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::max_value   8934407500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON  36664398750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::CLK_GATED   8934407500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.squashCycles                   162                       # Number of cycles rename is squashing (Cycle)
system.cpu3.rename.idleCycles                 1948582                       # Number of cycles rename is idle (Cycle)
system.cpu3.rename.blockCycles               16601057                       # Number of cycles rename is blocking (Cycle)
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.runCycles                  3379497                       # Number of cycles rename is running (Cycle)
system.cpu3.rename.unblockCycles            123691334                       # Number of cycles rename is unblocking (Cycle)
system.cpu3.rename.renamedInsts              24059923                       # Number of instructions processed by rename (Count)
system.cpu3.rename.ROBFullEvents               250054                       # Number of times rename has blocked due to ROB full (Count)
system.cpu3.rename.IQFullEvents                163383                       # Number of times rename has blocked due to IQ full (Count)
system.cpu3.rename.LQFullEvents                 41519                       # Number of times rename has blocked due to LQ full (Count)
system.cpu3.rename.SQFullEvents             122891034                       # Number of times rename has blocked due to SQ full (Count)
system.cpu3.rename.renamedOperands           42863687                       # Number of destination operands rename has renamed (Count)
system.cpu3.rename.lookups                   80953304                       # Number of register rename lookups that rename has made (Count)
system.cpu3.rename.intLookups                23765656                       # Number of integer rename lookups (Count)
system.cpu3.rename.fpLookups                  9750252                       # Number of floating rename lookups (Count)
system.cpu3.rename.committedMaps             42849081                       # Number of HB maps that are committed (Count)
system.cpu3.rename.undoneMaps                   14534                       # Number of HB maps that are undone due to squashing (Count)
system.cpu3.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                  5700364                       # count of insts added to the skid buffer (Count)
system.cpu3.rob.reads                       168085613                       # The number of ROB reads (Count)
system.cpu3.rob.writes                       48115667                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts                13445843                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                  24051040                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu4.numCycles                       145615971                       # Number of cpu cycles simulated (Cycle)
system.cpu4.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu4.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu4.instsAdded                       23920548                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu4.nonSpecInstsAdded                     173                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu4.instsIssued                      24104857                       # Number of instructions issued (Count)
system.cpu4.squashedInstsIssued                    66                       # Number of squashed instructions issued (Count)
system.cpu4.squashedInstsExamined                8305                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu4.squashedOperandsExamined            11707                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu4.squashedNonSpecRemoved                 68                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu4.numIssuedDist::samples          145612697                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::mean              0.165541                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::stdev             0.766046                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::0                136367037     93.65%     93.65% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::1                  3617451      2.48%     96.13% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::2                  1709873      1.17%     97.31% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::3                   931245      0.64%     97.95% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::4                  1397025      0.96%     98.91% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::5                  1043623      0.72%     99.62% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::6                   371886      0.26%     99.88% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::7                   160062      0.11%     99.99% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::8                    14495      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::total            145612697                       # Number of insts issued each cycle (Count)
system.cpu4.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntAlu                   1419      2.11%      2.11% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntMult                     0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntDiv                      0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatAdd                    0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCmp                    0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCvt                    0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMult                   0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMultAcc                0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatDiv                    0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMisc                   0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatSqrt                   0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAdd                     0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAddAcc                  0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAlu                     0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCmp                     0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCvt                     0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMisc                    0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMult                    0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMultAcc                 0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShift                   0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShiftAcc                0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdDiv                     0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSqrt                    0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAdd            44404     65.99%     68.10% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAlu                0      0.00%     68.10% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCmp                0      0.00%     68.10% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCvt                0      0.00%     68.10% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatDiv                0      0.00%     68.10% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMisc               0      0.00%     68.10% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMult               0      0.00%     68.10% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMultAcc            0      0.00%     68.10% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatSqrt               0      0.00%     68.10% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAdd               0      0.00%     68.10% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAlu               0      0.00%     68.10% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceCmp               0      0.00%     68.10% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceAdd            0      0.00%     68.10% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceCmp            0      0.00%     68.10% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAes                     0      0.00%     68.10% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAesMix                  0      0.00%     68.10% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash                0      0.00%     68.10% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash2               0      0.00%     68.10% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash              0      0.00%     68.10% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash2             0      0.00%     68.10% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma2               0      0.00%     68.10% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma3               0      0.00%     68.10% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdPredAlu                 0      0.00%     68.10% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemRead                    94      0.14%     68.24% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemWrite                   29      0.04%     68.28% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemRead            12486     18.55%     86.83% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemWrite            8860     13.17%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statIssuedInstType_0::No_OpClass          529      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntAlu     16632204     69.00%     69.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntMult           14      0.00%     69.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntDiv          160      0.00%     69.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatAdd       875034      3.63%     72.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCmp            0      0.00%     72.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCvt            0      0.00%     72.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMult            0      0.00%     72.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMultAcc            0      0.00%     72.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatDiv            0      0.00%     72.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMisc            0      0.00%     72.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatSqrt            0      0.00%     72.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAdd            0      0.00%     72.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAddAcc            0      0.00%     72.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAlu            2      0.00%     72.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCmp            0      0.00%     72.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCvt            0      0.00%     72.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMisc            0      0.00%     72.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMult            0      0.00%     72.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMultAcc            0      0.00%     72.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShift            0      0.00%     72.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShiftAcc            0      0.00%     72.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdDiv            0      0.00%     72.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSqrt            0      0.00%     72.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAdd       875005      3.63%     76.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCmp            0      0.00%     76.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCvt            0      0.00%     76.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatDiv            0      0.00%     76.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMult       750000      3.11%     79.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAes            0      0.00%     79.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAesMix            0      0.00%     79.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemRead       410293      1.70%     81.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemWrite       125337      0.52%     81.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemRead      2561261     10.63%     92.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemWrite      1875018      7.78%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::total      24104857                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.issueRate                        0.165537                       # Inst issue rate ((Count/Cycle))
system.cpu4.fuBusy                              67292                       # FU busy when requested (Count)
system.cpu4.fuBusyRate                       0.002792                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu4.intInstQueueReads               176951354                       # Number of integer instruction queue reads (Count)
system.cpu4.intInstQueueWrites               15678667                       # Number of integer instruction queue writes (Count)
system.cpu4.intInstQueueWakeupAccesses       15667808                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu4.fpInstQueueReads                 16938414                       # Number of floating instruction queue reads (Count)
system.cpu4.fpInstQueueWrites                 8250362                       # Number of floating instruction queue writes (Count)
system.cpu4.fpInstQueueWakeupAccesses         8250089                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu4.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu4.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu4.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu4.intAluAccesses                   15669538                       # Number of integer alu accesses (Count)
system.cpu4.fpAluAccesses                     8502082                       # Number of floating point alu accesses (Count)
system.cpu4.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu4.numInsts                         24104468                       # Number of executed instructions (Count)
system.cpu4.numLoadInsts                      2971483                       # Number of load instructions executed (Count)
system.cpu4.numSquashedInsts                      388                       # Number of squashed instructions skipped in execute (Count)
system.cpu4.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu4.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu4.numRefs                           4971829                       # Number of memory reference insts executed (Count)
system.cpu4.numBranches                       2569050                       # Number of branches executed (Count)
system.cpu4.numStoreInsts                     2000346                       # Number of stores executed (Count)
system.cpu4.numRate                          0.165535                       # Inst execution rate ((Count/Cycle))
system.cpu4.timesIdled                             27                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu4.idleCycles                           3274                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu4.quiesceCycles                     1041648                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu4.committedInsts                   13364963                       # Number of Instructions Simulated (Count)
system.cpu4.committedOps                     23912382                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu4.cpi                             10.895352                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu4.totalCpi                        10.895352                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu4.ipc                              0.091782                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu4.totalIpc                         0.091782                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu4.intRegfileReads                  24006429                       # Number of integer regfile reads (Count)
system.cpu4.intRegfileWrites                  9995255                       # Number of integer regfile writes (Count)
system.cpu4.fpRegfileReads                    9750058                       # Number of floating regfile reads (Count)
system.cpu4.fpRegfileWrites                   6375073                       # Number of floating regfile writes (Count)
system.cpu4.ccRegfileReads                   12844327                       # number of cc regfile reads (Count)
system.cpu4.ccRegfileWrites                   9456407                       # number of cc regfile writes (Count)
system.cpu4.miscRegfileReads                 10110533                       # number of misc regfile reads (Count)
system.cpu4.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu4.MemDepUnit__0.insertedLoads       2785557                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.insertedStores      2000525                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.conflictingLoads       125488                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__0.conflictingStores       125219                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.branchPred.lookups                2570202                       # Number of BP lookups (Count)
system.cpu4.branchPred.condPredicted          2569513                       # Number of conditional branches predicted (Count)
system.cpu4.branchPred.condIncorrect              178                       # Number of conditional branches incorrect (Count)
system.cpu4.branchPred.BTBLookups             2159917                       # Number of BTB lookups (Count)
system.cpu4.branchPred.BTBHits                2159861                       # Number of BTB hits (Count)
system.cpu4.branchPred.BTBHitRatio           0.999974                       # BTB Hit Ratio (Ratio)
system.cpu4.branchPred.RASUsed                    165                       # Number of times the RAS was used to get a target. (Count)
system.cpu4.branchPred.RASIncorrect                 5                       # Number of incorrect RAS predictions. (Count)
system.cpu4.branchPred.indirectLookups            233                       # Number of indirect predictor lookups. (Count)
system.cpu4.branchPred.indirectHits                23                       # Number of indirect target hits. (Count)
system.cpu4.branchPred.indirectMisses             210                       # Number of indirect misses. (Count)
system.cpu4.branchPred.indirectMispredicted           28                       # Number of mispredicted indirect branches. (Count)
system.cpu4.commit.commitSquashedInsts           7163                       # The number of squashed insts skipped by commit (Count)
system.cpu4.commit.commitNonSpecStalls            105                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu4.commit.branchMispredicts              148                       # The number of times a branch was mispredicted (Count)
system.cpu4.commit.numCommittedDist::samples    145611674                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::mean     0.164220                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::stdev     0.952109                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::0      138854881     95.36%     95.36% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::1        2414034      1.66%     97.02% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::2         958697      0.66%     97.68% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::3         937788      0.64%     98.32% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::4         343892      0.24%     98.56% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::5         409048      0.28%     98.84% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::6          66517      0.05%     98.88% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::7          66856      0.05%     98.93% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::8        1559961      1.07%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::total    145611674                       # Number of insts commited each cycle (Count)
system.cpu4.commit.instsCommitted            13364963                       # Number of instructions committed (Count)
system.cpu4.commit.opsCommitted              23912382                       # Number of ops (including micro ops) committed (Count)
system.cpu4.commit.memRefs                    4784884                       # Number of memory references committed (Count)
system.cpu4.commit.loads                      2784605                       # Number of loads committed (Count)
system.cpu4.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu4.commit.membars                         70                       # Number of memory barriers committed (Count)
system.cpu4.commit.branches                   2568472                       # Number of branches committed (Count)
system.cpu4.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu4.commit.floating                   8250036                       # Number of committed floating point instructions. (Count)
system.cpu4.commit.integer                   19503137                       # Number of committed integer instructions. (Count)
system.cpu4.commit.functionCalls                   82                       # Number of function calls committed. (Count)
system.cpu4.commit.committedInstType_0::No_OpClass          181      0.00%      0.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntAlu     16627139     69.53%     69.53% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntMult           14      0.00%     69.53% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntDiv          154      0.00%     69.54% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatAdd       875008      3.66%     73.19% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCmp            0      0.00%     73.19% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCvt            0      0.00%     73.19% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMult            0      0.00%     73.19% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMultAcc            0      0.00%     73.19% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatDiv            0      0.00%     73.19% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMisc            0      0.00%     73.19% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatSqrt            0      0.00%     73.19% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAdd            0      0.00%     73.19% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAddAcc            0      0.00%     73.19% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAlu            2      0.00%     73.19% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCmp            0      0.00%     73.19% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCvt            0      0.00%     73.19% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMisc            0      0.00%     73.19% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMult            0      0.00%     73.19% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.19% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShift            0      0.00%     73.19% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.19% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdDiv            0      0.00%     73.19% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSqrt            0      0.00%     73.19% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAdd       875000      3.66%     76.85% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.85% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.85% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCvt            0      0.00%     76.85% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatDiv            0      0.00%     76.85% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.85% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMult       750000      3.14%     79.99% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.99% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.99% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.99% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.99% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.99% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.99% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.99% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAes            0      0.00%     79.99% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAesMix            0      0.00%     79.99% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.99% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.99% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.99% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.99% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.99% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.99% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.99% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemRead       409589      1.71%     81.70% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemWrite       125269      0.52%     82.23% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemRead      2375016      9.93%     92.16% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemWrite      1875010      7.84%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::total     23912382                       # Class of committed instruction (Count)
system.cpu4.commit.commitEligibleSamples      1559961                       # number cycles where commit BW limit reached (Cycle)
system.cpu4.dcache.demandHits::cpu4.data      2951972                       # number of demand (read+write) hits (Count)
system.cpu4.dcache.demandHits::total          2951972                       # number of demand (read+write) hits (Count)
system.cpu4.dcache.overallHits::cpu4.data      2951972                       # number of overall hits (Count)
system.cpu4.dcache.overallHits::total         2951972                       # number of overall hits (Count)
system.cpu4.dcache.demandMisses::cpu4.data      1833447                       # number of demand (read+write) misses (Count)
system.cpu4.dcache.demandMisses::total        1833447                       # number of demand (read+write) misses (Count)
system.cpu4.dcache.overallMisses::cpu4.data      1833447                       # number of overall misses (Count)
system.cpu4.dcache.overallMisses::total       1833447                       # number of overall misses (Count)
system.cpu4.dcache.demandMissLatency::cpu4.data 159644491116                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.dcache.demandMissLatency::total 159644491116                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.dcache.overallMissLatency::cpu4.data 159644491116                       # number of overall miss ticks (Tick)
system.cpu4.dcache.overallMissLatency::total 159644491116                       # number of overall miss ticks (Tick)
system.cpu4.dcache.demandAccesses::cpu4.data      4785419                       # number of demand (read+write) accesses (Count)
system.cpu4.dcache.demandAccesses::total      4785419                       # number of demand (read+write) accesses (Count)
system.cpu4.dcache.overallAccesses::cpu4.data      4785419                       # number of overall (read+write) accesses (Count)
system.cpu4.dcache.overallAccesses::total      4785419                       # number of overall (read+write) accesses (Count)
system.cpu4.dcache.demandMissRate::cpu4.data     0.383132                       # miss rate for demand accesses (Ratio)
system.cpu4.dcache.demandMissRate::total     0.383132                       # miss rate for demand accesses (Ratio)
system.cpu4.dcache.overallMissRate::cpu4.data     0.383132                       # miss rate for overall accesses (Ratio)
system.cpu4.dcache.overallMissRate::total     0.383132                       # miss rate for overall accesses (Ratio)
system.cpu4.dcache.demandAvgMissLatency::cpu4.data 87073.414784                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.dcache.demandAvgMissLatency::total 87073.414784                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.dcache.overallAvgMissLatency::cpu4.data 87073.414784                       # average overall miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMissLatency::total 87073.414784                       # average overall miss latency ((Tick/Count))
system.cpu4.dcache.blockedCycles::no_mshrs     25710805                       # number of cycles access was blocked (Cycle)
system.cpu4.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dcache.blockedCauses::no_mshrs       147771                       # number of times access was blocked (Count)
system.cpu4.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.dcache.avgBlocked::no_mshrs    173.990871                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dcache.writebacks::writebacks       249911                       # number of writebacks (Count)
system.cpu4.dcache.writebacks::total           249911                       # number of writebacks (Count)
system.cpu4.dcache.demandMshrHits::cpu4.data      1301888                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.dcache.demandMshrHits::total      1301888                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.dcache.overallMshrHits::cpu4.data      1301888                       # number of overall MSHR hits (Count)
system.cpu4.dcache.overallMshrHits::total      1301888                       # number of overall MSHR hits (Count)
system.cpu4.dcache.demandMshrMisses::cpu4.data       531559                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.dcache.demandMshrMisses::total       531559                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.dcache.overallMshrMisses::cpu4.data       531559                       # number of overall MSHR misses (Count)
system.cpu4.dcache.overallMshrMisses::total       531559                       # number of overall MSHR misses (Count)
system.cpu4.dcache.demandMshrMissLatency::cpu4.data  81531238366                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.dcache.demandMshrMissLatency::total  81531238366                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.dcache.overallMshrMissLatency::cpu4.data  81531238366                       # number of overall MSHR miss ticks (Tick)
system.cpu4.dcache.overallMshrMissLatency::total  81531238366                       # number of overall MSHR miss ticks (Tick)
system.cpu4.dcache.demandMshrMissRate::cpu4.data     0.111079                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.dcache.demandMshrMissRate::total     0.111079                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.dcache.overallMshrMissRate::cpu4.data     0.111079                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.dcache.overallMshrMissRate::total     0.111079                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.dcache.demandAvgMshrMissLatency::cpu4.data 153381.352523                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.demandAvgMshrMissLatency::total 153381.352523                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMshrMissLatency::cpu4.data 153381.352523                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMshrMissLatency::total 153381.352523                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.replacements                530434                       # number of replacements (Count)
system.cpu4.dcache.LockedRMWReadReq.misses::cpu4.data           35                       # number of LockedRMWReadReq misses (Count)
system.cpu4.dcache.LockedRMWReadReq.misses::total           35                       # number of LockedRMWReadReq misses (Count)
system.cpu4.dcache.LockedRMWReadReq.missLatency::cpu4.data       840000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.missLatency::total       840000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.accesses::cpu4.data           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWReadReq.accesses::total           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWReadReq.missRate::cpu4.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.avgMissLatency::cpu4.data        24000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.avgMissLatency::total        24000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.mshrMisses::cpu4.data           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu4.dcache.LockedRMWReadReq.mshrMisses::total           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu4.dcache.LockedRMWReadReq.mshrMissLatency::cpu4.data      1725500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.mshrMissLatency::total      1725500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.mshrMissRate::cpu4.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu4.data        49300                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.avgMshrMissLatency::total        49300                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWWriteReq.hits::cpu4.data           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu4.dcache.LockedRMWWriteReq.hits::total           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu4.dcache.LockedRMWWriteReq.accesses::cpu4.data           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWWriteReq.accesses::total           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.hits::cpu4.data      1186151                       # number of ReadReq hits (Count)
system.cpu4.dcache.ReadReq.hits::total        1186151                       # number of ReadReq hits (Count)
system.cpu4.dcache.ReadReq.misses::cpu4.data      1599024                       # number of ReadReq misses (Count)
system.cpu4.dcache.ReadReq.misses::total      1599024                       # number of ReadReq misses (Count)
system.cpu4.dcache.ReadReq.missLatency::cpu4.data 126714486750                       # number of ReadReq miss ticks (Tick)
system.cpu4.dcache.ReadReq.missLatency::total 126714486750                       # number of ReadReq miss ticks (Tick)
system.cpu4.dcache.ReadReq.accesses::cpu4.data      2785175                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.accesses::total      2785175                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.missRate::cpu4.data     0.574120                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.missRate::total     0.574120                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.avgMissLatency::cpu4.data 79244.893604                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.avgMissLatency::total 79244.893604                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.mshrHits::cpu4.data      1301888                       # number of ReadReq MSHR hits (Count)
system.cpu4.dcache.ReadReq.mshrHits::total      1301888                       # number of ReadReq MSHR hits (Count)
system.cpu4.dcache.ReadReq.mshrMisses::cpu4.data       297136                       # number of ReadReq MSHR misses (Count)
system.cpu4.dcache.ReadReq.mshrMisses::total       297136                       # number of ReadReq MSHR misses (Count)
system.cpu4.dcache.ReadReq.mshrMissLatency::cpu4.data  48718445500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.ReadReq.mshrMissLatency::total  48718445500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.ReadReq.mshrMissRate::cpu4.data     0.106685                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.mshrMissRate::total     0.106685                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.avgMshrMissLatency::cpu4.data 163960.090666                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.avgMshrMissLatency::total 163960.090666                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.hits::cpu4.data      1765821                       # number of WriteReq hits (Count)
system.cpu4.dcache.WriteReq.hits::total       1765821                       # number of WriteReq hits (Count)
system.cpu4.dcache.WriteReq.misses::cpu4.data       234423                       # number of WriteReq misses (Count)
system.cpu4.dcache.WriteReq.misses::total       234423                       # number of WriteReq misses (Count)
system.cpu4.dcache.WriteReq.missLatency::cpu4.data  32930004366                       # number of WriteReq miss ticks (Tick)
system.cpu4.dcache.WriteReq.missLatency::total  32930004366                       # number of WriteReq miss ticks (Tick)
system.cpu4.dcache.WriteReq.accesses::cpu4.data      2000244                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.WriteReq.accesses::total      2000244                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.WriteReq.missRate::cpu4.data     0.117197                       # miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.missRate::total     0.117197                       # miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.avgMissLatency::cpu4.data 140472.583177                       # average WriteReq miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.avgMissLatency::total 140472.583177                       # average WriteReq miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.mshrMisses::cpu4.data       234423                       # number of WriteReq MSHR misses (Count)
system.cpu4.dcache.WriteReq.mshrMisses::total       234423                       # number of WriteReq MSHR misses (Count)
system.cpu4.dcache.WriteReq.mshrMissLatency::cpu4.data  32812792866                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu4.dcache.WriteReq.mshrMissLatency::total  32812792866                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu4.dcache.WriteReq.mshrMissRate::cpu4.data     0.117197                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.mshrMissRate::total     0.117197                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.avgMshrMissLatency::cpu4.data 139972.583177                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.avgMshrMissLatency::total 139972.583177                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dcache.tags.tagsInUse         1016.428590                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.dcache.tags.totalRefs             3483605                       # Total number of references to valid blocks. (Count)
system.cpu4.dcache.tags.sampledRefs            531571                       # Sample count of references to valid blocks. (Count)
system.cpu4.dcache.tags.avgRefs              6.553414                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.dcache.tags.warmupTick          260422750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.dcache.tags.occupancies::cpu4.data  1016.428590                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.dcache.tags.avgOccs::cpu4.data     0.992606                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dcache.tags.avgOccs::total       0.992606                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu4.dcache.tags.ageTaskId_1024::3         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu4.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.dcache.tags.tagAccesses          10102549                       # Number of tag accesses (Count)
system.cpu4.dcache.tags.dataAccesses         10102549                       # Number of data accesses (Count)
system.cpu4.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.decode.idleCycles                 1509731                       # Number of cycles decode is idle (Cycle)
system.cpu4.decode.blockedCycles            140251043                       # Number of cycles decode is blocked (Cycle)
system.cpu4.decode.runCycles                  2819081                       # Number of cycles decode is running (Cycle)
system.cpu4.decode.unblockCycles              1032673                       # Number of cycles decode is unblocking (Cycle)
system.cpu4.decode.squashCycles                   169                       # Number of cycles decode is squashing (Cycle)
system.cpu4.decode.branchResolved             2159748                       # Number of times decode resolved a branch (Count)
system.cpu4.decode.branchMispred                   30                       # Number of times decode detected a branch misprediction (Count)
system.cpu4.decode.decodedInsts              23922748                       # Number of instructions handled by decode (Count)
system.cpu4.decode.squashedInsts                  202                       # Number of squashed instructions handled by decode (Count)
system.cpu4.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu4.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu4.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu4.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu4.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu4.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.fetch.icacheStallCycles           1989351                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu4.fetch.insts                      13371489                       # Number of instructions fetch has processed (Count)
system.cpu4.fetch.branches                    2570202                       # Number of branches that fetch encountered (Count)
system.cpu4.fetch.predictedBranches           2160049                       # Number of branches that fetch has predicted taken (Count)
system.cpu4.fetch.cycles                    143623147                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu4.fetch.squashCycles                    398                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu4.fetch.cacheLines                  1987651                       # Number of cache lines fetched (Count)
system.cpu4.fetch.icacheSquashes                   70                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu4.fetch.nisnDist::samples         145612697                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::mean             0.164302                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::stdev            0.999690                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::0               140276492     96.34%     96.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::1                  986595      0.68%     97.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::2                  500683      0.34%     97.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::3                 1515057      1.04%     98.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::4                  160321      0.11%     98.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::5                   83812      0.06%     98.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::6                  113751      0.08%     98.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::7                  159341      0.11%     98.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::8                 1816645      1.25%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::total           145612697                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.branchRate                 0.017651                       # Number of branch fetches per cycle (Ratio)
system.cpu4.fetch.rate                       0.091827                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu4.icache.demandHits::cpu4.inst      1987563                       # number of demand (read+write) hits (Count)
system.cpu4.icache.demandHits::total          1987563                       # number of demand (read+write) hits (Count)
system.cpu4.icache.overallHits::cpu4.inst      1987563                       # number of overall hits (Count)
system.cpu4.icache.overallHits::total         1987563                       # number of overall hits (Count)
system.cpu4.icache.demandMisses::cpu4.inst           88                       # number of demand (read+write) misses (Count)
system.cpu4.icache.demandMisses::total             88                       # number of demand (read+write) misses (Count)
system.cpu4.icache.overallMisses::cpu4.inst           88                       # number of overall misses (Count)
system.cpu4.icache.overallMisses::total            88                       # number of overall misses (Count)
system.cpu4.icache.demandMissLatency::cpu4.inst      2299250                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.icache.demandMissLatency::total      2299250                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.icache.overallMissLatency::cpu4.inst      2299250                       # number of overall miss ticks (Tick)
system.cpu4.icache.overallMissLatency::total      2299250                       # number of overall miss ticks (Tick)
system.cpu4.icache.demandAccesses::cpu4.inst      1987651                       # number of demand (read+write) accesses (Count)
system.cpu4.icache.demandAccesses::total      1987651                       # number of demand (read+write) accesses (Count)
system.cpu4.icache.overallAccesses::cpu4.inst      1987651                       # number of overall (read+write) accesses (Count)
system.cpu4.icache.overallAccesses::total      1987651                       # number of overall (read+write) accesses (Count)
system.cpu4.icache.demandMissRate::cpu4.inst     0.000044                       # miss rate for demand accesses (Ratio)
system.cpu4.icache.demandMissRate::total     0.000044                       # miss rate for demand accesses (Ratio)
system.cpu4.icache.overallMissRate::cpu4.inst     0.000044                       # miss rate for overall accesses (Ratio)
system.cpu4.icache.overallMissRate::total     0.000044                       # miss rate for overall accesses (Ratio)
system.cpu4.icache.demandAvgMissLatency::cpu4.inst 26127.840909                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.icache.demandAvgMissLatency::total 26127.840909                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.icache.overallAvgMissLatency::cpu4.inst 26127.840909                       # average overall miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMissLatency::total 26127.840909                       # average overall miss latency ((Tick/Count))
system.cpu4.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.icache.demandMshrHits::cpu4.inst           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.icache.demandMshrHits::total           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.icache.overallMshrHits::cpu4.inst           15                       # number of overall MSHR hits (Count)
system.cpu4.icache.overallMshrHits::total           15                       # number of overall MSHR hits (Count)
system.cpu4.icache.demandMshrMisses::cpu4.inst           73                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.icache.demandMshrMisses::total           73                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.icache.overallMshrMisses::cpu4.inst           73                       # number of overall MSHR misses (Count)
system.cpu4.icache.overallMshrMisses::total           73                       # number of overall MSHR misses (Count)
system.cpu4.icache.demandMshrMissLatency::cpu4.inst      1701750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.icache.demandMshrMissLatency::total      1701750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.icache.overallMshrMissLatency::cpu4.inst      1701750                       # number of overall MSHR miss ticks (Tick)
system.cpu4.icache.overallMshrMissLatency::total      1701750                       # number of overall MSHR miss ticks (Tick)
system.cpu4.icache.demandMshrMissRate::cpu4.inst     0.000037                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.icache.demandMshrMissRate::total     0.000037                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.icache.overallMshrMissRate::cpu4.inst     0.000037                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.icache.overallMshrMissRate::total     0.000037                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.icache.demandAvgMshrMissLatency::cpu4.inst 23311.643836                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.demandAvgMshrMissLatency::total 23311.643836                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMshrMissLatency::cpu4.inst 23311.643836                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMshrMissLatency::total 23311.643836                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.replacements                     0                       # number of replacements (Count)
system.cpu4.icache.ReadReq.hits::cpu4.inst      1987563                       # number of ReadReq hits (Count)
system.cpu4.icache.ReadReq.hits::total        1987563                       # number of ReadReq hits (Count)
system.cpu4.icache.ReadReq.misses::cpu4.inst           88                       # number of ReadReq misses (Count)
system.cpu4.icache.ReadReq.misses::total           88                       # number of ReadReq misses (Count)
system.cpu4.icache.ReadReq.missLatency::cpu4.inst      2299250                       # number of ReadReq miss ticks (Tick)
system.cpu4.icache.ReadReq.missLatency::total      2299250                       # number of ReadReq miss ticks (Tick)
system.cpu4.icache.ReadReq.accesses::cpu4.inst      1987651                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.icache.ReadReq.accesses::total      1987651                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.icache.ReadReq.missRate::cpu4.inst     0.000044                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.missRate::total     0.000044                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.avgMissLatency::cpu4.inst 26127.840909                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.avgMissLatency::total 26127.840909                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.mshrHits::cpu4.inst           15                       # number of ReadReq MSHR hits (Count)
system.cpu4.icache.ReadReq.mshrHits::total           15                       # number of ReadReq MSHR hits (Count)
system.cpu4.icache.ReadReq.mshrMisses::cpu4.inst           73                       # number of ReadReq MSHR misses (Count)
system.cpu4.icache.ReadReq.mshrMisses::total           73                       # number of ReadReq MSHR misses (Count)
system.cpu4.icache.ReadReq.mshrMissLatency::cpu4.inst      1701750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.icache.ReadReq.mshrMissLatency::total      1701750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.icache.ReadReq.mshrMissRate::cpu4.inst     0.000037                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.mshrMissRate::total     0.000037                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.avgMshrMissLatency::cpu4.inst 23311.643836                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.avgMshrMissLatency::total 23311.643836                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.icache.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.icache.tags.tagsInUse           63.799152                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.icache.tags.totalRefs             1987636                       # Total number of references to valid blocks. (Count)
system.cpu4.icache.tags.sampledRefs                73                       # Sample count of references to valid blocks. (Count)
system.cpu4.icache.tags.avgRefs          27227.890411                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.icache.tags.warmupTick          260418750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.icache.tags.occupancies::cpu4.inst    63.799152                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.icache.tags.avgOccs::cpu4.inst     0.124608                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.icache.tags.avgOccs::total       0.124608                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.icache.tags.occupanciesTaskId::1024           69                       # Occupied blocks per task id (Count)
system.cpu4.icache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu4.icache.tags.ageTaskId_1024::4           68                       # Occupied blocks per task id, per block age (Count)
system.cpu4.icache.tags.ratioOccsTaskId::1024     0.134766                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.icache.tags.tagAccesses           3975375                       # Number of tag accesses (Count)
system.cpu4.icache.tags.dataAccesses          3975375                       # Number of data accesses (Count)
system.cpu4.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu4.iew.squashCycles                      169                       # Number of cycles IEW is squashing (Cycle)
system.cpu4.iew.blockCycles                    282294                       # Number of cycles IEW is blocking (Cycle)
system.cpu4.iew.unblockCycles                 7877318                       # Number of cycles IEW is unblocking (Cycle)
system.cpu4.iew.dispatchedInsts              23920721                       # Number of instructions dispatched to IQ (Count)
system.cpu4.iew.dispSquashedInsts                  20                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu4.iew.dispLoadInsts                 2785557                       # Number of dispatched load instructions (Count)
system.cpu4.iew.dispStoreInsts                2000525                       # Number of dispatched store instructions (Count)
system.cpu4.iew.dispNonSpecInsts                   59                       # Number of dispatched non-speculative instructions (Count)
system.cpu4.iew.iqFullEvents                     4367                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu4.iew.lsqFullEvents                 7853990                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu4.iew.memOrderViolationEvents             3                       # Number of memory order violations (Count)
system.cpu4.iew.predictedTakenIncorrect            81                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu4.iew.predictedNotTakenIncorrect          144                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu4.iew.branchMispredicts                 225                       # Number of branch mispredicts detected at execute (Count)
system.cpu4.iew.instsToCommit                23917994                       # Cumulative count of insts sent to commit (Count)
system.cpu4.iew.writebackCount               23917897                       # Cumulative count of insts written-back (Count)
system.cpu4.iew.producerInst                 16886451                       # Number of instructions producing a value (Count)
system.cpu4.iew.consumerInst                 25390052                       # Number of instructions consuming a value (Count)
system.cpu4.iew.wbRate                       0.164253                       # Insts written-back per cycle ((Count/Cycle))
system.cpu4.iew.wbFanout                     0.665081                       # Average fanout of values written-back ((Count/Count))
system.cpu4.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu4.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu4.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu4.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu4.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu4.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu4.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.lsq0.forwLoads                         59                       # Number of loads that had data forwarded from stores (Count)
system.cpu4.lsq0.squashedLoads                    947                       # Number of loads squashed (Count)
system.cpu4.lsq0.ignoredResponses                   5                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu4.lsq0.memOrderViolation                  3                       # Number of memory ordering violations (Count)
system.cpu4.lsq0.squashedStores                   246                       # Number of stores squashed (Count)
system.cpu4.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu4.lsq0.blockedByCache                 94516                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu4.lsq0.loadToUse::samples           2784605                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::mean           193.815178                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::stdev          290.071270                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::0-9               1178586     42.33%     42.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::10-19              106446      3.82%     46.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::20-29               37446      1.34%     47.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::30-39               75277      2.70%     50.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::40-49               35209      1.26%     51.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::50-59               49757      1.79%     53.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::60-69               38944      1.40%     54.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::70-79               44777      1.61%     56.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::80-89               36133      1.30%     57.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::90-99               44009      1.58%     59.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::100-109             30488      1.09%     60.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::110-119             40828      1.47%     61.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::120-129             26598      0.96%     62.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::130-139             36903      1.33%     63.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::140-149             21346      0.77%     64.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::150-159             28771      1.03%     65.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::160-169             19153      0.69%     66.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::170-179             26185      0.94%     67.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::180-189             19478      0.70%     68.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::190-199             24384      0.88%     68.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::200-209             19491      0.70%     69.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::210-219             21904      0.79%     70.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::220-229             19451      0.70%     71.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::230-239             24396      0.88%     72.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::240-249             16934      0.61%     72.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::250-259             18813      0.68%     73.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::260-269             15597      0.56%     73.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::270-279             17225      0.62%     74.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::280-289             13451      0.48%     74.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::290-299             14544      0.52%     75.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::overflows          682081     24.49%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::max_value            2630                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::total             2784605                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.mmu.dtb.rdAccesses                2785273                       # TLB accesses on read requests (Count)
system.cpu4.mmu.dtb.wrAccesses                2000346                       # TLB accesses on write requests (Count)
system.cpu4.mmu.dtb.rdMisses                     4756                       # TLB misses on read requests (Count)
system.cpu4.mmu.dtb.wrMisses                     3676                       # TLB misses on write requests (Count)
system.cpu4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.itb.wrAccesses                1987651                       # TLB accesses on write requests (Count)
system.cpu4.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.itb.wrMisses                       13                       # TLB misses on write requests (Count)
system.cpu4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu4.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::mean   8934401500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::min_value   8934401500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::max_value   8934401500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::ON  36664404750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::CLK_GATED   8934401500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.rename.squashCycles                   169                       # Number of cycles rename is squashing (Cycle)
system.cpu4.rename.idleCycles                 1948016                       # Number of cycles rename is idle (Cycle)
system.cpu4.rename.blockCycles               16293830                       # Number of cycles rename is blocking (Cycle)
system.cpu4.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu4.rename.runCycles                  3342783                       # Number of cycles rename is running (Cycle)
system.cpu4.rename.unblockCycles            124027899                       # Number of cycles rename is unblocking (Cycle)
system.cpu4.rename.renamedInsts              23921969                       # Number of instructions processed by rename (Count)
system.cpu4.rename.ROBFullEvents               250091                       # Number of times rename has blocked due to ROB full (Count)
system.cpu4.rename.IQFullEvents                165416                       # Number of times rename has blocked due to IQ full (Count)
system.cpu4.rename.LQFullEvents                 38465                       # Number of times rename has blocked due to LQ full (Count)
system.cpu4.rename.SQFullEvents             123222911                       # Number of times rename has blocked due to SQ full (Count)
system.cpu4.rename.renamedOperands           42587259                       # Number of destination operands rename has renamed (Count)
system.cpu4.rename.lookups                   80469793                       # Number of register rename lookups that rename has made (Count)
system.cpu4.rename.intLookups                23639356                       # Number of integer rename lookups (Count)
system.cpu4.rename.fpLookups                  9750250                       # Number of floating rename lookups (Count)
system.cpu4.rename.committedMaps             42571756                       # Number of HB maps that are committed (Count)
system.cpu4.rename.undoneMaps                   15431                       # Number of HB maps that are undone due to squashing (Count)
system.cpu4.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu4.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu4.rename.skidInsts                  5724899                       # count of insts added to the skid buffer (Count)
system.cpu4.rob.reads                       167971037                       # The number of ROB reads (Count)
system.cpu4.rob.writes                       47840189                       # The number of ROB writes (Count)
system.cpu4.thread_0.numInsts                13364963                       # Number of Instructions committed (Count)
system.cpu4.thread_0.numOps                  23912382                       # Number of Ops committed (Count)
system.cpu4.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu5.numCycles                       145608531                       # Number of cpu cycles simulated (Cycle)
system.cpu5.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu5.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu5.instsAdded                       23967138                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu5.nonSpecInstsAdded                     189                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu5.instsIssued                      24182157                       # Number of instructions issued (Count)
system.cpu5.squashedInstsIssued                    47                       # Number of squashed instructions issued (Count)
system.cpu5.squashedInstsExamined                9255                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu5.squashedOperandsExamined            15468                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu5.squashedNonSpecRemoved                 84                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu5.numIssuedDist::samples          145605618                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::mean              0.166080                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::stdev             0.768220                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::0                136277446     93.59%     93.59% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::1                  3749800      2.58%     96.17% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::2                  1699063      1.17%     97.34% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::3                   868476      0.60%     97.93% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::4                  1397964      0.96%     98.89% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::5                  1025126      0.70%     99.60% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::6                   416527      0.29%     99.88% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::7                   157573      0.11%     99.99% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::8                    13643      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::total            145605618                       # Number of insts issued each cycle (Count)
system.cpu5.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntAlu                   1003      1.27%      1.27% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntMult                     0      0.00%      1.27% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntDiv                      0      0.00%      1.27% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatAdd                    0      0.00%      1.27% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCmp                    0      0.00%      1.27% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCvt                    0      0.00%      1.27% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMult                   0      0.00%      1.27% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMultAcc                0      0.00%      1.27% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatDiv                    0      0.00%      1.27% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMisc                   0      0.00%      1.27% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatSqrt                   0      0.00%      1.27% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAdd                     0      0.00%      1.27% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAddAcc                  0      0.00%      1.27% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAlu                     0      0.00%      1.27% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCmp                     0      0.00%      1.27% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCvt                     0      0.00%      1.27% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMisc                    0      0.00%      1.27% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMult                    0      0.00%      1.27% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMultAcc                 0      0.00%      1.27% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShift                   0      0.00%      1.27% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShiftAcc                0      0.00%      1.27% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdDiv                     0      0.00%      1.27% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSqrt                    0      0.00%      1.27% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAdd            45245     57.39%     58.66% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAlu                0      0.00%     58.66% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCmp                0      0.00%     58.66% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCvt                0      0.00%     58.66% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatDiv                0      0.00%     58.66% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMisc               0      0.00%     58.66% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMult               0      0.00%     58.66% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMultAcc            0      0.00%     58.66% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatSqrt               0      0.00%     58.66% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAdd               0      0.00%     58.66% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAlu               0      0.00%     58.66% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceCmp               0      0.00%     58.66% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceAdd            0      0.00%     58.66% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceCmp            0      0.00%     58.66% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAes                     0      0.00%     58.66% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAesMix                  0      0.00%     58.66% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash                0      0.00%     58.66% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash2               0      0.00%     58.66% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash              0      0.00%     58.66% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash2             0      0.00%     58.66% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma2               0      0.00%     58.66% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma3               0      0.00%     58.66% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdPredAlu                 0      0.00%     58.66% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemRead                    59      0.07%     58.74% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemWrite                   21      0.03%     58.76% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemRead            17421     22.10%     80.86% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemWrite           15091     19.14%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statIssuedInstType_0::No_OpClass          552      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntAlu     16674321     68.95%     68.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntMult           14      0.00%     68.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntDiv          160      0.00%     68.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatAdd       875039      3.62%     72.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCmp            0      0.00%     72.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCvt            0      0.00%     72.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMult            0      0.00%     72.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMultAcc            0      0.00%     72.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatDiv            0      0.00%     72.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMisc            0      0.00%     72.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatSqrt            0      0.00%     72.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAdd            0      0.00%     72.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAddAcc            0      0.00%     72.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAlu            2      0.00%     72.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCmp            0      0.00%     72.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCvt            0      0.00%     72.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMisc            0      0.00%     72.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMult            0      0.00%     72.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMultAcc            0      0.00%     72.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShift            0      0.00%     72.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShiftAcc            0      0.00%     72.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdDiv            0      0.00%     72.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSqrt            0      0.00%     72.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAdd       875004      3.62%     76.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCmp            0      0.00%     76.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCvt            0      0.00%     76.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatDiv            0      0.00%     76.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMult       750000      3.10%     79.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAes            0      0.00%     79.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAesMix            0      0.00%     79.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemRead       414085      1.71%     81.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemWrite       125360      0.52%     81.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemRead      2592602     10.72%     92.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemWrite      1875018      7.75%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::total      24182157                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.issueRate                        0.166077                       # Inst issue rate ((Count/Cycle))
system.cpu5.fuBusy                              78840                       # FU busy when requested (Count)
system.cpu5.fuBusyRate                       0.003260                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu5.intInstQueueReads               177035711                       # Number of integer instruction queue reads (Count)
system.cpu5.intInstQueueWrites               15726195                       # Number of integer instruction queue writes (Count)
system.cpu5.intInstQueueWakeupAccesses       15713800                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu5.fpInstQueueReads                 17013107                       # Number of floating instruction queue reads (Count)
system.cpu5.fpInstQueueWrites                 8250390                       # Number of floating instruction queue writes (Count)
system.cpu5.fpInstQueueWakeupAccesses         8250090                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu5.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu5.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu5.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu5.intAluAccesses                   15715013                       # Number of integer alu accesses (Count)
system.cpu5.fpAluAccesses                     8545432                       # Number of floating point alu accesses (Count)
system.cpu5.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu5.numInsts                         24181799                       # Number of executed instructions (Count)
system.cpu5.numLoadInsts                      3006620                       # Number of load instructions executed (Count)
system.cpu5.numSquashedInsts                      357                       # Number of squashed instructions skipped in execute (Count)
system.cpu5.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu5.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu5.numRefs                           5006988                       # Number of memory reference insts executed (Count)
system.cpu5.numBranches                       2576620                       # Number of branches executed (Count)
system.cpu5.numStoreInsts                     2000368                       # Number of stores executed (Count)
system.cpu5.numRate                          0.166074                       # Inst execution rate ((Count/Cycle))
system.cpu5.timesIdled                             26                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu5.idleCycles                           2913                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu5.quiesceCycles                     1049052                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu5.committedInsts                   13391611                       # Number of Instructions Simulated (Count)
system.cpu5.committedOps                     23958038                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu5.cpi                             10.873115                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu5.totalCpi                        10.873115                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu5.ipc                              0.091970                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu5.totalIpc                         0.091970                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu5.intRegfileReads                  24110923                       # Number of integer regfile reads (Count)
system.cpu5.intRegfileWrites                 10022295                       # Number of integer regfile writes (Count)
system.cpu5.fpRegfileReads                    9750053                       # Number of floating regfile reads (Count)
system.cpu5.fpRegfileWrites                   6375073                       # Number of floating regfile writes (Count)
system.cpu5.ccRegfileReads                   12882045                       # number of cc regfile reads (Count)
system.cpu5.ccRegfileWrites                   9478969                       # number of cc regfile writes (Count)
system.cpu5.miscRegfileReads                 10160987                       # number of misc regfile reads (Count)
system.cpu5.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu5.MemDepUnit__0.insertedLoads       2789497                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.insertedStores      2000635                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.conflictingLoads       125521                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__0.conflictingStores       125245                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.branchPred.lookups                2577952                       # Number of BP lookups (Count)
system.cpu5.branchPred.condPredicted          2577226                       # Number of conditional branches predicted (Count)
system.cpu5.branchPred.condIncorrect              185                       # Number of conditional branches incorrect (Count)
system.cpu5.branchPred.BTBLookups             2163809                       # Number of BTB lookups (Count)
system.cpu5.branchPred.BTBHits                2163725                       # Number of BTB hits (Count)
system.cpu5.branchPred.BTBHitRatio           0.999961                       # BTB Hit Ratio (Ratio)
system.cpu5.branchPred.RASUsed                    172                       # Number of times the RAS was used to get a target. (Count)
system.cpu5.branchPred.RASIncorrect                 5                       # Number of incorrect RAS predictions. (Count)
system.cpu5.branchPred.indirectLookups            233                       # Number of indirect predictor lookups. (Count)
system.cpu5.branchPred.indirectHits                25                       # Number of indirect target hits. (Count)
system.cpu5.branchPred.indirectMisses             208                       # Number of indirect misses. (Count)
system.cpu5.branchPred.indirectMispredicted           29                       # Number of mispredicted indirect branches. (Count)
system.cpu5.commit.commitSquashedInsts           8297                       # The number of squashed insts skipped by commit (Count)
system.cpu5.commit.commitNonSpecStalls            105                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu5.commit.branchMispredicts              155                       # The number of times a branch was mispredicted (Count)
system.cpu5.commit.numCommittedDist::samples    145604444                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::mean     0.164542                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::stdev     0.958347                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::0      138974691     95.45%     95.45% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::1        2307660      1.58%     97.03% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::2         906372      0.62%     97.65% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::3         931153      0.64%     98.29% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::4         353573      0.24%     98.54% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::5         412529      0.28%     98.82% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::6          55519      0.04%     98.86% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::7          69452      0.05%     98.91% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::8        1593495      1.09%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::total    145604444                       # Number of insts commited each cycle (Count)
system.cpu5.commit.instsCommitted            13391611                       # Number of instructions committed (Count)
system.cpu5.commit.opsCommitted              23958038                       # Number of ops (including micro ops) committed (Count)
system.cpu5.commit.memRefs                    4788712                       # Number of memory references committed (Count)
system.cpu5.commit.loads                      2788417                       # Number of loads committed (Count)
system.cpu5.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu5.commit.membars                         70                       # Number of memory barriers committed (Count)
system.cpu5.commit.branches                   2576072                       # Number of branches committed (Count)
system.cpu5.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu5.commit.floating                   8250036                       # Number of committed floating point instructions. (Count)
system.cpu5.commit.integer                   19544989                       # Number of committed integer instructions. (Count)
system.cpu5.commit.functionCalls                   82                       # Number of function calls committed. (Count)
system.cpu5.commit.committedInstType_0::No_OpClass          177      0.00%      0.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntAlu     16668971     69.58%     69.58% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntMult           14      0.00%     69.58% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntDiv          154      0.00%     69.58% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatAdd       875008      3.65%     73.23% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCmp            0      0.00%     73.23% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCvt            0      0.00%     73.23% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMult            0      0.00%     73.23% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMultAcc            0      0.00%     73.23% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatDiv            0      0.00%     73.23% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMisc            0      0.00%     73.23% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatSqrt            0      0.00%     73.23% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAdd            0      0.00%     73.23% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAddAcc            0      0.00%     73.23% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAlu            2      0.00%     73.23% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCmp            0      0.00%     73.23% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCvt            0      0.00%     73.23% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMisc            0      0.00%     73.23% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMult            0      0.00%     73.23% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.23% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShift            0      0.00%     73.23% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.23% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdDiv            0      0.00%     73.23% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSqrt            0      0.00%     73.23% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAdd       875000      3.65%     76.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCvt            0      0.00%     76.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatDiv            0      0.00%     76.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMult       750000      3.13%     80.01% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.01% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.01% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.01% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.01% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.01% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.01% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.01% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAes            0      0.00%     80.01% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAesMix            0      0.00%     80.01% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.01% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.01% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.01% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.01% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.01% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.01% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.01% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemRead       413401      1.73%     81.74% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemWrite       125285      0.52%     82.26% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemRead      2375016      9.91%     92.17% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemWrite      1875010      7.83%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::total     23958038                       # Class of committed instruction (Count)
system.cpu5.commit.commitEligibleSamples      1593495                       # number cycles where commit BW limit reached (Cycle)
system.cpu5.dcache.demandHits::cpu5.data      2854548                       # number of demand (read+write) hits (Count)
system.cpu5.dcache.demandHits::total          2854548                       # number of demand (read+write) hits (Count)
system.cpu5.dcache.overallHits::cpu5.data      2854548                       # number of overall hits (Count)
system.cpu5.dcache.overallHits::total         2854548                       # number of overall hits (Count)
system.cpu5.dcache.demandMisses::cpu5.data      1934670                       # number of demand (read+write) misses (Count)
system.cpu5.dcache.demandMisses::total        1934670                       # number of demand (read+write) misses (Count)
system.cpu5.dcache.overallMisses::cpu5.data      1934670                       # number of overall misses (Count)
system.cpu5.dcache.overallMisses::total       1934670                       # number of overall misses (Count)
system.cpu5.dcache.demandMissLatency::cpu5.data 180796754866                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.dcache.demandMissLatency::total 180796754866                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.dcache.overallMissLatency::cpu5.data 180796754866                       # number of overall miss ticks (Tick)
system.cpu5.dcache.overallMissLatency::total 180796754866                       # number of overall miss ticks (Tick)
system.cpu5.dcache.demandAccesses::cpu5.data      4789218                       # number of demand (read+write) accesses (Count)
system.cpu5.dcache.demandAccesses::total      4789218                       # number of demand (read+write) accesses (Count)
system.cpu5.dcache.overallAccesses::cpu5.data      4789218                       # number of overall (read+write) accesses (Count)
system.cpu5.dcache.overallAccesses::total      4789218                       # number of overall (read+write) accesses (Count)
system.cpu5.dcache.demandMissRate::cpu5.data     0.403964                       # miss rate for demand accesses (Ratio)
system.cpu5.dcache.demandMissRate::total     0.403964                       # miss rate for demand accesses (Ratio)
system.cpu5.dcache.overallMissRate::cpu5.data     0.403964                       # miss rate for overall accesses (Ratio)
system.cpu5.dcache.overallMissRate::total     0.403964                       # miss rate for overall accesses (Ratio)
system.cpu5.dcache.demandAvgMissLatency::cpu5.data 93450.952806                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.dcache.demandAvgMissLatency::total 93450.952806                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.dcache.overallAvgMissLatency::cpu5.data 93450.952806                       # average overall miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMissLatency::total 93450.952806                       # average overall miss latency ((Tick/Count))
system.cpu5.dcache.blockedCycles::no_mshrs     31487588                       # number of cycles access was blocked (Cycle)
system.cpu5.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dcache.blockedCauses::no_mshrs       163074                       # number of times access was blocked (Count)
system.cpu5.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.dcache.avgBlocked::no_mshrs    193.087727                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dcache.writebacks::writebacks       249911                       # number of writebacks (Count)
system.cpu5.dcache.writebacks::total           249911                       # number of writebacks (Count)
system.cpu5.dcache.demandMshrHits::cpu5.data      1403094                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.dcache.demandMshrHits::total      1403094                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.dcache.overallMshrHits::cpu5.data      1403094                       # number of overall MSHR hits (Count)
system.cpu5.dcache.overallMshrHits::total      1403094                       # number of overall MSHR hits (Count)
system.cpu5.dcache.demandMshrMisses::cpu5.data       531576                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.dcache.demandMshrMisses::total       531576                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.dcache.overallMshrMisses::cpu5.data       531576                       # number of overall MSHR misses (Count)
system.cpu5.dcache.overallMshrMisses::total       531576                       # number of overall MSHR misses (Count)
system.cpu5.dcache.demandMshrMissLatency::cpu5.data  84150422366                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.dcache.demandMshrMissLatency::total  84150422366                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.dcache.overallMshrMissLatency::cpu5.data  84150422366                       # number of overall MSHR miss ticks (Tick)
system.cpu5.dcache.overallMshrMissLatency::total  84150422366                       # number of overall MSHR miss ticks (Tick)
system.cpu5.dcache.demandMshrMissRate::cpu5.data     0.110994                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.dcache.demandMshrMissRate::total     0.110994                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.dcache.overallMshrMissRate::cpu5.data     0.110994                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.dcache.overallMshrMissRate::total     0.110994                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.dcache.demandAvgMshrMissLatency::cpu5.data 158303.652471                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.demandAvgMshrMissLatency::total 158303.652471                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMshrMissLatency::cpu5.data 158303.652471                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMshrMissLatency::total 158303.652471                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.replacements                530443                       # number of replacements (Count)
system.cpu5.dcache.LockedRMWReadReq.misses::cpu5.data           35                       # number of LockedRMWReadReq misses (Count)
system.cpu5.dcache.LockedRMWReadReq.misses::total           35                       # number of LockedRMWReadReq misses (Count)
system.cpu5.dcache.LockedRMWReadReq.missLatency::cpu5.data      1211750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.missLatency::total      1211750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.accesses::cpu5.data           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWReadReq.accesses::total           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWReadReq.missRate::cpu5.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.avgMissLatency::cpu5.data 34621.428571                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.avgMissLatency::total 34621.428571                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.mshrMisses::cpu5.data           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu5.dcache.LockedRMWReadReq.mshrMisses::total           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu5.dcache.LockedRMWReadReq.mshrMissLatency::cpu5.data      2495500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.mshrMissLatency::total      2495500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.mshrMissRate::cpu5.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu5.data        71300                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.avgMshrMissLatency::total        71300                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWWriteReq.hits::cpu5.data           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu5.dcache.LockedRMWWriteReq.hits::total           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu5.dcache.LockedRMWWriteReq.accesses::cpu5.data           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWWriteReq.accesses::total           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.hits::cpu5.data      1088719                       # number of ReadReq hits (Count)
system.cpu5.dcache.ReadReq.hits::total        1088719                       # number of ReadReq hits (Count)
system.cpu5.dcache.ReadReq.misses::cpu5.data      1700239                       # number of ReadReq misses (Count)
system.cpu5.dcache.ReadReq.misses::total      1700239                       # number of ReadReq misses (Count)
system.cpu5.dcache.ReadReq.missLatency::cpu5.data 147850233500                       # number of ReadReq miss ticks (Tick)
system.cpu5.dcache.ReadReq.missLatency::total 147850233500                       # number of ReadReq miss ticks (Tick)
system.cpu5.dcache.ReadReq.accesses::cpu5.data      2788958                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.accesses::total      2788958                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.missRate::cpu5.data     0.609632                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.missRate::total     0.609632                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.avgMissLatency::cpu5.data 86958.500246                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.avgMissLatency::total 86958.500246                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.mshrHits::cpu5.data      1403094                       # number of ReadReq MSHR hits (Count)
system.cpu5.dcache.ReadReq.mshrHits::total      1403094                       # number of ReadReq MSHR hits (Count)
system.cpu5.dcache.ReadReq.mshrMisses::cpu5.data       297145                       # number of ReadReq MSHR misses (Count)
system.cpu5.dcache.ReadReq.mshrMisses::total       297145                       # number of ReadReq MSHR misses (Count)
system.cpu5.dcache.ReadReq.mshrMissLatency::cpu5.data  51321116500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.ReadReq.mshrMissLatency::total  51321116500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.ReadReq.mshrMissRate::cpu5.data     0.106543                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.mshrMissRate::total     0.106543                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.avgMshrMissLatency::cpu5.data 172714.050379                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.avgMshrMissLatency::total 172714.050379                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.hits::cpu5.data      1765829                       # number of WriteReq hits (Count)
system.cpu5.dcache.WriteReq.hits::total       1765829                       # number of WriteReq hits (Count)
system.cpu5.dcache.WriteReq.misses::cpu5.data       234431                       # number of WriteReq misses (Count)
system.cpu5.dcache.WriteReq.misses::total       234431                       # number of WriteReq misses (Count)
system.cpu5.dcache.WriteReq.missLatency::cpu5.data  32946521366                       # number of WriteReq miss ticks (Tick)
system.cpu5.dcache.WriteReq.missLatency::total  32946521366                       # number of WriteReq miss ticks (Tick)
system.cpu5.dcache.WriteReq.accesses::cpu5.data      2000260                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.WriteReq.accesses::total      2000260                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.WriteReq.missRate::cpu5.data     0.117200                       # miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.missRate::total     0.117200                       # miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.avgMissLatency::cpu5.data 140538.245224                       # average WriteReq miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.avgMissLatency::total 140538.245224                       # average WriteReq miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.mshrMisses::cpu5.data       234431                       # number of WriteReq MSHR misses (Count)
system.cpu5.dcache.WriteReq.mshrMisses::total       234431                       # number of WriteReq MSHR misses (Count)
system.cpu5.dcache.WriteReq.mshrMissLatency::cpu5.data  32829305866                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu5.dcache.WriteReq.mshrMissLatency::total  32829305866                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu5.dcache.WriteReq.mshrMissRate::cpu5.data     0.117200                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.mshrMissRate::total     0.117200                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.avgMshrMissLatency::cpu5.data 140038.245224                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.avgMshrMissLatency::total 140038.245224                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dcache.tags.tagsInUse         1016.460918                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.dcache.tags.totalRefs             3386202                       # Total number of references to valid blocks. (Count)
system.cpu5.dcache.tags.sampledRefs            531584                       # Sample count of references to valid blocks. (Count)
system.cpu5.dcache.tags.avgRefs              6.370022                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.dcache.tags.warmupTick          262273750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.dcache.tags.occupancies::cpu5.data  1016.460918                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.dcache.tags.avgOccs::cpu5.data     0.992638                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dcache.tags.avgOccs::total       0.992638                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu5.dcache.tags.ageTaskId_1024::3         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.dcache.tags.tagAccesses          10110160                       # Number of tag accesses (Count)
system.cpu5.dcache.tags.dataAccesses         10110160                       # Number of data accesses (Count)
system.cpu5.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.decode.idleCycles                 1492432                       # Number of cycles decode is idle (Cycle)
system.cpu5.decode.blockedCycles            140279489                       # Number of cycles decode is blocked (Cycle)
system.cpu5.decode.runCycles                  2757357                       # Number of cycles decode is running (Cycle)
system.cpu5.decode.unblockCycles              1076160                       # Number of cycles decode is unblocking (Cycle)
system.cpu5.decode.squashCycles                   180                       # Number of cycles decode is squashing (Cycle)
system.cpu5.decode.branchResolved             2163584                       # Number of times decode resolved a branch (Count)
system.cpu5.decode.branchMispred                   30                       # Number of times decode detected a branch misprediction (Count)
system.cpu5.decode.decodedInsts              23969300                       # Number of instructions handled by decode (Count)
system.cpu5.decode.squashedInsts                  202                       # Number of squashed instructions handled by decode (Count)
system.cpu5.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu5.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu5.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu5.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu5.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu5.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.fetch.icacheStallCycles           1986525                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu5.fetch.insts                      13398933                       # Number of instructions fetch has processed (Count)
system.cpu5.fetch.branches                    2577952                       # Number of branches that fetch encountered (Count)
system.cpu5.fetch.predictedBranches           2163922                       # Number of branches that fetch has predicted taken (Count)
system.cpu5.fetch.cycles                    143618883                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu5.fetch.squashCycles                    420                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu5.fetch.cacheLines                  1984914                       # Number of cache lines fetched (Count)
system.cpu5.fetch.icacheSquashes                   65                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu5.fetch.nisnDist::samples         145605618                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::mean             0.164634                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::stdev            1.000497                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::0               140265927     96.33%     96.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::1                  989745      0.68%     97.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::2                  491224      0.34%     97.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::3                 1494018      1.03%     98.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::4                  186459      0.13%     98.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::5                   83108      0.06%     98.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::6                  111069      0.08%     98.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::7                  182913      0.13%     98.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::8                 1801155      1.24%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::total           145605618                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.branchRate                 0.017705                       # Number of branch fetches per cycle (Ratio)
system.cpu5.fetch.rate                       0.092020                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu5.icache.demandHits::cpu5.inst      1984827                       # number of demand (read+write) hits (Count)
system.cpu5.icache.demandHits::total          1984827                       # number of demand (read+write) hits (Count)
system.cpu5.icache.overallHits::cpu5.inst      1984827                       # number of overall hits (Count)
system.cpu5.icache.overallHits::total         1984827                       # number of overall hits (Count)
system.cpu5.icache.demandMisses::cpu5.inst           87                       # number of demand (read+write) misses (Count)
system.cpu5.icache.demandMisses::total             87                       # number of demand (read+write) misses (Count)
system.cpu5.icache.overallMisses::cpu5.inst           87                       # number of overall misses (Count)
system.cpu5.icache.overallMisses::total            87                       # number of overall misses (Count)
system.cpu5.icache.demandMissLatency::cpu5.inst      1937750                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.icache.demandMissLatency::total      1937750                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.icache.overallMissLatency::cpu5.inst      1937750                       # number of overall miss ticks (Tick)
system.cpu5.icache.overallMissLatency::total      1937750                       # number of overall miss ticks (Tick)
system.cpu5.icache.demandAccesses::cpu5.inst      1984914                       # number of demand (read+write) accesses (Count)
system.cpu5.icache.demandAccesses::total      1984914                       # number of demand (read+write) accesses (Count)
system.cpu5.icache.overallAccesses::cpu5.inst      1984914                       # number of overall (read+write) accesses (Count)
system.cpu5.icache.overallAccesses::total      1984914                       # number of overall (read+write) accesses (Count)
system.cpu5.icache.demandMissRate::cpu5.inst     0.000044                       # miss rate for demand accesses (Ratio)
system.cpu5.icache.demandMissRate::total     0.000044                       # miss rate for demand accesses (Ratio)
system.cpu5.icache.overallMissRate::cpu5.inst     0.000044                       # miss rate for overall accesses (Ratio)
system.cpu5.icache.overallMissRate::total     0.000044                       # miss rate for overall accesses (Ratio)
system.cpu5.icache.demandAvgMissLatency::cpu5.inst 22272.988506                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.icache.demandAvgMissLatency::total 22272.988506                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.icache.overallAvgMissLatency::cpu5.inst 22272.988506                       # average overall miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMissLatency::total 22272.988506                       # average overall miss latency ((Tick/Count))
system.cpu5.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.icache.demandMshrHits::cpu5.inst           13                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.icache.demandMshrHits::total           13                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.icache.overallMshrHits::cpu5.inst           13                       # number of overall MSHR hits (Count)
system.cpu5.icache.overallMshrHits::total           13                       # number of overall MSHR hits (Count)
system.cpu5.icache.demandMshrMisses::cpu5.inst           74                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.icache.demandMshrMisses::total           74                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.icache.overallMshrMisses::cpu5.inst           74                       # number of overall MSHR misses (Count)
system.cpu5.icache.overallMshrMisses::total           74                       # number of overall MSHR misses (Count)
system.cpu5.icache.demandMshrMissLatency::cpu5.inst      1380500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.icache.demandMshrMissLatency::total      1380500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.icache.overallMshrMissLatency::cpu5.inst      1380500                       # number of overall MSHR miss ticks (Tick)
system.cpu5.icache.overallMshrMissLatency::total      1380500                       # number of overall MSHR miss ticks (Tick)
system.cpu5.icache.demandMshrMissRate::cpu5.inst     0.000037                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.icache.demandMshrMissRate::total     0.000037                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.icache.overallMshrMissRate::cpu5.inst     0.000037                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.icache.overallMshrMissRate::total     0.000037                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.icache.demandAvgMshrMissLatency::cpu5.inst 18655.405405                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.demandAvgMshrMissLatency::total 18655.405405                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMshrMissLatency::cpu5.inst 18655.405405                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMshrMissLatency::total 18655.405405                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.replacements                     0                       # number of replacements (Count)
system.cpu5.icache.ReadReq.hits::cpu5.inst      1984827                       # number of ReadReq hits (Count)
system.cpu5.icache.ReadReq.hits::total        1984827                       # number of ReadReq hits (Count)
system.cpu5.icache.ReadReq.misses::cpu5.inst           87                       # number of ReadReq misses (Count)
system.cpu5.icache.ReadReq.misses::total           87                       # number of ReadReq misses (Count)
system.cpu5.icache.ReadReq.missLatency::cpu5.inst      1937750                       # number of ReadReq miss ticks (Tick)
system.cpu5.icache.ReadReq.missLatency::total      1937750                       # number of ReadReq miss ticks (Tick)
system.cpu5.icache.ReadReq.accesses::cpu5.inst      1984914                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.icache.ReadReq.accesses::total      1984914                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.icache.ReadReq.missRate::cpu5.inst     0.000044                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.missRate::total     0.000044                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.avgMissLatency::cpu5.inst 22272.988506                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.avgMissLatency::total 22272.988506                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.mshrHits::cpu5.inst           13                       # number of ReadReq MSHR hits (Count)
system.cpu5.icache.ReadReq.mshrHits::total           13                       # number of ReadReq MSHR hits (Count)
system.cpu5.icache.ReadReq.mshrMisses::cpu5.inst           74                       # number of ReadReq MSHR misses (Count)
system.cpu5.icache.ReadReq.mshrMisses::total           74                       # number of ReadReq MSHR misses (Count)
system.cpu5.icache.ReadReq.mshrMissLatency::cpu5.inst      1380500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.icache.ReadReq.mshrMissLatency::total      1380500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.icache.ReadReq.mshrMissRate::cpu5.inst     0.000037                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.mshrMissRate::total     0.000037                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.avgMshrMissLatency::cpu5.inst 18655.405405                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.avgMshrMissLatency::total 18655.405405                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.icache.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.icache.tags.tagsInUse           66.049051                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.icache.tags.totalRefs             1984901                       # Total number of references to valid blocks. (Count)
system.cpu5.icache.tags.sampledRefs                74                       # Sample count of references to valid blocks. (Count)
system.cpu5.icache.tags.avgRefs          26822.986486                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.icache.tags.warmupTick          262269750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.icache.tags.occupancies::cpu5.inst    66.049051                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.icache.tags.avgOccs::cpu5.inst     0.129002                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.icache.tags.avgOccs::total       0.129002                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.icache.tags.occupanciesTaskId::1024           70                       # Occupied blocks per task id (Count)
system.cpu5.icache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu5.icache.tags.ageTaskId_1024::4           69                       # Occupied blocks per task id, per block age (Count)
system.cpu5.icache.tags.ratioOccsTaskId::1024     0.136719                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.icache.tags.tagAccesses           3969902                       # Number of tag accesses (Count)
system.cpu5.icache.tags.dataAccesses          3969902                       # Number of data accesses (Count)
system.cpu5.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu5.iew.squashCycles                      180                       # Number of cycles IEW is squashing (Cycle)
system.cpu5.iew.blockCycles                    778197                       # Number of cycles IEW is blocking (Cycle)
system.cpu5.iew.unblockCycles                 7970657                       # Number of cycles IEW is unblocking (Cycle)
system.cpu5.iew.dispatchedInsts              23967327                       # Number of instructions dispatched to IQ (Count)
system.cpu5.iew.dispSquashedInsts                  12                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu5.iew.dispLoadInsts                 2789497                       # Number of dispatched load instructions (Count)
system.cpu5.iew.dispStoreInsts                2000635                       # Number of dispatched store instructions (Count)
system.cpu5.iew.dispNonSpecInsts                   64                       # Number of dispatched non-speculative instructions (Count)
system.cpu5.iew.iqFullEvents                     9969                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu5.iew.lsqFullEvents                 7938270                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu5.iew.memOrderViolationEvents             3                       # Number of memory order violations (Count)
system.cpu5.iew.predictedTakenIncorrect            76                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu5.iew.predictedNotTakenIncorrect          159                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu5.iew.branchMispredicts                 235                       # Number of branch mispredicts detected at execute (Count)
system.cpu5.iew.instsToCommit                23963986                       # Cumulative count of insts sent to commit (Count)
system.cpu5.iew.writebackCount               23963890                       # Cumulative count of insts written-back (Count)
system.cpu5.iew.producerInst                 16964413                       # Number of instructions producing a value (Count)
system.cpu5.iew.consumerInst                 25422091                       # Number of instructions consuming a value (Count)
system.cpu5.iew.wbRate                       0.164578                       # Insts written-back per cycle ((Count/Cycle))
system.cpu5.iew.wbFanout                     0.667310                       # Average fanout of values written-back ((Count/Count))
system.cpu5.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu5.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu5.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu5.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu5.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu5.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu5.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.lsq0.forwLoads                         70                       # Number of loads that had data forwarded from stores (Count)
system.cpu5.lsq0.squashedLoads                   1075                       # Number of loads squashed (Count)
system.cpu5.lsq0.ignoredResponses                   5                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu5.lsq0.memOrderViolation                  3                       # Number of memory ordering violations (Count)
system.cpu5.lsq0.squashedStores                   340                       # Number of stores squashed (Count)
system.cpu5.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu5.lsq0.blockedByCache                102006                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu5.lsq0.loadToUse::samples           2788417                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::mean           226.030490                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::stdev          314.288423                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::0-9               1077751     38.65%     38.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::10-19              109012      3.91%     42.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::20-29               39696      1.42%     43.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::30-39               78966      2.83%     46.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::40-49               33925      1.22%     48.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::50-59               48821      1.75%     49.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::60-69               36543      1.31%     51.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::70-79               42998      1.54%     52.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::80-89               32933      1.18%     53.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::90-99               40838      1.46%     55.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::100-109             28647      1.03%     56.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::110-119             37820      1.36%     57.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::120-129             26773      0.96%     58.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::130-139             33990      1.22%     59.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::140-149             18227      0.65%     60.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::150-159             23960      0.86%     61.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::160-169             16004      0.57%     61.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::170-179             24135      0.87%     62.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::180-189             18060      0.65%     63.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::190-199             22594      0.81%     64.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::200-209             18409      0.66%     64.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::210-219             20665      0.74%     65.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::220-229             19084      0.68%     66.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::230-239             24335      0.87%     67.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::240-249             17516      0.63%     67.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::250-259             18573      0.67%     68.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::260-269             15771      0.57%     69.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::270-279             17391      0.62%     69.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::280-289             15098      0.54%     70.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::290-299             16316      0.59%     70.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::overflows          813566     29.18%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::max_value            2694                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::total             2788417                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.mmu.dtb.rdAccesses                2789067                       # TLB accesses on read requests (Count)
system.cpu5.mmu.dtb.wrAccesses                2000368                       # TLB accesses on write requests (Count)
system.cpu5.mmu.dtb.rdMisses                     4770                       # TLB misses on read requests (Count)
system.cpu5.mmu.dtb.wrMisses                     3684                       # TLB misses on write requests (Count)
system.cpu5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.itb.wrAccesses                1984914                       # TLB accesses on write requests (Count)
system.cpu5.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.itb.wrMisses                       13                       # TLB misses on write requests (Count)
system.cpu5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu5.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::mean   8934410500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::min_value   8934410500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::max_value   8934410500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::ON  36664395750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::CLK_GATED   8934410500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.rename.squashCycles                   180                       # Number of cycles rename is squashing (Cycle)
system.cpu5.rename.idleCycles                 1924466                       # Number of cycles rename is idle (Cycle)
system.cpu5.rename.blockCycles               17441386                       # Number of cycles rename is blocking (Cycle)
system.cpu5.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu5.rename.runCycles                  3325199                       # Number of cycles rename is running (Cycle)
system.cpu5.rename.unblockCycles            122914387                       # Number of cycles rename is unblocking (Cycle)
system.cpu5.rename.renamedInsts              23968535                       # Number of instructions processed by rename (Count)
system.cpu5.rename.ROBFullEvents               250048                       # Number of times rename has blocked due to ROB full (Count)
system.cpu5.rename.IQFullEvents                247066                       # Number of times rename has blocked due to IQ full (Count)
system.cpu5.rename.LQFullEvents                 65356                       # Number of times rename has blocked due to LQ full (Count)
system.cpu5.rename.SQFullEvents             122008412                       # Number of times rename has blocked due to SQ full (Count)
system.cpu5.rename.renamedOperands           42679810                       # Number of destination operands rename has renamed (Count)
system.cpu5.rename.lookups                   80632205                       # Number of register rename lookups that rename has made (Count)
system.cpu5.rename.intLookups                23682354                       # Number of integer rename lookups (Count)
system.cpu5.rename.fpLookups                  9750237                       # Number of floating rename lookups (Count)
system.cpu5.rename.committedMaps             42663032                       # Number of HB maps that are committed (Count)
system.cpu5.rename.undoneMaps                   16706                       # Number of HB maps that are undone due to squashing (Count)
system.cpu5.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu5.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu5.rename.skidInsts                  5814800                       # count of insts added to the skid buffer (Count)
system.cpu5.rob.reads                       167977011                       # The number of ROB reads (Count)
system.cpu5.rob.writes                       47933921                       # The number of ROB writes (Count)
system.cpu5.thread_0.numInsts                13391611                       # Number of Instructions committed (Count)
system.cpu5.thread_0.numOps                  23958038                       # Number of Ops committed (Count)
system.cpu5.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu6.numCycles                       145601761                       # Number of cpu cycles simulated (Cycle)
system.cpu6.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu6.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu6.instsAdded                       24872663                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu6.nonSpecInstsAdded                     185                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu6.instsIssued                      25123361                       # Number of instructions issued (Count)
system.cpu6.squashedInstsIssued                    42                       # Number of squashed instructions issued (Count)
system.cpu6.squashedInstsExamined                8937                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu6.squashedOperandsExamined            14474                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu6.squashedNonSpecRemoved                 80                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu6.numIssuedDist::samples          145598413                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::mean              0.172552                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::stdev             0.788947                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::0                136080443     93.46%     93.46% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::1                  3721236      2.56%     96.02% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::2                  1742892      1.20%     97.22% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::3                   882299      0.61%     97.82% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::4                  1479616      1.02%     98.84% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::5                  1061630      0.73%     99.57% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::6                   383555      0.26%     99.83% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::7                   232436      0.16%     99.99% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::8                    14306      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::total            145598413                       # Number of insts issued each cycle (Count)
system.cpu6.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntAlu                   1097      1.18%      1.18% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntMult                     0      0.00%      1.18% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntDiv                      0      0.00%      1.18% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatAdd                    0      0.00%      1.18% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCmp                    0      0.00%      1.18% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCvt                    0      0.00%      1.18% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMult                   0      0.00%      1.18% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMultAcc                0      0.00%      1.18% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatDiv                    0      0.00%      1.18% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMisc                   0      0.00%      1.18% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatSqrt                   0      0.00%      1.18% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAdd                     0      0.00%      1.18% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAddAcc                  0      0.00%      1.18% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAlu                     0      0.00%      1.18% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCmp                     0      0.00%      1.18% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCvt                     0      0.00%      1.18% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMisc                    0      0.00%      1.18% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMult                    0      0.00%      1.18% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMultAcc                 0      0.00%      1.18% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShift                   0      0.00%      1.18% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShiftAcc                0      0.00%      1.18% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdDiv                     0      0.00%      1.18% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSqrt                    0      0.00%      1.18% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAdd            45187     48.64%     49.82% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAlu                0      0.00%     49.82% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCmp                0      0.00%     49.82% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCvt                0      0.00%     49.82% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatDiv                0      0.00%     49.82% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMisc               0      0.00%     49.82% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMult               0      0.00%     49.82% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMultAcc            0      0.00%     49.82% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatSqrt               0      0.00%     49.82% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAdd               0      0.00%     49.82% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAlu               0      0.00%     49.82% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceCmp               0      0.00%     49.82% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceAdd            0      0.00%     49.82% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceCmp            0      0.00%     49.82% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAes                     0      0.00%     49.82% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAesMix                  0      0.00%     49.82% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash                0      0.00%     49.82% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash2               0      0.00%     49.82% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash              0      0.00%     49.82% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash2             0      0.00%     49.82% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma2               0      0.00%     49.82% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma3               0      0.00%     49.82% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdPredAlu                 0      0.00%     49.82% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemRead                    71      0.08%     49.89% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemWrite                   23      0.02%     49.92% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemRead            21628     23.28%     73.20% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemWrite           24900     26.80%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statIssuedInstType_0::No_OpClass          546      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntAlu     17504547     69.67%     69.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntMult           14      0.00%     69.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntDiv          160      0.00%     69.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatAdd       875038      3.48%     73.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCmp            0      0.00%     73.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCvt            0      0.00%     73.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMult            0      0.00%     73.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMultAcc            0      0.00%     73.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatDiv            0      0.00%     73.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMisc            0      0.00%     73.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatSqrt            0      0.00%     73.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAdd            0      0.00%     73.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAddAcc            0      0.00%     73.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAlu            2      0.00%     73.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCmp            0      0.00%     73.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCvt            0      0.00%     73.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMisc            0      0.00%     73.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMult            0      0.00%     73.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMultAcc            0      0.00%     73.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShift            0      0.00%     73.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShiftAcc            0      0.00%     73.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdDiv            0      0.00%     73.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSqrt            0      0.00%     73.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAdd       875004      3.48%     76.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCmp            0      0.00%     76.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCvt            0      0.00%     76.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatDiv            0      0.00%     76.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMult       750000      2.99%     79.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAes            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAesMix            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemRead       489575      1.95%     81.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemWrite       125354      0.50%     82.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemRead      2628101     10.46%     92.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemWrite      1875020      7.46%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::total      25123361                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.issueRate                        0.172548                       # Inst issue rate ((Count/Cycle))
system.cpu6.fuBusy                              92906                       # FU busy when requested (Count)
system.cpu6.fuBusyRate                       0.003698                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu6.intInstQueueReads               178840012                       # Number of integer instruction queue reads (Count)
system.cpu6.intInstQueueWrites               16631378                       # Number of integer instruction queue writes (Count)
system.cpu6.intInstQueueWakeupAccesses       16619465                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu6.fpInstQueueReads                 17098069                       # Number of floating instruction queue reads (Count)
system.cpu6.fpInstQueueWrites                 8250410                       # Number of floating instruction queue writes (Count)
system.cpu6.fpInstQueueWakeupAccesses         8250090                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu6.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu6.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu6.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu6.intAluAccesses                   16620829                       # Number of integer alu accesses (Count)
system.cpu6.fpAluAccesses                     8594892                       # Number of floating point alu accesses (Count)
system.cpu6.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu6.numInsts                         25122972                       # Number of executed instructions (Count)
system.cpu6.numLoadInsts                      3117607                       # Number of load instructions executed (Count)
system.cpu6.numSquashedInsts                      387                       # Number of squashed instructions skipped in execute (Count)
system.cpu6.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu6.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu6.numRefs                           5117970                       # Number of memory reference insts executed (Count)
system.cpu6.numBranches                       2727591                       # Number of branches executed (Count)
system.cpu6.numStoreInsts                     2000363                       # Number of stores executed (Count)
system.cpu6.numRate                          0.172546                       # Inst execution rate ((Count/Cycle))
system.cpu6.timesIdled                             27                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu6.idleCycles                           3348                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu6.quiesceCycles                     1055796                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu6.committedInsts                   13920015                       # Number of Instructions Simulated (Count)
system.cpu6.committedOps                     24863880                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu6.cpi                             10.459885                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu6.totalCpi                        10.459885                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu6.ipc                              0.095603                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu6.totalIpc                         0.095603                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu6.intRegfileReads                  25012238                       # Number of integer regfile reads (Count)
system.cpu6.intRegfileWrites                 10550537                       # Number of integer regfile writes (Count)
system.cpu6.fpRegfileReads                    9750053                       # Number of floating regfile reads (Count)
system.cpu6.fpRegfileWrites                   6375074                       # Number of floating regfile writes (Count)
system.cpu6.ccRegfileReads                   13636943                       # number of cc regfile reads (Count)
system.cpu6.ccRegfileWrites                   9931939                       # number of cc regfile writes (Count)
system.cpu6.miscRegfileReads                 10573867                       # number of misc regfile reads (Count)
system.cpu6.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu6.MemDepUnit__0.insertedLoads       2864943                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.insertedStores      2000622                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.conflictingLoads       125504                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__0.conflictingStores       125241                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.branchPred.lookups                2728866                       # Number of BP lookups (Count)
system.cpu6.branchPred.condPredicted          2728145                       # Number of conditional branches predicted (Count)
system.cpu6.branchPred.condIncorrect              187                       # Number of conditional branches incorrect (Count)
system.cpu6.branchPred.BTBLookups             2239247                       # Number of BTB lookups (Count)
system.cpu6.branchPred.BTBHits                2239169                       # Number of BTB hits (Count)
system.cpu6.branchPred.BTBHitRatio           0.999965                       # BTB Hit Ratio (Ratio)
system.cpu6.branchPred.RASUsed                    173                       # Number of times the RAS was used to get a target. (Count)
system.cpu6.branchPred.RASIncorrect                 5                       # Number of incorrect RAS predictions. (Count)
system.cpu6.branchPred.indirectLookups            233                       # Number of indirect predictor lookups. (Count)
system.cpu6.branchPred.indirectHits                24                       # Number of indirect target hits. (Count)
system.cpu6.branchPred.indirectMisses             209                       # Number of indirect misses. (Count)
system.cpu6.branchPred.indirectMispredicted           30                       # Number of mispredicted indirect branches. (Count)
system.cpu6.commit.commitSquashedInsts           7968                       # The number of squashed insts skipped by commit (Count)
system.cpu6.commit.commitNonSpecStalls            105                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu6.commit.branchMispredicts              157                       # The number of times a branch was mispredicted (Count)
system.cpu6.commit.numCommittedDist::samples    145597281                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::mean     0.170772                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::stdev     0.981108                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::0      138908653     95.41%     95.41% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::1        2247254      1.54%     96.95% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::2         869340      0.60%     97.55% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::3         912324      0.63%     98.17% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::4         353365      0.24%     98.42% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::5         488203      0.34%     98.75% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::6          59046      0.04%     98.79% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::7         140545      0.10%     98.89% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::8        1618551      1.11%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::total    145597281                       # Number of insts commited each cycle (Count)
system.cpu6.commit.instsCommitted            13920015                       # Number of instructions committed (Count)
system.cpu6.commit.opsCommitted              24863880                       # Number of ops (including micro ops) committed (Count)
system.cpu6.commit.memRefs                    4864193                       # Number of memory references committed (Count)
system.cpu6.commit.loads                      2863902                       # Number of loads committed (Count)
system.cpu6.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu6.commit.membars                         70                       # Number of memory barriers committed (Count)
system.cpu6.commit.branches                   2727048                       # Number of branches committed (Count)
system.cpu6.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu6.commit.floating                   8250036                       # Number of committed floating point instructions. (Count)
system.cpu6.commit.integer                   20375344                       # Number of committed integer instructions. (Count)
system.cpu6.commit.functionCalls                   82                       # Number of function calls committed. (Count)
system.cpu6.commit.committedInstType_0::No_OpClass          178      0.00%      0.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntAlu     17499331     70.38%     70.38% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntMult           14      0.00%     70.38% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntDiv          154      0.00%     70.38% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatAdd       875008      3.52%     73.90% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCmp            0      0.00%     73.90% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCvt            0      0.00%     73.90% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMult            0      0.00%     73.90% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMultAcc            0      0.00%     73.90% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatDiv            0      0.00%     73.90% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMisc            0      0.00%     73.90% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatSqrt            0      0.00%     73.90% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAdd            0      0.00%     73.90% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAddAcc            0      0.00%     73.90% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAlu            2      0.00%     73.90% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCmp            0      0.00%     73.90% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCvt            0      0.00%     73.90% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMisc            0      0.00%     73.90% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMult            0      0.00%     73.90% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.90% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShift            0      0.00%     73.90% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.90% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdDiv            0      0.00%     73.90% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSqrt            0      0.00%     73.90% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAdd       875000      3.52%     77.42% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.42% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.42% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.42% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.42% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.42% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMult       750000      3.02%     80.44% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.44% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.44% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.44% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.44% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.44% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.44% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.44% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAes            0      0.00%     80.44% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAesMix            0      0.00%     80.44% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.44% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.44% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.44% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.44% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.44% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.44% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.44% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemRead       488886      1.97%     82.40% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemWrite       125281      0.50%     82.91% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemRead      2375016      9.55%     92.46% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemWrite      1875010      7.54%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::total     24863880                       # Class of committed instruction (Count)
system.cpu6.commit.commitEligibleSamples      1618551                       # number cycles where commit BW limit reached (Cycle)
system.cpu6.dcache.demandHits::cpu6.data      2848439                       # number of demand (read+write) hits (Count)
system.cpu6.dcache.demandHits::total          2848439                       # number of demand (read+write) hits (Count)
system.cpu6.dcache.overallHits::cpu6.data      2848439                       # number of overall hits (Count)
system.cpu6.dcache.overallHits::total         2848439                       # number of overall hits (Count)
system.cpu6.dcache.demandMisses::cpu6.data      2016269                       # number of demand (read+write) misses (Count)
system.cpu6.dcache.demandMisses::total        2016269                       # number of demand (read+write) misses (Count)
system.cpu6.dcache.overallMisses::cpu6.data      2016269                       # number of overall misses (Count)
system.cpu6.dcache.overallMisses::total       2016269                       # number of overall misses (Count)
system.cpu6.dcache.demandMissLatency::cpu6.data 195678133648                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.dcache.demandMissLatency::total 195678133648                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.dcache.overallMissLatency::cpu6.data 195678133648                       # number of overall miss ticks (Tick)
system.cpu6.dcache.overallMissLatency::total 195678133648                       # number of overall miss ticks (Tick)
system.cpu6.dcache.demandAccesses::cpu6.data      4864708                       # number of demand (read+write) accesses (Count)
system.cpu6.dcache.demandAccesses::total      4864708                       # number of demand (read+write) accesses (Count)
system.cpu6.dcache.overallAccesses::cpu6.data      4864708                       # number of overall (read+write) accesses (Count)
system.cpu6.dcache.overallAccesses::total      4864708                       # number of overall (read+write) accesses (Count)
system.cpu6.dcache.demandMissRate::cpu6.data     0.414469                       # miss rate for demand accesses (Ratio)
system.cpu6.dcache.demandMissRate::total     0.414469                       # miss rate for demand accesses (Ratio)
system.cpu6.dcache.overallMissRate::cpu6.data     0.414469                       # miss rate for overall accesses (Ratio)
system.cpu6.dcache.overallMissRate::total     0.414469                       # miss rate for overall accesses (Ratio)
system.cpu6.dcache.demandAvgMissLatency::cpu6.data 97049.616717                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.dcache.demandAvgMissLatency::total 97049.616717                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.dcache.overallAvgMissLatency::cpu6.data 97049.616717                       # average overall miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMissLatency::total 97049.616717                       # average overall miss latency ((Tick/Count))
system.cpu6.dcache.blockedCycles::no_mshrs     32996854                       # number of cycles access was blocked (Cycle)
system.cpu6.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dcache.blockedCauses::no_mshrs       169077                       # number of times access was blocked (Count)
system.cpu6.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.dcache.avgBlocked::no_mshrs    195.158738                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dcache.writebacks::writebacks       249914                       # number of writebacks (Count)
system.cpu6.dcache.writebacks::total           249914                       # number of writebacks (Count)
system.cpu6.dcache.demandMshrHits::cpu6.data      1484698                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.dcache.demandMshrHits::total      1484698                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.dcache.overallMshrHits::cpu6.data      1484698                       # number of overall MSHR hits (Count)
system.cpu6.dcache.overallMshrHits::total      1484698                       # number of overall MSHR hits (Count)
system.cpu6.dcache.demandMshrMisses::cpu6.data       531571                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.dcache.demandMshrMisses::total       531571                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.dcache.overallMshrMisses::cpu6.data       531571                       # number of overall MSHR misses (Count)
system.cpu6.dcache.overallMshrMisses::total       531571                       # number of overall MSHR misses (Count)
system.cpu6.dcache.demandMshrMissLatency::cpu6.data  86227238398                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.dcache.demandMshrMissLatency::total  86227238398                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.dcache.overallMshrMissLatency::cpu6.data  86227238398                       # number of overall MSHR miss ticks (Tick)
system.cpu6.dcache.overallMshrMissLatency::total  86227238398                       # number of overall MSHR miss ticks (Tick)
system.cpu6.dcache.demandMshrMissRate::cpu6.data     0.109271                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.dcache.demandMshrMissRate::total     0.109271                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.dcache.overallMshrMissRate::cpu6.data     0.109271                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.dcache.overallMshrMissRate::total     0.109271                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.dcache.demandAvgMshrMissLatency::cpu6.data 162212.081543                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.demandAvgMshrMissLatency::total 162212.081543                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMshrMissLatency::cpu6.data 162212.081543                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMshrMissLatency::total 162212.081543                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.replacements                530440                       # number of replacements (Count)
system.cpu6.dcache.LockedRMWReadReq.misses::cpu6.data           35                       # number of LockedRMWReadReq misses (Count)
system.cpu6.dcache.LockedRMWReadReq.misses::total           35                       # number of LockedRMWReadReq misses (Count)
system.cpu6.dcache.LockedRMWReadReq.missLatency::cpu6.data      1850250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.missLatency::total      1850250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.accesses::cpu6.data           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWReadReq.accesses::total           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWReadReq.missRate::cpu6.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.avgMissLatency::cpu6.data 52864.285714                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.avgMissLatency::total 52864.285714                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.mshrMisses::cpu6.data           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu6.dcache.LockedRMWReadReq.mshrMisses::total           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu6.dcache.LockedRMWReadReq.mshrMissLatency::cpu6.data      3769250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.mshrMissLatency::total      3769250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.mshrMissRate::cpu6.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu6.data 107692.857143                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.avgMshrMissLatency::total 107692.857143                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWWriteReq.hits::cpu6.data           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu6.dcache.LockedRMWWriteReq.hits::total           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu6.dcache.LockedRMWWriteReq.accesses::cpu6.data           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWWriteReq.accesses::total           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.hits::cpu6.data      1082611                       # number of ReadReq hits (Count)
system.cpu6.dcache.ReadReq.hits::total        1082611                       # number of ReadReq hits (Count)
system.cpu6.dcache.ReadReq.misses::cpu6.data      1781841                       # number of ReadReq misses (Count)
system.cpu6.dcache.ReadReq.misses::total      1781841                       # number of ReadReq misses (Count)
system.cpu6.dcache.ReadReq.missLatency::cpu6.data 162839473250                       # number of ReadReq miss ticks (Tick)
system.cpu6.dcache.ReadReq.missLatency::total 162839473250                       # number of ReadReq miss ticks (Tick)
system.cpu6.dcache.ReadReq.accesses::cpu6.data      2864452                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.accesses::total      2864452                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.missRate::cpu6.data     0.622053                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.missRate::total     0.622053                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.avgMissLatency::cpu6.data 91388.329963                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.avgMissLatency::total 91388.329963                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.mshrHits::cpu6.data      1484698                       # number of ReadReq MSHR hits (Count)
system.cpu6.dcache.ReadReq.mshrHits::total      1484698                       # number of ReadReq MSHR hits (Count)
system.cpu6.dcache.ReadReq.mshrMisses::cpu6.data       297143                       # number of ReadReq MSHR misses (Count)
system.cpu6.dcache.ReadReq.mshrMisses::total       297143                       # number of ReadReq MSHR misses (Count)
system.cpu6.dcache.ReadReq.mshrMissLatency::cpu6.data  53505792000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.ReadReq.mshrMissLatency::total  53505792000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.ReadReq.mshrMissRate::cpu6.data     0.103735                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.mshrMissRate::total     0.103735                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.avgMshrMissLatency::cpu6.data 180067.482660                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.avgMshrMissLatency::total 180067.482660                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.hits::cpu6.data      1765828                       # number of WriteReq hits (Count)
system.cpu6.dcache.WriteReq.hits::total       1765828                       # number of WriteReq hits (Count)
system.cpu6.dcache.WriteReq.misses::cpu6.data       234428                       # number of WriteReq misses (Count)
system.cpu6.dcache.WriteReq.misses::total       234428                       # number of WriteReq misses (Count)
system.cpu6.dcache.WriteReq.missLatency::cpu6.data  32838660398                       # number of WriteReq miss ticks (Tick)
system.cpu6.dcache.WriteReq.missLatency::total  32838660398                       # number of WriteReq miss ticks (Tick)
system.cpu6.dcache.WriteReq.accesses::cpu6.data      2000256                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.WriteReq.accesses::total      2000256                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.WriteReq.missRate::cpu6.data     0.117199                       # miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.missRate::total     0.117199                       # miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.avgMissLatency::cpu6.data 140079.940954                       # average WriteReq miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.avgMissLatency::total 140079.940954                       # average WriteReq miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.mshrMisses::cpu6.data       234428                       # number of WriteReq MSHR misses (Count)
system.cpu6.dcache.WriteReq.mshrMisses::total       234428                       # number of WriteReq MSHR misses (Count)
system.cpu6.dcache.WriteReq.mshrMissLatency::cpu6.data  32721446398                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu6.dcache.WriteReq.mshrMissLatency::total  32721446398                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu6.dcache.WriteReq.mshrMissRate::cpu6.data     0.117199                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.mshrMissRate::total     0.117199                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.avgMshrMissLatency::cpu6.data 139579.940954                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.avgMshrMissLatency::total 139579.940954                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dcache.tags.tagsInUse         1016.416980                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.dcache.tags.totalRefs             3380083                       # Total number of references to valid blocks. (Count)
system.cpu6.dcache.tags.sampledRefs            531581                       # Sample count of references to valid blocks. (Count)
system.cpu6.dcache.tags.avgRefs              6.358547                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.dcache.tags.warmupTick          263959750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.dcache.tags.occupancies::cpu6.data  1016.416980                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.dcache.tags.avgOccs::cpu6.data     0.992595                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dcache.tags.avgOccs::total       0.992595                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu6.dcache.tags.ageTaskId_1024::3         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu6.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.dcache.tags.tagAccesses          10261137                       # Number of tag accesses (Count)
system.cpu6.dcache.tags.dataAccesses         10261137                       # Number of data accesses (Count)
system.cpu6.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.decode.idleCycles                 1476515                       # Number of cycles decode is idle (Cycle)
system.cpu6.decode.blockedCycles            140137623                       # Number of cycles decode is blocked (Cycle)
system.cpu6.decode.runCycles                  2942813                       # Number of cycles decode is running (Cycle)
system.cpu6.decode.unblockCycles              1041282                       # Number of cycles decode is unblocking (Cycle)
system.cpu6.decode.squashCycles                   180                       # Number of cycles decode is squashing (Cycle)
system.cpu6.decode.branchResolved             2239040                       # Number of times decode resolved a branch (Count)
system.cpu6.decode.branchMispred                   30                       # Number of times decode detected a branch misprediction (Count)
system.cpu6.decode.decodedInsts              24874879                       # Number of instructions handled by decode (Count)
system.cpu6.decode.squashedInsts                  202                       # Number of squashed instructions handled by decode (Count)
system.cpu6.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu6.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu6.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu6.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu6.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu6.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.fetch.icacheStallCycles           1983856                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu6.fetch.insts                      13927061                       # Number of instructions fetch has processed (Count)
system.cpu6.fetch.branches                    2728866                       # Number of branches that fetch encountered (Count)
system.cpu6.fetch.predictedBranches           2239366                       # Number of branches that fetch has predicted taken (Count)
system.cpu6.fetch.cycles                    143614347                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu6.fetch.squashCycles                    420                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu6.fetch.cacheLines                  1982240                       # Number of cache lines fetched (Count)
system.cpu6.fetch.icacheSquashes                   70                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu6.fetch.nisnDist::samples         145598413                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::mean             0.170860                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::stdev            1.021016                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::0               140103191     96.23%     96.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::1                  999998      0.69%     96.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::2                  496039      0.34%     97.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::3                 1509952      1.04%     98.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::4                  236193      0.16%     98.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::5                   79717      0.05%     98.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::6                  108872      0.07%     98.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::7                  157128      0.11%     98.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::8                 1907323      1.31%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::total           145598413                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.branchRate                 0.018742                       # Number of branch fetches per cycle (Ratio)
system.cpu6.fetch.rate                       0.095652                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu6.icache.demandHits::cpu6.inst      1982153                       # number of demand (read+write) hits (Count)
system.cpu6.icache.demandHits::total          1982153                       # number of demand (read+write) hits (Count)
system.cpu6.icache.overallHits::cpu6.inst      1982153                       # number of overall hits (Count)
system.cpu6.icache.overallHits::total         1982153                       # number of overall hits (Count)
system.cpu6.icache.demandMisses::cpu6.inst           87                       # number of demand (read+write) misses (Count)
system.cpu6.icache.demandMisses::total             87                       # number of demand (read+write) misses (Count)
system.cpu6.icache.overallMisses::cpu6.inst           87                       # number of overall misses (Count)
system.cpu6.icache.overallMisses::total            87                       # number of overall misses (Count)
system.cpu6.icache.demandMissLatency::cpu6.inst      2067500                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.icache.demandMissLatency::total      2067500                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.icache.overallMissLatency::cpu6.inst      2067500                       # number of overall miss ticks (Tick)
system.cpu6.icache.overallMissLatency::total      2067500                       # number of overall miss ticks (Tick)
system.cpu6.icache.demandAccesses::cpu6.inst      1982240                       # number of demand (read+write) accesses (Count)
system.cpu6.icache.demandAccesses::total      1982240                       # number of demand (read+write) accesses (Count)
system.cpu6.icache.overallAccesses::cpu6.inst      1982240                       # number of overall (read+write) accesses (Count)
system.cpu6.icache.overallAccesses::total      1982240                       # number of overall (read+write) accesses (Count)
system.cpu6.icache.demandMissRate::cpu6.inst     0.000044                       # miss rate for demand accesses (Ratio)
system.cpu6.icache.demandMissRate::total     0.000044                       # miss rate for demand accesses (Ratio)
system.cpu6.icache.overallMissRate::cpu6.inst     0.000044                       # miss rate for overall accesses (Ratio)
system.cpu6.icache.overallMissRate::total     0.000044                       # miss rate for overall accesses (Ratio)
system.cpu6.icache.demandAvgMissLatency::cpu6.inst 23764.367816                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.icache.demandAvgMissLatency::total 23764.367816                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.icache.overallAvgMissLatency::cpu6.inst 23764.367816                       # average overall miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMissLatency::total 23764.367816                       # average overall miss latency ((Tick/Count))
system.cpu6.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.icache.demandMshrHits::cpu6.inst           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.icache.demandMshrHits::total           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.icache.overallMshrHits::cpu6.inst           14                       # number of overall MSHR hits (Count)
system.cpu6.icache.overallMshrHits::total           14                       # number of overall MSHR hits (Count)
system.cpu6.icache.demandMshrMisses::cpu6.inst           73                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.icache.demandMshrMisses::total           73                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.icache.overallMshrMisses::cpu6.inst           73                       # number of overall MSHR misses (Count)
system.cpu6.icache.overallMshrMisses::total           73                       # number of overall MSHR misses (Count)
system.cpu6.icache.demandMshrMissLatency::cpu6.inst      1509750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.icache.demandMshrMissLatency::total      1509750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.icache.overallMshrMissLatency::cpu6.inst      1509750                       # number of overall MSHR miss ticks (Tick)
system.cpu6.icache.overallMshrMissLatency::total      1509750                       # number of overall MSHR miss ticks (Tick)
system.cpu6.icache.demandMshrMissRate::cpu6.inst     0.000037                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.icache.demandMshrMissRate::total     0.000037                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.icache.overallMshrMissRate::cpu6.inst     0.000037                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.icache.overallMshrMissRate::total     0.000037                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.icache.demandAvgMshrMissLatency::cpu6.inst 20681.506849                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.demandAvgMshrMissLatency::total 20681.506849                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMshrMissLatency::cpu6.inst 20681.506849                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMshrMissLatency::total 20681.506849                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.replacements                     0                       # number of replacements (Count)
system.cpu6.icache.ReadReq.hits::cpu6.inst      1982153                       # number of ReadReq hits (Count)
system.cpu6.icache.ReadReq.hits::total        1982153                       # number of ReadReq hits (Count)
system.cpu6.icache.ReadReq.misses::cpu6.inst           87                       # number of ReadReq misses (Count)
system.cpu6.icache.ReadReq.misses::total           87                       # number of ReadReq misses (Count)
system.cpu6.icache.ReadReq.missLatency::cpu6.inst      2067500                       # number of ReadReq miss ticks (Tick)
system.cpu6.icache.ReadReq.missLatency::total      2067500                       # number of ReadReq miss ticks (Tick)
system.cpu6.icache.ReadReq.accesses::cpu6.inst      1982240                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.icache.ReadReq.accesses::total      1982240                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.icache.ReadReq.missRate::cpu6.inst     0.000044                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.missRate::total     0.000044                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.avgMissLatency::cpu6.inst 23764.367816                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.avgMissLatency::total 23764.367816                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.mshrHits::cpu6.inst           14                       # number of ReadReq MSHR hits (Count)
system.cpu6.icache.ReadReq.mshrHits::total           14                       # number of ReadReq MSHR hits (Count)
system.cpu6.icache.ReadReq.mshrMisses::cpu6.inst           73                       # number of ReadReq MSHR misses (Count)
system.cpu6.icache.ReadReq.mshrMisses::total           73                       # number of ReadReq MSHR misses (Count)
system.cpu6.icache.ReadReq.mshrMissLatency::cpu6.inst      1509750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.icache.ReadReq.mshrMissLatency::total      1509750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.icache.ReadReq.mshrMissRate::cpu6.inst     0.000037                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.mshrMissRate::total     0.000037                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.avgMshrMissLatency::cpu6.inst 20681.506849                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.avgMshrMissLatency::total 20681.506849                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.icache.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.icache.tags.tagsInUse           66.425243                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.icache.tags.totalRefs             1982226                       # Total number of references to valid blocks. (Count)
system.cpu6.icache.tags.sampledRefs                73                       # Sample count of references to valid blocks. (Count)
system.cpu6.icache.tags.avgRefs          27153.780822                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.icache.tags.warmupTick          263955750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.icache.tags.occupancies::cpu6.inst    66.425243                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.icache.tags.avgOccs::cpu6.inst     0.129737                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.icache.tags.avgOccs::total       0.129737                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.icache.tags.occupanciesTaskId::1024           70                       # Occupied blocks per task id (Count)
system.cpu6.icache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu6.icache.tags.ageTaskId_1024::4           69                       # Occupied blocks per task id, per block age (Count)
system.cpu6.icache.tags.ratioOccsTaskId::1024     0.136719                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.icache.tags.tagAccesses           3964553                       # Number of tag accesses (Count)
system.cpu6.icache.tags.dataAccesses          3964553                       # Number of data accesses (Count)
system.cpu6.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu6.iew.squashCycles                      180                       # Number of cycles IEW is squashing (Cycle)
system.cpu6.iew.blockCycles                    769650                       # Number of cycles IEW is blocking (Cycle)
system.cpu6.iew.unblockCycles                 8147335                       # Number of cycles IEW is unblocking (Cycle)
system.cpu6.iew.dispatchedInsts              24872848                       # Number of instructions dispatched to IQ (Count)
system.cpu6.iew.dispSquashedInsts                  12                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu6.iew.dispLoadInsts                 2864943                       # Number of dispatched load instructions (Count)
system.cpu6.iew.dispStoreInsts                2000622                       # Number of dispatched store instructions (Count)
system.cpu6.iew.dispNonSpecInsts                   63                       # Number of dispatched non-speculative instructions (Count)
system.cpu6.iew.iqFullEvents                     9935                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu6.iew.lsqFullEvents                 8114051                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu6.iew.memOrderViolationEvents             3                       # Number of memory order violations (Count)
system.cpu6.iew.predictedTakenIncorrect            73                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu6.iew.predictedNotTakenIncorrect          161                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu6.iew.branchMispredicts                 234                       # Number of branch mispredicts detected at execute (Count)
system.cpu6.iew.instsToCommit                24869648                       # Cumulative count of insts sent to commit (Count)
system.cpu6.iew.writebackCount               24869555                       # Cumulative count of insts written-back (Count)
system.cpu6.iew.producerInst                 17585299                       # Number of instructions producing a value (Count)
system.cpu6.iew.consumerInst                 26318954                       # Number of instructions consuming a value (Count)
system.cpu6.iew.wbRate                       0.170805                       # Insts written-back per cycle ((Count/Cycle))
system.cpu6.iew.wbFanout                     0.668161                       # Average fanout of values written-back ((Count/Count))
system.cpu6.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu6.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu6.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu6.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu6.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu6.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu6.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.lsq0.forwLoads                         60                       # Number of loads that had data forwarded from stores (Count)
system.cpu6.lsq0.squashedLoads                   1036                       # Number of loads squashed (Count)
system.cpu6.lsq0.ignoredResponses                   5                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu6.lsq0.memOrderViolation                  3                       # Number of memory ordering violations (Count)
system.cpu6.lsq0.squashedStores                   331                       # Number of stores squashed (Count)
system.cpu6.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu6.lsq0.blockedByCache                110557                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu6.lsq0.loadToUse::samples           2863902                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::mean           244.089809                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::stdev          331.815615                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::0-9               1061867     37.08%     37.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::10-19              102466      3.58%     40.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::20-29               37588      1.31%     41.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::30-39               78545      2.74%     44.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::40-49               37691      1.32%     46.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::50-59               49021      1.71%     47.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::60-69               37902      1.32%     49.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::70-79               45579      1.59%     50.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::80-89               34846      1.22%     51.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::90-99               42920      1.50%     53.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::100-109             30425      1.06%     54.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::110-119             38331      1.34%     55.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::120-129             24757      0.86%     56.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::130-139             33784      1.18%     57.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::140-149             17485      0.61%     58.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::150-159             25723      0.90%     59.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::160-169             16586      0.58%     59.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::170-179             25027      0.87%     60.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::180-189             17865      0.62%     61.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::190-199             24713      0.86%     62.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::200-209             21511      0.75%     63.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::210-219             22542      0.79%     63.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::220-229             21586      0.75%     64.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::230-239             25476      0.89%     65.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::240-249             19290      0.67%     66.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::250-259             21112      0.74%     66.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::260-269             17257      0.60%     67.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::270-279             19094      0.67%     68.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::280-289             15677      0.55%     68.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::290-299             16978      0.59%     69.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::overflows          880258     30.74%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::max_value            2927                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::total             2863902                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.mmu.dtb.rdAccesses                2864551                       # TLB accesses on read requests (Count)
system.cpu6.mmu.dtb.wrAccesses                2000363                       # TLB accesses on write requests (Count)
system.cpu6.mmu.dtb.rdMisses                     4763                       # TLB misses on read requests (Count)
system.cpu6.mmu.dtb.wrMisses                     3683                       # TLB misses on write requests (Count)
system.cpu6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.itb.wrAccesses                1982240                       # TLB accesses on write requests (Count)
system.cpu6.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.itb.wrMisses                       13                       # TLB misses on write requests (Count)
system.cpu6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu6.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::mean   8934417000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::min_value   8934417000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::max_value   8934417000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::ON  36664389250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::CLK_GATED   8934417000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.rename.squashCycles                   180                       # Number of cycles rename is squashing (Cycle)
system.cpu6.rename.idleCycles                 1920382                       # Number of cycles rename is idle (Cycle)
system.cpu6.rename.blockCycles               19278702                       # Number of cycles rename is blocking (Cycle)
system.cpu6.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu6.rename.runCycles                  3473037                       # Number of cycles rename is running (Cycle)
system.cpu6.rename.unblockCycles            120926112                       # Number of cycles rename is unblocking (Cycle)
system.cpu6.rename.renamedInsts              24874116                       # Number of instructions processed by rename (Count)
system.cpu6.rename.ROBFullEvents               250053                       # Number of times rename has blocked due to ROB full (Count)
system.cpu6.rename.IQFullEvents                272015                       # Number of times rename has blocked due to IQ full (Count)
system.cpu6.rename.LQFullEvents                109597                       # Number of times rename has blocked due to LQ full (Count)
system.cpu6.rename.SQFullEvents             119960674                       # Number of times rename has blocked due to SQ full (Count)
system.cpu6.rename.renamedOperands           44491100                       # Number of destination operands rename has renamed (Count)
system.cpu6.rename.lookups                   83801902                       # Number of register rename lookups that rename has made (Count)
system.cpu6.rename.intLookups                24512388                       # Number of integer rename lookups (Count)
system.cpu6.rename.fpLookups                  9750281                       # Number of floating rename lookups (Count)
system.cpu6.rename.committedMaps             44474725                       # Number of HB maps that are committed (Count)
system.cpu6.rename.undoneMaps                   16318                       # Number of HB maps that are undone due to squashing (Count)
system.cpu6.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu6.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu6.rename.skidInsts                  5758485                       # count of insts added to the skid buffer (Count)
system.cpu6.rob.reads                       168850331                       # The number of ROB reads (Count)
system.cpu6.rob.writes                       49744899                       # The number of ROB writes (Count)
system.cpu6.thread_0.numInsts                13920015                       # Number of Instructions committed (Count)
system.cpu6.thread_0.numOps                  24863880                       # Number of Ops committed (Count)
system.cpu6.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu7.numCycles                       145594831                       # Number of cpu cycles simulated (Cycle)
system.cpu7.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu7.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu7.instsAdded                       24961828                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu7.nonSpecInstsAdded                     162                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu7.instsIssued                      25215316                       # Number of instructions issued (Count)
system.cpu7.squashedInstsIssued                    44                       # Number of squashed instructions issued (Count)
system.cpu7.squashedInstsExamined                8151                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu7.squashedOperandsExamined            11584                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu7.squashedNonSpecRemoved                 57                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu7.numIssuedDist::samples          145591997                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::mean              0.173192                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::stdev             0.792841                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::0                136088213     93.47%     93.47% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::1                  3737890      2.57%     96.04% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::2                  1692858      1.16%     97.20% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::3                   858444      0.59%     97.79% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::4                  1451284      1.00%     98.79% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::5                  1113669      0.76%     99.55% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::6                   412283      0.28%     99.84% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::7                   229649      0.16%     99.99% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::8                     7707      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::total            145591997                       # Number of insts issued each cycle (Count)
system.cpu7.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntAlu                   1496      1.59%      1.59% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntMult                     0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntDiv                      0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatAdd                    0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCmp                    0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCvt                    0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMult                   0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMultAcc                0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatDiv                    0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMisc                   0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatSqrt                   0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAdd                     0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAddAcc                  0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAlu                     0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCmp                     0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCvt                     0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMisc                    0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMult                    0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMultAcc                 0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShift                   0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShiftAcc                0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdDiv                     0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSqrt                    0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAdd            45350     48.35%     49.95% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAlu                0      0.00%     49.95% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCmp                0      0.00%     49.95% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCvt                0      0.00%     49.95% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatDiv                0      0.00%     49.95% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMisc               0      0.00%     49.95% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMult               0      0.00%     49.95% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMultAcc            0      0.00%     49.95% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatSqrt               0      0.00%     49.95% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAdd               0      0.00%     49.95% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAlu               0      0.00%     49.95% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceCmp               0      0.00%     49.95% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceAdd            0      0.00%     49.95% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceCmp            0      0.00%     49.95% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAes                     0      0.00%     49.95% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAesMix                  0      0.00%     49.95% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash                0      0.00%     49.95% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash2               0      0.00%     49.95% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash              0      0.00%     49.95% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash2             0      0.00%     49.95% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma2               0      0.00%     49.95% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma3               0      0.00%     49.95% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdPredAlu                 0      0.00%     49.95% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemRead                    97      0.10%     50.05% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemWrite                   27      0.03%     50.08% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemRead            22434     23.92%     74.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemWrite           24390     26.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statIssuedInstType_0::No_OpClass          522      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntAlu     17586702     69.75%     69.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntMult           14      0.00%     69.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntDiv          160      0.00%     69.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatAdd       875050      3.47%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCmp            0      0.00%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCvt            0      0.00%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMult            0      0.00%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMultAcc            0      0.00%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatDiv            0      0.00%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMisc            0      0.00%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatSqrt            0      0.00%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAdd            0      0.00%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAddAcc            0      0.00%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAlu            2      0.00%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCmp            0      0.00%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCvt            0      0.00%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMisc            0      0.00%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMult            0      0.00%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMultAcc            0      0.00%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShift            0      0.00%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShiftAcc            0      0.00%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdDiv            0      0.00%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSqrt            0      0.00%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAdd       875015      3.47%     76.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCmp            0      0.00%     76.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCvt            0      0.00%     76.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatDiv            0      0.00%     76.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMult       750000      2.97%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAes            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAesMix            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemRead       497068      1.97%     81.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemWrite       125340      0.50%     82.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemRead      2630412     10.43%     92.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemWrite      1875031      7.44%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::total      25215316                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.issueRate                        0.173188                       # Inst issue rate ((Count/Cycle))
system.cpu7.fuBusy                              93794                       # FU busy when requested (Count)
system.cpu7.fuBusyRate                       0.003720                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu7.intInstQueueReads               179013247                       # Number of integer instruction queue reads (Count)
system.cpu7.intInstQueueWrites               16719651                       # Number of integer instruction queue writes (Count)
system.cpu7.intInstQueueWakeupAccesses       16709036                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu7.fpInstQueueReads                 17103214                       # Number of floating instruction queue reads (Count)
system.cpu7.fpInstQueueWrites                 8250494                       # Number of floating instruction queue writes (Count)
system.cpu7.fpInstQueueWakeupAccesses         8250136                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu7.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu7.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu7.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu7.intAluAccesses                   16710894                       # Number of integer alu accesses (Count)
system.cpu7.fpAluAccesses                     8597694                       # Number of floating point alu accesses (Count)
system.cpu7.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu7.numInsts                         25214922                       # Number of executed instructions (Count)
system.cpu7.numLoadInsts                      3127403                       # Number of load instructions executed (Count)
system.cpu7.numSquashedInsts                      388                       # Number of squashed instructions skipped in execute (Count)
system.cpu7.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu7.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu7.numRefs                           5127767                       # Number of memory reference insts executed (Count)
system.cpu7.numBranches                       2742601                       # Number of branches executed (Count)
system.cpu7.numStoreInsts                     2000364                       # Number of stores executed (Count)
system.cpu7.numRate                          0.173186                       # Inst execution rate ((Count/Cycle))
system.cpu7.timesIdled                             23                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu7.idleCycles                           2834                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu7.quiesceCycles                     1062776                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu7.committedInsts                   13972455                       # Number of Instructions Simulated (Count)
system.cpu7.committedOps                     24953798                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu7.cpi                             10.420132                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu7.totalCpi                        10.420132                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu7.ipc                              0.095968                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu7.totalIpc                         0.095968                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu7.intRegfileReads                  25099266                       # Number of integer regfile reads (Count)
system.cpu7.intRegfileWrites                 10602612                       # Number of integer regfile writes (Count)
system.cpu7.fpRegfileReads                    9750100                       # Number of floating regfile reads (Count)
system.cpu7.fpRegfileWrites                   6375107                       # Number of floating regfile writes (Count)
system.cpu7.ccRegfileReads                   13712135                       # number of cc regfile reads (Count)
system.cpu7.ccRegfileWrites                   9977105                       # number of cc regfile writes (Count)
system.cpu7.miscRegfileReads                 10613561                       # number of misc regfile reads (Count)
system.cpu7.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu7.MemDepUnit__0.insertedLoads       2872331                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.insertedStores      2000543                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.conflictingLoads       125483                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__0.conflictingStores       125235                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.branchPred.lookups                2743741                       # Number of BP lookups (Count)
system.cpu7.branchPred.condPredicted          2743054                       # Number of conditional branches predicted (Count)
system.cpu7.branchPred.condIncorrect              174                       # Number of conditional branches incorrect (Count)
system.cpu7.branchPred.BTBLookups             2246676                       # Number of BTB lookups (Count)
system.cpu7.branchPred.BTBHits                2246607                       # Number of BTB hits (Count)
system.cpu7.branchPred.BTBHitRatio           0.999969                       # BTB Hit Ratio (Ratio)
system.cpu7.branchPred.RASUsed                    163                       # Number of times the RAS was used to get a target. (Count)
system.cpu7.branchPred.RASIncorrect                 5                       # Number of incorrect RAS predictions. (Count)
system.cpu7.branchPred.indirectLookups            245                       # Number of indirect predictor lookups. (Count)
system.cpu7.branchPred.indirectHits                25                       # Number of indirect target hits. (Count)
system.cpu7.branchPred.indirectMisses             220                       # Number of indirect misses. (Count)
system.cpu7.branchPred.indirectMispredicted           27                       # Number of mispredicted indirect branches. (Count)
system.cpu7.commit.commitSquashedInsts           6715                       # The number of squashed insts skipped by commit (Count)
system.cpu7.commit.commitNonSpecStalls            105                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu7.commit.branchMispredicts              141                       # The number of times a branch was mispredicted (Count)
system.cpu7.commit.numCommittedDist::samples    145591043                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::mean     0.171397                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::stdev     0.983496                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::0      138899196     95.40%     95.40% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::1        2236145      1.54%     96.94% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::2         867411      0.60%     97.54% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::3         913602      0.63%     98.16% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::4         354270      0.24%     98.41% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::5         495324      0.34%     98.75% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::6          51354      0.04%     98.78% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::7         149727      0.10%     98.88% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::8        1624014      1.12%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::total    145591043                       # Number of insts commited each cycle (Count)
system.cpu7.commit.instsCommitted            13972455                       # Number of instructions committed (Count)
system.cpu7.commit.opsCommitted              24953798                       # Number of ops (including micro ops) committed (Count)
system.cpu7.commit.memRefs                    4871664                       # Number of memory references committed (Count)
system.cpu7.commit.loads                      2871387                       # Number of loads committed (Count)
system.cpu7.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu7.commit.membars                         70                       # Number of memory barriers committed (Count)
system.cpu7.commit.branches                   2742042                       # Number of branches committed (Count)
system.cpu7.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu7.commit.floating                   8250036                       # Number of committed floating point instructions. (Count)
system.cpu7.commit.integer                   20457768                       # Number of committed integer instructions. (Count)
system.cpu7.commit.functionCalls                   82                       # Number of function calls committed. (Count)
system.cpu7.commit.committedInstType_0::No_OpClass          181      0.00%      0.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntAlu     17581775     70.46%     70.46% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntMult           14      0.00%     70.46% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntDiv          154      0.00%     70.46% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatAdd       875008      3.51%     73.97% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCmp            0      0.00%     73.97% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCvt            0      0.00%     73.97% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMult            0      0.00%     73.97% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMultAcc            0      0.00%     73.97% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatDiv            0      0.00%     73.97% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMisc            0      0.00%     73.97% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatSqrt            0      0.00%     73.97% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAdd            0      0.00%     73.97% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAddAcc            0      0.00%     73.97% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAlu            2      0.00%     73.97% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCmp            0      0.00%     73.97% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCvt            0      0.00%     73.97% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMisc            0      0.00%     73.97% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMult            0      0.00%     73.97% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.97% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShift            0      0.00%     73.97% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.97% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdDiv            0      0.00%     73.97% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSqrt            0      0.00%     73.97% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAdd       875000      3.51%     77.47% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMult       750000      3.01%     80.48% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.48% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.48% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.48% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.48% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.48% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.48% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.48% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAes            0      0.00%     80.48% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAesMix            0      0.00%     80.48% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.48% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.48% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.48% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.48% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.48% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.48% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.48% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemRead       496371      1.99%     82.47% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemWrite       125267      0.50%     82.97% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemRead      2375016      9.52%     92.49% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemWrite      1875010      7.51%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::total     24953798                       # Class of committed instruction (Count)
system.cpu7.commit.commitEligibleSamples      1624014                       # number cycles where commit BW limit reached (Cycle)
system.cpu7.dcache.demandHits::cpu7.data      2896813                       # number of demand (read+write) hits (Count)
system.cpu7.dcache.demandHits::total          2896813                       # number of demand (read+write) hits (Count)
system.cpu7.dcache.overallHits::cpu7.data      2896813                       # number of overall hits (Count)
system.cpu7.dcache.overallHits::total         2896813                       # number of overall hits (Count)
system.cpu7.dcache.demandMisses::cpu7.data      1975389                       # number of demand (read+write) misses (Count)
system.cpu7.dcache.demandMisses::total        1975389                       # number of demand (read+write) misses (Count)
system.cpu7.dcache.overallMisses::cpu7.data      1975389                       # number of overall misses (Count)
system.cpu7.dcache.overallMisses::total       1975389                       # number of overall misses (Count)
system.cpu7.dcache.demandMissLatency::cpu7.data 196494893638                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.dcache.demandMissLatency::total 196494893638                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.dcache.overallMissLatency::cpu7.data 196494893638                       # number of overall miss ticks (Tick)
system.cpu7.dcache.overallMissLatency::total 196494893638                       # number of overall miss ticks (Tick)
system.cpu7.dcache.demandAccesses::cpu7.data      4872202                       # number of demand (read+write) accesses (Count)
system.cpu7.dcache.demandAccesses::total      4872202                       # number of demand (read+write) accesses (Count)
system.cpu7.dcache.overallAccesses::cpu7.data      4872202                       # number of overall (read+write) accesses (Count)
system.cpu7.dcache.overallAccesses::total      4872202                       # number of overall (read+write) accesses (Count)
system.cpu7.dcache.demandMissRate::cpu7.data     0.405441                       # miss rate for demand accesses (Ratio)
system.cpu7.dcache.demandMissRate::total     0.405441                       # miss rate for demand accesses (Ratio)
system.cpu7.dcache.overallMissRate::cpu7.data     0.405441                       # miss rate for overall accesses (Ratio)
system.cpu7.dcache.overallMissRate::total     0.405441                       # miss rate for overall accesses (Ratio)
system.cpu7.dcache.demandAvgMissLatency::cpu7.data 99471.493280                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.dcache.demandAvgMissLatency::total 99471.493280                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.dcache.overallAvgMissLatency::cpu7.data 99471.493280                       # average overall miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMissLatency::total 99471.493280                       # average overall miss latency ((Tick/Count))
system.cpu7.dcache.blockedCycles::no_mshrs     34416860                       # number of cycles access was blocked (Cycle)
system.cpu7.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dcache.blockedCauses::no_mshrs       167465                       # number of times access was blocked (Count)
system.cpu7.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.dcache.avgBlocked::no_mshrs    205.516735                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dcache.writebacks::writebacks       249905                       # number of writebacks (Count)
system.cpu7.dcache.writebacks::total           249905                       # number of writebacks (Count)
system.cpu7.dcache.demandMshrHits::cpu7.data      1443832                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.dcache.demandMshrHits::total      1443832                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.dcache.overallMshrHits::cpu7.data      1443832                       # number of overall MSHR hits (Count)
system.cpu7.dcache.overallMshrHits::total      1443832                       # number of overall MSHR hits (Count)
system.cpu7.dcache.demandMshrMisses::cpu7.data       531557                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.dcache.demandMshrMisses::total       531557                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.dcache.overallMshrMisses::cpu7.data       531557                       # number of overall MSHR misses (Count)
system.cpu7.dcache.overallMshrMisses::total       531557                       # number of overall MSHR misses (Count)
system.cpu7.dcache.demandMshrMissLatency::cpu7.data  86261344638                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.dcache.demandMshrMissLatency::total  86261344638                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.dcache.overallMshrMissLatency::cpu7.data  86261344638                       # number of overall MSHR miss ticks (Tick)
system.cpu7.dcache.overallMshrMissLatency::total  86261344638                       # number of overall MSHR miss ticks (Tick)
system.cpu7.dcache.demandMshrMissRate::cpu7.data     0.109100                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.dcache.demandMshrMissRate::total     0.109100                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.dcache.overallMshrMissRate::cpu7.data     0.109100                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.dcache.overallMshrMissRate::total     0.109100                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.dcache.demandAvgMshrMissLatency::cpu7.data 162280.516742                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.demandAvgMshrMissLatency::total 162280.516742                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMshrMissLatency::cpu7.data 162280.516742                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMshrMissLatency::total 162280.516742                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.replacements                530434                       # number of replacements (Count)
system.cpu7.dcache.LockedRMWReadReq.misses::cpu7.data           35                       # number of LockedRMWReadReq misses (Count)
system.cpu7.dcache.LockedRMWReadReq.misses::total           35                       # number of LockedRMWReadReq misses (Count)
system.cpu7.dcache.LockedRMWReadReq.missLatency::cpu7.data      1022250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.missLatency::total      1022250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.accesses::cpu7.data           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWReadReq.accesses::total           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWReadReq.missRate::cpu7.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.avgMissLatency::cpu7.data 29207.142857                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.avgMissLatency::total 29207.142857                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.mshrMisses::cpu7.data           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu7.dcache.LockedRMWReadReq.mshrMisses::total           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu7.dcache.LockedRMWReadReq.mshrMissLatency::cpu7.data      2082500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.mshrMissLatency::total      2082500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.mshrMissRate::cpu7.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu7.data        59500                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.avgMshrMissLatency::total        59500                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWWriteReq.hits::cpu7.data           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu7.dcache.LockedRMWWriteReq.hits::total           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu7.dcache.LockedRMWWriteReq.accesses::cpu7.data           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWWriteReq.accesses::total           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.hits::cpu7.data      1130993                       # number of ReadReq hits (Count)
system.cpu7.dcache.ReadReq.hits::total        1130993                       # number of ReadReq hits (Count)
system.cpu7.dcache.ReadReq.misses::cpu7.data      1740967                       # number of ReadReq misses (Count)
system.cpu7.dcache.ReadReq.misses::total      1740967                       # number of ReadReq misses (Count)
system.cpu7.dcache.ReadReq.missLatency::cpu7.data 163594720250                       # number of ReadReq miss ticks (Tick)
system.cpu7.dcache.ReadReq.missLatency::total 163594720250                       # number of ReadReq miss ticks (Tick)
system.cpu7.dcache.ReadReq.accesses::cpu7.data      2871960                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.accesses::total      2871960                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.missRate::cpu7.data     0.606195                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.missRate::total     0.606195                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.avgMissLatency::cpu7.data 93967.731870                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.avgMissLatency::total 93967.731870                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.mshrHits::cpu7.data      1443832                       # number of ReadReq MSHR hits (Count)
system.cpu7.dcache.ReadReq.mshrHits::total      1443832                       # number of ReadReq MSHR hits (Count)
system.cpu7.dcache.ReadReq.mshrMisses::cpu7.data       297135                       # number of ReadReq MSHR misses (Count)
system.cpu7.dcache.ReadReq.mshrMisses::total       297135                       # number of ReadReq MSHR misses (Count)
system.cpu7.dcache.ReadReq.mshrMissLatency::cpu7.data  53478382250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.ReadReq.mshrMissLatency::total  53478382250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.ReadReq.mshrMissRate::cpu7.data     0.103461                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.mshrMissRate::total     0.103461                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.avgMshrMissLatency::cpu7.data 179980.083969                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.avgMshrMissLatency::total 179980.083969                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.hits::cpu7.data      1765820                       # number of WriteReq hits (Count)
system.cpu7.dcache.WriteReq.hits::total       1765820                       # number of WriteReq hits (Count)
system.cpu7.dcache.WriteReq.misses::cpu7.data       234422                       # number of WriteReq misses (Count)
system.cpu7.dcache.WriteReq.misses::total       234422                       # number of WriteReq misses (Count)
system.cpu7.dcache.WriteReq.missLatency::cpu7.data  32900173388                       # number of WriteReq miss ticks (Tick)
system.cpu7.dcache.WriteReq.missLatency::total  32900173388                       # number of WriteReq miss ticks (Tick)
system.cpu7.dcache.WriteReq.accesses::cpu7.data      2000242                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.WriteReq.accesses::total      2000242                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.WriteReq.missRate::cpu7.data     0.117197                       # miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.missRate::total     0.117197                       # miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.avgMissLatency::cpu7.data 140345.929085                       # average WriteReq miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.avgMissLatency::total 140345.929085                       # average WriteReq miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.mshrMisses::cpu7.data       234422                       # number of WriteReq MSHR misses (Count)
system.cpu7.dcache.WriteReq.mshrMisses::total       234422                       # number of WriteReq MSHR misses (Count)
system.cpu7.dcache.WriteReq.mshrMissLatency::cpu7.data  32782962388                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu7.dcache.WriteReq.mshrMissLatency::total  32782962388                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu7.dcache.WriteReq.mshrMissRate::cpu7.data     0.117197                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.mshrMissRate::total     0.117197                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.avgMshrMissLatency::cpu7.data 139845.929085                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.avgMshrMissLatency::total 139845.929085                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dcache.tags.tagsInUse         1016.454650                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.dcache.tags.totalRefs             3428446                       # Total number of references to valid blocks. (Count)
system.cpu7.dcache.tags.sampledRefs            531569                       # Sample count of references to valid blocks. (Count)
system.cpu7.dcache.tags.avgRefs              6.449673                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.dcache.tags.warmupTick          265704750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.dcache.tags.occupancies::cpu7.data  1016.454650                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.dcache.tags.avgOccs::cpu7.data     0.992631                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dcache.tags.avgOccs::total       0.992631                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu7.dcache.tags.ageTaskId_1024::3         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu7.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.dcache.tags.tagAccesses          10276113                       # Number of tag accesses (Count)
system.cpu7.dcache.tags.dataAccesses         10276113                       # Number of data accesses (Count)
system.cpu7.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.decode.idleCycles                 1472770                       # Number of cycles decode is idle (Cycle)
system.cpu7.decode.blockedCycles            140133127                       # Number of cycles decode is blocked (Cycle)
system.cpu7.decode.runCycles                  2920993                       # Number of cycles decode is running (Cycle)
system.cpu7.decode.unblockCycles              1064939                       # Number of cycles decode is unblocking (Cycle)
system.cpu7.decode.squashCycles                   168                       # Number of cycles decode is squashing (Cycle)
system.cpu7.decode.branchResolved             2246510                       # Number of times decode resolved a branch (Count)
system.cpu7.decode.branchMispred                   34                       # Number of times decode detected a branch misprediction (Count)
system.cpu7.decode.decodedInsts              24964007                       # Number of instructions handled by decode (Count)
system.cpu7.decode.squashedInsts                  202                       # Number of squashed instructions handled by decode (Count)
system.cpu7.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu7.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu7.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu7.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu7.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu7.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.fetch.icacheStallCycles           1980813                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu7.fetch.insts                      13978879                       # Number of instructions fetch has processed (Count)
system.cpu7.fetch.branches                    2743741                       # Number of branches that fetch encountered (Count)
system.cpu7.fetch.predictedBranches           2246795                       # Number of branches that fetch has predicted taken (Count)
system.cpu7.fetch.cycles                    143610983                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu7.fetch.squashCycles                    402                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu7.fetch.cacheLines                  1979182                       # Number of cache lines fetched (Count)
system.cpu7.fetch.icacheSquashes                   60                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu7.fetch.nisnDist::samples         145591997                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::mean             0.171477                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::stdev            1.022705                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::0               140086462     96.22%     96.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::1                  996912      0.68%     96.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::2                  490337      0.34%     97.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::3                 1501083      1.03%     98.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::4                  257869      0.18%     98.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::5                   78905      0.05%     98.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::6                  106617      0.07%     98.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::7                  171286      0.12%     98.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::8                 1902526      1.31%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::total           145591997                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.branchRate                 0.018845                       # Number of branch fetches per cycle (Ratio)
system.cpu7.fetch.rate                       0.096012                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu7.icache.demandHits::cpu7.inst      1979099                       # number of demand (read+write) hits (Count)
system.cpu7.icache.demandHits::total          1979099                       # number of demand (read+write) hits (Count)
system.cpu7.icache.overallHits::cpu7.inst      1979099                       # number of overall hits (Count)
system.cpu7.icache.overallHits::total         1979099                       # number of overall hits (Count)
system.cpu7.icache.demandMisses::cpu7.inst           83                       # number of demand (read+write) misses (Count)
system.cpu7.icache.demandMisses::total             83                       # number of demand (read+write) misses (Count)
system.cpu7.icache.overallMisses::cpu7.inst           83                       # number of overall misses (Count)
system.cpu7.icache.overallMisses::total            83                       # number of overall misses (Count)
system.cpu7.icache.demandMissLatency::cpu7.inst      1785250                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.icache.demandMissLatency::total      1785250                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.icache.overallMissLatency::cpu7.inst      1785250                       # number of overall miss ticks (Tick)
system.cpu7.icache.overallMissLatency::total      1785250                       # number of overall miss ticks (Tick)
system.cpu7.icache.demandAccesses::cpu7.inst      1979182                       # number of demand (read+write) accesses (Count)
system.cpu7.icache.demandAccesses::total      1979182                       # number of demand (read+write) accesses (Count)
system.cpu7.icache.overallAccesses::cpu7.inst      1979182                       # number of overall (read+write) accesses (Count)
system.cpu7.icache.overallAccesses::total      1979182                       # number of overall (read+write) accesses (Count)
system.cpu7.icache.demandMissRate::cpu7.inst     0.000042                       # miss rate for demand accesses (Ratio)
system.cpu7.icache.demandMissRate::total     0.000042                       # miss rate for demand accesses (Ratio)
system.cpu7.icache.overallMissRate::cpu7.inst     0.000042                       # miss rate for overall accesses (Ratio)
system.cpu7.icache.overallMissRate::total     0.000042                       # miss rate for overall accesses (Ratio)
system.cpu7.icache.demandAvgMissLatency::cpu7.inst 21509.036145                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.icache.demandAvgMissLatency::total 21509.036145                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.icache.overallAvgMissLatency::cpu7.inst 21509.036145                       # average overall miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMissLatency::total 21509.036145                       # average overall miss latency ((Tick/Count))
system.cpu7.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.icache.demandMshrHits::cpu7.inst           13                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.icache.demandMshrHits::total           13                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.icache.overallMshrHits::cpu7.inst           13                       # number of overall MSHR hits (Count)
system.cpu7.icache.overallMshrHits::total           13                       # number of overall MSHR hits (Count)
system.cpu7.icache.demandMshrMisses::cpu7.inst           70                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.icache.demandMshrMisses::total           70                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.icache.overallMshrMisses::cpu7.inst           70                       # number of overall MSHR misses (Count)
system.cpu7.icache.overallMshrMisses::total           70                       # number of overall MSHR misses (Count)
system.cpu7.icache.demandMshrMissLatency::cpu7.inst      1219000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.icache.demandMshrMissLatency::total      1219000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.icache.overallMshrMissLatency::cpu7.inst      1219000                       # number of overall MSHR miss ticks (Tick)
system.cpu7.icache.overallMshrMissLatency::total      1219000                       # number of overall MSHR miss ticks (Tick)
system.cpu7.icache.demandMshrMissRate::cpu7.inst     0.000035                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.icache.demandMshrMissRate::total     0.000035                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.icache.overallMshrMissRate::cpu7.inst     0.000035                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.icache.overallMshrMissRate::total     0.000035                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.icache.demandAvgMshrMissLatency::cpu7.inst 17414.285714                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.demandAvgMshrMissLatency::total 17414.285714                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMshrMissLatency::cpu7.inst 17414.285714                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMshrMissLatency::total 17414.285714                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.replacements                     0                       # number of replacements (Count)
system.cpu7.icache.ReadReq.hits::cpu7.inst      1979099                       # number of ReadReq hits (Count)
system.cpu7.icache.ReadReq.hits::total        1979099                       # number of ReadReq hits (Count)
system.cpu7.icache.ReadReq.misses::cpu7.inst           83                       # number of ReadReq misses (Count)
system.cpu7.icache.ReadReq.misses::total           83                       # number of ReadReq misses (Count)
system.cpu7.icache.ReadReq.missLatency::cpu7.inst      1785250                       # number of ReadReq miss ticks (Tick)
system.cpu7.icache.ReadReq.missLatency::total      1785250                       # number of ReadReq miss ticks (Tick)
system.cpu7.icache.ReadReq.accesses::cpu7.inst      1979182                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.icache.ReadReq.accesses::total      1979182                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.icache.ReadReq.missRate::cpu7.inst     0.000042                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.missRate::total     0.000042                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.avgMissLatency::cpu7.inst 21509.036145                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.avgMissLatency::total 21509.036145                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.mshrHits::cpu7.inst           13                       # number of ReadReq MSHR hits (Count)
system.cpu7.icache.ReadReq.mshrHits::total           13                       # number of ReadReq MSHR hits (Count)
system.cpu7.icache.ReadReq.mshrMisses::cpu7.inst           70                       # number of ReadReq MSHR misses (Count)
system.cpu7.icache.ReadReq.mshrMisses::total           70                       # number of ReadReq MSHR misses (Count)
system.cpu7.icache.ReadReq.mshrMissLatency::cpu7.inst      1219000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.icache.ReadReq.mshrMissLatency::total      1219000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.icache.ReadReq.mshrMissRate::cpu7.inst     0.000035                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.mshrMissRate::total     0.000035                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.avgMshrMissLatency::cpu7.inst 17414.285714                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.avgMshrMissLatency::total 17414.285714                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.icache.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.icache.tags.tagsInUse           63.700051                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.icache.tags.totalRefs             1979169                       # Total number of references to valid blocks. (Count)
system.cpu7.icache.tags.sampledRefs                70                       # Sample count of references to valid blocks. (Count)
system.cpu7.icache.tags.avgRefs          28273.842857                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.icache.tags.warmupTick          265700750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.icache.tags.occupancies::cpu7.inst    63.700051                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.icache.tags.avgOccs::cpu7.inst     0.124414                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.icache.tags.avgOccs::total       0.124414                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.icache.tags.occupanciesTaskId::1024           66                       # Occupied blocks per task id (Count)
system.cpu7.icache.tags.ageTaskId_1024::4           66                       # Occupied blocks per task id, per block age (Count)
system.cpu7.icache.tags.ratioOccsTaskId::1024     0.128906                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.icache.tags.tagAccesses           3958434                       # Number of tag accesses (Count)
system.cpu7.icache.tags.dataAccesses          3958434                       # Number of data accesses (Count)
system.cpu7.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu7.iew.squashCycles                      168                       # Number of cycles IEW is squashing (Cycle)
system.cpu7.iew.blockCycles                   1087556                       # Number of cycles IEW is blocking (Cycle)
system.cpu7.iew.unblockCycles                 8083111                       # Number of cycles IEW is unblocking (Cycle)
system.cpu7.iew.dispatchedInsts              24961990                       # Number of instructions dispatched to IQ (Count)
system.cpu7.iew.dispSquashedInsts                  28                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu7.iew.dispLoadInsts                 2872331                       # Number of dispatched load instructions (Count)
system.cpu7.iew.dispStoreInsts                2000543                       # Number of dispatched store instructions (Count)
system.cpu7.iew.dispNonSpecInsts                   55                       # Number of dispatched non-speculative instructions (Count)
system.cpu7.iew.iqFullEvents                    12778                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu7.iew.lsqFullEvents                 8046298                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu7.iew.memOrderViolationEvents             4                       # Number of memory order violations (Count)
system.cpu7.iew.predictedTakenIncorrect            75                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu7.iew.predictedNotTakenIncorrect          142                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu7.iew.branchMispredicts                 217                       # Number of branch mispredicts detected at execute (Count)
system.cpu7.iew.instsToCommit                24959277                       # Cumulative count of insts sent to commit (Count)
system.cpu7.iew.writebackCount               24959172                       # Cumulative count of insts written-back (Count)
system.cpu7.iew.producerInst                 17730100                       # Number of instructions producing a value (Count)
system.cpu7.iew.consumerInst                 26511823                       # Number of instructions consuming a value (Count)
system.cpu7.iew.wbRate                       0.171429                       # Insts written-back per cycle ((Count/Cycle))
system.cpu7.iew.wbFanout                     0.668762                       # Average fanout of values written-back ((Count/Count))
system.cpu7.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu7.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu7.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu7.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu7.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu7.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu7.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.lsq0.forwLoads                         57                       # Number of loads that had data forwarded from stores (Count)
system.cpu7.lsq0.squashedLoads                    939                       # Number of loads squashed (Count)
system.cpu7.lsq0.ignoredResponses                   5                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu7.lsq0.memOrderViolation                  4                       # Number of memory ordering violations (Count)
system.cpu7.lsq0.squashedStores                   266                       # Number of stores squashed (Count)
system.cpu7.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu7.lsq0.blockedByCache                107251                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu7.lsq0.loadToUse::samples           2871387                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::mean           244.246728                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::stdev          337.206696                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::0-9               1107569     38.57%     38.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::10-19              104761      3.65%     42.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::20-29               38979      1.36%     43.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::30-39               83211      2.90%     46.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::40-49               35860      1.25%     47.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::50-59               46691      1.63%     49.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::60-69               34915      1.22%     50.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::70-79               43087      1.50%     52.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::80-89               32137      1.12%     53.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::90-99               39878      1.39%     54.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::100-109             28235      0.98%     55.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::110-119             35480      1.24%     56.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::120-129             22938      0.80%     57.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::130-139             31519      1.10%     58.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::140-149             16474      0.57%     59.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::150-159             23856      0.83%     60.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::160-169             15067      0.52%     60.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::170-179             22533      0.78%     61.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::180-189             16587      0.58%     61.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::190-199             22581      0.79%     62.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::200-209             19866      0.69%     63.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::210-219             20668      0.72%     64.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::220-229             20184      0.70%     64.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::230-239             23894      0.83%     65.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::240-249             18038      0.63%     66.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::250-259             19383      0.68%     67.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::260-269             16497      0.57%     67.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::270-279             18175      0.63%     68.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::280-289             15201      0.53%     68.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::290-299             16205      0.56%     69.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::overflows          880918     30.68%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::max_value            2846                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::total             2871387                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.mmu.dtb.rdAccesses                2872052                       # TLB accesses on read requests (Count)
system.cpu7.mmu.dtb.wrAccesses                2000364                       # TLB accesses on write requests (Count)
system.cpu7.mmu.dtb.rdMisses                     4756                       # TLB misses on read requests (Count)
system.cpu7.mmu.dtb.wrMisses                     3676                       # TLB misses on write requests (Count)
system.cpu7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu7.mmu.itb.wrAccesses                1979182                       # TLB accesses on write requests (Count)
system.cpu7.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu7.mmu.itb.wrMisses                       13                       # TLB misses on write requests (Count)
system.cpu7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu7.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::mean   8934404500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::min_value   8934404500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::max_value   8934404500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::ON  36664401750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::CLK_GATED   8934404500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.rename.squashCycles                   168                       # Number of cycles rename is squashing (Cycle)
system.cpu7.rename.idleCycles                 1901633                       # Number of cycles rename is idle (Cycle)
system.cpu7.rename.blockCycles               19686480                       # Number of cycles rename is blocking (Cycle)
system.cpu7.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu7.rename.runCycles                  3491043                       # Number of cycles rename is running (Cycle)
system.cpu7.rename.unblockCycles            120512673                       # Number of cycles rename is unblocking (Cycle)
system.cpu7.rename.renamedInsts              24963291                       # Number of instructions processed by rename (Count)
system.cpu7.rename.ROBFullEvents               250299                       # Number of times rename has blocked due to ROB full (Count)
system.cpu7.rename.IQFullEvents                317798                       # Number of times rename has blocked due to IQ full (Count)
system.cpu7.rename.LQFullEvents                113486                       # Number of times rename has blocked due to LQ full (Count)
system.cpu7.rename.SQFullEvents             119522253                       # Number of times rename has blocked due to SQ full (Count)
system.cpu7.rename.renamedOperands           44669899                       # Number of destination operands rename has renamed (Count)
system.cpu7.rename.lookups                   84114524                       # Number of register rename lookups that rename has made (Count)
system.cpu7.rename.intLookups                24593868                       # Number of integer rename lookups (Count)
system.cpu7.rename.fpLookups                  9750327                       # Number of floating rename lookups (Count)
system.cpu7.rename.committedMaps             44654599                       # Number of HB maps that are committed (Count)
system.cpu7.rename.undoneMaps                   15211                       # Number of HB maps that are undone due to squashing (Count)
system.cpu7.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu7.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu7.rename.skidInsts                  5778002                       # count of insts added to the skid buffer (Count)
system.cpu7.rob.reads                       168927256                       # The number of ROB reads (Count)
system.cpu7.rob.writes                       49922067                       # The number of ROB writes (Count)
system.cpu7.thread_0.numInsts                13972455                       # Number of Instructions committed (Count)
system.cpu7.thread_0.numOps                  24953798                       # Number of Ops committed (Count)
system.cpu7.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       250                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu0.inst                   797                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu0.data                  1092                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.inst                    78                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.data                   128                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.inst                    40                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.data                    95                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu3.inst                    48                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu3.data                    90                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu4.inst                    48                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu4.data                    92                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu5.inst                    54                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu5.data                    84                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu6.inst                    52                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu6.data                    79                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu7.inst                    52                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu7.data                    87                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      2916                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu0.inst                  797                       # number of overall hits (Count)
system.l2.overallHits::cpu0.data                 1092                       # number of overall hits (Count)
system.l2.overallHits::cpu1.inst                   78                       # number of overall hits (Count)
system.l2.overallHits::cpu1.data                  128                       # number of overall hits (Count)
system.l2.overallHits::cpu2.inst                   40                       # number of overall hits (Count)
system.l2.overallHits::cpu2.data                   95                       # number of overall hits (Count)
system.l2.overallHits::cpu3.inst                   48                       # number of overall hits (Count)
system.l2.overallHits::cpu3.data                   90                       # number of overall hits (Count)
system.l2.overallHits::cpu4.inst                   48                       # number of overall hits (Count)
system.l2.overallHits::cpu4.data                   92                       # number of overall hits (Count)
system.l2.overallHits::cpu5.inst                   54                       # number of overall hits (Count)
system.l2.overallHits::cpu5.data                   84                       # number of overall hits (Count)
system.l2.overallHits::cpu6.inst                   52                       # number of overall hits (Count)
system.l2.overallHits::cpu6.data                   79                       # number of overall hits (Count)
system.l2.overallHits::cpu7.inst                   52                       # number of overall hits (Count)
system.l2.overallHits::cpu7.data                   87                       # number of overall hits (Count)
system.l2.overallHits::total                     2916                       # number of overall hits (Count)
system.l2.demandMisses::cpu0.inst                2328                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu0.data              909996                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.inst                  37                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.data              531325                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu2.inst                  34                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu2.data              531312                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu3.inst                  16                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu3.data              531306                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu4.inst                  21                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu4.data              531309                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu5.inst                  16                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu5.data              531338                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu6.inst                  18                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu6.data              531344                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu7.inst                  14                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu7.data              531314                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 4631728                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu0.inst               2328                       # number of overall misses (Count)
system.l2.overallMisses::cpu0.data             909996                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.inst                 37                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.data             531325                       # number of overall misses (Count)
system.l2.overallMisses::cpu2.inst                 34                       # number of overall misses (Count)
system.l2.overallMisses::cpu2.data             531312                       # number of overall misses (Count)
system.l2.overallMisses::cpu3.inst                 16                       # number of overall misses (Count)
system.l2.overallMisses::cpu3.data             531306                       # number of overall misses (Count)
system.l2.overallMisses::cpu4.inst                 21                       # number of overall misses (Count)
system.l2.overallMisses::cpu4.data             531309                       # number of overall misses (Count)
system.l2.overallMisses::cpu5.inst                 16                       # number of overall misses (Count)
system.l2.overallMisses::cpu5.data             531338                       # number of overall misses (Count)
system.l2.overallMisses::cpu6.inst                 18                       # number of overall misses (Count)
system.l2.overallMisses::cpu6.data             531344                       # number of overall misses (Count)
system.l2.overallMisses::cpu7.inst                 14                       # number of overall misses (Count)
system.l2.overallMisses::cpu7.data             531314                       # number of overall misses (Count)
system.l2.overallMisses::total                4631728                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu0.inst      156287249                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu0.data    97348748072                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu1.inst        2253000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu1.data    74049549926                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu2.inst        2172500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu2.data    73612152849                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu3.inst        1002000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu3.data    69682664374                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu4.inst        1327000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu4.data    68602477526                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu5.inst         968000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu5.data    71980727460                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu6.inst        1111500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu6.data    74249482934                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu7.inst         823500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu7.data    74301726164                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       603993474054                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu0.inst     156287249                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu0.data   97348748072                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu1.inst       2253000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu1.data   74049549926                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu2.inst       2172500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu2.data   73612152849                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu3.inst       1002000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu3.data   69682664374                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu4.inst       1327000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu4.data   68602477526                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu5.inst        968000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu5.data   71980727460                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu6.inst       1111500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu6.data   74249482934                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu7.inst        823500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu7.data   74301726164                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      603993474054                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu0.inst              3125                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu0.data            911088                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.inst               115                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.data            531453                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.inst                74                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.data            531407                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu3.inst                64                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu3.data            531396                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu4.inst                69                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu4.data            531401                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu5.inst                70                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu5.data            531422                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu6.inst                70                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu6.data            531423                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu7.inst                66                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu7.data            531401                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               4634644                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.inst             3125                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.data           911088                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.inst              115                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.data           531453                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.inst               74                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.data           531407                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu3.inst               64                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu3.data           531396                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu4.inst               69                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu4.data           531401                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu5.inst               70                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu5.data           531422                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu6.inst               70                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu6.data           531423                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu7.inst               66                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu7.data           531401                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              4634644                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu0.inst          0.744960                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu0.data          0.998801                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.inst          0.321739                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.data          0.999759                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu2.inst          0.459459                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu2.data          0.999821                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu3.inst          0.250000                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu3.data          0.999831                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu4.inst          0.304348                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu4.data          0.999827                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu5.inst          0.228571                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu5.data          0.999842                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu6.inst          0.257143                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu6.data          0.999851                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu7.inst          0.212121                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu7.data          0.999836                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.999371                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu0.inst         0.744960                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu0.data         0.998801                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.inst         0.321739                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.data         0.999759                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu2.inst         0.459459                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu2.data         0.999821                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu3.inst         0.250000                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu3.data         0.999831                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu4.inst         0.304348                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu4.data         0.999827                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu5.inst         0.228571                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu5.data         0.999842                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu6.inst         0.257143                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu6.data         0.999851                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu7.inst         0.212121                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu7.data         0.999836                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.999371                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu0.inst 67133.698024                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu0.data 106977.116462                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu1.inst 60891.891892                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu1.data 139367.712654                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu2.inst 63897.058824                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu2.data 138547.883069                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu3.inst        62625                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu3.data 131153.543107                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu4.inst 63190.476190                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu4.data 129119.735457                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu5.inst        60500                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu5.data 135470.693720                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu6.inst        61750                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu6.data 139739.006997                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu7.inst 58821.428571                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu7.data 139845.225543                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    130403.485277                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu0.inst 67133.698024                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu0.data 106977.116462                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu1.inst 60891.891892                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu1.data 139367.712654                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu2.inst 63897.058824                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu2.data 138547.883069                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu3.inst        62625                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu3.data 131153.543107                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu4.inst 63190.476190                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu4.data 129119.735457                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu5.inst        60500                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu5.data 135470.693720                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu6.inst        61750                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu6.data 139739.006997                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu7.inst 58821.428571                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu7.data 139845.225543                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   130403.485277                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs            56569918                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs             2244131                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs              25.207939                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks              2001224                       # number of writebacks (Count)
system.l2.writebacks::total                   2001224                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu0.inst                 3                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu0.data                 1                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu1.inst                21                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu1.data                 5                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu2.inst                18                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu2.data                 4                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu3.inst                14                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu3.data                 8                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu4.inst                14                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu4.data                 4                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu5.inst                13                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu5.data                10                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu6.inst                11                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu6.data                 3                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu7.inst                12                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu7.data                 6                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                   147                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu0.inst                3                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu0.data                1                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu1.inst               21                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu1.data                5                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu2.inst               18                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu2.data                4                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu3.inst               14                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu3.data                8                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu4.inst               14                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu4.data                4                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu5.inst               13                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu5.data               10                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu6.inst               11                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu6.data                3                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu7.inst               12                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu7.data                6                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                  147                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu0.inst            2325                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu0.data          909995                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu1.inst              16                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu1.data          531320                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu2.inst              16                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu2.data          531308                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu3.inst               2                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu3.data          531298                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu4.inst               7                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu4.data          531305                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu5.inst               3                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu5.data          531328                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu6.inst               7                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu6.data          531341                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu7.inst               2                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu7.data          531308                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             4631581                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu0.inst           2325                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu0.data         909995                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu1.inst             16                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu1.data         531320                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu2.inst             16                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu2.data         531308                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu3.inst              2                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu3.data         531298                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu4.inst              7                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu4.data         531305                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu5.inst              3                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu5.data         531328                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu6.inst              7                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu6.data         531341                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu7.inst              2                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu7.data         531308                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            4631581                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu0.inst    144542749                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu0.data  92798659822                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu1.inst       972250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu1.data  71392703926                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu2.inst      1118000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu2.data  70955416099                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu3.inst       185500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu3.data  67025631624                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu4.inst       467750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu4.data  65945696776                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu5.inst       186000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu5.data  69323287960                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu6.inst       455000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu6.data  71592576684                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu7.inst       123250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu7.data  71644861414                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   580826884804                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu0.inst    144542749                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu0.data  92798659822                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu1.inst       972250                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu1.data  71392703926                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu2.inst      1118000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu2.data  70955416099                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu3.inst       185500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu3.data  67025631624                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu4.inst       467750                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu4.data  65945696776                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu5.inst       186000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu5.data  69323287960                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu6.inst       455000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu6.data  71592576684                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu7.inst       123250                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu7.data  71644861414                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  580826884804                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu0.inst      0.744000                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu0.data      0.998800                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu1.inst      0.139130                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu1.data      0.999750                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu2.inst      0.216216                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu2.data      0.999814                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu3.inst      0.031250                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu3.data      0.999816                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu4.inst      0.101449                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu4.data      0.999819                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu5.inst      0.042857                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu5.data      0.999823                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu6.inst      0.100000                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu6.data      0.999846                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu7.inst      0.030303                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu7.data      0.999825                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.999339                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu0.inst     0.744000                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu0.data     0.998800                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu1.inst     0.139130                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu1.data     0.999750                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu2.inst     0.216216                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu2.data     0.999814                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu3.inst     0.031250                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu3.data     0.999816                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu4.inst     0.101449                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu4.data     0.999819                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu5.inst     0.042857                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu5.data     0.999823                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu6.inst     0.100000                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu6.data     0.999846                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu7.inst     0.030303                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu7.data     0.999825                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.999339                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu0.inst 62168.924301                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu0.data 101977.109569                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu1.inst 60765.625000                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu1.data 134368.561180                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu2.inst        69875                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu2.data 133548.555826                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu3.inst        92750                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu3.data 126154.496392                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu4.inst 66821.428571                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu4.data 124120.226190                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu5.inst        62000                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu5.data 130471.738662                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu6.inst        65000                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu6.data 134739.417218                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu7.inst        61625                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu7.data 134846.193571                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 125405.749096                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu0.inst 62168.924301                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu0.data 101977.109569                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu1.inst 60765.625000                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu1.data 134368.561180                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu2.inst        69875                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu2.data 133548.555826                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu3.inst        92750                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu3.data 126154.496392                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu4.inst 66821.428571                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu4.data 124120.226190                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu5.inst        62000                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu5.data 130471.738662                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu6.inst        65000                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu6.data 134739.417218                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu7.inst        61625                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu7.data 134846.193571                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 125405.749096                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                        4599199                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks            4                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total              4                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu0.inst            797                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu1.inst             78                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu2.inst             40                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu3.inst             48                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu4.inst             48                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu5.inst             54                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu6.inst             52                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu7.inst             52                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total               1169                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu0.inst         2328                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu1.inst           37                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu2.inst           34                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu3.inst           16                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu4.inst           21                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu5.inst           16                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu6.inst           18                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu7.inst           14                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             2484                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu0.inst    156287249                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu1.inst      2253000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu2.inst      2172500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu3.inst      1002000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu4.inst      1327000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu5.inst       968000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu6.inst      1111500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu7.inst       823500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    165944749                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu0.inst         3125                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu1.inst          115                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu2.inst           74                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu3.inst           64                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu4.inst           69                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu5.inst           70                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu6.inst           70                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu7.inst           66                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           3653                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu0.inst     0.744960                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu1.inst     0.321739                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu2.inst     0.459459                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu3.inst     0.250000                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu4.inst     0.304348                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu5.inst     0.228571                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu6.inst     0.257143                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu7.inst     0.212121                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.679989                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu0.inst 67133.698024                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu1.inst 60891.891892                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu2.inst 63897.058824                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu3.inst        62625                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu4.inst 63190.476190                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu5.inst        60500                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu6.inst        61750                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu7.inst 58821.428571                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 66805.454509                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrHits::cpu0.inst            3                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu1.inst           21                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu2.inst           18                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu3.inst           14                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu4.inst           14                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu5.inst           13                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu6.inst           11                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu7.inst           12                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::total            106                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrMisses::cpu0.inst         2325                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu1.inst           16                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu2.inst           16                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu3.inst            2                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu4.inst            7                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu5.inst            3                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu6.inst            7                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu7.inst            2                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         2378                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu0.inst    144542749                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu1.inst       972250                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu2.inst      1118000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu3.inst       185500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu4.inst       467750                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu5.inst       186000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu6.inst       455000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu7.inst       123250                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    148050499                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu0.inst     0.744000                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu1.inst     0.139130                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu2.inst     0.216216                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu3.inst     0.031250                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu4.inst     0.101449                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu5.inst     0.042857                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu6.inst     0.100000                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu7.inst     0.030303                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.650972                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu0.inst 62168.924301                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu1.inst 60765.625000                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu2.inst        69875                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu3.inst        92750                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu4.inst 66821.428571                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu5.inst        62000                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu6.inst        65000                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu7.inst        61625                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 62258.410008                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu0.data               207                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu1.data                10                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu2.data                 8                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu3.data                 8                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu4.data                 8                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu5.data                 8                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu6.data                 8                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu7.data                 8                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   265                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu0.data          235893                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu1.data          234405                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu2.data          234390                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu3.data          234387                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu4.data          234389                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu5.data          234397                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu6.data          234399                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu7.data          234389                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total             1876649                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu0.data  30483504785                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu1.data  30435224469                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu2.data  30573756648                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu3.data  30456322733                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu4.data  30535022025                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu5.data  30581928656                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu6.data  30289529419                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu7.data  30497529425                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total   243852818160                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu0.data        236100                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu1.data        234415                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu2.data        234398                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu3.data        234395                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu4.data        234397                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu5.data        234405                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu6.data        234407                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu7.data        234397                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total           1876914                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu0.data      0.999123                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu1.data      0.999957                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu2.data      0.999966                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu3.data      0.999966                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu4.data      0.999966                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu5.data      0.999966                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu6.data      0.999966                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu7.data      0.999966                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.999859                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu0.data 129225.982903                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu1.data 129840.338171                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu2.data 130439.680225                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu3.data 129940.324050                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu4.data 130274.978881                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu5.data 130470.648754                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu6.data 129222.093179                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu7.data 130115.020009                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 129940.557963                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu0.data       235893                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu1.data       234405                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu2.data       234390                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu3.data       234387                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu4.data       234389                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu5.data       234397                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu6.data       234399                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu7.data       234389                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total         1876649                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu0.data  29304039785                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu1.data  29263199469                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu2.data  29401806648                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu3.data  29284387733                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu4.data  29363077025                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu5.data  29409943656                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu6.data  29117534419                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu7.data  29325584425                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total 234469573160                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu0.data     0.999123                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu1.data     0.999957                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu2.data     0.999966                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu3.data     0.999966                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu4.data     0.999966                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu5.data     0.999966                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu6.data     0.999966                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu7.data     0.999966                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.999859                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu0.data 124225.982903                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu1.data 124840.338171                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu2.data 125439.680225                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu3.data 124940.324050                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu4.data 125274.978881                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu5.data 125470.648754                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu6.data 124222.093179                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu7.data 125115.020009                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 124940.557963                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu0.data           885                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu1.data           118                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu2.data            87                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu3.data            82                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu4.data            84                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu5.data            76                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu6.data            71                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu7.data            79                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              1482                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu0.data       674103                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu1.data       296920                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu2.data       296922                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu3.data       296919                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu4.data       296920                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu5.data       296941                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu6.data       296945                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu7.data       296925                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total         2752595                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu0.data  66865243287                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu1.data  43614325457                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu2.data  43038396201                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu3.data  39226341641                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu4.data  38067455501                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu5.data  41398798804                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu6.data  43959953515                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu7.data  43804196739                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 359974711145                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu0.data       674988                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu1.data       297038                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu2.data       297009                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu3.data       297001                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu4.data       297004                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu5.data       297017                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu6.data       297016                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu7.data       297004                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total       2754077                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu0.data     0.998689                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu1.data     0.999603                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu2.data     0.999707                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu3.data     0.999724                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu4.data     0.999717                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu5.data     0.999744                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu6.data     0.999761                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu7.data     0.999734                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.999462                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu0.data 99191.434079                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu1.data 146889.146763                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu2.data 144948.492200                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu3.data 132111.254723                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu4.data 128207.784929                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu5.data 139417.590713                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu6.data 148040.726448                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu7.data 147526.131983                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 130776.489511                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu0.data            1                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu1.data            5                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu2.data            4                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu3.data            8                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu4.data            4                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu5.data           10                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu6.data            3                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu7.data            6                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total            41                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu0.data       674102                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu1.data       296915                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu2.data       296918                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu3.data       296911                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu4.data       296916                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu5.data       296931                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu6.data       296942                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu7.data       296919                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total      2752554                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu0.data  63494620037                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu1.data  42129504457                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu2.data  41553609451                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu3.data  37741243891                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu4.data  36582619751                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu5.data  39913344304                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu6.data  42475042265                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu7.data  42319276989                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total 346209261145                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu0.data     0.998687                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu1.data     0.999586                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu2.data     0.999694                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu3.data     0.999697                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu4.data     0.999704                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu5.data     0.999710                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu6.data     0.999751                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu7.data     0.999714                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.999447                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu0.data 94191.413224                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu1.data 141890.791833                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu2.data 139949.782266                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu3.data 127112.986353                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu4.data 123208.650767                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu5.data 134419.593454                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu6.data 143041.544359                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu7.data 142528.019389                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 125777.463819                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu0.data               61                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu1.data                5                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu2.data                6                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu3.data                5                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu4.data                5                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu5.data                9                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu6.data                7                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu7.data                4                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                  102                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.misses::cpu0.data              1                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total                  1                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.missLatency::cpu0.data        19250                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::total         19250                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.accesses::cpu0.data           62                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu1.data            5                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu2.data            6                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu3.data            5                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu4.data            5                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu5.data            9                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu6.data            7                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu7.data            4                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total              103                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::cpu0.data     0.016129                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total         0.009709                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMissLatency::cpu0.data        19250                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::total        19250                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.mshrMisses::cpu0.data            1                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::total              1                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMissLatency::cpu0.data        14250                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::total        14250                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissRate::cpu0.data     0.016129                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::total     0.009709                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMshrMissLatency::cpu0.data        14250                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::total        14250                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         2441                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             2441                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         2441                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         2441                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks      2001702                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          2001702                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      2001702                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      2001702                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 32500.427864                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      9253868                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    4631967                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.997827                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       69000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       2.482149                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.inst       20.958290                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.data     9448.714800                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.inst        0.110578                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.data     3271.188492                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu2.inst        0.100124                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu2.data     3481.200797                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu3.inst        0.015033                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu3.data     3369.232822                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu4.inst        0.038132                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu4.data     3165.350389                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu5.inst        0.015716                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu5.data     2986.450401                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu6.inst        0.058251                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu6.data     3222.677165                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu7.inst        0.013737                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu7.data     3531.820987                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000076                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.inst            0.000640                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.data            0.288352                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.inst            0.000003                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.data            0.099829                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu2.inst            0.000003                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu2.data            0.106238                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu3.inst            0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu3.data            0.102821                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu4.inst            0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu4.data            0.096599                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu5.inst            0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu5.data            0.091139                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu6.inst            0.000002                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu6.data            0.098348                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu7.inst            0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu7.data            0.107783                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.991834                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          32768                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  391                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 3536                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                28841                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   78664127                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  78664127                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples   2001224.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.inst::samples      2324.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.data::samples    909971.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.inst::samples        16.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.data::samples    531320.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu2.inst::samples        16.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu2.data::samples    531308.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu3.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu3.data::samples    531298.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu4.inst::samples         7.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu4.data::samples    531305.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu5.inst::samples         3.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu5.data::samples    531328.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu6.inst::samples         7.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu6.data::samples    531341.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu7.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu7.data::samples    531308.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000014000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000097655500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds       125035                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds       125035                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             5492131                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            1897350                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     4631580                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    2001224                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   4631580                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  2001224                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     24                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                      10.30                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      38.34                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                        43                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               4631580                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              2001224                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  164536                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  189581                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  218701                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  110181                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                  117060                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                  139084                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                  162885                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                  209667                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                  247655                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                  297045                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                 329212                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                 398646                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                 558631                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                 690269                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                 405266                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                 155798                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                  75887                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                  57298                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                  52221                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                  51933                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                     35                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                     67                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                    782                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   1991                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   5808                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  13295                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  23192                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  35312                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  48350                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  54954                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  58271                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  60423                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  62821                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  62633                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  63404                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  63113                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  64885                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  55880                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                  19971                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                  17076                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                  14985                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                  13170                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                  11711                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                  10148                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                  10829                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                  18835                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                  40258                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                  65750                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                  80583                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                  85925                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                  87575                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                  87560                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                  87413                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                  86551                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                  85926                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                  86182                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                  85844                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                  86028                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                  90642                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                  98008                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                  39807                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                   7564                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                   3261                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                   1906                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                   1122                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                    606                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                    370                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                    210                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                    177                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples       125035                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      34.327652                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     30.591297                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     79.362190                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-1023       125029    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-2047            5      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::26624-27647            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total        125035                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples       125035                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.005111                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.004667                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.128099                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16           124766     99.78%     99.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               98      0.08%     99.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               66      0.05%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               52      0.04%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               16      0.01%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21               33      0.03%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                4      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total        125035                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    1536                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               296421120                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys            128078336                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              6500633336.20712948                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              2808808969.64270878                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   45598748250                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                       6874.73                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu0.inst       148736                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu0.data     58238144                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.inst         1024                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.data     34004480                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu2.inst         1024                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu2.data     34003712                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu3.inst          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu3.data     34003072                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu4.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu4.data     34003520                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu5.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu5.data     34004992                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu6.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu6.data     34005824                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu7.inst          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu7.data     34003712                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks    128076736                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu0.inst 3261839.776781437453                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu0.data 1277185715.799303531647                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.inst 22456.728239459120                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.data 745731803.011838793755                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu2.inst 22456.728239459120                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu2.data 745714960.465659141541                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu3.inst 2807.091029932390                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu3.data 745700925.010509490967                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu4.inst 9824.818604763364                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu4.data 745710749.829114198685                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu5.inst 4210.636544898585                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu5.data 745743031.375958442688                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu6.inst 9824.818604763364                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu6.data 745761277.467653036118                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu7.inst 2807.091029932390                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu7.data 745714960.465659141541                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 2808773881.004834651947                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu0.inst         2324                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu0.data       909995                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.inst           16                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.data       531320                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu2.inst           16                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu2.data       531308                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu3.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu3.data       531298                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu4.inst            7                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu4.data       531305                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu5.inst            3                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu5.data       531328                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu6.inst            7                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu6.data       531341                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu7.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu7.data       531308                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      2001224                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu0.inst     60617250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu0.data  56569856502                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.inst       390750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.data  49900692000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu2.inst       515750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu2.data  49462680251                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu3.inst       115000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu3.data  45528928004                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu4.inst       215000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu4.data  44372906750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu5.inst        78000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu5.data  47775586252                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu6.inst       200000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu6.data  50091008004                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu7.inst        52000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu7.data  50088531753                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 1587626635000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu0.inst     26083.15                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu0.data     62165.02                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.inst     24421.88                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.data     93918.34                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu2.inst     32234.38                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu2.data     93096.06                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu3.inst     57500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu3.data     85693.77                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu4.inst     30714.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu4.data     83516.83                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu5.inst     26000.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu5.data     89917.31                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu6.inst     28571.43                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu6.data     94272.81                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu7.inst     26000.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu7.data     94274.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks    793327.80                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu0.inst       148736                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.data     58239680                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.inst         1024                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.data     34004480                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.inst         1024                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.data     34003712                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.inst          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.data     34003072                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu4.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu4.data     34003520                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu5.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu5.data     34004992                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu6.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu6.data     34005824                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu7.inst          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu7.data     34003712                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      296421120                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu0.inst       148736                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu1.inst         1024                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu2.inst         1024                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu3.inst          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu4.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu5.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu6.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu7.inst          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       152128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks    128078336                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total    128078336                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu0.inst         2324                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.data       909995                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.inst           16                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.data       531320                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.inst           16                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.data       531308                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.inst            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.data       531298                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu4.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu4.data       531305                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu5.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu5.data       531328                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu6.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu6.data       531341                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu7.inst            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu7.data       531308                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         4631580                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks      2001224                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        2001224                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu0.inst       3261840                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.data    1277219401                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.inst         22457                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.data     745731803                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.inst         22457                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.data     745714960                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.inst          2807                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.data     745700925                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu4.inst          9825                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu4.data     745710750                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu5.inst          4211                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu5.data     745743031                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu6.inst          9825                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu6.data     745761277                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu7.inst          2807                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu7.data     745714960                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        6500633336                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu0.inst      3261840                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu1.inst        22457                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu2.inst        22457                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu3.inst         2807                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu4.inst         9825                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu5.inst         4211                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu6.inst         9825                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu7.inst         2807                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       3336228                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   2808808970                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       2808808970                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   2808808970                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.inst      3261840                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.data   1277219401                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.inst        22457                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.data    745731803                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.inst        22457                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.data    745714960                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.inst         2807                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.data    745700925                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu4.inst         9825                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu4.data    745710750                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu5.inst         4211                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu5.data    745743031                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu6.inst         9825                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu6.data    745761277                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu7.inst         2807                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu7.data    745714960                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       9309442306                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              4631556                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             2001199                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       289465                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       289454                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       289536                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       289545                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       289369                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       289437                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       289487                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       289527                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       289501                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9       289435                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       289467                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       289598                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       289422                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13       289389                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       289428                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       289496                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0       125027                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1       125055                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2       125105                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3       125136                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4       125044                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5       125109                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6       125148                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7       125158                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8       125025                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9       125025                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10       125035                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11       125169                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12       125022                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13       125024                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14       125034                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15       125083                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat            329010589266                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            9263112000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       393852373266                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                71036.73                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           85036.73                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             1052605                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits            1401209                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            22.73                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           70.02                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples      4178937                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   101.579884                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    83.173331                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev    93.192708                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::64-127      3173562     75.94%     75.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-191       559302     13.38%     89.33% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::192-255       126748      3.03%     92.36% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-319        71520      1.71%     94.07% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::320-383        60558      1.45%     95.52% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-447        46081      1.10%     96.62% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::448-511        34345      0.82%     97.44% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-575       106821      2.56%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total      4178937                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead             296419584                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten          128076736                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             6500.599651                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             2808.773881                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 32000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   29.09                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               20.31                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               8.78                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               37.00                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy               0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy               0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy              0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy             0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     30170000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    762320000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  44806316250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             2754931                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       2001224                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           2584731                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq               159                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            1876649                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           1876649                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        2754931                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port     13849274                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total     13849274                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                13849274                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    424499456                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    424499456                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                424499456                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                              158                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            4631739                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  4631739    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              4631739                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer16.occupancy        17617882266                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer16.utilization              0.4                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        23400272739                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        9217737                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      4592387                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp            2759765                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      4002926                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         2623                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict          5220380                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq              261                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp             261                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq           1877221                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp          1877221                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           3702                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq       2756064                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port         8887                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port      2734379                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port          239                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port      1593670                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.icache.mem_side_port::system.l2.cpu_side_port          153                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.dcache.mem_side_port::system.l2.cpu_side_port      1593450                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.icache.mem_side_port::system.l2.cpu_side_port          133                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.dcache.mem_side_port::system.l2.cpu_side_port      1593422                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu4.icache.mem_side_port::system.l2.cpu_side_port          142                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu4.dcache.mem_side_port::system.l2.cpu_side_port      1593434                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu5.icache.mem_side_port::system.l2.cpu_side_port          144                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu5.dcache.mem_side_port::system.l2.cpu_side_port      1593485                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu6.icache.mem_side_port::system.l2.cpu_side_port          143                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu6.dcache.mem_side_port::system.l2.cpu_side_port      1593476                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu7.icache.mem_side_port::system.l2.cpu_side_port          136                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu7.dcache.mem_side_port::system.l2.cpu_side_port      1593431                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total               13898724                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port       367552                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port     74457600                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port         7616                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port     50008704                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.icache.mem_side_port::system.l2.cpu_side_port         4736                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.dcache.mem_side_port::system.l2.cpu_side_port     50004288                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.icache.mem_side_port::system.l2.cpu_side_port         4096                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.dcache.mem_side_port::system.l2.cpu_side_port     50003328                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu4.icache.mem_side_port::system.l2.cpu_side_port         4416                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu4.dcache.mem_side_port::system.l2.cpu_side_port     50003968                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu5.icache.mem_side_port::system.l2.cpu_side_port         4480                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu5.dcache.mem_side_port::system.l2.cpu_side_port     50005312                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu6.icache.mem_side_port::system.l2.cpu_side_port         4480                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu6.dcache.mem_side_port::system.l2.cpu_side_port     50005568                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu7.icache.mem_side_port::system.l2.cpu_side_port         4224                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu7.dcache.mem_side_port::system.l2.cpu_side_port     50003584                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               424893952                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         4601700                       # Total snoops (Count)
system.tol2bus.snoopTraffic                 128228288                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples          10299306                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.003126                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.088707                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                10275239     99.77%     99.77% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                   22048      0.21%     99.98% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                     352      0.00%     99.98% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                     236      0.00%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                     239      0.00%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::5                     219      0.00%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::6                     231      0.00%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::7                     637      0.01%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::8                     104      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::9                       1      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::10                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::11                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::12                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::13                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::14                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::15                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::16                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::17                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::18                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::19                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::20                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::21                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::22                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::23                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::24                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::25                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::26                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::27                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::28                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::29                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::30                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::31                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::32                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               9                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total            10299306                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  45598806250                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         4434722902                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           2359230                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         684159447                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer12.occupancy            55197                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer13.occupancy        398691893                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer13.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer16.occupancy            58200                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer17.occupancy        398694147                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer17.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer20.occupancy            58700                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer21.occupancy        398705885                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer21.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer24.occupancy            57462                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer25.occupancy        398700891                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer25.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer28.occupancy            55454                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer28.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer29.occupancy        398693361                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer29.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer4.occupancy             95188                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer5.occupancy         398761881                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer8.occupancy             63687                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer9.occupancy         398695398                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests      11502092                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      5802397                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests        10204                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops           13626                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops        13322                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops          304                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
