// Seed: 2525007356
module module_0 (
    input wand id_0,
    input wire id_1,
    input wand id_2,
    input tri  id_3
);
  wire id_5;
  wire id_6;
  assign module_1.id_5 = 0;
  wire id_7;
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    input wand id_2,
    output tri id_3,
    output wor id_4,
    input supply1 id_5,
    input tri id_6,
    input tri0 id_7
);
  assign id_4 = id_7;
  wire id_9;
  assign id_4 = id_2;
  logic [7:0] id_10;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_1,
      id_1
  );
  always_ff id_10[1] <= 1;
endmodule
