INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SET253-15U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab8-IntellectualProperty/lab8_1_2/BintoBCD/BintoBCD.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SET253-15U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab8-IntellectualProperty/lab8_1_2/BintoBCD/BintoBCD.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SET253-15U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab8-IntellectualProperty/lab8_1_2/bcdto7segment_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcdto7segment_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SET253-15U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab8-IntellectualProperty/lab8_1_2/clk_divider_about_500hz_refresh_rate_2display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider_about_500hz_refresh_rate_2display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SET253-15U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab8-IntellectualProperty/lab8_1_2/comparator_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SET253-15U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab8-IntellectualProperty/lab8_1_2/lab2_2_1_partA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_2_1_partA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SET253-15U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab8-IntellectualProperty/lab8_1_2/lab2_circuitA_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_circuitA_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SET253-15U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab8-IntellectualProperty/lab8_1_2/mux_2_to_1_behavior.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_to_1_behavior
WARNING: [VRFC 10-3676] redeclaration of ansi port 'm' is not allowed [C:/Users/SET253-15U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab8-IntellectualProperty/lab8_1_2/mux_2_to_1_behavior.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SET253-15U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab8-IntellectualProperty/lab8_1_2/two_bcd_2_7segment_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_bcd_2_7segment_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SET253-15U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab8-IntellectualProperty/lab8_1_2/binary2bcd_on_2_7segment_Nexys4ddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary2bcd_on_2_7segment
WARNING: [VRFC 10-3676] redeclaration of ansi port 'an' is not allowed [C:/Users/SET253-15U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab8-IntellectualProperty/lab8_1_2/binary2bcd_on_2_7segment_Nexys4ddr.v:18]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SET253-15U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab8-IntellectualProperty/lab8_1_2/BintoBCD/BintoBCD.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
