

================================================================
== Synthesis Summary Report of 'activation'
================================================================
+ General Information: 
    * Date:           Mon Jul 22 05:31:31 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        activation
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu13p-flga2577-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------+------+------+---------+--------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |    Modules   | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |          |           |     |
    |    & Loops   | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF    |    LUT    | URAM|
    +--------------+------+------+---------+--------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |+ activation  |     -|  0.52|        1|   3.000|         -|        1|     -|       yes|     -|   -|  18 (~0%)|  125 (~0%)|    -|
    +--------------+------+------+---------+--------+----------+---------+------+----------+------+----+----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+----------+---------+-----------+----------+
| Port     | Mode    | Direction | Bitwidth |
+----------+---------+-----------+----------+
| input_r  | ap_none | in        | 16       |
| output_r | ap_none | out       | 16       |
+----------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------------------------+
| Argument | Direction | Datatype                             |
+----------+-----------+--------------------------------------+
| input    | in        | ap_fixed<16, 6, AP_TRN, AP_WRAP, 0>  |
| output   | out       | ap_fixed<16, 6, AP_TRN, AP_WRAP, 0>& |
+----------+-----------+--------------------------------------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| input    | input_r      | port    |
| output   | output_r     | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+----------------------+-----+--------+----------+-----+--------+---------+
| Name                 | DSP | Pragma | Variable | Op  | Impl   | Latency |
+----------------------+-----+--------+----------+-----+--------+---------+
| + activation         | 0   |        |          |     |        |         |
|   add_ln76_fu_132_p2 |     |        | add_ln76 | add | fabric | 0       |
+----------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Storage Report
================================================================
+--------------+--------+------+------+------+--------+----------+--------+---------+------------------+
| Name         | Usage  | Type | BRAM | URAM | Pragma | Variable | Impl   | Latency | Bitwidth, Depth, |
|              |        |      |      |      |        |          |        |         | Banks            |
+--------------+--------+------+------+------+--------+----------+--------+---------+------------------+
| + activation |        |      | 0    | 0    |        |          |        |         |                  |
|   lut_U      | ram_1p |      |      |      | pragma | lut      | lutram | 1       | 12, 256, 1       |
+--------------+--------+------+------+------+--------+----------+--------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+--------------+--------------------------------------+-----------------------------------------+
| Type         | Options                              | Location                                |
+--------------+--------------------------------------+-----------------------------------------+
| bind_storage | variable=lut type=RAM_1P impl=LUTRAM | activation.cpp:89 in lut_lookup, lut    |
| interface    | mode=ap_none port=input              | activation.cpp:95 in activation, input  |
| interface    | mode=ap_none port=output             | activation.cpp:96 in activation, output |
| pipeline     | II=1                                 | activation.cpp:98 in activation         |
+--------------+--------------------------------------+-----------------------------------------+


