<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: cpu/simple_thread.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">simple_thread.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="simple__thread_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2011-2012, 2016-2018 ARM Limited</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * Copyright (c) 2013 Advanced Micro Devices, Inc.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * All rights reserved</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * Copyright (c) 2001-2006 The Regents of The University of Michigan</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> * Authors: Steve Reinhardt</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> *          Nathan Binkert</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#ifndef __CPU_SIMPLE_THREAD_HH__</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define __CPU_SIMPLE_THREAD_HH__</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &lt;array&gt;</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#include &quot;arch/decoder.hh&quot;</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="generic_2tlb_8hh.html">arch/generic/tlb.hh</a>&quot;</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#include &quot;arch/isa.hh&quot;</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#include &quot;arch/isa_traits.hh&quot;</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#include &quot;arch/registers.hh&quot;</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#include &quot;arch/types.hh&quot;</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="base_2types_8hh.html">base/types.hh</a>&quot;</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#include &quot;config/the_isa.hh&quot;</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2thread__context_8hh.html">cpu/thread_context.hh</a>&quot;</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="thread__state_8hh.html">cpu/thread_state.hh</a>&quot;</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#include &quot;debug/CCRegs.hh&quot;</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#include &quot;debug/FloatRegs.hh&quot;</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#include &quot;debug/IntRegs.hh&quot;</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#include &quot;debug/VecPredRegs.hh&quot;</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#include &quot;debug/VecRegs.hh&quot;</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="page__table_8hh.html">mem/page_table.hh</a>&quot;</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="request_8hh.html">mem/request.hh</a>&quot;</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="byteswap_8hh.html">sim/byteswap.hh</a>&quot;</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="eventq_8hh.html">sim/eventq.hh</a>&quot;</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="sim_2process_8hh.html">sim/process.hh</a>&quot;</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="serialize_8hh.html">sim/serialize.hh</a>&quot;</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="sim_2system_8hh.html">sim/system.hh</a>&quot;</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="keyword">class </span><a class="code" href="classBaseCPU.html">BaseCPU</a>;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="keyword">class </span><a class="code" href="classCheckerCPU.html">CheckerCPU</a>;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="keyword">class </span><a class="code" href="classFunctionProfile.html">FunctionProfile</a>;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="keyword">class </span><a class="code" href="classProfileNode.html">ProfileNode</a>;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceKernel.html">Kernel</a> {</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    <span class="keyword">class </span>Statistics;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;}</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="classSimpleThread.html">   97</a></span>&#160;<span class="keyword">class </span><a class="code" href="classSimpleThread.html">SimpleThread</a> : <span class="keyword">public</span> <a class="code" href="structThreadState.html">ThreadState</a>, <span class="keyword">public</span> <a class="code" href="classThreadContext.html">ThreadContext</a></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;{</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="classSimpleThread.html#ab96291b389f91f999368d58a485c91c3">  100</a></span>&#160;    <span class="keyword">typedef</span> <a class="code" href="namespaceAlphaISA.html#a63693d656cc2bf4bdd0de3e493eabe66">TheISA::MachInst</a> <a class="code" href="classSimpleThread.html#ab96291b389f91f999368d58a485c91c3">MachInst</a>;</div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="classSimpleThread.html#a8a58e110bd30f115f410c995453a8e54">  101</a></span>&#160;    <span class="keyword">using</span> <a class="code" href="classVecRegContainer.html">VecRegContainer</a> = <a class="code" href="namespaceAlphaISA.html#a285fe2f69eec5bdf1d4b0abd9e29e331">TheISA::VecRegContainer</a>;</div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="classSimpleThread.html#afbfd5efd02cc694d440383b405ff843e">  102</a></span>&#160;    <span class="keyword">using</span> <a class="code" href="classSimpleThread.html#afbfd5efd02cc694d440383b405ff843e">VecElem</a> = <a class="code" href="namespaceAlphaISA.html#adaf40e821a86c6a609aba3808259fd59">TheISA::VecElem</a>;</div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="classSimpleThread.html#a9cc534a01ec889d289bd0eabd4f10a1f">  103</a></span>&#160;    <span class="keyword">using</span> <a class="code" href="classVecPredRegContainer.html">VecPredRegContainer</a> = <a class="code" href="namespaceAlphaISA.html#a66c9d1b51caf181143ec0dcf77bd145f">TheISA::VecPredRegContainer</a>;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="classSimpleThread.html#aee6d122653a219b40fb8de7a5bafa9ba">  105</a></span>&#160;    <span class="keyword">typedef</span> <a class="code" href="classThreadContext.html#a7b7149621d48abf9c88dd7ef28c3ede7">ThreadContext::Status</a> <a class="code" href="classSimpleThread.html#aee6d122653a219b40fb8de7a5bafa9ba">Status</a>;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="classSimpleThread.html#a153b320181f1b545208bd9f4bc1a2b1d">  108</a></span>&#160;    std::array&lt;RegVal, TheISA::NumFloatRegs&gt; <a class="code" href="classSimpleThread.html#a153b320181f1b545208bd9f4bc1a2b1d">floatRegs</a>;</div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="classSimpleThread.html#a1b84660af4239656b086df6c13b3915c">  109</a></span>&#160;    std::array&lt;RegVal, TheISA::NumIntRegs&gt; <a class="code" href="classSimpleThread.html#a1b84660af4239656b086df6c13b3915c">intRegs</a>;</div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="classSimpleThread.html#a2d8b0ebb7afe9de9e03fd96103ee4c25">  110</a></span>&#160;    std::array&lt;VecRegContainer, TheISA::NumVecRegs&gt; <a class="code" href="classSimpleThread.html#a2d8b0ebb7afe9de9e03fd96103ee4c25">vecRegs</a>;</div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="classSimpleThread.html#a5387e48bd8fb1e92ba386934f7c8b3aa">  111</a></span>&#160;    std::array&lt;VecPredRegContainer, TheISA::NumVecPredRegs&gt; <a class="code" href="classSimpleThread.html#a5387e48bd8fb1e92ba386934f7c8b3aa">vecPredRegs</a>;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#ifdef ISA_HAS_CC_REGS</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    std::array&lt;RegVal, TheISA::NumCCRegs&gt; ccRegs;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="classSimpleThread.html#ae192827693e876d620d7f5a9a8fb0888">  115</a></span>&#160;    TheISA::ISA *<span class="keyword">const</span> <a class="code" href="classSimpleThread.html#ae192827693e876d620d7f5a9a8fb0888">isa</a>;    <span class="comment">// one &quot;instance&quot; of the current ISA.</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="classSimpleThread.html#a7ae3be16853f7188cf2ca7cd79c042b8">  117</a></span>&#160;    <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">TheISA::PCState</a> <a class="code" href="classSimpleThread.html#a7ae3be16853f7188cf2ca7cd79c042b8">_pcState</a>;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="classSimpleThread.html#a0c3eb31838ebef8ce4c3dc79ff2694d5">  120</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classSimpleThread.html#a0c3eb31838ebef8ce4c3dc79ff2694d5">predicate</a>;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="classSimpleThread.html#aae30bcaafeffa9113989bec8a9d029e3">  123</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classSimpleThread.html#aae30bcaafeffa9113989bec8a9d029e3">memAccPredicate</a>;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="classSimpleThread.html#acfd577b69dc090d4629a2de09aa60572">  126</a></span>&#160;    std::string <a class="code" href="classSimpleThread.html#acfd577b69dc090d4629a2de09aa60572">name</a>()<span class="keyword"> const</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="cprintf_8hh.html#a848c8ad3ab12f32c2d70d72701307be2">csprintf</a>(<span class="stringliteral">&quot;%s.[tid:%i]&quot;</span>, baseCpu-&gt;name(), threadId());</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    }</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="classSimpleThread.html#adc65895e3153111152532ddcdf54be1e">  131</a></span>&#160;    <a class="code" href="classPCEventQueue.html">PCEventQueue</a> <a class="code" href="classSimpleThread.html#adc65895e3153111152532ddcdf54be1e">pcEventQueue</a>;</div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="classSimpleThread.html#aa967f241acc73415093ca2da31e60ed5">  136</a></span>&#160;    <a class="code" href="classEventQueue.html">EventQueue</a> <a class="code" href="classSimpleThread.html#aa967f241acc73415093ca2da31e60ed5">comInstEventQueue</a>;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="classSimpleThread.html#a2a57e4754b06d0c3f7226d2f96cca8f7">  138</a></span>&#160;    <a class="code" href="classSystem.html">System</a> *<a class="code" href="classSimpleThread.html#a2a57e4754b06d0c3f7226d2f96cca8f7">system</a>;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="classSimpleThread.html#ad9d6a7b91e53eaeb2d532a5f99bf1d35">  140</a></span>&#160;    <a class="code" href="classBaseTLB.html">BaseTLB</a> *<a class="code" href="classSimpleThread.html#ad9d6a7b91e53eaeb2d532a5f99bf1d35">itb</a>;</div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="classSimpleThread.html#a6afccc03e81e5d95e5a7f3f17f830123">  141</a></span>&#160;    <a class="code" href="classBaseTLB.html">BaseTLB</a> *<a class="code" href="classSimpleThread.html#a6afccc03e81e5d95e5a7f3f17f830123">dtb</a>;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="classSimpleThread.html#ad7291f70dd513844e04995d7d0598d70">  143</a></span>&#160;    TheISA::Decoder <a class="code" href="classSimpleThread.html#ad7291f70dd513844e04995d7d0598d70">decoder</a>;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <span class="comment">// constructor: initialize SimpleThread from given process structure</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    <span class="comment">// FS</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    <a class="code" href="classSimpleThread.html">SimpleThread</a>(<a class="code" href="classBaseCPU.html">BaseCPU</a> *_cpu, <span class="keywordtype">int</span> _thread_num, <a class="code" href="classSystem.html">System</a> *_system,</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;                 <a class="code" href="classBaseTLB.html">BaseTLB</a> *_itb, <a class="code" href="classBaseTLB.html">BaseTLB</a> *_dtb, TheISA::ISA *_isa,</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;                 <span class="keywordtype">bool</span> use_kernel_stats = <span class="keyword">true</span>);</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    <span class="comment">// SE</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    <a class="code" href="classSimpleThread.html">SimpleThread</a>(<a class="code" href="classBaseCPU.html">BaseCPU</a> *_cpu, <span class="keywordtype">int</span> _thread_num, <a class="code" href="classSystem.html">System</a> *_system,</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;                 <a class="code" href="classProcess.html">Process</a> *_process, <a class="code" href="classBaseTLB.html">BaseTLB</a> *_itb, <a class="code" href="classBaseTLB.html">BaseTLB</a> *_dtb,</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;                 TheISA::ISA *_isa);</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="classSimpleThread.html#a420d49964313c1c3bf3d25778177d3d3">  155</a></span>&#160;    <span class="keyword">virtual</span> <a class="code" href="classSimpleThread.html#a420d49964313c1c3bf3d25778177d3d3">~SimpleThread</a>() {}</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="cpu_2thread__context_8cc.html#a7627814f4dfa033bb38db10402db619d">takeOverFrom</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *oldContext) <span class="keyword">override</span>;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    <span class="keywordtype">void</span> regStats(<span class="keyword">const</span> std::string &amp;<a class="code" href="trace_8cc.html#a166fa10b86d8faa127fb7c78191e3e60">name</a>) <span class="keyword">override</span>;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    <span class="keywordtype">void</span> copyState(<a class="code" href="classThreadContext.html">ThreadContext</a> *oldContext);</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="cpu_2thread__context_8cc.html#ab10299a575f9a9cd4e1d8e88cb12376f">serialize</a>(<a class="code" href="serialize_8hh.html#a821b5f5905353967b548ad54944d553e">CheckpointOut</a> &amp;<a class="code" href="namespacecp.html">cp</a>) <span class="keyword">const override</span>;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="cpu_2thread__context_8cc.html#a75b6add5a3eb4dbc9d77da3d534958bb">unserialize</a>(<a class="code" href="classCheckpointIn.html">CheckpointIn</a> &amp;cp) <span class="keyword">override</span>;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    <span class="keywordtype">void</span> startup();</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    <span class="comment">/***************************************************************</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">     *  SimpleThread functions to provide CPU with access to various</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">     *  state.</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">     **************************************************************/</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="classSimpleThread.html#a7da3f5e0fcea7bb73fce014f93bf2c0c">  176</a></span>&#160;    <a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="classSimpleThread.html#a7da3f5e0fcea7bb73fce014f93bf2c0c">getTC</a>() { <span class="keywordflow">return</span> <span class="keyword">this</span>; }</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="classSimpleThread.html#a1743e2bfa14c673773d5006ecd686add">  178</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classSimpleThread.html#a1743e2bfa14c673773d5006ecd686add">demapPage</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a>, uint64_t asn)</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    {</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;        itb-&gt;<a class="code" href="classBaseTLB.html#af294952092df10be816a14152cfaa95e">demapPage</a>(vaddr, asn);</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;        dtb-&gt;<a class="code" href="classBaseTLB.html#af294952092df10be816a14152cfaa95e">demapPage</a>(vaddr, asn);</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    }</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="classSimpleThread.html#a237a071dd10c6c27d67461baed7dda0a">  184</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classSimpleThread.html#a237a071dd10c6c27d67461baed7dda0a">demapInstPage</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a>, uint64_t asn)</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    {</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;        itb-&gt;<a class="code" href="classBaseTLB.html#af294952092df10be816a14152cfaa95e">demapPage</a>(vaddr, asn);</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    }</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="classSimpleThread.html#a0c3b2b13c9c2f135c1b24c25ceb51ec8">  189</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classSimpleThread.html#a0c3b2b13c9c2f135c1b24c25ceb51ec8">demapDataPage</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a>, uint64_t asn)</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    {</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;        dtb-&gt;<a class="code" href="classBaseTLB.html#af294952092df10be816a14152cfaa95e">demapPage</a>(vaddr, asn);</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    }</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    <span class="keywordtype">void</span> dumpFuncProfile() <span class="keyword">override</span>;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    <span class="comment">/*******************************************</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">     * ThreadContext interface functions.</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">     ******************************************/</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;</div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="classSimpleThread.html#a34032b19c3177edf6a30b07d393c2b35">  200</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classSimpleThread.html#a34032b19c3177edf6a30b07d393c2b35">schedule</a>(<a class="code" href="classPCEvent.html">PCEvent</a> *<a class="code" href="namespaceArmISA.html#a300e2be8a75f735b68e3d6c321c28cd2">e</a>)<span class="keyword"> override </span>{ <span class="keywordflow">return</span> pcEventQueue.<a class="code" href="classPCEventQueue.html#ada042526e08fc2d4abd3dc3104dafabb">schedule</a>(e); }</div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="classSimpleThread.html#ae09d829f484424ef70a9043baf7a625d">  201</a></span>&#160;    <span class="keywordtype">bool</span> <span class="keyword">remove</span>(<a class="code" href="classPCEvent.html">PCEvent</a> *<a class="code" href="namespaceArmISA.html#a300e2be8a75f735b68e3d6c321c28cd2">e</a>) <span class="keyword">override</span> { <span class="keywordflow">return</span> pcEventQueue.<a class="code" href="classPCEventQueue.html#af1fc03dbb8b9b3d5329dc98743d381a1">remove</a>(<a class="code" href="namespaceArmISA.html#a300e2be8a75f735b68e3d6c321c28cd2">e</a>); }</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="classSimpleThread.html#a24e3453f99bdceced7c1947dc4769f26">  204</a></span>&#160;    <a class="code" href="classSimpleThread.html#a24e3453f99bdceced7c1947dc4769f26">scheduleInstCountEvent</a>(<a class="code" href="classEvent.html">Event</a> *<a class="code" href="namespaceMipsISA.html#a1bee0cb39cfa9e82b8bd806fc42b6ef0">event</a>, <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="code" href="namespaceX86ISA.html#a749793fafee6c9c40af6247a89e054ac">count</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;        comInstEventQueue.<a class="code" href="classEventQueue.html#a1338ae563bf12a5500696de63dd4a4f5">schedule</a>(event, count);</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    }</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="classSimpleThread.html#ac484312a259d1450ae03da4945240df2">  209</a></span>&#160;    <a class="code" href="classSimpleThread.html#ac484312a259d1450ae03da4945240df2">descheduleInstCountEvent</a>(<a class="code" href="classEvent.html">Event</a> *<a class="code" href="namespaceMipsISA.html#a1bee0cb39cfa9e82b8bd806fc42b6ef0">event</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;        comInstEventQueue.<a class="code" href="classEventQueue.html#a0fc43434a32f56dc67d390a53e0a3d74">deschedule</a>(event);</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    }</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="classSimpleThread.html#afa5b71008f36c4a92431ca2a2e1d5649">  214</a></span>&#160;    <a class="code" href="classSimpleThread.html#afa5b71008f36c4a92431ca2a2e1d5649">getCurrentInstCount</a>()<span class="keyword"> override</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;        <span class="keywordflow">return</span> comInstEventQueue.<a class="code" href="classEventQueue.html#aeaffbe32b6d530e7fab09ee62689f750">getCurTick</a>();</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    }</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="classSimpleThread.html#a477e6fd30b9f72aecec8c7b7a00e357a">  219</a></span>&#160;    <a class="code" href="classBaseCPU.html">BaseCPU</a> *<a class="code" href="classSimpleThread.html#a477e6fd30b9f72aecec8c7b7a00e357a">getCpuPtr</a>()<span class="keyword"> override </span>{ <span class="keywordflow">return</span> baseCpu; }</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="classSimpleThread.html#ac559fee36a5b5c39f2bd0c237e57edd4">  221</a></span>&#160;    <span class="keywordtype">int</span> <a class="code" href="classSimpleThread.html#ac559fee36a5b5c39f2bd0c237e57edd4">cpuId</a>()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> <a class="code" href="structThreadState.html#aeabfedb1e4708c5283f8fa7b3be7ed37">ThreadState::cpuId</a>(); }</div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="classSimpleThread.html#ac154010d35ae087cd499bb785b9e946b">  222</a></span>&#160;    uint32_t <a class="code" href="classSimpleThread.html#ac154010d35ae087cd499bb785b9e946b">socketId</a>()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> <a class="code" href="structThreadState.html#a89084c556f9be4cb6e46566a601896b8">ThreadState::socketId</a>(); }</div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="classSimpleThread.html#a033b807c0f9346e43d92629aad1ed34a">  223</a></span>&#160;    <span class="keywordtype">int</span> <a class="code" href="classSimpleThread.html#a033b807c0f9346e43d92629aad1ed34a">threadId</a>()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> <a class="code" href="structThreadState.html#a0babcdb7555b9883bbde55fee8bfd38d">ThreadState::threadId</a>(); }</div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="classSimpleThread.html#a8e1236c29a221022d4e876ff3f60993b">  224</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classSimpleThread.html#a8e1236c29a221022d4e876ff3f60993b">setThreadId</a>(<span class="keywordtype">int</span> <span class="keywordtype">id</span>)<span class="keyword"> override </span>{ <a class="code" href="structThreadState.html#a0d05207eeb8bfa706c73a6ba4e41c33c">ThreadState::setThreadId</a>(<span class="keywordtype">id</span>); }</div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="classSimpleThread.html#ac7ed72e235ac2c91233dfe9fcb74c839">  225</a></span>&#160;    <a class="code" href="base_2types_8hh.html#a5ba9705b85fbf1a2720bce8914fa4a18">ContextID</a> <a class="code" href="classSimpleThread.html#ac7ed72e235ac2c91233dfe9fcb74c839">contextId</a>()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> <a class="code" href="structThreadState.html#af327ae3228725f081ba4abdf43790320">ThreadState::contextId</a>(); }</div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="classSimpleThread.html#aa8d2db3443d9e97568b2a323812c4d19">  226</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classSimpleThread.html#aa8d2db3443d9e97568b2a323812c4d19">setContextId</a>(<a class="code" href="base_2types_8hh.html#a5ba9705b85fbf1a2720bce8914fa4a18">ContextID</a> <span class="keywordtype">id</span>)<span class="keyword"> override </span>{ <a class="code" href="structThreadState.html#ab99874eb8538681b99154c1f4080c38c">ThreadState::setContextId</a>(<span class="keywordtype">id</span>); }</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="classSimpleThread.html#ad96c22ed5b784cbefbd45f083d644c63">  228</a></span>&#160;    <a class="code" href="classBaseTLB.html">BaseTLB</a> *<a class="code" href="classSimpleThread.html#ad96c22ed5b784cbefbd45f083d644c63">getITBPtr</a>()<span class="keyword"> override </span>{ <span class="keywordflow">return</span> itb; }</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="classSimpleThread.html#a42546550e93d4f9b363ab13875554a76">  230</a></span>&#160;    <a class="code" href="classBaseTLB.html">BaseTLB</a> *<a class="code" href="classSimpleThread.html#a42546550e93d4f9b363ab13875554a76">getDTBPtr</a>()<span class="keyword"> override </span>{ <span class="keywordflow">return</span> dtb; }</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;</div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="classSimpleThread.html#a79332c4d40810ab50820b7d79ed90b66">  232</a></span>&#160;    <a class="code" href="classCheckerCPU.html">CheckerCPU</a> *<a class="code" href="classSimpleThread.html#a79332c4d40810ab50820b7d79ed90b66">getCheckerCpuPtr</a>()<span class="keyword"> override </span>{ <span class="keywordflow">return</span> NULL; }</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="classSimpleThread.html#ac979cd1528fc0f66db01c66f5ee61c59">  234</a></span>&#160;    TheISA::ISA *<a class="code" href="classSimpleThread.html#ac979cd1528fc0f66db01c66f5ee61c59">getIsaPtr</a>()<span class="keyword"> override </span>{ <span class="keywordflow">return</span> isa; }</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;</div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="classSimpleThread.html#abe182ab851b84994904e280ccd2f942e">  236</a></span>&#160;    TheISA::Decoder *<a class="code" href="classSimpleThread.html#abe182ab851b84994904e280ccd2f942e">getDecoderPtr</a>()<span class="keyword"> override </span>{ <span class="keywordflow">return</span> &amp;<a class="code" href="nop_8cc.html#ab1171cac5b00745757619633d7a4ba0e">decoder</a>; }</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="classSimpleThread.html#a2e1c2875c073f334e304e8b2bff3b31f">  238</a></span>&#160;    <a class="code" href="classSystem.html">System</a> *<a class="code" href="classSimpleThread.html#a2e1c2875c073f334e304e8b2bff3b31f">getSystemPtr</a>()<span class="keyword"> override </span>{ <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#a313686d10ce407058a35bddec45c211f">system</a>; }</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    <a class="code" href="classKernel_1_1Statistics.html">Kernel::Statistics</a> *</div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="classSimpleThread.html#a0618b2883b4edc52170c057bffc28045">  241</a></span>&#160;    <a class="code" href="classSimpleThread.html#a0618b2883b4edc52170c057bffc28045">getKernelStats</a>()<span class="keyword"> override</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="structThreadState.html#a8c95043b4459adeaff891db6467b376e">ThreadState::getKernelStats</a>();</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    }</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;</div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="classSimpleThread.html#a858d13eb0c26763954e72eb8fa49592c">  246</a></span>&#160;    <a class="code" href="classPortProxy.html">PortProxy</a> &amp;<a class="code" href="classSimpleThread.html#a858d13eb0c26763954e72eb8fa49592c">getPhysProxy</a>()<span class="keyword"> override </span>{ <span class="keywordflow">return</span> <a class="code" href="structThreadState.html#a580a0d5d69ad0a53c7194bd1f7ae7caa">ThreadState::getPhysProxy</a>(); }</div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="classSimpleThread.html#a07fbc1eabdc5a1bda4700a46c447ea45">  247</a></span>&#160;    <a class="code" href="classPortProxy.html">PortProxy</a> &amp;<a class="code" href="classSimpleThread.html#a07fbc1eabdc5a1bda4700a46c447ea45">getVirtProxy</a>()<span class="keyword"> override </span>{ <span class="keywordflow">return</span> <a class="code" href="structThreadState.html#ab85d9d3cd7d1430b94d01cef8511f6bc">ThreadState::getVirtProxy</a>(); }</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;</div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="classSimpleThread.html#afbd476753f526c1c7fed95b8434e526a">  249</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classSimpleThread.html#afbd476753f526c1c7fed95b8434e526a">initMemProxies</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)<span class="keyword"> override</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;        <a class="code" href="structThreadState.html#a519954c1130f9397a58a85ca869b7c23">ThreadState::initMemProxies</a>(tc);</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    }</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;</div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="classSimpleThread.html#aa6f78c3d4b71eceafed7887661ad496c">  254</a></span>&#160;    <a class="code" href="classProcess.html">Process</a> *<a class="code" href="classSimpleThread.html#aa6f78c3d4b71eceafed7887661ad496c">getProcessPtr</a>()<span class="keyword"> override </span>{ <span class="keywordflow">return</span> <a class="code" href="structThreadState.html#a3df5e4382f5afda94c21eb5684cc8068">ThreadState::getProcessPtr</a>(); }</div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="classSimpleThread.html#ae1ccce7e4701d414eba06a18a2b02675">  255</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classSimpleThread.html#ae1ccce7e4701d414eba06a18a2b02675">setProcessPtr</a>(<a class="code" href="classProcess.html">Process</a> *<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>)<span class="keyword"> override </span>{ <a class="code" href="structThreadState.html#ad9b65cff069c1414708311e0b44354bf">ThreadState::setProcessPtr</a>(p); }</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;</div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="classSimpleThread.html#abf849eea7ce993db3dfe32f9d1c813c7">  257</a></span>&#160;    Status <a class="code" href="classSimpleThread.html#abf849eea7ce993db3dfe32f9d1c813c7">status</a>()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> _status; }</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="classSimpleThread.html#a6fafa88d06e4305c1247771d4616fff4">  259</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classSimpleThread.html#a6fafa88d06e4305c1247771d4616fff4">setStatus</a>(Status newStatus)<span class="keyword"> override </span>{ _status = newStatus; }</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    <span class="keywordtype">void</span> activate() <span class="keyword">override</span>;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    <span class="keywordtype">void</span> suspend() <span class="keyword">override</span>;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="namespaceMipsISA.html#a4d7714431bc73992e0ee62849135389d">halt</a>() <span class="keyword">override</span>;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    <a class="code" href="classEndQuiesceEvent.html">EndQuiesceEvent</a> *</div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="classSimpleThread.html#af7b8623d3ff0b07f1c0228fc377d7358">  271</a></span>&#160;    <a class="code" href="classSimpleThread.html#af7b8623d3ff0b07f1c0228fc377d7358">getQuiesceEvent</a>()<span class="keyword"> override</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="structThreadState.html#ac6e692014ee30545cf5c0d51a252edcb">ThreadState::getQuiesceEvent</a>();</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    }</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="classSimpleThread.html#aa5aa5ca545e37fa98c4378fa24001c28">  277</a></span>&#160;    <a class="code" href="classSimpleThread.html#aa5aa5ca545e37fa98c4378fa24001c28">readLastActivate</a>()<span class="keyword"> override</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="structThreadState.html#ad966d8f677b932873e37a15a9180b4c1">ThreadState::readLastActivate</a>();</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    }</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="classSimpleThread.html#a5eeb2449bf95fd91ab0edbb198ce23d6">  282</a></span>&#160;    <a class="code" href="classSimpleThread.html#a5eeb2449bf95fd91ab0edbb198ce23d6">readLastSuspend</a>()<span class="keyword"> override</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="structThreadState.html#a6ce24538c1c7911c31de5ca5c4b70893">ThreadState::readLastSuspend</a>();</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    }</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;</div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="classSimpleThread.html#a92c5111b6dc9d7343ef1aae212362bc8">  287</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classSimpleThread.html#a92c5111b6dc9d7343ef1aae212362bc8">profileClear</a>()<span class="keyword"> override </span>{ <a class="code" href="structThreadState.html#a451a0d531a0e8a7472aa0c8ff39ff34e">ThreadState::profileClear</a>(); }</div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="classSimpleThread.html#af73a2e16d089b419c5d9f897bbbfcb60">  288</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classSimpleThread.html#af73a2e16d089b419c5d9f897bbbfcb60">profileSample</a>()<span class="keyword"> override </span>{ <a class="code" href="structThreadState.html#acc64995cae8cebbd70d76ac8ce1a8cbd">ThreadState::profileSample</a>(); }</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;    <span class="keywordtype">void</span> copyArchRegs(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc) <span class="keyword">override</span>;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="classSimpleThread.html#ac381539a153019afde823c5e253ceae9">  293</a></span>&#160;    <a class="code" href="classSimpleThread.html#ac381539a153019afde823c5e253ceae9">clearArchRegs</a>()<span class="keyword"> override</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;        _pcState = 0;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;        intRegs.fill(0);</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;        floatRegs.fill(0);</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;vec_reg: vecRegs)</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;            vec_reg.zero();</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;pred_reg: vecPredRegs)</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;            pred_reg.reset();</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#ifdef ISA_HAS_CC_REGS</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;        ccRegs.fill(0);</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;        isa-&gt;clear();</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    }</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;    <span class="comment">// New accessors for new decoder.</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="classSimpleThread.html#ad49b46baa32733cbe177bd2d57f67f6e">  312</a></span>&#160;    <a class="code" href="classSimpleThread.html#ad49b46baa32733cbe177bd2d57f67f6e">readIntReg</a>(<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> reg_idx)<span class="keyword"> const override</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;        <span class="keywordtype">int</span> flatIndex = isa-&gt;flattenIntIndex(reg_idx);</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;        assert(flatIndex &lt; <a class="code" href="namespaceAlphaISA.html#ac3bdf5556028b6834f1ac52fec27c888">TheISA::NumIntRegs</a>);</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;        uint64_t regVal(readIntRegFlat(flatIndex));</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(IntRegs, <span class="stringliteral">&quot;Reading int reg %d (%d) as %#x.\n&quot;</span>,</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;                reg_idx, flatIndex, regVal);</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;        <span class="keywordflow">return</span> regVal;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;    }</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="classSimpleThread.html#a98dcbf534dc75541591995db34ddf0b8">  323</a></span>&#160;    <a class="code" href="classSimpleThread.html#a98dcbf534dc75541591995db34ddf0b8">readFloatReg</a>(<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> reg_idx)<span class="keyword"> const override</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;        <span class="keywordtype">int</span> flatIndex = isa-&gt;flattenFloatIndex(reg_idx);</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;        assert(flatIndex &lt; <a class="code" href="namespaceAlphaISA.html#ac9cefba32ac336e881cfff4410b5e289">TheISA::NumFloatRegs</a>);</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;        <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> regVal(readFloatRegFlat(flatIndex));</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(FloatRegs, <span class="stringliteral">&quot;Reading float reg %d (%d) bits as %#x.\n&quot;</span>,</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;                reg_idx, flatIndex, regVal);</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;        <span class="keywordflow">return</span> regVal;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;    }</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;    <span class="keyword">const</span> <a class="code" href="classVecRegContainer.html">VecRegContainer</a>&amp;</div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="classSimpleThread.html#a3f80b92ca043f6bff89eca70e6667495">  334</a></span>&#160;    <a class="code" href="classSimpleThread.html#a3f80b92ca043f6bff89eca70e6667495">readVecReg</a>(<span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>)<span class="keyword"> const override</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;        <span class="keywordtype">int</span> flatIndex = isa-&gt;flattenVecIndex(reg.<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>());</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;        assert(flatIndex &lt; <a class="code" href="namespaceAlphaISA.html#a2ffb21e191e86f0d92f29be8599a13dc">TheISA::NumVecRegs</a>);</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;        <span class="keyword">const</span> <a class="code" href="classVecRegContainer.html">VecRegContainer</a>&amp; regVal = readVecRegFlat(flatIndex);</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(VecRegs, <span class="stringliteral">&quot;Reading vector reg %d (%d) as %s.\n&quot;</span>,</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;                reg.<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>(), flatIndex, regVal.<a class="code" href="classVecRegContainer.html#aca48e0d67a581b47ec9275769a0d3aa5">print</a>());</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;        <span class="keywordflow">return</span> regVal;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;    }</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;    <a class="code" href="classVecRegContainer.html">VecRegContainer</a>&amp;</div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="classSimpleThread.html#a7a3096a24370f6d28170ff51a8d69849">  345</a></span>&#160;    <a class="code" href="classSimpleThread.html#a7a3096a24370f6d28170ff51a8d69849">getWritableVecReg</a>(<span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;        <span class="keywordtype">int</span> flatIndex = isa-&gt;flattenVecIndex(reg.<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>());</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;        assert(flatIndex &lt; <a class="code" href="namespaceAlphaISA.html#a2ffb21e191e86f0d92f29be8599a13dc">TheISA::NumVecRegs</a>);</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;        <a class="code" href="classVecRegContainer.html">VecRegContainer</a>&amp; regVal = getWritableVecRegFlat(flatIndex);</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(VecRegs, <span class="stringliteral">&quot;Reading vector reg %d (%d) as %s for modify.\n&quot;</span>,</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;                reg.<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>(), flatIndex, regVal.<a class="code" href="classVecRegContainer.html#aca48e0d67a581b47ec9275769a0d3aa5">print</a>());</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;        <span class="keywordflow">return</span> regVal;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;    }</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;    <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;    <a class="code" href="classVecLaneT.html">VecLaneT&lt;T, true&gt;</a></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="classSimpleThread.html#a494eddec68b73779594bf88cdf6843d6">  360</a></span>&#160;    <a class="code" href="classSimpleThread.html#a494eddec68b73779594bf88cdf6843d6">readVecLane</a>(<span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>)<span class="keyword"> const</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;        <span class="keywordtype">int</span> flatIndex = isa-&gt;flattenVecIndex(reg.<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>());</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;        assert(flatIndex &lt; <a class="code" href="namespaceAlphaISA.html#a2ffb21e191e86f0d92f29be8599a13dc">TheISA::NumVecRegs</a>);</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;        <span class="keyword">auto</span> regVal = readVecLaneFlat&lt;T&gt;(flatIndex, reg.<a class="code" href="classRegId.html#ac1357d22f686243d905133156c08adf5">elemIndex</a>());</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(VecRegs, <span class="stringliteral">&quot;Reading vector lane %d (%d)[%d] as %lx.\n&quot;</span>,</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;                reg.<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>(), flatIndex, reg.<a class="code" href="classRegId.html#ac1357d22f686243d905133156c08adf5">elemIndex</a>(), regVal);</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;        <span class="keywordflow">return</span> regVal;</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;    }</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="classVecLaneT.html">ConstVecLane8</a></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="classSimpleThread.html#a73593f9bb4a01a98e3eb19398b987cf8">  372</a></span>&#160;    <a class="code" href="classSimpleThread.html#a73593f9bb4a01a98e3eb19398b987cf8">readVec8BitLaneReg</a>(<span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a> &amp;<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>)<span class="keyword"> const override</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;        <span class="keywordflow">return</span> readVecLane&lt;uint8_t&gt;(<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>);</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;    }</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="classVecLaneT.html">ConstVecLane16</a></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="classSimpleThread.html#af07a009d982efc607ac172b9af8d36ec">  379</a></span>&#160;    <a class="code" href="classSimpleThread.html#af07a009d982efc607ac172b9af8d36ec">readVec16BitLaneReg</a>(<span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a> &amp;<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>)<span class="keyword"> const override</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;        <span class="keywordflow">return</span> readVecLane&lt;uint16_t&gt;(<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>);</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;    }</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="classVecLaneT.html">ConstVecLane32</a></div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="classSimpleThread.html#a960dcf8813f86c214291e91159fda570">  386</a></span>&#160;    <a class="code" href="classSimpleThread.html#a960dcf8813f86c214291e91159fda570">readVec32BitLaneReg</a>(<span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a> &amp;<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>)<span class="keyword"> const override</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;        <span class="keywordflow">return</span> readVecLane&lt;uint32_t&gt;(<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>);</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;    }</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="classVecLaneT.html">ConstVecLane64</a></div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="classSimpleThread.html#a23f78f2b0685e2b5b512ca6ee41d1464">  393</a></span>&#160;    <a class="code" href="classSimpleThread.html#a23f78f2b0685e2b5b512ca6ee41d1464">readVec64BitLaneReg</a>(<span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a> &amp;<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>)<span class="keyword"> const override</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;        <span class="keywordflow">return</span> readVecLane&lt;uint64_t&gt;(<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>);</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;    }</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;    <span class="keyword">template</span> &lt;<span class="keyword">typename</span> LD&gt;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="classSimpleThread.html#a896330b0c2422eb6f21c32b34d6c302c">  401</a></span>&#160;    <a class="code" href="classSimpleThread.html#a896330b0c2422eb6f21c32b34d6c302c">setVecLaneT</a>(<span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a> &amp;<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>, <span class="keyword">const</span> LD &amp;<a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;    {</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;        <span class="keywordtype">int</span> flatIndex = isa-&gt;flattenVecIndex(reg.<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>());</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;        assert(flatIndex &lt; <a class="code" href="namespaceAlphaISA.html#a2ffb21e191e86f0d92f29be8599a13dc">TheISA::NumVecRegs</a>);</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;        setVecLaneFlat(flatIndex, reg.<a class="code" href="classRegId.html#ac1357d22f686243d905133156c08adf5">elemIndex</a>(), <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>);</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(VecRegs, <span class="stringliteral">&quot;Reading vector lane %d (%d)[%d] to %lx.\n&quot;</span>,</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;                reg.<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>(), flatIndex, reg.<a class="code" href="classRegId.html#ac1357d22f686243d905133156c08adf5">elemIndex</a>(), <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>);</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;    }</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="classSimpleThread.html#a969746b988498bd0dff17eb84eadd3cf">  410</a></span>&#160;    <a class="code" href="classSimpleThread.html#a969746b988498bd0dff17eb84eadd3cf">setVecLane</a>(<span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a> &amp;<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>, <span class="keyword">const</span> <a class="code" href="classLaneData.html">LaneData&lt;LaneSize::Byte&gt;</a> &amp;<a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;        <span class="keywordflow">return</span> setVecLaneT(reg, val);</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;    }</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="classSimpleThread.html#ae10e3a62cba2504bb1443d6263916784">  415</a></span>&#160;    <a class="code" href="classSimpleThread.html#ae10e3a62cba2504bb1443d6263916784">setVecLane</a>(<span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a> &amp;<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>,</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;               <span class="keyword">const</span> <a class="code" href="classLaneData.html">LaneData&lt;LaneSize::TwoByte&gt;</a> &amp;<a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;        <span class="keywordflow">return</span> setVecLaneT(reg, val);</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;    }</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="classSimpleThread.html#a1f430656e56700cf64449112d4daadf7">  421</a></span>&#160;    <a class="code" href="classSimpleThread.html#a1f430656e56700cf64449112d4daadf7">setVecLane</a>(<span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a> &amp;<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>,</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;               <span class="keyword">const</span> <a class="code" href="classLaneData.html">LaneData&lt;LaneSize::FourByte&gt;</a> &amp;<a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;        <span class="keywordflow">return</span> setVecLaneT(reg, val);</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;    }</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="classSimpleThread.html#a8e69a3be06600d9feb8172e120307809">  427</a></span>&#160;    <a class="code" href="classSimpleThread.html#a8e69a3be06600d9feb8172e120307809">setVecLane</a>(<span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a> &amp;<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>,</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;               <span class="keyword">const</span> <a class="code" href="classLaneData.html">LaneData&lt;LaneSize::EightByte&gt;</a> &amp;<a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;        <span class="keywordflow">return</span> setVecLaneT(reg, val);</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;    }</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;    <span class="keyword">const</span> <a class="code" href="classSimpleThread.html#afbfd5efd02cc694d440383b405ff843e">VecElem</a> &amp;</div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="classSimpleThread.html#abc48c8c68ac5b52237c253b4d3cba585">  435</a></span>&#160;    <a class="code" href="classSimpleThread.html#abc48c8c68ac5b52237c253b4d3cba585">readVecElem</a>(<span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a> &amp;<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>)<span class="keyword"> const override</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;        <span class="keywordtype">int</span> flatIndex = isa-&gt;flattenVecElemIndex(reg.<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>());</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;        assert(flatIndex &lt; <a class="code" href="namespaceAlphaISA.html#a2ffb21e191e86f0d92f29be8599a13dc">TheISA::NumVecRegs</a>);</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;        <span class="keyword">const</span> <a class="code" href="classSimpleThread.html#afbfd5efd02cc694d440383b405ff843e">VecElem</a>&amp; regVal = readVecElemFlat(flatIndex, reg.<a class="code" href="classRegId.html#ac1357d22f686243d905133156c08adf5">elemIndex</a>());</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(VecRegs, <span class="stringliteral">&quot;Reading element %d of vector reg %d (%d) as&quot;</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;                <span class="stringliteral">&quot; %#x.\n&quot;</span>, reg.<a class="code" href="classRegId.html#ac1357d22f686243d905133156c08adf5">elemIndex</a>(), reg.<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>(), flatIndex, regVal);</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;        <span class="keywordflow">return</span> regVal;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;    }</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;    <span class="keyword">const</span> <a class="code" href="classVecPredRegContainer.html">VecPredRegContainer</a> &amp;</div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="classSimpleThread.html#a02800c9722380937727080c694c98707">  446</a></span>&#160;    <a class="code" href="classSimpleThread.html#a02800c9722380937727080c694c98707">readVecPredReg</a>(<span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a> &amp;<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>)<span class="keyword"> const override</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;        <span class="keywordtype">int</span> flatIndex = isa-&gt;flattenVecPredIndex(reg.<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>());</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;        assert(flatIndex &lt; <a class="code" href="namespaceAlphaISA.html#af935878526ca20090367ac002e796e19">TheISA::NumVecPredRegs</a>);</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;        <span class="keyword">const</span> <a class="code" href="classVecPredRegContainer.html">VecPredRegContainer</a>&amp; regVal = readVecPredRegFlat(flatIndex);</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(VecPredRegs, <span class="stringliteral">&quot;Reading predicate reg %d (%d) as %s.\n&quot;</span>,</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;                reg.<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>(), flatIndex, regVal.<a class="code" href="classVecPredRegContainer.html#a8fab643f71b63a03aaa9066c987a386c">print</a>());</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;        <span class="keywordflow">return</span> regVal;</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;    }</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;    <a class="code" href="classVecPredRegContainer.html">VecPredRegContainer</a> &amp;</div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="classSimpleThread.html#ab5d1e80a4adfa7358e9334ae31051818">  457</a></span>&#160;    <a class="code" href="classSimpleThread.html#ab5d1e80a4adfa7358e9334ae31051818">getWritableVecPredReg</a>(<span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a> &amp;<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;        <span class="keywordtype">int</span> flatIndex = isa-&gt;flattenVecPredIndex(reg.<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>());</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;        assert(flatIndex &lt; <a class="code" href="namespaceAlphaISA.html#af935878526ca20090367ac002e796e19">TheISA::NumVecPredRegs</a>);</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;        <a class="code" href="classVecPredRegContainer.html">VecPredRegContainer</a>&amp; regVal = getWritableVecPredRegFlat(flatIndex);</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(VecPredRegs,</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;                <span class="stringliteral">&quot;Reading predicate reg %d (%d) as %s for modify.\n&quot;</span>,</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;                reg.<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>(), flatIndex, regVal.<a class="code" href="classVecPredRegContainer.html#a8fab643f71b63a03aaa9066c987a386c">print</a>());</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;        <span class="keywordflow">return</span> regVal;</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;    }</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="classSimpleThread.html#a8f9f3787938bd8e13a79894847d45158">  469</a></span>&#160;    <a class="code" href="classSimpleThread.html#a8f9f3787938bd8e13a79894847d45158">readCCReg</a>(<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> reg_idx)<span class="keyword"> const override</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor">#ifdef ISA_HAS_CC_REGS</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;        <span class="keywordtype">int</span> flatIndex = isa-&gt;flattenCCIndex(reg_idx);</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;        assert(0 &lt;= flatIndex);</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;        assert(flatIndex &lt; <a class="code" href="namespaceAlphaISA.html#ad0836be0071794ac156dfd876e3bc5a4">TheISA::NumCCRegs</a>);</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;        uint64_t regVal(readCCRegFlat(flatIndex));</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(CCRegs, <span class="stringliteral">&quot;Reading CC reg %d (%d) as %#x.\n&quot;</span>,</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;                reg_idx, flatIndex, regVal);</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;        <span class="keywordflow">return</span> regVal;</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Tried to read a CC register.&quot;</span>);</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;        <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;    }</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="classSimpleThread.html#a927557e3aaf14e4527f2eaeddab38712">  486</a></span>&#160;    <a class="code" href="classSimpleThread.html#a927557e3aaf14e4527f2eaeddab38712">setIntReg</a>(<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> reg_idx, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;        <span class="keywordtype">int</span> flatIndex = isa-&gt;flattenIntIndex(reg_idx);</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;        assert(flatIndex &lt; <a class="code" href="namespaceAlphaISA.html#ac3bdf5556028b6834f1ac52fec27c888">TheISA::NumIntRegs</a>);</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(IntRegs, <span class="stringliteral">&quot;Setting int reg %d (%d) to %#x.\n&quot;</span>,</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;                reg_idx, flatIndex, val);</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;        setIntRegFlat(flatIndex, val);</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;    }</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="classSimpleThread.html#acc89aec0732845f4c8270094f1580c4b">  496</a></span>&#160;    <a class="code" href="classSimpleThread.html#acc89aec0732845f4c8270094f1580c4b">setFloatReg</a>(<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> reg_idx, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;        <span class="keywordtype">int</span> flatIndex = isa-&gt;flattenFloatIndex(reg_idx);</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;        assert(flatIndex &lt; <a class="code" href="namespaceAlphaISA.html#ac9cefba32ac336e881cfff4410b5e289">TheISA::NumFloatRegs</a>);</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;        <span class="comment">// XXX: Fix array out of bounds compiler error for gem5.fast</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;        <span class="comment">// when checkercpu enabled</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;        <span class="keywordflow">if</span> (flatIndex &lt; <a class="code" href="namespaceAlphaISA.html#ac9cefba32ac336e881cfff4410b5e289">TheISA::NumFloatRegs</a>)</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;            setFloatRegFlat(flatIndex, val);</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(FloatRegs, <span class="stringliteral">&quot;Setting float reg %d (%d) bits to %#x.\n&quot;</span>,</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;                reg_idx, flatIndex, val);</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;    }</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="classSimpleThread.html#ab5e350b450792a9472b5091299149e0c">  509</a></span>&#160;    <a class="code" href="classSimpleThread.html#ab5e350b450792a9472b5091299149e0c">setVecReg</a>(<span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a> &amp;<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>, <span class="keyword">const</span> <a class="code" href="classVecRegContainer.html">VecRegContainer</a> &amp;<a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;        <span class="keywordtype">int</span> flatIndex = isa-&gt;flattenVecIndex(reg.<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>());</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;        assert(flatIndex &lt; <a class="code" href="namespaceAlphaISA.html#a2ffb21e191e86f0d92f29be8599a13dc">TheISA::NumVecRegs</a>);</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;        setVecRegFlat(flatIndex, val);</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(VecRegs, <span class="stringliteral">&quot;Setting vector reg %d (%d) to %s.\n&quot;</span>,</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;                reg.<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>(), flatIndex, val.<a class="code" href="classVecRegContainer.html#aca48e0d67a581b47ec9275769a0d3aa5">print</a>());</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;    }</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="classSimpleThread.html#a934504811018cb32b3e702e9f82e61d6">  519</a></span>&#160;    <a class="code" href="classSimpleThread.html#a934504811018cb32b3e702e9f82e61d6">setVecElem</a>(<span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a> &amp;<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>, <span class="keyword">const</span> <a class="code" href="classSimpleThread.html#afbfd5efd02cc694d440383b405ff843e">VecElem</a> &amp;<a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;        <span class="keywordtype">int</span> flatIndex = isa-&gt;flattenVecElemIndex(reg.<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>());</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;        assert(flatIndex &lt; <a class="code" href="namespaceAlphaISA.html#a2ffb21e191e86f0d92f29be8599a13dc">TheISA::NumVecRegs</a>);</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;        setVecElemFlat(flatIndex, reg.<a class="code" href="classRegId.html#ac1357d22f686243d905133156c08adf5">elemIndex</a>(), <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>);</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(VecRegs, <span class="stringliteral">&quot;Setting element %d of vector reg %d (%d) to&quot;</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;                <span class="stringliteral">&quot; %#x.\n&quot;</span>, reg.<a class="code" href="classRegId.html#ac1357d22f686243d905133156c08adf5">elemIndex</a>(), reg.<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>(), flatIndex, <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>);</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;    }</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="classSimpleThread.html#a6f389ccc86dfd2c346b4c4632661357f">  529</a></span>&#160;    <a class="code" href="classSimpleThread.html#a6f389ccc86dfd2c346b4c4632661357f">setVecPredReg</a>(<span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a> &amp;<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>, <span class="keyword">const</span> <a class="code" href="classVecPredRegContainer.html">VecPredRegContainer</a> &amp;<a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;        <span class="keywordtype">int</span> flatIndex = isa-&gt;flattenVecPredIndex(reg.<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>());</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;        assert(flatIndex &lt; <a class="code" href="namespaceAlphaISA.html#af935878526ca20090367ac002e796e19">TheISA::NumVecPredRegs</a>);</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;        setVecPredRegFlat(flatIndex, val);</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(VecPredRegs, <span class="stringliteral">&quot;Setting predicate reg %d (%d) to %s.\n&quot;</span>,</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;                reg.<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>(), flatIndex, val.<a class="code" href="classVecPredRegContainer.html#a8fab643f71b63a03aaa9066c987a386c">print</a>());</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;    }</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="classSimpleThread.html#ac431dd04d4e8dfc5e93d56697bef3850">  539</a></span>&#160;    <a class="code" href="classSimpleThread.html#ac431dd04d4e8dfc5e93d56697bef3850">setCCReg</a>(<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> reg_idx, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor">#ifdef ISA_HAS_CC_REGS</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;        <span class="keywordtype">int</span> flatIndex = isa-&gt;flattenCCIndex(reg_idx);</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;        assert(flatIndex &lt; <a class="code" href="namespaceAlphaISA.html#ad0836be0071794ac156dfd876e3bc5a4">TheISA::NumCCRegs</a>);</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(CCRegs, <span class="stringliteral">&quot;Setting CC reg %d (%d) to %#x.\n&quot;</span>,</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;                reg_idx, flatIndex, val);</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;        setCCRegFlat(flatIndex, val);</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Tried to set a CC register.&quot;</span>);</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;    }</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;</div><div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="classSimpleThread.html#a58a0f88527d55c618ae440aed51ec1ee">  552</a></span>&#160;    <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">TheISA::PCState</a> <a class="code" href="classSimpleThread.html#a58a0f88527d55c618ae440aed51ec1ee">pcState</a>()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> _pcState; }</div><div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="classSimpleThread.html#a37e02b279648607b6634912b5b8ed708">  553</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classSimpleThread.html#a37e02b279648607b6634912b5b8ed708">pcState</a>(<span class="keyword">const</span> <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">TheISA::PCState</a> &amp;<a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override </span>{ _pcState = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>; }</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="classSimpleThread.html#ad2d71b62849c36acebdfeae30f43b8e1">  556</a></span>&#160;    <a class="code" href="classSimpleThread.html#ad2d71b62849c36acebdfeae30f43b8e1">pcStateNoRecord</a>(<span class="keyword">const</span> <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">TheISA::PCState</a> &amp;<a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;        _pcState = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>;</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;    }</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;</div><div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="classSimpleThread.html#a07d91c14bce7dfb016e5c2af3fce5000">  561</a></span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="classSimpleThread.html#a07d91c14bce7dfb016e5c2af3fce5000">instAddr</a>()<span class="keyword"> const override  </span>{ <span class="keywordflow">return</span> _pcState.instAddr(); }</div><div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="classSimpleThread.html#a6cae6acd65ae850ac53d1b1b968222f6">  562</a></span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="classSimpleThread.html#a6cae6acd65ae850ac53d1b1b968222f6">nextInstAddr</a>()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> _pcState.nextInstAddr(); }</div><div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="classSimpleThread.html#a369f26aa22c2840ca057533013f3fab4">  563</a></span>&#160;    <a class="code" href="base_2types_8hh.html#adfb4d8b20c5abc8be73dd367b16f2d57">MicroPC</a> <a class="code" href="classSimpleThread.html#a369f26aa22c2840ca057533013f3fab4">microPC</a>()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> _pcState.microPC(); }</div><div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="classSimpleThread.html#a5315839fabfcbb01370c73d679897188">  564</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classSimpleThread.html#a5315839fabfcbb01370c73d679897188">readPredicate</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> predicate; }</div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="classSimpleThread.html#a0cf00998a894e5ff9c18f1810673f6e9">  565</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classSimpleThread.html#a0cf00998a894e5ff9c18f1810673f6e9">setPredicate</a>(<span class="keywordtype">bool</span> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>) { predicate = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>; }</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="classSimpleThread.html#a15f7c5ab3e2d4f3eec2f5fc2176e57b6">  568</a></span>&#160;    <a class="code" href="classSimpleThread.html#a15f7c5ab3e2d4f3eec2f5fc2176e57b6">readMiscRegNoEffect</a>(<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> misc_reg)<span class="keyword"> const override</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;        <span class="keywordflow">return</span> isa-&gt;readMiscRegNoEffect(misc_reg);</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;    }</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="classSimpleThread.html#a70a58c3e9dfb08f18f9c99c25eb329e6">  574</a></span>&#160;    <a class="code" href="classSimpleThread.html#a70a58c3e9dfb08f18f9c99c25eb329e6">readMiscReg</a>(<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> misc_reg)<span class="keyword"> override</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;        <span class="keywordflow">return</span> isa-&gt;readMiscReg(misc_reg, <span class="keyword">this</span>);</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;    }</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="classSimpleThread.html#a9578aa9083e66c23f646d0778deda753">  580</a></span>&#160;    <a class="code" href="classSimpleThread.html#a9578aa9083e66c23f646d0778deda753">setMiscRegNoEffect</a>(<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> misc_reg, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;        <span class="keywordflow">return</span> isa-&gt;setMiscRegNoEffect(misc_reg, val);</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;    }</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="classSimpleThread.html#a7499c30c30fd50bd2211e8a65927c314">  586</a></span>&#160;    <a class="code" href="classSimpleThread.html#a7499c30c30fd50bd2211e8a65927c314">setMiscReg</a>(<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> misc_reg, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;        <span class="keywordflow">return</span> isa-&gt;setMiscReg(misc_reg, val, <span class="keyword">this</span>);</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;    }</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;    <a class="code" href="classRegId.html">RegId</a></div><div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="classSimpleThread.html#a998fd5f4aefb413d229c9a6e442af7eb">  592</a></span>&#160;    <a class="code" href="classSimpleThread.html#a998fd5f4aefb413d229c9a6e442af7eb">flattenRegId</a>(<span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; regId)<span class="keyword"> const override</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;        <span class="keywordflow">return</span> isa-&gt;flattenRegId(regId);</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;    }</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;</div><div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="classSimpleThread.html#a2c30c4e1767ff37ba10f8b007e541d42">  597</a></span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="classSimpleThread.html#a2c30c4e1767ff37ba10f8b007e541d42">readStCondFailures</a>()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> storeCondFailures; }</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;    <span class="keywordtype">bool</span></div><div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="classSimpleThread.html#aa6deb23f672613d3fe5284d1255e6ddd">  600</a></span>&#160;    <a class="code" href="classSimpleThread.html#aa6deb23f672613d3fe5284d1255e6ddd">readMemAccPredicate</a>()</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;    {</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;        <span class="keywordflow">return</span> memAccPredicate;</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;    }</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="classSimpleThread.html#a7d50d48d61bac9cc8116abf1952d542d">  606</a></span>&#160;    <a class="code" href="classSimpleThread.html#a7d50d48d61bac9cc8116abf1952d542d">setMemAccPredicate</a>(<span class="keywordtype">bool</span> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;    {</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;        memAccPredicate = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>;</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;    }</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="classSimpleThread.html#a64f6044202a3a38083f22942bde900c7">  612</a></span>&#160;    <a class="code" href="classSimpleThread.html#a64f6044202a3a38083f22942bde900c7">setStCondFailures</a>(<span class="keywordtype">unsigned</span> sc_failures)<span class="keyword"> override</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;        storeCondFailures = sc_failures;</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;    }</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;    <a class="code" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a></div><div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="classSimpleThread.html#ab22a5c06eeb1b76ff24455c3787d25aa">  618</a></span>&#160;    <a class="code" href="classSimpleThread.html#ab22a5c06eeb1b76ff24455c3787d25aa">readFuncExeInst</a>()<span class="keyword"> const override</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="structThreadState.html#a8f2b0dc9cc0ed8423f80c84203701898">ThreadState::readFuncExeInst</a>();</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;    }</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="classSimpleThread.html#aa9ef09939e0138c48919d63e21b17098">  624</a></span>&#160;    <a class="code" href="classSimpleThread.html#aa9ef09939e0138c48919d63e21b17098">syscall</a>(int64_t callnum, <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> *fault)<span class="keyword"> override</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;        process-&gt;syscall(callnum, <span class="keyword">this</span>, fault);</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;    }</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;</div><div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="classSimpleThread.html#a0a55928ffd133ff3f4a21e680c638491">  629</a></span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="classSimpleThread.html#a0a55928ffd133ff3f4a21e680c638491">readIntRegFlat</a>(<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> idx)<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> intRegs[idx]; }</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="classSimpleThread.html#a2ffbd933e287493f7953c8d33278d546">  631</a></span>&#160;    <a class="code" href="classSimpleThread.html#a2ffbd933e287493f7953c8d33278d546">setIntRegFlat</a>(<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> idx, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;        intRegs[idx] = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>;</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;    }</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="classSimpleThread.html#a22132078c1766528c6ca125e33c1cc10">  637</a></span>&#160;    <a class="code" href="classSimpleThread.html#a22132078c1766528c6ca125e33c1cc10">readFloatRegFlat</a>(<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> idx)<span class="keyword"> const override</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;        <span class="keywordflow">return</span> floatRegs[idx];</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;    }</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="classSimpleThread.html#a34c88add088c101b548477f4df1b14d0">  642</a></span>&#160;    <a class="code" href="classSimpleThread.html#a34c88add088c101b548477f4df1b14d0">setFloatRegFlat</a>(<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> idx, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;        floatRegs[idx] = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>;</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;    }</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;    <span class="keyword">const</span> <a class="code" href="classVecRegContainer.html">VecRegContainer</a> &amp;</div><div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="classSimpleThread.html#a12e88975ce092986a324b933055fbed8">  648</a></span>&#160;    <a class="code" href="classSimpleThread.html#a12e88975ce092986a324b933055fbed8">readVecRegFlat</a>(<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>)<span class="keyword"> const override</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;        <span class="keywordflow">return</span> vecRegs[<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>];</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;    }</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;    <a class="code" href="classVecRegContainer.html">VecRegContainer</a> &amp;</div><div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="classSimpleThread.html#aedfc6676d919e1284a07ee7020c116ed">  654</a></span>&#160;    <a class="code" href="classSimpleThread.html#aedfc6676d919e1284a07ee7020c116ed">getWritableVecRegFlat</a>(<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;        <span class="keywordflow">return</span> vecRegs[<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>];</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;    }</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="classSimpleThread.html#ad8455071050c3ba85a240d4cfd1a8139">  660</a></span>&#160;    <a class="code" href="classSimpleThread.html#ad8455071050c3ba85a240d4cfd1a8139">setVecRegFlat</a>(<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>, <span class="keyword">const</span> <a class="code" href="classVecRegContainer.html">VecRegContainer</a> &amp;<a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;        vecRegs[<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>] = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>;</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;    }</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;    <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;    <a class="code" href="classVecLaneT.html">VecLaneT&lt;T, true&gt;</a></div><div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="classSimpleThread.html#a4942e249597d2e200d6b88a3132675ea">  667</a></span>&#160;    <a class="code" href="classSimpleThread.html#a4942e249597d2e200d6b88a3132675ea">readVecLaneFlat</a>(<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>, <span class="keywordtype">int</span> lId)<span class="keyword"> const</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;        <span class="keywordflow">return</span> vecRegs[<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>].laneView&lt;T&gt;(lId);</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;    }</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;    <span class="keyword">template</span> &lt;<span class="keyword">typename</span> LD&gt;</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="classSimpleThread.html#a7cd3e1650ac486c27ddd8c8c9b76776d">  674</a></span>&#160;    <a class="code" href="classSimpleThread.html#a7cd3e1650ac486c27ddd8c8c9b76776d">setVecLaneFlat</a>(<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>, <span class="keywordtype">int</span> lId, <span class="keyword">const</span> LD &amp;<a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;    {</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;        vecRegs[<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>].laneView&lt;<span class="keyword">typename</span> LD::UnderlyingType&gt;(lId) = val;</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;    }</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;    <span class="keyword">const</span> <a class="code" href="classSimpleThread.html#afbfd5efd02cc694d440383b405ff843e">VecElem</a> &amp;</div><div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="classSimpleThread.html#abee8a438b7cb88bc783174fbddd5af09">  680</a></span>&#160;    <a class="code" href="classSimpleThread.html#abee8a438b7cb88bc783174fbddd5af09">readVecElemFlat</a>(<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>, <span class="keyword">const</span> <a class="code" href="arch_2generic_2types_8hh.html#aaa1a1a9639697fa452e491a57ced71ba">ElemIndex</a> &amp;elemIndex)<span class="keyword"> const override</span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;        <span class="keywordflow">return</span> vecRegs[<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>].as&lt;<a class="code" href="namespaceAlphaISA.html#adaf40e821a86c6a609aba3808259fd59">TheISA::VecElem</a>&gt;()[elemIndex];</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;    }</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="classSimpleThread.html#a086c8cfdbf41c1fd51a808d0431e1db5">  686</a></span>&#160;    <a class="code" href="classSimpleThread.html#a086c8cfdbf41c1fd51a808d0431e1db5">setVecElemFlat</a>(<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>, <span class="keyword">const</span> <a class="code" href="arch_2generic_2types_8hh.html#aaa1a1a9639697fa452e491a57ced71ba">ElemIndex</a> &amp;elemIndex,</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;                   <span class="keyword">const</span> <a class="code" href="classSimpleThread.html#afbfd5efd02cc694d440383b405ff843e">VecElem</a> &amp;<a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;        vecRegs[<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>].as&lt;<a class="code" href="namespaceAlphaISA.html#adaf40e821a86c6a609aba3808259fd59">TheISA::VecElem</a>&gt;()[elemIndex] = val;</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;    }</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;    <span class="keyword">const</span> <a class="code" href="classVecPredRegContainer.html">VecPredRegContainer</a> &amp;</div><div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="classSimpleThread.html#a5523e6b18968c8648a66a6d18ada69bf">  693</a></span>&#160;    <a class="code" href="classSimpleThread.html#a5523e6b18968c8648a66a6d18ada69bf">readVecPredRegFlat</a>(<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>)<span class="keyword"> const override</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;        <span class="keywordflow">return</span> vecPredRegs[<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>];</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;    }</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;    <a class="code" href="classVecPredRegContainer.html">VecPredRegContainer</a> &amp;</div><div class="line"><a name="l00699"></a><span class="lineno"><a class="line" href="classSimpleThread.html#a7d9606cc9f7a1836d4696a41657c9d13">  699</a></span>&#160;    <a class="code" href="classSimpleThread.html#a7d9606cc9f7a1836d4696a41657c9d13">getWritableVecPredRegFlat</a>(<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;        <span class="keywordflow">return</span> vecPredRegs[<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>];</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;    }</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00705"></a><span class="lineno"><a class="line" href="classSimpleThread.html#acca65ee0529f0d17c0b22ee485f60516">  705</a></span>&#160;    <a class="code" href="classSimpleThread.html#acca65ee0529f0d17c0b22ee485f60516">setVecPredRegFlat</a>(<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>, <span class="keyword">const</span> <a class="code" href="classVecPredRegContainer.html">VecPredRegContainer</a> &amp;<a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;        vecPredRegs[<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>] = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>;</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;    }</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor">#ifdef ISA_HAS_CC_REGS</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> readCCRegFlat(<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> idx)<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> ccRegs[idx]; }</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;    <span class="keywordtype">void</span> setCCRegFlat(<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> idx, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override </span>{ ccRegs[idx] = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>; }</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="classSimpleThread.html#a5f2a847cbda78fa50295924037114ec4">  715</a></span>&#160;    <a class="code" href="classSimpleThread.html#a5f2a847cbda78fa50295924037114ec4">readCCRegFlat</a>(<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> idx)<span class="keyword"> const override</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;readCCRegFlat w/no CC regs!\n&quot;</span>);</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;    }</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00721"></a><span class="lineno"><a class="line" href="classSimpleThread.html#ab8c04e41153c42091e0b2d4c38b793d7">  721</a></span>&#160;    <a class="code" href="classSimpleThread.html#ab8c04e41153c42091e0b2d4c38b793d7">setCCRegFlat</a>(<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> idx, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> val)<span class="keyword"> override</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;setCCRegFlat w/no CC regs!\n&quot;</span>);</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;    }</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;};</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor">#endif // __CPU_CPU_EXEC_CONTEXT_HH__</span></div><div class="ttc" id="namespaceX86ISA_html_a749793fafee6c9c40af6247a89e054ac"><div class="ttname"><a href="namespaceX86ISA.html#a749793fafee6c9c40af6247a89e054ac">X86ISA::count</a></div><div class="ttdeci">count</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00705">misc.hh:705</a></div></div>
<div class="ttc" id="logging_8hh_html_a1445e207e36c97ff84c54b47288cea19"><div class="ttname"><a href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a></div><div class="ttdeci">#define panic(...)</div><div class="ttdoc">This implements a cprintf based panic() function. </div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00167">logging.hh:167</a></div></div>
<div class="ttc" id="base_2trace_8hh_html_aefe58fddf89e41edd783bf4c3e31d2c3"><div class="ttname"><a href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a></div><div class="ttdeci">#define DPRINTF(x,...)</div><div class="ttdef"><b>Definition:</b> <a href="base_2trace_8hh_source.html#l00215">trace.hh:215</a></div></div>
<div class="ttc" id="structThreadState_html_ab99874eb8538681b99154c1f4080c38c"><div class="ttname"><a href="structThreadState.html#ab99874eb8538681b99154c1f4080c38c">ThreadState::setContextId</a></div><div class="ttdeci">void setContextId(ContextID id)</div><div class="ttdef"><b>Definition:</b> <a href="thread__state_8hh_source.html#l00076">thread_state.hh:76</a></div></div>
<div class="ttc" id="classSimpleThread_html_ac154010d35ae087cd499bb785b9e946b"><div class="ttname"><a href="classSimpleThread.html#ac154010d35ae087cd499bb785b9e946b">SimpleThread::socketId</a></div><div class="ttdeci">uint32_t socketId() const override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00222">simple_thread.hh:222</a></div></div>
<div class="ttc" id="classSimpleThread_html_a969746b988498bd0dff17eb84eadd3cf"><div class="ttname"><a href="classSimpleThread.html#a969746b988498bd0dff17eb84eadd3cf">SimpleThread::setVecLane</a></div><div class="ttdeci">virtual void setVecLane(const RegId &amp;reg, const LaneData&lt; LaneSize::Byte &gt; &amp;val) override</div><div class="ttdoc">Write a lane of the destination vector register. </div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00410">simple_thread.hh:410</a></div></div>
<div class="ttc" id="classSimpleThread_html_a5387e48bd8fb1e92ba386934f7c8b3aa"><div class="ttname"><a href="classSimpleThread.html#a5387e48bd8fb1e92ba386934f7c8b3aa">SimpleThread::vecPredRegs</a></div><div class="ttdeci">std::array&lt; VecPredRegContainer, TheISA::NumVecPredRegs &gt; vecPredRegs</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00111">simple_thread.hh:111</a></div></div>
<div class="ttc" id="structThreadState_html_ad966d8f677b932873e37a15a9180b4c1"><div class="ttname"><a href="structThreadState.html#ad966d8f677b932873e37a15a9180b4c1">ThreadState::readLastActivate</a></div><div class="ttdeci">Tick readLastActivate() const</div><div class="ttdef"><b>Definition:</b> <a href="thread__state_8hh_source.html#l00082">thread_state.hh:82</a></div></div>
<div class="ttc" id="classSimpleThread_html_ad2d71b62849c36acebdfeae30f43b8e1"><div class="ttname"><a href="classSimpleThread.html#ad2d71b62849c36acebdfeae30f43b8e1">SimpleThread::pcStateNoRecord</a></div><div class="ttdeci">void pcStateNoRecord(const TheISA::PCState &amp;val) override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00556">simple_thread.hh:556</a></div></div>
<div class="ttc" id="structThreadState_html"><div class="ttname"><a href="structThreadState.html">ThreadState</a></div><div class="ttdoc">Struct for holding general thread state that is needed across CPU models. </div><div class="ttdef"><b>Definition:</b> <a href="thread__state_8hh_source.html#l00059">thread_state.hh:59</a></div></div>
<div class="ttc" id="structThreadState_html_a6ce24538c1c7911c31de5ca5c4b70893"><div class="ttname"><a href="structThreadState.html#a6ce24538c1c7911c31de5ca5c4b70893">ThreadState::readLastSuspend</a></div><div class="ttdeci">Tick readLastSuspend() const</div><div class="ttdef"><b>Definition:</b> <a href="thread__state_8hh_source.html#l00084">thread_state.hh:84</a></div></div>
<div class="ttc" id="classSimpleThread_html_aa6f78c3d4b71eceafed7887661ad496c"><div class="ttname"><a href="classSimpleThread.html#aa6f78c3d4b71eceafed7887661ad496c">SimpleThread::getProcessPtr</a></div><div class="ttdeci">Process * getProcessPtr() override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00254">simple_thread.hh:254</a></div></div>
<div class="ttc" id="classSimpleThread_html_afa5b71008f36c4a92431ca2a2e1d5649"><div class="ttname"><a href="classSimpleThread.html#afa5b71008f36c4a92431ca2a2e1d5649">SimpleThread::getCurrentInstCount</a></div><div class="ttdeci">Tick getCurrentInstCount() override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00214">simple_thread.hh:214</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a6c9f38e48611db30642897e93a05104c"><div class="ttname"><a href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">X86ISA::reg</a></div><div class="ttdeci">Bitfield&lt; 5, 3 &gt; reg</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00089">types.hh:89</a></div></div>
<div class="ttc" id="classSimpleThread_html_abf849eea7ce993db3dfe32f9d1c813c7"><div class="ttname"><a href="classSimpleThread.html#abf849eea7ce993db3dfe32f9d1c813c7">SimpleThread::status</a></div><div class="ttdeci">Status status() const override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00257">simple_thread.hh:257</a></div></div>
<div class="ttc" id="structThreadState_html_ac6e692014ee30545cf5c0d51a252edcb"><div class="ttname"><a href="structThreadState.html#ac6e692014ee30545cf5c0d51a252edcb">ThreadState::getQuiesceEvent</a></div><div class="ttdeci">EndQuiesceEvent * getQuiesceEvent()</div><div class="ttdef"><b>Definition:</b> <a href="thread__state_8hh_source.html#l00096">thread_state.hh:96</a></div></div>
<div class="ttc" id="classSimpleThread_html_ad9d6a7b91e53eaeb2d532a5f99bf1d35"><div class="ttname"><a href="classSimpleThread.html#ad9d6a7b91e53eaeb2d532a5f99bf1d35">SimpleThread::itb</a></div><div class="ttdeci">BaseTLB * itb</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00140">simple_thread.hh:140</a></div></div>
<div class="ttc" id="classSimpleThread_html_a1f430656e56700cf64449112d4daadf7"><div class="ttname"><a href="classSimpleThread.html#a1f430656e56700cf64449112d4daadf7">SimpleThread::setVecLane</a></div><div class="ttdeci">virtual void setVecLane(const RegId &amp;reg, const LaneData&lt; LaneSize::FourByte &gt; &amp;val) override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00421">simple_thread.hh:421</a></div></div>
<div class="ttc" id="trace_8cc_html_a166fa10b86d8faa127fb7c78191e3e60"><div class="ttname"><a href="trace_8cc.html#a166fa10b86d8faa127fb7c78191e3e60">name</a></div><div class="ttdeci">const std::string &amp; name()</div><div class="ttdef"><b>Definition:</b> <a href="trace_8cc_source.html#l00049">trace.cc:49</a></div></div>
<div class="ttc" id="classCheckerCPU_html"><div class="ttname"><a href="classCheckerCPU.html">CheckerCPU</a></div><div class="ttdoc">CheckerCPU class. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00087">cpu.hh:87</a></div></div>
<div class="ttc" id="classSimpleThread_html_a1b84660af4239656b086df6c13b3915c"><div class="ttname"><a href="classSimpleThread.html#a1b84660af4239656b086df6c13b3915c">SimpleThread::intRegs</a></div><div class="ttdeci">std::array&lt; RegVal, TheISA::NumIntRegs &gt; intRegs</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00109">simple_thread.hh:109</a></div></div>
<div class="ttc" id="classEventQueue_html_a0fc43434a32f56dc67d390a53e0a3d74"><div class="ttname"><a href="classEventQueue.html#a0fc43434a32f56dc67d390a53e0a3d74">EventQueue::deschedule</a></div><div class="ttdeci">void deschedule(Event *event)</div><div class="ttdoc">Deschedule the specified event. </div><div class="ttdef"><b>Definition:</b> <a href="eventq__impl_8hh_source.html#l00069">eventq_impl.hh:69</a></div></div>
<div class="ttc" id="structThreadState_html_a580a0d5d69ad0a53c7194bd1f7ae7caa"><div class="ttname"><a href="structThreadState.html#a580a0d5d69ad0a53c7194bd1f7ae7caa">ThreadState::getPhysProxy</a></div><div class="ttdeci">PortProxy &amp; getPhysProxy()</div><div class="ttdef"><b>Definition:</b> <a href="thread__state_8cc_source.html#l00127">thread_state.cc:127</a></div></div>
<div class="ttc" id="classSimpleThread_html_a24e3453f99bdceced7c1947dc4769f26"><div class="ttname"><a href="classSimpleThread.html#a24e3453f99bdceced7c1947dc4769f26">SimpleThread::scheduleInstCountEvent</a></div><div class="ttdeci">void scheduleInstCountEvent(Event *event, Tick count) override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00204">simple_thread.hh:204</a></div></div>
<div class="ttc" id="classSimpleThread_html_a34032b19c3177edf6a30b07d393c2b35"><div class="ttname"><a href="classSimpleThread.html#a34032b19c3177edf6a30b07d393c2b35">SimpleThread::schedule</a></div><div class="ttdeci">bool schedule(PCEvent *e) override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00200">simple_thread.hh:200</a></div></div>
<div class="ttc" id="classVecRegContainer_html"><div class="ttname"><a href="classVecRegContainer.html">VecRegContainer</a></div><div class="ttdoc">Vector Register Abstraction This generic class is the model in a particularization of MVC...</div><div class="ttdef"><b>Definition:</b> <a href="vec__reg_8hh_source.html#l00160">vec_reg.hh:160</a></div></div>
<div class="ttc" id="classSimpleThread_html_a5315839fabfcbb01370c73d679897188"><div class="ttname"><a href="classSimpleThread.html#a5315839fabfcbb01370c73d679897188">SimpleThread::readPredicate</a></div><div class="ttdeci">bool readPredicate() const</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00564">simple_thread.hh:564</a></div></div>
<div class="ttc" id="structThreadState_html_a89084c556f9be4cb6e46566a601896b8"><div class="ttname"><a href="structThreadState.html#a89084c556f9be4cb6e46566a601896b8">ThreadState::socketId</a></div><div class="ttdeci">uint32_t socketId() const</div><div class="ttdef"><b>Definition:</b> <a href="thread__state_8hh_source.html#l00072">thread_state.hh:72</a></div></div>
<div class="ttc" id="classSimpleThread_html_a2c30c4e1767ff37ba10f8b007e541d42"><div class="ttname"><a href="classSimpleThread.html#a2c30c4e1767ff37ba10f8b007e541d42">SimpleThread::readStCondFailures</a></div><div class="ttdeci">unsigned readStCondFailures() const override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00597">simple_thread.hh:597</a></div></div>
<div class="ttc" id="classSimpleThread_html_a8f9f3787938bd8e13a79894847d45158"><div class="ttname"><a href="classSimpleThread.html#a8f9f3787938bd8e13a79894847d45158">SimpleThread::readCCReg</a></div><div class="ttdeci">RegVal readCCReg(RegIndex reg_idx) const override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00469">simple_thread.hh:469</a></div></div>
<div class="ttc" id="classSimpleThread_html_a79332c4d40810ab50820b7d79ed90b66"><div class="ttname"><a href="classSimpleThread.html#a79332c4d40810ab50820b7d79ed90b66">SimpleThread::getCheckerCpuPtr</a></div><div class="ttdeci">CheckerCPU * getCheckerCpuPtr() override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00232">simple_thread.hh:232</a></div></div>
<div class="ttc" id="structThreadState_html_a8f2b0dc9cc0ed8423f80c84203701898"><div class="ttname"><a href="structThreadState.html#a8f2b0dc9cc0ed8423f80c84203701898">ThreadState::readFuncExeInst</a></div><div class="ttdeci">Counter readFuncExeInst() const</div><div class="ttdoc">Reads the number of instructions functionally executed and committed. </div><div class="ttdef"><b>Definition:</b> <a href="thread__state_8hh_source.html#l00128">thread_state.hh:128</a></div></div>
<div class="ttc" id="classSimpleThread_html_ad7291f70dd513844e04995d7d0598d70"><div class="ttname"><a href="classSimpleThread.html#ad7291f70dd513844e04995d7d0598d70">SimpleThread::decoder</a></div><div class="ttdeci">TheISA::Decoder decoder</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00143">simple_thread.hh:143</a></div></div>
<div class="ttc" id="request_8hh_html"><div class="ttname"><a href="request_8hh.html">request.hh</a></div><div class="ttdoc">Declaration of a request, the overall memory request consisting of the parts of the request that are ...</div></div>
<div class="ttc" id="cpu_2thread__context_8cc_html_a7627814f4dfa033bb38db10402db619d"><div class="ttname"><a href="cpu_2thread__context_8cc.html#a7627814f4dfa033bb38db10402db619d">takeOverFrom</a></div><div class="ttdeci">void takeOverFrom(ThreadContext &amp;ntc, ThreadContext &amp;otc)</div><div class="ttdoc">Copy state between thread contexts in preparation for CPU handover. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8cc_source.html#l00250">thread_context.cc:250</a></div></div>
<div class="ttc" id="classSimpleThread_html_a92c5111b6dc9d7343ef1aae212362bc8"><div class="ttname"><a href="classSimpleThread.html#a92c5111b6dc9d7343ef1aae212362bc8">SimpleThread::profileClear</a></div><div class="ttdeci">void profileClear() override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00287">simple_thread.hh:287</a></div></div>
<div class="ttc" id="classSimpleThread_html_af7b8623d3ff0b07f1c0228fc377d7358"><div class="ttname"><a href="classSimpleThread.html#af7b8623d3ff0b07f1c0228fc377d7358">SimpleThread::getQuiesceEvent</a></div><div class="ttdeci">EndQuiesceEvent * getQuiesceEvent() override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00271">simple_thread.hh:271</a></div></div>
<div class="ttc" id="classSimpleThread_html_a8e1236c29a221022d4e876ff3f60993b"><div class="ttname"><a href="classSimpleThread.html#a8e1236c29a221022d4e876ff3f60993b">SimpleThread::setThreadId</a></div><div class="ttdeci">void setThreadId(int id) override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00224">simple_thread.hh:224</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_ac9cefba32ac336e881cfff4410b5e289"><div class="ttname"><a href="namespaceAlphaISA.html#ac9cefba32ac336e881cfff4410b5e289">AlphaISA::NumFloatRegs</a></div><div class="ttdeci">const int NumFloatRegs</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00094">registers.hh:94</a></div></div>
<div class="ttc" id="classSimpleThread_html_a153b320181f1b545208bd9f4bc1a2b1d"><div class="ttname"><a href="classSimpleThread.html#a153b320181f1b545208bd9f4bc1a2b1d">SimpleThread::floatRegs</a></div><div class="ttdeci">std::array&lt; RegVal, TheISA::NumFloatRegs &gt; floatRegs</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00108">simple_thread.hh:108</a></div></div>
<div class="ttc" id="classSimpleThread_html_ac7ed72e235ac2c91233dfe9fcb74c839"><div class="ttname"><a href="classSimpleThread.html#ac7ed72e235ac2c91233dfe9fcb74c839">SimpleThread::contextId</a></div><div class="ttdeci">ContextID contextId() const override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00225">simple_thread.hh:225</a></div></div>
<div class="ttc" id="classSimpleThread_html_a2e1c2875c073f334e304e8b2bff3b31f"><div class="ttname"><a href="classSimpleThread.html#a2e1c2875c073f334e304e8b2bff3b31f">SimpleThread::getSystemPtr</a></div><div class="ttdeci">System * getSystemPtr() override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00238">simple_thread.hh:238</a></div></div>
<div class="ttc" id="classSimpleThread_html_ac381539a153019afde823c5e253ceae9"><div class="ttname"><a href="classSimpleThread.html#ac381539a153019afde823c5e253ceae9">SimpleThread::clearArchRegs</a></div><div class="ttdeci">void clearArchRegs() override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00293">simple_thread.hh:293</a></div></div>
<div class="ttc" id="classSimpleThread_html_a58a0f88527d55c618ae440aed51ec1ee"><div class="ttname"><a href="classSimpleThread.html#a58a0f88527d55c618ae440aed51ec1ee">SimpleThread::pcState</a></div><div class="ttdeci">TheISA::PCState pcState() const override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00552">simple_thread.hh:552</a></div></div>
<div class="ttc" id="base_2types_8hh_html_ae921129ca7cdba02e1a26b763caafb78"><div class="ttname"><a href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="ttdeci">uint64_t RegVal</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00168">types.hh:168</a></div></div>
<div class="ttc" id="classSimpleThread_html"><div class="ttname"><a href="classSimpleThread.html">SimpleThread</a></div><div class="ttdoc">The SimpleThread object provides a combination of the ThreadState object and the ThreadContext interf...</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00097">simple_thread.hh:97</a></div></div>
<div class="ttc" id="structThreadState_html_a451a0d531a0e8a7472aa0c8ff39ff34e"><div class="ttname"><a href="structThreadState.html#a451a0d531a0e8a7472aa0c8ff39ff34e">ThreadState::profileClear</a></div><div class="ttdeci">void profileClear()</div><div class="ttdef"><b>Definition:</b> <a href="thread__state_8cc_source.html#l00142">thread_state.cc:142</a></div></div>
<div class="ttc" id="classSimpleThread_html_a6fafa88d06e4305c1247771d4616fff4"><div class="ttname"><a href="classSimpleThread.html#a6fafa88d06e4305c1247771d4616fff4">SimpleThread::setStatus</a></div><div class="ttdeci">void setStatus(Status newStatus) override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00259">simple_thread.hh:259</a></div></div>
<div class="ttc" id="classSystem_html"><div class="ttname"><a href="classSystem.html">System</a></div><div class="ttdef"><b>Definition:</b> <a href="sim_2system_8hh_source.html#l00077">system.hh:77</a></div></div>
<div class="ttc" id="classPCEventQueue_html_af1fc03dbb8b9b3d5329dc98743d381a1"><div class="ttname"><a href="classPCEventQueue.html#af1fc03dbb8b9b3d5329dc98743d381a1">PCEventQueue::remove</a></div><div class="ttdeci">bool remove(PCEvent *event) override</div><div class="ttdef"><b>Definition:</b> <a href="pc__event_8cc_source.html#l00053">pc_event.cc:53</a></div></div>
<div class="ttc" id="classSimpleThread_html_ac484312a259d1450ae03da4945240df2"><div class="ttname"><a href="classSimpleThread.html#ac484312a259d1450ae03da4945240df2">SimpleThread::descheduleInstCountEvent</a></div><div class="ttdeci">void descheduleInstCountEvent(Event *event) override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00209">simple_thread.hh:209</a></div></div>
<div class="ttc" id="structThreadState_html_a0d05207eeb8bfa706c73a6ba4e41c33c"><div class="ttname"><a href="structThreadState.html#a0d05207eeb8bfa706c73a6ba4e41c33c">ThreadState::setThreadId</a></div><div class="ttdeci">void setThreadId(ThreadID id)</div><div class="ttdef"><b>Definition:</b> <a href="thread__state_8hh_source.html#l00078">thread_state.hh:78</a></div></div>
<div class="ttc" id="classSimpleThread_html_a2ffbd933e287493f7953c8d33278d546"><div class="ttname"><a href="classSimpleThread.html#a2ffbd933e287493f7953c8d33278d546">SimpleThread::setIntRegFlat</a></div><div class="ttdeci">void setIntRegFlat(RegIndex idx, RegVal val) override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00631">simple_thread.hh:631</a></div></div>
<div class="ttc" id="classFunctionProfile_html"><div class="ttname"><a href="classFunctionProfile.html">FunctionProfile</a></div><div class="ttdef"><b>Definition:</b> <a href="profile_8hh_source.html#l00063">profile.hh:63</a></div></div>
<div class="ttc" id="classSimpleThread_html_ac559fee36a5b5c39f2bd0c237e57edd4"><div class="ttname"><a href="classSimpleThread.html#ac559fee36a5b5c39f2bd0c237e57edd4">SimpleThread::cpuId</a></div><div class="ttdeci">int cpuId() const override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00221">simple_thread.hh:221</a></div></div>
<div class="ttc" id="classSimpleThread_html_ae10e3a62cba2504bb1443d6263916784"><div class="ttname"><a href="classSimpleThread.html#ae10e3a62cba2504bb1443d6263916784">SimpleThread::setVecLane</a></div><div class="ttdeci">virtual void setVecLane(const RegId &amp;reg, const LaneData&lt; LaneSize::TwoByte &gt; &amp;val) override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00415">simple_thread.hh:415</a></div></div>
<div class="ttc" id="classSimpleThread_html_a2a57e4754b06d0c3f7226d2f96cca8f7"><div class="ttname"><a href="classSimpleThread.html#a2a57e4754b06d0c3f7226d2f96cca8f7">SimpleThread::system</a></div><div class="ttdeci">System * system</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00138">simple_thread.hh:138</a></div></div>
<div class="ttc" id="namespacecp_html"><div class="ttname"><a href="namespacecp.html">cp</a></div><div class="ttdef"><b>Definition:</b> <a href="cprintf_8cc_source.html#l00042">cprintf.cc:42</a></div></div>
<div class="ttc" id="classSimpleThread_html_a7d50d48d61bac9cc8116abf1952d542d"><div class="ttname"><a href="classSimpleThread.html#a7d50d48d61bac9cc8116abf1952d542d">SimpleThread::setMemAccPredicate</a></div><div class="ttdeci">void setMemAccPredicate(bool val)</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00606">simple_thread.hh:606</a></div></div>
<div class="ttc" id="classSimpleThread_html_a4942e249597d2e200d6b88a3132675ea"><div class="ttname"><a href="classSimpleThread.html#a4942e249597d2e200d6b88a3132675ea">SimpleThread::readVecLaneFlat</a></div><div class="ttdeci">VecLaneT&lt; T, true &gt; readVecLaneFlat(RegIndex reg, int lId) const</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00667">simple_thread.hh:667</a></div></div>
<div class="ttc" id="byteswap_8hh_html"><div class="ttname"><a href="byteswap_8hh.html">byteswap.hh</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_af935878526ca20090367ac002e796e19"><div class="ttname"><a href="namespaceAlphaISA.html#af935878526ca20090367ac002e796e19">AlphaISA::NumVecPredRegs</a></div><div class="ttdeci">const int NumVecPredRegs</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00097">registers.hh:97</a></div></div>
<div class="ttc" id="classSimpleThread_html_ab8c04e41153c42091e0b2d4c38b793d7"><div class="ttname"><a href="classSimpleThread.html#ab8c04e41153c42091e0b2d4c38b793d7">SimpleThread::setCCRegFlat</a></div><div class="ttdeci">void setCCRegFlat(RegIndex idx, RegVal val) override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00721">simple_thread.hh:721</a></div></div>
<div class="ttc" id="classThreadContext_html"><div class="ttname"><a href="classThreadContext.html">ThreadContext</a></div><div class="ttdoc">ThreadContext is the external interface to all thread state for anything outside of the CPU...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00092">thread_context.hh:92</a></div></div>
<div class="ttc" id="classSimpleThread_html_a34c88add088c101b548477f4df1b14d0"><div class="ttname"><a href="classSimpleThread.html#a34c88add088c101b548477f4df1b14d0">SimpleThread::setFloatRegFlat</a></div><div class="ttdeci">void setFloatRegFlat(RegIndex idx, RegVal val) override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00642">simple_thread.hh:642</a></div></div>
<div class="ttc" id="classSimpleThread_html_ab5d1e80a4adfa7358e9334ae31051818"><div class="ttname"><a href="classSimpleThread.html#ab5d1e80a4adfa7358e9334ae31051818">SimpleThread::getWritableVecPredReg</a></div><div class="ttdeci">VecPredRegContainer &amp; getWritableVecPredReg(const RegId &amp;reg) override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00457">simple_thread.hh:457</a></div></div>
<div class="ttc" id="classSimpleThread_html_a70a58c3e9dfb08f18f9c99c25eb329e6"><div class="ttname"><a href="classSimpleThread.html#a70a58c3e9dfb08f18f9c99c25eb329e6">SimpleThread::readMiscReg</a></div><div class="ttdeci">RegVal readMiscReg(RegIndex misc_reg) override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00574">simple_thread.hh:574</a></div></div>
<div class="ttc" id="classEndQuiesceEvent_html"><div class="ttname"><a href="classEndQuiesceEvent.html">EndQuiesceEvent</a></div><div class="ttdoc">Event for timing out quiesce instruction. </div><div class="ttdef"><b>Definition:</b> <a href="quiesce__event_8hh_source.html#l00039">quiesce_event.hh:39</a></div></div>
<div class="ttc" id="thread__state_8hh_html"><div class="ttname"><a href="thread__state_8hh.html">thread_state.hh</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ab4e00e23f8f36386f97d8abcccb17180"><div class="ttname"><a href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">X86ISA::val</a></div><div class="ttdeci">Bitfield&lt; 63 &gt; val</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00771">misc.hh:771</a></div></div>
<div class="ttc" id="classSimpleThread_html_a7a3096a24370f6d28170ff51a8d69849"><div class="ttname"><a href="classSimpleThread.html#a7a3096a24370f6d28170ff51a8d69849">SimpleThread::getWritableVecReg</a></div><div class="ttdeci">VecRegContainer &amp; getWritableVecReg(const RegId &amp;reg) override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00345">simple_thread.hh:345</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a63693d656cc2bf4bdd0de3e493eabe66"><div class="ttname"><a href="namespaceAlphaISA.html#a63693d656cc2bf4bdd0de3e493eabe66">AlphaISA::MachInst</a></div><div class="ttdeci">uint32_t MachInst</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2types_8hh_source.html#l00040">types.hh:40</a></div></div>
<div class="ttc" id="classSimpleThread_html_ae1ccce7e4701d414eba06a18a2b02675"><div class="ttname"><a href="classSimpleThread.html#ae1ccce7e4701d414eba06a18a2b02675">SimpleThread::setProcessPtr</a></div><div class="ttdeci">void setProcessPtr(Process *p) override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00255">simple_thread.hh:255</a></div></div>
<div class="ttc" id="classSimpleThread_html_a494eddec68b73779594bf88cdf6843d6"><div class="ttname"><a href="classSimpleThread.html#a494eddec68b73779594bf88cdf6843d6">SimpleThread::readVecLane</a></div><div class="ttdeci">VecLaneT&lt; T, true &gt; readVecLane(const RegId &amp;reg) const</div><div class="ttdoc">Vector Register Lane Interfaces. </div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00360">simple_thread.hh:360</a></div></div>
<div class="ttc" id="classSimpleThread_html_a934504811018cb32b3e702e9f82e61d6"><div class="ttname"><a href="classSimpleThread.html#a934504811018cb32b3e702e9f82e61d6">SimpleThread::setVecElem</a></div><div class="ttdeci">void setVecElem(const RegId &amp;reg, const VecElem &amp;val) override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00519">simple_thread.hh:519</a></div></div>
<div class="ttc" id="classSimpleThread_html_a960dcf8813f86c214291e91159fda570"><div class="ttname"><a href="classSimpleThread.html#a960dcf8813f86c214291e91159fda570">SimpleThread::readVec32BitLaneReg</a></div><div class="ttdeci">virtual ConstVecLane32 readVec32BitLaneReg(const RegId &amp;reg) const override</div><div class="ttdoc">Reads source vector 32bit operand. </div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00386">simple_thread.hh:386</a></div></div>
<div class="ttc" id="classSimpleThread_html_a927557e3aaf14e4527f2eaeddab38712"><div class="ttname"><a href="classSimpleThread.html#a927557e3aaf14e4527f2eaeddab38712">SimpleThread::setIntReg</a></div><div class="ttdeci">void setIntReg(RegIndex reg_idx, RegVal val) override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00486">simple_thread.hh:486</a></div></div>
<div class="ttc" id="classSimpleThread_html_acfd577b69dc090d4629a2de09aa60572"><div class="ttname"><a href="classSimpleThread.html#acfd577b69dc090d4629a2de09aa60572">SimpleThread::name</a></div><div class="ttdeci">std::string name() const</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00126">simple_thread.hh:126</a></div></div>
<div class="ttc" id="classRegId_html_ac1357d22f686243d905133156c08adf5"><div class="ttname"><a href="classRegId.html#ac1357d22f686243d905133156c08adf5">RegId::elemIndex</a></div><div class="ttdeci">const RegIndex &amp; elemIndex() const</div><div class="ttdoc">Elem accessor. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00204">reg_class.hh:204</a></div></div>
<div class="ttc" id="classBaseTLB_html"><div class="ttname"><a href="classBaseTLB.html">BaseTLB</a></div><div class="ttdef"><b>Definition:</b> <a href="generic_2tlb_8hh_source.html#l00052">tlb.hh:52</a></div></div>
<div class="ttc" id="classSimpleThread_html_ab96291b389f91f999368d58a485c91c3"><div class="ttname"><a href="classSimpleThread.html#ab96291b389f91f999368d58a485c91c3">SimpleThread::MachInst</a></div><div class="ttdeci">TheISA::MachInst MachInst</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00100">simple_thread.hh:100</a></div></div>
<div class="ttc" id="classLaneData_html"><div class="ttname"><a href="classLaneData.html">LaneData</a></div><div class="ttdoc">LaneSize is an abstraction of a LS byte value for the execution and thread contexts to handle values ...</div><div class="ttdef"><b>Definition:</b> <a href="vec__reg_8hh_source.html#l00456">vec_reg.hh:456</a></div></div>
<div class="ttc" id="classSimpleThread_html_a6cae6acd65ae850ac53d1b1b968222f6"><div class="ttname"><a href="classSimpleThread.html#a6cae6acd65ae850ac53d1b1b968222f6">SimpleThread::nextInstAddr</a></div><div class="ttdeci">Addr nextInstAddr() const override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00562">simple_thread.hh:562</a></div></div>
<div class="ttc" id="classSimpleThread_html_a23f78f2b0685e2b5b512ca6ee41d1464"><div class="ttname"><a href="classSimpleThread.html#a23f78f2b0685e2b5b512ca6ee41d1464">SimpleThread::readVec64BitLaneReg</a></div><div class="ttdeci">virtual ConstVecLane64 readVec64BitLaneReg(const RegId &amp;reg) const override</div><div class="ttdoc">Reads source vector 64bit operand. </div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00393">simple_thread.hh:393</a></div></div>
<div class="ttc" id="sim_2process_8hh_html"><div class="ttname"><a href="sim_2process_8hh.html">process.hh</a></div></div>
<div class="ttc" id="classSimpleThread_html_a7ae3be16853f7188cf2ca7cd79c042b8"><div class="ttname"><a href="classSimpleThread.html#a7ae3be16853f7188cf2ca7cd79c042b8">SimpleThread::_pcState</a></div><div class="ttdeci">TheISA::PCState _pcState</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00117">simple_thread.hh:117</a></div></div>
<div class="ttc" id="classSimpleThread_html_af07a009d982efc607ac172b9af8d36ec"><div class="ttname"><a href="classSimpleThread.html#af07a009d982efc607ac172b9af8d36ec">SimpleThread::readVec16BitLaneReg</a></div><div class="ttdeci">virtual ConstVecLane16 readVec16BitLaneReg(const RegId &amp;reg) const override</div><div class="ttdoc">Reads source vector 16bit operand. </div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00379">simple_thread.hh:379</a></div></div>
<div class="ttc" id="classPCEventQueue_html"><div class="ttname"><a href="classPCEventQueue.html">PCEventQueue</a></div><div class="ttdef"><b>Definition:</b> <a href="pc__event_8hh_source.html#l00074">pc_event.hh:74</a></div></div>
<div class="ttc" id="classSimpleThread_html_aa6deb23f672613d3fe5284d1255e6ddd"><div class="ttname"><a href="classSimpleThread.html#aa6deb23f672613d3fe5284d1255e6ddd">SimpleThread::readMemAccPredicate</a></div><div class="ttdeci">bool readMemAccPredicate()</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00600">simple_thread.hh:600</a></div></div>
<div class="ttc" id="cprintf_8hh_html_a848c8ad3ab12f32c2d70d72701307be2"><div class="ttname"><a href="cprintf_8hh.html#a848c8ad3ab12f32c2d70d72701307be2">csprintf</a></div><div class="ttdeci">std::string csprintf(const char *format, const Args &amp;...args)</div><div class="ttdef"><b>Definition:</b> <a href="cprintf_8hh_source.html#l00162">cprintf.hh:162</a></div></div>
<div class="ttc" id="classSimpleThread_html_ac431dd04d4e8dfc5e93d56697bef3850"><div class="ttname"><a href="classSimpleThread.html#ac431dd04d4e8dfc5e93d56697bef3850">SimpleThread::setCCReg</a></div><div class="ttdeci">void setCCReg(RegIndex reg_idx, RegVal val) override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00539">simple_thread.hh:539</a></div></div>
<div class="ttc" id="classSimpleThread_html_ad49b46baa32733cbe177bd2d57f67f6e"><div class="ttname"><a href="classSimpleThread.html#ad49b46baa32733cbe177bd2d57f67f6e">SimpleThread::readIntReg</a></div><div class="ttdeci">RegVal readIntReg(RegIndex reg_idx) const override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00312">simple_thread.hh:312</a></div></div>
<div class="ttc" id="structThreadState_html_af327ae3228725f081ba4abdf43790320"><div class="ttname"><a href="structThreadState.html#af327ae3228725f081ba4abdf43790320">ThreadState::contextId</a></div><div class="ttdeci">ContextID contextId() const</div><div class="ttdef"><b>Definition:</b> <a href="thread__state_8hh_source.html#l00074">thread_state.hh:74</a></div></div>
<div class="ttc" id="classSimpleThread_html_adc65895e3153111152532ddcdf54be1e"><div class="ttname"><a href="classSimpleThread.html#adc65895e3153111152532ddcdf54be1e">SimpleThread::pcEventQueue</a></div><div class="ttdeci">PCEventQueue pcEventQueue</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00131">simple_thread.hh:131</a></div></div>
<div class="ttc" id="classEventQueue_html"><div class="ttname"><a href="classEventQueue.html">EventQueue</a></div><div class="ttdoc">Queue of events sorted in time order. </div><div class="ttdef"><b>Definition:</b> <a href="eventq_8hh_source.html#l00492">eventq.hh:492</a></div></div>
<div class="ttc" id="arch_2generic_2types_8hh_html_a69329e1d929a534ff51be6cf8216b69a"><div class="ttname"><a href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a></div><div class="ttdeci">uint16_t RegIndex</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00042">types.hh:42</a></div></div>
<div class="ttc" id="classSimpleThread_html_ae192827693e876d620d7f5a9a8fb0888"><div class="ttname"><a href="classSimpleThread.html#ae192827693e876d620d7f5a9a8fb0888">SimpleThread::isa</a></div><div class="ttdeci">TheISA::ISA *const isa</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00115">simple_thread.hh:115</a></div></div>
<div class="ttc" id="classSimpleThread_html_acc89aec0732845f4c8270094f1580c4b"><div class="ttname"><a href="classSimpleThread.html#acc89aec0732845f4c8270094f1580c4b">SimpleThread::setFloatReg</a></div><div class="ttdeci">void setFloatReg(RegIndex reg_idx, RegVal val) override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00496">simple_thread.hh:496</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_ad0836be0071794ac156dfd876e3bc5a4"><div class="ttname"><a href="namespaceAlphaISA.html#ad0836be0071794ac156dfd876e3bc5a4">AlphaISA::NumCCRegs</a></div><div class="ttdeci">const int NumCCRegs</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00099">registers.hh:99</a></div></div>
<div class="ttc" id="structThreadState_html_ad9b65cff069c1414708311e0b44354bf"><div class="ttname"><a href="structThreadState.html#ad9b65cff069c1414708311e0b44354bf">ThreadState::setProcessPtr</a></div><div class="ttdeci">void setProcessPtr(Process *p)</div><div class="ttdef"><b>Definition:</b> <a href="thread__state_8hh_source.html#l00110">thread_state.hh:110</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a66c9d1b51caf181143ec0dcf77bd145f"><div class="ttname"><a href="namespaceAlphaISA.html#a66c9d1b51caf181143ec0dcf77bd145f">AlphaISA::VecPredRegContainer</a></div><div class="ttdeci">::DummyVecPredRegContainer VecPredRegContainer</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00060">registers.hh:60</a></div></div>
<div class="ttc" id="base_2types_8hh_html_a5c8ed81b7d238c9083e1037ba6d61643"><div class="ttname"><a href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a></div><div class="ttdeci">uint64_t Tick</div><div class="ttdoc">Tick count type. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00063">types.hh:63</a></div></div>
<div class="ttc" id="classSimpleThread_html_a7d9606cc9f7a1836d4696a41657c9d13"><div class="ttname"><a href="classSimpleThread.html#a7d9606cc9f7a1836d4696a41657c9d13">SimpleThread::getWritableVecPredRegFlat</a></div><div class="ttdeci">VecPredRegContainer &amp; getWritableVecPredRegFlat(RegIndex reg) override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00699">simple_thread.hh:699</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a285fe2f69eec5bdf1d4b0abd9e29e331"><div class="ttname"><a href="namespaceAlphaISA.html#a285fe2f69eec5bdf1d4b0abd9e29e331">AlphaISA::VecRegContainer</a></div><div class="ttdeci">::DummyVecRegContainer VecRegContainer</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00053">registers.hh:53</a></div></div>
<div class="ttc" id="classSimpleThread_html_abee8a438b7cb88bc783174fbddd5af09"><div class="ttname"><a href="classSimpleThread.html#abee8a438b7cb88bc783174fbddd5af09">SimpleThread::readVecElemFlat</a></div><div class="ttdeci">const VecElem &amp; readVecElemFlat(RegIndex reg, const ElemIndex &amp;elemIndex) const override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00680">simple_thread.hh:680</a></div></div>
<div class="ttc" id="classSimpleThread_html_a9578aa9083e66c23f646d0778deda753"><div class="ttname"><a href="classSimpleThread.html#a9578aa9083e66c23f646d0778deda753">SimpleThread::setMiscRegNoEffect</a></div><div class="ttdeci">void setMiscRegNoEffect(RegIndex misc_reg, RegVal val) override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00580">simple_thread.hh:580</a></div></div>
<div class="ttc" id="classSimpleThread_html_a02800c9722380937727080c694c98707"><div class="ttname"><a href="classSimpleThread.html#a02800c9722380937727080c694c98707">SimpleThread::readVecPredReg</a></div><div class="ttdeci">const VecPredRegContainer &amp; readVecPredReg(const RegId &amp;reg) const override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00446">simple_thread.hh:446</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a9bab751e4fa25d88bf84ee970a01a641"><div class="ttname"><a href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">MipsISA::vaddr</a></div><div class="ttdeci">vaddr</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00277">pra_constants.hh:277</a></div></div>
<div class="ttc" id="cpu_2thread__context_8cc_html_ab10299a575f9a9cd4e1d8e88cb12376f"><div class="ttname"><a href="cpu_2thread__context_8cc.html#ab10299a575f9a9cd4e1d8e88cb12376f">serialize</a></div><div class="ttdeci">void serialize(const ThreadContext &amp;tc, CheckpointOut &amp;cp)</div><div class="ttdoc">Thread context serialization helpers. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8cc_source.html#l00166">thread_context.cc:166</a></div></div>
<div class="ttc" id="classSimpleThread_html_afbd476753f526c1c7fed95b8434e526a"><div class="ttname"><a href="classSimpleThread.html#afbd476753f526c1c7fed95b8434e526a">SimpleThread::initMemProxies</a></div><div class="ttdeci">void initMemProxies(ThreadContext *tc) override</div><div class="ttdoc">Initialise the physical and virtual port proxies and tie them to the data port of the CPU...</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00249">simple_thread.hh:249</a></div></div>
<div class="ttc" id="base_2types_8hh_html_adfb4d8b20c5abc8be73dd367b16f2d57"><div class="ttname"><a href="base_2types_8hh.html#adfb4d8b20c5abc8be73dd367b16f2d57">MicroPC</a></div><div class="ttdeci">uint16_t MicroPC</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00144">types.hh:144</a></div></div>
<div class="ttc" id="classSimpleThread_html_a37e02b279648607b6634912b5b8ed708"><div class="ttname"><a href="classSimpleThread.html#a37e02b279648607b6634912b5b8ed708">SimpleThread::pcState</a></div><div class="ttdeci">void pcState(const TheISA::PCState &amp;val) override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00553">simple_thread.hh:553</a></div></div>
<div class="ttc" id="structThreadState_html_a8c95043b4459adeaff891db6467b376e"><div class="ttname"><a href="structThreadState.html#a8c95043b4459adeaff891db6467b376e">ThreadState::getKernelStats</a></div><div class="ttdeci">Kernel::Statistics * getKernelStats()</div><div class="ttdef"><b>Definition:</b> <a href="thread__state_8hh_source.html#l00102">thread_state.hh:102</a></div></div>
<div class="ttc" id="classSimpleThread_html_a42546550e93d4f9b363ab13875554a76"><div class="ttname"><a href="classSimpleThread.html#a42546550e93d4f9b363ab13875554a76">SimpleThread::getDTBPtr</a></div><div class="ttdeci">BaseTLB * getDTBPtr() override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00230">simple_thread.hh:230</a></div></div>
<div class="ttc" id="classSimpleThread_html_a7499c30c30fd50bd2211e8a65927c314"><div class="ttname"><a href="classSimpleThread.html#a7499c30c30fd50bd2211e8a65927c314">SimpleThread::setMiscReg</a></div><div class="ttdeci">void setMiscReg(RegIndex misc_reg, RegVal val) override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00586">simple_thread.hh:586</a></div></div>
<div class="ttc" id="classSimpleThread_html_aedfc6676d919e1284a07ee7020c116ed"><div class="ttname"><a href="classSimpleThread.html#aedfc6676d919e1284a07ee7020c116ed">SimpleThread::getWritableVecRegFlat</a></div><div class="ttdeci">VecRegContainer &amp; getWritableVecRegFlat(RegIndex reg) override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00654">simple_thread.hh:654</a></div></div>
<div class="ttc" id="classSimpleThread_html_a237a071dd10c6c27d67461baed7dda0a"><div class="ttname"><a href="classSimpleThread.html#a237a071dd10c6c27d67461baed7dda0a">SimpleThread::demapInstPage</a></div><div class="ttdeci">void demapInstPage(Addr vaddr, uint64_t asn)</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00184">simple_thread.hh:184</a></div></div>
<div class="ttc" id="structThreadState_html_a0babcdb7555b9883bbde55fee8bfd38d"><div class="ttname"><a href="structThreadState.html#a0babcdb7555b9883bbde55fee8bfd38d">ThreadState::threadId</a></div><div class="ttdeci">ThreadID threadId() const</div><div class="ttdef"><b>Definition:</b> <a href="thread__state_8hh_source.html#l00080">thread_state.hh:80</a></div></div>
<div class="ttc" id="classSimpleThread_html_aa9ef09939e0138c48919d63e21b17098"><div class="ttname"><a href="classSimpleThread.html#aa9ef09939e0138c48919d63e21b17098">SimpleThread::syscall</a></div><div class="ttdeci">void syscall(int64_t callnum, Fault *fault) override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00624">simple_thread.hh:624</a></div></div>
<div class="ttc" id="classSimpleThread_html_a0c3b2b13c9c2f135c1b24c25ceb51ec8"><div class="ttname"><a href="classSimpleThread.html#a0c3b2b13c9c2f135c1b24c25ceb51ec8">SimpleThread::demapDataPage</a></div><div class="ttdeci">void demapDataPage(Addr vaddr, uint64_t asn)</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00189">simple_thread.hh:189</a></div></div>
<div class="ttc" id="classSimpleThread_html_a1743e2bfa14c673773d5006ecd686add"><div class="ttname"><a href="classSimpleThread.html#a1743e2bfa14c673773d5006ecd686add">SimpleThread::demapPage</a></div><div class="ttdeci">void demapPage(Addr vaddr, uint64_t asn)</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00178">simple_thread.hh:178</a></div></div>
<div class="ttc" id="base_2types_8hh_html"><div class="ttname"><a href="base_2types_8hh.html">types.hh</a></div><div class="ttdoc">Defines global host-dependent types: Counter, Tick, and (indirectly) {int,uint}{8,16,32,64}_t. </div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="classSimpleThread_html_a7da3f5e0fcea7bb73fce014f93bf2c0c"><div class="ttname"><a href="classSimpleThread.html#a7da3f5e0fcea7bb73fce014f93bf2c0c">SimpleThread::getTC</a></div><div class="ttdeci">ThreadContext * getTC()</div><div class="ttdoc">Returns the pointer to this SimpleThread&amp;#39;s ThreadContext. </div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00176">simple_thread.hh:176</a></div></div>
<div class="ttc" id="classCheckpointIn_html"><div class="ttname"><a href="classCheckpointIn.html">CheckpointIn</a></div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00072">serialize.hh:72</a></div></div>
<div class="ttc" id="base_2types_8hh_html_ae1475755791765b8e6f6a8bb091e273e"><div class="ttname"><a href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a></div><div class="ttdeci">int64_t Counter</div><div class="ttdoc">Statistics counter type. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00058">types.hh:58</a></div></div>
<div class="ttc" id="classPCEventQueue_html_ada042526e08fc2d4abd3dc3104dafabb"><div class="ttname"><a href="classPCEventQueue.html#ada042526e08fc2d4abd3dc3104dafabb">PCEventQueue::schedule</a></div><div class="ttdeci">bool schedule(PCEvent *event) override</div><div class="ttdef"><b>Definition:</b> <a href="pc__event_8cc_source.html#l00073">pc_event.cc:73</a></div></div>
<div class="ttc" id="classSimpleThread_html_ad8455071050c3ba85a240d4cfd1a8139"><div class="ttname"><a href="classSimpleThread.html#ad8455071050c3ba85a240d4cfd1a8139">SimpleThread::setVecRegFlat</a></div><div class="ttdeci">void setVecRegFlat(RegIndex reg, const VecRegContainer &amp;val) override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00660">simple_thread.hh:660</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a1bee0cb39cfa9e82b8bd806fc42b6ef0"><div class="ttname"><a href="namespaceMipsISA.html#a1bee0cb39cfa9e82b8bd806fc42b6ef0">MipsISA::event</a></div><div class="ttdeci">Bitfield&lt; 10, 5 &gt; event</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00299">pra_constants.hh:299</a></div></div>
<div class="ttc" id="classSimpleThread_html_a07d91c14bce7dfb016e5c2af3fce5000"><div class="ttname"><a href="classSimpleThread.html#a07d91c14bce7dfb016e5c2af3fce5000">SimpleThread::instAddr</a></div><div class="ttdeci">Addr instAddr() const override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00561">simple_thread.hh:561</a></div></div>
<div class="ttc" id="classProfileNode_html"><div class="ttname"><a href="classProfileNode.html">ProfileNode</a></div><div class="ttdef"><b>Definition:</b> <a href="profile_8hh_source.html#l00043">profile.hh:43</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a313686d10ce407058a35bddec45c211f"><div class="ttname"><a href="namespaceX86ISA.html#a313686d10ce407058a35bddec45c211f">X86ISA::system</a></div><div class="ttdeci">Bitfield&lt; 15 &gt; system</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00999">misc.hh:999</a></div></div>
<div class="ttc" id="classSimpleThread_html_a033b807c0f9346e43d92629aad1ed34a"><div class="ttname"><a href="classSimpleThread.html#a033b807c0f9346e43d92629aad1ed34a">SimpleThread::threadId</a></div><div class="ttdeci">int threadId() const override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00223">simple_thread.hh:223</a></div></div>
<div class="ttc" id="classEventQueue_html_aeaffbe32b6d530e7fab09ee62689f750"><div class="ttname"><a href="classEventQueue.html#aeaffbe32b6d530e7fab09ee62689f750">EventQueue::getCurTick</a></div><div class="ttdeci">Tick getCurTick() const</div><div class="ttdef"><b>Definition:</b> <a href="eventq_8hh_source.html#l00627">eventq.hh:627</a></div></div>
<div class="ttc" id="classSimpleThread_html_a858d13eb0c26763954e72eb8fa49592c"><div class="ttname"><a href="classSimpleThread.html#a858d13eb0c26763954e72eb8fa49592c">SimpleThread::getPhysProxy</a></div><div class="ttdeci">PortProxy &amp; getPhysProxy() override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00246">simple_thread.hh:246</a></div></div>
<div class="ttc" id="classSimpleThread_html_a8e69a3be06600d9feb8172e120307809"><div class="ttname"><a href="classSimpleThread.html#a8e69a3be06600d9feb8172e120307809">SimpleThread::setVecLane</a></div><div class="ttdeci">virtual void setVecLane(const RegId &amp;reg, const LaneData&lt; LaneSize::EightByte &gt; &amp;val) override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00427">simple_thread.hh:427</a></div></div>
<div class="ttc" id="classSimpleThread_html_a0c3eb31838ebef8ce4c3dc79ff2694d5"><div class="ttname"><a href="classSimpleThread.html#a0c3eb31838ebef8ce4c3dc79ff2694d5">SimpleThread::predicate</a></div><div class="ttdeci">bool predicate</div><div class="ttdoc">Did this instruction execute or is it predicated false. </div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00120">simple_thread.hh:120</a></div></div>
<div class="ttc" id="classSimpleThread_html_a420d49964313c1c3bf3d25778177d3d3"><div class="ttname"><a href="classSimpleThread.html#a420d49964313c1c3bf3d25778177d3d3">SimpleThread::~SimpleThread</a></div><div class="ttdeci">virtual ~SimpleThread()</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00155">simple_thread.hh:155</a></div></div>
<div class="ttc" id="structThreadState_html_a519954c1130f9397a58a85ca869b7c23"><div class="ttname"><a href="structThreadState.html#a519954c1130f9397a58a85ca869b7c23">ThreadState::initMemProxies</a></div><div class="ttdeci">void initMemProxies(ThreadContext *tc)</div><div class="ttdoc">Initialise the physical and virtual port proxies and tie them to the data port of the CPU...</div><div class="ttdef"><b>Definition:</b> <a href="thread__state_8cc_source.html#l00102">thread_state.cc:102</a></div></div>
<div class="ttc" id="classSimpleThread_html_a64f6044202a3a38083f22942bde900c7"><div class="ttname"><a href="classSimpleThread.html#a64f6044202a3a38083f22942bde900c7">SimpleThread::setStCondFailures</a></div><div class="ttdeci">void setStCondFailures(unsigned sc_failures) override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00612">simple_thread.hh:612</a></div></div>
<div class="ttc" id="classPortProxy_html"><div class="ttname"><a href="classPortProxy.html">PortProxy</a></div><div class="ttdoc">This object is a proxy for a port or other object which implements the functional response protocol...</div><div class="ttdef"><b>Definition:</b> <a href="port__proxy_8hh_source.html#l00082">port_proxy.hh:82</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a300e2be8a75f735b68e3d6c321c28cd2"><div class="ttname"><a href="namespaceArmISA.html#a300e2be8a75f735b68e3d6c321c28cd2">ArmISA::e</a></div><div class="ttdeci">Bitfield&lt; 9 &gt; e</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00064">miscregs_types.hh:64</a></div></div>
<div class="ttc" id="classSimpleThread_html_a477e6fd30b9f72aecec8c7b7a00e357a"><div class="ttname"><a href="classSimpleThread.html#a477e6fd30b9f72aecec8c7b7a00e357a">SimpleThread::getCpuPtr</a></div><div class="ttdeci">BaseCPU * getCpuPtr() override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00219">simple_thread.hh:219</a></div></div>
<div class="ttc" id="cpu_2thread__context_8hh_html"><div class="ttname"><a href="cpu_2thread__context_8hh.html">thread_context.hh</a></div></div>
<div class="ttc" id="classSimpleThread_html_a0a55928ffd133ff3f4a21e680c638491"><div class="ttname"><a href="classSimpleThread.html#a0a55928ffd133ff3f4a21e680c638491">SimpleThread::readIntRegFlat</a></div><div class="ttdeci">RegVal readIntRegFlat(RegIndex idx) const override</div><div class="ttdoc">Flat register interfaces. </div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00629">simple_thread.hh:629</a></div></div>
<div class="ttc" id="classSimpleThread_html_aae30bcaafeffa9113989bec8a9d029e3"><div class="ttname"><a href="classSimpleThread.html#aae30bcaafeffa9113989bec8a9d029e3">SimpleThread::memAccPredicate</a></div><div class="ttdeci">bool memAccPredicate</div><div class="ttdoc">True if the memory access should be skipped for this instruction. </div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00123">simple_thread.hh:123</a></div></div>
<div class="ttc" id="classSimpleThread_html_a12e88975ce092986a324b933055fbed8"><div class="ttname"><a href="classSimpleThread.html#a12e88975ce092986a324b933055fbed8">SimpleThread::readVecRegFlat</a></div><div class="ttdeci">const VecRegContainer &amp; readVecRegFlat(RegIndex reg) const override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00648">simple_thread.hh:648</a></div></div>
<div class="ttc" id="eventq_8hh_html"><div class="ttname"><a href="eventq_8hh.html">eventq.hh</a></div></div>
<div class="ttc" id="classSimpleThread_html_a896330b0c2422eb6f21c32b34d6c302c"><div class="ttname"><a href="classSimpleThread.html#a896330b0c2422eb6f21c32b34d6c302c">SimpleThread::setVecLaneT</a></div><div class="ttdeci">void setVecLaneT(const RegId &amp;reg, const LD &amp;val)</div><div class="ttdoc">Write a lane of the destination vector register. </div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00401">simple_thread.hh:401</a></div></div>
<div class="ttc" id="classVecPredRegContainer_html_a8fab643f71b63a03aaa9066c987a386c"><div class="ttname"><a href="classVecPredRegContainer.html#a8fab643f71b63a03aaa9066c987a386c">VecPredRegContainer::print</a></div><div class="ttdeci">const std::string print() const</div><div class="ttdoc">Returns a string representation of the register content. </div><div class="ttdef"><b>Definition:</b> <a href="vec__pred__reg_8hh_source.html#l00335">vec_pred_reg.hh:335</a></div></div>
<div class="ttc" id="page__table_8hh_html"><div class="ttname"><a href="page__table_8hh.html">page_table.hh</a></div><div class="ttdoc">Declarations of a non-full system Page Table. </div></div>
<div class="ttc" id="classPCEvent_html"><div class="ttname"><a href="classPCEvent.html">PCEvent</a></div><div class="ttdef"><b>Definition:</b> <a href="pc__event_8hh_source.html#l00045">pc_event.hh:45</a></div></div>
<div class="ttc" id="serialize_8hh_html"><div class="ttname"><a href="serialize_8hh.html">serialize.hh</a></div></div>
<div class="ttc" id="classSimpleThread_html_a998fd5f4aefb413d229c9a6e442af7eb"><div class="ttname"><a href="classSimpleThread.html#a998fd5f4aefb413d229c9a6e442af7eb">SimpleThread::flattenRegId</a></div><div class="ttdeci">RegId flattenRegId(const RegId &amp;regId) const override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00592">simple_thread.hh:592</a></div></div>
<div class="ttc" id="structThreadState_html_a3df5e4382f5afda94c21eb5684cc8068"><div class="ttname"><a href="structThreadState.html#a3df5e4382f5afda94c21eb5684cc8068">ThreadState::getProcessPtr</a></div><div class="ttdeci">Process * getProcessPtr()</div><div class="ttdef"><b>Definition:</b> <a href="thread__state_8hh_source.html#l00108">thread_state.hh:108</a></div></div>
<div class="ttc" id="classSimpleThread_html_aa8d2db3443d9e97568b2a323812c4d19"><div class="ttname"><a href="classSimpleThread.html#aa8d2db3443d9e97568b2a323812c4d19">SimpleThread::setContextId</a></div><div class="ttdeci">void setContextId(ContextID id) override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00226">simple_thread.hh:226</a></div></div>
<div class="ttc" id="serialize_8hh_html_a821b5f5905353967b548ad54944d553e"><div class="ttname"><a href="serialize_8hh.html#a821b5f5905353967b548ad54944d553e">CheckpointOut</a></div><div class="ttdeci">std::ostream CheckpointOut</div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00068">serialize.hh:68</a></div></div>
<div class="ttc" id="classKernel_1_1Statistics_html"><div class="ttname"><a href="classKernel_1_1Statistics.html">Kernel::Statistics</a></div><div class="ttdef"><b>Definition:</b> <a href="kern_2kernel__stats_8hh_source.html#l00043">kernel_stats.hh:43</a></div></div>
<div class="ttc" id="arch_2generic_2types_8hh_html_aaa1a1a9639697fa452e491a57ced71ba"><div class="ttname"><a href="arch_2generic_2types_8hh.html#aaa1a1a9639697fa452e491a57ced71ba">ElemIndex</a></div><div class="ttdeci">uint16_t ElemIndex</div><div class="ttdoc">Logical vector register elem index type. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00045">types.hh:45</a></div></div>
<div class="ttc" id="classSimpleThread_html_a086c8cfdbf41c1fd51a808d0431e1db5"><div class="ttname"><a href="classSimpleThread.html#a086c8cfdbf41c1fd51a808d0431e1db5">SimpleThread::setVecElemFlat</a></div><div class="ttdeci">void setVecElemFlat(RegIndex reg, const ElemIndex &amp;elemIndex, const VecElem &amp;val) override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00686">simple_thread.hh:686</a></div></div>
<div class="ttc" id="classSimpleThread_html_ab22a5c06eeb1b76ff24455c3787d25aa"><div class="ttname"><a href="classSimpleThread.html#ab22a5c06eeb1b76ff24455c3787d25aa">SimpleThread::readFuncExeInst</a></div><div class="ttdeci">Counter readFuncExeInst() const override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00618">simple_thread.hh:618</a></div></div>
<div class="ttc" id="classEvent_html"><div class="ttname"><a href="classEvent.html">Event</a></div><div class="ttdef"><b>Definition:</b> <a href="eventq_8hh_source.html#l00189">eventq.hh:189</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a233e755911c9143f96bef37eedb1e009"><div class="ttname"><a href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">AlphaISA::PCState</a></div><div class="ttdeci">GenericISA::SimplePCState&lt; MachInst &gt; PCState</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2types_8hh_source.html#l00043">types.hh:43</a></div></div>
<div class="ttc" id="namespaceKernel_html"><div class="ttname"><a href="namespaceKernel.html">Kernel</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2thread__context_8hh_source.html#l00055">thread_context.hh:55</a></div></div>
<div class="ttc" id="classSimpleThread_html_abc48c8c68ac5b52237c253b4d3cba585"><div class="ttname"><a href="classSimpleThread.html#abc48c8c68ac5b52237c253b4d3cba585">SimpleThread::readVecElem</a></div><div class="ttdeci">const VecElem &amp; readVecElem(const RegId &amp;reg) const override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00435">simple_thread.hh:435</a></div></div>
<div class="ttc" id="sim_2system_8hh_html"><div class="ttname"><a href="sim_2system_8hh.html">system.hh</a></div></div>
<div class="ttc" id="classSimpleThread_html_af73a2e16d089b419c5d9f897bbbfcb60"><div class="ttname"><a href="classSimpleThread.html#af73a2e16d089b419c5d9f897bbbfcb60">SimpleThread::profileSample</a></div><div class="ttdeci">void profileSample() override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00288">simple_thread.hh:288</a></div></div>
<div class="ttc" id="classVecPredRegContainer_html"><div class="ttname"><a href="classVecPredRegContainer.html">VecPredRegContainer</a></div><div class="ttdoc">Generic predicate register container. </div><div class="ttdef"><b>Definition:</b> <a href="vec__pred__reg_8hh_source.html#l00051">vec_pred_reg.hh:51</a></div></div>
<div class="ttc" id="classSimpleThread_html_a07fbc1eabdc5a1bda4700a46c447ea45"><div class="ttname"><a href="classSimpleThread.html#a07fbc1eabdc5a1bda4700a46c447ea45">SimpleThread::getVirtProxy</a></div><div class="ttdeci">PortProxy &amp; getVirtProxy() override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00247">simple_thread.hh:247</a></div></div>
<div class="ttc" id="classEventQueue_html_a1338ae563bf12a5500696de63dd4a4f5"><div class="ttname"><a href="classEventQueue.html#a1338ae563bf12a5500696de63dd4a4f5">EventQueue::schedule</a></div><div class="ttdeci">void schedule(Event *event, Tick when, bool global=false)</div><div class="ttdoc">Schedule the given event on this queue. </div><div class="ttdef"><b>Definition:</b> <a href="eventq__impl_8hh_source.html#l00042">eventq_impl.hh:42</a></div></div>
<div class="ttc" id="classSimpleThread_html_a98dcbf534dc75541591995db34ddf0b8"><div class="ttname"><a href="classSimpleThread.html#a98dcbf534dc75541591995db34ddf0b8">SimpleThread::readFloatReg</a></div><div class="ttdeci">RegVal readFloatReg(RegIndex reg_idx) const override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00323">simple_thread.hh:323</a></div></div>
<div class="ttc" id="classSimpleThread_html_a369f26aa22c2840ca057533013f3fab4"><div class="ttname"><a href="classSimpleThread.html#a369f26aa22c2840ca057533013f3fab4">SimpleThread::microPC</a></div><div class="ttdeci">MicroPC microPC() const override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00563">simple_thread.hh:563</a></div></div>
<div class="ttc" id="classRegId_html_a71f999a53a753d40eb936374cc6cc844"><div class="ttname"><a href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">RegId::index</a></div><div class="ttdeci">const RegIndex &amp; index() const</div><div class="ttdoc">Index accessors. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00179">reg_class.hh:179</a></div></div>
<div class="ttc" id="classBaseCPU_html"><div class="ttname"><a href="classBaseCPU.html">BaseCPU</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu__dummy_8hh_source.html#l00045">cpu_dummy.hh:45</a></div></div>
<div class="ttc" id="classProcess_html"><div class="ttname"><a href="classProcess.html">Process</a></div><div class="ttdef"><b>Definition:</b> <a href="sim_2process_8hh_source.html#l00064">process.hh:64</a></div></div>
<div class="ttc" id="classSimpleThread_html_a0618b2883b4edc52170c057bffc28045"><div class="ttname"><a href="classSimpleThread.html#a0618b2883b4edc52170c057bffc28045">SimpleThread::getKernelStats</a></div><div class="ttdeci">Kernel::Statistics * getKernelStats() override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00241">simple_thread.hh:241</a></div></div>
<div class="ttc" id="classSimpleThread_html_a6f389ccc86dfd2c346b4c4632661357f"><div class="ttname"><a href="classSimpleThread.html#a6f389ccc86dfd2c346b4c4632661357f">SimpleThread::setVecPredReg</a></div><div class="ttdeci">void setVecPredReg(const RegId &amp;reg, const VecPredRegContainer &amp;val) override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00529">simple_thread.hh:529</a></div></div>
<div class="ttc" id="classBaseTLB_html_af294952092df10be816a14152cfaa95e"><div class="ttname"><a href="classBaseTLB.html#af294952092df10be816a14152cfaa95e">BaseTLB::demapPage</a></div><div class="ttdeci">virtual void demapPage(Addr vaddr, uint64_t asn)=0</div></div>
<div class="ttc" id="classSimpleThread_html_aee6d122653a219b40fb8de7a5bafa9ba"><div class="ttname"><a href="classSimpleThread.html#aee6d122653a219b40fb8de7a5bafa9ba">SimpleThread::Status</a></div><div class="ttdeci">ThreadContext::Status Status</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00105">simple_thread.hh:105</a></div></div>
<div class="ttc" id="cpu_2thread__context_8cc_html_a75b6add5a3eb4dbc9d77da3d534958bb"><div class="ttname"><a href="cpu_2thread__context_8cc.html#a75b6add5a3eb4dbc9d77da3d534958bb">unserialize</a></div><div class="ttdeci">void unserialize(ThreadContext &amp;tc, CheckpointIn &amp;cp)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8cc_source.html#l00207">thread_context.cc:207</a></div></div>
<div class="ttc" id="classRegId_html"><div class="ttname"><a href="classRegId.html">RegId</a></div><div class="ttdoc">Register ID: describe an architectural register with its class and index. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00079">reg_class.hh:79</a></div></div>
<div class="ttc" id="classThreadContext_html_a7b7149621d48abf9c88dd7ef28c3ede7"><div class="ttname"><a href="classThreadContext.html#a7b7149621d48abf9c88dd7ef28c3ede7">ThreadContext::Status</a></div><div class="ttdeci">Status</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00102">thread_context.hh:102</a></div></div>
<div class="ttc" id="classSimpleThread_html_a5eeb2449bf95fd91ab0edbb198ce23d6"><div class="ttname"><a href="classSimpleThread.html#a5eeb2449bf95fd91ab0edbb198ce23d6">SimpleThread::readLastSuspend</a></div><div class="ttdeci">Tick readLastSuspend() override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00282">simple_thread.hh:282</a></div></div>
<div class="ttc" id="structThreadState_html_aeabfedb1e4708c5283f8fa7b3be7ed37"><div class="ttname"><a href="structThreadState.html#aeabfedb1e4708c5283f8fa7b3be7ed37">ThreadState::cpuId</a></div><div class="ttdeci">int cpuId() const</div><div class="ttdef"><b>Definition:</b> <a href="thread__state_8hh_source.html#l00070">thread_state.hh:70</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_adaf40e821a86c6a609aba3808259fd59"><div class="ttname"><a href="namespaceAlphaISA.html#adaf40e821a86c6a609aba3808259fd59">AlphaISA::VecElem</a></div><div class="ttdeci">::DummyVecElem VecElem</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00050">registers.hh:50</a></div></div>
<div class="ttc" id="classSimpleThread_html_afbfd5efd02cc694d440383b405ff843e"><div class="ttname"><a href="classSimpleThread.html#afbfd5efd02cc694d440383b405ff843e">SimpleThread::VecElem</a></div><div class="ttdeci">TheISA::VecElem VecElem</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00102">simple_thread.hh:102</a></div></div>
<div class="ttc" id="classSimpleThread_html_ab5e350b450792a9472b5091299149e0c"><div class="ttname"><a href="classSimpleThread.html#ab5e350b450792a9472b5091299149e0c">SimpleThread::setVecReg</a></div><div class="ttdeci">void setVecReg(const RegId &amp;reg, const VecRegContainer &amp;val) override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00509">simple_thread.hh:509</a></div></div>
<div class="ttc" id="classSimpleThread_html_a2d8b0ebb7afe9de9e03fd96103ee4c25"><div class="ttname"><a href="classSimpleThread.html#a2d8b0ebb7afe9de9e03fd96103ee4c25">SimpleThread::vecRegs</a></div><div class="ttdeci">std::array&lt; VecRegContainer, TheISA::NumVecRegs &gt; vecRegs</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00110">simple_thread.hh:110</a></div></div>
<div class="ttc" id="generic_2tlb_8hh_html"><div class="ttname"><a href="generic_2tlb_8hh.html">tlb.hh</a></div></div>
<div class="ttc" id="classSimpleThread_html_aa967f241acc73415093ca2da31e60ed5"><div class="ttname"><a href="classSimpleThread.html#aa967f241acc73415093ca2da31e60ed5">SimpleThread::comInstEventQueue</a></div><div class="ttdeci">EventQueue comInstEventQueue</div><div class="ttdoc">An instruction-based event queue. </div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00136">simple_thread.hh:136</a></div></div>
<div class="ttc" id="classSimpleThread_html_a7cd3e1650ac486c27ddd8c8c9b76776d"><div class="ttname"><a href="classSimpleThread.html#a7cd3e1650ac486c27ddd8c8c9b76776d">SimpleThread::setVecLaneFlat</a></div><div class="ttdeci">void setVecLaneFlat(RegIndex reg, int lId, const LD &amp;val)</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00674">simple_thread.hh:674</a></div></div>
<div class="ttc" id="classVecLaneT_html"><div class="ttname"><a href="classVecLaneT.html">VecLaneT</a></div><div class="ttdoc">Vector Lane abstraction Another view of a container. </div><div class="ttdef"><b>Definition:</b> <a href="vec__reg_8hh_source.html#l00262">vec_reg.hh:262</a></div></div>
<div class="ttc" id="structThreadState_html_acc64995cae8cebbd70d76ac8ce1a8cbd"><div class="ttname"><a href="structThreadState.html#acc64995cae8cebbd70d76ac8ce1a8cbd">ThreadState::profileSample</a></div><div class="ttdeci">void profileSample()</div><div class="ttdef"><b>Definition:</b> <a href="thread__state_8cc_source.html#l00149">thread_state.cc:149</a></div></div>
<div class="ttc" id="classSimpleThread_html_a22132078c1766528c6ca125e33c1cc10"><div class="ttname"><a href="classSimpleThread.html#a22132078c1766528c6ca125e33c1cc10">SimpleThread::readFloatRegFlat</a></div><div class="ttdeci">RegVal readFloatRegFlat(RegIndex idx) const override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00637">simple_thread.hh:637</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ae12ae9e12fab22594609e2fefce7f7c2"><div class="ttname"><a href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">MipsISA::p</a></div><div class="ttdeci">Bitfield&lt; 0 &gt; p</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00325">pra_constants.hh:325</a></div></div>
<div class="ttc" id="classSimpleThread_html_ac979cd1528fc0f66db01c66f5ee61c59"><div class="ttname"><a href="classSimpleThread.html#ac979cd1528fc0f66db01c66f5ee61c59">SimpleThread::getIsaPtr</a></div><div class="ttdeci">TheISA::ISA * getIsaPtr() override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00234">simple_thread.hh:234</a></div></div>
<div class="ttc" id="base_2types_8hh_html_afbdce43497ec3a10ccb2d2141fb1def1"><div class="ttname"><a href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="ttdeci">std::shared_ptr&lt; FaultBase &gt; Fault</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00240">types.hh:240</a></div></div>
<div class="ttc" id="classSimpleThread_html_a73593f9bb4a01a98e3eb19398b987cf8"><div class="ttname"><a href="classSimpleThread.html#a73593f9bb4a01a98e3eb19398b987cf8">SimpleThread::readVec8BitLaneReg</a></div><div class="ttdeci">virtual ConstVecLane8 readVec8BitLaneReg(const RegId &amp;reg) const override</div><div class="ttdoc">Reads source vector 8bit operand. </div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00372">simple_thread.hh:372</a></div></div>
<div class="ttc" id="structThreadState_html_ab85d9d3cd7d1430b94d01cef8511f6bc"><div class="ttname"><a href="structThreadState.html#ab85d9d3cd7d1430b94d01cef8511f6bc">ThreadState::getVirtProxy</a></div><div class="ttdeci">PortProxy &amp; getVirtProxy()</div><div class="ttdef"><b>Definition:</b> <a href="thread__state_8cc_source.html#l00135">thread_state.cc:135</a></div></div>
<div class="ttc" id="classSimpleThread_html_a5f2a847cbda78fa50295924037114ec4"><div class="ttname"><a href="classSimpleThread.html#a5f2a847cbda78fa50295924037114ec4">SimpleThread::readCCRegFlat</a></div><div class="ttdeci">RegVal readCCRegFlat(RegIndex idx) const override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00715">simple_thread.hh:715</a></div></div>
<div class="ttc" id="classSimpleThread_html_abe182ab851b84994904e280ccd2f942e"><div class="ttname"><a href="classSimpleThread.html#abe182ab851b84994904e280ccd2f942e">SimpleThread::getDecoderPtr</a></div><div class="ttdeci">TheISA::Decoder * getDecoderPtr() override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00236">simple_thread.hh:236</a></div></div>
<div class="ttc" id="classSimpleThread_html_a3f80b92ca043f6bff89eca70e6667495"><div class="ttname"><a href="classSimpleThread.html#a3f80b92ca043f6bff89eca70e6667495">SimpleThread::readVecReg</a></div><div class="ttdeci">const VecRegContainer &amp; readVecReg(const RegId &amp;reg) const override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00334">simple_thread.hh:334</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a2ffb21e191e86f0d92f29be8599a13dc"><div class="ttname"><a href="namespaceAlphaISA.html#a2ffb21e191e86f0d92f29be8599a13dc">AlphaISA::NumVecRegs</a></div><div class="ttdeci">const int NumVecRegs</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00095">registers.hh:95</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_ac3bdf5556028b6834f1ac52fec27c888"><div class="ttname"><a href="namespaceAlphaISA.html#ac3bdf5556028b6834f1ac52fec27c888">AlphaISA::NumIntRegs</a></div><div class="ttdeci">const int NumIntRegs</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00093">registers.hh:93</a></div></div>
<div class="ttc" id="base_2types_8hh_html_a5ba9705b85fbf1a2720bce8914fa4a18"><div class="ttname"><a href="base_2types_8hh.html#a5ba9705b85fbf1a2720bce8914fa4a18">ContextID</a></div><div class="ttdeci">int ContextID</div><div class="ttdoc">Globally unique thread context ID. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00231">types.hh:231</a></div></div>
<div class="ttc" id="nop_8cc_html_ab1171cac5b00745757619633d7a4ba0e"><div class="ttname"><a href="nop_8cc.html#ab1171cac5b00745757619633d7a4ba0e">decoder</a></div><div class="ttdeci">output decoder</div><div class="ttdef"><b>Definition:</b> <a href="nop_8cc_source.html#l00064">nop.cc:64</a></div></div>
<div class="ttc" id="classSimpleThread_html_ad96c22ed5b784cbefbd45f083d644c63"><div class="ttname"><a href="classSimpleThread.html#ad96c22ed5b784cbefbd45f083d644c63">SimpleThread::getITBPtr</a></div><div class="ttdeci">BaseTLB * getITBPtr() override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00228">simple_thread.hh:228</a></div></div>
<div class="ttc" id="classSimpleThread_html_aa5aa5ca545e37fa98c4378fa24001c28"><div class="ttname"><a href="classSimpleThread.html#aa5aa5ca545e37fa98c4378fa24001c28">SimpleThread::readLastActivate</a></div><div class="ttdeci">Tick readLastActivate() override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00277">simple_thread.hh:277</a></div></div>
<div class="ttc" id="classSimpleThread_html_a5523e6b18968c8648a66a6d18ada69bf"><div class="ttname"><a href="classSimpleThread.html#a5523e6b18968c8648a66a6d18ada69bf">SimpleThread::readVecPredRegFlat</a></div><div class="ttdeci">const VecPredRegContainer &amp; readVecPredRegFlat(RegIndex reg) const override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00693">simple_thread.hh:693</a></div></div>
<div class="ttc" id="classSimpleThread_html_a15f7c5ab3e2d4f3eec2f5fc2176e57b6"><div class="ttname"><a href="classSimpleThread.html#a15f7c5ab3e2d4f3eec2f5fc2176e57b6">SimpleThread::readMiscRegNoEffect</a></div><div class="ttdeci">RegVal readMiscRegNoEffect(RegIndex misc_reg) const override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00568">simple_thread.hh:568</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a4d7714431bc73992e0ee62849135389d"><div class="ttname"><a href="namespaceMipsISA.html#a4d7714431bc73992e0ee62849135389d">MipsISA::halt</a></div><div class="ttdeci">Bitfield&lt; 26 &gt; halt</div><div class="ttdef"><b>Definition:</b> <a href="dt__constants_8hh_source.html#l00046">dt_constants.hh:46</a></div></div>
<div class="ttc" id="classSimpleThread_html_acca65ee0529f0d17c0b22ee485f60516"><div class="ttname"><a href="classSimpleThread.html#acca65ee0529f0d17c0b22ee485f60516">SimpleThread::setVecPredRegFlat</a></div><div class="ttdeci">void setVecPredRegFlat(RegIndex reg, const VecPredRegContainer &amp;val) override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00705">simple_thread.hh:705</a></div></div>
<div class="ttc" id="classSimpleThread_html_a6afccc03e81e5d95e5a7f3f17f830123"><div class="ttname"><a href="classSimpleThread.html#a6afccc03e81e5d95e5a7f3f17f830123">SimpleThread::dtb</a></div><div class="ttdeci">BaseTLB * dtb</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00141">simple_thread.hh:141</a></div></div>
<div class="ttc" id="classSimpleThread_html_a0cf00998a894e5ff9c18f1810673f6e9"><div class="ttname"><a href="classSimpleThread.html#a0cf00998a894e5ff9c18f1810673f6e9">SimpleThread::setPredicate</a></div><div class="ttdeci">void setPredicate(bool val)</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00565">simple_thread.hh:565</a></div></div>
<div class="ttc" id="classVecRegContainer_html_aca48e0d67a581b47ec9275769a0d3aa5"><div class="ttname"><a href="classVecRegContainer.html#aca48e0d67a581b47ec9275769a0d3aa5">VecRegContainer::print</a></div><div class="ttdeci">const std::string print() const</div><div class="ttdef"><b>Definition:</b> <a href="vec__reg_8hh_source.html#l00364">vec_reg.hh:364</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:07 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
