
*** Running vivado
    with args -log sixteen_bit_irrev_struct.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sixteen_bit_irrev_struct.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source sixteen_bit_irrev_struct.tcl -notrace
Command: synth_design -top sixteen_bit_irrev_struct -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t-fbg676'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t-fbg676'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5864 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 323.559 ; gain = 80.461
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sixteen_bit_irrev_struct' [E:/Xilinx/New_everything/Irreversible_ALU/Irreversible_ALU.srcs/sources_1/imports/16bitirrevalu/sixteen_bit_irrev_struct.v:3]
INFO: [Synth 8-638] synthesizing module 'one_bit_irrev_struct_start' [E:/Xilinx/New_everything/Irreversible_ALU/Irreversible_ALU.srcs/sources_1/imports/16bitirrevalu/one_bit_irrev_struct.v:3]
INFO: [Synth 8-638] synthesizing module 'mux_2to1' [E:/Xilinx/New_everything/Irreversible_ALU/Irreversible_ALU.srcs/sources_1/imports/16bitirrevalu/one_bit_irrev_struct.v:138]
INFO: [Synth 8-256] done synthesizing module 'mux_2to1' (1#1) [E:/Xilinx/New_everything/Irreversible_ALU/Irreversible_ALU.srcs/sources_1/imports/16bitirrevalu/one_bit_irrev_struct.v:138]
WARNING: [Synth 8-689] width (32) of port connection 'sel' does not match port width (1) of module 'mux_2to1' [E:/Xilinx/New_everything/Irreversible_ALU/Irreversible_ALU.srcs/sources_1/imports/16bitirrevalu/one_bit_irrev_struct.v:25]
INFO: [Synth 8-638] synthesizing module 'shifting_block_start' [E:/Xilinx/New_everything/Irreversible_ALU/Irreversible_ALU.srcs/sources_1/imports/16bitirrevalu/one_bit_irrev_struct.v:96]
INFO: [Synth 8-256] done synthesizing module 'shifting_block_start' (2#1) [E:/Xilinx/New_everything/Irreversible_ALU/Irreversible_ALU.srcs/sources_1/imports/16bitirrevalu/one_bit_irrev_struct.v:96]
INFO: [Synth 8-256] done synthesizing module 'one_bit_irrev_struct_start' (3#1) [E:/Xilinx/New_everything/Irreversible_ALU/Irreversible_ALU.srcs/sources_1/imports/16bitirrevalu/one_bit_irrev_struct.v:3]
INFO: [Synth 8-638] synthesizing module 'one_bit_irrev_struct_mid' [E:/Xilinx/New_everything/Irreversible_ALU/Irreversible_ALU.srcs/sources_1/imports/16bitirrevalu/one_bit_irrev_struct.v:34]
WARNING: [Synth 8-689] width (32) of port connection 'sel' does not match port width (1) of module 'mux_2to1' [E:/Xilinx/New_everything/Irreversible_ALU/Irreversible_ALU.srcs/sources_1/imports/16bitirrevalu/one_bit_irrev_struct.v:56]
INFO: [Synth 8-638] synthesizing module 'shifting_mid' [E:/Xilinx/New_everything/Irreversible_ALU/Irreversible_ALU.srcs/sources_1/imports/16bitirrevalu/one_bit_irrev_struct.v:111]
INFO: [Synth 8-256] done synthesizing module 'shifting_mid' (4#1) [E:/Xilinx/New_everything/Irreversible_ALU/Irreversible_ALU.srcs/sources_1/imports/16bitirrevalu/one_bit_irrev_struct.v:111]
INFO: [Synth 8-256] done synthesizing module 'one_bit_irrev_struct_mid' (5#1) [E:/Xilinx/New_everything/Irreversible_ALU/Irreversible_ALU.srcs/sources_1/imports/16bitirrevalu/one_bit_irrev_struct.v:34]
INFO: [Synth 8-638] synthesizing module 'one_bit_irrev_struct_end' [E:/Xilinx/New_everything/Irreversible_ALU/Irreversible_ALU.srcs/sources_1/imports/16bitirrevalu/one_bit_irrev_struct.v:65]
WARNING: [Synth 8-689] width (32) of port connection 'sel' does not match port width (1) of module 'mux_2to1' [E:/Xilinx/New_everything/Irreversible_ALU/Irreversible_ALU.srcs/sources_1/imports/16bitirrevalu/one_bit_irrev_struct.v:87]
INFO: [Synth 8-638] synthesizing module 'shifting_block_end' [E:/Xilinx/New_everything/Irreversible_ALU/Irreversible_ALU.srcs/sources_1/imports/16bitirrevalu/one_bit_irrev_struct.v:122]
INFO: [Synth 8-256] done synthesizing module 'shifting_block_end' (6#1) [E:/Xilinx/New_everything/Irreversible_ALU/Irreversible_ALU.srcs/sources_1/imports/16bitirrevalu/one_bit_irrev_struct.v:122]
INFO: [Synth 8-256] done synthesizing module 'one_bit_irrev_struct_end' (7#1) [E:/Xilinx/New_everything/Irreversible_ALU/Irreversible_ALU.srcs/sources_1/imports/16bitirrevalu/one_bit_irrev_struct.v:65]
INFO: [Synth 8-256] done synthesizing module 'sixteen_bit_irrev_struct' (8#1) [E:/Xilinx/New_everything/Irreversible_ALU/Irreversible_ALU.srcs/sources_1/imports/16bitirrevalu/sixteen_bit_irrev_struct.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 362.820 ; gain = 119.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 362.820 ; gain = 119.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 362.820 ; gain = 119.723
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 362.820 ; gain = 119.723
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'bit0/mux8' (mux_2to1) to 'bit0/mux12'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 112   
	   3 Input      1 Bit         XORs := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module one_bit_irrev_struct_start 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   3 Input      1 Bit         XORs := 1     
Module one_bit_irrev_struct_mid 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   3 Input      1 Bit         XORs := 1     
Module one_bit_irrev_struct_end 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   3 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 567.121 ; gain = 324.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 567.121 ; gain = 324.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 567.121 ; gain = 324.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 567.121 ; gain = 324.023
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 567.121 ; gain = 324.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 567.121 ; gain = 324.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 567.121 ; gain = 324.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 567.121 ; gain = 324.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 567.121 ; gain = 324.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT3  |     1|
|2     |LUT4  |     1|
|3     |LUT5  |    31|
|4     |LUT6  |    33|
|5     |MUXF7 |    15|
|6     |IBUF  |    38|
|7     |OBUF  |    17|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   136|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:35 . Memory (MB): peak = 567.121 ; gain = 324.023
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:35 . Memory (MB): peak = 567.121 ; gain = 324.023
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:35 . Memory (MB): peak = 567.121 ; gain = 324.023
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

25 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:54 . Memory (MB): peak = 615.430 ; gain = 380.094
INFO: [Common 17-1381] The checkpoint 'E:/Xilinx/New_everything/Irreversible_ALU/Irreversible_ALU.runs/synth_1/sixteen_bit_irrev_struct.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.632 . Memory (MB): peak = 615.430 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat May 26 09:22:15 2018...
