strict digraph "" {
	irq_busy -> INT_SOURCEOut	 [weight=1.0];
	irq_busy -> int_o	 [weight=1.0];
	Rw -> Write	 [weight=1.0];
	Rw -> Read	 [weight=1.0];
	ResetRxCIrq_sync3 -> SetRxCIrq_rxclk	 [weight=1.0];
	ResetRxCIrq_sync2 -> ResetRxCIrq_sync3	 [weight=1.0];
	ResetRxCIrq_sync2 -> SetRxCIrq_rxclk	 [weight=1.0];
	ResetRxCIrq_sync1 -> ResetRxCIrq_sync2	 [weight=1.0];
	MIICOMMANDOut -> r_WCtrlData	 [weight=1.0];
	MIICOMMANDOut -> r_RStat	 [weight=1.0];
	MIICOMMANDOut -> DataOut	 [weight=1.0];
	MIICOMMANDOut -> r_ScanStat	 [weight=1.0];
	TX_BD_NUM_Sel -> TX_BD_NUM_Wr	 [weight=1.0];
	MIIMODEROut -> r_MiiNoPre	 [weight=1.0];
	MIIMODEROut -> DataOut	 [weight=1.0];
	MIIMODEROut -> r_ClkDiv	 [weight=1.0];
	DMAC_ADDR1_Sel -> DMAC_ADDR1_Wr	 [weight=2.0];
	Busy_IRQ -> irq_busy	 [weight=2.0];
	MIIADDRESSOut -> r_RGAD	 [weight=1.0];
	MIIADDRESSOut -> r_FIAD	 [weight=1.0];
	MIIADDRESSOut -> DataOut	 [weight=1.0];
	DMAC_ADDR1Out -> r_DMAC	 [weight=1.0];
	COLLCONFOut -> r_CollValid	 [weight=1.0];
	COLLCONFOut -> r_MaxRet	 [weight=1.0];
	COLLCONFOut -> DataOut	 [weight=1.0];
	Reset -> irq_busy	 [weight=3.0];
	Reset -> ResetRxCIrq_sync3	 [weight=2.0];
	Reset -> ResetRxCIrq_sync2	 [weight=2.0];
	Reset -> ResetRxCIrq_sync1	 [weight=2.0];
	Reset -> SetTxCIrq_txclk	 [weight=3.0];
	Reset -> SetTxCIrq	 [weight=2.0];
	Reset -> SetRxCIrq	 [weight=2.0];
	Reset -> SetRxCIrq_sync1	 [weight=2.0];
	Reset -> SetRxCIrq_sync2	 [weight=2.0];
	Reset -> SetRxCIrq_sync3	 [weight=2.0];
	Reset -> irq_rxe	 [weight=3.0];
	Reset -> irq_rxb	 [weight=3.0];
	Reset -> irq_rxc	 [weight=3.0];
	Reset -> SetTxCIrq_sync2	 [weight=2.0];
	Reset -> SetTxCIrq_sync1	 [weight=2.0];
	Reset -> irq_txb	 [weight=3.0];
	Reset -> irq_txc	 [weight=3.0];
	Reset -> irq_txe	 [weight=3.0];
	Reset -> SetTxCIrq_sync3	 [weight=2.0];
	Reset -> SetRxCIrq_rxclk	 [weight=3.0];
	Reset -> ResetTxCIrq_sync1	 [weight=2.0];
	Reset -> ResetTxCIrq_sync2	 [weight=2.0];
	TXCTRLOut -> r_TxPauseRq	 [weight=1.0];
	TXCTRLOut -> DataOut	 [weight=1.0];
	TXCTRLOut -> r_TxPauseTV	 [weight=1.0];
	Address -> TX_BD_NUM_Sel	 [weight=1.0];
	Address -> DMAC_ADDR1_Sel	 [weight=1.0];
	Address -> IPv4_L1_Sel	 [weight=1.0];
	Address -> DMAC_ADDR0_Sel	 [weight=1.0];
	Address -> HASH0_Sel	 [weight=1.0];
	Address -> MODER_Sel	 [weight=1.0];
	Address -> IPGR2_Sel	 [weight=1.0];
	Address -> TXCTRL_Sel	 [weight=1.0];
	Address -> HASH1_Sel	 [weight=1.0];
	Address -> DataOut	 [weight=24.0];
	Address -> COLLCONF_Sel	 [weight=1.0];
	Address -> INT_SOURCE_Sel	 [weight=1.0];
	Address -> IPGR1_Sel	 [weight=1.0];
	Address -> MAC_ADDR0_Sel	 [weight=1.0];
	Address -> MIIADDRESS_Sel	 [weight=1.0];
	Address -> CTRLMODER_Sel	 [weight=1.0];
	Address -> MIIMODER_Sel	 [weight=1.0];
	Address -> MIITX_DATA_Sel	 [weight=1.0];
	Address -> MIICOMMAND_Sel	 [weight=1.0];
	Address -> INT_MASK_Sel	 [weight=1.0];
	Address -> PACKETLEN_Sel	 [weight=1.0];
	Address -> RXCTRL_Sel	 [weight=1.0];
	Address -> MAC_ADDR1_Sel	 [weight=1.0];
	Address -> DBG_REG_Sel	 [weight=1.0];
	Address -> IPGT_Sel	 [weight=1.0];
	IPv4_L1_Sel -> IPv4_L1_Wr	 [weight=4.0];
	CTRLMODEROut -> r_PassAll	 [weight=1.0];
	CTRLMODEROut -> r_RxFlow	 [weight=1.0];
	CTRLMODEROut -> r_TxFlow	 [weight=1.0];
	CTRLMODEROut -> DataOut	 [weight=1.0];
	SetTxCIrq_txclk -> SetTxCIrq_sync1	 [weight=1.0];
	StartTxDone -> SetTxCIrq_txclk	 [weight=2.0];
	RxB_IRQ -> irq_rxb	 [weight=2.0];
	MIISTATUSOut -> DataOut	 [weight=1.0];
	SetTxCIrq -> irq_txc	 [weight=2.0];
	DMAC_ADDR0_Sel -> DMAC_ADDR0_Wr	 [weight=4.0];
	MAC_ADDR0Out -> r_MAC	 [weight=1.0];
	MAC_ADDR0Out -> DataOut	 [weight=1.0];
	IPGTOut -> r_IPGT	 [weight=1.0];
	IPGTOut -> DataOut	 [weight=1.0];
	HASH0_Sel -> HASH0_Wr	 [weight=4.0];
	MAC_ADDR1Out -> r_MAC	 [weight=1.0];
	MAC_ADDR1Out -> DataOut	 [weight=1.0];
	MODER_Sel -> MODER_Wr	 [weight=3.0];
	TxE_IRQ -> irq_txe	 [weight=2.0];
	HASH0Out -> r_HASH0	 [weight=1.0];
	HASH0Out -> DataOut	 [weight=1.0];
	r_RxFlow -> SetRxCIrq_rxclk	 [weight=2.0];
	UpdateMIIRX_DATAReg -> MIIRX_DATA_Wr	 [weight=1.0];
	TX_BD_NUMOut -> r_TxEn	 [weight=1.0];
	TX_BD_NUMOut -> DataOut	 [weight=1.0];
	TX_BD_NUMOut -> r_RxEn	 [weight=1.0];
	TX_BD_NUMOut -> r_TxBDNum	 [weight=1.0];
	IPGR2_Sel -> IPGR2_Wr	 [weight=1.0];
	SetRxCIrq -> irq_rxc	 [weight=2.0];
	MIIRX_DATAOut -> DataOut	 [weight=1.0];
	SetPauseTimer -> SetRxCIrq_rxclk	 [weight=2.0];
	SetRxCIrq_sync1 -> SetRxCIrq_sync2	 [weight=1.0];
	SetRxCIrq_sync2 -> ResetRxCIrq_sync1	 [weight=1.0];
	SetRxCIrq_sync2 -> SetRxCIrq	 [weight=1.0];
	SetRxCIrq_sync2 -> SetRxCIrq_sync3	 [weight=1.0];
	SetRxCIrq_sync3 -> SetRxCIrq	 [weight=1.0];
	Busy_stat -> MIISTATUSOut	 [weight=1.0];
	HASH1Out -> r_HASH1	 [weight=1.0];
	HASH1Out -> DataOut	 [weight=1.0];
	TXCTRL_Sel -> TXCTRL_Wr	 [weight=3.0];
	MIITX_DATAOut -> r_CtrlData	 [weight=1.0];
	MIITX_DATAOut -> DataOut	 [weight=1.0];
	dbg_dat -> DataOut	 [weight=1.0];
	INT_SOURCEOut -> DataOut	 [weight=1.0];
	irq_rxe -> INT_SOURCEOut	 [weight=1.0];
	irq_rxe -> int_o	 [weight=1.0];
	irq_rxb -> INT_SOURCEOut	 [weight=1.0];
	irq_rxb -> int_o	 [weight=1.0];
	irq_rxc -> INT_SOURCEOut	 [weight=1.0];
	irq_rxc -> int_o	 [weight=1.0];
	DMAC_ADDR0Out -> r_DMAC	 [weight=1.0];
	SetTxCIrq_sync2 -> SetTxCIrq	 [weight=1.0];
	SetTxCIrq_sync2 -> SetTxCIrq_sync3	 [weight=1.0];
	SetTxCIrq_sync2 -> ResetTxCIrq_sync1	 [weight=1.0];
	SetTxCIrq_sync1 -> SetTxCIrq_sync2	 [weight=1.0];
	SetTxCIrq_sync1 -> ResetTxCIrq_sync2	 [weight=1.0];
	r_TxFlow -> SetTxCIrq_txclk	 [weight=2.0];
	NValid_stat -> MIISTATUSOut	 [weight=1.0];
	HASH1_Sel -> HASH1_Wr	 [weight=4.0];
	LinkFail -> MIISTATUSOut	 [weight=1.0];
	TxB_IRQ -> irq_txb	 [weight=2.0];
	IPGR2Out -> r_IPGR2	 [weight=1.0];
	IPGR2Out -> DataOut	 [weight=1.0];
	IPv4_L1_out -> DataOut	 [weight=1.0];
	COLLCONF_Sel -> COLLCONF_Wr	 [weight=2.0];
	Cs -> Write	 [weight=1.0];
	Cs -> Read	 [weight=1.0];
	INT_SOURCE_Sel -> INT_SOURCE_Wr	 [weight=1.0];
	IPGR1Out -> r_IPGR1	 [weight=1.0];
	IPGR1Out -> DataOut	 [weight=1.0];
	IPGR1_Sel -> IPGR1_Wr	 [weight=1.0];
	MAC_ADDR0_Sel -> MAC_ADDR0_Wr	 [weight=4.0];
	DataIn -> irq_busy	 [weight=1.0];
	DataIn -> TX_BD_NUM_Wr	 [weight=1.0];
	DataIn -> irq_rxe	 [weight=1.0];
	DataIn -> irq_rxb	 [weight=1.0];
	DataIn -> irq_rxc	 [weight=1.0];
	DataIn -> irq_txb	 [weight=1.0];
	DataIn -> irq_txc	 [weight=1.0];
	DataIn -> irq_txe	 [weight=1.0];
	MIIADDRESS_Sel -> MIIADDRESS_Wr	 [weight=2.0];
	Write -> DMAC_ADDR0_Wr	 [weight=4.0];
	Write -> IPGT_Wr	 [weight=1.0];
	Write -> MAC_ADDR1_Wr	 [weight=2.0];
	Write -> MAC_ADDR0_Wr	 [weight=4.0];
	Write -> MIIMODER_Wr	 [weight=2.0];
	Write -> CTRLMODER_Wr	 [weight=1.0];
	Write -> DMAC_ADDR1_Wr	 [weight=2.0];
	Write -> MIIADDRESS_Wr	 [weight=2.0];
	Write -> MODER_Wr	 [weight=3.0];
	Write -> COLLCONF_Wr	 [weight=2.0];
	Write -> IPGR2_Wr	 [weight=1.0];
	Write -> PACKETLEN_Wr	 [weight=4.0];
	Write -> TX_BD_NUM_Wr	 [weight=1.0];
	Write -> TXCTRL_Wr	 [weight=3.0];
	Write -> IPv4_L1_Wr	 [weight=4.0];
	Write -> INT_SOURCE_Wr	 [weight=1.0];
	Write -> HASH1_Wr	 [weight=4.0];
	Write -> INT_MASK_Wr	 [weight=1.0];
	Write -> MIITX_DATA_Wr	 [weight=2.0];
	Write -> IPGR1_Wr	 [weight=1.0];
	Write -> MIICOMMAND_Wr	 [weight=1.0];
	Write -> HASH0_Wr	 [weight=4.0];
	irq_txb -> INT_SOURCEOut	 [weight=1.0];
	irq_txb -> int_o	 [weight=1.0];
	irq_txc -> INT_SOURCEOut	 [weight=1.0];
	irq_txc -> int_o	 [weight=1.0];
	irq_txe -> INT_SOURCEOut	 [weight=1.0];
	irq_txe -> int_o	 [weight=1.0];
	RxE_IRQ -> irq_rxe	 [weight=2.0];
	CTRLMODER_Sel -> CTRLMODER_Wr	 [weight=1.0];
	MIIMODER_Sel -> MIIMODER_Wr	 [weight=2.0];
	INT_SOURCE_Wr -> irq_busy	 [weight=1.0];
	INT_SOURCE_Wr -> irq_rxe	 [weight=1.0];
	INT_SOURCE_Wr -> irq_rxb	 [weight=1.0];
	INT_SOURCE_Wr -> irq_rxc	 [weight=1.0];
	INT_SOURCE_Wr -> irq_txb	 [weight=1.0];
	INT_SOURCE_Wr -> irq_txc	 [weight=1.0];
	INT_SOURCE_Wr -> irq_txe	 [weight=1.0];
	Read -> DataOut	 [weight=25.0];
	TxCtrlEndFrm -> SetTxCIrq_txclk	 [weight=2.0];
	MIITX_DATA_Sel -> MIITX_DATA_Wr	 [weight=2.0];
	INT_MASKOut -> int_o	 [weight=1.0];
	INT_MASKOut -> DataOut	 [weight=1.0];
	MIICOMMAND_Sel -> MIICOMMAND_Wr	 [weight=1.0];
	PACKETLENOut -> r_MaxFL	 [weight=1.0];
	PACKETLENOut -> DataOut	 [weight=1.0];
	PACKETLENOut -> r_MinFL	 [weight=1.0];
	SetTxCIrq_sync3 -> SetTxCIrq	 [weight=1.0];
	SetRxCIrq_rxclk -> SetRxCIrq_sync1	 [weight=1.0];
	MODEROut -> r_HugEn	 [weight=1.0];
	MODEROut -> r_DlyCrcEn	 [weight=1.0];
	MODEROut -> r_TxEn	 [weight=1.0];
	MODEROut -> r_CrcEn	 [weight=1.0];
	MODEROut -> r_IFG	 [weight=1.0];
	MODEROut -> r_Bro	 [weight=1.0];
	MODEROut -> r_NoPre	 [weight=1.0];
	MODEROut -> r_Pro	 [weight=1.0];
	MODEROut -> r_RecSmall	 [weight=1.0];
	MODEROut -> r_ExDfrEn	 [weight=1.0];
	MODEROut -> r_LoopBck	 [weight=1.0];
	MODEROut -> r_Pad	 [weight=1.0];
	MODEROut -> DataOut	 [weight=1.0];
	MODEROut -> r_NoBckof	 [weight=1.0];
	MODEROut -> r_RxEn	 [weight=1.0];
	MODEROut -> r_Iam	 [weight=1.0];
	MODEROut -> r_FullD	 [weight=1.0];
	INT_MASK_Sel -> INT_MASK_Wr	 [weight=1.0];
	PACKETLEN_Sel -> PACKETLEN_Wr	 [weight=4.0];
	MAC_ADDR1_Sel -> MAC_ADDR1_Wr	 [weight=2.0];
	IPGT_Sel -> IPGT_Wr	 [weight=1.0];
	ResetTxCIrq_sync2 -> SetTxCIrq_txclk	 [weight=1.0];
}
