// Seed: 3242095860
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_5 = 1;
  assign module_1.type_17 = 0;
  reg id_6 = 1;
  initial @(posedge 1) id_6 <= ~id_4;
endmodule
module module_1;
  wire id_2;
  id_3(
      1, 1, 1'h0, id_4, id_4, 1, 1
  );
  wire id_5;
  wire id_6;
  string id_7 = "", id_8;
  module_0 modCall_1 (
      id_5,
      id_2,
      id_5,
      id_6,
      id_2
  );
  tri id_9 = 1'b0, id_10 = 1, id_11 = 'b0;
endmodule
