 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : UART_Tx
Version: K-2015.06
Date   : Fri Aug  2 05:56:37 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: PAR_TYP (input port clocked by CLK)
  Endpoint: Tx_out (output port clocked by CLK)
  Path Group: CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.18    2604.18 f
  PAR_TYP (in)                                            0.01    2604.19 f
  parity_block/parity_type (Parity_calc_test_1)           0.00    2604.19 f
  parity_block/U12/Y (XOR3XLM)                            0.49    2604.68 f
  parity_block/parity_bit (Parity_calc_test_1)            0.00    2604.68 f
  U12/Y (AOI31X2M)                                        0.20    2604.89 r
  U10/Y (NAND2X2M)                                        0.53    2605.41 f
  Tx_out (out)                                            0.00    2605.41 f
  data arrival time                                               2605.41

  clock CLK (rise edge)                                8680.60    8680.60
  clock network delay (ideal)                             0.00    8680.60
  clock uncertainty                                      -0.25    8680.35
  output external delay                               -2604.18    6076.17
  data required time                                              6076.17
  --------------------------------------------------------------------------
  data required time                                              6076.17
  data arrival time                                              -2605.41
  --------------------------------------------------------------------------
  slack (MET)                                                     3470.76


  Startpoint: scan_enable
              (input port clocked by SCAN_CLK)
  Endpoint: FSM_control_block/current_state_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.18    2604.18 r
  scan_enable (in)                                        0.37    2604.55 r
  FSM_control_block/test_se (FSM_controller_test_1)       0.00    2604.55 r
  FSM_control_block/current_state_reg_1_/SE (SDFFRX1M)
                                                          0.00    2604.55 r
  data arrival time                                               2604.55

  clock SCAN_CLK (rise edge)                          10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  clock uncertainty                                      -0.03    9999.97
  FSM_control_block/current_state_reg_1_/CK (SDFFRX1M)
                                                          0.00    9999.97 r
  library setup time                                     -0.62    9999.36
  data required time                                              9999.36
  --------------------------------------------------------------------------
  data required time                                              9999.36
  data arrival time                                              -2604.55
  --------------------------------------------------------------------------
  slack (MET)                                                     7394.80


1
