
#ifndef PORT_CFG_DER_INTERNAL_USER_H
#define PORT_CFG_DER_INTERNAL_USER_H

/** \brief AUTOSAR Port Port Driver
 **
 ** This file contains private port definitions of the user configuration for the
 ** AUTOSAR module Port that is target dependent.
 **
 ** Do not edit this file manually.
 ** Any change might compromise the safety integrity level of
 ** the software partition it is contained in.
 **
 ** Product: SW-MCAL40-DRV
 **
 ** (c) 2014-2017, Cypress Semiconductor Corporation. All rights reserved.
 **
 ** Warranty and Disclaimer
 **
 ** This software product is property of Cypress Semiconductor Corporation or
 ** its subsidiaries.
 ** Any use and/or distribution rights for this software product are provided
 ** only under the Cypress Software License Agreement.
 ** Any use and/or distribution of this software product not in accordance with
 ** the terms of the Cypress Software License Agreement are unauthorized and
 ** shall constitute an infringement of Cypress intellectual property rights.
*/
/*==================[inclusions]=============================================*/
#include <Port_Cfg_Der.h>

/*==================[macros]=================================================*/
#ifdef PORT_INCLUDE_DEFAULT_CFG
#error "this header should be included before the static default derivate configuration is included"
#endif

/* User configured output Pin Mask, this mask will be used for setting the PPER */

/* Number of port pin config sets */
#define PORT_PIN_NUMBER_OF_CONFIGSETS    2U

/******************  setting of port pins configured by user **********************/
/* Configuration 0 */                                                                      
#define PORT_PIN_CFG0_P521_CFG_PORT_0    PORT_PIN_MODE_P521_GPIO
#define PORT_PIN_CFG0_P521_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P521_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P521_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P521_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P521_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P521_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P521_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P521_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P521_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P521_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P521_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG0_P018_CFG_PORT_0    PORT_PIN_MODE_P018_GPIO
#define PORT_PIN_CFG0_P018_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P018_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P018_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P018_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P018_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P018_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P018_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P018_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P018_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P018_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P018_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG0_P019_CFG_PORT_0    PORT_PIN_MODE_P019_GPIO
#define PORT_PIN_CFG0_P019_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P019_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P019_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P019_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P019_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P019_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P019_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P019_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P019_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P019_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P019_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG0_P527_CFG_PORT_0    PORT_PIN_MODE_P527_PPG9_TOUT2
#define PORT_PIN_CFG0_P527_CFG_PORT_1    1U
#define PORT_PIN_CFG0_P527_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P527_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P527_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P527_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P527_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P527_CFG_GPIO_1    PORT_PIN_LEVEL_HIGH
#define PORT_PIN_CFG0_P527_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P527_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P527_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P527_CFG_ADD_2     PORT_PIN_MODE_NOT_GPIO

                                                                            
#define PORT_PIN_CFG0_P528_CFG_PORT_0    PORT_PIN_MODE_P528_PPG10_TOUT0
#define PORT_PIN_CFG0_P528_CFG_PORT_1    1U
#define PORT_PIN_CFG0_P528_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P528_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P528_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P528_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P528_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P528_CFG_GPIO_1    PORT_PIN_LEVEL_HIGH
#define PORT_PIN_CFG0_P528_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P528_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P528_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P528_CFG_ADD_2     PORT_PIN_MODE_NOT_GPIO

                                                                      
#define PORT_PIN_CFG0_P529_CFG_PORT_0    PORT_PIN_MODE_P529_GPIO
#define PORT_PIN_CFG0_P529_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P529_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P529_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P529_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P529_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P529_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P529_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P529_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P529_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P529_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P529_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG0_P530_CFG_PORT_0    PORT_PIN_MODE_P530_GPIO
#define PORT_PIN_CFG0_P530_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P530_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P530_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P530_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P530_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P530_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P530_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P530_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P530_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P530_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P530_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG0_P531_CFG_PORT_0    PORT_PIN_MODE_P531_GPIO
#define PORT_PIN_CFG0_P531_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P531_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P531_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P531_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P531_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P531_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P531_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P531_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P531_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P531_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P531_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG0_P600_CFG_PORT_0    PORT_PIN_MODE_P600_GPIO
#define PORT_PIN_CFG0_P600_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P600_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P600_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P600_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P600_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P600_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P600_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P600_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P600_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P600_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P600_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG0_P000_CFG_PORT_0    PORT_PIN_MODE_P000_GPIO
#define PORT_PIN_CFG0_P000_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P000_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P000_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P000_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P000_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P000_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P000_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P000_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P000_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P000_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P000_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG0_P001_CFG_PORT_0    PORT_PIN_MODE_P001_GPIO
#define PORT_PIN_CFG0_P001_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P001_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P001_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P001_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P001_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P001_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P001_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P001_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P001_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P001_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P001_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG0_P002_CFG_PORT_0    PORT_PIN_MODE_P002_GPIO
#define PORT_PIN_CFG0_P002_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P002_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P002_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P002_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P002_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P002_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P002_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P002_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P002_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P002_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P002_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG0_P003_CFG_PORT_0    PORT_PIN_MODE_P003_GPIO
#define PORT_PIN_CFG0_P003_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P003_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P003_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P003_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P003_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P003_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P003_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P003_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P003_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P003_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P003_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG0_P004_CFG_PORT_0    PORT_PIN_MODE_P004_G_CK_2
#define PORT_PIN_CFG0_P004_CFG_PORT_1    1U
#define PORT_PIN_CFG0_P004_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P004_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P004_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P004_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P004_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P004_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P004_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P004_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P004_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P004_CFG_ADD_2     PORT_PIN_MODE_NOT_GPIO

                                                                            
#define PORT_PIN_CFG0_P005_CFG_PORT_0    PORT_PIN_MODE_P005_G_DQ3_2
#define PORT_PIN_CFG0_P005_CFG_PORT_1    1U
#define PORT_PIN_CFG0_P005_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P005_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P005_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_ENABLE
#define PORT_PIN_CFG0_P005_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P005_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P005_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P005_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P005_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
#define PORT_PIN_CFG0_P005_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P005_CFG_ADD_2     PORT_PIN_MODE_NOT_GPIO

                                                                            
#define PORT_PIN_CFG0_P006_CFG_PORT_0    PORT_PIN_MODE_P006_G_DQ2_2
#define PORT_PIN_CFG0_P006_CFG_PORT_1    1U
#define PORT_PIN_CFG0_P006_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P006_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P006_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_ENABLE
#define PORT_PIN_CFG0_P006_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P006_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P006_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P006_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P006_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
#define PORT_PIN_CFG0_P006_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P006_CFG_ADD_2     PORT_PIN_MODE_NOT_GPIO

                                                                            
#define PORT_PIN_CFG0_P007_CFG_PORT_0    PORT_PIN_MODE_P007_G_DQ1_2
#define PORT_PIN_CFG0_P007_CFG_PORT_1    1U
#define PORT_PIN_CFG0_P007_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P007_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P007_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_ENABLE
#define PORT_PIN_CFG0_P007_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P007_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P007_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P007_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P007_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
#define PORT_PIN_CFG0_P007_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P007_CFG_ADD_2     PORT_PIN_MODE_NOT_GPIO

                                                                            
#define PORT_PIN_CFG0_P008_CFG_PORT_0    PORT_PIN_MODE_P008_G_DQ0_2
#define PORT_PIN_CFG0_P008_CFG_PORT_1    1U
#define PORT_PIN_CFG0_P008_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P008_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P008_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_ENABLE
#define PORT_PIN_CFG0_P008_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P008_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P008_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P008_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P008_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
#define PORT_PIN_CFG0_P008_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P008_CFG_ADD_2     PORT_PIN_MODE_NOT_GPIO

                                                                            
#define PORT_PIN_CFG0_P009_CFG_PORT_0    PORT_PIN_MODE_P009_G_CS1_2
#define PORT_PIN_CFG0_P009_CFG_PORT_1    1U
#define PORT_PIN_CFG0_P009_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P009_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P009_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P009_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P009_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P009_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P009_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P009_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P009_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P009_CFG_ADD_2     PORT_PIN_MODE_NOT_GPIO

                                                                            
#define PORT_PIN_CFG0_P010_CFG_PORT_0    PORT_PIN_MODE_P010_G_RWDS_2
#define PORT_PIN_CFG0_P010_CFG_PORT_1    1U
#define PORT_PIN_CFG0_P010_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P010_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P010_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_ENABLE
#define PORT_PIN_CFG0_P010_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P010_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P010_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P010_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P010_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P010_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P010_CFG_ADD_2     PORT_PIN_MODE_NOT_GPIO

                                                                      
#define PORT_PIN_CFG0_P011_CFG_PORT_0    PORT_PIN_MODE_P011_GPIO
#define PORT_PIN_CFG0_P011_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P011_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P011_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P011_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P011_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P011_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P011_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P011_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P011_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P011_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P011_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG0_P012_CFG_PORT_0    PORT_PIN_MODE_P012_G_DQ4_2
#define PORT_PIN_CFG0_P012_CFG_PORT_1    1U
#define PORT_PIN_CFG0_P012_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P012_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P012_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_ENABLE
#define PORT_PIN_CFG0_P012_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P012_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P012_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P012_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P012_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
#define PORT_PIN_CFG0_P012_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P012_CFG_ADD_2     PORT_PIN_MODE_NOT_GPIO

                                                                            
#define PORT_PIN_CFG0_P013_CFG_PORT_0    PORT_PIN_MODE_P013_G_DQ5_2
#define PORT_PIN_CFG0_P013_CFG_PORT_1    1U
#define PORT_PIN_CFG0_P013_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P013_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P013_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_ENABLE
#define PORT_PIN_CFG0_P013_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P013_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P013_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P013_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P013_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
#define PORT_PIN_CFG0_P013_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P013_CFG_ADD_2     PORT_PIN_MODE_NOT_GPIO

                                                                            
#define PORT_PIN_CFG0_P014_CFG_PORT_0    PORT_PIN_MODE_P014_G_DQ6_2
#define PORT_PIN_CFG0_P014_CFG_PORT_1    1U
#define PORT_PIN_CFG0_P014_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P014_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P014_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_ENABLE
#define PORT_PIN_CFG0_P014_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P014_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P014_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P014_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P014_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
#define PORT_PIN_CFG0_P014_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P014_CFG_ADD_2     PORT_PIN_MODE_NOT_GPIO

                                                                            
#define PORT_PIN_CFG0_P015_CFG_PORT_0    PORT_PIN_MODE_P015_G_DQ7_2
#define PORT_PIN_CFG0_P015_CFG_PORT_1    1U
#define PORT_PIN_CFG0_P015_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P015_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P015_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_ENABLE
#define PORT_PIN_CFG0_P015_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P015_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P015_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P015_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P015_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
#define PORT_PIN_CFG0_P015_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P015_CFG_ADD_2     PORT_PIN_MODE_NOT_GPIO

                                                                            
#define PORT_PIN_CFG0_P016_CFG_PORT_0    PORT_PIN_MODE_P016_GPIO
#define PORT_PIN_CFG0_P016_CFG_PORT_1    1U
#define PORT_PIN_CFG0_P016_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P016_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P016_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P016_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P016_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P016_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P016_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P016_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P016_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P016_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG0_P017_CFG_PORT_0    PORT_PIN_MODE_P017_GPIO
#define PORT_PIN_CFG0_P017_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P017_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P017_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P017_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P017_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P017_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P017_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P017_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P017_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P017_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P017_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG0_P522_CFG_PORT_0    PORT_PIN_MODE_P522_GPIO
#define PORT_PIN_CFG0_P522_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P522_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P522_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P522_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P522_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P522_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P522_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P522_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P522_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P522_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P522_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG0_P109_CFG_PORT_0    PORT_PIN_MODE_P109_M_CK_0
#define PORT_PIN_CFG0_P109_CFG_PORT_1    1U
#define PORT_PIN_CFG0_P109_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P109_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P109_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P109_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P109_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P109_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P109_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P109_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P109_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P109_CFG_ADD_2     PORT_PIN_MODE_NOT_GPIO

                                                                            
#define PORT_PIN_CFG0_P105_CFG_PORT_0    PORT_PIN_MODE_P105_M_DQ3_0
#define PORT_PIN_CFG0_P105_CFG_PORT_1    1U
#define PORT_PIN_CFG0_P105_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P105_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P105_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_ENABLE
#define PORT_PIN_CFG0_P105_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P105_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P105_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P105_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P105_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
#define PORT_PIN_CFG0_P105_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P105_CFG_ADD_2     PORT_PIN_MODE_NOT_GPIO

                                                                            
#define PORT_PIN_CFG0_P107_CFG_PORT_0    PORT_PIN_MODE_P107_M_DQ2_0
#define PORT_PIN_CFG0_P107_CFG_PORT_1    1U
#define PORT_PIN_CFG0_P107_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P107_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P107_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_ENABLE
#define PORT_PIN_CFG0_P107_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P107_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P107_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P107_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P107_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
#define PORT_PIN_CFG0_P107_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P107_CFG_ADD_2     PORT_PIN_MODE_NOT_GPIO

                                                                            
#define PORT_PIN_CFG0_P106_CFG_PORT_0    PORT_PIN_MODE_P106_M_DQ1_0
#define PORT_PIN_CFG0_P106_CFG_PORT_1    1U
#define PORT_PIN_CFG0_P106_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P106_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P106_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_ENABLE
#define PORT_PIN_CFG0_P106_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P106_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P106_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P106_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P106_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
#define PORT_PIN_CFG0_P106_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P106_CFG_ADD_2     PORT_PIN_MODE_NOT_GPIO

                                                                            
#define PORT_PIN_CFG0_P104_CFG_PORT_0    PORT_PIN_MODE_P104_M_DQ0_0
#define PORT_PIN_CFG0_P104_CFG_PORT_1    1U
#define PORT_PIN_CFG0_P104_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P104_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P104_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_ENABLE
#define PORT_PIN_CFG0_P104_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P104_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P104_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P104_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P104_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
#define PORT_PIN_CFG0_P104_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P104_CFG_ADD_2     PORT_PIN_MODE_NOT_GPIO

                                                                            
#define PORT_PIN_CFG0_P108_CFG_PORT_0    PORT_PIN_MODE_P108_M_CS1_0
#define PORT_PIN_CFG0_P108_CFG_PORT_1    1U
#define PORT_PIN_CFG0_P108_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P108_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P108_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P108_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P108_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P108_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P108_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P108_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P108_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P108_CFG_ADD_2     PORT_PIN_MODE_NOT_GPIO

                                                                            
#define PORT_PIN_CFG0_P030_CFG_PORT_0    PORT_PIN_MODE_P030_M_RWDS_0
#define PORT_PIN_CFG0_P030_CFG_PORT_1    1U
#define PORT_PIN_CFG0_P030_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P030_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P030_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_ENABLE
#define PORT_PIN_CFG0_P030_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P030_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P030_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P030_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P030_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P030_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P030_CFG_ADD_2     PORT_PIN_MODE_NOT_GPIO

                                                                      
#define PORT_PIN_CFG0_P031_CFG_PORT_0    PORT_PIN_MODE_P031_GPIO
#define PORT_PIN_CFG0_P031_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P031_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P031_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P031_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P031_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P031_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P031_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P031_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P031_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P031_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P031_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG0_P101_CFG_PORT_0    PORT_PIN_MODE_P101_M_DQ4_0
#define PORT_PIN_CFG0_P101_CFG_PORT_1    1U
#define PORT_PIN_CFG0_P101_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P101_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P101_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_ENABLE
#define PORT_PIN_CFG0_P101_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P101_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P101_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P101_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P101_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
#define PORT_PIN_CFG0_P101_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P101_CFG_ADD_2     PORT_PIN_MODE_NOT_GPIO

                                                                            
#define PORT_PIN_CFG0_P100_CFG_PORT_0    PORT_PIN_MODE_P100_M_DQ5_0
#define PORT_PIN_CFG0_P100_CFG_PORT_1    1U
#define PORT_PIN_CFG0_P100_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P100_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P100_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_ENABLE
#define PORT_PIN_CFG0_P100_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P100_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P100_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P100_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P100_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
#define PORT_PIN_CFG0_P100_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P100_CFG_ADD_2     PORT_PIN_MODE_NOT_GPIO

                                                                            
#define PORT_PIN_CFG0_P103_CFG_PORT_0    PORT_PIN_MODE_P103_M_DQ6_0
#define PORT_PIN_CFG0_P103_CFG_PORT_1    1U
#define PORT_PIN_CFG0_P103_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P103_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P103_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_ENABLE
#define PORT_PIN_CFG0_P103_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P103_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P103_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P103_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P103_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
#define PORT_PIN_CFG0_P103_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P103_CFG_ADD_2     PORT_PIN_MODE_NOT_GPIO

                                                                            
#define PORT_PIN_CFG0_P102_CFG_PORT_0    PORT_PIN_MODE_P102_M_DQ7_0
#define PORT_PIN_CFG0_P102_CFG_PORT_1    1U
#define PORT_PIN_CFG0_P102_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P102_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P102_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_ENABLE
#define PORT_PIN_CFG0_P102_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P102_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P102_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P102_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P102_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
#define PORT_PIN_CFG0_P102_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P102_CFG_ADD_2     PORT_PIN_MODE_NOT_GPIO

                                                                            
#define PORT_PIN_CFG0_P026_CFG_PORT_0    PORT_PIN_MODE_P026_GPIO
#define PORT_PIN_CFG0_P026_CFG_PORT_1    1U
#define PORT_PIN_CFG0_P026_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P026_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P026_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P026_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P026_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P026_CFG_GPIO_1    PORT_PIN_LEVEL_HIGH
#define PORT_PIN_CFG0_P026_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P026_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P026_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P026_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG0_P027_CFG_PORT_0    PORT_PIN_MODE_P027_GPIO
#define PORT_PIN_CFG0_P027_CFG_PORT_1    1U
#define PORT_PIN_CFG0_P027_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P027_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P027_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P027_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P027_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P027_CFG_GPIO_1    PORT_PIN_LEVEL_HIGH
#define PORT_PIN_CFG0_P027_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P027_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P027_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P027_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG0_P028_CFG_PORT_0    PORT_PIN_MODE_P028_GPIO
#define PORT_PIN_CFG0_P028_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P028_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P028_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P028_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P028_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P028_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P028_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P028_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P028_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P028_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P028_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                                  
#define PORT_PIN_CFG0_P222_CFG_PORT_0    PORT_PIN_MODE_P222_GPIO
#define PORT_PIN_CFG0_P222_CFG_PORT_1    3U
#define PORT_PIN_CFG0_P222_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P222_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P222_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P222_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P222_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P222_CFG_GPIO_1    PORT_PIN_LEVEL_HIGH
#define PORT_PIN_CFG0_P222_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P222_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P222_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P222_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG0_P224_CFG_PORT_0    PORT_PIN_MODE_P224_GPIO
#define PORT_PIN_CFG0_P224_CFG_PORT_1    1U
#define PORT_PIN_CFG0_P224_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P224_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P224_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_ENABLE
#define PORT_PIN_CFG0_P224_CFG_PORT_5    PORT_PIN_NOISE_FILTER_ENABLE
#define PORT_PIN_CFG0_P224_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P224_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P224_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P224_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P224_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P224_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG0_P225_CFG_PORT_0    PORT_PIN_MODE_P225_SOT0
#define PORT_PIN_CFG0_P225_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P225_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P225_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P225_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P225_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P225_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P225_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P225_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P225_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P225_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P225_CFG_ADD_2     PORT_PIN_MODE_NOT_GPIO

                                                                      
#define PORT_PIN_CFG0_P226_CFG_PORT_0    PORT_PIN_MODE_P226_SCK0
#define PORT_PIN_CFG0_P226_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P226_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P226_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P226_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P226_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P226_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P226_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P226_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P226_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P226_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P226_CFG_ADD_2     PORT_PIN_MODE_NOT_GPIO

                                                                                  
#define PORT_PIN_CFG0_P227_CFG_PORT_0    PORT_PIN_MODE_P227_PPG5_TOUT2
#define PORT_PIN_CFG0_P227_CFG_PORT_1    3U
#define PORT_PIN_CFG0_P227_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P227_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P227_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P227_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P227_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P227_CFG_GPIO_1    PORT_PIN_LEVEL_HIGH
#define PORT_PIN_CFG0_P227_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P227_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P227_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P227_CFG_ADD_2     PORT_PIN_MODE_NOT_GPIO

                                                                                  
#define PORT_PIN_CFG0_P228_CFG_PORT_0    PORT_PIN_MODE_P228_PPG6_TOUT0
#define PORT_PIN_CFG0_P228_CFG_PORT_1    3U
#define PORT_PIN_CFG0_P228_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P228_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P228_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P228_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P228_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P228_CFG_GPIO_1    PORT_PIN_LEVEL_HIGH
#define PORT_PIN_CFG0_P228_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P228_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P228_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P228_CFG_ADD_2     PORT_PIN_MODE_NOT_GPIO

                                                                      
#define PORT_PIN_CFG0_P229_CFG_PORT_0    PORT_PIN_MODE_P229_GPIO
#define PORT_PIN_CFG0_P229_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P229_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P229_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P229_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P229_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P229_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P229_CFG_GPIO_1    PORT_PIN_LEVEL_HIGH
#define PORT_PIN_CFG0_P229_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P229_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P229_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P229_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG0_P230_CFG_PORT_0    PORT_PIN_MODE_P230_GPIO
#define PORT_PIN_CFG0_P230_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P230_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P230_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P230_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_ENABLE
#define PORT_PIN_CFG0_P230_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P230_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P230_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P230_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P230_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P230_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P230_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                                  
#define PORT_PIN_CFG0_P231_CFG_PORT_0    PORT_PIN_MODE_P231_GPIO
#define PORT_PIN_CFG0_P231_CFG_PORT_1    3U
#define PORT_PIN_CFG0_P231_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P231_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P231_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P231_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P231_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P231_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P231_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P231_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P231_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P231_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG0_P300_CFG_PORT_0    PORT_PIN_MODE_P300_SDA16
#define PORT_PIN_CFG0_P300_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P300_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P300_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P300_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_ENABLE
#define PORT_PIN_CFG0_P300_CFG_PORT_5    PORT_PIN_NOISE_FILTER_ENABLE
#define PORT_PIN_CFG0_P300_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P300_CFG_GPIO_1    PORT_PIN_LEVEL_HIGH
#define PORT_PIN_CFG0_P300_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P300_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P300_CFG_ADD_1     PORT_MODE_CHANGEABLE_TRUE
#define PORT_PIN_CFG0_P300_CFG_ADD_2     PORT_PIN_MODE_NOT_GPIO

                                                                      
#define PORT_PIN_CFG0_P301_CFG_PORT_0    PORT_PIN_MODE_P301_SCL16
#define PORT_PIN_CFG0_P301_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P301_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P301_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P301_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_ENABLE
#define PORT_PIN_CFG0_P301_CFG_PORT_5    PORT_PIN_NOISE_FILTER_ENABLE
#define PORT_PIN_CFG0_P301_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P301_CFG_GPIO_1    PORT_PIN_LEVEL_HIGH
#define PORT_PIN_CFG0_P301_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P301_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P301_CFG_ADD_1     PORT_MODE_CHANGEABLE_TRUE
#define PORT_PIN_CFG0_P301_CFG_ADD_2     PORT_PIN_MODE_NOT_GPIO

                                                                      
#define PORT_PIN_CFG0_P302_CFG_PORT_0    PORT_PIN_MODE_P302_GPIO
#define PORT_PIN_CFG0_P302_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P302_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P302_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P302_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_ENABLE
#define PORT_PIN_CFG0_P302_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P302_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P302_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P302_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P302_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P302_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P302_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                                  
#define PORT_PIN_CFG0_P303_CFG_PORT_0    PORT_PIN_MODE_P303_GPIO
#define PORT_PIN_CFG0_P303_CFG_PORT_1    3U
#define PORT_PIN_CFG0_P303_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P303_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P303_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P303_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P303_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P303_CFG_GPIO_1    PORT_PIN_LEVEL_HIGH
#define PORT_PIN_CFG0_P303_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P303_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P303_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P303_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG0_P304_CFG_PORT_0    PORT_PIN_MODE_P304_GPIO
#define PORT_PIN_CFG0_P304_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P304_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P304_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P304_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P304_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P304_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P304_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P304_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P304_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P304_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P304_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG0_P305_CFG_PORT_0    PORT_PIN_MODE_P305_GPIO
#define PORT_PIN_CFG0_P305_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P305_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P305_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P305_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_ENABLE
#define PORT_PIN_CFG0_P305_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P305_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P305_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P305_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P305_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P305_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P305_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG0_P306_CFG_PORT_0    PORT_PIN_MODE_P306_TX1
#define PORT_PIN_CFG0_P306_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P306_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P306_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P306_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P306_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P306_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P306_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P306_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P306_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P306_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P306_CFG_ADD_2     PORT_PIN_MODE_NOT_GPIO

                                                                            
#define PORT_PIN_CFG0_P318_CFG_PORT_0    PORT_PIN_MODE_P318_GPIO
#define PORT_PIN_CFG0_P318_CFG_PORT_1    1U
#define PORT_PIN_CFG0_P318_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P318_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P318_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P318_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P318_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P318_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P318_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P318_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P318_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P318_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG0_P319_CFG_PORT_0    PORT_PIN_MODE_P319_GPIO
#define PORT_PIN_CFG0_P319_CFG_PORT_1    1U
#define PORT_PIN_CFG0_P319_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P319_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P319_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P319_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P319_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P319_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P319_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P319_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P319_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P319_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG0_P320_CFG_PORT_0    PORT_PIN_MODE_P320_GPIO
#define PORT_PIN_CFG0_P320_CFG_PORT_1    1U
#define PORT_PIN_CFG0_P320_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P320_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P320_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P320_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P320_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P320_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P320_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P320_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P320_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P320_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                                  
#define PORT_PIN_CFG0_P321_CFG_PORT_0    PORT_PIN_MODE_P321_GPIO
#define PORT_PIN_CFG0_P321_CFG_PORT_1    2U
#define PORT_PIN_CFG0_P321_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P321_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P321_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P321_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P321_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P321_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P321_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P321_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P321_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P321_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG0_P322_CFG_PORT_0    PORT_PIN_MODE_P322_GPIO
#define PORT_PIN_CFG0_P322_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P322_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P322_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P322_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P322_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P322_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P322_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P322_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P322_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P322_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P322_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG0_P323_CFG_PORT_0    PORT_PIN_MODE_P323_GPIO
#define PORT_PIN_CFG0_P323_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P323_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P323_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P323_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_ENABLE
#define PORT_PIN_CFG0_P323_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P323_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P323_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P323_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P323_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P323_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P323_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG0_P324_CFG_PORT_0    PORT_PIN_MODE_P324_GPIO
#define PORT_PIN_CFG0_P324_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P324_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P324_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P324_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_ENABLE
#define PORT_PIN_CFG0_P324_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P324_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P324_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P324_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P324_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P324_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P324_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG0_P325_CFG_PORT_0    PORT_PIN_MODE_P325_GPIO
#define PORT_PIN_CFG0_P325_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P325_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P325_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P325_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_ENABLE
#define PORT_PIN_CFG0_P325_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P325_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P325_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P325_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P325_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P325_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P325_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG0_P326_CFG_PORT_0    PORT_PIN_MODE_P326_PPG9_TOUT0
#define PORT_PIN_CFG0_P326_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P326_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P326_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P326_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P326_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P326_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P326_CFG_GPIO_1    PORT_PIN_LEVEL_HIGH
#define PORT_PIN_CFG0_P326_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P326_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P326_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P326_CFG_ADD_2     PORT_PIN_MODE_NOT_GPIO

                                                                      
#define PORT_PIN_CFG0_P327_CFG_PORT_0    PORT_PIN_MODE_P327_GPIO
#define PORT_PIN_CFG0_P327_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P327_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P327_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P327_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_ENABLE
#define PORT_PIN_CFG0_P327_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P327_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P327_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P327_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P327_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P327_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P327_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG0_P328_CFG_PORT_0    PORT_PIN_MODE_P328_GPIO
#define PORT_PIN_CFG0_P328_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P328_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P328_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P328_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_ENABLE
#define PORT_PIN_CFG0_P328_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P328_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P328_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P328_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P328_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P328_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P328_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG0_P329_CFG_PORT_0    PORT_PIN_MODE_P329_GPIO
#define PORT_PIN_CFG0_P329_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P329_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P329_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P329_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_ENABLE
#define PORT_PIN_CFG0_P329_CFG_PORT_5    PORT_PIN_NOISE_FILTER_ENABLE
#define PORT_PIN_CFG0_P329_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P329_CFG_GPIO_1    PORT_PIN_LEVEL_HIGH
#define PORT_PIN_CFG0_P329_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P329_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P329_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P329_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                                  
#define PORT_PIN_CFG0_P330_CFG_PORT_0    PORT_PIN_MODE_P330_GPIO
#define PORT_PIN_CFG0_P330_CFG_PORT_1    2U
#define PORT_PIN_CFG0_P330_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P330_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P330_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P330_CFG_PORT_5    PORT_PIN_NOISE_FILTER_ENABLE
#define PORT_PIN_CFG0_P330_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P330_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P330_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P330_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P330_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P330_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG0_P331_CFG_PORT_0    PORT_PIN_MODE_P331_GPIO
#define PORT_PIN_CFG0_P331_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P331_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P331_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P331_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P331_CFG_PORT_5    PORT_PIN_NOISE_FILTER_ENABLE
#define PORT_PIN_CFG0_P331_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P331_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P331_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P331_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P331_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P331_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG0_P400_CFG_PORT_0    PORT_PIN_MODE_P400_GPIO
#define PORT_PIN_CFG0_P400_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P400_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P400_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P400_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_ENABLE
#define PORT_PIN_CFG0_P400_CFG_PORT_5    PORT_PIN_NOISE_FILTER_ENABLE
#define PORT_PIN_CFG0_P400_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P400_CFG_GPIO_1    PORT_PIN_LEVEL_HIGH
#define PORT_PIN_CFG0_P400_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P400_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P400_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P400_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                                        
#define PORT_PIN_CFG0_P401_CFG_PORT_0    PORT_PIN_MODE_P401_PWM1P3
#define PORT_PIN_CFG0_P401_CFG_PORT_1    3U
#define PORT_PIN_CFG0_P401_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P401_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P401_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P401_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P401_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P401_CFG_GPIO_1    PORT_PIN_LEVEL_HIGH
#define PORT_PIN_CFG0_P401_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P401_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P401_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P401_CFG_ADD_2     PORT_PIN_MODE_NOT_GPIO

                                                                                        
#define PORT_PIN_CFG0_P402_CFG_PORT_0    PORT_PIN_MODE_P402_PWM1M3
#define PORT_PIN_CFG0_P402_CFG_PORT_1    3U
#define PORT_PIN_CFG0_P402_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P402_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P402_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P402_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P402_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P402_CFG_GPIO_1    PORT_PIN_LEVEL_HIGH
#define PORT_PIN_CFG0_P402_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P402_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P402_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P402_CFG_ADD_2     PORT_PIN_MODE_NOT_GPIO

                                                                                        
#define PORT_PIN_CFG0_P403_CFG_PORT_0    PORT_PIN_MODE_P403_PWM2P3
#define PORT_PIN_CFG0_P403_CFG_PORT_1    3U
#define PORT_PIN_CFG0_P403_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P403_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P403_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_ENABLE
#define PORT_PIN_CFG0_P403_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P403_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P403_CFG_GPIO_1    PORT_PIN_LEVEL_HIGH
#define PORT_PIN_CFG0_P403_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P403_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P403_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P403_CFG_ADD_2     PORT_PIN_MODE_NOT_GPIO

                                                                                        
#define PORT_PIN_CFG0_P404_CFG_PORT_0    PORT_PIN_MODE_P404_PWM2M3
#define PORT_PIN_CFG0_P404_CFG_PORT_1    3U
#define PORT_PIN_CFG0_P404_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P404_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P404_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P404_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P404_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P404_CFG_GPIO_1    PORT_PIN_LEVEL_HIGH
#define PORT_PIN_CFG0_P404_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P404_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P404_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P404_CFG_ADD_2     PORT_PIN_MODE_NOT_GPIO

                                                                                  
#define PORT_PIN_CFG0_P405_CFG_PORT_0    PORT_PIN_MODE_P405_GPIO
#define PORT_PIN_CFG0_P405_CFG_PORT_1    2U
#define PORT_PIN_CFG0_P405_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P405_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P405_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P405_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P405_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P405_CFG_GPIO_1    PORT_PIN_LEVEL_HIGH
#define PORT_PIN_CFG0_P405_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P405_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P405_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P405_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                                  
#define PORT_PIN_CFG0_P406_CFG_PORT_0    PORT_PIN_MODE_P406_GPIO
#define PORT_PIN_CFG0_P406_CFG_PORT_1    2U
#define PORT_PIN_CFG0_P406_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P406_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P406_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P406_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P406_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P406_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P406_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P406_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P406_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P406_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG0_P407_CFG_PORT_0    PORT_PIN_MODE_P407_GPIO
#define PORT_PIN_CFG0_P407_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P407_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P407_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P407_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_ENABLE
#define PORT_PIN_CFG0_P407_CFG_PORT_5    PORT_PIN_NOISE_FILTER_ENABLE
#define PORT_PIN_CFG0_P407_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P407_CFG_GPIO_1    PORT_PIN_LEVEL_HIGH
#define PORT_PIN_CFG0_P407_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P407_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P407_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P407_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG0_P408_CFG_PORT_0    PORT_PIN_MODE_P408_GPIO
#define PORT_PIN_CFG0_P408_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P408_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P408_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P408_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P408_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P408_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P408_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P408_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P408_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P408_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P408_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                                        
#define PORT_PIN_CFG0_P409_CFG_PORT_0    PORT_PIN_MODE_P409_PWM1P5
#define PORT_PIN_CFG0_P409_CFG_PORT_1    3U
#define PORT_PIN_CFG0_P409_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P409_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P409_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P409_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P409_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P409_CFG_GPIO_1    PORT_PIN_LEVEL_HIGH
#define PORT_PIN_CFG0_P409_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P409_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P409_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P409_CFG_ADD_2     PORT_PIN_MODE_NOT_GPIO

                                                                                        
#define PORT_PIN_CFG0_P410_CFG_PORT_0    PORT_PIN_MODE_P410_PWM1M5
#define PORT_PIN_CFG0_P410_CFG_PORT_1    3U
#define PORT_PIN_CFG0_P410_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P410_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P410_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P410_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P410_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P410_CFG_GPIO_1    PORT_PIN_LEVEL_HIGH
#define PORT_PIN_CFG0_P410_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P410_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P410_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P410_CFG_ADD_2     PORT_PIN_MODE_NOT_GPIO

                                                                                        
#define PORT_PIN_CFG0_P411_CFG_PORT_0    PORT_PIN_MODE_P411_PWM2P5
#define PORT_PIN_CFG0_P411_CFG_PORT_1    3U
#define PORT_PIN_CFG0_P411_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P411_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P411_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P411_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P411_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P411_CFG_GPIO_1    PORT_PIN_LEVEL_HIGH
#define PORT_PIN_CFG0_P411_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P411_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P411_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P411_CFG_ADD_2     PORT_PIN_MODE_NOT_GPIO

                                                                                        
#define PORT_PIN_CFG0_P412_CFG_PORT_0    PORT_PIN_MODE_P412_PWM2M5
#define PORT_PIN_CFG0_P412_CFG_PORT_1    3U
#define PORT_PIN_CFG0_P412_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P412_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P412_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_ENABLE
#define PORT_PIN_CFG0_P412_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P412_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P412_CFG_GPIO_1    PORT_PIN_LEVEL_HIGH
#define PORT_PIN_CFG0_P412_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P412_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P412_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P412_CFG_ADD_2     PORT_PIN_MODE_NOT_GPIO

                                                                            
#define PORT_PIN_CFG0_P219_CFG_PORT_0    PORT_PIN_MODE_P219_GPIO
#define PORT_PIN_CFG0_P219_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P219_CFG_PORT_2    1U
#define PORT_PIN_CFG0_P219_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P219_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_ENABLE
#define PORT_PIN_CFG0_P219_CFG_PORT_5    PORT_PIN_NOISE_FILTER_ENABLE
#define PORT_PIN_CFG0_P219_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P219_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P219_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P219_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P219_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P219_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG0_P307_CFG_PORT_0    PORT_PIN_MODE_P307_GPIO
#define PORT_PIN_CFG0_P307_CFG_PORT_1    1U
#define PORT_PIN_CFG0_P307_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P307_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P307_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P307_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P307_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P307_CFG_GPIO_1    PORT_PIN_LEVEL_HIGH
#define PORT_PIN_CFG0_P307_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P307_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P307_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P307_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                                  
#define PORT_PIN_CFG0_P308_CFG_PORT_0    PORT_PIN_MODE_P308_WOT
#define PORT_PIN_CFG0_P308_CFG_PORT_1    3U
#define PORT_PIN_CFG0_P308_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P308_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P308_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P308_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P308_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P308_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P308_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P308_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P308_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P308_CFG_ADD_2     PORT_PIN_MODE_NOT_GPIO

                                                                      
#define PORT_PIN_CFG0_P309_CFG_PORT_0    PORT_PIN_MODE_P309_GPIO
#define PORT_PIN_CFG0_P309_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P309_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P309_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P309_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_ENABLE
#define PORT_PIN_CFG0_P309_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P309_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P309_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P309_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P309_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P309_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P309_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG0_P310_CFG_PORT_0    PORT_PIN_MODE_P310_GPIO
#define PORT_PIN_CFG0_P310_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P310_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P310_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P310_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_ENABLE
#define PORT_PIN_CFG0_P310_CFG_PORT_5    PORT_PIN_NOISE_FILTER_ENABLE
#define PORT_PIN_CFG0_P310_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P310_CFG_GPIO_1    PORT_PIN_LEVEL_HIGH
#define PORT_PIN_CFG0_P310_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P310_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P310_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P310_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG0_P311_CFG_PORT_0    PORT_PIN_MODE_P311_GPIO
#define PORT_PIN_CFG0_P311_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P311_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P311_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P311_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_ENABLE
#define PORT_PIN_CFG0_P311_CFG_PORT_5    PORT_PIN_NOISE_FILTER_ENABLE
#define PORT_PIN_CFG0_P311_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P311_CFG_GPIO_1    PORT_PIN_LEVEL_HIGH
#define PORT_PIN_CFG0_P311_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P311_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P311_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P311_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG0_P312_CFG_PORT_0    PORT_PIN_MODE_P312_GPIO
#define PORT_PIN_CFG0_P312_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P312_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P312_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P312_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_ENABLE
#define PORT_PIN_CFG0_P312_CFG_PORT_5    PORT_PIN_NOISE_FILTER_ENABLE
#define PORT_PIN_CFG0_P312_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P312_CFG_GPIO_1    PORT_PIN_LEVEL_HIGH
#define PORT_PIN_CFG0_P312_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P312_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P312_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P312_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG0_P313_CFG_PORT_0    PORT_PIN_MODE_P313_GPIO
#define PORT_PIN_CFG0_P313_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P313_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P313_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P313_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_ENABLE
#define PORT_PIN_CFG0_P313_CFG_PORT_5    PORT_PIN_NOISE_FILTER_ENABLE
#define PORT_PIN_CFG0_P313_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P313_CFG_GPIO_1    PORT_PIN_LEVEL_HIGH
#define PORT_PIN_CFG0_P313_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P313_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P313_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P313_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG0_P314_CFG_PORT_0    PORT_PIN_MODE_P314_GPIO
#define PORT_PIN_CFG0_P314_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P314_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P314_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P314_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_ENABLE
#define PORT_PIN_CFG0_P314_CFG_PORT_5    PORT_PIN_NOISE_FILTER_ENABLE
#define PORT_PIN_CFG0_P314_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P314_CFG_GPIO_1    PORT_PIN_LEVEL_HIGH
#define PORT_PIN_CFG0_P314_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P314_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P314_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P314_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                                  
#define PORT_PIN_CFG0_P315_CFG_PORT_0    PORT_PIN_MODE_P315_GPIO
#define PORT_PIN_CFG0_P315_CFG_PORT_1    3U
#define PORT_PIN_CFG0_P315_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P315_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P315_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P315_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P315_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P315_CFG_GPIO_1    PORT_PIN_LEVEL_HIGH
#define PORT_PIN_CFG0_P315_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P315_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P315_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P315_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG0_P316_CFG_PORT_0    PORT_PIN_MODE_P316_GPIO
#define PORT_PIN_CFG0_P316_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P316_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P316_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P316_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_ENABLE
#define PORT_PIN_CFG0_P316_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P316_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P316_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P316_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P316_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P316_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P316_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG0_P317_CFG_PORT_0    PORT_PIN_MODE_P317_TX6
#define PORT_PIN_CFG0_P317_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P317_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P317_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P317_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P317_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P317_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P317_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P317_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P317_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P317_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P317_CFG_ADD_2     PORT_PIN_MODE_NOT_GPIO

                                                                            
#define PORT_PIN_CFG0_P217_CFG_PORT_0    PORT_PIN_MODE_P217_GPIO
#define PORT_PIN_CFG0_P217_CFG_PORT_1    1U
#define PORT_PIN_CFG0_P217_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P217_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P217_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P217_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P217_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P217_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P217_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P217_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P217_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P217_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG0_P216_CFG_PORT_0    PORT_PIN_MODE_P216_GPIO
#define PORT_PIN_CFG0_P216_CFG_PORT_1    1U
#define PORT_PIN_CFG0_P216_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P216_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P216_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_ENABLE
#define PORT_PIN_CFG0_P216_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P216_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P216_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P216_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P216_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P216_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P216_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG0_P429_CFG_PORT_0    PORT_PIN_MODE_P429_GPIO
#define PORT_PIN_CFG0_P429_CFG_PORT_1    1U
#define PORT_PIN_CFG0_P429_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P429_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P429_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P429_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P429_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P429_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P429_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P429_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P429_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P429_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                                  
#define PORT_PIN_CFG0_P430_CFG_PORT_0    PORT_PIN_MODE_P430_GPIO
#define PORT_PIN_CFG0_P430_CFG_PORT_1    2U
#define PORT_PIN_CFG0_P430_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P430_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P430_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P430_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P430_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P430_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P430_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P430_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P430_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P430_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                                  
#define PORT_PIN_CFG0_P431_CFG_PORT_0    PORT_PIN_MODE_P431_GPIO
#define PORT_PIN_CFG0_P431_CFG_PORT_1    2U
#define PORT_PIN_CFG0_P431_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P431_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P431_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P431_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P431_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P431_CFG_GPIO_1    PORT_PIN_LEVEL_HIGH
#define PORT_PIN_CFG0_P431_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P431_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P431_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P431_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                                  
#define PORT_PIN_CFG0_P500_CFG_PORT_0    PORT_PIN_MODE_P500_PPG4_TOUT0
#define PORT_PIN_CFG0_P500_CFG_PORT_1    2U
#define PORT_PIN_CFG0_P500_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P500_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P500_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P500_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P500_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P500_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P500_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P500_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P500_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P500_CFG_ADD_2     PORT_PIN_MODE_NOT_GPIO

                                                                      
#define PORT_PIN_CFG0_P501_CFG_PORT_0    PORT_PIN_MODE_P501_GPIO
#define PORT_PIN_CFG0_P501_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P501_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P501_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P501_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_ENABLE
#define PORT_PIN_CFG0_P501_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P501_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P501_CFG_GPIO_1    PORT_PIN_LEVEL_HIGH
#define PORT_PIN_CFG0_P501_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P501_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P501_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P501_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                                  
#define PORT_PIN_CFG0_P502_CFG_PORT_0    PORT_PIN_MODE_P502_GPIO
#define PORT_PIN_CFG0_P502_CFG_PORT_1    2U
#define PORT_PIN_CFG0_P502_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P502_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P502_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P502_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P502_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P502_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P502_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P502_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P502_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P502_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG0_P503_CFG_PORT_0    PORT_PIN_MODE_P503_GPIO
#define PORT_PIN_CFG0_P503_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P503_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P503_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P503_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P503_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P503_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P503_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P503_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P503_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P503_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P503_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG0_P504_CFG_PORT_0    PORT_PIN_MODE_P504_GPIO
#define PORT_PIN_CFG0_P504_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P504_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P504_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P504_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P504_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P504_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P504_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P504_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P504_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P504_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P504_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG0_P505_CFG_PORT_0    PORT_PIN_MODE_P505_GPIO
#define PORT_PIN_CFG0_P505_CFG_PORT_1    1U
#define PORT_PIN_CFG0_P505_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P505_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P505_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P505_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P505_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P505_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P505_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P505_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P505_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P505_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG0_P506_CFG_PORT_0    PORT_PIN_MODE_P506_GPIO
#define PORT_PIN_CFG0_P506_CFG_PORT_1    1U
#define PORT_PIN_CFG0_P506_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P506_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P506_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P506_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P506_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P506_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P506_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P506_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P506_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P506_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG0_P507_CFG_PORT_0    PORT_PIN_MODE_P507_GPIO
#define PORT_PIN_CFG0_P507_CFG_PORT_1    1U
#define PORT_PIN_CFG0_P507_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P507_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P507_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P507_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P507_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P507_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P507_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P507_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P507_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P507_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG0_P508_CFG_PORT_0    PORT_PIN_MODE_P508_GPIO
#define PORT_PIN_CFG0_P508_CFG_PORT_1    1U
#define PORT_PIN_CFG0_P508_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P508_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P508_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P508_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P508_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P508_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P508_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P508_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P508_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P508_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG0_P509_CFG_PORT_0    PORT_PIN_MODE_P509_GPIO
#define PORT_PIN_CFG0_P509_CFG_PORT_1    1U
#define PORT_PIN_CFG0_P509_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P509_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P509_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P509_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P509_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P509_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P509_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P509_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P509_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P509_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG0_P510_CFG_PORT_0    PORT_PIN_MODE_P510_GPIO
#define PORT_PIN_CFG0_P510_CFG_PORT_1    1U
#define PORT_PIN_CFG0_P510_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P510_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P510_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P510_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P510_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P510_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P510_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P510_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P510_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P510_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG0_P511_CFG_PORT_0    PORT_PIN_MODE_P511_GPIO
#define PORT_PIN_CFG0_P511_CFG_PORT_1    1U
#define PORT_PIN_CFG0_P511_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P511_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P511_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P511_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P511_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P511_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P511_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P511_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P511_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P511_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG0_P512_CFG_PORT_0    PORT_PIN_MODE_P512_GPIO
#define PORT_PIN_CFG0_P512_CFG_PORT_1    1U
#define PORT_PIN_CFG0_P512_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P512_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P512_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P512_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P512_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P512_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P512_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P512_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P512_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P512_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG0_P513_CFG_PORT_0    PORT_PIN_MODE_P513_GPIO
#define PORT_PIN_CFG0_P513_CFG_PORT_1    1U
#define PORT_PIN_CFG0_P513_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P513_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P513_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P513_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P513_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P513_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P513_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P513_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P513_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P513_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG0_P514_CFG_PORT_0    PORT_PIN_MODE_P514_GPIO
#define PORT_PIN_CFG0_P514_CFG_PORT_1    1U
#define PORT_PIN_CFG0_P514_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P514_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P514_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P514_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P514_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P514_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P514_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P514_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P514_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P514_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                                  
#define PORT_PIN_CFG0_P515_CFG_PORT_0    PORT_PIN_MODE_P515_PPG11_TOUT2
#define PORT_PIN_CFG0_P515_CFG_PORT_1    2U
#define PORT_PIN_CFG0_P515_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P515_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P515_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P515_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P515_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P515_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P515_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P515_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P515_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P515_CFG_ADD_2     PORT_PIN_MODE_NOT_GPIO

                                                                                  
#define PORT_PIN_CFG0_P516_CFG_PORT_0    PORT_PIN_MODE_P516_PPG0_TOUT0
#define PORT_PIN_CFG0_P516_CFG_PORT_1    2U
#define PORT_PIN_CFG0_P516_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P516_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P516_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P516_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P516_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P516_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P516_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P516_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P516_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P516_CFG_ADD_2     PORT_PIN_MODE_NOT_GPIO

                                                                            
#define PORT_PIN_CFG0_P517_CFG_PORT_0    PORT_PIN_MODE_P517_GPIO
#define PORT_PIN_CFG0_P517_CFG_PORT_1    1U
#define PORT_PIN_CFG0_P517_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P517_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P517_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P517_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P517_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P517_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P517_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P517_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P517_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P517_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG0_P518_CFG_PORT_0    PORT_PIN_MODE_P518_GPIO
#define PORT_PIN_CFG0_P518_CFG_PORT_1    1U
#define PORT_PIN_CFG0_P518_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P518_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P518_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P518_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P518_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P518_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P518_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P518_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P518_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P518_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG0_P519_CFG_PORT_0    PORT_PIN_MODE_P519_GPIO
#define PORT_PIN_CFG0_P519_CFG_PORT_1    1U
#define PORT_PIN_CFG0_P519_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P519_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P519_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P519_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P519_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P519_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P519_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P519_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P519_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P519_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG0_P520_CFG_PORT_0    PORT_PIN_MODE_P520_GPIO
#define PORT_PIN_CFG0_P520_CFG_PORT_1    1U
#define PORT_PIN_CFG0_P520_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P520_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P520_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P520_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P520_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P520_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P520_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P520_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P520_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P520_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG0_P425_CFG_PORT_0    PORT_PIN_MODE_P425_GPIO
#define PORT_PIN_CFG0_P425_CFG_PORT_1    1U
#define PORT_PIN_CFG0_P425_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P425_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P425_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P425_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P425_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P425_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P425_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P425_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P425_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P425_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG0_P426_CFG_PORT_0    PORT_PIN_MODE_P426_GPIO
#define PORT_PIN_CFG0_P426_CFG_PORT_1    1U
#define PORT_PIN_CFG0_P426_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P426_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P426_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P426_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P426_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P426_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P426_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P426_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P426_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P426_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG0_P427_CFG_PORT_0    PORT_PIN_MODE_P427_GPIO
#define PORT_PIN_CFG0_P427_CFG_PORT_1    1U
#define PORT_PIN_CFG0_P427_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P427_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P427_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P427_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P427_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P427_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P427_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P427_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P427_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P427_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG0_P428_CFG_PORT_0    PORT_PIN_MODE_P428_GPIO
#define PORT_PIN_CFG0_P428_CFG_PORT_1    1U
#define PORT_PIN_CFG0_P428_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P428_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P428_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P428_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P428_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG0_P428_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P428_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG0_P428_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P428_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P428_CFG_ADD_2     PORT_PIN_MODE_GPIO


/* Configuration 1 */                                                                      
#define PORT_PIN_CFG1_P521_CFG_PORT_0    PORT_PIN_MODE_P521_GPIO
#define PORT_PIN_CFG1_P521_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P521_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P521_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P521_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P521_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P521_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P521_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P521_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P521_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P521_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P521_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG1_P018_CFG_PORT_0    PORT_PIN_MODE_P018_GPIO
#define PORT_PIN_CFG1_P018_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P018_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P018_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P018_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P018_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P018_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P018_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P018_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P018_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P018_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P018_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG1_P019_CFG_PORT_0    PORT_PIN_MODE_P019_GPIO
#define PORT_PIN_CFG1_P019_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P019_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P019_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P019_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P019_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P019_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P019_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P019_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P019_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P019_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P019_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG1_P527_CFG_PORT_0    PORT_PIN_MODE_P527_GPIO
#define PORT_PIN_CFG1_P527_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P527_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P527_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P527_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P527_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P527_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P527_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P527_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P527_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P527_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P527_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG1_P528_CFG_PORT_0    PORT_PIN_MODE_P528_GPIO
#define PORT_PIN_CFG1_P528_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P528_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P528_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P528_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P528_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P528_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P528_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P528_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P528_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P528_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P528_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG1_P529_CFG_PORT_0    PORT_PIN_MODE_P529_GPIO
#define PORT_PIN_CFG1_P529_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P529_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P529_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P529_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P529_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P529_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P529_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P529_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P529_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P529_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P529_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG1_P530_CFG_PORT_0    PORT_PIN_MODE_P530_GPIO
#define PORT_PIN_CFG1_P530_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P530_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P530_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P530_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P530_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P530_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P530_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P530_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P530_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P530_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P530_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG1_P531_CFG_PORT_0    PORT_PIN_MODE_P531_GPIO
#define PORT_PIN_CFG1_P531_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P531_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P531_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P531_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P531_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P531_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P531_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P531_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P531_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P531_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P531_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG1_P600_CFG_PORT_0    PORT_PIN_MODE_P600_GPIO
#define PORT_PIN_CFG1_P600_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P600_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P600_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P600_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P600_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P600_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P600_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P600_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P600_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P600_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P600_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG1_P000_CFG_PORT_0    PORT_PIN_MODE_P000_GPIO
#define PORT_PIN_CFG1_P000_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P000_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P000_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P000_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P000_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P000_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P000_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P000_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P000_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P000_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P000_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG1_P001_CFG_PORT_0    PORT_PIN_MODE_P001_GPIO
#define PORT_PIN_CFG1_P001_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P001_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P001_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P001_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P001_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P001_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P001_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P001_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P001_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P001_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P001_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG1_P002_CFG_PORT_0    PORT_PIN_MODE_P002_GPIO
#define PORT_PIN_CFG1_P002_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P002_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P002_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P002_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P002_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P002_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P002_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P002_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P002_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P002_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P002_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG1_P003_CFG_PORT_0    PORT_PIN_MODE_P003_GPIO
#define PORT_PIN_CFG1_P003_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P003_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P003_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P003_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P003_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P003_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P003_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P003_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P003_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P003_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P003_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG1_P004_CFG_PORT_0    PORT_PIN_MODE_P004_GPIO
#define PORT_PIN_CFG1_P004_CFG_PORT_1    1U
#define PORT_PIN_CFG1_P004_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P004_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P004_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P004_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P004_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P004_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P004_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P004_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P004_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P004_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG1_P005_CFG_PORT_0    PORT_PIN_MODE_P005_GPIO
#define PORT_PIN_CFG1_P005_CFG_PORT_1    1U
#define PORT_PIN_CFG1_P005_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P005_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P005_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P005_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P005_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P005_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P005_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P005_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
#define PORT_PIN_CFG1_P005_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P005_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG1_P006_CFG_PORT_0    PORT_PIN_MODE_P006_GPIO
#define PORT_PIN_CFG1_P006_CFG_PORT_1    1U
#define PORT_PIN_CFG1_P006_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P006_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P006_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P006_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P006_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P006_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P006_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P006_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
#define PORT_PIN_CFG1_P006_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P006_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG1_P007_CFG_PORT_0    PORT_PIN_MODE_P007_GPIO
#define PORT_PIN_CFG1_P007_CFG_PORT_1    1U
#define PORT_PIN_CFG1_P007_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P007_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P007_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P007_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P007_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P007_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P007_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P007_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
#define PORT_PIN_CFG1_P007_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P007_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG1_P008_CFG_PORT_0    PORT_PIN_MODE_P008_GPIO
#define PORT_PIN_CFG1_P008_CFG_PORT_1    1U
#define PORT_PIN_CFG1_P008_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P008_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P008_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P008_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P008_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P008_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P008_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P008_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
#define PORT_PIN_CFG1_P008_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P008_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG1_P009_CFG_PORT_0    PORT_PIN_MODE_P009_GPIO
#define PORT_PIN_CFG1_P009_CFG_PORT_1    1U
#define PORT_PIN_CFG1_P009_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P009_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P009_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P009_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P009_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P009_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P009_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P009_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P009_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P009_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG1_P010_CFG_PORT_0    PORT_PIN_MODE_P010_GPIO
#define PORT_PIN_CFG1_P010_CFG_PORT_1    1U
#define PORT_PIN_CFG1_P010_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P010_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P010_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P010_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P010_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P010_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P010_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P010_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P010_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P010_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG1_P011_CFG_PORT_0    PORT_PIN_MODE_P011_GPIO
#define PORT_PIN_CFG1_P011_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P011_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P011_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P011_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P011_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P011_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P011_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P011_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P011_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P011_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P011_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG1_P012_CFG_PORT_0    PORT_PIN_MODE_P012_GPIO
#define PORT_PIN_CFG1_P012_CFG_PORT_1    1U
#define PORT_PIN_CFG1_P012_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P012_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P012_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P012_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P012_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P012_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P012_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P012_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
#define PORT_PIN_CFG1_P012_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P012_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG1_P013_CFG_PORT_0    PORT_PIN_MODE_P013_GPIO
#define PORT_PIN_CFG1_P013_CFG_PORT_1    1U
#define PORT_PIN_CFG1_P013_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P013_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P013_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P013_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P013_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P013_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P013_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P013_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
#define PORT_PIN_CFG1_P013_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P013_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG1_P014_CFG_PORT_0    PORT_PIN_MODE_P014_GPIO
#define PORT_PIN_CFG1_P014_CFG_PORT_1    1U
#define PORT_PIN_CFG1_P014_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P014_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P014_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P014_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P014_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P014_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P014_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P014_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
#define PORT_PIN_CFG1_P014_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P014_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG1_P015_CFG_PORT_0    PORT_PIN_MODE_P015_GPIO
#define PORT_PIN_CFG1_P015_CFG_PORT_1    1U
#define PORT_PIN_CFG1_P015_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P015_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P015_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P015_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P015_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P015_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P015_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P015_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P015_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P015_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG1_P016_CFG_PORT_0    PORT_PIN_MODE_P016_GPIO
#define PORT_PIN_CFG1_P016_CFG_PORT_1    1U
#define PORT_PIN_CFG1_P016_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P016_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P016_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P016_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P016_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P016_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P016_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P016_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P016_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P016_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG1_P017_CFG_PORT_0    PORT_PIN_MODE_P017_GPIO
#define PORT_PIN_CFG1_P017_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P017_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P017_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P017_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P017_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P017_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P017_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P017_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P017_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P017_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P017_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG1_P522_CFG_PORT_0    PORT_PIN_MODE_P522_GPIO
#define PORT_PIN_CFG1_P522_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P522_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P522_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P522_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P522_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P522_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P522_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P522_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P522_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P522_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P522_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG1_P109_CFG_PORT_0    PORT_PIN_MODE_P109_GPIO
#define PORT_PIN_CFG1_P109_CFG_PORT_1    1U
#define PORT_PIN_CFG1_P109_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P109_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P109_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P109_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P109_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P109_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P109_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P109_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P109_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P109_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG1_P105_CFG_PORT_0    PORT_PIN_MODE_P105_GPIO
#define PORT_PIN_CFG1_P105_CFG_PORT_1    1U
#define PORT_PIN_CFG1_P105_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P105_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P105_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P105_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P105_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P105_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P105_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P105_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
#define PORT_PIN_CFG1_P105_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P105_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG1_P107_CFG_PORT_0    PORT_PIN_MODE_P107_GPIO
#define PORT_PIN_CFG1_P107_CFG_PORT_1    1U
#define PORT_PIN_CFG1_P107_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P107_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P107_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P107_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P107_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P107_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P107_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P107_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
#define PORT_PIN_CFG1_P107_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P107_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG1_P106_CFG_PORT_0    PORT_PIN_MODE_P106_GPIO
#define PORT_PIN_CFG1_P106_CFG_PORT_1    1U
#define PORT_PIN_CFG1_P106_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P106_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P106_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P106_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P106_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P106_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P106_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P106_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
#define PORT_PIN_CFG1_P106_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P106_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG1_P104_CFG_PORT_0    PORT_PIN_MODE_P104_GPIO
#define PORT_PIN_CFG1_P104_CFG_PORT_1    1U
#define PORT_PIN_CFG1_P104_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P104_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P104_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P104_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P104_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P104_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P104_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P104_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
#define PORT_PIN_CFG1_P104_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P104_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG1_P108_CFG_PORT_0    PORT_PIN_MODE_P108_GPIO
#define PORT_PIN_CFG1_P108_CFG_PORT_1    1U
#define PORT_PIN_CFG1_P108_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P108_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P108_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P108_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P108_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P108_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P108_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P108_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P108_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P108_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG1_P030_CFG_PORT_0    PORT_PIN_MODE_P030_GPIO
#define PORT_PIN_CFG1_P030_CFG_PORT_1    1U
#define PORT_PIN_CFG1_P030_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P030_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P030_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P030_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P030_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P030_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P030_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P030_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P030_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P030_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG1_P031_CFG_PORT_0    PORT_PIN_MODE_P031_GPIO
#define PORT_PIN_CFG1_P031_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P031_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P031_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P031_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P031_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P031_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P031_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P031_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P031_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P031_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P031_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG1_P101_CFG_PORT_0    PORT_PIN_MODE_P101_GPIO
#define PORT_PIN_CFG1_P101_CFG_PORT_1    1U
#define PORT_PIN_CFG1_P101_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P101_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P101_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P101_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P101_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P101_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P101_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P101_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
#define PORT_PIN_CFG1_P101_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P101_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG1_P100_CFG_PORT_0    PORT_PIN_MODE_P100_GPIO
#define PORT_PIN_CFG1_P100_CFG_PORT_1    1U
#define PORT_PIN_CFG1_P100_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P100_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P100_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P100_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P100_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P100_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P100_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P100_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
#define PORT_PIN_CFG1_P100_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P100_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG1_P103_CFG_PORT_0    PORT_PIN_MODE_P103_GPIO
#define PORT_PIN_CFG1_P103_CFG_PORT_1    1U
#define PORT_PIN_CFG1_P103_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P103_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P103_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P103_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P103_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P103_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P103_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P103_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
#define PORT_PIN_CFG1_P103_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P103_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG1_P102_CFG_PORT_0    PORT_PIN_MODE_P102_GPIO
#define PORT_PIN_CFG1_P102_CFG_PORT_1    1U
#define PORT_PIN_CFG1_P102_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P102_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P102_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P102_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P102_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P102_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P102_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P102_CFG_ADD_0     PORT_DIR_CHANGEABLE_TRUE
#define PORT_PIN_CFG1_P102_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P102_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG1_P026_CFG_PORT_0    PORT_PIN_MODE_P026_GPIO
#define PORT_PIN_CFG1_P026_CFG_PORT_1    1U
#define PORT_PIN_CFG1_P026_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P026_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P026_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P026_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P026_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P026_CFG_GPIO_1    PORT_PIN_LEVEL_HIGH
#define PORT_PIN_CFG1_P026_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P026_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P026_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P026_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG1_P027_CFG_PORT_0    PORT_PIN_MODE_P027_GPIO
#define PORT_PIN_CFG1_P027_CFG_PORT_1    1U
#define PORT_PIN_CFG1_P027_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P027_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P027_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P027_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P027_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P027_CFG_GPIO_1    PORT_PIN_LEVEL_HIGH
#define PORT_PIN_CFG1_P027_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P027_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P027_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P027_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG1_P028_CFG_PORT_0    PORT_PIN_MODE_P028_GPIO
#define PORT_PIN_CFG1_P028_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P028_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P028_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P028_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P028_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P028_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P028_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P028_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P028_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P028_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P028_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                                  
#define PORT_PIN_CFG1_P222_CFG_PORT_0    PORT_PIN_MODE_P222_GPIO
#define PORT_PIN_CFG1_P222_CFG_PORT_1    3U
#define PORT_PIN_CFG1_P222_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P222_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P222_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P222_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P222_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P222_CFG_GPIO_1    PORT_PIN_LEVEL_HIGH
#define PORT_PIN_CFG1_P222_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P222_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P222_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P222_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG1_P224_CFG_PORT_0    PORT_PIN_MODE_P224_GPIO
#define PORT_PIN_CFG1_P224_CFG_PORT_1    1U
#define PORT_PIN_CFG1_P224_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P224_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P224_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_ENABLE
#define PORT_PIN_CFG1_P224_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P224_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P224_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P224_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P224_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P224_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P224_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG1_P225_CFG_PORT_0    PORT_PIN_MODE_P225_GPIO
#define PORT_PIN_CFG1_P225_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P225_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P225_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P225_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P225_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P225_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P225_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P225_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P225_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P225_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P225_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG1_P226_CFG_PORT_0    PORT_PIN_MODE_P226_GPIO
#define PORT_PIN_CFG1_P226_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P226_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P226_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P226_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P226_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P226_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P226_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P226_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P226_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P226_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P226_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                                  
#define PORT_PIN_CFG1_P227_CFG_PORT_0    PORT_PIN_MODE_P227_GPIO
#define PORT_PIN_CFG1_P227_CFG_PORT_1    3U
#define PORT_PIN_CFG1_P227_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P227_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P227_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P227_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P227_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P227_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P227_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P227_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P227_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P227_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                                  
#define PORT_PIN_CFG1_P228_CFG_PORT_0    PORT_PIN_MODE_P228_GPIO
#define PORT_PIN_CFG1_P228_CFG_PORT_1    3U
#define PORT_PIN_CFG1_P228_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P228_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P228_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P228_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P228_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P228_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P228_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P228_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P228_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P228_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG1_P229_CFG_PORT_0    PORT_PIN_MODE_P229_GPIO
#define PORT_PIN_CFG1_P229_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P229_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P229_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P229_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P229_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P229_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P229_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P229_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P229_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P229_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P229_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG1_P230_CFG_PORT_0    PORT_PIN_MODE_P230_GPIO
#define PORT_PIN_CFG1_P230_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P230_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P230_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P230_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P230_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P230_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P230_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P230_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P230_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P230_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P230_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG1_P231_CFG_PORT_0    PORT_PIN_MODE_P231_GPIO
#define PORT_PIN_CFG1_P231_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P231_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P231_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P231_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P231_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P231_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P231_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P231_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P231_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P231_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P231_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG1_P300_CFG_PORT_0    PORT_PIN_MODE_P300_GPIO
#define PORT_PIN_CFG1_P300_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P300_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P300_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P300_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P300_CFG_PORT_5    PORT_PIN_NOISE_FILTER_ENABLE
#define PORT_PIN_CFG1_P300_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P300_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P300_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P300_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P300_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P300_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG1_P301_CFG_PORT_0    PORT_PIN_MODE_P301_GPIO
#define PORT_PIN_CFG1_P301_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P301_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P301_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P301_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P301_CFG_PORT_5    PORT_PIN_NOISE_FILTER_ENABLE
#define PORT_PIN_CFG1_P301_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P301_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P301_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P301_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P301_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P301_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG1_P302_CFG_PORT_0    PORT_PIN_MODE_P302_GPIO
#define PORT_PIN_CFG1_P302_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P302_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P302_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P302_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P302_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P302_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P302_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P302_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P302_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P302_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P302_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                                  
#define PORT_PIN_CFG1_P303_CFG_PORT_0    PORT_PIN_MODE_P303_GPIO
#define PORT_PIN_CFG1_P303_CFG_PORT_1    3U
#define PORT_PIN_CFG1_P303_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P303_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P303_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P303_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P303_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG1_P303_CFG_GPIO_1    PORT_PIN_LEVEL_HIGH
#define PORT_PIN_CFG1_P303_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P303_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P303_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P303_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG1_P304_CFG_PORT_0    PORT_PIN_MODE_P304_GPIO
#define PORT_PIN_CFG1_P304_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P304_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P304_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P304_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P304_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P304_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P304_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P304_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P304_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P304_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P304_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG1_P305_CFG_PORT_0    PORT_PIN_MODE_P305_GPIO
#define PORT_PIN_CFG1_P305_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P305_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P305_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P305_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_ENABLE
#define PORT_PIN_CFG1_P305_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P305_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P305_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P305_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P305_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P305_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P305_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG1_P306_CFG_PORT_0    PORT_PIN_MODE_P306_TX1
#define PORT_PIN_CFG1_P306_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P306_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P306_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P306_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P306_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P306_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG1_P306_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P306_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P306_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P306_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P306_CFG_ADD_2     PORT_PIN_MODE_NOT_GPIO

                                                                            
#define PORT_PIN_CFG1_P318_CFG_PORT_0    PORT_PIN_MODE_P318_GPIO
#define PORT_PIN_CFG1_P318_CFG_PORT_1    1U
#define PORT_PIN_CFG1_P318_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P318_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P318_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P318_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P318_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P318_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P318_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P318_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P318_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P318_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG1_P319_CFG_PORT_0    PORT_PIN_MODE_P319_GPIO
#define PORT_PIN_CFG1_P319_CFG_PORT_1    1U
#define PORT_PIN_CFG1_P319_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P319_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P319_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P319_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P319_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P319_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P319_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P319_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P319_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P319_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG1_P320_CFG_PORT_0    PORT_PIN_MODE_P320_GPIO
#define PORT_PIN_CFG1_P320_CFG_PORT_1    1U
#define PORT_PIN_CFG1_P320_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P320_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P320_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P320_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P320_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P320_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P320_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P320_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P320_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P320_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                                  
#define PORT_PIN_CFG1_P321_CFG_PORT_0    PORT_PIN_MODE_P321_GPIO
#define PORT_PIN_CFG1_P321_CFG_PORT_1    2U
#define PORT_PIN_CFG1_P321_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P321_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P321_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P321_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P321_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P321_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P321_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P321_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P321_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P321_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG1_P322_CFG_PORT_0    PORT_PIN_MODE_P322_GPIO
#define PORT_PIN_CFG1_P322_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P322_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P322_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P322_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P322_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P322_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P322_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P322_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P322_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P322_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P322_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG1_P323_CFG_PORT_0    PORT_PIN_MODE_P323_GPIO
#define PORT_PIN_CFG1_P323_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P323_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P323_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P323_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P323_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P323_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P323_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P323_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P323_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P323_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P323_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                                  
#define PORT_PIN_CFG1_P324_CFG_PORT_0    PORT_PIN_MODE_P324_GPIO
#define PORT_PIN_CFG1_P324_CFG_PORT_1    2U
#define PORT_PIN_CFG1_P324_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P324_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P324_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P324_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P324_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P324_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P324_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P324_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P324_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P324_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                                  
#define PORT_PIN_CFG1_P325_CFG_PORT_0    PORT_PIN_MODE_P325_GPIO
#define PORT_PIN_CFG1_P325_CFG_PORT_1    2U
#define PORT_PIN_CFG1_P325_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P325_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P325_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P325_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P325_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P325_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P325_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P325_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P325_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P325_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG1_P326_CFG_PORT_0    PORT_PIN_MODE_P326_GPIO
#define PORT_PIN_CFG1_P326_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P326_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P326_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P326_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P326_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P326_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P326_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P326_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P326_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P326_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P326_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG1_P327_CFG_PORT_0    PORT_PIN_MODE_P327_GPIO
#define PORT_PIN_CFG1_P327_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P327_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P327_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P327_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P327_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P327_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P327_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P327_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P327_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P327_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P327_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG1_P328_CFG_PORT_0    PORT_PIN_MODE_P328_GPIO
#define PORT_PIN_CFG1_P328_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P328_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P328_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P328_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P328_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P328_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P328_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P328_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P328_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P328_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P328_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG1_P329_CFG_PORT_0    PORT_PIN_MODE_P329_GPIO
#define PORT_PIN_CFG1_P329_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P329_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P329_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P329_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P329_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P329_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P329_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P329_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P329_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P329_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P329_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                                  
#define PORT_PIN_CFG1_P330_CFG_PORT_0    PORT_PIN_MODE_P330_GPIO
#define PORT_PIN_CFG1_P330_CFG_PORT_1    2U
#define PORT_PIN_CFG1_P330_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P330_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P330_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P330_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P330_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P330_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P330_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P330_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P330_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P330_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG1_P331_CFG_PORT_0    PORT_PIN_MODE_P331_GPIO
#define PORT_PIN_CFG1_P331_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P331_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P331_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P331_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P331_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P331_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P331_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P331_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P331_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P331_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P331_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG1_P400_CFG_PORT_0    PORT_PIN_MODE_P400_GPIO
#define PORT_PIN_CFG1_P400_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P400_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P400_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P400_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P400_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P400_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P400_CFG_GPIO_1    PORT_PIN_LEVEL_HIGH
#define PORT_PIN_CFG1_P400_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P400_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P400_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P400_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG1_P401_CFG_PORT_0    PORT_PIN_MODE_P401_GPIO
#define PORT_PIN_CFG1_P401_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P401_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P401_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P401_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P401_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P401_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P401_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P401_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P401_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P401_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P401_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG1_P402_CFG_PORT_0    PORT_PIN_MODE_P402_GPIO
#define PORT_PIN_CFG1_P402_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P402_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P402_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P402_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P402_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P402_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P402_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P402_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P402_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P402_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P402_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG1_P403_CFG_PORT_0    PORT_PIN_MODE_P403_GPIO
#define PORT_PIN_CFG1_P403_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P403_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P403_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P403_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P403_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P403_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P403_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P403_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P403_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P403_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P403_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG1_P404_CFG_PORT_0    PORT_PIN_MODE_P404_GPIO
#define PORT_PIN_CFG1_P404_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P404_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P404_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P404_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P404_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P404_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P404_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P404_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P404_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P404_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P404_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                                  
#define PORT_PIN_CFG1_P405_CFG_PORT_0    PORT_PIN_MODE_P405_GPIO
#define PORT_PIN_CFG1_P405_CFG_PORT_1    2U
#define PORT_PIN_CFG1_P405_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P405_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P405_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P405_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P405_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P405_CFG_GPIO_1    PORT_PIN_LEVEL_HIGH
#define PORT_PIN_CFG1_P405_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P405_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P405_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P405_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                                  
#define PORT_PIN_CFG1_P406_CFG_PORT_0    PORT_PIN_MODE_P406_GPIO
#define PORT_PIN_CFG1_P406_CFG_PORT_1    2U
#define PORT_PIN_CFG1_P406_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P406_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P406_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P406_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P406_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P406_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P406_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P406_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P406_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P406_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG1_P407_CFG_PORT_0    PORT_PIN_MODE_P407_GPIO
#define PORT_PIN_CFG1_P407_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P407_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P407_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P407_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P407_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P407_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P407_CFG_GPIO_1    PORT_PIN_LEVEL_HIGH
#define PORT_PIN_CFG1_P407_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P407_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P407_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P407_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG1_P408_CFG_PORT_0    PORT_PIN_MODE_P408_GPIO
#define PORT_PIN_CFG1_P408_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P408_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P408_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P408_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P408_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P408_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P408_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P408_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P408_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P408_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P408_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG1_P409_CFG_PORT_0    PORT_PIN_MODE_P409_GPIO
#define PORT_PIN_CFG1_P409_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P409_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P409_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P409_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P409_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P409_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P409_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P409_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P409_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P409_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P409_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG1_P410_CFG_PORT_0    PORT_PIN_MODE_P410_GPIO
#define PORT_PIN_CFG1_P410_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P410_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P410_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P410_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P410_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P410_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P410_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P410_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P410_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P410_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P410_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG1_P411_CFG_PORT_0    PORT_PIN_MODE_P411_GPIO
#define PORT_PIN_CFG1_P411_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P411_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P411_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P411_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P411_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P411_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P411_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P411_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P411_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P411_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P411_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG1_P412_CFG_PORT_0    PORT_PIN_MODE_P412_GPIO
#define PORT_PIN_CFG1_P412_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P412_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P412_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P412_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P412_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P412_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P412_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P412_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P412_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P412_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P412_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG1_P219_CFG_PORT_0    PORT_PIN_MODE_P219_GPIO
#define PORT_PIN_CFG1_P219_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P219_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P219_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P219_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P219_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P219_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P219_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P219_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P219_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P219_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P219_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG1_P307_CFG_PORT_0    PORT_PIN_MODE_P307_GPIO
#define PORT_PIN_CFG1_P307_CFG_PORT_1    1U
#define PORT_PIN_CFG1_P307_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P307_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P307_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P307_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P307_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P307_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P307_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P307_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P307_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P307_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG1_P308_CFG_PORT_0    PORT_PIN_MODE_P308_GPIO
#define PORT_PIN_CFG1_P308_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P308_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P308_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P308_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P308_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P308_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P308_CFG_GPIO_1    PORT_PIN_LEVEL_HIGH
#define PORT_PIN_CFG1_P308_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P308_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P308_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P308_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG1_P309_CFG_PORT_0    PORT_PIN_MODE_P309_GPIO
#define PORT_PIN_CFG1_P309_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P309_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P309_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P309_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P309_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P309_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P309_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P309_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P309_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P309_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P309_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG1_P310_CFG_PORT_0    PORT_PIN_MODE_P310_GPIO
#define PORT_PIN_CFG1_P310_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P310_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P310_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P310_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P310_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P310_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P310_CFG_GPIO_1    PORT_PIN_LEVEL_HIGH
#define PORT_PIN_CFG1_P310_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P310_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P310_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P310_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG1_P311_CFG_PORT_0    PORT_PIN_MODE_P311_GPIO
#define PORT_PIN_CFG1_P311_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P311_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P311_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P311_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P311_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P311_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P311_CFG_GPIO_1    PORT_PIN_LEVEL_HIGH
#define PORT_PIN_CFG1_P311_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P311_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P311_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P311_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG1_P312_CFG_PORT_0    PORT_PIN_MODE_P312_GPIO
#define PORT_PIN_CFG1_P312_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P312_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P312_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P312_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P312_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P312_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P312_CFG_GPIO_1    PORT_PIN_LEVEL_HIGH
#define PORT_PIN_CFG1_P312_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P312_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P312_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P312_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG1_P313_CFG_PORT_0    PORT_PIN_MODE_P313_GPIO
#define PORT_PIN_CFG1_P313_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P313_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P313_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P313_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P313_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P313_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P313_CFG_GPIO_1    PORT_PIN_LEVEL_HIGH
#define PORT_PIN_CFG1_P313_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P313_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P313_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P313_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG1_P314_CFG_PORT_0    PORT_PIN_MODE_P314_GPIO
#define PORT_PIN_CFG1_P314_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P314_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P314_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P314_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P314_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P314_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P314_CFG_GPIO_1    PORT_PIN_LEVEL_HIGH
#define PORT_PIN_CFG1_P314_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P314_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P314_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P314_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                                  
#define PORT_PIN_CFG1_P315_CFG_PORT_0    PORT_PIN_MODE_P315_GPIO
#define PORT_PIN_CFG1_P315_CFG_PORT_1    3U
#define PORT_PIN_CFG1_P315_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P315_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P315_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P315_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P315_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG1_P315_CFG_GPIO_1    PORT_PIN_LEVEL_HIGH
#define PORT_PIN_CFG1_P315_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P315_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P315_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P315_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG1_P316_CFG_PORT_0    PORT_PIN_MODE_P316_GPIO
#define PORT_PIN_CFG1_P316_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P316_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P316_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P316_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_ENABLE
#define PORT_PIN_CFG1_P316_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P316_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P316_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P316_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P316_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P316_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P316_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG1_P317_CFG_PORT_0    PORT_PIN_MODE_P317_TX6
#define PORT_PIN_CFG1_P317_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P317_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P317_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P317_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P317_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P317_CFG_GPIO_0    PORT_PIN_OUT
#define PORT_PIN_CFG1_P317_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P317_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P317_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P317_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P317_CFG_ADD_2     PORT_PIN_MODE_NOT_GPIO

                                                                            
#define PORT_PIN_CFG1_P217_CFG_PORT_0    PORT_PIN_MODE_P217_GPIO
#define PORT_PIN_CFG1_P217_CFG_PORT_1    1U
#define PORT_PIN_CFG1_P217_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P217_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P217_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P217_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P217_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P217_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P217_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P217_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P217_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P217_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG1_P216_CFG_PORT_0    PORT_PIN_MODE_P216_GPIO
#define PORT_PIN_CFG1_P216_CFG_PORT_1    1U
#define PORT_PIN_CFG1_P216_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P216_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P216_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P216_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P216_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P216_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P216_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P216_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P216_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P216_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG1_P429_CFG_PORT_0    PORT_PIN_MODE_P429_GPIO
#define PORT_PIN_CFG1_P429_CFG_PORT_1    1U
#define PORT_PIN_CFG1_P429_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P429_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P429_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P429_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P429_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P429_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P429_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P429_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P429_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P429_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                                  
#define PORT_PIN_CFG1_P430_CFG_PORT_0    PORT_PIN_MODE_P430_GPIO
#define PORT_PIN_CFG1_P430_CFG_PORT_1    2U
#define PORT_PIN_CFG1_P430_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P430_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P430_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P430_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P430_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P430_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P430_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P430_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P430_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P430_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                                  
#define PORT_PIN_CFG1_P431_CFG_PORT_0    PORT_PIN_MODE_P431_GPIO
#define PORT_PIN_CFG1_P431_CFG_PORT_1    2U
#define PORT_PIN_CFG1_P431_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P431_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P431_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P431_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P431_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P431_CFG_GPIO_1    PORT_PIN_LEVEL_HIGH
#define PORT_PIN_CFG1_P431_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P431_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P431_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P431_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                                  
#define PORT_PIN_CFG1_P500_CFG_PORT_0    PORT_PIN_MODE_P500_GPIO
#define PORT_PIN_CFG1_P500_CFG_PORT_1    2U
#define PORT_PIN_CFG1_P500_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P500_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P500_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P500_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P500_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P500_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P500_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P500_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P500_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P500_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG1_P501_CFG_PORT_0    PORT_PIN_MODE_P501_GPIO
#define PORT_PIN_CFG1_P501_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P501_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P501_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P501_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P501_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P501_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P501_CFG_GPIO_1    PORT_PIN_LEVEL_HIGH
#define PORT_PIN_CFG1_P501_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P501_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P501_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P501_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                                  
#define PORT_PIN_CFG1_P502_CFG_PORT_0    PORT_PIN_MODE_P502_GPIO
#define PORT_PIN_CFG1_P502_CFG_PORT_1    2U
#define PORT_PIN_CFG1_P502_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P502_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P502_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P502_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P502_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P502_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P502_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P502_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P502_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P502_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG1_P503_CFG_PORT_0    PORT_PIN_MODE_P503_GPIO
#define PORT_PIN_CFG1_P503_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P503_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P503_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P503_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P503_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P503_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P503_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P503_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P503_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P503_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P503_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                      
#define PORT_PIN_CFG1_P504_CFG_PORT_0    PORT_PIN_MODE_P504_GPIO
#define PORT_PIN_CFG1_P504_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P504_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P504_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P504_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P504_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P504_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P504_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P504_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P504_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P504_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P504_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG1_P505_CFG_PORT_0    PORT_PIN_MODE_P505_GPIO
#define PORT_PIN_CFG1_P505_CFG_PORT_1    1U
#define PORT_PIN_CFG1_P505_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P505_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P505_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P505_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P505_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P505_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P505_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P505_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P505_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P505_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG1_P506_CFG_PORT_0    PORT_PIN_MODE_P506_GPIO
#define PORT_PIN_CFG1_P506_CFG_PORT_1    1U
#define PORT_PIN_CFG1_P506_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P506_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P506_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P506_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P506_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P506_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P506_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P506_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P506_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P506_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG1_P507_CFG_PORT_0    PORT_PIN_MODE_P507_GPIO
#define PORT_PIN_CFG1_P507_CFG_PORT_1    1U
#define PORT_PIN_CFG1_P507_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P507_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P507_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P507_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P507_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P507_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P507_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P507_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P507_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P507_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG1_P508_CFG_PORT_0    PORT_PIN_MODE_P508_GPIO
#define PORT_PIN_CFG1_P508_CFG_PORT_1    1U
#define PORT_PIN_CFG1_P508_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P508_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P508_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P508_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P508_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P508_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P508_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P508_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P508_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P508_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG1_P509_CFG_PORT_0    PORT_PIN_MODE_P509_GPIO
#define PORT_PIN_CFG1_P509_CFG_PORT_1    1U
#define PORT_PIN_CFG1_P509_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P509_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P509_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P509_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P509_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P509_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P509_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P509_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P509_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P509_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG1_P510_CFG_PORT_0    PORT_PIN_MODE_P510_GPIO
#define PORT_PIN_CFG1_P510_CFG_PORT_1    1U
#define PORT_PIN_CFG1_P510_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P510_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P510_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P510_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P510_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P510_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P510_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P510_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P510_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P510_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG1_P511_CFG_PORT_0    PORT_PIN_MODE_P511_GPIO
#define PORT_PIN_CFG1_P511_CFG_PORT_1    1U
#define PORT_PIN_CFG1_P511_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P511_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P511_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P511_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P511_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P511_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P511_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P511_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P511_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P511_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG1_P512_CFG_PORT_0    PORT_PIN_MODE_P512_GPIO
#define PORT_PIN_CFG1_P512_CFG_PORT_1    1U
#define PORT_PIN_CFG1_P512_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P512_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P512_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P512_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P512_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P512_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P512_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P512_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P512_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P512_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG1_P513_CFG_PORT_0    PORT_PIN_MODE_P513_GPIO
#define PORT_PIN_CFG1_P513_CFG_PORT_1    1U
#define PORT_PIN_CFG1_P513_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P513_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P513_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P513_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P513_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P513_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P513_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P513_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P513_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P513_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG1_P514_CFG_PORT_0    PORT_PIN_MODE_P514_GPIO
#define PORT_PIN_CFG1_P514_CFG_PORT_1    1U
#define PORT_PIN_CFG1_P514_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P514_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P514_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P514_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P514_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P514_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P514_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P514_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P514_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P514_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                                  
#define PORT_PIN_CFG1_P515_CFG_PORT_0    PORT_PIN_MODE_P515_GPIO
#define PORT_PIN_CFG1_P515_CFG_PORT_1    2U
#define PORT_PIN_CFG1_P515_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P515_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P515_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P515_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P515_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P515_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P515_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P515_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P515_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P515_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                                  
#define PORT_PIN_CFG1_P516_CFG_PORT_0    PORT_PIN_MODE_P516_GPIO
#define PORT_PIN_CFG1_P516_CFG_PORT_1    2U
#define PORT_PIN_CFG1_P516_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P516_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P516_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P516_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P516_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P516_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P516_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P516_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P516_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P516_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG1_P517_CFG_PORT_0    PORT_PIN_MODE_P517_GPIO
#define PORT_PIN_CFG1_P517_CFG_PORT_1    1U
#define PORT_PIN_CFG1_P517_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P517_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P517_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P517_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P517_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P517_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P517_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P517_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P517_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P517_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG1_P518_CFG_PORT_0    PORT_PIN_MODE_P518_GPIO
#define PORT_PIN_CFG1_P518_CFG_PORT_1    1U
#define PORT_PIN_CFG1_P518_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P518_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P518_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P518_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P518_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P518_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P518_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P518_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P518_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P518_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG1_P519_CFG_PORT_0    PORT_PIN_MODE_P519_GPIO
#define PORT_PIN_CFG1_P519_CFG_PORT_1    1U
#define PORT_PIN_CFG1_P519_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P519_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P519_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P519_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P519_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P519_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P519_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P519_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P519_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P519_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG1_P520_CFG_PORT_0    PORT_PIN_MODE_P520_GPIO
#define PORT_PIN_CFG1_P520_CFG_PORT_1    1U
#define PORT_PIN_CFG1_P520_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P520_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P520_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P520_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P520_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P520_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P520_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P520_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P520_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P520_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG1_P425_CFG_PORT_0    PORT_PIN_MODE_P425_GPIO
#define PORT_PIN_CFG1_P425_CFG_PORT_1    1U
#define PORT_PIN_CFG1_P425_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P425_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P425_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P425_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P425_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P425_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P425_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P425_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P425_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P425_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG1_P426_CFG_PORT_0    PORT_PIN_MODE_P426_GPIO
#define PORT_PIN_CFG1_P426_CFG_PORT_1    1U
#define PORT_PIN_CFG1_P426_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P426_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P426_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P426_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P426_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P426_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P426_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P426_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P426_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P426_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG1_P427_CFG_PORT_0    PORT_PIN_MODE_P427_GPIO
#define PORT_PIN_CFG1_P427_CFG_PORT_1    1U
#define PORT_PIN_CFG1_P427_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P427_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P427_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P427_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P427_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P427_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P427_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P427_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P427_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P427_CFG_ADD_2     PORT_PIN_MODE_GPIO

                                                                            
#define PORT_PIN_CFG1_P428_CFG_PORT_0    PORT_PIN_MODE_P428_GPIO
#define PORT_PIN_CFG1_P428_CFG_PORT_1    1U
#define PORT_PIN_CFG1_P428_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P428_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P428_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P428_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P428_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P428_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P428_CFG_GPIO_2    PORT_PIN_ENABLE_TRUE
#define PORT_PIN_CFG1_P428_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P428_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P428_CFG_ADD_2     PORT_PIN_MODE_GPIO



/******************  setting of port resource input configured by user ****************/
/* Configuration 0 */

#define PORT_RESOURCEINPUT_CFG0_RX6_VALUE         PORT_RESOURCEINPUT_RX6_P316

#define PORT_RESOURCEINPUT_CFG0_RX1_VALUE         PORT_RESOURCEINPUT_RX1_P305

/* Configuration 1 */

#define PORT_RESOURCEINPUT_CFG1_EINT5_VALUE         PORT_RESOURCEINPUT_EINT5_P305

#define PORT_RESOURCEINPUT_CFG1_EINT0_VALUE         PORT_RESOURCEINPUT_EINT0_P316

#define PORT_RESOURCEINPUT_CFG1_EINT8_VALUE         PORT_RESOURCEINPUT_EINT8_P224


/*==================[type definitions]=======================================*/
/*==================[external function declarations]=========================*/
/*==================[internal function declarations]=========================*/
/*==================[external constants]=====================================*/
/*==================[internal constants]=====================================*/
/*==================[external data]==========================================*/
/*==================[internal data]==========================================*/
/*==================[external function definitions]==========================*/
/*==================[internal function definitions]==========================*/
#endif /* PORT_CFG_DER_INTERNAL_USER_H  */
/*==================[end of file]======================================*/
