#! /mingw64/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1141-g389e2a3a)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\msys64\mingw64\lib\ivl\system.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\v2005_math.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\va_math.vpi";
S_0000012769a12c30 .scope module, "MIPS_16" "MIPS_16" 2 6;
 .timescale 0 0;
L_0000012769a0f7b0 .functor BUFZ 4, L_0000012769a79210, C4<0000>, C4<0000>, C4<0000>;
v0000012769a766c0_0 .var "A", 15 0;
v0000012769a77ac0_0 .var "ALUout", 15 0;
v0000012769a77ca0_0 .var "ALUsrcA", 0 0;
v0000012769a77f20_0 .var "ALUsrcB", 2 0;
v0000012769a777a0_0 .var "B", 15 0;
v0000012769a76300_0 .var "C", 15 0;
v0000012769a77520_0 .var "IRwrite", 0 0;
v0000012769a77b60_0 .var "IorD", 0 0;
v0000012769a76260_0 .var "MDR", 15 0;
v0000012769a77840_0 .net "MemData", 15 0, v0000012769a14940_0;  1 drivers
v0000012769a764e0_0 .var "MemRead", 0 0;
v0000012769a77c00_0 .var "MemWrite", 0 0;
v0000012769a763a0_0 .var "PC", 15 0;
v0000012769a775c0_0 .var "PCWrite", 0 0;
v0000012769a77160_0 .var "PCsrc", 1 0;
v0000012769a77e80_0 .net "RegDst", 0 0, L_0000012769a79d50;  1 drivers
v0000012769a77200_0 .var "RegSrcA", 1 0;
v0000012769a76760_0 .var "RegWrite", 0 0;
v0000012769a77020_0 .net *"_ivl_10", 3 0, L_0000012769a79df0;  1 drivers
v0000012769a77d40_0 .net *"_ivl_12", 15 0, L_0000012769a79e90;  1 drivers
v0000012769a76440_0 .net *"_ivl_17", 0 0, L_0000012769a78d10;  1 drivers
v0000012769a76120_0 .net *"_ivl_18", 7 0, L_0000012769a78db0;  1 drivers
v0000012769a769e0_0 .net *"_ivl_20", 15 0, L_0000012769a78e50;  1 drivers
v0000012769a77de0_0 .net *"_ivl_3", 2 0, L_0000012769a786d0;  1 drivers
v0000012769a761c0_0 .net *"_ivl_39", 0 0, L_0000012769a7b900;  1 drivers
L_0000012769aa0088 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000012769a76800_0 .net/2u *"_ivl_4", 2 0, L_0000012769aa0088;  1 drivers
v0000012769a76bc0_0 .net *"_ivl_41", 0 0, L_0000012769a7af00;  1 drivers
v0000012769a773e0_0 .net *"_ivl_42", 3 0, L_0000012769a7b860;  1 drivers
v0000012769a76ee0_0 .net *"_ivl_51", 0 0, L_0000012769a7a8c0;  1 drivers
v0000012769a76b20_0 .net *"_ivl_52", 15 0, L_0000012769a7b7c0;  1 drivers
L_0000012769aa0160 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000012769a778e0_0 .net *"_ivl_55", 7 0, L_0000012769aa0160;  1 drivers
v0000012769a76580_0 .net *"_ivl_57", 0 0, L_0000012769a7b0e0;  1 drivers
v0000012769a768a0_0 .net *"_ivl_59", 0 0, L_0000012769a7b180;  1 drivers
v0000012769a772a0_0 .net *"_ivl_60", 15 0, L_0000012769a7a820;  1 drivers
L_0000012769aa01a8 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000012769a76080_0 .net *"_ivl_63", 11 0, L_0000012769aa01a8;  1 drivers
v0000012769a76620_0 .net *"_ivl_64", 15 0, L_0000012769a7a0a0;  1 drivers
L_0000012769aa01f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000012769a76d00_0 .net *"_ivl_67", 3 0, L_0000012769aa01f0;  1 drivers
v0000012769a770c0_0 .net *"_ivl_68", 15 0, L_0000012769a7a780;  1 drivers
v0000012769a76940_0 .net *"_ivl_71", 0 0, L_0000012769a7bcc0;  1 drivers
L_0000012769aa0238 .functor BUFT 1, C4<0000000000000010>, C4<0>, C4<0>, C4<0>;
v0000012769a76f80_0 .net/2u *"_ivl_72", 15 0, L_0000012769aa0238;  1 drivers
v0000012769a76a80_0 .net *"_ivl_74", 15 0, L_0000012769a7a140;  1 drivers
v0000012769a77340_0 .net *"_ivl_76", 15 0, L_0000012769a7bf40;  1 drivers
v0000012769a77480_0 .net *"_ivl_9", 0 0, L_0000012769a78bd0;  1 drivers
v0000012769a76c60_0 .net "addr", 15 0, L_0000012769a78b30;  1 drivers
v0000012769a76e40_0 .net "alures", 15 0, v0000012769a15520_0;  1 drivers
v0000012769a77660_0 .var "clk", 0 0;
v0000012769a77700_0 .net "ex_ins_1", 3 0, L_0000012769a79490;  1 drivers
v0000012769a76da0_0 .net "ex_ins_2", 3 0, L_0000012769a79a30;  1 drivers
v0000012769a77980_0 .var "instr", 15 0;
v0000012769a77a20_0 .var "opcode", 2 0;
v0000012769a78450_0 .net "q1", 3 0, L_0000012769a79210;  1 drivers
v0000012769a78f90_0 .net "q2", 3 0, L_0000012769a798f0;  1 drivers
v0000012769a79cb0_0 .net "q21", 7 0, L_0000012769a793f0;  1 drivers
v0000012769a79350_0 .net "q3", 3 0, L_0000012769a790d0;  1 drivers
v0000012769a78770_0 .net "q321", 11 0, L_0000012769a792b0;  1 drivers
v0000012769a79b70_0 .net "q4", 3 0, L_0000012769a78ef0;  1 drivers
v0000012769a79670_0 .net "rd1", 15 0, v0000012769a15480_0;  1 drivers
v0000012769a783b0_0 .net "rd2", 15 0, v0000012769a15660_0;  1 drivers
v0000012769a789f0_0 .net "rd3", 15 0, v0000012769a15980_0;  1 drivers
v0000012769a78090_0 .net "read_reg_1", 3 0, L_0000012769a7a500;  1 drivers
v0000012769a79ad0_0 .net "read_reg_2", 3 0, L_0000012769a0f7b0;  1 drivers
v0000012769a78950_0 .net "se1", 11 0, L_0000012769a79170;  1 drivers
v0000012769a78310_0 .net "se2", 7 0, L_0000012769a79850;  1 drivers
v0000012769a78130_0 .net "srcA", 15 0, L_0000012769a7a3c0;  1 drivers
v0000012769a79710_0 .net "srcB", 15 0, L_0000012769a7be00;  1 drivers
o0000012769a20a88 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0000012769a784f0_0 .net "w_data", 15 0, o0000012769a20a88;  0 drivers
v0000012769a78a90_0 .net "w_reg", 3 0, L_0000012769a7bd60;  1 drivers
v0000012769a79c10_0 .net "zero", 0 0, L_0000012769a7a460;  1 drivers
E_0000012769a1c170 .event posedge, v0000012769a77660_0;
L_0000012769a78b30 .functor MUXZ 16, v0000012769a763a0_0, v0000012769a77ac0_0, v0000012769a77b60_0, C4<>;
L_0000012769a786d0 .part L_0000012769a78ef0, 1, 3;
L_0000012769a79d50 .cmp/eq 3, L_0000012769a786d0, L_0000012769aa0088;
L_0000012769a78bd0 .part L_0000012769a792b0, 11, 1;
L_0000012769a79df0 .concat [ 1 1 1 1], L_0000012769a78bd0, L_0000012769a78bd0, L_0000012769a78bd0, L_0000012769a78bd0;
L_0000012769a79e90 .concat [ 12 4 0 0], L_0000012769a792b0, L_0000012769a79df0;
L_0000012769a79170 .part L_0000012769a79e90, 0, 12;
L_0000012769a78d10 .part L_0000012769a793f0, 7, 1;
LS_0000012769a78db0_0_0 .concat [ 1 1 1 1], L_0000012769a78d10, L_0000012769a78d10, L_0000012769a78d10, L_0000012769a78d10;
LS_0000012769a78db0_0_4 .concat [ 1 1 1 1], L_0000012769a78d10, L_0000012769a78d10, L_0000012769a78d10, L_0000012769a78d10;
L_0000012769a78db0 .concat [ 4 4 0 0], LS_0000012769a78db0_0_0, LS_0000012769a78db0_0_4;
L_0000012769a78e50 .concat [ 8 8 0 0], L_0000012769a793f0, L_0000012769a78db0;
L_0000012769a79850 .part L_0000012769a78e50, 0, 8;
L_0000012769a78ef0 .part v0000012769a77980_0, 12, 4;
L_0000012769a790d0 .part v0000012769a77980_0, 8, 4;
L_0000012769a798f0 .part v0000012769a77980_0, 4, 4;
L_0000012769a79210 .part v0000012769a77980_0, 0, 4;
L_0000012769a792b0 .part v0000012769a77980_0, 0, 12;
L_0000012769a793f0 .part v0000012769a77980_0, 0, 8;
L_0000012769a7bd60 .functor MUXZ 4, L_0000012769a790d0, L_0000012769a79490, L_0000012769a79d50, C4<>;
L_0000012769a7b900 .part v0000012769a77200_0, 1, 1;
L_0000012769a7af00 .part v0000012769a77200_0, 0, 1;
L_0000012769a7b860 .functor MUXZ 4, L_0000012769a798f0, L_0000012769a790d0, L_0000012769a7af00, C4<>;
L_0000012769a7a500 .functor MUXZ 4, L_0000012769a7b860, L_0000012769a79a30, L_0000012769a7b900, C4<>;
L_0000012769a7a3c0 .functor MUXZ 16, v0000012769a763a0_0, v0000012769a766c0_0, v0000012769a77ca0_0, C4<>;
L_0000012769a7a8c0 .part v0000012769a77f20_0, 2, 1;
L_0000012769a7b7c0 .concat [ 8 8 0 0], L_0000012769a79850, L_0000012769aa0160;
L_0000012769a7b0e0 .part v0000012769a77f20_0, 1, 1;
L_0000012769a7b180 .part v0000012769a77f20_0, 0, 1;
L_0000012769a7a820 .concat [ 4 12 0 0], L_0000012769a798f0, L_0000012769aa01a8;
L_0000012769a7a0a0 .concat [ 12 4 0 0], L_0000012769a79170, L_0000012769aa01f0;
L_0000012769a7a780 .functor MUXZ 16, L_0000012769a7a0a0, L_0000012769a7a820, L_0000012769a7b180, C4<>;
L_0000012769a7bcc0 .part v0000012769a77f20_0, 0, 1;
L_0000012769a7a140 .functor MUXZ 16, v0000012769a777a0_0, L_0000012769aa0238, L_0000012769a7bcc0, C4<>;
L_0000012769a7bf40 .functor MUXZ 16, L_0000012769a7a140, L_0000012769a7a780, L_0000012769a7b0e0, C4<>;
L_0000012769a7be00 .functor MUXZ 16, L_0000012769a7bf40, L_0000012769a7b7c0, L_0000012769a7a8c0, C4<>;
S_00000127699f2f40 .scope module, "alu1" "ALU" 2 103, 3 1 0, S_0000012769a12c30;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "opcode";
    .port_info 1 /INPUT 16 "A";
    .port_info 2 /INPUT 16 "B";
    .port_info 3 /OUTPUT 16 "res";
    .port_info 4 /OUTPUT 1 "zero";
L_0000012769a0f820 .functor XNOR 16, L_0000012769a7a3c0, L_0000012769a7be00, C4<0000000000000000>, C4<0000000000000000>;
v0000012769a15f20_0 .net/s "A", 15 0, L_0000012769a7a3c0;  alias, 1 drivers
v0000012769a146c0_0 .net/s "B", 15 0, L_0000012769a7be00;  alias, 1 drivers
v0000012769a14440_0 .net *"_ivl_0", 15 0, L_0000012769a0f820;  1 drivers
v0000012769a144e0_0 .net "opcode", 2 0, v0000012769a77a20_0;  1 drivers
v0000012769a15520_0 .var "res", 15 0;
v0000012769a15200_0 .net "zero", 0 0, L_0000012769a7a460;  alias, 1 drivers
E_0000012769a1cbb0 .event anyedge, v0000012769a144e0_0, v0000012769a15f20_0, v0000012769a146c0_0;
L_0000012769a7a460 .reduce/and L_0000012769a0f820;
S_00000127699f30d0 .scope module, "mem1" "Datamemory" 2 47, 4 1 0, S_0000012769a12c30;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "Address";
    .port_info 1 /INPUT 16 "Writedata";
    .port_info 2 /INPUT 1 "MemRead";
    .port_info 3 /INPUT 1 "MemWrite";
    .port_info 4 /OUTPUT 16 "Memdata";
v0000012769a14580_0 .net "Address", 15 0, L_0000012769a78b30;  alias, 1 drivers
v0000012769a15fc0_0 .net "MemRead", 0 0, v0000012769a764e0_0;  1 drivers
v0000012769a14760_0 .net "MemWrite", 0 0, v0000012769a77c00_0;  1 drivers
v0000012769a14940_0 .var "Memdata", 15 0;
v0000012769a14800 .array "Memory", 100 0, 15 0;
v0000012769a14bc0_0 .net "Writedata", 15 0, v0000012769a76300_0;  1 drivers
v0000012769a14800_0 .array/port v0000012769a14800, 0;
E_0000012769a1c670/0 .event anyedge, v0000012769a14760_0, v0000012769a14bc0_0, v0000012769a14580_0, v0000012769a14800_0;
v0000012769a14800_1 .array/port v0000012769a14800, 1;
v0000012769a14800_2 .array/port v0000012769a14800, 2;
v0000012769a14800_3 .array/port v0000012769a14800, 3;
v0000012769a14800_4 .array/port v0000012769a14800, 4;
E_0000012769a1c670/1 .event anyedge, v0000012769a14800_1, v0000012769a14800_2, v0000012769a14800_3, v0000012769a14800_4;
v0000012769a14800_5 .array/port v0000012769a14800, 5;
v0000012769a14800_6 .array/port v0000012769a14800, 6;
v0000012769a14800_7 .array/port v0000012769a14800, 7;
v0000012769a14800_8 .array/port v0000012769a14800, 8;
E_0000012769a1c670/2 .event anyedge, v0000012769a14800_5, v0000012769a14800_6, v0000012769a14800_7, v0000012769a14800_8;
v0000012769a14800_9 .array/port v0000012769a14800, 9;
v0000012769a14800_10 .array/port v0000012769a14800, 10;
v0000012769a14800_11 .array/port v0000012769a14800, 11;
v0000012769a14800_12 .array/port v0000012769a14800, 12;
E_0000012769a1c670/3 .event anyedge, v0000012769a14800_9, v0000012769a14800_10, v0000012769a14800_11, v0000012769a14800_12;
v0000012769a14800_13 .array/port v0000012769a14800, 13;
v0000012769a14800_14 .array/port v0000012769a14800, 14;
v0000012769a14800_15 .array/port v0000012769a14800, 15;
v0000012769a14800_16 .array/port v0000012769a14800, 16;
E_0000012769a1c670/4 .event anyedge, v0000012769a14800_13, v0000012769a14800_14, v0000012769a14800_15, v0000012769a14800_16;
v0000012769a14800_17 .array/port v0000012769a14800, 17;
v0000012769a14800_18 .array/port v0000012769a14800, 18;
v0000012769a14800_19 .array/port v0000012769a14800, 19;
v0000012769a14800_20 .array/port v0000012769a14800, 20;
E_0000012769a1c670/5 .event anyedge, v0000012769a14800_17, v0000012769a14800_18, v0000012769a14800_19, v0000012769a14800_20;
v0000012769a14800_21 .array/port v0000012769a14800, 21;
v0000012769a14800_22 .array/port v0000012769a14800, 22;
v0000012769a14800_23 .array/port v0000012769a14800, 23;
v0000012769a14800_24 .array/port v0000012769a14800, 24;
E_0000012769a1c670/6 .event anyedge, v0000012769a14800_21, v0000012769a14800_22, v0000012769a14800_23, v0000012769a14800_24;
v0000012769a14800_25 .array/port v0000012769a14800, 25;
v0000012769a14800_26 .array/port v0000012769a14800, 26;
v0000012769a14800_27 .array/port v0000012769a14800, 27;
v0000012769a14800_28 .array/port v0000012769a14800, 28;
E_0000012769a1c670/7 .event anyedge, v0000012769a14800_25, v0000012769a14800_26, v0000012769a14800_27, v0000012769a14800_28;
v0000012769a14800_29 .array/port v0000012769a14800, 29;
v0000012769a14800_30 .array/port v0000012769a14800, 30;
v0000012769a14800_31 .array/port v0000012769a14800, 31;
v0000012769a14800_32 .array/port v0000012769a14800, 32;
E_0000012769a1c670/8 .event anyedge, v0000012769a14800_29, v0000012769a14800_30, v0000012769a14800_31, v0000012769a14800_32;
v0000012769a14800_33 .array/port v0000012769a14800, 33;
v0000012769a14800_34 .array/port v0000012769a14800, 34;
v0000012769a14800_35 .array/port v0000012769a14800, 35;
v0000012769a14800_36 .array/port v0000012769a14800, 36;
E_0000012769a1c670/9 .event anyedge, v0000012769a14800_33, v0000012769a14800_34, v0000012769a14800_35, v0000012769a14800_36;
v0000012769a14800_37 .array/port v0000012769a14800, 37;
v0000012769a14800_38 .array/port v0000012769a14800, 38;
v0000012769a14800_39 .array/port v0000012769a14800, 39;
v0000012769a14800_40 .array/port v0000012769a14800, 40;
E_0000012769a1c670/10 .event anyedge, v0000012769a14800_37, v0000012769a14800_38, v0000012769a14800_39, v0000012769a14800_40;
v0000012769a14800_41 .array/port v0000012769a14800, 41;
v0000012769a14800_42 .array/port v0000012769a14800, 42;
v0000012769a14800_43 .array/port v0000012769a14800, 43;
v0000012769a14800_44 .array/port v0000012769a14800, 44;
E_0000012769a1c670/11 .event anyedge, v0000012769a14800_41, v0000012769a14800_42, v0000012769a14800_43, v0000012769a14800_44;
v0000012769a14800_45 .array/port v0000012769a14800, 45;
v0000012769a14800_46 .array/port v0000012769a14800, 46;
v0000012769a14800_47 .array/port v0000012769a14800, 47;
v0000012769a14800_48 .array/port v0000012769a14800, 48;
E_0000012769a1c670/12 .event anyedge, v0000012769a14800_45, v0000012769a14800_46, v0000012769a14800_47, v0000012769a14800_48;
v0000012769a14800_49 .array/port v0000012769a14800, 49;
v0000012769a14800_50 .array/port v0000012769a14800, 50;
v0000012769a14800_51 .array/port v0000012769a14800, 51;
v0000012769a14800_52 .array/port v0000012769a14800, 52;
E_0000012769a1c670/13 .event anyedge, v0000012769a14800_49, v0000012769a14800_50, v0000012769a14800_51, v0000012769a14800_52;
v0000012769a14800_53 .array/port v0000012769a14800, 53;
v0000012769a14800_54 .array/port v0000012769a14800, 54;
v0000012769a14800_55 .array/port v0000012769a14800, 55;
v0000012769a14800_56 .array/port v0000012769a14800, 56;
E_0000012769a1c670/14 .event anyedge, v0000012769a14800_53, v0000012769a14800_54, v0000012769a14800_55, v0000012769a14800_56;
v0000012769a14800_57 .array/port v0000012769a14800, 57;
v0000012769a14800_58 .array/port v0000012769a14800, 58;
v0000012769a14800_59 .array/port v0000012769a14800, 59;
v0000012769a14800_60 .array/port v0000012769a14800, 60;
E_0000012769a1c670/15 .event anyedge, v0000012769a14800_57, v0000012769a14800_58, v0000012769a14800_59, v0000012769a14800_60;
v0000012769a14800_61 .array/port v0000012769a14800, 61;
v0000012769a14800_62 .array/port v0000012769a14800, 62;
v0000012769a14800_63 .array/port v0000012769a14800, 63;
v0000012769a14800_64 .array/port v0000012769a14800, 64;
E_0000012769a1c670/16 .event anyedge, v0000012769a14800_61, v0000012769a14800_62, v0000012769a14800_63, v0000012769a14800_64;
v0000012769a14800_65 .array/port v0000012769a14800, 65;
v0000012769a14800_66 .array/port v0000012769a14800, 66;
v0000012769a14800_67 .array/port v0000012769a14800, 67;
v0000012769a14800_68 .array/port v0000012769a14800, 68;
E_0000012769a1c670/17 .event anyedge, v0000012769a14800_65, v0000012769a14800_66, v0000012769a14800_67, v0000012769a14800_68;
v0000012769a14800_69 .array/port v0000012769a14800, 69;
v0000012769a14800_70 .array/port v0000012769a14800, 70;
v0000012769a14800_71 .array/port v0000012769a14800, 71;
v0000012769a14800_72 .array/port v0000012769a14800, 72;
E_0000012769a1c670/18 .event anyedge, v0000012769a14800_69, v0000012769a14800_70, v0000012769a14800_71, v0000012769a14800_72;
v0000012769a14800_73 .array/port v0000012769a14800, 73;
v0000012769a14800_74 .array/port v0000012769a14800, 74;
v0000012769a14800_75 .array/port v0000012769a14800, 75;
v0000012769a14800_76 .array/port v0000012769a14800, 76;
E_0000012769a1c670/19 .event anyedge, v0000012769a14800_73, v0000012769a14800_74, v0000012769a14800_75, v0000012769a14800_76;
v0000012769a14800_77 .array/port v0000012769a14800, 77;
v0000012769a14800_78 .array/port v0000012769a14800, 78;
v0000012769a14800_79 .array/port v0000012769a14800, 79;
v0000012769a14800_80 .array/port v0000012769a14800, 80;
E_0000012769a1c670/20 .event anyedge, v0000012769a14800_77, v0000012769a14800_78, v0000012769a14800_79, v0000012769a14800_80;
v0000012769a14800_81 .array/port v0000012769a14800, 81;
v0000012769a14800_82 .array/port v0000012769a14800, 82;
v0000012769a14800_83 .array/port v0000012769a14800, 83;
v0000012769a14800_84 .array/port v0000012769a14800, 84;
E_0000012769a1c670/21 .event anyedge, v0000012769a14800_81, v0000012769a14800_82, v0000012769a14800_83, v0000012769a14800_84;
v0000012769a14800_85 .array/port v0000012769a14800, 85;
v0000012769a14800_86 .array/port v0000012769a14800, 86;
v0000012769a14800_87 .array/port v0000012769a14800, 87;
v0000012769a14800_88 .array/port v0000012769a14800, 88;
E_0000012769a1c670/22 .event anyedge, v0000012769a14800_85, v0000012769a14800_86, v0000012769a14800_87, v0000012769a14800_88;
v0000012769a14800_89 .array/port v0000012769a14800, 89;
v0000012769a14800_90 .array/port v0000012769a14800, 90;
v0000012769a14800_91 .array/port v0000012769a14800, 91;
v0000012769a14800_92 .array/port v0000012769a14800, 92;
E_0000012769a1c670/23 .event anyedge, v0000012769a14800_89, v0000012769a14800_90, v0000012769a14800_91, v0000012769a14800_92;
v0000012769a14800_93 .array/port v0000012769a14800, 93;
v0000012769a14800_94 .array/port v0000012769a14800, 94;
v0000012769a14800_95 .array/port v0000012769a14800, 95;
v0000012769a14800_96 .array/port v0000012769a14800, 96;
E_0000012769a1c670/24 .event anyedge, v0000012769a14800_93, v0000012769a14800_94, v0000012769a14800_95, v0000012769a14800_96;
v0000012769a14800_97 .array/port v0000012769a14800, 97;
v0000012769a14800_98 .array/port v0000012769a14800, 98;
v0000012769a14800_99 .array/port v0000012769a14800, 99;
v0000012769a14800_100 .array/port v0000012769a14800, 100;
E_0000012769a1c670/25 .event anyedge, v0000012769a14800_97, v0000012769a14800_98, v0000012769a14800_99, v0000012769a14800_100;
E_0000012769a1c670/26 .event anyedge, v0000012769a15fc0_0;
E_0000012769a1c670 .event/or E_0000012769a1c670/0, E_0000012769a1c670/1, E_0000012769a1c670/2, E_0000012769a1c670/3, E_0000012769a1c670/4, E_0000012769a1c670/5, E_0000012769a1c670/6, E_0000012769a1c670/7, E_0000012769a1c670/8, E_0000012769a1c670/9, E_0000012769a1c670/10, E_0000012769a1c670/11, E_0000012769a1c670/12, E_0000012769a1c670/13, E_0000012769a1c670/14, E_0000012769a1c670/15, E_0000012769a1c670/16, E_0000012769a1c670/17, E_0000012769a1c670/18, E_0000012769a1c670/19, E_0000012769a1c670/20, E_0000012769a1c670/21, E_0000012769a1c670/22, E_0000012769a1c670/23, E_0000012769a1c670/24, E_0000012769a1c670/25, E_0000012769a1c670/26;
S_00000127699e6760 .scope module, "rad" "RegDecoder" 2 76, 5 1 0, S_0000012769a12c30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "R";
    .port_info 1 /OUTPUT 4 "ext_Rd";
    .port_info 2 /OUTPUT 4 "ext_Rp";
v0000012769a14d00_0 .net "R", 3 0, L_0000012769a790d0;  alias, 1 drivers
L_0000012769aa00d0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000012769a14e40_0 .net/2u *"_ivl_0", 1 0, L_0000012769aa00d0;  1 drivers
v0000012769a14ee0_0 .net *"_ivl_3", 1 0, L_0000012769a79990;  1 drivers
L_0000012769aa0118 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000012769a14120_0 .net/2u *"_ivl_6", 1 0, L_0000012769aa0118;  1 drivers
v0000012769a155c0_0 .net *"_ivl_9", 1 0, L_0000012769a79530;  1 drivers
v0000012769a152a0_0 .net "ext_Rd", 3 0, L_0000012769a79490;  alias, 1 drivers
v0000012769a158e0_0 .net "ext_Rp", 3 0, L_0000012769a79a30;  alias, 1 drivers
L_0000012769a79990 .part L_0000012769a790d0, 2, 2;
L_0000012769a79490 .concat [ 2 2 0 0], L_0000012769a79990, L_0000012769aa00d0;
L_0000012769a79530 .part L_0000012769a790d0, 0, 2;
L_0000012769a79a30 .concat [ 2 2 0 0], L_0000012769a79530, L_0000012769aa0118;
S_00000127699f49c0 .scope module, "regf" "RegFile" 2 87, 6 1 0, S_0000012769a12c30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "rw";
    .port_info 1 /INPUT 4 "rs1";
    .port_info 2 /INPUT 4 "rs2";
    .port_info 3 /INPUT 16 "WD";
    .port_info 4 /INPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 16 "rd1";
    .port_info 6 /OUTPUT 16 "rd2";
    .port_info 7 /OUTPUT 16 "rd3";
v0000012769a14f80 .array "RegData", 15 0, 15 0;
v0000012769a15340_0 .net "RegWrite", 0 0, v0000012769a76760_0;  1 drivers
v0000012769a153e0_0 .net "WD", 15 0, o0000012769a20a88;  alias, 0 drivers
v0000012769a15480_0 .var "rd1", 15 0;
v0000012769a15660_0 .var "rd2", 15 0;
v0000012769a15980_0 .var "rd3", 15 0;
v0000012769a15a20_0 .net "rs1", 3 0, L_0000012769a7a500;  alias, 1 drivers
v0000012769a15c00_0 .net "rs2", 3 0, L_0000012769a0f7b0;  alias, 1 drivers
v0000012769a15ca0_0 .net "rw", 3 0, L_0000012769a7bd60;  alias, 1 drivers
E_0000012769a1cd70/0 .event anyedge, v0000012769a153e0_0, v0000012769a15340_0, v0000012769a15ca0_0, v0000012769a15c00_0;
E_0000012769a1cd70/1 .event anyedge, v0000012769a15a20_0;
E_0000012769a1cd70 .event/or E_0000012769a1cd70/0, E_0000012769a1cd70/1;
S_00000127699f2db0 .scope module, "tb" "tb" 3 28;
 .timescale 0 0;
v0000012769a79030_0 .var "At", 15 0;
v0000012769a78c70_0 .var "Bt", 15 0;
v0000012769a795d0_0 .var "opt", 2 0;
v0000012769a78270_0 .net "res", 15 0, v0000012769a788b0_0;  1 drivers
v0000012769a781d0_0 .net "zero", 0 0, L_0000012769a7adc0;  1 drivers
S_00000127699f4b50 .scope module, "dut" "ALU" 3 36, 3 1 0, S_00000127699f2db0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "opcode";
    .port_info 1 /INPUT 16 "A";
    .port_info 2 /INPUT 16 "B";
    .port_info 3 /OUTPUT 16 "res";
    .port_info 4 /OUTPUT 1 "zero";
L_0000012769a0f430 .functor XNOR 16, v0000012769a79030_0, v0000012769a78c70_0, C4<0000000000000000>, C4<0000000000000000>;
v0000012769a78810_0 .net/s "A", 15 0, v0000012769a79030_0;  1 drivers
v0000012769a79f30_0 .net/s "B", 15 0, v0000012769a78c70_0;  1 drivers
v0000012769a797b0_0 .net *"_ivl_0", 15 0, L_0000012769a0f430;  1 drivers
v0000012769a78590_0 .net "opcode", 2 0, v0000012769a795d0_0;  1 drivers
v0000012769a788b0_0 .var "res", 15 0;
v0000012769a78630_0 .net "zero", 0 0, L_0000012769a7adc0;  alias, 1 drivers
E_0000012769a1c470 .event anyedge, v0000012769a78590_0, v0000012769a78810_0, v0000012769a79f30_0;
L_0000012769a7adc0 .reduce/and L_0000012769a0f430;
    .scope S_00000127699f30d0;
T_0 ;
    %vpi_call 4 11 "$readmemh", "mem_init.mem", v0000012769a14800, 16'b0000000000000000, 16'b0000000001100100 {0 0 0};
    %end;
    .thread T_0;
    .scope S_00000127699f30d0;
T_1 ;
    %wait E_0000012769a1c670;
    %load/vec4 v0000012769a14760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000012769a14bc0_0;
    %ix/getv 3, v0000012769a14580_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012769a14800, 0, 4;
T_1.0 ;
    %vpi_call 4 19 "$writememh", "mem_fin.mem", v0000012769a14800 {0 0 0};
    %load/vec4 v0000012769a15fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000012769a15fc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.4, 8;
    %ix/getv 4, v0000012769a14580_0;
    %load/vec4a v0000012769a14800, 4;
    %jmp/1 T_1.5, 8;
T_1.4 ; End of true expr.
    %pushi/vec4 65535, 65535, 16;
    %jmp/0 T_1.5, 8;
 ; End of false expr.
    %blend;
T_1.5;
    %assign/vec4 v0000012769a14940_0, 0;
T_1.2 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000127699f49c0;
T_2 ;
    %vpi_call 6 10 "$readmemh", "reg_init.mem", v0000012769a14f80 {0 0 0};
    %end;
    .thread T_2;
    .scope S_00000127699f49c0;
T_3 ;
    %wait E_0000012769a1cd70;
    %load/vec4 v0000012769a15a20_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000012769a14f80, 4;
    %assign/vec4 v0000012769a15480_0, 0;
    %load/vec4 v0000012769a15c00_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000012769a14f80, 4;
    %assign/vec4 v0000012769a15660_0, 0;
    %load/vec4 v0000012769a15ca0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000012769a14f80, 4;
    %assign/vec4 v0000012769a15980_0, 0;
    %load/vec4 v0000012769a15340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000012769a153e0_0;
    %load/vec4 v0000012769a15ca0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012769a14f80, 0, 4;
T_3.0 ;
    %vpi_call 6 21 "$writememh", "reg_fin.mem", v0000012769a14f80 {0 0 0};
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000127699f2f40;
T_4 ;
    %wait E_0000012769a1cbb0;
    %load/vec4 v0000012769a144e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %load/vec4 v0000012769a15f20_0;
    %load/vec4 v0000012769a146c0_0;
    %add;
    %assign/vec4 v0000012769a15520_0, 0;
    %jmp T_4.8;
T_4.0 ;
    %load/vec4 v0000012769a15f20_0;
    %load/vec4 v0000012769a146c0_0;
    %add;
    %assign/vec4 v0000012769a15520_0, 0;
    %jmp T_4.8;
T_4.1 ;
    %load/vec4 v0000012769a15f20_0;
    %load/vec4 v0000012769a146c0_0;
    %sub;
    %assign/vec4 v0000012769a15520_0, 0;
    %jmp T_4.8;
T_4.2 ;
    %load/vec4 v0000012769a15f20_0;
    %load/vec4 v0000012769a146c0_0;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0000012769a15520_0, 0;
    %jmp T_4.8;
T_4.3 ;
    %load/vec4 v0000012769a15f20_0;
    %load/vec4 v0000012769a146c0_0;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0000012769a15520_0, 0;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v0000012769a15f20_0;
    %load/vec4 v0000012769a146c0_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %assign/vec4 v0000012769a15520_0, 0;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v0000012769a15f20_0;
    %load/vec4 v0000012769a146c0_0;
    %nand;
    %assign/vec4 v0000012769a15520_0, 0;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0000012769a15f20_0;
    %load/vec4 v0000012769a146c0_0;
    %or;
    %assign/vec4 v0000012769a15520_0, 0;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000012769a12c30;
T_5 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000012769a763a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012769a77660_0, 0;
T_5.0 ;
    %delay 1, 0;
    %load/vec4 v0000012769a77660_0;
    %inv;
    %assign/vec4 v0000012769a77660_0, 0;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0000012769a12c30;
T_6 ;
    %wait E_0000012769a1c170;
    %load/vec4 v0000012769a77840_0;
    %assign/vec4 v0000012769a76260_0, 0;
    %load/vec4 v0000012769a77520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0000012769a77840_0;
    %assign/vec4 v0000012769a77980_0, 0;
T_6.0 ;
    %load/vec4 v0000012769a79670_0;
    %assign/vec4 v0000012769a766c0_0, 0;
    %load/vec4 v0000012769a783b0_0;
    %assign/vec4 v0000012769a777a0_0, 0;
    %load/vec4 v0000012769a789f0_0;
    %assign/vec4 v0000012769a76300_0, 0;
    %load/vec4 v0000012769a76e40_0;
    %assign/vec4 v0000012769a77ac0_0, 0;
    %load/vec4 v0000012769a775c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000012769a77160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %load/vec4 v0000012769a763a0_0;
    %assign/vec4 v0000012769a763a0_0, 0;
    %jmp T_6.8;
T_6.4 ;
    %load/vec4 v0000012769a77ac0_0;
    %assign/vec4 v0000012769a763a0_0, 0;
    %jmp T_6.8;
T_6.5 ;
    %load/vec4 v0000012769a76300_0;
    %assign/vec4 v0000012769a763a0_0, 0;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v0000012769a76e40_0;
    %assign/vec4 v0000012769a763a0_0, 0;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
T_6.2 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000012769a12c30;
T_7 ;
    %vpi_call 2 133 "$dumpfile", "mem_test.vcd" {0 0 0};
    %vpi_call 2 134 "$dumpvars", 32'sb00000000000000000000000000000001, S_0000012769a12c30 {0 0 0};
    %delay 4, 0;
    %vpi_call 2 135 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0000012769a12c30;
T_8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000012769a77160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012769a775c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012769a77ca0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000012769a77f20_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000012769a77a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012769a77b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012769a77520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012769a764e0_0, 0;
    %wait E_0000012769a1c170;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012769a775c0_0, 0;
    %end;
    .thread T_8;
    .scope S_00000127699f4b50;
T_9 ;
    %wait E_0000012769a1c470;
    %load/vec4 v0000012769a78590_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %load/vec4 v0000012769a78810_0;
    %load/vec4 v0000012769a79f30_0;
    %add;
    %assign/vec4 v0000012769a788b0_0, 0;
    %jmp T_9.8;
T_9.0 ;
    %load/vec4 v0000012769a78810_0;
    %load/vec4 v0000012769a79f30_0;
    %add;
    %assign/vec4 v0000012769a788b0_0, 0;
    %jmp T_9.8;
T_9.1 ;
    %load/vec4 v0000012769a78810_0;
    %load/vec4 v0000012769a79f30_0;
    %sub;
    %assign/vec4 v0000012769a788b0_0, 0;
    %jmp T_9.8;
T_9.2 ;
    %load/vec4 v0000012769a78810_0;
    %load/vec4 v0000012769a79f30_0;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0000012769a788b0_0, 0;
    %jmp T_9.8;
T_9.3 ;
    %load/vec4 v0000012769a78810_0;
    %load/vec4 v0000012769a79f30_0;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0000012769a788b0_0, 0;
    %jmp T_9.8;
T_9.4 ;
    %load/vec4 v0000012769a78810_0;
    %load/vec4 v0000012769a79f30_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %assign/vec4 v0000012769a788b0_0, 0;
    %jmp T_9.8;
T_9.5 ;
    %load/vec4 v0000012769a78810_0;
    %load/vec4 v0000012769a79f30_0;
    %nand;
    %assign/vec4 v0000012769a788b0_0, 0;
    %jmp T_9.8;
T_9.6 ;
    %load/vec4 v0000012769a78810_0;
    %load/vec4 v0000012769a79f30_0;
    %or;
    %assign/vec4 v0000012769a788b0_0, 0;
    %jmp T_9.8;
T_9.8 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000127699f2db0;
T_10 ;
    %vpi_call 3 45 "$monitor", "opcode : %b, A = %b(%d)B = %b(%d) :::: res = %b(%d) --- %b", v0000012769a795d0_0, v0000012769a79030_0, v0000012769a79030_0, v0000012769a78c70_0, v0000012769a78c70_0, v0000012769a78270_0, v0000012769a78270_0, v0000012769a781d0_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_00000127699f2db0;
T_11 ;
    %pushi/vec4 60589, 0, 16;
    %assign/vec4 v0000012769a79030_0, 0;
    %pushi/vec4 3, 0, 16;
    %assign/vec4 v0000012769a78c70_0, 0;
    %delay 10, 0;
    %vpi_call 3 50 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_00000127699f2db0;
T_12 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000012769a795d0_0, 0, 3;
    %pushi/vec4 7, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1, 0;
    %load/vec4 v0000012769a795d0_0;
    %addi 1, 0, 3;
    %store/vec4 v0000012769a795d0_0, 0, 3;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    ".\MIPS_proc.v";
    "./alu.v";
    "./data_mem.v";
    "./reg_dec.v";
    "./reg_file.v";
