
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.903767                       # Number of seconds simulated
sim_ticks                                2903766778500                       # Number of ticks simulated
final_tick                               2903766778500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 556763                       # Simulator instruction rate (inst/s)
host_op_rate                                   671289                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                            14374691055                       # Simulator tick rate (ticks/s)
host_mem_usage                                 583268                       # Number of bytes of host memory used
host_seconds                                   202.01                       # Real time elapsed on the host
sim_insts                                   112469247                       # Number of instructions simulated
sim_ops                                     135604005                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.pwrStateResidencyTicks::UNDEFINED 2903766778500                       # Cumulative time (in ticks) in various power states
system.physmem.bytes_read::cpu0.dtb.walker          192                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.itb.walker           64                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.inst           555300                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data          4008928                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.dtb.walker          320                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.itb.walker           64                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst           630848                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data          4995972                       # Number of bytes read from this memory
system.physmem.bytes_read::realview.ide           960                       # Number of bytes read from this memory
system.physmem.bytes_read::total             10192648                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst       555300                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst       630848                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total         1186148                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      7610112                       # Number of bytes written to this memory
system.physmem.bytes_written::cpu0.data         17516                       # Number of bytes written to this memory
system.physmem.bytes_written::cpu1.data             8                       # Number of bytes written to this memory
system.physmem.bytes_written::total           7627636                       # Number of bytes written to this memory
system.physmem.num_reads::cpu0.dtb.walker            3                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.itb.walker            1                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.inst             17130                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data             63158                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.dtb.walker            5                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.itb.walker            1                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst              9857                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data             78063                       # Number of read requests responded to by this memory
system.physmem.num_reads::realview.ide             15                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                168233                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks          118908                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data             4379                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                2                       # Number of write requests responded to by this memory
system.physmem.num_writes::total               123289                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu0.dtb.walker            66                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.itb.walker            22                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.inst              191234                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data             1380596                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.dtb.walker           110                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.itb.walker            22                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst              217252                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data             1720514                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::realview.ide              331                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 3510147                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst         191234                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst         217252                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             408486                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           2620772                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::cpu0.data               6032                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::cpu1.data                  3                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                2626807                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           2620772                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.dtb.walker           66                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.itb.walker           22                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst             191234                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data            1386628                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.dtb.walker          110                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.itb.walker           22                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst             217252                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data            1720517                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::realview.ide             331                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                6136954                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs                        168233                       # Number of read requests accepted
system.physmem.writeReqs                       123289                       # Number of write requests accepted
system.physmem.readBursts                      168233                       # Number of DRAM read bursts, including those serviced by the write queue
system.physmem.writeBursts                     123289                       # Number of DRAM write bursts, including those merged in the write queue
system.physmem.bytesReadDRAM                 10759040                       # Total number of bytes read from DRAM
system.physmem.bytesReadWrQ                      7872                       # Total number of bytes read from write queue
system.physmem.bytesWritten                   7641600                       # Total number of bytes written to DRAM
system.physmem.bytesReadSys                  10192648                       # Total read bytes from the system interface side
system.physmem.bytesWrittenSys                7627636                       # Total written bytes from the system interface side
system.physmem.servicedByWrQ                      123                       # Number of DRAM read bursts serviced by the write queue
system.physmem.mergedWrBursts                    3888                       # Number of DRAM write bursts merged with an existing one
system.physmem.neitherReadNorWriteReqs              0                       # Number of requests that are neither read nor write
system.physmem.perBankRdBursts::0                9792                       # Per bank write bursts
system.physmem.perBankRdBursts::1                9632                       # Per bank write bursts
system.physmem.perBankRdBursts::2               10568                       # Per bank write bursts
system.physmem.perBankRdBursts::3               10165                       # Per bank write bursts
system.physmem.perBankRdBursts::4               19064                       # Per bank write bursts
system.physmem.perBankRdBursts::5               10189                       # Per bank write bursts
system.physmem.perBankRdBursts::6                9914                       # Per bank write bursts
system.physmem.perBankRdBursts::7               10188                       # Per bank write bursts
system.physmem.perBankRdBursts::8                9623                       # Per bank write bursts
system.physmem.perBankRdBursts::9               10301                       # Per bank write bursts
system.physmem.perBankRdBursts::10               9773                       # Per bank write bursts
system.physmem.perBankRdBursts::11               9030                       # Per bank write bursts
system.physmem.perBankRdBursts::12              10231                       # Per bank write bursts
system.physmem.perBankRdBursts::13              10348                       # Per bank write bursts
system.physmem.perBankRdBursts::14              10027                       # Per bank write bursts
system.physmem.perBankRdBursts::15               9265                       # Per bank write bursts
system.physmem.perBankWrBursts::0                7302                       # Per bank write bursts
system.physmem.perBankWrBursts::1                7227                       # Per bank write bursts
system.physmem.perBankWrBursts::2                8385                       # Per bank write bursts
system.physmem.perBankWrBursts::3                7804                       # Per bank write bursts
system.physmem.perBankWrBursts::4                7523                       # Per bank write bursts
system.physmem.perBankWrBursts::5                7419                       # Per bank write bursts
system.physmem.perBankWrBursts::6                7240                       # Per bank write bursts
system.physmem.perBankWrBursts::7                7527                       # Per bank write bursts
system.physmem.perBankWrBursts::8                7332                       # Per bank write bursts
system.physmem.perBankWrBursts::9                7919                       # Per bank write bursts
system.physmem.perBankWrBursts::10               7392                       # Per bank write bursts
system.physmem.perBankWrBursts::11               6920                       # Per bank write bursts
system.physmem.perBankWrBursts::12               7696                       # Per bank write bursts
system.physmem.perBankWrBursts::13               7626                       # Per bank write bursts
system.physmem.perBankWrBursts::14               7423                       # Per bank write bursts
system.physmem.perBankWrBursts::15               6665                       # Per bank write bursts
system.physmem.numRdRetry                           0                       # Number of times read queue was full causing retry
system.physmem.numWrRetry                           6                       # Number of times write queue was full causing retry
system.physmem.totGap                    2903766416500                       # Total gap between requests
system.physmem.readPktSize::0                       0                       # Read request sizes (log2)
system.physmem.readPktSize::1                       0                       # Read request sizes (log2)
system.physmem.readPktSize::2                    9558                       # Read request sizes (log2)
system.physmem.readPktSize::3                      14                       # Read request sizes (log2)
system.physmem.readPktSize::4                       0                       # Read request sizes (log2)
system.physmem.readPktSize::5                       0                       # Read request sizes (log2)
system.physmem.readPktSize::6                  158661                       # Read request sizes (log2)
system.physmem.writePktSize::0                      0                       # Write request sizes (log2)
system.physmem.writePktSize::1                      0                       # Write request sizes (log2)
system.physmem.writePktSize::2                   4381                       # Write request sizes (log2)
system.physmem.writePktSize::3                      0                       # Write request sizes (log2)
system.physmem.writePktSize::4                      0                       # Write request sizes (log2)
system.physmem.writePktSize::5                      0                       # Write request sizes (log2)
system.physmem.writePktSize::6                 118908                       # Write request sizes (log2)
system.physmem.rdQLenPdf::0                    167323                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1                       527                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2                       248                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3                         1                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4                         1                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5                         1                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6                         1                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7                         1                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8                         1                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9                         1                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10                        1                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11                        1                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12                        1                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13                        1                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14                        1                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31                        0                       # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0                       200                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1                       194                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2                       184                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3                       181                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4                       181                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5                       179                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6                       177                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7                       168                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8                       166                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9                       166                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10                      165                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11                      165                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12                      170                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13                      168                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14                      164                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15                     2135                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16                     3093                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17                     6024                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18                     5947                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19                     6232                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20                     5860                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21                     6338                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22                     6717                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23                     7341                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24                     7290                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25                     8507                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26                     8865                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27                     7097                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28                     6810                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29                     6845                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30                     6142                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31                     5990                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::32                     6056                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::33                      286                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::34                      322                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::35                      236                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::36                      190                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::37                      171                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::38                      191                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::39                      193                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::40                      137                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::41                      115                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::42                      157                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::43                       94                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::44                      111                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::45                       67                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::46                      129                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::47                      108                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::48                       93                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::49                      101                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::50                      101                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::51                       89                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::52                       80                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::53                      116                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::54                       83                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::55                       67                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::56                       61                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::57                       56                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::58                       33                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::59                       34                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::60                       21                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::61                       19                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::62                        8                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::63                       15                       # What write queue length does an incoming req see
system.physmem.bytesPerActivate::samples        58622                       # Bytes accessed per row activation
system.physmem.bytesPerActivate::mean      313.885163                       # Bytes accessed per row activation
system.physmem.bytesPerActivate::gmean     183.743064                       # Bytes accessed per row activation
system.physmem.bytesPerActivate::stdev     334.844549                       # Bytes accessed per row activation
system.physmem.bytesPerActivate::0-127          21439     36.57%     36.57% # Bytes accessed per row activation
system.physmem.bytesPerActivate::128-255        14755     25.17%     61.74% # Bytes accessed per row activation
system.physmem.bytesPerActivate::256-383         5499      9.38%     71.12% # Bytes accessed per row activation
system.physmem.bytesPerActivate::384-511         3328      5.68%     76.80% # Bytes accessed per row activation
system.physmem.bytesPerActivate::512-639         2438      4.16%     80.96% # Bytes accessed per row activation
system.physmem.bytesPerActivate::640-767         1485      2.53%     83.49% # Bytes accessed per row activation
system.physmem.bytesPerActivate::768-895         1033      1.76%     85.25% # Bytes accessed per row activation
system.physmem.bytesPerActivate::896-1023         1043      1.78%     87.03% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1024-1151         7602     12.97%    100.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::total          58622                       # Bytes accessed per row activation
system.physmem.rdPerTurnAround::samples          5829                       # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::mean        28.840110                       # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::stdev      550.258858                       # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::0-2047           5827     99.97%     99.97% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::2048-4095            1      0.02%     99.98% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::40960-43007            1      0.02%    100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::total            5829                       # Reads before turning the bus around for writes
system.physmem.wrPerTurnAround::samples          5829                       # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::mean        20.483788                       # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::gmean       18.629212                       # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::stdev       13.311611                       # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::0-3                18      0.31%      0.31% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::4-7                13      0.22%      0.53% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::8-11                4      0.07%      0.60% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::12-15              13      0.22%      0.82% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::16-19            4877     83.67%     84.49% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::20-23              64      1.10%     85.59% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::24-27             110      1.89%     87.48% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::28-31              91      1.56%     89.04% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::32-35             303      5.20%     94.24% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::36-39              58      1.00%     95.23% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::40-43              20      0.34%     95.57% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::44-47              11      0.19%     95.76% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::48-51              11      0.19%     95.95% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::52-55               6      0.10%     96.05% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::56-59               3      0.05%     96.11% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::60-63               7      0.12%     96.23% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::64-67             162      2.78%     99.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::68-71               3      0.05%     99.06% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::72-75               2      0.03%     99.09% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::76-79               3      0.05%     99.14% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::80-83              10      0.17%     99.31% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::84-87               3      0.05%     99.37% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::92-95               2      0.03%     99.40% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::96-99               5      0.09%     99.49% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::100-103             2      0.03%     99.52% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::104-107             1      0.02%     99.54% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::108-111             4      0.07%     99.61% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::116-119             1      0.02%     99.62% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::128-131            11      0.19%     99.81% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::132-135             1      0.02%     99.83% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::140-143             1      0.02%     99.85% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::148-151             1      0.02%     99.86% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::160-163             4      0.07%     99.93% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::172-175             3      0.05%     99.98% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::176-179             1      0.02%    100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::total            5829                       # Writes before turning the bus around for reads
system.physmem.totQLat                     1480605750                       # Total ticks spent queuing
system.physmem.totMemAccLat                4632668250                       # Total ticks spent from burst creation until serviced by the DRAM
system.physmem.totBusLat                    840550000                       # Total ticks spent in databus transfers
system.physmem.avgQLat                        8807.36                       # Average queueing delay per DRAM burst
system.physmem.avgBusLat                      5000.00                       # Average bus latency per DRAM burst
system.physmem.avgMemAccLat                  27557.36                       # Average memory access latency per DRAM burst
system.physmem.avgRdBW                           3.71                       # Average DRAM read bandwidth in MiByte/s
system.physmem.avgWrBW                           2.63                       # Average achieved write bandwidth in MiByte/s
system.physmem.avgRdBWSys                        3.51                       # Average system read bandwidth in MiByte/s
system.physmem.avgWrBWSys                        2.63                       # Average system write bandwidth in MiByte/s
system.physmem.peakBW                        12800.00                       # Theoretical peak bandwidth in MiByte/s
system.physmem.busUtil                           0.05                       # Data bus utilization in percentage
system.physmem.busUtilRead                       0.03                       # Data bus utilization in percentage for reads
system.physmem.busUtilWrite                      0.02                       # Data bus utilization in percentage for writes
system.physmem.avgRdQLen                         1.00                       # Average read queue length when enqueuing
system.physmem.avgWrQLen                        12.78                       # Average write queue length when enqueuing
system.physmem.readRowHits                     138260                       # Number of row buffer hits during reads
system.physmem.writeRowHits                     90627                       # Number of row buffer hits during writes
system.physmem.readRowHitRate                   82.24                       # Row buffer hit rate for reads
system.physmem.writeRowHitRate                  75.90                       # Row buffer hit rate for writes
system.physmem.avgGap                      9960711.08                       # Average gap between requests
system.physmem.pageHitRate                      79.61                       # Row buffer hit rate, read and write combined
system.physmem_0.actEnergy                  228296880                       # Energy for activate commands per rank (pJ)
system.physmem_0.preEnergy                  124566750                       # Energy for precharge commands per rank (pJ)
system.physmem_0.readEnergy                 698193600                       # Energy for read commands per rank (pJ)
system.physmem_0.writeEnergy                391566960                       # Energy for write commands per rank (pJ)
system.physmem_0.refreshEnergy           189659823600                       # Energy for refresh commands per rank (pJ)
system.physmem_0.actBackEnergy            87381059850                       # Energy for active background per rank (pJ)
system.physmem_0.preBackEnergy           1665609181500                       # Energy for precharge background per rank (pJ)
system.physmem_0.totalEnergy             1944092689140                       # Total energy per rank (pJ)
system.physmem_0.averagePower              669.507494                       # Core power per rank (mW)
system.physmem_0.memoryStateTime::IDLE   2770726429250                       # Time in different power states
system.physmem_0.memoryStateTime::REF     96963100000                       # Time in different power states
system.physmem_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.physmem_0.memoryStateTime::ACT     36075874500                       # Time in different power states
system.physmem_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.physmem_1.actEnergy                  214885440                       # Energy for activate commands per rank (pJ)
system.physmem_1.preEnergy                  117249000                       # Energy for precharge commands per rank (pJ)
system.physmem_1.readEnergy                 613056600                       # Energy for read commands per rank (pJ)
system.physmem_1.writeEnergy                382145040                       # Energy for write commands per rank (pJ)
system.physmem_1.refreshEnergy           189659823600                       # Energy for refresh commands per rank (pJ)
system.physmem_1.actBackEnergy            85737221460                       # Energy for active background per rank (pJ)
system.physmem_1.preBackEnergy           1667051145000                       # Energy for precharge background per rank (pJ)
system.physmem_1.totalEnergy             1943775526140                       # Total energy per rank (pJ)
system.physmem_1.averagePower              669.398269                       # Core power per rank (mW)
system.physmem_1.memoryStateTime::IDLE   2773140927250                       # Time in different power states
system.physmem_1.memoryStateTime::REF     96963100000                       # Time in different power states
system.physmem_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.physmem_1.memoryStateTime::ACT     33662652750                       # Time in different power states
system.physmem_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.realview.nvmem.pwrStateResidencyTicks::UNDEFINED 2903766778500                       # Cumulative time (in ticks) in various power states
system.realview.nvmem.bytes_read::cpu0.inst           20                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::total            20                       # Number of bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu0.inst           20                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::total           20                       # Number of instructions bytes read from this memory
system.realview.nvmem.num_reads::cpu0.inst            5                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::total              5                       # Number of read requests responded to by this memory
system.realview.nvmem.bw_read::cpu0.inst            7                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::total                7                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu0.inst            7                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::total            7                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu0.inst            7                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::total               7                       # Total bandwidth to/from this memory (bytes/s)
system.realview.vram.pwrStateResidencyTicks::UNDEFINED 2903766778500                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED 2903766778500                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 2903766778500                       # Cumulative time (in ticks) in various power states
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                        1024                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             1                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                   540                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                    2318336                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                          631                       # Number of DMA write transactions.
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2903766778500                       # Cumulative time (in ticks) in various power states
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2903766778500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.walks                     6919                       # Table walker walks requested
system.cpu0.dtb.walker.walksShort                6919                       # Table walker walks initiated with short descriptors
system.cpu0.dtb.walker.walksShortTerminationLevel::Level1         2260                       # Level at which table walker walks with short descriptors terminate
system.cpu0.dtb.walker.walksShortTerminationLevel::Level2         4659                       # Level at which table walker walks with short descriptors terminate
system.cpu0.dtb.walker.walkWaitTime::samples         6919                       # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::0           6919    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::total         6919                       # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkCompletionTime::samples         5896                       # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::mean 11249.830393                       # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::gmean  9924.741038                       # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::stdev  5679.920137                       # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::0-8191         1980     33.58%     33.58% # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::8192-16383         3242     54.99%     88.57% # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::16384-24575          672     11.40%     99.97% # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::81920-90111            2      0.03%    100.00% # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::total         5896                       # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walksPending::samples    941563500                       # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::0      941563500    100.00%    100.00% # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::total    941563500                       # Table walker pending requests distribution
system.cpu0.dtb.walker.walkPageSizes::4K         3659     62.06%     62.06% # Table walker page sizes translated
system.cpu0.dtb.walker.walkPageSizes::1M         2237     37.94%    100.00% # Table walker page sizes translated
system.cpu0.dtb.walker.walkPageSizes::total         5896                       # Table walker page sizes translated
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data         6919                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total         6919                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data         5896                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total         5896                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total        12815                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                    12202364                       # DTB read hits
system.cpu0.dtb.read_misses                      6026                       # DTB read misses
system.cpu0.dtb.write_hits                    9652425                       # DTB write hits
system.cpu0.dtb.write_misses                      893                       # DTB write misses
system.cpu0.dtb.flush_tlb                        2938                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                     471                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                    4544                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                   884                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                      229                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                12208390                       # DTB read accesses
system.cpu0.dtb.write_accesses                9653318                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                         21854789                       # DTB hits
system.cpu0.dtb.misses                           6919                       # DTB misses
system.cpu0.dtb.accesses                     21861708                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2903766778500                       # Cumulative time (in ticks) in various power states
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2903766778500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.walks                     3587                       # Table walker walks requested
system.cpu0.itb.walker.walksShort                3587                       # Table walker walks initiated with short descriptors
system.cpu0.itb.walker.walksShortTerminationLevel::Level1          847                       # Level at which table walker walks with short descriptors terminate
system.cpu0.itb.walker.walksShortTerminationLevel::Level2         2740                       # Level at which table walker walks with short descriptors terminate
system.cpu0.itb.walker.walkWaitTime::samples         3587                       # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::0           3587    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::total         3587                       # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkCompletionTime::samples         2736                       # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::mean 11841.008772                       # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::gmean 10111.838069                       # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::stdev  6604.852208                       # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::0-8191          961     35.12%     35.12% # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::8192-16383         1280     46.78%     81.91% # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::16384-24575          494     18.06%     99.96% # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::81920-90111            1      0.04%    100.00% # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::total         2736                       # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walksPending::samples    941232000                       # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::0      941232000    100.00%    100.00% # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::total    941232000                       # Table walker pending requests distribution
system.cpu0.itb.walker.walkPageSizes::4K         1889     69.04%     69.04% # Table walker page sizes translated
system.cpu0.itb.walker.walkPageSizes::1M          847     30.96%    100.00% # Table walker page sizes translated
system.cpu0.itb.walker.walkPageSizes::total         2736                       # Table walker page sizes translated
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst         3587                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total         3587                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst         2736                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total         2736                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total         6323                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                    57467408                       # ITB inst hits
system.cpu0.itb.inst_misses                      3587                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                        2938                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                     471                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                    2707                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                57470995                       # ITB inst accesses
system.cpu0.itb.hits                         57467408                       # DTB hits
system.cpu0.itb.misses                           3587                       # DTB misses
system.cpu0.itb.accesses                     57470995                       # DTB accesses
system.cpu0.numPwrStateTransitions               3112                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         1556                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    1547130345.667738                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   23821374889.614185                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::underflows         1511     97.11%     97.11% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           40      2.57%     99.68% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::2e+11-2.5e+11            1      0.06%     99.74% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::2.5e+11-3e+11            1      0.06%     99.81% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::4.5e+11-5e+11            3      0.19%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value          501                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value 499963941844                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           1556                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   496431960641                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 2407334817859                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                      2904051149                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    3031                       # number of quiesce instructions executed
system.cpu0.committedInsts                   55929149                       # Number of instructions committed
system.cpu0.committedOps                     67264870                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses             59473158                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                  5736                       # Number of float alu accesses
system.cpu0.num_func_calls                    4933883                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts      7554856                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                    59473158                       # number of integer instructions
system.cpu0.num_fp_insts                         5736                       # number of float instructions
system.cpu0.num_int_register_reads          108126384                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          41101072                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                4447                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes               1290                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads           243127326                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes           25718334                       # number of times the CC registers were written
system.cpu0.num_mem_refs                     22505711                       # number of memory refs
system.cpu0.num_load_insts                   12365331                       # Number of load instructions
system.cpu0.num_store_insts                  10140380                       # Number of store instructions
system.cpu0.num_idle_cycles              2686639067.561983                       # Number of idle cycles
system.cpu0.num_busy_cycles              217412081.438017                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.074865                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.925135                       # Percentage of idle cycles
system.cpu0.Branches                         12899208                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                 2204      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                 46257774     67.21%     67.21% # Class of executed instruction
system.cpu0.op_class::IntMult                   59366      0.09%     67.30% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     67.30% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     67.30% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     67.30% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     67.30% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     67.30% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     67.30% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     67.30% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     67.30% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     67.30% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     67.30% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     67.30% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     67.30% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     67.30% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     67.30% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     67.30% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     67.30% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     67.30% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     67.30% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     67.30% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     67.30% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     67.30% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     67.30% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     67.30% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc              4384      0.01%     67.30% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     67.30% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     67.30% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     67.30% # Class of executed instruction
system.cpu0.op_class::MemRead                12365331     17.97%     85.27% # Class of executed instruction
system.cpu0.op_class::MemWrite               10140380     14.73%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  68829439                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2903766778500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements           818958                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          511.827210                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           43240509                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           819470                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            52.766433                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle       1013369500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   311.506673                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::cpu1.data   200.320536                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.608411                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::cpu1.data     0.391251                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999663                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          366                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           84                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        177126395                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       177126395                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2903766778500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::cpu0.data     11494682                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::cpu1.data     11621262                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       23115944                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      9265643                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::cpu1.data      9559561                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      18825204                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data       200295                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu1.data       192588                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total       392883                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data       225246                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu1.data       218223                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       443469                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data       233094                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu1.data       227153                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       460247                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     20760325                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::cpu1.data     21180823                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        41941148                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     20960620                       # number of overall hits
system.cpu0.dcache.overall_hits::cpu1.data     21373411                       # number of overall hits
system.cpu0.dcache.overall_hits::total       42334031                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data       200460                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::cpu1.data       199220                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       399680                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data       142763                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::cpu1.data       155795                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       298558                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu0.data        57022                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu1.data        61158                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total       118180                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data        10816                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu1.data        11741                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        22557                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data       343223                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::cpu1.data       355015                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        698238                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data       400245                       # number of overall misses
system.cpu0.dcache.overall_misses::cpu1.data       416173                       # number of overall misses
system.cpu0.dcache.overall_misses::total       816418                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data   2980896000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::cpu1.data   2983113000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   5964009000                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   5727893000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu1.data   6844158000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  12572051000                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data    131628000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu1.data    147568500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    279196500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data       166000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       166000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data   8708789000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::cpu1.data   9827271000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  18536060000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data   8708789000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::cpu1.data   9827271000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  18536060000                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     11695142                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::cpu1.data     11820482                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     23515624                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      9408406                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu1.data      9715356                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     19123762                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data       257317                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu1.data       253746                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total       511063                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data       236062                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu1.data       229964                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       466026                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data       233096                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu1.data       227153                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       460249                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     21103548                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::cpu1.data     21535838                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     42639386                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     21360865                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu1.data     21789584                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     43150449                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.017140                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu1.data     0.016854                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.016996                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.015174                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu1.data     0.016036                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.015612                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.221602                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu1.data     0.241021                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.231244                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.045818                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu1.data     0.051056                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.048403                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.000009                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000004                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.016264                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::cpu1.data     0.016485                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.016375                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.018737                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::cpu1.data     0.019100                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018920                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 14870.278360                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu1.data 14973.963457                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 14921.960068                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 40121.691194                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu1.data 43930.536924                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 42109.241755                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 12169.748521                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 12568.648326                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 12377.377311                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data        83000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total        83000                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 25373.558882                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu1.data 27681.283889                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26546.908074                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 21758.645330                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu1.data 23613.427589                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 22704.129502                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs           76                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               19                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs            4                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks       683415                       # number of writebacks
system.cpu0.dcache.writebacks::total           683415                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data          291                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::cpu1.data          383                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          674                       # number of ReadReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data         7100                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu1.data         6929                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        14029                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data          291                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu1.data          383                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          674                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data          291                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu1.data          383                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          674                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data       200169                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::cpu1.data       198837                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       399006                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data       142763                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu1.data       155795                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       298558                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::cpu0.data        56128                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::cpu1.data        60039                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total       116167                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data         3716                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu1.data         4812                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         8528                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data       342932                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu1.data       354632                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       697564                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data       399060                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu1.data       414671                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       813731                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu0.data        14396                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu1.data        16742                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total        31138                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu0.data        15072                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu1.data        12517                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total        27589                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu0.data        29468                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu1.data        29259                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total        58727                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data   2774512000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu1.data   2777407500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5551919500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data   5585130000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu1.data   6688363000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  12273493000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu0.data    725295500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu1.data    799071500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total   1524367000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data     47708500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data     61547000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    109255500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data       164000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       164000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data   8359642000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu1.data   9465770500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  17825412500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data   9084937500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu1.data  10264842000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  19349779500                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data   2828734500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data   3452490500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total   6281225000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data   2828734500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu1.data   3452490500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total   6281225000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.017116                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.016821                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.016968                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.015174                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.016036                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.015612                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu0.data     0.218128                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.236611                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.227305                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.015742                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.020925                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.018299                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.000009                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.016250                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu1.data     0.016467                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.016360                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.018682                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu1.data     0.019031                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.018858                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 13860.847584                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 13968.262949                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13914.375974                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 39121.691194                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 42930.536924                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 41109.241755                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu0.data 12922.168971                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data 13309.207349                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 13122.203380                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 12838.670614                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 12790.315877                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12811.386023                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data        82000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total        82000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 24376.966862                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu1.data 26691.811512                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 25553.802232                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 22765.843482                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu1.data 24754.183437                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23779.086086                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 196494.477633                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 206217.327679                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 201722.172265                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data 95993.433555                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data 117997.556307                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 106956.340355                       # average overall mshr uncacheable latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2903766778500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements          1697713                       # number of replacements
system.cpu0.icache.tags.tagsinuse          510.728355                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          113868966                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1698225                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            67.051755                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle      25837690500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   418.792461                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::cpu1.inst    91.935894                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.817954                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::cpu1.inst     0.179562                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.997516                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          194                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          264                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        117265428                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       117265428                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2903766778500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst     56611241                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::cpu1.inst     57257725                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      113868966                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst     56611241                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::cpu1.inst     57257725                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       113868966                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst     56611241                       # number of overall hits
system.cpu0.icache.overall_hits::cpu1.inst     57257725                       # number of overall hits
system.cpu0.icache.overall_hits::total      113868966                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst       856167                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::cpu1.inst       842064                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1698231                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst       856167                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::cpu1.inst       842064                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1698231                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst       856167                       # number of overall misses
system.cpu0.icache.overall_misses::cpu1.inst       842064                       # number of overall misses
system.cpu0.icache.overall_misses::total      1698231                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst  11730872000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::cpu1.inst  11666474000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  23397346000                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst  11730872000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::cpu1.inst  11666474000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  23397346000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst  11730872000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::cpu1.inst  11666474000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  23397346000                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst     57467408                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::cpu1.inst     58099789                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    115567197                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst     57467408                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::cpu1.inst     58099789                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    115567197                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst     57467408                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::cpu1.inst     58099789                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    115567197                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.014898                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::cpu1.inst     0.014493                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.014695                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.014898                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::cpu1.inst     0.014493                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.014695                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.014898                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::cpu1.inst     0.014493                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.014695                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 13701.616624                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::cpu1.inst 13854.616751                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13777.481391                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 13701.616624                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu1.inst 13854.616751                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13777.481391                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 13701.616624                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu1.inst 13854.616751                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13777.481391                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks      1697713                       # number of writebacks
system.cpu0.icache.writebacks::total          1697713                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst       856167                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::cpu1.inst       842064                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1698231                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst       856167                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu1.inst       842064                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1698231                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst       856167                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu1.inst       842064                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1698231                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_uncacheable::cpu0.inst         9022                       # number of ReadReq MSHR uncacheable
system.cpu0.icache.ReadReq_mshr_uncacheable::total         9022                       # number of ReadReq MSHR uncacheable
system.cpu0.icache.overall_mshr_uncacheable_misses::cpu0.inst         9022                       # number of overall MSHR uncacheable misses
system.cpu0.icache.overall_mshr_uncacheable_misses::total         9022                       # number of overall MSHR uncacheable misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst  10874705000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu1.inst  10824410000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  21699115000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst  10874705000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu1.inst  10824410000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  21699115000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst  10874705000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu1.inst  10824410000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  21699115000                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst    687287000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.icache.ReadReq_mshr_uncacheable_latency::total    687287000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst    687287000                       # number of overall MSHR uncacheable cycles
system.cpu0.icache.overall_mshr_uncacheable_latency::total    687287000                       # number of overall MSHR uncacheable cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.014898                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.014493                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.014695                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.014898                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu1.inst     0.014493                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.014695                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.014898                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu1.inst     0.014493                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.014695                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 12701.616624                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 12854.616751                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12777.481391                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 12701.616624                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu1.inst 12854.616751                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12777.481391                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 12701.616624                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu1.inst 12854.616751                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12777.481391                       # average overall mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 76179.006872                       # average ReadReq mshr uncacheable latency
system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::total 76179.006872                       # average ReadReq mshr uncacheable latency
system.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu0.inst 76179.006872                       # average overall mshr uncacheable latency
system.cpu0.icache.overall_avg_mshr_uncacheable_latency::total 76179.006872                       # average overall mshr uncacheable latency
system.cpu1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2903766778500                       # Cumulative time (in ticks) in various power states
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2903766778500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.walks                     6570                       # Table walker walks requested
system.cpu1.dtb.walker.walksShort                6570                       # Table walker walks initiated with short descriptors
system.cpu1.dtb.walker.walksShortTerminationLevel::Level1         1884                       # Level at which table walker walks with short descriptors terminate
system.cpu1.dtb.walker.walksShortTerminationLevel::Level2         4686                       # Level at which table walker walks with short descriptors terminate
system.cpu1.dtb.walker.walkWaitTime::samples         6570                       # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::0           6570    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::total         6570                       # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkCompletionTime::samples         5429                       # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::mean 10846.104255                       # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::gmean  9462.707245                       # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::stdev  6203.102162                       # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::0-16383         4870     89.70%     89.70% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::16384-32767          555     10.22%     99.93% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::81920-98303            2      0.04%     99.96% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::98304-114687            1      0.02%     99.98% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::163840-180223            1      0.02%    100.00% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::total         5429                       # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walksPending::samples   1000192500                       # Table walker pending requests distribution
system.cpu1.dtb.walker.walksPending::0     1000192500    100.00%    100.00% # Table walker pending requests distribution
system.cpu1.dtb.walker.walksPending::total   1000192500                       # Table walker pending requests distribution
system.cpu1.dtb.walker.walkPageSizes::4K         3569     65.74%     65.74% # Table walker page sizes translated
system.cpu1.dtb.walker.walkPageSizes::1M         1860     34.26%    100.00% # Table walker page sizes translated
system.cpu1.dtb.walker.walkPageSizes::total         5429                       # Table walker page sizes translated
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data         6570                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total         6570                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data         5429                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total         5429                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total        11999                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                    12320936                       # DTB read hits
system.cpu1.dtb.read_misses                      5629                       # DTB read misses
system.cpu1.dtb.write_hits                    9955242                       # DTB write hits
system.cpu1.dtb.write_misses                      941                       # DTB write misses
system.cpu1.dtb.flush_tlb                        2932                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                     446                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                    3977                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                   890                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                      216                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                12326565                       # DTB read accesses
system.cpu1.dtb.write_accesses                9956183                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                         22276178                       # DTB hits
system.cpu1.dtb.misses                           6570                       # DTB misses
system.cpu1.dtb.accesses                     22282748                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2903766778500                       # Cumulative time (in ticks) in various power states
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2903766778500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.walks                     3169                       # Table walker walks requested
system.cpu1.itb.walker.walksShort                3169                       # Table walker walks initiated with short descriptors
system.cpu1.itb.walker.walksShortTerminationLevel::Level1          693                       # Level at which table walker walks with short descriptors terminate
system.cpu1.itb.walker.walksShortTerminationLevel::Level2         2476                       # Level at which table walker walks with short descriptors terminate
system.cpu1.itb.walker.walkWaitTime::samples         3169                       # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::0           3169    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::total         3169                       # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkCompletionTime::samples         2365                       # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::mean 11411.839323                       # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::gmean  9688.359834                       # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::stdev  6654.367944                       # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::0-8191          919     38.86%     38.86% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::8192-16383         1055     44.61%     83.47% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::16384-24575          390     16.49%     99.96% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::90112-98303            1      0.04%    100.00% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::total         2365                       # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walksPending::samples   1000178000                       # Table walker pending requests distribution
system.cpu1.itb.walker.walksPending::0     1000178000    100.00%    100.00% # Table walker pending requests distribution
system.cpu1.itb.walker.walksPending::total   1000178000                       # Table walker pending requests distribution
system.cpu1.itb.walker.walkPageSizes::4K         1672     70.70%     70.70% # Table walker page sizes translated
system.cpu1.itb.walker.walkPageSizes::1M          693     29.30%    100.00% # Table walker page sizes translated
system.cpu1.itb.walker.walkPageSizes::total         2365                       # Table walker page sizes translated
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst         3169                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total         3169                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst         2365                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total         2365                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total         5534                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                    58099789                       # ITB inst hits
system.cpu1.itb.inst_misses                      3169                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                        2932                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                     446                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                    2313                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                58102958                       # ITB inst accesses
system.cpu1.itb.hits                         58099789                       # DTB hits
system.cpu1.itb.misses                           3169                       # DTB misses
system.cpu1.itb.accesses                     58102958                       # DTB accesses
system.cpu1.numPwrStateTransitions               2934                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1467                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    1731723114.831629                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   49433684554.113754                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::underflows         1454     99.11%     99.11% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           10      0.68%     99.80% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      0.07%     99.86% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5.5e+11-6e+11            1      0.07%     99.93% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::overflows            1      0.07%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value          501                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 1799695172501                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1467                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   363328969042                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2540437809458                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                      2903482408                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.committedInsts                   56540098                       # Number of instructions committed
system.cpu1.committedOps                     68339135                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses             60434834                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                  5361                       # Number of float alu accesses
system.cpu1.num_func_calls                    4961252                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts      7677275                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                    60434834                       # number of integer instructions
system.cpu1.num_fp_insts                         5361                       # number of float instructions
system.cpu1.num_int_register_reads          109950382                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          41555809                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                3938                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes               1426                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads           246673704                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes           26181408                       # number of times the CC registers were written
system.cpu1.num_mem_refs                     22905703                       # number of memory refs
system.cpu1.num_load_insts                   12480329                       # Number of load instructions
system.cpu1.num_store_insts                  10425374                       # Number of store instructions
system.cpu1.num_idle_cycles              2692560639.134501                       # Number of idle cycles
system.cpu1.num_busy_cycles              210921768.865499                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.072644                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.927356                       # Percentage of idle cycles
system.cpu1.Branches                         13021982                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                  133      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                 46930380     67.14%     67.14% # Class of executed instruction
system.cpu1.op_class::IntMult                   55203      0.08%     67.22% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     67.22% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     67.22% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     67.22% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     67.22% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     67.22% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     67.22% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     67.22% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     67.22% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     67.22% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     67.22% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     67.22% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     67.22% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     67.22% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     67.22% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     67.22% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     67.22% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     67.22% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     67.22% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     67.22% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     67.22% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     67.22% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     67.22% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     67.22% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc              4061      0.01%     67.23% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     67.23% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     67.23% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     67.23% # Class of executed instruction
system.cpu1.op_class::MemRead                12480329     17.86%     85.08% # Class of executed instruction
system.cpu1.op_class::MemWrite               10425374     14.92%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                  69895480                       # Class of executed instruction
system.iobus.pwrStateResidencyTicks::UNDEFINED 2903766778500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                30183                       # Transaction distribution
system.iobus.trans_dist::ReadResp               30183                       # Transaction distribution
system.iobus.trans_dist::WriteReq               59014                       # Transaction distribution
system.iobus.trans_dist::WriteResp              59014                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio        54170                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio          116                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.pci_host.pio          434                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio           34                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi0.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi1.pio          850                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart1_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart2_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart3_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio           76                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.aaci_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.lan_fake.pio            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.usb_fake.pio           10                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.mmc_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio         7244                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ethernet.pio        42268                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total       105478                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side        72916                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::total        72916                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  178394                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio        67887                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio          232                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.pci_host.pio          638                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio           68                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.timer1.pio           40                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.kmi0.pio           86                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.kmi1.pio          449                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.rtc.pio           64                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart1_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart2_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart3_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.sp810_fake.pio          152                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.watchdog_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.aaci_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.lan_fake.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.usb_fake.pio           20                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.mmc_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio         4753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ethernet.pio        84536                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       159125                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side      2321104                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::total      2321104                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2480229                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy             46333500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                98000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer2.occupancy               337000                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer3.occupancy                30000                       # Layer occupancy (ticks)
system.iobus.reqLayer3.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer4.occupancy                15500                       # Layer occupancy (ticks)
system.iobus.reqLayer4.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer7.occupancy                96000                       # Layer occupancy (ticks)
system.iobus.reqLayer7.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer8.occupancy               642500                       # Layer occupancy (ticks)
system.iobus.reqLayer8.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer10.occupancy               21000                       # Layer occupancy (ticks)
system.iobus.reqLayer10.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy               11500                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer14.occupancy               12000                       # Layer occupancy (ticks)
system.iobus.reqLayer14.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer15.occupancy               12000                       # Layer occupancy (ticks)
system.iobus.reqLayer15.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer16.occupancy               52000                       # Layer occupancy (ticks)
system.iobus.reqLayer16.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer17.occupancy               12000                       # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy               11500                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer19.occupancy                2000                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy                9000                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer21.occupancy               12000                       # Layer occupancy (ticks)
system.iobus.reqLayer21.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             6283500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer24.occupancy            36461000                       # Layer occupancy (ticks)
system.iobus.reqLayer24.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy           187683390                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            82688000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy            36740000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2903766778500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                36424                       # number of replacements
system.iocache.tags.tagsinuse                1.078668                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                36440                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         309389193000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::realview.ide     1.078668                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::realview.ide     0.067417                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.067417                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               328122                       # Number of tag accesses
system.iocache.tags.data_accesses              328122                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 2903766778500                       # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::realview.ide          234                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              234                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::realview.ide        36224                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        36224                       # number of WriteLineReq misses
system.iocache.demand_misses::realview.ide        36458                       # number of demand (read+write) misses
system.iocache.demand_misses::total             36458                       # number of demand (read+write) misses
system.iocache.overall_misses::realview.ide        36458                       # number of overall misses
system.iocache.overall_misses::total            36458                       # number of overall misses
system.iocache.ReadReq_miss_latency::realview.ide     28897377                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     28897377                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::realview.ide   4277880013                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   4277880013                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::realview.ide   4306777390                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   4306777390                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::realview.ide   4306777390                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   4306777390                       # number of overall miss cycles
system.iocache.ReadReq_accesses::realview.ide          234                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            234                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::realview.ide        36224                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        36224                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::realview.ide        36458                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           36458                       # number of demand (read+write) accesses
system.iocache.overall_accesses::realview.ide        36458                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          36458                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::realview.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::realview.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::realview.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::realview.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::realview.ide 123493.064103                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 123493.064103                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::realview.ide 118095.185871                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118095.185871                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::realview.ide 118129.831313                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118129.831313                       # average overall miss latency
system.iocache.overall_avg_miss_latency::realview.ide 118129.831313                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118129.831313                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks           36190                       # number of writebacks
system.iocache.writebacks::total                36190                       # number of writebacks
system.iocache.ReadReq_mshr_misses::realview.ide          234                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          234                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::realview.ide        36224                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        36224                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::realview.ide        36458                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        36458                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::realview.ide        36458                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        36458                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::realview.ide     17197377                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     17197377                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::realview.ide   2464564473                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   2464564473                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::realview.ide   2481761850                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   2481761850                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::realview.ide   2481761850                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   2481761850                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::realview.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::realview.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 73493.064103                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 73493.064103                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::realview.ide 68036.784259                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68036.784259                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::realview.ide 68071.804542                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68071.804542                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::realview.ide 68071.804542                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68071.804542                       # average overall mshr miss latency
system.l2c.tags.pwrStateResidencyTicks::UNDEFINED 2903766778500                       # Cumulative time (in ticks) in various power states
system.l2c.tags.replacements                    89096                       # number of replacements
system.l2c.tags.tagsinuse                65019.507372                       # Cycle average of tags in use
system.l2c.tags.total_refs                    4852978                       # Total number of references to valid blocks.
system.l2c.tags.sampled_refs                   154522                       # Sample count of references to valid blocks.
system.l2c.tags.avg_refs                    31.406389                       # Average number of references to valid blocks.
system.l2c.tags.warmup_cycle             142568433000                       # Cycle when the warmup percentage was hit.
system.l2c.tags.occ_blocks::cpu0.dtb.walker     2.855347                       # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu0.itb.walker     0.999676                       # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu0.inst     4118.843503                       # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu0.data    26763.314787                       # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu1.dtb.walker     2.933925                       # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu1.itb.walker     0.964521                       # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu1.inst     5511.371420                       # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu1.data    28618.224194                       # Average occupied blocks per requestor
system.l2c.tags.occ_percent::cpu0.dtb.walker     0.000044                       # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu0.itb.walker     0.000015                       # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu0.inst       0.062849                       # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu0.data       0.408376                       # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu1.dtb.walker     0.000045                       # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu1.itb.walker     0.000015                       # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu1.inst       0.084097                       # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu1.data       0.436679                       # Average percentage of cache occupancy
system.l2c.tags.occ_percent::total           0.992119                       # Average percentage of cache occupancy
system.l2c.tags.occ_task_id_blocks::1023            7                       # Occupied blocks per task id
system.l2c.tags.occ_task_id_blocks::1024        65419                       # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1023::4            7                       # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::3         4596                       # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::4        60809                       # Occupied blocks per task id
system.l2c.tags.occ_task_id_percent::1023     0.000107                       # Percentage of cache occupancy per task id
system.l2c.tags.occ_task_id_percent::1024     0.998215                       # Percentage of cache occupancy per task id
system.l2c.tags.tag_accesses                 40264611                       # Number of tag accesses
system.l2c.tags.data_accesses                40264611                       # Number of data accesses
system.l2c.pwrStateResidencyTicks::UNDEFINED 2903766778500                       # Cumulative time (in ticks) in various power states
system.l2c.ReadReq_hits::cpu0.dtb.walker         5009                       # number of ReadReq hits
system.l2c.ReadReq_hits::cpu0.itb.walker         2735                       # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.dtb.walker         4338                       # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.itb.walker         2269                       # number of ReadReq hits
system.l2c.ReadReq_hits::total                  14351                       # number of ReadReq hits
system.l2c.WritebackDirty_hits::writebacks       683415                       # number of WritebackDirty hits
system.l2c.WritebackDirty_hits::total          683415                       # number of WritebackDirty hits
system.l2c.WritebackClean_hits::writebacks      1666661                       # number of WritebackClean hits
system.l2c.WritebackClean_hits::total         1666661                       # number of WritebackClean hits
system.l2c.UpgradeReq_hits::cpu0.data            1319                       # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::cpu1.data            1420                       # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::total                2739                       # number of UpgradeReq hits
system.l2c.ReadExReq_hits::cpu0.data            84291                       # number of ReadExReq hits
system.l2c.ReadExReq_hits::cpu1.data            82554                       # number of ReadExReq hits
system.l2c.ReadExReq_hits::total               166845                       # number of ReadExReq hits
system.l2c.ReadCleanReq_hits::cpu0.inst        848044                       # number of ReadCleanReq hits
system.l2c.ReadCleanReq_hits::cpu1.inst        832191                       # number of ReadCleanReq hits
system.l2c.ReadCleanReq_hits::total           1680235                       # number of ReadCleanReq hits
system.l2c.ReadSharedReq_hits::cpu0.data       254366                       # number of ReadSharedReq hits
system.l2c.ReadSharedReq_hits::cpu1.data       257240                       # number of ReadSharedReq hits
system.l2c.ReadSharedReq_hits::total           511606                       # number of ReadSharedReq hits
system.l2c.demand_hits::cpu0.dtb.walker          5009                       # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.itb.walker          2735                       # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.inst              848044                       # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.data              338657                       # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.dtb.walker          4338                       # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.itb.walker          2269                       # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.inst              832191                       # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.data              339794                       # number of demand (read+write) hits
system.l2c.demand_hits::total                 2373037                       # number of demand (read+write) hits
system.l2c.overall_hits::cpu0.dtb.walker         5009                       # number of overall hits
system.l2c.overall_hits::cpu0.itb.walker         2735                       # number of overall hits
system.l2c.overall_hits::cpu0.inst             848044                       # number of overall hits
system.l2c.overall_hits::cpu0.data             338657                       # number of overall hits
system.l2c.overall_hits::cpu1.dtb.walker         4338                       # number of overall hits
system.l2c.overall_hits::cpu1.itb.walker         2269                       # number of overall hits
system.l2c.overall_hits::cpu1.inst             832191                       # number of overall hits
system.l2c.overall_hits::cpu1.data             339794                       # number of overall hits
system.l2c.overall_hits::total                2373037                       # number of overall hits
system.l2c.ReadReq_misses::cpu0.dtb.walker            3                       # number of ReadReq misses
system.l2c.ReadReq_misses::cpu0.itb.walker            1                       # number of ReadReq misses
system.l2c.ReadReq_misses::cpu1.dtb.walker            5                       # number of ReadReq misses
system.l2c.ReadReq_misses::cpu1.itb.walker            1                       # number of ReadReq misses
system.l2c.ReadReq_misses::total                   10                       # number of ReadReq misses
system.l2c.UpgradeReq_misses::cpu0.data            10                       # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::cpu1.data            11                       # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::total                21                       # number of UpgradeReq misses
system.l2c.SCUpgradeReq_misses::cpu0.data            2                       # number of SCUpgradeReq misses
system.l2c.SCUpgradeReq_misses::total               2                       # number of SCUpgradeReq misses
system.l2c.ReadExReq_misses::cpu0.data          57143                       # number of ReadExReq misses
system.l2c.ReadExReq_misses::cpu1.data          71810                       # number of ReadExReq misses
system.l2c.ReadExReq_misses::total             128953                       # number of ReadExReq misses
system.l2c.ReadCleanReq_misses::cpu0.inst         8113                       # number of ReadCleanReq misses
system.l2c.ReadCleanReq_misses::cpu1.inst         9859                       # number of ReadCleanReq misses
system.l2c.ReadCleanReq_misses::total           17972                       # number of ReadCleanReq misses
system.l2c.ReadSharedReq_misses::cpu0.data         5647                       # number of ReadSharedReq misses
system.l2c.ReadSharedReq_misses::cpu1.data         6448                       # number of ReadSharedReq misses
system.l2c.ReadSharedReq_misses::total          12095                       # number of ReadSharedReq misses
system.l2c.demand_misses::cpu0.dtb.walker            3                       # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.itb.walker            1                       # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.inst              8113                       # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.data             62790                       # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.dtb.walker            5                       # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.itb.walker            1                       # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.inst              9859                       # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.data             78258                       # number of demand (read+write) misses
system.l2c.demand_misses::total                159030                       # number of demand (read+write) misses
system.l2c.overall_misses::cpu0.dtb.walker            3                       # number of overall misses
system.l2c.overall_misses::cpu0.itb.walker            1                       # number of overall misses
system.l2c.overall_misses::cpu0.inst             8113                       # number of overall misses
system.l2c.overall_misses::cpu0.data            62790                       # number of overall misses
system.l2c.overall_misses::cpu1.dtb.walker            5                       # number of overall misses
system.l2c.overall_misses::cpu1.itb.walker            1                       # number of overall misses
system.l2c.overall_misses::cpu1.inst             9859                       # number of overall misses
system.l2c.overall_misses::cpu1.data            78258                       # number of overall misses
system.l2c.overall_misses::total               159030                       # number of overall misses
system.l2c.ReadReq_miss_latency::cpu0.dtb.walker       251000                       # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu0.itb.walker        84000                       # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu1.dtb.walker       433000                       # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu1.itb.walker        84000                       # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::total         852000                       # number of ReadReq miss cycles
system.l2c.UpgradeReq_miss_latency::cpu0.data       288000                       # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_latency::cpu1.data       321500                       # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_latency::total       609500                       # number of UpgradeReq miss cycles
system.l2c.SCUpgradeReq_miss_latency::cpu0.data       161000                       # number of SCUpgradeReq miss cycles
system.l2c.SCUpgradeReq_miss_latency::total       161000                       # number of SCUpgradeReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu0.data   4469976500                       # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu1.data   5570866000                       # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::total  10040842500                       # number of ReadExReq miss cycles
system.l2c.ReadCleanReq_miss_latency::cpu0.inst    656455500                       # number of ReadCleanReq miss cycles
system.l2c.ReadCleanReq_miss_latency::cpu1.inst    793875000                       # number of ReadCleanReq miss cycles
system.l2c.ReadCleanReq_miss_latency::total   1450330500                       # number of ReadCleanReq miss cycles
system.l2c.ReadSharedReq_miss_latency::cpu0.data    478141500                       # number of ReadSharedReq miss cycles
system.l2c.ReadSharedReq_miss_latency::cpu1.data    532781500                       # number of ReadSharedReq miss cycles
system.l2c.ReadSharedReq_miss_latency::total   1010923000                       # number of ReadSharedReq miss cycles
system.l2c.demand_miss_latency::cpu0.dtb.walker       251000                       # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu0.itb.walker        84000                       # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu0.inst    656455500                       # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu0.data   4948118000                       # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.dtb.walker       433000                       # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.itb.walker        84000                       # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.inst    793875000                       # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.data   6103647500                       # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::total     12502948000                       # number of demand (read+write) miss cycles
system.l2c.overall_miss_latency::cpu0.dtb.walker       251000                       # number of overall miss cycles
system.l2c.overall_miss_latency::cpu0.itb.walker        84000                       # number of overall miss cycles
system.l2c.overall_miss_latency::cpu0.inst    656455500                       # number of overall miss cycles
system.l2c.overall_miss_latency::cpu0.data   4948118000                       # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.dtb.walker       433000                       # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.itb.walker        84000                       # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.inst    793875000                       # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.data   6103647500                       # number of overall miss cycles
system.l2c.overall_miss_latency::total    12502948000                       # number of overall miss cycles
system.l2c.ReadReq_accesses::cpu0.dtb.walker         5012                       # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu0.itb.walker         2736                       # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.dtb.walker         4343                       # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.itb.walker         2270                       # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::total              14361                       # number of ReadReq accesses(hits+misses)
system.l2c.WritebackDirty_accesses::writebacks       683415                       # number of WritebackDirty accesses(hits+misses)
system.l2c.WritebackDirty_accesses::total       683415                       # number of WritebackDirty accesses(hits+misses)
system.l2c.WritebackClean_accesses::writebacks      1666661                       # number of WritebackClean accesses(hits+misses)
system.l2c.WritebackClean_accesses::total      1666661                       # number of WritebackClean accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu0.data         1329                       # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu1.data         1431                       # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::total            2760                       # number of UpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::cpu0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::total             2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu0.data       141434                       # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu1.data       154364                       # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::total           295798                       # number of ReadExReq accesses(hits+misses)
system.l2c.ReadCleanReq_accesses::cpu0.inst       856157                       # number of ReadCleanReq accesses(hits+misses)
system.l2c.ReadCleanReq_accesses::cpu1.inst       842050                       # number of ReadCleanReq accesses(hits+misses)
system.l2c.ReadCleanReq_accesses::total       1698207                       # number of ReadCleanReq accesses(hits+misses)
system.l2c.ReadSharedReq_accesses::cpu0.data       260013                       # number of ReadSharedReq accesses(hits+misses)
system.l2c.ReadSharedReq_accesses::cpu1.data       263688                       # number of ReadSharedReq accesses(hits+misses)
system.l2c.ReadSharedReq_accesses::total       523701                       # number of ReadSharedReq accesses(hits+misses)
system.l2c.demand_accesses::cpu0.dtb.walker         5012                       # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.itb.walker         2736                       # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.inst          856157                       # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.data          401447                       # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.dtb.walker         4343                       # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.itb.walker         2270                       # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.inst          842050                       # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.data          418052                       # number of demand (read+write) accesses
system.l2c.demand_accesses::total             2532067                       # number of demand (read+write) accesses
system.l2c.overall_accesses::cpu0.dtb.walker         5012                       # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.itb.walker         2736                       # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.inst         856157                       # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.data         401447                       # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.dtb.walker         4343                       # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.itb.walker         2270                       # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.inst         842050                       # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.data         418052                       # number of overall (read+write) accesses
system.l2c.overall_accesses::total            2532067                       # number of overall (read+write) accesses
system.l2c.ReadReq_miss_rate::cpu0.dtb.walker     0.000599                       # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu0.itb.walker     0.000365                       # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu1.dtb.walker     0.001151                       # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu1.itb.walker     0.000441                       # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::total          0.000696                       # miss rate for ReadReq accesses
system.l2c.UpgradeReq_miss_rate::cpu0.data     0.007524                       # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::cpu1.data     0.007687                       # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::total       0.007609                       # miss rate for UpgradeReq accesses
system.l2c.SCUpgradeReq_miss_rate::cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2c.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2c.ReadExReq_miss_rate::cpu0.data     0.404026                       # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::cpu1.data     0.465199                       # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::total        0.435950                       # miss rate for ReadExReq accesses
system.l2c.ReadCleanReq_miss_rate::cpu0.inst     0.009476                       # miss rate for ReadCleanReq accesses
system.l2c.ReadCleanReq_miss_rate::cpu1.inst     0.011708                       # miss rate for ReadCleanReq accesses
system.l2c.ReadCleanReq_miss_rate::total     0.010583                       # miss rate for ReadCleanReq accesses
system.l2c.ReadSharedReq_miss_rate::cpu0.data     0.021718                       # miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_miss_rate::cpu1.data     0.024453                       # miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_miss_rate::total     0.023095                       # miss rate for ReadSharedReq accesses
system.l2c.demand_miss_rate::cpu0.dtb.walker     0.000599                       # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.itb.walker     0.000365                       # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.inst       0.009476                       # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.data       0.156409                       # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.dtb.walker     0.001151                       # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.itb.walker     0.000441                       # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.inst       0.011708                       # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.data       0.187197                       # miss rate for demand accesses
system.l2c.demand_miss_rate::total           0.062806                       # miss rate for demand accesses
system.l2c.overall_miss_rate::cpu0.dtb.walker     0.000599                       # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.itb.walker     0.000365                       # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.inst      0.009476                       # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.data      0.156409                       # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.dtb.walker     0.001151                       # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.itb.walker     0.000441                       # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.inst      0.011708                       # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.data      0.187197                       # miss rate for overall accesses
system.l2c.overall_miss_rate::total          0.062806                       # miss rate for overall accesses
system.l2c.ReadReq_avg_miss_latency::cpu0.dtb.walker 83666.666667                       # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu0.itb.walker        84000                       # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu1.dtb.walker        86600                       # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu1.itb.walker        84000                       # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::total        85200                       # average ReadReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu0.data        28800                       # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 29227.272727                       # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::total 29023.809524                       # average UpgradeReq miss latency
system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data        80500                       # average SCUpgradeReq miss latency
system.l2c.SCUpgradeReq_avg_miss_latency::total        80500                       # average SCUpgradeReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu0.data 78224.393189                       # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu1.data 77577.858237                       # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::total 77864.357557                       # average ReadExReq miss latency
system.l2c.ReadCleanReq_avg_miss_latency::cpu0.inst 80914.026870                       # average ReadCleanReq miss latency
system.l2c.ReadCleanReq_avg_miss_latency::cpu1.inst 80522.872502                       # average ReadCleanReq miss latency
system.l2c.ReadCleanReq_avg_miss_latency::total 80699.449143                       # average ReadCleanReq miss latency
system.l2c.ReadSharedReq_avg_miss_latency::cpu0.data 84671.772623                       # average ReadSharedReq miss latency
system.l2c.ReadSharedReq_avg_miss_latency::cpu1.data 82627.403846                       # average ReadSharedReq miss latency
system.l2c.ReadSharedReq_avg_miss_latency::total 83581.893344                       # average ReadSharedReq miss latency
system.l2c.demand_avg_miss_latency::cpu0.dtb.walker 83666.666667                       # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu0.itb.walker        84000                       # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu0.inst 80914.026870                       # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu0.data 78804.236343                       # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.dtb.walker        86600                       # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.itb.walker        84000                       # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.inst 80522.872502                       # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.data 77993.911166                       # average overall miss latency
system.l2c.demand_avg_miss_latency::total 78620.059108                       # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.dtb.walker 83666.666667                       # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.itb.walker        84000                       # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.inst 80914.026870                       # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.data 78804.236343                       # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.dtb.walker        86600                       # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.itb.walker        84000                       # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.inst 80522.872502                       # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.data 77993.911166                       # average overall miss latency
system.l2c.overall_avg_miss_latency::total 78620.059108                       # average overall miss latency
system.l2c.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l2c.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l2c.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l2c.blocked::no_targets                      0                       # number of cycles access was blocked
system.l2c.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l2c.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2c.writebacks::writebacks               82718                       # number of writebacks
system.l2c.writebacks::total                    82718                       # number of writebacks
system.l2c.ReadReq_mshr_misses::cpu0.dtb.walker            3                       # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu0.itb.walker            1                       # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu1.dtb.walker            5                       # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu1.itb.walker            1                       # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::total              10                       # number of ReadReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu0.data           10                       # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu1.data           11                       # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::total           21                       # number of UpgradeReq MSHR misses
system.l2c.SCUpgradeReq_mshr_misses::cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2c.SCUpgradeReq_mshr_misses::total            2                       # number of SCUpgradeReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu0.data        57143                       # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu1.data        71810                       # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::total        128953                       # number of ReadExReq MSHR misses
system.l2c.ReadCleanReq_mshr_misses::cpu0.inst         8113                       # number of ReadCleanReq MSHR misses
system.l2c.ReadCleanReq_mshr_misses::cpu1.inst         9859                       # number of ReadCleanReq MSHR misses
system.l2c.ReadCleanReq_mshr_misses::total        17972                       # number of ReadCleanReq MSHR misses
system.l2c.ReadSharedReq_mshr_misses::cpu0.data         5647                       # number of ReadSharedReq MSHR misses
system.l2c.ReadSharedReq_mshr_misses::cpu1.data         6448                       # number of ReadSharedReq MSHR misses
system.l2c.ReadSharedReq_mshr_misses::total        12095                       # number of ReadSharedReq MSHR misses
system.l2c.demand_mshr_misses::cpu0.dtb.walker            3                       # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu0.itb.walker            1                       # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu0.inst         8113                       # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu0.data        62790                       # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.dtb.walker            5                       # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.itb.walker            1                       # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.inst         9859                       # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.data        78258                       # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::total           159030                       # number of demand (read+write) MSHR misses
system.l2c.overall_mshr_misses::cpu0.dtb.walker            3                       # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu0.itb.walker            1                       # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu0.inst         8113                       # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu0.data        62790                       # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.dtb.walker            5                       # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.itb.walker            1                       # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.inst         9859                       # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.data        78258                       # number of overall MSHR misses
system.l2c.overall_mshr_misses::total          159030                       # number of overall MSHR misses
system.l2c.ReadReq_mshr_uncacheable::cpu0.inst         9022                       # number of ReadReq MSHR uncacheable
system.l2c.ReadReq_mshr_uncacheable::cpu0.data        14396                       # number of ReadReq MSHR uncacheable
system.l2c.ReadReq_mshr_uncacheable::cpu1.data        16742                       # number of ReadReq MSHR uncacheable
system.l2c.ReadReq_mshr_uncacheable::total        40160                       # number of ReadReq MSHR uncacheable
system.l2c.WriteReq_mshr_uncacheable::cpu0.data        15072                       # number of WriteReq MSHR uncacheable
system.l2c.WriteReq_mshr_uncacheable::cpu1.data        12517                       # number of WriteReq MSHR uncacheable
system.l2c.WriteReq_mshr_uncacheable::total        27589                       # number of WriteReq MSHR uncacheable
system.l2c.overall_mshr_uncacheable_misses::cpu0.inst         9022                       # number of overall MSHR uncacheable misses
system.l2c.overall_mshr_uncacheable_misses::cpu0.data        29468                       # number of overall MSHR uncacheable misses
system.l2c.overall_mshr_uncacheable_misses::cpu1.data        29259                       # number of overall MSHR uncacheable misses
system.l2c.overall_mshr_uncacheable_misses::total        67749                       # number of overall MSHR uncacheable misses
system.l2c.ReadReq_mshr_miss_latency::cpu0.dtb.walker       221000                       # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu0.itb.walker        74000                       # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu1.dtb.walker       383000                       # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu1.itb.walker        74000                       # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::total       752000                       # number of ReadReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data       188000                       # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data       211500                       # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::total       399500                       # number of UpgradeReq MSHR miss cycles
system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data       141000                       # number of SCUpgradeReq MSHR miss cycles
system.l2c.SCUpgradeReq_mshr_miss_latency::total       141000                       # number of SCUpgradeReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu0.data   3898546500                       # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu1.data   4852766000                       # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::total   8751312500                       # number of ReadExReq MSHR miss cycles
system.l2c.ReadCleanReq_mshr_miss_latency::cpu0.inst    575325500                       # number of ReadCleanReq MSHR miss cycles
system.l2c.ReadCleanReq_mshr_miss_latency::cpu1.inst    695285000                       # number of ReadCleanReq MSHR miss cycles
system.l2c.ReadCleanReq_mshr_miss_latency::total   1270610500                       # number of ReadCleanReq MSHR miss cycles
system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.data    421671500                       # number of ReadSharedReq MSHR miss cycles
system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.data    468301500                       # number of ReadSharedReq MSHR miss cycles
system.l2c.ReadSharedReq_mshr_miss_latency::total    889973000                       # number of ReadSharedReq MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu0.dtb.walker       221000                       # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu0.itb.walker        74000                       # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu0.inst    575325500                       # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu0.data   4320218000                       # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker       383000                       # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.itb.walker        74000                       # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.inst    695285000                       # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.data   5321067500                       # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::total  10912648000                       # number of demand (read+write) MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu0.dtb.walker       221000                       # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu0.itb.walker        74000                       # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu0.inst    575325500                       # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu0.data   4320218000                       # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker       383000                       # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.itb.walker        74000                       # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.inst    695285000                       # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.data   5321067500                       # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::total  10912648000                       # number of overall MSHR miss cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst    574512000                       # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data   2648734000                       # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data   3243164500                       # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::total   6466410500                       # number of ReadReq MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu0.inst    574512000                       # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu0.data   2648734000                       # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu1.data   3243164500                       # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::total   6466410500                       # number of overall MSHR uncacheable cycles
system.l2c.ReadReq_mshr_miss_rate::cpu0.dtb.walker     0.000599                       # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu0.itb.walker     0.000365                       # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu1.dtb.walker     0.001151                       # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu1.itb.walker     0.000441                       # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::total     0.000696                       # mshr miss rate for ReadReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data     0.007524                       # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data     0.007687                       # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::total     0.007609                       # mshr miss rate for UpgradeReq accesses
system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2c.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu0.data     0.404026                       # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu1.data     0.465199                       # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::total     0.435950                       # mshr miss rate for ReadExReq accesses
system.l2c.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.009476                       # mshr miss rate for ReadCleanReq accesses
system.l2c.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.011708                       # mshr miss rate for ReadCleanReq accesses
system.l2c.ReadCleanReq_mshr_miss_rate::total     0.010583                       # mshr miss rate for ReadCleanReq accesses
system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.data     0.021718                       # mshr miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.data     0.024453                       # mshr miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_mshr_miss_rate::total     0.023095                       # mshr miss rate for ReadSharedReq accesses
system.l2c.demand_mshr_miss_rate::cpu0.dtb.walker     0.000599                       # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu0.itb.walker     0.000365                       # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu0.inst     0.009476                       # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu0.data     0.156409                       # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker     0.001151                       # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.itb.walker     0.000441                       # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.inst     0.011708                       # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.data     0.187197                       # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::total      0.062806                       # mshr miss rate for demand accesses
system.l2c.overall_mshr_miss_rate::cpu0.dtb.walker     0.000599                       # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu0.itb.walker     0.000365                       # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu0.inst     0.009476                       # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu0.data     0.156409                       # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker     0.001151                       # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.itb.walker     0.000441                       # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.inst     0.011708                       # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.data     0.187197                       # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::total     0.062806                       # mshr miss rate for overall accesses
system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 73666.666667                       # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker        74000                       # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker        76600                       # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.itb.walker        74000                       # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::total        75200                       # average ReadReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data        18800                       # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 19227.272727                       # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::total 19023.809524                       # average UpgradeReq mshr miss latency
system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data        70500                       # average SCUpgradeReq mshr miss latency
system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total        70500                       # average SCUpgradeReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 68224.393189                       # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 67577.858237                       # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::total 67864.357557                       # average ReadExReq mshr miss latency
system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 70914.026870                       # average ReadCleanReq mshr miss latency
system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 70522.872502                       # average ReadCleanReq mshr miss latency
system.l2c.ReadCleanReq_avg_mshr_miss_latency::total 70699.449143                       # average ReadCleanReq mshr miss latency
system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 74671.772623                       # average ReadSharedReq mshr miss latency
system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 72627.403846                       # average ReadSharedReq mshr miss latency
system.l2c.ReadSharedReq_avg_mshr_miss_latency::total 73581.893344                       # average ReadSharedReq mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 73666.666667                       # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker        74000                       # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 70914.026870                       # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.data 68804.236343                       # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker        76600                       # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.itb.walker        74000                       # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 70522.872502                       # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.data 67993.911166                       # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::total 68620.059108                       # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 73666.666667                       # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker        74000                       # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 70914.026870                       # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.data 68804.236343                       # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker        76600                       # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.itb.walker        74000                       # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 70522.872502                       # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.data 67993.911166                       # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::total 68620.059108                       # average overall mshr miss latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 63679.006872                       # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 183990.969714                       # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 193714.281448                       # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::total 161016.197709                       # average ReadReq mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.inst 63679.006872                       # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data 89885.095697                       # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data 110843.313169                       # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::total 95446.582237                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests        321037                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       130073                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests          482                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 2903766778500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               40160                       # Transaction distribution
system.membus.trans_dist::ReadResp              70471                       # Transaction distribution
system.membus.trans_dist::WriteReq              27589                       # Transaction distribution
system.membus.trans_dist::WriteResp             27589                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       118908                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6612                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              128                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              2                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               2                       # Transaction distribution
system.membus.trans_dist::ReadExReq            128846                       # Transaction distribution
system.membus.trans_dist::ReadExResp           128846                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         30311                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         36224                       # Transaction distribution
system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave       105478                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::system.realview.nvmem.port           10                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio         2104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::system.physmem.port       434701                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::total       542293                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::system.physmem.port        72897                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        72897                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 615190                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2c.mem_side::system.bridge.slave       159125                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2c.mem_side::system.realview.nvmem.port           20                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2c.mem_side::system.realview.gic.pio         4208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2c.mem_side::system.physmem.port     15503164                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2c.mem_side::total     15666517                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.physmem.port      2317120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2317120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17983637                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              498                       # Total snoops (count)
system.membus.snoopTraffic                      31744                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            263260                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.018617                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.135167                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  258359     98.14%     98.14% # Request fanout histogram
system.membus.snoop_fanout::1                    4901      1.86%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              263260                       # Request fanout histogram
system.membus.reqLayer0.occupancy            90452000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy                7500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1733000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer5.occupancy           826968490                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          951904000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1219623                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2903766778500                       # Cumulative time (in ticks) in various power states
system.realview.aaci_fake.pwrStateResidencyTicks::UNDEFINED 2903766778500                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 2903766778500                       # Cumulative time (in ticks) in various power states
system.realview.cf_ctrl.pwrStateResidencyTicks::UNDEFINED 2903766778500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 2903766778500                       # Cumulative time (in ticks) in various power states
system.realview.clcd.pwrStateResidencyTicks::UNDEFINED 2903766778500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 2903766778500                       # Cumulative time (in ticks) in various power states
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 2903766778500                       # Cumulative time (in ticks) in various power states
system.realview.ethernet.pwrStateResidencyTicks::UNDEFINED 2903766778500                       # Cumulative time (in ticks) in various power states
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             nan                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           nan                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 2903766778500                       # Cumulative time (in ticks) in various power states
system.realview.ide.pwrStateResidencyTicks::UNDEFINED 2903766778500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 2903766778500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 2903766778500                       # Cumulative time (in ticks) in various power states
system.realview.l2x0_fake.pwrStateResidencyTicks::UNDEFINED 2903766778500                       # Cumulative time (in ticks) in various power states
system.realview.lan_fake.pwrStateResidencyTicks::UNDEFINED 2903766778500                       # Cumulative time (in ticks) in various power states
system.realview.local_cpu_timer.pwrStateResidencyTicks::UNDEFINED 2903766778500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.mmc_fake.pwrStateResidencyTicks::UNDEFINED 2903766778500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 2903766778500                       # Cumulative time (in ticks) in various power states
system.realview.sp810_fake.pwrStateResidencyTicks::UNDEFINED 2903766778500                       # Cumulative time (in ticks) in various power states
system.realview.timer0.pwrStateResidencyTicks::UNDEFINED 2903766778500                       # Cumulative time (in ticks) in various power states
system.realview.timer1.pwrStateResidencyTicks::UNDEFINED 2903766778500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 2903766778500                       # Cumulative time (in ticks) in various power states
system.realview.uart1_fake.pwrStateResidencyTicks::UNDEFINED 2903766778500                       # Cumulative time (in ticks) in various power states
system.realview.uart2_fake.pwrStateResidencyTicks::UNDEFINED 2903766778500                       # Cumulative time (in ticks) in various power states
system.realview.uart3_fake.pwrStateResidencyTicks::UNDEFINED 2903766778500                       # Cumulative time (in ticks) in various power states
system.realview.usb_fake.pwrStateResidencyTicks::UNDEFINED 2903766778500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 2903766778500                       # Cumulative time (in ticks) in various power states
system.realview.watchdog_fake.pwrStateResidencyTicks::UNDEFINED 2903766778500                       # Cumulative time (in ticks) in various power states
system.toL2Bus.snoop_filter.tot_requests      5057608                       # Total number of requests made to the snoop filter.
system.toL2Bus.snoop_filter.hit_single_requests      2539902                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.toL2Bus.snoop_filter.hit_multi_requests        38289                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.toL2Bus.snoop_filter.tot_snoops            250                       # Total number of snoops made to the snoop filter.
system.toL2Bus.snoop_filter.hit_single_snoops          250                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.toL2Bus.pwrStateResidencyTicks::UNDEFINED 2903766778500                       # Cumulative time (in ticks) in various power states
system.toL2Bus.trans_dist::ReadReq              74966                       # Transaction distribution
system.toL2Bus.trans_dist::ReadResp           2297117                       # Transaction distribution
system.toL2Bus.trans_dist::WriteReq             27589                       # Transaction distribution
system.toL2Bus.trans_dist::WriteResp            27589                       # Transaction distribution
system.toL2Bus.trans_dist::WritebackDirty       766133                       # Transaction distribution
system.toL2Bus.trans_dist::WritebackClean      1697713                       # Transaction distribution
system.toL2Bus.trans_dist::CleanEvict          141921                       # Transaction distribution
system.toL2Bus.trans_dist::UpgradeReq            2760                       # Transaction distribution
system.toL2Bus.trans_dist::SCUpgradeReq             2                       # Transaction distribution
system.toL2Bus.trans_dist::UpgradeResp           2762                       # Transaction distribution
system.toL2Bus.trans_dist::ReadExReq           295798                       # Transaction distribution
system.toL2Bus.trans_dist::ReadExResp          295798                       # Transaction distribution
system.toL2Bus.trans_dist::ReadCleanReq       1698231                       # Transaction distribution
system.toL2Bus.trans_dist::ReadSharedReq       523922                       # Transaction distribution
system.toL2Bus.trans_dist::InvalidateReq         4401                       # Transaction distribution
system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side      5112195                       # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side      2581153                       # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.l2c.cpu_side        16978                       # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2c.cpu_side        32189                       # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count::total               7742515                       # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side    217374968                       # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side     96383645                       # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.pkt_size_system.cpu0.itb.walker.dma::system.l2c.cpu_side        20024                       # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2c.cpu_side        37420                       # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.pkt_size::total              313816057                       # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.snoops                          114406                       # Total snoops (count)
system.toL2Bus.snoopTraffic                   5391284                       # Total snoop traffic (bytes)
system.toL2Bus.snoop_fanout::samples          2716765                       # Request fanout histogram
system.toL2Bus.snoop_fanout::mean            0.021720                       # Request fanout histogram
system.toL2Bus.snoop_fanout::stdev           0.145768                       # Request fanout histogram
system.toL2Bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::0                2657757     97.83%     97.83% # Request fanout histogram
system.toL2Bus.snoop_fanout::1                  59008      2.17%    100.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.toL2Bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.toL2Bus.snoop_fanout::total            2716765                       # Request fanout histogram
system.toL2Bus.reqLayer0.occupancy         4964781500                       # Layer occupancy (ticks)
system.toL2Bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.toL2Bus.snoopLayer0.occupancy           389377                       # Layer occupancy (ticks)
system.toL2Bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.toL2Bus.respLayer0.occupancy        2556368500                       # Layer occupancy (ticks)
system.toL2Bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.toL2Bus.respLayer1.occupancy        1275563497                       # Layer occupancy (ticks)
system.toL2Bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.toL2Bus.respLayer2.occupancy          11972000                       # Layer occupancy (ticks)
system.toL2Bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.toL2Bus.respLayer3.occupancy          22834000                       # Layer occupancy (ticks)
system.toL2Bus.respLayer3.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
