/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire [28:0] celloutsig_0_16z;
  wire [5:0] celloutsig_0_18z;
  wire [17:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [3:0] celloutsig_0_2z;
  wire [12:0] celloutsig_0_32z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_54z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_79z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire [9:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_54z = ~((celloutsig_0_32z[12] | celloutsig_0_32z[9]) & (celloutsig_0_21z | celloutsig_0_4z[1]));
  assign celloutsig_1_2z = ~((celloutsig_1_0z | in_data[157]) & (celloutsig_1_1z | celloutsig_1_0z));
  assign celloutsig_1_5z = ~((celloutsig_1_0z | celloutsig_1_3z) & (celloutsig_1_0z | celloutsig_1_3z));
  assign celloutsig_1_6z = ~((in_data[129] | celloutsig_1_3z) & (in_data[143] | celloutsig_1_5z));
  assign celloutsig_0_10z = ~((celloutsig_0_4z[0] | celloutsig_0_4z[0]) & (celloutsig_0_6z | celloutsig_0_6z));
  assign celloutsig_0_12z = ~((celloutsig_0_3z | in_data[11]) & (celloutsig_0_8z[1] | in_data[47]));
  assign celloutsig_0_6z = celloutsig_0_2z[0] | ~(celloutsig_0_3z);
  assign celloutsig_0_79z = in_data[25] | ~(celloutsig_0_54z);
  assign celloutsig_1_3z = celloutsig_1_2z | ~(celloutsig_1_2z);
  assign celloutsig_0_13z = celloutsig_0_9z | ~(celloutsig_0_12z);
  assign celloutsig_0_15z = celloutsig_0_2z[2] | ~(celloutsig_0_9z);
  assign celloutsig_0_21z = celloutsig_0_13z | ~(celloutsig_0_11z[3]);
  assign celloutsig_0_3z = in_data[59] | celloutsig_0_0z;
  assign celloutsig_0_5z = in_data[24] | celloutsig_0_1z;
  assign celloutsig_0_7z = celloutsig_0_2z[2] | celloutsig_0_1z;
  assign celloutsig_1_8z = in_data[102] | celloutsig_1_3z;
  assign celloutsig_1_18z = celloutsig_1_6z | celloutsig_1_14z;
  reg [11:0] _17_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _17_ <= 12'h000;
    else _17_ <= celloutsig_0_32z[11:0];
  assign out_data[11:0] = _17_;
  assign celloutsig_1_0z = ! in_data[114:101];
  assign celloutsig_0_9z = ! { in_data[44:36], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_8z };
  assign celloutsig_1_14z = ! in_data[107:102];
  assign celloutsig_0_0z = in_data[85] & ~(in_data[59]);
  assign celloutsig_1_1z = in_data[113] & ~(celloutsig_1_0z);
  assign celloutsig_0_1z = in_data[48] & ~(in_data[74]);
  assign celloutsig_1_13z = - { celloutsig_1_10z[3:0], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_18z = - celloutsig_0_16z[23:18];
  assign celloutsig_0_32z = - { celloutsig_0_19z[17:6], celloutsig_0_12z };
  assign celloutsig_0_8z = { celloutsig_0_4z[4], celloutsig_0_1z, celloutsig_0_0z } | { celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_7z = { celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_6z } | in_data[130:128];
  assign celloutsig_1_10z = { celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_6z } | in_data[140:136];
  assign celloutsig_0_11z = { in_data[72:69], celloutsig_0_1z, celloutsig_0_1z } | { celloutsig_0_2z[2:0], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_0_19z = { in_data[39:35], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_2z } | { celloutsig_0_11z[4:0], celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_18z, celloutsig_0_0z };
  assign celloutsig_1_19z = { celloutsig_1_8z, celloutsig_1_7z } - { celloutsig_1_13z[2:0], celloutsig_1_3z };
  assign celloutsig_0_16z = { in_data[41:33], celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_7z } - { in_data[81:54], celloutsig_0_1z };
  assign celloutsig_0_2z = in_data[62:59] - { in_data[11], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_4z = { celloutsig_0_2z[2:0], celloutsig_0_3z, celloutsig_0_0z } ^ { in_data[1], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z };
  assign { out_data[128], out_data[99:96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_79z };
endmodule
