module SHL2(input [31:0] a,input [31:0] pcn, output[31:0]b);//no <<2and combine
reg [31:0] an;


always@(*)
begin
 an[25:0]=a[25:0];
 an[30:26]=pcn[30:26];
 an[31]=0;
end
 assign b=an;
endmodule