{"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlparsing\/generictypedeclaration\/init(name:type:defaultvalue:)"]}],"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/GenericTypeDeclaration\/init(name:type:defaultValue:)"},"abstract":[{"type":"text","text":"Initialise this declaration from it’s stored properties."}],"kind":"symbol","primaryContentSections":[{"declarations":[{"languages":["swift"],"tokens":[{"text":"init","kind":"keyword"},{"text":"(","kind":"text"},{"text":"name","kind":"externalParam"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing12VariableNameV","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableName","text":"VariableName","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"type","kind":"externalParam"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing10SignalTypeO","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalType","text":"SignalType","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"defaultValue","kind":"externalParam"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing10ExpressionO","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Expression","text":"Expression","kind":"typeIdentifier"},{"text":"? = nil)","kind":"text"}],"platforms":["Linux"]}],"kind":"declarations"},{"kind":"parameters","parameters":[{"name":"name","content":[{"inlineContent":[{"type":"text","text":"The name of the type."}],"type":"paragraph"}]},{"name":"type","content":[{"inlineContent":[{"text":"The type of the generic.","type":"text"}],"type":"paragraph"}]},{"name":"defaultValue","content":[{"inlineContent":[{"text":"The default value of the generic.","type":"text"}],"type":"paragraph"}]}]}],"schemaVersion":{"patch":0,"major":0,"minor":3},"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/GenericTypeDeclaration"]]},"metadata":{"roleHeading":"Initializer","role":"symbol","symbolKind":"init","modules":[{"name":"VHDLParsing"}],"externalID":"s:11VHDLParsing22GenericTypeDeclarationV4name4type12defaultValueAcA12VariableNameV_AA06SignalC0OAA10ExpressionOSgtcfc","fragments":[{"text":"init","kind":"identifier"},{"text":"(","kind":"text"},{"text":"name","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"type","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"SignalType","preciseIdentifier":"s:11VHDLParsing10SignalTypeO","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"defaultValue","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"Expression","preciseIdentifier":"s:11VHDLParsing10ExpressionO","kind":"typeIdentifier"},{"text":"?)","kind":"text"}],"title":"init(name:type:defaultValue:)"},"sections":[],"references":{"doc://VHDLParsing/documentation/VHDLParsing/SignalType":{"fragments":[{"kind":"keyword","text":"enum"},{"text":" ","kind":"text"},{"text":"SignalType","kind":"identifier"}],"title":"SignalType","kind":"symbol","navigatorTitle":[{"text":"SignalType","kind":"identifier"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalType","role":"symbol","type":"topic","abstract":[{"text":"Valid VHDL Signal types.","type":"text"}],"url":"\/documentation\/vhdlparsing\/signaltype"},"doc://VHDLParsing/documentation/VHDLParsing/GenericTypeDeclaration/init(name:type:defaultValue:)":{"fragments":[{"kind":"identifier","text":"init"},{"kind":"text","text":"("},{"kind":"externalParam","text":"name"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName"},{"kind":"text","text":", "},{"kind":"externalParam","text":"type"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing10SignalTypeO","text":"SignalType"},{"kind":"text","text":", "},{"kind":"externalParam","text":"defaultValue"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing10ExpressionO","text":"Expression"},{"kind":"text","text":"?)"}],"url":"\/documentation\/vhdlparsing\/generictypedeclaration\/init(name:type:defaultvalue:)","title":"init(name:type:defaultValue:)","abstract":[{"type":"text","text":"Initialise this declaration from it’s stored properties."}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/GenericTypeDeclaration\/init(name:type:defaultValue:)","type":"topic","kind":"symbol","role":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing/Expression":{"fragments":[{"text":"enum","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"Expression"}],"kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"Expression"}],"type":"topic","title":"Expression","role":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Expression","abstract":[{"text":"An ","type":"text"},{"code":"Expression","type":"codeVoice"},{"text":" represents a stand-alone statement that resolves to some value in ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":".","type":"text"}],"url":"\/documentation\/vhdlparsing\/expression"},"doc://VHDLParsing/documentation/VHDLParsing/GenericTypeDeclaration":{"url":"\/documentation\/vhdlparsing\/generictypedeclaration","fragments":[{"text":"struct","kind":"keyword"},{"text":" ","kind":"text"},{"text":"GenericTypeDeclaration","kind":"identifier"}],"type":"topic","title":"GenericTypeDeclaration","kind":"symbol","navigatorTitle":[{"text":"GenericTypeDeclaration","kind":"identifier"}],"abstract":[{"text":"A type representing a generic type declaration inside a generic block in ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":".","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/GenericTypeDeclaration","role":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/VariableName":{"kind":"symbol","role":"symbol","url":"\/documentation\/vhdlparsing\/variablename","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableName","abstract":[{"text":"Valid VHDL variable names.","type":"text"}],"fragments":[{"kind":"keyword","text":"struct"},{"text":" ","kind":"text"},{"text":"VariableName","kind":"identifier"}],"type":"topic","title":"VariableName","navigatorTitle":[{"text":"VariableName","kind":"identifier"}]}}}