Analysis & Synthesis report for pro_uart
Wed Aug 02 20:24:30 2017
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |pro_uart|phase:u1|state1
 12. State Machine - |pro_uart|phase:u1|state
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Parameter Settings for User Entity Instance: phase:u1
 18. Parameter Settings for User Entity Instance: phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component
 19. Parameter Settings for User Entity Instance: clk_200:clk_inst|clk_200_0002:clk_200_inst|altera_pll:altera_pll_i
 20. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 21. Port Connectivity Checks: "clk_200:clk_inst"
 22. Port Connectivity Checks: "phase:u1|div_32_32:div_32_32_inst"
 23. Port Connectivity Checks: "phase:u1"
 24. SignalTap II Logic Analyzer Settings
 25. Elapsed Time Per Partition
 26. Connections to In-System Debugging Instance "auto_signaltap_0"
 27. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Aug 02 20:24:30 2017       ;
; Quartus II 64-Bit Version       ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                   ; pro_uart                                    ;
; Top-level Entity Name           ; pro_uart                                    ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 3275                                        ;
; Total pins                      ; 4                                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 26,880                                      ;
; Total DSP Blocks                ; 2                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI TX Channels          ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; pro_uart           ; pro_uart           ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                    ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; div_32_32.v                      ; yes             ; User Wizard-Generated File   ; E:/Electronic-competition/2003/program/sim_uart/div_32_32.v                 ;         ;
; clk_200.v                        ; yes             ; User Wizard-Generated File   ; E:/Electronic-competition/2003/program/sim_uart/clk_200.v                   ; clk_200 ;
; clk_200/clk_200_0002.v           ; yes             ; User Verilog HDL File        ; E:/Electronic-competition/2003/program/sim_uart/clk_200/clk_200_0002.v      ; clk_200 ;
; pro_uart.v                       ; yes             ; Auto-Found Verilog HDL File  ; E:/Electronic-competition/2003/program/sim_uart/pro_uart.v                  ;         ;
; phase.v                          ; yes             ; Auto-Found Verilog HDL File  ; E:/Electronic-competition/2003/program/sim_uart/phase.v                     ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_divide.tdf               ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/abs_divider.inc              ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/sign_div_unsign.inc          ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc               ;         ;
; db/lpm_divide_dhs.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/Electronic-competition/2003/program/sim_uart/db/lpm_divide_dhs.tdf       ;         ;
; db/sign_div_unsign_8nh.tdf       ; yes             ; Auto-Generated Megafunction  ; E:/Electronic-competition/2003/program/sim_uart/db/sign_div_unsign_8nh.tdf  ;         ;
; db/alt_u_div_m2f.tdf             ; yes             ; Auto-Generated Megafunction  ; E:/Electronic-competition/2003/program/sim_uart/db/alt_u_div_m2f.tdf        ;         ;
; altera_pll.v                     ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altera_pll.v                 ;         ;
; sld_signaltap.vhd                ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd           ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; dffeea.inc                       ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_m784.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/Electronic-competition/2003/program/sim_uart/db/altsyncram_m784.tdf      ;         ;
; altdpram.tdf                     ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                     ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                      ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                       ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mux_elc.tdf                   ; yes             ; Auto-Generated Megafunction  ; E:/Electronic-competition/2003/program/sim_uart/db/mux_elc.tdf              ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                       ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/declut.inc                   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; db/decode_vnf.tdf                ; yes             ; Auto-Generated Megafunction  ; E:/Electronic-competition/2003/program/sim_uart/db/decode_vnf.tdf           ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_hai.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Electronic-competition/2003/program/sim_uart/db/cntr_hai.tdf             ;         ;
; db/cmpr_g9c.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Electronic-competition/2003/program/sim_uart/db/cmpr_g9c.tdf             ;         ;
; db/cntr_4vi.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Electronic-competition/2003/program/sim_uart/db/cntr_4vi.tdf             ;         ;
; db/cntr_09i.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Electronic-competition/2003/program/sim_uart/db/cntr_09i.tdf             ;         ;
; db/cmpr_c9c.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Electronic-competition/2003/program/sim_uart/db/cmpr_c9c.tdf             ;         ;
; db/cntr_kri.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Electronic-competition/2003/program/sim_uart/db/cntr_kri.tdf             ;         ;
; db/cmpr_99c.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Electronic-competition/2003/program/sim_uart/db/cmpr_99c.tdf             ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                     ;
+---------------------------------------------+-----------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                             ;
+---------------------------------------------+-----------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 2067                                                                              ;
;                                             ;                                                                                   ;
; Combinational ALUT usage for logic          ; 2539                                                                              ;
;     -- 7 input functions                    ; 1                                                                                 ;
;     -- 6 input functions                    ; 146                                                                               ;
;     -- 5 input functions                    ; 464                                                                               ;
;     -- 4 input functions                    ; 1131                                                                              ;
;     -- <=3 input functions                  ; 797                                                                               ;
;                                             ;                                                                                   ;
; Dedicated logic registers                   ; 3275                                                                              ;
;                                             ;                                                                                   ;
; I/O pins                                    ; 4                                                                                 ;
; Total MLAB memory bits                      ; 0                                                                                 ;
; Total block memory bits                     ; 26880                                                                             ;
; Total DSP Blocks                            ; 2                                                                                 ;
; Total PLLs                                  ; 1                                                                                 ;
;     -- PLLs                                 ; 1                                                                                 ;
;                                             ;                                                                                   ;
; Maximum fan-out node                        ; clk_200:clk_inst|clk_200_0002:clk_200_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 2316                                                                              ;
; Total fan-out                               ; 24303                                                                             ;
; Average fan-out                             ; 4.02                                                                              ;
+---------------------------------------------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |pro_uart                                                                                               ; 2539 (1)          ; 3275 (0)     ; 26880             ; 2          ; 4    ; 0            ; |pro_uart                                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |clk_200:clk_inst|                                                                                   ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|clk_200:clk_inst                                                                                                                                                                                                                                                                                                                      ; clk_200      ;
;       |clk_200_0002:clk_200_inst|                                                                       ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|clk_200:clk_inst|clk_200_0002:clk_200_inst                                                                                                                                                                                                                                                                                            ; clk_200      ;
;          |altera_pll:altera_pll_i|                                                                      ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|clk_200:clk_inst|clk_200_0002:clk_200_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                    ; work         ;
;    |phase:u1|                                                                                           ; 1988 (333)        ; 390 (390)    ; 0                 ; 2          ; 0    ; 0            ; |pro_uart|phase:u1                                                                                                                                                                                                                                                                                                                              ; work         ;
;       |div_32_32:div_32_32_inst|                                                                        ; 1655 (0)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|phase:u1|div_32_32:div_32_32_inst                                                                                                                                                                                                                                                                                                     ; work         ;
;          |lpm_divide:LPM_DIVIDE_component|                                                              ; 1655 (0)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component                                                                                                                                                                                                                                                                     ; work         ;
;             |lpm_divide_dhs:auto_generated|                                                             ; 1655 (0)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated                                                                                                                                                                                                                                       ; work         ;
;                |sign_div_unsign_8nh:divider|                                                            ; 1655 (0)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider                                                                                                                                                                                                           ; work         ;
;                   |alt_u_div_m2f:divider|                                                               ; 1655 (1655)       ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider                                                                                                                                                                                     ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 93 (1)            ; 90 (0)       ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 92 (60)           ; 90 (62)      ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                         ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 15 (15)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                 ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                               ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 457 (1)           ; 2795 (420)   ; 26880             ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                        ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 456 (0)           ; 2375 (0)     ; 26880             ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                  ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 456 (67)          ; 2375 (914)   ; 26880             ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                           ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 2 (0)             ; 46 (46)      ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                            ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                        ; work         ;
;                   |decode_vnf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                              ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 26880             ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                           ; work         ;
;                |altsyncram_m784:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 26880             ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m784:auto_generated                                                                                                                                            ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                            ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                              ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 4 (4)             ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                   ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 57 (57)           ; 44 (44)      ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 256 (1)           ; 1066 (1)     ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                               ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                       ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 210 (0)           ; 1050 (0)     ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                        ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 630 (630)    ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                             ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 210 (0)           ; 420 (0)      ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1   ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 45 (45)           ; 11 (1)       ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                 ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                         ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 39 (11)           ; 260 (0)      ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                          ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 10 (0)            ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                ; work         ;
;                   |cntr_hai:auto_generated|                                                             ; 10 (10)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hai:auto_generated                                                        ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 7 (0)             ; 7 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                         ; work         ;
;                   |cntr_4vi:auto_generated|                                                             ; 7 (7)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                 ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 6 (0)             ; 4 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                               ; work         ;
;                   |cntr_09i:auto_generated|                                                             ; 6 (6)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                       ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                  ; work         ;
;                   |cntr_kri:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 0 (0)             ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 1 (1)             ; 210 (210)    ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                          ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 1 (1)             ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                       ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 14 (14)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |pro_uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                     ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m784:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 210          ; 128          ; 210          ; 26880 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary                                ;
+---------------------+-------------+---------------------+-------------------+
; Statistic           ; Number Used ; Available per Block ; Maximum Available ;
+---------------------+-------------+---------------------+-------------------+
; Independent 18x18   ; 2           ; 2.00                ; --                ;
; DSP Block           ; 2           ; --                  ; --                ;
; DSP 18-bit Element  ; 2           ; 2.00                ; --                ;
; Unsigned Multiplier ; 2           ; --                  ; --                ;
+---------------------+-------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                     ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------+-------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                             ; IP Include File                                             ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------+-------------------------------------------------------------+
; Altera ; altera_pll   ; 13.1    ; N/A          ; N/A          ; |pro_uart|clk_200:clk_inst                  ; E:/Electronic-competition/2003/program/sim_uart/clk_200.v   ;
; Altera ; LPM_DIVIDE   ; 13.1    ; N/A          ; N/A          ; |pro_uart|phase:u1|div_32_32:div_32_32_inst ; E:/Electronic-competition/2003/program/sim_uart/div_32_32.v ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------+-------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------+
; State Machine - |pro_uart|phase:u1|state1         ;
+------------+------------+------------+------------+
; Name       ; state1.000 ; state1.010 ; state1.001 ;
+------------+------------+------------+------------+
; state1.000 ; 0          ; 0          ; 0          ;
; state1.001 ; 1          ; 0          ; 1          ;
; state1.010 ; 1          ; 1          ; 0          ;
+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------+
; State Machine - |pro_uart|phase:u1|state      ;
+-----------+-----------+-----------+-----------+
; Name      ; state.000 ; state.010 ; state.001 ;
+-----------+-----------+-----------+-----------+
; state.000 ; 0         ; 0         ; 0         ;
; state.001 ; 1         ; 0         ; 1         ;
; state.010 ; 1         ; 1         ; 0         ;
+-----------+-----------+-----------+-----------+


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; phase:u1|state1~6                     ; Lost fanout        ;
; phase:u1|state~6                      ; Lost fanout        ;
; Total Number of Removed Registers = 2 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3275  ;
; Number of registers using Synchronous Clear  ; 245   ;
; Number of registers using Synchronous Load   ; 385   ;
; Number of registers using Asynchronous Clear ; 1333  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1113  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                             ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                  ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5] ; 1       ;
; Total number of inverted registers = 12                                                                                                                                       ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |pro_uart|phase:u1|fenmu[7]       ;
; 3:1                ; 40 bits   ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |pro_uart|phase:u1|fenzi[19]      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |pro_uart|phase:u1|fenmu_temp[23] ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |pro_uart|phase:u1|fenzi_temp[15] ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |pro_uart|phase:u1|fgate_cnt[20]  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase:u1 ;
+----------------+-----------+--------------------------+
; Parameter Name ; Value     ; Type                     ;
+----------------+-----------+--------------------------+
; F_1S           ; 199999999 ; Signed Integer           ;
+----------------+-----------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component ;
+------------------------+----------------+----------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                 ;
+------------------------+----------------+----------------------------------------------------------------------+
; LPM_WIDTHN             ; 40             ; Signed Integer                                                       ;
; LPM_WIDTHD             ; 32             ; Signed Integer                                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                              ;
; CBXI_PARAMETER         ; lpm_divide_dhs ; Untyped                                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                       ;
+------------------------+----------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_200:clk_inst|clk_200_0002:clk_200_inst|altera_pll:altera_pll_i ;
+--------------------------------------+----------------+---------------------------------------------------------+
; Parameter Name                       ; Value          ; Type                                                    ;
+--------------------------------------+----------------+---------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz       ; String                                                  ;
; fractional_vco_multiplier            ; false          ; String                                                  ;
; pll_type                             ; General        ; String                                                  ;
; pll_subtype                          ; General        ; String                                                  ;
; number_of_clocks                     ; 1              ; Signed Integer                                          ;
; operation_mode                       ; direct         ; String                                                  ;
; deserialization_factor               ; 4              ; Signed Integer                                          ;
; data_rate                            ; 0              ; Signed Integer                                          ;
; sim_additional_refclk_cycles_to_lock ; 0              ; Signed Integer                                          ;
; output_clock_frequency0              ; 200.000000 MHz ; String                                                  ;
; phase_shift0                         ; 0 ps           ; String                                                  ;
; duty_cycle0                          ; 50             ; Signed Integer                                          ;
; output_clock_frequency1              ; 0 MHz          ; String                                                  ;
; phase_shift1                         ; 0 ps           ; String                                                  ;
; duty_cycle1                          ; 50             ; Signed Integer                                          ;
; output_clock_frequency2              ; 0 MHz          ; String                                                  ;
; phase_shift2                         ; 0 ps           ; String                                                  ;
; duty_cycle2                          ; 50             ; Signed Integer                                          ;
; output_clock_frequency3              ; 0 MHz          ; String                                                  ;
; phase_shift3                         ; 0 ps           ; String                                                  ;
; duty_cycle3                          ; 50             ; Signed Integer                                          ;
; output_clock_frequency4              ; 0 MHz          ; String                                                  ;
; phase_shift4                         ; 0 ps           ; String                                                  ;
; duty_cycle4                          ; 50             ; Signed Integer                                          ;
; output_clock_frequency5              ; 0 MHz          ; String                                                  ;
; phase_shift5                         ; 0 ps           ; String                                                  ;
; duty_cycle5                          ; 50             ; Signed Integer                                          ;
; output_clock_frequency6              ; 0 MHz          ; String                                                  ;
; phase_shift6                         ; 0 ps           ; String                                                  ;
; duty_cycle6                          ; 50             ; Signed Integer                                          ;
; output_clock_frequency7              ; 0 MHz          ; String                                                  ;
; phase_shift7                         ; 0 ps           ; String                                                  ;
; duty_cycle7                          ; 50             ; Signed Integer                                          ;
; output_clock_frequency8              ; 0 MHz          ; String                                                  ;
; phase_shift8                         ; 0 ps           ; String                                                  ;
; duty_cycle8                          ; 50             ; Signed Integer                                          ;
; output_clock_frequency9              ; 0 MHz          ; String                                                  ;
; phase_shift9                         ; 0 ps           ; String                                                  ;
; duty_cycle9                          ; 50             ; Signed Integer                                          ;
; output_clock_frequency10             ; 0 MHz          ; String                                                  ;
; phase_shift10                        ; 0 ps           ; String                                                  ;
; duty_cycle10                         ; 50             ; Signed Integer                                          ;
; output_clock_frequency11             ; 0 MHz          ; String                                                  ;
; phase_shift11                        ; 0 ps           ; String                                                  ;
; duty_cycle11                         ; 50             ; Signed Integer                                          ;
; output_clock_frequency12             ; 0 MHz          ; String                                                  ;
; phase_shift12                        ; 0 ps           ; String                                                  ;
; duty_cycle12                         ; 50             ; Signed Integer                                          ;
; output_clock_frequency13             ; 0 MHz          ; String                                                  ;
; phase_shift13                        ; 0 ps           ; String                                                  ;
; duty_cycle13                         ; 50             ; Signed Integer                                          ;
; output_clock_frequency14             ; 0 MHz          ; String                                                  ;
; phase_shift14                        ; 0 ps           ; String                                                  ;
; duty_cycle14                         ; 50             ; Signed Integer                                          ;
; output_clock_frequency15             ; 0 MHz          ; String                                                  ;
; phase_shift15                        ; 0 ps           ; String                                                  ;
; duty_cycle15                         ; 50             ; Signed Integer                                          ;
; output_clock_frequency16             ; 0 MHz          ; String                                                  ;
; phase_shift16                        ; 0 ps           ; String                                                  ;
; duty_cycle16                         ; 50             ; Signed Integer                                          ;
; output_clock_frequency17             ; 0 MHz          ; String                                                  ;
; phase_shift17                        ; 0 ps           ; String                                                  ;
; duty_cycle17                         ; 50             ; Signed Integer                                          ;
; m_cnt_hi_div                         ; 1              ; Signed Integer                                          ;
; m_cnt_lo_div                         ; 1              ; Signed Integer                                          ;
; m_cnt_bypass_en                      ; false          ; String                                                  ;
; m_cnt_odd_div_duty_en                ; false          ; String                                                  ;
; n_cnt_hi_div                         ; 1              ; Signed Integer                                          ;
; n_cnt_lo_div                         ; 1              ; Signed Integer                                          ;
; n_cnt_bypass_en                      ; false          ; String                                                  ;
; n_cnt_odd_div_duty_en                ; false          ; String                                                  ;
; c_cnt_hi_div0                        ; 1              ; Signed Integer                                          ;
; c_cnt_lo_div0                        ; 1              ; Signed Integer                                          ;
; c_cnt_bypass_en0                     ; false          ; String                                                  ;
; c_cnt_in_src0                        ; ph_mux_clk     ; String                                                  ;
; c_cnt_odd_div_duty_en0               ; false          ; String                                                  ;
; c_cnt_prst0                          ; 1              ; Signed Integer                                          ;
; c_cnt_ph_mux_prst0                   ; 0              ; Signed Integer                                          ;
; c_cnt_hi_div1                        ; 1              ; Signed Integer                                          ;
; c_cnt_lo_div1                        ; 1              ; Signed Integer                                          ;
; c_cnt_bypass_en1                     ; false          ; String                                                  ;
; c_cnt_in_src1                        ; ph_mux_clk     ; String                                                  ;
; c_cnt_odd_div_duty_en1               ; false          ; String                                                  ;
; c_cnt_prst1                          ; 1              ; Signed Integer                                          ;
; c_cnt_ph_mux_prst1                   ; 0              ; Signed Integer                                          ;
; c_cnt_hi_div2                        ; 1              ; Signed Integer                                          ;
; c_cnt_lo_div2                        ; 1              ; Signed Integer                                          ;
; c_cnt_bypass_en2                     ; false          ; String                                                  ;
; c_cnt_in_src2                        ; ph_mux_clk     ; String                                                  ;
; c_cnt_odd_div_duty_en2               ; false          ; String                                                  ;
; c_cnt_prst2                          ; 1              ; Signed Integer                                          ;
; c_cnt_ph_mux_prst2                   ; 0              ; Signed Integer                                          ;
; c_cnt_hi_div3                        ; 1              ; Signed Integer                                          ;
; c_cnt_lo_div3                        ; 1              ; Signed Integer                                          ;
; c_cnt_bypass_en3                     ; false          ; String                                                  ;
; c_cnt_in_src3                        ; ph_mux_clk     ; String                                                  ;
; c_cnt_odd_div_duty_en3               ; false          ; String                                                  ;
; c_cnt_prst3                          ; 1              ; Signed Integer                                          ;
; c_cnt_ph_mux_prst3                   ; 0              ; Signed Integer                                          ;
; c_cnt_hi_div4                        ; 1              ; Signed Integer                                          ;
; c_cnt_lo_div4                        ; 1              ; Signed Integer                                          ;
; c_cnt_bypass_en4                     ; false          ; String                                                  ;
; c_cnt_in_src4                        ; ph_mux_clk     ; String                                                  ;
; c_cnt_odd_div_duty_en4               ; false          ; String                                                  ;
; c_cnt_prst4                          ; 1              ; Signed Integer                                          ;
; c_cnt_ph_mux_prst4                   ; 0              ; Signed Integer                                          ;
; c_cnt_hi_div5                        ; 1              ; Signed Integer                                          ;
; c_cnt_lo_div5                        ; 1              ; Signed Integer                                          ;
; c_cnt_bypass_en5                     ; false          ; String                                                  ;
; c_cnt_in_src5                        ; ph_mux_clk     ; String                                                  ;
; c_cnt_odd_div_duty_en5               ; false          ; String                                                  ;
; c_cnt_prst5                          ; 1              ; Signed Integer                                          ;
; c_cnt_ph_mux_prst5                   ; 0              ; Signed Integer                                          ;
; c_cnt_hi_div6                        ; 1              ; Signed Integer                                          ;
; c_cnt_lo_div6                        ; 1              ; Signed Integer                                          ;
; c_cnt_bypass_en6                     ; false          ; String                                                  ;
; c_cnt_in_src6                        ; ph_mux_clk     ; String                                                  ;
; c_cnt_odd_div_duty_en6               ; false          ; String                                                  ;
; c_cnt_prst6                          ; 1              ; Signed Integer                                          ;
; c_cnt_ph_mux_prst6                   ; 0              ; Signed Integer                                          ;
; c_cnt_hi_div7                        ; 1              ; Signed Integer                                          ;
; c_cnt_lo_div7                        ; 1              ; Signed Integer                                          ;
; c_cnt_bypass_en7                     ; false          ; String                                                  ;
; c_cnt_in_src7                        ; ph_mux_clk     ; String                                                  ;
; c_cnt_odd_div_duty_en7               ; false          ; String                                                  ;
; c_cnt_prst7                          ; 1              ; Signed Integer                                          ;
; c_cnt_ph_mux_prst7                   ; 0              ; Signed Integer                                          ;
; c_cnt_hi_div8                        ; 1              ; Signed Integer                                          ;
; c_cnt_lo_div8                        ; 1              ; Signed Integer                                          ;
; c_cnt_bypass_en8                     ; false          ; String                                                  ;
; c_cnt_in_src8                        ; ph_mux_clk     ; String                                                  ;
; c_cnt_odd_div_duty_en8               ; false          ; String                                                  ;
; c_cnt_prst8                          ; 1              ; Signed Integer                                          ;
; c_cnt_ph_mux_prst8                   ; 0              ; Signed Integer                                          ;
; c_cnt_hi_div9                        ; 1              ; Signed Integer                                          ;
; c_cnt_lo_div9                        ; 1              ; Signed Integer                                          ;
; c_cnt_bypass_en9                     ; false          ; String                                                  ;
; c_cnt_in_src9                        ; ph_mux_clk     ; String                                                  ;
; c_cnt_odd_div_duty_en9               ; false          ; String                                                  ;
; c_cnt_prst9                          ; 1              ; Signed Integer                                          ;
; c_cnt_ph_mux_prst9                   ; 0              ; Signed Integer                                          ;
; c_cnt_hi_div10                       ; 1              ; Signed Integer                                          ;
; c_cnt_lo_div10                       ; 1              ; Signed Integer                                          ;
; c_cnt_bypass_en10                    ; false          ; String                                                  ;
; c_cnt_in_src10                       ; ph_mux_clk     ; String                                                  ;
; c_cnt_odd_div_duty_en10              ; false          ; String                                                  ;
; c_cnt_prst10                         ; 1              ; Signed Integer                                          ;
; c_cnt_ph_mux_prst10                  ; 0              ; Signed Integer                                          ;
; c_cnt_hi_div11                       ; 1              ; Signed Integer                                          ;
; c_cnt_lo_div11                       ; 1              ; Signed Integer                                          ;
; c_cnt_bypass_en11                    ; false          ; String                                                  ;
; c_cnt_in_src11                       ; ph_mux_clk     ; String                                                  ;
; c_cnt_odd_div_duty_en11              ; false          ; String                                                  ;
; c_cnt_prst11                         ; 1              ; Signed Integer                                          ;
; c_cnt_ph_mux_prst11                  ; 0              ; Signed Integer                                          ;
; c_cnt_hi_div12                       ; 1              ; Signed Integer                                          ;
; c_cnt_lo_div12                       ; 1              ; Signed Integer                                          ;
; c_cnt_bypass_en12                    ; false          ; String                                                  ;
; c_cnt_in_src12                       ; ph_mux_clk     ; String                                                  ;
; c_cnt_odd_div_duty_en12              ; false          ; String                                                  ;
; c_cnt_prst12                         ; 1              ; Signed Integer                                          ;
; c_cnt_ph_mux_prst12                  ; 0              ; Signed Integer                                          ;
; c_cnt_hi_div13                       ; 1              ; Signed Integer                                          ;
; c_cnt_lo_div13                       ; 1              ; Signed Integer                                          ;
; c_cnt_bypass_en13                    ; false          ; String                                                  ;
; c_cnt_in_src13                       ; ph_mux_clk     ; String                                                  ;
; c_cnt_odd_div_duty_en13              ; false          ; String                                                  ;
; c_cnt_prst13                         ; 1              ; Signed Integer                                          ;
; c_cnt_ph_mux_prst13                  ; 0              ; Signed Integer                                          ;
; c_cnt_hi_div14                       ; 1              ; Signed Integer                                          ;
; c_cnt_lo_div14                       ; 1              ; Signed Integer                                          ;
; c_cnt_bypass_en14                    ; false          ; String                                                  ;
; c_cnt_in_src14                       ; ph_mux_clk     ; String                                                  ;
; c_cnt_odd_div_duty_en14              ; false          ; String                                                  ;
; c_cnt_prst14                         ; 1              ; Signed Integer                                          ;
; c_cnt_ph_mux_prst14                  ; 0              ; Signed Integer                                          ;
; c_cnt_hi_div15                       ; 1              ; Signed Integer                                          ;
; c_cnt_lo_div15                       ; 1              ; Signed Integer                                          ;
; c_cnt_bypass_en15                    ; false          ; String                                                  ;
; c_cnt_in_src15                       ; ph_mux_clk     ; String                                                  ;
; c_cnt_odd_div_duty_en15              ; false          ; String                                                  ;
; c_cnt_prst15                         ; 1              ; Signed Integer                                          ;
; c_cnt_ph_mux_prst15                  ; 0              ; Signed Integer                                          ;
; c_cnt_hi_div16                       ; 1              ; Signed Integer                                          ;
; c_cnt_lo_div16                       ; 1              ; Signed Integer                                          ;
; c_cnt_bypass_en16                    ; false          ; String                                                  ;
; c_cnt_in_src16                       ; ph_mux_clk     ; String                                                  ;
; c_cnt_odd_div_duty_en16              ; false          ; String                                                  ;
; c_cnt_prst16                         ; 1              ; Signed Integer                                          ;
; c_cnt_ph_mux_prst16                  ; 0              ; Signed Integer                                          ;
; c_cnt_hi_div17                       ; 1              ; Signed Integer                                          ;
; c_cnt_lo_div17                       ; 1              ; Signed Integer                                          ;
; c_cnt_bypass_en17                    ; false          ; String                                                  ;
; c_cnt_in_src17                       ; ph_mux_clk     ; String                                                  ;
; c_cnt_odd_div_duty_en17              ; false          ; String                                                  ;
; c_cnt_prst17                         ; 1              ; Signed Integer                                          ;
; c_cnt_ph_mux_prst17                  ; 0              ; Signed Integer                                          ;
; pll_vco_div                          ; 1              ; Signed Integer                                          ;
; pll_output_clk_frequency             ; 0 MHz          ; String                                                  ;
; pll_cp_current                       ; 0              ; Signed Integer                                          ;
; pll_bwctrl                           ; 0              ; Signed Integer                                          ;
; pll_fractional_division              ; 1              ; Signed Integer                                          ;
; pll_fractional_cout                  ; 24             ; Signed Integer                                          ;
; pll_dsm_out_sel                      ; 1st_order      ; String                                                  ;
; mimic_fbclk_type                     ; gclk           ; String                                                  ;
; pll_fbclk_mux_1                      ; glb            ; String                                                  ;
; pll_fbclk_mux_2                      ; fb_1           ; String                                                  ;
; pll_m_cnt_in_src                     ; ph_mux_clk     ; String                                                  ;
; pll_vcoph_div                        ; 1              ; Signed Integer                                          ;
; refclk1_frequency                    ; 0 MHz          ; String                                                  ;
; pll_clkin_0_src                      ; clk_0          ; String                                                  ;
; pll_clkin_1_src                      ; clk_0          ; String                                                  ;
; pll_clk_loss_sw_en                   ; false          ; String                                                  ;
; pll_auto_clk_sw_en                   ; false          ; String                                                  ;
; pll_manu_clk_sw_en                   ; false          ; String                                                  ;
; pll_clk_sw_dly                       ; 0              ; Signed Integer                                          ;
+--------------------------------------+----------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_data_bits                                   ; 210                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_trigger_bits                                ; 210                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_node_crc_hiword                             ; 49694                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_node_crc_loword                             ; 48979                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; sld_inversion_mask_length                       ; 651                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clk_200:clk_inst"                                                                                          ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "phase:u1|div_32_32:div_32_32_inst"                                                                                   ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                  ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; quotient[39..32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; remain           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "phase:u1"                                                                                                                     ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                      ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; phase ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; pinlv ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; fenzi ; Output ; Warning  ; Output or bidir port (40 bits) is wider than the port expression (32 bits) it drives; bit(s) "fenzi[39..32]" have no fanouts ;
; fenzi ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; fenmu ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 210                 ; 210              ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:14     ;
+----------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                ;
+------------------------+---------------+-----------+----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                   ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                                                                                                         ; Details ;
+------------------------+---------------+-----------+----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; phase:u1|clk           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; clk_200:clk_inst|clk_200_0002:clk_200_inst|altera_pll:altera_pll_i|outclk_wire[0]                                                                                         ; N/A     ;
; phase:u1|cnt_al[0]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_al[0]                                                                                                                                                        ; N/A     ;
; phase:u1|cnt_al[0]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_al[0]                                                                                                                                                        ; N/A     ;
; phase:u1|cnt_al[10]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_al[10]                                                                                                                                                       ; N/A     ;
; phase:u1|cnt_al[10]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_al[10]                                                                                                                                                       ; N/A     ;
; phase:u1|cnt_al[11]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_al[11]                                                                                                                                                       ; N/A     ;
; phase:u1|cnt_al[11]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_al[11]                                                                                                                                                       ; N/A     ;
; phase:u1|cnt_al[12]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_al[12]                                                                                                                                                       ; N/A     ;
; phase:u1|cnt_al[12]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_al[12]                                                                                                                                                       ; N/A     ;
; phase:u1|cnt_al[13]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_al[13]                                                                                                                                                       ; N/A     ;
; phase:u1|cnt_al[13]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_al[13]                                                                                                                                                       ; N/A     ;
; phase:u1|cnt_al[14]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_al[14]                                                                                                                                                       ; N/A     ;
; phase:u1|cnt_al[14]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_al[14]                                                                                                                                                       ; N/A     ;
; phase:u1|cnt_al[15]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_al[15]                                                                                                                                                       ; N/A     ;
; phase:u1|cnt_al[15]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_al[15]                                                                                                                                                       ; N/A     ;
; phase:u1|cnt_al[16]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_al[16]                                                                                                                                                       ; N/A     ;
; phase:u1|cnt_al[16]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_al[16]                                                                                                                                                       ; N/A     ;
; phase:u1|cnt_al[17]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_al[17]                                                                                                                                                       ; N/A     ;
; phase:u1|cnt_al[17]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_al[17]                                                                                                                                                       ; N/A     ;
; phase:u1|cnt_al[18]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_al[18]                                                                                                                                                       ; N/A     ;
; phase:u1|cnt_al[18]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_al[18]                                                                                                                                                       ; N/A     ;
; phase:u1|cnt_al[19]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_al[19]                                                                                                                                                       ; N/A     ;
; phase:u1|cnt_al[19]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_al[19]                                                                                                                                                       ; N/A     ;
; phase:u1|cnt_al[1]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_al[1]                                                                                                                                                        ; N/A     ;
; phase:u1|cnt_al[1]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_al[1]                                                                                                                                                        ; N/A     ;
; phase:u1|cnt_al[20]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_al[20]                                                                                                                                                       ; N/A     ;
; phase:u1|cnt_al[20]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_al[20]                                                                                                                                                       ; N/A     ;
; phase:u1|cnt_al[21]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_al[21]                                                                                                                                                       ; N/A     ;
; phase:u1|cnt_al[21]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_al[21]                                                                                                                                                       ; N/A     ;
; phase:u1|cnt_al[22]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_al[22]                                                                                                                                                       ; N/A     ;
; phase:u1|cnt_al[22]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_al[22]                                                                                                                                                       ; N/A     ;
; phase:u1|cnt_al[23]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_al[23]                                                                                                                                                       ; N/A     ;
; phase:u1|cnt_al[23]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_al[23]                                                                                                                                                       ; N/A     ;
; phase:u1|cnt_al[24]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_al[24]                                                                                                                                                       ; N/A     ;
; phase:u1|cnt_al[24]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_al[24]                                                                                                                                                       ; N/A     ;
; phase:u1|cnt_al[25]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_al[25]                                                                                                                                                       ; N/A     ;
; phase:u1|cnt_al[25]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_al[25]                                                                                                                                                       ; N/A     ;
; phase:u1|cnt_al[26]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_al[26]                                                                                                                                                       ; N/A     ;
; phase:u1|cnt_al[26]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_al[26]                                                                                                                                                       ; N/A     ;
; phase:u1|cnt_al[27]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_al[27]                                                                                                                                                       ; N/A     ;
; phase:u1|cnt_al[27]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_al[27]                                                                                                                                                       ; N/A     ;
; phase:u1|cnt_al[28]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_al[28]                                                                                                                                                       ; N/A     ;
; phase:u1|cnt_al[28]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_al[28]                                                                                                                                                       ; N/A     ;
; phase:u1|cnt_al[29]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_al[29]                                                                                                                                                       ; N/A     ;
; phase:u1|cnt_al[29]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_al[29]                                                                                                                                                       ; N/A     ;
; phase:u1|cnt_al[2]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_al[2]                                                                                                                                                        ; N/A     ;
; phase:u1|cnt_al[2]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_al[2]                                                                                                                                                        ; N/A     ;
; phase:u1|cnt_al[30]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_al[30]                                                                                                                                                       ; N/A     ;
; phase:u1|cnt_al[30]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_al[30]                                                                                                                                                       ; N/A     ;
; phase:u1|cnt_al[31]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_al[31]                                                                                                                                                       ; N/A     ;
; phase:u1|cnt_al[31]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_al[31]                                                                                                                                                       ; N/A     ;
; phase:u1|cnt_al[3]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_al[3]                                                                                                                                                        ; N/A     ;
; phase:u1|cnt_al[3]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_al[3]                                                                                                                                                        ; N/A     ;
; phase:u1|cnt_al[4]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_al[4]                                                                                                                                                        ; N/A     ;
; phase:u1|cnt_al[4]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_al[4]                                                                                                                                                        ; N/A     ;
; phase:u1|cnt_al[5]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_al[5]                                                                                                                                                        ; N/A     ;
; phase:u1|cnt_al[5]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_al[5]                                                                                                                                                        ; N/A     ;
; phase:u1|cnt_al[6]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_al[6]                                                                                                                                                        ; N/A     ;
; phase:u1|cnt_al[6]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_al[6]                                                                                                                                                        ; N/A     ;
; phase:u1|cnt_al[7]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_al[7]                                                                                                                                                        ; N/A     ;
; phase:u1|cnt_al[7]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_al[7]                                                                                                                                                        ; N/A     ;
; phase:u1|cnt_al[8]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_al[8]                                                                                                                                                        ; N/A     ;
; phase:u1|cnt_al[8]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_al[8]                                                                                                                                                        ; N/A     ;
; phase:u1|cnt_al[9]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_al[9]                                                                                                                                                        ; N/A     ;
; phase:u1|cnt_al[9]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_al[9]                                                                                                                                                        ; N/A     ;
; phase:u1|cnt_cycle[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_cycle[0]                                                                                                                                                     ; N/A     ;
; phase:u1|cnt_cycle[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_cycle[0]                                                                                                                                                     ; N/A     ;
; phase:u1|cnt_cycle[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_cycle[10]                                                                                                                                                    ; N/A     ;
; phase:u1|cnt_cycle[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_cycle[10]                                                                                                                                                    ; N/A     ;
; phase:u1|cnt_cycle[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_cycle[11]                                                                                                                                                    ; N/A     ;
; phase:u1|cnt_cycle[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_cycle[11]                                                                                                                                                    ; N/A     ;
; phase:u1|cnt_cycle[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_cycle[12]                                                                                                                                                    ; N/A     ;
; phase:u1|cnt_cycle[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_cycle[12]                                                                                                                                                    ; N/A     ;
; phase:u1|cnt_cycle[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_cycle[13]                                                                                                                                                    ; N/A     ;
; phase:u1|cnt_cycle[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_cycle[13]                                                                                                                                                    ; N/A     ;
; phase:u1|cnt_cycle[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_cycle[14]                                                                                                                                                    ; N/A     ;
; phase:u1|cnt_cycle[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_cycle[14]                                                                                                                                                    ; N/A     ;
; phase:u1|cnt_cycle[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_cycle[15]                                                                                                                                                    ; N/A     ;
; phase:u1|cnt_cycle[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_cycle[15]                                                                                                                                                    ; N/A     ;
; phase:u1|cnt_cycle[16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_cycle[16]                                                                                                                                                    ; N/A     ;
; phase:u1|cnt_cycle[16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_cycle[16]                                                                                                                                                    ; N/A     ;
; phase:u1|cnt_cycle[17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_cycle[17]                                                                                                                                                    ; N/A     ;
; phase:u1|cnt_cycle[17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_cycle[17]                                                                                                                                                    ; N/A     ;
; phase:u1|cnt_cycle[18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_cycle[18]                                                                                                                                                    ; N/A     ;
; phase:u1|cnt_cycle[18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_cycle[18]                                                                                                                                                    ; N/A     ;
; phase:u1|cnt_cycle[19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_cycle[19]                                                                                                                                                    ; N/A     ;
; phase:u1|cnt_cycle[19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_cycle[19]                                                                                                                                                    ; N/A     ;
; phase:u1|cnt_cycle[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_cycle[1]                                                                                                                                                     ; N/A     ;
; phase:u1|cnt_cycle[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_cycle[1]                                                                                                                                                     ; N/A     ;
; phase:u1|cnt_cycle[20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_cycle[20]                                                                                                                                                    ; N/A     ;
; phase:u1|cnt_cycle[20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_cycle[20]                                                                                                                                                    ; N/A     ;
; phase:u1|cnt_cycle[21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_cycle[21]                                                                                                                                                    ; N/A     ;
; phase:u1|cnt_cycle[21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_cycle[21]                                                                                                                                                    ; N/A     ;
; phase:u1|cnt_cycle[22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_cycle[22]                                                                                                                                                    ; N/A     ;
; phase:u1|cnt_cycle[22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_cycle[22]                                                                                                                                                    ; N/A     ;
; phase:u1|cnt_cycle[23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_cycle[23]                                                                                                                                                    ; N/A     ;
; phase:u1|cnt_cycle[23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_cycle[23]                                                                                                                                                    ; N/A     ;
; phase:u1|cnt_cycle[24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_cycle[24]                                                                                                                                                    ; N/A     ;
; phase:u1|cnt_cycle[24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_cycle[24]                                                                                                                                                    ; N/A     ;
; phase:u1|cnt_cycle[25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_cycle[25]                                                                                                                                                    ; N/A     ;
; phase:u1|cnt_cycle[25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_cycle[25]                                                                                                                                                    ; N/A     ;
; phase:u1|cnt_cycle[26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_cycle[26]                                                                                                                                                    ; N/A     ;
; phase:u1|cnt_cycle[26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_cycle[26]                                                                                                                                                    ; N/A     ;
; phase:u1|cnt_cycle[27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_cycle[27]                                                                                                                                                    ; N/A     ;
; phase:u1|cnt_cycle[27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_cycle[27]                                                                                                                                                    ; N/A     ;
; phase:u1|cnt_cycle[28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_cycle[28]                                                                                                                                                    ; N/A     ;
; phase:u1|cnt_cycle[28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_cycle[28]                                                                                                                                                    ; N/A     ;
; phase:u1|cnt_cycle[29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_cycle[29]                                                                                                                                                    ; N/A     ;
; phase:u1|cnt_cycle[29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_cycle[29]                                                                                                                                                    ; N/A     ;
; phase:u1|cnt_cycle[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_cycle[2]                                                                                                                                                     ; N/A     ;
; phase:u1|cnt_cycle[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_cycle[2]                                                                                                                                                     ; N/A     ;
; phase:u1|cnt_cycle[30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_cycle[30]                                                                                                                                                    ; N/A     ;
; phase:u1|cnt_cycle[30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_cycle[30]                                                                                                                                                    ; N/A     ;
; phase:u1|cnt_cycle[31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_cycle[31]                                                                                                                                                    ; N/A     ;
; phase:u1|cnt_cycle[31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_cycle[31]                                                                                                                                                    ; N/A     ;
; phase:u1|cnt_cycle[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_cycle[3]                                                                                                                                                     ; N/A     ;
; phase:u1|cnt_cycle[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_cycle[3]                                                                                                                                                     ; N/A     ;
; phase:u1|cnt_cycle[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_cycle[4]                                                                                                                                                     ; N/A     ;
; phase:u1|cnt_cycle[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_cycle[4]                                                                                                                                                     ; N/A     ;
; phase:u1|cnt_cycle[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_cycle[5]                                                                                                                                                     ; N/A     ;
; phase:u1|cnt_cycle[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_cycle[5]                                                                                                                                                     ; N/A     ;
; phase:u1|cnt_cycle[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_cycle[6]                                                                                                                                                     ; N/A     ;
; phase:u1|cnt_cycle[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_cycle[6]                                                                                                                                                     ; N/A     ;
; phase:u1|cnt_cycle[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_cycle[7]                                                                                                                                                     ; N/A     ;
; phase:u1|cnt_cycle[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_cycle[7]                                                                                                                                                     ; N/A     ;
; phase:u1|cnt_cycle[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_cycle[8]                                                                                                                                                     ; N/A     ;
; phase:u1|cnt_cycle[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_cycle[8]                                                                                                                                                     ; N/A     ;
; phase:u1|cnt_cycle[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_cycle[9]                                                                                                                                                     ; N/A     ;
; phase:u1|cnt_cycle[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_cycle[9]                                                                                                                                                     ; N/A     ;
; phase:u1|cnt_fenmu[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_fenmu[0]                                                                                                                                                     ; N/A     ;
; phase:u1|cnt_fenmu[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_fenmu[0]                                                                                                                                                     ; N/A     ;
; phase:u1|cnt_fenmu[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_fenmu[1]                                                                                                                                                     ; N/A     ;
; phase:u1|cnt_fenmu[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_fenmu[1]                                                                                                                                                     ; N/A     ;
; phase:u1|cnt_fenmu[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_fenmu[2]                                                                                                                                                     ; N/A     ;
; phase:u1|cnt_fenmu[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_fenmu[2]                                                                                                                                                     ; N/A     ;
; phase:u1|cnt_fenmu[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_fenmu[3]                                                                                                                                                     ; N/A     ;
; phase:u1|cnt_fenmu[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_fenmu[3]                                                                                                                                                     ; N/A     ;
; phase:u1|cnt_fenmu[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_fenmu[4]                                                                                                                                                     ; N/A     ;
; phase:u1|cnt_fenmu[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_fenmu[4]                                                                                                                                                     ; N/A     ;
; phase:u1|cnt_fenmu[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_fenmu[5]                                                                                                                                                     ; N/A     ;
; phase:u1|cnt_fenmu[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_fenmu[5]                                                                                                                                                     ; N/A     ;
; phase:u1|cnt_fenmu[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_fenmu[6]                                                                                                                                                     ; N/A     ;
; phase:u1|cnt_fenmu[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_fenmu[6]                                                                                                                                                     ; N/A     ;
; phase:u1|cnt_fenmu[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_fenmu[7]                                                                                                                                                     ; N/A     ;
; phase:u1|cnt_fenmu[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_fenmu[7]                                                                                                                                                     ; N/A     ;
; phase:u1|cnt_fenzi[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_fenzi[0]                                                                                                                                                     ; N/A     ;
; phase:u1|cnt_fenzi[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_fenzi[0]                                                                                                                                                     ; N/A     ;
; phase:u1|cnt_fenzi[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_fenzi[1]                                                                                                                                                     ; N/A     ;
; phase:u1|cnt_fenzi[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_fenzi[1]                                                                                                                                                     ; N/A     ;
; phase:u1|cnt_fenzi[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_fenzi[2]                                                                                                                                                     ; N/A     ;
; phase:u1|cnt_fenzi[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_fenzi[2]                                                                                                                                                     ; N/A     ;
; phase:u1|cnt_fenzi[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_fenzi[3]                                                                                                                                                     ; N/A     ;
; phase:u1|cnt_fenzi[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_fenzi[3]                                                                                                                                                     ; N/A     ;
; phase:u1|cnt_fenzi[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_fenzi[4]                                                                                                                                                     ; N/A     ;
; phase:u1|cnt_fenzi[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_fenzi[4]                                                                                                                                                     ; N/A     ;
; phase:u1|cnt_fenzi[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_fenzi[5]                                                                                                                                                     ; N/A     ;
; phase:u1|cnt_fenzi[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_fenzi[5]                                                                                                                                                     ; N/A     ;
; phase:u1|cnt_fenzi[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_fenzi[6]                                                                                                                                                     ; N/A     ;
; phase:u1|cnt_fenzi[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_fenzi[6]                                                                                                                                                     ; N/A     ;
; phase:u1|cnt_fenzi[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_fenzi[7]                                                                                                                                                     ; N/A     ;
; phase:u1|cnt_fenzi[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|cnt_fenzi[7]                                                                                                                                                     ; N/A     ;
; phase:u1|fenmu[0]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenmu[0]                                                                                                                                                         ; N/A     ;
; phase:u1|fenmu[0]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenmu[0]                                                                                                                                                         ; N/A     ;
; phase:u1|fenmu[10]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenmu[10]                                                                                                                                                        ; N/A     ;
; phase:u1|fenmu[10]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenmu[10]                                                                                                                                                        ; N/A     ;
; phase:u1|fenmu[11]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenmu[11]                                                                                                                                                        ; N/A     ;
; phase:u1|fenmu[11]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenmu[11]                                                                                                                                                        ; N/A     ;
; phase:u1|fenmu[12]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenmu[12]                                                                                                                                                        ; N/A     ;
; phase:u1|fenmu[12]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenmu[12]                                                                                                                                                        ; N/A     ;
; phase:u1|fenmu[13]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenmu[13]                                                                                                                                                        ; N/A     ;
; phase:u1|fenmu[13]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenmu[13]                                                                                                                                                        ; N/A     ;
; phase:u1|fenmu[14]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenmu[14]                                                                                                                                                        ; N/A     ;
; phase:u1|fenmu[14]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenmu[14]                                                                                                                                                        ; N/A     ;
; phase:u1|fenmu[15]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenmu[15]                                                                                                                                                        ; N/A     ;
; phase:u1|fenmu[15]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenmu[15]                                                                                                                                                        ; N/A     ;
; phase:u1|fenmu[16]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenmu[16]                                                                                                                                                        ; N/A     ;
; phase:u1|fenmu[16]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenmu[16]                                                                                                                                                        ; N/A     ;
; phase:u1|fenmu[17]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenmu[17]                                                                                                                                                        ; N/A     ;
; phase:u1|fenmu[17]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenmu[17]                                                                                                                                                        ; N/A     ;
; phase:u1|fenmu[18]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenmu[18]                                                                                                                                                        ; N/A     ;
; phase:u1|fenmu[18]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenmu[18]                                                                                                                                                        ; N/A     ;
; phase:u1|fenmu[19]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenmu[19]                                                                                                                                                        ; N/A     ;
; phase:u1|fenmu[19]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenmu[19]                                                                                                                                                        ; N/A     ;
; phase:u1|fenmu[1]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenmu[1]                                                                                                                                                         ; N/A     ;
; phase:u1|fenmu[1]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenmu[1]                                                                                                                                                         ; N/A     ;
; phase:u1|fenmu[20]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenmu[20]                                                                                                                                                        ; N/A     ;
; phase:u1|fenmu[20]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenmu[20]                                                                                                                                                        ; N/A     ;
; phase:u1|fenmu[21]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenmu[21]                                                                                                                                                        ; N/A     ;
; phase:u1|fenmu[21]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenmu[21]                                                                                                                                                        ; N/A     ;
; phase:u1|fenmu[22]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenmu[22]                                                                                                                                                        ; N/A     ;
; phase:u1|fenmu[22]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenmu[22]                                                                                                                                                        ; N/A     ;
; phase:u1|fenmu[23]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenmu[23]                                                                                                                                                        ; N/A     ;
; phase:u1|fenmu[23]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenmu[23]                                                                                                                                                        ; N/A     ;
; phase:u1|fenmu[24]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenmu[24]                                                                                                                                                        ; N/A     ;
; phase:u1|fenmu[24]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenmu[24]                                                                                                                                                        ; N/A     ;
; phase:u1|fenmu[25]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenmu[25]                                                                                                                                                        ; N/A     ;
; phase:u1|fenmu[25]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenmu[25]                                                                                                                                                        ; N/A     ;
; phase:u1|fenmu[26]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenmu[26]                                                                                                                                                        ; N/A     ;
; phase:u1|fenmu[26]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenmu[26]                                                                                                                                                        ; N/A     ;
; phase:u1|fenmu[27]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenmu[27]                                                                                                                                                        ; N/A     ;
; phase:u1|fenmu[27]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenmu[27]                                                                                                                                                        ; N/A     ;
; phase:u1|fenmu[28]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenmu[28]                                                                                                                                                        ; N/A     ;
; phase:u1|fenmu[28]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenmu[28]                                                                                                                                                        ; N/A     ;
; phase:u1|fenmu[29]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenmu[29]                                                                                                                                                        ; N/A     ;
; phase:u1|fenmu[29]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenmu[29]                                                                                                                                                        ; N/A     ;
; phase:u1|fenmu[2]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenmu[2]                                                                                                                                                         ; N/A     ;
; phase:u1|fenmu[2]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenmu[2]                                                                                                                                                         ; N/A     ;
; phase:u1|fenmu[30]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenmu[30]                                                                                                                                                        ; N/A     ;
; phase:u1|fenmu[30]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenmu[30]                                                                                                                                                        ; N/A     ;
; phase:u1|fenmu[31]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenmu[31]                                                                                                                                                        ; N/A     ;
; phase:u1|fenmu[31]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenmu[31]                                                                                                                                                        ; N/A     ;
; phase:u1|fenmu[3]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenmu[3]                                                                                                                                                         ; N/A     ;
; phase:u1|fenmu[3]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenmu[3]                                                                                                                                                         ; N/A     ;
; phase:u1|fenmu[4]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenmu[4]                                                                                                                                                         ; N/A     ;
; phase:u1|fenmu[4]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenmu[4]                                                                                                                                                         ; N/A     ;
; phase:u1|fenmu[5]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenmu[5]                                                                                                                                                         ; N/A     ;
; phase:u1|fenmu[5]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenmu[5]                                                                                                                                                         ; N/A     ;
; phase:u1|fenmu[6]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenmu[6]                                                                                                                                                         ; N/A     ;
; phase:u1|fenmu[6]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenmu[6]                                                                                                                                                         ; N/A     ;
; phase:u1|fenmu[7]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenmu[7]                                                                                                                                                         ; N/A     ;
; phase:u1|fenmu[7]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenmu[7]                                                                                                                                                         ; N/A     ;
; phase:u1|fenmu[8]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenmu[8]                                                                                                                                                         ; N/A     ;
; phase:u1|fenmu[8]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenmu[8]                                                                                                                                                         ; N/A     ;
; phase:u1|fenmu[9]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenmu[9]                                                                                                                                                         ; N/A     ;
; phase:u1|fenmu[9]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenmu[9]                                                                                                                                                         ; N/A     ;
; phase:u1|fenzi[0]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenzi[0]                                                                                                                                                         ; N/A     ;
; phase:u1|fenzi[0]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenzi[0]                                                                                                                                                         ; N/A     ;
; phase:u1|fenzi[10]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenzi[10]                                                                                                                                                        ; N/A     ;
; phase:u1|fenzi[10]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenzi[10]                                                                                                                                                        ; N/A     ;
; phase:u1|fenzi[11]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenzi[11]                                                                                                                                                        ; N/A     ;
; phase:u1|fenzi[11]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenzi[11]                                                                                                                                                        ; N/A     ;
; phase:u1|fenzi[12]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenzi[12]                                                                                                                                                        ; N/A     ;
; phase:u1|fenzi[12]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenzi[12]                                                                                                                                                        ; N/A     ;
; phase:u1|fenzi[13]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenzi[13]                                                                                                                                                        ; N/A     ;
; phase:u1|fenzi[13]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenzi[13]                                                                                                                                                        ; N/A     ;
; phase:u1|fenzi[14]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenzi[14]                                                                                                                                                        ; N/A     ;
; phase:u1|fenzi[14]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenzi[14]                                                                                                                                                        ; N/A     ;
; phase:u1|fenzi[15]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenzi[15]                                                                                                                                                        ; N/A     ;
; phase:u1|fenzi[15]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenzi[15]                                                                                                                                                        ; N/A     ;
; phase:u1|fenzi[16]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenzi[16]                                                                                                                                                        ; N/A     ;
; phase:u1|fenzi[16]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenzi[16]                                                                                                                                                        ; N/A     ;
; phase:u1|fenzi[17]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenzi[17]                                                                                                                                                        ; N/A     ;
; phase:u1|fenzi[17]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenzi[17]                                                                                                                                                        ; N/A     ;
; phase:u1|fenzi[18]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenzi[18]                                                                                                                                                        ; N/A     ;
; phase:u1|fenzi[18]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenzi[18]                                                                                                                                                        ; N/A     ;
; phase:u1|fenzi[19]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenzi[19]                                                                                                                                                        ; N/A     ;
; phase:u1|fenzi[19]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenzi[19]                                                                                                                                                        ; N/A     ;
; phase:u1|fenzi[1]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenzi[1]                                                                                                                                                         ; N/A     ;
; phase:u1|fenzi[1]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenzi[1]                                                                                                                                                         ; N/A     ;
; phase:u1|fenzi[20]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenzi[20]                                                                                                                                                        ; N/A     ;
; phase:u1|fenzi[20]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenzi[20]                                                                                                                                                        ; N/A     ;
; phase:u1|fenzi[21]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenzi[21]                                                                                                                                                        ; N/A     ;
; phase:u1|fenzi[21]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenzi[21]                                                                                                                                                        ; N/A     ;
; phase:u1|fenzi[22]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenzi[22]                                                                                                                                                        ; N/A     ;
; phase:u1|fenzi[22]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenzi[22]                                                                                                                                                        ; N/A     ;
; phase:u1|fenzi[23]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenzi[23]                                                                                                                                                        ; N/A     ;
; phase:u1|fenzi[23]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenzi[23]                                                                                                                                                        ; N/A     ;
; phase:u1|fenzi[24]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenzi[24]                                                                                                                                                        ; N/A     ;
; phase:u1|fenzi[24]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenzi[24]                                                                                                                                                        ; N/A     ;
; phase:u1|fenzi[25]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenzi[25]                                                                                                                                                        ; N/A     ;
; phase:u1|fenzi[25]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenzi[25]                                                                                                                                                        ; N/A     ;
; phase:u1|fenzi[26]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenzi[26]                                                                                                                                                        ; N/A     ;
; phase:u1|fenzi[26]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenzi[26]                                                                                                                                                        ; N/A     ;
; phase:u1|fenzi[27]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenzi[27]                                                                                                                                                        ; N/A     ;
; phase:u1|fenzi[27]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenzi[27]                                                                                                                                                        ; N/A     ;
; phase:u1|fenzi[28]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenzi[28]                                                                                                                                                        ; N/A     ;
; phase:u1|fenzi[28]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenzi[28]                                                                                                                                                        ; N/A     ;
; phase:u1|fenzi[29]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenzi[29]                                                                                                                                                        ; N/A     ;
; phase:u1|fenzi[29]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenzi[29]                                                                                                                                                        ; N/A     ;
; phase:u1|fenzi[2]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenzi[2]                                                                                                                                                         ; N/A     ;
; phase:u1|fenzi[2]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenzi[2]                                                                                                                                                         ; N/A     ;
; phase:u1|fenzi[30]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenzi[30]                                                                                                                                                        ; N/A     ;
; phase:u1|fenzi[30]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenzi[30]                                                                                                                                                        ; N/A     ;
; phase:u1|fenzi[31]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenzi[31]                                                                                                                                                        ; N/A     ;
; phase:u1|fenzi[31]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenzi[31]                                                                                                                                                        ; N/A     ;
; phase:u1|fenzi[3]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenzi[3]                                                                                                                                                         ; N/A     ;
; phase:u1|fenzi[3]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenzi[3]                                                                                                                                                         ; N/A     ;
; phase:u1|fenzi[4]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenzi[4]                                                                                                                                                         ; N/A     ;
; phase:u1|fenzi[4]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenzi[4]                                                                                                                                                         ; N/A     ;
; phase:u1|fenzi[5]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenzi[5]                                                                                                                                                         ; N/A     ;
; phase:u1|fenzi[5]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenzi[5]                                                                                                                                                         ; N/A     ;
; phase:u1|fenzi[6]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenzi[6]                                                                                                                                                         ; N/A     ;
; phase:u1|fenzi[6]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenzi[6]                                                                                                                                                         ; N/A     ;
; phase:u1|fenzi[7]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenzi[7]                                                                                                                                                         ; N/A     ;
; phase:u1|fenzi[7]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenzi[7]                                                                                                                                                         ; N/A     ;
; phase:u1|fenzi[8]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenzi[8]                                                                                                                                                         ; N/A     ;
; phase:u1|fenzi[8]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenzi[8]                                                                                                                                                         ; N/A     ;
; phase:u1|fenzi[9]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenzi[9]                                                                                                                                                         ; N/A     ;
; phase:u1|fenzi[9]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|fenzi[9]                                                                                                                                                         ; N/A     ;
; phase:u1|phase[0]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_34~1_wirecell        ; N/A     ;
; phase:u1|phase[0]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_34~1_wirecell        ; N/A     ;
; phase:u1|phase[10]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[1189]~_wirecell ; N/A     ;
; phase:u1|phase[10]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[1189]~_wirecell ; N/A     ;
; phase:u1|phase[11]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[1148]~_wirecell ; N/A     ;
; phase:u1|phase[11]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[1148]~_wirecell ; N/A     ;
; phase:u1|phase[12]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[1107]~_wirecell ; N/A     ;
; phase:u1|phase[12]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[1107]~_wirecell ; N/A     ;
; phase:u1|phase[13]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[1066]~_wirecell ; N/A     ;
; phase:u1|phase[13]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[1066]~_wirecell ; N/A     ;
; phase:u1|phase[14]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[1025]~_wirecell ; N/A     ;
; phase:u1|phase[14]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[1025]~_wirecell ; N/A     ;
; phase:u1|phase[15]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[984]~_wirecell  ; N/A     ;
; phase:u1|phase[15]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[984]~_wirecell  ; N/A     ;
; phase:u1|phase[16]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[943]~_wirecell  ; N/A     ;
; phase:u1|phase[16]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[943]~_wirecell  ; N/A     ;
; phase:u1|phase[17]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[902]~_wirecell  ; N/A     ;
; phase:u1|phase[17]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[902]~_wirecell  ; N/A     ;
; phase:u1|phase[18]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[861]~_wirecell  ; N/A     ;
; phase:u1|phase[18]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[861]~_wirecell  ; N/A     ;
; phase:u1|phase[19]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[820]~_wirecell  ; N/A     ;
; phase:u1|phase[19]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[820]~_wirecell  ; N/A     ;
; phase:u1|phase[1]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_33~1_wirecell        ; N/A     ;
; phase:u1|phase[1]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_33~1_wirecell        ; N/A     ;
; phase:u1|phase[20]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[779]~_wirecell  ; N/A     ;
; phase:u1|phase[20]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[779]~_wirecell  ; N/A     ;
; phase:u1|phase[21]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[738]~_wirecell  ; N/A     ;
; phase:u1|phase[21]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[738]~_wirecell  ; N/A     ;
; phase:u1|phase[22]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[697]~_wirecell  ; N/A     ;
; phase:u1|phase[22]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[697]~_wirecell  ; N/A     ;
; phase:u1|phase[23]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[656]~_wirecell  ; N/A     ;
; phase:u1|phase[23]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[656]~_wirecell  ; N/A     ;
; phase:u1|phase[24]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[615]~_wirecell  ; N/A     ;
; phase:u1|phase[24]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[615]~_wirecell  ; N/A     ;
; phase:u1|phase[25]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[574]~_wirecell  ; N/A     ;
; phase:u1|phase[25]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[574]~_wirecell  ; N/A     ;
; phase:u1|phase[26]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[533]~_wirecell  ; N/A     ;
; phase:u1|phase[26]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[533]~_wirecell  ; N/A     ;
; phase:u1|phase[27]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[492]~_wirecell  ; N/A     ;
; phase:u1|phase[27]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[492]~_wirecell  ; N/A     ;
; phase:u1|phase[28]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[451]~_wirecell  ; N/A     ;
; phase:u1|phase[28]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[451]~_wirecell  ; N/A     ;
; phase:u1|phase[29]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[410]~_wirecell  ; N/A     ;
; phase:u1|phase[29]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[410]~_wirecell  ; N/A     ;
; phase:u1|phase[2]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_32~1_wirecell        ; N/A     ;
; phase:u1|phase[2]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_32~1_wirecell        ; N/A     ;
; phase:u1|phase[30]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[369]~_wirecell  ; N/A     ;
; phase:u1|phase[30]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[369]~_wirecell  ; N/A     ;
; phase:u1|phase[31]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[328]~_wirecell  ; N/A     ;
; phase:u1|phase[31]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[328]~_wirecell  ; N/A     ;
; phase:u1|phase[3]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_31~1_wirecell        ; N/A     ;
; phase:u1|phase[3]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_31~1_wirecell        ; N/A     ;
; phase:u1|phase[4]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_30~1_wirecell        ; N/A     ;
; phase:u1|phase[4]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_30~1_wirecell        ; N/A     ;
; phase:u1|phase[5]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_29~1_wirecell        ; N/A     ;
; phase:u1|phase[5]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_29~1_wirecell        ; N/A     ;
; phase:u1|phase[6]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_28~1_wirecell        ; N/A     ;
; phase:u1|phase[6]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_28~1_wirecell        ; N/A     ;
; phase:u1|phase[7]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_27~1_wirecell        ; N/A     ;
; phase:u1|phase[7]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_27~1_wirecell        ; N/A     ;
; phase:u1|phase[8]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_26~1_wirecell        ; N/A     ;
; phase:u1|phase[8]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_26~1_wirecell        ; N/A     ;
; phase:u1|phase[9]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[1230]~_wirecell ; N/A     ;
; phase:u1|phase[9]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[1230]~_wirecell ; N/A     ;
; phase:u1|pinlv[0]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|pinlv[0]                                                                                                                                                         ; N/A     ;
; phase:u1|pinlv[0]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|pinlv[0]                                                                                                                                                         ; N/A     ;
; phase:u1|pinlv[10]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|pinlv[10]                                                                                                                                                        ; N/A     ;
; phase:u1|pinlv[10]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|pinlv[10]                                                                                                                                                        ; N/A     ;
; phase:u1|pinlv[11]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|pinlv[11]                                                                                                                                                        ; N/A     ;
; phase:u1|pinlv[11]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|pinlv[11]                                                                                                                                                        ; N/A     ;
; phase:u1|pinlv[12]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|pinlv[12]                                                                                                                                                        ; N/A     ;
; phase:u1|pinlv[12]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|pinlv[12]                                                                                                                                                        ; N/A     ;
; phase:u1|pinlv[13]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|pinlv[13]                                                                                                                                                        ; N/A     ;
; phase:u1|pinlv[13]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|pinlv[13]                                                                                                                                                        ; N/A     ;
; phase:u1|pinlv[14]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|pinlv[14]                                                                                                                                                        ; N/A     ;
; phase:u1|pinlv[14]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|pinlv[14]                                                                                                                                                        ; N/A     ;
; phase:u1|pinlv[15]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|pinlv[15]                                                                                                                                                        ; N/A     ;
; phase:u1|pinlv[15]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|pinlv[15]                                                                                                                                                        ; N/A     ;
; phase:u1|pinlv[16]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|pinlv[16]                                                                                                                                                        ; N/A     ;
; phase:u1|pinlv[16]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|pinlv[16]                                                                                                                                                        ; N/A     ;
; phase:u1|pinlv[17]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|pinlv[17]                                                                                                                                                        ; N/A     ;
; phase:u1|pinlv[17]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|pinlv[17]                                                                                                                                                        ; N/A     ;
; phase:u1|pinlv[18]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|pinlv[18]                                                                                                                                                        ; N/A     ;
; phase:u1|pinlv[18]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|pinlv[18]                                                                                                                                                        ; N/A     ;
; phase:u1|pinlv[19]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|pinlv[19]                                                                                                                                                        ; N/A     ;
; phase:u1|pinlv[19]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|pinlv[19]                                                                                                                                                        ; N/A     ;
; phase:u1|pinlv[1]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|pinlv[1]                                                                                                                                                         ; N/A     ;
; phase:u1|pinlv[1]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|pinlv[1]                                                                                                                                                         ; N/A     ;
; phase:u1|pinlv[20]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|pinlv[20]                                                                                                                                                        ; N/A     ;
; phase:u1|pinlv[20]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|pinlv[20]                                                                                                                                                        ; N/A     ;
; phase:u1|pinlv[21]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|pinlv[21]                                                                                                                                                        ; N/A     ;
; phase:u1|pinlv[21]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|pinlv[21]                                                                                                                                                        ; N/A     ;
; phase:u1|pinlv[22]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|pinlv[22]                                                                                                                                                        ; N/A     ;
; phase:u1|pinlv[22]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|pinlv[22]                                                                                                                                                        ; N/A     ;
; phase:u1|pinlv[23]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|pinlv[23]                                                                                                                                                        ; N/A     ;
; phase:u1|pinlv[23]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|pinlv[23]                                                                                                                                                        ; N/A     ;
; phase:u1|pinlv[24]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|pinlv[24]                                                                                                                                                        ; N/A     ;
; phase:u1|pinlv[24]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|pinlv[24]                                                                                                                                                        ; N/A     ;
; phase:u1|pinlv[25]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|pinlv[25]                                                                                                                                                        ; N/A     ;
; phase:u1|pinlv[25]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|pinlv[25]                                                                                                                                                        ; N/A     ;
; phase:u1|pinlv[26]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|pinlv[26]                                                                                                                                                        ; N/A     ;
; phase:u1|pinlv[26]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|pinlv[26]                                                                                                                                                        ; N/A     ;
; phase:u1|pinlv[27]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|pinlv[27]                                                                                                                                                        ; N/A     ;
; phase:u1|pinlv[27]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|pinlv[27]                                                                                                                                                        ; N/A     ;
; phase:u1|pinlv[28]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|pinlv[28]                                                                                                                                                        ; N/A     ;
; phase:u1|pinlv[28]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|pinlv[28]                                                                                                                                                        ; N/A     ;
; phase:u1|pinlv[29]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|pinlv[29]                                                                                                                                                        ; N/A     ;
; phase:u1|pinlv[29]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|pinlv[29]                                                                                                                                                        ; N/A     ;
; phase:u1|pinlv[2]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|pinlv[2]                                                                                                                                                         ; N/A     ;
; phase:u1|pinlv[2]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|pinlv[2]                                                                                                                                                         ; N/A     ;
; phase:u1|pinlv[30]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|pinlv[30]                                                                                                                                                        ; N/A     ;
; phase:u1|pinlv[30]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|pinlv[30]                                                                                                                                                        ; N/A     ;
; phase:u1|pinlv[31]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|pinlv[31]                                                                                                                                                        ; N/A     ;
; phase:u1|pinlv[31]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|pinlv[31]                                                                                                                                                        ; N/A     ;
; phase:u1|pinlv[3]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|pinlv[3]                                                                                                                                                         ; N/A     ;
; phase:u1|pinlv[3]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|pinlv[3]                                                                                                                                                         ; N/A     ;
; phase:u1|pinlv[4]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|pinlv[4]                                                                                                                                                         ; N/A     ;
; phase:u1|pinlv[4]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|pinlv[4]                                                                                                                                                         ; N/A     ;
; phase:u1|pinlv[5]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|pinlv[5]                                                                                                                                                         ; N/A     ;
; phase:u1|pinlv[5]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|pinlv[5]                                                                                                                                                         ; N/A     ;
; phase:u1|pinlv[6]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|pinlv[6]                                                                                                                                                         ; N/A     ;
; phase:u1|pinlv[6]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|pinlv[6]                                                                                                                                                         ; N/A     ;
; phase:u1|pinlv[7]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|pinlv[7]                                                                                                                                                         ; N/A     ;
; phase:u1|pinlv[7]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|pinlv[7]                                                                                                                                                         ; N/A     ;
; phase:u1|pinlv[8]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|pinlv[8]                                                                                                                                                         ; N/A     ;
; phase:u1|pinlv[8]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|pinlv[8]                                                                                                                                                         ; N/A     ;
; phase:u1|pinlv[9]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|pinlv[9]                                                                                                                                                         ; N/A     ;
; phase:u1|pinlv[9]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phase:u1|pinlv[9]                                                                                                                                                         ; N/A     ;
; sig_in                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sig_in                                                                                                                                                                    ; N/A     ;
; sig_in                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sig_in                                                                                                                                                                    ; N/A     ;
; sig_in1                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sig_in1                                                                                                                                                                   ; N/A     ;
; sig_in1                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sig_in1                                                                                                                                                                   ; N/A     ;
+------------------------+---------------+-----------+----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Wed Aug 02 20:24:07 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pro_uart -c pro_uart
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file div_32_32.v
    Info (12023): Found entity 1: div_32_32
Info (12021): Found 1 design units, including 1 entities, in source file clk_200.v
    Info (12023): Found entity 1: clk_200
Info (12021): Found 1 design units, including 1 entities, in source file clk_200/clk_200_0002.v
    Info (12023): Found entity 1: clk_200_0002
Warning (12125): Using design file pro_uart.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: pro_uart
Info (12127): Elaborating entity "pro_uart" for the top level hierarchy
Warning (12125): Using design file phase.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: phase
Info (12128): Elaborating entity "phase" for hierarchy "phase:u1"
Warning (10230): Verilog HDL assignment warning at phase.v(41): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at phase.v(155): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at phase.v(175): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at phase.v(335): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at phase.v(383): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "div_32_32" for hierarchy "phase:u1|div_32_32:div_32_32_inst"
Info (12128): Elaborating entity "lpm_divide" for hierarchy "phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component"
Info (12130): Elaborated megafunction instantiation "phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component"
Info (12133): Instantiated megafunction "phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component" with the following parameter:
    Info (12134): Parameter "lpm_drepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_hint" = "LPM_REMAINDERPOSITIVE=TRUE"
    Info (12134): Parameter "lpm_nrepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_DIVIDE"
    Info (12134): Parameter "lpm_widthd" = "32"
    Info (12134): Parameter "lpm_widthn" = "40"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_dhs.tdf
    Info (12023): Found entity 1: lpm_divide_dhs
Info (12128): Elaborating entity "lpm_divide_dhs" for hierarchy "phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_8nh
Info (12128): Elaborating entity "sign_div_unsign_8nh" for hierarchy "phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_m2f.tdf
    Info (12023): Found entity 1: alt_u_div_m2f
Info (12128): Elaborating entity "alt_u_div_m2f" for hierarchy "phase:u1|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider"
Info (12128): Elaborating entity "clk_200" for hierarchy "clk_200:clk_inst"
Info (12128): Elaborating entity "clk_200_0002" for hierarchy "clk_200:clk_inst|clk_200_0002:clk_200_inst"
Info (12128): Elaborating entity "altera_pll" for hierarchy "clk_200:clk_inst|clk_200_0002:clk_200_inst|altera_pll:altera_pll_i"
Warning (10036): Verilog HDL or VHDL warning at altera_pll.v(398): object "cntsel_temp" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_pll.v(400): object "gnd" assigned a value but never read
Warning (10034): Output port "lvds_clk" at altera_pll.v(295) has no driver
Warning (10034): Output port "loaden" at altera_pll.v(296) has no driver
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "clk_200:clk_inst|clk_200_0002:clk_200_inst|altera_pll:altera_pll_i"
Info (12133): Instantiated megafunction "clk_200:clk_inst|clk_200_0002:clk_200_inst|altera_pll:altera_pll_i" with the following parameter:
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "200.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m784.tdf
    Info (12023): Found entity 1: altsyncram_m784
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_hai.tdf
    Info (12023): Found entity 1: cntr_hai
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_g9c.tdf
    Info (12023): Found entity 1: cmpr_g9c
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf
    Info (12023): Found entity 1: cntr_4vi
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 421 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 14 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 5426 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 5204 logic cells
    Info (21064): Implemented 210 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 2 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 722 megabytes
    Info: Processing ended: Wed Aug 02 20:24:30 2017
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:22


