//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-27506705
// Cuda compilation tools, release 10.2, V10.2.89
// Based on LLVM 3.4svn
//

.version 6.5
.target sm_60
.address_size 64

	// .globl	_Z9movmfConvP7double2S0_S0_S0_S0_S0_S0_S0_PKdS2_PKS_S4_S4_S4_S2_S2_S2_S2_S2_S2_
.func  (.param .b64 func_retval0) __internal_trig_reduction_slowpathd
(
	.param .b64 __internal_trig_reduction_slowpathd_param_0,
	.param .b64 __internal_trig_reduction_slowpathd_param_1
)
;
.const .align 4 .u32 conv_maxDim;
.const .align 4 .b8 conv_dimProd[128];
.const .align 4 .b8 conv_inDimProd[2176];
.const .align 4 .b8 el_dimProd[128];
.const .align 4 .b8 el_inDimProd[2176];
.const .align 4 .u32 scatt_maxDim;
.const .align 4 .b8 scatt_dimProd[128];
.const .align 4 .b8 scatt_inDimProd[2176];
.const .align 4 .b8 mscatt_inDimProd[2176];
.const .align 8 .b8 box_min[24];
.const .align 8 .b8 box_max[24];
.const .align 8 .f64 sigt;
.const .align 8 .b8 mixtureAlpha[256];
.const .align 8 .b8 mixtureMu[256];
.const .align 8 .b8 mixtureC[256];
.const .align 4 .u32 mixturesNum;
.const .align 4 .u32 corrParamNum;
.const .align 8 .b8 __cudart_i2opi_d[144] = {8, 93, 141, 31, 177, 95, 251, 107, 234, 146, 82, 138, 247, 57, 7, 61, 123, 241, 229, 235, 199, 186, 39, 117, 45, 234, 95, 158, 102, 63, 70, 79, 183, 9, 203, 39, 207, 126, 54, 109, 31, 109, 10, 90, 139, 17, 47, 239, 15, 152, 5, 222, 255, 151, 248, 31, 59, 40, 249, 189, 139, 95, 132, 156, 244, 57, 83, 131, 57, 214, 145, 57, 65, 126, 95, 180, 38, 112, 156, 233, 132, 68, 187, 46, 245, 53, 130, 232, 62, 167, 41, 177, 28, 235, 29, 254, 28, 146, 209, 9, 234, 46, 73, 6, 224, 210, 77, 66, 58, 110, 36, 183, 97, 197, 187, 222, 171, 99, 81, 254, 65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry _Z9movmfConvP7double2S0_S0_S0_S0_S0_S0_S0_PKdS2_PKS_S4_S4_S4_S2_S2_S2_S2_S2_S2_(
	.param .u64 _Z9movmfConvP7double2S0_S0_S0_S0_S0_S0_S0_PKdS2_PKS_S4_S4_S4_S2_S2_S2_S2_S2_S2__param_0,
	.param .u64 _Z9movmfConvP7double2S0_S0_S0_S0_S0_S0_S0_PKdS2_PKS_S4_S4_S4_S2_S2_S2_S2_S2_S2__param_1,
	.param .u64 _Z9movmfConvP7double2S0_S0_S0_S0_S0_S0_S0_PKdS2_PKS_S4_S4_S4_S2_S2_S2_S2_S2_S2__param_2,
	.param .u64 _Z9movmfConvP7double2S0_S0_S0_S0_S0_S0_S0_PKdS2_PKS_S4_S4_S4_S2_S2_S2_S2_S2_S2__param_3,
	.param .u64 _Z9movmfConvP7double2S0_S0_S0_S0_S0_S0_S0_PKdS2_PKS_S4_S4_S4_S2_S2_S2_S2_S2_S2__param_4,
	.param .u64 _Z9movmfConvP7double2S0_S0_S0_S0_S0_S0_S0_PKdS2_PKS_S4_S4_S4_S2_S2_S2_S2_S2_S2__param_5,
	.param .u64 _Z9movmfConvP7double2S0_S0_S0_S0_S0_S0_S0_PKdS2_PKS_S4_S4_S4_S2_S2_S2_S2_S2_S2__param_6,
	.param .u64 _Z9movmfConvP7double2S0_S0_S0_S0_S0_S0_S0_PKdS2_PKS_S4_S4_S4_S2_S2_S2_S2_S2_S2__param_7,
	.param .u64 _Z9movmfConvP7double2S0_S0_S0_S0_S0_S0_S0_PKdS2_PKS_S4_S4_S4_S2_S2_S2_S2_S2_S2__param_8,
	.param .u64 _Z9movmfConvP7double2S0_S0_S0_S0_S0_S0_S0_PKdS2_PKS_S4_S4_S4_S2_S2_S2_S2_S2_S2__param_9,
	.param .u64 _Z9movmfConvP7double2S0_S0_S0_S0_S0_S0_S0_PKdS2_PKS_S4_S4_S4_S2_S2_S2_S2_S2_S2__param_10,
	.param .u64 _Z9movmfConvP7double2S0_S0_S0_S0_S0_S0_S0_PKdS2_PKS_S4_S4_S4_S2_S2_S2_S2_S2_S2__param_11,
	.param .u64 _Z9movmfConvP7double2S0_S0_S0_S0_S0_S0_S0_PKdS2_PKS_S4_S4_S4_S2_S2_S2_S2_S2_S2__param_12,
	.param .u64 _Z9movmfConvP7double2S0_S0_S0_S0_S0_S0_S0_PKdS2_PKS_S4_S4_S4_S2_S2_S2_S2_S2_S2__param_13,
	.param .u64 _Z9movmfConvP7double2S0_S0_S0_S0_S0_S0_S0_PKdS2_PKS_S4_S4_S4_S2_S2_S2_S2_S2_S2__param_14,
	.param .u64 _Z9movmfConvP7double2S0_S0_S0_S0_S0_S0_S0_PKdS2_PKS_S4_S4_S4_S2_S2_S2_S2_S2_S2__param_15,
	.param .u64 _Z9movmfConvP7double2S0_S0_S0_S0_S0_S0_S0_PKdS2_PKS_S4_S4_S4_S2_S2_S2_S2_S2_S2__param_16,
	.param .u64 _Z9movmfConvP7double2S0_S0_S0_S0_S0_S0_S0_PKdS2_PKS_S4_S4_S4_S2_S2_S2_S2_S2_S2__param_17,
	.param .u64 _Z9movmfConvP7double2S0_S0_S0_S0_S0_S0_S0_PKdS2_PKS_S4_S4_S4_S2_S2_S2_S2_S2_S2__param_18,
	.param .u64 _Z9movmfConvP7double2S0_S0_S0_S0_S0_S0_S0_PKdS2_PKS_S4_S4_S4_S2_S2_S2_S2_S2_S2__param_19
)
{
	.local .align 16 .b8 	__local_depot0[128];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<37>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<226>;
	.reg .f64 	%fd<404>;
	.reg .b64 	%rd<208>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd53, [_Z9movmfConvP7double2S0_S0_S0_S0_S0_S0_S0_PKdS2_PKS_S4_S4_S4_S2_S2_S2_S2_S2_S2__param_8];
	ld.param.u64 	%rd54, [_Z9movmfConvP7double2S0_S0_S0_S0_S0_S0_S0_PKdS2_PKS_S4_S4_S4_S2_S2_S2_S2_S2_S2__param_9];
	ld.param.u64 	%rd55, [_Z9movmfConvP7double2S0_S0_S0_S0_S0_S0_S0_PKdS2_PKS_S4_S4_S4_S2_S2_S2_S2_S2_S2__param_10];
	ld.param.u64 	%rd56, [_Z9movmfConvP7double2S0_S0_S0_S0_S0_S0_S0_PKdS2_PKS_S4_S4_S4_S2_S2_S2_S2_S2_S2__param_11];
	ld.param.u64 	%rd57, [_Z9movmfConvP7double2S0_S0_S0_S0_S0_S0_S0_PKdS2_PKS_S4_S4_S4_S2_S2_S2_S2_S2_S2__param_12];
	ld.param.u64 	%rd58, [_Z9movmfConvP7double2S0_S0_S0_S0_S0_S0_S0_PKdS2_PKS_S4_S4_S4_S2_S2_S2_S2_S2_S2__param_13];
	ld.param.u64 	%rd59, [_Z9movmfConvP7double2S0_S0_S0_S0_S0_S0_S0_PKdS2_PKS_S4_S4_S4_S2_S2_S2_S2_S2_S2__param_14];
	ld.param.u64 	%rd60, [_Z9movmfConvP7double2S0_S0_S0_S0_S0_S0_S0_PKdS2_PKS_S4_S4_S4_S2_S2_S2_S2_S2_S2__param_15];
	ld.param.u64 	%rd61, [_Z9movmfConvP7double2S0_S0_S0_S0_S0_S0_S0_PKdS2_PKS_S4_S4_S4_S2_S2_S2_S2_S2_S2__param_16];
	ld.param.u64 	%rd62, [_Z9movmfConvP7double2S0_S0_S0_S0_S0_S0_S0_PKdS2_PKS_S4_S4_S4_S2_S2_S2_S2_S2_S2__param_17];
	ld.param.u64 	%rd63, [_Z9movmfConvP7double2S0_S0_S0_S0_S0_S0_S0_PKdS2_PKS_S4_S4_S4_S2_S2_S2_S2_S2_S2__param_18];
	ld.param.u64 	%rd64, [_Z9movmfConvP7double2S0_S0_S0_S0_S0_S0_S0_PKdS2_PKS_S4_S4_S4_S2_S2_S2_S2_S2_S2__param_19];
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r76, %ntid.x;
	mov.u32 	%r77, %ctaid.x;
	mov.u32 	%r78, %tid.x;
	mad.lo.s32 	%r1, %r76, %r77, %r78;
	ld.const.u32 	%r2, [conv_maxDim];
	add.s32 	%r79, %r2, -1;
	cvt.u64.u32	%rd2, %r79;
	mul.wide.u32 	%rd66, %r79, 4;
	mov.u64 	%rd67, conv_dimProd;
	add.s64 	%rd68, %rd67, %rd66;
	ld.const.u32 	%r80, [%rd68];
	setp.ge.u32	%p1, %r1, %r80;
	@%p1 bra 	BB0_48;

	setp.eq.s32	%p2, %r2, 1;
	@%p2 bra 	BB0_2;

	and.b32  	%r82, %r79, 3;
	mov.u32 	%r204, 0;
	setp.eq.s32	%p3, %r82, 0;
	@%p3 bra 	BB0_4;

	setp.eq.s32	%p4, %r82, 1;
	@%p4 bra 	BB0_6;
	bra.uni 	BB0_7;

BB0_6:
	mov.u32 	%r199, %r79;
	mov.u32 	%r195, %r2;
	bra.uni 	BB0_11;

BB0_2:
	mov.u32 	%r204, %r1;
	bra.uni 	BB0_15;

BB0_4:
	mov.u32 	%r201, %r79;
	mov.u32 	%r199, %r2;
	bra.uni 	BB0_12;

BB0_7:
	setp.eq.s32	%p5, %r82, 2;
	@%p5 bra 	BB0_8;
	bra.uni 	BB0_9;

BB0_8:
	mov.u32 	%r195, %r79;
	mov.u32 	%r192, %r2;
	mov.u32 	%r193, %r1;
	bra.uni 	BB0_10;

BB0_9:
	add.s32 	%r195, %r2, -2;
	mul.wide.u32 	%rd69, %r195, 4;
	add.s64 	%rd71, %rd67, %rd69;
	ld.const.u32 	%r83, [%rd71];
	rem.u32 	%r193, %r1, %r83;
	div.u32 	%r84, %r1, %r83;
	shl.b64 	%rd72, %rd2, 2;
	add.s64 	%rd73, %rd1, %rd72;
	st.local.u32 	[%rd73], %r84;
	add.s32 	%r192, %r2, -1;

BB0_10:
	add.s32 	%r85, %r192, -2;
	mul.wide.u32 	%rd74, %r85, 4;
	add.s64 	%rd76, %rd67, %rd74;
	ld.const.u32 	%r86, [%rd76];
	rem.u32 	%r1, %r193, %r86;
	div.u32 	%r87, %r193, %r86;
	mul.wide.u32 	%rd77, %r195, 4;
	add.s64 	%rd78, %rd1, %rd77;
	st.local.u32 	[%rd78], %r87;
	add.s32 	%r199, %r195, -1;

BB0_11:
	add.s32 	%r88, %r195, -2;
	mul.wide.u32 	%rd79, %r88, 4;
	add.s64 	%rd81, %rd67, %rd79;
	ld.const.u32 	%r89, [%rd81];
	rem.u32 	%r204, %r1, %r89;
	div.u32 	%r90, %r1, %r89;
	mul.wide.u32 	%rd82, %r199, 4;
	add.s64 	%rd83, %rd1, %rd82;
	st.local.u32 	[%rd83], %r90;
	add.s32 	%r201, %r199, -1;
	mov.u32 	%r1, %r204;

BB0_12:
	setp.lt.u32	%p6, %r79, 4;
	@%p6 bra 	BB0_15;

	mov.u32 	%r204, %r1;

BB0_14:
	add.s32 	%r92, %r199, -2;
	mul.wide.u32 	%rd84, %r92, 4;
	add.s64 	%rd86, %rd67, %rd84;
	ld.const.u32 	%r93, [%rd86];
	rem.u32 	%r94, %r204, %r93;
	div.u32 	%r95, %r204, %r93;
	mul.wide.u32 	%rd87, %r201, 4;
	add.s64 	%rd88, %rd1, %rd87;
	st.local.u32 	[%rd88], %r95;
	add.s32 	%r96, %r201, -2;
	mul.wide.u32 	%rd89, %r96, 4;
	add.s64 	%rd90, %rd67, %rd89;
	ld.const.u32 	%r97, [%rd90];
	rem.u32 	%r98, %r94, %r97;
	div.u32 	%r99, %r94, %r97;
	add.s32 	%r100, %r201, -1;
	mul.wide.u32 	%rd91, %r100, 4;
	add.s64 	%rd92, %rd1, %rd91;
	st.local.u32 	[%rd92], %r99;
	add.s32 	%r199, %r201, -3;
	mul.wide.u32 	%rd93, %r199, 4;
	add.s64 	%rd94, %rd67, %rd93;
	ld.const.u32 	%r101, [%rd94];
	rem.u32 	%r102, %r98, %r101;
	div.u32 	%r103, %r98, %r101;
	add.s64 	%rd95, %rd1, %rd89;
	st.local.u32 	[%rd95], %r103;
	add.s32 	%r201, %r201, -4;
	mul.wide.u32 	%rd96, %r201, 4;
	add.s64 	%rd97, %rd67, %rd96;
	ld.const.u32 	%r104, [%rd97];
	rem.u32 	%r204, %r102, %r104;
	div.u32 	%r105, %r102, %r104;
	add.s64 	%rd98, %rd1, %rd93;
	st.local.u32 	[%rd98], %r105;
	setp.ne.s32	%p7, %r201, 0;
	@%p7 bra 	BB0_14;

BB0_15:
	ld.const.u32 	%r106, [conv_dimProd];
	rem.u32 	%r28, %r204, %r106;
	st.local.u32 	[%rd1], %r28;
	setp.eq.s32	%p8, %r2, 0;
	mov.u64 	%rd193, 0;
	mov.u64 	%rd194, %rd193;
	mov.u64 	%rd195, %rd193;
	mov.u64 	%rd196, %rd193;
	mov.u64 	%rd197, %rd193;
	mov.u64 	%rd198, %rd193;
	mov.u64 	%rd199, %rd193;
	mov.u64 	%rd200, %rd193;
	mov.u64 	%rd201, %rd193;
	mov.u64 	%rd202, %rd193;
	mov.u64 	%rd203, %rd193;
	mov.u64 	%rd204, %rd193;
	mov.u64 	%rd205, %rd193;
	mov.u64 	%rd206, %rd193;
	mov.u64 	%rd207, %rd193;
	@%p8 bra 	BB0_19;

	add.s64 	%rd192, %rd1, 4;
	mov.u32 	%r207, 0;
	mov.u32 	%r205, 1;
	mov.u64 	%rd191, conv_inDimProd;
	mov.u32 	%r206, %r28;
	mov.u32 	%r208, %r207;
	mov.u32 	%r209, %r207;
	mov.u32 	%r210, %r207;
	mov.u32 	%r211, %r207;
	mov.u32 	%r212, %r207;
	mov.u32 	%r213, %r207;
	mov.u32 	%r214, %r207;
	mov.u32 	%r215, %r207;
	mov.u32 	%r216, %r207;
	mov.u32 	%r217, %r207;
	mov.u32 	%r218, %r207;
	mov.u32 	%r219, %r207;
	mov.u32 	%r220, %r207;
	mov.u32 	%r221, %r207;
	bra.uni 	BB0_17;

BB0_49:
	ld.local.u32 	%r206, [%rd192];
	add.s64 	%rd192, %rd192, 4;
	add.s32 	%r205, %r205, 1;
	add.s64 	%rd191, %rd191, 4;

BB0_17:
	ld.const.u32 	%r123, [%rd191];
	mad.lo.s32 	%r221, %r206, %r123, %r221;
	ld.const.u32 	%r124, [%rd191+128];
	mad.lo.s32 	%r220, %r206, %r124, %r220;
	ld.const.u32 	%r125, [%rd191+256];
	mad.lo.s32 	%r219, %r206, %r125, %r219;
	ld.const.u32 	%r126, [%rd191+384];
	mad.lo.s32 	%r218, %r206, %r126, %r218;
	ld.const.u32 	%r127, [%rd191+512];
	mad.lo.s32 	%r217, %r206, %r127, %r217;
	ld.const.u32 	%r128, [%rd191+640];
	mad.lo.s32 	%r216, %r206, %r128, %r216;
	ld.const.u32 	%r129, [%rd191+768];
	mad.lo.s32 	%r215, %r206, %r129, %r215;
	ld.const.u32 	%r130, [%rd191+896];
	mad.lo.s32 	%r214, %r206, %r130, %r214;
	ld.const.u32 	%r131, [%rd191+1024];
	mad.lo.s32 	%r213, %r206, %r131, %r213;
	ld.const.u32 	%r132, [%rd191+1152];
	mad.lo.s32 	%r212, %r206, %r132, %r212;
	ld.const.u32 	%r133, [%rd191+1280];
	mad.lo.s32 	%r211, %r206, %r133, %r211;
	ld.const.u32 	%r134, [%rd191+1408];
	mad.lo.s32 	%r210, %r206, %r134, %r210;
	ld.const.u32 	%r135, [%rd191+1536];
	mad.lo.s32 	%r209, %r206, %r135, %r209;
	ld.const.u32 	%r136, [%rd191+1664];
	mad.lo.s32 	%r208, %r206, %r136, %r208;
	ld.const.u32 	%r137, [%rd191+1792];
	mad.lo.s32 	%r207, %r206, %r137, %r207;
	setp.lt.u32	%p9, %r205, %r2;
	@%p9 bra 	BB0_49;

	cvt.u64.u32	%rd203, %r217;
	cvt.u64.u32	%rd202, %r216;
	cvt.u64.u32	%rd201, %r215;
	cvt.u64.u32	%rd196, %r210;
	cvt.u64.u32	%rd195, %r209;
	cvt.u64.u32	%rd194, %r208;
	cvt.u64.u32	%rd207, %r221;
	cvt.u64.u32	%rd206, %r220;
	cvt.u64.u32	%rd205, %r219;
	cvt.u64.u32	%rd204, %r218;
	cvt.u64.u32	%rd193, %r207;
	cvt.u64.u32	%rd200, %r214;
	cvt.u64.u32	%rd199, %r213;
	cvt.u64.u32	%rd198, %r212;
	cvt.u64.u32	%rd197, %r211;

BB0_19:
	ld.local.u32 	%r138, [%rd1+8];
	mul.lo.s32 	%r139, %r138, 3;
	cvta.to.global.u64 	%rd115, %rd54;
	mul.wide.u32 	%rd116, %r139, 8;
	add.s64 	%rd39, %rd115, %rd116;
	cvta.to.global.u64 	%rd117, %rd59;
	shl.b64 	%rd118, %rd203, 3;
	add.s64 	%rd119, %rd117, %rd118;
	ld.global.f64 	%fd1, [%rd119];
	cvta.to.global.u64 	%rd120, %rd60;
	shl.b64 	%rd121, %rd202, 3;
	add.s64 	%rd122, %rd120, %rd121;
	ld.global.f64 	%fd2, [%rd122];
	cvta.to.global.u64 	%rd123, %rd61;
	shl.b64 	%rd124, %rd201, 3;
	add.s64 	%rd125, %rd123, %rd124;
	ld.global.f64 	%fd3, [%rd125];
	cvta.to.global.u64 	%rd126, %rd55;
	shl.b64 	%rd127, %rd207, 4;
	add.s64 	%rd128, %rd126, %rd127;
	ld.global.v2.f64 	{%fd90, %fd91}, [%rd128];
	cvta.to.global.u64 	%rd129, %rd56;
	shl.b64 	%rd130, %rd206, 4;
	add.s64 	%rd131, %rd129, %rd130;
	ld.global.v2.f64 	{%fd92, %fd93}, [%rd131];
	cvta.to.global.u64 	%rd132, %rd57;
	shl.b64 	%rd133, %rd205, 4;
	add.s64 	%rd134, %rd132, %rd133;
	ld.global.v2.f64 	{%fd94, %fd95}, [%rd134];
	cvta.to.global.u64 	%rd135, %rd58;
	shl.b64 	%rd136, %rd204, 4;
	add.s64 	%rd137, %rd135, %rd136;
	ld.global.v2.f64 	{%fd96, %fd97}, [%rd137];
	cvta.to.global.u64 	%rd138, %rd62;
	shl.b64 	%rd139, %rd196, 3;
	add.s64 	%rd140, %rd138, %rd139;
	ld.global.f64 	%fd98, [%rd140];
	neg.f64 	%fd99, %fd98;
	cvta.to.global.u64 	%rd141, %rd63;
	shl.b64 	%rd142, %rd195, 3;
	add.s64 	%rd143, %rd141, %rd142;
	ld.global.f64 	%fd15, [%rd143];
	cvta.to.global.u64 	%rd144, %rd64;
	shl.b64 	%rd145, %rd194, 3;
	add.s64 	%rd146, %rd144, %rd145;
	ld.global.f64 	%fd16, [%rd146];
	cvta.to.global.u64 	%rd147, %rd53;
	shl.b64 	%rd148, %rd193, 3;
	add.s64 	%rd149, %rd147, %rd148;
	ld.global.f64 	%fd17, [%rd149];
	setp.ltu.f64	%p10, %fd98, 0d8000000000000000;
	abs.f64 	%fd18, %fd99;
	@%p10 bra 	BB0_21;
	bra.uni 	BB0_20;

BB0_21:
	ld.const.f64 	%fd101, [box_max];
	ld.global.f64 	%fd387, [%rd39];
	sub.f64 	%fd388, %fd101, %fd387;
	bra.uni 	BB0_22;

BB0_20:
	ld.global.f64 	%fd387, [%rd39];
	ld.const.f64 	%fd100, [box_min];
	sub.f64 	%fd388, %fd387, %fd100;

BB0_22:
	div.rn.f64 	%fd25, %fd388, %fd18;
	neg.f64 	%fd102, %fd15;
	abs.f64 	%fd26, %fd102;
	setp.ltu.f64	%p11, %fd15, 0d8000000000000000;
	@%p11 bra 	BB0_24;
	bra.uni 	BB0_23;

BB0_24:
	ld.const.f64 	%fd104, [box_max+8];
	ld.global.f64 	%fd389, [%rd39+8];
	sub.f64 	%fd390, %fd104, %fd389;
	bra.uni 	BB0_25;

BB0_23:
	ld.const.f64 	%fd103, [box_min+8];
	ld.global.f64 	%fd389, [%rd39+8];
	sub.f64 	%fd390, %fd389, %fd103;

BB0_25:
	div.rn.f64 	%fd33, %fd390, %fd26;
	neg.f64 	%fd105, %fd16;
	abs.f64 	%fd34, %fd105;
	setp.ltu.f64	%p12, %fd16, 0d8000000000000000;
	@%p12 bra 	BB0_27;
	bra.uni 	BB0_26;

BB0_27:
	ld.const.f64 	%fd107, [box_max+16];
	ld.global.f64 	%fd391, [%rd39+16];
	sub.f64 	%fd392, %fd107, %fd391;
	bra.uni 	BB0_28;

BB0_26:
	ld.const.f64 	%fd106, [box_min+16];
	ld.global.f64 	%fd391, [%rd39+16];
	sub.f64 	%fd392, %fd391, %fd106;

BB0_28:
	min.f64 	%fd112, %fd25, %fd33;
	div.rn.f64 	%fd113, %fd392, %fd34;
	min.f64 	%fd114, %fd112, %fd113;
	abs.f64 	%fd115, %fd114;
	mul.f64 	%fd116, %fd387, 0dC01921FB54442D18;
	div.rn.f64 	%fd117, %fd116, %fd17;
	sub.f64 	%fd41, %fd91, %fd117;
	mul.f64 	%fd118, %fd389, 0dC01921FB54442D18;
	div.rn.f64 	%fd119, %fd118, %fd17;
	sub.f64 	%fd42, %fd93, %fd119;
	mul.f64 	%fd120, %fd391, 0dC01921FB54442D18;
	div.rn.f64 	%fd121, %fd120, %fd17;
	sub.f64 	%fd43, %fd95, %fd121;
	ld.const.f64 	%fd122, [sigt];
	mul.f64 	%fd123, %fd115, %fd122;
	mov.u32 	%r140, 0;
	sub.f64 	%fd44, %fd96, %fd123;
	mul.wide.u32 	%rd150, %r28, 8;
	mov.u64 	%rd151, mixtureMu;
	add.s64 	%rd152, %rd151, %rd150;
	ld.const.f64 	%fd45, [%rd152];
	fma.rn.f64 	%fd124, %fd1, %fd45, %fd90;
	sub.f64 	%fd125, %fd124, %fd41;
	add.f64 	%fd126, %fd41, %fd124;
	add.f64 	%fd127, %fd124, %fd124;
	fma.rn.f64 	%fd128, %fd2, %fd45, %fd92;
	sub.f64 	%fd129, %fd128, %fd42;
	add.f64 	%fd130, %fd42, %fd128;
	mul.f64 	%fd131, %fd129, %fd130;
	add.f64 	%fd132, %fd128, %fd128;
	mul.f64 	%fd133, %fd42, %fd132;
	fma.rn.f64 	%fd134, %fd125, %fd126, %fd131;
	fma.rn.f64 	%fd135, %fd41, %fd127, %fd133;
	fma.rn.f64 	%fd136, %fd3, %fd45, %fd94;
	sub.f64 	%fd137, %fd136, %fd43;
	add.f64 	%fd138, %fd43, %fd136;
	add.f64 	%fd139, %fd136, %fd136;
	fma.rn.f64 	%fd140, %fd137, %fd138, %fd134;
	fma.rn.f64 	%fd46, %fd43, %fd139, %fd135;
	abs.f64 	%fd141, %fd140;
	abs.f64 	%fd142, %fd46;
	mov.b64 	 %rd153, %fd142;
	mov.b64 	 %rd154, %fd141;
	min.u64 	%rd155, %rd153, %rd154;
	mov.b64 	 %fd143, %rd155;
	max.u64 	%rd156, %rd154, %rd153;
	mov.b64 	 %fd144, %rd156;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r141}, %fd144;
	}
	and.b32  	%r142, %r141, -4194304;
	mov.u32 	%r143, 2144337920;
	sub.s32 	%r144, %r143, %r142;
	mov.b64 	%fd145, {%r140, %r144};
	mul.f64 	%fd146, %fd143, %fd145;
	mul.f64 	%fd147, %fd144, %fd145;
	mul.f64 	%fd148, %fd146, %fd146;
	fma.rn.f64 	%fd149, %fd147, %fd147, %fd148;
	mov.f64 	%fd150, 0d7FEFFFFFFFFFFFFF;
	min.f64 	%fd109, %fd149, %fd150;
	// inline asm
	rsqrt.approx.ftz.f64 %fd108, %fd109;
	// inline asm
	mul.rn.f64 	%fd151, %fd108, %fd108;
	neg.f64 	%fd152, %fd151;
	mov.f64 	%fd399, 0d3FF0000000000000;
	fma.rn.f64 	%fd154, %fd109, %fd152, %fd399;
	mov.f64 	%fd155, 0d3FE0000000000000;
	mov.f64 	%fd156, 0d3FD8000000000000;
	fma.rn.f64 	%fd157, %fd156, %fd154, %fd155;
	mul.rn.f64 	%fd158, %fd154, %fd108;
	fma.rn.f64 	%fd159, %fd157, %fd158, %fd108;
	mul.f64 	%fd160, %fd149, %fd159;
	add.s32 	%r145, %r142, 1048576;
	mov.b64 	%fd161, {%r140, %r145};
	mul.f64 	%fd162, %fd160, %fd161;
	setp.eq.f64	%p13, %fd143, 0d0000000000000000;
	selp.f64	%fd163, %fd144, %fd162, %p13;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r146}, %fd143;
	}
	mov.f64 	%fd164, 0d7FF0000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r63}, %fd164;
	}
	setp.lt.u32	%p14, %r146, %r63;
	selp.f64	%fd165, %fd163, %fd143, %p14;
	sqrt.rn.f64 	%fd47, %fd165;
	add.f64 	%fd48, %fd140, %fd165;
	abs.f64 	%fd166, %fd48;
	mov.b64 	 %rd157, %fd166;
	min.u64 	%rd158, %rd153, %rd157;
	mov.b64 	 %fd49, %rd158;
	max.u64 	%rd159, %rd157, %rd153;
	mov.b64 	 %fd50, %rd159;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r147}, %fd50;
	}
	and.b32  	%r148, %r147, -4194304;
	sub.s32 	%r149, %r143, %r148;
	mov.b64 	%fd167, {%r140, %r149};
	mul.f64 	%fd168, %fd49, %fd167;
	mul.f64 	%fd169, %fd50, %fd167;
	mul.f64 	%fd170, %fd168, %fd168;
	fma.rn.f64 	%fd111, %fd169, %fd169, %fd170;
	// inline asm
	rsqrt.approx.ftz.f64 %fd110, %fd111;
	// inline asm
	mul.rn.f64 	%fd171, %fd110, %fd110;
	neg.f64 	%fd172, %fd171;
	fma.rn.f64 	%fd173, %fd111, %fd172, %fd399;
	fma.rn.f64 	%fd174, %fd156, %fd173, %fd155;
	mul.rn.f64 	%fd175, %fd173, %fd110;
	fma.rn.f64 	%fd176, %fd174, %fd175, %fd110;
	mul.f64 	%fd394, %fd167, %fd176;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r150}, %fd394;
	}
	setp.lt.u32	%p15, %r150, %r63;
	@%p15 bra 	BB0_33;

	abs.f64 	%fd177, %fd50;
	setp.gtu.f64	%p16, %fd177, 0d7FF0000000000000;
	@%p16 bra 	BB0_31;
	bra.uni 	BB0_30;

BB0_31:
	add.f64 	%fd393, %fd49, %fd50;
	bra.uni 	BB0_32;

BB0_30:
	mov.u32 	%r182, 0;
	mov.f64 	%fd383, 0d7FF0000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r181}, %fd383;
	}
	setp.neu.f64	%p17, %fd50, 0d7FF0000000000000;
	selp.b32	%r151, %r181, 0, %p17;
	mov.b64 	%fd393, {%r182, %r151};

BB0_32:
	setp.eq.f64	%p18, %fd49, 0d7FF0000000000000;
	selp.f64	%fd394, 0d0000000000000000, %fd393, %p18;

BB0_33:
	mov.u32 	%r190, %tid.x;
	mov.u32 	%r189, %ctaid.x;
	mov.u32 	%r188, %ntid.x;
	mad.lo.s32 	%r187, %r188, %r189, %r190;
	ld.param.u64 	%rd184, [_Z9movmfConvP7double2S0_S0_S0_S0_S0_S0_S0_PKdS2_PKS_S4_S4_S4_S2_S2_S2_S2_S2_S2__param_2];
	ld.param.u64 	%rd183, [_Z9movmfConvP7double2S0_S0_S0_S0_S0_S0_S0_PKdS2_PKS_S4_S4_S4_S2_S2_S2_S2_S2_S2__param_1];
	ld.param.u64 	%rd182, [_Z9movmfConvP7double2S0_S0_S0_S0_S0_S0_S0_PKdS2_PKS_S4_S4_S4_S2_S2_S2_S2_S2_S2__param_0];
	mul.f64 	%fd181, %fd47, %fd394;
	mul.f64 	%fd182, %fd48, %fd181;
	mul.f64 	%fd183, %fd46, %fd181;
	mul.f64 	%fd184, %fd183, %fd183;
	fma.rn.f64 	%fd185, %fd182, %fd182, %fd184;
	rcp.rn.f64 	%fd186, %fd185;
	mul.f64 	%fd187, %fd45, %fd182;
	mul.f64 	%fd188, %fd186, %fd187;
	mul.f64 	%fd189, %fd45, %fd183;
	mul.f64 	%fd190, %fd186, %fd189;
	neg.f64 	%fd191, %fd190;
	cvt.u64.u32	%rd41, %r187;
	cvta.to.global.u64 	%rd160, %rd182;
	mul.wide.u32 	%rd161, %r187, 16;
	add.s64 	%rd42, %rd160, %rd161;
	mul.f64 	%fd192, %fd41, %fd190;
	mul.f64 	%fd193, %fd90, %fd191;
	fma.rn.f64 	%fd194, %fd188, %fd90, %fd192;
	fma.rn.f64 	%fd195, %fd188, %fd41, %fd193;
	st.global.v2.f64 	[%rd42], {%fd194, %fd195};
	cvta.to.global.u64 	%rd162, %rd183;
	add.s64 	%rd43, %rd162, %rd161;
	mul.f64 	%fd196, %fd42, %fd190;
	mul.f64 	%fd197, %fd92, %fd191;
	fma.rn.f64 	%fd198, %fd188, %fd92, %fd196;
	fma.rn.f64 	%fd199, %fd188, %fd42, %fd197;
	st.global.v2.f64 	[%rd43], {%fd198, %fd199};
	cvta.to.global.u64 	%rd163, %rd184;
	add.s64 	%rd44, %rd163, %rd161;
	mul.f64 	%fd200, %fd43, %fd190;
	mul.f64 	%fd201, %fd94, %fd191;
	fma.rn.f64 	%fd395, %fd188, %fd94, %fd200;
	fma.rn.f64 	%fd396, %fd188, %fd43, %fd201;
	st.global.v2.f64 	[%rd44], {%fd395, %fd396};
	abs.f64 	%fd202, %fd45;
	mov.f64 	%fd397, 0d0000000000000000;
	setp.leu.f64	%p19, %fd202, 0d3E7AD7F29ABCAF48;
	mov.f64 	%fd398, %fd397;
	@%p19 bra 	BB0_35;

	mov.f64 	%fd386, 0d3FE0000000000000;
	mov.f64 	%fd385, 0d3FD8000000000000;
	mov.u32 	%r184, 2144337920;
	mov.u32 	%r183, 0;
	ld.global.f64 	%fd205, [%rd42];
	abs.f64 	%fd206, %fd205;
	ld.global.f64 	%fd207, [%rd43];
	abs.f64 	%fd208, %fd207;
	ld.global.f64 	%fd209, [%rd44];
	abs.f64 	%fd210, %fd209;
	add.f64 	%fd211, %fd206, %fd208;
	add.f64 	%fd212, %fd211, %fd210;
	min.f64 	%fd213, %fd206, %fd208;
	max.f64 	%fd214, %fd206, %fd208;
	min.f64 	%fd215, %fd214, %fd210;
	max.f64 	%fd216, %fd214, %fd210;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r153}, %fd216;
	}
	and.b32  	%r154, %r153, -4194304;
	sub.s32 	%r156, %r184, %r154;
	mov.b64 	%fd217, {%r183, %r156};
	mul.f64 	%fd218, %fd215, %fd217;
	mul.f64 	%fd219, %fd213, %fd217;
	mul.f64 	%fd220, %fd216, %fd217;
	mul.f64 	%fd221, %fd218, %fd218;
	fma.rn.f64 	%fd222, %fd219, %fd219, %fd221;
	fma.rn.f64 	%fd204, %fd220, %fd220, %fd222;
	// inline asm
	rsqrt.approx.ftz.f64 %fd203, %fd204;
	// inline asm
	mul.rn.f64 	%fd223, %fd203, %fd203;
	neg.f64 	%fd224, %fd223;
	mov.f64 	%fd225, 0d3FF0000000000000;
	fma.rn.f64 	%fd226, %fd204, %fd224, %fd225;
	fma.rn.f64 	%fd229, %fd385, %fd226, %fd386;
	mul.rn.f64 	%fd230, %fd226, %fd203;
	fma.rn.f64 	%fd231, %fd229, %fd230, %fd203;
	mul.f64 	%fd232, %fd217, %fd231;
	setp.leu.f64	%p20, %fd212, 0d0000000000000000;
	add.f64 	%fd233, %fd212, 0d7FF0000000000000;
	selp.f64	%fd234, %fd233, %fd232, %p20;
	setp.eq.f64	%p21, %fd216, 0d7FF0000000000000;
	selp.f64	%fd235, 0d0000000000000000, %fd234, %p21;
	mul.f64 	%fd397, %fd205, %fd235;
	mul.f64 	%fd398, %fd207, %fd235;
	mul.f64 	%fd399, %fd209, %fd235;
	ld.global.v2.f64 	{%fd395, %fd396}, [%rd44];

BB0_35:
	ld.global.v2.f64 	{%fd238, %fd239}, [%rd42];
	ld.global.v2.f64 	{%fd242, %fd243}, [%rd43];
	mul.f64 	%fd246, %fd398, %fd242;
	mul.f64 	%fd247, %fd398, %fd243;
	fma.rn.f64 	%fd248, %fd397, %fd238, %fd246;
	fma.rn.f64 	%fd249, %fd397, %fd239, %fd247;
	fma.rn.f64 	%fd69, %fd399, %fd395, %fd248;
	fma.rn.f64 	%fd70, %fd399, %fd396, %fd249;
	fma.rn.f64 	%fd250, %fd45, %fd397, %fd90;
	fma.rn.f64 	%fd251, %fd45, %fd398, %fd92;
	fma.rn.f64 	%fd252, %fd45, %fd399, %fd94;
	add.f64 	%fd253, %fd41, %fd250;
	sub.f64 	%fd254, %fd250, %fd41;
	add.f64 	%fd255, %fd42, %fd251;
	sub.f64 	%fd256, %fd251, %fd42;
	mul.f64 	%fd257, %fd255, %fd256;
	fma.rn.f64 	%fd258, %fd253, %fd254, %fd257;
	add.f64 	%fd259, %fd43, %fd252;
	sub.f64 	%fd260, %fd252, %fd43;
	fma.rn.f64 	%fd261, %fd259, %fd260, %fd258;
	mul.f64 	%fd262, %fd42, %fd251;
	fma.rn.f64 	%fd263, %fd41, %fd250, %fd262;
	fma.rn.f64 	%fd264, %fd43, %fd252, %fd263;
	add.f64 	%fd265, %fd264, %fd264;
	mul.f64 	%fd266, %fd265, %fd265;
	fma.rn.f64 	%fd267, %fd261, %fd261, %fd266;
	sqrt.rn.f64 	%fd268, %fd267;
	rcp.rn.f64 	%fd269, %fd268;
	add.f64 	%fd270, %fd261, %fd268;
	fma.rn.f64 	%fd271, %fd270, %fd270, %fd266;
	mul.f64 	%fd272, %fd269, %fd271;
	sqrt.rn.f64 	%fd273, %fd272;
	rcp.rn.f64 	%fd274, %fd273;
	mul.f64 	%fd71, %fd270, %fd274;
	mul.f64 	%fd72, %fd265, %fd274;
	add.f64 	%fd73, %fd44, %fd71;
	add.f64 	%fd74, %fd97, %fd72;
	mul.f64 	%fd275, %fd72, %fd72;
	fma.rn.f64 	%fd276, %fd71, %fd71, %fd275;
	sqrt.rn.f64 	%fd400, %fd276;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r222}, %fd400;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r223, %temp}, %fd400;
	}
	mov.u32 	%r224, -1023;
	setp.gt.s32	%p22, %r222, 1048575;
	@%p22 bra 	BB0_37;

	mul.f64 	%fd400, %fd400, 0d4350000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r222}, %fd400;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r223, %temp}, %fd400;
	}
	mov.u32 	%r224, -1077;

BB0_37:
	add.s32 	%r160, %r222, -1;
	setp.lt.u32	%p23, %r160, 2146435071;
	@%p23 bra 	BB0_39;
	bra.uni 	BB0_38;

BB0_39:
	shr.u32 	%r162, %r222, 20;
	add.s32 	%r225, %r224, %r162;
	and.b32  	%r163, %r222, -2146435073;
	or.b32  	%r164, %r163, 1072693248;
	mov.b64 	%fd401, {%r223, %r164};
	setp.lt.s32	%p25, %r164, 1073127583;
	@%p25 bra 	BB0_41;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r165, %temp}, %fd401;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r166}, %fd401;
	}
	add.s32 	%r167, %r166, -1048576;
	mov.b64 	%fd401, {%r165, %r167};
	add.s32 	%r225, %r225, 1;

BB0_41:
	add.f64 	%fd279, %fd401, 0d3FF0000000000000;
	rcp.approx.ftz.f64 	%fd280, %fd279;
	neg.f64 	%fd281, %fd279;
	mov.f64 	%fd282, 0d3FF0000000000000;
	fma.rn.f64 	%fd283, %fd281, %fd280, %fd282;
	fma.rn.f64 	%fd284, %fd283, %fd283, %fd283;
	fma.rn.f64 	%fd285, %fd284, %fd280, %fd280;
	add.f64 	%fd286, %fd401, 0dBFF0000000000000;
	mul.f64 	%fd287, %fd286, %fd285;
	fma.rn.f64 	%fd288, %fd286, %fd285, %fd287;
	mul.f64 	%fd289, %fd288, %fd288;
	mov.f64 	%fd290, 0d3ED0EE258B7A8B04;
	mov.f64 	%fd291, 0d3EB1380B3AE80F1E;
	fma.rn.f64 	%fd292, %fd291, %fd289, %fd290;
	mov.f64 	%fd293, 0d3EF3B2669F02676F;
	fma.rn.f64 	%fd294, %fd292, %fd289, %fd293;
	mov.f64 	%fd295, 0d3F1745CBA9AB0956;
	fma.rn.f64 	%fd296, %fd294, %fd289, %fd295;
	mov.f64 	%fd297, 0d3F3C71C72D1B5154;
	fma.rn.f64 	%fd298, %fd296, %fd289, %fd297;
	mov.f64 	%fd299, 0d3F624924923BE72D;
	fma.rn.f64 	%fd300, %fd298, %fd289, %fd299;
	mov.f64 	%fd301, 0d3F8999999999A3C4;
	fma.rn.f64 	%fd302, %fd300, %fd289, %fd301;
	mov.f64 	%fd303, 0d3FB5555555555554;
	fma.rn.f64 	%fd304, %fd302, %fd289, %fd303;
	sub.f64 	%fd305, %fd286, %fd288;
	add.f64 	%fd306, %fd305, %fd305;
	neg.f64 	%fd307, %fd288;
	fma.rn.f64 	%fd308, %fd307, %fd286, %fd306;
	mul.f64 	%fd309, %fd285, %fd308;
	mul.f64 	%fd310, %fd289, %fd304;
	fma.rn.f64 	%fd311, %fd310, %fd288, %fd309;
	xor.b32  	%r168, %r225, -2147483648;
	mov.u32 	%r169, -2147483648;
	mov.u32 	%r170, 1127219200;
	mov.b64 	%fd312, {%r168, %r170};
	mov.b64 	%fd313, {%r169, %r170};
	sub.f64 	%fd314, %fd312, %fd313;
	mov.f64 	%fd315, 0d3FE62E42FEFA39EF;
	fma.rn.f64 	%fd316, %fd314, %fd315, %fd288;
	neg.f64 	%fd317, %fd314;
	fma.rn.f64 	%fd318, %fd317, %fd315, %fd316;
	sub.f64 	%fd319, %fd318, %fd288;
	sub.f64 	%fd320, %fd311, %fd319;
	mov.f64 	%fd321, 0d3C7ABC9E3B39803F;
	fma.rn.f64 	%fd322, %fd314, %fd321, %fd320;
	add.f64 	%fd402, %fd316, %fd322;
	bra.uni 	BB0_42;

BB0_38:
	mov.f64 	%fd384, 0d7FF0000000000000;
	fma.rn.f64 	%fd278, %fd400, %fd384, %fd384;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r161}, %fd400;
	}
	mov.b32 	 %f1, %r161;
	setp.eq.f32	%p24, %f1, 0f00000000;
	selp.f64	%fd402, 0dFFF0000000000000, %fd278, %p24;

BB0_42:
	abs.f64 	%fd84, %fd71;
	setp.eq.f64	%p26, %fd84, 0d0000000000000000;
	abs.f64 	%fd85, %fd72;
	setp.eq.f64	%p27, %fd85, 0d0000000000000000;
	and.pred  	%p28, %p26, %p27;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r74}, %fd71;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r171}, %fd72;
	}
	and.b32  	%r75, %r171, -2147483648;
	@%p28 bra 	BB0_46;
	bra.uni 	BB0_43;

BB0_46:
	setp.lt.s32	%p36, %r74, 0;
	selp.f64	%fd375, 0d400921FB54442D18, 0d0000000000000000, %p36;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r178, %temp}, %fd375;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r179}, %fd375;
	}
	or.b32  	%r180, %r179, %r75;
	mov.b64 	%fd403, {%r178, %r180};
	bra.uni 	BB0_47;

BB0_43:
	setp.eq.f64	%p29, %fd84, 0d7FF0000000000000;
	setp.eq.f64	%p30, %fd85, 0d7FF0000000000000;
	and.pred  	%p31, %p29, %p30;
	@%p31 bra 	BB0_45;
	bra.uni 	BB0_44;

BB0_45:
	setp.lt.s32	%p35, %r74, 0;
	selp.f64	%fd374, 0d4002D97C7F3321D2, 0d3FE921FB54442D18, %p35;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r175, %temp}, %fd374;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r176}, %fd374;
	}
	or.b32  	%r177, %r176, %r75;
	mov.b64 	%fd403, {%r175, %r177};
	bra.uni 	BB0_47;

BB0_44:
	setp.lt.s32	%p32, %r74, 0;
	min.f64 	%fd323, %fd85, %fd84;
	max.f64 	%fd324, %fd85, %fd84;
	div.rn.f64 	%fd325, %fd323, %fd324;
	mul.f64 	%fd326, %fd325, %fd325;
	mov.f64 	%fd327, 0d3F2D3B63DBB65B49;
	mov.f64 	%fd328, 0dBEF53E1D2A25FF7E;
	fma.rn.f64 	%fd329, %fd328, %fd326, %fd327;
	mov.f64 	%fd330, 0dBF5312788DDE082E;
	fma.rn.f64 	%fd331, %fd329, %fd326, %fd330;
	mov.f64 	%fd332, 0d3F6F9690C8249315;
	fma.rn.f64 	%fd333, %fd331, %fd326, %fd332;
	mov.f64 	%fd334, 0dBF82CF5AABC7CF0D;
	fma.rn.f64 	%fd335, %fd333, %fd326, %fd334;
	mov.f64 	%fd336, 0d3F9162B0B2A3BFDE;
	fma.rn.f64 	%fd337, %fd335, %fd326, %fd336;
	mov.f64 	%fd338, 0dBF9A7256FEB6FC6B;
	fma.rn.f64 	%fd339, %fd337, %fd326, %fd338;
	mov.f64 	%fd340, 0d3FA171560CE4A489;
	fma.rn.f64 	%fd341, %fd339, %fd326, %fd340;
	mov.f64 	%fd342, 0dBFA4F44D841450E4;
	fma.rn.f64 	%fd343, %fd341, %fd326, %fd342;
	mov.f64 	%fd344, 0d3FA7EE3D3F36BB95;
	fma.rn.f64 	%fd345, %fd343, %fd326, %fd344;
	mov.f64 	%fd346, 0dBFAAD32AE04A9FD1;
	fma.rn.f64 	%fd347, %fd345, %fd326, %fd346;
	mov.f64 	%fd348, 0d3FAE17813D66954F;
	fma.rn.f64 	%fd349, %fd347, %fd326, %fd348;
	mov.f64 	%fd350, 0dBFB11089CA9A5BCD;
	fma.rn.f64 	%fd351, %fd349, %fd326, %fd350;
	mov.f64 	%fd352, 0d3FB3B12B2DB51738;
	fma.rn.f64 	%fd353, %fd351, %fd326, %fd352;
	mov.f64 	%fd354, 0dBFB745D022F8DC5C;
	fma.rn.f64 	%fd355, %fd353, %fd326, %fd354;
	mov.f64 	%fd356, 0d3FBC71C709DFE927;
	fma.rn.f64 	%fd357, %fd355, %fd326, %fd356;
	mov.f64 	%fd358, 0dBFC2492491FA1744;
	fma.rn.f64 	%fd359, %fd357, %fd326, %fd358;
	mov.f64 	%fd360, 0d3FC99999999840D2;
	fma.rn.f64 	%fd361, %fd359, %fd326, %fd360;
	mov.f64 	%fd362, 0dBFD555555555544C;
	fma.rn.f64 	%fd363, %fd361, %fd326, %fd362;
	mul.f64 	%fd364, %fd326, %fd363;
	fma.rn.f64 	%fd365, %fd364, %fd325, %fd325;
	mov.f64 	%fd366, 0d3FF921FB54442D18;
	sub.f64 	%fd367, %fd366, %fd365;
	setp.gt.f64	%p33, %fd85, %fd84;
	selp.f64	%fd368, %fd367, %fd365, %p33;
	mov.f64 	%fd369, 0d400921FB54442D18;
	sub.f64 	%fd370, %fd369, %fd368;
	selp.f64	%fd371, %fd370, %fd368, %p32;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r172, %temp}, %fd371;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r173}, %fd371;
	}
	or.b32  	%r174, %r173, %r75;
	mov.b64 	%fd372, {%r172, %r174};
	add.f64 	%fd373, %fd84, %fd85;
	setp.gtu.f64	%p34, %fd373, 0d7FF0000000000000;
	selp.f64	%fd403, %fd373, %fd372, %p34;

BB0_47:
	ld.const.u32 	%r186, [conv_dimProd];
	rem.u32 	%r185, %r204, %r186;
	cvt.u64.u32	%rd190, %r185;
	ld.param.u64 	%rd189, [_Z9movmfConvP7double2S0_S0_S0_S0_S0_S0_S0_PKdS2_PKS_S4_S4_S4_S2_S2_S2_S2_S2_S2__param_7];
	ld.param.u64 	%rd188, [_Z9movmfConvP7double2S0_S0_S0_S0_S0_S0_S0_PKdS2_PKS_S4_S4_S4_S2_S2_S2_S2_S2_S2__param_6];
	ld.param.u64 	%rd187, [_Z9movmfConvP7double2S0_S0_S0_S0_S0_S0_S0_PKdS2_PKS_S4_S4_S4_S2_S2_S2_S2_S2_S2__param_5];
	ld.param.u64 	%rd186, [_Z9movmfConvP7double2S0_S0_S0_S0_S0_S0_S0_PKdS2_PKS_S4_S4_S4_S2_S2_S2_S2_S2_S2__param_4];
	ld.param.u64 	%rd185, [_Z9movmfConvP7double2S0_S0_S0_S0_S0_S0_S0_PKdS2_PKS_S4_S4_S4_S2_S2_S2_S2_S2_S2__param_3];
	shl.b64 	%rd164, %rd190, 3;
	mov.u64 	%rd165, mixtureC;
	add.s64 	%rd166, %rd165, %rd164;
	ld.const.f64 	%fd376, [%rd166];
	add.f64 	%fd377, %fd73, 0d3FFD67F1C864BEB4;
	sub.f64 	%fd378, %fd377, %fd402;
	add.f64 	%fd379, %fd378, %fd376;
	sub.f64 	%fd380, %fd74, %fd403;
	sub.f64 	%fd381, %fd379, %fd69;
	sub.f64 	%fd382, %fd380, %fd70;
	cvta.to.global.u64 	%rd167, %rd185;
	shl.b64 	%rd168, %rd41, 4;
	add.s64 	%rd169, %rd167, %rd168;
	st.global.v2.f64 	[%rd169], {%fd381, %fd382};
	cvta.to.global.u64 	%rd170, %rd186;
	shl.b64 	%rd171, %rd200, 4;
	add.s64 	%rd172, %rd170, %rd171;
	st.global.v2.f64 	[%rd172], {%fd90, %fd41};
	cvta.to.global.u64 	%rd173, %rd187;
	shl.b64 	%rd174, %rd199, 4;
	add.s64 	%rd175, %rd173, %rd174;
	st.global.v2.f64 	[%rd175], {%fd92, %fd42};
	cvta.to.global.u64 	%rd176, %rd188;
	shl.b64 	%rd177, %rd198, 4;
	add.s64 	%rd178, %rd176, %rd177;
	st.global.v2.f64 	[%rd178], {%fd94, %fd43};
	cvta.to.global.u64 	%rd179, %rd189;
	shl.b64 	%rd180, %rd197, 4;
	add.s64 	%rd181, %rd179, %rd180;
	st.global.v2.f64 	[%rd181], {%fd44, %fd97};

BB0_48:
	ret;
}

	// .globl	_Z11integrateElP7double2PKdS2_PKS_S4_S4_S4_
.visible .entry _Z11integrateElP7double2PKdS2_PKS_S4_S4_S4_(
	.param .u64 _Z11integrateElP7double2PKdS2_PKS_S4_S4_S4__param_0,
	.param .u64 _Z11integrateElP7double2PKdS2_PKS_S4_S4_S4__param_1,
	.param .u64 _Z11integrateElP7double2PKdS2_PKS_S4_S4_S4__param_2,
	.param .u64 _Z11integrateElP7double2PKdS2_PKS_S4_S4_S4__param_3,
	.param .u64 _Z11integrateElP7double2PKdS2_PKS_S4_S4_S4__param_4,
	.param .u64 _Z11integrateElP7double2PKdS2_PKS_S4_S4_S4__param_5,
	.param .u64 _Z11integrateElP7double2PKdS2_PKS_S4_S4_S4__param_6
)
{
	.local .align 16 .b8 	__local_depot1[144];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<59>;
	.reg .f32 	%f<6>;
	.reg .b32 	%r<362>;
	.reg .f64 	%fd<472>;
	.reg .b64 	%rd<107>;


	mov.u64 	%SPL, __local_depot1;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd21, [_Z11integrateElP7double2PKdS2_PKS_S4_S4_S4__param_0];
	ld.param.u64 	%rd22, [_Z11integrateElP7double2PKdS2_PKS_S4_S4_S4__param_1];
	ld.param.u64 	%rd23, [_Z11integrateElP7double2PKdS2_PKS_S4_S4_S4__param_2];
	ld.param.u64 	%rd24, [_Z11integrateElP7double2PKdS2_PKS_S4_S4_S4__param_3];
	ld.param.u64 	%rd25, [_Z11integrateElP7double2PKdS2_PKS_S4_S4_S4__param_4];
	ld.param.u64 	%rd26, [_Z11integrateElP7double2PKdS2_PKS_S4_S4_S4__param_5];
	ld.param.u64 	%rd27, [_Z11integrateElP7double2PKdS2_PKS_S4_S4_S4__param_6];
	add.u64 	%rd1, %SPL, 0;
	add.u64 	%rd2, %SPL, 16;
	mov.u32 	%r120, %ntid.x;
	mov.u32 	%r121, %ctaid.x;
	mov.u32 	%r122, %tid.x;
	mad.lo.s32 	%r1, %r120, %r121, %r122;
	ld.const.u32 	%r2, [conv_maxDim];
	add.s32 	%r123, %r2, -1;
	cvt.u64.u32	%rd3, %r123;
	mul.wide.u32 	%rd30, %r123, 4;
	mov.u64 	%rd31, el_dimProd;
	add.s64 	%rd32, %rd31, %rd30;
	ld.const.u32 	%r124, [%rd32];
	setp.ge.u32	%p1, %r1, %r124;
	@%p1 bra 	BB1_69;

	setp.eq.s32	%p2, %r2, 1;
	mov.u32 	%r321, %r1;
	@%p2 bra 	BB1_11;

	and.b32  	%r126, %r123, 3;
	mov.u32 	%r321, 0;
	setp.eq.s32	%p3, %r126, 0;
	mov.u32 	%r318, %r123;
	mov.u32 	%r316, %r2;
	mov.u32 	%r317, %r1;
	@%p3 bra 	BB1_8;

	setp.eq.s32	%p4, %r126, 1;
	mov.u32 	%r316, %r123;
	mov.u32 	%r312, %r2;
	mov.u32 	%r313, %r1;
	@%p4 bra 	BB1_7;

	setp.eq.s32	%p5, %r126, 2;
	mov.u32 	%r312, %r123;
	mov.u32 	%r309, %r2;
	mov.u32 	%r310, %r1;
	@%p5 bra 	BB1_6;

	add.s32 	%r312, %r2, -2;
	mul.wide.u32 	%rd33, %r312, 4;
	add.s64 	%rd35, %rd31, %rd33;
	ld.const.u32 	%r127, [%rd35];
	rem.u32 	%r310, %r1, %r127;
	div.u32 	%r128, %r1, %r127;
	shl.b64 	%rd36, %rd3, 2;
	add.s64 	%rd37, %rd2, %rd36;
	st.local.u32 	[%rd37], %r128;
	add.s32 	%r309, %r2, -1;

BB1_6:
	add.s32 	%r129, %r309, -2;
	mul.wide.u32 	%rd38, %r129, 4;
	add.s64 	%rd40, %rd31, %rd38;
	ld.const.u32 	%r130, [%rd40];
	rem.u32 	%r313, %r310, %r130;
	div.u32 	%r131, %r310, %r130;
	mul.wide.u32 	%rd41, %r312, 4;
	add.s64 	%rd42, %rd2, %rd41;
	st.local.u32 	[%rd42], %r131;
	add.s32 	%r316, %r312, -1;

BB1_7:
	add.s32 	%r132, %r312, -2;
	mul.wide.u32 	%rd43, %r132, 4;
	add.s64 	%rd45, %rd31, %rd43;
	ld.const.u32 	%r133, [%rd45];
	rem.u32 	%r321, %r313, %r133;
	div.u32 	%r134, %r313, %r133;
	mul.wide.u32 	%rd46, %r316, 4;
	add.s64 	%rd47, %rd2, %rd46;
	st.local.u32 	[%rd47], %r134;
	add.s32 	%r318, %r316, -1;
	mov.u32 	%r317, %r321;

BB1_8:
	setp.lt.u32	%p6, %r123, 4;
	@%p6 bra 	BB1_11;

	mov.u32 	%r321, %r317;

BB1_10:
	add.s32 	%r136, %r316, -2;
	mul.wide.u32 	%rd48, %r136, 4;
	add.s64 	%rd50, %rd31, %rd48;
	ld.const.u32 	%r137, [%rd50];
	rem.u32 	%r138, %r321, %r137;
	div.u32 	%r139, %r321, %r137;
	mul.wide.u32 	%rd51, %r318, 4;
	add.s64 	%rd52, %rd2, %rd51;
	st.local.u32 	[%rd52], %r139;
	add.s32 	%r140, %r318, -2;
	mul.wide.u32 	%rd53, %r140, 4;
	add.s64 	%rd54, %rd31, %rd53;
	ld.const.u32 	%r141, [%rd54];
	rem.u32 	%r142, %r138, %r141;
	div.u32 	%r143, %r138, %r141;
	add.s32 	%r144, %r318, -1;
	mul.wide.u32 	%rd55, %r144, 4;
	add.s64 	%rd56, %rd2, %rd55;
	st.local.u32 	[%rd56], %r143;
	add.s32 	%r316, %r318, -3;
	mul.wide.u32 	%rd57, %r316, 4;
	add.s64 	%rd58, %rd31, %rd57;
	ld.const.u32 	%r145, [%rd58];
	rem.u32 	%r146, %r142, %r145;
	div.u32 	%r147, %r142, %r145;
	add.s64 	%rd59, %rd2, %rd53;
	st.local.u32 	[%rd59], %r147;
	add.s32 	%r318, %r318, -4;
	mul.wide.u32 	%rd60, %r318, 4;
	add.s64 	%rd61, %rd31, %rd60;
	ld.const.u32 	%r148, [%rd61];
	rem.u32 	%r321, %r146, %r148;
	div.u32 	%r149, %r146, %r148;
	add.s64 	%rd62, %rd2, %rd57;
	st.local.u32 	[%rd62], %r149;
	setp.ne.s32	%p7, %r318, 0;
	@%p7 bra 	BB1_10;

BB1_11:
	ld.const.u32 	%r154, [el_dimProd];
	rem.u32 	%r28, %r321, %r154;
	st.local.u32 	[%rd2], %r28;
	setp.eq.s32	%p8, %r2, 0;
	mov.u32 	%r344, 0;
	mov.u32 	%r345, %r344;
	mov.u32 	%r346, %r344;
	mov.u32 	%r347, %r344;
	@%p8 bra 	BB1_23;

	and.b32  	%r170, %r2, 3;
	mov.u32 	%r344, 0;
	setp.eq.s32	%p9, %r170, 0;
	@%p9 bra 	BB1_13;

	setp.eq.s32	%p10, %r170, 1;
	@%p10 bra 	BB1_15;
	bra.uni 	BB1_16;

BB1_15:
	mov.u32 	%r330, %r344;
	mov.u32 	%r331, %r344;
	mov.u32 	%r332, %r344;
	mov.u32 	%r333, %r344;
	bra.uni 	BB1_20;

BB1_13:
	mov.u32 	%r345, %r344;
	mov.u32 	%r346, %r344;
	mov.u32 	%r347, %r344;
	mov.u32 	%r338, %r344;
	bra.uni 	BB1_21;

BB1_16:
	setp.eq.s32	%p11, %r170, 2;
	@%p11 bra 	BB1_17;
	bra.uni 	BB1_18;

BB1_17:
	mov.u32 	%r324, %r344;
	mov.u32 	%r325, %r344;
	mov.u32 	%r326, %r344;
	mov.u32 	%r327, %r344;
	bra.uni 	BB1_19;

BB1_18:
	ld.const.u32 	%r172, [el_inDimProd];
	mul.lo.s32 	%r326, %r28, %r172;
	ld.const.u32 	%r173, [el_inDimProd+128];
	mul.lo.s32 	%r325, %r28, %r173;
	ld.const.u32 	%r174, [el_inDimProd+256];
	mul.lo.s32 	%r324, %r28, %r174;
	ld.const.u32 	%r175, [el_inDimProd+384];
	mul.lo.s32 	%r344, %r28, %r175;
	ld.local.u32 	%r28, [%rd2+4];
	mov.u32 	%r327, 1;

BB1_19:
	mul.wide.u32 	%rd63, %r327, 4;
	mov.u64 	%rd64, el_inDimProd;
	add.s64 	%rd65, %rd64, %rd63;
	ld.const.u32 	%r176, [%rd65];
	mad.lo.s32 	%r332, %r28, %r176, %r326;
	ld.const.u32 	%r177, [%rd65+128];
	mad.lo.s32 	%r331, %r28, %r177, %r325;
	ld.const.u32 	%r178, [%rd65+256];
	mad.lo.s32 	%r330, %r28, %r178, %r324;
	ld.const.u32 	%r179, [%rd65+384];
	mad.lo.s32 	%r344, %r28, %r179, %r344;
	add.s32 	%r333, %r327, 1;
	mul.wide.u32 	%rd66, %r333, 4;
	add.s64 	%rd67, %rd2, %rd66;
	ld.local.u32 	%r28, [%rd67];

BB1_20:
	mul.wide.u32 	%rd68, %r333, 4;
	mov.u64 	%rd69, el_inDimProd;
	add.s64 	%rd70, %rd69, %rd68;
	ld.const.u32 	%r180, [%rd70];
	mad.lo.s32 	%r347, %r28, %r180, %r332;
	ld.const.u32 	%r181, [%rd70+128];
	mad.lo.s32 	%r346, %r28, %r181, %r331;
	ld.const.u32 	%r182, [%rd70+256];
	mad.lo.s32 	%r345, %r28, %r182, %r330;
	ld.const.u32 	%r183, [%rd70+384];
	mad.lo.s32 	%r344, %r28, %r183, %r344;
	add.s32 	%r338, %r333, 1;

BB1_21:
	setp.lt.u32	%p12, %r2, 4;
	@%p12 bra 	BB1_23;

BB1_22:
	mul.wide.u32 	%rd71, %r338, 4;
	add.s64 	%rd72, %rd2, %rd71;
	mov.u64 	%rd73, el_inDimProd;
	add.s64 	%rd74, %rd73, %rd71;
	ld.const.u32 	%r184, [%rd74];
	ld.local.u32 	%r185, [%rd72];
	mad.lo.s32 	%r186, %r185, %r184, %r347;
	ld.const.u32 	%r187, [%rd74+128];
	mad.lo.s32 	%r188, %r185, %r187, %r346;
	ld.const.u32 	%r189, [%rd74+256];
	mad.lo.s32 	%r190, %r185, %r189, %r345;
	ld.const.u32 	%r191, [%rd74+384];
	mad.lo.s32 	%r192, %r185, %r191, %r344;
	add.s32 	%r193, %r338, 1;
	mul.wide.u32 	%rd75, %r193, 4;
	add.s64 	%rd76, %rd2, %rd75;
	add.s64 	%rd77, %rd73, %rd75;
	ld.const.u32 	%r194, [%rd77];
	ld.local.u32 	%r195, [%rd76];
	mad.lo.s32 	%r196, %r195, %r194, %r186;
	ld.const.u32 	%r197, [%rd77+128];
	mad.lo.s32 	%r198, %r195, %r197, %r188;
	ld.const.u32 	%r199, [%rd77+256];
	mad.lo.s32 	%r200, %r195, %r199, %r190;
	ld.const.u32 	%r201, [%rd77+384];
	mad.lo.s32 	%r202, %r195, %r201, %r192;
	add.s32 	%r203, %r338, 2;
	mul.wide.u32 	%rd78, %r203, 4;
	add.s64 	%rd79, %rd2, %rd78;
	add.s64 	%rd80, %rd73, %rd78;
	ld.const.u32 	%r204, [%rd80];
	ld.local.u32 	%r205, [%rd79];
	mad.lo.s32 	%r206, %r205, %r204, %r196;
	ld.const.u32 	%r207, [%rd80+128];
	mad.lo.s32 	%r208, %r205, %r207, %r198;
	ld.const.u32 	%r209, [%rd80+256];
	mad.lo.s32 	%r210, %r205, %r209, %r200;
	ld.const.u32 	%r211, [%rd80+384];
	mad.lo.s32 	%r212, %r205, %r211, %r202;
	add.s32 	%r213, %r338, 3;
	mul.wide.u32 	%rd81, %r213, 4;
	add.s64 	%rd82, %rd2, %rd81;
	add.s64 	%rd83, %rd73, %rd81;
	ld.const.u32 	%r214, [%rd83];
	ld.local.u32 	%r215, [%rd82];
	mad.lo.s32 	%r347, %r215, %r214, %r206;
	ld.const.u32 	%r216, [%rd83+128];
	mad.lo.s32 	%r346, %r215, %r216, %r208;
	ld.const.u32 	%r217, [%rd83+256];
	mad.lo.s32 	%r345, %r215, %r217, %r210;
	ld.const.u32 	%r218, [%rd83+384];
	mad.lo.s32 	%r344, %r215, %r218, %r212;
	add.s32 	%r338, %r338, 4;
	setp.lt.u32	%p13, %r338, %r2;
	@%p13 bra 	BB1_22;

BB1_23:
	ld.local.u32 	%r76, [%rd2+8];
	cvta.to.global.u64 	%rd84, %rd23;
	mul.wide.u32 	%rd85, %r76, 8;
	add.s64 	%rd86, %rd84, %rd85;
	ld.global.f64 	%fd452, [%rd86];
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r348}, %fd452;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r349, %temp}, %fd452;
	}
	mov.u32 	%r350, -1023;
	setp.gt.s32	%p14, %r348, 1048575;
	@%p14 bra 	BB1_25;

	mul.f64 	%fd452, %fd452, 0d4350000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r348}, %fd452;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r349, %temp}, %fd452;
	}
	mov.u32 	%r350, -1077;

BB1_25:
	add.s32 	%r221, %r348, -1;
	setp.lt.u32	%p15, %r221, 2146435071;
	@%p15 bra 	BB1_27;
	bra.uni 	BB1_26;

BB1_27:
	shr.u32 	%r223, %r348, 20;
	add.s32 	%r351, %r350, %r223;
	and.b32  	%r224, %r348, -2146435073;
	or.b32  	%r225, %r224, 1072693248;
	mov.b64 	%fd453, {%r349, %r225};
	setp.lt.s32	%p17, %r225, 1073127583;
	@%p17 bra 	BB1_29;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r226, %temp}, %fd453;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r227}, %fd453;
	}
	add.s32 	%r228, %r227, -1048576;
	mov.b64 	%fd453, {%r226, %r228};
	add.s32 	%r351, %r351, 1;

BB1_29:
	add.f64 	%fd76, %fd453, 0d3FF0000000000000;
	rcp.approx.ftz.f64 	%fd77, %fd76;
	neg.f64 	%fd78, %fd76;
	mov.f64 	%fd79, 0d3FF0000000000000;
	fma.rn.f64 	%fd80, %fd78, %fd77, %fd79;
	fma.rn.f64 	%fd81, %fd80, %fd80, %fd80;
	fma.rn.f64 	%fd82, %fd81, %fd77, %fd77;
	add.f64 	%fd83, %fd453, 0dBFF0000000000000;
	mul.f64 	%fd84, %fd83, %fd82;
	fma.rn.f64 	%fd85, %fd83, %fd82, %fd84;
	mul.f64 	%fd86, %fd85, %fd85;
	mov.f64 	%fd87, 0d3ED0EE258B7A8B04;
	mov.f64 	%fd88, 0d3EB1380B3AE80F1E;
	fma.rn.f64 	%fd89, %fd88, %fd86, %fd87;
	mov.f64 	%fd90, 0d3EF3B2669F02676F;
	fma.rn.f64 	%fd91, %fd89, %fd86, %fd90;
	mov.f64 	%fd92, 0d3F1745CBA9AB0956;
	fma.rn.f64 	%fd93, %fd91, %fd86, %fd92;
	mov.f64 	%fd94, 0d3F3C71C72D1B5154;
	fma.rn.f64 	%fd95, %fd93, %fd86, %fd94;
	mov.f64 	%fd96, 0d3F624924923BE72D;
	fma.rn.f64 	%fd97, %fd95, %fd86, %fd96;
	mov.f64 	%fd98, 0d3F8999999999A3C4;
	fma.rn.f64 	%fd99, %fd97, %fd86, %fd98;
	mov.f64 	%fd100, 0d3FB5555555555554;
	fma.rn.f64 	%fd101, %fd99, %fd86, %fd100;
	sub.f64 	%fd102, %fd83, %fd85;
	add.f64 	%fd103, %fd102, %fd102;
	neg.f64 	%fd104, %fd85;
	fma.rn.f64 	%fd105, %fd104, %fd83, %fd103;
	mul.f64 	%fd106, %fd82, %fd105;
	mul.f64 	%fd107, %fd86, %fd101;
	fma.rn.f64 	%fd108, %fd107, %fd85, %fd106;
	xor.b32  	%r229, %r351, -2147483648;
	mov.u32 	%r230, -2147483648;
	mov.u32 	%r231, 1127219200;
	mov.b64 	%fd109, {%r229, %r231};
	mov.b64 	%fd110, {%r230, %r231};
	sub.f64 	%fd111, %fd109, %fd110;
	mov.f64 	%fd112, 0d3FE62E42FEFA39EF;
	fma.rn.f64 	%fd113, %fd111, %fd112, %fd85;
	neg.f64 	%fd114, %fd111;
	fma.rn.f64 	%fd115, %fd114, %fd112, %fd113;
	sub.f64 	%fd116, %fd115, %fd85;
	sub.f64 	%fd117, %fd108, %fd116;
	mov.f64 	%fd118, 0d3C7ABC9E3B39803F;
	fma.rn.f64 	%fd119, %fd111, %fd118, %fd117;
	add.f64 	%fd454, %fd113, %fd119;
	bra.uni 	BB1_30;

BB1_26:
	mov.f64 	%fd74, 0d7FF0000000000000;
	fma.rn.f64 	%fd75, %fd452, %fd74, %fd74;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r222}, %fd452;
	}
	mov.b32 	 %f2, %r222;
	setp.eq.f32	%p16, %f2, 0f00000000;
	selp.f64	%fd454, 0dFFF0000000000000, %fd75, %p16;

BB1_30:
	ld.const.u32 	%r87, [mixturesNum];
	setp.eq.s32	%p18, %r87, 0;
	cvta.to.global.u64 	%rd87, %rd21;
	mul.wide.u32 	%rd88, %r1, 16;
	add.s64 	%rd5, %rd87, %rd88;
	@%p18 bra 	BB1_55;

	cvta.to.global.u64 	%rd92, %rd22;
	mul.lo.s32 	%r233, %r76, 3;
	mul.wide.u32 	%rd93, %r233, 8;
	add.s64 	%rd6, %rd92, %rd93;
	cvt.u64.u32	%rd7, %r347;
	cvt.u64.u32	%rd8, %r346;
	cvt.u64.u32	%rd9, %r345;
	cvt.u64.u32	%rd10, %r344;
	ld.global.v2.f64 	{%fd466, %fd467}, [%rd5];
	mov.u32 	%r352, 0;
	cvta.to.global.u64 	%rd11, %rd27;
	cvta.to.global.u64 	%rd12, %rd26;
	cvta.to.global.u64 	%rd13, %rd25;
	cvta.to.global.u64 	%rd14, %rd24;
	mov.u64 	%rd106, mixtureC;
	mov.u64 	%rd105, mixtureAlpha;
	mov.u64 	%rd104, mixtureMu;
	shl.b64 	%rd94, %rd7, 4;
	add.s64 	%rd95, %rd14, %rd94;
	shl.b64 	%rd96, %rd8, 4;
	add.s64 	%rd97, %rd13, %rd96;
	shl.b64 	%rd98, %rd9, 4;
	add.s64 	%rd99, %rd12, %rd98;
	shl.b64 	%rd100, %rd10, 4;
	add.s64 	%rd101, %rd11, %rd100;

BB1_32:
	ld.global.v2.f64 	{%fd122, %fd123}, [%rd95];
	ld.global.f64 	%fd126, [%rd6];
	ld.const.f64 	%fd127, [%rd104];
	fma.rn.f64 	%fd128, %fd127, %fd126, %fd122;
	ld.global.v2.f64 	{%fd129, %fd130}, [%rd97];
	ld.global.f64 	%fd133, [%rd6+8];
	fma.rn.f64 	%fd134, %fd127, %fd133, %fd129;
	ld.global.v2.f64 	{%fd135, %fd136}, [%rd99];
	ld.global.f64 	%fd139, [%rd6+16];
	fma.rn.f64 	%fd140, %fd127, %fd139, %fd135;
	add.f64 	%fd141, %fd123, %fd128;
	sub.f64 	%fd142, %fd128, %fd123;
	add.f64 	%fd143, %fd130, %fd134;
	sub.f64 	%fd144, %fd134, %fd130;
	mul.f64 	%fd145, %fd143, %fd144;
	fma.rn.f64 	%fd146, %fd141, %fd142, %fd145;
	add.f64 	%fd147, %fd136, %fd140;
	sub.f64 	%fd148, %fd140, %fd136;
	fma.rn.f64 	%fd149, %fd147, %fd148, %fd146;
	mul.f64 	%fd150, %fd130, %fd134;
	fma.rn.f64 	%fd151, %fd123, %fd128, %fd150;
	fma.rn.f64 	%fd152, %fd136, %fd140, %fd151;
	add.f64 	%fd153, %fd152, %fd152;
	mul.f64 	%fd154, %fd153, %fd153;
	fma.rn.f64 	%fd155, %fd149, %fd149, %fd154;
	sqrt.rn.f64 	%fd156, %fd155;
	rcp.rn.f64 	%fd157, %fd156;
	add.f64 	%fd158, %fd156, %fd149;
	fma.rn.f64 	%fd159, %fd158, %fd158, %fd154;
	mul.f64 	%fd160, %fd157, %fd159;
	sqrt.rn.f64 	%fd161, %fd160;
	rcp.rn.f64 	%fd162, %fd161;
	mul.f64 	%fd14, %fd158, %fd162;
	mul.f64 	%fd15, %fd153, %fd162;
	ld.global.v2.f64 	{%fd163, %fd164}, [%rd101];
	ld.const.f64 	%fd167, [%rd106];
	sub.f64 	%fd168, %fd167, %fd454;
	add.f64 	%fd169, %fd163, %fd168;
	add.f64 	%fd17, %fd14, %fd169;
	add.f64 	%fd18, %fd15, %fd164;
	mul.f64 	%fd170, %fd15, %fd15;
	fma.rn.f64 	%fd171, %fd14, %fd14, %fd170;
	sqrt.rn.f64 	%fd457, %fd171;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r353}, %fd457;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r354, %temp}, %fd457;
	}
	mov.u32 	%r355, -1023;
	setp.gt.s32	%p19, %r353, 1048575;
	@%p19 bra 	BB1_34;

	mul.f64 	%fd457, %fd457, 0d4350000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r353}, %fd457;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r354, %temp}, %fd457;
	}
	mov.u32 	%r355, -1077;

BB1_34:
	add.s32 	%r236, %r353, -1;
	setp.lt.u32	%p20, %r236, 2146435071;
	@%p20 bra 	BB1_36;
	bra.uni 	BB1_35;

BB1_36:
	shr.u32 	%r238, %r353, 20;
	add.s32 	%r356, %r355, %r238;
	and.b32  	%r239, %r353, -2146435073;
	or.b32  	%r240, %r239, 1072693248;
	mov.b64 	%fd458, {%r354, %r240};
	setp.lt.s32	%p22, %r240, 1073127583;
	@%p22 bra 	BB1_38;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r241, %temp}, %fd458;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r242}, %fd458;
	}
	add.s32 	%r243, %r242, -1048576;
	mov.b64 	%fd458, {%r241, %r243};
	add.s32 	%r356, %r356, 1;

BB1_38:
	add.f64 	%fd174, %fd458, 0d3FF0000000000000;
	rcp.approx.ftz.f64 	%fd175, %fd174;
	neg.f64 	%fd176, %fd174;
	mov.f64 	%fd177, 0d3FF0000000000000;
	fma.rn.f64 	%fd178, %fd176, %fd175, %fd177;
	fma.rn.f64 	%fd179, %fd178, %fd178, %fd178;
	fma.rn.f64 	%fd180, %fd179, %fd175, %fd175;
	add.f64 	%fd181, %fd458, 0dBFF0000000000000;
	mul.f64 	%fd182, %fd181, %fd180;
	fma.rn.f64 	%fd183, %fd181, %fd180, %fd182;
	mul.f64 	%fd184, %fd183, %fd183;
	mov.f64 	%fd185, 0d3ED0EE258B7A8B04;
	mov.f64 	%fd186, 0d3EB1380B3AE80F1E;
	fma.rn.f64 	%fd187, %fd186, %fd184, %fd185;
	mov.f64 	%fd188, 0d3EF3B2669F02676F;
	fma.rn.f64 	%fd189, %fd187, %fd184, %fd188;
	mov.f64 	%fd190, 0d3F1745CBA9AB0956;
	fma.rn.f64 	%fd191, %fd189, %fd184, %fd190;
	mov.f64 	%fd192, 0d3F3C71C72D1B5154;
	fma.rn.f64 	%fd193, %fd191, %fd184, %fd192;
	mov.f64 	%fd194, 0d3F624924923BE72D;
	fma.rn.f64 	%fd195, %fd193, %fd184, %fd194;
	mov.f64 	%fd196, 0d3F8999999999A3C4;
	fma.rn.f64 	%fd197, %fd195, %fd184, %fd196;
	mov.f64 	%fd198, 0d3FB5555555555554;
	fma.rn.f64 	%fd199, %fd197, %fd184, %fd198;
	sub.f64 	%fd200, %fd181, %fd183;
	add.f64 	%fd201, %fd200, %fd200;
	neg.f64 	%fd202, %fd183;
	fma.rn.f64 	%fd203, %fd202, %fd181, %fd201;
	mul.f64 	%fd204, %fd180, %fd203;
	mul.f64 	%fd205, %fd184, %fd199;
	fma.rn.f64 	%fd206, %fd205, %fd183, %fd204;
	xor.b32  	%r244, %r356, -2147483648;
	mov.u32 	%r245, -2147483648;
	mov.u32 	%r246, 1127219200;
	mov.b64 	%fd207, {%r244, %r246};
	mov.b64 	%fd208, {%r245, %r246};
	sub.f64 	%fd209, %fd207, %fd208;
	mov.f64 	%fd210, 0d3FE62E42FEFA39EF;
	fma.rn.f64 	%fd211, %fd209, %fd210, %fd183;
	neg.f64 	%fd212, %fd209;
	fma.rn.f64 	%fd213, %fd212, %fd210, %fd211;
	sub.f64 	%fd214, %fd213, %fd183;
	sub.f64 	%fd215, %fd206, %fd214;
	mov.f64 	%fd216, 0d3C7ABC9E3B39803F;
	fma.rn.f64 	%fd217, %fd209, %fd216, %fd215;
	add.f64 	%fd459, %fd211, %fd217;
	bra.uni 	BB1_39;

BB1_35:
	mov.f64 	%fd172, 0d7FF0000000000000;
	fma.rn.f64 	%fd173, %fd457, %fd172, %fd172;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r237}, %fd457;
	}
	mov.b32 	 %f3, %r237;
	setp.eq.f32	%p21, %f3, 0f00000000;
	selp.f64	%fd459, 0dFFF0000000000000, %fd173, %p21;

BB1_39:
	abs.f64 	%fd28, %fd14;
	setp.eq.f64	%p23, %fd28, 0d0000000000000000;
	abs.f64 	%fd29, %fd15;
	setp.eq.f64	%p24, %fd29, 0d0000000000000000;
	and.pred  	%p25, %p23, %p24;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r99}, %fd14;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r247}, %fd15;
	}
	and.b32  	%r100, %r247, -2147483648;
	@%p25 bra 	BB1_43;
	bra.uni 	BB1_40;

BB1_43:
	setp.lt.s32	%p33, %r99, 0;
	selp.f64	%fd270, 0d400921FB54442D18, 0d0000000000000000, %p33;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r254, %temp}, %fd270;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r255}, %fd270;
	}
	or.b32  	%r256, %r255, %r100;
	mov.b64 	%fd460, {%r254, %r256};
	bra.uni 	BB1_44;

BB1_40:
	setp.eq.f64	%p26, %fd28, 0d7FF0000000000000;
	setp.eq.f64	%p27, %fd29, 0d7FF0000000000000;
	and.pred  	%p28, %p26, %p27;
	@%p28 bra 	BB1_42;
	bra.uni 	BB1_41;

BB1_42:
	setp.lt.s32	%p32, %r99, 0;
	selp.f64	%fd269, 0d4002D97C7F3321D2, 0d3FE921FB54442D18, %p32;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r251, %temp}, %fd269;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r252}, %fd269;
	}
	or.b32  	%r253, %r252, %r100;
	mov.b64 	%fd460, {%r251, %r253};
	bra.uni 	BB1_44;

BB1_41:
	setp.lt.s32	%p29, %r99, 0;
	min.f64 	%fd218, %fd29, %fd28;
	max.f64 	%fd219, %fd29, %fd28;
	div.rn.f64 	%fd220, %fd218, %fd219;
	mul.f64 	%fd221, %fd220, %fd220;
	mov.f64 	%fd222, 0d3F2D3B63DBB65B49;
	mov.f64 	%fd223, 0dBEF53E1D2A25FF7E;
	fma.rn.f64 	%fd224, %fd223, %fd221, %fd222;
	mov.f64 	%fd225, 0dBF5312788DDE082E;
	fma.rn.f64 	%fd226, %fd224, %fd221, %fd225;
	mov.f64 	%fd227, 0d3F6F9690C8249315;
	fma.rn.f64 	%fd228, %fd226, %fd221, %fd227;
	mov.f64 	%fd229, 0dBF82CF5AABC7CF0D;
	fma.rn.f64 	%fd230, %fd228, %fd221, %fd229;
	mov.f64 	%fd231, 0d3F9162B0B2A3BFDE;
	fma.rn.f64 	%fd232, %fd230, %fd221, %fd231;
	mov.f64 	%fd233, 0dBF9A7256FEB6FC6B;
	fma.rn.f64 	%fd234, %fd232, %fd221, %fd233;
	mov.f64 	%fd235, 0d3FA171560CE4A489;
	fma.rn.f64 	%fd236, %fd234, %fd221, %fd235;
	mov.f64 	%fd237, 0dBFA4F44D841450E4;
	fma.rn.f64 	%fd238, %fd236, %fd221, %fd237;
	mov.f64 	%fd239, 0d3FA7EE3D3F36BB95;
	fma.rn.f64 	%fd240, %fd238, %fd221, %fd239;
	mov.f64 	%fd241, 0dBFAAD32AE04A9FD1;
	fma.rn.f64 	%fd242, %fd240, %fd221, %fd241;
	mov.f64 	%fd243, 0d3FAE17813D66954F;
	fma.rn.f64 	%fd244, %fd242, %fd221, %fd243;
	mov.f64 	%fd245, 0dBFB11089CA9A5BCD;
	fma.rn.f64 	%fd246, %fd244, %fd221, %fd245;
	mov.f64 	%fd247, 0d3FB3B12B2DB51738;
	fma.rn.f64 	%fd248, %fd246, %fd221, %fd247;
	mov.f64 	%fd249, 0dBFB745D022F8DC5C;
	fma.rn.f64 	%fd250, %fd248, %fd221, %fd249;
	mov.f64 	%fd251, 0d3FBC71C709DFE927;
	fma.rn.f64 	%fd252, %fd250, %fd221, %fd251;
	mov.f64 	%fd253, 0dBFC2492491FA1744;
	fma.rn.f64 	%fd254, %fd252, %fd221, %fd253;
	mov.f64 	%fd255, 0d3FC99999999840D2;
	fma.rn.f64 	%fd256, %fd254, %fd221, %fd255;
	mov.f64 	%fd257, 0dBFD555555555544C;
	fma.rn.f64 	%fd258, %fd256, %fd221, %fd257;
	mul.f64 	%fd259, %fd221, %fd258;
	fma.rn.f64 	%fd260, %fd259, %fd220, %fd220;
	mov.f64 	%fd261, 0d3FF921FB54442D18;
	sub.f64 	%fd262, %fd261, %fd260;
	setp.gt.f64	%p30, %fd29, %fd28;
	selp.f64	%fd263, %fd262, %fd260, %p30;
	mov.f64 	%fd264, 0d400921FB54442D18;
	sub.f64 	%fd265, %fd264, %fd263;
	selp.f64	%fd266, %fd265, %fd263, %p29;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r248, %temp}, %fd266;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r249}, %fd266;
	}
	or.b32  	%r250, %r249, %r100;
	mov.b64 	%fd267, {%r248, %r250};
	add.f64 	%fd268, %fd28, %fd29;
	setp.gtu.f64	%p31, %fd268, 0d7FF0000000000000;
	selp.f64	%fd460, %fd268, %fd267, %p31;

BB1_44:
	sub.f64 	%fd462, %fd18, %fd460;
	sub.f64 	%fd35, %fd17, %fd459;
	mov.f64 	%fd271, 0d4338000000000000;
	mov.f64 	%fd272, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd273, %fd35, %fd272, %fd271;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r101, %temp}, %fd273;
	}
	mov.f64 	%fd274, 0dC338000000000000;
	add.rn.f64 	%fd275, %fd273, %fd274;
	mov.f64 	%fd276, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd277, %fd275, %fd276, %fd35;
	mov.f64 	%fd278, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd279, %fd275, %fd278, %fd277;
	mov.f64 	%fd280, 0d3E928AF3FCA213EA;
	mov.f64 	%fd281, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd282, %fd281, %fd279, %fd280;
	mov.f64 	%fd283, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd284, %fd282, %fd279, %fd283;
	mov.f64 	%fd285, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd286, %fd284, %fd279, %fd285;
	mov.f64 	%fd287, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd288, %fd286, %fd279, %fd287;
	mov.f64 	%fd289, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd290, %fd288, %fd279, %fd289;
	mov.f64 	%fd291, 0d3F81111111122322;
	fma.rn.f64 	%fd292, %fd290, %fd279, %fd291;
	mov.f64 	%fd293, 0d3FA55555555502A1;
	fma.rn.f64 	%fd294, %fd292, %fd279, %fd293;
	mov.f64 	%fd295, 0d3FC5555555555511;
	fma.rn.f64 	%fd296, %fd294, %fd279, %fd295;
	mov.f64 	%fd297, 0d3FE000000000000B;
	fma.rn.f64 	%fd298, %fd296, %fd279, %fd297;
	mov.f64 	%fd299, 0d3FF0000000000000;
	fma.rn.f64 	%fd300, %fd298, %fd279, %fd299;
	fma.rn.f64 	%fd301, %fd300, %fd279, %fd299;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r102, %temp}, %fd301;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r103}, %fd301;
	}
	shl.b32 	%r257, %r101, 20;
	add.s32 	%r258, %r103, %r257;
	mov.b64 	%fd461, {%r102, %r258};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r259}, %fd35;
	}
	mov.b32 	 %f4, %r259;
	abs.f32 	%f1, %f4;
	setp.lt.f32	%p34, %f1, 0f4086232B;
	@%p34 bra 	BB1_47;

	setp.lt.f64	%p35, %fd35, 0d0000000000000000;
	add.f64 	%fd302, %fd35, 0d7FF0000000000000;
	selp.f64	%fd461, 0d0000000000000000, %fd302, %p35;
	setp.geu.f32	%p36, %f1, 0f40874800;
	@%p36 bra 	BB1_47;

	shr.u32 	%r260, %r101, 31;
	add.s32 	%r261, %r101, %r260;
	shr.s32 	%r262, %r261, 1;
	shl.b32 	%r263, %r262, 20;
	add.s32 	%r264, %r263, %r103;
	mov.b64 	%fd303, {%r102, %r264};
	sub.s32 	%r265, %r101, %r262;
	shl.b32 	%r266, %r265, 20;
	add.s32 	%r267, %r266, 1072693248;
	mov.u32 	%r268, 0;
	mov.b64 	%fd304, {%r268, %r267};
	mul.f64 	%fd461, %fd303, %fd304;

BB1_47:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r269}, %fd462;
	}
	and.b32  	%r270, %r269, 2147483647;
	setp.ne.s32	%p37, %r270, 2146435072;
	@%p37 bra 	BB1_50;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r271, %temp}, %fd462;
	}
	setp.ne.s32	%p38, %r271, 0;
	@%p38 bra 	BB1_50;

	mov.f64 	%fd305, 0d0000000000000000;
	mul.rn.f64 	%fd462, %fd462, %fd305;

BB1_50:
	mul.f64 	%fd306, %fd462, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r357, %fd306;
	st.local.u32 	[%rd1], %r357;
	cvt.rn.f64.s32	%fd307, %r357;
	neg.f64 	%fd308, %fd307;
	mov.f64 	%fd309, 0d3FF921FB54442D18;
	fma.rn.f64 	%fd310, %fd308, %fd309, %fd462;
	mov.f64 	%fd311, 0d3C91A62633145C00;
	fma.rn.f64 	%fd312, %fd308, %fd311, %fd310;
	mov.f64 	%fd313, 0d397B839A252049C0;
	fma.rn.f64 	%fd463, %fd308, %fd313, %fd312;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r272}, %fd462;
	}
	and.b32  	%r273, %r272, 2145386496;
	setp.lt.u32	%p39, %r273, 1105199104;
	@%p39 bra 	BB1_52;

	add.u64 	%rd103, %SP, 0;
	// Callseq Start 0
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd462;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd103;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd463, [retval0+0];
	
	//{
	}// Callseq End 0
	ld.local.u32 	%r357, [%rd1];

BB1_52:
	mul.rn.f64 	%fd314, %fd463, %fd463;
	mov.f64 	%fd315, 0d3E21EEA7C1EF8528;
	mov.f64 	%fd316, 0dBDA8FF8320FD8164;
	fma.rn.f64 	%fd317, %fd316, %fd314, %fd315;
	mov.f64 	%fd318, 0dBE927E4F8E06E6D9;
	fma.rn.f64 	%fd319, %fd317, %fd314, %fd318;
	mov.f64 	%fd320, 0d3EFA01A019DDBCE9;
	fma.rn.f64 	%fd321, %fd319, %fd314, %fd320;
	mov.f64 	%fd322, 0dBF56C16C16C15D47;
	fma.rn.f64 	%fd323, %fd321, %fd314, %fd322;
	mov.f64 	%fd324, 0d3FA5555555555551;
	fma.rn.f64 	%fd325, %fd323, %fd314, %fd324;
	mov.f64 	%fd326, 0dBFE0000000000000;
	fma.rn.f64 	%fd327, %fd325, %fd314, %fd326;
	fma.rn.f64 	%fd329, %fd327, %fd314, %fd299;
	mov.f64 	%fd330, 0dBE5AE5F12CB0D246;
	mov.f64 	%fd331, 0d3DE5DB65F9785EBA;
	fma.rn.f64 	%fd332, %fd331, %fd314, %fd330;
	mov.f64 	%fd333, 0d3EC71DE369ACE392;
	fma.rn.f64 	%fd334, %fd332, %fd314, %fd333;
	mov.f64 	%fd335, 0dBF2A01A019DB62A1;
	fma.rn.f64 	%fd336, %fd334, %fd314, %fd335;
	mov.f64 	%fd337, 0d3F81111111110818;
	fma.rn.f64 	%fd338, %fd336, %fd314, %fd337;
	mov.f64 	%fd339, 0dBFC5555555555554;
	fma.rn.f64 	%fd340, %fd338, %fd314, %fd339;
	mov.f64 	%fd341, 0d0000000000000000;
	fma.rn.f64 	%fd342, %fd340, %fd314, %fd341;
	fma.rn.f64 	%fd343, %fd342, %fd463, %fd463;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r274}, %fd343;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r275, %temp}, %fd343;
	}
	xor.b32  	%r276, %r274, -2147483648;
	mov.b64 	%fd344, {%r275, %r276};
	and.b32  	%r277, %r357, 1;
	setp.eq.b32	%p40, %r277, 1;
	not.pred 	%p41, %p40;
	selp.f64	%fd464, %fd343, %fd329, %p41;
	selp.f64	%fd465, %fd329, %fd344, %p41;
	and.b32  	%r278, %r357, 2;
	setp.eq.s32	%p42, %r278, 0;
	@%p42 bra 	BB1_54;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r279}, %fd464;
	}
	xor.b32  	%r280, %r279, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r281, %temp}, %fd464;
	}
	mov.b64 	%fd464, {%r281, %r280};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r282}, %fd465;
	}
	xor.b32  	%r283, %r282, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r284, %temp}, %fd465;
	}
	mov.b64 	%fd465, {%r284, %r283};

BB1_54:
	ld.const.f64 	%fd451, [%rd105];
	mul.f64 	%fd345, %fd451, 0d401921FB54442D18;
	mul.f64 	%fd346, %fd461, %fd465;
	mul.f64 	%fd347, %fd461, %fd464;
	fma.rn.f64 	%fd467, %fd345, %fd347, %fd467;
	fma.rn.f64 	%fd466, %fd345, %fd346, %fd466;
	st.global.v2.f64 	[%rd5], {%fd466, %fd467};
	add.s64 	%rd106, %rd106, 8;
	add.s64 	%rd105, %rd105, 8;
	add.s64 	%rd104, %rd104, 8;
	add.s32 	%r352, %r352, 1;
	setp.lt.u32	%p43, %r352, %r87;
	@%p43 bra 	BB1_32;
	bra.uni 	BB1_56;

BB1_55:
	ld.global.v2.f64 	{%fd466, %fd467}, [%rd5];

BB1_56:
	mul.f64 	%fd350, %fd467, %fd467;
	fma.rn.f64 	%fd351, %fd466, %fd466, %fd350;
	sqrt.rn.f64 	%fd468, %fd351;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r358}, %fd468;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r359, %temp}, %fd468;
	}
	mov.u32 	%r360, -1023;
	setp.gt.s32	%p44, %r358, 1048575;
	@%p44 bra 	BB1_58;

	mul.f64 	%fd468, %fd468, 0d4350000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r358}, %fd468;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r359, %temp}, %fd468;
	}
	mov.u32 	%r360, -1077;

BB1_58:
	add.s32 	%r287, %r358, -1;
	setp.lt.u32	%p45, %r287, 2146435071;
	@%p45 bra 	BB1_60;
	bra.uni 	BB1_59;

BB1_60:
	shr.u32 	%r289, %r358, 20;
	add.s32 	%r361, %r360, %r289;
	and.b32  	%r290, %r358, -2146435073;
	or.b32  	%r291, %r290, 1072693248;
	mov.b64 	%fd469, {%r359, %r291};
	setp.lt.s32	%p47, %r291, 1073127583;
	@%p47 bra 	BB1_62;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r292, %temp}, %fd469;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r293}, %fd469;
	}
	add.s32 	%r294, %r293, -1048576;
	mov.b64 	%fd469, {%r292, %r294};
	add.s32 	%r361, %r361, 1;

BB1_62:
	add.f64 	%fd354, %fd469, 0d3FF0000000000000;
	rcp.approx.ftz.f64 	%fd355, %fd354;
	neg.f64 	%fd356, %fd354;
	mov.f64 	%fd357, 0d3FF0000000000000;
	fma.rn.f64 	%fd358, %fd356, %fd355, %fd357;
	fma.rn.f64 	%fd359, %fd358, %fd358, %fd358;
	fma.rn.f64 	%fd360, %fd359, %fd355, %fd355;
	add.f64 	%fd361, %fd469, 0dBFF0000000000000;
	mul.f64 	%fd362, %fd361, %fd360;
	fma.rn.f64 	%fd363, %fd361, %fd360, %fd362;
	mul.f64 	%fd364, %fd363, %fd363;
	mov.f64 	%fd365, 0d3ED0EE258B7A8B04;
	mov.f64 	%fd366, 0d3EB1380B3AE80F1E;
	fma.rn.f64 	%fd367, %fd366, %fd364, %fd365;
	mov.f64 	%fd368, 0d3EF3B2669F02676F;
	fma.rn.f64 	%fd369, %fd367, %fd364, %fd368;
	mov.f64 	%fd370, 0d3F1745CBA9AB0956;
	fma.rn.f64 	%fd371, %fd369, %fd364, %fd370;
	mov.f64 	%fd372, 0d3F3C71C72D1B5154;
	fma.rn.f64 	%fd373, %fd371, %fd364, %fd372;
	mov.f64 	%fd374, 0d3F624924923BE72D;
	fma.rn.f64 	%fd375, %fd373, %fd364, %fd374;
	mov.f64 	%fd376, 0d3F8999999999A3C4;
	fma.rn.f64 	%fd377, %fd375, %fd364, %fd376;
	mov.f64 	%fd378, 0d3FB5555555555554;
	fma.rn.f64 	%fd379, %fd377, %fd364, %fd378;
	sub.f64 	%fd380, %fd361, %fd363;
	add.f64 	%fd381, %fd380, %fd380;
	neg.f64 	%fd382, %fd363;
	fma.rn.f64 	%fd383, %fd382, %fd361, %fd381;
	mul.f64 	%fd384, %fd360, %fd383;
	mul.f64 	%fd385, %fd364, %fd379;
	fma.rn.f64 	%fd386, %fd385, %fd363, %fd384;
	xor.b32  	%r295, %r361, -2147483648;
	mov.u32 	%r296, -2147483648;
	mov.u32 	%r297, 1127219200;
	mov.b64 	%fd387, {%r295, %r297};
	mov.b64 	%fd388, {%r296, %r297};
	sub.f64 	%fd389, %fd387, %fd388;
	mov.f64 	%fd390, 0d3FE62E42FEFA39EF;
	fma.rn.f64 	%fd391, %fd389, %fd390, %fd363;
	neg.f64 	%fd392, %fd389;
	fma.rn.f64 	%fd393, %fd392, %fd390, %fd391;
	sub.f64 	%fd394, %fd393, %fd363;
	sub.f64 	%fd395, %fd386, %fd394;
	mov.f64 	%fd396, 0d3C7ABC9E3B39803F;
	fma.rn.f64 	%fd397, %fd389, %fd396, %fd395;
	add.f64 	%fd470, %fd391, %fd397;
	bra.uni 	BB1_63;

BB1_59:
	mov.f64 	%fd352, 0d7FF0000000000000;
	fma.rn.f64 	%fd353, %fd468, %fd352, %fd352;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r288}, %fd468;
	}
	mov.b32 	 %f5, %r288;
	setp.eq.f32	%p46, %f5, 0f00000000;
	selp.f64	%fd470, 0dFFF0000000000000, %fd353, %p46;

BB1_63:
	abs.f64 	%fd68, %fd466;
	setp.eq.f64	%p48, %fd68, 0d0000000000000000;
	abs.f64 	%fd69, %fd467;
	setp.eq.f64	%p49, %fd69, 0d0000000000000000;
	and.pred  	%p50, %p48, %p49;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r118}, %fd466;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r298}, %fd467;
	}
	and.b32  	%r119, %r298, -2147483648;
	@%p50 bra 	BB1_67;
	bra.uni 	BB1_64;

BB1_67:
	setp.lt.s32	%p58, %r118, 0;
	selp.f64	%fd450, 0d400921FB54442D18, 0d0000000000000000, %p58;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r305, %temp}, %fd450;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r306}, %fd450;
	}
	or.b32  	%r307, %r306, %r119;
	mov.b64 	%fd471, {%r305, %r307};
	bra.uni 	BB1_68;

BB1_64:
	setp.eq.f64	%p51, %fd68, 0d7FF0000000000000;
	setp.eq.f64	%p52, %fd69, 0d7FF0000000000000;
	and.pred  	%p53, %p51, %p52;
	@%p53 bra 	BB1_66;
	bra.uni 	BB1_65;

BB1_66:
	setp.lt.s32	%p57, %r118, 0;
	selp.f64	%fd449, 0d4002D97C7F3321D2, 0d3FE921FB54442D18, %p57;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r302, %temp}, %fd449;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r303}, %fd449;
	}
	or.b32  	%r304, %r303, %r119;
	mov.b64 	%fd471, {%r302, %r304};
	bra.uni 	BB1_68;

BB1_65:
	setp.lt.s32	%p54, %r118, 0;
	min.f64 	%fd398, %fd69, %fd68;
	max.f64 	%fd399, %fd69, %fd68;
	div.rn.f64 	%fd400, %fd398, %fd399;
	mul.f64 	%fd401, %fd400, %fd400;
	mov.f64 	%fd402, 0d3F2D3B63DBB65B49;
	mov.f64 	%fd403, 0dBEF53E1D2A25FF7E;
	fma.rn.f64 	%fd404, %fd403, %fd401, %fd402;
	mov.f64 	%fd405, 0dBF5312788DDE082E;
	fma.rn.f64 	%fd406, %fd404, %fd401, %fd405;
	mov.f64 	%fd407, 0d3F6F9690C8249315;
	fma.rn.f64 	%fd408, %fd406, %fd401, %fd407;
	mov.f64 	%fd409, 0dBF82CF5AABC7CF0D;
	fma.rn.f64 	%fd410, %fd408, %fd401, %fd409;
	mov.f64 	%fd411, 0d3F9162B0B2A3BFDE;
	fma.rn.f64 	%fd412, %fd410, %fd401, %fd411;
	mov.f64 	%fd413, 0dBF9A7256FEB6FC6B;
	fma.rn.f64 	%fd414, %fd412, %fd401, %fd413;
	mov.f64 	%fd415, 0d3FA171560CE4A489;
	fma.rn.f64 	%fd416, %fd414, %fd401, %fd415;
	mov.f64 	%fd417, 0dBFA4F44D841450E4;
	fma.rn.f64 	%fd418, %fd416, %fd401, %fd417;
	mov.f64 	%fd419, 0d3FA7EE3D3F36BB95;
	fma.rn.f64 	%fd420, %fd418, %fd401, %fd419;
	mov.f64 	%fd421, 0dBFAAD32AE04A9FD1;
	fma.rn.f64 	%fd422, %fd420, %fd401, %fd421;
	mov.f64 	%fd423, 0d3FAE17813D66954F;
	fma.rn.f64 	%fd424, %fd422, %fd401, %fd423;
	mov.f64 	%fd425, 0dBFB11089CA9A5BCD;
	fma.rn.f64 	%fd426, %fd424, %fd401, %fd425;
	mov.f64 	%fd427, 0d3FB3B12B2DB51738;
	fma.rn.f64 	%fd428, %fd426, %fd401, %fd427;
	mov.f64 	%fd429, 0dBFB745D022F8DC5C;
	fma.rn.f64 	%fd430, %fd428, %fd401, %fd429;
	mov.f64 	%fd431, 0d3FBC71C709DFE927;
	fma.rn.f64 	%fd432, %fd430, %fd401, %fd431;
	mov.f64 	%fd433, 0dBFC2492491FA1744;
	fma.rn.f64 	%fd434, %fd432, %fd401, %fd433;
	mov.f64 	%fd435, 0d3FC99999999840D2;
	fma.rn.f64 	%fd436, %fd434, %fd401, %fd435;
	mov.f64 	%fd437, 0dBFD555555555544C;
	fma.rn.f64 	%fd438, %fd436, %fd401, %fd437;
	mul.f64 	%fd439, %fd401, %fd438;
	fma.rn.f64 	%fd440, %fd439, %fd400, %fd400;
	mov.f64 	%fd441, 0d3FF921FB54442D18;
	sub.f64 	%fd442, %fd441, %fd440;
	setp.gt.f64	%p55, %fd69, %fd68;
	selp.f64	%fd443, %fd442, %fd440, %p55;
	mov.f64 	%fd444, 0d400921FB54442D18;
	sub.f64 	%fd445, %fd444, %fd443;
	selp.f64	%fd446, %fd445, %fd443, %p54;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r299, %temp}, %fd446;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r300}, %fd446;
	}
	or.b32  	%r301, %r300, %r119;
	mov.b64 	%fd447, {%r299, %r301};
	add.f64 	%fd448, %fd68, %fd69;
	setp.gtu.f64	%p56, %fd448, 0d7FF0000000000000;
	selp.f64	%fd471, %fd448, %fd447, %p56;

BB1_68:
	st.global.v2.f64 	[%rd5], {%fd470, %fd471};

BB1_69:
	ret;
}

	// .globl	_Z16singleScatteringP7double2PKdS2_PKS_S4_S4_S4_S4_S4_S4_S4_S4_S2_S2_S2_
.visible .entry _Z16singleScatteringP7double2PKdS2_PKS_S4_S4_S4_S4_S4_S4_S4_S4_S2_S2_S2_(
	.param .u64 _Z16singleScatteringP7double2PKdS2_PKS_S4_S4_S4_S4_S4_S4_S4_S4_S2_S2_S2__param_0,
	.param .u64 _Z16singleScatteringP7double2PKdS2_PKS_S4_S4_S4_S4_S4_S4_S4_S4_S2_S2_S2__param_1,
	.param .u64 _Z16singleScatteringP7double2PKdS2_PKS_S4_S4_S4_S4_S4_S4_S4_S4_S2_S2_S2__param_2,
	.param .u64 _Z16singleScatteringP7double2PKdS2_PKS_S4_S4_S4_S4_S4_S4_S4_S4_S2_S2_S2__param_3,
	.param .u64 _Z16singleScatteringP7double2PKdS2_PKS_S4_S4_S4_S4_S4_S4_S4_S4_S2_S2_S2__param_4,
	.param .u64 _Z16singleScatteringP7double2PKdS2_PKS_S4_S4_S4_S4_S4_S4_S4_S4_S2_S2_S2__param_5,
	.param .u64 _Z16singleScatteringP7double2PKdS2_PKS_S4_S4_S4_S4_S4_S4_S4_S4_S2_S2_S2__param_6,
	.param .u64 _Z16singleScatteringP7double2PKdS2_PKS_S4_S4_S4_S4_S4_S4_S4_S4_S2_S2_S2__param_7,
	.param .u64 _Z16singleScatteringP7double2PKdS2_PKS_S4_S4_S4_S4_S4_S4_S4_S4_S2_S2_S2__param_8,
	.param .u64 _Z16singleScatteringP7double2PKdS2_PKS_S4_S4_S4_S4_S4_S4_S4_S4_S2_S2_S2__param_9,
	.param .u64 _Z16singleScatteringP7double2PKdS2_PKS_S4_S4_S4_S4_S4_S4_S4_S4_S2_S2_S2__param_10,
	.param .u64 _Z16singleScatteringP7double2PKdS2_PKS_S4_S4_S4_S4_S4_S4_S4_S4_S2_S2_S2__param_11,
	.param .u64 _Z16singleScatteringP7double2PKdS2_PKS_S4_S4_S4_S4_S4_S4_S4_S4_S2_S2_S2__param_12,
	.param .u64 _Z16singleScatteringP7double2PKdS2_PKS_S4_S4_S4_S4_S4_S4_S4_S4_S2_S2_S2__param_13,
	.param .u64 _Z16singleScatteringP7double2PKdS2_PKS_S4_S4_S4_S4_S4_S4_S4_S4_S2_S2_S2__param_14
)
{
	.local .align 16 .b8 	__local_depot2[304];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<50>;
	.reg .f32 	%f<4>;
	.reg .b32 	%r<515>;
	.reg .f64 	%fd<432>;
	.reg .b64 	%rd<170>;


	mov.u64 	%SPL, __local_depot2;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd26, [_Z16singleScatteringP7double2PKdS2_PKS_S4_S4_S4_S4_S4_S4_S4_S4_S2_S2_S2__param_1];
	ld.param.u64 	%rd27, [_Z16singleScatteringP7double2PKdS2_PKS_S4_S4_S4_S4_S4_S4_S4_S4_S2_S2_S2__param_2];
	ld.param.u64 	%rd28, [_Z16singleScatteringP7double2PKdS2_PKS_S4_S4_S4_S4_S4_S4_S4_S4_S2_S2_S2__param_3];
	ld.param.u64 	%rd29, [_Z16singleScatteringP7double2PKdS2_PKS_S4_S4_S4_S4_S4_S4_S4_S4_S2_S2_S2__param_4];
	ld.param.u64 	%rd30, [_Z16singleScatteringP7double2PKdS2_PKS_S4_S4_S4_S4_S4_S4_S4_S4_S2_S2_S2__param_5];
	ld.param.u64 	%rd31, [_Z16singleScatteringP7double2PKdS2_PKS_S4_S4_S4_S4_S4_S4_S4_S4_S2_S2_S2__param_6];
	ld.param.u64 	%rd32, [_Z16singleScatteringP7double2PKdS2_PKS_S4_S4_S4_S4_S4_S4_S4_S4_S2_S2_S2__param_7];
	ld.param.u64 	%rd33, [_Z16singleScatteringP7double2PKdS2_PKS_S4_S4_S4_S4_S4_S4_S4_S4_S2_S2_S2__param_8];
	ld.param.u64 	%rd34, [_Z16singleScatteringP7double2PKdS2_PKS_S4_S4_S4_S4_S4_S4_S4_S4_S2_S2_S2__param_9];
	ld.param.u64 	%rd35, [_Z16singleScatteringP7double2PKdS2_PKS_S4_S4_S4_S4_S4_S4_S4_S4_S2_S2_S2__param_10];
	ld.param.u64 	%rd36, [_Z16singleScatteringP7double2PKdS2_PKS_S4_S4_S4_S4_S4_S4_S4_S4_S2_S2_S2__param_11];
	ld.param.u64 	%rd37, [_Z16singleScatteringP7double2PKdS2_PKS_S4_S4_S4_S4_S4_S4_S4_S4_S2_S2_S2__param_12];
	ld.param.u64 	%rd38, [_Z16singleScatteringP7double2PKdS2_PKS_S4_S4_S4_S4_S4_S4_S4_S4_S2_S2_S2__param_13];
	ld.param.u64 	%rd39, [_Z16singleScatteringP7double2PKdS2_PKS_S4_S4_S4_S4_S4_S4_S4_S4_S2_S2_S2__param_14];
	cvta.to.global.u64 	%rd1, %rd36;
	cvta.to.global.u64 	%rd2, %rd35;
	cvta.to.global.u64 	%rd3, %rd34;
	cvta.to.global.u64 	%rd4, %rd33;
	cvta.to.global.u64 	%rd5, %rd39;
	cvta.to.global.u64 	%rd6, %rd38;
	cvta.to.global.u64 	%rd7, %rd37;
	add.u64 	%rd8, %SPL, 0;
	add.u64 	%rd9, %SPL, 16;
	add.u64 	%rd10, %SPL, 144;
	add.u64 	%rd11, %SPL, 272;
	mov.u32 	%r153, %ntid.x;
	mov.u32 	%r154, %ctaid.x;
	mov.u32 	%r155, %tid.x;
	mad.lo.s32 	%r1, %r153, %r154, %r155;
	ld.const.u32 	%r2, [scatt_maxDim];
	add.s32 	%r156, %r2, -1;
	cvt.u64.u32	%rd12, %r156;
	mul.wide.u32 	%rd44, %r156, 4;
	mov.u64 	%rd45, scatt_dimProd;
	add.s64 	%rd46, %rd45, %rd44;
	ld.const.u32 	%r157, [%rd46];
	setp.ge.u32	%p1, %r1, %r157;
	@%p1 bra 	BB2_68;

	setp.eq.s32	%p2, %r2, 1;
	@%p2 bra 	BB2_2;

	and.b32  	%r159, %r156, 3;
	mov.u32 	%r453, 0;
	setp.eq.s32	%p3, %r159, 0;
	@%p3 bra 	BB2_4;

	setp.eq.s32	%p4, %r159, 1;
	@%p4 bra 	BB2_6;
	bra.uni 	BB2_7;

BB2_6:
	mov.u32 	%r448, %r156;
	mov.u32 	%r444, %r2;
	bra.uni 	BB2_11;

BB2_2:
	mov.u32 	%r453, %r1;
	bra.uni 	BB2_15;

BB2_4:
	mov.u32 	%r450, %r156;
	mov.u32 	%r448, %r2;
	bra.uni 	BB2_12;

BB2_7:
	setp.eq.s32	%p5, %r159, 2;
	@%p5 bra 	BB2_8;
	bra.uni 	BB2_9;

BB2_8:
	mov.u32 	%r444, %r156;
	mov.u32 	%r441, %r2;
	mov.u32 	%r442, %r1;
	bra.uni 	BB2_10;

BB2_9:
	add.s32 	%r444, %r2, -2;
	mul.wide.u32 	%rd47, %r444, 4;
	add.s64 	%rd49, %rd45, %rd47;
	ld.const.u32 	%r160, [%rd49];
	rem.u32 	%r442, %r1, %r160;
	div.u32 	%r161, %r1, %r160;
	shl.b64 	%rd50, %rd12, 2;
	add.s64 	%rd51, %rd9, %rd50;
	st.local.u32 	[%rd51], %r161;
	add.s32 	%r441, %r2, -1;

BB2_10:
	add.s32 	%r162, %r441, -2;
	mul.wide.u32 	%rd52, %r162, 4;
	add.s64 	%rd54, %rd45, %rd52;
	ld.const.u32 	%r163, [%rd54];
	rem.u32 	%r1, %r442, %r163;
	div.u32 	%r164, %r442, %r163;
	mul.wide.u32 	%rd55, %r444, 4;
	add.s64 	%rd56, %rd9, %rd55;
	st.local.u32 	[%rd56], %r164;
	add.s32 	%r448, %r444, -1;

BB2_11:
	add.s32 	%r165, %r444, -2;
	mul.wide.u32 	%rd57, %r165, 4;
	add.s64 	%rd59, %rd45, %rd57;
	ld.const.u32 	%r166, [%rd59];
	rem.u32 	%r453, %r1, %r166;
	div.u32 	%r167, %r1, %r166;
	mul.wide.u32 	%rd60, %r448, 4;
	add.s64 	%rd61, %rd9, %rd60;
	st.local.u32 	[%rd61], %r167;
	add.s32 	%r450, %r448, -1;
	mov.u32 	%r1, %r453;

BB2_12:
	setp.lt.u32	%p6, %r156, 4;
	@%p6 bra 	BB2_15;

	mov.u32 	%r453, %r1;

BB2_14:
	add.s32 	%r169, %r448, -2;
	mul.wide.u32 	%rd62, %r169, 4;
	add.s64 	%rd64, %rd45, %rd62;
	ld.const.u32 	%r170, [%rd64];
	rem.u32 	%r171, %r453, %r170;
	div.u32 	%r172, %r453, %r170;
	mul.wide.u32 	%rd65, %r450, 4;
	add.s64 	%rd66, %rd9, %rd65;
	st.local.u32 	[%rd66], %r172;
	add.s32 	%r173, %r450, -2;
	mul.wide.u32 	%rd67, %r173, 4;
	add.s64 	%rd68, %rd45, %rd67;
	ld.const.u32 	%r174, [%rd68];
	rem.u32 	%r175, %r171, %r174;
	div.u32 	%r176, %r171, %r174;
	add.s32 	%r177, %r450, -1;
	mul.wide.u32 	%rd69, %r177, 4;
	add.s64 	%rd70, %rd9, %rd69;
	st.local.u32 	[%rd70], %r176;
	add.s32 	%r448, %r450, -3;
	mul.wide.u32 	%rd71, %r448, 4;
	add.s64 	%rd72, %rd45, %rd71;
	ld.const.u32 	%r178, [%rd72];
	rem.u32 	%r179, %r175, %r178;
	div.u32 	%r180, %r175, %r178;
	add.s64 	%rd73, %rd9, %rd67;
	st.local.u32 	[%rd73], %r180;
	add.s32 	%r450, %r450, -4;
	mul.wide.u32 	%rd74, %r450, 4;
	add.s64 	%rd75, %rd45, %rd74;
	ld.const.u32 	%r181, [%rd75];
	rem.u32 	%r453, %r179, %r181;
	div.u32 	%r182, %r179, %r181;
	add.s64 	%rd76, %rd9, %rd71;
	st.local.u32 	[%rd76], %r182;
	setp.ne.s32	%p7, %r450, 0;
	@%p7 bra 	BB2_14;

BB2_15:
	ld.const.u32 	%r28, [scatt_dimProd];
	rem.u32 	%r29, %r453, %r28;
	st.local.u32 	[%rd9], %r29;
	setp.eq.s32	%p8, %r2, 0;
	mov.u32 	%r496, 0;
	mov.u32 	%r497, %r496;
	mov.u32 	%r498, %r496;
	mov.u32 	%r499, %r496;
	mov.u32 	%r500, %r496;
	mov.u32 	%r501, %r496;
	mov.u32 	%r502, %r496;
	mov.u32 	%r503, %r496;
	mov.u32 	%r504, %r496;
	@%p8 bra 	BB2_26;

	and.b32  	%r222, %r2, 3;
	mov.u32 	%r496, 0;
	setp.eq.s32	%p9, %r222, 0;
	@%p9 bra 	BB2_17;

	setp.eq.s32	%p10, %r222, 1;
	@%p10 bra 	BB2_19;
	bra.uni 	BB2_20;

BB2_19:
	mov.u32 	%r465, %r29;
	mov.u32 	%r467, %r496;
	mov.u32 	%r468, %r496;
	mov.u32 	%r469, %r496;
	mov.u32 	%r470, %r496;
	mov.u32 	%r471, %r496;
	mov.u32 	%r472, %r496;
	mov.u32 	%r473, %r496;
	mov.u32 	%r474, %r496;
	mov.u32 	%r475, %r496;
	bra.uni 	BB2_23;

BB2_17:
	mov.u32 	%r497, %r496;
	mov.u32 	%r498, %r496;
	mov.u32 	%r499, %r496;
	mov.u32 	%r500, %r496;
	mov.u32 	%r501, %r496;
	mov.u32 	%r502, %r496;
	mov.u32 	%r503, %r496;
	mov.u32 	%r504, %r496;
	mov.u32 	%r485, %r496;
	bra.uni 	BB2_24;

BB2_20:
	setp.eq.s32	%p11, %r222, 2;
	mov.u32 	%r454, %r29;
	mov.u32 	%r456, %r496;
	mov.u32 	%r457, %r496;
	mov.u32 	%r458, %r496;
	mov.u32 	%r459, %r496;
	mov.u32 	%r460, %r496;
	mov.u32 	%r461, %r496;
	mov.u32 	%r462, %r496;
	mov.u32 	%r463, %r496;
	mov.u32 	%r464, %r496;
	@%p11 bra 	BB2_22;

	ld.const.u32 	%r224, [scatt_inDimProd];
	mul.lo.s32 	%r463, %r29, %r224;
	ld.const.u32 	%r225, [scatt_inDimProd+128];
	mul.lo.s32 	%r462, %r29, %r225;
	ld.const.u32 	%r226, [scatt_inDimProd+256];
	mul.lo.s32 	%r461, %r29, %r226;
	ld.const.u32 	%r227, [scatt_inDimProd+384];
	mul.lo.s32 	%r460, %r29, %r227;
	ld.const.u32 	%r228, [scatt_inDimProd+512];
	mul.lo.s32 	%r459, %r29, %r228;
	ld.const.u32 	%r229, [scatt_inDimProd+640];
	mul.lo.s32 	%r458, %r29, %r229;
	ld.const.u32 	%r230, [scatt_inDimProd+768];
	mul.lo.s32 	%r457, %r29, %r230;
	ld.const.u32 	%r231, [scatt_inDimProd+896];
	mul.lo.s32 	%r456, %r29, %r231;
	ld.const.u32 	%r232, [scatt_inDimProd+1024];
	mul.lo.s32 	%r496, %r29, %r232;
	ld.local.u32 	%r454, [%rd9+4];
	mov.u32 	%r464, 1;

BB2_22:
	mul.wide.u32 	%rd77, %r464, 4;
	mov.u64 	%rd78, scatt_inDimProd;
	add.s64 	%rd79, %rd78, %rd77;
	ld.const.u32 	%r233, [%rd79];
	mad.lo.s32 	%r474, %r454, %r233, %r463;
	ld.const.u32 	%r234, [%rd79+128];
	mad.lo.s32 	%r473, %r454, %r234, %r462;
	ld.const.u32 	%r235, [%rd79+256];
	mad.lo.s32 	%r472, %r454, %r235, %r461;
	ld.const.u32 	%r236, [%rd79+384];
	mad.lo.s32 	%r471, %r454, %r236, %r460;
	ld.const.u32 	%r237, [%rd79+512];
	mad.lo.s32 	%r470, %r454, %r237, %r459;
	ld.const.u32 	%r238, [%rd79+640];
	mad.lo.s32 	%r469, %r454, %r238, %r458;
	ld.const.u32 	%r239, [%rd79+768];
	mad.lo.s32 	%r468, %r454, %r239, %r457;
	ld.const.u32 	%r240, [%rd79+896];
	mad.lo.s32 	%r467, %r454, %r240, %r456;
	ld.const.u32 	%r241, [%rd79+1024];
	mad.lo.s32 	%r496, %r454, %r241, %r496;
	add.s32 	%r475, %r464, 1;
	mul.wide.u32 	%rd80, %r475, 4;
	add.s64 	%rd81, %rd9, %rd80;
	ld.local.u32 	%r465, [%rd81];

BB2_23:
	mul.wide.u32 	%rd82, %r475, 4;
	mov.u64 	%rd83, scatt_inDimProd;
	add.s64 	%rd84, %rd83, %rd82;
	ld.const.u32 	%r242, [%rd84];
	mad.lo.s32 	%r504, %r465, %r242, %r474;
	ld.const.u32 	%r243, [%rd84+128];
	mad.lo.s32 	%r503, %r465, %r243, %r473;
	ld.const.u32 	%r244, [%rd84+256];
	mad.lo.s32 	%r502, %r465, %r244, %r472;
	ld.const.u32 	%r245, [%rd84+384];
	mad.lo.s32 	%r501, %r465, %r245, %r471;
	ld.const.u32 	%r246, [%rd84+512];
	mad.lo.s32 	%r500, %r465, %r246, %r470;
	ld.const.u32 	%r247, [%rd84+640];
	mad.lo.s32 	%r499, %r465, %r247, %r469;
	ld.const.u32 	%r248, [%rd84+768];
	mad.lo.s32 	%r498, %r465, %r248, %r468;
	ld.const.u32 	%r249, [%rd84+896];
	mad.lo.s32 	%r497, %r465, %r249, %r467;
	ld.const.u32 	%r250, [%rd84+1024];
	mad.lo.s32 	%r496, %r465, %r250, %r496;
	add.s32 	%r485, %r475, 1;

BB2_24:
	setp.lt.u32	%p12, %r2, 4;
	@%p12 bra 	BB2_26;

BB2_25:
	mul.wide.u32 	%rd85, %r485, 4;
	add.s64 	%rd86, %rd9, %rd85;
	mov.u64 	%rd87, scatt_inDimProd;
	add.s64 	%rd88, %rd87, %rd85;
	ld.const.u32 	%r251, [%rd88];
	ld.local.u32 	%r252, [%rd86];
	mad.lo.s32 	%r253, %r252, %r251, %r504;
	ld.const.u32 	%r254, [%rd88+128];
	mad.lo.s32 	%r255, %r252, %r254, %r503;
	ld.const.u32 	%r256, [%rd88+256];
	mad.lo.s32 	%r257, %r252, %r256, %r502;
	ld.const.u32 	%r258, [%rd88+384];
	mad.lo.s32 	%r259, %r252, %r258, %r501;
	ld.const.u32 	%r260, [%rd88+512];
	mad.lo.s32 	%r261, %r252, %r260, %r500;
	ld.const.u32 	%r262, [%rd88+640];
	mad.lo.s32 	%r263, %r252, %r262, %r499;
	ld.const.u32 	%r264, [%rd88+768];
	mad.lo.s32 	%r265, %r252, %r264, %r498;
	ld.const.u32 	%r266, [%rd88+896];
	mad.lo.s32 	%r267, %r252, %r266, %r497;
	ld.const.u32 	%r268, [%rd88+1024];
	mad.lo.s32 	%r269, %r252, %r268, %r496;
	add.s32 	%r270, %r485, 1;
	mul.wide.u32 	%rd89, %r270, 4;
	add.s64 	%rd90, %rd9, %rd89;
	add.s64 	%rd91, %rd87, %rd89;
	ld.const.u32 	%r271, [%rd91];
	ld.local.u32 	%r272, [%rd90];
	mad.lo.s32 	%r273, %r272, %r271, %r253;
	ld.const.u32 	%r274, [%rd91+128];
	mad.lo.s32 	%r275, %r272, %r274, %r255;
	ld.const.u32 	%r276, [%rd91+256];
	mad.lo.s32 	%r277, %r272, %r276, %r257;
	ld.const.u32 	%r278, [%rd91+384];
	mad.lo.s32 	%r279, %r272, %r278, %r259;
	ld.const.u32 	%r280, [%rd91+512];
	mad.lo.s32 	%r281, %r272, %r280, %r261;
	ld.const.u32 	%r282, [%rd91+640];
	mad.lo.s32 	%r283, %r272, %r282, %r263;
	ld.const.u32 	%r284, [%rd91+768];
	mad.lo.s32 	%r285, %r272, %r284, %r265;
	ld.const.u32 	%r286, [%rd91+896];
	mad.lo.s32 	%r287, %r272, %r286, %r267;
	ld.const.u32 	%r288, [%rd91+1024];
	mad.lo.s32 	%r289, %r272, %r288, %r269;
	add.s32 	%r290, %r485, 2;
	mul.wide.u32 	%rd92, %r290, 4;
	add.s64 	%rd93, %rd9, %rd92;
	add.s64 	%rd94, %rd87, %rd92;
	ld.const.u32 	%r291, [%rd94];
	ld.local.u32 	%r292, [%rd93];
	mad.lo.s32 	%r293, %r292, %r291, %r273;
	ld.const.u32 	%r294, [%rd94+128];
	mad.lo.s32 	%r295, %r292, %r294, %r275;
	ld.const.u32 	%r296, [%rd94+256];
	mad.lo.s32 	%r297, %r292, %r296, %r277;
	ld.const.u32 	%r298, [%rd94+384];
	mad.lo.s32 	%r299, %r292, %r298, %r279;
	ld.const.u32 	%r300, [%rd94+512];
	mad.lo.s32 	%r301, %r292, %r300, %r281;
	ld.const.u32 	%r302, [%rd94+640];
	mad.lo.s32 	%r303, %r292, %r302, %r283;
	ld.const.u32 	%r304, [%rd94+768];
	mad.lo.s32 	%r305, %r292, %r304, %r285;
	ld.const.u32 	%r306, [%rd94+896];
	mad.lo.s32 	%r307, %r292, %r306, %r287;
	ld.const.u32 	%r308, [%rd94+1024];
	mad.lo.s32 	%r309, %r292, %r308, %r289;
	add.s32 	%r310, %r485, 3;
	mul.wide.u32 	%rd95, %r310, 4;
	add.s64 	%rd96, %rd9, %rd95;
	add.s64 	%rd97, %rd87, %rd95;
	ld.const.u32 	%r311, [%rd97];
	ld.local.u32 	%r312, [%rd96];
	mad.lo.s32 	%r504, %r312, %r311, %r293;
	ld.const.u32 	%r313, [%rd97+128];
	mad.lo.s32 	%r503, %r312, %r313, %r295;
	ld.const.u32 	%r314, [%rd97+256];
	mad.lo.s32 	%r502, %r312, %r314, %r297;
	ld.const.u32 	%r315, [%rd97+384];
	mad.lo.s32 	%r501, %r312, %r315, %r299;
	ld.const.u32 	%r316, [%rd97+512];
	mad.lo.s32 	%r500, %r312, %r316, %r301;
	ld.const.u32 	%r317, [%rd97+640];
	mad.lo.s32 	%r499, %r312, %r317, %r303;
	ld.const.u32 	%r318, [%rd97+768];
	mad.lo.s32 	%r498, %r312, %r318, %r305;
	ld.const.u32 	%r319, [%rd97+896];
	mad.lo.s32 	%r497, %r312, %r319, %r307;
	ld.const.u32 	%r320, [%rd97+1024];
	mad.lo.s32 	%r496, %r312, %r320, %r309;
	add.s32 	%r485, %r485, 4;
	setp.lt.u32	%p13, %r485, %r2;
	@%p13 bra 	BB2_25;

BB2_26:
	cvta.to.global.u64 	%rd98, %rd28;
	mul.wide.u32 	%rd99, %r29, 16;
	add.s64 	%rd100, %rd98, %rd99;
	ld.global.v2.f64 	{%fd82, %fd83}, [%rd100];
	mul.lo.s32 	%r321, %r29, 3;
	cvta.to.global.u64 	%rd101, %rd27;
	mul.wide.u32 	%rd102, %r321, 8;
	add.s64 	%rd14, %rd101, %rd102;
	mov.f64 	%fd430, 0d0000000000000000;
	st.local.v2.f64 	[%rd11], {%fd430, %fd430};
	st.local.v2.f64 	[%rd11+16], {%fd430, %fd430};
	mul.wide.u32 	%rd105, %r499, 8;
	add.s64 	%rd106, %rd7, %rd105;
	ld.global.f64 	%fd85, [%rd106];
	mul.wide.u32 	%rd107, %r498, 8;
	add.s64 	%rd108, %rd6, %rd107;
	ld.global.f64 	%fd3, [%rd108];
	mul.wide.u32 	%rd109, %r497, 8;
	add.s64 	%rd110, %rd5, %rd109;
	ld.global.f64 	%fd4, [%rd110];
	mul.wide.u32 	%rd111, %r503, 16;
	add.s64 	%rd112, %rd4, %rd111;
	ld.global.v4.u32 	{%r322, %r323, %r324, %r325}, [%rd112];
	st.local.v4.u32 	[%rd10], {%r322, %r323, %r324, %r325};
	mul.wide.u32 	%rd115, %r502, 16;
	add.s64 	%rd116, %rd3, %rd115;
	ld.global.v4.u32 	{%r330, %r331, %r332, %r333}, [%rd116];
	st.local.v4.u32 	[%rd10+16], {%r330, %r331, %r332, %r333};
	mul.wide.u32 	%rd117, %r501, 16;
	add.s64 	%rd118, %rd2, %rd117;
	ld.global.v4.u32 	{%r338, %r339, %r340, %r341}, [%rd118];
	st.local.v4.u32 	[%rd10+32], {%r338, %r339, %r340, %r341};
	mul.wide.u32 	%rd119, %r500, 16;
	add.s64 	%rd120, %rd1, %rd119;
	ld.global.v2.f64 	{%fd86, %fd87}, [%rd120];
	st.local.v2.f64 	[%rd10+48], {%fd86, %fd87};
	cvta.to.global.u64 	%rd121, %rd26;
	mul.wide.u32 	%rd122, %r496, 8;
	add.s64 	%rd123, %rd121, %rd122;
	ld.global.f64 	%fd7, [%rd123];
	setp.gtu.f64	%p14, %fd85, 0d0000000000000000;
	abs.f64 	%fd8, %fd85;
	@%p14 bra 	BB2_28;
	bra.uni 	BB2_27;

BB2_28:
	ld.const.f64 	%fd89, [box_max];
	ld.global.f64 	%fd415, [%rd14];
	sub.f64 	%fd416, %fd89, %fd415;
	bra.uni 	BB2_29;

BB2_27:
	ld.global.f64 	%fd415, [%rd14];
	ld.const.f64 	%fd88, [box_min];
	sub.f64 	%fd416, %fd415, %fd88;

BB2_29:
	abs.f64 	%fd15, %fd3;
	setp.gtu.f64	%p15, %fd3, 0d0000000000000000;
	@%p15 bra 	BB2_31;
	bra.uni 	BB2_30;

BB2_31:
	ld.const.f64 	%fd91, [box_max+8];
	ld.global.f64 	%fd417, [%rd14+8];
	sub.f64 	%fd418, %fd91, %fd417;
	bra.uni 	BB2_32;

BB2_30:
	ld.const.f64 	%fd90, [box_min+8];
	ld.global.f64 	%fd417, [%rd14+8];
	sub.f64 	%fd418, %fd417, %fd90;

BB2_32:
	abs.f64 	%fd22, %fd4;
	setp.gtu.f64	%p16, %fd4, 0d0000000000000000;
	div.rn.f64 	%fd23, %fd416, %fd8;
	@%p16 bra 	BB2_34;
	bra.uni 	BB2_33;

BB2_34:
	ld.const.f64 	%fd93, [box_max+16];
	ld.global.f64 	%fd419, [%rd14+16];
	sub.f64 	%fd420, %fd93, %fd419;
	bra.uni 	BB2_35;

BB2_33:
	ld.const.f64 	%fd92, [box_min+16];
	ld.global.f64 	%fd419, [%rd14+16];
	sub.f64 	%fd420, %fd419, %fd92;

BB2_35:
	div.rn.f64 	%fd94, %fd418, %fd15;
	min.f64 	%fd95, %fd23, %fd94;
	div.rn.f64 	%fd96, %fd420, %fd22;
	min.f64 	%fd97, %fd95, %fd96;
	abs.f64 	%fd98, %fd97;
	mul.f64 	%fd99, %fd415, 0d401921FB54442D18;
	div.rn.f64 	%fd30, %fd99, %fd7;
	ld.local.f64 	%fd100, [%rd10+8];
	sub.f64 	%fd101, %fd100, %fd30;
	st.local.f64 	[%rd10+8], %fd101;
	mul.f64 	%fd102, %fd417, 0d401921FB54442D18;
	div.rn.f64 	%fd31, %fd102, %fd7;
	ld.local.f64 	%fd103, [%rd10+24];
	sub.f64 	%fd104, %fd103, %fd31;
	st.local.f64 	[%rd10+24], %fd104;
	mul.f64 	%fd105, %fd419, 0d401921FB54442D18;
	div.rn.f64 	%fd32, %fd105, %fd7;
	ld.local.f64 	%fd106, [%rd10+40];
	sub.f64 	%fd107, %fd106, %fd32;
	st.local.f64 	[%rd10+40], %fd107;
	ld.const.f64 	%fd33, [sigt];
	mul.f64 	%fd108, %fd98, %fd33;
	sub.f64 	%fd109, %fd86, %fd108;
	st.local.v2.f64 	[%rd10+48], {%fd109, %fd87};
	ld.const.u32 	%r123, [corrParamNum];
	setp.ne.s32	%p17, %r123, 2;
	@%p17 bra 	BB2_37;

	add.s32 	%r346, %r499, 1;
	mul.wide.u32 	%rd124, %r346, 8;
	add.s64 	%rd125, %rd7, %rd124;
	ld.global.f64 	%fd110, [%rd125];
	add.s32 	%r347, %r498, 1;
	mul.wide.u32 	%rd126, %r347, 8;
	add.s64 	%rd127, %rd6, %rd126;
	ld.global.f64 	%fd111, [%rd127];
	add.s32 	%r348, %r497, 1;
	mul.wide.u32 	%rd128, %r348, 8;
	add.s64 	%rd129, %rd5, %rd128;
	ld.global.f64 	%fd112, [%rd129];
	add.s32 	%r349, %r503, 1;
	mul.wide.u32 	%rd130, %r349, 16;
	add.s64 	%rd131, %rd4, %rd130;
	ld.global.v4.u32 	{%r350, %r351, %r352, %r353}, [%rd131];
	st.local.v4.u32 	[%rd10+64], {%r350, %r351, %r352, %r353};
	add.s32 	%r358, %r502, 1;
	mul.wide.u32 	%rd132, %r358, 16;
	add.s64 	%rd133, %rd3, %rd132;
	ld.global.v4.u32 	{%r359, %r360, %r361, %r362}, [%rd133];
	st.local.v4.u32 	[%rd10+80], {%r359, %r360, %r361, %r362};
	add.s32 	%r367, %r501, 1;
	mul.wide.u32 	%rd134, %r367, 16;
	add.s64 	%rd135, %rd2, %rd134;
	ld.global.v4.u32 	{%r368, %r369, %r370, %r371}, [%rd135];
	st.local.v4.u32 	[%rd10+96], {%r368, %r369, %r370, %r371};
	add.s32 	%r376, %r500, 1;
	mul.wide.u32 	%rd136, %r376, 16;
	add.s64 	%rd137, %rd1, %rd136;
	ld.global.v2.f64 	{%fd113, %fd114}, [%rd137];
	st.local.v2.f64 	[%rd10+112], {%fd113, %fd114};
	setp.gtu.f64	%p18, %fd110, 0d0000000000000000;
	abs.f64 	%fd117, %fd110;
	ld.const.f64 	%fd118, [box_min];
	sub.f64 	%fd119, %fd415, %fd118;
	ld.const.f64 	%fd120, [box_max];
	sub.f64 	%fd121, %fd120, %fd415;
	selp.f64	%fd122, %fd121, %fd119, %p18;
	div.rn.f64 	%fd123, %fd122, %fd117;
	setp.gtu.f64	%p19, %fd111, 0d0000000000000000;
	abs.f64 	%fd124, %fd111;
	ld.const.f64 	%fd125, [box_min+8];
	sub.f64 	%fd126, %fd417, %fd125;
	ld.const.f64 	%fd127, [box_max+8];
	sub.f64 	%fd128, %fd127, %fd417;
	selp.f64	%fd129, %fd128, %fd126, %p19;
	div.rn.f64 	%fd130, %fd129, %fd124;
	setp.gtu.f64	%p20, %fd112, 0d0000000000000000;
	abs.f64 	%fd131, %fd112;
	ld.const.f64 	%fd132, [box_min+16];
	sub.f64 	%fd133, %fd419, %fd132;
	ld.const.f64 	%fd134, [box_max+16];
	sub.f64 	%fd135, %fd134, %fd419;
	selp.f64	%fd136, %fd135, %fd133, %p20;
	div.rn.f64 	%fd137, %fd136, %fd131;
	min.f64 	%fd138, %fd123, %fd130;
	min.f64 	%fd139, %fd138, %fd137;
	abs.f64 	%fd140, %fd139;
	ld.local.f64 	%fd141, [%rd10+72];
	sub.f64 	%fd142, %fd141, %fd30;
	st.local.f64 	[%rd10+72], %fd142;
	ld.local.f64 	%fd143, [%rd10+88];
	sub.f64 	%fd144, %fd143, %fd31;
	st.local.f64 	[%rd10+88], %fd144;
	ld.local.f64 	%fd145, [%rd10+104];
	sub.f64 	%fd146, %fd145, %fd32;
	st.local.f64 	[%rd10+104], %fd146;
	mul.f64 	%fd147, %fd140, %fd33;
	sub.f64 	%fd148, %fd113, %fd147;
	st.local.v2.f64 	[%rd10+112], {%fd148, %fd114};

BB2_37:
	ld.const.u32 	%r124, [mixturesNum];
	setp.eq.s32	%p21, %r124, 0;
	mov.f64 	%fd431, %fd430;
	@%p21 bra 	BB2_65;

	cvta.to.global.u64 	%rd17, %rd32;
	cvta.to.global.u64 	%rd18, %rd31;
	cvta.to.global.u64 	%rd19, %rd30;
	cvta.to.global.u64 	%rd20, %rd29;
	mov.u32 	%r377, 0;
	mov.u32 	%r506, %r377;

BB2_39:
	add.u64 	%rd169, %SPL, 272;
	mul.wide.u32 	%rd138, %r506, 8;
	mov.u64 	%rd139, mixtureAlpha;
	add.s64 	%rd140, %rd139, %rd138;
	ld.const.f64 	%fd151, [%rd140];
	mul.f64 	%fd36, %fd82, %fd151;
	mul.f64 	%fd37, %fd83, %fd151;
	setp.eq.s32	%p22, %r123, 0;
	mov.u32 	%r507, %r377;
	mov.u32 	%r508, %r504;
	mov.u32 	%r509, %r377;
	@%p22 bra 	BB2_63;

BB2_40:
	add.u64 	%rd163, %SPL, 144;
	mul.wide.u32 	%rd141, %r508, 16;
	add.s64 	%rd142, %rd20, %rd141;
	ld.global.v2.f64 	{%fd152, %fd153}, [%rd142];
	mul.wide.u32 	%rd143, %r507, 16;
	add.s64 	%rd144, %rd163, %rd143;
	ld.local.v2.f64 	{%fd156, %fd157}, [%rd144];
	add.f64 	%fd160, %fd152, %fd156;
	add.f64 	%fd161, %fd153, %fd157;
	add.s64 	%rd145, %rd19, %rd141;
	ld.global.v2.f64 	{%fd162, %fd163}, [%rd145];
	add.s32 	%r381, %r507, 1;
	mul.wide.u32 	%rd146, %r381, 16;
	add.s64 	%rd147, %rd163, %rd146;
	ld.local.v2.f64 	{%fd166, %fd167}, [%rd147];
	add.f64 	%fd170, %fd162, %fd166;
	add.f64 	%fd171, %fd163, %fd167;
	add.s64 	%rd148, %rd18, %rd141;
	ld.global.v2.f64 	{%fd172, %fd173}, [%rd148];
	add.s32 	%r382, %r507, 2;
	mul.wide.u32 	%rd149, %r382, 16;
	add.s64 	%rd150, %rd163, %rd149;
	ld.local.v2.f64 	{%fd176, %fd177}, [%rd150];
	add.f64 	%fd180, %fd172, %fd176;
	add.f64 	%fd181, %fd173, %fd177;
	add.f64 	%fd182, %fd160, %fd161;
	sub.f64 	%fd183, %fd160, %fd161;
	add.f64 	%fd184, %fd170, %fd171;
	sub.f64 	%fd185, %fd170, %fd171;
	mul.f64 	%fd186, %fd184, %fd185;
	fma.rn.f64 	%fd187, %fd182, %fd183, %fd186;
	add.f64 	%fd188, %fd180, %fd181;
	sub.f64 	%fd189, %fd180, %fd181;
	fma.rn.f64 	%fd190, %fd188, %fd189, %fd187;
	mul.f64 	%fd191, %fd170, %fd171;
	fma.rn.f64 	%fd192, %fd160, %fd161, %fd191;
	fma.rn.f64 	%fd193, %fd180, %fd181, %fd192;
	add.f64 	%fd194, %fd193, %fd193;
	mul.f64 	%fd195, %fd194, %fd194;
	fma.rn.f64 	%fd196, %fd190, %fd190, %fd195;
	sqrt.rn.f64 	%fd197, %fd196;
	rcp.rn.f64 	%fd198, %fd197;
	add.f64 	%fd199, %fd197, %fd190;
	fma.rn.f64 	%fd200, %fd199, %fd199, %fd195;
	mul.f64 	%fd201, %fd198, %fd200;
	sqrt.rn.f64 	%fd202, %fd201;
	rcp.rn.f64 	%fd203, %fd202;
	mul.f64 	%fd38, %fd199, %fd203;
	mul.f64 	%fd39, %fd194, %fd203;
	ld.local.v2.f64 	{%fd204, %fd205}, [%rd169];
	add.s64 	%rd151, %rd17, %rd141;
	ld.global.v2.f64 	{%fd206, %fd207}, [%rd151];
	add.s32 	%r383, %r507, 3;
	mul.wide.u32 	%rd152, %r383, 16;
	add.s64 	%rd153, %rd163, %rd152;
	ld.local.v2.f64 	{%fd210, %fd211}, [%rd153];
	add.f64 	%fd214, %fd206, %fd210;
	add.f64 	%fd215, %fd207, %fd211;
	add.f64 	%fd42, %fd38, %fd214;
	add.f64 	%fd43, %fd39, %fd215;
	mul.f64 	%fd216, %fd39, %fd39;
	fma.rn.f64 	%fd217, %fd38, %fd38, %fd216;
	sqrt.rn.f64 	%fd421, %fd217;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r510}, %fd421;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r511, %temp}, %fd421;
	}
	mov.u32 	%r512, -1023;
	setp.gt.s32	%p23, %r510, 1048575;
	@%p23 bra 	BB2_42;

	mul.f64 	%fd421, %fd421, 0d4350000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r510}, %fd421;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r511, %temp}, %fd421;
	}
	mov.u32 	%r512, -1077;

BB2_42:
	add.s32 	%r385, %r510, -1;
	setp.lt.u32	%p24, %r385, 2146435071;
	@%p24 bra 	BB2_44;
	bra.uni 	BB2_43;

BB2_44:
	shr.u32 	%r387, %r510, 20;
	add.s32 	%r513, %r512, %r387;
	and.b32  	%r388, %r510, -2146435073;
	or.b32  	%r389, %r388, 1072693248;
	mov.b64 	%fd422, {%r511, %r389};
	setp.lt.s32	%p26, %r389, 1073127583;
	@%p26 bra 	BB2_46;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r390, %temp}, %fd422;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r391}, %fd422;
	}
	add.s32 	%r392, %r391, -1048576;
	mov.b64 	%fd422, {%r390, %r392};
	add.s32 	%r513, %r513, 1;

BB2_46:
	add.f64 	%fd220, %fd422, 0d3FF0000000000000;
	rcp.approx.ftz.f64 	%fd221, %fd220;
	neg.f64 	%fd222, %fd220;
	mov.f64 	%fd223, 0d3FF0000000000000;
	fma.rn.f64 	%fd224, %fd222, %fd221, %fd223;
	fma.rn.f64 	%fd225, %fd224, %fd224, %fd224;
	fma.rn.f64 	%fd226, %fd225, %fd221, %fd221;
	add.f64 	%fd227, %fd422, 0dBFF0000000000000;
	mul.f64 	%fd228, %fd227, %fd226;
	fma.rn.f64 	%fd229, %fd227, %fd226, %fd228;
	mul.f64 	%fd230, %fd229, %fd229;
	mov.f64 	%fd231, 0d3ED0EE258B7A8B04;
	mov.f64 	%fd232, 0d3EB1380B3AE80F1E;
	fma.rn.f64 	%fd233, %fd232, %fd230, %fd231;
	mov.f64 	%fd234, 0d3EF3B2669F02676F;
	fma.rn.f64 	%fd235, %fd233, %fd230, %fd234;
	mov.f64 	%fd236, 0d3F1745CBA9AB0956;
	fma.rn.f64 	%fd237, %fd235, %fd230, %fd236;
	mov.f64 	%fd238, 0d3F3C71C72D1B5154;
	fma.rn.f64 	%fd239, %fd237, %fd230, %fd238;
	mov.f64 	%fd240, 0d3F624924923BE72D;
	fma.rn.f64 	%fd241, %fd239, %fd230, %fd240;
	mov.f64 	%fd242, 0d3F8999999999A3C4;
	fma.rn.f64 	%fd243, %fd241, %fd230, %fd242;
	mov.f64 	%fd244, 0d3FB5555555555554;
	fma.rn.f64 	%fd245, %fd243, %fd230, %fd244;
	sub.f64 	%fd246, %fd227, %fd229;
	add.f64 	%fd247, %fd246, %fd246;
	neg.f64 	%fd248, %fd229;
	fma.rn.f64 	%fd249, %fd248, %fd227, %fd247;
	mul.f64 	%fd250, %fd226, %fd249;
	mul.f64 	%fd251, %fd230, %fd245;
	fma.rn.f64 	%fd252, %fd251, %fd229, %fd250;
	xor.b32  	%r393, %r513, -2147483648;
	mov.u32 	%r394, -2147483648;
	mov.u32 	%r395, 1127219200;
	mov.b64 	%fd253, {%r393, %r395};
	mov.b64 	%fd254, {%r394, %r395};
	sub.f64 	%fd255, %fd253, %fd254;
	mov.f64 	%fd256, 0d3FE62E42FEFA39EF;
	fma.rn.f64 	%fd257, %fd255, %fd256, %fd229;
	neg.f64 	%fd258, %fd255;
	fma.rn.f64 	%fd259, %fd258, %fd256, %fd257;
	sub.f64 	%fd260, %fd259, %fd229;
	sub.f64 	%fd261, %fd252, %fd260;
	mov.f64 	%fd262, 0d3C7ABC9E3B39803F;
	fma.rn.f64 	%fd263, %fd255, %fd262, %fd261;
	add.f64 	%fd423, %fd257, %fd263;
	bra.uni 	BB2_47;

BB2_43:
	mov.f64 	%fd218, 0d7FF0000000000000;
	fma.rn.f64 	%fd219, %fd421, %fd218, %fd218;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r386}, %fd421;
	}
	mov.b32 	 %f2, %r386;
	setp.eq.f32	%p25, %f2, 0f00000000;
	selp.f64	%fd423, 0dFFF0000000000000, %fd219, %p25;

BB2_47:
	abs.f64 	%fd53, %fd38;
	setp.eq.f64	%p27, %fd53, 0d0000000000000000;
	abs.f64 	%fd54, %fd39;
	setp.eq.f64	%p28, %fd54, 0d0000000000000000;
	and.pred  	%p29, %p27, %p28;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r140}, %fd38;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r396}, %fd39;
	}
	and.b32  	%r141, %r396, -2147483648;
	@%p29 bra 	BB2_51;
	bra.uni 	BB2_48;

BB2_51:
	setp.lt.s32	%p37, %r140, 0;
	selp.f64	%fd316, 0d400921FB54442D18, 0d0000000000000000, %p37;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r403, %temp}, %fd316;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r404}, %fd316;
	}
	or.b32  	%r405, %r404, %r141;
	mov.b64 	%fd424, {%r403, %r405};
	bra.uni 	BB2_52;

BB2_48:
	setp.eq.f64	%p30, %fd53, 0d7FF0000000000000;
	setp.eq.f64	%p31, %fd54, 0d7FF0000000000000;
	and.pred  	%p32, %p30, %p31;
	@%p32 bra 	BB2_50;
	bra.uni 	BB2_49;

BB2_50:
	setp.lt.s32	%p36, %r140, 0;
	selp.f64	%fd315, 0d4002D97C7F3321D2, 0d3FE921FB54442D18, %p36;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r400, %temp}, %fd315;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r401}, %fd315;
	}
	or.b32  	%r402, %r401, %r141;
	mov.b64 	%fd424, {%r400, %r402};
	bra.uni 	BB2_52;

BB2_49:
	setp.lt.s32	%p33, %r140, 0;
	min.f64 	%fd264, %fd54, %fd53;
	max.f64 	%fd265, %fd54, %fd53;
	div.rn.f64 	%fd266, %fd264, %fd265;
	mul.f64 	%fd267, %fd266, %fd266;
	mov.f64 	%fd268, 0d3F2D3B63DBB65B49;
	mov.f64 	%fd269, 0dBEF53E1D2A25FF7E;
	fma.rn.f64 	%fd270, %fd269, %fd267, %fd268;
	mov.f64 	%fd271, 0dBF5312788DDE082E;
	fma.rn.f64 	%fd272, %fd270, %fd267, %fd271;
	mov.f64 	%fd273, 0d3F6F9690C8249315;
	fma.rn.f64 	%fd274, %fd272, %fd267, %fd273;
	mov.f64 	%fd275, 0dBF82CF5AABC7CF0D;
	fma.rn.f64 	%fd276, %fd274, %fd267, %fd275;
	mov.f64 	%fd277, 0d3F9162B0B2A3BFDE;
	fma.rn.f64 	%fd278, %fd276, %fd267, %fd277;
	mov.f64 	%fd279, 0dBF9A7256FEB6FC6B;
	fma.rn.f64 	%fd280, %fd278, %fd267, %fd279;
	mov.f64 	%fd281, 0d3FA171560CE4A489;
	fma.rn.f64 	%fd282, %fd280, %fd267, %fd281;
	mov.f64 	%fd283, 0dBFA4F44D841450E4;
	fma.rn.f64 	%fd284, %fd282, %fd267, %fd283;
	mov.f64 	%fd285, 0d3FA7EE3D3F36BB95;
	fma.rn.f64 	%fd286, %fd284, %fd267, %fd285;
	mov.f64 	%fd287, 0dBFAAD32AE04A9FD1;
	fma.rn.f64 	%fd288, %fd286, %fd267, %fd287;
	mov.f64 	%fd289, 0d3FAE17813D66954F;
	fma.rn.f64 	%fd290, %fd288, %fd267, %fd289;
	mov.f64 	%fd291, 0dBFB11089CA9A5BCD;
	fma.rn.f64 	%fd292, %fd290, %fd267, %fd291;
	mov.f64 	%fd293, 0d3FB3B12B2DB51738;
	fma.rn.f64 	%fd294, %fd292, %fd267, %fd293;
	mov.f64 	%fd295, 0dBFB745D022F8DC5C;
	fma.rn.f64 	%fd296, %fd294, %fd267, %fd295;
	mov.f64 	%fd297, 0d3FBC71C709DFE927;
	fma.rn.f64 	%fd298, %fd296, %fd267, %fd297;
	mov.f64 	%fd299, 0dBFC2492491FA1744;
	fma.rn.f64 	%fd300, %fd298, %fd267, %fd299;
	mov.f64 	%fd301, 0d3FC99999999840D2;
	fma.rn.f64 	%fd302, %fd300, %fd267, %fd301;
	mov.f64 	%fd303, 0dBFD555555555544C;
	fma.rn.f64 	%fd304, %fd302, %fd267, %fd303;
	mul.f64 	%fd305, %fd267, %fd304;
	fma.rn.f64 	%fd306, %fd305, %fd266, %fd266;
	mov.f64 	%fd307, 0d3FF921FB54442D18;
	sub.f64 	%fd308, %fd307, %fd306;
	setp.gt.f64	%p34, %fd54, %fd53;
	selp.f64	%fd309, %fd308, %fd306, %p34;
	mov.f64 	%fd310, 0d400921FB54442D18;
	sub.f64 	%fd311, %fd310, %fd309;
	selp.f64	%fd312, %fd311, %fd309, %p33;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r397, %temp}, %fd312;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r398}, %fd312;
	}
	or.b32  	%r399, %r398, %r141;
	mov.b64 	%fd313, {%r397, %r399};
	add.f64 	%fd314, %fd53, %fd54;
	setp.gtu.f64	%p35, %fd314, 0d7FF0000000000000;
	selp.f64	%fd424, %fd314, %fd313, %p35;

BB2_52:
	sub.f64 	%fd426, %fd43, %fd424;
	sub.f64 	%fd60, %fd42, %fd423;
	mov.f64 	%fd317, 0d4338000000000000;
	mov.f64 	%fd318, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd319, %fd60, %fd318, %fd317;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r142, %temp}, %fd319;
	}
	mov.f64 	%fd320, 0dC338000000000000;
	add.rn.f64 	%fd321, %fd319, %fd320;
	mov.f64 	%fd322, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd323, %fd321, %fd322, %fd60;
	mov.f64 	%fd324, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd325, %fd321, %fd324, %fd323;
	mov.f64 	%fd326, 0d3E928AF3FCA213EA;
	mov.f64 	%fd327, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd328, %fd327, %fd325, %fd326;
	mov.f64 	%fd329, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd330, %fd328, %fd325, %fd329;
	mov.f64 	%fd331, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd332, %fd330, %fd325, %fd331;
	mov.f64 	%fd333, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd334, %fd332, %fd325, %fd333;
	mov.f64 	%fd335, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd336, %fd334, %fd325, %fd335;
	mov.f64 	%fd337, 0d3F81111111122322;
	fma.rn.f64 	%fd338, %fd336, %fd325, %fd337;
	mov.f64 	%fd339, 0d3FA55555555502A1;
	fma.rn.f64 	%fd340, %fd338, %fd325, %fd339;
	mov.f64 	%fd341, 0d3FC5555555555511;
	fma.rn.f64 	%fd342, %fd340, %fd325, %fd341;
	mov.f64 	%fd343, 0d3FE000000000000B;
	fma.rn.f64 	%fd344, %fd342, %fd325, %fd343;
	mov.f64 	%fd345, 0d3FF0000000000000;
	fma.rn.f64 	%fd346, %fd344, %fd325, %fd345;
	fma.rn.f64 	%fd347, %fd346, %fd325, %fd345;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r143, %temp}, %fd347;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r144}, %fd347;
	}
	shl.b32 	%r406, %r142, 20;
	add.s32 	%r407, %r144, %r406;
	mov.b64 	%fd425, {%r143, %r407};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r408}, %fd60;
	}
	mov.b32 	 %f3, %r408;
	abs.f32 	%f1, %f3;
	setp.lt.f32	%p38, %f1, 0f4086232B;
	@%p38 bra 	BB2_55;

	setp.lt.f64	%p39, %fd60, 0d0000000000000000;
	add.f64 	%fd348, %fd60, 0d7FF0000000000000;
	selp.f64	%fd425, 0d0000000000000000, %fd348, %p39;
	setp.geu.f32	%p40, %f1, 0f40874800;
	@%p40 bra 	BB2_55;

	shr.u32 	%r409, %r142, 31;
	add.s32 	%r410, %r142, %r409;
	shr.s32 	%r411, %r410, 1;
	shl.b32 	%r412, %r411, 20;
	add.s32 	%r413, %r412, %r144;
	mov.b64 	%fd349, {%r143, %r413};
	sub.s32 	%r414, %r142, %r411;
	shl.b32 	%r415, %r414, 20;
	add.s32 	%r416, %r415, 1072693248;
	mov.u32 	%r417, 0;
	mov.b64 	%fd350, {%r417, %r416};
	mul.f64 	%fd425, %fd349, %fd350;

BB2_55:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r418}, %fd426;
	}
	and.b32  	%r419, %r418, 2147483647;
	setp.ne.s32	%p41, %r419, 2146435072;
	@%p41 bra 	BB2_58;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r420, %temp}, %fd426;
	}
	setp.ne.s32	%p42, %r420, 0;
	@%p42 bra 	BB2_58;

	mov.f64 	%fd351, 0d0000000000000000;
	mul.rn.f64 	%fd426, %fd426, %fd351;

BB2_58:
	mul.f64 	%fd352, %fd426, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r514, %fd352;
	st.local.u32 	[%rd8], %r514;
	cvt.rn.f64.s32	%fd353, %r514;
	neg.f64 	%fd354, %fd353;
	mov.f64 	%fd355, 0d3FF921FB54442D18;
	fma.rn.f64 	%fd356, %fd354, %fd355, %fd426;
	mov.f64 	%fd357, 0d3C91A62633145C00;
	fma.rn.f64 	%fd358, %fd354, %fd357, %fd356;
	mov.f64 	%fd359, 0d397B839A252049C0;
	fma.rn.f64 	%fd427, %fd354, %fd359, %fd358;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r421}, %fd426;
	}
	and.b32  	%r422, %r421, 2145386496;
	setp.lt.u32	%p43, %r422, 1105199104;
	@%p43 bra 	BB2_60;

	add.u64 	%rd165, %SP, 0;
	// Callseq Start 1
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd426;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd165;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd427, [retval0+0];
	
	//{
	}// Callseq End 1
	ld.local.u32 	%r514, [%rd8];

BB2_60:
	mul.rn.f64 	%fd360, %fd427, %fd427;
	mov.f64 	%fd361, 0d3E21EEA7C1EF8528;
	mov.f64 	%fd362, 0dBDA8FF8320FD8164;
	fma.rn.f64 	%fd363, %fd362, %fd360, %fd361;
	mov.f64 	%fd364, 0dBE927E4F8E06E6D9;
	fma.rn.f64 	%fd365, %fd363, %fd360, %fd364;
	mov.f64 	%fd366, 0d3EFA01A019DDBCE9;
	fma.rn.f64 	%fd367, %fd365, %fd360, %fd366;
	mov.f64 	%fd368, 0dBF56C16C16C15D47;
	fma.rn.f64 	%fd369, %fd367, %fd360, %fd368;
	mov.f64 	%fd370, 0d3FA5555555555551;
	fma.rn.f64 	%fd371, %fd369, %fd360, %fd370;
	mov.f64 	%fd372, 0dBFE0000000000000;
	fma.rn.f64 	%fd373, %fd371, %fd360, %fd372;
	fma.rn.f64 	%fd375, %fd373, %fd360, %fd345;
	mov.f64 	%fd376, 0dBE5AE5F12CB0D246;
	mov.f64 	%fd377, 0d3DE5DB65F9785EBA;
	fma.rn.f64 	%fd378, %fd377, %fd360, %fd376;
	mov.f64 	%fd379, 0d3EC71DE369ACE392;
	fma.rn.f64 	%fd380, %fd378, %fd360, %fd379;
	mov.f64 	%fd381, 0dBF2A01A019DB62A1;
	fma.rn.f64 	%fd382, %fd380, %fd360, %fd381;
	mov.f64 	%fd383, 0d3F81111111110818;
	fma.rn.f64 	%fd384, %fd382, %fd360, %fd383;
	mov.f64 	%fd385, 0dBFC5555555555554;
	fma.rn.f64 	%fd386, %fd384, %fd360, %fd385;
	mov.f64 	%fd387, 0d0000000000000000;
	fma.rn.f64 	%fd388, %fd386, %fd360, %fd387;
	fma.rn.f64 	%fd389, %fd388, %fd427, %fd427;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r423}, %fd389;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r424, %temp}, %fd389;
	}
	xor.b32  	%r425, %r423, -2147483648;
	mov.b64 	%fd390, {%r424, %r425};
	and.b32  	%r426, %r514, 1;
	setp.eq.b32	%p44, %r426, 1;
	not.pred 	%p45, %p44;
	selp.f64	%fd428, %fd389, %fd375, %p45;
	selp.f64	%fd429, %fd375, %fd390, %p45;
	and.b32  	%r427, %r514, 2;
	setp.eq.s32	%p46, %r427, 0;
	@%p46 bra 	BB2_62;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r428}, %fd428;
	}
	xor.b32  	%r429, %r428, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r430, %temp}, %fd428;
	}
	mov.b64 	%fd428, {%r430, %r429};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r431}, %fd429;
	}
	xor.b32  	%r432, %r431, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r433, %temp}, %fd429;
	}
	mov.b64 	%fd429, {%r433, %r432};

BB2_62:
	mul.f64 	%fd391, %fd425, %fd428;
	mul.f64 	%fd392, %fd37, %fd391;
	neg.f64 	%fd393, %fd392;
	mul.f64 	%fd394, %fd425, %fd429;
	fma.rn.f64 	%fd395, %fd36, %fd394, %fd393;
	mul.f64 	%fd396, %fd37, %fd394;
	fma.rn.f64 	%fd397, %fd36, %fd391, %fd396;
	add.f64 	%fd398, %fd205, %fd397;
	add.f64 	%fd399, %fd204, %fd395;
	st.local.v2.f64 	[%rd169], {%fd399, %fd398};
	add.s32 	%r508, %r508, %r124;
	add.s64 	%rd169, %rd169, 16;
	add.s32 	%r507, %r507, 4;
	add.s32 	%r509, %r509, 1;
	setp.lt.u32	%p47, %r509, %r123;
	@%p47 bra 	BB2_40;

BB2_63:
	add.s32 	%r504, %r504, 1;
	add.s32 	%r506, %r506, 1;
	setp.lt.u32	%p48, %r506, %r124;
	@%p48 bra 	BB2_39;

	add.u64 	%rd156, %SPL, 272;
	ld.local.v2.f64 	{%fd430, %fd431}, [%rd156];

BB2_65:
	mov.u32 	%r439, %tid.x;
	mov.u32 	%r438, %ctaid.x;
	mov.u32 	%r437, %ntid.x;
	ld.const.u32 	%r436, [scatt_dimProd];
	mad.lo.s32 	%r435, %r437, %r438, %r439;
	div.u32 	%r434, %r435, %r436;
	ld.param.u64 	%rd160, [_Z16singleScatteringP7double2PKdS2_PKS_S4_S4_S4_S4_S4_S4_S4_S4_S2_S2_S2__param_0];
	cvta.to.global.u64 	%rd157, %rd160;
	mul.wide.u32 	%rd158, %r434, 16;
	add.s64 	%rd23, %rd157, %rd158;
	add.s64 	%rd24, %rd23, 8;
	setp.eq.s32	%p49, %r123, 2;
	@%p49 bra 	BB2_67;
	bra.uni 	BB2_66;

BB2_67:
	add.u64 	%rd167, %SPL, 272;
	add.s64 	%rd166, %rd167, 16;
	ld.local.v2.f64 	{%fd404, %fd405}, [%rd166];
	mul.f64 	%fd408, %fd431, %fd405;
	fma.rn.f64 	%fd409, %fd430, %fd404, %fd408;
	neg.f64 	%fd410, %fd405;
	mul.f64 	%fd411, %fd431, %fd404;
	fma.rn.f64 	%fd412, %fd430, %fd410, %fd411;
	atom.global.add.f64 	%fd413, [%rd23], %fd409;
	atom.global.add.f64 	%fd414, [%rd24], %fd412;
	bra.uni 	BB2_68;

BB2_66:
	atom.global.add.f64 	%fd402, [%rd23], %fd430;
	atom.global.add.f64 	%fd403, [%rd24], %fd431;

BB2_68:
	ret;
}

	// .globl	_Z18multipleScatteringP7double2PKS_PKdS4_S4_S2_PKbS2_S2_S2_S2_S4_S4_S4_
.visible .entry _Z18multipleScatteringP7double2PKS_PKdS4_S4_S2_PKbS2_S2_S2_S2_S4_S4_S4_(
	.param .u64 _Z18multipleScatteringP7double2PKS_PKdS4_S4_S2_PKbS2_S2_S2_S2_S4_S4_S4__param_0,
	.param .u64 _Z18multipleScatteringP7double2PKS_PKdS4_S4_S2_PKbS2_S2_S2_S2_S4_S4_S4__param_1,
	.param .u64 _Z18multipleScatteringP7double2PKS_PKdS4_S4_S2_PKbS2_S2_S2_S2_S4_S4_S4__param_2,
	.param .u64 _Z18multipleScatteringP7double2PKS_PKdS4_S4_S2_PKbS2_S2_S2_S2_S4_S4_S4__param_3,
	.param .u64 _Z18multipleScatteringP7double2PKS_PKdS4_S4_S2_PKbS2_S2_S2_S2_S4_S4_S4__param_4,
	.param .u64 _Z18multipleScatteringP7double2PKS_PKdS4_S4_S2_PKbS2_S2_S2_S2_S4_S4_S4__param_5,
	.param .u64 _Z18multipleScatteringP7double2PKS_PKdS4_S4_S2_PKbS2_S2_S2_S2_S4_S4_S4__param_6,
	.param .u64 _Z18multipleScatteringP7double2PKS_PKdS4_S4_S2_PKbS2_S2_S2_S2_S4_S4_S4__param_7,
	.param .u64 _Z18multipleScatteringP7double2PKS_PKdS4_S4_S2_PKbS2_S2_S2_S2_S4_S4_S4__param_8,
	.param .u64 _Z18multipleScatteringP7double2PKS_PKdS4_S4_S2_PKbS2_S2_S2_S2_S4_S4_S4__param_9,
	.param .u64 _Z18multipleScatteringP7double2PKS_PKdS4_S4_S2_PKbS2_S2_S2_S2_S4_S4_S4__param_10,
	.param .u64 _Z18multipleScatteringP7double2PKS_PKdS4_S4_S2_PKbS2_S2_S2_S2_S4_S4_S4__param_11,
	.param .u64 _Z18multipleScatteringP7double2PKS_PKdS4_S4_S2_PKbS2_S2_S2_S2_S4_S4_S4__param_12,
	.param .u64 _Z18multipleScatteringP7double2PKS_PKdS4_S4_S2_PKbS2_S2_S2_S2_S4_S4_S4__param_13
)
{
	.local .align 16 .b8 	__local_depot3[304];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<51>;
	.reg .b16 	%rs<2>;
	.reg .f32 	%f<4>;
	.reg .b32 	%r<511>;
	.reg .f64 	%fd<427>;
	.reg .b64 	%rd<186>;


	mov.u64 	%SPL, __local_depot3;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd28, [_Z18multipleScatteringP7double2PKS_PKdS4_S4_S2_PKbS2_S2_S2_S2_S4_S4_S4__param_1];
	ld.param.u64 	%rd29, [_Z18multipleScatteringP7double2PKS_PKdS4_S4_S2_PKbS2_S2_S2_S2_S4_S4_S4__param_2];
	ld.param.u64 	%rd30, [_Z18multipleScatteringP7double2PKS_PKdS4_S4_S2_PKbS2_S2_S2_S2_S4_S4_S4__param_3];
	ld.param.u64 	%rd31, [_Z18multipleScatteringP7double2PKS_PKdS4_S4_S2_PKbS2_S2_S2_S2_S4_S4_S4__param_4];
	ld.param.u64 	%rd32, [_Z18multipleScatteringP7double2PKS_PKdS4_S4_S2_PKbS2_S2_S2_S2_S4_S4_S4__param_5];
	ld.param.u64 	%rd33, [_Z18multipleScatteringP7double2PKS_PKdS4_S4_S2_PKbS2_S2_S2_S2_S4_S4_S4__param_6];
	ld.param.u64 	%rd34, [_Z18multipleScatteringP7double2PKS_PKdS4_S4_S2_PKbS2_S2_S2_S2_S4_S4_S4__param_7];
	ld.param.u64 	%rd35, [_Z18multipleScatteringP7double2PKS_PKdS4_S4_S2_PKbS2_S2_S2_S2_S4_S4_S4__param_8];
	ld.param.u64 	%rd36, [_Z18multipleScatteringP7double2PKS_PKdS4_S4_S2_PKbS2_S2_S2_S2_S4_S4_S4__param_9];
	ld.param.u64 	%rd37, [_Z18multipleScatteringP7double2PKS_PKdS4_S4_S2_PKbS2_S2_S2_S2_S4_S4_S4__param_10];
	ld.param.u64 	%rd38, [_Z18multipleScatteringP7double2PKS_PKdS4_S4_S2_PKbS2_S2_S2_S2_S4_S4_S4__param_11];
	ld.param.u64 	%rd39, [_Z18multipleScatteringP7double2PKS_PKdS4_S4_S2_PKbS2_S2_S2_S2_S4_S4_S4__param_12];
	ld.param.u64 	%rd40, [_Z18multipleScatteringP7double2PKS_PKdS4_S4_S2_PKbS2_S2_S2_S2_S4_S4_S4__param_13];
	cvta.to.global.u64 	%rd1, %rd37;
	cvta.to.global.u64 	%rd2, %rd36;
	cvta.to.global.u64 	%rd3, %rd35;
	cvta.to.global.u64 	%rd4, %rd34;
	cvta.to.global.u64 	%rd5, %rd40;
	cvta.to.global.u64 	%rd6, %rd39;
	cvta.to.global.u64 	%rd7, %rd38;
	add.u64 	%rd8, %SPL, 0;
	add.u64 	%rd9, %SPL, 16;
	add.u64 	%rd10, %SPL, 144;
	add.u64 	%rd11, %SPL, 272;
	mov.u32 	%r149, %ntid.x;
	mov.u32 	%r150, %ctaid.x;
	mov.u32 	%r151, %tid.x;
	mad.lo.s32 	%r1, %r149, %r150, %r151;
	ld.const.u32 	%r2, [scatt_maxDim];
	add.s32 	%r152, %r2, -1;
	cvt.u64.u32	%rd12, %r152;
	mul.wide.u32 	%rd45, %r152, 4;
	mov.u64 	%rd46, scatt_dimProd;
	add.s64 	%rd47, %rd46, %rd45;
	ld.const.u32 	%r153, [%rd47];
	setp.ge.u32	%p1, %r1, %r153;
	@%p1 bra 	BB3_70;

	cvta.to.global.u64 	%rd48, %rd33;
	ld.const.u32 	%r3, [scatt_dimProd];
	rem.u32 	%r154, %r1, %r3;
	cvt.u64.u32	%rd49, %r154;
	add.s64 	%rd50, %rd48, %rd49;
	ld.global.u8 	%rs1, [%rd50];
	setp.eq.s16	%p2, %rs1, 0;
	@%p2 bra 	BB3_70;

	setp.eq.s32	%p3, %r2, 1;
	@%p3 bra 	BB3_3;

	and.b32  	%r156, %r152, 3;
	mov.u32 	%r451, 0;
	setp.eq.s32	%p4, %r156, 0;
	@%p4 bra 	BB3_5;

	setp.eq.s32	%p5, %r156, 1;
	@%p5 bra 	BB3_7;
	bra.uni 	BB3_8;

BB3_7:
	mov.u32 	%r446, %r152;
	mov.u32 	%r442, %r2;
	bra.uni 	BB3_12;

BB3_3:
	mov.u32 	%r451, %r1;
	bra.uni 	BB3_16;

BB3_5:
	mov.u32 	%r448, %r152;
	mov.u32 	%r446, %r2;
	bra.uni 	BB3_13;

BB3_8:
	setp.eq.s32	%p6, %r156, 2;
	@%p6 bra 	BB3_9;
	bra.uni 	BB3_10;

BB3_9:
	mov.u32 	%r442, %r152;
	mov.u32 	%r439, %r2;
	mov.u32 	%r440, %r1;
	bra.uni 	BB3_11;

BB3_10:
	add.s32 	%r442, %r2, -2;
	mul.wide.u32 	%rd51, %r442, 4;
	add.s64 	%rd53, %rd46, %rd51;
	ld.const.u32 	%r157, [%rd53];
	rem.u32 	%r440, %r1, %r157;
	div.u32 	%r158, %r1, %r157;
	shl.b64 	%rd54, %rd12, 2;
	add.s64 	%rd55, %rd9, %rd54;
	st.local.u32 	[%rd55], %r158;
	add.s32 	%r439, %r2, -1;

BB3_11:
	add.s32 	%r159, %r439, -2;
	mul.wide.u32 	%rd56, %r159, 4;
	add.s64 	%rd58, %rd46, %rd56;
	ld.const.u32 	%r160, [%rd58];
	rem.u32 	%r1, %r440, %r160;
	div.u32 	%r161, %r440, %r160;
	mul.wide.u32 	%rd59, %r442, 4;
	add.s64 	%rd60, %rd9, %rd59;
	st.local.u32 	[%rd60], %r161;
	add.s32 	%r446, %r442, -1;

BB3_12:
	add.s32 	%r162, %r442, -2;
	mul.wide.u32 	%rd61, %r162, 4;
	add.s64 	%rd63, %rd46, %rd61;
	ld.const.u32 	%r163, [%rd63];
	rem.u32 	%r451, %r1, %r163;
	div.u32 	%r164, %r1, %r163;
	mul.wide.u32 	%rd64, %r446, 4;
	add.s64 	%rd65, %rd9, %rd64;
	st.local.u32 	[%rd65], %r164;
	add.s32 	%r448, %r446, -1;
	mov.u32 	%r1, %r451;

BB3_13:
	setp.lt.u32	%p7, %r152, 4;
	@%p7 bra 	BB3_16;

	mov.u32 	%r451, %r1;

BB3_15:
	add.s32 	%r166, %r446, -2;
	mul.wide.u32 	%rd66, %r166, 4;
	add.s64 	%rd68, %rd46, %rd66;
	ld.const.u32 	%r167, [%rd68];
	rem.u32 	%r168, %r451, %r167;
	div.u32 	%r169, %r451, %r167;
	mul.wide.u32 	%rd69, %r448, 4;
	add.s64 	%rd70, %rd9, %rd69;
	st.local.u32 	[%rd70], %r169;
	add.s32 	%r170, %r448, -2;
	mul.wide.u32 	%rd71, %r170, 4;
	add.s64 	%rd72, %rd46, %rd71;
	ld.const.u32 	%r171, [%rd72];
	rem.u32 	%r172, %r168, %r171;
	div.u32 	%r173, %r168, %r171;
	add.s32 	%r174, %r448, -1;
	mul.wide.u32 	%rd73, %r174, 4;
	add.s64 	%rd74, %rd9, %rd73;
	st.local.u32 	[%rd74], %r173;
	add.s32 	%r446, %r448, -3;
	mul.wide.u32 	%rd75, %r446, 4;
	add.s64 	%rd76, %rd46, %rd75;
	ld.const.u32 	%r175, [%rd76];
	rem.u32 	%r176, %r172, %r175;
	div.u32 	%r177, %r172, %r175;
	add.s64 	%rd77, %rd9, %rd71;
	st.local.u32 	[%rd77], %r177;
	add.s32 	%r448, %r448, -4;
	mul.wide.u32 	%rd78, %r448, 4;
	add.s64 	%rd79, %rd46, %rd78;
	ld.const.u32 	%r178, [%rd79];
	rem.u32 	%r451, %r176, %r178;
	div.u32 	%r179, %r176, %r178;
	add.s64 	%rd80, %rd9, %rd75;
	st.local.u32 	[%rd80], %r179;
	setp.ne.s32	%p8, %r448, 0;
	@%p8 bra 	BB3_15;

BB3_16:
	rem.u32 	%r29, %r451, %r3;
	st.local.u32 	[%rd9], %r29;
	setp.eq.s32	%p9, %r2, 0;
	mov.u32 	%r494, 0;
	mov.u32 	%r495, %r494;
	mov.u32 	%r496, %r494;
	mov.u32 	%r497, %r494;
	mov.u32 	%r498, %r494;
	mov.u32 	%r499, %r494;
	mov.u32 	%r500, %r494;
	mov.u32 	%r501, %r494;
	mov.u32 	%r502, %r494;
	@%p9 bra 	BB3_27;

	and.b32  	%r219, %r2, 3;
	mov.u32 	%r494, 0;
	setp.eq.s32	%p10, %r219, 0;
	@%p10 bra 	BB3_18;

	setp.eq.s32	%p11, %r219, 1;
	@%p11 bra 	BB3_20;
	bra.uni 	BB3_21;

BB3_20:
	mov.u32 	%r463, %r29;
	mov.u32 	%r465, %r494;
	mov.u32 	%r466, %r494;
	mov.u32 	%r467, %r494;
	mov.u32 	%r468, %r494;
	mov.u32 	%r469, %r494;
	mov.u32 	%r470, %r494;
	mov.u32 	%r471, %r494;
	mov.u32 	%r472, %r494;
	mov.u32 	%r473, %r494;
	bra.uni 	BB3_24;

BB3_18:
	mov.u32 	%r495, %r494;
	mov.u32 	%r496, %r494;
	mov.u32 	%r497, %r494;
	mov.u32 	%r498, %r494;
	mov.u32 	%r499, %r494;
	mov.u32 	%r500, %r494;
	mov.u32 	%r501, %r494;
	mov.u32 	%r502, %r494;
	mov.u32 	%r483, %r494;
	bra.uni 	BB3_25;

BB3_21:
	setp.eq.s32	%p12, %r219, 2;
	mov.u32 	%r452, %r29;
	mov.u32 	%r454, %r494;
	mov.u32 	%r455, %r494;
	mov.u32 	%r456, %r494;
	mov.u32 	%r457, %r494;
	mov.u32 	%r458, %r494;
	mov.u32 	%r459, %r494;
	mov.u32 	%r460, %r494;
	mov.u32 	%r461, %r494;
	mov.u32 	%r462, %r494;
	@%p12 bra 	BB3_23;

	ld.const.u32 	%r221, [mscatt_inDimProd];
	mul.lo.s32 	%r461, %r29, %r221;
	ld.const.u32 	%r222, [mscatt_inDimProd+128];
	mul.lo.s32 	%r460, %r29, %r222;
	ld.const.u32 	%r223, [mscatt_inDimProd+256];
	mul.lo.s32 	%r459, %r29, %r223;
	ld.const.u32 	%r224, [mscatt_inDimProd+384];
	mul.lo.s32 	%r458, %r29, %r224;
	ld.const.u32 	%r225, [mscatt_inDimProd+512];
	mul.lo.s32 	%r457, %r29, %r225;
	ld.const.u32 	%r226, [mscatt_inDimProd+640];
	mul.lo.s32 	%r456, %r29, %r226;
	ld.const.u32 	%r227, [mscatt_inDimProd+768];
	mul.lo.s32 	%r455, %r29, %r227;
	ld.const.u32 	%r228, [mscatt_inDimProd+896];
	mul.lo.s32 	%r454, %r29, %r228;
	ld.const.u32 	%r229, [mscatt_inDimProd+1024];
	mul.lo.s32 	%r494, %r29, %r229;
	ld.local.u32 	%r452, [%rd9+4];
	mov.u32 	%r462, 1;

BB3_23:
	mul.wide.u32 	%rd81, %r462, 4;
	mov.u64 	%rd82, mscatt_inDimProd;
	add.s64 	%rd83, %rd82, %rd81;
	ld.const.u32 	%r230, [%rd83];
	mad.lo.s32 	%r472, %r452, %r230, %r461;
	ld.const.u32 	%r231, [%rd83+128];
	mad.lo.s32 	%r471, %r452, %r231, %r460;
	ld.const.u32 	%r232, [%rd83+256];
	mad.lo.s32 	%r470, %r452, %r232, %r459;
	ld.const.u32 	%r233, [%rd83+384];
	mad.lo.s32 	%r469, %r452, %r233, %r458;
	ld.const.u32 	%r234, [%rd83+512];
	mad.lo.s32 	%r468, %r452, %r234, %r457;
	ld.const.u32 	%r235, [%rd83+640];
	mad.lo.s32 	%r467, %r452, %r235, %r456;
	ld.const.u32 	%r236, [%rd83+768];
	mad.lo.s32 	%r466, %r452, %r236, %r455;
	ld.const.u32 	%r237, [%rd83+896];
	mad.lo.s32 	%r465, %r452, %r237, %r454;
	ld.const.u32 	%r238, [%rd83+1024];
	mad.lo.s32 	%r494, %r452, %r238, %r494;
	add.s32 	%r473, %r462, 1;
	mul.wide.u32 	%rd84, %r473, 4;
	add.s64 	%rd85, %rd9, %rd84;
	ld.local.u32 	%r463, [%rd85];

BB3_24:
	mul.wide.u32 	%rd86, %r473, 4;
	mov.u64 	%rd87, mscatt_inDimProd;
	add.s64 	%rd88, %rd87, %rd86;
	ld.const.u32 	%r239, [%rd88];
	mad.lo.s32 	%r502, %r463, %r239, %r472;
	ld.const.u32 	%r240, [%rd88+128];
	mad.lo.s32 	%r501, %r463, %r240, %r471;
	ld.const.u32 	%r241, [%rd88+256];
	mad.lo.s32 	%r500, %r463, %r241, %r470;
	ld.const.u32 	%r242, [%rd88+384];
	mad.lo.s32 	%r499, %r463, %r242, %r469;
	ld.const.u32 	%r243, [%rd88+512];
	mad.lo.s32 	%r498, %r463, %r243, %r468;
	ld.const.u32 	%r244, [%rd88+640];
	mad.lo.s32 	%r497, %r463, %r244, %r467;
	ld.const.u32 	%r245, [%rd88+768];
	mad.lo.s32 	%r496, %r463, %r245, %r466;
	ld.const.u32 	%r246, [%rd88+896];
	mad.lo.s32 	%r495, %r463, %r246, %r465;
	ld.const.u32 	%r247, [%rd88+1024];
	mad.lo.s32 	%r494, %r463, %r247, %r494;
	add.s32 	%r483, %r473, 1;

BB3_25:
	setp.lt.u32	%p13, %r2, 4;
	@%p13 bra 	BB3_27;

BB3_26:
	mul.wide.u32 	%rd89, %r483, 4;
	add.s64 	%rd90, %rd9, %rd89;
	mov.u64 	%rd91, mscatt_inDimProd;
	add.s64 	%rd92, %rd91, %rd89;
	ld.const.u32 	%r248, [%rd92];
	ld.local.u32 	%r249, [%rd90];
	mad.lo.s32 	%r250, %r249, %r248, %r502;
	ld.const.u32 	%r251, [%rd92+128];
	mad.lo.s32 	%r252, %r249, %r251, %r501;
	ld.const.u32 	%r253, [%rd92+256];
	mad.lo.s32 	%r254, %r249, %r253, %r500;
	ld.const.u32 	%r255, [%rd92+384];
	mad.lo.s32 	%r256, %r249, %r255, %r499;
	ld.const.u32 	%r257, [%rd92+512];
	mad.lo.s32 	%r258, %r249, %r257, %r498;
	ld.const.u32 	%r259, [%rd92+640];
	mad.lo.s32 	%r260, %r249, %r259, %r497;
	ld.const.u32 	%r261, [%rd92+768];
	mad.lo.s32 	%r262, %r249, %r261, %r496;
	ld.const.u32 	%r263, [%rd92+896];
	mad.lo.s32 	%r264, %r249, %r263, %r495;
	ld.const.u32 	%r265, [%rd92+1024];
	mad.lo.s32 	%r266, %r249, %r265, %r494;
	add.s32 	%r267, %r483, 1;
	mul.wide.u32 	%rd93, %r267, 4;
	add.s64 	%rd94, %rd9, %rd93;
	add.s64 	%rd95, %rd91, %rd93;
	ld.const.u32 	%r268, [%rd95];
	ld.local.u32 	%r269, [%rd94];
	mad.lo.s32 	%r270, %r269, %r268, %r250;
	ld.const.u32 	%r271, [%rd95+128];
	mad.lo.s32 	%r272, %r269, %r271, %r252;
	ld.const.u32 	%r273, [%rd95+256];
	mad.lo.s32 	%r274, %r269, %r273, %r254;
	ld.const.u32 	%r275, [%rd95+384];
	mad.lo.s32 	%r276, %r269, %r275, %r256;
	ld.const.u32 	%r277, [%rd95+512];
	mad.lo.s32 	%r278, %r269, %r277, %r258;
	ld.const.u32 	%r279, [%rd95+640];
	mad.lo.s32 	%r280, %r269, %r279, %r260;
	ld.const.u32 	%r281, [%rd95+768];
	mad.lo.s32 	%r282, %r269, %r281, %r262;
	ld.const.u32 	%r283, [%rd95+896];
	mad.lo.s32 	%r284, %r269, %r283, %r264;
	ld.const.u32 	%r285, [%rd95+1024];
	mad.lo.s32 	%r286, %r269, %r285, %r266;
	add.s32 	%r287, %r483, 2;
	mul.wide.u32 	%rd96, %r287, 4;
	add.s64 	%rd97, %rd9, %rd96;
	add.s64 	%rd98, %rd91, %rd96;
	ld.const.u32 	%r288, [%rd98];
	ld.local.u32 	%r289, [%rd97];
	mad.lo.s32 	%r290, %r289, %r288, %r270;
	ld.const.u32 	%r291, [%rd98+128];
	mad.lo.s32 	%r292, %r289, %r291, %r272;
	ld.const.u32 	%r293, [%rd98+256];
	mad.lo.s32 	%r294, %r289, %r293, %r274;
	ld.const.u32 	%r295, [%rd98+384];
	mad.lo.s32 	%r296, %r289, %r295, %r276;
	ld.const.u32 	%r297, [%rd98+512];
	mad.lo.s32 	%r298, %r289, %r297, %r278;
	ld.const.u32 	%r299, [%rd98+640];
	mad.lo.s32 	%r300, %r289, %r299, %r280;
	ld.const.u32 	%r301, [%rd98+768];
	mad.lo.s32 	%r302, %r289, %r301, %r282;
	ld.const.u32 	%r303, [%rd98+896];
	mad.lo.s32 	%r304, %r289, %r303, %r284;
	ld.const.u32 	%r305, [%rd98+1024];
	mad.lo.s32 	%r306, %r289, %r305, %r286;
	add.s32 	%r307, %r483, 3;
	mul.wide.u32 	%rd99, %r307, 4;
	add.s64 	%rd100, %rd9, %rd99;
	add.s64 	%rd101, %rd91, %rd99;
	ld.const.u32 	%r308, [%rd101];
	ld.local.u32 	%r309, [%rd100];
	mad.lo.s32 	%r502, %r309, %r308, %r290;
	ld.const.u32 	%r310, [%rd101+128];
	mad.lo.s32 	%r501, %r309, %r310, %r292;
	ld.const.u32 	%r311, [%rd101+256];
	mad.lo.s32 	%r500, %r309, %r311, %r294;
	ld.const.u32 	%r312, [%rd101+384];
	mad.lo.s32 	%r499, %r309, %r312, %r296;
	ld.const.u32 	%r313, [%rd101+512];
	mad.lo.s32 	%r498, %r309, %r313, %r298;
	ld.const.u32 	%r314, [%rd101+640];
	mad.lo.s32 	%r497, %r309, %r314, %r300;
	ld.const.u32 	%r315, [%rd101+768];
	mad.lo.s32 	%r496, %r309, %r315, %r302;
	ld.const.u32 	%r316, [%rd101+896];
	mad.lo.s32 	%r495, %r309, %r316, %r304;
	ld.const.u32 	%r317, [%rd101+1024];
	mad.lo.s32 	%r494, %r309, %r317, %r306;
	add.s32 	%r483, %r483, 4;
	setp.lt.u32	%p14, %r483, %r2;
	@%p14 bra 	BB3_26;

BB3_27:
	cvta.to.global.u64 	%rd102, %rd32;
	mul.wide.u32 	%rd103, %r29, 16;
	add.s64 	%rd104, %rd102, %rd103;
	ld.global.v2.f64 	{%fd84, %fd85}, [%rd104];
	mul.lo.s32 	%r318, %r29, 3;
	cvt.u64.u32	%rd14, %r318;
	cvta.to.global.u64 	%rd105, %rd30;
	mul.wide.u32 	%rd106, %r318, 8;
	add.s64 	%rd15, %rd105, %rd106;
	mov.f64 	%fd425, 0d0000000000000000;
	st.local.v2.f64 	[%rd11], {%fd425, %fd425};
	st.local.v2.f64 	[%rd11+16], {%fd425, %fd425};
	mul.wide.u32 	%rd109, %r497, 8;
	add.s64 	%rd110, %rd7, %rd109;
	ld.global.f64 	%fd87, [%rd110];
	mul.wide.u32 	%rd111, %r496, 8;
	add.s64 	%rd112, %rd6, %rd111;
	ld.global.f64 	%fd3, [%rd112];
	mul.wide.u32 	%rd113, %r495, 8;
	add.s64 	%rd114, %rd5, %rd113;
	ld.global.f64 	%fd4, [%rd114];
	mul.wide.u32 	%rd115, %r501, 16;
	add.s64 	%rd116, %rd4, %rd115;
	ld.global.v4.u32 	{%r319, %r320, %r321, %r322}, [%rd116];
	st.local.v4.u32 	[%rd10], {%r319, %r320, %r321, %r322};
	mul.wide.u32 	%rd119, %r500, 16;
	add.s64 	%rd120, %rd3, %rd119;
	ld.global.v4.u32 	{%r327, %r328, %r329, %r330}, [%rd120];
	st.local.v4.u32 	[%rd10+16], {%r327, %r328, %r329, %r330};
	mul.wide.u32 	%rd121, %r499, 16;
	add.s64 	%rd122, %rd2, %rd121;
	ld.global.v4.u32 	{%r335, %r336, %r337, %r338}, [%rd122];
	st.local.v4.u32 	[%rd10+32], {%r335, %r336, %r337, %r338};
	mul.wide.u32 	%rd123, %r498, 16;
	add.s64 	%rd124, %rd1, %rd123;
	ld.global.v2.f64 	{%fd88, %fd89}, [%rd124];
	st.local.v2.f64 	[%rd10+48], {%fd88, %fd89};
	cvta.to.global.u64 	%rd125, %rd29;
	mul.wide.u32 	%rd126, %r494, 8;
	add.s64 	%rd127, %rd125, %rd126;
	ld.global.f64 	%fd7, [%rd127];
	setp.gtu.f64	%p15, %fd87, 0d0000000000000000;
	abs.f64 	%fd8, %fd87;
	@%p15 bra 	BB3_29;
	bra.uni 	BB3_28;

BB3_29:
	ld.const.f64 	%fd91, [box_max];
	ld.global.f64 	%fd410, [%rd15];
	sub.f64 	%fd411, %fd91, %fd410;
	bra.uni 	BB3_30;

BB3_28:
	ld.global.f64 	%fd410, [%rd15];
	ld.const.f64 	%fd90, [box_min];
	sub.f64 	%fd411, %fd410, %fd90;

BB3_30:
	abs.f64 	%fd15, %fd3;
	setp.gtu.f64	%p16, %fd3, 0d0000000000000000;
	@%p16 bra 	BB3_32;
	bra.uni 	BB3_31;

BB3_32:
	ld.const.f64 	%fd93, [box_max+8];
	ld.global.f64 	%fd412, [%rd15+8];
	sub.f64 	%fd413, %fd93, %fd412;
	bra.uni 	BB3_33;

BB3_31:
	ld.const.f64 	%fd92, [box_min+8];
	ld.global.f64 	%fd412, [%rd15+8];
	sub.f64 	%fd413, %fd412, %fd92;

BB3_33:
	abs.f64 	%fd22, %fd4;
	setp.gtu.f64	%p17, %fd4, 0d0000000000000000;
	div.rn.f64 	%fd23, %fd411, %fd8;
	@%p17 bra 	BB3_35;
	bra.uni 	BB3_34;

BB3_35:
	ld.const.f64 	%fd95, [box_max+16];
	ld.global.f64 	%fd414, [%rd15+16];
	sub.f64 	%fd415, %fd95, %fd414;
	bra.uni 	BB3_36;

BB3_34:
	ld.const.f64 	%fd94, [box_min+16];
	ld.global.f64 	%fd414, [%rd15+16];
	sub.f64 	%fd415, %fd414, %fd94;

BB3_36:
	div.rn.f64 	%fd96, %fd413, %fd15;
	min.f64 	%fd97, %fd23, %fd96;
	div.rn.f64 	%fd98, %fd415, %fd22;
	min.f64 	%fd99, %fd97, %fd98;
	abs.f64 	%fd100, %fd99;
	mul.f64 	%fd101, %fd410, 0d401921FB54442D18;
	div.rn.f64 	%fd30, %fd101, %fd7;
	ld.local.f64 	%fd102, [%rd10+8];
	sub.f64 	%fd103, %fd102, %fd30;
	st.local.f64 	[%rd10+8], %fd103;
	mul.f64 	%fd104, %fd412, 0d401921FB54442D18;
	div.rn.f64 	%fd31, %fd104, %fd7;
	ld.local.f64 	%fd105, [%rd10+24];
	sub.f64 	%fd106, %fd105, %fd31;
	st.local.f64 	[%rd10+24], %fd106;
	mul.f64 	%fd107, %fd414, 0d401921FB54442D18;
	div.rn.f64 	%fd32, %fd107, %fd7;
	ld.local.f64 	%fd108, [%rd10+40];
	sub.f64 	%fd109, %fd108, %fd32;
	st.local.f64 	[%rd10+40], %fd109;
	ld.const.f64 	%fd33, [sigt];
	mul.f64 	%fd110, %fd100, %fd33;
	sub.f64 	%fd111, %fd88, %fd110;
	st.local.v2.f64 	[%rd10+48], {%fd111, %fd89};
	ld.const.u32 	%r123, [corrParamNum];
	setp.ne.s32	%p18, %r123, 2;
	@%p18 bra 	BB3_38;

	add.s32 	%r343, %r497, 1;
	mul.wide.u32 	%rd128, %r343, 8;
	add.s64 	%rd129, %rd7, %rd128;
	ld.global.f64 	%fd112, [%rd129];
	add.s32 	%r344, %r496, 1;
	mul.wide.u32 	%rd130, %r344, 8;
	add.s64 	%rd131, %rd6, %rd130;
	ld.global.f64 	%fd113, [%rd131];
	add.s32 	%r345, %r495, 1;
	mul.wide.u32 	%rd132, %r345, 8;
	add.s64 	%rd133, %rd5, %rd132;
	ld.global.f64 	%fd114, [%rd133];
	add.s32 	%r346, %r501, 1;
	mul.wide.u32 	%rd134, %r346, 16;
	add.s64 	%rd135, %rd4, %rd134;
	ld.global.v4.u32 	{%r347, %r348, %r349, %r350}, [%rd135];
	st.local.v4.u32 	[%rd10+64], {%r347, %r348, %r349, %r350};
	add.s32 	%r355, %r500, 1;
	mul.wide.u32 	%rd136, %r355, 16;
	add.s64 	%rd137, %rd3, %rd136;
	ld.global.v4.u32 	{%r356, %r357, %r358, %r359}, [%rd137];
	st.local.v4.u32 	[%rd10+80], {%r356, %r357, %r358, %r359};
	add.s32 	%r364, %r499, 1;
	mul.wide.u32 	%rd138, %r364, 16;
	add.s64 	%rd139, %rd2, %rd138;
	ld.global.v4.u32 	{%r365, %r366, %r367, %r368}, [%rd139];
	st.local.v4.u32 	[%rd10+96], {%r365, %r366, %r367, %r368};
	add.s32 	%r373, %r498, 1;
	mul.wide.u32 	%rd140, %r373, 16;
	add.s64 	%rd141, %rd1, %rd140;
	ld.global.v2.f64 	{%fd115, %fd116}, [%rd141];
	st.local.v2.f64 	[%rd10+112], {%fd115, %fd116};
	setp.gtu.f64	%p19, %fd112, 0d0000000000000000;
	abs.f64 	%fd119, %fd112;
	ld.const.f64 	%fd120, [box_min];
	sub.f64 	%fd121, %fd410, %fd120;
	ld.const.f64 	%fd122, [box_max];
	sub.f64 	%fd123, %fd122, %fd410;
	selp.f64	%fd124, %fd123, %fd121, %p19;
	div.rn.f64 	%fd125, %fd124, %fd119;
	setp.gtu.f64	%p20, %fd113, 0d0000000000000000;
	abs.f64 	%fd126, %fd113;
	ld.const.f64 	%fd127, [box_min+8];
	sub.f64 	%fd128, %fd412, %fd127;
	ld.const.f64 	%fd129, [box_max+8];
	sub.f64 	%fd130, %fd129, %fd412;
	selp.f64	%fd131, %fd130, %fd128, %p20;
	div.rn.f64 	%fd132, %fd131, %fd126;
	setp.gtu.f64	%p21, %fd114, 0d0000000000000000;
	abs.f64 	%fd133, %fd114;
	ld.const.f64 	%fd134, [box_min+16];
	sub.f64 	%fd135, %fd414, %fd134;
	ld.const.f64 	%fd136, [box_max+16];
	sub.f64 	%fd137, %fd136, %fd414;
	selp.f64	%fd138, %fd137, %fd135, %p21;
	div.rn.f64 	%fd139, %fd138, %fd133;
	min.f64 	%fd140, %fd125, %fd132;
	min.f64 	%fd141, %fd140, %fd139;
	abs.f64 	%fd142, %fd141;
	ld.local.f64 	%fd143, [%rd10+72];
	sub.f64 	%fd144, %fd143, %fd30;
	st.local.f64 	[%rd10+72], %fd144;
	ld.local.f64 	%fd145, [%rd10+88];
	sub.f64 	%fd146, %fd145, %fd31;
	st.local.f64 	[%rd10+88], %fd146;
	ld.local.f64 	%fd147, [%rd10+104];
	sub.f64 	%fd148, %fd147, %fd32;
	st.local.f64 	[%rd10+104], %fd148;
	mul.f64 	%fd149, %fd142, %fd33;
	sub.f64 	%fd150, %fd115, %fd149;
	st.local.v2.f64 	[%rd10+112], {%fd150, %fd116};

BB3_38:
	ld.const.u32 	%r124, [mixturesNum];
	setp.eq.s32	%p22, %r124, 0;
	mov.f64 	%fd426, %fd425;
	@%p22 bra 	BB3_67;

	cvta.to.global.u64 	%rd142, %rd31;
	shl.b64 	%rd143, %rd14, 3;
	add.s64 	%rd18, %rd142, %rd143;
	cvta.to.global.u64 	%rd144, %rd28;
	mul.wide.u32 	%rd145, %r502, 16;
	add.s64 	%rd19, %rd144, %rd145;
	mov.u32 	%r503, 0;

BB3_40:
	cvt.u64.u32	%rd20, %r503;
	setp.eq.s32	%p23, %r123, 0;
	@%p23 bra 	BB3_65;

	add.u64 	%rd184, %SPL, 272;
	shl.b64 	%rd146, %rd20, 3;
	mov.u64 	%rd147, mixtureAlpha;
	add.s64 	%rd148, %rd147, %rd146;
	ld.const.f64 	%fd153, [%rd148];
	mul.f64 	%fd36, %fd84, %fd153;
	mov.u32 	%r504, 0;
	mov.u64 	%rd185, %rd19;
	mov.u32 	%r505, %r504;

BB3_42:
	shl.b64 	%rd183, %rd20, 3;
	mov.u64 	%rd182, mixtureC;
	add.s64 	%rd181, %rd182, %rd183;
	ld.const.f64 	%fd409, [%rd181];
	mov.u64 	%rd180, mixtureMu;
	add.s64 	%rd179, %rd180, %rd183;
	ld.const.f64 	%fd408, [%rd179];
	add.u64 	%rd173, %SPL, 144;
	mul.wide.u32 	%rd153, %r504, 16;
	add.s64 	%rd154, %rd173, %rd153;
	ld.local.v2.f64 	{%fd154, %fd155}, [%rd154];
	ld.global.f64 	%fd158, [%rd18];
	fma.rn.f64 	%fd159, %fd408, %fd158, %fd154;
	add.s32 	%r378, %r504, 1;
	mul.wide.u32 	%rd155, %r378, 16;
	add.s64 	%rd156, %rd173, %rd155;
	ld.local.v2.f64 	{%fd160, %fd161}, [%rd156];
	ld.global.f64 	%fd164, [%rd18+8];
	fma.rn.f64 	%fd165, %fd408, %fd164, %fd160;
	add.s32 	%r379, %r504, 2;
	mul.wide.u32 	%rd157, %r379, 16;
	add.s64 	%rd158, %rd173, %rd157;
	ld.local.v2.f64 	{%fd166, %fd167}, [%rd158];
	ld.global.f64 	%fd170, [%rd18+16];
	fma.rn.f64 	%fd171, %fd408, %fd170, %fd166;
	add.f64 	%fd172, %fd155, %fd159;
	sub.f64 	%fd173, %fd159, %fd155;
	add.f64 	%fd174, %fd161, %fd165;
	sub.f64 	%fd175, %fd165, %fd161;
	mul.f64 	%fd176, %fd174, %fd175;
	fma.rn.f64 	%fd177, %fd172, %fd173, %fd176;
	add.f64 	%fd178, %fd167, %fd171;
	sub.f64 	%fd179, %fd171, %fd167;
	fma.rn.f64 	%fd180, %fd178, %fd179, %fd177;
	mul.f64 	%fd181, %fd161, %fd165;
	fma.rn.f64 	%fd182, %fd155, %fd159, %fd181;
	fma.rn.f64 	%fd183, %fd167, %fd171, %fd182;
	add.f64 	%fd184, %fd183, %fd183;
	mul.f64 	%fd185, %fd184, %fd184;
	fma.rn.f64 	%fd186, %fd180, %fd180, %fd185;
	sqrt.rn.f64 	%fd187, %fd186;
	rcp.rn.f64 	%fd188, %fd187;
	add.f64 	%fd189, %fd187, %fd180;
	fma.rn.f64 	%fd190, %fd189, %fd189, %fd185;
	mul.f64 	%fd191, %fd188, %fd190;
	sqrt.rn.f64 	%fd192, %fd191;
	rcp.rn.f64 	%fd193, %fd192;
	mul.f64 	%fd40, %fd189, %fd193;
	mul.f64 	%fd41, %fd184, %fd193;
	ld.local.v2.f64 	{%fd194, %fd195}, [%rd184];
	add.s32 	%r380, %r504, 3;
	mul.wide.u32 	%rd159, %r380, 16;
	add.s64 	%rd160, %rd173, %rd159;
	ld.local.v2.f64 	{%fd196, %fd197}, [%rd160];
	add.f64 	%fd200, %fd196, %fd409;
	add.f64 	%fd44, %fd40, %fd200;
	add.f64 	%fd45, %fd41, %fd197;
	mul.f64 	%fd201, %fd41, %fd41;
	fma.rn.f64 	%fd202, %fd40, %fd40, %fd201;
	sqrt.rn.f64 	%fd416, %fd202;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r506}, %fd416;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r507, %temp}, %fd416;
	}
	mov.u32 	%r508, -1023;
	setp.gt.s32	%p24, %r506, 1048575;
	@%p24 bra 	BB3_44;

	mul.f64 	%fd416, %fd416, 0d4350000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r506}, %fd416;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r507, %temp}, %fd416;
	}
	mov.u32 	%r508, -1077;

BB3_44:
	add.s32 	%r382, %r506, -1;
	setp.lt.u32	%p25, %r382, 2146435071;
	@%p25 bra 	BB3_46;
	bra.uni 	BB3_45;

BB3_46:
	shr.u32 	%r384, %r506, 20;
	add.s32 	%r509, %r508, %r384;
	and.b32  	%r385, %r506, -2146435073;
	or.b32  	%r386, %r385, 1072693248;
	mov.b64 	%fd417, {%r507, %r386};
	setp.lt.s32	%p27, %r386, 1073127583;
	@%p27 bra 	BB3_48;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r387, %temp}, %fd417;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r388}, %fd417;
	}
	add.s32 	%r389, %r388, -1048576;
	mov.b64 	%fd417, {%r387, %r389};
	add.s32 	%r509, %r509, 1;

BB3_48:
	add.f64 	%fd205, %fd417, 0d3FF0000000000000;
	rcp.approx.ftz.f64 	%fd206, %fd205;
	neg.f64 	%fd207, %fd205;
	mov.f64 	%fd208, 0d3FF0000000000000;
	fma.rn.f64 	%fd209, %fd207, %fd206, %fd208;
	fma.rn.f64 	%fd210, %fd209, %fd209, %fd209;
	fma.rn.f64 	%fd211, %fd210, %fd206, %fd206;
	add.f64 	%fd212, %fd417, 0dBFF0000000000000;
	mul.f64 	%fd213, %fd212, %fd211;
	fma.rn.f64 	%fd214, %fd212, %fd211, %fd213;
	mul.f64 	%fd215, %fd214, %fd214;
	mov.f64 	%fd216, 0d3ED0EE258B7A8B04;
	mov.f64 	%fd217, 0d3EB1380B3AE80F1E;
	fma.rn.f64 	%fd218, %fd217, %fd215, %fd216;
	mov.f64 	%fd219, 0d3EF3B2669F02676F;
	fma.rn.f64 	%fd220, %fd218, %fd215, %fd219;
	mov.f64 	%fd221, 0d3F1745CBA9AB0956;
	fma.rn.f64 	%fd222, %fd220, %fd215, %fd221;
	mov.f64 	%fd223, 0d3F3C71C72D1B5154;
	fma.rn.f64 	%fd224, %fd222, %fd215, %fd223;
	mov.f64 	%fd225, 0d3F624924923BE72D;
	fma.rn.f64 	%fd226, %fd224, %fd215, %fd225;
	mov.f64 	%fd227, 0d3F8999999999A3C4;
	fma.rn.f64 	%fd228, %fd226, %fd215, %fd227;
	mov.f64 	%fd229, 0d3FB5555555555554;
	fma.rn.f64 	%fd230, %fd228, %fd215, %fd229;
	sub.f64 	%fd231, %fd212, %fd214;
	add.f64 	%fd232, %fd231, %fd231;
	neg.f64 	%fd233, %fd214;
	fma.rn.f64 	%fd234, %fd233, %fd212, %fd232;
	mul.f64 	%fd235, %fd211, %fd234;
	mul.f64 	%fd236, %fd215, %fd230;
	fma.rn.f64 	%fd237, %fd236, %fd214, %fd235;
	xor.b32  	%r390, %r509, -2147483648;
	mov.u32 	%r391, -2147483648;
	mov.u32 	%r392, 1127219200;
	mov.b64 	%fd238, {%r390, %r392};
	mov.b64 	%fd239, {%r391, %r392};
	sub.f64 	%fd240, %fd238, %fd239;
	mov.f64 	%fd241, 0d3FE62E42FEFA39EF;
	fma.rn.f64 	%fd242, %fd240, %fd241, %fd214;
	neg.f64 	%fd243, %fd240;
	fma.rn.f64 	%fd244, %fd243, %fd241, %fd242;
	sub.f64 	%fd245, %fd244, %fd214;
	sub.f64 	%fd246, %fd237, %fd245;
	mov.f64 	%fd247, 0d3C7ABC9E3B39803F;
	fma.rn.f64 	%fd248, %fd240, %fd247, %fd246;
	add.f64 	%fd418, %fd242, %fd248;
	bra.uni 	BB3_49;

BB3_45:
	mov.f64 	%fd203, 0d7FF0000000000000;
	fma.rn.f64 	%fd204, %fd416, %fd203, %fd203;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r383}, %fd416;
	}
	mov.b32 	 %f2, %r383;
	setp.eq.f32	%p26, %f2, 0f00000000;
	selp.f64	%fd418, 0dFFF0000000000000, %fd204, %p26;

BB3_49:
	abs.f64 	%fd55, %fd40;
	setp.eq.f64	%p28, %fd55, 0d0000000000000000;
	abs.f64 	%fd56, %fd41;
	setp.eq.f64	%p29, %fd56, 0d0000000000000000;
	and.pred  	%p30, %p28, %p29;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r138}, %fd40;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r393}, %fd41;
	}
	and.b32  	%r139, %r393, -2147483648;
	@%p30 bra 	BB3_53;
	bra.uni 	BB3_50;

BB3_53:
	setp.lt.s32	%p38, %r138, 0;
	selp.f64	%fd301, 0d400921FB54442D18, 0d0000000000000000, %p38;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r400, %temp}, %fd301;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r401}, %fd301;
	}
	or.b32  	%r402, %r401, %r139;
	mov.b64 	%fd419, {%r400, %r402};
	bra.uni 	BB3_54;

BB3_50:
	setp.eq.f64	%p31, %fd55, 0d7FF0000000000000;
	setp.eq.f64	%p32, %fd56, 0d7FF0000000000000;
	and.pred  	%p33, %p31, %p32;
	@%p33 bra 	BB3_52;
	bra.uni 	BB3_51;

BB3_52:
	setp.lt.s32	%p37, %r138, 0;
	selp.f64	%fd300, 0d4002D97C7F3321D2, 0d3FE921FB54442D18, %p37;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r397, %temp}, %fd300;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r398}, %fd300;
	}
	or.b32  	%r399, %r398, %r139;
	mov.b64 	%fd419, {%r397, %r399};
	bra.uni 	BB3_54;

BB3_51:
	setp.lt.s32	%p34, %r138, 0;
	min.f64 	%fd249, %fd56, %fd55;
	max.f64 	%fd250, %fd56, %fd55;
	div.rn.f64 	%fd251, %fd249, %fd250;
	mul.f64 	%fd252, %fd251, %fd251;
	mov.f64 	%fd253, 0d3F2D3B63DBB65B49;
	mov.f64 	%fd254, 0dBEF53E1D2A25FF7E;
	fma.rn.f64 	%fd255, %fd254, %fd252, %fd253;
	mov.f64 	%fd256, 0dBF5312788DDE082E;
	fma.rn.f64 	%fd257, %fd255, %fd252, %fd256;
	mov.f64 	%fd258, 0d3F6F9690C8249315;
	fma.rn.f64 	%fd259, %fd257, %fd252, %fd258;
	mov.f64 	%fd260, 0dBF82CF5AABC7CF0D;
	fma.rn.f64 	%fd261, %fd259, %fd252, %fd260;
	mov.f64 	%fd262, 0d3F9162B0B2A3BFDE;
	fma.rn.f64 	%fd263, %fd261, %fd252, %fd262;
	mov.f64 	%fd264, 0dBF9A7256FEB6FC6B;
	fma.rn.f64 	%fd265, %fd263, %fd252, %fd264;
	mov.f64 	%fd266, 0d3FA171560CE4A489;
	fma.rn.f64 	%fd267, %fd265, %fd252, %fd266;
	mov.f64 	%fd268, 0dBFA4F44D841450E4;
	fma.rn.f64 	%fd269, %fd267, %fd252, %fd268;
	mov.f64 	%fd270, 0d3FA7EE3D3F36BB95;
	fma.rn.f64 	%fd271, %fd269, %fd252, %fd270;
	mov.f64 	%fd272, 0dBFAAD32AE04A9FD1;
	fma.rn.f64 	%fd273, %fd271, %fd252, %fd272;
	mov.f64 	%fd274, 0d3FAE17813D66954F;
	fma.rn.f64 	%fd275, %fd273, %fd252, %fd274;
	mov.f64 	%fd276, 0dBFB11089CA9A5BCD;
	fma.rn.f64 	%fd277, %fd275, %fd252, %fd276;
	mov.f64 	%fd278, 0d3FB3B12B2DB51738;
	fma.rn.f64 	%fd279, %fd277, %fd252, %fd278;
	mov.f64 	%fd280, 0dBFB745D022F8DC5C;
	fma.rn.f64 	%fd281, %fd279, %fd252, %fd280;
	mov.f64 	%fd282, 0d3FBC71C709DFE927;
	fma.rn.f64 	%fd283, %fd281, %fd252, %fd282;
	mov.f64 	%fd284, 0dBFC2492491FA1744;
	fma.rn.f64 	%fd285, %fd283, %fd252, %fd284;
	mov.f64 	%fd286, 0d3FC99999999840D2;
	fma.rn.f64 	%fd287, %fd285, %fd252, %fd286;
	mov.f64 	%fd288, 0dBFD555555555544C;
	fma.rn.f64 	%fd289, %fd287, %fd252, %fd288;
	mul.f64 	%fd290, %fd252, %fd289;
	fma.rn.f64 	%fd291, %fd290, %fd251, %fd251;
	mov.f64 	%fd292, 0d3FF921FB54442D18;
	sub.f64 	%fd293, %fd292, %fd291;
	setp.gt.f64	%p35, %fd56, %fd55;
	selp.f64	%fd294, %fd293, %fd291, %p35;
	mov.f64 	%fd295, 0d400921FB54442D18;
	sub.f64 	%fd296, %fd295, %fd294;
	selp.f64	%fd297, %fd296, %fd294, %p34;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r394, %temp}, %fd297;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r395}, %fd297;
	}
	or.b32  	%r396, %r395, %r139;
	mov.b64 	%fd298, {%r394, %r396};
	add.f64 	%fd299, %fd55, %fd56;
	setp.gtu.f64	%p36, %fd299, 0d7FF0000000000000;
	selp.f64	%fd419, %fd299, %fd298, %p36;

BB3_54:
	ld.global.v2.f64 	{%fd302, %fd303}, [%rd185];
	sub.f64 	%fd306, %fd44, %fd418;
	add.f64 	%fd61, %fd306, %fd302;
	sub.f64 	%fd307, %fd45, %fd419;
	add.f64 	%fd421, %fd307, %fd303;
	mov.f64 	%fd308, 0d4338000000000000;
	mov.f64 	%fd309, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd310, %fd61, %fd309, %fd308;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r140, %temp}, %fd310;
	}
	mov.f64 	%fd311, 0dC338000000000000;
	add.rn.f64 	%fd312, %fd310, %fd311;
	mov.f64 	%fd313, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd314, %fd312, %fd313, %fd61;
	mov.f64 	%fd315, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd316, %fd312, %fd315, %fd314;
	mov.f64 	%fd317, 0d3E928AF3FCA213EA;
	mov.f64 	%fd318, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd319, %fd318, %fd316, %fd317;
	mov.f64 	%fd320, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd321, %fd319, %fd316, %fd320;
	mov.f64 	%fd322, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd323, %fd321, %fd316, %fd322;
	mov.f64 	%fd324, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd325, %fd323, %fd316, %fd324;
	mov.f64 	%fd326, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd327, %fd325, %fd316, %fd326;
	mov.f64 	%fd328, 0d3F81111111122322;
	fma.rn.f64 	%fd329, %fd327, %fd316, %fd328;
	mov.f64 	%fd330, 0d3FA55555555502A1;
	fma.rn.f64 	%fd331, %fd329, %fd316, %fd330;
	mov.f64 	%fd332, 0d3FC5555555555511;
	fma.rn.f64 	%fd333, %fd331, %fd316, %fd332;
	mov.f64 	%fd334, 0d3FE000000000000B;
	fma.rn.f64 	%fd335, %fd333, %fd316, %fd334;
	mov.f64 	%fd336, 0d3FF0000000000000;
	fma.rn.f64 	%fd337, %fd335, %fd316, %fd336;
	fma.rn.f64 	%fd338, %fd337, %fd316, %fd336;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r141, %temp}, %fd338;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r142}, %fd338;
	}
	shl.b32 	%r403, %r140, 20;
	add.s32 	%r404, %r142, %r403;
	mov.b64 	%fd420, {%r141, %r404};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r405}, %fd61;
	}
	mov.b32 	 %f3, %r405;
	abs.f32 	%f1, %f3;
	setp.lt.f32	%p39, %f1, 0f4086232B;
	@%p39 bra 	BB3_57;

	setp.lt.f64	%p40, %fd61, 0d0000000000000000;
	add.f64 	%fd339, %fd61, 0d7FF0000000000000;
	selp.f64	%fd420, 0d0000000000000000, %fd339, %p40;
	setp.geu.f32	%p41, %f1, 0f40874800;
	@%p41 bra 	BB3_57;

	shr.u32 	%r406, %r140, 31;
	add.s32 	%r407, %r140, %r406;
	shr.s32 	%r408, %r407, 1;
	shl.b32 	%r409, %r408, 20;
	add.s32 	%r410, %r409, %r142;
	mov.b64 	%fd340, {%r141, %r410};
	sub.s32 	%r411, %r140, %r408;
	shl.b32 	%r412, %r411, 20;
	add.s32 	%r413, %r412, 1072693248;
	mov.u32 	%r414, 0;
	mov.b64 	%fd341, {%r414, %r413};
	mul.f64 	%fd420, %fd340, %fd341;

BB3_57:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r415}, %fd421;
	}
	and.b32  	%r416, %r415, 2147483647;
	setp.ne.s32	%p42, %r416, 2146435072;
	@%p42 bra 	BB3_60;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r417, %temp}, %fd421;
	}
	setp.ne.s32	%p43, %r417, 0;
	@%p43 bra 	BB3_60;

	mov.f64 	%fd342, 0d0000000000000000;
	mul.rn.f64 	%fd421, %fd421, %fd342;

BB3_60:
	mul.f64 	%fd343, %fd421, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r510, %fd343;
	st.local.u32 	[%rd8], %r510;
	cvt.rn.f64.s32	%fd344, %r510;
	neg.f64 	%fd345, %fd344;
	mov.f64 	%fd346, 0d3FF921FB54442D18;
	fma.rn.f64 	%fd347, %fd345, %fd346, %fd421;
	mov.f64 	%fd348, 0d3C91A62633145C00;
	fma.rn.f64 	%fd349, %fd345, %fd348, %fd347;
	mov.f64 	%fd350, 0d397B839A252049C0;
	fma.rn.f64 	%fd422, %fd345, %fd350, %fd349;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r418}, %fd421;
	}
	and.b32  	%r419, %r418, 2145386496;
	setp.lt.u32	%p44, %r419, 1105199104;
	@%p44 bra 	BB3_62;

	add.u64 	%rd175, %SP, 0;
	// Callseq Start 2
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd421;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd175;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd422, [retval0+0];
	
	//{
	}// Callseq End 2
	ld.local.u32 	%r510, [%rd8];

BB3_62:
	mul.rn.f64 	%fd351, %fd422, %fd422;
	mov.f64 	%fd352, 0d3E21EEA7C1EF8528;
	mov.f64 	%fd353, 0dBDA8FF8320FD8164;
	fma.rn.f64 	%fd354, %fd353, %fd351, %fd352;
	mov.f64 	%fd355, 0dBE927E4F8E06E6D9;
	fma.rn.f64 	%fd356, %fd354, %fd351, %fd355;
	mov.f64 	%fd357, 0d3EFA01A019DDBCE9;
	fma.rn.f64 	%fd358, %fd356, %fd351, %fd357;
	mov.f64 	%fd359, 0dBF56C16C16C15D47;
	fma.rn.f64 	%fd360, %fd358, %fd351, %fd359;
	mov.f64 	%fd361, 0d3FA5555555555551;
	fma.rn.f64 	%fd362, %fd360, %fd351, %fd361;
	mov.f64 	%fd363, 0dBFE0000000000000;
	fma.rn.f64 	%fd364, %fd362, %fd351, %fd363;
	fma.rn.f64 	%fd366, %fd364, %fd351, %fd336;
	mov.f64 	%fd367, 0dBE5AE5F12CB0D246;
	mov.f64 	%fd368, 0d3DE5DB65F9785EBA;
	fma.rn.f64 	%fd369, %fd368, %fd351, %fd367;
	mov.f64 	%fd370, 0d3EC71DE369ACE392;
	fma.rn.f64 	%fd371, %fd369, %fd351, %fd370;
	mov.f64 	%fd372, 0dBF2A01A019DB62A1;
	fma.rn.f64 	%fd373, %fd371, %fd351, %fd372;
	mov.f64 	%fd374, 0d3F81111111110818;
	fma.rn.f64 	%fd375, %fd373, %fd351, %fd374;
	mov.f64 	%fd376, 0dBFC5555555555554;
	fma.rn.f64 	%fd377, %fd375, %fd351, %fd376;
	mov.f64 	%fd378, 0d0000000000000000;
	fma.rn.f64 	%fd379, %fd377, %fd351, %fd378;
	fma.rn.f64 	%fd380, %fd379, %fd422, %fd422;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r420}, %fd380;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r421, %temp}, %fd380;
	}
	xor.b32  	%r422, %r420, -2147483648;
	mov.b64 	%fd381, {%r421, %r422};
	and.b32  	%r423, %r510, 1;
	setp.eq.b32	%p45, %r423, 1;
	not.pred 	%p46, %p45;
	selp.f64	%fd423, %fd380, %fd366, %p46;
	selp.f64	%fd424, %fd366, %fd381, %p46;
	and.b32  	%r424, %r510, 2;
	setp.eq.s32	%p47, %r424, 0;
	@%p47 bra 	BB3_64;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r425}, %fd423;
	}
	xor.b32  	%r426, %r425, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r427, %temp}, %fd423;
	}
	mov.b64 	%fd423, {%r427, %r426};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r428}, %fd424;
	}
	xor.b32  	%r429, %r428, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r430, %temp}, %fd424;
	}
	mov.b64 	%fd424, {%r430, %r429};

BB3_64:
	shl.b64 	%rd178, %rd20, 3;
	mov.u64 	%rd177, mixtureAlpha;
	add.s64 	%rd176, %rd177, %rd178;
	ld.const.f64 	%fd407, [%rd176];
	mul.f64 	%fd406, %fd85, %fd407;
	mul.f64 	%fd382, %fd420, %fd423;
	mul.f64 	%fd383, %fd406, %fd382;
	neg.f64 	%fd384, %fd383;
	mul.f64 	%fd385, %fd420, %fd424;
	fma.rn.f64 	%fd386, %fd36, %fd385, %fd384;
	mul.f64 	%fd387, %fd406, %fd385;
	fma.rn.f64 	%fd388, %fd36, %fd382, %fd387;
	add.f64 	%fd389, %fd195, %fd388;
	add.f64 	%fd390, %fd194, %fd386;
	st.local.v2.f64 	[%rd184], {%fd390, %fd389};
	add.s64 	%rd185, %rd185, 16;
	add.s64 	%rd184, %rd184, 16;
	add.s32 	%r504, %r504, 4;
	add.s32 	%r505, %r505, 1;
	setp.lt.u32	%p48, %r505, %r123;
	@%p48 bra 	BB3_42;

BB3_65:
	cvt.u32.u64	%r431, %rd20;
	add.s32 	%r503, %r431, 1;
	setp.lt.u32	%p49, %r503, %r124;
	@%p49 bra 	BB3_40;

	add.u64 	%rd163, %SPL, 272;
	ld.local.v2.f64 	{%fd425, %fd426}, [%rd163];

BB3_67:
	mov.u32 	%r437, %tid.x;
	mov.u32 	%r436, %ctaid.x;
	mov.u32 	%r435, %ntid.x;
	ld.const.u32 	%r434, [scatt_dimProd];
	mad.lo.s32 	%r433, %r435, %r436, %r437;
	div.u32 	%r432, %r433, %r434;
	ld.param.u64 	%rd167, [_Z18multipleScatteringP7double2PKS_PKdS4_S4_S2_PKbS2_S2_S2_S2_S4_S4_S4__param_0];
	cvta.to.global.u64 	%rd164, %rd167;
	mul.wide.u32 	%rd165, %r432, 16;
	add.s64 	%rd25, %rd164, %rd165;
	add.s64 	%rd26, %rd25, 8;
	setp.eq.s32	%p50, %r123, 2;
	@%p50 bra 	BB3_69;
	bra.uni 	BB3_68;

BB3_69:
	add.u64 	%rd169, %SPL, 272;
	add.s64 	%rd168, %rd169, 16;
	ld.local.v2.f64 	{%fd395, %fd396}, [%rd168];
	mul.f64 	%fd399, %fd426, %fd396;
	fma.rn.f64 	%fd400, %fd425, %fd395, %fd399;
	neg.f64 	%fd401, %fd396;
	mul.f64 	%fd402, %fd426, %fd395;
	fma.rn.f64 	%fd403, %fd425, %fd401, %fd402;
	atom.global.add.f64 	%fd404, [%rd25], %fd400;
	atom.global.add.f64 	%fd405, [%rd26], %fd403;
	bra.uni 	BB3_70;

BB3_68:
	atom.global.add.f64 	%fd393, [%rd25], %fd425;
	atom.global.add.f64 	%fd394, [%rd26], %fd426;

BB3_70:
	ret;
}

.func  (.param .b64 func_retval0) __internal_trig_reduction_slowpathd(
	.param .b64 __internal_trig_reduction_slowpathd_param_0,
	.param .b64 __internal_trig_reduction_slowpathd_param_1
)
{
	.local .align 8 .b8 	__local_depot4[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<9>;
	.reg .b32 	%r<42>;
	.reg .f64 	%fd<5>;
	.reg .b64 	%rd<101>;


	mov.u64 	%SPL, __local_depot4;
	ld.param.f64 	%fd4, [__internal_trig_reduction_slowpathd_param_0];
	ld.param.u64 	%rd37, [__internal_trig_reduction_slowpathd_param_1];
	add.u64 	%rd1, %SPL, 0;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1}, %fd4;
	}
	and.b32  	%r40, %r1, -2147483648;
	shr.u32 	%r3, %r1, 20;
	bfe.u32 	%r4, %r1, 20, 11;
	setp.eq.s32	%p1, %r4, 2047;
	@%p1 bra 	BB4_13;

	add.s32 	%r15, %r4, -1024;
	shr.u32 	%r16, %r15, 6;
	mov.u32 	%r17, 15;
	sub.s32 	%r5, %r17, %r16;
	mov.u32 	%r18, 19;
	sub.s32 	%r19, %r18, %r16;
	mov.u32 	%r20, 18;
	min.s32 	%r6, %r20, %r19;
	mov.u64 	%rd94, 0;
	setp.ge.s32	%p2, %r5, %r6;
	mov.u64 	%rd93, %rd1;
	@%p2 bra 	BB4_4;

	bfe.u32 	%r21, %r1, 20, 11;
	add.s32 	%r22, %r21, -1024;
	shr.u32 	%r23, %r22, 6;
	sub.s32 	%r25, %r17, %r23;
	mul.wide.s32 	%rd41, %r25, 8;
	mov.u64 	%rd42, __cudart_i2opi_d;
	add.s64 	%rd89, %rd42, %rd41;
	mov.b64 	 %rd43, %fd4;
	shl.b64 	%rd44, %rd43, 11;
	or.b64  	%rd5, %rd44, -9223372036854775808;
	mov.u64 	%rd94, 0;
	mov.u64 	%rd93, %rd1;
	mov.u64 	%rd91, %rd1;
	mov.u32 	%r39, %r5;

BB4_3:
	.pragma "nounroll";
	ld.const.u64 	%rd47, [%rd89];
	// inline asm
	{
	.reg .u32 r0, r1, r2, r3, alo, ahi, blo, bhi, clo, chi;
	mov.b64         {alo,ahi}, %rd47;    
	mov.b64         {blo,bhi}, %rd5;    
	mov.b64         {clo,chi}, %rd94;    
	mad.lo.cc.u32   r0, alo, blo, clo;
	madc.hi.cc.u32  r1, alo, blo, chi;
	madc.hi.u32     r2, alo, bhi,   0;
	mad.lo.cc.u32   r1, alo, bhi,  r1;
	madc.hi.cc.u32  r2, ahi, blo,  r2;
	madc.hi.u32     r3, ahi, bhi,   0;
	mad.lo.cc.u32   r1, ahi, blo,  r1;
	madc.lo.cc.u32  r2, ahi, bhi,  r2;
	addc.u32        r3,  r3,   0;     
	mov.b64         %rd45, {r0,r1};      
	mov.b64         %rd94, {r2,r3};      
	}
	// inline asm
	st.local.u64 	[%rd91], %rd45;
	add.s32 	%r39, %r39, 1;
	sub.s32 	%r26, %r39, %r5;
	mul.wide.s32 	%rd50, %r26, 8;
	add.s64 	%rd91, %rd1, %rd50;
	add.s64 	%rd93, %rd93, 8;
	add.s64 	%rd89, %rd89, 8;
	setp.lt.s32	%p3, %r39, %r6;
	@%p3 bra 	BB4_3;

BB4_4:
	st.local.u64 	[%rd93], %rd94;
	ld.local.u64 	%rd95, [%rd1+16];
	ld.local.u64 	%rd96, [%rd1+24];
	and.b32  	%r9, %r3, 63;
	setp.eq.s32	%p4, %r9, 0;
	@%p4 bra 	BB4_6;

	mov.u32 	%r27, 64;
	sub.s32 	%r28, %r27, %r9;
	shl.b64 	%rd51, %rd96, %r9;
	shr.u64 	%rd52, %rd95, %r28;
	or.b64  	%rd96, %rd51, %rd52;
	shl.b64 	%rd53, %rd95, %r9;
	ld.local.u64 	%rd54, [%rd1+8];
	shr.u64 	%rd55, %rd54, %r28;
	or.b64  	%rd95, %rd55, %rd53;

BB4_6:
	shr.u64 	%rd56, %rd96, 62;
	cvt.u32.u64	%r29, %rd56;
	shr.u64 	%rd57, %rd95, 62;
	shl.b64 	%rd58, %rd96, 2;
	or.b64  	%rd98, %rd58, %rd57;
	shl.b64 	%rd97, %rd95, 2;
	shr.u64 	%rd59, %rd96, 61;
	cvt.u32.u64	%r30, %rd59;
	and.b32  	%r31, %r30, 1;
	add.s32 	%r32, %r31, %r29;
	neg.s32 	%r33, %r32;
	setp.eq.s32	%p5, %r40, 0;
	selp.b32	%r34, %r32, %r33, %p5;
	cvta.to.local.u64 	%rd60, %rd37;
	st.local.u32 	[%rd60], %r34;
	setp.eq.s32	%p6, %r31, 0;
	@%p6 bra 	BB4_8;

	mov.u64 	%rd64, 0;
	// inline asm
	{
	.reg .u32 r0, r1, r2, r3, a0, a1, a2, a3, b0, b1, b2, b3;
	mov.b64         {a0,a1}, %rd64;
	mov.b64         {a2,a3}, %rd64;
	mov.b64         {b0,b1}, %rd97;
	mov.b64         {b2,b3}, %rd98;
	sub.cc.u32      r0, a0, b0; 
	subc.cc.u32     r1, a1, b1; 
	subc.cc.u32     r2, a2, b2; 
	subc.u32        r3, a3, b3; 
	mov.b64         %rd97, {r0,r1};
	mov.b64         %rd98, {r2,r3};
	}
	// inline asm
	xor.b32  	%r40, %r40, -2147483648;

BB4_8:
	clz.b64 	%r41, %rd98;
	setp.eq.s32	%p7, %r41, 0;
	@%p7 bra 	BB4_10;

	shl.b64 	%rd67, %rd98, %r41;
	mov.u32 	%r35, 64;
	sub.s32 	%r36, %r35, %r41;
	shr.u64 	%rd68, %rd97, %r36;
	or.b64  	%rd98, %rd68, %rd67;

BB4_10:
	mov.u64 	%rd72, -3958705157555305931;
	// inline asm
	{
	.reg .u32 r0, r1, r2, r3, alo, ahi, blo, bhi;
	mov.b64         {alo,ahi}, %rd98;   
	mov.b64         {blo,bhi}, %rd72;   
	mul.lo.u32      r0, alo, blo;    
	mul.hi.u32      r1, alo, blo;    
	mad.lo.cc.u32   r1, alo, bhi, r1;
	madc.hi.u32     r2, alo, bhi,  0;
	mad.lo.cc.u32   r1, ahi, blo, r1;
	madc.hi.cc.u32  r2, ahi, blo, r2;
	madc.hi.u32     r3, ahi, bhi,  0;
	mad.lo.cc.u32   r2, ahi, bhi, r2;
	addc.u32        r3, r3,  0;      
	mov.b64         %rd69, {r0,r1};     
	mov.b64         %rd100, {r2,r3};     
	}
	// inline asm
	setp.lt.s64	%p8, %rd100, 1;
	@%p8 bra 	BB4_12;

	// inline asm
	{
	.reg .u32 r0, r1, r2, r3, a0, a1, a2, a3, b0, b1, b2, b3;
	mov.b64         {a0,a1}, %rd69;
	mov.b64         {a2,a3}, %rd100;
	mov.b64         {b0,b1}, %rd69;
	mov.b64         {b2,b3}, %rd100;
	add.cc.u32      r0, a0, b0; 
	addc.cc.u32     r1, a1, b1; 
	addc.cc.u32     r2, a2, b2; 
	addc.u32        r3, a3, b3; 
	mov.b64         %rd73, {r0,r1};
	mov.b64         %rd100, {r2,r3};
	}
	// inline asm
	add.s32 	%r41, %r41, 1;

BB4_12:
	cvt.u64.u32	%rd79, %r40;
	shl.b64 	%rd80, %rd79, 32;
	mov.u32 	%r37, 1022;
	sub.s32 	%r38, %r37, %r41;
	cvt.u64.u32	%rd81, %r38;
	shl.b64 	%rd82, %rd81, 52;
	add.s64 	%rd83, %rd100, 1;
	shr.u64 	%rd84, %rd83, 10;
	add.s64 	%rd85, %rd84, 1;
	shr.u64 	%rd86, %rd85, 1;
	add.s64 	%rd87, %rd86, %rd82;
	or.b64  	%rd88, %rd87, %rd80;
	mov.b64 	 %fd4, %rd88;

BB4_13:
	st.param.f64	[func_retval0+0], %fd4;
	ret;
}


