#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4093.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.626     0.792
n_n4155.out[0] (.names)                                          0.235     1.027
n_n4116.in[2] (.names)                                           0.100     1.127
n_n4116.out[0] (.names)                                          0.235     1.362
n_n3595.in[1] (.names)                                           0.492     1.854
n_n3595.out[0] (.names)                                          0.235     2.089
n_n4039.in[3] (.names)                                           0.100     2.189
n_n4039.out[0] (.names)                                          0.235     2.424
n_n4038.in[2] (.names)                                           0.458     2.882
n_n4038.out[0] (.names)                                          0.235     3.117
[899].in[1] (.names)                                             0.469     3.586
[899].out[0] (.names)                                            0.235     3.821
n_n3786.in[2] (.names)                                           0.341     4.163
n_n3786.out[0] (.names)                                          0.235     4.398
[1137].in[2] (.names)                                            0.100     4.498
[1137].out[0] (.names)                                           0.235     4.733
n_n135.in[3] (.names)                                            0.480     5.213
n_n135.out[0] (.names)                                           0.235     5.448
[6386].in[2] (.names)                                            0.461     5.908
[6386].out[0] (.names)                                           0.235     6.143
n_n132.in[2] (.names)                                            0.342     6.486
n_n132.out[0] (.names)                                           0.235     6.721
n_n4093.D[0] (.latch)                                            0.000     6.721
data arrival time                                                          6.721

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4093.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.721
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.744


#Path 2
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3766.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.626     0.792
n_n4155.out[0] (.names)                                          0.235     1.027
[1079].in[3] (.names)                                            0.100     1.127
[1079].out[0] (.names)                                           0.235     1.362
n_n4256.in[1] (.names)                                           0.485     1.847
n_n4256.out[0] (.names)                                          0.235     2.082
n_n4254.in[1] (.names)                                           0.480     2.562
n_n4254.out[0] (.names)                                          0.235     2.797
[901].in[3] (.names)                                             0.100     2.897
[901].out[0] (.names)                                            0.235     3.132
n_n3240.in[2] (.names)                                           0.100     3.232
n_n3240.out[0] (.names)                                          0.235     3.467
[905].in[2] (.names)                                             0.100     3.567
[905].out[0] (.names)                                            0.235     3.802
n_n3852.in[2] (.names)                                           0.100     3.902
n_n3852.out[0] (.names)                                          0.235     4.137
[2264].in[3] (.names)                                            0.336     4.473
[2264].out[0] (.names)                                           0.235     4.708
n_n3832.in[1] (.names)                                           0.342     5.050
n_n3832.out[0] (.names)                                          0.235     5.285
[947].in[0] (.names)                                             0.461     5.745
[947].out[0] (.names)                                            0.235     5.980
[1280].in[1] (.names)                                            0.100     6.080
[1280].out[0] (.names)                                           0.235     6.315
n_n3184.in[1] (.names)                                           0.100     6.415
n_n3184.out[0] (.names)                                          0.235     6.650
n_n3766.D[0] (.latch)                                            0.000     6.650
data arrival time                                                          6.650

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3766.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.650
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.674


#Path 3
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4275.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.626     0.792
n_n4155.out[0] (.names)                                          0.235     1.027
[1079].in[3] (.names)                                            0.100     1.127
[1079].out[0] (.names)                                           0.235     1.362
n_n4256.in[1] (.names)                                           0.485     1.847
n_n4256.out[0] (.names)                                          0.235     2.082
n_n4254.in[1] (.names)                                           0.480     2.562
n_n4254.out[0] (.names)                                          0.235     2.797
[901].in[3] (.names)                                             0.100     2.897
[901].out[0] (.names)                                            0.235     3.132
n_n3240.in[2] (.names)                                           0.100     3.232
n_n3240.out[0] (.names)                                          0.235     3.467
[905].in[2] (.names)                                             0.100     3.567
[905].out[0] (.names)                                            0.235     3.802
n_n3852.in[2] (.names)                                           0.100     3.902
n_n3852.out[0] (.names)                                          0.235     4.137
[2264].in[3] (.names)                                            0.336     4.473
[2264].out[0] (.names)                                           0.235     4.708
n_n3832.in[1] (.names)                                           0.342     5.050
n_n3832.out[0] (.names)                                          0.235     5.285
[947].in[0] (.names)                                             0.461     5.745
[947].out[0] (.names)                                            0.235     5.980
[1042].in[0] (.names)                                            0.100     6.080
[1042].out[0] (.names)                                           0.235     6.315
n_n3009.in[1] (.names)                                           0.100     6.415
n_n3009.out[0] (.names)                                          0.235     6.650
n_n4275.D[0] (.latch)                                            0.000     6.650
data arrival time                                                          6.650

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4275.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.650
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.674


#Path 4
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3483.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.626     0.792
n_n4155.out[0] (.names)                                          0.235     1.027
[1079].in[3] (.names)                                            0.100     1.127
[1079].out[0] (.names)                                           0.235     1.362
n_n4256.in[1] (.names)                                           0.485     1.847
n_n4256.out[0] (.names)                                          0.235     2.082
n_n4254.in[1] (.names)                                           0.480     2.562
n_n4254.out[0] (.names)                                          0.235     2.797
[901].in[3] (.names)                                             0.100     2.897
[901].out[0] (.names)                                            0.235     3.132
n_n3240.in[2] (.names)                                           0.100     3.232
n_n3240.out[0] (.names)                                          0.235     3.467
[905].in[2] (.names)                                             0.100     3.567
[905].out[0] (.names)                                            0.235     3.802
n_n3852.in[2] (.names)                                           0.100     3.902
n_n3852.out[0] (.names)                                          0.235     4.137
[2264].in[3] (.names)                                            0.336     4.473
[2264].out[0] (.names)                                           0.235     4.708
n_n3832.in[1] (.names)                                           0.342     5.050
n_n3832.out[0] (.names)                                          0.235     5.285
[982].in[0] (.names)                                             0.461     5.745
[982].out[0] (.names)                                            0.235     5.980
[1538].in[1] (.names)                                            0.100     6.080
[1538].out[0] (.names)                                           0.235     6.315
n_n3466.in[3] (.names)                                           0.100     6.415
n_n3466.out[0] (.names)                                          0.235     6.650
n_n3483.D[0] (.latch)                                            0.000     6.650
data arrival time                                                          6.650

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3483.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.650
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.674


#Path 5
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3724.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.626     0.792
n_n4155.out[0] (.names)                                          0.235     1.027
[1079].in[3] (.names)                                            0.100     1.127
[1079].out[0] (.names)                                           0.235     1.362
n_n4256.in[1] (.names)                                           0.485     1.847
n_n4256.out[0] (.names)                                          0.235     2.082
n_n4254.in[1] (.names)                                           0.480     2.562
n_n4254.out[0] (.names)                                          0.235     2.797
[901].in[3] (.names)                                             0.100     2.897
[901].out[0] (.names)                                            0.235     3.132
n_n3240.in[2] (.names)                                           0.100     3.232
n_n3240.out[0] (.names)                                          0.235     3.467
[905].in[2] (.names)                                             0.100     3.567
[905].out[0] (.names)                                            0.235     3.802
n_n3852.in[2] (.names)                                           0.100     3.902
n_n3852.out[0] (.names)                                          0.235     4.137
[2264].in[3] (.names)                                            0.336     4.473
[2264].out[0] (.names)                                           0.235     4.708
n_n3832.in[1] (.names)                                           0.342     5.050
n_n3832.out[0] (.names)                                          0.235     5.285
[947].in[0] (.names)                                             0.461     5.745
[947].out[0] (.names)                                            0.235     5.980
n_n3217.in[3] (.names)                                           0.330     6.311
n_n3217.out[0] (.names)                                          0.235     6.546
n_n3724.D[0] (.latch)                                            0.000     6.546
data arrival time                                                          6.546

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3724.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.546
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.569


#Path 6
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4227.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.626     0.792
n_n4155.out[0] (.names)                                          0.235     1.027
[1079].in[3] (.names)                                            0.100     1.127
[1079].out[0] (.names)                                           0.235     1.362
n_n4256.in[1] (.names)                                           0.485     1.847
n_n4256.out[0] (.names)                                          0.235     2.082
n_n4254.in[1] (.names)                                           0.480     2.562
n_n4254.out[0] (.names)                                          0.235     2.797
[901].in[3] (.names)                                             0.100     2.897
[901].out[0] (.names)                                            0.235     3.132
n_n3240.in[2] (.names)                                           0.100     3.232
n_n3240.out[0] (.names)                                          0.235     3.467
[905].in[2] (.names)                                             0.100     3.567
[905].out[0] (.names)                                            0.235     3.802
n_n3852.in[2] (.names)                                           0.100     3.902
n_n3852.out[0] (.names)                                          0.235     4.137
[2264].in[3] (.names)                                            0.336     4.473
[2264].out[0] (.names)                                           0.235     4.708
n_n3832.in[1] (.names)                                           0.342     5.050
n_n3832.out[0] (.names)                                          0.235     5.285
[947].in[0] (.names)                                             0.461     5.745
[947].out[0] (.names)                                            0.235     5.980
n_n3026.in[1] (.names)                                           0.330     6.311
n_n3026.out[0] (.names)                                          0.235     6.546
n_n4227.D[0] (.latch)                                            0.000     6.546
data arrival time                                                          6.546

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4227.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.546
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.569


#Path 7
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3709.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.626     0.792
n_n4155.out[0] (.names)                                          0.235     1.027
n_n4116.in[2] (.names)                                           0.100     1.127
n_n4116.out[0] (.names)                                          0.235     1.362
n_n3595.in[1] (.names)                                           0.492     1.854
n_n3595.out[0] (.names)                                          0.235     2.089
n_n4039.in[3] (.names)                                           0.100     2.189
n_n4039.out[0] (.names)                                          0.235     2.424
n_n4038.in[2] (.names)                                           0.458     2.882
n_n4038.out[0] (.names)                                          0.235     3.117
[899].in[1] (.names)                                             0.469     3.586
[899].out[0] (.names)                                            0.235     3.821
n_n3786.in[2] (.names)                                           0.341     4.163
n_n3786.out[0] (.names)                                          0.235     4.398
[2060].in[0] (.names)                                            0.340     4.738
[2060].out[0] (.names)                                           0.235     4.973
[6290].in[1] (.names)                                            0.100     5.073
[6290].out[0] (.names)                                           0.235     5.308
[1492].in[3] (.names)                                            0.341     5.649
[1492].out[0] (.names)                                           0.235     5.884
n_n3199.in[1] (.names)                                           0.341     6.226
n_n3199.out[0] (.names)                                          0.235     6.461
n_n3709.D[0] (.latch)                                            0.000     6.461
data arrival time                                                          6.461

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3709.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.461
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.484


#Path 8
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3814.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.626     0.792
n_n4155.out[0] (.names)                                          0.235     1.027
[1079].in[3] (.names)                                            0.100     1.127
[1079].out[0] (.names)                                           0.235     1.362
n_n4256.in[1] (.names)                                           0.485     1.847
n_n4256.out[0] (.names)                                          0.235     2.082
n_n4254.in[1] (.names)                                           0.480     2.562
n_n4254.out[0] (.names)                                          0.235     2.797
[901].in[3] (.names)                                             0.100     2.897
[901].out[0] (.names)                                            0.235     3.132
n_n3240.in[2] (.names)                                           0.100     3.232
n_n3240.out[0] (.names)                                          0.235     3.467
[905].in[2] (.names)                                             0.100     3.567
[905].out[0] (.names)                                            0.235     3.802
n_n3852.in[2] (.names)                                           0.100     3.902
n_n3852.out[0] (.names)                                          0.235     4.137
[2264].in[3] (.names)                                            0.336     4.473
[2264].out[0] (.names)                                           0.235     4.708
n_n3832.in[1] (.names)                                           0.342     5.050
n_n3832.out[0] (.names)                                          0.235     5.285
[946].in[1] (.names)                                             0.464     5.748
[946].out[0] (.names)                                            0.235     5.983
n_n3813.in[2] (.names)                                           0.100     6.083
n_n3813.out[0] (.names)                                          0.235     6.318
n_n3814.D[0] (.latch)                                            0.000     6.318
data arrival time                                                          6.318

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3814.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.318
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.342


#Path 9
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4334.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.626     0.792
n_n4155.out[0] (.names)                                          0.235     1.027
[1079].in[3] (.names)                                            0.100     1.127
[1079].out[0] (.names)                                           0.235     1.362
n_n4256.in[1] (.names)                                           0.485     1.847
n_n4256.out[0] (.names)                                          0.235     2.082
n_n4254.in[1] (.names)                                           0.480     2.562
n_n4254.out[0] (.names)                                          0.235     2.797
[901].in[3] (.names)                                             0.100     2.897
[901].out[0] (.names)                                            0.235     3.132
n_n3240.in[2] (.names)                                           0.100     3.232
n_n3240.out[0] (.names)                                          0.235     3.467
[905].in[2] (.names)                                             0.100     3.567
[905].out[0] (.names)                                            0.235     3.802
n_n3852.in[2] (.names)                                           0.100     3.902
n_n3852.out[0] (.names)                                          0.235     4.137
[2264].in[3] (.names)                                            0.336     4.473
[2264].out[0] (.names)                                           0.235     4.708
n_n3832.in[1] (.names)                                           0.342     5.050
n_n3832.out[0] (.names)                                          0.235     5.285
[982].in[0] (.names)                                             0.461     5.745
[982].out[0] (.names)                                            0.235     5.980
n_n3907.in[2] (.names)                                           0.100     6.080
n_n3907.out[0] (.names)                                          0.235     6.315
n_n4334.D[0] (.latch)                                            0.000     6.315
data arrival time                                                          6.315

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4334.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.315
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.339


#Path 10
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4012.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.626     0.792
n_n4155.out[0] (.names)                                          0.235     1.027
[1079].in[3] (.names)                                            0.100     1.127
[1079].out[0] (.names)                                           0.235     1.362
n_n4256.in[1] (.names)                                           0.485     1.847
n_n4256.out[0] (.names)                                          0.235     2.082
n_n4254.in[1] (.names)                                           0.480     2.562
n_n4254.out[0] (.names)                                          0.235     2.797
[901].in[3] (.names)                                             0.100     2.897
[901].out[0] (.names)                                            0.235     3.132
n_n3240.in[2] (.names)                                           0.100     3.232
n_n3240.out[0] (.names)                                          0.235     3.467
[905].in[2] (.names)                                             0.100     3.567
[905].out[0] (.names)                                            0.235     3.802
n_n3852.in[2] (.names)                                           0.100     3.902
n_n3852.out[0] (.names)                                          0.235     4.137
[2264].in[3] (.names)                                            0.336     4.473
[2264].out[0] (.names)                                           0.235     4.708
n_n3832.in[1] (.names)                                           0.342     5.050
n_n3832.out[0] (.names)                                          0.235     5.285
[982].in[0] (.names)                                             0.461     5.745
[982].out[0] (.names)                                            0.235     5.980
n_n4011.in[1] (.names)                                           0.100     6.080
n_n4011.out[0] (.names)                                          0.235     6.315
n_n4012.D[0] (.latch)                                            0.000     6.315
data arrival time                                                          6.315

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4012.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.315
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.339


#Path 11
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3818.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.626     0.792
n_n4155.out[0] (.names)                                          0.235     1.027
[1079].in[3] (.names)                                            0.100     1.127
[1079].out[0] (.names)                                           0.235     1.362
n_n4256.in[1] (.names)                                           0.485     1.847
n_n4256.out[0] (.names)                                          0.235     2.082
n_n4254.in[1] (.names)                                           0.480     2.562
n_n4254.out[0] (.names)                                          0.235     2.797
[901].in[3] (.names)                                             0.100     2.897
[901].out[0] (.names)                                            0.235     3.132
n_n3240.in[2] (.names)                                           0.100     3.232
n_n3240.out[0] (.names)                                          0.235     3.467
[905].in[2] (.names)                                             0.100     3.567
[905].out[0] (.names)                                            0.235     3.802
n_n3852.in[2] (.names)                                           0.100     3.902
n_n3852.out[0] (.names)                                          0.235     4.137
[2264].in[3] (.names)                                            0.336     4.473
[2264].out[0] (.names)                                           0.235     4.708
n_n3832.in[1] (.names)                                           0.342     5.050
n_n3832.out[0] (.names)                                          0.235     5.285
[1391].in[2] (.names)                                            0.459     5.744
[1391].out[0] (.names)                                           0.235     5.979
n_n3817.in[0] (.names)                                           0.100     6.079
n_n3817.out[0] (.names)                                          0.235     6.314
n_n3818.D[0] (.latch)                                            0.000     6.314
data arrival time                                                          6.314

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3818.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.314
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.338


#Path 12
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4080.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.626     0.792
n_n4155.out[0] (.names)                                          0.235     1.027
[1079].in[3] (.names)                                            0.100     1.127
[1079].out[0] (.names)                                           0.235     1.362
n_n4256.in[1] (.names)                                           0.485     1.847
n_n4256.out[0] (.names)                                          0.235     2.082
n_n4254.in[1] (.names)                                           0.480     2.562
n_n4254.out[0] (.names)                                          0.235     2.797
[901].in[3] (.names)                                             0.100     2.897
[901].out[0] (.names)                                            0.235     3.132
n_n3240.in[2] (.names)                                           0.100     3.232
n_n3240.out[0] (.names)                                          0.235     3.467
[905].in[2] (.names)                                             0.100     3.567
[905].out[0] (.names)                                            0.235     3.802
n_n3852.in[2] (.names)                                           0.100     3.902
n_n3852.out[0] (.names)                                          0.235     4.137
[2264].in[3] (.names)                                            0.336     4.473
[2264].out[0] (.names)                                           0.235     4.708
n_n3832.in[1] (.names)                                           0.342     5.050
n_n3832.out[0] (.names)                                          0.235     5.285
[1165].in[2] (.names)                                            0.459     5.744
[1165].out[0] (.names)                                           0.235     5.979
n_n3292.in[0] (.names)                                           0.100     6.079
n_n3292.out[0] (.names)                                          0.235     6.314
n_n4080.D[0] (.latch)                                            0.000     6.314
data arrival time                                                          6.314

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4080.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.314
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.338


#Path 13
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3831.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.626     0.792
n_n4155.out[0] (.names)                                          0.235     1.027
n_n4116.in[2] (.names)                                           0.100     1.127
n_n4116.out[0] (.names)                                          0.235     1.362
n_n3595.in[1] (.names)                                           0.492     1.854
n_n3595.out[0] (.names)                                          0.235     2.089
n_n4039.in[3] (.names)                                           0.100     2.189
n_n4039.out[0] (.names)                                          0.235     2.424
n_n4038.in[2] (.names)                                           0.458     2.882
n_n4038.out[0] (.names)                                          0.235     3.117
[899].in[1] (.names)                                             0.469     3.586
[899].out[0] (.names)                                            0.235     3.821
n_n3786.in[2] (.names)                                           0.341     4.163
n_n3786.out[0] (.names)                                          0.235     4.398
[2060].in[0] (.names)                                            0.340     4.738
[2060].out[0] (.names)                                           0.235     4.973
[6290].in[1] (.names)                                            0.100     5.073
[6290].out[0] (.names)                                           0.235     5.308
[1063].in[3] (.names)                                            0.100     5.408
[1063].out[0] (.names)                                           0.235     5.643
[6376].in[2] (.names)                                            0.100     5.743
[6376].out[0] (.names)                                           0.235     5.978
n_n128.in[1] (.names)                                            0.100     6.078
n_n128.out[0] (.names)                                           0.235     6.313
n_n3831.D[0] (.latch)                                            0.000     6.313
data arrival time                                                          6.313

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3831.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.313
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.337


#Path 14
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3726.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.626     0.792
n_n4155.out[0] (.names)                                          0.235     1.027
[1079].in[3] (.names)                                            0.100     1.127
[1079].out[0] (.names)                                           0.235     1.362
n_n4256.in[1] (.names)                                           0.485     1.847
n_n4256.out[0] (.names)                                          0.235     2.082
n_n4254.in[1] (.names)                                           0.480     2.562
n_n4254.out[0] (.names)                                          0.235     2.797
[901].in[3] (.names)                                             0.100     2.897
[901].out[0] (.names)                                            0.235     3.132
n_n3240.in[2] (.names)                                           0.100     3.232
n_n3240.out[0] (.names)                                          0.235     3.467
[905].in[2] (.names)                                             0.100     3.567
[905].out[0] (.names)                                            0.235     3.802
n_n3852.in[2] (.names)                                           0.100     3.902
n_n3852.out[0] (.names)                                          0.235     4.137
[1015].in[3] (.names)                                            0.447     4.584
[1015].out[0] (.names)                                           0.235     4.819
[6255].in[0] (.names)                                            0.100     4.919
[6255].out[0] (.names)                                           0.235     5.154
[2240].in[3] (.names)                                            0.516     5.670
[2240].out[0] (.names)                                           0.235     5.905
n_n3725.in[0] (.names)                                           0.100     6.005
n_n3725.out[0] (.names)                                          0.235     6.240
n_n3726.D[0] (.latch)                                            0.000     6.240
data arrival time                                                          6.240

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3726.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.240
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.264


#Path 15
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3995.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.626     0.792
n_n4155.out[0] (.names)                                          0.235     1.027
[1079].in[3] (.names)                                            0.100     1.127
[1079].out[0] (.names)                                           0.235     1.362
n_n4256.in[1] (.names)                                           0.485     1.847
n_n4256.out[0] (.names)                                          0.235     2.082
n_n4254.in[1] (.names)                                           0.480     2.562
n_n4254.out[0] (.names)                                          0.235     2.797
[901].in[3] (.names)                                             0.100     2.897
[901].out[0] (.names)                                            0.235     3.132
n_n3240.in[2] (.names)                                           0.100     3.232
n_n3240.out[0] (.names)                                          0.235     3.467
[905].in[2] (.names)                                             0.100     3.567
[905].out[0] (.names)                                            0.235     3.802
n_n3852.in[2] (.names)                                           0.100     3.902
n_n3852.out[0] (.names)                                          0.235     4.137
[1015].in[3] (.names)                                            0.447     4.584
[1015].out[0] (.names)                                           0.235     4.819
[6255].in[0] (.names)                                            0.100     4.919
[6255].out[0] (.names)                                           0.235     5.154
[1771].in[3] (.names)                                            0.516     5.670
[1771].out[0] (.names)                                           0.235     5.905
n_n3235.in[0] (.names)                                           0.100     6.005
n_n3235.out[0] (.names)                                          0.235     6.240
n_n3995.D[0] (.latch)                                            0.000     6.240
data arrival time                                                          6.240

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3995.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.240
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.264


#Path 16
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3574.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.626     0.792
n_n4155.out[0] (.names)                                          0.235     1.027
[1079].in[3] (.names)                                            0.100     1.127
[1079].out[0] (.names)                                           0.235     1.362
n_n4256.in[1] (.names)                                           0.485     1.847
n_n4256.out[0] (.names)                                          0.235     2.082
n_n4254.in[1] (.names)                                           0.480     2.562
n_n4254.out[0] (.names)                                          0.235     2.797
[901].in[3] (.names)                                             0.100     2.897
[901].out[0] (.names)                                            0.235     3.132
n_n3240.in[2] (.names)                                           0.100     3.232
n_n3240.out[0] (.names)                                          0.235     3.467
[905].in[2] (.names)                                             0.100     3.567
[905].out[0] (.names)                                            0.235     3.802
n_n3852.in[2] (.names)                                           0.100     3.902
n_n3852.out[0] (.names)                                          0.235     4.137
[1015].in[3] (.names)                                            0.447     4.584
[1015].out[0] (.names)                                           0.235     4.819
[6255].in[0] (.names)                                            0.100     4.919
[6255].out[0] (.names)                                           0.235     5.154
[2262].in[2] (.names)                                            0.516     5.670
[2262].out[0] (.names)                                           0.235     5.905
n_n3444.in[1] (.names)                                           0.100     6.005
n_n3444.out[0] (.names)                                          0.235     6.240
n_n3574.D[0] (.latch)                                            0.000     6.240
data arrival time                                                          6.240

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3574.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.240
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.264


#Path 17
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3707.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.626     0.792
n_n4155.out[0] (.names)                                          0.235     1.027
n_n4116.in[2] (.names)                                           0.100     1.127
n_n4116.out[0] (.names)                                          0.235     1.362
n_n3595.in[1] (.names)                                           0.492     1.854
n_n3595.out[0] (.names)                                          0.235     2.089
n_n4039.in[3] (.names)                                           0.100     2.189
n_n4039.out[0] (.names)                                          0.235     2.424
n_n4038.in[2] (.names)                                           0.458     2.882
n_n4038.out[0] (.names)                                          0.235     3.117
[899].in[1] (.names)                                             0.469     3.586
[899].out[0] (.names)                                            0.235     3.821
n_n3786.in[2] (.names)                                           0.341     4.163
n_n3786.out[0] (.names)                                          0.235     4.398
[2060].in[0] (.names)                                            0.340     4.738
[2060].out[0] (.names)                                           0.235     4.973
[6290].in[1] (.names)                                            0.100     5.073
[6290].out[0] (.names)                                           0.235     5.308
[1971].in[3] (.names)                                            0.343     5.651
[1971].out[0] (.names)                                           0.235     5.886
n_n124.in[2] (.names)                                            0.100     5.986
n_n124.out[0] (.names)                                           0.235     6.221
n_n3707.D[0] (.latch)                                            0.000     6.221
data arrival time                                                          6.221

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3707.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.221
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.245


#Path 18
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3959.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.626     0.792
n_n4155.out[0] (.names)                                          0.235     1.027
[1079].in[3] (.names)                                            0.100     1.127
[1079].out[0] (.names)                                           0.235     1.362
n_n4256.in[1] (.names)                                           0.485     1.847
n_n4256.out[0] (.names)                                          0.235     2.082
n_n4254.in[1] (.names)                                           0.480     2.562
n_n4254.out[0] (.names)                                          0.235     2.797
[901].in[3] (.names)                                             0.100     2.897
[901].out[0] (.names)                                            0.235     3.132
n_n3240.in[2] (.names)                                           0.100     3.232
n_n3240.out[0] (.names)                                          0.235     3.467
[905].in[2] (.names)                                             0.100     3.567
[905].out[0] (.names)                                            0.235     3.802
n_n3852.in[2] (.names)                                           0.100     3.902
n_n3852.out[0] (.names)                                          0.235     4.137
[1015].in[3] (.names)                                            0.447     4.584
[1015].out[0] (.names)                                           0.235     4.819
[6255].in[0] (.names)                                            0.100     4.919
[6255].out[0] (.names)                                           0.235     5.154
[1069].in[2] (.names)                                            0.485     5.639
[1069].out[0] (.names)                                           0.235     5.874
n_n3592.in[1] (.names)                                           0.100     5.974
n_n3592.out[0] (.names)                                          0.235     6.209
n_n3959.D[0] (.latch)                                            0.000     6.209
data arrival time                                                          6.209

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3959.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.209
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.232


#Path 19
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4040.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.626     0.792
n_n4155.out[0] (.names)                                          0.235     1.027
[1079].in[3] (.names)                                            0.100     1.127
[1079].out[0] (.names)                                           0.235     1.362
n_n4256.in[1] (.names)                                           0.485     1.847
n_n4256.out[0] (.names)                                          0.235     2.082
n_n4254.in[1] (.names)                                           0.480     2.562
n_n4254.out[0] (.names)                                          0.235     2.797
[901].in[3] (.names)                                             0.100     2.897
[901].out[0] (.names)                                            0.235     3.132
n_n3240.in[2] (.names)                                           0.100     3.232
n_n3240.out[0] (.names)                                          0.235     3.467
[905].in[2] (.names)                                             0.100     3.567
[905].out[0] (.names)                                            0.235     3.802
n_n3852.in[2] (.names)                                           0.100     3.902
n_n3852.out[0] (.names)                                          0.235     4.137
[2264].in[3] (.names)                                            0.336     4.473
[2264].out[0] (.names)                                           0.235     4.708
n_n3832.in[1] (.names)                                           0.342     5.050
n_n3832.out[0] (.names)                                          0.235     5.285
[1925].in[2] (.names)                                            0.317     5.602
[1925].out[0] (.names)                                           0.235     5.837
n_n3913.in[0] (.names)                                           0.100     5.937
n_n3913.out[0] (.names)                                          0.235     6.172
n_n4040.D[0] (.latch)                                            0.000     6.172
data arrival time                                                          6.172

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4040.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.172
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.195


#Path 20
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3988.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.626     0.792
n_n4155.out[0] (.names)                                          0.235     1.027
[1079].in[3] (.names)                                            0.100     1.127
[1079].out[0] (.names)                                           0.235     1.362
n_n4256.in[1] (.names)                                           0.485     1.847
n_n4256.out[0] (.names)                                          0.235     2.082
n_n4254.in[1] (.names)                                           0.480     2.562
n_n4254.out[0] (.names)                                          0.235     2.797
[901].in[3] (.names)                                             0.100     2.897
[901].out[0] (.names)                                            0.235     3.132
n_n3240.in[2] (.names)                                           0.100     3.232
n_n3240.out[0] (.names)                                          0.235     3.467
[905].in[2] (.names)                                             0.100     3.567
[905].out[0] (.names)                                            0.235     3.802
n_n3852.in[2] (.names)                                           0.100     3.902
n_n3852.out[0] (.names)                                          0.235     4.137
[1015].in[3] (.names)                                            0.447     4.584
[1015].out[0] (.names)                                           0.235     4.819
[6255].in[0] (.names)                                            0.100     4.919
[6255].out[0] (.names)                                           0.235     5.154
[1752].in[3] (.names)                                            0.444     5.598
[1752].out[0] (.names)                                           0.235     5.833
n_n3987.in[0] (.names)                                           0.100     5.933
n_n3987.out[0] (.names)                                          0.235     6.168
n_n3988.D[0] (.latch)                                            0.000     6.168
data arrival time                                                          6.168

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3988.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.168
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.192


#Path 21
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3198.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.626     0.792
n_n4155.out[0] (.names)                                          0.235     1.027
n_n4116.in[2] (.names)                                           0.100     1.127
n_n4116.out[0] (.names)                                          0.235     1.362
n_n3595.in[1] (.names)                                           0.492     1.854
n_n3595.out[0] (.names)                                          0.235     2.089
n_n4039.in[3] (.names)                                           0.100     2.189
n_n4039.out[0] (.names)                                          0.235     2.424
n_n4038.in[2] (.names)                                           0.458     2.882
n_n4038.out[0] (.names)                                          0.235     3.117
[899].in[1] (.names)                                             0.469     3.586
[899].out[0] (.names)                                            0.235     3.821
n_n3786.in[2] (.names)                                           0.341     4.163
n_n3786.out[0] (.names)                                          0.235     4.398
[2060].in[0] (.names)                                            0.340     4.738
[2060].out[0] (.names)                                           0.235     4.973
[6290].in[1] (.names)                                            0.100     5.073
[6290].out[0] (.names)                                           0.235     5.308
n_n3377.in[3] (.names)                                           0.343     5.651
n_n3377.out[0] (.names)                                          0.235     5.886
n_n3198.D[0] (.latch)                                            0.000     5.886
data arrival time                                                          5.886

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3198.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.886
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.910


#Path 22
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3851.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.626     0.792
n_n4155.out[0] (.names)                                          0.235     1.027
[1079].in[3] (.names)                                            0.100     1.127
[1079].out[0] (.names)                                           0.235     1.362
n_n4256.in[1] (.names)                                           0.485     1.847
n_n4256.out[0] (.names)                                          0.235     2.082
n_n4254.in[1] (.names)                                           0.480     2.562
n_n4254.out[0] (.names)                                          0.235     2.797
[901].in[3] (.names)                                             0.100     2.897
[901].out[0] (.names)                                            0.235     3.132
n_n3240.in[2] (.names)                                           0.100     3.232
n_n3240.out[0] (.names)                                          0.235     3.467
[905].in[2] (.names)                                             0.100     3.567
[905].out[0] (.names)                                            0.235     3.802
n_n3852.in[2] (.names)                                           0.100     3.902
n_n3852.out[0] (.names)                                          0.235     4.137
[2264].in[3] (.names)                                            0.336     4.473
[2264].out[0] (.names)                                           0.235     4.708
[936].in[1] (.names)                                             0.490     5.198
[936].out[0] (.names)                                            0.235     5.433
n_n3070.in[3] (.names)                                           0.100     5.533
n_n3070.out[0] (.names)                                          0.235     5.768
n_n3851.D[0] (.latch)                                            0.000     5.768
data arrival time                                                          5.768

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3851.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.768
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.791


#Path 23
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4026.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.626     0.792
n_n4155.out[0] (.names)                                          0.235     1.027
[1079].in[3] (.names)                                            0.100     1.127
[1079].out[0] (.names)                                           0.235     1.362
n_n4256.in[1] (.names)                                           0.485     1.847
n_n4256.out[0] (.names)                                          0.235     2.082
n_n4254.in[1] (.names)                                           0.480     2.562
n_n4254.out[0] (.names)                                          0.235     2.797
[901].in[3] (.names)                                             0.100     2.897
[901].out[0] (.names)                                            0.235     3.132
n_n3240.in[2] (.names)                                           0.100     3.232
n_n3240.out[0] (.names)                                          0.235     3.467
[905].in[2] (.names)                                             0.100     3.567
[905].out[0] (.names)                                            0.235     3.802
n_n3852.in[2] (.names)                                           0.100     3.902
n_n3852.out[0] (.names)                                          0.235     4.137
[1015].in[3] (.names)                                            0.447     4.584
[1015].out[0] (.names)                                           0.235     4.819
[1208].in[0] (.names)                                            0.335     5.154
[1208].out[0] (.names)                                           0.235     5.389
n_n3140.in[3] (.names)                                           0.100     5.489
n_n3140.out[0] (.names)                                          0.235     5.724
n_n4026.D[0] (.latch)                                            0.000     5.724
data arrival time                                                          5.724

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4026.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.724
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.747


#Path 24
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : nsr3_17.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.626     0.792
n_n4155.out[0] (.names)                                          0.235     1.027
[1079].in[3] (.names)                                            0.100     1.127
[1079].out[0] (.names)                                           0.235     1.362
n_n4256.in[1] (.names)                                           0.485     1.847
n_n4256.out[0] (.names)                                          0.235     2.082
n_n4254.in[1] (.names)                                           0.480     2.562
n_n4254.out[0] (.names)                                          0.235     2.797
[901].in[3] (.names)                                             0.100     2.897
[901].out[0] (.names)                                            0.235     3.132
n_n3240.in[2] (.names)                                           0.100     3.232
n_n3240.out[0] (.names)                                          0.235     3.467
[905].in[2] (.names)                                             0.100     3.567
[905].out[0] (.names)                                            0.235     3.802
n_n3852.in[2] (.names)                                           0.100     3.902
n_n3852.out[0] (.names)                                          0.235     4.137
[2264].in[3] (.names)                                            0.336     4.473
[2264].out[0] (.names)                                           0.235     4.708
nak3_17.in[3] (.names)                                           0.100     4.808
nak3_17.out[0] (.names)                                          0.235     5.043
n_n127.in[2] (.names)                                            0.338     5.381
n_n127.out[0] (.names)                                           0.235     5.616
nsr3_17.D[0] (.latch)                                            0.000     5.616
data arrival time                                                          5.616

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr3_17.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.616
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.639


#Path 25
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3833.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.626     0.792
n_n4155.out[0] (.names)                                          0.235     1.027
[1079].in[3] (.names)                                            0.100     1.127
[1079].out[0] (.names)                                           0.235     1.362
n_n4256.in[1] (.names)                                           0.485     1.847
n_n4256.out[0] (.names)                                          0.235     2.082
n_n4254.in[1] (.names)                                           0.480     2.562
n_n4254.out[0] (.names)                                          0.235     2.797
[901].in[3] (.names)                                             0.100     2.897
[901].out[0] (.names)                                            0.235     3.132
n_n3240.in[2] (.names)                                           0.100     3.232
n_n3240.out[0] (.names)                                          0.235     3.467
[905].in[2] (.names)                                             0.100     3.567
[905].out[0] (.names)                                            0.235     3.802
n_n3852.in[2] (.names)                                           0.100     3.902
n_n3852.out[0] (.names)                                          0.235     4.137
n_n3830.in[2] (.names)                                           0.336     4.473
n_n3830.out[0] (.names)                                          0.235     4.708
[1022].in[2] (.names)                                            0.100     4.808
[1022].out[0] (.names)                                           0.235     5.043
n_n129.in[3] (.names)                                            0.337     5.379
n_n129.out[0] (.names)                                           0.235     5.614
n_n3833.D[0] (.latch)                                            0.000     5.614
data arrival time                                                          5.614

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3833.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.614
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.638


#Path 26
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4142.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.626     0.792
n_n4155.out[0] (.names)                                          0.235     1.027
[1079].in[3] (.names)                                            0.100     1.127
[1079].out[0] (.names)                                           0.235     1.362
n_n4256.in[1] (.names)                                           0.485     1.847
n_n4256.out[0] (.names)                                          0.235     2.082
n_n4254.in[1] (.names)                                           0.480     2.562
n_n4254.out[0] (.names)                                          0.235     2.797
[901].in[3] (.names)                                             0.100     2.897
[901].out[0] (.names)                                            0.235     3.132
n_n3240.in[2] (.names)                                           0.100     3.232
n_n3240.out[0] (.names)                                          0.235     3.467
[905].in[2] (.names)                                             0.100     3.567
[905].out[0] (.names)                                            0.235     3.802
n_n3563.in[2] (.names)                                           0.100     3.902
n_n3563.out[0] (.names)                                          0.235     4.137
[6252].in[3] (.names)                                            0.341     4.478
[6252].out[0] (.names)                                           0.235     4.713
n_n4140.in[3] (.names)                                           0.558     5.271
n_n4140.out[0] (.names)                                          0.235     5.506
n_n4142.D[0] (.latch)                                            0.000     5.506
data arrival time                                                          5.506

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4142.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.506
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.530


#Path 27
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3514.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.626     0.792
n_n4155.out[0] (.names)                                          0.235     1.027
[1079].in[3] (.names)                                            0.100     1.127
[1079].out[0] (.names)                                           0.235     1.362
n_n4256.in[1] (.names)                                           0.485     1.847
n_n4256.out[0] (.names)                                          0.235     2.082
n_n4254.in[1] (.names)                                           0.480     2.562
n_n4254.out[0] (.names)                                          0.235     2.797
[901].in[3] (.names)                                             0.100     2.897
[901].out[0] (.names)                                            0.235     3.132
n_n3240.in[2] (.names)                                           0.100     3.232
n_n3240.out[0] (.names)                                          0.235     3.467
[905].in[2] (.names)                                             0.100     3.567
[905].out[0] (.names)                                            0.235     3.802
n_n3852.in[2] (.names)                                           0.100     3.902
n_n3852.out[0] (.names)                                          0.235     4.137
n_n3830.in[2] (.names)                                           0.336     4.473
n_n3830.out[0] (.names)                                          0.235     4.708
n_n3512.in[1] (.names)                                           0.558     5.265
n_n3512.out[0] (.names)                                          0.235     5.500
n_n3514.D[0] (.latch)                                            0.000     5.500
data arrival time                                                          5.500

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3514.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.500
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.524


#Path 28
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3207.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.626     0.792
n_n4155.out[0] (.names)                                          0.235     1.027
[1079].in[3] (.names)                                            0.100     1.127
[1079].out[0] (.names)                                           0.235     1.362
n_n4256.in[1] (.names)                                           0.485     1.847
n_n4256.out[0] (.names)                                          0.235     2.082
n_n4254.in[1] (.names)                                           0.480     2.562
n_n4254.out[0] (.names)                                          0.235     2.797
[901].in[3] (.names)                                             0.100     2.897
[901].out[0] (.names)                                            0.235     3.132
n_n3240.in[2] (.names)                                           0.100     3.232
n_n3240.out[0] (.names)                                          0.235     3.467
[905].in[2] (.names)                                             0.100     3.567
[905].out[0] (.names)                                            0.235     3.802
n_n3852.in[2] (.names)                                           0.100     3.902
n_n3852.out[0] (.names)                                          0.235     4.137
n_n3830.in[2] (.names)                                           0.336     4.473
n_n3830.out[0] (.names)                                          0.235     4.708
n_n3206.in[1] (.names)                                           0.558     5.265
n_n3206.out[0] (.names)                                          0.235     5.500
n_n3207.D[0] (.latch)                                            0.000     5.500
data arrival time                                                          5.500

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3207.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.500
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.524


#Path 29
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3583.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.626     0.792
n_n4155.out[0] (.names)                                          0.235     1.027
[1079].in[3] (.names)                                            0.100     1.127
[1079].out[0] (.names)                                           0.235     1.362
n_n4256.in[1] (.names)                                           0.485     1.847
n_n4256.out[0] (.names)                                          0.235     2.082
n_n4254.in[1] (.names)                                           0.480     2.562
n_n4254.out[0] (.names)                                          0.235     2.797
[901].in[3] (.names)                                             0.100     2.897
[901].out[0] (.names)                                            0.235     3.132
n_n3240.in[2] (.names)                                           0.100     3.232
n_n3240.out[0] (.names)                                          0.235     3.467
[905].in[2] (.names)                                             0.100     3.567
[905].out[0] (.names)                                            0.235     3.802
n_n3852.in[2] (.names)                                           0.100     3.902
n_n3852.out[0] (.names)                                          0.235     4.137
n_n3830.in[2] (.names)                                           0.336     4.473
n_n3830.out[0] (.names)                                          0.235     4.708
n_n3582.in[1] (.names)                                           0.558     5.265
n_n3582.out[0] (.names)                                          0.235     5.500
n_n3583.D[0] (.latch)                                            0.000     5.500
data arrival time                                                          5.500

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3583.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.500
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.524


#Path 30
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4095.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.235     0.521
n_n4367.in[3] (.names)                                           0.629     1.150
n_n4367.out[0] (.names)                                          0.235     1.385
[6275].in[1] (.names)                                            0.341     1.727
[6275].out[0] (.names)                                           0.235     1.962
n_n3362.in[3] (.names)                                           0.630     2.592
n_n3362.out[0] (.names)                                          0.235     2.827
[2049].in[1] (.names)                                            0.100     2.927
[2049].out[0] (.names)                                           0.235     3.162
n_n4345.in[2] (.names)                                           0.100     3.262
n_n4345.out[0] (.names)                                          0.235     3.497
[1898].in[0] (.names)                                            0.491     3.988
[1898].out[0] (.names)                                           0.235     4.223
[1260].in[2] (.names)                                            0.633     4.856
[1260].out[0] (.names)                                           0.235     5.091
n_n4094.in[1] (.names)                                           0.100     5.191
n_n4094.out[0] (.names)                                          0.235     5.426
n_n4095.D[0] (.latch)                                            0.000     5.426
data arrival time                                                          5.426

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4095.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.426
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.450


#Path 31
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4279.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.626     0.792
n_n4155.out[0] (.names)                                          0.235     1.027
[1079].in[3] (.names)                                            0.100     1.127
[1079].out[0] (.names)                                           0.235     1.362
n_n4256.in[1] (.names)                                           0.485     1.847
n_n4256.out[0] (.names)                                          0.235     2.082
n_n4254.in[1] (.names)                                           0.480     2.562
n_n4254.out[0] (.names)                                          0.235     2.797
[901].in[3] (.names)                                             0.100     2.897
[901].out[0] (.names)                                            0.235     3.132
n_n3240.in[2] (.names)                                           0.100     3.232
n_n3240.out[0] (.names)                                          0.235     3.467
[905].in[2] (.names)                                             0.100     3.567
[905].out[0] (.names)                                            0.235     3.802
n_n3852.in[2] (.names)                                           0.100     3.902
n_n3852.out[0] (.names)                                          0.235     4.137
n_n3830.in[2] (.names)                                           0.336     4.473
n_n3830.out[0] (.names)                                          0.235     4.708
n_n4276.in[1] (.names)                                           0.457     5.165
n_n4276.out[0] (.names)                                          0.235     5.400
n_n4279.D[0] (.latch)                                            0.000     5.400
data arrival time                                                          5.400

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4279.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.400
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.423


#Path 32
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3376.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.626     0.792
n_n4155.out[0] (.names)                                          0.235     1.027
[1079].in[3] (.names)                                            0.100     1.127
[1079].out[0] (.names)                                           0.235     1.362
n_n4256.in[1] (.names)                                           0.485     1.847
n_n4256.out[0] (.names)                                          0.235     2.082
n_n4254.in[1] (.names)                                           0.480     2.562
n_n4254.out[0] (.names)                                          0.235     2.797
[901].in[3] (.names)                                             0.100     2.897
[901].out[0] (.names)                                            0.235     3.132
n_n3240.in[2] (.names)                                           0.100     3.232
n_n3240.out[0] (.names)                                          0.235     3.467
[905].in[2] (.names)                                             0.100     3.567
[905].out[0] (.names)                                            0.235     3.802
n_n3852.in[2] (.names)                                           0.100     3.902
n_n3852.out[0] (.names)                                          0.235     4.137
n_n3830.in[2] (.names)                                           0.336     4.473
n_n3830.out[0] (.names)                                          0.235     4.708
n_n3375.in[1] (.names)                                           0.457     5.165
n_n3375.out[0] (.names)                                          0.235     5.400
n_n3376.D[0] (.latch)                                            0.000     5.400
data arrival time                                                          5.400

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3376.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.400
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.423


#Path 33
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3823.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.626     0.792
n_n4155.out[0] (.names)                                          0.235     1.027
[1079].in[3] (.names)                                            0.100     1.127
[1079].out[0] (.names)                                           0.235     1.362
n_n4256.in[1] (.names)                                           0.485     1.847
n_n4256.out[0] (.names)                                          0.235     2.082
n_n4254.in[1] (.names)                                           0.480     2.562
n_n4254.out[0] (.names)                                          0.235     2.797
[901].in[3] (.names)                                             0.100     2.897
[901].out[0] (.names)                                            0.235     3.132
n_n3240.in[2] (.names)                                           0.100     3.232
n_n3240.out[0] (.names)                                          0.235     3.467
[905].in[2] (.names)                                             0.100     3.567
[905].out[0] (.names)                                            0.235     3.802
n_n3852.in[2] (.names)                                           0.100     3.902
n_n3852.out[0] (.names)                                          0.235     4.137
n_n3830.in[2] (.names)                                           0.336     4.473
n_n3830.out[0] (.names)                                          0.235     4.708
n_n3821.in[1] (.names)                                           0.457     5.165
n_n3821.out[0] (.names)                                          0.235     5.400
n_n3823.D[0] (.latch)                                            0.000     5.400
data arrival time                                                          5.400

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3823.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.400
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.423


#Path 34
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3966.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.626     0.792
n_n4155.out[0] (.names)                                          0.235     1.027
[1079].in[3] (.names)                                            0.100     1.127
[1079].out[0] (.names)                                           0.235     1.362
n_n4256.in[1] (.names)                                           0.485     1.847
n_n4256.out[0] (.names)                                          0.235     2.082
n_n4254.in[1] (.names)                                           0.480     2.562
n_n4254.out[0] (.names)                                          0.235     2.797
[901].in[3] (.names)                                             0.100     2.897
[901].out[0] (.names)                                            0.235     3.132
n_n3240.in[2] (.names)                                           0.100     3.232
n_n3240.out[0] (.names)                                          0.235     3.467
[905].in[2] (.names)                                             0.100     3.567
[905].out[0] (.names)                                            0.235     3.802
n_n3852.in[2] (.names)                                           0.100     3.902
n_n3852.out[0] (.names)                                          0.235     4.137
n_n3830.in[2] (.names)                                           0.336     4.473
n_n3830.out[0] (.names)                                          0.235     4.708
n_n3964.in[1] (.names)                                           0.457     5.165
n_n3964.out[0] (.names)                                          0.235     5.400
n_n3966.D[0] (.latch)                                            0.000     5.400
data arrival time                                                          5.400

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3966.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.400
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.423


#Path 35
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4067.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.626     0.792
n_n4155.out[0] (.names)                                          0.235     1.027
[1079].in[3] (.names)                                            0.100     1.127
[1079].out[0] (.names)                                           0.235     1.362
n_n4256.in[1] (.names)                                           0.485     1.847
n_n4256.out[0] (.names)                                          0.235     2.082
n_n4254.in[1] (.names)                                           0.480     2.562
n_n4254.out[0] (.names)                                          0.235     2.797
[901].in[3] (.names)                                             0.100     2.897
[901].out[0] (.names)                                            0.235     3.132
n_n3240.in[2] (.names)                                           0.100     3.232
n_n3240.out[0] (.names)                                          0.235     3.467
[905].in[2] (.names)                                             0.100     3.567
[905].out[0] (.names)                                            0.235     3.802
n_n3852.in[2] (.names)                                           0.100     3.902
n_n3852.out[0] (.names)                                          0.235     4.137
[2264].in[3] (.names)                                            0.336     4.473
[2264].out[0] (.names)                                           0.235     4.708
nak3_17.in[3] (.names)                                           0.100     4.808
nak3_17.out[0] (.names)                                          0.235     5.043
n_n3866.in[1] (.names)                                           0.100     5.143
n_n3866.out[0] (.names)                                          0.235     5.378
n_n4067.D[0] (.latch)                                            0.000     5.378
data arrival time                                                          5.378

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4067.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.378
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.401


#Path 36
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4145.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.235     0.521
n_n4367.in[3] (.names)                                           0.629     1.150
n_n4367.out[0] (.names)                                          0.235     1.385
[6275].in[1] (.names)                                            0.341     1.727
[6275].out[0] (.names)                                           0.235     1.962
n_n3362.in[3] (.names)                                           0.630     2.592
n_n3362.out[0] (.names)                                          0.235     2.827
[2049].in[1] (.names)                                            0.100     2.927
[2049].out[0] (.names)                                           0.235     3.162
n_n4345.in[2] (.names)                                           0.100     3.262
n_n4345.out[0] (.names)                                          0.235     3.497
[1898].in[0] (.names)                                            0.491     3.988
[1898].out[0] (.names)                                           0.235     4.223
[1648].in[2] (.names)                                            0.488     4.711
[1648].out[0] (.names)                                           0.235     4.946
n_n3972.in[1] (.names)                                           0.100     5.046
n_n3972.out[0] (.names)                                          0.235     5.281
n_n4145.D[0] (.latch)                                            0.000     5.281
data arrival time                                                          5.281

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4145.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.281
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.304


#Path 37
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4122.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.235     0.521
n_n4367.in[3] (.names)                                           0.629     1.150
n_n4367.out[0] (.names)                                          0.235     1.385
[6275].in[1] (.names)                                            0.341     1.727
[6275].out[0] (.names)                                           0.235     1.962
n_n3362.in[3] (.names)                                           0.630     2.592
n_n3362.out[0] (.names)                                          0.235     2.827
[2049].in[1] (.names)                                            0.100     2.927
[2049].out[0] (.names)                                           0.235     3.162
n_n4345.in[2] (.names)                                           0.100     3.262
n_n4345.out[0] (.names)                                          0.235     3.497
[1898].in[0] (.names)                                            0.491     3.988
[1898].out[0] (.names)                                           0.235     4.223
[1613].in[2] (.names)                                            0.488     4.711
[1613].out[0] (.names)                                           0.235     4.946
n_n4121.in[1] (.names)                                           0.100     5.046
n_n4121.out[0] (.names)                                          0.235     5.281
n_n4122.D[0] (.latch)                                            0.000     5.281
data arrival time                                                          5.281

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4122.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.281
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.304


#Path 38
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3242.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.235     0.521
n_n4367.in[3] (.names)                                           0.629     1.150
n_n4367.out[0] (.names)                                          0.235     1.385
[6275].in[1] (.names)                                            0.341     1.727
[6275].out[0] (.names)                                           0.235     1.962
n_n3362.in[3] (.names)                                           0.630     2.592
n_n3362.out[0] (.names)                                          0.235     2.827
[2049].in[1] (.names)                                            0.100     2.927
[2049].out[0] (.names)                                           0.235     3.162
n_n4345.in[2] (.names)                                           0.100     3.262
n_n4345.out[0] (.names)                                          0.235     3.497
[1898].in[0] (.names)                                            0.491     3.988
[1898].out[0] (.names)                                           0.235     4.223
[914].in[2] (.names)                                             0.100     4.323
[914].out[0] (.names)                                            0.235     4.558
[1885].in[3] (.names)                                            0.100     4.658
[1885].out[0] (.names)                                           0.235     4.893
n_n3241.in[1] (.names)                                           0.100     4.993
n_n3241.out[0] (.names)                                          0.235     5.228
n_n3242.D[0] (.latch)                                            0.000     5.228
data arrival time                                                          5.228

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3242.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.228
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.251


#Path 39
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4233.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.235     0.521
n_n4367.in[3] (.names)                                           0.629     1.150
n_n4367.out[0] (.names)                                          0.235     1.385
[6275].in[1] (.names)                                            0.341     1.727
[6275].out[0] (.names)                                           0.235     1.962
n_n3362.in[3] (.names)                                           0.630     2.592
n_n3362.out[0] (.names)                                          0.235     2.827
[2049].in[1] (.names)                                            0.100     2.927
[2049].out[0] (.names)                                           0.235     3.162
n_n4345.in[2] (.names)                                           0.100     3.262
n_n4345.out[0] (.names)                                          0.235     3.497
[1898].in[0] (.names)                                            0.491     3.988
[1898].out[0] (.names)                                           0.235     4.223
[914].in[2] (.names)                                             0.100     4.323
[914].out[0] (.names)                                            0.235     4.558
[1708].in[3] (.names)                                            0.100     4.658
[1708].out[0] (.names)                                           0.235     4.893
n_n3271.in[1] (.names)                                           0.100     4.993
n_n3271.out[0] (.names)                                          0.235     5.228
n_n4233.D[0] (.latch)                                            0.000     5.228
data arrival time                                                          5.228

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4233.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.228
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.251


#Path 40
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3841.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.235     0.521
n_n4367.in[3] (.names)                                           0.629     1.150
n_n4367.out[0] (.names)                                          0.235     1.385
[6275].in[1] (.names)                                            0.341     1.727
[6275].out[0] (.names)                                           0.235     1.962
n_n3362.in[3] (.names)                                           0.630     2.592
n_n3362.out[0] (.names)                                          0.235     2.827
[2049].in[1] (.names)                                            0.100     2.927
[2049].out[0] (.names)                                           0.235     3.162
n_n4345.in[2] (.names)                                           0.100     3.262
n_n4345.out[0] (.names)                                          0.235     3.497
[1898].in[0] (.names)                                            0.491     3.988
[1898].out[0] (.names)                                           0.235     4.223
[914].in[2] (.names)                                             0.100     4.323
[914].out[0] (.names)                                            0.235     4.558
[1213].in[3] (.names)                                            0.100     4.658
[1213].out[0] (.names)                                           0.235     4.893
n_n3526.in[1] (.names)                                           0.100     4.993
n_n3526.out[0] (.names)                                          0.235     5.228
n_n3841.D[0] (.latch)                                            0.000     5.228
data arrival time                                                          5.228

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3841.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.228
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.251


#Path 41
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3898.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.235     0.521
n_n4367.in[3] (.names)                                           0.629     1.150
n_n4367.out[0] (.names)                                          0.235     1.385
[6275].in[1] (.names)                                            0.341     1.727
[6275].out[0] (.names)                                           0.235     1.962
n_n3362.in[3] (.names)                                           0.630     2.592
n_n3362.out[0] (.names)                                          0.235     2.827
[2049].in[1] (.names)                                            0.100     2.927
[2049].out[0] (.names)                                           0.235     3.162
n_n4345.in[2] (.names)                                           0.100     3.262
n_n4345.out[0] (.names)                                          0.235     3.497
n_n4158.in[0] (.names)                                           0.491     3.988
n_n4158.out[0] (.names)                                          0.235     4.223
n_n3459.in[1] (.names)                                           0.631     4.854
n_n3459.out[0] (.names)                                          0.235     5.089
n_n3898.D[0] (.latch)                                            0.000     5.089
data arrival time                                                          5.089

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3898.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.089
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.113


#Path 42
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4157.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.235     0.521
n_n4367.in[3] (.names)                                           0.629     1.150
n_n4367.out[0] (.names)                                          0.235     1.385
[6275].in[1] (.names)                                            0.341     1.727
[6275].out[0] (.names)                                           0.235     1.962
n_n3362.in[3] (.names)                                           0.630     2.592
n_n3362.out[0] (.names)                                          0.235     2.827
[2049].in[1] (.names)                                            0.100     2.927
[2049].out[0] (.names)                                           0.235     3.162
n_n4345.in[2] (.names)                                           0.100     3.262
n_n4345.out[0] (.names)                                          0.235     3.497
n_n4158.in[0] (.names)                                           0.491     3.988
n_n4158.out[0] (.names)                                          0.235     4.223
n_n4156.in[1] (.names)                                           0.100     4.323
n_n4156.out[0] (.names)                                          0.235     4.558
n_n4157.D[0] (.latch)                                            0.000     4.558
data arrival time                                                          4.558

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4157.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.558
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.581


#Path 43
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4288.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.235     0.521
n_n4367.in[3] (.names)                                           0.629     1.150
n_n4367.out[0] (.names)                                          0.235     1.385
[6275].in[1] (.names)                                            0.341     1.727
[6275].out[0] (.names)                                           0.235     1.962
n_n3362.in[3] (.names)                                           0.630     2.592
n_n3362.out[0] (.names)                                          0.235     2.827
[2049].in[1] (.names)                                            0.100     2.927
[2049].out[0] (.names)                                           0.235     3.162
n_n4345.in[2] (.names)                                           0.100     3.262
n_n4345.out[0] (.names)                                          0.235     3.497
n_n4158.in[0] (.names)                                           0.491     3.988
n_n4158.out[0] (.names)                                          0.235     4.223
n_n3302.in[1] (.names)                                           0.100     4.323
n_n3302.out[0] (.names)                                          0.235     4.558
n_n4288.D[0] (.latch)                                            0.000     4.558
data arrival time                                                          4.558

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4288.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.558
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.581


#Path 44
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4229.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.235     0.521
n_n4367.in[3] (.names)                                           0.629     1.150
n_n4367.out[0] (.names)                                          0.235     1.385
[6275].in[1] (.names)                                            0.341     1.727
[6275].out[0] (.names)                                           0.235     1.962
n_n3362.in[3] (.names)                                           0.630     2.592
n_n3362.out[0] (.names)                                          0.235     2.827
[2049].in[1] (.names)                                            0.100     2.927
[2049].out[0] (.names)                                           0.235     3.162
[1552].in[2] (.names)                                            0.482     3.644
[1552].out[0] (.names)                                           0.235     3.879
n_n4228.in[1] (.names)                                           0.341     4.220
n_n4228.out[0] (.names)                                          0.235     4.455
n_n4229.D[0] (.latch)                                            0.000     4.455
data arrival time                                                          4.455

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4229.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.479


#Path 45
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4316.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.235     0.521
n_n4367.in[3] (.names)                                           0.629     1.150
n_n4367.out[0] (.names)                                          0.235     1.385
[6275].in[1] (.names)                                            0.341     1.727
[6275].out[0] (.names)                                           0.235     1.962
n_n3362.in[3] (.names)                                           0.630     2.592
n_n3362.out[0] (.names)                                          0.235     2.827
n_n4015.in[1] (.names)                                           0.489     3.316
n_n4015.out[0] (.names)                                          0.235     3.551
n_n3518.in[0] (.names)                                           0.480     4.031
n_n3518.out[0] (.names)                                          0.235     4.266
n_n4316.D[0] (.latch)                                            0.000     4.266
data arrival time                                                          4.266

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4316.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.266
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.289


#Path 46
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4351.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.235     0.521
n_n4367.in[3] (.names)                                           0.629     1.150
n_n4367.out[0] (.names)                                          0.235     1.385
[6275].in[1] (.names)                                            0.341     1.727
[6275].out[0] (.names)                                           0.235     1.962
n_n3362.in[3] (.names)                                           0.630     2.592
n_n3362.out[0] (.names)                                          0.235     2.827
[2049].in[1] (.names)                                            0.100     2.927
[2049].out[0] (.names)                                           0.235     3.162
[1509].in[2] (.names)                                            0.482     3.644
[1509].out[0] (.names)                                           0.235     3.879
n_n3308.in[1] (.names)                                           0.100     3.979
n_n3308.out[0] (.names)                                          0.235     4.214
n_n4351.D[0] (.latch)                                            0.000     4.214
data arrival time                                                          4.214

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4351.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.214
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.238


#Path 47
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3085.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.235     0.521
n_n4367.in[3] (.names)                                           0.629     1.150
n_n4367.out[0] (.names)                                          0.235     1.385
[6275].in[1] (.names)                                            0.341     1.727
[6275].out[0] (.names)                                           0.235     1.962
n_n3362.in[3] (.names)                                           0.630     2.592
n_n3362.out[0] (.names)                                          0.235     2.827
[2049].in[1] (.names)                                            0.100     2.927
[2049].out[0] (.names)                                           0.235     3.162
[1487].in[2] (.names)                                            0.482     3.644
[1487].out[0] (.names)                                           0.235     3.879
n_n3058.in[1] (.names)                                           0.100     3.979
n_n3058.out[0] (.names)                                          0.235     4.214
n_n3085.D[0] (.latch)                                            0.000     4.214
data arrival time                                                          4.214

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3085.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.214
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.238


#Path 48
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3916.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.235     0.521
n_n4367.in[3] (.names)                                           0.629     1.150
n_n4367.out[0] (.names)                                          0.235     1.385
[6296].in[1] (.names)                                            0.487     1.872
[6296].out[0] (.names)                                           0.235     2.107
n_n4019.in[3] (.names)                                           0.490     2.597
n_n4019.out[0] (.names)                                          0.235     2.832
[1122].in[0] (.names)                                            0.100     2.932
[1122].out[0] (.names)                                           0.235     3.167
n_n3226.in[2] (.names)                                           0.773     3.941
n_n3226.out[0] (.names)                                          0.235     4.176
n_n3916.D[0] (.latch)                                            0.000     4.176
data arrival time                                                          4.176

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3916.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.176
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.199


#Path 49
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3458.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.235     0.521
n_n4367.in[3] (.names)                                           0.629     1.150
n_n4367.out[0] (.names)                                          0.235     1.385
[6275].in[1] (.names)                                            0.341     1.727
[6275].out[0] (.names)                                           0.235     1.962
n_n3362.in[3] (.names)                                           0.630     2.592
n_n3362.out[0] (.names)                                          0.235     2.827
[2049].in[1] (.names)                                            0.100     2.927
[2049].out[0] (.names)                                           0.235     3.162
n_n4345.in[2] (.names)                                           0.100     3.262
n_n4345.out[0] (.names)                                          0.235     3.497
n_n3147.in[1] (.names)                                           0.340     3.837
n_n3147.out[0] (.names)                                          0.235     4.072
n_n3458.D[0] (.latch)                                            0.000     4.072
data arrival time                                                          4.072

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3458.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.072
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.095


#Path 50
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4074.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.235     0.521
n_n4367.in[3] (.names)                                           0.629     1.150
n_n4367.out[0] (.names)                                          0.235     1.385
[6296].in[1] (.names)                                            0.487     1.872
[6296].out[0] (.names)                                           0.235     2.107
n_n4019.in[3] (.names)                                           0.490     2.597
n_n4019.out[0] (.names)                                          0.235     2.832
[1122].in[0] (.names)                                            0.100     2.932
[1122].out[0] (.names)                                           0.235     3.167
n_n4073.in[2] (.names)                                           0.623     3.791
n_n4073.out[0] (.names)                                          0.235     4.026
n_n4074.D[0] (.latch)                                            0.000     4.026
data arrival time                                                          4.026

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4074.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.026
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.049


#Path 51
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3657.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.235     0.521
n_n4367.in[3] (.names)                                           0.629     1.150
n_n4367.out[0] (.names)                                          0.235     1.385
[6275].in[1] (.names)                                            0.341     1.727
[6275].out[0] (.names)                                           0.235     1.962
n_n3362.in[3] (.names)                                           0.630     2.592
n_n3362.out[0] (.names)                                          0.235     2.827
n_n4015.in[1] (.names)                                           0.489     3.316
n_n4015.out[0] (.names)                                          0.235     3.551
n_n3017.in[1] (.names)                                           0.100     3.651
n_n3017.out[0] (.names)                                          0.235     3.886
n_n3657.D[0] (.latch)                                            0.000     3.886
data arrival time                                                          3.886

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3657.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.886
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.909


#Path 52
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3495.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.235     0.521
n_n4367.in[3] (.names)                                           0.629     1.150
n_n4367.out[0] (.names)                                          0.235     1.385
[6275].in[1] (.names)                                            0.341     1.727
[6275].out[0] (.names)                                           0.235     1.962
n_n3362.in[3] (.names)                                           0.630     2.592
n_n3362.out[0] (.names)                                          0.235     2.827
n_n4015.in[1] (.names)                                           0.489     3.316
n_n4015.out[0] (.names)                                          0.235     3.551
n_n3148.in[0] (.names)                                           0.100     3.651
n_n3148.out[0] (.names)                                          0.235     3.886
n_n3495.D[0] (.latch)                                            0.000     3.886
data arrival time                                                          3.886

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3495.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.886
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.909


#Path 53
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3111.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.626     0.792
n_n4155.out[0] (.names)                                          0.235     1.027
n_n3923.in[2] (.names)                                           0.100     1.127
n_n3923.out[0] (.names)                                          0.235     1.362
n_n4267.in[2] (.names)                                           0.100     1.462
n_n4267.out[0] (.names)                                          0.235     1.697
n_n4034.in[3] (.names)                                           0.100     1.797
n_n4034.out[0] (.names)                                          0.235     2.032
n_n4259.in[2] (.names)                                           0.491     2.523
n_n4259.out[0] (.names)                                          0.235     2.758
[1078].in[2] (.names)                                            0.100     2.858
[1078].out[0] (.names)                                           0.235     3.093
n_n3110.in[2] (.names)                                           0.483     3.577
n_n3110.out[0] (.names)                                          0.235     3.812
n_n3111.D[0] (.latch)                                            0.000     3.812
data arrival time                                                          3.812

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3111.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.812
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.835


#Path 54
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4324.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n3900.in[2] (.names)                                           0.652     0.819
n_n3900.out[0] (.names)                                          0.235     1.054
n_n3899.in[2] (.names)                                           0.100     1.154
n_n3899.out[0] (.names)                                          0.235     1.389
n_n3870.in[2] (.names)                                           0.100     1.489
n_n3870.out[0] (.names)                                          0.235     1.724
n_n3869.in[2] (.names)                                           0.341     2.065
n_n3869.out[0] (.names)                                          0.235     2.300
n_n3205.in[2] (.names)                                           0.100     2.400
n_n3205.out[0] (.names)                                          0.235     2.635
[1062].in[3] (.names)                                            0.100     2.735
[1062].out[0] (.names)                                           0.235     2.970
n_n3585.in[3] (.names)                                           0.341     3.311
n_n3585.out[0] (.names)                                          0.235     3.546
n_n4324.D[0] (.latch)                                            0.000     3.546
data arrival time                                                          3.546

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4324.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.546
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.570


#Path 55
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4222.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.235     0.521
n_n4367.in[3] (.names)                                           0.629     1.150
n_n4367.out[0] (.names)                                          0.235     1.385
n_n3974.in[1] (.names)                                           0.341     1.727
n_n3974.out[0] (.names)                                          0.235     1.962
[1128].in[1] (.names)                                            0.341     2.303
[1128].out[0] (.names)                                           0.235     2.538
n_n3168.in[2] (.names)                                           0.761     3.299
n_n3168.out[0] (.names)                                          0.235     3.534
n_n4222.D[0] (.latch)                                            0.000     3.534
data arrival time                                                          3.534

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.534
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.558


#Path 56
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4099.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.235     0.521
n_n4367.in[3] (.names)                                           0.629     1.150
n_n4367.out[0] (.names)                                          0.235     1.385
n_n4126.in[1] (.names)                                           0.486     1.871
n_n4126.out[0] (.names)                                          0.235     2.106
[1006].in[1] (.names)                                            0.459     2.565
[1006].out[0] (.names)                                           0.235     2.800
n_n3693.in[0] (.names)                                           0.490     3.290
n_n3693.out[0] (.names)                                          0.235     3.525
n_n4099.D[0] (.latch)                                            0.000     3.525
data arrival time                                                          3.525

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4099.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.525
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.549


#Path 57
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3237.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.626     0.792
n_n4155.out[0] (.names)                                          0.235     1.027
n_n3923.in[2] (.names)                                           0.100     1.127
n_n3923.out[0] (.names)                                          0.235     1.362
n_n4267.in[2] (.names)                                           0.100     1.462
n_n4267.out[0] (.names)                                          0.235     1.697
n_n4034.in[3] (.names)                                           0.100     1.797
n_n4034.out[0] (.names)                                          0.235     2.032
[1075].in[3] (.names)                                            0.100     2.132
[1075].out[0] (.names)                                           0.235     2.367
n_n3236.in[2] (.names)                                           0.832     3.200
n_n3236.out[0] (.names)                                          0.235     3.435
n_n3237.D[0] (.latch)                                            0.000     3.435
data arrival time                                                          3.435

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3237.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.435
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.458


#Path 58
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3865.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.235     0.521
n_n4367.in[3] (.names)                                           0.629     1.150
n_n4367.out[0] (.names)                                          0.235     1.385
n_n4126.in[1] (.names)                                           0.486     1.871
n_n4126.out[0] (.names)                                          0.235     2.106
[1182].in[2] (.names)                                            0.699     2.805
[1182].out[0] (.names)                                           0.235     3.040
n_n3104.in[1] (.names)                                           0.100     3.140
n_n3104.out[0] (.names)                                          0.235     3.375
n_n3865.D[0] (.latch)                                            0.000     3.375
data arrival time                                                          3.375

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3865.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.375
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.399


#Path 59
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4052.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.235     0.521
n_n4367.in[3] (.names)                                           0.629     1.150
n_n4367.out[0] (.names)                                          0.235     1.385
n_n4126.in[1] (.names)                                           0.486     1.871
n_n4126.out[0] (.names)                                          0.235     2.106
[1630].in[2] (.names)                                            0.699     2.805
[1630].out[0] (.names)                                           0.235     3.040
n_n3540.in[1] (.names)                                           0.100     3.140
n_n3540.out[0] (.names)                                          0.235     3.375
n_n4052.D[0] (.latch)                                            0.000     3.375
data arrival time                                                          3.375

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4052.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.375
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.399


#Path 60
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4029.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.235     0.521
n_n4367.in[3] (.names)                                           0.629     1.150
n_n4367.out[0] (.names)                                          0.235     1.385
n_n4126.in[1] (.names)                                           0.486     1.871
n_n4126.out[0] (.names)                                          0.235     2.106
[1006].in[1] (.names)                                            0.459     2.565
[1006].out[0] (.names)                                           0.235     2.800
n_n4028.in[0] (.names)                                           0.339     3.139
n_n4028.out[0] (.names)                                          0.235     3.374
n_n4029.D[0] (.latch)                                            0.000     3.374
data arrival time                                                          3.374

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4029.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.374
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.398


#Path 61
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3954.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.235     0.521
n_n4367.in[3] (.names)                                           0.629     1.150
n_n4367.out[0] (.names)                                          0.235     1.385
n_n4126.in[1] (.names)                                           0.486     1.871
n_n4126.out[0] (.names)                                          0.235     2.106
[1006].in[1] (.names)                                            0.459     2.565
[1006].out[0] (.names)                                           0.235     2.800
n_n121.in[0] (.names)                                            0.339     3.139
n_n121.out[0] (.names)                                           0.235     3.374
n_n3954.D[0] (.latch)                                            0.000     3.374
data arrival time                                                          3.374

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3954.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.374
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.398


#Path 62
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3955.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.235     0.521
n_n4367.in[3] (.names)                                           0.629     1.150
n_n4367.out[0] (.names)                                          0.235     1.385
n_n4126.in[1] (.names)                                           0.486     1.871
n_n4126.out[0] (.names)                                          0.235     2.106
[1006].in[1] (.names)                                            0.459     2.565
[1006].out[0] (.names)                                           0.235     2.800
n_n3579.in[0] (.names)                                           0.339     3.139
n_n3579.out[0] (.names)                                          0.235     3.374
n_n3955.D[0] (.latch)                                            0.000     3.374
data arrival time                                                          3.374

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3955.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.374
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.398


#Path 63
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3845.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.235     0.521
n_n4367.in[3] (.names)                                           0.629     1.150
n_n4367.out[0] (.names)                                          0.235     1.385
n_n4126.in[1] (.names)                                           0.486     1.871
n_n4126.out[0] (.names)                                          0.235     2.106
[1006].in[1] (.names)                                            0.459     2.565
[1006].out[0] (.names)                                           0.235     2.800
n_n3680.in[0] (.names)                                           0.337     3.137
n_n3680.out[0] (.names)                                          0.235     3.372
n_n3845.D[0] (.latch)                                            0.000     3.372
data arrival time                                                          3.372

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3845.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.372
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.396


#Path 64
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4366.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.235     0.521
n_n4367.in[3] (.names)                                           0.629     1.150
n_n4367.out[0] (.names)                                          0.235     1.385
n_n4126.in[1] (.names)                                           0.486     1.871
n_n4126.out[0] (.names)                                          0.235     2.106
[934].in[1] (.names)                                             0.100     2.206
[934].out[0] (.names)                                            0.235     2.441
n_n3382.in[2] (.names)                                           0.629     3.070
n_n3382.out[0] (.names)                                          0.235     3.305
n_n4366.D[0] (.latch)                                            0.000     3.305
data arrival time                                                          3.305

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4366.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.305
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.329


#Path 65
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3475.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.235     0.521
n_n4367.in[3] (.names)                                           0.629     1.150
n_n4367.out[0] (.names)                                          0.235     1.385
n_n4126.in[1] (.names)                                           0.486     1.871
n_n4126.out[0] (.names)                                          0.235     2.106
[934].in[1] (.names)                                             0.100     2.206
[934].out[0] (.names)                                            0.235     2.441
n_n3166.in[2] (.names)                                           0.629     3.070
n_n3166.out[0] (.names)                                          0.235     3.305
n_n3475.D[0] (.latch)                                            0.000     3.305
data arrival time                                                          3.305

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3475.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.305
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.329


#Path 66
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4381.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.235     0.521
n_n4367.in[3] (.names)                                           0.629     1.150
n_n4367.out[0] (.names)                                          0.235     1.385
n_n4126.in[1] (.names)                                           0.486     1.871
n_n4126.out[0] (.names)                                          0.235     2.106
[1006].in[1] (.names)                                            0.459     2.565
[1006].out[0] (.names)                                           0.235     2.800
n_n3296.in[0] (.names)                                           0.100     2.900
n_n3296.out[0] (.names)                                          0.235     3.135
n_n4381.D[0] (.latch)                                            0.000     3.135
data arrival time                                                          3.135

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4381.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.135
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.159


#Path 67
Startpoint: n_n4056.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4045.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4056.clk[0] (.latch)                                          0.042     0.042
n_n4056.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4305.in[2] (.names)                                           0.359     0.525
n_n4305.out[0] (.names)                                          0.235     0.760
[6346].in[0] (.names)                                            0.455     1.216
[6346].out[0] (.names)                                           0.235     1.451
[6349].in[3] (.names)                                            0.483     1.934
[6349].out[0] (.names)                                           0.235     2.169
[1477].in[2] (.names)                                            0.311     2.480
[1477].out[0] (.names)                                           0.235     2.715
n_n130.in[1] (.names)                                            0.100     2.815
n_n130.out[0] (.names)                                           0.235     3.050
n_n4045.D[0] (.latch)                                            0.000     3.050
data arrival time                                                          3.050

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4045.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.050
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.073


#Path 68
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3934.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.235     0.521
n_n4367.in[3] (.names)                                           0.629     1.150
n_n4367.out[0] (.names)                                          0.235     1.385
n_n4126.in[1] (.names)                                           0.486     1.871
n_n4126.out[0] (.names)                                          0.235     2.106
[1362].in[2] (.names)                                            0.100     2.206
[1362].out[0] (.names)                                           0.235     2.441
n_n3552.in[3] (.names)                                           0.343     2.785
n_n3552.out[0] (.names)                                          0.235     3.020
n_n3934.D[0] (.latch)                                            0.000     3.020
data arrival time                                                          3.020

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3934.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.020
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.043


#Path 69
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3408.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.626     0.792
n_n4155.out[0] (.names)                                          0.235     1.027
n_n3923.in[2] (.names)                                           0.100     1.127
n_n3923.out[0] (.names)                                          0.235     1.362
n_n4267.in[2] (.names)                                           0.100     1.462
n_n4267.out[0] (.names)                                          0.235     1.697
[1076].in[3] (.names)                                            0.100     1.797
[1076].out[0] (.names)                                           0.235     2.032
n_n3406.in[2] (.names)                                           0.724     2.756
n_n3406.out[0] (.names)                                          0.235     2.991
n_n3408.D[0] (.latch)                                            0.000     2.991
data arrival time                                                          2.991

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3408.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.991
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.014


#Path 70
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4125.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.235     0.521
n_n4367.in[3] (.names)                                           0.629     1.150
n_n4367.out[0] (.names)                                          0.235     1.385
n_n4126.in[1] (.names)                                           0.486     1.871
n_n4126.out[0] (.names)                                          0.235     2.106
n_n4124.in[2] (.names)                                           0.634     2.741
n_n4124.out[0] (.names)                                          0.235     2.976
n_n4125.D[0] (.latch)                                            0.000     2.976
data arrival time                                                          2.976

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4125.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.976
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.999


#Path 71
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3901.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.235     0.521
n_n4367.in[3] (.names)                                           0.629     1.150
n_n4367.out[0] (.names)                                          0.235     1.385
n_n4126.in[1] (.names)                                           0.486     1.871
n_n4126.out[0] (.names)                                          0.235     2.106
n_n3289.in[2] (.names)                                           0.634     2.741
n_n3289.out[0] (.names)                                          0.235     2.976
n_n3901.D[0] (.latch)                                            0.000     2.976
data arrival time                                                          2.976

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3901.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.976
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.999


#Path 72
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4057.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.235     0.521
n_n4367.in[3] (.names)                                           0.629     1.150
n_n4367.out[0] (.names)                                          0.235     1.385
[6350].in[2] (.names)                                            0.631     2.017
[6350].out[0] (.names)                                           0.235     2.252
n_n131.in[1] (.names)                                            0.475     2.726
n_n131.out[0] (.names)                                           0.235     2.961
n_n4057.D[0] (.latch)                                            0.000     2.961
data arrival time                                                          2.961

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4057.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.961
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.985


#Path 73
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3099.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.235     0.521
n_n4367.in[3] (.names)                                           0.629     1.150
n_n4367.out[0] (.names)                                          0.235     1.385
n_n3974.in[1] (.names)                                           0.341     1.727
n_n3974.out[0] (.names)                                          0.235     1.962
[1128].in[1] (.names)                                            0.341     2.303
[1128].out[0] (.names)                                           0.235     2.538
n_n3059.in[2] (.names)                                           0.100     2.638
n_n3059.out[0] (.names)                                          0.235     2.873
n_n3099.D[0] (.latch)                                            0.000     2.873
data arrival time                                                          2.873

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3099.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.873
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.897


#Path 74
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4392.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.235     0.521
n_n4367.in[3] (.names)                                           0.629     1.150
n_n4367.out[0] (.names)                                          0.235     1.385
n_n3974.in[1] (.names)                                           0.341     1.727
n_n3974.out[0] (.names)                                          0.235     1.962
[1128].in[1] (.names)                                            0.341     2.303
[1128].out[0] (.names)                                           0.235     2.538
n_n3309.in[2] (.names)                                           0.100     2.638
n_n3309.out[0] (.names)                                          0.235     2.873
n_n4392.D[0] (.latch)                                            0.000     2.873
data arrival time                                                          2.873

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4392.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.873
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.897


#Path 75
Startpoint: tin_pready_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3919.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
tin_pready_0_0_.inpad[0] (.input)                                0.000     0.000
pready_0_0_.in[0] (.names)                                       0.358     0.358
pready_0_0_.out[0] (.names)                                      0.235     0.593
[1155].in[0] (.names)                                            0.480     1.073
[1155].out[0] (.names)                                           0.235     1.308
[1776].in[2] (.names)                                            0.457     1.765
[1776].out[0] (.names)                                           0.235     2.000
n_n3508.in[2] (.names)                                           0.636     2.636
n_n3508.out[0] (.names)                                          0.235     2.871
n_n3919.D[0] (.latch)                                            0.000     2.871
data arrival time                                                          2.871

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3919.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.871
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.894


#Path 76
Startpoint: tin_pready_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3858.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
tin_pready_0_0_.inpad[0] (.input)                                0.000     0.000
pready_0_0_.in[0] (.names)                                       0.358     0.358
pready_0_0_.out[0] (.names)                                      0.235     0.593
[1155].in[0] (.names)                                            0.480     1.073
[1155].out[0] (.names)                                           0.235     1.308
[2023].in[2] (.names)                                            0.457     1.765
[2023].out[0] (.names)                                           0.235     2.000
n_n3181.in[2] (.names)                                           0.629     2.629
n_n3181.out[0] (.names)                                          0.235     2.864
n_n3858.D[0] (.latch)                                            0.000     2.864
data arrival time                                                          2.864

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3858.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.864
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.887


#Path 77
Startpoint: n_n4056.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3557.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4056.clk[0] (.latch)                                          0.042     0.042
n_n4056.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4305.in[2] (.names)                                           0.359     0.525
n_n4305.out[0] (.names)                                          0.235     0.760
[6346].in[0] (.names)                                            0.455     1.216
[6346].out[0] (.names)                                           0.235     1.451
[6349].in[3] (.names)                                            0.483     1.934
[6349].out[0] (.names)                                           0.235     2.169
n_n3355.in[3] (.names)                                           0.455     2.624
n_n3355.out[0] (.names)                                          0.235     2.859
n_n3557.D[0] (.latch)                                            0.000     2.859
data arrival time                                                          2.859

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3557.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.859
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.883


#Path 78
Startpoint: n_n4056.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4056.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4056.clk[0] (.latch)                                          0.042     0.042
n_n4056.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4305.in[2] (.names)                                           0.359     0.525
n_n4305.out[0] (.names)                                          0.235     0.760
[6346].in[0] (.names)                                            0.455     1.216
[6346].out[0] (.names)                                           0.235     1.451
[6349].in[3] (.names)                                            0.483     1.934
[6349].out[0] (.names)                                           0.235     2.169
[1068].in[3] (.names)                                            0.100     2.269
[1068].out[0] (.names)                                           0.235     2.504
n_n3473.in[2] (.names)                                           0.100     2.604
n_n3473.out[0] (.names)                                          0.235     2.839
n_n4056.D[0] (.latch)                                            0.000     2.839
data arrival time                                                          2.839

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4056.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.839
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.863


#Path 79
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3658.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.235     0.521
n_n4367.in[3] (.names)                                           0.629     1.150
n_n4367.out[0] (.names)                                          0.235     1.385
[6361].in[2] (.names)                                            0.631     2.017
[6361].out[0] (.names)                                           0.235     2.252
n_n3684.in[3] (.names)                                           0.341     2.593
n_n3684.out[0] (.names)                                          0.235     2.828
n_n3658.D[0] (.latch)                                            0.000     2.828
data arrival time                                                          2.828

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3658.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.828
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.851


#Path 80
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3976.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.235     0.521
n_n4367.in[3] (.names)                                           0.629     1.150
n_n4367.out[0] (.names)                                          0.235     1.385
n_n3974.in[1] (.names)                                           0.341     1.727
n_n3974.out[0] (.names)                                          0.235     1.962
n_n3519.in[2] (.names)                                           0.487     2.448
n_n3519.out[0] (.names)                                          0.235     2.683
n_n3976.D[0] (.latch)                                            0.000     2.683
data arrival time                                                          2.683

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.683
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.707


#Path 81
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3769.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n3900.in[2] (.names)                                           0.652     0.819
n_n3900.out[0] (.names)                                          0.235     1.054
[1051].in[3] (.names)                                            0.487     1.540
[1051].out[0] (.names)                                           0.235     1.775
[1402].in[2] (.names)                                            0.100     1.875
[1402].out[0] (.names)                                           0.235     2.110
n_n3632.in[3] (.names)                                           0.338     2.448
n_n3632.out[0] (.names)                                          0.235     2.683
n_n3769.D[0] (.latch)                                            0.000     2.683
data arrival time                                                          2.683

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3769.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.683
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.707


#Path 82
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4047.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.235     0.521
n_n4367.in[3] (.names)                                           0.629     1.150
n_n4367.out[0] (.names)                                          0.235     1.385
n_n4126.in[1] (.names)                                           0.486     1.871
n_n4126.out[0] (.names)                                          0.235     2.106
n_n4046.in[2] (.names)                                           0.338     2.444
n_n4046.out[0] (.names)                                          0.235     2.679
n_n4047.D[0] (.latch)                                            0.000     2.679
data arrival time                                                          2.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4047.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.679
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.703


#Path 83
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3793.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.626     0.792
n_n4155.out[0] (.names)                                          0.235     1.027
n_n3923.in[2] (.names)                                           0.100     1.127
n_n3923.out[0] (.names)                                          0.235     1.362
[1096].in[3] (.names)                                            0.100     1.462
[1096].out[0] (.names)                                           0.235     1.697
n_n3791.in[2] (.names)                                           0.626     2.323
n_n3791.out[0] (.names)                                          0.235     2.558
n_n3793.D[0] (.latch)                                            0.000     2.558
data arrival time                                                          2.558

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3793.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.558
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.581


#Path 84
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3608.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.235     0.521
n_n4367.in[3] (.names)                                           0.629     1.150
n_n4367.out[0] (.names)                                          0.235     1.385
n_n3974.in[1] (.names)                                           0.341     1.727
n_n3974.out[0] (.names)                                          0.235     1.962
n_n3607.in[2] (.names)                                           0.341     2.303
n_n3607.out[0] (.names)                                          0.235     2.538
n_n3608.D[0] (.latch)                                            0.000     2.538
data arrival time                                                          2.538

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3608.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.538
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.562


#Path 85
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3688.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.235     0.521
n_n4367.in[3] (.names)                                           0.629     1.150
n_n4367.out[0] (.names)                                          0.235     1.385
n_n3974.in[1] (.names)                                           0.341     1.727
n_n3974.out[0] (.names)                                          0.235     1.962
n_n3018.in[2] (.names)                                           0.341     2.303
n_n3018.out[0] (.names)                                          0.235     2.538
n_n3688.D[0] (.latch)                                            0.000     2.538
data arrival time                                                          2.538

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3688.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.538
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.562


#Path 86
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3061.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
nrq1_3.in[0] (.names)                                            0.495     0.495
nrq1_3.out[0] (.names)                                           0.235     0.730
[1786].in[3] (.names)                                            1.180     1.910
[1786].out[0] (.names)                                           0.235     2.145
n_n3060.in[2] (.names)                                           0.100     2.245
n_n3060.out[0] (.names)                                          0.235     2.480
n_n3061.D[0] (.latch)                                            0.000     2.480
data arrival time                                                          2.480

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3061.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.480
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.504


#Path 87
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3572.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
nrq1_3.in[0] (.names)                                            0.495     0.495
nrq1_3.out[0] (.names)                                           0.235     0.730
[1267].in[3] (.names)                                            1.180     1.910
[1267].out[0] (.names)                                           0.235     2.145
n_n3571.in[3] (.names)                                           0.100     2.245
n_n3571.out[0] (.names)                                          0.235     2.480
n_n3572.D[0] (.latch)                                            0.000     2.480
data arrival time                                                          2.480

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3572.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.480
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.504


#Path 88
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3173.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
nrq1_3.in[0] (.names)                                            0.495     0.495
nrq1_3.out[0] (.names)                                           0.235     0.730
[1919].in[3] (.names)                                            1.180     1.910
[1919].out[0] (.names)                                           0.235     2.145
n_n3172.in[2] (.names)                                           0.100     2.245
n_n3172.out[0] (.names)                                          0.235     2.480
n_n3173.D[0] (.latch)                                            0.000     2.480
data arrival time                                                          2.480

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3173.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.480
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.504


#Path 89
Startpoint: tin_pready_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3886.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
tin_pready_0_0_.inpad[0] (.input)                                0.000     0.000
pready_0_0_.in[0] (.names)                                       0.358     0.358
pready_0_0_.out[0] (.names)                                      0.235     0.593
[1155].in[0] (.names)                                            0.480     1.073
[1155].out[0] (.names)                                           0.235     1.308
[1780].in[2] (.names)                                            0.600     1.908
[1780].out[0] (.names)                                           0.235     2.143
n_n3837.in[2] (.names)                                           0.100     2.243
n_n3837.out[0] (.names)                                          0.235     2.478
n_n3886.D[0] (.latch)                                            0.000     2.478
data arrival time                                                          2.478

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3886.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.478
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.502


#Path 90
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3517.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
nrq1_3.in[0] (.names)                                            0.495     0.495
nrq1_3.out[0] (.names)                                           0.235     0.730
[1969].in[3] (.names)                                            1.132     1.862
[1969].out[0] (.names)                                           0.235     2.097
n_n3515.in[2] (.names)                                           0.100     2.197
n_n3515.out[0] (.names)                                          0.235     2.432
n_n3517.D[0] (.latch)                                            0.000     2.432
data arrival time                                                          2.432

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3517.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.432
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.456


#Path 91
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n4166.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
nrq1_3.in[0] (.names)                                            0.495     0.495
nrq1_3.out[0] (.names)                                           0.235     0.730
[1265].in[3] (.names)                                            1.132     1.862
[1265].out[0] (.names)                                           0.235     2.097
n_n4165.in[2] (.names)                                           0.100     2.197
n_n4165.out[0] (.names)                                          0.235     2.432
n_n4166.D[0] (.latch)                                            0.000     2.432
data arrival time                                                          2.432

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4166.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.432
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.456


#Path 92
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3277.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
nrq1_3.in[0] (.names)                                            0.495     0.495
nrq1_3.out[0] (.names)                                           0.235     0.730
[1201].in[3] (.names)                                            0.566     1.297
[1201].out[0] (.names)                                           0.235     1.532
n_n3275.in[2] (.names)                                           0.660     2.192
n_n3275.out[0] (.names)                                          0.235     2.427
n_n3277.D[0] (.latch)                                            0.000     2.427
data arrival time                                                          2.427

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3277.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.427
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.451


#Path 93
Startpoint: tin_pready_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3208.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
tin_pready_0_0_.inpad[0] (.input)                                0.000     0.000
pready_0_0_.in[0] (.names)                                       0.358     0.358
pready_0_0_.out[0] (.names)                                      0.235     0.593
[994].in[0] (.names)                                             0.752     1.345
[994].out[0] (.names)                                            0.235     1.580
n_n3045.in[1] (.names)                                           0.605     2.185
n_n3045.out[0] (.names)                                          0.235     2.420
n_n3208.D[0] (.latch)                                            0.000     2.420
data arrival time                                                          2.420

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3208.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.420
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.443


#Path 94
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3465.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.042     0.042
pdn.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[1830].in[1] (.names)                                            1.642     1.809
[1830].out[0] (.names)                                           0.235     2.044
n_n3464.in[2] (.names)                                           0.100     2.144
n_n3464.out[0] (.names)                                          0.235     2.379
n_n3465.D[0] (.latch)                                            0.000     2.379
data arrival time                                                          2.379

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3465.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.379
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.402


#Path 95
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n4108.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
nrq1_3.in[0] (.names)                                            0.495     0.495
nrq1_3.out[0] (.names)                                           0.235     0.730
[1020].in[3] (.names)                                            0.696     1.426
[1020].out[0] (.names)                                           0.235     1.661
n_n4106.in[1] (.names)                                           0.466     2.127
n_n4106.out[0] (.names)                                          0.235     2.362
n_n4108.D[0] (.latch)                                            0.000     2.362
data arrival time                                                          2.362

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4108.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.362
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.386


#Path 96
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3331.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
nrq1_3.in[0] (.names)                                            0.495     0.495
nrq1_3.out[0] (.names)                                           0.235     0.730
[1341].in[3] (.names)                                            1.033     1.764
[1341].out[0] (.names)                                           0.235     1.999
n_n3329.in[2] (.names)                                           0.100     2.099
n_n3329.out[0] (.names)                                          0.235     2.334
n_n3331.D[0] (.latch)                                            0.000     2.334
data arrival time                                                          2.334

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3331.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.334
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.357


#Path 97
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3354.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
nrq1_3.in[0] (.names)                                            0.495     0.495
nrq1_3.out[0] (.names)                                           0.235     0.730
[1833].in[2] (.names)                                            0.696     1.426
[1833].out[0] (.names)                                           0.235     1.661
n_n3353.in[3] (.names)                                           0.433     2.095
n_n3353.out[0] (.names)                                          0.235     2.330
n_n3354.D[0] (.latch)                                            0.000     2.330
data arrival time                                                          2.330

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3354.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.330
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.353


#Path 98
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3486.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.042     0.042
pdn.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[1179].in[1] (.names)                                            1.562     1.728
[1179].out[0] (.names)                                           0.235     1.963
n_n3484.in[2] (.names)                                           0.100     2.063
n_n3484.out[0] (.names)                                          0.235     2.298
n_n3486.D[0] (.latch)                                            0.000     2.298
data arrival time                                                          2.298

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3486.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.298
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.322


#Path 99
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4189.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.042     0.042
pdn.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[1849].in[1] (.names)                                            1.562     1.728
[1849].out[0] (.names)                                           0.235     1.963
n_n4186.in[2] (.names)                                           0.100     2.063
n_n4186.out[0] (.names)                                          0.235     2.298
n_n4189.D[0] (.latch)                                            0.000     2.298
data arrival time                                                          2.298

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4189.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.298
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.322


#Path 100
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : nsr3_14.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.235     0.521
n_n4367.in[3] (.names)                                           0.629     1.150
n_n4367.out[0] (.names)                                          0.235     1.385
[1318].in[3] (.names)                                            0.341     1.727
[1318].out[0] (.names)                                           0.235     1.962
n_n133.in[2] (.names)                                            0.100     2.062
n_n133.out[0] (.names)                                           0.235     2.297
nsr3_14.D[0] (.latch)                                            0.000     2.297
data arrival time                                                          2.297

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr3_14.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.297
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.320


#End of timing report
