{
  "event": [],
  "outcome": [
    {
      "id": "correctness.tests_pass",
      "description": "Check the 'simulate_status' field in the outcome context. Return 1.0 if it contains 'Passed' (all tests pass). Return 0.5 if it contains 'Partial'. Return 0.0 if tests failed, compilation failed (check 'compile_status'), or if 'task_completed' is false.",
      "weight": 0.5,
      "scale": "bounded"
    },
    {
      "id": "efficiency.code_quality",
      "description": "Examine the 'files' field in the outcome context for the TopModule.v implementation. Score 0.8-1.0 for clean, idiomatic Verilog with proper port declarations. Score 0.5-0.7 for functional but verbose code. Score 0.2-0.4 for overly complex patterns. Score 0.0 if no valid implementation exists.",
      "weight": 0.3,
      "scale": "bounded"
    },
    {
      "id": "efficiency.solution_steps",
      "description": "Count the number of steps in the trace metadata 'length' field. Return 1.0 for â‰¤4 steps, 0.7 for 5-7 steps, 0.4 for 8-10 steps, 0.2 for 11-15 steps, 0.0 for >15 steps or if terminated/truncated is true.",
      "weight": 0.2,
      "scale": "bounded"
    }
  ]
}

