Project Information                             f:\files\freezing-cpu\fen2.rpt

MAX+plus II Compiler Report File
Version 10.2 07/10/2002
Compiled: 06/29/2021 16:11:55

Copyright (C) 1988-2002 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful


FEN2


** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

fen2      EPM7032LC44-6    9        16       0      24      0           75 %

User Pins:                 9        16       0  



Device-Specific Information:                    f:\files\freezing-cpu\fen2.rpt
fen2

***** Logic for device 'fen2' compiled without errors.




Device: EPM7032LC44-6

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF

                                               
                                         F  F  
                                         E  E  
              D  D  L                    N  N  
              B  B  E                    O  O  
              U  U  D  V  G  G  G  G  G  U  U  
              S  S  _  C  N  N  N  N  N  T  T  
              7  0  B  C  D  D  D  D  D  4  3  
            -----------------------------------_ 
          /   6  5  4  3  2  1 44 43 42 41 40   | 
   DBUS6 |  7                                39 | FENOUT2 
   DBUS5 |  8                                38 | FENOUT0 
   DBUS4 |  9                                37 | FENOUT1 
     GND | 10                                36 | RESERVED 
   DBUS3 | 11                                35 | VCC 
   DBUS2 | 12         EPM7032LC44-6          34 | OUTBUS4 
   DBUS1 | 13                                33 | RESERVED 
 FENOUT5 | 14                                32 | RESERVED 
     VCC | 15                                31 | OUTBUS3 
 OUTBUS5 | 16                                30 | GND 
 FENOUT7 | 17                                29 | OUTBUS2 
         |_  18 19 20 21 22 23 24 25 26 27 28  _| 
           ------------------------------------ 
              O  O  R  F  G  V  R  R  O  R  O  
              U  U  E  E  N  C  E  E  U  E  U  
              T  T  S  N  D  C  S  S  T  S  T  
              B  B  E  O        E  E  B  E  B  
              U  U  R  U        R  R  U  R  U  
              S  S  V  T        V  V  S  V  S  
              6  7  E  6        E  E  0  E  1  
                    D           D  D     D     


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                    f:\files\freezing-cpu\fen2.rpt
fen2

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16     9/16( 56%)  15/16( 93%)   0/16(  0%)  10/36( 27%) 
B:    LC17 - LC32    15/16( 93%)  10/16( 62%)   0/16(  0%)  16/36( 44%) 


Total dedicated input pins used:                 0/4      (  0%)
Total I/O pins used:                            25/32     ( 78%)
Total logic cells used:                         24/32     ( 75%)
Total shareable expanders used:                  0/32     (  0%)
Total Turbo logic cells used:                   24/32     ( 75%)
Total shareable expanders not available (n/a):   0/32     (  0%)
Average fan-in:                                  3.00
Total fan-in:                                    72

Total input pins required:                       9
Total output pins required:                     16
Total bidirectional pins required:               0
Total logic cells required:                     24
Total flipflops required:                        0
Total product terms required:                   64
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:           0

Synthesized logic cells:                        16/  32   ( 50%)



Device-Specific Information:                    f:\files\freezing-cpu\fen2.rpt
fen2

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   5    (2)  (A)      INPUT               0      0   0    0    0    2    1  DBUS0
  13    (9)  (A)      INPUT               0      0   0    0    0    2    1  DBUS1
  12    (8)  (A)      INPUT               0      0   0    0    0    2    1  DBUS2
  11    (7)  (A)      INPUT               0      0   0    0    0    2    1  DBUS3
   9    (6)  (A)      INPUT               0      0   0    0    0    2    1  DBUS4
   8    (5)  (A)      INPUT               0      0   0    0    0    2    1  DBUS5
   7    (4)  (A)      INPUT               0      0   0    0    0    2    1  DBUS6
   6    (3)  (A)      INPUT               0      0   0    0    0    2    1  DBUS7
   4    (1)  (A)      INPUT               0      0   0    0    0   16    8  LED_B


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                    f:\files\freezing-cpu\fen2.rpt
fen2

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  38     20    B     OUTPUT    s t        0      0   0    2    1    1    0  FENOUT0
  37     21    B     OUTPUT    s t        0      0   0    2    1    1    0  FENOUT1
  39     19    B     OUTPUT    s t        0      0   0    2    1    1    0  FENOUT2
  40     18    B     OUTPUT    s t        0      0   0    2    1    1    0  FENOUT3
  41     17    B     OUTPUT    s t        0      0   0    2    1    1    0  FENOUT4
  14     10    A     OUTPUT    s t        0      0   0    2    1    1    0  FENOUT5
  21     16    A     OUTPUT    s t        0      0   0    2    1    1    0  FENOUT6
  17     12    A     OUTPUT    s t        0      0   0    2    1    1    0  FENOUT7
  26     30    B     OUTPUT      t        0      0   0    2    1    0    0  OUTBUS0
  28     28    B     OUTPUT      t        0      0   0    2    1    0    0  OUTBUS1
  29     27    B     OUTPUT      t        0      0   0    2    1    0    0  OUTBUS2
  31     26    B     OUTPUT      t        0      0   0    2    1    0    0  OUTBUS3
  34     23    B     OUTPUT      t        0      0   0    2    1    0    0  OUTBUS4
  16     11    A     OUTPUT      t        0      0   0    2    1    0    0  OUTBUS5
  18     13    A     OUTPUT      t        0      0   0    2    1    0    0  OUTBUS6
  19     14    A     OUTPUT      t        0      0   0    2    1    0    0  OUTBUS7


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                    f:\files\freezing-cpu\fen2.rpt
fen2

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  (7)     4    A      LCELL    s t        0      0   0    2    1    1    1  ~151~1
 (12)     8    A      LCELL    s t        0      0   0    2    1    1    1  ~157~1
  (4)     1    A      LCELL    s t        0      0   0    2    1    1    1  ~163~1
 (27)    29    B      LCELL    s t        0      0   0    2    1    1    1  ~169~1
 (36)    22    B      LCELL    s t        0      0   0    2    1    1    1  ~175~1
 (32)    25    B      LCELL    s t        0      0   0    2    1    1    1  ~181~1
 (33)    24    B      LCELL    s t        0      0   0    2    1    1    1  ~187~1
 (25)    31    B      LCELL    s t        0      0   0    2    1    1    1  ~193~1


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                    f:\files\freezing-cpu\fen2.rpt
fen2

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'A':

                           Logic cells placed in LAB 'A'
        +----------------- LC10 FENOUT5
        | +--------------- LC16 FENOUT6
        | | +------------- LC12 FENOUT7
        | | | +----------- LC11 OUTBUS5
        | | | | +--------- LC13 OUTBUS6
        | | | | | +------- LC14 OUTBUS7
        | | | | | | +----- LC4 ~151~1
        | | | | | | | +--- LC8 ~157~1
        | | | | | | | | +- LC1 ~163~1
        | | | | | | | | | 
        | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | | | A B |     Logic cells that feed LAB 'A':
LC10 -> * - - - - - - - - | * - | <-- FENOUT5
LC16 -> - * - - - - - - - | * - | <-- FENOUT6
LC12 -> - - * - - - - - - | * - | <-- FENOUT7
LC4  -> - - - - - * * - - | * - | <-- ~151~1
LC8  -> - - - - * - - * - | * - | <-- ~157~1
LC1  -> - - - * - - - - * | * - | <-- ~163~1

Pin
8    -> * - - * - - - - * | * - | <-- DBUS5
7    -> - * - - * - - * - | * - | <-- DBUS6
6    -> - - * - - * * - - | * - | <-- DBUS7
4    -> * * * * * * * * * | * * | <-- LED_B


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                    f:\files\freezing-cpu\fen2.rpt
fen2

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

                                       Logic cells placed in LAB 'B'
        +----------------------------- LC20 FENOUT0
        | +--------------------------- LC21 FENOUT1
        | | +------------------------- LC19 FENOUT2
        | | | +----------------------- LC18 FENOUT3
        | | | | +--------------------- LC17 FENOUT4
        | | | | | +------------------- LC30 OUTBUS0
        | | | | | | +----------------- LC28 OUTBUS1
        | | | | | | | +--------------- LC27 OUTBUS2
        | | | | | | | | +------------- LC26 OUTBUS3
        | | | | | | | | | +----------- LC23 OUTBUS4
        | | | | | | | | | | +--------- LC29 ~169~1
        | | | | | | | | | | | +------- LC22 ~175~1
        | | | | | | | | | | | | +----- LC25 ~181~1
        | | | | | | | | | | | | | +--- LC24 ~187~1
        | | | | | | | | | | | | | | +- LC31 ~193~1
        | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | | | | | | A B |     Logic cells that feed LAB 'B':
LC20 -> * - - - - - - - - - - - - - - | - * | <-- FENOUT0
LC21 -> - * - - - - - - - - - - - - - | - * | <-- FENOUT1
LC19 -> - - * - - - - - - - - - - - - | - * | <-- FENOUT2
LC18 -> - - - * - - - - - - - - - - - | - * | <-- FENOUT3
LC17 -> - - - - * - - - - - - - - - - | - * | <-- FENOUT4
LC29 -> - - - - - - - - - * * - - - - | - * | <-- ~169~1
LC22 -> - - - - - - - - * - - * - - - | - * | <-- ~175~1
LC25 -> - - - - - - - * - - - - * - - | - * | <-- ~181~1
LC24 -> - - - - - - * - - - - - - * - | - * | <-- ~187~1
LC31 -> - - - - - * - - - - - - - - * | - * | <-- ~193~1

Pin
5    -> * - - - - * - - - - - - - - * | - * | <-- DBUS0
13   -> - * - - - - * - - - - - - * - | - * | <-- DBUS1
12   -> - - * - - - - * - - - - * - - | - * | <-- DBUS2
11   -> - - - * - - - - * - - * - - - | - * | <-- DBUS3
9    -> - - - - * - - - - * * - - - - | - * | <-- DBUS4
4    -> * * * * * * * * * * * * * * * | * * | <-- LED_B


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                    f:\files\freezing-cpu\fen2.rpt
fen2

** EQUATIONS **

DBUS0    : INPUT;
DBUS1    : INPUT;
DBUS2    : INPUT;
DBUS3    : INPUT;
DBUS4    : INPUT;
DBUS5    : INPUT;
DBUS6    : INPUT;
DBUS7    : INPUT;
LED_B    : INPUT;

-- Node name is 'FENOUT0' = '~145~1' 
-- Equation name is 'FENOUT0', location is LC020, type is output.
 FENOUT0 = LCELL( _EQ001 $  GND);
  _EQ001 =  DBUS0 &  LED_B
         #  FENOUT0 & !LED_B
         #  DBUS0 &  FENOUT0;

-- Node name is 'FENOUT1' = '~139~1' 
-- Equation name is 'FENOUT1', location is LC021, type is output.
 FENOUT1 = LCELL( _EQ002 $  GND);
  _EQ002 =  DBUS1 &  LED_B
         #  FENOUT1 & !LED_B
         #  DBUS1 &  FENOUT1;

-- Node name is 'FENOUT2' = '~133~1' 
-- Equation name is 'FENOUT2', location is LC019, type is output.
 FENOUT2 = LCELL( _EQ003 $  GND);
  _EQ003 =  DBUS2 &  LED_B
         #  FENOUT2 & !LED_B
         #  DBUS2 &  FENOUT2;

-- Node name is 'FENOUT3' = '~127~1' 
-- Equation name is 'FENOUT3', location is LC018, type is output.
 FENOUT3 = LCELL( _EQ004 $  GND);
  _EQ004 =  DBUS3 &  LED_B
         #  FENOUT3 & !LED_B
         #  DBUS3 &  FENOUT3;

-- Node name is 'FENOUT4' = '~121~1' 
-- Equation name is 'FENOUT4', location is LC017, type is output.
 FENOUT4 = LCELL( _EQ005 $  GND);
  _EQ005 =  DBUS4 &  LED_B
         #  FENOUT4 & !LED_B
         #  DBUS4 &  FENOUT4;

-- Node name is 'FENOUT5' = '~115~1' 
-- Equation name is 'FENOUT5', location is LC010, type is output.
 FENOUT5 = LCELL( _EQ006 $  GND);
  _EQ006 =  DBUS5 &  LED_B
         #  FENOUT5 & !LED_B
         #  DBUS5 &  FENOUT5;

-- Node name is 'FENOUT6' = '~109~1' 
-- Equation name is 'FENOUT6', location is LC016, type is output.
 FENOUT6 = LCELL( _EQ007 $  GND);
  _EQ007 =  DBUS6 &  LED_B
         #  FENOUT6 & !LED_B
         #  DBUS6 &  FENOUT6;

-- Node name is 'FENOUT7' = '~103~1' 
-- Equation name is 'FENOUT7', location is LC012, type is output.
 FENOUT7 = LCELL( _EQ008 $  GND);
  _EQ008 =  DBUS7 &  LED_B
         #  FENOUT7 & !LED_B
         #  DBUS7 &  FENOUT7;

-- Node name is 'OUTBUS0' 
-- Equation name is 'OUTBUS0', location is LC030, type is output.
 OUTBUS0 = LCELL( _EQ009 $  GND);
  _EQ009 =  _LC031 &  LED_B
         #  DBUS0 & !LED_B;

-- Node name is 'OUTBUS1' 
-- Equation name is 'OUTBUS1', location is LC028, type is output.
 OUTBUS1 = LCELL( _EQ010 $  GND);
  _EQ010 =  _LC024 &  LED_B
         #  DBUS1 & !LED_B;

-- Node name is 'OUTBUS2' 
-- Equation name is 'OUTBUS2', location is LC027, type is output.
 OUTBUS2 = LCELL( _EQ011 $  GND);
  _EQ011 =  _LC025 &  LED_B
         #  DBUS2 & !LED_B;

-- Node name is 'OUTBUS3' 
-- Equation name is 'OUTBUS3', location is LC026, type is output.
 OUTBUS3 = LCELL( _EQ012 $  GND);
  _EQ012 =  _LC022 &  LED_B
         #  DBUS3 & !LED_B;

-- Node name is 'OUTBUS4' 
-- Equation name is 'OUTBUS4', location is LC023, type is output.
 OUTBUS4 = LCELL( _EQ013 $  GND);
  _EQ013 =  _LC029 &  LED_B
         #  DBUS4 & !LED_B;

-- Node name is 'OUTBUS5' 
-- Equation name is 'OUTBUS5', location is LC011, type is output.
 OUTBUS5 = LCELL( _EQ014 $  GND);
  _EQ014 =  _LC001 &  LED_B
         #  DBUS5 & !LED_B;

-- Node name is 'OUTBUS6' 
-- Equation name is 'OUTBUS6', location is LC013, type is output.
 OUTBUS6 = LCELL( _EQ015 $  GND);
  _EQ015 =  _LC008 &  LED_B
         #  DBUS6 & !LED_B;

-- Node name is 'OUTBUS7' 
-- Equation name is 'OUTBUS7', location is LC014, type is output.
 OUTBUS7 = LCELL( _EQ016 $  GND);
  _EQ016 =  _LC004 &  LED_B
         #  DBUS7 & !LED_B;

-- Node name is '~151~1' 
-- Equation name is '~151~1', location is LC004, type is buried.
-- synthesized logic cell 
_LC004   = LCELL( _EQ017 $  GND);
  _EQ017 =  _LC004 &  LED_B
         #  DBUS7 & !LED_B
         #  DBUS7 &  _LC004;

-- Node name is '~157~1' 
-- Equation name is '~157~1', location is LC008, type is buried.
-- synthesized logic cell 
_LC008   = LCELL( _EQ018 $  GND);
  _EQ018 =  _LC008 &  LED_B
         #  DBUS6 & !LED_B
         #  DBUS6 &  _LC008;

-- Node name is '~163~1' 
-- Equation name is '~163~1', location is LC001, type is buried.
-- synthesized logic cell 
_LC001   = LCELL( _EQ019 $  GND);
  _EQ019 =  _LC001 &  LED_B
         #  DBUS5 & !LED_B
         #  DBUS5 &  _LC001;

-- Node name is '~169~1' 
-- Equation name is '~169~1', location is LC029, type is buried.
-- synthesized logic cell 
_LC029   = LCELL( _EQ020 $  GND);
  _EQ020 =  _LC029 &  LED_B
         #  DBUS4 & !LED_B
         #  DBUS4 &  _LC029;

-- Node name is '~175~1' 
-- Equation name is '~175~1', location is LC022, type is buried.
-- synthesized logic cell 
_LC022   = LCELL( _EQ021 $  GND);
  _EQ021 =  _LC022 &  LED_B
         #  DBUS3 & !LED_B
         #  DBUS3 &  _LC022;

-- Node name is '~181~1' 
-- Equation name is '~181~1', location is LC025, type is buried.
-- synthesized logic cell 
_LC025   = LCELL( _EQ022 $  GND);
  _EQ022 =  _LC025 &  LED_B
         #  DBUS2 & !LED_B
         #  DBUS2 &  _LC025;

-- Node name is '~187~1' 
-- Equation name is '~187~1', location is LC024, type is buried.
-- synthesized logic cell 
_LC024   = LCELL( _EQ023 $  GND);
  _EQ023 =  _LC024 &  LED_B
         #  DBUS1 & !LED_B
         #  DBUS1 &  _LC024;

-- Node name is '~193~1' 
-- Equation name is '~193~1', location is LC031, type is buried.
-- synthesized logic cell 
_LC031   = LCELL( _EQ024 $  GND);
  _EQ024 =  _LC031 &  LED_B
         #  DBUS0 & !LED_B
         #  DBUS0 &  _LC031;



--     Shareable expanders that are duplicated in multiple LABs:
--     (none)




Project Information                             f:\files\freezing-cpu\fen2.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX7000' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:00
   Fitter                                 00:00:00
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:00


Memory Allocated
-----------------

Peak memory allocated during compilation  = 3,422K
