Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/turke/OneDrive/Documents/Github/CMPE_Capstone/CODE/hdl/UART/UART.srcs/sources_1/new/uart_rx.v" Line 14. Module uart_rx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/turke/OneDrive/Documents/Github/CMPE_Capstone/CODE/hdl/UART/UART.srcs/sources_1/new/uart_tx.v" Line 14. Module uart_tx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/turke/OneDrive/Documents/Github/CMPE_Capstone/CODE/hdl/UART/UART.srcs/sources_1/new/uart_rx.v" Line 14. Module uart_rx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/turke/OneDrive/Documents/Github/CMPE_Capstone/CODE/hdl/UART/UART.srcs/sources_1/new/uart_tx.v" Line 14. Module uart_tx doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.uart_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tb_behav
