Cadence Genus(TM) Synthesis Solution.
Copyright 2022 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[17:15:58.206297] Configured Lic search path (21.01-s002): 5280@ip-10-0-87-58.eu-central-1.compute.internal

Version: 21.15-s080_1, built Fri Sep 23 05:57:55 PDT 2022
Options: 
Date:    Sat Aug 10 17:15:58 2024
Host:    ip-10-0-112-224.eu-central-1.compute.internal (x86_64 w/Linux 4.14.336-255.557.amzn2.x86_64) (1core*2cpus*1physical cpu*AMD EPYC 7571 512KB) (7896820KB)
PID:     28534
OS:      CentOS Linux release 7.9.2009 (Core)

*** Stack limited to 512 MB. This run may fail due to lack of stack space. ***


[17:15:58.346026] Periodic Lic check successful
[17:15:58.346040] Feature usage summary:
[17:15:58.346041] Genus_Synthesis
Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (24 seconds elapsed).

WARNING: This version of the tool is 687 days old.
@genus:root: 1> source ../scripts/genus_kmer_buffer.tcl
Sourcing '../scripts/genus_kmer_buffer.tcl' (Sat Aug 10 17:16:45 UTC 2024)...
#@ Begin verbose source ../scripts/genus_kmer_buffer.tcl
@file(genus_kmer_buffer.tcl) 2: set debug_file "debug.txt"
@file(genus_kmer_buffer.tcl) 3: set design(TOPLEVEL) "proj_kmer_buffer" 
@file(genus_kmer_buffer.tcl) 4: set runtype "synthesis"
@file(genus_kmer_buffer.tcl) 7: set mmmc_or_simple "simple"; # "simple" - using "read_libs"
@file(genus_kmer_buffer.tcl) 9: set phys_synth_type "lef" ;  # "none"   - don't read any physical data
@file(genus_kmer_buffer.tcl) 15: source ../scripts/procedures.tcl -quiet
@file(genus_kmer_buffer.tcl) 16: enics_start_stage "start"
*****************************************
*****************************************
**   ENICSINFO: Starting stage start   **
*****************************************
*****************************************
ENICSINFO: Current time is: 10/08/2024 17:16
ENICSINFO: This session is running on Hostname : ip-10-0-112-224.eu-central-1.compute.internal
ENICSINFO: The log file is genus.log88 and the command file is genus.cmd88
ENICSINFO: ----------------------------------
@file(genus_kmer_buffer.tcl) 20: source ../inputs/proj.defines -quiet
@file(genus_kmer_buffer.tcl) 23: source ../inputs/libraries.$TECHNOLOGY.tcl -quiet
  Setting attribute of root '/': 'design_process_node' = 65
@file(genus_kmer_buffer.tcl) 24: source ../inputs/libraries.$SC_TECHNOLOGY.tcl -quiet
  Setting attribute of root '/': 'route_design_with_via_in_pin' = true
@file(genus_kmer_buffer.tcl) 25: source ../inputs/libraries.$SRAM_TECHNOLOGY.tcl -quiet
@file(genus_kmer_buffer.tcl) 26: if {$design(FULLCHIP_OR_MACRO)=="FULLCHIP"} {
    source ../inputs/libraries.$IO_TECHNOLOGY.tcl -quiet
}
@file(genus_kmer_buffer.tcl) 34: set df [open $debug_file a]
@file(genus_kmer_buffer.tcl) 35: puts $df "\n******************************************"
@file(genus_kmer_buffer.tcl) 36: puts $df "* Debug values after everything was loaded *"
@file(genus_kmer_buffer.tcl) 37: puts $df "******************************************"
@file(genus_kmer_buffer.tcl) 38: foreach dic {paths tech tech_files design} {
    foreach key [array names $dic] {
        puts $df "${dic}(${key}) = \t[set ${dic}([set key])]"
    }
}
@file(genus_kmer_buffer.tcl) 44: close $df
@file(genus_kmer_buffer.tcl) 50: set_db source_verbose true ; # Sourcing files will be reported as verbose
  Setting attribute of root '/': 'source_verbose' = true
@file(genus_kmer_buffer.tcl) 51: set_db information_level 9 ; # The log file will report everything
  Setting attribute of root '/': 'information_level' = 9
@file(genus_kmer_buffer.tcl) 52: suppress_messages "PHYS-90"
  Setting attribute of message 'PHYS-90': 'max_print' = 0
@file(genus_kmer_buffer.tcl) 57: enics_start_stage "init_design"
***********************************************
***********************************************
**   ENICSINFO: Starting stage init_design   **
***********************************************
***********************************************
ENICSINFO: Current time is: 10/08/2024 17:16
ENICSINFO: ----------------------------------
@file(genus_kmer_buffer.tcl) 59: if {$mmmc_or_simple=="mmmc"} {
    read_mmmc $design(mmmc_view_file)
} else {
    set_db init_lib_search_path $paths(LIB_paths) 
    suppress_messages $tech(SC_LIB_SUPPRESS_MESSAGES_GENUS)
    read_libs $tech_files(ALL_WC_LIBS)
}
  Setting attribute of root '/': 'init_lib_search_path' = /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/lib/ /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lib/ /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lib/
  Setting attribute of message 'LBR-9': 'max_print' = 0
  Setting attribute of message 'LBR-76': 'max_print' = 0
  Setting attribute of message 'LBR-40': 'max_print' = 0
  Setting attribute of message 'LBR-436': 'max_print' = 0
  Setting attribute of message 'LBR-170': 'max_print' = 0

Threads Configured:2

  Message Summary for Library all 3 libraries:
  ********************************************
  An unsupported construct was detected in this library. [LBR-40]: 258
  ********************************************
 
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/lib/sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib'
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lib/sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c.lib'
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lib/sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c.lib'
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c.lib'.
@file(genus_kmer_buffer.tcl) 67: suppress_messages "LBR-415"
  Setting attribute of message 'LBR-415': 'max_print' = 0
@file(genus_kmer_buffer.tcl) 72: if {$phys_synth_type == "none"} {
   enics_message "Physical Synthesis is disabled"
   read_qrc $tech_files(QRCTECH_FILE_WC)
} else {
    suppress_messages $tech(SC_LEF_SUPPRESS_MESSAGES_GENUS)
    read_physical -lef $tech_files(ALL_LEFS)
    if {$phys_synth_type == "floorplan"} { 
        # You need to read a .def file for the floorplan to enable physical synthesis 
        read_def $design(floorplan_def)
    }
}
  Setting attribute of message 'PHYS-279': 'max_print' = 0
  Setting attribute of message 'PHYS-129': 'max_print' = 0
  Setting attribute of message 'PHYS-15': 'max_print' = 0
  Setting attribute of message 'PHYS-12': 'max_print' = 0
  Setting attribute of message 'LBR-162': 'max_print' = 0
  Setting attribute of message 'LBR-155': 'max_print' = 0
Warning : Site already defined before, duplicated site will be ignored. [PHYS-106]
        : Site 'sc9_cln65lp' read already, this site in file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lef/sc9_cln65lp_base_lvt.lef' is ignored.
Warning : Site already defined before, duplicated site will be ignored. [PHYS-106]
        : Site 'sc9_cln65lp' read already, this site in file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lef/sc9_cln65lp_base_hvt.lef' is ignored.

  According to lef_library, there are total 10 routing layers [ V(5) / H(5) ]

Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
  Libraries have 1950 usable logic and 582 usable sequential lib-cells.
@file(genus_kmer_buffer.tcl) 87: enics_start_stage "read_rtl"
********************************************
********************************************
**   ENICSINFO: Starting stage read_rtl   **
********************************************
********************************************
ENICSINFO: Current time is: 10/08/2024 17:17
ENICSINFO: ----------------------------------
@file(genus_kmer_buffer.tcl) 89: set_db init_hdl_search_path $design(hdl_search_paths)
  Setting attribute of root '/': 'init_hdl_search_path' = . /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl
@file(genus_kmer_buffer.tcl) 90: set_db hdl_language v2001 -quiet
@file(genus_kmer_buffer.tcl) 93: suppress_messages "CDFG-250"
  Setting attribute of message 'CDFG-250': 'max_print' = 0
@file(genus_kmer_buffer.tcl) 95: suppress_messages "CWD-19 CWD-36"
  Setting attribute of message 'CWD-19': 'max_print' = 0
  Setting attribute of message 'CWD-36': 'max_print' = 0
@file(genus_kmer_buffer.tcl) 97: suppress_messages "CDFG-771"
  Setting attribute of message 'CDFG-771': 'max_print' = 0
@file(genus_kmer_buffer.tcl) 98: read_hdl -language sv -f $design(read_hdl_list)
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_pkg.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_counter.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_kmer_buffer.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_extender.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_top.sv'
@file(genus_kmer_buffer.tcl) 103: enics_start_stage "elaborate"
*********************************************
*********************************************
**   ENICSINFO: Starting stage elaborate   **
*********************************************
*********************************************
ENICSINFO: Current time is: 10/08/2024 17:17
ENICSINFO: ----------------------------------
@file(genus_kmer_buffer.tcl) 105: set_db hdl_track_filename_row_col true -quiet; # helps with debug
Info   : Enabled hdl_track_filename_row_col attribute.
       : Setting this attribute to 'true' can have an impact on the run time. Use this attribute only when filename, line number, and column information are needed in reports.
@file(genus_kmer_buffer.tcl) 106: set_db lp_insert_clock_gating true 
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
@file(genus_kmer_buffer.tcl) 108: elaborate $design(TOPLEVEL) ;#-update
                  INLINE_INFO: Skipping marking small hierarchies inline as the variable 'hdl_dissolve_primitive_instance_hierarchy_threshold' has not been set to a positive value.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'proj_kmer_buffer' from file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_kmer_buffer.sv'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'proj_kmer_buffer' with default parameters value.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'proj_kmer_buffer'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: proj_kmer_buffer, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: proj_kmer_buffer, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_elab
---------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------
| hlo_clip_mux_input |       0 |       0 |         0.00 | 
| hlo_clip           |       0 |       0 |         0.00 | 
---------------------------------------------------------
        Computing net loads.
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(genus_kmer_buffer.tcl) 110: enics_start_stage "post_elaboration"
****************************************************
****************************************************
**   ENICSINFO: Starting stage post_elaboration   **
****************************************************
****************************************************
ENICSINFO: Current time is: 10/08/2024 17:17
ENICSINFO: ----------------------------------
@file(genus_kmer_buffer.tcl) 112: check_design -unresolved


 	 Check Design Report (c)
	 ------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'proj_kmer_buffer'

No empty modules in design 'proj_kmer_buffer'

  Done Checking the design.
@file(genus_kmer_buffer.tcl) 113: check_design -all > $design(synthesis_reports)/post_elaboration/check_design_post_elab.rpt

@file(genus_kmer_buffer.tcl) 114: if {[check_design -status]} {
    Puts "ENICSINFO: ############# There is an issue with check_design. You better look at it! ###########"
}
@file(genus_kmer_buffer.tcl) 118: write_design -base_name $design(export_dir)/post_elaboartion/$design(TOPLEVEL)
(write_design): Writing Genus content. Constraint interface is 'smsc'
Warning : The design is not fully mapped. [PHYS-93]
        : The original design intent derived from the RTL may no longer be available upon restoration.
Exporting design data for 'proj_kmer_buffer' to /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_kmer_buffer/post_elaboartion/proj_kmer_buffer...
%# Begin write_design (08/10 17:17:27, mem=4907.86M)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   write_design
File /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_kmer_buffer/post_elaboartion/proj_kmer_buffer.mmmc.tcl has been written.
Info    : Multimode clock gating check is disabled. [TIM-1000]
Finished SDC export (command execution time mm:ss (real) = 00:02).
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_kmer_buffer/post_elaboartion/proj_kmer_buffer.default_emulate_constraint_mode.sdc has been written
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_kmer_buffer/post_elaboartion/proj_kmer_buffer.default_emulate_constraint_mode.sdc has been written
** To load the database source /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_kmer_buffer/post_elaboartion/proj_kmer_buffer.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'proj_kmer_buffer' (command execution time mm:ss cpu = 00:01, real = 00:04).
.
%# End write_design (08/10 17:17:31, total cpu=08:00:01, real=08:00:04, peak res=851.30M, current mem=4907.86M)
@file(genus_kmer_buffer.tcl) 126: set_db detailed_sdc_messages true ; # helps read_sdc debug
  Setting attribute of root '/': 'detailed_sdc_messages' = true
@file(genus_kmer_buffer.tcl) 127: read_sdc $design(functional_sdc) -stop_on_errors 
            Reading file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../inputs/proj.sdc'
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      4 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      3 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.01)
 "current_design"           - successful      2 , failed      0 (runtime  0.01)
 "get_lib_pins"             - successful      1 , failed      0 (runtime  0.02)
 "get_ports"                - successful      3 , failed      0 (runtime  0.01)
 "remove_from_collection"   - successful      1 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      1 , failed      0 (runtime  0.00)
 "set_driving_cell"         - successful      1 , failed      0 (runtime  0.01)
 "set_ideal_network"        - successful      2 , failed      0 (runtime  0.01)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.01)
 "set_input_transition"     - successful      1 , failed      0 (runtime  0.00)
 "set_load"                 - successful      1 , failed      0 (runtime  0.01)
 "set_max_delay"            - successful      1 , failed      0 (runtime  0.01)
 "set_max_fanout"           - successful      1 , failed      0 (runtime  0.01)
 "set_max_transition"       - successful      1 , failed      0 (runtime  0.01)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:00 (hh:mm:ss)
@file(genus_kmer_buffer.tcl) 128: check_timing_intent
        Computing net loads.
        Tracing clock networks.
Info    : Multimode clock gating check is disabled. [TIM-1000]
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 10 2024  05:17:31 pm
  Module:                 proj_kmer_buffer
  Technology libraries:   sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 1
                          sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 1
                          sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 1
                          physical_cells 
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

-------------------------------------------------------------------------------
Timing exceptions with no effect

The following timing exceptions are not currently affecting timing in the       
design.  Either no paths in the design satisfy the exception's path             
specification, or all paths that satisfy the path specification also satisfy an 
exception with a higher priority.  You can improve runtime and memory usage by  
removing these exceptions if they are not truly needed.  To see if there is a   
path in the design that satisfies the path specification for an exception, or   
to see what other exception is overriding an exception because of priority, use 
the command:                                                                    
  report timing -paths [eval [::legacy::get_attribute paths <exception>]]

exception:proj_kmer_buffer/proj.sdc_line_18
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                     0
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 1
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                        0
 Outputs without external load                                    0
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:          1

@file(genus_kmer_buffer.tcl) 129: check_timing_intent -verbose > $design(synthesis_reports)/post_elaboration/check_timing_post_elab.rpt
@file(genus_kmer_buffer.tcl) 134: enics_default_cost_groups
@file(genus_kmer_buffer.tcl) 135: enics_report_timing $design(synthesis_reports)
  Setting attribute of root '/': 'timing_report_fields' = timing_point flags arc edge cell fanout transition delay arrival
        Computing arrivals and requireds.
@file(genus_kmer_buffer.tcl) 142: set_db [get_db design:$design(TOPLEVEL)] .lp_clock_gating_min_flops 8
  Setting attribute of design 'proj_kmer_buffer': 'lp_clock_gating_min_flops' = 8
@file(genus_kmer_buffer.tcl) 143: set_db [get_db design:$design(TOPLEVEL)] .lp_clock_gating_style latch 
  Setting attribute of design 'proj_kmer_buffer': 'lp_clock_gating_style' = latch
@file(genus_kmer_buffer.tcl) 148: enics_start_stage "synthesis"
*********************************************
*********************************************
**   ENICSINFO: Starting stage synthesis   **
*********************************************
*********************************************
ENICSINFO: Current time is: 10/08/2024 17:17
ENICSINFO: ----------------------------------
@file(genus_kmer_buffer.tcl) 151: set_db syn_generic_effort low
  Setting attribute of root '/': 'syn_generic_effort' = low
@file(genus_kmer_buffer.tcl) 152: set_db syn_map_effort low
  Setting attribute of root '/': 'syn_map_effort' = low
@file(genus_kmer_buffer.tcl) 153: set_db syn_opt_effort low
  Setting attribute of root '/': 'syn_opt_effort' = low
@file(genus_kmer_buffer.tcl) 154: suppress_messages "ST-110 ST-112"
  Setting attribute of message 'ST-110': 'max_print' = 0
  Setting attribute of message 'ST-112': 'max_print' = 0
@file(genus_kmer_buffer.tcl) 156: if {$phys_synth_type == "floorplan"} {
    # Synthesize to generics and place generics in floorplan
    enics_start_stage "syn_generic"
    syn_generic -physical
    # Map to technology
    enics_start_stage "technology_mapping"
    syn_map -physical
    enics_report_timing $design(synthesis_reports) 
    # Post synthesis optimization
    enics_start_stage "post_syn_opt"
    syn_opt -physical
} else {
    # Synthesize to generics (non physical-aware)
    enics_start_stage "syn_generic"
    syn_generic 
    # Map to technology (non physical-aware)
    enics_start_stage "technology_mapping"
    syn_map 
    enics_report_timing $design(synthesis_reports)
    enics_start_stage "post_syn_opt"
    if {$phys_synth_type == "lef"} {
        syn_opt
    } else {
        syn_opt 
    }
}
***********************************************
***********************************************
**   ENICSINFO: Starting stage syn_generic   **
***********************************************
***********************************************
ENICSINFO: Current time is: 10/08/2024 17:17
ENICSINFO: ----------------------------------
      Running additional step before syn_gen...


Stage: pre_early_cg
------------------------------------------------
| Transform | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------
------------------------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 100.2 ps std_slew: 29.9 ps std_load: 3.8 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: proj_kmer_buffer, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         0.00 | 
------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'proj_kmer_buffer' to generic gates using 'low' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:54(00:01:32) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:17:43 (Aug10) |  789.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: proj_kmer_buffer, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         0.00 | 
------------------------------------------------------
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: proj_kmer_buffer, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         0.00 | 
------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 3, runtime: 0.000s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.001s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed identity transform (accepts: 0, rejects: 1, runtime: 0.000s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.001s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_rtlopt
----------------------------------------------------------------
| Transform                 | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------------
| hlo_infer_macro           |       0 |       3 |         0.00 | 
| hlo_decode_mux_sandwich   |       0 |       0 |         0.00 | 
| hlo_mux_decode            |       0 |       0 |         0.00 | 
| hlo_chop_mux              |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         1.00 | 
| hlo_mux_consolidation     |       0 |       0 |         0.00 | 
| hlo_constant_mux_opt      |       0 |       0 |         0.00 | 
| hlo_inequality_transform  |       0 |       0 |         1.00 | 
| hlo_reconv_opt            |       0 |       0 |         0.00 | 
| hlo_restructure           |       0 |       0 |         0.00 | 
| hlo_common_select_muxopto |       0 |       0 |         0.00 | 
| hlo_identity_transform    |       0 |       1 |         0.00 | 
| hlo_reduce_operator_chain |       0 |       0 |         1.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         0.00 | 
| hlo_mux_consolidation     |       0 |       0 |         0.00 | 
| hlo_optimize_datapath     |       0 |       0 |         0.00 | 
| hlo_datapath_recast       |       0 |       0 |         0.00 | 
| hlo_clip_mux_input        |       0 |       0 |         0.00 | 
| hlo_clip                  |       0 |       0 |         0.00 | 
----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
--------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------
| ume_runtime |       0 |       0 |         0.00 | 
--------------------------------------------------
Number of big hc bmuxes before = 0
              Info: total 2 bmuxes found, 2 are converted to onehot form, and 0 are kept as binary form
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'proj_kmer_buffer'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'proj_kmer_buffer'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
    MaxCSA: weighted_instance_count is 8 
MaxCSA: Successfully built Maximal CSA Expression Expr0
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c7' to a form more suitable for further optimization.
      Timing increment_unsigned...
        Done timing increment_unsigned.
      Timing increment_unsigned_7...
        Done timing increment_unsigned_7.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c1' to a form more suitable for further optimization.
      Timing increment_unsigned_12...
        Done timing increment_unsigned_12.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c2' to a form more suitable for further optimization.
      Timing increment_unsigned_17...
        Done timing increment_unsigned_17.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c3' to a form more suitable for further optimization.
      Timing increment_unsigned_22...
        Done timing increment_unsigned_22.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c4' to a form more suitable for further optimization.
      Timing increment_unsigned_27...
        Done timing increment_unsigned_27.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c5' to a form more suitable for further optimization.
      Timing increment_unsigned_32...
        Done timing increment_unsigned_32.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c6' to a form more suitable for further optimization.
      Timing increment_unsigned_37...
        Done timing increment_unsigned_37.
CDN_DP_region_0_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_0_c0 in proj_kmer_buffer: area: 328278636 ,dp = 1 mux = 2 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_0_0_c1 in proj_kmer_buffer: area: 187587792 ,dp = 1 mux = 1 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c2 in proj_kmer_buffer: area: 187587792 ,dp = 1 mux = 1 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c3 in proj_kmer_buffer: area: 187587792 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c4 in proj_kmer_buffer: area: 187587792 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c5 in proj_kmer_buffer: area: 187587792 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c6 in proj_kmer_buffer: area: 187587792 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c7 in proj_kmer_buffer: area: 187587792 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_0_0_c7 in proj_kmer_buffer: area: 187587792 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 187587792.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        328278636          187587792          187587792          187587792          187587792          187587792          187587792          187587792  
##>            WNS         +7341.90           +7359.70           +7359.70           +7359.70           +7359.70           +7359.70           +7359.70           +7359.70  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  1                  1                  1                  1                  1                  1                  1  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_0_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START              328278636 (      )     7341.90 (        )             0 (        )              
##> rewrite                        START              445521006 (+35.71)     7269.00 (  -72.90)             0 (       0)              (a,ar) Expr0_from --> Expr0_to
##>                                  END              656557272 (+47.37)     7269.00 (   +0.00)             0 (       0)           0  
##>                                  END              328278636 ( +0.00)     7341.90 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              328278636 ( +0.00)     7341.90 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              328278636 ( +0.00)     7341.90 (   +0.00)             0 (       0)              
##>  rewrite                       START              328278636 ( +0.00)     7341.90 (   +0.00)             0 (       0)              (a,csaa) inc_with_select_version3 --> inc_inv_ci
##>                                  END              234484740 (-28.57)     7359.70 (  +17.80)             0 (       0)           0  
##>                                  END              234484740 (-28.57)     7359.70 (  +17.80)             0 (       0)           0  
##> speculate_in_gdef              START              234484740 ( +0.00)     7359.70 (   +0.00)             0 (       0)              
##>  pre_speculate_mux_merge       START              234484740 ( +0.00)     7359.70 (   +0.00)             0 (       0)              
##>                                  END              234484740 ( +0.00)     7359.70 (   +0.00)             0 (       0)           0  
##>                                  END              234484740 ( +0.00)     7359.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              234484740 ( +0.00)     7359.70 (   +0.00)             0 (       0)              
##>                                  END              211036266 (-10.00)     7359.70 (   +0.00)             0 (       0)           0  
##>                                  END              211036266 (-35.71)     7359.70 (  +17.80)             0 (       0)           0  
##>canonicalize_by_names           START              211036266 ( +0.00)     7359.70 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)     7359.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START              211036266 ( +0.00)     7359.70 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)     7359.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START              211036266 ( +0.00)     7359.70 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)     7359.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START              211036266 ( +0.00)     7359.70 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)     7359.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START              211036266 ( +0.00)     7359.70 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)     7359.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START              211036266 ( +0.00)     7359.70 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)     7359.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START              211036266 ( +0.00)     7359.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START              211036266 ( +0.00)     7359.70 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)     7359.70 (   +0.00)             0 (       0)           0  
##>                                  END              211036266 ( +0.00)     7359.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START              211036266 ( +0.00)     7359.70 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)     7359.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START              211036266 ( +0.00)     7359.70 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)     7359.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              211036266 ( +0.00)     7359.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              211036266 ( +0.00)     7359.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START              211036266 ( +0.00)     7359.70 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)     7359.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START              211036266 ( +0.00)     7359.70 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)     7359.70 (   +0.00)             0 (       0)           0  
##>                                  END              211036266 ( +0.00)     7359.70 (   +0.00)             0 (       0)           0  
##> speculate_in_gdef              START              211036266 ( +0.00)     7359.70 (   +0.00)             0 (       0)              
##>  pre_speculate_mux_merge       START              211036266 ( +0.00)     7359.70 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)     7359.70 (   +0.00)             0 (       0)           0  
##>                                  END              211036266 ( +0.00)     7359.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              211036266 ( +0.00)     7359.70 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)     7359.70 (   +0.00)             0 (       0)           0  
##>                                  END              211036266 ( +0.00)     7359.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START              211036266 ( +0.00)     7359.70 (   +0.00)             0 (       0)              
##>                                  END              187587792 (-11.11)     7359.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START              187587792 ( +0.00)     7359.70 (   +0.00)             0 (       0)              
##>                                  END              187587792 ( +0.00)     7359.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START              187587792 ( +0.00)     7359.70 (   +0.00)             0 (       0)              
##>                                  END              187587792 ( +0.00)     7359.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START              187587792 ( +0.00)     7359.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START              187587792 ( +0.00)     7359.70 (   +0.00)             0 (       0)              
##>                                  END              187587792 ( +0.00)     7359.70 (   +0.00)             0 (       0)           0  
##>                                  END              187587792 ( +0.00)     7359.70 (   +0.00)             0 (       0)           0  
##>create_score                    START              187587792 ( +0.00)     7359.70 (   +0.00)             0 (       0)              
##>                                  END              187587792 ( +0.00)     7359.70 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_0_0_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(1), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info:  Ungrouped 0 dp-cluster instances.  0 cluster instances were left intact, to aid verification.
              Prepare netlist for verification ...
              Prepare netlist for verification Done.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'proj_kmer_buffer'.
      Removing temporary intermediate hierarchies under proj_kmer_buffer
Number of big hc bmuxes after = 0
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_rtlopt
----------------------------------------------------------
| Transform           | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------
| hlo_logic_reduction |       0 |       0 |         0.00 | 
| hlo_mux_reorder     |       0 |       0 |         0.00 | 
----------------------------------------------------------
              Optimizing muxes in design 'proj_kmer_buffer'.
              Post blast muxes in design 'proj_kmer_buffer'.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: proj_kmer_buffer, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.008s)

Stage: post_muxopt
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_speculation |       0 |       0 |         8.00 | 
------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|    Id     |  Sev   |Count |                  Message Text                    |
--------------------------------------------------------------------------------
| CDFG-818  |Warning |    1 |Using default parameter value for module          |
|           |        |      | elaboration.                                     |
| DPOPT-1   |Info    |    1 |Optimizing datapath logic.                        |
| DPOPT-2   |Info    |    1 |Done optimizing datapath logic.                   |
| DPOPT-3   |Info    |    1 |Implementing datapath configurations.             |
| DPOPT-4   |Info    |    1 |Done implementing datapath configurations.        |
| DPOPT-6   |Info    |    1 |Pre-processed datapath logic.                     |
| ELAB-1    |Info    |    1 |Elaborating Design.                               |
| ELAB-3    |Info    |    1 |Done Elaborating Design.                          |
| LBR-161   |Info    |    1 |Setting the maximum print count of this message   |
|           |        |      | to 10 if information_level is less than 9.       |
| LBR-412   |Info    |    3 |Created nominal operating condition.              |
|           |        |      |The nominal operating condition is represented,   |
|           |        |      | either by the nominal PVT values specified in    |
|           |        |      | the library source                               |
|           |        |      | (via nom_process,nom_voltage and nom_temperature |
|           |        |      | respectively)                                    |
|           |        |      | , or by the default PVT values (1.0,1.0,1.0).    |
| PHYS-93   |Warning |    1 |The design is not fully mapped.                   |
|           |        |      |The original design intent derived from the RTL   |
|           |        |      | may no longer be available upon restoration.     |
| PHYS-106  |Warning |    2 |Site already defined before, duplicated site will |
|           |        |      | be ignored.                                      |
| PHYS-752  |Info    |    1 |Partition Based Synthesis execution skipped.      |
| RTLOPT-40 |Info    |    7 |Transformed datapath macro.                       |
| SYNTH-1   |Info    |    1 |Synthesizing.                                     |
| TIM-1000  |Info    |    1 |Multimode clock gating check is disabled.         |
--------------------------------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 582 sequential usable cells
      Mapping 'proj_kmer_buffer'...
        Preparing the circuit
          Pruning unused logic
Multi-threaded constant propagation [1|0] ...
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_ADD_UNS_OP' of datapath component 'increment_unsigned_7'.
Inserting clock-gating logic .....
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        0		  0%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             34		 94%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Timing exception in enable logic      0		  0%
  Register bank width too small         2		  6%
Total flip-flops                        36		100%
Total CG Modules                        0
    Automatically cost grouped 0 clock gate paths.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) proj_kmer_buffer...
          Done structuring (delay-based) proj_kmer_buffer
Multi-threaded Virtual Mapping    (2 threads, 2 of 2 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------
|  Id  |Sev  |Count |              Message Text               |
---------------------------------------------------------------
| GB-6 |Info |    1 |A datapath component has been ungrouped. |
---------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'reg2out' target slack:   238 ps
Target path end-point (Port: proj_kmer_buffer/full)

         Pin                     Type         Fanout Load Arrival   
                                                     (fF)   (ps)    
--------------------------------------------------------------------
(clock clk)             <<<  launch                             0 R 
buffer_count_reg[3]/clk                                             
buffer_count_reg[3]/q   (u)  unmapped_d_flop       3 11.4           
g74/in_3                                                            
g74/z                   (u)  unmapped_nand4        4 14.8           
g75/in_0                                                            
g75/z                   (u)  unmapped_not          1  4.9           
full                    <<<  interconnect                           
                             out port                               
(proj.sdc_line_17_34_1)      ext delay                              
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                  capture                        10000 R 
                             uncertainty                            
--------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Start-point  : buffer_count_reg[3]/clk
End-point    : full

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 6548ps.
 
Cost Group 'reg2reg' target slack:   236 ps
Target path end-point (Pin: buffer_count_reg[3]/d)

         Pin                      Type          Fanout Load Arrival   
                                                       (fF)   (ps)    
----------------------------------------------------------------------
(clock clk)             <<<  launch                               0 R 
buffer_count_reg[3]/clk                                               
buffer_count_reg[3]/q   (u)  unmapped_d_flop         3 11.1           
g74/in_3                                                              
g74/z                   (u)  unmapped_nand4          4 15.2           
g73/in_1                                                              
g73/z                   (u)  unmapped_nand2          3 11.1           
g66/in_1                                                              
g66/z                   (u)  unmapped_complex2       3 11.1           
g65/in_1                                                              
g65/z                   (u)  unmapped_complex2       2  7.4           
g60/in_0                                                              
g60/z                   (u)  unmapped_or2            1  3.7           
g61/in_1                                                              
g61/z                   (u)  unmapped_nand2          1  3.8           
g76/data0                                                             
g76/z                   (u)  unmapped_bmux3          1  3.8           
buffer_count_reg[3]/d   <<<  unmapped_d_flop                          
buffer_count_reg[3]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                  capture                          10000 R 
                             uncertainty                              
----------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Start-point  : buffer_count_reg[3]/clk
End-point    : buffer_count_reg[3]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 8114ps.
 
Cost Group 'in2reg' target slack:   236 ps
Target path end-point (Pin: kmer_buffer_reg[0][1]/d)

          Pin                      Type         Fanout Load Arrival   
                                                       (fF)   (ps)    
----------------------------------------------------------------------
(clock clk)               <<<  launch                             0 R 
(proj.sdc_line_15_3_1)         ext delay                              
start_over                (u)  in port              36 34.2           
g77/sel0                                                              
g77/z                     (u)  unmapped_bmux3        1  3.8           
kmer_buffer_reg[0][1]/d   <<<  unmapped_d_flop                        
kmer_buffer_reg[0][1]/clk      setup                                  
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                    capture                        10000 R 
                               uncertainty                            
----------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Start-point  : start_over
End-point    : kmer_buffer_reg[0][1]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 7722ps.
 

State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                    36        100.0
Excluded from State Retention      36        100.0
    - Will not convert             36        100.0
      - Preserved                   0          0.0
      - Power intent excluded      36        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

PBS_Generic_Opt-Post - Elapsed_Time 5, CPU_Time 3.9985280000000003
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:54(00:01:32) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:17:43 (Aug10) |  789.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:01:37) |  00:00:03(00:00:05) | 100.0(100.0) |   17:17:48 (Aug10) |   1.10 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:54(00:01:32) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:17:43 (Aug10) |  789.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:01:37) |  00:00:03(00:00:05) | 100.0(100.0) |   17:17:48 (Aug10) |   1.10 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:01:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:17:48 (Aug10) |   1.10 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            1         -         -        57       582       789
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -        54       562      1100
##>G:Misc                               5
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        6
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'proj_kmer_buffer' to generic gates.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
******************************************************
******************************************************
**   ENICSINFO: Starting stage technology_mapping   **
******************************************************
******************************************************
ENICSINFO: Current time is: 10/08/2024 17:17
ENICSINFO: ----------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 100.2 ps std_slew: 29.9 ps std_load: 3.8 fF
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Mapping. [SYNTH-4]
        : Mapping 'proj_kmer_buffer' using 'low' effort.
Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 582 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:54(00:01:32) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:17:43 (Aug10) |  789.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:01:37) |  00:00:03(00:00:05) |  33.3( 29.4) |   17:17:48 (Aug10) |   1.10 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:01:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:17:48 (Aug10) |   1.10 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:06(00:01:49) |  00:00:07(00:00:12) |  66.7( 70.6) |   17:18:00 (Aug10) |   1.10 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 1.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:54(00:01:32) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:17:43 (Aug10) |  789.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:01:37) |  00:00:03(00:00:05) |  30.8( 29.4) |   17:17:48 (Aug10) |   1.10 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:01:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:17:48 (Aug10) |   1.10 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:06(00:01:49) |  00:00:07(00:00:12) |  61.5( 70.6) |   17:18:00 (Aug10) |   1.10 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:07(00:01:49) |  00:00:01(00:00:00) |   7.7(  0.0) |   17:18:00 (Aug10) |   1.10 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 582 sequential usable cells
      Mapping 'proj_kmer_buffer'...
        Preparing the circuit
          Pruning unused logic
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) proj_kmer_buffer...
          Done structuring (delay-based) proj_kmer_buffer
Multi-threaded Virtual Mapping    (2 threads, 2 of 2 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
-----------------------------------------------------------------------
|    Id    |Sev  |Count |                Message Text                 |
-----------------------------------------------------------------------
| PHYS-752 |Info |    1 |Partition Based Synthesis execution skipped. |
| SYNTH-2  |Info |    1 |Done synthesizing.                           |
| SYNTH-4  |Info |    1 |Mapping.                                     |
-----------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'reg2out' target slack:   238 ps
Target path end-point (Port: proj_kmer_buffer/full)

         Pin                     Type         Fanout Load Arrival   
                                                     (fF)   (ps)    
--------------------------------------------------------------------
(clock clk)             <<<  launch                             0 R 
buffer_count_reg[3]/clk                                             
buffer_count_reg[3]/q   (u)  unmapped_d_flop       3 11.4           
g98/in_3                                                            
g98/z                   (u)  unmapped_nand4        4 14.8           
g75/in_0                                                            
g75/z                   (u)  unmapped_not          1  4.9           
full                    <<<  interconnect                           
                             out port                               
(proj.sdc_line_17_34_1)      ext delay                              
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                  capture                        10000 R 
                             uncertainty                            
--------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Start-point  : buffer_count_reg[3]/clk
End-point    : full

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 6548ps.
 
Cost Group 'reg2reg' target slack:   236 ps
Target path end-point (Pin: buffer_count_reg[3]/d)

         Pin                      Type          Fanout Load Arrival   
                                                       (fF)   (ps)    
----------------------------------------------------------------------
(clock clk)             <<<  launch                               0 R 
buffer_count_reg[3]/clk                                               
buffer_count_reg[3]/q   (u)  unmapped_d_flop         3 11.1           
g98/in_3                                                              
g98/z                   (u)  unmapped_nand4          4 15.2           
g73/in_1                                                              
g73/z                   (u)  unmapped_nand2          3 11.1           
g66/in_1                                                              
g66/z                   (u)  unmapped_complex2       3 11.1           
g65/in_1                                                              
g65/z                   (u)  unmapped_complex2       2  7.4           
g87/in_0                                                              
g87/z                   (u)  unmapped_or2            1  3.7           
g88/in_1                                                              
g88/z                   (u)  unmapped_nand2          1  3.8           
g99/data0                                                             
g99/z                   (u)  unmapped_bmux3          1  3.8           
buffer_count_reg[3]/d   <<<  unmapped_d_flop                          
buffer_count_reg[3]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                  capture                          10000 R 
                             uncertainty                              
----------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Start-point  : buffer_count_reg[3]/clk
End-point    : buffer_count_reg[3]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 8114ps.
 
Cost Group 'in2reg' target slack:   236 ps
Target path end-point (Pin: kmer_buffer_reg[0][1]/d)

          Pin                      Type         Fanout Load Arrival   
                                                       (fF)   (ps)    
----------------------------------------------------------------------
(clock clk)               <<<  launch                             0 R 
(proj.sdc_line_15_3_1)         ext delay                              
start_over                (u)  in port              36 34.2           
g100/sel0                                                             
g100/z                    (u)  unmapped_bmux3        1  3.8           
kmer_buffer_reg[0][1]/d   <<<  unmapped_d_flop                        
kmer_buffer_reg[0][1]/clk      setup                                  
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                    capture                        10000 R 
                               uncertainty                            
----------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Start-point  : start_over
End-point    : kmer_buffer_reg[0][1]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 7722ps.
 
          Restructuring (delay-based) proj_kmer_buffer...
          Done restructuring (delay-based) proj_kmer_buffer
        Optimizing component proj_kmer_buffer...
Multi-threaded Virtual Mapping    (2 threads, 2 of 2 CPUs usable)
Multi-threaded Technology Mapping (2 threads, 2 of 2 CPUs usable)
 
Global mapping timing result
============================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
         Pin                     Type         Fanout Load Slew Delay Arrival   
                                                     (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------
(clock clk)                 launch                                         0 R 
buffer_count_reg[1]/CK                                       0    +0       0 R 
buffer_count_reg[1]/QN      DFFRPQN_X1M_A9TL       2  7.9  141  +288     288 F 
g211/B                                                            +0     288   
g211/Y                      OR2_X0P5M_A9TL         1  4.2  103  +193     481 F 
g178/A                                                            +0     481   
g178/Y                      NOR3_X2M_A9TL          3  9.6  257  +185     666 R 
g145/B                                                            +0     666   
g145/Y                      NOR2_X1B_A9TL          2  7.1  205  +214     881 F 
g142/B                                                            +0     881   
g142/CO                     ADDH_X1M_A9TL          1  4.9   70  +186    1066 F 
g139/B                                                            +0    1066   
g139/CO                     ADDH_X1M_A9TL          1  4.6   65  +131    1197 F 
g137/A                                                            +0    1197   
g137/Y                      XOR2_X0P7M_A9TL        1  3.5  233  +118    1315 R 
g135/B                                                            +0    1315   
g135/Y                      NOR2_X1B_A9TL          1  3.5  138  +157    1472 F 
buffer_count_reg[3]/D  <<<  DFFRPQN_X1M_A9TL                      +0    1472   
buffer_count_reg[3]/CK      setup                            0  +118    1590 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                 capture                                    10000 R 
                            uncertainty                          -50    9950 R 
-------------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Timing slack :    8360ps 
Start-point  : buffer_count_reg[1]/CK
End-point    : buffer_count_reg[3]/D

          Pin                      Type         Fanout Load Slew Delay Arrival   
                                                       (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------
(clock clk)                    launch                                        0 R 
(proj.sdc_line_15_3_1)         ext delay                         +2000    2000 F 
start_over                     in port               5 21.8   77   +36    2036 F 
g215/A                                                              +0    2036   
g215/Y                         INV_X6M_A9TL         32 74.3  175  +131    2167 R 
g180/B                                                              +0    2167   
g180/Y                         AND2_X1M_A9TL         1  3.5   80  +160    2326 R 
kmer_buffer_reg[15][1]/D  <<<  DFFRPQ_X1M_A9TL                      +0    2326   
kmer_buffer_reg[15][1]/CK      setup                           0   +98    2424 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                    capture                                   10000 R 
                               uncertainty                         -50    9950 R 
---------------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Timing slack :    7526ps 
Start-point  : start_over
End-point    : kmer_buffer_reg[15][1]/D

         Pin                      Type         Fanout Load Slew Delay Arrival   
                                                      (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------
(clock clk)                  launch                                         0 R 
buffer_count_reg[1]/CK                                        0    +0       0 R 
buffer_count_reg[1]/QN       DFFRPQN_X1M_A9TL       2  7.9  141  +288     288 F 
g211/B                                                             +0     288   
g211/Y                       OR2_X0P5M_A9TL         1  4.2  103  +193     481 F 
g178/A                                                             +0     481   
g178/Y                       NOR3_X2M_A9TL          3  9.6  257  +185     666 R 
full                    <<<  interconnect                   257    +0     666 R 
                             out port                              +0     666 R 
(proj.sdc_line_17_34_1)      ext delay                          +2000    2666 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                  capture                                    10000 R 
                             uncertainty                          -50    9950 R 
--------------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Timing slack :    7284ps 
Start-point  : buffer_count_reg[1]/CK
End-point    : full

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                  525        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       reg2out               238     7284             10000 
        in2reg               236     7526             10000 
       reg2reg               236     8360             10000 

 
Global incremental target info
==============================
Cost Group 'reg2out' target slack:   157 ps
Target path end-point (Port: proj_kmer_buffer/full)

         Pin                      Type         Fanout Load Arrival   
                                                      (fF)   (ps)    
---------------------------------------------------------------------
(clock clk)             <<<  launch                              0 R 
buffer_count_reg[1]/CK                                               
buffer_count_reg[1]/QN       DFFRPQN_X1M_A9TL       2  7.9           
g211/B                                                               
g211/Y                       OR2_X0P5M_A9TL         1  4.2           
g178/A                                                               
g178/Y                       NOR3_X2M_A9TL          3  9.6           
full                    <<<  interconnect                            
                             out port                                
(proj.sdc_line_17_34_1)      ext delay                               
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                  capture                         10000 R 
                             uncertainty                             
---------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Start-point  : buffer_count_reg[1]/CK
End-point    : full

The global mapper estimates a slack for this path of 6288ps.
 
Cost Group 'reg2reg' target slack:   157 ps
Target path end-point (Pin: buffer_count_reg[3]/D (DFFRPQN_X1M_A9TL/D))

         Pin                     Type         Fanout Load Arrival   
                                                     (fF)   (ps)    
--------------------------------------------------------------------
(clock clk)            <<<  launch                              0 R 
buffer_count_reg[1]/CK                                              
buffer_count_reg[1]/QN      DFFRPQN_X1M_A9TL       2  7.9           
g211/B                                                              
g211/Y                      OR2_X0P5M_A9TL         1  4.2           
g178/A                                                              
g178/Y                      NOR3_X2M_A9TL          3  9.6           
g145/B                                                              
g145/Y                      NOR2_X1B_A9TL          2  7.1           
g142/B                                                              
g142/CO                     ADDH_X1M_A9TL          1  4.9           
g139/B                                                              
g139/CO                     ADDH_X1M_A9TL          1  4.6           
g137/A                                                              
g137/Y                      XOR2_X0P7M_A9TL        1  3.5           
g135/B                                                              
g135/Y                      NOR2_X1B_A9TL          1  3.5           
buffer_count_reg[3]/D  <<<  DFFRPQN_X1M_A9TL                        
buffer_count_reg[3]/CK      setup                                   
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                 capture                         10000 R 
                            uncertainty                             
--------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Start-point  : buffer_count_reg[1]/CK
End-point    : buffer_count_reg[3]/D

The global mapper estimates a slack for this path of 7368ps.
 
Cost Group 'in2reg' target slack:   157 ps
Target path end-point (Pin: kmer_buffer_reg[7][1]/D (DFFRPQ_X1M_A9TL/D))

          Pin                     Type         Fanout Load Arrival   
                                                      (fF)   (ps)    
---------------------------------------------------------------------
(clock clk)              <<<  launch                             0 R 
(proj.sdc_line_15_3_1)        ext delay                              
start_over                    in port               5 21.8           
g215/A                                                               
g215/Y                        INV_X6M_A9TL         32 74.3           
g198/B                                                               
g198/Y                        AND2_X1M_A9TL         1  3.5           
kmer_buffer_reg[7][1]/D  <<<  DFFRPQ_X1M_A9TL                        
kmer_buffer_reg[7][1]/CK      setup                                  
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                   capture                        10000 R 
                              uncertainty                            
---------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Start-point  : start_over
End-point    : kmer_buffer_reg[7][1]/D

The global mapper estimates a slack for this path of 7528ps.
 
 
Global incremental timing result
================================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
         Pin                     Type         Fanout Load Slew Delay Arrival   
                                                     (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------
(clock clk)                 launch                                         0 R 
buffer_count_reg[0]/CK                                       0    +0       0 R 
buffer_count_reg[0]/QN      DFFRPQN_X1M_A9TL       3  8.2  150  +294     294 R 
g211/A                                                            +0     294   
g211/Y                      OR2_X0P5M_A9TL         1  4.4  135  +174     468 R 
g178/A                                                            +0     468   
g178/Y                      NOR3_X2M_A9TL          3  9.7  143  +122     590 F 
g145/B                                                            +0     590   
g145/Y                      NOR2_X1M_A9TL          2  7.3  242  +199     790 R 
g142/B                                                            +0     790   
g142/CO                     ADDH_X1M_A9TL          1  4.9   98  +197     987 R 
g139/B                                                            +0     987   
g139/CO                     ADDH_X1M_A9TL          1  4.7   94  +156    1143 R 
g137/A                                                            +0    1143   
g137/Y                      XOR2_X0P7M_A9TL        1  3.5  233  +122    1265 R 
g135/B                                                            +0    1265   
g135/Y                      NOR2_X1M_A9TL          1  3.5  112  +130    1395 F 
buffer_count_reg[3]/D  <<<  DFFRPQN_X1M_A9TL                      +0    1395   
buffer_count_reg[3]/CK      setup                            0  +109    1504 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                 capture                                    10000 R 
                            uncertainty                          -50    9950 R 
-------------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Timing slack :    8446ps 
Start-point  : buffer_count_reg[0]/CK
End-point    : buffer_count_reg[3]/D

          Pin                      Type         Fanout Load Slew Delay Arrival   
                                                       (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------
(clock clk)                    launch                                        0 R 
(proj.sdc_line_15_3_1)         ext delay                         +2000    2000 F 
start_over                     in port               5 15.8   66   +26    2026 F 
g215/A                                                              +0    2026   
g215/Y                         INV_X3M_A9TL         32 74.3  341  +216    2242 R 
g180/B                                                              +0    2242   
g180/Y                         AND2_X1M_A9TL         1  3.5   83  +195    2437 R 
kmer_buffer_reg[15][1]/D  <<<  DFFRPQ_X1M_A9TL                      +0    2437   
kmer_buffer_reg[15][1]/CK      setup                           0   +98    2536 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                    capture                                   10000 R 
                               uncertainty                         -50    9950 R 
---------------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Timing slack :    7414ps 
Start-point  : start_over
End-point    : kmer_buffer_reg[15][1]/D

         Pin                      Type         Fanout Load Slew Delay Arrival   
                                                      (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------
(clock clk)                  launch                                         0 R 
buffer_count_reg[0]/CK                                        0    +0       0 R 
buffer_count_reg[0]/QN       DFFRPQN_X1M_A9TL       3  8.2  144  +290     290 F 
g211/A                                                             +0     290   
g211/Y                       OR2_X0P5M_A9TL         1  4.2  103  +184     474 F 
g178/A                                                             +0     474   
g178/Y                       NOR3_X2M_A9TL          3  9.6  257  +185     659 R 
full                    <<<  interconnect                   257    +0     659 R 
                             out port                              +0     659 R 
(proj.sdc_line_17_34_1)      ext delay                          +2000    2659 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                  capture                                    10000 R 
                             uncertainty                          -50    9950 R 
--------------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Timing slack :    7291ps 
Start-point  : buffer_count_reg[0]/CK
End-point    : full

 
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr                 521        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       reg2out               157     7291             10000 
        in2reg               157     7414             10000 
       reg2reg               157     8446             10000 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.

State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                    36        100.0
Excluded from State Retention      36        100.0
    - Will not convert             36        100.0
      - Preserved                   0          0.0
      - Power intent excluded      36        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 4, CPU_Time 1.9973829999999992
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:54(00:01:32) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:17:43 (Aug10) |  789.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:01:37) |  00:00:03(00:00:05) |  26.7( 23.8) |   17:17:48 (Aug10) |   1.10 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:01:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:17:48 (Aug10) |   1.10 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:06(00:01:49) |  00:00:07(00:00:12) |  53.3( 57.1) |   17:18:00 (Aug10) |   1.10 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:07(00:01:49) |  00:00:01(00:00:00) |   6.7(  0.0) |   17:18:00 (Aug10) |   1.10 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:09(00:01:53) |  00:00:01(00:00:04) |  13.3( 19.0) |   17:18:04 (Aug10) |   1.10 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Warning : Command 'commit_power_intent' cannot proceed as there is no power intent loaded. [CPI-506]
        : Command 'commit_power_intent' requires a valid power_intent to be loaded.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/proj_kmer_buffer/fv_map.fv.json' for netlist 'fv/proj_kmer_buffer/fv_map.v.gz'.
Info    : Existing dofile found. Copied as fv/proj_kmer_buffer/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/proj_kmer_buffer/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 3, CPU_Time 2.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:54(00:01:32) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:17:43 (Aug10) |  789.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:01:37) |  00:00:03(00:00:05) |  23.5( 20.8) |   17:17:48 (Aug10) |   1.10 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:01:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:17:48 (Aug10) |   1.10 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:06(00:01:49) |  00:00:07(00:00:12) |  47.1( 50.0) |   17:18:00 (Aug10) |   1.10 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:07(00:01:49) |  00:00:01(00:00:00) |   5.9(  0.0) |   17:18:00 (Aug10) |   1.10 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:09(00:01:53) |  00:00:01(00:00:04) |  11.8( 16.7) |   17:18:04 (Aug10) |   1.10 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:11(00:01:56) |  00:00:02(00:00:03) |  11.8( 12.5) |   17:18:07 (Aug10) |   1.10 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:54(00:01:32) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:17:43 (Aug10) |  789.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:01:37) |  00:00:03(00:00:05) |  23.5( 20.8) |   17:17:48 (Aug10) |   1.10 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:01:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:17:48 (Aug10) |   1.10 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:06(00:01:49) |  00:00:07(00:00:12) |  47.1( 50.0) |   17:18:00 (Aug10) |   1.10 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:07(00:01:49) |  00:00:01(00:00:00) |   5.9(  0.0) |   17:18:00 (Aug10) |   1.10 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:09(00:01:53) |  00:00:01(00:00:04) |  11.8( 16.7) |   17:18:04 (Aug10) |   1.10 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:11(00:01:56) |  00:00:02(00:00:03) |  11.8( 12.5) |   17:18:07 (Aug10) |   1.10 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:11(00:01:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:18:07 (Aug10) |   1.10 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:proj_kmer_buffer ... 

    Automatically cost grouped 0 clock gate paths.
  Decloning clock-gating logic from design:proj_kmer_buffer
Info    : Could not declone clock-gating instances. [POPT-51]
        : There are no clock-gating instances in the design 'design:proj_kmer_buffer'.
        : The design should have 2 or more clock-gating instances for decloning.
Clock-gating declone status
===========================
Total number of clock-gating instances before: 0
Total number of clock-gating instances after : 0
Time taken by ConstProp Step: 00:00:00
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:54(00:01:32) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:17:43 (Aug10) |  789.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:01:37) |  00:00:03(00:00:05) |  23.5( 20.8) |   17:17:48 (Aug10) |   1.10 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:01:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:17:48 (Aug10) |   1.10 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:06(00:01:49) |  00:00:07(00:00:12) |  47.1( 50.0) |   17:18:00 (Aug10) |   1.10 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:07(00:01:49) |  00:00:01(00:00:00) |   5.9(  0.0) |   17:18:00 (Aug10) |   1.10 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:09(00:01:53) |  00:00:01(00:00:04) |  11.8( 16.7) |   17:18:04 (Aug10) |   1.10 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:11(00:01:56) |  00:00:02(00:00:03) |  11.8( 12.5) |   17:18:07 (Aug10) |   1.10 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:11(00:01:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:18:07 (Aug10) |   1.10 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:11(00:01:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:18:07 (Aug10) |   1.10 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                   520        0         0         0        0       16

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                  520        0         0         0        0       16

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_tns                    520        0         0         0        0       16

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 11, CPU_Time 6.998378000000002
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:54(00:01:32) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:17:43 (Aug10) |  789.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:01:37) |  00:00:03(00:00:05) |  16.7( 14.3) |   17:17:48 (Aug10) |   1.10 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:01:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:17:48 (Aug10) |   1.10 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:06(00:01:49) |  00:00:07(00:00:12) |  33.3( 34.3) |   17:18:00 (Aug10) |   1.10 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:07(00:01:49) |  00:00:01(00:00:00) |   4.2(  0.0) |   17:18:00 (Aug10) |   1.10 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:09(00:01:53) |  00:00:01(00:00:04) |   8.3( 11.4) |   17:18:04 (Aug10) |   1.10 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:11(00:01:56) |  00:00:02(00:00:03) |   8.3(  8.6) |   17:18:07 (Aug10) |   1.10 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:11(00:01:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:18:07 (Aug10) |   1.10 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:11(00:01:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:18:07 (Aug10) |   1.10 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:18(00:02:07) |  00:00:06(00:00:11) |  29.2( 31.4) |   17:18:18 (Aug10) |   1.10 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:54(00:01:32) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:17:43 (Aug10) |  789.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:01:37) |  00:00:03(00:00:05) |  16.7( 14.3) |   17:17:48 (Aug10) |   1.10 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:01:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:17:48 (Aug10) |   1.10 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:06(00:01:49) |  00:00:07(00:00:12) |  33.3( 34.3) |   17:18:00 (Aug10) |   1.10 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:07(00:01:49) |  00:00:01(00:00:00) |   4.2(  0.0) |   17:18:00 (Aug10) |   1.10 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:09(00:01:53) |  00:00:01(00:00:04) |   8.3( 11.4) |   17:18:04 (Aug10) |   1.10 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:11(00:01:56) |  00:00:02(00:00:03) |   8.3(  8.6) |   17:18:07 (Aug10) |   1.10 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:11(00:01:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:18:07 (Aug10) |   1.10 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:11(00:01:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:18:07 (Aug10) |   1.10 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:18(00:02:07) |  00:00:06(00:00:11) |  29.2( 31.4) |   17:18:18 (Aug10) |   1.10 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:18(00:02:07) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:18:18 (Aug10) |   1.10 GB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -        54       562      1095
##>M:Pre Cleanup                        0         -         -        54       562      1095
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      3         -         -        84       401      1099
##>M:Const Prop                         0      7291         0        84       401      1099
##>M:Cleanup                           11      7333         0        84       401      1102
##>M:MBCI                               0         -         -        84       401      1102
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                               4
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       18
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'proj_kmer_buffer'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
  Setting attribute of root '/': 'timing_report_fields' = timing_point flags arc edge cell fanout transition delay arrival
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
************************************************
************************************************
**   ENICSINFO: Starting stage post_syn_opt   **
************************************************
************************************************
ENICSINFO: Current time is: 10/08/2024 17:18
ENICSINFO: ----------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'proj_kmer_buffer' using 'low' effort.
    Automatically cost grouped 0 clock gate paths.
  Decloning clock-gating logic from design:proj_kmer_buffer
Forcing hierarchical CG on for clock_gating declone -hier
Info    : Could not declone clock-gating instances. [POPT-51]
        : There are no clock-gating instances in the design 'design:proj_kmer_buffer'.
Clock-gating declone status
===========================
Total number of clock-gating instances before: 0
Total number of clock-gating instances after : 0
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_iopt                   520        0         0         0        0       16
-------------------------------------------------------------------------------
 const_prop                  520        0         0         0        0       16
 simp_cc_inputs              519        0         0         0        0       16
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                  519        0         0         0        0       16

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|   Id    |  Sev   |Count |                   Message Text                     |
--------------------------------------------------------------------------------
| CFM-1   |Info    |    1 |Wrote dofile.                                       |
| CFM-5   |Info    |    1 |Wrote formal verification information.              |
| CPI-506 |Warning |    1 |Command 'commit_power_intent' cannot proceed as     |
|         |        |      | there is no power intent loaded.                   |
| PA-7    |Info    |    4 |Resetting power analysis results.                   |
|         |        |      |All computed switching activities are removed.      |
| POPT-51 |Info    |    2 |Could not declone clock-gating instances.           |
|         |        |      |The design should have 2 or more clock-gating       |
|         |        |      | instances for decloning.                           |
| SYNTH-5 |Info    |    1 |Done mapping.                                       |
| SYNTH-7 |Info    |    1 |Incrementally optimizing.                           |
--------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'proj_kmer_buffer'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@file(genus_kmer_buffer.tcl) 188: enics_report_timing $design(synthesis_reports) 
  Setting attribute of root '/': 'timing_report_fields' = timing_point flags arc edge cell fanout transition delay arrival
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
@file(genus_kmer_buffer.tcl) 189: set post_synth_reports [list \
    report_area \
    report_gates \
    report_hierarchy \
    report_clock_gating \
    report_design_rules \
    report_dp \
    report_qor \
]
@file(genus_kmer_buffer.tcl) 198: foreach rpt $post_synth_reports {
    enics_message "$rpt" medium
    $rpt
    $rpt > "$design(synthesis_reports)/post_opt/${rpt}.rpt"
}

ENICSINFO: report_area
----------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 10 2024  05:18:19 pm
  Module:                 proj_kmer_buffer
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

    Instance     Module  Cell Count  Cell Area  Net Area   Total Area 
----------------------------------------------------------------------
proj_kmer_buffer                 84    400.320   118.936      519.256 

ENICSINFO: report_gates
-----------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 10 2024  05:18:19 pm
  Module:                 proj_kmer_buffer
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                                     
      Gate        Instances   Area                        Library                      
---------------------------------------------------------------------------------------
ADDH_X1M_A9TL             2    9.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X1M_A9TL            34   61.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
DFFRPQN_X1M_A9TL          4   33.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
DFFRPQ_X1M_A9TL          32  276.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X0P5B_A9TH            1    1.080    sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 
INV_X1B_A9TL              2    2.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X1M_A9TL              2    2.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X3M_A9TL              1    2.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X1A_A9TL             1    1.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X1M_A9TL             2    2.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR3_X2M_A9TL             1    3.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X0P5M_A9TL            1    1.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR2_X0P7M_A9TL           1    3.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
---------------------------------------------------------------------------------------
total                    84  400.320                                                   


                    Library                    Instances   Area  Instances % 
-----------------------------------------------------------------------------
sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c         1   1.080         1.2 
sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c        83 399.240        98.8 

                                        
     Type      Instances   Area  Area % 
----------------------------------------
sequential            36 309.600   77.3 
inverter               6   7.560    1.9 
logic                 42  83.160   20.8 
physical_cells         0   0.000    0.0 
----------------------------------------
total                 84 400.320  100.0 


ENICSINFO: report_hierarchy
---------------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 10 2024  05:18:19 pm
  Module:                 proj_kmer_buffer
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

 
  Hierarchy Report Format : 
 
    level instance ( module ) <status>
 
    status :    preserve_<value> -- indicating preserve hierachy or inherited_preserve value
           :    blackbox --  indicating  unresolved instance
 
==================================================================

 0 proj_kmer_buffer

ENICSINFO: report_clock_gating
------------------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 10 2024  05:18:19 pm
  Module:                 proj_kmer_buffer
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Summary
-------
--------------------------------------------------------------------------
            Category            Number     %    Average Toggle Saving %   
--------------------------------------------------------------------------
 Total Clock Gating Instances        0  100.00                         -  
--------------------------------------------------------------------------
 RC Clock Gating Instances           0    0.00                      0.00  
 Non-RC Clock Gating Instances       0    0.00                      0.00  
--------------------------------------------------------------------------
 RC Gated Flip-flops                 0    0.00                      0.00  
 Non-RC Gated Flip-flops             0    0.00                      0.00  
--------------------------------------------------------------------------
 Total Gated Flip-flops              0    0.00                         -  
 Total Ungated Flip-flops           36  100.00                         -  
 Enable signal is constant          34   94.44                         -  
 Register bank width too small       2    5.56                         -  
--------------------------------------------------------------------------
 Total Flip-flops                   36  100.00                         -  
--------------------------------------------------------------------------


Multibit Flip-flop Summary
--------------------------
-------------------------------------------------------
Width     Number     Bits     RC Gated     Ungated     
-------------------------------------------------------
1-bit     36         36       0 (0.00%)    36 (100.00%) 
--------------------------------------------------------





ENICSINFO: report_design_rules
------------------------------
        Initializing DRC engine.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 10 2024  05:18:20 pm
  Module:                 proj_kmer_buffer
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Max_transition design rule: no violations.


Max_capacitance design rule: no violations.


Max_fanout design rule (violation total = 16.000)
Pin                    Fanout           Max     Violation
-----------------------------------------------------------
g215/Y                 32.000        16.000        16.000
g215/Y                 32.000        16.000        16.000
g215/Y                 32.000        16.000        16.000
g215/Y                 32.000        16.000        16.000
g215/Y                 32.000        16.000        16.000
g215/Y                 32.000        16.000        16.000
g215/Y                 32.000        16.000        16.000
g215/Y                 32.000        16.000        16.000
g215/Y                 32.000        16.000        16.000
g215/Y                 32.000        16.000        16.000
g215/Y                 32.000        16.000        16.000
g215/Y                 32.000        16.000        16.000
g215/Y                 32.000        16.000        16.000
g215/Y                 32.000        16.000        16.000
g215/Y                 32.000        16.000        16.000
g215/Y                 32.000        16.000        16.000
g215/Y                 32.000        16.000        16.000
g215/Y                 32.000        16.000        16.000
g215/Y                 32.000        16.000        16.000
g215/Y                 32.000        16.000        16.000
g215/Y                 32.000        16.000        16.000
g215/Y                 32.000        16.000        16.000
g215/Y                 32.000        16.000        16.000
g215/Y                 32.000        16.000        16.000
g215/Y                 32.000        16.000        16.000
g215/Y                 32.000        16.000        16.000
g215/Y                 32.000        16.000        16.000
g215/Y                 32.000        16.000        16.000
g215/Y                 32.000        16.000        16.000
g215/Y                 32.000        16.000        16.000
g215/Y                 32.000        16.000        16.000
g215/Y                 32.000        16.000        16.000
g215/Y                 32.000        16.000        16.000




ENICSINFO: report_dp
--------------------
Beginning report datapath command
Command: report datapath 
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 10 2024  05:18:20 pm
  Module:                 proj_kmer_buffer
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


      Type       CellArea Percentage 
-------------------------------------
datapath modules     0.00       0.00 
external muxes       0.00       0.00 
others             400.32     100.00 
-------------------------------------
total              400.32     100.00 

Beginning report datapath command

ENICSINFO: report_qor
---------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 10 2024  05:18:20 pm
  Module:                 proj_kmer_buffer
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Timing
--------

Clock  Period 
--------------
clk   10000.0 


  Cost    Critical         Violating 
 Group   Path Slack  TNS     Paths   
-------------------------------------
clk        No paths   0.0            
default    No paths   0.0            
in2out     No paths   0.0            
in2reg       7413.9   0.0          0 
reg2out      7333.5   0.0          0 
reg2reg      8489.7   0.0          0 
-------------------------------------
Total                 0.0          0 

Instance Count
--------------
Leaf Instance Count             84 
Physical Instance count          0 
Sequential Instance Count       36 
Combinational Instance Count    48 
Hierarchical Instance Count      0 

Area
----
Cell Area                          400.320
Physical Cell Area                 0.000
Total Cell Area (Cell+Physical)    400.320
Net Area                           118.936
Total Area (Cell+Physical+Net)     519.256

Max Fanout                         36 (clk)
Min Fanout                         0 (n_48)
Average Fanout                     2.1
Terms to net ratio                 3.1319
Terms to instance ratio            3.3929
Runtime                            79.994268 seconds
Elapsed Runtime                    143 seconds
Genus peak memory usage            6895.07 
Innovus peak memory usage          no_value 
Hostname                           ip-10-0-112-224.eu-central-1.compute.internal
@file(genus_kmer_buffer.tcl) 203: report_timing > $design(export_dir)/post_synth/$design(TOPLEVEL)_worst_timing.rpt
@file(genus_kmer_buffer.tcl) 209: enics_start_stage "export_design"
*************************************************
*************************************************
**   ENICSINFO: Starting stage export_design   **
*************************************************
*************************************************
ENICSINFO: Current time is: 10/08/2024 17:18
ENICSINFO: ----------------------------------
@file(genus_kmer_buffer.tcl) 210: write_db $design(TOPLEVEL) -to_file "$design(export_dir)/post_synth/$design(TOPLEVEL).db" 
Finished exporting design database to file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_kmer_buffer/post_synth/proj_kmer_buffer.db' for 'proj_kmer_buffer' (command execution time mm:ss cpu = 00:00, real = 00:01).
@file(genus_kmer_buffer.tcl) 211: write_design -base_name "$design(export_dir)/post_synth/$design(TOPLEVEL)" -innovus
Warning : This command will be obsolete in a next major release. [TUI-37]
        : Option '-innovus' is being obsoleted. Use 'write_db -common' for saving design databases to operate with other Cadence tools. Use 'write_design' in future releases for saving files for operations with non-Cadence tools.

(write_design): Writing Innovus content. Constraint interface is: 'mmmc2'
(write_design): Writing Genus content. Constraint interface is 'smsc'
Exporting design data for 'proj_kmer_buffer' to /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_kmer_buffer/post_synth/proj_kmer_buffer...
%# Begin write_design (08/10 17:18:21, mem=5209.78M)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   write_design
No loop breaker instances found (cdn_loop_breaker).
File /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_kmer_buffer/post_synth/proj_kmer_buffer.mmmc.tcl has been written.
Finished SDC export (command execution time mm:ss (real) = 00:03).
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_kmer_buffer/post_synth/proj_kmer_buffer.default_emulate_constraint_mode.sdc has been written
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_kmer_buffer/post_synth/proj_kmer_buffer.default_emulate_constraint_mode.sdc has been written
Info    : Innovus executable found. [INVS-8] [launch_innovus]
        : Using the Innovus executable specified by the user path (/apps/cadence/INNOVUS/21.15/tools/bin/innovus)
        : The specified Innovus executable will be used for the Innovus batch jobs.

Number of user defined NDR nets found: 0

Number of NDR nets found: 0
Number of nets with minimum layer assignments: 0

** To load the database source /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_kmer_buffer/post_synth/proj_kmer_buffer.invs_setup.tcl in an Innovus session.
** To load the database source /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_kmer_buffer/post_synth/proj_kmer_buffer.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'proj_kmer_buffer' (command execution time mm:ss cpu = 00:06, real = 00:17).
.
%# End write_design (08/10 17:18:38, total cpu=08:00:06, real=08:00:17, peak res=1135.10M, current mem=5224.78M)
@file(genus_kmer_buffer.tcl) 212: write_hdl > $design(postsyn_netlist)
@file(genus_kmer_buffer.tcl) 213: write_sdf > "$design(export_dir)/post_synth/$design(TOPLEVEL).sdf"
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -setuphold has changed from split to merge_always. Specify '-setuphold split' to preserve the behavior of the previous release.
        : Specify the option explicitly.
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -recrem has changed from split to merge_always. Specify '-recrem split' to preserve the behavior of the previous release.
#@ End verbose source ../scripts/genus_kmer_buffer.tcl

Another Ctrl-C within 1 second will terminate the tool.
CURRENT RESOURCES: RT {elapsed: 176s, ST: 88s, FG: 88s, CPU: 6.1%}, MEM {curr: 5.1G, peak: 6.7G, phys curr: 1.1G, phys peak: 1.1G}, SYS {load: 1.6, cpu: 2, total: 7.5G, free: 3.6G}
Abnormal exit.
Encountered a problem while exiting.
