["Jade",{"/user/RepWonkyBuffer1":{"properties":{"name":{"edit":"yes","type":"name","value":"","label":"Name"}},"schematic":[["/user/WonkyBuffer1",[0,0,0]],["wire",[0,0,0,-8,0],{"signal":"A[1:0]"}],["wire",[0,8,0,-8,0],{"signal":"B[3:0]"}],["wire",[48,8,0,8,0],{"signal":"C[5:0]"}]],"test":[["test","\n.power Vdd=1\n.thresholds Vol=0 Vil=0.1 Vih=0.9 Voh=1\n\n.group inputs  B[3:0] A[1:0]\n.group outputs C[5:0]\n\n.mode gate\n\n.cycle assert inputs tran 99n sample outputs tran 1n\n\n000000 LLLLLL\n000001 LLLLLH\n000010 LLLLHL\n000100 LLLHLL\n001000 LLHLLL\n010000 LHLLLL\n100000 HLLLLL\n000011 LLLLHH\n000101 LLLHLH\n000110 LLLHHL\n001001 LLHLLH\n001010 LLHLHL\n001100 LLHHLL\n010001 LHLLLH\n010010 LHLLHL\n010100 LHLHLL\n011000 LHHLLL\n100001 HLLLLH\n100010 HLLLHL\n100100 HLLHLL\n101000 HLHLLL\n110000 HHLLLL\n000111 LLLHHH\n001011 LLHLHH\n001101 LLHHLH\n001110 LLHHHL\n010011 LHLLHH\n010101 LHLHLH\n010110 LHLHHL\n011001 LHHLLH\n011010 LHHLHL\n011100 LHHHLL\n100011 HLLLHH\n100101 HLLHLH\n100110 HLLHHL\n101001 HLHLLH\n101010 HLHLHL\n101100 HLHHLL\n110001 HHLLLH\n110010 HHLLHL\n110100 HHLHLL\n111000 HHHLLL\n001111 LLHHHH\n010111 LHLHHH\n011011 LHHLHH\n011101 LHHHLH\n011110 LHHHHL\n100111 HLLHHH\n101011 HLHLHH\n101101 HLHHLH\n101110 HLHHHL\n110011 HHLLHH\n110101 HHLHLH\n110110 HHLHHL\n111001 HHHLLH\n111010 HHHLHL\n111100 HHHHLL\n011111 LHHHHH\n101111 HLHHHH\n110111 HHLHHH\n111011 HHHLHH\n111101 HHHHLH\n111110 HHHHHL\n111111 HHHHHH\n\n.plot B(A[1:0])\n.plot B(B[3:0])\n.plot B(C[5:0])\n"]],"icon":[["line",[8,16,6,0,24]],["line",[8,16,0,24,-8]],["line",[32,8,0,-24,-16]],["terminal",[0,0,0],{"name":"A[1:0]"}],["terminal",[0,8,0],{"name":"B[3:0]"}],["terminal",[40,8,4],{"name":"C[4:0]"}]]},"/user/WonkyBuffer1":{"properties":{"name":{"edit":"yes","type":"name","value":"","label":"Name"}},"schematic":[["/gates/buffer",[0,-32,0]],["/gates/buffer",[0,-16,0]],["wire",[32,-32,0,8,0],{"signal":"C[0]"}],["wire",[32,-16,0,8,0],{"signal":"C[2:1]"}],["wire",[0,-32,0,-8,0],{"signal":"A"}],["wire",[0,-16,0,-8,0],{"signal":"B[1:0]"}]],"test":[["test","\n.power Vdd=1\n.thresholds Vol=0 Vil=0.1 Vih=0.9 Voh=1\n\n.group inputs  B[1:0] A\n.group outputs C[2:0]\n\n.mode gate\n\n.cycle assert inputs tran 99n sample outputs tran 1n\n\n000 LLL\n001 LLH\n010 LHL\n011 LHH\n100 HLL\n101 HLH\n110 HHL\n111 HHH\n\n.plot B(A)\n.plot B(B[1:0])\n.plot B(C[1:0])\n"]],"icon":[["line",[8,16,6,0,24]],["terminal",[0,0,0],{"name":"A"}],["terminal",[0,8,0],{"name":"B[1:0]"}],["terminal",[48,8,4],{"name":"C[2:0]"}],["text",[10,0,0],{"text":"A","font":"4pt sans-serif"}],["text",[9,7,0],{"text":"B[1:0]","font":"4pt sans-serif"}],["line",[8,-8,0,32,16]],["line",[40,8,0,-32,8]]]}}]