#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Dec 13 16:09:21 2024
# Process ID: 17936
# Current directory: D:/VerlilogCode/ComputerStructure/exp5/Controller
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent836 D:\VerlilogCode\ComputerStructure\exp5\Controller\Controller.xpr
# Log file: D:/VerlilogCode/ComputerStructure/exp5/Controller/vivado.log
# Journal file: D:/VerlilogCode/ComputerStructure/exp5/Controller\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
file mkdir D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.srcs/sim_1/new/sim_controller.v w ]
add_files -fileset sim_1 D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.srcs/sim_1/new/sim_controller.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_controller_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.srcs/sources_1/new/ALUDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.srcs/sources_1/new/MainDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.srcs/sim_1/new/sim_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_controller
ERROR: [VRFC 10-1280] procedural assignment to a non-register Zero is not permitted, left-hand side should be reg/integer/time/genvar [D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.srcs/sim_1/new/sim_controller.v:33]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Zero is not permitted, left-hand side should be reg/integer/time/genvar [D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.srcs/sim_1/new/sim_controller.v:33]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Op is not permitted, left-hand side should be reg/integer/time/genvar [D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.srcs/sim_1/new/sim_controller.v:34]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Op is not permitted, left-hand side should be reg/integer/time/genvar [D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.srcs/sim_1/new/sim_controller.v:34]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Funct is not permitted, left-hand side should be reg/integer/time/genvar [D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.srcs/sim_1/new/sim_controller.v:35]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Funct is not permitted, left-hand side should be reg/integer/time/genvar [D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.srcs/sim_1/new/sim_controller.v:35]
ERROR: [VRFC 10-1280] procedural assignment to a non-register nextOp is not permitted, left-hand side should be reg/integer/time/genvar [D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.srcs/sim_1/new/sim_controller.v:39]
ERROR: [VRFC 10-1280] procedural assignment to a non-register nextOp is not permitted, left-hand side should be reg/integer/time/genvar [D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.srcs/sim_1/new/sim_controller.v:39]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Op is not permitted, left-hand side should be reg/integer/time/genvar [D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.srcs/sim_1/new/sim_controller.v:39]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Op is not permitted, left-hand side should be reg/integer/time/genvar [D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.srcs/sim_1/new/sim_controller.v:39]
ERROR: [VRFC 10-1280] procedural assignment to a non-register nextOp is not permitted, left-hand side should be reg/integer/time/genvar [D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.srcs/sim_1/new/sim_controller.v:40]
ERROR: [VRFC 10-1280] procedural assignment to a non-register nextOp is not permitted, left-hand side should be reg/integer/time/genvar [D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.srcs/sim_1/new/sim_controller.v:40]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Op is not permitted, left-hand side should be reg/integer/time/genvar [D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.srcs/sim_1/new/sim_controller.v:40]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Op is not permitted, left-hand side should be reg/integer/time/genvar [D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.srcs/sim_1/new/sim_controller.v:40]
ERROR: [VRFC 10-1280] procedural assignment to a non-register nextOp is not permitted, left-hand side should be reg/integer/time/genvar [D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.srcs/sim_1/new/sim_controller.v:41]
ERROR: [VRFC 10-1280] procedural assignment to a non-register nextOp is not permitted, left-hand side should be reg/integer/time/genvar [D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.srcs/sim_1/new/sim_controller.v:41]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Op is not permitted, left-hand side should be reg/integer/time/genvar [D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.srcs/sim_1/new/sim_controller.v:41]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Op is not permitted, left-hand side should be reg/integer/time/genvar [D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.srcs/sim_1/new/sim_controller.v:41]
ERROR: [VRFC 10-1280] procedural assignment to a non-register nextOp is not permitted, left-hand side should be reg/integer/time/genvar [D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.srcs/sim_1/new/sim_controller.v:42]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_controller_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.srcs/sources_1/new/ALUDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.srcs/sources_1/new/MainDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.srcs/sim_1/new/sim_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_controller
ERROR: [VRFC 10-91] nextFunctFunct is not declared [D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.srcs/sim_1/new/sim_controller.v:55]
ERROR: [VRFC 10-1040] module sim_controller ignored due to previous errors [D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.srcs/sim_1/new/sim_controller.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_controller_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.srcs/sources_1/new/ALUDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.srcs/sources_1/new/MainDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.srcs/sim_1/new/sim_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto a4badf41ba7d4a5dadcd735be04172de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_controller_behav xil_defaultlib.sim_controller xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port ALUControl [D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.srcs/sim_1/new/sim_controller.v:58]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainDec
Compiling module xil_defaultlib.ALUDec
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.sim_controller
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_controller_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.sim/sim_1/behav/xsim/xsim.dir/sim_controller_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 13 17:13:41 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_controller_behav -key {Behavioral:sim_1:Functional:sim_controller} -tclbatch {sim_controller.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim_controller.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_controller_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 825.535 ; gain = 18.203
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_controller_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.srcs/sources_1/new/ALUDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.srcs/sources_1/new/MainDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.srcs/sim_1/new/sim_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_controller
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk1 is not permitted, left-hand side should be reg/integer/time/genvar [D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.srcs/sim_1/new/sim_controller.v:36]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk1 is not permitted, left-hand side should be reg/integer/time/genvar [D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.srcs/sim_1/new/sim_controller.v:36]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk2 is not permitted, left-hand side should be reg/integer/time/genvar [D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.srcs/sim_1/new/sim_controller.v:37]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk2 is not permitted, left-hand side should be reg/integer/time/genvar [D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.srcs/sim_1/new/sim_controller.v:37]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk1 is not permitted, left-hand side should be reg/integer/time/genvar [D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.srcs/sim_1/new/sim_controller.v:40]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk1 is not permitted, left-hand side should be reg/integer/time/genvar [D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.srcs/sim_1/new/sim_controller.v:40]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk2 is not permitted, left-hand side should be reg/integer/time/genvar [D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.srcs/sim_1/new/sim_controller.v:43]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk2 is not permitted, left-hand side should be reg/integer/time/genvar [D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.srcs/sim_1/new/sim_controller.v:43]
ERROR: [VRFC 10-1040] module sim_controller ignored due to previous errors [D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.srcs/sim_1/new/sim_controller.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_controller_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.srcs/sources_1/new/ALUDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.srcs/sources_1/new/MainDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.srcs/sim_1/new/sim_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_controller
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto a4badf41ba7d4a5dadcd735be04172de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_controller_behav xil_defaultlib.sim_controller xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port ALUControl [D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.srcs/sim_1/new/sim_controller.v:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainDec
Compiling module xil_defaultlib.ALUDec
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.sim_controller
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_controller_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_controller_behav -key {Behavioral:sim_1:Functional:sim_controller} -tclbatch {sim_controller.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim_controller.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_controller_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_controller_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto a4badf41ba7d4a5dadcd735be04172de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_controller_behav xil_defaultlib.sim_controller xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port ALUControl [D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.srcs/sim_1/new/sim_controller.v:66]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_controller_behav -key {Behavioral:sim_1:Functional:sim_controller} -tclbatch {sim_controller.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim_controller.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_controller_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_controller_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.srcs/sources_1/new/ALUDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.srcs/sources_1/new/MainDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.srcs/sim_1/new/sim_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_controller
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto a4badf41ba7d4a5dadcd735be04172de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_controller_behav xil_defaultlib.sim_controller xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainDec
Compiling module xil_defaultlib.ALUDec
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.sim_controller
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_controller_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_controller_behav -key {Behavioral:sim_1:Functional:sim_controller} -tclbatch {sim_controller.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim_controller.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_controller_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
