<?xml version="1.0" encoding="UTF-8"?>
<questel-patent-document lang="en" date-produced="20180805" produced-by="Questel" schema-version="3.23" file="US06184147B2.xml">
  <bibliographic-data lang="en">
    <publication-reference publ-desc="Granted patent as second publication">
      <document-id>
        <country>US</country>
        <doc-number>06184147</doc-number>
        <kind>B2</kind>
        <date>20010206</date>
      </document-id>
      <document-id data-format="questel">
        <doc-number>US6184147</doc-number>
      </document-id>
    </publication-reference>
    <original-publication-kind>B2</original-publication-kind>
    <application-reference is-representative="YES" family-id="23001712" extended-family-id="42111790">
      <document-id>
        <country>US</country>
        <doc-number>09263421</doc-number>
        <kind>A</kind>
        <date>19990305</date>
      </document-id>
      <document-id data-format="questel">
        <doc-number>1999US-09263421</doc-number>
      </document-id>
      <document-id data-format="questel_Uid">
        <doc-number>43169360</doc-number>
      </document-id>
    </application-reference>
    <language-of-filing>en</language-of-filing>
    <language-of-publication>en</language-of-publication>
    <priority-claims>
      <priority-claim kind="national" sequence="1">
        <country>US</country>
        <doc-number>26342199</doc-number>
        <kind>A</kind>
        <date>19990305</date>
        <priority-active-indicator>Y</priority-active-indicator>
      </priority-claim>
      <priority-claim data-format="questel" sequence="1">
        <doc-number>1999US-09263421</doc-number>
      </priority-claim>
    </priority-claims>
    <dates-of-public-availability>
      <publication-of-grant-date>
        <date>20010206</date>
      </publication-of-grant-date>
    </dates-of-public-availability>
    <classifications-ipcr>
      <classification-ipcr sequence="1">
        <text>H01L  21/311       20060101A I20051008RMEP</text>
        <ipc-version-indicator>
          <date>20060101</date>
        </ipc-version-indicator>
        <classification-level>A</classification-level>
        <section>H</section>
        <class>01</class>
        <subclass>L</subclass>
        <main-group>21</main-group>
        <subgroup>311</subgroup>
        <classification-value>I</classification-value>
        <generating-office>
          <country>EP</country>
        </generating-office>
        <classification-status>R</classification-status>
        <classification-data-source>M</classification-data-source>
        <action-date>
          <date>20051008</date>
        </action-date>
      </classification-ipcr>
      <classification-ipcr sequence="2">
        <text>H01L  21/60        20060101A I20051008RMEP</text>
        <ipc-version-indicator>
          <date>20060101</date>
        </ipc-version-indicator>
        <classification-level>A</classification-level>
        <section>H</section>
        <class>01</class>
        <subclass>L</subclass>
        <main-group>21</main-group>
        <subgroup>60</subgroup>
        <classification-value>I</classification-value>
        <generating-office>
          <country>EP</country>
        </generating-office>
        <classification-status>R</classification-status>
        <classification-data-source>M</classification-data-source>
        <action-date>
          <date>20051008</date>
        </action-date>
      </classification-ipcr>
      <classification-ipcr sequence="3">
        <text>H01L  21/768       20060101A I20051008RMEP</text>
        <ipc-version-indicator>
          <date>20060101</date>
        </ipc-version-indicator>
        <classification-level>A</classification-level>
        <section>H</section>
        <class>01</class>
        <subclass>L</subclass>
        <main-group>21</main-group>
        <subgroup>768</subgroup>
        <classification-value>I</classification-value>
        <generating-office>
          <country>EP</country>
        </generating-office>
        <classification-status>R</classification-status>
        <classification-data-source>M</classification-data-source>
        <action-date>
          <date>20051008</date>
        </action-date>
      </classification-ipcr>
    </classifications-ipcr>
    <classification-national>
      <country>US</country>
      <main-classification>
        <text>438714000</text>
        <class>438</class>
        <subclass>714000</subclass>
      </main-classification>
      <further-classification sequence="1">
        <text>257E21252</text>
        <class>257</class>
        <subclass>E21252</subclass>
      </further-classification>
      <further-classification sequence="2">
        <text>257E21257</text>
        <class>257</class>
        <subclass>E21257</subclass>
      </further-classification>
      <further-classification sequence="3">
        <text>257E21507</text>
        <class>257</class>
        <subclass>E21507</subclass>
      </further-classification>
      <further-classification sequence="4">
        <text>257E21577</text>
        <class>257</class>
        <subclass>E21577</subclass>
      </further-classification>
      <further-classification sequence="5">
        <text>438715000</text>
        <class>438</class>
        <subclass>715000</subclass>
      </further-classification>
      <further-classification sequence="6">
        <text>438716000</text>
        <class>438</class>
        <subclass>716000</subclass>
      </further-classification>
      <further-classification sequence="7">
        <text>438723000</text>
        <class>438</class>
        <subclass>723000</subclass>
      </further-classification>
      <further-classification sequence="8">
        <text>438724000</text>
        <class>438</class>
        <subclass>724000</subclass>
      </further-classification>
      <further-classification sequence="9">
        <text>438738000</text>
        <class>438</class>
        <subclass>738000</subclass>
      </further-classification>
      <further-classification sequence="10">
        <text>438743000</text>
        <class>438</class>
        <subclass>743000</subclass>
      </further-classification>
      <further-classification sequence="11">
        <text>438744000</text>
        <class>438</class>
        <subclass>744000</subclass>
      </further-classification>
    </classification-national>
    <classifications-ecla>
      <classification-ecla sequence="1">
        <text>H01L-021/768S</text>
        <section>H</section>
        <class>01</class>
        <subclass>L</subclass>
        <main-group>021</main-group>
        <subgroup>768S</subgroup>
      </classification-ecla>
      <classification-ecla sequence="2">
        <text>H01J-037/32M8</text>
        <section>H</section>
        <class>01</class>
        <subclass>J</subclass>
        <main-group>037</main-group>
        <subgroup>32M8</subgroup>
      </classification-ecla>
      <classification-ecla sequence="3">
        <text>H01L-021/311B2B</text>
        <section>H</section>
        <class>01</class>
        <subclass>L</subclass>
        <main-group>021</main-group>
        <subgroup>311B2B</subgroup>
      </classification-ecla>
      <classification-ecla sequence="4">
        <text>H01L-021/311D</text>
        <section>H</section>
        <class>01</class>
        <subclass>L</subclass>
        <main-group>021</main-group>
        <subgroup>311D</subgroup>
      </classification-ecla>
      <classification-ecla sequence="5">
        <text>H01L-021/768B2</text>
        <section>H</section>
        <class>01</class>
        <subclass>L</subclass>
        <main-group>021</main-group>
        <subgroup>768B2</subgroup>
      </classification-ecla>
    </classifications-ecla>
    <patent-classifications>
      <patent-classification sequence="1">
        <classification-scheme office="EP" scheme="CPC">
          <date>20130101</date>
        </classification-scheme>
        <classification-symbol>H01L-021/76897</classification-symbol>
        <section>H</section>
        <class>01</class>
        <subclass>L</subclass>
        <main-group>21</main-group>
        <subgroup>76897</subgroup>
        <symbol-position>F</symbol-position>
        <classification-value>I</classification-value>
        <classification-status>B</classification-status>
        <classification-data-source>H</classification-data-source>
        <action-date>
          <date>20130101</date>
        </action-date>
      </patent-classification>
      <patent-classification sequence="2">
        <classification-scheme office="EP" scheme="CPC">
          <date>20130101</date>
        </classification-scheme>
        <classification-symbol>H01J-037/32082</classification-symbol>
        <section>H</section>
        <class>01</class>
        <subclass>J</subclass>
        <main-group>37</main-group>
        <subgroup>32082</subgroup>
        <symbol-position>L</symbol-position>
        <classification-value>I</classification-value>
        <classification-status>B</classification-status>
        <classification-data-source>H</classification-data-source>
        <action-date>
          <date>20130101</date>
        </action-date>
      </patent-classification>
      <patent-classification sequence="3">
        <classification-scheme office="EP" scheme="CPC">
          <date>20130101</date>
        </classification-scheme>
        <classification-symbol>H01J-2237/3347</classification-symbol>
        <section>H</section>
        <class>01</class>
        <subclass>J</subclass>
        <main-group>2237</main-group>
        <subgroup>3347</subgroup>
        <symbol-position>L</symbol-position>
        <classification-value>A</classification-value>
        <classification-status>B</classification-status>
        <classification-data-source>H</classification-data-source>
        <action-date>
          <date>20130101</date>
        </action-date>
      </patent-classification>
      <patent-classification sequence="4">
        <classification-scheme office="EP" scheme="CPC">
          <date>20130101</date>
        </classification-scheme>
        <classification-symbol>H01L-021/31116</classification-symbol>
        <section>H</section>
        <class>01</class>
        <subclass>L</subclass>
        <main-group>21</main-group>
        <subgroup>31116</subgroup>
        <symbol-position>L</symbol-position>
        <classification-value>I</classification-value>
        <classification-status>B</classification-status>
        <classification-data-source>H</classification-data-source>
        <action-date>
          <date>20130101</date>
        </action-date>
      </patent-classification>
      <patent-classification sequence="5">
        <classification-scheme office="EP" scheme="CPC">
          <date>20130101</date>
        </classification-scheme>
        <classification-symbol>H01L-021/31144</classification-symbol>
        <section>H</section>
        <class>01</class>
        <subclass>L</subclass>
        <main-group>21</main-group>
        <subgroup>31144</subgroup>
        <symbol-position>L</symbol-position>
        <classification-value>I</classification-value>
        <classification-status>B</classification-status>
        <classification-data-source>H</classification-data-source>
        <action-date>
          <date>20130101</date>
        </action-date>
      </patent-classification>
      <patent-classification sequence="6">
        <classification-scheme office="EP" scheme="CPC">
          <date>20130101</date>
        </classification-scheme>
        <classification-symbol>H01L-021/76802</classification-symbol>
        <section>H</section>
        <class>01</class>
        <subclass>L</subclass>
        <main-group>21</main-group>
        <subgroup>76802</subgroup>
        <symbol-position>L</symbol-position>
        <classification-value>I</classification-value>
        <classification-status>B</classification-status>
        <classification-data-source>H</classification-data-source>
        <action-date>
          <date>20121120</date>
        </action-date>
      </patent-classification>
      <patent-classification sequence="7">
        <classification-scheme office="EP" scheme="ICO"/>
        <classification-symbol>T01J-237/334D6</classification-symbol>
      </patent-classification>
    </patent-classifications>
    <number-of-claims>6</number-of-claims>
    <exemplary-claim>5</exemplary-claim>
    <figures>
      <number-of-drawing-sheets>5</number-of-drawing-sheets>
      <number-of-figures>11</number-of-figures>
      <image-key data-format="questel">US6184147</image-key>
    </figures>
    <invention-title format="original" lang="en" id="title_en">Method for forming a high aspect ratio borderless contact hole</invention-title>
    <references-cited>
      <citation srep-phase="examiner">
        <patcit num="1">
          <text>INAZAWA KOICHIRO, et al</text>
          <document-id>
            <country>US</country>
            <doc-number>5595627</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US5595627</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="examiner">
        <patcit num="2">
          <text>KO JUN-CHENG, et al</text>
          <document-id>
            <country>US</country>
            <doc-number>5817579</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US5817579</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="examiner">
        <patcit num="3">
          <text>CHOOI SIMON, et al</text>
          <document-id>
            <country>US</country>
            <doc-number>5948701</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US5948701</doc-number>
          </document-id>
        </patcit>
      </citation>
    </references-cited>
    <parties>
      <applicants>
        <applicant data-format="original" app-type="applicant" sequence="1">
          <addressbook lang="en">
            <orgname>United Microelectronics Corp.</orgname>
            <address>
              <address-1>TW</address-1>
              <country>TW</country>
            </address>
          </addressbook>
          <nationality>
            <country>TW</country>
          </nationality>
        </applicant>
        <applicant data-format="questel" app-type="applicant" sequence="2">
          <addressbook lang="en">
            <orgname>UNITED MICROELECTRONICS</orgname>
          </addressbook>
          <nationality>
            <country>TW</country>
          </nationality>
        </applicant>
      </applicants>
      <inventors>
        <inventor data-format="original" sequence="1">
          <addressbook lang="en">
            <name>Yang, Chan-Lon</name>
            <address>
              <address-1>Taipei, TW</address-1>
              <city>Taipei</city>
              <country>TW</country>
            </address>
          </addressbook>
          <nationality>
            <country>TW</country>
          </nationality>
        </inventor>
        <inventor data-format="original" sequence="2">
          <addressbook lang="en">
            <name>Chen, Tong-Yu</name>
            <address>
              <address-1>Hsinchu, TW</address-1>
              <city>Hsinchu</city>
              <country>TW</country>
            </address>
          </addressbook>
          <nationality>
            <country>TW</country>
          </nationality>
        </inventor>
        <inventor data-format="original" sequence="3">
          <addressbook lang="en">
            <name>Huang, Keh-Ching</name>
            <address>
              <address-1>Hsinchu, TW</address-1>
              <city>Hsinchu</city>
              <country>TW</country>
            </address>
          </addressbook>
          <nationality>
            <country>TW</country>
          </nationality>
        </inventor>
      </inventors>
      <agents>
        <agent sequence="1" rep-type="agent">
          <addressbook lang="en">
            <orgname>Blakely Sokoloff Taylor &amp; Zafman</orgname>
          </addressbook>
        </agent>
      </agents>
    </parties>
    <examiners>
      <primary-examiner>
        <name>Niebling, John F.</name>
      </primary-examiner>
    </examiners>
    <lgst-data>
      <lgst-status>GRANTED</lgst-status>
    </lgst-data>
  </bibliographic-data>
  <abstract format="original" lang="en" id="abstr_en">
    <p id="P-EN-00001" num="00001">
      <br/>
      A method for forming a high aspect ration (HAR&gt;4:1) borderless contact hole is described.
      <br/>
      The method forms a contact/via hole in the silicon oxide layer by performing an etching process with an etchant, C4F8/C2F6,/Ar/CO or C4F8/Ar/CO, on an etcher.
      <br/>
      The etcher includes a ring, a roof, a chiller and a chamber.
      <br/>
      The etchant used in the etching process is controlled under conditions including a C4F8 flow of about 10 to 20 sccm, a CO flow of about 1 to 100 sccm, and an Ar flow of about 100 to 500 sccm.
      <br/>
      The flow of C2F6 is about 0.5 to 1.5 times that of C4F8.
      <br/>
      The conditions of the etcher include a roof temperature of about 150 to 300째 C., a chiller temperature of about -20 to 20째 C., a wall temperature of about 150 to 400째 C., a ring temperature of about 150 to 400째 C., and a pressure within the chamber of about 4 to 50 mtorr.
      <br/>
      By controlling the chamber pressure and the deposition rate of the polymer molecules, a properly profiled contact hole is obtained.
    </p>
  </abstract>
  <description format="original" lang="en" id="desc_en">
    <heading>BACKGROUND OF THE INVENTION</heading>
    <p num="1">
      1.
      <br/>
      Field of the Invention
    </p>
    <p num="2">This invention relates to a semiconductor fabrication process, and more particularly, to a method for forming a high aspect ratio (HAR) borderless contact hole.</p>
    <p num="3">2. Description of Related Art</p>
    <p num="4">
      In order to achieve higher integration of a semiconductor device, a borderless contact process has been implemented in the most current semiconductor fabrication processes.
      <br/>
      For E-DRAM applications, high aspect ration structure becomes inevitable.
      <br/>
      Even though the borderless contact process is able to efficiently downsize a semiconductor device to increase the integration, problems, such as how to effectively control the etching process with a properly selected etching end point and etchant, still need to be resolved.
    </p>
    <p num="5">A currently used borderless contact process is schematically illustrated in FIGS. 1A through 1C.</p>
    <p num="6">
      Referring to FIG. 1A, a silicon nitride layer 14 is formed on a substrate 10 to cover preformed devices including an isolation structure 11, a gate 12 and source/drain regions 13 of a metal-oxide-semiconductor (MOS) transistor.
      <br/>
      The silicon nitride layer 14 serves as an etching end point, and provides protection to the isolation structure 11 in the follow-up etching process.
      <br/>
      A silicon oxide layer 15 is then formed on the silicon nitride layer 14.
    </p>
    <p num="7">
      Referring next to FIG. 1B, an etching process 17 is performed on the silicon oxide layer 15 to form an opening 16 that exposes a portion of the silicon nitride layer 14, which is the etching end point.
      <br/>
      Then, by removing the exposed silicon nitride layer 14 within the opening 16, a contact hole 16a that exposes a portion of the source/drain regions 13 is finished, as shown in FIG. 1C.
    </p>
    <p num="8">
      Because the oxide-to-nitride selectivity is the most critical parameter for the foregoing etching process, the profile of the contact hole 16a directly relates to the oxide-to-nitride selectivity of the selected etchant.
      <br/>
      Once an etchant with an improper oxide-to-nitride selectivity is used in the foregoing process, a problem, either over-etching the silicon nitride layer 14 as shown in FIG. 2A, or an abnormal termination of the etching process as shown in FIG. 2B, further causes electrical malfunction.
      <br/>
      When an etching process is performed on the silicon oxide layer 15 to form an opening 17, the etching process is terminated as soon as the silicon nitride 14 is exposed.
      <br/>
      However, with an improperly selected etchant, a defective opening 17, as shown in either FIG. 2A or 2B, is obtained.
      <br/>
      A tapered profile opening 19 as shown in FIG. 2C is also a possible defective opening caused by a improperly selected etchant.
    </p>
    <p num="9">
      As shown in FIG. 2D, because polymer molecules generated by the etchant normally tend to deposit on the silicon oxide near the corners of the opening 20, which further abnormally affects the isotropy of the performed etching process so that a bowed profile opening 20 is obtained.
      <br/>
      Since in the fabrication process of a highly integrated semiconductor device, a vertical profile, which has lateral walls forming angles of nearly 90 degrees to the surface of the substrate, is required to meet the desired design rule, a bowed profile opening 20 is definitely unable to meet the requirement.
    </p>
    <p num="10">An etching process that uses an etchant with a low oxide-to-nitride selectivity normally leads to either an over-etched as shown in FIGS. 2A and 2C. On the other hand, an etchant with a high oxide-to-nitride selectivity tends to cause a bowed profile opening shown in FIG. 2D and an under etch opening as shown in FIG. 2B. Therefore, conventionally, a high aspect ration borderless contact process can only concentrate on either one of the options, a vertical profile or a better control of the etching end point, accordingly to the actual needs.</p>
    <heading>SUMMARY OF THE INVENTION</heading>
    <p num="11">
      The method of the invention forms a contact/via hole in the silicon oxide layer by performing an etching process with an etchant, C4 F8 /C2 F6 /Ar/CO or C4 F8 /Ar/CO, on an etcher.
      <br/>
      The etcher contains a ring, a roof, a chiller and a chamber.
      <br/>
      The etchant used in the etching process is controlled under conditions including a C4 F8 flow of about 10 to 20 sccm, a CO flow of about 1 to 100 sccm, and an Ar flow of about 100 to 500 sccm.
      <br/>
      The flow of C2 F6 is about 0.5 to 1.5 times that of C4 F8.
    </p>
    <p num="12">
      In the mean time, the conditions of the etcher include a roof temperature of about 150 to 300 (degree)  C., a chiller temperature of about -20 to 20 (degree)  C., a wall temperature of about 150 to 400 (degree)  C., a ring temperature of about 150 to 400 (degree)  C., and a pressure within the chamber of about 4 to 50 mtorr.
      <br/>
      By controlling the chamber pressure and the deposition rate of the polymer molecules, a properly profiled contact hole is obtained.
    </p>
    <p num="13">The present invention forms a vertical-profile HAR (&gt;4:1) borderless contact hole by using an etchant with a high oxide-to-nitride selectivity without causing over-etching or under-etching.</p>
    <p num="14">The present invention provides a method for forming a HAR (&gt;4:1) borderless contact hole to overcome the over-etching and under-etching problems, while also providing a better control of the contact hole profile.</p>
    <p num="15">According to the method of the invention the opening with vertical profile of nearly 90 degrees (&gt;89 degrees) can be achieved without sacrificing the oxide to nitride selectivity.</p>
    <heading>BRIEF DESCRIPTION OF DRAWINGS</heading>
    <p num="16">
      The invention can be more fully understood by reading the following detailed description of the preferred embodiments, with reference made to the accompanying drawings, wherein:
      <br/>
      FIGS. 1A through 1C are schematic, cross-sectional views showing a conventional method for forming a HAR borderless contact hole;
      <br/>
      FIGS. 2A through 2D are schematic, cross-sectional views showing four different, defective contact holes formed by conventional methods;
      <br/>
      FIGS. 3A through 3C are schematic, cross-sectional views showing a method for forming a HAR borderless contact hole in a preferred embodiment according to the invention; and
      <br/>
      FIG. 4 is a schematic diagram showing the high plasma-density, inductively coupled plasma etcher used in the preferred embodiment of the invention.
    </p>
    <heading>DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS</heading>
    <p num="17">The invention provides a new method for forming a HAR (&gt;4:1) borderless contact hole as shown in FIGS. 3A through 3C.</p>
    <p num="18">
      Referring to FIG. 3A, a provided substrate 30 contains at least an isolation structure 31, normally oxide, and a device, such as a metal-oxide-semiconductor (MOS) transistor.
      <br/>
      The MOS transistor contains a gate 32 and at least one source/drain region 33.
      <br/>
      By performing a process, such as low-pressure chemical vapor deposition (LPCVD) or PECVD, a silicon nitride layer 34 is formed to cover the foregoing substrate 30, the isolation structure 31 and the MOS transistor.
      <br/>
      The silicon nitride layer 34 is used as an etching end point in the follow-up etching process.
      <br/>
      Then, a silicon oxide layer 35, for example, LPCVD oxide.
      <br/>
      HDPCVD oxide, PSG or APTEOS, is deposited on the silicon nitride layer 34.
      <br/>
      The silicon oxide layer 35 isolates the MOS transistor from any subsequently formed devices.
    </p>
    <p num="19">
      Referring next to FIG. 3B, a patterned mask layer (not shown in figure) is formed on the silicon oxide layer by a conventional photolithography and etching process.
      <br/>
      Then, by applying a high-density-plasma, inductively coupled plasma (ICP) etcher together with a selected etchant, such as gaseous C4 F8 /C2 F6 /Ar/CO or C4 F8 /Ar/CO, an etching process 37 is performed on the silicon oxide layer to form an opening 36.
    </p>
    <p num="20">
      The flow of C4 F8 is controlled at about 10 to 20 sccm (standard cubic centimeter per minute), the flow of CO is controlled at about 1 to 100 sccm, and the flow of Ar is controlled at about 100 to 500 sccm.
      <br/>
      The flow of C2 F6 is about 0.5 to 1.5 times that of C4 F8.
      <br/>
      C4 F8 and C2 F6 gases provide carbon and fluorine, wherein carbon increases the deposition rate of polymer molecules for preserving the profile of the contact hole, and the fluorine ion increases the etching rate.
      <br/>
      Ar is used here to enhance the etching rate and to prevent the wall of the opening 36 from deposition with polymer molecules.
      <br/>
      CO is used to balance the amount of polymers deposited at bottom of the opening 36 during the etching process 37.
    </p>
    <p num="21">As shown in FIG. 4, a high-density-plasma inductively coupled plasma etcher consists of a chamber 48, a roof 40, a ring 44 and a chiller 46, wherein the ring 44 sits on a stage 42.</p>
    <p num="22">
      While the etching process is performed within the chamber 48, preferably the temperature of the roof 40 is controlled at about 150 to 300 (degree)  (degree) C., the temperature of the chiller is controlled at about -20 to 20 (degree)  C., the temperature of the ring 44 is controlled at about 150 to 400 (degree)  C., and the wall temperature of the chamber is controlled at about 150 to 400 (degree)  C. The pressure of the chamber 48 is controlled at about 4 to 50 mtorr.
      <br/>
      The bias of the ICP etcher is controlled at about 1000 to 2000 watts.
      <br/>
      The power of the ICP etcher is controlled at about 1500 to 3000 watts.
    </p>
    <p num="23">
      The process of the present invention achieves high oxide-to-nitride selectivity by using C4 F8 gases with a high chamber wall temperature to generate carbon-rich polymers.
      <br/>
      The polymers deposited on the silicon oxide layer can be removed while the polymers deposited on the non silicon oxide layer cannot be removed in the etching process.
      <br/>
      The non silicon oxide layer includes silicon nitride, tungsten silicide, titanium silicide, aluminum, etc.
      <br/>
      Therefore, the etching process 37 can be stopped by using the silicon nitride layer 34 as an etching end point.
      <br/>
      By operating at a low chamber pressure and using lower wall polymer deposition conditions with high Ar flow, a vertical profile of nearly 90 degrees (&gt;89 degrees) can be achieved without sacrificing the oxide to nitride selectivity.
      <br/>
      The etch-stop depth window can be improved by adding a different amount of CO.
      <br/>
      With proper adjustments of C4 F8 flow rate, C4 F8 to C2 F6 flow ratio, CO flow rate, Ar flow rate, chamber wall temperature, and other process parameters, an oxide-to-nitride selectivity of about 20:1 can be obtained.
      <br/>
      In the mean time, a vertical profile of nearly 90 degrees (&gt;89 degrees) is achieved, as well.
    </p>
    <p num="24">
      Referring to FIG. 3C, after the opening 36, which exposes the silicon nitride layer 34 underneath the silicon oxide layer 35, is formed, the exposed portion of the silicon nitride layer 34 is also removed to form a contact hole 36a that exposes the source/drain region 33.
      <br/>
      A follow-up process, such as metallization, is performed to form a plug within the opening.
      <br/>
      This process is well known by people skilled in this art, and there is no further description of it.
    </p>
    <p num="25">
      The opening formed by the method of the invention in this preferred embodiment exposes a portion of a source/drain region, wherein the opening serves as a contact hole.
      <br/>
      The method of the invention can also be used to form an opening that exposes a portion of a conductive layer, wherein the opening serves as a via hole.
    </p>
    <p num="26">In accordance with the foregoing, the method of the invention has the following advantages:</p>
    <p num="27">
      1.
      <br/>
      The method of the invention is able to achieve both a high oxide-to-nitride selectivity, a vertical-profile opening, and a high oxide etch rate for HAR borderless contact etch by operating a high-density-plasma inductively coupled plasma etcher with a selected etchant, C4 F8 /C2 F6 /Ar/CO or C4 F8 /Ar/CO, under properly determined conditions; and
      <br/>
      2.
      <br/>
      The method of the invention is able to preserve the profile of the opening, which directly relates to the etching rate of the etching process.
    </p>
    <p num="28">
      The invention has been described using exemplary preferred embodiments.
      <br/>
      However, it is to be understood that the scope of the invention is not limited to the disclosed embodiments.
      <br/>
      On the contrary, it is intended to cover various modifications and similar arrangements.
      <br/>
      The scope of the claims, therefore, should be accorded the broadest interpretation so as to encompass all such modifications and similar arrangements.
    </p>
  </description>
  <claims format="original" lang="en" id="claim_en">
    <claim num="1">
      <claim-text>What is claimed is:</claim-text>
    </claim>
    <claim num="5">
      <claim-text>5.</claim-text>
      <claim-text>An etching environment for performing an etching process on a silicon oxide layer while a silicon nitride layer is used as an etching end point, wherein the etching process is performed within an etcher containing a roof, a ring, a chiller and a chamber with an etchant, and the etchant includes of gaseous C4 F8 /Ar/CO, the etching environment comprising conditions of: a C4 F8 flow controlled at about 10 to 20 sccm; an Ar flow controlled at about 100 to 500 sccm; a CO flow controlled at about 1 to 100 sccm; a roof temperature controlled at about 150 to 300 (degree)  C.; a wall temperature of the chamber controlled at about 150 to 400 (degree)  C.; a ring temperature controlled at about 150 to 400 (degree)  C.; a chiller temperature controlled at about -20 to 20 (degree)  C.; a pressure within the chamber controlled at about 4 to 50 mtorr;</claim-text>
      <claim-text>and an etcher bias controlled at about 1000 to 2000 watts; an etcher power controlled at about 1500 to 3000 watts.</claim-text>
      <claim-text>1. A method for forming a HAR (&gt;4:</claim-text>
      <claim-text>1) contact hole to expose a portion of a substrate in a silicon oxide layer by performing an etching process on an etcher containing a roof, a ring, a chiller and a chamber, the method comprising the steps of:</claim-text>
      <claim-text>forming a silicon nitride layer on the substrate, wherein the silicon nitride layer serves as an etching end point; forming a silicon oxide layer on the silicon nitride layer; performing a plasma etching process in the chamber to form an opening in the silicon oxide layer to expose a portion of the silicon nitride layer underneath by using an etchant, wherein the etchant consists of gaseous C4 F8 /C2 F6 /Ar/CO, and wherein the etchant works under conditions of:</claim-text>
      <claim-text>- a C4 F8 flow controlled at about 10 to 20 sccm; - an Ar flow controlled at about 100 to 500 sccm; - a CO flow controlled at about 1 to 100 sccm; - a C2 F6 flow that is about 0.5 to 1.5 times that of C4 F8 ; - a roof temperature controlled at about 150 to 300 (degree)  C.; - a wall temperature of the chamber controlled at about 150 to 400 (degree)  C.; - a ring temperature controlled at about 150 to 400 (degree)  C.; - a chiller temperature controlled at about -20 to 20 (degree)  C.; a pressure within the chamber controlled at about 4 to 50 mtorr; - an etcher bias controlled at about 1000 to 2000 watts;</claim-text>
      <claim-text>and - an etcher power controlled at about 1500 to 3000 watts;</claim-text>
      <claim-text>and removing the exposed portion of the silicon nitride layer to expose a portion of the substrate underneath the exposed portion of the silicon nitride layer.</claim-text>
      <claim-text>2. An etching environment for performing an etching process on a silicon oxide layer while a silicon nitride layer is used as an etching end point, wherein the etching process is performed within an etcher containing a roof, a ring, a chiller and a chamber with an etchant, and the etchant includes of gaseous C4 F8 /C2 F6 /Ar/CO, the etching environment comprising conditions of: a C4 F8 flow controlled at about 10 to 20 sccm; an Ar flow controlled at about 100 to 500 sccm; a CO flow controlled at about 1 to 100 sccm; a C2 F6 flow that is about 0.5 to 1.5 times that of C4 F8 ; a roof temperature controlled at about 150 to 300 (degree)  C.; a wall temperature of the chamber controlled at about 150 to 400 (degree)  C.; a ring temperature controlled at about 150 to 400 (degree)  C.; a chiller temperature controlled at about -20 to 20 (degree)  C.; a pressure within the chamber controlled at about 4 to 50 mtorr;</claim-text>
      <claim-text>and an etcher bias controlled at about 2000 to 2000 watts; an etcher power controlled at about 1500 to 3000 watts.</claim-text>
      <claim-text>3. A method for forming a via hole to expose a portion of a substrate in a silicon oxide layer by performing an etching process on an etcher containing a roof, a ring, a chiller and a chamber, the method comprising the steps of: forming a silicon nitride layer on the substrate, wherein the silicon nitride layer serves as an etching end point; forming a silicon oxide layer on the silicon nitride layer; performing a plasma etching process in the chamber to form an opening in the silicon oxide layer to expose a portion of the silicon nitride layer underneath by using an etchant, wherein the etchant consists of gaseous C4 F8 /C2 F6 /Ar/CO, and wherein the etchant works under conditions of: - a C4 F8 flow controlled at about 10 to 20 sccm; - an Ar flow controlled at about 100 to 500 sccm; - a CO flow controlled at about 1 to 100 sccm; - a C2 F6 flow that is about 0.5 to 1.5 times that of C4 F8 ; - a roof temperature controlled at about 150 to 300 (degree)  C.; - a wall temperature of the chamber controlled at about 150 to 400 (degree)  C.; - a ring temperature controlled at about 150 to 400 (degree)  C.; - a chiller temperature controlled at about -20 to 20 (degree)  C.; - a chamber pressure within the chamber controlled at about 4 to 50 mtorr; - an etcher bias controlled at about 1000 to 2000 watts;</claim-text>
      <claim-text>and - an etcher power controlled at about 1500 to 3000 watts;</claim-text>
      <claim-text>and removing the exposed portion of the silicon nitride layer to expose a portion of the substrate underneath the exposed portion of the silicon nitride layer.</claim-text>
      <claim-text>4. A method for forming a HAR (&gt;4:</claim-text>
      <claim-text>1)contact hole to expose a portion of a substrate in a silicon oxide layer by performing an etching process on an etcher containing a roof, a ring, a chiller and a chamber, the method comprising the steps of:forming a silicon nitride layer on the substrate, wherein the silicon nitride layer serves as an etching end point;forming a silicon oxide layer on the silicon nitride layer;performing a plasma etching process in the chamber to form an opening in the silicon oxide layer to expose a portion of the silicon nitride layer underneath by using an etchant, wherein the etchant consists of gaseous C4 F8 /Ar/CO, and wherein the etchant works under conditions of:- a C4 F8 flow controlled at about 10 to 20 sccm;- an Ar flow controlled at about 100 to 500 sccm;- a CO flow controlled at about 1 to 100 sccm;- a roof temperature controlled at about 150 to 300 (degree)  C.;- a wall temperature of the chamber controlled at about 150 to 400 (degree)  C.;- a ring temperature controlled at about 150 to 400 (degree)  C.;- a chiller temperature controlled at about -20 to 20 (degree)  C.;- a pressure within the chamber controlled at about 4 to 50 mtorr;- an etcher bias controlled at about 1000 to 2000 watts;</claim-text>
      <claim-text>and - an etcher power controlled at about 1500 to 3000 watts;</claim-text>
      <claim-text>and removing the exposed portion of the silicon nitride layer to expose a portion of the substrate underneath the exposed portion of the silicon nitride layer.</claim-text>
    </claim>
    <claim num="6">
      <claim-text>6. A method for forming a via hole to expose a portion of a substrate in a silicon oxide layer by performing an etching process on an etcher containing a roof, a ring, a chiller and a chamber, the method comprising the steps of: forming a silicon nitride layer on the substrate, wherein the silicon nitride layer serves as an etching end point; forming a silicon oxide layer on the silicon nitride layer; performing a plasma etching process in the chamber to form an opening in the silicon oxide layer to expose a portion of the silicon nitride layer underneath by using an etchant, wherein the etchant consists of gaseous C4 F8 /Ar/CO, and wherein the etchant works under conditions of: - C4 F8 flow controlled at about 10 to 20 sccm; - an Ar flow controlled at about 100 to 500 sccm; - a CO flow controlled at about 1 to 100 sccm; - a roof temperature controlled at about 150 to 300 (degree)  C.; - a wall temperature of the chamber controlled at about 150 to 400 (degree)  C.; - a ring temperature controlled at about 150 to 400 (degree)  C.; - a chiller temperature controlled at about -20 to 20 (degree)  C.; - a chamber pressure within the chamber controlled at about 4 to 50 mtorr; - an etcher bias controlled at about 1000 to 2000 watts;</claim-text>
      <claim-text>and an etcher power controlled at about 1500 to 3000 watts;</claim-text>
      <claim-text>and removing the exposed portion of the silicon nitride layer to expose a portion of the substrate underneath the exposed portion of the silicon nitride layer.</claim-text>
    </claim>
  </claims>
</questel-patent-document>