import doc000 from './doc/000.md';
import doc002 from './doc/002.md';
import doc004 from './doc/004.md';
import doc006 from './doc/006.md';
import doc008 from './doc/008.md';
import doc00a from './doc/00a.md';
import doc00c from './doc/00c.md';
import doc00e from './doc/00e.md';
import doc010 from './doc/010.md';
import doc012 from './doc/012.md';
import doc014 from './doc/014.md';
import doc016 from './doc/016.md';
import doc018 from './doc/018.md';
import doc01a from './doc/01a.md';
import doc01c from './doc/01c.md';
import doc01e from './doc/01e.md';
import doc020 from './doc/020.md';
import doc022 from './doc/022.md';
import doc024 from './doc/024.md';
import doc026 from './doc/026.md';
import doc028 from './doc/028.md';
import doc02a from './doc/02a.md';
import doc02c from './doc/02c.md';
import doc02e from './doc/02e.md';
import doc030 from './doc/030.md';
import doc032 from './doc/032.md';
import doc034 from './doc/034.md';
import doc036 from './doc/036.md';
import doc038 from './doc/038.md';
import doc03a from './doc/03a.md';
import doc03c from './doc/03c.md';
import doc03e from './doc/03e.md';
import doc040 from './doc/040.md';
import doc042 from './doc/042.md';
import doc044 from './doc/044.md';
import doc046 from './doc/046.md';
import doc048 from './doc/048.md';
import doc04a from './doc/04a.md';
import doc04c from './doc/04c.md';
import doc04e from './doc/04e.md';
import doc050 from './doc/050.md';
import doc052 from './doc/052.md';
import doc054 from './doc/054.md';
import doc056 from './doc/056.md';
import doc058 from './doc/058.md';
import doc05a from './doc/05a.md';
import doc05c from './doc/05c.md';
import doc05e from './doc/05e.md';
import doc060 from './doc/060.md';
import doc062 from './doc/062.md';
import doc064 from './doc/064.md';
import doc066 from './doc/066.md';
import doc070 from './doc/070.md';
import doc072 from './doc/072.md';
import doc074 from './doc/074.md';
import doc078 from './doc/078.md';
import doc07a from './doc/07a.md';
import doc07c from './doc/07c.md';
import doc07e from './doc/07e.md';
import doc080 from './doc/080.md';
import doc082 from './doc/082.md';
import doc084 from './doc/084.md';
import doc086 from './doc/086.md';
import doc088 from './doc/088.md';
import doc08a from './doc/08a.md';
import doc08c from './doc/08c.md';
import doc08e from './doc/08e.md';
import doc090 from './doc/090.md';
import doc092 from './doc/092.md';
import doc094 from './doc/094.md';
import doc096 from './doc/096.md';
import doc098 from './doc/098.md';
import doc09a from './doc/09a.md';
import doc09c from './doc/09c.md';
import doc09e from './doc/09e.md';
import doc0a0 from './doc/0a0.md';
import doc0a2 from './doc/0a2.md';
import doc0a4 from './doc/0a4.md';
import doc0a6 from './doc/0a6.md';
import doc0a8 from './doc/0a8.md';
import doc0aa from './doc/0aa.md';
import doc0b0 from './doc/0b0.md';
import doc0b2 from './doc/0b2.md';
import doc0b4 from './doc/0b4.md';
import doc0b6 from './doc/0b6.md';
import doc0b8 from './doc/0b8.md';
import doc0ba from './doc/0ba.md';
import doc0c0 from './doc/0c0.md';
import doc0c2 from './doc/0c2.md';
import doc0c4 from './doc/0c4.md';
import doc0c6 from './doc/0c6.md';
import doc0c8 from './doc/0c8.md';
import doc0ca from './doc/0ca.md';
import doc0d0 from './doc/0d0.md';
import doc0d2 from './doc/0d2.md';
import doc0d4 from './doc/0d4.md';
import doc0d6 from './doc/0d6.md';
import doc0d8 from './doc/0d8.md';
import doc0da from './doc/0da.md';
import doc0e0 from './doc/0e0.md';
import doc0e2 from './doc/0e2.md';
import doc0e4 from './doc/0e4.md';
import doc0e6 from './doc/0e6.md';
import doc0e8 from './doc/0e8.md';
import doc0ea from './doc/0ea.md';
import doc0ec from './doc/0ec.md';
import doc0ee from './doc/0ee.md';
import doc0f0 from './doc/0f0.md';
import doc0f2 from './doc/0f2.md';
import doc0f4 from './doc/0f4.md';
import doc0f6 from './doc/0f6.md';
import doc0f8 from './doc/0f8.md';
import doc0fa from './doc/0fa.md';
import doc0fc from './doc/0fc.md';
import doc0fe from './doc/0fe.md';
import doc100 from './doc/100.md';
import doc102 from './doc/102.md';
import doc104 from './doc/104.md';
import doc106 from './doc/106.md';
import doc108 from './doc/108.md';
import doc10a from './doc/10a.md';
import doc10c from './doc/10c.md';
import doc10e from './doc/10e.md';
import doc110 from './doc/110.md';
import doc112 from './doc/112.md';
import doc114 from './doc/114.md';
import doc116 from './doc/116.md';
import doc118 from './doc/118.md';
import doc11a from './doc/11a.md';
import doc11c from './doc/11c.md';
import doc11e from './doc/11e.md';
import doc120 from './doc/120.md';
import doc122 from './doc/122.md';
import doc124 from './doc/124.md';
import doc126 from './doc/126.md';
import doc128 from './doc/128.md';
import doc12a from './doc/12a.md';
import doc12c from './doc/12c.md';
import doc12e from './doc/12e.md';
import doc130 from './doc/130.md';
import doc132 from './doc/132.md';
import doc134 from './doc/134.md';
import doc136 from './doc/136.md';
import doc138 from './doc/138.md';
import doc13a from './doc/13a.md';
import doc13c from './doc/13c.md';
import doc13e from './doc/13e.md';
import doc140 from './doc/140.md';
import doc142 from './doc/142.md';
import doc144 from './doc/144.md';
import doc146 from './doc/146.md';
import doc148 from './doc/148.md';
import doc14a from './doc/14a.md';
import doc14c from './doc/14c.md';
import doc14e from './doc/14e.md';
import doc150 from './doc/150.md';
import doc152 from './doc/152.md';
import doc154 from './doc/154.md';
import doc156 from './doc/156.md';
import doc158 from './doc/158.md';
import doc15a from './doc/15a.md';
import doc15c from './doc/15c.md';
import doc15e from './doc/15e.md';
import doc160 from './doc/160.md';
import doc162 from './doc/162.md';
import doc164 from './doc/164.md';
import doc166 from './doc/166.md';
import doc168 from './doc/168.md';
import doc16a from './doc/16a.md';
import doc16c from './doc/16c.md';
import doc16e from './doc/16e.md';
import doc170 from './doc/170.md';
import doc172 from './doc/172.md';
import doc174 from './doc/174.md';
import doc176 from './doc/176.md';
import doc178 from './doc/178.md';
import doc17a from './doc/17a.md';
import doc17c from './doc/17c.md';
import doc17e from './doc/17e.md';
import doc180 from './doc/180.md';
import doc182 from './doc/182.md';
import doc184 from './doc/184.md';
import doc186 from './doc/186.md';
import doc188 from './doc/188.md';
import doc18a from './doc/18a.md';
import doc18c from './doc/18c.md';
import doc18e from './doc/18e.md';
import doc190 from './doc/190.md';
import doc192 from './doc/192.md';
import doc194 from './doc/194.md';
import doc196 from './doc/196.md';
import doc198 from './doc/198.md';
import doc19a from './doc/19a.md';
import doc19c from './doc/19c.md';
import doc19e from './doc/19e.md';
import doc1a0 from './doc/1a0.md';
import doc1a2 from './doc/1a2.md';
import doc1a4 from './doc/1a4.md';
import doc1a6 from './doc/1a6.md';
import doc1a8 from './doc/1a8.md';
import doc1aa from './doc/1aa.md';
import doc1ac from './doc/1ac.md';
import doc1ae from './doc/1ae.md';
import doc1b0 from './doc/1b0.md';
import doc1b2 from './doc/1b2.md';
import doc1b4 from './doc/1b4.md';
import doc1b6 from './doc/1b6.md';
import doc1b8 from './doc/1b8.md';
import doc1ba from './doc/1ba.md';
import doc1bc from './doc/1bc.md';
import doc1be from './doc/1be.md';
import doc1c0 from './doc/1c0.md';
import doc1c2 from './doc/1c2.md';
import doc1c4 from './doc/1c4.md';
import doc1c6 from './doc/1c6.md';
import doc1c8 from './doc/1c8.md';
import doc1ca from './doc/1ca.md';
import doc1cc from './doc/1cc.md';
import doc1ce from './doc/1ce.md';
import doc1d0 from './doc/1d0.md';
import doc1d2 from './doc/1d2.md';
import doc1d4 from './doc/1d4.md';
import doc1d6 from './doc/1d6.md';
import doc1d8 from './doc/1d8.md';
import doc1da from './doc/1da.md';
import doc1dc from './doc/1dc.md';
import doc1de from './doc/1de.md';
import doc1e0 from './doc/1e0.md';
import doc1e2 from './doc/1e2.md';
import doc1e4 from './doc/1e4.md';
import doc1e6 from './doc/1e6.md';
import doc1e8 from './doc/1e8.md';
import doc1ea from './doc/1ea.md';
import doc1ec from './doc/1ec.md';
import doc1ee from './doc/1ee.md';
import doc1fc from './doc/1fc.md';
const customDocs = {
	0x000: doc000,
	0x002: doc002,
	0x004: doc004,
	0x006: doc006,
	0x008: doc008,
	0x00a: doc00a,
	0x00c: doc00c,
	0x00e: doc00e,
	0x010: doc010,
	0x012: doc012,
	0x014: doc014,
	0x016: doc016,
	0x018: doc018,
	0x01a: doc01a,
	0x01c: doc01c,
	0x01e: doc01e,
	0x020: doc020,
	0x022: doc022,
	0x024: doc024,
	0x026: doc026,
	0x028: doc028,
	0x02a: doc02a,
	0x02c: doc02c,
	0x02e: doc02e,
	0x030: doc030,
	0x032: doc032,
	0x034: doc034,
	0x036: doc036,
	0x038: doc038,
	0x03a: doc03a,
	0x03c: doc03c,
	0x03e: doc03e,
	0x040: doc040,
	0x042: doc042,
	0x044: doc044,
	0x046: doc046,
	0x048: doc048,
	0x04a: doc04a,
	0x04c: doc04c,
	0x04e: doc04e,
	0x050: doc050,
	0x052: doc052,
	0x054: doc054,
	0x056: doc056,
	0x058: doc058,
	0x05a: doc05a,
	0x05c: doc05c,
	0x05e: doc05e,
	0x060: doc060,
	0x062: doc062,
	0x064: doc064,
	0x066: doc066,
	0x070: doc070,
	0x072: doc072,
	0x074: doc074,
	0x078: doc078,
	0x07a: doc07a,
	0x07c: doc07c,
	0x07e: doc07e,
	0x080: doc080,
	0x082: doc082,
	0x084: doc084,
	0x086: doc086,
	0x088: doc088,
	0x08a: doc08a,
	0x08c: doc08c,
	0x08e: doc08e,
	0x090: doc090,
	0x092: doc092,
	0x094: doc094,
	0x096: doc096,
	0x098: doc098,
	0x09a: doc09a,
	0x09c: doc09c,
	0x09e: doc09e,
	0x0a0: doc0a0,
	0x0a2: doc0a2,
	0x0a4: doc0a4,
	0x0a6: doc0a6,
	0x0a8: doc0a8,
	0x0aa: doc0aa,
	0x0b0: doc0b0,
	0x0b2: doc0b2,
	0x0b4: doc0b4,
	0x0b6: doc0b6,
	0x0b8: doc0b8,
	0x0ba: doc0ba,
	0x0c0: doc0c0,
	0x0c2: doc0c2,
	0x0c4: doc0c4,
	0x0c6: doc0c6,
	0x0c8: doc0c8,
	0x0ca: doc0ca,
	0x0d0: doc0d0,
	0x0d2: doc0d2,
	0x0d4: doc0d4,
	0x0d6: doc0d6,
	0x0d8: doc0d8,
	0x0da: doc0da,
	0x0e0: doc0e0,
	0x0e2: doc0e2,
	0x0e4: doc0e4,
	0x0e6: doc0e6,
	0x0e8: doc0e8,
	0x0ea: doc0ea,
	0x0ec: doc0ec,
	0x0ee: doc0ee,
	0x0f0: doc0f0,
	0x0f2: doc0f2,
	0x0f4: doc0f4,
	0x0f6: doc0f6,
	0x0f8: doc0f8,
	0x0fa: doc0fa,
	0x0fc: doc0fc,
	0x0fe: doc0fe,
	0x100: doc100,
	0x102: doc102,
	0x104: doc104,
	0x106: doc106,
	0x108: doc108,
	0x10a: doc10a,
	0x10c: doc10c,
	0x10e: doc10e,
	0x110: doc110,
	0x112: doc112,
	0x114: doc114,
	0x116: doc116,
	0x118: doc118,
	0x11a: doc11a,
	0x11c: doc11c,
	0x11e: doc11e,
	0x120: doc120,
	0x122: doc122,
	0x124: doc124,
	0x126: doc126,
	0x128: doc128,
	0x12a: doc12a,
	0x12c: doc12c,
	0x12e: doc12e,
	0x130: doc130,
	0x132: doc132,
	0x134: doc134,
	0x136: doc136,
	0x138: doc138,
	0x13a: doc13a,
	0x13c: doc13c,
	0x13e: doc13e,
	0x140: doc140,
	0x142: doc142,
	0x144: doc144,
	0x146: doc146,
	0x148: doc148,
	0x14a: doc14a,
	0x14c: doc14c,
	0x14e: doc14e,
	0x150: doc150,
	0x152: doc152,
	0x154: doc154,
	0x156: doc156,
	0x158: doc158,
	0x15a: doc15a,
	0x15c: doc15c,
	0x15e: doc15e,
	0x160: doc160,
	0x162: doc162,
	0x164: doc164,
	0x166: doc166,
	0x168: doc168,
	0x16a: doc16a,
	0x16c: doc16c,
	0x16e: doc16e,
	0x170: doc170,
	0x172: doc172,
	0x174: doc174,
	0x176: doc176,
	0x178: doc178,
	0x17a: doc17a,
	0x17c: doc17c,
	0x17e: doc17e,
	0x180: doc180,
	0x182: doc182,
	0x184: doc184,
	0x186: doc186,
	0x188: doc188,
	0x18a: doc18a,
	0x18c: doc18c,
	0x18e: doc18e,
	0x190: doc190,
	0x192: doc192,
	0x194: doc194,
	0x196: doc196,
	0x198: doc198,
	0x19a: doc19a,
	0x19c: doc19c,
	0x19e: doc19e,
	0x1a0: doc1a0,
	0x1a2: doc1a2,
	0x1a4: doc1a4,
	0x1a6: doc1a6,
	0x1a8: doc1a8,
	0x1aa: doc1aa,
	0x1ac: doc1ac,
	0x1ae: doc1ae,
	0x1b0: doc1b0,
	0x1b2: doc1b2,
	0x1b4: doc1b4,
	0x1b6: doc1b6,
	0x1b8: doc1b8,
	0x1ba: doc1ba,
	0x1bc: doc1bc,
	0x1be: doc1be,
	0x1c0: doc1c0,
	0x1c2: doc1c2,
	0x1c4: doc1c4,
	0x1c6: doc1c6,
	0x1c8: doc1c8,
	0x1ca: doc1ca,
	0x1cc: doc1cc,
	0x1ce: doc1ce,
	0x1d0: doc1d0,
	0x1d2: doc1d2,
	0x1d4: doc1d4,
	0x1d6: doc1d6,
	0x1d8: doc1d8,
	0x1da: doc1da,
	0x1dc: doc1dc,
	0x1de: doc1de,
	0x1e0: doc1e0,
	0x1e2: doc1e2,
	0x1e4: doc1e4,
	0x1e6: doc1e6,
	0x1e8: doc1e8,
	0x1ea: doc1ea,
	0x1ec: doc1ec,
	0x1ee: doc1ee,
	0x1fc: doc1fc,
};

export function GetCustomRegDoc(reg: number): string {
	if (customDocs[reg])
		return customDocs[reg];
	else
		return undefined;
}

import cpu_abcd from './doc/68k/abcd.md';
import cpu_add from './doc/68k/add.md';
import cpu_adda from './doc/68k/adda.md';
import cpu_addi from './doc/68k/addi.md';
import cpu_addq from './doc/68k/addq.md';
import cpu_addx from './doc/68k/addx.md';
import cpu_and from './doc/68k/and.md';
import cpu_andi from './doc/68k/andi.md';
import cpu_asl_asr from './doc/68k/asl_asr.md';
import cpu_bcc from './doc/68k/bcc.md';
import cpu_bchg from './doc/68k/bchg.md';
import cpu_bclr from './doc/68k/bclr.md';
import cpu_bkpt from './doc/68k/bkpt.md';
import cpu_bra from './doc/68k/bra.md';
import cpu_bset from './doc/68k/bset.md';
import cpu_bsr from './doc/68k/bsr.md';
import cpu_btst from './doc/68k/btst.md';
import cpu_chk from './doc/68k/chk.md';
import cpu_clr from './doc/68k/clr.md';
import cpu_cmp from './doc/68k/cmp.md';
import cpu_cmpa from './doc/68k/cmpa.md';
import cpu_cmpi from './doc/68k/cmpi.md';
import cpu_cmpm from './doc/68k/cmpm.md';
import cpu_dbcc from './doc/68k/dbcc.md';
import cpu_divs_divu from './doc/68k/divs_divu.md';
import cpu_eor from './doc/68k/eor.md';
import cpu_eori from './doc/68k/eori.md';
import cpu_exg from './doc/68k/exg.md';
import cpu_ext from './doc/68k/ext.md';
import cpu_illegal from './doc/68k/illegal.md';
import cpu_jmp from './doc/68k/jmp.md';
import cpu_jsr from './doc/68k/jsr.md';
import cpu_lea from './doc/68k/lea.md';
import cpu_link from './doc/68k/link.md';
import cpu_lsl_lsr from './doc/68k/lsl_lsr.md';
import cpu_move from './doc/68k/move.md';
import cpu_movea from './doc/68k/movea.md';
import cpu_movec from './doc/68k/movec.md';
import cpu_movem from './doc/68k/movem.md';
import cpu_movep from './doc/68k/movep.md';
import cpu_moveq from './doc/68k/moveq.md';
import cpu_moves from './doc/68k/moves.md';
import cpu_muls_mulu from './doc/68k/muls_mulu.md';
import cpu_nbcd from './doc/68k/nbcd.md';
import cpu_neg from './doc/68k/neg.md';
import cpu_negx from './doc/68k/negx.md';
import cpu_nop from './doc/68k/nop.md';
import cpu_not from './doc/68k/not.md';
import cpu_or from './doc/68k/or.md';
import cpu_ori from './doc/68k/ori.md';
import cpu_pea from './doc/68k/pea.md';
import cpu_reset from './doc/68k/reset.md';
import cpu_rol_ror from './doc/68k/rol_ror.md';
import cpu_roxl_roxr from './doc/68k/roxl_roxr.md';
import cpu_rte from './doc/68k/rte.md';
import cpu_rtr from './doc/68k/rtr.md';
import cpu_rts from './doc/68k/rts.md';
import cpu_sbcd from './doc/68k/sbcd.md';
import cpu_scc from './doc/68k/scc.md';
import cpu_stop from './doc/68k/stop.md';
import cpu_sub from './doc/68k/sub.md';
import cpu_suba from './doc/68k/suba.md';
import cpu_subi from './doc/68k/subi.md';
import cpu_subq from './doc/68k/subq.md';
import cpu_subx from './doc/68k/subx.md';
import cpu_swap from './doc/68k/swap.md';
import cpu_tas from './doc/68k/tas.md';
import cpu_trap from './doc/68k/trap.md';
import cpu_trapv from './doc/68k/trapv.md';
import cpu_tst from './doc/68k/tst.md';
import cpu_unlk from './doc/68k/unlk.md';

const cpuDocs = {
	'abcd': cpu_abcd,
	'add': cpu_add,
	'adda': cpu_adda,
	'addi': cpu_addi,
	'addq': cpu_addq,
	'addx': cpu_addx,
	'and': cpu_and,
	'andi': cpu_andi,
	'asl': cpu_asl_asr,
	'asr': cpu_asl_asr,
	'bcc': cpu_bcc,
	'bchg': cpu_bchg,
	'bclr': cpu_bclr,
	'bkpt': cpu_bkpt,
	'bra': cpu_bra,
	'bset': cpu_bset,
	'bsr': cpu_bsr,
	'btst': cpu_btst,
	'chk': cpu_chk,
	'clr': cpu_clr,
	'cmp': cpu_cmp,
	'cmpa': cpu_cmpa,
	'cmpi': cpu_cmpi,
	'cmpm': cpu_cmpm,
	'dbcc': cpu_dbcc,
	'divs': cpu_divs_divu,
	'divu': cpu_divs_divu,
	'eor': cpu_eor,
	'eori': cpu_eori,
	'exg': cpu_exg,
	'ext': cpu_ext,
	'illegal': cpu_illegal,
	'jmp': cpu_jmp,
	'jsr': cpu_jsr,
	'lea': cpu_lea,
	'link': cpu_link,
	'lsl': cpu_lsl_lsr,
	'lsr': cpu_lsl_lsr,
	'move': cpu_move,
	'movea': cpu_movea,
	'movec': cpu_movec,
	'movem': cpu_movem,
	'movep': cpu_movep,
	'moveq': cpu_moveq,
	'moves': cpu_moves,
	'muls': cpu_muls_mulu,
	'mulu': cpu_muls_mulu,
	'nbcd': cpu_nbcd,
	'neg': cpu_neg,
	'negx': cpu_negx,
	'nop': cpu_nop,
	'not': cpu_not,
	'or': cpu_or,
	'ori': cpu_ori,
	'pea': cpu_pea,
	'reset': cpu_reset,
	'rol': cpu_rol_ror,
	'ror': cpu_rol_ror,
	'roxl': cpu_roxl_roxr,
	'roxr': cpu_roxl_roxr,
	'rte': cpu_rte,
	'rtr': cpu_rtr,
	'rts': cpu_rts,
	'sbcd': cpu_sbcd,
	'scc': cpu_scc,
	'stop': cpu_stop,
	'sub': cpu_sub,
	'suba': cpu_suba,
	'subi': cpu_subi,
	'subq': cpu_subq,
	'subx': cpu_subx,
	'swap': cpu_swap,
	'tas': cpu_tas,
	'trap': cpu_trap,
	'trapv': cpu_trapv,
	'tst': cpu_tst,
	'unlk': cpu_unlk
};

const cpuCc: { [x: string]: string } = {
	// unsigned
	'cs': 'carry set (unsigned <)',
	'ls': 'lower or same (unsigned <=)',
	'eq': 'equal (zero set)',
	'ne': 'not equal (zero clear)',
	'hi': 'higher than (unsigned >)',
	'cc': 'carry clear (unsigned >=)',
	'pl': 'plus (negative clear)',
	'vc': 'overflow clear',
	// signed
	'lt': 'less than (signed <)',
	'le': 'less than or equal (signed <=)',
	'gt': 'greater than (signed >)',
	'ge': 'greater than or equal (signed >=)',
	'mi': 'minus (negative set)',
	'vs': 'overflow set'
};

// not for branch
const cpuCc2: { [x: string]: string } = {
	't':  'always true',
	'f':  'never true',
};

const cpuName = {
	'abcd': 'Add decimal with extend',
	'add': 'Add binary',
	'adda': 'Add address',
	'addi': 'Add immediate',
	'addq': 'Add quick',
	'addx': 'Add extended',
	'and': 'AND logical',
	'andi': 'AND immediate',
	'asl': 'Arithmetic shift left',
	'asr': 'Arithmetic shift right',
	'bchg': 'Test a bit and change',
	'bclr': 'Test a bit and clear',
	'bra': 'Branch always',
	'bset': 'Test a bit and set',
	'bsr': 'Branch to subroutine',
	'btst': 'Test a bit',
	'clr': 'Clear an operand',
	'cmp': 'Compare',
	'cmpa': 'Compare address',
	'cmpi': 'Compare immediate',
	'cmpm': 'Compare memory with memory',
	'divs': 'Signed divide',
	'divu': 'Unsigned divide',
	'eor': 'Exclusive-OR logical',
	'eori': 'Exclusive-OR immediate',
	'exg': 'Exchange registers',
	'ext': 'Sign-extend a data register',
	'illegal': 'Illegal instruction',
	'jmp': 'Jump (unconditionally)',
	'jsr': 'Jump to subroutine',
	'lea': 'Load effective address',
	'link': 'Link and allocate',
	'lsl': 'Logical shift left',
	'lsr': 'Logical shift right',
	'move': 'Copy data from source to destination',
	'movea': 'Move address',
	'movem': 'Move multiple registers',
	'movep': 'Move peripheral data',
	'moveq': 'Move quick (copy a small literal to a destination)',
	'muls': 'Signed multiply',
	'mulu': 'Unsigned multiply',
	'nbcd': 'Negate decimal with sign extend',
	'neg': 'Negate',
	'negx': 'Negate with extend',
	'nop': 'No operation',
	'not': 'Logical complement',
	'or': 'OR logical',
	'ori': 'OR immediate',
	'pea': 'Push effective address',
	'reset': 'Reset external devices',
	'rol': 'Rotate left (without extend)',
	'ror': 'Rotate right (without extend)',
	'roxl': 'Rotate left with extend',
	'roxr': 'Rotate right with extend',
	'rte': 'Return from exception',
	'rtr': 'Return and restore condition codes',
	'rts': 'Return from subroutine',
	'sbcd': 'Subtract decimal with extend',
	'stop': 'Load status register and stop',
	'sub': 'Subtract binary',
	'suba': 'Subtract address',
	'subi': 'Subtract immediate',
	'subq': 'Subtract quick',
	'subx': 'Subtract extended',
	'swap': 'Swap register halves',
	'tas': 'Test and set an operand',
	'trap': 'Trap',
	'trapv': 'Trap on overflow',
	'tst': 'Test an operand',
	'unlk': 'Unlink',
	// pseudo
	'jbsr': '(Pseudo) Branch to subroutine',
	'jbra': '(Pseudo) Branch always',
	'jra': '(Pseudo) Branch always',
	'dbra': 'Decrement, and branch',
	// 010+
	'bkpt': 'Breakpoint (010+)',
	'movec': 'Move control register (010+)',
	'moves': 'Move address space (010+)',
	'rtd': 'Return and deallocate (010+)',
	// 020+
	'bfchg': 'Test bit field and change (020+)',
	'bfclr': 'Test bit field and clear (020+)',
	'bfexts': 'Signed bit field extract (020+)',
	'bfextu': 'Unsigned bit field extract (020+)',
	'bfffo': 'Bit field find first one (020+)',
	'bfins': 'Bit field insert (020+)',
	'bfset': 'Test bit field and set (020+)',
	'bftst': 'Test bit field (020+)',
	'callm': 'Call module (020+)',
	'cas': 'Compare and swap operands (020+)',
	'cas2': 'Compare and swap dual operands (020+)',
	'chk': 'Check register against bound (020+)',
	'chk2': 'Check register against upper and lower bounds (020+)',
	'cmp2': 'Compare register against upper and lower bounds (020+)',
	'divsl': 'Signed divide (020+)',
	'divul': 'Unsigned divide (020+)',
	'pack': 'Pack BCD (020+)',
	'rtm': 'Return from module (020+)',
	'unpk': 'Unpack BCD (020+)',
	// 030+
	'pflush': 'Flush entry(ies) in the ATC (030+)',
	'pflusha': 'Flush all entries in the ATC (030+)',
	'ploadr': 'Load entry into the ATC (030+)',
	'ploadw': 'Load entry into the ATC (030+)',
	'pmove': 'Move to-from MMU registers (030+)',
	'pmovefd': 'Move to-from MMU registers with flush disable (030+)',
	'ptestr': 'Test a logical address (030+)',
	'ptestw': 'Test a logical address (030+)',
	// 040+
	'cinva': 'Invalidate all cache lines (040+)',
	'cinvl': 'Invalidate cache line matching physical address (040+)',
	'cinvp': 'Invalidate cache line matching physical memory page (040+)',
	'cpusha': 'Push and possibly invalidate all cache lines (040+)',
	'cpushl': 'Push and possibly invalidate cache line matching physical address (040+)',
	'cpushp': 'Push and possibly invalidate cache line matching physical memory page (040+)',
	'move16': 'Move16 (040+)',
	'pflushn': 'Flush non-global entry(ies) in the ATC (040+)',
	'pflushan': 'Flush all non-global entries in the ATC (040+)',
	// 060
	'halt': 'Halt the processor (060)',
	'lpstop': 'Low-power stop (060)',
	'plpar': 'Load physical address (060)',
	'plpaw': 'Load physical address (060)',
	'pulse': 'Toggle in and out of nonpipelined mode (060)',
};

const cpuOperation = {
	'abcd': '[destination]<sub>10</sub> ← [source]<sub>10</sub> + [destination]<sub>10</sub> + [X]',
	'add': '[destination] ← [source] + [destination]',
	'adda': '[destination] ← [source] + [destination]',
	'addi': '[destination] ← \\<literal\\> + [destination]',
	'addq': '[destination] ← \\<literal\\> + [destination]',
	'addx': '[destination] ← [source] + [destination] + [X]',
	'and': '[destination] ← [source] . [destination]',
	'andi': '[destination] ← \\<literal\\> . [destination]',
	'asl': '[destination] ← [destination] shifted by \\<count\\>',
	'asr': '[destination] ← [destination] shifted by \\<count\\>',
	'bcc': 'If cc = 1 THEN [PC] ← [PC] + d',
	'bchg': '[Z] ← ¬(\\<bit number\\> OF [destination])<br/>\\<bit number\\> OF [destination] ← ¬(\\<bit number\\> OF [destination])',
	'bclr': '[Z] ← ¬(\\<bit number\\> OF [destination])<br/>\\<bit number\\> OF [destination] ← 0',
	'bkpt': 'Run Breakpoint Acknowledge Cycle; TRAP As Illegal Instruction',
	'bra': '[PC] ← [PC] + d',
	'bset': '[Z] ← ¬(\\<bit number\\> OF [destination])<br/>\\<bit number\\> OF [destination] ← 1',
	'bsr': '[SP] ← [SP] - 4; [M([SP])] ← [PC]; [PC] ← [PC] + d',
	'btst': '[Z] ← ¬(\\<bit number\\> OF [destination])',
	'chk': 'IF [Dn] < 0 OR [Dn] > [\\<ea\\>] THEN TRAP',
	'clr': '[destination] ← 0',
	'cmp': '[destination] - [source]',
	'cmpa': '[destination] - [source]',
	'cmpi': '[destination] - \\<immediate data\\>',
	'cmpm': '[destination] - [source]',
	'dbcc': 'IF(condition false)<br/>&nbsp;&nbsp;THEN [Dn] ← [Dn] - 1 {decrement loop counter}<br/>&nbsp;&nbsp;&nbsp;&nbsp;IF [Dn] = -1<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;THEN [PC] ← [PC] + 2 {fall through to next instruction}<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ELSE [PC] ← [PC] + d {take branch}<br/>&nbsp;&nbsp;ELSE [PC] ← [PC] + 2 {fall through to next instruction}<br/>',
	'divs': '[destination] ← [destination]/[source]',
	'divu': '[destination] ← [destination]/[source]',
	'eor': '[destination] ← [source] ⊕ [destination]',
	'eori': '[destination] ← [source] ⊕ [destination]',
	'exg': '[Rx] ← [Ry]; [Ry] ← [Rx]',
	'ext': '[destination] ← sign-extended[destination]',
	'illegal': '[SSP] ← [SSP] - 4; [M([SSP])] ← [PC];<br/>[SSP] ← [SSP] - 2; [M([SSP])] ← [SR];<br/>[PC] ← Illegal instruction vector',
	'jmp': '[PC] ← destination',
	'jsr': '[SP] ← [SP] - 4; [M([SP])] ← [PC]<br/>[PC] ← destination',
	'lea': '[An] ← \\<ea\\>',
	'link': '[SP] ← [SP] - 4; [M([SP])] ← [An];<br/>[An] ← [SP]; [SP] ← [SP] + d',
	'lsl': '[destination] ← [destination] shifted by \\<count\\>',
	'lsr': '[destination] ← [destination] shifted by \\<count\\>',
	'move': '[destination] ← [source]',
	'movea': '[An] ← [source]',
	'movec': 'If Supervisor State<br/>&nbsp;&nbsp;Then Rc → Rn or Rn → Rc<br/>Else TRAP',
	'movem': 'REPEAT<br/>&nbsp;&nbsp;[destination] ← [source]<br/>UNTIL all registers in list moved',
	'movep': '[destination] ← [source]',
	'moveq': '[destination] ← \\<literal\\>',
	'moves': 'If Supervisor State<br/>&nbsp;&nbsp;Then Rn → Destination [DFC] or Source [SFC] → Rn<br/>Else TRAP',
	'muls': '[destination] ← [destination] * [source]',
	'mulu': '[destination] ← [destination] * [source]',
	'nbcd': '[destination]<sub>10</sub> ← 0 − [destination]<sub>10</sub> - [X]',
	'neg': '[destination] ← 0 - [destination]',
	'negx': '[destination] ← 0 - [destination] - [X]',
	'nop': 'None',
	'not': '[destination] ← ¬[destination]',
	'or': '[destination] ← [source] + [destination]',
	'ori': '[destination] ← \\<literal\\> + [destination]',
	'pea': '[SP] ← [SP] - 4; [M([SP])] ← \\<ea\\>',
	'reset': 'IF [S] = 1 THEN<br/>&nbsp;&nbsp;Assert RESET* line<br/>&nbsp;ELSE TRAP',
	'rol': '[destination] ← [destination] rotated by \\<count\\>',
	'ror': '[destination] ← [destination] rotated by \\<count\\>',
	'roxl': '[destination] ← [destination] rotated by \\<count\\>',
	'roxr': '[destination] ← [destination] rotated by \\<count\\>',
	'rte': 'IF [S] = 1 THEN<br/>&nbsp;&nbsp;[SR] ← [M([SP])]; [SP] ← [SP] + 2<br/>&nbsp;&nbsp;[PC] ← [M([SP])]; [SP] ← [SP] + 4<br/>&nbsp;ELSE TRAP',
	'rtr': '[CCR] ← [M([SP])]; [SP] ← [SP] + 2<br/>[PC] ← [M([SP])]; [SP] ← [SP] + 4',
	'rts': '[PC] ← [M([SP])]; [SP] ← [SP] + 4',
	'sbcd': '[destination]<sub>10</sub> ← [destination]<sub>10</sub> - [source]<sub>10</sub> - [X]',
	'scc': 'IF cc = 1 THEN [destination] ← 11111111<sub>2</sub><br/>&nbsp;&nbsp;ELSE [destination] ← 00000000<sub>2</sub>',
	'stop': 'IF [S] = 1 THEN<br/>&nbsp;&nbsp;&nbsp;&nbsp;[SR] ← \\<data\\><br/>&nbsp;&nbsp;&nbsp;&nbsp;STOP<br/>&nbsp;&nbsp;ELSE TRAP',
	'sub': '[destination] ← [destination] - [source]',
	'suba': '[destination] ← [destination] - [source]',
	'subi': '[destination] ← [destination] - \\<literal\\>',
	'subq': '[destination] ← [destination] - \\<literal\\>',
	'subx': '[destination] ← [destination] - [source] - [X]',
	'swap': '[Register(16:31)] ← [Register(0:15)];<br/>[Register(0:15)] ← [Register(16:31]',
	'tas': '[CCR] ← tested([operand]); [destination(7)] ← 1',
	'trap': 'S ← 1;</br>[SSP] ← [SSP] - 4;[M([SSP])] ← [PC];</br>[SSP] ← [SSP] - 2;[M([SSP])] ← [SR];</br>[PC] ← vector',
	'trapv': 'IF V = 1 THEN:<br/>&nbsp;&nbsp;[SSP] ← [SSP] - 4; [M([SSP])] ← [PC];<br/>&nbsp;&nbsp;[SSP] ← [SSP] - 2; [M([SSP])] ← [SR];<br/>&nbsp;&nbsp;[PC] ← [M($01C)]<br/>&nbsp;&nbsp;ELSE no action',
	'tst': '[CCR] ← tested([operand])<br/>***i.e.,*** [operand] - 0; update CCR',
	'unlk': '[SP] ← [An]; [An] ← [M([SP])]; [SP] ← [SP] + 4'
};

function normalizeInsn(insn: string): string {
	insn = insn.toLowerCase();
	// remove size suffix
	if(insn.endsWith(".w") || insn.endsWith(".b") || insn.endsWith(".l") || insn.endsWith(".s"))
		insn = insn.substring(0, insn.length - 2);
	return insn;
}

export function GetCpuDoc(insn: string): string {
	insn = normalizeInsn(insn);
	if (cpuDocs[insn])
		return cpuDocs[insn];
	else
		return undefined;
}

let cpuNamesInited = false;

function InitCpuName() {
	if(!cpuNamesInited) {
		cpuNamesInited = true;
		// eslint-disable-next-line guard-for-in
		for(const cc in cpuCc) {
			cpuName[`b${cc}`] = `Branch if ${cpuCc[cc]}`;
			cpuName[`j${cc}`] = `(Pseudo) Branch if ${cpuCc[cc]}`;
			cpuName[`jb${cc}`] = `(Pseudo) Branch if ${cpuCc[cc]}`;
		}
		const cpuCcAll = { ...cpuCc, ...cpuCc2 };
		// eslint-disable-next-line guard-for-in
		for(const cc in cpuCcAll) {
			cpuName[`db${cc}`] = `Test if ${cpuCcAll[cc]}, decrement, and branch`;
			cpuName[`s${cc}`] = `Set if ${cpuCcAll[cc]}`;
			cpuName[`trap${cc}`] = `Trap if ${cpuCc[cc]} (020+)`;
		}
	}
}

export function GetCpuInsns(): string[] {
	InitCpuName();
	return Object.keys(cpuName);
}

export function GetCpuName(insn: string): string {
	InitCpuName();

	insn = normalizeInsn(insn);
	if (cpuName[insn])
		return cpuName[insn];
	else
		return undefined;
}

export function GetCpuOperation(insn: string): string {
	insn = normalizeInsn(insn);
	if (cpuOperation[insn])
		return cpuOperation[insn];
	else
		return undefined;
}
