// Seed: 1905979531
module module_0 (
    module_0,
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wor id_5 = 1'h0 ? id_1[1 : 1] : 1;
  or (id_4, id_2, id_5);
  module_0(
      id_5, id_4, id_5, id_5, id_5, id_2, id_2
  );
endmodule
