TRACE::2026-01-29.19:08:47::SCWPlatform::Trying to open the hw design at C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:47::SCWPlatform::DSA given C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:47::SCWPlatform::DSA absoulate path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:48::SCWPlatform::DSA directory C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-29.19:08:48::SCWPlatform:: Platform Path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:48::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-29.19:08:48::SCWPlatform::Do not have an existing db opened. 
TRACE::2026-01-29.19:08:51::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2026-01-29.19:08:51::SCWWriter::formatted JSON is {
	"platformName":	"VGA_design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"VGA_design_1_wrapper",
	"platHandOff":	"C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0CDrive/VGA_design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/VGA_design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2026-01-29.19:08:51::SCWWriter::formatted JSON is {
	"platformName":	"VGA_design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"VGA_design_1_wrapper",
	"platHandOff":	"C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0CDrive/VGA_design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/VGA_design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"VGA_design_1_wrapper",
	"systems":	[{
			"systemName":	"VGA_design_1_wrapper",
			"systemDesc":	"VGA_design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"VGA_design_1_wrapper"
		}]
}
TRACE::2026-01-29.19:08:51::SCWPlatform::Boot application domains not present, creating them
TRACE::2026-01-29.19:08:51::SCWDomain::checking for install qemu data   : 
TRACE::2026-01-29.19:08:51::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2026-01-29.19:08:51::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2026-01-29.19:08:51::SCWPlatform::Trying to open the hw design at C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:51::SCWPlatform::DSA given C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:51::SCWPlatform::DSA absoulate path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:51::SCWPlatform::DSA directory C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-29.19:08:51::SCWPlatform:: Platform Path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:51::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-29.19:08:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2026-01-29.19:08:51::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2026-01-29.19:08:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-29.19:08:51::SCWPlatform::Trying to open the hw design at C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:51::SCWPlatform::DSA given C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:51::SCWPlatform::DSA absoulate path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:51::SCWPlatform::DSA directory C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-29.19:08:51::SCWPlatform:: Platform Path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:51::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-29.19:08:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2026-01-29.19:08:51::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2026-01-29.19:08:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-29.19:08:51::SCWPlatform::Trying to open the hw design at C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:51::SCWPlatform::DSA given C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:51::SCWPlatform::DSA absoulate path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:51::SCWPlatform::DSA directory C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-29.19:08:51::SCWPlatform:: Platform Path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:51::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-29.19:08:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2026-01-29.19:08:51::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2026-01-29.19:08:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-29.19:08:51::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2026-01-29.19:08:51::SCWPlatform::Generating the sources  .
TRACE::2026-01-29.19:08:51::SCWBDomain::Generating boot domain sources.
TRACE::2026-01-29.19:08:51::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2026-01-29.19:08:51::SCWPlatform::Trying to open the hw design at C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:51::SCWPlatform::DSA given C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:51::SCWPlatform::DSA absoulate path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:51::SCWPlatform::DSA directory C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-29.19:08:51::SCWPlatform:: Platform Path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:51::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-29.19:08:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2026-01-29.19:08:51::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2026-01-29.19:08:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-29.19:08:51::SCWMssOS::Checking the sw design at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-29.19:08:51::SCWMssOS::DEBUG:  swdes dump  
TRACE::2026-01-29.19:08:51::SCWMssOS::No sw design opened at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-29.19:08:51::SCWMssOS::mss does not exists at C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-29.19:08:51::SCWMssOS::Creating sw design at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-29.19:08:51::SCWMssOS::Adding the swdes entry, created swdb C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-29.19:08:51::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-29.19:08:51::SCWMssOS::Writing mss at C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-29.19:08:51::SCWMssOS::Completed writing the mss file at C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2026-01-29.19:08:51::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2026-01-29.19:08:51::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2026-01-29.19:08:51::SCWBDomain::Completed writing the mss file at C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2026-01-29.19:08:54::SCWPlatform::Generating sources Done.
TRACE::2026-01-29.19:08:54::SCWPlatform::Trying to open the hw design at C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:54::SCWPlatform::DSA given C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:54::SCWPlatform::DSA absoulate path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:54::SCWPlatform::DSA directory C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-29.19:08:54::SCWPlatform:: Platform Path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:54::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-29.19:08:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2026-01-29.19:08:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2026-01-29.19:08:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-29.19:08:54::SCWMssOS::Checking the sw design at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-29.19:08:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2026-01-29.19:08:54::SCWMssOS::Could not open the swdb for C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2026-01-29.19:08:54::SCWMssOS::Could not open the sw design at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2026-01-29.19:08:54::SCWMssOS::Cleared the swdb table entry
TRACE::2026-01-29.19:08:54::SCWMssOS::No sw design opened at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-29.19:08:54::SCWMssOS::mss exists loading the mss file  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-29.19:08:54::SCWMssOS::Opened the sw design from mss  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-29.19:08:54::SCWMssOS::Adding the swdes entry C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2026-01-29.19:08:54::SCWMssOS::updating the scw layer about changes
TRACE::2026-01-29.19:08:54::SCWMssOS::Opened the sw design.  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-29.19:08:54::SCWMssOS::Saving the mss changes C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-29.19:08:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2026-01-29.19:08:54::SCWMssOS::Completed writemss as part of save.
TRACE::2026-01-29.19:08:54::SCWMssOS::Commit changes completed.
TRACE::2026-01-29.19:08:54::SCWPlatform::Trying to open the hw design at C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:54::SCWPlatform::DSA given C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:54::SCWPlatform::DSA absoulate path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:54::SCWPlatform::DSA directory C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-29.19:08:54::SCWPlatform:: Platform Path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:54::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-29.19:08:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2026-01-29.19:08:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2026-01-29.19:08:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-29.19:08:54::SCWMssOS::Checking the sw design at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-29.19:08:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-01-29.19:08:54::SCWMssOS::Sw design exists and opened at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-29.19:08:54::SCWPlatform::Trying to open the hw design at C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:54::SCWPlatform::DSA given C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:54::SCWPlatform::DSA absoulate path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:54::SCWPlatform::DSA directory C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-29.19:08:54::SCWPlatform:: Platform Path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:54::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-29.19:08:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2026-01-29.19:08:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2026-01-29.19:08:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-29.19:08:54::SCWMssOS::Checking the sw design at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-29.19:08:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-01-29.19:08:54::SCWMssOS::Sw design exists and opened at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-29.19:08:54::SCWPlatform::Trying to open the hw design at C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:54::SCWPlatform::DSA given C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:54::SCWPlatform::DSA absoulate path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:54::SCWPlatform::DSA directory C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-29.19:08:54::SCWPlatform:: Platform Path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:54::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-29.19:08:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2026-01-29.19:08:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2026-01-29.19:08:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-29.19:08:54::SCWMssOS::Checking the sw design at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-29.19:08:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-01-29.19:08:54::SCWMssOS::Sw design exists and opened at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-29.19:08:54::SCWWriter::formatted JSON is {
	"platformName":	"VGA_design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"VGA_design_1_wrapper",
	"platHandOff":	"C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0CDrive/VGA_design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/VGA_design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"VGA_design_1_wrapper",
	"systems":	[{
			"systemName":	"VGA_design_1_wrapper",
			"systemDesc":	"VGA_design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"VGA_design_1_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"d2d420d87bcfafaa761d1aba64f21ae8",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2026-01-29.19:08:54::SCWMssOS::Saving the mss changes C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-29.19:08:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2026-01-29.19:08:54::SCWMssOS::Completed writemss as part of save.
TRACE::2026-01-29.19:08:54::SCWMssOS::Commit changes completed.
TRACE::2026-01-29.19:08:54::SCWPlatform::Trying to open the hw design at C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:54::SCWPlatform::DSA given C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:54::SCWPlatform::DSA absoulate path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:54::SCWPlatform::DSA directory C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-29.19:08:54::SCWPlatform:: Platform Path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:54::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-29.19:08:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2026-01-29.19:08:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2026-01-29.19:08:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-29.19:08:54::SCWMssOS::Checking the sw design at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-29.19:08:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-01-29.19:08:54::SCWMssOS::Sw design exists and opened at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-29.19:08:54::SCWPlatform::Trying to open the hw design at C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:54::SCWPlatform::DSA given C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:54::SCWPlatform::DSA absoulate path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:54::SCWPlatform::DSA directory C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-29.19:08:54::SCWPlatform:: Platform Path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:54::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-29.19:08:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2026-01-29.19:08:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2026-01-29.19:08:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-29.19:08:54::SCWMssOS::Checking the sw design at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-29.19:08:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-01-29.19:08:54::SCWMssOS::Sw design exists and opened at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-29.19:08:54::SCWPlatform::Trying to open the hw design at C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:54::SCWPlatform::DSA given C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:54::SCWPlatform::DSA absoulate path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:54::SCWPlatform::DSA directory C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-29.19:08:54::SCWPlatform:: Platform Path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:54::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-29.19:08:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2026-01-29.19:08:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2026-01-29.19:08:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-29.19:08:54::SCWMssOS::Checking the sw design at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-29.19:08:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-01-29.19:08:54::SCWMssOS::Sw design exists and opened at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-29.19:08:54::SCWWriter::formatted JSON is {
	"platformName":	"VGA_design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"VGA_design_1_wrapper",
	"platHandOff":	"C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0CDrive/VGA_design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/VGA_design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"VGA_design_1_wrapper",
	"systems":	[{
			"systemName":	"VGA_design_1_wrapper",
			"systemDesc":	"VGA_design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"VGA_design_1_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"d2d420d87bcfafaa761d1aba64f21ae8",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2026-01-29.19:08:54::SCWDomain::checking for install qemu data   : 
TRACE::2026-01-29.19:08:54::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2026-01-29.19:08:54::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2026-01-29.19:08:54::SCWPlatform::Trying to open the hw design at C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:54::SCWPlatform::DSA given C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:54::SCWPlatform::DSA absoulate path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:54::SCWPlatform::DSA directory C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-29.19:08:54::SCWPlatform:: Platform Path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:54::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-29.19:08:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2026-01-29.19:08:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2026-01-29.19:08:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-29.19:08:54::SCWPlatform::Trying to open the hw design at C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:54::SCWPlatform::DSA given C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:54::SCWPlatform::DSA absoulate path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:54::SCWPlatform::DSA directory C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-29.19:08:54::SCWPlatform:: Platform Path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:54::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-29.19:08:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2026-01-29.19:08:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2026-01-29.19:08:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-29.19:08:54::SCWPlatform::Trying to open the hw design at C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:54::SCWPlatform::DSA given C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:54::SCWPlatform::DSA absoulate path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:54::SCWPlatform::DSA directory C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-29.19:08:54::SCWPlatform:: Platform Path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:54::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-29.19:08:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2026-01-29.19:08:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2026-01-29.19:08:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-29.19:08:54::SCWMssOS::Checking the sw design at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-29.19:08:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-01-29.19:08:54::SCWMssOS::No sw design opened at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-29.19:08:54::SCWMssOS::mss does not exists at C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-29.19:08:54::SCWMssOS::Creating sw design at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-29.19:08:54::SCWMssOS::Adding the swdes entry, created swdb C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss with des name C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-29.19:08:54::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-29.19:08:54::SCWMssOS::Writing mss at C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-29.19:08:54::SCWMssOS::Completed writing the mss file at C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp
TRACE::2026-01-29.19:08:54::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2026-01-29.19:08:54::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2026-01-29.19:08:54::SCWMssOS::Completed writing the mss file at C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp
TRACE::2026-01-29.19:08:54::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2026-01-29.19:08:55::SCWMssOS::Saving the mss changes C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2026-01-29.19:08:55::SCWMssOS::Completed writemss as part of save.
TRACE::2026-01-29.19:08:55::SCWMssOS::Commit changes completed.
TRACE::2026-01-29.19:08:55::SCWMssOS::Saving the mss changes C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2026-01-29.19:08:55::SCWMssOS::Running validate of swdbs.
KEYINFO::2026-01-29.19:08:55::SCWMssOS::Could not open the swdb for C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
KEYINFO::2026-01-29.19:08:55::SCWMssOS::Could not open the sw design at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss is not found

TRACE::2026-01-29.19:08:55::SCWMssOS::Cleared the swdb table entry
TRACE::2026-01-29.19:08:55::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2026-01-29.19:08:55::SCWMssOS::Writing the mss file completed C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWMssOS::Commit changes completed.
TRACE::2026-01-29.19:08:55::SCWPlatform::Trying to open the hw design at C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA given C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA absoulate path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA directory C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-29.19:08:55::SCWPlatform:: Platform Path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-29.19:08:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2026-01-29.19:08:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2026-01-29.19:08:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-29.19:08:55::SCWMssOS::Checking the sw design at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-01-29.19:08:55::SCWMssOS::Sw design exists and opened at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWPlatform::Trying to open the hw design at C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA given C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA absoulate path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA directory C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-29.19:08:55::SCWPlatform:: Platform Path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-29.19:08:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2026-01-29.19:08:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2026-01-29.19:08:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-29.19:08:55::SCWMssOS::Checking the sw design at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-01-29.19:08:55::SCWMssOS::Sw design exists and opened at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWPlatform::Trying to open the hw design at C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA given C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA absoulate path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA directory C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-29.19:08:55::SCWPlatform:: Platform Path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-29.19:08:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2026-01-29.19:08:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2026-01-29.19:08:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-29.19:08:55::SCWMssOS::Checking the sw design at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-01-29.19:08:55::SCWMssOS::Sw design exists and opened at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWPlatform::Trying to open the hw design at C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA given C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA absoulate path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA directory C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-29.19:08:55::SCWPlatform:: Platform Path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-29.19:08:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2026-01-29.19:08:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2026-01-29.19:08:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-29.19:08:55::SCWMssOS::Checking the sw design at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-01-29.19:08:55::SCWMssOS::Sw design exists and opened at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWPlatform::Trying to open the hw design at C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA given C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA absoulate path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA directory C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-29.19:08:55::SCWPlatform:: Platform Path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-29.19:08:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2026-01-29.19:08:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2026-01-29.19:08:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-29.19:08:55::SCWMssOS::Checking the sw design at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-01-29.19:08:55::SCWMssOS::Sw design exists and opened at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWPlatform::Trying to open the hw design at C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA given C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA absoulate path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA directory C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-29.19:08:55::SCWPlatform:: Platform Path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-29.19:08:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2026-01-29.19:08:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2026-01-29.19:08:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-29.19:08:55::SCWMssOS::Checking the sw design at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-01-29.19:08:55::SCWMssOS::Sw design exists and opened at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWWriter::formatted JSON is {
	"platformName":	"VGA_design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"VGA_design_1_wrapper",
	"platHandOff":	"C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0CDrive/VGA_design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/VGA_design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"VGA_design_1_wrapper",
	"systems":	[{
			"systemName":	"VGA_design_1_wrapper",
			"systemDesc":	"VGA_design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"VGA_design_1_wrapper",
			"sysActiveDom":	"domain_ps7_cortexa9_0",
			"sysDefaultDom":	"domain_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"d2d420d87bcfafaa761d1aba64f21ae8",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"domain_ps7_cortexa9_0",
					"domainDispName":	"domain_ps7_cortexa9_0",
					"domainDesc":	"domain_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"0103012646b99f26b289ff154d95cad8",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2026-01-29.19:08:55::SCWPlatform::Started generating the artifacts platform VGA_design_1_wrapper
TRACE::2026-01-29.19:08:55::SCWPlatform::Sanity checking of platform is completed
LOG::2026-01-29.19:08:55::SCWPlatform::Started generating the artifacts for system configuration VGA_design_1_wrapper
LOG::2026-01-29.19:08:55::SCWSystem::Checking the domain zynq_fsbl
LOG::2026-01-29.19:08:55::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2026-01-29.19:08:55::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2026-01-29.19:08:55::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2026-01-29.19:08:55::SCWSystem::Checking the domain domain_ps7_cortexa9_0
LOG::2026-01-29.19:08:55::SCWSystem::Not a boot domain 
LOG::2026-01-29.19:08:55::SCWSystem::Started Processing the domain domain_ps7_cortexa9_0
TRACE::2026-01-29.19:08:55::SCWDomain::Generating domain artifcats
TRACE::2026-01-29.19:08:55::SCWMssOS::Generating standalone artifcats
TRACE::2026-01-29.19:08:55::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/export/VGA_design_1_wrapper/sw/VGA_design_1_wrapper/qemu/
TRACE::2026-01-29.19:08:55::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/export/VGA_design_1_wrapper/sw/VGA_design_1_wrapper/domain_ps7_cortexa9_0/qemu/
TRACE::2026-01-29.19:08:55::SCWMssOS:: Copying the user libraries. 
TRACE::2026-01-29.19:08:55::SCWPlatform::Trying to open the hw design at C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA given C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA absoulate path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA directory C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-29.19:08:55::SCWPlatform:: Platform Path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-29.19:08:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2026-01-29.19:08:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2026-01-29.19:08:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-29.19:08:55::SCWMssOS::Checking the sw design at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-01-29.19:08:55::SCWMssOS::Sw design exists and opened at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWMssOS::Completed writing the mss file at C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp
TRACE::2026-01-29.19:08:55::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2026-01-29.19:08:55::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2026-01-29.19:08:55::SCWDomain::Skipping the build for domain :  domain_ps7_cortexa9_0
TRACE::2026-01-29.19:08:55::SCWMssOS::skipping the bsp build ... 
TRACE::2026-01-29.19:08:55::SCWMssOS::Copying to export directory.
TRACE::2026-01-29.19:08:55::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2026-01-29.19:08:55::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2026-01-29.19:08:55::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2026-01-29.19:08:55::SCWSystem::Completed Processing the domain domain_ps7_cortexa9_0
LOG::2026-01-29.19:08:55::SCWSystem::Completed Processing the sysconfig VGA_design_1_wrapper
LOG::2026-01-29.19:08:55::SCWPlatform::Completed generating the artifacts for system configuration VGA_design_1_wrapper
TRACE::2026-01-29.19:08:55::SCWPlatform::Started preparing the platform 
TRACE::2026-01-29.19:08:55::SCWSystem::Writing the bif file for system config VGA_design_1_wrapper
TRACE::2026-01-29.19:08:55::SCWSystem::dir created 
TRACE::2026-01-29.19:08:55::SCWSystem::Writing the bif 
TRACE::2026-01-29.19:08:55::SCWPlatform::Started writing the spfm file 
TRACE::2026-01-29.19:08:55::SCWPlatform::Started writing the xpfm file 
TRACE::2026-01-29.19:08:55::SCWPlatform::Completed generating the platform
TRACE::2026-01-29.19:08:55::SCWMssOS::Saving the mss changes C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2026-01-29.19:08:55::SCWMssOS::Completed writemss as part of save.
TRACE::2026-01-29.19:08:55::SCWMssOS::Commit changes completed.
TRACE::2026-01-29.19:08:55::SCWMssOS::Saving the mss changes C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2026-01-29.19:08:55::SCWMssOS::Completed writemss as part of save.
TRACE::2026-01-29.19:08:55::SCWMssOS::Commit changes completed.
TRACE::2026-01-29.19:08:55::SCWPlatform::Trying to open the hw design at C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA given C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA absoulate path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA directory C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-29.19:08:55::SCWPlatform:: Platform Path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-29.19:08:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2026-01-29.19:08:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2026-01-29.19:08:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-29.19:08:55::SCWMssOS::Checking the sw design at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-01-29.19:08:55::SCWMssOS::Sw design exists and opened at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWPlatform::Trying to open the hw design at C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA given C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA absoulate path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA directory C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-29.19:08:55::SCWPlatform:: Platform Path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-29.19:08:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2026-01-29.19:08:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2026-01-29.19:08:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-29.19:08:55::SCWMssOS::Checking the sw design at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-01-29.19:08:55::SCWMssOS::Sw design exists and opened at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWPlatform::Trying to open the hw design at C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA given C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA absoulate path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA directory C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-29.19:08:55::SCWPlatform:: Platform Path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-29.19:08:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2026-01-29.19:08:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2026-01-29.19:08:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-29.19:08:55::SCWMssOS::Checking the sw design at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-01-29.19:08:55::SCWMssOS::Sw design exists and opened at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWPlatform::Trying to open the hw design at C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA given C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA absoulate path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA directory C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-29.19:08:55::SCWPlatform:: Platform Path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-29.19:08:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2026-01-29.19:08:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2026-01-29.19:08:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-29.19:08:55::SCWMssOS::Checking the sw design at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-01-29.19:08:55::SCWMssOS::Sw design exists and opened at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWPlatform::Trying to open the hw design at C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA given C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA absoulate path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA directory C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-29.19:08:55::SCWPlatform:: Platform Path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-29.19:08:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2026-01-29.19:08:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2026-01-29.19:08:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-29.19:08:55::SCWMssOS::Checking the sw design at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-01-29.19:08:55::SCWMssOS::Sw design exists and opened at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWPlatform::Trying to open the hw design at C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA given C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA absoulate path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA directory C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-29.19:08:55::SCWPlatform:: Platform Path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-29.19:08:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2026-01-29.19:08:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2026-01-29.19:08:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-29.19:08:55::SCWMssOS::Checking the sw design at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-01-29.19:08:55::SCWMssOS::Sw design exists and opened at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWWriter::formatted JSON is {
	"platformName":	"VGA_design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"VGA_design_1_wrapper",
	"platHandOff":	"C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0CDrive/VGA_design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/VGA_design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"VGA_design_1_wrapper",
	"systems":	[{
			"systemName":	"VGA_design_1_wrapper",
			"systemDesc":	"VGA_design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"VGA_design_1_wrapper",
			"sysActiveDom":	"domain_ps7_cortexa9_0",
			"sysDefaultDom":	"domain_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"d2d420d87bcfafaa761d1aba64f21ae8",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"domain_ps7_cortexa9_0",
					"domainDispName":	"domain_ps7_cortexa9_0",
					"domainDesc":	"domain_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"0103012646b99f26b289ff154d95cad8",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2026-01-29.19:08:55::SCWPlatform::updated the xpfm file.
TRACE::2026-01-29.19:08:55::SCWPlatform::Trying to open the hw design at C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA given C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA absoulate path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA directory C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-29.19:08:55::SCWPlatform:: Platform Path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-29.19:08:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2026-01-29.19:08:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2026-01-29.19:08:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-29.19:08:55::SCWMssOS::Checking the sw design at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-01-29.19:08:55::SCWMssOS::Sw design exists and opened at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWMssOS::Saving the mss changes C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2026-01-29.19:08:55::SCWMssOS::Completed writemss as part of save.
TRACE::2026-01-29.19:08:55::SCWMssOS::Commit changes completed.
TRACE::2026-01-29.19:08:55::SCWMssOS::Saving the mss changes C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2026-01-29.19:08:55::SCWMssOS::Completed writemss as part of save.
TRACE::2026-01-29.19:08:55::SCWMssOS::Commit changes completed.
TRACE::2026-01-29.19:08:55::SCWPlatform::Trying to open the hw design at C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA given C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA absoulate path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA directory C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-29.19:08:55::SCWPlatform:: Platform Path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-29.19:08:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2026-01-29.19:08:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2026-01-29.19:08:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-29.19:08:55::SCWMssOS::Checking the sw design at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-01-29.19:08:55::SCWMssOS::Sw design exists and opened at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWPlatform::Trying to open the hw design at C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA given C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA absoulate path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA directory C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-29.19:08:55::SCWPlatform:: Platform Path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-29.19:08:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2026-01-29.19:08:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2026-01-29.19:08:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-29.19:08:55::SCWMssOS::Checking the sw design at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-01-29.19:08:55::SCWMssOS::Sw design exists and opened at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWPlatform::Trying to open the hw design at C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA given C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA absoulate path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA directory C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-29.19:08:55::SCWPlatform:: Platform Path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-29.19:08:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2026-01-29.19:08:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2026-01-29.19:08:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-29.19:08:55::SCWMssOS::Checking the sw design at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-01-29.19:08:55::SCWMssOS::Sw design exists and opened at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWPlatform::Trying to open the hw design at C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA given C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA absoulate path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA directory C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-29.19:08:55::SCWPlatform:: Platform Path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-29.19:08:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2026-01-29.19:08:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2026-01-29.19:08:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-29.19:08:55::SCWMssOS::Checking the sw design at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-01-29.19:08:55::SCWMssOS::Sw design exists and opened at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWPlatform::Trying to open the hw design at C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA given C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA absoulate path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA directory C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-29.19:08:55::SCWPlatform:: Platform Path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-29.19:08:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2026-01-29.19:08:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2026-01-29.19:08:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-29.19:08:55::SCWMssOS::Checking the sw design at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-01-29.19:08:55::SCWMssOS::Sw design exists and opened at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWPlatform::Trying to open the hw design at C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA given C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA absoulate path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA directory C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-29.19:08:55::SCWPlatform:: Platform Path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-29.19:08:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2026-01-29.19:08:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2026-01-29.19:08:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-29.19:08:55::SCWMssOS::Checking the sw design at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-01-29.19:08:55::SCWMssOS::Sw design exists and opened at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWWriter::formatted JSON is {
	"platformName":	"VGA_design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"VGA_design_1_wrapper",
	"platHandOff":	"C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0CDrive/VGA_design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/VGA_design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"VGA_design_1_wrapper",
	"systems":	[{
			"systemName":	"VGA_design_1_wrapper",
			"systemDesc":	"VGA_design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"VGA_design_1_wrapper",
			"sysActiveDom":	"domain_ps7_cortexa9_0",
			"sysDefaultDom":	"domain_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"d2d420d87bcfafaa761d1aba64f21ae8",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"domain_ps7_cortexa9_0",
					"domainDispName":	"domain_ps7_cortexa9_0",
					"domainDesc":	"domain_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"0103012646b99f26b289ff154d95cad8",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2026-01-29.19:08:55::SCWPlatform::Trying to open the hw design at C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA given C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA absoulate path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA directory C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-29.19:08:55::SCWPlatform:: Platform Path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-29.19:08:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2026-01-29.19:08:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2026-01-29.19:08:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-29.19:08:55::SCWMssOS::Checking the sw design at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-01-29.19:08:55::SCWMssOS::Sw design exists and opened at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWPlatform::Trying to open the hw design at C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA given C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA absoulate path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA directory C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-29.19:08:55::SCWPlatform:: Platform Path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-29.19:08:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2026-01-29.19:08:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2026-01-29.19:08:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-29.19:08:55::SCWMssOS::Checking the sw design at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-01-29.19:08:55::SCWMssOS::Sw design exists and opened at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWMssOS::Saving the mss changes C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2026-01-29.19:08:55::SCWMssOS::Completed writemss as part of save.
TRACE::2026-01-29.19:08:55::SCWMssOS::Commit changes completed.
TRACE::2026-01-29.19:08:55::SCWMssOS::Saving the mss changes C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2026-01-29.19:08:55::SCWMssOS::Completed writemss as part of save.
TRACE::2026-01-29.19:08:55::SCWMssOS::Commit changes completed.
TRACE::2026-01-29.19:08:55::SCWPlatform::Trying to open the hw design at C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA given C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA absoulate path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA directory C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-29.19:08:55::SCWPlatform:: Platform Path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-29.19:08:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2026-01-29.19:08:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2026-01-29.19:08:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-29.19:08:55::SCWMssOS::Checking the sw design at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-01-29.19:08:55::SCWMssOS::Sw design exists and opened at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWPlatform::Trying to open the hw design at C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA given C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA absoulate path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA directory C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-29.19:08:55::SCWPlatform:: Platform Path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-29.19:08:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2026-01-29.19:08:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2026-01-29.19:08:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-29.19:08:55::SCWMssOS::Checking the sw design at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-01-29.19:08:55::SCWMssOS::Sw design exists and opened at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWPlatform::Trying to open the hw design at C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA given C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA absoulate path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA directory C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-29.19:08:55::SCWPlatform:: Platform Path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-29.19:08:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2026-01-29.19:08:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2026-01-29.19:08:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-29.19:08:55::SCWMssOS::Checking the sw design at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-01-29.19:08:55::SCWMssOS::Sw design exists and opened at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWPlatform::Trying to open the hw design at C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA given C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA absoulate path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA directory C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-29.19:08:55::SCWPlatform:: Platform Path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-29.19:08:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2026-01-29.19:08:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2026-01-29.19:08:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-29.19:08:55::SCWMssOS::Checking the sw design at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-01-29.19:08:55::SCWMssOS::Sw design exists and opened at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWPlatform::Trying to open the hw design at C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA given C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA absoulate path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA directory C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-29.19:08:55::SCWPlatform:: Platform Path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-29.19:08:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2026-01-29.19:08:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2026-01-29.19:08:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-29.19:08:55::SCWMssOS::Checking the sw design at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-01-29.19:08:55::SCWMssOS::Sw design exists and opened at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWPlatform::Trying to open the hw design at C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA given C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA absoulate path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA directory C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-29.19:08:55::SCWPlatform:: Platform Path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-29.19:08:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2026-01-29.19:08:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2026-01-29.19:08:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-29.19:08:55::SCWMssOS::Checking the sw design at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-01-29.19:08:55::SCWMssOS::Sw design exists and opened at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWWriter::formatted JSON is {
	"platformName":	"VGA_design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"VGA_design_1_wrapper",
	"platHandOff":	"C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0CDrive/VGA_design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/VGA_design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"VGA_design_1_wrapper",
	"systems":	[{
			"systemName":	"VGA_design_1_wrapper",
			"systemDesc":	"VGA_design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"VGA_design_1_wrapper",
			"sysActiveDom":	"domain_ps7_cortexa9_0",
			"sysDefaultDom":	"domain_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"d2d420d87bcfafaa761d1aba64f21ae8",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"domain_ps7_cortexa9_0",
					"domainDispName":	"domain_ps7_cortexa9_0",
					"domainDesc":	"domain_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"0103012646b99f26b289ff154d95cad8",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2026-01-29.19:08:55::SCWPlatform::Started generating the artifacts platform VGA_design_1_wrapper
TRACE::2026-01-29.19:08:55::SCWPlatform::Sanity checking of platform is completed
LOG::2026-01-29.19:08:55::SCWPlatform::Started generating the artifacts for system configuration VGA_design_1_wrapper
LOG::2026-01-29.19:08:55::SCWSystem::Started Processing the domain domain_ps7_cortexa9_0
TRACE::2026-01-29.19:08:55::SCWDomain::Generating domain artifcats
TRACE::2026-01-29.19:08:55::SCWMssOS::Generating standalone artifcats
TRACE::2026-01-29.19:08:55::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/export/VGA_design_1_wrapper/sw/VGA_design_1_wrapper/qemu/
TRACE::2026-01-29.19:08:55::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/export/VGA_design_1_wrapper/sw/VGA_design_1_wrapper/domain_ps7_cortexa9_0/qemu/
TRACE::2026-01-29.19:08:55::SCWMssOS:: Copying the user libraries. 
TRACE::2026-01-29.19:08:55::SCWPlatform::Trying to open the hw design at C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA given C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA absoulate path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA directory C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-29.19:08:55::SCWPlatform:: Platform Path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-29.19:08:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2026-01-29.19:08:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2026-01-29.19:08:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-29.19:08:55::SCWMssOS::Checking the sw design at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-01-29.19:08:55::SCWMssOS::Sw design exists and opened at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWMssOS::Completed writing the mss file at C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp
TRACE::2026-01-29.19:08:55::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2026-01-29.19:08:55::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2026-01-29.19:08:55::SCWDomain::Building the domain as part of full build :  domain_ps7_cortexa9_0
TRACE::2026-01-29.19:08:55::SCWMssOS::skipping the bsp build ... 
TRACE::2026-01-29.19:08:55::SCWMssOS::Copying to export directory.
TRACE::2026-01-29.19:08:55::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2026-01-29.19:08:55::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2026-01-29.19:08:55::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2026-01-29.19:08:55::SCWSystem::Completed Processing the domain domain_ps7_cortexa9_0
LOG::2026-01-29.19:08:55::SCWSystem::Completed Processing the sysconfig VGA_design_1_wrapper
LOG::2026-01-29.19:08:55::SCWPlatform::Completed generating the artifacts for system configuration VGA_design_1_wrapper
TRACE::2026-01-29.19:08:55::SCWPlatform::Started preparing the platform 
TRACE::2026-01-29.19:08:55::SCWSystem::Writing the bif file for system config VGA_design_1_wrapper
TRACE::2026-01-29.19:08:55::SCWSystem::dir created 
TRACE::2026-01-29.19:08:55::SCWSystem::Writing the bif 
TRACE::2026-01-29.19:08:55::SCWPlatform::Started writing the spfm file 
TRACE::2026-01-29.19:08:55::SCWPlatform::Started writing the xpfm file 
TRACE::2026-01-29.19:08:55::SCWPlatform::Completed generating the platform
TRACE::2026-01-29.19:08:55::SCWMssOS::Saving the mss changes C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2026-01-29.19:08:55::SCWMssOS::Completed writemss as part of save.
TRACE::2026-01-29.19:08:55::SCWMssOS::Commit changes completed.
TRACE::2026-01-29.19:08:55::SCWMssOS::Saving the mss changes C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2026-01-29.19:08:55::SCWMssOS::Completed writemss as part of save.
TRACE::2026-01-29.19:08:55::SCWMssOS::Commit changes completed.
TRACE::2026-01-29.19:08:55::SCWPlatform::Trying to open the hw design at C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA given C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA absoulate path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA directory C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-29.19:08:55::SCWPlatform:: Platform Path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-29.19:08:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2026-01-29.19:08:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2026-01-29.19:08:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-29.19:08:55::SCWMssOS::Checking the sw design at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-01-29.19:08:55::SCWMssOS::Sw design exists and opened at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWPlatform::Trying to open the hw design at C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA given C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA absoulate path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA directory C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-29.19:08:55::SCWPlatform:: Platform Path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-29.19:08:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2026-01-29.19:08:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2026-01-29.19:08:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-29.19:08:55::SCWMssOS::Checking the sw design at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-01-29.19:08:55::SCWMssOS::Sw design exists and opened at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWPlatform::Trying to open the hw design at C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA given C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA absoulate path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA directory C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-29.19:08:55::SCWPlatform:: Platform Path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-29.19:08:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2026-01-29.19:08:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2026-01-29.19:08:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-29.19:08:55::SCWMssOS::Checking the sw design at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-01-29.19:08:55::SCWMssOS::Sw design exists and opened at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWPlatform::Trying to open the hw design at C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA given C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA absoulate path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA directory C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-29.19:08:55::SCWPlatform:: Platform Path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-29.19:08:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2026-01-29.19:08:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2026-01-29.19:08:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-29.19:08:55::SCWMssOS::Checking the sw design at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-01-29.19:08:55::SCWMssOS::Sw design exists and opened at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWPlatform::Trying to open the hw design at C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA given C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA absoulate path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA directory C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-29.19:08:55::SCWPlatform:: Platform Path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-29.19:08:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2026-01-29.19:08:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2026-01-29.19:08:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-29.19:08:55::SCWMssOS::Checking the sw design at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-01-29.19:08:55::SCWMssOS::Sw design exists and opened at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWPlatform::Trying to open the hw design at C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA given C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA absoulate path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform::DSA directory C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-29.19:08:55::SCWPlatform:: Platform Path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:08:55::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-29.19:08:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2026-01-29.19:08:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2026-01-29.19:08:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-29.19:08:55::SCWMssOS::Checking the sw design at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-01-29.19:08:55::SCWMssOS::Sw design exists and opened at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-29.19:08:55::SCWWriter::formatted JSON is {
	"platformName":	"VGA_design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"VGA_design_1_wrapper",
	"platHandOff":	"C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0CDrive/VGA_design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/VGA_design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"VGA_design_1_wrapper",
	"systems":	[{
			"systemName":	"VGA_design_1_wrapper",
			"systemDesc":	"VGA_design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"VGA_design_1_wrapper",
			"sysActiveDom":	"domain_ps7_cortexa9_0",
			"sysDefaultDom":	"domain_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"d2d420d87bcfafaa761d1aba64f21ae8",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"domain_ps7_cortexa9_0",
					"domainDispName":	"domain_ps7_cortexa9_0",
					"domainDesc":	"domain_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"0103012646b99f26b289ff154d95cad8",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2026-01-29.19:08:55::SCWPlatform::updated the xpfm file.
LOG::2026-01-29.19:12:01::SCWPlatform::Started generating the artifacts platform VGA_design_1_wrapper
TRACE::2026-01-29.19:12:01::SCWPlatform::Sanity checking of platform is completed
LOG::2026-01-29.19:12:01::SCWPlatform::Started generating the artifacts for system configuration VGA_design_1_wrapper
LOG::2026-01-29.19:12:01::SCWSystem::Checking the domain zynq_fsbl
LOG::2026-01-29.19:12:01::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2026-01-29.19:12:01::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2026-01-29.19:12:01::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2026-01-29.19:12:01::SCWPlatform::Trying to open the hw design at C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:12:01::SCWPlatform::DSA given C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:12:01::SCWPlatform::DSA absoulate path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:12:01::SCWPlatform::DSA directory C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-29.19:12:01::SCWPlatform:: Platform Path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:12:01::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-29.19:12:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2026-01-29.19:12:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2026-01-29.19:12:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-29.19:12:01::SCWMssOS::Checking the sw design at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-29.19:12:01::SCWMssOS::DEBUG:  swdes dump  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-01-29.19:12:01::SCWMssOS::Sw design exists and opened at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-29.19:12:01::SCWBDomain::Completed writing the mss file at C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2026-01-29.19:12:01::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2026-01-29.19:12:01::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2026-01-29.19:12:01::SCWBDomain::System Command Ran  C:&  cd  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl & make 
TRACE::2026-01-29.19:12:01::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2026-01-29.19:12:01::SCWBDomain::make[1]: Entering directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'
TRACE::2026-01-29.19:12:01::SCWBDomain::

TRACE::2026-01-29.19:12:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_7/src"

TRACE::2026-01-29.19:12:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axivdma_v6_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2026-01-29.19:12:01::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2026-01-29.19:12:01::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2026-01-29.19:12:01::SCWBDomain::make[2]: Entering directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2026-01-29.19:12:01::SCWBDomain::ps7_cortexa9_0/libsrc/axivdma_v6_7/src'

TRACE::2026-01-29.19:12:01::SCWBDomain::make[2]: Leaving directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2026-01-29.19:12:01::SCWBDomain::s7_cortexa9_0/libsrc/axivdma_v6_7/src'

TRACE::2026-01-29.19:12:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2026-01-29.19:12:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2026-01-29.19:12:01::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2026-01-29.19:12:01::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2026-01-29.19:12:01::SCWBDomain::make[2]: Entering directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2026-01-29.19:12:01::SCWBDomain::ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2026-01-29.19:12:02::SCWBDomain::make[2]: Leaving directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2026-01-29.19:12:02::SCWBDomain::s7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2026-01-29.19:12:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2026-01-29.19:12:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2026-01-29.19:12:02::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2026-01-29.19:12:02::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2026-01-29.19:12:02::SCWBDomain::make[2]: Entering directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2026-01-29.19:12:02::SCWBDomain::ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2026-01-29.19:12:02::SCWBDomain::make[2]: Leaving directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2026-01-29.19:12:02::SCWBDomain::s7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2026-01-29.19:12:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2026-01-29.19:12:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2026-01-29.19:12:02::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2026-01-29.19:12:02::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2026-01-29.19:12:02::SCWBDomain::make[2]: Entering directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2026-01-29.19:12:02::SCWBDomain::ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2026-01-29.19:12:02::SCWBDomain::make[2]: Leaving directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2026-01-29.19:12:02::SCWBDomain::s7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2026-01-29.19:12:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2026-01-29.19:12:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-01-29.19:12:02::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-01-29.19:12:02::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2026-01-29.19:12:02::SCWBDomain::make[2]: Entering directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2026-01-29.19:12:02::SCWBDomain::ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2026-01-29.19:12:02::SCWBDomain::make[2]: Leaving directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2026-01-29.19:12:02::SCWBDomain::s7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2026-01-29.19:12:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2026-01-29.19:12:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2026-01-29.19:12:02::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2026-01-29.19:12:02::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2026-01-29.19:12:02::SCWBDomain::make[2]: Entering directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2026-01-29.19:12:02::SCWBDomain::ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2026-01-29.19:12:02::SCWBDomain::make[2]: Leaving directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2026-01-29.19:12:02::SCWBDomain::s7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2026-01-29.19:12:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2026-01-29.19:12:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2026-01-29.19:12:02::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2026-01-29.19:12:02::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2026-01-29.19:12:02::SCWBDomain::make[2]: Entering directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2026-01-29.19:12:02::SCWBDomain::ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2026-01-29.19:12:02::SCWBDomain::make[2]: Leaving directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2026-01-29.19:12:02::SCWBDomain::s7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2026-01-29.19:12:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2026-01-29.19:12:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-01-29.19:12:02::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-01-29.19:12:02::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2026-01-29.19:12:02::SCWBDomain::make[2]: Entering directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2026-01-29.19:12:02::SCWBDomain::ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2026-01-29.19:12:02::SCWBDomain::make[2]: Leaving directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2026-01-29.19:12:02::SCWBDomain::s7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2026-01-29.19:12:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2026-01-29.19:12:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2026-01-29.19:12:02::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2026-01-29.19:12:02::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2026-01-29.19:12:02::SCWBDomain::make[2]: Entering directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2026-01-29.19:12:02::SCWBDomain::ps7_cortexa9_0/libsrc/gpio_v4_6/src'

TRACE::2026-01-29.19:12:02::SCWBDomain::make[2]: Leaving directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2026-01-29.19:12:02::SCWBDomain::s7_cortexa9_0/libsrc/gpio_v4_6/src'

TRACE::2026-01-29.19:12:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2026-01-29.19:12:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-01-29.19:12:02::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-01-29.19:12:02::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2026-01-29.19:12:02::SCWBDomain::make[2]: Entering directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2026-01-29.19:12:02::SCWBDomain::ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2026-01-29.19:12:02::SCWBDomain::make[2]: Leaving directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2026-01-29.19:12:02::SCWBDomain::s7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2026-01-29.19:12:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2026-01-29.19:12:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-01-29.19:12:02::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-01-29.19:12:02::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2026-01-29.19:12:02::SCWBDomain::make[2]: Entering directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2026-01-29.19:12:02::SCWBDomain::ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2026-01-29.19:12:02::SCWBDomain::make[2]: Leaving directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2026-01-29.19:12:02::SCWBDomain::s7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2026-01-29.19:12:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2026-01-29.19:12:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2026-01-29.19:12:02::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2026-01-29.19:12:02::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2026-01-29.19:12:02::SCWBDomain::make[2]: Entering directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2026-01-29.19:12:02::SCWBDomain::ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2026-01-29.19:12:02::SCWBDomain::make[2]: Leaving directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2026-01-29.19:12:02::SCWBDomain::s7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2026-01-29.19:12:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2026-01-29.19:12:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-01-29.19:12:02::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-01-29.19:12:02::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2026-01-29.19:12:02::SCWBDomain::make[2]: Entering directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2026-01-29.19:12:02::SCWBDomain::ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2026-01-29.19:12:02::SCWBDomain::make[2]: Leaving directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2026-01-29.19:12:02::SCWBDomain::s7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2026-01-29.19:12:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2026-01-29.19:12:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2026-01-29.19:12:02::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2026-01-29.19:12:02::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2026-01-29.19:12:02::SCWBDomain::make[2]: Entering directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2026-01-29.19:12:02::SCWBDomain::ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2026-01-29.19:12:02::SCWBDomain::make[2]: Leaving directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2026-01-29.19:12:02::SCWBDomain::s7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2026-01-29.19:12:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2026-01-29.19:12:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2026-01-29.19:12:02::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2026-01-29.19:12:02::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2026-01-29.19:12:02::SCWBDomain::make[2]: Entering directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2026-01-29.19:12:02::SCWBDomain::ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2026-01-29.19:12:03::SCWBDomain::make[3]: Entering directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2026-01-29.19:12:03::SCWBDomain::ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2026-01-29.19:12:03::SCWBDomain::make[3]: Leaving directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2026-01-29.19:12:03::SCWBDomain::s7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2026-01-29.19:12:03::SCWBDomain::make[2]: Leaving directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2026-01-29.19:12:03::SCWBDomain::s7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2026-01-29.19:12:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_11/src"

TRACE::2026-01-29.19:12:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-01-29.19:12:03::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-01-29.19:12:03::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2026-01-29.19:12:03::SCWBDomain::make[2]: Entering directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2026-01-29.19:12:03::SCWBDomain::ps7_cortexa9_0/libsrc/ttcps_v3_11/src'

TRACE::2026-01-29.19:12:03::SCWBDomain::make[2]: Leaving directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2026-01-29.19:12:03::SCWBDomain::s7_cortexa9_0/libsrc/ttcps_v3_11/src'

TRACE::2026-01-29.19:12:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2026-01-29.19:12:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-01-29.19:12:03::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-01-29.19:12:03::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2026-01-29.19:12:03::SCWBDomain::make[2]: Entering directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2026-01-29.19:12:03::SCWBDomain::ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2026-01-29.19:12:03::SCWBDomain::make[2]: Leaving directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2026-01-29.19:12:03::SCWBDomain::s7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2026-01-29.19:12:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2026-01-29.19:12:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2026-01-29.19:12:03::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2026-01-29.19:12:03::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2026-01-29.19:12:03::SCWBDomain::make[2]: Entering directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2026-01-29.19:12:03::SCWBDomain::ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2026-01-29.19:12:03::SCWBDomain::make[2]: Leaving directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2026-01-29.19:12:03::SCWBDomain::s7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2026-01-29.19:12:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/vtc_v8_2/src"

TRACE::2026-01-29.19:12:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/vtc_v8_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2026-01-29.19:12:03::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2026-01-29.19:12:03::SCWBDomain::files -g -Wall -Wextra"

TRACE::2026-01-29.19:12:03::SCWBDomain::make[2]: Entering directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2026-01-29.19:12:03::SCWBDomain::ps7_cortexa9_0/libsrc/vtc_v8_2/src'

TRACE::2026-01-29.19:12:03::SCWBDomain::make[2]: Leaving directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2026-01-29.19:12:03::SCWBDomain::s7_cortexa9_0/libsrc/vtc_v8_2/src'

TRACE::2026-01-29.19:12:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2026-01-29.19:12:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-01-29.19:12:03::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-01-29.19:12:03::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2026-01-29.19:12:03::SCWBDomain::make[2]: Entering directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2026-01-29.19:12:03::SCWBDomain::ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2026-01-29.19:12:03::SCWBDomain::make[2]: Leaving directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2026-01-29.19:12:03::SCWBDomain::s7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2026-01-29.19:12:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2026-01-29.19:12:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-01-29.19:12:03::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-01-29.19:12:03::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2026-01-29.19:12:03::SCWBDomain::make[2]: Entering directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2026-01-29.19:12:03::SCWBDomain::ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2026-01-29.19:12:03::SCWBDomain::make[2]: Leaving directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2026-01-29.19:12:03::SCWBDomain::s7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2026-01-29.19:12:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2026-01-29.19:12:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-01-29.19:12:03::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-01-29.19:12:03::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2026-01-29.19:12:03::SCWBDomain::make[2]: Entering directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2026-01-29.19:12:03::SCWBDomain::ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2026-01-29.19:12:03::SCWBDomain::make[2]: Leaving directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2026-01-29.19:12:03::SCWBDomain::s7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2026-01-29.19:12:03::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_7/src"

TRACE::2026-01-29.19:12:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axivdma_v6_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2026-01-29.19:12:03::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2026-01-29.19:12:03::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2026-01-29.19:12:03::SCWBDomain::make[2]: Entering directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2026-01-29.19:12:03::SCWBDomain::ps7_cortexa9_0/libsrc/axivdma_v6_7/src'

TRACE::2026-01-29.19:12:03::SCWBDomain::"Compiling axivdma"

TRACE::2026-01-29.19:12:04::SCWBDomain::make[2]: Leaving directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2026-01-29.19:12:04::SCWBDomain::s7_cortexa9_0/libsrc/axivdma_v6_7/src'

TRACE::2026-01-29.19:12:04::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2026-01-29.19:12:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2026-01-29.19:12:04::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2026-01-29.19:12:04::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2026-01-29.19:12:04::SCWBDomain::make[2]: Entering directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2026-01-29.19:12:04::SCWBDomain::ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2026-01-29.19:12:04::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2026-01-29.19:12:04::SCWBDomain::make[2]: Leaving directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2026-01-29.19:12:04::SCWBDomain::s7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2026-01-29.19:12:04::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2026-01-29.19:12:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2026-01-29.19:12:04::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2026-01-29.19:12:04::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2026-01-29.19:12:04::SCWBDomain::make[2]: Entering directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2026-01-29.19:12:04::SCWBDomain::ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2026-01-29.19:12:04::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2026-01-29.19:12:04::SCWBDomain::make[2]: Leaving directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2026-01-29.19:12:04::SCWBDomain::s7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2026-01-29.19:12:04::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2026-01-29.19:12:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2026-01-29.19:12:04::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2026-01-29.19:12:04::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2026-01-29.19:12:04::SCWBDomain::make[2]: Entering directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2026-01-29.19:12:04::SCWBDomain::ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2026-01-29.19:12:04::SCWBDomain::"Compiling ddrps"

TRACE::2026-01-29.19:12:04::SCWBDomain::make[2]: Leaving directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2026-01-29.19:12:04::SCWBDomain::s7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2026-01-29.19:12:04::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2026-01-29.19:12:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2026-01-29.19:12:04::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2026-01-29.19:12:04::SCWBDomain::files -g -Wall -Wextra"

TRACE::2026-01-29.19:12:04::SCWBDomain::make[2]: Entering directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2026-01-29.19:12:04::SCWBDomain::ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2026-01-29.19:12:04::SCWBDomain::"Compiling devcfg"

TRACE::2026-01-29.19:12:05::SCWBDomain::make[2]: Leaving directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2026-01-29.19:12:05::SCWBDomain::s7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2026-01-29.19:12:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2026-01-29.19:12:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2026-01-29.19:12:05::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2026-01-29.19:12:05::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2026-01-29.19:12:05::SCWBDomain::make[2]: Entering directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2026-01-29.19:12:05::SCWBDomain::ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2026-01-29.19:12:05::SCWBDomain::"Compiling dmaps"

TRACE::2026-01-29.19:12:05::SCWBDomain::make[2]: Leaving directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2026-01-29.19:12:05::SCWBDomain::s7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2026-01-29.19:12:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2026-01-29.19:12:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2026-01-29.19:12:05::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2026-01-29.19:12:05::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2026-01-29.19:12:05::SCWBDomain::make[2]: Entering directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2026-01-29.19:12:05::SCWBDomain::ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2026-01-29.19:12:05::SCWBDomain::"Compiling emacps"

TRACE::2026-01-29.19:12:06::SCWBDomain::make[2]: Leaving directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2026-01-29.19:12:06::SCWBDomain::s7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2026-01-29.19:12:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2026-01-29.19:12:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2026-01-29.19:12:06::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2026-01-29.19:12:06::SCWBDomain::files -g -Wall -Wextra"

TRACE::2026-01-29.19:12:06::SCWBDomain::make[2]: Entering directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2026-01-29.19:12:06::SCWBDomain::ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2026-01-29.19:12:06::SCWBDomain::"Compiling gpiops"

TRACE::2026-01-29.19:12:07::SCWBDomain::make[2]: Leaving directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2026-01-29.19:12:07::SCWBDomain::s7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2026-01-29.19:12:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2026-01-29.19:12:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2026-01-29.19:12:07::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2026-01-29.19:12:07::SCWBDomain::les -g -Wall -Wextra"

TRACE::2026-01-29.19:12:07::SCWBDomain::make[2]: Entering directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2026-01-29.19:12:07::SCWBDomain::ps7_cortexa9_0/libsrc/gpio_v4_6/src'

TRACE::2026-01-29.19:12:07::SCWBDomain::"Compiling gpio"

TRACE::2026-01-29.19:12:07::SCWBDomain::make[2]: Leaving directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2026-01-29.19:12:07::SCWBDomain::s7_cortexa9_0/libsrc/gpio_v4_6/src'

TRACE::2026-01-29.19:12:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2026-01-29.19:12:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2026-01-29.19:12:07::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2026-01-29.19:12:07::SCWBDomain::files -g -Wall -Wextra"

TRACE::2026-01-29.19:12:07::SCWBDomain::make[2]: Entering directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2026-01-29.19:12:07::SCWBDomain::ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2026-01-29.19:12:07::SCWBDomain::"Compiling qspips"

TRACE::2026-01-29.19:12:08::SCWBDomain::make[2]: Leaving directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2026-01-29.19:12:08::SCWBDomain::s7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2026-01-29.19:12:08::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2026-01-29.19:12:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2026-01-29.19:12:08::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2026-01-29.19:12:08::SCWBDomain::files -g -Wall -Wextra"

TRACE::2026-01-29.19:12:08::SCWBDomain::make[2]: Entering directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2026-01-29.19:12:08::SCWBDomain::ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2026-01-29.19:12:08::SCWBDomain::"Compiling scugic"

TRACE::2026-01-29.19:12:08::SCWBDomain::make[2]: Leaving directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2026-01-29.19:12:08::SCWBDomain::s7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2026-01-29.19:12:08::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2026-01-29.19:12:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2026-01-29.19:12:08::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2026-01-29.19:12:08::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2026-01-29.19:12:08::SCWBDomain::make[2]: Entering directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2026-01-29.19:12:08::SCWBDomain::ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2026-01-29.19:12:08::SCWBDomain::"Compiling scutimer"

TRACE::2026-01-29.19:12:09::SCWBDomain::make[2]: Leaving directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2026-01-29.19:12:09::SCWBDomain::s7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2026-01-29.19:12:09::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2026-01-29.19:12:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2026-01-29.19:12:09::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2026-01-29.19:12:09::SCWBDomain::files -g -Wall -Wextra"

TRACE::2026-01-29.19:12:09::SCWBDomain::make[2]: Entering directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2026-01-29.19:12:09::SCWBDomain::ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2026-01-29.19:12:09::SCWBDomain::"Compiling scuwdt"

TRACE::2026-01-29.19:12:09::SCWBDomain::make[2]: Leaving directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2026-01-29.19:12:09::SCWBDomain::s7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2026-01-29.19:12:09::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2026-01-29.19:12:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2026-01-29.19:12:09::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2026-01-29.19:12:09::SCWBDomain::les -g -Wall -Wextra"

TRACE::2026-01-29.19:12:09::SCWBDomain::make[2]: Entering directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2026-01-29.19:12:09::SCWBDomain::ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2026-01-29.19:12:09::SCWBDomain::"Compiling sdps"

TRACE::2026-01-29.19:12:10::SCWBDomain::make[2]: Leaving directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2026-01-29.19:12:10::SCWBDomain::s7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2026-01-29.19:12:10::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2026-01-29.19:12:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2026-01-29.19:12:10::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2026-01-29.19:12:10::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2026-01-29.19:12:10::SCWBDomain::make[2]: Entering directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2026-01-29.19:12:10::SCWBDomain::ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2026-01-29.19:12:10::SCWBDomain::"Compiling standalone"

TRACE::2026-01-29.19:12:12::SCWBDomain::make[3]: Entering directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2026-01-29.19:12:12::SCWBDomain::ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2026-01-29.19:12:12::SCWBDomain::make[3]: Leaving directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2026-01-29.19:12:12::SCWBDomain::s7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2026-01-29.19:12:12::SCWBDomain::make[2]: Leaving directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2026-01-29.19:12:12::SCWBDomain::s7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2026-01-29.19:12:12::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_11/src"

TRACE::2026-01-29.19:12:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2026-01-29.19:12:12::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2026-01-29.19:12:12::SCWBDomain::files -g -Wall -Wextra"

TRACE::2026-01-29.19:12:12::SCWBDomain::make[2]: Entering directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2026-01-29.19:12:12::SCWBDomain::ps7_cortexa9_0/libsrc/ttcps_v3_11/src'

TRACE::2026-01-29.19:12:12::SCWBDomain::"Compiling ttcps"

TRACE::2026-01-29.19:12:13::SCWBDomain::make[2]: Leaving directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2026-01-29.19:12:13::SCWBDomain::s7_cortexa9_0/libsrc/ttcps_v3_11/src'

TRACE::2026-01-29.19:12:13::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2026-01-29.19:12:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2026-01-29.19:12:13::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2026-01-29.19:12:13::SCWBDomain::files -g -Wall -Wextra"

TRACE::2026-01-29.19:12:13::SCWBDomain::make[2]: Entering directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2026-01-29.19:12:13::SCWBDomain::ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2026-01-29.19:12:13::SCWBDomain::"Compiling uartps"

TRACE::2026-01-29.19:12:13::SCWBDomain::make[2]: Leaving directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2026-01-29.19:12:13::SCWBDomain::s7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2026-01-29.19:12:13::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2026-01-29.19:12:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2026-01-29.19:12:13::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2026-01-29.19:12:13::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2026-01-29.19:12:13::SCWBDomain::make[2]: Entering directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2026-01-29.19:12:13::SCWBDomain::ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2026-01-29.19:12:13::SCWBDomain::"Compiling usbps"

TRACE::2026-01-29.19:12:14::SCWBDomain::make[2]: Leaving directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2026-01-29.19:12:14::SCWBDomain::s7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2026-01-29.19:12:14::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/vtc_v8_2/src"

TRACE::2026-01-29.19:12:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/vtc_v8_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2026-01-29.19:12:14::SCWBDomain::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2026-01-29.19:12:14::SCWBDomain::es -g -Wall -Wextra"

TRACE::2026-01-29.19:12:14::SCWBDomain::make[2]: Entering directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2026-01-29.19:12:14::SCWBDomain::ps7_cortexa9_0/libsrc/vtc_v8_2/src'

TRACE::2026-01-29.19:12:14::SCWBDomain::"Compiling video timing controller"

TRACE::2026-01-29.19:12:14::SCWBDomain::make[3]: Entering directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2026-01-29.19:12:14::SCWBDomain::ps7_cortexa9_0/libsrc/vtc_v8_2/src'

TRACE::2026-01-29.19:12:14::SCWBDomain::make[3]: Leaving directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2026-01-29.19:12:14::SCWBDomain::s7_cortexa9_0/libsrc/vtc_v8_2/src'

TRACE::2026-01-29.19:12:14::SCWBDomain::make[2]: Leaving directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2026-01-29.19:12:14::SCWBDomain::s7_cortexa9_0/libsrc/vtc_v8_2/src'

TRACE::2026-01-29.19:12:14::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2026-01-29.19:12:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2026-01-29.19:12:14::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2026-01-29.19:12:14::SCWBDomain::files -g -Wall -Wextra"

TRACE::2026-01-29.19:12:14::SCWBDomain::make[2]: Entering directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2026-01-29.19:12:14::SCWBDomain::ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2026-01-29.19:12:14::SCWBDomain::"Compiling xadcps"

TRACE::2026-01-29.19:12:15::SCWBDomain::make[2]: Leaving directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2026-01-29.19:12:15::SCWBDomain::s7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2026-01-29.19:12:15::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2026-01-29.19:12:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2026-01-29.19:12:15::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2026-01-29.19:12:15::SCWBDomain::files -g -Wall -Wextra"

TRACE::2026-01-29.19:12:15::SCWBDomain::make[2]: Entering directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2026-01-29.19:12:15::SCWBDomain::ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2026-01-29.19:12:15::SCWBDomain::"Compiling XilFFs Library"

TRACE::2026-01-29.19:12:16::SCWBDomain::make[2]: Leaving directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2026-01-29.19:12:16::SCWBDomain::s7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2026-01-29.19:12:16::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2026-01-29.19:12:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2026-01-29.19:12:16::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2026-01-29.19:12:16::SCWBDomain::files -g -Wall -Wextra"

TRACE::2026-01-29.19:12:16::SCWBDomain::make[2]: Entering directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2026-01-29.19:12:16::SCWBDomain::ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2026-01-29.19:12:16::SCWBDomain::make[2]: Leaving directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2026-01-29.19:12:16::SCWBDomain::s7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2026-01-29.19:12:16::SCWBDomain::'Finished building libraries'

TRACE::2026-01-29.19:12:16::SCWBDomain::make[1]: Leaving directory 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2026-01-29.19:12:16::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2026-01-29.19:12:16::SCWBDomain::exa9_0/include -I.

TRACE::2026-01-29.19:12:16::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2026-01-29.19:12:16::SCWBDomain::cortexa9_0/include -I.

TRACE::2026-01-29.19:12:16::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2026-01-29.19:12:16::SCWBDomain::rtexa9_0/include -I.

TRACE::2026-01-29.19:12:16::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2026-01-29.19:12:16::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2026-01-29.19:12:16::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2026-01-29.19:12:16::SCWBDomain::rtexa9_0/include -I.

TRACE::2026-01-29.19:12:16::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2026-01-29.19:12:16::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2026-01-29.19:12:16::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2026-01-29.19:12:16::SCWBDomain::cortexa9_0/include -I.

TRACE::2026-01-29.19:12:16::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2026-01-29.19:12:16::SCWBDomain::rtexa9_0/include -I.

TRACE::2026-01-29.19:12:16::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2026-01-29.19:12:16::SCWBDomain::cortexa9_0/include -I.

TRACE::2026-01-29.19:12:17::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2026-01-29.19:12:17::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2026-01-29.19:12:17::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2026-01-29.19:12:17::SCWBDomain::cortexa9_0/include -I.

TRACE::2026-01-29.19:12:17::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2026-01-29.19:12:17::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2026-01-29.19:12:17::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2026-01-29.19:12:17::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2026-01-29.19:12:17::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2026-01-29.19:12:17::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                         -Wl,--gc-se
TRACE::2026-01-29.19:12:17::SCWBDomain::ctions -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2026-01-29.19:12:17::SCWSystem::Checking the domain domain_ps7_cortexa9_0
LOG::2026-01-29.19:12:17::SCWSystem::Not a boot domain 
LOG::2026-01-29.19:12:17::SCWSystem::Started Processing the domain domain_ps7_cortexa9_0
TRACE::2026-01-29.19:12:17::SCWDomain::Generating domain artifcats
TRACE::2026-01-29.19:12:17::SCWMssOS::Generating standalone artifcats
TRACE::2026-01-29.19:12:17::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/export/VGA_design_1_wrapper/sw/VGA_design_1_wrapper/qemu/
TRACE::2026-01-29.19:12:17::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/export/VGA_design_1_wrapper/sw/VGA_design_1_wrapper/domain_ps7_cortexa9_0/qemu/
TRACE::2026-01-29.19:12:17::SCWMssOS:: Copying the user libraries. 
TRACE::2026-01-29.19:12:17::SCWPlatform::Trying to open the hw design at C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:12:17::SCWPlatform::DSA given C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:12:17::SCWPlatform::DSA absoulate path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:12:17::SCWPlatform::DSA directory C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-29.19:12:17::SCWPlatform:: Platform Path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:12:17::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-29.19:12:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2026-01-29.19:12:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2026-01-29.19:12:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-29.19:12:17::SCWMssOS::Checking the sw design at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-29.19:12:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-01-29.19:12:17::SCWMssOS::Sw design exists and opened at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-29.19:12:17::SCWMssOS::Completed writing the mss file at C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp
TRACE::2026-01-29.19:12:17::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-29.19:12:17::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2026-01-29.19:12:17::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2026-01-29.19:12:17::SCWDomain::Building the domain as part of full build :  domain_ps7_cortexa9_0
TRACE::2026-01-29.19:12:17::SCWMssOS::doing bsp build ... 
TRACE::2026-01-29.19:12:17::SCWMssOS::System Command Ran  C: & cd  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp & make 
TRACE::2026-01-29.19:12:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_7/src"

TRACE::2026-01-29.19:12:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2026-01-29.19:12:17::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2026-01-29.19:12:17::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2026-01-29.19:12:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2026-01-29.19:12:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2026-01-29.19:12:17::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2026-01-29.19:12:17::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2026-01-29.19:12:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2026-01-29.19:12:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2026-01-29.19:12:17::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2026-01-29.19:12:17::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2026-01-29.19:12:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2026-01-29.19:12:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2026-01-29.19:12:17::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2026-01-29.19:12:17::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2026-01-29.19:12:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2026-01-29.19:12:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-01-29.19:12:17::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-01-29.19:12:17::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2026-01-29.19:12:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2026-01-29.19:12:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2026-01-29.19:12:17::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2026-01-29.19:12:17::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2026-01-29.19:12:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2026-01-29.19:12:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2026-01-29.19:12:17::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2026-01-29.19:12:17::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2026-01-29.19:12:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2026-01-29.19:12:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-01-29.19:12:17::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-01-29.19:12:17::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2026-01-29.19:12:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2026-01-29.19:12:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2026-01-29.19:12:17::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2026-01-29.19:12:17::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2026-01-29.19:12:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2026-01-29.19:12:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-01-29.19:12:17::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-01-29.19:12:17::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2026-01-29.19:12:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2026-01-29.19:12:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-01-29.19:12:18::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-01-29.19:12:18::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2026-01-29.19:12:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2026-01-29.19:12:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2026-01-29.19:12:18::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2026-01-29.19:12:18::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2026-01-29.19:12:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2026-01-29.19:12:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-01-29.19:12:18::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-01-29.19:12:18::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2026-01-29.19:12:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2026-01-29.19:12:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2026-01-29.19:12:18::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2026-01-29.19:12:18::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2026-01-29.19:12:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2026-01-29.19:12:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2026-01-29.19:12:18::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2026-01-29.19:12:18::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2026-01-29.19:12:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_11/src"

TRACE::2026-01-29.19:12:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-01-29.19:12:18::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-01-29.19:12:18::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2026-01-29.19:12:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2026-01-29.19:12:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-01-29.19:12:18::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-01-29.19:12:18::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2026-01-29.19:12:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2026-01-29.19:12:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2026-01-29.19:12:18::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2026-01-29.19:12:18::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2026-01-29.19:12:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/vtc_v8_2/src"

TRACE::2026-01-29.19:12:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2026-01-29.19:12:18::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2026-01-29.19:12:18::SCWMssOS::files -g -Wall -Wextra"

TRACE::2026-01-29.19:12:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2026-01-29.19:12:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-01-29.19:12:18::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-01-29.19:12:18::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2026-01-29.19:12:18::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_7/src"

TRACE::2026-01-29.19:12:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2026-01-29.19:12:18::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2026-01-29.19:12:18::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2026-01-29.19:12:18::SCWMssOS::"Compiling axivdma"

TRACE::2026-01-29.19:12:19::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2026-01-29.19:12:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2026-01-29.19:12:19::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2026-01-29.19:12:19::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2026-01-29.19:12:19::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2026-01-29.19:12:19::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2026-01-29.19:12:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2026-01-29.19:12:19::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2026-01-29.19:12:19::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2026-01-29.19:12:19::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2026-01-29.19:12:19::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2026-01-29.19:12:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2026-01-29.19:12:19::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2026-01-29.19:12:19::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2026-01-29.19:12:19::SCWMssOS::"Compiling ddrps"

TRACE::2026-01-29.19:12:19::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2026-01-29.19:12:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2026-01-29.19:12:19::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2026-01-29.19:12:19::SCWMssOS::files -g -Wall -Wextra"

TRACE::2026-01-29.19:12:19::SCWMssOS::"Compiling devcfg"

TRACE::2026-01-29.19:12:20::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2026-01-29.19:12:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2026-01-29.19:12:20::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2026-01-29.19:12:20::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2026-01-29.19:12:20::SCWMssOS::"Compiling dmaps"

TRACE::2026-01-29.19:12:21::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2026-01-29.19:12:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2026-01-29.19:12:21::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2026-01-29.19:12:21::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2026-01-29.19:12:21::SCWMssOS::"Compiling emacps"

TRACE::2026-01-29.19:12:21::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2026-01-29.19:12:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2026-01-29.19:12:21::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2026-01-29.19:12:21::SCWMssOS::files -g -Wall -Wextra"

TRACE::2026-01-29.19:12:21::SCWMssOS::"Compiling gpiops"

TRACE::2026-01-29.19:12:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2026-01-29.19:12:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2026-01-29.19:12:22::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2026-01-29.19:12:22::SCWMssOS::les -g -Wall -Wextra"

TRACE::2026-01-29.19:12:22::SCWMssOS::"Compiling gpio"

TRACE::2026-01-29.19:12:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2026-01-29.19:12:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2026-01-29.19:12:22::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2026-01-29.19:12:22::SCWMssOS::files -g -Wall -Wextra"

TRACE::2026-01-29.19:12:22::SCWMssOS::"Compiling qspips"

TRACE::2026-01-29.19:12:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2026-01-29.19:12:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2026-01-29.19:12:23::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2026-01-29.19:12:23::SCWMssOS::files -g -Wall -Wextra"

TRACE::2026-01-29.19:12:23::SCWMssOS::"Compiling scugic"

TRACE::2026-01-29.19:12:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2026-01-29.19:12:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2026-01-29.19:12:24::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2026-01-29.19:12:24::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2026-01-29.19:12:24::SCWMssOS::"Compiling scutimer"

TRACE::2026-01-29.19:12:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2026-01-29.19:12:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2026-01-29.19:12:24::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2026-01-29.19:12:24::SCWMssOS::files -g -Wall -Wextra"

TRACE::2026-01-29.19:12:24::SCWMssOS::"Compiling scuwdt"

TRACE::2026-01-29.19:12:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2026-01-29.19:12:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2026-01-29.19:12:24::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2026-01-29.19:12:24::SCWMssOS::les -g -Wall -Wextra"

TRACE::2026-01-29.19:12:24::SCWMssOS::"Compiling sdps"

TRACE::2026-01-29.19:12:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2026-01-29.19:12:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2026-01-29.19:12:25::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2026-01-29.19:12:25::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2026-01-29.19:12:25::SCWMssOS::"Compiling standalone"

TRACE::2026-01-29.19:12:27::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_11/src"

TRACE::2026-01-29.19:12:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2026-01-29.19:12:27::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2026-01-29.19:12:27::SCWMssOS::files -g -Wall -Wextra"

TRACE::2026-01-29.19:12:27::SCWMssOS::"Compiling ttcps"

TRACE::2026-01-29.19:12:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2026-01-29.19:12:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2026-01-29.19:12:28::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2026-01-29.19:12:28::SCWMssOS::files -g -Wall -Wextra"

TRACE::2026-01-29.19:12:28::SCWMssOS::"Compiling uartps"

TRACE::2026-01-29.19:12:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2026-01-29.19:12:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2026-01-29.19:12:28::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2026-01-29.19:12:28::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2026-01-29.19:12:28::SCWMssOS::"Compiling usbps"

TRACE::2026-01-29.19:12:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/vtc_v8_2/src"

TRACE::2026-01-29.19:12:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2026-01-29.19:12:29::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2026-01-29.19:12:29::SCWMssOS::es -g -Wall -Wextra"

TRACE::2026-01-29.19:12:29::SCWMssOS::"Compiling video timing controller"

TRACE::2026-01-29.19:12:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2026-01-29.19:12:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2026-01-29.19:12:30::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2026-01-29.19:12:30::SCWMssOS::files -g -Wall -Wextra"

TRACE::2026-01-29.19:12:30::SCWMssOS::"Compiling xadcps"

TRACE::2026-01-29.19:12:30::SCWMssOS::'Finished building libraries'

TRACE::2026-01-29.19:12:30::SCWMssOS::Copying to export directory.
TRACE::2026-01-29.19:12:30::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2026-01-29.19:12:30::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2026-01-29.19:12:30::SCWSystem::Completed Processing the domain domain_ps7_cortexa9_0
LOG::2026-01-29.19:12:30::SCWSystem::Completed Processing the sysconfig VGA_design_1_wrapper
LOG::2026-01-29.19:12:30::SCWPlatform::Completed generating the artifacts for system configuration VGA_design_1_wrapper
TRACE::2026-01-29.19:12:30::SCWPlatform::Started preparing the platform 
TRACE::2026-01-29.19:12:30::SCWSystem::Writing the bif file for system config VGA_design_1_wrapper
TRACE::2026-01-29.19:12:30::SCWSystem::dir created 
TRACE::2026-01-29.19:12:30::SCWSystem::Writing the bif 
TRACE::2026-01-29.19:12:30::SCWPlatform::Started writing the spfm file 
TRACE::2026-01-29.19:12:30::SCWPlatform::Started writing the xpfm file 
TRACE::2026-01-29.19:12:30::SCWPlatform::Completed generating the platform
TRACE::2026-01-29.19:12:30::SCWMssOS::Saving the mss changes C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-29.19:12:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2026-01-29.19:12:30::SCWMssOS::Completed writemss as part of save.
TRACE::2026-01-29.19:12:30::SCWMssOS::Commit changes completed.
TRACE::2026-01-29.19:12:30::SCWMssOS::Saving the mss changes C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-29.19:12:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2026-01-29.19:12:30::SCWMssOS::Completed writemss as part of save.
TRACE::2026-01-29.19:12:30::SCWMssOS::Commit changes completed.
TRACE::2026-01-29.19:12:30::SCWPlatform::Trying to open the hw design at C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:12:30::SCWPlatform::DSA given C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:12:30::SCWPlatform::DSA absoulate path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:12:30::SCWPlatform::DSA directory C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-29.19:12:30::SCWPlatform:: Platform Path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:12:30::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-29.19:12:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2026-01-29.19:12:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2026-01-29.19:12:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-29.19:12:30::SCWMssOS::Checking the sw design at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-29.19:12:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-01-29.19:12:30::SCWMssOS::Sw design exists and opened at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-29.19:12:30::SCWPlatform::Trying to open the hw design at C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:12:30::SCWPlatform::DSA given C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:12:30::SCWPlatform::DSA absoulate path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:12:30::SCWPlatform::DSA directory C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-29.19:12:30::SCWPlatform:: Platform Path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:12:30::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-29.19:12:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2026-01-29.19:12:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2026-01-29.19:12:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-29.19:12:30::SCWMssOS::Checking the sw design at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-29.19:12:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-01-29.19:12:30::SCWMssOS::Sw design exists and opened at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-29.19:12:30::SCWPlatform::Trying to open the hw design at C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:12:30::SCWPlatform::DSA given C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:12:30::SCWPlatform::DSA absoulate path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:12:30::SCWPlatform::DSA directory C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-29.19:12:30::SCWPlatform:: Platform Path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:12:30::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-29.19:12:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2026-01-29.19:12:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2026-01-29.19:12:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-29.19:12:30::SCWMssOS::Checking the sw design at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-29.19:12:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-01-29.19:12:30::SCWMssOS::Sw design exists and opened at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-29.19:12:30::SCWPlatform::Trying to open the hw design at C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:12:30::SCWPlatform::DSA given C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:12:30::SCWPlatform::DSA absoulate path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:12:30::SCWPlatform::DSA directory C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-29.19:12:30::SCWPlatform:: Platform Path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:12:30::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-29.19:12:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2026-01-29.19:12:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2026-01-29.19:12:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-29.19:12:30::SCWMssOS::Checking the sw design at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-29.19:12:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-01-29.19:12:30::SCWMssOS::Sw design exists and opened at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-29.19:12:30::SCWPlatform::Trying to open the hw design at C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:12:30::SCWPlatform::DSA given C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:12:30::SCWPlatform::DSA absoulate path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:12:30::SCWPlatform::DSA directory C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-29.19:12:30::SCWPlatform:: Platform Path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:12:30::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-29.19:12:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2026-01-29.19:12:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2026-01-29.19:12:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-29.19:12:30::SCWMssOS::Checking the sw design at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-29.19:12:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-01-29.19:12:30::SCWMssOS::Sw design exists and opened at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-29.19:12:30::SCWPlatform::Trying to open the hw design at C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:12:30::SCWPlatform::DSA given C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:12:30::SCWPlatform::DSA absoulate path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:12:30::SCWPlatform::DSA directory C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-29.19:12:30::SCWPlatform:: Platform Path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:12:30::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-29.19:12:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2026-01-29.19:12:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2026-01-29.19:12:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-29.19:12:30::SCWMssOS::Checking the sw design at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-29.19:12:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-01-29.19:12:30::SCWMssOS::Sw design exists and opened at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-29.19:12:30::SCWWriter::formatted JSON is {
	"platformName":	"VGA_design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"VGA_design_1_wrapper",
	"platHandOff":	"C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0CDrive/VGA_design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/VGA_design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"VGA_design_1_wrapper",
	"systems":	[{
			"systemName":	"VGA_design_1_wrapper",
			"systemDesc":	"VGA_design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"VGA_design_1_wrapper",
			"sysActiveDom":	"domain_ps7_cortexa9_0",
			"sysDefaultDom":	"domain_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"d2d420d87bcfafaa761d1aba64f21ae8",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"domain_ps7_cortexa9_0",
					"domainDispName":	"domain_ps7_cortexa9_0",
					"domainDesc":	"domain_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"0103012646b99f26b289ff154d95cad8",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2026-01-29.19:12:30::SCWPlatform::updated the xpfm file.
TRACE::2026-01-29.19:12:30::SCWPlatform::Trying to open the hw design at C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:12:30::SCWPlatform::DSA given C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:12:30::SCWPlatform::DSA absoulate path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:12:30::SCWPlatform::DSA directory C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-29.19:12:30::SCWPlatform:: Platform Path C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-29.19:12:30::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-29.19:12:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2026-01-29.19:12:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2026-01-29.19:12:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-29.19:12:30::SCWMssOS::Checking the sw design at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-29.19:12:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-01-29.19:12:30::SCWMssOS::Sw design exists and opened at  C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-30.12:23:26::SCWPlatform::Trying to open the hw design at C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-30.12:23:26::SCWPlatform::DSA given C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-30.12:23:26::SCWPlatform::DSA absoulate path C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-30.12:23:27::SCWPlatform::DSA directory C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-30.12:23:27::SCWPlatform:: Platform Path C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-30.12:23:27::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-30.12:23:27::SCWPlatform::Do not have an existing db opened. 
TRACE::2026-01-30.12:23:30::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2026-01-30.12:23:30::SCWReader::Active system found as  VGA_design_1_wrapper
TRACE::2026-01-30.12:23:30::SCWReader::Handling sysconfig VGA_design_1_wrapper
TRACE::2026-01-30.12:23:30::SCWDomain::checking for install qemu data   : 
TRACE::2026-01-30.12:23:30::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2026-01-30.12:23:30::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2026-01-30.12:23:30::SCWPlatform::Trying to open the hw design at C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-30.12:23:30::SCWPlatform::DSA given C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-30.12:23:30::SCWPlatform::DSA absoulate path C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-30.12:23:30::SCWPlatform::DSA directory C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-30.12:23:30::SCWPlatform:: Platform Path C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-30.12:23:30::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-30.12:23:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2026-01-30.12:23:30::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2026-01-30.12:23:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-30.12:23:30::SCWPlatform::Trying to open the hw design at C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-30.12:23:30::SCWPlatform::DSA given C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-30.12:23:30::SCWPlatform::DSA absoulate path C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-30.12:23:30::SCWPlatform::DSA directory C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-30.12:23:30::SCWPlatform:: Platform Path C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-30.12:23:30::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-30.12:23:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2026-01-30.12:23:30::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2026-01-30.12:23:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-30.12:23:30::SCWPlatform::Trying to open the hw design at C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-30.12:23:30::SCWPlatform::DSA given C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-30.12:23:30::SCWPlatform::DSA absoulate path C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-30.12:23:30::SCWPlatform::DSA directory C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-30.12:23:30::SCWPlatform:: Platform Path C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-30.12:23:30::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-30.12:23:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2026-01-30.12:23:30::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2026-01-30.12:23:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-30.12:23:30::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2026-01-30.12:23:30::SCWPlatform::Trying to open the hw design at C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-30.12:23:30::SCWPlatform::DSA given C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-30.12:23:30::SCWPlatform::DSA absoulate path C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-30.12:23:30::SCWPlatform::DSA directory C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-30.12:23:30::SCWPlatform:: Platform Path C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-30.12:23:30::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-30.12:23:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2026-01-30.12:23:30::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2026-01-30.12:23:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-30.12:23:30::SCWMssOS::Checking the sw design at  C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-30.12:23:30::SCWMssOS::DEBUG:  swdes dump  
TRACE::2026-01-30.12:23:30::SCWMssOS::No sw design opened at  C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-30.12:23:30::SCWMssOS::mss exists loading the mss file  C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-30.12:23:30::SCWMssOS::Opened the sw design from mss  C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-30.12:23:30::SCWMssOS::Adding the swdes entry C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2026-01-30.12:23:30::SCWMssOS::updating the scw layer about changes
TRACE::2026-01-30.12:23:30::SCWMssOS::Opened the sw design.  C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-30.12:23:30::SCWPlatform::Trying to open the hw design at C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-30.12:23:30::SCWPlatform::DSA given C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-30.12:23:30::SCWPlatform::DSA absoulate path C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-30.12:23:30::SCWPlatform::DSA directory C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-30.12:23:30::SCWPlatform:: Platform Path C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-30.12:23:30::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-30.12:23:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2026-01-30.12:23:30::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2026-01-30.12:23:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-30.12:23:30::SCWMssOS::Checking the sw design at  C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-30.12:23:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-01-30.12:23:30::SCWMssOS::Sw design exists and opened at  C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-30.12:23:30::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2026-01-30.12:23:30::SCWPlatform::Trying to open the hw design at C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-30.12:23:30::SCWPlatform::DSA given C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-30.12:23:30::SCWPlatform::DSA absoulate path C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-30.12:23:30::SCWPlatform::DSA directory C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-30.12:23:30::SCWPlatform:: Platform Path C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-30.12:23:30::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-30.12:23:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2026-01-30.12:23:30::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2026-01-30.12:23:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-30.12:23:30::SCWMssOS::Checking the sw design at  C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-30.12:23:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-01-30.12:23:30::SCWMssOS::Sw design exists and opened at  C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-30.12:23:30::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2026-01-30.12:23:30::SCWMssOS::Saving the mss changes C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-30.12:23:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2026-01-30.12:23:30::SCWMssOS::Completed writemss as part of save.
TRACE::2026-01-30.12:23:30::SCWMssOS::Commit changes completed.
TRACE::2026-01-30.12:23:30::SCWReader::Adding prebuilt librarypaths as   
TRACE::2026-01-30.12:23:30::SCWReader::Adding prebuilt incpaths  as   
TRACE::2026-01-30.12:23:30::SCWPlatform::Trying to open the hw design at C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-30.12:23:30::SCWPlatform::DSA given C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-30.12:23:30::SCWPlatform::DSA absoulate path C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-30.12:23:30::SCWPlatform::DSA directory C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-30.12:23:30::SCWPlatform:: Platform Path C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-30.12:23:30::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-30.12:23:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2026-01-30.12:23:30::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2026-01-30.12:23:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-30.12:23:30::SCWMssOS::Checking the sw design at  C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-30.12:23:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-01-30.12:23:30::SCWMssOS::Sw design exists and opened at  C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-30.12:23:30::SCWReader::No isolation master present  
TRACE::2026-01-30.12:23:30::SCWDomain::checking for install qemu data   : 
TRACE::2026-01-30.12:23:30::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2026-01-30.12:23:30::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2026-01-30.12:23:30::SCWPlatform::Trying to open the hw design at C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-30.12:23:30::SCWPlatform::DSA given C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-30.12:23:30::SCWPlatform::DSA absoulate path C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-30.12:23:30::SCWPlatform::DSA directory C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-30.12:23:30::SCWPlatform:: Platform Path C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-30.12:23:30::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-30.12:23:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2026-01-30.12:23:30::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2026-01-30.12:23:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-30.12:23:30::SCWPlatform::Trying to open the hw design at C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-30.12:23:30::SCWPlatform::DSA given C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-30.12:23:30::SCWPlatform::DSA absoulate path C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-30.12:23:30::SCWPlatform::DSA directory C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-30.12:23:30::SCWPlatform:: Platform Path C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-30.12:23:30::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-30.12:23:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2026-01-30.12:23:30::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2026-01-30.12:23:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-30.12:23:30::SCWPlatform::Trying to open the hw design at C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-30.12:23:30::SCWPlatform::DSA given C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-30.12:23:30::SCWPlatform::DSA absoulate path C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-30.12:23:30::SCWPlatform::DSA directory C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-30.12:23:30::SCWPlatform:: Platform Path C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-30.12:23:30::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-30.12:23:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2026-01-30.12:23:30::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2026-01-30.12:23:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-30.12:23:30::SCWMssOS::Checking the sw design at  C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-30.12:23:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-01-30.12:23:30::SCWMssOS::No sw design opened at  C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-30.12:23:30::SCWMssOS::mss exists loading the mss file  C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-30.12:23:30::SCWMssOS::Opened the sw design from mss  C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-30.12:23:30::SCWMssOS::Adding the swdes entry C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2026-01-30.12:23:30::SCWMssOS::updating the scw layer about changes
TRACE::2026-01-30.12:23:30::SCWMssOS::Opened the sw design.  C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-30.12:23:30::SCWMssOS::Saving the mss changes C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-30.12:23:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2026-01-30.12:23:30::SCWMssOS::Completed writemss as part of save.
TRACE::2026-01-30.12:23:30::SCWMssOS::Commit changes completed.
TRACE::2026-01-30.12:23:30::SCWReader::Adding prebuilt librarypaths as   
TRACE::2026-01-30.12:23:30::SCWReader::Adding prebuilt incpaths  as   
TRACE::2026-01-30.12:23:30::SCWPlatform::Trying to open the hw design at C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-30.12:23:30::SCWPlatform::DSA given C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-30.12:23:30::SCWPlatform::DSA absoulate path C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-30.12:23:30::SCWPlatform::DSA directory C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-30.12:23:30::SCWPlatform:: Platform Path C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-30.12:23:30::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-30.12:23:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2026-01-30.12:23:30::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2026-01-30.12:23:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-30.12:23:30::SCWMssOS::Checking the sw design at  C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-30.12:23:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-01-30.12:23:30::SCWMssOS::Sw design exists and opened at  C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-30.12:23:30::SCWReader::No isolation master present  
LOG::2026-01-30.12:23:30::SCWPlatform::Started generating the artifacts platform VGA_design_1_wrapper
TRACE::2026-01-30.12:23:30::SCWPlatform::Sanity checking of platform is completed
LOG::2026-01-30.12:23:30::SCWPlatform::Started generating the artifacts for system configuration VGA_design_1_wrapper
LOG::2026-01-30.12:23:30::SCWSystem::Checking the domain zynq_fsbl
LOG::2026-01-30.12:23:30::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2026-01-30.12:23:30::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2026-01-30.12:23:30::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2026-01-30.12:23:30::SCWPlatform::Trying to open the hw design at C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-30.12:23:30::SCWPlatform::DSA given C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-30.12:23:30::SCWPlatform::DSA absoulate path C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-30.12:23:30::SCWPlatform::DSA directory C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-30.12:23:30::SCWPlatform:: Platform Path C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-30.12:23:30::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-30.12:23:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2026-01-30.12:23:30::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2026-01-30.12:23:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-30.12:23:30::SCWMssOS::Checking the sw design at  C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-30.12:23:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-01-30.12:23:30::SCWMssOS::Sw design exists and opened at  C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-30.12:23:30::SCWBDomain::Completed writing the mss file at C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2026-01-30.12:23:30::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2026-01-30.12:23:30::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2026-01-30.12:23:30::SCWBDomain::System Command Ran  C:&  cd  C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl & make 
TRACE::2026-01-30.12:23:30::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2026-01-30.12:23:30::SCWBDomain::exa9_0/include -I.

TRACE::2026-01-30.12:23:30::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2026-01-30.12:23:30::SCWBDomain::cortexa9_0/include -I.

TRACE::2026-01-30.12:23:30::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2026-01-30.12:23:30::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2026-01-30.12:23:30::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2026-01-30.12:23:30::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2026-01-30.12:23:31::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2026-01-30.12:23:31::SCWBDomain::cortexa9_0/include -I.

TRACE::2026-01-30.12:23:31::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2026-01-30.12:23:31::SCWBDomain::rtexa9_0/include -I.

TRACE::2026-01-30.12:23:31::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2026-01-30.12:23:31::SCWBDomain::cortexa9_0/include -I.

TRACE::2026-01-30.12:23:31::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2026-01-30.12:23:31::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2026-01-30.12:23:31::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2026-01-30.12:23:31::SCWBDomain::cortexa9_0/include -I.

TRACE::2026-01-30.12:23:31::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o
TRACE::2026-01-30.12:23:31::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2026-01-30.12:23:31::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2026-01-30.12:23:31::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                         -Wl,--gc-se
TRACE::2026-01-30.12:23:31::SCWBDomain::ctions -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2026-01-30.12:23:31::SCWSystem::Checking the domain domain_ps7_cortexa9_0
LOG::2026-01-30.12:23:31::SCWSystem::Not a boot domain 
LOG::2026-01-30.12:23:31::SCWSystem::Started Processing the domain domain_ps7_cortexa9_0
TRACE::2026-01-30.12:23:31::SCWDomain::Generating domain artifcats
TRACE::2026-01-30.12:23:31::SCWMssOS::Generating standalone artifcats
TRACE::2026-01-30.12:23:31::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/export/VGA_design_1_wrapper/sw/VGA_design_1_wrapper/qemu/
TRACE::2026-01-30.12:23:31::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/export/VGA_design_1_wrapper/sw/VGA_design_1_wrapper/domain_ps7_cortexa9_0/qemu/
TRACE::2026-01-30.12:23:31::SCWMssOS:: Copying the user libraries. 
TRACE::2026-01-30.12:23:31::SCWPlatform::Trying to open the hw design at C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-30.12:23:31::SCWPlatform::DSA given C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-30.12:23:31::SCWPlatform::DSA absoulate path C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-30.12:23:31::SCWPlatform::DSA directory C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-30.12:23:31::SCWPlatform:: Platform Path C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-30.12:23:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-30.12:23:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2026-01-30.12:23:31::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2026-01-30.12:23:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-30.12:23:31::SCWMssOS::Checking the sw design at  C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-30.12:23:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-01-30.12:23:31::SCWMssOS::Sw design exists and opened at  C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-30.12:23:31::SCWMssOS::Completed writing the mss file at C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp
TRACE::2026-01-30.12:23:31::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-30.12:23:31::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2026-01-30.12:23:31::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2026-01-30.12:23:31::SCWDomain::Building the domain as part of full build :  domain_ps7_cortexa9_0
TRACE::2026-01-30.12:23:31::SCWMssOS::doing bsp build ... 
TRACE::2026-01-30.12:23:31::SCWMssOS::System Command Ran  C: & cd  C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp & make 
TRACE::2026-01-30.12:23:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_7/src"

TRACE::2026-01-30.12:23:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2026-01-30.12:23:31::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2026-01-30.12:23:31::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2026-01-30.12:23:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2026-01-30.12:23:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2026-01-30.12:23:32::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2026-01-30.12:23:32::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2026-01-30.12:23:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2026-01-30.12:23:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2026-01-30.12:23:32::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2026-01-30.12:23:32::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2026-01-30.12:23:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2026-01-30.12:23:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2026-01-30.12:23:32::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2026-01-30.12:23:32::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2026-01-30.12:23:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2026-01-30.12:23:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-01-30.12:23:32::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-01-30.12:23:32::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2026-01-30.12:23:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2026-01-30.12:23:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2026-01-30.12:23:32::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2026-01-30.12:23:32::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2026-01-30.12:23:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2026-01-30.12:23:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2026-01-30.12:23:32::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2026-01-30.12:23:32::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2026-01-30.12:23:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2026-01-30.12:23:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-01-30.12:23:32::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-01-30.12:23:32::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2026-01-30.12:23:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2026-01-30.12:23:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2026-01-30.12:23:32::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2026-01-30.12:23:32::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2026-01-30.12:23:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2026-01-30.12:23:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-01-30.12:23:32::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-01-30.12:23:32::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2026-01-30.12:23:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2026-01-30.12:23:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-01-30.12:23:32::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-01-30.12:23:32::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2026-01-30.12:23:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2026-01-30.12:23:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2026-01-30.12:23:32::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2026-01-30.12:23:32::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2026-01-30.12:23:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2026-01-30.12:23:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-01-30.12:23:32::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-01-30.12:23:32::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2026-01-30.12:23:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2026-01-30.12:23:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2026-01-30.12:23:32::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2026-01-30.12:23:32::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2026-01-30.12:23:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2026-01-30.12:23:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2026-01-30.12:23:33::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2026-01-30.12:23:33::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2026-01-30.12:23:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_11/src"

TRACE::2026-01-30.12:23:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-01-30.12:23:33::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-01-30.12:23:33::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2026-01-30.12:23:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2026-01-30.12:23:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-01-30.12:23:33::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-01-30.12:23:33::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2026-01-30.12:23:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2026-01-30.12:23:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2026-01-30.12:23:33::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2026-01-30.12:23:33::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2026-01-30.12:23:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/vtc_v8_2/src"

TRACE::2026-01-30.12:23:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2026-01-30.12:23:33::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2026-01-30.12:23:33::SCWMssOS::files -g -Wall -Wextra"

TRACE::2026-01-30.12:23:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2026-01-30.12:23:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-01-30.12:23:33::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-01-30.12:23:33::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2026-01-30.12:23:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_7/src"

TRACE::2026-01-30.12:23:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2026-01-30.12:23:34::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2026-01-30.12:23:34::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2026-01-30.12:23:34::SCWMssOS::"Compiling axivdma"

TRACE::2026-01-30.12:23:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2026-01-30.12:23:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2026-01-30.12:23:34::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2026-01-30.12:23:34::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2026-01-30.12:23:34::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2026-01-30.12:23:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2026-01-30.12:23:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2026-01-30.12:23:34::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2026-01-30.12:23:34::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2026-01-30.12:23:34::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2026-01-30.12:23:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2026-01-30.12:23:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2026-01-30.12:23:35::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2026-01-30.12:23:35::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2026-01-30.12:23:35::SCWMssOS::"Compiling ddrps"

TRACE::2026-01-30.12:23:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2026-01-30.12:23:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2026-01-30.12:23:35::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2026-01-30.12:23:35::SCWMssOS::files -g -Wall -Wextra"

TRACE::2026-01-30.12:23:35::SCWMssOS::"Compiling devcfg"

TRACE::2026-01-30.12:23:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2026-01-30.12:23:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2026-01-30.12:23:35::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2026-01-30.12:23:35::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2026-01-30.12:23:35::SCWMssOS::"Compiling dmaps"

TRACE::2026-01-30.12:23:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2026-01-30.12:23:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2026-01-30.12:23:36::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2026-01-30.12:23:36::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2026-01-30.12:23:36::SCWMssOS::"Compiling emacps"

TRACE::2026-01-30.12:23:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2026-01-30.12:23:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2026-01-30.12:23:36::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2026-01-30.12:23:36::SCWMssOS::files -g -Wall -Wextra"

TRACE::2026-01-30.12:23:36::SCWMssOS::"Compiling gpiops"

TRACE::2026-01-30.12:23:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2026-01-30.12:23:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2026-01-30.12:23:37::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2026-01-30.12:23:37::SCWMssOS::les -g -Wall -Wextra"

TRACE::2026-01-30.12:23:37::SCWMssOS::"Compiling gpio"

TRACE::2026-01-30.12:23:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2026-01-30.12:23:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2026-01-30.12:23:37::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2026-01-30.12:23:37::SCWMssOS::files -g -Wall -Wextra"

TRACE::2026-01-30.12:23:38::SCWMssOS::"Compiling qspips"

TRACE::2026-01-30.12:23:38::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2026-01-30.12:23:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2026-01-30.12:23:38::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2026-01-30.12:23:38::SCWMssOS::files -g -Wall -Wextra"

TRACE::2026-01-30.12:23:38::SCWMssOS::"Compiling scugic"

TRACE::2026-01-30.12:23:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2026-01-30.12:23:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2026-01-30.12:23:39::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2026-01-30.12:23:39::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2026-01-30.12:23:39::SCWMssOS::"Compiling scutimer"

TRACE::2026-01-30.12:23:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2026-01-30.12:23:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2026-01-30.12:23:39::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2026-01-30.12:23:39::SCWMssOS::files -g -Wall -Wextra"

TRACE::2026-01-30.12:23:39::SCWMssOS::"Compiling scuwdt"

TRACE::2026-01-30.12:23:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2026-01-30.12:23:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2026-01-30.12:23:39::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2026-01-30.12:23:39::SCWMssOS::les -g -Wall -Wextra"

TRACE::2026-01-30.12:23:39::SCWMssOS::"Compiling sdps"

TRACE::2026-01-30.12:23:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2026-01-30.12:23:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2026-01-30.12:23:40::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2026-01-30.12:23:40::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2026-01-30.12:23:40::SCWMssOS::"Compiling standalone"

TRACE::2026-01-30.12:23:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_11/src"

TRACE::2026-01-30.12:23:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2026-01-30.12:23:42::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2026-01-30.12:23:42::SCWMssOS::files -g -Wall -Wextra"

TRACE::2026-01-30.12:23:42::SCWMssOS::"Compiling ttcps"

TRACE::2026-01-30.12:23:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2026-01-30.12:23:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2026-01-30.12:23:43::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2026-01-30.12:23:43::SCWMssOS::files -g -Wall -Wextra"

TRACE::2026-01-30.12:23:43::SCWMssOS::"Compiling uartps"

TRACE::2026-01-30.12:23:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2026-01-30.12:23:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2026-01-30.12:23:44::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2026-01-30.12:23:44::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2026-01-30.12:23:44::SCWMssOS::"Compiling usbps"

TRACE::2026-01-30.12:23:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/vtc_v8_2/src"

TRACE::2026-01-30.12:23:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2026-01-30.12:23:44::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2026-01-30.12:23:44::SCWMssOS::es -g -Wall -Wextra"

TRACE::2026-01-30.12:23:44::SCWMssOS::"Compiling video timing controller"

TRACE::2026-01-30.12:23:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2026-01-30.12:23:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2026-01-30.12:23:45::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2026-01-30.12:23:45::SCWMssOS::files -g -Wall -Wextra"

TRACE::2026-01-30.12:23:45::SCWMssOS::"Compiling xadcps"

TRACE::2026-01-30.12:23:45::SCWMssOS::'Finished building libraries'

TRACE::2026-01-30.12:23:45::SCWMssOS::Copying to export directory.
TRACE::2026-01-30.12:23:45::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2026-01-30.12:23:45::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2026-01-30.12:23:45::SCWSystem::Completed Processing the domain domain_ps7_cortexa9_0
LOG::2026-01-30.12:23:45::SCWSystem::Completed Processing the sysconfig VGA_design_1_wrapper
LOG::2026-01-30.12:23:45::SCWPlatform::Completed generating the artifacts for system configuration VGA_design_1_wrapper
TRACE::2026-01-30.12:23:45::SCWPlatform::Started preparing the platform 
TRACE::2026-01-30.12:23:45::SCWSystem::Writing the bif file for system config VGA_design_1_wrapper
TRACE::2026-01-30.12:23:45::SCWSystem::dir created 
TRACE::2026-01-30.12:23:45::SCWSystem::Writing the bif 
TRACE::2026-01-30.12:23:45::SCWPlatform::Started writing the spfm file 
TRACE::2026-01-30.12:23:45::SCWPlatform::Started writing the xpfm file 
TRACE::2026-01-30.12:23:45::SCWPlatform::Completed generating the platform
TRACE::2026-01-30.12:23:45::SCWMssOS::Saving the mss changes C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-30.12:23:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2026-01-30.12:23:45::SCWMssOS::Completed writemss as part of save.
TRACE::2026-01-30.12:23:45::SCWMssOS::Commit changes completed.
TRACE::2026-01-30.12:23:45::SCWMssOS::Saving the mss changes C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-30.12:23:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2026-01-30.12:23:45::SCWMssOS::Completed writemss as part of save.
TRACE::2026-01-30.12:23:45::SCWMssOS::Commit changes completed.
TRACE::2026-01-30.12:23:45::SCWPlatform::Trying to open the hw design at C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-30.12:23:45::SCWPlatform::DSA given C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-30.12:23:45::SCWPlatform::DSA absoulate path C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-30.12:23:45::SCWPlatform::DSA directory C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-30.12:23:45::SCWPlatform:: Platform Path C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-30.12:23:45::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-30.12:23:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2026-01-30.12:23:45::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2026-01-30.12:23:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-30.12:23:45::SCWMssOS::Checking the sw design at  C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-30.12:23:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-01-30.12:23:45::SCWMssOS::Sw design exists and opened at  C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-30.12:23:45::SCWPlatform::Trying to open the hw design at C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-30.12:23:45::SCWPlatform::DSA given C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-30.12:23:45::SCWPlatform::DSA absoulate path C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-30.12:23:45::SCWPlatform::DSA directory C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-30.12:23:45::SCWPlatform:: Platform Path C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-30.12:23:45::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-30.12:23:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2026-01-30.12:23:45::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2026-01-30.12:23:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-30.12:23:45::SCWMssOS::Checking the sw design at  C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-30.12:23:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-01-30.12:23:45::SCWMssOS::Sw design exists and opened at  C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-30.12:23:45::SCWWriter::formatted JSON is {
	"platformName":	"VGA_design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"VGA_design_1_wrapper",
	"platHandOff":	"C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0CDrive/VGA_design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/VGA_design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"VGA_design_1_wrapper",
	"systems":	[{
			"systemName":	"VGA_design_1_wrapper",
			"systemDesc":	"VGA_design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"VGA_design_1_wrapper",
			"sysActiveDom":	"domain_ps7_cortexa9_0",
			"sysDefaultDom":	"domain_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"d2d420d87bcfafaa761d1aba64f21ae8",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"domain_ps7_cortexa9_0",
					"domainDispName":	"domain_ps7_cortexa9_0",
					"domainDesc":	"domain_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"0103012646b99f26b289ff154d95cad8",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2026-01-30.12:23:45::SCWPlatform::updated the xpfm file.
TRACE::2026-01-30.12:23:45::SCWPlatform::Trying to open the hw design at C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-30.12:23:45::SCWPlatform::DSA given C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-30.12:23:45::SCWPlatform::DSA absoulate path C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-30.12:23:45::SCWPlatform::DSA directory C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw
TRACE::2026-01-30.12:23:45::SCWPlatform:: Platform Path C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa
TRACE::2026-01-30.12:23:45::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2026-01-30.12:23:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2026-01-30.12:23:45::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2026-01-30.12:23:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-30.12:23:45::SCWMssOS::Checking the sw design at  C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
TRACE::2026-01-30.12:23:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-01-30.12:23:45::SCWMssOS::Sw design exists and opened at  C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/system.mss
