
Viper.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006b34  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000170  08006bf4  08006bf4  00016bf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006d64  08006d64  00020174  2**0
                  CONTENTS
  4 .ARM          00000000  08006d64  08006d64  00020174  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006d64  08006d64  00020174  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006d64  08006d64  00016d64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006d68  08006d68  00016d68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000174  20000000  08006d6c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002d8  20000174  08006ee0  00020174  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000044c  08006ee0  0002044c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020174  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012bc6  00000000  00000000  0002019c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002968  00000000  00000000  00032d62  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001100  00000000  00000000  000356d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000fc8  00000000  00000000  000367d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00012259  00000000  00000000  00037798  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000153cc  00000000  00000000  000499f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00068c1b  00000000  00000000  0005edbd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000c79d8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000042e8  00000000  00000000  000c7a28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000174 	.word	0x20000174
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08006bdc 	.word	0x08006bdc

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000178 	.word	0x20000178
 8000104:	08006bdc 	.word	0x08006bdc

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	; 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f8f0 	bl	8000414 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			; (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__divsi3>:
 8000240:	4603      	mov	r3, r0
 8000242:	430b      	orrs	r3, r1
 8000244:	d47f      	bmi.n	8000346 <__divsi3+0x106>
 8000246:	2200      	movs	r2, #0
 8000248:	0843      	lsrs	r3, r0, #1
 800024a:	428b      	cmp	r3, r1
 800024c:	d374      	bcc.n	8000338 <__divsi3+0xf8>
 800024e:	0903      	lsrs	r3, r0, #4
 8000250:	428b      	cmp	r3, r1
 8000252:	d35f      	bcc.n	8000314 <__divsi3+0xd4>
 8000254:	0a03      	lsrs	r3, r0, #8
 8000256:	428b      	cmp	r3, r1
 8000258:	d344      	bcc.n	80002e4 <__divsi3+0xa4>
 800025a:	0b03      	lsrs	r3, r0, #12
 800025c:	428b      	cmp	r3, r1
 800025e:	d328      	bcc.n	80002b2 <__divsi3+0x72>
 8000260:	0c03      	lsrs	r3, r0, #16
 8000262:	428b      	cmp	r3, r1
 8000264:	d30d      	bcc.n	8000282 <__divsi3+0x42>
 8000266:	22ff      	movs	r2, #255	; 0xff
 8000268:	0209      	lsls	r1, r1, #8
 800026a:	ba12      	rev	r2, r2
 800026c:	0c03      	lsrs	r3, r0, #16
 800026e:	428b      	cmp	r3, r1
 8000270:	d302      	bcc.n	8000278 <__divsi3+0x38>
 8000272:	1212      	asrs	r2, r2, #8
 8000274:	0209      	lsls	r1, r1, #8
 8000276:	d065      	beq.n	8000344 <__divsi3+0x104>
 8000278:	0b03      	lsrs	r3, r0, #12
 800027a:	428b      	cmp	r3, r1
 800027c:	d319      	bcc.n	80002b2 <__divsi3+0x72>
 800027e:	e000      	b.n	8000282 <__divsi3+0x42>
 8000280:	0a09      	lsrs	r1, r1, #8
 8000282:	0bc3      	lsrs	r3, r0, #15
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x4c>
 8000288:	03cb      	lsls	r3, r1, #15
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0b83      	lsrs	r3, r0, #14
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x58>
 8000294:	038b      	lsls	r3, r1, #14
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0b43      	lsrs	r3, r0, #13
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x64>
 80002a0:	034b      	lsls	r3, r1, #13
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0b03      	lsrs	r3, r0, #12
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x70>
 80002ac:	030b      	lsls	r3, r1, #12
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0ac3      	lsrs	r3, r0, #11
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x7c>
 80002b8:	02cb      	lsls	r3, r1, #11
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0a83      	lsrs	r3, r0, #10
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0x88>
 80002c4:	028b      	lsls	r3, r1, #10
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	0a43      	lsrs	r3, r0, #9
 80002cc:	428b      	cmp	r3, r1
 80002ce:	d301      	bcc.n	80002d4 <__divsi3+0x94>
 80002d0:	024b      	lsls	r3, r1, #9
 80002d2:	1ac0      	subs	r0, r0, r3
 80002d4:	4152      	adcs	r2, r2
 80002d6:	0a03      	lsrs	r3, r0, #8
 80002d8:	428b      	cmp	r3, r1
 80002da:	d301      	bcc.n	80002e0 <__divsi3+0xa0>
 80002dc:	020b      	lsls	r3, r1, #8
 80002de:	1ac0      	subs	r0, r0, r3
 80002e0:	4152      	adcs	r2, r2
 80002e2:	d2cd      	bcs.n	8000280 <__divsi3+0x40>
 80002e4:	09c3      	lsrs	r3, r0, #7
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xae>
 80002ea:	01cb      	lsls	r3, r1, #7
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	0983      	lsrs	r3, r0, #6
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xba>
 80002f6:	018b      	lsls	r3, r1, #6
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0943      	lsrs	r3, r0, #5
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xc6>
 8000302:	014b      	lsls	r3, r1, #5
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0903      	lsrs	r3, r0, #4
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xd2>
 800030e:	010b      	lsls	r3, r1, #4
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	08c3      	lsrs	r3, r0, #3
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xde>
 800031a:	00cb      	lsls	r3, r1, #3
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	0883      	lsrs	r3, r0, #2
 8000322:	428b      	cmp	r3, r1
 8000324:	d301      	bcc.n	800032a <__divsi3+0xea>
 8000326:	008b      	lsls	r3, r1, #2
 8000328:	1ac0      	subs	r0, r0, r3
 800032a:	4152      	adcs	r2, r2
 800032c:	0843      	lsrs	r3, r0, #1
 800032e:	428b      	cmp	r3, r1
 8000330:	d301      	bcc.n	8000336 <__divsi3+0xf6>
 8000332:	004b      	lsls	r3, r1, #1
 8000334:	1ac0      	subs	r0, r0, r3
 8000336:	4152      	adcs	r2, r2
 8000338:	1a41      	subs	r1, r0, r1
 800033a:	d200      	bcs.n	800033e <__divsi3+0xfe>
 800033c:	4601      	mov	r1, r0
 800033e:	4152      	adcs	r2, r2
 8000340:	4610      	mov	r0, r2
 8000342:	4770      	bx	lr
 8000344:	e05d      	b.n	8000402 <__divsi3+0x1c2>
 8000346:	0fca      	lsrs	r2, r1, #31
 8000348:	d000      	beq.n	800034c <__divsi3+0x10c>
 800034a:	4249      	negs	r1, r1
 800034c:	1003      	asrs	r3, r0, #32
 800034e:	d300      	bcc.n	8000352 <__divsi3+0x112>
 8000350:	4240      	negs	r0, r0
 8000352:	4053      	eors	r3, r2
 8000354:	2200      	movs	r2, #0
 8000356:	469c      	mov	ip, r3
 8000358:	0903      	lsrs	r3, r0, #4
 800035a:	428b      	cmp	r3, r1
 800035c:	d32d      	bcc.n	80003ba <__divsi3+0x17a>
 800035e:	0a03      	lsrs	r3, r0, #8
 8000360:	428b      	cmp	r3, r1
 8000362:	d312      	bcc.n	800038a <__divsi3+0x14a>
 8000364:	22fc      	movs	r2, #252	; 0xfc
 8000366:	0189      	lsls	r1, r1, #6
 8000368:	ba12      	rev	r2, r2
 800036a:	0a03      	lsrs	r3, r0, #8
 800036c:	428b      	cmp	r3, r1
 800036e:	d30c      	bcc.n	800038a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	1192      	asrs	r2, r2, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d308      	bcc.n	800038a <__divsi3+0x14a>
 8000378:	0189      	lsls	r1, r1, #6
 800037a:	1192      	asrs	r2, r2, #6
 800037c:	428b      	cmp	r3, r1
 800037e:	d304      	bcc.n	800038a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	d03a      	beq.n	80003fa <__divsi3+0x1ba>
 8000384:	1192      	asrs	r2, r2, #6
 8000386:	e000      	b.n	800038a <__divsi3+0x14a>
 8000388:	0989      	lsrs	r1, r1, #6
 800038a:	09c3      	lsrs	r3, r0, #7
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x154>
 8000390:	01cb      	lsls	r3, r1, #7
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	0983      	lsrs	r3, r0, #6
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x160>
 800039c:	018b      	lsls	r3, r1, #6
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0943      	lsrs	r3, r0, #5
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x16c>
 80003a8:	014b      	lsls	r3, r1, #5
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	0903      	lsrs	r3, r0, #4
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x178>
 80003b4:	010b      	lsls	r3, r1, #4
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	08c3      	lsrs	r3, r0, #3
 80003bc:	428b      	cmp	r3, r1
 80003be:	d301      	bcc.n	80003c4 <__divsi3+0x184>
 80003c0:	00cb      	lsls	r3, r1, #3
 80003c2:	1ac0      	subs	r0, r0, r3
 80003c4:	4152      	adcs	r2, r2
 80003c6:	0883      	lsrs	r3, r0, #2
 80003c8:	428b      	cmp	r3, r1
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x190>
 80003cc:	008b      	lsls	r3, r1, #2
 80003ce:	1ac0      	subs	r0, r0, r3
 80003d0:	4152      	adcs	r2, r2
 80003d2:	d2d9      	bcs.n	8000388 <__divsi3+0x148>
 80003d4:	0843      	lsrs	r3, r0, #1
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d301      	bcc.n	80003de <__divsi3+0x19e>
 80003da:	004b      	lsls	r3, r1, #1
 80003dc:	1ac0      	subs	r0, r0, r3
 80003de:	4152      	adcs	r2, r2
 80003e0:	1a41      	subs	r1, r0, r1
 80003e2:	d200      	bcs.n	80003e6 <__divsi3+0x1a6>
 80003e4:	4601      	mov	r1, r0
 80003e6:	4663      	mov	r3, ip
 80003e8:	4152      	adcs	r2, r2
 80003ea:	105b      	asrs	r3, r3, #1
 80003ec:	4610      	mov	r0, r2
 80003ee:	d301      	bcc.n	80003f4 <__divsi3+0x1b4>
 80003f0:	4240      	negs	r0, r0
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d500      	bpl.n	80003f8 <__divsi3+0x1b8>
 80003f6:	4249      	negs	r1, r1
 80003f8:	4770      	bx	lr
 80003fa:	4663      	mov	r3, ip
 80003fc:	105b      	asrs	r3, r3, #1
 80003fe:	d300      	bcc.n	8000402 <__divsi3+0x1c2>
 8000400:	4240      	negs	r0, r0
 8000402:	b501      	push	{r0, lr}
 8000404:	2000      	movs	r0, #0
 8000406:	f000 f805 	bl	8000414 <__aeabi_idiv0>
 800040a:	bd02      	pop	{r1, pc}

0800040c <__aeabi_idivmod>:
 800040c:	2900      	cmp	r1, #0
 800040e:	d0f8      	beq.n	8000402 <__divsi3+0x1c2>
 8000410:	e716      	b.n	8000240 <__divsi3>
 8000412:	4770      	bx	lr

08000414 <__aeabi_idiv0>:
 8000414:	4770      	bx	lr
 8000416:	46c0      	nop			; (mov r8, r8)

08000418 <__aeabi_cdrcmple>:
 8000418:	4684      	mov	ip, r0
 800041a:	0010      	movs	r0, r2
 800041c:	4662      	mov	r2, ip
 800041e:	468c      	mov	ip, r1
 8000420:	0019      	movs	r1, r3
 8000422:	4663      	mov	r3, ip
 8000424:	e000      	b.n	8000428 <__aeabi_cdcmpeq>
 8000426:	46c0      	nop			; (mov r8, r8)

08000428 <__aeabi_cdcmpeq>:
 8000428:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800042a:	f000 ff0d 	bl	8001248 <__ledf2>
 800042e:	2800      	cmp	r0, #0
 8000430:	d401      	bmi.n	8000436 <__aeabi_cdcmpeq+0xe>
 8000432:	2100      	movs	r1, #0
 8000434:	42c8      	cmn	r0, r1
 8000436:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000438 <__aeabi_dcmpeq>:
 8000438:	b510      	push	{r4, lr}
 800043a:	f000 fe5d 	bl	80010f8 <__eqdf2>
 800043e:	4240      	negs	r0, r0
 8000440:	3001      	adds	r0, #1
 8000442:	bd10      	pop	{r4, pc}

08000444 <__aeabi_dcmplt>:
 8000444:	b510      	push	{r4, lr}
 8000446:	f000 feff 	bl	8001248 <__ledf2>
 800044a:	2800      	cmp	r0, #0
 800044c:	db01      	blt.n	8000452 <__aeabi_dcmplt+0xe>
 800044e:	2000      	movs	r0, #0
 8000450:	bd10      	pop	{r4, pc}
 8000452:	2001      	movs	r0, #1
 8000454:	bd10      	pop	{r4, pc}
 8000456:	46c0      	nop			; (mov r8, r8)

08000458 <__aeabi_dcmple>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f000 fef5 	bl	8001248 <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	dd01      	ble.n	8000466 <__aeabi_dcmple+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__aeabi_dcmpgt>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f000 fe85 	bl	800117c <__gedf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dc01      	bgt.n	800047a <__aeabi_dcmpgt+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			; (mov r8, r8)

08000480 <__aeabi_dcmpge>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f000 fe7b 	bl	800117c <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	da01      	bge.n	800048e <__aeabi_dcmpge+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			; (mov r8, r8)

08000494 <__aeabi_dadd>:
 8000494:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000496:	464f      	mov	r7, r9
 8000498:	4646      	mov	r6, r8
 800049a:	46d6      	mov	lr, sl
 800049c:	000d      	movs	r5, r1
 800049e:	0004      	movs	r4, r0
 80004a0:	b5c0      	push	{r6, r7, lr}
 80004a2:	001f      	movs	r7, r3
 80004a4:	0011      	movs	r1, r2
 80004a6:	0328      	lsls	r0, r5, #12
 80004a8:	0f62      	lsrs	r2, r4, #29
 80004aa:	0a40      	lsrs	r0, r0, #9
 80004ac:	4310      	orrs	r0, r2
 80004ae:	007a      	lsls	r2, r7, #1
 80004b0:	0d52      	lsrs	r2, r2, #21
 80004b2:	00e3      	lsls	r3, r4, #3
 80004b4:	033c      	lsls	r4, r7, #12
 80004b6:	4691      	mov	r9, r2
 80004b8:	0a64      	lsrs	r4, r4, #9
 80004ba:	0ffa      	lsrs	r2, r7, #31
 80004bc:	0f4f      	lsrs	r7, r1, #29
 80004be:	006e      	lsls	r6, r5, #1
 80004c0:	4327      	orrs	r7, r4
 80004c2:	4692      	mov	sl, r2
 80004c4:	46b8      	mov	r8, r7
 80004c6:	0d76      	lsrs	r6, r6, #21
 80004c8:	0fed      	lsrs	r5, r5, #31
 80004ca:	00c9      	lsls	r1, r1, #3
 80004cc:	4295      	cmp	r5, r2
 80004ce:	d100      	bne.n	80004d2 <__aeabi_dadd+0x3e>
 80004d0:	e099      	b.n	8000606 <__aeabi_dadd+0x172>
 80004d2:	464c      	mov	r4, r9
 80004d4:	1b34      	subs	r4, r6, r4
 80004d6:	46a4      	mov	ip, r4
 80004d8:	2c00      	cmp	r4, #0
 80004da:	dc00      	bgt.n	80004de <__aeabi_dadd+0x4a>
 80004dc:	e07c      	b.n	80005d8 <__aeabi_dadd+0x144>
 80004de:	464a      	mov	r2, r9
 80004e0:	2a00      	cmp	r2, #0
 80004e2:	d100      	bne.n	80004e6 <__aeabi_dadd+0x52>
 80004e4:	e0b8      	b.n	8000658 <__aeabi_dadd+0x1c4>
 80004e6:	4ac5      	ldr	r2, [pc, #788]	; (80007fc <__aeabi_dadd+0x368>)
 80004e8:	4296      	cmp	r6, r2
 80004ea:	d100      	bne.n	80004ee <__aeabi_dadd+0x5a>
 80004ec:	e11c      	b.n	8000728 <__aeabi_dadd+0x294>
 80004ee:	2280      	movs	r2, #128	; 0x80
 80004f0:	003c      	movs	r4, r7
 80004f2:	0412      	lsls	r2, r2, #16
 80004f4:	4314      	orrs	r4, r2
 80004f6:	46a0      	mov	r8, r4
 80004f8:	4662      	mov	r2, ip
 80004fa:	2a38      	cmp	r2, #56	; 0x38
 80004fc:	dd00      	ble.n	8000500 <__aeabi_dadd+0x6c>
 80004fe:	e161      	b.n	80007c4 <__aeabi_dadd+0x330>
 8000500:	2a1f      	cmp	r2, #31
 8000502:	dd00      	ble.n	8000506 <__aeabi_dadd+0x72>
 8000504:	e1cc      	b.n	80008a0 <__aeabi_dadd+0x40c>
 8000506:	4664      	mov	r4, ip
 8000508:	2220      	movs	r2, #32
 800050a:	1b12      	subs	r2, r2, r4
 800050c:	4644      	mov	r4, r8
 800050e:	4094      	lsls	r4, r2
 8000510:	000f      	movs	r7, r1
 8000512:	46a1      	mov	r9, r4
 8000514:	4664      	mov	r4, ip
 8000516:	4091      	lsls	r1, r2
 8000518:	40e7      	lsrs	r7, r4
 800051a:	464c      	mov	r4, r9
 800051c:	1e4a      	subs	r2, r1, #1
 800051e:	4191      	sbcs	r1, r2
 8000520:	433c      	orrs	r4, r7
 8000522:	4642      	mov	r2, r8
 8000524:	4321      	orrs	r1, r4
 8000526:	4664      	mov	r4, ip
 8000528:	40e2      	lsrs	r2, r4
 800052a:	1a80      	subs	r0, r0, r2
 800052c:	1a5c      	subs	r4, r3, r1
 800052e:	42a3      	cmp	r3, r4
 8000530:	419b      	sbcs	r3, r3
 8000532:	425f      	negs	r7, r3
 8000534:	1bc7      	subs	r7, r0, r7
 8000536:	023b      	lsls	r3, r7, #8
 8000538:	d400      	bmi.n	800053c <__aeabi_dadd+0xa8>
 800053a:	e0d0      	b.n	80006de <__aeabi_dadd+0x24a>
 800053c:	027f      	lsls	r7, r7, #9
 800053e:	0a7f      	lsrs	r7, r7, #9
 8000540:	2f00      	cmp	r7, #0
 8000542:	d100      	bne.n	8000546 <__aeabi_dadd+0xb2>
 8000544:	e0ff      	b.n	8000746 <__aeabi_dadd+0x2b2>
 8000546:	0038      	movs	r0, r7
 8000548:	f001 fd46 	bl	8001fd8 <__clzsi2>
 800054c:	0001      	movs	r1, r0
 800054e:	3908      	subs	r1, #8
 8000550:	2320      	movs	r3, #32
 8000552:	0022      	movs	r2, r4
 8000554:	1a5b      	subs	r3, r3, r1
 8000556:	408f      	lsls	r7, r1
 8000558:	40da      	lsrs	r2, r3
 800055a:	408c      	lsls	r4, r1
 800055c:	4317      	orrs	r7, r2
 800055e:	42b1      	cmp	r1, r6
 8000560:	da00      	bge.n	8000564 <__aeabi_dadd+0xd0>
 8000562:	e0ff      	b.n	8000764 <__aeabi_dadd+0x2d0>
 8000564:	1b89      	subs	r1, r1, r6
 8000566:	1c4b      	adds	r3, r1, #1
 8000568:	2b1f      	cmp	r3, #31
 800056a:	dd00      	ble.n	800056e <__aeabi_dadd+0xda>
 800056c:	e0a8      	b.n	80006c0 <__aeabi_dadd+0x22c>
 800056e:	2220      	movs	r2, #32
 8000570:	0039      	movs	r1, r7
 8000572:	1ad2      	subs	r2, r2, r3
 8000574:	0020      	movs	r0, r4
 8000576:	4094      	lsls	r4, r2
 8000578:	4091      	lsls	r1, r2
 800057a:	40d8      	lsrs	r0, r3
 800057c:	1e62      	subs	r2, r4, #1
 800057e:	4194      	sbcs	r4, r2
 8000580:	40df      	lsrs	r7, r3
 8000582:	2600      	movs	r6, #0
 8000584:	4301      	orrs	r1, r0
 8000586:	430c      	orrs	r4, r1
 8000588:	0763      	lsls	r3, r4, #29
 800058a:	d009      	beq.n	80005a0 <__aeabi_dadd+0x10c>
 800058c:	230f      	movs	r3, #15
 800058e:	4023      	ands	r3, r4
 8000590:	2b04      	cmp	r3, #4
 8000592:	d005      	beq.n	80005a0 <__aeabi_dadd+0x10c>
 8000594:	1d23      	adds	r3, r4, #4
 8000596:	42a3      	cmp	r3, r4
 8000598:	41a4      	sbcs	r4, r4
 800059a:	4264      	negs	r4, r4
 800059c:	193f      	adds	r7, r7, r4
 800059e:	001c      	movs	r4, r3
 80005a0:	023b      	lsls	r3, r7, #8
 80005a2:	d400      	bmi.n	80005a6 <__aeabi_dadd+0x112>
 80005a4:	e09e      	b.n	80006e4 <__aeabi_dadd+0x250>
 80005a6:	4b95      	ldr	r3, [pc, #596]	; (80007fc <__aeabi_dadd+0x368>)
 80005a8:	3601      	adds	r6, #1
 80005aa:	429e      	cmp	r6, r3
 80005ac:	d100      	bne.n	80005b0 <__aeabi_dadd+0x11c>
 80005ae:	e0b7      	b.n	8000720 <__aeabi_dadd+0x28c>
 80005b0:	4a93      	ldr	r2, [pc, #588]	; (8000800 <__aeabi_dadd+0x36c>)
 80005b2:	08e4      	lsrs	r4, r4, #3
 80005b4:	4017      	ands	r7, r2
 80005b6:	077b      	lsls	r3, r7, #29
 80005b8:	0571      	lsls	r1, r6, #21
 80005ba:	027f      	lsls	r7, r7, #9
 80005bc:	4323      	orrs	r3, r4
 80005be:	0b3f      	lsrs	r7, r7, #12
 80005c0:	0d4a      	lsrs	r2, r1, #21
 80005c2:	0512      	lsls	r2, r2, #20
 80005c4:	433a      	orrs	r2, r7
 80005c6:	07ed      	lsls	r5, r5, #31
 80005c8:	432a      	orrs	r2, r5
 80005ca:	0018      	movs	r0, r3
 80005cc:	0011      	movs	r1, r2
 80005ce:	bce0      	pop	{r5, r6, r7}
 80005d0:	46ba      	mov	sl, r7
 80005d2:	46b1      	mov	r9, r6
 80005d4:	46a8      	mov	r8, r5
 80005d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005d8:	2c00      	cmp	r4, #0
 80005da:	d04b      	beq.n	8000674 <__aeabi_dadd+0x1e0>
 80005dc:	464c      	mov	r4, r9
 80005de:	1ba4      	subs	r4, r4, r6
 80005e0:	46a4      	mov	ip, r4
 80005e2:	2e00      	cmp	r6, #0
 80005e4:	d000      	beq.n	80005e8 <__aeabi_dadd+0x154>
 80005e6:	e123      	b.n	8000830 <__aeabi_dadd+0x39c>
 80005e8:	0004      	movs	r4, r0
 80005ea:	431c      	orrs	r4, r3
 80005ec:	d100      	bne.n	80005f0 <__aeabi_dadd+0x15c>
 80005ee:	e1af      	b.n	8000950 <__aeabi_dadd+0x4bc>
 80005f0:	4662      	mov	r2, ip
 80005f2:	1e54      	subs	r4, r2, #1
 80005f4:	2a01      	cmp	r2, #1
 80005f6:	d100      	bne.n	80005fa <__aeabi_dadd+0x166>
 80005f8:	e215      	b.n	8000a26 <__aeabi_dadd+0x592>
 80005fa:	4d80      	ldr	r5, [pc, #512]	; (80007fc <__aeabi_dadd+0x368>)
 80005fc:	45ac      	cmp	ip, r5
 80005fe:	d100      	bne.n	8000602 <__aeabi_dadd+0x16e>
 8000600:	e1c8      	b.n	8000994 <__aeabi_dadd+0x500>
 8000602:	46a4      	mov	ip, r4
 8000604:	e11b      	b.n	800083e <__aeabi_dadd+0x3aa>
 8000606:	464a      	mov	r2, r9
 8000608:	1ab2      	subs	r2, r6, r2
 800060a:	4694      	mov	ip, r2
 800060c:	2a00      	cmp	r2, #0
 800060e:	dc00      	bgt.n	8000612 <__aeabi_dadd+0x17e>
 8000610:	e0ac      	b.n	800076c <__aeabi_dadd+0x2d8>
 8000612:	464a      	mov	r2, r9
 8000614:	2a00      	cmp	r2, #0
 8000616:	d043      	beq.n	80006a0 <__aeabi_dadd+0x20c>
 8000618:	4a78      	ldr	r2, [pc, #480]	; (80007fc <__aeabi_dadd+0x368>)
 800061a:	4296      	cmp	r6, r2
 800061c:	d100      	bne.n	8000620 <__aeabi_dadd+0x18c>
 800061e:	e1af      	b.n	8000980 <__aeabi_dadd+0x4ec>
 8000620:	2280      	movs	r2, #128	; 0x80
 8000622:	003c      	movs	r4, r7
 8000624:	0412      	lsls	r2, r2, #16
 8000626:	4314      	orrs	r4, r2
 8000628:	46a0      	mov	r8, r4
 800062a:	4662      	mov	r2, ip
 800062c:	2a38      	cmp	r2, #56	; 0x38
 800062e:	dc67      	bgt.n	8000700 <__aeabi_dadd+0x26c>
 8000630:	2a1f      	cmp	r2, #31
 8000632:	dc00      	bgt.n	8000636 <__aeabi_dadd+0x1a2>
 8000634:	e15f      	b.n	80008f6 <__aeabi_dadd+0x462>
 8000636:	4647      	mov	r7, r8
 8000638:	3a20      	subs	r2, #32
 800063a:	40d7      	lsrs	r7, r2
 800063c:	4662      	mov	r2, ip
 800063e:	2a20      	cmp	r2, #32
 8000640:	d005      	beq.n	800064e <__aeabi_dadd+0x1ba>
 8000642:	4664      	mov	r4, ip
 8000644:	2240      	movs	r2, #64	; 0x40
 8000646:	1b12      	subs	r2, r2, r4
 8000648:	4644      	mov	r4, r8
 800064a:	4094      	lsls	r4, r2
 800064c:	4321      	orrs	r1, r4
 800064e:	1e4a      	subs	r2, r1, #1
 8000650:	4191      	sbcs	r1, r2
 8000652:	000c      	movs	r4, r1
 8000654:	433c      	orrs	r4, r7
 8000656:	e057      	b.n	8000708 <__aeabi_dadd+0x274>
 8000658:	003a      	movs	r2, r7
 800065a:	430a      	orrs	r2, r1
 800065c:	d100      	bne.n	8000660 <__aeabi_dadd+0x1cc>
 800065e:	e105      	b.n	800086c <__aeabi_dadd+0x3d8>
 8000660:	0022      	movs	r2, r4
 8000662:	3a01      	subs	r2, #1
 8000664:	2c01      	cmp	r4, #1
 8000666:	d100      	bne.n	800066a <__aeabi_dadd+0x1d6>
 8000668:	e182      	b.n	8000970 <__aeabi_dadd+0x4dc>
 800066a:	4c64      	ldr	r4, [pc, #400]	; (80007fc <__aeabi_dadd+0x368>)
 800066c:	45a4      	cmp	ip, r4
 800066e:	d05b      	beq.n	8000728 <__aeabi_dadd+0x294>
 8000670:	4694      	mov	ip, r2
 8000672:	e741      	b.n	80004f8 <__aeabi_dadd+0x64>
 8000674:	4c63      	ldr	r4, [pc, #396]	; (8000804 <__aeabi_dadd+0x370>)
 8000676:	1c77      	adds	r7, r6, #1
 8000678:	4227      	tst	r7, r4
 800067a:	d000      	beq.n	800067e <__aeabi_dadd+0x1ea>
 800067c:	e0c4      	b.n	8000808 <__aeabi_dadd+0x374>
 800067e:	0004      	movs	r4, r0
 8000680:	431c      	orrs	r4, r3
 8000682:	2e00      	cmp	r6, #0
 8000684:	d000      	beq.n	8000688 <__aeabi_dadd+0x1f4>
 8000686:	e169      	b.n	800095c <__aeabi_dadd+0x4c8>
 8000688:	2c00      	cmp	r4, #0
 800068a:	d100      	bne.n	800068e <__aeabi_dadd+0x1fa>
 800068c:	e1bf      	b.n	8000a0e <__aeabi_dadd+0x57a>
 800068e:	4644      	mov	r4, r8
 8000690:	430c      	orrs	r4, r1
 8000692:	d000      	beq.n	8000696 <__aeabi_dadd+0x202>
 8000694:	e1d0      	b.n	8000a38 <__aeabi_dadd+0x5a4>
 8000696:	0742      	lsls	r2, r0, #29
 8000698:	08db      	lsrs	r3, r3, #3
 800069a:	4313      	orrs	r3, r2
 800069c:	08c0      	lsrs	r0, r0, #3
 800069e:	e029      	b.n	80006f4 <__aeabi_dadd+0x260>
 80006a0:	003a      	movs	r2, r7
 80006a2:	430a      	orrs	r2, r1
 80006a4:	d100      	bne.n	80006a8 <__aeabi_dadd+0x214>
 80006a6:	e170      	b.n	800098a <__aeabi_dadd+0x4f6>
 80006a8:	4662      	mov	r2, ip
 80006aa:	4664      	mov	r4, ip
 80006ac:	3a01      	subs	r2, #1
 80006ae:	2c01      	cmp	r4, #1
 80006b0:	d100      	bne.n	80006b4 <__aeabi_dadd+0x220>
 80006b2:	e0e0      	b.n	8000876 <__aeabi_dadd+0x3e2>
 80006b4:	4c51      	ldr	r4, [pc, #324]	; (80007fc <__aeabi_dadd+0x368>)
 80006b6:	45a4      	cmp	ip, r4
 80006b8:	d100      	bne.n	80006bc <__aeabi_dadd+0x228>
 80006ba:	e161      	b.n	8000980 <__aeabi_dadd+0x4ec>
 80006bc:	4694      	mov	ip, r2
 80006be:	e7b4      	b.n	800062a <__aeabi_dadd+0x196>
 80006c0:	003a      	movs	r2, r7
 80006c2:	391f      	subs	r1, #31
 80006c4:	40ca      	lsrs	r2, r1
 80006c6:	0011      	movs	r1, r2
 80006c8:	2b20      	cmp	r3, #32
 80006ca:	d003      	beq.n	80006d4 <__aeabi_dadd+0x240>
 80006cc:	2240      	movs	r2, #64	; 0x40
 80006ce:	1ad3      	subs	r3, r2, r3
 80006d0:	409f      	lsls	r7, r3
 80006d2:	433c      	orrs	r4, r7
 80006d4:	1e63      	subs	r3, r4, #1
 80006d6:	419c      	sbcs	r4, r3
 80006d8:	2700      	movs	r7, #0
 80006da:	2600      	movs	r6, #0
 80006dc:	430c      	orrs	r4, r1
 80006de:	0763      	lsls	r3, r4, #29
 80006e0:	d000      	beq.n	80006e4 <__aeabi_dadd+0x250>
 80006e2:	e753      	b.n	800058c <__aeabi_dadd+0xf8>
 80006e4:	46b4      	mov	ip, r6
 80006e6:	08e4      	lsrs	r4, r4, #3
 80006e8:	077b      	lsls	r3, r7, #29
 80006ea:	4323      	orrs	r3, r4
 80006ec:	08f8      	lsrs	r0, r7, #3
 80006ee:	4a43      	ldr	r2, [pc, #268]	; (80007fc <__aeabi_dadd+0x368>)
 80006f0:	4594      	cmp	ip, r2
 80006f2:	d01d      	beq.n	8000730 <__aeabi_dadd+0x29c>
 80006f4:	4662      	mov	r2, ip
 80006f6:	0307      	lsls	r7, r0, #12
 80006f8:	0552      	lsls	r2, r2, #21
 80006fa:	0b3f      	lsrs	r7, r7, #12
 80006fc:	0d52      	lsrs	r2, r2, #21
 80006fe:	e760      	b.n	80005c2 <__aeabi_dadd+0x12e>
 8000700:	4644      	mov	r4, r8
 8000702:	430c      	orrs	r4, r1
 8000704:	1e62      	subs	r2, r4, #1
 8000706:	4194      	sbcs	r4, r2
 8000708:	18e4      	adds	r4, r4, r3
 800070a:	429c      	cmp	r4, r3
 800070c:	419b      	sbcs	r3, r3
 800070e:	425f      	negs	r7, r3
 8000710:	183f      	adds	r7, r7, r0
 8000712:	023b      	lsls	r3, r7, #8
 8000714:	d5e3      	bpl.n	80006de <__aeabi_dadd+0x24a>
 8000716:	4b39      	ldr	r3, [pc, #228]	; (80007fc <__aeabi_dadd+0x368>)
 8000718:	3601      	adds	r6, #1
 800071a:	429e      	cmp	r6, r3
 800071c:	d000      	beq.n	8000720 <__aeabi_dadd+0x28c>
 800071e:	e0b5      	b.n	800088c <__aeabi_dadd+0x3f8>
 8000720:	0032      	movs	r2, r6
 8000722:	2700      	movs	r7, #0
 8000724:	2300      	movs	r3, #0
 8000726:	e74c      	b.n	80005c2 <__aeabi_dadd+0x12e>
 8000728:	0742      	lsls	r2, r0, #29
 800072a:	08db      	lsrs	r3, r3, #3
 800072c:	4313      	orrs	r3, r2
 800072e:	08c0      	lsrs	r0, r0, #3
 8000730:	001a      	movs	r2, r3
 8000732:	4302      	orrs	r2, r0
 8000734:	d100      	bne.n	8000738 <__aeabi_dadd+0x2a4>
 8000736:	e1e1      	b.n	8000afc <__aeabi_dadd+0x668>
 8000738:	2780      	movs	r7, #128	; 0x80
 800073a:	033f      	lsls	r7, r7, #12
 800073c:	4307      	orrs	r7, r0
 800073e:	033f      	lsls	r7, r7, #12
 8000740:	4a2e      	ldr	r2, [pc, #184]	; (80007fc <__aeabi_dadd+0x368>)
 8000742:	0b3f      	lsrs	r7, r7, #12
 8000744:	e73d      	b.n	80005c2 <__aeabi_dadd+0x12e>
 8000746:	0020      	movs	r0, r4
 8000748:	f001 fc46 	bl	8001fd8 <__clzsi2>
 800074c:	0001      	movs	r1, r0
 800074e:	3118      	adds	r1, #24
 8000750:	291f      	cmp	r1, #31
 8000752:	dc00      	bgt.n	8000756 <__aeabi_dadd+0x2c2>
 8000754:	e6fc      	b.n	8000550 <__aeabi_dadd+0xbc>
 8000756:	3808      	subs	r0, #8
 8000758:	4084      	lsls	r4, r0
 800075a:	0027      	movs	r7, r4
 800075c:	2400      	movs	r4, #0
 800075e:	42b1      	cmp	r1, r6
 8000760:	db00      	blt.n	8000764 <__aeabi_dadd+0x2d0>
 8000762:	e6ff      	b.n	8000564 <__aeabi_dadd+0xd0>
 8000764:	4a26      	ldr	r2, [pc, #152]	; (8000800 <__aeabi_dadd+0x36c>)
 8000766:	1a76      	subs	r6, r6, r1
 8000768:	4017      	ands	r7, r2
 800076a:	e70d      	b.n	8000588 <__aeabi_dadd+0xf4>
 800076c:	2a00      	cmp	r2, #0
 800076e:	d02f      	beq.n	80007d0 <__aeabi_dadd+0x33c>
 8000770:	464a      	mov	r2, r9
 8000772:	1b92      	subs	r2, r2, r6
 8000774:	4694      	mov	ip, r2
 8000776:	2e00      	cmp	r6, #0
 8000778:	d100      	bne.n	800077c <__aeabi_dadd+0x2e8>
 800077a:	e0ad      	b.n	80008d8 <__aeabi_dadd+0x444>
 800077c:	4a1f      	ldr	r2, [pc, #124]	; (80007fc <__aeabi_dadd+0x368>)
 800077e:	4591      	cmp	r9, r2
 8000780:	d100      	bne.n	8000784 <__aeabi_dadd+0x2f0>
 8000782:	e10f      	b.n	80009a4 <__aeabi_dadd+0x510>
 8000784:	2280      	movs	r2, #128	; 0x80
 8000786:	0412      	lsls	r2, r2, #16
 8000788:	4310      	orrs	r0, r2
 800078a:	4662      	mov	r2, ip
 800078c:	2a38      	cmp	r2, #56	; 0x38
 800078e:	dd00      	ble.n	8000792 <__aeabi_dadd+0x2fe>
 8000790:	e10f      	b.n	80009b2 <__aeabi_dadd+0x51e>
 8000792:	2a1f      	cmp	r2, #31
 8000794:	dd00      	ble.n	8000798 <__aeabi_dadd+0x304>
 8000796:	e180      	b.n	8000a9a <__aeabi_dadd+0x606>
 8000798:	4664      	mov	r4, ip
 800079a:	2220      	movs	r2, #32
 800079c:	001e      	movs	r6, r3
 800079e:	1b12      	subs	r2, r2, r4
 80007a0:	4667      	mov	r7, ip
 80007a2:	0004      	movs	r4, r0
 80007a4:	4093      	lsls	r3, r2
 80007a6:	4094      	lsls	r4, r2
 80007a8:	40fe      	lsrs	r6, r7
 80007aa:	1e5a      	subs	r2, r3, #1
 80007ac:	4193      	sbcs	r3, r2
 80007ae:	40f8      	lsrs	r0, r7
 80007b0:	4334      	orrs	r4, r6
 80007b2:	431c      	orrs	r4, r3
 80007b4:	4480      	add	r8, r0
 80007b6:	1864      	adds	r4, r4, r1
 80007b8:	428c      	cmp	r4, r1
 80007ba:	41bf      	sbcs	r7, r7
 80007bc:	427f      	negs	r7, r7
 80007be:	464e      	mov	r6, r9
 80007c0:	4447      	add	r7, r8
 80007c2:	e7a6      	b.n	8000712 <__aeabi_dadd+0x27e>
 80007c4:	4642      	mov	r2, r8
 80007c6:	430a      	orrs	r2, r1
 80007c8:	0011      	movs	r1, r2
 80007ca:	1e4a      	subs	r2, r1, #1
 80007cc:	4191      	sbcs	r1, r2
 80007ce:	e6ad      	b.n	800052c <__aeabi_dadd+0x98>
 80007d0:	4c0c      	ldr	r4, [pc, #48]	; (8000804 <__aeabi_dadd+0x370>)
 80007d2:	1c72      	adds	r2, r6, #1
 80007d4:	4222      	tst	r2, r4
 80007d6:	d000      	beq.n	80007da <__aeabi_dadd+0x346>
 80007d8:	e0a1      	b.n	800091e <__aeabi_dadd+0x48a>
 80007da:	0002      	movs	r2, r0
 80007dc:	431a      	orrs	r2, r3
 80007de:	2e00      	cmp	r6, #0
 80007e0:	d000      	beq.n	80007e4 <__aeabi_dadd+0x350>
 80007e2:	e0fa      	b.n	80009da <__aeabi_dadd+0x546>
 80007e4:	2a00      	cmp	r2, #0
 80007e6:	d100      	bne.n	80007ea <__aeabi_dadd+0x356>
 80007e8:	e145      	b.n	8000a76 <__aeabi_dadd+0x5e2>
 80007ea:	003a      	movs	r2, r7
 80007ec:	430a      	orrs	r2, r1
 80007ee:	d000      	beq.n	80007f2 <__aeabi_dadd+0x35e>
 80007f0:	e146      	b.n	8000a80 <__aeabi_dadd+0x5ec>
 80007f2:	0742      	lsls	r2, r0, #29
 80007f4:	08db      	lsrs	r3, r3, #3
 80007f6:	4313      	orrs	r3, r2
 80007f8:	08c0      	lsrs	r0, r0, #3
 80007fa:	e77b      	b.n	80006f4 <__aeabi_dadd+0x260>
 80007fc:	000007ff 	.word	0x000007ff
 8000800:	ff7fffff 	.word	0xff7fffff
 8000804:	000007fe 	.word	0x000007fe
 8000808:	4647      	mov	r7, r8
 800080a:	1a5c      	subs	r4, r3, r1
 800080c:	1bc2      	subs	r2, r0, r7
 800080e:	42a3      	cmp	r3, r4
 8000810:	41bf      	sbcs	r7, r7
 8000812:	427f      	negs	r7, r7
 8000814:	46b9      	mov	r9, r7
 8000816:	0017      	movs	r7, r2
 8000818:	464a      	mov	r2, r9
 800081a:	1abf      	subs	r7, r7, r2
 800081c:	023a      	lsls	r2, r7, #8
 800081e:	d500      	bpl.n	8000822 <__aeabi_dadd+0x38e>
 8000820:	e08d      	b.n	800093e <__aeabi_dadd+0x4aa>
 8000822:	0023      	movs	r3, r4
 8000824:	433b      	orrs	r3, r7
 8000826:	d000      	beq.n	800082a <__aeabi_dadd+0x396>
 8000828:	e68a      	b.n	8000540 <__aeabi_dadd+0xac>
 800082a:	2000      	movs	r0, #0
 800082c:	2500      	movs	r5, #0
 800082e:	e761      	b.n	80006f4 <__aeabi_dadd+0x260>
 8000830:	4cb4      	ldr	r4, [pc, #720]	; (8000b04 <__aeabi_dadd+0x670>)
 8000832:	45a1      	cmp	r9, r4
 8000834:	d100      	bne.n	8000838 <__aeabi_dadd+0x3a4>
 8000836:	e0ad      	b.n	8000994 <__aeabi_dadd+0x500>
 8000838:	2480      	movs	r4, #128	; 0x80
 800083a:	0424      	lsls	r4, r4, #16
 800083c:	4320      	orrs	r0, r4
 800083e:	4664      	mov	r4, ip
 8000840:	2c38      	cmp	r4, #56	; 0x38
 8000842:	dc3d      	bgt.n	80008c0 <__aeabi_dadd+0x42c>
 8000844:	4662      	mov	r2, ip
 8000846:	2c1f      	cmp	r4, #31
 8000848:	dd00      	ble.n	800084c <__aeabi_dadd+0x3b8>
 800084a:	e0b7      	b.n	80009bc <__aeabi_dadd+0x528>
 800084c:	2520      	movs	r5, #32
 800084e:	001e      	movs	r6, r3
 8000850:	1b2d      	subs	r5, r5, r4
 8000852:	0004      	movs	r4, r0
 8000854:	40ab      	lsls	r3, r5
 8000856:	40ac      	lsls	r4, r5
 8000858:	40d6      	lsrs	r6, r2
 800085a:	40d0      	lsrs	r0, r2
 800085c:	4642      	mov	r2, r8
 800085e:	1e5d      	subs	r5, r3, #1
 8000860:	41ab      	sbcs	r3, r5
 8000862:	4334      	orrs	r4, r6
 8000864:	1a12      	subs	r2, r2, r0
 8000866:	4690      	mov	r8, r2
 8000868:	4323      	orrs	r3, r4
 800086a:	e02c      	b.n	80008c6 <__aeabi_dadd+0x432>
 800086c:	0742      	lsls	r2, r0, #29
 800086e:	08db      	lsrs	r3, r3, #3
 8000870:	4313      	orrs	r3, r2
 8000872:	08c0      	lsrs	r0, r0, #3
 8000874:	e73b      	b.n	80006ee <__aeabi_dadd+0x25a>
 8000876:	185c      	adds	r4, r3, r1
 8000878:	429c      	cmp	r4, r3
 800087a:	419b      	sbcs	r3, r3
 800087c:	4440      	add	r0, r8
 800087e:	425b      	negs	r3, r3
 8000880:	18c7      	adds	r7, r0, r3
 8000882:	2601      	movs	r6, #1
 8000884:	023b      	lsls	r3, r7, #8
 8000886:	d400      	bmi.n	800088a <__aeabi_dadd+0x3f6>
 8000888:	e729      	b.n	80006de <__aeabi_dadd+0x24a>
 800088a:	2602      	movs	r6, #2
 800088c:	4a9e      	ldr	r2, [pc, #632]	; (8000b08 <__aeabi_dadd+0x674>)
 800088e:	0863      	lsrs	r3, r4, #1
 8000890:	4017      	ands	r7, r2
 8000892:	2201      	movs	r2, #1
 8000894:	4014      	ands	r4, r2
 8000896:	431c      	orrs	r4, r3
 8000898:	07fb      	lsls	r3, r7, #31
 800089a:	431c      	orrs	r4, r3
 800089c:	087f      	lsrs	r7, r7, #1
 800089e:	e673      	b.n	8000588 <__aeabi_dadd+0xf4>
 80008a0:	4644      	mov	r4, r8
 80008a2:	3a20      	subs	r2, #32
 80008a4:	40d4      	lsrs	r4, r2
 80008a6:	4662      	mov	r2, ip
 80008a8:	2a20      	cmp	r2, #32
 80008aa:	d005      	beq.n	80008b8 <__aeabi_dadd+0x424>
 80008ac:	4667      	mov	r7, ip
 80008ae:	2240      	movs	r2, #64	; 0x40
 80008b0:	1bd2      	subs	r2, r2, r7
 80008b2:	4647      	mov	r7, r8
 80008b4:	4097      	lsls	r7, r2
 80008b6:	4339      	orrs	r1, r7
 80008b8:	1e4a      	subs	r2, r1, #1
 80008ba:	4191      	sbcs	r1, r2
 80008bc:	4321      	orrs	r1, r4
 80008be:	e635      	b.n	800052c <__aeabi_dadd+0x98>
 80008c0:	4303      	orrs	r3, r0
 80008c2:	1e58      	subs	r0, r3, #1
 80008c4:	4183      	sbcs	r3, r0
 80008c6:	1acc      	subs	r4, r1, r3
 80008c8:	42a1      	cmp	r1, r4
 80008ca:	41bf      	sbcs	r7, r7
 80008cc:	4643      	mov	r3, r8
 80008ce:	427f      	negs	r7, r7
 80008d0:	4655      	mov	r5, sl
 80008d2:	464e      	mov	r6, r9
 80008d4:	1bdf      	subs	r7, r3, r7
 80008d6:	e62e      	b.n	8000536 <__aeabi_dadd+0xa2>
 80008d8:	0002      	movs	r2, r0
 80008da:	431a      	orrs	r2, r3
 80008dc:	d100      	bne.n	80008e0 <__aeabi_dadd+0x44c>
 80008de:	e0bd      	b.n	8000a5c <__aeabi_dadd+0x5c8>
 80008e0:	4662      	mov	r2, ip
 80008e2:	4664      	mov	r4, ip
 80008e4:	3a01      	subs	r2, #1
 80008e6:	2c01      	cmp	r4, #1
 80008e8:	d100      	bne.n	80008ec <__aeabi_dadd+0x458>
 80008ea:	e0e5      	b.n	8000ab8 <__aeabi_dadd+0x624>
 80008ec:	4c85      	ldr	r4, [pc, #532]	; (8000b04 <__aeabi_dadd+0x670>)
 80008ee:	45a4      	cmp	ip, r4
 80008f0:	d058      	beq.n	80009a4 <__aeabi_dadd+0x510>
 80008f2:	4694      	mov	ip, r2
 80008f4:	e749      	b.n	800078a <__aeabi_dadd+0x2f6>
 80008f6:	4664      	mov	r4, ip
 80008f8:	2220      	movs	r2, #32
 80008fa:	1b12      	subs	r2, r2, r4
 80008fc:	4644      	mov	r4, r8
 80008fe:	4094      	lsls	r4, r2
 8000900:	000f      	movs	r7, r1
 8000902:	46a1      	mov	r9, r4
 8000904:	4664      	mov	r4, ip
 8000906:	4091      	lsls	r1, r2
 8000908:	40e7      	lsrs	r7, r4
 800090a:	464c      	mov	r4, r9
 800090c:	1e4a      	subs	r2, r1, #1
 800090e:	4191      	sbcs	r1, r2
 8000910:	433c      	orrs	r4, r7
 8000912:	4642      	mov	r2, r8
 8000914:	430c      	orrs	r4, r1
 8000916:	4661      	mov	r1, ip
 8000918:	40ca      	lsrs	r2, r1
 800091a:	1880      	adds	r0, r0, r2
 800091c:	e6f4      	b.n	8000708 <__aeabi_dadd+0x274>
 800091e:	4c79      	ldr	r4, [pc, #484]	; (8000b04 <__aeabi_dadd+0x670>)
 8000920:	42a2      	cmp	r2, r4
 8000922:	d100      	bne.n	8000926 <__aeabi_dadd+0x492>
 8000924:	e6fd      	b.n	8000722 <__aeabi_dadd+0x28e>
 8000926:	1859      	adds	r1, r3, r1
 8000928:	4299      	cmp	r1, r3
 800092a:	419b      	sbcs	r3, r3
 800092c:	4440      	add	r0, r8
 800092e:	425f      	negs	r7, r3
 8000930:	19c7      	adds	r7, r0, r7
 8000932:	07fc      	lsls	r4, r7, #31
 8000934:	0849      	lsrs	r1, r1, #1
 8000936:	0016      	movs	r6, r2
 8000938:	430c      	orrs	r4, r1
 800093a:	087f      	lsrs	r7, r7, #1
 800093c:	e6cf      	b.n	80006de <__aeabi_dadd+0x24a>
 800093e:	1acc      	subs	r4, r1, r3
 8000940:	42a1      	cmp	r1, r4
 8000942:	41bf      	sbcs	r7, r7
 8000944:	4643      	mov	r3, r8
 8000946:	427f      	negs	r7, r7
 8000948:	1a18      	subs	r0, r3, r0
 800094a:	4655      	mov	r5, sl
 800094c:	1bc7      	subs	r7, r0, r7
 800094e:	e5f7      	b.n	8000540 <__aeabi_dadd+0xac>
 8000950:	08c9      	lsrs	r1, r1, #3
 8000952:	077b      	lsls	r3, r7, #29
 8000954:	4655      	mov	r5, sl
 8000956:	430b      	orrs	r3, r1
 8000958:	08f8      	lsrs	r0, r7, #3
 800095a:	e6c8      	b.n	80006ee <__aeabi_dadd+0x25a>
 800095c:	2c00      	cmp	r4, #0
 800095e:	d000      	beq.n	8000962 <__aeabi_dadd+0x4ce>
 8000960:	e081      	b.n	8000a66 <__aeabi_dadd+0x5d2>
 8000962:	4643      	mov	r3, r8
 8000964:	430b      	orrs	r3, r1
 8000966:	d115      	bne.n	8000994 <__aeabi_dadd+0x500>
 8000968:	2080      	movs	r0, #128	; 0x80
 800096a:	2500      	movs	r5, #0
 800096c:	0300      	lsls	r0, r0, #12
 800096e:	e6e3      	b.n	8000738 <__aeabi_dadd+0x2a4>
 8000970:	1a5c      	subs	r4, r3, r1
 8000972:	42a3      	cmp	r3, r4
 8000974:	419b      	sbcs	r3, r3
 8000976:	1bc7      	subs	r7, r0, r7
 8000978:	425b      	negs	r3, r3
 800097a:	2601      	movs	r6, #1
 800097c:	1aff      	subs	r7, r7, r3
 800097e:	e5da      	b.n	8000536 <__aeabi_dadd+0xa2>
 8000980:	0742      	lsls	r2, r0, #29
 8000982:	08db      	lsrs	r3, r3, #3
 8000984:	4313      	orrs	r3, r2
 8000986:	08c0      	lsrs	r0, r0, #3
 8000988:	e6d2      	b.n	8000730 <__aeabi_dadd+0x29c>
 800098a:	0742      	lsls	r2, r0, #29
 800098c:	08db      	lsrs	r3, r3, #3
 800098e:	4313      	orrs	r3, r2
 8000990:	08c0      	lsrs	r0, r0, #3
 8000992:	e6ac      	b.n	80006ee <__aeabi_dadd+0x25a>
 8000994:	4643      	mov	r3, r8
 8000996:	4642      	mov	r2, r8
 8000998:	08c9      	lsrs	r1, r1, #3
 800099a:	075b      	lsls	r3, r3, #29
 800099c:	4655      	mov	r5, sl
 800099e:	430b      	orrs	r3, r1
 80009a0:	08d0      	lsrs	r0, r2, #3
 80009a2:	e6c5      	b.n	8000730 <__aeabi_dadd+0x29c>
 80009a4:	4643      	mov	r3, r8
 80009a6:	4642      	mov	r2, r8
 80009a8:	075b      	lsls	r3, r3, #29
 80009aa:	08c9      	lsrs	r1, r1, #3
 80009ac:	430b      	orrs	r3, r1
 80009ae:	08d0      	lsrs	r0, r2, #3
 80009b0:	e6be      	b.n	8000730 <__aeabi_dadd+0x29c>
 80009b2:	4303      	orrs	r3, r0
 80009b4:	001c      	movs	r4, r3
 80009b6:	1e63      	subs	r3, r4, #1
 80009b8:	419c      	sbcs	r4, r3
 80009ba:	e6fc      	b.n	80007b6 <__aeabi_dadd+0x322>
 80009bc:	0002      	movs	r2, r0
 80009be:	3c20      	subs	r4, #32
 80009c0:	40e2      	lsrs	r2, r4
 80009c2:	0014      	movs	r4, r2
 80009c4:	4662      	mov	r2, ip
 80009c6:	2a20      	cmp	r2, #32
 80009c8:	d003      	beq.n	80009d2 <__aeabi_dadd+0x53e>
 80009ca:	2540      	movs	r5, #64	; 0x40
 80009cc:	1aad      	subs	r5, r5, r2
 80009ce:	40a8      	lsls	r0, r5
 80009d0:	4303      	orrs	r3, r0
 80009d2:	1e58      	subs	r0, r3, #1
 80009d4:	4183      	sbcs	r3, r0
 80009d6:	4323      	orrs	r3, r4
 80009d8:	e775      	b.n	80008c6 <__aeabi_dadd+0x432>
 80009da:	2a00      	cmp	r2, #0
 80009dc:	d0e2      	beq.n	80009a4 <__aeabi_dadd+0x510>
 80009de:	003a      	movs	r2, r7
 80009e0:	430a      	orrs	r2, r1
 80009e2:	d0cd      	beq.n	8000980 <__aeabi_dadd+0x4ec>
 80009e4:	0742      	lsls	r2, r0, #29
 80009e6:	08db      	lsrs	r3, r3, #3
 80009e8:	4313      	orrs	r3, r2
 80009ea:	2280      	movs	r2, #128	; 0x80
 80009ec:	08c0      	lsrs	r0, r0, #3
 80009ee:	0312      	lsls	r2, r2, #12
 80009f0:	4210      	tst	r0, r2
 80009f2:	d006      	beq.n	8000a02 <__aeabi_dadd+0x56e>
 80009f4:	08fc      	lsrs	r4, r7, #3
 80009f6:	4214      	tst	r4, r2
 80009f8:	d103      	bne.n	8000a02 <__aeabi_dadd+0x56e>
 80009fa:	0020      	movs	r0, r4
 80009fc:	08cb      	lsrs	r3, r1, #3
 80009fe:	077a      	lsls	r2, r7, #29
 8000a00:	4313      	orrs	r3, r2
 8000a02:	0f5a      	lsrs	r2, r3, #29
 8000a04:	00db      	lsls	r3, r3, #3
 8000a06:	0752      	lsls	r2, r2, #29
 8000a08:	08db      	lsrs	r3, r3, #3
 8000a0a:	4313      	orrs	r3, r2
 8000a0c:	e690      	b.n	8000730 <__aeabi_dadd+0x29c>
 8000a0e:	4643      	mov	r3, r8
 8000a10:	430b      	orrs	r3, r1
 8000a12:	d100      	bne.n	8000a16 <__aeabi_dadd+0x582>
 8000a14:	e709      	b.n	800082a <__aeabi_dadd+0x396>
 8000a16:	4643      	mov	r3, r8
 8000a18:	4642      	mov	r2, r8
 8000a1a:	08c9      	lsrs	r1, r1, #3
 8000a1c:	075b      	lsls	r3, r3, #29
 8000a1e:	4655      	mov	r5, sl
 8000a20:	430b      	orrs	r3, r1
 8000a22:	08d0      	lsrs	r0, r2, #3
 8000a24:	e666      	b.n	80006f4 <__aeabi_dadd+0x260>
 8000a26:	1acc      	subs	r4, r1, r3
 8000a28:	42a1      	cmp	r1, r4
 8000a2a:	4189      	sbcs	r1, r1
 8000a2c:	1a3f      	subs	r7, r7, r0
 8000a2e:	4249      	negs	r1, r1
 8000a30:	4655      	mov	r5, sl
 8000a32:	2601      	movs	r6, #1
 8000a34:	1a7f      	subs	r7, r7, r1
 8000a36:	e57e      	b.n	8000536 <__aeabi_dadd+0xa2>
 8000a38:	4642      	mov	r2, r8
 8000a3a:	1a5c      	subs	r4, r3, r1
 8000a3c:	1a87      	subs	r7, r0, r2
 8000a3e:	42a3      	cmp	r3, r4
 8000a40:	4192      	sbcs	r2, r2
 8000a42:	4252      	negs	r2, r2
 8000a44:	1abf      	subs	r7, r7, r2
 8000a46:	023a      	lsls	r2, r7, #8
 8000a48:	d53d      	bpl.n	8000ac6 <__aeabi_dadd+0x632>
 8000a4a:	1acc      	subs	r4, r1, r3
 8000a4c:	42a1      	cmp	r1, r4
 8000a4e:	4189      	sbcs	r1, r1
 8000a50:	4643      	mov	r3, r8
 8000a52:	4249      	negs	r1, r1
 8000a54:	1a1f      	subs	r7, r3, r0
 8000a56:	4655      	mov	r5, sl
 8000a58:	1a7f      	subs	r7, r7, r1
 8000a5a:	e595      	b.n	8000588 <__aeabi_dadd+0xf4>
 8000a5c:	077b      	lsls	r3, r7, #29
 8000a5e:	08c9      	lsrs	r1, r1, #3
 8000a60:	430b      	orrs	r3, r1
 8000a62:	08f8      	lsrs	r0, r7, #3
 8000a64:	e643      	b.n	80006ee <__aeabi_dadd+0x25a>
 8000a66:	4644      	mov	r4, r8
 8000a68:	08db      	lsrs	r3, r3, #3
 8000a6a:	430c      	orrs	r4, r1
 8000a6c:	d130      	bne.n	8000ad0 <__aeabi_dadd+0x63c>
 8000a6e:	0742      	lsls	r2, r0, #29
 8000a70:	4313      	orrs	r3, r2
 8000a72:	08c0      	lsrs	r0, r0, #3
 8000a74:	e65c      	b.n	8000730 <__aeabi_dadd+0x29c>
 8000a76:	077b      	lsls	r3, r7, #29
 8000a78:	08c9      	lsrs	r1, r1, #3
 8000a7a:	430b      	orrs	r3, r1
 8000a7c:	08f8      	lsrs	r0, r7, #3
 8000a7e:	e639      	b.n	80006f4 <__aeabi_dadd+0x260>
 8000a80:	185c      	adds	r4, r3, r1
 8000a82:	429c      	cmp	r4, r3
 8000a84:	419b      	sbcs	r3, r3
 8000a86:	4440      	add	r0, r8
 8000a88:	425b      	negs	r3, r3
 8000a8a:	18c7      	adds	r7, r0, r3
 8000a8c:	023b      	lsls	r3, r7, #8
 8000a8e:	d400      	bmi.n	8000a92 <__aeabi_dadd+0x5fe>
 8000a90:	e625      	b.n	80006de <__aeabi_dadd+0x24a>
 8000a92:	4b1d      	ldr	r3, [pc, #116]	; (8000b08 <__aeabi_dadd+0x674>)
 8000a94:	2601      	movs	r6, #1
 8000a96:	401f      	ands	r7, r3
 8000a98:	e621      	b.n	80006de <__aeabi_dadd+0x24a>
 8000a9a:	0004      	movs	r4, r0
 8000a9c:	3a20      	subs	r2, #32
 8000a9e:	40d4      	lsrs	r4, r2
 8000aa0:	4662      	mov	r2, ip
 8000aa2:	2a20      	cmp	r2, #32
 8000aa4:	d004      	beq.n	8000ab0 <__aeabi_dadd+0x61c>
 8000aa6:	2240      	movs	r2, #64	; 0x40
 8000aa8:	4666      	mov	r6, ip
 8000aaa:	1b92      	subs	r2, r2, r6
 8000aac:	4090      	lsls	r0, r2
 8000aae:	4303      	orrs	r3, r0
 8000ab0:	1e5a      	subs	r2, r3, #1
 8000ab2:	4193      	sbcs	r3, r2
 8000ab4:	431c      	orrs	r4, r3
 8000ab6:	e67e      	b.n	80007b6 <__aeabi_dadd+0x322>
 8000ab8:	185c      	adds	r4, r3, r1
 8000aba:	428c      	cmp	r4, r1
 8000abc:	4189      	sbcs	r1, r1
 8000abe:	4440      	add	r0, r8
 8000ac0:	4249      	negs	r1, r1
 8000ac2:	1847      	adds	r7, r0, r1
 8000ac4:	e6dd      	b.n	8000882 <__aeabi_dadd+0x3ee>
 8000ac6:	0023      	movs	r3, r4
 8000ac8:	433b      	orrs	r3, r7
 8000aca:	d100      	bne.n	8000ace <__aeabi_dadd+0x63a>
 8000acc:	e6ad      	b.n	800082a <__aeabi_dadd+0x396>
 8000ace:	e606      	b.n	80006de <__aeabi_dadd+0x24a>
 8000ad0:	0744      	lsls	r4, r0, #29
 8000ad2:	4323      	orrs	r3, r4
 8000ad4:	2480      	movs	r4, #128	; 0x80
 8000ad6:	08c0      	lsrs	r0, r0, #3
 8000ad8:	0324      	lsls	r4, r4, #12
 8000ada:	4220      	tst	r0, r4
 8000adc:	d008      	beq.n	8000af0 <__aeabi_dadd+0x65c>
 8000ade:	4642      	mov	r2, r8
 8000ae0:	08d6      	lsrs	r6, r2, #3
 8000ae2:	4226      	tst	r6, r4
 8000ae4:	d104      	bne.n	8000af0 <__aeabi_dadd+0x65c>
 8000ae6:	4655      	mov	r5, sl
 8000ae8:	0030      	movs	r0, r6
 8000aea:	08cb      	lsrs	r3, r1, #3
 8000aec:	0751      	lsls	r1, r2, #29
 8000aee:	430b      	orrs	r3, r1
 8000af0:	0f5a      	lsrs	r2, r3, #29
 8000af2:	00db      	lsls	r3, r3, #3
 8000af4:	08db      	lsrs	r3, r3, #3
 8000af6:	0752      	lsls	r2, r2, #29
 8000af8:	4313      	orrs	r3, r2
 8000afa:	e619      	b.n	8000730 <__aeabi_dadd+0x29c>
 8000afc:	2300      	movs	r3, #0
 8000afe:	4a01      	ldr	r2, [pc, #4]	; (8000b04 <__aeabi_dadd+0x670>)
 8000b00:	001f      	movs	r7, r3
 8000b02:	e55e      	b.n	80005c2 <__aeabi_dadd+0x12e>
 8000b04:	000007ff 	.word	0x000007ff
 8000b08:	ff7fffff 	.word	0xff7fffff

08000b0c <__aeabi_ddiv>:
 8000b0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b0e:	4657      	mov	r7, sl
 8000b10:	464e      	mov	r6, r9
 8000b12:	4645      	mov	r5, r8
 8000b14:	46de      	mov	lr, fp
 8000b16:	b5e0      	push	{r5, r6, r7, lr}
 8000b18:	4681      	mov	r9, r0
 8000b1a:	0005      	movs	r5, r0
 8000b1c:	030c      	lsls	r4, r1, #12
 8000b1e:	0048      	lsls	r0, r1, #1
 8000b20:	4692      	mov	sl, r2
 8000b22:	001f      	movs	r7, r3
 8000b24:	b085      	sub	sp, #20
 8000b26:	0b24      	lsrs	r4, r4, #12
 8000b28:	0d40      	lsrs	r0, r0, #21
 8000b2a:	0fce      	lsrs	r6, r1, #31
 8000b2c:	2800      	cmp	r0, #0
 8000b2e:	d100      	bne.n	8000b32 <__aeabi_ddiv+0x26>
 8000b30:	e156      	b.n	8000de0 <__aeabi_ddiv+0x2d4>
 8000b32:	4bd4      	ldr	r3, [pc, #848]	; (8000e84 <__aeabi_ddiv+0x378>)
 8000b34:	4298      	cmp	r0, r3
 8000b36:	d100      	bne.n	8000b3a <__aeabi_ddiv+0x2e>
 8000b38:	e172      	b.n	8000e20 <__aeabi_ddiv+0x314>
 8000b3a:	0f6b      	lsrs	r3, r5, #29
 8000b3c:	00e4      	lsls	r4, r4, #3
 8000b3e:	431c      	orrs	r4, r3
 8000b40:	2380      	movs	r3, #128	; 0x80
 8000b42:	041b      	lsls	r3, r3, #16
 8000b44:	4323      	orrs	r3, r4
 8000b46:	4698      	mov	r8, r3
 8000b48:	4bcf      	ldr	r3, [pc, #828]	; (8000e88 <__aeabi_ddiv+0x37c>)
 8000b4a:	00ed      	lsls	r5, r5, #3
 8000b4c:	469b      	mov	fp, r3
 8000b4e:	2300      	movs	r3, #0
 8000b50:	4699      	mov	r9, r3
 8000b52:	4483      	add	fp, r0
 8000b54:	9300      	str	r3, [sp, #0]
 8000b56:	033c      	lsls	r4, r7, #12
 8000b58:	007b      	lsls	r3, r7, #1
 8000b5a:	4650      	mov	r0, sl
 8000b5c:	0b24      	lsrs	r4, r4, #12
 8000b5e:	0d5b      	lsrs	r3, r3, #21
 8000b60:	0fff      	lsrs	r7, r7, #31
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d100      	bne.n	8000b68 <__aeabi_ddiv+0x5c>
 8000b66:	e11f      	b.n	8000da8 <__aeabi_ddiv+0x29c>
 8000b68:	4ac6      	ldr	r2, [pc, #792]	; (8000e84 <__aeabi_ddiv+0x378>)
 8000b6a:	4293      	cmp	r3, r2
 8000b6c:	d100      	bne.n	8000b70 <__aeabi_ddiv+0x64>
 8000b6e:	e162      	b.n	8000e36 <__aeabi_ddiv+0x32a>
 8000b70:	49c5      	ldr	r1, [pc, #788]	; (8000e88 <__aeabi_ddiv+0x37c>)
 8000b72:	0f42      	lsrs	r2, r0, #29
 8000b74:	468c      	mov	ip, r1
 8000b76:	00e4      	lsls	r4, r4, #3
 8000b78:	4659      	mov	r1, fp
 8000b7a:	4314      	orrs	r4, r2
 8000b7c:	2280      	movs	r2, #128	; 0x80
 8000b7e:	4463      	add	r3, ip
 8000b80:	0412      	lsls	r2, r2, #16
 8000b82:	1acb      	subs	r3, r1, r3
 8000b84:	4314      	orrs	r4, r2
 8000b86:	469b      	mov	fp, r3
 8000b88:	00c2      	lsls	r2, r0, #3
 8000b8a:	2000      	movs	r0, #0
 8000b8c:	0033      	movs	r3, r6
 8000b8e:	407b      	eors	r3, r7
 8000b90:	469a      	mov	sl, r3
 8000b92:	464b      	mov	r3, r9
 8000b94:	2b0f      	cmp	r3, #15
 8000b96:	d827      	bhi.n	8000be8 <__aeabi_ddiv+0xdc>
 8000b98:	49bc      	ldr	r1, [pc, #752]	; (8000e8c <__aeabi_ddiv+0x380>)
 8000b9a:	009b      	lsls	r3, r3, #2
 8000b9c:	58cb      	ldr	r3, [r1, r3]
 8000b9e:	469f      	mov	pc, r3
 8000ba0:	46b2      	mov	sl, r6
 8000ba2:	9b00      	ldr	r3, [sp, #0]
 8000ba4:	2b02      	cmp	r3, #2
 8000ba6:	d016      	beq.n	8000bd6 <__aeabi_ddiv+0xca>
 8000ba8:	2b03      	cmp	r3, #3
 8000baa:	d100      	bne.n	8000bae <__aeabi_ddiv+0xa2>
 8000bac:	e28e      	b.n	80010cc <__aeabi_ddiv+0x5c0>
 8000bae:	2b01      	cmp	r3, #1
 8000bb0:	d000      	beq.n	8000bb4 <__aeabi_ddiv+0xa8>
 8000bb2:	e0d9      	b.n	8000d68 <__aeabi_ddiv+0x25c>
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	2400      	movs	r4, #0
 8000bb8:	2500      	movs	r5, #0
 8000bba:	4652      	mov	r2, sl
 8000bbc:	051b      	lsls	r3, r3, #20
 8000bbe:	4323      	orrs	r3, r4
 8000bc0:	07d2      	lsls	r2, r2, #31
 8000bc2:	4313      	orrs	r3, r2
 8000bc4:	0028      	movs	r0, r5
 8000bc6:	0019      	movs	r1, r3
 8000bc8:	b005      	add	sp, #20
 8000bca:	bcf0      	pop	{r4, r5, r6, r7}
 8000bcc:	46bb      	mov	fp, r7
 8000bce:	46b2      	mov	sl, r6
 8000bd0:	46a9      	mov	r9, r5
 8000bd2:	46a0      	mov	r8, r4
 8000bd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000bd6:	2400      	movs	r4, #0
 8000bd8:	2500      	movs	r5, #0
 8000bda:	4baa      	ldr	r3, [pc, #680]	; (8000e84 <__aeabi_ddiv+0x378>)
 8000bdc:	e7ed      	b.n	8000bba <__aeabi_ddiv+0xae>
 8000bde:	46ba      	mov	sl, r7
 8000be0:	46a0      	mov	r8, r4
 8000be2:	0015      	movs	r5, r2
 8000be4:	9000      	str	r0, [sp, #0]
 8000be6:	e7dc      	b.n	8000ba2 <__aeabi_ddiv+0x96>
 8000be8:	4544      	cmp	r4, r8
 8000bea:	d200      	bcs.n	8000bee <__aeabi_ddiv+0xe2>
 8000bec:	e1c7      	b.n	8000f7e <__aeabi_ddiv+0x472>
 8000bee:	d100      	bne.n	8000bf2 <__aeabi_ddiv+0xe6>
 8000bf0:	e1c2      	b.n	8000f78 <__aeabi_ddiv+0x46c>
 8000bf2:	2301      	movs	r3, #1
 8000bf4:	425b      	negs	r3, r3
 8000bf6:	469c      	mov	ip, r3
 8000bf8:	002e      	movs	r6, r5
 8000bfa:	4640      	mov	r0, r8
 8000bfc:	2500      	movs	r5, #0
 8000bfe:	44e3      	add	fp, ip
 8000c00:	0223      	lsls	r3, r4, #8
 8000c02:	0e14      	lsrs	r4, r2, #24
 8000c04:	431c      	orrs	r4, r3
 8000c06:	0c1b      	lsrs	r3, r3, #16
 8000c08:	4699      	mov	r9, r3
 8000c0a:	0423      	lsls	r3, r4, #16
 8000c0c:	0c1f      	lsrs	r7, r3, #16
 8000c0e:	0212      	lsls	r2, r2, #8
 8000c10:	4649      	mov	r1, r9
 8000c12:	9200      	str	r2, [sp, #0]
 8000c14:	9701      	str	r7, [sp, #4]
 8000c16:	f7ff fb0f 	bl	8000238 <__aeabi_uidivmod>
 8000c1a:	0002      	movs	r2, r0
 8000c1c:	437a      	muls	r2, r7
 8000c1e:	040b      	lsls	r3, r1, #16
 8000c20:	0c31      	lsrs	r1, r6, #16
 8000c22:	4680      	mov	r8, r0
 8000c24:	4319      	orrs	r1, r3
 8000c26:	428a      	cmp	r2, r1
 8000c28:	d907      	bls.n	8000c3a <__aeabi_ddiv+0x12e>
 8000c2a:	2301      	movs	r3, #1
 8000c2c:	425b      	negs	r3, r3
 8000c2e:	469c      	mov	ip, r3
 8000c30:	1909      	adds	r1, r1, r4
 8000c32:	44e0      	add	r8, ip
 8000c34:	428c      	cmp	r4, r1
 8000c36:	d800      	bhi.n	8000c3a <__aeabi_ddiv+0x12e>
 8000c38:	e207      	b.n	800104a <__aeabi_ddiv+0x53e>
 8000c3a:	1a88      	subs	r0, r1, r2
 8000c3c:	4649      	mov	r1, r9
 8000c3e:	f7ff fafb 	bl	8000238 <__aeabi_uidivmod>
 8000c42:	0409      	lsls	r1, r1, #16
 8000c44:	468c      	mov	ip, r1
 8000c46:	0431      	lsls	r1, r6, #16
 8000c48:	4666      	mov	r6, ip
 8000c4a:	9a01      	ldr	r2, [sp, #4]
 8000c4c:	0c09      	lsrs	r1, r1, #16
 8000c4e:	4342      	muls	r2, r0
 8000c50:	0003      	movs	r3, r0
 8000c52:	4331      	orrs	r1, r6
 8000c54:	428a      	cmp	r2, r1
 8000c56:	d904      	bls.n	8000c62 <__aeabi_ddiv+0x156>
 8000c58:	1909      	adds	r1, r1, r4
 8000c5a:	3b01      	subs	r3, #1
 8000c5c:	428c      	cmp	r4, r1
 8000c5e:	d800      	bhi.n	8000c62 <__aeabi_ddiv+0x156>
 8000c60:	e1ed      	b.n	800103e <__aeabi_ddiv+0x532>
 8000c62:	1a88      	subs	r0, r1, r2
 8000c64:	4642      	mov	r2, r8
 8000c66:	0412      	lsls	r2, r2, #16
 8000c68:	431a      	orrs	r2, r3
 8000c6a:	4690      	mov	r8, r2
 8000c6c:	4641      	mov	r1, r8
 8000c6e:	9b00      	ldr	r3, [sp, #0]
 8000c70:	040e      	lsls	r6, r1, #16
 8000c72:	0c1b      	lsrs	r3, r3, #16
 8000c74:	001f      	movs	r7, r3
 8000c76:	9302      	str	r3, [sp, #8]
 8000c78:	9b00      	ldr	r3, [sp, #0]
 8000c7a:	0c36      	lsrs	r6, r6, #16
 8000c7c:	041b      	lsls	r3, r3, #16
 8000c7e:	0c19      	lsrs	r1, r3, #16
 8000c80:	000b      	movs	r3, r1
 8000c82:	4373      	muls	r3, r6
 8000c84:	0c12      	lsrs	r2, r2, #16
 8000c86:	437e      	muls	r6, r7
 8000c88:	9103      	str	r1, [sp, #12]
 8000c8a:	4351      	muls	r1, r2
 8000c8c:	437a      	muls	r2, r7
 8000c8e:	0c1f      	lsrs	r7, r3, #16
 8000c90:	46bc      	mov	ip, r7
 8000c92:	1876      	adds	r6, r6, r1
 8000c94:	4466      	add	r6, ip
 8000c96:	42b1      	cmp	r1, r6
 8000c98:	d903      	bls.n	8000ca2 <__aeabi_ddiv+0x196>
 8000c9a:	2180      	movs	r1, #128	; 0x80
 8000c9c:	0249      	lsls	r1, r1, #9
 8000c9e:	468c      	mov	ip, r1
 8000ca0:	4462      	add	r2, ip
 8000ca2:	0c31      	lsrs	r1, r6, #16
 8000ca4:	188a      	adds	r2, r1, r2
 8000ca6:	0431      	lsls	r1, r6, #16
 8000ca8:	041e      	lsls	r6, r3, #16
 8000caa:	0c36      	lsrs	r6, r6, #16
 8000cac:	198e      	adds	r6, r1, r6
 8000cae:	4290      	cmp	r0, r2
 8000cb0:	d302      	bcc.n	8000cb8 <__aeabi_ddiv+0x1ac>
 8000cb2:	d112      	bne.n	8000cda <__aeabi_ddiv+0x1ce>
 8000cb4:	42b5      	cmp	r5, r6
 8000cb6:	d210      	bcs.n	8000cda <__aeabi_ddiv+0x1ce>
 8000cb8:	4643      	mov	r3, r8
 8000cba:	1e59      	subs	r1, r3, #1
 8000cbc:	9b00      	ldr	r3, [sp, #0]
 8000cbe:	469c      	mov	ip, r3
 8000cc0:	4465      	add	r5, ip
 8000cc2:	001f      	movs	r7, r3
 8000cc4:	429d      	cmp	r5, r3
 8000cc6:	419b      	sbcs	r3, r3
 8000cc8:	425b      	negs	r3, r3
 8000cca:	191b      	adds	r3, r3, r4
 8000ccc:	18c0      	adds	r0, r0, r3
 8000cce:	4284      	cmp	r4, r0
 8000cd0:	d200      	bcs.n	8000cd4 <__aeabi_ddiv+0x1c8>
 8000cd2:	e1a0      	b.n	8001016 <__aeabi_ddiv+0x50a>
 8000cd4:	d100      	bne.n	8000cd8 <__aeabi_ddiv+0x1cc>
 8000cd6:	e19b      	b.n	8001010 <__aeabi_ddiv+0x504>
 8000cd8:	4688      	mov	r8, r1
 8000cda:	1bae      	subs	r6, r5, r6
 8000cdc:	42b5      	cmp	r5, r6
 8000cde:	41ad      	sbcs	r5, r5
 8000ce0:	1a80      	subs	r0, r0, r2
 8000ce2:	426d      	negs	r5, r5
 8000ce4:	1b40      	subs	r0, r0, r5
 8000ce6:	4284      	cmp	r4, r0
 8000ce8:	d100      	bne.n	8000cec <__aeabi_ddiv+0x1e0>
 8000cea:	e1d5      	b.n	8001098 <__aeabi_ddiv+0x58c>
 8000cec:	4649      	mov	r1, r9
 8000cee:	f7ff faa3 	bl	8000238 <__aeabi_uidivmod>
 8000cf2:	9a01      	ldr	r2, [sp, #4]
 8000cf4:	040b      	lsls	r3, r1, #16
 8000cf6:	4342      	muls	r2, r0
 8000cf8:	0c31      	lsrs	r1, r6, #16
 8000cfa:	0005      	movs	r5, r0
 8000cfc:	4319      	orrs	r1, r3
 8000cfe:	428a      	cmp	r2, r1
 8000d00:	d900      	bls.n	8000d04 <__aeabi_ddiv+0x1f8>
 8000d02:	e16c      	b.n	8000fde <__aeabi_ddiv+0x4d2>
 8000d04:	1a88      	subs	r0, r1, r2
 8000d06:	4649      	mov	r1, r9
 8000d08:	f7ff fa96 	bl	8000238 <__aeabi_uidivmod>
 8000d0c:	9a01      	ldr	r2, [sp, #4]
 8000d0e:	0436      	lsls	r6, r6, #16
 8000d10:	4342      	muls	r2, r0
 8000d12:	0409      	lsls	r1, r1, #16
 8000d14:	0c36      	lsrs	r6, r6, #16
 8000d16:	0003      	movs	r3, r0
 8000d18:	430e      	orrs	r6, r1
 8000d1a:	42b2      	cmp	r2, r6
 8000d1c:	d900      	bls.n	8000d20 <__aeabi_ddiv+0x214>
 8000d1e:	e153      	b.n	8000fc8 <__aeabi_ddiv+0x4bc>
 8000d20:	9803      	ldr	r0, [sp, #12]
 8000d22:	1ab6      	subs	r6, r6, r2
 8000d24:	0002      	movs	r2, r0
 8000d26:	042d      	lsls	r5, r5, #16
 8000d28:	431d      	orrs	r5, r3
 8000d2a:	9f02      	ldr	r7, [sp, #8]
 8000d2c:	042b      	lsls	r3, r5, #16
 8000d2e:	0c1b      	lsrs	r3, r3, #16
 8000d30:	435a      	muls	r2, r3
 8000d32:	437b      	muls	r3, r7
 8000d34:	469c      	mov	ip, r3
 8000d36:	0c29      	lsrs	r1, r5, #16
 8000d38:	4348      	muls	r0, r1
 8000d3a:	0c13      	lsrs	r3, r2, #16
 8000d3c:	4484      	add	ip, r0
 8000d3e:	4463      	add	r3, ip
 8000d40:	4379      	muls	r1, r7
 8000d42:	4298      	cmp	r0, r3
 8000d44:	d903      	bls.n	8000d4e <__aeabi_ddiv+0x242>
 8000d46:	2080      	movs	r0, #128	; 0x80
 8000d48:	0240      	lsls	r0, r0, #9
 8000d4a:	4684      	mov	ip, r0
 8000d4c:	4461      	add	r1, ip
 8000d4e:	0c18      	lsrs	r0, r3, #16
 8000d50:	0412      	lsls	r2, r2, #16
 8000d52:	041b      	lsls	r3, r3, #16
 8000d54:	0c12      	lsrs	r2, r2, #16
 8000d56:	1841      	adds	r1, r0, r1
 8000d58:	189b      	adds	r3, r3, r2
 8000d5a:	428e      	cmp	r6, r1
 8000d5c:	d200      	bcs.n	8000d60 <__aeabi_ddiv+0x254>
 8000d5e:	e0ff      	b.n	8000f60 <__aeabi_ddiv+0x454>
 8000d60:	d100      	bne.n	8000d64 <__aeabi_ddiv+0x258>
 8000d62:	e0fa      	b.n	8000f5a <__aeabi_ddiv+0x44e>
 8000d64:	2301      	movs	r3, #1
 8000d66:	431d      	orrs	r5, r3
 8000d68:	4a49      	ldr	r2, [pc, #292]	; (8000e90 <__aeabi_ddiv+0x384>)
 8000d6a:	445a      	add	r2, fp
 8000d6c:	2a00      	cmp	r2, #0
 8000d6e:	dc00      	bgt.n	8000d72 <__aeabi_ddiv+0x266>
 8000d70:	e0aa      	b.n	8000ec8 <__aeabi_ddiv+0x3bc>
 8000d72:	076b      	lsls	r3, r5, #29
 8000d74:	d000      	beq.n	8000d78 <__aeabi_ddiv+0x26c>
 8000d76:	e13d      	b.n	8000ff4 <__aeabi_ddiv+0x4e8>
 8000d78:	08ed      	lsrs	r5, r5, #3
 8000d7a:	4643      	mov	r3, r8
 8000d7c:	01db      	lsls	r3, r3, #7
 8000d7e:	d506      	bpl.n	8000d8e <__aeabi_ddiv+0x282>
 8000d80:	4642      	mov	r2, r8
 8000d82:	4b44      	ldr	r3, [pc, #272]	; (8000e94 <__aeabi_ddiv+0x388>)
 8000d84:	401a      	ands	r2, r3
 8000d86:	4690      	mov	r8, r2
 8000d88:	2280      	movs	r2, #128	; 0x80
 8000d8a:	00d2      	lsls	r2, r2, #3
 8000d8c:	445a      	add	r2, fp
 8000d8e:	4b42      	ldr	r3, [pc, #264]	; (8000e98 <__aeabi_ddiv+0x38c>)
 8000d90:	429a      	cmp	r2, r3
 8000d92:	dd00      	ble.n	8000d96 <__aeabi_ddiv+0x28a>
 8000d94:	e71f      	b.n	8000bd6 <__aeabi_ddiv+0xca>
 8000d96:	4643      	mov	r3, r8
 8000d98:	075b      	lsls	r3, r3, #29
 8000d9a:	431d      	orrs	r5, r3
 8000d9c:	4643      	mov	r3, r8
 8000d9e:	0552      	lsls	r2, r2, #21
 8000da0:	025c      	lsls	r4, r3, #9
 8000da2:	0b24      	lsrs	r4, r4, #12
 8000da4:	0d53      	lsrs	r3, r2, #21
 8000da6:	e708      	b.n	8000bba <__aeabi_ddiv+0xae>
 8000da8:	4652      	mov	r2, sl
 8000daa:	4322      	orrs	r2, r4
 8000dac:	d100      	bne.n	8000db0 <__aeabi_ddiv+0x2a4>
 8000dae:	e07b      	b.n	8000ea8 <__aeabi_ddiv+0x39c>
 8000db0:	2c00      	cmp	r4, #0
 8000db2:	d100      	bne.n	8000db6 <__aeabi_ddiv+0x2aa>
 8000db4:	e0fa      	b.n	8000fac <__aeabi_ddiv+0x4a0>
 8000db6:	0020      	movs	r0, r4
 8000db8:	f001 f90e 	bl	8001fd8 <__clzsi2>
 8000dbc:	0002      	movs	r2, r0
 8000dbe:	3a0b      	subs	r2, #11
 8000dc0:	231d      	movs	r3, #29
 8000dc2:	0001      	movs	r1, r0
 8000dc4:	1a9b      	subs	r3, r3, r2
 8000dc6:	4652      	mov	r2, sl
 8000dc8:	3908      	subs	r1, #8
 8000dca:	40da      	lsrs	r2, r3
 8000dcc:	408c      	lsls	r4, r1
 8000dce:	4314      	orrs	r4, r2
 8000dd0:	4652      	mov	r2, sl
 8000dd2:	408a      	lsls	r2, r1
 8000dd4:	4b31      	ldr	r3, [pc, #196]	; (8000e9c <__aeabi_ddiv+0x390>)
 8000dd6:	4458      	add	r0, fp
 8000dd8:	469b      	mov	fp, r3
 8000dda:	4483      	add	fp, r0
 8000ddc:	2000      	movs	r0, #0
 8000dde:	e6d5      	b.n	8000b8c <__aeabi_ddiv+0x80>
 8000de0:	464b      	mov	r3, r9
 8000de2:	4323      	orrs	r3, r4
 8000de4:	4698      	mov	r8, r3
 8000de6:	d044      	beq.n	8000e72 <__aeabi_ddiv+0x366>
 8000de8:	2c00      	cmp	r4, #0
 8000dea:	d100      	bne.n	8000dee <__aeabi_ddiv+0x2e2>
 8000dec:	e0ce      	b.n	8000f8c <__aeabi_ddiv+0x480>
 8000dee:	0020      	movs	r0, r4
 8000df0:	f001 f8f2 	bl	8001fd8 <__clzsi2>
 8000df4:	0001      	movs	r1, r0
 8000df6:	0002      	movs	r2, r0
 8000df8:	390b      	subs	r1, #11
 8000dfa:	231d      	movs	r3, #29
 8000dfc:	1a5b      	subs	r3, r3, r1
 8000dfe:	4649      	mov	r1, r9
 8000e00:	0010      	movs	r0, r2
 8000e02:	40d9      	lsrs	r1, r3
 8000e04:	3808      	subs	r0, #8
 8000e06:	4084      	lsls	r4, r0
 8000e08:	000b      	movs	r3, r1
 8000e0a:	464d      	mov	r5, r9
 8000e0c:	4323      	orrs	r3, r4
 8000e0e:	4698      	mov	r8, r3
 8000e10:	4085      	lsls	r5, r0
 8000e12:	4823      	ldr	r0, [pc, #140]	; (8000ea0 <__aeabi_ddiv+0x394>)
 8000e14:	1a83      	subs	r3, r0, r2
 8000e16:	469b      	mov	fp, r3
 8000e18:	2300      	movs	r3, #0
 8000e1a:	4699      	mov	r9, r3
 8000e1c:	9300      	str	r3, [sp, #0]
 8000e1e:	e69a      	b.n	8000b56 <__aeabi_ddiv+0x4a>
 8000e20:	464b      	mov	r3, r9
 8000e22:	4323      	orrs	r3, r4
 8000e24:	4698      	mov	r8, r3
 8000e26:	d11d      	bne.n	8000e64 <__aeabi_ddiv+0x358>
 8000e28:	2308      	movs	r3, #8
 8000e2a:	4699      	mov	r9, r3
 8000e2c:	3b06      	subs	r3, #6
 8000e2e:	2500      	movs	r5, #0
 8000e30:	4683      	mov	fp, r0
 8000e32:	9300      	str	r3, [sp, #0]
 8000e34:	e68f      	b.n	8000b56 <__aeabi_ddiv+0x4a>
 8000e36:	4652      	mov	r2, sl
 8000e38:	4322      	orrs	r2, r4
 8000e3a:	d109      	bne.n	8000e50 <__aeabi_ddiv+0x344>
 8000e3c:	2302      	movs	r3, #2
 8000e3e:	4649      	mov	r1, r9
 8000e40:	4319      	orrs	r1, r3
 8000e42:	4b18      	ldr	r3, [pc, #96]	; (8000ea4 <__aeabi_ddiv+0x398>)
 8000e44:	4689      	mov	r9, r1
 8000e46:	469c      	mov	ip, r3
 8000e48:	2400      	movs	r4, #0
 8000e4a:	2002      	movs	r0, #2
 8000e4c:	44e3      	add	fp, ip
 8000e4e:	e69d      	b.n	8000b8c <__aeabi_ddiv+0x80>
 8000e50:	2303      	movs	r3, #3
 8000e52:	464a      	mov	r2, r9
 8000e54:	431a      	orrs	r2, r3
 8000e56:	4b13      	ldr	r3, [pc, #76]	; (8000ea4 <__aeabi_ddiv+0x398>)
 8000e58:	4691      	mov	r9, r2
 8000e5a:	469c      	mov	ip, r3
 8000e5c:	4652      	mov	r2, sl
 8000e5e:	2003      	movs	r0, #3
 8000e60:	44e3      	add	fp, ip
 8000e62:	e693      	b.n	8000b8c <__aeabi_ddiv+0x80>
 8000e64:	230c      	movs	r3, #12
 8000e66:	4699      	mov	r9, r3
 8000e68:	3b09      	subs	r3, #9
 8000e6a:	46a0      	mov	r8, r4
 8000e6c:	4683      	mov	fp, r0
 8000e6e:	9300      	str	r3, [sp, #0]
 8000e70:	e671      	b.n	8000b56 <__aeabi_ddiv+0x4a>
 8000e72:	2304      	movs	r3, #4
 8000e74:	4699      	mov	r9, r3
 8000e76:	2300      	movs	r3, #0
 8000e78:	469b      	mov	fp, r3
 8000e7a:	3301      	adds	r3, #1
 8000e7c:	2500      	movs	r5, #0
 8000e7e:	9300      	str	r3, [sp, #0]
 8000e80:	e669      	b.n	8000b56 <__aeabi_ddiv+0x4a>
 8000e82:	46c0      	nop			; (mov r8, r8)
 8000e84:	000007ff 	.word	0x000007ff
 8000e88:	fffffc01 	.word	0xfffffc01
 8000e8c:	08006c3c 	.word	0x08006c3c
 8000e90:	000003ff 	.word	0x000003ff
 8000e94:	feffffff 	.word	0xfeffffff
 8000e98:	000007fe 	.word	0x000007fe
 8000e9c:	000003f3 	.word	0x000003f3
 8000ea0:	fffffc0d 	.word	0xfffffc0d
 8000ea4:	fffff801 	.word	0xfffff801
 8000ea8:	4649      	mov	r1, r9
 8000eaa:	2301      	movs	r3, #1
 8000eac:	4319      	orrs	r1, r3
 8000eae:	4689      	mov	r9, r1
 8000eb0:	2400      	movs	r4, #0
 8000eb2:	2001      	movs	r0, #1
 8000eb4:	e66a      	b.n	8000b8c <__aeabi_ddiv+0x80>
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	2480      	movs	r4, #128	; 0x80
 8000eba:	469a      	mov	sl, r3
 8000ebc:	2500      	movs	r5, #0
 8000ebe:	4b8a      	ldr	r3, [pc, #552]	; (80010e8 <__aeabi_ddiv+0x5dc>)
 8000ec0:	0324      	lsls	r4, r4, #12
 8000ec2:	e67a      	b.n	8000bba <__aeabi_ddiv+0xae>
 8000ec4:	2501      	movs	r5, #1
 8000ec6:	426d      	negs	r5, r5
 8000ec8:	2301      	movs	r3, #1
 8000eca:	1a9b      	subs	r3, r3, r2
 8000ecc:	2b38      	cmp	r3, #56	; 0x38
 8000ece:	dd00      	ble.n	8000ed2 <__aeabi_ddiv+0x3c6>
 8000ed0:	e670      	b.n	8000bb4 <__aeabi_ddiv+0xa8>
 8000ed2:	2b1f      	cmp	r3, #31
 8000ed4:	dc00      	bgt.n	8000ed8 <__aeabi_ddiv+0x3cc>
 8000ed6:	e0bf      	b.n	8001058 <__aeabi_ddiv+0x54c>
 8000ed8:	211f      	movs	r1, #31
 8000eda:	4249      	negs	r1, r1
 8000edc:	1a8a      	subs	r2, r1, r2
 8000ede:	4641      	mov	r1, r8
 8000ee0:	40d1      	lsrs	r1, r2
 8000ee2:	000a      	movs	r2, r1
 8000ee4:	2b20      	cmp	r3, #32
 8000ee6:	d004      	beq.n	8000ef2 <__aeabi_ddiv+0x3e6>
 8000ee8:	4641      	mov	r1, r8
 8000eea:	4b80      	ldr	r3, [pc, #512]	; (80010ec <__aeabi_ddiv+0x5e0>)
 8000eec:	445b      	add	r3, fp
 8000eee:	4099      	lsls	r1, r3
 8000ef0:	430d      	orrs	r5, r1
 8000ef2:	1e6b      	subs	r3, r5, #1
 8000ef4:	419d      	sbcs	r5, r3
 8000ef6:	2307      	movs	r3, #7
 8000ef8:	432a      	orrs	r2, r5
 8000efa:	001d      	movs	r5, r3
 8000efc:	2400      	movs	r4, #0
 8000efe:	4015      	ands	r5, r2
 8000f00:	4213      	tst	r3, r2
 8000f02:	d100      	bne.n	8000f06 <__aeabi_ddiv+0x3fa>
 8000f04:	e0d4      	b.n	80010b0 <__aeabi_ddiv+0x5a4>
 8000f06:	210f      	movs	r1, #15
 8000f08:	2300      	movs	r3, #0
 8000f0a:	4011      	ands	r1, r2
 8000f0c:	2904      	cmp	r1, #4
 8000f0e:	d100      	bne.n	8000f12 <__aeabi_ddiv+0x406>
 8000f10:	e0cb      	b.n	80010aa <__aeabi_ddiv+0x59e>
 8000f12:	1d11      	adds	r1, r2, #4
 8000f14:	4291      	cmp	r1, r2
 8000f16:	4192      	sbcs	r2, r2
 8000f18:	4252      	negs	r2, r2
 8000f1a:	189b      	adds	r3, r3, r2
 8000f1c:	000a      	movs	r2, r1
 8000f1e:	0219      	lsls	r1, r3, #8
 8000f20:	d400      	bmi.n	8000f24 <__aeabi_ddiv+0x418>
 8000f22:	e0c2      	b.n	80010aa <__aeabi_ddiv+0x59e>
 8000f24:	2301      	movs	r3, #1
 8000f26:	2400      	movs	r4, #0
 8000f28:	2500      	movs	r5, #0
 8000f2a:	e646      	b.n	8000bba <__aeabi_ddiv+0xae>
 8000f2c:	2380      	movs	r3, #128	; 0x80
 8000f2e:	4641      	mov	r1, r8
 8000f30:	031b      	lsls	r3, r3, #12
 8000f32:	4219      	tst	r1, r3
 8000f34:	d008      	beq.n	8000f48 <__aeabi_ddiv+0x43c>
 8000f36:	421c      	tst	r4, r3
 8000f38:	d106      	bne.n	8000f48 <__aeabi_ddiv+0x43c>
 8000f3a:	431c      	orrs	r4, r3
 8000f3c:	0324      	lsls	r4, r4, #12
 8000f3e:	46ba      	mov	sl, r7
 8000f40:	0015      	movs	r5, r2
 8000f42:	4b69      	ldr	r3, [pc, #420]	; (80010e8 <__aeabi_ddiv+0x5dc>)
 8000f44:	0b24      	lsrs	r4, r4, #12
 8000f46:	e638      	b.n	8000bba <__aeabi_ddiv+0xae>
 8000f48:	2480      	movs	r4, #128	; 0x80
 8000f4a:	4643      	mov	r3, r8
 8000f4c:	0324      	lsls	r4, r4, #12
 8000f4e:	431c      	orrs	r4, r3
 8000f50:	0324      	lsls	r4, r4, #12
 8000f52:	46b2      	mov	sl, r6
 8000f54:	4b64      	ldr	r3, [pc, #400]	; (80010e8 <__aeabi_ddiv+0x5dc>)
 8000f56:	0b24      	lsrs	r4, r4, #12
 8000f58:	e62f      	b.n	8000bba <__aeabi_ddiv+0xae>
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d100      	bne.n	8000f60 <__aeabi_ddiv+0x454>
 8000f5e:	e703      	b.n	8000d68 <__aeabi_ddiv+0x25c>
 8000f60:	19a6      	adds	r6, r4, r6
 8000f62:	1e68      	subs	r0, r5, #1
 8000f64:	42a6      	cmp	r6, r4
 8000f66:	d200      	bcs.n	8000f6a <__aeabi_ddiv+0x45e>
 8000f68:	e08d      	b.n	8001086 <__aeabi_ddiv+0x57a>
 8000f6a:	428e      	cmp	r6, r1
 8000f6c:	d200      	bcs.n	8000f70 <__aeabi_ddiv+0x464>
 8000f6e:	e0a3      	b.n	80010b8 <__aeabi_ddiv+0x5ac>
 8000f70:	d100      	bne.n	8000f74 <__aeabi_ddiv+0x468>
 8000f72:	e0b3      	b.n	80010dc <__aeabi_ddiv+0x5d0>
 8000f74:	0005      	movs	r5, r0
 8000f76:	e6f5      	b.n	8000d64 <__aeabi_ddiv+0x258>
 8000f78:	42aa      	cmp	r2, r5
 8000f7a:	d900      	bls.n	8000f7e <__aeabi_ddiv+0x472>
 8000f7c:	e639      	b.n	8000bf2 <__aeabi_ddiv+0xe6>
 8000f7e:	4643      	mov	r3, r8
 8000f80:	07de      	lsls	r6, r3, #31
 8000f82:	0858      	lsrs	r0, r3, #1
 8000f84:	086b      	lsrs	r3, r5, #1
 8000f86:	431e      	orrs	r6, r3
 8000f88:	07ed      	lsls	r5, r5, #31
 8000f8a:	e639      	b.n	8000c00 <__aeabi_ddiv+0xf4>
 8000f8c:	4648      	mov	r0, r9
 8000f8e:	f001 f823 	bl	8001fd8 <__clzsi2>
 8000f92:	0001      	movs	r1, r0
 8000f94:	0002      	movs	r2, r0
 8000f96:	3115      	adds	r1, #21
 8000f98:	3220      	adds	r2, #32
 8000f9a:	291c      	cmp	r1, #28
 8000f9c:	dc00      	bgt.n	8000fa0 <__aeabi_ddiv+0x494>
 8000f9e:	e72c      	b.n	8000dfa <__aeabi_ddiv+0x2ee>
 8000fa0:	464b      	mov	r3, r9
 8000fa2:	3808      	subs	r0, #8
 8000fa4:	4083      	lsls	r3, r0
 8000fa6:	2500      	movs	r5, #0
 8000fa8:	4698      	mov	r8, r3
 8000faa:	e732      	b.n	8000e12 <__aeabi_ddiv+0x306>
 8000fac:	f001 f814 	bl	8001fd8 <__clzsi2>
 8000fb0:	0003      	movs	r3, r0
 8000fb2:	001a      	movs	r2, r3
 8000fb4:	3215      	adds	r2, #21
 8000fb6:	3020      	adds	r0, #32
 8000fb8:	2a1c      	cmp	r2, #28
 8000fba:	dc00      	bgt.n	8000fbe <__aeabi_ddiv+0x4b2>
 8000fbc:	e700      	b.n	8000dc0 <__aeabi_ddiv+0x2b4>
 8000fbe:	4654      	mov	r4, sl
 8000fc0:	3b08      	subs	r3, #8
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	409c      	lsls	r4, r3
 8000fc6:	e705      	b.n	8000dd4 <__aeabi_ddiv+0x2c8>
 8000fc8:	1936      	adds	r6, r6, r4
 8000fca:	3b01      	subs	r3, #1
 8000fcc:	42b4      	cmp	r4, r6
 8000fce:	d900      	bls.n	8000fd2 <__aeabi_ddiv+0x4c6>
 8000fd0:	e6a6      	b.n	8000d20 <__aeabi_ddiv+0x214>
 8000fd2:	42b2      	cmp	r2, r6
 8000fd4:	d800      	bhi.n	8000fd8 <__aeabi_ddiv+0x4cc>
 8000fd6:	e6a3      	b.n	8000d20 <__aeabi_ddiv+0x214>
 8000fd8:	1e83      	subs	r3, r0, #2
 8000fda:	1936      	adds	r6, r6, r4
 8000fdc:	e6a0      	b.n	8000d20 <__aeabi_ddiv+0x214>
 8000fde:	1909      	adds	r1, r1, r4
 8000fe0:	3d01      	subs	r5, #1
 8000fe2:	428c      	cmp	r4, r1
 8000fe4:	d900      	bls.n	8000fe8 <__aeabi_ddiv+0x4dc>
 8000fe6:	e68d      	b.n	8000d04 <__aeabi_ddiv+0x1f8>
 8000fe8:	428a      	cmp	r2, r1
 8000fea:	d800      	bhi.n	8000fee <__aeabi_ddiv+0x4e2>
 8000fec:	e68a      	b.n	8000d04 <__aeabi_ddiv+0x1f8>
 8000fee:	1e85      	subs	r5, r0, #2
 8000ff0:	1909      	adds	r1, r1, r4
 8000ff2:	e687      	b.n	8000d04 <__aeabi_ddiv+0x1f8>
 8000ff4:	230f      	movs	r3, #15
 8000ff6:	402b      	ands	r3, r5
 8000ff8:	2b04      	cmp	r3, #4
 8000ffa:	d100      	bne.n	8000ffe <__aeabi_ddiv+0x4f2>
 8000ffc:	e6bc      	b.n	8000d78 <__aeabi_ddiv+0x26c>
 8000ffe:	2305      	movs	r3, #5
 8001000:	425b      	negs	r3, r3
 8001002:	42ab      	cmp	r3, r5
 8001004:	419b      	sbcs	r3, r3
 8001006:	3504      	adds	r5, #4
 8001008:	425b      	negs	r3, r3
 800100a:	08ed      	lsrs	r5, r5, #3
 800100c:	4498      	add	r8, r3
 800100e:	e6b4      	b.n	8000d7a <__aeabi_ddiv+0x26e>
 8001010:	42af      	cmp	r7, r5
 8001012:	d900      	bls.n	8001016 <__aeabi_ddiv+0x50a>
 8001014:	e660      	b.n	8000cd8 <__aeabi_ddiv+0x1cc>
 8001016:	4282      	cmp	r2, r0
 8001018:	d804      	bhi.n	8001024 <__aeabi_ddiv+0x518>
 800101a:	d000      	beq.n	800101e <__aeabi_ddiv+0x512>
 800101c:	e65c      	b.n	8000cd8 <__aeabi_ddiv+0x1cc>
 800101e:	42ae      	cmp	r6, r5
 8001020:	d800      	bhi.n	8001024 <__aeabi_ddiv+0x518>
 8001022:	e659      	b.n	8000cd8 <__aeabi_ddiv+0x1cc>
 8001024:	2302      	movs	r3, #2
 8001026:	425b      	negs	r3, r3
 8001028:	469c      	mov	ip, r3
 800102a:	9b00      	ldr	r3, [sp, #0]
 800102c:	44e0      	add	r8, ip
 800102e:	469c      	mov	ip, r3
 8001030:	4465      	add	r5, ip
 8001032:	429d      	cmp	r5, r3
 8001034:	419b      	sbcs	r3, r3
 8001036:	425b      	negs	r3, r3
 8001038:	191b      	adds	r3, r3, r4
 800103a:	18c0      	adds	r0, r0, r3
 800103c:	e64d      	b.n	8000cda <__aeabi_ddiv+0x1ce>
 800103e:	428a      	cmp	r2, r1
 8001040:	d800      	bhi.n	8001044 <__aeabi_ddiv+0x538>
 8001042:	e60e      	b.n	8000c62 <__aeabi_ddiv+0x156>
 8001044:	1e83      	subs	r3, r0, #2
 8001046:	1909      	adds	r1, r1, r4
 8001048:	e60b      	b.n	8000c62 <__aeabi_ddiv+0x156>
 800104a:	428a      	cmp	r2, r1
 800104c:	d800      	bhi.n	8001050 <__aeabi_ddiv+0x544>
 800104e:	e5f4      	b.n	8000c3a <__aeabi_ddiv+0x12e>
 8001050:	1e83      	subs	r3, r0, #2
 8001052:	4698      	mov	r8, r3
 8001054:	1909      	adds	r1, r1, r4
 8001056:	e5f0      	b.n	8000c3a <__aeabi_ddiv+0x12e>
 8001058:	4925      	ldr	r1, [pc, #148]	; (80010f0 <__aeabi_ddiv+0x5e4>)
 800105a:	0028      	movs	r0, r5
 800105c:	4459      	add	r1, fp
 800105e:	408d      	lsls	r5, r1
 8001060:	4642      	mov	r2, r8
 8001062:	408a      	lsls	r2, r1
 8001064:	1e69      	subs	r1, r5, #1
 8001066:	418d      	sbcs	r5, r1
 8001068:	4641      	mov	r1, r8
 800106a:	40d8      	lsrs	r0, r3
 800106c:	40d9      	lsrs	r1, r3
 800106e:	4302      	orrs	r2, r0
 8001070:	432a      	orrs	r2, r5
 8001072:	000b      	movs	r3, r1
 8001074:	0751      	lsls	r1, r2, #29
 8001076:	d100      	bne.n	800107a <__aeabi_ddiv+0x56e>
 8001078:	e751      	b.n	8000f1e <__aeabi_ddiv+0x412>
 800107a:	210f      	movs	r1, #15
 800107c:	4011      	ands	r1, r2
 800107e:	2904      	cmp	r1, #4
 8001080:	d000      	beq.n	8001084 <__aeabi_ddiv+0x578>
 8001082:	e746      	b.n	8000f12 <__aeabi_ddiv+0x406>
 8001084:	e74b      	b.n	8000f1e <__aeabi_ddiv+0x412>
 8001086:	0005      	movs	r5, r0
 8001088:	428e      	cmp	r6, r1
 800108a:	d000      	beq.n	800108e <__aeabi_ddiv+0x582>
 800108c:	e66a      	b.n	8000d64 <__aeabi_ddiv+0x258>
 800108e:	9a00      	ldr	r2, [sp, #0]
 8001090:	4293      	cmp	r3, r2
 8001092:	d000      	beq.n	8001096 <__aeabi_ddiv+0x58a>
 8001094:	e666      	b.n	8000d64 <__aeabi_ddiv+0x258>
 8001096:	e667      	b.n	8000d68 <__aeabi_ddiv+0x25c>
 8001098:	4a16      	ldr	r2, [pc, #88]	; (80010f4 <__aeabi_ddiv+0x5e8>)
 800109a:	445a      	add	r2, fp
 800109c:	2a00      	cmp	r2, #0
 800109e:	dc00      	bgt.n	80010a2 <__aeabi_ddiv+0x596>
 80010a0:	e710      	b.n	8000ec4 <__aeabi_ddiv+0x3b8>
 80010a2:	2301      	movs	r3, #1
 80010a4:	2500      	movs	r5, #0
 80010a6:	4498      	add	r8, r3
 80010a8:	e667      	b.n	8000d7a <__aeabi_ddiv+0x26e>
 80010aa:	075d      	lsls	r5, r3, #29
 80010ac:	025b      	lsls	r3, r3, #9
 80010ae:	0b1c      	lsrs	r4, r3, #12
 80010b0:	08d2      	lsrs	r2, r2, #3
 80010b2:	2300      	movs	r3, #0
 80010b4:	4315      	orrs	r5, r2
 80010b6:	e580      	b.n	8000bba <__aeabi_ddiv+0xae>
 80010b8:	9800      	ldr	r0, [sp, #0]
 80010ba:	3d02      	subs	r5, #2
 80010bc:	0042      	lsls	r2, r0, #1
 80010be:	4282      	cmp	r2, r0
 80010c0:	41bf      	sbcs	r7, r7
 80010c2:	427f      	negs	r7, r7
 80010c4:	193c      	adds	r4, r7, r4
 80010c6:	1936      	adds	r6, r6, r4
 80010c8:	9200      	str	r2, [sp, #0]
 80010ca:	e7dd      	b.n	8001088 <__aeabi_ddiv+0x57c>
 80010cc:	2480      	movs	r4, #128	; 0x80
 80010ce:	4643      	mov	r3, r8
 80010d0:	0324      	lsls	r4, r4, #12
 80010d2:	431c      	orrs	r4, r3
 80010d4:	0324      	lsls	r4, r4, #12
 80010d6:	4b04      	ldr	r3, [pc, #16]	; (80010e8 <__aeabi_ddiv+0x5dc>)
 80010d8:	0b24      	lsrs	r4, r4, #12
 80010da:	e56e      	b.n	8000bba <__aeabi_ddiv+0xae>
 80010dc:	9a00      	ldr	r2, [sp, #0]
 80010de:	429a      	cmp	r2, r3
 80010e0:	d3ea      	bcc.n	80010b8 <__aeabi_ddiv+0x5ac>
 80010e2:	0005      	movs	r5, r0
 80010e4:	e7d3      	b.n	800108e <__aeabi_ddiv+0x582>
 80010e6:	46c0      	nop			; (mov r8, r8)
 80010e8:	000007ff 	.word	0x000007ff
 80010ec:	0000043e 	.word	0x0000043e
 80010f0:	0000041e 	.word	0x0000041e
 80010f4:	000003ff 	.word	0x000003ff

080010f8 <__eqdf2>:
 80010f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80010fa:	464e      	mov	r6, r9
 80010fc:	4645      	mov	r5, r8
 80010fe:	46de      	mov	lr, fp
 8001100:	4657      	mov	r7, sl
 8001102:	4690      	mov	r8, r2
 8001104:	b5e0      	push	{r5, r6, r7, lr}
 8001106:	0017      	movs	r7, r2
 8001108:	031a      	lsls	r2, r3, #12
 800110a:	0b12      	lsrs	r2, r2, #12
 800110c:	0005      	movs	r5, r0
 800110e:	4684      	mov	ip, r0
 8001110:	4819      	ldr	r0, [pc, #100]	; (8001178 <__eqdf2+0x80>)
 8001112:	030e      	lsls	r6, r1, #12
 8001114:	004c      	lsls	r4, r1, #1
 8001116:	4691      	mov	r9, r2
 8001118:	005a      	lsls	r2, r3, #1
 800111a:	0fdb      	lsrs	r3, r3, #31
 800111c:	469b      	mov	fp, r3
 800111e:	0b36      	lsrs	r6, r6, #12
 8001120:	0d64      	lsrs	r4, r4, #21
 8001122:	0fc9      	lsrs	r1, r1, #31
 8001124:	0d52      	lsrs	r2, r2, #21
 8001126:	4284      	cmp	r4, r0
 8001128:	d019      	beq.n	800115e <__eqdf2+0x66>
 800112a:	4282      	cmp	r2, r0
 800112c:	d010      	beq.n	8001150 <__eqdf2+0x58>
 800112e:	2001      	movs	r0, #1
 8001130:	4294      	cmp	r4, r2
 8001132:	d10e      	bne.n	8001152 <__eqdf2+0x5a>
 8001134:	454e      	cmp	r6, r9
 8001136:	d10c      	bne.n	8001152 <__eqdf2+0x5a>
 8001138:	2001      	movs	r0, #1
 800113a:	45c4      	cmp	ip, r8
 800113c:	d109      	bne.n	8001152 <__eqdf2+0x5a>
 800113e:	4559      	cmp	r1, fp
 8001140:	d017      	beq.n	8001172 <__eqdf2+0x7a>
 8001142:	2c00      	cmp	r4, #0
 8001144:	d105      	bne.n	8001152 <__eqdf2+0x5a>
 8001146:	0030      	movs	r0, r6
 8001148:	4328      	orrs	r0, r5
 800114a:	1e43      	subs	r3, r0, #1
 800114c:	4198      	sbcs	r0, r3
 800114e:	e000      	b.n	8001152 <__eqdf2+0x5a>
 8001150:	2001      	movs	r0, #1
 8001152:	bcf0      	pop	{r4, r5, r6, r7}
 8001154:	46bb      	mov	fp, r7
 8001156:	46b2      	mov	sl, r6
 8001158:	46a9      	mov	r9, r5
 800115a:	46a0      	mov	r8, r4
 800115c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800115e:	0033      	movs	r3, r6
 8001160:	2001      	movs	r0, #1
 8001162:	432b      	orrs	r3, r5
 8001164:	d1f5      	bne.n	8001152 <__eqdf2+0x5a>
 8001166:	42a2      	cmp	r2, r4
 8001168:	d1f3      	bne.n	8001152 <__eqdf2+0x5a>
 800116a:	464b      	mov	r3, r9
 800116c:	433b      	orrs	r3, r7
 800116e:	d1f0      	bne.n	8001152 <__eqdf2+0x5a>
 8001170:	e7e2      	b.n	8001138 <__eqdf2+0x40>
 8001172:	2000      	movs	r0, #0
 8001174:	e7ed      	b.n	8001152 <__eqdf2+0x5a>
 8001176:	46c0      	nop			; (mov r8, r8)
 8001178:	000007ff 	.word	0x000007ff

0800117c <__gedf2>:
 800117c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800117e:	4647      	mov	r7, r8
 8001180:	46ce      	mov	lr, r9
 8001182:	0004      	movs	r4, r0
 8001184:	0018      	movs	r0, r3
 8001186:	0016      	movs	r6, r2
 8001188:	031b      	lsls	r3, r3, #12
 800118a:	0b1b      	lsrs	r3, r3, #12
 800118c:	4d2d      	ldr	r5, [pc, #180]	; (8001244 <__gedf2+0xc8>)
 800118e:	004a      	lsls	r2, r1, #1
 8001190:	4699      	mov	r9, r3
 8001192:	b580      	push	{r7, lr}
 8001194:	0043      	lsls	r3, r0, #1
 8001196:	030f      	lsls	r7, r1, #12
 8001198:	46a4      	mov	ip, r4
 800119a:	46b0      	mov	r8, r6
 800119c:	0b3f      	lsrs	r7, r7, #12
 800119e:	0d52      	lsrs	r2, r2, #21
 80011a0:	0fc9      	lsrs	r1, r1, #31
 80011a2:	0d5b      	lsrs	r3, r3, #21
 80011a4:	0fc0      	lsrs	r0, r0, #31
 80011a6:	42aa      	cmp	r2, r5
 80011a8:	d021      	beq.n	80011ee <__gedf2+0x72>
 80011aa:	42ab      	cmp	r3, r5
 80011ac:	d013      	beq.n	80011d6 <__gedf2+0x5a>
 80011ae:	2a00      	cmp	r2, #0
 80011b0:	d122      	bne.n	80011f8 <__gedf2+0x7c>
 80011b2:	433c      	orrs	r4, r7
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d102      	bne.n	80011be <__gedf2+0x42>
 80011b8:	464d      	mov	r5, r9
 80011ba:	432e      	orrs	r6, r5
 80011bc:	d022      	beq.n	8001204 <__gedf2+0x88>
 80011be:	2c00      	cmp	r4, #0
 80011c0:	d010      	beq.n	80011e4 <__gedf2+0x68>
 80011c2:	4281      	cmp	r1, r0
 80011c4:	d022      	beq.n	800120c <__gedf2+0x90>
 80011c6:	2002      	movs	r0, #2
 80011c8:	3901      	subs	r1, #1
 80011ca:	4008      	ands	r0, r1
 80011cc:	3801      	subs	r0, #1
 80011ce:	bcc0      	pop	{r6, r7}
 80011d0:	46b9      	mov	r9, r7
 80011d2:	46b0      	mov	r8, r6
 80011d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80011d6:	464d      	mov	r5, r9
 80011d8:	432e      	orrs	r6, r5
 80011da:	d129      	bne.n	8001230 <__gedf2+0xb4>
 80011dc:	2a00      	cmp	r2, #0
 80011de:	d1f0      	bne.n	80011c2 <__gedf2+0x46>
 80011e0:	433c      	orrs	r4, r7
 80011e2:	d1ee      	bne.n	80011c2 <__gedf2+0x46>
 80011e4:	2800      	cmp	r0, #0
 80011e6:	d1f2      	bne.n	80011ce <__gedf2+0x52>
 80011e8:	2001      	movs	r0, #1
 80011ea:	4240      	negs	r0, r0
 80011ec:	e7ef      	b.n	80011ce <__gedf2+0x52>
 80011ee:	003d      	movs	r5, r7
 80011f0:	4325      	orrs	r5, r4
 80011f2:	d11d      	bne.n	8001230 <__gedf2+0xb4>
 80011f4:	4293      	cmp	r3, r2
 80011f6:	d0ee      	beq.n	80011d6 <__gedf2+0x5a>
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d1e2      	bne.n	80011c2 <__gedf2+0x46>
 80011fc:	464c      	mov	r4, r9
 80011fe:	4326      	orrs	r6, r4
 8001200:	d1df      	bne.n	80011c2 <__gedf2+0x46>
 8001202:	e7e0      	b.n	80011c6 <__gedf2+0x4a>
 8001204:	2000      	movs	r0, #0
 8001206:	2c00      	cmp	r4, #0
 8001208:	d0e1      	beq.n	80011ce <__gedf2+0x52>
 800120a:	e7dc      	b.n	80011c6 <__gedf2+0x4a>
 800120c:	429a      	cmp	r2, r3
 800120e:	dc0a      	bgt.n	8001226 <__gedf2+0xaa>
 8001210:	dbe8      	blt.n	80011e4 <__gedf2+0x68>
 8001212:	454f      	cmp	r7, r9
 8001214:	d8d7      	bhi.n	80011c6 <__gedf2+0x4a>
 8001216:	d00e      	beq.n	8001236 <__gedf2+0xba>
 8001218:	2000      	movs	r0, #0
 800121a:	454f      	cmp	r7, r9
 800121c:	d2d7      	bcs.n	80011ce <__gedf2+0x52>
 800121e:	2900      	cmp	r1, #0
 8001220:	d0e2      	beq.n	80011e8 <__gedf2+0x6c>
 8001222:	0008      	movs	r0, r1
 8001224:	e7d3      	b.n	80011ce <__gedf2+0x52>
 8001226:	4243      	negs	r3, r0
 8001228:	4158      	adcs	r0, r3
 800122a:	0040      	lsls	r0, r0, #1
 800122c:	3801      	subs	r0, #1
 800122e:	e7ce      	b.n	80011ce <__gedf2+0x52>
 8001230:	2002      	movs	r0, #2
 8001232:	4240      	negs	r0, r0
 8001234:	e7cb      	b.n	80011ce <__gedf2+0x52>
 8001236:	45c4      	cmp	ip, r8
 8001238:	d8c5      	bhi.n	80011c6 <__gedf2+0x4a>
 800123a:	2000      	movs	r0, #0
 800123c:	45c4      	cmp	ip, r8
 800123e:	d2c6      	bcs.n	80011ce <__gedf2+0x52>
 8001240:	e7ed      	b.n	800121e <__gedf2+0xa2>
 8001242:	46c0      	nop			; (mov r8, r8)
 8001244:	000007ff 	.word	0x000007ff

08001248 <__ledf2>:
 8001248:	b5f0      	push	{r4, r5, r6, r7, lr}
 800124a:	4647      	mov	r7, r8
 800124c:	46ce      	mov	lr, r9
 800124e:	0004      	movs	r4, r0
 8001250:	0018      	movs	r0, r3
 8001252:	0016      	movs	r6, r2
 8001254:	031b      	lsls	r3, r3, #12
 8001256:	0b1b      	lsrs	r3, r3, #12
 8001258:	4d2c      	ldr	r5, [pc, #176]	; (800130c <__ledf2+0xc4>)
 800125a:	004a      	lsls	r2, r1, #1
 800125c:	4699      	mov	r9, r3
 800125e:	b580      	push	{r7, lr}
 8001260:	0043      	lsls	r3, r0, #1
 8001262:	030f      	lsls	r7, r1, #12
 8001264:	46a4      	mov	ip, r4
 8001266:	46b0      	mov	r8, r6
 8001268:	0b3f      	lsrs	r7, r7, #12
 800126a:	0d52      	lsrs	r2, r2, #21
 800126c:	0fc9      	lsrs	r1, r1, #31
 800126e:	0d5b      	lsrs	r3, r3, #21
 8001270:	0fc0      	lsrs	r0, r0, #31
 8001272:	42aa      	cmp	r2, r5
 8001274:	d00d      	beq.n	8001292 <__ledf2+0x4a>
 8001276:	42ab      	cmp	r3, r5
 8001278:	d010      	beq.n	800129c <__ledf2+0x54>
 800127a:	2a00      	cmp	r2, #0
 800127c:	d127      	bne.n	80012ce <__ledf2+0x86>
 800127e:	433c      	orrs	r4, r7
 8001280:	2b00      	cmp	r3, #0
 8001282:	d111      	bne.n	80012a8 <__ledf2+0x60>
 8001284:	464d      	mov	r5, r9
 8001286:	432e      	orrs	r6, r5
 8001288:	d10e      	bne.n	80012a8 <__ledf2+0x60>
 800128a:	2000      	movs	r0, #0
 800128c:	2c00      	cmp	r4, #0
 800128e:	d015      	beq.n	80012bc <__ledf2+0x74>
 8001290:	e00e      	b.n	80012b0 <__ledf2+0x68>
 8001292:	003d      	movs	r5, r7
 8001294:	4325      	orrs	r5, r4
 8001296:	d110      	bne.n	80012ba <__ledf2+0x72>
 8001298:	4293      	cmp	r3, r2
 800129a:	d118      	bne.n	80012ce <__ledf2+0x86>
 800129c:	464d      	mov	r5, r9
 800129e:	432e      	orrs	r6, r5
 80012a0:	d10b      	bne.n	80012ba <__ledf2+0x72>
 80012a2:	2a00      	cmp	r2, #0
 80012a4:	d102      	bne.n	80012ac <__ledf2+0x64>
 80012a6:	433c      	orrs	r4, r7
 80012a8:	2c00      	cmp	r4, #0
 80012aa:	d00b      	beq.n	80012c4 <__ledf2+0x7c>
 80012ac:	4281      	cmp	r1, r0
 80012ae:	d014      	beq.n	80012da <__ledf2+0x92>
 80012b0:	2002      	movs	r0, #2
 80012b2:	3901      	subs	r1, #1
 80012b4:	4008      	ands	r0, r1
 80012b6:	3801      	subs	r0, #1
 80012b8:	e000      	b.n	80012bc <__ledf2+0x74>
 80012ba:	2002      	movs	r0, #2
 80012bc:	bcc0      	pop	{r6, r7}
 80012be:	46b9      	mov	r9, r7
 80012c0:	46b0      	mov	r8, r6
 80012c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80012c4:	2800      	cmp	r0, #0
 80012c6:	d1f9      	bne.n	80012bc <__ledf2+0x74>
 80012c8:	2001      	movs	r0, #1
 80012ca:	4240      	negs	r0, r0
 80012cc:	e7f6      	b.n	80012bc <__ledf2+0x74>
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d1ec      	bne.n	80012ac <__ledf2+0x64>
 80012d2:	464c      	mov	r4, r9
 80012d4:	4326      	orrs	r6, r4
 80012d6:	d1e9      	bne.n	80012ac <__ledf2+0x64>
 80012d8:	e7ea      	b.n	80012b0 <__ledf2+0x68>
 80012da:	429a      	cmp	r2, r3
 80012dc:	dd04      	ble.n	80012e8 <__ledf2+0xa0>
 80012de:	4243      	negs	r3, r0
 80012e0:	4158      	adcs	r0, r3
 80012e2:	0040      	lsls	r0, r0, #1
 80012e4:	3801      	subs	r0, #1
 80012e6:	e7e9      	b.n	80012bc <__ledf2+0x74>
 80012e8:	429a      	cmp	r2, r3
 80012ea:	dbeb      	blt.n	80012c4 <__ledf2+0x7c>
 80012ec:	454f      	cmp	r7, r9
 80012ee:	d8df      	bhi.n	80012b0 <__ledf2+0x68>
 80012f0:	d006      	beq.n	8001300 <__ledf2+0xb8>
 80012f2:	2000      	movs	r0, #0
 80012f4:	454f      	cmp	r7, r9
 80012f6:	d2e1      	bcs.n	80012bc <__ledf2+0x74>
 80012f8:	2900      	cmp	r1, #0
 80012fa:	d0e5      	beq.n	80012c8 <__ledf2+0x80>
 80012fc:	0008      	movs	r0, r1
 80012fe:	e7dd      	b.n	80012bc <__ledf2+0x74>
 8001300:	45c4      	cmp	ip, r8
 8001302:	d8d5      	bhi.n	80012b0 <__ledf2+0x68>
 8001304:	2000      	movs	r0, #0
 8001306:	45c4      	cmp	ip, r8
 8001308:	d2d8      	bcs.n	80012bc <__ledf2+0x74>
 800130a:	e7f5      	b.n	80012f8 <__ledf2+0xb0>
 800130c:	000007ff 	.word	0x000007ff

08001310 <__aeabi_dmul>:
 8001310:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001312:	4657      	mov	r7, sl
 8001314:	464e      	mov	r6, r9
 8001316:	4645      	mov	r5, r8
 8001318:	46de      	mov	lr, fp
 800131a:	b5e0      	push	{r5, r6, r7, lr}
 800131c:	4698      	mov	r8, r3
 800131e:	030c      	lsls	r4, r1, #12
 8001320:	004b      	lsls	r3, r1, #1
 8001322:	0006      	movs	r6, r0
 8001324:	4692      	mov	sl, r2
 8001326:	b087      	sub	sp, #28
 8001328:	0b24      	lsrs	r4, r4, #12
 800132a:	0d5b      	lsrs	r3, r3, #21
 800132c:	0fcf      	lsrs	r7, r1, #31
 800132e:	2b00      	cmp	r3, #0
 8001330:	d100      	bne.n	8001334 <__aeabi_dmul+0x24>
 8001332:	e15c      	b.n	80015ee <__aeabi_dmul+0x2de>
 8001334:	4ad9      	ldr	r2, [pc, #868]	; (800169c <__aeabi_dmul+0x38c>)
 8001336:	4293      	cmp	r3, r2
 8001338:	d100      	bne.n	800133c <__aeabi_dmul+0x2c>
 800133a:	e175      	b.n	8001628 <__aeabi_dmul+0x318>
 800133c:	0f42      	lsrs	r2, r0, #29
 800133e:	00e4      	lsls	r4, r4, #3
 8001340:	4314      	orrs	r4, r2
 8001342:	2280      	movs	r2, #128	; 0x80
 8001344:	0412      	lsls	r2, r2, #16
 8001346:	4314      	orrs	r4, r2
 8001348:	4ad5      	ldr	r2, [pc, #852]	; (80016a0 <__aeabi_dmul+0x390>)
 800134a:	00c5      	lsls	r5, r0, #3
 800134c:	4694      	mov	ip, r2
 800134e:	4463      	add	r3, ip
 8001350:	9300      	str	r3, [sp, #0]
 8001352:	2300      	movs	r3, #0
 8001354:	4699      	mov	r9, r3
 8001356:	469b      	mov	fp, r3
 8001358:	4643      	mov	r3, r8
 800135a:	4642      	mov	r2, r8
 800135c:	031e      	lsls	r6, r3, #12
 800135e:	0fd2      	lsrs	r2, r2, #31
 8001360:	005b      	lsls	r3, r3, #1
 8001362:	4650      	mov	r0, sl
 8001364:	4690      	mov	r8, r2
 8001366:	0b36      	lsrs	r6, r6, #12
 8001368:	0d5b      	lsrs	r3, r3, #21
 800136a:	d100      	bne.n	800136e <__aeabi_dmul+0x5e>
 800136c:	e120      	b.n	80015b0 <__aeabi_dmul+0x2a0>
 800136e:	4acb      	ldr	r2, [pc, #812]	; (800169c <__aeabi_dmul+0x38c>)
 8001370:	4293      	cmp	r3, r2
 8001372:	d100      	bne.n	8001376 <__aeabi_dmul+0x66>
 8001374:	e162      	b.n	800163c <__aeabi_dmul+0x32c>
 8001376:	49ca      	ldr	r1, [pc, #808]	; (80016a0 <__aeabi_dmul+0x390>)
 8001378:	0f42      	lsrs	r2, r0, #29
 800137a:	468c      	mov	ip, r1
 800137c:	9900      	ldr	r1, [sp, #0]
 800137e:	4463      	add	r3, ip
 8001380:	00f6      	lsls	r6, r6, #3
 8001382:	468c      	mov	ip, r1
 8001384:	4316      	orrs	r6, r2
 8001386:	2280      	movs	r2, #128	; 0x80
 8001388:	449c      	add	ip, r3
 800138a:	0412      	lsls	r2, r2, #16
 800138c:	4663      	mov	r3, ip
 800138e:	4316      	orrs	r6, r2
 8001390:	00c2      	lsls	r2, r0, #3
 8001392:	2000      	movs	r0, #0
 8001394:	9300      	str	r3, [sp, #0]
 8001396:	9900      	ldr	r1, [sp, #0]
 8001398:	4643      	mov	r3, r8
 800139a:	3101      	adds	r1, #1
 800139c:	468c      	mov	ip, r1
 800139e:	4649      	mov	r1, r9
 80013a0:	407b      	eors	r3, r7
 80013a2:	9301      	str	r3, [sp, #4]
 80013a4:	290f      	cmp	r1, #15
 80013a6:	d826      	bhi.n	80013f6 <__aeabi_dmul+0xe6>
 80013a8:	4bbe      	ldr	r3, [pc, #760]	; (80016a4 <__aeabi_dmul+0x394>)
 80013aa:	0089      	lsls	r1, r1, #2
 80013ac:	5859      	ldr	r1, [r3, r1]
 80013ae:	468f      	mov	pc, r1
 80013b0:	4643      	mov	r3, r8
 80013b2:	9301      	str	r3, [sp, #4]
 80013b4:	0034      	movs	r4, r6
 80013b6:	0015      	movs	r5, r2
 80013b8:	4683      	mov	fp, r0
 80013ba:	465b      	mov	r3, fp
 80013bc:	2b02      	cmp	r3, #2
 80013be:	d016      	beq.n	80013ee <__aeabi_dmul+0xde>
 80013c0:	2b03      	cmp	r3, #3
 80013c2:	d100      	bne.n	80013c6 <__aeabi_dmul+0xb6>
 80013c4:	e203      	b.n	80017ce <__aeabi_dmul+0x4be>
 80013c6:	2b01      	cmp	r3, #1
 80013c8:	d000      	beq.n	80013cc <__aeabi_dmul+0xbc>
 80013ca:	e0cd      	b.n	8001568 <__aeabi_dmul+0x258>
 80013cc:	2200      	movs	r2, #0
 80013ce:	2400      	movs	r4, #0
 80013d0:	2500      	movs	r5, #0
 80013d2:	9b01      	ldr	r3, [sp, #4]
 80013d4:	0512      	lsls	r2, r2, #20
 80013d6:	4322      	orrs	r2, r4
 80013d8:	07db      	lsls	r3, r3, #31
 80013da:	431a      	orrs	r2, r3
 80013dc:	0028      	movs	r0, r5
 80013de:	0011      	movs	r1, r2
 80013e0:	b007      	add	sp, #28
 80013e2:	bcf0      	pop	{r4, r5, r6, r7}
 80013e4:	46bb      	mov	fp, r7
 80013e6:	46b2      	mov	sl, r6
 80013e8:	46a9      	mov	r9, r5
 80013ea:	46a0      	mov	r8, r4
 80013ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80013ee:	2400      	movs	r4, #0
 80013f0:	2500      	movs	r5, #0
 80013f2:	4aaa      	ldr	r2, [pc, #680]	; (800169c <__aeabi_dmul+0x38c>)
 80013f4:	e7ed      	b.n	80013d2 <__aeabi_dmul+0xc2>
 80013f6:	0c28      	lsrs	r0, r5, #16
 80013f8:	042d      	lsls	r5, r5, #16
 80013fa:	0c2d      	lsrs	r5, r5, #16
 80013fc:	002b      	movs	r3, r5
 80013fe:	0c11      	lsrs	r1, r2, #16
 8001400:	0412      	lsls	r2, r2, #16
 8001402:	0c12      	lsrs	r2, r2, #16
 8001404:	4353      	muls	r3, r2
 8001406:	4698      	mov	r8, r3
 8001408:	0013      	movs	r3, r2
 800140a:	002f      	movs	r7, r5
 800140c:	4343      	muls	r3, r0
 800140e:	4699      	mov	r9, r3
 8001410:	434f      	muls	r7, r1
 8001412:	444f      	add	r7, r9
 8001414:	46bb      	mov	fp, r7
 8001416:	4647      	mov	r7, r8
 8001418:	000b      	movs	r3, r1
 800141a:	0c3f      	lsrs	r7, r7, #16
 800141c:	46ba      	mov	sl, r7
 800141e:	4343      	muls	r3, r0
 8001420:	44da      	add	sl, fp
 8001422:	9302      	str	r3, [sp, #8]
 8001424:	45d1      	cmp	r9, sl
 8001426:	d904      	bls.n	8001432 <__aeabi_dmul+0x122>
 8001428:	2780      	movs	r7, #128	; 0x80
 800142a:	027f      	lsls	r7, r7, #9
 800142c:	46b9      	mov	r9, r7
 800142e:	444b      	add	r3, r9
 8001430:	9302      	str	r3, [sp, #8]
 8001432:	4653      	mov	r3, sl
 8001434:	0c1b      	lsrs	r3, r3, #16
 8001436:	469b      	mov	fp, r3
 8001438:	4653      	mov	r3, sl
 800143a:	041f      	lsls	r7, r3, #16
 800143c:	4643      	mov	r3, r8
 800143e:	041b      	lsls	r3, r3, #16
 8001440:	0c1b      	lsrs	r3, r3, #16
 8001442:	4698      	mov	r8, r3
 8001444:	003b      	movs	r3, r7
 8001446:	4443      	add	r3, r8
 8001448:	9304      	str	r3, [sp, #16]
 800144a:	0c33      	lsrs	r3, r6, #16
 800144c:	0436      	lsls	r6, r6, #16
 800144e:	0c36      	lsrs	r6, r6, #16
 8001450:	4698      	mov	r8, r3
 8001452:	0033      	movs	r3, r6
 8001454:	4343      	muls	r3, r0
 8001456:	4699      	mov	r9, r3
 8001458:	4643      	mov	r3, r8
 800145a:	4343      	muls	r3, r0
 800145c:	002f      	movs	r7, r5
 800145e:	469a      	mov	sl, r3
 8001460:	4643      	mov	r3, r8
 8001462:	4377      	muls	r7, r6
 8001464:	435d      	muls	r5, r3
 8001466:	0c38      	lsrs	r0, r7, #16
 8001468:	444d      	add	r5, r9
 800146a:	1945      	adds	r5, r0, r5
 800146c:	45a9      	cmp	r9, r5
 800146e:	d903      	bls.n	8001478 <__aeabi_dmul+0x168>
 8001470:	2380      	movs	r3, #128	; 0x80
 8001472:	025b      	lsls	r3, r3, #9
 8001474:	4699      	mov	r9, r3
 8001476:	44ca      	add	sl, r9
 8001478:	043f      	lsls	r7, r7, #16
 800147a:	0c28      	lsrs	r0, r5, #16
 800147c:	0c3f      	lsrs	r7, r7, #16
 800147e:	042d      	lsls	r5, r5, #16
 8001480:	19ed      	adds	r5, r5, r7
 8001482:	0c27      	lsrs	r7, r4, #16
 8001484:	0424      	lsls	r4, r4, #16
 8001486:	0c24      	lsrs	r4, r4, #16
 8001488:	0003      	movs	r3, r0
 800148a:	0020      	movs	r0, r4
 800148c:	4350      	muls	r0, r2
 800148e:	437a      	muls	r2, r7
 8001490:	4691      	mov	r9, r2
 8001492:	003a      	movs	r2, r7
 8001494:	4453      	add	r3, sl
 8001496:	9305      	str	r3, [sp, #20]
 8001498:	0c03      	lsrs	r3, r0, #16
 800149a:	469a      	mov	sl, r3
 800149c:	434a      	muls	r2, r1
 800149e:	4361      	muls	r1, r4
 80014a0:	4449      	add	r1, r9
 80014a2:	4451      	add	r1, sl
 80014a4:	44ab      	add	fp, r5
 80014a6:	4589      	cmp	r9, r1
 80014a8:	d903      	bls.n	80014b2 <__aeabi_dmul+0x1a2>
 80014aa:	2380      	movs	r3, #128	; 0x80
 80014ac:	025b      	lsls	r3, r3, #9
 80014ae:	4699      	mov	r9, r3
 80014b0:	444a      	add	r2, r9
 80014b2:	0400      	lsls	r0, r0, #16
 80014b4:	0c0b      	lsrs	r3, r1, #16
 80014b6:	0c00      	lsrs	r0, r0, #16
 80014b8:	0409      	lsls	r1, r1, #16
 80014ba:	1809      	adds	r1, r1, r0
 80014bc:	0020      	movs	r0, r4
 80014be:	4699      	mov	r9, r3
 80014c0:	4643      	mov	r3, r8
 80014c2:	4370      	muls	r0, r6
 80014c4:	435c      	muls	r4, r3
 80014c6:	437e      	muls	r6, r7
 80014c8:	435f      	muls	r7, r3
 80014ca:	0c03      	lsrs	r3, r0, #16
 80014cc:	4698      	mov	r8, r3
 80014ce:	19a4      	adds	r4, r4, r6
 80014d0:	4444      	add	r4, r8
 80014d2:	444a      	add	r2, r9
 80014d4:	9703      	str	r7, [sp, #12]
 80014d6:	42a6      	cmp	r6, r4
 80014d8:	d904      	bls.n	80014e4 <__aeabi_dmul+0x1d4>
 80014da:	2380      	movs	r3, #128	; 0x80
 80014dc:	025b      	lsls	r3, r3, #9
 80014de:	4698      	mov	r8, r3
 80014e0:	4447      	add	r7, r8
 80014e2:	9703      	str	r7, [sp, #12]
 80014e4:	0423      	lsls	r3, r4, #16
 80014e6:	9e02      	ldr	r6, [sp, #8]
 80014e8:	469a      	mov	sl, r3
 80014ea:	9b05      	ldr	r3, [sp, #20]
 80014ec:	445e      	add	r6, fp
 80014ee:	4698      	mov	r8, r3
 80014f0:	42ae      	cmp	r6, r5
 80014f2:	41ad      	sbcs	r5, r5
 80014f4:	1876      	adds	r6, r6, r1
 80014f6:	428e      	cmp	r6, r1
 80014f8:	4189      	sbcs	r1, r1
 80014fa:	0400      	lsls	r0, r0, #16
 80014fc:	0c00      	lsrs	r0, r0, #16
 80014fe:	4450      	add	r0, sl
 8001500:	4440      	add	r0, r8
 8001502:	426d      	negs	r5, r5
 8001504:	1947      	adds	r7, r0, r5
 8001506:	46b8      	mov	r8, r7
 8001508:	4693      	mov	fp, r2
 800150a:	4249      	negs	r1, r1
 800150c:	4689      	mov	r9, r1
 800150e:	44c3      	add	fp, r8
 8001510:	44d9      	add	r9, fp
 8001512:	4298      	cmp	r0, r3
 8001514:	4180      	sbcs	r0, r0
 8001516:	45a8      	cmp	r8, r5
 8001518:	41ad      	sbcs	r5, r5
 800151a:	4593      	cmp	fp, r2
 800151c:	4192      	sbcs	r2, r2
 800151e:	4589      	cmp	r9, r1
 8001520:	4189      	sbcs	r1, r1
 8001522:	426d      	negs	r5, r5
 8001524:	4240      	negs	r0, r0
 8001526:	4328      	orrs	r0, r5
 8001528:	0c24      	lsrs	r4, r4, #16
 800152a:	4252      	negs	r2, r2
 800152c:	4249      	negs	r1, r1
 800152e:	430a      	orrs	r2, r1
 8001530:	9b03      	ldr	r3, [sp, #12]
 8001532:	1900      	adds	r0, r0, r4
 8001534:	1880      	adds	r0, r0, r2
 8001536:	18c7      	adds	r7, r0, r3
 8001538:	464b      	mov	r3, r9
 800153a:	0ddc      	lsrs	r4, r3, #23
 800153c:	9b04      	ldr	r3, [sp, #16]
 800153e:	0275      	lsls	r5, r6, #9
 8001540:	431d      	orrs	r5, r3
 8001542:	1e6a      	subs	r2, r5, #1
 8001544:	4195      	sbcs	r5, r2
 8001546:	464b      	mov	r3, r9
 8001548:	0df6      	lsrs	r6, r6, #23
 800154a:	027f      	lsls	r7, r7, #9
 800154c:	4335      	orrs	r5, r6
 800154e:	025a      	lsls	r2, r3, #9
 8001550:	433c      	orrs	r4, r7
 8001552:	4315      	orrs	r5, r2
 8001554:	01fb      	lsls	r3, r7, #7
 8001556:	d400      	bmi.n	800155a <__aeabi_dmul+0x24a>
 8001558:	e11c      	b.n	8001794 <__aeabi_dmul+0x484>
 800155a:	2101      	movs	r1, #1
 800155c:	086a      	lsrs	r2, r5, #1
 800155e:	400d      	ands	r5, r1
 8001560:	4315      	orrs	r5, r2
 8001562:	07e2      	lsls	r2, r4, #31
 8001564:	4315      	orrs	r5, r2
 8001566:	0864      	lsrs	r4, r4, #1
 8001568:	494f      	ldr	r1, [pc, #316]	; (80016a8 <__aeabi_dmul+0x398>)
 800156a:	4461      	add	r1, ip
 800156c:	2900      	cmp	r1, #0
 800156e:	dc00      	bgt.n	8001572 <__aeabi_dmul+0x262>
 8001570:	e0b0      	b.n	80016d4 <__aeabi_dmul+0x3c4>
 8001572:	076b      	lsls	r3, r5, #29
 8001574:	d009      	beq.n	800158a <__aeabi_dmul+0x27a>
 8001576:	220f      	movs	r2, #15
 8001578:	402a      	ands	r2, r5
 800157a:	2a04      	cmp	r2, #4
 800157c:	d005      	beq.n	800158a <__aeabi_dmul+0x27a>
 800157e:	1d2a      	adds	r2, r5, #4
 8001580:	42aa      	cmp	r2, r5
 8001582:	41ad      	sbcs	r5, r5
 8001584:	426d      	negs	r5, r5
 8001586:	1964      	adds	r4, r4, r5
 8001588:	0015      	movs	r5, r2
 800158a:	01e3      	lsls	r3, r4, #7
 800158c:	d504      	bpl.n	8001598 <__aeabi_dmul+0x288>
 800158e:	2180      	movs	r1, #128	; 0x80
 8001590:	4a46      	ldr	r2, [pc, #280]	; (80016ac <__aeabi_dmul+0x39c>)
 8001592:	00c9      	lsls	r1, r1, #3
 8001594:	4014      	ands	r4, r2
 8001596:	4461      	add	r1, ip
 8001598:	4a45      	ldr	r2, [pc, #276]	; (80016b0 <__aeabi_dmul+0x3a0>)
 800159a:	4291      	cmp	r1, r2
 800159c:	dd00      	ble.n	80015a0 <__aeabi_dmul+0x290>
 800159e:	e726      	b.n	80013ee <__aeabi_dmul+0xde>
 80015a0:	0762      	lsls	r2, r4, #29
 80015a2:	08ed      	lsrs	r5, r5, #3
 80015a4:	0264      	lsls	r4, r4, #9
 80015a6:	0549      	lsls	r1, r1, #21
 80015a8:	4315      	orrs	r5, r2
 80015aa:	0b24      	lsrs	r4, r4, #12
 80015ac:	0d4a      	lsrs	r2, r1, #21
 80015ae:	e710      	b.n	80013d2 <__aeabi_dmul+0xc2>
 80015b0:	4652      	mov	r2, sl
 80015b2:	4332      	orrs	r2, r6
 80015b4:	d100      	bne.n	80015b8 <__aeabi_dmul+0x2a8>
 80015b6:	e07f      	b.n	80016b8 <__aeabi_dmul+0x3a8>
 80015b8:	2e00      	cmp	r6, #0
 80015ba:	d100      	bne.n	80015be <__aeabi_dmul+0x2ae>
 80015bc:	e0dc      	b.n	8001778 <__aeabi_dmul+0x468>
 80015be:	0030      	movs	r0, r6
 80015c0:	f000 fd0a 	bl	8001fd8 <__clzsi2>
 80015c4:	0002      	movs	r2, r0
 80015c6:	3a0b      	subs	r2, #11
 80015c8:	231d      	movs	r3, #29
 80015ca:	0001      	movs	r1, r0
 80015cc:	1a9b      	subs	r3, r3, r2
 80015ce:	4652      	mov	r2, sl
 80015d0:	3908      	subs	r1, #8
 80015d2:	40da      	lsrs	r2, r3
 80015d4:	408e      	lsls	r6, r1
 80015d6:	4316      	orrs	r6, r2
 80015d8:	4652      	mov	r2, sl
 80015da:	408a      	lsls	r2, r1
 80015dc:	9b00      	ldr	r3, [sp, #0]
 80015de:	4935      	ldr	r1, [pc, #212]	; (80016b4 <__aeabi_dmul+0x3a4>)
 80015e0:	1a18      	subs	r0, r3, r0
 80015e2:	0003      	movs	r3, r0
 80015e4:	468c      	mov	ip, r1
 80015e6:	4463      	add	r3, ip
 80015e8:	2000      	movs	r0, #0
 80015ea:	9300      	str	r3, [sp, #0]
 80015ec:	e6d3      	b.n	8001396 <__aeabi_dmul+0x86>
 80015ee:	0025      	movs	r5, r4
 80015f0:	4305      	orrs	r5, r0
 80015f2:	d04a      	beq.n	800168a <__aeabi_dmul+0x37a>
 80015f4:	2c00      	cmp	r4, #0
 80015f6:	d100      	bne.n	80015fa <__aeabi_dmul+0x2ea>
 80015f8:	e0b0      	b.n	800175c <__aeabi_dmul+0x44c>
 80015fa:	0020      	movs	r0, r4
 80015fc:	f000 fcec 	bl	8001fd8 <__clzsi2>
 8001600:	0001      	movs	r1, r0
 8001602:	0002      	movs	r2, r0
 8001604:	390b      	subs	r1, #11
 8001606:	231d      	movs	r3, #29
 8001608:	0010      	movs	r0, r2
 800160a:	1a5b      	subs	r3, r3, r1
 800160c:	0031      	movs	r1, r6
 800160e:	0035      	movs	r5, r6
 8001610:	3808      	subs	r0, #8
 8001612:	4084      	lsls	r4, r0
 8001614:	40d9      	lsrs	r1, r3
 8001616:	4085      	lsls	r5, r0
 8001618:	430c      	orrs	r4, r1
 800161a:	4826      	ldr	r0, [pc, #152]	; (80016b4 <__aeabi_dmul+0x3a4>)
 800161c:	1a83      	subs	r3, r0, r2
 800161e:	9300      	str	r3, [sp, #0]
 8001620:	2300      	movs	r3, #0
 8001622:	4699      	mov	r9, r3
 8001624:	469b      	mov	fp, r3
 8001626:	e697      	b.n	8001358 <__aeabi_dmul+0x48>
 8001628:	0005      	movs	r5, r0
 800162a:	4325      	orrs	r5, r4
 800162c:	d126      	bne.n	800167c <__aeabi_dmul+0x36c>
 800162e:	2208      	movs	r2, #8
 8001630:	9300      	str	r3, [sp, #0]
 8001632:	2302      	movs	r3, #2
 8001634:	2400      	movs	r4, #0
 8001636:	4691      	mov	r9, r2
 8001638:	469b      	mov	fp, r3
 800163a:	e68d      	b.n	8001358 <__aeabi_dmul+0x48>
 800163c:	4652      	mov	r2, sl
 800163e:	9b00      	ldr	r3, [sp, #0]
 8001640:	4332      	orrs	r2, r6
 8001642:	d110      	bne.n	8001666 <__aeabi_dmul+0x356>
 8001644:	4915      	ldr	r1, [pc, #84]	; (800169c <__aeabi_dmul+0x38c>)
 8001646:	2600      	movs	r6, #0
 8001648:	468c      	mov	ip, r1
 800164a:	4463      	add	r3, ip
 800164c:	4649      	mov	r1, r9
 800164e:	9300      	str	r3, [sp, #0]
 8001650:	2302      	movs	r3, #2
 8001652:	4319      	orrs	r1, r3
 8001654:	4689      	mov	r9, r1
 8001656:	2002      	movs	r0, #2
 8001658:	e69d      	b.n	8001396 <__aeabi_dmul+0x86>
 800165a:	465b      	mov	r3, fp
 800165c:	9701      	str	r7, [sp, #4]
 800165e:	2b02      	cmp	r3, #2
 8001660:	d000      	beq.n	8001664 <__aeabi_dmul+0x354>
 8001662:	e6ad      	b.n	80013c0 <__aeabi_dmul+0xb0>
 8001664:	e6c3      	b.n	80013ee <__aeabi_dmul+0xde>
 8001666:	4a0d      	ldr	r2, [pc, #52]	; (800169c <__aeabi_dmul+0x38c>)
 8001668:	2003      	movs	r0, #3
 800166a:	4694      	mov	ip, r2
 800166c:	4463      	add	r3, ip
 800166e:	464a      	mov	r2, r9
 8001670:	9300      	str	r3, [sp, #0]
 8001672:	2303      	movs	r3, #3
 8001674:	431a      	orrs	r2, r3
 8001676:	4691      	mov	r9, r2
 8001678:	4652      	mov	r2, sl
 800167a:	e68c      	b.n	8001396 <__aeabi_dmul+0x86>
 800167c:	220c      	movs	r2, #12
 800167e:	9300      	str	r3, [sp, #0]
 8001680:	2303      	movs	r3, #3
 8001682:	0005      	movs	r5, r0
 8001684:	4691      	mov	r9, r2
 8001686:	469b      	mov	fp, r3
 8001688:	e666      	b.n	8001358 <__aeabi_dmul+0x48>
 800168a:	2304      	movs	r3, #4
 800168c:	4699      	mov	r9, r3
 800168e:	2300      	movs	r3, #0
 8001690:	9300      	str	r3, [sp, #0]
 8001692:	3301      	adds	r3, #1
 8001694:	2400      	movs	r4, #0
 8001696:	469b      	mov	fp, r3
 8001698:	e65e      	b.n	8001358 <__aeabi_dmul+0x48>
 800169a:	46c0      	nop			; (mov r8, r8)
 800169c:	000007ff 	.word	0x000007ff
 80016a0:	fffffc01 	.word	0xfffffc01
 80016a4:	08006c7c 	.word	0x08006c7c
 80016a8:	000003ff 	.word	0x000003ff
 80016ac:	feffffff 	.word	0xfeffffff
 80016b0:	000007fe 	.word	0x000007fe
 80016b4:	fffffc0d 	.word	0xfffffc0d
 80016b8:	4649      	mov	r1, r9
 80016ba:	2301      	movs	r3, #1
 80016bc:	4319      	orrs	r1, r3
 80016be:	4689      	mov	r9, r1
 80016c0:	2600      	movs	r6, #0
 80016c2:	2001      	movs	r0, #1
 80016c4:	e667      	b.n	8001396 <__aeabi_dmul+0x86>
 80016c6:	2300      	movs	r3, #0
 80016c8:	2480      	movs	r4, #128	; 0x80
 80016ca:	2500      	movs	r5, #0
 80016cc:	4a43      	ldr	r2, [pc, #268]	; (80017dc <__aeabi_dmul+0x4cc>)
 80016ce:	9301      	str	r3, [sp, #4]
 80016d0:	0324      	lsls	r4, r4, #12
 80016d2:	e67e      	b.n	80013d2 <__aeabi_dmul+0xc2>
 80016d4:	2001      	movs	r0, #1
 80016d6:	1a40      	subs	r0, r0, r1
 80016d8:	2838      	cmp	r0, #56	; 0x38
 80016da:	dd00      	ble.n	80016de <__aeabi_dmul+0x3ce>
 80016dc:	e676      	b.n	80013cc <__aeabi_dmul+0xbc>
 80016de:	281f      	cmp	r0, #31
 80016e0:	dd5b      	ble.n	800179a <__aeabi_dmul+0x48a>
 80016e2:	221f      	movs	r2, #31
 80016e4:	0023      	movs	r3, r4
 80016e6:	4252      	negs	r2, r2
 80016e8:	1a51      	subs	r1, r2, r1
 80016ea:	40cb      	lsrs	r3, r1
 80016ec:	0019      	movs	r1, r3
 80016ee:	2820      	cmp	r0, #32
 80016f0:	d003      	beq.n	80016fa <__aeabi_dmul+0x3ea>
 80016f2:	4a3b      	ldr	r2, [pc, #236]	; (80017e0 <__aeabi_dmul+0x4d0>)
 80016f4:	4462      	add	r2, ip
 80016f6:	4094      	lsls	r4, r2
 80016f8:	4325      	orrs	r5, r4
 80016fa:	1e6a      	subs	r2, r5, #1
 80016fc:	4195      	sbcs	r5, r2
 80016fe:	002a      	movs	r2, r5
 8001700:	430a      	orrs	r2, r1
 8001702:	2107      	movs	r1, #7
 8001704:	000d      	movs	r5, r1
 8001706:	2400      	movs	r4, #0
 8001708:	4015      	ands	r5, r2
 800170a:	4211      	tst	r1, r2
 800170c:	d05b      	beq.n	80017c6 <__aeabi_dmul+0x4b6>
 800170e:	210f      	movs	r1, #15
 8001710:	2400      	movs	r4, #0
 8001712:	4011      	ands	r1, r2
 8001714:	2904      	cmp	r1, #4
 8001716:	d053      	beq.n	80017c0 <__aeabi_dmul+0x4b0>
 8001718:	1d11      	adds	r1, r2, #4
 800171a:	4291      	cmp	r1, r2
 800171c:	4192      	sbcs	r2, r2
 800171e:	4252      	negs	r2, r2
 8001720:	18a4      	adds	r4, r4, r2
 8001722:	000a      	movs	r2, r1
 8001724:	0223      	lsls	r3, r4, #8
 8001726:	d54b      	bpl.n	80017c0 <__aeabi_dmul+0x4b0>
 8001728:	2201      	movs	r2, #1
 800172a:	2400      	movs	r4, #0
 800172c:	2500      	movs	r5, #0
 800172e:	e650      	b.n	80013d2 <__aeabi_dmul+0xc2>
 8001730:	2380      	movs	r3, #128	; 0x80
 8001732:	031b      	lsls	r3, r3, #12
 8001734:	421c      	tst	r4, r3
 8001736:	d009      	beq.n	800174c <__aeabi_dmul+0x43c>
 8001738:	421e      	tst	r6, r3
 800173a:	d107      	bne.n	800174c <__aeabi_dmul+0x43c>
 800173c:	4333      	orrs	r3, r6
 800173e:	031c      	lsls	r4, r3, #12
 8001740:	4643      	mov	r3, r8
 8001742:	0015      	movs	r5, r2
 8001744:	0b24      	lsrs	r4, r4, #12
 8001746:	4a25      	ldr	r2, [pc, #148]	; (80017dc <__aeabi_dmul+0x4cc>)
 8001748:	9301      	str	r3, [sp, #4]
 800174a:	e642      	b.n	80013d2 <__aeabi_dmul+0xc2>
 800174c:	2280      	movs	r2, #128	; 0x80
 800174e:	0312      	lsls	r2, r2, #12
 8001750:	4314      	orrs	r4, r2
 8001752:	0324      	lsls	r4, r4, #12
 8001754:	4a21      	ldr	r2, [pc, #132]	; (80017dc <__aeabi_dmul+0x4cc>)
 8001756:	0b24      	lsrs	r4, r4, #12
 8001758:	9701      	str	r7, [sp, #4]
 800175a:	e63a      	b.n	80013d2 <__aeabi_dmul+0xc2>
 800175c:	f000 fc3c 	bl	8001fd8 <__clzsi2>
 8001760:	0001      	movs	r1, r0
 8001762:	0002      	movs	r2, r0
 8001764:	3115      	adds	r1, #21
 8001766:	3220      	adds	r2, #32
 8001768:	291c      	cmp	r1, #28
 800176a:	dc00      	bgt.n	800176e <__aeabi_dmul+0x45e>
 800176c:	e74b      	b.n	8001606 <__aeabi_dmul+0x2f6>
 800176e:	0034      	movs	r4, r6
 8001770:	3808      	subs	r0, #8
 8001772:	2500      	movs	r5, #0
 8001774:	4084      	lsls	r4, r0
 8001776:	e750      	b.n	800161a <__aeabi_dmul+0x30a>
 8001778:	f000 fc2e 	bl	8001fd8 <__clzsi2>
 800177c:	0003      	movs	r3, r0
 800177e:	001a      	movs	r2, r3
 8001780:	3215      	adds	r2, #21
 8001782:	3020      	adds	r0, #32
 8001784:	2a1c      	cmp	r2, #28
 8001786:	dc00      	bgt.n	800178a <__aeabi_dmul+0x47a>
 8001788:	e71e      	b.n	80015c8 <__aeabi_dmul+0x2b8>
 800178a:	4656      	mov	r6, sl
 800178c:	3b08      	subs	r3, #8
 800178e:	2200      	movs	r2, #0
 8001790:	409e      	lsls	r6, r3
 8001792:	e723      	b.n	80015dc <__aeabi_dmul+0x2cc>
 8001794:	9b00      	ldr	r3, [sp, #0]
 8001796:	469c      	mov	ip, r3
 8001798:	e6e6      	b.n	8001568 <__aeabi_dmul+0x258>
 800179a:	4912      	ldr	r1, [pc, #72]	; (80017e4 <__aeabi_dmul+0x4d4>)
 800179c:	0022      	movs	r2, r4
 800179e:	4461      	add	r1, ip
 80017a0:	002e      	movs	r6, r5
 80017a2:	408d      	lsls	r5, r1
 80017a4:	408a      	lsls	r2, r1
 80017a6:	40c6      	lsrs	r6, r0
 80017a8:	1e69      	subs	r1, r5, #1
 80017aa:	418d      	sbcs	r5, r1
 80017ac:	4332      	orrs	r2, r6
 80017ae:	432a      	orrs	r2, r5
 80017b0:	40c4      	lsrs	r4, r0
 80017b2:	0753      	lsls	r3, r2, #29
 80017b4:	d0b6      	beq.n	8001724 <__aeabi_dmul+0x414>
 80017b6:	210f      	movs	r1, #15
 80017b8:	4011      	ands	r1, r2
 80017ba:	2904      	cmp	r1, #4
 80017bc:	d1ac      	bne.n	8001718 <__aeabi_dmul+0x408>
 80017be:	e7b1      	b.n	8001724 <__aeabi_dmul+0x414>
 80017c0:	0765      	lsls	r5, r4, #29
 80017c2:	0264      	lsls	r4, r4, #9
 80017c4:	0b24      	lsrs	r4, r4, #12
 80017c6:	08d2      	lsrs	r2, r2, #3
 80017c8:	4315      	orrs	r5, r2
 80017ca:	2200      	movs	r2, #0
 80017cc:	e601      	b.n	80013d2 <__aeabi_dmul+0xc2>
 80017ce:	2280      	movs	r2, #128	; 0x80
 80017d0:	0312      	lsls	r2, r2, #12
 80017d2:	4314      	orrs	r4, r2
 80017d4:	0324      	lsls	r4, r4, #12
 80017d6:	4a01      	ldr	r2, [pc, #4]	; (80017dc <__aeabi_dmul+0x4cc>)
 80017d8:	0b24      	lsrs	r4, r4, #12
 80017da:	e5fa      	b.n	80013d2 <__aeabi_dmul+0xc2>
 80017dc:	000007ff 	.word	0x000007ff
 80017e0:	0000043e 	.word	0x0000043e
 80017e4:	0000041e 	.word	0x0000041e

080017e8 <__aeabi_dsub>:
 80017e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80017ea:	4657      	mov	r7, sl
 80017ec:	464e      	mov	r6, r9
 80017ee:	4645      	mov	r5, r8
 80017f0:	46de      	mov	lr, fp
 80017f2:	b5e0      	push	{r5, r6, r7, lr}
 80017f4:	001e      	movs	r6, r3
 80017f6:	0017      	movs	r7, r2
 80017f8:	004a      	lsls	r2, r1, #1
 80017fa:	030b      	lsls	r3, r1, #12
 80017fc:	0d52      	lsrs	r2, r2, #21
 80017fe:	0a5b      	lsrs	r3, r3, #9
 8001800:	4690      	mov	r8, r2
 8001802:	0f42      	lsrs	r2, r0, #29
 8001804:	431a      	orrs	r2, r3
 8001806:	0fcd      	lsrs	r5, r1, #31
 8001808:	4ccd      	ldr	r4, [pc, #820]	; (8001b40 <__aeabi_dsub+0x358>)
 800180a:	0331      	lsls	r1, r6, #12
 800180c:	00c3      	lsls	r3, r0, #3
 800180e:	4694      	mov	ip, r2
 8001810:	0070      	lsls	r0, r6, #1
 8001812:	0f7a      	lsrs	r2, r7, #29
 8001814:	0a49      	lsrs	r1, r1, #9
 8001816:	00ff      	lsls	r7, r7, #3
 8001818:	469a      	mov	sl, r3
 800181a:	46b9      	mov	r9, r7
 800181c:	0d40      	lsrs	r0, r0, #21
 800181e:	0ff6      	lsrs	r6, r6, #31
 8001820:	4311      	orrs	r1, r2
 8001822:	42a0      	cmp	r0, r4
 8001824:	d100      	bne.n	8001828 <__aeabi_dsub+0x40>
 8001826:	e0b1      	b.n	800198c <__aeabi_dsub+0x1a4>
 8001828:	2201      	movs	r2, #1
 800182a:	4056      	eors	r6, r2
 800182c:	46b3      	mov	fp, r6
 800182e:	42b5      	cmp	r5, r6
 8001830:	d100      	bne.n	8001834 <__aeabi_dsub+0x4c>
 8001832:	e088      	b.n	8001946 <__aeabi_dsub+0x15e>
 8001834:	4642      	mov	r2, r8
 8001836:	1a12      	subs	r2, r2, r0
 8001838:	2a00      	cmp	r2, #0
 800183a:	dc00      	bgt.n	800183e <__aeabi_dsub+0x56>
 800183c:	e0ae      	b.n	800199c <__aeabi_dsub+0x1b4>
 800183e:	2800      	cmp	r0, #0
 8001840:	d100      	bne.n	8001844 <__aeabi_dsub+0x5c>
 8001842:	e0c1      	b.n	80019c8 <__aeabi_dsub+0x1e0>
 8001844:	48be      	ldr	r0, [pc, #760]	; (8001b40 <__aeabi_dsub+0x358>)
 8001846:	4580      	cmp	r8, r0
 8001848:	d100      	bne.n	800184c <__aeabi_dsub+0x64>
 800184a:	e151      	b.n	8001af0 <__aeabi_dsub+0x308>
 800184c:	2080      	movs	r0, #128	; 0x80
 800184e:	0400      	lsls	r0, r0, #16
 8001850:	4301      	orrs	r1, r0
 8001852:	2a38      	cmp	r2, #56	; 0x38
 8001854:	dd00      	ble.n	8001858 <__aeabi_dsub+0x70>
 8001856:	e17b      	b.n	8001b50 <__aeabi_dsub+0x368>
 8001858:	2a1f      	cmp	r2, #31
 800185a:	dd00      	ble.n	800185e <__aeabi_dsub+0x76>
 800185c:	e1ee      	b.n	8001c3c <__aeabi_dsub+0x454>
 800185e:	2020      	movs	r0, #32
 8001860:	003e      	movs	r6, r7
 8001862:	1a80      	subs	r0, r0, r2
 8001864:	000c      	movs	r4, r1
 8001866:	40d6      	lsrs	r6, r2
 8001868:	40d1      	lsrs	r1, r2
 800186a:	4087      	lsls	r7, r0
 800186c:	4662      	mov	r2, ip
 800186e:	4084      	lsls	r4, r0
 8001870:	1a52      	subs	r2, r2, r1
 8001872:	1e78      	subs	r0, r7, #1
 8001874:	4187      	sbcs	r7, r0
 8001876:	4694      	mov	ip, r2
 8001878:	4334      	orrs	r4, r6
 800187a:	4327      	orrs	r7, r4
 800187c:	1bdc      	subs	r4, r3, r7
 800187e:	42a3      	cmp	r3, r4
 8001880:	419b      	sbcs	r3, r3
 8001882:	4662      	mov	r2, ip
 8001884:	425b      	negs	r3, r3
 8001886:	1ad3      	subs	r3, r2, r3
 8001888:	4699      	mov	r9, r3
 800188a:	464b      	mov	r3, r9
 800188c:	021b      	lsls	r3, r3, #8
 800188e:	d400      	bmi.n	8001892 <__aeabi_dsub+0xaa>
 8001890:	e118      	b.n	8001ac4 <__aeabi_dsub+0x2dc>
 8001892:	464b      	mov	r3, r9
 8001894:	0258      	lsls	r0, r3, #9
 8001896:	0a43      	lsrs	r3, r0, #9
 8001898:	4699      	mov	r9, r3
 800189a:	464b      	mov	r3, r9
 800189c:	2b00      	cmp	r3, #0
 800189e:	d100      	bne.n	80018a2 <__aeabi_dsub+0xba>
 80018a0:	e137      	b.n	8001b12 <__aeabi_dsub+0x32a>
 80018a2:	4648      	mov	r0, r9
 80018a4:	f000 fb98 	bl	8001fd8 <__clzsi2>
 80018a8:	0001      	movs	r1, r0
 80018aa:	3908      	subs	r1, #8
 80018ac:	2320      	movs	r3, #32
 80018ae:	0022      	movs	r2, r4
 80018b0:	4648      	mov	r0, r9
 80018b2:	1a5b      	subs	r3, r3, r1
 80018b4:	40da      	lsrs	r2, r3
 80018b6:	4088      	lsls	r0, r1
 80018b8:	408c      	lsls	r4, r1
 80018ba:	4643      	mov	r3, r8
 80018bc:	4310      	orrs	r0, r2
 80018be:	4588      	cmp	r8, r1
 80018c0:	dd00      	ble.n	80018c4 <__aeabi_dsub+0xdc>
 80018c2:	e136      	b.n	8001b32 <__aeabi_dsub+0x34a>
 80018c4:	1ac9      	subs	r1, r1, r3
 80018c6:	1c4b      	adds	r3, r1, #1
 80018c8:	2b1f      	cmp	r3, #31
 80018ca:	dd00      	ble.n	80018ce <__aeabi_dsub+0xe6>
 80018cc:	e0ea      	b.n	8001aa4 <__aeabi_dsub+0x2bc>
 80018ce:	2220      	movs	r2, #32
 80018d0:	0026      	movs	r6, r4
 80018d2:	1ad2      	subs	r2, r2, r3
 80018d4:	0001      	movs	r1, r0
 80018d6:	4094      	lsls	r4, r2
 80018d8:	40de      	lsrs	r6, r3
 80018da:	40d8      	lsrs	r0, r3
 80018dc:	2300      	movs	r3, #0
 80018de:	4091      	lsls	r1, r2
 80018e0:	1e62      	subs	r2, r4, #1
 80018e2:	4194      	sbcs	r4, r2
 80018e4:	4681      	mov	r9, r0
 80018e6:	4698      	mov	r8, r3
 80018e8:	4331      	orrs	r1, r6
 80018ea:	430c      	orrs	r4, r1
 80018ec:	0763      	lsls	r3, r4, #29
 80018ee:	d009      	beq.n	8001904 <__aeabi_dsub+0x11c>
 80018f0:	230f      	movs	r3, #15
 80018f2:	4023      	ands	r3, r4
 80018f4:	2b04      	cmp	r3, #4
 80018f6:	d005      	beq.n	8001904 <__aeabi_dsub+0x11c>
 80018f8:	1d23      	adds	r3, r4, #4
 80018fa:	42a3      	cmp	r3, r4
 80018fc:	41a4      	sbcs	r4, r4
 80018fe:	4264      	negs	r4, r4
 8001900:	44a1      	add	r9, r4
 8001902:	001c      	movs	r4, r3
 8001904:	464b      	mov	r3, r9
 8001906:	021b      	lsls	r3, r3, #8
 8001908:	d400      	bmi.n	800190c <__aeabi_dsub+0x124>
 800190a:	e0de      	b.n	8001aca <__aeabi_dsub+0x2e2>
 800190c:	4641      	mov	r1, r8
 800190e:	4b8c      	ldr	r3, [pc, #560]	; (8001b40 <__aeabi_dsub+0x358>)
 8001910:	3101      	adds	r1, #1
 8001912:	4299      	cmp	r1, r3
 8001914:	d100      	bne.n	8001918 <__aeabi_dsub+0x130>
 8001916:	e0e7      	b.n	8001ae8 <__aeabi_dsub+0x300>
 8001918:	464b      	mov	r3, r9
 800191a:	488a      	ldr	r0, [pc, #552]	; (8001b44 <__aeabi_dsub+0x35c>)
 800191c:	08e4      	lsrs	r4, r4, #3
 800191e:	4003      	ands	r3, r0
 8001920:	0018      	movs	r0, r3
 8001922:	0549      	lsls	r1, r1, #21
 8001924:	075b      	lsls	r3, r3, #29
 8001926:	0240      	lsls	r0, r0, #9
 8001928:	4323      	orrs	r3, r4
 800192a:	0d4a      	lsrs	r2, r1, #21
 800192c:	0b04      	lsrs	r4, r0, #12
 800192e:	0512      	lsls	r2, r2, #20
 8001930:	07ed      	lsls	r5, r5, #31
 8001932:	4322      	orrs	r2, r4
 8001934:	432a      	orrs	r2, r5
 8001936:	0018      	movs	r0, r3
 8001938:	0011      	movs	r1, r2
 800193a:	bcf0      	pop	{r4, r5, r6, r7}
 800193c:	46bb      	mov	fp, r7
 800193e:	46b2      	mov	sl, r6
 8001940:	46a9      	mov	r9, r5
 8001942:	46a0      	mov	r8, r4
 8001944:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001946:	4642      	mov	r2, r8
 8001948:	1a12      	subs	r2, r2, r0
 800194a:	2a00      	cmp	r2, #0
 800194c:	dd52      	ble.n	80019f4 <__aeabi_dsub+0x20c>
 800194e:	2800      	cmp	r0, #0
 8001950:	d100      	bne.n	8001954 <__aeabi_dsub+0x16c>
 8001952:	e09c      	b.n	8001a8e <__aeabi_dsub+0x2a6>
 8001954:	45a0      	cmp	r8, r4
 8001956:	d100      	bne.n	800195a <__aeabi_dsub+0x172>
 8001958:	e0ca      	b.n	8001af0 <__aeabi_dsub+0x308>
 800195a:	2080      	movs	r0, #128	; 0x80
 800195c:	0400      	lsls	r0, r0, #16
 800195e:	4301      	orrs	r1, r0
 8001960:	2a38      	cmp	r2, #56	; 0x38
 8001962:	dd00      	ble.n	8001966 <__aeabi_dsub+0x17e>
 8001964:	e149      	b.n	8001bfa <__aeabi_dsub+0x412>
 8001966:	2a1f      	cmp	r2, #31
 8001968:	dc00      	bgt.n	800196c <__aeabi_dsub+0x184>
 800196a:	e197      	b.n	8001c9c <__aeabi_dsub+0x4b4>
 800196c:	0010      	movs	r0, r2
 800196e:	000e      	movs	r6, r1
 8001970:	3820      	subs	r0, #32
 8001972:	40c6      	lsrs	r6, r0
 8001974:	2a20      	cmp	r2, #32
 8001976:	d004      	beq.n	8001982 <__aeabi_dsub+0x19a>
 8001978:	2040      	movs	r0, #64	; 0x40
 800197a:	1a82      	subs	r2, r0, r2
 800197c:	4091      	lsls	r1, r2
 800197e:	430f      	orrs	r7, r1
 8001980:	46b9      	mov	r9, r7
 8001982:	464c      	mov	r4, r9
 8001984:	1e62      	subs	r2, r4, #1
 8001986:	4194      	sbcs	r4, r2
 8001988:	4334      	orrs	r4, r6
 800198a:	e13a      	b.n	8001c02 <__aeabi_dsub+0x41a>
 800198c:	000a      	movs	r2, r1
 800198e:	433a      	orrs	r2, r7
 8001990:	d028      	beq.n	80019e4 <__aeabi_dsub+0x1fc>
 8001992:	46b3      	mov	fp, r6
 8001994:	42b5      	cmp	r5, r6
 8001996:	d02b      	beq.n	80019f0 <__aeabi_dsub+0x208>
 8001998:	4a6b      	ldr	r2, [pc, #428]	; (8001b48 <__aeabi_dsub+0x360>)
 800199a:	4442      	add	r2, r8
 800199c:	2a00      	cmp	r2, #0
 800199e:	d05d      	beq.n	8001a5c <__aeabi_dsub+0x274>
 80019a0:	4642      	mov	r2, r8
 80019a2:	4644      	mov	r4, r8
 80019a4:	1a82      	subs	r2, r0, r2
 80019a6:	2c00      	cmp	r4, #0
 80019a8:	d000      	beq.n	80019ac <__aeabi_dsub+0x1c4>
 80019aa:	e0f5      	b.n	8001b98 <__aeabi_dsub+0x3b0>
 80019ac:	4665      	mov	r5, ip
 80019ae:	431d      	orrs	r5, r3
 80019b0:	d100      	bne.n	80019b4 <__aeabi_dsub+0x1cc>
 80019b2:	e19c      	b.n	8001cee <__aeabi_dsub+0x506>
 80019b4:	1e55      	subs	r5, r2, #1
 80019b6:	2a01      	cmp	r2, #1
 80019b8:	d100      	bne.n	80019bc <__aeabi_dsub+0x1d4>
 80019ba:	e1fb      	b.n	8001db4 <__aeabi_dsub+0x5cc>
 80019bc:	4c60      	ldr	r4, [pc, #384]	; (8001b40 <__aeabi_dsub+0x358>)
 80019be:	42a2      	cmp	r2, r4
 80019c0:	d100      	bne.n	80019c4 <__aeabi_dsub+0x1dc>
 80019c2:	e1bd      	b.n	8001d40 <__aeabi_dsub+0x558>
 80019c4:	002a      	movs	r2, r5
 80019c6:	e0f0      	b.n	8001baa <__aeabi_dsub+0x3c2>
 80019c8:	0008      	movs	r0, r1
 80019ca:	4338      	orrs	r0, r7
 80019cc:	d100      	bne.n	80019d0 <__aeabi_dsub+0x1e8>
 80019ce:	e0c3      	b.n	8001b58 <__aeabi_dsub+0x370>
 80019d0:	1e50      	subs	r0, r2, #1
 80019d2:	2a01      	cmp	r2, #1
 80019d4:	d100      	bne.n	80019d8 <__aeabi_dsub+0x1f0>
 80019d6:	e1a8      	b.n	8001d2a <__aeabi_dsub+0x542>
 80019d8:	4c59      	ldr	r4, [pc, #356]	; (8001b40 <__aeabi_dsub+0x358>)
 80019da:	42a2      	cmp	r2, r4
 80019dc:	d100      	bne.n	80019e0 <__aeabi_dsub+0x1f8>
 80019de:	e087      	b.n	8001af0 <__aeabi_dsub+0x308>
 80019e0:	0002      	movs	r2, r0
 80019e2:	e736      	b.n	8001852 <__aeabi_dsub+0x6a>
 80019e4:	2201      	movs	r2, #1
 80019e6:	4056      	eors	r6, r2
 80019e8:	46b3      	mov	fp, r6
 80019ea:	42b5      	cmp	r5, r6
 80019ec:	d000      	beq.n	80019f0 <__aeabi_dsub+0x208>
 80019ee:	e721      	b.n	8001834 <__aeabi_dsub+0x4c>
 80019f0:	4a55      	ldr	r2, [pc, #340]	; (8001b48 <__aeabi_dsub+0x360>)
 80019f2:	4442      	add	r2, r8
 80019f4:	2a00      	cmp	r2, #0
 80019f6:	d100      	bne.n	80019fa <__aeabi_dsub+0x212>
 80019f8:	e0b5      	b.n	8001b66 <__aeabi_dsub+0x37e>
 80019fa:	4642      	mov	r2, r8
 80019fc:	4644      	mov	r4, r8
 80019fe:	1a82      	subs	r2, r0, r2
 8001a00:	2c00      	cmp	r4, #0
 8001a02:	d100      	bne.n	8001a06 <__aeabi_dsub+0x21e>
 8001a04:	e138      	b.n	8001c78 <__aeabi_dsub+0x490>
 8001a06:	4e4e      	ldr	r6, [pc, #312]	; (8001b40 <__aeabi_dsub+0x358>)
 8001a08:	42b0      	cmp	r0, r6
 8001a0a:	d100      	bne.n	8001a0e <__aeabi_dsub+0x226>
 8001a0c:	e1de      	b.n	8001dcc <__aeabi_dsub+0x5e4>
 8001a0e:	2680      	movs	r6, #128	; 0x80
 8001a10:	4664      	mov	r4, ip
 8001a12:	0436      	lsls	r6, r6, #16
 8001a14:	4334      	orrs	r4, r6
 8001a16:	46a4      	mov	ip, r4
 8001a18:	2a38      	cmp	r2, #56	; 0x38
 8001a1a:	dd00      	ble.n	8001a1e <__aeabi_dsub+0x236>
 8001a1c:	e196      	b.n	8001d4c <__aeabi_dsub+0x564>
 8001a1e:	2a1f      	cmp	r2, #31
 8001a20:	dd00      	ble.n	8001a24 <__aeabi_dsub+0x23c>
 8001a22:	e224      	b.n	8001e6e <__aeabi_dsub+0x686>
 8001a24:	2620      	movs	r6, #32
 8001a26:	1ab4      	subs	r4, r6, r2
 8001a28:	46a2      	mov	sl, r4
 8001a2a:	4664      	mov	r4, ip
 8001a2c:	4656      	mov	r6, sl
 8001a2e:	40b4      	lsls	r4, r6
 8001a30:	46a1      	mov	r9, r4
 8001a32:	001c      	movs	r4, r3
 8001a34:	464e      	mov	r6, r9
 8001a36:	40d4      	lsrs	r4, r2
 8001a38:	4326      	orrs	r6, r4
 8001a3a:	0034      	movs	r4, r6
 8001a3c:	4656      	mov	r6, sl
 8001a3e:	40b3      	lsls	r3, r6
 8001a40:	1e5e      	subs	r6, r3, #1
 8001a42:	41b3      	sbcs	r3, r6
 8001a44:	431c      	orrs	r4, r3
 8001a46:	4663      	mov	r3, ip
 8001a48:	40d3      	lsrs	r3, r2
 8001a4a:	18c9      	adds	r1, r1, r3
 8001a4c:	19e4      	adds	r4, r4, r7
 8001a4e:	42bc      	cmp	r4, r7
 8001a50:	41bf      	sbcs	r7, r7
 8001a52:	427f      	negs	r7, r7
 8001a54:	46b9      	mov	r9, r7
 8001a56:	4680      	mov	r8, r0
 8001a58:	4489      	add	r9, r1
 8001a5a:	e0d8      	b.n	8001c0e <__aeabi_dsub+0x426>
 8001a5c:	4640      	mov	r0, r8
 8001a5e:	4c3b      	ldr	r4, [pc, #236]	; (8001b4c <__aeabi_dsub+0x364>)
 8001a60:	3001      	adds	r0, #1
 8001a62:	4220      	tst	r0, r4
 8001a64:	d000      	beq.n	8001a68 <__aeabi_dsub+0x280>
 8001a66:	e0b4      	b.n	8001bd2 <__aeabi_dsub+0x3ea>
 8001a68:	4640      	mov	r0, r8
 8001a6a:	2800      	cmp	r0, #0
 8001a6c:	d000      	beq.n	8001a70 <__aeabi_dsub+0x288>
 8001a6e:	e144      	b.n	8001cfa <__aeabi_dsub+0x512>
 8001a70:	4660      	mov	r0, ip
 8001a72:	4318      	orrs	r0, r3
 8001a74:	d100      	bne.n	8001a78 <__aeabi_dsub+0x290>
 8001a76:	e190      	b.n	8001d9a <__aeabi_dsub+0x5b2>
 8001a78:	0008      	movs	r0, r1
 8001a7a:	4338      	orrs	r0, r7
 8001a7c:	d000      	beq.n	8001a80 <__aeabi_dsub+0x298>
 8001a7e:	e1aa      	b.n	8001dd6 <__aeabi_dsub+0x5ee>
 8001a80:	4661      	mov	r1, ip
 8001a82:	08db      	lsrs	r3, r3, #3
 8001a84:	0749      	lsls	r1, r1, #29
 8001a86:	430b      	orrs	r3, r1
 8001a88:	4661      	mov	r1, ip
 8001a8a:	08cc      	lsrs	r4, r1, #3
 8001a8c:	e027      	b.n	8001ade <__aeabi_dsub+0x2f6>
 8001a8e:	0008      	movs	r0, r1
 8001a90:	4338      	orrs	r0, r7
 8001a92:	d061      	beq.n	8001b58 <__aeabi_dsub+0x370>
 8001a94:	1e50      	subs	r0, r2, #1
 8001a96:	2a01      	cmp	r2, #1
 8001a98:	d100      	bne.n	8001a9c <__aeabi_dsub+0x2b4>
 8001a9a:	e139      	b.n	8001d10 <__aeabi_dsub+0x528>
 8001a9c:	42a2      	cmp	r2, r4
 8001a9e:	d027      	beq.n	8001af0 <__aeabi_dsub+0x308>
 8001aa0:	0002      	movs	r2, r0
 8001aa2:	e75d      	b.n	8001960 <__aeabi_dsub+0x178>
 8001aa4:	0002      	movs	r2, r0
 8001aa6:	391f      	subs	r1, #31
 8001aa8:	40ca      	lsrs	r2, r1
 8001aaa:	0011      	movs	r1, r2
 8001aac:	2b20      	cmp	r3, #32
 8001aae:	d003      	beq.n	8001ab8 <__aeabi_dsub+0x2d0>
 8001ab0:	2240      	movs	r2, #64	; 0x40
 8001ab2:	1ad3      	subs	r3, r2, r3
 8001ab4:	4098      	lsls	r0, r3
 8001ab6:	4304      	orrs	r4, r0
 8001ab8:	1e63      	subs	r3, r4, #1
 8001aba:	419c      	sbcs	r4, r3
 8001abc:	2300      	movs	r3, #0
 8001abe:	4699      	mov	r9, r3
 8001ac0:	4698      	mov	r8, r3
 8001ac2:	430c      	orrs	r4, r1
 8001ac4:	0763      	lsls	r3, r4, #29
 8001ac6:	d000      	beq.n	8001aca <__aeabi_dsub+0x2e2>
 8001ac8:	e712      	b.n	80018f0 <__aeabi_dsub+0x108>
 8001aca:	464b      	mov	r3, r9
 8001acc:	464a      	mov	r2, r9
 8001ace:	08e4      	lsrs	r4, r4, #3
 8001ad0:	075b      	lsls	r3, r3, #29
 8001ad2:	4323      	orrs	r3, r4
 8001ad4:	08d4      	lsrs	r4, r2, #3
 8001ad6:	4642      	mov	r2, r8
 8001ad8:	4919      	ldr	r1, [pc, #100]	; (8001b40 <__aeabi_dsub+0x358>)
 8001ada:	428a      	cmp	r2, r1
 8001adc:	d00e      	beq.n	8001afc <__aeabi_dsub+0x314>
 8001ade:	0324      	lsls	r4, r4, #12
 8001ae0:	0552      	lsls	r2, r2, #21
 8001ae2:	0b24      	lsrs	r4, r4, #12
 8001ae4:	0d52      	lsrs	r2, r2, #21
 8001ae6:	e722      	b.n	800192e <__aeabi_dsub+0x146>
 8001ae8:	000a      	movs	r2, r1
 8001aea:	2400      	movs	r4, #0
 8001aec:	2300      	movs	r3, #0
 8001aee:	e71e      	b.n	800192e <__aeabi_dsub+0x146>
 8001af0:	08db      	lsrs	r3, r3, #3
 8001af2:	4662      	mov	r2, ip
 8001af4:	0752      	lsls	r2, r2, #29
 8001af6:	4313      	orrs	r3, r2
 8001af8:	4662      	mov	r2, ip
 8001afa:	08d4      	lsrs	r4, r2, #3
 8001afc:	001a      	movs	r2, r3
 8001afe:	4322      	orrs	r2, r4
 8001b00:	d100      	bne.n	8001b04 <__aeabi_dsub+0x31c>
 8001b02:	e1fc      	b.n	8001efe <__aeabi_dsub+0x716>
 8001b04:	2280      	movs	r2, #128	; 0x80
 8001b06:	0312      	lsls	r2, r2, #12
 8001b08:	4314      	orrs	r4, r2
 8001b0a:	0324      	lsls	r4, r4, #12
 8001b0c:	4a0c      	ldr	r2, [pc, #48]	; (8001b40 <__aeabi_dsub+0x358>)
 8001b0e:	0b24      	lsrs	r4, r4, #12
 8001b10:	e70d      	b.n	800192e <__aeabi_dsub+0x146>
 8001b12:	0020      	movs	r0, r4
 8001b14:	f000 fa60 	bl	8001fd8 <__clzsi2>
 8001b18:	0001      	movs	r1, r0
 8001b1a:	3118      	adds	r1, #24
 8001b1c:	291f      	cmp	r1, #31
 8001b1e:	dc00      	bgt.n	8001b22 <__aeabi_dsub+0x33a>
 8001b20:	e6c4      	b.n	80018ac <__aeabi_dsub+0xc4>
 8001b22:	3808      	subs	r0, #8
 8001b24:	4084      	lsls	r4, r0
 8001b26:	4643      	mov	r3, r8
 8001b28:	0020      	movs	r0, r4
 8001b2a:	2400      	movs	r4, #0
 8001b2c:	4588      	cmp	r8, r1
 8001b2e:	dc00      	bgt.n	8001b32 <__aeabi_dsub+0x34a>
 8001b30:	e6c8      	b.n	80018c4 <__aeabi_dsub+0xdc>
 8001b32:	4a04      	ldr	r2, [pc, #16]	; (8001b44 <__aeabi_dsub+0x35c>)
 8001b34:	1a5b      	subs	r3, r3, r1
 8001b36:	4010      	ands	r0, r2
 8001b38:	4698      	mov	r8, r3
 8001b3a:	4681      	mov	r9, r0
 8001b3c:	e6d6      	b.n	80018ec <__aeabi_dsub+0x104>
 8001b3e:	46c0      	nop			; (mov r8, r8)
 8001b40:	000007ff 	.word	0x000007ff
 8001b44:	ff7fffff 	.word	0xff7fffff
 8001b48:	fffff801 	.word	0xfffff801
 8001b4c:	000007fe 	.word	0x000007fe
 8001b50:	430f      	orrs	r7, r1
 8001b52:	1e7a      	subs	r2, r7, #1
 8001b54:	4197      	sbcs	r7, r2
 8001b56:	e691      	b.n	800187c <__aeabi_dsub+0x94>
 8001b58:	4661      	mov	r1, ip
 8001b5a:	08db      	lsrs	r3, r3, #3
 8001b5c:	0749      	lsls	r1, r1, #29
 8001b5e:	430b      	orrs	r3, r1
 8001b60:	4661      	mov	r1, ip
 8001b62:	08cc      	lsrs	r4, r1, #3
 8001b64:	e7b8      	b.n	8001ad8 <__aeabi_dsub+0x2f0>
 8001b66:	4640      	mov	r0, r8
 8001b68:	4cd3      	ldr	r4, [pc, #844]	; (8001eb8 <__aeabi_dsub+0x6d0>)
 8001b6a:	3001      	adds	r0, #1
 8001b6c:	4220      	tst	r0, r4
 8001b6e:	d000      	beq.n	8001b72 <__aeabi_dsub+0x38a>
 8001b70:	e0a2      	b.n	8001cb8 <__aeabi_dsub+0x4d0>
 8001b72:	4640      	mov	r0, r8
 8001b74:	2800      	cmp	r0, #0
 8001b76:	d000      	beq.n	8001b7a <__aeabi_dsub+0x392>
 8001b78:	e101      	b.n	8001d7e <__aeabi_dsub+0x596>
 8001b7a:	4660      	mov	r0, ip
 8001b7c:	4318      	orrs	r0, r3
 8001b7e:	d100      	bne.n	8001b82 <__aeabi_dsub+0x39a>
 8001b80:	e15e      	b.n	8001e40 <__aeabi_dsub+0x658>
 8001b82:	0008      	movs	r0, r1
 8001b84:	4338      	orrs	r0, r7
 8001b86:	d000      	beq.n	8001b8a <__aeabi_dsub+0x3a2>
 8001b88:	e15f      	b.n	8001e4a <__aeabi_dsub+0x662>
 8001b8a:	4661      	mov	r1, ip
 8001b8c:	08db      	lsrs	r3, r3, #3
 8001b8e:	0749      	lsls	r1, r1, #29
 8001b90:	430b      	orrs	r3, r1
 8001b92:	4661      	mov	r1, ip
 8001b94:	08cc      	lsrs	r4, r1, #3
 8001b96:	e7a2      	b.n	8001ade <__aeabi_dsub+0x2f6>
 8001b98:	4dc8      	ldr	r5, [pc, #800]	; (8001ebc <__aeabi_dsub+0x6d4>)
 8001b9a:	42a8      	cmp	r0, r5
 8001b9c:	d100      	bne.n	8001ba0 <__aeabi_dsub+0x3b8>
 8001b9e:	e0cf      	b.n	8001d40 <__aeabi_dsub+0x558>
 8001ba0:	2580      	movs	r5, #128	; 0x80
 8001ba2:	4664      	mov	r4, ip
 8001ba4:	042d      	lsls	r5, r5, #16
 8001ba6:	432c      	orrs	r4, r5
 8001ba8:	46a4      	mov	ip, r4
 8001baa:	2a38      	cmp	r2, #56	; 0x38
 8001bac:	dc56      	bgt.n	8001c5c <__aeabi_dsub+0x474>
 8001bae:	2a1f      	cmp	r2, #31
 8001bb0:	dd00      	ble.n	8001bb4 <__aeabi_dsub+0x3cc>
 8001bb2:	e0d1      	b.n	8001d58 <__aeabi_dsub+0x570>
 8001bb4:	2520      	movs	r5, #32
 8001bb6:	001e      	movs	r6, r3
 8001bb8:	1aad      	subs	r5, r5, r2
 8001bba:	4664      	mov	r4, ip
 8001bbc:	40ab      	lsls	r3, r5
 8001bbe:	40ac      	lsls	r4, r5
 8001bc0:	40d6      	lsrs	r6, r2
 8001bc2:	1e5d      	subs	r5, r3, #1
 8001bc4:	41ab      	sbcs	r3, r5
 8001bc6:	4334      	orrs	r4, r6
 8001bc8:	4323      	orrs	r3, r4
 8001bca:	4664      	mov	r4, ip
 8001bcc:	40d4      	lsrs	r4, r2
 8001bce:	1b09      	subs	r1, r1, r4
 8001bd0:	e049      	b.n	8001c66 <__aeabi_dsub+0x47e>
 8001bd2:	4660      	mov	r0, ip
 8001bd4:	1bdc      	subs	r4, r3, r7
 8001bd6:	1a46      	subs	r6, r0, r1
 8001bd8:	42a3      	cmp	r3, r4
 8001bda:	4180      	sbcs	r0, r0
 8001bdc:	4240      	negs	r0, r0
 8001bde:	4681      	mov	r9, r0
 8001be0:	0030      	movs	r0, r6
 8001be2:	464e      	mov	r6, r9
 8001be4:	1b80      	subs	r0, r0, r6
 8001be6:	4681      	mov	r9, r0
 8001be8:	0200      	lsls	r0, r0, #8
 8001bea:	d476      	bmi.n	8001cda <__aeabi_dsub+0x4f2>
 8001bec:	464b      	mov	r3, r9
 8001bee:	4323      	orrs	r3, r4
 8001bf0:	d000      	beq.n	8001bf4 <__aeabi_dsub+0x40c>
 8001bf2:	e652      	b.n	800189a <__aeabi_dsub+0xb2>
 8001bf4:	2400      	movs	r4, #0
 8001bf6:	2500      	movs	r5, #0
 8001bf8:	e771      	b.n	8001ade <__aeabi_dsub+0x2f6>
 8001bfa:	4339      	orrs	r1, r7
 8001bfc:	000c      	movs	r4, r1
 8001bfe:	1e62      	subs	r2, r4, #1
 8001c00:	4194      	sbcs	r4, r2
 8001c02:	18e4      	adds	r4, r4, r3
 8001c04:	429c      	cmp	r4, r3
 8001c06:	419b      	sbcs	r3, r3
 8001c08:	425b      	negs	r3, r3
 8001c0a:	4463      	add	r3, ip
 8001c0c:	4699      	mov	r9, r3
 8001c0e:	464b      	mov	r3, r9
 8001c10:	021b      	lsls	r3, r3, #8
 8001c12:	d400      	bmi.n	8001c16 <__aeabi_dsub+0x42e>
 8001c14:	e756      	b.n	8001ac4 <__aeabi_dsub+0x2dc>
 8001c16:	2301      	movs	r3, #1
 8001c18:	469c      	mov	ip, r3
 8001c1a:	4ba8      	ldr	r3, [pc, #672]	; (8001ebc <__aeabi_dsub+0x6d4>)
 8001c1c:	44e0      	add	r8, ip
 8001c1e:	4598      	cmp	r8, r3
 8001c20:	d038      	beq.n	8001c94 <__aeabi_dsub+0x4ac>
 8001c22:	464b      	mov	r3, r9
 8001c24:	48a6      	ldr	r0, [pc, #664]	; (8001ec0 <__aeabi_dsub+0x6d8>)
 8001c26:	2201      	movs	r2, #1
 8001c28:	4003      	ands	r3, r0
 8001c2a:	0018      	movs	r0, r3
 8001c2c:	0863      	lsrs	r3, r4, #1
 8001c2e:	4014      	ands	r4, r2
 8001c30:	431c      	orrs	r4, r3
 8001c32:	07c3      	lsls	r3, r0, #31
 8001c34:	431c      	orrs	r4, r3
 8001c36:	0843      	lsrs	r3, r0, #1
 8001c38:	4699      	mov	r9, r3
 8001c3a:	e657      	b.n	80018ec <__aeabi_dsub+0x104>
 8001c3c:	0010      	movs	r0, r2
 8001c3e:	000e      	movs	r6, r1
 8001c40:	3820      	subs	r0, #32
 8001c42:	40c6      	lsrs	r6, r0
 8001c44:	2a20      	cmp	r2, #32
 8001c46:	d004      	beq.n	8001c52 <__aeabi_dsub+0x46a>
 8001c48:	2040      	movs	r0, #64	; 0x40
 8001c4a:	1a82      	subs	r2, r0, r2
 8001c4c:	4091      	lsls	r1, r2
 8001c4e:	430f      	orrs	r7, r1
 8001c50:	46b9      	mov	r9, r7
 8001c52:	464f      	mov	r7, r9
 8001c54:	1e7a      	subs	r2, r7, #1
 8001c56:	4197      	sbcs	r7, r2
 8001c58:	4337      	orrs	r7, r6
 8001c5a:	e60f      	b.n	800187c <__aeabi_dsub+0x94>
 8001c5c:	4662      	mov	r2, ip
 8001c5e:	431a      	orrs	r2, r3
 8001c60:	0013      	movs	r3, r2
 8001c62:	1e5a      	subs	r2, r3, #1
 8001c64:	4193      	sbcs	r3, r2
 8001c66:	1afc      	subs	r4, r7, r3
 8001c68:	42a7      	cmp	r7, r4
 8001c6a:	41bf      	sbcs	r7, r7
 8001c6c:	427f      	negs	r7, r7
 8001c6e:	1bcb      	subs	r3, r1, r7
 8001c70:	4699      	mov	r9, r3
 8001c72:	465d      	mov	r5, fp
 8001c74:	4680      	mov	r8, r0
 8001c76:	e608      	b.n	800188a <__aeabi_dsub+0xa2>
 8001c78:	4666      	mov	r6, ip
 8001c7a:	431e      	orrs	r6, r3
 8001c7c:	d100      	bne.n	8001c80 <__aeabi_dsub+0x498>
 8001c7e:	e0be      	b.n	8001dfe <__aeabi_dsub+0x616>
 8001c80:	1e56      	subs	r6, r2, #1
 8001c82:	2a01      	cmp	r2, #1
 8001c84:	d100      	bne.n	8001c88 <__aeabi_dsub+0x4a0>
 8001c86:	e109      	b.n	8001e9c <__aeabi_dsub+0x6b4>
 8001c88:	4c8c      	ldr	r4, [pc, #560]	; (8001ebc <__aeabi_dsub+0x6d4>)
 8001c8a:	42a2      	cmp	r2, r4
 8001c8c:	d100      	bne.n	8001c90 <__aeabi_dsub+0x4a8>
 8001c8e:	e119      	b.n	8001ec4 <__aeabi_dsub+0x6dc>
 8001c90:	0032      	movs	r2, r6
 8001c92:	e6c1      	b.n	8001a18 <__aeabi_dsub+0x230>
 8001c94:	4642      	mov	r2, r8
 8001c96:	2400      	movs	r4, #0
 8001c98:	2300      	movs	r3, #0
 8001c9a:	e648      	b.n	800192e <__aeabi_dsub+0x146>
 8001c9c:	2020      	movs	r0, #32
 8001c9e:	000c      	movs	r4, r1
 8001ca0:	1a80      	subs	r0, r0, r2
 8001ca2:	003e      	movs	r6, r7
 8001ca4:	4087      	lsls	r7, r0
 8001ca6:	4084      	lsls	r4, r0
 8001ca8:	40d6      	lsrs	r6, r2
 8001caa:	1e78      	subs	r0, r7, #1
 8001cac:	4187      	sbcs	r7, r0
 8001cae:	40d1      	lsrs	r1, r2
 8001cb0:	4334      	orrs	r4, r6
 8001cb2:	433c      	orrs	r4, r7
 8001cb4:	448c      	add	ip, r1
 8001cb6:	e7a4      	b.n	8001c02 <__aeabi_dsub+0x41a>
 8001cb8:	4a80      	ldr	r2, [pc, #512]	; (8001ebc <__aeabi_dsub+0x6d4>)
 8001cba:	4290      	cmp	r0, r2
 8001cbc:	d100      	bne.n	8001cc0 <__aeabi_dsub+0x4d8>
 8001cbe:	e0e9      	b.n	8001e94 <__aeabi_dsub+0x6ac>
 8001cc0:	19df      	adds	r7, r3, r7
 8001cc2:	429f      	cmp	r7, r3
 8001cc4:	419b      	sbcs	r3, r3
 8001cc6:	4461      	add	r1, ip
 8001cc8:	425b      	negs	r3, r3
 8001cca:	18c9      	adds	r1, r1, r3
 8001ccc:	07cc      	lsls	r4, r1, #31
 8001cce:	087f      	lsrs	r7, r7, #1
 8001cd0:	084b      	lsrs	r3, r1, #1
 8001cd2:	4699      	mov	r9, r3
 8001cd4:	4680      	mov	r8, r0
 8001cd6:	433c      	orrs	r4, r7
 8001cd8:	e6f4      	b.n	8001ac4 <__aeabi_dsub+0x2dc>
 8001cda:	1afc      	subs	r4, r7, r3
 8001cdc:	42a7      	cmp	r7, r4
 8001cde:	41bf      	sbcs	r7, r7
 8001ce0:	4663      	mov	r3, ip
 8001ce2:	427f      	negs	r7, r7
 8001ce4:	1ac9      	subs	r1, r1, r3
 8001ce6:	1bcb      	subs	r3, r1, r7
 8001ce8:	4699      	mov	r9, r3
 8001cea:	465d      	mov	r5, fp
 8001cec:	e5d5      	b.n	800189a <__aeabi_dsub+0xb2>
 8001cee:	08ff      	lsrs	r7, r7, #3
 8001cf0:	074b      	lsls	r3, r1, #29
 8001cf2:	465d      	mov	r5, fp
 8001cf4:	433b      	orrs	r3, r7
 8001cf6:	08cc      	lsrs	r4, r1, #3
 8001cf8:	e6ee      	b.n	8001ad8 <__aeabi_dsub+0x2f0>
 8001cfa:	4662      	mov	r2, ip
 8001cfc:	431a      	orrs	r2, r3
 8001cfe:	d000      	beq.n	8001d02 <__aeabi_dsub+0x51a>
 8001d00:	e082      	b.n	8001e08 <__aeabi_dsub+0x620>
 8001d02:	000b      	movs	r3, r1
 8001d04:	433b      	orrs	r3, r7
 8001d06:	d11b      	bne.n	8001d40 <__aeabi_dsub+0x558>
 8001d08:	2480      	movs	r4, #128	; 0x80
 8001d0a:	2500      	movs	r5, #0
 8001d0c:	0324      	lsls	r4, r4, #12
 8001d0e:	e6f9      	b.n	8001b04 <__aeabi_dsub+0x31c>
 8001d10:	19dc      	adds	r4, r3, r7
 8001d12:	429c      	cmp	r4, r3
 8001d14:	419b      	sbcs	r3, r3
 8001d16:	4461      	add	r1, ip
 8001d18:	4689      	mov	r9, r1
 8001d1a:	425b      	negs	r3, r3
 8001d1c:	4499      	add	r9, r3
 8001d1e:	464b      	mov	r3, r9
 8001d20:	021b      	lsls	r3, r3, #8
 8001d22:	d444      	bmi.n	8001dae <__aeabi_dsub+0x5c6>
 8001d24:	2301      	movs	r3, #1
 8001d26:	4698      	mov	r8, r3
 8001d28:	e6cc      	b.n	8001ac4 <__aeabi_dsub+0x2dc>
 8001d2a:	1bdc      	subs	r4, r3, r7
 8001d2c:	4662      	mov	r2, ip
 8001d2e:	42a3      	cmp	r3, r4
 8001d30:	419b      	sbcs	r3, r3
 8001d32:	1a51      	subs	r1, r2, r1
 8001d34:	425b      	negs	r3, r3
 8001d36:	1acb      	subs	r3, r1, r3
 8001d38:	4699      	mov	r9, r3
 8001d3a:	2301      	movs	r3, #1
 8001d3c:	4698      	mov	r8, r3
 8001d3e:	e5a4      	b.n	800188a <__aeabi_dsub+0xa2>
 8001d40:	08ff      	lsrs	r7, r7, #3
 8001d42:	074b      	lsls	r3, r1, #29
 8001d44:	465d      	mov	r5, fp
 8001d46:	433b      	orrs	r3, r7
 8001d48:	08cc      	lsrs	r4, r1, #3
 8001d4a:	e6d7      	b.n	8001afc <__aeabi_dsub+0x314>
 8001d4c:	4662      	mov	r2, ip
 8001d4e:	431a      	orrs	r2, r3
 8001d50:	0014      	movs	r4, r2
 8001d52:	1e63      	subs	r3, r4, #1
 8001d54:	419c      	sbcs	r4, r3
 8001d56:	e679      	b.n	8001a4c <__aeabi_dsub+0x264>
 8001d58:	0015      	movs	r5, r2
 8001d5a:	4664      	mov	r4, ip
 8001d5c:	3d20      	subs	r5, #32
 8001d5e:	40ec      	lsrs	r4, r5
 8001d60:	46a0      	mov	r8, r4
 8001d62:	2a20      	cmp	r2, #32
 8001d64:	d005      	beq.n	8001d72 <__aeabi_dsub+0x58a>
 8001d66:	2540      	movs	r5, #64	; 0x40
 8001d68:	4664      	mov	r4, ip
 8001d6a:	1aaa      	subs	r2, r5, r2
 8001d6c:	4094      	lsls	r4, r2
 8001d6e:	4323      	orrs	r3, r4
 8001d70:	469a      	mov	sl, r3
 8001d72:	4654      	mov	r4, sl
 8001d74:	1e63      	subs	r3, r4, #1
 8001d76:	419c      	sbcs	r4, r3
 8001d78:	4643      	mov	r3, r8
 8001d7a:	4323      	orrs	r3, r4
 8001d7c:	e773      	b.n	8001c66 <__aeabi_dsub+0x47e>
 8001d7e:	4662      	mov	r2, ip
 8001d80:	431a      	orrs	r2, r3
 8001d82:	d023      	beq.n	8001dcc <__aeabi_dsub+0x5e4>
 8001d84:	000a      	movs	r2, r1
 8001d86:	433a      	orrs	r2, r7
 8001d88:	d000      	beq.n	8001d8c <__aeabi_dsub+0x5a4>
 8001d8a:	e0a0      	b.n	8001ece <__aeabi_dsub+0x6e6>
 8001d8c:	4662      	mov	r2, ip
 8001d8e:	08db      	lsrs	r3, r3, #3
 8001d90:	0752      	lsls	r2, r2, #29
 8001d92:	4313      	orrs	r3, r2
 8001d94:	4662      	mov	r2, ip
 8001d96:	08d4      	lsrs	r4, r2, #3
 8001d98:	e6b0      	b.n	8001afc <__aeabi_dsub+0x314>
 8001d9a:	000b      	movs	r3, r1
 8001d9c:	433b      	orrs	r3, r7
 8001d9e:	d100      	bne.n	8001da2 <__aeabi_dsub+0x5ba>
 8001da0:	e728      	b.n	8001bf4 <__aeabi_dsub+0x40c>
 8001da2:	08ff      	lsrs	r7, r7, #3
 8001da4:	074b      	lsls	r3, r1, #29
 8001da6:	465d      	mov	r5, fp
 8001da8:	433b      	orrs	r3, r7
 8001daa:	08cc      	lsrs	r4, r1, #3
 8001dac:	e697      	b.n	8001ade <__aeabi_dsub+0x2f6>
 8001dae:	2302      	movs	r3, #2
 8001db0:	4698      	mov	r8, r3
 8001db2:	e736      	b.n	8001c22 <__aeabi_dsub+0x43a>
 8001db4:	1afc      	subs	r4, r7, r3
 8001db6:	42a7      	cmp	r7, r4
 8001db8:	41bf      	sbcs	r7, r7
 8001dba:	4663      	mov	r3, ip
 8001dbc:	427f      	negs	r7, r7
 8001dbe:	1ac9      	subs	r1, r1, r3
 8001dc0:	1bcb      	subs	r3, r1, r7
 8001dc2:	4699      	mov	r9, r3
 8001dc4:	2301      	movs	r3, #1
 8001dc6:	465d      	mov	r5, fp
 8001dc8:	4698      	mov	r8, r3
 8001dca:	e55e      	b.n	800188a <__aeabi_dsub+0xa2>
 8001dcc:	074b      	lsls	r3, r1, #29
 8001dce:	08ff      	lsrs	r7, r7, #3
 8001dd0:	433b      	orrs	r3, r7
 8001dd2:	08cc      	lsrs	r4, r1, #3
 8001dd4:	e692      	b.n	8001afc <__aeabi_dsub+0x314>
 8001dd6:	1bdc      	subs	r4, r3, r7
 8001dd8:	4660      	mov	r0, ip
 8001dda:	42a3      	cmp	r3, r4
 8001ddc:	41b6      	sbcs	r6, r6
 8001dde:	1a40      	subs	r0, r0, r1
 8001de0:	4276      	negs	r6, r6
 8001de2:	1b80      	subs	r0, r0, r6
 8001de4:	4681      	mov	r9, r0
 8001de6:	0200      	lsls	r0, r0, #8
 8001de8:	d560      	bpl.n	8001eac <__aeabi_dsub+0x6c4>
 8001dea:	1afc      	subs	r4, r7, r3
 8001dec:	42a7      	cmp	r7, r4
 8001dee:	41bf      	sbcs	r7, r7
 8001df0:	4663      	mov	r3, ip
 8001df2:	427f      	negs	r7, r7
 8001df4:	1ac9      	subs	r1, r1, r3
 8001df6:	1bcb      	subs	r3, r1, r7
 8001df8:	4699      	mov	r9, r3
 8001dfa:	465d      	mov	r5, fp
 8001dfc:	e576      	b.n	80018ec <__aeabi_dsub+0x104>
 8001dfe:	08ff      	lsrs	r7, r7, #3
 8001e00:	074b      	lsls	r3, r1, #29
 8001e02:	433b      	orrs	r3, r7
 8001e04:	08cc      	lsrs	r4, r1, #3
 8001e06:	e667      	b.n	8001ad8 <__aeabi_dsub+0x2f0>
 8001e08:	000a      	movs	r2, r1
 8001e0a:	08db      	lsrs	r3, r3, #3
 8001e0c:	433a      	orrs	r2, r7
 8001e0e:	d100      	bne.n	8001e12 <__aeabi_dsub+0x62a>
 8001e10:	e66f      	b.n	8001af2 <__aeabi_dsub+0x30a>
 8001e12:	4662      	mov	r2, ip
 8001e14:	0752      	lsls	r2, r2, #29
 8001e16:	4313      	orrs	r3, r2
 8001e18:	4662      	mov	r2, ip
 8001e1a:	08d4      	lsrs	r4, r2, #3
 8001e1c:	2280      	movs	r2, #128	; 0x80
 8001e1e:	0312      	lsls	r2, r2, #12
 8001e20:	4214      	tst	r4, r2
 8001e22:	d007      	beq.n	8001e34 <__aeabi_dsub+0x64c>
 8001e24:	08c8      	lsrs	r0, r1, #3
 8001e26:	4210      	tst	r0, r2
 8001e28:	d104      	bne.n	8001e34 <__aeabi_dsub+0x64c>
 8001e2a:	465d      	mov	r5, fp
 8001e2c:	0004      	movs	r4, r0
 8001e2e:	08fb      	lsrs	r3, r7, #3
 8001e30:	0749      	lsls	r1, r1, #29
 8001e32:	430b      	orrs	r3, r1
 8001e34:	0f5a      	lsrs	r2, r3, #29
 8001e36:	00db      	lsls	r3, r3, #3
 8001e38:	08db      	lsrs	r3, r3, #3
 8001e3a:	0752      	lsls	r2, r2, #29
 8001e3c:	4313      	orrs	r3, r2
 8001e3e:	e65d      	b.n	8001afc <__aeabi_dsub+0x314>
 8001e40:	074b      	lsls	r3, r1, #29
 8001e42:	08ff      	lsrs	r7, r7, #3
 8001e44:	433b      	orrs	r3, r7
 8001e46:	08cc      	lsrs	r4, r1, #3
 8001e48:	e649      	b.n	8001ade <__aeabi_dsub+0x2f6>
 8001e4a:	19dc      	adds	r4, r3, r7
 8001e4c:	429c      	cmp	r4, r3
 8001e4e:	419b      	sbcs	r3, r3
 8001e50:	4461      	add	r1, ip
 8001e52:	4689      	mov	r9, r1
 8001e54:	425b      	negs	r3, r3
 8001e56:	4499      	add	r9, r3
 8001e58:	464b      	mov	r3, r9
 8001e5a:	021b      	lsls	r3, r3, #8
 8001e5c:	d400      	bmi.n	8001e60 <__aeabi_dsub+0x678>
 8001e5e:	e631      	b.n	8001ac4 <__aeabi_dsub+0x2dc>
 8001e60:	464a      	mov	r2, r9
 8001e62:	4b17      	ldr	r3, [pc, #92]	; (8001ec0 <__aeabi_dsub+0x6d8>)
 8001e64:	401a      	ands	r2, r3
 8001e66:	2301      	movs	r3, #1
 8001e68:	4691      	mov	r9, r2
 8001e6a:	4698      	mov	r8, r3
 8001e6c:	e62a      	b.n	8001ac4 <__aeabi_dsub+0x2dc>
 8001e6e:	0016      	movs	r6, r2
 8001e70:	4664      	mov	r4, ip
 8001e72:	3e20      	subs	r6, #32
 8001e74:	40f4      	lsrs	r4, r6
 8001e76:	46a0      	mov	r8, r4
 8001e78:	2a20      	cmp	r2, #32
 8001e7a:	d005      	beq.n	8001e88 <__aeabi_dsub+0x6a0>
 8001e7c:	2640      	movs	r6, #64	; 0x40
 8001e7e:	4664      	mov	r4, ip
 8001e80:	1ab2      	subs	r2, r6, r2
 8001e82:	4094      	lsls	r4, r2
 8001e84:	4323      	orrs	r3, r4
 8001e86:	469a      	mov	sl, r3
 8001e88:	4654      	mov	r4, sl
 8001e8a:	1e63      	subs	r3, r4, #1
 8001e8c:	419c      	sbcs	r4, r3
 8001e8e:	4643      	mov	r3, r8
 8001e90:	431c      	orrs	r4, r3
 8001e92:	e5db      	b.n	8001a4c <__aeabi_dsub+0x264>
 8001e94:	0002      	movs	r2, r0
 8001e96:	2400      	movs	r4, #0
 8001e98:	2300      	movs	r3, #0
 8001e9a:	e548      	b.n	800192e <__aeabi_dsub+0x146>
 8001e9c:	19dc      	adds	r4, r3, r7
 8001e9e:	42bc      	cmp	r4, r7
 8001ea0:	41bf      	sbcs	r7, r7
 8001ea2:	4461      	add	r1, ip
 8001ea4:	4689      	mov	r9, r1
 8001ea6:	427f      	negs	r7, r7
 8001ea8:	44b9      	add	r9, r7
 8001eaa:	e738      	b.n	8001d1e <__aeabi_dsub+0x536>
 8001eac:	464b      	mov	r3, r9
 8001eae:	4323      	orrs	r3, r4
 8001eb0:	d100      	bne.n	8001eb4 <__aeabi_dsub+0x6cc>
 8001eb2:	e69f      	b.n	8001bf4 <__aeabi_dsub+0x40c>
 8001eb4:	e606      	b.n	8001ac4 <__aeabi_dsub+0x2dc>
 8001eb6:	46c0      	nop			; (mov r8, r8)
 8001eb8:	000007fe 	.word	0x000007fe
 8001ebc:	000007ff 	.word	0x000007ff
 8001ec0:	ff7fffff 	.word	0xff7fffff
 8001ec4:	08ff      	lsrs	r7, r7, #3
 8001ec6:	074b      	lsls	r3, r1, #29
 8001ec8:	433b      	orrs	r3, r7
 8001eca:	08cc      	lsrs	r4, r1, #3
 8001ecc:	e616      	b.n	8001afc <__aeabi_dsub+0x314>
 8001ece:	4662      	mov	r2, ip
 8001ed0:	08db      	lsrs	r3, r3, #3
 8001ed2:	0752      	lsls	r2, r2, #29
 8001ed4:	4313      	orrs	r3, r2
 8001ed6:	4662      	mov	r2, ip
 8001ed8:	08d4      	lsrs	r4, r2, #3
 8001eda:	2280      	movs	r2, #128	; 0x80
 8001edc:	0312      	lsls	r2, r2, #12
 8001ede:	4214      	tst	r4, r2
 8001ee0:	d007      	beq.n	8001ef2 <__aeabi_dsub+0x70a>
 8001ee2:	08c8      	lsrs	r0, r1, #3
 8001ee4:	4210      	tst	r0, r2
 8001ee6:	d104      	bne.n	8001ef2 <__aeabi_dsub+0x70a>
 8001ee8:	465d      	mov	r5, fp
 8001eea:	0004      	movs	r4, r0
 8001eec:	08fb      	lsrs	r3, r7, #3
 8001eee:	0749      	lsls	r1, r1, #29
 8001ef0:	430b      	orrs	r3, r1
 8001ef2:	0f5a      	lsrs	r2, r3, #29
 8001ef4:	00db      	lsls	r3, r3, #3
 8001ef6:	0752      	lsls	r2, r2, #29
 8001ef8:	08db      	lsrs	r3, r3, #3
 8001efa:	4313      	orrs	r3, r2
 8001efc:	e5fe      	b.n	8001afc <__aeabi_dsub+0x314>
 8001efe:	2300      	movs	r3, #0
 8001f00:	4a01      	ldr	r2, [pc, #4]	; (8001f08 <__aeabi_dsub+0x720>)
 8001f02:	001c      	movs	r4, r3
 8001f04:	e513      	b.n	800192e <__aeabi_dsub+0x146>
 8001f06:	46c0      	nop			; (mov r8, r8)
 8001f08:	000007ff 	.word	0x000007ff

08001f0c <__aeabi_d2iz>:
 8001f0c:	000a      	movs	r2, r1
 8001f0e:	b530      	push	{r4, r5, lr}
 8001f10:	4c13      	ldr	r4, [pc, #76]	; (8001f60 <__aeabi_d2iz+0x54>)
 8001f12:	0053      	lsls	r3, r2, #1
 8001f14:	0309      	lsls	r1, r1, #12
 8001f16:	0005      	movs	r5, r0
 8001f18:	0b09      	lsrs	r1, r1, #12
 8001f1a:	2000      	movs	r0, #0
 8001f1c:	0d5b      	lsrs	r3, r3, #21
 8001f1e:	0fd2      	lsrs	r2, r2, #31
 8001f20:	42a3      	cmp	r3, r4
 8001f22:	dd04      	ble.n	8001f2e <__aeabi_d2iz+0x22>
 8001f24:	480f      	ldr	r0, [pc, #60]	; (8001f64 <__aeabi_d2iz+0x58>)
 8001f26:	4283      	cmp	r3, r0
 8001f28:	dd02      	ble.n	8001f30 <__aeabi_d2iz+0x24>
 8001f2a:	4b0f      	ldr	r3, [pc, #60]	; (8001f68 <__aeabi_d2iz+0x5c>)
 8001f2c:	18d0      	adds	r0, r2, r3
 8001f2e:	bd30      	pop	{r4, r5, pc}
 8001f30:	2080      	movs	r0, #128	; 0x80
 8001f32:	0340      	lsls	r0, r0, #13
 8001f34:	4301      	orrs	r1, r0
 8001f36:	480d      	ldr	r0, [pc, #52]	; (8001f6c <__aeabi_d2iz+0x60>)
 8001f38:	1ac0      	subs	r0, r0, r3
 8001f3a:	281f      	cmp	r0, #31
 8001f3c:	dd08      	ble.n	8001f50 <__aeabi_d2iz+0x44>
 8001f3e:	480c      	ldr	r0, [pc, #48]	; (8001f70 <__aeabi_d2iz+0x64>)
 8001f40:	1ac3      	subs	r3, r0, r3
 8001f42:	40d9      	lsrs	r1, r3
 8001f44:	000b      	movs	r3, r1
 8001f46:	4258      	negs	r0, r3
 8001f48:	2a00      	cmp	r2, #0
 8001f4a:	d1f0      	bne.n	8001f2e <__aeabi_d2iz+0x22>
 8001f4c:	0018      	movs	r0, r3
 8001f4e:	e7ee      	b.n	8001f2e <__aeabi_d2iz+0x22>
 8001f50:	4c08      	ldr	r4, [pc, #32]	; (8001f74 <__aeabi_d2iz+0x68>)
 8001f52:	40c5      	lsrs	r5, r0
 8001f54:	46a4      	mov	ip, r4
 8001f56:	4463      	add	r3, ip
 8001f58:	4099      	lsls	r1, r3
 8001f5a:	000b      	movs	r3, r1
 8001f5c:	432b      	orrs	r3, r5
 8001f5e:	e7f2      	b.n	8001f46 <__aeabi_d2iz+0x3a>
 8001f60:	000003fe 	.word	0x000003fe
 8001f64:	0000041d 	.word	0x0000041d
 8001f68:	7fffffff 	.word	0x7fffffff
 8001f6c:	00000433 	.word	0x00000433
 8001f70:	00000413 	.word	0x00000413
 8001f74:	fffffbed 	.word	0xfffffbed

08001f78 <__aeabi_i2d>:
 8001f78:	b570      	push	{r4, r5, r6, lr}
 8001f7a:	2800      	cmp	r0, #0
 8001f7c:	d016      	beq.n	8001fac <__aeabi_i2d+0x34>
 8001f7e:	17c3      	asrs	r3, r0, #31
 8001f80:	18c5      	adds	r5, r0, r3
 8001f82:	405d      	eors	r5, r3
 8001f84:	0fc4      	lsrs	r4, r0, #31
 8001f86:	0028      	movs	r0, r5
 8001f88:	f000 f826 	bl	8001fd8 <__clzsi2>
 8001f8c:	4a11      	ldr	r2, [pc, #68]	; (8001fd4 <__aeabi_i2d+0x5c>)
 8001f8e:	1a12      	subs	r2, r2, r0
 8001f90:	280a      	cmp	r0, #10
 8001f92:	dc16      	bgt.n	8001fc2 <__aeabi_i2d+0x4a>
 8001f94:	0003      	movs	r3, r0
 8001f96:	002e      	movs	r6, r5
 8001f98:	3315      	adds	r3, #21
 8001f9a:	409e      	lsls	r6, r3
 8001f9c:	230b      	movs	r3, #11
 8001f9e:	1a18      	subs	r0, r3, r0
 8001fa0:	40c5      	lsrs	r5, r0
 8001fa2:	0552      	lsls	r2, r2, #21
 8001fa4:	032d      	lsls	r5, r5, #12
 8001fa6:	0b2d      	lsrs	r5, r5, #12
 8001fa8:	0d53      	lsrs	r3, r2, #21
 8001faa:	e003      	b.n	8001fb4 <__aeabi_i2d+0x3c>
 8001fac:	2400      	movs	r4, #0
 8001fae:	2300      	movs	r3, #0
 8001fb0:	2500      	movs	r5, #0
 8001fb2:	2600      	movs	r6, #0
 8001fb4:	051b      	lsls	r3, r3, #20
 8001fb6:	432b      	orrs	r3, r5
 8001fb8:	07e4      	lsls	r4, r4, #31
 8001fba:	4323      	orrs	r3, r4
 8001fbc:	0030      	movs	r0, r6
 8001fbe:	0019      	movs	r1, r3
 8001fc0:	bd70      	pop	{r4, r5, r6, pc}
 8001fc2:	380b      	subs	r0, #11
 8001fc4:	4085      	lsls	r5, r0
 8001fc6:	0552      	lsls	r2, r2, #21
 8001fc8:	032d      	lsls	r5, r5, #12
 8001fca:	2600      	movs	r6, #0
 8001fcc:	0b2d      	lsrs	r5, r5, #12
 8001fce:	0d53      	lsrs	r3, r2, #21
 8001fd0:	e7f0      	b.n	8001fb4 <__aeabi_i2d+0x3c>
 8001fd2:	46c0      	nop			; (mov r8, r8)
 8001fd4:	0000041e 	.word	0x0000041e

08001fd8 <__clzsi2>:
 8001fd8:	211c      	movs	r1, #28
 8001fda:	2301      	movs	r3, #1
 8001fdc:	041b      	lsls	r3, r3, #16
 8001fde:	4298      	cmp	r0, r3
 8001fe0:	d301      	bcc.n	8001fe6 <__clzsi2+0xe>
 8001fe2:	0c00      	lsrs	r0, r0, #16
 8001fe4:	3910      	subs	r1, #16
 8001fe6:	0a1b      	lsrs	r3, r3, #8
 8001fe8:	4298      	cmp	r0, r3
 8001fea:	d301      	bcc.n	8001ff0 <__clzsi2+0x18>
 8001fec:	0a00      	lsrs	r0, r0, #8
 8001fee:	3908      	subs	r1, #8
 8001ff0:	091b      	lsrs	r3, r3, #4
 8001ff2:	4298      	cmp	r0, r3
 8001ff4:	d301      	bcc.n	8001ffa <__clzsi2+0x22>
 8001ff6:	0900      	lsrs	r0, r0, #4
 8001ff8:	3904      	subs	r1, #4
 8001ffa:	a202      	add	r2, pc, #8	; (adr r2, 8002004 <__clzsi2+0x2c>)
 8001ffc:	5c10      	ldrb	r0, [r2, r0]
 8001ffe:	1840      	adds	r0, r0, r1
 8002000:	4770      	bx	lr
 8002002:	46c0      	nop			; (mov r8, r8)
 8002004:	02020304 	.word	0x02020304
 8002008:	01010101 	.word	0x01010101
	...

08002014 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002014:	b590      	push	{r4, r7, lr}
 8002016:	b08b      	sub	sp, #44	; 0x2c
 8002018:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800201a:	2414      	movs	r4, #20
 800201c:	193b      	adds	r3, r7, r4
 800201e:	0018      	movs	r0, r3
 8002020:	2314      	movs	r3, #20
 8002022:	001a      	movs	r2, r3
 8002024:	2100      	movs	r1, #0
 8002026:	f004 f970 	bl	800630a <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800202a:	4b4d      	ldr	r3, [pc, #308]	; (8002160 <MX_GPIO_Init+0x14c>)
 800202c:	695a      	ldr	r2, [r3, #20]
 800202e:	4b4c      	ldr	r3, [pc, #304]	; (8002160 <MX_GPIO_Init+0x14c>)
 8002030:	2180      	movs	r1, #128	; 0x80
 8002032:	0309      	lsls	r1, r1, #12
 8002034:	430a      	orrs	r2, r1
 8002036:	615a      	str	r2, [r3, #20]
 8002038:	4b49      	ldr	r3, [pc, #292]	; (8002160 <MX_GPIO_Init+0x14c>)
 800203a:	695a      	ldr	r2, [r3, #20]
 800203c:	2380      	movs	r3, #128	; 0x80
 800203e:	031b      	lsls	r3, r3, #12
 8002040:	4013      	ands	r3, r2
 8002042:	613b      	str	r3, [r7, #16]
 8002044:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002046:	4b46      	ldr	r3, [pc, #280]	; (8002160 <MX_GPIO_Init+0x14c>)
 8002048:	695a      	ldr	r2, [r3, #20]
 800204a:	4b45      	ldr	r3, [pc, #276]	; (8002160 <MX_GPIO_Init+0x14c>)
 800204c:	2180      	movs	r1, #128	; 0x80
 800204e:	03c9      	lsls	r1, r1, #15
 8002050:	430a      	orrs	r2, r1
 8002052:	615a      	str	r2, [r3, #20]
 8002054:	4b42      	ldr	r3, [pc, #264]	; (8002160 <MX_GPIO_Init+0x14c>)
 8002056:	695a      	ldr	r2, [r3, #20]
 8002058:	2380      	movs	r3, #128	; 0x80
 800205a:	03db      	lsls	r3, r3, #15
 800205c:	4013      	ands	r3, r2
 800205e:	60fb      	str	r3, [r7, #12]
 8002060:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002062:	4b3f      	ldr	r3, [pc, #252]	; (8002160 <MX_GPIO_Init+0x14c>)
 8002064:	695a      	ldr	r2, [r3, #20]
 8002066:	4b3e      	ldr	r3, [pc, #248]	; (8002160 <MX_GPIO_Init+0x14c>)
 8002068:	2180      	movs	r1, #128	; 0x80
 800206a:	0289      	lsls	r1, r1, #10
 800206c:	430a      	orrs	r2, r1
 800206e:	615a      	str	r2, [r3, #20]
 8002070:	4b3b      	ldr	r3, [pc, #236]	; (8002160 <MX_GPIO_Init+0x14c>)
 8002072:	695a      	ldr	r2, [r3, #20]
 8002074:	2380      	movs	r3, #128	; 0x80
 8002076:	029b      	lsls	r3, r3, #10
 8002078:	4013      	ands	r3, r2
 800207a:	60bb      	str	r3, [r7, #8]
 800207c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800207e:	4b38      	ldr	r3, [pc, #224]	; (8002160 <MX_GPIO_Init+0x14c>)
 8002080:	695a      	ldr	r2, [r3, #20]
 8002082:	4b37      	ldr	r3, [pc, #220]	; (8002160 <MX_GPIO_Init+0x14c>)
 8002084:	2180      	movs	r1, #128	; 0x80
 8002086:	02c9      	lsls	r1, r1, #11
 8002088:	430a      	orrs	r2, r1
 800208a:	615a      	str	r2, [r3, #20]
 800208c:	4b34      	ldr	r3, [pc, #208]	; (8002160 <MX_GPIO_Init+0x14c>)
 800208e:	695a      	ldr	r2, [r3, #20]
 8002090:	2380      	movs	r3, #128	; 0x80
 8002092:	02db      	lsls	r3, r3, #11
 8002094:	4013      	ands	r3, r2
 8002096:	607b      	str	r3, [r7, #4]
 8002098:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, MOTOR_DIR_1_Pin|MOTOR_DIR_2_Pin, GPIO_PIN_RESET);
 800209a:	4b32      	ldr	r3, [pc, #200]	; (8002164 <MX_GPIO_Init+0x150>)
 800209c:	2200      	movs	r2, #0
 800209e:	2103      	movs	r1, #3
 80020a0:	0018      	movs	r0, r3
 80020a2:	f001 f981 	bl	80033a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80020a6:	2390      	movs	r3, #144	; 0x90
 80020a8:	05db      	lsls	r3, r3, #23
 80020aa:	2200      	movs	r2, #0
 80020ac:	2120      	movs	r1, #32
 80020ae:	0018      	movs	r0, r3
 80020b0:	f001 f97a 	bl	80033a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, TOF_1_Pin|TOF_2_Pin|TOF_3_Pin, GPIO_PIN_RESET);
 80020b4:	23e0      	movs	r3, #224	; 0xe0
 80020b6:	021b      	lsls	r3, r3, #8
 80020b8:	482b      	ldr	r0, [pc, #172]	; (8002168 <MX_GPIO_Init+0x154>)
 80020ba:	2200      	movs	r2, #0
 80020bc:	0019      	movs	r1, r3
 80020be:	f001 f973 	bl	80033a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80020c2:	193b      	adds	r3, r7, r4
 80020c4:	2280      	movs	r2, #128	; 0x80
 80020c6:	0192      	lsls	r2, r2, #6
 80020c8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80020ca:	193b      	adds	r3, r7, r4
 80020cc:	2284      	movs	r2, #132	; 0x84
 80020ce:	0392      	lsls	r2, r2, #14
 80020d0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020d2:	193b      	adds	r3, r7, r4
 80020d4:	2200      	movs	r2, #0
 80020d6:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80020d8:	193b      	adds	r3, r7, r4
 80020da:	4a22      	ldr	r2, [pc, #136]	; (8002164 <MX_GPIO_Init+0x150>)
 80020dc:	0019      	movs	r1, r3
 80020de:	0010      	movs	r0, r2
 80020e0:	f000 fff2 	bl	80030c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = MOTOR_DIR_1_Pin|MOTOR_DIR_2_Pin;
 80020e4:	193b      	adds	r3, r7, r4
 80020e6:	2203      	movs	r2, #3
 80020e8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020ea:	193b      	adds	r3, r7, r4
 80020ec:	2201      	movs	r2, #1
 80020ee:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020f0:	193b      	adds	r3, r7, r4
 80020f2:	2200      	movs	r2, #0
 80020f4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020f6:	193b      	adds	r3, r7, r4
 80020f8:	2200      	movs	r2, #0
 80020fa:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020fc:	193b      	adds	r3, r7, r4
 80020fe:	4a19      	ldr	r2, [pc, #100]	; (8002164 <MX_GPIO_Init+0x150>)
 8002100:	0019      	movs	r1, r3
 8002102:	0010      	movs	r0, r2
 8002104:	f000 ffe0 	bl	80030c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8002108:	193b      	adds	r3, r7, r4
 800210a:	2220      	movs	r2, #32
 800210c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800210e:	193b      	adds	r3, r7, r4
 8002110:	2201      	movs	r2, #1
 8002112:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002114:	193b      	adds	r3, r7, r4
 8002116:	2200      	movs	r2, #0
 8002118:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800211a:	193b      	adds	r3, r7, r4
 800211c:	2200      	movs	r2, #0
 800211e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8002120:	193a      	adds	r2, r7, r4
 8002122:	2390      	movs	r3, #144	; 0x90
 8002124:	05db      	lsls	r3, r3, #23
 8002126:	0011      	movs	r1, r2
 8002128:	0018      	movs	r0, r3
 800212a:	f000 ffcd 	bl	80030c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = TOF_1_Pin|TOF_2_Pin|TOF_3_Pin;
 800212e:	0021      	movs	r1, r4
 8002130:	187b      	adds	r3, r7, r1
 8002132:	22e0      	movs	r2, #224	; 0xe0
 8002134:	0212      	lsls	r2, r2, #8
 8002136:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002138:	187b      	adds	r3, r7, r1
 800213a:	2201      	movs	r2, #1
 800213c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800213e:	187b      	adds	r3, r7, r1
 8002140:	2200      	movs	r2, #0
 8002142:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002144:	187b      	adds	r3, r7, r1
 8002146:	2200      	movs	r2, #0
 8002148:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800214a:	187b      	adds	r3, r7, r1
 800214c:	4a06      	ldr	r2, [pc, #24]	; (8002168 <MX_GPIO_Init+0x154>)
 800214e:	0019      	movs	r1, r3
 8002150:	0010      	movs	r0, r2
 8002152:	f000 ffb9 	bl	80030c8 <HAL_GPIO_Init>

}
 8002156:	46c0      	nop			; (mov r8, r8)
 8002158:	46bd      	mov	sp, r7
 800215a:	b00b      	add	sp, #44	; 0x2c
 800215c:	bd90      	pop	{r4, r7, pc}
 800215e:	46c0      	nop			; (mov r8, r8)
 8002160:	40021000 	.word	0x40021000
 8002164:	48000800 	.word	0x48000800
 8002168:	48000400 	.word	0x48000400

0800216c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002170:	4b1b      	ldr	r3, [pc, #108]	; (80021e0 <MX_I2C1_Init+0x74>)
 8002172:	4a1c      	ldr	r2, [pc, #112]	; (80021e4 <MX_I2C1_Init+0x78>)
 8002174:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8002176:	4b1a      	ldr	r3, [pc, #104]	; (80021e0 <MX_I2C1_Init+0x74>)
 8002178:	4a1b      	ldr	r2, [pc, #108]	; (80021e8 <MX_I2C1_Init+0x7c>)
 800217a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800217c:	4b18      	ldr	r3, [pc, #96]	; (80021e0 <MX_I2C1_Init+0x74>)
 800217e:	2200      	movs	r2, #0
 8002180:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002182:	4b17      	ldr	r3, [pc, #92]	; (80021e0 <MX_I2C1_Init+0x74>)
 8002184:	2201      	movs	r2, #1
 8002186:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002188:	4b15      	ldr	r3, [pc, #84]	; (80021e0 <MX_I2C1_Init+0x74>)
 800218a:	2200      	movs	r2, #0
 800218c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800218e:	4b14      	ldr	r3, [pc, #80]	; (80021e0 <MX_I2C1_Init+0x74>)
 8002190:	2200      	movs	r2, #0
 8002192:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002194:	4b12      	ldr	r3, [pc, #72]	; (80021e0 <MX_I2C1_Init+0x74>)
 8002196:	2200      	movs	r2, #0
 8002198:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800219a:	4b11      	ldr	r3, [pc, #68]	; (80021e0 <MX_I2C1_Init+0x74>)
 800219c:	2200      	movs	r2, #0
 800219e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80021a0:	4b0f      	ldr	r3, [pc, #60]	; (80021e0 <MX_I2C1_Init+0x74>)
 80021a2:	2200      	movs	r2, #0
 80021a4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80021a6:	4b0e      	ldr	r3, [pc, #56]	; (80021e0 <MX_I2C1_Init+0x74>)
 80021a8:	0018      	movs	r0, r3
 80021aa:	f001 f91b 	bl	80033e4 <HAL_I2C_Init>
 80021ae:	1e03      	subs	r3, r0, #0
 80021b0:	d001      	beq.n	80021b6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80021b2:	f000 fbe5 	bl	8002980 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80021b6:	4b0a      	ldr	r3, [pc, #40]	; (80021e0 <MX_I2C1_Init+0x74>)
 80021b8:	2100      	movs	r1, #0
 80021ba:	0018      	movs	r0, r3
 80021bc:	f001 fdb0 	bl	8003d20 <HAL_I2CEx_ConfigAnalogFilter>
 80021c0:	1e03      	subs	r3, r0, #0
 80021c2:	d001      	beq.n	80021c8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80021c4:	f000 fbdc 	bl	8002980 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80021c8:	4b05      	ldr	r3, [pc, #20]	; (80021e0 <MX_I2C1_Init+0x74>)
 80021ca:	2100      	movs	r1, #0
 80021cc:	0018      	movs	r0, r3
 80021ce:	f001 fdf3 	bl	8003db8 <HAL_I2CEx_ConfigDigitalFilter>
 80021d2:	1e03      	subs	r3, r0, #0
 80021d4:	d001      	beq.n	80021da <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80021d6:	f000 fbd3 	bl	8002980 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80021da:	46c0      	nop			; (mov r8, r8)
 80021dc:	46bd      	mov	sp, r7
 80021de:	bd80      	pop	{r7, pc}
 80021e0:	20000190 	.word	0x20000190
 80021e4:	40005400 	.word	0x40005400
 80021e8:	2000090e 	.word	0x2000090e

080021ec <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80021ec:	b590      	push	{r4, r7, lr}
 80021ee:	b08b      	sub	sp, #44	; 0x2c
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021f4:	2414      	movs	r4, #20
 80021f6:	193b      	adds	r3, r7, r4
 80021f8:	0018      	movs	r0, r3
 80021fa:	2314      	movs	r3, #20
 80021fc:	001a      	movs	r2, r3
 80021fe:	2100      	movs	r1, #0
 8002200:	f004 f883 	bl	800630a <memset>
  if(i2cHandle->Instance==I2C1)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	4a1c      	ldr	r2, [pc, #112]	; (800227c <HAL_I2C_MspInit+0x90>)
 800220a:	4293      	cmp	r3, r2
 800220c:	d132      	bne.n	8002274 <HAL_I2C_MspInit+0x88>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800220e:	4b1c      	ldr	r3, [pc, #112]	; (8002280 <HAL_I2C_MspInit+0x94>)
 8002210:	695a      	ldr	r2, [r3, #20]
 8002212:	4b1b      	ldr	r3, [pc, #108]	; (8002280 <HAL_I2C_MspInit+0x94>)
 8002214:	2180      	movs	r1, #128	; 0x80
 8002216:	02c9      	lsls	r1, r1, #11
 8002218:	430a      	orrs	r2, r1
 800221a:	615a      	str	r2, [r3, #20]
 800221c:	4b18      	ldr	r3, [pc, #96]	; (8002280 <HAL_I2C_MspInit+0x94>)
 800221e:	695a      	ldr	r2, [r3, #20]
 8002220:	2380      	movs	r3, #128	; 0x80
 8002222:	02db      	lsls	r3, r3, #11
 8002224:	4013      	ands	r3, r2
 8002226:	613b      	str	r3, [r7, #16]
 8002228:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = TOF_CLOCK_Pin|TOF_DATA_Pin;
 800222a:	193b      	adds	r3, r7, r4
 800222c:	22c0      	movs	r2, #192	; 0xc0
 800222e:	0092      	lsls	r2, r2, #2
 8002230:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002232:	0021      	movs	r1, r4
 8002234:	187b      	adds	r3, r7, r1
 8002236:	2212      	movs	r2, #18
 8002238:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800223a:	187b      	adds	r3, r7, r1
 800223c:	2200      	movs	r2, #0
 800223e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002240:	187b      	adds	r3, r7, r1
 8002242:	2203      	movs	r2, #3
 8002244:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8002246:	187b      	adds	r3, r7, r1
 8002248:	2201      	movs	r2, #1
 800224a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800224c:	187b      	adds	r3, r7, r1
 800224e:	4a0d      	ldr	r2, [pc, #52]	; (8002284 <HAL_I2C_MspInit+0x98>)
 8002250:	0019      	movs	r1, r3
 8002252:	0010      	movs	r0, r2
 8002254:	f000 ff38 	bl	80030c8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002258:	4b09      	ldr	r3, [pc, #36]	; (8002280 <HAL_I2C_MspInit+0x94>)
 800225a:	69da      	ldr	r2, [r3, #28]
 800225c:	4b08      	ldr	r3, [pc, #32]	; (8002280 <HAL_I2C_MspInit+0x94>)
 800225e:	2180      	movs	r1, #128	; 0x80
 8002260:	0389      	lsls	r1, r1, #14
 8002262:	430a      	orrs	r2, r1
 8002264:	61da      	str	r2, [r3, #28]
 8002266:	4b06      	ldr	r3, [pc, #24]	; (8002280 <HAL_I2C_MspInit+0x94>)
 8002268:	69da      	ldr	r2, [r3, #28]
 800226a:	2380      	movs	r3, #128	; 0x80
 800226c:	039b      	lsls	r3, r3, #14
 800226e:	4013      	ands	r3, r2
 8002270:	60fb      	str	r3, [r7, #12]
 8002272:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8002274:	46c0      	nop			; (mov r8, r8)
 8002276:	46bd      	mov	sp, r7
 8002278:	b00b      	add	sp, #44	; 0x2c
 800227a:	bd90      	pop	{r4, r7, pc}
 800227c:	40005400 	.word	0x40005400
 8002280:	40021000 	.word	0x40021000
 8002284:	48000400 	.word	0x48000400

08002288 <init>:

// servo angle
int servo = 1450;
int servoTarget = 1450;

void init() {
 8002288:	b580      	push	{r7, lr}
 800228a:	b082      	sub	sp, #8
 800228c:	af02      	add	r7, sp, #8
	// Motor PWM signals
	HAL_TIM_Base_Start(&htim3);
 800228e:	4b28      	ldr	r3, [pc, #160]	; (8002330 <init+0xa8>)
 8002290:	0018      	movs	r0, r3
 8002292:	f002 fb67 	bl	8004964 <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8002296:	4b26      	ldr	r3, [pc, #152]	; (8002330 <init+0xa8>)
 8002298:	2100      	movs	r1, #0
 800229a:	0018      	movs	r0, r3
 800229c:	f002 fbf6 	bl	8004a8c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80022a0:	4b23      	ldr	r3, [pc, #140]	; (8002330 <init+0xa8>)
 80022a2:	2104      	movs	r1, #4
 80022a4:	0018      	movs	r0, r3
 80022a6:	f002 fbf1 	bl	8004a8c <HAL_TIM_PWM_Start>
	// Servo PWM Signal
	HAL_TIM_Base_Start(&htim14);
 80022aa:	4b22      	ldr	r3, [pc, #136]	; (8002334 <init+0xac>)
 80022ac:	0018      	movs	r0, r3
 80022ae:	f002 fb59 	bl	8004964 <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(&htim14, TIM_CHANNEL_1);
 80022b2:	4b20      	ldr	r3, [pc, #128]	; (8002334 <init+0xac>)
 80022b4:	2100      	movs	r1, #0
 80022b6:	0018      	movs	r0, r3
 80022b8:	f002 fbe8 	bl	8004a8c <HAL_TIM_PWM_Start>

	TOF_InitStruct(&sensor1, &hi2c1, 0x32, TOF_1_GPIO_Port, TOF_1_Pin);
 80022bc:	4a1e      	ldr	r2, [pc, #120]	; (8002338 <init+0xb0>)
 80022be:	491f      	ldr	r1, [pc, #124]	; (800233c <init+0xb4>)
 80022c0:	481f      	ldr	r0, [pc, #124]	; (8002340 <init+0xb8>)
 80022c2:	2380      	movs	r3, #128	; 0x80
 80022c4:	019b      	lsls	r3, r3, #6
 80022c6:	9300      	str	r3, [sp, #0]
 80022c8:	0013      	movs	r3, r2
 80022ca:	2232      	movs	r2, #50	; 0x32
 80022cc:	f003 ff38 	bl	8006140 <TOF_InitStruct>
	TOF_InitStruct(&sensor2, &hi2c1, 0x33, TOF_2_GPIO_Port, TOF_2_Pin);
 80022d0:	4a19      	ldr	r2, [pc, #100]	; (8002338 <init+0xb0>)
 80022d2:	491a      	ldr	r1, [pc, #104]	; (800233c <init+0xb4>)
 80022d4:	481b      	ldr	r0, [pc, #108]	; (8002344 <init+0xbc>)
 80022d6:	2380      	movs	r3, #128	; 0x80
 80022d8:	01db      	lsls	r3, r3, #7
 80022da:	9300      	str	r3, [sp, #0]
 80022dc:	0013      	movs	r3, r2
 80022de:	2233      	movs	r2, #51	; 0x33
 80022e0:	f003 ff2e 	bl	8006140 <TOF_InitStruct>
	TOF_InitStruct(&sensor3, &hi2c1, 0x34, TOF_3_GPIO_Port, TOF_3_Pin);
 80022e4:	4a14      	ldr	r2, [pc, #80]	; (8002338 <init+0xb0>)
 80022e6:	4915      	ldr	r1, [pc, #84]	; (800233c <init+0xb4>)
 80022e8:	4817      	ldr	r0, [pc, #92]	; (8002348 <init+0xc0>)
 80022ea:	2380      	movs	r3, #128	; 0x80
 80022ec:	021b      	lsls	r3, r3, #8
 80022ee:	9300      	str	r3, [sp, #0]
 80022f0:	0013      	movs	r3, r2
 80022f2:	2234      	movs	r2, #52	; 0x34
 80022f4:	f003 ff24 	bl	8006140 <TOF_InitStruct>

	TOF_TurnOff(&sensor1);
 80022f8:	4b11      	ldr	r3, [pc, #68]	; (8002340 <init+0xb8>)
 80022fa:	0018      	movs	r0, r3
 80022fc:	f003 ff52 	bl	80061a4 <TOF_TurnOff>
	TOF_TurnOff(&sensor2);
 8002300:	4b10      	ldr	r3, [pc, #64]	; (8002344 <init+0xbc>)
 8002302:	0018      	movs	r0, r3
 8002304:	f003 ff4e 	bl	80061a4 <TOF_TurnOff>
	TOF_TurnOff(&sensor3);
 8002308:	4b0f      	ldr	r3, [pc, #60]	; (8002348 <init+0xc0>)
 800230a:	0018      	movs	r0, r3
 800230c:	f003 ff4a 	bl	80061a4 <TOF_TurnOff>

	TOF_BootSensor(&sensor1);
 8002310:	4b0b      	ldr	r3, [pc, #44]	; (8002340 <init+0xb8>)
 8002312:	0018      	movs	r0, r3
 8002314:	f003 ff5c 	bl	80061d0 <TOF_BootSensor>
	TOF_BootSensor(&sensor2);
 8002318:	4b0a      	ldr	r3, [pc, #40]	; (8002344 <init+0xbc>)
 800231a:	0018      	movs	r0, r3
 800231c:	f003 ff58 	bl	80061d0 <TOF_BootSensor>
	TOF_BootSensor(&sensor3);
 8002320:	4b09      	ldr	r3, [pc, #36]	; (8002348 <init+0xc0>)
 8002322:	0018      	movs	r0, r3
 8002324:	f003 ff54 	bl	80061d0 <TOF_BootSensor>
}
 8002328:	46c0      	nop			; (mov r8, r8)
 800232a:	46bd      	mov	sp, r7
 800232c:	bd80      	pop	{r7, pc}
 800232e:	46c0      	nop			; (mov r8, r8)
 8002330:	20000220 	.word	0x20000220
 8002334:	20000268 	.word	0x20000268
 8002338:	48000400 	.word	0x48000400
 800233c:	20000190 	.word	0x20000190
 8002340:	200001dc 	.word	0x200001dc
 8002344:	200001ec 	.word	0x200001ec
 8002348:	200001fc 	.word	0x200001fc

0800234c <correct>:

void correct() {
 800234c:	b580      	push	{r7, lr}
 800234e:	af00      	add	r7, sp, #0
	if (servo > SERVO_MAX_VALUE) {
 8002350:	4b19      	ldr	r3, [pc, #100]	; (80023b8 <correct+0x6c>)
 8002352:	681a      	ldr	r2, [r3, #0]
 8002354:	4b19      	ldr	r3, [pc, #100]	; (80023bc <correct+0x70>)
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	429a      	cmp	r2, r3
 800235a:	dd03      	ble.n	8002364 <correct+0x18>
		servo = SERVO_MAX_VALUE;
 800235c:	4b17      	ldr	r3, [pc, #92]	; (80023bc <correct+0x70>)
 800235e:	681a      	ldr	r2, [r3, #0]
 8002360:	4b15      	ldr	r3, [pc, #84]	; (80023b8 <correct+0x6c>)
 8002362:	601a      	str	r2, [r3, #0]
	}

	if (servo < SERVO_MIN_VALUE) {
 8002364:	4b14      	ldr	r3, [pc, #80]	; (80023b8 <correct+0x6c>)
 8002366:	681a      	ldr	r2, [r3, #0]
 8002368:	4b15      	ldr	r3, [pc, #84]	; (80023c0 <correct+0x74>)
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	429a      	cmp	r2, r3
 800236e:	da03      	bge.n	8002378 <correct+0x2c>
		servo = SERVO_MIN_VALUE;
 8002370:	4b13      	ldr	r3, [pc, #76]	; (80023c0 <correct+0x74>)
 8002372:	681a      	ldr	r2, [r3, #0]
 8002374:	4b10      	ldr	r3, [pc, #64]	; (80023b8 <correct+0x6c>)
 8002376:	601a      	str	r2, [r3, #0]
	}

	if (left_speed > 1000) {
 8002378:	4b12      	ldr	r3, [pc, #72]	; (80023c4 <correct+0x78>)
 800237a:	681a      	ldr	r2, [r3, #0]
 800237c:	23fa      	movs	r3, #250	; 0xfa
 800237e:	009b      	lsls	r3, r3, #2
 8002380:	429a      	cmp	r2, r3
 8002382:	dd03      	ble.n	800238c <correct+0x40>
		left_speed = 1000;
 8002384:	4b0f      	ldr	r3, [pc, #60]	; (80023c4 <correct+0x78>)
 8002386:	22fa      	movs	r2, #250	; 0xfa
 8002388:	0092      	lsls	r2, r2, #2
 800238a:	601a      	str	r2, [r3, #0]
	}

	if (right_speed > 1000) {
 800238c:	4b0e      	ldr	r3, [pc, #56]	; (80023c8 <correct+0x7c>)
 800238e:	681a      	ldr	r2, [r3, #0]
 8002390:	23fa      	movs	r3, #250	; 0xfa
 8002392:	009b      	lsls	r3, r3, #2
 8002394:	429a      	cmp	r2, r3
 8002396:	dd03      	ble.n	80023a0 <correct+0x54>
		right_speed = 1000;
 8002398:	4b0b      	ldr	r3, [pc, #44]	; (80023c8 <correct+0x7c>)
 800239a:	22fa      	movs	r2, #250	; 0xfa
 800239c:	0092      	lsls	r2, r2, #2
 800239e:	601a      	str	r2, [r3, #0]
	}

	//left_dir = left_dir == 1 ? 0 : 1;

	left_speed = 400;
 80023a0:	4b08      	ldr	r3, [pc, #32]	; (80023c4 <correct+0x78>)
 80023a2:	22c8      	movs	r2, #200	; 0xc8
 80023a4:	0052      	lsls	r2, r2, #1
 80023a6:	601a      	str	r2, [r3, #0]
	right_speed = 400;
 80023a8:	4b07      	ldr	r3, [pc, #28]	; (80023c8 <correct+0x7c>)
 80023aa:	22c8      	movs	r2, #200	; 0xc8
 80023ac:	0052      	lsls	r2, r2, #1
 80023ae:	601a      	str	r2, [r3, #0]
}
 80023b0:	46c0      	nop			; (mov r8, r8)
 80023b2:	46bd      	mov	sp, r7
 80023b4:	bd80      	pop	{r7, pc}
 80023b6:	46c0      	nop			; (mov r8, r8)
 80023b8:	200000e8 	.word	0x200000e8
 80023bc:	20000008 	.word	0x20000008
 80023c0:	20000000 	.word	0x20000000
 80023c4:	200000d8 	.word	0x200000d8
 80023c8:	200000dc 	.word	0x200000dc

080023cc <findTurnMagnitude>:
int motor_high_speed = 400;

int sensDiff = 0;
int sensDir = 0;

double findTurnMagnitude(int sensorDiffMilliMeters) {
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b08a      	sub	sp, #40	; 0x28
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]
    double sensorDiff = sensorDiffMilliMeters / 10;
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	210a      	movs	r1, #10
 80023d8:	0018      	movs	r0, r3
 80023da:	f7fd ff31 	bl	8000240 <__divsi3>
 80023de:	0003      	movs	r3, r0
 80023e0:	0018      	movs	r0, r3
 80023e2:	f7ff fdc9 	bl	8001f78 <__aeabi_i2d>
 80023e6:	0002      	movs	r2, r0
 80023e8:	000b      	movs	r3, r1
 80023ea:	623a      	str	r2, [r7, #32]
 80023ec:	627b      	str	r3, [r7, #36]	; 0x24
    sensDiff = sensorDiff;
 80023ee:	6a38      	ldr	r0, [r7, #32]
 80023f0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80023f2:	f7ff fd8b 	bl	8001f0c <__aeabi_d2iz>
 80023f6:	0002      	movs	r2, r0
 80023f8:	4b1c      	ldr	r3, [pc, #112]	; (800246c <findTurnMagnitude+0xa0>)
 80023fa:	601a      	str	r2, [r3, #0]
    double upper = (sensorDiff - 50);
 80023fc:	2200      	movs	r2, #0
 80023fe:	4b1c      	ldr	r3, [pc, #112]	; (8002470 <findTurnMagnitude+0xa4>)
 8002400:	6a38      	ldr	r0, [r7, #32]
 8002402:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002404:	f7ff f9f0 	bl	80017e8 <__aeabi_dsub>
 8002408:	0002      	movs	r2, r0
 800240a:	000b      	movs	r3, r1
 800240c:	61ba      	str	r2, [r7, #24]
 800240e:	61fb      	str	r3, [r7, #28]
    upper = upper * upper * upper;
 8002410:	69ba      	ldr	r2, [r7, #24]
 8002412:	69fb      	ldr	r3, [r7, #28]
 8002414:	69b8      	ldr	r0, [r7, #24]
 8002416:	69f9      	ldr	r1, [r7, #28]
 8002418:	f7fe ff7a 	bl	8001310 <__aeabi_dmul>
 800241c:	0002      	movs	r2, r0
 800241e:	000b      	movs	r3, r1
 8002420:	69b8      	ldr	r0, [r7, #24]
 8002422:	69f9      	ldr	r1, [r7, #28]
 8002424:	f7fe ff74 	bl	8001310 <__aeabi_dmul>
 8002428:	0002      	movs	r2, r0
 800242a:	000b      	movs	r3, r1
 800242c:	61ba      	str	r2, [r7, #24]
 800242e:	61fb      	str	r3, [r7, #28]
    double lower = 4000;
 8002430:	2200      	movs	r2, #0
 8002432:	4b10      	ldr	r3, [pc, #64]	; (8002474 <findTurnMagnitude+0xa8>)
 8002434:	613a      	str	r2, [r7, #16]
 8002436:	617b      	str	r3, [r7, #20]
    double add = 28;
 8002438:	2200      	movs	r2, #0
 800243a:	4b0f      	ldr	r3, [pc, #60]	; (8002478 <findTurnMagnitude+0xac>)
 800243c:	60ba      	str	r2, [r7, #8]
 800243e:	60fb      	str	r3, [r7, #12]
    return upper / lower + add;
 8002440:	693a      	ldr	r2, [r7, #16]
 8002442:	697b      	ldr	r3, [r7, #20]
 8002444:	69b8      	ldr	r0, [r7, #24]
 8002446:	69f9      	ldr	r1, [r7, #28]
 8002448:	f7fe fb60 	bl	8000b0c <__aeabi_ddiv>
 800244c:	0002      	movs	r2, r0
 800244e:	000b      	movs	r3, r1
 8002450:	0010      	movs	r0, r2
 8002452:	0019      	movs	r1, r3
 8002454:	68ba      	ldr	r2, [r7, #8]
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	f7fe f81c 	bl	8000494 <__aeabi_dadd>
 800245c:	0002      	movs	r2, r0
 800245e:	000b      	movs	r3, r1
}
 8002460:	0010      	movs	r0, r2
 8002462:	0019      	movs	r1, r3
 8002464:	46bd      	mov	sp, r7
 8002466:	b00a      	add	sp, #40	; 0x28
 8002468:	bd80      	pop	{r7, pc}
 800246a:	46c0      	nop			; (mov r8, r8)
 800246c:	20000214 	.word	0x20000214
 8002470:	40490000 	.word	0x40490000
 8002474:	40af4000 	.word	0x40af4000
 8002478:	403c0000 	.word	0x403c0000

0800247c <setServoTurnLeft>:

void setServoTurnLeft(double turnAngle) {
 800247c:	b5b0      	push	{r4, r5, r7, lr}
 800247e:	b086      	sub	sp, #24
 8002480:	af00      	add	r7, sp, #0
 8002482:	6038      	str	r0, [r7, #0]
 8002484:	6079      	str	r1, [r7, #4]
    int turnRange = SERVO_MID_VALUE - SERVO_MIN_VALUE;
 8002486:	4b18      	ldr	r3, [pc, #96]	; (80024e8 <setServoTurnLeft+0x6c>)
 8002488:	681a      	ldr	r2, [r3, #0]
 800248a:	4b18      	ldr	r3, [pc, #96]	; (80024ec <setServoTurnLeft+0x70>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	1ad3      	subs	r3, r2, r3
 8002490:	617b      	str	r3, [r7, #20]
    double servoDiff = turnAngle / MAX_TURN_ANGLE * turnRange;
 8002492:	4b17      	ldr	r3, [pc, #92]	; (80024f0 <setServoTurnLeft+0x74>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	0018      	movs	r0, r3
 8002498:	f7ff fd6e 	bl	8001f78 <__aeabi_i2d>
 800249c:	0002      	movs	r2, r0
 800249e:	000b      	movs	r3, r1
 80024a0:	6838      	ldr	r0, [r7, #0]
 80024a2:	6879      	ldr	r1, [r7, #4]
 80024a4:	f7fe fb32 	bl	8000b0c <__aeabi_ddiv>
 80024a8:	0002      	movs	r2, r0
 80024aa:	000b      	movs	r3, r1
 80024ac:	0014      	movs	r4, r2
 80024ae:	001d      	movs	r5, r3
 80024b0:	6978      	ldr	r0, [r7, #20]
 80024b2:	f7ff fd61 	bl	8001f78 <__aeabi_i2d>
 80024b6:	0002      	movs	r2, r0
 80024b8:	000b      	movs	r3, r1
 80024ba:	0020      	movs	r0, r4
 80024bc:	0029      	movs	r1, r5
 80024be:	f7fe ff27 	bl	8001310 <__aeabi_dmul>
 80024c2:	0002      	movs	r2, r0
 80024c4:	000b      	movs	r3, r1
 80024c6:	60ba      	str	r2, [r7, #8]
 80024c8:	60fb      	str	r3, [r7, #12]
    servoTarget = SERVO_MID_VALUE - (int) servoDiff;
 80024ca:	4b07      	ldr	r3, [pc, #28]	; (80024e8 <setServoTurnLeft+0x6c>)
 80024cc:	681c      	ldr	r4, [r3, #0]
 80024ce:	68b8      	ldr	r0, [r7, #8]
 80024d0:	68f9      	ldr	r1, [r7, #12]
 80024d2:	f7ff fd1b 	bl	8001f0c <__aeabi_d2iz>
 80024d6:	0003      	movs	r3, r0
 80024d8:	1ae2      	subs	r2, r4, r3
 80024da:	4b06      	ldr	r3, [pc, #24]	; (80024f4 <setServoTurnLeft+0x78>)
 80024dc:	601a      	str	r2, [r3, #0]
}
 80024de:	46c0      	nop			; (mov r8, r8)
 80024e0:	46bd      	mov	sp, r7
 80024e2:	b006      	add	sp, #24
 80024e4:	bdb0      	pop	{r4, r5, r7, pc}
 80024e6:	46c0      	nop			; (mov r8, r8)
 80024e8:	20000004 	.word	0x20000004
 80024ec:	20000000 	.word	0x20000000
 80024f0:	2000000c 	.word	0x2000000c
 80024f4:	200000ec 	.word	0x200000ec

080024f8 <setServoTurnRight>:

void setServoTurnRight(double turnAngle) {
 80024f8:	b5b0      	push	{r4, r5, r7, lr}
 80024fa:	b086      	sub	sp, #24
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6038      	str	r0, [r7, #0]
 8002500:	6079      	str	r1, [r7, #4]
    int turnRange = SERVO_MAX_VALUE - SERVO_MID_VALUE;
 8002502:	4b18      	ldr	r3, [pc, #96]	; (8002564 <setServoTurnRight+0x6c>)
 8002504:	681a      	ldr	r2, [r3, #0]
 8002506:	4b18      	ldr	r3, [pc, #96]	; (8002568 <setServoTurnRight+0x70>)
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	1ad3      	subs	r3, r2, r3
 800250c:	617b      	str	r3, [r7, #20]
    double servoDiff = turnAngle / MAX_TURN_ANGLE * turnRange;
 800250e:	4b17      	ldr	r3, [pc, #92]	; (800256c <setServoTurnRight+0x74>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	0018      	movs	r0, r3
 8002514:	f7ff fd30 	bl	8001f78 <__aeabi_i2d>
 8002518:	0002      	movs	r2, r0
 800251a:	000b      	movs	r3, r1
 800251c:	6838      	ldr	r0, [r7, #0]
 800251e:	6879      	ldr	r1, [r7, #4]
 8002520:	f7fe faf4 	bl	8000b0c <__aeabi_ddiv>
 8002524:	0002      	movs	r2, r0
 8002526:	000b      	movs	r3, r1
 8002528:	0014      	movs	r4, r2
 800252a:	001d      	movs	r5, r3
 800252c:	6978      	ldr	r0, [r7, #20]
 800252e:	f7ff fd23 	bl	8001f78 <__aeabi_i2d>
 8002532:	0002      	movs	r2, r0
 8002534:	000b      	movs	r3, r1
 8002536:	0020      	movs	r0, r4
 8002538:	0029      	movs	r1, r5
 800253a:	f7fe fee9 	bl	8001310 <__aeabi_dmul>
 800253e:	0002      	movs	r2, r0
 8002540:	000b      	movs	r3, r1
 8002542:	60ba      	str	r2, [r7, #8]
 8002544:	60fb      	str	r3, [r7, #12]
    servoTarget = SERVO_MID_VALUE + (int) servoDiff;
 8002546:	68b8      	ldr	r0, [r7, #8]
 8002548:	68f9      	ldr	r1, [r7, #12]
 800254a:	f7ff fcdf 	bl	8001f0c <__aeabi_d2iz>
 800254e:	0002      	movs	r2, r0
 8002550:	4b05      	ldr	r3, [pc, #20]	; (8002568 <setServoTurnRight+0x70>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	18d2      	adds	r2, r2, r3
 8002556:	4b06      	ldr	r3, [pc, #24]	; (8002570 <setServoTurnRight+0x78>)
 8002558:	601a      	str	r2, [r3, #0]
}
 800255a:	46c0      	nop			; (mov r8, r8)
 800255c:	46bd      	mov	sp, r7
 800255e:	b006      	add	sp, #24
 8002560:	bdb0      	pop	{r4, r5, r7, pc}
 8002562:	46c0      	nop			; (mov r8, r8)
 8002564:	20000008 	.word	0x20000008
 8002568:	20000004 	.word	0x20000004
 800256c:	2000000c 	.word	0x2000000c
 8002570:	200000ec 	.word	0x200000ec

08002574 <findServoTarget>:

void findServoTarget() {
 8002574:	b580      	push	{r7, lr}
 8002576:	b084      	sub	sp, #16
 8002578:	af00      	add	r7, sp, #0
    int sensorDiff = dist1 - dist3;
 800257a:	4b2d      	ldr	r3, [pc, #180]	; (8002630 <findServoTarget+0xbc>)
 800257c:	881b      	ldrh	r3, [r3, #0]
 800257e:	001a      	movs	r2, r3
 8002580:	4b2c      	ldr	r3, [pc, #176]	; (8002634 <findServoTarget+0xc0>)
 8002582:	881b      	ldrh	r3, [r3, #0]
 8002584:	1ad3      	subs	r3, r2, r3
 8002586:	60fb      	str	r3, [r7, #12]
    int turnDirection = sensorDiff < 0 ? 1 : -1;
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	2b00      	cmp	r3, #0
 800258c:	da01      	bge.n	8002592 <findServoTarget+0x1e>
 800258e:	2301      	movs	r3, #1
 8002590:	e001      	b.n	8002596 <findServoTarget+0x22>
 8002592:	2301      	movs	r3, #1
 8002594:	425b      	negs	r3, r3
 8002596:	60bb      	str	r3, [r7, #8]
    sensDir = turnDirection;
 8002598:	4b27      	ldr	r3, [pc, #156]	; (8002638 <findServoTarget+0xc4>)
 800259a:	68ba      	ldr	r2, [r7, #8]
 800259c:	601a      	str	r2, [r3, #0]
    sensorDiff = sensorDiff < 0 ? -sensorDiff : sensorDiff;
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	17da      	asrs	r2, r3, #31
 80025a2:	189b      	adds	r3, r3, r2
 80025a4:	4053      	eors	r3, r2
 80025a6:	60fb      	str	r3, [r7, #12]
    double turnAngle = findTurnMagnitude(sensorDiff);
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	0018      	movs	r0, r3
 80025ac:	f7ff ff0e 	bl	80023cc <findTurnMagnitude>
 80025b0:	0002      	movs	r2, r0
 80025b2:	000b      	movs	r3, r1
 80025b4:	603a      	str	r2, [r7, #0]
 80025b6:	607b      	str	r3, [r7, #4]
    turnAngle = turnAngle < 0 ? 0 : turnAngle;
 80025b8:	2200      	movs	r2, #0
 80025ba:	2300      	movs	r3, #0
 80025bc:	6838      	ldr	r0, [r7, #0]
 80025be:	6879      	ldr	r1, [r7, #4]
 80025c0:	f7fd ff40 	bl	8000444 <__aeabi_dcmplt>
 80025c4:	1e03      	subs	r3, r0, #0
 80025c6:	d002      	beq.n	80025ce <findServoTarget+0x5a>
 80025c8:	2200      	movs	r2, #0
 80025ca:	2300      	movs	r3, #0
 80025cc:	e001      	b.n	80025d2 <findServoTarget+0x5e>
 80025ce:	683a      	ldr	r2, [r7, #0]
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	603a      	str	r2, [r7, #0]
 80025d4:	607b      	str	r3, [r7, #4]
    turnAngle = turnAngle > MAX_TURN_ANGLE ? MAX_TURN_ANGLE : turnAngle;
 80025d6:	4b19      	ldr	r3, [pc, #100]	; (800263c <findServoTarget+0xc8>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	0018      	movs	r0, r3
 80025dc:	f7ff fccc 	bl	8001f78 <__aeabi_i2d>
 80025e0:	0002      	movs	r2, r0
 80025e2:	000b      	movs	r3, r1
 80025e4:	6838      	ldr	r0, [r7, #0]
 80025e6:	6879      	ldr	r1, [r7, #4]
 80025e8:	f7fd ff40 	bl	800046c <__aeabi_dcmpgt>
 80025ec:	1e03      	subs	r3, r0, #0
 80025ee:	d007      	beq.n	8002600 <findServoTarget+0x8c>
 80025f0:	4b12      	ldr	r3, [pc, #72]	; (800263c <findServoTarget+0xc8>)
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	0018      	movs	r0, r3
 80025f6:	f7ff fcbf 	bl	8001f78 <__aeabi_i2d>
 80025fa:	0002      	movs	r2, r0
 80025fc:	000b      	movs	r3, r1
 80025fe:	e001      	b.n	8002604 <findServoTarget+0x90>
 8002600:	683a      	ldr	r2, [r7, #0]
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	603a      	str	r2, [r7, #0]
 8002606:	607b      	str	r3, [r7, #4]
    if (turnDirection < 0) setServoTurnLeft(turnAngle);
 8002608:	68bb      	ldr	r3, [r7, #8]
 800260a:	2b00      	cmp	r3, #0
 800260c:	da06      	bge.n	800261c <findServoTarget+0xa8>
 800260e:	683a      	ldr	r2, [r7, #0]
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	0010      	movs	r0, r2
 8002614:	0019      	movs	r1, r3
 8002616:	f7ff ff31 	bl	800247c <setServoTurnLeft>
    else setServoTurnRight(turnAngle);
}
 800261a:	e005      	b.n	8002628 <findServoTarget+0xb4>
    else setServoTurnRight(turnAngle);
 800261c:	683a      	ldr	r2, [r7, #0]
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	0010      	movs	r0, r2
 8002622:	0019      	movs	r1, r3
 8002624:	f7ff ff68 	bl	80024f8 <setServoTurnRight>
}
 8002628:	46c0      	nop			; (mov r8, r8)
 800262a:	46bd      	mov	sp, r7
 800262c:	b004      	add	sp, #16
 800262e:	bd80      	pop	{r7, pc}
 8002630:	2000020c 	.word	0x2000020c
 8002634:	20000210 	.word	0x20000210
 8002638:	20000218 	.word	0x20000218
 800263c:	2000000c 	.word	0x2000000c

08002640 <driveSmoothServo>:

int ADJUSTMENT_LIMIT = 150;

void driveSmoothServo() {
 8002640:	b580      	push	{r7, lr}
 8002642:	b082      	sub	sp, #8
 8002644:	af00      	add	r7, sp, #0
	findServoTarget();
 8002646:	f7ff ff95 	bl	8002574 <findServoTarget>
	int servoAdjustment = 1;
 800264a:	2301      	movs	r3, #1
 800264c:	607b      	str	r3, [r7, #4]
	if (dist1 < ADJUSTMENT_LIMIT || dist3 < ADJUSTMENT_LIMIT) servoAdjustment = 5;
 800264e:	4b16      	ldr	r3, [pc, #88]	; (80026a8 <driveSmoothServo+0x68>)
 8002650:	881b      	ldrh	r3, [r3, #0]
 8002652:	001a      	movs	r2, r3
 8002654:	4b15      	ldr	r3, [pc, #84]	; (80026ac <driveSmoothServo+0x6c>)
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	429a      	cmp	r2, r3
 800265a:	db06      	blt.n	800266a <driveSmoothServo+0x2a>
 800265c:	4b14      	ldr	r3, [pc, #80]	; (80026b0 <driveSmoothServo+0x70>)
 800265e:	881b      	ldrh	r3, [r3, #0]
 8002660:	001a      	movs	r2, r3
 8002662:	4b12      	ldr	r3, [pc, #72]	; (80026ac <driveSmoothServo+0x6c>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	429a      	cmp	r2, r3
 8002668:	da01      	bge.n	800266e <driveSmoothServo+0x2e>
 800266a:	2305      	movs	r3, #5
 800266c:	607b      	str	r3, [r7, #4]
	if (servo < servoTarget) servo += servoAdjustment;
 800266e:	4b11      	ldr	r3, [pc, #68]	; (80026b4 <driveSmoothServo+0x74>)
 8002670:	681a      	ldr	r2, [r3, #0]
 8002672:	4b11      	ldr	r3, [pc, #68]	; (80026b8 <driveSmoothServo+0x78>)
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	429a      	cmp	r2, r3
 8002678:	da06      	bge.n	8002688 <driveSmoothServo+0x48>
 800267a:	4b0e      	ldr	r3, [pc, #56]	; (80026b4 <driveSmoothServo+0x74>)
 800267c:	681a      	ldr	r2, [r3, #0]
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	18d2      	adds	r2, r2, r3
 8002682:	4b0c      	ldr	r3, [pc, #48]	; (80026b4 <driveSmoothServo+0x74>)
 8002684:	601a      	str	r2, [r3, #0]
 8002686:	e005      	b.n	8002694 <driveSmoothServo+0x54>
	else servo -= servoAdjustment;
 8002688:	4b0a      	ldr	r3, [pc, #40]	; (80026b4 <driveSmoothServo+0x74>)
 800268a:	681a      	ldr	r2, [r3, #0]
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	1ad2      	subs	r2, r2, r3
 8002690:	4b08      	ldr	r3, [pc, #32]	; (80026b4 <driveSmoothServo+0x74>)
 8002692:	601a      	str	r2, [r3, #0]
//	servo = servoTarget;
	left_dir = REVERSE;
 8002694:	4b09      	ldr	r3, [pc, #36]	; (80026bc <driveSmoothServo+0x7c>)
 8002696:	2200      	movs	r2, #0
 8002698:	601a      	str	r2, [r3, #0]
	right_dir = DRIVE;
 800269a:	4b09      	ldr	r3, [pc, #36]	; (80026c0 <driveSmoothServo+0x80>)
 800269c:	2201      	movs	r2, #1
 800269e:	601a      	str	r2, [r3, #0]
}
 80026a0:	46c0      	nop			; (mov r8, r8)
 80026a2:	46bd      	mov	sp, r7
 80026a4:	b002      	add	sp, #8
 80026a6:	bd80      	pop	{r7, pc}
 80026a8:	2000020c 	.word	0x2000020c
 80026ac:	200000f0 	.word	0x200000f0
 80026b0:	20000210 	.word	0x20000210
 80026b4:	200000e8 	.word	0x200000e8
 80026b8:	200000ec 	.word	0x200000ec
 80026bc:	200000e0 	.word	0x200000e0
 80026c0:	200000e4 	.word	0x200000e4

080026c4 <sense>:
int SENSOR_ADJUSTMENT = 10;
int rawDist1 = 200;
int rawDist2 = 200;
int rawDist3 = 200;

void sense() {
 80026c4:	b580      	push	{r7, lr}
 80026c6:	af00      	add	r7, sp, #0
	//TOF kuulamine
	rawDist1 = TOF_GetDistance(&sensor1);
 80026c8:	4b34      	ldr	r3, [pc, #208]	; (800279c <sense+0xd8>)
 80026ca:	0018      	movs	r0, r3
 80026cc:	f003 fdce 	bl	800626c <TOF_GetDistance>
 80026d0:	0003      	movs	r3, r0
 80026d2:	001a      	movs	r2, r3
 80026d4:	4b32      	ldr	r3, [pc, #200]	; (80027a0 <sense+0xdc>)
 80026d6:	601a      	str	r2, [r3, #0]
	rawDist2 = TOF_GetDistance(&sensor2);
 80026d8:	4b32      	ldr	r3, [pc, #200]	; (80027a4 <sense+0xe0>)
 80026da:	0018      	movs	r0, r3
 80026dc:	f003 fdc6 	bl	800626c <TOF_GetDistance>
 80026e0:	0003      	movs	r3, r0
 80026e2:	001a      	movs	r2, r3
 80026e4:	4b30      	ldr	r3, [pc, #192]	; (80027a8 <sense+0xe4>)
 80026e6:	601a      	str	r2, [r3, #0]
	rawDist3 = TOF_GetDistance(&sensor3);
 80026e8:	4b30      	ldr	r3, [pc, #192]	; (80027ac <sense+0xe8>)
 80026ea:	0018      	movs	r0, r3
 80026ec:	f003 fdbe 	bl	800626c <TOF_GetDistance>
 80026f0:	0003      	movs	r3, r0
 80026f2:	001a      	movs	r2, r3
 80026f4:	4b2e      	ldr	r3, [pc, #184]	; (80027b0 <sense+0xec>)
 80026f6:	601a      	str	r2, [r3, #0]

	// Smoothing
	if (rawDist1 < dist1) dist1 -= SENSOR_ADJUSTMENT;
 80026f8:	4b2e      	ldr	r3, [pc, #184]	; (80027b4 <sense+0xf0>)
 80026fa:	881b      	ldrh	r3, [r3, #0]
 80026fc:	001a      	movs	r2, r3
 80026fe:	4b28      	ldr	r3, [pc, #160]	; (80027a0 <sense+0xdc>)
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	429a      	cmp	r2, r3
 8002704:	dd09      	ble.n	800271a <sense+0x56>
 8002706:	4b2b      	ldr	r3, [pc, #172]	; (80027b4 <sense+0xf0>)
 8002708:	881a      	ldrh	r2, [r3, #0]
 800270a:	4b2b      	ldr	r3, [pc, #172]	; (80027b8 <sense+0xf4>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	b29b      	uxth	r3, r3
 8002710:	1ad3      	subs	r3, r2, r3
 8002712:	b29a      	uxth	r2, r3
 8002714:	4b27      	ldr	r3, [pc, #156]	; (80027b4 <sense+0xf0>)
 8002716:	801a      	strh	r2, [r3, #0]
 8002718:	e008      	b.n	800272c <sense+0x68>
	else dist1 += SENSOR_ADJUSTMENT;
 800271a:	4b27      	ldr	r3, [pc, #156]	; (80027b8 <sense+0xf4>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	b29a      	uxth	r2, r3
 8002720:	4b24      	ldr	r3, [pc, #144]	; (80027b4 <sense+0xf0>)
 8002722:	881b      	ldrh	r3, [r3, #0]
 8002724:	18d3      	adds	r3, r2, r3
 8002726:	b29a      	uxth	r2, r3
 8002728:	4b22      	ldr	r3, [pc, #136]	; (80027b4 <sense+0xf0>)
 800272a:	801a      	strh	r2, [r3, #0]
	if (rawDist2 < dist2) dist2 -= SENSOR_ADJUSTMENT;
 800272c:	4b23      	ldr	r3, [pc, #140]	; (80027bc <sense+0xf8>)
 800272e:	881b      	ldrh	r3, [r3, #0]
 8002730:	001a      	movs	r2, r3
 8002732:	4b1d      	ldr	r3, [pc, #116]	; (80027a8 <sense+0xe4>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	429a      	cmp	r2, r3
 8002738:	dd09      	ble.n	800274e <sense+0x8a>
 800273a:	4b20      	ldr	r3, [pc, #128]	; (80027bc <sense+0xf8>)
 800273c:	881a      	ldrh	r2, [r3, #0]
 800273e:	4b1e      	ldr	r3, [pc, #120]	; (80027b8 <sense+0xf4>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	b29b      	uxth	r3, r3
 8002744:	1ad3      	subs	r3, r2, r3
 8002746:	b29a      	uxth	r2, r3
 8002748:	4b1c      	ldr	r3, [pc, #112]	; (80027bc <sense+0xf8>)
 800274a:	801a      	strh	r2, [r3, #0]
 800274c:	e008      	b.n	8002760 <sense+0x9c>
	else dist2 += SENSOR_ADJUSTMENT;
 800274e:	4b1a      	ldr	r3, [pc, #104]	; (80027b8 <sense+0xf4>)
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	b29a      	uxth	r2, r3
 8002754:	4b19      	ldr	r3, [pc, #100]	; (80027bc <sense+0xf8>)
 8002756:	881b      	ldrh	r3, [r3, #0]
 8002758:	18d3      	adds	r3, r2, r3
 800275a:	b29a      	uxth	r2, r3
 800275c:	4b17      	ldr	r3, [pc, #92]	; (80027bc <sense+0xf8>)
 800275e:	801a      	strh	r2, [r3, #0]
	if (rawDist3 < dist3) dist3 -= SENSOR_ADJUSTMENT;
 8002760:	4b17      	ldr	r3, [pc, #92]	; (80027c0 <sense+0xfc>)
 8002762:	881b      	ldrh	r3, [r3, #0]
 8002764:	001a      	movs	r2, r3
 8002766:	4b12      	ldr	r3, [pc, #72]	; (80027b0 <sense+0xec>)
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	429a      	cmp	r2, r3
 800276c:	dd09      	ble.n	8002782 <sense+0xbe>
 800276e:	4b14      	ldr	r3, [pc, #80]	; (80027c0 <sense+0xfc>)
 8002770:	881a      	ldrh	r2, [r3, #0]
 8002772:	4b11      	ldr	r3, [pc, #68]	; (80027b8 <sense+0xf4>)
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	b29b      	uxth	r3, r3
 8002778:	1ad3      	subs	r3, r2, r3
 800277a:	b29a      	uxth	r2, r3
 800277c:	4b10      	ldr	r3, [pc, #64]	; (80027c0 <sense+0xfc>)
 800277e:	801a      	strh	r2, [r3, #0]
	else dist3 += SENSOR_ADJUSTMENT;
}
 8002780:	e008      	b.n	8002794 <sense+0xd0>
	else dist3 += SENSOR_ADJUSTMENT;
 8002782:	4b0d      	ldr	r3, [pc, #52]	; (80027b8 <sense+0xf4>)
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	b29a      	uxth	r2, r3
 8002788:	4b0d      	ldr	r3, [pc, #52]	; (80027c0 <sense+0xfc>)
 800278a:	881b      	ldrh	r3, [r3, #0]
 800278c:	18d3      	adds	r3, r2, r3
 800278e:	b29a      	uxth	r2, r3
 8002790:	4b0b      	ldr	r3, [pc, #44]	; (80027c0 <sense+0xfc>)
 8002792:	801a      	strh	r2, [r3, #0]
}
 8002794:	46c0      	nop			; (mov r8, r8)
 8002796:	46bd      	mov	sp, r7
 8002798:	bd80      	pop	{r7, pc}
 800279a:	46c0      	nop			; (mov r8, r8)
 800279c:	200001dc 	.word	0x200001dc
 80027a0:	200000f8 	.word	0x200000f8
 80027a4:	200001ec 	.word	0x200001ec
 80027a8:	200000fc 	.word	0x200000fc
 80027ac:	200001fc 	.word	0x200001fc
 80027b0:	20000100 	.word	0x20000100
 80027b4:	2000020c 	.word	0x2000020c
 80027b8:	200000f4 	.word	0x200000f4
 80027bc:	2000020e 	.word	0x2000020e
 80027c0:	20000210 	.word	0x20000210

080027c4 <plan>:

void plan() {
 80027c4:	b580      	push	{r7, lr}
 80027c6:	af00      	add	r7, sp, #0
	//drive_by_motor_speed();
//	drive_by_servo();
	driveSmoothServo();
 80027c8:	f7ff ff3a 	bl	8002640 <driveSmoothServo>

}
 80027cc:	46c0      	nop			; (mov r8, r8)
 80027ce:	46bd      	mov	sp, r7
 80027d0:	bd80      	pop	{r7, pc}
	...

080027d4 <act>:

void act() {
 80027d4:	b590      	push	{r4, r7, lr}
 80027d6:	b083      	sub	sp, #12
 80027d8:	af02      	add	r7, sp, #8
	correct();
 80027da:	f7ff fdb7 	bl	800234c <correct>

//	sprintf(distanceStr1, "L:%d       M:%d       R:%d \n\r", dist1, dist2, dist3);
	sprintf(distanceStr1, "Diff:%d       Dir:%d       Target:%d \n\r", sensDiff, sensDir, servoTarget);
 80027de:	4b1d      	ldr	r3, [pc, #116]	; (8002854 <act+0x80>)
 80027e0:	681a      	ldr	r2, [r3, #0]
 80027e2:	4b1d      	ldr	r3, [pc, #116]	; (8002858 <act+0x84>)
 80027e4:	681c      	ldr	r4, [r3, #0]
 80027e6:	4b1d      	ldr	r3, [pc, #116]	; (800285c <act+0x88>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	491d      	ldr	r1, [pc, #116]	; (8002860 <act+0x8c>)
 80027ec:	481d      	ldr	r0, [pc, #116]	; (8002864 <act+0x90>)
 80027ee:	9300      	str	r3, [sp, #0]
 80027f0:	0023      	movs	r3, r4
 80027f2:	f003 fd93 	bl	800631c <siprintf>
	//sprintf(distanceStr2, "Distance 2: %d\n\r", dist2);
	//sprintf(distanceStr3, "Distance 3: %d\n\r", dist3);

	HAL_UART_Transmit(&huart2, (uint8_t*)distanceStr1, strlen(distanceStr1), 100);
 80027f6:	4b1b      	ldr	r3, [pc, #108]	; (8002864 <act+0x90>)
 80027f8:	0018      	movs	r0, r3
 80027fa:	f7fd fc85 	bl	8000108 <strlen>
 80027fe:	0003      	movs	r3, r0
 8002800:	b29a      	uxth	r2, r3
 8002802:	4918      	ldr	r1, [pc, #96]	; (8002864 <act+0x90>)
 8002804:	4818      	ldr	r0, [pc, #96]	; (8002868 <act+0x94>)
 8002806:	2364      	movs	r3, #100	; 0x64
 8002808:	f002 fdfa 	bl	8005400 <HAL_UART_Transmit>
	//HAL_UART_Transmit(&huart2, (uint8_t*)distanceStr2, strlen(distanceStr2), 100);
	//HAL_UART_Transmit(&huart2, (uint8_t*)distanceStr3, strlen(distanceStr3), 100);


	//set left motor direction and speed
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, left_speed);
 800280c:	4b17      	ldr	r3, [pc, #92]	; (800286c <act+0x98>)
 800280e:	681a      	ldr	r2, [r3, #0]
 8002810:	4b17      	ldr	r3, [pc, #92]	; (8002870 <act+0x9c>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_GPIO_WritePin(MOTOR_DIR_1_GPIO_Port, MOTOR_DIR_1_Pin, left_dir);
 8002816:	4b17      	ldr	r3, [pc, #92]	; (8002874 <act+0xa0>)
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	b2db      	uxtb	r3, r3
 800281c:	4816      	ldr	r0, [pc, #88]	; (8002878 <act+0xa4>)
 800281e:	001a      	movs	r2, r3
 8002820:	2101      	movs	r1, #1
 8002822:	f000 fdc1 	bl	80033a8 <HAL_GPIO_WritePin>

	//set right motor direction and speed
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, right_speed);
 8002826:	4b15      	ldr	r3, [pc, #84]	; (800287c <act+0xa8>)
 8002828:	681a      	ldr	r2, [r3, #0]
 800282a:	4b11      	ldr	r3, [pc, #68]	; (8002870 <act+0x9c>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	639a      	str	r2, [r3, #56]	; 0x38
	HAL_GPIO_WritePin(MOTOR_DIR_2_GPIO_Port, MOTOR_DIR_2_Pin, right_dir);
 8002830:	4b13      	ldr	r3, [pc, #76]	; (8002880 <act+0xac>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	b2db      	uxtb	r3, r3
 8002836:	4810      	ldr	r0, [pc, #64]	; (8002878 <act+0xa4>)
 8002838:	001a      	movs	r2, r3
 800283a:	2102      	movs	r1, #2
 800283c:	f000 fdb4 	bl	80033a8 <HAL_GPIO_WritePin>

	//set servo angle
	__HAL_TIM_SET_COMPARE(&htim14, TIM_CHANNEL_1, servo);
 8002840:	4b10      	ldr	r3, [pc, #64]	; (8002884 <act+0xb0>)
 8002842:	681a      	ldr	r2, [r3, #0]
 8002844:	4b10      	ldr	r3, [pc, #64]	; (8002888 <act+0xb4>)
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	635a      	str	r2, [r3, #52]	; 0x34
}
 800284a:	46c0      	nop			; (mov r8, r8)
 800284c:	46bd      	mov	sp, r7
 800284e:	b001      	add	sp, #4
 8002850:	bd90      	pop	{r4, r7, pc}
 8002852:	46c0      	nop			; (mov r8, r8)
 8002854:	20000214 	.word	0x20000214
 8002858:	20000218 	.word	0x20000218
 800285c:	200000ec 	.word	0x200000ec
 8002860:	08006bf4 	.word	0x08006bf4
 8002864:	20000010 	.word	0x20000010
 8002868:	200002b0 	.word	0x200002b0
 800286c:	200000d8 	.word	0x200000d8
 8002870:	20000220 	.word	0x20000220
 8002874:	200000e0 	.word	0x200000e0
 8002878:	48000800 	.word	0x48000800
 800287c:	200000dc 	.word	0x200000dc
 8002880:	200000e4 	.word	0x200000e4
 8002884:	200000e8 	.word	0x200000e8
 8002888:	20000268 	.word	0x20000268

0800288c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002890:	f000 fb02 	bl	8002e98 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002894:	f000 f813 	bl	80028be <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002898:	f7ff fbbc 	bl	8002014 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800289c:	f000 fa56 	bl	8002d4c <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80028a0:	f7ff fc64 	bl	800216c <MX_I2C1_Init>
  MX_TIM3_Init();
 80028a4:	f000 f8ea 	bl	8002a7c <MX_TIM3_Init>
  MX_TIM14_Init();
 80028a8:	f000 f956 	bl	8002b58 <MX_TIM14_Init>
  /* USER CODE BEGIN 2 */
  init();
 80028ac:	f7ff fcec 	bl	8002288 <init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  sense();
 80028b0:	f7ff ff08 	bl	80026c4 <sense>
	  plan();
 80028b4:	f7ff ff86 	bl	80027c4 <plan>
	  //left_dir = 1;
	  //right_dir = 1;
	  //left_speed = 400;
	  //right_speed = 400;
	  act();
 80028b8:	f7ff ff8c 	bl	80027d4 <act>
	  sense();
 80028bc:	e7f8      	b.n	80028b0 <main+0x24>

080028be <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80028be:	b590      	push	{r4, r7, lr}
 80028c0:	b095      	sub	sp, #84	; 0x54
 80028c2:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80028c4:	2420      	movs	r4, #32
 80028c6:	193b      	adds	r3, r7, r4
 80028c8:	0018      	movs	r0, r3
 80028ca:	2330      	movs	r3, #48	; 0x30
 80028cc:	001a      	movs	r2, r3
 80028ce:	2100      	movs	r1, #0
 80028d0:	f003 fd1b 	bl	800630a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80028d4:	2310      	movs	r3, #16
 80028d6:	18fb      	adds	r3, r7, r3
 80028d8:	0018      	movs	r0, r3
 80028da:	2310      	movs	r3, #16
 80028dc:	001a      	movs	r2, r3
 80028de:	2100      	movs	r1, #0
 80028e0:	f003 fd13 	bl	800630a <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80028e4:	003b      	movs	r3, r7
 80028e6:	0018      	movs	r0, r3
 80028e8:	2310      	movs	r3, #16
 80028ea:	001a      	movs	r2, r3
 80028ec:	2100      	movs	r1, #0
 80028ee:	f003 fd0c 	bl	800630a <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80028f2:	0021      	movs	r1, r4
 80028f4:	187b      	adds	r3, r7, r1
 80028f6:	2202      	movs	r2, #2
 80028f8:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80028fa:	187b      	adds	r3, r7, r1
 80028fc:	2201      	movs	r2, #1
 80028fe:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002900:	187b      	adds	r3, r7, r1
 8002902:	2210      	movs	r2, #16
 8002904:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002906:	187b      	adds	r3, r7, r1
 8002908:	2202      	movs	r2, #2
 800290a:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800290c:	187b      	adds	r3, r7, r1
 800290e:	2200      	movs	r2, #0
 8002910:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8002912:	187b      	adds	r3, r7, r1
 8002914:	22a0      	movs	r2, #160	; 0xa0
 8002916:	0392      	lsls	r2, r2, #14
 8002918:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 800291a:	187b      	adds	r3, r7, r1
 800291c:	2200      	movs	r2, #0
 800291e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002920:	187b      	adds	r3, r7, r1
 8002922:	0018      	movs	r0, r3
 8002924:	f001 fa94 	bl	8003e50 <HAL_RCC_OscConfig>
 8002928:	1e03      	subs	r3, r0, #0
 800292a:	d001      	beq.n	8002930 <SystemClock_Config+0x72>
  {
    Error_Handler();
 800292c:	f000 f828 	bl	8002980 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002930:	2110      	movs	r1, #16
 8002932:	187b      	adds	r3, r7, r1
 8002934:	2207      	movs	r2, #7
 8002936:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002938:	187b      	adds	r3, r7, r1
 800293a:	2202      	movs	r2, #2
 800293c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800293e:	187b      	adds	r3, r7, r1
 8002940:	2200      	movs	r2, #0
 8002942:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002944:	187b      	adds	r3, r7, r1
 8002946:	2200      	movs	r2, #0
 8002948:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800294a:	187b      	adds	r3, r7, r1
 800294c:	2101      	movs	r1, #1
 800294e:	0018      	movs	r0, r3
 8002950:	f001 fd98 	bl	8004484 <HAL_RCC_ClockConfig>
 8002954:	1e03      	subs	r3, r0, #0
 8002956:	d001      	beq.n	800295c <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8002958:	f000 f812 	bl	8002980 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800295c:	003b      	movs	r3, r7
 800295e:	2220      	movs	r2, #32
 8002960:	601a      	str	r2, [r3, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8002962:	003b      	movs	r3, r7
 8002964:	2200      	movs	r2, #0
 8002966:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002968:	003b      	movs	r3, r7
 800296a:	0018      	movs	r0, r3
 800296c:	f001 fedc 	bl	8004728 <HAL_RCCEx_PeriphCLKConfig>
 8002970:	1e03      	subs	r3, r0, #0
 8002972:	d001      	beq.n	8002978 <SystemClock_Config+0xba>
  {
    Error_Handler();
 8002974:	f000 f804 	bl	8002980 <Error_Handler>
  }
}
 8002978:	46c0      	nop			; (mov r8, r8)
 800297a:	46bd      	mov	sp, r7
 800297c:	b015      	add	sp, #84	; 0x54
 800297e:	bd90      	pop	{r4, r7, pc}

08002980 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002984:	b672      	cpsid	i
}
 8002986:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002988:	e7fe      	b.n	8002988 <Error_Handler+0x8>
	...

0800298c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	b082      	sub	sp, #8
 8002990:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002992:	4b0f      	ldr	r3, [pc, #60]	; (80029d0 <HAL_MspInit+0x44>)
 8002994:	699a      	ldr	r2, [r3, #24]
 8002996:	4b0e      	ldr	r3, [pc, #56]	; (80029d0 <HAL_MspInit+0x44>)
 8002998:	2101      	movs	r1, #1
 800299a:	430a      	orrs	r2, r1
 800299c:	619a      	str	r2, [r3, #24]
 800299e:	4b0c      	ldr	r3, [pc, #48]	; (80029d0 <HAL_MspInit+0x44>)
 80029a0:	699b      	ldr	r3, [r3, #24]
 80029a2:	2201      	movs	r2, #1
 80029a4:	4013      	ands	r3, r2
 80029a6:	607b      	str	r3, [r7, #4]
 80029a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80029aa:	4b09      	ldr	r3, [pc, #36]	; (80029d0 <HAL_MspInit+0x44>)
 80029ac:	69da      	ldr	r2, [r3, #28]
 80029ae:	4b08      	ldr	r3, [pc, #32]	; (80029d0 <HAL_MspInit+0x44>)
 80029b0:	2180      	movs	r1, #128	; 0x80
 80029b2:	0549      	lsls	r1, r1, #21
 80029b4:	430a      	orrs	r2, r1
 80029b6:	61da      	str	r2, [r3, #28]
 80029b8:	4b05      	ldr	r3, [pc, #20]	; (80029d0 <HAL_MspInit+0x44>)
 80029ba:	69da      	ldr	r2, [r3, #28]
 80029bc:	2380      	movs	r3, #128	; 0x80
 80029be:	055b      	lsls	r3, r3, #21
 80029c0:	4013      	ands	r3, r2
 80029c2:	603b      	str	r3, [r7, #0]
 80029c4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80029c6:	46c0      	nop			; (mov r8, r8)
 80029c8:	46bd      	mov	sp, r7
 80029ca:	b002      	add	sp, #8
 80029cc:	bd80      	pop	{r7, pc}
 80029ce:	46c0      	nop			; (mov r8, r8)
 80029d0:	40021000 	.word	0x40021000

080029d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80029d8:	e7fe      	b.n	80029d8 <NMI_Handler+0x4>

080029da <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80029da:	b580      	push	{r7, lr}
 80029dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80029de:	e7fe      	b.n	80029de <HardFault_Handler+0x4>

080029e0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80029e4:	46c0      	nop			; (mov r8, r8)
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bd80      	pop	{r7, pc}

080029ea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80029ea:	b580      	push	{r7, lr}
 80029ec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80029ee:	46c0      	nop			; (mov r8, r8)
 80029f0:	46bd      	mov	sp, r7
 80029f2:	bd80      	pop	{r7, pc}

080029f4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80029f8:	f000 fa96 	bl	8002f28 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80029fc:	46c0      	nop			; (mov r8, r8)
 80029fe:	46bd      	mov	sp, r7
 8002a00:	bd80      	pop	{r7, pc}
	...

08002a04 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b086      	sub	sp, #24
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002a0c:	4a14      	ldr	r2, [pc, #80]	; (8002a60 <_sbrk+0x5c>)
 8002a0e:	4b15      	ldr	r3, [pc, #84]	; (8002a64 <_sbrk+0x60>)
 8002a10:	1ad3      	subs	r3, r2, r3
 8002a12:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002a14:	697b      	ldr	r3, [r7, #20]
 8002a16:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002a18:	4b13      	ldr	r3, [pc, #76]	; (8002a68 <_sbrk+0x64>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d102      	bne.n	8002a26 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002a20:	4b11      	ldr	r3, [pc, #68]	; (8002a68 <_sbrk+0x64>)
 8002a22:	4a12      	ldr	r2, [pc, #72]	; (8002a6c <_sbrk+0x68>)
 8002a24:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002a26:	4b10      	ldr	r3, [pc, #64]	; (8002a68 <_sbrk+0x64>)
 8002a28:	681a      	ldr	r2, [r3, #0]
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	18d3      	adds	r3, r2, r3
 8002a2e:	693a      	ldr	r2, [r7, #16]
 8002a30:	429a      	cmp	r2, r3
 8002a32:	d207      	bcs.n	8002a44 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002a34:	f003 fc36 	bl	80062a4 <__errno>
 8002a38:	0003      	movs	r3, r0
 8002a3a:	220c      	movs	r2, #12
 8002a3c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002a3e:	2301      	movs	r3, #1
 8002a40:	425b      	negs	r3, r3
 8002a42:	e009      	b.n	8002a58 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002a44:	4b08      	ldr	r3, [pc, #32]	; (8002a68 <_sbrk+0x64>)
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002a4a:	4b07      	ldr	r3, [pc, #28]	; (8002a68 <_sbrk+0x64>)
 8002a4c:	681a      	ldr	r2, [r3, #0]
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	18d2      	adds	r2, r2, r3
 8002a52:	4b05      	ldr	r3, [pc, #20]	; (8002a68 <_sbrk+0x64>)
 8002a54:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8002a56:	68fb      	ldr	r3, [r7, #12]
}
 8002a58:	0018      	movs	r0, r3
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	b006      	add	sp, #24
 8002a5e:	bd80      	pop	{r7, pc}
 8002a60:	20002000 	.word	0x20002000
 8002a64:	00000400 	.word	0x00000400
 8002a68:	2000021c 	.word	0x2000021c
 8002a6c:	20000450 	.word	0x20000450

08002a70 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8002a74:	46c0      	nop			; (mov r8, r8)
 8002a76:	46bd      	mov	sp, r7
 8002a78:	bd80      	pop	{r7, pc}
	...

08002a7c <MX_TIM3_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim14;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b08a      	sub	sp, #40	; 0x28
 8002a80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a82:	2320      	movs	r3, #32
 8002a84:	18fb      	adds	r3, r7, r3
 8002a86:	0018      	movs	r0, r3
 8002a88:	2308      	movs	r3, #8
 8002a8a:	001a      	movs	r2, r3
 8002a8c:	2100      	movs	r1, #0
 8002a8e:	f003 fc3c 	bl	800630a <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002a92:	1d3b      	adds	r3, r7, #4
 8002a94:	0018      	movs	r0, r3
 8002a96:	231c      	movs	r3, #28
 8002a98:	001a      	movs	r2, r3
 8002a9a:	2100      	movs	r1, #0
 8002a9c:	f003 fc35 	bl	800630a <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002aa0:	4b29      	ldr	r3, [pc, #164]	; (8002b48 <MX_TIM3_Init+0xcc>)
 8002aa2:	4a2a      	ldr	r2, [pc, #168]	; (8002b4c <MX_TIM3_Init+0xd0>)
 8002aa4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 960-1;
 8002aa6:	4b28      	ldr	r3, [pc, #160]	; (8002b48 <MX_TIM3_Init+0xcc>)
 8002aa8:	4a29      	ldr	r2, [pc, #164]	; (8002b50 <MX_TIM3_Init+0xd4>)
 8002aaa:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002aac:	4b26      	ldr	r3, [pc, #152]	; (8002b48 <MX_TIM3_Init+0xcc>)
 8002aae:	2200      	movs	r2, #0
 8002ab0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 8002ab2:	4b25      	ldr	r3, [pc, #148]	; (8002b48 <MX_TIM3_Init+0xcc>)
 8002ab4:	4a27      	ldr	r2, [pc, #156]	; (8002b54 <MX_TIM3_Init+0xd8>)
 8002ab6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002ab8:	4b23      	ldr	r3, [pc, #140]	; (8002b48 <MX_TIM3_Init+0xcc>)
 8002aba:	2200      	movs	r2, #0
 8002abc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002abe:	4b22      	ldr	r3, [pc, #136]	; (8002b48 <MX_TIM3_Init+0xcc>)
 8002ac0:	2280      	movs	r2, #128	; 0x80
 8002ac2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002ac4:	4b20      	ldr	r3, [pc, #128]	; (8002b48 <MX_TIM3_Init+0xcc>)
 8002ac6:	0018      	movs	r0, r3
 8002ac8:	f001 ff90 	bl	80049ec <HAL_TIM_PWM_Init>
 8002acc:	1e03      	subs	r3, r0, #0
 8002ace:	d001      	beq.n	8002ad4 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8002ad0:	f7ff ff56 	bl	8002980 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002ad4:	2120      	movs	r1, #32
 8002ad6:	187b      	adds	r3, r7, r1
 8002ad8:	2200      	movs	r2, #0
 8002ada:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002adc:	187b      	adds	r3, r7, r1
 8002ade:	2200      	movs	r2, #0
 8002ae0:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002ae2:	187a      	adds	r2, r7, r1
 8002ae4:	4b18      	ldr	r3, [pc, #96]	; (8002b48 <MX_TIM3_Init+0xcc>)
 8002ae6:	0011      	movs	r1, r2
 8002ae8:	0018      	movs	r0, r3
 8002aea:	f002 fbdd 	bl	80052a8 <HAL_TIMEx_MasterConfigSynchronization>
 8002aee:	1e03      	subs	r3, r0, #0
 8002af0:	d001      	beq.n	8002af6 <MX_TIM3_Init+0x7a>
  {
    Error_Handler();
 8002af2:	f7ff ff45 	bl	8002980 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002af6:	1d3b      	adds	r3, r7, #4
 8002af8:	2260      	movs	r2, #96	; 0x60
 8002afa:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8002afc:	1d3b      	adds	r3, r7, #4
 8002afe:	2200      	movs	r2, #0
 8002b00:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002b02:	1d3b      	adds	r3, r7, #4
 8002b04:	2200      	movs	r2, #0
 8002b06:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002b08:	1d3b      	adds	r3, r7, #4
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002b0e:	1d39      	adds	r1, r7, #4
 8002b10:	4b0d      	ldr	r3, [pc, #52]	; (8002b48 <MX_TIM3_Init+0xcc>)
 8002b12:	2200      	movs	r2, #0
 8002b14:	0018      	movs	r0, r3
 8002b16:	f002 f86b 	bl	8004bf0 <HAL_TIM_PWM_ConfigChannel>
 8002b1a:	1e03      	subs	r3, r0, #0
 8002b1c:	d001      	beq.n	8002b22 <MX_TIM3_Init+0xa6>
  {
    Error_Handler();
 8002b1e:	f7ff ff2f 	bl	8002980 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002b22:	1d39      	adds	r1, r7, #4
 8002b24:	4b08      	ldr	r3, [pc, #32]	; (8002b48 <MX_TIM3_Init+0xcc>)
 8002b26:	2204      	movs	r2, #4
 8002b28:	0018      	movs	r0, r3
 8002b2a:	f002 f861 	bl	8004bf0 <HAL_TIM_PWM_ConfigChannel>
 8002b2e:	1e03      	subs	r3, r0, #0
 8002b30:	d001      	beq.n	8002b36 <MX_TIM3_Init+0xba>
  {
    Error_Handler();
 8002b32:	f7ff ff25 	bl	8002980 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002b36:	4b04      	ldr	r3, [pc, #16]	; (8002b48 <MX_TIM3_Init+0xcc>)
 8002b38:	0018      	movs	r0, r3
 8002b3a:	f000 f89b 	bl	8002c74 <HAL_TIM_MspPostInit>

}
 8002b3e:	46c0      	nop			; (mov r8, r8)
 8002b40:	46bd      	mov	sp, r7
 8002b42:	b00a      	add	sp, #40	; 0x28
 8002b44:	bd80      	pop	{r7, pc}
 8002b46:	46c0      	nop			; (mov r8, r8)
 8002b48:	20000220 	.word	0x20000220
 8002b4c:	40000400 	.word	0x40000400
 8002b50:	000003bf 	.word	0x000003bf
 8002b54:	000003e7 	.word	0x000003e7

08002b58 <MX_TIM14_Init>:
/* TIM14 init function */
void MX_TIM14_Init(void)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b088      	sub	sp, #32
 8002b5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8002b5e:	1d3b      	adds	r3, r7, #4
 8002b60:	0018      	movs	r0, r3
 8002b62:	231c      	movs	r3, #28
 8002b64:	001a      	movs	r2, r3
 8002b66:	2100      	movs	r1, #0
 8002b68:	f003 fbcf 	bl	800630a <memset>

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8002b6c:	4b1f      	ldr	r3, [pc, #124]	; (8002bec <MX_TIM14_Init+0x94>)
 8002b6e:	4a20      	ldr	r2, [pc, #128]	; (8002bf0 <MX_TIM14_Init+0x98>)
 8002b70:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 48-1;
 8002b72:	4b1e      	ldr	r3, [pc, #120]	; (8002bec <MX_TIM14_Init+0x94>)
 8002b74:	222f      	movs	r2, #47	; 0x2f
 8002b76:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b78:	4b1c      	ldr	r3, [pc, #112]	; (8002bec <MX_TIM14_Init+0x94>)
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 20000-1;
 8002b7e:	4b1b      	ldr	r3, [pc, #108]	; (8002bec <MX_TIM14_Init+0x94>)
 8002b80:	4a1c      	ldr	r2, [pc, #112]	; (8002bf4 <MX_TIM14_Init+0x9c>)
 8002b82:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b84:	4b19      	ldr	r3, [pc, #100]	; (8002bec <MX_TIM14_Init+0x94>)
 8002b86:	2200      	movs	r2, #0
 8002b88:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002b8a:	4b18      	ldr	r3, [pc, #96]	; (8002bec <MX_TIM14_Init+0x94>)
 8002b8c:	2280      	movs	r2, #128	; 0x80
 8002b8e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8002b90:	4b16      	ldr	r3, [pc, #88]	; (8002bec <MX_TIM14_Init+0x94>)
 8002b92:	0018      	movs	r0, r3
 8002b94:	f001 fe96 	bl	80048c4 <HAL_TIM_Base_Init>
 8002b98:	1e03      	subs	r3, r0, #0
 8002b9a:	d001      	beq.n	8002ba0 <MX_TIM14_Init+0x48>
  {
    Error_Handler();
 8002b9c:	f7ff fef0 	bl	8002980 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 8002ba0:	4b12      	ldr	r3, [pc, #72]	; (8002bec <MX_TIM14_Init+0x94>)
 8002ba2:	0018      	movs	r0, r3
 8002ba4:	f001 ff22 	bl	80049ec <HAL_TIM_PWM_Init>
 8002ba8:	1e03      	subs	r3, r0, #0
 8002baa:	d001      	beq.n	8002bb0 <MX_TIM14_Init+0x58>
  {
    Error_Handler();
 8002bac:	f7ff fee8 	bl	8002980 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002bb0:	1d3b      	adds	r3, r7, #4
 8002bb2:	2260      	movs	r2, #96	; 0x60
 8002bb4:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8002bb6:	1d3b      	adds	r3, r7, #4
 8002bb8:	2200      	movs	r2, #0
 8002bba:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002bbc:	1d3b      	adds	r3, r7, #4
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002bc2:	1d3b      	adds	r3, r7, #4
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002bc8:	1d39      	adds	r1, r7, #4
 8002bca:	4b08      	ldr	r3, [pc, #32]	; (8002bec <MX_TIM14_Init+0x94>)
 8002bcc:	2200      	movs	r2, #0
 8002bce:	0018      	movs	r0, r3
 8002bd0:	f002 f80e 	bl	8004bf0 <HAL_TIM_PWM_ConfigChannel>
 8002bd4:	1e03      	subs	r3, r0, #0
 8002bd6:	d001      	beq.n	8002bdc <MX_TIM14_Init+0x84>
  {
    Error_Handler();
 8002bd8:	f7ff fed2 	bl	8002980 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */
  HAL_TIM_MspPostInit(&htim14);
 8002bdc:	4b03      	ldr	r3, [pc, #12]	; (8002bec <MX_TIM14_Init+0x94>)
 8002bde:	0018      	movs	r0, r3
 8002be0:	f000 f848 	bl	8002c74 <HAL_TIM_MspPostInit>

}
 8002be4:	46c0      	nop			; (mov r8, r8)
 8002be6:	46bd      	mov	sp, r7
 8002be8:	b008      	add	sp, #32
 8002bea:	bd80      	pop	{r7, pc}
 8002bec:	20000268 	.word	0x20000268
 8002bf0:	40002000 	.word	0x40002000
 8002bf4:	00004e1f 	.word	0x00004e1f

08002bf8 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b084      	sub	sp, #16
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	4a09      	ldr	r2, [pc, #36]	; (8002c2c <HAL_TIM_PWM_MspInit+0x34>)
 8002c06:	4293      	cmp	r3, r2
 8002c08:	d10b      	bne.n	8002c22 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002c0a:	4b09      	ldr	r3, [pc, #36]	; (8002c30 <HAL_TIM_PWM_MspInit+0x38>)
 8002c0c:	69da      	ldr	r2, [r3, #28]
 8002c0e:	4b08      	ldr	r3, [pc, #32]	; (8002c30 <HAL_TIM_PWM_MspInit+0x38>)
 8002c10:	2102      	movs	r1, #2
 8002c12:	430a      	orrs	r2, r1
 8002c14:	61da      	str	r2, [r3, #28]
 8002c16:	4b06      	ldr	r3, [pc, #24]	; (8002c30 <HAL_TIM_PWM_MspInit+0x38>)
 8002c18:	69db      	ldr	r3, [r3, #28]
 8002c1a:	2202      	movs	r2, #2
 8002c1c:	4013      	ands	r3, r2
 8002c1e:	60fb      	str	r3, [r7, #12]
 8002c20:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8002c22:	46c0      	nop			; (mov r8, r8)
 8002c24:	46bd      	mov	sp, r7
 8002c26:	b004      	add	sp, #16
 8002c28:	bd80      	pop	{r7, pc}
 8002c2a:	46c0      	nop			; (mov r8, r8)
 8002c2c:	40000400 	.word	0x40000400
 8002c30:	40021000 	.word	0x40021000

08002c34 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b084      	sub	sp, #16
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM14)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	4a0a      	ldr	r2, [pc, #40]	; (8002c6c <HAL_TIM_Base_MspInit+0x38>)
 8002c42:	4293      	cmp	r3, r2
 8002c44:	d10d      	bne.n	8002c62 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM14_MspInit 0 */

  /* USER CODE END TIM14_MspInit 0 */
    /* TIM14 clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 8002c46:	4b0a      	ldr	r3, [pc, #40]	; (8002c70 <HAL_TIM_Base_MspInit+0x3c>)
 8002c48:	69da      	ldr	r2, [r3, #28]
 8002c4a:	4b09      	ldr	r3, [pc, #36]	; (8002c70 <HAL_TIM_Base_MspInit+0x3c>)
 8002c4c:	2180      	movs	r1, #128	; 0x80
 8002c4e:	0049      	lsls	r1, r1, #1
 8002c50:	430a      	orrs	r2, r1
 8002c52:	61da      	str	r2, [r3, #28]
 8002c54:	4b06      	ldr	r3, [pc, #24]	; (8002c70 <HAL_TIM_Base_MspInit+0x3c>)
 8002c56:	69da      	ldr	r2, [r3, #28]
 8002c58:	2380      	movs	r3, #128	; 0x80
 8002c5a:	005b      	lsls	r3, r3, #1
 8002c5c:	4013      	ands	r3, r2
 8002c5e:	60fb      	str	r3, [r7, #12]
 8002c60:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }
}
 8002c62:	46c0      	nop			; (mov r8, r8)
 8002c64:	46bd      	mov	sp, r7
 8002c66:	b004      	add	sp, #16
 8002c68:	bd80      	pop	{r7, pc}
 8002c6a:	46c0      	nop			; (mov r8, r8)
 8002c6c:	40002000 	.word	0x40002000
 8002c70:	40021000 	.word	0x40021000

08002c74 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002c74:	b590      	push	{r4, r7, lr}
 8002c76:	b08b      	sub	sp, #44	; 0x2c
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c7c:	2414      	movs	r4, #20
 8002c7e:	193b      	adds	r3, r7, r4
 8002c80:	0018      	movs	r0, r3
 8002c82:	2314      	movs	r3, #20
 8002c84:	001a      	movs	r2, r3
 8002c86:	2100      	movs	r1, #0
 8002c88:	f003 fb3f 	bl	800630a <memset>
  if(timHandle->Instance==TIM3)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	4a2b      	ldr	r2, [pc, #172]	; (8002d40 <HAL_TIM_MspPostInit+0xcc>)
 8002c92:	4293      	cmp	r3, r2
 8002c94:	d125      	bne.n	8002ce2 <HAL_TIM_MspPostInit+0x6e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c96:	4b2b      	ldr	r3, [pc, #172]	; (8002d44 <HAL_TIM_MspPostInit+0xd0>)
 8002c98:	695a      	ldr	r2, [r3, #20]
 8002c9a:	4b2a      	ldr	r3, [pc, #168]	; (8002d44 <HAL_TIM_MspPostInit+0xd0>)
 8002c9c:	2180      	movs	r1, #128	; 0x80
 8002c9e:	0289      	lsls	r1, r1, #10
 8002ca0:	430a      	orrs	r2, r1
 8002ca2:	615a      	str	r2, [r3, #20]
 8002ca4:	4b27      	ldr	r3, [pc, #156]	; (8002d44 <HAL_TIM_MspPostInit+0xd0>)
 8002ca6:	695a      	ldr	r2, [r3, #20]
 8002ca8:	2380      	movs	r3, #128	; 0x80
 8002caa:	029b      	lsls	r3, r3, #10
 8002cac:	4013      	ands	r3, r2
 8002cae:	613b      	str	r3, [r7, #16]
 8002cb0:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = MOTOR_PWM_1_Pin|MOTOR_PWM_2_Pin;
 8002cb2:	0021      	movs	r1, r4
 8002cb4:	187b      	adds	r3, r7, r1
 8002cb6:	22c0      	movs	r2, #192	; 0xc0
 8002cb8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cba:	187b      	adds	r3, r7, r1
 8002cbc:	2202      	movs	r2, #2
 8002cbe:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cc0:	187b      	adds	r3, r7, r1
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cc6:	187b      	adds	r3, r7, r1
 8002cc8:	2200      	movs	r2, #0
 8002cca:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8002ccc:	187b      	adds	r3, r7, r1
 8002cce:	2201      	movs	r2, #1
 8002cd0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cd2:	187a      	adds	r2, r7, r1
 8002cd4:	2390      	movs	r3, #144	; 0x90
 8002cd6:	05db      	lsls	r3, r3, #23
 8002cd8:	0011      	movs	r1, r2
 8002cda:	0018      	movs	r0, r3
 8002cdc:	f000 f9f4 	bl	80030c8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM14_MspPostInit 1 */

  /* USER CODE END TIM14_MspPostInit 1 */
  }

}
 8002ce0:	e029      	b.n	8002d36 <HAL_TIM_MspPostInit+0xc2>
  else if(timHandle->Instance==TIM14)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	4a18      	ldr	r2, [pc, #96]	; (8002d48 <HAL_TIM_MspPostInit+0xd4>)
 8002ce8:	4293      	cmp	r3, r2
 8002cea:	d124      	bne.n	8002d36 <HAL_TIM_MspPostInit+0xc2>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cec:	4b15      	ldr	r3, [pc, #84]	; (8002d44 <HAL_TIM_MspPostInit+0xd0>)
 8002cee:	695a      	ldr	r2, [r3, #20]
 8002cf0:	4b14      	ldr	r3, [pc, #80]	; (8002d44 <HAL_TIM_MspPostInit+0xd0>)
 8002cf2:	2180      	movs	r1, #128	; 0x80
 8002cf4:	0289      	lsls	r1, r1, #10
 8002cf6:	430a      	orrs	r2, r1
 8002cf8:	615a      	str	r2, [r3, #20]
 8002cfa:	4b12      	ldr	r3, [pc, #72]	; (8002d44 <HAL_TIM_MspPostInit+0xd0>)
 8002cfc:	695a      	ldr	r2, [r3, #20]
 8002cfe:	2380      	movs	r3, #128	; 0x80
 8002d00:	029b      	lsls	r3, r3, #10
 8002d02:	4013      	ands	r3, r2
 8002d04:	60fb      	str	r3, [r7, #12]
 8002d06:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SERVO_PWM_Pin;
 8002d08:	2114      	movs	r1, #20
 8002d0a:	187b      	adds	r3, r7, r1
 8002d0c:	2210      	movs	r2, #16
 8002d0e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d10:	187b      	adds	r3, r7, r1
 8002d12:	2202      	movs	r2, #2
 8002d14:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d16:	187b      	adds	r3, r7, r1
 8002d18:	2200      	movs	r2, #0
 8002d1a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d1c:	187b      	adds	r3, r7, r1
 8002d1e:	2200      	movs	r2, #0
 8002d20:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM14;
 8002d22:	187b      	adds	r3, r7, r1
 8002d24:	2204      	movs	r2, #4
 8002d26:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(SERVO_PWM_GPIO_Port, &GPIO_InitStruct);
 8002d28:	187a      	adds	r2, r7, r1
 8002d2a:	2390      	movs	r3, #144	; 0x90
 8002d2c:	05db      	lsls	r3, r3, #23
 8002d2e:	0011      	movs	r1, r2
 8002d30:	0018      	movs	r0, r3
 8002d32:	f000 f9c9 	bl	80030c8 <HAL_GPIO_Init>
}
 8002d36:	46c0      	nop			; (mov r8, r8)
 8002d38:	46bd      	mov	sp, r7
 8002d3a:	b00b      	add	sp, #44	; 0x2c
 8002d3c:	bd90      	pop	{r4, r7, pc}
 8002d3e:	46c0      	nop			; (mov r8, r8)
 8002d40:	40000400 	.word	0x40000400
 8002d44:	40021000 	.word	0x40021000
 8002d48:	40002000 	.word	0x40002000

08002d4c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002d50:	4b14      	ldr	r3, [pc, #80]	; (8002da4 <MX_USART2_UART_Init+0x58>)
 8002d52:	4a15      	ldr	r2, [pc, #84]	; (8002da8 <MX_USART2_UART_Init+0x5c>)
 8002d54:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002d56:	4b13      	ldr	r3, [pc, #76]	; (8002da4 <MX_USART2_UART_Init+0x58>)
 8002d58:	22e1      	movs	r2, #225	; 0xe1
 8002d5a:	0252      	lsls	r2, r2, #9
 8002d5c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002d5e:	4b11      	ldr	r3, [pc, #68]	; (8002da4 <MX_USART2_UART_Init+0x58>)
 8002d60:	2200      	movs	r2, #0
 8002d62:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002d64:	4b0f      	ldr	r3, [pc, #60]	; (8002da4 <MX_USART2_UART_Init+0x58>)
 8002d66:	2200      	movs	r2, #0
 8002d68:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002d6a:	4b0e      	ldr	r3, [pc, #56]	; (8002da4 <MX_USART2_UART_Init+0x58>)
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002d70:	4b0c      	ldr	r3, [pc, #48]	; (8002da4 <MX_USART2_UART_Init+0x58>)
 8002d72:	220c      	movs	r2, #12
 8002d74:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002d76:	4b0b      	ldr	r3, [pc, #44]	; (8002da4 <MX_USART2_UART_Init+0x58>)
 8002d78:	2200      	movs	r2, #0
 8002d7a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002d7c:	4b09      	ldr	r3, [pc, #36]	; (8002da4 <MX_USART2_UART_Init+0x58>)
 8002d7e:	2200      	movs	r2, #0
 8002d80:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002d82:	4b08      	ldr	r3, [pc, #32]	; (8002da4 <MX_USART2_UART_Init+0x58>)
 8002d84:	2200      	movs	r2, #0
 8002d86:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002d88:	4b06      	ldr	r3, [pc, #24]	; (8002da4 <MX_USART2_UART_Init+0x58>)
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002d8e:	4b05      	ldr	r3, [pc, #20]	; (8002da4 <MX_USART2_UART_Init+0x58>)
 8002d90:	0018      	movs	r0, r3
 8002d92:	f002 fae1 	bl	8005358 <HAL_UART_Init>
 8002d96:	1e03      	subs	r3, r0, #0
 8002d98:	d001      	beq.n	8002d9e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002d9a:	f7ff fdf1 	bl	8002980 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002d9e:	46c0      	nop			; (mov r8, r8)
 8002da0:	46bd      	mov	sp, r7
 8002da2:	bd80      	pop	{r7, pc}
 8002da4:	200002b0 	.word	0x200002b0
 8002da8:	40004400 	.word	0x40004400

08002dac <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002dac:	b590      	push	{r4, r7, lr}
 8002dae:	b08b      	sub	sp, #44	; 0x2c
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002db4:	2414      	movs	r4, #20
 8002db6:	193b      	adds	r3, r7, r4
 8002db8:	0018      	movs	r0, r3
 8002dba:	2314      	movs	r3, #20
 8002dbc:	001a      	movs	r2, r3
 8002dbe:	2100      	movs	r1, #0
 8002dc0:	f003 faa3 	bl	800630a <memset>
  if(uartHandle->Instance==USART2)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	4a1c      	ldr	r2, [pc, #112]	; (8002e3c <HAL_UART_MspInit+0x90>)
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	d132      	bne.n	8002e34 <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002dce:	4b1c      	ldr	r3, [pc, #112]	; (8002e40 <HAL_UART_MspInit+0x94>)
 8002dd0:	69da      	ldr	r2, [r3, #28]
 8002dd2:	4b1b      	ldr	r3, [pc, #108]	; (8002e40 <HAL_UART_MspInit+0x94>)
 8002dd4:	2180      	movs	r1, #128	; 0x80
 8002dd6:	0289      	lsls	r1, r1, #10
 8002dd8:	430a      	orrs	r2, r1
 8002dda:	61da      	str	r2, [r3, #28]
 8002ddc:	4b18      	ldr	r3, [pc, #96]	; (8002e40 <HAL_UART_MspInit+0x94>)
 8002dde:	69da      	ldr	r2, [r3, #28]
 8002de0:	2380      	movs	r3, #128	; 0x80
 8002de2:	029b      	lsls	r3, r3, #10
 8002de4:	4013      	ands	r3, r2
 8002de6:	613b      	str	r3, [r7, #16]
 8002de8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002dea:	4b15      	ldr	r3, [pc, #84]	; (8002e40 <HAL_UART_MspInit+0x94>)
 8002dec:	695a      	ldr	r2, [r3, #20]
 8002dee:	4b14      	ldr	r3, [pc, #80]	; (8002e40 <HAL_UART_MspInit+0x94>)
 8002df0:	2180      	movs	r1, #128	; 0x80
 8002df2:	0289      	lsls	r1, r1, #10
 8002df4:	430a      	orrs	r2, r1
 8002df6:	615a      	str	r2, [r3, #20]
 8002df8:	4b11      	ldr	r3, [pc, #68]	; (8002e40 <HAL_UART_MspInit+0x94>)
 8002dfa:	695a      	ldr	r2, [r3, #20]
 8002dfc:	2380      	movs	r3, #128	; 0x80
 8002dfe:	029b      	lsls	r3, r3, #10
 8002e00:	4013      	ands	r3, r2
 8002e02:	60fb      	str	r3, [r7, #12]
 8002e04:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002e06:	0021      	movs	r1, r4
 8002e08:	187b      	adds	r3, r7, r1
 8002e0a:	220c      	movs	r2, #12
 8002e0c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e0e:	187b      	adds	r3, r7, r1
 8002e10:	2202      	movs	r2, #2
 8002e12:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e14:	187b      	adds	r3, r7, r1
 8002e16:	2200      	movs	r2, #0
 8002e18:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e1a:	187b      	adds	r3, r7, r1
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8002e20:	187b      	adds	r3, r7, r1
 8002e22:	2201      	movs	r2, #1
 8002e24:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e26:	187a      	adds	r2, r7, r1
 8002e28:	2390      	movs	r3, #144	; 0x90
 8002e2a:	05db      	lsls	r3, r3, #23
 8002e2c:	0011      	movs	r1, r2
 8002e2e:	0018      	movs	r0, r3
 8002e30:	f000 f94a 	bl	80030c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002e34:	46c0      	nop			; (mov r8, r8)
 8002e36:	46bd      	mov	sp, r7
 8002e38:	b00b      	add	sp, #44	; 0x2c
 8002e3a:	bd90      	pop	{r4, r7, pc}
 8002e3c:	40004400 	.word	0x40004400
 8002e40:	40021000 	.word	0x40021000

08002e44 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002e44:	480d      	ldr	r0, [pc, #52]	; (8002e7c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002e46:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002e48:	480d      	ldr	r0, [pc, #52]	; (8002e80 <LoopForever+0x6>)
  ldr r1, =_edata
 8002e4a:	490e      	ldr	r1, [pc, #56]	; (8002e84 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002e4c:	4a0e      	ldr	r2, [pc, #56]	; (8002e88 <LoopForever+0xe>)
  movs r3, #0
 8002e4e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002e50:	e002      	b.n	8002e58 <LoopCopyDataInit>

08002e52 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002e52:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002e54:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002e56:	3304      	adds	r3, #4

08002e58 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002e58:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002e5a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002e5c:	d3f9      	bcc.n	8002e52 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002e5e:	4a0b      	ldr	r2, [pc, #44]	; (8002e8c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002e60:	4c0b      	ldr	r4, [pc, #44]	; (8002e90 <LoopForever+0x16>)
  movs r3, #0
 8002e62:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002e64:	e001      	b.n	8002e6a <LoopFillZerobss>

08002e66 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002e66:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002e68:	3204      	adds	r2, #4

08002e6a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002e6a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002e6c:	d3fb      	bcc.n	8002e66 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8002e6e:	f7ff fdff 	bl	8002a70 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8002e72:	f003 fa1d 	bl	80062b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002e76:	f7ff fd09 	bl	800288c <main>

08002e7a <LoopForever>:

LoopForever:
    b LoopForever
 8002e7a:	e7fe      	b.n	8002e7a <LoopForever>
  ldr   r0, =_estack
 8002e7c:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8002e80:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002e84:	20000174 	.word	0x20000174
  ldr r2, =_sidata
 8002e88:	08006d6c 	.word	0x08006d6c
  ldr r2, =_sbss
 8002e8c:	20000174 	.word	0x20000174
  ldr r4, =_ebss
 8002e90:	2000044c 	.word	0x2000044c

08002e94 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002e94:	e7fe      	b.n	8002e94 <ADC1_IRQHandler>
	...

08002e98 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002e9c:	4b07      	ldr	r3, [pc, #28]	; (8002ebc <HAL_Init+0x24>)
 8002e9e:	681a      	ldr	r2, [r3, #0]
 8002ea0:	4b06      	ldr	r3, [pc, #24]	; (8002ebc <HAL_Init+0x24>)
 8002ea2:	2110      	movs	r1, #16
 8002ea4:	430a      	orrs	r2, r1
 8002ea6:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8002ea8:	2000      	movs	r0, #0
 8002eaa:	f000 f809 	bl	8002ec0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002eae:	f7ff fd6d 	bl	800298c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002eb2:	2300      	movs	r3, #0
}
 8002eb4:	0018      	movs	r0, r3
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	bd80      	pop	{r7, pc}
 8002eba:	46c0      	nop			; (mov r8, r8)
 8002ebc:	40022000 	.word	0x40022000

08002ec0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ec0:	b590      	push	{r4, r7, lr}
 8002ec2:	b083      	sub	sp, #12
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002ec8:	4b14      	ldr	r3, [pc, #80]	; (8002f1c <HAL_InitTick+0x5c>)
 8002eca:	681c      	ldr	r4, [r3, #0]
 8002ecc:	4b14      	ldr	r3, [pc, #80]	; (8002f20 <HAL_InitTick+0x60>)
 8002ece:	781b      	ldrb	r3, [r3, #0]
 8002ed0:	0019      	movs	r1, r3
 8002ed2:	23fa      	movs	r3, #250	; 0xfa
 8002ed4:	0098      	lsls	r0, r3, #2
 8002ed6:	f7fd f929 	bl	800012c <__udivsi3>
 8002eda:	0003      	movs	r3, r0
 8002edc:	0019      	movs	r1, r3
 8002ede:	0020      	movs	r0, r4
 8002ee0:	f7fd f924 	bl	800012c <__udivsi3>
 8002ee4:	0003      	movs	r3, r0
 8002ee6:	0018      	movs	r0, r3
 8002ee8:	f000 f8e1 	bl	80030ae <HAL_SYSTICK_Config>
 8002eec:	1e03      	subs	r3, r0, #0
 8002eee:	d001      	beq.n	8002ef4 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8002ef0:	2301      	movs	r3, #1
 8002ef2:	e00f      	b.n	8002f14 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2b03      	cmp	r3, #3
 8002ef8:	d80b      	bhi.n	8002f12 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002efa:	6879      	ldr	r1, [r7, #4]
 8002efc:	2301      	movs	r3, #1
 8002efe:	425b      	negs	r3, r3
 8002f00:	2200      	movs	r2, #0
 8002f02:	0018      	movs	r0, r3
 8002f04:	f000 f8be 	bl	8003084 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002f08:	4b06      	ldr	r3, [pc, #24]	; (8002f24 <HAL_InitTick+0x64>)
 8002f0a:	687a      	ldr	r2, [r7, #4]
 8002f0c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8002f0e:	2300      	movs	r3, #0
 8002f10:	e000      	b.n	8002f14 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8002f12:	2301      	movs	r3, #1
}
 8002f14:	0018      	movs	r0, r3
 8002f16:	46bd      	mov	sp, r7
 8002f18:	b003      	add	sp, #12
 8002f1a:	bd90      	pop	{r4, r7, pc}
 8002f1c:	20000104 	.word	0x20000104
 8002f20:	2000010c 	.word	0x2000010c
 8002f24:	20000108 	.word	0x20000108

08002f28 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002f2c:	4b05      	ldr	r3, [pc, #20]	; (8002f44 <HAL_IncTick+0x1c>)
 8002f2e:	781b      	ldrb	r3, [r3, #0]
 8002f30:	001a      	movs	r2, r3
 8002f32:	4b05      	ldr	r3, [pc, #20]	; (8002f48 <HAL_IncTick+0x20>)
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	18d2      	adds	r2, r2, r3
 8002f38:	4b03      	ldr	r3, [pc, #12]	; (8002f48 <HAL_IncTick+0x20>)
 8002f3a:	601a      	str	r2, [r3, #0]
}
 8002f3c:	46c0      	nop			; (mov r8, r8)
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	bd80      	pop	{r7, pc}
 8002f42:	46c0      	nop			; (mov r8, r8)
 8002f44:	2000010c 	.word	0x2000010c
 8002f48:	20000334 	.word	0x20000334

08002f4c <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	af00      	add	r7, sp, #0
  return uwTick;
 8002f50:	4b02      	ldr	r3, [pc, #8]	; (8002f5c <HAL_GetTick+0x10>)
 8002f52:	681b      	ldr	r3, [r3, #0]
}
 8002f54:	0018      	movs	r0, r3
 8002f56:	46bd      	mov	sp, r7
 8002f58:	bd80      	pop	{r7, pc}
 8002f5a:	46c0      	nop			; (mov r8, r8)
 8002f5c:	20000334 	.word	0x20000334

08002f60 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f60:	b590      	push	{r4, r7, lr}
 8002f62:	b083      	sub	sp, #12
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	0002      	movs	r2, r0
 8002f68:	6039      	str	r1, [r7, #0]
 8002f6a:	1dfb      	adds	r3, r7, #7
 8002f6c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002f6e:	1dfb      	adds	r3, r7, #7
 8002f70:	781b      	ldrb	r3, [r3, #0]
 8002f72:	2b7f      	cmp	r3, #127	; 0x7f
 8002f74:	d828      	bhi.n	8002fc8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002f76:	4a2f      	ldr	r2, [pc, #188]	; (8003034 <__NVIC_SetPriority+0xd4>)
 8002f78:	1dfb      	adds	r3, r7, #7
 8002f7a:	781b      	ldrb	r3, [r3, #0]
 8002f7c:	b25b      	sxtb	r3, r3
 8002f7e:	089b      	lsrs	r3, r3, #2
 8002f80:	33c0      	adds	r3, #192	; 0xc0
 8002f82:	009b      	lsls	r3, r3, #2
 8002f84:	589b      	ldr	r3, [r3, r2]
 8002f86:	1dfa      	adds	r2, r7, #7
 8002f88:	7812      	ldrb	r2, [r2, #0]
 8002f8a:	0011      	movs	r1, r2
 8002f8c:	2203      	movs	r2, #3
 8002f8e:	400a      	ands	r2, r1
 8002f90:	00d2      	lsls	r2, r2, #3
 8002f92:	21ff      	movs	r1, #255	; 0xff
 8002f94:	4091      	lsls	r1, r2
 8002f96:	000a      	movs	r2, r1
 8002f98:	43d2      	mvns	r2, r2
 8002f9a:	401a      	ands	r2, r3
 8002f9c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	019b      	lsls	r3, r3, #6
 8002fa2:	22ff      	movs	r2, #255	; 0xff
 8002fa4:	401a      	ands	r2, r3
 8002fa6:	1dfb      	adds	r3, r7, #7
 8002fa8:	781b      	ldrb	r3, [r3, #0]
 8002faa:	0018      	movs	r0, r3
 8002fac:	2303      	movs	r3, #3
 8002fae:	4003      	ands	r3, r0
 8002fb0:	00db      	lsls	r3, r3, #3
 8002fb2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002fb4:	481f      	ldr	r0, [pc, #124]	; (8003034 <__NVIC_SetPriority+0xd4>)
 8002fb6:	1dfb      	adds	r3, r7, #7
 8002fb8:	781b      	ldrb	r3, [r3, #0]
 8002fba:	b25b      	sxtb	r3, r3
 8002fbc:	089b      	lsrs	r3, r3, #2
 8002fbe:	430a      	orrs	r2, r1
 8002fc0:	33c0      	adds	r3, #192	; 0xc0
 8002fc2:	009b      	lsls	r3, r3, #2
 8002fc4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002fc6:	e031      	b.n	800302c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002fc8:	4a1b      	ldr	r2, [pc, #108]	; (8003038 <__NVIC_SetPriority+0xd8>)
 8002fca:	1dfb      	adds	r3, r7, #7
 8002fcc:	781b      	ldrb	r3, [r3, #0]
 8002fce:	0019      	movs	r1, r3
 8002fd0:	230f      	movs	r3, #15
 8002fd2:	400b      	ands	r3, r1
 8002fd4:	3b08      	subs	r3, #8
 8002fd6:	089b      	lsrs	r3, r3, #2
 8002fd8:	3306      	adds	r3, #6
 8002fda:	009b      	lsls	r3, r3, #2
 8002fdc:	18d3      	adds	r3, r2, r3
 8002fde:	3304      	adds	r3, #4
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	1dfa      	adds	r2, r7, #7
 8002fe4:	7812      	ldrb	r2, [r2, #0]
 8002fe6:	0011      	movs	r1, r2
 8002fe8:	2203      	movs	r2, #3
 8002fea:	400a      	ands	r2, r1
 8002fec:	00d2      	lsls	r2, r2, #3
 8002fee:	21ff      	movs	r1, #255	; 0xff
 8002ff0:	4091      	lsls	r1, r2
 8002ff2:	000a      	movs	r2, r1
 8002ff4:	43d2      	mvns	r2, r2
 8002ff6:	401a      	ands	r2, r3
 8002ff8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	019b      	lsls	r3, r3, #6
 8002ffe:	22ff      	movs	r2, #255	; 0xff
 8003000:	401a      	ands	r2, r3
 8003002:	1dfb      	adds	r3, r7, #7
 8003004:	781b      	ldrb	r3, [r3, #0]
 8003006:	0018      	movs	r0, r3
 8003008:	2303      	movs	r3, #3
 800300a:	4003      	ands	r3, r0
 800300c:	00db      	lsls	r3, r3, #3
 800300e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003010:	4809      	ldr	r0, [pc, #36]	; (8003038 <__NVIC_SetPriority+0xd8>)
 8003012:	1dfb      	adds	r3, r7, #7
 8003014:	781b      	ldrb	r3, [r3, #0]
 8003016:	001c      	movs	r4, r3
 8003018:	230f      	movs	r3, #15
 800301a:	4023      	ands	r3, r4
 800301c:	3b08      	subs	r3, #8
 800301e:	089b      	lsrs	r3, r3, #2
 8003020:	430a      	orrs	r2, r1
 8003022:	3306      	adds	r3, #6
 8003024:	009b      	lsls	r3, r3, #2
 8003026:	18c3      	adds	r3, r0, r3
 8003028:	3304      	adds	r3, #4
 800302a:	601a      	str	r2, [r3, #0]
}
 800302c:	46c0      	nop			; (mov r8, r8)
 800302e:	46bd      	mov	sp, r7
 8003030:	b003      	add	sp, #12
 8003032:	bd90      	pop	{r4, r7, pc}
 8003034:	e000e100 	.word	0xe000e100
 8003038:	e000ed00 	.word	0xe000ed00

0800303c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	b082      	sub	sp, #8
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	1e5a      	subs	r2, r3, #1
 8003048:	2380      	movs	r3, #128	; 0x80
 800304a:	045b      	lsls	r3, r3, #17
 800304c:	429a      	cmp	r2, r3
 800304e:	d301      	bcc.n	8003054 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003050:	2301      	movs	r3, #1
 8003052:	e010      	b.n	8003076 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003054:	4b0a      	ldr	r3, [pc, #40]	; (8003080 <SysTick_Config+0x44>)
 8003056:	687a      	ldr	r2, [r7, #4]
 8003058:	3a01      	subs	r2, #1
 800305a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800305c:	2301      	movs	r3, #1
 800305e:	425b      	negs	r3, r3
 8003060:	2103      	movs	r1, #3
 8003062:	0018      	movs	r0, r3
 8003064:	f7ff ff7c 	bl	8002f60 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003068:	4b05      	ldr	r3, [pc, #20]	; (8003080 <SysTick_Config+0x44>)
 800306a:	2200      	movs	r2, #0
 800306c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800306e:	4b04      	ldr	r3, [pc, #16]	; (8003080 <SysTick_Config+0x44>)
 8003070:	2207      	movs	r2, #7
 8003072:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003074:	2300      	movs	r3, #0
}
 8003076:	0018      	movs	r0, r3
 8003078:	46bd      	mov	sp, r7
 800307a:	b002      	add	sp, #8
 800307c:	bd80      	pop	{r7, pc}
 800307e:	46c0      	nop			; (mov r8, r8)
 8003080:	e000e010 	.word	0xe000e010

08003084 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003084:	b580      	push	{r7, lr}
 8003086:	b084      	sub	sp, #16
 8003088:	af00      	add	r7, sp, #0
 800308a:	60b9      	str	r1, [r7, #8]
 800308c:	607a      	str	r2, [r7, #4]
 800308e:	210f      	movs	r1, #15
 8003090:	187b      	adds	r3, r7, r1
 8003092:	1c02      	adds	r2, r0, #0
 8003094:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8003096:	68ba      	ldr	r2, [r7, #8]
 8003098:	187b      	adds	r3, r7, r1
 800309a:	781b      	ldrb	r3, [r3, #0]
 800309c:	b25b      	sxtb	r3, r3
 800309e:	0011      	movs	r1, r2
 80030a0:	0018      	movs	r0, r3
 80030a2:	f7ff ff5d 	bl	8002f60 <__NVIC_SetPriority>
}
 80030a6:	46c0      	nop			; (mov r8, r8)
 80030a8:	46bd      	mov	sp, r7
 80030aa:	b004      	add	sp, #16
 80030ac:	bd80      	pop	{r7, pc}

080030ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80030ae:	b580      	push	{r7, lr}
 80030b0:	b082      	sub	sp, #8
 80030b2:	af00      	add	r7, sp, #0
 80030b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	0018      	movs	r0, r3
 80030ba:	f7ff ffbf 	bl	800303c <SysTick_Config>
 80030be:	0003      	movs	r3, r0
}
 80030c0:	0018      	movs	r0, r3
 80030c2:	46bd      	mov	sp, r7
 80030c4:	b002      	add	sp, #8
 80030c6:	bd80      	pop	{r7, pc}

080030c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b086      	sub	sp, #24
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6078      	str	r0, [r7, #4]
 80030d0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80030d2:	2300      	movs	r3, #0
 80030d4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80030d6:	e14f      	b.n	8003378 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	2101      	movs	r1, #1
 80030de:	697a      	ldr	r2, [r7, #20]
 80030e0:	4091      	lsls	r1, r2
 80030e2:	000a      	movs	r2, r1
 80030e4:	4013      	ands	r3, r2
 80030e6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d100      	bne.n	80030f0 <HAL_GPIO_Init+0x28>
 80030ee:	e140      	b.n	8003372 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	685b      	ldr	r3, [r3, #4]
 80030f4:	2203      	movs	r2, #3
 80030f6:	4013      	ands	r3, r2
 80030f8:	2b01      	cmp	r3, #1
 80030fa:	d005      	beq.n	8003108 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	685b      	ldr	r3, [r3, #4]
 8003100:	2203      	movs	r2, #3
 8003102:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003104:	2b02      	cmp	r3, #2
 8003106:	d130      	bne.n	800316a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	689b      	ldr	r3, [r3, #8]
 800310c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800310e:	697b      	ldr	r3, [r7, #20]
 8003110:	005b      	lsls	r3, r3, #1
 8003112:	2203      	movs	r2, #3
 8003114:	409a      	lsls	r2, r3
 8003116:	0013      	movs	r3, r2
 8003118:	43da      	mvns	r2, r3
 800311a:	693b      	ldr	r3, [r7, #16]
 800311c:	4013      	ands	r3, r2
 800311e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	68da      	ldr	r2, [r3, #12]
 8003124:	697b      	ldr	r3, [r7, #20]
 8003126:	005b      	lsls	r3, r3, #1
 8003128:	409a      	lsls	r2, r3
 800312a:	0013      	movs	r3, r2
 800312c:	693a      	ldr	r2, [r7, #16]
 800312e:	4313      	orrs	r3, r2
 8003130:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	693a      	ldr	r2, [r7, #16]
 8003136:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	685b      	ldr	r3, [r3, #4]
 800313c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800313e:	2201      	movs	r2, #1
 8003140:	697b      	ldr	r3, [r7, #20]
 8003142:	409a      	lsls	r2, r3
 8003144:	0013      	movs	r3, r2
 8003146:	43da      	mvns	r2, r3
 8003148:	693b      	ldr	r3, [r7, #16]
 800314a:	4013      	ands	r3, r2
 800314c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800314e:	683b      	ldr	r3, [r7, #0]
 8003150:	685b      	ldr	r3, [r3, #4]
 8003152:	091b      	lsrs	r3, r3, #4
 8003154:	2201      	movs	r2, #1
 8003156:	401a      	ands	r2, r3
 8003158:	697b      	ldr	r3, [r7, #20]
 800315a:	409a      	lsls	r2, r3
 800315c:	0013      	movs	r3, r2
 800315e:	693a      	ldr	r2, [r7, #16]
 8003160:	4313      	orrs	r3, r2
 8003162:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	693a      	ldr	r2, [r7, #16]
 8003168:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800316a:	683b      	ldr	r3, [r7, #0]
 800316c:	685b      	ldr	r3, [r3, #4]
 800316e:	2203      	movs	r2, #3
 8003170:	4013      	ands	r3, r2
 8003172:	2b03      	cmp	r3, #3
 8003174:	d017      	beq.n	80031a6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	68db      	ldr	r3, [r3, #12]
 800317a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800317c:	697b      	ldr	r3, [r7, #20]
 800317e:	005b      	lsls	r3, r3, #1
 8003180:	2203      	movs	r2, #3
 8003182:	409a      	lsls	r2, r3
 8003184:	0013      	movs	r3, r2
 8003186:	43da      	mvns	r2, r3
 8003188:	693b      	ldr	r3, [r7, #16]
 800318a:	4013      	ands	r3, r2
 800318c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800318e:	683b      	ldr	r3, [r7, #0]
 8003190:	689a      	ldr	r2, [r3, #8]
 8003192:	697b      	ldr	r3, [r7, #20]
 8003194:	005b      	lsls	r3, r3, #1
 8003196:	409a      	lsls	r2, r3
 8003198:	0013      	movs	r3, r2
 800319a:	693a      	ldr	r2, [r7, #16]
 800319c:	4313      	orrs	r3, r2
 800319e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	693a      	ldr	r2, [r7, #16]
 80031a4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	685b      	ldr	r3, [r3, #4]
 80031aa:	2203      	movs	r2, #3
 80031ac:	4013      	ands	r3, r2
 80031ae:	2b02      	cmp	r3, #2
 80031b0:	d123      	bne.n	80031fa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80031b2:	697b      	ldr	r3, [r7, #20]
 80031b4:	08da      	lsrs	r2, r3, #3
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	3208      	adds	r2, #8
 80031ba:	0092      	lsls	r2, r2, #2
 80031bc:	58d3      	ldr	r3, [r2, r3]
 80031be:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80031c0:	697b      	ldr	r3, [r7, #20]
 80031c2:	2207      	movs	r2, #7
 80031c4:	4013      	ands	r3, r2
 80031c6:	009b      	lsls	r3, r3, #2
 80031c8:	220f      	movs	r2, #15
 80031ca:	409a      	lsls	r2, r3
 80031cc:	0013      	movs	r3, r2
 80031ce:	43da      	mvns	r2, r3
 80031d0:	693b      	ldr	r3, [r7, #16]
 80031d2:	4013      	ands	r3, r2
 80031d4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80031d6:	683b      	ldr	r3, [r7, #0]
 80031d8:	691a      	ldr	r2, [r3, #16]
 80031da:	697b      	ldr	r3, [r7, #20]
 80031dc:	2107      	movs	r1, #7
 80031de:	400b      	ands	r3, r1
 80031e0:	009b      	lsls	r3, r3, #2
 80031e2:	409a      	lsls	r2, r3
 80031e4:	0013      	movs	r3, r2
 80031e6:	693a      	ldr	r2, [r7, #16]
 80031e8:	4313      	orrs	r3, r2
 80031ea:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80031ec:	697b      	ldr	r3, [r7, #20]
 80031ee:	08da      	lsrs	r2, r3, #3
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	3208      	adds	r2, #8
 80031f4:	0092      	lsls	r2, r2, #2
 80031f6:	6939      	ldr	r1, [r7, #16]
 80031f8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003200:	697b      	ldr	r3, [r7, #20]
 8003202:	005b      	lsls	r3, r3, #1
 8003204:	2203      	movs	r2, #3
 8003206:	409a      	lsls	r2, r3
 8003208:	0013      	movs	r3, r2
 800320a:	43da      	mvns	r2, r3
 800320c:	693b      	ldr	r3, [r7, #16]
 800320e:	4013      	ands	r3, r2
 8003210:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003212:	683b      	ldr	r3, [r7, #0]
 8003214:	685b      	ldr	r3, [r3, #4]
 8003216:	2203      	movs	r2, #3
 8003218:	401a      	ands	r2, r3
 800321a:	697b      	ldr	r3, [r7, #20]
 800321c:	005b      	lsls	r3, r3, #1
 800321e:	409a      	lsls	r2, r3
 8003220:	0013      	movs	r3, r2
 8003222:	693a      	ldr	r2, [r7, #16]
 8003224:	4313      	orrs	r3, r2
 8003226:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	693a      	ldr	r2, [r7, #16]
 800322c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800322e:	683b      	ldr	r3, [r7, #0]
 8003230:	685a      	ldr	r2, [r3, #4]
 8003232:	23c0      	movs	r3, #192	; 0xc0
 8003234:	029b      	lsls	r3, r3, #10
 8003236:	4013      	ands	r3, r2
 8003238:	d100      	bne.n	800323c <HAL_GPIO_Init+0x174>
 800323a:	e09a      	b.n	8003372 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800323c:	4b54      	ldr	r3, [pc, #336]	; (8003390 <HAL_GPIO_Init+0x2c8>)
 800323e:	699a      	ldr	r2, [r3, #24]
 8003240:	4b53      	ldr	r3, [pc, #332]	; (8003390 <HAL_GPIO_Init+0x2c8>)
 8003242:	2101      	movs	r1, #1
 8003244:	430a      	orrs	r2, r1
 8003246:	619a      	str	r2, [r3, #24]
 8003248:	4b51      	ldr	r3, [pc, #324]	; (8003390 <HAL_GPIO_Init+0x2c8>)
 800324a:	699b      	ldr	r3, [r3, #24]
 800324c:	2201      	movs	r2, #1
 800324e:	4013      	ands	r3, r2
 8003250:	60bb      	str	r3, [r7, #8]
 8003252:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003254:	4a4f      	ldr	r2, [pc, #316]	; (8003394 <HAL_GPIO_Init+0x2cc>)
 8003256:	697b      	ldr	r3, [r7, #20]
 8003258:	089b      	lsrs	r3, r3, #2
 800325a:	3302      	adds	r3, #2
 800325c:	009b      	lsls	r3, r3, #2
 800325e:	589b      	ldr	r3, [r3, r2]
 8003260:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003262:	697b      	ldr	r3, [r7, #20]
 8003264:	2203      	movs	r2, #3
 8003266:	4013      	ands	r3, r2
 8003268:	009b      	lsls	r3, r3, #2
 800326a:	220f      	movs	r2, #15
 800326c:	409a      	lsls	r2, r3
 800326e:	0013      	movs	r3, r2
 8003270:	43da      	mvns	r2, r3
 8003272:	693b      	ldr	r3, [r7, #16]
 8003274:	4013      	ands	r3, r2
 8003276:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003278:	687a      	ldr	r2, [r7, #4]
 800327a:	2390      	movs	r3, #144	; 0x90
 800327c:	05db      	lsls	r3, r3, #23
 800327e:	429a      	cmp	r2, r3
 8003280:	d013      	beq.n	80032aa <HAL_GPIO_Init+0x1e2>
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	4a44      	ldr	r2, [pc, #272]	; (8003398 <HAL_GPIO_Init+0x2d0>)
 8003286:	4293      	cmp	r3, r2
 8003288:	d00d      	beq.n	80032a6 <HAL_GPIO_Init+0x1de>
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	4a43      	ldr	r2, [pc, #268]	; (800339c <HAL_GPIO_Init+0x2d4>)
 800328e:	4293      	cmp	r3, r2
 8003290:	d007      	beq.n	80032a2 <HAL_GPIO_Init+0x1da>
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	4a42      	ldr	r2, [pc, #264]	; (80033a0 <HAL_GPIO_Init+0x2d8>)
 8003296:	4293      	cmp	r3, r2
 8003298:	d101      	bne.n	800329e <HAL_GPIO_Init+0x1d6>
 800329a:	2303      	movs	r3, #3
 800329c:	e006      	b.n	80032ac <HAL_GPIO_Init+0x1e4>
 800329e:	2305      	movs	r3, #5
 80032a0:	e004      	b.n	80032ac <HAL_GPIO_Init+0x1e4>
 80032a2:	2302      	movs	r3, #2
 80032a4:	e002      	b.n	80032ac <HAL_GPIO_Init+0x1e4>
 80032a6:	2301      	movs	r3, #1
 80032a8:	e000      	b.n	80032ac <HAL_GPIO_Init+0x1e4>
 80032aa:	2300      	movs	r3, #0
 80032ac:	697a      	ldr	r2, [r7, #20]
 80032ae:	2103      	movs	r1, #3
 80032b0:	400a      	ands	r2, r1
 80032b2:	0092      	lsls	r2, r2, #2
 80032b4:	4093      	lsls	r3, r2
 80032b6:	693a      	ldr	r2, [r7, #16]
 80032b8:	4313      	orrs	r3, r2
 80032ba:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80032bc:	4935      	ldr	r1, [pc, #212]	; (8003394 <HAL_GPIO_Init+0x2cc>)
 80032be:	697b      	ldr	r3, [r7, #20]
 80032c0:	089b      	lsrs	r3, r3, #2
 80032c2:	3302      	adds	r3, #2
 80032c4:	009b      	lsls	r3, r3, #2
 80032c6:	693a      	ldr	r2, [r7, #16]
 80032c8:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80032ca:	4b36      	ldr	r3, [pc, #216]	; (80033a4 <HAL_GPIO_Init+0x2dc>)
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	43da      	mvns	r2, r3
 80032d4:	693b      	ldr	r3, [r7, #16]
 80032d6:	4013      	ands	r3, r2
 80032d8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	685a      	ldr	r2, [r3, #4]
 80032de:	2380      	movs	r3, #128	; 0x80
 80032e0:	025b      	lsls	r3, r3, #9
 80032e2:	4013      	ands	r3, r2
 80032e4:	d003      	beq.n	80032ee <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 80032e6:	693a      	ldr	r2, [r7, #16]
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	4313      	orrs	r3, r2
 80032ec:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80032ee:	4b2d      	ldr	r3, [pc, #180]	; (80033a4 <HAL_GPIO_Init+0x2dc>)
 80032f0:	693a      	ldr	r2, [r7, #16]
 80032f2:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 80032f4:	4b2b      	ldr	r3, [pc, #172]	; (80033a4 <HAL_GPIO_Init+0x2dc>)
 80032f6:	685b      	ldr	r3, [r3, #4]
 80032f8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	43da      	mvns	r2, r3
 80032fe:	693b      	ldr	r3, [r7, #16]
 8003300:	4013      	ands	r3, r2
 8003302:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	685a      	ldr	r2, [r3, #4]
 8003308:	2380      	movs	r3, #128	; 0x80
 800330a:	029b      	lsls	r3, r3, #10
 800330c:	4013      	ands	r3, r2
 800330e:	d003      	beq.n	8003318 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8003310:	693a      	ldr	r2, [r7, #16]
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	4313      	orrs	r3, r2
 8003316:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003318:	4b22      	ldr	r3, [pc, #136]	; (80033a4 <HAL_GPIO_Init+0x2dc>)
 800331a:	693a      	ldr	r2, [r7, #16]
 800331c:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800331e:	4b21      	ldr	r3, [pc, #132]	; (80033a4 <HAL_GPIO_Init+0x2dc>)
 8003320:	689b      	ldr	r3, [r3, #8]
 8003322:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	43da      	mvns	r2, r3
 8003328:	693b      	ldr	r3, [r7, #16]
 800332a:	4013      	ands	r3, r2
 800332c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800332e:	683b      	ldr	r3, [r7, #0]
 8003330:	685a      	ldr	r2, [r3, #4]
 8003332:	2380      	movs	r3, #128	; 0x80
 8003334:	035b      	lsls	r3, r3, #13
 8003336:	4013      	ands	r3, r2
 8003338:	d003      	beq.n	8003342 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 800333a:	693a      	ldr	r2, [r7, #16]
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	4313      	orrs	r3, r2
 8003340:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003342:	4b18      	ldr	r3, [pc, #96]	; (80033a4 <HAL_GPIO_Init+0x2dc>)
 8003344:	693a      	ldr	r2, [r7, #16]
 8003346:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8003348:	4b16      	ldr	r3, [pc, #88]	; (80033a4 <HAL_GPIO_Init+0x2dc>)
 800334a:	68db      	ldr	r3, [r3, #12]
 800334c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	43da      	mvns	r2, r3
 8003352:	693b      	ldr	r3, [r7, #16]
 8003354:	4013      	ands	r3, r2
 8003356:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	685a      	ldr	r2, [r3, #4]
 800335c:	2380      	movs	r3, #128	; 0x80
 800335e:	039b      	lsls	r3, r3, #14
 8003360:	4013      	ands	r3, r2
 8003362:	d003      	beq.n	800336c <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8003364:	693a      	ldr	r2, [r7, #16]
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	4313      	orrs	r3, r2
 800336a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800336c:	4b0d      	ldr	r3, [pc, #52]	; (80033a4 <HAL_GPIO_Init+0x2dc>)
 800336e:	693a      	ldr	r2, [r7, #16]
 8003370:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8003372:	697b      	ldr	r3, [r7, #20]
 8003374:	3301      	adds	r3, #1
 8003376:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	681a      	ldr	r2, [r3, #0]
 800337c:	697b      	ldr	r3, [r7, #20]
 800337e:	40da      	lsrs	r2, r3
 8003380:	1e13      	subs	r3, r2, #0
 8003382:	d000      	beq.n	8003386 <HAL_GPIO_Init+0x2be>
 8003384:	e6a8      	b.n	80030d8 <HAL_GPIO_Init+0x10>
  } 
}
 8003386:	46c0      	nop			; (mov r8, r8)
 8003388:	46c0      	nop			; (mov r8, r8)
 800338a:	46bd      	mov	sp, r7
 800338c:	b006      	add	sp, #24
 800338e:	bd80      	pop	{r7, pc}
 8003390:	40021000 	.word	0x40021000
 8003394:	40010000 	.word	0x40010000
 8003398:	48000400 	.word	0x48000400
 800339c:	48000800 	.word	0x48000800
 80033a0:	48000c00 	.word	0x48000c00
 80033a4:	40010400 	.word	0x40010400

080033a8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b082      	sub	sp, #8
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
 80033b0:	0008      	movs	r0, r1
 80033b2:	0011      	movs	r1, r2
 80033b4:	1cbb      	adds	r3, r7, #2
 80033b6:	1c02      	adds	r2, r0, #0
 80033b8:	801a      	strh	r2, [r3, #0]
 80033ba:	1c7b      	adds	r3, r7, #1
 80033bc:	1c0a      	adds	r2, r1, #0
 80033be:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80033c0:	1c7b      	adds	r3, r7, #1
 80033c2:	781b      	ldrb	r3, [r3, #0]
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d004      	beq.n	80033d2 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80033c8:	1cbb      	adds	r3, r7, #2
 80033ca:	881a      	ldrh	r2, [r3, #0]
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80033d0:	e003      	b.n	80033da <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80033d2:	1cbb      	adds	r3, r7, #2
 80033d4:	881a      	ldrh	r2, [r3, #0]
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	629a      	str	r2, [r3, #40]	; 0x28
}
 80033da:	46c0      	nop			; (mov r8, r8)
 80033dc:	46bd      	mov	sp, r7
 80033de:	b002      	add	sp, #8
 80033e0:	bd80      	pop	{r7, pc}
	...

080033e4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b082      	sub	sp, #8
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d101      	bne.n	80033f6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80033f2:	2301      	movs	r3, #1
 80033f4:	e082      	b.n	80034fc <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	2241      	movs	r2, #65	; 0x41
 80033fa:	5c9b      	ldrb	r3, [r3, r2]
 80033fc:	b2db      	uxtb	r3, r3
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d107      	bne.n	8003412 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	2240      	movs	r2, #64	; 0x40
 8003406:	2100      	movs	r1, #0
 8003408:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	0018      	movs	r0, r3
 800340e:	f7fe feed 	bl	80021ec <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	2241      	movs	r2, #65	; 0x41
 8003416:	2124      	movs	r1, #36	; 0x24
 8003418:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	681a      	ldr	r2, [r3, #0]
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	2101      	movs	r1, #1
 8003426:	438a      	bics	r2, r1
 8003428:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	685a      	ldr	r2, [r3, #4]
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	4934      	ldr	r1, [pc, #208]	; (8003504 <HAL_I2C_Init+0x120>)
 8003434:	400a      	ands	r2, r1
 8003436:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	689a      	ldr	r2, [r3, #8]
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	4931      	ldr	r1, [pc, #196]	; (8003508 <HAL_I2C_Init+0x124>)
 8003444:	400a      	ands	r2, r1
 8003446:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	68db      	ldr	r3, [r3, #12]
 800344c:	2b01      	cmp	r3, #1
 800344e:	d108      	bne.n	8003462 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	689a      	ldr	r2, [r3, #8]
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	2180      	movs	r1, #128	; 0x80
 800345a:	0209      	lsls	r1, r1, #8
 800345c:	430a      	orrs	r2, r1
 800345e:	609a      	str	r2, [r3, #8]
 8003460:	e007      	b.n	8003472 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	689a      	ldr	r2, [r3, #8]
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	2184      	movs	r1, #132	; 0x84
 800346c:	0209      	lsls	r1, r1, #8
 800346e:	430a      	orrs	r2, r1
 8003470:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	68db      	ldr	r3, [r3, #12]
 8003476:	2b02      	cmp	r3, #2
 8003478:	d104      	bne.n	8003484 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	2280      	movs	r2, #128	; 0x80
 8003480:	0112      	lsls	r2, r2, #4
 8003482:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	685a      	ldr	r2, [r3, #4]
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	491f      	ldr	r1, [pc, #124]	; (800350c <HAL_I2C_Init+0x128>)
 8003490:	430a      	orrs	r2, r1
 8003492:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	68da      	ldr	r2, [r3, #12]
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	491a      	ldr	r1, [pc, #104]	; (8003508 <HAL_I2C_Init+0x124>)
 80034a0:	400a      	ands	r2, r1
 80034a2:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	691a      	ldr	r2, [r3, #16]
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	695b      	ldr	r3, [r3, #20]
 80034ac:	431a      	orrs	r2, r3
 80034ae:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	699b      	ldr	r3, [r3, #24]
 80034b4:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	430a      	orrs	r2, r1
 80034bc:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	69d9      	ldr	r1, [r3, #28]
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	6a1a      	ldr	r2, [r3, #32]
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	430a      	orrs	r2, r1
 80034cc:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	681a      	ldr	r2, [r3, #0]
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	2101      	movs	r1, #1
 80034da:	430a      	orrs	r2, r1
 80034dc:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	2200      	movs	r2, #0
 80034e2:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	2241      	movs	r2, #65	; 0x41
 80034e8:	2120      	movs	r1, #32
 80034ea:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	2200      	movs	r2, #0
 80034f0:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	2242      	movs	r2, #66	; 0x42
 80034f6:	2100      	movs	r1, #0
 80034f8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80034fa:	2300      	movs	r3, #0
}
 80034fc:	0018      	movs	r0, r3
 80034fe:	46bd      	mov	sp, r7
 8003500:	b002      	add	sp, #8
 8003502:	bd80      	pop	{r7, pc}
 8003504:	f0ffffff 	.word	0xf0ffffff
 8003508:	ffff7fff 	.word	0xffff7fff
 800350c:	02008000 	.word	0x02008000

08003510 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003510:	b590      	push	{r4, r7, lr}
 8003512:	b089      	sub	sp, #36	; 0x24
 8003514:	af02      	add	r7, sp, #8
 8003516:	60f8      	str	r0, [r7, #12]
 8003518:	0008      	movs	r0, r1
 800351a:	607a      	str	r2, [r7, #4]
 800351c:	0019      	movs	r1, r3
 800351e:	230a      	movs	r3, #10
 8003520:	18fb      	adds	r3, r7, r3
 8003522:	1c02      	adds	r2, r0, #0
 8003524:	801a      	strh	r2, [r3, #0]
 8003526:	2308      	movs	r3, #8
 8003528:	18fb      	adds	r3, r7, r3
 800352a:	1c0a      	adds	r2, r1, #0
 800352c:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	2241      	movs	r2, #65	; 0x41
 8003532:	5c9b      	ldrb	r3, [r3, r2]
 8003534:	b2db      	uxtb	r3, r3
 8003536:	2b20      	cmp	r3, #32
 8003538:	d000      	beq.n	800353c <HAL_I2C_Master_Transmit+0x2c>
 800353a:	e0e7      	b.n	800370c <HAL_I2C_Master_Transmit+0x1fc>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	2240      	movs	r2, #64	; 0x40
 8003540:	5c9b      	ldrb	r3, [r3, r2]
 8003542:	2b01      	cmp	r3, #1
 8003544:	d101      	bne.n	800354a <HAL_I2C_Master_Transmit+0x3a>
 8003546:	2302      	movs	r3, #2
 8003548:	e0e1      	b.n	800370e <HAL_I2C_Master_Transmit+0x1fe>
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	2240      	movs	r2, #64	; 0x40
 800354e:	2101      	movs	r1, #1
 8003550:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003552:	f7ff fcfb 	bl	8002f4c <HAL_GetTick>
 8003556:	0003      	movs	r3, r0
 8003558:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800355a:	2380      	movs	r3, #128	; 0x80
 800355c:	0219      	lsls	r1, r3, #8
 800355e:	68f8      	ldr	r0, [r7, #12]
 8003560:	697b      	ldr	r3, [r7, #20]
 8003562:	9300      	str	r3, [sp, #0]
 8003564:	2319      	movs	r3, #25
 8003566:	2201      	movs	r2, #1
 8003568:	f000 fa04 	bl	8003974 <I2C_WaitOnFlagUntilTimeout>
 800356c:	1e03      	subs	r3, r0, #0
 800356e:	d001      	beq.n	8003574 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8003570:	2301      	movs	r3, #1
 8003572:	e0cc      	b.n	800370e <HAL_I2C_Master_Transmit+0x1fe>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	2241      	movs	r2, #65	; 0x41
 8003578:	2121      	movs	r1, #33	; 0x21
 800357a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	2242      	movs	r2, #66	; 0x42
 8003580:	2110      	movs	r1, #16
 8003582:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	2200      	movs	r2, #0
 8003588:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	687a      	ldr	r2, [r7, #4]
 800358e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	2208      	movs	r2, #8
 8003594:	18ba      	adds	r2, r7, r2
 8003596:	8812      	ldrh	r2, [r2, #0]
 8003598:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	2200      	movs	r2, #0
 800359e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035a4:	b29b      	uxth	r3, r3
 80035a6:	2bff      	cmp	r3, #255	; 0xff
 80035a8:	d911      	bls.n	80035ce <HAL_I2C_Master_Transmit+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	22ff      	movs	r2, #255	; 0xff
 80035ae:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035b4:	b2da      	uxtb	r2, r3
 80035b6:	2380      	movs	r3, #128	; 0x80
 80035b8:	045c      	lsls	r4, r3, #17
 80035ba:	230a      	movs	r3, #10
 80035bc:	18fb      	adds	r3, r7, r3
 80035be:	8819      	ldrh	r1, [r3, #0]
 80035c0:	68f8      	ldr	r0, [r7, #12]
 80035c2:	4b55      	ldr	r3, [pc, #340]	; (8003718 <HAL_I2C_Master_Transmit+0x208>)
 80035c4:	9300      	str	r3, [sp, #0]
 80035c6:	0023      	movs	r3, r4
 80035c8:	f000 fb74 	bl	8003cb4 <I2C_TransferConfig>
 80035cc:	e075      	b.n	80036ba <HAL_I2C_Master_Transmit+0x1aa>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035d2:	b29a      	uxth	r2, r3
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035dc:	b2da      	uxtb	r2, r3
 80035de:	2380      	movs	r3, #128	; 0x80
 80035e0:	049c      	lsls	r4, r3, #18
 80035e2:	230a      	movs	r3, #10
 80035e4:	18fb      	adds	r3, r7, r3
 80035e6:	8819      	ldrh	r1, [r3, #0]
 80035e8:	68f8      	ldr	r0, [r7, #12]
 80035ea:	4b4b      	ldr	r3, [pc, #300]	; (8003718 <HAL_I2C_Master_Transmit+0x208>)
 80035ec:	9300      	str	r3, [sp, #0]
 80035ee:	0023      	movs	r3, r4
 80035f0:	f000 fb60 	bl	8003cb4 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80035f4:	e061      	b.n	80036ba <HAL_I2C_Master_Transmit+0x1aa>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80035f6:	697a      	ldr	r2, [r7, #20]
 80035f8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	0018      	movs	r0, r3
 80035fe:	f000 f9f8 	bl	80039f2 <I2C_WaitOnTXISFlagUntilTimeout>
 8003602:	1e03      	subs	r3, r0, #0
 8003604:	d001      	beq.n	800360a <HAL_I2C_Master_Transmit+0xfa>
      {
        return HAL_ERROR;
 8003606:	2301      	movs	r3, #1
 8003608:	e081      	b.n	800370e <HAL_I2C_Master_Transmit+0x1fe>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800360e:	781a      	ldrb	r2, [r3, #0]
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800361a:	1c5a      	adds	r2, r3, #1
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003624:	b29b      	uxth	r3, r3
 8003626:	3b01      	subs	r3, #1
 8003628:	b29a      	uxth	r2, r3
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003632:	3b01      	subs	r3, #1
 8003634:	b29a      	uxth	r2, r3
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800363e:	b29b      	uxth	r3, r3
 8003640:	2b00      	cmp	r3, #0
 8003642:	d03a      	beq.n	80036ba <HAL_I2C_Master_Transmit+0x1aa>
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003648:	2b00      	cmp	r3, #0
 800364a:	d136      	bne.n	80036ba <HAL_I2C_Master_Transmit+0x1aa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800364c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800364e:	68f8      	ldr	r0, [r7, #12]
 8003650:	697b      	ldr	r3, [r7, #20]
 8003652:	9300      	str	r3, [sp, #0]
 8003654:	0013      	movs	r3, r2
 8003656:	2200      	movs	r2, #0
 8003658:	2180      	movs	r1, #128	; 0x80
 800365a:	f000 f98b 	bl	8003974 <I2C_WaitOnFlagUntilTimeout>
 800365e:	1e03      	subs	r3, r0, #0
 8003660:	d001      	beq.n	8003666 <HAL_I2C_Master_Transmit+0x156>
        {
          return HAL_ERROR;
 8003662:	2301      	movs	r3, #1
 8003664:	e053      	b.n	800370e <HAL_I2C_Master_Transmit+0x1fe>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800366a:	b29b      	uxth	r3, r3
 800366c:	2bff      	cmp	r3, #255	; 0xff
 800366e:	d911      	bls.n	8003694 <HAL_I2C_Master_Transmit+0x184>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	22ff      	movs	r2, #255	; 0xff
 8003674:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800367a:	b2da      	uxtb	r2, r3
 800367c:	2380      	movs	r3, #128	; 0x80
 800367e:	045c      	lsls	r4, r3, #17
 8003680:	230a      	movs	r3, #10
 8003682:	18fb      	adds	r3, r7, r3
 8003684:	8819      	ldrh	r1, [r3, #0]
 8003686:	68f8      	ldr	r0, [r7, #12]
 8003688:	2300      	movs	r3, #0
 800368a:	9300      	str	r3, [sp, #0]
 800368c:	0023      	movs	r3, r4
 800368e:	f000 fb11 	bl	8003cb4 <I2C_TransferConfig>
 8003692:	e012      	b.n	80036ba <HAL_I2C_Master_Transmit+0x1aa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003698:	b29a      	uxth	r2, r3
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036a2:	b2da      	uxtb	r2, r3
 80036a4:	2380      	movs	r3, #128	; 0x80
 80036a6:	049c      	lsls	r4, r3, #18
 80036a8:	230a      	movs	r3, #10
 80036aa:	18fb      	adds	r3, r7, r3
 80036ac:	8819      	ldrh	r1, [r3, #0]
 80036ae:	68f8      	ldr	r0, [r7, #12]
 80036b0:	2300      	movs	r3, #0
 80036b2:	9300      	str	r3, [sp, #0]
 80036b4:	0023      	movs	r3, r4
 80036b6:	f000 fafd 	bl	8003cb4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036be:	b29b      	uxth	r3, r3
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d198      	bne.n	80035f6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80036c4:	697a      	ldr	r2, [r7, #20]
 80036c6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	0018      	movs	r0, r3
 80036cc:	f000 f9d0 	bl	8003a70 <I2C_WaitOnSTOPFlagUntilTimeout>
 80036d0:	1e03      	subs	r3, r0, #0
 80036d2:	d001      	beq.n	80036d8 <HAL_I2C_Master_Transmit+0x1c8>
    {
      return HAL_ERROR;
 80036d4:	2301      	movs	r3, #1
 80036d6:	e01a      	b.n	800370e <HAL_I2C_Master_Transmit+0x1fe>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	2220      	movs	r2, #32
 80036de:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	685a      	ldr	r2, [r3, #4]
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	490c      	ldr	r1, [pc, #48]	; (800371c <HAL_I2C_Master_Transmit+0x20c>)
 80036ec:	400a      	ands	r2, r1
 80036ee:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	2241      	movs	r2, #65	; 0x41
 80036f4:	2120      	movs	r1, #32
 80036f6:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	2242      	movs	r2, #66	; 0x42
 80036fc:	2100      	movs	r1, #0
 80036fe:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	2240      	movs	r2, #64	; 0x40
 8003704:	2100      	movs	r1, #0
 8003706:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003708:	2300      	movs	r3, #0
 800370a:	e000      	b.n	800370e <HAL_I2C_Master_Transmit+0x1fe>
  }
  else
  {
    return HAL_BUSY;
 800370c:	2302      	movs	r3, #2
  }
}
 800370e:	0018      	movs	r0, r3
 8003710:	46bd      	mov	sp, r7
 8003712:	b007      	add	sp, #28
 8003714:	bd90      	pop	{r4, r7, pc}
 8003716:	46c0      	nop			; (mov r8, r8)
 8003718:	80002000 	.word	0x80002000
 800371c:	fe00e800 	.word	0xfe00e800

08003720 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8003720:	b590      	push	{r4, r7, lr}
 8003722:	b089      	sub	sp, #36	; 0x24
 8003724:	af02      	add	r7, sp, #8
 8003726:	60f8      	str	r0, [r7, #12]
 8003728:	0008      	movs	r0, r1
 800372a:	607a      	str	r2, [r7, #4]
 800372c:	0019      	movs	r1, r3
 800372e:	230a      	movs	r3, #10
 8003730:	18fb      	adds	r3, r7, r3
 8003732:	1c02      	adds	r2, r0, #0
 8003734:	801a      	strh	r2, [r3, #0]
 8003736:	2308      	movs	r3, #8
 8003738:	18fb      	adds	r3, r7, r3
 800373a:	1c0a      	adds	r2, r1, #0
 800373c:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	2241      	movs	r2, #65	; 0x41
 8003742:	5c9b      	ldrb	r3, [r3, r2]
 8003744:	b2db      	uxtb	r3, r3
 8003746:	2b20      	cmp	r3, #32
 8003748:	d000      	beq.n	800374c <HAL_I2C_Master_Receive+0x2c>
 800374a:	e0e8      	b.n	800391e <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	2240      	movs	r2, #64	; 0x40
 8003750:	5c9b      	ldrb	r3, [r3, r2]
 8003752:	2b01      	cmp	r3, #1
 8003754:	d101      	bne.n	800375a <HAL_I2C_Master_Receive+0x3a>
 8003756:	2302      	movs	r3, #2
 8003758:	e0e2      	b.n	8003920 <HAL_I2C_Master_Receive+0x200>
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	2240      	movs	r2, #64	; 0x40
 800375e:	2101      	movs	r1, #1
 8003760:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003762:	f7ff fbf3 	bl	8002f4c <HAL_GetTick>
 8003766:	0003      	movs	r3, r0
 8003768:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800376a:	2380      	movs	r3, #128	; 0x80
 800376c:	0219      	lsls	r1, r3, #8
 800376e:	68f8      	ldr	r0, [r7, #12]
 8003770:	697b      	ldr	r3, [r7, #20]
 8003772:	9300      	str	r3, [sp, #0]
 8003774:	2319      	movs	r3, #25
 8003776:	2201      	movs	r2, #1
 8003778:	f000 f8fc 	bl	8003974 <I2C_WaitOnFlagUntilTimeout>
 800377c:	1e03      	subs	r3, r0, #0
 800377e:	d001      	beq.n	8003784 <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 8003780:	2301      	movs	r3, #1
 8003782:	e0cd      	b.n	8003920 <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	2241      	movs	r2, #65	; 0x41
 8003788:	2122      	movs	r1, #34	; 0x22
 800378a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	2242      	movs	r2, #66	; 0x42
 8003790:	2110      	movs	r1, #16
 8003792:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	2200      	movs	r2, #0
 8003798:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	687a      	ldr	r2, [r7, #4]
 800379e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	2208      	movs	r2, #8
 80037a4:	18ba      	adds	r2, r7, r2
 80037a6:	8812      	ldrh	r2, [r2, #0]
 80037a8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	2200      	movs	r2, #0
 80037ae:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037b4:	b29b      	uxth	r3, r3
 80037b6:	2bff      	cmp	r3, #255	; 0xff
 80037b8:	d911      	bls.n	80037de <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	22ff      	movs	r2, #255	; 0xff
 80037be:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037c4:	b2da      	uxtb	r2, r3
 80037c6:	2380      	movs	r3, #128	; 0x80
 80037c8:	045c      	lsls	r4, r3, #17
 80037ca:	230a      	movs	r3, #10
 80037cc:	18fb      	adds	r3, r7, r3
 80037ce:	8819      	ldrh	r1, [r3, #0]
 80037d0:	68f8      	ldr	r0, [r7, #12]
 80037d2:	4b55      	ldr	r3, [pc, #340]	; (8003928 <HAL_I2C_Master_Receive+0x208>)
 80037d4:	9300      	str	r3, [sp, #0]
 80037d6:	0023      	movs	r3, r4
 80037d8:	f000 fa6c 	bl	8003cb4 <I2C_TransferConfig>
 80037dc:	e076      	b.n	80038cc <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037e2:	b29a      	uxth	r2, r3
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037ec:	b2da      	uxtb	r2, r3
 80037ee:	2380      	movs	r3, #128	; 0x80
 80037f0:	049c      	lsls	r4, r3, #18
 80037f2:	230a      	movs	r3, #10
 80037f4:	18fb      	adds	r3, r7, r3
 80037f6:	8819      	ldrh	r1, [r3, #0]
 80037f8:	68f8      	ldr	r0, [r7, #12]
 80037fa:	4b4b      	ldr	r3, [pc, #300]	; (8003928 <HAL_I2C_Master_Receive+0x208>)
 80037fc:	9300      	str	r3, [sp, #0]
 80037fe:	0023      	movs	r3, r4
 8003800:	f000 fa58 	bl	8003cb4 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8003804:	e062      	b.n	80038cc <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003806:	697a      	ldr	r2, [r7, #20]
 8003808:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	0018      	movs	r0, r3
 800380e:	f000 f96b 	bl	8003ae8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003812:	1e03      	subs	r3, r0, #0
 8003814:	d001      	beq.n	800381a <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 8003816:	2301      	movs	r3, #1
 8003818:	e082      	b.n	8003920 <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003824:	b2d2      	uxtb	r2, r2
 8003826:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800382c:	1c5a      	adds	r2, r3, #1
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003836:	3b01      	subs	r3, #1
 8003838:	b29a      	uxth	r2, r3
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003842:	b29b      	uxth	r3, r3
 8003844:	3b01      	subs	r3, #1
 8003846:	b29a      	uxth	r2, r3
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003850:	b29b      	uxth	r3, r3
 8003852:	2b00      	cmp	r3, #0
 8003854:	d03a      	beq.n	80038cc <HAL_I2C_Master_Receive+0x1ac>
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800385a:	2b00      	cmp	r3, #0
 800385c:	d136      	bne.n	80038cc <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800385e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003860:	68f8      	ldr	r0, [r7, #12]
 8003862:	697b      	ldr	r3, [r7, #20]
 8003864:	9300      	str	r3, [sp, #0]
 8003866:	0013      	movs	r3, r2
 8003868:	2200      	movs	r2, #0
 800386a:	2180      	movs	r1, #128	; 0x80
 800386c:	f000 f882 	bl	8003974 <I2C_WaitOnFlagUntilTimeout>
 8003870:	1e03      	subs	r3, r0, #0
 8003872:	d001      	beq.n	8003878 <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 8003874:	2301      	movs	r3, #1
 8003876:	e053      	b.n	8003920 <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800387c:	b29b      	uxth	r3, r3
 800387e:	2bff      	cmp	r3, #255	; 0xff
 8003880:	d911      	bls.n	80038a6 <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	22ff      	movs	r2, #255	; 0xff
 8003886:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800388c:	b2da      	uxtb	r2, r3
 800388e:	2380      	movs	r3, #128	; 0x80
 8003890:	045c      	lsls	r4, r3, #17
 8003892:	230a      	movs	r3, #10
 8003894:	18fb      	adds	r3, r7, r3
 8003896:	8819      	ldrh	r1, [r3, #0]
 8003898:	68f8      	ldr	r0, [r7, #12]
 800389a:	2300      	movs	r3, #0
 800389c:	9300      	str	r3, [sp, #0]
 800389e:	0023      	movs	r3, r4
 80038a0:	f000 fa08 	bl	8003cb4 <I2C_TransferConfig>
 80038a4:	e012      	b.n	80038cc <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038aa:	b29a      	uxth	r2, r3
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038b4:	b2da      	uxtb	r2, r3
 80038b6:	2380      	movs	r3, #128	; 0x80
 80038b8:	049c      	lsls	r4, r3, #18
 80038ba:	230a      	movs	r3, #10
 80038bc:	18fb      	adds	r3, r7, r3
 80038be:	8819      	ldrh	r1, [r3, #0]
 80038c0:	68f8      	ldr	r0, [r7, #12]
 80038c2:	2300      	movs	r3, #0
 80038c4:	9300      	str	r3, [sp, #0]
 80038c6:	0023      	movs	r3, r4
 80038c8:	f000 f9f4 	bl	8003cb4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038d0:	b29b      	uxth	r3, r3
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d197      	bne.n	8003806 <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80038d6:	697a      	ldr	r2, [r7, #20]
 80038d8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	0018      	movs	r0, r3
 80038de:	f000 f8c7 	bl	8003a70 <I2C_WaitOnSTOPFlagUntilTimeout>
 80038e2:	1e03      	subs	r3, r0, #0
 80038e4:	d001      	beq.n	80038ea <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 80038e6:	2301      	movs	r3, #1
 80038e8:	e01a      	b.n	8003920 <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	2220      	movs	r2, #32
 80038f0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	685a      	ldr	r2, [r3, #4]
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	490b      	ldr	r1, [pc, #44]	; (800392c <HAL_I2C_Master_Receive+0x20c>)
 80038fe:	400a      	ands	r2, r1
 8003900:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	2241      	movs	r2, #65	; 0x41
 8003906:	2120      	movs	r1, #32
 8003908:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	2242      	movs	r2, #66	; 0x42
 800390e:	2100      	movs	r1, #0
 8003910:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	2240      	movs	r2, #64	; 0x40
 8003916:	2100      	movs	r1, #0
 8003918:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800391a:	2300      	movs	r3, #0
 800391c:	e000      	b.n	8003920 <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 800391e:	2302      	movs	r3, #2
  }
}
 8003920:	0018      	movs	r0, r3
 8003922:	46bd      	mov	sp, r7
 8003924:	b007      	add	sp, #28
 8003926:	bd90      	pop	{r4, r7, pc}
 8003928:	80002400 	.word	0x80002400
 800392c:	fe00e800 	.word	0xfe00e800

08003930 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	b082      	sub	sp, #8
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	699b      	ldr	r3, [r3, #24]
 800393e:	2202      	movs	r2, #2
 8003940:	4013      	ands	r3, r2
 8003942:	2b02      	cmp	r3, #2
 8003944:	d103      	bne.n	800394e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	2200      	movs	r2, #0
 800394c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	699b      	ldr	r3, [r3, #24]
 8003954:	2201      	movs	r2, #1
 8003956:	4013      	ands	r3, r2
 8003958:	2b01      	cmp	r3, #1
 800395a:	d007      	beq.n	800396c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	699a      	ldr	r2, [r3, #24]
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	2101      	movs	r1, #1
 8003968:	430a      	orrs	r2, r1
 800396a:	619a      	str	r2, [r3, #24]
  }
}
 800396c:	46c0      	nop			; (mov r8, r8)
 800396e:	46bd      	mov	sp, r7
 8003970:	b002      	add	sp, #8
 8003972:	bd80      	pop	{r7, pc}

08003974 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003974:	b580      	push	{r7, lr}
 8003976:	b084      	sub	sp, #16
 8003978:	af00      	add	r7, sp, #0
 800397a:	60f8      	str	r0, [r7, #12]
 800397c:	60b9      	str	r1, [r7, #8]
 800397e:	603b      	str	r3, [r7, #0]
 8003980:	1dfb      	adds	r3, r7, #7
 8003982:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003984:	e021      	b.n	80039ca <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003986:	683b      	ldr	r3, [r7, #0]
 8003988:	3301      	adds	r3, #1
 800398a:	d01e      	beq.n	80039ca <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800398c:	f7ff fade 	bl	8002f4c <HAL_GetTick>
 8003990:	0002      	movs	r2, r0
 8003992:	69bb      	ldr	r3, [r7, #24]
 8003994:	1ad3      	subs	r3, r2, r3
 8003996:	683a      	ldr	r2, [r7, #0]
 8003998:	429a      	cmp	r2, r3
 800399a:	d302      	bcc.n	80039a2 <I2C_WaitOnFlagUntilTimeout+0x2e>
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d113      	bne.n	80039ca <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039a6:	2220      	movs	r2, #32
 80039a8:	431a      	orrs	r2, r3
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	2241      	movs	r2, #65	; 0x41
 80039b2:	2120      	movs	r1, #32
 80039b4:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	2242      	movs	r2, #66	; 0x42
 80039ba:	2100      	movs	r1, #0
 80039bc:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	2240      	movs	r2, #64	; 0x40
 80039c2:	2100      	movs	r1, #0
 80039c4:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 80039c6:	2301      	movs	r3, #1
 80039c8:	e00f      	b.n	80039ea <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	699b      	ldr	r3, [r3, #24]
 80039d0:	68ba      	ldr	r2, [r7, #8]
 80039d2:	4013      	ands	r3, r2
 80039d4:	68ba      	ldr	r2, [r7, #8]
 80039d6:	1ad3      	subs	r3, r2, r3
 80039d8:	425a      	negs	r2, r3
 80039da:	4153      	adcs	r3, r2
 80039dc:	b2db      	uxtb	r3, r3
 80039de:	001a      	movs	r2, r3
 80039e0:	1dfb      	adds	r3, r7, #7
 80039e2:	781b      	ldrb	r3, [r3, #0]
 80039e4:	429a      	cmp	r2, r3
 80039e6:	d0ce      	beq.n	8003986 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80039e8:	2300      	movs	r3, #0
}
 80039ea:	0018      	movs	r0, r3
 80039ec:	46bd      	mov	sp, r7
 80039ee:	b004      	add	sp, #16
 80039f0:	bd80      	pop	{r7, pc}

080039f2 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80039f2:	b580      	push	{r7, lr}
 80039f4:	b084      	sub	sp, #16
 80039f6:	af00      	add	r7, sp, #0
 80039f8:	60f8      	str	r0, [r7, #12]
 80039fa:	60b9      	str	r1, [r7, #8]
 80039fc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80039fe:	e02b      	b.n	8003a58 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a00:	687a      	ldr	r2, [r7, #4]
 8003a02:	68b9      	ldr	r1, [r7, #8]
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	0018      	movs	r0, r3
 8003a08:	f000 f8da 	bl	8003bc0 <I2C_IsAcknowledgeFailed>
 8003a0c:	1e03      	subs	r3, r0, #0
 8003a0e:	d001      	beq.n	8003a14 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003a10:	2301      	movs	r3, #1
 8003a12:	e029      	b.n	8003a68 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a14:	68bb      	ldr	r3, [r7, #8]
 8003a16:	3301      	adds	r3, #1
 8003a18:	d01e      	beq.n	8003a58 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a1a:	f7ff fa97 	bl	8002f4c <HAL_GetTick>
 8003a1e:	0002      	movs	r2, r0
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	1ad3      	subs	r3, r2, r3
 8003a24:	68ba      	ldr	r2, [r7, #8]
 8003a26:	429a      	cmp	r2, r3
 8003a28:	d302      	bcc.n	8003a30 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8003a2a:	68bb      	ldr	r3, [r7, #8]
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d113      	bne.n	8003a58 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a34:	2220      	movs	r2, #32
 8003a36:	431a      	orrs	r2, r3
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	2241      	movs	r2, #65	; 0x41
 8003a40:	2120      	movs	r1, #32
 8003a42:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	2242      	movs	r2, #66	; 0x42
 8003a48:	2100      	movs	r1, #0
 8003a4a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	2240      	movs	r2, #64	; 0x40
 8003a50:	2100      	movs	r1, #0
 8003a52:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8003a54:	2301      	movs	r3, #1
 8003a56:	e007      	b.n	8003a68 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	699b      	ldr	r3, [r3, #24]
 8003a5e:	2202      	movs	r2, #2
 8003a60:	4013      	ands	r3, r2
 8003a62:	2b02      	cmp	r3, #2
 8003a64:	d1cc      	bne.n	8003a00 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003a66:	2300      	movs	r3, #0
}
 8003a68:	0018      	movs	r0, r3
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	b004      	add	sp, #16
 8003a6e:	bd80      	pop	{r7, pc}

08003a70 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b084      	sub	sp, #16
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	60f8      	str	r0, [r7, #12]
 8003a78:	60b9      	str	r1, [r7, #8]
 8003a7a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003a7c:	e028      	b.n	8003ad0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a7e:	687a      	ldr	r2, [r7, #4]
 8003a80:	68b9      	ldr	r1, [r7, #8]
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	0018      	movs	r0, r3
 8003a86:	f000 f89b 	bl	8003bc0 <I2C_IsAcknowledgeFailed>
 8003a8a:	1e03      	subs	r3, r0, #0
 8003a8c:	d001      	beq.n	8003a92 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003a8e:	2301      	movs	r3, #1
 8003a90:	e026      	b.n	8003ae0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a92:	f7ff fa5b 	bl	8002f4c <HAL_GetTick>
 8003a96:	0002      	movs	r2, r0
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	1ad3      	subs	r3, r2, r3
 8003a9c:	68ba      	ldr	r2, [r7, #8]
 8003a9e:	429a      	cmp	r2, r3
 8003aa0:	d302      	bcc.n	8003aa8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003aa2:	68bb      	ldr	r3, [r7, #8]
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d113      	bne.n	8003ad0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003aac:	2220      	movs	r2, #32
 8003aae:	431a      	orrs	r2, r3
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	2241      	movs	r2, #65	; 0x41
 8003ab8:	2120      	movs	r1, #32
 8003aba:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	2242      	movs	r2, #66	; 0x42
 8003ac0:	2100      	movs	r1, #0
 8003ac2:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	2240      	movs	r2, #64	; 0x40
 8003ac8:	2100      	movs	r1, #0
 8003aca:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8003acc:	2301      	movs	r3, #1
 8003ace:	e007      	b.n	8003ae0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	699b      	ldr	r3, [r3, #24]
 8003ad6:	2220      	movs	r2, #32
 8003ad8:	4013      	ands	r3, r2
 8003ada:	2b20      	cmp	r3, #32
 8003adc:	d1cf      	bne.n	8003a7e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003ade:	2300      	movs	r3, #0
}
 8003ae0:	0018      	movs	r0, r3
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	b004      	add	sp, #16
 8003ae6:	bd80      	pop	{r7, pc}

08003ae8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b084      	sub	sp, #16
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	60f8      	str	r0, [r7, #12]
 8003af0:	60b9      	str	r1, [r7, #8]
 8003af2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003af4:	e055      	b.n	8003ba2 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003af6:	687a      	ldr	r2, [r7, #4]
 8003af8:	68b9      	ldr	r1, [r7, #8]
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	0018      	movs	r0, r3
 8003afe:	f000 f85f 	bl	8003bc0 <I2C_IsAcknowledgeFailed>
 8003b02:	1e03      	subs	r3, r0, #0
 8003b04:	d001      	beq.n	8003b0a <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003b06:	2301      	movs	r3, #1
 8003b08:	e053      	b.n	8003bb2 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	699b      	ldr	r3, [r3, #24]
 8003b10:	2220      	movs	r2, #32
 8003b12:	4013      	ands	r3, r2
 8003b14:	2b20      	cmp	r3, #32
 8003b16:	d129      	bne.n	8003b6c <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	699b      	ldr	r3, [r3, #24]
 8003b1e:	2204      	movs	r2, #4
 8003b20:	4013      	ands	r3, r2
 8003b22:	2b04      	cmp	r3, #4
 8003b24:	d105      	bne.n	8003b32 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d001      	beq.n	8003b32 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8003b2e:	2300      	movs	r3, #0
 8003b30:	e03f      	b.n	8003bb2 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	2220      	movs	r2, #32
 8003b38:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	685a      	ldr	r2, [r3, #4]
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	491d      	ldr	r1, [pc, #116]	; (8003bbc <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 8003b46:	400a      	ands	r2, r1
 8003b48:	605a      	str	r2, [r3, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	2241      	movs	r2, #65	; 0x41
 8003b54:	2120      	movs	r1, #32
 8003b56:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	2242      	movs	r2, #66	; 0x42
 8003b5c:	2100      	movs	r1, #0
 8003b5e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	2240      	movs	r2, #64	; 0x40
 8003b64:	2100      	movs	r1, #0
 8003b66:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8003b68:	2301      	movs	r3, #1
 8003b6a:	e022      	b.n	8003bb2 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b6c:	f7ff f9ee 	bl	8002f4c <HAL_GetTick>
 8003b70:	0002      	movs	r2, r0
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	1ad3      	subs	r3, r2, r3
 8003b76:	68ba      	ldr	r2, [r7, #8]
 8003b78:	429a      	cmp	r2, r3
 8003b7a:	d302      	bcc.n	8003b82 <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 8003b7c:	68bb      	ldr	r3, [r7, #8]
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d10f      	bne.n	8003ba2 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b86:	2220      	movs	r2, #32
 8003b88:	431a      	orrs	r2, r3
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	2241      	movs	r2, #65	; 0x41
 8003b92:	2120      	movs	r1, #32
 8003b94:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	2240      	movs	r2, #64	; 0x40
 8003b9a:	2100      	movs	r1, #0
 8003b9c:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8003b9e:	2301      	movs	r3, #1
 8003ba0:	e007      	b.n	8003bb2 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	699b      	ldr	r3, [r3, #24]
 8003ba8:	2204      	movs	r2, #4
 8003baa:	4013      	ands	r3, r2
 8003bac:	2b04      	cmp	r3, #4
 8003bae:	d1a2      	bne.n	8003af6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003bb0:	2300      	movs	r3, #0
}
 8003bb2:	0018      	movs	r0, r3
 8003bb4:	46bd      	mov	sp, r7
 8003bb6:	b004      	add	sp, #16
 8003bb8:	bd80      	pop	{r7, pc}
 8003bba:	46c0      	nop			; (mov r8, r8)
 8003bbc:	fe00e800 	.word	0xfe00e800

08003bc0 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003bc0:	b580      	push	{r7, lr}
 8003bc2:	b084      	sub	sp, #16
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	60f8      	str	r0, [r7, #12]
 8003bc8:	60b9      	str	r1, [r7, #8]
 8003bca:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	699b      	ldr	r3, [r3, #24]
 8003bd2:	2210      	movs	r2, #16
 8003bd4:	4013      	ands	r3, r2
 8003bd6:	2b10      	cmp	r3, #16
 8003bd8:	d164      	bne.n	8003ca4 <I2C_IsAcknowledgeFailed+0xe4>
  {
    /* In case of Soft End condition, generate the STOP condition */
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	685a      	ldr	r2, [r3, #4]
 8003be0:	2380      	movs	r3, #128	; 0x80
 8003be2:	049b      	lsls	r3, r3, #18
 8003be4:	401a      	ands	r2, r3
 8003be6:	2380      	movs	r3, #128	; 0x80
 8003be8:	049b      	lsls	r3, r3, #18
 8003bea:	429a      	cmp	r2, r3
 8003bec:	d02b      	beq.n	8003c46 <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Generate Stop */
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	685a      	ldr	r2, [r3, #4]
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	2180      	movs	r1, #128	; 0x80
 8003bfa:	01c9      	lsls	r1, r1, #7
 8003bfc:	430a      	orrs	r2, r1
 8003bfe:	605a      	str	r2, [r3, #4]
    }
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003c00:	e021      	b.n	8003c46 <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003c02:	68bb      	ldr	r3, [r7, #8]
 8003c04:	3301      	adds	r3, #1
 8003c06:	d01e      	beq.n	8003c46 <I2C_IsAcknowledgeFailed+0x86>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c08:	f7ff f9a0 	bl	8002f4c <HAL_GetTick>
 8003c0c:	0002      	movs	r2, r0
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	1ad3      	subs	r3, r2, r3
 8003c12:	68ba      	ldr	r2, [r7, #8]
 8003c14:	429a      	cmp	r2, r3
 8003c16:	d302      	bcc.n	8003c1e <I2C_IsAcknowledgeFailed+0x5e>
 8003c18:	68bb      	ldr	r3, [r7, #8]
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d113      	bne.n	8003c46 <I2C_IsAcknowledgeFailed+0x86>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c22:	2220      	movs	r2, #32
 8003c24:	431a      	orrs	r2, r3
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	2241      	movs	r2, #65	; 0x41
 8003c2e:	2120      	movs	r1, #32
 8003c30:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	2242      	movs	r2, #66	; 0x42
 8003c36:	2100      	movs	r1, #0
 8003c38:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	2240      	movs	r2, #64	; 0x40
 8003c3e:	2100      	movs	r1, #0
 8003c40:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003c42:	2301      	movs	r3, #1
 8003c44:	e02f      	b.n	8003ca6 <I2C_IsAcknowledgeFailed+0xe6>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	699b      	ldr	r3, [r3, #24]
 8003c4c:	2220      	movs	r2, #32
 8003c4e:	4013      	ands	r3, r2
 8003c50:	2b20      	cmp	r3, #32
 8003c52:	d1d6      	bne.n	8003c02 <I2C_IsAcknowledgeFailed+0x42>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	2210      	movs	r2, #16
 8003c5a:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	2220      	movs	r2, #32
 8003c62:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	0018      	movs	r0, r3
 8003c68:	f7ff fe62 	bl	8003930 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	685a      	ldr	r2, [r3, #4]
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	490e      	ldr	r1, [pc, #56]	; (8003cb0 <I2C_IsAcknowledgeFailed+0xf0>)
 8003c78:	400a      	ands	r2, r1
 8003c7a:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c80:	2204      	movs	r2, #4
 8003c82:	431a      	orrs	r2, r3
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	2241      	movs	r2, #65	; 0x41
 8003c8c:	2120      	movs	r1, #32
 8003c8e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	2242      	movs	r2, #66	; 0x42
 8003c94:	2100      	movs	r1, #0
 8003c96:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	2240      	movs	r2, #64	; 0x40
 8003c9c:	2100      	movs	r1, #0
 8003c9e:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8003ca0:	2301      	movs	r3, #1
 8003ca2:	e000      	b.n	8003ca6 <I2C_IsAcknowledgeFailed+0xe6>
  }
  return HAL_OK;
 8003ca4:	2300      	movs	r3, #0
}
 8003ca6:	0018      	movs	r0, r3
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	b004      	add	sp, #16
 8003cac:	bd80      	pop	{r7, pc}
 8003cae:	46c0      	nop			; (mov r8, r8)
 8003cb0:	fe00e800 	.word	0xfe00e800

08003cb4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003cb4:	b590      	push	{r4, r7, lr}
 8003cb6:	b085      	sub	sp, #20
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	60f8      	str	r0, [r7, #12]
 8003cbc:	0008      	movs	r0, r1
 8003cbe:	0011      	movs	r1, r2
 8003cc0:	607b      	str	r3, [r7, #4]
 8003cc2:	240a      	movs	r4, #10
 8003cc4:	193b      	adds	r3, r7, r4
 8003cc6:	1c02      	adds	r2, r0, #0
 8003cc8:	801a      	strh	r2, [r3, #0]
 8003cca:	2009      	movs	r0, #9
 8003ccc:	183b      	adds	r3, r7, r0
 8003cce:	1c0a      	adds	r2, r1, #0
 8003cd0:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	685b      	ldr	r3, [r3, #4]
 8003cd8:	6a3a      	ldr	r2, [r7, #32]
 8003cda:	0d51      	lsrs	r1, r2, #21
 8003cdc:	2280      	movs	r2, #128	; 0x80
 8003cde:	00d2      	lsls	r2, r2, #3
 8003ce0:	400a      	ands	r2, r1
 8003ce2:	490e      	ldr	r1, [pc, #56]	; (8003d1c <I2C_TransferConfig+0x68>)
 8003ce4:	430a      	orrs	r2, r1
 8003ce6:	43d2      	mvns	r2, r2
 8003ce8:	401a      	ands	r2, r3
 8003cea:	0011      	movs	r1, r2
 8003cec:	193b      	adds	r3, r7, r4
 8003cee:	881b      	ldrh	r3, [r3, #0]
 8003cf0:	059b      	lsls	r3, r3, #22
 8003cf2:	0d9a      	lsrs	r2, r3, #22
 8003cf4:	183b      	adds	r3, r7, r0
 8003cf6:	781b      	ldrb	r3, [r3, #0]
 8003cf8:	0418      	lsls	r0, r3, #16
 8003cfa:	23ff      	movs	r3, #255	; 0xff
 8003cfc:	041b      	lsls	r3, r3, #16
 8003cfe:	4003      	ands	r3, r0
 8003d00:	431a      	orrs	r2, r3
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	431a      	orrs	r2, r3
 8003d06:	6a3b      	ldr	r3, [r7, #32]
 8003d08:	431a      	orrs	r2, r3
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	430a      	orrs	r2, r1
 8003d10:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 8003d12:	46c0      	nop			; (mov r8, r8)
 8003d14:	46bd      	mov	sp, r7
 8003d16:	b005      	add	sp, #20
 8003d18:	bd90      	pop	{r4, r7, pc}
 8003d1a:	46c0      	nop			; (mov r8, r8)
 8003d1c:	03ff63ff 	.word	0x03ff63ff

08003d20 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003d20:	b580      	push	{r7, lr}
 8003d22:	b082      	sub	sp, #8
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	6078      	str	r0, [r7, #4]
 8003d28:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	2241      	movs	r2, #65	; 0x41
 8003d2e:	5c9b      	ldrb	r3, [r3, r2]
 8003d30:	b2db      	uxtb	r3, r3
 8003d32:	2b20      	cmp	r3, #32
 8003d34:	d138      	bne.n	8003da8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	2240      	movs	r2, #64	; 0x40
 8003d3a:	5c9b      	ldrb	r3, [r3, r2]
 8003d3c:	2b01      	cmp	r3, #1
 8003d3e:	d101      	bne.n	8003d44 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003d40:	2302      	movs	r3, #2
 8003d42:	e032      	b.n	8003daa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	2240      	movs	r2, #64	; 0x40
 8003d48:	2101      	movs	r1, #1
 8003d4a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2241      	movs	r2, #65	; 0x41
 8003d50:	2124      	movs	r1, #36	; 0x24
 8003d52:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	681a      	ldr	r2, [r3, #0]
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	2101      	movs	r1, #1
 8003d60:	438a      	bics	r2, r1
 8003d62:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	681a      	ldr	r2, [r3, #0]
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	4911      	ldr	r1, [pc, #68]	; (8003db4 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8003d70:	400a      	ands	r2, r1
 8003d72:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	6819      	ldr	r1, [r3, #0]
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	683a      	ldr	r2, [r7, #0]
 8003d80:	430a      	orrs	r2, r1
 8003d82:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	681a      	ldr	r2, [r3, #0]
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	2101      	movs	r1, #1
 8003d90:	430a      	orrs	r2, r1
 8003d92:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	2241      	movs	r2, #65	; 0x41
 8003d98:	2120      	movs	r1, #32
 8003d9a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	2240      	movs	r2, #64	; 0x40
 8003da0:	2100      	movs	r1, #0
 8003da2:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003da4:	2300      	movs	r3, #0
 8003da6:	e000      	b.n	8003daa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003da8:	2302      	movs	r3, #2
  }
}
 8003daa:	0018      	movs	r0, r3
 8003dac:	46bd      	mov	sp, r7
 8003dae:	b002      	add	sp, #8
 8003db0:	bd80      	pop	{r7, pc}
 8003db2:	46c0      	nop			; (mov r8, r8)
 8003db4:	ffffefff 	.word	0xffffefff

08003db8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003db8:	b580      	push	{r7, lr}
 8003dba:	b084      	sub	sp, #16
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	6078      	str	r0, [r7, #4]
 8003dc0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	2241      	movs	r2, #65	; 0x41
 8003dc6:	5c9b      	ldrb	r3, [r3, r2]
 8003dc8:	b2db      	uxtb	r3, r3
 8003dca:	2b20      	cmp	r3, #32
 8003dcc:	d139      	bne.n	8003e42 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	2240      	movs	r2, #64	; 0x40
 8003dd2:	5c9b      	ldrb	r3, [r3, r2]
 8003dd4:	2b01      	cmp	r3, #1
 8003dd6:	d101      	bne.n	8003ddc <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003dd8:	2302      	movs	r3, #2
 8003dda:	e033      	b.n	8003e44 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2240      	movs	r2, #64	; 0x40
 8003de0:	2101      	movs	r1, #1
 8003de2:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	2241      	movs	r2, #65	; 0x41
 8003de8:	2124      	movs	r1, #36	; 0x24
 8003dea:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	681a      	ldr	r2, [r3, #0]
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	2101      	movs	r1, #1
 8003df8:	438a      	bics	r2, r1
 8003dfa:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	4a11      	ldr	r2, [pc, #68]	; (8003e4c <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8003e08:	4013      	ands	r3, r2
 8003e0a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003e0c:	683b      	ldr	r3, [r7, #0]
 8003e0e:	021b      	lsls	r3, r3, #8
 8003e10:	68fa      	ldr	r2, [r7, #12]
 8003e12:	4313      	orrs	r3, r2
 8003e14:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	68fa      	ldr	r2, [r7, #12]
 8003e1c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	681a      	ldr	r2, [r3, #0]
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	2101      	movs	r1, #1
 8003e2a:	430a      	orrs	r2, r1
 8003e2c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	2241      	movs	r2, #65	; 0x41
 8003e32:	2120      	movs	r1, #32
 8003e34:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	2240      	movs	r2, #64	; 0x40
 8003e3a:	2100      	movs	r1, #0
 8003e3c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003e3e:	2300      	movs	r3, #0
 8003e40:	e000      	b.n	8003e44 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003e42:	2302      	movs	r3, #2
  }
}
 8003e44:	0018      	movs	r0, r3
 8003e46:	46bd      	mov	sp, r7
 8003e48:	b004      	add	sp, #16
 8003e4a:	bd80      	pop	{r7, pc}
 8003e4c:	fffff0ff 	.word	0xfffff0ff

08003e50 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003e50:	b580      	push	{r7, lr}
 8003e52:	b088      	sub	sp, #32
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d101      	bne.n	8003e62 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003e5e:	2301      	movs	r3, #1
 8003e60:	e301      	b.n	8004466 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	2201      	movs	r2, #1
 8003e68:	4013      	ands	r3, r2
 8003e6a:	d100      	bne.n	8003e6e <HAL_RCC_OscConfig+0x1e>
 8003e6c:	e08d      	b.n	8003f8a <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003e6e:	4bc3      	ldr	r3, [pc, #780]	; (800417c <HAL_RCC_OscConfig+0x32c>)
 8003e70:	685b      	ldr	r3, [r3, #4]
 8003e72:	220c      	movs	r2, #12
 8003e74:	4013      	ands	r3, r2
 8003e76:	2b04      	cmp	r3, #4
 8003e78:	d00e      	beq.n	8003e98 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003e7a:	4bc0      	ldr	r3, [pc, #768]	; (800417c <HAL_RCC_OscConfig+0x32c>)
 8003e7c:	685b      	ldr	r3, [r3, #4]
 8003e7e:	220c      	movs	r2, #12
 8003e80:	4013      	ands	r3, r2
 8003e82:	2b08      	cmp	r3, #8
 8003e84:	d116      	bne.n	8003eb4 <HAL_RCC_OscConfig+0x64>
 8003e86:	4bbd      	ldr	r3, [pc, #756]	; (800417c <HAL_RCC_OscConfig+0x32c>)
 8003e88:	685a      	ldr	r2, [r3, #4]
 8003e8a:	2380      	movs	r3, #128	; 0x80
 8003e8c:	025b      	lsls	r3, r3, #9
 8003e8e:	401a      	ands	r2, r3
 8003e90:	2380      	movs	r3, #128	; 0x80
 8003e92:	025b      	lsls	r3, r3, #9
 8003e94:	429a      	cmp	r2, r3
 8003e96:	d10d      	bne.n	8003eb4 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e98:	4bb8      	ldr	r3, [pc, #736]	; (800417c <HAL_RCC_OscConfig+0x32c>)
 8003e9a:	681a      	ldr	r2, [r3, #0]
 8003e9c:	2380      	movs	r3, #128	; 0x80
 8003e9e:	029b      	lsls	r3, r3, #10
 8003ea0:	4013      	ands	r3, r2
 8003ea2:	d100      	bne.n	8003ea6 <HAL_RCC_OscConfig+0x56>
 8003ea4:	e070      	b.n	8003f88 <HAL_RCC_OscConfig+0x138>
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	685b      	ldr	r3, [r3, #4]
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d000      	beq.n	8003eb0 <HAL_RCC_OscConfig+0x60>
 8003eae:	e06b      	b.n	8003f88 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8003eb0:	2301      	movs	r3, #1
 8003eb2:	e2d8      	b.n	8004466 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	685b      	ldr	r3, [r3, #4]
 8003eb8:	2b01      	cmp	r3, #1
 8003eba:	d107      	bne.n	8003ecc <HAL_RCC_OscConfig+0x7c>
 8003ebc:	4baf      	ldr	r3, [pc, #700]	; (800417c <HAL_RCC_OscConfig+0x32c>)
 8003ebe:	681a      	ldr	r2, [r3, #0]
 8003ec0:	4bae      	ldr	r3, [pc, #696]	; (800417c <HAL_RCC_OscConfig+0x32c>)
 8003ec2:	2180      	movs	r1, #128	; 0x80
 8003ec4:	0249      	lsls	r1, r1, #9
 8003ec6:	430a      	orrs	r2, r1
 8003ec8:	601a      	str	r2, [r3, #0]
 8003eca:	e02f      	b.n	8003f2c <HAL_RCC_OscConfig+0xdc>
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	685b      	ldr	r3, [r3, #4]
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d10c      	bne.n	8003eee <HAL_RCC_OscConfig+0x9e>
 8003ed4:	4ba9      	ldr	r3, [pc, #676]	; (800417c <HAL_RCC_OscConfig+0x32c>)
 8003ed6:	681a      	ldr	r2, [r3, #0]
 8003ed8:	4ba8      	ldr	r3, [pc, #672]	; (800417c <HAL_RCC_OscConfig+0x32c>)
 8003eda:	49a9      	ldr	r1, [pc, #676]	; (8004180 <HAL_RCC_OscConfig+0x330>)
 8003edc:	400a      	ands	r2, r1
 8003ede:	601a      	str	r2, [r3, #0]
 8003ee0:	4ba6      	ldr	r3, [pc, #664]	; (800417c <HAL_RCC_OscConfig+0x32c>)
 8003ee2:	681a      	ldr	r2, [r3, #0]
 8003ee4:	4ba5      	ldr	r3, [pc, #660]	; (800417c <HAL_RCC_OscConfig+0x32c>)
 8003ee6:	49a7      	ldr	r1, [pc, #668]	; (8004184 <HAL_RCC_OscConfig+0x334>)
 8003ee8:	400a      	ands	r2, r1
 8003eea:	601a      	str	r2, [r3, #0]
 8003eec:	e01e      	b.n	8003f2c <HAL_RCC_OscConfig+0xdc>
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	685b      	ldr	r3, [r3, #4]
 8003ef2:	2b05      	cmp	r3, #5
 8003ef4:	d10e      	bne.n	8003f14 <HAL_RCC_OscConfig+0xc4>
 8003ef6:	4ba1      	ldr	r3, [pc, #644]	; (800417c <HAL_RCC_OscConfig+0x32c>)
 8003ef8:	681a      	ldr	r2, [r3, #0]
 8003efa:	4ba0      	ldr	r3, [pc, #640]	; (800417c <HAL_RCC_OscConfig+0x32c>)
 8003efc:	2180      	movs	r1, #128	; 0x80
 8003efe:	02c9      	lsls	r1, r1, #11
 8003f00:	430a      	orrs	r2, r1
 8003f02:	601a      	str	r2, [r3, #0]
 8003f04:	4b9d      	ldr	r3, [pc, #628]	; (800417c <HAL_RCC_OscConfig+0x32c>)
 8003f06:	681a      	ldr	r2, [r3, #0]
 8003f08:	4b9c      	ldr	r3, [pc, #624]	; (800417c <HAL_RCC_OscConfig+0x32c>)
 8003f0a:	2180      	movs	r1, #128	; 0x80
 8003f0c:	0249      	lsls	r1, r1, #9
 8003f0e:	430a      	orrs	r2, r1
 8003f10:	601a      	str	r2, [r3, #0]
 8003f12:	e00b      	b.n	8003f2c <HAL_RCC_OscConfig+0xdc>
 8003f14:	4b99      	ldr	r3, [pc, #612]	; (800417c <HAL_RCC_OscConfig+0x32c>)
 8003f16:	681a      	ldr	r2, [r3, #0]
 8003f18:	4b98      	ldr	r3, [pc, #608]	; (800417c <HAL_RCC_OscConfig+0x32c>)
 8003f1a:	4999      	ldr	r1, [pc, #612]	; (8004180 <HAL_RCC_OscConfig+0x330>)
 8003f1c:	400a      	ands	r2, r1
 8003f1e:	601a      	str	r2, [r3, #0]
 8003f20:	4b96      	ldr	r3, [pc, #600]	; (800417c <HAL_RCC_OscConfig+0x32c>)
 8003f22:	681a      	ldr	r2, [r3, #0]
 8003f24:	4b95      	ldr	r3, [pc, #596]	; (800417c <HAL_RCC_OscConfig+0x32c>)
 8003f26:	4997      	ldr	r1, [pc, #604]	; (8004184 <HAL_RCC_OscConfig+0x334>)
 8003f28:	400a      	ands	r2, r1
 8003f2a:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	685b      	ldr	r3, [r3, #4]
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d014      	beq.n	8003f5e <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f34:	f7ff f80a 	bl	8002f4c <HAL_GetTick>
 8003f38:	0003      	movs	r3, r0
 8003f3a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f3c:	e008      	b.n	8003f50 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003f3e:	f7ff f805 	bl	8002f4c <HAL_GetTick>
 8003f42:	0002      	movs	r2, r0
 8003f44:	69bb      	ldr	r3, [r7, #24]
 8003f46:	1ad3      	subs	r3, r2, r3
 8003f48:	2b64      	cmp	r3, #100	; 0x64
 8003f4a:	d901      	bls.n	8003f50 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8003f4c:	2303      	movs	r3, #3
 8003f4e:	e28a      	b.n	8004466 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f50:	4b8a      	ldr	r3, [pc, #552]	; (800417c <HAL_RCC_OscConfig+0x32c>)
 8003f52:	681a      	ldr	r2, [r3, #0]
 8003f54:	2380      	movs	r3, #128	; 0x80
 8003f56:	029b      	lsls	r3, r3, #10
 8003f58:	4013      	ands	r3, r2
 8003f5a:	d0f0      	beq.n	8003f3e <HAL_RCC_OscConfig+0xee>
 8003f5c:	e015      	b.n	8003f8a <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f5e:	f7fe fff5 	bl	8002f4c <HAL_GetTick>
 8003f62:	0003      	movs	r3, r0
 8003f64:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f66:	e008      	b.n	8003f7a <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003f68:	f7fe fff0 	bl	8002f4c <HAL_GetTick>
 8003f6c:	0002      	movs	r2, r0
 8003f6e:	69bb      	ldr	r3, [r7, #24]
 8003f70:	1ad3      	subs	r3, r2, r3
 8003f72:	2b64      	cmp	r3, #100	; 0x64
 8003f74:	d901      	bls.n	8003f7a <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8003f76:	2303      	movs	r3, #3
 8003f78:	e275      	b.n	8004466 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f7a:	4b80      	ldr	r3, [pc, #512]	; (800417c <HAL_RCC_OscConfig+0x32c>)
 8003f7c:	681a      	ldr	r2, [r3, #0]
 8003f7e:	2380      	movs	r3, #128	; 0x80
 8003f80:	029b      	lsls	r3, r3, #10
 8003f82:	4013      	ands	r3, r2
 8003f84:	d1f0      	bne.n	8003f68 <HAL_RCC_OscConfig+0x118>
 8003f86:	e000      	b.n	8003f8a <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f88:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	2202      	movs	r2, #2
 8003f90:	4013      	ands	r3, r2
 8003f92:	d100      	bne.n	8003f96 <HAL_RCC_OscConfig+0x146>
 8003f94:	e069      	b.n	800406a <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003f96:	4b79      	ldr	r3, [pc, #484]	; (800417c <HAL_RCC_OscConfig+0x32c>)
 8003f98:	685b      	ldr	r3, [r3, #4]
 8003f9a:	220c      	movs	r2, #12
 8003f9c:	4013      	ands	r3, r2
 8003f9e:	d00b      	beq.n	8003fb8 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003fa0:	4b76      	ldr	r3, [pc, #472]	; (800417c <HAL_RCC_OscConfig+0x32c>)
 8003fa2:	685b      	ldr	r3, [r3, #4]
 8003fa4:	220c      	movs	r2, #12
 8003fa6:	4013      	ands	r3, r2
 8003fa8:	2b08      	cmp	r3, #8
 8003faa:	d11c      	bne.n	8003fe6 <HAL_RCC_OscConfig+0x196>
 8003fac:	4b73      	ldr	r3, [pc, #460]	; (800417c <HAL_RCC_OscConfig+0x32c>)
 8003fae:	685a      	ldr	r2, [r3, #4]
 8003fb0:	2380      	movs	r3, #128	; 0x80
 8003fb2:	025b      	lsls	r3, r3, #9
 8003fb4:	4013      	ands	r3, r2
 8003fb6:	d116      	bne.n	8003fe6 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003fb8:	4b70      	ldr	r3, [pc, #448]	; (800417c <HAL_RCC_OscConfig+0x32c>)
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	2202      	movs	r2, #2
 8003fbe:	4013      	ands	r3, r2
 8003fc0:	d005      	beq.n	8003fce <HAL_RCC_OscConfig+0x17e>
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	68db      	ldr	r3, [r3, #12]
 8003fc6:	2b01      	cmp	r3, #1
 8003fc8:	d001      	beq.n	8003fce <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8003fca:	2301      	movs	r3, #1
 8003fcc:	e24b      	b.n	8004466 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003fce:	4b6b      	ldr	r3, [pc, #428]	; (800417c <HAL_RCC_OscConfig+0x32c>)
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	22f8      	movs	r2, #248	; 0xf8
 8003fd4:	4393      	bics	r3, r2
 8003fd6:	0019      	movs	r1, r3
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	691b      	ldr	r3, [r3, #16]
 8003fdc:	00da      	lsls	r2, r3, #3
 8003fde:	4b67      	ldr	r3, [pc, #412]	; (800417c <HAL_RCC_OscConfig+0x32c>)
 8003fe0:	430a      	orrs	r2, r1
 8003fe2:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003fe4:	e041      	b.n	800406a <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	68db      	ldr	r3, [r3, #12]
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d024      	beq.n	8004038 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003fee:	4b63      	ldr	r3, [pc, #396]	; (800417c <HAL_RCC_OscConfig+0x32c>)
 8003ff0:	681a      	ldr	r2, [r3, #0]
 8003ff2:	4b62      	ldr	r3, [pc, #392]	; (800417c <HAL_RCC_OscConfig+0x32c>)
 8003ff4:	2101      	movs	r1, #1
 8003ff6:	430a      	orrs	r2, r1
 8003ff8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ffa:	f7fe ffa7 	bl	8002f4c <HAL_GetTick>
 8003ffe:	0003      	movs	r3, r0
 8004000:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004002:	e008      	b.n	8004016 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004004:	f7fe ffa2 	bl	8002f4c <HAL_GetTick>
 8004008:	0002      	movs	r2, r0
 800400a:	69bb      	ldr	r3, [r7, #24]
 800400c:	1ad3      	subs	r3, r2, r3
 800400e:	2b02      	cmp	r3, #2
 8004010:	d901      	bls.n	8004016 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8004012:	2303      	movs	r3, #3
 8004014:	e227      	b.n	8004466 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004016:	4b59      	ldr	r3, [pc, #356]	; (800417c <HAL_RCC_OscConfig+0x32c>)
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	2202      	movs	r2, #2
 800401c:	4013      	ands	r3, r2
 800401e:	d0f1      	beq.n	8004004 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004020:	4b56      	ldr	r3, [pc, #344]	; (800417c <HAL_RCC_OscConfig+0x32c>)
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	22f8      	movs	r2, #248	; 0xf8
 8004026:	4393      	bics	r3, r2
 8004028:	0019      	movs	r1, r3
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	691b      	ldr	r3, [r3, #16]
 800402e:	00da      	lsls	r2, r3, #3
 8004030:	4b52      	ldr	r3, [pc, #328]	; (800417c <HAL_RCC_OscConfig+0x32c>)
 8004032:	430a      	orrs	r2, r1
 8004034:	601a      	str	r2, [r3, #0]
 8004036:	e018      	b.n	800406a <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004038:	4b50      	ldr	r3, [pc, #320]	; (800417c <HAL_RCC_OscConfig+0x32c>)
 800403a:	681a      	ldr	r2, [r3, #0]
 800403c:	4b4f      	ldr	r3, [pc, #316]	; (800417c <HAL_RCC_OscConfig+0x32c>)
 800403e:	2101      	movs	r1, #1
 8004040:	438a      	bics	r2, r1
 8004042:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004044:	f7fe ff82 	bl	8002f4c <HAL_GetTick>
 8004048:	0003      	movs	r3, r0
 800404a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800404c:	e008      	b.n	8004060 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800404e:	f7fe ff7d 	bl	8002f4c <HAL_GetTick>
 8004052:	0002      	movs	r2, r0
 8004054:	69bb      	ldr	r3, [r7, #24]
 8004056:	1ad3      	subs	r3, r2, r3
 8004058:	2b02      	cmp	r3, #2
 800405a:	d901      	bls.n	8004060 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 800405c:	2303      	movs	r3, #3
 800405e:	e202      	b.n	8004466 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004060:	4b46      	ldr	r3, [pc, #280]	; (800417c <HAL_RCC_OscConfig+0x32c>)
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	2202      	movs	r2, #2
 8004066:	4013      	ands	r3, r2
 8004068:	d1f1      	bne.n	800404e <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	2208      	movs	r2, #8
 8004070:	4013      	ands	r3, r2
 8004072:	d036      	beq.n	80040e2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	69db      	ldr	r3, [r3, #28]
 8004078:	2b00      	cmp	r3, #0
 800407a:	d019      	beq.n	80040b0 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800407c:	4b3f      	ldr	r3, [pc, #252]	; (800417c <HAL_RCC_OscConfig+0x32c>)
 800407e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004080:	4b3e      	ldr	r3, [pc, #248]	; (800417c <HAL_RCC_OscConfig+0x32c>)
 8004082:	2101      	movs	r1, #1
 8004084:	430a      	orrs	r2, r1
 8004086:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004088:	f7fe ff60 	bl	8002f4c <HAL_GetTick>
 800408c:	0003      	movs	r3, r0
 800408e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004090:	e008      	b.n	80040a4 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004092:	f7fe ff5b 	bl	8002f4c <HAL_GetTick>
 8004096:	0002      	movs	r2, r0
 8004098:	69bb      	ldr	r3, [r7, #24]
 800409a:	1ad3      	subs	r3, r2, r3
 800409c:	2b02      	cmp	r3, #2
 800409e:	d901      	bls.n	80040a4 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 80040a0:	2303      	movs	r3, #3
 80040a2:	e1e0      	b.n	8004466 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80040a4:	4b35      	ldr	r3, [pc, #212]	; (800417c <HAL_RCC_OscConfig+0x32c>)
 80040a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040a8:	2202      	movs	r2, #2
 80040aa:	4013      	ands	r3, r2
 80040ac:	d0f1      	beq.n	8004092 <HAL_RCC_OscConfig+0x242>
 80040ae:	e018      	b.n	80040e2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80040b0:	4b32      	ldr	r3, [pc, #200]	; (800417c <HAL_RCC_OscConfig+0x32c>)
 80040b2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80040b4:	4b31      	ldr	r3, [pc, #196]	; (800417c <HAL_RCC_OscConfig+0x32c>)
 80040b6:	2101      	movs	r1, #1
 80040b8:	438a      	bics	r2, r1
 80040ba:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80040bc:	f7fe ff46 	bl	8002f4c <HAL_GetTick>
 80040c0:	0003      	movs	r3, r0
 80040c2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80040c4:	e008      	b.n	80040d8 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80040c6:	f7fe ff41 	bl	8002f4c <HAL_GetTick>
 80040ca:	0002      	movs	r2, r0
 80040cc:	69bb      	ldr	r3, [r7, #24]
 80040ce:	1ad3      	subs	r3, r2, r3
 80040d0:	2b02      	cmp	r3, #2
 80040d2:	d901      	bls.n	80040d8 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 80040d4:	2303      	movs	r3, #3
 80040d6:	e1c6      	b.n	8004466 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80040d8:	4b28      	ldr	r3, [pc, #160]	; (800417c <HAL_RCC_OscConfig+0x32c>)
 80040da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040dc:	2202      	movs	r2, #2
 80040de:	4013      	ands	r3, r2
 80040e0:	d1f1      	bne.n	80040c6 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	2204      	movs	r2, #4
 80040e8:	4013      	ands	r3, r2
 80040ea:	d100      	bne.n	80040ee <HAL_RCC_OscConfig+0x29e>
 80040ec:	e0b4      	b.n	8004258 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 80040ee:	201f      	movs	r0, #31
 80040f0:	183b      	adds	r3, r7, r0
 80040f2:	2200      	movs	r2, #0
 80040f4:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80040f6:	4b21      	ldr	r3, [pc, #132]	; (800417c <HAL_RCC_OscConfig+0x32c>)
 80040f8:	69da      	ldr	r2, [r3, #28]
 80040fa:	2380      	movs	r3, #128	; 0x80
 80040fc:	055b      	lsls	r3, r3, #21
 80040fe:	4013      	ands	r3, r2
 8004100:	d110      	bne.n	8004124 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004102:	4b1e      	ldr	r3, [pc, #120]	; (800417c <HAL_RCC_OscConfig+0x32c>)
 8004104:	69da      	ldr	r2, [r3, #28]
 8004106:	4b1d      	ldr	r3, [pc, #116]	; (800417c <HAL_RCC_OscConfig+0x32c>)
 8004108:	2180      	movs	r1, #128	; 0x80
 800410a:	0549      	lsls	r1, r1, #21
 800410c:	430a      	orrs	r2, r1
 800410e:	61da      	str	r2, [r3, #28]
 8004110:	4b1a      	ldr	r3, [pc, #104]	; (800417c <HAL_RCC_OscConfig+0x32c>)
 8004112:	69da      	ldr	r2, [r3, #28]
 8004114:	2380      	movs	r3, #128	; 0x80
 8004116:	055b      	lsls	r3, r3, #21
 8004118:	4013      	ands	r3, r2
 800411a:	60fb      	str	r3, [r7, #12]
 800411c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800411e:	183b      	adds	r3, r7, r0
 8004120:	2201      	movs	r2, #1
 8004122:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004124:	4b18      	ldr	r3, [pc, #96]	; (8004188 <HAL_RCC_OscConfig+0x338>)
 8004126:	681a      	ldr	r2, [r3, #0]
 8004128:	2380      	movs	r3, #128	; 0x80
 800412a:	005b      	lsls	r3, r3, #1
 800412c:	4013      	ands	r3, r2
 800412e:	d11a      	bne.n	8004166 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004130:	4b15      	ldr	r3, [pc, #84]	; (8004188 <HAL_RCC_OscConfig+0x338>)
 8004132:	681a      	ldr	r2, [r3, #0]
 8004134:	4b14      	ldr	r3, [pc, #80]	; (8004188 <HAL_RCC_OscConfig+0x338>)
 8004136:	2180      	movs	r1, #128	; 0x80
 8004138:	0049      	lsls	r1, r1, #1
 800413a:	430a      	orrs	r2, r1
 800413c:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800413e:	f7fe ff05 	bl	8002f4c <HAL_GetTick>
 8004142:	0003      	movs	r3, r0
 8004144:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004146:	e008      	b.n	800415a <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004148:	f7fe ff00 	bl	8002f4c <HAL_GetTick>
 800414c:	0002      	movs	r2, r0
 800414e:	69bb      	ldr	r3, [r7, #24]
 8004150:	1ad3      	subs	r3, r2, r3
 8004152:	2b64      	cmp	r3, #100	; 0x64
 8004154:	d901      	bls.n	800415a <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8004156:	2303      	movs	r3, #3
 8004158:	e185      	b.n	8004466 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800415a:	4b0b      	ldr	r3, [pc, #44]	; (8004188 <HAL_RCC_OscConfig+0x338>)
 800415c:	681a      	ldr	r2, [r3, #0]
 800415e:	2380      	movs	r3, #128	; 0x80
 8004160:	005b      	lsls	r3, r3, #1
 8004162:	4013      	ands	r3, r2
 8004164:	d0f0      	beq.n	8004148 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	689b      	ldr	r3, [r3, #8]
 800416a:	2b01      	cmp	r3, #1
 800416c:	d10e      	bne.n	800418c <HAL_RCC_OscConfig+0x33c>
 800416e:	4b03      	ldr	r3, [pc, #12]	; (800417c <HAL_RCC_OscConfig+0x32c>)
 8004170:	6a1a      	ldr	r2, [r3, #32]
 8004172:	4b02      	ldr	r3, [pc, #8]	; (800417c <HAL_RCC_OscConfig+0x32c>)
 8004174:	2101      	movs	r1, #1
 8004176:	430a      	orrs	r2, r1
 8004178:	621a      	str	r2, [r3, #32]
 800417a:	e035      	b.n	80041e8 <HAL_RCC_OscConfig+0x398>
 800417c:	40021000 	.word	0x40021000
 8004180:	fffeffff 	.word	0xfffeffff
 8004184:	fffbffff 	.word	0xfffbffff
 8004188:	40007000 	.word	0x40007000
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	689b      	ldr	r3, [r3, #8]
 8004190:	2b00      	cmp	r3, #0
 8004192:	d10c      	bne.n	80041ae <HAL_RCC_OscConfig+0x35e>
 8004194:	4bb6      	ldr	r3, [pc, #728]	; (8004470 <HAL_RCC_OscConfig+0x620>)
 8004196:	6a1a      	ldr	r2, [r3, #32]
 8004198:	4bb5      	ldr	r3, [pc, #724]	; (8004470 <HAL_RCC_OscConfig+0x620>)
 800419a:	2101      	movs	r1, #1
 800419c:	438a      	bics	r2, r1
 800419e:	621a      	str	r2, [r3, #32]
 80041a0:	4bb3      	ldr	r3, [pc, #716]	; (8004470 <HAL_RCC_OscConfig+0x620>)
 80041a2:	6a1a      	ldr	r2, [r3, #32]
 80041a4:	4bb2      	ldr	r3, [pc, #712]	; (8004470 <HAL_RCC_OscConfig+0x620>)
 80041a6:	2104      	movs	r1, #4
 80041a8:	438a      	bics	r2, r1
 80041aa:	621a      	str	r2, [r3, #32]
 80041ac:	e01c      	b.n	80041e8 <HAL_RCC_OscConfig+0x398>
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	689b      	ldr	r3, [r3, #8]
 80041b2:	2b05      	cmp	r3, #5
 80041b4:	d10c      	bne.n	80041d0 <HAL_RCC_OscConfig+0x380>
 80041b6:	4bae      	ldr	r3, [pc, #696]	; (8004470 <HAL_RCC_OscConfig+0x620>)
 80041b8:	6a1a      	ldr	r2, [r3, #32]
 80041ba:	4bad      	ldr	r3, [pc, #692]	; (8004470 <HAL_RCC_OscConfig+0x620>)
 80041bc:	2104      	movs	r1, #4
 80041be:	430a      	orrs	r2, r1
 80041c0:	621a      	str	r2, [r3, #32]
 80041c2:	4bab      	ldr	r3, [pc, #684]	; (8004470 <HAL_RCC_OscConfig+0x620>)
 80041c4:	6a1a      	ldr	r2, [r3, #32]
 80041c6:	4baa      	ldr	r3, [pc, #680]	; (8004470 <HAL_RCC_OscConfig+0x620>)
 80041c8:	2101      	movs	r1, #1
 80041ca:	430a      	orrs	r2, r1
 80041cc:	621a      	str	r2, [r3, #32]
 80041ce:	e00b      	b.n	80041e8 <HAL_RCC_OscConfig+0x398>
 80041d0:	4ba7      	ldr	r3, [pc, #668]	; (8004470 <HAL_RCC_OscConfig+0x620>)
 80041d2:	6a1a      	ldr	r2, [r3, #32]
 80041d4:	4ba6      	ldr	r3, [pc, #664]	; (8004470 <HAL_RCC_OscConfig+0x620>)
 80041d6:	2101      	movs	r1, #1
 80041d8:	438a      	bics	r2, r1
 80041da:	621a      	str	r2, [r3, #32]
 80041dc:	4ba4      	ldr	r3, [pc, #656]	; (8004470 <HAL_RCC_OscConfig+0x620>)
 80041de:	6a1a      	ldr	r2, [r3, #32]
 80041e0:	4ba3      	ldr	r3, [pc, #652]	; (8004470 <HAL_RCC_OscConfig+0x620>)
 80041e2:	2104      	movs	r1, #4
 80041e4:	438a      	bics	r2, r1
 80041e6:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	689b      	ldr	r3, [r3, #8]
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d014      	beq.n	800421a <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80041f0:	f7fe feac 	bl	8002f4c <HAL_GetTick>
 80041f4:	0003      	movs	r3, r0
 80041f6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041f8:	e009      	b.n	800420e <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80041fa:	f7fe fea7 	bl	8002f4c <HAL_GetTick>
 80041fe:	0002      	movs	r2, r0
 8004200:	69bb      	ldr	r3, [r7, #24]
 8004202:	1ad3      	subs	r3, r2, r3
 8004204:	4a9b      	ldr	r2, [pc, #620]	; (8004474 <HAL_RCC_OscConfig+0x624>)
 8004206:	4293      	cmp	r3, r2
 8004208:	d901      	bls.n	800420e <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 800420a:	2303      	movs	r3, #3
 800420c:	e12b      	b.n	8004466 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800420e:	4b98      	ldr	r3, [pc, #608]	; (8004470 <HAL_RCC_OscConfig+0x620>)
 8004210:	6a1b      	ldr	r3, [r3, #32]
 8004212:	2202      	movs	r2, #2
 8004214:	4013      	ands	r3, r2
 8004216:	d0f0      	beq.n	80041fa <HAL_RCC_OscConfig+0x3aa>
 8004218:	e013      	b.n	8004242 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800421a:	f7fe fe97 	bl	8002f4c <HAL_GetTick>
 800421e:	0003      	movs	r3, r0
 8004220:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004222:	e009      	b.n	8004238 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004224:	f7fe fe92 	bl	8002f4c <HAL_GetTick>
 8004228:	0002      	movs	r2, r0
 800422a:	69bb      	ldr	r3, [r7, #24]
 800422c:	1ad3      	subs	r3, r2, r3
 800422e:	4a91      	ldr	r2, [pc, #580]	; (8004474 <HAL_RCC_OscConfig+0x624>)
 8004230:	4293      	cmp	r3, r2
 8004232:	d901      	bls.n	8004238 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8004234:	2303      	movs	r3, #3
 8004236:	e116      	b.n	8004466 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004238:	4b8d      	ldr	r3, [pc, #564]	; (8004470 <HAL_RCC_OscConfig+0x620>)
 800423a:	6a1b      	ldr	r3, [r3, #32]
 800423c:	2202      	movs	r2, #2
 800423e:	4013      	ands	r3, r2
 8004240:	d1f0      	bne.n	8004224 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004242:	231f      	movs	r3, #31
 8004244:	18fb      	adds	r3, r7, r3
 8004246:	781b      	ldrb	r3, [r3, #0]
 8004248:	2b01      	cmp	r3, #1
 800424a:	d105      	bne.n	8004258 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800424c:	4b88      	ldr	r3, [pc, #544]	; (8004470 <HAL_RCC_OscConfig+0x620>)
 800424e:	69da      	ldr	r2, [r3, #28]
 8004250:	4b87      	ldr	r3, [pc, #540]	; (8004470 <HAL_RCC_OscConfig+0x620>)
 8004252:	4989      	ldr	r1, [pc, #548]	; (8004478 <HAL_RCC_OscConfig+0x628>)
 8004254:	400a      	ands	r2, r1
 8004256:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	2210      	movs	r2, #16
 800425e:	4013      	ands	r3, r2
 8004260:	d063      	beq.n	800432a <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	695b      	ldr	r3, [r3, #20]
 8004266:	2b01      	cmp	r3, #1
 8004268:	d12a      	bne.n	80042c0 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800426a:	4b81      	ldr	r3, [pc, #516]	; (8004470 <HAL_RCC_OscConfig+0x620>)
 800426c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800426e:	4b80      	ldr	r3, [pc, #512]	; (8004470 <HAL_RCC_OscConfig+0x620>)
 8004270:	2104      	movs	r1, #4
 8004272:	430a      	orrs	r2, r1
 8004274:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8004276:	4b7e      	ldr	r3, [pc, #504]	; (8004470 <HAL_RCC_OscConfig+0x620>)
 8004278:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800427a:	4b7d      	ldr	r3, [pc, #500]	; (8004470 <HAL_RCC_OscConfig+0x620>)
 800427c:	2101      	movs	r1, #1
 800427e:	430a      	orrs	r2, r1
 8004280:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004282:	f7fe fe63 	bl	8002f4c <HAL_GetTick>
 8004286:	0003      	movs	r3, r0
 8004288:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800428a:	e008      	b.n	800429e <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800428c:	f7fe fe5e 	bl	8002f4c <HAL_GetTick>
 8004290:	0002      	movs	r2, r0
 8004292:	69bb      	ldr	r3, [r7, #24]
 8004294:	1ad3      	subs	r3, r2, r3
 8004296:	2b02      	cmp	r3, #2
 8004298:	d901      	bls.n	800429e <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 800429a:	2303      	movs	r3, #3
 800429c:	e0e3      	b.n	8004466 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800429e:	4b74      	ldr	r3, [pc, #464]	; (8004470 <HAL_RCC_OscConfig+0x620>)
 80042a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042a2:	2202      	movs	r2, #2
 80042a4:	4013      	ands	r3, r2
 80042a6:	d0f1      	beq.n	800428c <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80042a8:	4b71      	ldr	r3, [pc, #452]	; (8004470 <HAL_RCC_OscConfig+0x620>)
 80042aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042ac:	22f8      	movs	r2, #248	; 0xf8
 80042ae:	4393      	bics	r3, r2
 80042b0:	0019      	movs	r1, r3
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	699b      	ldr	r3, [r3, #24]
 80042b6:	00da      	lsls	r2, r3, #3
 80042b8:	4b6d      	ldr	r3, [pc, #436]	; (8004470 <HAL_RCC_OscConfig+0x620>)
 80042ba:	430a      	orrs	r2, r1
 80042bc:	635a      	str	r2, [r3, #52]	; 0x34
 80042be:	e034      	b.n	800432a <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	695b      	ldr	r3, [r3, #20]
 80042c4:	3305      	adds	r3, #5
 80042c6:	d111      	bne.n	80042ec <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80042c8:	4b69      	ldr	r3, [pc, #420]	; (8004470 <HAL_RCC_OscConfig+0x620>)
 80042ca:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80042cc:	4b68      	ldr	r3, [pc, #416]	; (8004470 <HAL_RCC_OscConfig+0x620>)
 80042ce:	2104      	movs	r1, #4
 80042d0:	438a      	bics	r2, r1
 80042d2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80042d4:	4b66      	ldr	r3, [pc, #408]	; (8004470 <HAL_RCC_OscConfig+0x620>)
 80042d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042d8:	22f8      	movs	r2, #248	; 0xf8
 80042da:	4393      	bics	r3, r2
 80042dc:	0019      	movs	r1, r3
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	699b      	ldr	r3, [r3, #24]
 80042e2:	00da      	lsls	r2, r3, #3
 80042e4:	4b62      	ldr	r3, [pc, #392]	; (8004470 <HAL_RCC_OscConfig+0x620>)
 80042e6:	430a      	orrs	r2, r1
 80042e8:	635a      	str	r2, [r3, #52]	; 0x34
 80042ea:	e01e      	b.n	800432a <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80042ec:	4b60      	ldr	r3, [pc, #384]	; (8004470 <HAL_RCC_OscConfig+0x620>)
 80042ee:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80042f0:	4b5f      	ldr	r3, [pc, #380]	; (8004470 <HAL_RCC_OscConfig+0x620>)
 80042f2:	2104      	movs	r1, #4
 80042f4:	430a      	orrs	r2, r1
 80042f6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80042f8:	4b5d      	ldr	r3, [pc, #372]	; (8004470 <HAL_RCC_OscConfig+0x620>)
 80042fa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80042fc:	4b5c      	ldr	r3, [pc, #368]	; (8004470 <HAL_RCC_OscConfig+0x620>)
 80042fe:	2101      	movs	r1, #1
 8004300:	438a      	bics	r2, r1
 8004302:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004304:	f7fe fe22 	bl	8002f4c <HAL_GetTick>
 8004308:	0003      	movs	r3, r0
 800430a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800430c:	e008      	b.n	8004320 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800430e:	f7fe fe1d 	bl	8002f4c <HAL_GetTick>
 8004312:	0002      	movs	r2, r0
 8004314:	69bb      	ldr	r3, [r7, #24]
 8004316:	1ad3      	subs	r3, r2, r3
 8004318:	2b02      	cmp	r3, #2
 800431a:	d901      	bls.n	8004320 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 800431c:	2303      	movs	r3, #3
 800431e:	e0a2      	b.n	8004466 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8004320:	4b53      	ldr	r3, [pc, #332]	; (8004470 <HAL_RCC_OscConfig+0x620>)
 8004322:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004324:	2202      	movs	r2, #2
 8004326:	4013      	ands	r3, r2
 8004328:	d1f1      	bne.n	800430e <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6a1b      	ldr	r3, [r3, #32]
 800432e:	2b00      	cmp	r3, #0
 8004330:	d100      	bne.n	8004334 <HAL_RCC_OscConfig+0x4e4>
 8004332:	e097      	b.n	8004464 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004334:	4b4e      	ldr	r3, [pc, #312]	; (8004470 <HAL_RCC_OscConfig+0x620>)
 8004336:	685b      	ldr	r3, [r3, #4]
 8004338:	220c      	movs	r2, #12
 800433a:	4013      	ands	r3, r2
 800433c:	2b08      	cmp	r3, #8
 800433e:	d100      	bne.n	8004342 <HAL_RCC_OscConfig+0x4f2>
 8004340:	e06b      	b.n	800441a <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	6a1b      	ldr	r3, [r3, #32]
 8004346:	2b02      	cmp	r3, #2
 8004348:	d14c      	bne.n	80043e4 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800434a:	4b49      	ldr	r3, [pc, #292]	; (8004470 <HAL_RCC_OscConfig+0x620>)
 800434c:	681a      	ldr	r2, [r3, #0]
 800434e:	4b48      	ldr	r3, [pc, #288]	; (8004470 <HAL_RCC_OscConfig+0x620>)
 8004350:	494a      	ldr	r1, [pc, #296]	; (800447c <HAL_RCC_OscConfig+0x62c>)
 8004352:	400a      	ands	r2, r1
 8004354:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004356:	f7fe fdf9 	bl	8002f4c <HAL_GetTick>
 800435a:	0003      	movs	r3, r0
 800435c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800435e:	e008      	b.n	8004372 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004360:	f7fe fdf4 	bl	8002f4c <HAL_GetTick>
 8004364:	0002      	movs	r2, r0
 8004366:	69bb      	ldr	r3, [r7, #24]
 8004368:	1ad3      	subs	r3, r2, r3
 800436a:	2b02      	cmp	r3, #2
 800436c:	d901      	bls.n	8004372 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 800436e:	2303      	movs	r3, #3
 8004370:	e079      	b.n	8004466 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004372:	4b3f      	ldr	r3, [pc, #252]	; (8004470 <HAL_RCC_OscConfig+0x620>)
 8004374:	681a      	ldr	r2, [r3, #0]
 8004376:	2380      	movs	r3, #128	; 0x80
 8004378:	049b      	lsls	r3, r3, #18
 800437a:	4013      	ands	r3, r2
 800437c:	d1f0      	bne.n	8004360 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800437e:	4b3c      	ldr	r3, [pc, #240]	; (8004470 <HAL_RCC_OscConfig+0x620>)
 8004380:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004382:	220f      	movs	r2, #15
 8004384:	4393      	bics	r3, r2
 8004386:	0019      	movs	r1, r3
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800438c:	4b38      	ldr	r3, [pc, #224]	; (8004470 <HAL_RCC_OscConfig+0x620>)
 800438e:	430a      	orrs	r2, r1
 8004390:	62da      	str	r2, [r3, #44]	; 0x2c
 8004392:	4b37      	ldr	r3, [pc, #220]	; (8004470 <HAL_RCC_OscConfig+0x620>)
 8004394:	685b      	ldr	r3, [r3, #4]
 8004396:	4a3a      	ldr	r2, [pc, #232]	; (8004480 <HAL_RCC_OscConfig+0x630>)
 8004398:	4013      	ands	r3, r2
 800439a:	0019      	movs	r1, r3
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043a4:	431a      	orrs	r2, r3
 80043a6:	4b32      	ldr	r3, [pc, #200]	; (8004470 <HAL_RCC_OscConfig+0x620>)
 80043a8:	430a      	orrs	r2, r1
 80043aa:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80043ac:	4b30      	ldr	r3, [pc, #192]	; (8004470 <HAL_RCC_OscConfig+0x620>)
 80043ae:	681a      	ldr	r2, [r3, #0]
 80043b0:	4b2f      	ldr	r3, [pc, #188]	; (8004470 <HAL_RCC_OscConfig+0x620>)
 80043b2:	2180      	movs	r1, #128	; 0x80
 80043b4:	0449      	lsls	r1, r1, #17
 80043b6:	430a      	orrs	r2, r1
 80043b8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043ba:	f7fe fdc7 	bl	8002f4c <HAL_GetTick>
 80043be:	0003      	movs	r3, r0
 80043c0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80043c2:	e008      	b.n	80043d6 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80043c4:	f7fe fdc2 	bl	8002f4c <HAL_GetTick>
 80043c8:	0002      	movs	r2, r0
 80043ca:	69bb      	ldr	r3, [r7, #24]
 80043cc:	1ad3      	subs	r3, r2, r3
 80043ce:	2b02      	cmp	r3, #2
 80043d0:	d901      	bls.n	80043d6 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 80043d2:	2303      	movs	r3, #3
 80043d4:	e047      	b.n	8004466 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80043d6:	4b26      	ldr	r3, [pc, #152]	; (8004470 <HAL_RCC_OscConfig+0x620>)
 80043d8:	681a      	ldr	r2, [r3, #0]
 80043da:	2380      	movs	r3, #128	; 0x80
 80043dc:	049b      	lsls	r3, r3, #18
 80043de:	4013      	ands	r3, r2
 80043e0:	d0f0      	beq.n	80043c4 <HAL_RCC_OscConfig+0x574>
 80043e2:	e03f      	b.n	8004464 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043e4:	4b22      	ldr	r3, [pc, #136]	; (8004470 <HAL_RCC_OscConfig+0x620>)
 80043e6:	681a      	ldr	r2, [r3, #0]
 80043e8:	4b21      	ldr	r3, [pc, #132]	; (8004470 <HAL_RCC_OscConfig+0x620>)
 80043ea:	4924      	ldr	r1, [pc, #144]	; (800447c <HAL_RCC_OscConfig+0x62c>)
 80043ec:	400a      	ands	r2, r1
 80043ee:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043f0:	f7fe fdac 	bl	8002f4c <HAL_GetTick>
 80043f4:	0003      	movs	r3, r0
 80043f6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80043f8:	e008      	b.n	800440c <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80043fa:	f7fe fda7 	bl	8002f4c <HAL_GetTick>
 80043fe:	0002      	movs	r2, r0
 8004400:	69bb      	ldr	r3, [r7, #24]
 8004402:	1ad3      	subs	r3, r2, r3
 8004404:	2b02      	cmp	r3, #2
 8004406:	d901      	bls.n	800440c <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8004408:	2303      	movs	r3, #3
 800440a:	e02c      	b.n	8004466 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800440c:	4b18      	ldr	r3, [pc, #96]	; (8004470 <HAL_RCC_OscConfig+0x620>)
 800440e:	681a      	ldr	r2, [r3, #0]
 8004410:	2380      	movs	r3, #128	; 0x80
 8004412:	049b      	lsls	r3, r3, #18
 8004414:	4013      	ands	r3, r2
 8004416:	d1f0      	bne.n	80043fa <HAL_RCC_OscConfig+0x5aa>
 8004418:	e024      	b.n	8004464 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	6a1b      	ldr	r3, [r3, #32]
 800441e:	2b01      	cmp	r3, #1
 8004420:	d101      	bne.n	8004426 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8004422:	2301      	movs	r3, #1
 8004424:	e01f      	b.n	8004466 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8004426:	4b12      	ldr	r3, [pc, #72]	; (8004470 <HAL_RCC_OscConfig+0x620>)
 8004428:	685b      	ldr	r3, [r3, #4]
 800442a:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 800442c:	4b10      	ldr	r3, [pc, #64]	; (8004470 <HAL_RCC_OscConfig+0x620>)
 800442e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004430:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004432:	697a      	ldr	r2, [r7, #20]
 8004434:	2380      	movs	r3, #128	; 0x80
 8004436:	025b      	lsls	r3, r3, #9
 8004438:	401a      	ands	r2, r3
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800443e:	429a      	cmp	r2, r3
 8004440:	d10e      	bne.n	8004460 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8004442:	693b      	ldr	r3, [r7, #16]
 8004444:	220f      	movs	r2, #15
 8004446:	401a      	ands	r2, r3
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800444c:	429a      	cmp	r2, r3
 800444e:	d107      	bne.n	8004460 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8004450:	697a      	ldr	r2, [r7, #20]
 8004452:	23f0      	movs	r3, #240	; 0xf0
 8004454:	039b      	lsls	r3, r3, #14
 8004456:	401a      	ands	r2, r3
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800445c:	429a      	cmp	r2, r3
 800445e:	d001      	beq.n	8004464 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8004460:	2301      	movs	r3, #1
 8004462:	e000      	b.n	8004466 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8004464:	2300      	movs	r3, #0
}
 8004466:	0018      	movs	r0, r3
 8004468:	46bd      	mov	sp, r7
 800446a:	b008      	add	sp, #32
 800446c:	bd80      	pop	{r7, pc}
 800446e:	46c0      	nop			; (mov r8, r8)
 8004470:	40021000 	.word	0x40021000
 8004474:	00001388 	.word	0x00001388
 8004478:	efffffff 	.word	0xefffffff
 800447c:	feffffff 	.word	0xfeffffff
 8004480:	ffc2ffff 	.word	0xffc2ffff

08004484 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004484:	b580      	push	{r7, lr}
 8004486:	b084      	sub	sp, #16
 8004488:	af00      	add	r7, sp, #0
 800448a:	6078      	str	r0, [r7, #4]
 800448c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	2b00      	cmp	r3, #0
 8004492:	d101      	bne.n	8004498 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004494:	2301      	movs	r3, #1
 8004496:	e0b3      	b.n	8004600 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004498:	4b5b      	ldr	r3, [pc, #364]	; (8004608 <HAL_RCC_ClockConfig+0x184>)
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	2201      	movs	r2, #1
 800449e:	4013      	ands	r3, r2
 80044a0:	683a      	ldr	r2, [r7, #0]
 80044a2:	429a      	cmp	r2, r3
 80044a4:	d911      	bls.n	80044ca <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044a6:	4b58      	ldr	r3, [pc, #352]	; (8004608 <HAL_RCC_ClockConfig+0x184>)
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	2201      	movs	r2, #1
 80044ac:	4393      	bics	r3, r2
 80044ae:	0019      	movs	r1, r3
 80044b0:	4b55      	ldr	r3, [pc, #340]	; (8004608 <HAL_RCC_ClockConfig+0x184>)
 80044b2:	683a      	ldr	r2, [r7, #0]
 80044b4:	430a      	orrs	r2, r1
 80044b6:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80044b8:	4b53      	ldr	r3, [pc, #332]	; (8004608 <HAL_RCC_ClockConfig+0x184>)
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	2201      	movs	r2, #1
 80044be:	4013      	ands	r3, r2
 80044c0:	683a      	ldr	r2, [r7, #0]
 80044c2:	429a      	cmp	r2, r3
 80044c4:	d001      	beq.n	80044ca <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80044c6:	2301      	movs	r3, #1
 80044c8:	e09a      	b.n	8004600 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	2202      	movs	r2, #2
 80044d0:	4013      	ands	r3, r2
 80044d2:	d015      	beq.n	8004500 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	2204      	movs	r2, #4
 80044da:	4013      	ands	r3, r2
 80044dc:	d006      	beq.n	80044ec <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80044de:	4b4b      	ldr	r3, [pc, #300]	; (800460c <HAL_RCC_ClockConfig+0x188>)
 80044e0:	685a      	ldr	r2, [r3, #4]
 80044e2:	4b4a      	ldr	r3, [pc, #296]	; (800460c <HAL_RCC_ClockConfig+0x188>)
 80044e4:	21e0      	movs	r1, #224	; 0xe0
 80044e6:	00c9      	lsls	r1, r1, #3
 80044e8:	430a      	orrs	r2, r1
 80044ea:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80044ec:	4b47      	ldr	r3, [pc, #284]	; (800460c <HAL_RCC_ClockConfig+0x188>)
 80044ee:	685b      	ldr	r3, [r3, #4]
 80044f0:	22f0      	movs	r2, #240	; 0xf0
 80044f2:	4393      	bics	r3, r2
 80044f4:	0019      	movs	r1, r3
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	689a      	ldr	r2, [r3, #8]
 80044fa:	4b44      	ldr	r3, [pc, #272]	; (800460c <HAL_RCC_ClockConfig+0x188>)
 80044fc:	430a      	orrs	r2, r1
 80044fe:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	2201      	movs	r2, #1
 8004506:	4013      	ands	r3, r2
 8004508:	d040      	beq.n	800458c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	685b      	ldr	r3, [r3, #4]
 800450e:	2b01      	cmp	r3, #1
 8004510:	d107      	bne.n	8004522 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004512:	4b3e      	ldr	r3, [pc, #248]	; (800460c <HAL_RCC_ClockConfig+0x188>)
 8004514:	681a      	ldr	r2, [r3, #0]
 8004516:	2380      	movs	r3, #128	; 0x80
 8004518:	029b      	lsls	r3, r3, #10
 800451a:	4013      	ands	r3, r2
 800451c:	d114      	bne.n	8004548 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800451e:	2301      	movs	r3, #1
 8004520:	e06e      	b.n	8004600 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	685b      	ldr	r3, [r3, #4]
 8004526:	2b02      	cmp	r3, #2
 8004528:	d107      	bne.n	800453a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800452a:	4b38      	ldr	r3, [pc, #224]	; (800460c <HAL_RCC_ClockConfig+0x188>)
 800452c:	681a      	ldr	r2, [r3, #0]
 800452e:	2380      	movs	r3, #128	; 0x80
 8004530:	049b      	lsls	r3, r3, #18
 8004532:	4013      	ands	r3, r2
 8004534:	d108      	bne.n	8004548 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8004536:	2301      	movs	r3, #1
 8004538:	e062      	b.n	8004600 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800453a:	4b34      	ldr	r3, [pc, #208]	; (800460c <HAL_RCC_ClockConfig+0x188>)
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	2202      	movs	r2, #2
 8004540:	4013      	ands	r3, r2
 8004542:	d101      	bne.n	8004548 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8004544:	2301      	movs	r3, #1
 8004546:	e05b      	b.n	8004600 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004548:	4b30      	ldr	r3, [pc, #192]	; (800460c <HAL_RCC_ClockConfig+0x188>)
 800454a:	685b      	ldr	r3, [r3, #4]
 800454c:	2203      	movs	r2, #3
 800454e:	4393      	bics	r3, r2
 8004550:	0019      	movs	r1, r3
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	685a      	ldr	r2, [r3, #4]
 8004556:	4b2d      	ldr	r3, [pc, #180]	; (800460c <HAL_RCC_ClockConfig+0x188>)
 8004558:	430a      	orrs	r2, r1
 800455a:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800455c:	f7fe fcf6 	bl	8002f4c <HAL_GetTick>
 8004560:	0003      	movs	r3, r0
 8004562:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004564:	e009      	b.n	800457a <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004566:	f7fe fcf1 	bl	8002f4c <HAL_GetTick>
 800456a:	0002      	movs	r2, r0
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	1ad3      	subs	r3, r2, r3
 8004570:	4a27      	ldr	r2, [pc, #156]	; (8004610 <HAL_RCC_ClockConfig+0x18c>)
 8004572:	4293      	cmp	r3, r2
 8004574:	d901      	bls.n	800457a <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8004576:	2303      	movs	r3, #3
 8004578:	e042      	b.n	8004600 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800457a:	4b24      	ldr	r3, [pc, #144]	; (800460c <HAL_RCC_ClockConfig+0x188>)
 800457c:	685b      	ldr	r3, [r3, #4]
 800457e:	220c      	movs	r2, #12
 8004580:	401a      	ands	r2, r3
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	685b      	ldr	r3, [r3, #4]
 8004586:	009b      	lsls	r3, r3, #2
 8004588:	429a      	cmp	r2, r3
 800458a:	d1ec      	bne.n	8004566 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800458c:	4b1e      	ldr	r3, [pc, #120]	; (8004608 <HAL_RCC_ClockConfig+0x184>)
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	2201      	movs	r2, #1
 8004592:	4013      	ands	r3, r2
 8004594:	683a      	ldr	r2, [r7, #0]
 8004596:	429a      	cmp	r2, r3
 8004598:	d211      	bcs.n	80045be <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800459a:	4b1b      	ldr	r3, [pc, #108]	; (8004608 <HAL_RCC_ClockConfig+0x184>)
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	2201      	movs	r2, #1
 80045a0:	4393      	bics	r3, r2
 80045a2:	0019      	movs	r1, r3
 80045a4:	4b18      	ldr	r3, [pc, #96]	; (8004608 <HAL_RCC_ClockConfig+0x184>)
 80045a6:	683a      	ldr	r2, [r7, #0]
 80045a8:	430a      	orrs	r2, r1
 80045aa:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80045ac:	4b16      	ldr	r3, [pc, #88]	; (8004608 <HAL_RCC_ClockConfig+0x184>)
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	2201      	movs	r2, #1
 80045b2:	4013      	ands	r3, r2
 80045b4:	683a      	ldr	r2, [r7, #0]
 80045b6:	429a      	cmp	r2, r3
 80045b8:	d001      	beq.n	80045be <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 80045ba:	2301      	movs	r3, #1
 80045bc:	e020      	b.n	8004600 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	2204      	movs	r2, #4
 80045c4:	4013      	ands	r3, r2
 80045c6:	d009      	beq.n	80045dc <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80045c8:	4b10      	ldr	r3, [pc, #64]	; (800460c <HAL_RCC_ClockConfig+0x188>)
 80045ca:	685b      	ldr	r3, [r3, #4]
 80045cc:	4a11      	ldr	r2, [pc, #68]	; (8004614 <HAL_RCC_ClockConfig+0x190>)
 80045ce:	4013      	ands	r3, r2
 80045d0:	0019      	movs	r1, r3
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	68da      	ldr	r2, [r3, #12]
 80045d6:	4b0d      	ldr	r3, [pc, #52]	; (800460c <HAL_RCC_ClockConfig+0x188>)
 80045d8:	430a      	orrs	r2, r1
 80045da:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80045dc:	f000 f820 	bl	8004620 <HAL_RCC_GetSysClockFreq>
 80045e0:	0001      	movs	r1, r0
 80045e2:	4b0a      	ldr	r3, [pc, #40]	; (800460c <HAL_RCC_ClockConfig+0x188>)
 80045e4:	685b      	ldr	r3, [r3, #4]
 80045e6:	091b      	lsrs	r3, r3, #4
 80045e8:	220f      	movs	r2, #15
 80045ea:	4013      	ands	r3, r2
 80045ec:	4a0a      	ldr	r2, [pc, #40]	; (8004618 <HAL_RCC_ClockConfig+0x194>)
 80045ee:	5cd3      	ldrb	r3, [r2, r3]
 80045f0:	000a      	movs	r2, r1
 80045f2:	40da      	lsrs	r2, r3
 80045f4:	4b09      	ldr	r3, [pc, #36]	; (800461c <HAL_RCC_ClockConfig+0x198>)
 80045f6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80045f8:	2000      	movs	r0, #0
 80045fa:	f7fe fc61 	bl	8002ec0 <HAL_InitTick>
  
  return HAL_OK;
 80045fe:	2300      	movs	r3, #0
}
 8004600:	0018      	movs	r0, r3
 8004602:	46bd      	mov	sp, r7
 8004604:	b004      	add	sp, #16
 8004606:	bd80      	pop	{r7, pc}
 8004608:	40022000 	.word	0x40022000
 800460c:	40021000 	.word	0x40021000
 8004610:	00001388 	.word	0x00001388
 8004614:	fffff8ff 	.word	0xfffff8ff
 8004618:	08006cbc 	.word	0x08006cbc
 800461c:	20000104 	.word	0x20000104

08004620 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004620:	b590      	push	{r4, r7, lr}
 8004622:	b08f      	sub	sp, #60	; 0x3c
 8004624:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8004626:	2314      	movs	r3, #20
 8004628:	18fb      	adds	r3, r7, r3
 800462a:	4a2b      	ldr	r2, [pc, #172]	; (80046d8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800462c:	ca13      	ldmia	r2!, {r0, r1, r4}
 800462e:	c313      	stmia	r3!, {r0, r1, r4}
 8004630:	6812      	ldr	r2, [r2, #0]
 8004632:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8004634:	1d3b      	adds	r3, r7, #4
 8004636:	4a29      	ldr	r2, [pc, #164]	; (80046dc <HAL_RCC_GetSysClockFreq+0xbc>)
 8004638:	ca13      	ldmia	r2!, {r0, r1, r4}
 800463a:	c313      	stmia	r3!, {r0, r1, r4}
 800463c:	6812      	ldr	r2, [r2, #0]
 800463e:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004640:	2300      	movs	r3, #0
 8004642:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004644:	2300      	movs	r3, #0
 8004646:	62bb      	str	r3, [r7, #40]	; 0x28
 8004648:	2300      	movs	r3, #0
 800464a:	637b      	str	r3, [r7, #52]	; 0x34
 800464c:	2300      	movs	r3, #0
 800464e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8004650:	2300      	movs	r3, #0
 8004652:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8004654:	4b22      	ldr	r3, [pc, #136]	; (80046e0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004656:	685b      	ldr	r3, [r3, #4]
 8004658:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800465a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800465c:	220c      	movs	r2, #12
 800465e:	4013      	ands	r3, r2
 8004660:	2b04      	cmp	r3, #4
 8004662:	d002      	beq.n	800466a <HAL_RCC_GetSysClockFreq+0x4a>
 8004664:	2b08      	cmp	r3, #8
 8004666:	d003      	beq.n	8004670 <HAL_RCC_GetSysClockFreq+0x50>
 8004668:	e02d      	b.n	80046c6 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800466a:	4b1e      	ldr	r3, [pc, #120]	; (80046e4 <HAL_RCC_GetSysClockFreq+0xc4>)
 800466c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800466e:	e02d      	b.n	80046cc <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8004670:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004672:	0c9b      	lsrs	r3, r3, #18
 8004674:	220f      	movs	r2, #15
 8004676:	4013      	ands	r3, r2
 8004678:	2214      	movs	r2, #20
 800467a:	18ba      	adds	r2, r7, r2
 800467c:	5cd3      	ldrb	r3, [r2, r3]
 800467e:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8004680:	4b17      	ldr	r3, [pc, #92]	; (80046e0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004682:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004684:	220f      	movs	r2, #15
 8004686:	4013      	ands	r3, r2
 8004688:	1d3a      	adds	r2, r7, #4
 800468a:	5cd3      	ldrb	r3, [r2, r3]
 800468c:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800468e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004690:	2380      	movs	r3, #128	; 0x80
 8004692:	025b      	lsls	r3, r3, #9
 8004694:	4013      	ands	r3, r2
 8004696:	d009      	beq.n	80046ac <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004698:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800469a:	4812      	ldr	r0, [pc, #72]	; (80046e4 <HAL_RCC_GetSysClockFreq+0xc4>)
 800469c:	f7fb fd46 	bl	800012c <__udivsi3>
 80046a0:	0003      	movs	r3, r0
 80046a2:	001a      	movs	r2, r3
 80046a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046a6:	4353      	muls	r3, r2
 80046a8:	637b      	str	r3, [r7, #52]	; 0x34
 80046aa:	e009      	b.n	80046c0 <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80046ac:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80046ae:	000a      	movs	r2, r1
 80046b0:	0152      	lsls	r2, r2, #5
 80046b2:	1a52      	subs	r2, r2, r1
 80046b4:	0193      	lsls	r3, r2, #6
 80046b6:	1a9b      	subs	r3, r3, r2
 80046b8:	00db      	lsls	r3, r3, #3
 80046ba:	185b      	adds	r3, r3, r1
 80046bc:	021b      	lsls	r3, r3, #8
 80046be:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 80046c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80046c2:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80046c4:	e002      	b.n	80046cc <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80046c6:	4b07      	ldr	r3, [pc, #28]	; (80046e4 <HAL_RCC_GetSysClockFreq+0xc4>)
 80046c8:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80046ca:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80046cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80046ce:	0018      	movs	r0, r3
 80046d0:	46bd      	mov	sp, r7
 80046d2:	b00f      	add	sp, #60	; 0x3c
 80046d4:	bd90      	pop	{r4, r7, pc}
 80046d6:	46c0      	nop			; (mov r8, r8)
 80046d8:	08006c1c 	.word	0x08006c1c
 80046dc:	08006c2c 	.word	0x08006c2c
 80046e0:	40021000 	.word	0x40021000
 80046e4:	007a1200 	.word	0x007a1200

080046e8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80046e8:	b580      	push	{r7, lr}
 80046ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80046ec:	4b02      	ldr	r3, [pc, #8]	; (80046f8 <HAL_RCC_GetHCLKFreq+0x10>)
 80046ee:	681b      	ldr	r3, [r3, #0]
}
 80046f0:	0018      	movs	r0, r3
 80046f2:	46bd      	mov	sp, r7
 80046f4:	bd80      	pop	{r7, pc}
 80046f6:	46c0      	nop			; (mov r8, r8)
 80046f8:	20000104 	.word	0x20000104

080046fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80046fc:	b580      	push	{r7, lr}
 80046fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8004700:	f7ff fff2 	bl	80046e8 <HAL_RCC_GetHCLKFreq>
 8004704:	0001      	movs	r1, r0
 8004706:	4b06      	ldr	r3, [pc, #24]	; (8004720 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004708:	685b      	ldr	r3, [r3, #4]
 800470a:	0a1b      	lsrs	r3, r3, #8
 800470c:	2207      	movs	r2, #7
 800470e:	4013      	ands	r3, r2
 8004710:	4a04      	ldr	r2, [pc, #16]	; (8004724 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004712:	5cd3      	ldrb	r3, [r2, r3]
 8004714:	40d9      	lsrs	r1, r3
 8004716:	000b      	movs	r3, r1
}    
 8004718:	0018      	movs	r0, r3
 800471a:	46bd      	mov	sp, r7
 800471c:	bd80      	pop	{r7, pc}
 800471e:	46c0      	nop			; (mov r8, r8)
 8004720:	40021000 	.word	0x40021000
 8004724:	08006ccc 	.word	0x08006ccc

08004728 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004728:	b580      	push	{r7, lr}
 800472a:	b086      	sub	sp, #24
 800472c:	af00      	add	r7, sp, #0
 800472e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004730:	2300      	movs	r3, #0
 8004732:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8004734:	2300      	movs	r3, #0
 8004736:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681a      	ldr	r2, [r3, #0]
 800473c:	2380      	movs	r3, #128	; 0x80
 800473e:	025b      	lsls	r3, r3, #9
 8004740:	4013      	ands	r3, r2
 8004742:	d100      	bne.n	8004746 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8004744:	e08e      	b.n	8004864 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8004746:	2017      	movs	r0, #23
 8004748:	183b      	adds	r3, r7, r0
 800474a:	2200      	movs	r2, #0
 800474c:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800474e:	4b57      	ldr	r3, [pc, #348]	; (80048ac <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004750:	69da      	ldr	r2, [r3, #28]
 8004752:	2380      	movs	r3, #128	; 0x80
 8004754:	055b      	lsls	r3, r3, #21
 8004756:	4013      	ands	r3, r2
 8004758:	d110      	bne.n	800477c <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 800475a:	4b54      	ldr	r3, [pc, #336]	; (80048ac <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800475c:	69da      	ldr	r2, [r3, #28]
 800475e:	4b53      	ldr	r3, [pc, #332]	; (80048ac <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004760:	2180      	movs	r1, #128	; 0x80
 8004762:	0549      	lsls	r1, r1, #21
 8004764:	430a      	orrs	r2, r1
 8004766:	61da      	str	r2, [r3, #28]
 8004768:	4b50      	ldr	r3, [pc, #320]	; (80048ac <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800476a:	69da      	ldr	r2, [r3, #28]
 800476c:	2380      	movs	r3, #128	; 0x80
 800476e:	055b      	lsls	r3, r3, #21
 8004770:	4013      	ands	r3, r2
 8004772:	60bb      	str	r3, [r7, #8]
 8004774:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004776:	183b      	adds	r3, r7, r0
 8004778:	2201      	movs	r2, #1
 800477a:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800477c:	4b4c      	ldr	r3, [pc, #304]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 800477e:	681a      	ldr	r2, [r3, #0]
 8004780:	2380      	movs	r3, #128	; 0x80
 8004782:	005b      	lsls	r3, r3, #1
 8004784:	4013      	ands	r3, r2
 8004786:	d11a      	bne.n	80047be <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004788:	4b49      	ldr	r3, [pc, #292]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 800478a:	681a      	ldr	r2, [r3, #0]
 800478c:	4b48      	ldr	r3, [pc, #288]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 800478e:	2180      	movs	r1, #128	; 0x80
 8004790:	0049      	lsls	r1, r1, #1
 8004792:	430a      	orrs	r2, r1
 8004794:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004796:	f7fe fbd9 	bl	8002f4c <HAL_GetTick>
 800479a:	0003      	movs	r3, r0
 800479c:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800479e:	e008      	b.n	80047b2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80047a0:	f7fe fbd4 	bl	8002f4c <HAL_GetTick>
 80047a4:	0002      	movs	r2, r0
 80047a6:	693b      	ldr	r3, [r7, #16]
 80047a8:	1ad3      	subs	r3, r2, r3
 80047aa:	2b64      	cmp	r3, #100	; 0x64
 80047ac:	d901      	bls.n	80047b2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 80047ae:	2303      	movs	r3, #3
 80047b0:	e077      	b.n	80048a2 <HAL_RCCEx_PeriphCLKConfig+0x17a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047b2:	4b3f      	ldr	r3, [pc, #252]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 80047b4:	681a      	ldr	r2, [r3, #0]
 80047b6:	2380      	movs	r3, #128	; 0x80
 80047b8:	005b      	lsls	r3, r3, #1
 80047ba:	4013      	ands	r3, r2
 80047bc:	d0f0      	beq.n	80047a0 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80047be:	4b3b      	ldr	r3, [pc, #236]	; (80048ac <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80047c0:	6a1a      	ldr	r2, [r3, #32]
 80047c2:	23c0      	movs	r3, #192	; 0xc0
 80047c4:	009b      	lsls	r3, r3, #2
 80047c6:	4013      	ands	r3, r2
 80047c8:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d034      	beq.n	800483a <HAL_RCCEx_PeriphCLKConfig+0x112>
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	685a      	ldr	r2, [r3, #4]
 80047d4:	23c0      	movs	r3, #192	; 0xc0
 80047d6:	009b      	lsls	r3, r3, #2
 80047d8:	4013      	ands	r3, r2
 80047da:	68fa      	ldr	r2, [r7, #12]
 80047dc:	429a      	cmp	r2, r3
 80047de:	d02c      	beq.n	800483a <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80047e0:	4b32      	ldr	r3, [pc, #200]	; (80048ac <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80047e2:	6a1b      	ldr	r3, [r3, #32]
 80047e4:	4a33      	ldr	r2, [pc, #204]	; (80048b4 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 80047e6:	4013      	ands	r3, r2
 80047e8:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80047ea:	4b30      	ldr	r3, [pc, #192]	; (80048ac <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80047ec:	6a1a      	ldr	r2, [r3, #32]
 80047ee:	4b2f      	ldr	r3, [pc, #188]	; (80048ac <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80047f0:	2180      	movs	r1, #128	; 0x80
 80047f2:	0249      	lsls	r1, r1, #9
 80047f4:	430a      	orrs	r2, r1
 80047f6:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80047f8:	4b2c      	ldr	r3, [pc, #176]	; (80048ac <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80047fa:	6a1a      	ldr	r2, [r3, #32]
 80047fc:	4b2b      	ldr	r3, [pc, #172]	; (80048ac <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80047fe:	492e      	ldr	r1, [pc, #184]	; (80048b8 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8004800:	400a      	ands	r2, r1
 8004802:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004804:	4b29      	ldr	r3, [pc, #164]	; (80048ac <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004806:	68fa      	ldr	r2, [r7, #12]
 8004808:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	2201      	movs	r2, #1
 800480e:	4013      	ands	r3, r2
 8004810:	d013      	beq.n	800483a <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004812:	f7fe fb9b 	bl	8002f4c <HAL_GetTick>
 8004816:	0003      	movs	r3, r0
 8004818:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800481a:	e009      	b.n	8004830 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800481c:	f7fe fb96 	bl	8002f4c <HAL_GetTick>
 8004820:	0002      	movs	r2, r0
 8004822:	693b      	ldr	r3, [r7, #16]
 8004824:	1ad3      	subs	r3, r2, r3
 8004826:	4a25      	ldr	r2, [pc, #148]	; (80048bc <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8004828:	4293      	cmp	r3, r2
 800482a:	d901      	bls.n	8004830 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 800482c:	2303      	movs	r3, #3
 800482e:	e038      	b.n	80048a2 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004830:	4b1e      	ldr	r3, [pc, #120]	; (80048ac <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004832:	6a1b      	ldr	r3, [r3, #32]
 8004834:	2202      	movs	r2, #2
 8004836:	4013      	ands	r3, r2
 8004838:	d0f0      	beq.n	800481c <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800483a:	4b1c      	ldr	r3, [pc, #112]	; (80048ac <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800483c:	6a1b      	ldr	r3, [r3, #32]
 800483e:	4a1d      	ldr	r2, [pc, #116]	; (80048b4 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8004840:	4013      	ands	r3, r2
 8004842:	0019      	movs	r1, r3
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	685a      	ldr	r2, [r3, #4]
 8004848:	4b18      	ldr	r3, [pc, #96]	; (80048ac <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800484a:	430a      	orrs	r2, r1
 800484c:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800484e:	2317      	movs	r3, #23
 8004850:	18fb      	adds	r3, r7, r3
 8004852:	781b      	ldrb	r3, [r3, #0]
 8004854:	2b01      	cmp	r3, #1
 8004856:	d105      	bne.n	8004864 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004858:	4b14      	ldr	r3, [pc, #80]	; (80048ac <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800485a:	69da      	ldr	r2, [r3, #28]
 800485c:	4b13      	ldr	r3, [pc, #76]	; (80048ac <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800485e:	4918      	ldr	r1, [pc, #96]	; (80048c0 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 8004860:	400a      	ands	r2, r1
 8004862:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	2201      	movs	r2, #1
 800486a:	4013      	ands	r3, r2
 800486c:	d009      	beq.n	8004882 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800486e:	4b0f      	ldr	r3, [pc, #60]	; (80048ac <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004872:	2203      	movs	r2, #3
 8004874:	4393      	bics	r3, r2
 8004876:	0019      	movs	r1, r3
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	689a      	ldr	r2, [r3, #8]
 800487c:	4b0b      	ldr	r3, [pc, #44]	; (80048ac <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800487e:	430a      	orrs	r2, r1
 8004880:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	2220      	movs	r2, #32
 8004888:	4013      	ands	r3, r2
 800488a:	d009      	beq.n	80048a0 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800488c:	4b07      	ldr	r3, [pc, #28]	; (80048ac <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800488e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004890:	2210      	movs	r2, #16
 8004892:	4393      	bics	r3, r2
 8004894:	0019      	movs	r1, r3
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	68da      	ldr	r2, [r3, #12]
 800489a:	4b04      	ldr	r3, [pc, #16]	; (80048ac <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800489c:	430a      	orrs	r2, r1
 800489e:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 80048a0:	2300      	movs	r3, #0
}
 80048a2:	0018      	movs	r0, r3
 80048a4:	46bd      	mov	sp, r7
 80048a6:	b006      	add	sp, #24
 80048a8:	bd80      	pop	{r7, pc}
 80048aa:	46c0      	nop			; (mov r8, r8)
 80048ac:	40021000 	.word	0x40021000
 80048b0:	40007000 	.word	0x40007000
 80048b4:	fffffcff 	.word	0xfffffcff
 80048b8:	fffeffff 	.word	0xfffeffff
 80048bc:	00001388 	.word	0x00001388
 80048c0:	efffffff 	.word	0xefffffff

080048c4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80048c4:	b580      	push	{r7, lr}
 80048c6:	b082      	sub	sp, #8
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d101      	bne.n	80048d6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80048d2:	2301      	movs	r3, #1
 80048d4:	e042      	b.n	800495c <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	223d      	movs	r2, #61	; 0x3d
 80048da:	5c9b      	ldrb	r3, [r3, r2]
 80048dc:	b2db      	uxtb	r3, r3
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d107      	bne.n	80048f2 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	223c      	movs	r2, #60	; 0x3c
 80048e6:	2100      	movs	r1, #0
 80048e8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	0018      	movs	r0, r3
 80048ee:	f7fe f9a1 	bl	8002c34 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	223d      	movs	r2, #61	; 0x3d
 80048f6:	2102      	movs	r1, #2
 80048f8:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681a      	ldr	r2, [r3, #0]
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	3304      	adds	r3, #4
 8004902:	0019      	movs	r1, r3
 8004904:	0010      	movs	r0, r2
 8004906:	f000 fa39 	bl	8004d7c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	2246      	movs	r2, #70	; 0x46
 800490e:	2101      	movs	r1, #1
 8004910:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	223e      	movs	r2, #62	; 0x3e
 8004916:	2101      	movs	r1, #1
 8004918:	5499      	strb	r1, [r3, r2]
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	223f      	movs	r2, #63	; 0x3f
 800491e:	2101      	movs	r1, #1
 8004920:	5499      	strb	r1, [r3, r2]
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	2240      	movs	r2, #64	; 0x40
 8004926:	2101      	movs	r1, #1
 8004928:	5499      	strb	r1, [r3, r2]
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	2241      	movs	r2, #65	; 0x41
 800492e:	2101      	movs	r1, #1
 8004930:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	2242      	movs	r2, #66	; 0x42
 8004936:	2101      	movs	r1, #1
 8004938:	5499      	strb	r1, [r3, r2]
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	2243      	movs	r2, #67	; 0x43
 800493e:	2101      	movs	r1, #1
 8004940:	5499      	strb	r1, [r3, r2]
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	2244      	movs	r2, #68	; 0x44
 8004946:	2101      	movs	r1, #1
 8004948:	5499      	strb	r1, [r3, r2]
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	2245      	movs	r2, #69	; 0x45
 800494e:	2101      	movs	r1, #1
 8004950:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	223d      	movs	r2, #61	; 0x3d
 8004956:	2101      	movs	r1, #1
 8004958:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800495a:	2300      	movs	r3, #0
}
 800495c:	0018      	movs	r0, r3
 800495e:	46bd      	mov	sp, r7
 8004960:	b002      	add	sp, #8
 8004962:	bd80      	pop	{r7, pc}

08004964 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004964:	b580      	push	{r7, lr}
 8004966:	b084      	sub	sp, #16
 8004968:	af00      	add	r7, sp, #0
 800496a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	223d      	movs	r2, #61	; 0x3d
 8004970:	5c9b      	ldrb	r3, [r3, r2]
 8004972:	b2db      	uxtb	r3, r3
 8004974:	2b01      	cmp	r3, #1
 8004976:	d001      	beq.n	800497c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004978:	2301      	movs	r3, #1
 800497a:	e02d      	b.n	80049d8 <HAL_TIM_Base_Start+0x74>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	223d      	movs	r2, #61	; 0x3d
 8004980:	2102      	movs	r1, #2
 8004982:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	4a15      	ldr	r2, [pc, #84]	; (80049e0 <HAL_TIM_Base_Start+0x7c>)
 800498a:	4293      	cmp	r3, r2
 800498c:	d009      	beq.n	80049a2 <HAL_TIM_Base_Start+0x3e>
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	4a14      	ldr	r2, [pc, #80]	; (80049e4 <HAL_TIM_Base_Start+0x80>)
 8004994:	4293      	cmp	r3, r2
 8004996:	d004      	beq.n	80049a2 <HAL_TIM_Base_Start+0x3e>
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	4a12      	ldr	r2, [pc, #72]	; (80049e8 <HAL_TIM_Base_Start+0x84>)
 800499e:	4293      	cmp	r3, r2
 80049a0:	d111      	bne.n	80049c6 <HAL_TIM_Base_Start+0x62>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	689b      	ldr	r3, [r3, #8]
 80049a8:	2207      	movs	r2, #7
 80049aa:	4013      	ands	r3, r2
 80049ac:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	2b06      	cmp	r3, #6
 80049b2:	d010      	beq.n	80049d6 <HAL_TIM_Base_Start+0x72>
    {
      __HAL_TIM_ENABLE(htim);
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	681a      	ldr	r2, [r3, #0]
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	2101      	movs	r1, #1
 80049c0:	430a      	orrs	r2, r1
 80049c2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049c4:	e007      	b.n	80049d6 <HAL_TIM_Base_Start+0x72>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	681a      	ldr	r2, [r3, #0]
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	2101      	movs	r1, #1
 80049d2:	430a      	orrs	r2, r1
 80049d4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80049d6:	2300      	movs	r3, #0
}
 80049d8:	0018      	movs	r0, r3
 80049da:	46bd      	mov	sp, r7
 80049dc:	b004      	add	sp, #16
 80049de:	bd80      	pop	{r7, pc}
 80049e0:	40012c00 	.word	0x40012c00
 80049e4:	40000400 	.word	0x40000400
 80049e8:	40014000 	.word	0x40014000

080049ec <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80049ec:	b580      	push	{r7, lr}
 80049ee:	b082      	sub	sp, #8
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d101      	bne.n	80049fe <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80049fa:	2301      	movs	r3, #1
 80049fc:	e042      	b.n	8004a84 <HAL_TIM_PWM_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	223d      	movs	r2, #61	; 0x3d
 8004a02:	5c9b      	ldrb	r3, [r3, r2]
 8004a04:	b2db      	uxtb	r3, r3
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d107      	bne.n	8004a1a <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	223c      	movs	r2, #60	; 0x3c
 8004a0e:	2100      	movs	r1, #0
 8004a10:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	0018      	movs	r0, r3
 8004a16:	f7fe f8ef 	bl	8002bf8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	223d      	movs	r2, #61	; 0x3d
 8004a1e:	2102      	movs	r1, #2
 8004a20:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681a      	ldr	r2, [r3, #0]
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	3304      	adds	r3, #4
 8004a2a:	0019      	movs	r1, r3
 8004a2c:	0010      	movs	r0, r2
 8004a2e:	f000 f9a5 	bl	8004d7c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	2246      	movs	r2, #70	; 0x46
 8004a36:	2101      	movs	r1, #1
 8004a38:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	223e      	movs	r2, #62	; 0x3e
 8004a3e:	2101      	movs	r1, #1
 8004a40:	5499      	strb	r1, [r3, r2]
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	223f      	movs	r2, #63	; 0x3f
 8004a46:	2101      	movs	r1, #1
 8004a48:	5499      	strb	r1, [r3, r2]
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	2240      	movs	r2, #64	; 0x40
 8004a4e:	2101      	movs	r1, #1
 8004a50:	5499      	strb	r1, [r3, r2]
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	2241      	movs	r2, #65	; 0x41
 8004a56:	2101      	movs	r1, #1
 8004a58:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	2242      	movs	r2, #66	; 0x42
 8004a5e:	2101      	movs	r1, #1
 8004a60:	5499      	strb	r1, [r3, r2]
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	2243      	movs	r2, #67	; 0x43
 8004a66:	2101      	movs	r1, #1
 8004a68:	5499      	strb	r1, [r3, r2]
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	2244      	movs	r2, #68	; 0x44
 8004a6e:	2101      	movs	r1, #1
 8004a70:	5499      	strb	r1, [r3, r2]
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	2245      	movs	r2, #69	; 0x45
 8004a76:	2101      	movs	r1, #1
 8004a78:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	223d      	movs	r2, #61	; 0x3d
 8004a7e:	2101      	movs	r1, #1
 8004a80:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004a82:	2300      	movs	r3, #0
}
 8004a84:	0018      	movs	r0, r3
 8004a86:	46bd      	mov	sp, r7
 8004a88:	b002      	add	sp, #8
 8004a8a:	bd80      	pop	{r7, pc}

08004a8c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	b084      	sub	sp, #16
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	6078      	str	r0, [r7, #4]
 8004a94:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004a96:	683b      	ldr	r3, [r7, #0]
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d108      	bne.n	8004aae <HAL_TIM_PWM_Start+0x22>
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	223e      	movs	r2, #62	; 0x3e
 8004aa0:	5c9b      	ldrb	r3, [r3, r2]
 8004aa2:	b2db      	uxtb	r3, r3
 8004aa4:	3b01      	subs	r3, #1
 8004aa6:	1e5a      	subs	r2, r3, #1
 8004aa8:	4193      	sbcs	r3, r2
 8004aaa:	b2db      	uxtb	r3, r3
 8004aac:	e01f      	b.n	8004aee <HAL_TIM_PWM_Start+0x62>
 8004aae:	683b      	ldr	r3, [r7, #0]
 8004ab0:	2b04      	cmp	r3, #4
 8004ab2:	d108      	bne.n	8004ac6 <HAL_TIM_PWM_Start+0x3a>
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	223f      	movs	r2, #63	; 0x3f
 8004ab8:	5c9b      	ldrb	r3, [r3, r2]
 8004aba:	b2db      	uxtb	r3, r3
 8004abc:	3b01      	subs	r3, #1
 8004abe:	1e5a      	subs	r2, r3, #1
 8004ac0:	4193      	sbcs	r3, r2
 8004ac2:	b2db      	uxtb	r3, r3
 8004ac4:	e013      	b.n	8004aee <HAL_TIM_PWM_Start+0x62>
 8004ac6:	683b      	ldr	r3, [r7, #0]
 8004ac8:	2b08      	cmp	r3, #8
 8004aca:	d108      	bne.n	8004ade <HAL_TIM_PWM_Start+0x52>
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	2240      	movs	r2, #64	; 0x40
 8004ad0:	5c9b      	ldrb	r3, [r3, r2]
 8004ad2:	b2db      	uxtb	r3, r3
 8004ad4:	3b01      	subs	r3, #1
 8004ad6:	1e5a      	subs	r2, r3, #1
 8004ad8:	4193      	sbcs	r3, r2
 8004ada:	b2db      	uxtb	r3, r3
 8004adc:	e007      	b.n	8004aee <HAL_TIM_PWM_Start+0x62>
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	2241      	movs	r2, #65	; 0x41
 8004ae2:	5c9b      	ldrb	r3, [r3, r2]
 8004ae4:	b2db      	uxtb	r3, r3
 8004ae6:	3b01      	subs	r3, #1
 8004ae8:	1e5a      	subs	r2, r3, #1
 8004aea:	4193      	sbcs	r3, r2
 8004aec:	b2db      	uxtb	r3, r3
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d001      	beq.n	8004af6 <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 8004af2:	2301      	movs	r3, #1
 8004af4:	e06e      	b.n	8004bd4 <HAL_TIM_PWM_Start+0x148>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004af6:	683b      	ldr	r3, [r7, #0]
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d104      	bne.n	8004b06 <HAL_TIM_PWM_Start+0x7a>
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	223e      	movs	r2, #62	; 0x3e
 8004b00:	2102      	movs	r1, #2
 8004b02:	5499      	strb	r1, [r3, r2]
 8004b04:	e013      	b.n	8004b2e <HAL_TIM_PWM_Start+0xa2>
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	2b04      	cmp	r3, #4
 8004b0a:	d104      	bne.n	8004b16 <HAL_TIM_PWM_Start+0x8a>
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	223f      	movs	r2, #63	; 0x3f
 8004b10:	2102      	movs	r1, #2
 8004b12:	5499      	strb	r1, [r3, r2]
 8004b14:	e00b      	b.n	8004b2e <HAL_TIM_PWM_Start+0xa2>
 8004b16:	683b      	ldr	r3, [r7, #0]
 8004b18:	2b08      	cmp	r3, #8
 8004b1a:	d104      	bne.n	8004b26 <HAL_TIM_PWM_Start+0x9a>
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	2240      	movs	r2, #64	; 0x40
 8004b20:	2102      	movs	r1, #2
 8004b22:	5499      	strb	r1, [r3, r2]
 8004b24:	e003      	b.n	8004b2e <HAL_TIM_PWM_Start+0xa2>
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	2241      	movs	r2, #65	; 0x41
 8004b2a:	2102      	movs	r1, #2
 8004b2c:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	6839      	ldr	r1, [r7, #0]
 8004b34:	2201      	movs	r2, #1
 8004b36:	0018      	movs	r0, r3
 8004b38:	f000 fb92 	bl	8005260 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	4a26      	ldr	r2, [pc, #152]	; (8004bdc <HAL_TIM_PWM_Start+0x150>)
 8004b42:	4293      	cmp	r3, r2
 8004b44:	d00e      	beq.n	8004b64 <HAL_TIM_PWM_Start+0xd8>
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	4a25      	ldr	r2, [pc, #148]	; (8004be0 <HAL_TIM_PWM_Start+0x154>)
 8004b4c:	4293      	cmp	r3, r2
 8004b4e:	d009      	beq.n	8004b64 <HAL_TIM_PWM_Start+0xd8>
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	4a23      	ldr	r2, [pc, #140]	; (8004be4 <HAL_TIM_PWM_Start+0x158>)
 8004b56:	4293      	cmp	r3, r2
 8004b58:	d004      	beq.n	8004b64 <HAL_TIM_PWM_Start+0xd8>
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	4a22      	ldr	r2, [pc, #136]	; (8004be8 <HAL_TIM_PWM_Start+0x15c>)
 8004b60:	4293      	cmp	r3, r2
 8004b62:	d101      	bne.n	8004b68 <HAL_TIM_PWM_Start+0xdc>
 8004b64:	2301      	movs	r3, #1
 8004b66:	e000      	b.n	8004b6a <HAL_TIM_PWM_Start+0xde>
 8004b68:	2300      	movs	r3, #0
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d008      	beq.n	8004b80 <HAL_TIM_PWM_Start+0xf4>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	2180      	movs	r1, #128	; 0x80
 8004b7a:	0209      	lsls	r1, r1, #8
 8004b7c:	430a      	orrs	r2, r1
 8004b7e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	4a15      	ldr	r2, [pc, #84]	; (8004bdc <HAL_TIM_PWM_Start+0x150>)
 8004b86:	4293      	cmp	r3, r2
 8004b88:	d009      	beq.n	8004b9e <HAL_TIM_PWM_Start+0x112>
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	4a17      	ldr	r2, [pc, #92]	; (8004bec <HAL_TIM_PWM_Start+0x160>)
 8004b90:	4293      	cmp	r3, r2
 8004b92:	d004      	beq.n	8004b9e <HAL_TIM_PWM_Start+0x112>
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	4a11      	ldr	r2, [pc, #68]	; (8004be0 <HAL_TIM_PWM_Start+0x154>)
 8004b9a:	4293      	cmp	r3, r2
 8004b9c:	d111      	bne.n	8004bc2 <HAL_TIM_PWM_Start+0x136>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	689b      	ldr	r3, [r3, #8]
 8004ba4:	2207      	movs	r2, #7
 8004ba6:	4013      	ands	r3, r2
 8004ba8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	2b06      	cmp	r3, #6
 8004bae:	d010      	beq.n	8004bd2 <HAL_TIM_PWM_Start+0x146>
    {
      __HAL_TIM_ENABLE(htim);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	681a      	ldr	r2, [r3, #0]
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	2101      	movs	r1, #1
 8004bbc:	430a      	orrs	r2, r1
 8004bbe:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004bc0:	e007      	b.n	8004bd2 <HAL_TIM_PWM_Start+0x146>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	681a      	ldr	r2, [r3, #0]
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	2101      	movs	r1, #1
 8004bce:	430a      	orrs	r2, r1
 8004bd0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004bd2:	2300      	movs	r3, #0
}
 8004bd4:	0018      	movs	r0, r3
 8004bd6:	46bd      	mov	sp, r7
 8004bd8:	b004      	add	sp, #16
 8004bda:	bd80      	pop	{r7, pc}
 8004bdc:	40012c00 	.word	0x40012c00
 8004be0:	40014000 	.word	0x40014000
 8004be4:	40014400 	.word	0x40014400
 8004be8:	40014800 	.word	0x40014800
 8004bec:	40000400 	.word	0x40000400

08004bf0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004bf0:	b580      	push	{r7, lr}
 8004bf2:	b086      	sub	sp, #24
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	60f8      	str	r0, [r7, #12]
 8004bf8:	60b9      	str	r1, [r7, #8]
 8004bfa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004bfc:	2317      	movs	r3, #23
 8004bfe:	18fb      	adds	r3, r7, r3
 8004c00:	2200      	movs	r2, #0
 8004c02:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	223c      	movs	r2, #60	; 0x3c
 8004c08:	5c9b      	ldrb	r3, [r3, r2]
 8004c0a:	2b01      	cmp	r3, #1
 8004c0c:	d101      	bne.n	8004c12 <HAL_TIM_PWM_ConfigChannel+0x22>
 8004c0e:	2302      	movs	r3, #2
 8004c10:	e0ad      	b.n	8004d6e <HAL_TIM_PWM_ConfigChannel+0x17e>
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	223c      	movs	r2, #60	; 0x3c
 8004c16:	2101      	movs	r1, #1
 8004c18:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	2b0c      	cmp	r3, #12
 8004c1e:	d100      	bne.n	8004c22 <HAL_TIM_PWM_ConfigChannel+0x32>
 8004c20:	e076      	b.n	8004d10 <HAL_TIM_PWM_ConfigChannel+0x120>
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	2b0c      	cmp	r3, #12
 8004c26:	d900      	bls.n	8004c2a <HAL_TIM_PWM_ConfigChannel+0x3a>
 8004c28:	e095      	b.n	8004d56 <HAL_TIM_PWM_ConfigChannel+0x166>
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	2b08      	cmp	r3, #8
 8004c2e:	d04e      	beq.n	8004cce <HAL_TIM_PWM_ConfigChannel+0xde>
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	2b08      	cmp	r3, #8
 8004c34:	d900      	bls.n	8004c38 <HAL_TIM_PWM_ConfigChannel+0x48>
 8004c36:	e08e      	b.n	8004d56 <HAL_TIM_PWM_ConfigChannel+0x166>
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d003      	beq.n	8004c46 <HAL_TIM_PWM_ConfigChannel+0x56>
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	2b04      	cmp	r3, #4
 8004c42:	d021      	beq.n	8004c88 <HAL_TIM_PWM_ConfigChannel+0x98>
 8004c44:	e087      	b.n	8004d56 <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	68ba      	ldr	r2, [r7, #8]
 8004c4c:	0011      	movs	r1, r2
 8004c4e:	0018      	movs	r0, r3
 8004c50:	f000 f90a 	bl	8004e68 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	699a      	ldr	r2, [r3, #24]
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	2108      	movs	r1, #8
 8004c60:	430a      	orrs	r2, r1
 8004c62:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	699a      	ldr	r2, [r3, #24]
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	2104      	movs	r1, #4
 8004c70:	438a      	bics	r2, r1
 8004c72:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	6999      	ldr	r1, [r3, #24]
 8004c7a:	68bb      	ldr	r3, [r7, #8]
 8004c7c:	691a      	ldr	r2, [r3, #16]
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	430a      	orrs	r2, r1
 8004c84:	619a      	str	r2, [r3, #24]
      break;
 8004c86:	e06b      	b.n	8004d60 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	68ba      	ldr	r2, [r7, #8]
 8004c8e:	0011      	movs	r1, r2
 8004c90:	0018      	movs	r0, r3
 8004c92:	f000 f971 	bl	8004f78 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	699a      	ldr	r2, [r3, #24]
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	2180      	movs	r1, #128	; 0x80
 8004ca2:	0109      	lsls	r1, r1, #4
 8004ca4:	430a      	orrs	r2, r1
 8004ca6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	699a      	ldr	r2, [r3, #24]
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	4931      	ldr	r1, [pc, #196]	; (8004d78 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8004cb4:	400a      	ands	r2, r1
 8004cb6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	6999      	ldr	r1, [r3, #24]
 8004cbe:	68bb      	ldr	r3, [r7, #8]
 8004cc0:	691b      	ldr	r3, [r3, #16]
 8004cc2:	021a      	lsls	r2, r3, #8
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	430a      	orrs	r2, r1
 8004cca:	619a      	str	r2, [r3, #24]
      break;
 8004ccc:	e048      	b.n	8004d60 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	68ba      	ldr	r2, [r7, #8]
 8004cd4:	0011      	movs	r1, r2
 8004cd6:	0018      	movs	r0, r3
 8004cd8:	f000 f9d2 	bl	8005080 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	69da      	ldr	r2, [r3, #28]
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	2108      	movs	r1, #8
 8004ce8:	430a      	orrs	r2, r1
 8004cea:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	69da      	ldr	r2, [r3, #28]
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	2104      	movs	r1, #4
 8004cf8:	438a      	bics	r2, r1
 8004cfa:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	69d9      	ldr	r1, [r3, #28]
 8004d02:	68bb      	ldr	r3, [r7, #8]
 8004d04:	691a      	ldr	r2, [r3, #16]
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	430a      	orrs	r2, r1
 8004d0c:	61da      	str	r2, [r3, #28]
      break;
 8004d0e:	e027      	b.n	8004d60 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	68ba      	ldr	r2, [r7, #8]
 8004d16:	0011      	movs	r1, r2
 8004d18:	0018      	movs	r0, r3
 8004d1a:	f000 fa37 	bl	800518c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	69da      	ldr	r2, [r3, #28]
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	2180      	movs	r1, #128	; 0x80
 8004d2a:	0109      	lsls	r1, r1, #4
 8004d2c:	430a      	orrs	r2, r1
 8004d2e:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	69da      	ldr	r2, [r3, #28]
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	490f      	ldr	r1, [pc, #60]	; (8004d78 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8004d3c:	400a      	ands	r2, r1
 8004d3e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	69d9      	ldr	r1, [r3, #28]
 8004d46:	68bb      	ldr	r3, [r7, #8]
 8004d48:	691b      	ldr	r3, [r3, #16]
 8004d4a:	021a      	lsls	r2, r3, #8
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	430a      	orrs	r2, r1
 8004d52:	61da      	str	r2, [r3, #28]
      break;
 8004d54:	e004      	b.n	8004d60 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 8004d56:	2317      	movs	r3, #23
 8004d58:	18fb      	adds	r3, r7, r3
 8004d5a:	2201      	movs	r2, #1
 8004d5c:	701a      	strb	r2, [r3, #0]
      break;
 8004d5e:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	223c      	movs	r2, #60	; 0x3c
 8004d64:	2100      	movs	r1, #0
 8004d66:	5499      	strb	r1, [r3, r2]

  return status;
 8004d68:	2317      	movs	r3, #23
 8004d6a:	18fb      	adds	r3, r7, r3
 8004d6c:	781b      	ldrb	r3, [r3, #0]
}
 8004d6e:	0018      	movs	r0, r3
 8004d70:	46bd      	mov	sp, r7
 8004d72:	b006      	add	sp, #24
 8004d74:	bd80      	pop	{r7, pc}
 8004d76:	46c0      	nop			; (mov r8, r8)
 8004d78:	fffffbff 	.word	0xfffffbff

08004d7c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004d7c:	b580      	push	{r7, lr}
 8004d7e:	b084      	sub	sp, #16
 8004d80:	af00      	add	r7, sp, #0
 8004d82:	6078      	str	r0, [r7, #4]
 8004d84:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	4a2f      	ldr	r2, [pc, #188]	; (8004e4c <TIM_Base_SetConfig+0xd0>)
 8004d90:	4293      	cmp	r3, r2
 8004d92:	d003      	beq.n	8004d9c <TIM_Base_SetConfig+0x20>
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	4a2e      	ldr	r2, [pc, #184]	; (8004e50 <TIM_Base_SetConfig+0xd4>)
 8004d98:	4293      	cmp	r3, r2
 8004d9a:	d108      	bne.n	8004dae <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	2270      	movs	r2, #112	; 0x70
 8004da0:	4393      	bics	r3, r2
 8004da2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	685b      	ldr	r3, [r3, #4]
 8004da8:	68fa      	ldr	r2, [r7, #12]
 8004daa:	4313      	orrs	r3, r2
 8004dac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	4a26      	ldr	r2, [pc, #152]	; (8004e4c <TIM_Base_SetConfig+0xd0>)
 8004db2:	4293      	cmp	r3, r2
 8004db4:	d013      	beq.n	8004dde <TIM_Base_SetConfig+0x62>
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	4a25      	ldr	r2, [pc, #148]	; (8004e50 <TIM_Base_SetConfig+0xd4>)
 8004dba:	4293      	cmp	r3, r2
 8004dbc:	d00f      	beq.n	8004dde <TIM_Base_SetConfig+0x62>
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	4a24      	ldr	r2, [pc, #144]	; (8004e54 <TIM_Base_SetConfig+0xd8>)
 8004dc2:	4293      	cmp	r3, r2
 8004dc4:	d00b      	beq.n	8004dde <TIM_Base_SetConfig+0x62>
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	4a23      	ldr	r2, [pc, #140]	; (8004e58 <TIM_Base_SetConfig+0xdc>)
 8004dca:	4293      	cmp	r3, r2
 8004dcc:	d007      	beq.n	8004dde <TIM_Base_SetConfig+0x62>
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	4a22      	ldr	r2, [pc, #136]	; (8004e5c <TIM_Base_SetConfig+0xe0>)
 8004dd2:	4293      	cmp	r3, r2
 8004dd4:	d003      	beq.n	8004dde <TIM_Base_SetConfig+0x62>
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	4a21      	ldr	r2, [pc, #132]	; (8004e60 <TIM_Base_SetConfig+0xe4>)
 8004dda:	4293      	cmp	r3, r2
 8004ddc:	d108      	bne.n	8004df0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	4a20      	ldr	r2, [pc, #128]	; (8004e64 <TIM_Base_SetConfig+0xe8>)
 8004de2:	4013      	ands	r3, r2
 8004de4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004de6:	683b      	ldr	r3, [r7, #0]
 8004de8:	68db      	ldr	r3, [r3, #12]
 8004dea:	68fa      	ldr	r2, [r7, #12]
 8004dec:	4313      	orrs	r3, r2
 8004dee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	2280      	movs	r2, #128	; 0x80
 8004df4:	4393      	bics	r3, r2
 8004df6:	001a      	movs	r2, r3
 8004df8:	683b      	ldr	r3, [r7, #0]
 8004dfa:	695b      	ldr	r3, [r3, #20]
 8004dfc:	4313      	orrs	r3, r2
 8004dfe:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	68fa      	ldr	r2, [r7, #12]
 8004e04:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004e06:	683b      	ldr	r3, [r7, #0]
 8004e08:	689a      	ldr	r2, [r3, #8]
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004e0e:	683b      	ldr	r3, [r7, #0]
 8004e10:	681a      	ldr	r2, [r3, #0]
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	4a0c      	ldr	r2, [pc, #48]	; (8004e4c <TIM_Base_SetConfig+0xd0>)
 8004e1a:	4293      	cmp	r3, r2
 8004e1c:	d00b      	beq.n	8004e36 <TIM_Base_SetConfig+0xba>
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	4a0d      	ldr	r2, [pc, #52]	; (8004e58 <TIM_Base_SetConfig+0xdc>)
 8004e22:	4293      	cmp	r3, r2
 8004e24:	d007      	beq.n	8004e36 <TIM_Base_SetConfig+0xba>
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	4a0c      	ldr	r2, [pc, #48]	; (8004e5c <TIM_Base_SetConfig+0xe0>)
 8004e2a:	4293      	cmp	r3, r2
 8004e2c:	d003      	beq.n	8004e36 <TIM_Base_SetConfig+0xba>
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	4a0b      	ldr	r2, [pc, #44]	; (8004e60 <TIM_Base_SetConfig+0xe4>)
 8004e32:	4293      	cmp	r3, r2
 8004e34:	d103      	bne.n	8004e3e <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004e36:	683b      	ldr	r3, [r7, #0]
 8004e38:	691a      	ldr	r2, [r3, #16]
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	2201      	movs	r2, #1
 8004e42:	615a      	str	r2, [r3, #20]
}
 8004e44:	46c0      	nop			; (mov r8, r8)
 8004e46:	46bd      	mov	sp, r7
 8004e48:	b004      	add	sp, #16
 8004e4a:	bd80      	pop	{r7, pc}
 8004e4c:	40012c00 	.word	0x40012c00
 8004e50:	40000400 	.word	0x40000400
 8004e54:	40002000 	.word	0x40002000
 8004e58:	40014000 	.word	0x40014000
 8004e5c:	40014400 	.word	0x40014400
 8004e60:	40014800 	.word	0x40014800
 8004e64:	fffffcff 	.word	0xfffffcff

08004e68 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b086      	sub	sp, #24
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
 8004e70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	6a1b      	ldr	r3, [r3, #32]
 8004e76:	2201      	movs	r2, #1
 8004e78:	4393      	bics	r3, r2
 8004e7a:	001a      	movs	r2, r3
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	6a1b      	ldr	r3, [r3, #32]
 8004e84:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	685b      	ldr	r3, [r3, #4]
 8004e8a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	699b      	ldr	r3, [r3, #24]
 8004e90:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	2270      	movs	r2, #112	; 0x70
 8004e96:	4393      	bics	r3, r2
 8004e98:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	2203      	movs	r2, #3
 8004e9e:	4393      	bics	r3, r2
 8004ea0:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004ea2:	683b      	ldr	r3, [r7, #0]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	68fa      	ldr	r2, [r7, #12]
 8004ea8:	4313      	orrs	r3, r2
 8004eaa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004eac:	697b      	ldr	r3, [r7, #20]
 8004eae:	2202      	movs	r2, #2
 8004eb0:	4393      	bics	r3, r2
 8004eb2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004eb4:	683b      	ldr	r3, [r7, #0]
 8004eb6:	689b      	ldr	r3, [r3, #8]
 8004eb8:	697a      	ldr	r2, [r7, #20]
 8004eba:	4313      	orrs	r3, r2
 8004ebc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	4a27      	ldr	r2, [pc, #156]	; (8004f60 <TIM_OC1_SetConfig+0xf8>)
 8004ec2:	4293      	cmp	r3, r2
 8004ec4:	d00b      	beq.n	8004ede <TIM_OC1_SetConfig+0x76>
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	4a26      	ldr	r2, [pc, #152]	; (8004f64 <TIM_OC1_SetConfig+0xfc>)
 8004eca:	4293      	cmp	r3, r2
 8004ecc:	d007      	beq.n	8004ede <TIM_OC1_SetConfig+0x76>
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	4a25      	ldr	r2, [pc, #148]	; (8004f68 <TIM_OC1_SetConfig+0x100>)
 8004ed2:	4293      	cmp	r3, r2
 8004ed4:	d003      	beq.n	8004ede <TIM_OC1_SetConfig+0x76>
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	4a24      	ldr	r2, [pc, #144]	; (8004f6c <TIM_OC1_SetConfig+0x104>)
 8004eda:	4293      	cmp	r3, r2
 8004edc:	d10c      	bne.n	8004ef8 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004ede:	697b      	ldr	r3, [r7, #20]
 8004ee0:	2208      	movs	r2, #8
 8004ee2:	4393      	bics	r3, r2
 8004ee4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004ee6:	683b      	ldr	r3, [r7, #0]
 8004ee8:	68db      	ldr	r3, [r3, #12]
 8004eea:	697a      	ldr	r2, [r7, #20]
 8004eec:	4313      	orrs	r3, r2
 8004eee:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004ef0:	697b      	ldr	r3, [r7, #20]
 8004ef2:	2204      	movs	r2, #4
 8004ef4:	4393      	bics	r3, r2
 8004ef6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	4a19      	ldr	r2, [pc, #100]	; (8004f60 <TIM_OC1_SetConfig+0xf8>)
 8004efc:	4293      	cmp	r3, r2
 8004efe:	d00b      	beq.n	8004f18 <TIM_OC1_SetConfig+0xb0>
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	4a18      	ldr	r2, [pc, #96]	; (8004f64 <TIM_OC1_SetConfig+0xfc>)
 8004f04:	4293      	cmp	r3, r2
 8004f06:	d007      	beq.n	8004f18 <TIM_OC1_SetConfig+0xb0>
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	4a17      	ldr	r2, [pc, #92]	; (8004f68 <TIM_OC1_SetConfig+0x100>)
 8004f0c:	4293      	cmp	r3, r2
 8004f0e:	d003      	beq.n	8004f18 <TIM_OC1_SetConfig+0xb0>
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	4a16      	ldr	r2, [pc, #88]	; (8004f6c <TIM_OC1_SetConfig+0x104>)
 8004f14:	4293      	cmp	r3, r2
 8004f16:	d111      	bne.n	8004f3c <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004f18:	693b      	ldr	r3, [r7, #16]
 8004f1a:	4a15      	ldr	r2, [pc, #84]	; (8004f70 <TIM_OC1_SetConfig+0x108>)
 8004f1c:	4013      	ands	r3, r2
 8004f1e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004f20:	693b      	ldr	r3, [r7, #16]
 8004f22:	4a14      	ldr	r2, [pc, #80]	; (8004f74 <TIM_OC1_SetConfig+0x10c>)
 8004f24:	4013      	ands	r3, r2
 8004f26:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004f28:	683b      	ldr	r3, [r7, #0]
 8004f2a:	695b      	ldr	r3, [r3, #20]
 8004f2c:	693a      	ldr	r2, [r7, #16]
 8004f2e:	4313      	orrs	r3, r2
 8004f30:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004f32:	683b      	ldr	r3, [r7, #0]
 8004f34:	699b      	ldr	r3, [r3, #24]
 8004f36:	693a      	ldr	r2, [r7, #16]
 8004f38:	4313      	orrs	r3, r2
 8004f3a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	693a      	ldr	r2, [r7, #16]
 8004f40:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	68fa      	ldr	r2, [r7, #12]
 8004f46:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004f48:	683b      	ldr	r3, [r7, #0]
 8004f4a:	685a      	ldr	r2, [r3, #4]
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	697a      	ldr	r2, [r7, #20]
 8004f54:	621a      	str	r2, [r3, #32]
}
 8004f56:	46c0      	nop			; (mov r8, r8)
 8004f58:	46bd      	mov	sp, r7
 8004f5a:	b006      	add	sp, #24
 8004f5c:	bd80      	pop	{r7, pc}
 8004f5e:	46c0      	nop			; (mov r8, r8)
 8004f60:	40012c00 	.word	0x40012c00
 8004f64:	40014000 	.word	0x40014000
 8004f68:	40014400 	.word	0x40014400
 8004f6c:	40014800 	.word	0x40014800
 8004f70:	fffffeff 	.word	0xfffffeff
 8004f74:	fffffdff 	.word	0xfffffdff

08004f78 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004f78:	b580      	push	{r7, lr}
 8004f7a:	b086      	sub	sp, #24
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	6078      	str	r0, [r7, #4]
 8004f80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	6a1b      	ldr	r3, [r3, #32]
 8004f86:	2210      	movs	r2, #16
 8004f88:	4393      	bics	r3, r2
 8004f8a:	001a      	movs	r2, r3
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	6a1b      	ldr	r3, [r3, #32]
 8004f94:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	685b      	ldr	r3, [r3, #4]
 8004f9a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	699b      	ldr	r3, [r3, #24]
 8004fa0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	4a2e      	ldr	r2, [pc, #184]	; (8005060 <TIM_OC2_SetConfig+0xe8>)
 8004fa6:	4013      	ands	r3, r2
 8004fa8:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	4a2d      	ldr	r2, [pc, #180]	; (8005064 <TIM_OC2_SetConfig+0xec>)
 8004fae:	4013      	ands	r3, r2
 8004fb0:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004fb2:	683b      	ldr	r3, [r7, #0]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	021b      	lsls	r3, r3, #8
 8004fb8:	68fa      	ldr	r2, [r7, #12]
 8004fba:	4313      	orrs	r3, r2
 8004fbc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004fbe:	697b      	ldr	r3, [r7, #20]
 8004fc0:	2220      	movs	r2, #32
 8004fc2:	4393      	bics	r3, r2
 8004fc4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004fc6:	683b      	ldr	r3, [r7, #0]
 8004fc8:	689b      	ldr	r3, [r3, #8]
 8004fca:	011b      	lsls	r3, r3, #4
 8004fcc:	697a      	ldr	r2, [r7, #20]
 8004fce:	4313      	orrs	r3, r2
 8004fd0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	4a24      	ldr	r2, [pc, #144]	; (8005068 <TIM_OC2_SetConfig+0xf0>)
 8004fd6:	4293      	cmp	r3, r2
 8004fd8:	d10d      	bne.n	8004ff6 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004fda:	697b      	ldr	r3, [r7, #20]
 8004fdc:	2280      	movs	r2, #128	; 0x80
 8004fde:	4393      	bics	r3, r2
 8004fe0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004fe2:	683b      	ldr	r3, [r7, #0]
 8004fe4:	68db      	ldr	r3, [r3, #12]
 8004fe6:	011b      	lsls	r3, r3, #4
 8004fe8:	697a      	ldr	r2, [r7, #20]
 8004fea:	4313      	orrs	r3, r2
 8004fec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004fee:	697b      	ldr	r3, [r7, #20]
 8004ff0:	2240      	movs	r2, #64	; 0x40
 8004ff2:	4393      	bics	r3, r2
 8004ff4:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	4a1b      	ldr	r2, [pc, #108]	; (8005068 <TIM_OC2_SetConfig+0xf0>)
 8004ffa:	4293      	cmp	r3, r2
 8004ffc:	d00b      	beq.n	8005016 <TIM_OC2_SetConfig+0x9e>
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	4a1a      	ldr	r2, [pc, #104]	; (800506c <TIM_OC2_SetConfig+0xf4>)
 8005002:	4293      	cmp	r3, r2
 8005004:	d007      	beq.n	8005016 <TIM_OC2_SetConfig+0x9e>
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	4a19      	ldr	r2, [pc, #100]	; (8005070 <TIM_OC2_SetConfig+0xf8>)
 800500a:	4293      	cmp	r3, r2
 800500c:	d003      	beq.n	8005016 <TIM_OC2_SetConfig+0x9e>
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	4a18      	ldr	r2, [pc, #96]	; (8005074 <TIM_OC2_SetConfig+0xfc>)
 8005012:	4293      	cmp	r3, r2
 8005014:	d113      	bne.n	800503e <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005016:	693b      	ldr	r3, [r7, #16]
 8005018:	4a17      	ldr	r2, [pc, #92]	; (8005078 <TIM_OC2_SetConfig+0x100>)
 800501a:	4013      	ands	r3, r2
 800501c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800501e:	693b      	ldr	r3, [r7, #16]
 8005020:	4a16      	ldr	r2, [pc, #88]	; (800507c <TIM_OC2_SetConfig+0x104>)
 8005022:	4013      	ands	r3, r2
 8005024:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005026:	683b      	ldr	r3, [r7, #0]
 8005028:	695b      	ldr	r3, [r3, #20]
 800502a:	009b      	lsls	r3, r3, #2
 800502c:	693a      	ldr	r2, [r7, #16]
 800502e:	4313      	orrs	r3, r2
 8005030:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005032:	683b      	ldr	r3, [r7, #0]
 8005034:	699b      	ldr	r3, [r3, #24]
 8005036:	009b      	lsls	r3, r3, #2
 8005038:	693a      	ldr	r2, [r7, #16]
 800503a:	4313      	orrs	r3, r2
 800503c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	693a      	ldr	r2, [r7, #16]
 8005042:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	68fa      	ldr	r2, [r7, #12]
 8005048:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800504a:	683b      	ldr	r3, [r7, #0]
 800504c:	685a      	ldr	r2, [r3, #4]
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	697a      	ldr	r2, [r7, #20]
 8005056:	621a      	str	r2, [r3, #32]
}
 8005058:	46c0      	nop			; (mov r8, r8)
 800505a:	46bd      	mov	sp, r7
 800505c:	b006      	add	sp, #24
 800505e:	bd80      	pop	{r7, pc}
 8005060:	ffff8fff 	.word	0xffff8fff
 8005064:	fffffcff 	.word	0xfffffcff
 8005068:	40012c00 	.word	0x40012c00
 800506c:	40014000 	.word	0x40014000
 8005070:	40014400 	.word	0x40014400
 8005074:	40014800 	.word	0x40014800
 8005078:	fffffbff 	.word	0xfffffbff
 800507c:	fffff7ff 	.word	0xfffff7ff

08005080 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005080:	b580      	push	{r7, lr}
 8005082:	b086      	sub	sp, #24
 8005084:	af00      	add	r7, sp, #0
 8005086:	6078      	str	r0, [r7, #4]
 8005088:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	6a1b      	ldr	r3, [r3, #32]
 800508e:	4a35      	ldr	r2, [pc, #212]	; (8005164 <TIM_OC3_SetConfig+0xe4>)
 8005090:	401a      	ands	r2, r3
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	6a1b      	ldr	r3, [r3, #32]
 800509a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	685b      	ldr	r3, [r3, #4]
 80050a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	69db      	ldr	r3, [r3, #28]
 80050a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	2270      	movs	r2, #112	; 0x70
 80050ac:	4393      	bics	r3, r2
 80050ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	2203      	movs	r2, #3
 80050b4:	4393      	bics	r3, r2
 80050b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80050b8:	683b      	ldr	r3, [r7, #0]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	68fa      	ldr	r2, [r7, #12]
 80050be:	4313      	orrs	r3, r2
 80050c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80050c2:	697b      	ldr	r3, [r7, #20]
 80050c4:	4a28      	ldr	r2, [pc, #160]	; (8005168 <TIM_OC3_SetConfig+0xe8>)
 80050c6:	4013      	ands	r3, r2
 80050c8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80050ca:	683b      	ldr	r3, [r7, #0]
 80050cc:	689b      	ldr	r3, [r3, #8]
 80050ce:	021b      	lsls	r3, r3, #8
 80050d0:	697a      	ldr	r2, [r7, #20]
 80050d2:	4313      	orrs	r3, r2
 80050d4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	4a24      	ldr	r2, [pc, #144]	; (800516c <TIM_OC3_SetConfig+0xec>)
 80050da:	4293      	cmp	r3, r2
 80050dc:	d10d      	bne.n	80050fa <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80050de:	697b      	ldr	r3, [r7, #20]
 80050e0:	4a23      	ldr	r2, [pc, #140]	; (8005170 <TIM_OC3_SetConfig+0xf0>)
 80050e2:	4013      	ands	r3, r2
 80050e4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80050e6:	683b      	ldr	r3, [r7, #0]
 80050e8:	68db      	ldr	r3, [r3, #12]
 80050ea:	021b      	lsls	r3, r3, #8
 80050ec:	697a      	ldr	r2, [r7, #20]
 80050ee:	4313      	orrs	r3, r2
 80050f0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80050f2:	697b      	ldr	r3, [r7, #20]
 80050f4:	4a1f      	ldr	r2, [pc, #124]	; (8005174 <TIM_OC3_SetConfig+0xf4>)
 80050f6:	4013      	ands	r3, r2
 80050f8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	4a1b      	ldr	r2, [pc, #108]	; (800516c <TIM_OC3_SetConfig+0xec>)
 80050fe:	4293      	cmp	r3, r2
 8005100:	d00b      	beq.n	800511a <TIM_OC3_SetConfig+0x9a>
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	4a1c      	ldr	r2, [pc, #112]	; (8005178 <TIM_OC3_SetConfig+0xf8>)
 8005106:	4293      	cmp	r3, r2
 8005108:	d007      	beq.n	800511a <TIM_OC3_SetConfig+0x9a>
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	4a1b      	ldr	r2, [pc, #108]	; (800517c <TIM_OC3_SetConfig+0xfc>)
 800510e:	4293      	cmp	r3, r2
 8005110:	d003      	beq.n	800511a <TIM_OC3_SetConfig+0x9a>
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	4a1a      	ldr	r2, [pc, #104]	; (8005180 <TIM_OC3_SetConfig+0x100>)
 8005116:	4293      	cmp	r3, r2
 8005118:	d113      	bne.n	8005142 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800511a:	693b      	ldr	r3, [r7, #16]
 800511c:	4a19      	ldr	r2, [pc, #100]	; (8005184 <TIM_OC3_SetConfig+0x104>)
 800511e:	4013      	ands	r3, r2
 8005120:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005122:	693b      	ldr	r3, [r7, #16]
 8005124:	4a18      	ldr	r2, [pc, #96]	; (8005188 <TIM_OC3_SetConfig+0x108>)
 8005126:	4013      	ands	r3, r2
 8005128:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800512a:	683b      	ldr	r3, [r7, #0]
 800512c:	695b      	ldr	r3, [r3, #20]
 800512e:	011b      	lsls	r3, r3, #4
 8005130:	693a      	ldr	r2, [r7, #16]
 8005132:	4313      	orrs	r3, r2
 8005134:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005136:	683b      	ldr	r3, [r7, #0]
 8005138:	699b      	ldr	r3, [r3, #24]
 800513a:	011b      	lsls	r3, r3, #4
 800513c:	693a      	ldr	r2, [r7, #16]
 800513e:	4313      	orrs	r3, r2
 8005140:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	693a      	ldr	r2, [r7, #16]
 8005146:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	68fa      	ldr	r2, [r7, #12]
 800514c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800514e:	683b      	ldr	r3, [r7, #0]
 8005150:	685a      	ldr	r2, [r3, #4]
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	697a      	ldr	r2, [r7, #20]
 800515a:	621a      	str	r2, [r3, #32]
}
 800515c:	46c0      	nop			; (mov r8, r8)
 800515e:	46bd      	mov	sp, r7
 8005160:	b006      	add	sp, #24
 8005162:	bd80      	pop	{r7, pc}
 8005164:	fffffeff 	.word	0xfffffeff
 8005168:	fffffdff 	.word	0xfffffdff
 800516c:	40012c00 	.word	0x40012c00
 8005170:	fffff7ff 	.word	0xfffff7ff
 8005174:	fffffbff 	.word	0xfffffbff
 8005178:	40014000 	.word	0x40014000
 800517c:	40014400 	.word	0x40014400
 8005180:	40014800 	.word	0x40014800
 8005184:	ffffefff 	.word	0xffffefff
 8005188:	ffffdfff 	.word	0xffffdfff

0800518c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800518c:	b580      	push	{r7, lr}
 800518e:	b086      	sub	sp, #24
 8005190:	af00      	add	r7, sp, #0
 8005192:	6078      	str	r0, [r7, #4]
 8005194:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	6a1b      	ldr	r3, [r3, #32]
 800519a:	4a28      	ldr	r2, [pc, #160]	; (800523c <TIM_OC4_SetConfig+0xb0>)
 800519c:	401a      	ands	r2, r3
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	6a1b      	ldr	r3, [r3, #32]
 80051a6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	685b      	ldr	r3, [r3, #4]
 80051ac:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	69db      	ldr	r3, [r3, #28]
 80051b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	4a22      	ldr	r2, [pc, #136]	; (8005240 <TIM_OC4_SetConfig+0xb4>)
 80051b8:	4013      	ands	r3, r2
 80051ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	4a21      	ldr	r2, [pc, #132]	; (8005244 <TIM_OC4_SetConfig+0xb8>)
 80051c0:	4013      	ands	r3, r2
 80051c2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80051c4:	683b      	ldr	r3, [r7, #0]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	021b      	lsls	r3, r3, #8
 80051ca:	68fa      	ldr	r2, [r7, #12]
 80051cc:	4313      	orrs	r3, r2
 80051ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80051d0:	693b      	ldr	r3, [r7, #16]
 80051d2:	4a1d      	ldr	r2, [pc, #116]	; (8005248 <TIM_OC4_SetConfig+0xbc>)
 80051d4:	4013      	ands	r3, r2
 80051d6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80051d8:	683b      	ldr	r3, [r7, #0]
 80051da:	689b      	ldr	r3, [r3, #8]
 80051dc:	031b      	lsls	r3, r3, #12
 80051de:	693a      	ldr	r2, [r7, #16]
 80051e0:	4313      	orrs	r3, r2
 80051e2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	4a19      	ldr	r2, [pc, #100]	; (800524c <TIM_OC4_SetConfig+0xc0>)
 80051e8:	4293      	cmp	r3, r2
 80051ea:	d00b      	beq.n	8005204 <TIM_OC4_SetConfig+0x78>
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	4a18      	ldr	r2, [pc, #96]	; (8005250 <TIM_OC4_SetConfig+0xc4>)
 80051f0:	4293      	cmp	r3, r2
 80051f2:	d007      	beq.n	8005204 <TIM_OC4_SetConfig+0x78>
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	4a17      	ldr	r2, [pc, #92]	; (8005254 <TIM_OC4_SetConfig+0xc8>)
 80051f8:	4293      	cmp	r3, r2
 80051fa:	d003      	beq.n	8005204 <TIM_OC4_SetConfig+0x78>
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	4a16      	ldr	r2, [pc, #88]	; (8005258 <TIM_OC4_SetConfig+0xcc>)
 8005200:	4293      	cmp	r3, r2
 8005202:	d109      	bne.n	8005218 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005204:	697b      	ldr	r3, [r7, #20]
 8005206:	4a15      	ldr	r2, [pc, #84]	; (800525c <TIM_OC4_SetConfig+0xd0>)
 8005208:	4013      	ands	r3, r2
 800520a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800520c:	683b      	ldr	r3, [r7, #0]
 800520e:	695b      	ldr	r3, [r3, #20]
 8005210:	019b      	lsls	r3, r3, #6
 8005212:	697a      	ldr	r2, [r7, #20]
 8005214:	4313      	orrs	r3, r2
 8005216:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	697a      	ldr	r2, [r7, #20]
 800521c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	68fa      	ldr	r2, [r7, #12]
 8005222:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005224:	683b      	ldr	r3, [r7, #0]
 8005226:	685a      	ldr	r2, [r3, #4]
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	693a      	ldr	r2, [r7, #16]
 8005230:	621a      	str	r2, [r3, #32]
}
 8005232:	46c0      	nop			; (mov r8, r8)
 8005234:	46bd      	mov	sp, r7
 8005236:	b006      	add	sp, #24
 8005238:	bd80      	pop	{r7, pc}
 800523a:	46c0      	nop			; (mov r8, r8)
 800523c:	ffffefff 	.word	0xffffefff
 8005240:	ffff8fff 	.word	0xffff8fff
 8005244:	fffffcff 	.word	0xfffffcff
 8005248:	ffffdfff 	.word	0xffffdfff
 800524c:	40012c00 	.word	0x40012c00
 8005250:	40014000 	.word	0x40014000
 8005254:	40014400 	.word	0x40014400
 8005258:	40014800 	.word	0x40014800
 800525c:	ffffbfff 	.word	0xffffbfff

08005260 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005260:	b580      	push	{r7, lr}
 8005262:	b086      	sub	sp, #24
 8005264:	af00      	add	r7, sp, #0
 8005266:	60f8      	str	r0, [r7, #12]
 8005268:	60b9      	str	r1, [r7, #8]
 800526a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800526c:	68bb      	ldr	r3, [r7, #8]
 800526e:	221f      	movs	r2, #31
 8005270:	4013      	ands	r3, r2
 8005272:	2201      	movs	r2, #1
 8005274:	409a      	lsls	r2, r3
 8005276:	0013      	movs	r3, r2
 8005278:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	6a1b      	ldr	r3, [r3, #32]
 800527e:	697a      	ldr	r2, [r7, #20]
 8005280:	43d2      	mvns	r2, r2
 8005282:	401a      	ands	r2, r3
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	6a1a      	ldr	r2, [r3, #32]
 800528c:	68bb      	ldr	r3, [r7, #8]
 800528e:	211f      	movs	r1, #31
 8005290:	400b      	ands	r3, r1
 8005292:	6879      	ldr	r1, [r7, #4]
 8005294:	4099      	lsls	r1, r3
 8005296:	000b      	movs	r3, r1
 8005298:	431a      	orrs	r2, r3
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	621a      	str	r2, [r3, #32]
}
 800529e:	46c0      	nop			; (mov r8, r8)
 80052a0:	46bd      	mov	sp, r7
 80052a2:	b006      	add	sp, #24
 80052a4:	bd80      	pop	{r7, pc}
	...

080052a8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80052a8:	b580      	push	{r7, lr}
 80052aa:	b084      	sub	sp, #16
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	6078      	str	r0, [r7, #4]
 80052b0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	223c      	movs	r2, #60	; 0x3c
 80052b6:	5c9b      	ldrb	r3, [r3, r2]
 80052b8:	2b01      	cmp	r3, #1
 80052ba:	d101      	bne.n	80052c0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80052bc:	2302      	movs	r3, #2
 80052be:	e041      	b.n	8005344 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	223c      	movs	r2, #60	; 0x3c
 80052c4:	2101      	movs	r1, #1
 80052c6:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	223d      	movs	r2, #61	; 0x3d
 80052cc:	2102      	movs	r1, #2
 80052ce:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	685b      	ldr	r3, [r3, #4]
 80052d6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	689b      	ldr	r3, [r3, #8]
 80052de:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	2270      	movs	r2, #112	; 0x70
 80052e4:	4393      	bics	r3, r2
 80052e6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80052e8:	683b      	ldr	r3, [r7, #0]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	68fa      	ldr	r2, [r7, #12]
 80052ee:	4313      	orrs	r3, r2
 80052f0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	68fa      	ldr	r2, [r7, #12]
 80052f8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	4a13      	ldr	r2, [pc, #76]	; (800534c <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
 8005300:	4293      	cmp	r3, r2
 8005302:	d009      	beq.n	8005318 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	4a11      	ldr	r2, [pc, #68]	; (8005350 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 800530a:	4293      	cmp	r3, r2
 800530c:	d004      	beq.n	8005318 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	4a10      	ldr	r2, [pc, #64]	; (8005354 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8005314:	4293      	cmp	r3, r2
 8005316:	d10c      	bne.n	8005332 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005318:	68bb      	ldr	r3, [r7, #8]
 800531a:	2280      	movs	r2, #128	; 0x80
 800531c:	4393      	bics	r3, r2
 800531e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005320:	683b      	ldr	r3, [r7, #0]
 8005322:	685b      	ldr	r3, [r3, #4]
 8005324:	68ba      	ldr	r2, [r7, #8]
 8005326:	4313      	orrs	r3, r2
 8005328:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	68ba      	ldr	r2, [r7, #8]
 8005330:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	223d      	movs	r2, #61	; 0x3d
 8005336:	2101      	movs	r1, #1
 8005338:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	223c      	movs	r2, #60	; 0x3c
 800533e:	2100      	movs	r1, #0
 8005340:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005342:	2300      	movs	r3, #0
}
 8005344:	0018      	movs	r0, r3
 8005346:	46bd      	mov	sp, r7
 8005348:	b004      	add	sp, #16
 800534a:	bd80      	pop	{r7, pc}
 800534c:	40012c00 	.word	0x40012c00
 8005350:	40000400 	.word	0x40000400
 8005354:	40014000 	.word	0x40014000

08005358 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005358:	b580      	push	{r7, lr}
 800535a:	b082      	sub	sp, #8
 800535c:	af00      	add	r7, sp, #0
 800535e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2b00      	cmp	r3, #0
 8005364:	d101      	bne.n	800536a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005366:	2301      	movs	r3, #1
 8005368:	e044      	b.n	80053f4 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800536e:	2b00      	cmp	r3, #0
 8005370:	d107      	bne.n	8005382 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	2274      	movs	r2, #116	; 0x74
 8005376:	2100      	movs	r1, #0
 8005378:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	0018      	movs	r0, r3
 800537e:	f7fd fd15 	bl	8002dac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	2224      	movs	r2, #36	; 0x24
 8005386:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	681a      	ldr	r2, [r3, #0]
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	2101      	movs	r1, #1
 8005394:	438a      	bics	r2, r1
 8005396:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	0018      	movs	r0, r3
 800539c:	f000 f8da 	bl	8005554 <UART_SetConfig>
 80053a0:	0003      	movs	r3, r0
 80053a2:	2b01      	cmp	r3, #1
 80053a4:	d101      	bne.n	80053aa <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80053a6:	2301      	movs	r3, #1
 80053a8:	e024      	b.n	80053f4 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d003      	beq.n	80053ba <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	0018      	movs	r0, r3
 80053b6:	f000 fa0d 	bl	80057d4 <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	685a      	ldr	r2, [r3, #4]
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	490d      	ldr	r1, [pc, #52]	; (80053fc <HAL_UART_Init+0xa4>)
 80053c6:	400a      	ands	r2, r1
 80053c8:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	689a      	ldr	r2, [r3, #8]
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	2108      	movs	r1, #8
 80053d6:	438a      	bics	r2, r1
 80053d8:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	681a      	ldr	r2, [r3, #0]
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	2101      	movs	r1, #1
 80053e6:	430a      	orrs	r2, r1
 80053e8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	0018      	movs	r0, r3
 80053ee:	f000 faa5 	bl	800593c <UART_CheckIdleState>
 80053f2:	0003      	movs	r3, r0
}
 80053f4:	0018      	movs	r0, r3
 80053f6:	46bd      	mov	sp, r7
 80053f8:	b002      	add	sp, #8
 80053fa:	bd80      	pop	{r7, pc}
 80053fc:	fffff7ff 	.word	0xfffff7ff

08005400 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005400:	b580      	push	{r7, lr}
 8005402:	b08a      	sub	sp, #40	; 0x28
 8005404:	af02      	add	r7, sp, #8
 8005406:	60f8      	str	r0, [r7, #12]
 8005408:	60b9      	str	r1, [r7, #8]
 800540a:	603b      	str	r3, [r7, #0]
 800540c:	1dbb      	adds	r3, r7, #6
 800540e:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005414:	2b20      	cmp	r3, #32
 8005416:	d000      	beq.n	800541a <HAL_UART_Transmit+0x1a>
 8005418:	e096      	b.n	8005548 <HAL_UART_Transmit+0x148>
  {
    if ((pData == NULL) || (Size == 0U))
 800541a:	68bb      	ldr	r3, [r7, #8]
 800541c:	2b00      	cmp	r3, #0
 800541e:	d003      	beq.n	8005428 <HAL_UART_Transmit+0x28>
 8005420:	1dbb      	adds	r3, r7, #6
 8005422:	881b      	ldrh	r3, [r3, #0]
 8005424:	2b00      	cmp	r3, #0
 8005426:	d101      	bne.n	800542c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8005428:	2301      	movs	r3, #1
 800542a:	e08e      	b.n	800554a <HAL_UART_Transmit+0x14a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	689a      	ldr	r2, [r3, #8]
 8005430:	2380      	movs	r3, #128	; 0x80
 8005432:	015b      	lsls	r3, r3, #5
 8005434:	429a      	cmp	r2, r3
 8005436:	d109      	bne.n	800544c <HAL_UART_Transmit+0x4c>
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	691b      	ldr	r3, [r3, #16]
 800543c:	2b00      	cmp	r3, #0
 800543e:	d105      	bne.n	800544c <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8005440:	68bb      	ldr	r3, [r7, #8]
 8005442:	2201      	movs	r2, #1
 8005444:	4013      	ands	r3, r2
 8005446:	d001      	beq.n	800544c <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8005448:	2301      	movs	r3, #1
 800544a:	e07e      	b.n	800554a <HAL_UART_Transmit+0x14a>
      }
    }

    __HAL_LOCK(huart);
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	2274      	movs	r2, #116	; 0x74
 8005450:	5c9b      	ldrb	r3, [r3, r2]
 8005452:	2b01      	cmp	r3, #1
 8005454:	d101      	bne.n	800545a <HAL_UART_Transmit+0x5a>
 8005456:	2302      	movs	r3, #2
 8005458:	e077      	b.n	800554a <HAL_UART_Transmit+0x14a>
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	2274      	movs	r2, #116	; 0x74
 800545e:	2101      	movs	r1, #1
 8005460:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	2280      	movs	r2, #128	; 0x80
 8005466:	2100      	movs	r1, #0
 8005468:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	2221      	movs	r2, #33	; 0x21
 800546e:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005470:	f7fd fd6c 	bl	8002f4c <HAL_GetTick>
 8005474:	0003      	movs	r3, r0
 8005476:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	1dba      	adds	r2, r7, #6
 800547c:	2150      	movs	r1, #80	; 0x50
 800547e:	8812      	ldrh	r2, [r2, #0]
 8005480:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	1dba      	adds	r2, r7, #6
 8005486:	2152      	movs	r1, #82	; 0x52
 8005488:	8812      	ldrh	r2, [r2, #0]
 800548a:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	689a      	ldr	r2, [r3, #8]
 8005490:	2380      	movs	r3, #128	; 0x80
 8005492:	015b      	lsls	r3, r3, #5
 8005494:	429a      	cmp	r2, r3
 8005496:	d108      	bne.n	80054aa <HAL_UART_Transmit+0xaa>
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	691b      	ldr	r3, [r3, #16]
 800549c:	2b00      	cmp	r3, #0
 800549e:	d104      	bne.n	80054aa <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 80054a0:	2300      	movs	r3, #0
 80054a2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80054a4:	68bb      	ldr	r3, [r7, #8]
 80054a6:	61bb      	str	r3, [r7, #24]
 80054a8:	e003      	b.n	80054b2 <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 80054aa:	68bb      	ldr	r3, [r7, #8]
 80054ac:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80054ae:	2300      	movs	r3, #0
 80054b0:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	2274      	movs	r2, #116	; 0x74
 80054b6:	2100      	movs	r1, #0
 80054b8:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 80054ba:	e02d      	b.n	8005518 <HAL_UART_Transmit+0x118>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80054bc:	697a      	ldr	r2, [r7, #20]
 80054be:	68f8      	ldr	r0, [r7, #12]
 80054c0:	683b      	ldr	r3, [r7, #0]
 80054c2:	9300      	str	r3, [sp, #0]
 80054c4:	0013      	movs	r3, r2
 80054c6:	2200      	movs	r2, #0
 80054c8:	2180      	movs	r1, #128	; 0x80
 80054ca:	f000 fa7f 	bl	80059cc <UART_WaitOnFlagUntilTimeout>
 80054ce:	1e03      	subs	r3, r0, #0
 80054d0:	d001      	beq.n	80054d6 <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 80054d2:	2303      	movs	r3, #3
 80054d4:	e039      	b.n	800554a <HAL_UART_Transmit+0x14a>
      }
      if (pdata8bits == NULL)
 80054d6:	69fb      	ldr	r3, [r7, #28]
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d10b      	bne.n	80054f4 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80054dc:	69bb      	ldr	r3, [r7, #24]
 80054de:	881a      	ldrh	r2, [r3, #0]
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	05d2      	lsls	r2, r2, #23
 80054e6:	0dd2      	lsrs	r2, r2, #23
 80054e8:	b292      	uxth	r2, r2
 80054ea:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80054ec:	69bb      	ldr	r3, [r7, #24]
 80054ee:	3302      	adds	r3, #2
 80054f0:	61bb      	str	r3, [r7, #24]
 80054f2:	e008      	b.n	8005506 <HAL_UART_Transmit+0x106>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80054f4:	69fb      	ldr	r3, [r7, #28]
 80054f6:	781a      	ldrb	r2, [r3, #0]
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	b292      	uxth	r2, r2
 80054fe:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005500:	69fb      	ldr	r3, [r7, #28]
 8005502:	3301      	adds	r3, #1
 8005504:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	2252      	movs	r2, #82	; 0x52
 800550a:	5a9b      	ldrh	r3, [r3, r2]
 800550c:	b29b      	uxth	r3, r3
 800550e:	3b01      	subs	r3, #1
 8005510:	b299      	uxth	r1, r3
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	2252      	movs	r2, #82	; 0x52
 8005516:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	2252      	movs	r2, #82	; 0x52
 800551c:	5a9b      	ldrh	r3, [r3, r2]
 800551e:	b29b      	uxth	r3, r3
 8005520:	2b00      	cmp	r3, #0
 8005522:	d1cb      	bne.n	80054bc <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005524:	697a      	ldr	r2, [r7, #20]
 8005526:	68f8      	ldr	r0, [r7, #12]
 8005528:	683b      	ldr	r3, [r7, #0]
 800552a:	9300      	str	r3, [sp, #0]
 800552c:	0013      	movs	r3, r2
 800552e:	2200      	movs	r2, #0
 8005530:	2140      	movs	r1, #64	; 0x40
 8005532:	f000 fa4b 	bl	80059cc <UART_WaitOnFlagUntilTimeout>
 8005536:	1e03      	subs	r3, r0, #0
 8005538:	d001      	beq.n	800553e <HAL_UART_Transmit+0x13e>
    {
      return HAL_TIMEOUT;
 800553a:	2303      	movs	r3, #3
 800553c:	e005      	b.n	800554a <HAL_UART_Transmit+0x14a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	2220      	movs	r2, #32
 8005542:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8005544:	2300      	movs	r3, #0
 8005546:	e000      	b.n	800554a <HAL_UART_Transmit+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8005548:	2302      	movs	r3, #2
  }
}
 800554a:	0018      	movs	r0, r3
 800554c:	46bd      	mov	sp, r7
 800554e:	b008      	add	sp, #32
 8005550:	bd80      	pop	{r7, pc}
	...

08005554 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005554:	b580      	push	{r7, lr}
 8005556:	b088      	sub	sp, #32
 8005558:	af00      	add	r7, sp, #0
 800555a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800555c:	231e      	movs	r3, #30
 800555e:	18fb      	adds	r3, r7, r3
 8005560:	2200      	movs	r2, #0
 8005562:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	689a      	ldr	r2, [r3, #8]
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	691b      	ldr	r3, [r3, #16]
 800556c:	431a      	orrs	r2, r3
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	695b      	ldr	r3, [r3, #20]
 8005572:	431a      	orrs	r2, r3
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	69db      	ldr	r3, [r3, #28]
 8005578:	4313      	orrs	r3, r2
 800557a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	4a8d      	ldr	r2, [pc, #564]	; (80057b8 <UART_SetConfig+0x264>)
 8005584:	4013      	ands	r3, r2
 8005586:	0019      	movs	r1, r3
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	697a      	ldr	r2, [r7, #20]
 800558e:	430a      	orrs	r2, r1
 8005590:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	685b      	ldr	r3, [r3, #4]
 8005598:	4a88      	ldr	r2, [pc, #544]	; (80057bc <UART_SetConfig+0x268>)
 800559a:	4013      	ands	r3, r2
 800559c:	0019      	movs	r1, r3
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	68da      	ldr	r2, [r3, #12]
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	430a      	orrs	r2, r1
 80055a8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	699b      	ldr	r3, [r3, #24]
 80055ae:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	6a1b      	ldr	r3, [r3, #32]
 80055b4:	697a      	ldr	r2, [r7, #20]
 80055b6:	4313      	orrs	r3, r2
 80055b8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	689b      	ldr	r3, [r3, #8]
 80055c0:	4a7f      	ldr	r2, [pc, #508]	; (80057c0 <UART_SetConfig+0x26c>)
 80055c2:	4013      	ands	r3, r2
 80055c4:	0019      	movs	r1, r3
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	697a      	ldr	r2, [r7, #20]
 80055cc:	430a      	orrs	r2, r1
 80055ce:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	4a7b      	ldr	r2, [pc, #492]	; (80057c4 <UART_SetConfig+0x270>)
 80055d6:	4293      	cmp	r3, r2
 80055d8:	d127      	bne.n	800562a <UART_SetConfig+0xd6>
 80055da:	4b7b      	ldr	r3, [pc, #492]	; (80057c8 <UART_SetConfig+0x274>)
 80055dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055de:	2203      	movs	r2, #3
 80055e0:	4013      	ands	r3, r2
 80055e2:	2b03      	cmp	r3, #3
 80055e4:	d00d      	beq.n	8005602 <UART_SetConfig+0xae>
 80055e6:	d81b      	bhi.n	8005620 <UART_SetConfig+0xcc>
 80055e8:	2b02      	cmp	r3, #2
 80055ea:	d014      	beq.n	8005616 <UART_SetConfig+0xc2>
 80055ec:	d818      	bhi.n	8005620 <UART_SetConfig+0xcc>
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d002      	beq.n	80055f8 <UART_SetConfig+0xa4>
 80055f2:	2b01      	cmp	r3, #1
 80055f4:	d00a      	beq.n	800560c <UART_SetConfig+0xb8>
 80055f6:	e013      	b.n	8005620 <UART_SetConfig+0xcc>
 80055f8:	231f      	movs	r3, #31
 80055fa:	18fb      	adds	r3, r7, r3
 80055fc:	2200      	movs	r2, #0
 80055fe:	701a      	strb	r2, [r3, #0]
 8005600:	e021      	b.n	8005646 <UART_SetConfig+0xf2>
 8005602:	231f      	movs	r3, #31
 8005604:	18fb      	adds	r3, r7, r3
 8005606:	2202      	movs	r2, #2
 8005608:	701a      	strb	r2, [r3, #0]
 800560a:	e01c      	b.n	8005646 <UART_SetConfig+0xf2>
 800560c:	231f      	movs	r3, #31
 800560e:	18fb      	adds	r3, r7, r3
 8005610:	2204      	movs	r2, #4
 8005612:	701a      	strb	r2, [r3, #0]
 8005614:	e017      	b.n	8005646 <UART_SetConfig+0xf2>
 8005616:	231f      	movs	r3, #31
 8005618:	18fb      	adds	r3, r7, r3
 800561a:	2208      	movs	r2, #8
 800561c:	701a      	strb	r2, [r3, #0]
 800561e:	e012      	b.n	8005646 <UART_SetConfig+0xf2>
 8005620:	231f      	movs	r3, #31
 8005622:	18fb      	adds	r3, r7, r3
 8005624:	2210      	movs	r2, #16
 8005626:	701a      	strb	r2, [r3, #0]
 8005628:	e00d      	b.n	8005646 <UART_SetConfig+0xf2>
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	4a67      	ldr	r2, [pc, #412]	; (80057cc <UART_SetConfig+0x278>)
 8005630:	4293      	cmp	r3, r2
 8005632:	d104      	bne.n	800563e <UART_SetConfig+0xea>
 8005634:	231f      	movs	r3, #31
 8005636:	18fb      	adds	r3, r7, r3
 8005638:	2200      	movs	r2, #0
 800563a:	701a      	strb	r2, [r3, #0]
 800563c:	e003      	b.n	8005646 <UART_SetConfig+0xf2>
 800563e:	231f      	movs	r3, #31
 8005640:	18fb      	adds	r3, r7, r3
 8005642:	2210      	movs	r2, #16
 8005644:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	69da      	ldr	r2, [r3, #28]
 800564a:	2380      	movs	r3, #128	; 0x80
 800564c:	021b      	lsls	r3, r3, #8
 800564e:	429a      	cmp	r2, r3
 8005650:	d15d      	bne.n	800570e <UART_SetConfig+0x1ba>
  {
    switch (clocksource)
 8005652:	231f      	movs	r3, #31
 8005654:	18fb      	adds	r3, r7, r3
 8005656:	781b      	ldrb	r3, [r3, #0]
 8005658:	2b08      	cmp	r3, #8
 800565a:	d015      	beq.n	8005688 <UART_SetConfig+0x134>
 800565c:	dc18      	bgt.n	8005690 <UART_SetConfig+0x13c>
 800565e:	2b04      	cmp	r3, #4
 8005660:	d00d      	beq.n	800567e <UART_SetConfig+0x12a>
 8005662:	dc15      	bgt.n	8005690 <UART_SetConfig+0x13c>
 8005664:	2b00      	cmp	r3, #0
 8005666:	d002      	beq.n	800566e <UART_SetConfig+0x11a>
 8005668:	2b02      	cmp	r3, #2
 800566a:	d005      	beq.n	8005678 <UART_SetConfig+0x124>
 800566c:	e010      	b.n	8005690 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800566e:	f7ff f845 	bl	80046fc <HAL_RCC_GetPCLK1Freq>
 8005672:	0003      	movs	r3, r0
 8005674:	61bb      	str	r3, [r7, #24]
        break;
 8005676:	e012      	b.n	800569e <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005678:	4b55      	ldr	r3, [pc, #340]	; (80057d0 <UART_SetConfig+0x27c>)
 800567a:	61bb      	str	r3, [r7, #24]
        break;
 800567c:	e00f      	b.n	800569e <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800567e:	f7fe ffcf 	bl	8004620 <HAL_RCC_GetSysClockFreq>
 8005682:	0003      	movs	r3, r0
 8005684:	61bb      	str	r3, [r7, #24]
        break;
 8005686:	e00a      	b.n	800569e <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005688:	2380      	movs	r3, #128	; 0x80
 800568a:	021b      	lsls	r3, r3, #8
 800568c:	61bb      	str	r3, [r7, #24]
        break;
 800568e:	e006      	b.n	800569e <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8005690:	2300      	movs	r3, #0
 8005692:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005694:	231e      	movs	r3, #30
 8005696:	18fb      	adds	r3, r7, r3
 8005698:	2201      	movs	r2, #1
 800569a:	701a      	strb	r2, [r3, #0]
        break;
 800569c:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800569e:	69bb      	ldr	r3, [r7, #24]
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d100      	bne.n	80056a6 <UART_SetConfig+0x152>
 80056a4:	e07b      	b.n	800579e <UART_SetConfig+0x24a>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80056a6:	69bb      	ldr	r3, [r7, #24]
 80056a8:	005a      	lsls	r2, r3, #1
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	685b      	ldr	r3, [r3, #4]
 80056ae:	085b      	lsrs	r3, r3, #1
 80056b0:	18d2      	adds	r2, r2, r3
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	685b      	ldr	r3, [r3, #4]
 80056b6:	0019      	movs	r1, r3
 80056b8:	0010      	movs	r0, r2
 80056ba:	f7fa fd37 	bl	800012c <__udivsi3>
 80056be:	0003      	movs	r3, r0
 80056c0:	b29b      	uxth	r3, r3
 80056c2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80056c4:	693b      	ldr	r3, [r7, #16]
 80056c6:	2b0f      	cmp	r3, #15
 80056c8:	d91c      	bls.n	8005704 <UART_SetConfig+0x1b0>
 80056ca:	693a      	ldr	r2, [r7, #16]
 80056cc:	2380      	movs	r3, #128	; 0x80
 80056ce:	025b      	lsls	r3, r3, #9
 80056d0:	429a      	cmp	r2, r3
 80056d2:	d217      	bcs.n	8005704 <UART_SetConfig+0x1b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80056d4:	693b      	ldr	r3, [r7, #16]
 80056d6:	b29a      	uxth	r2, r3
 80056d8:	200e      	movs	r0, #14
 80056da:	183b      	adds	r3, r7, r0
 80056dc:	210f      	movs	r1, #15
 80056de:	438a      	bics	r2, r1
 80056e0:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80056e2:	693b      	ldr	r3, [r7, #16]
 80056e4:	085b      	lsrs	r3, r3, #1
 80056e6:	b29b      	uxth	r3, r3
 80056e8:	2207      	movs	r2, #7
 80056ea:	4013      	ands	r3, r2
 80056ec:	b299      	uxth	r1, r3
 80056ee:	183b      	adds	r3, r7, r0
 80056f0:	183a      	adds	r2, r7, r0
 80056f2:	8812      	ldrh	r2, [r2, #0]
 80056f4:	430a      	orrs	r2, r1
 80056f6:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	183a      	adds	r2, r7, r0
 80056fe:	8812      	ldrh	r2, [r2, #0]
 8005700:	60da      	str	r2, [r3, #12]
 8005702:	e04c      	b.n	800579e <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 8005704:	231e      	movs	r3, #30
 8005706:	18fb      	adds	r3, r7, r3
 8005708:	2201      	movs	r2, #1
 800570a:	701a      	strb	r2, [r3, #0]
 800570c:	e047      	b.n	800579e <UART_SetConfig+0x24a>
      }
    }
  }
  else
  {
    switch (clocksource)
 800570e:	231f      	movs	r3, #31
 8005710:	18fb      	adds	r3, r7, r3
 8005712:	781b      	ldrb	r3, [r3, #0]
 8005714:	2b08      	cmp	r3, #8
 8005716:	d015      	beq.n	8005744 <UART_SetConfig+0x1f0>
 8005718:	dc18      	bgt.n	800574c <UART_SetConfig+0x1f8>
 800571a:	2b04      	cmp	r3, #4
 800571c:	d00d      	beq.n	800573a <UART_SetConfig+0x1e6>
 800571e:	dc15      	bgt.n	800574c <UART_SetConfig+0x1f8>
 8005720:	2b00      	cmp	r3, #0
 8005722:	d002      	beq.n	800572a <UART_SetConfig+0x1d6>
 8005724:	2b02      	cmp	r3, #2
 8005726:	d005      	beq.n	8005734 <UART_SetConfig+0x1e0>
 8005728:	e010      	b.n	800574c <UART_SetConfig+0x1f8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800572a:	f7fe ffe7 	bl	80046fc <HAL_RCC_GetPCLK1Freq>
 800572e:	0003      	movs	r3, r0
 8005730:	61bb      	str	r3, [r7, #24]
        break;
 8005732:	e012      	b.n	800575a <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005734:	4b26      	ldr	r3, [pc, #152]	; (80057d0 <UART_SetConfig+0x27c>)
 8005736:	61bb      	str	r3, [r7, #24]
        break;
 8005738:	e00f      	b.n	800575a <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800573a:	f7fe ff71 	bl	8004620 <HAL_RCC_GetSysClockFreq>
 800573e:	0003      	movs	r3, r0
 8005740:	61bb      	str	r3, [r7, #24]
        break;
 8005742:	e00a      	b.n	800575a <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005744:	2380      	movs	r3, #128	; 0x80
 8005746:	021b      	lsls	r3, r3, #8
 8005748:	61bb      	str	r3, [r7, #24]
        break;
 800574a:	e006      	b.n	800575a <UART_SetConfig+0x206>
      default:
        pclk = 0U;
 800574c:	2300      	movs	r3, #0
 800574e:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005750:	231e      	movs	r3, #30
 8005752:	18fb      	adds	r3, r7, r3
 8005754:	2201      	movs	r2, #1
 8005756:	701a      	strb	r2, [r3, #0]
        break;
 8005758:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800575a:	69bb      	ldr	r3, [r7, #24]
 800575c:	2b00      	cmp	r3, #0
 800575e:	d01e      	beq.n	800579e <UART_SetConfig+0x24a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	685b      	ldr	r3, [r3, #4]
 8005764:	085a      	lsrs	r2, r3, #1
 8005766:	69bb      	ldr	r3, [r7, #24]
 8005768:	18d2      	adds	r2, r2, r3
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	685b      	ldr	r3, [r3, #4]
 800576e:	0019      	movs	r1, r3
 8005770:	0010      	movs	r0, r2
 8005772:	f7fa fcdb 	bl	800012c <__udivsi3>
 8005776:	0003      	movs	r3, r0
 8005778:	b29b      	uxth	r3, r3
 800577a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800577c:	693b      	ldr	r3, [r7, #16]
 800577e:	2b0f      	cmp	r3, #15
 8005780:	d909      	bls.n	8005796 <UART_SetConfig+0x242>
 8005782:	693a      	ldr	r2, [r7, #16]
 8005784:	2380      	movs	r3, #128	; 0x80
 8005786:	025b      	lsls	r3, r3, #9
 8005788:	429a      	cmp	r2, r3
 800578a:	d204      	bcs.n	8005796 <UART_SetConfig+0x242>
      {
        huart->Instance->BRR = usartdiv;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	693a      	ldr	r2, [r7, #16]
 8005792:	60da      	str	r2, [r3, #12]
 8005794:	e003      	b.n	800579e <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 8005796:	231e      	movs	r3, #30
 8005798:	18fb      	adds	r3, r7, r3
 800579a:	2201      	movs	r2, #1
 800579c:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	2200      	movs	r2, #0
 80057a2:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2200      	movs	r2, #0
 80057a8:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80057aa:	231e      	movs	r3, #30
 80057ac:	18fb      	adds	r3, r7, r3
 80057ae:	781b      	ldrb	r3, [r3, #0]
}
 80057b0:	0018      	movs	r0, r3
 80057b2:	46bd      	mov	sp, r7
 80057b4:	b008      	add	sp, #32
 80057b6:	bd80      	pop	{r7, pc}
 80057b8:	ffff69f3 	.word	0xffff69f3
 80057bc:	ffffcfff 	.word	0xffffcfff
 80057c0:	fffff4ff 	.word	0xfffff4ff
 80057c4:	40013800 	.word	0x40013800
 80057c8:	40021000 	.word	0x40021000
 80057cc:	40004400 	.word	0x40004400
 80057d0:	007a1200 	.word	0x007a1200

080057d4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80057d4:	b580      	push	{r7, lr}
 80057d6:	b082      	sub	sp, #8
 80057d8:	af00      	add	r7, sp, #0
 80057da:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057e0:	2201      	movs	r2, #1
 80057e2:	4013      	ands	r3, r2
 80057e4:	d00b      	beq.n	80057fe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	685b      	ldr	r3, [r3, #4]
 80057ec:	4a4a      	ldr	r2, [pc, #296]	; (8005918 <UART_AdvFeatureConfig+0x144>)
 80057ee:	4013      	ands	r3, r2
 80057f0:	0019      	movs	r1, r3
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	430a      	orrs	r2, r1
 80057fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005802:	2202      	movs	r2, #2
 8005804:	4013      	ands	r3, r2
 8005806:	d00b      	beq.n	8005820 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	685b      	ldr	r3, [r3, #4]
 800580e:	4a43      	ldr	r2, [pc, #268]	; (800591c <UART_AdvFeatureConfig+0x148>)
 8005810:	4013      	ands	r3, r2
 8005812:	0019      	movs	r1, r3
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	430a      	orrs	r2, r1
 800581e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005824:	2204      	movs	r2, #4
 8005826:	4013      	ands	r3, r2
 8005828:	d00b      	beq.n	8005842 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	685b      	ldr	r3, [r3, #4]
 8005830:	4a3b      	ldr	r2, [pc, #236]	; (8005920 <UART_AdvFeatureConfig+0x14c>)
 8005832:	4013      	ands	r3, r2
 8005834:	0019      	movs	r1, r3
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	430a      	orrs	r2, r1
 8005840:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005846:	2208      	movs	r2, #8
 8005848:	4013      	ands	r3, r2
 800584a:	d00b      	beq.n	8005864 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	685b      	ldr	r3, [r3, #4]
 8005852:	4a34      	ldr	r2, [pc, #208]	; (8005924 <UART_AdvFeatureConfig+0x150>)
 8005854:	4013      	ands	r3, r2
 8005856:	0019      	movs	r1, r3
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	430a      	orrs	r2, r1
 8005862:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005868:	2210      	movs	r2, #16
 800586a:	4013      	ands	r3, r2
 800586c:	d00b      	beq.n	8005886 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	689b      	ldr	r3, [r3, #8]
 8005874:	4a2c      	ldr	r2, [pc, #176]	; (8005928 <UART_AdvFeatureConfig+0x154>)
 8005876:	4013      	ands	r3, r2
 8005878:	0019      	movs	r1, r3
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	430a      	orrs	r2, r1
 8005884:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800588a:	2220      	movs	r2, #32
 800588c:	4013      	ands	r3, r2
 800588e:	d00b      	beq.n	80058a8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	689b      	ldr	r3, [r3, #8]
 8005896:	4a25      	ldr	r2, [pc, #148]	; (800592c <UART_AdvFeatureConfig+0x158>)
 8005898:	4013      	ands	r3, r2
 800589a:	0019      	movs	r1, r3
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	430a      	orrs	r2, r1
 80058a6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058ac:	2240      	movs	r2, #64	; 0x40
 80058ae:	4013      	ands	r3, r2
 80058b0:	d01d      	beq.n	80058ee <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	685b      	ldr	r3, [r3, #4]
 80058b8:	4a1d      	ldr	r2, [pc, #116]	; (8005930 <UART_AdvFeatureConfig+0x15c>)
 80058ba:	4013      	ands	r3, r2
 80058bc:	0019      	movs	r1, r3
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	430a      	orrs	r2, r1
 80058c8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80058ce:	2380      	movs	r3, #128	; 0x80
 80058d0:	035b      	lsls	r3, r3, #13
 80058d2:	429a      	cmp	r2, r3
 80058d4:	d10b      	bne.n	80058ee <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	685b      	ldr	r3, [r3, #4]
 80058dc:	4a15      	ldr	r2, [pc, #84]	; (8005934 <UART_AdvFeatureConfig+0x160>)
 80058de:	4013      	ands	r3, r2
 80058e0:	0019      	movs	r1, r3
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	430a      	orrs	r2, r1
 80058ec:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058f2:	2280      	movs	r2, #128	; 0x80
 80058f4:	4013      	ands	r3, r2
 80058f6:	d00b      	beq.n	8005910 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	685b      	ldr	r3, [r3, #4]
 80058fe:	4a0e      	ldr	r2, [pc, #56]	; (8005938 <UART_AdvFeatureConfig+0x164>)
 8005900:	4013      	ands	r3, r2
 8005902:	0019      	movs	r1, r3
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	430a      	orrs	r2, r1
 800590e:	605a      	str	r2, [r3, #4]
  }
}
 8005910:	46c0      	nop			; (mov r8, r8)
 8005912:	46bd      	mov	sp, r7
 8005914:	b002      	add	sp, #8
 8005916:	bd80      	pop	{r7, pc}
 8005918:	fffdffff 	.word	0xfffdffff
 800591c:	fffeffff 	.word	0xfffeffff
 8005920:	fffbffff 	.word	0xfffbffff
 8005924:	ffff7fff 	.word	0xffff7fff
 8005928:	ffffefff 	.word	0xffffefff
 800592c:	ffffdfff 	.word	0xffffdfff
 8005930:	ffefffff 	.word	0xffefffff
 8005934:	ff9fffff 	.word	0xff9fffff
 8005938:	fff7ffff 	.word	0xfff7ffff

0800593c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800593c:	b580      	push	{r7, lr}
 800593e:	b086      	sub	sp, #24
 8005940:	af02      	add	r7, sp, #8
 8005942:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	2280      	movs	r2, #128	; 0x80
 8005948:	2100      	movs	r1, #0
 800594a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800594c:	f7fd fafe 	bl	8002f4c <HAL_GetTick>
 8005950:	0003      	movs	r3, r0
 8005952:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	2208      	movs	r2, #8
 800595c:	4013      	ands	r3, r2
 800595e:	2b08      	cmp	r3, #8
 8005960:	d10c      	bne.n	800597c <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	2280      	movs	r2, #128	; 0x80
 8005966:	0391      	lsls	r1, r2, #14
 8005968:	6878      	ldr	r0, [r7, #4]
 800596a:	4a17      	ldr	r2, [pc, #92]	; (80059c8 <UART_CheckIdleState+0x8c>)
 800596c:	9200      	str	r2, [sp, #0]
 800596e:	2200      	movs	r2, #0
 8005970:	f000 f82c 	bl	80059cc <UART_WaitOnFlagUntilTimeout>
 8005974:	1e03      	subs	r3, r0, #0
 8005976:	d001      	beq.n	800597c <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005978:	2303      	movs	r3, #3
 800597a:	e021      	b.n	80059c0 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	2204      	movs	r2, #4
 8005984:	4013      	ands	r3, r2
 8005986:	2b04      	cmp	r3, #4
 8005988:	d10c      	bne.n	80059a4 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	2280      	movs	r2, #128	; 0x80
 800598e:	03d1      	lsls	r1, r2, #15
 8005990:	6878      	ldr	r0, [r7, #4]
 8005992:	4a0d      	ldr	r2, [pc, #52]	; (80059c8 <UART_CheckIdleState+0x8c>)
 8005994:	9200      	str	r2, [sp, #0]
 8005996:	2200      	movs	r2, #0
 8005998:	f000 f818 	bl	80059cc <UART_WaitOnFlagUntilTimeout>
 800599c:	1e03      	subs	r3, r0, #0
 800599e:	d001      	beq.n	80059a4 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80059a0:	2303      	movs	r3, #3
 80059a2:	e00d      	b.n	80059c0 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	2220      	movs	r2, #32
 80059a8:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	2220      	movs	r2, #32
 80059ae:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	2200      	movs	r2, #0
 80059b4:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	2274      	movs	r2, #116	; 0x74
 80059ba:	2100      	movs	r1, #0
 80059bc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80059be:	2300      	movs	r3, #0
}
 80059c0:	0018      	movs	r0, r3
 80059c2:	46bd      	mov	sp, r7
 80059c4:	b004      	add	sp, #16
 80059c6:	bd80      	pop	{r7, pc}
 80059c8:	01ffffff 	.word	0x01ffffff

080059cc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80059cc:	b580      	push	{r7, lr}
 80059ce:	b094      	sub	sp, #80	; 0x50
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	60f8      	str	r0, [r7, #12]
 80059d4:	60b9      	str	r1, [r7, #8]
 80059d6:	603b      	str	r3, [r7, #0]
 80059d8:	1dfb      	adds	r3, r7, #7
 80059da:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80059dc:	e0a3      	b.n	8005b26 <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80059de:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80059e0:	3301      	adds	r3, #1
 80059e2:	d100      	bne.n	80059e6 <UART_WaitOnFlagUntilTimeout+0x1a>
 80059e4:	e09f      	b.n	8005b26 <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80059e6:	f7fd fab1 	bl	8002f4c <HAL_GetTick>
 80059ea:	0002      	movs	r2, r0
 80059ec:	683b      	ldr	r3, [r7, #0]
 80059ee:	1ad3      	subs	r3, r2, r3
 80059f0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80059f2:	429a      	cmp	r2, r3
 80059f4:	d302      	bcc.n	80059fc <UART_WaitOnFlagUntilTimeout+0x30>
 80059f6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d13d      	bne.n	8005a78 <UART_WaitOnFlagUntilTimeout+0xac>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80059fc:	f3ef 8310 	mrs	r3, PRIMASK
 8005a00:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8005a02:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005a04:	647b      	str	r3, [r7, #68]	; 0x44
 8005a06:	2301      	movs	r3, #1
 8005a08:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a0c:	f383 8810 	msr	PRIMASK, r3
}
 8005a10:	46c0      	nop			; (mov r8, r8)
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	681a      	ldr	r2, [r3, #0]
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	494c      	ldr	r1, [pc, #304]	; (8005b50 <UART_WaitOnFlagUntilTimeout+0x184>)
 8005a1e:	400a      	ands	r2, r1
 8005a20:	601a      	str	r2, [r3, #0]
 8005a22:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005a24:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a28:	f383 8810 	msr	PRIMASK, r3
}
 8005a2c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005a2e:	f3ef 8310 	mrs	r3, PRIMASK
 8005a32:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8005a34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a36:	643b      	str	r3, [r7, #64]	; 0x40
 8005a38:	2301      	movs	r3, #1
 8005a3a:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a3e:	f383 8810 	msr	PRIMASK, r3
}
 8005a42:	46c0      	nop			; (mov r8, r8)
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	689a      	ldr	r2, [r3, #8]
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	2101      	movs	r1, #1
 8005a50:	438a      	bics	r2, r1
 8005a52:	609a      	str	r2, [r3, #8]
 8005a54:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005a56:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a58:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a5a:	f383 8810 	msr	PRIMASK, r3
}
 8005a5e:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	2220      	movs	r2, #32
 8005a64:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	2220      	movs	r2, #32
 8005a6a:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	2274      	movs	r2, #116	; 0x74
 8005a70:	2100      	movs	r1, #0
 8005a72:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005a74:	2303      	movs	r3, #3
 8005a76:	e067      	b.n	8005b48 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	2204      	movs	r2, #4
 8005a80:	4013      	ands	r3, r2
 8005a82:	d050      	beq.n	8005b26 <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	69da      	ldr	r2, [r3, #28]
 8005a8a:	2380      	movs	r3, #128	; 0x80
 8005a8c:	011b      	lsls	r3, r3, #4
 8005a8e:	401a      	ands	r2, r3
 8005a90:	2380      	movs	r3, #128	; 0x80
 8005a92:	011b      	lsls	r3, r3, #4
 8005a94:	429a      	cmp	r2, r3
 8005a96:	d146      	bne.n	8005b26 <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	2280      	movs	r2, #128	; 0x80
 8005a9e:	0112      	lsls	r2, r2, #4
 8005aa0:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005aa2:	f3ef 8310 	mrs	r3, PRIMASK
 8005aa6:	613b      	str	r3, [r7, #16]
  return(result);
 8005aa8:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005aaa:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005aac:	2301      	movs	r3, #1
 8005aae:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ab0:	697b      	ldr	r3, [r7, #20]
 8005ab2:	f383 8810 	msr	PRIMASK, r3
}
 8005ab6:	46c0      	nop			; (mov r8, r8)
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	681a      	ldr	r2, [r3, #0]
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	4923      	ldr	r1, [pc, #140]	; (8005b50 <UART_WaitOnFlagUntilTimeout+0x184>)
 8005ac4:	400a      	ands	r2, r1
 8005ac6:	601a      	str	r2, [r3, #0]
 8005ac8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005aca:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005acc:	69bb      	ldr	r3, [r7, #24]
 8005ace:	f383 8810 	msr	PRIMASK, r3
}
 8005ad2:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005ad4:	f3ef 8310 	mrs	r3, PRIMASK
 8005ad8:	61fb      	str	r3, [r7, #28]
  return(result);
 8005ada:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005adc:	64bb      	str	r3, [r7, #72]	; 0x48
 8005ade:	2301      	movs	r3, #1
 8005ae0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ae2:	6a3b      	ldr	r3, [r7, #32]
 8005ae4:	f383 8810 	msr	PRIMASK, r3
}
 8005ae8:	46c0      	nop			; (mov r8, r8)
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	689a      	ldr	r2, [r3, #8]
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	2101      	movs	r1, #1
 8005af6:	438a      	bics	r2, r1
 8005af8:	609a      	str	r2, [r3, #8]
 8005afa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005afc:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005afe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b00:	f383 8810 	msr	PRIMASK, r3
}
 8005b04:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	2220      	movs	r2, #32
 8005b0a:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	2220      	movs	r2, #32
 8005b10:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	2280      	movs	r2, #128	; 0x80
 8005b16:	2120      	movs	r1, #32
 8005b18:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	2274      	movs	r2, #116	; 0x74
 8005b1e:	2100      	movs	r1, #0
 8005b20:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8005b22:	2303      	movs	r3, #3
 8005b24:	e010      	b.n	8005b48 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	69db      	ldr	r3, [r3, #28]
 8005b2c:	68ba      	ldr	r2, [r7, #8]
 8005b2e:	4013      	ands	r3, r2
 8005b30:	68ba      	ldr	r2, [r7, #8]
 8005b32:	1ad3      	subs	r3, r2, r3
 8005b34:	425a      	negs	r2, r3
 8005b36:	4153      	adcs	r3, r2
 8005b38:	b2db      	uxtb	r3, r3
 8005b3a:	001a      	movs	r2, r3
 8005b3c:	1dfb      	adds	r3, r7, #7
 8005b3e:	781b      	ldrb	r3, [r3, #0]
 8005b40:	429a      	cmp	r2, r3
 8005b42:	d100      	bne.n	8005b46 <UART_WaitOnFlagUntilTimeout+0x17a>
 8005b44:	e74b      	b.n	80059de <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005b46:	2300      	movs	r3, #0
}
 8005b48:	0018      	movs	r0, r3
 8005b4a:	46bd      	mov	sp, r7
 8005b4c:	b014      	add	sp, #80	; 0x50
 8005b4e:	bd80      	pop	{r7, pc}
 8005b50:	fffffe5f 	.word	0xfffffe5f

08005b54 <VL53L1X_SetI2CAddress>:
	pVersion->revision = VL53L1X_IMPLEMENTATION_VER_REVISION;
	return Status;
}

VL53L1X_ERROR VL53L1X_SetI2CAddress(uint16_t dev, uint8_t new_address)
{
 8005b54:	b590      	push	{r4, r7, lr}
 8005b56:	b085      	sub	sp, #20
 8005b58:	af00      	add	r7, sp, #0
 8005b5a:	0002      	movs	r2, r0
 8005b5c:	1dbb      	adds	r3, r7, #6
 8005b5e:	801a      	strh	r2, [r3, #0]
 8005b60:	1d7b      	adds	r3, r7, #5
 8005b62:	1c0a      	adds	r2, r1, #0
 8005b64:	701a      	strb	r2, [r3, #0]
	VL53L1X_ERROR status = 0;
 8005b66:	240f      	movs	r4, #15
 8005b68:	193b      	adds	r3, r7, r4
 8005b6a:	2200      	movs	r2, #0
 8005b6c:	701a      	strb	r2, [r3, #0]

	status |= VL53L1_WrByte(dev, VL53L1_I2C_SLAVE__DEVICE_ADDRESS, new_address);
 8005b6e:	1d7b      	adds	r3, r7, #5
 8005b70:	781a      	ldrb	r2, [r3, #0]
 8005b72:	1dbb      	adds	r3, r7, #6
 8005b74:	881b      	ldrh	r3, [r3, #0]
 8005b76:	2101      	movs	r1, #1
 8005b78:	0018      	movs	r0, r3
 8005b7a:	f000 fa0d 	bl	8005f98 <VL53L1_WrByte>
 8005b7e:	0003      	movs	r3, r0
 8005b80:	0019      	movs	r1, r3
 8005b82:	193b      	adds	r3, r7, r4
 8005b84:	193a      	adds	r2, r7, r4
 8005b86:	7812      	ldrb	r2, [r2, #0]
 8005b88:	430a      	orrs	r2, r1
 8005b8a:	701a      	strb	r2, [r3, #0]
	return status;
 8005b8c:	193b      	adds	r3, r7, r4
 8005b8e:	781b      	ldrb	r3, [r3, #0]
 8005b90:	b25b      	sxtb	r3, r3
}
 8005b92:	0018      	movs	r0, r3
 8005b94:	46bd      	mov	sp, r7
 8005b96:	b005      	add	sp, #20
 8005b98:	bd90      	pop	{r4, r7, pc}
	...

08005b9c <VL53L1X_SensorInit>:

VL53L1X_ERROR VL53L1X_SensorInit(uint16_t dev)
{
 8005b9c:	b590      	push	{r4, r7, lr}
 8005b9e:	b085      	sub	sp, #20
 8005ba0:	af00      	add	r7, sp, #0
 8005ba2:	0002      	movs	r2, r0
 8005ba4:	1dbb      	adds	r3, r7, #6
 8005ba6:	801a      	strh	r2, [r3, #0]
	VL53L1X_ERROR status = 0;
 8005ba8:	230f      	movs	r3, #15
 8005baa:	18fb      	adds	r3, r7, r3
 8005bac:	2200      	movs	r2, #0
 8005bae:	701a      	strb	r2, [r3, #0]
	uint8_t Addr = 0x00, tmp;
 8005bb0:	210e      	movs	r1, #14
 8005bb2:	187b      	adds	r3, r7, r1
 8005bb4:	2200      	movs	r2, #0
 8005bb6:	701a      	strb	r2, [r3, #0]

	for (Addr = 0x2D; Addr <= 0x87; Addr++){
 8005bb8:	187b      	adds	r3, r7, r1
 8005bba:	222d      	movs	r2, #45	; 0x2d
 8005bbc:	701a      	strb	r2, [r3, #0]
 8005bbe:	e01a      	b.n	8005bf6 <VL53L1X_SensorInit+0x5a>
		status |= VL53L1_WrByte(dev, Addr, VL51L1X_DEFAULT_CONFIGURATION[Addr - 0x2D]);
 8005bc0:	240e      	movs	r4, #14
 8005bc2:	193b      	adds	r3, r7, r4
 8005bc4:	781b      	ldrb	r3, [r3, #0]
 8005bc6:	b299      	uxth	r1, r3
 8005bc8:	193b      	adds	r3, r7, r4
 8005bca:	781b      	ldrb	r3, [r3, #0]
 8005bcc:	3b2d      	subs	r3, #45	; 0x2d
 8005bce:	4a3e      	ldr	r2, [pc, #248]	; (8005cc8 <VL53L1X_SensorInit+0x12c>)
 8005bd0:	5cd2      	ldrb	r2, [r2, r3]
 8005bd2:	1dbb      	adds	r3, r7, #6
 8005bd4:	881b      	ldrh	r3, [r3, #0]
 8005bd6:	0018      	movs	r0, r3
 8005bd8:	f000 f9de 	bl	8005f98 <VL53L1_WrByte>
 8005bdc:	0003      	movs	r3, r0
 8005bde:	0019      	movs	r1, r3
 8005be0:	220f      	movs	r2, #15
 8005be2:	18bb      	adds	r3, r7, r2
 8005be4:	18ba      	adds	r2, r7, r2
 8005be6:	7812      	ldrb	r2, [r2, #0]
 8005be8:	430a      	orrs	r2, r1
 8005bea:	701a      	strb	r2, [r3, #0]
	for (Addr = 0x2D; Addr <= 0x87; Addr++){
 8005bec:	193b      	adds	r3, r7, r4
 8005bee:	781a      	ldrb	r2, [r3, #0]
 8005bf0:	193b      	adds	r3, r7, r4
 8005bf2:	3201      	adds	r2, #1
 8005bf4:	701a      	strb	r2, [r3, #0]
 8005bf6:	230e      	movs	r3, #14
 8005bf8:	18fb      	adds	r3, r7, r3
 8005bfa:	781b      	ldrb	r3, [r3, #0]
 8005bfc:	2b87      	cmp	r3, #135	; 0x87
 8005bfe:	d9df      	bls.n	8005bc0 <VL53L1X_SensorInit+0x24>
	}
	status |= VL53L1X_StartRanging(dev);
 8005c00:	1dbb      	adds	r3, r7, #6
 8005c02:	881b      	ldrh	r3, [r3, #0]
 8005c04:	0018      	movs	r0, r3
 8005c06:	f000 f8b3 	bl	8005d70 <VL53L1X_StartRanging>
 8005c0a:	0003      	movs	r3, r0
 8005c0c:	0019      	movs	r1, r3
 8005c0e:	220f      	movs	r2, #15
 8005c10:	18bb      	adds	r3, r7, r2
 8005c12:	18ba      	adds	r2, r7, r2
 8005c14:	7812      	ldrb	r2, [r2, #0]
 8005c16:	430a      	orrs	r2, r1
 8005c18:	701a      	strb	r2, [r3, #0]
	tmp  = 0;
 8005c1a:	230d      	movs	r3, #13
 8005c1c:	18fb      	adds	r3, r7, r3
 8005c1e:	2200      	movs	r2, #0
 8005c20:	701a      	strb	r2, [r3, #0]
	while(tmp==0){
 8005c22:	e00f      	b.n	8005c44 <VL53L1X_SensorInit+0xa8>
			status |= VL53L1X_CheckForDataReady(dev, &tmp);
 8005c24:	230d      	movs	r3, #13
 8005c26:	18fa      	adds	r2, r7, r3
 8005c28:	1dbb      	adds	r3, r7, #6
 8005c2a:	881b      	ldrh	r3, [r3, #0]
 8005c2c:	0011      	movs	r1, r2
 8005c2e:	0018      	movs	r0, r3
 8005c30:	f000 f8dc 	bl	8005dec <VL53L1X_CheckForDataReady>
 8005c34:	0003      	movs	r3, r0
 8005c36:	0019      	movs	r1, r3
 8005c38:	220f      	movs	r2, #15
 8005c3a:	18bb      	adds	r3, r7, r2
 8005c3c:	18ba      	adds	r2, r7, r2
 8005c3e:	7812      	ldrb	r2, [r2, #0]
 8005c40:	430a      	orrs	r2, r1
 8005c42:	701a      	strb	r2, [r3, #0]
	while(tmp==0){
 8005c44:	230d      	movs	r3, #13
 8005c46:	18fb      	adds	r3, r7, r3
 8005c48:	781b      	ldrb	r3, [r3, #0]
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d0ea      	beq.n	8005c24 <VL53L1X_SensorInit+0x88>
	}
	status |= VL53L1X_ClearInterrupt(dev);
 8005c4e:	1dbb      	adds	r3, r7, #6
 8005c50:	881b      	ldrh	r3, [r3, #0]
 8005c52:	0018      	movs	r0, r3
 8005c54:	f000 f83a 	bl	8005ccc <VL53L1X_ClearInterrupt>
 8005c58:	0003      	movs	r3, r0
 8005c5a:	0019      	movs	r1, r3
 8005c5c:	240f      	movs	r4, #15
 8005c5e:	193b      	adds	r3, r7, r4
 8005c60:	193a      	adds	r2, r7, r4
 8005c62:	7812      	ldrb	r2, [r2, #0]
 8005c64:	430a      	orrs	r2, r1
 8005c66:	701a      	strb	r2, [r3, #0]
	status |= VL53L1X_StopRanging(dev);
 8005c68:	1dbb      	adds	r3, r7, #6
 8005c6a:	881b      	ldrh	r3, [r3, #0]
 8005c6c:	0018      	movs	r0, r3
 8005c6e:	f000 f89e 	bl	8005dae <VL53L1X_StopRanging>
 8005c72:	0003      	movs	r3, r0
 8005c74:	0019      	movs	r1, r3
 8005c76:	193b      	adds	r3, r7, r4
 8005c78:	193a      	adds	r2, r7, r4
 8005c7a:	7812      	ldrb	r2, [r2, #0]
 8005c7c:	430a      	orrs	r2, r1
 8005c7e:	701a      	strb	r2, [r3, #0]
	status |= VL53L1_WrByte(dev, VL53L1_VHV_CONFIG__TIMEOUT_MACROP_LOOP_BOUND, 0x09); /* two bounds VHV */
 8005c80:	1dbb      	adds	r3, r7, #6
 8005c82:	881b      	ldrh	r3, [r3, #0]
 8005c84:	2209      	movs	r2, #9
 8005c86:	2108      	movs	r1, #8
 8005c88:	0018      	movs	r0, r3
 8005c8a:	f000 f985 	bl	8005f98 <VL53L1_WrByte>
 8005c8e:	0003      	movs	r3, r0
 8005c90:	0019      	movs	r1, r3
 8005c92:	193b      	adds	r3, r7, r4
 8005c94:	193a      	adds	r2, r7, r4
 8005c96:	7812      	ldrb	r2, [r2, #0]
 8005c98:	430a      	orrs	r2, r1
 8005c9a:	701a      	strb	r2, [r3, #0]
	status |= VL53L1_WrByte(dev, 0x0B, 0); /* start VHV from the previous temperature */
 8005c9c:	1dbb      	adds	r3, r7, #6
 8005c9e:	881b      	ldrh	r3, [r3, #0]
 8005ca0:	2200      	movs	r2, #0
 8005ca2:	210b      	movs	r1, #11
 8005ca4:	0018      	movs	r0, r3
 8005ca6:	f000 f977 	bl	8005f98 <VL53L1_WrByte>
 8005caa:	0003      	movs	r3, r0
 8005cac:	0019      	movs	r1, r3
 8005cae:	193b      	adds	r3, r7, r4
 8005cb0:	193a      	adds	r2, r7, r4
 8005cb2:	7812      	ldrb	r2, [r2, #0]
 8005cb4:	430a      	orrs	r2, r1
 8005cb6:	701a      	strb	r2, [r3, #0]
	return status;
 8005cb8:	193b      	adds	r3, r7, r4
 8005cba:	781b      	ldrb	r3, [r3, #0]
 8005cbc:	b25b      	sxtb	r3, r3
}
 8005cbe:	0018      	movs	r0, r3
 8005cc0:	46bd      	mov	sp, r7
 8005cc2:	b005      	add	sp, #20
 8005cc4:	bd90      	pop	{r4, r7, pc}
 8005cc6:	46c0      	nop			; (mov r8, r8)
 8005cc8:	08006cd4 	.word	0x08006cd4

08005ccc <VL53L1X_ClearInterrupt>:

VL53L1X_ERROR VL53L1X_ClearInterrupt(uint16_t dev)
{
 8005ccc:	b590      	push	{r4, r7, lr}
 8005cce:	b085      	sub	sp, #20
 8005cd0:	af00      	add	r7, sp, #0
 8005cd2:	0002      	movs	r2, r0
 8005cd4:	1dbb      	adds	r3, r7, #6
 8005cd6:	801a      	strh	r2, [r3, #0]
	VL53L1X_ERROR status = 0;
 8005cd8:	240f      	movs	r4, #15
 8005cda:	193b      	adds	r3, r7, r4
 8005cdc:	2200      	movs	r2, #0
 8005cde:	701a      	strb	r2, [r3, #0]

	status |= VL53L1_WrByte(dev, SYSTEM__INTERRUPT_CLEAR, 0x01);
 8005ce0:	1dbb      	adds	r3, r7, #6
 8005ce2:	881b      	ldrh	r3, [r3, #0]
 8005ce4:	2201      	movs	r2, #1
 8005ce6:	2186      	movs	r1, #134	; 0x86
 8005ce8:	0018      	movs	r0, r3
 8005cea:	f000 f955 	bl	8005f98 <VL53L1_WrByte>
 8005cee:	0003      	movs	r3, r0
 8005cf0:	0019      	movs	r1, r3
 8005cf2:	193b      	adds	r3, r7, r4
 8005cf4:	193a      	adds	r2, r7, r4
 8005cf6:	7812      	ldrb	r2, [r2, #0]
 8005cf8:	430a      	orrs	r2, r1
 8005cfa:	701a      	strb	r2, [r3, #0]
	return status;
 8005cfc:	193b      	adds	r3, r7, r4
 8005cfe:	781b      	ldrb	r3, [r3, #0]
 8005d00:	b25b      	sxtb	r3, r3
}
 8005d02:	0018      	movs	r0, r3
 8005d04:	46bd      	mov	sp, r7
 8005d06:	b005      	add	sp, #20
 8005d08:	bd90      	pop	{r4, r7, pc}

08005d0a <VL53L1X_GetInterruptPolarity>:
	status |= VL53L1_WrByte(dev, GPIO_HV_MUX__CTRL, Temp | (!(NewPolarity & 1)) << 4);
	return status;
}

VL53L1X_ERROR VL53L1X_GetInterruptPolarity(uint16_t dev, uint8_t *pInterruptPolarity)
{
 8005d0a:	b5b0      	push	{r4, r5, r7, lr}
 8005d0c:	b084      	sub	sp, #16
 8005d0e:	af00      	add	r7, sp, #0
 8005d10:	0002      	movs	r2, r0
 8005d12:	6039      	str	r1, [r7, #0]
 8005d14:	1dbb      	adds	r3, r7, #6
 8005d16:	801a      	strh	r2, [r3, #0]
	uint8_t Temp;
	VL53L1X_ERROR status = 0;
 8005d18:	240f      	movs	r4, #15
 8005d1a:	193b      	adds	r3, r7, r4
 8005d1c:	2200      	movs	r2, #0
 8005d1e:	701a      	strb	r2, [r3, #0]

	status |= VL53L1_RdByte(dev, GPIO_HV_MUX__CTRL, &Temp);
 8005d20:	250e      	movs	r5, #14
 8005d22:	197a      	adds	r2, r7, r5
 8005d24:	1dbb      	adds	r3, r7, #6
 8005d26:	881b      	ldrh	r3, [r3, #0]
 8005d28:	2130      	movs	r1, #48	; 0x30
 8005d2a:	0018      	movs	r0, r3
 8005d2c:	f000 f970 	bl	8006010 <VL53L1_RdByte>
 8005d30:	0003      	movs	r3, r0
 8005d32:	0019      	movs	r1, r3
 8005d34:	0020      	movs	r0, r4
 8005d36:	183b      	adds	r3, r7, r0
 8005d38:	183a      	adds	r2, r7, r0
 8005d3a:	7812      	ldrb	r2, [r2, #0]
 8005d3c:	430a      	orrs	r2, r1
 8005d3e:	701a      	strb	r2, [r3, #0]
	Temp = Temp & 0x10;
 8005d40:	197b      	adds	r3, r7, r5
 8005d42:	781b      	ldrb	r3, [r3, #0]
 8005d44:	2210      	movs	r2, #16
 8005d46:	4013      	ands	r3, r2
 8005d48:	b2da      	uxtb	r2, r3
 8005d4a:	197b      	adds	r3, r7, r5
 8005d4c:	701a      	strb	r2, [r3, #0]
	*pInterruptPolarity = !(Temp>>4);
 8005d4e:	197b      	adds	r3, r7, r5
 8005d50:	781b      	ldrb	r3, [r3, #0]
 8005d52:	091b      	lsrs	r3, r3, #4
 8005d54:	b2db      	uxtb	r3, r3
 8005d56:	425a      	negs	r2, r3
 8005d58:	4153      	adcs	r3, r2
 8005d5a:	b2db      	uxtb	r3, r3
 8005d5c:	001a      	movs	r2, r3
 8005d5e:	683b      	ldr	r3, [r7, #0]
 8005d60:	701a      	strb	r2, [r3, #0]
	return status;
 8005d62:	183b      	adds	r3, r7, r0
 8005d64:	781b      	ldrb	r3, [r3, #0]
 8005d66:	b25b      	sxtb	r3, r3
}
 8005d68:	0018      	movs	r0, r3
 8005d6a:	46bd      	mov	sp, r7
 8005d6c:	b004      	add	sp, #16
 8005d6e:	bdb0      	pop	{r4, r5, r7, pc}

08005d70 <VL53L1X_StartRanging>:

VL53L1X_ERROR VL53L1X_StartRanging(uint16_t dev)
{
 8005d70:	b590      	push	{r4, r7, lr}
 8005d72:	b085      	sub	sp, #20
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	0002      	movs	r2, r0
 8005d78:	1dbb      	adds	r3, r7, #6
 8005d7a:	801a      	strh	r2, [r3, #0]
	VL53L1X_ERROR status = 0;
 8005d7c:	240f      	movs	r4, #15
 8005d7e:	193b      	adds	r3, r7, r4
 8005d80:	2200      	movs	r2, #0
 8005d82:	701a      	strb	r2, [r3, #0]

	status |= VL53L1_WrByte(dev, SYSTEM__MODE_START, 0x40);	/* Enable VL53L1X */
 8005d84:	1dbb      	adds	r3, r7, #6
 8005d86:	881b      	ldrh	r3, [r3, #0]
 8005d88:	2240      	movs	r2, #64	; 0x40
 8005d8a:	2187      	movs	r1, #135	; 0x87
 8005d8c:	0018      	movs	r0, r3
 8005d8e:	f000 f903 	bl	8005f98 <VL53L1_WrByte>
 8005d92:	0003      	movs	r3, r0
 8005d94:	0019      	movs	r1, r3
 8005d96:	193b      	adds	r3, r7, r4
 8005d98:	193a      	adds	r2, r7, r4
 8005d9a:	7812      	ldrb	r2, [r2, #0]
 8005d9c:	430a      	orrs	r2, r1
 8005d9e:	701a      	strb	r2, [r3, #0]
	return status;
 8005da0:	193b      	adds	r3, r7, r4
 8005da2:	781b      	ldrb	r3, [r3, #0]
 8005da4:	b25b      	sxtb	r3, r3
}
 8005da6:	0018      	movs	r0, r3
 8005da8:	46bd      	mov	sp, r7
 8005daa:	b005      	add	sp, #20
 8005dac:	bd90      	pop	{r4, r7, pc}

08005dae <VL53L1X_StopRanging>:

VL53L1X_ERROR VL53L1X_StopRanging(uint16_t dev)
{
 8005dae:	b590      	push	{r4, r7, lr}
 8005db0:	b085      	sub	sp, #20
 8005db2:	af00      	add	r7, sp, #0
 8005db4:	0002      	movs	r2, r0
 8005db6:	1dbb      	adds	r3, r7, #6
 8005db8:	801a      	strh	r2, [r3, #0]
	VL53L1X_ERROR status = 0;
 8005dba:	240f      	movs	r4, #15
 8005dbc:	193b      	adds	r3, r7, r4
 8005dbe:	2200      	movs	r2, #0
 8005dc0:	701a      	strb	r2, [r3, #0]

	status |= VL53L1_WrByte(dev, SYSTEM__MODE_START, 0x00);	/* Disable VL53L1X */
 8005dc2:	1dbb      	adds	r3, r7, #6
 8005dc4:	881b      	ldrh	r3, [r3, #0]
 8005dc6:	2200      	movs	r2, #0
 8005dc8:	2187      	movs	r1, #135	; 0x87
 8005dca:	0018      	movs	r0, r3
 8005dcc:	f000 f8e4 	bl	8005f98 <VL53L1_WrByte>
 8005dd0:	0003      	movs	r3, r0
 8005dd2:	0019      	movs	r1, r3
 8005dd4:	193b      	adds	r3, r7, r4
 8005dd6:	193a      	adds	r2, r7, r4
 8005dd8:	7812      	ldrb	r2, [r2, #0]
 8005dda:	430a      	orrs	r2, r1
 8005ddc:	701a      	strb	r2, [r3, #0]
	return status;
 8005dde:	193b      	adds	r3, r7, r4
 8005de0:	781b      	ldrb	r3, [r3, #0]
 8005de2:	b25b      	sxtb	r3, r3
}
 8005de4:	0018      	movs	r0, r3
 8005de6:	46bd      	mov	sp, r7
 8005de8:	b005      	add	sp, #20
 8005dea:	bd90      	pop	{r4, r7, pc}

08005dec <VL53L1X_CheckForDataReady>:

VL53L1X_ERROR VL53L1X_CheckForDataReady(uint16_t dev, uint8_t *isDataReady)
{
 8005dec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005dee:	b085      	sub	sp, #20
 8005df0:	af00      	add	r7, sp, #0
 8005df2:	0002      	movs	r2, r0
 8005df4:	6039      	str	r1, [r7, #0]
 8005df6:	1dbb      	adds	r3, r7, #6
 8005df8:	801a      	strh	r2, [r3, #0]
	uint8_t Temp;
	uint8_t IntPol;
	VL53L1X_ERROR status = 0;
 8005dfa:	240f      	movs	r4, #15
 8005dfc:	193b      	adds	r3, r7, r4
 8005dfe:	2200      	movs	r2, #0
 8005e00:	701a      	strb	r2, [r3, #0]

	status |= VL53L1X_GetInterruptPolarity(dev, &IntPol);
 8005e02:	250d      	movs	r5, #13
 8005e04:	197a      	adds	r2, r7, r5
 8005e06:	1dbb      	adds	r3, r7, #6
 8005e08:	881b      	ldrh	r3, [r3, #0]
 8005e0a:	0011      	movs	r1, r2
 8005e0c:	0018      	movs	r0, r3
 8005e0e:	f7ff ff7c 	bl	8005d0a <VL53L1X_GetInterruptPolarity>
 8005e12:	0003      	movs	r3, r0
 8005e14:	0019      	movs	r1, r3
 8005e16:	193b      	adds	r3, r7, r4
 8005e18:	193a      	adds	r2, r7, r4
 8005e1a:	7812      	ldrb	r2, [r2, #0]
 8005e1c:	430a      	orrs	r2, r1
 8005e1e:	701a      	strb	r2, [r3, #0]
	status |= VL53L1_RdByte(dev, GPIO__TIO_HV_STATUS, &Temp);
 8005e20:	260e      	movs	r6, #14
 8005e22:	19ba      	adds	r2, r7, r6
 8005e24:	1dbb      	adds	r3, r7, #6
 8005e26:	881b      	ldrh	r3, [r3, #0]
 8005e28:	2131      	movs	r1, #49	; 0x31
 8005e2a:	0018      	movs	r0, r3
 8005e2c:	f000 f8f0 	bl	8006010 <VL53L1_RdByte>
 8005e30:	0003      	movs	r3, r0
 8005e32:	0019      	movs	r1, r3
 8005e34:	193b      	adds	r3, r7, r4
 8005e36:	193a      	adds	r2, r7, r4
 8005e38:	7812      	ldrb	r2, [r2, #0]
 8005e3a:	430a      	orrs	r2, r1
 8005e3c:	701a      	strb	r2, [r3, #0]
	/* Read in the register to check if a new value is available */
	if (status == 0){
 8005e3e:	193b      	adds	r3, r7, r4
 8005e40:	781b      	ldrb	r3, [r3, #0]
 8005e42:	b25b      	sxtb	r3, r3
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d10f      	bne.n	8005e68 <VL53L1X_CheckForDataReady+0x7c>
		if ((Temp & 1) == IntPol)
 8005e48:	19bb      	adds	r3, r7, r6
 8005e4a:	781b      	ldrb	r3, [r3, #0]
 8005e4c:	001a      	movs	r2, r3
 8005e4e:	2301      	movs	r3, #1
 8005e50:	4013      	ands	r3, r2
 8005e52:	197a      	adds	r2, r7, r5
 8005e54:	7812      	ldrb	r2, [r2, #0]
 8005e56:	4293      	cmp	r3, r2
 8005e58:	d103      	bne.n	8005e62 <VL53L1X_CheckForDataReady+0x76>
			*isDataReady = 1;
 8005e5a:	683b      	ldr	r3, [r7, #0]
 8005e5c:	2201      	movs	r2, #1
 8005e5e:	701a      	strb	r2, [r3, #0]
 8005e60:	e002      	b.n	8005e68 <VL53L1X_CheckForDataReady+0x7c>
		else
			*isDataReady = 0;
 8005e62:	683b      	ldr	r3, [r7, #0]
 8005e64:	2200      	movs	r2, #0
 8005e66:	701a      	strb	r2, [r3, #0]
	}
	return status;
 8005e68:	230f      	movs	r3, #15
 8005e6a:	18fb      	adds	r3, r7, r3
 8005e6c:	781b      	ldrb	r3, [r3, #0]
 8005e6e:	b25b      	sxtb	r3, r3
}
 8005e70:	0018      	movs	r0, r3
 8005e72:	46bd      	mov	sp, r7
 8005e74:	b005      	add	sp, #20
 8005e76:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005e78 <VL53L1X_GetSensorId>:
	*state = tmp;
	return status;
}

VL53L1X_ERROR VL53L1X_GetSensorId(uint16_t dev, uint16_t *sensorId)
{
 8005e78:	b5b0      	push	{r4, r5, r7, lr}
 8005e7a:	b084      	sub	sp, #16
 8005e7c:	af00      	add	r7, sp, #0
 8005e7e:	0002      	movs	r2, r0
 8005e80:	6039      	str	r1, [r7, #0]
 8005e82:	1dbb      	adds	r3, r7, #6
 8005e84:	801a      	strh	r2, [r3, #0]
	VL53L1X_ERROR status = 0;
 8005e86:	240f      	movs	r4, #15
 8005e88:	193b      	adds	r3, r7, r4
 8005e8a:	2200      	movs	r2, #0
 8005e8c:	701a      	strb	r2, [r3, #0]
	uint16_t tmp = 0;
 8005e8e:	250c      	movs	r5, #12
 8005e90:	197b      	adds	r3, r7, r5
 8005e92:	2200      	movs	r2, #0
 8005e94:	801a      	strh	r2, [r3, #0]

	status |= VL53L1_RdWord(dev, VL53L1_IDENTIFICATION__MODEL_ID, &tmp);
 8005e96:	197a      	adds	r2, r7, r5
 8005e98:	2310      	movs	r3, #16
 8005e9a:	33ff      	adds	r3, #255	; 0xff
 8005e9c:	0019      	movs	r1, r3
 8005e9e:	1dbb      	adds	r3, r7, #6
 8005ea0:	881b      	ldrh	r3, [r3, #0]
 8005ea2:	0018      	movs	r0, r3
 8005ea4:	f000 f8fa 	bl	800609c <VL53L1_RdWord>
 8005ea8:	0003      	movs	r3, r0
 8005eaa:	0019      	movs	r1, r3
 8005eac:	193b      	adds	r3, r7, r4
 8005eae:	193a      	adds	r2, r7, r4
 8005eb0:	7812      	ldrb	r2, [r2, #0]
 8005eb2:	430a      	orrs	r2, r1
 8005eb4:	701a      	strb	r2, [r3, #0]
	*sensorId = tmp;
 8005eb6:	197b      	adds	r3, r7, r5
 8005eb8:	881a      	ldrh	r2, [r3, #0]
 8005eba:	683b      	ldr	r3, [r7, #0]
 8005ebc:	801a      	strh	r2, [r3, #0]
	return status;
 8005ebe:	193b      	adds	r3, r7, r4
 8005ec0:	781b      	ldrb	r3, [r3, #0]
 8005ec2:	b25b      	sxtb	r3, r3
}
 8005ec4:	0018      	movs	r0, r3
 8005ec6:	46bd      	mov	sp, r7
 8005ec8:	b004      	add	sp, #16
 8005eca:	bdb0      	pop	{r4, r5, r7, pc}

08005ecc <VL53L1X_GetDistance>:

VL53L1X_ERROR VL53L1X_GetDistance(uint16_t dev, uint16_t *distance)
{
 8005ecc:	b5b0      	push	{r4, r5, r7, lr}
 8005ece:	b084      	sub	sp, #16
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	0002      	movs	r2, r0
 8005ed4:	6039      	str	r1, [r7, #0]
 8005ed6:	1dbb      	adds	r3, r7, #6
 8005ed8:	801a      	strh	r2, [r3, #0]
	VL53L1X_ERROR status = 0;
 8005eda:	240f      	movs	r4, #15
 8005edc:	193b      	adds	r3, r7, r4
 8005ede:	2200      	movs	r2, #0
 8005ee0:	701a      	strb	r2, [r3, #0]
	uint16_t tmp;

	status |= (VL53L1_RdWord(dev,
 8005ee2:	250c      	movs	r5, #12
 8005ee4:	197a      	adds	r2, r7, r5
 8005ee6:	1dbb      	adds	r3, r7, #6
 8005ee8:	881b      	ldrh	r3, [r3, #0]
 8005eea:	2196      	movs	r1, #150	; 0x96
 8005eec:	0018      	movs	r0, r3
 8005eee:	f000 f8d5 	bl	800609c <VL53L1_RdWord>
 8005ef2:	0003      	movs	r3, r0
 8005ef4:	0019      	movs	r1, r3
 8005ef6:	0020      	movs	r0, r4
 8005ef8:	183b      	adds	r3, r7, r0
 8005efa:	183a      	adds	r2, r7, r0
 8005efc:	7812      	ldrb	r2, [r2, #0]
 8005efe:	430a      	orrs	r2, r1
 8005f00:	701a      	strb	r2, [r3, #0]
			VL53L1_RESULT__FINAL_CROSSTALK_CORRECTED_RANGE_MM_SD0, &tmp));
	*distance = tmp;
 8005f02:	197b      	adds	r3, r7, r5
 8005f04:	881a      	ldrh	r2, [r3, #0]
 8005f06:	683b      	ldr	r3, [r7, #0]
 8005f08:	801a      	strh	r2, [r3, #0]
	return status;
 8005f0a:	183b      	adds	r3, r7, r0
 8005f0c:	781b      	ldrb	r3, [r3, #0]
 8005f0e:	b25b      	sxtb	r3, r3
}
 8005f10:	0018      	movs	r0, r3
 8005f12:	46bd      	mov	sp, r7
 8005f14:	b004      	add	sp, #16
 8005f16:	bdb0      	pop	{r4, r5, r7, pc}

08005f18 <_I2CWrite>:
#include "VL53L1X.h"
extern VL53L1X* active_sensor;

uint8_t _I2CBuffer[256];

int _I2CWrite(uint16_t dev, uint8_t *pdata, uint32_t count) {
 8005f18:	b590      	push	{r4, r7, lr}
 8005f1a:	b087      	sub	sp, #28
 8005f1c:	af02      	add	r7, sp, #8
 8005f1e:	60b9      	str	r1, [r7, #8]
 8005f20:	607a      	str	r2, [r7, #4]
 8005f22:	230e      	movs	r3, #14
 8005f24:	18fb      	adds	r3, r7, r3
 8005f26:	1c02      	adds	r2, r0, #0
 8005f28:	801a      	strh	r2, [r3, #0]
	(void) (dev);
	return (int) HAL_I2C_Master_Transmit(active_sensor->hi2c, active_sensor->address << 1, pdata, count, 100);
 8005f2a:	4b0a      	ldr	r3, [pc, #40]	; (8005f54 <_I2CWrite+0x3c>)
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	6818      	ldr	r0, [r3, #0]
 8005f30:	4b08      	ldr	r3, [pc, #32]	; (8005f54 <_I2CWrite+0x3c>)
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	791b      	ldrb	r3, [r3, #4]
 8005f36:	b29b      	uxth	r3, r3
 8005f38:	18db      	adds	r3, r3, r3
 8005f3a:	b299      	uxth	r1, r3
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	b29b      	uxth	r3, r3
 8005f40:	68ba      	ldr	r2, [r7, #8]
 8005f42:	2464      	movs	r4, #100	; 0x64
 8005f44:	9400      	str	r4, [sp, #0]
 8005f46:	f7fd fae3 	bl	8003510 <HAL_I2C_Master_Transmit>
 8005f4a:	0003      	movs	r3, r0
}
 8005f4c:	0018      	movs	r0, r3
 8005f4e:	46bd      	mov	sp, r7
 8005f50:	b005      	add	sp, #20
 8005f52:	bd90      	pop	{r4, r7, pc}
 8005f54:	20000438 	.word	0x20000438

08005f58 <_I2CRead>:

int _I2CRead(uint16_t dev, uint8_t *pdata, uint32_t count) {
 8005f58:	b590      	push	{r4, r7, lr}
 8005f5a:	b087      	sub	sp, #28
 8005f5c:	af02      	add	r7, sp, #8
 8005f5e:	60b9      	str	r1, [r7, #8]
 8005f60:	607a      	str	r2, [r7, #4]
 8005f62:	230e      	movs	r3, #14
 8005f64:	18fb      	adds	r3, r7, r3
 8005f66:	1c02      	adds	r2, r0, #0
 8005f68:	801a      	strh	r2, [r3, #0]
	(void) (dev);
    return (int) HAL_I2C_Master_Receive(active_sensor->hi2c, active_sensor->address << 1, pdata, count, 100);
 8005f6a:	4b0a      	ldr	r3, [pc, #40]	; (8005f94 <_I2CRead+0x3c>)
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	6818      	ldr	r0, [r3, #0]
 8005f70:	4b08      	ldr	r3, [pc, #32]	; (8005f94 <_I2CRead+0x3c>)
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	791b      	ldrb	r3, [r3, #4]
 8005f76:	b29b      	uxth	r3, r3
 8005f78:	18db      	adds	r3, r3, r3
 8005f7a:	b299      	uxth	r1, r3
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	b29b      	uxth	r3, r3
 8005f80:	68ba      	ldr	r2, [r7, #8]
 8005f82:	2464      	movs	r4, #100	; 0x64
 8005f84:	9400      	str	r4, [sp, #0]
 8005f86:	f7fd fbcb 	bl	8003720 <HAL_I2C_Master_Receive>
 8005f8a:	0003      	movs	r3, r0
}
 8005f8c:	0018      	movs	r0, r3
 8005f8e:	46bd      	mov	sp, r7
 8005f90:	b005      	add	sp, #20
 8005f92:	bd90      	pop	{r4, r7, pc}
 8005f94:	20000438 	.word	0x20000438

08005f98 <VL53L1_WrByte>:
    }
done:
    return Status;
}

int8_t VL53L1_WrByte(uint16_t dev, uint16_t index, uint8_t data) {
 8005f98:	b590      	push	{r4, r7, lr}
 8005f9a:	b085      	sub	sp, #20
 8005f9c:	af00      	add	r7, sp, #0
 8005f9e:	0004      	movs	r4, r0
 8005fa0:	0008      	movs	r0, r1
 8005fa2:	0011      	movs	r1, r2
 8005fa4:	1dbb      	adds	r3, r7, #6
 8005fa6:	1c22      	adds	r2, r4, #0
 8005fa8:	801a      	strh	r2, [r3, #0]
 8005faa:	1d3b      	adds	r3, r7, #4
 8005fac:	1c02      	adds	r2, r0, #0
 8005fae:	801a      	strh	r2, [r3, #0]
 8005fb0:	1cfb      	adds	r3, r7, #3
 8005fb2:	1c0a      	adds	r2, r1, #0
 8005fb4:	701a      	strb	r2, [r3, #0]
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 8005fb6:	240f      	movs	r4, #15
 8005fb8:	193b      	adds	r3, r7, r4
 8005fba:	2200      	movs	r2, #0
 8005fbc:	701a      	strb	r2, [r3, #0]
    int32_t status_int;

    _I2CBuffer[0] = index>>8;
 8005fbe:	1d3b      	adds	r3, r7, #4
 8005fc0:	881b      	ldrh	r3, [r3, #0]
 8005fc2:	0a1b      	lsrs	r3, r3, #8
 8005fc4:	b29b      	uxth	r3, r3
 8005fc6:	b2da      	uxtb	r2, r3
 8005fc8:	4b10      	ldr	r3, [pc, #64]	; (800600c <VL53L1_WrByte+0x74>)
 8005fca:	701a      	strb	r2, [r3, #0]
    _I2CBuffer[1] = index&0xFF;
 8005fcc:	1d3b      	adds	r3, r7, #4
 8005fce:	881b      	ldrh	r3, [r3, #0]
 8005fd0:	b2da      	uxtb	r2, r3
 8005fd2:	4b0e      	ldr	r3, [pc, #56]	; (800600c <VL53L1_WrByte+0x74>)
 8005fd4:	705a      	strb	r2, [r3, #1]
    _I2CBuffer[2] = data;
 8005fd6:	4b0d      	ldr	r3, [pc, #52]	; (800600c <VL53L1_WrByte+0x74>)
 8005fd8:	1cfa      	adds	r2, r7, #3
 8005fda:	7812      	ldrb	r2, [r2, #0]
 8005fdc:	709a      	strb	r2, [r3, #2]

    status_int = _I2CWrite(dev, _I2CBuffer, 3);
 8005fde:	490b      	ldr	r1, [pc, #44]	; (800600c <VL53L1_WrByte+0x74>)
 8005fe0:	1dbb      	adds	r3, r7, #6
 8005fe2:	881b      	ldrh	r3, [r3, #0]
 8005fe4:	2203      	movs	r2, #3
 8005fe6:	0018      	movs	r0, r3
 8005fe8:	f7ff ff96 	bl	8005f18 <_I2CWrite>
 8005fec:	0003      	movs	r3, r0
 8005fee:	60bb      	str	r3, [r7, #8]
    if (status_int != 0) {
 8005ff0:	68bb      	ldr	r3, [r7, #8]
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d002      	beq.n	8005ffc <VL53L1_WrByte+0x64>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 8005ff6:	193b      	adds	r3, r7, r4
 8005ff8:	22f3      	movs	r2, #243	; 0xf3
 8005ffa:	701a      	strb	r2, [r3, #0]
    }
    return Status;}
 8005ffc:	230f      	movs	r3, #15
 8005ffe:	18fb      	adds	r3, r7, r3
 8006000:	781b      	ldrb	r3, [r3, #0]
 8006002:	b25b      	sxtb	r3, r3
 8006004:	0018      	movs	r0, r3
 8006006:	46bd      	mov	sp, r7
 8006008:	b005      	add	sp, #20
 800600a:	bd90      	pop	{r4, r7, pc}
 800600c:	20000338 	.word	0x20000338

08006010 <VL53L1_RdByte>:
    }

    return Status;
}

int8_t VL53L1_RdByte(uint16_t dev, uint16_t index, uint8_t *data) {
 8006010:	b590      	push	{r4, r7, lr}
 8006012:	b085      	sub	sp, #20
 8006014:	af00      	add	r7, sp, #0
 8006016:	603a      	str	r2, [r7, #0]
 8006018:	1dbb      	adds	r3, r7, #6
 800601a:	1c02      	adds	r2, r0, #0
 800601c:	801a      	strh	r2, [r3, #0]
 800601e:	1d3b      	adds	r3, r7, #4
 8006020:	1c0a      	adds	r2, r1, #0
 8006022:	801a      	strh	r2, [r3, #0]
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 8006024:	240f      	movs	r4, #15
 8006026:	193b      	adds	r3, r7, r4
 8006028:	2200      	movs	r2, #0
 800602a:	701a      	strb	r2, [r3, #0]
    int32_t status_int;

	_I2CBuffer[0] = index>>8;
 800602c:	1d3b      	adds	r3, r7, #4
 800602e:	881b      	ldrh	r3, [r3, #0]
 8006030:	0a1b      	lsrs	r3, r3, #8
 8006032:	b29b      	uxth	r3, r3
 8006034:	b2da      	uxtb	r2, r3
 8006036:	4b18      	ldr	r3, [pc, #96]	; (8006098 <VL53L1_RdByte+0x88>)
 8006038:	701a      	strb	r2, [r3, #0]
	_I2CBuffer[1] = index&0xFF;
 800603a:	1d3b      	adds	r3, r7, #4
 800603c:	881b      	ldrh	r3, [r3, #0]
 800603e:	b2da      	uxtb	r2, r3
 8006040:	4b15      	ldr	r3, [pc, #84]	; (8006098 <VL53L1_RdByte+0x88>)
 8006042:	705a      	strb	r2, [r3, #1]

	status_int = _I2CWrite(dev, _I2CBuffer, 2);
 8006044:	4914      	ldr	r1, [pc, #80]	; (8006098 <VL53L1_RdByte+0x88>)
 8006046:	1dbb      	adds	r3, r7, #6
 8006048:	881b      	ldrh	r3, [r3, #0]
 800604a:	2202      	movs	r2, #2
 800604c:	0018      	movs	r0, r3
 800604e:	f7ff ff63 	bl	8005f18 <_I2CWrite>
 8006052:	0003      	movs	r3, r0
 8006054:	60bb      	str	r3, [r7, #8]
    if( status_int ){
 8006056:	68bb      	ldr	r3, [r7, #8]
 8006058:	2b00      	cmp	r3, #0
 800605a:	d003      	beq.n	8006064 <VL53L1_RdByte+0x54>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 800605c:	193b      	adds	r3, r7, r4
 800605e:	22f3      	movs	r2, #243	; 0xf3
 8006060:	701a      	strb	r2, [r3, #0]
        goto done;
 8006062:	e011      	b.n	8006088 <VL53L1_RdByte+0x78>
    }
    status_int = _I2CRead(dev, data, 1);
 8006064:	6839      	ldr	r1, [r7, #0]
 8006066:	1dbb      	adds	r3, r7, #6
 8006068:	881b      	ldrh	r3, [r3, #0]
 800606a:	2201      	movs	r2, #1
 800606c:	0018      	movs	r0, r3
 800606e:	f7ff ff73 	bl	8005f58 <_I2CRead>
 8006072:	0003      	movs	r3, r0
 8006074:	60bb      	str	r3, [r7, #8]
    if (status_int != 0) {
 8006076:	68bb      	ldr	r3, [r7, #8]
 8006078:	2b00      	cmp	r3, #0
 800607a:	d004      	beq.n	8006086 <VL53L1_RdByte+0x76>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 800607c:	230f      	movs	r3, #15
 800607e:	18fb      	adds	r3, r7, r3
 8006080:	22f3      	movs	r2, #243	; 0xf3
 8006082:	701a      	strb	r2, [r3, #0]
 8006084:	e000      	b.n	8006088 <VL53L1_RdByte+0x78>
    }
done:
 8006086:	46c0      	nop			; (mov r8, r8)

	return Status;
 8006088:	230f      	movs	r3, #15
 800608a:	18fb      	adds	r3, r7, r3
 800608c:	781b      	ldrb	r3, [r3, #0]
 800608e:	b25b      	sxtb	r3, r3
}
 8006090:	0018      	movs	r0, r3
 8006092:	46bd      	mov	sp, r7
 8006094:	b005      	add	sp, #20
 8006096:	bd90      	pop	{r4, r7, pc}
 8006098:	20000338 	.word	0x20000338

0800609c <VL53L1_RdWord>:

int8_t VL53L1_RdWord(uint16_t dev, uint16_t index, uint16_t *data) {
 800609c:	b590      	push	{r4, r7, lr}
 800609e:	b085      	sub	sp, #20
 80060a0:	af00      	add	r7, sp, #0
 80060a2:	603a      	str	r2, [r7, #0]
 80060a4:	1dbb      	adds	r3, r7, #6
 80060a6:	1c02      	adds	r2, r0, #0
 80060a8:	801a      	strh	r2, [r3, #0]
 80060aa:	1d3b      	adds	r3, r7, #4
 80060ac:	1c0a      	adds	r2, r1, #0
 80060ae:	801a      	strh	r2, [r3, #0]
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 80060b0:	240f      	movs	r4, #15
 80060b2:	193b      	adds	r3, r7, r4
 80060b4:	2200      	movs	r2, #0
 80060b6:	701a      	strb	r2, [r3, #0]
    int32_t status_int;

    _I2CBuffer[0] = index>>8;
 80060b8:	1d3b      	adds	r3, r7, #4
 80060ba:	881b      	ldrh	r3, [r3, #0]
 80060bc:	0a1b      	lsrs	r3, r3, #8
 80060be:	b29b      	uxth	r3, r3
 80060c0:	b2da      	uxtb	r2, r3
 80060c2:	4b1e      	ldr	r3, [pc, #120]	; (800613c <VL53L1_RdWord+0xa0>)
 80060c4:	701a      	strb	r2, [r3, #0]
	_I2CBuffer[1] = index&0xFF;
 80060c6:	1d3b      	adds	r3, r7, #4
 80060c8:	881b      	ldrh	r3, [r3, #0]
 80060ca:	b2da      	uxtb	r2, r3
 80060cc:	4b1b      	ldr	r3, [pc, #108]	; (800613c <VL53L1_RdWord+0xa0>)
 80060ce:	705a      	strb	r2, [r3, #1]
    status_int = _I2CWrite(dev, _I2CBuffer, 2);
 80060d0:	491a      	ldr	r1, [pc, #104]	; (800613c <VL53L1_RdWord+0xa0>)
 80060d2:	1dbb      	adds	r3, r7, #6
 80060d4:	881b      	ldrh	r3, [r3, #0]
 80060d6:	2202      	movs	r2, #2
 80060d8:	0018      	movs	r0, r3
 80060da:	f7ff ff1d 	bl	8005f18 <_I2CWrite>
 80060de:	0003      	movs	r3, r0
 80060e0:	60bb      	str	r3, [r7, #8]

    if( status_int ){
 80060e2:	68bb      	ldr	r3, [r7, #8]
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d003      	beq.n	80060f0 <VL53L1_RdWord+0x54>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 80060e8:	193b      	adds	r3, r7, r4
 80060ea:	22f3      	movs	r2, #243	; 0xf3
 80060ec:	701a      	strb	r2, [r3, #0]
        goto done;
 80060ee:	e01c      	b.n	800612a <VL53L1_RdWord+0x8e>
    }
    status_int = _I2CRead(dev, _I2CBuffer, 2);
 80060f0:	4912      	ldr	r1, [pc, #72]	; (800613c <VL53L1_RdWord+0xa0>)
 80060f2:	1dbb      	adds	r3, r7, #6
 80060f4:	881b      	ldrh	r3, [r3, #0]
 80060f6:	2202      	movs	r2, #2
 80060f8:	0018      	movs	r0, r3
 80060fa:	f7ff ff2d 	bl	8005f58 <_I2CRead>
 80060fe:	0003      	movs	r3, r0
 8006100:	60bb      	str	r3, [r7, #8]
    if (status_int != 0) {
 8006102:	68bb      	ldr	r3, [r7, #8]
 8006104:	2b00      	cmp	r3, #0
 8006106:	d004      	beq.n	8006112 <VL53L1_RdWord+0x76>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 8006108:	230f      	movs	r3, #15
 800610a:	18fb      	adds	r3, r7, r3
 800610c:	22f3      	movs	r2, #243	; 0xf3
 800610e:	701a      	strb	r2, [r3, #0]
        goto done;
 8006110:	e00b      	b.n	800612a <VL53L1_RdWord+0x8e>
    }

    *data = ((uint16_t)_I2CBuffer[0]<<8) + (uint16_t)_I2CBuffer[1];
 8006112:	4b0a      	ldr	r3, [pc, #40]	; (800613c <VL53L1_RdWord+0xa0>)
 8006114:	781b      	ldrb	r3, [r3, #0]
 8006116:	b29b      	uxth	r3, r3
 8006118:	021b      	lsls	r3, r3, #8
 800611a:	b29a      	uxth	r2, r3
 800611c:	4b07      	ldr	r3, [pc, #28]	; (800613c <VL53L1_RdWord+0xa0>)
 800611e:	785b      	ldrb	r3, [r3, #1]
 8006120:	b29b      	uxth	r3, r3
 8006122:	18d3      	adds	r3, r2, r3
 8006124:	b29a      	uxth	r2, r3
 8006126:	683b      	ldr	r3, [r7, #0]
 8006128:	801a      	strh	r2, [r3, #0]
done:
    return Status;}
 800612a:	230f      	movs	r3, #15
 800612c:	18fb      	adds	r3, r7, r3
 800612e:	781b      	ldrb	r3, [r3, #0]
 8006130:	b25b      	sxtb	r3, r3
 8006132:	0018      	movs	r0, r3
 8006134:	46bd      	mov	sp, r7
 8006136:	b005      	add	sp, #20
 8006138:	bd90      	pop	{r4, r7, pc}
 800613a:	46c0      	nop			; (mov r8, r8)
 800613c:	20000338 	.word	0x20000338

08006140 <TOF_InitStruct>:
#include "VL53L1X.h"
#include "VL53L1X_api.h"

VL53L1X* active_sensor;

void TOF_InitStruct(VL53L1X* const sensor, I2C_HandleTypeDef* hi2c, uint8_t address, GPIO_TypeDef* xshut_port, uint16_t xshut_pin) {
 8006140:	b580      	push	{r7, lr}
 8006142:	b084      	sub	sp, #16
 8006144:	af00      	add	r7, sp, #0
 8006146:	60f8      	str	r0, [r7, #12]
 8006148:	60b9      	str	r1, [r7, #8]
 800614a:	603b      	str	r3, [r7, #0]
 800614c:	1dfb      	adds	r3, r7, #7
 800614e:	701a      	strb	r2, [r3, #0]
	sensor->hi2c = hi2c;
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	68ba      	ldr	r2, [r7, #8]
 8006154:	601a      	str	r2, [r3, #0]
	sensor->address = address;
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	1dfa      	adds	r2, r7, #7
 800615a:	7812      	ldrb	r2, [r2, #0]
 800615c:	711a      	strb	r2, [r3, #4]

	sensor->xshut_port = xshut_port;
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	683a      	ldr	r2, [r7, #0]
 8006162:	609a      	str	r2, [r3, #8]
	sensor->xshut_pin = xshut_pin;
 8006164:	68fa      	ldr	r2, [r7, #12]
 8006166:	2318      	movs	r3, #24
 8006168:	18fb      	adds	r3, r7, r3
 800616a:	881b      	ldrh	r3, [r3, #0]
 800616c:	8193      	strh	r3, [r2, #12]
}
 800616e:	46c0      	nop			; (mov r8, r8)
 8006170:	46bd      	mov	sp, r7
 8006172:	b004      	add	sp, #16
 8006174:	bd80      	pop	{r7, pc}
	...

08006178 <TOF_TurnOn>:

void TOF_TurnOn(VL53L1X* const sensor) {
 8006178:	b580      	push	{r7, lr}
 800617a:	b082      	sub	sp, #8
 800617c:	af00      	add	r7, sp, #0
 800617e:	6078      	str	r0, [r7, #4]
	active_sensor = sensor;
 8006180:	4b07      	ldr	r3, [pc, #28]	; (80061a0 <TOF_TurnOn+0x28>)
 8006182:	687a      	ldr	r2, [r7, #4]
 8006184:	601a      	str	r2, [r3, #0]
	HAL_GPIO_WritePin(sensor->xshut_port, sensor->xshut_pin, GPIO_PIN_SET);
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	6898      	ldr	r0, [r3, #8]
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	899b      	ldrh	r3, [r3, #12]
 800618e:	2201      	movs	r2, #1
 8006190:	0019      	movs	r1, r3
 8006192:	f7fd f909 	bl	80033a8 <HAL_GPIO_WritePin>
}
 8006196:	46c0      	nop			; (mov r8, r8)
 8006198:	46bd      	mov	sp, r7
 800619a:	b002      	add	sp, #8
 800619c:	bd80      	pop	{r7, pc}
 800619e:	46c0      	nop			; (mov r8, r8)
 80061a0:	20000438 	.word	0x20000438

080061a4 <TOF_TurnOff>:

void TOF_TurnOff(VL53L1X* const sensor) {
 80061a4:	b580      	push	{r7, lr}
 80061a6:	b082      	sub	sp, #8
 80061a8:	af00      	add	r7, sp, #0
 80061aa:	6078      	str	r0, [r7, #4]
	active_sensor = sensor;
 80061ac:	4b07      	ldr	r3, [pc, #28]	; (80061cc <TOF_TurnOff+0x28>)
 80061ae:	687a      	ldr	r2, [r7, #4]
 80061b0:	601a      	str	r2, [r3, #0]
	HAL_GPIO_WritePin(sensor->xshut_port, sensor->xshut_pin, GPIO_PIN_RESET);
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	6898      	ldr	r0, [r3, #8]
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	899b      	ldrh	r3, [r3, #12]
 80061ba:	2200      	movs	r2, #0
 80061bc:	0019      	movs	r1, r3
 80061be:	f7fd f8f3 	bl	80033a8 <HAL_GPIO_WritePin>
}
 80061c2:	46c0      	nop			; (mov r8, r8)
 80061c4:	46bd      	mov	sp, r7
 80061c6:	b002      	add	sp, #8
 80061c8:	bd80      	pop	{r7, pc}
 80061ca:	46c0      	nop			; (mov r8, r8)
 80061cc:	20000438 	.word	0x20000438

080061d0 <TOF_BootSensor>:
	for (uint8_t n = 0; n < count; n++) {
		TOF_BootSensor(sensors[n]);
	}
}

void TOF_BootSensor(VL53L1X* const sensor) {
 80061d0:	b590      	push	{r4, r7, lr}
 80061d2:	b085      	sub	sp, #20
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	6078      	str	r0, [r7, #4]
	active_sensor = sensor;
 80061d8:	4b23      	ldr	r3, [pc, #140]	; (8006268 <TOF_BootSensor+0x98>)
 80061da:	687a      	ldr	r2, [r7, #4]
 80061dc:	601a      	str	r2, [r3, #0]
	TOF_TurnOn(sensor);
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	0018      	movs	r0, r3
 80061e2:	f7ff ffc9 	bl	8006178 <TOF_TurnOn>

	// Assume sensor wasn't initialised and is using default address
	uint8_t correct_address = sensor->address;
 80061e6:	240f      	movs	r4, #15
 80061e8:	193b      	adds	r3, r7, r4
 80061ea:	687a      	ldr	r2, [r7, #4]
 80061ec:	7912      	ldrb	r2, [r2, #4]
 80061ee:	701a      	strb	r2, [r3, #0]
	sensor->address = 0x52 >> 1;
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	2229      	movs	r2, #41	; 0x29
 80061f4:	711a      	strb	r2, [r3, #4]

	// Set new address to sensor if necessary
	uint16_t id = 0;
 80061f6:	210c      	movs	r1, #12
 80061f8:	187b      	adds	r3, r7, r1
 80061fa:	2200      	movs	r2, #0
 80061fc:	801a      	strh	r2, [r3, #0]
	if (VL53L1X_GetSensorId(sensor->address, &id)) {
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	791b      	ldrb	r3, [r3, #4]
 8006202:	b29b      	uxth	r3, r3
 8006204:	187a      	adds	r2, r7, r1
 8006206:	0011      	movs	r1, r2
 8006208:	0018      	movs	r0, r3
 800620a:	f7ff fe35 	bl	8005e78 <VL53L1X_GetSensorId>
 800620e:	1e03      	subs	r3, r0, #0
 8006210:	d008      	beq.n	8006224 <TOF_BootSensor+0x54>
		VL53L1X_SetI2CAddress(sensor->address, correct_address);
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	791b      	ldrb	r3, [r3, #4]
 8006216:	b29a      	uxth	r2, r3
 8006218:	193b      	adds	r3, r7, r4
 800621a:	781b      	ldrb	r3, [r3, #0]
 800621c:	0019      	movs	r1, r3
 800621e:	0010      	movs	r0, r2
 8006220:	f7ff fc98 	bl	8005b54 <VL53L1X_SetI2CAddress>
	}

	// Initialise sensor
	sensor->address = correct_address;
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	220f      	movs	r2, #15
 8006228:	18ba      	adds	r2, r7, r2
 800622a:	7812      	ldrb	r2, [r2, #0]
 800622c:	711a      	strb	r2, [r3, #4]
	VL53L1X_GetSensorId(sensor->address, &id);
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	791b      	ldrb	r3, [r3, #4]
 8006232:	b29b      	uxth	r3, r3
 8006234:	240c      	movs	r4, #12
 8006236:	193a      	adds	r2, r7, r4
 8006238:	0011      	movs	r1, r2
 800623a:	0018      	movs	r0, r3
 800623c:	f7ff fe1c 	bl	8005e78 <VL53L1X_GetSensorId>
	if (id != 0) {
 8006240:	193b      	adds	r3, r7, r4
 8006242:	881b      	ldrh	r3, [r3, #0]
 8006244:	2b00      	cmp	r3, #0
 8006246:	d00b      	beq.n	8006260 <TOF_BootSensor+0x90>
		VL53L1X_SensorInit(sensor->address);
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	791b      	ldrb	r3, [r3, #4]
 800624c:	b29b      	uxth	r3, r3
 800624e:	0018      	movs	r0, r3
 8006250:	f7ff fca4 	bl	8005b9c <VL53L1X_SensorInit>
		VL53L1X_StartRanging(sensor->address);
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	791b      	ldrb	r3, [r3, #4]
 8006258:	b29b      	uxth	r3, r3
 800625a:	0018      	movs	r0, r3
 800625c:	f7ff fd88 	bl	8005d70 <VL53L1X_StartRanging>
	}
}
 8006260:	46c0      	nop			; (mov r8, r8)
 8006262:	46bd      	mov	sp, r7
 8006264:	b005      	add	sp, #20
 8006266:	bd90      	pop	{r4, r7, pc}
 8006268:	20000438 	.word	0x20000438

0800626c <TOF_GetDistance>:
void TOF_StopRanging(VL53L1X* const sensor) {
	active_sensor = sensor;
	VL53L1X_StopRanging(sensor->address);
}

uint16_t TOF_GetDistance(VL53L1X* const sensor) {
 800626c:	b590      	push	{r4, r7, lr}
 800626e:	b085      	sub	sp, #20
 8006270:	af00      	add	r7, sp, #0
 8006272:	6078      	str	r0, [r7, #4]
	active_sensor = sensor;
 8006274:	4b0a      	ldr	r3, [pc, #40]	; (80062a0 <TOF_GetDistance+0x34>)
 8006276:	687a      	ldr	r2, [r7, #4]
 8006278:	601a      	str	r2, [r3, #0]

	uint16_t reading = 0;
 800627a:	210e      	movs	r1, #14
 800627c:	187b      	adds	r3, r7, r1
 800627e:	2200      	movs	r2, #0
 8006280:	801a      	strh	r2, [r3, #0]
	VL53L1X_GetDistance(sensor->address, &reading);
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	791b      	ldrb	r3, [r3, #4]
 8006286:	b29b      	uxth	r3, r3
 8006288:	000c      	movs	r4, r1
 800628a:	187a      	adds	r2, r7, r1
 800628c:	0011      	movs	r1, r2
 800628e:	0018      	movs	r0, r3
 8006290:	f7ff fe1c 	bl	8005ecc <VL53L1X_GetDistance>
	return reading;
 8006294:	193b      	adds	r3, r7, r4
 8006296:	881b      	ldrh	r3, [r3, #0]
}
 8006298:	0018      	movs	r0, r3
 800629a:	46bd      	mov	sp, r7
 800629c:	b005      	add	sp, #20
 800629e:	bd90      	pop	{r4, r7, pc}
 80062a0:	20000438 	.word	0x20000438

080062a4 <__errno>:
 80062a4:	4b01      	ldr	r3, [pc, #4]	; (80062ac <__errno+0x8>)
 80062a6:	6818      	ldr	r0, [r3, #0]
 80062a8:	4770      	bx	lr
 80062aa:	46c0      	nop			; (mov r8, r8)
 80062ac:	20000110 	.word	0x20000110

080062b0 <__libc_init_array>:
 80062b0:	b570      	push	{r4, r5, r6, lr}
 80062b2:	2600      	movs	r6, #0
 80062b4:	4d0c      	ldr	r5, [pc, #48]	; (80062e8 <__libc_init_array+0x38>)
 80062b6:	4c0d      	ldr	r4, [pc, #52]	; (80062ec <__libc_init_array+0x3c>)
 80062b8:	1b64      	subs	r4, r4, r5
 80062ba:	10a4      	asrs	r4, r4, #2
 80062bc:	42a6      	cmp	r6, r4
 80062be:	d109      	bne.n	80062d4 <__libc_init_array+0x24>
 80062c0:	2600      	movs	r6, #0
 80062c2:	f000 fc8b 	bl	8006bdc <_init>
 80062c6:	4d0a      	ldr	r5, [pc, #40]	; (80062f0 <__libc_init_array+0x40>)
 80062c8:	4c0a      	ldr	r4, [pc, #40]	; (80062f4 <__libc_init_array+0x44>)
 80062ca:	1b64      	subs	r4, r4, r5
 80062cc:	10a4      	asrs	r4, r4, #2
 80062ce:	42a6      	cmp	r6, r4
 80062d0:	d105      	bne.n	80062de <__libc_init_array+0x2e>
 80062d2:	bd70      	pop	{r4, r5, r6, pc}
 80062d4:	00b3      	lsls	r3, r6, #2
 80062d6:	58eb      	ldr	r3, [r5, r3]
 80062d8:	4798      	blx	r3
 80062da:	3601      	adds	r6, #1
 80062dc:	e7ee      	b.n	80062bc <__libc_init_array+0xc>
 80062de:	00b3      	lsls	r3, r6, #2
 80062e0:	58eb      	ldr	r3, [r5, r3]
 80062e2:	4798      	blx	r3
 80062e4:	3601      	adds	r6, #1
 80062e6:	e7f2      	b.n	80062ce <__libc_init_array+0x1e>
 80062e8:	08006d64 	.word	0x08006d64
 80062ec:	08006d64 	.word	0x08006d64
 80062f0:	08006d64 	.word	0x08006d64
 80062f4:	08006d68 	.word	0x08006d68

080062f8 <memcpy>:
 80062f8:	2300      	movs	r3, #0
 80062fa:	b510      	push	{r4, lr}
 80062fc:	429a      	cmp	r2, r3
 80062fe:	d100      	bne.n	8006302 <memcpy+0xa>
 8006300:	bd10      	pop	{r4, pc}
 8006302:	5ccc      	ldrb	r4, [r1, r3]
 8006304:	54c4      	strb	r4, [r0, r3]
 8006306:	3301      	adds	r3, #1
 8006308:	e7f8      	b.n	80062fc <memcpy+0x4>

0800630a <memset>:
 800630a:	0003      	movs	r3, r0
 800630c:	1882      	adds	r2, r0, r2
 800630e:	4293      	cmp	r3, r2
 8006310:	d100      	bne.n	8006314 <memset+0xa>
 8006312:	4770      	bx	lr
 8006314:	7019      	strb	r1, [r3, #0]
 8006316:	3301      	adds	r3, #1
 8006318:	e7f9      	b.n	800630e <memset+0x4>
	...

0800631c <siprintf>:
 800631c:	b40e      	push	{r1, r2, r3}
 800631e:	b500      	push	{lr}
 8006320:	490b      	ldr	r1, [pc, #44]	; (8006350 <siprintf+0x34>)
 8006322:	b09c      	sub	sp, #112	; 0x70
 8006324:	ab1d      	add	r3, sp, #116	; 0x74
 8006326:	9002      	str	r0, [sp, #8]
 8006328:	9006      	str	r0, [sp, #24]
 800632a:	9107      	str	r1, [sp, #28]
 800632c:	9104      	str	r1, [sp, #16]
 800632e:	4809      	ldr	r0, [pc, #36]	; (8006354 <siprintf+0x38>)
 8006330:	4909      	ldr	r1, [pc, #36]	; (8006358 <siprintf+0x3c>)
 8006332:	cb04      	ldmia	r3!, {r2}
 8006334:	9105      	str	r1, [sp, #20]
 8006336:	6800      	ldr	r0, [r0, #0]
 8006338:	a902      	add	r1, sp, #8
 800633a:	9301      	str	r3, [sp, #4]
 800633c:	f000 f870 	bl	8006420 <_svfiprintf_r>
 8006340:	2300      	movs	r3, #0
 8006342:	9a02      	ldr	r2, [sp, #8]
 8006344:	7013      	strb	r3, [r2, #0]
 8006346:	b01c      	add	sp, #112	; 0x70
 8006348:	bc08      	pop	{r3}
 800634a:	b003      	add	sp, #12
 800634c:	4718      	bx	r3
 800634e:	46c0      	nop			; (mov r8, r8)
 8006350:	7fffffff 	.word	0x7fffffff
 8006354:	20000110 	.word	0x20000110
 8006358:	ffff0208 	.word	0xffff0208

0800635c <__ssputs_r>:
 800635c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800635e:	688e      	ldr	r6, [r1, #8]
 8006360:	b085      	sub	sp, #20
 8006362:	0007      	movs	r7, r0
 8006364:	000c      	movs	r4, r1
 8006366:	9203      	str	r2, [sp, #12]
 8006368:	9301      	str	r3, [sp, #4]
 800636a:	429e      	cmp	r6, r3
 800636c:	d83c      	bhi.n	80063e8 <__ssputs_r+0x8c>
 800636e:	2390      	movs	r3, #144	; 0x90
 8006370:	898a      	ldrh	r2, [r1, #12]
 8006372:	00db      	lsls	r3, r3, #3
 8006374:	421a      	tst	r2, r3
 8006376:	d034      	beq.n	80063e2 <__ssputs_r+0x86>
 8006378:	6909      	ldr	r1, [r1, #16]
 800637a:	6823      	ldr	r3, [r4, #0]
 800637c:	6960      	ldr	r0, [r4, #20]
 800637e:	1a5b      	subs	r3, r3, r1
 8006380:	9302      	str	r3, [sp, #8]
 8006382:	2303      	movs	r3, #3
 8006384:	4343      	muls	r3, r0
 8006386:	0fdd      	lsrs	r5, r3, #31
 8006388:	18ed      	adds	r5, r5, r3
 800638a:	9b01      	ldr	r3, [sp, #4]
 800638c:	9802      	ldr	r0, [sp, #8]
 800638e:	3301      	adds	r3, #1
 8006390:	181b      	adds	r3, r3, r0
 8006392:	106d      	asrs	r5, r5, #1
 8006394:	42ab      	cmp	r3, r5
 8006396:	d900      	bls.n	800639a <__ssputs_r+0x3e>
 8006398:	001d      	movs	r5, r3
 800639a:	0553      	lsls	r3, r2, #21
 800639c:	d532      	bpl.n	8006404 <__ssputs_r+0xa8>
 800639e:	0029      	movs	r1, r5
 80063a0:	0038      	movs	r0, r7
 80063a2:	f000 fb49 	bl	8006a38 <_malloc_r>
 80063a6:	1e06      	subs	r6, r0, #0
 80063a8:	d109      	bne.n	80063be <__ssputs_r+0x62>
 80063aa:	230c      	movs	r3, #12
 80063ac:	603b      	str	r3, [r7, #0]
 80063ae:	2340      	movs	r3, #64	; 0x40
 80063b0:	2001      	movs	r0, #1
 80063b2:	89a2      	ldrh	r2, [r4, #12]
 80063b4:	4240      	negs	r0, r0
 80063b6:	4313      	orrs	r3, r2
 80063b8:	81a3      	strh	r3, [r4, #12]
 80063ba:	b005      	add	sp, #20
 80063bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80063be:	9a02      	ldr	r2, [sp, #8]
 80063c0:	6921      	ldr	r1, [r4, #16]
 80063c2:	f7ff ff99 	bl	80062f8 <memcpy>
 80063c6:	89a3      	ldrh	r3, [r4, #12]
 80063c8:	4a14      	ldr	r2, [pc, #80]	; (800641c <__ssputs_r+0xc0>)
 80063ca:	401a      	ands	r2, r3
 80063cc:	2380      	movs	r3, #128	; 0x80
 80063ce:	4313      	orrs	r3, r2
 80063d0:	81a3      	strh	r3, [r4, #12]
 80063d2:	9b02      	ldr	r3, [sp, #8]
 80063d4:	6126      	str	r6, [r4, #16]
 80063d6:	18f6      	adds	r6, r6, r3
 80063d8:	6026      	str	r6, [r4, #0]
 80063da:	6165      	str	r5, [r4, #20]
 80063dc:	9e01      	ldr	r6, [sp, #4]
 80063de:	1aed      	subs	r5, r5, r3
 80063e0:	60a5      	str	r5, [r4, #8]
 80063e2:	9b01      	ldr	r3, [sp, #4]
 80063e4:	429e      	cmp	r6, r3
 80063e6:	d900      	bls.n	80063ea <__ssputs_r+0x8e>
 80063e8:	9e01      	ldr	r6, [sp, #4]
 80063ea:	0032      	movs	r2, r6
 80063ec:	9903      	ldr	r1, [sp, #12]
 80063ee:	6820      	ldr	r0, [r4, #0]
 80063f0:	f000 faa3 	bl	800693a <memmove>
 80063f4:	68a3      	ldr	r3, [r4, #8]
 80063f6:	2000      	movs	r0, #0
 80063f8:	1b9b      	subs	r3, r3, r6
 80063fa:	60a3      	str	r3, [r4, #8]
 80063fc:	6823      	ldr	r3, [r4, #0]
 80063fe:	199e      	adds	r6, r3, r6
 8006400:	6026      	str	r6, [r4, #0]
 8006402:	e7da      	b.n	80063ba <__ssputs_r+0x5e>
 8006404:	002a      	movs	r2, r5
 8006406:	0038      	movs	r0, r7
 8006408:	f000 fb8c 	bl	8006b24 <_realloc_r>
 800640c:	1e06      	subs	r6, r0, #0
 800640e:	d1e0      	bne.n	80063d2 <__ssputs_r+0x76>
 8006410:	0038      	movs	r0, r7
 8006412:	6921      	ldr	r1, [r4, #16]
 8006414:	f000 faa4 	bl	8006960 <_free_r>
 8006418:	e7c7      	b.n	80063aa <__ssputs_r+0x4e>
 800641a:	46c0      	nop			; (mov r8, r8)
 800641c:	fffffb7f 	.word	0xfffffb7f

08006420 <_svfiprintf_r>:
 8006420:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006422:	b0a1      	sub	sp, #132	; 0x84
 8006424:	9003      	str	r0, [sp, #12]
 8006426:	001d      	movs	r5, r3
 8006428:	898b      	ldrh	r3, [r1, #12]
 800642a:	000f      	movs	r7, r1
 800642c:	0016      	movs	r6, r2
 800642e:	061b      	lsls	r3, r3, #24
 8006430:	d511      	bpl.n	8006456 <_svfiprintf_r+0x36>
 8006432:	690b      	ldr	r3, [r1, #16]
 8006434:	2b00      	cmp	r3, #0
 8006436:	d10e      	bne.n	8006456 <_svfiprintf_r+0x36>
 8006438:	2140      	movs	r1, #64	; 0x40
 800643a:	f000 fafd 	bl	8006a38 <_malloc_r>
 800643e:	6038      	str	r0, [r7, #0]
 8006440:	6138      	str	r0, [r7, #16]
 8006442:	2800      	cmp	r0, #0
 8006444:	d105      	bne.n	8006452 <_svfiprintf_r+0x32>
 8006446:	230c      	movs	r3, #12
 8006448:	9a03      	ldr	r2, [sp, #12]
 800644a:	3801      	subs	r0, #1
 800644c:	6013      	str	r3, [r2, #0]
 800644e:	b021      	add	sp, #132	; 0x84
 8006450:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006452:	2340      	movs	r3, #64	; 0x40
 8006454:	617b      	str	r3, [r7, #20]
 8006456:	2300      	movs	r3, #0
 8006458:	ac08      	add	r4, sp, #32
 800645a:	6163      	str	r3, [r4, #20]
 800645c:	3320      	adds	r3, #32
 800645e:	7663      	strb	r3, [r4, #25]
 8006460:	3310      	adds	r3, #16
 8006462:	76a3      	strb	r3, [r4, #26]
 8006464:	9507      	str	r5, [sp, #28]
 8006466:	0035      	movs	r5, r6
 8006468:	782b      	ldrb	r3, [r5, #0]
 800646a:	2b00      	cmp	r3, #0
 800646c:	d001      	beq.n	8006472 <_svfiprintf_r+0x52>
 800646e:	2b25      	cmp	r3, #37	; 0x25
 8006470:	d147      	bne.n	8006502 <_svfiprintf_r+0xe2>
 8006472:	1bab      	subs	r3, r5, r6
 8006474:	9305      	str	r3, [sp, #20]
 8006476:	42b5      	cmp	r5, r6
 8006478:	d00c      	beq.n	8006494 <_svfiprintf_r+0x74>
 800647a:	0032      	movs	r2, r6
 800647c:	0039      	movs	r1, r7
 800647e:	9803      	ldr	r0, [sp, #12]
 8006480:	f7ff ff6c 	bl	800635c <__ssputs_r>
 8006484:	1c43      	adds	r3, r0, #1
 8006486:	d100      	bne.n	800648a <_svfiprintf_r+0x6a>
 8006488:	e0ae      	b.n	80065e8 <_svfiprintf_r+0x1c8>
 800648a:	6962      	ldr	r2, [r4, #20]
 800648c:	9b05      	ldr	r3, [sp, #20]
 800648e:	4694      	mov	ip, r2
 8006490:	4463      	add	r3, ip
 8006492:	6163      	str	r3, [r4, #20]
 8006494:	782b      	ldrb	r3, [r5, #0]
 8006496:	2b00      	cmp	r3, #0
 8006498:	d100      	bne.n	800649c <_svfiprintf_r+0x7c>
 800649a:	e0a5      	b.n	80065e8 <_svfiprintf_r+0x1c8>
 800649c:	2201      	movs	r2, #1
 800649e:	2300      	movs	r3, #0
 80064a0:	4252      	negs	r2, r2
 80064a2:	6062      	str	r2, [r4, #4]
 80064a4:	a904      	add	r1, sp, #16
 80064a6:	3254      	adds	r2, #84	; 0x54
 80064a8:	1852      	adds	r2, r2, r1
 80064aa:	1c6e      	adds	r6, r5, #1
 80064ac:	6023      	str	r3, [r4, #0]
 80064ae:	60e3      	str	r3, [r4, #12]
 80064b0:	60a3      	str	r3, [r4, #8]
 80064b2:	7013      	strb	r3, [r2, #0]
 80064b4:	65a3      	str	r3, [r4, #88]	; 0x58
 80064b6:	2205      	movs	r2, #5
 80064b8:	7831      	ldrb	r1, [r6, #0]
 80064ba:	4854      	ldr	r0, [pc, #336]	; (800660c <_svfiprintf_r+0x1ec>)
 80064bc:	f000 fa32 	bl	8006924 <memchr>
 80064c0:	1c75      	adds	r5, r6, #1
 80064c2:	2800      	cmp	r0, #0
 80064c4:	d11f      	bne.n	8006506 <_svfiprintf_r+0xe6>
 80064c6:	6822      	ldr	r2, [r4, #0]
 80064c8:	06d3      	lsls	r3, r2, #27
 80064ca:	d504      	bpl.n	80064d6 <_svfiprintf_r+0xb6>
 80064cc:	2353      	movs	r3, #83	; 0x53
 80064ce:	a904      	add	r1, sp, #16
 80064d0:	185b      	adds	r3, r3, r1
 80064d2:	2120      	movs	r1, #32
 80064d4:	7019      	strb	r1, [r3, #0]
 80064d6:	0713      	lsls	r3, r2, #28
 80064d8:	d504      	bpl.n	80064e4 <_svfiprintf_r+0xc4>
 80064da:	2353      	movs	r3, #83	; 0x53
 80064dc:	a904      	add	r1, sp, #16
 80064de:	185b      	adds	r3, r3, r1
 80064e0:	212b      	movs	r1, #43	; 0x2b
 80064e2:	7019      	strb	r1, [r3, #0]
 80064e4:	7833      	ldrb	r3, [r6, #0]
 80064e6:	2b2a      	cmp	r3, #42	; 0x2a
 80064e8:	d016      	beq.n	8006518 <_svfiprintf_r+0xf8>
 80064ea:	0035      	movs	r5, r6
 80064ec:	2100      	movs	r1, #0
 80064ee:	200a      	movs	r0, #10
 80064f0:	68e3      	ldr	r3, [r4, #12]
 80064f2:	782a      	ldrb	r2, [r5, #0]
 80064f4:	1c6e      	adds	r6, r5, #1
 80064f6:	3a30      	subs	r2, #48	; 0x30
 80064f8:	2a09      	cmp	r2, #9
 80064fa:	d94e      	bls.n	800659a <_svfiprintf_r+0x17a>
 80064fc:	2900      	cmp	r1, #0
 80064fe:	d111      	bne.n	8006524 <_svfiprintf_r+0x104>
 8006500:	e017      	b.n	8006532 <_svfiprintf_r+0x112>
 8006502:	3501      	adds	r5, #1
 8006504:	e7b0      	b.n	8006468 <_svfiprintf_r+0x48>
 8006506:	4b41      	ldr	r3, [pc, #260]	; (800660c <_svfiprintf_r+0x1ec>)
 8006508:	6822      	ldr	r2, [r4, #0]
 800650a:	1ac0      	subs	r0, r0, r3
 800650c:	2301      	movs	r3, #1
 800650e:	4083      	lsls	r3, r0
 8006510:	4313      	orrs	r3, r2
 8006512:	002e      	movs	r6, r5
 8006514:	6023      	str	r3, [r4, #0]
 8006516:	e7ce      	b.n	80064b6 <_svfiprintf_r+0x96>
 8006518:	9b07      	ldr	r3, [sp, #28]
 800651a:	1d19      	adds	r1, r3, #4
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	9107      	str	r1, [sp, #28]
 8006520:	2b00      	cmp	r3, #0
 8006522:	db01      	blt.n	8006528 <_svfiprintf_r+0x108>
 8006524:	930b      	str	r3, [sp, #44]	; 0x2c
 8006526:	e004      	b.n	8006532 <_svfiprintf_r+0x112>
 8006528:	425b      	negs	r3, r3
 800652a:	60e3      	str	r3, [r4, #12]
 800652c:	2302      	movs	r3, #2
 800652e:	4313      	orrs	r3, r2
 8006530:	6023      	str	r3, [r4, #0]
 8006532:	782b      	ldrb	r3, [r5, #0]
 8006534:	2b2e      	cmp	r3, #46	; 0x2e
 8006536:	d10a      	bne.n	800654e <_svfiprintf_r+0x12e>
 8006538:	786b      	ldrb	r3, [r5, #1]
 800653a:	2b2a      	cmp	r3, #42	; 0x2a
 800653c:	d135      	bne.n	80065aa <_svfiprintf_r+0x18a>
 800653e:	9b07      	ldr	r3, [sp, #28]
 8006540:	3502      	adds	r5, #2
 8006542:	1d1a      	adds	r2, r3, #4
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	9207      	str	r2, [sp, #28]
 8006548:	2b00      	cmp	r3, #0
 800654a:	db2b      	blt.n	80065a4 <_svfiprintf_r+0x184>
 800654c:	9309      	str	r3, [sp, #36]	; 0x24
 800654e:	4e30      	ldr	r6, [pc, #192]	; (8006610 <_svfiprintf_r+0x1f0>)
 8006550:	2203      	movs	r2, #3
 8006552:	0030      	movs	r0, r6
 8006554:	7829      	ldrb	r1, [r5, #0]
 8006556:	f000 f9e5 	bl	8006924 <memchr>
 800655a:	2800      	cmp	r0, #0
 800655c:	d006      	beq.n	800656c <_svfiprintf_r+0x14c>
 800655e:	2340      	movs	r3, #64	; 0x40
 8006560:	1b80      	subs	r0, r0, r6
 8006562:	4083      	lsls	r3, r0
 8006564:	6822      	ldr	r2, [r4, #0]
 8006566:	3501      	adds	r5, #1
 8006568:	4313      	orrs	r3, r2
 800656a:	6023      	str	r3, [r4, #0]
 800656c:	7829      	ldrb	r1, [r5, #0]
 800656e:	2206      	movs	r2, #6
 8006570:	4828      	ldr	r0, [pc, #160]	; (8006614 <_svfiprintf_r+0x1f4>)
 8006572:	1c6e      	adds	r6, r5, #1
 8006574:	7621      	strb	r1, [r4, #24]
 8006576:	f000 f9d5 	bl	8006924 <memchr>
 800657a:	2800      	cmp	r0, #0
 800657c:	d03c      	beq.n	80065f8 <_svfiprintf_r+0x1d8>
 800657e:	4b26      	ldr	r3, [pc, #152]	; (8006618 <_svfiprintf_r+0x1f8>)
 8006580:	2b00      	cmp	r3, #0
 8006582:	d125      	bne.n	80065d0 <_svfiprintf_r+0x1b0>
 8006584:	2207      	movs	r2, #7
 8006586:	9b07      	ldr	r3, [sp, #28]
 8006588:	3307      	adds	r3, #7
 800658a:	4393      	bics	r3, r2
 800658c:	3308      	adds	r3, #8
 800658e:	9307      	str	r3, [sp, #28]
 8006590:	6963      	ldr	r3, [r4, #20]
 8006592:	9a04      	ldr	r2, [sp, #16]
 8006594:	189b      	adds	r3, r3, r2
 8006596:	6163      	str	r3, [r4, #20]
 8006598:	e765      	b.n	8006466 <_svfiprintf_r+0x46>
 800659a:	4343      	muls	r3, r0
 800659c:	0035      	movs	r5, r6
 800659e:	2101      	movs	r1, #1
 80065a0:	189b      	adds	r3, r3, r2
 80065a2:	e7a6      	b.n	80064f2 <_svfiprintf_r+0xd2>
 80065a4:	2301      	movs	r3, #1
 80065a6:	425b      	negs	r3, r3
 80065a8:	e7d0      	b.n	800654c <_svfiprintf_r+0x12c>
 80065aa:	2300      	movs	r3, #0
 80065ac:	200a      	movs	r0, #10
 80065ae:	001a      	movs	r2, r3
 80065b0:	3501      	adds	r5, #1
 80065b2:	6063      	str	r3, [r4, #4]
 80065b4:	7829      	ldrb	r1, [r5, #0]
 80065b6:	1c6e      	adds	r6, r5, #1
 80065b8:	3930      	subs	r1, #48	; 0x30
 80065ba:	2909      	cmp	r1, #9
 80065bc:	d903      	bls.n	80065c6 <_svfiprintf_r+0x1a6>
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d0c5      	beq.n	800654e <_svfiprintf_r+0x12e>
 80065c2:	9209      	str	r2, [sp, #36]	; 0x24
 80065c4:	e7c3      	b.n	800654e <_svfiprintf_r+0x12e>
 80065c6:	4342      	muls	r2, r0
 80065c8:	0035      	movs	r5, r6
 80065ca:	2301      	movs	r3, #1
 80065cc:	1852      	adds	r2, r2, r1
 80065ce:	e7f1      	b.n	80065b4 <_svfiprintf_r+0x194>
 80065d0:	ab07      	add	r3, sp, #28
 80065d2:	9300      	str	r3, [sp, #0]
 80065d4:	003a      	movs	r2, r7
 80065d6:	0021      	movs	r1, r4
 80065d8:	4b10      	ldr	r3, [pc, #64]	; (800661c <_svfiprintf_r+0x1fc>)
 80065da:	9803      	ldr	r0, [sp, #12]
 80065dc:	e000      	b.n	80065e0 <_svfiprintf_r+0x1c0>
 80065de:	bf00      	nop
 80065e0:	9004      	str	r0, [sp, #16]
 80065e2:	9b04      	ldr	r3, [sp, #16]
 80065e4:	3301      	adds	r3, #1
 80065e6:	d1d3      	bne.n	8006590 <_svfiprintf_r+0x170>
 80065e8:	89bb      	ldrh	r3, [r7, #12]
 80065ea:	980d      	ldr	r0, [sp, #52]	; 0x34
 80065ec:	065b      	lsls	r3, r3, #25
 80065ee:	d400      	bmi.n	80065f2 <_svfiprintf_r+0x1d2>
 80065f0:	e72d      	b.n	800644e <_svfiprintf_r+0x2e>
 80065f2:	2001      	movs	r0, #1
 80065f4:	4240      	negs	r0, r0
 80065f6:	e72a      	b.n	800644e <_svfiprintf_r+0x2e>
 80065f8:	ab07      	add	r3, sp, #28
 80065fa:	9300      	str	r3, [sp, #0]
 80065fc:	003a      	movs	r2, r7
 80065fe:	0021      	movs	r1, r4
 8006600:	4b06      	ldr	r3, [pc, #24]	; (800661c <_svfiprintf_r+0x1fc>)
 8006602:	9803      	ldr	r0, [sp, #12]
 8006604:	f000 f87c 	bl	8006700 <_printf_i>
 8006608:	e7ea      	b.n	80065e0 <_svfiprintf_r+0x1c0>
 800660a:	46c0      	nop			; (mov r8, r8)
 800660c:	08006d2f 	.word	0x08006d2f
 8006610:	08006d35 	.word	0x08006d35
 8006614:	08006d39 	.word	0x08006d39
 8006618:	00000000 	.word	0x00000000
 800661c:	0800635d 	.word	0x0800635d

08006620 <_printf_common>:
 8006620:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006622:	0015      	movs	r5, r2
 8006624:	9301      	str	r3, [sp, #4]
 8006626:	688a      	ldr	r2, [r1, #8]
 8006628:	690b      	ldr	r3, [r1, #16]
 800662a:	000c      	movs	r4, r1
 800662c:	9000      	str	r0, [sp, #0]
 800662e:	4293      	cmp	r3, r2
 8006630:	da00      	bge.n	8006634 <_printf_common+0x14>
 8006632:	0013      	movs	r3, r2
 8006634:	0022      	movs	r2, r4
 8006636:	602b      	str	r3, [r5, #0]
 8006638:	3243      	adds	r2, #67	; 0x43
 800663a:	7812      	ldrb	r2, [r2, #0]
 800663c:	2a00      	cmp	r2, #0
 800663e:	d001      	beq.n	8006644 <_printf_common+0x24>
 8006640:	3301      	adds	r3, #1
 8006642:	602b      	str	r3, [r5, #0]
 8006644:	6823      	ldr	r3, [r4, #0]
 8006646:	069b      	lsls	r3, r3, #26
 8006648:	d502      	bpl.n	8006650 <_printf_common+0x30>
 800664a:	682b      	ldr	r3, [r5, #0]
 800664c:	3302      	adds	r3, #2
 800664e:	602b      	str	r3, [r5, #0]
 8006650:	6822      	ldr	r2, [r4, #0]
 8006652:	2306      	movs	r3, #6
 8006654:	0017      	movs	r7, r2
 8006656:	401f      	ands	r7, r3
 8006658:	421a      	tst	r2, r3
 800665a:	d027      	beq.n	80066ac <_printf_common+0x8c>
 800665c:	0023      	movs	r3, r4
 800665e:	3343      	adds	r3, #67	; 0x43
 8006660:	781b      	ldrb	r3, [r3, #0]
 8006662:	1e5a      	subs	r2, r3, #1
 8006664:	4193      	sbcs	r3, r2
 8006666:	6822      	ldr	r2, [r4, #0]
 8006668:	0692      	lsls	r2, r2, #26
 800666a:	d430      	bmi.n	80066ce <_printf_common+0xae>
 800666c:	0022      	movs	r2, r4
 800666e:	9901      	ldr	r1, [sp, #4]
 8006670:	9800      	ldr	r0, [sp, #0]
 8006672:	9e08      	ldr	r6, [sp, #32]
 8006674:	3243      	adds	r2, #67	; 0x43
 8006676:	47b0      	blx	r6
 8006678:	1c43      	adds	r3, r0, #1
 800667a:	d025      	beq.n	80066c8 <_printf_common+0xa8>
 800667c:	2306      	movs	r3, #6
 800667e:	6820      	ldr	r0, [r4, #0]
 8006680:	682a      	ldr	r2, [r5, #0]
 8006682:	68e1      	ldr	r1, [r4, #12]
 8006684:	2500      	movs	r5, #0
 8006686:	4003      	ands	r3, r0
 8006688:	2b04      	cmp	r3, #4
 800668a:	d103      	bne.n	8006694 <_printf_common+0x74>
 800668c:	1a8d      	subs	r5, r1, r2
 800668e:	43eb      	mvns	r3, r5
 8006690:	17db      	asrs	r3, r3, #31
 8006692:	401d      	ands	r5, r3
 8006694:	68a3      	ldr	r3, [r4, #8]
 8006696:	6922      	ldr	r2, [r4, #16]
 8006698:	4293      	cmp	r3, r2
 800669a:	dd01      	ble.n	80066a0 <_printf_common+0x80>
 800669c:	1a9b      	subs	r3, r3, r2
 800669e:	18ed      	adds	r5, r5, r3
 80066a0:	2700      	movs	r7, #0
 80066a2:	42bd      	cmp	r5, r7
 80066a4:	d120      	bne.n	80066e8 <_printf_common+0xc8>
 80066a6:	2000      	movs	r0, #0
 80066a8:	e010      	b.n	80066cc <_printf_common+0xac>
 80066aa:	3701      	adds	r7, #1
 80066ac:	68e3      	ldr	r3, [r4, #12]
 80066ae:	682a      	ldr	r2, [r5, #0]
 80066b0:	1a9b      	subs	r3, r3, r2
 80066b2:	42bb      	cmp	r3, r7
 80066b4:	ddd2      	ble.n	800665c <_printf_common+0x3c>
 80066b6:	0022      	movs	r2, r4
 80066b8:	2301      	movs	r3, #1
 80066ba:	9901      	ldr	r1, [sp, #4]
 80066bc:	9800      	ldr	r0, [sp, #0]
 80066be:	9e08      	ldr	r6, [sp, #32]
 80066c0:	3219      	adds	r2, #25
 80066c2:	47b0      	blx	r6
 80066c4:	1c43      	adds	r3, r0, #1
 80066c6:	d1f0      	bne.n	80066aa <_printf_common+0x8a>
 80066c8:	2001      	movs	r0, #1
 80066ca:	4240      	negs	r0, r0
 80066cc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80066ce:	2030      	movs	r0, #48	; 0x30
 80066d0:	18e1      	adds	r1, r4, r3
 80066d2:	3143      	adds	r1, #67	; 0x43
 80066d4:	7008      	strb	r0, [r1, #0]
 80066d6:	0021      	movs	r1, r4
 80066d8:	1c5a      	adds	r2, r3, #1
 80066da:	3145      	adds	r1, #69	; 0x45
 80066dc:	7809      	ldrb	r1, [r1, #0]
 80066de:	18a2      	adds	r2, r4, r2
 80066e0:	3243      	adds	r2, #67	; 0x43
 80066e2:	3302      	adds	r3, #2
 80066e4:	7011      	strb	r1, [r2, #0]
 80066e6:	e7c1      	b.n	800666c <_printf_common+0x4c>
 80066e8:	0022      	movs	r2, r4
 80066ea:	2301      	movs	r3, #1
 80066ec:	9901      	ldr	r1, [sp, #4]
 80066ee:	9800      	ldr	r0, [sp, #0]
 80066f0:	9e08      	ldr	r6, [sp, #32]
 80066f2:	321a      	adds	r2, #26
 80066f4:	47b0      	blx	r6
 80066f6:	1c43      	adds	r3, r0, #1
 80066f8:	d0e6      	beq.n	80066c8 <_printf_common+0xa8>
 80066fa:	3701      	adds	r7, #1
 80066fc:	e7d1      	b.n	80066a2 <_printf_common+0x82>
	...

08006700 <_printf_i>:
 8006700:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006702:	b08b      	sub	sp, #44	; 0x2c
 8006704:	9206      	str	r2, [sp, #24]
 8006706:	000a      	movs	r2, r1
 8006708:	3243      	adds	r2, #67	; 0x43
 800670a:	9307      	str	r3, [sp, #28]
 800670c:	9005      	str	r0, [sp, #20]
 800670e:	9204      	str	r2, [sp, #16]
 8006710:	7e0a      	ldrb	r2, [r1, #24]
 8006712:	000c      	movs	r4, r1
 8006714:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006716:	2a78      	cmp	r2, #120	; 0x78
 8006718:	d807      	bhi.n	800672a <_printf_i+0x2a>
 800671a:	2a62      	cmp	r2, #98	; 0x62
 800671c:	d809      	bhi.n	8006732 <_printf_i+0x32>
 800671e:	2a00      	cmp	r2, #0
 8006720:	d100      	bne.n	8006724 <_printf_i+0x24>
 8006722:	e0c1      	b.n	80068a8 <_printf_i+0x1a8>
 8006724:	2a58      	cmp	r2, #88	; 0x58
 8006726:	d100      	bne.n	800672a <_printf_i+0x2a>
 8006728:	e08c      	b.n	8006844 <_printf_i+0x144>
 800672a:	0026      	movs	r6, r4
 800672c:	3642      	adds	r6, #66	; 0x42
 800672e:	7032      	strb	r2, [r6, #0]
 8006730:	e022      	b.n	8006778 <_printf_i+0x78>
 8006732:	0010      	movs	r0, r2
 8006734:	3863      	subs	r0, #99	; 0x63
 8006736:	2815      	cmp	r0, #21
 8006738:	d8f7      	bhi.n	800672a <_printf_i+0x2a>
 800673a:	f7f9 fced 	bl	8000118 <__gnu_thumb1_case_shi>
 800673e:	0016      	.short	0x0016
 8006740:	fff6001f 	.word	0xfff6001f
 8006744:	fff6fff6 	.word	0xfff6fff6
 8006748:	001ffff6 	.word	0x001ffff6
 800674c:	fff6fff6 	.word	0xfff6fff6
 8006750:	fff6fff6 	.word	0xfff6fff6
 8006754:	003600a8 	.word	0x003600a8
 8006758:	fff6009a 	.word	0xfff6009a
 800675c:	00b9fff6 	.word	0x00b9fff6
 8006760:	0036fff6 	.word	0x0036fff6
 8006764:	fff6fff6 	.word	0xfff6fff6
 8006768:	009e      	.short	0x009e
 800676a:	0026      	movs	r6, r4
 800676c:	681a      	ldr	r2, [r3, #0]
 800676e:	3642      	adds	r6, #66	; 0x42
 8006770:	1d11      	adds	r1, r2, #4
 8006772:	6019      	str	r1, [r3, #0]
 8006774:	6813      	ldr	r3, [r2, #0]
 8006776:	7033      	strb	r3, [r6, #0]
 8006778:	2301      	movs	r3, #1
 800677a:	e0a7      	b.n	80068cc <_printf_i+0x1cc>
 800677c:	6808      	ldr	r0, [r1, #0]
 800677e:	6819      	ldr	r1, [r3, #0]
 8006780:	1d0a      	adds	r2, r1, #4
 8006782:	0605      	lsls	r5, r0, #24
 8006784:	d50b      	bpl.n	800679e <_printf_i+0x9e>
 8006786:	680d      	ldr	r5, [r1, #0]
 8006788:	601a      	str	r2, [r3, #0]
 800678a:	2d00      	cmp	r5, #0
 800678c:	da03      	bge.n	8006796 <_printf_i+0x96>
 800678e:	232d      	movs	r3, #45	; 0x2d
 8006790:	9a04      	ldr	r2, [sp, #16]
 8006792:	426d      	negs	r5, r5
 8006794:	7013      	strb	r3, [r2, #0]
 8006796:	4b61      	ldr	r3, [pc, #388]	; (800691c <_printf_i+0x21c>)
 8006798:	270a      	movs	r7, #10
 800679a:	9303      	str	r3, [sp, #12]
 800679c:	e01b      	b.n	80067d6 <_printf_i+0xd6>
 800679e:	680d      	ldr	r5, [r1, #0]
 80067a0:	601a      	str	r2, [r3, #0]
 80067a2:	0641      	lsls	r1, r0, #25
 80067a4:	d5f1      	bpl.n	800678a <_printf_i+0x8a>
 80067a6:	b22d      	sxth	r5, r5
 80067a8:	e7ef      	b.n	800678a <_printf_i+0x8a>
 80067aa:	680d      	ldr	r5, [r1, #0]
 80067ac:	6819      	ldr	r1, [r3, #0]
 80067ae:	1d08      	adds	r0, r1, #4
 80067b0:	6018      	str	r0, [r3, #0]
 80067b2:	062e      	lsls	r6, r5, #24
 80067b4:	d501      	bpl.n	80067ba <_printf_i+0xba>
 80067b6:	680d      	ldr	r5, [r1, #0]
 80067b8:	e003      	b.n	80067c2 <_printf_i+0xc2>
 80067ba:	066d      	lsls	r5, r5, #25
 80067bc:	d5fb      	bpl.n	80067b6 <_printf_i+0xb6>
 80067be:	680d      	ldr	r5, [r1, #0]
 80067c0:	b2ad      	uxth	r5, r5
 80067c2:	4b56      	ldr	r3, [pc, #344]	; (800691c <_printf_i+0x21c>)
 80067c4:	2708      	movs	r7, #8
 80067c6:	9303      	str	r3, [sp, #12]
 80067c8:	2a6f      	cmp	r2, #111	; 0x6f
 80067ca:	d000      	beq.n	80067ce <_printf_i+0xce>
 80067cc:	3702      	adds	r7, #2
 80067ce:	0023      	movs	r3, r4
 80067d0:	2200      	movs	r2, #0
 80067d2:	3343      	adds	r3, #67	; 0x43
 80067d4:	701a      	strb	r2, [r3, #0]
 80067d6:	6863      	ldr	r3, [r4, #4]
 80067d8:	60a3      	str	r3, [r4, #8]
 80067da:	2b00      	cmp	r3, #0
 80067dc:	db03      	blt.n	80067e6 <_printf_i+0xe6>
 80067de:	2204      	movs	r2, #4
 80067e0:	6821      	ldr	r1, [r4, #0]
 80067e2:	4391      	bics	r1, r2
 80067e4:	6021      	str	r1, [r4, #0]
 80067e6:	2d00      	cmp	r5, #0
 80067e8:	d102      	bne.n	80067f0 <_printf_i+0xf0>
 80067ea:	9e04      	ldr	r6, [sp, #16]
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d00c      	beq.n	800680a <_printf_i+0x10a>
 80067f0:	9e04      	ldr	r6, [sp, #16]
 80067f2:	0028      	movs	r0, r5
 80067f4:	0039      	movs	r1, r7
 80067f6:	f7f9 fd1f 	bl	8000238 <__aeabi_uidivmod>
 80067fa:	9b03      	ldr	r3, [sp, #12]
 80067fc:	3e01      	subs	r6, #1
 80067fe:	5c5b      	ldrb	r3, [r3, r1]
 8006800:	7033      	strb	r3, [r6, #0]
 8006802:	002b      	movs	r3, r5
 8006804:	0005      	movs	r5, r0
 8006806:	429f      	cmp	r7, r3
 8006808:	d9f3      	bls.n	80067f2 <_printf_i+0xf2>
 800680a:	2f08      	cmp	r7, #8
 800680c:	d109      	bne.n	8006822 <_printf_i+0x122>
 800680e:	6823      	ldr	r3, [r4, #0]
 8006810:	07db      	lsls	r3, r3, #31
 8006812:	d506      	bpl.n	8006822 <_printf_i+0x122>
 8006814:	6863      	ldr	r3, [r4, #4]
 8006816:	6922      	ldr	r2, [r4, #16]
 8006818:	4293      	cmp	r3, r2
 800681a:	dc02      	bgt.n	8006822 <_printf_i+0x122>
 800681c:	2330      	movs	r3, #48	; 0x30
 800681e:	3e01      	subs	r6, #1
 8006820:	7033      	strb	r3, [r6, #0]
 8006822:	9b04      	ldr	r3, [sp, #16]
 8006824:	1b9b      	subs	r3, r3, r6
 8006826:	6123      	str	r3, [r4, #16]
 8006828:	9b07      	ldr	r3, [sp, #28]
 800682a:	0021      	movs	r1, r4
 800682c:	9300      	str	r3, [sp, #0]
 800682e:	9805      	ldr	r0, [sp, #20]
 8006830:	9b06      	ldr	r3, [sp, #24]
 8006832:	aa09      	add	r2, sp, #36	; 0x24
 8006834:	f7ff fef4 	bl	8006620 <_printf_common>
 8006838:	1c43      	adds	r3, r0, #1
 800683a:	d14c      	bne.n	80068d6 <_printf_i+0x1d6>
 800683c:	2001      	movs	r0, #1
 800683e:	4240      	negs	r0, r0
 8006840:	b00b      	add	sp, #44	; 0x2c
 8006842:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006844:	3145      	adds	r1, #69	; 0x45
 8006846:	700a      	strb	r2, [r1, #0]
 8006848:	4a34      	ldr	r2, [pc, #208]	; (800691c <_printf_i+0x21c>)
 800684a:	9203      	str	r2, [sp, #12]
 800684c:	681a      	ldr	r2, [r3, #0]
 800684e:	6821      	ldr	r1, [r4, #0]
 8006850:	ca20      	ldmia	r2!, {r5}
 8006852:	601a      	str	r2, [r3, #0]
 8006854:	0608      	lsls	r0, r1, #24
 8006856:	d516      	bpl.n	8006886 <_printf_i+0x186>
 8006858:	07cb      	lsls	r3, r1, #31
 800685a:	d502      	bpl.n	8006862 <_printf_i+0x162>
 800685c:	2320      	movs	r3, #32
 800685e:	4319      	orrs	r1, r3
 8006860:	6021      	str	r1, [r4, #0]
 8006862:	2710      	movs	r7, #16
 8006864:	2d00      	cmp	r5, #0
 8006866:	d1b2      	bne.n	80067ce <_printf_i+0xce>
 8006868:	2320      	movs	r3, #32
 800686a:	6822      	ldr	r2, [r4, #0]
 800686c:	439a      	bics	r2, r3
 800686e:	6022      	str	r2, [r4, #0]
 8006870:	e7ad      	b.n	80067ce <_printf_i+0xce>
 8006872:	2220      	movs	r2, #32
 8006874:	6809      	ldr	r1, [r1, #0]
 8006876:	430a      	orrs	r2, r1
 8006878:	6022      	str	r2, [r4, #0]
 800687a:	0022      	movs	r2, r4
 800687c:	2178      	movs	r1, #120	; 0x78
 800687e:	3245      	adds	r2, #69	; 0x45
 8006880:	7011      	strb	r1, [r2, #0]
 8006882:	4a27      	ldr	r2, [pc, #156]	; (8006920 <_printf_i+0x220>)
 8006884:	e7e1      	b.n	800684a <_printf_i+0x14a>
 8006886:	0648      	lsls	r0, r1, #25
 8006888:	d5e6      	bpl.n	8006858 <_printf_i+0x158>
 800688a:	b2ad      	uxth	r5, r5
 800688c:	e7e4      	b.n	8006858 <_printf_i+0x158>
 800688e:	681a      	ldr	r2, [r3, #0]
 8006890:	680d      	ldr	r5, [r1, #0]
 8006892:	1d10      	adds	r0, r2, #4
 8006894:	6949      	ldr	r1, [r1, #20]
 8006896:	6018      	str	r0, [r3, #0]
 8006898:	6813      	ldr	r3, [r2, #0]
 800689a:	062e      	lsls	r6, r5, #24
 800689c:	d501      	bpl.n	80068a2 <_printf_i+0x1a2>
 800689e:	6019      	str	r1, [r3, #0]
 80068a0:	e002      	b.n	80068a8 <_printf_i+0x1a8>
 80068a2:	066d      	lsls	r5, r5, #25
 80068a4:	d5fb      	bpl.n	800689e <_printf_i+0x19e>
 80068a6:	8019      	strh	r1, [r3, #0]
 80068a8:	2300      	movs	r3, #0
 80068aa:	9e04      	ldr	r6, [sp, #16]
 80068ac:	6123      	str	r3, [r4, #16]
 80068ae:	e7bb      	b.n	8006828 <_printf_i+0x128>
 80068b0:	681a      	ldr	r2, [r3, #0]
 80068b2:	1d11      	adds	r1, r2, #4
 80068b4:	6019      	str	r1, [r3, #0]
 80068b6:	6816      	ldr	r6, [r2, #0]
 80068b8:	2100      	movs	r1, #0
 80068ba:	0030      	movs	r0, r6
 80068bc:	6862      	ldr	r2, [r4, #4]
 80068be:	f000 f831 	bl	8006924 <memchr>
 80068c2:	2800      	cmp	r0, #0
 80068c4:	d001      	beq.n	80068ca <_printf_i+0x1ca>
 80068c6:	1b80      	subs	r0, r0, r6
 80068c8:	6060      	str	r0, [r4, #4]
 80068ca:	6863      	ldr	r3, [r4, #4]
 80068cc:	6123      	str	r3, [r4, #16]
 80068ce:	2300      	movs	r3, #0
 80068d0:	9a04      	ldr	r2, [sp, #16]
 80068d2:	7013      	strb	r3, [r2, #0]
 80068d4:	e7a8      	b.n	8006828 <_printf_i+0x128>
 80068d6:	6923      	ldr	r3, [r4, #16]
 80068d8:	0032      	movs	r2, r6
 80068da:	9906      	ldr	r1, [sp, #24]
 80068dc:	9805      	ldr	r0, [sp, #20]
 80068de:	9d07      	ldr	r5, [sp, #28]
 80068e0:	47a8      	blx	r5
 80068e2:	1c43      	adds	r3, r0, #1
 80068e4:	d0aa      	beq.n	800683c <_printf_i+0x13c>
 80068e6:	6823      	ldr	r3, [r4, #0]
 80068e8:	079b      	lsls	r3, r3, #30
 80068ea:	d415      	bmi.n	8006918 <_printf_i+0x218>
 80068ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80068ee:	68e0      	ldr	r0, [r4, #12]
 80068f0:	4298      	cmp	r0, r3
 80068f2:	daa5      	bge.n	8006840 <_printf_i+0x140>
 80068f4:	0018      	movs	r0, r3
 80068f6:	e7a3      	b.n	8006840 <_printf_i+0x140>
 80068f8:	0022      	movs	r2, r4
 80068fa:	2301      	movs	r3, #1
 80068fc:	9906      	ldr	r1, [sp, #24]
 80068fe:	9805      	ldr	r0, [sp, #20]
 8006900:	9e07      	ldr	r6, [sp, #28]
 8006902:	3219      	adds	r2, #25
 8006904:	47b0      	blx	r6
 8006906:	1c43      	adds	r3, r0, #1
 8006908:	d098      	beq.n	800683c <_printf_i+0x13c>
 800690a:	3501      	adds	r5, #1
 800690c:	68e3      	ldr	r3, [r4, #12]
 800690e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006910:	1a9b      	subs	r3, r3, r2
 8006912:	42ab      	cmp	r3, r5
 8006914:	dcf0      	bgt.n	80068f8 <_printf_i+0x1f8>
 8006916:	e7e9      	b.n	80068ec <_printf_i+0x1ec>
 8006918:	2500      	movs	r5, #0
 800691a:	e7f7      	b.n	800690c <_printf_i+0x20c>
 800691c:	08006d40 	.word	0x08006d40
 8006920:	08006d51 	.word	0x08006d51

08006924 <memchr>:
 8006924:	b2c9      	uxtb	r1, r1
 8006926:	1882      	adds	r2, r0, r2
 8006928:	4290      	cmp	r0, r2
 800692a:	d101      	bne.n	8006930 <memchr+0xc>
 800692c:	2000      	movs	r0, #0
 800692e:	4770      	bx	lr
 8006930:	7803      	ldrb	r3, [r0, #0]
 8006932:	428b      	cmp	r3, r1
 8006934:	d0fb      	beq.n	800692e <memchr+0xa>
 8006936:	3001      	adds	r0, #1
 8006938:	e7f6      	b.n	8006928 <memchr+0x4>

0800693a <memmove>:
 800693a:	b510      	push	{r4, lr}
 800693c:	4288      	cmp	r0, r1
 800693e:	d902      	bls.n	8006946 <memmove+0xc>
 8006940:	188b      	adds	r3, r1, r2
 8006942:	4298      	cmp	r0, r3
 8006944:	d303      	bcc.n	800694e <memmove+0x14>
 8006946:	2300      	movs	r3, #0
 8006948:	e007      	b.n	800695a <memmove+0x20>
 800694a:	5c8b      	ldrb	r3, [r1, r2]
 800694c:	5483      	strb	r3, [r0, r2]
 800694e:	3a01      	subs	r2, #1
 8006950:	d2fb      	bcs.n	800694a <memmove+0x10>
 8006952:	bd10      	pop	{r4, pc}
 8006954:	5ccc      	ldrb	r4, [r1, r3]
 8006956:	54c4      	strb	r4, [r0, r3]
 8006958:	3301      	adds	r3, #1
 800695a:	429a      	cmp	r2, r3
 800695c:	d1fa      	bne.n	8006954 <memmove+0x1a>
 800695e:	e7f8      	b.n	8006952 <memmove+0x18>

08006960 <_free_r>:
 8006960:	b570      	push	{r4, r5, r6, lr}
 8006962:	0005      	movs	r5, r0
 8006964:	2900      	cmp	r1, #0
 8006966:	d010      	beq.n	800698a <_free_r+0x2a>
 8006968:	1f0c      	subs	r4, r1, #4
 800696a:	6823      	ldr	r3, [r4, #0]
 800696c:	2b00      	cmp	r3, #0
 800696e:	da00      	bge.n	8006972 <_free_r+0x12>
 8006970:	18e4      	adds	r4, r4, r3
 8006972:	0028      	movs	r0, r5
 8006974:	f000 f918 	bl	8006ba8 <__malloc_lock>
 8006978:	4a1d      	ldr	r2, [pc, #116]	; (80069f0 <_free_r+0x90>)
 800697a:	6813      	ldr	r3, [r2, #0]
 800697c:	2b00      	cmp	r3, #0
 800697e:	d105      	bne.n	800698c <_free_r+0x2c>
 8006980:	6063      	str	r3, [r4, #4]
 8006982:	6014      	str	r4, [r2, #0]
 8006984:	0028      	movs	r0, r5
 8006986:	f000 f917 	bl	8006bb8 <__malloc_unlock>
 800698a:	bd70      	pop	{r4, r5, r6, pc}
 800698c:	42a3      	cmp	r3, r4
 800698e:	d908      	bls.n	80069a2 <_free_r+0x42>
 8006990:	6821      	ldr	r1, [r4, #0]
 8006992:	1860      	adds	r0, r4, r1
 8006994:	4283      	cmp	r3, r0
 8006996:	d1f3      	bne.n	8006980 <_free_r+0x20>
 8006998:	6818      	ldr	r0, [r3, #0]
 800699a:	685b      	ldr	r3, [r3, #4]
 800699c:	1841      	adds	r1, r0, r1
 800699e:	6021      	str	r1, [r4, #0]
 80069a0:	e7ee      	b.n	8006980 <_free_r+0x20>
 80069a2:	001a      	movs	r2, r3
 80069a4:	685b      	ldr	r3, [r3, #4]
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d001      	beq.n	80069ae <_free_r+0x4e>
 80069aa:	42a3      	cmp	r3, r4
 80069ac:	d9f9      	bls.n	80069a2 <_free_r+0x42>
 80069ae:	6811      	ldr	r1, [r2, #0]
 80069b0:	1850      	adds	r0, r2, r1
 80069b2:	42a0      	cmp	r0, r4
 80069b4:	d10b      	bne.n	80069ce <_free_r+0x6e>
 80069b6:	6820      	ldr	r0, [r4, #0]
 80069b8:	1809      	adds	r1, r1, r0
 80069ba:	1850      	adds	r0, r2, r1
 80069bc:	6011      	str	r1, [r2, #0]
 80069be:	4283      	cmp	r3, r0
 80069c0:	d1e0      	bne.n	8006984 <_free_r+0x24>
 80069c2:	6818      	ldr	r0, [r3, #0]
 80069c4:	685b      	ldr	r3, [r3, #4]
 80069c6:	1841      	adds	r1, r0, r1
 80069c8:	6011      	str	r1, [r2, #0]
 80069ca:	6053      	str	r3, [r2, #4]
 80069cc:	e7da      	b.n	8006984 <_free_r+0x24>
 80069ce:	42a0      	cmp	r0, r4
 80069d0:	d902      	bls.n	80069d8 <_free_r+0x78>
 80069d2:	230c      	movs	r3, #12
 80069d4:	602b      	str	r3, [r5, #0]
 80069d6:	e7d5      	b.n	8006984 <_free_r+0x24>
 80069d8:	6821      	ldr	r1, [r4, #0]
 80069da:	1860      	adds	r0, r4, r1
 80069dc:	4283      	cmp	r3, r0
 80069de:	d103      	bne.n	80069e8 <_free_r+0x88>
 80069e0:	6818      	ldr	r0, [r3, #0]
 80069e2:	685b      	ldr	r3, [r3, #4]
 80069e4:	1841      	adds	r1, r0, r1
 80069e6:	6021      	str	r1, [r4, #0]
 80069e8:	6063      	str	r3, [r4, #4]
 80069ea:	6054      	str	r4, [r2, #4]
 80069ec:	e7ca      	b.n	8006984 <_free_r+0x24>
 80069ee:	46c0      	nop			; (mov r8, r8)
 80069f0:	2000043c 	.word	0x2000043c

080069f4 <sbrk_aligned>:
 80069f4:	b570      	push	{r4, r5, r6, lr}
 80069f6:	4e0f      	ldr	r6, [pc, #60]	; (8006a34 <sbrk_aligned+0x40>)
 80069f8:	000d      	movs	r5, r1
 80069fa:	6831      	ldr	r1, [r6, #0]
 80069fc:	0004      	movs	r4, r0
 80069fe:	2900      	cmp	r1, #0
 8006a00:	d102      	bne.n	8006a08 <sbrk_aligned+0x14>
 8006a02:	f000 f8bf 	bl	8006b84 <_sbrk_r>
 8006a06:	6030      	str	r0, [r6, #0]
 8006a08:	0029      	movs	r1, r5
 8006a0a:	0020      	movs	r0, r4
 8006a0c:	f000 f8ba 	bl	8006b84 <_sbrk_r>
 8006a10:	1c43      	adds	r3, r0, #1
 8006a12:	d00a      	beq.n	8006a2a <sbrk_aligned+0x36>
 8006a14:	2303      	movs	r3, #3
 8006a16:	1cc5      	adds	r5, r0, #3
 8006a18:	439d      	bics	r5, r3
 8006a1a:	42a8      	cmp	r0, r5
 8006a1c:	d007      	beq.n	8006a2e <sbrk_aligned+0x3a>
 8006a1e:	1a29      	subs	r1, r5, r0
 8006a20:	0020      	movs	r0, r4
 8006a22:	f000 f8af 	bl	8006b84 <_sbrk_r>
 8006a26:	1c43      	adds	r3, r0, #1
 8006a28:	d101      	bne.n	8006a2e <sbrk_aligned+0x3a>
 8006a2a:	2501      	movs	r5, #1
 8006a2c:	426d      	negs	r5, r5
 8006a2e:	0028      	movs	r0, r5
 8006a30:	bd70      	pop	{r4, r5, r6, pc}
 8006a32:	46c0      	nop			; (mov r8, r8)
 8006a34:	20000440 	.word	0x20000440

08006a38 <_malloc_r>:
 8006a38:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006a3a:	2203      	movs	r2, #3
 8006a3c:	1ccb      	adds	r3, r1, #3
 8006a3e:	4393      	bics	r3, r2
 8006a40:	3308      	adds	r3, #8
 8006a42:	0006      	movs	r6, r0
 8006a44:	001f      	movs	r7, r3
 8006a46:	2b0c      	cmp	r3, #12
 8006a48:	d232      	bcs.n	8006ab0 <_malloc_r+0x78>
 8006a4a:	270c      	movs	r7, #12
 8006a4c:	42b9      	cmp	r1, r7
 8006a4e:	d831      	bhi.n	8006ab4 <_malloc_r+0x7c>
 8006a50:	0030      	movs	r0, r6
 8006a52:	f000 f8a9 	bl	8006ba8 <__malloc_lock>
 8006a56:	4d32      	ldr	r5, [pc, #200]	; (8006b20 <_malloc_r+0xe8>)
 8006a58:	682b      	ldr	r3, [r5, #0]
 8006a5a:	001c      	movs	r4, r3
 8006a5c:	2c00      	cmp	r4, #0
 8006a5e:	d12e      	bne.n	8006abe <_malloc_r+0x86>
 8006a60:	0039      	movs	r1, r7
 8006a62:	0030      	movs	r0, r6
 8006a64:	f7ff ffc6 	bl	80069f4 <sbrk_aligned>
 8006a68:	0004      	movs	r4, r0
 8006a6a:	1c43      	adds	r3, r0, #1
 8006a6c:	d11e      	bne.n	8006aac <_malloc_r+0x74>
 8006a6e:	682c      	ldr	r4, [r5, #0]
 8006a70:	0025      	movs	r5, r4
 8006a72:	2d00      	cmp	r5, #0
 8006a74:	d14a      	bne.n	8006b0c <_malloc_r+0xd4>
 8006a76:	6823      	ldr	r3, [r4, #0]
 8006a78:	0029      	movs	r1, r5
 8006a7a:	18e3      	adds	r3, r4, r3
 8006a7c:	0030      	movs	r0, r6
 8006a7e:	9301      	str	r3, [sp, #4]
 8006a80:	f000 f880 	bl	8006b84 <_sbrk_r>
 8006a84:	9b01      	ldr	r3, [sp, #4]
 8006a86:	4283      	cmp	r3, r0
 8006a88:	d143      	bne.n	8006b12 <_malloc_r+0xda>
 8006a8a:	6823      	ldr	r3, [r4, #0]
 8006a8c:	3703      	adds	r7, #3
 8006a8e:	1aff      	subs	r7, r7, r3
 8006a90:	2303      	movs	r3, #3
 8006a92:	439f      	bics	r7, r3
 8006a94:	3708      	adds	r7, #8
 8006a96:	2f0c      	cmp	r7, #12
 8006a98:	d200      	bcs.n	8006a9c <_malloc_r+0x64>
 8006a9a:	270c      	movs	r7, #12
 8006a9c:	0039      	movs	r1, r7
 8006a9e:	0030      	movs	r0, r6
 8006aa0:	f7ff ffa8 	bl	80069f4 <sbrk_aligned>
 8006aa4:	1c43      	adds	r3, r0, #1
 8006aa6:	d034      	beq.n	8006b12 <_malloc_r+0xda>
 8006aa8:	6823      	ldr	r3, [r4, #0]
 8006aaa:	19df      	adds	r7, r3, r7
 8006aac:	6027      	str	r7, [r4, #0]
 8006aae:	e013      	b.n	8006ad8 <_malloc_r+0xa0>
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	dacb      	bge.n	8006a4c <_malloc_r+0x14>
 8006ab4:	230c      	movs	r3, #12
 8006ab6:	2500      	movs	r5, #0
 8006ab8:	6033      	str	r3, [r6, #0]
 8006aba:	0028      	movs	r0, r5
 8006abc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006abe:	6822      	ldr	r2, [r4, #0]
 8006ac0:	1bd1      	subs	r1, r2, r7
 8006ac2:	d420      	bmi.n	8006b06 <_malloc_r+0xce>
 8006ac4:	290b      	cmp	r1, #11
 8006ac6:	d917      	bls.n	8006af8 <_malloc_r+0xc0>
 8006ac8:	19e2      	adds	r2, r4, r7
 8006aca:	6027      	str	r7, [r4, #0]
 8006acc:	42a3      	cmp	r3, r4
 8006ace:	d111      	bne.n	8006af4 <_malloc_r+0xbc>
 8006ad0:	602a      	str	r2, [r5, #0]
 8006ad2:	6863      	ldr	r3, [r4, #4]
 8006ad4:	6011      	str	r1, [r2, #0]
 8006ad6:	6053      	str	r3, [r2, #4]
 8006ad8:	0030      	movs	r0, r6
 8006ada:	0025      	movs	r5, r4
 8006adc:	f000 f86c 	bl	8006bb8 <__malloc_unlock>
 8006ae0:	2207      	movs	r2, #7
 8006ae2:	350b      	adds	r5, #11
 8006ae4:	1d23      	adds	r3, r4, #4
 8006ae6:	4395      	bics	r5, r2
 8006ae8:	1aea      	subs	r2, r5, r3
 8006aea:	429d      	cmp	r5, r3
 8006aec:	d0e5      	beq.n	8006aba <_malloc_r+0x82>
 8006aee:	1b5b      	subs	r3, r3, r5
 8006af0:	50a3      	str	r3, [r4, r2]
 8006af2:	e7e2      	b.n	8006aba <_malloc_r+0x82>
 8006af4:	605a      	str	r2, [r3, #4]
 8006af6:	e7ec      	b.n	8006ad2 <_malloc_r+0x9a>
 8006af8:	6862      	ldr	r2, [r4, #4]
 8006afa:	42a3      	cmp	r3, r4
 8006afc:	d101      	bne.n	8006b02 <_malloc_r+0xca>
 8006afe:	602a      	str	r2, [r5, #0]
 8006b00:	e7ea      	b.n	8006ad8 <_malloc_r+0xa0>
 8006b02:	605a      	str	r2, [r3, #4]
 8006b04:	e7e8      	b.n	8006ad8 <_malloc_r+0xa0>
 8006b06:	0023      	movs	r3, r4
 8006b08:	6864      	ldr	r4, [r4, #4]
 8006b0a:	e7a7      	b.n	8006a5c <_malloc_r+0x24>
 8006b0c:	002c      	movs	r4, r5
 8006b0e:	686d      	ldr	r5, [r5, #4]
 8006b10:	e7af      	b.n	8006a72 <_malloc_r+0x3a>
 8006b12:	230c      	movs	r3, #12
 8006b14:	0030      	movs	r0, r6
 8006b16:	6033      	str	r3, [r6, #0]
 8006b18:	f000 f84e 	bl	8006bb8 <__malloc_unlock>
 8006b1c:	e7cd      	b.n	8006aba <_malloc_r+0x82>
 8006b1e:	46c0      	nop			; (mov r8, r8)
 8006b20:	2000043c 	.word	0x2000043c

08006b24 <_realloc_r>:
 8006b24:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006b26:	0007      	movs	r7, r0
 8006b28:	000e      	movs	r6, r1
 8006b2a:	0014      	movs	r4, r2
 8006b2c:	2900      	cmp	r1, #0
 8006b2e:	d105      	bne.n	8006b3c <_realloc_r+0x18>
 8006b30:	0011      	movs	r1, r2
 8006b32:	f7ff ff81 	bl	8006a38 <_malloc_r>
 8006b36:	0005      	movs	r5, r0
 8006b38:	0028      	movs	r0, r5
 8006b3a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006b3c:	2a00      	cmp	r2, #0
 8006b3e:	d103      	bne.n	8006b48 <_realloc_r+0x24>
 8006b40:	f7ff ff0e 	bl	8006960 <_free_r>
 8006b44:	0025      	movs	r5, r4
 8006b46:	e7f7      	b.n	8006b38 <_realloc_r+0x14>
 8006b48:	f000 f83e 	bl	8006bc8 <_malloc_usable_size_r>
 8006b4c:	9001      	str	r0, [sp, #4]
 8006b4e:	4284      	cmp	r4, r0
 8006b50:	d803      	bhi.n	8006b5a <_realloc_r+0x36>
 8006b52:	0035      	movs	r5, r6
 8006b54:	0843      	lsrs	r3, r0, #1
 8006b56:	42a3      	cmp	r3, r4
 8006b58:	d3ee      	bcc.n	8006b38 <_realloc_r+0x14>
 8006b5a:	0021      	movs	r1, r4
 8006b5c:	0038      	movs	r0, r7
 8006b5e:	f7ff ff6b 	bl	8006a38 <_malloc_r>
 8006b62:	1e05      	subs	r5, r0, #0
 8006b64:	d0e8      	beq.n	8006b38 <_realloc_r+0x14>
 8006b66:	9b01      	ldr	r3, [sp, #4]
 8006b68:	0022      	movs	r2, r4
 8006b6a:	429c      	cmp	r4, r3
 8006b6c:	d900      	bls.n	8006b70 <_realloc_r+0x4c>
 8006b6e:	001a      	movs	r2, r3
 8006b70:	0031      	movs	r1, r6
 8006b72:	0028      	movs	r0, r5
 8006b74:	f7ff fbc0 	bl	80062f8 <memcpy>
 8006b78:	0031      	movs	r1, r6
 8006b7a:	0038      	movs	r0, r7
 8006b7c:	f7ff fef0 	bl	8006960 <_free_r>
 8006b80:	e7da      	b.n	8006b38 <_realloc_r+0x14>
	...

08006b84 <_sbrk_r>:
 8006b84:	2300      	movs	r3, #0
 8006b86:	b570      	push	{r4, r5, r6, lr}
 8006b88:	4d06      	ldr	r5, [pc, #24]	; (8006ba4 <_sbrk_r+0x20>)
 8006b8a:	0004      	movs	r4, r0
 8006b8c:	0008      	movs	r0, r1
 8006b8e:	602b      	str	r3, [r5, #0]
 8006b90:	f7fb ff38 	bl	8002a04 <_sbrk>
 8006b94:	1c43      	adds	r3, r0, #1
 8006b96:	d103      	bne.n	8006ba0 <_sbrk_r+0x1c>
 8006b98:	682b      	ldr	r3, [r5, #0]
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d000      	beq.n	8006ba0 <_sbrk_r+0x1c>
 8006b9e:	6023      	str	r3, [r4, #0]
 8006ba0:	bd70      	pop	{r4, r5, r6, pc}
 8006ba2:	46c0      	nop			; (mov r8, r8)
 8006ba4:	20000444 	.word	0x20000444

08006ba8 <__malloc_lock>:
 8006ba8:	b510      	push	{r4, lr}
 8006baa:	4802      	ldr	r0, [pc, #8]	; (8006bb4 <__malloc_lock+0xc>)
 8006bac:	f000 f814 	bl	8006bd8 <__retarget_lock_acquire_recursive>
 8006bb0:	bd10      	pop	{r4, pc}
 8006bb2:	46c0      	nop			; (mov r8, r8)
 8006bb4:	20000448 	.word	0x20000448

08006bb8 <__malloc_unlock>:
 8006bb8:	b510      	push	{r4, lr}
 8006bba:	4802      	ldr	r0, [pc, #8]	; (8006bc4 <__malloc_unlock+0xc>)
 8006bbc:	f000 f80d 	bl	8006bda <__retarget_lock_release_recursive>
 8006bc0:	bd10      	pop	{r4, pc}
 8006bc2:	46c0      	nop			; (mov r8, r8)
 8006bc4:	20000448 	.word	0x20000448

08006bc8 <_malloc_usable_size_r>:
 8006bc8:	1f0b      	subs	r3, r1, #4
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	1f18      	subs	r0, r3, #4
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	da01      	bge.n	8006bd6 <_malloc_usable_size_r+0xe>
 8006bd2:	580b      	ldr	r3, [r1, r0]
 8006bd4:	18c0      	adds	r0, r0, r3
 8006bd6:	4770      	bx	lr

08006bd8 <__retarget_lock_acquire_recursive>:
 8006bd8:	4770      	bx	lr

08006bda <__retarget_lock_release_recursive>:
 8006bda:	4770      	bx	lr

08006bdc <_init>:
 8006bdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006bde:	46c0      	nop			; (mov r8, r8)
 8006be0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006be2:	bc08      	pop	{r3}
 8006be4:	469e      	mov	lr, r3
 8006be6:	4770      	bx	lr

08006be8 <_fini>:
 8006be8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006bea:	46c0      	nop			; (mov r8, r8)
 8006bec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006bee:	bc08      	pop	{r3}
 8006bf0:	469e      	mov	lr, r3
 8006bf2:	4770      	bx	lr
