FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
#ifndef __ASM_RC32434_IRQ_H
#define __ASM_RC32434_IRQ_H

#define NR_IRQS 256

#include <asm/mach-generic/irq.h>
#include <asm/mach-rc32434/rb.h>

/* Interrupt Controller */
#define IC_GROUP0_PEND		(REGBASE + 0x38000)
#define IC_GROUP0_MASK		(REGBASE + 0x38008)
#define IC_GROUP_OFFSET		0x0C

#define NUM_INTR_GROUPS		5
/* bench 19735.2.0 9195070f2945 */
/* bench 19735.2.1 8927f26bd5ee */
/* bench 19735.2.2 cfe6855b9739 */
/* bench 19735.2.3 d00ff1c84cd8 */
/* bench 19735.2.4 17e4fec51f50 */
/* bench 19735.2.5 d4bc062f5569 */
/* bench 19735.2.6 1538edc5f9c1 */
/* bench 19735.2.7 1633190260dd */
/* bench 19735.2.8 d7bb8e4d6087 */
/* bench 19735.2.9 1526fde01e4e */
/* bench 19735.2.10 796ddc598ed9 */
/* bench 19735.2.11 58dd6b8e925e */
/* bench 19735.2.12 977cc8eae728 */
/* bench 19735.2.13 fda82eb2c676 */
/* bench 19735.2.14 16231d73cde3 */
/* bench 19735.2.15 8166399e57d4 */
					/* GRP3 IRQ numbers start here */
#define GROUP1_IRQ_BASE		(GROUP0_IRQ_BASE + 32)
					/* GRP4 IRQ numbers start here */
#define GROUP2_IRQ_BASE		(GROUP1_IRQ_BASE + 32)
					/* GRP5 IRQ numbers start here */
#define GROUP3_IRQ_BASE		(GROUP2_IRQ_BASE + 32)
#define GROUP4_IRQ_BASE		(GROUP3_IRQ_BASE + 32)

#define UART0_IRQ		(GROUP3_IRQ_BASE + 0)

#define ETH0_DMA_RX_IRQ		(GROUP1_IRQ_BASE + 0)
#define ETH0_DMA_TX_IRQ		(GROUP1_IRQ_BASE + 1)
#define ETH0_RX_OVR_IRQ		(GROUP3_IRQ_BASE + 9)
#define ETH0_TX_UND_IRQ		(GROUP3_IRQ_BASE + 10)

#define GPIO_MAPPED_IRQ_BASE	GROUP4_IRQ_BASE
#define GPIO_MAPPED_IRQ_GROUP	4

#endif	/* __ASM_RC32434_IRQ_H */
