# Synopsys Constraint Checker(syntax only), version maplat, Build 1612R, built Dec  5 2016
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Tue Apr 11 14:19:43 2017


##### DESIGN INFO #######################################################

Top View:                "top"
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start                                   Requested      Requested     Clock                                              Clock                     Clock
Clock                                   Frequency      Period        Type                                               Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------
I2S_Controller_1|o_ws_derived_clock     1.0 MHz        1000.000      derived (from clk_div|clk_track_derived_clock)     Autoconstr_clkgroup_1     164  
System                                  1089.2 MHz     0.918         system                                             system_clkgroup           0    
clk_div|clk_track_derived_clock         1.0 MHz        1000.000      derived (from pll1|CLKOS_inferred_clock)           Autoconstr_clkgroup_1     109  
pll1|CLKOP_inferred_clock               340.3 MHz      2.939         inferred                                           Autoconstr_clkgroup_0     8    
pll1|CLKOS_inferred_clock               1.0 MHz        1000.000      inferred                                           Autoconstr_clkgroup_1     3    
pll2|CLKOS_inferred_clock               394.8 MHz      2.533         inferred                                           Autoconstr_clkgroup_2     209  
=======================================================================================================================================================
