INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:56:50 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : matrix_power
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 buffer24/outs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Destination:            buffer23/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.200ns  (clk rise@9.200ns - clk rise@0.000ns)
  Data Path Delay:        7.910ns  (logic 1.881ns (23.780%)  route 6.029ns (76.220%))
  Logic Levels:           21  (CARRY4=4 LUT3=4 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 9.683 - 9.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1283, unset)         0.508     0.508    buffer24/clk
                         FDRE                                         r  buffer24/outs_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer24/outs_reg[6]/Q
                         net (fo=4, unplaced)         0.525     1.259    buffer24/control/Q[5]
                         LUT6 (Prop_lut6_I0_O)        0.119     1.378 r  buffer24/control/result0_i_1/O
                         net (fo=1, unplaced)         0.459     1.837    cmpi0/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.272     2.109 r  cmpi0/result0/CO[2]
                         net (fo=98, unplaced)        0.343     2.452    init18/control/CO[0]
                         LUT3 (Prop_lut3_I2_O)        0.122     2.574 r  init18/control/transmitValue_i_2__141/O
                         net (fo=59, unplaced)        0.308     2.882    init18/control/dataReg_reg[0]
                         LUT5 (Prop_lut5_I0_O)        0.043     2.925 r  init18/control/transmitValue_i_3__10/O
                         net (fo=39, unplaced)        0.453     3.378    init18/control/transmitValue_reg_16
                         LUT6 (Prop_lut6_I3_O)        0.043     3.421 r  init18/control/Memory[2][0]_i_57/O
                         net (fo=1, unplaced)         0.377     3.798    cmpi2/Memory_reg[2][0]_i_8_3
                         LUT3 (Prop_lut3_I0_O)        0.043     3.841 r  cmpi2/Memory[2][0]_i_25/O
                         net (fo=1, unplaced)         0.000     3.841    cmpi2/Memory[2][0]_i_25_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     4.087 r  cmpi2/Memory_reg[2][0]_i_8/CO[3]
                         net (fo=1, unplaced)         0.007     4.094    cmpi2/Memory_reg[2][0]_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.144 r  cmpi2/Memory_reg[2][0]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     4.144    cmpi2/Memory_reg[2][0]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.122     4.266 r  cmpi2/Memory_reg[2][0]_i_2/CO[2]
                         net (fo=9, unplaced)         0.285     4.551    buffer95/fifo/result[0]
                         LUT3 (Prop_lut3_I0_O)        0.122     4.673 r  buffer95/fifo/Head[1]_i_3/O
                         net (fo=5, unplaced)         0.272     4.945    buffer95/fifo/buffer95_outs
                         LUT6 (Prop_lut6_I5_O)        0.043     4.988 f  buffer95/fifo/transmitValue_i_5__14/O
                         net (fo=1, unplaced)         0.244     5.232    init18/control/transmitValue_i_3__56_0
                         LUT6 (Prop_lut6_I4_O)        0.043     5.275 r  init18/control/transmitValue_i_4__25/O
                         net (fo=2, unplaced)         0.255     5.530    init18/control/transmitValue_i_4__25_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043     5.573 f  init18/control/transmitValue_i_5__32/O
                         net (fo=4, unplaced)         0.268     5.841    init18/control/transmitValue_i_5__32_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043     5.884 r  init18/control/transmitValue_i_4__51/O
                         net (fo=2, unplaced)         0.255     6.139    init18/control/transmitValue_reg_34
                         LUT5 (Prop_lut5_I4_O)        0.043     6.182 r  init18/control/transmitValue_i_3__47/O
                         net (fo=4, unplaced)         0.268     6.450    init18/control/transmitValue_reg_29
                         LUT6 (Prop_lut6_I2_O)        0.043     6.493 f  init18/control/Memory[0][31]_i_5/O
                         net (fo=2, unplaced)         0.255     6.748    fork45/control/generateBlocks[9].regblock/branch_ready__2_24
                         LUT3 (Prop_lut3_I1_O)        0.043     6.791 r  fork45/control/generateBlocks[9].regblock/transmitValue_i_2__75/O
                         net (fo=2, unplaced)         0.255     7.046    fork45/control/generateBlocks[13].regblock/transmitValue_i_6__8_2
                         LUT6 (Prop_lut6_I5_O)        0.043     7.089 r  fork45/control/generateBlocks[13].regblock/fullReg_i_7__0/O
                         net (fo=3, unplaced)         0.395     7.484    fork45/control/generateBlocks[7].regblock/transmitValue_reg_2
                         LUT6 (Prop_lut6_I1_O)        0.043     7.527 r  fork45/control/generateBlocks[7].regblock/transmitValue_i_2__68/O
                         net (fo=2, unplaced)         0.255     7.782    fork44/control/generateBlocks[1].regblock/anyBlockStop_36
                         LUT4 (Prop_lut4_I1_O)        0.043     7.825 f  fork44/control/generateBlocks[1].regblock/dataReg[5]_i_4/O
                         net (fo=5, unplaced)         0.272     8.097    fork15/control/generateBlocks[3].regblock/extsi20_outs_ready
                         LUT6 (Prop_lut6_I2_O)        0.043     8.140 r  fork15/control/generateBlocks[3].regblock/dataReg[5]_i_1__1/O
                         net (fo=6, unplaced)         0.278     8.418    buffer23/E[0]
                         FDRE                                         r  buffer23/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.200     9.200 r  
                                                      0.000     9.200 r  clk (IN)
                         net (fo=1283, unset)         0.483     9.683    buffer23/clk
                         FDRE                                         r  buffer23/dataReg_reg[0]/C
                         clock pessimism              0.000     9.683    
                         clock uncertainty           -0.035     9.647    
                         FDRE (Setup_fdre_C_CE)      -0.192     9.455    buffer23/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.455    
                         arrival time                          -8.418    
  -------------------------------------------------------------------
                         slack                                  1.037    




