abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c1908.blif
Line 7: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 8: Skipping line ".default_output_required 0.00 0.00 ".
Line 9: Skipping line ".default_input_drive 0.10 0.10 ".
Line 10: Skipping line ".default_output_load 2.00 ".
Line 11: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc1908                         :[0m i/o =   33/   25  lat =    0  nd =   288  edge =    689  area =758.00  delay =37.30  lev = 25
--------------- round 1 ---------------
seed = 1303279334
[95484] is replaced by [95394] with estimated error 0
error = 0
area = 756
delay = 37.3
#gates = 289
output circuit result/c1908_1_0_756_37.3.blif
time = 2166800 us
--------------- round 2 ---------------
seed = 4197341223
[96034] is replaced by [96028] with estimated error 0
error = 0
area = 754
delay = 37.3
#gates = 288
output circuit result/c1908_2_0_754_37.3.blif
time = 4211411 us
--------------- round 3 ---------------
seed = 1891220353
[96037] is replaced by [96028] with estimated error 0
error = 0
area = 752
delay = 37.3
#gates = 287
output circuit result/c1908_3_0_752_37.3.blif
time = 6242248 us
--------------- round 4 ---------------
seed = 798785354
[95410] is replaced by [95380] with estimated error 0
error = 0
area = 750
delay = 37.3
#gates = 286
output circuit result/c1908_4_0_750_37.3.blif
time = 8265086 us
--------------- round 5 ---------------
seed = 3760751404
[95150] is replaced by [95158] with estimated error 0
error = 0
area = 748
delay = 37.3
#gates = 285
output circuit result/c1908_5_0_748_37.3.blif
time = 10276481 us
--------------- round 6 ---------------
seed = 1565700397
[95278] is replaced by [95292] with estimated error 0
error = 0
area = 746
delay = 37.3
#gates = 284
output circuit result/c1908_6_0_746_37.3.blif
time = 12275865 us
--------------- round 7 ---------------
seed = 3004255197
[95364] is replaced by [95350] with estimated error 0
error = 0
area = 744
delay = 37.3
#gates = 283
output circuit result/c1908_7_0_744_37.3.blif
time = 14271132 us
--------------- round 8 ---------------
seed = 2329984426
[95466] is replaced by [95450] with estimated error 0
error = 0
area = 742
delay = 37.3
#gates = 282
output circuit result/c1908_8_0_742_37.3.blif
time = 16260847 us
--------------- round 9 ---------------
seed = 1094819609
[96675] is replaced by [96830] with estimated error 0
error = 0
area = 741
delay = 37.3
#gates = 281
output circuit result/c1908_9_0_741_37.3.blif
time = 18229400 us
--------------- round 10 ---------------
seed = 1651574980
[95140] is replaced by [96852] with estimated error 0.00016
error = 0.00016
area = 738
delay = 37.3
#gates = 280
output circuit result/c1908_10_0.00016_738_37.3.blif
time = 20194719 us
--------------- round 11 ---------------
seed = 3669554425
[95116] is replaced by one with estimated error 0.00115
error = 0.00115
area = 725
delay = 37.3
#gates = 276
output circuit result/c1908_11_0.00115_725_37.3.blif
time = 22142174 us
--------------- round 12 ---------------
seed = 3658121854
[95915] is replaced by [96028] with estimated error 0.00134
error = 0.00134
area = 722
delay = 37.3
#gates = 275
output circuit result/c1908_12_0.00134_722_37.3.blif
time = 24052539 us
--------------- round 13 ---------------
seed = 594703319
[95119] is replaced by one with estimated error 0.00321
error = 0.00321
area = 710
delay = 37.3
#gates = 271
output circuit result/c1908_13_0.00321_710_37.3.blif
time = 25957116 us
--------------- round 14 ---------------
seed = 654444409
[96041] is replaced by [96028] with estimated error 0.00347
error = 0.00347
area = 708
delay = 37.3
#gates = 270
output circuit result/c1908_14_0.00347_708_37.3.blif
time = 27814770 us
--------------- round 15 ---------------
seed = 2131510900
[96044] is replaced by [95958] with estimated error 0.00354
error = 0.00354
area = 705
delay = 37.3
#gates = 268
output circuit result/c1908_15_0.00354_705_37.3.blif
time = 29671125 us
--------------- round 16 ---------------
seed = 102418234
[96402] is replaced by [95870] with estimated error 0.0046
error = 0.0046
area = 703
delay = 37.3
#gates = 267
output circuit result/c1908_16_0.0046_703_37.3.blif
time = 31507700 us
--------------- round 17 ---------------
seed = 4094534214
[96454] is replaced by [95925] with estimated error 0.00481
error = 0.00481
area = 701
delay = 37.3
#gates = 266
output circuit result/c1908_17_0.00481_701_37.3.blif
time = 33319601 us
--------------- round 18 ---------------
seed = 680523084
exceed error bound
