--------------------------------------------------------------------------------
Release 13.4 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

D:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml REG_Exp.twx REG_Exp.ncd -o REG_Exp.twr REG_Exp.pcf -ucf
REG.ucf

Design file:              REG_Exp.ncd
Physical constraint file: REG_Exp.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Reg_Addr<0> |    4.069(R)|      SLOW  |   -0.493(R)|      SLOW  |Clk_BUFGP         |   0.000|
Reg_Addr<1> |    4.035(R)|      SLOW  |   -0.704(R)|      SLOW  |Clk_BUFGP         |   0.000|
Reg_Addr<2> |    3.965(R)|      SLOW  |   -0.472(R)|      SLOW  |Clk_BUFGP         |   0.000|
Reg_Addr<3> |    3.844(R)|      SLOW  |   -0.417(R)|      SLOW  |Clk_BUFGP         |   0.000|
Reg_Addr<4> |    5.139(R)|      SLOW  |   -0.471(R)|      SLOW  |Clk_BUFGP         |   0.000|
Reset       |    7.041(R)|      SLOW  |   -2.026(R)|      FAST  |Clk_BUFGP         |   0.000|
Sel<0>      |    4.325(R)|      SLOW  |    0.152(R)|      SLOW  |Clk_BUFGP         |   0.000|
Sel<1>      |    3.325(R)|      SLOW  |    0.209(R)|      SLOW  |Clk_BUFGP         |   0.000|
Write_Reg   |    3.685(R)|      SLOW  |    0.693(R)|      SLOW  |Clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock Clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
LED<0>      |        12.242(R)|      SLOW  |         4.804(R)|      FAST  |Clk_BUFGP         |   0.000|
LED<1>      |        12.425(R)|      SLOW  |         4.681(R)|      FAST  |Clk_BUFGP         |   0.000|
LED<2>      |        12.199(R)|      SLOW  |         4.802(R)|      FAST  |Clk_BUFGP         |   0.000|
LED<3>      |        11.497(R)|      SLOW  |         4.798(R)|      FAST  |Clk_BUFGP         |   0.000|
LED<4>      |        11.385(R)|      SLOW  |         4.732(R)|      FAST  |Clk_BUFGP         |   0.000|
LED<5>      |        11.405(R)|      SLOW  |         4.738(R)|      FAST  |Clk_BUFGP         |   0.000|
LED<6>      |        10.890(R)|      SLOW  |         4.726(R)|      FAST  |Clk_BUFGP         |   0.000|
LED<7>      |        10.937(R)|      SLOW  |         4.395(R)|      FAST  |Clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    0.985|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
Reg_Addr<0>    |LED<0>         |   12.109|
Reg_Addr<0>    |LED<1>         |   12.602|
Reg_Addr<0>    |LED<2>         |   12.107|
Reg_Addr<0>    |LED<3>         |   12.011|
Reg_Addr<0>    |LED<4>         |   11.768|
Reg_Addr<0>    |LED<5>         |   11.417|
Reg_Addr<0>    |LED<6>         |   10.776|
Reg_Addr<0>    |LED<7>         |   11.116|
Reg_Addr<1>    |LED<0>         |   11.470|
Reg_Addr<1>    |LED<1>         |   11.969|
Reg_Addr<1>    |LED<2>         |   11.665|
Reg_Addr<1>    |LED<3>         |   11.508|
Reg_Addr<1>    |LED<4>         |   11.098|
Reg_Addr<1>    |LED<5>         |   11.231|
Reg_Addr<1>    |LED<6>         |   10.923|
Reg_Addr<1>    |LED<7>         |   10.391|
Reg_Addr<2>    |LED<0>         |    9.915|
Reg_Addr<2>    |LED<1>         |    9.892|
Reg_Addr<2>    |LED<2>         |    9.872|
Reg_Addr<2>    |LED<3>         |   10.270|
Reg_Addr<2>    |LED<4>         |    9.403|
Reg_Addr<2>    |LED<5>         |    9.248|
Reg_Addr<2>    |LED<6>         |    9.094|
Reg_Addr<2>    |LED<7>         |    8.862|
Reg_Addr<3>    |LED<0>         |    9.689|
Reg_Addr<3>    |LED<1>         |   10.062|
Reg_Addr<3>    |LED<2>         |    9.646|
Reg_Addr<3>    |LED<3>         |    9.899|
Reg_Addr<3>    |LED<4>         |    9.225|
Reg_Addr<3>    |LED<5>         |    9.101|
Reg_Addr<3>    |LED<6>         |    8.631|
Reg_Addr<3>    |LED<7>         |    8.576|
Reg_Addr<4>    |LED<0>         |    9.599|
Reg_Addr<4>    |LED<1>         |    9.536|
Reg_Addr<4>    |LED<2>         |    9.561|
Reg_Addr<4>    |LED<3>         |    9.834|
Reg_Addr<4>    |LED<4>         |    8.759|
Reg_Addr<4>    |LED<5>         |    8.649|
Reg_Addr<4>    |LED<6>         |    8.921|
Reg_Addr<4>    |LED<7>         |    8.745|
Sel<0>         |LED<0>         |    7.829|
Sel<0>         |LED<1>         |    8.106|
Sel<0>         |LED<2>         |    8.125|
Sel<0>         |LED<3>         |    8.505|
Sel<0>         |LED<4>         |    7.510|
Sel<0>         |LED<5>         |    6.851|
Sel<1>         |LED<0>         |    8.029|
Sel<1>         |LED<1>         |    8.421|
Sel<1>         |LED<2>         |    8.711|
Sel<1>         |LED<3>         |    8.355|
Sel<1>         |LED<4>         |    7.562|
Sel<1>         |LED<5>         |    7.560|
Sel<1>         |LED<6>         |    7.110|
Sel<1>         |LED<7>         |    7.418|
---------------+---------------+---------+


Analysis completed Fri Feb 07 15:30:34 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 139 MB



