# SPDX-License-Identifier: Apache-2.0
# SPDX-FileCopyrightText: Copyright contributors to the vLLM project
"""HTCCL shared-memory transport.

Replicates the data movement of NCCL's no-P2P SHM path with no vendor
library involved: every rank owns a slot in one POSIX shared-memory
segment, registers the mapping as pinned with its own runtime
(``cudaHostRegister`` / ``hipHostRegister``), DMA-copies its tensor
into the slot, and reads the peers' slots straight back over PCIe. The
reduction happens on the GPU in the tensor's own precision.

Synchronization is a lock-free sequence-counter spin (same idea as
``shm_broadcast``): rank r publishes "my slot holds data for op #seq"
by writing seq to its counter; peers spin until every counter reaches
seq. Two counter phases per op (publish, consumed) prevent a fast rank
from overwriting a slot the slow rank is still reading.

Single node only - exactly the scope of a mixed NVIDIA+AMD box.
"""

import ctypes
import ctypes.util
import time
from multiprocessing import shared_memory

import numpy as np
import torch
import torch.distributed as dist
from torch.distributed import ProcessGroup

from vllm.logger import init_logger

logger = init_logger(__name__)

# Header: CPU-path counters at offset 0, device-path per-chunk publish
# flags at 4096 (8 ranks x 64 chunks x 8 B), device-path consumption
# counters at 8192. Slots start after the header.
_HEADER_BYTES = 65536


def _pin_host_memory(ptr: int, nbytes: int, device: torch.device) -> bool:
    """Page-lock an existing host mapping with the device's runtime.

    CUDA and ROCm expose the identical call (cudaHostRegister /
    hipHostRegister); each process only ever registers with its OWN
    runtime, which is what makes this transport vendor-neutral.
    """
    try:
        if torch.version.hip is not None:
            lib = ctypes.CDLL("libamdhip64.so")
            fn = lib.hipHostRegister
        else:
            lib = ctypes.CDLL("libcudart.so")
            fn = lib.cudaHostRegister
        fn.restype = ctypes.c_int
        # flag 0 = Default (portable mapping)
        ret = fn(ctypes.c_void_p(ptr), ctypes.c_size_t(nbytes), ctypes.c_uint(0))
        if ret != 0:
            logger.warning(
                "HTCCL: host-register of the shm segment failed (rc=%d); "
                "falling back to unpinned copies (slower).",
                ret,
            )
        return ret == 0
    except OSError as e:
        logger.warning("HTCCL: runtime library not loadable (%s); unpinned.", e)
        return False


class HTCCLShmTransport:
    """Symmetric per-rank slots in one shm segment + seq-counter barrier."""

    def __init__(
        self,
        cpu_group: ProcessGroup,
        device: torch.device,
        slot_bytes: int,
    ):
        self.cpu_group = cpu_group
        self.device = device
        self.world_size = dist.get_world_size(cpu_group)
        self.rank = dist.get_rank(cpu_group)
        self.slot_bytes = slot_bytes
        total = _HEADER_BYTES + self.world_size * slot_bytes

        # Rendezvous: rank 0 creates the segment, broadcasts its name
        # over the (vendor-neutral) gloo cpu_group.
        if self.rank == 0:
            self._shm = shared_memory.SharedMemory(create=True, size=total)
            name = [self._shm.name]
        else:
            name = [None]
        dist.broadcast_object_list(
            name, src=dist.get_global_rank(cpu_group, 0), group=cpu_group
        )
        if self.rank != 0:
            self._shm = shared_memory.SharedMemory(name=name[0])

        buf = self._shm.buf
        # counters[r*8]: publish seq of rank r (uint64, cacheline padded)
        self._counters = np.frombuffer(
            buf, dtype=np.uint64, count=self.world_size * 8, offset=0
        ).reshape(self.world_size, 8)
        if self.rank == 0:
            self._counters[:] = 0
        self._slots = [
            np.frombuffer(
                buf,
                dtype=np.uint8,
                count=slot_bytes,
                offset=_HEADER_BYTES + r * slot_bytes,
            )
            for r in range(self.world_size)
        ]
        base = ctypes.addressof(ctypes.c_char.from_buffer(buf))
        self._pinned = _pin_host_memory(base, total, device)
        self._seq = 0

        # Torch views over the raw slots for zero-copy H2D/D2H.
        self._slot_tensors = [torch.from_numpy(s) for s in self._slots]

        # Everyone attached & counters zeroed before first use.
        dist.barrier(group=cpu_group)
        logger.info_once(
            "HTCCL shm transport up: %d ranks x %d MiB slots, pinned=%s",
            self.world_size,
            slot_bytes // 2**20,
            self._pinned,
            scope="global",
        )

    def _publish(self, phase: int) -> None:
        # x86/arm64 with CPython: aligned 8-byte store is atomic enough
        # for a monotonic counter published to spinning readers.
        self._counters[self.rank, phase] = self._seq

    def _wait_all(self, phase: int, seq: int | None = None) -> None:
        target = self._seq if seq is None else seq
        deadline = time.monotonic() + 120.0
        while True:
            counters = self._counters[:, phase]
            if bool((counters >= target).all()):
                return
            if time.monotonic() > deadline:
                raise RuntimeError(
                    f"HTCCL shm barrier timeout (target={target}, "
                    f"phase={phase}, counters={counters.tolist()})"
                )
            time.sleep(0)

    def all_reduce_(self, flat: torch.Tensor) -> None:
        """In-place sum-all-reduce of a flat contiguous GPU tensor.

        Data path per rank: D2H into the own shm slot, publish, spin for
        peers, H2D of every peer slot, GPU-side add. Two PCIe crossings
        of payload size per peer - the same movement NCCL's SHM path
        performs, with the reduction on the GPU.
        """
        nbytes = flat.numel() * flat.element_size()
        assert nbytes <= self.slot_bytes, (
            f"HTCCL shm slot too small: {nbytes} > {self.slot_bytes}"
        )
        # Deferred consumption barrier: before overwriting the own slot,
        # make sure every rank has finished READING the previous op. In
        # steady state the peers finished long ago and this returns
        # immediately - cheaper than a hard barrier at the end of every
        # op.
        if self._seq > 0:
            self._wait_all(1, seq=self._seq)
        self._seq += 1
        my_slot = self._slot_tensors[self.rank][:nbytes].view(flat.dtype)

        # D2H: DMA straight into the (pinned) shm slot.
        my_slot.copy_(flat.view(-1), non_blocking=True)
        torch.cuda.current_stream(self.device).synchronize()
        self._publish(0)
        self._wait_all(0)

        # H2D of each peer slot + on-GPU accumulation.
        for r in range(self.world_size):
            if r == self.rank:
                continue
            peer = self._slot_tensors[r][:nbytes].view(flat.dtype)
            peer_dev = torch.empty_like(flat)
            peer_dev.view(-1).copy_(peer, non_blocking=True)
            flat.add_(peer_dev)
        torch.cuda.current_stream(self.device).synchronize()

        # Publish "I consumed every slot of this op"; the WAIT for the
        # peers' consumption is deferred to the start of the next op.
        self._publish(1)

    def close(self) -> None:
        try:
            self._shm.close()
            if self.rank == 0:
                self._shm.unlink()
        except Exception:
            pass
