
---------- Begin Simulation Statistics ----------
final_tick                               168831770000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 256047                       # Simulator instruction rate (inst/s)
host_mem_usage                                 709668                       # Number of bytes of host memory used
host_op_rate                                   256558                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   390.55                       # Real time elapsed on the host
host_tick_rate                              432288463                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100199569                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.168832                       # Number of seconds simulated
sim_ticks                                168831770000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.568616                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2104083                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2113199                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             83520                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3635510                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                297                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             793                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              496                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4389807                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   66028                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100199569                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.688318                       # CPI: cycles per instruction
system.cpu.discardedOps                        196975                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42628153                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43485171                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11033536                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        35673466                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.592306                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        168831770                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46443154     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42756988     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10978706     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199569                       # Class of committed instruction
system.cpu.tickCycles                       133158304                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       278358                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        565419                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          342                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            6                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       876656                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4439                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1754344                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           4445                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 168831770000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             110021                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       199580                       # Transaction distribution
system.membus.trans_dist::CleanEvict            78765                       # Transaction distribution
system.membus.trans_dist::ReadExReq            177053                       # Transaction distribution
system.membus.trans_dist::ReadExResp           177053                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        110021                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       852493                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 852493                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     31145856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                31145856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            287074                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  287074    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              287074                       # Request fanout histogram
system.membus.respLayer1.occupancy         1562814000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1363739000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 168831770000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            535884                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       979644                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          248                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          179200                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           341806                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          341806                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           772                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       535112                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1792                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2630242                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2632034                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        65280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    106046848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              106112128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          282438                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12773120                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1160128                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004133                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.064237                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1155339     99.59%     99.59% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4783      0.41%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      6      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1160128                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3314968000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2630759994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2316000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 168831770000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   97                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               590514                       # number of demand (read+write) hits
system.l2.demand_hits::total                   590611                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  97                       # number of overall hits
system.l2.overall_hits::.cpu.data              590514                       # number of overall hits
system.l2.overall_hits::total                  590611                       # number of overall hits
system.l2.demand_misses::.cpu.inst                675                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             286404                       # number of demand (read+write) misses
system.l2.demand_misses::total                 287079                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               675                       # number of overall misses
system.l2.overall_misses::.cpu.data            286404                       # number of overall misses
system.l2.overall_misses::total                287079                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     67047000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  30588632000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      30655679000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     67047000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  30588632000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     30655679000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              772                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           876918                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               877690                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             772                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          876918                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              877690                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.874352                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.326603                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.327085                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.874352                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.326603                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.327085                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 99328.888889                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 106802.391028                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106784.818813                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 99328.888889                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 106802.391028                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106784.818813                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              199580                       # number of writebacks
system.l2.writebacks::total                    199580                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           675                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        286399                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            287074                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          675                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       286399                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           287074                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     53547000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  24860241000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  24913788000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     53547000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  24860241000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  24913788000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.874352                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.326597                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.327079                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.874352                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.326597                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.327079                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79328.888889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 86802.820541                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86785.247009                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79328.888889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 86802.820541                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86785.247009                       # average overall mshr miss latency
system.l2.replacements                         282438                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       780064                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           780064                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       780064                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       780064                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          237                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              237                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          237                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          237                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          352                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           352                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            164753                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                164753                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          177053                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              177053                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  19317196000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19317196000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        341806                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            341806                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.517993                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.517993                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 109104.030996                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 109104.030996                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       177053                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         177053                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  15776136000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15776136000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.517993                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.517993                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 89104.030996                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89104.030996                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             97                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 97                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          675                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              675                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     67047000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     67047000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          772                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            772                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.874352                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.874352                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 99328.888889                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99328.888889                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          675                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          675                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     53547000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     53547000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.874352                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.874352                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79328.888889                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79328.888889                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        425761                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            425761                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       109351                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          109351                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  11271436000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11271436000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       535112                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        535112                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.204352                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.204352                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 103075.746907                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103075.746907                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       109346                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       109346                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   9084105000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9084105000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.204342                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.204342                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83076.701480                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83076.701480                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 168831770000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8086.492460                       # Cycle average of tags in use
system.l2.tags.total_refs                     1753645                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    290630                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.033944                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      49.542492                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        26.280644                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8010.669324                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003208                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.977865                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987121                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          449                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1943                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5161                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          604                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3798634                       # Number of tag accesses
system.l2.tags.data_accesses                  3798634                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 168831770000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          43200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       18329536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           18372736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        43200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     12773120                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12773120                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             675                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          286399                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              287074                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       199580                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             199580                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            255876                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         108566865                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             108822741                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       255876                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           255876                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       75655903                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             75655903                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       75655903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           255876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        108566865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            184478644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    199567.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       675.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    285543.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007513702500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11700                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11700                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              802806                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             188138                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      287074                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     199580                       # Number of write requests accepted
system.mem_ctrls.readBursts                    287074                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   199580                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    856                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    13                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             17640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             18845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             18464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             19620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             17817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             17772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             17298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            17027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            17501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            17884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             12002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             14429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             11590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             12376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             12275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             12617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             11993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             11189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            11869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            12787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            11954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            12553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            12362                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            13160                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.85                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4774694250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1431090000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             10141281750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16682.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35432.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   145412                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  102008                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 50.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                51.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                287074                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               199580                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  232029                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   53971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      90                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       238333                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    130.439343                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    88.180920                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   188.228458                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       183775     77.11%     77.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        29407     12.34%     89.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5669      2.38%     91.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1788      0.75%     92.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9595      4.03%     96.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          611      0.26%     96.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          495      0.21%     97.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          537      0.23%     97.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6456      2.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       238333                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        11700                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.461709                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.060071                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     24.668764                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          11495     98.25%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          137      1.17%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           24      0.21%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            8      0.07%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           28      0.24%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            4      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11700                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11700                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.054444                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.021172                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.068326                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5736     49.03%     49.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              202      1.73%     50.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5176     44.24%     94.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              564      4.82%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               19      0.16%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11700                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               18317952                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   54784                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                12770368                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                18372736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12773120                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       108.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        75.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    108.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     75.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.44                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  168831705000                       # Total gap between requests
system.mem_ctrls.avgGap                     346923.49                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        43200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     18274752                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     12770368                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 255876.011961492797                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 108242376.420030429959                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 75639602.664830207825                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          675                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       286399                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       199580                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18897500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  10122384250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4045429596500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27996.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35343.64                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  20269714.38                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    50.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            828225720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            440204820                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1007725320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          510865740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     13327239120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      41485636830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      29896126560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        87496024110                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        518.243836                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  77286292250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5637580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  85907897750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            873486180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            464268915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1035871200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          530717400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     13327239120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      41642063070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      29764399200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        87638045085                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        519.085034                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  76951371500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5637580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  86242818500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    168831770000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 168831770000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     10198378                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10198378                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10198378                       # number of overall hits
system.cpu.icache.overall_hits::total        10198378                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          772                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            772                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          772                       # number of overall misses
system.cpu.icache.overall_misses::total           772                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     72982000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     72982000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     72982000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     72982000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10199150                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10199150                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10199150                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10199150                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000076                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000076                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000076                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000076                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 94536.269430                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 94536.269430                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 94536.269430                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 94536.269430                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          248                       # number of writebacks
system.cpu.icache.writebacks::total               248                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          772                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          772                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          772                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          772                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     71438000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     71438000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     71438000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     71438000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000076                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000076                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000076                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000076                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 92536.269430                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92536.269430                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 92536.269430                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92536.269430                       # average overall mshr miss latency
system.cpu.icache.replacements                    248                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10198378                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10198378                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          772                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           772                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     72982000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     72982000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10199150                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10199150                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000076                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000076                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 94536.269430                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 94536.269430                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          772                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          772                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     71438000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     71438000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000076                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000076                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 92536.269430                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92536.269430                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 168831770000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           424.529787                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10199150                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               772                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13211.334197                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   424.529787                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.414580                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.414580                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          524                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          524                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.511719                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10199922                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10199922                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 168831770000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 168831770000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 168831770000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51244796                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51244796                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51245267                       # number of overall hits
system.cpu.dcache.overall_hits::total        51245267                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       922115                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         922115                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       930063                       # number of overall misses
system.cpu.dcache.overall_misses::total        930063                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  48216850000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  48216850000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  48216850000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  48216850000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52166911                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52166911                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52175330                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52175330                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017676                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017676                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017826                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017826                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 52289.410757                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52289.410757                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 51842.563353                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51842.563353                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        92162                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3423                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.924335                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       780064                       # number of writebacks
system.cpu.dcache.writebacks::total            780064                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        53143                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        53143                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        53143                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        53143                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       868972                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       868972                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       876914                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       876914                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  44858682000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  44858682000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  45648341999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  45648341999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.016658                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016658                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.016807                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016807                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 51622.701307                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 51622.701307                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 52055.665663                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 52055.665663                       # average overall mshr miss latency
system.cpu.dcache.replacements                 876406                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40661498                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40661498                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       527234                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        527234                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  22097041000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  22097041000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41188732                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41188732                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012800                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012800                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 41911.259517                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41911.259517                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           68                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           68                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       527166                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       527166                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  21040236000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  21040236000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.012799                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012799                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39911.974596                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39911.974596                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10583298                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10583298                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       394881                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       394881                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  26119809000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  26119809000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10978179                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10978179                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.035970                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.035970                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 66146.026271                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66146.026271                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        53075                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        53075                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       341806                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       341806                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  23818446000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  23818446000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031135                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031135                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69684.107359                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69684.107359                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          471                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           471                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7948                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7948                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.944055                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.944055                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7942                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7942                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    789659999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    789659999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.943342                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.943342                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 99428.355452                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 99428.355452                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       532000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       532000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       133000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       133000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       524000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       524000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       131000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       131000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 168831770000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           507.476988                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52122257                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            876918                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             59.438006                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   507.476988                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991166                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991166                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          310                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          140                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         105227730                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        105227730                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 168831770000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 168831770000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
