{"vcs1":{"timestamp_begin":1730990290.323858252, "rt":1.77, "ut":0.82, "st":0.25}}
{"vcselab":{"timestamp_begin":1730990292.171806754, "rt":1.05, "ut":0.25, "st":0.17}}
{"link":{"timestamp_begin":1730990293.299184848, "rt":0.32, "ut":0.13, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730990289.659295934}
{"VCS_COMP_START_TIME": 1730990289.659295934}
{"VCS_COMP_END_TIME": 1730990294.954599576}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 332224}}
{"stitch_vcselab": {"peak_mem": 231492}}
