
---------- Begin Simulation Statistics ----------
final_tick                               582800798000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  81677                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701296                       # Number of bytes of host memory used
host_op_rate                                    81948                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7499.63                       # Real time elapsed on the host
host_tick_rate                               77710576                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612543922                       # Number of instructions simulated
sim_ops                                     614581519                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.582801                       # Number of seconds simulated
sim_ticks                                582800798000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            84.938747                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               77932037                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            91750867                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          6821398                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        123717728                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          12469064                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       12557484                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           88420                       # Number of indirect misses.
system.cpu0.branchPred.lookups              159476194                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1062053                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018208                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          4824474                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143205476                       # Number of branches committed
system.cpu0.commit.bw_lim_events             19897197                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058516                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       61878400                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580280838                       # Number of instructions committed
system.cpu0.commit.committedOps             581300333                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1032707813                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.562889                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.393074                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    764061452     73.99%     73.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    159969019     15.49%     89.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     37447921      3.63%     93.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     33337261      3.23%     96.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     10968286      1.06%     97.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1950077      0.19%     97.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1913616      0.19%     97.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3162984      0.31%     98.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     19897197      1.93%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1032707813                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887786                       # Number of function calls committed.
system.cpu0.commit.int_insts                561278305                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179951610                       # Number of loads committed
system.cpu0.commit.membars                    2037590                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037599      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322226559     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135846      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017777      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180969806     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70912681     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581300333                       # Class of committed instruction
system.cpu0.commit.refs                     251882522                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580280838                       # Number of Instructions Simulated
system.cpu0.committedOps                    581300333                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.988781                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.988781                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            183417100                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2006667                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            77083700                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             655539935                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               394089144                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                457119145                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               4832516                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              6940628                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3948884                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  159476194                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                114039363                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    645491075                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2639089                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           86                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     667020439                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 156                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          735                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               13659114                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.138188                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         391085180                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          90401101                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.577982                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1043406789                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.640250                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.881960                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               564068401     54.06%     54.06% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               358037853     34.31%     88.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                72922022      6.99%     95.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                36618437      3.51%     98.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 6716369      0.64%     99.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3853251      0.37%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  164893      0.02%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1021805      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3758      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1043406789                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      33                       # number of floating regfile writes
system.cpu0.idleCycles                      110644566                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             4896234                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               150738165                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.552162                       # Inst execution rate
system.cpu0.iew.exec_refs                   286150868                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  79971236                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              151566551                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            205629737                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021638                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2337893                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            80926199                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          643161669                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            206179632                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3593711                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            637223571                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                983571                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3022746                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               4832516                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              5141901                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        81227                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        11362456                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        29660                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         8551                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4121536                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     25678127                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      8995287                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          8551                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       851162                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4045072                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                270151311                       # num instructions consuming a value
system.cpu0.iew.wb_count                    629708076                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.851187                       # average fanout of values written-back
system.cpu0.iew.wb_producers                229949302                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.545650                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     629799436                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               775639447                       # number of integer regfile reads
system.cpu0.int_regfile_writes              403649886                       # number of integer regfile writes
system.cpu0.ipc                              0.502821                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.502821                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038581      0.32%      0.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            346094980     54.01%     54.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4139598      0.65%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018075      0.16%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           208299524     32.51%     87.64% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           79226458     12.36%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             14      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             640817283                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     70                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                137                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           67                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                85                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1335500                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002084                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 263060     19.70%     19.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     19.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                923655     69.16%     88.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               148782     11.14%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             640114132                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2326466867                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    629708009                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        705030528                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 640102230                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                640817283                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3059439                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       61861332                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            90150                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           923                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     13497201                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1043406789                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.614159                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.821110                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          580103072     55.60%     55.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          322197836     30.88%     86.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          114308688     10.96%     97.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           20448628      1.96%     99.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            4045549      0.39%     99.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1635475      0.16%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             448648      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             146416      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              72477      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1043406789                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.555276                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          9698758                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2061771                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           205629737                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           80926199                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    898                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      1154051355                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11550982                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              163895343                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370566930                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6854237                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               399633643                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               5114672                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                11657                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            792902826                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             650426424                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          418529486                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                454949616                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               7699533                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               4832516                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             19920260                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                47962551                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       792902770                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        175411                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2836                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 14408910                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2833                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1655978299                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1297067163                       # The number of ROB writes
system.cpu0.timesIdled                       12186069                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  854                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            88.752932                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4540024                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             5115351                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           801610                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7798261                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            265394                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         392910                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          127516                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8773445                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3175                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017928                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           476190                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095556                       # Number of branches committed
system.cpu1.commit.bw_lim_events               822624                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054450                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        4416775                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32263084                       # Number of instructions committed
system.cpu1.commit.committedOps              33281186                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    191351848                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.173927                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.830347                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    177633344     92.83%     92.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      6895635      3.60%     96.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2254177      1.18%     97.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2013789      1.05%     98.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       520582      0.27%     98.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       177946      0.09%     99.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       953477      0.50%     99.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        80274      0.04%     99.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       822624      0.43%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    191351848                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320822                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31047847                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248583                       # Number of loads committed
system.cpu1.commit.membars                    2035978                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035978      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19082713     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266511     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1895846      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33281186                       # Class of committed instruction
system.cpu1.commit.refs                      12162369                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32263084                       # Number of Instructions Simulated
system.cpu1.committedOps                     33281186                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.965579                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.965579                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            171473701                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               328713                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4363923                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              39685909                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5361863                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 12579849                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                476411                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               604644                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2317030                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8773445                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  4995450                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    185913963                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                55829                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      40503860                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1603662                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.045584                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5493059                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4805418                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.210445                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         192208854                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.216027                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.655304                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               167123251     86.95%     86.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14786677      7.69%     94.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 6022914      3.13%     97.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2890637      1.50%     99.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  988978      0.51%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  316717      0.16%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   79482      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      57      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     141      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           192208854                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         259136                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              508301                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7728082                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.188798                       # Inst execution rate
system.cpu1.iew.exec_refs                    12966553                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2944252                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              148644568                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10091428                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018634                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           578685                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2976917                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           37690303                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10022301                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           571260                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             36337482                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                750047                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1388680                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                476411                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3387977                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        17144                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          157223                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4908                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          167                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          389                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       842845                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        63131                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           167                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        91676                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        416625                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 21346956                       # num instructions consuming a value
system.cpu1.iew.wb_count                     36066837                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.866431                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 18495667                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.187391                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      36076145                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                44669937                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24582334                       # number of integer regfile writes
system.cpu1.ipc                              0.167628                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.167628                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036086      5.52%      5.52% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21835056     59.16%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   84      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11103254     30.08%     94.76% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1934205      5.24%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              36908742                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1112427                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.030140                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 215419     19.36%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     19.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                804870     72.35%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                92135      8.28%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              35985068                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         267213513                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     36066825                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         42099533                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  34635602                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 36908742                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054701                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        4409116                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            74775                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           251                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1489612                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    192208854                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.192024                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.657821                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          170038359     88.47%     88.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           14203469      7.39%     95.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4440039      2.31%     98.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1478485      0.77%     98.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1391088      0.72%     99.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             274726      0.14%     99.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             260113      0.14%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              89520      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              33055      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      192208854                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.191766                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6175738                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          532040                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10091428                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2976917                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    108                       # number of misc regfile reads
system.cpu1.numCycles                       192467990                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   973125189                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              159127804                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22412906                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6469635                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6447590                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1178232                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 6817                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             47861979                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              38814201                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26719216                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 13125050                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4962654                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                476411                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             13011172                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4306310                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        47861967                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         20827                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               598                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 14079106                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           597                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   228226899                       # The number of ROB reads
system.cpu1.rob.rob_writes                   76254996                       # The number of ROB writes
system.cpu1.timesIdled                           3834                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          2027141                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                10189                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2219079                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               5644353                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3832724                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7639505                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        87699                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        27132                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     36228726                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2713230                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     72432780                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2740362                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 582800798000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2417551                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1612118                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2194560                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              386                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            273                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1414428                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1414422                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2417551                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           189                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     11471478                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               11471478                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    348421824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               348421824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              552                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3832827                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3832827    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3832827                       # Request fanout histogram
system.membus.respLayer1.occupancy        20084571819                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         15127350063                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   582800798000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 582800798000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 582800798000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 582800798000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 582800798000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   582800798000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 582800798000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 582800798000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 582800798000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 582800798000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean      1155098700                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1248194702.332262                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      6136500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3183946000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   577025304500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5775493500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 582800798000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     98161082                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        98161082                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     98161082                       # number of overall hits
system.cpu0.icache.overall_hits::total       98161082                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     15878280                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      15878280                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     15878280                       # number of overall misses
system.cpu0.icache.overall_misses::total     15878280                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 222657298998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 222657298998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 222657298998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 222657298998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    114039362                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    114039362                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    114039362                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    114039362                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.139235                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.139235                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.139235                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.139235                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 14022.759329                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 14022.759329                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 14022.759329                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 14022.759329                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2858                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               51                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    56.039216                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     14851770                       # number of writebacks
system.cpu0.icache.writebacks::total         14851770                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1026476                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1026476                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1026476                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1026476                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     14851804                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     14851804                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     14851804                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     14851804                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 198082360999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 198082360999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 198082360999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 198082360999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.130234                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.130234                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.130234                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.130234                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13337.259299                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13337.259299                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13337.259299                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13337.259299                       # average overall mshr miss latency
system.cpu0.icache.replacements              14851770                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     98161082                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       98161082                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     15878280                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     15878280                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 222657298998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 222657298998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    114039362                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    114039362                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.139235                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.139235                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 14022.759329                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 14022.759329                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1026476                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1026476                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     14851804                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     14851804                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 198082360999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 198082360999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.130234                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.130234                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13337.259299                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13337.259299                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 582800798000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999896                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          113012604                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         14851770                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.609369                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999896                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        242930526                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       242930526                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 582800798000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    232863376                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       232863376                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    232863376                       # number of overall hits
system.cpu0.dcache.overall_hits::total      232863376                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     28403781                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      28403781                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     28403781                       # number of overall misses
system.cpu0.dcache.overall_misses::total     28403781                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 705939148859                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 705939148859                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 705939148859                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 705939148859                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    261267157                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    261267157                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    261267157                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    261267157                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.108715                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.108715                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.108715                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.108715                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 24853.703416                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24853.703416                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 24853.703416                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24853.703416                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4463507                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       176124                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           100264                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2421                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    44.517544                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    72.748451                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     20279268                       # number of writebacks
system.cpu0.dcache.writebacks::total         20279268                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8518156                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8518156                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8518156                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8518156                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     19885625                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     19885625                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     19885625                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     19885625                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 356605293715                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 356605293715                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 356605293715                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 356605293715                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.076112                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.076112                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.076112                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.076112                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17932.817989                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17932.817989                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17932.817989                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17932.817989                       # average overall mshr miss latency
system.cpu0.dcache.replacements              20279268                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    168062752                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      168062752                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     22293556                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     22293556                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 460146039000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 460146039000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    190356308                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    190356308                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.117115                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.117115                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 20640.315928                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 20640.315928                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5077438                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5077438                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     17216118                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     17216118                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 265924722000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 265924722000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.090442                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.090442                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15446.265064                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15446.265064                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     64800624                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      64800624                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      6110225                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      6110225                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 245793109859                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 245793109859                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70910849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70910849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.086168                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.086168                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 40226.523550                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 40226.523550                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      3440718                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      3440718                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2669507                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2669507                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  90680571715                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  90680571715                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.037646                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.037646                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 33969.033127                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 33969.033127                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1118                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1118                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          789                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          789                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     54729500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     54729500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.413739                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.413739                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 69365.652725                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 69365.652725                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          771                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          771                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1028000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1028000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.009439                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.009439                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 57111.111111                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 57111.111111                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1719                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1719                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          136                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          136                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       569500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       569500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1855                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1855                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.073315                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.073315                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4187.500000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4187.500000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          135                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          135                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       434500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       434500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.072776                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.072776                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3218.518519                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3218.518519                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       611571                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         611571                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       406637                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       406637                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  31445066500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  31445066500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018208                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018208                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.399365                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.399365                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 77329.575272                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 77329.575272                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       406637                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       406637                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  31038429500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  31038429500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.399365                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.399365                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 76329.575272                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 76329.575272                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 582800798000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.963274                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          253767042                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         20291959                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.505793                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.963274                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998852                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998852                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        544870245                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       544870245                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 582800798000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            14667212                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            18978410                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2365                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              202455                       # number of demand (read+write) hits
system.l2.demand_hits::total                 33850442                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           14667212                       # number of overall hits
system.l2.overall_hits::.cpu0.data           18978410                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2365                       # number of overall hits
system.l2.overall_hits::.cpu1.data             202455                       # number of overall hits
system.l2.overall_hits::total                33850442                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            184589                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1300204                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2391                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            864630                       # number of demand (read+write) misses
system.l2.demand_misses::total                2351814                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           184589                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1300204                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2391                       # number of overall misses
system.l2.overall_misses::.cpu1.data           864630                       # number of overall misses
system.l2.overall_misses::total               2351814                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  14897100000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 120634330995                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    208992000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  85730176000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     221470598995                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  14897100000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 120634330995                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    208992000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  85730176000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    221470598995                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        14851801                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        20278614                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4756                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1067085                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             36202256                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       14851801                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       20278614                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4756                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1067085                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            36202256                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.012429                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.064117                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.502733                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.810273                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.064963                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.012429                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.064117                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.502733                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.810273                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.064963                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80704.158969                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 92781.079734                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87407.779172                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 99152.442085                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94170.116767                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80704.158969                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 92781.079734                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87407.779172                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 99152.442085                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94170.116767                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               2253                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        53                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      42.509434                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1305890                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1612118                       # number of writebacks
system.l2.writebacks::total                   1612118                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             26                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          58513                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          22617                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               81174                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            26                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         58513                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         22617                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              81174                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       184563                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1241691                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2373                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       842013                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2270640                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       184563                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1241691                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2373                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       842013                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1576134                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3846774                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  13050674000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 104049001497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    184341500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  75274916000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 192558932997                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  13050674000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 104049001497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    184341500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  75274916000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 126413196143                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 318972129140                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.012427                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.061232                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.498949                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.789078                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.062721                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.012427                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.061232                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.498949                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.789078                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.106258                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70711.215141                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 83796.211374                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 77682.890855                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 89398.757501                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84803.814342                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70711.215141                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 83796.211374                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 77682.890855                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 89398.757501                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 80204.599446                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82919.383655                       # average overall mshr miss latency
system.l2.replacements                        6520222                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4935959                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4935959                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4935959                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4935959                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     31181913                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         31181913                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     31181913                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     31181913                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1576134                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1576134                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 126413196143                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 126413196143                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 80204.599446                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 80204.599446                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              20                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   20                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            78                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 85                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       147500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       147500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           98                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              105                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.795918                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.809524                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1891.025641                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1735.294118                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           78                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            85                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1562000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       138500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1700500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.795918                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.809524                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20025.641026                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19785.714286                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20005.882353                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           25                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               26                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        68500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        68500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data         2740                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2634.615385                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           24                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           25                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        19500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       486500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       506000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.960000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.961538                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20270.833333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20240                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2246462                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            87238                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2333700                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         816451                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         657251                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1473702                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  76436392995                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  64932179500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  141368572495                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3062913                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       744489                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3807402                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.266560                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.882822                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.387062                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 93620.306663                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 98793.580383                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95927.516211                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        42109                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        18499                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            60608                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       774342                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       638752                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1413094                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  65356672497                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  56692390500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 122049062997                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.252812                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.857974                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.371144                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 84402.851062                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 88754.932274                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86370.094981                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      14667212                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2365                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           14669577                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       184589                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2391                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           186980                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  14897100000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    208992000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  15106092000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     14851801                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4756                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       14856557                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.012429                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.502733                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.012586                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80704.158969                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87407.779172                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80789.881271                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           26                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           18                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            44                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       184563                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2373                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       186936                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  13050674000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    184341500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  13235015500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.012427                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.498949                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.012583                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70711.215141                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 77682.890855                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70799.714876                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     16731948                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       115217                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          16847165                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       483753                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       207379                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          691132                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  44197938000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  20797996500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  64995934500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     17215701                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       322596                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      17538297                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.028100                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.642844                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.039407                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 91364.679909                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 100289.790673                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94042.721940                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        16404                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         4118                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        20522                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       467349                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       203261                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       670610                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  38692329000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  18582525500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  57274854500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.027147                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.630079                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.038237                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 82791.081183                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 91421.991922                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85407.098761                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           39                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            5                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                44                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          241                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            9                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             250                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      4056000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       182500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      4238500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          280                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           14                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           294                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.860714                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.642857                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.850340                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 16829.875519                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 20277.777778                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total        16954                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           58                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           61                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          183                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            6                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          189                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3598500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       116000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3714500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.653571                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.428571                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.642857                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19663.934426                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19333.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19653.439153                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 582800798000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 582800798000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999828                       # Cycle average of tags in use
system.l2.tags.total_refs                    73797136                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6520327                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.318012                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.468408                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.000983                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.237076                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.005729                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.544252                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    19.743381                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.476069                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.031265                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.175579                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000090                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.008504                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.308490                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            25                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.390625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.609375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 585084815                       # Number of tag accesses
system.l2.tags.data_accesses                585084815                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 582800798000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      11811968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      79526912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        151872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      53916736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     99838784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          245246272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     11811968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       151872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      11963840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    103175552                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       103175552                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         184562                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1242608                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2373                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         842449                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1559981                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3831973                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1612118                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1612118                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         20267591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        136456423                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           260590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         92513147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    171308592                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             420806342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     20267591                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       260590                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         20528181                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      177033992                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            177033992                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      177033992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        20267591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       136456423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          260590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        92513147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    171308592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            597840334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1550679.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    184562.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1166397.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2373.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    826654.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1556261.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003745558750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        94843                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        94843                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8181185                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1459480                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3831973                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1612118                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3831973                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1612118                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  95726                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 61439                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            161892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            161473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            178592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            415205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            300229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            375595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            319512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            265873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            270848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            220565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           202779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           179687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           177923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           170225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           169949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           165900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             67873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             65616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             65668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            118197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            136023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            178702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            143976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            129135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            112181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            93826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            82377                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            77742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            71584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            68213                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.79                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.89                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 106474907252                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                18681235000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            176529538502                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28497.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47247.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2583612                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  985848                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.15                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.58                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3831973                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1612118                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1409363                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  789917                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  417373                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  333632                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  284980                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  141447                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  104753                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   83168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   60376                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   36140                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  25898                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  20254                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  14471                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   7201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   3498                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1942                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   1118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    631                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     76                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  41849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  79048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  91563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  96903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  99967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 100969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 101136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 101585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 103582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 110573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 103199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 101384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  98580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  96957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  96460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  97473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1717421                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    197.015893                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   122.512963                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   243.703442                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       967016     56.31%     56.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       324887     18.92%     75.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       162479      9.46%     84.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        94592      5.51%     90.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        37051      2.16%     92.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        22538      1.31%     93.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        13464      0.78%     94.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        11035      0.64%     95.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        84359      4.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1717421                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        94843                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      39.393408                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.633962                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    223.823647                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        94837     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-12287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-69631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         94843                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        94843                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.349641                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.326424                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.913273                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            80822     85.22%     85.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1577      1.66%     86.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7888      8.32%     95.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3008      3.17%     98.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1110      1.17%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              321      0.34%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               88      0.09%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               23      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         94843                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              239119808                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6126464                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                99241536                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               245246272                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            103175552                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       410.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       170.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    420.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    177.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.54                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  582800694500                       # Total gap between requests
system.mem_ctrls.avgGap                     107051.98                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     11811968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     74649408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       151872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     52905856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     99600704                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     99241536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 20267590.642523452640                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 128087346.922266915441                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 260589.897133256862                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 90778626.559121504426                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 170900081.711967736483                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 170283802.528355509043                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       184562                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1242608                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2373                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       842449                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1559981                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1612118                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   5445718058                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  53353515389                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     85338781                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  40457722388                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  77187243886                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13902618921837                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29506.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     42936.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35962.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     48023.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     49479.61                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8623822.15                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    67.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5700033360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3029613015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         11123234640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3702718260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     46005189360.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     110563294440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     130689574560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       310813657635                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        533.310281                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 338541082174                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19460740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 224798975826                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6562459680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3487999680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         15553568940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4391669520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     46005189360.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     197135494650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      57786669120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       330923050950                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        567.815027                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 148228515071                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19460740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 415111542929                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                171                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5653117360.465117                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   27579045382.368359                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           83     96.51%     96.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.16%     97.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.16%     98.84% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.16%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        40500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 222298962500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    96632705000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 486168093000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 582800798000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4989437                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4989437                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4989437                       # number of overall hits
system.cpu1.icache.overall_hits::total        4989437                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6013                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6013                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6013                       # number of overall misses
system.cpu1.icache.overall_misses::total         6013                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    302160000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    302160000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    302160000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    302160000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4995450                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4995450                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4995450                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4995450                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001204                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001204                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001204                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001204                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 50251.122568                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 50251.122568                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 50251.122568                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 50251.122568                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          422                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   105.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4724                       # number of writebacks
system.cpu1.icache.writebacks::total             4724                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1257                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1257                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1257                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1257                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4756                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4756                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4756                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4756                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    242790000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    242790000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    242790000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    242790000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000952                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000952                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000952                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000952                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 51049.201009                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 51049.201009                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 51049.201009                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 51049.201009                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4724                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4989437                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4989437                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6013                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6013                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    302160000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    302160000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4995450                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4995450                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001204                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001204                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 50251.122568                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 50251.122568                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1257                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1257                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4756                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4756                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    242790000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    242790000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000952                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000952                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 51049.201009                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 51049.201009                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 582800798000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           30.404932                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4740420                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4724                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1003.475868                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        398827500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    30.404932                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.950154                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.950154                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          9995656                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         9995656                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 582800798000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9367344                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9367344                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9367344                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9367344                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2326444                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2326444                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2326444                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2326444                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 203526976768                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 203526976768                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 203526976768                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 203526976768                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11693788                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11693788                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11693788                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11693788                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.198947                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.198947                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.198947                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.198947                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 87484.150389                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 87484.150389                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 87484.150389                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 87484.150389                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1046706                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       131582                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            18191                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1626                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    57.539772                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    80.923739                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1067304                       # number of writebacks
system.cpu1.dcache.writebacks::total          1067304                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1671467                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1671467                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1671467                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1671467                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       654977                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       654977                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       654977                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       654977                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  55359621140                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  55359621140                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  55359621140                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  55359621140                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.056011                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.056011                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.056011                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.056011                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 84521.473487                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 84521.473487                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 84521.473487                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 84521.473487                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1067304                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8376021                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8376021                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1422345                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1422345                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 105234191500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 105234191500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9798366                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9798366                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.145161                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.145161                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 73986.403791                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 73986.403791                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1098812                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1098812                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       323533                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       323533                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  22793245500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  22793245500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.033019                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.033019                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 70451.068361                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 70451.068361                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       991323                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        991323                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       904099                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       904099                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  98292785268                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  98292785268                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895422                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895422                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.476991                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.476991                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 108719.050976                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 108719.050976                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       572655                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       572655                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       331444                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       331444                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  32566375640                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  32566375640                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.174866                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.174866                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 98256.042167                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 98256.042167                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          314                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          314                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          151                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          151                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      4544000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4544000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          465                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          465                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.324731                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.324731                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 30092.715232                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 30092.715232                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          147                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          147                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        28500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        28500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.008602                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.008602                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         7125                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         7125                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          293                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          293                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          139                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          139                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1323500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1323500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          432                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          432                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.321759                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.321759                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9521.582734                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9521.582734                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          139                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          139                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1184500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1184500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.321759                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.321759                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8521.582734                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8521.582734                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       592308                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         592308                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       425620                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       425620                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  35186194500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  35186194500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017928                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017928                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.418124                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.418124                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 82670.444293                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 82670.444293                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       425620                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       425620                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  34760574500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  34760574500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.418124                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.418124                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 81670.444293                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 81670.444293                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 582800798000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.590861                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           11039777                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1080459                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.217673                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        398839000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.590861                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.924714                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.924714                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26505713                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26505713                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 582800798000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          32396221                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6548077                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     31267093                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4908104                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          2679555                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             403                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           274                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            677                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3832521                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3832521                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      14856559                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     17539663                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          294                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          294                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     44555373                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     60850667                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        14236                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3215172                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             108635448                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1901028480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2595703872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       606720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    136600704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4633939776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9226812                       # Total snoops (count)
system.tol2bus.snoopTraffic                 104870848                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         45429497                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.063414                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.246153                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               42575836     93.72%     93.72% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2826455      6.22%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  27197      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      9      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           45429497                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        72419454475                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       30439263307                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       22298548226                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1621252187                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7147473                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3002                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2507316944500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  76970                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703144                       # Number of bytes of host memory used
host_op_rate                                    77046                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 32069.95                       # Real time elapsed on the host
host_tick_rate                               60009943                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2468413588                       # Number of instructions simulated
sim_ops                                    2470846720                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.924516                       # Number of seconds simulated
sim_ticks                                1924516146500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.618145                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              164229985                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           164859510                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         12792277                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        185916993                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            310022                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         325298                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           15276                       # Number of indirect misses.
system.cpu0.branchPred.lookups              196310043                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         9938                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        197435                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         12774719                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 123946803                       # Number of branches committed
system.cpu0.commit.bw_lim_events             33024873                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         599694                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      253424972                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           926954298                       # Number of instructions committed
system.cpu0.commit.committedOps             927151863                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3791551983                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.244531                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.187136                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   3564449619     94.01%     94.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     80059013      2.11%     96.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     20442677      0.54%     96.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      9584879      0.25%     96.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      8779627      0.23%     97.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5536423      0.15%     97.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     37270852      0.98%     98.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     32404020      0.85%     99.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     33024873      0.87%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3791551983                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 317064174                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              672932                       # Number of function calls committed.
system.cpu0.commit.int_insts                760495261                       # Number of committed integer instructions.
system.cpu0.commit.loads                    246168053                       # Number of loads committed
system.cpu0.commit.membars                     391424                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       392435      0.04%      0.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       468023937     50.48%     50.52% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          13631      0.00%     50.52% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1994      0.00%     50.52% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd     117605384     12.68%     63.21% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           994      0.00%     63.21% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt      36473911      3.93%     67.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult      8340631      0.90%     68.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv      12142129      1.31%     69.35% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc     12164963      1.31%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      140944784     15.20%     85.87% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        710908      0.08%     85.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead    105420704     11.37%     97.31% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     24915458      2.69%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        927151863                       # Class of committed instruction
system.cpu0.commit.refs                     271991854                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  926954298                       # Number of Instructions Simulated
system.cpu0.committedOps                    927151863                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.151902                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.151902                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           3381027327                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                17716                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           143657582                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1280424155                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               100537639                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                265690170                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13528212                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                27248                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             70415075                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  196310043                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 79027471                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   3731115601                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1598870                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          101                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1461553549                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  92                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          281                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               27091628                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.051008                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          86536534                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         164540007                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.379760                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3831198423                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.381565                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.983591                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2990465192     78.06%     78.06% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               602664777     15.73%     93.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                43933002      1.15%     94.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               131313759      3.43%     98.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 5892046      0.15%     98.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  647906      0.02%     98.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                43416440      1.13%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                12851431      0.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   13870      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3831198423                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                358188159                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               314893059                       # number of floating regfile writes
system.cpu0.idleCycles                       17424800                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            14869330                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               146254037                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.400692                       # Inst execution rate
system.cpu0.iew.exec_refs                   803374427                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  27901699                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             1472588681                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            310463113                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            261668                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         17255098                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            32915238                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1178975301                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            775472728                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         12765909                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1542111502                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              12859335                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            999253393                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13528212                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           1025717228                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     51572765                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          387827                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          358                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation       903623                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     64295060                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      7091437                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents        903623                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      6953348                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7915982                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                828912077                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1030507775                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.838883                       # average fanout of values written-back
system.cpu0.iew.wb_producers                695360137                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.267760                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1034871721                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1595047431                       # number of integer regfile reads
system.cpu0.int_regfile_writes              546211930                       # number of integer regfile writes
system.cpu0.ipc                              0.240853                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.240853                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           395599      0.03%      0.03% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            540670154     34.77%     34.80% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               14067      0.00%     34.80% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1996      0.00%     34.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd          124707794      8.02%     42.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                999      0.00%     42.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt           47733813      3.07%     45.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult           8733551      0.56%     46.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     46.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv           12142129      0.78%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc          13509726      0.87%     48.10% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     48.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     48.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     48.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     48.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     48.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     48.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     48.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     48.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     48.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     48.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     48.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     48.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     48.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     48.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     48.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     48.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     48.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     48.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     48.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     48.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     48.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     48.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     48.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     48.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     48.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     48.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     48.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     48.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     48.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     48.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     48.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     48.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     48.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     48.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     48.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     48.10% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           475176083     30.56%     78.66% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             723329      0.05%     78.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      304010699     19.55%     98.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      27057471      1.74%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1554877410                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses              629334390                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads         1167762103                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    341656920                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes         518833540                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  189303800                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.121748                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                7385639      3.90%      3.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    10      0.00%      3.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      3.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                70828      0.04%      3.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                92866      0.05%      3.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult               51205      0.03%      4.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      4.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv             58444598     30.87%     34.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc              229771      0.12%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     35.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              90470300     47.79%     82.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 9643      0.01%     82.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         32544014     17.19%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite            4926      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1114451221                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5966388352                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    688850855                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        912867282                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1178217460                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1554877410                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             757841                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      251823441                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          3893411                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        158147                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    207727778                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3831198423                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.405846                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.161863                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         3237232343     84.50%     84.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          224318965      5.86%     90.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          111587297      2.91%     93.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           68174337      1.78%     95.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4          105612595      2.76%     97.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           51928298      1.36%     99.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           15194879      0.40%     99.55% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            7597976      0.20%     99.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            9551733      0.25%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3831198423                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.404009                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         17643650                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        10915890                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           310463113                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           32915238                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              363553314                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             186728012                       # number of misc regfile writes
system.cpu0.numCycles                      3848623223                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      409187                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             2678794457                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            777627140                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             166448465                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               133379685                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             610329320                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              7961006                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1747488770                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1235532429                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1036609975                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                287923312                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1792560                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13528212                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            717092759                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               258982840                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups        492812368                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1254676402                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        479998                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             12014                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                424498701                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         11865                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  4939053362                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2400848307                       # The number of ROB writes
system.cpu0.timesIdled                         164419                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 3118                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.705161                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              164368470                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           164854525                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         12651434                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        185724775                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            280044                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         287743                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            7699                       # Number of indirect misses.
system.cpu1.branchPred.lookups              196037245                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3866                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        195456                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         12643326                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 124182433                       # Number of branches committed
system.cpu1.commit.bw_lim_events             32875317                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         597033                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      251724337                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           928915368                       # Number of instructions committed
system.cpu1.commit.committedOps             929113338                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   3788047800                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.245275                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.189872                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   3561383834     94.02%     94.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     79436831      2.10%     96.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     20296244      0.54%     96.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      9530396      0.25%     96.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      8708066      0.23%     97.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      5504142      0.15%     97.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     37053469      0.98%     98.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7     33259501      0.88%     99.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     32875317      0.87%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   3788047800                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 317854601                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              609865                       # Number of function calls committed.
system.cpu1.commit.int_insts                762135514                       # Number of committed integer instructions.
system.cpu1.commit.loads                    246878064                       # Number of loads committed
system.cpu1.commit.membars                     391535                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       391535      0.04%      0.04% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       469315190     50.51%     50.55% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            976      0.00%     50.55% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             672      0.00%     50.55% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd     118075592     12.71%     63.26% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.26% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt      36382208      3.92%     67.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult      8285609      0.89%     68.07% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     68.07% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv      12142080      1.31%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc     12119584      1.30%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      141093720     15.19%     85.87% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        456644      0.05%     85.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead    105979800     11.41%     97.32% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     24869728      2.68%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        929113338                       # Class of committed instruction
system.cpu1.commit.refs                     272399892                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  928915368                       # Number of Instructions Simulated
system.cpu1.committedOps                    929113338                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.124333                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.124333                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           3380507063                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 8124                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           143920554                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts            1279855427                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                97325991                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                265780033                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              13388774                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                17787                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             70389003                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  196037245                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 78515783                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   3730867689                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1570443                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                    1459627855                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles               26793764                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.051169                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          83126280                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         164648514                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.380989                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        3827390864                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.381442                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.982298                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              2986760766     78.04%     78.04% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               602873833     15.75%     93.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                43756555      1.14%     94.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3               131667137      3.44%     98.37% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 5790891      0.15%     98.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  636779      0.02%     98.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                43147628      1.13%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                12752830      0.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    4445      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          3827390864                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                358811078                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               315665143                       # number of floating regfile writes
system.cpu1.idleCycles                        3765382                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            14730818                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               146357977                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.401598                       # Inst execution rate
system.cpu1.iew.exec_refs                   798781349                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  27596756                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             1481309936                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            310717260                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            258909                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         17071618                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            32569797                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts         1179256822                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            771184593                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         12641831                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           1538583032                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              13046390                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            992137402                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              13388774                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles           1018875863                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     51122395                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          377977                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          230                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation       893977                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     63839196                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      7047969                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents        893977                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      6892792                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       7838026                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                830778575                       # num instructions consuming a value
system.cpu1.iew.wb_count                   1031845186                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.839453                       # average fanout of values written-back
system.cpu1.iew.wb_producers                697399860                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.269330                       # insts written-back per cycle
system.cpu1.iew.wb_sent                    1036203375                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              1591745329                       # number of integer regfile reads
system.cpu1.int_regfile_writes              546937753                       # number of integer regfile writes
system.cpu1.ipc                              0.242463                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.242463                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           394150      0.03%      0.03% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            541451483     34.90%     34.93% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 978      0.00%     34.93% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  674      0.00%     34.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd          125164079      8.07%     43.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     43.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt           47596049      3.07%     46.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult           8675904      0.56%     46.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     46.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv           12142080      0.78%     47.41% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc          13465798      0.87%     48.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     48.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     48.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     48.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     48.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     48.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     48.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     48.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     48.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     48.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     48.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     48.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     48.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     48.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     48.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     48.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     48.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     48.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     48.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     48.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     48.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     48.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     48.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     48.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     48.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     48.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     48.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     48.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     48.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     48.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     48.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     48.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     48.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     48.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     48.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     48.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     48.28% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           472029182     30.43%     78.71% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             461813      0.03%     78.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      302830386     19.52%     98.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      27012287      1.74%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            1551224863                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses              628128559                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads         1165538609                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    342383233                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes         518492871                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  188297092                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.121386                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                7468948      3.97%      3.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      3.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      8      0.00%      3.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                72065      0.04%      4.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      4.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                88987      0.05%      4.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult               52373      0.03%      4.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      4.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv             58490074     31.06%     35.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc              232453      0.12%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              89586062     47.58%     82.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   98      0.00%     82.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         32301092     17.15%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite            4932      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses            1110999246                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        5956457891                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    689461953                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        911799915                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                1178502131                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               1551224863                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             754691                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      250143484                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          3858818                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        157658                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    206284835                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   3827390864                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.405296                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.161425                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         3234479111     84.51%     84.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          224292049      5.86%     90.37% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          111459248      2.91%     93.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           68163459      1.78%     95.06% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4          104923552      2.74%     97.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           51565636      1.35%     99.15% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           15200263      0.40%     99.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            7660393      0.20%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            9647153      0.25%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     3827390864                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.404897                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         17574306                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores        10872427                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           310717260                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           32569797                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              364175656                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             187005073                       # number of misc regfile writes
system.cpu1.numCycles                      3831156246                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    17742727                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             2680103112                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            779621167                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             165234773                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               130114541                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             608455760                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              7882960                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           1747440705                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts            1235353428                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands         1036785952                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                288019719                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1814734                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              13388774                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            715384806                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               257164785                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups        492559167                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups      1254881538                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        379912                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             11665                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                424149733                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         11664                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  4935975292                       # The number of ROB reads
system.cpu1.rob.rob_writes                 2401066901                       # The number of ROB writes
system.cpu1.timesIdled                          37080                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued        131000419                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2353037                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           141419444                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage             321330188                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    211724450                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     418943111                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      8472161                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      4336695                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    139562186                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    117667115                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    279057899                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      122003810                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1924516146500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          209413128                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4294165                       # Transaction distribution
system.membus.trans_dist::WritebackClean         2481                       # Transaction distribution
system.membus.trans_dist::CleanEvict        202927282                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           313748                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           5174                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1987132                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1985530                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     209413129                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    630341769                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              630341769                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  13804499456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             13804499456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           240560                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         211719183                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               211719183    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           211719183                       # Request fanout histogram
system.membus.respLayer1.occupancy       1087135501023                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             56.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        488244279232                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              25.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1924516146500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1924516146500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1924516146500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1924516146500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1924516146500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1924516146500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1924516146500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1924516146500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1924516146500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1924516146500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                972                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          486                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    421474.279835                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   244049.948109                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          486    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        17500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value      1702000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            486                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1924311310000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    204836500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1924516146500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     78859360                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        78859360                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     78859360                       # number of overall hits
system.cpu0.icache.overall_hits::total       78859360                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       168109                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        168109                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       168109                       # number of overall misses
system.cpu0.icache.overall_misses::total       168109                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  12917228500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  12917228500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  12917228500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  12917228500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     79027469                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     79027469                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     79027469                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     79027469                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.002127                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002127                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.002127                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002127                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 76838.411388                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 76838.411388                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 76838.411388                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 76838.411388                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        11069                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              181                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    61.154696                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       152886                       # number of writebacks
system.cpu0.icache.writebacks::total           152886                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        15223                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        15223                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        15223                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        15223                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       152886                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       152886                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       152886                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       152886                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  11867598000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  11867598000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  11867598000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  11867598000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.001935                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001935                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.001935                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001935                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 77623.837369                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 77623.837369                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 77623.837369                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 77623.837369                       # average overall mshr miss latency
system.cpu0.icache.replacements                152886                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     78859360                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       78859360                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       168109                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       168109                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  12917228500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  12917228500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     79027469                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     79027469                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.002127                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002127                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 76838.411388                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 76838.411388                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        15223                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        15223                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       152886                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       152886                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  11867598000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  11867598000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.001935                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001935                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 77623.837369                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 77623.837369                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1924516146500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           79012526                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           152918                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           516.698662                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        158207824                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       158207824                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1924516146500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    144141976                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       144141976                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    144141976                       # number of overall hits
system.cpu0.dcache.overall_hits::total      144141976                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    161318662                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     161318662                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    161318662                       # number of overall misses
system.cpu0.dcache.overall_misses::total    161318662                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 12201273909614                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 12201273909614                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 12201273909614                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 12201273909614                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    305460638                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    305460638                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    305460638                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    305460638                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.528116                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.528116                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.528116                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.528116                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 75634.608906                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 75634.608906                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 75634.608906                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 75634.608906                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   2519166545                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       738031                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         52842384                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          12404                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    47.673219                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    59.499436                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     69547778                       # number of writebacks
system.cpu0.dcache.writebacks::total         69547778                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     91568284                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     91568284                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     91568284                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     91568284                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     69750378                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     69750378                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     69750378                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     69750378                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 6378693049034                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 6378693049034                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 6378693049034                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 6378693049034                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.228345                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.228345                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.228345                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.228345                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 91450.300800                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 91450.300800                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 91450.300800                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 91450.300800                       # average overall mshr miss latency
system.cpu0.dcache.replacements              69547692                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    126432893                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      126432893                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    153408085                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    153408085                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 11834979798000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 11834979798000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    279840978                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    279840978                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.548197                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.548197                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 77147.040836                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 77147.040836                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     85031284                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     85031284                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     68376801                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     68376801                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 6281369071500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 6281369071500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.244342                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.244342                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 91864.038382                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 91864.038382                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     17709083                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      17709083                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      7910577                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      7910577                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 366294111614                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 366294111614                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     25619660                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     25619660                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.308770                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.308770                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 46304.348168                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 46304.348168                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      6537000                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      6537000                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1373577                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1373577                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  97323977534                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  97323977534                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.053614                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.053614                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 70854.402435                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 70854.402435                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         5987                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5987                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1368                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1368                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     59768000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     59768000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         7355                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7355                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.185996                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.185996                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 43690.058480                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 43690.058480                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1248                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1248                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          120                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          120                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      2281000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      2281000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.016315                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.016315                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 19008.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19008.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         4405                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4405                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2252                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2252                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     11420000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     11420000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         6657                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6657                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.338291                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.338291                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5071.047957                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5071.047957                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2252                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2252                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      9171000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      9171000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.338291                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.338291                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4072.380107                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4072.380107                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       100500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       100500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        97500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        97500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         6337                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           6337                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       191098                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       191098                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   4964780500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   4964780500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       197435                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       197435                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.967903                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.967903                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 25980.284985                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 25980.284985                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       191098                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       191098                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   4773682500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   4773682500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.967903                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.967903                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 24980.284985                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 24980.284985                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1924516146500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.943922                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          214261087                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         69804566                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             3.069442                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.943922                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998248                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998248                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        681148704                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       681148704                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1924516146500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                8988                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            11150509                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                5225                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            11213163                       # number of demand (read+write) hits
system.l2.demand_hits::total                 22377885                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               8988                       # number of overall hits
system.l2.overall_hits::.cpu0.data           11150509                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               5225                       # number of overall hits
system.l2.overall_hits::.cpu1.data           11213163                       # number of overall hits
system.l2.overall_hits::total                22377885                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            143899                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          58400978                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             32834                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          58124722                       # number of demand (read+write) misses
system.l2.demand_misses::total              116702433                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           143899                       # number of overall misses
system.l2.overall_misses::.cpu0.data         58400978                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            32834                       # number of overall misses
system.l2.overall_misses::.cpu1.data         58124722                       # number of overall misses
system.l2.overall_misses::total             116702433                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  11521926999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 6119102380193                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   2739090500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 6091309685285                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     12224673082977                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  11521926999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 6119102380193                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   2739090500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 6091309685285                       # number of overall miss cycles
system.l2.overall_miss_latency::total    12224673082977                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          152887                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        69551487                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           38059                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        69337885                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            139080318                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         152887                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       69551487                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          38059                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       69337885                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           139080318                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.941211                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.839680                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.862713                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.838282                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.839101                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.941211                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.839680                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.862713                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.838282                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.839101                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80069.541824                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 104777.395683                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 83422.382287                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104797.226992                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104750.798837                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80069.541824                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 104777.395683                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 83422.382287                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104797.226992                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104750.798837                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            7653016                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    282709                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      27.070295                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  96783608                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             4294057                       # number of writebacks
system.l2.writebacks::total                   4294057                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            411                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        3153463                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            264                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data        3135080                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             6289218                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           411                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       3153463                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           264                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data       3135080                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            6289218                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       143488                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     55247515                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        32570                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     54989642                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         110413215                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       143488                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     55247515                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        32570                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     54989642                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher    106876616                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        217289831                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  10062925509                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 5384650389918                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   2400539006                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 5360166837606                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 10757280692039                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  10062925509                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 5384650389918                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   2400539006                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 5360166837606                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 8851207032263                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 19608487724302                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.938523                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.794340                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.855777                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.793068                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.793881                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.938523                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.794340                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.855777                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.793068                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.562333                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70130.781034                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 97464.119244                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 73703.991587                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 97475.936243                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 97427.474529                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70130.781034                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 97464.119244                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 73703.991587                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 97475.936243                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 82817.059180                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90241.166069                       # average overall mshr miss latency
system.l2.replacements                      323237712                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5328732                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5328732                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks          109                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total            109                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      5328841                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5328841                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000020                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000020                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks          109                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total          109                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000020                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000020                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks    125691705                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        125691705                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks         2481                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total           2481                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks    125694186                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    125694186                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000020                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000020                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks         2481                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total         2481                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000020                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000020                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher    106876616                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total      106876616                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 8851207032263                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 8851207032263                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 82817.059180                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 82817.059180                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            8539                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            9331                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                17870                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         41022                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         39984                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              81006                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    289251500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    314809500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    604061000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        49561                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        49315                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            98876                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.827707                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.810788                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.819269                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7051.131100                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  7873.386855                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7456.990840                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data         3128                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data         3417                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total            6545                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        37894                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        36567                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         74461                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    884638001                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    864050477                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   1748688478                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.764593                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.741499                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.753075                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 23345.067847                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 23629.241584                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 23484.622527                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            14                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 17                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           77                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          118                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              195                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        67000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        67000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       134000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           91                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          121                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            212                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.846154                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.975207                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.919811                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data   870.129870                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data   567.796610                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   687.179487                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           76                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          117                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          193                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1510500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      2354500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      3865000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.835165                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.966942                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.910377                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19875                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20123.931624                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20025.906736                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           335209                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           275893                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                611102                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         995630                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1003891                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1999521                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  92758334912                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  92682184455                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  185440519367                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1330839                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1279784                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2610623                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.748122                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.784422                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.765917                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 93165.468007                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 92322.955834                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92742.471505                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         7688                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         7755                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            15443                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       987942                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       996136                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1984078                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  82307660912                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  82132249459                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 164439910371                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.742345                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.778363                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.760002                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 83312.239901                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 82450.839503                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82879.760963                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          8988                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          5225                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              14213                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       143899                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        32834                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           176733                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  11521926999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   2739090500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  14261017499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       152887                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        38059                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         190946                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.941211                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.862713                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.925565                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80069.541824                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 83422.382287                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80692.442832                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          411                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          264                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           675                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       143488                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        32570                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       176058                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  10062925509                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   2400539006                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  12463464515                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.938523                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.855777                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.922030                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70130.781034                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 73703.991587                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70791.810171                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     10815300                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     10937270                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          21752570                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     57405348                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     57120831                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       114526179                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 6026344045281                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 5998627500830                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 12024971546111                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     68220648                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     68058101                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     136278749                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.841466                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.839295                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.840382                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 104978.791267                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 105016.460647                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104997.579166                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      3145775                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data      3127325                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      6273100                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     54259573                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     53993506                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    108253079                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 5302342729006                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 5278034588147                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 10580377317153                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.795354                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.793344                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.794350                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 97721.792411                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 97753.136982                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 97737.426177                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1924516146500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1924516146500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   364823696                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 323237776                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.128654                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.525565                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.018294                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        1.928960                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.008924                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.028453                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    34.489804                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.398837                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000286                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.030140                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000139                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.031695                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.538903                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             8                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            56                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.125000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2484908808                       # Number of tag accesses
system.l2.tags.data_accesses               2484908808                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1924516146500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       9183168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    3538242496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       2084480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    3521744704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   6458259264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        13529514112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      9183168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      2084480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      11267648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    274826560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       274826560                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         143487                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       55285039                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          32570                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       55027261                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher    100910301                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           211398658                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      4294165                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4294165                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4771676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1838510164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1083119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1829937728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3355783362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            7030086049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4771676                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1083119                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5854795                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      142802938                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            142802938                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      142802938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4771676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1838510164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1083119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1829937728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3355783362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           7172888987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3265875.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    143488.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  54743830.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     32570.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  54464665.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  99544960.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003856800750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       203533                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       203533                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           310422373                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3078650                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   211398659                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4296646                       # Number of write requests accepted
system.mem_ctrls.readBursts                 211398659                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4296646                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                2469146                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1030771                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           6672121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           5865608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           5393448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           4918545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           5024270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           5667382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          37813285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          33837362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          27362977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          19789264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         13792725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         11287280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          9027470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          7906381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          6750661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          7820734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            168726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            169181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            169173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            209933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            248233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            256637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            210921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            211557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            248355                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            256908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           267291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           173933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           168576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           168608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           169054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           168788                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.82                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 7893869386856                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               1044647565000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            11811297755606                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     37782.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                56532.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                178852058                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3004505                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.60                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             211398659                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4296646                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 7081849                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                12738191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                17504324                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                20286322                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                21314764                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                21337594                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                20106166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                18166323                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                15768252                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                13432744                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10               12113833                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11               11920641                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                6969183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                4150413                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                2834330                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                1812251                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                1017551                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 345960                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  24912                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   3910                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 117930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 179619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 202460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 209691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 212344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 213425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 213546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 214214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 215471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 219200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 211608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 209811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 209006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 207673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 206897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 206606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     30338828                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    447.627879                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   263.740357                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   392.110516                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      8848922     29.17%     29.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      4751919     15.66%     44.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      3168677     10.44%     55.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      2014661      6.64%     61.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      1368025      4.51%     66.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      1058795      3.49%     69.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       830017      2.74%     72.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       690579      2.28%     74.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      7607233     25.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     30338828                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       203533                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1026.513892                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    236.905799                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3319.167852                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       186825     91.79%     91.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095         6261      3.08%     94.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143         2535      1.25%     96.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191         1572      0.77%     96.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239         1308      0.64%     97.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287          918      0.45%     97.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335          730      0.36%     98.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383          634      0.31%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431          305      0.15%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479          453      0.22%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-22527          550      0.27%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-24575          420      0.21%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-26623          343      0.17%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-28671          131      0.06%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-30719          171      0.08%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767          111      0.05%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815           64      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34816-36863           38      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36864-38911           73      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38912-40959           57      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-43007           29      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::43008-45055            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        203533                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       203533                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.045919                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.042936                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.326047                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           198719     97.63%     97.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1603      0.79%     98.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2250      1.11%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              705      0.35%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              185      0.09%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               47      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               16      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        203533                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            13371488832                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               158025344                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               209015936                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             13529514176                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            274985344                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      6947.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       108.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   7030.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    142.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        55.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    54.28                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.85                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1924516226500                       # Total gap between requests
system.mem_ctrls.avgGap                       8922.38                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      9183232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   3503605120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      2084480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   3485738560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   6370877440                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    209015936                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4771709.510830025189                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1820512198.025354385376                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1083118.997879501432                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1811228534.683535814285                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3310378793.956250190735                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 108607005.651848912239                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       143488                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     55285039                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        32570                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     55027261                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher    100910301                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4296646                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   4132859459                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 3083187087572                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   1047106776                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 3069709665007                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 5653221036792                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 47887887163250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     28802.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     55768.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     32149.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     55785.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     56022.24                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11145411.37                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         114588674760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          60905340210                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        740685692880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         8464297860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     151919954160.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     870156122160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6251149920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1952971231950                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1014.785579                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   8638985344                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  64263940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1851613221156                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         102030521460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          54230512050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        751071022800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         8583564420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     151919954160.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     870068837490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       6324652800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1944229065180                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1010.243052                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8733263966                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  64263940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1851518942534                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               2686                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1344                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6650814.732143                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   9382449.360925                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1344    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     70869500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1344                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   1915577451500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   8938695000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1924516146500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     78474777                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        78474777                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     78474777                       # number of overall hits
system.cpu1.icache.overall_hits::total       78474777                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        41006                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         41006                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        41006                       # number of overall misses
system.cpu1.icache.overall_misses::total        41006                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   3085407999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   3085407999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   3085407999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   3085407999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     78515783                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     78515783                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     78515783                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     78515783                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000522                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000522                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000522                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000522                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 75242.842486                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 75242.842486                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 75242.842486                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 75242.842486                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          171                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    34.200000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        38059                       # number of writebacks
system.cpu1.icache.writebacks::total            38059                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2947                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2947                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2947                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2947                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        38059                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        38059                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        38059                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        38059                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2859544499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2859544499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2859544499                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2859544499                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000485                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000485                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000485                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000485                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 75134.514806                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 75134.514806                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 75134.514806                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 75134.514806                       # average overall mshr miss latency
system.cpu1.icache.replacements                 38059                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     78474777                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       78474777                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        41006                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        41006                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   3085407999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   3085407999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     78515783                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     78515783                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000522                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000522                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 75242.842486                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 75242.842486                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2947                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2947                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        38059                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        38059                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2859544499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2859544499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000485                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000485                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 75134.514806                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 75134.514806                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1924516146500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           78766609                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            38091                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2067.853535                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        157069625                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       157069625                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1924516146500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    143122984                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       143122984                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    143122984                       # number of overall hits
system.cpu1.dcache.overall_hits::total      143122984                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    162514282                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     162514282                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    162514282                       # number of overall misses
system.cpu1.dcache.overall_misses::total    162514282                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 12270069798320                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 12270069798320                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 12270069798320                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 12270069798320                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    305637266                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    305637266                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    305637266                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    305637266                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.531723                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.531723                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.531723                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.531723                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 75501.486068                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 75501.486068                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 75501.486068                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 75501.486068                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   2501310575                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       750062                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         52397541                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          12328                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    47.737175                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    60.842148                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     69324063                       # number of writebacks
system.cpu1.dcache.writebacks::total         69324063                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     92982031                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     92982031                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     92982031                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     92982031                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     69532251                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     69532251                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     69532251                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     69532251                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 6350743828451                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 6350743828451                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 6350743828451                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 6350743828451                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.227499                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.227499                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.227499                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.227499                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 91335.225555                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 91335.225555                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 91335.225555                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 91335.225555                       # average overall mshr miss latency
system.cpu1.dcache.replacements              69323990                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    125546579                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      125546579                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    154771742                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    154771742                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 11909886625000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 11909886625000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    280318321                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    280318321                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.552129                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.552129                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 76951.299191                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 76951.299191                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     86557812                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     86557812                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     68213930                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     68213930                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 6254436510500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 6254436510500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.243345                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.243345                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 91688.552624                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 91688.552624                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     17576405                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      17576405                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      7742540                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      7742540                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 360183173320                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 360183173320                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     25318945                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     25318945                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.305800                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.305800                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 46520.027448                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 46520.027448                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      6424219                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      6424219                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1318321                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1318321                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  96307317951                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  96307317951                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.052069                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.052069                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 73053.010573                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 73053.010573                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         6537                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         6537                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1689                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1689                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     62806000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     62806000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         8226                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8226                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.205325                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.205325                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 37185.316755                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 37185.316755                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data         1319                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1319                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          370                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          370                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3861500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3861500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.044979                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.044979                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 10436.486486                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10436.486486                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         4266                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         4266                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         2944                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2944                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     15260000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     15260000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         7210                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7210                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.408322                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.408322                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5183.423913                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5183.423913                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         2944                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2944                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     12316000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     12316000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.408322                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.408322                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4183.423913                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4183.423913                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         4004                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           4004                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       191452                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       191452                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   4975455500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   4975455500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       195456                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       195456                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.979515                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.979515                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 25988.004826                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 25988.004826                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       191451                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       191451                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   4784003500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   4784003500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.979509                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.979509                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 24988.135345                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 24988.135345                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1924516146500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.920950                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          213029705                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         69586433                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             3.061368                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.920950                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.997530                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.997530                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        681282721                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       681282721                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1924516146500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         136782068                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9622898                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    133733562                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       318943921                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        177440055                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             375                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          332853                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          5193                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         338046                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2799972                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2799972                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        190946                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    136591123                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       458659                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    209122108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       114177                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    208467329                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             418162273                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     19569408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   8902351104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4871552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   8874366016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            17801158080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       501419092                       # Total snoops (count)
system.tol2bus.snoopTraffic                 306954112                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        640615701                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.211113                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.424362                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              509710380     79.57%     79.57% # Request fanout histogram
system.tol2bus.snoop_fanout::1              126568626     19.76%     99.32% # Request fanout histogram
system.tol2bus.snoop_fanout::2                4336695      0.68%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          640615701                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       278640888819                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             14.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      104984144720                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         229573510                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy      104659198524                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          57234707                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           562837                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
