// Seed: 906870342
module module_0 (
    output tri1 id_0,
    input wire id_1,
    input supply1 id_2,
    input uwire id_3,
    output supply1 id_4,
    input wor id_5,
    output tri id_6
    , id_11,
    input tri0 id_7,
    input wor id_8,
    input wor id_9
);
  wire id_12;
  assign module_1.id_4 = 0;
  wire id_13;
endmodule
module module_1 #(
    parameter id_1 = 32'd92
) (
    input tri id_0
    , id_8,
    input supply1 _id_1,
    input supply1 id_2,
    input wand id_3,
    input supply0 id_4,
    input supply1 id_5,
    output wor id_6
);
  always_latch
  fork
  join
  wire id_9;
  assign {id_8[id_1 : !-1], id_8 - id_5} = id_0;
  module_0 modCall_1 (
      id_6,
      id_0,
      id_5,
      id_0,
      id_6,
      id_5,
      id_6,
      id_3,
      id_4,
      id_4
  );
endmodule
