Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date             : Fri Mar 17 21:13:07 2017
| Host             : DESKTOP-20RMD2G running 64-bit major release  (build 9200)
| Command          : report_power -file RAT_wrapper_power_routed.rpt -pb RAT_wrapper_power_summary_routed.pb -rpx RAT_wrapper_power_routed.rpx
| Design           : RAT_wrapper
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.109 |
| Dynamic (W)              | 0.037 |
| Device Static (W)        | 0.072 |
| Effective TJA (C/W)      | 5.0   |
| Max Ambient (C)          | 84.5  |
| Junction Temperature (C) | 25.5  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |    <0.001 |        3 |       --- |             --- |
| Slice Logic              |     0.003 |     1808 |       --- |             --- |
|   LUT as Logic           |     0.003 |      473 |     20800 |            2.27 |
|   LUT as Distributed RAM |    <0.001 |      560 |      9600 |            5.83 |
|   CARRY4                 |    <0.001 |       35 |      8150 |            0.43 |
|   F7/F8 Muxes            |    <0.001 |      353 |     32600 |            1.08 |
|   Register               |    <0.001 |      269 |     41600 |            0.65 |
|   BUFG                   |    <0.001 |        2 |        32 |            6.25 |
|   Others                 |     0.000 |       34 |       --- |             --- |
| Signals                  |     0.004 |      992 |       --- |             --- |
| Block RAM                |     0.000 |      0.5 |        50 |            1.00 |
| I/O                      |     0.029 |       42 |       106 |           39.62 |
| Static Power             |     0.072 |          |           |                 |
| Total                    |     0.109 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.018 |       0.008 |      0.010 |
| Vccaux    |       1.800 |     0.014 |       0.001 |      0.013 |
| Vcco33    |       3.300 |     0.009 |       0.008 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | CLK    |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| RAT_wrapper                 |     0.037 |
|   CPU                       |     0.005 |
|     TheALU                  |    <0.001 |
|     TheControlUnit          |    <0.001 |
|     TheFLAGS                |    <0.001 |
|     TheINTERRUPT            |    <0.001 |
|     ThePC                   |    <0.001 |
|     TheProg_ROM             |     0.003 |
|     TheREG_FILE             |     0.001 |
|       REG_reg_0_31_0_0      |    <0.001 |
|       REG_reg_0_31_1_1      |    <0.001 |
|       REG_reg_0_31_2_2      |    <0.001 |
|       REG_reg_0_31_3_3      |    <0.001 |
|       REG_reg_0_31_4_4      |    <0.001 |
|       REG_reg_0_31_5_5      |    <0.001 |
|       REG_reg_0_31_6_6      |    <0.001 |
|       REG_reg_0_31_7_7      |    <0.001 |
|     TheSCR                  |    <0.001 |
|       REG_reg_0_255_0_0     |    <0.001 |
|       REG_reg_0_255_1_1     |    <0.001 |
|       REG_reg_0_255_2_2     |    <0.001 |
|       REG_reg_0_255_3_3     |    <0.001 |
|       REG_reg_0_255_4_4     |    <0.001 |
|       REG_reg_0_255_5_5     |    <0.001 |
|       REG_reg_0_255_6_6     |    <0.001 |
|       REG_reg_0_255_7_7     |    <0.001 |
|       REG_reg_0_255_8_8     |    <0.001 |
|       REG_reg_0_255_9_9     |     0.000 |
|     TheSP                   |    <0.001 |
|   DIV                       |    <0.001 |
|   KEYBOARD                  |    <0.001 |
|     kclkdb                  |    <0.001 |
|     kdatadb                 |    <0.001 |
|   RNG                       |     0.000 |
|   SG                        |    <0.001 |
|     my_clk                  |    <0.001 |
|   VGA                       |    <0.001 |
|     frameBuffer             |    <0.001 |
|       mem_reg_0_127_0_0     |     0.000 |
|       mem_reg_0_127_1_1     |     0.000 |
|       mem_reg_0_127_2_2     |     0.000 |
|       mem_reg_0_127_3_3     |     0.000 |
|       mem_reg_0_127_4_4     |     0.000 |
|       mem_reg_0_127_5_5     |     0.000 |
|       mem_reg_0_127_6_6     |     0.000 |
|       mem_reg_0_127_7_7     |     0.000 |
|       mem_reg_1024_1151_0_0 |     0.000 |
|       mem_reg_1024_1151_1_1 |     0.000 |
|       mem_reg_1024_1151_2_2 |     0.000 |
|       mem_reg_1024_1151_3_3 |     0.000 |
|       mem_reg_1024_1151_4_4 |     0.000 |
|       mem_reg_1024_1151_5_5 |     0.000 |
|       mem_reg_1024_1151_6_6 |     0.000 |
|       mem_reg_1024_1151_7_7 |     0.000 |
|       mem_reg_1152_1279_0_0 |     0.000 |
|       mem_reg_1152_1279_1_1 |     0.000 |
|       mem_reg_1152_1279_2_2 |     0.000 |
|       mem_reg_1152_1279_3_3 |     0.000 |
|       mem_reg_1152_1279_4_4 |     0.000 |
|       mem_reg_1152_1279_5_5 |     0.000 |
|       mem_reg_1152_1279_6_6 |     0.000 |
|       mem_reg_1152_1279_7_7 |     0.000 |
|       mem_reg_1280_1407_0_0 |     0.000 |
|       mem_reg_1280_1407_1_1 |     0.000 |
|       mem_reg_1280_1407_2_2 |     0.000 |
|       mem_reg_1280_1407_3_3 |     0.000 |
|       mem_reg_1280_1407_4_4 |     0.000 |
|       mem_reg_1280_1407_5_5 |     0.000 |
|       mem_reg_1280_1407_6_6 |     0.000 |
|       mem_reg_1280_1407_7_7 |     0.000 |
|       mem_reg_128_255_0_0   |     0.000 |
|       mem_reg_128_255_1_1   |     0.000 |
|       mem_reg_128_255_2_2   |     0.000 |
|       mem_reg_128_255_3_3   |     0.000 |
|       mem_reg_128_255_4_4   |     0.000 |
|       mem_reg_128_255_5_5   |     0.000 |
|       mem_reg_128_255_6_6   |     0.000 |
|       mem_reg_128_255_7_7   |     0.000 |
|       mem_reg_1408_1535_0_0 |     0.000 |
|       mem_reg_1408_1535_1_1 |     0.000 |
|       mem_reg_1408_1535_2_2 |     0.000 |
|       mem_reg_1408_1535_3_3 |     0.000 |
|       mem_reg_1408_1535_4_4 |     0.000 |
|       mem_reg_1408_1535_5_5 |     0.000 |
|       mem_reg_1408_1535_6_6 |     0.000 |
|       mem_reg_1408_1535_7_7 |     0.000 |
|       mem_reg_1536_1663_0_0 |     0.000 |
|       mem_reg_1536_1663_1_1 |     0.000 |
|       mem_reg_1536_1663_2_2 |     0.000 |
|       mem_reg_1536_1663_3_3 |     0.000 |
|       mem_reg_1536_1663_4_4 |     0.000 |
|       mem_reg_1536_1663_5_5 |     0.000 |
|       mem_reg_1536_1663_6_6 |     0.000 |
|       mem_reg_1536_1663_7_7 |     0.000 |
|       mem_reg_1664_1791_0_0 |     0.000 |
|       mem_reg_1664_1791_1_1 |     0.000 |
|       mem_reg_1664_1791_2_2 |     0.000 |
|       mem_reg_1664_1791_3_3 |     0.000 |
|       mem_reg_1664_1791_4_4 |     0.000 |
|       mem_reg_1664_1791_5_5 |     0.000 |
|       mem_reg_1664_1791_6_6 |     0.000 |
|       mem_reg_1664_1791_7_7 |     0.000 |
|       mem_reg_1792_1919_0_0 |     0.000 |
|       mem_reg_1792_1919_1_1 |     0.000 |
|       mem_reg_1792_1919_2_2 |     0.000 |
|       mem_reg_1792_1919_3_3 |     0.000 |
|       mem_reg_1792_1919_4_4 |     0.000 |
|       mem_reg_1792_1919_5_5 |     0.000 |
|       mem_reg_1792_1919_6_6 |     0.000 |
|       mem_reg_1792_1919_7_7 |     0.000 |
|       mem_reg_1920_2047_0_0 |     0.000 |
|       mem_reg_1920_2047_1_1 |     0.000 |
|       mem_reg_1920_2047_2_2 |     0.000 |
|       mem_reg_1920_2047_3_3 |     0.000 |
|       mem_reg_1920_2047_4_4 |     0.000 |
|       mem_reg_1920_2047_5_5 |     0.000 |
|       mem_reg_1920_2047_6_6 |     0.000 |
|       mem_reg_1920_2047_7_7 |     0.000 |
|       mem_reg_256_383_0_0   |     0.000 |
|       mem_reg_256_383_1_1   |     0.000 |
|       mem_reg_256_383_2_2   |     0.000 |
|       mem_reg_256_383_3_3   |     0.000 |
|       mem_reg_256_383_4_4   |     0.000 |
|       mem_reg_256_383_5_5   |     0.000 |
|       mem_reg_256_383_6_6   |     0.000 |
|       mem_reg_256_383_7_7   |     0.000 |
|       mem_reg_384_511_0_0   |     0.000 |
|       mem_reg_384_511_1_1   |     0.000 |
|       mem_reg_384_511_2_2   |     0.000 |
|       mem_reg_384_511_3_3   |     0.000 |
|       mem_reg_384_511_4_4   |     0.000 |
|       mem_reg_384_511_5_5   |     0.000 |
|       mem_reg_384_511_6_6   |     0.000 |
|       mem_reg_384_511_7_7   |     0.000 |
|       mem_reg_512_639_0_0   |     0.000 |
|       mem_reg_512_639_1_1   |     0.000 |
|       mem_reg_512_639_2_2   |     0.000 |
|       mem_reg_512_639_3_3   |     0.000 |
|       mem_reg_512_639_4_4   |     0.000 |
|       mem_reg_512_639_5_5   |     0.000 |
|       mem_reg_512_639_6_6   |     0.000 |
|       mem_reg_512_639_7_7   |     0.000 |
|       mem_reg_640_767_0_0   |     0.000 |
|       mem_reg_640_767_1_1   |     0.000 |
|       mem_reg_640_767_2_2   |     0.000 |
|       mem_reg_640_767_3_3   |     0.000 |
|       mem_reg_640_767_4_4   |     0.000 |
|       mem_reg_640_767_5_5   |     0.000 |
|       mem_reg_640_767_6_6   |     0.000 |
|       mem_reg_640_767_7_7   |     0.000 |
|       mem_reg_768_895_0_0   |     0.000 |
|       mem_reg_768_895_1_1   |     0.000 |
|       mem_reg_768_895_2_2   |     0.000 |
|       mem_reg_768_895_3_3   |     0.000 |
|       mem_reg_768_895_4_4   |     0.000 |
|       mem_reg_768_895_5_5   |     0.000 |
|       mem_reg_768_895_6_6   |     0.000 |
|       mem_reg_768_895_7_7   |     0.000 |
|       mem_reg_896_1023_0_0  |     0.000 |
|       mem_reg_896_1023_1_1  |     0.000 |
|       mem_reg_896_1023_2_2  |     0.000 |
|       mem_reg_896_1023_3_3  |     0.000 |
|       mem_reg_896_1023_4_4  |     0.000 |
|       mem_reg_896_1023_5_5  |     0.000 |
|       mem_reg_896_1023_6_6  |     0.000 |
|       mem_reg_896_1023_7_7  |     0.000 |
|     vga_clk                 |    <0.001 |
|     vga_out                 |    <0.001 |
+-----------------------------+-----------+


