
---------- Begin Simulation Statistics ----------
final_tick                                 7069602500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59466                       # Simulator instruction rate (inst/s)
host_mem_usage                                 725100                       # Number of bytes of host memory used
host_op_rate                                    95245                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   168.16                       # Real time elapsed on the host
host_tick_rate                               42040178                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000004                       # Number of instructions simulated
sim_ops                                      16016672                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007070                       # Number of seconds simulated
sim_ticks                                  7069602500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   9860243                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8953062                       # number of cc regfile writes
system.cpu.committedInsts                    10000004                       # Number of Instructions Simulated
system.cpu.committedOps                      16016672                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.413920                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.413920                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1069097                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   574404                       # number of floating regfile writes
system.cpu.idleCycles                          132811                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               199633                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1502875                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.436846                       # Inst execution rate
system.cpu.iew.exec_refs                      4938002                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1609455                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1517130                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3950901                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                919                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              6495                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1744690                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            23792923                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3328547                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            425847                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              20315858                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   9389                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2299496                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 162740                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2312368                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            366                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        72681                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         126952                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  26248646                       # num instructions consuming a value
system.cpu.iew.wb_count                      20047991                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.576338                       # average fanout of values written-back
system.cpu.iew.wb_producers                  15128082                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.417901                       # insts written-back per cycle
system.cpu.iew.wb_sent                       20167568                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 31801488                       # number of integer regfile reads
system.cpu.int_regfile_writes                16367812                       # number of integer regfile writes
system.cpu.ipc                               0.707254                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.707254                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            229789      1.11%      1.11% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              14923192     71.95%     73.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   86      0.00%     73.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 49053      0.24%     73.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              133450      0.64%     73.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     73.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1396      0.01%     73.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     73.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     73.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     73.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     73.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     73.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 9004      0.04%     73.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     73.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                58043      0.28%     74.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     74.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                20444      0.10%     74.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              256853      1.24%     75.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               5835      0.03%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           14438      0.07%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult           7271      0.04%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3336238     16.08%     91.82% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1272945      6.14%     97.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           61394      0.30%     98.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         362271      1.75%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               20741708                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  997322                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1963859                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       928311                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            1240736                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      293200                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014136                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  151000     51.50%     51.50% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     51.50% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     51.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     51.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     51.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     51.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     51.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     51.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     51.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     51.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     51.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     51.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     51.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    162      0.06%     51.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     51.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    798      0.27%     51.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 29558     10.08%     61.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     61.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     61.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   46      0.02%     61.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     61.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     61.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     61.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     61.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     61.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     61.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     61.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     61.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     61.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     61.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     61.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     61.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     61.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     61.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     61.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     61.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     61.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     61.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     61.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     61.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     61.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     61.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     61.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     61.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     61.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     61.92% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  99576     33.96%     95.89% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 10258      3.50%     99.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               688      0.23%     99.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             1114      0.38%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               19807797                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           53854160                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     19119680                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          30328700                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   23791604                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  20741708                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1319                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         7776185                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             35011                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            116                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     14013487                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      14006395                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.480874                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.110296                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             7803465     55.71%     55.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1336143      9.54%     65.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1151943      8.22%     73.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1192886      8.52%     81.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              798672      5.70%     87.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              658283      4.70%     92.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              630961      4.50%     96.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              221184      1.58%     98.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              212858      1.52%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        14006395                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.466964                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            250728                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            92630                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3950901                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1744690                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8498373                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                         14139206                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1490                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        38389                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         85405                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           31                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        61270                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          889                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       123562                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            889                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 2881226                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2273811                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            162561                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1689769                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1619711                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             95.853990                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  223980                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           25182                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              11805                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            13377                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1774                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         7769119                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1203                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            161518                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     12953770                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.236449                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.090807                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         7685821     59.33%     59.33% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1757034     13.56%     72.90% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         1130206      8.72%     81.62% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          890175      6.87%     88.49% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          235141      1.82%     90.31% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          431880      3.33%     93.64% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          133930      1.03%     94.68% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           91507      0.71%     95.38% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          598076      4.62%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     12953770                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000004                       # Number of instructions committed
system.cpu.commit.opsCommitted               16016672                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4150461                       # Number of memory references committed
system.cpu.commit.loads                       2695202                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         334                       # Number of memory barriers committed
system.cpu.commit.branches                    1221874                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     829848                       # Number of committed floating point instructions.
system.cpu.commit.integer                    15504649                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                156974                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       177488      1.11%      1.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     11214635     70.02%     71.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           38      0.00%     71.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        40525      0.25%     71.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       128428      0.80%     72.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt         1248      0.01%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         7936      0.05%     72.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        18147      0.11%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        16320      0.10%     72.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       253856      1.58%     74.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     74.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         2037      0.01%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt         3698      0.02%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult         1849      0.01%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2669945     16.67%     90.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1117553      6.98%     97.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        25257      0.16%     97.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       337706      2.11%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     16016672                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        598076                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      3855417                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3855417                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3855417                       # number of overall hits
system.cpu.dcache.overall_hits::total         3855417                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105237                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105237                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105237                       # number of overall misses
system.cpu.dcache.overall_misses::total        105237                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5667499496                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5667499496                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5667499496                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5667499496                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3960654                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3960654                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3960654                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3960654                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.026571                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.026571                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.026571                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.026571                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 53854.628087                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53854.628087                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 53854.628087                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53854.628087                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        31599                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          228                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               908                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              25                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    34.800661                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     9.120000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        42778                       # number of writebacks
system.cpu.dcache.writebacks::total             42778                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        45505                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        45505                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        45505                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        45505                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        59732                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        59732                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        59732                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        59732                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3473227496                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3473227496                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3473227496                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3473227496                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015081                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015081                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015081                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015081                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58146.847519                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58146.847519                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58146.847519                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58146.847519                       # average overall mshr miss latency
system.cpu.dcache.replacements                  59220                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2437086                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2437086                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        68306                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         68306                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3014615500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3014615500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2505392                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2505392                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.027264                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.027264                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 44133.977981                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 44133.977981                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        45493                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        45493                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        22813                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        22813                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    857838000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    857838000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009106                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009106                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 37603.033358                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 37603.033358                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1418331                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1418331                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        36931                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        36931                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2652883996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2652883996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1455262                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1455262                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.025378                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.025378                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71833.527281                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71833.527281                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           12                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        36919                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        36919                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2615389496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2615389496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.025369                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025369                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70841.287576                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70841.287576                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7069602500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.563865                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3915149                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             59732                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             65.545252                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.563865                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995242                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995242                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          144                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          323                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7981040                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7981040                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7069602500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1542436                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               8624622                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   2813276                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                863321                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 162740                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1500561                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  2036                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               26131997                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  9279                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     3326896                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1609467                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          3200                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         16713                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7069602500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7069602500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7069602500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            1725803                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       16233170                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     2881226                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1855496                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      12108052                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  329432                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  969                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          6829                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.cacheLines                   1580184                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 42199                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           14006395                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.968128                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.117826                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  9381554     66.98%     66.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   180233      1.29%     68.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   481533      3.44%     71.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   325444      2.32%     74.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   354246      2.53%     76.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   364534      2.60%     79.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   470338      3.36%     82.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   203043      1.45%     83.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2245470     16.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             14006395                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.203776                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.148096                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      1576912                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1576912                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1576912                       # number of overall hits
system.cpu.icache.overall_hits::total         1576912                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3272                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3272                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3272                       # number of overall misses
system.cpu.icache.overall_misses::total          3272                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    200009500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    200009500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    200009500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    200009500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1580184                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1580184                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1580184                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1580184                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002071                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002071                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002071                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002071                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61127.597800                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61127.597800                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61127.597800                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61127.597800                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          302                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    27.454545                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2050                       # number of writebacks
system.cpu.icache.writebacks::total              2050                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          712                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          712                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          712                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          712                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2560                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2560                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2560                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2560                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    158476000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    158476000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    158476000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    158476000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001620                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001620                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001620                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001620                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61904.687500                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61904.687500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61904.687500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61904.687500                       # average overall mshr miss latency
system.cpu.icache.replacements                   2050                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1576912                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1576912                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3272                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3272                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    200009500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    200009500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1580184                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1580184                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002071                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002071                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61127.597800                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61127.597800                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          712                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          712                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2560                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2560                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    158476000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    158476000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001620                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001620                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61904.687500                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61904.687500                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7069602500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           503.725941                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1579472                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2560                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            616.981250                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   503.725941                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.983840                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.983840                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          510                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3162928                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3162928                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7069602500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1581400                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1535                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7069602500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7069602500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7069602500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      819710                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 1255682                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 5353                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 366                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 289421                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    9                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    724                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   7069602500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 162740                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1904764                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 4054233                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          13154                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   3260577                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               4610927                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               25313892                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 10144                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 804003                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 700849                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3079455                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              82                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            32368198                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    68696964                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 40900388                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   1247418                       # Number of floating rename lookups
system.cpu.rename.committedMaps              21428780                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 10939320                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     751                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 728                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3920956                       # count of insts added to the skid buffer
system.cpu.rob.reads                         36128953                       # The number of ROB reads
system.cpu.rob.writes                        48628629                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000004                       # Number of Instructions committed
system.cpu.thread_0.numOps                   16016672                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  464                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                14810                       # number of demand (read+write) hits
system.l2.demand_hits::total                    15274                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 464                       # number of overall hits
system.l2.overall_hits::.cpu.data               14810                       # number of overall hits
system.l2.overall_hits::total                   15274                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2094                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              44922                       # number of demand (read+write) misses
system.l2.demand_misses::total                  47016                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2094                       # number of overall misses
system.l2.overall_misses::.cpu.data             44922                       # number of overall misses
system.l2.overall_misses::total                 47016                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    149568000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3226399000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3375967000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    149568000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3226399000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3375967000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2558                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            59732                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                62290                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2558                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           59732                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               62290                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.818608                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.752059                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.754792                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.818608                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.752059                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.754792                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 71426.934097                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71822.247451                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 71804.640973                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 71426.934097                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71822.247451                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 71804.640973                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               28267                       # number of writebacks
system.l2.writebacks::total                     28267                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2094                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         44922                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             47016                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2094                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        44922                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            47016                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    128177250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2766903000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2895080250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    128177250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2766903000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2895080250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.818608                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.752059                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.754792                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.818608                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.752059                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.754792                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 61211.676218                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 61593.495392                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61576.489918                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 61211.676218                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 61593.495392                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61576.489918                       # average overall mshr miss latency
system.l2.replacements                          39277                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        42778                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            42778                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        42778                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        42778                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2047                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2047                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2047                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2047                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              1129                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1129                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           35791                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               35791                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2547952500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2547952500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         36920                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             36920                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.969420                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.969420                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 71189.754408                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71189.754408                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        35791                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          35791                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2181586000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2181586000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.969420                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.969420                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 60953.479925                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 60953.479925                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            464                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                464                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2094                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2094                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    149568000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    149568000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2558                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2558                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.818608                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.818608                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 71426.934097                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71426.934097                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2094                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2094                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    128177250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    128177250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.818608                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.818608                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 61211.676218                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 61211.676218                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         13681                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             13681                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         9131                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9131                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    678446500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    678446500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        22812                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         22812                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.400272                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.400272                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74301.445625                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74301.445625                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9131                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9131                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    585317000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    585317000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.400272                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.400272                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64102.179389                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64102.179389                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   7069602500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7755.175825                       # Cycle average of tags in use
system.l2.tags.total_refs                      123529                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     47469                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.602309                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      58.802472                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       258.835614                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7437.537738                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.007178                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.031596                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.907903                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.946677                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           78                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8106                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1035709                       # Number of tag accesses
system.l2.tags.data_accesses                  1035709                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7069602500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     28267.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2094.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     44917.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001731609500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1755                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1755                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              121998                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              26525                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       47016                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      28267                       # Number of write requests accepted
system.mem_ctrls.readBursts                     47016                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    28267                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      5                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.31                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 47016                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                28267                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   43949                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2284                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     645                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1755                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.782906                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.169215                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    166.373123                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1745     99.43%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            9      0.51%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-6911            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1755                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1755                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.092877                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.087092                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.450428                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1681     95.78%     95.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               59      3.36%     99.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               15      0.85%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1755                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3009024                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1809088                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    425.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    255.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    7054748500                       # Total gap between requests
system.mem_ctrls.avgGap                      93709.72                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       134016                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2874688                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1807552                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 18956652.796249859035                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 406626539.469510495663                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 255679438.836907744408                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2094                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        44922                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        28267                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     59074000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1284521250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 156573992250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28211.08                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28594.48                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   5539108.93                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       134016                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2875008                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3009024                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       134016                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       134016                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1809088                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1809088                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2094                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        44922                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          47016                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        28267                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         28267                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     18956653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    406671804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        425628456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     18956653                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     18956653                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    255896707                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       255896707                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    255896707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     18956653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    406671804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       681525164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                47011                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               28243                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3264                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3155                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2985                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3005                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2977                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3067                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3069                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2845                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2911                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2794                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2892                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2885                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2909                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2710                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2863                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2680                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1855                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2034                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1876                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1859                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1826                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1637                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1732                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1721                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1790                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1762                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1806                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1692                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1807                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1661                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1682                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1503                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               462139000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             235055000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1343595250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9830.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28580.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               40014                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              25659                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            85.12                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.85                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         9581                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   502.688237                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   293.836386                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   414.999885                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         2679     27.96%     27.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1389     14.50%     42.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          758      7.91%     50.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          409      4.27%     54.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          432      4.51%     59.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          309      3.23%     62.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          267      2.79%     65.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          239      2.49%     67.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3099     32.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         9581                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3008704                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1807552                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              425.583192                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              255.679439                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.32                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               87.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   7069602500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        35650020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        18948435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      173980380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      75898800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 557478480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1627446900                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1344245760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    3833648775                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   542.272182                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3464668000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    235820000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3369114500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        32758320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        17411460                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      161678160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      71529660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 557478480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1623890670                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1347240480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    3811987230                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   539.208142                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   3474067750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    235820000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3359714750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   7069602500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11225                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        28267                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10122                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35791                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35791                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11225                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       132421                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       132421                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 132421                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4818112                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      4818112                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4818112                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             47016                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   47016    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               47016                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   7069602500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            49618250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           58770000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             25372                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        71045                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2050                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           27452                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            36920                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           36920                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2560                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        22812                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7168                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       178684                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                185852                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       294912                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      6560640                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                6855552                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           39279                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1809216                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           101569                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.009058                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.094741                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 100649     99.09%     99.09% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    920      0.91%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             101569                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   7069602500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          106609000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3840998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          89598000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
