Vivado Simulator 2020.2
Time resolution is 1 ps
$stop called at time : 640 ns : File "E:/Project_Lib/VIVADO/Train/CLA-8bit_211115/CLA-8bit_211115.srcs/sim_1/new/module add_ahead_gene_vlg_tst.v" Line 19
