#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x27fd5f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x27fd780 .scope module, "tb" "tb" 3 38;
 .timescale -12 -12;
L_0x27eebd0 .functor NOT 1, L_0x282ae90, C4<0>, C4<0>, C4<0>;
L_0x27ed2d0 .functor XOR 1, L_0x282aa80, L_0x282ab20, C4<0>, C4<0>;
L_0x2801880 .functor XOR 1, L_0x27ed2d0, L_0x282ace0, C4<0>, C4<0>;
v0x28296e0_0 .net "L", 0 0, v0x27ed3a0_0;  1 drivers
v0x2829830_0 .net "Q_dut", 0 0, v0x2828f50_0;  1 drivers
v0x28298f0_0 .net "Q_ref", 0 0, v0x27f4230_0;  1 drivers
v0x28299c0_0 .net *"_ivl_10", 0 0, L_0x282ace0;  1 drivers
v0x2829a60_0 .net *"_ivl_12", 0 0, L_0x2801880;  1 drivers
v0x2829b00_0 .net *"_ivl_2", 0 0, L_0x282a990;  1 drivers
v0x2829be0_0 .net *"_ivl_4", 0 0, L_0x282aa80;  1 drivers
v0x2829cc0_0 .net *"_ivl_6", 0 0, L_0x282ab20;  1 drivers
v0x2829da0_0 .net *"_ivl_8", 0 0, L_0x27ed2d0;  1 drivers
v0x2829f10_0 .var "clk", 0 0;
v0x2829fb0_0 .net "q_in", 0 0, v0x2827820_0;  1 drivers
v0x282a0e0_0 .net "r_in", 0 0, v0x28278f0_0;  1 drivers
v0x282a210_0 .var/2u "stats1", 159 0;
v0x282a2f0_0 .var/2u "strobe", 0 0;
v0x282a3b0_0 .net "tb_match", 0 0, L_0x282ae90;  1 drivers
v0x282a470_0 .net "tb_mismatch", 0 0, L_0x27eebd0;  1 drivers
L_0x282a990 .concat [ 1 0 0 0], v0x27f4230_0;
L_0x282aa80 .concat [ 1 0 0 0], v0x27f4230_0;
L_0x282ab20 .concat [ 1 0 0 0], v0x2828f50_0;
L_0x282ace0 .concat [ 1 0 0 0], v0x27f4230_0;
L_0x282ae90 .cmp/eeq 1, L_0x282a990, L_0x2801880;
S_0x27fd910 .scope module, "good1" "reference_module" 3 81, 3 7 0, S_0x27fd780;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "L";
    .port_info 2 /INPUT 1 "q_in";
    .port_info 3 /INPUT 1 "r_in";
    .port_info 4 /OUTPUT 1 "Q";
v0x27f4190_0 .net "L", 0 0, v0x27ed3a0_0;  alias, 1 drivers
v0x27f4230_0 .var "Q", 0 0;
v0x27f09f0_0 .net "clk", 0 0, v0x2829f10_0;  1 drivers
v0x27eece0_0 .net "q_in", 0 0, v0x2827820_0;  alias, 1 drivers
v0x27ee3c0_0 .net "r_in", 0 0, v0x28278f0_0;  alias, 1 drivers
E_0x27fb830 .event posedge, v0x27f09f0_0;
S_0x2827540 .scope module, "stim1" "stimulus_gen" 3 75, 3 21 0, S_0x27fd780;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "L";
    .port_info 2 /OUTPUT 1 "r_in";
    .port_info 3 /OUTPUT 1 "q_in";
v0x27ed3a0_0 .var "L", 0 0;
v0x2827780_0 .net "clk", 0 0, v0x2829f10_0;  alias, 1 drivers
v0x2827820_0 .var "q_in", 0 0;
v0x28278f0_0 .var "r_in", 0 0;
E_0x27fbaf0/0 .event negedge, v0x27f09f0_0;
E_0x27fbaf0/1 .event posedge, v0x27f09f0_0;
E_0x27fbaf0 .event/or E_0x27fbaf0/0, E_0x27fbaf0/1;
S_0x28279f0 .scope module, "top_module1" "top_module" 3 88, 4 1 0, S_0x27fd780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "L";
    .port_info 2 /INPUT 1 "q_in";
    .port_info 3 /INPUT 1 "r_in";
    .port_info 4 /OUTPUT 1 "Q";
v0x2828e90_0 .net "L", 0 0, v0x27ed3a0_0;  alias, 1 drivers
v0x2828f50_0 .var "Q", 0 0;
v0x2829010_0 .net "clk", 0 0, v0x2829f10_0;  alias, 1 drivers
v0x2829140_0 .net "q", 2 0, L_0x282a870;  1 drivers
v0x2829200_0 .net "q_in", 0 0, v0x2827820_0;  alias, 1 drivers
v0x28292a0_0 .var "r", 2 0;
v0x2829380_0 .net "r_in", 0 0, v0x28278f0_0;  alias, 1 drivers
L_0x282a580 .part L_0x282a870, 2, 1;
L_0x282a780 .part L_0x282a870, 1, 1;
L_0x282a870 .concat8 [ 1 1 1 0], v0x2827fa0_0, v0x2828470_0, L_0x282a6e0;
S_0x2827cb0 .scope module, "U1" "flipflop" 4 13, 4 43 0, S_0x28279f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /OUTPUT 1 "Q";
v0x2827e90_0 .net "D", 0 0, v0x2827820_0;  alias, 1 drivers
v0x2827fa0_0 .var "Q", 0 0;
v0x2828060_0 .net "clk", 0 0, v0x2829f10_0;  alias, 1 drivers
S_0x28281b0 .scope module, "U2" "flipflop" 4 19, 4 43 0, S_0x28279f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /OUTPUT 1 "Q";
v0x2828390_0 .net "D", 0 0, L_0x282a580;  1 drivers
v0x2828470_0 .var "Q", 0 0;
v0x2828530_0 .net "clk", 0 0, v0x2829f10_0;  alias, 1 drivers
S_0x2828630 .scope module, "U3" "multiplexer" 4 25, 4 54 0, S_0x28279f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /OUTPUT 1 "Z";
L_0x7f5e66e70018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x27ee2b0 .functor XNOR 1, v0x27ed3a0_0, L_0x7f5e66e70018, C4<0>, C4<0>;
v0x2828900_0 .net "A", 0 0, L_0x282a780;  1 drivers
v0x28289a0_0 .net "B", 0 0, v0x28278f0_0;  alias, 1 drivers
v0x2828ab0_0 .net "S", 0 0, v0x27ed3a0_0;  alias, 1 drivers
v0x2828ba0_0 .net "Z", 0 0, L_0x282a6e0;  1 drivers
v0x2828c40_0 .net/2u *"_ivl_0", 0 0, L_0x7f5e66e70018;  1 drivers
v0x2828d50_0 .net *"_ivl_2", 0 0, L_0x27ee2b0;  1 drivers
L_0x282a6e0 .functor MUXZ 1, v0x28278f0_0, L_0x282a780, L_0x27ee2b0, C4<>;
S_0x28294c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 97, 3 97 0, S_0x27fd780;
 .timescale -12 -12;
E_0x27fb5a0 .event anyedge, v0x282a2f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x282a2f0_0;
    %nor/r;
    %assign/vec4 v0x282a2f0_0, 0;
    %wait E_0x27fb5a0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2827540;
T_1 ;
    %wait E_0x27fbaf0;
    %vpi_func 3 29 "$random" 32 {0 0 0};
    %pushi/vec4 8, 0, 32;
    %mod/s;
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x2827820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28278f0_0, 0;
    %assign/vec4 v0x27ed3a0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x2827540;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27fb830;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 33 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x27fd910;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27f4230_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x27fd910;
T_4 ;
    %wait E_0x27fb830;
    %load/vec4 v0x27f4190_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.0, 8;
    %load/vec4 v0x27ee3c0_0;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %load/vec4 v0x27eece0_0;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %assign/vec4 v0x27f4230_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x2827cb0;
T_5 ;
    %wait E_0x27fb830;
    %load/vec4 v0x2827e90_0;
    %assign/vec4 v0x2827fa0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x28281b0;
T_6 ;
    %wait E_0x27fb830;
    %load/vec4 v0x2828390_0;
    %assign/vec4 v0x2828470_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x28279f0;
T_7 ;
    %wait E_0x27fb830;
    %load/vec4 v0x2828e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x2829380_0;
    %pad/u 3;
    %assign/vec4 v0x28292a0_0, 0;
    %load/vec4 v0x2829200_0;
    %assign/vec4 v0x2828f50_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x2829140_0;
    %parti/s 1, 1, 2;
    %pad/u 3;
    %load/vec4 v0x2829140_0;
    %parti/s 1, 2, 3;
    %pad/u 3;
    %xor;
    %assign/vec4 v0x28292a0_0, 0;
    %load/vec4 v0x2829140_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0x2828f50_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x27fd780;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2829f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x282a2f0_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x27fd780;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x2829f10_0;
    %inv;
    %store/vec4 v0x2829f10_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x27fd780;
T_10 ;
    %vpi_call/w 3 67 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 68 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2827780_0, v0x282a470_0, v0x2829f10_0, v0x28296e0_0, v0x2829fb0_0, v0x282a0e0_0, v0x28298f0_0, v0x2829830_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x27fd780;
T_11 ;
    %load/vec4 v0x282a210_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x282a210_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x282a210_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has no mismatches.", "Q" {0 0 0};
T_11.1 ;
    %load/vec4 v0x282a210_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x282a210_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 109 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 110 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x282a210_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x282a210_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 111 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x27fd780;
T_12 ;
    %wait E_0x27fbaf0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x282a210_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x282a210_0, 4, 32;
    %load/vec4 v0x282a3b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x282a210_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 122 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x282a210_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x282a210_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x282a210_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x28298f0_0;
    %load/vec4 v0x28298f0_0;
    %load/vec4 v0x2829830_0;
    %xor;
    %load/vec4 v0x28298f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x282a210_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 126 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x282a210_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x282a210_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x282a210_0, 4, 32;
T_12.4 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mt2015_muxdff/mt2015_muxdff_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth5/human/mt2015_muxdff/iter1/response4/top_module.sv";
