
MainController.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a2bc  080001d8  080001d8  000011d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000060  0800a494  0800a494  0000b494  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a4f4  0800a4f4  0000c218  2**0
                  CONTENTS
  4 .ARM          00000008  0800a4f4  0800a4f4  0000b4f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a4fc  0800a4fc  0000c218  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a4fc  0800a4fc  0000b4fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a500  0800a500  0000b500  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000218  20000000  0800a504  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000112c  20000218  0800a71c  0000c218  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20001344  0800a71c  0000c344  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c218  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017bcd  00000000  00000000  0000c248  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002e76  00000000  00000000  00023e15  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001298  00000000  00000000  00026c90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e98  00000000  00000000  00027f28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027141  00000000  00000000  00028dc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016fb9  00000000  00000000  0004ff01  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fea9e  00000000  00000000  00066eba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00165958  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005084  00000000  00000000  0016599c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000a2  00000000  00000000  0016aa20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000218 	.word	0x20000218
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800a47c 	.word	0x0800a47c

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	2000021c 	.word	0x2000021c
 8000214:	0800a47c 	.word	0x0800a47c

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	@ 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__aeabi_d2iz>:
 80009b4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009b8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80009bc:	d215      	bcs.n	80009ea <__aeabi_d2iz+0x36>
 80009be:	d511      	bpl.n	80009e4 <__aeabi_d2iz+0x30>
 80009c0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80009c4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80009c8:	d912      	bls.n	80009f0 <__aeabi_d2iz+0x3c>
 80009ca:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009ce:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80009d2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80009d6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80009da:	fa23 f002 	lsr.w	r0, r3, r2
 80009de:	bf18      	it	ne
 80009e0:	4240      	negne	r0, r0
 80009e2:	4770      	bx	lr
 80009e4:	f04f 0000 	mov.w	r0, #0
 80009e8:	4770      	bx	lr
 80009ea:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009ee:	d105      	bne.n	80009fc <__aeabi_d2iz+0x48>
 80009f0:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 80009f4:	bf08      	it	eq
 80009f6:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 80009fa:	4770      	bx	lr
 80009fc:	f04f 0000 	mov.w	r0, #0
 8000a00:	4770      	bx	lr
 8000a02:	bf00      	nop

08000a04 <__aeabi_d2uiz>:
 8000a04:	004a      	lsls	r2, r1, #1
 8000a06:	d211      	bcs.n	8000a2c <__aeabi_d2uiz+0x28>
 8000a08:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a0c:	d211      	bcs.n	8000a32 <__aeabi_d2uiz+0x2e>
 8000a0e:	d50d      	bpl.n	8000a2c <__aeabi_d2uiz+0x28>
 8000a10:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a14:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a18:	d40e      	bmi.n	8000a38 <__aeabi_d2uiz+0x34>
 8000a1a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a1e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a22:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a26:	fa23 f002 	lsr.w	r0, r3, r2
 8000a2a:	4770      	bx	lr
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a36:	d102      	bne.n	8000a3e <__aeabi_d2uiz+0x3a>
 8000a38:	f04f 30ff 	mov.w	r0, #4294967295
 8000a3c:	4770      	bx	lr
 8000a3e:	f04f 0000 	mov.w	r0, #0
 8000a42:	4770      	bx	lr

08000a44 <__aeabi_d2f>:
 8000a44:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a48:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a4c:	bf24      	itt	cs
 8000a4e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a52:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a56:	d90d      	bls.n	8000a74 <__aeabi_d2f+0x30>
 8000a58:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a5c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a60:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a64:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a68:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a6c:	bf08      	it	eq
 8000a6e:	f020 0001 	biceq.w	r0, r0, #1
 8000a72:	4770      	bx	lr
 8000a74:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a78:	d121      	bne.n	8000abe <__aeabi_d2f+0x7a>
 8000a7a:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a7e:	bfbc      	itt	lt
 8000a80:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a84:	4770      	bxlt	lr
 8000a86:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a8a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a8e:	f1c2 0218 	rsb	r2, r2, #24
 8000a92:	f1c2 0c20 	rsb	ip, r2, #32
 8000a96:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a9a:	fa20 f002 	lsr.w	r0, r0, r2
 8000a9e:	bf18      	it	ne
 8000aa0:	f040 0001 	orrne.w	r0, r0, #1
 8000aa4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000aac:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ab0:	ea40 000c 	orr.w	r0, r0, ip
 8000ab4:	fa23 f302 	lsr.w	r3, r3, r2
 8000ab8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000abc:	e7cc      	b.n	8000a58 <__aeabi_d2f+0x14>
 8000abe:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ac2:	d107      	bne.n	8000ad4 <__aeabi_d2f+0x90>
 8000ac4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ac8:	bf1e      	ittt	ne
 8000aca:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ace:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000ad2:	4770      	bxne	lr
 8000ad4:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ad8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000adc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ae0:	4770      	bx	lr
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_frsub>:
 8000ae4:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000ae8:	e002      	b.n	8000af0 <__addsf3>
 8000aea:	bf00      	nop

08000aec <__aeabi_fsub>:
 8000aec:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000af0 <__addsf3>:
 8000af0:	0042      	lsls	r2, r0, #1
 8000af2:	bf1f      	itttt	ne
 8000af4:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000af8:	ea92 0f03 	teqne	r2, r3
 8000afc:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b00:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b04:	d06a      	beq.n	8000bdc <__addsf3+0xec>
 8000b06:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b0a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b0e:	bfc1      	itttt	gt
 8000b10:	18d2      	addgt	r2, r2, r3
 8000b12:	4041      	eorgt	r1, r0
 8000b14:	4048      	eorgt	r0, r1
 8000b16:	4041      	eorgt	r1, r0
 8000b18:	bfb8      	it	lt
 8000b1a:	425b      	neglt	r3, r3
 8000b1c:	2b19      	cmp	r3, #25
 8000b1e:	bf88      	it	hi
 8000b20:	4770      	bxhi	lr
 8000b22:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b26:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b2a:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b2e:	bf18      	it	ne
 8000b30:	4240      	negne	r0, r0
 8000b32:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b36:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b3a:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b3e:	bf18      	it	ne
 8000b40:	4249      	negne	r1, r1
 8000b42:	ea92 0f03 	teq	r2, r3
 8000b46:	d03f      	beq.n	8000bc8 <__addsf3+0xd8>
 8000b48:	f1a2 0201 	sub.w	r2, r2, #1
 8000b4c:	fa41 fc03 	asr.w	ip, r1, r3
 8000b50:	eb10 000c 	adds.w	r0, r0, ip
 8000b54:	f1c3 0320 	rsb	r3, r3, #32
 8000b58:	fa01 f103 	lsl.w	r1, r1, r3
 8000b5c:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b60:	d502      	bpl.n	8000b68 <__addsf3+0x78>
 8000b62:	4249      	negs	r1, r1
 8000b64:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b68:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b6c:	d313      	bcc.n	8000b96 <__addsf3+0xa6>
 8000b6e:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b72:	d306      	bcc.n	8000b82 <__addsf3+0x92>
 8000b74:	0840      	lsrs	r0, r0, #1
 8000b76:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b7a:	f102 0201 	add.w	r2, r2, #1
 8000b7e:	2afe      	cmp	r2, #254	@ 0xfe
 8000b80:	d251      	bcs.n	8000c26 <__addsf3+0x136>
 8000b82:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b86:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b8a:	bf08      	it	eq
 8000b8c:	f020 0001 	biceq.w	r0, r0, #1
 8000b90:	ea40 0003 	orr.w	r0, r0, r3
 8000b94:	4770      	bx	lr
 8000b96:	0049      	lsls	r1, r1, #1
 8000b98:	eb40 0000 	adc.w	r0, r0, r0
 8000b9c:	3a01      	subs	r2, #1
 8000b9e:	bf28      	it	cs
 8000ba0:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000ba4:	d2ed      	bcs.n	8000b82 <__addsf3+0x92>
 8000ba6:	fab0 fc80 	clz	ip, r0
 8000baa:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bae:	ebb2 020c 	subs.w	r2, r2, ip
 8000bb2:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bb6:	bfaa      	itet	ge
 8000bb8:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000bbc:	4252      	neglt	r2, r2
 8000bbe:	4318      	orrge	r0, r3
 8000bc0:	bfbc      	itt	lt
 8000bc2:	40d0      	lsrlt	r0, r2
 8000bc4:	4318      	orrlt	r0, r3
 8000bc6:	4770      	bx	lr
 8000bc8:	f092 0f00 	teq	r2, #0
 8000bcc:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000bd0:	bf06      	itte	eq
 8000bd2:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000bd6:	3201      	addeq	r2, #1
 8000bd8:	3b01      	subne	r3, #1
 8000bda:	e7b5      	b.n	8000b48 <__addsf3+0x58>
 8000bdc:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000be0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000be4:	bf18      	it	ne
 8000be6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bea:	d021      	beq.n	8000c30 <__addsf3+0x140>
 8000bec:	ea92 0f03 	teq	r2, r3
 8000bf0:	d004      	beq.n	8000bfc <__addsf3+0x10c>
 8000bf2:	f092 0f00 	teq	r2, #0
 8000bf6:	bf08      	it	eq
 8000bf8:	4608      	moveq	r0, r1
 8000bfa:	4770      	bx	lr
 8000bfc:	ea90 0f01 	teq	r0, r1
 8000c00:	bf1c      	itt	ne
 8000c02:	2000      	movne	r0, #0
 8000c04:	4770      	bxne	lr
 8000c06:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c0a:	d104      	bne.n	8000c16 <__addsf3+0x126>
 8000c0c:	0040      	lsls	r0, r0, #1
 8000c0e:	bf28      	it	cs
 8000c10:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c14:	4770      	bx	lr
 8000c16:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c1a:	bf3c      	itt	cc
 8000c1c:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c20:	4770      	bxcc	lr
 8000c22:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c26:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c2a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c2e:	4770      	bx	lr
 8000c30:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c34:	bf16      	itet	ne
 8000c36:	4608      	movne	r0, r1
 8000c38:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c3c:	4601      	movne	r1, r0
 8000c3e:	0242      	lsls	r2, r0, #9
 8000c40:	bf06      	itte	eq
 8000c42:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c46:	ea90 0f01 	teqeq	r0, r1
 8000c4a:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000c4e:	4770      	bx	lr

08000c50 <__aeabi_ui2f>:
 8000c50:	f04f 0300 	mov.w	r3, #0
 8000c54:	e004      	b.n	8000c60 <__aeabi_i2f+0x8>
 8000c56:	bf00      	nop

08000c58 <__aeabi_i2f>:
 8000c58:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000c5c:	bf48      	it	mi
 8000c5e:	4240      	negmi	r0, r0
 8000c60:	ea5f 0c00 	movs.w	ip, r0
 8000c64:	bf08      	it	eq
 8000c66:	4770      	bxeq	lr
 8000c68:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c6c:	4601      	mov	r1, r0
 8000c6e:	f04f 0000 	mov.w	r0, #0
 8000c72:	e01c      	b.n	8000cae <__aeabi_l2f+0x2a>

08000c74 <__aeabi_ul2f>:
 8000c74:	ea50 0201 	orrs.w	r2, r0, r1
 8000c78:	bf08      	it	eq
 8000c7a:	4770      	bxeq	lr
 8000c7c:	f04f 0300 	mov.w	r3, #0
 8000c80:	e00a      	b.n	8000c98 <__aeabi_l2f+0x14>
 8000c82:	bf00      	nop

08000c84 <__aeabi_l2f>:
 8000c84:	ea50 0201 	orrs.w	r2, r0, r1
 8000c88:	bf08      	it	eq
 8000c8a:	4770      	bxeq	lr
 8000c8c:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c90:	d502      	bpl.n	8000c98 <__aeabi_l2f+0x14>
 8000c92:	4240      	negs	r0, r0
 8000c94:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c98:	ea5f 0c01 	movs.w	ip, r1
 8000c9c:	bf02      	ittt	eq
 8000c9e:	4684      	moveq	ip, r0
 8000ca0:	4601      	moveq	r1, r0
 8000ca2:	2000      	moveq	r0, #0
 8000ca4:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000ca8:	bf08      	it	eq
 8000caa:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000cae:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000cb2:	fabc f28c 	clz	r2, ip
 8000cb6:	3a08      	subs	r2, #8
 8000cb8:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000cbc:	db10      	blt.n	8000ce0 <__aeabi_l2f+0x5c>
 8000cbe:	fa01 fc02 	lsl.w	ip, r1, r2
 8000cc2:	4463      	add	r3, ip
 8000cc4:	fa00 fc02 	lsl.w	ip, r0, r2
 8000cc8:	f1c2 0220 	rsb	r2, r2, #32
 8000ccc:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000cd0:	fa20 f202 	lsr.w	r2, r0, r2
 8000cd4:	eb43 0002 	adc.w	r0, r3, r2
 8000cd8:	bf08      	it	eq
 8000cda:	f020 0001 	biceq.w	r0, r0, #1
 8000cde:	4770      	bx	lr
 8000ce0:	f102 0220 	add.w	r2, r2, #32
 8000ce4:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ce8:	f1c2 0220 	rsb	r2, r2, #32
 8000cec:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000cf0:	fa21 f202 	lsr.w	r2, r1, r2
 8000cf4:	eb43 0002 	adc.w	r0, r3, r2
 8000cf8:	bf08      	it	eq
 8000cfa:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000cfe:	4770      	bx	lr

08000d00 <__aeabi_uldivmod>:
 8000d00:	b953      	cbnz	r3, 8000d18 <__aeabi_uldivmod+0x18>
 8000d02:	b94a      	cbnz	r2, 8000d18 <__aeabi_uldivmod+0x18>
 8000d04:	2900      	cmp	r1, #0
 8000d06:	bf08      	it	eq
 8000d08:	2800      	cmpeq	r0, #0
 8000d0a:	bf1c      	itt	ne
 8000d0c:	f04f 31ff 	movne.w	r1, #4294967295
 8000d10:	f04f 30ff 	movne.w	r0, #4294967295
 8000d14:	f000 b96a 	b.w	8000fec <__aeabi_idiv0>
 8000d18:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d1c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d20:	f000 f806 	bl	8000d30 <__udivmoddi4>
 8000d24:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d28:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d2c:	b004      	add	sp, #16
 8000d2e:	4770      	bx	lr

08000d30 <__udivmoddi4>:
 8000d30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d34:	9d08      	ldr	r5, [sp, #32]
 8000d36:	460c      	mov	r4, r1
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d14e      	bne.n	8000dda <__udivmoddi4+0xaa>
 8000d3c:	4694      	mov	ip, r2
 8000d3e:	458c      	cmp	ip, r1
 8000d40:	4686      	mov	lr, r0
 8000d42:	fab2 f282 	clz	r2, r2
 8000d46:	d962      	bls.n	8000e0e <__udivmoddi4+0xde>
 8000d48:	b14a      	cbz	r2, 8000d5e <__udivmoddi4+0x2e>
 8000d4a:	f1c2 0320 	rsb	r3, r2, #32
 8000d4e:	4091      	lsls	r1, r2
 8000d50:	fa20 f303 	lsr.w	r3, r0, r3
 8000d54:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d58:	4319      	orrs	r1, r3
 8000d5a:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d5e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d62:	fa1f f68c 	uxth.w	r6, ip
 8000d66:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d6a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d6e:	fb07 1114 	mls	r1, r7, r4, r1
 8000d72:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d76:	fb04 f106 	mul.w	r1, r4, r6
 8000d7a:	4299      	cmp	r1, r3
 8000d7c:	d90a      	bls.n	8000d94 <__udivmoddi4+0x64>
 8000d7e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d82:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d86:	f080 8112 	bcs.w	8000fae <__udivmoddi4+0x27e>
 8000d8a:	4299      	cmp	r1, r3
 8000d8c:	f240 810f 	bls.w	8000fae <__udivmoddi4+0x27e>
 8000d90:	3c02      	subs	r4, #2
 8000d92:	4463      	add	r3, ip
 8000d94:	1a59      	subs	r1, r3, r1
 8000d96:	fa1f f38e 	uxth.w	r3, lr
 8000d9a:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d9e:	fb07 1110 	mls	r1, r7, r0, r1
 8000da2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000da6:	fb00 f606 	mul.w	r6, r0, r6
 8000daa:	429e      	cmp	r6, r3
 8000dac:	d90a      	bls.n	8000dc4 <__udivmoddi4+0x94>
 8000dae:	eb1c 0303 	adds.w	r3, ip, r3
 8000db2:	f100 31ff 	add.w	r1, r0, #4294967295
 8000db6:	f080 80fc 	bcs.w	8000fb2 <__udivmoddi4+0x282>
 8000dba:	429e      	cmp	r6, r3
 8000dbc:	f240 80f9 	bls.w	8000fb2 <__udivmoddi4+0x282>
 8000dc0:	4463      	add	r3, ip
 8000dc2:	3802      	subs	r0, #2
 8000dc4:	1b9b      	subs	r3, r3, r6
 8000dc6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dca:	2100      	movs	r1, #0
 8000dcc:	b11d      	cbz	r5, 8000dd6 <__udivmoddi4+0xa6>
 8000dce:	40d3      	lsrs	r3, r2
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d905      	bls.n	8000dea <__udivmoddi4+0xba>
 8000dde:	b10d      	cbz	r5, 8000de4 <__udivmoddi4+0xb4>
 8000de0:	e9c5 0100 	strd	r0, r1, [r5]
 8000de4:	2100      	movs	r1, #0
 8000de6:	4608      	mov	r0, r1
 8000de8:	e7f5      	b.n	8000dd6 <__udivmoddi4+0xa6>
 8000dea:	fab3 f183 	clz	r1, r3
 8000dee:	2900      	cmp	r1, #0
 8000df0:	d146      	bne.n	8000e80 <__udivmoddi4+0x150>
 8000df2:	42a3      	cmp	r3, r4
 8000df4:	d302      	bcc.n	8000dfc <__udivmoddi4+0xcc>
 8000df6:	4290      	cmp	r0, r2
 8000df8:	f0c0 80f0 	bcc.w	8000fdc <__udivmoddi4+0x2ac>
 8000dfc:	1a86      	subs	r6, r0, r2
 8000dfe:	eb64 0303 	sbc.w	r3, r4, r3
 8000e02:	2001      	movs	r0, #1
 8000e04:	2d00      	cmp	r5, #0
 8000e06:	d0e6      	beq.n	8000dd6 <__udivmoddi4+0xa6>
 8000e08:	e9c5 6300 	strd	r6, r3, [r5]
 8000e0c:	e7e3      	b.n	8000dd6 <__udivmoddi4+0xa6>
 8000e0e:	2a00      	cmp	r2, #0
 8000e10:	f040 8090 	bne.w	8000f34 <__udivmoddi4+0x204>
 8000e14:	eba1 040c 	sub.w	r4, r1, ip
 8000e18:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e1c:	fa1f f78c 	uxth.w	r7, ip
 8000e20:	2101      	movs	r1, #1
 8000e22:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e26:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e2a:	fb08 4416 	mls	r4, r8, r6, r4
 8000e2e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e32:	fb07 f006 	mul.w	r0, r7, r6
 8000e36:	4298      	cmp	r0, r3
 8000e38:	d908      	bls.n	8000e4c <__udivmoddi4+0x11c>
 8000e3a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e3e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e42:	d202      	bcs.n	8000e4a <__udivmoddi4+0x11a>
 8000e44:	4298      	cmp	r0, r3
 8000e46:	f200 80cd 	bhi.w	8000fe4 <__udivmoddi4+0x2b4>
 8000e4a:	4626      	mov	r6, r4
 8000e4c:	1a1c      	subs	r4, r3, r0
 8000e4e:	fa1f f38e 	uxth.w	r3, lr
 8000e52:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e56:	fb08 4410 	mls	r4, r8, r0, r4
 8000e5a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e5e:	fb00 f707 	mul.w	r7, r0, r7
 8000e62:	429f      	cmp	r7, r3
 8000e64:	d908      	bls.n	8000e78 <__udivmoddi4+0x148>
 8000e66:	eb1c 0303 	adds.w	r3, ip, r3
 8000e6a:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e6e:	d202      	bcs.n	8000e76 <__udivmoddi4+0x146>
 8000e70:	429f      	cmp	r7, r3
 8000e72:	f200 80b0 	bhi.w	8000fd6 <__udivmoddi4+0x2a6>
 8000e76:	4620      	mov	r0, r4
 8000e78:	1bdb      	subs	r3, r3, r7
 8000e7a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e7e:	e7a5      	b.n	8000dcc <__udivmoddi4+0x9c>
 8000e80:	f1c1 0620 	rsb	r6, r1, #32
 8000e84:	408b      	lsls	r3, r1
 8000e86:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8a:	431f      	orrs	r7, r3
 8000e8c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e90:	fa04 f301 	lsl.w	r3, r4, r1
 8000e94:	ea43 030c 	orr.w	r3, r3, ip
 8000e98:	40f4      	lsrs	r4, r6
 8000e9a:	fa00 f801 	lsl.w	r8, r0, r1
 8000e9e:	0c38      	lsrs	r0, r7, #16
 8000ea0:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ea4:	fbb4 fef0 	udiv	lr, r4, r0
 8000ea8:	fa1f fc87 	uxth.w	ip, r7
 8000eac:	fb00 441e 	mls	r4, r0, lr, r4
 8000eb0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eb4:	fb0e f90c 	mul.w	r9, lr, ip
 8000eb8:	45a1      	cmp	r9, r4
 8000eba:	fa02 f201 	lsl.w	r2, r2, r1
 8000ebe:	d90a      	bls.n	8000ed6 <__udivmoddi4+0x1a6>
 8000ec0:	193c      	adds	r4, r7, r4
 8000ec2:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000ec6:	f080 8084 	bcs.w	8000fd2 <__udivmoddi4+0x2a2>
 8000eca:	45a1      	cmp	r9, r4
 8000ecc:	f240 8081 	bls.w	8000fd2 <__udivmoddi4+0x2a2>
 8000ed0:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ed4:	443c      	add	r4, r7
 8000ed6:	eba4 0409 	sub.w	r4, r4, r9
 8000eda:	fa1f f983 	uxth.w	r9, r3
 8000ede:	fbb4 f3f0 	udiv	r3, r4, r0
 8000ee2:	fb00 4413 	mls	r4, r0, r3, r4
 8000ee6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eea:	fb03 fc0c 	mul.w	ip, r3, ip
 8000eee:	45a4      	cmp	ip, r4
 8000ef0:	d907      	bls.n	8000f02 <__udivmoddi4+0x1d2>
 8000ef2:	193c      	adds	r4, r7, r4
 8000ef4:	f103 30ff 	add.w	r0, r3, #4294967295
 8000ef8:	d267      	bcs.n	8000fca <__udivmoddi4+0x29a>
 8000efa:	45a4      	cmp	ip, r4
 8000efc:	d965      	bls.n	8000fca <__udivmoddi4+0x29a>
 8000efe:	3b02      	subs	r3, #2
 8000f00:	443c      	add	r4, r7
 8000f02:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f06:	fba0 9302 	umull	r9, r3, r0, r2
 8000f0a:	eba4 040c 	sub.w	r4, r4, ip
 8000f0e:	429c      	cmp	r4, r3
 8000f10:	46ce      	mov	lr, r9
 8000f12:	469c      	mov	ip, r3
 8000f14:	d351      	bcc.n	8000fba <__udivmoddi4+0x28a>
 8000f16:	d04e      	beq.n	8000fb6 <__udivmoddi4+0x286>
 8000f18:	b155      	cbz	r5, 8000f30 <__udivmoddi4+0x200>
 8000f1a:	ebb8 030e 	subs.w	r3, r8, lr
 8000f1e:	eb64 040c 	sbc.w	r4, r4, ip
 8000f22:	fa04 f606 	lsl.w	r6, r4, r6
 8000f26:	40cb      	lsrs	r3, r1
 8000f28:	431e      	orrs	r6, r3
 8000f2a:	40cc      	lsrs	r4, r1
 8000f2c:	e9c5 6400 	strd	r6, r4, [r5]
 8000f30:	2100      	movs	r1, #0
 8000f32:	e750      	b.n	8000dd6 <__udivmoddi4+0xa6>
 8000f34:	f1c2 0320 	rsb	r3, r2, #32
 8000f38:	fa20 f103 	lsr.w	r1, r0, r3
 8000f3c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f40:	fa24 f303 	lsr.w	r3, r4, r3
 8000f44:	4094      	lsls	r4, r2
 8000f46:	430c      	orrs	r4, r1
 8000f48:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f4c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f50:	fa1f f78c 	uxth.w	r7, ip
 8000f54:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f58:	fb08 3110 	mls	r1, r8, r0, r3
 8000f5c:	0c23      	lsrs	r3, r4, #16
 8000f5e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f62:	fb00 f107 	mul.w	r1, r0, r7
 8000f66:	4299      	cmp	r1, r3
 8000f68:	d908      	bls.n	8000f7c <__udivmoddi4+0x24c>
 8000f6a:	eb1c 0303 	adds.w	r3, ip, r3
 8000f6e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f72:	d22c      	bcs.n	8000fce <__udivmoddi4+0x29e>
 8000f74:	4299      	cmp	r1, r3
 8000f76:	d92a      	bls.n	8000fce <__udivmoddi4+0x29e>
 8000f78:	3802      	subs	r0, #2
 8000f7a:	4463      	add	r3, ip
 8000f7c:	1a5b      	subs	r3, r3, r1
 8000f7e:	b2a4      	uxth	r4, r4
 8000f80:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f84:	fb08 3311 	mls	r3, r8, r1, r3
 8000f88:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f8c:	fb01 f307 	mul.w	r3, r1, r7
 8000f90:	42a3      	cmp	r3, r4
 8000f92:	d908      	bls.n	8000fa6 <__udivmoddi4+0x276>
 8000f94:	eb1c 0404 	adds.w	r4, ip, r4
 8000f98:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f9c:	d213      	bcs.n	8000fc6 <__udivmoddi4+0x296>
 8000f9e:	42a3      	cmp	r3, r4
 8000fa0:	d911      	bls.n	8000fc6 <__udivmoddi4+0x296>
 8000fa2:	3902      	subs	r1, #2
 8000fa4:	4464      	add	r4, ip
 8000fa6:	1ae4      	subs	r4, r4, r3
 8000fa8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fac:	e739      	b.n	8000e22 <__udivmoddi4+0xf2>
 8000fae:	4604      	mov	r4, r0
 8000fb0:	e6f0      	b.n	8000d94 <__udivmoddi4+0x64>
 8000fb2:	4608      	mov	r0, r1
 8000fb4:	e706      	b.n	8000dc4 <__udivmoddi4+0x94>
 8000fb6:	45c8      	cmp	r8, r9
 8000fb8:	d2ae      	bcs.n	8000f18 <__udivmoddi4+0x1e8>
 8000fba:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fbe:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fc2:	3801      	subs	r0, #1
 8000fc4:	e7a8      	b.n	8000f18 <__udivmoddi4+0x1e8>
 8000fc6:	4631      	mov	r1, r6
 8000fc8:	e7ed      	b.n	8000fa6 <__udivmoddi4+0x276>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	e799      	b.n	8000f02 <__udivmoddi4+0x1d2>
 8000fce:	4630      	mov	r0, r6
 8000fd0:	e7d4      	b.n	8000f7c <__udivmoddi4+0x24c>
 8000fd2:	46d6      	mov	lr, sl
 8000fd4:	e77f      	b.n	8000ed6 <__udivmoddi4+0x1a6>
 8000fd6:	4463      	add	r3, ip
 8000fd8:	3802      	subs	r0, #2
 8000fda:	e74d      	b.n	8000e78 <__udivmoddi4+0x148>
 8000fdc:	4606      	mov	r6, r0
 8000fde:	4623      	mov	r3, r4
 8000fe0:	4608      	mov	r0, r1
 8000fe2:	e70f      	b.n	8000e04 <__udivmoddi4+0xd4>
 8000fe4:	3e02      	subs	r6, #2
 8000fe6:	4463      	add	r3, ip
 8000fe8:	e730      	b.n	8000e4c <__udivmoddi4+0x11c>
 8000fea:	bf00      	nop

08000fec <__aeabi_idiv0>:
 8000fec:	4770      	bx	lr
 8000fee:	bf00      	nop

08000ff0 <modbus_1t5_Timeout>:
void Modbus_frame_response();
void modbus_ErrorTimeout(UART_HandleTypeDef* huart);

// function for interrupt
void modbus_1t5_Timeout()
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	af00      	add	r7, sp, #0
	//end of package flag set
	hModbus->Flag_T15TimeOut = 1;
 8000ff4:	4b0d      	ldr	r3, [pc, #52]	@ (800102c <modbus_1t5_Timeout+0x3c>)
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	2201      	movs	r2, #1
 8000ffa:	751a      	strb	r2, [r3, #20]
	//set 3t5 Timer
	__HAL_TIM_SET_COUNTER(hModbus->htim,0);
 8000ffc:	4b0b      	ldr	r3, [pc, #44]	@ (800102c <modbus_1t5_Timeout+0x3c>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	691b      	ldr	r3, [r3, #16]
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	2200      	movs	r2, #0
 8001006:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_ENABLE(hModbus->htim);
 8001008:	4b08      	ldr	r3, [pc, #32]	@ (800102c <modbus_1t5_Timeout+0x3c>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	691b      	ldr	r3, [r3, #16]
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	681a      	ldr	r2, [r3, #0]
 8001012:	4b06      	ldr	r3, [pc, #24]	@ (800102c <modbus_1t5_Timeout+0x3c>)
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	691b      	ldr	r3, [r3, #16]
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	f042 0201 	orr.w	r2, r2, #1
 800101e:	601a      	str	r2, [r3, #0]
}
 8001020:	bf00      	nop
 8001022:	46bd      	mov	sp, r7
 8001024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001028:	4770      	bx	lr
 800102a:	bf00      	nop
 800102c:	20000234 	.word	0x20000234

08001030 <modbus_3t5_Timeout>:

void modbus_3t5_Timeout(TIM_HandleTypeDef *htim)
{
 8001030:	b480      	push	{r7}
 8001032:	b083      	sub	sp, #12
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
	//return package flag set
	hModbus->Flag_T35TimeOut = 1;
 8001038:	4b04      	ldr	r3, [pc, #16]	@ (800104c <modbus_3t5_Timeout+0x1c>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	2201      	movs	r2, #1
 800103e:	755a      	strb	r2, [r3, #21]

}
 8001040:	bf00      	nop
 8001042:	370c      	adds	r7, #12
 8001044:	46bd      	mov	sp, r7
 8001046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104a:	4770      	bx	lr
 800104c:	20000234 	.word	0x20000234

08001050 <modbus_ErrorTimeout>:

void modbus_ErrorTimeout(UART_HandleTypeDef* huart)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b082      	sub	sp, #8
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
	if(HAL_UART_GetError(huart)==HAL_UART_ERROR_RTO)
 8001058:	6878      	ldr	r0, [r7, #4]
 800105a:	f008 f877 	bl	800914c <HAL_UART_GetError>
 800105e:	4603      	mov	r3, r0
 8001060:	2b20      	cmp	r3, #32
 8001062:	d101      	bne.n	8001068 <modbus_ErrorTimeout+0x18>
	{
		modbus_1t5_Timeout();
 8001064:	f7ff ffc4 	bl	8000ff0 <modbus_1t5_Timeout>

	}
}
 8001068:	bf00      	nop
 800106a:	3708      	adds	r7, #8
 800106c:	46bd      	mov	sp, r7
 800106e:	bd80      	pop	{r7, pc}

08001070 <Modbus_init>:



void Modbus_init(ModbusHandleTypedef* hmodbus,u16u8_t* RegisterStartAddress)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b082      	sub	sp, #8
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
 8001078:	6039      	str	r1, [r7, #0]
	hModbus = hmodbus;
 800107a:	4a25      	ldr	r2, [pc, #148]	@ (8001110 <Modbus_init+0xa0>)
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	6013      	str	r3, [r2, #0]

	hModbus->RegisterAddress = RegisterStartAddress;
 8001080:	4b23      	ldr	r3, [pc, #140]	@ (8001110 <Modbus_init+0xa0>)
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	683a      	ldr	r2, [r7, #0]
 8001086:	605a      	str	r2, [r3, #4]

	//config timer interrupt

	HAL_TIM_RegisterCallback(hmodbus->htim,HAL_TIM_PERIOD_ELAPSED_CB_ID ,(void*)modbus_3t5_Timeout);
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	691b      	ldr	r3, [r3, #16]
 800108c:	4a21      	ldr	r2, [pc, #132]	@ (8001114 <Modbus_init+0xa4>)
 800108e:	210e      	movs	r1, #14
 8001090:	4618      	mov	r0, r3
 8001092:	f006 f8a5 	bl	80071e0 <HAL_TIM_RegisterCallback>

	//config UART interrupt
	HAL_UART_ReceiverTimeout_Config(hmodbus->huart, 16);
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	68db      	ldr	r3, [r3, #12]
 800109a:	2110      	movs	r1, #16
 800109c:	4618      	mov	r0, r3
 800109e:	f007 ffff 	bl	80090a0 <HAL_UART_ReceiverTimeout_Config>
	HAL_UART_EnableReceiverTimeout(hmodbus->huart);
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	68db      	ldr	r3, [r3, #12]
 80010a6:	4618      	mov	r0, r3
 80010a8:	f008 f816 	bl	80090d8 <HAL_UART_EnableReceiverTimeout>

	HAL_UART_RegisterCallback(hmodbus->huart, HAL_UART_ERROR_CB_ID, (void*)modbus_ErrorTimeout);
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	68db      	ldr	r3, [r3, #12]
 80010b0:	4a19      	ldr	r2, [pc, #100]	@ (8001118 <Modbus_init+0xa8>)
 80010b2:	2104      	movs	r1, #4
 80010b4:	4618      	mov	r0, r3
 80010b6:	f007 fadd 	bl	8008674 <HAL_UART_RegisterCallback>
	//HAL_UART_RegisterCallback(hmodbus->huart,HAL_UART_RX_COMPLETE_CB_ID,(void*)modbus_UART_Recived);
	//start Receive
    HAL_UART_Receive_DMA(hModbus->huart,
 80010ba:	4b15      	ldr	r3, [pc, #84]	@ (8001110 <Modbus_init+0xa0>)
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	68d8      	ldr	r0, [r3, #12]
    		&(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]),
 80010c0:	4b13      	ldr	r3, [pc, #76]	@ (8001110 <Modbus_init+0xa0>)
 80010c2:	681a      	ldr	r2, [r3, #0]
 80010c4:	4b12      	ldr	r3, [pc, #72]	@ (8001110 <Modbus_init+0xa0>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
    HAL_UART_Receive_DMA(hModbus->huart,
 80010cc:	f503 731c 	add.w	r3, r3, #624	@ 0x270
 80010d0:	4413      	add	r3, r2
 80010d2:	3302      	adds	r3, #2
 80010d4:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80010d8:	4619      	mov	r1, r3
 80010da:	f007 fc05 	bl	80088e8 <HAL_UART_Receive_DMA>
			MODBUS_UART_BUFFER_SIZE );


    if(hModbus->htim->State == HAL_TIM_STATE_READY)
 80010de:	4b0c      	ldr	r3, [pc, #48]	@ (8001110 <Modbus_init+0xa0>)
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	691b      	ldr	r3, [r3, #16]
 80010e4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80010e8:	b2db      	uxtb	r3, r3
 80010ea:	2b01      	cmp	r3, #1
 80010ec:	d10c      	bne.n	8001108 <Modbus_init+0x98>
    	{
    		HAL_TIM_Base_Start_IT(hModbus->htim);
 80010ee:	4b08      	ldr	r3, [pc, #32]	@ (8001110 <Modbus_init+0xa0>)
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	691b      	ldr	r3, [r3, #16]
 80010f4:	4618      	mov	r0, r3
 80010f6:	f004 fd5d 	bl	8005bb4 <HAL_TIM_Base_Start_IT>
    		HAL_TIM_OnePulse_Start_IT(hModbus->htim, TIM_CHANNEL_1);
 80010fa:	4b05      	ldr	r3, [pc, #20]	@ (8001110 <Modbus_init+0xa0>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	691b      	ldr	r3, [r3, #16]
 8001100:	2100      	movs	r1, #0
 8001102:	4618      	mov	r0, r3
 8001104:	f005 faa8 	bl	8006658 <HAL_TIM_OnePulse_Start_IT>
    	}

}
 8001108:	bf00      	nop
 800110a:	3708      	adds	r7, #8
 800110c:	46bd      	mov	sp, r7
 800110e:	bd80      	pop	{r7, pc}
 8001110:	20000234 	.word	0x20000234
 8001114:	08001031 	.word	0x08001031
 8001118:	08001051 	.word	0x08001051

0800111c <CRC16>:
} ;

unsigned short CRC16 ( puchMsg, usDataLen ) /* The function returns the CRC as a unsigned short type */
unsigned char *puchMsg ; /* message to calculate CRC upon */
unsigned short usDataLen ; /* quantity of bytes in message */
{
 800111c:	b480      	push	{r7}
 800111e:	b085      	sub	sp, #20
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
 8001124:	460b      	mov	r3, r1
 8001126:	803b      	strh	r3, [r7, #0]
	unsigned char uchCRCHi = 0xFF ; /* high byte of CRC initialized */
 8001128:	23ff      	movs	r3, #255	@ 0xff
 800112a:	73fb      	strb	r3, [r7, #15]
	unsigned char uchCRCLo = 0xFF ; /* low byte of CRC initialized */
 800112c:	23ff      	movs	r3, #255	@ 0xff
 800112e:	73bb      	strb	r3, [r7, #14]
	unsigned uIndex ; /* will index into CRC lookup table */
	while (usDataLen--) /* pass through message buffer */
 8001130:	e013      	b.n	800115a <CRC16+0x3e>
	{
		uIndex = uchCRCLo ^ *puchMsg++ ; /* calculate the CRC */
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	1c5a      	adds	r2, r3, #1
 8001136:	607a      	str	r2, [r7, #4]
 8001138:	781a      	ldrb	r2, [r3, #0]
 800113a:	7bbb      	ldrb	r3, [r7, #14]
 800113c:	4053      	eors	r3, r2
 800113e:	b2db      	uxtb	r3, r3
 8001140:	60bb      	str	r3, [r7, #8]
		uchCRCLo = uchCRCHi ^ auchCRCHi[uIndex] ;
 8001142:	4a0f      	ldr	r2, [pc, #60]	@ (8001180 <CRC16+0x64>)
 8001144:	68bb      	ldr	r3, [r7, #8]
 8001146:	4413      	add	r3, r2
 8001148:	781a      	ldrb	r2, [r3, #0]
 800114a:	7bfb      	ldrb	r3, [r7, #15]
 800114c:	4053      	eors	r3, r2
 800114e:	73bb      	strb	r3, [r7, #14]
		uchCRCHi = auchCRCLo[uIndex] ;
 8001150:	4a0c      	ldr	r2, [pc, #48]	@ (8001184 <CRC16+0x68>)
 8001152:	68bb      	ldr	r3, [r7, #8]
 8001154:	4413      	add	r3, r2
 8001156:	781b      	ldrb	r3, [r3, #0]
 8001158:	73fb      	strb	r3, [r7, #15]
	while (usDataLen--) /* pass through message buffer */
 800115a:	883b      	ldrh	r3, [r7, #0]
 800115c:	1e5a      	subs	r2, r3, #1
 800115e:	803a      	strh	r2, [r7, #0]
 8001160:	2b00      	cmp	r3, #0
 8001162:	d1e6      	bne.n	8001132 <CRC16+0x16>
	}
	return (uchCRCHi << 8 | uchCRCLo) ;
 8001164:	7bfb      	ldrb	r3, [r7, #15]
 8001166:	021b      	lsls	r3, r3, #8
 8001168:	b21a      	sxth	r2, r3
 800116a:	7bbb      	ldrb	r3, [r7, #14]
 800116c:	b21b      	sxth	r3, r3
 800116e:	4313      	orrs	r3, r2
 8001170:	b21b      	sxth	r3, r3
 8001172:	b29b      	uxth	r3, r3
}
 8001174:	4618      	mov	r0, r3
 8001176:	3714      	adds	r7, #20
 8001178:	46bd      	mov	sp, r7
 800117a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117e:	4770      	bx	lr
 8001180:	20000100 	.word	0x20000100
 8001184:	20000000 	.word	0x20000000

08001188 <Modbus_Protocal_Worker>:



void Modbus_Protocal_Worker()
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b082      	sub	sp, #8
 800118c:	af00      	add	r7, sp, #0
	switch(hModbus->Mstatus)
 800118e:	4b7e      	ldr	r3, [pc, #504]	@ (8001388 <Modbus_Protocal_Worker+0x200>)
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	7ddb      	ldrb	r3, [r3, #23]
 8001194:	3b01      	subs	r3, #1
 8001196:	2b03      	cmp	r3, #3
 8001198:	d80a      	bhi.n	80011b0 <Modbus_Protocal_Worker+0x28>
 800119a:	a201      	add	r2, pc, #4	@ (adr r2, 80011a0 <Modbus_Protocal_Worker+0x18>)
 800119c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011a0:	080011bb 	.word	0x080011bb
 80011a4:	0800134f 	.word	0x0800134f
 80011a8:	08001247 	.word	0x08001247
 80011ac:	0800128b 	.word	0x0800128b
	{
	default:
	case Modbus_state_Init:
		/*init Modbus protocal*/

		hModbus->Mstatus = Modbus_state_Idle;
 80011b0:	4b75      	ldr	r3, [pc, #468]	@ (8001388 <Modbus_Protocal_Worker+0x200>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	2201      	movs	r2, #1
 80011b6:	75da      	strb	r2, [r3, #23]
		break;
 80011b8:	e0e1      	b.n	800137e <Modbus_Protocal_Worker+0x1f6>
	case Modbus_state_Idle:
		/*Idle state*/

		//check that we have response message
		if(hModbus->TxCount)
 80011ba:	4b73      	ldr	r3, [pc, #460]	@ (8001388 <Modbus_Protocal_Worker+0x200>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	f893 3270 	ldrb.w	r3, [r3, #624]	@ 0x270
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d006      	beq.n	80011d4 <Modbus_Protocal_Worker+0x4c>
		{
			/*set state*/
			hModbus->Mstatus= Modbus_state_Emission;
 80011c6:	4b70      	ldr	r3, [pc, #448]	@ (8001388 <Modbus_Protocal_Worker+0x200>)
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	2202      	movs	r2, #2
 80011cc:	75da      	strb	r2, [r3, #23]
			Modbus_Emission();
 80011ce:	f000 f9cd 	bl	800156c <Modbus_Emission>
 80011d2:	e018      	b.n	8001206 <Modbus_Protocal_Worker+0x7e>
		}

		// Received character
		else if(hModbus->huart->RxXferSize!=hModbus->huart->RxXferCount)
 80011d4:	4b6c      	ldr	r3, [pc, #432]	@ (8001388 <Modbus_Protocal_Worker+0x200>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	68db      	ldr	r3, [r3, #12]
 80011da:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80011de:	4b6a      	ldr	r3, [pc, #424]	@ (8001388 <Modbus_Protocal_Worker+0x200>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	68db      	ldr	r3, [r3, #12]
 80011e4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80011e8:	b29b      	uxth	r3, r3
 80011ea:	429a      	cmp	r2, r3
 80011ec:	d00b      	beq.n	8001206 <Modbus_Protocal_Worker+0x7e>
		{
			/*reset Timer flag*/
			hModbus->Flag_T15TimeOut = 0;
 80011ee:	4b66      	ldr	r3, [pc, #408]	@ (8001388 <Modbus_Protocal_Worker+0x200>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	2200      	movs	r2, #0
 80011f4:	751a      	strb	r2, [r3, #20]
			hModbus->Flag_T35TimeOut = 0;
 80011f6:	4b64      	ldr	r3, [pc, #400]	@ (8001388 <Modbus_Protocal_Worker+0x200>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	2200      	movs	r2, #0
 80011fc:	755a      	strb	r2, [r3, #21]
			/*set state*/
			hModbus->Mstatus= Modbus_state_Reception;
 80011fe:	4b62      	ldr	r3, [pc, #392]	@ (8001388 <Modbus_Protocal_Worker+0x200>)
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	2203      	movs	r2, #3
 8001204:	75da      	strb	r2, [r3, #23]
		}

		//check that if UART RX not start, start receiving
		if(hModbus->huart->RxState == HAL_UART_STATE_READY)
 8001206:	4b60      	ldr	r3, [pc, #384]	@ (8001388 <Modbus_Protocal_Worker+0x200>)
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	68db      	ldr	r3, [r3, #12]
 800120c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001210:	2b20      	cmp	r3, #32
 8001212:	f040 80ad 	bne.w	8001370 <Modbus_Protocal_Worker+0x1e8>
		{
			hModbus->modbusUartStructure.RxTail =0;
 8001216:	4b5c      	ldr	r3, [pc, #368]	@ (8001388 <Modbus_Protocal_Worker+0x200>)
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	2200      	movs	r2, #0
 800121c:	f8a3 23a2 	strh.w	r2, [r3, #930]	@ 0x3a2
		    HAL_UART_Receive_DMA(hModbus->huart,
 8001220:	4b59      	ldr	r3, [pc, #356]	@ (8001388 <Modbus_Protocal_Worker+0x200>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	68d8      	ldr	r0, [r3, #12]
		    		&(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]),
 8001226:	4b58      	ldr	r3, [pc, #352]	@ (8001388 <Modbus_Protocal_Worker+0x200>)
 8001228:	681a      	ldr	r2, [r3, #0]
 800122a:	4b57      	ldr	r3, [pc, #348]	@ (8001388 <Modbus_Protocal_Worker+0x200>)
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
		    HAL_UART_Receive_DMA(hModbus->huart,
 8001232:	f503 731c 	add.w	r3, r3, #624	@ 0x270
 8001236:	4413      	add	r3, r2
 8001238:	3302      	adds	r3, #2
 800123a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800123e:	4619      	mov	r1, r3
 8001240:	f007 fb52 	bl	80088e8 <HAL_UART_Receive_DMA>
					MODBUS_UART_BUFFER_SIZE );


		}
		break;
 8001244:	e094      	b.n	8001370 <Modbus_Protocal_Worker+0x1e8>
	case Modbus_state_Reception:

		if(hModbus->Flag_T15TimeOut)
 8001246:	4b50      	ldr	r3, [pc, #320]	@ (8001388 <Modbus_Protocal_Worker+0x200>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	7d1b      	ldrb	r3, [r3, #20]
 800124c:	2b00      	cmp	r3, #0
 800124e:	f000 8091 	beq.w	8001374 <Modbus_Protocal_Worker+0x1ec>
		{
			/*reset recived flag*/
			hModbus->RecvStatus = Modbus_RecvFrame_Null;
 8001252:	4b4d      	ldr	r3, [pc, #308]	@ (8001388 <Modbus_Protocal_Worker+0x200>)
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	22fe      	movs	r2, #254	@ 0xfe
 8001258:	759a      	strb	r2, [r3, #22]
			hModbus->modbusUartStructure.RxTail =
					hModbus->huart->RxXferSize - __HAL_DMA_GET_COUNTER(hModbus->huart->hdmarx); 			/*compute CRC and Slave address*/
 800125a:	4b4b      	ldr	r3, [pc, #300]	@ (8001388 <Modbus_Protocal_Worker+0x200>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	68db      	ldr	r3, [r3, #12]
 8001260:	f8b3 105c 	ldrh.w	r1, [r3, #92]	@ 0x5c
 8001264:	4b48      	ldr	r3, [pc, #288]	@ (8001388 <Modbus_Protocal_Worker+0x200>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	68db      	ldr	r3, [r3, #12]
 800126a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	685b      	ldr	r3, [r3, #4]
 8001272:	b29a      	uxth	r2, r3
			hModbus->modbusUartStructure.RxTail =
 8001274:	4b44      	ldr	r3, [pc, #272]	@ (8001388 <Modbus_Protocal_Worker+0x200>)
 8001276:	681b      	ldr	r3, [r3, #0]
					hModbus->huart->RxXferSize - __HAL_DMA_GET_COUNTER(hModbus->huart->hdmarx); 			/*compute CRC and Slave address*/
 8001278:	1a8a      	subs	r2, r1, r2
 800127a:	b292      	uxth	r2, r2
			hModbus->modbusUartStructure.RxTail =
 800127c:	f8a3 23a2 	strh.w	r2, [r3, #930]	@ 0x3a2



			hModbus->Mstatus = Modbus_state_ControlAndWaiting;
 8001280:	4b41      	ldr	r3, [pc, #260]	@ (8001388 <Modbus_Protocal_Worker+0x200>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	2204      	movs	r2, #4
 8001286:	75da      	strb	r2, [r3, #23]
		}
		break;
 8001288:	e074      	b.n	8001374 <Modbus_Protocal_Worker+0x1ec>
	case Modbus_state_ControlAndWaiting:

		/*Frame Calculation , calculate once*/
		if(hModbus->RecvStatus == Modbus_RecvFrame_Null)
 800128a:	4b3f      	ldr	r3, [pc, #252]	@ (8001388 <Modbus_Protocal_Worker+0x200>)
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	f993 3016 	ldrsb.w	r3, [r3, #22]
 8001292:	f113 0f02 	cmn.w	r3, #2
 8001296:	d150      	bne.n	800133a <Modbus_Protocal_Worker+0x1b2>
		{
			hModbus->RecvStatus = Modbus_RecvFrame_Normal;
 8001298:	4b3b      	ldr	r3, [pc, #236]	@ (8001388 <Modbus_Protocal_Worker+0x200>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	2200      	movs	r2, #0
 800129e:	759a      	strb	r2, [r3, #22]
			// check CRC
			u16u8_t CalculateCRC;
			CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferRx,hModbus->modbusUartStructure.RxTail - 2);
 80012a0:	4b39      	ldr	r3, [pc, #228]	@ (8001388 <Modbus_Protocal_Worker+0x200>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	f203 2272 	addw	r2, r3, #626	@ 0x272
 80012a8:	4b37      	ldr	r3, [pc, #220]	@ (8001388 <Modbus_Protocal_Worker+0x200>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 80012b0:	3b02      	subs	r3, #2
 80012b2:	4619      	mov	r1, r3
 80012b4:	4610      	mov	r0, r2
 80012b6:	f7ff ff31 	bl	800111c <CRC16>
 80012ba:	4603      	mov	r3, r0
 80012bc:	80bb      	strh	r3, [r7, #4]

			if(!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 80012be:	793a      	ldrb	r2, [r7, #4]
 80012c0:	4b31      	ldr	r3, [pc, #196]	@ (8001388 <Modbus_Protocal_Worker+0x200>)
 80012c2:	6819      	ldr	r1, [r3, #0]
 80012c4:	4b30      	ldr	r3, [pc, #192]	@ (8001388 <Modbus_Protocal_Worker+0x200>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 80012cc:	3b02      	subs	r3, #2
 80012ce:	440b      	add	r3, r1
 80012d0:	f893 3272 	ldrb.w	r3, [r3, #626]	@ 0x272
 80012d4:	429a      	cmp	r2, r3
 80012d6:	d10c      	bne.n	80012f2 <Modbus_Protocal_Worker+0x16a>
			&& CalculateCRC.U8[1] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail -1]))
 80012d8:	797a      	ldrb	r2, [r7, #5]
 80012da:	4b2b      	ldr	r3, [pc, #172]	@ (8001388 <Modbus_Protocal_Worker+0x200>)
 80012dc:	6819      	ldr	r1, [r3, #0]
 80012de:	4b2a      	ldr	r3, [pc, #168]	@ (8001388 <Modbus_Protocal_Worker+0x200>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 80012e6:	3b01      	subs	r3, #1
 80012e8:	440b      	add	r3, r1
 80012ea:	f893 3272 	ldrb.w	r3, [r3, #626]	@ 0x272
			if(!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 80012ee:	429a      	cmp	r2, r3
 80012f0:	d004      	beq.n	80012fc <Modbus_Protocal_Worker+0x174>
			{
				// communication unsuccessful
				hModbus->RecvStatus = Modbus_RecvFrame_FrameError;
 80012f2:	4b25      	ldr	r3, [pc, #148]	@ (8001388 <Modbus_Protocal_Worker+0x200>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	22ff      	movs	r2, #255	@ 0xff
 80012f8:	759a      	strb	r2, [r3, #22]
				break;
 80012fa:	e040      	b.n	800137e <Modbus_Protocal_Worker+0x1f6>
			}

			//check Slave Address
			if(hModbus->modbusUartStructure.MessageBufferRx[0] != hModbus->slaveAddress)
 80012fc:	4b22      	ldr	r3, [pc, #136]	@ (8001388 <Modbus_Protocal_Worker+0x200>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	f893 2272 	ldrb.w	r2, [r3, #626]	@ 0x272
 8001304:	4b20      	ldr	r3, [pc, #128]	@ (8001388 <Modbus_Protocal_Worker+0x200>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	781b      	ldrb	r3, [r3, #0]
 800130a:	429a      	cmp	r2, r3
 800130c:	d113      	bne.n	8001336 <Modbus_Protocal_Worker+0x1ae>
				break;

			//copy recivced frame
			memcpy(hModbus->Rxframe,
 800130e:	4b1e      	ldr	r3, [pc, #120]	@ (8001388 <Modbus_Protocal_Worker+0x200>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	f103 0018 	add.w	r0, r3, #24
					hModbus->modbusUartStructure.MessageBufferRx+1,
 8001316:	4b1c      	ldr	r3, [pc, #112]	@ (8001388 <Modbus_Protocal_Worker+0x200>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	f203 2372 	addw	r3, r3, #626	@ 0x272
			memcpy(hModbus->Rxframe,
 800131e:	1c59      	adds	r1, r3, #1
					hModbus->modbusUartStructure.RxTail-3);
 8001320:	4b19      	ldr	r3, [pc, #100]	@ (8001388 <Modbus_Protocal_Worker+0x200>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 8001328:	3b03      	subs	r3, #3
			memcpy(hModbus->Rxframe,
 800132a:	461a      	mov	r2, r3
 800132c:	f009 f898 	bl	800a460 <memcpy>

			//execute command
			Modbus_frame_response();
 8001330:	f000 f904 	bl	800153c <Modbus_frame_response>
 8001334:	e001      	b.n	800133a <Modbus_Protocal_Worker+0x1b2>
				break;
 8001336:	bf00      	nop
					}
		break;


	}
}
 8001338:	e021      	b.n	800137e <Modbus_Protocal_Worker+0x1f6>
		if(hModbus->Flag_T35TimeOut)
 800133a:	4b13      	ldr	r3, [pc, #76]	@ (8001388 <Modbus_Protocal_Worker+0x200>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	7d5b      	ldrb	r3, [r3, #21]
 8001340:	2b00      	cmp	r3, #0
 8001342:	d019      	beq.n	8001378 <Modbus_Protocal_Worker+0x1f0>
			hModbus->Mstatus = Modbus_state_Idle;
 8001344:	4b10      	ldr	r3, [pc, #64]	@ (8001388 <Modbus_Protocal_Worker+0x200>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	2201      	movs	r2, #1
 800134a:	75da      	strb	r2, [r3, #23]
		break;
 800134c:	e014      	b.n	8001378 <Modbus_Protocal_Worker+0x1f0>
		if(hModbus->huart->gState==HAL_UART_STATE_READY)
 800134e:	4b0e      	ldr	r3, [pc, #56]	@ (8001388 <Modbus_Protocal_Worker+0x200>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	68db      	ldr	r3, [r3, #12]
 8001354:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001358:	2b20      	cmp	r3, #32
 800135a:	d10f      	bne.n	800137c <Modbus_Protocal_Worker+0x1f4>
			hModbus->TxCount=0;
 800135c:	4b0a      	ldr	r3, [pc, #40]	@ (8001388 <Modbus_Protocal_Worker+0x200>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	2200      	movs	r2, #0
 8001362:	f883 2270 	strb.w	r2, [r3, #624]	@ 0x270
			hModbus->Mstatus = Modbus_state_Idle;
 8001366:	4b08      	ldr	r3, [pc, #32]	@ (8001388 <Modbus_Protocal_Worker+0x200>)
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	2201      	movs	r2, #1
 800136c:	75da      	strb	r2, [r3, #23]
		break;
 800136e:	e005      	b.n	800137c <Modbus_Protocal_Worker+0x1f4>
		break;
 8001370:	bf00      	nop
 8001372:	e004      	b.n	800137e <Modbus_Protocal_Worker+0x1f6>
		break;
 8001374:	bf00      	nop
 8001376:	e002      	b.n	800137e <Modbus_Protocal_Worker+0x1f6>
		break;
 8001378:	bf00      	nop
 800137a:	e000      	b.n	800137e <Modbus_Protocal_Worker+0x1f6>
		break;
 800137c:	bf00      	nop
}
 800137e:	bf00      	nop
 8001380:	3708      	adds	r7, #8
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}
 8001386:	bf00      	nop
 8001388:	20000234 	.word	0x20000234

0800138c <modbusWrite1Register>:
void modbusWrite1Register() //function 06
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b082      	sub	sp, #8
 8001390:	af00      	add	r7, sp, #0

	//write data to register
	uint16_t startAddress = (hModbus->Rxframe[1]<<8)+(hModbus->Rxframe[2]);
 8001392:	4b1d      	ldr	r3, [pc, #116]	@ (8001408 <modbusWrite1Register+0x7c>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	7e5b      	ldrb	r3, [r3, #25]
 8001398:	021b      	lsls	r3, r3, #8
 800139a:	b29b      	uxth	r3, r3
 800139c:	4a1a      	ldr	r2, [pc, #104]	@ (8001408 <modbusWrite1Register+0x7c>)
 800139e:	6812      	ldr	r2, [r2, #0]
 80013a0:	7e92      	ldrb	r2, [r2, #26]
 80013a2:	4413      	add	r3, r2
 80013a4:	80fb      	strh	r3, [r7, #6]

	if(startAddress > hModbus->RegisterSize)
 80013a6:	88fa      	ldrh	r2, [r7, #6]
 80013a8:	4b17      	ldr	r3, [pc, #92]	@ (8001408 <modbusWrite1Register+0x7c>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	689b      	ldr	r3, [r3, #8]
 80013ae:	429a      	cmp	r2, r3
 80013b0:	d903      	bls.n	80013ba <modbusWrite1Register+0x2e>
		{
			 ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 80013b2:	2002      	movs	r0, #2
 80013b4:	f000 f8a0 	bl	80014f8 <ModbusErrorReply>
			 return;
 80013b8:	e023      	b.n	8001402 <modbusWrite1Register+0x76>
		}


	hModbus->RegisterAddress[startAddress].U8[1] = hModbus->Rxframe[3];
 80013ba:	4b13      	ldr	r3, [pc, #76]	@ (8001408 <modbusWrite1Register+0x7c>)
 80013bc:	681a      	ldr	r2, [r3, #0]
 80013be:	4b12      	ldr	r3, [pc, #72]	@ (8001408 <modbusWrite1Register+0x7c>)
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	6859      	ldr	r1, [r3, #4]
 80013c4:	88fb      	ldrh	r3, [r7, #6]
 80013c6:	005b      	lsls	r3, r3, #1
 80013c8:	440b      	add	r3, r1
 80013ca:	7ed2      	ldrb	r2, [r2, #27]
 80013cc:	705a      	strb	r2, [r3, #1]
	hModbus->RegisterAddress[startAddress].U8[0] = hModbus->Rxframe[4];
 80013ce:	4b0e      	ldr	r3, [pc, #56]	@ (8001408 <modbusWrite1Register+0x7c>)
 80013d0:	681a      	ldr	r2, [r3, #0]
 80013d2:	4b0d      	ldr	r3, [pc, #52]	@ (8001408 <modbusWrite1Register+0x7c>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	6859      	ldr	r1, [r3, #4]
 80013d8:	88fb      	ldrh	r3, [r7, #6]
 80013da:	005b      	lsls	r3, r3, #1
 80013dc:	440b      	add	r3, r1
 80013de:	7f12      	ldrb	r2, [r2, #28]
 80013e0:	701a      	strb	r2, [r3, #0]



	//generate response
	memcpy(hModbus->Txframe,
 80013e2:	4b09      	ldr	r3, [pc, #36]	@ (8001408 <modbusWrite1Register+0x7c>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	f503 70a2 	add.w	r0, r3, #324	@ 0x144
			hModbus->Rxframe,
 80013ea:	4b07      	ldr	r3, [pc, #28]	@ (8001408 <modbusWrite1Register+0x7c>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	3318      	adds	r3, #24
	memcpy(hModbus->Txframe,
 80013f0:	2208      	movs	r2, #8
 80013f2:	4619      	mov	r1, r3
 80013f4:	f009 f834 	bl	800a460 <memcpy>
			8);
	//set number of byte to sent
	hModbus->TxCount=5;
 80013f8:	4b03      	ldr	r3, [pc, #12]	@ (8001408 <modbusWrite1Register+0x7c>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	2205      	movs	r2, #5
 80013fe:	f883 2270 	strb.w	r2, [r3, #624]	@ 0x270



}
 8001402:	3708      	adds	r7, #8
 8001404:	46bd      	mov	sp, r7
 8001406:	bd80      	pop	{r7, pc}
 8001408:	20000234 	.word	0x20000234

0800140c <modbusRead1Register>:

void modbusRead1Register() // function 03
{
 800140c:	b590      	push	{r4, r7, lr}
 800140e:	b083      	sub	sp, #12
 8001410:	af00      	add	r7, sp, #0



	uint16_t numberOfDataToRead =((hModbus->Rxframe[3]<<8)+(hModbus->Rxframe[4]));
 8001412:	4b38      	ldr	r3, [pc, #224]	@ (80014f4 <modbusRead1Register+0xe8>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	7edb      	ldrb	r3, [r3, #27]
 8001418:	021b      	lsls	r3, r3, #8
 800141a:	b29b      	uxth	r3, r3
 800141c:	4a35      	ldr	r2, [pc, #212]	@ (80014f4 <modbusRead1Register+0xe8>)
 800141e:	6812      	ldr	r2, [r2, #0]
 8001420:	7f12      	ldrb	r2, [r2, #28]
 8001422:	4413      	add	r3, r2
 8001424:	80fb      	strh	r3, [r7, #6]
	uint16_t startAddress =((hModbus->Rxframe[1]<<8)+(hModbus->Rxframe[2]));
 8001426:	4b33      	ldr	r3, [pc, #204]	@ (80014f4 <modbusRead1Register+0xe8>)
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	7e5b      	ldrb	r3, [r3, #25]
 800142c:	021b      	lsls	r3, r3, #8
 800142e:	b29b      	uxth	r3, r3
 8001430:	4a30      	ldr	r2, [pc, #192]	@ (80014f4 <modbusRead1Register+0xe8>)
 8001432:	6812      	ldr	r2, [r2, #0]
 8001434:	7e92      	ldrb	r2, [r2, #26]
 8001436:	4413      	add	r3, r2
 8001438:	80bb      	strh	r3, [r7, #4]

	//check quantity and address range

	if(numberOfDataToRead <1 ||numberOfDataToRead > 0x7D)
 800143a:	88fb      	ldrh	r3, [r7, #6]
 800143c:	2b00      	cmp	r3, #0
 800143e:	d002      	beq.n	8001446 <modbusRead1Register+0x3a>
 8001440:	88fb      	ldrh	r3, [r7, #6]
 8001442:	2b7d      	cmp	r3, #125	@ 0x7d
 8001444:	d903      	bls.n	800144e <modbusRead1Register+0x42>
	{
		 ModbusErrorReply(Modbus_RecvFrame_IllegalDataValue);
 8001446:	2003      	movs	r0, #3
 8001448:	f000 f856 	bl	80014f8 <ModbusErrorReply>
		 return;
 800144c:	e04e      	b.n	80014ec <modbusRead1Register+0xe0>
	}

	if(startAddress > hModbus->RegisterSize || (startAddress +  numberOfDataToRead) > hModbus->RegisterSize)
 800144e:	88ba      	ldrh	r2, [r7, #4]
 8001450:	4b28      	ldr	r3, [pc, #160]	@ (80014f4 <modbusRead1Register+0xe8>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	689b      	ldr	r3, [r3, #8]
 8001456:	429a      	cmp	r2, r3
 8001458:	d808      	bhi.n	800146c <modbusRead1Register+0x60>
 800145a:	88ba      	ldrh	r2, [r7, #4]
 800145c:	88fb      	ldrh	r3, [r7, #6]
 800145e:	4413      	add	r3, r2
 8001460:	461a      	mov	r2, r3
 8001462:	4b24      	ldr	r3, [pc, #144]	@ (80014f4 <modbusRead1Register+0xe8>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	689b      	ldr	r3, [r3, #8]
 8001468:	429a      	cmp	r2, r3
 800146a:	d903      	bls.n	8001474 <modbusRead1Register+0x68>
	{
		 ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 800146c:	2002      	movs	r0, #2
 800146e:	f000 f843 	bl	80014f8 <ModbusErrorReply>
		 return;
 8001472:	e03b      	b.n	80014ec <modbusRead1Register+0xe0>
	}


	//generate response
	hModbus->Txframe[0] = Modbus_function_Read_Holding_Register;
 8001474:	4b1f      	ldr	r3, [pc, #124]	@ (80014f4 <modbusRead1Register+0xe8>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	2203      	movs	r2, #3
 800147a:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
	hModbus->Txframe[1] = (2*numberOfDataToRead) & 0xFF;
 800147e:	88fb      	ldrh	r3, [r7, #6]
 8001480:	b2da      	uxtb	r2, r3
 8001482:	4b1c      	ldr	r3, [pc, #112]	@ (80014f4 <modbusRead1Register+0xe8>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	0052      	lsls	r2, r2, #1
 8001488:	b2d2      	uxtb	r2, r2
 800148a:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
	register int i;
	for(i=0; i<numberOfDataToRead;i++)
 800148e:	2400      	movs	r4, #0
 8001490:	e020      	b.n	80014d4 <modbusRead1Register+0xc8>
	{
		hModbus->Txframe[2*i+2]=hModbus->RegisterAddress[startAddress+i].U8[1];
 8001492:	4b18      	ldr	r3, [pc, #96]	@ (80014f4 <modbusRead1Register+0xe8>)
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	685a      	ldr	r2, [r3, #4]
 8001498:	88bb      	ldrh	r3, [r7, #4]
 800149a:	4423      	add	r3, r4
 800149c:	005b      	lsls	r3, r3, #1
 800149e:	18d1      	adds	r1, r2, r3
 80014a0:	4b14      	ldr	r3, [pc, #80]	@ (80014f4 <modbusRead1Register+0xe8>)
 80014a2:	681a      	ldr	r2, [r3, #0]
 80014a4:	1c63      	adds	r3, r4, #1
 80014a6:	005b      	lsls	r3, r3, #1
 80014a8:	7849      	ldrb	r1, [r1, #1]
 80014aa:	4413      	add	r3, r2
 80014ac:	460a      	mov	r2, r1
 80014ae:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
		hModbus->Txframe[2*i+3]=hModbus->RegisterAddress[startAddress+i].U8[0];
 80014b2:	4b10      	ldr	r3, [pc, #64]	@ (80014f4 <modbusRead1Register+0xe8>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	685a      	ldr	r2, [r3, #4]
 80014b8:	88bb      	ldrh	r3, [r7, #4]
 80014ba:	4423      	add	r3, r4
 80014bc:	005b      	lsls	r3, r3, #1
 80014be:	18d1      	adds	r1, r2, r3
 80014c0:	4b0c      	ldr	r3, [pc, #48]	@ (80014f4 <modbusRead1Register+0xe8>)
 80014c2:	681a      	ldr	r2, [r3, #0]
 80014c4:	0063      	lsls	r3, r4, #1
 80014c6:	3303      	adds	r3, #3
 80014c8:	7809      	ldrb	r1, [r1, #0]
 80014ca:	4413      	add	r3, r2
 80014cc:	460a      	mov	r2, r1
 80014ce:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
	for(i=0; i<numberOfDataToRead;i++)
 80014d2:	3401      	adds	r4, #1
 80014d4:	88fb      	ldrh	r3, [r7, #6]
 80014d6:	429c      	cmp	r4, r3
 80014d8:	dbdb      	blt.n	8001492 <modbusRead1Register+0x86>
	}
	hModbus->TxCount = 2+2*numberOfDataToRead;
 80014da:	88fb      	ldrh	r3, [r7, #6]
 80014dc:	3301      	adds	r3, #1
 80014de:	b2da      	uxtb	r2, r3
 80014e0:	4b04      	ldr	r3, [pc, #16]	@ (80014f4 <modbusRead1Register+0xe8>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	0052      	lsls	r2, r2, #1
 80014e6:	b2d2      	uxtb	r2, r2
 80014e8:	f883 2270 	strb.w	r2, [r3, #624]	@ 0x270

}
 80014ec:	370c      	adds	r7, #12
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd90      	pop	{r4, r7, pc}
 80014f2:	bf00      	nop
 80014f4:	20000234 	.word	0x20000234

080014f8 <ModbusErrorReply>:

void ModbusErrorReply(uint8_t Errorcode)
{
 80014f8:	b480      	push	{r7}
 80014fa:	b083      	sub	sp, #12
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	4603      	mov	r3, r0
 8001500:	71fb      	strb	r3, [r7, #7]
	hModbus->Txframe[0] = hModbus->Rxframe[0] | 0x80;
 8001502:	4b0d      	ldr	r3, [pc, #52]	@ (8001538 <ModbusErrorReply+0x40>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	7e1a      	ldrb	r2, [r3, #24]
 8001508:	4b0b      	ldr	r3, [pc, #44]	@ (8001538 <ModbusErrorReply+0x40>)
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8001510:	b2d2      	uxtb	r2, r2
 8001512:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
	hModbus->Txframe[1] = Errorcode;
 8001516:	4b08      	ldr	r3, [pc, #32]	@ (8001538 <ModbusErrorReply+0x40>)
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	79fa      	ldrb	r2, [r7, #7]
 800151c:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
	hModbus->TxCount = 2;
 8001520:	4b05      	ldr	r3, [pc, #20]	@ (8001538 <ModbusErrorReply+0x40>)
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	2202      	movs	r2, #2
 8001526:	f883 2270 	strb.w	r2, [r3, #624]	@ 0x270
}
 800152a:	bf00      	nop
 800152c:	370c      	adds	r7, #12
 800152e:	46bd      	mov	sp, r7
 8001530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001534:	4770      	bx	lr
 8001536:	bf00      	nop
 8001538:	20000234 	.word	0x20000234

0800153c <Modbus_frame_response>:

void Modbus_frame_response()
{
 800153c:	b580      	push	{r7, lr}
 800153e:	af00      	add	r7, sp, #0
	switch(hModbus->Rxframe[0]) //check funcion
 8001540:	4b09      	ldr	r3, [pc, #36]	@ (8001568 <Modbus_frame_response+0x2c>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	7e1b      	ldrb	r3, [r3, #24]
 8001546:	2b03      	cmp	r3, #3
 8001548:	d004      	beq.n	8001554 <Modbus_frame_response+0x18>
 800154a:	2b06      	cmp	r3, #6
 800154c:	d105      	bne.n	800155a <Modbus_frame_response+0x1e>
	{
	case Modbus_function_Write_SingleRegister:
		modbusWrite1Register();
 800154e:	f7ff ff1d 	bl	800138c <modbusWrite1Register>
		break;
 8001552:	e006      	b.n	8001562 <Modbus_frame_response+0x26>
	case Modbus_function_Read_Holding_Register:
		modbusRead1Register();
 8001554:	f7ff ff5a 	bl	800140c <modbusRead1Register>
		break;
 8001558:	e003      	b.n	8001562 <Modbus_frame_response+0x26>
	default:
		 ModbusErrorReply(Modbus_RecvFrame_IllegalFunction);
 800155a:	2001      	movs	r0, #1
 800155c:	f7ff ffcc 	bl	80014f8 <ModbusErrorReply>
		break;
 8001560:	bf00      	nop

	}
}
 8001562:	bf00      	nop
 8001564:	bd80      	pop	{r7, pc}
 8001566:	bf00      	nop
 8001568:	20000234 	.word	0x20000234

0800156c <Modbus_Emission>:

void Modbus_Emission()
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b082      	sub	sp, #8
 8001570:	af00      	add	r7, sp, #0
	if(hModbus->huart->gState==HAL_UART_STATE_READY)
 8001572:	4b38      	ldr	r3, [pc, #224]	@ (8001654 <Modbus_Emission+0xe8>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	68db      	ldr	r3, [r3, #12]
 8001578:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800157c:	2b20      	cmp	r3, #32
 800157e:	d15d      	bne.n	800163c <Modbus_Emission+0xd0>
	{
		//generate response package
		hModbus->modbusUartStructure.MessageBufferTx[0] = hModbus->slaveAddress;
 8001580:	4b34      	ldr	r3, [pc, #208]	@ (8001654 <Modbus_Emission+0xe8>)
 8001582:	681a      	ldr	r2, [r3, #0]
 8001584:	4b33      	ldr	r3, [pc, #204]	@ (8001654 <Modbus_Emission+0xe8>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	7812      	ldrb	r2, [r2, #0]
 800158a:	f883 23a4 	strb.w	r2, [r3, #932]	@ 0x3a4

		memcpy
		(
				hModbus->modbusUartStructure.MessageBufferTx+1,
 800158e:	4b31      	ldr	r3, [pc, #196]	@ (8001654 <Modbus_Emission+0xe8>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	f503 7369 	add.w	r3, r3, #932	@ 0x3a4
		memcpy
 8001596:	1c58      	adds	r0, r3, #1
				hModbus->Txframe,
 8001598:	4b2e      	ldr	r3, [pc, #184]	@ (8001654 <Modbus_Emission+0xe8>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	f503 71a2 	add.w	r1, r3, #324	@ 0x144
				hModbus->TxCount
 80015a0:	4b2c      	ldr	r3, [pc, #176]	@ (8001654 <Modbus_Emission+0xe8>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	f893 3270 	ldrb.w	r3, [r3, #624]	@ 0x270
		memcpy
 80015a8:	461a      	mov	r2, r3
 80015aa:	f008 ff59 	bl	800a460 <memcpy>
		);

		hModbus->modbusUartStructure.TxTail = hModbus->TxCount+3;
 80015ae:	4b29      	ldr	r3, [pc, #164]	@ (8001654 <Modbus_Emission+0xe8>)
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	f893 3270 	ldrb.w	r3, [r3, #624]	@ 0x270
 80015b6:	461a      	mov	r2, r3
 80015b8:	4b26      	ldr	r3, [pc, #152]	@ (8001654 <Modbus_Emission+0xe8>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	3203      	adds	r2, #3
 80015be:	b292      	uxth	r2, r2
 80015c0:	f8a3 24d4 	strh.w	r2, [r3, #1236]	@ 0x4d4

		u16u8_t CalculateCRC;
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx,
 80015c4:	4b23      	ldr	r3, [pc, #140]	@ (8001654 <Modbus_Emission+0xe8>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	f503 7269 	add.w	r2, r3, #932	@ 0x3a4
				hModbus->modbusUartStructure.TxTail - 2);
 80015cc:	4b21      	ldr	r3, [pc, #132]	@ (8001654 <Modbus_Emission+0xe8>)
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx,
 80015d4:	3b02      	subs	r3, #2
 80015d6:	4619      	mov	r1, r3
 80015d8:	4610      	mov	r0, r2
 80015da:	f7ff fd9f 	bl	800111c <CRC16>
 80015de:	4603      	mov	r3, r0
 80015e0:	80bb      	strh	r3, [r7, #4]

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail-2]
 80015e2:	4b1c      	ldr	r3, [pc, #112]	@ (8001654 <Modbus_Emission+0xe8>)
 80015e4:	681a      	ldr	r2, [r3, #0]
 80015e6:	4b1b      	ldr	r3, [pc, #108]	@ (8001654 <Modbus_Emission+0xe8>)
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
 80015ee:	3b02      	subs	r3, #2
													 =CalculateCRC.U8[0];
 80015f0:	7939      	ldrb	r1, [r7, #4]
 80015f2:	4413      	add	r3, r2
 80015f4:	460a      	mov	r2, r1
 80015f6:	f883 23a4 	strb.w	r2, [r3, #932]	@ 0x3a4

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail-1]
 80015fa:	4b16      	ldr	r3, [pc, #88]	@ (8001654 <Modbus_Emission+0xe8>)
 80015fc:	681a      	ldr	r2, [r3, #0]
 80015fe:	4b15      	ldr	r3, [pc, #84]	@ (8001654 <Modbus_Emission+0xe8>)
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
 8001606:	3b01      	subs	r3, #1
													 =CalculateCRC.U8[1];
 8001608:	7979      	ldrb	r1, [r7, #5]
 800160a:	4413      	add	r3, r2
 800160c:	460a      	mov	r2, r1
 800160e:	f883 23a4 	strb.w	r2, [r3, #932]	@ 0x3a4


		//sent modbus

		if(hModbus->huart->gState==HAL_UART_STATE_READY)
 8001612:	4b10      	ldr	r3, [pc, #64]	@ (8001654 <Modbus_Emission+0xe8>)
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	68db      	ldr	r3, [r3, #12]
 8001618:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800161c:	2b20      	cmp	r3, #32
 800161e:	d10d      	bne.n	800163c <Modbus_Emission+0xd0>
		{
			HAL_UART_Transmit_DMA(hModbus->huart
 8001620:	4b0c      	ldr	r3, [pc, #48]	@ (8001654 <Modbus_Emission+0xe8>)
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	68d8      	ldr	r0, [r3, #12]
					,hModbus->modbusUartStructure.MessageBufferTx
 8001626:	4b0b      	ldr	r3, [pc, #44]	@ (8001654 <Modbus_Emission+0xe8>)
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	f503 7169 	add.w	r1, r3, #932	@ 0x3a4
					,hModbus->modbusUartStructure.TxTail);
 800162e:	4b09      	ldr	r3, [pc, #36]	@ (8001654 <Modbus_Emission+0xe8>)
 8001630:	681b      	ldr	r3, [r3, #0]
			HAL_UART_Transmit_DMA(hModbus->huart
 8001632:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
 8001636:	461a      	mov	r2, r3
 8001638:	f007 f8d6 	bl	80087e8 <HAL_UART_Transmit_DMA>



	}
	/*reset Timer flag*/
	hModbus->Flag_T15TimeOut = 0;
 800163c:	4b05      	ldr	r3, [pc, #20]	@ (8001654 <Modbus_Emission+0xe8>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	2200      	movs	r2, #0
 8001642:	751a      	strb	r2, [r3, #20]
	hModbus->Flag_T35TimeOut = 0;
 8001644:	4b03      	ldr	r3, [pc, #12]	@ (8001654 <Modbus_Emission+0xe8>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	2200      	movs	r2, #0
 800164a:	755a      	strb	r2, [r3, #21]

}
 800164c:	bf00      	nop
 800164e:	3708      	adds	r7, #8
 8001650:	46bd      	mov	sp, r7
 8001652:	bd80      	pop	{r7, pc}
 8001654:	20000234 	.word	0x20000234

08001658 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001658:	b5b0      	push	{r4, r5, r7, lr}
 800165a:	b082      	sub	sp, #8
 800165c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800165e:	f002 fb06 	bl	8003c6e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001662:	f000 faa1 	bl	8001ba8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001666:	f000 fe6b 	bl	8002340 <MX_GPIO_Init>
  MX_DMA_Init();
 800166a:	f000 fe1b 	bl	80022a4 <MX_DMA_Init>
  MX_USART1_UART_Init();
 800166e:	f000 fd7f 	bl	8002170 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8001672:	f000 fdc9 	bl	8002208 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8001676:	f000 fae3 	bl	8001c40 <MX_TIM1_Init>
  MX_TIM2_Init();
 800167a:	f000 fbb5 	bl	8001de8 <MX_TIM2_Init>
  MX_TIM3_Init();
 800167e:	f000 fc07 	bl	8001e90 <MX_TIM3_Init>
  MX_TIM5_Init();
 8001682:	f000 fcc9 	bl	8002018 <MX_TIM5_Init>
  MX_TIM16_Init();
 8001686:	f000 fd4d 	bl	8002124 <MX_TIM16_Init>
  MX_TIM4_Init();
 800168a:	f000 fc77 	bl	8001f7c <MX_TIM4_Init>
  MX_TIM7_Init();
 800168e:	f000 fd13 	bl	80020b8 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */

  ///TRAJECTORY
  PID.Kp = 6.1;
 8001692:	4bab      	ldr	r3, [pc, #684]	@ (8001940 <main+0x2e8>)
 8001694:	4aab      	ldr	r2, [pc, #684]	@ (8001944 <main+0x2ec>)
 8001696:	619a      	str	r2, [r3, #24]
  PID.Ki = 0.001;
 8001698:	4ba9      	ldr	r3, [pc, #676]	@ (8001940 <main+0x2e8>)
 800169a:	4aab      	ldr	r2, [pc, #684]	@ (8001948 <main+0x2f0>)
 800169c:	61da      	str	r2, [r3, #28]
  PID.Kd = 0.01;
 800169e:	4ba8      	ldr	r3, [pc, #672]	@ (8001940 <main+0x2e8>)
 80016a0:	4aaa      	ldr	r2, [pc, #680]	@ (800194c <main+0x2f4>)
 80016a2:	621a      	str	r2, [r3, #32]

  arm_pid_init_f32(&PID, 0);
 80016a4:	2100      	movs	r1, #0
 80016a6:	48a6      	ldr	r0, [pc, #664]	@ (8001940 <main+0x2e8>)
 80016a8:	f008 fe78 	bl	800a39c <arm_pid_init_f32>
  // @User: Setup UART 1 for communication with joy stick
  HAL_UART_Receive_DMA(&huart1, joystickPayload, 1);
 80016ac:	2201      	movs	r2, #1
 80016ae:	49a8      	ldr	r1, [pc, #672]	@ (8001950 <main+0x2f8>)
 80016b0:	48a8      	ldr	r0, [pc, #672]	@ (8001954 <main+0x2fc>)
 80016b2:	f007 f919 	bl	80088e8 <HAL_UART_Receive_DMA>

  // @User: Setup UART 2 for communication with Base system
  HAL_TIM_Base_Start_IT(&htim5); //open Timer 5 (interrupt)
 80016b6:	48a8      	ldr	r0, [pc, #672]	@ (8001958 <main+0x300>)
 80016b8:	f004 fa7c 	bl	8005bb4 <HAL_TIM_Base_Start_IT>
  hmodbus.huart = &huart2;
 80016bc:	4ba7      	ldr	r3, [pc, #668]	@ (800195c <main+0x304>)
 80016be:	4aa8      	ldr	r2, [pc, #672]	@ (8001960 <main+0x308>)
 80016c0:	60da      	str	r2, [r3, #12]
  hmodbus.htim = &htim16;
 80016c2:	4ba6      	ldr	r3, [pc, #664]	@ (800195c <main+0x304>)
 80016c4:	4aa7      	ldr	r2, [pc, #668]	@ (8001964 <main+0x30c>)
 80016c6:	611a      	str	r2, [r3, #16]
  hmodbus.slaveAddress = 0x15;
 80016c8:	4ba4      	ldr	r3, [pc, #656]	@ (800195c <main+0x304>)
 80016ca:	2215      	movs	r2, #21
 80016cc:	701a      	strb	r2, [r3, #0]
  hmodbus.RegisterSize =200;
 80016ce:	4ba3      	ldr	r3, [pc, #652]	@ (800195c <main+0x304>)
 80016d0:	22c8      	movs	r2, #200	@ 0xc8
 80016d2:	609a      	str	r2, [r3, #8]
  Modbus_init(&hmodbus, registerFrame);
 80016d4:	49a4      	ldr	r1, [pc, #656]	@ (8001968 <main+0x310>)
 80016d6:	48a1      	ldr	r0, [pc, #644]	@ (800195c <main+0x304>)
 80016d8:	f7ff fcca 	bl	8001070 <Modbus_init>
  reed = 0;
 80016dc:	4ba3      	ldr	r3, [pc, #652]	@ (800196c <main+0x314>)
 80016de:	2200      	movs	r2, #0
 80016e0:	701a      	strb	r2, [r3, #0]

  shelfPos[0] = 0;
 80016e2:	4ba3      	ldr	r3, [pc, #652]	@ (8001970 <main+0x318>)
 80016e4:	2200      	movs	r2, #0
 80016e6:	801a      	strh	r2, [r3, #0]
  shelfPos[1] = 1200;
 80016e8:	4ba1      	ldr	r3, [pc, #644]	@ (8001970 <main+0x318>)
 80016ea:	f44f 6296 	mov.w	r2, #1200	@ 0x4b0
 80016ee:	805a      	strh	r2, [r3, #2]
  shelfPos[2] = 3200;
 80016f0:	4b9f      	ldr	r3, [pc, #636]	@ (8001970 <main+0x318>)
 80016f2:	f44f 6248 	mov.w	r2, #3200	@ 0xc80
 80016f6:	809a      	strh	r2, [r3, #4]
  shelfPos[3] = 4800;
 80016f8:	4b9d      	ldr	r3, [pc, #628]	@ (8001970 <main+0x318>)
 80016fa:	f44f 5296 	mov.w	r2, #4800	@ 0x12c0
 80016fe:	80da      	strh	r2, [r3, #6]
  shelfPos[4] = 5600;
 8001700:	4b9b      	ldr	r3, [pc, #620]	@ (8001970 <main+0x318>)
 8001702:	f44f 52af 	mov.w	r2, #5600	@ 0x15e0
 8001706:	811a      	strh	r2, [r3, #8]

  // @User: Setup Timer 1 for Motor drive
  HAL_TIM_Base_Start(&htim1);
 8001708:	489a      	ldr	r0, [pc, #616]	@ (8001974 <main+0x31c>)
 800170a:	f004 f9e3 	bl	8005ad4 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800170e:	2100      	movs	r1, #0
 8001710:	4898      	ldr	r0, [pc, #608]	@ (8001974 <main+0x31c>)
 8001712:	f004 fb65 	bl	8005de0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001716:	2104      	movs	r1, #4
 8001718:	4896      	ldr	r0, [pc, #600]	@ (8001974 <main+0x31c>)
 800171a:	f004 fb61 	bl	8005de0 <HAL_TIM_PWM_Start>

  // @User: Setup Timer 2 as encoder interface
  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 800171e:	213c      	movs	r1, #60	@ 0x3c
 8001720:	4895      	ldr	r0, [pc, #596]	@ (8001978 <main+0x320>)
 8001722:	f005 f8db 	bl	80068dc <HAL_TIM_Encoder_Start>


  // @User: Setup Timer 3 for sending led data
  HAL_TIM_Base_Start(&htim3);
 8001726:	4895      	ldr	r0, [pc, #596]	@ (800197c <main+0x324>)
 8001728:	f004 f9d4 	bl	8005ad4 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start_IT(&htim7);
 800172c:	4894      	ldr	r0, [pc, #592]	@ (8001980 <main+0x328>)
 800172e:	f004 fa41 	bl	8005bb4 <HAL_TIM_Base_Start_IT>
//
//  else if (position_goal < 300)
//  {
//	  pos_err = position_goal;
//  }
  registerFrame[0x00].U16 = 22881;
 8001732:	4b8d      	ldr	r3, [pc, #564]	@ (8001968 <main+0x310>)
 8001734:	f645 1261 	movw	r2, #22881	@ 0x5961
 8001738:	801a      	strh	r2, [r3, #0]
  Modbus_Protocal_Worker();
 800173a:	f7ff fd25 	bl	8001188 <Modbus_Protocal_Worker>

  buf[0] = 3;
 800173e:	4b91      	ldr	r3, [pc, #580]	@ (8001984 <main+0x32c>)
 8001740:	2203      	movs	r2, #3
 8001742:	701a      	strb	r2, [r3, #0]
  L_State = updateLED(buf,&htim3,TIM_CHANNEL_2);
 8001744:	2204      	movs	r2, #4
 8001746:	498d      	ldr	r1, [pc, #564]	@ (800197c <main+0x324>)
 8001748:	488e      	ldr	r0, [pc, #568]	@ (8001984 <main+0x32c>)
 800174a:	f002 f985 	bl	8003a58 <updateLED>
 800174e:	4603      	mov	r3, r0
 8001750:	461a      	mov	r2, r3
 8001752:	4b8d      	ldr	r3, [pc, #564]	@ (8001988 <main+0x330>)
 8001754:	701a      	strb	r2, [r3, #0]
  piingpong = 0;
 8001756:	4b8d      	ldr	r3, [pc, #564]	@ (800198c <main+0x334>)
 8001758:	2200      	movs	r2, #0
 800175a:	801a      	strh	r2, [r3, #0]
  uint8_t result = HomeZ();
 800175c:	f002 fa22 	bl	8003ba4 <HomeZ>
 8001760:	4603      	mov	r3, r0
 8001762:	71fb      	strb	r3, [r7, #7]
  HAL_Delay(2000);
 8001764:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001768:	f002 faf2 	bl	8003d50 <HAL_Delay>
  __HAL_TIM_SET_COUNTER(&htim2, 0);
 800176c:	4b82      	ldr	r3, [pc, #520]	@ (8001978 <main+0x320>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	2200      	movs	r2, #0
 8001772:	625a      	str	r2, [r3, #36]	@ 0x24
  generate_trapezoidal_velocity_profile(time_op,16.0);
 8001774:	4b86      	ldr	r3, [pc, #536]	@ (8001990 <main+0x338>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	4618      	mov	r0, r3
 800177a:	f7fe feb1 	bl	80004e0 <__aeabi_f2d>
 800177e:	4602      	mov	r2, r0
 8001780:	460b      	mov	r3, r1
 8001782:	ed9f 1b6d 	vldr	d1, [pc, #436]	@ 8001938 <main+0x2e0>
 8001786:	ec43 2b10 	vmov	d0, r2, r3
 800178a:	f000 fe99 	bl	80024c0 <generate_trapezoidal_velocity_profile>
  Home = 0;
 800178e:	4b81      	ldr	r3, [pc, #516]	@ (8001994 <main+0x33c>)
 8001790:	2200      	movs	r2, #0
 8001792:	801a      	strh	r2, [r3, #0]
  rou = 0;
 8001794:	4b80      	ldr	r3, [pc, #512]	@ (8001998 <main+0x340>)
 8001796:	2200      	movs	r2, #0
 8001798:	801a      	strh	r2, [r3, #0]
//	  Mode = 1;

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  Modbus_Protocal_Worker();
 800179a:	f7ff fcf5 	bl	8001188 <Modbus_Protocal_Worker>
	  BaseAction();
 800179e:	f001 f8af 	bl	8002900 <BaseAction>
	  OrderSeparate();
 80017a2:	f001 fc83 	bl	80030ac <OrderSeparate>
//		  __HAL_TIM_SET_COUNTER(&htim7, 0);
//		  currentTime = 0;
//		  _micros = 0;
////		  end = 0;
//	  }
	  if(fin == 1 && fabs(((setPos+16) - qeifloat/10)) >= 0.5)
 80017a6:	4b7d      	ldr	r3, [pc, #500]	@ (800199c <main+0x344>)
 80017a8:	781b      	ldrb	r3, [r3, #0]
 80017aa:	2b01      	cmp	r3, #1
 80017ac:	d144      	bne.n	8001838 <main+0x1e0>
 80017ae:	4b7c      	ldr	r3, [pc, #496]	@ (80019a0 <main+0x348>)
 80017b0:	881b      	ldrh	r3, [r3, #0]
 80017b2:	3310      	adds	r3, #16
 80017b4:	ee07 3a90 	vmov	s15, r3
 80017b8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80017bc:	4b79      	ldr	r3, [pc, #484]	@ (80019a4 <main+0x34c>)
 80017be:	edd3 6a00 	vldr	s13, [r3]
 80017c2:	eeb2 6a04 	vmov.f32	s12, #36	@ 0x41200000  10.0
 80017c6:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80017ca:	ee77 7a67 	vsub.f32	s15, s14, s15
 80017ce:	eef0 7ae7 	vabs.f32	s15, s15
 80017d2:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80017d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017de:	db2b      	blt.n	8001838 <main+0x1e0>
	  {
		  generate_trapezoidal_velocity_profile(time_op,(setPos/10.0)+16.0);
 80017e0:	4b6b      	ldr	r3, [pc, #428]	@ (8001990 <main+0x338>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	4618      	mov	r0, r3
 80017e6:	f7fe fe7b 	bl	80004e0 <__aeabi_f2d>
 80017ea:	4604      	mov	r4, r0
 80017ec:	460d      	mov	r5, r1
 80017ee:	4b6c      	ldr	r3, [pc, #432]	@ (80019a0 <main+0x348>)
 80017f0:	881b      	ldrh	r3, [r3, #0]
 80017f2:	4618      	mov	r0, r3
 80017f4:	f7fe fe62 	bl	80004bc <__aeabi_i2d>
 80017f8:	f04f 0200 	mov.w	r2, #0
 80017fc:	4b6a      	ldr	r3, [pc, #424]	@ (80019a8 <main+0x350>)
 80017fe:	f7fe fff1 	bl	80007e4 <__aeabi_ddiv>
 8001802:	4602      	mov	r2, r0
 8001804:	460b      	mov	r3, r1
 8001806:	4610      	mov	r0, r2
 8001808:	4619      	mov	r1, r3
 800180a:	f04f 0200 	mov.w	r2, #0
 800180e:	4b67      	ldr	r3, [pc, #412]	@ (80019ac <main+0x354>)
 8001810:	f7fe fd08 	bl	8000224 <__adddf3>
 8001814:	4602      	mov	r2, r0
 8001816:	460b      	mov	r3, r1
 8001818:	ec43 2b17 	vmov	d7, r2, r3
 800181c:	eeb0 1a47 	vmov.f32	s2, s14
 8001820:	eef0 1a67 	vmov.f32	s3, s15
 8001824:	ec45 4b10 	vmov	d0, r4, r5
 8001828:	f000 fe4a 	bl	80024c0 <generate_trapezoidal_velocity_profile>
	  Mode = 1;
 800182c:	4b60      	ldr	r3, [pc, #384]	@ (80019b0 <main+0x358>)
 800182e:	2201      	movs	r2, #1
 8001830:	801a      	strh	r2, [r3, #0]
	  fin = 0;
 8001832:	4b5a      	ldr	r3, [pc, #360]	@ (800199c <main+0x344>)
 8001834:	2200      	movs	r2, #0
 8001836:	701a      	strb	r2, [r3, #0]
//	  	  	  	  	  	  	 		  generate_trapezoidal_velocity_profile(time_op,shelfPos[place[4]]/10.0);
//	  	  	  	  	  	  	 		  end = 1;
//
//	  	  	  	  	  	  	 	  }

	  if ( joystickPayload[0] == 0x80 && registerFrame[0x10].U16 == 0x0)
 8001838:	4b45      	ldr	r3, [pc, #276]	@ (8001950 <main+0x2f8>)
 800183a:	781b      	ldrb	r3, [r3, #0]
 800183c:	2b80      	cmp	r3, #128	@ 0x80
 800183e:	d113      	bne.n	8001868 <main+0x210>
 8001840:	4b49      	ldr	r3, [pc, #292]	@ (8001968 <main+0x310>)
 8001842:	8c1b      	ldrh	r3, [r3, #32]
 8001844:	2b00      	cmp	r3, #0
 8001846:	d10f      	bne.n	8001868 <main+0x210>
	  {
		  generate_trapezoidal_velocity_profile(time_op,16.0);
 8001848:	4b51      	ldr	r3, [pc, #324]	@ (8001990 <main+0x338>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	4618      	mov	r0, r3
 800184e:	f7fe fe47 	bl	80004e0 <__aeabi_f2d>
 8001852:	4602      	mov	r2, r0
 8001854:	460b      	mov	r3, r1
 8001856:	ed9f 1b38 	vldr	d1, [pc, #224]	@ 8001938 <main+0x2e0>
 800185a:	ec43 2b10 	vmov	d0, r2, r3
 800185e:	f000 fe2f 	bl	80024c0 <generate_trapezoidal_velocity_profile>
		  joystickPayload[0] = 0;
 8001862:	4b3b      	ldr	r3, [pc, #236]	@ (8001950 <main+0x2f8>)
 8001864:	2200      	movs	r2, #0
 8001866:	701a      	strb	r2, [r3, #0]

	  }

	  if ( joystickPayload[0] == 0x80 && registerFrame[0x10].U16 == 0x1)
 8001868:	4b39      	ldr	r3, [pc, #228]	@ (8001950 <main+0x2f8>)
 800186a:	781b      	ldrb	r3, [r3, #0]
 800186c:	2b80      	cmp	r3, #128	@ 0x80
 800186e:	f040 80fc 	bne.w	8001a6a <main+0x412>
 8001872:	4b3d      	ldr	r3, [pc, #244]	@ (8001968 <main+0x310>)
 8001874:	8c1b      	ldrh	r3, [r3, #32]
 8001876:	2b01      	cmp	r3, #1
 8001878:	f040 80f7 	bne.w	8001a6a <main+0x412>
	  				{
	  					if (TT == 0)
 800187c:	4b4d      	ldr	r3, [pc, #308]	@ (80019b4 <main+0x35c>)
 800187e:	edd3 7a00 	vldr	s15, [r3]
 8001882:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001886:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800188a:	d114      	bne.n	80018b6 <main+0x25e>
	  					{
	  						shelfPos[0] = qeifloat*10.0;
 800188c:	4b45      	ldr	r3, [pc, #276]	@ (80019a4 <main+0x34c>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	4618      	mov	r0, r3
 8001892:	f7fe fe25 	bl	80004e0 <__aeabi_f2d>
 8001896:	f04f 0200 	mov.w	r2, #0
 800189a:	4b43      	ldr	r3, [pc, #268]	@ (80019a8 <main+0x350>)
 800189c:	f7fe fe78 	bl	8000590 <__aeabi_dmul>
 80018a0:	4602      	mov	r2, r0
 80018a2:	460b      	mov	r3, r1
 80018a4:	4610      	mov	r0, r2
 80018a6:	4619      	mov	r1, r3
 80018a8:	f7ff f8ac 	bl	8000a04 <__aeabi_d2uiz>
 80018ac:	4603      	mov	r3, r0
 80018ae:	b29a      	uxth	r2, r3
 80018b0:	4b2f      	ldr	r3, [pc, #188]	@ (8001970 <main+0x318>)
 80018b2:	801a      	strh	r2, [r3, #0]
 80018b4:	e0cb      	b.n	8001a4e <main+0x3f6>

	  					}

	  					else if (TT == 1)
 80018b6:	4b3f      	ldr	r3, [pc, #252]	@ (80019b4 <main+0x35c>)
 80018b8:	edd3 7a00 	vldr	s15, [r3]
 80018bc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80018c0:	eef4 7a47 	vcmp.f32	s15, s14
 80018c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018c8:	d114      	bne.n	80018f4 <main+0x29c>
	  							{
	  						shelfPos[1] = qeifloat*10.0;
 80018ca:	4b36      	ldr	r3, [pc, #216]	@ (80019a4 <main+0x34c>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	4618      	mov	r0, r3
 80018d0:	f7fe fe06 	bl	80004e0 <__aeabi_f2d>
 80018d4:	f04f 0200 	mov.w	r2, #0
 80018d8:	4b33      	ldr	r3, [pc, #204]	@ (80019a8 <main+0x350>)
 80018da:	f7fe fe59 	bl	8000590 <__aeabi_dmul>
 80018de:	4602      	mov	r2, r0
 80018e0:	460b      	mov	r3, r1
 80018e2:	4610      	mov	r0, r2
 80018e4:	4619      	mov	r1, r3
 80018e6:	f7ff f88d 	bl	8000a04 <__aeabi_d2uiz>
 80018ea:	4603      	mov	r3, r0
 80018ec:	b29a      	uxth	r2, r3
 80018ee:	4b20      	ldr	r3, [pc, #128]	@ (8001970 <main+0x318>)
 80018f0:	805a      	strh	r2, [r3, #2]
 80018f2:	e0ac      	b.n	8001a4e <main+0x3f6>

	  							}

	  					else if (TT == 2)
 80018f4:	4b2f      	ldr	r3, [pc, #188]	@ (80019b4 <main+0x35c>)
 80018f6:	edd3 7a00 	vldr	s15, [r3]
 80018fa:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 80018fe:	eef4 7a47 	vcmp.f32	s15, s14
 8001902:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001906:	d157      	bne.n	80019b8 <main+0x360>
	  							{
	  						shelfPos[2] = qeifloat*10.0;
 8001908:	4b26      	ldr	r3, [pc, #152]	@ (80019a4 <main+0x34c>)
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	4618      	mov	r0, r3
 800190e:	f7fe fde7 	bl	80004e0 <__aeabi_f2d>
 8001912:	f04f 0200 	mov.w	r2, #0
 8001916:	4b24      	ldr	r3, [pc, #144]	@ (80019a8 <main+0x350>)
 8001918:	f7fe fe3a 	bl	8000590 <__aeabi_dmul>
 800191c:	4602      	mov	r2, r0
 800191e:	460b      	mov	r3, r1
 8001920:	4610      	mov	r0, r2
 8001922:	4619      	mov	r1, r3
 8001924:	f7ff f86e 	bl	8000a04 <__aeabi_d2uiz>
 8001928:	4603      	mov	r3, r0
 800192a:	b29a      	uxth	r2, r3
 800192c:	4b10      	ldr	r3, [pc, #64]	@ (8001970 <main+0x318>)
 800192e:	809a      	strh	r2, [r3, #4]
 8001930:	e08d      	b.n	8001a4e <main+0x3f6>
 8001932:	bf00      	nop
 8001934:	f3af 8000 	nop.w
 8001938:	00000000 	.word	0x00000000
 800193c:	40300000 	.word	0x40300000
 8001940:	200011e8 	.word	0x200011e8
 8001944:	40c33333 	.word	0x40c33333
 8001948:	3a83126f 	.word	0x3a83126f
 800194c:	3c23d70a 	.word	0x3c23d70a
 8001950:	20000ae4 	.word	0x20000ae4
 8001954:	2000082c 	.word	0x2000082c
 8001958:	20000568 	.word	0x20000568
 800195c:	20000af8 	.word	0x20000af8
 8001960:	200008f8 	.word	0x200008f8
 8001964:	20000700 	.word	0x20000700
 8001968:	20000fe8 	.word	0x20000fe8
 800196c:	20000fd6 	.word	0x20000fd6
 8001970:	20001178 	.word	0x20001178
 8001974:	20000238 	.word	0x20000238
 8001978:	20000304 	.word	0x20000304
 800197c:	200003d0 	.word	0x200003d0
 8001980:	20000634 	.word	0x20000634
 8001984:	20000208 	.word	0x20000208
 8001988:	20001216 	.word	0x20001216
 800198c:	20000fd2 	.word	0x20000fd2
 8001990:	20000200 	.word	0x20000200
 8001994:	200011de 	.word	0x200011de
 8001998:	20001214 	.word	0x20001214
 800199c:	20001217 	.word	0x20001217
 80019a0:	20001182 	.word	0x20001182
 80019a4:	20000aec 	.word	0x20000aec
 80019a8:	40240000 	.word	0x40240000
 80019ac:	40300000 	.word	0x40300000
 80019b0:	200011dc 	.word	0x200011dc
 80019b4:	20000af0 	.word	0x20000af0

	  							}

	  					else if (TT == 3)
 80019b8:	4b71      	ldr	r3, [pc, #452]	@ (8001b80 <main+0x528>)
 80019ba:	edd3 7a00 	vldr	s15, [r3]
 80019be:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 80019c2:	eef4 7a47 	vcmp.f32	s15, s14
 80019c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019ca:	d114      	bne.n	80019f6 <main+0x39e>
	  							{
	  						shelfPos[3] = qeifloat*10.0;
 80019cc:	4b6d      	ldr	r3, [pc, #436]	@ (8001b84 <main+0x52c>)
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	4618      	mov	r0, r3
 80019d2:	f7fe fd85 	bl	80004e0 <__aeabi_f2d>
 80019d6:	f04f 0200 	mov.w	r2, #0
 80019da:	4b6b      	ldr	r3, [pc, #428]	@ (8001b88 <main+0x530>)
 80019dc:	f7fe fdd8 	bl	8000590 <__aeabi_dmul>
 80019e0:	4602      	mov	r2, r0
 80019e2:	460b      	mov	r3, r1
 80019e4:	4610      	mov	r0, r2
 80019e6:	4619      	mov	r1, r3
 80019e8:	f7ff f80c 	bl	8000a04 <__aeabi_d2uiz>
 80019ec:	4603      	mov	r3, r0
 80019ee:	b29a      	uxth	r2, r3
 80019f0:	4b66      	ldr	r3, [pc, #408]	@ (8001b8c <main+0x534>)
 80019f2:	80da      	strh	r2, [r3, #6]
 80019f4:	e02b      	b.n	8001a4e <main+0x3f6>

	  							}

	  					else if (TT == 4)
 80019f6:	4b62      	ldr	r3, [pc, #392]	@ (8001b80 <main+0x528>)
 80019f8:	edd3 7a00 	vldr	s15, [r3]
 80019fc:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8001a00:	eef4 7a47 	vcmp.f32	s15, s14
 8001a04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a08:	d114      	bne.n	8001a34 <main+0x3dc>
	  							{
	  						shelfPos[4] = qeifloat*10.0;
 8001a0a:	4b5e      	ldr	r3, [pc, #376]	@ (8001b84 <main+0x52c>)
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	4618      	mov	r0, r3
 8001a10:	f7fe fd66 	bl	80004e0 <__aeabi_f2d>
 8001a14:	f04f 0200 	mov.w	r2, #0
 8001a18:	4b5b      	ldr	r3, [pc, #364]	@ (8001b88 <main+0x530>)
 8001a1a:	f7fe fdb9 	bl	8000590 <__aeabi_dmul>
 8001a1e:	4602      	mov	r2, r0
 8001a20:	460b      	mov	r3, r1
 8001a22:	4610      	mov	r0, r2
 8001a24:	4619      	mov	r1, r3
 8001a26:	f7fe ffed 	bl	8000a04 <__aeabi_d2uiz>
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	b29a      	uxth	r2, r3
 8001a2e:	4b57      	ldr	r3, [pc, #348]	@ (8001b8c <main+0x534>)
 8001a30:	811a      	strh	r2, [r3, #8]
 8001a32:	e00c      	b.n	8001a4e <main+0x3f6>

	  							}
	  					else if ( TT >=  5)
 8001a34:	4b52      	ldr	r3, [pc, #328]	@ (8001b80 <main+0x528>)
 8001a36:	edd3 7a00 	vldr	s15, [r3]
 8001a3a:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8001a3e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a46:	db02      	blt.n	8001a4e <main+0x3f6>
	  					{
	  						flagShelf = 1;
 8001a48:	4b51      	ldr	r3, [pc, #324]	@ (8001b90 <main+0x538>)
 8001a4a:	2201      	movs	r2, #1
 8001a4c:	701a      	strb	r2, [r3, #0]
	  					}
	  					TT += 1;
 8001a4e:	4b4c      	ldr	r3, [pc, #304]	@ (8001b80 <main+0x528>)
 8001a50:	edd3 7a00 	vldr	s15, [r3]
 8001a54:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001a58:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001a5c:	4b48      	ldr	r3, [pc, #288]	@ (8001b80 <main+0x528>)
 8001a5e:	edc3 7a00 	vstr	s15, [r3]
	  					joystickPayload[0] = 0;
 8001a62:	4b4c      	ldr	r3, [pc, #304]	@ (8001b94 <main+0x53c>)
 8001a64:	2200      	movs	r2, #0
 8001a66:	701a      	strb	r2, [r3, #0]
 8001a68:	e06f      	b.n	8001b4a <main+0x4f2>
	  				}

	  else if ( joystickPayload[0] == 0x40)
 8001a6a:	4b4a      	ldr	r3, [pc, #296]	@ (8001b94 <main+0x53c>)
 8001a6c:	781b      	ldrb	r3, [r3, #0]
 8001a6e:	2b40      	cmp	r3, #64	@ 0x40
 8001a70:	d109      	bne.n	8001a86 <main+0x42e>
		{
//		  //generate_trapezoidal_velocity_profile(time_op, ((setPos/10.0) + 0.1));
		  setPos += 1;
 8001a72:	4b49      	ldr	r3, [pc, #292]	@ (8001b98 <main+0x540>)
 8001a74:	881b      	ldrh	r3, [r3, #0]
 8001a76:	3301      	adds	r3, #1
 8001a78:	b29a      	uxth	r2, r3
 8001a7a:	4b47      	ldr	r3, [pc, #284]	@ (8001b98 <main+0x540>)
 8001a7c:	801a      	strh	r2, [r3, #0]
		  joystickPayload[0] = 0 ;
 8001a7e:	4b45      	ldr	r3, [pc, #276]	@ (8001b94 <main+0x53c>)
 8001a80:	2200      	movs	r2, #0
 8001a82:	701a      	strb	r2, [r3, #0]
 8001a84:	e061      	b.n	8001b4a <main+0x4f2>
		}
	  else if ( joystickPayload[0] == 0x41)
 8001a86:	4b43      	ldr	r3, [pc, #268]	@ (8001b94 <main+0x53c>)
 8001a88:	781b      	ldrb	r3, [r3, #0]
 8001a8a:	2b41      	cmp	r3, #65	@ 0x41
 8001a8c:	d109      	bne.n	8001aa2 <main+0x44a>
	  		{
		  setPos += 10;
 8001a8e:	4b42      	ldr	r3, [pc, #264]	@ (8001b98 <main+0x540>)
 8001a90:	881b      	ldrh	r3, [r3, #0]
 8001a92:	330a      	adds	r3, #10
 8001a94:	b29a      	uxth	r2, r3
 8001a96:	4b40      	ldr	r3, [pc, #256]	@ (8001b98 <main+0x540>)
 8001a98:	801a      	strh	r2, [r3, #0]
		  joystickPayload[0] = 0 ;
 8001a9a:	4b3e      	ldr	r3, [pc, #248]	@ (8001b94 <main+0x53c>)
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	701a      	strb	r2, [r3, #0]
 8001aa0:	e053      	b.n	8001b4a <main+0x4f2>
	  		}
	  else if ( joystickPayload[0] == 0x42)
 8001aa2:	4b3c      	ldr	r3, [pc, #240]	@ (8001b94 <main+0x53c>)
 8001aa4:	781b      	ldrb	r3, [r3, #0]
 8001aa6:	2b42      	cmp	r3, #66	@ 0x42
 8001aa8:	d109      	bne.n	8001abe <main+0x466>
	  		{
		  setPos += 100;
 8001aaa:	4b3b      	ldr	r3, [pc, #236]	@ (8001b98 <main+0x540>)
 8001aac:	881b      	ldrh	r3, [r3, #0]
 8001aae:	3364      	adds	r3, #100	@ 0x64
 8001ab0:	b29a      	uxth	r2, r3
 8001ab2:	4b39      	ldr	r3, [pc, #228]	@ (8001b98 <main+0x540>)
 8001ab4:	801a      	strh	r2, [r3, #0]
		  joystickPayload[0] = 0 ;
 8001ab6:	4b37      	ldr	r3, [pc, #220]	@ (8001b94 <main+0x53c>)
 8001ab8:	2200      	movs	r2, #0
 8001aba:	701a      	strb	r2, [r3, #0]
 8001abc:	e045      	b.n	8001b4a <main+0x4f2>
	  		}
	  else if ( joystickPayload[0] == 0x43)
 8001abe:	4b35      	ldr	r3, [pc, #212]	@ (8001b94 <main+0x53c>)
 8001ac0:	781b      	ldrb	r3, [r3, #0]
 8001ac2:	2b43      	cmp	r3, #67	@ 0x43
 8001ac4:	d10a      	bne.n	8001adc <main+0x484>
	  		{
		  setPos += 1000;
 8001ac6:	4b34      	ldr	r3, [pc, #208]	@ (8001b98 <main+0x540>)
 8001ac8:	881b      	ldrh	r3, [r3, #0]
 8001aca:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8001ace:	b29a      	uxth	r2, r3
 8001ad0:	4b31      	ldr	r3, [pc, #196]	@ (8001b98 <main+0x540>)
 8001ad2:	801a      	strh	r2, [r3, #0]
		  joystickPayload[0] = 0 ;
 8001ad4:	4b2f      	ldr	r3, [pc, #188]	@ (8001b94 <main+0x53c>)
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	701a      	strb	r2, [r3, #0]
 8001ada:	e036      	b.n	8001b4a <main+0x4f2>
//	  else if ( joystickPayload[0] == 0x00)
//	  		{
//		  generate_trapezoidal_velocity_profile(time_op, (position - 0.1));
//		  joystickPayload[0] = 0 ;
//	  		}
	  	  else if ( joystickPayload[0] == 0x01 && (setPos-10) >= 0)
 8001adc:	4b2d      	ldr	r3, [pc, #180]	@ (8001b94 <main+0x53c>)
 8001ade:	781b      	ldrb	r3, [r3, #0]
 8001ae0:	2b01      	cmp	r3, #1
 8001ae2:	d10d      	bne.n	8001b00 <main+0x4a8>
 8001ae4:	4b2c      	ldr	r3, [pc, #176]	@ (8001b98 <main+0x540>)
 8001ae6:	881b      	ldrh	r3, [r3, #0]
 8001ae8:	2b09      	cmp	r3, #9
 8001aea:	d909      	bls.n	8001b00 <main+0x4a8>
	  	  		{
	  		setPos -= 10;
 8001aec:	4b2a      	ldr	r3, [pc, #168]	@ (8001b98 <main+0x540>)
 8001aee:	881b      	ldrh	r3, [r3, #0]
 8001af0:	3b0a      	subs	r3, #10
 8001af2:	b29a      	uxth	r2, r3
 8001af4:	4b28      	ldr	r3, [pc, #160]	@ (8001b98 <main+0x540>)
 8001af6:	801a      	strh	r2, [r3, #0]
	  		joystickPayload[0] = 0 ;
 8001af8:	4b26      	ldr	r3, [pc, #152]	@ (8001b94 <main+0x53c>)
 8001afa:	2200      	movs	r2, #0
 8001afc:	701a      	strb	r2, [r3, #0]
 8001afe:	e024      	b.n	8001b4a <main+0x4f2>
	  	  		}
	  	  else if ( joystickPayload[0] == 0x02 && (setPos-100) >= 0)
 8001b00:	4b24      	ldr	r3, [pc, #144]	@ (8001b94 <main+0x53c>)
 8001b02:	781b      	ldrb	r3, [r3, #0]
 8001b04:	2b02      	cmp	r3, #2
 8001b06:	d10d      	bne.n	8001b24 <main+0x4cc>
 8001b08:	4b23      	ldr	r3, [pc, #140]	@ (8001b98 <main+0x540>)
 8001b0a:	881b      	ldrh	r3, [r3, #0]
 8001b0c:	2b63      	cmp	r3, #99	@ 0x63
 8001b0e:	d909      	bls.n	8001b24 <main+0x4cc>
	  	  		{
	  		setPos -= 100;
 8001b10:	4b21      	ldr	r3, [pc, #132]	@ (8001b98 <main+0x540>)
 8001b12:	881b      	ldrh	r3, [r3, #0]
 8001b14:	3b64      	subs	r3, #100	@ 0x64
 8001b16:	b29a      	uxth	r2, r3
 8001b18:	4b1f      	ldr	r3, [pc, #124]	@ (8001b98 <main+0x540>)
 8001b1a:	801a      	strh	r2, [r3, #0]
	  		joystickPayload[0] = 0 ;
 8001b1c:	4b1d      	ldr	r3, [pc, #116]	@ (8001b94 <main+0x53c>)
 8001b1e:	2200      	movs	r2, #0
 8001b20:	701a      	strb	r2, [r3, #0]
 8001b22:	e012      	b.n	8001b4a <main+0x4f2>
	  	  		}
	  	  else if ( joystickPayload[0] == 0x03 && (setPos-1000) >= 0)
 8001b24:	4b1b      	ldr	r3, [pc, #108]	@ (8001b94 <main+0x53c>)
 8001b26:	781b      	ldrb	r3, [r3, #0]
 8001b28:	2b03      	cmp	r3, #3
 8001b2a:	d10e      	bne.n	8001b4a <main+0x4f2>
 8001b2c:	4b1a      	ldr	r3, [pc, #104]	@ (8001b98 <main+0x540>)
 8001b2e:	881b      	ldrh	r3, [r3, #0]
 8001b30:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001b34:	d309      	bcc.n	8001b4a <main+0x4f2>
	  	  		{
	  		setPos -= 1000;
 8001b36:	4b18      	ldr	r3, [pc, #96]	@ (8001b98 <main+0x540>)
 8001b38:	881b      	ldrh	r3, [r3, #0]
 8001b3a:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 8001b3e:	b29a      	uxth	r2, r3
 8001b40:	4b15      	ldr	r3, [pc, #84]	@ (8001b98 <main+0x540>)
 8001b42:	801a      	strh	r2, [r3, #0]
	  		joystickPayload[0] = 0 ;
 8001b44:	4b13      	ldr	r3, [pc, #76]	@ (8001b94 <main+0x53c>)
 8001b46:	2200      	movs	r2, #0
 8001b48:	701a      	strb	r2, [r3, #0]
	  	  		}


	  // TODO: Test encoder QEI, remove later
	  qeiRaw  = __HAL_TIM_GET_COUNTER(&htim2);
 8001b4a:	4b14      	ldr	r3, [pc, #80]	@ (8001b9c <main+0x544>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b50:	4a13      	ldr	r2, [pc, #76]	@ (8001ba0 <main+0x548>)
 8001b52:	6013      	str	r3, [r2, #0]
	  qeifloat = (__HAL_TIM_GET_COUNTER(&htim2))*(60.00/8192);
 8001b54:	4b11      	ldr	r3, [pc, #68]	@ (8001b9c <main+0x544>)
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	f7fe fc9e 	bl	800049c <__aeabi_ui2d>
 8001b60:	f04f 0200 	mov.w	r2, #0
 8001b64:	4b0f      	ldr	r3, [pc, #60]	@ (8001ba4 <main+0x54c>)
 8001b66:	f7fe fd13 	bl	8000590 <__aeabi_dmul>
 8001b6a:	4602      	mov	r2, r0
 8001b6c:	460b      	mov	r3, r1
 8001b6e:	4610      	mov	r0, r2
 8001b70:	4619      	mov	r1, r3
 8001b72:	f7fe ff67 	bl	8000a44 <__aeabi_d2f>
 8001b76:	4603      	mov	r3, r0
 8001b78:	4a02      	ldr	r2, [pc, #8]	@ (8001b84 <main+0x52c>)
 8001b7a:	6013      	str	r3, [r2, #0]
	  Modbus_Protocal_Worker();
 8001b7c:	e60d      	b.n	800179a <main+0x142>
 8001b7e:	bf00      	nop
 8001b80:	20000af0 	.word	0x20000af0
 8001b84:	20000aec 	.word	0x20000aec
 8001b88:	40240000 	.word	0x40240000
 8001b8c:	20001178 	.word	0x20001178
 8001b90:	20000fd0 	.word	0x20000fd0
 8001b94:	20000ae4 	.word	0x20000ae4
 8001b98:	20001182 	.word	0x20001182
 8001b9c:	20000304 	.word	0x20000304
 8001ba0:	20000ae8 	.word	0x20000ae8
 8001ba4:	3f7e0000 	.word	0x3f7e0000

08001ba8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b094      	sub	sp, #80	@ 0x50
 8001bac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001bae:	f107 0318 	add.w	r3, r7, #24
 8001bb2:	2238      	movs	r2, #56	@ 0x38
 8001bb4:	2100      	movs	r1, #0
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	f008 fc26 	bl	800a408 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001bbc:	1d3b      	adds	r3, r7, #4
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	601a      	str	r2, [r3, #0]
 8001bc2:	605a      	str	r2, [r3, #4]
 8001bc4:	609a      	str	r2, [r3, #8]
 8001bc6:	60da      	str	r2, [r3, #12]
 8001bc8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001bca:	2000      	movs	r0, #0
 8001bcc:	f002 feee 	bl	80049ac <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001bd0:	2302      	movs	r3, #2
 8001bd2:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001bd4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001bd8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001bda:	2340      	movs	r3, #64	@ 0x40
 8001bdc:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001bde:	2302      	movs	r3, #2
 8001be0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001be2:	2302      	movs	r3, #2
 8001be4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8001be6:	2304      	movs	r3, #4
 8001be8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8001bea:	2355      	movs	r3, #85	@ 0x55
 8001bec:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001bee:	2302      	movs	r3, #2
 8001bf0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001bf2:	2302      	movs	r3, #2
 8001bf4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001bf6:	2302      	movs	r3, #2
 8001bf8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001bfa:	f107 0318 	add.w	r3, r7, #24
 8001bfe:	4618      	mov	r0, r3
 8001c00:	f002 ff88 	bl	8004b14 <HAL_RCC_OscConfig>
 8001c04:	4603      	mov	r3, r0
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d001      	beq.n	8001c0e <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001c0a:	f001 fb83 	bl	8003314 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c0e:	230f      	movs	r3, #15
 8001c10:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c12:	2303      	movs	r3, #3
 8001c14:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c16:	2300      	movs	r3, #0
 8001c18:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001c1e:	2300      	movs	r3, #0
 8001c20:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001c22:	1d3b      	adds	r3, r7, #4
 8001c24:	2104      	movs	r1, #4
 8001c26:	4618      	mov	r0, r3
 8001c28:	f003 fa86 	bl	8005138 <HAL_RCC_ClockConfig>
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d001      	beq.n	8001c36 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8001c32:	f001 fb6f 	bl	8003314 <Error_Handler>
  }
}
 8001c36:	bf00      	nop
 8001c38:	3750      	adds	r7, #80	@ 0x50
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}
	...

08001c40 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b09e      	sub	sp, #120	@ 0x78
 8001c44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c46:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	601a      	str	r2, [r3, #0]
 8001c4e:	605a      	str	r2, [r3, #4]
 8001c50:	609a      	str	r2, [r3, #8]
 8001c52:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c54:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001c58:	2200      	movs	r2, #0
 8001c5a:	601a      	str	r2, [r3, #0]
 8001c5c:	605a      	str	r2, [r3, #4]
 8001c5e:	609a      	str	r2, [r3, #8]
  TIMEx_BreakInputConfigTypeDef sBreakInputConfig = {0};
 8001c60:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8001c64:	2200      	movs	r2, #0
 8001c66:	601a      	str	r2, [r3, #0]
 8001c68:	605a      	str	r2, [r3, #4]
 8001c6a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c6c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001c70:	2200      	movs	r2, #0
 8001c72:	601a      	str	r2, [r3, #0]
 8001c74:	605a      	str	r2, [r3, #4]
 8001c76:	609a      	str	r2, [r3, #8]
 8001c78:	60da      	str	r2, [r3, #12]
 8001c7a:	611a      	str	r2, [r3, #16]
 8001c7c:	615a      	str	r2, [r3, #20]
 8001c7e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001c80:	463b      	mov	r3, r7
 8001c82:	2234      	movs	r2, #52	@ 0x34
 8001c84:	2100      	movs	r1, #0
 8001c86:	4618      	mov	r0, r3
 8001c88:	f008 fbbe 	bl	800a408 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001c8c:	4b54      	ldr	r3, [pc, #336]	@ (8001de0 <MX_TIM1_Init+0x1a0>)
 8001c8e:	4a55      	ldr	r2, [pc, #340]	@ (8001de4 <MX_TIM1_Init+0x1a4>)
 8001c90:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1;
 8001c92:	4b53      	ldr	r3, [pc, #332]	@ (8001de0 <MX_TIM1_Init+0x1a0>)
 8001c94:	2201      	movs	r2, #1
 8001c96:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c98:	4b51      	ldr	r3, [pc, #324]	@ (8001de0 <MX_TIM1_Init+0x1a0>)
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001c9e:	4b50      	ldr	r3, [pc, #320]	@ (8001de0 <MX_TIM1_Init+0x1a0>)
 8001ca0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001ca4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ca6:	4b4e      	ldr	r3, [pc, #312]	@ (8001de0 <MX_TIM1_Init+0x1a0>)
 8001ca8:	2200      	movs	r2, #0
 8001caa:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001cac:	4b4c      	ldr	r3, [pc, #304]	@ (8001de0 <MX_TIM1_Init+0x1a0>)
 8001cae:	2200      	movs	r2, #0
 8001cb0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cb2:	4b4b      	ldr	r3, [pc, #300]	@ (8001de0 <MX_TIM1_Init+0x1a0>)
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001cb8:	4849      	ldr	r0, [pc, #292]	@ (8001de0 <MX_TIM1_Init+0x1a0>)
 8001cba:	f003 fea7 	bl	8005a0c <HAL_TIM_Base_Init>
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d001      	beq.n	8001cc8 <MX_TIM1_Init+0x88>
  {
    Error_Handler();
 8001cc4:	f001 fb26 	bl	8003314 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001cc8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ccc:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001cce:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8001cd2:	4619      	mov	r1, r3
 8001cd4:	4842      	ldr	r0, [pc, #264]	@ (8001de0 <MX_TIM1_Init+0x1a0>)
 8001cd6:	f005 f91d 	bl	8006f14 <HAL_TIM_ConfigClockSource>
 8001cda:	4603      	mov	r3, r0
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d001      	beq.n	8001ce4 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8001ce0:	f001 fb18 	bl	8003314 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001ce4:	483e      	ldr	r0, [pc, #248]	@ (8001de0 <MX_TIM1_Init+0x1a0>)
 8001ce6:	f004 f80d 	bl	8005d04 <HAL_TIM_PWM_Init>
 8001cea:	4603      	mov	r3, r0
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d001      	beq.n	8001cf4 <MX_TIM1_Init+0xb4>
  {
    Error_Handler();
 8001cf0:	f001 fb10 	bl	8003314 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	663b      	str	r3, [r7, #96]	@ 0x60
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	667b      	str	r3, [r7, #100]	@ 0x64
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001d00:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001d04:	4619      	mov	r1, r3
 8001d06:	4836      	ldr	r0, [pc, #216]	@ (8001de0 <MX_TIM1_Init+0x1a0>)
 8001d08:	f006 f9b8 	bl	800807c <HAL_TIMEx_MasterConfigSynchronization>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d001      	beq.n	8001d16 <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 8001d12:	f001 faff 	bl	8003314 <Error_Handler>
  }
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_BKIN;
 8001d16:	2301      	movs	r3, #1
 8001d18:	653b      	str	r3, [r7, #80]	@ 0x50
  sBreakInputConfig.Enable = TIM_BREAKINPUTSOURCE_ENABLE;
 8001d1a:	2301      	movs	r3, #1
 8001d1c:	657b      	str	r3, [r7, #84]	@ 0x54
  sBreakInputConfig.Polarity = TIM_BREAKINPUTSOURCE_POLARITY_LOW;
 8001d1e:	2301      	movs	r3, #1
 8001d20:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK, &sBreakInputConfig) != HAL_OK)
 8001d22:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8001d26:	461a      	mov	r2, r3
 8001d28:	2101      	movs	r1, #1
 8001d2a:	482d      	ldr	r0, [pc, #180]	@ (8001de0 <MX_TIM1_Init+0x1a0>)
 8001d2c:	f006 fad0 	bl	80082d0 <HAL_TIMEx_ConfigBreakInput>
 8001d30:	4603      	mov	r3, r0
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d001      	beq.n	8001d3a <MX_TIM1_Init+0xfa>
  {
    Error_Handler();
 8001d36:	f001 faed 	bl	8003314 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d3a:	2360      	movs	r3, #96	@ 0x60
 8001d3c:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.Pulse = 0;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d42:	2300      	movs	r3, #0
 8001d44:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001d46:	2300      	movs	r3, #0
 8001d48:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001d4e:	2300      	movs	r3, #0
 8001d50:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001d52:	2300      	movs	r3, #0
 8001d54:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001d56:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	4619      	mov	r1, r3
 8001d5e:	4820      	ldr	r0, [pc, #128]	@ (8001de0 <MX_TIM1_Init+0x1a0>)
 8001d60:	f004 ffc4 	bl	8006cec <HAL_TIM_PWM_ConfigChannel>
 8001d64:	4603      	mov	r3, r0
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d001      	beq.n	8001d6e <MX_TIM1_Init+0x12e>
  {
    Error_Handler();
 8001d6a:	f001 fad3 	bl	8003314 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001d6e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001d72:	2204      	movs	r2, #4
 8001d74:	4619      	mov	r1, r3
 8001d76:	481a      	ldr	r0, [pc, #104]	@ (8001de0 <MX_TIM1_Init+0x1a0>)
 8001d78:	f004 ffb8 	bl	8006cec <HAL_TIM_PWM_ConfigChannel>
 8001d7c:	4603      	mov	r3, r0
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d001      	beq.n	8001d86 <MX_TIM1_Init+0x146>
  {
    Error_Handler();
 8001d82:	f001 fac7 	bl	8003314 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001d86:	2300      	movs	r3, #0
 8001d88:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001d8e:	2300      	movs	r3, #0
 8001d90:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001d92:	2300      	movs	r3, #0
 8001d94:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_ENABLE;
 8001d96:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d9a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_LOW;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001da0:	2300      	movs	r3, #0
 8001da2:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001da4:	2300      	movs	r3, #0
 8001da6:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001da8:	2300      	movs	r3, #0
 8001daa:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001dac:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001db0:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001db2:	2300      	movs	r3, #0
 8001db4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001db6:	2300      	movs	r3, #0
 8001db8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001dbe:	463b      	mov	r3, r7
 8001dc0:	4619      	mov	r1, r3
 8001dc2:	4807      	ldr	r0, [pc, #28]	@ (8001de0 <MX_TIM1_Init+0x1a0>)
 8001dc4:	f006 f9f0 	bl	80081a8 <HAL_TIMEx_ConfigBreakDeadTime>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d001      	beq.n	8001dd2 <MX_TIM1_Init+0x192>
  {
    Error_Handler();
 8001dce:	f001 faa1 	bl	8003314 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001dd2:	4803      	ldr	r0, [pc, #12]	@ (8001de0 <MX_TIM1_Init+0x1a0>)
 8001dd4:	f001 fc0e 	bl	80035f4 <HAL_TIM_MspPostInit>

}
 8001dd8:	bf00      	nop
 8001dda:	3778      	adds	r7, #120	@ 0x78
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	bd80      	pop	{r7, pc}
 8001de0:	20000238 	.word	0x20000238
 8001de4:	40012c00 	.word	0x40012c00

08001de8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b08c      	sub	sp, #48	@ 0x30
 8001dec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001dee:	f107 030c 	add.w	r3, r7, #12
 8001df2:	2224      	movs	r2, #36	@ 0x24
 8001df4:	2100      	movs	r1, #0
 8001df6:	4618      	mov	r0, r3
 8001df8:	f008 fb06 	bl	800a408 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001dfc:	463b      	mov	r3, r7
 8001dfe:	2200      	movs	r2, #0
 8001e00:	601a      	str	r2, [r3, #0]
 8001e02:	605a      	str	r2, [r3, #4]
 8001e04:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001e06:	4b21      	ldr	r3, [pc, #132]	@ (8001e8c <MX_TIM2_Init+0xa4>)
 8001e08:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001e0c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001e0e:	4b1f      	ldr	r3, [pc, #124]	@ (8001e8c <MX_TIM2_Init+0xa4>)
 8001e10:	2200      	movs	r2, #0
 8001e12:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e14:	4b1d      	ldr	r3, [pc, #116]	@ (8001e8c <MX_TIM2_Init+0xa4>)
 8001e16:	2200      	movs	r2, #0
 8001e18:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001e1a:	4b1c      	ldr	r3, [pc, #112]	@ (8001e8c <MX_TIM2_Init+0xa4>)
 8001e1c:	f04f 32ff 	mov.w	r2, #4294967295
 8001e20:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e22:	4b1a      	ldr	r3, [pc, #104]	@ (8001e8c <MX_TIM2_Init+0xa4>)
 8001e24:	2200      	movs	r2, #0
 8001e26:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e28:	4b18      	ldr	r3, [pc, #96]	@ (8001e8c <MX_TIM2_Init+0xa4>)
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001e2e:	2303      	movs	r3, #3
 8001e30:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001e32:	2300      	movs	r3, #0
 8001e34:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001e36:	2301      	movs	r3, #1
 8001e38:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 2;
 8001e3e:	2302      	movs	r3, #2
 8001e40:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001e42:	2300      	movs	r3, #0
 8001e44:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001e46:	2301      	movs	r3, #1
 8001e48:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 2;
 8001e4e:	2302      	movs	r3, #2
 8001e50:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001e52:	f107 030c 	add.w	r3, r7, #12
 8001e56:	4619      	mov	r1, r3
 8001e58:	480c      	ldr	r0, [pc, #48]	@ (8001e8c <MX_TIM2_Init+0xa4>)
 8001e5a:	f004 fc8b 	bl	8006774 <HAL_TIM_Encoder_Init>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d001      	beq.n	8001e68 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 8001e64:	f001 fa56 	bl	8003314 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e68:	2300      	movs	r3, #0
 8001e6a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001e70:	463b      	mov	r3, r7
 8001e72:	4619      	mov	r1, r3
 8001e74:	4805      	ldr	r0, [pc, #20]	@ (8001e8c <MX_TIM2_Init+0xa4>)
 8001e76:	f006 f901 	bl	800807c <HAL_TIMEx_MasterConfigSynchronization>
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d001      	beq.n	8001e84 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8001e80:	f001 fa48 	bl	8003314 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001e84:	bf00      	nop
 8001e86:	3730      	adds	r7, #48	@ 0x30
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bd80      	pop	{r7, pc}
 8001e8c:	20000304 	.word	0x20000304

08001e90 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b08e      	sub	sp, #56	@ 0x38
 8001e94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e96:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	601a      	str	r2, [r3, #0]
 8001e9e:	605a      	str	r2, [r3, #4]
 8001ea0:	609a      	str	r2, [r3, #8]
 8001ea2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ea4:	f107 031c 	add.w	r3, r7, #28
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	601a      	str	r2, [r3, #0]
 8001eac:	605a      	str	r2, [r3, #4]
 8001eae:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001eb0:	463b      	mov	r3, r7
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	601a      	str	r2, [r3, #0]
 8001eb6:	605a      	str	r2, [r3, #4]
 8001eb8:	609a      	str	r2, [r3, #8]
 8001eba:	60da      	str	r2, [r3, #12]
 8001ebc:	611a      	str	r2, [r3, #16]
 8001ebe:	615a      	str	r2, [r3, #20]
 8001ec0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001ec2:	4b2c      	ldr	r3, [pc, #176]	@ (8001f74 <MX_TIM3_Init+0xe4>)
 8001ec4:	4a2c      	ldr	r2, [pc, #176]	@ (8001f78 <MX_TIM3_Init+0xe8>)
 8001ec6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1;
 8001ec8:	4b2a      	ldr	r3, [pc, #168]	@ (8001f74 <MX_TIM3_Init+0xe4>)
 8001eca:	2201      	movs	r2, #1
 8001ecc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ece:	4b29      	ldr	r3, [pc, #164]	@ (8001f74 <MX_TIM3_Init+0xe4>)
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 106;
 8001ed4:	4b27      	ldr	r3, [pc, #156]	@ (8001f74 <MX_TIM3_Init+0xe4>)
 8001ed6:	226a      	movs	r2, #106	@ 0x6a
 8001ed8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001eda:	4b26      	ldr	r3, [pc, #152]	@ (8001f74 <MX_TIM3_Init+0xe4>)
 8001edc:	2200      	movs	r2, #0
 8001ede:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ee0:	4b24      	ldr	r3, [pc, #144]	@ (8001f74 <MX_TIM3_Init+0xe4>)
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001ee6:	4823      	ldr	r0, [pc, #140]	@ (8001f74 <MX_TIM3_Init+0xe4>)
 8001ee8:	f003 fd90 	bl	8005a0c <HAL_TIM_Base_Init>
 8001eec:	4603      	mov	r3, r0
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d001      	beq.n	8001ef6 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8001ef2:	f001 fa0f 	bl	8003314 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ef6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001efa:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001efc:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001f00:	4619      	mov	r1, r3
 8001f02:	481c      	ldr	r0, [pc, #112]	@ (8001f74 <MX_TIM3_Init+0xe4>)
 8001f04:	f005 f806 	bl	8006f14 <HAL_TIM_ConfigClockSource>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d001      	beq.n	8001f12 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8001f0e:	f001 fa01 	bl	8003314 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001f12:	4818      	ldr	r0, [pc, #96]	@ (8001f74 <MX_TIM3_Init+0xe4>)
 8001f14:	f003 fef6 	bl	8005d04 <HAL_TIM_PWM_Init>
 8001f18:	4603      	mov	r3, r0
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d001      	beq.n	8001f22 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8001f1e:	f001 f9f9 	bl	8003314 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f22:	2300      	movs	r3, #0
 8001f24:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f26:	2300      	movs	r3, #0
 8001f28:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001f2a:	f107 031c 	add.w	r3, r7, #28
 8001f2e:	4619      	mov	r1, r3
 8001f30:	4810      	ldr	r0, [pc, #64]	@ (8001f74 <MX_TIM3_Init+0xe4>)
 8001f32:	f006 f8a3 	bl	800807c <HAL_TIMEx_MasterConfigSynchronization>
 8001f36:	4603      	mov	r3, r0
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d001      	beq.n	8001f40 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001f3c:	f001 f9ea 	bl	8003314 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f40:	2360      	movs	r3, #96	@ 0x60
 8001f42:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001f44:	2300      	movs	r3, #0
 8001f46:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f48:	2300      	movs	r3, #0
 8001f4a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001f50:	463b      	mov	r3, r7
 8001f52:	2204      	movs	r2, #4
 8001f54:	4619      	mov	r1, r3
 8001f56:	4807      	ldr	r0, [pc, #28]	@ (8001f74 <MX_TIM3_Init+0xe4>)
 8001f58:	f004 fec8 	bl	8006cec <HAL_TIM_PWM_ConfigChannel>
 8001f5c:	4603      	mov	r3, r0
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d001      	beq.n	8001f66 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8001f62:	f001 f9d7 	bl	8003314 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001f66:	4803      	ldr	r0, [pc, #12]	@ (8001f74 <MX_TIM3_Init+0xe4>)
 8001f68:	f001 fb44 	bl	80035f4 <HAL_TIM_MspPostInit>

}
 8001f6c:	bf00      	nop
 8001f6e:	3738      	adds	r7, #56	@ 0x38
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bd80      	pop	{r7, pc}
 8001f74:	200003d0 	.word	0x200003d0
 8001f78:	40000400 	.word	0x40000400

08001f7c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b088      	sub	sp, #32
 8001f80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f82:	f107 0310 	add.w	r3, r7, #16
 8001f86:	2200      	movs	r2, #0
 8001f88:	601a      	str	r2, [r3, #0]
 8001f8a:	605a      	str	r2, [r3, #4]
 8001f8c:	609a      	str	r2, [r3, #8]
 8001f8e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f90:	1d3b      	adds	r3, r7, #4
 8001f92:	2200      	movs	r2, #0
 8001f94:	601a      	str	r2, [r3, #0]
 8001f96:	605a      	str	r2, [r3, #4]
 8001f98:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001f9a:	4b1d      	ldr	r3, [pc, #116]	@ (8002010 <MX_TIM4_Init+0x94>)
 8001f9c:	4a1d      	ldr	r2, [pc, #116]	@ (8002014 <MX_TIM4_Init+0x98>)
 8001f9e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 169;
 8001fa0:	4b1b      	ldr	r3, [pc, #108]	@ (8002010 <MX_TIM4_Init+0x94>)
 8001fa2:	22a9      	movs	r2, #169	@ 0xa9
 8001fa4:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fa6:	4b1a      	ldr	r3, [pc, #104]	@ (8002010 <MX_TIM4_Init+0x94>)
 8001fa8:	2200      	movs	r2, #0
 8001faa:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 999;
 8001fac:	4b18      	ldr	r3, [pc, #96]	@ (8002010 <MX_TIM4_Init+0x94>)
 8001fae:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001fb2:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fb4:	4b16      	ldr	r3, [pc, #88]	@ (8002010 <MX_TIM4_Init+0x94>)
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fba:	4b15      	ldr	r3, [pc, #84]	@ (8002010 <MX_TIM4_Init+0x94>)
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001fc0:	4813      	ldr	r0, [pc, #76]	@ (8002010 <MX_TIM4_Init+0x94>)
 8001fc2:	f003 fd23 	bl	8005a0c <HAL_TIM_Base_Init>
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d001      	beq.n	8001fd0 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8001fcc:	f001 f9a2 	bl	8003314 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001fd0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001fd4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001fd6:	f107 0310 	add.w	r3, r7, #16
 8001fda:	4619      	mov	r1, r3
 8001fdc:	480c      	ldr	r0, [pc, #48]	@ (8002010 <MX_TIM4_Init+0x94>)
 8001fde:	f004 ff99 	bl	8006f14 <HAL_TIM_ConfigClockSource>
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d001      	beq.n	8001fec <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8001fe8:	f001 f994 	bl	8003314 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001fec:	2300      	movs	r3, #0
 8001fee:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001ff4:	1d3b      	adds	r3, r7, #4
 8001ff6:	4619      	mov	r1, r3
 8001ff8:	4805      	ldr	r0, [pc, #20]	@ (8002010 <MX_TIM4_Init+0x94>)
 8001ffa:	f006 f83f 	bl	800807c <HAL_TIMEx_MasterConfigSynchronization>
 8001ffe:	4603      	mov	r3, r0
 8002000:	2b00      	cmp	r3, #0
 8002002:	d001      	beq.n	8002008 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8002004:	f001 f986 	bl	8003314 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002008:	bf00      	nop
 800200a:	3720      	adds	r7, #32
 800200c:	46bd      	mov	sp, r7
 800200e:	bd80      	pop	{r7, pc}
 8002010:	2000049c 	.word	0x2000049c
 8002014:	40000800 	.word	0x40000800

08002018 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b088      	sub	sp, #32
 800201c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800201e:	f107 0310 	add.w	r3, r7, #16
 8002022:	2200      	movs	r2, #0
 8002024:	601a      	str	r2, [r3, #0]
 8002026:	605a      	str	r2, [r3, #4]
 8002028:	609a      	str	r2, [r3, #8]
 800202a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800202c:	1d3b      	adds	r3, r7, #4
 800202e:	2200      	movs	r2, #0
 8002030:	601a      	str	r2, [r3, #0]
 8002032:	605a      	str	r2, [r3, #4]
 8002034:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002036:	4b1e      	ldr	r3, [pc, #120]	@ (80020b0 <MX_TIM5_Init+0x98>)
 8002038:	4a1e      	ldr	r2, [pc, #120]	@ (80020b4 <MX_TIM5_Init+0x9c>)
 800203a:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 16999;
 800203c:	4b1c      	ldr	r3, [pc, #112]	@ (80020b0 <MX_TIM5_Init+0x98>)
 800203e:	f244 2267 	movw	r2, #16999	@ 0x4267
 8002042:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002044:	4b1a      	ldr	r3, [pc, #104]	@ (80020b0 <MX_TIM5_Init+0x98>)
 8002046:	2200      	movs	r2, #0
 8002048:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 1999;
 800204a:	4b19      	ldr	r3, [pc, #100]	@ (80020b0 <MX_TIM5_Init+0x98>)
 800204c:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 8002050:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002052:	4b17      	ldr	r3, [pc, #92]	@ (80020b0 <MX_TIM5_Init+0x98>)
 8002054:	2200      	movs	r2, #0
 8002056:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002058:	4b15      	ldr	r3, [pc, #84]	@ (80020b0 <MX_TIM5_Init+0x98>)
 800205a:	2200      	movs	r2, #0
 800205c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800205e:	4814      	ldr	r0, [pc, #80]	@ (80020b0 <MX_TIM5_Init+0x98>)
 8002060:	f003 fcd4 	bl	8005a0c <HAL_TIM_Base_Init>
 8002064:	4603      	mov	r3, r0
 8002066:	2b00      	cmp	r3, #0
 8002068:	d001      	beq.n	800206e <MX_TIM5_Init+0x56>
  {
    Error_Handler();
 800206a:	f001 f953 	bl	8003314 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800206e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002072:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8002074:	f107 0310 	add.w	r3, r7, #16
 8002078:	4619      	mov	r1, r3
 800207a:	480d      	ldr	r0, [pc, #52]	@ (80020b0 <MX_TIM5_Init+0x98>)
 800207c:	f004 ff4a 	bl	8006f14 <HAL_TIM_ConfigClockSource>
 8002080:	4603      	mov	r3, r0
 8002082:	2b00      	cmp	r3, #0
 8002084:	d001      	beq.n	800208a <MX_TIM5_Init+0x72>
  {
    Error_Handler();
 8002086:	f001 f945 	bl	8003314 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800208a:	2300      	movs	r3, #0
 800208c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800208e:	2300      	movs	r3, #0
 8002090:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002092:	1d3b      	adds	r3, r7, #4
 8002094:	4619      	mov	r1, r3
 8002096:	4806      	ldr	r0, [pc, #24]	@ (80020b0 <MX_TIM5_Init+0x98>)
 8002098:	f005 fff0 	bl	800807c <HAL_TIMEx_MasterConfigSynchronization>
 800209c:	4603      	mov	r3, r0
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d001      	beq.n	80020a6 <MX_TIM5_Init+0x8e>
  {
    Error_Handler();
 80020a2:	f001 f937 	bl	8003314 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80020a6:	bf00      	nop
 80020a8:	3720      	adds	r7, #32
 80020aa:	46bd      	mov	sp, r7
 80020ac:	bd80      	pop	{r7, pc}
 80020ae:	bf00      	nop
 80020b0:	20000568 	.word	0x20000568
 80020b4:	40000c00 	.word	0x40000c00

080020b8 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b084      	sub	sp, #16
 80020bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020be:	1d3b      	adds	r3, r7, #4
 80020c0:	2200      	movs	r2, #0
 80020c2:	601a      	str	r2, [r3, #0]
 80020c4:	605a      	str	r2, [r3, #4]
 80020c6:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80020c8:	4b14      	ldr	r3, [pc, #80]	@ (800211c <MX_TIM7_Init+0x64>)
 80020ca:	4a15      	ldr	r2, [pc, #84]	@ (8002120 <MX_TIM7_Init+0x68>)
 80020cc:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 169;
 80020ce:	4b13      	ldr	r3, [pc, #76]	@ (800211c <MX_TIM7_Init+0x64>)
 80020d0:	22a9      	movs	r2, #169	@ 0xa9
 80020d2:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020d4:	4b11      	ldr	r3, [pc, #68]	@ (800211c <MX_TIM7_Init+0x64>)
 80020d6:	2200      	movs	r2, #0
 80020d8:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 999;
 80020da:	4b10      	ldr	r3, [pc, #64]	@ (800211c <MX_TIM7_Init+0x64>)
 80020dc:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80020e0:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020e2:	4b0e      	ldr	r3, [pc, #56]	@ (800211c <MX_TIM7_Init+0x64>)
 80020e4:	2200      	movs	r2, #0
 80020e6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80020e8:	480c      	ldr	r0, [pc, #48]	@ (800211c <MX_TIM7_Init+0x64>)
 80020ea:	f003 fc8f 	bl	8005a0c <HAL_TIM_Base_Init>
 80020ee:	4603      	mov	r3, r0
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d001      	beq.n	80020f8 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 80020f4:	f001 f90e 	bl	8003314 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020f8:	2300      	movs	r3, #0
 80020fa:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020fc:	2300      	movs	r3, #0
 80020fe:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8002100:	1d3b      	adds	r3, r7, #4
 8002102:	4619      	mov	r1, r3
 8002104:	4805      	ldr	r0, [pc, #20]	@ (800211c <MX_TIM7_Init+0x64>)
 8002106:	f005 ffb9 	bl	800807c <HAL_TIMEx_MasterConfigSynchronization>
 800210a:	4603      	mov	r3, r0
 800210c:	2b00      	cmp	r3, #0
 800210e:	d001      	beq.n	8002114 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8002110:	f001 f900 	bl	8003314 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8002114:	bf00      	nop
 8002116:	3710      	adds	r7, #16
 8002118:	46bd      	mov	sp, r7
 800211a:	bd80      	pop	{r7, pc}
 800211c:	20000634 	.word	0x20000634
 8002120:	40001400 	.word	0x40001400

08002124 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8002128:	4b0f      	ldr	r3, [pc, #60]	@ (8002168 <MX_TIM16_Init+0x44>)
 800212a:	4a10      	ldr	r2, [pc, #64]	@ (800216c <MX_TIM16_Init+0x48>)
 800212c:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 169;
 800212e:	4b0e      	ldr	r3, [pc, #56]	@ (8002168 <MX_TIM16_Init+0x44>)
 8002130:	22a9      	movs	r2, #169	@ 0xa9
 8002132:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002134:	4b0c      	ldr	r3, [pc, #48]	@ (8002168 <MX_TIM16_Init+0x44>)
 8002136:	2200      	movs	r2, #0
 8002138:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 999;
 800213a:	4b0b      	ldr	r3, [pc, #44]	@ (8002168 <MX_TIM16_Init+0x44>)
 800213c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002140:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002142:	4b09      	ldr	r3, [pc, #36]	@ (8002168 <MX_TIM16_Init+0x44>)
 8002144:	2200      	movs	r2, #0
 8002146:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8002148:	4b07      	ldr	r3, [pc, #28]	@ (8002168 <MX_TIM16_Init+0x44>)
 800214a:	2200      	movs	r2, #0
 800214c:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800214e:	4b06      	ldr	r3, [pc, #24]	@ (8002168 <MX_TIM16_Init+0x44>)
 8002150:	2200      	movs	r2, #0
 8002152:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8002154:	4804      	ldr	r0, [pc, #16]	@ (8002168 <MX_TIM16_Init+0x44>)
 8002156:	f003 fc59 	bl	8005a0c <HAL_TIM_Base_Init>
 800215a:	4603      	mov	r3, r0
 800215c:	2b00      	cmp	r3, #0
 800215e:	d001      	beq.n	8002164 <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 8002160:	f001 f8d8 	bl	8003314 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8002164:	bf00      	nop
 8002166:	bd80      	pop	{r7, pc}
 8002168:	20000700 	.word	0x20000700
 800216c:	40014400 	.word	0x40014400

08002170 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002174:	4b22      	ldr	r3, [pc, #136]	@ (8002200 <MX_USART1_UART_Init+0x90>)
 8002176:	4a23      	ldr	r2, [pc, #140]	@ (8002204 <MX_USART1_UART_Init+0x94>)
 8002178:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800217a:	4b21      	ldr	r3, [pc, #132]	@ (8002200 <MX_USART1_UART_Init+0x90>)
 800217c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002180:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002182:	4b1f      	ldr	r3, [pc, #124]	@ (8002200 <MX_USART1_UART_Init+0x90>)
 8002184:	2200      	movs	r2, #0
 8002186:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002188:	4b1d      	ldr	r3, [pc, #116]	@ (8002200 <MX_USART1_UART_Init+0x90>)
 800218a:	2200      	movs	r2, #0
 800218c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800218e:	4b1c      	ldr	r3, [pc, #112]	@ (8002200 <MX_USART1_UART_Init+0x90>)
 8002190:	2200      	movs	r2, #0
 8002192:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002194:	4b1a      	ldr	r3, [pc, #104]	@ (8002200 <MX_USART1_UART_Init+0x90>)
 8002196:	220c      	movs	r2, #12
 8002198:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800219a:	4b19      	ldr	r3, [pc, #100]	@ (8002200 <MX_USART1_UART_Init+0x90>)
 800219c:	2200      	movs	r2, #0
 800219e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80021a0:	4b17      	ldr	r3, [pc, #92]	@ (8002200 <MX_USART1_UART_Init+0x90>)
 80021a2:	2200      	movs	r2, #0
 80021a4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80021a6:	4b16      	ldr	r3, [pc, #88]	@ (8002200 <MX_USART1_UART_Init+0x90>)
 80021a8:	2200      	movs	r2, #0
 80021aa:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80021ac:	4b14      	ldr	r3, [pc, #80]	@ (8002200 <MX_USART1_UART_Init+0x90>)
 80021ae:	2200      	movs	r2, #0
 80021b0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80021b2:	4b13      	ldr	r3, [pc, #76]	@ (8002200 <MX_USART1_UART_Init+0x90>)
 80021b4:	2200      	movs	r2, #0
 80021b6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80021b8:	4811      	ldr	r0, [pc, #68]	@ (8002200 <MX_USART1_UART_Init+0x90>)
 80021ba:	f006 f9fb 	bl	80085b4 <HAL_UART_Init>
 80021be:	4603      	mov	r3, r0
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d001      	beq.n	80021c8 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80021c4:	f001 f8a6 	bl	8003314 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80021c8:	2100      	movs	r1, #0
 80021ca:	480d      	ldr	r0, [pc, #52]	@ (8002200 <MX_USART1_UART_Init+0x90>)
 80021cc:	f008 f81b 	bl	800a206 <HAL_UARTEx_SetTxFifoThreshold>
 80021d0:	4603      	mov	r3, r0
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d001      	beq.n	80021da <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80021d6:	f001 f89d 	bl	8003314 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80021da:	2100      	movs	r1, #0
 80021dc:	4808      	ldr	r0, [pc, #32]	@ (8002200 <MX_USART1_UART_Init+0x90>)
 80021de:	f008 f850 	bl	800a282 <HAL_UARTEx_SetRxFifoThreshold>
 80021e2:	4603      	mov	r3, r0
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d001      	beq.n	80021ec <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80021e8:	f001 f894 	bl	8003314 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80021ec:	4804      	ldr	r0, [pc, #16]	@ (8002200 <MX_USART1_UART_Init+0x90>)
 80021ee:	f007 ffd1 	bl	800a194 <HAL_UARTEx_DisableFifoMode>
 80021f2:	4603      	mov	r3, r0
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d001      	beq.n	80021fc <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80021f8:	f001 f88c 	bl	8003314 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80021fc:	bf00      	nop
 80021fe:	bd80      	pop	{r7, pc}
 8002200:	2000082c 	.word	0x2000082c
 8002204:	40013800 	.word	0x40013800

08002208 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800220c:	4b23      	ldr	r3, [pc, #140]	@ (800229c <MX_USART2_UART_Init+0x94>)
 800220e:	4a24      	ldr	r2, [pc, #144]	@ (80022a0 <MX_USART2_UART_Init+0x98>)
 8002210:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 19200;
 8002212:	4b22      	ldr	r3, [pc, #136]	@ (800229c <MX_USART2_UART_Init+0x94>)
 8002214:	f44f 4296 	mov.w	r2, #19200	@ 0x4b00
 8002218:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 800221a:	4b20      	ldr	r3, [pc, #128]	@ (800229c <MX_USART2_UART_Init+0x94>)
 800221c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002220:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002222:	4b1e      	ldr	r3, [pc, #120]	@ (800229c <MX_USART2_UART_Init+0x94>)
 8002224:	2200      	movs	r2, #0
 8002226:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 8002228:	4b1c      	ldr	r3, [pc, #112]	@ (800229c <MX_USART2_UART_Init+0x94>)
 800222a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800222e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002230:	4b1a      	ldr	r3, [pc, #104]	@ (800229c <MX_USART2_UART_Init+0x94>)
 8002232:	220c      	movs	r2, #12
 8002234:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002236:	4b19      	ldr	r3, [pc, #100]	@ (800229c <MX_USART2_UART_Init+0x94>)
 8002238:	2200      	movs	r2, #0
 800223a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800223c:	4b17      	ldr	r3, [pc, #92]	@ (800229c <MX_USART2_UART_Init+0x94>)
 800223e:	2200      	movs	r2, #0
 8002240:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002242:	4b16      	ldr	r3, [pc, #88]	@ (800229c <MX_USART2_UART_Init+0x94>)
 8002244:	2200      	movs	r2, #0
 8002246:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002248:	4b14      	ldr	r3, [pc, #80]	@ (800229c <MX_USART2_UART_Init+0x94>)
 800224a:	2200      	movs	r2, #0
 800224c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800224e:	4b13      	ldr	r3, [pc, #76]	@ (800229c <MX_USART2_UART_Init+0x94>)
 8002250:	2200      	movs	r2, #0
 8002252:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002254:	4811      	ldr	r0, [pc, #68]	@ (800229c <MX_USART2_UART_Init+0x94>)
 8002256:	f006 f9ad 	bl	80085b4 <HAL_UART_Init>
 800225a:	4603      	mov	r3, r0
 800225c:	2b00      	cmp	r3, #0
 800225e:	d001      	beq.n	8002264 <MX_USART2_UART_Init+0x5c>
  {
    Error_Handler();
 8002260:	f001 f858 	bl	8003314 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002264:	2100      	movs	r1, #0
 8002266:	480d      	ldr	r0, [pc, #52]	@ (800229c <MX_USART2_UART_Init+0x94>)
 8002268:	f007 ffcd 	bl	800a206 <HAL_UARTEx_SetTxFifoThreshold>
 800226c:	4603      	mov	r3, r0
 800226e:	2b00      	cmp	r3, #0
 8002270:	d001      	beq.n	8002276 <MX_USART2_UART_Init+0x6e>
  {
    Error_Handler();
 8002272:	f001 f84f 	bl	8003314 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002276:	2100      	movs	r1, #0
 8002278:	4808      	ldr	r0, [pc, #32]	@ (800229c <MX_USART2_UART_Init+0x94>)
 800227a:	f008 f802 	bl	800a282 <HAL_UARTEx_SetRxFifoThreshold>
 800227e:	4603      	mov	r3, r0
 8002280:	2b00      	cmp	r3, #0
 8002282:	d001      	beq.n	8002288 <MX_USART2_UART_Init+0x80>
  {
    Error_Handler();
 8002284:	f001 f846 	bl	8003314 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8002288:	4804      	ldr	r0, [pc, #16]	@ (800229c <MX_USART2_UART_Init+0x94>)
 800228a:	f007 ff83 	bl	800a194 <HAL_UARTEx_DisableFifoMode>
 800228e:	4603      	mov	r3, r0
 8002290:	2b00      	cmp	r3, #0
 8002292:	d001      	beq.n	8002298 <MX_USART2_UART_Init+0x90>
  {
    Error_Handler();
 8002294:	f001 f83e 	bl	8003314 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002298:	bf00      	nop
 800229a:	bd80      	pop	{r7, pc}
 800229c:	200008f8 	.word	0x200008f8
 80022a0:	40004400 	.word	0x40004400

080022a4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b084      	sub	sp, #16
 80022a8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80022aa:	4b24      	ldr	r3, [pc, #144]	@ (800233c <MX_DMA_Init+0x98>)
 80022ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80022ae:	4a23      	ldr	r2, [pc, #140]	@ (800233c <MX_DMA_Init+0x98>)
 80022b0:	f043 0304 	orr.w	r3, r3, #4
 80022b4:	6493      	str	r3, [r2, #72]	@ 0x48
 80022b6:	4b21      	ldr	r3, [pc, #132]	@ (800233c <MX_DMA_Init+0x98>)
 80022b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80022ba:	f003 0304 	and.w	r3, r3, #4
 80022be:	60fb      	str	r3, [r7, #12]
 80022c0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80022c2:	4b1e      	ldr	r3, [pc, #120]	@ (800233c <MX_DMA_Init+0x98>)
 80022c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80022c6:	4a1d      	ldr	r2, [pc, #116]	@ (800233c <MX_DMA_Init+0x98>)
 80022c8:	f043 0301 	orr.w	r3, r3, #1
 80022cc:	6493      	str	r3, [r2, #72]	@ 0x48
 80022ce:	4b1b      	ldr	r3, [pc, #108]	@ (800233c <MX_DMA_Init+0x98>)
 80022d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80022d2:	f003 0301 	and.w	r3, r3, #1
 80022d6:	60bb      	str	r3, [r7, #8]
 80022d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80022da:	4b18      	ldr	r3, [pc, #96]	@ (800233c <MX_DMA_Init+0x98>)
 80022dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80022de:	4a17      	ldr	r2, [pc, #92]	@ (800233c <MX_DMA_Init+0x98>)
 80022e0:	f043 0302 	orr.w	r3, r3, #2
 80022e4:	6493      	str	r3, [r2, #72]	@ 0x48
 80022e6:	4b15      	ldr	r3, [pc, #84]	@ (800233c <MX_DMA_Init+0x98>)
 80022e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80022ea:	f003 0302 	and.w	r3, r3, #2
 80022ee:	607b      	str	r3, [r7, #4]
 80022f0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80022f2:	2200      	movs	r2, #0
 80022f4:	2100      	movs	r1, #0
 80022f6:	200b      	movs	r0, #11
 80022f8:	f001 fe27 	bl	8003f4a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80022fc:	200b      	movs	r0, #11
 80022fe:	f001 fe3e 	bl	8003f7e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8002302:	2200      	movs	r2, #0
 8002304:	2100      	movs	r1, #0
 8002306:	200c      	movs	r0, #12
 8002308:	f001 fe1f 	bl	8003f4a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800230c:	200c      	movs	r0, #12
 800230e:	f001 fe36 	bl	8003f7e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8002312:	2200      	movs	r2, #0
 8002314:	2100      	movs	r1, #0
 8002316:	200d      	movs	r0, #13
 8002318:	f001 fe17 	bl	8003f4a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 800231c:	200d      	movs	r0, #13
 800231e:	f001 fe2e 	bl	8003f7e <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel2_IRQn, 0, 0);
 8002322:	2200      	movs	r2, #0
 8002324:	2100      	movs	r1, #0
 8002326:	2039      	movs	r0, #57	@ 0x39
 8002328:	f001 fe0f 	bl	8003f4a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel2_IRQn);
 800232c:	2039      	movs	r0, #57	@ 0x39
 800232e:	f001 fe26 	bl	8003f7e <HAL_NVIC_EnableIRQ>

}
 8002332:	bf00      	nop
 8002334:	3710      	adds	r7, #16
 8002336:	46bd      	mov	sp, r7
 8002338:	bd80      	pop	{r7, pc}
 800233a:	bf00      	nop
 800233c:	40021000 	.word	0x40021000

08002340 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b08a      	sub	sp, #40	@ 0x28
 8002344:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002346:	f107 0314 	add.w	r3, r7, #20
 800234a:	2200      	movs	r2, #0
 800234c:	601a      	str	r2, [r3, #0]
 800234e:	605a      	str	r2, [r3, #4]
 8002350:	609a      	str	r2, [r3, #8]
 8002352:	60da      	str	r2, [r3, #12]
 8002354:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002356:	4b57      	ldr	r3, [pc, #348]	@ (80024b4 <MX_GPIO_Init+0x174>)
 8002358:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800235a:	4a56      	ldr	r2, [pc, #344]	@ (80024b4 <MX_GPIO_Init+0x174>)
 800235c:	f043 0304 	orr.w	r3, r3, #4
 8002360:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002362:	4b54      	ldr	r3, [pc, #336]	@ (80024b4 <MX_GPIO_Init+0x174>)
 8002364:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002366:	f003 0304 	and.w	r3, r3, #4
 800236a:	613b      	str	r3, [r7, #16]
 800236c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800236e:	4b51      	ldr	r3, [pc, #324]	@ (80024b4 <MX_GPIO_Init+0x174>)
 8002370:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002372:	4a50      	ldr	r2, [pc, #320]	@ (80024b4 <MX_GPIO_Init+0x174>)
 8002374:	f043 0320 	orr.w	r3, r3, #32
 8002378:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800237a:	4b4e      	ldr	r3, [pc, #312]	@ (80024b4 <MX_GPIO_Init+0x174>)
 800237c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800237e:	f003 0320 	and.w	r3, r3, #32
 8002382:	60fb      	str	r3, [r7, #12]
 8002384:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002386:	4b4b      	ldr	r3, [pc, #300]	@ (80024b4 <MX_GPIO_Init+0x174>)
 8002388:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800238a:	4a4a      	ldr	r2, [pc, #296]	@ (80024b4 <MX_GPIO_Init+0x174>)
 800238c:	f043 0301 	orr.w	r3, r3, #1
 8002390:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002392:	4b48      	ldr	r3, [pc, #288]	@ (80024b4 <MX_GPIO_Init+0x174>)
 8002394:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002396:	f003 0301 	and.w	r3, r3, #1
 800239a:	60bb      	str	r3, [r7, #8]
 800239c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800239e:	4b45      	ldr	r3, [pc, #276]	@ (80024b4 <MX_GPIO_Init+0x174>)
 80023a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023a2:	4a44      	ldr	r2, [pc, #272]	@ (80024b4 <MX_GPIO_Init+0x174>)
 80023a4:	f043 0302 	orr.w	r3, r3, #2
 80023a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80023aa:	4b42      	ldr	r3, [pc, #264]	@ (80024b4 <MX_GPIO_Init+0x174>)
 80023ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023ae:	f003 0302 	and.w	r3, r3, #2
 80023b2:	607b      	str	r3, [r7, #4]
 80023b4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_10|GPIO_PIN_4|GPIO_PIN_9, GPIO_PIN_SET);
 80023b6:	2201      	movs	r2, #1
 80023b8:	f240 6111 	movw	r1, #1553	@ 0x611
 80023bc:	483e      	ldr	r0, [pc, #248]	@ (80024b8 <MX_GPIO_Init+0x178>)
 80023be:	f002 fac5 	bl	800494c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_SET);
 80023c2:	2201      	movs	r2, #1
 80023c4:	2180      	movs	r1, #128	@ 0x80
 80023c6:	483d      	ldr	r0, [pc, #244]	@ (80024bc <MX_GPIO_Init+0x17c>)
 80023c8:	f002 fac0 	bl	800494c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80023cc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80023d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80023d2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80023d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023d8:	2300      	movs	r3, #0
 80023da:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80023dc:	f107 0314 	add.w	r3, r7, #20
 80023e0:	4619      	mov	r1, r3
 80023e2:	4836      	ldr	r0, [pc, #216]	@ (80024bc <MX_GPIO_Init+0x17c>)
 80023e4:	f002 f918 	bl	8004618 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80023e8:	2380      	movs	r3, #128	@ 0x80
 80023ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023ec:	2300      	movs	r3, #0
 80023ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80023f0:	2301      	movs	r3, #1
 80023f2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023f4:	f107 0314 	add.w	r3, r7, #20
 80023f8:	4619      	mov	r1, r3
 80023fa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80023fe:	f002 f90b 	bl	8004618 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB10 PB4 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_10|GPIO_PIN_4|GPIO_PIN_9;
 8002402:	f240 6311 	movw	r3, #1553	@ 0x611
 8002406:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002408:	2301      	movs	r3, #1
 800240a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800240c:	2300      	movs	r3, #0
 800240e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002410:	2300      	movs	r3, #0
 8002412:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002414:	f107 0314 	add.w	r3, r7, #20
 8002418:	4619      	mov	r1, r3
 800241a:	4827      	ldr	r0, [pc, #156]	@ (80024b8 <MX_GPIO_Init+0x178>)
 800241c:	f002 f8fc 	bl	8004618 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002420:	2380      	movs	r3, #128	@ 0x80
 8002422:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002424:	2301      	movs	r3, #1
 8002426:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002428:	2300      	movs	r3, #0
 800242a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800242c:	2300      	movs	r3, #0
 800242e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002430:	f107 0314 	add.w	r3, r7, #20
 8002434:	4619      	mov	r1, r3
 8002436:	4821      	ldr	r0, [pc, #132]	@ (80024bc <MX_GPIO_Init+0x17c>)
 8002438:	f002 f8ee 	bl	8004618 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 800243c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002440:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002442:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8002446:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002448:	2301      	movs	r3, #1
 800244a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800244c:	f107 0314 	add.w	r3, r7, #20
 8002450:	4619      	mov	r1, r3
 8002452:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002456:	f002 f8df 	bl	8004618 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 800245a:	2320      	movs	r3, #32
 800245c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800245e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8002462:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002464:	2301      	movs	r3, #1
 8002466:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002468:	f107 0314 	add.w	r3, r7, #20
 800246c:	4619      	mov	r1, r3
 800246e:	4812      	ldr	r0, [pc, #72]	@ (80024b8 <MX_GPIO_Init+0x178>)
 8002470:	f002 f8d2 	bl	8004618 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002474:	2340      	movs	r3, #64	@ 0x40
 8002476:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002478:	2300      	movs	r3, #0
 800247a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800247c:	2301      	movs	r3, #1
 800247e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002480:	f107 0314 	add.w	r3, r7, #20
 8002484:	4619      	mov	r1, r3
 8002486:	480c      	ldr	r0, [pc, #48]	@ (80024b8 <MX_GPIO_Init+0x178>)
 8002488:	f002 f8c6 	bl	8004618 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800248c:	2200      	movs	r2, #0
 800248e:	2100      	movs	r1, #0
 8002490:	2017      	movs	r0, #23
 8002492:	f001 fd5a 	bl	8003f4a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002496:	2017      	movs	r0, #23
 8002498:	f001 fd71 	bl	8003f7e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800249c:	2200      	movs	r2, #0
 800249e:	2100      	movs	r1, #0
 80024a0:	2028      	movs	r0, #40	@ 0x28
 80024a2:	f001 fd52 	bl	8003f4a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80024a6:	2028      	movs	r0, #40	@ 0x28
 80024a8:	f001 fd69 	bl	8003f7e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80024ac:	bf00      	nop
 80024ae:	3728      	adds	r7, #40	@ 0x28
 80024b0:	46bd      	mov	sp, r7
 80024b2:	bd80      	pop	{r7, pc}
 80024b4:	40021000 	.word	0x40021000
 80024b8:	48000400 	.word	0x48000400
 80024bc:	48000800 	.word	0x48000800

080024c0 <generate_trapezoidal_velocity_profile>:

/* USER CODE BEGIN 4 */

///TRAJECTORY
void generate_trapezoidal_velocity_profile(double t2, double x2) {
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b084      	sub	sp, #16
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	ed87 0b02 	vstr	d0, [r7, #8]
 80024ca:	ed87 1b00 	vstr	d1, [r7]
  // Total displacement and time interval
	total_displacement = x2 - qeifloat;
 80024ce:	4b29      	ldr	r3, [pc, #164]	@ (8002574 <generate_trapezoidal_velocity_profile+0xb4>)
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	4618      	mov	r0, r3
 80024d4:	f7fe f804 	bl	80004e0 <__aeabi_f2d>
 80024d8:	4602      	mov	r2, r0
 80024da:	460b      	mov	r3, r1
 80024dc:	e9d7 0100 	ldrd	r0, r1, [r7]
 80024e0:	f7fd fe9e 	bl	8000220 <__aeabi_dsub>
 80024e4:	4602      	mov	r2, r0
 80024e6:	460b      	mov	r3, r1
 80024e8:	4610      	mov	r0, r2
 80024ea:	4619      	mov	r1, r3
 80024ec:	f7fe faaa 	bl	8000a44 <__aeabi_d2f>
 80024f0:	4603      	mov	r3, r0
 80024f2:	4a21      	ldr	r2, [pc, #132]	@ (8002578 <generate_trapezoidal_velocity_profile+0xb8>)
 80024f4:	6013      	str	r3, [r2, #0]
	total_time = t2;
 80024f6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80024fa:	f7fe faa3 	bl	8000a44 <__aeabi_d2f>
 80024fe:	4603      	mov	r3, r0
 8002500:	4a1e      	ldr	r2, [pc, #120]	@ (800257c <generate_trapezoidal_velocity_profile+0xbc>)
 8002502:	6013      	str	r3, [r2, #0]

  // Calculate optimal acceleration time (t_acc) - Assume a reasonable value
	t_acc = total_time / 4;  // This is an assumption; you can adjust it
 8002504:	4b1d      	ldr	r3, [pc, #116]	@ (800257c <generate_trapezoidal_velocity_profile+0xbc>)
 8002506:	ed93 7a00 	vldr	s14, [r3]
 800250a:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 800250e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002512:	4b1b      	ldr	r3, [pc, #108]	@ (8002580 <generate_trapezoidal_velocity_profile+0xc0>)
 8002514:	edc3 7a00 	vstr	s15, [r3]

  // Remaining time for constant velocity phase
	t_const = total_time - 2 * t_acc;
 8002518:	4b18      	ldr	r3, [pc, #96]	@ (800257c <generate_trapezoidal_velocity_profile+0xbc>)
 800251a:	ed93 7a00 	vldr	s14, [r3]
 800251e:	4b18      	ldr	r3, [pc, #96]	@ (8002580 <generate_trapezoidal_velocity_profile+0xc0>)
 8002520:	edd3 7a00 	vldr	s15, [r3]
 8002524:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002528:	ee77 7a67 	vsub.f32	s15, s14, s15
 800252c:	4b15      	ldr	r3, [pc, #84]	@ (8002584 <generate_trapezoidal_velocity_profile+0xc4>)
 800252e:	edc3 7a00 	vstr	s15, [r3]

  // Calculate peak velocity
	Peak = total_displacement / (t_acc + t_const);
 8002532:	4b11      	ldr	r3, [pc, #68]	@ (8002578 <generate_trapezoidal_velocity_profile+0xb8>)
 8002534:	edd3 6a00 	vldr	s13, [r3]
 8002538:	4b11      	ldr	r3, [pc, #68]	@ (8002580 <generate_trapezoidal_velocity_profile+0xc0>)
 800253a:	ed93 7a00 	vldr	s14, [r3]
 800253e:	4b11      	ldr	r3, [pc, #68]	@ (8002584 <generate_trapezoidal_velocity_profile+0xc4>)
 8002540:	edd3 7a00 	vldr	s15, [r3]
 8002544:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002548:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800254c:	4b0e      	ldr	r3, [pc, #56]	@ (8002588 <generate_trapezoidal_velocity_profile+0xc8>)
 800254e:	edc3 7a00 	vstr	s15, [r3]

	HAL_TIM_Base_Start_IT(&htim4);
 8002552:	480e      	ldr	r0, [pc, #56]	@ (800258c <generate_trapezoidal_velocity_profile+0xcc>)
 8002554:	f003 fb2e 	bl	8005bb4 <HAL_TIM_Base_Start_IT>
	piingpong = 0;
 8002558:	4b0d      	ldr	r3, [pc, #52]	@ (8002590 <generate_trapezoidal_velocity_profile+0xd0>)
 800255a:	2200      	movs	r2, #0
 800255c:	801a      	strh	r2, [r3, #0]
	fin = 0;
 800255e:	4b0d      	ldr	r3, [pc, #52]	@ (8002594 <generate_trapezoidal_velocity_profile+0xd4>)
 8002560:	2200      	movs	r2, #0
 8002562:	701a      	strb	r2, [r3, #0]
	Mode = 0;
 8002564:	4b0c      	ldr	r3, [pc, #48]	@ (8002598 <generate_trapezoidal_velocity_profile+0xd8>)
 8002566:	2200      	movs	r2, #0
 8002568:	801a      	strh	r2, [r3, #0]

  }
 800256a:	bf00      	nop
 800256c:	3710      	adds	r7, #16
 800256e:	46bd      	mov	sp, r7
 8002570:	bd80      	pop	{r7, pc}
 8002572:	bf00      	nop
 8002574:	20000aec 	.word	0x20000aec
 8002578:	200011b0 	.word	0x200011b0
 800257c:	200011b4 	.word	0x200011b4
 8002580:	200011b8 	.word	0x200011b8
 8002584:	200011bc 	.word	0x200011bc
 8002588:	200011c0 	.word	0x200011c0
 800258c:	2000049c 	.word	0x2000049c
 8002590:	20000fd2 	.word	0x20000fd2
 8002594:	20001217 	.word	0x20001217
 8002598:	200011dc 	.word	0x200011dc
 800259c:	00000000 	.word	0x00000000

080025a0 <generate_Velocity>:

void generate_Velocity()
{
 80025a0:	b5b0      	push	{r4, r5, r7, lr}
 80025a2:	b084      	sub	sp, #16
 80025a4:	af00      	add	r7, sp, #0
//////acc//////////////

////////////////////
		t = (time_op) * i / num_points;
 80025a6:	4b9c      	ldr	r3, [pc, #624]	@ (8002818 <generate_Velocity+0x278>)
 80025a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025ac:	4610      	mov	r0, r2
 80025ae:	4619      	mov	r1, r3
 80025b0:	f7fe fb60 	bl	8000c74 <__aeabi_ul2f>
 80025b4:	ee07 0a10 	vmov	s14, r0
 80025b8:	4b98      	ldr	r3, [pc, #608]	@ (800281c <generate_Velocity+0x27c>)
 80025ba:	edd3 7a00 	vldr	s15, [r3]
 80025be:	ee67 6a27 	vmul.f32	s13, s14, s15
 80025c2:	4b97      	ldr	r3, [pc, #604]	@ (8002820 <generate_Velocity+0x280>)
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	ee07 3a90 	vmov	s15, r3
 80025ca:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80025ce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80025d2:	4b94      	ldr	r3, [pc, #592]	@ (8002824 <generate_Velocity+0x284>)
 80025d4:	edc3 7a00 	vstr	s15, [r3]
		if (t < t_acc) {
 80025d8:	4b92      	ldr	r3, [pc, #584]	@ (8002824 <generate_Velocity+0x284>)
 80025da:	ed93 7a00 	vldr	s14, [r3]
 80025de:	4b92      	ldr	r3, [pc, #584]	@ (8002828 <generate_Velocity+0x288>)
 80025e0:	edd3 7a00 	vldr	s15, [r3]
 80025e4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80025e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025ec:	d510      	bpl.n	8002610 <generate_Velocity+0x70>
			velocity = (Peak * (t / t_acc));
 80025ee:	4b8d      	ldr	r3, [pc, #564]	@ (8002824 <generate_Velocity+0x284>)
 80025f0:	edd3 6a00 	vldr	s13, [r3]
 80025f4:	4b8c      	ldr	r3, [pc, #560]	@ (8002828 <generate_Velocity+0x288>)
 80025f6:	edd3 7a00 	vldr	s15, [r3]
 80025fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80025fe:	4b8b      	ldr	r3, [pc, #556]	@ (800282c <generate_Velocity+0x28c>)
 8002600:	edd3 7a00 	vldr	s15, [r3]
 8002604:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002608:	4b89      	ldr	r3, [pc, #548]	@ (8002830 <generate_Velocity+0x290>)
 800260a:	edc3 7a00 	vstr	s15, [r3]
 800260e:	e034      	b.n	800267a <generate_Velocity+0xda>
		} else if (t >= t_acc && t <+ t_acc + t_const) {
 8002610:	4b84      	ldr	r3, [pc, #528]	@ (8002824 <generate_Velocity+0x284>)
 8002612:	ed93 7a00 	vldr	s14, [r3]
 8002616:	4b84      	ldr	r3, [pc, #528]	@ (8002828 <generate_Velocity+0x288>)
 8002618:	edd3 7a00 	vldr	s15, [r3]
 800261c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002620:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002624:	db14      	blt.n	8002650 <generate_Velocity+0xb0>
 8002626:	4b80      	ldr	r3, [pc, #512]	@ (8002828 <generate_Velocity+0x288>)
 8002628:	ed93 7a00 	vldr	s14, [r3]
 800262c:	4b81      	ldr	r3, [pc, #516]	@ (8002834 <generate_Velocity+0x294>)
 800262e:	edd3 7a00 	vldr	s15, [r3]
 8002632:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002636:	4b7b      	ldr	r3, [pc, #492]	@ (8002824 <generate_Velocity+0x284>)
 8002638:	edd3 7a00 	vldr	s15, [r3]
 800263c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002640:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002644:	dd04      	ble.n	8002650 <generate_Velocity+0xb0>
			velocity = Peak;
 8002646:	4b79      	ldr	r3, [pc, #484]	@ (800282c <generate_Velocity+0x28c>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	4a79      	ldr	r2, [pc, #484]	@ (8002830 <generate_Velocity+0x290>)
 800264c:	6013      	str	r3, [r2, #0]
 800264e:	e014      	b.n	800267a <generate_Velocity+0xda>
		} else {
			velocity = (Peak * ((time_op - t) / t_acc));
 8002650:	4b72      	ldr	r3, [pc, #456]	@ (800281c <generate_Velocity+0x27c>)
 8002652:	ed93 7a00 	vldr	s14, [r3]
 8002656:	4b73      	ldr	r3, [pc, #460]	@ (8002824 <generate_Velocity+0x284>)
 8002658:	edd3 7a00 	vldr	s15, [r3]
 800265c:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002660:	4b71      	ldr	r3, [pc, #452]	@ (8002828 <generate_Velocity+0x288>)
 8002662:	edd3 7a00 	vldr	s15, [r3]
 8002666:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800266a:	4b70      	ldr	r3, [pc, #448]	@ (800282c <generate_Velocity+0x28c>)
 800266c:	edd3 7a00 	vldr	s15, [r3]
 8002670:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002674:	4b6e      	ldr	r3, [pc, #440]	@ (8002830 <generate_Velocity+0x290>)
 8002676:	edc3 7a00 	vstr	s15, [r3]
		}
		position += velocity/1000.0;
 800267a:	4b6f      	ldr	r3, [pc, #444]	@ (8002838 <generate_Velocity+0x298>)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	4618      	mov	r0, r3
 8002680:	f7fd ff2e 	bl	80004e0 <__aeabi_f2d>
 8002684:	4604      	mov	r4, r0
 8002686:	460d      	mov	r5, r1
 8002688:	4b69      	ldr	r3, [pc, #420]	@ (8002830 <generate_Velocity+0x290>)
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	4618      	mov	r0, r3
 800268e:	f7fd ff27 	bl	80004e0 <__aeabi_f2d>
 8002692:	f04f 0200 	mov.w	r2, #0
 8002696:	4b69      	ldr	r3, [pc, #420]	@ (800283c <generate_Velocity+0x29c>)
 8002698:	f7fe f8a4 	bl	80007e4 <__aeabi_ddiv>
 800269c:	4602      	mov	r2, r0
 800269e:	460b      	mov	r3, r1
 80026a0:	4620      	mov	r0, r4
 80026a2:	4629      	mov	r1, r5
 80026a4:	f7fd fdbe 	bl	8000224 <__adddf3>
 80026a8:	4602      	mov	r2, r0
 80026aa:	460b      	mov	r3, r1
 80026ac:	4610      	mov	r0, r2
 80026ae:	4619      	mov	r1, r3
 80026b0:	f7fe f9c8 	bl	8000a44 <__aeabi_d2f>
 80026b4:	4603      	mov	r3, r0
 80026b6:	4a60      	ldr	r2, [pc, #384]	@ (8002838 <generate_Velocity+0x298>)
 80026b8:	6013      	str	r3, [r2, #0]

		position_now = position;
 80026ba:	4b5f      	ldr	r3, [pc, #380]	@ (8002838 <generate_Velocity+0x298>)
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	4a60      	ldr	r2, [pc, #384]	@ (8002840 <generate_Velocity+0x2a0>)
 80026c0:	6013      	str	r3, [r2, #0]

		Vfeedback = arm_pid_f32(&PID, position_now - qeifloat);
 80026c2:	4b5f      	ldr	r3, [pc, #380]	@ (8002840 <generate_Velocity+0x2a0>)
 80026c4:	ed93 7a00 	vldr	s14, [r3]
 80026c8:	4b5e      	ldr	r3, [pc, #376]	@ (8002844 <generate_Velocity+0x2a4>)
 80026ca:	edd3 7a00 	vldr	s15, [r3]
 80026ce:	ee77 7a67 	vsub.f32	s15, s14, s15
 80026d2:	4b5d      	ldr	r3, [pc, #372]	@ (8002848 <generate_Velocity+0x2a8>)
 80026d4:	60fb      	str	r3, [r7, #12]
 80026d6:	edc7 7a02 	vstr	s15, [r7, #8]
  float32_t in)
  {
    float32_t out;

    /* y[n] = y[n-1] + A0 * x[n] + A1 * x[n-1] + A2 * x[n-2]  */
    out = (S->A0 * in) +
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	ed93 7a00 	vldr	s14, [r3]
 80026e0:	edd7 7a02 	vldr	s15, [r7, #8]
 80026e4:	ee27 7a27 	vmul.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	edd3 6a01 	vldr	s13, [r3, #4]
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	edd3 7a03 	vldr	s15, [r3, #12]
 80026f4:	ee66 7aa7 	vmul.f32	s15, s13, s15
    out = (S->A0 * in) +
 80026f8:	ee37 7a27 	vadd.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	edd3 6a02 	vldr	s13, [r3, #8]
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	edd3 7a04 	vldr	s15, [r3, #16]
 8002708:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800270c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	edd3 7a05 	vldr	s15, [r3, #20]
    out = (S->A0 * in) +
 8002716:	ee77 7a27 	vadd.f32	s15, s14, s15
 800271a:	edc7 7a01 	vstr	s15, [r7, #4]

    /* Update state */
    S->state[1] = S->state[0];
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	68da      	ldr	r2, [r3, #12]
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	68ba      	ldr	r2, [r7, #8]
 800272a:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	687a      	ldr	r2, [r7, #4]
 8002730:	615a      	str	r2, [r3, #20]

    /* return to application */
    return (out);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	4a45      	ldr	r2, [pc, #276]	@ (800284c <generate_Velocity+0x2ac>)
 8002736:	6013      	str	r3, [r2, #0]



		BTempV = Vfeedback;
 8002738:	4b44      	ldr	r3, [pc, #272]	@ (800284c <generate_Velocity+0x2ac>)
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	4a44      	ldr	r2, [pc, #272]	@ (8002850 <generate_Velocity+0x2b0>)
 800273e:	6013      	str	r3, [r2, #0]

		VInM = Vfeedback * (24.0/65535.0);
 8002740:	4b42      	ldr	r3, [pc, #264]	@ (800284c <generate_Velocity+0x2ac>)
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	4618      	mov	r0, r3
 8002746:	f7fd fecb 	bl	80004e0 <__aeabi_f2d>
 800274a:	a32f      	add	r3, pc, #188	@ (adr r3, 8002808 <generate_Velocity+0x268>)
 800274c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002750:	f7fd ff1e 	bl	8000590 <__aeabi_dmul>
 8002754:	4602      	mov	r2, r0
 8002756:	460b      	mov	r3, r1
 8002758:	4610      	mov	r0, r2
 800275a:	4619      	mov	r1, r3
 800275c:	f7fe f972 	bl	8000a44 <__aeabi_d2f>
 8002760:	4603      	mov	r3, r0
 8002762:	4a3c      	ldr	r2, [pc, #240]	@ (8002854 <generate_Velocity+0x2b4>)
 8002764:	6013      	str	r3, [r2, #0]
		//		        if (Vfeedback < 9830)
		//		        {
		//		        	Vfeedback = 9830;
		//		        }

		zStop = 0;
 8002766:	4b3c      	ldr	r3, [pc, #240]	@ (8002858 <generate_Velocity+0x2b8>)
 8002768:	2200      	movs	r2, #0
 800276a:	701a      	strb	r2, [r3, #0]
		pwmM = Vfeedback * (65535.0/24.0);
 800276c:	4b37      	ldr	r3, [pc, #220]	@ (800284c <generate_Velocity+0x2ac>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4618      	mov	r0, r3
 8002772:	f7fd feb5 	bl	80004e0 <__aeabi_f2d>
 8002776:	a326      	add	r3, pc, #152	@ (adr r3, 8002810 <generate_Velocity+0x270>)
 8002778:	e9d3 2300 	ldrd	r2, r3, [r3]
 800277c:	f7fd ff08 	bl	8000590 <__aeabi_dmul>
 8002780:	4602      	mov	r2, r0
 8002782:	460b      	mov	r3, r1
 8002784:	4610      	mov	r0, r2
 8002786:	4619      	mov	r1, r3
 8002788:	f7fe f914 	bl	80009b4 <__aeabi_d2iz>
 800278c:	4603      	mov	r3, r0
 800278e:	4a33      	ldr	r2, [pc, #204]	@ (800285c <generate_Velocity+0x2bc>)
 8002790:	6013      	str	r3, [r2, #0]

		if(Vfeedback >= 0)
 8002792:	4b2e      	ldr	r3, [pc, #184]	@ (800284c <generate_Velocity+0x2ac>)
 8002794:	edd3 7a00 	vldr	s15, [r3]
 8002798:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800279c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027a0:	db09      	blt.n	80027b6 <generate_Velocity+0x216>
		{
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, pwmM);
 80027a2:	4b2e      	ldr	r3, [pc, #184]	@ (800285c <generate_Velocity+0x2bc>)
 80027a4:	681a      	ldr	r2, [r3, #0]
 80027a6:	4b2e      	ldr	r3, [pc, #184]	@ (8002860 <generate_Velocity+0x2c0>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	635a      	str	r2, [r3, #52]	@ 0x34
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 80027ac:	4b2c      	ldr	r3, [pc, #176]	@ (8002860 <generate_Velocity+0x2c0>)
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	2200      	movs	r2, #0
 80027b2:	639a      	str	r2, [r3, #56]	@ 0x38
 80027b4:	e011      	b.n	80027da <generate_Velocity+0x23a>


		}

		else if (Vfeedback < 0)
 80027b6:	4b25      	ldr	r3, [pc, #148]	@ (800284c <generate_Velocity+0x2ac>)
 80027b8:	edd3 7a00 	vldr	s15, [r3]
 80027bc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80027c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027c4:	d509      	bpl.n	80027da <generate_Velocity+0x23a>
		{

			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 80027c6:	4b26      	ldr	r3, [pc, #152]	@ (8002860 <generate_Velocity+0x2c0>)
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	2200      	movs	r2, #0
 80027cc:	635a      	str	r2, [r3, #52]	@ 0x34
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, pwmM*-1);
 80027ce:	4b23      	ldr	r3, [pc, #140]	@ (800285c <generate_Velocity+0x2bc>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	425a      	negs	r2, r3
 80027d4:	4b22      	ldr	r3, [pc, #136]	@ (8002860 <generate_Velocity+0x2c0>)
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	639a      	str	r2, [r3, #56]	@ 0x38



		//		        qei = PlantSimulation(Vfeeback);

		if ( i >= time_op*1000)
 80027da:	4b0f      	ldr	r3, [pc, #60]	@ (8002818 <generate_Velocity+0x278>)
 80027dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027e0:	4610      	mov	r0, r2
 80027e2:	4619      	mov	r1, r3
 80027e4:	f7fe fa46 	bl	8000c74 <__aeabi_ul2f>
 80027e8:	ee06 0a90 	vmov	s13, r0
 80027ec:	4b0b      	ldr	r3, [pc, #44]	@ (800281c <generate_Velocity+0x27c>)
 80027ee:	edd3 7a00 	vldr	s15, [r3]
 80027f2:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 8002864 <generate_Velocity+0x2c4>
 80027f6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80027fa:	eef4 6ae7 	vcmpe.f32	s13, s15
 80027fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002802:	da31      	bge.n	8002868 <generate_Velocity+0x2c8>
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 3000);
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);

				        }

}
 8002804:	e063      	b.n	80028ce <generate_Velocity+0x32e>
 8002806:	bf00      	nop
 8002808:	00180018 	.word	0x00180018
 800280c:	3f380018 	.word	0x3f380018
 8002810:	00000000 	.word	0x00000000
 8002814:	40a55540 	.word	0x40a55540
 8002818:	200011c8 	.word	0x200011c8
 800281c:	20000200 	.word	0x20000200
 8002820:	20000204 	.word	0x20000204
 8002824:	200011d0 	.word	0x200011d0
 8002828:	200011b8 	.word	0x200011b8
 800282c:	200011c0 	.word	0x200011c0
 8002830:	200011d4 	.word	0x200011d4
 8002834:	200011bc 	.word	0x200011bc
 8002838:	200011d8 	.word	0x200011d8
 800283c:	408f4000 	.word	0x408f4000
 8002840:	200011ac 	.word	0x200011ac
 8002844:	20000aec 	.word	0x20000aec
 8002848:	200011e8 	.word	0x200011e8
 800284c:	200011e0 	.word	0x200011e0
 8002850:	2000120c 	.word	0x2000120c
 8002854:	200011e4 	.word	0x200011e4
 8002858:	20000af4 	.word	0x20000af4
 800285c:	20001210 	.word	0x20001210
 8002860:	20000238 	.word	0x20000238
 8002864:	447a0000 	.word	0x447a0000
			__HAL_TIM_SET_COUNTER(&htim4, 0);
 8002868:	4b1b      	ldr	r3, [pc, #108]	@ (80028d8 <generate_Velocity+0x338>)
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	2200      	movs	r2, #0
 800286e:	625a      	str	r2, [r3, #36]	@ 0x24
			HAL_TIM_Base_Stop_IT(&htim4);
 8002870:	4819      	ldr	r0, [pc, #100]	@ (80028d8 <generate_Velocity+0x338>)
 8002872:	f003 fa17 	bl	8005ca4 <HAL_TIM_Base_Stop_IT>
			rou += 1;
 8002876:	4b19      	ldr	r3, [pc, #100]	@ (80028dc <generate_Velocity+0x33c>)
 8002878:	881b      	ldrh	r3, [r3, #0]
 800287a:	3301      	adds	r3, #1
 800287c:	b29a      	uxth	r2, r3
 800287e:	4b17      	ldr	r3, [pc, #92]	@ (80028dc <generate_Velocity+0x33c>)
 8002880:	801a      	strh	r2, [r3, #0]
			i = 0;
 8002882:	4917      	ldr	r1, [pc, #92]	@ (80028e0 <generate_Velocity+0x340>)
 8002884:	f04f 0200 	mov.w	r2, #0
 8002888:	f04f 0300 	mov.w	r3, #0
 800288c:	e9c1 2300 	strd	r2, r3, [r1]
			buf[0] = 2;
 8002890:	4b14      	ldr	r3, [pc, #80]	@ (80028e4 <generate_Velocity+0x344>)
 8002892:	2202      	movs	r2, #2
 8002894:	701a      	strb	r2, [r3, #0]
			L_State = updateLED(buf,&htim3,TIM_CHANNEL_2);
 8002896:	2204      	movs	r2, #4
 8002898:	4913      	ldr	r1, [pc, #76]	@ (80028e8 <generate_Velocity+0x348>)
 800289a:	4812      	ldr	r0, [pc, #72]	@ (80028e4 <generate_Velocity+0x344>)
 800289c:	f001 f8dc 	bl	8003a58 <updateLED>
 80028a0:	4603      	mov	r3, r0
 80028a2:	461a      	mov	r2, r3
 80028a4:	4b11      	ldr	r3, [pc, #68]	@ (80028ec <generate_Velocity+0x34c>)
 80028a6:	701a      	strb	r2, [r3, #0]
			if ( registerFrame[0x10].U16 != 0)
 80028a8:	4b11      	ldr	r3, [pc, #68]	@ (80028f0 <generate_Velocity+0x350>)
 80028aa:	8c1b      	ldrh	r3, [r3, #32]
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d002      	beq.n	80028b6 <generate_Velocity+0x316>
				piingpong  = 1;
 80028b0:	4b10      	ldr	r3, [pc, #64]	@ (80028f4 <generate_Velocity+0x354>)
 80028b2:	2201      	movs	r2, #1
 80028b4:	801a      	strh	r2, [r3, #0]
			fin = 1;
 80028b6:	4b10      	ldr	r3, [pc, #64]	@ (80028f8 <generate_Velocity+0x358>)
 80028b8:	2201      	movs	r2, #1
 80028ba:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 3000);
 80028bc:	4b0f      	ldr	r3, [pc, #60]	@ (80028fc <generate_Velocity+0x35c>)
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 80028c4:	635a      	str	r2, [r3, #52]	@ 0x34
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 80028c6:	4b0d      	ldr	r3, [pc, #52]	@ (80028fc <generate_Velocity+0x35c>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	2200      	movs	r2, #0
 80028cc:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80028ce:	bf00      	nop
 80028d0:	3710      	adds	r7, #16
 80028d2:	46bd      	mov	sp, r7
 80028d4:	bdb0      	pop	{r4, r5, r7, pc}
 80028d6:	bf00      	nop
 80028d8:	2000049c 	.word	0x2000049c
 80028dc:	20001214 	.word	0x20001214
 80028e0:	200011c8 	.word	0x200011c8
 80028e4:	20000208 	.word	0x20000208
 80028e8:	200003d0 	.word	0x200003d0
 80028ec:	20001216 	.word	0x20001216
 80028f0:	20000fe8 	.word	0x20000fe8
 80028f4:	20000fd2 	.word	0x20000fd2
 80028f8:	20001217 	.word	0x20001217
 80028fc:	20000238 	.word	0x20000238

08002900 <BaseAction>:

//uint64_t micros()
//{
//return __HAL_TIM_GET_COUNTER(&htim2)+_micros;
//}
void BaseAction(void){
 8002900:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002904:	af00      	add	r7, sp, #0

	  position_goal = setPos/10.0;
 8002906:	4bae      	ldr	r3, [pc, #696]	@ (8002bc0 <BaseAction+0x2c0>)
 8002908:	881b      	ldrh	r3, [r3, #0]
 800290a:	4618      	mov	r0, r3
 800290c:	f7fd fdd6 	bl	80004bc <__aeabi_i2d>
 8002910:	f04f 0200 	mov.w	r2, #0
 8002914:	4bab      	ldr	r3, [pc, #684]	@ (8002bc4 <BaseAction+0x2c4>)
 8002916:	f7fd ff65 	bl	80007e4 <__aeabi_ddiv>
 800291a:	4602      	mov	r2, r0
 800291c:	460b      	mov	r3, r1
 800291e:	4610      	mov	r0, r2
 8002920:	4619      	mov	r1, r3
 8002922:	f7fe f88f 	bl	8000a44 <__aeabi_d2f>
 8002926:	4603      	mov	r3, r0
 8002928:	4aa7      	ldr	r2, [pc, #668]	@ (8002bc8 <BaseAction+0x2c8>)
 800292a:	6013      	str	r3, [r2, #0]
	  if (velocity < 0)
 800292c:	4ba7      	ldr	r3, [pc, #668]	@ (8002bcc <BaseAction+0x2cc>)
 800292e:	edd3 7a00 	vldr	s15, [r3]
 8002932:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002936:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800293a:	d508      	bpl.n	800294e <BaseAction+0x4e>
	  {
		  linear_velocity = velocity * -1;
 800293c:	4ba3      	ldr	r3, [pc, #652]	@ (8002bcc <BaseAction+0x2cc>)
 800293e:	edd3 7a00 	vldr	s15, [r3]
 8002942:	eef1 7a67 	vneg.f32	s15, s15
 8002946:	4ba2      	ldr	r3, [pc, #648]	@ (8002bd0 <BaseAction+0x2d0>)
 8002948:	edc3 7a00 	vstr	s15, [r3]
 800294c:	e00b      	b.n	8002966 <BaseAction+0x66>
	  }

	  else if (velocity >= 0)
 800294e:	4b9f      	ldr	r3, [pc, #636]	@ (8002bcc <BaseAction+0x2cc>)
 8002950:	edd3 7a00 	vldr	s15, [r3]
 8002954:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002958:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800295c:	db03      	blt.n	8002966 <BaseAction+0x66>
	  {
		  linear_velocity = velocity;
 800295e:	4b9b      	ldr	r3, [pc, #620]	@ (8002bcc <BaseAction+0x2cc>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	4a9b      	ldr	r2, [pc, #620]	@ (8002bd0 <BaseAction+0x2d0>)
 8002964:	6013      	str	r3, [r2, #0]
	  }
	  //linear_accel = accerelometer;
	  linear_position = qeifloat-16.0 ;
 8002966:	4b9b      	ldr	r3, [pc, #620]	@ (8002bd4 <BaseAction+0x2d4>)
 8002968:	edd3 7a00 	vldr	s15, [r3]
 800296c:	eeb3 7a00 	vmov.f32	s14, #48	@ 0x41800000  16.0
 8002970:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002974:	4b98      	ldr	r3, [pc, #608]	@ (8002bd8 <BaseAction+0x2d8>)
 8002976:	edc3 7a00 	vstr	s15, [r3]



	  rState1=  HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6);
 800297a:	2140      	movs	r1, #64	@ 0x40
 800297c:	4897      	ldr	r0, [pc, #604]	@ (8002bdc <BaseAction+0x2dc>)
 800297e:	f001 ffcd 	bl	800491c <HAL_GPIO_ReadPin>
 8002982:	4603      	mov	r3, r0
 8002984:	461a      	mov	r2, r3
 8002986:	4b96      	ldr	r3, [pc, #600]	@ (8002be0 <BaseAction+0x2e0>)
 8002988:	801a      	strh	r2, [r3, #0]
	  rState2=  HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_7);
 800298a:	2180      	movs	r1, #128	@ 0x80
 800298c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002990:	f001 ffc4 	bl	800491c <HAL_GPIO_ReadPin>
 8002994:	4603      	mov	r3, r0
 8002996:	461a      	mov	r2, r3
 8002998:	4b92      	ldr	r3, [pc, #584]	@ (8002be4 <BaseAction+0x2e4>)
 800299a:	801a      	strh	r2, [r3, #0]
	static uint16_t timestamp1 = 0;
	static uint16_t timestamp2 = 0;
	static uint16_t timestamp3 = 0;
	static uint16_t timestamp4 = 0;
	// Vacuum & Gripper
	  vacuum = registerFrame[0x02].U16;
 800299c:	4b92      	ldr	r3, [pc, #584]	@ (8002be8 <BaseAction+0x2e8>)
 800299e:	889b      	ldrh	r3, [r3, #4]
 80029a0:	b2da      	uxtb	r2, r3
 80029a2:	4b92      	ldr	r3, [pc, #584]	@ (8002bec <BaseAction+0x2ec>)
 80029a4:	701a      	strb	r2, [r3, #0]

	  if (vacuum == 1)
 80029a6:	4b91      	ldr	r3, [pc, #580]	@ (8002bec <BaseAction+0x2ec>)
 80029a8:	781b      	ldrb	r3, [r3, #0]
 80029aa:	2b01      	cmp	r3, #1
 80029ac:	d106      	bne.n	80029bc <BaseAction+0xbc>
	  {
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, 0);
 80029ae:	2200      	movs	r2, #0
 80029b0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80029b4:	4889      	ldr	r0, [pc, #548]	@ (8002bdc <BaseAction+0x2dc>)
 80029b6:	f001 ffc9 	bl	800494c <HAL_GPIO_WritePin>
 80029ba:	e005      	b.n	80029c8 <BaseAction+0xc8>
	  }
	  else
	  {
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, 1);
 80029bc:	2201      	movs	r2, #1
 80029be:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80029c2:	4886      	ldr	r0, [pc, #536]	@ (8002bdc <BaseAction+0x2dc>)
 80029c4:	f001 ffc2 	bl	800494c <HAL_GPIO_WritePin>
	  }
	  gripper = registerFrame[0x03].U16;	  //1 forward 0 backward
 80029c8:	4b87      	ldr	r3, [pc, #540]	@ (8002be8 <BaseAction+0x2e8>)
 80029ca:	88db      	ldrh	r3, [r3, #6]
 80029cc:	b2da      	uxtb	r2, r3
 80029ce:	4b88      	ldr	r3, [pc, #544]	@ (8002bf0 <BaseAction+0x2f0>)
 80029d0:	701a      	strb	r2, [r3, #0]
	  if (gripper ==1){
 80029d2:	4b87      	ldr	r3, [pc, #540]	@ (8002bf0 <BaseAction+0x2f0>)
 80029d4:	781b      	ldrb	r3, [r3, #0]
 80029d6:	2b01      	cmp	r3, #1
 80029d8:	d125      	bne.n	8002a26 <BaseAction+0x126>
	  		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, 0);
 80029da:	2200      	movs	r2, #0
 80029dc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80029e0:	487e      	ldr	r0, [pc, #504]	@ (8002bdc <BaseAction+0x2dc>)
 80029e2:	f001 ffb3 	bl	800494c <HAL_GPIO_WritePin>
	  		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, 1 );
 80029e6:	2201      	movs	r2, #1
 80029e8:	2180      	movs	r1, #128	@ 0x80
 80029ea:	4882      	ldr	r0, [pc, #520]	@ (8002bf4 <BaseAction+0x2f4>)
 80029ec:	f001 ffae 	bl	800494c <HAL_GPIO_WritePin>
	  		  if ( HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_7) == GPIO_PIN_SET && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6) == GPIO_PIN_RESET )
 80029f0:	2180      	movs	r1, #128	@ 0x80
 80029f2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80029f6:	f001 ff91 	bl	800491c <HAL_GPIO_ReadPin>
 80029fa:	4603      	mov	r3, r0
 80029fc:	2b01      	cmp	r3, #1
 80029fe:	d13b      	bne.n	8002a78 <BaseAction+0x178>
 8002a00:	2140      	movs	r1, #64	@ 0x40
 8002a02:	4876      	ldr	r0, [pc, #472]	@ (8002bdc <BaseAction+0x2dc>)
 8002a04:	f001 ff8a 	bl	800491c <HAL_GPIO_ReadPin>
 8002a08:	4603      	mov	r3, r0
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d134      	bne.n	8002a78 <BaseAction+0x178>
	  		  {
	  			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, 1);
 8002a0e:	2201      	movs	r2, #1
 8002a10:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002a14:	4871      	ldr	r0, [pc, #452]	@ (8002bdc <BaseAction+0x2dc>)
 8002a16:	f001 ff99 	bl	800494c <HAL_GPIO_WritePin>
	  			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, 1 );
 8002a1a:	2201      	movs	r2, #1
 8002a1c:	2180      	movs	r1, #128	@ 0x80
 8002a1e:	4875      	ldr	r0, [pc, #468]	@ (8002bf4 <BaseAction+0x2f4>)
 8002a20:	f001 ff94 	bl	800494c <HAL_GPIO_WritePin>
 8002a24:	e028      	b.n	8002a78 <BaseAction+0x178>
	  		  }
	  	  }
	  	  else if (gripper == 0){
 8002a26:	4b72      	ldr	r3, [pc, #456]	@ (8002bf0 <BaseAction+0x2f0>)
 8002a28:	781b      	ldrb	r3, [r3, #0]
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d124      	bne.n	8002a78 <BaseAction+0x178>
	  		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, 1);
 8002a2e:	2201      	movs	r2, #1
 8002a30:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002a34:	4869      	ldr	r0, [pc, #420]	@ (8002bdc <BaseAction+0x2dc>)
 8002a36:	f001 ff89 	bl	800494c <HAL_GPIO_WritePin>
	  		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, 0 );
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	2180      	movs	r1, #128	@ 0x80
 8002a3e:	486d      	ldr	r0, [pc, #436]	@ (8002bf4 <BaseAction+0x2f4>)
 8002a40:	f001 ff84 	bl	800494c <HAL_GPIO_WritePin>
	  		if ( HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6) == GPIO_PIN_SET && HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_7) == GPIO_PIN_RESET )
 8002a44:	2140      	movs	r1, #64	@ 0x40
 8002a46:	4865      	ldr	r0, [pc, #404]	@ (8002bdc <BaseAction+0x2dc>)
 8002a48:	f001 ff68 	bl	800491c <HAL_GPIO_ReadPin>
 8002a4c:	4603      	mov	r3, r0
 8002a4e:	2b01      	cmp	r3, #1
 8002a50:	d112      	bne.n	8002a78 <BaseAction+0x178>
 8002a52:	2180      	movs	r1, #128	@ 0x80
 8002a54:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002a58:	f001 ff60 	bl	800491c <HAL_GPIO_ReadPin>
 8002a5c:	4603      	mov	r3, r0
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d10a      	bne.n	8002a78 <BaseAction+0x178>
	  			  		  {
	  			  			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, 1);
 8002a62:	2201      	movs	r2, #1
 8002a64:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002a68:	485c      	ldr	r0, [pc, #368]	@ (8002bdc <BaseAction+0x2dc>)
 8002a6a:	f001 ff6f 	bl	800494c <HAL_GPIO_WritePin>
	  			  			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, 1 );
 8002a6e:	2201      	movs	r2, #1
 8002a70:	2180      	movs	r1, #128	@ 0x80
 8002a72:	4860      	ldr	r0, [pc, #384]	@ (8002bf4 <BaseAction+0x2f4>)
 8002a74:	f001 ff6a 	bl	800494c <HAL_GPIO_WritePin>
	  			  		  }
	  	  }

	  reed = rState1 + (2 * rState2); //for 2 back 1
 8002a78:	4b59      	ldr	r3, [pc, #356]	@ (8002be0 <BaseAction+0x2e0>)
 8002a7a:	881b      	ldrh	r3, [r3, #0]
 8002a7c:	b2da      	uxtb	r2, r3
 8002a7e:	4b59      	ldr	r3, [pc, #356]	@ (8002be4 <BaseAction+0x2e4>)
 8002a80:	881b      	ldrh	r3, [r3, #0]
 8002a82:	b2db      	uxtb	r3, r3
 8002a84:	005b      	lsls	r3, r3, #1
 8002a86:	b2db      	uxtb	r3, r3
 8002a88:	4413      	add	r3, r2
 8002a8a:	b2da      	uxtb	r2, r3
 8002a8c:	4b5a      	ldr	r3, [pc, #360]	@ (8002bf8 <BaseAction+0x2f8>)
 8002a8e:	701a      	strb	r2, [r3, #0]
	  registerFrame[0x04].U16 = (reed*2%3);
 8002a90:	4b59      	ldr	r3, [pc, #356]	@ (8002bf8 <BaseAction+0x2f8>)
 8002a92:	781b      	ldrb	r3, [r3, #0]
 8002a94:	005a      	lsls	r2, r3, #1
 8002a96:	4b59      	ldr	r3, [pc, #356]	@ (8002bfc <BaseAction+0x2fc>)
 8002a98:	fb83 3102 	smull	r3, r1, r3, r2
 8002a9c:	17d3      	asrs	r3, r2, #31
 8002a9e:	1ac9      	subs	r1, r1, r3
 8002aa0:	460b      	mov	r3, r1
 8002aa2:	005b      	lsls	r3, r3, #1
 8002aa4:	440b      	add	r3, r1
 8002aa6:	1ad1      	subs	r1, r2, r3
 8002aa8:	b28a      	uxth	r2, r1
 8002aaa:	4b4f      	ldr	r3, [pc, #316]	@ (8002be8 <BaseAction+0x2e8>)
 8002aac:	811a      	strh	r2, [r3, #8]


	  registerFrame[0x11].U16 = (float)(linear_position * 10); //Position
 8002aae:	4b4a      	ldr	r3, [pc, #296]	@ (8002bd8 <BaseAction+0x2d8>)
 8002ab0:	edd3 7a00 	vldr	s15, [r3]
 8002ab4:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8002ab8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002abc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002ac0:	ee17 3a90 	vmov	r3, s15
 8002ac4:	b29a      	uxth	r2, r3
 8002ac6:	4b48      	ldr	r3, [pc, #288]	@ (8002be8 <BaseAction+0x2e8>)
 8002ac8:	845a      	strh	r2, [r3, #34]	@ 0x22
	  registerFrame[0x12].U16 = (float)(linear_velocity * 10); //Velocity
 8002aca:	4b41      	ldr	r3, [pc, #260]	@ (8002bd0 <BaseAction+0x2d0>)
 8002acc:	edd3 7a00 	vldr	s15, [r3]
 8002ad0:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8002ad4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ad8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002adc:	ee17 3a90 	vmov	r3, s15
 8002ae0:	b29a      	uxth	r2, r3
 8002ae2:	4b41      	ldr	r3, [pc, #260]	@ (8002be8 <BaseAction+0x2e8>)
 8002ae4:	849a      	strh	r2, [r3, #36]	@ 0x24
	  registerFrame[0x13].U16 = (float)(linear_accel * 10)	; //Acceleration
 8002ae6:	4b46      	ldr	r3, [pc, #280]	@ (8002c00 <BaseAction+0x300>)
 8002ae8:	edd3 7a00 	vldr	s15, [r3]
 8002aec:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8002af0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002af4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002af8:	ee17 3a90 	vmov	r3, s15
 8002afc:	b29a      	uxth	r2, r3
 8002afe:	4b3a      	ldr	r3, [pc, #232]	@ (8002be8 <BaseAction+0x2e8>)
 8002b00:	84da      	strh	r2, [r3, #38]	@ 0x26
	  registerFrame[0x40].U16 = x_pos; // X-axis Position
 8002b02:	4b40      	ldr	r3, [pc, #256]	@ (8002c04 <BaseAction+0x304>)
 8002b04:	881a      	ldrh	r2, [r3, #0]
 8002b06:	4b38      	ldr	r3, [pc, #224]	@ (8002be8 <BaseAction+0x2e8>)
 8002b08:	f8a3 2080 	strh.w	r2, [r3, #128]	@ 0x80

	  //heartbeat protocal & debug
	  //registerFrame[0x00].U16 = 22881;
	  if(registerFrame[0x00].U16 != 22881){
 8002b0c:	4b36      	ldr	r3, [pc, #216]	@ (8002be8 <BaseAction+0x2e8>)
 8002b0e:	881b      	ldrh	r3, [r3, #0]
 8002b10:	f645 1261 	movw	r2, #22881	@ 0x5961
 8002b14:	4293      	cmp	r3, r2
 8002b16:	d003      	beq.n	8002b20 <BaseAction+0x220>
		  registerFrame[0x00].U16 = 22881;
 8002b18:	4b33      	ldr	r3, [pc, #204]	@ (8002be8 <BaseAction+0x2e8>)
 8002b1a:	f645 1261 	movw	r2, #22881	@ 0x5961
 8002b1e:	801a      	strh	r2, [r3, #0]
	  }

	  static uint16_t timestamp = 0;

		/////Set shelves
		  if(registerFrame[0x01].U16 == 1) // order mode 1 -> open setshelf
 8002b20:	4b31      	ldr	r3, [pc, #196]	@ (8002be8 <BaseAction+0x2e8>)
 8002b22:	885b      	ldrh	r3, [r3, #2]
 8002b24:	2b01      	cmp	r3, #1
 8002b26:	d10e      	bne.n	8002b46 <BaseAction+0x246>
		  {
			  registerFrame[0x01].U16 = 0; //change to idle mode
 8002b28:	4b2f      	ldr	r3, [pc, #188]	@ (8002be8 <BaseAction+0x2e8>)
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	805a      	strh	r2, [r3, #2]
			  registerFrame[0x10].U16 = 1; //current state set shelf mode
 8002b2e:	4b2e      	ldr	r3, [pc, #184]	@ (8002be8 <BaseAction+0x2e8>)
 8002b30:	2201      	movs	r2, #1
 8002b32:	841a      	strh	r2, [r3, #32]

//			  set_position_box();

			  //delay 2000ms
			 timestamp = HAL_GetTick()+2000;
 8002b34:	f001 f900 	bl	8003d38 <HAL_GetTick>
 8002b38:	4603      	mov	r3, r0
 8002b3a:	b29b      	uxth	r3, r3
 8002b3c:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8002b40:	b29a      	uxth	r2, r3
 8002b42:	4b31      	ldr	r3, [pc, #196]	@ (8002c08 <BaseAction+0x308>)
 8002b44:	801a      	strh	r2, [r3, #0]
		  }
		  if(registerFrame[0x10].U16 == 1 && flagShelf == 1)
 8002b46:	4b28      	ldr	r3, [pc, #160]	@ (8002be8 <BaseAction+0x2e8>)
 8002b48:	8c1b      	ldrh	r3, [r3, #32]
 8002b4a:	2b01      	cmp	r3, #1
 8002b4c:	d123      	bne.n	8002b96 <BaseAction+0x296>
 8002b4e:	4b2f      	ldr	r3, [pc, #188]	@ (8002c0c <BaseAction+0x30c>)
 8002b50:	781b      	ldrb	r3, [r3, #0]
 8002b52:	2b01      	cmp	r3, #1
 8002b54:	d11f      	bne.n	8002b96 <BaseAction+0x296>
		  {
			  registerFrame[0x23].U16 = shelfPos[0];
 8002b56:	4b2e      	ldr	r3, [pc, #184]	@ (8002c10 <BaseAction+0x310>)
 8002b58:	881a      	ldrh	r2, [r3, #0]
 8002b5a:	4b23      	ldr	r3, [pc, #140]	@ (8002be8 <BaseAction+0x2e8>)
 8002b5c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
			  registerFrame[0x24].U16 = shelfPos[1];
 8002b60:	4b2b      	ldr	r3, [pc, #172]	@ (8002c10 <BaseAction+0x310>)
 8002b62:	885a      	ldrh	r2, [r3, #2]
 8002b64:	4b20      	ldr	r3, [pc, #128]	@ (8002be8 <BaseAction+0x2e8>)
 8002b66:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
			  registerFrame[0x25].U16 = shelfPos[2];
 8002b6a:	4b29      	ldr	r3, [pc, #164]	@ (8002c10 <BaseAction+0x310>)
 8002b6c:	889a      	ldrh	r2, [r3, #4]
 8002b6e:	4b1e      	ldr	r3, [pc, #120]	@ (8002be8 <BaseAction+0x2e8>)
 8002b70:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
			  registerFrame[0x26].U16 = shelfPos[3];
 8002b74:	4b26      	ldr	r3, [pc, #152]	@ (8002c10 <BaseAction+0x310>)
 8002b76:	88da      	ldrh	r2, [r3, #6]
 8002b78:	4b1b      	ldr	r3, [pc, #108]	@ (8002be8 <BaseAction+0x2e8>)
 8002b7a:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
			  registerFrame[0x27].U16 = shelfPos[4];
 8002b7e:	4b24      	ldr	r3, [pc, #144]	@ (8002c10 <BaseAction+0x310>)
 8002b80:	891a      	ldrh	r2, [r3, #8]
 8002b82:	4b19      	ldr	r3, [pc, #100]	@ (8002be8 <BaseAction+0x2e8>)
 8002b84:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
			  registerFrame[0x10].U16 = 0; //
 8002b88:	4b17      	ldr	r3, [pc, #92]	@ (8002be8 <BaseAction+0x2e8>)
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	841a      	strh	r2, [r3, #32]
			  flagShelf = 0;
 8002b8e:	4b1f      	ldr	r3, [pc, #124]	@ (8002c0c <BaseAction+0x30c>)
 8002b90:	2200      	movs	r2, #0
 8002b92:	701a      	strb	r2, [r3, #0]
 8002b94:	e25e      	b.n	8003054 <BaseAction+0x754>
		  }

		///////1
		  else if((registerFrame[0x01].U16 == 2)) //go to mode 2: Home
 8002b96:	4b14      	ldr	r3, [pc, #80]	@ (8002be8 <BaseAction+0x2e8>)
 8002b98:	885b      	ldrh	r3, [r3, #2]
 8002b9a:	2b02      	cmp	r3, #2
 8002b9c:	d13e      	bne.n	8002c1c <BaseAction+0x31c>
		  	{
		  		(registerFrame[0x01].U16) = 0; //reset status
 8002b9e:	4b12      	ldr	r3, [pc, #72]	@ (8002be8 <BaseAction+0x2e8>)
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	805a      	strh	r2, [r3, #2]
		  		(registerFrame[0x10].U16) = 2; //Z-home
 8002ba4:	4b10      	ldr	r3, [pc, #64]	@ (8002be8 <BaseAction+0x2e8>)
 8002ba6:	2202      	movs	r2, #2
 8002ba8:	841a      	strh	r2, [r3, #32]

		  		//setPos = shelfPos[0]; // set goal to home
		  		setPos = 0;
 8002baa:	4b05      	ldr	r3, [pc, #20]	@ (8002bc0 <BaseAction+0x2c0>)
 8002bac:	2200      	movs	r2, #0
 8002bae:	801a      	strh	r2, [r3, #0]
//		  		  uint8_t result = HomeZ();
//		  		  HAL_Delay(2000);
//		  		  generate_trapezoidal_velocity_profile(time_op,setPos/10.0);
		  		  Home = 0;
 8002bb0:	4b18      	ldr	r3, [pc, #96]	@ (8002c14 <BaseAction+0x314>)
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	801a      	strh	r2, [r3, #0]
		  		  rou = 0;
 8002bb6:	4b18      	ldr	r3, [pc, #96]	@ (8002c18 <BaseAction+0x318>)
 8002bb8:	2200      	movs	r2, #0
 8002bba:	801a      	strh	r2, [r3, #0]
 8002bbc:	e24a      	b.n	8003054 <BaseAction+0x754>
 8002bbe:	bf00      	nop
 8002bc0:	20001182 	.word	0x20001182
 8002bc4:	40240000 	.word	0x40240000
 8002bc8:	200011a8 	.word	0x200011a8
 8002bcc:	200011d4 	.word	0x200011d4
 8002bd0:	20000fdc 	.word	0x20000fdc
 8002bd4:	20000aec 	.word	0x20000aec
 8002bd8:	20000fe4 	.word	0x20000fe4
 8002bdc:	48000400 	.word	0x48000400
 8002be0:	20000fd8 	.word	0x20000fd8
 8002be4:	20000fda 	.word	0x20000fda
 8002be8:	20000fe8 	.word	0x20000fe8
 8002bec:	20000fd4 	.word	0x20000fd4
 8002bf0:	20000fd5 	.word	0x20000fd5
 8002bf4:	48000800 	.word	0x48000800
 8002bf8:	20000fd6 	.word	0x20000fd6
 8002bfc:	55555556 	.word	0x55555556
 8002c00:	20000fe0 	.word	0x20000fe0
 8002c04:	20001184 	.word	0x20001184
 8002c08:	20001220 	.word	0x20001220
 8002c0c:	20000fd0 	.word	0x20000fd0
 8002c10:	20001178 	.word	0x20001178
 8002c14:	200011de 	.word	0x200011de
 8002c18:	20001214 	.word	0x20001214
		  	}
		/////point mode
			else if((registerFrame[0x01].U16) == 8)
 8002c1c:	4b82      	ldr	r3, [pc, #520]	@ (8002e28 <BaseAction+0x528>)
 8002c1e:	885b      	ldrh	r3, [r3, #2]
 8002c20:	2b08      	cmp	r3, #8
 8002c22:	d10b      	bne.n	8002c3c <BaseAction+0x33c>
			{
				(registerFrame[0x01].U16) = 0; //reset status
 8002c24:	4b80      	ldr	r3, [pc, #512]	@ (8002e28 <BaseAction+0x528>)
 8002c26:	2200      	movs	r2, #0
 8002c28:	805a      	strh	r2, [r3, #2]
				(registerFrame[0x10].U16) = 16; // Z-go point
 8002c2a:	4b7f      	ldr	r3, [pc, #508]	@ (8002e28 <BaseAction+0x528>)
 8002c2c:	2210      	movs	r2, #16
 8002c2e:	841a      	strh	r2, [r3, #32]

				setPos = ((registerFrame[0x30].U16)); // goal = point 30->base system 4 point mode
 8002c30:	4b7d      	ldr	r3, [pc, #500]	@ (8002e28 <BaseAction+0x528>)
 8002c32:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8002c36:	4b7d      	ldr	r3, [pc, #500]	@ (8002e2c <BaseAction+0x52c>)
 8002c38:	801a      	strh	r2, [r3, #0]
 8002c3a:	e20b      	b.n	8003054 <BaseAction+0x754>
				//generate_trapezoidal_velocity_profile(time_op,setPos);
			}
		/////jog mode
		  //read (convert to array)
			else if((registerFrame[0x01].U16 ==4)){
 8002c3c:	4b7a      	ldr	r3, [pc, #488]	@ (8002e28 <BaseAction+0x528>)
 8002c3e:	885b      	ldrh	r3, [r3, #2]
 8002c40:	2b04      	cmp	r3, #4
 8002c42:	d10f      	bne.n	8002c64 <BaseAction+0x364>
				(registerFrame[0x01].U16) = 0; //reset status
 8002c44:	4b78      	ldr	r3, [pc, #480]	@ (8002e28 <BaseAction+0x528>)
 8002c46:	2200      	movs	r2, #0
 8002c48:	805a      	strh	r2, [r3, #2]

				temPick = (registerFrame[0x21].U16);
 8002c4a:	4b77      	ldr	r3, [pc, #476]	@ (8002e28 <BaseAction+0x528>)
 8002c4c:	f8b3 2042 	ldrh.w	r2, [r3, #66]	@ 0x42
 8002c50:	4b77      	ldr	r3, [pc, #476]	@ (8002e30 <BaseAction+0x530>)
 8002c52:	801a      	strh	r2, [r3, #0]
				temPlace = (registerFrame[0x22].U16);
 8002c54:	4b74      	ldr	r3, [pc, #464]	@ (8002e28 <BaseAction+0x528>)
 8002c56:	f8b3 2044 	ldrh.w	r2, [r3, #68]	@ 0x44
 8002c5a:	4b76      	ldr	r3, [pc, #472]	@ (8002e34 <BaseAction+0x534>)
 8002c5c:	801a      	strh	r2, [r3, #0]

				OrderSeparate();
 8002c5e:	f000 fa25 	bl	80030ac <OrderSeparate>
 8002c62:	e1f7      	b.n	8003054 <BaseAction+0x754>


			}
			//run
			else if(rnd > 0)
 8002c64:	4b74      	ldr	r3, [pc, #464]	@ (8002e38 <BaseAction+0x538>)
 8002c66:	781b      	ldrb	r3, [r3, #0]
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	f000 81b0 	beq.w	8002fce <BaseAction+0x6ce>
			{
				//first round
			if(registerFrame[0x10].U16 == 0 && rnd== 5 && gripper == 0 && reed == 1 && vacuum == 0) // first rev
 8002c6e:	4b6e      	ldr	r3, [pc, #440]	@ (8002e28 <BaseAction+0x528>)
 8002c70:	8c1b      	ldrh	r3, [r3, #32]
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d122      	bne.n	8002cbc <BaseAction+0x3bc>
 8002c76:	4b70      	ldr	r3, [pc, #448]	@ (8002e38 <BaseAction+0x538>)
 8002c78:	781b      	ldrb	r3, [r3, #0]
 8002c7a:	2b05      	cmp	r3, #5
 8002c7c:	d11e      	bne.n	8002cbc <BaseAction+0x3bc>
 8002c7e:	4b6f      	ldr	r3, [pc, #444]	@ (8002e3c <BaseAction+0x53c>)
 8002c80:	781b      	ldrb	r3, [r3, #0]
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d11a      	bne.n	8002cbc <BaseAction+0x3bc>
 8002c86:	4b6e      	ldr	r3, [pc, #440]	@ (8002e40 <BaseAction+0x540>)
 8002c88:	781b      	ldrb	r3, [r3, #0]
 8002c8a:	2b01      	cmp	r3, #1
 8002c8c:	d116      	bne.n	8002cbc <BaseAction+0x3bc>
 8002c8e:	4b6d      	ldr	r3, [pc, #436]	@ (8002e44 <BaseAction+0x544>)
 8002c90:	781b      	ldrb	r3, [r3, #0]
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d112      	bne.n	8002cbc <BaseAction+0x3bc>
				{
				mode = 9; // for debug - pick
 8002c96:	4b6c      	ldr	r3, [pc, #432]	@ (8002e48 <BaseAction+0x548>)
 8002c98:	2209      	movs	r2, #9
 8002c9a:	701a      	strb	r2, [r3, #0]
				(registerFrame[0x10].U16) = 4; // Z-go pick
 8002c9c:	4b62      	ldr	r3, [pc, #392]	@ (8002e28 <BaseAction+0x528>)
 8002c9e:	2204      	movs	r2, #4
 8002ca0:	841a      	strh	r2, [r3, #32]
				setPos = shelfPos[pick[5-rnd]-1];
 8002ca2:	4b65      	ldr	r3, [pc, #404]	@ (8002e38 <BaseAction+0x538>)
 8002ca4:	781b      	ldrb	r3, [r3, #0]
 8002ca6:	f1c3 0305 	rsb	r3, r3, #5
 8002caa:	4a68      	ldr	r2, [pc, #416]	@ (8002e4c <BaseAction+0x54c>)
 8002cac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002cb0:	3b01      	subs	r3, #1
 8002cb2:	4a67      	ldr	r2, [pc, #412]	@ (8002e50 <BaseAction+0x550>)
 8002cb4:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002cb8:	4b5c      	ldr	r3, [pc, #368]	@ (8002e2c <BaseAction+0x52c>)
 8002cba:	801a      	strh	r2, [r3, #0]
				}
			if((piingpong && registerFrame[0x10].U16 == 8)) // prev mode: pick, do place
 8002cbc:	4b65      	ldr	r3, [pc, #404]	@ (8002e54 <BaseAction+0x554>)
 8002cbe:	881b      	ldrh	r3, [r3, #0]
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	f000 80d3 	beq.w	8002e6c <BaseAction+0x56c>
 8002cc6:	4b58      	ldr	r3, [pc, #352]	@ (8002e28 <BaseAction+0x528>)
 8002cc8:	8c1b      	ldrh	r3, [r3, #32]
 8002cca:	2b08      	cmp	r3, #8
 8002ccc:	f040 80ce 	bne.w	8002e6c <BaseAction+0x56c>
				{
				///////place down
				if(mode == 6){
 8002cd0:	4b5d      	ldr	r3, [pc, #372]	@ (8002e48 <BaseAction+0x548>)
 8002cd2:	781b      	ldrb	r3, [r3, #0]
 8002cd4:	2b06      	cmp	r3, #6
 8002cd6:	d10b      	bne.n	8002cf0 <BaseAction+0x3f0>
					timestamp1 = HAL_GetTick() + 300; // delay before gripper move
 8002cd8:	f001 f82e 	bl	8003d38 <HAL_GetTick>
 8002cdc:	4603      	mov	r3, r0
 8002cde:	b29b      	uxth	r3, r3
 8002ce0:	f503 7396 	add.w	r3, r3, #300	@ 0x12c
 8002ce4:	b29a      	uxth	r2, r3
 8002ce6:	4b5c      	ldr	r3, [pc, #368]	@ (8002e58 <BaseAction+0x558>)
 8002ce8:	801a      	strh	r2, [r3, #0]
					// f
					mode = 60;
 8002cea:	4b57      	ldr	r3, [pc, #348]	@ (8002e48 <BaseAction+0x548>)
 8002cec:	223c      	movs	r2, #60	@ 0x3c
 8002cee:	701a      	strb	r2, [r3, #0]
					}
				if(reed != 2 && rnd> 0 && vacuum == 1 && gripper == 0 && HAL_GetTick() >= timestamp1){
 8002cf0:	4b53      	ldr	r3, [pc, #332]	@ (8002e40 <BaseAction+0x540>)
 8002cf2:	781b      	ldrb	r3, [r3, #0]
 8002cf4:	2b02      	cmp	r3, #2
 8002cf6:	d022      	beq.n	8002d3e <BaseAction+0x43e>
 8002cf8:	4b4f      	ldr	r3, [pc, #316]	@ (8002e38 <BaseAction+0x538>)
 8002cfa:	781b      	ldrb	r3, [r3, #0]
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d01e      	beq.n	8002d3e <BaseAction+0x43e>
 8002d00:	4b50      	ldr	r3, [pc, #320]	@ (8002e44 <BaseAction+0x544>)
 8002d02:	781b      	ldrb	r3, [r3, #0]
 8002d04:	2b01      	cmp	r3, #1
 8002d06:	d11a      	bne.n	8002d3e <BaseAction+0x43e>
 8002d08:	4b4c      	ldr	r3, [pc, #304]	@ (8002e3c <BaseAction+0x53c>)
 8002d0a:	781b      	ldrb	r3, [r3, #0]
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d116      	bne.n	8002d3e <BaseAction+0x43e>
 8002d10:	f001 f812 	bl	8003d38 <HAL_GetTick>
 8002d14:	4603      	mov	r3, r0
 8002d16:	4a50      	ldr	r2, [pc, #320]	@ (8002e58 <BaseAction+0x558>)
 8002d18:	8812      	ldrh	r2, [r2, #0]
 8002d1a:	4293      	cmp	r3, r2
 8002d1c:	d30f      	bcc.n	8002d3e <BaseAction+0x43e>
					registerFrame[0x03].U16 = 1; // gripper forward
 8002d1e:	4b42      	ldr	r3, [pc, #264]	@ (8002e28 <BaseAction+0x528>)
 8002d20:	2201      	movs	r2, #1
 8002d22:	80da      	strh	r2, [r3, #6]
					timestamp2 = HAL_GetTick() + 300; //delay before release box
 8002d24:	f001 f808 	bl	8003d38 <HAL_GetTick>
 8002d28:	4603      	mov	r3, r0
 8002d2a:	b29b      	uxth	r3, r3
 8002d2c:	f503 7396 	add.w	r3, r3, #300	@ 0x12c
 8002d30:	b29a      	uxth	r2, r3
 8002d32:	4b4a      	ldr	r3, [pc, #296]	@ (8002e5c <BaseAction+0x55c>)
 8002d34:	801a      	strh	r2, [r3, #0]
					mode = 61;
 8002d36:	4b44      	ldr	r3, [pc, #272]	@ (8002e48 <BaseAction+0x548>)
 8002d38:	223d      	movs	r2, #61	@ 0x3d
 8002d3a:	701a      	strb	r2, [r3, #0]
 8002d3c:	e03d      	b.n	8002dba <BaseAction+0x4ba>
					}
				else if(reed == 2 && vacuum == 1 && HAL_GetTick() >= timestamp2)//reached reed vacuum not off
 8002d3e:	4b40      	ldr	r3, [pc, #256]	@ (8002e40 <BaseAction+0x540>)
 8002d40:	781b      	ldrb	r3, [r3, #0]
 8002d42:	2b02      	cmp	r3, #2
 8002d44:	d119      	bne.n	8002d7a <BaseAction+0x47a>
 8002d46:	4b3f      	ldr	r3, [pc, #252]	@ (8002e44 <BaseAction+0x544>)
 8002d48:	781b      	ldrb	r3, [r3, #0]
 8002d4a:	2b01      	cmp	r3, #1
 8002d4c:	d115      	bne.n	8002d7a <BaseAction+0x47a>
 8002d4e:	f000 fff3 	bl	8003d38 <HAL_GetTick>
 8002d52:	4603      	mov	r3, r0
 8002d54:	4a41      	ldr	r2, [pc, #260]	@ (8002e5c <BaseAction+0x55c>)
 8002d56:	8812      	ldrh	r2, [r2, #0]
 8002d58:	4293      	cmp	r3, r2
 8002d5a:	d30e      	bcc.n	8002d7a <BaseAction+0x47a>
					{
					registerFrame[0x02].U16 = 0; //vacuum off
 8002d5c:	4b32      	ldr	r3, [pc, #200]	@ (8002e28 <BaseAction+0x528>)
 8002d5e:	2200      	movs	r2, #0
 8002d60:	809a      	strh	r2, [r3, #4]
					timestamp3 = HAL_GetTick() + 100; // delay before retract gripper
 8002d62:	f000 ffe9 	bl	8003d38 <HAL_GetTick>
 8002d66:	4603      	mov	r3, r0
 8002d68:	b29b      	uxth	r3, r3
 8002d6a:	3364      	adds	r3, #100	@ 0x64
 8002d6c:	b29a      	uxth	r2, r3
 8002d6e:	4b3c      	ldr	r3, [pc, #240]	@ (8002e60 <BaseAction+0x560>)
 8002d70:	801a      	strh	r2, [r3, #0]
					mode = 62;
 8002d72:	4b35      	ldr	r3, [pc, #212]	@ (8002e48 <BaseAction+0x548>)
 8002d74:	223e      	movs	r2, #62	@ 0x3e
 8002d76:	701a      	strb	r2, [r3, #0]
 8002d78:	e01f      	b.n	8002dba <BaseAction+0x4ba>
					}
				else if(vacuum == 0 && gripper == 1 && HAL_GetTick() >= timestamp3)
 8002d7a:	4b32      	ldr	r3, [pc, #200]	@ (8002e44 <BaseAction+0x544>)
 8002d7c:	781b      	ldrb	r3, [r3, #0]
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d11b      	bne.n	8002dba <BaseAction+0x4ba>
 8002d82:	4b2e      	ldr	r3, [pc, #184]	@ (8002e3c <BaseAction+0x53c>)
 8002d84:	781b      	ldrb	r3, [r3, #0]
 8002d86:	2b01      	cmp	r3, #1
 8002d88:	d117      	bne.n	8002dba <BaseAction+0x4ba>
 8002d8a:	f000 ffd5 	bl	8003d38 <HAL_GetTick>
 8002d8e:	4603      	mov	r3, r0
 8002d90:	4a33      	ldr	r2, [pc, #204]	@ (8002e60 <BaseAction+0x560>)
 8002d92:	8812      	ldrh	r2, [r2, #0]
 8002d94:	4293      	cmp	r3, r2
 8002d96:	d310      	bcc.n	8002dba <BaseAction+0x4ba>
					{
					registerFrame[0x03].U16 = 0; //gripper backward
 8002d98:	4b23      	ldr	r3, [pc, #140]	@ (8002e28 <BaseAction+0x528>)
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	80da      	strh	r2, [r3, #6]
					load = 0;
 8002d9e:	4b31      	ldr	r3, [pc, #196]	@ (8002e64 <BaseAction+0x564>)
 8002da0:	2200      	movs	r2, #0
 8002da2:	701a      	strb	r2, [r3, #0]
					timestamp4 = HAL_GetTick() + 100; // delay before moving to pick
 8002da4:	f000 ffc8 	bl	8003d38 <HAL_GetTick>
 8002da8:	4603      	mov	r3, r0
 8002daa:	b29b      	uxth	r3, r3
 8002dac:	3364      	adds	r3, #100	@ 0x64
 8002dae:	b29a      	uxth	r2, r3
 8002db0:	4b2d      	ldr	r3, [pc, #180]	@ (8002e68 <BaseAction+0x568>)
 8002db2:	801a      	strh	r2, [r3, #0]
					mode = 63;
 8002db4:	4b24      	ldr	r3, [pc, #144]	@ (8002e48 <BaseAction+0x548>)
 8002db6:	223f      	movs	r2, #63	@ 0x3f
 8002db8:	701a      	strb	r2, [r3, #0]
					}
				///////finish place -> move on
				if(gripper == 0 && reed == 1 && vacuum == 0 && HAL_GetTick() >= timestamp4)
 8002dba:	4b20      	ldr	r3, [pc, #128]	@ (8002e3c <BaseAction+0x53c>)
 8002dbc:	781b      	ldrb	r3, [r3, #0]
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	f040 8147 	bne.w	8003052 <BaseAction+0x752>
 8002dc4:	4b1e      	ldr	r3, [pc, #120]	@ (8002e40 <BaseAction+0x540>)
 8002dc6:	781b      	ldrb	r3, [r3, #0]
 8002dc8:	2b01      	cmp	r3, #1
 8002dca:	f040 8142 	bne.w	8003052 <BaseAction+0x752>
 8002dce:	4b1d      	ldr	r3, [pc, #116]	@ (8002e44 <BaseAction+0x544>)
 8002dd0:	781b      	ldrb	r3, [r3, #0]
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	f040 813d 	bne.w	8003052 <BaseAction+0x752>
 8002dd8:	f000 ffae 	bl	8003d38 <HAL_GetTick>
 8002ddc:	4603      	mov	r3, r0
 8002dde:	4a22      	ldr	r2, [pc, #136]	@ (8002e68 <BaseAction+0x568>)
 8002de0:	8812      	ldrh	r2, [r2, #0]
 8002de2:	4293      	cmp	r3, r2
 8002de4:	f0c0 8135 	bcc.w	8003052 <BaseAction+0x752>
					{
					rnd--;
 8002de8:	4b13      	ldr	r3, [pc, #76]	@ (8002e38 <BaseAction+0x538>)
 8002dea:	781b      	ldrb	r3, [r3, #0]
 8002dec:	3b01      	subs	r3, #1
 8002dee:	b2da      	uxtb	r2, r3
 8002df0:	4b11      	ldr	r3, [pc, #68]	@ (8002e38 <BaseAction+0x538>)
 8002df2:	701a      	strb	r2, [r3, #0]
					if(rnd>0)
 8002df4:	4b10      	ldr	r3, [pc, #64]	@ (8002e38 <BaseAction+0x538>)
 8002df6:	781b      	ldrb	r3, [r3, #0]
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	f000 812a 	beq.w	8003052 <BaseAction+0x752>
						{
						(registerFrame[0x10].U16) = 4; // Z-go pick
 8002dfe:	4b0a      	ldr	r3, [pc, #40]	@ (8002e28 <BaseAction+0x528>)
 8002e00:	2204      	movs	r2, #4
 8002e02:	841a      	strh	r2, [r3, #32]
						setPos = shelfPos[pick[5-rnd]-1];
 8002e04:	4b0c      	ldr	r3, [pc, #48]	@ (8002e38 <BaseAction+0x538>)
 8002e06:	781b      	ldrb	r3, [r3, #0]
 8002e08:	f1c3 0305 	rsb	r3, r3, #5
 8002e0c:	4a0f      	ldr	r2, [pc, #60]	@ (8002e4c <BaseAction+0x54c>)
 8002e0e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002e12:	3b01      	subs	r3, #1
 8002e14:	4a0e      	ldr	r2, [pc, #56]	@ (8002e50 <BaseAction+0x550>)
 8002e16:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002e1a:	4b04      	ldr	r3, [pc, #16]	@ (8002e2c <BaseAction+0x52c>)
 8002e1c:	801a      	strh	r2, [r3, #0]
						mode = 9;
 8002e1e:	4b0a      	ldr	r3, [pc, #40]	@ (8002e48 <BaseAction+0x548>)
 8002e20:	2209      	movs	r2, #9
 8002e22:	701a      	strb	r2, [r3, #0]
				if(gripper == 0 && reed == 1 && vacuum == 0 && HAL_GetTick() >= timestamp4)
 8002e24:	e115      	b.n	8003052 <BaseAction+0x752>
 8002e26:	bf00      	nop
 8002e28:	20000fe8 	.word	0x20000fe8
 8002e2c:	20001182 	.word	0x20001182
 8002e30:	20001188 	.word	0x20001188
 8002e34:	2000118a 	.word	0x2000118a
 8002e38:	200011a2 	.word	0x200011a2
 8002e3c:	20000fd5 	.word	0x20000fd5
 8002e40:	20000fd6 	.word	0x20000fd6
 8002e44:	20000fd4 	.word	0x20000fd4
 8002e48:	20001186 	.word	0x20001186
 8002e4c:	2000118c 	.word	0x2000118c
 8002e50:	20001178 	.word	0x20001178
 8002e54:	20000fd2 	.word	0x20000fd2
 8002e58:	20001222 	.word	0x20001222
 8002e5c:	20001224 	.word	0x20001224
 8002e60:	20001226 	.word	0x20001226
 8002e64:	200011a4 	.word	0x200011a4
 8002e68:	20001228 	.word	0x20001228
						}
					}
				}
			else if(piingpong && registerFrame[0x10].U16 == 4)// prev mode: place, do pick
 8002e6c:	4b7e      	ldr	r3, [pc, #504]	@ (8003068 <BaseAction+0x768>)
 8002e6e:	881b      	ldrh	r3, [r3, #0]
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	f000 80ef 	beq.w	8003054 <BaseAction+0x754>
 8002e76:	4b7d      	ldr	r3, [pc, #500]	@ (800306c <BaseAction+0x76c>)
 8002e78:	8c1b      	ldrh	r3, [r3, #32]
 8002e7a:	2b04      	cmp	r3, #4
 8002e7c:	f040 80ea 	bne.w	8003054 <BaseAction+0x754>
				{
				//////pick up
				if(mode == 9){
 8002e80:	4b7b      	ldr	r3, [pc, #492]	@ (8003070 <BaseAction+0x770>)
 8002e82:	781b      	ldrb	r3, [r3, #0]
 8002e84:	2b09      	cmp	r3, #9
 8002e86:	d107      	bne.n	8002e98 <BaseAction+0x598>
					timestamp1 = HAL_GetTick() + 50; // delay before gripper go pick
 8002e88:	f000 ff56 	bl	8003d38 <HAL_GetTick>
 8002e8c:	4603      	mov	r3, r0
 8002e8e:	b29b      	uxth	r3, r3
 8002e90:	3332      	adds	r3, #50	@ 0x32
 8002e92:	b29a      	uxth	r2, r3
 8002e94:	4b77      	ldr	r3, [pc, #476]	@ (8003074 <BaseAction+0x774>)
 8002e96:	801a      	strh	r2, [r3, #0]
					//mode = 90;
					}
				if(reed == 1 && gripper == 0 && vacuum == 0 && HAL_GetTick() >= timestamp1)
 8002e98:	4b77      	ldr	r3, [pc, #476]	@ (8003078 <BaseAction+0x778>)
 8002e9a:	781b      	ldrb	r3, [r3, #0]
 8002e9c:	2b01      	cmp	r3, #1
 8002e9e:	d11a      	bne.n	8002ed6 <BaseAction+0x5d6>
 8002ea0:	4b76      	ldr	r3, [pc, #472]	@ (800307c <BaseAction+0x77c>)
 8002ea2:	781b      	ldrb	r3, [r3, #0]
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d116      	bne.n	8002ed6 <BaseAction+0x5d6>
 8002ea8:	4b75      	ldr	r3, [pc, #468]	@ (8003080 <BaseAction+0x780>)
 8002eaa:	781b      	ldrb	r3, [r3, #0]
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d112      	bne.n	8002ed6 <BaseAction+0x5d6>
 8002eb0:	f000 ff42 	bl	8003d38 <HAL_GetTick>
 8002eb4:	4603      	mov	r3, r0
 8002eb6:	4a6f      	ldr	r2, [pc, #444]	@ (8003074 <BaseAction+0x774>)
 8002eb8:	8812      	ldrh	r2, [r2, #0]
 8002eba:	4293      	cmp	r3, r2
 8002ebc:	d30b      	bcc.n	8002ed6 <BaseAction+0x5d6>
					{
					timestamp2 = HAL_GetTick() + 100; // delay before picking box
 8002ebe:	f000 ff3b 	bl	8003d38 <HAL_GetTick>
 8002ec2:	4603      	mov	r3, r0
 8002ec4:	b29b      	uxth	r3, r3
 8002ec6:	3364      	adds	r3, #100	@ 0x64
 8002ec8:	b29a      	uxth	r2, r3
 8002eca:	4b6e      	ldr	r3, [pc, #440]	@ (8003084 <BaseAction+0x784>)
 8002ecc:	801a      	strh	r2, [r3, #0]
					registerFrame[0x03].U16 = 1; //gripper forward
 8002ece:	4b67      	ldr	r3, [pc, #412]	@ (800306c <BaseAction+0x76c>)
 8002ed0:	2201      	movs	r2, #1
 8002ed2:	80da      	strh	r2, [r3, #6]
 8002ed4:	e03c      	b.n	8002f50 <BaseAction+0x650>
					//mode = 91;
					}
				else if(gripper == 1 && vacuum == 0 && HAL_GetTick() >= timestamp2) //if vacuum off
 8002ed6:	4b69      	ldr	r3, [pc, #420]	@ (800307c <BaseAction+0x77c>)
 8002ed8:	781b      	ldrb	r3, [r3, #0]
 8002eda:	2b01      	cmp	r3, #1
 8002edc:	d117      	bne.n	8002f0e <BaseAction+0x60e>
 8002ede:	4b68      	ldr	r3, [pc, #416]	@ (8003080 <BaseAction+0x780>)
 8002ee0:	781b      	ldrb	r3, [r3, #0]
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d113      	bne.n	8002f0e <BaseAction+0x60e>
 8002ee6:	f000 ff27 	bl	8003d38 <HAL_GetTick>
 8002eea:	4603      	mov	r3, r0
 8002eec:	4a65      	ldr	r2, [pc, #404]	@ (8003084 <BaseAction+0x784>)
 8002eee:	8812      	ldrh	r2, [r2, #0]
 8002ef0:	4293      	cmp	r3, r2
 8002ef2:	d30c      	bcc.n	8002f0e <BaseAction+0x60e>
					{
					registerFrame[0x02].U16 = 1; //vacuum on
 8002ef4:	4b5d      	ldr	r3, [pc, #372]	@ (800306c <BaseAction+0x76c>)
 8002ef6:	2201      	movs	r2, #1
 8002ef8:	809a      	strh	r2, [r3, #4]
					timestamp3 = HAL_GetTick() + 400; // delay before pulling box back
 8002efa:	f000 ff1d 	bl	8003d38 <HAL_GetTick>
 8002efe:	4603      	mov	r3, r0
 8002f00:	b29b      	uxth	r3, r3
 8002f02:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 8002f06:	b29a      	uxth	r2, r3
 8002f08:	4b5f      	ldr	r3, [pc, #380]	@ (8003088 <BaseAction+0x788>)
 8002f0a:	801a      	strh	r2, [r3, #0]
 8002f0c:	e020      	b.n	8002f50 <BaseAction+0x650>
					//mode = 92;

					}
				else if(reed == 2 && gripper == 1 && vacuum == 1 && HAL_GetTick() >= timestamp3)
 8002f0e:	4b5a      	ldr	r3, [pc, #360]	@ (8003078 <BaseAction+0x778>)
 8002f10:	781b      	ldrb	r3, [r3, #0]
 8002f12:	2b02      	cmp	r3, #2
 8002f14:	d11c      	bne.n	8002f50 <BaseAction+0x650>
 8002f16:	4b59      	ldr	r3, [pc, #356]	@ (800307c <BaseAction+0x77c>)
 8002f18:	781b      	ldrb	r3, [r3, #0]
 8002f1a:	2b01      	cmp	r3, #1
 8002f1c:	d118      	bne.n	8002f50 <BaseAction+0x650>
 8002f1e:	4b58      	ldr	r3, [pc, #352]	@ (8003080 <BaseAction+0x780>)
 8002f20:	781b      	ldrb	r3, [r3, #0]
 8002f22:	2b01      	cmp	r3, #1
 8002f24:	d114      	bne.n	8002f50 <BaseAction+0x650>
 8002f26:	f000 ff07 	bl	8003d38 <HAL_GetTick>
 8002f2a:	4603      	mov	r3, r0
 8002f2c:	4a56      	ldr	r2, [pc, #344]	@ (8003088 <BaseAction+0x788>)
 8002f2e:	8812      	ldrh	r2, [r2, #0]
 8002f30:	4293      	cmp	r3, r2
 8002f32:	d30d      	bcc.n	8002f50 <BaseAction+0x650>
					{
					registerFrame[0x03].U16 = 0; //gripper backward
 8002f34:	4b4d      	ldr	r3, [pc, #308]	@ (800306c <BaseAction+0x76c>)
 8002f36:	2200      	movs	r2, #0
 8002f38:	80da      	strh	r2, [r3, #6]
					load = 1;
 8002f3a:	4b54      	ldr	r3, [pc, #336]	@ (800308c <BaseAction+0x78c>)
 8002f3c:	2201      	movs	r2, #1
 8002f3e:	701a      	strb	r2, [r3, #0]
					timestamp4 = HAL_GetTick() + 200; // delay before moving again
 8002f40:	f000 fefa 	bl	8003d38 <HAL_GetTick>
 8002f44:	4603      	mov	r3, r0
 8002f46:	b29b      	uxth	r3, r3
 8002f48:	33c8      	adds	r3, #200	@ 0xc8
 8002f4a:	b29a      	uxth	r2, r3
 8002f4c:	4b50      	ldr	r3, [pc, #320]	@ (8003090 <BaseAction+0x790>)
 8002f4e:	801a      	strh	r2, [r3, #0]
					//mode = 93;
					}
				///////finish pick -> move on
				if(gripper == 0 && reed == 1 && vacuum == 1 && HAL_GetTick() >= timestamp4)
 8002f50:	4b4a      	ldr	r3, [pc, #296]	@ (800307c <BaseAction+0x77c>)
 8002f52:	781b      	ldrb	r3, [r3, #0]
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d17d      	bne.n	8003054 <BaseAction+0x754>
 8002f58:	4b47      	ldr	r3, [pc, #284]	@ (8003078 <BaseAction+0x778>)
 8002f5a:	781b      	ldrb	r3, [r3, #0]
 8002f5c:	2b01      	cmp	r3, #1
 8002f5e:	d179      	bne.n	8003054 <BaseAction+0x754>
 8002f60:	4b47      	ldr	r3, [pc, #284]	@ (8003080 <BaseAction+0x780>)
 8002f62:	781b      	ldrb	r3, [r3, #0]
 8002f64:	2b01      	cmp	r3, #1
 8002f66:	d175      	bne.n	8003054 <BaseAction+0x754>
 8002f68:	f000 fee6 	bl	8003d38 <HAL_GetTick>
 8002f6c:	4603      	mov	r3, r0
 8002f6e:	4a48      	ldr	r2, [pc, #288]	@ (8003090 <BaseAction+0x790>)
 8002f70:	8812      	ldrh	r2, [r2, #0]
 8002f72:	4293      	cmp	r3, r2
 8002f74:	d36e      	bcc.n	8003054 <BaseAction+0x754>
					{
					(registerFrame[0x10].U16) = 8; // Z-go place
 8002f76:	4b3d      	ldr	r3, [pc, #244]	@ (800306c <BaseAction+0x76c>)
 8002f78:	2208      	movs	r2, #8
 8002f7a:	841a      	strh	r2, [r3, #32]
					if(place[5-rnd] == 5){
 8002f7c:	4b45      	ldr	r3, [pc, #276]	@ (8003094 <BaseAction+0x794>)
 8002f7e:	781b      	ldrb	r3, [r3, #0]
 8002f80:	f1c3 0305 	rsb	r3, r3, #5
 8002f84:	4a44      	ldr	r2, [pc, #272]	@ (8003098 <BaseAction+0x798>)
 8002f86:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002f8a:	2b05      	cmp	r3, #5
 8002f8c:	d10f      	bne.n	8002fae <BaseAction+0x6ae>
						setPos = shelfPos[place[5-rnd]-1] + 100; // goal + 5mm
 8002f8e:	4b41      	ldr	r3, [pc, #260]	@ (8003094 <BaseAction+0x794>)
 8002f90:	781b      	ldrb	r3, [r3, #0]
 8002f92:	f1c3 0305 	rsb	r3, r3, #5
 8002f96:	4a40      	ldr	r2, [pc, #256]	@ (8003098 <BaseAction+0x798>)
 8002f98:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002f9c:	3b01      	subs	r3, #1
 8002f9e:	4a3f      	ldr	r2, [pc, #252]	@ (800309c <BaseAction+0x79c>)
 8002fa0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002fa4:	3364      	adds	r3, #100	@ 0x64
 8002fa6:	b29a      	uxth	r2, r3
 8002fa8:	4b3d      	ldr	r3, [pc, #244]	@ (80030a0 <BaseAction+0x7a0>)
 8002faa:	801a      	strh	r2, [r3, #0]
 8002fac:	e052      	b.n	8003054 <BaseAction+0x754>
					}
					else{
						setPos = shelfPos[place[5-rnd]-1] + 50; // goal + 5mm
 8002fae:	4b39      	ldr	r3, [pc, #228]	@ (8003094 <BaseAction+0x794>)
 8002fb0:	781b      	ldrb	r3, [r3, #0]
 8002fb2:	f1c3 0305 	rsb	r3, r3, #5
 8002fb6:	4a38      	ldr	r2, [pc, #224]	@ (8003098 <BaseAction+0x798>)
 8002fb8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002fbc:	3b01      	subs	r3, #1
 8002fbe:	4a37      	ldr	r2, [pc, #220]	@ (800309c <BaseAction+0x79c>)
 8002fc0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002fc4:	3332      	adds	r3, #50	@ 0x32
 8002fc6:	b29a      	uxth	r2, r3
 8002fc8:	4b35      	ldr	r3, [pc, #212]	@ (80030a0 <BaseAction+0x7a0>)
 8002fca:	801a      	strh	r2, [r3, #0]
 8002fcc:	e042      	b.n	8003054 <BaseAction+0x754>
					}
				}
			}

		//end jog
			else if(registerFrame[0x10].U16 == 8 && rnd== 0)
 8002fce:	4b27      	ldr	r3, [pc, #156]	@ (800306c <BaseAction+0x76c>)
 8002fd0:	8c1b      	ldrh	r3, [r3, #32]
 8002fd2:	2b08      	cmp	r3, #8
 8002fd4:	d10a      	bne.n	8002fec <BaseAction+0x6ec>
 8002fd6:	4b2f      	ldr	r3, [pc, #188]	@ (8003094 <BaseAction+0x794>)
 8002fd8:	781b      	ldrb	r3, [r3, #0]
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d106      	bne.n	8002fec <BaseAction+0x6ec>
			{
				(registerFrame[0x10].U16 = 0); // End Jogs
 8002fde:	4b23      	ldr	r3, [pc, #140]	@ (800306c <BaseAction+0x76c>)
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	841a      	strh	r2, [r3, #32]
				mode = 255;
 8002fe4:	4b22      	ldr	r3, [pc, #136]	@ (8003070 <BaseAction+0x770>)
 8002fe6:	22ff      	movs	r2, #255	@ 0xff
 8002fe8:	701a      	strb	r2, [r3, #0]
 8002fea:	e033      	b.n	8003054 <BaseAction+0x754>
			}
		/////End point & Home
			else if(piingpong && (registerFrame[0x10].U16 == 2 || registerFrame[0x10].U16 == 16))
 8002fec:	4b1e      	ldr	r3, [pc, #120]	@ (8003068 <BaseAction+0x768>)
 8002fee:	881b      	ldrh	r3, [r3, #0]
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d02f      	beq.n	8003054 <BaseAction+0x754>
 8002ff4:	4b1d      	ldr	r3, [pc, #116]	@ (800306c <BaseAction+0x76c>)
 8002ff6:	8c1b      	ldrh	r3, [r3, #32]
 8002ff8:	2b02      	cmp	r3, #2
 8002ffa:	d003      	beq.n	8003004 <BaseAction+0x704>
 8002ffc:	4b1b      	ldr	r3, [pc, #108]	@ (800306c <BaseAction+0x76c>)
 8002ffe:	8c1b      	ldrh	r3, [r3, #32]
 8003000:	2b10      	cmp	r3, #16
 8003002:	d127      	bne.n	8003054 <BaseAction+0x754>
			{
				//finish point & home mode
				static uint64_t Timestamp = 0;
				if(rnd2 == 0){
 8003004:	4b27      	ldr	r3, [pc, #156]	@ (80030a4 <BaseAction+0x7a4>)
 8003006:	781b      	ldrb	r3, [r3, #0]
 8003008:	2b00      	cmp	r3, #0
 800300a:	d10e      	bne.n	800302a <BaseAction+0x72a>
					Timestamp = HAL_GetTick() + 1000; //delay
 800300c:	f000 fe94 	bl	8003d38 <HAL_GetTick>
 8003010:	4603      	mov	r3, r0
 8003012:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8003016:	2200      	movs	r2, #0
 8003018:	4698      	mov	r8, r3
 800301a:	4691      	mov	r9, r2
 800301c:	4b22      	ldr	r3, [pc, #136]	@ (80030a8 <BaseAction+0x7a8>)
 800301e:	e9c3 8900 	strd	r8, r9, [r3]
					rnd2 = 1;
 8003022:	4b20      	ldr	r3, [pc, #128]	@ (80030a4 <BaseAction+0x7a4>)
 8003024:	2201      	movs	r2, #1
 8003026:	701a      	strb	r2, [r3, #0]
 8003028:	e014      	b.n	8003054 <BaseAction+0x754>
				}
				else if(HAL_GetTick() >= Timestamp)
 800302a:	f000 fe85 	bl	8003d38 <HAL_GetTick>
 800302e:	4603      	mov	r3, r0
 8003030:	2200      	movs	r2, #0
 8003032:	461c      	mov	r4, r3
 8003034:	4615      	mov	r5, r2
 8003036:	4b1c      	ldr	r3, [pc, #112]	@ (80030a8 <BaseAction+0x7a8>)
 8003038:	e9d3 2300 	ldrd	r2, r3, [r3]
 800303c:	4294      	cmp	r4, r2
 800303e:	eb75 0303 	sbcs.w	r3, r5, r3
 8003042:	d307      	bcc.n	8003054 <BaseAction+0x754>
				{
					registerFrame[0x10].U16 = 0; // finish point & home mode
 8003044:	4b09      	ldr	r3, [pc, #36]	@ (800306c <BaseAction+0x76c>)
 8003046:	2200      	movs	r2, #0
 8003048:	841a      	strh	r2, [r3, #32]
					rnd2 = 0;
 800304a:	4b16      	ldr	r3, [pc, #88]	@ (80030a4 <BaseAction+0x7a4>)
 800304c:	2200      	movs	r2, #0
 800304e:	701a      	strb	r2, [r3, #0]
 8003050:	e000      	b.n	8003054 <BaseAction+0x754>
				if(gripper == 0 && reed == 1 && vacuum == 0 && HAL_GetTick() >= timestamp4)
 8003052:	bf00      	nop
				}
			}
		  if(registerFrame[0x10].U16 == 0){
 8003054:	4b05      	ldr	r3, [pc, #20]	@ (800306c <BaseAction+0x76c>)
 8003056:	8c1b      	ldrh	r3, [r3, #32]
 8003058:	2b00      	cmp	r3, #0
 800305a:	d102      	bne.n	8003062 <BaseAction+0x762>
			  piingpong = 0;
 800305c:	4b02      	ldr	r3, [pc, #8]	@ (8003068 <BaseAction+0x768>)
 800305e:	2200      	movs	r2, #0
 8003060:	801a      	strh	r2, [r3, #0]
		  }
	}
 8003062:	bf00      	nop
 8003064:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003068:	20000fd2 	.word	0x20000fd2
 800306c:	20000fe8 	.word	0x20000fe8
 8003070:	20001186 	.word	0x20001186
 8003074:	20001222 	.word	0x20001222
 8003078:	20000fd6 	.word	0x20000fd6
 800307c:	20000fd5 	.word	0x20000fd5
 8003080:	20000fd4 	.word	0x20000fd4
 8003084:	20001224 	.word	0x20001224
 8003088:	20001226 	.word	0x20001226
 800308c:	200011a4 	.word	0x200011a4
 8003090:	20001228 	.word	0x20001228
 8003094:	200011a2 	.word	0x200011a2
 8003098:	20001198 	.word	0x20001198
 800309c:	20001178 	.word	0x20001178
 80030a0:	20001182 	.word	0x20001182
 80030a4:	200011a3 	.word	0x200011a3
 80030a8:	20001230 	.word	0x20001230

080030ac <OrderSeparate>:


void OrderSeparate(void)
{
 80030ac:	b480      	push	{r7}
 80030ae:	b083      	sub	sp, #12
 80030b0:	af00      	add	r7, sp, #0
	//rnd = 0;
	////// Convert to string
	for(uint16_t p = 10000;p>=1 && temPick != 0;p/=10)
 80030b2:	f242 7310 	movw	r3, #10000	@ 0x2710
 80030b6:	80fb      	strh	r3, [r7, #6]
 80030b8:	e056      	b.n	8003168 <OrderSeparate+0xbc>
	{
		if(temPick/p <= 0 || temPick/p > 5 || temPlace/p <= 0 || temPlace/p > 5) // check if 0 or > 5
 80030ba:	4b32      	ldr	r3, [pc, #200]	@ (8003184 <OrderSeparate+0xd8>)
 80030bc:	881b      	ldrh	r3, [r3, #0]
 80030be:	88fa      	ldrh	r2, [r7, #6]
 80030c0:	429a      	cmp	r2, r3
 80030c2:	d858      	bhi.n	8003176 <OrderSeparate+0xca>
 80030c4:	4b2f      	ldr	r3, [pc, #188]	@ (8003184 <OrderSeparate+0xd8>)
 80030c6:	881a      	ldrh	r2, [r3, #0]
 80030c8:	88fb      	ldrh	r3, [r7, #6]
 80030ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80030ce:	b29b      	uxth	r3, r3
 80030d0:	2b05      	cmp	r3, #5
 80030d2:	d850      	bhi.n	8003176 <OrderSeparate+0xca>
 80030d4:	4b2c      	ldr	r3, [pc, #176]	@ (8003188 <OrderSeparate+0xdc>)
 80030d6:	881b      	ldrh	r3, [r3, #0]
 80030d8:	88fa      	ldrh	r2, [r7, #6]
 80030da:	429a      	cmp	r2, r3
 80030dc:	d84b      	bhi.n	8003176 <OrderSeparate+0xca>
 80030de:	4b2a      	ldr	r3, [pc, #168]	@ (8003188 <OrderSeparate+0xdc>)
 80030e0:	881a      	ldrh	r2, [r3, #0]
 80030e2:	88fb      	ldrh	r3, [r7, #6]
 80030e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80030e8:	b29b      	uxth	r3, r3
 80030ea:	2b05      	cmp	r3, #5
 80030ec:	d843      	bhi.n	8003176 <OrderSeparate+0xca>
		{
			//rnd = 0;
			//mode = 0;
			break;
		}
		pick[rnd] = temPick/p; // use this for pick
 80030ee:	4b25      	ldr	r3, [pc, #148]	@ (8003184 <OrderSeparate+0xd8>)
 80030f0:	881a      	ldrh	r2, [r3, #0]
 80030f2:	4b26      	ldr	r3, [pc, #152]	@ (800318c <OrderSeparate+0xe0>)
 80030f4:	781b      	ldrb	r3, [r3, #0]
 80030f6:	4619      	mov	r1, r3
 80030f8:	88fb      	ldrh	r3, [r7, #6]
 80030fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80030fe:	b29a      	uxth	r2, r3
 8003100:	4b23      	ldr	r3, [pc, #140]	@ (8003190 <OrderSeparate+0xe4>)
 8003102:	f823 2011 	strh.w	r2, [r3, r1, lsl #1]
		place[rnd] = temPlace/p; // use this for place
 8003106:	4b20      	ldr	r3, [pc, #128]	@ (8003188 <OrderSeparate+0xdc>)
 8003108:	881a      	ldrh	r2, [r3, #0]
 800310a:	4b20      	ldr	r3, [pc, #128]	@ (800318c <OrderSeparate+0xe0>)
 800310c:	781b      	ldrb	r3, [r3, #0]
 800310e:	4619      	mov	r1, r3
 8003110:	88fb      	ldrh	r3, [r7, #6]
 8003112:	fbb2 f3f3 	udiv	r3, r2, r3
 8003116:	b29a      	uxth	r2, r3
 8003118:	4b1e      	ldr	r3, [pc, #120]	@ (8003194 <OrderSeparate+0xe8>)
 800311a:	f823 2011 	strh.w	r2, [r3, r1, lsl #1]
		temPick = temPick%p;
 800311e:	4b19      	ldr	r3, [pc, #100]	@ (8003184 <OrderSeparate+0xd8>)
 8003120:	881b      	ldrh	r3, [r3, #0]
 8003122:	88fa      	ldrh	r2, [r7, #6]
 8003124:	fbb3 f1f2 	udiv	r1, r3, r2
 8003128:	fb01 f202 	mul.w	r2, r1, r2
 800312c:	1a9b      	subs	r3, r3, r2
 800312e:	b29a      	uxth	r2, r3
 8003130:	4b14      	ldr	r3, [pc, #80]	@ (8003184 <OrderSeparate+0xd8>)
 8003132:	801a      	strh	r2, [r3, #0]
		temPlace = temPlace%p;
 8003134:	4b14      	ldr	r3, [pc, #80]	@ (8003188 <OrderSeparate+0xdc>)
 8003136:	881b      	ldrh	r3, [r3, #0]
 8003138:	88fa      	ldrh	r2, [r7, #6]
 800313a:	fbb3 f1f2 	udiv	r1, r3, r2
 800313e:	fb01 f202 	mul.w	r2, r1, r2
 8003142:	1a9b      	subs	r3, r3, r2
 8003144:	b29a      	uxth	r2, r3
 8003146:	4b10      	ldr	r3, [pc, #64]	@ (8003188 <OrderSeparate+0xdc>)
 8003148:	801a      	strh	r2, [r3, #0]
		rnd++;
 800314a:	4b10      	ldr	r3, [pc, #64]	@ (800318c <OrderSeparate+0xe0>)
 800314c:	781b      	ldrb	r3, [r3, #0]
 800314e:	3301      	adds	r3, #1
 8003150:	b2da      	uxtb	r2, r3
 8003152:	4b0e      	ldr	r3, [pc, #56]	@ (800318c <OrderSeparate+0xe0>)
 8003154:	701a      	strb	r2, [r3, #0]
		rou = 20;
 8003156:	4b10      	ldr	r3, [pc, #64]	@ (8003198 <OrderSeparate+0xec>)
 8003158:	2214      	movs	r2, #20
 800315a:	801a      	strh	r2, [r3, #0]
	for(uint16_t p = 10000;p>=1 && temPick != 0;p/=10)
 800315c:	88fb      	ldrh	r3, [r7, #6]
 800315e:	4a0f      	ldr	r2, [pc, #60]	@ (800319c <OrderSeparate+0xf0>)
 8003160:	fba2 2303 	umull	r2, r3, r2, r3
 8003164:	08db      	lsrs	r3, r3, #3
 8003166:	80fb      	strh	r3, [r7, #6]
 8003168:	88fb      	ldrh	r3, [r7, #6]
 800316a:	2b00      	cmp	r3, #0
 800316c:	d003      	beq.n	8003176 <OrderSeparate+0xca>
 800316e:	4b05      	ldr	r3, [pc, #20]	@ (8003184 <OrderSeparate+0xd8>)
 8003170:	881b      	ldrh	r3, [r3, #0]
 8003172:	2b00      	cmp	r3, #0
 8003174:	d1a1      	bne.n	80030ba <OrderSeparate+0xe>
	}
}
 8003176:	bf00      	nop
 8003178:	370c      	adds	r7, #12
 800317a:	46bd      	mov	sp, r7
 800317c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003180:	4770      	bx	lr
 8003182:	bf00      	nop
 8003184:	20001188 	.word	0x20001188
 8003188:	2000118a 	.word	0x2000118a
 800318c:	200011a2 	.word	0x200011a2
 8003190:	2000118c 	.word	0x2000118c
 8003194:	20001198 	.word	0x20001198
 8003198:	20001214 	.word	0x20001214
 800319c:	cccccccd 	.word	0xcccccccd

080031a0 <serviceMotor>:
 *		pwm: (unsigned 32-bit integer) Motor pwm value
 *		dir: (unsigned 8-bit integer) Motor direction
 *
 */

void serviceMotor(uint32_t pwm, uint8_t dir){
 80031a0:	b480      	push	{r7}
 80031a2:	b083      	sub	sp, #12
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
 80031a8:	460b      	mov	r3, r1
 80031aa:	70fb      	strb	r3, [r7, #3]

	zStop = 0;
 80031ac:	4b0e      	ldr	r3, [pc, #56]	@ (80031e8 <serviceMotor+0x48>)
 80031ae:	2200      	movs	r2, #0
 80031b0:	701a      	strb	r2, [r3, #0]
	if(dir){
 80031b2:	78fb      	ldrb	r3, [r7, #3]
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d008      	beq.n	80031ca <serviceMotor+0x2a>
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, pwm);
 80031b8:	4b0c      	ldr	r3, [pc, #48]	@ (80031ec <serviceMotor+0x4c>)
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	687a      	ldr	r2, [r7, #4]
 80031be:	635a      	str	r2, [r3, #52]	@ 0x34
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 80031c0:	4b0a      	ldr	r3, [pc, #40]	@ (80031ec <serviceMotor+0x4c>)
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	2200      	movs	r2, #0
 80031c6:	639a      	str	r2, [r3, #56]	@ 0x38
	}
	else{
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, pwm);
	}
}
 80031c8:	e007      	b.n	80031da <serviceMotor+0x3a>
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 80031ca:	4b08      	ldr	r3, [pc, #32]	@ (80031ec <serviceMotor+0x4c>)
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	2200      	movs	r2, #0
 80031d0:	635a      	str	r2, [r3, #52]	@ 0x34
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, pwm);
 80031d2:	4b06      	ldr	r3, [pc, #24]	@ (80031ec <serviceMotor+0x4c>)
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	687a      	ldr	r2, [r7, #4]
 80031d8:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80031da:	bf00      	nop
 80031dc:	370c      	adds	r7, #12
 80031de:	46bd      	mov	sp, r7
 80031e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e4:	4770      	bx	lr
 80031e6:	bf00      	nop
 80031e8:	20000af4 	.word	0x20000af4
 80031ec:	20000238 	.word	0x20000238

080031f0 <getZStop>:
 *		void
 *
 */


uint8_t getZStop(){
 80031f0:	b480      	push	{r7}
 80031f2:	af00      	add	r7, sp, #0
	return zStop;
 80031f4:	4b03      	ldr	r3, [pc, #12]	@ (8003204 <getZStop+0x14>)
 80031f6:	781b      	ldrb	r3, [r3, #0]
 80031f8:	b2db      	uxtb	r3, r3
}
 80031fa:	4618      	mov	r0, r3
 80031fc:	46bd      	mov	sp, r7
 80031fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003202:	4770      	bx	lr
 8003204:	20000af4 	.word	0x20000af4

08003208 <HAL_GPIO_EXTI_Callback>:

// @User : Stop motor when hit the end stop
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8003208:	b480      	push	{r7}
 800320a:	b083      	sub	sp, #12
 800320c:	af00      	add	r7, sp, #0
 800320e:	4603      	mov	r3, r0
 8003210:	80fb      	strh	r3, [r7, #6]
	if((GPIO_Pin == GPIO_PIN_5 || GPIO_Pin == GPIO_PIN_10 ) && zStop== 0){
 8003212:	88fb      	ldrh	r3, [r7, #6]
 8003214:	2b20      	cmp	r3, #32
 8003216:	d003      	beq.n	8003220 <HAL_GPIO_EXTI_Callback+0x18>
 8003218:	88fb      	ldrh	r3, [r7, #6]
 800321a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800321e:	d117      	bne.n	8003250 <HAL_GPIO_EXTI_Callback+0x48>
 8003220:	4b0e      	ldr	r3, [pc, #56]	@ (800325c <HAL_GPIO_EXTI_Callback+0x54>)
 8003222:	781b      	ldrb	r3, [r3, #0]
 8003224:	b2db      	uxtb	r3, r3
 8003226:	2b00      	cmp	r3, #0
 8003228:	d112      	bne.n	8003250 <HAL_GPIO_EXTI_Callback+0x48>
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 800322a:	4b0d      	ldr	r3, [pc, #52]	@ (8003260 <HAL_GPIO_EXTI_Callback+0x58>)
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	2200      	movs	r2, #0
 8003230:	635a      	str	r2, [r3, #52]	@ 0x34
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 8003232:	4b0b      	ldr	r3, [pc, #44]	@ (8003260 <HAL_GPIO_EXTI_Callback+0x58>)
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	2200      	movs	r2, #0
 8003238:	639a      	str	r2, [r3, #56]	@ 0x38
		zStop = 1;
 800323a:	4b08      	ldr	r3, [pc, #32]	@ (800325c <HAL_GPIO_EXTI_Callback+0x54>)
 800323c:	2201      	movs	r2, #1
 800323e:	701a      	strb	r2, [r3, #0]
		__HAL_TIM_SET_COUNTER(&htim2, 0);
 8003240:	4b08      	ldr	r3, [pc, #32]	@ (8003264 <HAL_GPIO_EXTI_Callback+0x5c>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	2200      	movs	r2, #0
 8003246:	625a      	str	r2, [r3, #36]	@ 0x24
		qeifloat = 0;
 8003248:	4b07      	ldr	r3, [pc, #28]	@ (8003268 <HAL_GPIO_EXTI_Callback+0x60>)
 800324a:	f04f 0200 	mov.w	r2, #0
 800324e:	601a      	str	r2, [r3, #0]
	}

}
 8003250:	bf00      	nop
 8003252:	370c      	adds	r7, #12
 8003254:	46bd      	mov	sp, r7
 8003256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325a:	4770      	bx	lr
 800325c:	20000af4 	.word	0x20000af4
 8003260:	20000238 	.word	0x20000238
 8003264:	20000304 	.word	0x20000304
 8003268:	20000aec 	.word	0x20000aec

0800326c <HAL_TIM_PWM_PulseFinishedCallback>:


// @User : Stop timer3 that send data to led
void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b082      	sub	sp, #8
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
	if(htim -> Instance == TIM3){
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	4a05      	ldr	r2, [pc, #20]	@ (8003290 <HAL_TIM_PWM_PulseFinishedCallback+0x24>)
 800327a:	4293      	cmp	r3, r2
 800327c:	d103      	bne.n	8003286 <HAL_TIM_PWM_PulseFinishedCallback+0x1a>
		HAL_TIM_PWM_Stop_DMA(&htim3, TIM_CHANNEL_2);
 800327e:	2104      	movs	r1, #4
 8003280:	4804      	ldr	r0, [pc, #16]	@ (8003294 <HAL_TIM_PWM_PulseFinishedCallback+0x28>)
 8003282:	f003 f8eb 	bl	800645c <HAL_TIM_PWM_Stop_DMA>
	}

}
 8003286:	bf00      	nop
 8003288:	3708      	adds	r7, #8
 800328a:	46bd      	mov	sp, r7
 800328c:	bd80      	pop	{r7, pc}
 800328e:	bf00      	nop
 8003290:	40000400 	.word	0x40000400
 8003294:	200003d0 	.word	0x200003d0

08003298 <HAL_TIM_PeriodElapsedCallback>:

//Callback -> Timer finish
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8003298:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800329c:	b082      	sub	sp, #8
 800329e:	af00      	add	r7, sp, #0
 80032a0:	6078      	str	r0, [r7, #4]
	if(htim == &htim5)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	4a15      	ldr	r2, [pc, #84]	@ (80032fc <HAL_TIM_PeriodElapsedCallback+0x64>)
 80032a6:	4293      	cmp	r3, r2
 80032a8:	d022      	beq.n	80032f0 <HAL_TIM_PeriodElapsedCallback+0x58>
	{
		//registerFrame[0x00].U16 = 22881; //send "Ya" // dont use interrupt cuz unstable
	}
	else if(htim == &htim4)
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	4a14      	ldr	r2, [pc, #80]	@ (8003300 <HAL_TIM_PeriodElapsedCallback+0x68>)
 80032ae:	4293      	cmp	r3, r2
 80032b0:	d10f      	bne.n	80032d2 <HAL_TIM_PeriodElapsedCallback+0x3a>
	{
		i+=1;
 80032b2:	4b14      	ldr	r3, [pc, #80]	@ (8003304 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 80032b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032b8:	f112 0801 	adds.w	r8, r2, #1
 80032bc:	f143 0900 	adc.w	r9, r3, #0
 80032c0:	4b10      	ldr	r3, [pc, #64]	@ (8003304 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 80032c2:	e9c3 8900 	strd	r8, r9, [r3]
		//piingpong = 0;
		fin = 0;
 80032c6:	4b10      	ldr	r3, [pc, #64]	@ (8003308 <HAL_TIM_PeriodElapsedCallback+0x70>)
 80032c8:	2200      	movs	r2, #0
 80032ca:	701a      	strb	r2, [r3, #0]
		generate_Velocity();
 80032cc:	f7ff f968 	bl	80025a0 <generate_Velocity>
	else if(htim == &htim7)
	{
	_micros += UINT16_MAX;
	}

}
 80032d0:	e00e      	b.n	80032f0 <HAL_TIM_PeriodElapsedCallback+0x58>
	else if(htim == &htim7)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	4a0d      	ldr	r2, [pc, #52]	@ (800330c <HAL_TIM_PeriodElapsedCallback+0x74>)
 80032d6:	4293      	cmp	r3, r2
 80032d8:	d10a      	bne.n	80032f0 <HAL_TIM_PeriodElapsedCallback+0x58>
	_micros += UINT16_MAX;
 80032da:	4b0d      	ldr	r3, [pc, #52]	@ (8003310 <HAL_TIM_PeriodElapsedCallback+0x78>)
 80032dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032e0:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80032e4:	1854      	adds	r4, r2, r1
 80032e6:	f143 0500 	adc.w	r5, r3, #0
 80032ea:	4b09      	ldr	r3, [pc, #36]	@ (8003310 <HAL_TIM_PeriodElapsedCallback+0x78>)
 80032ec:	e9c3 4500 	strd	r4, r5, [r3]
}
 80032f0:	bf00      	nop
 80032f2:	3708      	adds	r7, #8
 80032f4:	46bd      	mov	sp, r7
 80032f6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80032fa:	bf00      	nop
 80032fc:	20000568 	.word	0x20000568
 8003300:	2000049c 	.word	0x2000049c
 8003304:	200011c8 	.word	0x200011c8
 8003308:	20001217 	.word	0x20001217
 800330c:	20000634 	.word	0x20000634
 8003310:	20001218 	.word	0x20001218

08003314 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003314:	b480      	push	{r7}
 8003316:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003318:	b672      	cpsid	i
}
 800331a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800331c:	bf00      	nop
 800331e:	e7fd      	b.n	800331c <Error_Handler+0x8>

08003320 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003320:	b580      	push	{r7, lr}
 8003322:	b082      	sub	sp, #8
 8003324:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003326:	4b0f      	ldr	r3, [pc, #60]	@ (8003364 <HAL_MspInit+0x44>)
 8003328:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800332a:	4a0e      	ldr	r2, [pc, #56]	@ (8003364 <HAL_MspInit+0x44>)
 800332c:	f043 0301 	orr.w	r3, r3, #1
 8003330:	6613      	str	r3, [r2, #96]	@ 0x60
 8003332:	4b0c      	ldr	r3, [pc, #48]	@ (8003364 <HAL_MspInit+0x44>)
 8003334:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003336:	f003 0301 	and.w	r3, r3, #1
 800333a:	607b      	str	r3, [r7, #4]
 800333c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800333e:	4b09      	ldr	r3, [pc, #36]	@ (8003364 <HAL_MspInit+0x44>)
 8003340:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003342:	4a08      	ldr	r2, [pc, #32]	@ (8003364 <HAL_MspInit+0x44>)
 8003344:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003348:	6593      	str	r3, [r2, #88]	@ 0x58
 800334a:	4b06      	ldr	r3, [pc, #24]	@ (8003364 <HAL_MspInit+0x44>)
 800334c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800334e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003352:	603b      	str	r3, [r7, #0]
 8003354:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8003356:	f001 fbcd 	bl	8004af4 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800335a:	bf00      	nop
 800335c:	3708      	adds	r7, #8
 800335e:	46bd      	mov	sp, r7
 8003360:	bd80      	pop	{r7, pc}
 8003362:	bf00      	nop
 8003364:	40021000 	.word	0x40021000

08003368 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003368:	b580      	push	{r7, lr}
 800336a:	b08e      	sub	sp, #56	@ 0x38
 800336c:	af00      	add	r7, sp, #0
 800336e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003370:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003374:	2200      	movs	r2, #0
 8003376:	601a      	str	r2, [r3, #0]
 8003378:	605a      	str	r2, [r3, #4]
 800337a:	609a      	str	r2, [r3, #8]
 800337c:	60da      	str	r2, [r3, #12]
 800337e:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	4a72      	ldr	r2, [pc, #456]	@ (8003550 <HAL_TIM_Base_MspInit+0x1e8>)
 8003386:	4293      	cmp	r3, r2
 8003388:	d139      	bne.n	80033fe <HAL_TIM_Base_MspInit+0x96>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800338a:	4b72      	ldr	r3, [pc, #456]	@ (8003554 <HAL_TIM_Base_MspInit+0x1ec>)
 800338c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800338e:	4a71      	ldr	r2, [pc, #452]	@ (8003554 <HAL_TIM_Base_MspInit+0x1ec>)
 8003390:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003394:	6613      	str	r3, [r2, #96]	@ 0x60
 8003396:	4b6f      	ldr	r3, [pc, #444]	@ (8003554 <HAL_TIM_Base_MspInit+0x1ec>)
 8003398:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800339a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800339e:	623b      	str	r3, [r7, #32]
 80033a0:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80033a2:	4b6c      	ldr	r3, [pc, #432]	@ (8003554 <HAL_TIM_Base_MspInit+0x1ec>)
 80033a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80033a6:	4a6b      	ldr	r2, [pc, #428]	@ (8003554 <HAL_TIM_Base_MspInit+0x1ec>)
 80033a8:	f043 0301 	orr.w	r3, r3, #1
 80033ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80033ae:	4b69      	ldr	r3, [pc, #420]	@ (8003554 <HAL_TIM_Base_MspInit+0x1ec>)
 80033b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80033b2:	f003 0301 	and.w	r3, r3, #1
 80033b6:	61fb      	str	r3, [r7, #28]
 80033b8:	69fb      	ldr	r3, [r7, #28]
    /**TIM1 GPIO Configuration
    PA6     ------> TIM1_BKIN
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80033ba:	2340      	movs	r3, #64	@ 0x40
 80033bc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80033be:	2312      	movs	r3, #18
 80033c0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80033c2:	2301      	movs	r3, #1
 80033c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033c6:	2300      	movs	r3, #0
 80033c8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80033ca:	2306      	movs	r3, #6
 80033cc:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033ce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80033d2:	4619      	mov	r1, r3
 80033d4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80033d8:	f001 f91e 	bl	8004618 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 80033dc:	2200      	movs	r2, #0
 80033de:	2100      	movs	r1, #0
 80033e0:	2018      	movs	r0, #24
 80033e2:	f000 fdb2 	bl	8003f4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 80033e6:	2018      	movs	r0, #24
 80033e8:	f000 fdc9 	bl	8003f7e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 80033ec:	2200      	movs	r2, #0
 80033ee:	2100      	movs	r1, #0
 80033f0:	2019      	movs	r0, #25
 80033f2:	f000 fdaa 	bl	8003f4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80033f6:	2019      	movs	r0, #25
 80033f8:	f000 fdc1 	bl	8003f7e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 80033fc:	e0a3      	b.n	8003546 <HAL_TIM_Base_MspInit+0x1de>
  else if(htim_base->Instance==TIM3)
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	4a55      	ldr	r2, [pc, #340]	@ (8003558 <HAL_TIM_Base_MspInit+0x1f0>)
 8003404:	4293      	cmp	r3, r2
 8003406:	d137      	bne.n	8003478 <HAL_TIM_Base_MspInit+0x110>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003408:	4b52      	ldr	r3, [pc, #328]	@ (8003554 <HAL_TIM_Base_MspInit+0x1ec>)
 800340a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800340c:	4a51      	ldr	r2, [pc, #324]	@ (8003554 <HAL_TIM_Base_MspInit+0x1ec>)
 800340e:	f043 0302 	orr.w	r3, r3, #2
 8003412:	6593      	str	r3, [r2, #88]	@ 0x58
 8003414:	4b4f      	ldr	r3, [pc, #316]	@ (8003554 <HAL_TIM_Base_MspInit+0x1ec>)
 8003416:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003418:	f003 0302 	and.w	r3, r3, #2
 800341c:	61bb      	str	r3, [r7, #24]
 800341e:	69bb      	ldr	r3, [r7, #24]
    hdma_tim3_ch2.Instance = DMA1_Channel3;
 8003420:	4b4e      	ldr	r3, [pc, #312]	@ (800355c <HAL_TIM_Base_MspInit+0x1f4>)
 8003422:	4a4f      	ldr	r2, [pc, #316]	@ (8003560 <HAL_TIM_Base_MspInit+0x1f8>)
 8003424:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch2.Init.Request = DMA_REQUEST_TIM3_CH2;
 8003426:	4b4d      	ldr	r3, [pc, #308]	@ (800355c <HAL_TIM_Base_MspInit+0x1f4>)
 8003428:	223e      	movs	r2, #62	@ 0x3e
 800342a:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800342c:	4b4b      	ldr	r3, [pc, #300]	@ (800355c <HAL_TIM_Base_MspInit+0x1f4>)
 800342e:	2210      	movs	r2, #16
 8003430:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8003432:	4b4a      	ldr	r3, [pc, #296]	@ (800355c <HAL_TIM_Base_MspInit+0x1f4>)
 8003434:	2200      	movs	r2, #0
 8003436:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch2.Init.MemInc = DMA_MINC_ENABLE;
 8003438:	4b48      	ldr	r3, [pc, #288]	@ (800355c <HAL_TIM_Base_MspInit+0x1f4>)
 800343a:	2280      	movs	r2, #128	@ 0x80
 800343c:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800343e:	4b47      	ldr	r3, [pc, #284]	@ (800355c <HAL_TIM_Base_MspInit+0x1f4>)
 8003440:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003444:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003446:	4b45      	ldr	r3, [pc, #276]	@ (800355c <HAL_TIM_Base_MspInit+0x1f4>)
 8003448:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800344c:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch2.Init.Mode = DMA_NORMAL;
 800344e:	4b43      	ldr	r3, [pc, #268]	@ (800355c <HAL_TIM_Base_MspInit+0x1f4>)
 8003450:	2200      	movs	r2, #0
 8003452:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch2.Init.Priority = DMA_PRIORITY_LOW;
 8003454:	4b41      	ldr	r3, [pc, #260]	@ (800355c <HAL_TIM_Base_MspInit+0x1f4>)
 8003456:	2200      	movs	r2, #0
 8003458:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim3_ch2) != HAL_OK)
 800345a:	4840      	ldr	r0, [pc, #256]	@ (800355c <HAL_TIM_Base_MspInit+0x1f4>)
 800345c:	f000 fdaa 	bl	8003fb4 <HAL_DMA_Init>
 8003460:	4603      	mov	r3, r0
 8003462:	2b00      	cmp	r3, #0
 8003464:	d001      	beq.n	800346a <HAL_TIM_Base_MspInit+0x102>
      Error_Handler();
 8003466:	f7ff ff55 	bl	8003314 <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC2],hdma_tim3_ch2);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	4a3b      	ldr	r2, [pc, #236]	@ (800355c <HAL_TIM_Base_MspInit+0x1f4>)
 800346e:	629a      	str	r2, [r3, #40]	@ 0x28
 8003470:	4a3a      	ldr	r2, [pc, #232]	@ (800355c <HAL_TIM_Base_MspInit+0x1f4>)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6293      	str	r3, [r2, #40]	@ 0x28
}
 8003476:	e066      	b.n	8003546 <HAL_TIM_Base_MspInit+0x1de>
  else if(htim_base->Instance==TIM4)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	4a39      	ldr	r2, [pc, #228]	@ (8003564 <HAL_TIM_Base_MspInit+0x1fc>)
 800347e:	4293      	cmp	r3, r2
 8003480:	d114      	bne.n	80034ac <HAL_TIM_Base_MspInit+0x144>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003482:	4b34      	ldr	r3, [pc, #208]	@ (8003554 <HAL_TIM_Base_MspInit+0x1ec>)
 8003484:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003486:	4a33      	ldr	r2, [pc, #204]	@ (8003554 <HAL_TIM_Base_MspInit+0x1ec>)
 8003488:	f043 0304 	orr.w	r3, r3, #4
 800348c:	6593      	str	r3, [r2, #88]	@ 0x58
 800348e:	4b31      	ldr	r3, [pc, #196]	@ (8003554 <HAL_TIM_Base_MspInit+0x1ec>)
 8003490:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003492:	f003 0304 	and.w	r3, r3, #4
 8003496:	617b      	str	r3, [r7, #20]
 8003498:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800349a:	2200      	movs	r2, #0
 800349c:	2100      	movs	r1, #0
 800349e:	201e      	movs	r0, #30
 80034a0:	f000 fd53 	bl	8003f4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80034a4:	201e      	movs	r0, #30
 80034a6:	f000 fd6a 	bl	8003f7e <HAL_NVIC_EnableIRQ>
}
 80034aa:	e04c      	b.n	8003546 <HAL_TIM_Base_MspInit+0x1de>
  else if(htim_base->Instance==TIM5)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	4a2d      	ldr	r2, [pc, #180]	@ (8003568 <HAL_TIM_Base_MspInit+0x200>)
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d114      	bne.n	80034e0 <HAL_TIM_Base_MspInit+0x178>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80034b6:	4b27      	ldr	r3, [pc, #156]	@ (8003554 <HAL_TIM_Base_MspInit+0x1ec>)
 80034b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034ba:	4a26      	ldr	r2, [pc, #152]	@ (8003554 <HAL_TIM_Base_MspInit+0x1ec>)
 80034bc:	f043 0308 	orr.w	r3, r3, #8
 80034c0:	6593      	str	r3, [r2, #88]	@ 0x58
 80034c2:	4b24      	ldr	r3, [pc, #144]	@ (8003554 <HAL_TIM_Base_MspInit+0x1ec>)
 80034c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034c6:	f003 0308 	and.w	r3, r3, #8
 80034ca:	613b      	str	r3, [r7, #16]
 80034cc:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 80034ce:	2200      	movs	r2, #0
 80034d0:	2100      	movs	r1, #0
 80034d2:	2032      	movs	r0, #50	@ 0x32
 80034d4:	f000 fd39 	bl	8003f4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80034d8:	2032      	movs	r0, #50	@ 0x32
 80034da:	f000 fd50 	bl	8003f7e <HAL_NVIC_EnableIRQ>
}
 80034de:	e032      	b.n	8003546 <HAL_TIM_Base_MspInit+0x1de>
  else if(htim_base->Instance==TIM7)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	4a21      	ldr	r2, [pc, #132]	@ (800356c <HAL_TIM_Base_MspInit+0x204>)
 80034e6:	4293      	cmp	r3, r2
 80034e8:	d114      	bne.n	8003514 <HAL_TIM_Base_MspInit+0x1ac>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80034ea:	4b1a      	ldr	r3, [pc, #104]	@ (8003554 <HAL_TIM_Base_MspInit+0x1ec>)
 80034ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034ee:	4a19      	ldr	r2, [pc, #100]	@ (8003554 <HAL_TIM_Base_MspInit+0x1ec>)
 80034f0:	f043 0320 	orr.w	r3, r3, #32
 80034f4:	6593      	str	r3, [r2, #88]	@ 0x58
 80034f6:	4b17      	ldr	r3, [pc, #92]	@ (8003554 <HAL_TIM_Base_MspInit+0x1ec>)
 80034f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034fa:	f003 0320 	and.w	r3, r3, #32
 80034fe:	60fb      	str	r3, [r7, #12]
 8003500:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM7_DAC_IRQn, 0, 0);
 8003502:	2200      	movs	r2, #0
 8003504:	2100      	movs	r1, #0
 8003506:	2037      	movs	r0, #55	@ 0x37
 8003508:	f000 fd1f 	bl	8003f4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_DAC_IRQn);
 800350c:	2037      	movs	r0, #55	@ 0x37
 800350e:	f000 fd36 	bl	8003f7e <HAL_NVIC_EnableIRQ>
}
 8003512:	e018      	b.n	8003546 <HAL_TIM_Base_MspInit+0x1de>
  else if(htim_base->Instance==TIM16)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	4a15      	ldr	r2, [pc, #84]	@ (8003570 <HAL_TIM_Base_MspInit+0x208>)
 800351a:	4293      	cmp	r3, r2
 800351c:	d113      	bne.n	8003546 <HAL_TIM_Base_MspInit+0x1de>
    __HAL_RCC_TIM16_CLK_ENABLE();
 800351e:	4b0d      	ldr	r3, [pc, #52]	@ (8003554 <HAL_TIM_Base_MspInit+0x1ec>)
 8003520:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003522:	4a0c      	ldr	r2, [pc, #48]	@ (8003554 <HAL_TIM_Base_MspInit+0x1ec>)
 8003524:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003528:	6613      	str	r3, [r2, #96]	@ 0x60
 800352a:	4b0a      	ldr	r3, [pc, #40]	@ (8003554 <HAL_TIM_Base_MspInit+0x1ec>)
 800352c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800352e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003532:	60bb      	str	r3, [r7, #8]
 8003534:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8003536:	2200      	movs	r2, #0
 8003538:	2100      	movs	r1, #0
 800353a:	2019      	movs	r0, #25
 800353c:	f000 fd05 	bl	8003f4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8003540:	2019      	movs	r0, #25
 8003542:	f000 fd1c 	bl	8003f7e <HAL_NVIC_EnableIRQ>
}
 8003546:	bf00      	nop
 8003548:	3738      	adds	r7, #56	@ 0x38
 800354a:	46bd      	mov	sp, r7
 800354c:	bd80      	pop	{r7, pc}
 800354e:	bf00      	nop
 8003550:	40012c00 	.word	0x40012c00
 8003554:	40021000 	.word	0x40021000
 8003558:	40000400 	.word	0x40000400
 800355c:	200007cc 	.word	0x200007cc
 8003560:	40020030 	.word	0x40020030
 8003564:	40000800 	.word	0x40000800
 8003568:	40000c00 	.word	0x40000c00
 800356c:	40001400 	.word	0x40001400
 8003570:	40014400 	.word	0x40014400

08003574 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	b08a      	sub	sp, #40	@ 0x28
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800357c:	f107 0314 	add.w	r3, r7, #20
 8003580:	2200      	movs	r2, #0
 8003582:	601a      	str	r2, [r3, #0]
 8003584:	605a      	str	r2, [r3, #4]
 8003586:	609a      	str	r2, [r3, #8]
 8003588:	60da      	str	r2, [r3, #12]
 800358a:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003594:	d128      	bne.n	80035e8 <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003596:	4b16      	ldr	r3, [pc, #88]	@ (80035f0 <HAL_TIM_Encoder_MspInit+0x7c>)
 8003598:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800359a:	4a15      	ldr	r2, [pc, #84]	@ (80035f0 <HAL_TIM_Encoder_MspInit+0x7c>)
 800359c:	f043 0301 	orr.w	r3, r3, #1
 80035a0:	6593      	str	r3, [r2, #88]	@ 0x58
 80035a2:	4b13      	ldr	r3, [pc, #76]	@ (80035f0 <HAL_TIM_Encoder_MspInit+0x7c>)
 80035a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035a6:	f003 0301 	and.w	r3, r3, #1
 80035aa:	613b      	str	r3, [r7, #16]
 80035ac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80035ae:	4b10      	ldr	r3, [pc, #64]	@ (80035f0 <HAL_TIM_Encoder_MspInit+0x7c>)
 80035b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035b2:	4a0f      	ldr	r2, [pc, #60]	@ (80035f0 <HAL_TIM_Encoder_MspInit+0x7c>)
 80035b4:	f043 0301 	orr.w	r3, r3, #1
 80035b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80035ba:	4b0d      	ldr	r3, [pc, #52]	@ (80035f0 <HAL_TIM_Encoder_MspInit+0x7c>)
 80035bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035be:	f003 0301 	and.w	r3, r3, #1
 80035c2:	60fb      	str	r3, [r7, #12]
 80035c4:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5;
 80035c6:	2322      	movs	r3, #34	@ 0x22
 80035c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035ca:	2302      	movs	r3, #2
 80035cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035ce:	2300      	movs	r3, #0
 80035d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035d2:	2300      	movs	r3, #0
 80035d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80035d6:	2301      	movs	r3, #1
 80035d8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80035da:	f107 0314 	add.w	r3, r7, #20
 80035de:	4619      	mov	r1, r3
 80035e0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80035e4:	f001 f818 	bl	8004618 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80035e8:	bf00      	nop
 80035ea:	3728      	adds	r7, #40	@ 0x28
 80035ec:	46bd      	mov	sp, r7
 80035ee:	bd80      	pop	{r7, pc}
 80035f0:	40021000 	.word	0x40021000

080035f4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80035f4:	b580      	push	{r7, lr}
 80035f6:	b08a      	sub	sp, #40	@ 0x28
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035fc:	f107 0314 	add.w	r3, r7, #20
 8003600:	2200      	movs	r2, #0
 8003602:	601a      	str	r2, [r3, #0]
 8003604:	605a      	str	r2, [r3, #4]
 8003606:	609a      	str	r2, [r3, #8]
 8003608:	60da      	str	r2, [r3, #12]
 800360a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	4a23      	ldr	r2, [pc, #140]	@ (80036a0 <HAL_TIM_MspPostInit+0xac>)
 8003612:	4293      	cmp	r3, r2
 8003614:	d11e      	bne.n	8003654 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003616:	4b23      	ldr	r3, [pc, #140]	@ (80036a4 <HAL_TIM_MspPostInit+0xb0>)
 8003618:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800361a:	4a22      	ldr	r2, [pc, #136]	@ (80036a4 <HAL_TIM_MspPostInit+0xb0>)
 800361c:	f043 0301 	orr.w	r3, r3, #1
 8003620:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003622:	4b20      	ldr	r3, [pc, #128]	@ (80036a4 <HAL_TIM_MspPostInit+0xb0>)
 8003624:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003626:	f003 0301 	and.w	r3, r3, #1
 800362a:	613b      	str	r3, [r7, #16]
 800362c:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800362e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003632:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003634:	2302      	movs	r3, #2
 8003636:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003638:	2300      	movs	r3, #0
 800363a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800363c:	2300      	movs	r3, #0
 800363e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8003640:	2306      	movs	r3, #6
 8003642:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003644:	f107 0314 	add.w	r3, r7, #20
 8003648:	4619      	mov	r1, r3
 800364a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800364e:	f000 ffe3 	bl	8004618 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8003652:	e021      	b.n	8003698 <HAL_TIM_MspPostInit+0xa4>
  else if(htim->Instance==TIM3)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	4a13      	ldr	r2, [pc, #76]	@ (80036a8 <HAL_TIM_MspPostInit+0xb4>)
 800365a:	4293      	cmp	r3, r2
 800365c:	d11c      	bne.n	8003698 <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800365e:	4b11      	ldr	r3, [pc, #68]	@ (80036a4 <HAL_TIM_MspPostInit+0xb0>)
 8003660:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003662:	4a10      	ldr	r2, [pc, #64]	@ (80036a4 <HAL_TIM_MspPostInit+0xb0>)
 8003664:	f043 0301 	orr.w	r3, r3, #1
 8003668:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800366a:	4b0e      	ldr	r3, [pc, #56]	@ (80036a4 <HAL_TIM_MspPostInit+0xb0>)
 800366c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800366e:	f003 0301 	and.w	r3, r3, #1
 8003672:	60fb      	str	r3, [r7, #12]
 8003674:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003676:	2310      	movs	r3, #16
 8003678:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800367a:	2302      	movs	r3, #2
 800367c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800367e:	2300      	movs	r3, #0
 8003680:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003682:	2300      	movs	r3, #0
 8003684:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003686:	2302      	movs	r3, #2
 8003688:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800368a:	f107 0314 	add.w	r3, r7, #20
 800368e:	4619      	mov	r1, r3
 8003690:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003694:	f000 ffc0 	bl	8004618 <HAL_GPIO_Init>
}
 8003698:	bf00      	nop
 800369a:	3728      	adds	r7, #40	@ 0x28
 800369c:	46bd      	mov	sp, r7
 800369e:	bd80      	pop	{r7, pc}
 80036a0:	40012c00 	.word	0x40012c00
 80036a4:	40021000 	.word	0x40021000
 80036a8:	40000400 	.word	0x40000400

080036ac <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b0a0      	sub	sp, #128	@ 0x80
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036b4:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80036b8:	2200      	movs	r2, #0
 80036ba:	601a      	str	r2, [r3, #0]
 80036bc:	605a      	str	r2, [r3, #4]
 80036be:	609a      	str	r2, [r3, #8]
 80036c0:	60da      	str	r2, [r3, #12]
 80036c2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80036c4:	f107 0318 	add.w	r3, r7, #24
 80036c8:	2254      	movs	r2, #84	@ 0x54
 80036ca:	2100      	movs	r1, #0
 80036cc:	4618      	mov	r0, r3
 80036ce:	f006 fe9b 	bl	800a408 <memset>
  if(huart->Instance==USART1)
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	4a80      	ldr	r2, [pc, #512]	@ (80038d8 <HAL_UART_MspInit+0x22c>)
 80036d8:	4293      	cmp	r3, r2
 80036da:	d161      	bne.n	80037a0 <HAL_UART_MspInit+0xf4>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80036dc:	2301      	movs	r3, #1
 80036de:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80036e0:	2300      	movs	r3, #0
 80036e2:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80036e4:	f107 0318 	add.w	r3, r7, #24
 80036e8:	4618      	mov	r0, r3
 80036ea:	f001 ff41 	bl	8005570 <HAL_RCCEx_PeriphCLKConfig>
 80036ee:	4603      	mov	r3, r0
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d001      	beq.n	80036f8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80036f4:	f7ff fe0e 	bl	8003314 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80036f8:	4b78      	ldr	r3, [pc, #480]	@ (80038dc <HAL_UART_MspInit+0x230>)
 80036fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036fc:	4a77      	ldr	r2, [pc, #476]	@ (80038dc <HAL_UART_MspInit+0x230>)
 80036fe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003702:	6613      	str	r3, [r2, #96]	@ 0x60
 8003704:	4b75      	ldr	r3, [pc, #468]	@ (80038dc <HAL_UART_MspInit+0x230>)
 8003706:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003708:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800370c:	617b      	str	r3, [r7, #20]
 800370e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003710:	4b72      	ldr	r3, [pc, #456]	@ (80038dc <HAL_UART_MspInit+0x230>)
 8003712:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003714:	4a71      	ldr	r2, [pc, #452]	@ (80038dc <HAL_UART_MspInit+0x230>)
 8003716:	f043 0304 	orr.w	r3, r3, #4
 800371a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800371c:	4b6f      	ldr	r3, [pc, #444]	@ (80038dc <HAL_UART_MspInit+0x230>)
 800371e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003720:	f003 0304 	and.w	r3, r3, #4
 8003724:	613b      	str	r3, [r7, #16]
 8003726:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8003728:	2330      	movs	r3, #48	@ 0x30
 800372a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800372c:	2302      	movs	r3, #2
 800372e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003730:	2300      	movs	r3, #0
 8003732:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003734:	2300      	movs	r3, #0
 8003736:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003738:	2307      	movs	r3, #7
 800373a:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800373c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8003740:	4619      	mov	r1, r3
 8003742:	4867      	ldr	r0, [pc, #412]	@ (80038e0 <HAL_UART_MspInit+0x234>)
 8003744:	f000 ff68 	bl	8004618 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Channel2;
 8003748:	4b66      	ldr	r3, [pc, #408]	@ (80038e4 <HAL_UART_MspInit+0x238>)
 800374a:	4a67      	ldr	r2, [pc, #412]	@ (80038e8 <HAL_UART_MspInit+0x23c>)
 800374c:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 800374e:	4b65      	ldr	r3, [pc, #404]	@ (80038e4 <HAL_UART_MspInit+0x238>)
 8003750:	2218      	movs	r2, #24
 8003752:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003754:	4b63      	ldr	r3, [pc, #396]	@ (80038e4 <HAL_UART_MspInit+0x238>)
 8003756:	2200      	movs	r2, #0
 8003758:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800375a:	4b62      	ldr	r3, [pc, #392]	@ (80038e4 <HAL_UART_MspInit+0x238>)
 800375c:	2200      	movs	r2, #0
 800375e:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003760:	4b60      	ldr	r3, [pc, #384]	@ (80038e4 <HAL_UART_MspInit+0x238>)
 8003762:	2280      	movs	r2, #128	@ 0x80
 8003764:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003766:	4b5f      	ldr	r3, [pc, #380]	@ (80038e4 <HAL_UART_MspInit+0x238>)
 8003768:	2200      	movs	r2, #0
 800376a:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800376c:	4b5d      	ldr	r3, [pc, #372]	@ (80038e4 <HAL_UART_MspInit+0x238>)
 800376e:	2200      	movs	r2, #0
 8003770:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8003772:	4b5c      	ldr	r3, [pc, #368]	@ (80038e4 <HAL_UART_MspInit+0x238>)
 8003774:	2220      	movs	r2, #32
 8003776:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8003778:	4b5a      	ldr	r3, [pc, #360]	@ (80038e4 <HAL_UART_MspInit+0x238>)
 800377a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800377e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8003780:	4858      	ldr	r0, [pc, #352]	@ (80038e4 <HAL_UART_MspInit+0x238>)
 8003782:	f000 fc17 	bl	8003fb4 <HAL_DMA_Init>
 8003786:	4603      	mov	r3, r0
 8003788:	2b00      	cmp	r3, #0
 800378a:	d001      	beq.n	8003790 <HAL_UART_MspInit+0xe4>
    {
      Error_Handler();
 800378c:	f7ff fdc2 	bl	8003314 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	4a54      	ldr	r2, [pc, #336]	@ (80038e4 <HAL_UART_MspInit+0x238>)
 8003794:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8003798:	4a52      	ldr	r2, [pc, #328]	@ (80038e4 <HAL_UART_MspInit+0x238>)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6293      	str	r3, [r2, #40]	@ 0x28
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800379e:	e097      	b.n	80038d0 <HAL_UART_MspInit+0x224>
  else if(huart->Instance==USART2)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	4a51      	ldr	r2, [pc, #324]	@ (80038ec <HAL_UART_MspInit+0x240>)
 80037a6:	4293      	cmp	r3, r2
 80037a8:	f040 8092 	bne.w	80038d0 <HAL_UART_MspInit+0x224>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80037ac:	2302      	movs	r3, #2
 80037ae:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80037b0:	2300      	movs	r3, #0
 80037b2:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80037b4:	f107 0318 	add.w	r3, r7, #24
 80037b8:	4618      	mov	r0, r3
 80037ba:	f001 fed9 	bl	8005570 <HAL_RCCEx_PeriphCLKConfig>
 80037be:	4603      	mov	r3, r0
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d001      	beq.n	80037c8 <HAL_UART_MspInit+0x11c>
      Error_Handler();
 80037c4:	f7ff fda6 	bl	8003314 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 80037c8:	4b44      	ldr	r3, [pc, #272]	@ (80038dc <HAL_UART_MspInit+0x230>)
 80037ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037cc:	4a43      	ldr	r2, [pc, #268]	@ (80038dc <HAL_UART_MspInit+0x230>)
 80037ce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80037d2:	6593      	str	r3, [r2, #88]	@ 0x58
 80037d4:	4b41      	ldr	r3, [pc, #260]	@ (80038dc <HAL_UART_MspInit+0x230>)
 80037d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037dc:	60fb      	str	r3, [r7, #12]
 80037de:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80037e0:	4b3e      	ldr	r3, [pc, #248]	@ (80038dc <HAL_UART_MspInit+0x230>)
 80037e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037e4:	4a3d      	ldr	r2, [pc, #244]	@ (80038dc <HAL_UART_MspInit+0x230>)
 80037e6:	f043 0301 	orr.w	r3, r3, #1
 80037ea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80037ec:	4b3b      	ldr	r3, [pc, #236]	@ (80038dc <HAL_UART_MspInit+0x230>)
 80037ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037f0:	f003 0301 	and.w	r3, r3, #1
 80037f4:	60bb      	str	r3, [r7, #8]
 80037f6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80037f8:	230c      	movs	r3, #12
 80037fa:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037fc:	2302      	movs	r3, #2
 80037fe:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003800:	2300      	movs	r3, #0
 8003802:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003804:	2300      	movs	r3, #0
 8003806:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003808:	2307      	movs	r3, #7
 800380a:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800380c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8003810:	4619      	mov	r1, r3
 8003812:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003816:	f000 feff 	bl	8004618 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel2;
 800381a:	4b35      	ldr	r3, [pc, #212]	@ (80038f0 <HAL_UART_MspInit+0x244>)
 800381c:	4a35      	ldr	r2, [pc, #212]	@ (80038f4 <HAL_UART_MspInit+0x248>)
 800381e:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8003820:	4b33      	ldr	r3, [pc, #204]	@ (80038f0 <HAL_UART_MspInit+0x244>)
 8003822:	221a      	movs	r2, #26
 8003824:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003826:	4b32      	ldr	r3, [pc, #200]	@ (80038f0 <HAL_UART_MspInit+0x244>)
 8003828:	2200      	movs	r2, #0
 800382a:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800382c:	4b30      	ldr	r3, [pc, #192]	@ (80038f0 <HAL_UART_MspInit+0x244>)
 800382e:	2200      	movs	r2, #0
 8003830:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003832:	4b2f      	ldr	r3, [pc, #188]	@ (80038f0 <HAL_UART_MspInit+0x244>)
 8003834:	2280      	movs	r2, #128	@ 0x80
 8003836:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003838:	4b2d      	ldr	r3, [pc, #180]	@ (80038f0 <HAL_UART_MspInit+0x244>)
 800383a:	2200      	movs	r2, #0
 800383c:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800383e:	4b2c      	ldr	r3, [pc, #176]	@ (80038f0 <HAL_UART_MspInit+0x244>)
 8003840:	2200      	movs	r2, #0
 8003842:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8003844:	4b2a      	ldr	r3, [pc, #168]	@ (80038f0 <HAL_UART_MspInit+0x244>)
 8003846:	2200      	movs	r2, #0
 8003848:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800384a:	4b29      	ldr	r3, [pc, #164]	@ (80038f0 <HAL_UART_MspInit+0x244>)
 800384c:	2200      	movs	r2, #0
 800384e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8003850:	4827      	ldr	r0, [pc, #156]	@ (80038f0 <HAL_UART_MspInit+0x244>)
 8003852:	f000 fbaf 	bl	8003fb4 <HAL_DMA_Init>
 8003856:	4603      	mov	r3, r0
 8003858:	2b00      	cmp	r3, #0
 800385a:	d001      	beq.n	8003860 <HAL_UART_MspInit+0x1b4>
      Error_Handler();
 800385c:	f7ff fd5a 	bl	8003314 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	4a23      	ldr	r2, [pc, #140]	@ (80038f0 <HAL_UART_MspInit+0x244>)
 8003864:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8003868:	4a21      	ldr	r2, [pc, #132]	@ (80038f0 <HAL_UART_MspInit+0x244>)
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6293      	str	r3, [r2, #40]	@ 0x28
    hdma_usart2_tx.Instance = DMA1_Channel1;
 800386e:	4b22      	ldr	r3, [pc, #136]	@ (80038f8 <HAL_UART_MspInit+0x24c>)
 8003870:	4a22      	ldr	r2, [pc, #136]	@ (80038fc <HAL_UART_MspInit+0x250>)
 8003872:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8003874:	4b20      	ldr	r3, [pc, #128]	@ (80038f8 <HAL_UART_MspInit+0x24c>)
 8003876:	221b      	movs	r2, #27
 8003878:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800387a:	4b1f      	ldr	r3, [pc, #124]	@ (80038f8 <HAL_UART_MspInit+0x24c>)
 800387c:	2210      	movs	r2, #16
 800387e:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003880:	4b1d      	ldr	r3, [pc, #116]	@ (80038f8 <HAL_UART_MspInit+0x24c>)
 8003882:	2200      	movs	r2, #0
 8003884:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003886:	4b1c      	ldr	r3, [pc, #112]	@ (80038f8 <HAL_UART_MspInit+0x24c>)
 8003888:	2280      	movs	r2, #128	@ 0x80
 800388a:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800388c:	4b1a      	ldr	r3, [pc, #104]	@ (80038f8 <HAL_UART_MspInit+0x24c>)
 800388e:	2200      	movs	r2, #0
 8003890:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003892:	4b19      	ldr	r3, [pc, #100]	@ (80038f8 <HAL_UART_MspInit+0x24c>)
 8003894:	2200      	movs	r2, #0
 8003896:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8003898:	4b17      	ldr	r3, [pc, #92]	@ (80038f8 <HAL_UART_MspInit+0x24c>)
 800389a:	2200      	movs	r2, #0
 800389c:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800389e:	4b16      	ldr	r3, [pc, #88]	@ (80038f8 <HAL_UART_MspInit+0x24c>)
 80038a0:	2200      	movs	r2, #0
 80038a2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80038a4:	4814      	ldr	r0, [pc, #80]	@ (80038f8 <HAL_UART_MspInit+0x24c>)
 80038a6:	f000 fb85 	bl	8003fb4 <HAL_DMA_Init>
 80038aa:	4603      	mov	r3, r0
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d001      	beq.n	80038b4 <HAL_UART_MspInit+0x208>
      Error_Handler();
 80038b0:	f7ff fd30 	bl	8003314 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	4a10      	ldr	r2, [pc, #64]	@ (80038f8 <HAL_UART_MspInit+0x24c>)
 80038b8:	67da      	str	r2, [r3, #124]	@ 0x7c
 80038ba:	4a0f      	ldr	r2, [pc, #60]	@ (80038f8 <HAL_UART_MspInit+0x24c>)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80038c0:	2200      	movs	r2, #0
 80038c2:	2100      	movs	r1, #0
 80038c4:	2026      	movs	r0, #38	@ 0x26
 80038c6:	f000 fb40 	bl	8003f4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80038ca:	2026      	movs	r0, #38	@ 0x26
 80038cc:	f000 fb57 	bl	8003f7e <HAL_NVIC_EnableIRQ>
}
 80038d0:	bf00      	nop
 80038d2:	3780      	adds	r7, #128	@ 0x80
 80038d4:	46bd      	mov	sp, r7
 80038d6:	bd80      	pop	{r7, pc}
 80038d8:	40013800 	.word	0x40013800
 80038dc:	40021000 	.word	0x40021000
 80038e0:	48000800 	.word	0x48000800
 80038e4:	200009c4 	.word	0x200009c4
 80038e8:	4002041c 	.word	0x4002041c
 80038ec:	40004400 	.word	0x40004400
 80038f0:	20000a24 	.word	0x20000a24
 80038f4:	4002001c 	.word	0x4002001c
 80038f8:	20000a84 	.word	0x20000a84
 80038fc:	40020008 	.word	0x40020008

08003900 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003900:	b480      	push	{r7}
 8003902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003904:	bf00      	nop
 8003906:	e7fd      	b.n	8003904 <NMI_Handler+0x4>

08003908 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003908:	b480      	push	{r7}
 800390a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800390c:	bf00      	nop
 800390e:	e7fd      	b.n	800390c <HardFault_Handler+0x4>

08003910 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003910:	b480      	push	{r7}
 8003912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003914:	bf00      	nop
 8003916:	e7fd      	b.n	8003914 <MemManage_Handler+0x4>

08003918 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003918:	b480      	push	{r7}
 800391a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800391c:	bf00      	nop
 800391e:	e7fd      	b.n	800391c <BusFault_Handler+0x4>

08003920 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003920:	b480      	push	{r7}
 8003922:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003924:	bf00      	nop
 8003926:	e7fd      	b.n	8003924 <UsageFault_Handler+0x4>

08003928 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003928:	b480      	push	{r7}
 800392a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800392c:	bf00      	nop
 800392e:	46bd      	mov	sp, r7
 8003930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003934:	4770      	bx	lr

08003936 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003936:	b480      	push	{r7}
 8003938:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800393a:	bf00      	nop
 800393c:	46bd      	mov	sp, r7
 800393e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003942:	4770      	bx	lr

08003944 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003944:	b480      	push	{r7}
 8003946:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003948:	bf00      	nop
 800394a:	46bd      	mov	sp, r7
 800394c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003950:	4770      	bx	lr

08003952 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003952:	b580      	push	{r7, lr}
 8003954:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003956:	f000 f9dd 	bl	8003d14 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800395a:	bf00      	nop
 800395c:	bd80      	pop	{r7, pc}
	...

08003960 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003960:	b580      	push	{r7, lr}
 8003962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8003964:	4802      	ldr	r0, [pc, #8]	@ (8003970 <DMA1_Channel1_IRQHandler+0x10>)
 8003966:	f000 fd08 	bl	800437a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800396a:	bf00      	nop
 800396c:	bd80      	pop	{r7, pc}
 800396e:	bf00      	nop
 8003970:	20000a84 	.word	0x20000a84

08003974 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8003974:	b580      	push	{r7, lr}
 8003976:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8003978:	4802      	ldr	r0, [pc, #8]	@ (8003984 <DMA1_Channel2_IRQHandler+0x10>)
 800397a:	f000 fcfe 	bl	800437a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800397e:	bf00      	nop
 8003980:	bd80      	pop	{r7, pc}
 8003982:	bf00      	nop
 8003984:	20000a24 	.word	0x20000a24

08003988 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8003988:	b580      	push	{r7, lr}
 800398a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch2);
 800398c:	4802      	ldr	r0, [pc, #8]	@ (8003998 <DMA1_Channel3_IRQHandler+0x10>)
 800398e:	f000 fcf4 	bl	800437a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8003992:	bf00      	nop
 8003994:	bd80      	pop	{r7, pc}
 8003996:	bf00      	nop
 8003998:	200007cc 	.word	0x200007cc

0800399c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800399c:	b580      	push	{r7, lr}
 800399e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 80039a0:	2020      	movs	r0, #32
 80039a2:	f000 ffeb 	bl	800497c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80039a6:	bf00      	nop
 80039a8:	bd80      	pop	{r7, pc}
	...

080039ac <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 80039ac:	b580      	push	{r7, lr}
 80039ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80039b0:	4802      	ldr	r0, [pc, #8]	@ (80039bc <TIM1_BRK_TIM15_IRQHandler+0x10>)
 80039b2:	f003 f821 	bl	80069f8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 80039b6:	bf00      	nop
 80039b8:	bd80      	pop	{r7, pc}
 80039ba:	bf00      	nop
 80039bc:	20000238 	.word	0x20000238

080039c0 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80039c4:	4803      	ldr	r0, [pc, #12]	@ (80039d4 <TIM1_UP_TIM16_IRQHandler+0x14>)
 80039c6:	f003 f817 	bl	80069f8 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim16);
 80039ca:	4803      	ldr	r0, [pc, #12]	@ (80039d8 <TIM1_UP_TIM16_IRQHandler+0x18>)
 80039cc:	f003 f814 	bl	80069f8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 80039d0:	bf00      	nop
 80039d2:	bd80      	pop	{r7, pc}
 80039d4:	20000238 	.word	0x20000238
 80039d8:	20000700 	.word	0x20000700

080039dc <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80039dc:	b580      	push	{r7, lr}
 80039de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80039e0:	4802      	ldr	r0, [pc, #8]	@ (80039ec <TIM4_IRQHandler+0x10>)
 80039e2:	f003 f809 	bl	80069f8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80039e6:	bf00      	nop
 80039e8:	bd80      	pop	{r7, pc}
 80039ea:	bf00      	nop
 80039ec:	2000049c 	.word	0x2000049c

080039f0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 80039f0:	b580      	push	{r7, lr}
 80039f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80039f4:	4802      	ldr	r0, [pc, #8]	@ (8003a00 <USART2_IRQHandler+0x10>)
 80039f6:	f004 ffc3 	bl	8008980 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80039fa:	bf00      	nop
 80039fc:	bd80      	pop	{r7, pc}
 80039fe:	bf00      	nop
 8003a00:	200008f8 	.word	0x200008f8

08003a04 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003a04:	b580      	push	{r7, lr}
 8003a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8003a08:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8003a0c:	f000 ffb6 	bl	800497c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8003a10:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8003a14:	f000 ffb2 	bl	800497c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003a18:	bf00      	nop
 8003a1a:	bd80      	pop	{r7, pc}

08003a1c <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8003a20:	4802      	ldr	r0, [pc, #8]	@ (8003a2c <TIM5_IRQHandler+0x10>)
 8003a22:	f002 ffe9 	bl	80069f8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8003a26:	bf00      	nop
 8003a28:	bd80      	pop	{r7, pc}
 8003a2a:	bf00      	nop
 8003a2c:	20000568 	.word	0x20000568

08003a30 <TIM7_DAC_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt, DAC2 and DAC4 channel underrun error interrupts.
  */
void TIM7_DAC_IRQHandler(void)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_DAC_IRQn 0 */

  /* USER CODE END TIM7_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8003a34:	4802      	ldr	r0, [pc, #8]	@ (8003a40 <TIM7_DAC_IRQHandler+0x10>)
 8003a36:	f002 ffdf 	bl	80069f8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_DAC_IRQn 1 */

  /* USER CODE END TIM7_DAC_IRQn 1 */
}
 8003a3a:	bf00      	nop
 8003a3c:	bd80      	pop	{r7, pc}
 8003a3e:	bf00      	nop
 8003a40:	20000634 	.word	0x20000634

08003a44 <DMA2_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA2 channel2 global interrupt.
  */
void DMA2_Channel2_IRQHandler(void)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel2_IRQn 0 */

  /* USER CODE END DMA2_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8003a48:	4802      	ldr	r0, [pc, #8]	@ (8003a54 <DMA2_Channel2_IRQHandler+0x10>)
 8003a4a:	f000 fc96 	bl	800437a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel2_IRQn 1 */

  /* USER CODE END DMA2_Channel2_IRQn 1 */
}
 8003a4e:	bf00      	nop
 8003a50:	bd80      	pop	{r7, pc}
 8003a52:	bf00      	nop
 8003a54:	200009c4 	.word	0x200009c4

08003a58 <updateLED>:
 *	Constant:
 *		ledOn: (unsigned 16-bit integer array) Pulse that make respect completely LED on.
 *		ledOff: (unsigned 16-bit integer array) Pulse that make respect completely LED off.
 */

uint8_t updateLED(uint8_t* ledVal, TIM_HandleTypeDef* htim, uint32_t timCH){
 8003a58:	b590      	push	{r4, r7, lr}
 8003a5a:	b09b      	sub	sp, #108	@ 0x6c
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	60f8      	str	r0, [r7, #12]
 8003a60:	60b9      	str	r1, [r7, #8]
 8003a62:	607a      	str	r2, [r7, #4]

	const uint16_t ledOn[8] = {72,72,72,72,72,72,72,72};
 8003a64:	4b4c      	ldr	r3, [pc, #304]	@ (8003b98 <updateLED+0x140>)
 8003a66:	f107 0454 	add.w	r4, r7, #84	@ 0x54
 8003a6a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003a6c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	const uint16_t ledOff[8] = {34,34,34,34,34,34,34,34};
 8003a70:	4b4a      	ldr	r3, [pc, #296]	@ (8003b9c <updateLED+0x144>)
 8003a72:	f107 0444 	add.w	r4, r7, #68	@ 0x44
 8003a76:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003a78:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	// Reset LED
	static uint16_t ledPayload[132];

	for (int i = 0; i < 3; i++){
 8003a7c:	2300      	movs	r3, #0
 8003a7e:	667b      	str	r3, [r7, #100]	@ 0x64
 8003a80:	e076      	b.n	8003b70 <updateLED+0x118>
		uint16_t ledBuff[24];
		switch(ledVal[i]) {
 8003a82:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003a84:	68fa      	ldr	r2, [r7, #12]
 8003a86:	4413      	add	r3, r2
 8003a88:	781b      	ldrb	r3, [r3, #0]
 8003a8a:	2b03      	cmp	r3, #3
 8003a8c:	d032      	beq.n	8003af4 <updateLED+0x9c>
 8003a8e:	2b03      	cmp	r3, #3
 8003a90:	dc46      	bgt.n	8003b20 <updateLED+0xc8>
 8003a92:	2b01      	cmp	r3, #1
 8003a94:	d002      	beq.n	8003a9c <updateLED+0x44>
 8003a96:	2b02      	cmp	r3, #2
 8003a98:	d016      	beq.n	8003ac8 <updateLED+0x70>
 8003a9a:	e041      	b.n	8003b20 <updateLED+0xc8>

		case 1:
			(void)memcpy(&ledBuff[0], ledOff, sizeof(ledOff));
 8003a9c:	f107 0414 	add.w	r4, r7, #20
 8003aa0:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8003aa4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003aa6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			(void)memcpy(&ledBuff[8], ledOn, sizeof(ledOn));
 8003aaa:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 8003aae:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003ab2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003ab4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			(void)memcpy(&ledBuff[16], ledOff, sizeof(ledOff));
 8003ab8:	f107 0434 	add.w	r4, r7, #52	@ 0x34
 8003abc:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8003ac0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003ac2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

			break;
 8003ac6:	e041      	b.n	8003b4c <updateLED+0xf4>

		case 2:
			(void)memcpy(&ledBuff[0], ledOn, sizeof(ledOn));
 8003ac8:	f107 0414 	add.w	r4, r7, #20
 8003acc:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003ad0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003ad2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			(void)memcpy(&ledBuff[8], ledOff, sizeof(ledOff));
 8003ad6:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 8003ada:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8003ade:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003ae0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			(void)memcpy(&ledBuff[16], ledOff, sizeof(ledOff));
 8003ae4:	f107 0434 	add.w	r4, r7, #52	@ 0x34
 8003ae8:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8003aec:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003aee:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

			break;
 8003af2:	e02b      	b.n	8003b4c <updateLED+0xf4>

		case 3:
			(void)memcpy(&ledBuff[0], ledOff, sizeof(ledOff));
 8003af4:	f107 0414 	add.w	r4, r7, #20
 8003af8:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8003afc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003afe:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			(void)memcpy(&ledBuff[8], ledOff, sizeof(ledOff));
 8003b02:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 8003b06:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8003b0a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003b0c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			(void)memcpy(&ledBuff[16], ledOn, sizeof(ledOn));
 8003b10:	f107 0434 	add.w	r4, r7, #52	@ 0x34
 8003b14:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003b18:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003b1a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

			break;
 8003b1e:	e015      	b.n	8003b4c <updateLED+0xf4>

		default:
			(void)memcpy(&ledBuff[0], ledOff, sizeof(ledOff));
 8003b20:	f107 0414 	add.w	r4, r7, #20
 8003b24:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8003b28:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003b2a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			(void)memcpy(&ledBuff[8], ledOff, sizeof(ledOff));
 8003b2e:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 8003b32:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8003b36:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003b38:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			(void)memcpy(&ledBuff[16], ledOff, sizeof(ledOff));
 8003b3c:	f107 0434 	add.w	r4, r7, #52	@ 0x34
 8003b40:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8003b44:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003b46:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

			break;
 8003b4a:	bf00      	nop
		}

		(void)memcpy(&ledPayload[60+(i*24)], ledBuff, sizeof(ledBuff));
 8003b4c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003b4e:	4613      	mov	r3, r2
 8003b50:	005b      	lsls	r3, r3, #1
 8003b52:	4413      	add	r3, r2
 8003b54:	00db      	lsls	r3, r3, #3
 8003b56:	333c      	adds	r3, #60	@ 0x3c
 8003b58:	005b      	lsls	r3, r3, #1
 8003b5a:	4a11      	ldr	r2, [pc, #68]	@ (8003ba0 <updateLED+0x148>)
 8003b5c:	4413      	add	r3, r2
 8003b5e:	f107 0114 	add.w	r1, r7, #20
 8003b62:	2230      	movs	r2, #48	@ 0x30
 8003b64:	4618      	mov	r0, r3
 8003b66:	f006 fc7b 	bl	800a460 <memcpy>
	for (int i = 0; i < 3; i++){
 8003b6a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003b6c:	3301      	adds	r3, #1
 8003b6e:	667b      	str	r3, [r7, #100]	@ 0x64
 8003b70:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003b72:	2b02      	cmp	r3, #2
 8003b74:	dd85      	ble.n	8003a82 <updateLED+0x2a>

	}

	(void)memset(ledPayload, 0, sizeof(uint16_t)*60);
 8003b76:	2278      	movs	r2, #120	@ 0x78
 8003b78:	2100      	movs	r1, #0
 8003b7a:	4809      	ldr	r0, [pc, #36]	@ (8003ba0 <updateLED+0x148>)
 8003b7c:	f006 fc44 	bl	800a408 <memset>

	return HAL_TIM_PWM_Start_DMA(htim, timCH, ledPayload, 132);
 8003b80:	2384      	movs	r3, #132	@ 0x84
 8003b82:	4a07      	ldr	r2, [pc, #28]	@ (8003ba0 <updateLED+0x148>)
 8003b84:	6879      	ldr	r1, [r7, #4]
 8003b86:	68b8      	ldr	r0, [r7, #8]
 8003b88:	f002 fa3c 	bl	8006004 <HAL_TIM_PWM_Start_DMA>
 8003b8c:	4603      	mov	r3, r0

}
 8003b8e:	4618      	mov	r0, r3
 8003b90:	376c      	adds	r7, #108	@ 0x6c
 8003b92:	46bd      	mov	sp, r7
 8003b94:	bd90      	pop	{r4, r7, pc}
 8003b96:	bf00      	nop
 8003b98:	0800a494 	.word	0x0800a494
 8003b9c:	0800a4a4 	.word	0x0800a4a4
 8003ba0:	20001238 	.word	0x20001238

08003ba4 <HomeZ>:
 *		Timeout: (Unsigned 32-bit integer) blocking timeout if Z axis doesn't hit endstop.
 *
 *
 */

uint8_t HomeZ(){
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	b084      	sub	sp, #16
 8003ba8:	af00      	add	r7, sp, #0

	const uint32_t TimeoutConst = 15000;
 8003baa:	f643 2398 	movw	r3, #15000	@ 0x3a98
 8003bae:	60fb      	str	r3, [r7, #12]
	const uint32_t HomingSpeed = 3000;
 8003bb0:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8003bb4:	60bb      	str	r3, [r7, #8]

	uint32_t Timeout = HAL_GetTick() + TimeoutConst;
 8003bb6:	f000 f8bf 	bl	8003d38 <HAL_GetTick>
 8003bba:	4602      	mov	r2, r0
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	4413      	add	r3, r2
 8003bc0:	607b      	str	r3, [r7, #4]

	serviceMotor(HomingSpeed, 0);
 8003bc2:	2100      	movs	r1, #0
 8003bc4:	68b8      	ldr	r0, [r7, #8]
 8003bc6:	f7ff faeb 	bl	80031a0 <serviceMotor>

	while(HAL_GetTick() < Timeout){
 8003bca:	e00a      	b.n	8003be2 <HomeZ+0x3e>
		if(getZStop() == 1){
 8003bcc:	f7ff fb10 	bl	80031f0 <getZStop>
 8003bd0:	4603      	mov	r3, r0
 8003bd2:	2b01      	cmp	r3, #1
 8003bd4:	d105      	bne.n	8003be2 <HomeZ+0x3e>
			//HAL_Delay(50);
			serviceMotor(0, 0);
 8003bd6:	2100      	movs	r1, #0
 8003bd8:	2000      	movs	r0, #0
 8003bda:	f7ff fae1 	bl	80031a0 <serviceMotor>
			return 0;
 8003bde:	2300      	movs	r3, #0
 8003be0:	e006      	b.n	8003bf0 <HomeZ+0x4c>
	while(HAL_GetTick() < Timeout){
 8003be2:	f000 f8a9 	bl	8003d38 <HAL_GetTick>
 8003be6:	4602      	mov	r2, r0
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	4293      	cmp	r3, r2
 8003bec:	d8ee      	bhi.n	8003bcc <HomeZ+0x28>
		}

	}

//	serviceMotor(0, 0);
	return 1;
 8003bee:	2301      	movs	r3, #1

}
 8003bf0:	4618      	mov	r0, r3
 8003bf2:	3710      	adds	r7, #16
 8003bf4:	46bd      	mov	sp, r7
 8003bf6:	bd80      	pop	{r7, pc}

08003bf8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8003bf8:	b480      	push	{r7}
 8003bfa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003bfc:	4b06      	ldr	r3, [pc, #24]	@ (8003c18 <SystemInit+0x20>)
 8003bfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c02:	4a05      	ldr	r2, [pc, #20]	@ (8003c18 <SystemInit+0x20>)
 8003c04:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003c08:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003c0c:	bf00      	nop
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c14:	4770      	bx	lr
 8003c16:	bf00      	nop
 8003c18:	e000ed00 	.word	0xe000ed00

08003c1c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003c1c:	480d      	ldr	r0, [pc, #52]	@ (8003c54 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003c1e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003c20:	f7ff ffea 	bl	8003bf8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003c24:	480c      	ldr	r0, [pc, #48]	@ (8003c58 <LoopForever+0x6>)
  ldr r1, =_edata
 8003c26:	490d      	ldr	r1, [pc, #52]	@ (8003c5c <LoopForever+0xa>)
  ldr r2, =_sidata
 8003c28:	4a0d      	ldr	r2, [pc, #52]	@ (8003c60 <LoopForever+0xe>)
  movs r3, #0
 8003c2a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8003c2c:	e002      	b.n	8003c34 <LoopCopyDataInit>

08003c2e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003c2e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003c30:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003c32:	3304      	adds	r3, #4

08003c34 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003c34:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003c36:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003c38:	d3f9      	bcc.n	8003c2e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003c3a:	4a0a      	ldr	r2, [pc, #40]	@ (8003c64 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003c3c:	4c0a      	ldr	r4, [pc, #40]	@ (8003c68 <LoopForever+0x16>)
  movs r3, #0
 8003c3e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003c40:	e001      	b.n	8003c46 <LoopFillZerobss>

08003c42 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003c42:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003c44:	3204      	adds	r2, #4

08003c46 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003c46:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003c48:	d3fb      	bcc.n	8003c42 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003c4a:	f006 fbe5 	bl	800a418 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003c4e:	f7fd fd03 	bl	8001658 <main>

08003c52 <LoopForever>:

LoopForever:
    b LoopForever
 8003c52:	e7fe      	b.n	8003c52 <LoopForever>
  ldr   r0, =_estack
 8003c54:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003c58:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003c5c:	20000218 	.word	0x20000218
  ldr r2, =_sidata
 8003c60:	0800a504 	.word	0x0800a504
  ldr r2, =_sbss
 8003c64:	20000218 	.word	0x20000218
  ldr r4, =_ebss
 8003c68:	20001344 	.word	0x20001344

08003c6c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003c6c:	e7fe      	b.n	8003c6c <ADC1_2_IRQHandler>

08003c6e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003c6e:	b580      	push	{r7, lr}
 8003c70:	b082      	sub	sp, #8
 8003c72:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003c74:	2300      	movs	r3, #0
 8003c76:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003c78:	2003      	movs	r0, #3
 8003c7a:	f000 f95b 	bl	8003f34 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003c7e:	2000      	movs	r0, #0
 8003c80:	f000 f80e 	bl	8003ca0 <HAL_InitTick>
 8003c84:	4603      	mov	r3, r0
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d002      	beq.n	8003c90 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	71fb      	strb	r3, [r7, #7]
 8003c8e:	e001      	b.n	8003c94 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003c90:	f7ff fb46 	bl	8003320 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003c94:	79fb      	ldrb	r3, [r7, #7]

}
 8003c96:	4618      	mov	r0, r3
 8003c98:	3708      	adds	r7, #8
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	bd80      	pop	{r7, pc}
	...

08003ca0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	b084      	sub	sp, #16
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003ca8:	2300      	movs	r3, #0
 8003caa:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8003cac:	4b16      	ldr	r3, [pc, #88]	@ (8003d08 <HAL_InitTick+0x68>)
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d022      	beq.n	8003cfa <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8003cb4:	4b15      	ldr	r3, [pc, #84]	@ (8003d0c <HAL_InitTick+0x6c>)
 8003cb6:	681a      	ldr	r2, [r3, #0]
 8003cb8:	4b13      	ldr	r3, [pc, #76]	@ (8003d08 <HAL_InitTick+0x68>)
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8003cc0:	fbb1 f3f3 	udiv	r3, r1, r3
 8003cc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cc8:	4618      	mov	r0, r3
 8003cca:	f000 f966 	bl	8003f9a <HAL_SYSTICK_Config>
 8003cce:	4603      	mov	r3, r0
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d10f      	bne.n	8003cf4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2b0f      	cmp	r3, #15
 8003cd8:	d809      	bhi.n	8003cee <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003cda:	2200      	movs	r2, #0
 8003cdc:	6879      	ldr	r1, [r7, #4]
 8003cde:	f04f 30ff 	mov.w	r0, #4294967295
 8003ce2:	f000 f932 	bl	8003f4a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003ce6:	4a0a      	ldr	r2, [pc, #40]	@ (8003d10 <HAL_InitTick+0x70>)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6013      	str	r3, [r2, #0]
 8003cec:	e007      	b.n	8003cfe <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8003cee:	2301      	movs	r3, #1
 8003cf0:	73fb      	strb	r3, [r7, #15]
 8003cf2:	e004      	b.n	8003cfe <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003cf4:	2301      	movs	r3, #1
 8003cf6:	73fb      	strb	r3, [r7, #15]
 8003cf8:	e001      	b.n	8003cfe <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003cfa:	2301      	movs	r3, #1
 8003cfc:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003cfe:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d00:	4618      	mov	r0, r3
 8003d02:	3710      	adds	r7, #16
 8003d04:	46bd      	mov	sp, r7
 8003d06:	bd80      	pop	{r7, pc}
 8003d08:	20000214 	.word	0x20000214
 8003d0c:	2000020c 	.word	0x2000020c
 8003d10:	20000210 	.word	0x20000210

08003d14 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003d14:	b480      	push	{r7}
 8003d16:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003d18:	4b05      	ldr	r3, [pc, #20]	@ (8003d30 <HAL_IncTick+0x1c>)
 8003d1a:	681a      	ldr	r2, [r3, #0]
 8003d1c:	4b05      	ldr	r3, [pc, #20]	@ (8003d34 <HAL_IncTick+0x20>)
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	4413      	add	r3, r2
 8003d22:	4a03      	ldr	r2, [pc, #12]	@ (8003d30 <HAL_IncTick+0x1c>)
 8003d24:	6013      	str	r3, [r2, #0]
}
 8003d26:	bf00      	nop
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2e:	4770      	bx	lr
 8003d30:	20001340 	.word	0x20001340
 8003d34:	20000214 	.word	0x20000214

08003d38 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003d38:	b480      	push	{r7}
 8003d3a:	af00      	add	r7, sp, #0
  return uwTick;
 8003d3c:	4b03      	ldr	r3, [pc, #12]	@ (8003d4c <HAL_GetTick+0x14>)
 8003d3e:	681b      	ldr	r3, [r3, #0]
}
 8003d40:	4618      	mov	r0, r3
 8003d42:	46bd      	mov	sp, r7
 8003d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d48:	4770      	bx	lr
 8003d4a:	bf00      	nop
 8003d4c:	20001340 	.word	0x20001340

08003d50 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003d50:	b580      	push	{r7, lr}
 8003d52:	b084      	sub	sp, #16
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003d58:	f7ff ffee 	bl	8003d38 <HAL_GetTick>
 8003d5c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d68:	d004      	beq.n	8003d74 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8003d6a:	4b09      	ldr	r3, [pc, #36]	@ (8003d90 <HAL_Delay+0x40>)
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	68fa      	ldr	r2, [r7, #12]
 8003d70:	4413      	add	r3, r2
 8003d72:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003d74:	bf00      	nop
 8003d76:	f7ff ffdf 	bl	8003d38 <HAL_GetTick>
 8003d7a:	4602      	mov	r2, r0
 8003d7c:	68bb      	ldr	r3, [r7, #8]
 8003d7e:	1ad3      	subs	r3, r2, r3
 8003d80:	68fa      	ldr	r2, [r7, #12]
 8003d82:	429a      	cmp	r2, r3
 8003d84:	d8f7      	bhi.n	8003d76 <HAL_Delay+0x26>
  {
  }
}
 8003d86:	bf00      	nop
 8003d88:	bf00      	nop
 8003d8a:	3710      	adds	r7, #16
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	bd80      	pop	{r7, pc}
 8003d90:	20000214 	.word	0x20000214

08003d94 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d94:	b480      	push	{r7}
 8003d96:	b085      	sub	sp, #20
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	f003 0307 	and.w	r3, r3, #7
 8003da2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003da4:	4b0c      	ldr	r3, [pc, #48]	@ (8003dd8 <__NVIC_SetPriorityGrouping+0x44>)
 8003da6:	68db      	ldr	r3, [r3, #12]
 8003da8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003daa:	68ba      	ldr	r2, [r7, #8]
 8003dac:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003db0:	4013      	ands	r3, r2
 8003db2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003db8:	68bb      	ldr	r3, [r7, #8]
 8003dba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003dbc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003dc0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003dc4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003dc6:	4a04      	ldr	r2, [pc, #16]	@ (8003dd8 <__NVIC_SetPriorityGrouping+0x44>)
 8003dc8:	68bb      	ldr	r3, [r7, #8]
 8003dca:	60d3      	str	r3, [r2, #12]
}
 8003dcc:	bf00      	nop
 8003dce:	3714      	adds	r7, #20
 8003dd0:	46bd      	mov	sp, r7
 8003dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd6:	4770      	bx	lr
 8003dd8:	e000ed00 	.word	0xe000ed00

08003ddc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003ddc:	b480      	push	{r7}
 8003dde:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003de0:	4b04      	ldr	r3, [pc, #16]	@ (8003df4 <__NVIC_GetPriorityGrouping+0x18>)
 8003de2:	68db      	ldr	r3, [r3, #12]
 8003de4:	0a1b      	lsrs	r3, r3, #8
 8003de6:	f003 0307 	and.w	r3, r3, #7
}
 8003dea:	4618      	mov	r0, r3
 8003dec:	46bd      	mov	sp, r7
 8003dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df2:	4770      	bx	lr
 8003df4:	e000ed00 	.word	0xe000ed00

08003df8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003df8:	b480      	push	{r7}
 8003dfa:	b083      	sub	sp, #12
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	4603      	mov	r3, r0
 8003e00:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	db0b      	blt.n	8003e22 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003e0a:	79fb      	ldrb	r3, [r7, #7]
 8003e0c:	f003 021f 	and.w	r2, r3, #31
 8003e10:	4907      	ldr	r1, [pc, #28]	@ (8003e30 <__NVIC_EnableIRQ+0x38>)
 8003e12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e16:	095b      	lsrs	r3, r3, #5
 8003e18:	2001      	movs	r0, #1
 8003e1a:	fa00 f202 	lsl.w	r2, r0, r2
 8003e1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003e22:	bf00      	nop
 8003e24:	370c      	adds	r7, #12
 8003e26:	46bd      	mov	sp, r7
 8003e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2c:	4770      	bx	lr
 8003e2e:	bf00      	nop
 8003e30:	e000e100 	.word	0xe000e100

08003e34 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003e34:	b480      	push	{r7}
 8003e36:	b083      	sub	sp, #12
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	4603      	mov	r3, r0
 8003e3c:	6039      	str	r1, [r7, #0]
 8003e3e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	db0a      	blt.n	8003e5e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e48:	683b      	ldr	r3, [r7, #0]
 8003e4a:	b2da      	uxtb	r2, r3
 8003e4c:	490c      	ldr	r1, [pc, #48]	@ (8003e80 <__NVIC_SetPriority+0x4c>)
 8003e4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e52:	0112      	lsls	r2, r2, #4
 8003e54:	b2d2      	uxtb	r2, r2
 8003e56:	440b      	add	r3, r1
 8003e58:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003e5c:	e00a      	b.n	8003e74 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e5e:	683b      	ldr	r3, [r7, #0]
 8003e60:	b2da      	uxtb	r2, r3
 8003e62:	4908      	ldr	r1, [pc, #32]	@ (8003e84 <__NVIC_SetPriority+0x50>)
 8003e64:	79fb      	ldrb	r3, [r7, #7]
 8003e66:	f003 030f 	and.w	r3, r3, #15
 8003e6a:	3b04      	subs	r3, #4
 8003e6c:	0112      	lsls	r2, r2, #4
 8003e6e:	b2d2      	uxtb	r2, r2
 8003e70:	440b      	add	r3, r1
 8003e72:	761a      	strb	r2, [r3, #24]
}
 8003e74:	bf00      	nop
 8003e76:	370c      	adds	r7, #12
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e7e:	4770      	bx	lr
 8003e80:	e000e100 	.word	0xe000e100
 8003e84:	e000ed00 	.word	0xe000ed00

08003e88 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003e88:	b480      	push	{r7}
 8003e8a:	b089      	sub	sp, #36	@ 0x24
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	60f8      	str	r0, [r7, #12]
 8003e90:	60b9      	str	r1, [r7, #8]
 8003e92:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	f003 0307 	and.w	r3, r3, #7
 8003e9a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003e9c:	69fb      	ldr	r3, [r7, #28]
 8003e9e:	f1c3 0307 	rsb	r3, r3, #7
 8003ea2:	2b04      	cmp	r3, #4
 8003ea4:	bf28      	it	cs
 8003ea6:	2304      	movcs	r3, #4
 8003ea8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003eaa:	69fb      	ldr	r3, [r7, #28]
 8003eac:	3304      	adds	r3, #4
 8003eae:	2b06      	cmp	r3, #6
 8003eb0:	d902      	bls.n	8003eb8 <NVIC_EncodePriority+0x30>
 8003eb2:	69fb      	ldr	r3, [r7, #28]
 8003eb4:	3b03      	subs	r3, #3
 8003eb6:	e000      	b.n	8003eba <NVIC_EncodePriority+0x32>
 8003eb8:	2300      	movs	r3, #0
 8003eba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ebc:	f04f 32ff 	mov.w	r2, #4294967295
 8003ec0:	69bb      	ldr	r3, [r7, #24]
 8003ec2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ec6:	43da      	mvns	r2, r3
 8003ec8:	68bb      	ldr	r3, [r7, #8]
 8003eca:	401a      	ands	r2, r3
 8003ecc:	697b      	ldr	r3, [r7, #20]
 8003ece:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003ed0:	f04f 31ff 	mov.w	r1, #4294967295
 8003ed4:	697b      	ldr	r3, [r7, #20]
 8003ed6:	fa01 f303 	lsl.w	r3, r1, r3
 8003eda:	43d9      	mvns	r1, r3
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ee0:	4313      	orrs	r3, r2
         );
}
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	3724      	adds	r7, #36	@ 0x24
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eec:	4770      	bx	lr
	...

08003ef0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	b082      	sub	sp, #8
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	3b01      	subs	r3, #1
 8003efc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003f00:	d301      	bcc.n	8003f06 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003f02:	2301      	movs	r3, #1
 8003f04:	e00f      	b.n	8003f26 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003f06:	4a0a      	ldr	r2, [pc, #40]	@ (8003f30 <SysTick_Config+0x40>)
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	3b01      	subs	r3, #1
 8003f0c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003f0e:	210f      	movs	r1, #15
 8003f10:	f04f 30ff 	mov.w	r0, #4294967295
 8003f14:	f7ff ff8e 	bl	8003e34 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003f18:	4b05      	ldr	r3, [pc, #20]	@ (8003f30 <SysTick_Config+0x40>)
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003f1e:	4b04      	ldr	r3, [pc, #16]	@ (8003f30 <SysTick_Config+0x40>)
 8003f20:	2207      	movs	r2, #7
 8003f22:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003f24:	2300      	movs	r3, #0
}
 8003f26:	4618      	mov	r0, r3
 8003f28:	3708      	adds	r7, #8
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	bd80      	pop	{r7, pc}
 8003f2e:	bf00      	nop
 8003f30:	e000e010 	.word	0xe000e010

08003f34 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f34:	b580      	push	{r7, lr}
 8003f36:	b082      	sub	sp, #8
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003f3c:	6878      	ldr	r0, [r7, #4]
 8003f3e:	f7ff ff29 	bl	8003d94 <__NVIC_SetPriorityGrouping>
}
 8003f42:	bf00      	nop
 8003f44:	3708      	adds	r7, #8
 8003f46:	46bd      	mov	sp, r7
 8003f48:	bd80      	pop	{r7, pc}

08003f4a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003f4a:	b580      	push	{r7, lr}
 8003f4c:	b086      	sub	sp, #24
 8003f4e:	af00      	add	r7, sp, #0
 8003f50:	4603      	mov	r3, r0
 8003f52:	60b9      	str	r1, [r7, #8]
 8003f54:	607a      	str	r2, [r7, #4]
 8003f56:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003f58:	f7ff ff40 	bl	8003ddc <__NVIC_GetPriorityGrouping>
 8003f5c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003f5e:	687a      	ldr	r2, [r7, #4]
 8003f60:	68b9      	ldr	r1, [r7, #8]
 8003f62:	6978      	ldr	r0, [r7, #20]
 8003f64:	f7ff ff90 	bl	8003e88 <NVIC_EncodePriority>
 8003f68:	4602      	mov	r2, r0
 8003f6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003f6e:	4611      	mov	r1, r2
 8003f70:	4618      	mov	r0, r3
 8003f72:	f7ff ff5f 	bl	8003e34 <__NVIC_SetPriority>
}
 8003f76:	bf00      	nop
 8003f78:	3718      	adds	r7, #24
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	bd80      	pop	{r7, pc}

08003f7e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f7e:	b580      	push	{r7, lr}
 8003f80:	b082      	sub	sp, #8
 8003f82:	af00      	add	r7, sp, #0
 8003f84:	4603      	mov	r3, r0
 8003f86:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003f88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	f7ff ff33 	bl	8003df8 <__NVIC_EnableIRQ>
}
 8003f92:	bf00      	nop
 8003f94:	3708      	adds	r7, #8
 8003f96:	46bd      	mov	sp, r7
 8003f98:	bd80      	pop	{r7, pc}

08003f9a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003f9a:	b580      	push	{r7, lr}
 8003f9c:	b082      	sub	sp, #8
 8003f9e:	af00      	add	r7, sp, #0
 8003fa0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003fa2:	6878      	ldr	r0, [r7, #4]
 8003fa4:	f7ff ffa4 	bl	8003ef0 <SysTick_Config>
 8003fa8:	4603      	mov	r3, r0
}
 8003faa:	4618      	mov	r0, r3
 8003fac:	3708      	adds	r7, #8
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	bd80      	pop	{r7, pc}
	...

08003fb4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	b084      	sub	sp, #16
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d101      	bne.n	8003fc6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003fc2:	2301      	movs	r3, #1
 8003fc4:	e08d      	b.n	80040e2 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	461a      	mov	r2, r3
 8003fcc:	4b47      	ldr	r3, [pc, #284]	@ (80040ec <HAL_DMA_Init+0x138>)
 8003fce:	429a      	cmp	r2, r3
 8003fd0:	d80f      	bhi.n	8003ff2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	461a      	mov	r2, r3
 8003fd8:	4b45      	ldr	r3, [pc, #276]	@ (80040f0 <HAL_DMA_Init+0x13c>)
 8003fda:	4413      	add	r3, r2
 8003fdc:	4a45      	ldr	r2, [pc, #276]	@ (80040f4 <HAL_DMA_Init+0x140>)
 8003fde:	fba2 2303 	umull	r2, r3, r2, r3
 8003fe2:	091b      	lsrs	r3, r3, #4
 8003fe4:	009a      	lsls	r2, r3, #2
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	4a42      	ldr	r2, [pc, #264]	@ (80040f8 <HAL_DMA_Init+0x144>)
 8003fee:	641a      	str	r2, [r3, #64]	@ 0x40
 8003ff0:	e00e      	b.n	8004010 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	461a      	mov	r2, r3
 8003ff8:	4b40      	ldr	r3, [pc, #256]	@ (80040fc <HAL_DMA_Init+0x148>)
 8003ffa:	4413      	add	r3, r2
 8003ffc:	4a3d      	ldr	r2, [pc, #244]	@ (80040f4 <HAL_DMA_Init+0x140>)
 8003ffe:	fba2 2303 	umull	r2, r3, r2, r3
 8004002:	091b      	lsrs	r3, r3, #4
 8004004:	009a      	lsls	r2, r3, #2
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	4a3c      	ldr	r2, [pc, #240]	@ (8004100 <HAL_DMA_Init+0x14c>)
 800400e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	2202      	movs	r2, #2
 8004014:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8004026:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800402a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004034:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	691b      	ldr	r3, [r3, #16]
 800403a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004040:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	699b      	ldr	r3, [r3, #24]
 8004046:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800404c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	6a1b      	ldr	r3, [r3, #32]
 8004052:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004054:	68fa      	ldr	r2, [r7, #12]
 8004056:	4313      	orrs	r3, r2
 8004058:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	68fa      	ldr	r2, [r7, #12]
 8004060:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004062:	6878      	ldr	r0, [r7, #4]
 8004064:	f000 fa76 	bl	8004554 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	689b      	ldr	r3, [r3, #8]
 800406c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004070:	d102      	bne.n	8004078 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	2200      	movs	r2, #0
 8004076:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	685a      	ldr	r2, [r3, #4]
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004080:	b2d2      	uxtb	r2, r2
 8004082:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004088:	687a      	ldr	r2, [r7, #4]
 800408a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800408c:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	685b      	ldr	r3, [r3, #4]
 8004092:	2b00      	cmp	r3, #0
 8004094:	d010      	beq.n	80040b8 <HAL_DMA_Init+0x104>
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	685b      	ldr	r3, [r3, #4]
 800409a:	2b04      	cmp	r3, #4
 800409c:	d80c      	bhi.n	80040b8 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800409e:	6878      	ldr	r0, [r7, #4]
 80040a0:	f000 fa96 	bl	80045d0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040a8:	2200      	movs	r2, #0
 80040aa:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040b0:	687a      	ldr	r2, [r7, #4]
 80040b2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80040b4:	605a      	str	r2, [r3, #4]
 80040b6:	e008      	b.n	80040ca <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2200      	movs	r2, #0
 80040bc:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	2200      	movs	r2, #0
 80040c2:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2200      	movs	r2, #0
 80040c8:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	2200      	movs	r2, #0
 80040ce:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2201      	movs	r2, #1
 80040d4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	2200      	movs	r2, #0
 80040dc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80040e0:	2300      	movs	r3, #0
}
 80040e2:	4618      	mov	r0, r3
 80040e4:	3710      	adds	r7, #16
 80040e6:	46bd      	mov	sp, r7
 80040e8:	bd80      	pop	{r7, pc}
 80040ea:	bf00      	nop
 80040ec:	40020407 	.word	0x40020407
 80040f0:	bffdfff8 	.word	0xbffdfff8
 80040f4:	cccccccd 	.word	0xcccccccd
 80040f8:	40020000 	.word	0x40020000
 80040fc:	bffdfbf8 	.word	0xbffdfbf8
 8004100:	40020400 	.word	0x40020400

08004104 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8004104:	b580      	push	{r7, lr}
 8004106:	b086      	sub	sp, #24
 8004108:	af00      	add	r7, sp, #0
 800410a:	60f8      	str	r0, [r7, #12]
 800410c:	60b9      	str	r1, [r7, #8]
 800410e:	607a      	str	r2, [r7, #4]
 8004110:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004112:	2300      	movs	r3, #0
 8004114:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800411c:	2b01      	cmp	r3, #1
 800411e:	d101      	bne.n	8004124 <HAL_DMA_Start_IT+0x20>
 8004120:	2302      	movs	r3, #2
 8004122:	e066      	b.n	80041f2 <HAL_DMA_Start_IT+0xee>
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	2201      	movs	r2, #1
 8004128:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004132:	b2db      	uxtb	r3, r3
 8004134:	2b01      	cmp	r3, #1
 8004136:	d155      	bne.n	80041e4 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	2202      	movs	r2, #2
 800413c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	2200      	movs	r2, #0
 8004144:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	681a      	ldr	r2, [r3, #0]
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f022 0201 	bic.w	r2, r2, #1
 8004154:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	687a      	ldr	r2, [r7, #4]
 800415a:	68b9      	ldr	r1, [r7, #8]
 800415c:	68f8      	ldr	r0, [r7, #12]
 800415e:	f000 f9bb 	bl	80044d8 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004166:	2b00      	cmp	r3, #0
 8004168:	d008      	beq.n	800417c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	681a      	ldr	r2, [r3, #0]
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f042 020e 	orr.w	r2, r2, #14
 8004178:	601a      	str	r2, [r3, #0]
 800417a:	e00f      	b.n	800419c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	681a      	ldr	r2, [r3, #0]
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	f022 0204 	bic.w	r2, r2, #4
 800418a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	681a      	ldr	r2, [r3, #0]
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f042 020a 	orr.w	r2, r2, #10
 800419a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d007      	beq.n	80041ba <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80041ae:	681a      	ldr	r2, [r3, #0]
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80041b4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80041b8:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d007      	beq.n	80041d2 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041c6:	681a      	ldr	r2, [r3, #0]
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041cc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80041d0:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	681a      	ldr	r2, [r3, #0]
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f042 0201 	orr.w	r2, r2, #1
 80041e0:	601a      	str	r2, [r3, #0]
 80041e2:	e005      	b.n	80041f0 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	2200      	movs	r2, #0
 80041e8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80041ec:	2302      	movs	r3, #2
 80041ee:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80041f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80041f2:	4618      	mov	r0, r3
 80041f4:	3718      	adds	r7, #24
 80041f6:	46bd      	mov	sp, r7
 80041f8:	bd80      	pop	{r7, pc}

080041fa <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80041fa:	b480      	push	{r7}
 80041fc:	b085      	sub	sp, #20
 80041fe:	af00      	add	r7, sp, #0
 8004200:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004202:	2300      	movs	r3, #0
 8004204:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800420c:	b2db      	uxtb	r3, r3
 800420e:	2b02      	cmp	r3, #2
 8004210:	d005      	beq.n	800421e <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2204      	movs	r2, #4
 8004216:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8004218:	2301      	movs	r3, #1
 800421a:	73fb      	strb	r3, [r7, #15]
 800421c:	e037      	b.n	800428e <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	681a      	ldr	r2, [r3, #0]
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f022 020e 	bic.w	r2, r2, #14
 800422c:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004232:	681a      	ldr	r2, [r3, #0]
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004238:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800423c:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	681a      	ldr	r2, [r3, #0]
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f022 0201 	bic.w	r2, r2, #1
 800424c:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004252:	f003 021f 	and.w	r2, r3, #31
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800425a:	2101      	movs	r1, #1
 800425c:	fa01 f202 	lsl.w	r2, r1, r2
 8004260:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004266:	687a      	ldr	r2, [r7, #4]
 8004268:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800426a:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004270:	2b00      	cmp	r3, #0
 8004272:	d00c      	beq.n	800428e <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004278:	681a      	ldr	r2, [r3, #0]
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800427e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004282:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004288:	687a      	ldr	r2, [r7, #4]
 800428a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800428c:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	2201      	movs	r2, #1
 8004292:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	2200      	movs	r2, #0
 800429a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 800429e:	7bfb      	ldrb	r3, [r7, #15]
}
 80042a0:	4618      	mov	r0, r3
 80042a2:	3714      	adds	r7, #20
 80042a4:	46bd      	mov	sp, r7
 80042a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042aa:	4770      	bx	lr

080042ac <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	b084      	sub	sp, #16
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80042b4:	2300      	movs	r3, #0
 80042b6:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80042be:	b2db      	uxtb	r3, r3
 80042c0:	2b02      	cmp	r3, #2
 80042c2:	d00d      	beq.n	80042e0 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2204      	movs	r2, #4
 80042c8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2201      	movs	r2, #1
 80042ce:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	2200      	movs	r2, #0
 80042d6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 80042da:	2301      	movs	r3, #1
 80042dc:	73fb      	strb	r3, [r7, #15]
 80042de:	e047      	b.n	8004370 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	681a      	ldr	r2, [r3, #0]
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f022 020e 	bic.w	r2, r2, #14
 80042ee:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	681a      	ldr	r2, [r3, #0]
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f022 0201 	bic.w	r2, r2, #1
 80042fe:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004304:	681a      	ldr	r2, [r3, #0]
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800430a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800430e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004314:	f003 021f 	and.w	r2, r3, #31
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800431c:	2101      	movs	r1, #1
 800431e:	fa01 f202 	lsl.w	r2, r1, r2
 8004322:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004328:	687a      	ldr	r2, [r7, #4]
 800432a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800432c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004332:	2b00      	cmp	r3, #0
 8004334:	d00c      	beq.n	8004350 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800433a:	681a      	ldr	r2, [r3, #0]
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004340:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004344:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800434a:	687a      	ldr	r2, [r7, #4]
 800434c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800434e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	2201      	movs	r2, #1
 8004354:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	2200      	movs	r2, #0
 800435c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004364:	2b00      	cmp	r3, #0
 8004366:	d003      	beq.n	8004370 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800436c:	6878      	ldr	r0, [r7, #4]
 800436e:	4798      	blx	r3
    }
  }
  return status;
 8004370:	7bfb      	ldrb	r3, [r7, #15]
}
 8004372:	4618      	mov	r0, r3
 8004374:	3710      	adds	r7, #16
 8004376:	46bd      	mov	sp, r7
 8004378:	bd80      	pop	{r7, pc}

0800437a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800437a:	b580      	push	{r7, lr}
 800437c:	b084      	sub	sp, #16
 800437e:	af00      	add	r7, sp, #0
 8004380:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004396:	f003 031f 	and.w	r3, r3, #31
 800439a:	2204      	movs	r2, #4
 800439c:	409a      	lsls	r2, r3
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	4013      	ands	r3, r2
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d026      	beq.n	80043f4 <HAL_DMA_IRQHandler+0x7a>
 80043a6:	68bb      	ldr	r3, [r7, #8]
 80043a8:	f003 0304 	and.w	r3, r3, #4
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d021      	beq.n	80043f4 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f003 0320 	and.w	r3, r3, #32
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d107      	bne.n	80043ce <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	681a      	ldr	r2, [r3, #0]
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f022 0204 	bic.w	r2, r2, #4
 80043cc:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043d2:	f003 021f 	and.w	r2, r3, #31
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043da:	2104      	movs	r1, #4
 80043dc:	fa01 f202 	lsl.w	r2, r1, r2
 80043e0:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d071      	beq.n	80044ce <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043ee:	6878      	ldr	r0, [r7, #4]
 80043f0:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80043f2:	e06c      	b.n	80044ce <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043f8:	f003 031f 	and.w	r3, r3, #31
 80043fc:	2202      	movs	r2, #2
 80043fe:	409a      	lsls	r2, r3
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	4013      	ands	r3, r2
 8004404:	2b00      	cmp	r3, #0
 8004406:	d02e      	beq.n	8004466 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8004408:	68bb      	ldr	r3, [r7, #8]
 800440a:	f003 0302 	and.w	r3, r3, #2
 800440e:	2b00      	cmp	r3, #0
 8004410:	d029      	beq.n	8004466 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f003 0320 	and.w	r3, r3, #32
 800441c:	2b00      	cmp	r3, #0
 800441e:	d10b      	bne.n	8004438 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	681a      	ldr	r2, [r3, #0]
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f022 020a 	bic.w	r2, r2, #10
 800442e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2201      	movs	r2, #1
 8004434:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800443c:	f003 021f 	and.w	r2, r3, #31
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004444:	2102      	movs	r1, #2
 8004446:	fa01 f202 	lsl.w	r2, r1, r2
 800444a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2200      	movs	r2, #0
 8004450:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004458:	2b00      	cmp	r3, #0
 800445a:	d038      	beq.n	80044ce <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004460:	6878      	ldr	r0, [r7, #4]
 8004462:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8004464:	e033      	b.n	80044ce <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800446a:	f003 031f 	and.w	r3, r3, #31
 800446e:	2208      	movs	r2, #8
 8004470:	409a      	lsls	r2, r3
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	4013      	ands	r3, r2
 8004476:	2b00      	cmp	r3, #0
 8004478:	d02a      	beq.n	80044d0 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800447a:	68bb      	ldr	r3, [r7, #8]
 800447c:	f003 0308 	and.w	r3, r3, #8
 8004480:	2b00      	cmp	r3, #0
 8004482:	d025      	beq.n	80044d0 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	681a      	ldr	r2, [r3, #0]
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f022 020e 	bic.w	r2, r2, #14
 8004492:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004498:	f003 021f 	and.w	r2, r3, #31
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044a0:	2101      	movs	r1, #1
 80044a2:	fa01 f202 	lsl.w	r2, r1, r2
 80044a6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2201      	movs	r2, #1
 80044ac:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	2201      	movs	r2, #1
 80044b2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	2200      	movs	r2, #0
 80044ba:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d004      	beq.n	80044d0 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80044ca:	6878      	ldr	r0, [r7, #4]
 80044cc:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80044ce:	bf00      	nop
 80044d0:	bf00      	nop
}
 80044d2:	3710      	adds	r7, #16
 80044d4:	46bd      	mov	sp, r7
 80044d6:	bd80      	pop	{r7, pc}

080044d8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80044d8:	b480      	push	{r7}
 80044da:	b085      	sub	sp, #20
 80044dc:	af00      	add	r7, sp, #0
 80044de:	60f8      	str	r0, [r7, #12]
 80044e0:	60b9      	str	r1, [r7, #8]
 80044e2:	607a      	str	r2, [r7, #4]
 80044e4:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044ea:	68fa      	ldr	r2, [r7, #12]
 80044ec:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80044ee:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d004      	beq.n	8004502 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044fc:	68fa      	ldr	r2, [r7, #12]
 80044fe:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004500:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004506:	f003 021f 	and.w	r2, r3, #31
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800450e:	2101      	movs	r1, #1
 8004510:	fa01 f202 	lsl.w	r2, r1, r2
 8004514:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	683a      	ldr	r2, [r7, #0]
 800451c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	689b      	ldr	r3, [r3, #8]
 8004522:	2b10      	cmp	r3, #16
 8004524:	d108      	bne.n	8004538 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	687a      	ldr	r2, [r7, #4]
 800452c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	68ba      	ldr	r2, [r7, #8]
 8004534:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004536:	e007      	b.n	8004548 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	68ba      	ldr	r2, [r7, #8]
 800453e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	687a      	ldr	r2, [r7, #4]
 8004546:	60da      	str	r2, [r3, #12]
}
 8004548:	bf00      	nop
 800454a:	3714      	adds	r7, #20
 800454c:	46bd      	mov	sp, r7
 800454e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004552:	4770      	bx	lr

08004554 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004554:	b480      	push	{r7}
 8004556:	b087      	sub	sp, #28
 8004558:	af00      	add	r7, sp, #0
 800455a:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	461a      	mov	r2, r3
 8004562:	4b16      	ldr	r3, [pc, #88]	@ (80045bc <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8004564:	429a      	cmp	r2, r3
 8004566:	d802      	bhi.n	800456e <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8004568:	4b15      	ldr	r3, [pc, #84]	@ (80045c0 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800456a:	617b      	str	r3, [r7, #20]
 800456c:	e001      	b.n	8004572 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 800456e:	4b15      	ldr	r3, [pc, #84]	@ (80045c4 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8004570:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8004572:	697b      	ldr	r3, [r7, #20]
 8004574:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	b2db      	uxtb	r3, r3
 800457c:	3b08      	subs	r3, #8
 800457e:	4a12      	ldr	r2, [pc, #72]	@ (80045c8 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8004580:	fba2 2303 	umull	r2, r3, r2, r3
 8004584:	091b      	lsrs	r3, r3, #4
 8004586:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800458c:	089b      	lsrs	r3, r3, #2
 800458e:	009a      	lsls	r2, r3, #2
 8004590:	693b      	ldr	r3, [r7, #16]
 8004592:	4413      	add	r3, r2
 8004594:	461a      	mov	r2, r3
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	4a0b      	ldr	r2, [pc, #44]	@ (80045cc <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800459e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	f003 031f 	and.w	r3, r3, #31
 80045a6:	2201      	movs	r2, #1
 80045a8:	409a      	lsls	r2, r3
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80045ae:	bf00      	nop
 80045b0:	371c      	adds	r7, #28
 80045b2:	46bd      	mov	sp, r7
 80045b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b8:	4770      	bx	lr
 80045ba:	bf00      	nop
 80045bc:	40020407 	.word	0x40020407
 80045c0:	40020800 	.word	0x40020800
 80045c4:	40020820 	.word	0x40020820
 80045c8:	cccccccd 	.word	0xcccccccd
 80045cc:	40020880 	.word	0x40020880

080045d0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80045d0:	b480      	push	{r7}
 80045d2:	b085      	sub	sp, #20
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	685b      	ldr	r3, [r3, #4]
 80045dc:	b2db      	uxtb	r3, r3
 80045de:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80045e0:	68fa      	ldr	r2, [r7, #12]
 80045e2:	4b0b      	ldr	r3, [pc, #44]	@ (8004610 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80045e4:	4413      	add	r3, r2
 80045e6:	009b      	lsls	r3, r3, #2
 80045e8:	461a      	mov	r2, r3
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	4a08      	ldr	r2, [pc, #32]	@ (8004614 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80045f2:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	3b01      	subs	r3, #1
 80045f8:	f003 031f 	and.w	r3, r3, #31
 80045fc:	2201      	movs	r2, #1
 80045fe:	409a      	lsls	r2, r3
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8004604:	bf00      	nop
 8004606:	3714      	adds	r7, #20
 8004608:	46bd      	mov	sp, r7
 800460a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800460e:	4770      	bx	lr
 8004610:	1000823f 	.word	0x1000823f
 8004614:	40020940 	.word	0x40020940

08004618 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004618:	b480      	push	{r7}
 800461a:	b087      	sub	sp, #28
 800461c:	af00      	add	r7, sp, #0
 800461e:	6078      	str	r0, [r7, #4]
 8004620:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004622:	2300      	movs	r3, #0
 8004624:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004626:	e15a      	b.n	80048de <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004628:	683b      	ldr	r3, [r7, #0]
 800462a:	681a      	ldr	r2, [r3, #0]
 800462c:	2101      	movs	r1, #1
 800462e:	697b      	ldr	r3, [r7, #20]
 8004630:	fa01 f303 	lsl.w	r3, r1, r3
 8004634:	4013      	ands	r3, r2
 8004636:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	2b00      	cmp	r3, #0
 800463c:	f000 814c 	beq.w	80048d8 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004640:	683b      	ldr	r3, [r7, #0]
 8004642:	685b      	ldr	r3, [r3, #4]
 8004644:	f003 0303 	and.w	r3, r3, #3
 8004648:	2b01      	cmp	r3, #1
 800464a:	d005      	beq.n	8004658 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800464c:	683b      	ldr	r3, [r7, #0]
 800464e:	685b      	ldr	r3, [r3, #4]
 8004650:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004654:	2b02      	cmp	r3, #2
 8004656:	d130      	bne.n	80046ba <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	689b      	ldr	r3, [r3, #8]
 800465c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800465e:	697b      	ldr	r3, [r7, #20]
 8004660:	005b      	lsls	r3, r3, #1
 8004662:	2203      	movs	r2, #3
 8004664:	fa02 f303 	lsl.w	r3, r2, r3
 8004668:	43db      	mvns	r3, r3
 800466a:	693a      	ldr	r2, [r7, #16]
 800466c:	4013      	ands	r3, r2
 800466e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004670:	683b      	ldr	r3, [r7, #0]
 8004672:	68da      	ldr	r2, [r3, #12]
 8004674:	697b      	ldr	r3, [r7, #20]
 8004676:	005b      	lsls	r3, r3, #1
 8004678:	fa02 f303 	lsl.w	r3, r2, r3
 800467c:	693a      	ldr	r2, [r7, #16]
 800467e:	4313      	orrs	r3, r2
 8004680:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	693a      	ldr	r2, [r7, #16]
 8004686:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	685b      	ldr	r3, [r3, #4]
 800468c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800468e:	2201      	movs	r2, #1
 8004690:	697b      	ldr	r3, [r7, #20]
 8004692:	fa02 f303 	lsl.w	r3, r2, r3
 8004696:	43db      	mvns	r3, r3
 8004698:	693a      	ldr	r2, [r7, #16]
 800469a:	4013      	ands	r3, r2
 800469c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800469e:	683b      	ldr	r3, [r7, #0]
 80046a0:	685b      	ldr	r3, [r3, #4]
 80046a2:	091b      	lsrs	r3, r3, #4
 80046a4:	f003 0201 	and.w	r2, r3, #1
 80046a8:	697b      	ldr	r3, [r7, #20]
 80046aa:	fa02 f303 	lsl.w	r3, r2, r3
 80046ae:	693a      	ldr	r2, [r7, #16]
 80046b0:	4313      	orrs	r3, r2
 80046b2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	693a      	ldr	r2, [r7, #16]
 80046b8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80046ba:	683b      	ldr	r3, [r7, #0]
 80046bc:	685b      	ldr	r3, [r3, #4]
 80046be:	f003 0303 	and.w	r3, r3, #3
 80046c2:	2b03      	cmp	r3, #3
 80046c4:	d017      	beq.n	80046f6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	68db      	ldr	r3, [r3, #12]
 80046ca:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80046cc:	697b      	ldr	r3, [r7, #20]
 80046ce:	005b      	lsls	r3, r3, #1
 80046d0:	2203      	movs	r2, #3
 80046d2:	fa02 f303 	lsl.w	r3, r2, r3
 80046d6:	43db      	mvns	r3, r3
 80046d8:	693a      	ldr	r2, [r7, #16]
 80046da:	4013      	ands	r3, r2
 80046dc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	689a      	ldr	r2, [r3, #8]
 80046e2:	697b      	ldr	r3, [r7, #20]
 80046e4:	005b      	lsls	r3, r3, #1
 80046e6:	fa02 f303 	lsl.w	r3, r2, r3
 80046ea:	693a      	ldr	r2, [r7, #16]
 80046ec:	4313      	orrs	r3, r2
 80046ee:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	693a      	ldr	r2, [r7, #16]
 80046f4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80046f6:	683b      	ldr	r3, [r7, #0]
 80046f8:	685b      	ldr	r3, [r3, #4]
 80046fa:	f003 0303 	and.w	r3, r3, #3
 80046fe:	2b02      	cmp	r3, #2
 8004700:	d123      	bne.n	800474a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004702:	697b      	ldr	r3, [r7, #20]
 8004704:	08da      	lsrs	r2, r3, #3
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	3208      	adds	r2, #8
 800470a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800470e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004710:	697b      	ldr	r3, [r7, #20]
 8004712:	f003 0307 	and.w	r3, r3, #7
 8004716:	009b      	lsls	r3, r3, #2
 8004718:	220f      	movs	r2, #15
 800471a:	fa02 f303 	lsl.w	r3, r2, r3
 800471e:	43db      	mvns	r3, r3
 8004720:	693a      	ldr	r2, [r7, #16]
 8004722:	4013      	ands	r3, r2
 8004724:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004726:	683b      	ldr	r3, [r7, #0]
 8004728:	691a      	ldr	r2, [r3, #16]
 800472a:	697b      	ldr	r3, [r7, #20]
 800472c:	f003 0307 	and.w	r3, r3, #7
 8004730:	009b      	lsls	r3, r3, #2
 8004732:	fa02 f303 	lsl.w	r3, r2, r3
 8004736:	693a      	ldr	r2, [r7, #16]
 8004738:	4313      	orrs	r3, r2
 800473a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800473c:	697b      	ldr	r3, [r7, #20]
 800473e:	08da      	lsrs	r2, r3, #3
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	3208      	adds	r2, #8
 8004744:	6939      	ldr	r1, [r7, #16]
 8004746:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004750:	697b      	ldr	r3, [r7, #20]
 8004752:	005b      	lsls	r3, r3, #1
 8004754:	2203      	movs	r2, #3
 8004756:	fa02 f303 	lsl.w	r3, r2, r3
 800475a:	43db      	mvns	r3, r3
 800475c:	693a      	ldr	r2, [r7, #16]
 800475e:	4013      	ands	r3, r2
 8004760:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	685b      	ldr	r3, [r3, #4]
 8004766:	f003 0203 	and.w	r2, r3, #3
 800476a:	697b      	ldr	r3, [r7, #20]
 800476c:	005b      	lsls	r3, r3, #1
 800476e:	fa02 f303 	lsl.w	r3, r2, r3
 8004772:	693a      	ldr	r2, [r7, #16]
 8004774:	4313      	orrs	r3, r2
 8004776:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	693a      	ldr	r2, [r7, #16]
 800477c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800477e:	683b      	ldr	r3, [r7, #0]
 8004780:	685b      	ldr	r3, [r3, #4]
 8004782:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004786:	2b00      	cmp	r3, #0
 8004788:	f000 80a6 	beq.w	80048d8 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800478c:	4b5b      	ldr	r3, [pc, #364]	@ (80048fc <HAL_GPIO_Init+0x2e4>)
 800478e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004790:	4a5a      	ldr	r2, [pc, #360]	@ (80048fc <HAL_GPIO_Init+0x2e4>)
 8004792:	f043 0301 	orr.w	r3, r3, #1
 8004796:	6613      	str	r3, [r2, #96]	@ 0x60
 8004798:	4b58      	ldr	r3, [pc, #352]	@ (80048fc <HAL_GPIO_Init+0x2e4>)
 800479a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800479c:	f003 0301 	and.w	r3, r3, #1
 80047a0:	60bb      	str	r3, [r7, #8]
 80047a2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80047a4:	4a56      	ldr	r2, [pc, #344]	@ (8004900 <HAL_GPIO_Init+0x2e8>)
 80047a6:	697b      	ldr	r3, [r7, #20]
 80047a8:	089b      	lsrs	r3, r3, #2
 80047aa:	3302      	adds	r3, #2
 80047ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80047b0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80047b2:	697b      	ldr	r3, [r7, #20]
 80047b4:	f003 0303 	and.w	r3, r3, #3
 80047b8:	009b      	lsls	r3, r3, #2
 80047ba:	220f      	movs	r2, #15
 80047bc:	fa02 f303 	lsl.w	r3, r2, r3
 80047c0:	43db      	mvns	r3, r3
 80047c2:	693a      	ldr	r2, [r7, #16]
 80047c4:	4013      	ands	r3, r2
 80047c6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80047ce:	d01f      	beq.n	8004810 <HAL_GPIO_Init+0x1f8>
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	4a4c      	ldr	r2, [pc, #304]	@ (8004904 <HAL_GPIO_Init+0x2ec>)
 80047d4:	4293      	cmp	r3, r2
 80047d6:	d019      	beq.n	800480c <HAL_GPIO_Init+0x1f4>
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	4a4b      	ldr	r2, [pc, #300]	@ (8004908 <HAL_GPIO_Init+0x2f0>)
 80047dc:	4293      	cmp	r3, r2
 80047de:	d013      	beq.n	8004808 <HAL_GPIO_Init+0x1f0>
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	4a4a      	ldr	r2, [pc, #296]	@ (800490c <HAL_GPIO_Init+0x2f4>)
 80047e4:	4293      	cmp	r3, r2
 80047e6:	d00d      	beq.n	8004804 <HAL_GPIO_Init+0x1ec>
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	4a49      	ldr	r2, [pc, #292]	@ (8004910 <HAL_GPIO_Init+0x2f8>)
 80047ec:	4293      	cmp	r3, r2
 80047ee:	d007      	beq.n	8004800 <HAL_GPIO_Init+0x1e8>
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	4a48      	ldr	r2, [pc, #288]	@ (8004914 <HAL_GPIO_Init+0x2fc>)
 80047f4:	4293      	cmp	r3, r2
 80047f6:	d101      	bne.n	80047fc <HAL_GPIO_Init+0x1e4>
 80047f8:	2305      	movs	r3, #5
 80047fa:	e00a      	b.n	8004812 <HAL_GPIO_Init+0x1fa>
 80047fc:	2306      	movs	r3, #6
 80047fe:	e008      	b.n	8004812 <HAL_GPIO_Init+0x1fa>
 8004800:	2304      	movs	r3, #4
 8004802:	e006      	b.n	8004812 <HAL_GPIO_Init+0x1fa>
 8004804:	2303      	movs	r3, #3
 8004806:	e004      	b.n	8004812 <HAL_GPIO_Init+0x1fa>
 8004808:	2302      	movs	r3, #2
 800480a:	e002      	b.n	8004812 <HAL_GPIO_Init+0x1fa>
 800480c:	2301      	movs	r3, #1
 800480e:	e000      	b.n	8004812 <HAL_GPIO_Init+0x1fa>
 8004810:	2300      	movs	r3, #0
 8004812:	697a      	ldr	r2, [r7, #20]
 8004814:	f002 0203 	and.w	r2, r2, #3
 8004818:	0092      	lsls	r2, r2, #2
 800481a:	4093      	lsls	r3, r2
 800481c:	693a      	ldr	r2, [r7, #16]
 800481e:	4313      	orrs	r3, r2
 8004820:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004822:	4937      	ldr	r1, [pc, #220]	@ (8004900 <HAL_GPIO_Init+0x2e8>)
 8004824:	697b      	ldr	r3, [r7, #20]
 8004826:	089b      	lsrs	r3, r3, #2
 8004828:	3302      	adds	r3, #2
 800482a:	693a      	ldr	r2, [r7, #16]
 800482c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004830:	4b39      	ldr	r3, [pc, #228]	@ (8004918 <HAL_GPIO_Init+0x300>)
 8004832:	689b      	ldr	r3, [r3, #8]
 8004834:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	43db      	mvns	r3, r3
 800483a:	693a      	ldr	r2, [r7, #16]
 800483c:	4013      	ands	r3, r2
 800483e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	685b      	ldr	r3, [r3, #4]
 8004844:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004848:	2b00      	cmp	r3, #0
 800484a:	d003      	beq.n	8004854 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800484c:	693a      	ldr	r2, [r7, #16]
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	4313      	orrs	r3, r2
 8004852:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004854:	4a30      	ldr	r2, [pc, #192]	@ (8004918 <HAL_GPIO_Init+0x300>)
 8004856:	693b      	ldr	r3, [r7, #16]
 8004858:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800485a:	4b2f      	ldr	r3, [pc, #188]	@ (8004918 <HAL_GPIO_Init+0x300>)
 800485c:	68db      	ldr	r3, [r3, #12]
 800485e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	43db      	mvns	r3, r3
 8004864:	693a      	ldr	r2, [r7, #16]
 8004866:	4013      	ands	r3, r2
 8004868:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800486a:	683b      	ldr	r3, [r7, #0]
 800486c:	685b      	ldr	r3, [r3, #4]
 800486e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004872:	2b00      	cmp	r3, #0
 8004874:	d003      	beq.n	800487e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8004876:	693a      	ldr	r2, [r7, #16]
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	4313      	orrs	r3, r2
 800487c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800487e:	4a26      	ldr	r2, [pc, #152]	@ (8004918 <HAL_GPIO_Init+0x300>)
 8004880:	693b      	ldr	r3, [r7, #16]
 8004882:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8004884:	4b24      	ldr	r3, [pc, #144]	@ (8004918 <HAL_GPIO_Init+0x300>)
 8004886:	685b      	ldr	r3, [r3, #4]
 8004888:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	43db      	mvns	r3, r3
 800488e:	693a      	ldr	r2, [r7, #16]
 8004890:	4013      	ands	r3, r2
 8004892:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004894:	683b      	ldr	r3, [r7, #0]
 8004896:	685b      	ldr	r3, [r3, #4]
 8004898:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800489c:	2b00      	cmp	r3, #0
 800489e:	d003      	beq.n	80048a8 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80048a0:	693a      	ldr	r2, [r7, #16]
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	4313      	orrs	r3, r2
 80048a6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80048a8:	4a1b      	ldr	r2, [pc, #108]	@ (8004918 <HAL_GPIO_Init+0x300>)
 80048aa:	693b      	ldr	r3, [r7, #16]
 80048ac:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80048ae:	4b1a      	ldr	r3, [pc, #104]	@ (8004918 <HAL_GPIO_Init+0x300>)
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	43db      	mvns	r3, r3
 80048b8:	693a      	ldr	r2, [r7, #16]
 80048ba:	4013      	ands	r3, r2
 80048bc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80048be:	683b      	ldr	r3, [r7, #0]
 80048c0:	685b      	ldr	r3, [r3, #4]
 80048c2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d003      	beq.n	80048d2 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80048ca:	693a      	ldr	r2, [r7, #16]
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	4313      	orrs	r3, r2
 80048d0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80048d2:	4a11      	ldr	r2, [pc, #68]	@ (8004918 <HAL_GPIO_Init+0x300>)
 80048d4:	693b      	ldr	r3, [r7, #16]
 80048d6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80048d8:	697b      	ldr	r3, [r7, #20]
 80048da:	3301      	adds	r3, #1
 80048dc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80048de:	683b      	ldr	r3, [r7, #0]
 80048e0:	681a      	ldr	r2, [r3, #0]
 80048e2:	697b      	ldr	r3, [r7, #20]
 80048e4:	fa22 f303 	lsr.w	r3, r2, r3
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	f47f ae9d 	bne.w	8004628 <HAL_GPIO_Init+0x10>
  }
}
 80048ee:	bf00      	nop
 80048f0:	bf00      	nop
 80048f2:	371c      	adds	r7, #28
 80048f4:	46bd      	mov	sp, r7
 80048f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048fa:	4770      	bx	lr
 80048fc:	40021000 	.word	0x40021000
 8004900:	40010000 	.word	0x40010000
 8004904:	48000400 	.word	0x48000400
 8004908:	48000800 	.word	0x48000800
 800490c:	48000c00 	.word	0x48000c00
 8004910:	48001000 	.word	0x48001000
 8004914:	48001400 	.word	0x48001400
 8004918:	40010400 	.word	0x40010400

0800491c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800491c:	b480      	push	{r7}
 800491e:	b085      	sub	sp, #20
 8004920:	af00      	add	r7, sp, #0
 8004922:	6078      	str	r0, [r7, #4]
 8004924:	460b      	mov	r3, r1
 8004926:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	691a      	ldr	r2, [r3, #16]
 800492c:	887b      	ldrh	r3, [r7, #2]
 800492e:	4013      	ands	r3, r2
 8004930:	2b00      	cmp	r3, #0
 8004932:	d002      	beq.n	800493a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004934:	2301      	movs	r3, #1
 8004936:	73fb      	strb	r3, [r7, #15]
 8004938:	e001      	b.n	800493e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800493a:	2300      	movs	r3, #0
 800493c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800493e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004940:	4618      	mov	r0, r3
 8004942:	3714      	adds	r7, #20
 8004944:	46bd      	mov	sp, r7
 8004946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800494a:	4770      	bx	lr

0800494c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800494c:	b480      	push	{r7}
 800494e:	b083      	sub	sp, #12
 8004950:	af00      	add	r7, sp, #0
 8004952:	6078      	str	r0, [r7, #4]
 8004954:	460b      	mov	r3, r1
 8004956:	807b      	strh	r3, [r7, #2]
 8004958:	4613      	mov	r3, r2
 800495a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800495c:	787b      	ldrb	r3, [r7, #1]
 800495e:	2b00      	cmp	r3, #0
 8004960:	d003      	beq.n	800496a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004962:	887a      	ldrh	r2, [r7, #2]
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004968:	e002      	b.n	8004970 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800496a:	887a      	ldrh	r2, [r7, #2]
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004970:	bf00      	nop
 8004972:	370c      	adds	r7, #12
 8004974:	46bd      	mov	sp, r7
 8004976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497a:	4770      	bx	lr

0800497c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800497c:	b580      	push	{r7, lr}
 800497e:	b082      	sub	sp, #8
 8004980:	af00      	add	r7, sp, #0
 8004982:	4603      	mov	r3, r0
 8004984:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004986:	4b08      	ldr	r3, [pc, #32]	@ (80049a8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004988:	695a      	ldr	r2, [r3, #20]
 800498a:	88fb      	ldrh	r3, [r7, #6]
 800498c:	4013      	ands	r3, r2
 800498e:	2b00      	cmp	r3, #0
 8004990:	d006      	beq.n	80049a0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004992:	4a05      	ldr	r2, [pc, #20]	@ (80049a8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004994:	88fb      	ldrh	r3, [r7, #6]
 8004996:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004998:	88fb      	ldrh	r3, [r7, #6]
 800499a:	4618      	mov	r0, r3
 800499c:	f7fe fc34 	bl	8003208 <HAL_GPIO_EXTI_Callback>
  }
}
 80049a0:	bf00      	nop
 80049a2:	3708      	adds	r7, #8
 80049a4:	46bd      	mov	sp, r7
 80049a6:	bd80      	pop	{r7, pc}
 80049a8:	40010400 	.word	0x40010400

080049ac <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80049ac:	b480      	push	{r7}
 80049ae:	b085      	sub	sp, #20
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d141      	bne.n	8004a3e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80049ba:	4b4b      	ldr	r3, [pc, #300]	@ (8004ae8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80049c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80049c6:	d131      	bne.n	8004a2c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80049c8:	4b47      	ldr	r3, [pc, #284]	@ (8004ae8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80049ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80049ce:	4a46      	ldr	r2, [pc, #280]	@ (8004ae8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80049d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80049d4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80049d8:	4b43      	ldr	r3, [pc, #268]	@ (8004ae8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80049e0:	4a41      	ldr	r2, [pc, #260]	@ (8004ae8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80049e2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80049e6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80049e8:	4b40      	ldr	r3, [pc, #256]	@ (8004aec <HAL_PWREx_ControlVoltageScaling+0x140>)
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	2232      	movs	r2, #50	@ 0x32
 80049ee:	fb02 f303 	mul.w	r3, r2, r3
 80049f2:	4a3f      	ldr	r2, [pc, #252]	@ (8004af0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80049f4:	fba2 2303 	umull	r2, r3, r2, r3
 80049f8:	0c9b      	lsrs	r3, r3, #18
 80049fa:	3301      	adds	r3, #1
 80049fc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80049fe:	e002      	b.n	8004a06 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	3b01      	subs	r3, #1
 8004a04:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004a06:	4b38      	ldr	r3, [pc, #224]	@ (8004ae8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a08:	695b      	ldr	r3, [r3, #20]
 8004a0a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a0e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a12:	d102      	bne.n	8004a1a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d1f2      	bne.n	8004a00 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004a1a:	4b33      	ldr	r3, [pc, #204]	@ (8004ae8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a1c:	695b      	ldr	r3, [r3, #20]
 8004a1e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a22:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a26:	d158      	bne.n	8004ada <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004a28:	2303      	movs	r3, #3
 8004a2a:	e057      	b.n	8004adc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004a2c:	4b2e      	ldr	r3, [pc, #184]	@ (8004ae8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004a32:	4a2d      	ldr	r2, [pc, #180]	@ (8004ae8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a34:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004a38:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004a3c:	e04d      	b.n	8004ada <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004a44:	d141      	bne.n	8004aca <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004a46:	4b28      	ldr	r3, [pc, #160]	@ (8004ae8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004a4e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a52:	d131      	bne.n	8004ab8 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004a54:	4b24      	ldr	r3, [pc, #144]	@ (8004ae8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a56:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004a5a:	4a23      	ldr	r2, [pc, #140]	@ (8004ae8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a5c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a60:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004a64:	4b20      	ldr	r3, [pc, #128]	@ (8004ae8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004a6c:	4a1e      	ldr	r2, [pc, #120]	@ (8004ae8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a6e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004a72:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004a74:	4b1d      	ldr	r3, [pc, #116]	@ (8004aec <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	2232      	movs	r2, #50	@ 0x32
 8004a7a:	fb02 f303 	mul.w	r3, r2, r3
 8004a7e:	4a1c      	ldr	r2, [pc, #112]	@ (8004af0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004a80:	fba2 2303 	umull	r2, r3, r2, r3
 8004a84:	0c9b      	lsrs	r3, r3, #18
 8004a86:	3301      	adds	r3, #1
 8004a88:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004a8a:	e002      	b.n	8004a92 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	3b01      	subs	r3, #1
 8004a90:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004a92:	4b15      	ldr	r3, [pc, #84]	@ (8004ae8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a94:	695b      	ldr	r3, [r3, #20]
 8004a96:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a9a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a9e:	d102      	bne.n	8004aa6 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d1f2      	bne.n	8004a8c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004aa6:	4b10      	ldr	r3, [pc, #64]	@ (8004ae8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004aa8:	695b      	ldr	r3, [r3, #20]
 8004aaa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004aae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ab2:	d112      	bne.n	8004ada <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004ab4:	2303      	movs	r3, #3
 8004ab6:	e011      	b.n	8004adc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004ab8:	4b0b      	ldr	r3, [pc, #44]	@ (8004ae8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004aba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004abe:	4a0a      	ldr	r2, [pc, #40]	@ (8004ae8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ac0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ac4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004ac8:	e007      	b.n	8004ada <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004aca:	4b07      	ldr	r3, [pc, #28]	@ (8004ae8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004ad2:	4a05      	ldr	r2, [pc, #20]	@ (8004ae8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ad4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004ad8:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8004ada:	2300      	movs	r3, #0
}
 8004adc:	4618      	mov	r0, r3
 8004ade:	3714      	adds	r7, #20
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae6:	4770      	bx	lr
 8004ae8:	40007000 	.word	0x40007000
 8004aec:	2000020c 	.word	0x2000020c
 8004af0:	431bde83 	.word	0x431bde83

08004af4 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8004af4:	b480      	push	{r7}
 8004af6:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8004af8:	4b05      	ldr	r3, [pc, #20]	@ (8004b10 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004afa:	689b      	ldr	r3, [r3, #8]
 8004afc:	4a04      	ldr	r2, [pc, #16]	@ (8004b10 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004afe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004b02:	6093      	str	r3, [r2, #8]
}
 8004b04:	bf00      	nop
 8004b06:	46bd      	mov	sp, r7
 8004b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b0c:	4770      	bx	lr
 8004b0e:	bf00      	nop
 8004b10:	40007000 	.word	0x40007000

08004b14 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004b14:	b580      	push	{r7, lr}
 8004b16:	b088      	sub	sp, #32
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d101      	bne.n	8004b26 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004b22:	2301      	movs	r3, #1
 8004b24:	e2fe      	b.n	8005124 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f003 0301 	and.w	r3, r3, #1
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d075      	beq.n	8004c1e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004b32:	4b97      	ldr	r3, [pc, #604]	@ (8004d90 <HAL_RCC_OscConfig+0x27c>)
 8004b34:	689b      	ldr	r3, [r3, #8]
 8004b36:	f003 030c 	and.w	r3, r3, #12
 8004b3a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004b3c:	4b94      	ldr	r3, [pc, #592]	@ (8004d90 <HAL_RCC_OscConfig+0x27c>)
 8004b3e:	68db      	ldr	r3, [r3, #12]
 8004b40:	f003 0303 	and.w	r3, r3, #3
 8004b44:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8004b46:	69bb      	ldr	r3, [r7, #24]
 8004b48:	2b0c      	cmp	r3, #12
 8004b4a:	d102      	bne.n	8004b52 <HAL_RCC_OscConfig+0x3e>
 8004b4c:	697b      	ldr	r3, [r7, #20]
 8004b4e:	2b03      	cmp	r3, #3
 8004b50:	d002      	beq.n	8004b58 <HAL_RCC_OscConfig+0x44>
 8004b52:	69bb      	ldr	r3, [r7, #24]
 8004b54:	2b08      	cmp	r3, #8
 8004b56:	d10b      	bne.n	8004b70 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b58:	4b8d      	ldr	r3, [pc, #564]	@ (8004d90 <HAL_RCC_OscConfig+0x27c>)
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d05b      	beq.n	8004c1c <HAL_RCC_OscConfig+0x108>
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	685b      	ldr	r3, [r3, #4]
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d157      	bne.n	8004c1c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004b6c:	2301      	movs	r3, #1
 8004b6e:	e2d9      	b.n	8005124 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	685b      	ldr	r3, [r3, #4]
 8004b74:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004b78:	d106      	bne.n	8004b88 <HAL_RCC_OscConfig+0x74>
 8004b7a:	4b85      	ldr	r3, [pc, #532]	@ (8004d90 <HAL_RCC_OscConfig+0x27c>)
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	4a84      	ldr	r2, [pc, #528]	@ (8004d90 <HAL_RCC_OscConfig+0x27c>)
 8004b80:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b84:	6013      	str	r3, [r2, #0]
 8004b86:	e01d      	b.n	8004bc4 <HAL_RCC_OscConfig+0xb0>
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	685b      	ldr	r3, [r3, #4]
 8004b8c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004b90:	d10c      	bne.n	8004bac <HAL_RCC_OscConfig+0x98>
 8004b92:	4b7f      	ldr	r3, [pc, #508]	@ (8004d90 <HAL_RCC_OscConfig+0x27c>)
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	4a7e      	ldr	r2, [pc, #504]	@ (8004d90 <HAL_RCC_OscConfig+0x27c>)
 8004b98:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004b9c:	6013      	str	r3, [r2, #0]
 8004b9e:	4b7c      	ldr	r3, [pc, #496]	@ (8004d90 <HAL_RCC_OscConfig+0x27c>)
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	4a7b      	ldr	r2, [pc, #492]	@ (8004d90 <HAL_RCC_OscConfig+0x27c>)
 8004ba4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ba8:	6013      	str	r3, [r2, #0]
 8004baa:	e00b      	b.n	8004bc4 <HAL_RCC_OscConfig+0xb0>
 8004bac:	4b78      	ldr	r3, [pc, #480]	@ (8004d90 <HAL_RCC_OscConfig+0x27c>)
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	4a77      	ldr	r2, [pc, #476]	@ (8004d90 <HAL_RCC_OscConfig+0x27c>)
 8004bb2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004bb6:	6013      	str	r3, [r2, #0]
 8004bb8:	4b75      	ldr	r3, [pc, #468]	@ (8004d90 <HAL_RCC_OscConfig+0x27c>)
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	4a74      	ldr	r2, [pc, #464]	@ (8004d90 <HAL_RCC_OscConfig+0x27c>)
 8004bbe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004bc2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	685b      	ldr	r3, [r3, #4]
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d013      	beq.n	8004bf4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bcc:	f7ff f8b4 	bl	8003d38 <HAL_GetTick>
 8004bd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004bd2:	e008      	b.n	8004be6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004bd4:	f7ff f8b0 	bl	8003d38 <HAL_GetTick>
 8004bd8:	4602      	mov	r2, r0
 8004bda:	693b      	ldr	r3, [r7, #16]
 8004bdc:	1ad3      	subs	r3, r2, r3
 8004bde:	2b64      	cmp	r3, #100	@ 0x64
 8004be0:	d901      	bls.n	8004be6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004be2:	2303      	movs	r3, #3
 8004be4:	e29e      	b.n	8005124 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004be6:	4b6a      	ldr	r3, [pc, #424]	@ (8004d90 <HAL_RCC_OscConfig+0x27c>)
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d0f0      	beq.n	8004bd4 <HAL_RCC_OscConfig+0xc0>
 8004bf2:	e014      	b.n	8004c1e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bf4:	f7ff f8a0 	bl	8003d38 <HAL_GetTick>
 8004bf8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004bfa:	e008      	b.n	8004c0e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004bfc:	f7ff f89c 	bl	8003d38 <HAL_GetTick>
 8004c00:	4602      	mov	r2, r0
 8004c02:	693b      	ldr	r3, [r7, #16]
 8004c04:	1ad3      	subs	r3, r2, r3
 8004c06:	2b64      	cmp	r3, #100	@ 0x64
 8004c08:	d901      	bls.n	8004c0e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004c0a:	2303      	movs	r3, #3
 8004c0c:	e28a      	b.n	8005124 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004c0e:	4b60      	ldr	r3, [pc, #384]	@ (8004d90 <HAL_RCC_OscConfig+0x27c>)
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d1f0      	bne.n	8004bfc <HAL_RCC_OscConfig+0xe8>
 8004c1a:	e000      	b.n	8004c1e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c1c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f003 0302 	and.w	r3, r3, #2
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d075      	beq.n	8004d16 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004c2a:	4b59      	ldr	r3, [pc, #356]	@ (8004d90 <HAL_RCC_OscConfig+0x27c>)
 8004c2c:	689b      	ldr	r3, [r3, #8]
 8004c2e:	f003 030c 	and.w	r3, r3, #12
 8004c32:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004c34:	4b56      	ldr	r3, [pc, #344]	@ (8004d90 <HAL_RCC_OscConfig+0x27c>)
 8004c36:	68db      	ldr	r3, [r3, #12]
 8004c38:	f003 0303 	and.w	r3, r3, #3
 8004c3c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8004c3e:	69bb      	ldr	r3, [r7, #24]
 8004c40:	2b0c      	cmp	r3, #12
 8004c42:	d102      	bne.n	8004c4a <HAL_RCC_OscConfig+0x136>
 8004c44:	697b      	ldr	r3, [r7, #20]
 8004c46:	2b02      	cmp	r3, #2
 8004c48:	d002      	beq.n	8004c50 <HAL_RCC_OscConfig+0x13c>
 8004c4a:	69bb      	ldr	r3, [r7, #24]
 8004c4c:	2b04      	cmp	r3, #4
 8004c4e:	d11f      	bne.n	8004c90 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004c50:	4b4f      	ldr	r3, [pc, #316]	@ (8004d90 <HAL_RCC_OscConfig+0x27c>)
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d005      	beq.n	8004c68 <HAL_RCC_OscConfig+0x154>
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	68db      	ldr	r3, [r3, #12]
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d101      	bne.n	8004c68 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8004c64:	2301      	movs	r3, #1
 8004c66:	e25d      	b.n	8005124 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c68:	4b49      	ldr	r3, [pc, #292]	@ (8004d90 <HAL_RCC_OscConfig+0x27c>)
 8004c6a:	685b      	ldr	r3, [r3, #4]
 8004c6c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	691b      	ldr	r3, [r3, #16]
 8004c74:	061b      	lsls	r3, r3, #24
 8004c76:	4946      	ldr	r1, [pc, #280]	@ (8004d90 <HAL_RCC_OscConfig+0x27c>)
 8004c78:	4313      	orrs	r3, r2
 8004c7a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004c7c:	4b45      	ldr	r3, [pc, #276]	@ (8004d94 <HAL_RCC_OscConfig+0x280>)
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	4618      	mov	r0, r3
 8004c82:	f7ff f80d 	bl	8003ca0 <HAL_InitTick>
 8004c86:	4603      	mov	r3, r0
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d043      	beq.n	8004d14 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8004c8c:	2301      	movs	r3, #1
 8004c8e:	e249      	b.n	8005124 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	68db      	ldr	r3, [r3, #12]
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d023      	beq.n	8004ce0 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004c98:	4b3d      	ldr	r3, [pc, #244]	@ (8004d90 <HAL_RCC_OscConfig+0x27c>)
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	4a3c      	ldr	r2, [pc, #240]	@ (8004d90 <HAL_RCC_OscConfig+0x27c>)
 8004c9e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ca2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ca4:	f7ff f848 	bl	8003d38 <HAL_GetTick>
 8004ca8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004caa:	e008      	b.n	8004cbe <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004cac:	f7ff f844 	bl	8003d38 <HAL_GetTick>
 8004cb0:	4602      	mov	r2, r0
 8004cb2:	693b      	ldr	r3, [r7, #16]
 8004cb4:	1ad3      	subs	r3, r2, r3
 8004cb6:	2b02      	cmp	r3, #2
 8004cb8:	d901      	bls.n	8004cbe <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8004cba:	2303      	movs	r3, #3
 8004cbc:	e232      	b.n	8005124 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004cbe:	4b34      	ldr	r3, [pc, #208]	@ (8004d90 <HAL_RCC_OscConfig+0x27c>)
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d0f0      	beq.n	8004cac <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004cca:	4b31      	ldr	r3, [pc, #196]	@ (8004d90 <HAL_RCC_OscConfig+0x27c>)
 8004ccc:	685b      	ldr	r3, [r3, #4]
 8004cce:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	691b      	ldr	r3, [r3, #16]
 8004cd6:	061b      	lsls	r3, r3, #24
 8004cd8:	492d      	ldr	r1, [pc, #180]	@ (8004d90 <HAL_RCC_OscConfig+0x27c>)
 8004cda:	4313      	orrs	r3, r2
 8004cdc:	604b      	str	r3, [r1, #4]
 8004cde:	e01a      	b.n	8004d16 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004ce0:	4b2b      	ldr	r3, [pc, #172]	@ (8004d90 <HAL_RCC_OscConfig+0x27c>)
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	4a2a      	ldr	r2, [pc, #168]	@ (8004d90 <HAL_RCC_OscConfig+0x27c>)
 8004ce6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004cea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cec:	f7ff f824 	bl	8003d38 <HAL_GetTick>
 8004cf0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004cf2:	e008      	b.n	8004d06 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004cf4:	f7ff f820 	bl	8003d38 <HAL_GetTick>
 8004cf8:	4602      	mov	r2, r0
 8004cfa:	693b      	ldr	r3, [r7, #16]
 8004cfc:	1ad3      	subs	r3, r2, r3
 8004cfe:	2b02      	cmp	r3, #2
 8004d00:	d901      	bls.n	8004d06 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8004d02:	2303      	movs	r3, #3
 8004d04:	e20e      	b.n	8005124 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004d06:	4b22      	ldr	r3, [pc, #136]	@ (8004d90 <HAL_RCC_OscConfig+0x27c>)
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d1f0      	bne.n	8004cf4 <HAL_RCC_OscConfig+0x1e0>
 8004d12:	e000      	b.n	8004d16 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004d14:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f003 0308 	and.w	r3, r3, #8
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d041      	beq.n	8004da6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	695b      	ldr	r3, [r3, #20]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d01c      	beq.n	8004d64 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004d2a:	4b19      	ldr	r3, [pc, #100]	@ (8004d90 <HAL_RCC_OscConfig+0x27c>)
 8004d2c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004d30:	4a17      	ldr	r2, [pc, #92]	@ (8004d90 <HAL_RCC_OscConfig+0x27c>)
 8004d32:	f043 0301 	orr.w	r3, r3, #1
 8004d36:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d3a:	f7fe fffd 	bl	8003d38 <HAL_GetTick>
 8004d3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004d40:	e008      	b.n	8004d54 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004d42:	f7fe fff9 	bl	8003d38 <HAL_GetTick>
 8004d46:	4602      	mov	r2, r0
 8004d48:	693b      	ldr	r3, [r7, #16]
 8004d4a:	1ad3      	subs	r3, r2, r3
 8004d4c:	2b02      	cmp	r3, #2
 8004d4e:	d901      	bls.n	8004d54 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004d50:	2303      	movs	r3, #3
 8004d52:	e1e7      	b.n	8005124 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004d54:	4b0e      	ldr	r3, [pc, #56]	@ (8004d90 <HAL_RCC_OscConfig+0x27c>)
 8004d56:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004d5a:	f003 0302 	and.w	r3, r3, #2
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d0ef      	beq.n	8004d42 <HAL_RCC_OscConfig+0x22e>
 8004d62:	e020      	b.n	8004da6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004d64:	4b0a      	ldr	r3, [pc, #40]	@ (8004d90 <HAL_RCC_OscConfig+0x27c>)
 8004d66:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004d6a:	4a09      	ldr	r2, [pc, #36]	@ (8004d90 <HAL_RCC_OscConfig+0x27c>)
 8004d6c:	f023 0301 	bic.w	r3, r3, #1
 8004d70:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d74:	f7fe ffe0 	bl	8003d38 <HAL_GetTick>
 8004d78:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004d7a:	e00d      	b.n	8004d98 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004d7c:	f7fe ffdc 	bl	8003d38 <HAL_GetTick>
 8004d80:	4602      	mov	r2, r0
 8004d82:	693b      	ldr	r3, [r7, #16]
 8004d84:	1ad3      	subs	r3, r2, r3
 8004d86:	2b02      	cmp	r3, #2
 8004d88:	d906      	bls.n	8004d98 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004d8a:	2303      	movs	r3, #3
 8004d8c:	e1ca      	b.n	8005124 <HAL_RCC_OscConfig+0x610>
 8004d8e:	bf00      	nop
 8004d90:	40021000 	.word	0x40021000
 8004d94:	20000210 	.word	0x20000210
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004d98:	4b8c      	ldr	r3, [pc, #560]	@ (8004fcc <HAL_RCC_OscConfig+0x4b8>)
 8004d9a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004d9e:	f003 0302 	and.w	r3, r3, #2
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d1ea      	bne.n	8004d7c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	f003 0304 	and.w	r3, r3, #4
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	f000 80a6 	beq.w	8004f00 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004db4:	2300      	movs	r3, #0
 8004db6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004db8:	4b84      	ldr	r3, [pc, #528]	@ (8004fcc <HAL_RCC_OscConfig+0x4b8>)
 8004dba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004dbc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d101      	bne.n	8004dc8 <HAL_RCC_OscConfig+0x2b4>
 8004dc4:	2301      	movs	r3, #1
 8004dc6:	e000      	b.n	8004dca <HAL_RCC_OscConfig+0x2b6>
 8004dc8:	2300      	movs	r3, #0
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d00d      	beq.n	8004dea <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004dce:	4b7f      	ldr	r3, [pc, #508]	@ (8004fcc <HAL_RCC_OscConfig+0x4b8>)
 8004dd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004dd2:	4a7e      	ldr	r2, [pc, #504]	@ (8004fcc <HAL_RCC_OscConfig+0x4b8>)
 8004dd4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004dd8:	6593      	str	r3, [r2, #88]	@ 0x58
 8004dda:	4b7c      	ldr	r3, [pc, #496]	@ (8004fcc <HAL_RCC_OscConfig+0x4b8>)
 8004ddc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004dde:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004de2:	60fb      	str	r3, [r7, #12]
 8004de4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004de6:	2301      	movs	r3, #1
 8004de8:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004dea:	4b79      	ldr	r3, [pc, #484]	@ (8004fd0 <HAL_RCC_OscConfig+0x4bc>)
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d118      	bne.n	8004e28 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004df6:	4b76      	ldr	r3, [pc, #472]	@ (8004fd0 <HAL_RCC_OscConfig+0x4bc>)
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	4a75      	ldr	r2, [pc, #468]	@ (8004fd0 <HAL_RCC_OscConfig+0x4bc>)
 8004dfc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e00:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004e02:	f7fe ff99 	bl	8003d38 <HAL_GetTick>
 8004e06:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004e08:	e008      	b.n	8004e1c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e0a:	f7fe ff95 	bl	8003d38 <HAL_GetTick>
 8004e0e:	4602      	mov	r2, r0
 8004e10:	693b      	ldr	r3, [r7, #16]
 8004e12:	1ad3      	subs	r3, r2, r3
 8004e14:	2b02      	cmp	r3, #2
 8004e16:	d901      	bls.n	8004e1c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8004e18:	2303      	movs	r3, #3
 8004e1a:	e183      	b.n	8005124 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004e1c:	4b6c      	ldr	r3, [pc, #432]	@ (8004fd0 <HAL_RCC_OscConfig+0x4bc>)
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d0f0      	beq.n	8004e0a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	689b      	ldr	r3, [r3, #8]
 8004e2c:	2b01      	cmp	r3, #1
 8004e2e:	d108      	bne.n	8004e42 <HAL_RCC_OscConfig+0x32e>
 8004e30:	4b66      	ldr	r3, [pc, #408]	@ (8004fcc <HAL_RCC_OscConfig+0x4b8>)
 8004e32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e36:	4a65      	ldr	r2, [pc, #404]	@ (8004fcc <HAL_RCC_OscConfig+0x4b8>)
 8004e38:	f043 0301 	orr.w	r3, r3, #1
 8004e3c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004e40:	e024      	b.n	8004e8c <HAL_RCC_OscConfig+0x378>
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	689b      	ldr	r3, [r3, #8]
 8004e46:	2b05      	cmp	r3, #5
 8004e48:	d110      	bne.n	8004e6c <HAL_RCC_OscConfig+0x358>
 8004e4a:	4b60      	ldr	r3, [pc, #384]	@ (8004fcc <HAL_RCC_OscConfig+0x4b8>)
 8004e4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e50:	4a5e      	ldr	r2, [pc, #376]	@ (8004fcc <HAL_RCC_OscConfig+0x4b8>)
 8004e52:	f043 0304 	orr.w	r3, r3, #4
 8004e56:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004e5a:	4b5c      	ldr	r3, [pc, #368]	@ (8004fcc <HAL_RCC_OscConfig+0x4b8>)
 8004e5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e60:	4a5a      	ldr	r2, [pc, #360]	@ (8004fcc <HAL_RCC_OscConfig+0x4b8>)
 8004e62:	f043 0301 	orr.w	r3, r3, #1
 8004e66:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004e6a:	e00f      	b.n	8004e8c <HAL_RCC_OscConfig+0x378>
 8004e6c:	4b57      	ldr	r3, [pc, #348]	@ (8004fcc <HAL_RCC_OscConfig+0x4b8>)
 8004e6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e72:	4a56      	ldr	r2, [pc, #344]	@ (8004fcc <HAL_RCC_OscConfig+0x4b8>)
 8004e74:	f023 0301 	bic.w	r3, r3, #1
 8004e78:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004e7c:	4b53      	ldr	r3, [pc, #332]	@ (8004fcc <HAL_RCC_OscConfig+0x4b8>)
 8004e7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e82:	4a52      	ldr	r2, [pc, #328]	@ (8004fcc <HAL_RCC_OscConfig+0x4b8>)
 8004e84:	f023 0304 	bic.w	r3, r3, #4
 8004e88:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	689b      	ldr	r3, [r3, #8]
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d016      	beq.n	8004ec2 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e94:	f7fe ff50 	bl	8003d38 <HAL_GetTick>
 8004e98:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004e9a:	e00a      	b.n	8004eb2 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e9c:	f7fe ff4c 	bl	8003d38 <HAL_GetTick>
 8004ea0:	4602      	mov	r2, r0
 8004ea2:	693b      	ldr	r3, [r7, #16]
 8004ea4:	1ad3      	subs	r3, r2, r3
 8004ea6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004eaa:	4293      	cmp	r3, r2
 8004eac:	d901      	bls.n	8004eb2 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8004eae:	2303      	movs	r3, #3
 8004eb0:	e138      	b.n	8005124 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004eb2:	4b46      	ldr	r3, [pc, #280]	@ (8004fcc <HAL_RCC_OscConfig+0x4b8>)
 8004eb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004eb8:	f003 0302 	and.w	r3, r3, #2
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d0ed      	beq.n	8004e9c <HAL_RCC_OscConfig+0x388>
 8004ec0:	e015      	b.n	8004eee <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ec2:	f7fe ff39 	bl	8003d38 <HAL_GetTick>
 8004ec6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004ec8:	e00a      	b.n	8004ee0 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004eca:	f7fe ff35 	bl	8003d38 <HAL_GetTick>
 8004ece:	4602      	mov	r2, r0
 8004ed0:	693b      	ldr	r3, [r7, #16]
 8004ed2:	1ad3      	subs	r3, r2, r3
 8004ed4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ed8:	4293      	cmp	r3, r2
 8004eda:	d901      	bls.n	8004ee0 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8004edc:	2303      	movs	r3, #3
 8004ede:	e121      	b.n	8005124 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004ee0:	4b3a      	ldr	r3, [pc, #232]	@ (8004fcc <HAL_RCC_OscConfig+0x4b8>)
 8004ee2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ee6:	f003 0302 	and.w	r3, r3, #2
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d1ed      	bne.n	8004eca <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004eee:	7ffb      	ldrb	r3, [r7, #31]
 8004ef0:	2b01      	cmp	r3, #1
 8004ef2:	d105      	bne.n	8004f00 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004ef4:	4b35      	ldr	r3, [pc, #212]	@ (8004fcc <HAL_RCC_OscConfig+0x4b8>)
 8004ef6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ef8:	4a34      	ldr	r2, [pc, #208]	@ (8004fcc <HAL_RCC_OscConfig+0x4b8>)
 8004efa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004efe:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	f003 0320 	and.w	r3, r3, #32
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d03c      	beq.n	8004f86 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	699b      	ldr	r3, [r3, #24]
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d01c      	beq.n	8004f4e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004f14:	4b2d      	ldr	r3, [pc, #180]	@ (8004fcc <HAL_RCC_OscConfig+0x4b8>)
 8004f16:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004f1a:	4a2c      	ldr	r2, [pc, #176]	@ (8004fcc <HAL_RCC_OscConfig+0x4b8>)
 8004f1c:	f043 0301 	orr.w	r3, r3, #1
 8004f20:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f24:	f7fe ff08 	bl	8003d38 <HAL_GetTick>
 8004f28:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004f2a:	e008      	b.n	8004f3e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004f2c:	f7fe ff04 	bl	8003d38 <HAL_GetTick>
 8004f30:	4602      	mov	r2, r0
 8004f32:	693b      	ldr	r3, [r7, #16]
 8004f34:	1ad3      	subs	r3, r2, r3
 8004f36:	2b02      	cmp	r3, #2
 8004f38:	d901      	bls.n	8004f3e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8004f3a:	2303      	movs	r3, #3
 8004f3c:	e0f2      	b.n	8005124 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004f3e:	4b23      	ldr	r3, [pc, #140]	@ (8004fcc <HAL_RCC_OscConfig+0x4b8>)
 8004f40:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004f44:	f003 0302 	and.w	r3, r3, #2
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d0ef      	beq.n	8004f2c <HAL_RCC_OscConfig+0x418>
 8004f4c:	e01b      	b.n	8004f86 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004f4e:	4b1f      	ldr	r3, [pc, #124]	@ (8004fcc <HAL_RCC_OscConfig+0x4b8>)
 8004f50:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004f54:	4a1d      	ldr	r2, [pc, #116]	@ (8004fcc <HAL_RCC_OscConfig+0x4b8>)
 8004f56:	f023 0301 	bic.w	r3, r3, #1
 8004f5a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f5e:	f7fe feeb 	bl	8003d38 <HAL_GetTick>
 8004f62:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004f64:	e008      	b.n	8004f78 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004f66:	f7fe fee7 	bl	8003d38 <HAL_GetTick>
 8004f6a:	4602      	mov	r2, r0
 8004f6c:	693b      	ldr	r3, [r7, #16]
 8004f6e:	1ad3      	subs	r3, r2, r3
 8004f70:	2b02      	cmp	r3, #2
 8004f72:	d901      	bls.n	8004f78 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004f74:	2303      	movs	r3, #3
 8004f76:	e0d5      	b.n	8005124 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004f78:	4b14      	ldr	r3, [pc, #80]	@ (8004fcc <HAL_RCC_OscConfig+0x4b8>)
 8004f7a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004f7e:	f003 0302 	and.w	r3, r3, #2
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d1ef      	bne.n	8004f66 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	69db      	ldr	r3, [r3, #28]
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	f000 80c9 	beq.w	8005122 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004f90:	4b0e      	ldr	r3, [pc, #56]	@ (8004fcc <HAL_RCC_OscConfig+0x4b8>)
 8004f92:	689b      	ldr	r3, [r3, #8]
 8004f94:	f003 030c 	and.w	r3, r3, #12
 8004f98:	2b0c      	cmp	r3, #12
 8004f9a:	f000 8083 	beq.w	80050a4 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	69db      	ldr	r3, [r3, #28]
 8004fa2:	2b02      	cmp	r3, #2
 8004fa4:	d15e      	bne.n	8005064 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004fa6:	4b09      	ldr	r3, [pc, #36]	@ (8004fcc <HAL_RCC_OscConfig+0x4b8>)
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	4a08      	ldr	r2, [pc, #32]	@ (8004fcc <HAL_RCC_OscConfig+0x4b8>)
 8004fac:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004fb0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fb2:	f7fe fec1 	bl	8003d38 <HAL_GetTick>
 8004fb6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004fb8:	e00c      	b.n	8004fd4 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004fba:	f7fe febd 	bl	8003d38 <HAL_GetTick>
 8004fbe:	4602      	mov	r2, r0
 8004fc0:	693b      	ldr	r3, [r7, #16]
 8004fc2:	1ad3      	subs	r3, r2, r3
 8004fc4:	2b02      	cmp	r3, #2
 8004fc6:	d905      	bls.n	8004fd4 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8004fc8:	2303      	movs	r3, #3
 8004fca:	e0ab      	b.n	8005124 <HAL_RCC_OscConfig+0x610>
 8004fcc:	40021000 	.word	0x40021000
 8004fd0:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004fd4:	4b55      	ldr	r3, [pc, #340]	@ (800512c <HAL_RCC_OscConfig+0x618>)
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d1ec      	bne.n	8004fba <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004fe0:	4b52      	ldr	r3, [pc, #328]	@ (800512c <HAL_RCC_OscConfig+0x618>)
 8004fe2:	68da      	ldr	r2, [r3, #12]
 8004fe4:	4b52      	ldr	r3, [pc, #328]	@ (8005130 <HAL_RCC_OscConfig+0x61c>)
 8004fe6:	4013      	ands	r3, r2
 8004fe8:	687a      	ldr	r2, [r7, #4]
 8004fea:	6a11      	ldr	r1, [r2, #32]
 8004fec:	687a      	ldr	r2, [r7, #4]
 8004fee:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004ff0:	3a01      	subs	r2, #1
 8004ff2:	0112      	lsls	r2, r2, #4
 8004ff4:	4311      	orrs	r1, r2
 8004ff6:	687a      	ldr	r2, [r7, #4]
 8004ff8:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8004ffa:	0212      	lsls	r2, r2, #8
 8004ffc:	4311      	orrs	r1, r2
 8004ffe:	687a      	ldr	r2, [r7, #4]
 8005000:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005002:	0852      	lsrs	r2, r2, #1
 8005004:	3a01      	subs	r2, #1
 8005006:	0552      	lsls	r2, r2, #21
 8005008:	4311      	orrs	r1, r2
 800500a:	687a      	ldr	r2, [r7, #4]
 800500c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800500e:	0852      	lsrs	r2, r2, #1
 8005010:	3a01      	subs	r2, #1
 8005012:	0652      	lsls	r2, r2, #25
 8005014:	4311      	orrs	r1, r2
 8005016:	687a      	ldr	r2, [r7, #4]
 8005018:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800501a:	06d2      	lsls	r2, r2, #27
 800501c:	430a      	orrs	r2, r1
 800501e:	4943      	ldr	r1, [pc, #268]	@ (800512c <HAL_RCC_OscConfig+0x618>)
 8005020:	4313      	orrs	r3, r2
 8005022:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005024:	4b41      	ldr	r3, [pc, #260]	@ (800512c <HAL_RCC_OscConfig+0x618>)
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	4a40      	ldr	r2, [pc, #256]	@ (800512c <HAL_RCC_OscConfig+0x618>)
 800502a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800502e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005030:	4b3e      	ldr	r3, [pc, #248]	@ (800512c <HAL_RCC_OscConfig+0x618>)
 8005032:	68db      	ldr	r3, [r3, #12]
 8005034:	4a3d      	ldr	r2, [pc, #244]	@ (800512c <HAL_RCC_OscConfig+0x618>)
 8005036:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800503a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800503c:	f7fe fe7c 	bl	8003d38 <HAL_GetTick>
 8005040:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005042:	e008      	b.n	8005056 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005044:	f7fe fe78 	bl	8003d38 <HAL_GetTick>
 8005048:	4602      	mov	r2, r0
 800504a:	693b      	ldr	r3, [r7, #16]
 800504c:	1ad3      	subs	r3, r2, r3
 800504e:	2b02      	cmp	r3, #2
 8005050:	d901      	bls.n	8005056 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8005052:	2303      	movs	r3, #3
 8005054:	e066      	b.n	8005124 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005056:	4b35      	ldr	r3, [pc, #212]	@ (800512c <HAL_RCC_OscConfig+0x618>)
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800505e:	2b00      	cmp	r3, #0
 8005060:	d0f0      	beq.n	8005044 <HAL_RCC_OscConfig+0x530>
 8005062:	e05e      	b.n	8005122 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005064:	4b31      	ldr	r3, [pc, #196]	@ (800512c <HAL_RCC_OscConfig+0x618>)
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	4a30      	ldr	r2, [pc, #192]	@ (800512c <HAL_RCC_OscConfig+0x618>)
 800506a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800506e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005070:	f7fe fe62 	bl	8003d38 <HAL_GetTick>
 8005074:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005076:	e008      	b.n	800508a <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005078:	f7fe fe5e 	bl	8003d38 <HAL_GetTick>
 800507c:	4602      	mov	r2, r0
 800507e:	693b      	ldr	r3, [r7, #16]
 8005080:	1ad3      	subs	r3, r2, r3
 8005082:	2b02      	cmp	r3, #2
 8005084:	d901      	bls.n	800508a <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8005086:	2303      	movs	r3, #3
 8005088:	e04c      	b.n	8005124 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800508a:	4b28      	ldr	r3, [pc, #160]	@ (800512c <HAL_RCC_OscConfig+0x618>)
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005092:	2b00      	cmp	r3, #0
 8005094:	d1f0      	bne.n	8005078 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8005096:	4b25      	ldr	r3, [pc, #148]	@ (800512c <HAL_RCC_OscConfig+0x618>)
 8005098:	68da      	ldr	r2, [r3, #12]
 800509a:	4924      	ldr	r1, [pc, #144]	@ (800512c <HAL_RCC_OscConfig+0x618>)
 800509c:	4b25      	ldr	r3, [pc, #148]	@ (8005134 <HAL_RCC_OscConfig+0x620>)
 800509e:	4013      	ands	r3, r2
 80050a0:	60cb      	str	r3, [r1, #12]
 80050a2:	e03e      	b.n	8005122 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	69db      	ldr	r3, [r3, #28]
 80050a8:	2b01      	cmp	r3, #1
 80050aa:	d101      	bne.n	80050b0 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80050ac:	2301      	movs	r3, #1
 80050ae:	e039      	b.n	8005124 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80050b0:	4b1e      	ldr	r3, [pc, #120]	@ (800512c <HAL_RCC_OscConfig+0x618>)
 80050b2:	68db      	ldr	r3, [r3, #12]
 80050b4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80050b6:	697b      	ldr	r3, [r7, #20]
 80050b8:	f003 0203 	and.w	r2, r3, #3
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	6a1b      	ldr	r3, [r3, #32]
 80050c0:	429a      	cmp	r2, r3
 80050c2:	d12c      	bne.n	800511e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80050c4:	697b      	ldr	r3, [r7, #20]
 80050c6:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050ce:	3b01      	subs	r3, #1
 80050d0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80050d2:	429a      	cmp	r2, r3
 80050d4:	d123      	bne.n	800511e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80050d6:	697b      	ldr	r3, [r7, #20]
 80050d8:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050e0:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80050e2:	429a      	cmp	r2, r3
 80050e4:	d11b      	bne.n	800511e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80050e6:	697b      	ldr	r3, [r7, #20]
 80050e8:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050f0:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80050f2:	429a      	cmp	r2, r3
 80050f4:	d113      	bne.n	800511e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80050f6:	697b      	ldr	r3, [r7, #20]
 80050f8:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005100:	085b      	lsrs	r3, r3, #1
 8005102:	3b01      	subs	r3, #1
 8005104:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005106:	429a      	cmp	r2, r3
 8005108:	d109      	bne.n	800511e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800510a:	697b      	ldr	r3, [r7, #20]
 800510c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005114:	085b      	lsrs	r3, r3, #1
 8005116:	3b01      	subs	r3, #1
 8005118:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800511a:	429a      	cmp	r2, r3
 800511c:	d001      	beq.n	8005122 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800511e:	2301      	movs	r3, #1
 8005120:	e000      	b.n	8005124 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8005122:	2300      	movs	r3, #0
}
 8005124:	4618      	mov	r0, r3
 8005126:	3720      	adds	r7, #32
 8005128:	46bd      	mov	sp, r7
 800512a:	bd80      	pop	{r7, pc}
 800512c:	40021000 	.word	0x40021000
 8005130:	019f800c 	.word	0x019f800c
 8005134:	feeefffc 	.word	0xfeeefffc

08005138 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005138:	b580      	push	{r7, lr}
 800513a:	b086      	sub	sp, #24
 800513c:	af00      	add	r7, sp, #0
 800513e:	6078      	str	r0, [r7, #4]
 8005140:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005142:	2300      	movs	r3, #0
 8005144:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	2b00      	cmp	r3, #0
 800514a:	d101      	bne.n	8005150 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800514c:	2301      	movs	r3, #1
 800514e:	e11e      	b.n	800538e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005150:	4b91      	ldr	r3, [pc, #580]	@ (8005398 <HAL_RCC_ClockConfig+0x260>)
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	f003 030f 	and.w	r3, r3, #15
 8005158:	683a      	ldr	r2, [r7, #0]
 800515a:	429a      	cmp	r2, r3
 800515c:	d910      	bls.n	8005180 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800515e:	4b8e      	ldr	r3, [pc, #568]	@ (8005398 <HAL_RCC_ClockConfig+0x260>)
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f023 020f 	bic.w	r2, r3, #15
 8005166:	498c      	ldr	r1, [pc, #560]	@ (8005398 <HAL_RCC_ClockConfig+0x260>)
 8005168:	683b      	ldr	r3, [r7, #0]
 800516a:	4313      	orrs	r3, r2
 800516c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800516e:	4b8a      	ldr	r3, [pc, #552]	@ (8005398 <HAL_RCC_ClockConfig+0x260>)
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f003 030f 	and.w	r3, r3, #15
 8005176:	683a      	ldr	r2, [r7, #0]
 8005178:	429a      	cmp	r2, r3
 800517a:	d001      	beq.n	8005180 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800517c:	2301      	movs	r3, #1
 800517e:	e106      	b.n	800538e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f003 0301 	and.w	r3, r3, #1
 8005188:	2b00      	cmp	r3, #0
 800518a:	d073      	beq.n	8005274 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	685b      	ldr	r3, [r3, #4]
 8005190:	2b03      	cmp	r3, #3
 8005192:	d129      	bne.n	80051e8 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005194:	4b81      	ldr	r3, [pc, #516]	@ (800539c <HAL_RCC_ClockConfig+0x264>)
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800519c:	2b00      	cmp	r3, #0
 800519e:	d101      	bne.n	80051a4 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80051a0:	2301      	movs	r3, #1
 80051a2:	e0f4      	b.n	800538e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80051a4:	f000 f99e 	bl	80054e4 <RCC_GetSysClockFreqFromPLLSource>
 80051a8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80051aa:	693b      	ldr	r3, [r7, #16]
 80051ac:	4a7c      	ldr	r2, [pc, #496]	@ (80053a0 <HAL_RCC_ClockConfig+0x268>)
 80051ae:	4293      	cmp	r3, r2
 80051b0:	d93f      	bls.n	8005232 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80051b2:	4b7a      	ldr	r3, [pc, #488]	@ (800539c <HAL_RCC_ClockConfig+0x264>)
 80051b4:	689b      	ldr	r3, [r3, #8]
 80051b6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d009      	beq.n	80051d2 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d033      	beq.n	8005232 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d12f      	bne.n	8005232 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80051d2:	4b72      	ldr	r3, [pc, #456]	@ (800539c <HAL_RCC_ClockConfig+0x264>)
 80051d4:	689b      	ldr	r3, [r3, #8]
 80051d6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80051da:	4a70      	ldr	r2, [pc, #448]	@ (800539c <HAL_RCC_ClockConfig+0x264>)
 80051dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80051e0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80051e2:	2380      	movs	r3, #128	@ 0x80
 80051e4:	617b      	str	r3, [r7, #20]
 80051e6:	e024      	b.n	8005232 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	685b      	ldr	r3, [r3, #4]
 80051ec:	2b02      	cmp	r3, #2
 80051ee:	d107      	bne.n	8005200 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80051f0:	4b6a      	ldr	r3, [pc, #424]	@ (800539c <HAL_RCC_ClockConfig+0x264>)
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d109      	bne.n	8005210 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80051fc:	2301      	movs	r3, #1
 80051fe:	e0c6      	b.n	800538e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005200:	4b66      	ldr	r3, [pc, #408]	@ (800539c <HAL_RCC_ClockConfig+0x264>)
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005208:	2b00      	cmp	r3, #0
 800520a:	d101      	bne.n	8005210 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800520c:	2301      	movs	r3, #1
 800520e:	e0be      	b.n	800538e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8005210:	f000 f8ce 	bl	80053b0 <HAL_RCC_GetSysClockFreq>
 8005214:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8005216:	693b      	ldr	r3, [r7, #16]
 8005218:	4a61      	ldr	r2, [pc, #388]	@ (80053a0 <HAL_RCC_ClockConfig+0x268>)
 800521a:	4293      	cmp	r3, r2
 800521c:	d909      	bls.n	8005232 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800521e:	4b5f      	ldr	r3, [pc, #380]	@ (800539c <HAL_RCC_ClockConfig+0x264>)
 8005220:	689b      	ldr	r3, [r3, #8]
 8005222:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005226:	4a5d      	ldr	r2, [pc, #372]	@ (800539c <HAL_RCC_ClockConfig+0x264>)
 8005228:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800522c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800522e:	2380      	movs	r3, #128	@ 0x80
 8005230:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005232:	4b5a      	ldr	r3, [pc, #360]	@ (800539c <HAL_RCC_ClockConfig+0x264>)
 8005234:	689b      	ldr	r3, [r3, #8]
 8005236:	f023 0203 	bic.w	r2, r3, #3
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	685b      	ldr	r3, [r3, #4]
 800523e:	4957      	ldr	r1, [pc, #348]	@ (800539c <HAL_RCC_ClockConfig+0x264>)
 8005240:	4313      	orrs	r3, r2
 8005242:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005244:	f7fe fd78 	bl	8003d38 <HAL_GetTick>
 8005248:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800524a:	e00a      	b.n	8005262 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800524c:	f7fe fd74 	bl	8003d38 <HAL_GetTick>
 8005250:	4602      	mov	r2, r0
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	1ad3      	subs	r3, r2, r3
 8005256:	f241 3288 	movw	r2, #5000	@ 0x1388
 800525a:	4293      	cmp	r3, r2
 800525c:	d901      	bls.n	8005262 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800525e:	2303      	movs	r3, #3
 8005260:	e095      	b.n	800538e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005262:	4b4e      	ldr	r3, [pc, #312]	@ (800539c <HAL_RCC_ClockConfig+0x264>)
 8005264:	689b      	ldr	r3, [r3, #8]
 8005266:	f003 020c 	and.w	r2, r3, #12
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	685b      	ldr	r3, [r3, #4]
 800526e:	009b      	lsls	r3, r3, #2
 8005270:	429a      	cmp	r2, r3
 8005272:	d1eb      	bne.n	800524c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	f003 0302 	and.w	r3, r3, #2
 800527c:	2b00      	cmp	r3, #0
 800527e:	d023      	beq.n	80052c8 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	f003 0304 	and.w	r3, r3, #4
 8005288:	2b00      	cmp	r3, #0
 800528a:	d005      	beq.n	8005298 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800528c:	4b43      	ldr	r3, [pc, #268]	@ (800539c <HAL_RCC_ClockConfig+0x264>)
 800528e:	689b      	ldr	r3, [r3, #8]
 8005290:	4a42      	ldr	r2, [pc, #264]	@ (800539c <HAL_RCC_ClockConfig+0x264>)
 8005292:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005296:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f003 0308 	and.w	r3, r3, #8
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d007      	beq.n	80052b4 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80052a4:	4b3d      	ldr	r3, [pc, #244]	@ (800539c <HAL_RCC_ClockConfig+0x264>)
 80052a6:	689b      	ldr	r3, [r3, #8]
 80052a8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80052ac:	4a3b      	ldr	r2, [pc, #236]	@ (800539c <HAL_RCC_ClockConfig+0x264>)
 80052ae:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80052b2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80052b4:	4b39      	ldr	r3, [pc, #228]	@ (800539c <HAL_RCC_ClockConfig+0x264>)
 80052b6:	689b      	ldr	r3, [r3, #8]
 80052b8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	689b      	ldr	r3, [r3, #8]
 80052c0:	4936      	ldr	r1, [pc, #216]	@ (800539c <HAL_RCC_ClockConfig+0x264>)
 80052c2:	4313      	orrs	r3, r2
 80052c4:	608b      	str	r3, [r1, #8]
 80052c6:	e008      	b.n	80052da <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80052c8:	697b      	ldr	r3, [r7, #20]
 80052ca:	2b80      	cmp	r3, #128	@ 0x80
 80052cc:	d105      	bne.n	80052da <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80052ce:	4b33      	ldr	r3, [pc, #204]	@ (800539c <HAL_RCC_ClockConfig+0x264>)
 80052d0:	689b      	ldr	r3, [r3, #8]
 80052d2:	4a32      	ldr	r2, [pc, #200]	@ (800539c <HAL_RCC_ClockConfig+0x264>)
 80052d4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80052d8:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80052da:	4b2f      	ldr	r3, [pc, #188]	@ (8005398 <HAL_RCC_ClockConfig+0x260>)
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f003 030f 	and.w	r3, r3, #15
 80052e2:	683a      	ldr	r2, [r7, #0]
 80052e4:	429a      	cmp	r2, r3
 80052e6:	d21d      	bcs.n	8005324 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80052e8:	4b2b      	ldr	r3, [pc, #172]	@ (8005398 <HAL_RCC_ClockConfig+0x260>)
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	f023 020f 	bic.w	r2, r3, #15
 80052f0:	4929      	ldr	r1, [pc, #164]	@ (8005398 <HAL_RCC_ClockConfig+0x260>)
 80052f2:	683b      	ldr	r3, [r7, #0]
 80052f4:	4313      	orrs	r3, r2
 80052f6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80052f8:	f7fe fd1e 	bl	8003d38 <HAL_GetTick>
 80052fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80052fe:	e00a      	b.n	8005316 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005300:	f7fe fd1a 	bl	8003d38 <HAL_GetTick>
 8005304:	4602      	mov	r2, r0
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	1ad3      	subs	r3, r2, r3
 800530a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800530e:	4293      	cmp	r3, r2
 8005310:	d901      	bls.n	8005316 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8005312:	2303      	movs	r3, #3
 8005314:	e03b      	b.n	800538e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005316:	4b20      	ldr	r3, [pc, #128]	@ (8005398 <HAL_RCC_ClockConfig+0x260>)
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	f003 030f 	and.w	r3, r3, #15
 800531e:	683a      	ldr	r2, [r7, #0]
 8005320:	429a      	cmp	r2, r3
 8005322:	d1ed      	bne.n	8005300 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	f003 0304 	and.w	r3, r3, #4
 800532c:	2b00      	cmp	r3, #0
 800532e:	d008      	beq.n	8005342 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005330:	4b1a      	ldr	r3, [pc, #104]	@ (800539c <HAL_RCC_ClockConfig+0x264>)
 8005332:	689b      	ldr	r3, [r3, #8]
 8005334:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	68db      	ldr	r3, [r3, #12]
 800533c:	4917      	ldr	r1, [pc, #92]	@ (800539c <HAL_RCC_ClockConfig+0x264>)
 800533e:	4313      	orrs	r3, r2
 8005340:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f003 0308 	and.w	r3, r3, #8
 800534a:	2b00      	cmp	r3, #0
 800534c:	d009      	beq.n	8005362 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800534e:	4b13      	ldr	r3, [pc, #76]	@ (800539c <HAL_RCC_ClockConfig+0x264>)
 8005350:	689b      	ldr	r3, [r3, #8]
 8005352:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	691b      	ldr	r3, [r3, #16]
 800535a:	00db      	lsls	r3, r3, #3
 800535c:	490f      	ldr	r1, [pc, #60]	@ (800539c <HAL_RCC_ClockConfig+0x264>)
 800535e:	4313      	orrs	r3, r2
 8005360:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005362:	f000 f825 	bl	80053b0 <HAL_RCC_GetSysClockFreq>
 8005366:	4602      	mov	r2, r0
 8005368:	4b0c      	ldr	r3, [pc, #48]	@ (800539c <HAL_RCC_ClockConfig+0x264>)
 800536a:	689b      	ldr	r3, [r3, #8]
 800536c:	091b      	lsrs	r3, r3, #4
 800536e:	f003 030f 	and.w	r3, r3, #15
 8005372:	490c      	ldr	r1, [pc, #48]	@ (80053a4 <HAL_RCC_ClockConfig+0x26c>)
 8005374:	5ccb      	ldrb	r3, [r1, r3]
 8005376:	f003 031f 	and.w	r3, r3, #31
 800537a:	fa22 f303 	lsr.w	r3, r2, r3
 800537e:	4a0a      	ldr	r2, [pc, #40]	@ (80053a8 <HAL_RCC_ClockConfig+0x270>)
 8005380:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8005382:	4b0a      	ldr	r3, [pc, #40]	@ (80053ac <HAL_RCC_ClockConfig+0x274>)
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	4618      	mov	r0, r3
 8005388:	f7fe fc8a 	bl	8003ca0 <HAL_InitTick>
 800538c:	4603      	mov	r3, r0
}
 800538e:	4618      	mov	r0, r3
 8005390:	3718      	adds	r7, #24
 8005392:	46bd      	mov	sp, r7
 8005394:	bd80      	pop	{r7, pc}
 8005396:	bf00      	nop
 8005398:	40022000 	.word	0x40022000
 800539c:	40021000 	.word	0x40021000
 80053a0:	04c4b400 	.word	0x04c4b400
 80053a4:	0800a4b4 	.word	0x0800a4b4
 80053a8:	2000020c 	.word	0x2000020c
 80053ac:	20000210 	.word	0x20000210

080053b0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80053b0:	b480      	push	{r7}
 80053b2:	b087      	sub	sp, #28
 80053b4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80053b6:	4b2c      	ldr	r3, [pc, #176]	@ (8005468 <HAL_RCC_GetSysClockFreq+0xb8>)
 80053b8:	689b      	ldr	r3, [r3, #8]
 80053ba:	f003 030c 	and.w	r3, r3, #12
 80053be:	2b04      	cmp	r3, #4
 80053c0:	d102      	bne.n	80053c8 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80053c2:	4b2a      	ldr	r3, [pc, #168]	@ (800546c <HAL_RCC_GetSysClockFreq+0xbc>)
 80053c4:	613b      	str	r3, [r7, #16]
 80053c6:	e047      	b.n	8005458 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80053c8:	4b27      	ldr	r3, [pc, #156]	@ (8005468 <HAL_RCC_GetSysClockFreq+0xb8>)
 80053ca:	689b      	ldr	r3, [r3, #8]
 80053cc:	f003 030c 	and.w	r3, r3, #12
 80053d0:	2b08      	cmp	r3, #8
 80053d2:	d102      	bne.n	80053da <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80053d4:	4b26      	ldr	r3, [pc, #152]	@ (8005470 <HAL_RCC_GetSysClockFreq+0xc0>)
 80053d6:	613b      	str	r3, [r7, #16]
 80053d8:	e03e      	b.n	8005458 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80053da:	4b23      	ldr	r3, [pc, #140]	@ (8005468 <HAL_RCC_GetSysClockFreq+0xb8>)
 80053dc:	689b      	ldr	r3, [r3, #8]
 80053de:	f003 030c 	and.w	r3, r3, #12
 80053e2:	2b0c      	cmp	r3, #12
 80053e4:	d136      	bne.n	8005454 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80053e6:	4b20      	ldr	r3, [pc, #128]	@ (8005468 <HAL_RCC_GetSysClockFreq+0xb8>)
 80053e8:	68db      	ldr	r3, [r3, #12]
 80053ea:	f003 0303 	and.w	r3, r3, #3
 80053ee:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80053f0:	4b1d      	ldr	r3, [pc, #116]	@ (8005468 <HAL_RCC_GetSysClockFreq+0xb8>)
 80053f2:	68db      	ldr	r3, [r3, #12]
 80053f4:	091b      	lsrs	r3, r3, #4
 80053f6:	f003 030f 	and.w	r3, r3, #15
 80053fa:	3301      	adds	r3, #1
 80053fc:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	2b03      	cmp	r3, #3
 8005402:	d10c      	bne.n	800541e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005404:	4a1a      	ldr	r2, [pc, #104]	@ (8005470 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005406:	68bb      	ldr	r3, [r7, #8]
 8005408:	fbb2 f3f3 	udiv	r3, r2, r3
 800540c:	4a16      	ldr	r2, [pc, #88]	@ (8005468 <HAL_RCC_GetSysClockFreq+0xb8>)
 800540e:	68d2      	ldr	r2, [r2, #12]
 8005410:	0a12      	lsrs	r2, r2, #8
 8005412:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005416:	fb02 f303 	mul.w	r3, r2, r3
 800541a:	617b      	str	r3, [r7, #20]
      break;
 800541c:	e00c      	b.n	8005438 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800541e:	4a13      	ldr	r2, [pc, #76]	@ (800546c <HAL_RCC_GetSysClockFreq+0xbc>)
 8005420:	68bb      	ldr	r3, [r7, #8]
 8005422:	fbb2 f3f3 	udiv	r3, r2, r3
 8005426:	4a10      	ldr	r2, [pc, #64]	@ (8005468 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005428:	68d2      	ldr	r2, [r2, #12]
 800542a:	0a12      	lsrs	r2, r2, #8
 800542c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005430:	fb02 f303 	mul.w	r3, r2, r3
 8005434:	617b      	str	r3, [r7, #20]
      break;
 8005436:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005438:	4b0b      	ldr	r3, [pc, #44]	@ (8005468 <HAL_RCC_GetSysClockFreq+0xb8>)
 800543a:	68db      	ldr	r3, [r3, #12]
 800543c:	0e5b      	lsrs	r3, r3, #25
 800543e:	f003 0303 	and.w	r3, r3, #3
 8005442:	3301      	adds	r3, #1
 8005444:	005b      	lsls	r3, r3, #1
 8005446:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8005448:	697a      	ldr	r2, [r7, #20]
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005450:	613b      	str	r3, [r7, #16]
 8005452:	e001      	b.n	8005458 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8005454:	2300      	movs	r3, #0
 8005456:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8005458:	693b      	ldr	r3, [r7, #16]
}
 800545a:	4618      	mov	r0, r3
 800545c:	371c      	adds	r7, #28
 800545e:	46bd      	mov	sp, r7
 8005460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005464:	4770      	bx	lr
 8005466:	bf00      	nop
 8005468:	40021000 	.word	0x40021000
 800546c:	00f42400 	.word	0x00f42400
 8005470:	016e3600 	.word	0x016e3600

08005474 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005474:	b480      	push	{r7}
 8005476:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005478:	4b03      	ldr	r3, [pc, #12]	@ (8005488 <HAL_RCC_GetHCLKFreq+0x14>)
 800547a:	681b      	ldr	r3, [r3, #0]
}
 800547c:	4618      	mov	r0, r3
 800547e:	46bd      	mov	sp, r7
 8005480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005484:	4770      	bx	lr
 8005486:	bf00      	nop
 8005488:	2000020c 	.word	0x2000020c

0800548c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800548c:	b580      	push	{r7, lr}
 800548e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005490:	f7ff fff0 	bl	8005474 <HAL_RCC_GetHCLKFreq>
 8005494:	4602      	mov	r2, r0
 8005496:	4b06      	ldr	r3, [pc, #24]	@ (80054b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005498:	689b      	ldr	r3, [r3, #8]
 800549a:	0a1b      	lsrs	r3, r3, #8
 800549c:	f003 0307 	and.w	r3, r3, #7
 80054a0:	4904      	ldr	r1, [pc, #16]	@ (80054b4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80054a2:	5ccb      	ldrb	r3, [r1, r3]
 80054a4:	f003 031f 	and.w	r3, r3, #31
 80054a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80054ac:	4618      	mov	r0, r3
 80054ae:	bd80      	pop	{r7, pc}
 80054b0:	40021000 	.word	0x40021000
 80054b4:	0800a4c4 	.word	0x0800a4c4

080054b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80054b8:	b580      	push	{r7, lr}
 80054ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80054bc:	f7ff ffda 	bl	8005474 <HAL_RCC_GetHCLKFreq>
 80054c0:	4602      	mov	r2, r0
 80054c2:	4b06      	ldr	r3, [pc, #24]	@ (80054dc <HAL_RCC_GetPCLK2Freq+0x24>)
 80054c4:	689b      	ldr	r3, [r3, #8]
 80054c6:	0adb      	lsrs	r3, r3, #11
 80054c8:	f003 0307 	and.w	r3, r3, #7
 80054cc:	4904      	ldr	r1, [pc, #16]	@ (80054e0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80054ce:	5ccb      	ldrb	r3, [r1, r3]
 80054d0:	f003 031f 	and.w	r3, r3, #31
 80054d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80054d8:	4618      	mov	r0, r3
 80054da:	bd80      	pop	{r7, pc}
 80054dc:	40021000 	.word	0x40021000
 80054e0:	0800a4c4 	.word	0x0800a4c4

080054e4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80054e4:	b480      	push	{r7}
 80054e6:	b087      	sub	sp, #28
 80054e8:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80054ea:	4b1e      	ldr	r3, [pc, #120]	@ (8005564 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80054ec:	68db      	ldr	r3, [r3, #12]
 80054ee:	f003 0303 	and.w	r3, r3, #3
 80054f2:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80054f4:	4b1b      	ldr	r3, [pc, #108]	@ (8005564 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80054f6:	68db      	ldr	r3, [r3, #12]
 80054f8:	091b      	lsrs	r3, r3, #4
 80054fa:	f003 030f 	and.w	r3, r3, #15
 80054fe:	3301      	adds	r3, #1
 8005500:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8005502:	693b      	ldr	r3, [r7, #16]
 8005504:	2b03      	cmp	r3, #3
 8005506:	d10c      	bne.n	8005522 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005508:	4a17      	ldr	r2, [pc, #92]	@ (8005568 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005510:	4a14      	ldr	r2, [pc, #80]	@ (8005564 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005512:	68d2      	ldr	r2, [r2, #12]
 8005514:	0a12      	lsrs	r2, r2, #8
 8005516:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800551a:	fb02 f303 	mul.w	r3, r2, r3
 800551e:	617b      	str	r3, [r7, #20]
    break;
 8005520:	e00c      	b.n	800553c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005522:	4a12      	ldr	r2, [pc, #72]	@ (800556c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	fbb2 f3f3 	udiv	r3, r2, r3
 800552a:	4a0e      	ldr	r2, [pc, #56]	@ (8005564 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800552c:	68d2      	ldr	r2, [r2, #12]
 800552e:	0a12      	lsrs	r2, r2, #8
 8005530:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005534:	fb02 f303 	mul.w	r3, r2, r3
 8005538:	617b      	str	r3, [r7, #20]
    break;
 800553a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800553c:	4b09      	ldr	r3, [pc, #36]	@ (8005564 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800553e:	68db      	ldr	r3, [r3, #12]
 8005540:	0e5b      	lsrs	r3, r3, #25
 8005542:	f003 0303 	and.w	r3, r3, #3
 8005546:	3301      	adds	r3, #1
 8005548:	005b      	lsls	r3, r3, #1
 800554a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800554c:	697a      	ldr	r2, [r7, #20]
 800554e:	68bb      	ldr	r3, [r7, #8]
 8005550:	fbb2 f3f3 	udiv	r3, r2, r3
 8005554:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8005556:	687b      	ldr	r3, [r7, #4]
}
 8005558:	4618      	mov	r0, r3
 800555a:	371c      	adds	r7, #28
 800555c:	46bd      	mov	sp, r7
 800555e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005562:	4770      	bx	lr
 8005564:	40021000 	.word	0x40021000
 8005568:	016e3600 	.word	0x016e3600
 800556c:	00f42400 	.word	0x00f42400

08005570 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005570:	b580      	push	{r7, lr}
 8005572:	b086      	sub	sp, #24
 8005574:	af00      	add	r7, sp, #0
 8005576:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005578:	2300      	movs	r3, #0
 800557a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800557c:	2300      	movs	r3, #0
 800557e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005588:	2b00      	cmp	r3, #0
 800558a:	f000 8098 	beq.w	80056be <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800558e:	2300      	movs	r3, #0
 8005590:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005592:	4b43      	ldr	r3, [pc, #268]	@ (80056a0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005594:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005596:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800559a:	2b00      	cmp	r3, #0
 800559c:	d10d      	bne.n	80055ba <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800559e:	4b40      	ldr	r3, [pc, #256]	@ (80056a0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80055a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055a2:	4a3f      	ldr	r2, [pc, #252]	@ (80056a0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80055a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80055a8:	6593      	str	r3, [r2, #88]	@ 0x58
 80055aa:	4b3d      	ldr	r3, [pc, #244]	@ (80056a0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80055ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80055b2:	60bb      	str	r3, [r7, #8]
 80055b4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80055b6:	2301      	movs	r3, #1
 80055b8:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80055ba:	4b3a      	ldr	r3, [pc, #232]	@ (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	4a39      	ldr	r2, [pc, #228]	@ (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80055c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80055c4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80055c6:	f7fe fbb7 	bl	8003d38 <HAL_GetTick>
 80055ca:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80055cc:	e009      	b.n	80055e2 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80055ce:	f7fe fbb3 	bl	8003d38 <HAL_GetTick>
 80055d2:	4602      	mov	r2, r0
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	1ad3      	subs	r3, r2, r3
 80055d8:	2b02      	cmp	r3, #2
 80055da:	d902      	bls.n	80055e2 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80055dc:	2303      	movs	r3, #3
 80055de:	74fb      	strb	r3, [r7, #19]
        break;
 80055e0:	e005      	b.n	80055ee <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80055e2:	4b30      	ldr	r3, [pc, #192]	@ (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d0ef      	beq.n	80055ce <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80055ee:	7cfb      	ldrb	r3, [r7, #19]
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d159      	bne.n	80056a8 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80055f4:	4b2a      	ldr	r3, [pc, #168]	@ (80056a0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80055f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80055fa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80055fe:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005600:	697b      	ldr	r3, [r7, #20]
 8005602:	2b00      	cmp	r3, #0
 8005604:	d01e      	beq.n	8005644 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800560a:	697a      	ldr	r2, [r7, #20]
 800560c:	429a      	cmp	r2, r3
 800560e:	d019      	beq.n	8005644 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005610:	4b23      	ldr	r3, [pc, #140]	@ (80056a0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005612:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005616:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800561a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800561c:	4b20      	ldr	r3, [pc, #128]	@ (80056a0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800561e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005622:	4a1f      	ldr	r2, [pc, #124]	@ (80056a0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005624:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005628:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800562c:	4b1c      	ldr	r3, [pc, #112]	@ (80056a0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800562e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005632:	4a1b      	ldr	r2, [pc, #108]	@ (80056a0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005634:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005638:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800563c:	4a18      	ldr	r2, [pc, #96]	@ (80056a0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800563e:	697b      	ldr	r3, [r7, #20]
 8005640:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005644:	697b      	ldr	r3, [r7, #20]
 8005646:	f003 0301 	and.w	r3, r3, #1
 800564a:	2b00      	cmp	r3, #0
 800564c:	d016      	beq.n	800567c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800564e:	f7fe fb73 	bl	8003d38 <HAL_GetTick>
 8005652:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005654:	e00b      	b.n	800566e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005656:	f7fe fb6f 	bl	8003d38 <HAL_GetTick>
 800565a:	4602      	mov	r2, r0
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	1ad3      	subs	r3, r2, r3
 8005660:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005664:	4293      	cmp	r3, r2
 8005666:	d902      	bls.n	800566e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8005668:	2303      	movs	r3, #3
 800566a:	74fb      	strb	r3, [r7, #19]
            break;
 800566c:	e006      	b.n	800567c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800566e:	4b0c      	ldr	r3, [pc, #48]	@ (80056a0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005670:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005674:	f003 0302 	and.w	r3, r3, #2
 8005678:	2b00      	cmp	r3, #0
 800567a:	d0ec      	beq.n	8005656 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800567c:	7cfb      	ldrb	r3, [r7, #19]
 800567e:	2b00      	cmp	r3, #0
 8005680:	d10b      	bne.n	800569a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005682:	4b07      	ldr	r3, [pc, #28]	@ (80056a0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005684:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005688:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005690:	4903      	ldr	r1, [pc, #12]	@ (80056a0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005692:	4313      	orrs	r3, r2
 8005694:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005698:	e008      	b.n	80056ac <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800569a:	7cfb      	ldrb	r3, [r7, #19]
 800569c:	74bb      	strb	r3, [r7, #18]
 800569e:	e005      	b.n	80056ac <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80056a0:	40021000 	.word	0x40021000
 80056a4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056a8:	7cfb      	ldrb	r3, [r7, #19]
 80056aa:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80056ac:	7c7b      	ldrb	r3, [r7, #17]
 80056ae:	2b01      	cmp	r3, #1
 80056b0:	d105      	bne.n	80056be <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80056b2:	4ba7      	ldr	r3, [pc, #668]	@ (8005950 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80056b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80056b6:	4aa6      	ldr	r2, [pc, #664]	@ (8005950 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80056b8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80056bc:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	f003 0301 	and.w	r3, r3, #1
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d00a      	beq.n	80056e0 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80056ca:	4ba1      	ldr	r3, [pc, #644]	@ (8005950 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80056cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056d0:	f023 0203 	bic.w	r2, r3, #3
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	685b      	ldr	r3, [r3, #4]
 80056d8:	499d      	ldr	r1, [pc, #628]	@ (8005950 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80056da:	4313      	orrs	r3, r2
 80056dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	f003 0302 	and.w	r3, r3, #2
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d00a      	beq.n	8005702 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80056ec:	4b98      	ldr	r3, [pc, #608]	@ (8005950 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80056ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056f2:	f023 020c 	bic.w	r2, r3, #12
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	689b      	ldr	r3, [r3, #8]
 80056fa:	4995      	ldr	r1, [pc, #596]	@ (8005950 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80056fc:	4313      	orrs	r3, r2
 80056fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	f003 0304 	and.w	r3, r3, #4
 800570a:	2b00      	cmp	r3, #0
 800570c:	d00a      	beq.n	8005724 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800570e:	4b90      	ldr	r3, [pc, #576]	@ (8005950 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005710:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005714:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	68db      	ldr	r3, [r3, #12]
 800571c:	498c      	ldr	r1, [pc, #560]	@ (8005950 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800571e:	4313      	orrs	r3, r2
 8005720:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	f003 0308 	and.w	r3, r3, #8
 800572c:	2b00      	cmp	r3, #0
 800572e:	d00a      	beq.n	8005746 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005730:	4b87      	ldr	r3, [pc, #540]	@ (8005950 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005732:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005736:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	691b      	ldr	r3, [r3, #16]
 800573e:	4984      	ldr	r1, [pc, #528]	@ (8005950 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005740:	4313      	orrs	r3, r2
 8005742:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	f003 0310 	and.w	r3, r3, #16
 800574e:	2b00      	cmp	r3, #0
 8005750:	d00a      	beq.n	8005768 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005752:	4b7f      	ldr	r3, [pc, #508]	@ (8005950 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005754:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005758:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	695b      	ldr	r3, [r3, #20]
 8005760:	497b      	ldr	r1, [pc, #492]	@ (8005950 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005762:	4313      	orrs	r3, r2
 8005764:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	f003 0320 	and.w	r3, r3, #32
 8005770:	2b00      	cmp	r3, #0
 8005772:	d00a      	beq.n	800578a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005774:	4b76      	ldr	r3, [pc, #472]	@ (8005950 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005776:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800577a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	699b      	ldr	r3, [r3, #24]
 8005782:	4973      	ldr	r1, [pc, #460]	@ (8005950 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005784:	4313      	orrs	r3, r2
 8005786:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005792:	2b00      	cmp	r3, #0
 8005794:	d00a      	beq.n	80057ac <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005796:	4b6e      	ldr	r3, [pc, #440]	@ (8005950 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005798:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800579c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	69db      	ldr	r3, [r3, #28]
 80057a4:	496a      	ldr	r1, [pc, #424]	@ (8005950 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80057a6:	4313      	orrs	r3, r2
 80057a8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d00a      	beq.n	80057ce <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80057b8:	4b65      	ldr	r3, [pc, #404]	@ (8005950 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80057ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057be:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	6a1b      	ldr	r3, [r3, #32]
 80057c6:	4962      	ldr	r1, [pc, #392]	@ (8005950 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80057c8:	4313      	orrs	r3, r2
 80057ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d00a      	beq.n	80057f0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80057da:	4b5d      	ldr	r3, [pc, #372]	@ (8005950 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80057dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057e0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057e8:	4959      	ldr	r1, [pc, #356]	@ (8005950 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80057ea:	4313      	orrs	r3, r2
 80057ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d00a      	beq.n	8005812 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80057fc:	4b54      	ldr	r3, [pc, #336]	@ (8005950 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80057fe:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005802:	f023 0203 	bic.w	r2, r3, #3
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800580a:	4951      	ldr	r1, [pc, #324]	@ (8005950 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800580c:	4313      	orrs	r3, r2
 800580e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800581a:	2b00      	cmp	r3, #0
 800581c:	d00a      	beq.n	8005834 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800581e:	4b4c      	ldr	r3, [pc, #304]	@ (8005950 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005820:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005824:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800582c:	4948      	ldr	r1, [pc, #288]	@ (8005950 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800582e:	4313      	orrs	r3, r2
 8005830:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800583c:	2b00      	cmp	r3, #0
 800583e:	d015      	beq.n	800586c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005840:	4b43      	ldr	r3, [pc, #268]	@ (8005950 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005842:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005846:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800584e:	4940      	ldr	r1, [pc, #256]	@ (8005950 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005850:	4313      	orrs	r3, r2
 8005852:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800585a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800585e:	d105      	bne.n	800586c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005860:	4b3b      	ldr	r3, [pc, #236]	@ (8005950 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005862:	68db      	ldr	r3, [r3, #12]
 8005864:	4a3a      	ldr	r2, [pc, #232]	@ (8005950 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005866:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800586a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005874:	2b00      	cmp	r3, #0
 8005876:	d015      	beq.n	80058a4 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005878:	4b35      	ldr	r3, [pc, #212]	@ (8005950 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800587a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800587e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005886:	4932      	ldr	r1, [pc, #200]	@ (8005950 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005888:	4313      	orrs	r3, r2
 800588a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005892:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005896:	d105      	bne.n	80058a4 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005898:	4b2d      	ldr	r3, [pc, #180]	@ (8005950 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800589a:	68db      	ldr	r3, [r3, #12]
 800589c:	4a2c      	ldr	r2, [pc, #176]	@ (8005950 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800589e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80058a2:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d015      	beq.n	80058dc <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80058b0:	4b27      	ldr	r3, [pc, #156]	@ (8005950 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80058b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058b6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058be:	4924      	ldr	r1, [pc, #144]	@ (8005950 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80058c0:	4313      	orrs	r3, r2
 80058c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058ca:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80058ce:	d105      	bne.n	80058dc <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80058d0:	4b1f      	ldr	r3, [pc, #124]	@ (8005950 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80058d2:	68db      	ldr	r3, [r3, #12]
 80058d4:	4a1e      	ldr	r2, [pc, #120]	@ (8005950 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80058d6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80058da:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d015      	beq.n	8005914 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80058e8:	4b19      	ldr	r3, [pc, #100]	@ (8005950 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80058ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058ee:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058f6:	4916      	ldr	r1, [pc, #88]	@ (8005950 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80058f8:	4313      	orrs	r3, r2
 80058fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005902:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005906:	d105      	bne.n	8005914 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005908:	4b11      	ldr	r3, [pc, #68]	@ (8005950 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800590a:	68db      	ldr	r3, [r3, #12]
 800590c:	4a10      	ldr	r2, [pc, #64]	@ (8005950 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800590e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005912:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800591c:	2b00      	cmp	r3, #0
 800591e:	d019      	beq.n	8005954 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005920:	4b0b      	ldr	r3, [pc, #44]	@ (8005950 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005922:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005926:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800592e:	4908      	ldr	r1, [pc, #32]	@ (8005950 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005930:	4313      	orrs	r3, r2
 8005932:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800593a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800593e:	d109      	bne.n	8005954 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005940:	4b03      	ldr	r3, [pc, #12]	@ (8005950 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005942:	68db      	ldr	r3, [r3, #12]
 8005944:	4a02      	ldr	r2, [pc, #8]	@ (8005950 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005946:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800594a:	60d3      	str	r3, [r2, #12]
 800594c:	e002      	b.n	8005954 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800594e:	bf00      	nop
 8005950:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800595c:	2b00      	cmp	r3, #0
 800595e:	d015      	beq.n	800598c <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005960:	4b29      	ldr	r3, [pc, #164]	@ (8005a08 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005962:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005966:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800596e:	4926      	ldr	r1, [pc, #152]	@ (8005a08 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005970:	4313      	orrs	r3, r2
 8005972:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800597a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800597e:	d105      	bne.n	800598c <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005980:	4b21      	ldr	r3, [pc, #132]	@ (8005a08 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005982:	68db      	ldr	r3, [r3, #12]
 8005984:	4a20      	ldr	r2, [pc, #128]	@ (8005a08 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005986:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800598a:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005994:	2b00      	cmp	r3, #0
 8005996:	d015      	beq.n	80059c4 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8005998:	4b1b      	ldr	r3, [pc, #108]	@ (8005a08 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800599a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800599e:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80059a6:	4918      	ldr	r1, [pc, #96]	@ (8005a08 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80059a8:	4313      	orrs	r3, r2
 80059aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80059b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059b6:	d105      	bne.n	80059c4 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80059b8:	4b13      	ldr	r3, [pc, #76]	@ (8005a08 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80059ba:	68db      	ldr	r3, [r3, #12]
 80059bc:	4a12      	ldr	r2, [pc, #72]	@ (8005a08 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80059be:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80059c2:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d015      	beq.n	80059fc <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80059d0:	4b0d      	ldr	r3, [pc, #52]	@ (8005a08 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80059d2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80059d6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80059de:	490a      	ldr	r1, [pc, #40]	@ (8005a08 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80059e0:	4313      	orrs	r3, r2
 80059e2:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80059ea:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80059ee:	d105      	bne.n	80059fc <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80059f0:	4b05      	ldr	r3, [pc, #20]	@ (8005a08 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80059f2:	68db      	ldr	r3, [r3, #12]
 80059f4:	4a04      	ldr	r2, [pc, #16]	@ (8005a08 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80059f6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80059fa:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80059fc:	7cbb      	ldrb	r3, [r7, #18]
}
 80059fe:	4618      	mov	r0, r3
 8005a00:	3718      	adds	r7, #24
 8005a02:	46bd      	mov	sp, r7
 8005a04:	bd80      	pop	{r7, pc}
 8005a06:	bf00      	nop
 8005a08:	40021000 	.word	0x40021000

08005a0c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005a0c:	b580      	push	{r7, lr}
 8005a0e:	b082      	sub	sp, #8
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d101      	bne.n	8005a1e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005a1a:	2301      	movs	r3, #1
 8005a1c:	e054      	b.n	8005ac8 <HAL_TIM_Base_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a24:	b2db      	uxtb	r3, r3
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d111      	bne.n	8005a4e <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	2200      	movs	r2, #0
 8005a2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8005a32:	6878      	ldr	r0, [r7, #4]
 8005a34:	f002 faac 	bl	8007f90 <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d102      	bne.n	8005a46 <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	4a23      	ldr	r2, [pc, #140]	@ (8005ad0 <HAL_TIM_Base_Init+0xc4>)
 8005a44:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005a4a:	6878      	ldr	r0, [r7, #4]
 8005a4c:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	2202      	movs	r2, #2
 8005a52:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681a      	ldr	r2, [r3, #0]
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	3304      	adds	r3, #4
 8005a5e:	4619      	mov	r1, r3
 8005a60:	4610      	mov	r0, r2
 8005a62:	f001 fdf5 	bl	8007650 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	2201      	movs	r2, #1
 8005a6a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	2201      	movs	r2, #1
 8005a72:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	2201      	movs	r2, #1
 8005a7a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	2201      	movs	r2, #1
 8005a82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	2201      	movs	r2, #1
 8005a8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	2201      	movs	r2, #1
 8005a92:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	2201      	movs	r2, #1
 8005a9a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	2201      	movs	r2, #1
 8005aa2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	2201      	movs	r2, #1
 8005aaa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	2201      	movs	r2, #1
 8005ab2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	2201      	movs	r2, #1
 8005aba:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	2201      	movs	r2, #1
 8005ac2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005ac6:	2300      	movs	r3, #0
}
 8005ac8:	4618      	mov	r0, r3
 8005aca:	3708      	adds	r7, #8
 8005acc:	46bd      	mov	sp, r7
 8005ace:	bd80      	pop	{r7, pc}
 8005ad0:	08003369 	.word	0x08003369

08005ad4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005ad4:	b480      	push	{r7}
 8005ad6:	b085      	sub	sp, #20
 8005ad8:	af00      	add	r7, sp, #0
 8005ada:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005ae2:	b2db      	uxtb	r3, r3
 8005ae4:	2b01      	cmp	r3, #1
 8005ae6:	d001      	beq.n	8005aec <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005ae8:	2301      	movs	r3, #1
 8005aea:	e04c      	b.n	8005b86 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	2202      	movs	r2, #2
 8005af0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	4a26      	ldr	r2, [pc, #152]	@ (8005b94 <HAL_TIM_Base_Start+0xc0>)
 8005afa:	4293      	cmp	r3, r2
 8005afc:	d022      	beq.n	8005b44 <HAL_TIM_Base_Start+0x70>
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b06:	d01d      	beq.n	8005b44 <HAL_TIM_Base_Start+0x70>
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	4a22      	ldr	r2, [pc, #136]	@ (8005b98 <HAL_TIM_Base_Start+0xc4>)
 8005b0e:	4293      	cmp	r3, r2
 8005b10:	d018      	beq.n	8005b44 <HAL_TIM_Base_Start+0x70>
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	4a21      	ldr	r2, [pc, #132]	@ (8005b9c <HAL_TIM_Base_Start+0xc8>)
 8005b18:	4293      	cmp	r3, r2
 8005b1a:	d013      	beq.n	8005b44 <HAL_TIM_Base_Start+0x70>
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	4a1f      	ldr	r2, [pc, #124]	@ (8005ba0 <HAL_TIM_Base_Start+0xcc>)
 8005b22:	4293      	cmp	r3, r2
 8005b24:	d00e      	beq.n	8005b44 <HAL_TIM_Base_Start+0x70>
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	4a1e      	ldr	r2, [pc, #120]	@ (8005ba4 <HAL_TIM_Base_Start+0xd0>)
 8005b2c:	4293      	cmp	r3, r2
 8005b2e:	d009      	beq.n	8005b44 <HAL_TIM_Base_Start+0x70>
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	4a1c      	ldr	r2, [pc, #112]	@ (8005ba8 <HAL_TIM_Base_Start+0xd4>)
 8005b36:	4293      	cmp	r3, r2
 8005b38:	d004      	beq.n	8005b44 <HAL_TIM_Base_Start+0x70>
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	4a1b      	ldr	r2, [pc, #108]	@ (8005bac <HAL_TIM_Base_Start+0xd8>)
 8005b40:	4293      	cmp	r3, r2
 8005b42:	d115      	bne.n	8005b70 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	689a      	ldr	r2, [r3, #8]
 8005b4a:	4b19      	ldr	r3, [pc, #100]	@ (8005bb0 <HAL_TIM_Base_Start+0xdc>)
 8005b4c:	4013      	ands	r3, r2
 8005b4e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	2b06      	cmp	r3, #6
 8005b54:	d015      	beq.n	8005b82 <HAL_TIM_Base_Start+0xae>
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005b5c:	d011      	beq.n	8005b82 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	681a      	ldr	r2, [r3, #0]
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	f042 0201 	orr.w	r2, r2, #1
 8005b6c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b6e:	e008      	b.n	8005b82 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	681a      	ldr	r2, [r3, #0]
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	f042 0201 	orr.w	r2, r2, #1
 8005b7e:	601a      	str	r2, [r3, #0]
 8005b80:	e000      	b.n	8005b84 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b82:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005b84:	2300      	movs	r3, #0
}
 8005b86:	4618      	mov	r0, r3
 8005b88:	3714      	adds	r7, #20
 8005b8a:	46bd      	mov	sp, r7
 8005b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b90:	4770      	bx	lr
 8005b92:	bf00      	nop
 8005b94:	40012c00 	.word	0x40012c00
 8005b98:	40000400 	.word	0x40000400
 8005b9c:	40000800 	.word	0x40000800
 8005ba0:	40000c00 	.word	0x40000c00
 8005ba4:	40013400 	.word	0x40013400
 8005ba8:	40014000 	.word	0x40014000
 8005bac:	40015000 	.word	0x40015000
 8005bb0:	00010007 	.word	0x00010007

08005bb4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005bb4:	b480      	push	{r7}
 8005bb6:	b085      	sub	sp, #20
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005bc2:	b2db      	uxtb	r3, r3
 8005bc4:	2b01      	cmp	r3, #1
 8005bc6:	d001      	beq.n	8005bcc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005bc8:	2301      	movs	r3, #1
 8005bca:	e054      	b.n	8005c76 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	2202      	movs	r2, #2
 8005bd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	68da      	ldr	r2, [r3, #12]
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	f042 0201 	orr.w	r2, r2, #1
 8005be2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	4a26      	ldr	r2, [pc, #152]	@ (8005c84 <HAL_TIM_Base_Start_IT+0xd0>)
 8005bea:	4293      	cmp	r3, r2
 8005bec:	d022      	beq.n	8005c34 <HAL_TIM_Base_Start_IT+0x80>
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005bf6:	d01d      	beq.n	8005c34 <HAL_TIM_Base_Start_IT+0x80>
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	4a22      	ldr	r2, [pc, #136]	@ (8005c88 <HAL_TIM_Base_Start_IT+0xd4>)
 8005bfe:	4293      	cmp	r3, r2
 8005c00:	d018      	beq.n	8005c34 <HAL_TIM_Base_Start_IT+0x80>
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	4a21      	ldr	r2, [pc, #132]	@ (8005c8c <HAL_TIM_Base_Start_IT+0xd8>)
 8005c08:	4293      	cmp	r3, r2
 8005c0a:	d013      	beq.n	8005c34 <HAL_TIM_Base_Start_IT+0x80>
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	4a1f      	ldr	r2, [pc, #124]	@ (8005c90 <HAL_TIM_Base_Start_IT+0xdc>)
 8005c12:	4293      	cmp	r3, r2
 8005c14:	d00e      	beq.n	8005c34 <HAL_TIM_Base_Start_IT+0x80>
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	4a1e      	ldr	r2, [pc, #120]	@ (8005c94 <HAL_TIM_Base_Start_IT+0xe0>)
 8005c1c:	4293      	cmp	r3, r2
 8005c1e:	d009      	beq.n	8005c34 <HAL_TIM_Base_Start_IT+0x80>
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	4a1c      	ldr	r2, [pc, #112]	@ (8005c98 <HAL_TIM_Base_Start_IT+0xe4>)
 8005c26:	4293      	cmp	r3, r2
 8005c28:	d004      	beq.n	8005c34 <HAL_TIM_Base_Start_IT+0x80>
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	4a1b      	ldr	r2, [pc, #108]	@ (8005c9c <HAL_TIM_Base_Start_IT+0xe8>)
 8005c30:	4293      	cmp	r3, r2
 8005c32:	d115      	bne.n	8005c60 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	689a      	ldr	r2, [r3, #8]
 8005c3a:	4b19      	ldr	r3, [pc, #100]	@ (8005ca0 <HAL_TIM_Base_Start_IT+0xec>)
 8005c3c:	4013      	ands	r3, r2
 8005c3e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	2b06      	cmp	r3, #6
 8005c44:	d015      	beq.n	8005c72 <HAL_TIM_Base_Start_IT+0xbe>
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005c4c:	d011      	beq.n	8005c72 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	681a      	ldr	r2, [r3, #0]
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	f042 0201 	orr.w	r2, r2, #1
 8005c5c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c5e:	e008      	b.n	8005c72 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	681a      	ldr	r2, [r3, #0]
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	f042 0201 	orr.w	r2, r2, #1
 8005c6e:	601a      	str	r2, [r3, #0]
 8005c70:	e000      	b.n	8005c74 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c72:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005c74:	2300      	movs	r3, #0
}
 8005c76:	4618      	mov	r0, r3
 8005c78:	3714      	adds	r7, #20
 8005c7a:	46bd      	mov	sp, r7
 8005c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c80:	4770      	bx	lr
 8005c82:	bf00      	nop
 8005c84:	40012c00 	.word	0x40012c00
 8005c88:	40000400 	.word	0x40000400
 8005c8c:	40000800 	.word	0x40000800
 8005c90:	40000c00 	.word	0x40000c00
 8005c94:	40013400 	.word	0x40013400
 8005c98:	40014000 	.word	0x40014000
 8005c9c:	40015000 	.word	0x40015000
 8005ca0:	00010007 	.word	0x00010007

08005ca4 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8005ca4:	b480      	push	{r7}
 8005ca6:	b083      	sub	sp, #12
 8005ca8:	af00      	add	r7, sp, #0
 8005caa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	68da      	ldr	r2, [r3, #12]
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	f022 0201 	bic.w	r2, r2, #1
 8005cba:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	6a1a      	ldr	r2, [r3, #32]
 8005cc2:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005cc6:	4013      	ands	r3, r2
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d10f      	bne.n	8005cec <HAL_TIM_Base_Stop_IT+0x48>
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	6a1a      	ldr	r2, [r3, #32]
 8005cd2:	f244 4344 	movw	r3, #17476	@ 0x4444
 8005cd6:	4013      	ands	r3, r2
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d107      	bne.n	8005cec <HAL_TIM_Base_Stop_IT+0x48>
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	681a      	ldr	r2, [r3, #0]
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	f022 0201 	bic.w	r2, r2, #1
 8005cea:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	2201      	movs	r2, #1
 8005cf0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8005cf4:	2300      	movs	r3, #0
}
 8005cf6:	4618      	mov	r0, r3
 8005cf8:	370c      	adds	r7, #12
 8005cfa:	46bd      	mov	sp, r7
 8005cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d00:	4770      	bx	lr
	...

08005d04 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005d04:	b580      	push	{r7, lr}
 8005d06:	b082      	sub	sp, #8
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d101      	bne.n	8005d16 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005d12:	2301      	movs	r3, #1
 8005d14:	e054      	b.n	8005dc0 <HAL_TIM_PWM_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d1c:	b2db      	uxtb	r3, r3
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d111      	bne.n	8005d46 <HAL_TIM_PWM_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	2200      	movs	r2, #0
 8005d26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8005d2a:	6878      	ldr	r0, [r7, #4]
 8005d2c:	f002 f930 	bl	8007f90 <TIM_ResetCallback>

    if (htim->PWM_MspInitCallback == NULL)
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d102      	bne.n	8005d3e <HAL_TIM_PWM_Init+0x3a>
    {
      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	4a23      	ldr	r2, [pc, #140]	@ (8005dc8 <HAL_TIM_PWM_Init+0xc4>)
 8005d3c:	665a      	str	r2, [r3, #100]	@ 0x64
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005d42:	6878      	ldr	r0, [r7, #4]
 8005d44:	4798      	blx	r3
    HAL_TIM_PWM_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	2202      	movs	r2, #2
 8005d4a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681a      	ldr	r2, [r3, #0]
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	3304      	adds	r3, #4
 8005d56:	4619      	mov	r1, r3
 8005d58:	4610      	mov	r0, r2
 8005d5a:	f001 fc79 	bl	8007650 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	2201      	movs	r2, #1
 8005d62:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	2201      	movs	r2, #1
 8005d6a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	2201      	movs	r2, #1
 8005d72:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	2201      	movs	r2, #1
 8005d7a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	2201      	movs	r2, #1
 8005d82:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	2201      	movs	r2, #1
 8005d8a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	2201      	movs	r2, #1
 8005d92:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	2201      	movs	r2, #1
 8005d9a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	2201      	movs	r2, #1
 8005da2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	2201      	movs	r2, #1
 8005daa:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	2201      	movs	r2, #1
 8005db2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	2201      	movs	r2, #1
 8005dba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005dbe:	2300      	movs	r3, #0
}
 8005dc0:	4618      	mov	r0, r3
 8005dc2:	3708      	adds	r7, #8
 8005dc4:	46bd      	mov	sp, r7
 8005dc6:	bd80      	pop	{r7, pc}
 8005dc8:	08005dcd 	.word	0x08005dcd

08005dcc <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005dcc:	b480      	push	{r7}
 8005dce:	b083      	sub	sp, #12
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005dd4:	bf00      	nop
 8005dd6:	370c      	adds	r7, #12
 8005dd8:	46bd      	mov	sp, r7
 8005dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dde:	4770      	bx	lr

08005de0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005de0:	b580      	push	{r7, lr}
 8005de2:	b084      	sub	sp, #16
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	6078      	str	r0, [r7, #4]
 8005de8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005dea:	683b      	ldr	r3, [r7, #0]
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d109      	bne.n	8005e04 <HAL_TIM_PWM_Start+0x24>
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005df6:	b2db      	uxtb	r3, r3
 8005df8:	2b01      	cmp	r3, #1
 8005dfa:	bf14      	ite	ne
 8005dfc:	2301      	movne	r3, #1
 8005dfe:	2300      	moveq	r3, #0
 8005e00:	b2db      	uxtb	r3, r3
 8005e02:	e03c      	b.n	8005e7e <HAL_TIM_PWM_Start+0x9e>
 8005e04:	683b      	ldr	r3, [r7, #0]
 8005e06:	2b04      	cmp	r3, #4
 8005e08:	d109      	bne.n	8005e1e <HAL_TIM_PWM_Start+0x3e>
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005e10:	b2db      	uxtb	r3, r3
 8005e12:	2b01      	cmp	r3, #1
 8005e14:	bf14      	ite	ne
 8005e16:	2301      	movne	r3, #1
 8005e18:	2300      	moveq	r3, #0
 8005e1a:	b2db      	uxtb	r3, r3
 8005e1c:	e02f      	b.n	8005e7e <HAL_TIM_PWM_Start+0x9e>
 8005e1e:	683b      	ldr	r3, [r7, #0]
 8005e20:	2b08      	cmp	r3, #8
 8005e22:	d109      	bne.n	8005e38 <HAL_TIM_PWM_Start+0x58>
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005e2a:	b2db      	uxtb	r3, r3
 8005e2c:	2b01      	cmp	r3, #1
 8005e2e:	bf14      	ite	ne
 8005e30:	2301      	movne	r3, #1
 8005e32:	2300      	moveq	r3, #0
 8005e34:	b2db      	uxtb	r3, r3
 8005e36:	e022      	b.n	8005e7e <HAL_TIM_PWM_Start+0x9e>
 8005e38:	683b      	ldr	r3, [r7, #0]
 8005e3a:	2b0c      	cmp	r3, #12
 8005e3c:	d109      	bne.n	8005e52 <HAL_TIM_PWM_Start+0x72>
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005e44:	b2db      	uxtb	r3, r3
 8005e46:	2b01      	cmp	r3, #1
 8005e48:	bf14      	ite	ne
 8005e4a:	2301      	movne	r3, #1
 8005e4c:	2300      	moveq	r3, #0
 8005e4e:	b2db      	uxtb	r3, r3
 8005e50:	e015      	b.n	8005e7e <HAL_TIM_PWM_Start+0x9e>
 8005e52:	683b      	ldr	r3, [r7, #0]
 8005e54:	2b10      	cmp	r3, #16
 8005e56:	d109      	bne.n	8005e6c <HAL_TIM_PWM_Start+0x8c>
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005e5e:	b2db      	uxtb	r3, r3
 8005e60:	2b01      	cmp	r3, #1
 8005e62:	bf14      	ite	ne
 8005e64:	2301      	movne	r3, #1
 8005e66:	2300      	moveq	r3, #0
 8005e68:	b2db      	uxtb	r3, r3
 8005e6a:	e008      	b.n	8005e7e <HAL_TIM_PWM_Start+0x9e>
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005e72:	b2db      	uxtb	r3, r3
 8005e74:	2b01      	cmp	r3, #1
 8005e76:	bf14      	ite	ne
 8005e78:	2301      	movne	r3, #1
 8005e7a:	2300      	moveq	r3, #0
 8005e7c:	b2db      	uxtb	r3, r3
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d001      	beq.n	8005e86 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005e82:	2301      	movs	r3, #1
 8005e84:	e0a6      	b.n	8005fd4 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e86:	683b      	ldr	r3, [r7, #0]
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d104      	bne.n	8005e96 <HAL_TIM_PWM_Start+0xb6>
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	2202      	movs	r2, #2
 8005e90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005e94:	e023      	b.n	8005ede <HAL_TIM_PWM_Start+0xfe>
 8005e96:	683b      	ldr	r3, [r7, #0]
 8005e98:	2b04      	cmp	r3, #4
 8005e9a:	d104      	bne.n	8005ea6 <HAL_TIM_PWM_Start+0xc6>
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2202      	movs	r2, #2
 8005ea0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005ea4:	e01b      	b.n	8005ede <HAL_TIM_PWM_Start+0xfe>
 8005ea6:	683b      	ldr	r3, [r7, #0]
 8005ea8:	2b08      	cmp	r3, #8
 8005eaa:	d104      	bne.n	8005eb6 <HAL_TIM_PWM_Start+0xd6>
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	2202      	movs	r2, #2
 8005eb0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005eb4:	e013      	b.n	8005ede <HAL_TIM_PWM_Start+0xfe>
 8005eb6:	683b      	ldr	r3, [r7, #0]
 8005eb8:	2b0c      	cmp	r3, #12
 8005eba:	d104      	bne.n	8005ec6 <HAL_TIM_PWM_Start+0xe6>
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2202      	movs	r2, #2
 8005ec0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005ec4:	e00b      	b.n	8005ede <HAL_TIM_PWM_Start+0xfe>
 8005ec6:	683b      	ldr	r3, [r7, #0]
 8005ec8:	2b10      	cmp	r3, #16
 8005eca:	d104      	bne.n	8005ed6 <HAL_TIM_PWM_Start+0xf6>
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2202      	movs	r2, #2
 8005ed0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005ed4:	e003      	b.n	8005ede <HAL_TIM_PWM_Start+0xfe>
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	2202      	movs	r2, #2
 8005eda:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	2201      	movs	r2, #1
 8005ee4:	6839      	ldr	r1, [r7, #0]
 8005ee6:	4618      	mov	r0, r3
 8005ee8:	f002 f82c 	bl	8007f44 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	4a3a      	ldr	r2, [pc, #232]	@ (8005fdc <HAL_TIM_PWM_Start+0x1fc>)
 8005ef2:	4293      	cmp	r3, r2
 8005ef4:	d018      	beq.n	8005f28 <HAL_TIM_PWM_Start+0x148>
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	4a39      	ldr	r2, [pc, #228]	@ (8005fe0 <HAL_TIM_PWM_Start+0x200>)
 8005efc:	4293      	cmp	r3, r2
 8005efe:	d013      	beq.n	8005f28 <HAL_TIM_PWM_Start+0x148>
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	4a37      	ldr	r2, [pc, #220]	@ (8005fe4 <HAL_TIM_PWM_Start+0x204>)
 8005f06:	4293      	cmp	r3, r2
 8005f08:	d00e      	beq.n	8005f28 <HAL_TIM_PWM_Start+0x148>
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	4a36      	ldr	r2, [pc, #216]	@ (8005fe8 <HAL_TIM_PWM_Start+0x208>)
 8005f10:	4293      	cmp	r3, r2
 8005f12:	d009      	beq.n	8005f28 <HAL_TIM_PWM_Start+0x148>
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	4a34      	ldr	r2, [pc, #208]	@ (8005fec <HAL_TIM_PWM_Start+0x20c>)
 8005f1a:	4293      	cmp	r3, r2
 8005f1c:	d004      	beq.n	8005f28 <HAL_TIM_PWM_Start+0x148>
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	4a33      	ldr	r2, [pc, #204]	@ (8005ff0 <HAL_TIM_PWM_Start+0x210>)
 8005f24:	4293      	cmp	r3, r2
 8005f26:	d101      	bne.n	8005f2c <HAL_TIM_PWM_Start+0x14c>
 8005f28:	2301      	movs	r3, #1
 8005f2a:	e000      	b.n	8005f2e <HAL_TIM_PWM_Start+0x14e>
 8005f2c:	2300      	movs	r3, #0
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d007      	beq.n	8005f42 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005f40:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	4a25      	ldr	r2, [pc, #148]	@ (8005fdc <HAL_TIM_PWM_Start+0x1fc>)
 8005f48:	4293      	cmp	r3, r2
 8005f4a:	d022      	beq.n	8005f92 <HAL_TIM_PWM_Start+0x1b2>
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f54:	d01d      	beq.n	8005f92 <HAL_TIM_PWM_Start+0x1b2>
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	4a26      	ldr	r2, [pc, #152]	@ (8005ff4 <HAL_TIM_PWM_Start+0x214>)
 8005f5c:	4293      	cmp	r3, r2
 8005f5e:	d018      	beq.n	8005f92 <HAL_TIM_PWM_Start+0x1b2>
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	4a24      	ldr	r2, [pc, #144]	@ (8005ff8 <HAL_TIM_PWM_Start+0x218>)
 8005f66:	4293      	cmp	r3, r2
 8005f68:	d013      	beq.n	8005f92 <HAL_TIM_PWM_Start+0x1b2>
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	4a23      	ldr	r2, [pc, #140]	@ (8005ffc <HAL_TIM_PWM_Start+0x21c>)
 8005f70:	4293      	cmp	r3, r2
 8005f72:	d00e      	beq.n	8005f92 <HAL_TIM_PWM_Start+0x1b2>
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	4a19      	ldr	r2, [pc, #100]	@ (8005fe0 <HAL_TIM_PWM_Start+0x200>)
 8005f7a:	4293      	cmp	r3, r2
 8005f7c:	d009      	beq.n	8005f92 <HAL_TIM_PWM_Start+0x1b2>
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	4a18      	ldr	r2, [pc, #96]	@ (8005fe4 <HAL_TIM_PWM_Start+0x204>)
 8005f84:	4293      	cmp	r3, r2
 8005f86:	d004      	beq.n	8005f92 <HAL_TIM_PWM_Start+0x1b2>
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	4a18      	ldr	r2, [pc, #96]	@ (8005ff0 <HAL_TIM_PWM_Start+0x210>)
 8005f8e:	4293      	cmp	r3, r2
 8005f90:	d115      	bne.n	8005fbe <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	689a      	ldr	r2, [r3, #8]
 8005f98:	4b19      	ldr	r3, [pc, #100]	@ (8006000 <HAL_TIM_PWM_Start+0x220>)
 8005f9a:	4013      	ands	r3, r2
 8005f9c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	2b06      	cmp	r3, #6
 8005fa2:	d015      	beq.n	8005fd0 <HAL_TIM_PWM_Start+0x1f0>
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005faa:	d011      	beq.n	8005fd0 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	681a      	ldr	r2, [r3, #0]
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	f042 0201 	orr.w	r2, r2, #1
 8005fba:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005fbc:	e008      	b.n	8005fd0 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	681a      	ldr	r2, [r3, #0]
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	f042 0201 	orr.w	r2, r2, #1
 8005fcc:	601a      	str	r2, [r3, #0]
 8005fce:	e000      	b.n	8005fd2 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005fd0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005fd2:	2300      	movs	r3, #0
}
 8005fd4:	4618      	mov	r0, r3
 8005fd6:	3710      	adds	r7, #16
 8005fd8:	46bd      	mov	sp, r7
 8005fda:	bd80      	pop	{r7, pc}
 8005fdc:	40012c00 	.word	0x40012c00
 8005fe0:	40013400 	.word	0x40013400
 8005fe4:	40014000 	.word	0x40014000
 8005fe8:	40014400 	.word	0x40014400
 8005fec:	40014800 	.word	0x40014800
 8005ff0:	40015000 	.word	0x40015000
 8005ff4:	40000400 	.word	0x40000400
 8005ff8:	40000800 	.word	0x40000800
 8005ffc:	40000c00 	.word	0x40000c00
 8006000:	00010007 	.word	0x00010007

08006004 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 8006004:	b580      	push	{r7, lr}
 8006006:	b086      	sub	sp, #24
 8006008:	af00      	add	r7, sp, #0
 800600a:	60f8      	str	r0, [r7, #12]
 800600c:	60b9      	str	r1, [r7, #8]
 800600e:	607a      	str	r2, [r7, #4]
 8006010:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8006012:	2300      	movs	r3, #0
 8006014:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8006016:	68bb      	ldr	r3, [r7, #8]
 8006018:	2b00      	cmp	r3, #0
 800601a:	d109      	bne.n	8006030 <HAL_TIM_PWM_Start_DMA+0x2c>
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006022:	b2db      	uxtb	r3, r3
 8006024:	2b02      	cmp	r3, #2
 8006026:	bf0c      	ite	eq
 8006028:	2301      	moveq	r3, #1
 800602a:	2300      	movne	r3, #0
 800602c:	b2db      	uxtb	r3, r3
 800602e:	e03c      	b.n	80060aa <HAL_TIM_PWM_Start_DMA+0xa6>
 8006030:	68bb      	ldr	r3, [r7, #8]
 8006032:	2b04      	cmp	r3, #4
 8006034:	d109      	bne.n	800604a <HAL_TIM_PWM_Start_DMA+0x46>
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800603c:	b2db      	uxtb	r3, r3
 800603e:	2b02      	cmp	r3, #2
 8006040:	bf0c      	ite	eq
 8006042:	2301      	moveq	r3, #1
 8006044:	2300      	movne	r3, #0
 8006046:	b2db      	uxtb	r3, r3
 8006048:	e02f      	b.n	80060aa <HAL_TIM_PWM_Start_DMA+0xa6>
 800604a:	68bb      	ldr	r3, [r7, #8]
 800604c:	2b08      	cmp	r3, #8
 800604e:	d109      	bne.n	8006064 <HAL_TIM_PWM_Start_DMA+0x60>
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006056:	b2db      	uxtb	r3, r3
 8006058:	2b02      	cmp	r3, #2
 800605a:	bf0c      	ite	eq
 800605c:	2301      	moveq	r3, #1
 800605e:	2300      	movne	r3, #0
 8006060:	b2db      	uxtb	r3, r3
 8006062:	e022      	b.n	80060aa <HAL_TIM_PWM_Start_DMA+0xa6>
 8006064:	68bb      	ldr	r3, [r7, #8]
 8006066:	2b0c      	cmp	r3, #12
 8006068:	d109      	bne.n	800607e <HAL_TIM_PWM_Start_DMA+0x7a>
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006070:	b2db      	uxtb	r3, r3
 8006072:	2b02      	cmp	r3, #2
 8006074:	bf0c      	ite	eq
 8006076:	2301      	moveq	r3, #1
 8006078:	2300      	movne	r3, #0
 800607a:	b2db      	uxtb	r3, r3
 800607c:	e015      	b.n	80060aa <HAL_TIM_PWM_Start_DMA+0xa6>
 800607e:	68bb      	ldr	r3, [r7, #8]
 8006080:	2b10      	cmp	r3, #16
 8006082:	d109      	bne.n	8006098 <HAL_TIM_PWM_Start_DMA+0x94>
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800608a:	b2db      	uxtb	r3, r3
 800608c:	2b02      	cmp	r3, #2
 800608e:	bf0c      	ite	eq
 8006090:	2301      	moveq	r3, #1
 8006092:	2300      	movne	r3, #0
 8006094:	b2db      	uxtb	r3, r3
 8006096:	e008      	b.n	80060aa <HAL_TIM_PWM_Start_DMA+0xa6>
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800609e:	b2db      	uxtb	r3, r3
 80060a0:	2b02      	cmp	r3, #2
 80060a2:	bf0c      	ite	eq
 80060a4:	2301      	moveq	r3, #1
 80060a6:	2300      	movne	r3, #0
 80060a8:	b2db      	uxtb	r3, r3
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d001      	beq.n	80060b2 <HAL_TIM_PWM_Start_DMA+0xae>
  {
    return HAL_BUSY;
 80060ae:	2302      	movs	r3, #2
 80060b0:	e1b5      	b.n	800641e <HAL_TIM_PWM_Start_DMA+0x41a>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 80060b2:	68bb      	ldr	r3, [r7, #8]
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d109      	bne.n	80060cc <HAL_TIM_PWM_Start_DMA+0xc8>
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80060be:	b2db      	uxtb	r3, r3
 80060c0:	2b01      	cmp	r3, #1
 80060c2:	bf0c      	ite	eq
 80060c4:	2301      	moveq	r3, #1
 80060c6:	2300      	movne	r3, #0
 80060c8:	b2db      	uxtb	r3, r3
 80060ca:	e03c      	b.n	8006146 <HAL_TIM_PWM_Start_DMA+0x142>
 80060cc:	68bb      	ldr	r3, [r7, #8]
 80060ce:	2b04      	cmp	r3, #4
 80060d0:	d109      	bne.n	80060e6 <HAL_TIM_PWM_Start_DMA+0xe2>
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80060d8:	b2db      	uxtb	r3, r3
 80060da:	2b01      	cmp	r3, #1
 80060dc:	bf0c      	ite	eq
 80060de:	2301      	moveq	r3, #1
 80060e0:	2300      	movne	r3, #0
 80060e2:	b2db      	uxtb	r3, r3
 80060e4:	e02f      	b.n	8006146 <HAL_TIM_PWM_Start_DMA+0x142>
 80060e6:	68bb      	ldr	r3, [r7, #8]
 80060e8:	2b08      	cmp	r3, #8
 80060ea:	d109      	bne.n	8006100 <HAL_TIM_PWM_Start_DMA+0xfc>
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80060f2:	b2db      	uxtb	r3, r3
 80060f4:	2b01      	cmp	r3, #1
 80060f6:	bf0c      	ite	eq
 80060f8:	2301      	moveq	r3, #1
 80060fa:	2300      	movne	r3, #0
 80060fc:	b2db      	uxtb	r3, r3
 80060fe:	e022      	b.n	8006146 <HAL_TIM_PWM_Start_DMA+0x142>
 8006100:	68bb      	ldr	r3, [r7, #8]
 8006102:	2b0c      	cmp	r3, #12
 8006104:	d109      	bne.n	800611a <HAL_TIM_PWM_Start_DMA+0x116>
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800610c:	b2db      	uxtb	r3, r3
 800610e:	2b01      	cmp	r3, #1
 8006110:	bf0c      	ite	eq
 8006112:	2301      	moveq	r3, #1
 8006114:	2300      	movne	r3, #0
 8006116:	b2db      	uxtb	r3, r3
 8006118:	e015      	b.n	8006146 <HAL_TIM_PWM_Start_DMA+0x142>
 800611a:	68bb      	ldr	r3, [r7, #8]
 800611c:	2b10      	cmp	r3, #16
 800611e:	d109      	bne.n	8006134 <HAL_TIM_PWM_Start_DMA+0x130>
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006126:	b2db      	uxtb	r3, r3
 8006128:	2b01      	cmp	r3, #1
 800612a:	bf0c      	ite	eq
 800612c:	2301      	moveq	r3, #1
 800612e:	2300      	movne	r3, #0
 8006130:	b2db      	uxtb	r3, r3
 8006132:	e008      	b.n	8006146 <HAL_TIM_PWM_Start_DMA+0x142>
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800613a:	b2db      	uxtb	r3, r3
 800613c:	2b01      	cmp	r3, #1
 800613e:	bf0c      	ite	eq
 8006140:	2301      	moveq	r3, #1
 8006142:	2300      	movne	r3, #0
 8006144:	b2db      	uxtb	r3, r3
 8006146:	2b00      	cmp	r3, #0
 8006148:	d034      	beq.n	80061b4 <HAL_TIM_PWM_Start_DMA+0x1b0>
  {
    if ((pData == NULL) || (Length == 0U))
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	2b00      	cmp	r3, #0
 800614e:	d002      	beq.n	8006156 <HAL_TIM_PWM_Start_DMA+0x152>
 8006150:	887b      	ldrh	r3, [r7, #2]
 8006152:	2b00      	cmp	r3, #0
 8006154:	d101      	bne.n	800615a <HAL_TIM_PWM_Start_DMA+0x156>
    {
      return HAL_ERROR;
 8006156:	2301      	movs	r3, #1
 8006158:	e161      	b.n	800641e <HAL_TIM_PWM_Start_DMA+0x41a>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800615a:	68bb      	ldr	r3, [r7, #8]
 800615c:	2b00      	cmp	r3, #0
 800615e:	d104      	bne.n	800616a <HAL_TIM_PWM_Start_DMA+0x166>
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	2202      	movs	r2, #2
 8006164:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006168:	e026      	b.n	80061b8 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800616a:	68bb      	ldr	r3, [r7, #8]
 800616c:	2b04      	cmp	r3, #4
 800616e:	d104      	bne.n	800617a <HAL_TIM_PWM_Start_DMA+0x176>
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	2202      	movs	r2, #2
 8006174:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006178:	e01e      	b.n	80061b8 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800617a:	68bb      	ldr	r3, [r7, #8]
 800617c:	2b08      	cmp	r3, #8
 800617e:	d104      	bne.n	800618a <HAL_TIM_PWM_Start_DMA+0x186>
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	2202      	movs	r2, #2
 8006184:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006188:	e016      	b.n	80061b8 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800618a:	68bb      	ldr	r3, [r7, #8]
 800618c:	2b0c      	cmp	r3, #12
 800618e:	d104      	bne.n	800619a <HAL_TIM_PWM_Start_DMA+0x196>
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	2202      	movs	r2, #2
 8006194:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006198:	e00e      	b.n	80061b8 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800619a:	68bb      	ldr	r3, [r7, #8]
 800619c:	2b10      	cmp	r3, #16
 800619e:	d104      	bne.n	80061aa <HAL_TIM_PWM_Start_DMA+0x1a6>
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	2202      	movs	r2, #2
 80061a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80061a8:	e006      	b.n	80061b8 <HAL_TIM_PWM_Start_DMA+0x1b4>
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	2202      	movs	r2, #2
 80061ae:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80061b2:	e001      	b.n	80061b8 <HAL_TIM_PWM_Start_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_ERROR;
 80061b4:	2301      	movs	r3, #1
 80061b6:	e132      	b.n	800641e <HAL_TIM_PWM_Start_DMA+0x41a>
  }

  switch (Channel)
 80061b8:	68bb      	ldr	r3, [r7, #8]
 80061ba:	2b0c      	cmp	r3, #12
 80061bc:	f200 80ae 	bhi.w	800631c <HAL_TIM_PWM_Start_DMA+0x318>
 80061c0:	a201      	add	r2, pc, #4	@ (adr r2, 80061c8 <HAL_TIM_PWM_Start_DMA+0x1c4>)
 80061c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061c6:	bf00      	nop
 80061c8:	080061fd 	.word	0x080061fd
 80061cc:	0800631d 	.word	0x0800631d
 80061d0:	0800631d 	.word	0x0800631d
 80061d4:	0800631d 	.word	0x0800631d
 80061d8:	08006245 	.word	0x08006245
 80061dc:	0800631d 	.word	0x0800631d
 80061e0:	0800631d 	.word	0x0800631d
 80061e4:	0800631d 	.word	0x0800631d
 80061e8:	0800628d 	.word	0x0800628d
 80061ec:	0800631d 	.word	0x0800631d
 80061f0:	0800631d 	.word	0x0800631d
 80061f4:	0800631d 	.word	0x0800631d
 80061f8:	080062d5 	.word	0x080062d5
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006200:	4a89      	ldr	r2, [pc, #548]	@ (8006428 <HAL_TIM_PWM_Start_DMA+0x424>)
 8006202:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006208:	4a88      	ldr	r2, [pc, #544]	@ (800642c <HAL_TIM_PWM_Start_DMA+0x428>)
 800620a:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006210:	4a87      	ldr	r2, [pc, #540]	@ (8006430 <HAL_TIM_PWM_Start_DMA+0x42c>)
 8006212:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8006218:	6879      	ldr	r1, [r7, #4]
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	3334      	adds	r3, #52	@ 0x34
 8006220:	461a      	mov	r2, r3
 8006222:	887b      	ldrh	r3, [r7, #2]
 8006224:	f7fd ff6e 	bl	8004104 <HAL_DMA_Start_IT>
 8006228:	4603      	mov	r3, r0
 800622a:	2b00      	cmp	r3, #0
 800622c:	d001      	beq.n	8006232 <HAL_TIM_PWM_Start_DMA+0x22e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800622e:	2301      	movs	r3, #1
 8006230:	e0f5      	b.n	800641e <HAL_TIM_PWM_Start_DMA+0x41a>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	68da      	ldr	r2, [r3, #12]
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006240:	60da      	str	r2, [r3, #12]
      break;
 8006242:	e06e      	b.n	8006322 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006248:	4a77      	ldr	r2, [pc, #476]	@ (8006428 <HAL_TIM_PWM_Start_DMA+0x424>)
 800624a:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006250:	4a76      	ldr	r2, [pc, #472]	@ (800642c <HAL_TIM_PWM_Start_DMA+0x428>)
 8006252:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006258:	4a75      	ldr	r2, [pc, #468]	@ (8006430 <HAL_TIM_PWM_Start_DMA+0x42c>)
 800625a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8006260:	6879      	ldr	r1, [r7, #4]
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	3338      	adds	r3, #56	@ 0x38
 8006268:	461a      	mov	r2, r3
 800626a:	887b      	ldrh	r3, [r7, #2]
 800626c:	f7fd ff4a 	bl	8004104 <HAL_DMA_Start_IT>
 8006270:	4603      	mov	r3, r0
 8006272:	2b00      	cmp	r3, #0
 8006274:	d001      	beq.n	800627a <HAL_TIM_PWM_Start_DMA+0x276>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8006276:	2301      	movs	r3, #1
 8006278:	e0d1      	b.n	800641e <HAL_TIM_PWM_Start_DMA+0x41a>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	68da      	ldr	r2, [r3, #12]
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006288:	60da      	str	r2, [r3, #12]
      break;
 800628a:	e04a      	b.n	8006322 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006290:	4a65      	ldr	r2, [pc, #404]	@ (8006428 <HAL_TIM_PWM_Start_DMA+0x424>)
 8006292:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006298:	4a64      	ldr	r2, [pc, #400]	@ (800642c <HAL_TIM_PWM_Start_DMA+0x428>)
 800629a:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062a0:	4a63      	ldr	r2, [pc, #396]	@ (8006430 <HAL_TIM_PWM_Start_DMA+0x42c>)
 80062a2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 80062a8:	6879      	ldr	r1, [r7, #4]
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	333c      	adds	r3, #60	@ 0x3c
 80062b0:	461a      	mov	r2, r3
 80062b2:	887b      	ldrh	r3, [r7, #2]
 80062b4:	f7fd ff26 	bl	8004104 <HAL_DMA_Start_IT>
 80062b8:	4603      	mov	r3, r0
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d001      	beq.n	80062c2 <HAL_TIM_PWM_Start_DMA+0x2be>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80062be:	2301      	movs	r3, #1
 80062c0:	e0ad      	b.n	800641e <HAL_TIM_PWM_Start_DMA+0x41a>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	68da      	ldr	r2, [r3, #12]
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80062d0:	60da      	str	r2, [r3, #12]
      break;
 80062d2:	e026      	b.n	8006322 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062d8:	4a53      	ldr	r2, [pc, #332]	@ (8006428 <HAL_TIM_PWM_Start_DMA+0x424>)
 80062da:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062e0:	4a52      	ldr	r2, [pc, #328]	@ (800642c <HAL_TIM_PWM_Start_DMA+0x428>)
 80062e2:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062e8:	4a51      	ldr	r2, [pc, #324]	@ (8006430 <HAL_TIM_PWM_Start_DMA+0x42c>)
 80062ea:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80062f0:	6879      	ldr	r1, [r7, #4]
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	3340      	adds	r3, #64	@ 0x40
 80062f8:	461a      	mov	r2, r3
 80062fa:	887b      	ldrh	r3, [r7, #2]
 80062fc:	f7fd ff02 	bl	8004104 <HAL_DMA_Start_IT>
 8006300:	4603      	mov	r3, r0
 8006302:	2b00      	cmp	r3, #0
 8006304:	d001      	beq.n	800630a <HAL_TIM_PWM_Start_DMA+0x306>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8006306:	2301      	movs	r3, #1
 8006308:	e089      	b.n	800641e <HAL_TIM_PWM_Start_DMA+0x41a>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	68da      	ldr	r2, [r3, #12]
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006318:	60da      	str	r2, [r3, #12]
      break;
 800631a:	e002      	b.n	8006322 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    default:
      status = HAL_ERROR;
 800631c:	2301      	movs	r3, #1
 800631e:	75fb      	strb	r3, [r7, #23]
      break;
 8006320:	bf00      	nop
  }

  if (status == HAL_OK)
 8006322:	7dfb      	ldrb	r3, [r7, #23]
 8006324:	2b00      	cmp	r3, #0
 8006326:	d179      	bne.n	800641c <HAL_TIM_PWM_Start_DMA+0x418>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	2201      	movs	r2, #1
 800632e:	68b9      	ldr	r1, [r7, #8]
 8006330:	4618      	mov	r0, r3
 8006332:	f001 fe07 	bl	8007f44 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	4a3e      	ldr	r2, [pc, #248]	@ (8006434 <HAL_TIM_PWM_Start_DMA+0x430>)
 800633c:	4293      	cmp	r3, r2
 800633e:	d018      	beq.n	8006372 <HAL_TIM_PWM_Start_DMA+0x36e>
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	4a3c      	ldr	r2, [pc, #240]	@ (8006438 <HAL_TIM_PWM_Start_DMA+0x434>)
 8006346:	4293      	cmp	r3, r2
 8006348:	d013      	beq.n	8006372 <HAL_TIM_PWM_Start_DMA+0x36e>
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	4a3b      	ldr	r2, [pc, #236]	@ (800643c <HAL_TIM_PWM_Start_DMA+0x438>)
 8006350:	4293      	cmp	r3, r2
 8006352:	d00e      	beq.n	8006372 <HAL_TIM_PWM_Start_DMA+0x36e>
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	4a39      	ldr	r2, [pc, #228]	@ (8006440 <HAL_TIM_PWM_Start_DMA+0x43c>)
 800635a:	4293      	cmp	r3, r2
 800635c:	d009      	beq.n	8006372 <HAL_TIM_PWM_Start_DMA+0x36e>
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	4a38      	ldr	r2, [pc, #224]	@ (8006444 <HAL_TIM_PWM_Start_DMA+0x440>)
 8006364:	4293      	cmp	r3, r2
 8006366:	d004      	beq.n	8006372 <HAL_TIM_PWM_Start_DMA+0x36e>
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	4a36      	ldr	r2, [pc, #216]	@ (8006448 <HAL_TIM_PWM_Start_DMA+0x444>)
 800636e:	4293      	cmp	r3, r2
 8006370:	d101      	bne.n	8006376 <HAL_TIM_PWM_Start_DMA+0x372>
 8006372:	2301      	movs	r3, #1
 8006374:	e000      	b.n	8006378 <HAL_TIM_PWM_Start_DMA+0x374>
 8006376:	2300      	movs	r3, #0
 8006378:	2b00      	cmp	r3, #0
 800637a:	d007      	beq.n	800638c <HAL_TIM_PWM_Start_DMA+0x388>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800638a:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	4a28      	ldr	r2, [pc, #160]	@ (8006434 <HAL_TIM_PWM_Start_DMA+0x430>)
 8006392:	4293      	cmp	r3, r2
 8006394:	d022      	beq.n	80063dc <HAL_TIM_PWM_Start_DMA+0x3d8>
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800639e:	d01d      	beq.n	80063dc <HAL_TIM_PWM_Start_DMA+0x3d8>
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	4a29      	ldr	r2, [pc, #164]	@ (800644c <HAL_TIM_PWM_Start_DMA+0x448>)
 80063a6:	4293      	cmp	r3, r2
 80063a8:	d018      	beq.n	80063dc <HAL_TIM_PWM_Start_DMA+0x3d8>
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	4a28      	ldr	r2, [pc, #160]	@ (8006450 <HAL_TIM_PWM_Start_DMA+0x44c>)
 80063b0:	4293      	cmp	r3, r2
 80063b2:	d013      	beq.n	80063dc <HAL_TIM_PWM_Start_DMA+0x3d8>
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	4a26      	ldr	r2, [pc, #152]	@ (8006454 <HAL_TIM_PWM_Start_DMA+0x450>)
 80063ba:	4293      	cmp	r3, r2
 80063bc:	d00e      	beq.n	80063dc <HAL_TIM_PWM_Start_DMA+0x3d8>
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	4a1d      	ldr	r2, [pc, #116]	@ (8006438 <HAL_TIM_PWM_Start_DMA+0x434>)
 80063c4:	4293      	cmp	r3, r2
 80063c6:	d009      	beq.n	80063dc <HAL_TIM_PWM_Start_DMA+0x3d8>
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	4a1b      	ldr	r2, [pc, #108]	@ (800643c <HAL_TIM_PWM_Start_DMA+0x438>)
 80063ce:	4293      	cmp	r3, r2
 80063d0:	d004      	beq.n	80063dc <HAL_TIM_PWM_Start_DMA+0x3d8>
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	4a1c      	ldr	r2, [pc, #112]	@ (8006448 <HAL_TIM_PWM_Start_DMA+0x444>)
 80063d8:	4293      	cmp	r3, r2
 80063da:	d115      	bne.n	8006408 <HAL_TIM_PWM_Start_DMA+0x404>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	689a      	ldr	r2, [r3, #8]
 80063e2:	4b1d      	ldr	r3, [pc, #116]	@ (8006458 <HAL_TIM_PWM_Start_DMA+0x454>)
 80063e4:	4013      	ands	r3, r2
 80063e6:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80063e8:	693b      	ldr	r3, [r7, #16]
 80063ea:	2b06      	cmp	r3, #6
 80063ec:	d015      	beq.n	800641a <HAL_TIM_PWM_Start_DMA+0x416>
 80063ee:	693b      	ldr	r3, [r7, #16]
 80063f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80063f4:	d011      	beq.n	800641a <HAL_TIM_PWM_Start_DMA+0x416>
      {
        __HAL_TIM_ENABLE(htim);
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	681a      	ldr	r2, [r3, #0]
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	f042 0201 	orr.w	r2, r2, #1
 8006404:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006406:	e008      	b.n	800641a <HAL_TIM_PWM_Start_DMA+0x416>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	681a      	ldr	r2, [r3, #0]
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	f042 0201 	orr.w	r2, r2, #1
 8006416:	601a      	str	r2, [r3, #0]
 8006418:	e000      	b.n	800641c <HAL_TIM_PWM_Start_DMA+0x418>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800641a:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800641c:	7dfb      	ldrb	r3, [r7, #23]
}
 800641e:	4618      	mov	r0, r3
 8006420:	3718      	adds	r7, #24
 8006422:	46bd      	mov	sp, r7
 8006424:	bd80      	pop	{r7, pc}
 8006426:	bf00      	nop
 8006428:	08007537 	.word	0x08007537
 800642c:	080075e3 	.word	0x080075e3
 8006430:	080074a1 	.word	0x080074a1
 8006434:	40012c00 	.word	0x40012c00
 8006438:	40013400 	.word	0x40013400
 800643c:	40014000 	.word	0x40014000
 8006440:	40014400 	.word	0x40014400
 8006444:	40014800 	.word	0x40014800
 8006448:	40015000 	.word	0x40015000
 800644c:	40000400 	.word	0x40000400
 8006450:	40000800 	.word	0x40000800
 8006454:	40000c00 	.word	0x40000c00
 8006458:	00010007 	.word	0x00010007

0800645c <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800645c:	b580      	push	{r7, lr}
 800645e:	b084      	sub	sp, #16
 8006460:	af00      	add	r7, sp, #0
 8006462:	6078      	str	r0, [r7, #4]
 8006464:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006466:	2300      	movs	r3, #0
 8006468:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  switch (Channel)
 800646a:	683b      	ldr	r3, [r7, #0]
 800646c:	2b0c      	cmp	r3, #12
 800646e:	d855      	bhi.n	800651c <HAL_TIM_PWM_Stop_DMA+0xc0>
 8006470:	a201      	add	r2, pc, #4	@ (adr r2, 8006478 <HAL_TIM_PWM_Stop_DMA+0x1c>)
 8006472:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006476:	bf00      	nop
 8006478:	080064ad 	.word	0x080064ad
 800647c:	0800651d 	.word	0x0800651d
 8006480:	0800651d 	.word	0x0800651d
 8006484:	0800651d 	.word	0x0800651d
 8006488:	080064c9 	.word	0x080064c9
 800648c:	0800651d 	.word	0x0800651d
 8006490:	0800651d 	.word	0x0800651d
 8006494:	0800651d 	.word	0x0800651d
 8006498:	080064e5 	.word	0x080064e5
 800649c:	0800651d 	.word	0x0800651d
 80064a0:	0800651d 	.word	0x0800651d
 80064a4:	0800651d 	.word	0x0800651d
 80064a8:	08006501 	.word	0x08006501
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	68da      	ldr	r2, [r3, #12]
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80064ba:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064c0:	4618      	mov	r0, r3
 80064c2:	f7fd fef3 	bl	80042ac <HAL_DMA_Abort_IT>
      break;
 80064c6:	e02c      	b.n	8006522 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	68da      	ldr	r2, [r3, #12]
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80064d6:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064dc:	4618      	mov	r0, r3
 80064de:	f7fd fee5 	bl	80042ac <HAL_DMA_Abort_IT>
      break;
 80064e2:	e01e      	b.n	8006522 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	68da      	ldr	r2, [r3, #12]
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80064f2:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064f8:	4618      	mov	r0, r3
 80064fa:	f7fd fed7 	bl	80042ac <HAL_DMA_Abort_IT>
      break;
 80064fe:	e010      	b.n	8006522 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	68da      	ldr	r2, [r3, #12]
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800650e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006514:	4618      	mov	r0, r3
 8006516:	f7fd fec9 	bl	80042ac <HAL_DMA_Abort_IT>
      break;
 800651a:	e002      	b.n	8006522 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 800651c:	2301      	movs	r3, #1
 800651e:	73fb      	strb	r3, [r7, #15]
      break;
 8006520:	bf00      	nop
  }

  if (status == HAL_OK)
 8006522:	7bfb      	ldrb	r3, [r7, #15]
 8006524:	2b00      	cmp	r3, #0
 8006526:	f040 8086 	bne.w	8006636 <HAL_TIM_PWM_Stop_DMA+0x1da>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	2200      	movs	r2, #0
 8006530:	6839      	ldr	r1, [r7, #0]
 8006532:	4618      	mov	r0, r3
 8006534:	f001 fd06 	bl	8007f44 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	4a40      	ldr	r2, [pc, #256]	@ (8006640 <HAL_TIM_PWM_Stop_DMA+0x1e4>)
 800653e:	4293      	cmp	r3, r2
 8006540:	d018      	beq.n	8006574 <HAL_TIM_PWM_Stop_DMA+0x118>
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	4a3f      	ldr	r2, [pc, #252]	@ (8006644 <HAL_TIM_PWM_Stop_DMA+0x1e8>)
 8006548:	4293      	cmp	r3, r2
 800654a:	d013      	beq.n	8006574 <HAL_TIM_PWM_Stop_DMA+0x118>
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	4a3d      	ldr	r2, [pc, #244]	@ (8006648 <HAL_TIM_PWM_Stop_DMA+0x1ec>)
 8006552:	4293      	cmp	r3, r2
 8006554:	d00e      	beq.n	8006574 <HAL_TIM_PWM_Stop_DMA+0x118>
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	4a3c      	ldr	r2, [pc, #240]	@ (800664c <HAL_TIM_PWM_Stop_DMA+0x1f0>)
 800655c:	4293      	cmp	r3, r2
 800655e:	d009      	beq.n	8006574 <HAL_TIM_PWM_Stop_DMA+0x118>
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	4a3a      	ldr	r2, [pc, #232]	@ (8006650 <HAL_TIM_PWM_Stop_DMA+0x1f4>)
 8006566:	4293      	cmp	r3, r2
 8006568:	d004      	beq.n	8006574 <HAL_TIM_PWM_Stop_DMA+0x118>
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	4a39      	ldr	r2, [pc, #228]	@ (8006654 <HAL_TIM_PWM_Stop_DMA+0x1f8>)
 8006570:	4293      	cmp	r3, r2
 8006572:	d101      	bne.n	8006578 <HAL_TIM_PWM_Stop_DMA+0x11c>
 8006574:	2301      	movs	r3, #1
 8006576:	e000      	b.n	800657a <HAL_TIM_PWM_Stop_DMA+0x11e>
 8006578:	2300      	movs	r3, #0
 800657a:	2b00      	cmp	r3, #0
 800657c:	d017      	beq.n	80065ae <HAL_TIM_PWM_Stop_DMA+0x152>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	6a1a      	ldr	r2, [r3, #32]
 8006584:	f241 1311 	movw	r3, #4369	@ 0x1111
 8006588:	4013      	ands	r3, r2
 800658a:	2b00      	cmp	r3, #0
 800658c:	d10f      	bne.n	80065ae <HAL_TIM_PWM_Stop_DMA+0x152>
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	6a1a      	ldr	r2, [r3, #32]
 8006594:	f244 4344 	movw	r3, #17476	@ 0x4444
 8006598:	4013      	ands	r3, r2
 800659a:	2b00      	cmp	r3, #0
 800659c:	d107      	bne.n	80065ae <HAL_TIM_PWM_Stop_DMA+0x152>
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80065ac:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	6a1a      	ldr	r2, [r3, #32]
 80065b4:	f241 1311 	movw	r3, #4369	@ 0x1111
 80065b8:	4013      	ands	r3, r2
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d10f      	bne.n	80065de <HAL_TIM_PWM_Stop_DMA+0x182>
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	6a1a      	ldr	r2, [r3, #32]
 80065c4:	f244 4344 	movw	r3, #17476	@ 0x4444
 80065c8:	4013      	ands	r3, r2
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d107      	bne.n	80065de <HAL_TIM_PWM_Stop_DMA+0x182>
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	681a      	ldr	r2, [r3, #0]
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	f022 0201 	bic.w	r2, r2, #1
 80065dc:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80065de:	683b      	ldr	r3, [r7, #0]
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d104      	bne.n	80065ee <HAL_TIM_PWM_Stop_DMA+0x192>
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	2201      	movs	r2, #1
 80065e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80065ec:	e023      	b.n	8006636 <HAL_TIM_PWM_Stop_DMA+0x1da>
 80065ee:	683b      	ldr	r3, [r7, #0]
 80065f0:	2b04      	cmp	r3, #4
 80065f2:	d104      	bne.n	80065fe <HAL_TIM_PWM_Stop_DMA+0x1a2>
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	2201      	movs	r2, #1
 80065f8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80065fc:	e01b      	b.n	8006636 <HAL_TIM_PWM_Stop_DMA+0x1da>
 80065fe:	683b      	ldr	r3, [r7, #0]
 8006600:	2b08      	cmp	r3, #8
 8006602:	d104      	bne.n	800660e <HAL_TIM_PWM_Stop_DMA+0x1b2>
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	2201      	movs	r2, #1
 8006608:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800660c:	e013      	b.n	8006636 <HAL_TIM_PWM_Stop_DMA+0x1da>
 800660e:	683b      	ldr	r3, [r7, #0]
 8006610:	2b0c      	cmp	r3, #12
 8006612:	d104      	bne.n	800661e <HAL_TIM_PWM_Stop_DMA+0x1c2>
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	2201      	movs	r2, #1
 8006618:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800661c:	e00b      	b.n	8006636 <HAL_TIM_PWM_Stop_DMA+0x1da>
 800661e:	683b      	ldr	r3, [r7, #0]
 8006620:	2b10      	cmp	r3, #16
 8006622:	d104      	bne.n	800662e <HAL_TIM_PWM_Stop_DMA+0x1d2>
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	2201      	movs	r2, #1
 8006628:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800662c:	e003      	b.n	8006636 <HAL_TIM_PWM_Stop_DMA+0x1da>
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	2201      	movs	r2, #1
 8006632:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  }

  /* Return function status */
  return status;
 8006636:	7bfb      	ldrb	r3, [r7, #15]
}
 8006638:	4618      	mov	r0, r3
 800663a:	3710      	adds	r7, #16
 800663c:	46bd      	mov	sp, r7
 800663e:	bd80      	pop	{r7, pc}
 8006640:	40012c00 	.word	0x40012c00
 8006644:	40013400 	.word	0x40013400
 8006648:	40014000 	.word	0x40014000
 800664c:	40014400 	.word	0x40014400
 8006650:	40014800 	.word	0x40014800
 8006654:	40015000 	.word	0x40015000

08006658 <HAL_TIM_OnePulse_Start_IT>:
  * @param  htim TIM One Pulse handle
  * @param  OutputChannel See note above
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 8006658:	b580      	push	{r7, lr}
 800665a:	b084      	sub	sp, #16
 800665c:	af00      	add	r7, sp, #0
 800665e:	6078      	str	r0, [r7, #4]
 8006660:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006668:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006670:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006678:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006680:	733b      	strb	r3, [r7, #12]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(OutputChannel);

  /* Check the TIM channels state */
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006682:	7bfb      	ldrb	r3, [r7, #15]
 8006684:	2b01      	cmp	r3, #1
 8006686:	d108      	bne.n	800669a <HAL_TIM_OnePulse_Start_IT+0x42>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006688:	7bbb      	ldrb	r3, [r7, #14]
 800668a:	2b01      	cmp	r3, #1
 800668c:	d105      	bne.n	800669a <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800668e:	7b7b      	ldrb	r3, [r7, #13]
 8006690:	2b01      	cmp	r3, #1
 8006692:	d102      	bne.n	800669a <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006694:	7b3b      	ldrb	r3, [r7, #12]
 8006696:	2b01      	cmp	r3, #1
 8006698:	d001      	beq.n	800669e <HAL_TIM_OnePulse_Start_IT+0x46>
  {
    return HAL_ERROR;
 800669a:	2301      	movs	r3, #1
 800669c:	e059      	b.n	8006752 <HAL_TIM_OnePulse_Start_IT+0xfa>
  }

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	2202      	movs	r2, #2
 80066a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	2202      	movs	r2, #2
 80066aa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	2202      	movs	r2, #2
 80066b2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	2202      	movs	r2, #2
 80066ba:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

    No need to enable the counter, it's enabled automatically by hardware
    (the counter starts in response to a stimulus and generate a pulse */

  /* Enable the TIM Capture/Compare 1 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	68da      	ldr	r2, [r3, #12]
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	f042 0202 	orr.w	r2, r2, #2
 80066cc:	60da      	str	r2, [r3, #12]

  /* Enable the TIM Capture/Compare 2 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	68da      	ldr	r2, [r3, #12]
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	f042 0204 	orr.w	r2, r2, #4
 80066dc:	60da      	str	r2, [r3, #12]

  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	2201      	movs	r2, #1
 80066e4:	2100      	movs	r1, #0
 80066e6:	4618      	mov	r0, r3
 80066e8:	f001 fc2c 	bl	8007f44 <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	2201      	movs	r2, #1
 80066f2:	2104      	movs	r1, #4
 80066f4:	4618      	mov	r0, r3
 80066f6:	f001 fc25 	bl	8007f44 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	4a17      	ldr	r2, [pc, #92]	@ (800675c <HAL_TIM_OnePulse_Start_IT+0x104>)
 8006700:	4293      	cmp	r3, r2
 8006702:	d018      	beq.n	8006736 <HAL_TIM_OnePulse_Start_IT+0xde>
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	4a15      	ldr	r2, [pc, #84]	@ (8006760 <HAL_TIM_OnePulse_Start_IT+0x108>)
 800670a:	4293      	cmp	r3, r2
 800670c:	d013      	beq.n	8006736 <HAL_TIM_OnePulse_Start_IT+0xde>
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	4a14      	ldr	r2, [pc, #80]	@ (8006764 <HAL_TIM_OnePulse_Start_IT+0x10c>)
 8006714:	4293      	cmp	r3, r2
 8006716:	d00e      	beq.n	8006736 <HAL_TIM_OnePulse_Start_IT+0xde>
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	4a12      	ldr	r2, [pc, #72]	@ (8006768 <HAL_TIM_OnePulse_Start_IT+0x110>)
 800671e:	4293      	cmp	r3, r2
 8006720:	d009      	beq.n	8006736 <HAL_TIM_OnePulse_Start_IT+0xde>
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	4a11      	ldr	r2, [pc, #68]	@ (800676c <HAL_TIM_OnePulse_Start_IT+0x114>)
 8006728:	4293      	cmp	r3, r2
 800672a:	d004      	beq.n	8006736 <HAL_TIM_OnePulse_Start_IT+0xde>
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	4a0f      	ldr	r2, [pc, #60]	@ (8006770 <HAL_TIM_OnePulse_Start_IT+0x118>)
 8006732:	4293      	cmp	r3, r2
 8006734:	d101      	bne.n	800673a <HAL_TIM_OnePulse_Start_IT+0xe2>
 8006736:	2301      	movs	r3, #1
 8006738:	e000      	b.n	800673c <HAL_TIM_OnePulse_Start_IT+0xe4>
 800673a:	2300      	movs	r3, #0
 800673c:	2b00      	cmp	r3, #0
 800673e:	d007      	beq.n	8006750 <HAL_TIM_OnePulse_Start_IT+0xf8>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800674e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8006750:	2300      	movs	r3, #0
}
 8006752:	4618      	mov	r0, r3
 8006754:	3710      	adds	r7, #16
 8006756:	46bd      	mov	sp, r7
 8006758:	bd80      	pop	{r7, pc}
 800675a:	bf00      	nop
 800675c:	40012c00 	.word	0x40012c00
 8006760:	40013400 	.word	0x40013400
 8006764:	40014000 	.word	0x40014000
 8006768:	40014400 	.word	0x40014400
 800676c:	40014800 	.word	0x40014800
 8006770:	40015000 	.word	0x40015000

08006774 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8006774:	b580      	push	{r7, lr}
 8006776:	b086      	sub	sp, #24
 8006778:	af00      	add	r7, sp, #0
 800677a:	6078      	str	r0, [r7, #4]
 800677c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	2b00      	cmp	r3, #0
 8006782:	d101      	bne.n	8006788 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8006784:	2301      	movs	r3, #1
 8006786:	e0a2      	b.n	80068ce <HAL_TIM_Encoder_Init+0x15a>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800678e:	b2db      	uxtb	r3, r3
 8006790:	2b00      	cmp	r3, #0
 8006792:	d111      	bne.n	80067b8 <HAL_TIM_Encoder_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	2200      	movs	r2, #0
 8006798:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800679c:	6878      	ldr	r0, [r7, #4]
 800679e:	f001 fbf7 	bl	8007f90 <TIM_ResetCallback>

    if (htim->Encoder_MspInitCallback == NULL)
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d102      	bne.n	80067b0 <HAL_TIM_Encoder_Init+0x3c>
    {
      htim->Encoder_MspInitCallback = HAL_TIM_Encoder_MspInit;
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	4a4a      	ldr	r2, [pc, #296]	@ (80068d8 <HAL_TIM_Encoder_Init+0x164>)
 80067ae:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80067b4:	6878      	ldr	r0, [r7, #4]
 80067b6:	4798      	blx	r3
    HAL_TIM_Encoder_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	2202      	movs	r2, #2
 80067bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	689b      	ldr	r3, [r3, #8]
 80067c6:	687a      	ldr	r2, [r7, #4]
 80067c8:	6812      	ldr	r2, [r2, #0]
 80067ca:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 80067ce:	f023 0307 	bic.w	r3, r3, #7
 80067d2:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681a      	ldr	r2, [r3, #0]
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	3304      	adds	r3, #4
 80067dc:	4619      	mov	r1, r3
 80067de:	4610      	mov	r0, r2
 80067e0:	f000 ff36 	bl	8007650 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	689b      	ldr	r3, [r3, #8]
 80067ea:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	699b      	ldr	r3, [r3, #24]
 80067f2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	6a1b      	ldr	r3, [r3, #32]
 80067fa:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80067fc:	683b      	ldr	r3, [r7, #0]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	697a      	ldr	r2, [r7, #20]
 8006802:	4313      	orrs	r3, r2
 8006804:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8006806:	693b      	ldr	r3, [r7, #16]
 8006808:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800680c:	f023 0303 	bic.w	r3, r3, #3
 8006810:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006812:	683b      	ldr	r3, [r7, #0]
 8006814:	689a      	ldr	r2, [r3, #8]
 8006816:	683b      	ldr	r3, [r7, #0]
 8006818:	699b      	ldr	r3, [r3, #24]
 800681a:	021b      	lsls	r3, r3, #8
 800681c:	4313      	orrs	r3, r2
 800681e:	693a      	ldr	r2, [r7, #16]
 8006820:	4313      	orrs	r3, r2
 8006822:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006824:	693b      	ldr	r3, [r7, #16]
 8006826:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800682a:	f023 030c 	bic.w	r3, r3, #12
 800682e:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8006830:	693b      	ldr	r3, [r7, #16]
 8006832:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006836:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800683a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800683c:	683b      	ldr	r3, [r7, #0]
 800683e:	68da      	ldr	r2, [r3, #12]
 8006840:	683b      	ldr	r3, [r7, #0]
 8006842:	69db      	ldr	r3, [r3, #28]
 8006844:	021b      	lsls	r3, r3, #8
 8006846:	4313      	orrs	r3, r2
 8006848:	693a      	ldr	r2, [r7, #16]
 800684a:	4313      	orrs	r3, r2
 800684c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800684e:	683b      	ldr	r3, [r7, #0]
 8006850:	691b      	ldr	r3, [r3, #16]
 8006852:	011a      	lsls	r2, r3, #4
 8006854:	683b      	ldr	r3, [r7, #0]
 8006856:	6a1b      	ldr	r3, [r3, #32]
 8006858:	031b      	lsls	r3, r3, #12
 800685a:	4313      	orrs	r3, r2
 800685c:	693a      	ldr	r2, [r7, #16]
 800685e:	4313      	orrs	r3, r2
 8006860:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8006868:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8006870:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006872:	683b      	ldr	r3, [r7, #0]
 8006874:	685a      	ldr	r2, [r3, #4]
 8006876:	683b      	ldr	r3, [r7, #0]
 8006878:	695b      	ldr	r3, [r3, #20]
 800687a:	011b      	lsls	r3, r3, #4
 800687c:	4313      	orrs	r3, r2
 800687e:	68fa      	ldr	r2, [r7, #12]
 8006880:	4313      	orrs	r3, r2
 8006882:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	697a      	ldr	r2, [r7, #20]
 800688a:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	693a      	ldr	r2, [r7, #16]
 8006892:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	68fa      	ldr	r2, [r7, #12]
 800689a:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	2201      	movs	r2, #1
 80068a0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	2201      	movs	r2, #1
 80068a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	2201      	movs	r2, #1
 80068b0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	2201      	movs	r2, #1
 80068b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	2201      	movs	r2, #1
 80068c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	2201      	movs	r2, #1
 80068c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80068cc:	2300      	movs	r3, #0
}
 80068ce:	4618      	mov	r0, r3
 80068d0:	3718      	adds	r7, #24
 80068d2:	46bd      	mov	sp, r7
 80068d4:	bd80      	pop	{r7, pc}
 80068d6:	bf00      	nop
 80068d8:	08003575 	.word	0x08003575

080068dc <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80068dc:	b580      	push	{r7, lr}
 80068de:	b084      	sub	sp, #16
 80068e0:	af00      	add	r7, sp, #0
 80068e2:	6078      	str	r0, [r7, #4]
 80068e4:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80068ec:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80068f4:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80068fc:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006904:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8006906:	683b      	ldr	r3, [r7, #0]
 8006908:	2b00      	cmp	r3, #0
 800690a:	d110      	bne.n	800692e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800690c:	7bfb      	ldrb	r3, [r7, #15]
 800690e:	2b01      	cmp	r3, #1
 8006910:	d102      	bne.n	8006918 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8006912:	7b7b      	ldrb	r3, [r7, #13]
 8006914:	2b01      	cmp	r3, #1
 8006916:	d001      	beq.n	800691c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8006918:	2301      	movs	r3, #1
 800691a:	e069      	b.n	80069f0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	2202      	movs	r2, #2
 8006920:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	2202      	movs	r2, #2
 8006928:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800692c:	e031      	b.n	8006992 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800692e:	683b      	ldr	r3, [r7, #0]
 8006930:	2b04      	cmp	r3, #4
 8006932:	d110      	bne.n	8006956 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006934:	7bbb      	ldrb	r3, [r7, #14]
 8006936:	2b01      	cmp	r3, #1
 8006938:	d102      	bne.n	8006940 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800693a:	7b3b      	ldrb	r3, [r7, #12]
 800693c:	2b01      	cmp	r3, #1
 800693e:	d001      	beq.n	8006944 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8006940:	2301      	movs	r3, #1
 8006942:	e055      	b.n	80069f0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	2202      	movs	r2, #2
 8006948:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	2202      	movs	r2, #2
 8006950:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006954:	e01d      	b.n	8006992 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006956:	7bfb      	ldrb	r3, [r7, #15]
 8006958:	2b01      	cmp	r3, #1
 800695a:	d108      	bne.n	800696e <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800695c:	7bbb      	ldrb	r3, [r7, #14]
 800695e:	2b01      	cmp	r3, #1
 8006960:	d105      	bne.n	800696e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006962:	7b7b      	ldrb	r3, [r7, #13]
 8006964:	2b01      	cmp	r3, #1
 8006966:	d102      	bne.n	800696e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006968:	7b3b      	ldrb	r3, [r7, #12]
 800696a:	2b01      	cmp	r3, #1
 800696c:	d001      	beq.n	8006972 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800696e:	2301      	movs	r3, #1
 8006970:	e03e      	b.n	80069f0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	2202      	movs	r2, #2
 8006976:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	2202      	movs	r2, #2
 800697e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	2202      	movs	r2, #2
 8006986:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	2202      	movs	r2, #2
 800698e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8006992:	683b      	ldr	r3, [r7, #0]
 8006994:	2b00      	cmp	r3, #0
 8006996:	d003      	beq.n	80069a0 <HAL_TIM_Encoder_Start+0xc4>
 8006998:	683b      	ldr	r3, [r7, #0]
 800699a:	2b04      	cmp	r3, #4
 800699c:	d008      	beq.n	80069b0 <HAL_TIM_Encoder_Start+0xd4>
 800699e:	e00f      	b.n	80069c0 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	2201      	movs	r2, #1
 80069a6:	2100      	movs	r1, #0
 80069a8:	4618      	mov	r0, r3
 80069aa:	f001 facb 	bl	8007f44 <TIM_CCxChannelCmd>
      break;
 80069ae:	e016      	b.n	80069de <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	2201      	movs	r2, #1
 80069b6:	2104      	movs	r1, #4
 80069b8:	4618      	mov	r0, r3
 80069ba:	f001 fac3 	bl	8007f44 <TIM_CCxChannelCmd>
      break;
 80069be:	e00e      	b.n	80069de <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	2201      	movs	r2, #1
 80069c6:	2100      	movs	r1, #0
 80069c8:	4618      	mov	r0, r3
 80069ca:	f001 fabb 	bl	8007f44 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	2201      	movs	r2, #1
 80069d4:	2104      	movs	r1, #4
 80069d6:	4618      	mov	r0, r3
 80069d8:	f001 fab4 	bl	8007f44 <TIM_CCxChannelCmd>
      break;
 80069dc:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	681a      	ldr	r2, [r3, #0]
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	f042 0201 	orr.w	r2, r2, #1
 80069ec:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80069ee:	2300      	movs	r3, #0
}
 80069f0:	4618      	mov	r0, r3
 80069f2:	3710      	adds	r7, #16
 80069f4:	46bd      	mov	sp, r7
 80069f6:	bd80      	pop	{r7, pc}

080069f8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80069f8:	b580      	push	{r7, lr}
 80069fa:	b084      	sub	sp, #16
 80069fc:	af00      	add	r7, sp, #0
 80069fe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	68db      	ldr	r3, [r3, #12]
 8006a06:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	691b      	ldr	r3, [r3, #16]
 8006a0e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006a10:	68bb      	ldr	r3, [r7, #8]
 8006a12:	f003 0302 	and.w	r3, r3, #2
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d026      	beq.n	8006a68 <HAL_TIM_IRQHandler+0x70>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	f003 0302 	and.w	r3, r3, #2
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d021      	beq.n	8006a68 <HAL_TIM_IRQHandler+0x70>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	f06f 0202 	mvn.w	r2, #2
 8006a2c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	2201      	movs	r2, #1
 8006a32:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	699b      	ldr	r3, [r3, #24]
 8006a3a:	f003 0303 	and.w	r3, r3, #3
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d005      	beq.n	8006a4e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006a48:	6878      	ldr	r0, [r7, #4]
 8006a4a:	4798      	blx	r3
 8006a4c:	e009      	b.n	8006a62 <HAL_TIM_IRQHandler+0x6a>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006a54:	6878      	ldr	r0, [r7, #4]
 8006a56:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006a5e:	6878      	ldr	r0, [r7, #4]
 8006a60:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	2200      	movs	r2, #0
 8006a66:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006a68:	68bb      	ldr	r3, [r7, #8]
 8006a6a:	f003 0304 	and.w	r3, r3, #4
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d026      	beq.n	8006ac0 <HAL_TIM_IRQHandler+0xc8>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	f003 0304 	and.w	r3, r3, #4
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d021      	beq.n	8006ac0 <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	f06f 0204 	mvn.w	r2, #4
 8006a84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	2202      	movs	r2, #2
 8006a8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	699b      	ldr	r3, [r3, #24]
 8006a92:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d005      	beq.n	8006aa6 <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006aa0:	6878      	ldr	r0, [r7, #4]
 8006aa2:	4798      	blx	r3
 8006aa4:	e009      	b.n	8006aba <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006aac:	6878      	ldr	r0, [r7, #4]
 8006aae:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006ab6:	6878      	ldr	r0, [r7, #4]
 8006ab8:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	2200      	movs	r2, #0
 8006abe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006ac0:	68bb      	ldr	r3, [r7, #8]
 8006ac2:	f003 0308 	and.w	r3, r3, #8
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d026      	beq.n	8006b18 <HAL_TIM_IRQHandler+0x120>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	f003 0308 	and.w	r3, r3, #8
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d021      	beq.n	8006b18 <HAL_TIM_IRQHandler+0x120>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	f06f 0208 	mvn.w	r2, #8
 8006adc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	2204      	movs	r2, #4
 8006ae2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	69db      	ldr	r3, [r3, #28]
 8006aea:	f003 0303 	and.w	r3, r3, #3
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d005      	beq.n	8006afe <HAL_TIM_IRQHandler+0x106>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006af8:	6878      	ldr	r0, [r7, #4]
 8006afa:	4798      	blx	r3
 8006afc:	e009      	b.n	8006b12 <HAL_TIM_IRQHandler+0x11a>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006b04:	6878      	ldr	r0, [r7, #4]
 8006b06:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006b0e:	6878      	ldr	r0, [r7, #4]
 8006b10:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	2200      	movs	r2, #0
 8006b16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006b18:	68bb      	ldr	r3, [r7, #8]
 8006b1a:	f003 0310 	and.w	r3, r3, #16
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d026      	beq.n	8006b70 <HAL_TIM_IRQHandler+0x178>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	f003 0310 	and.w	r3, r3, #16
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d021      	beq.n	8006b70 <HAL_TIM_IRQHandler+0x178>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	f06f 0210 	mvn.w	r2, #16
 8006b34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	2208      	movs	r2, #8
 8006b3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	69db      	ldr	r3, [r3, #28]
 8006b42:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d005      	beq.n	8006b56 <HAL_TIM_IRQHandler+0x15e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006b50:	6878      	ldr	r0, [r7, #4]
 8006b52:	4798      	blx	r3
 8006b54:	e009      	b.n	8006b6a <HAL_TIM_IRQHandler+0x172>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006b5c:	6878      	ldr	r0, [r7, #4]
 8006b5e:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006b66:	6878      	ldr	r0, [r7, #4]
 8006b68:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	2200      	movs	r2, #0
 8006b6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006b70:	68bb      	ldr	r3, [r7, #8]
 8006b72:	f003 0301 	and.w	r3, r3, #1
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d00e      	beq.n	8006b98 <HAL_TIM_IRQHandler+0x1a0>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	f003 0301 	and.w	r3, r3, #1
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d009      	beq.n	8006b98 <HAL_TIM_IRQHandler+0x1a0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	f06f 0201 	mvn.w	r2, #1
 8006b8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006b94:	6878      	ldr	r0, [r7, #4]
 8006b96:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006b98:	68bb      	ldr	r3, [r7, #8]
 8006b9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d104      	bne.n	8006bac <HAL_TIM_IRQHandler+0x1b4>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8006ba2:	68bb      	ldr	r3, [r7, #8]
 8006ba4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d00e      	beq.n	8006bca <HAL_TIM_IRQHandler+0x1d2>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d009      	beq.n	8006bca <HAL_TIM_IRQHandler+0x1d2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8006bbe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006bc6:	6878      	ldr	r0, [r7, #4]
 8006bc8:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006bca:	68bb      	ldr	r3, [r7, #8]
 8006bcc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d00e      	beq.n	8006bf2 <HAL_TIM_IRQHandler+0x1fa>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d009      	beq.n	8006bf2 <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006be6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8006bee:	6878      	ldr	r0, [r7, #4]
 8006bf0:	4798      	blx	r3
      HAL_TIMEx_Break2Callback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006bf2:	68bb      	ldr	r3, [r7, #8]
 8006bf4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d00e      	beq.n	8006c1a <HAL_TIM_IRQHandler+0x222>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d009      	beq.n	8006c1a <HAL_TIM_IRQHandler+0x222>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006c0e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006c16:	6878      	ldr	r0, [r7, #4]
 8006c18:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006c1a:	68bb      	ldr	r3, [r7, #8]
 8006c1c:	f003 0320 	and.w	r3, r3, #32
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d00e      	beq.n	8006c42 <HAL_TIM_IRQHandler+0x24a>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	f003 0320 	and.w	r3, r3, #32
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d009      	beq.n	8006c42 <HAL_TIM_IRQHandler+0x24a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	f06f 0220 	mvn.w	r2, #32
 8006c36:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006c3e:	6878      	ldr	r0, [r7, #4]
 8006c40:	4798      	blx	r3
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8006c42:	68bb      	ldr	r3, [r7, #8]
 8006c44:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d00e      	beq.n	8006c6a <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d009      	beq.n	8006c6a <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8006c5e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8006c66:	6878      	ldr	r0, [r7, #4]
 8006c68:	4798      	blx	r3
      HAL_TIMEx_EncoderIndexCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8006c6a:	68bb      	ldr	r3, [r7, #8]
 8006c6c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d00e      	beq.n	8006c92 <HAL_TIM_IRQHandler+0x29a>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d009      	beq.n	8006c92 <HAL_TIM_IRQHandler+0x29a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8006c86:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8006c8e:	6878      	ldr	r0, [r7, #4]
 8006c90:	4798      	blx	r3
      HAL_TIMEx_DirectionChangeCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8006c92:	68bb      	ldr	r3, [r7, #8]
 8006c94:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d00e      	beq.n	8006cba <HAL_TIM_IRQHandler+0x2c2>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d009      	beq.n	8006cba <HAL_TIM_IRQHandler+0x2c2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8006cae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8006cb6:	6878      	ldr	r0, [r7, #4]
 8006cb8:	4798      	blx	r3
      HAL_TIMEx_IndexErrorCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8006cba:	68bb      	ldr	r3, [r7, #8]
 8006cbc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d00e      	beq.n	8006ce2 <HAL_TIM_IRQHandler+0x2ea>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d009      	beq.n	8006ce2 <HAL_TIM_IRQHandler+0x2ea>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8006cd6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8006cde:	6878      	ldr	r0, [r7, #4]
 8006ce0:	4798      	blx	r3
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006ce2:	bf00      	nop
 8006ce4:	3710      	adds	r7, #16
 8006ce6:	46bd      	mov	sp, r7
 8006ce8:	bd80      	pop	{r7, pc}
	...

08006cec <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006cec:	b580      	push	{r7, lr}
 8006cee:	b086      	sub	sp, #24
 8006cf0:	af00      	add	r7, sp, #0
 8006cf2:	60f8      	str	r0, [r7, #12]
 8006cf4:	60b9      	str	r1, [r7, #8]
 8006cf6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006cf8:	2300      	movs	r3, #0
 8006cfa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006d02:	2b01      	cmp	r3, #1
 8006d04:	d101      	bne.n	8006d0a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006d06:	2302      	movs	r3, #2
 8006d08:	e0ff      	b.n	8006f0a <HAL_TIM_PWM_ConfigChannel+0x21e>
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	2201      	movs	r2, #1
 8006d0e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	2b14      	cmp	r3, #20
 8006d16:	f200 80f0 	bhi.w	8006efa <HAL_TIM_PWM_ConfigChannel+0x20e>
 8006d1a:	a201      	add	r2, pc, #4	@ (adr r2, 8006d20 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006d1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d20:	08006d75 	.word	0x08006d75
 8006d24:	08006efb 	.word	0x08006efb
 8006d28:	08006efb 	.word	0x08006efb
 8006d2c:	08006efb 	.word	0x08006efb
 8006d30:	08006db5 	.word	0x08006db5
 8006d34:	08006efb 	.word	0x08006efb
 8006d38:	08006efb 	.word	0x08006efb
 8006d3c:	08006efb 	.word	0x08006efb
 8006d40:	08006df7 	.word	0x08006df7
 8006d44:	08006efb 	.word	0x08006efb
 8006d48:	08006efb 	.word	0x08006efb
 8006d4c:	08006efb 	.word	0x08006efb
 8006d50:	08006e37 	.word	0x08006e37
 8006d54:	08006efb 	.word	0x08006efb
 8006d58:	08006efb 	.word	0x08006efb
 8006d5c:	08006efb 	.word	0x08006efb
 8006d60:	08006e79 	.word	0x08006e79
 8006d64:	08006efb 	.word	0x08006efb
 8006d68:	08006efb 	.word	0x08006efb
 8006d6c:	08006efb 	.word	0x08006efb
 8006d70:	08006eb9 	.word	0x08006eb9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	68b9      	ldr	r1, [r7, #8]
 8006d7a:	4618      	mov	r0, r3
 8006d7c:	f000 fd1c 	bl	80077b8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	699a      	ldr	r2, [r3, #24]
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	f042 0208 	orr.w	r2, r2, #8
 8006d8e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	699a      	ldr	r2, [r3, #24]
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	f022 0204 	bic.w	r2, r2, #4
 8006d9e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	6999      	ldr	r1, [r3, #24]
 8006da6:	68bb      	ldr	r3, [r7, #8]
 8006da8:	691a      	ldr	r2, [r3, #16]
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	430a      	orrs	r2, r1
 8006db0:	619a      	str	r2, [r3, #24]
      break;
 8006db2:	e0a5      	b.n	8006f00 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	68b9      	ldr	r1, [r7, #8]
 8006dba:	4618      	mov	r0, r3
 8006dbc:	f000 fd96 	bl	80078ec <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	699a      	ldr	r2, [r3, #24]
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006dce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	699a      	ldr	r2, [r3, #24]
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006dde:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	6999      	ldr	r1, [r3, #24]
 8006de6:	68bb      	ldr	r3, [r7, #8]
 8006de8:	691b      	ldr	r3, [r3, #16]
 8006dea:	021a      	lsls	r2, r3, #8
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	430a      	orrs	r2, r1
 8006df2:	619a      	str	r2, [r3, #24]
      break;
 8006df4:	e084      	b.n	8006f00 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	68b9      	ldr	r1, [r7, #8]
 8006dfc:	4618      	mov	r0, r3
 8006dfe:	f000 fe09 	bl	8007a14 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	69da      	ldr	r2, [r3, #28]
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	f042 0208 	orr.w	r2, r2, #8
 8006e10:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	69da      	ldr	r2, [r3, #28]
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	f022 0204 	bic.w	r2, r2, #4
 8006e20:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	69d9      	ldr	r1, [r3, #28]
 8006e28:	68bb      	ldr	r3, [r7, #8]
 8006e2a:	691a      	ldr	r2, [r3, #16]
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	430a      	orrs	r2, r1
 8006e32:	61da      	str	r2, [r3, #28]
      break;
 8006e34:	e064      	b.n	8006f00 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	68b9      	ldr	r1, [r7, #8]
 8006e3c:	4618      	mov	r0, r3
 8006e3e:	f000 fe7b 	bl	8007b38 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	69da      	ldr	r2, [r3, #28]
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006e50:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	69da      	ldr	r2, [r3, #28]
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006e60:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	69d9      	ldr	r1, [r3, #28]
 8006e68:	68bb      	ldr	r3, [r7, #8]
 8006e6a:	691b      	ldr	r3, [r3, #16]
 8006e6c:	021a      	lsls	r2, r3, #8
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	430a      	orrs	r2, r1
 8006e74:	61da      	str	r2, [r3, #28]
      break;
 8006e76:	e043      	b.n	8006f00 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	68b9      	ldr	r1, [r7, #8]
 8006e7e:	4618      	mov	r0, r3
 8006e80:	f000 feee 	bl	8007c60 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	f042 0208 	orr.w	r2, r2, #8
 8006e92:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	f022 0204 	bic.w	r2, r2, #4
 8006ea2:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8006eaa:	68bb      	ldr	r3, [r7, #8]
 8006eac:	691a      	ldr	r2, [r3, #16]
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	430a      	orrs	r2, r1
 8006eb4:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8006eb6:	e023      	b.n	8006f00 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	68b9      	ldr	r1, [r7, #8]
 8006ebe:	4618      	mov	r0, r3
 8006ec0:	f000 ff38 	bl	8007d34 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006ed2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006ee2:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8006eea:	68bb      	ldr	r3, [r7, #8]
 8006eec:	691b      	ldr	r3, [r3, #16]
 8006eee:	021a      	lsls	r2, r3, #8
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	430a      	orrs	r2, r1
 8006ef6:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8006ef8:	e002      	b.n	8006f00 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8006efa:	2301      	movs	r3, #1
 8006efc:	75fb      	strb	r3, [r7, #23]
      break;
 8006efe:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	2200      	movs	r2, #0
 8006f04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006f08:	7dfb      	ldrb	r3, [r7, #23]
}
 8006f0a:	4618      	mov	r0, r3
 8006f0c:	3718      	adds	r7, #24
 8006f0e:	46bd      	mov	sp, r7
 8006f10:	bd80      	pop	{r7, pc}
 8006f12:	bf00      	nop

08006f14 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006f14:	b580      	push	{r7, lr}
 8006f16:	b084      	sub	sp, #16
 8006f18:	af00      	add	r7, sp, #0
 8006f1a:	6078      	str	r0, [r7, #4]
 8006f1c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006f1e:	2300      	movs	r3, #0
 8006f20:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006f28:	2b01      	cmp	r3, #1
 8006f2a:	d101      	bne.n	8006f30 <HAL_TIM_ConfigClockSource+0x1c>
 8006f2c:	2302      	movs	r3, #2
 8006f2e:	e0f6      	b.n	800711e <HAL_TIM_ConfigClockSource+0x20a>
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	2201      	movs	r2, #1
 8006f34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	2202      	movs	r2, #2
 8006f3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	689b      	ldr	r3, [r3, #8]
 8006f46:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006f48:	68bb      	ldr	r3, [r7, #8]
 8006f4a:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8006f4e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006f52:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006f54:	68bb      	ldr	r3, [r7, #8]
 8006f56:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006f5a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	68ba      	ldr	r2, [r7, #8]
 8006f62:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006f64:	683b      	ldr	r3, [r7, #0]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	4a6f      	ldr	r2, [pc, #444]	@ (8007128 <HAL_TIM_ConfigClockSource+0x214>)
 8006f6a:	4293      	cmp	r3, r2
 8006f6c:	f000 80c1 	beq.w	80070f2 <HAL_TIM_ConfigClockSource+0x1de>
 8006f70:	4a6d      	ldr	r2, [pc, #436]	@ (8007128 <HAL_TIM_ConfigClockSource+0x214>)
 8006f72:	4293      	cmp	r3, r2
 8006f74:	f200 80c6 	bhi.w	8007104 <HAL_TIM_ConfigClockSource+0x1f0>
 8006f78:	4a6c      	ldr	r2, [pc, #432]	@ (800712c <HAL_TIM_ConfigClockSource+0x218>)
 8006f7a:	4293      	cmp	r3, r2
 8006f7c:	f000 80b9 	beq.w	80070f2 <HAL_TIM_ConfigClockSource+0x1de>
 8006f80:	4a6a      	ldr	r2, [pc, #424]	@ (800712c <HAL_TIM_ConfigClockSource+0x218>)
 8006f82:	4293      	cmp	r3, r2
 8006f84:	f200 80be 	bhi.w	8007104 <HAL_TIM_ConfigClockSource+0x1f0>
 8006f88:	4a69      	ldr	r2, [pc, #420]	@ (8007130 <HAL_TIM_ConfigClockSource+0x21c>)
 8006f8a:	4293      	cmp	r3, r2
 8006f8c:	f000 80b1 	beq.w	80070f2 <HAL_TIM_ConfigClockSource+0x1de>
 8006f90:	4a67      	ldr	r2, [pc, #412]	@ (8007130 <HAL_TIM_ConfigClockSource+0x21c>)
 8006f92:	4293      	cmp	r3, r2
 8006f94:	f200 80b6 	bhi.w	8007104 <HAL_TIM_ConfigClockSource+0x1f0>
 8006f98:	4a66      	ldr	r2, [pc, #408]	@ (8007134 <HAL_TIM_ConfigClockSource+0x220>)
 8006f9a:	4293      	cmp	r3, r2
 8006f9c:	f000 80a9 	beq.w	80070f2 <HAL_TIM_ConfigClockSource+0x1de>
 8006fa0:	4a64      	ldr	r2, [pc, #400]	@ (8007134 <HAL_TIM_ConfigClockSource+0x220>)
 8006fa2:	4293      	cmp	r3, r2
 8006fa4:	f200 80ae 	bhi.w	8007104 <HAL_TIM_ConfigClockSource+0x1f0>
 8006fa8:	4a63      	ldr	r2, [pc, #396]	@ (8007138 <HAL_TIM_ConfigClockSource+0x224>)
 8006faa:	4293      	cmp	r3, r2
 8006fac:	f000 80a1 	beq.w	80070f2 <HAL_TIM_ConfigClockSource+0x1de>
 8006fb0:	4a61      	ldr	r2, [pc, #388]	@ (8007138 <HAL_TIM_ConfigClockSource+0x224>)
 8006fb2:	4293      	cmp	r3, r2
 8006fb4:	f200 80a6 	bhi.w	8007104 <HAL_TIM_ConfigClockSource+0x1f0>
 8006fb8:	4a60      	ldr	r2, [pc, #384]	@ (800713c <HAL_TIM_ConfigClockSource+0x228>)
 8006fba:	4293      	cmp	r3, r2
 8006fbc:	f000 8099 	beq.w	80070f2 <HAL_TIM_ConfigClockSource+0x1de>
 8006fc0:	4a5e      	ldr	r2, [pc, #376]	@ (800713c <HAL_TIM_ConfigClockSource+0x228>)
 8006fc2:	4293      	cmp	r3, r2
 8006fc4:	f200 809e 	bhi.w	8007104 <HAL_TIM_ConfigClockSource+0x1f0>
 8006fc8:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8006fcc:	f000 8091 	beq.w	80070f2 <HAL_TIM_ConfigClockSource+0x1de>
 8006fd0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8006fd4:	f200 8096 	bhi.w	8007104 <HAL_TIM_ConfigClockSource+0x1f0>
 8006fd8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006fdc:	f000 8089 	beq.w	80070f2 <HAL_TIM_ConfigClockSource+0x1de>
 8006fe0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006fe4:	f200 808e 	bhi.w	8007104 <HAL_TIM_ConfigClockSource+0x1f0>
 8006fe8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006fec:	d03e      	beq.n	800706c <HAL_TIM_ConfigClockSource+0x158>
 8006fee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006ff2:	f200 8087 	bhi.w	8007104 <HAL_TIM_ConfigClockSource+0x1f0>
 8006ff6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006ffa:	f000 8086 	beq.w	800710a <HAL_TIM_ConfigClockSource+0x1f6>
 8006ffe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007002:	d87f      	bhi.n	8007104 <HAL_TIM_ConfigClockSource+0x1f0>
 8007004:	2b70      	cmp	r3, #112	@ 0x70
 8007006:	d01a      	beq.n	800703e <HAL_TIM_ConfigClockSource+0x12a>
 8007008:	2b70      	cmp	r3, #112	@ 0x70
 800700a:	d87b      	bhi.n	8007104 <HAL_TIM_ConfigClockSource+0x1f0>
 800700c:	2b60      	cmp	r3, #96	@ 0x60
 800700e:	d050      	beq.n	80070b2 <HAL_TIM_ConfigClockSource+0x19e>
 8007010:	2b60      	cmp	r3, #96	@ 0x60
 8007012:	d877      	bhi.n	8007104 <HAL_TIM_ConfigClockSource+0x1f0>
 8007014:	2b50      	cmp	r3, #80	@ 0x50
 8007016:	d03c      	beq.n	8007092 <HAL_TIM_ConfigClockSource+0x17e>
 8007018:	2b50      	cmp	r3, #80	@ 0x50
 800701a:	d873      	bhi.n	8007104 <HAL_TIM_ConfigClockSource+0x1f0>
 800701c:	2b40      	cmp	r3, #64	@ 0x40
 800701e:	d058      	beq.n	80070d2 <HAL_TIM_ConfigClockSource+0x1be>
 8007020:	2b40      	cmp	r3, #64	@ 0x40
 8007022:	d86f      	bhi.n	8007104 <HAL_TIM_ConfigClockSource+0x1f0>
 8007024:	2b30      	cmp	r3, #48	@ 0x30
 8007026:	d064      	beq.n	80070f2 <HAL_TIM_ConfigClockSource+0x1de>
 8007028:	2b30      	cmp	r3, #48	@ 0x30
 800702a:	d86b      	bhi.n	8007104 <HAL_TIM_ConfigClockSource+0x1f0>
 800702c:	2b20      	cmp	r3, #32
 800702e:	d060      	beq.n	80070f2 <HAL_TIM_ConfigClockSource+0x1de>
 8007030:	2b20      	cmp	r3, #32
 8007032:	d867      	bhi.n	8007104 <HAL_TIM_ConfigClockSource+0x1f0>
 8007034:	2b00      	cmp	r3, #0
 8007036:	d05c      	beq.n	80070f2 <HAL_TIM_ConfigClockSource+0x1de>
 8007038:	2b10      	cmp	r3, #16
 800703a:	d05a      	beq.n	80070f2 <HAL_TIM_ConfigClockSource+0x1de>
 800703c:	e062      	b.n	8007104 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007042:	683b      	ldr	r3, [r7, #0]
 8007044:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007046:	683b      	ldr	r3, [r7, #0]
 8007048:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800704a:	683b      	ldr	r3, [r7, #0]
 800704c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800704e:	f000 ff59 	bl	8007f04 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	689b      	ldr	r3, [r3, #8]
 8007058:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800705a:	68bb      	ldr	r3, [r7, #8]
 800705c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007060:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	68ba      	ldr	r2, [r7, #8]
 8007068:	609a      	str	r2, [r3, #8]
      break;
 800706a:	e04f      	b.n	800710c <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007070:	683b      	ldr	r3, [r7, #0]
 8007072:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007074:	683b      	ldr	r3, [r7, #0]
 8007076:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007078:	683b      	ldr	r3, [r7, #0]
 800707a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800707c:	f000 ff42 	bl	8007f04 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	689a      	ldr	r2, [r3, #8]
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800708e:	609a      	str	r2, [r3, #8]
      break;
 8007090:	e03c      	b.n	800710c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007096:	683b      	ldr	r3, [r7, #0]
 8007098:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800709a:	683b      	ldr	r3, [r7, #0]
 800709c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800709e:	461a      	mov	r2, r3
 80070a0:	f000 feb4 	bl	8007e0c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	2150      	movs	r1, #80	@ 0x50
 80070aa:	4618      	mov	r0, r3
 80070ac:	f000 ff0d 	bl	8007eca <TIM_ITRx_SetConfig>
      break;
 80070b0:	e02c      	b.n	800710c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80070b6:	683b      	ldr	r3, [r7, #0]
 80070b8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80070ba:	683b      	ldr	r3, [r7, #0]
 80070bc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80070be:	461a      	mov	r2, r3
 80070c0:	f000 fed3 	bl	8007e6a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	2160      	movs	r1, #96	@ 0x60
 80070ca:	4618      	mov	r0, r3
 80070cc:	f000 fefd 	bl	8007eca <TIM_ITRx_SetConfig>
      break;
 80070d0:	e01c      	b.n	800710c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80070d6:	683b      	ldr	r3, [r7, #0]
 80070d8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80070da:	683b      	ldr	r3, [r7, #0]
 80070dc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80070de:	461a      	mov	r2, r3
 80070e0:	f000 fe94 	bl	8007e0c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	2140      	movs	r1, #64	@ 0x40
 80070ea:	4618      	mov	r0, r3
 80070ec:	f000 feed 	bl	8007eca <TIM_ITRx_SetConfig>
      break;
 80070f0:	e00c      	b.n	800710c <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681a      	ldr	r2, [r3, #0]
 80070f6:	683b      	ldr	r3, [r7, #0]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	4619      	mov	r1, r3
 80070fc:	4610      	mov	r0, r2
 80070fe:	f000 fee4 	bl	8007eca <TIM_ITRx_SetConfig>
      break;
 8007102:	e003      	b.n	800710c <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 8007104:	2301      	movs	r3, #1
 8007106:	73fb      	strb	r3, [r7, #15]
      break;
 8007108:	e000      	b.n	800710c <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 800710a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	2201      	movs	r2, #1
 8007110:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	2200      	movs	r2, #0
 8007118:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800711c:	7bfb      	ldrb	r3, [r7, #15]
}
 800711e:	4618      	mov	r0, r3
 8007120:	3710      	adds	r7, #16
 8007122:	46bd      	mov	sp, r7
 8007124:	bd80      	pop	{r7, pc}
 8007126:	bf00      	nop
 8007128:	00100070 	.word	0x00100070
 800712c:	00100060 	.word	0x00100060
 8007130:	00100050 	.word	0x00100050
 8007134:	00100040 	.word	0x00100040
 8007138:	00100030 	.word	0x00100030
 800713c:	00100020 	.word	0x00100020

08007140 <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8007140:	b480      	push	{r7}
 8007142:	b083      	sub	sp, #12
 8007144:	af00      	add	r7, sp, #0
 8007146:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 8007148:	bf00      	nop
 800714a:	370c      	adds	r7, #12
 800714c:	46bd      	mov	sp, r7
 800714e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007152:	4770      	bx	lr

08007154 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007154:	b480      	push	{r7}
 8007156:	b083      	sub	sp, #12
 8007158:	af00      	add	r7, sp, #0
 800715a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800715c:	bf00      	nop
 800715e:	370c      	adds	r7, #12
 8007160:	46bd      	mov	sp, r7
 8007162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007166:	4770      	bx	lr

08007168 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007168:	b480      	push	{r7}
 800716a:	b083      	sub	sp, #12
 800716c:	af00      	add	r7, sp, #0
 800716e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007170:	bf00      	nop
 8007172:	370c      	adds	r7, #12
 8007174:	46bd      	mov	sp, r7
 8007176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800717a:	4770      	bx	lr

0800717c <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800717c:	b480      	push	{r7}
 800717e:	b083      	sub	sp, #12
 8007180:	af00      	add	r7, sp, #0
 8007182:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 8007184:	bf00      	nop
 8007186:	370c      	adds	r7, #12
 8007188:	46bd      	mov	sp, r7
 800718a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800718e:	4770      	bx	lr

08007190 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8007190:	b480      	push	{r7}
 8007192:	b083      	sub	sp, #12
 8007194:	af00      	add	r7, sp, #0
 8007196:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8007198:	bf00      	nop
 800719a:	370c      	adds	r7, #12
 800719c:	46bd      	mov	sp, r7
 800719e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071a2:	4770      	bx	lr

080071a4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80071a4:	b480      	push	{r7}
 80071a6:	b083      	sub	sp, #12
 80071a8:	af00      	add	r7, sp, #0
 80071aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80071ac:	bf00      	nop
 80071ae:	370c      	adds	r7, #12
 80071b0:	46bd      	mov	sp, r7
 80071b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b6:	4770      	bx	lr

080071b8 <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80071b8:	b480      	push	{r7}
 80071ba:	b083      	sub	sp, #12
 80071bc:	af00      	add	r7, sp, #0
 80071be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 80071c0:	bf00      	nop
 80071c2:	370c      	adds	r7, #12
 80071c4:	46bd      	mov	sp, r7
 80071c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ca:	4770      	bx	lr

080071cc <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 80071cc:	b480      	push	{r7}
 80071ce:	b083      	sub	sp, #12
 80071d0:	af00      	add	r7, sp, #0
 80071d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 80071d4:	bf00      	nop
 80071d6:	370c      	adds	r7, #12
 80071d8:	46bd      	mov	sp, r7
 80071da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071de:	4770      	bx	lr

080071e0 <HAL_TIM_RegisterCallback>:
  *          @param pCallback pointer to the callback function
  *          @retval status
  */
HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID,
                                           pTIM_CallbackTypeDef pCallback)
{
 80071e0:	b480      	push	{r7}
 80071e2:	b087      	sub	sp, #28
 80071e4:	af00      	add	r7, sp, #0
 80071e6:	60f8      	str	r0, [r7, #12]
 80071e8:	460b      	mov	r3, r1
 80071ea:	607a      	str	r2, [r7, #4]
 80071ec:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 80071ee:	2300      	movs	r3, #0
 80071f0:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d101      	bne.n	80071fc <HAL_TIM_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 80071f8:	2301      	movs	r3, #1
 80071fa:	e14a      	b.n	8007492 <HAL_TIM_RegisterCallback+0x2b2>
  }

  if (htim->State == HAL_TIM_STATE_READY)
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007202:	b2db      	uxtb	r3, r3
 8007204:	2b01      	cmp	r3, #1
 8007206:	f040 80dd 	bne.w	80073c4 <HAL_TIM_RegisterCallback+0x1e4>
  {
    switch (CallbackID)
 800720a:	7afb      	ldrb	r3, [r7, #11]
 800720c:	2b1f      	cmp	r3, #31
 800720e:	f200 80d6 	bhi.w	80073be <HAL_TIM_RegisterCallback+0x1de>
 8007212:	a201      	add	r2, pc, #4	@ (adr r2, 8007218 <HAL_TIM_RegisterCallback+0x38>)
 8007214:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007218:	08007299 	.word	0x08007299
 800721c:	080072a1 	.word	0x080072a1
 8007220:	080072a9 	.word	0x080072a9
 8007224:	080072b1 	.word	0x080072b1
 8007228:	080072b9 	.word	0x080072b9
 800722c:	080072c1 	.word	0x080072c1
 8007230:	080072c9 	.word	0x080072c9
 8007234:	080072d1 	.word	0x080072d1
 8007238:	080072d9 	.word	0x080072d9
 800723c:	080072e1 	.word	0x080072e1
 8007240:	080072e9 	.word	0x080072e9
 8007244:	080072f1 	.word	0x080072f1
 8007248:	080072f9 	.word	0x080072f9
 800724c:	08007301 	.word	0x08007301
 8007250:	0800730b 	.word	0x0800730b
 8007254:	08007315 	.word	0x08007315
 8007258:	0800731f 	.word	0x0800731f
 800725c:	08007329 	.word	0x08007329
 8007260:	08007333 	.word	0x08007333
 8007264:	0800733d 	.word	0x0800733d
 8007268:	08007347 	.word	0x08007347
 800726c:	08007351 	.word	0x08007351
 8007270:	0800735b 	.word	0x0800735b
 8007274:	08007365 	.word	0x08007365
 8007278:	0800736f 	.word	0x0800736f
 800727c:	08007379 	.word	0x08007379
 8007280:	08007383 	.word	0x08007383
 8007284:	0800738d 	.word	0x0800738d
 8007288:	08007397 	.word	0x08007397
 800728c:	080073a1 	.word	0x080073a1
 8007290:	080073ab 	.word	0x080073ab
 8007294:	080073b5 	.word	0x080073b5
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback                 = pCallback;
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	687a      	ldr	r2, [r7, #4]
 800729c:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 800729e:	e0f7      	b.n	8007490 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback               = pCallback;
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	687a      	ldr	r2, [r7, #4]
 80072a4:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 80072a6:	e0f3      	b.n	8007490 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback                   = pCallback;
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	687a      	ldr	r2, [r7, #4]
 80072ac:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 80072ae:	e0ef      	b.n	8007490 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback                 = pCallback;
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	687a      	ldr	r2, [r7, #4]
 80072b4:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 80072b6:	e0eb      	b.n	8007490 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback                   = pCallback;
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	687a      	ldr	r2, [r7, #4]
 80072bc:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 80072be:	e0e7      	b.n	8007490 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback                 = pCallback;
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	687a      	ldr	r2, [r7, #4]
 80072c4:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 80072c6:	e0e3      	b.n	8007490 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback                  = pCallback;
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	687a      	ldr	r2, [r7, #4]
 80072cc:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 80072ce:	e0df      	b.n	8007490 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback                = pCallback;
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	687a      	ldr	r2, [r7, #4]
 80072d4:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 80072d6:	e0db      	b.n	8007490 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback             = pCallback;
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	687a      	ldr	r2, [r7, #4]
 80072dc:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 80072de:	e0d7      	b.n	8007490 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback           = pCallback;
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	687a      	ldr	r2, [r7, #4]
 80072e4:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 80072e6:	e0d3      	b.n	8007490 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback              = pCallback;
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	687a      	ldr	r2, [r7, #4]
 80072ec:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 80072ee:	e0cf      	b.n	8007490 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback            = pCallback;
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	687a      	ldr	r2, [r7, #4]
 80072f4:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 80072f6:	e0cb      	b.n	8007490 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback           = pCallback;
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	687a      	ldr	r2, [r7, #4]
 80072fc:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 80072fe:	e0c7      	b.n	8007490 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback         = pCallback;
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	687a      	ldr	r2, [r7, #4]
 8007304:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 8007308:	e0c2      	b.n	8007490 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PERIOD_ELAPSED_CB_ID :
        htim->PeriodElapsedCallback                = pCallback;
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	687a      	ldr	r2, [r7, #4]
 800730e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        break;
 8007312:	e0bd      	b.n	8007490 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID :
        htim->PeriodElapsedHalfCpltCallback        = pCallback;
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	687a      	ldr	r2, [r7, #4]
 8007318:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        break;
 800731c:	e0b8      	b.n	8007490 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRIGGER_CB_ID :
        htim->TriggerCallback                      = pCallback;
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	687a      	ldr	r2, [r7, #4]
 8007322:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        break;
 8007326:	e0b3      	b.n	8007490 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRIGGER_HALF_CB_ID :
        htim->TriggerHalfCpltCallback              = pCallback;
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	687a      	ldr	r2, [r7, #4]
 800732c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        break;
 8007330:	e0ae      	b.n	8007490 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_CAPTURE_CB_ID :
        htim->IC_CaptureCallback                   = pCallback;
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	687a      	ldr	r2, [r7, #4]
 8007336:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 800733a:	e0a9      	b.n	8007490 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_CAPTURE_HALF_CB_ID :
        htim->IC_CaptureHalfCpltCallback           = pCallback;
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	687a      	ldr	r2, [r7, #4]
 8007340:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 8007344:	e0a4      	b.n	8007490 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :
        htim->OC_DelayElapsedCallback              = pCallback;
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	687a      	ldr	r2, [r7, #4]
 800734a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 800734e:	e09f      	b.n	8007490 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :
        htim->PWM_PulseFinishedCallback            = pCallback;
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	687a      	ldr	r2, [r7, #4]
 8007354:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 8007358:	e09a      	b.n	8007490 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID :
        htim->PWM_PulseFinishedHalfCpltCallback    = pCallback;
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	687a      	ldr	r2, [r7, #4]
 800735e:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 8007362:	e095      	b.n	8007490 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ERROR_CB_ID :
        htim->ErrorCallback                        = pCallback;
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	687a      	ldr	r2, [r7, #4]
 8007368:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 800736c:	e090      	b.n	8007490 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_COMMUTATION_CB_ID :
        htim->CommutationCallback                  = pCallback;
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	687a      	ldr	r2, [r7, #4]
 8007372:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 8007376:	e08b      	b.n	8007490 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_COMMUTATION_HALF_CB_ID :
        htim->CommutationHalfCpltCallback          = pCallback;
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	687a      	ldr	r2, [r7, #4]
 800737c:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 8007380:	e086      	b.n	8007490 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BREAK_CB_ID :
        htim->BreakCallback                        = pCallback;
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	687a      	ldr	r2, [r7, #4]
 8007386:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        break;
 800738a:	e081      	b.n	8007490 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BREAK2_CB_ID :
        htim->Break2Callback                       = pCallback;
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	687a      	ldr	r2, [r7, #4]
 8007390:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        break;
 8007394:	e07c      	b.n	8007490 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_INDEX_CB_ID :
        htim->EncoderIndexCallback                 = pCallback;
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	687a      	ldr	r2, [r7, #4]
 800739a:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
        break;
 800739e:	e077      	b.n	8007490 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_DIRECTION_CHANGE_CB_ID :
        htim->DirectionChangeCallback              = pCallback;
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	687a      	ldr	r2, [r7, #4]
 80073a4:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
        break;
 80073a8:	e072      	b.n	8007490 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_INDEX_ERROR_CB_ID :
        htim->IndexErrorCallback                   = pCallback;
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	687a      	ldr	r2, [r7, #4]
 80073ae:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 80073b2:	e06d      	b.n	8007490 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRANSITION_ERROR_CB_ID :
        htim->TransitionErrorCallback              = pCallback;
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	687a      	ldr	r2, [r7, #4]
 80073b8:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 80073bc:	e068      	b.n	8007490 <HAL_TIM_RegisterCallback+0x2b0>

      default :
        /* Return error status */
        status = HAL_ERROR;
 80073be:	2301      	movs	r3, #1
 80073c0:	75fb      	strb	r3, [r7, #23]
        break;
 80073c2:	e065      	b.n	8007490 <HAL_TIM_RegisterCallback+0x2b0>
    }
  }
  else if (htim->State == HAL_TIM_STATE_RESET)
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80073ca:	b2db      	uxtb	r3, r3
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d15d      	bne.n	800748c <HAL_TIM_RegisterCallback+0x2ac>
  {
    switch (CallbackID)
 80073d0:	7afb      	ldrb	r3, [r7, #11]
 80073d2:	2b0d      	cmp	r3, #13
 80073d4:	d857      	bhi.n	8007486 <HAL_TIM_RegisterCallback+0x2a6>
 80073d6:	a201      	add	r2, pc, #4	@ (adr r2, 80073dc <HAL_TIM_RegisterCallback+0x1fc>)
 80073d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073dc:	08007415 	.word	0x08007415
 80073e0:	0800741d 	.word	0x0800741d
 80073e4:	08007425 	.word	0x08007425
 80073e8:	0800742d 	.word	0x0800742d
 80073ec:	08007435 	.word	0x08007435
 80073f0:	0800743d 	.word	0x0800743d
 80073f4:	08007445 	.word	0x08007445
 80073f8:	0800744d 	.word	0x0800744d
 80073fc:	08007455 	.word	0x08007455
 8007400:	0800745d 	.word	0x0800745d
 8007404:	08007465 	.word	0x08007465
 8007408:	0800746d 	.word	0x0800746d
 800740c:	08007475 	.word	0x08007475
 8007410:	0800747d 	.word	0x0800747d
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback         = pCallback;
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	687a      	ldr	r2, [r7, #4]
 8007418:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 800741a:	e039      	b.n	8007490 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback       = pCallback;
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	687a      	ldr	r2, [r7, #4]
 8007420:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 8007422:	e035      	b.n	8007490 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback           = pCallback;
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	687a      	ldr	r2, [r7, #4]
 8007428:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 800742a:	e031      	b.n	8007490 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback         = pCallback;
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	687a      	ldr	r2, [r7, #4]
 8007430:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 8007432:	e02d      	b.n	8007490 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback           = pCallback;
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	687a      	ldr	r2, [r7, #4]
 8007438:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 800743a:	e029      	b.n	8007490 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback         = pCallback;
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	687a      	ldr	r2, [r7, #4]
 8007440:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8007442:	e025      	b.n	8007490 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback          = pCallback;
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	687a      	ldr	r2, [r7, #4]
 8007448:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 800744a:	e021      	b.n	8007490 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback        = pCallback;
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	687a      	ldr	r2, [r7, #4]
 8007450:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 8007452:	e01d      	b.n	8007490 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback     = pCallback;
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	687a      	ldr	r2, [r7, #4]
 8007458:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 800745a:	e019      	b.n	8007490 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback   = pCallback;
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	687a      	ldr	r2, [r7, #4]
 8007460:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 8007462:	e015      	b.n	8007490 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback      = pCallback;
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	687a      	ldr	r2, [r7, #4]
 8007468:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 800746a:	e011      	b.n	8007490 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback    = pCallback;
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	687a      	ldr	r2, [r7, #4]
 8007470:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 8007472:	e00d      	b.n	8007490 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback   = pCallback;
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	687a      	ldr	r2, [r7, #4]
 8007478:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 800747a:	e009      	b.n	8007490 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback = pCallback;
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	687a      	ldr	r2, [r7, #4]
 8007480:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 8007484:	e004      	b.n	8007490 <HAL_TIM_RegisterCallback+0x2b0>

      default :
        /* Return error status */
        status = HAL_ERROR;
 8007486:	2301      	movs	r3, #1
 8007488:	75fb      	strb	r3, [r7, #23]
        break;
 800748a:	e001      	b.n	8007490 <HAL_TIM_RegisterCallback+0x2b0>
    }
  }
  else
  {
    /* Return error status */
    status = HAL_ERROR;
 800748c:	2301      	movs	r3, #1
 800748e:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8007490:	7dfb      	ldrb	r3, [r7, #23]
}
 8007492:	4618      	mov	r0, r3
 8007494:	371c      	adds	r7, #28
 8007496:	46bd      	mov	sp, r7
 8007498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800749c:	4770      	bx	lr
 800749e:	bf00      	nop

080074a0 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 80074a0:	b580      	push	{r7, lr}
 80074a2:	b084      	sub	sp, #16
 80074a4:	af00      	add	r7, sp, #0
 80074a6:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074ac:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074b2:	687a      	ldr	r2, [r7, #4]
 80074b4:	429a      	cmp	r2, r3
 80074b6:	d107      	bne.n	80074c8 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	2201      	movs	r2, #1
 80074bc:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	2201      	movs	r2, #1
 80074c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80074c6:	e02a      	b.n	800751e <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074cc:	687a      	ldr	r2, [r7, #4]
 80074ce:	429a      	cmp	r2, r3
 80074d0:	d107      	bne.n	80074e2 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	2202      	movs	r2, #2
 80074d6:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	2201      	movs	r2, #1
 80074dc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80074e0:	e01d      	b.n	800751e <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074e6:	687a      	ldr	r2, [r7, #4]
 80074e8:	429a      	cmp	r2, r3
 80074ea:	d107      	bne.n	80074fc <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	2204      	movs	r2, #4
 80074f0:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	2201      	movs	r2, #1
 80074f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80074fa:	e010      	b.n	800751e <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007500:	687a      	ldr	r2, [r7, #4]
 8007502:	429a      	cmp	r2, r3
 8007504:	d107      	bne.n	8007516 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	2208      	movs	r2, #8
 800750a:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	2201      	movs	r2, #1
 8007510:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007514:	e003      	b.n	800751e <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	2201      	movs	r2, #1
 800751a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8007524:	68f8      	ldr	r0, [r7, #12]
 8007526:	4798      	blx	r3
#else
  HAL_TIM_ErrorCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	2200      	movs	r2, #0
 800752c:	771a      	strb	r2, [r3, #28]
}
 800752e:	bf00      	nop
 8007530:	3710      	adds	r7, #16
 8007532:	46bd      	mov	sp, r7
 8007534:	bd80      	pop	{r7, pc}

08007536 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8007536:	b580      	push	{r7, lr}
 8007538:	b084      	sub	sp, #16
 800753a:	af00      	add	r7, sp, #0
 800753c:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007542:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007548:	687a      	ldr	r2, [r7, #4]
 800754a:	429a      	cmp	r2, r3
 800754c:	d10b      	bne.n	8007566 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	2201      	movs	r2, #1
 8007552:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	69db      	ldr	r3, [r3, #28]
 8007558:	2b00      	cmp	r3, #0
 800755a:	d136      	bne.n	80075ca <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	2201      	movs	r2, #1
 8007560:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007564:	e031      	b.n	80075ca <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800756a:	687a      	ldr	r2, [r7, #4]
 800756c:	429a      	cmp	r2, r3
 800756e:	d10b      	bne.n	8007588 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	2202      	movs	r2, #2
 8007574:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	69db      	ldr	r3, [r3, #28]
 800757a:	2b00      	cmp	r3, #0
 800757c:	d125      	bne.n	80075ca <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	2201      	movs	r2, #1
 8007582:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007586:	e020      	b.n	80075ca <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800758c:	687a      	ldr	r2, [r7, #4]
 800758e:	429a      	cmp	r2, r3
 8007590:	d10b      	bne.n	80075aa <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	2204      	movs	r2, #4
 8007596:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	69db      	ldr	r3, [r3, #28]
 800759c:	2b00      	cmp	r3, #0
 800759e:	d114      	bne.n	80075ca <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	2201      	movs	r2, #1
 80075a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80075a8:	e00f      	b.n	80075ca <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075ae:	687a      	ldr	r2, [r7, #4]
 80075b0:	429a      	cmp	r2, r3
 80075b2:	d10a      	bne.n	80075ca <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	2208      	movs	r2, #8
 80075b8:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	69db      	ldr	r3, [r3, #28]
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d103      	bne.n	80075ca <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	2201      	movs	r2, #1
 80075c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  {
    /* nothing to do */
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80075d0:	68f8      	ldr	r0, [r7, #12]
 80075d2:	4798      	blx	r3
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	2200      	movs	r2, #0
 80075d8:	771a      	strb	r2, [r3, #28]
}
 80075da:	bf00      	nop
 80075dc:	3710      	adds	r7, #16
 80075de:	46bd      	mov	sp, r7
 80075e0:	bd80      	pop	{r7, pc}

080075e2 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 80075e2:	b580      	push	{r7, lr}
 80075e4:	b084      	sub	sp, #16
 80075e6:	af00      	add	r7, sp, #0
 80075e8:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075ee:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075f4:	687a      	ldr	r2, [r7, #4]
 80075f6:	429a      	cmp	r2, r3
 80075f8:	d103      	bne.n	8007602 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	2201      	movs	r2, #1
 80075fe:	771a      	strb	r2, [r3, #28]
 8007600:	e019      	b.n	8007636 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007606:	687a      	ldr	r2, [r7, #4]
 8007608:	429a      	cmp	r2, r3
 800760a:	d103      	bne.n	8007614 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	2202      	movs	r2, #2
 8007610:	771a      	strb	r2, [r3, #28]
 8007612:	e010      	b.n	8007636 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007618:	687a      	ldr	r2, [r7, #4]
 800761a:	429a      	cmp	r2, r3
 800761c:	d103      	bne.n	8007626 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	2204      	movs	r2, #4
 8007622:	771a      	strb	r2, [r3, #28]
 8007624:	e007      	b.n	8007636 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800762a:	687a      	ldr	r2, [r7, #4]
 800762c:	429a      	cmp	r2, r3
 800762e:	d102      	bne.n	8007636 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	2208      	movs	r2, #8
 8007634:	771a      	strb	r2, [r3, #28]
  {
    /* nothing to do */
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800763c:	68f8      	ldr	r0, [r7, #12]
 800763e:	4798      	blx	r3
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	2200      	movs	r2, #0
 8007644:	771a      	strb	r2, [r3, #28]
}
 8007646:	bf00      	nop
 8007648:	3710      	adds	r7, #16
 800764a:	46bd      	mov	sp, r7
 800764c:	bd80      	pop	{r7, pc}
	...

08007650 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007650:	b480      	push	{r7}
 8007652:	b085      	sub	sp, #20
 8007654:	af00      	add	r7, sp, #0
 8007656:	6078      	str	r0, [r7, #4]
 8007658:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	4a4c      	ldr	r2, [pc, #304]	@ (8007794 <TIM_Base_SetConfig+0x144>)
 8007664:	4293      	cmp	r3, r2
 8007666:	d017      	beq.n	8007698 <TIM_Base_SetConfig+0x48>
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800766e:	d013      	beq.n	8007698 <TIM_Base_SetConfig+0x48>
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	4a49      	ldr	r2, [pc, #292]	@ (8007798 <TIM_Base_SetConfig+0x148>)
 8007674:	4293      	cmp	r3, r2
 8007676:	d00f      	beq.n	8007698 <TIM_Base_SetConfig+0x48>
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	4a48      	ldr	r2, [pc, #288]	@ (800779c <TIM_Base_SetConfig+0x14c>)
 800767c:	4293      	cmp	r3, r2
 800767e:	d00b      	beq.n	8007698 <TIM_Base_SetConfig+0x48>
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	4a47      	ldr	r2, [pc, #284]	@ (80077a0 <TIM_Base_SetConfig+0x150>)
 8007684:	4293      	cmp	r3, r2
 8007686:	d007      	beq.n	8007698 <TIM_Base_SetConfig+0x48>
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	4a46      	ldr	r2, [pc, #280]	@ (80077a4 <TIM_Base_SetConfig+0x154>)
 800768c:	4293      	cmp	r3, r2
 800768e:	d003      	beq.n	8007698 <TIM_Base_SetConfig+0x48>
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	4a45      	ldr	r2, [pc, #276]	@ (80077a8 <TIM_Base_SetConfig+0x158>)
 8007694:	4293      	cmp	r3, r2
 8007696:	d108      	bne.n	80076aa <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800769e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80076a0:	683b      	ldr	r3, [r7, #0]
 80076a2:	685b      	ldr	r3, [r3, #4]
 80076a4:	68fa      	ldr	r2, [r7, #12]
 80076a6:	4313      	orrs	r3, r2
 80076a8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	4a39      	ldr	r2, [pc, #228]	@ (8007794 <TIM_Base_SetConfig+0x144>)
 80076ae:	4293      	cmp	r3, r2
 80076b0:	d023      	beq.n	80076fa <TIM_Base_SetConfig+0xaa>
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80076b8:	d01f      	beq.n	80076fa <TIM_Base_SetConfig+0xaa>
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	4a36      	ldr	r2, [pc, #216]	@ (8007798 <TIM_Base_SetConfig+0x148>)
 80076be:	4293      	cmp	r3, r2
 80076c0:	d01b      	beq.n	80076fa <TIM_Base_SetConfig+0xaa>
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	4a35      	ldr	r2, [pc, #212]	@ (800779c <TIM_Base_SetConfig+0x14c>)
 80076c6:	4293      	cmp	r3, r2
 80076c8:	d017      	beq.n	80076fa <TIM_Base_SetConfig+0xaa>
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	4a34      	ldr	r2, [pc, #208]	@ (80077a0 <TIM_Base_SetConfig+0x150>)
 80076ce:	4293      	cmp	r3, r2
 80076d0:	d013      	beq.n	80076fa <TIM_Base_SetConfig+0xaa>
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	4a33      	ldr	r2, [pc, #204]	@ (80077a4 <TIM_Base_SetConfig+0x154>)
 80076d6:	4293      	cmp	r3, r2
 80076d8:	d00f      	beq.n	80076fa <TIM_Base_SetConfig+0xaa>
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	4a33      	ldr	r2, [pc, #204]	@ (80077ac <TIM_Base_SetConfig+0x15c>)
 80076de:	4293      	cmp	r3, r2
 80076e0:	d00b      	beq.n	80076fa <TIM_Base_SetConfig+0xaa>
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	4a32      	ldr	r2, [pc, #200]	@ (80077b0 <TIM_Base_SetConfig+0x160>)
 80076e6:	4293      	cmp	r3, r2
 80076e8:	d007      	beq.n	80076fa <TIM_Base_SetConfig+0xaa>
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	4a31      	ldr	r2, [pc, #196]	@ (80077b4 <TIM_Base_SetConfig+0x164>)
 80076ee:	4293      	cmp	r3, r2
 80076f0:	d003      	beq.n	80076fa <TIM_Base_SetConfig+0xaa>
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	4a2c      	ldr	r2, [pc, #176]	@ (80077a8 <TIM_Base_SetConfig+0x158>)
 80076f6:	4293      	cmp	r3, r2
 80076f8:	d108      	bne.n	800770c <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007700:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007702:	683b      	ldr	r3, [r7, #0]
 8007704:	68db      	ldr	r3, [r3, #12]
 8007706:	68fa      	ldr	r2, [r7, #12]
 8007708:	4313      	orrs	r3, r2
 800770a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007712:	683b      	ldr	r3, [r7, #0]
 8007714:	695b      	ldr	r3, [r3, #20]
 8007716:	4313      	orrs	r3, r2
 8007718:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	68fa      	ldr	r2, [r7, #12]
 800771e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007720:	683b      	ldr	r3, [r7, #0]
 8007722:	689a      	ldr	r2, [r3, #8]
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007728:	683b      	ldr	r3, [r7, #0]
 800772a:	681a      	ldr	r2, [r3, #0]
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	4a18      	ldr	r2, [pc, #96]	@ (8007794 <TIM_Base_SetConfig+0x144>)
 8007734:	4293      	cmp	r3, r2
 8007736:	d013      	beq.n	8007760 <TIM_Base_SetConfig+0x110>
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	4a1a      	ldr	r2, [pc, #104]	@ (80077a4 <TIM_Base_SetConfig+0x154>)
 800773c:	4293      	cmp	r3, r2
 800773e:	d00f      	beq.n	8007760 <TIM_Base_SetConfig+0x110>
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	4a1a      	ldr	r2, [pc, #104]	@ (80077ac <TIM_Base_SetConfig+0x15c>)
 8007744:	4293      	cmp	r3, r2
 8007746:	d00b      	beq.n	8007760 <TIM_Base_SetConfig+0x110>
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	4a19      	ldr	r2, [pc, #100]	@ (80077b0 <TIM_Base_SetConfig+0x160>)
 800774c:	4293      	cmp	r3, r2
 800774e:	d007      	beq.n	8007760 <TIM_Base_SetConfig+0x110>
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	4a18      	ldr	r2, [pc, #96]	@ (80077b4 <TIM_Base_SetConfig+0x164>)
 8007754:	4293      	cmp	r3, r2
 8007756:	d003      	beq.n	8007760 <TIM_Base_SetConfig+0x110>
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	4a13      	ldr	r2, [pc, #76]	@ (80077a8 <TIM_Base_SetConfig+0x158>)
 800775c:	4293      	cmp	r3, r2
 800775e:	d103      	bne.n	8007768 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007760:	683b      	ldr	r3, [r7, #0]
 8007762:	691a      	ldr	r2, [r3, #16]
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	2201      	movs	r2, #1
 800776c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	691b      	ldr	r3, [r3, #16]
 8007772:	f003 0301 	and.w	r3, r3, #1
 8007776:	2b01      	cmp	r3, #1
 8007778:	d105      	bne.n	8007786 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	691b      	ldr	r3, [r3, #16]
 800777e:	f023 0201 	bic.w	r2, r3, #1
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	611a      	str	r2, [r3, #16]
  }
}
 8007786:	bf00      	nop
 8007788:	3714      	adds	r7, #20
 800778a:	46bd      	mov	sp, r7
 800778c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007790:	4770      	bx	lr
 8007792:	bf00      	nop
 8007794:	40012c00 	.word	0x40012c00
 8007798:	40000400 	.word	0x40000400
 800779c:	40000800 	.word	0x40000800
 80077a0:	40000c00 	.word	0x40000c00
 80077a4:	40013400 	.word	0x40013400
 80077a8:	40015000 	.word	0x40015000
 80077ac:	40014000 	.word	0x40014000
 80077b0:	40014400 	.word	0x40014400
 80077b4:	40014800 	.word	0x40014800

080077b8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80077b8:	b480      	push	{r7}
 80077ba:	b087      	sub	sp, #28
 80077bc:	af00      	add	r7, sp, #0
 80077be:	6078      	str	r0, [r7, #4]
 80077c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	6a1b      	ldr	r3, [r3, #32]
 80077c6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	6a1b      	ldr	r3, [r3, #32]
 80077cc:	f023 0201 	bic.w	r2, r3, #1
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	685b      	ldr	r3, [r3, #4]
 80077d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	699b      	ldr	r3, [r3, #24]
 80077de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80077e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80077ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	f023 0303 	bic.w	r3, r3, #3
 80077f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80077f4:	683b      	ldr	r3, [r7, #0]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	68fa      	ldr	r2, [r7, #12]
 80077fa:	4313      	orrs	r3, r2
 80077fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80077fe:	697b      	ldr	r3, [r7, #20]
 8007800:	f023 0302 	bic.w	r3, r3, #2
 8007804:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007806:	683b      	ldr	r3, [r7, #0]
 8007808:	689b      	ldr	r3, [r3, #8]
 800780a:	697a      	ldr	r2, [r7, #20]
 800780c:	4313      	orrs	r3, r2
 800780e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	4a30      	ldr	r2, [pc, #192]	@ (80078d4 <TIM_OC1_SetConfig+0x11c>)
 8007814:	4293      	cmp	r3, r2
 8007816:	d013      	beq.n	8007840 <TIM_OC1_SetConfig+0x88>
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	4a2f      	ldr	r2, [pc, #188]	@ (80078d8 <TIM_OC1_SetConfig+0x120>)
 800781c:	4293      	cmp	r3, r2
 800781e:	d00f      	beq.n	8007840 <TIM_OC1_SetConfig+0x88>
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	4a2e      	ldr	r2, [pc, #184]	@ (80078dc <TIM_OC1_SetConfig+0x124>)
 8007824:	4293      	cmp	r3, r2
 8007826:	d00b      	beq.n	8007840 <TIM_OC1_SetConfig+0x88>
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	4a2d      	ldr	r2, [pc, #180]	@ (80078e0 <TIM_OC1_SetConfig+0x128>)
 800782c:	4293      	cmp	r3, r2
 800782e:	d007      	beq.n	8007840 <TIM_OC1_SetConfig+0x88>
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	4a2c      	ldr	r2, [pc, #176]	@ (80078e4 <TIM_OC1_SetConfig+0x12c>)
 8007834:	4293      	cmp	r3, r2
 8007836:	d003      	beq.n	8007840 <TIM_OC1_SetConfig+0x88>
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	4a2b      	ldr	r2, [pc, #172]	@ (80078e8 <TIM_OC1_SetConfig+0x130>)
 800783c:	4293      	cmp	r3, r2
 800783e:	d10c      	bne.n	800785a <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007840:	697b      	ldr	r3, [r7, #20]
 8007842:	f023 0308 	bic.w	r3, r3, #8
 8007846:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007848:	683b      	ldr	r3, [r7, #0]
 800784a:	68db      	ldr	r3, [r3, #12]
 800784c:	697a      	ldr	r2, [r7, #20]
 800784e:	4313      	orrs	r3, r2
 8007850:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007852:	697b      	ldr	r3, [r7, #20]
 8007854:	f023 0304 	bic.w	r3, r3, #4
 8007858:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	4a1d      	ldr	r2, [pc, #116]	@ (80078d4 <TIM_OC1_SetConfig+0x11c>)
 800785e:	4293      	cmp	r3, r2
 8007860:	d013      	beq.n	800788a <TIM_OC1_SetConfig+0xd2>
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	4a1c      	ldr	r2, [pc, #112]	@ (80078d8 <TIM_OC1_SetConfig+0x120>)
 8007866:	4293      	cmp	r3, r2
 8007868:	d00f      	beq.n	800788a <TIM_OC1_SetConfig+0xd2>
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	4a1b      	ldr	r2, [pc, #108]	@ (80078dc <TIM_OC1_SetConfig+0x124>)
 800786e:	4293      	cmp	r3, r2
 8007870:	d00b      	beq.n	800788a <TIM_OC1_SetConfig+0xd2>
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	4a1a      	ldr	r2, [pc, #104]	@ (80078e0 <TIM_OC1_SetConfig+0x128>)
 8007876:	4293      	cmp	r3, r2
 8007878:	d007      	beq.n	800788a <TIM_OC1_SetConfig+0xd2>
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	4a19      	ldr	r2, [pc, #100]	@ (80078e4 <TIM_OC1_SetConfig+0x12c>)
 800787e:	4293      	cmp	r3, r2
 8007880:	d003      	beq.n	800788a <TIM_OC1_SetConfig+0xd2>
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	4a18      	ldr	r2, [pc, #96]	@ (80078e8 <TIM_OC1_SetConfig+0x130>)
 8007886:	4293      	cmp	r3, r2
 8007888:	d111      	bne.n	80078ae <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800788a:	693b      	ldr	r3, [r7, #16]
 800788c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007890:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007892:	693b      	ldr	r3, [r7, #16]
 8007894:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007898:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800789a:	683b      	ldr	r3, [r7, #0]
 800789c:	695b      	ldr	r3, [r3, #20]
 800789e:	693a      	ldr	r2, [r7, #16]
 80078a0:	4313      	orrs	r3, r2
 80078a2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80078a4:	683b      	ldr	r3, [r7, #0]
 80078a6:	699b      	ldr	r3, [r3, #24]
 80078a8:	693a      	ldr	r2, [r7, #16]
 80078aa:	4313      	orrs	r3, r2
 80078ac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	693a      	ldr	r2, [r7, #16]
 80078b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	68fa      	ldr	r2, [r7, #12]
 80078b8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80078ba:	683b      	ldr	r3, [r7, #0]
 80078bc:	685a      	ldr	r2, [r3, #4]
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	697a      	ldr	r2, [r7, #20]
 80078c6:	621a      	str	r2, [r3, #32]
}
 80078c8:	bf00      	nop
 80078ca:	371c      	adds	r7, #28
 80078cc:	46bd      	mov	sp, r7
 80078ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078d2:	4770      	bx	lr
 80078d4:	40012c00 	.word	0x40012c00
 80078d8:	40013400 	.word	0x40013400
 80078dc:	40014000 	.word	0x40014000
 80078e0:	40014400 	.word	0x40014400
 80078e4:	40014800 	.word	0x40014800
 80078e8:	40015000 	.word	0x40015000

080078ec <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80078ec:	b480      	push	{r7}
 80078ee:	b087      	sub	sp, #28
 80078f0:	af00      	add	r7, sp, #0
 80078f2:	6078      	str	r0, [r7, #4]
 80078f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	6a1b      	ldr	r3, [r3, #32]
 80078fa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	6a1b      	ldr	r3, [r3, #32]
 8007900:	f023 0210 	bic.w	r2, r3, #16
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	685b      	ldr	r3, [r3, #4]
 800790c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	699b      	ldr	r3, [r3, #24]
 8007912:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800791a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800791e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007926:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007928:	683b      	ldr	r3, [r7, #0]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	021b      	lsls	r3, r3, #8
 800792e:	68fa      	ldr	r2, [r7, #12]
 8007930:	4313      	orrs	r3, r2
 8007932:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007934:	697b      	ldr	r3, [r7, #20]
 8007936:	f023 0320 	bic.w	r3, r3, #32
 800793a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800793c:	683b      	ldr	r3, [r7, #0]
 800793e:	689b      	ldr	r3, [r3, #8]
 8007940:	011b      	lsls	r3, r3, #4
 8007942:	697a      	ldr	r2, [r7, #20]
 8007944:	4313      	orrs	r3, r2
 8007946:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	4a2c      	ldr	r2, [pc, #176]	@ (80079fc <TIM_OC2_SetConfig+0x110>)
 800794c:	4293      	cmp	r3, r2
 800794e:	d007      	beq.n	8007960 <TIM_OC2_SetConfig+0x74>
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	4a2b      	ldr	r2, [pc, #172]	@ (8007a00 <TIM_OC2_SetConfig+0x114>)
 8007954:	4293      	cmp	r3, r2
 8007956:	d003      	beq.n	8007960 <TIM_OC2_SetConfig+0x74>
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	4a2a      	ldr	r2, [pc, #168]	@ (8007a04 <TIM_OC2_SetConfig+0x118>)
 800795c:	4293      	cmp	r3, r2
 800795e:	d10d      	bne.n	800797c <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007960:	697b      	ldr	r3, [r7, #20]
 8007962:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007966:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007968:	683b      	ldr	r3, [r7, #0]
 800796a:	68db      	ldr	r3, [r3, #12]
 800796c:	011b      	lsls	r3, r3, #4
 800796e:	697a      	ldr	r2, [r7, #20]
 8007970:	4313      	orrs	r3, r2
 8007972:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007974:	697b      	ldr	r3, [r7, #20]
 8007976:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800797a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	4a1f      	ldr	r2, [pc, #124]	@ (80079fc <TIM_OC2_SetConfig+0x110>)
 8007980:	4293      	cmp	r3, r2
 8007982:	d013      	beq.n	80079ac <TIM_OC2_SetConfig+0xc0>
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	4a1e      	ldr	r2, [pc, #120]	@ (8007a00 <TIM_OC2_SetConfig+0x114>)
 8007988:	4293      	cmp	r3, r2
 800798a:	d00f      	beq.n	80079ac <TIM_OC2_SetConfig+0xc0>
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	4a1e      	ldr	r2, [pc, #120]	@ (8007a08 <TIM_OC2_SetConfig+0x11c>)
 8007990:	4293      	cmp	r3, r2
 8007992:	d00b      	beq.n	80079ac <TIM_OC2_SetConfig+0xc0>
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	4a1d      	ldr	r2, [pc, #116]	@ (8007a0c <TIM_OC2_SetConfig+0x120>)
 8007998:	4293      	cmp	r3, r2
 800799a:	d007      	beq.n	80079ac <TIM_OC2_SetConfig+0xc0>
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	4a1c      	ldr	r2, [pc, #112]	@ (8007a10 <TIM_OC2_SetConfig+0x124>)
 80079a0:	4293      	cmp	r3, r2
 80079a2:	d003      	beq.n	80079ac <TIM_OC2_SetConfig+0xc0>
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	4a17      	ldr	r2, [pc, #92]	@ (8007a04 <TIM_OC2_SetConfig+0x118>)
 80079a8:	4293      	cmp	r3, r2
 80079aa:	d113      	bne.n	80079d4 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80079ac:	693b      	ldr	r3, [r7, #16]
 80079ae:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80079b2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80079b4:	693b      	ldr	r3, [r7, #16]
 80079b6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80079ba:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80079bc:	683b      	ldr	r3, [r7, #0]
 80079be:	695b      	ldr	r3, [r3, #20]
 80079c0:	009b      	lsls	r3, r3, #2
 80079c2:	693a      	ldr	r2, [r7, #16]
 80079c4:	4313      	orrs	r3, r2
 80079c6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80079c8:	683b      	ldr	r3, [r7, #0]
 80079ca:	699b      	ldr	r3, [r3, #24]
 80079cc:	009b      	lsls	r3, r3, #2
 80079ce:	693a      	ldr	r2, [r7, #16]
 80079d0:	4313      	orrs	r3, r2
 80079d2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	693a      	ldr	r2, [r7, #16]
 80079d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	68fa      	ldr	r2, [r7, #12]
 80079de:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80079e0:	683b      	ldr	r3, [r7, #0]
 80079e2:	685a      	ldr	r2, [r3, #4]
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	697a      	ldr	r2, [r7, #20]
 80079ec:	621a      	str	r2, [r3, #32]
}
 80079ee:	bf00      	nop
 80079f0:	371c      	adds	r7, #28
 80079f2:	46bd      	mov	sp, r7
 80079f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079f8:	4770      	bx	lr
 80079fa:	bf00      	nop
 80079fc:	40012c00 	.word	0x40012c00
 8007a00:	40013400 	.word	0x40013400
 8007a04:	40015000 	.word	0x40015000
 8007a08:	40014000 	.word	0x40014000
 8007a0c:	40014400 	.word	0x40014400
 8007a10:	40014800 	.word	0x40014800

08007a14 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007a14:	b480      	push	{r7}
 8007a16:	b087      	sub	sp, #28
 8007a18:	af00      	add	r7, sp, #0
 8007a1a:	6078      	str	r0, [r7, #4]
 8007a1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	6a1b      	ldr	r3, [r3, #32]
 8007a22:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	6a1b      	ldr	r3, [r3, #32]
 8007a28:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	685b      	ldr	r3, [r3, #4]
 8007a34:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	69db      	ldr	r3, [r3, #28]
 8007a3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007a42:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007a46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	f023 0303 	bic.w	r3, r3, #3
 8007a4e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007a50:	683b      	ldr	r3, [r7, #0]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	68fa      	ldr	r2, [r7, #12]
 8007a56:	4313      	orrs	r3, r2
 8007a58:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007a5a:	697b      	ldr	r3, [r7, #20]
 8007a5c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007a60:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007a62:	683b      	ldr	r3, [r7, #0]
 8007a64:	689b      	ldr	r3, [r3, #8]
 8007a66:	021b      	lsls	r3, r3, #8
 8007a68:	697a      	ldr	r2, [r7, #20]
 8007a6a:	4313      	orrs	r3, r2
 8007a6c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	4a2b      	ldr	r2, [pc, #172]	@ (8007b20 <TIM_OC3_SetConfig+0x10c>)
 8007a72:	4293      	cmp	r3, r2
 8007a74:	d007      	beq.n	8007a86 <TIM_OC3_SetConfig+0x72>
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	4a2a      	ldr	r2, [pc, #168]	@ (8007b24 <TIM_OC3_SetConfig+0x110>)
 8007a7a:	4293      	cmp	r3, r2
 8007a7c:	d003      	beq.n	8007a86 <TIM_OC3_SetConfig+0x72>
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	4a29      	ldr	r2, [pc, #164]	@ (8007b28 <TIM_OC3_SetConfig+0x114>)
 8007a82:	4293      	cmp	r3, r2
 8007a84:	d10d      	bne.n	8007aa2 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007a86:	697b      	ldr	r3, [r7, #20]
 8007a88:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007a8c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007a8e:	683b      	ldr	r3, [r7, #0]
 8007a90:	68db      	ldr	r3, [r3, #12]
 8007a92:	021b      	lsls	r3, r3, #8
 8007a94:	697a      	ldr	r2, [r7, #20]
 8007a96:	4313      	orrs	r3, r2
 8007a98:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007a9a:	697b      	ldr	r3, [r7, #20]
 8007a9c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007aa0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	4a1e      	ldr	r2, [pc, #120]	@ (8007b20 <TIM_OC3_SetConfig+0x10c>)
 8007aa6:	4293      	cmp	r3, r2
 8007aa8:	d013      	beq.n	8007ad2 <TIM_OC3_SetConfig+0xbe>
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	4a1d      	ldr	r2, [pc, #116]	@ (8007b24 <TIM_OC3_SetConfig+0x110>)
 8007aae:	4293      	cmp	r3, r2
 8007ab0:	d00f      	beq.n	8007ad2 <TIM_OC3_SetConfig+0xbe>
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	4a1d      	ldr	r2, [pc, #116]	@ (8007b2c <TIM_OC3_SetConfig+0x118>)
 8007ab6:	4293      	cmp	r3, r2
 8007ab8:	d00b      	beq.n	8007ad2 <TIM_OC3_SetConfig+0xbe>
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	4a1c      	ldr	r2, [pc, #112]	@ (8007b30 <TIM_OC3_SetConfig+0x11c>)
 8007abe:	4293      	cmp	r3, r2
 8007ac0:	d007      	beq.n	8007ad2 <TIM_OC3_SetConfig+0xbe>
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	4a1b      	ldr	r2, [pc, #108]	@ (8007b34 <TIM_OC3_SetConfig+0x120>)
 8007ac6:	4293      	cmp	r3, r2
 8007ac8:	d003      	beq.n	8007ad2 <TIM_OC3_SetConfig+0xbe>
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	4a16      	ldr	r2, [pc, #88]	@ (8007b28 <TIM_OC3_SetConfig+0x114>)
 8007ace:	4293      	cmp	r3, r2
 8007ad0:	d113      	bne.n	8007afa <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007ad2:	693b      	ldr	r3, [r7, #16]
 8007ad4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007ad8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007ada:	693b      	ldr	r3, [r7, #16]
 8007adc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007ae0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007ae2:	683b      	ldr	r3, [r7, #0]
 8007ae4:	695b      	ldr	r3, [r3, #20]
 8007ae6:	011b      	lsls	r3, r3, #4
 8007ae8:	693a      	ldr	r2, [r7, #16]
 8007aea:	4313      	orrs	r3, r2
 8007aec:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007aee:	683b      	ldr	r3, [r7, #0]
 8007af0:	699b      	ldr	r3, [r3, #24]
 8007af2:	011b      	lsls	r3, r3, #4
 8007af4:	693a      	ldr	r2, [r7, #16]
 8007af6:	4313      	orrs	r3, r2
 8007af8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	693a      	ldr	r2, [r7, #16]
 8007afe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	68fa      	ldr	r2, [r7, #12]
 8007b04:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007b06:	683b      	ldr	r3, [r7, #0]
 8007b08:	685a      	ldr	r2, [r3, #4]
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	697a      	ldr	r2, [r7, #20]
 8007b12:	621a      	str	r2, [r3, #32]
}
 8007b14:	bf00      	nop
 8007b16:	371c      	adds	r7, #28
 8007b18:	46bd      	mov	sp, r7
 8007b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b1e:	4770      	bx	lr
 8007b20:	40012c00 	.word	0x40012c00
 8007b24:	40013400 	.word	0x40013400
 8007b28:	40015000 	.word	0x40015000
 8007b2c:	40014000 	.word	0x40014000
 8007b30:	40014400 	.word	0x40014400
 8007b34:	40014800 	.word	0x40014800

08007b38 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007b38:	b480      	push	{r7}
 8007b3a:	b087      	sub	sp, #28
 8007b3c:	af00      	add	r7, sp, #0
 8007b3e:	6078      	str	r0, [r7, #4]
 8007b40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	6a1b      	ldr	r3, [r3, #32]
 8007b46:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	6a1b      	ldr	r3, [r3, #32]
 8007b4c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	685b      	ldr	r3, [r3, #4]
 8007b58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	69db      	ldr	r3, [r3, #28]
 8007b5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007b66:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007b6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007b72:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007b74:	683b      	ldr	r3, [r7, #0]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	021b      	lsls	r3, r3, #8
 8007b7a:	68fa      	ldr	r2, [r7, #12]
 8007b7c:	4313      	orrs	r3, r2
 8007b7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007b80:	697b      	ldr	r3, [r7, #20]
 8007b82:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007b86:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007b88:	683b      	ldr	r3, [r7, #0]
 8007b8a:	689b      	ldr	r3, [r3, #8]
 8007b8c:	031b      	lsls	r3, r3, #12
 8007b8e:	697a      	ldr	r2, [r7, #20]
 8007b90:	4313      	orrs	r3, r2
 8007b92:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	4a2c      	ldr	r2, [pc, #176]	@ (8007c48 <TIM_OC4_SetConfig+0x110>)
 8007b98:	4293      	cmp	r3, r2
 8007b9a:	d007      	beq.n	8007bac <TIM_OC4_SetConfig+0x74>
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	4a2b      	ldr	r2, [pc, #172]	@ (8007c4c <TIM_OC4_SetConfig+0x114>)
 8007ba0:	4293      	cmp	r3, r2
 8007ba2:	d003      	beq.n	8007bac <TIM_OC4_SetConfig+0x74>
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	4a2a      	ldr	r2, [pc, #168]	@ (8007c50 <TIM_OC4_SetConfig+0x118>)
 8007ba8:	4293      	cmp	r3, r2
 8007baa:	d10d      	bne.n	8007bc8 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8007bac:	697b      	ldr	r3, [r7, #20]
 8007bae:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007bb2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8007bb4:	683b      	ldr	r3, [r7, #0]
 8007bb6:	68db      	ldr	r3, [r3, #12]
 8007bb8:	031b      	lsls	r3, r3, #12
 8007bba:	697a      	ldr	r2, [r7, #20]
 8007bbc:	4313      	orrs	r3, r2
 8007bbe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8007bc0:	697b      	ldr	r3, [r7, #20]
 8007bc2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007bc6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	4a1f      	ldr	r2, [pc, #124]	@ (8007c48 <TIM_OC4_SetConfig+0x110>)
 8007bcc:	4293      	cmp	r3, r2
 8007bce:	d013      	beq.n	8007bf8 <TIM_OC4_SetConfig+0xc0>
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	4a1e      	ldr	r2, [pc, #120]	@ (8007c4c <TIM_OC4_SetConfig+0x114>)
 8007bd4:	4293      	cmp	r3, r2
 8007bd6:	d00f      	beq.n	8007bf8 <TIM_OC4_SetConfig+0xc0>
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	4a1e      	ldr	r2, [pc, #120]	@ (8007c54 <TIM_OC4_SetConfig+0x11c>)
 8007bdc:	4293      	cmp	r3, r2
 8007bde:	d00b      	beq.n	8007bf8 <TIM_OC4_SetConfig+0xc0>
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	4a1d      	ldr	r2, [pc, #116]	@ (8007c58 <TIM_OC4_SetConfig+0x120>)
 8007be4:	4293      	cmp	r3, r2
 8007be6:	d007      	beq.n	8007bf8 <TIM_OC4_SetConfig+0xc0>
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	4a1c      	ldr	r2, [pc, #112]	@ (8007c5c <TIM_OC4_SetConfig+0x124>)
 8007bec:	4293      	cmp	r3, r2
 8007bee:	d003      	beq.n	8007bf8 <TIM_OC4_SetConfig+0xc0>
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	4a17      	ldr	r2, [pc, #92]	@ (8007c50 <TIM_OC4_SetConfig+0x118>)
 8007bf4:	4293      	cmp	r3, r2
 8007bf6:	d113      	bne.n	8007c20 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007bf8:	693b      	ldr	r3, [r7, #16]
 8007bfa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007bfe:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8007c00:	693b      	ldr	r3, [r7, #16]
 8007c02:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007c06:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007c08:	683b      	ldr	r3, [r7, #0]
 8007c0a:	695b      	ldr	r3, [r3, #20]
 8007c0c:	019b      	lsls	r3, r3, #6
 8007c0e:	693a      	ldr	r2, [r7, #16]
 8007c10:	4313      	orrs	r3, r2
 8007c12:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8007c14:	683b      	ldr	r3, [r7, #0]
 8007c16:	699b      	ldr	r3, [r3, #24]
 8007c18:	019b      	lsls	r3, r3, #6
 8007c1a:	693a      	ldr	r2, [r7, #16]
 8007c1c:	4313      	orrs	r3, r2
 8007c1e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	693a      	ldr	r2, [r7, #16]
 8007c24:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	68fa      	ldr	r2, [r7, #12]
 8007c2a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007c2c:	683b      	ldr	r3, [r7, #0]
 8007c2e:	685a      	ldr	r2, [r3, #4]
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	697a      	ldr	r2, [r7, #20]
 8007c38:	621a      	str	r2, [r3, #32]
}
 8007c3a:	bf00      	nop
 8007c3c:	371c      	adds	r7, #28
 8007c3e:	46bd      	mov	sp, r7
 8007c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c44:	4770      	bx	lr
 8007c46:	bf00      	nop
 8007c48:	40012c00 	.word	0x40012c00
 8007c4c:	40013400 	.word	0x40013400
 8007c50:	40015000 	.word	0x40015000
 8007c54:	40014000 	.word	0x40014000
 8007c58:	40014400 	.word	0x40014400
 8007c5c:	40014800 	.word	0x40014800

08007c60 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007c60:	b480      	push	{r7}
 8007c62:	b087      	sub	sp, #28
 8007c64:	af00      	add	r7, sp, #0
 8007c66:	6078      	str	r0, [r7, #4]
 8007c68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	6a1b      	ldr	r3, [r3, #32]
 8007c6e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	6a1b      	ldr	r3, [r3, #32]
 8007c74:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	685b      	ldr	r3, [r3, #4]
 8007c80:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007c86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007c8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007c92:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007c94:	683b      	ldr	r3, [r7, #0]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	68fa      	ldr	r2, [r7, #12]
 8007c9a:	4313      	orrs	r3, r2
 8007c9c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007c9e:	693b      	ldr	r3, [r7, #16]
 8007ca0:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8007ca4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007ca6:	683b      	ldr	r3, [r7, #0]
 8007ca8:	689b      	ldr	r3, [r3, #8]
 8007caa:	041b      	lsls	r3, r3, #16
 8007cac:	693a      	ldr	r2, [r7, #16]
 8007cae:	4313      	orrs	r3, r2
 8007cb0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	4a19      	ldr	r2, [pc, #100]	@ (8007d1c <TIM_OC5_SetConfig+0xbc>)
 8007cb6:	4293      	cmp	r3, r2
 8007cb8:	d013      	beq.n	8007ce2 <TIM_OC5_SetConfig+0x82>
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	4a18      	ldr	r2, [pc, #96]	@ (8007d20 <TIM_OC5_SetConfig+0xc0>)
 8007cbe:	4293      	cmp	r3, r2
 8007cc0:	d00f      	beq.n	8007ce2 <TIM_OC5_SetConfig+0x82>
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	4a17      	ldr	r2, [pc, #92]	@ (8007d24 <TIM_OC5_SetConfig+0xc4>)
 8007cc6:	4293      	cmp	r3, r2
 8007cc8:	d00b      	beq.n	8007ce2 <TIM_OC5_SetConfig+0x82>
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	4a16      	ldr	r2, [pc, #88]	@ (8007d28 <TIM_OC5_SetConfig+0xc8>)
 8007cce:	4293      	cmp	r3, r2
 8007cd0:	d007      	beq.n	8007ce2 <TIM_OC5_SetConfig+0x82>
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	4a15      	ldr	r2, [pc, #84]	@ (8007d2c <TIM_OC5_SetConfig+0xcc>)
 8007cd6:	4293      	cmp	r3, r2
 8007cd8:	d003      	beq.n	8007ce2 <TIM_OC5_SetConfig+0x82>
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	4a14      	ldr	r2, [pc, #80]	@ (8007d30 <TIM_OC5_SetConfig+0xd0>)
 8007cde:	4293      	cmp	r3, r2
 8007ce0:	d109      	bne.n	8007cf6 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007ce2:	697b      	ldr	r3, [r7, #20]
 8007ce4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007ce8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007cea:	683b      	ldr	r3, [r7, #0]
 8007cec:	695b      	ldr	r3, [r3, #20]
 8007cee:	021b      	lsls	r3, r3, #8
 8007cf0:	697a      	ldr	r2, [r7, #20]
 8007cf2:	4313      	orrs	r3, r2
 8007cf4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	697a      	ldr	r2, [r7, #20]
 8007cfa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	68fa      	ldr	r2, [r7, #12]
 8007d00:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007d02:	683b      	ldr	r3, [r7, #0]
 8007d04:	685a      	ldr	r2, [r3, #4]
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	693a      	ldr	r2, [r7, #16]
 8007d0e:	621a      	str	r2, [r3, #32]
}
 8007d10:	bf00      	nop
 8007d12:	371c      	adds	r7, #28
 8007d14:	46bd      	mov	sp, r7
 8007d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d1a:	4770      	bx	lr
 8007d1c:	40012c00 	.word	0x40012c00
 8007d20:	40013400 	.word	0x40013400
 8007d24:	40014000 	.word	0x40014000
 8007d28:	40014400 	.word	0x40014400
 8007d2c:	40014800 	.word	0x40014800
 8007d30:	40015000 	.word	0x40015000

08007d34 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007d34:	b480      	push	{r7}
 8007d36:	b087      	sub	sp, #28
 8007d38:	af00      	add	r7, sp, #0
 8007d3a:	6078      	str	r0, [r7, #4]
 8007d3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	6a1b      	ldr	r3, [r3, #32]
 8007d42:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	6a1b      	ldr	r3, [r3, #32]
 8007d48:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	685b      	ldr	r3, [r3, #4]
 8007d54:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007d5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007d62:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007d66:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007d68:	683b      	ldr	r3, [r7, #0]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	021b      	lsls	r3, r3, #8
 8007d6e:	68fa      	ldr	r2, [r7, #12]
 8007d70:	4313      	orrs	r3, r2
 8007d72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007d74:	693b      	ldr	r3, [r7, #16]
 8007d76:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007d7a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007d7c:	683b      	ldr	r3, [r7, #0]
 8007d7e:	689b      	ldr	r3, [r3, #8]
 8007d80:	051b      	lsls	r3, r3, #20
 8007d82:	693a      	ldr	r2, [r7, #16]
 8007d84:	4313      	orrs	r3, r2
 8007d86:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	4a1a      	ldr	r2, [pc, #104]	@ (8007df4 <TIM_OC6_SetConfig+0xc0>)
 8007d8c:	4293      	cmp	r3, r2
 8007d8e:	d013      	beq.n	8007db8 <TIM_OC6_SetConfig+0x84>
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	4a19      	ldr	r2, [pc, #100]	@ (8007df8 <TIM_OC6_SetConfig+0xc4>)
 8007d94:	4293      	cmp	r3, r2
 8007d96:	d00f      	beq.n	8007db8 <TIM_OC6_SetConfig+0x84>
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	4a18      	ldr	r2, [pc, #96]	@ (8007dfc <TIM_OC6_SetConfig+0xc8>)
 8007d9c:	4293      	cmp	r3, r2
 8007d9e:	d00b      	beq.n	8007db8 <TIM_OC6_SetConfig+0x84>
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	4a17      	ldr	r2, [pc, #92]	@ (8007e00 <TIM_OC6_SetConfig+0xcc>)
 8007da4:	4293      	cmp	r3, r2
 8007da6:	d007      	beq.n	8007db8 <TIM_OC6_SetConfig+0x84>
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	4a16      	ldr	r2, [pc, #88]	@ (8007e04 <TIM_OC6_SetConfig+0xd0>)
 8007dac:	4293      	cmp	r3, r2
 8007dae:	d003      	beq.n	8007db8 <TIM_OC6_SetConfig+0x84>
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	4a15      	ldr	r2, [pc, #84]	@ (8007e08 <TIM_OC6_SetConfig+0xd4>)
 8007db4:	4293      	cmp	r3, r2
 8007db6:	d109      	bne.n	8007dcc <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007db8:	697b      	ldr	r3, [r7, #20]
 8007dba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007dbe:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007dc0:	683b      	ldr	r3, [r7, #0]
 8007dc2:	695b      	ldr	r3, [r3, #20]
 8007dc4:	029b      	lsls	r3, r3, #10
 8007dc6:	697a      	ldr	r2, [r7, #20]
 8007dc8:	4313      	orrs	r3, r2
 8007dca:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	697a      	ldr	r2, [r7, #20]
 8007dd0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	68fa      	ldr	r2, [r7, #12]
 8007dd6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007dd8:	683b      	ldr	r3, [r7, #0]
 8007dda:	685a      	ldr	r2, [r3, #4]
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	693a      	ldr	r2, [r7, #16]
 8007de4:	621a      	str	r2, [r3, #32]
}
 8007de6:	bf00      	nop
 8007de8:	371c      	adds	r7, #28
 8007dea:	46bd      	mov	sp, r7
 8007dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007df0:	4770      	bx	lr
 8007df2:	bf00      	nop
 8007df4:	40012c00 	.word	0x40012c00
 8007df8:	40013400 	.word	0x40013400
 8007dfc:	40014000 	.word	0x40014000
 8007e00:	40014400 	.word	0x40014400
 8007e04:	40014800 	.word	0x40014800
 8007e08:	40015000 	.word	0x40015000

08007e0c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007e0c:	b480      	push	{r7}
 8007e0e:	b087      	sub	sp, #28
 8007e10:	af00      	add	r7, sp, #0
 8007e12:	60f8      	str	r0, [r7, #12]
 8007e14:	60b9      	str	r1, [r7, #8]
 8007e16:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	6a1b      	ldr	r3, [r3, #32]
 8007e1c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	6a1b      	ldr	r3, [r3, #32]
 8007e22:	f023 0201 	bic.w	r2, r3, #1
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	699b      	ldr	r3, [r3, #24]
 8007e2e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007e30:	693b      	ldr	r3, [r7, #16]
 8007e32:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007e36:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	011b      	lsls	r3, r3, #4
 8007e3c:	693a      	ldr	r2, [r7, #16]
 8007e3e:	4313      	orrs	r3, r2
 8007e40:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007e42:	697b      	ldr	r3, [r7, #20]
 8007e44:	f023 030a 	bic.w	r3, r3, #10
 8007e48:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007e4a:	697a      	ldr	r2, [r7, #20]
 8007e4c:	68bb      	ldr	r3, [r7, #8]
 8007e4e:	4313      	orrs	r3, r2
 8007e50:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	693a      	ldr	r2, [r7, #16]
 8007e56:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	697a      	ldr	r2, [r7, #20]
 8007e5c:	621a      	str	r2, [r3, #32]
}
 8007e5e:	bf00      	nop
 8007e60:	371c      	adds	r7, #28
 8007e62:	46bd      	mov	sp, r7
 8007e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e68:	4770      	bx	lr

08007e6a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007e6a:	b480      	push	{r7}
 8007e6c:	b087      	sub	sp, #28
 8007e6e:	af00      	add	r7, sp, #0
 8007e70:	60f8      	str	r0, [r7, #12]
 8007e72:	60b9      	str	r1, [r7, #8]
 8007e74:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	6a1b      	ldr	r3, [r3, #32]
 8007e7a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	6a1b      	ldr	r3, [r3, #32]
 8007e80:	f023 0210 	bic.w	r2, r3, #16
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	699b      	ldr	r3, [r3, #24]
 8007e8c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007e8e:	693b      	ldr	r3, [r7, #16]
 8007e90:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007e94:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	031b      	lsls	r3, r3, #12
 8007e9a:	693a      	ldr	r2, [r7, #16]
 8007e9c:	4313      	orrs	r3, r2
 8007e9e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007ea0:	697b      	ldr	r3, [r7, #20]
 8007ea2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007ea6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007ea8:	68bb      	ldr	r3, [r7, #8]
 8007eaa:	011b      	lsls	r3, r3, #4
 8007eac:	697a      	ldr	r2, [r7, #20]
 8007eae:	4313      	orrs	r3, r2
 8007eb0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	693a      	ldr	r2, [r7, #16]
 8007eb6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	697a      	ldr	r2, [r7, #20]
 8007ebc:	621a      	str	r2, [r3, #32]
}
 8007ebe:	bf00      	nop
 8007ec0:	371c      	adds	r7, #28
 8007ec2:	46bd      	mov	sp, r7
 8007ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ec8:	4770      	bx	lr

08007eca <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007eca:	b480      	push	{r7}
 8007ecc:	b085      	sub	sp, #20
 8007ece:	af00      	add	r7, sp, #0
 8007ed0:	6078      	str	r0, [r7, #4]
 8007ed2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	689b      	ldr	r3, [r3, #8]
 8007ed8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8007ee0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007ee4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007ee6:	683a      	ldr	r2, [r7, #0]
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	4313      	orrs	r3, r2
 8007eec:	f043 0307 	orr.w	r3, r3, #7
 8007ef0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	68fa      	ldr	r2, [r7, #12]
 8007ef6:	609a      	str	r2, [r3, #8]
}
 8007ef8:	bf00      	nop
 8007efa:	3714      	adds	r7, #20
 8007efc:	46bd      	mov	sp, r7
 8007efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f02:	4770      	bx	lr

08007f04 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007f04:	b480      	push	{r7}
 8007f06:	b087      	sub	sp, #28
 8007f08:	af00      	add	r7, sp, #0
 8007f0a:	60f8      	str	r0, [r7, #12]
 8007f0c:	60b9      	str	r1, [r7, #8]
 8007f0e:	607a      	str	r2, [r7, #4]
 8007f10:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	689b      	ldr	r3, [r3, #8]
 8007f16:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007f18:	697b      	ldr	r3, [r7, #20]
 8007f1a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007f1e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007f20:	683b      	ldr	r3, [r7, #0]
 8007f22:	021a      	lsls	r2, r3, #8
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	431a      	orrs	r2, r3
 8007f28:	68bb      	ldr	r3, [r7, #8]
 8007f2a:	4313      	orrs	r3, r2
 8007f2c:	697a      	ldr	r2, [r7, #20]
 8007f2e:	4313      	orrs	r3, r2
 8007f30:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	697a      	ldr	r2, [r7, #20]
 8007f36:	609a      	str	r2, [r3, #8]
}
 8007f38:	bf00      	nop
 8007f3a:	371c      	adds	r7, #28
 8007f3c:	46bd      	mov	sp, r7
 8007f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f42:	4770      	bx	lr

08007f44 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007f44:	b480      	push	{r7}
 8007f46:	b087      	sub	sp, #28
 8007f48:	af00      	add	r7, sp, #0
 8007f4a:	60f8      	str	r0, [r7, #12]
 8007f4c:	60b9      	str	r1, [r7, #8]
 8007f4e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007f50:	68bb      	ldr	r3, [r7, #8]
 8007f52:	f003 031f 	and.w	r3, r3, #31
 8007f56:	2201      	movs	r2, #1
 8007f58:	fa02 f303 	lsl.w	r3, r2, r3
 8007f5c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	6a1a      	ldr	r2, [r3, #32]
 8007f62:	697b      	ldr	r3, [r7, #20]
 8007f64:	43db      	mvns	r3, r3
 8007f66:	401a      	ands	r2, r3
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	6a1a      	ldr	r2, [r3, #32]
 8007f70:	68bb      	ldr	r3, [r7, #8]
 8007f72:	f003 031f 	and.w	r3, r3, #31
 8007f76:	6879      	ldr	r1, [r7, #4]
 8007f78:	fa01 f303 	lsl.w	r3, r1, r3
 8007f7c:	431a      	orrs	r2, r3
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	621a      	str	r2, [r3, #32]
}
 8007f82:	bf00      	nop
 8007f84:	371c      	adds	r7, #28
 8007f86:	46bd      	mov	sp, r7
 8007f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f8c:	4770      	bx	lr
	...

08007f90 <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 8007f90:	b480      	push	{r7}
 8007f92:	b083      	sub	sp, #12
 8007f94:	af00      	add	r7, sp, #0
 8007f96:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	4a26      	ldr	r2, [pc, #152]	@ (8008034 <TIM_ResetCallback+0xa4>)
 8007f9c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	4a25      	ldr	r2, [pc, #148]	@ (8008038 <TIM_ResetCallback+0xa8>)
 8007fa4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	4a24      	ldr	r2, [pc, #144]	@ (800803c <TIM_ResetCallback+0xac>)
 8007fac:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	4a23      	ldr	r2, [pc, #140]	@ (8008040 <TIM_ResetCallback+0xb0>)
 8007fb4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	4a22      	ldr	r2, [pc, #136]	@ (8008044 <TIM_ResetCallback+0xb4>)
 8007fbc:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	4a21      	ldr	r2, [pc, #132]	@ (8008048 <TIM_ResetCallback+0xb8>)
 8007fc4:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	4a20      	ldr	r2, [pc, #128]	@ (800804c <TIM_ResetCallback+0xbc>)
 8007fcc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	4a1f      	ldr	r2, [pc, #124]	@ (8008050 <TIM_ResetCallback+0xc0>)
 8007fd4:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	4a1e      	ldr	r2, [pc, #120]	@ (8008054 <TIM_ResetCallback+0xc4>)
 8007fdc:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	4a1d      	ldr	r2, [pc, #116]	@ (8008058 <TIM_ResetCallback+0xc8>)
 8007fe4:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	4a1c      	ldr	r2, [pc, #112]	@ (800805c <TIM_ResetCallback+0xcc>)
 8007fec:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	4a1b      	ldr	r2, [pc, #108]	@ (8008060 <TIM_ResetCallback+0xd0>)
 8007ff4:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	4a1a      	ldr	r2, [pc, #104]	@ (8008064 <TIM_ResetCallback+0xd4>)
 8007ffc:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  htim->Break2Callback                    = HAL_TIMEx_Break2Callback;
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	4a19      	ldr	r2, [pc, #100]	@ (8008068 <TIM_ResetCallback+0xd8>)
 8008004:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  htim->EncoderIndexCallback              = HAL_TIMEx_EncoderIndexCallback;
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	4a18      	ldr	r2, [pc, #96]	@ (800806c <TIM_ResetCallback+0xdc>)
 800800c:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  htim->DirectionChangeCallback           = HAL_TIMEx_DirectionChangeCallback;
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	4a17      	ldr	r2, [pc, #92]	@ (8008070 <TIM_ResetCallback+0xe0>)
 8008014:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  htim->IndexErrorCallback                = HAL_TIMEx_IndexErrorCallback;
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	4a16      	ldr	r2, [pc, #88]	@ (8008074 <TIM_ResetCallback+0xe4>)
 800801c:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
  htim->TransitionErrorCallback           = HAL_TIMEx_TransitionErrorCallback;
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	4a15      	ldr	r2, [pc, #84]	@ (8008078 <TIM_ResetCallback+0xe8>)
 8008024:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
}
 8008028:	bf00      	nop
 800802a:	370c      	adds	r7, #12
 800802c:	46bd      	mov	sp, r7
 800802e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008032:	4770      	bx	lr
 8008034:	08003299 	.word	0x08003299
 8008038:	08007141 	.word	0x08007141
 800803c:	080071a5 	.word	0x080071a5
 8008040:	080071b9 	.word	0x080071b9
 8008044:	08007169 	.word	0x08007169
 8008048:	0800717d 	.word	0x0800717d
 800804c:	08007155 	.word	0x08007155
 8008050:	0800326d 	.word	0x0800326d
 8008054:	08007191 	.word	0x08007191
 8008058:	080071cd 	.word	0x080071cd
 800805c:	08008515 	.word	0x08008515
 8008060:	08008529 	.word	0x08008529
 8008064:	0800853d 	.word	0x0800853d
 8008068:	08008551 	.word	0x08008551
 800806c:	08008565 	.word	0x08008565
 8008070:	08008579 	.word	0x08008579
 8008074:	0800858d 	.word	0x0800858d
 8008078:	080085a1 	.word	0x080085a1

0800807c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800807c:	b480      	push	{r7}
 800807e:	b085      	sub	sp, #20
 8008080:	af00      	add	r7, sp, #0
 8008082:	6078      	str	r0, [r7, #4]
 8008084:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800808c:	2b01      	cmp	r3, #1
 800808e:	d101      	bne.n	8008094 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008090:	2302      	movs	r3, #2
 8008092:	e074      	b.n	800817e <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	2201      	movs	r2, #1
 8008098:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	2202      	movs	r2, #2
 80080a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	685b      	ldr	r3, [r3, #4]
 80080aa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	689b      	ldr	r3, [r3, #8]
 80080b2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	4a34      	ldr	r2, [pc, #208]	@ (800818c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80080ba:	4293      	cmp	r3, r2
 80080bc:	d009      	beq.n	80080d2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	4a33      	ldr	r2, [pc, #204]	@ (8008190 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80080c4:	4293      	cmp	r3, r2
 80080c6:	d004      	beq.n	80080d2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	4a31      	ldr	r2, [pc, #196]	@ (8008194 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80080ce:	4293      	cmp	r3, r2
 80080d0:	d108      	bne.n	80080e4 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80080d8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80080da:	683b      	ldr	r3, [r7, #0]
 80080dc:	685b      	ldr	r3, [r3, #4]
 80080de:	68fa      	ldr	r2, [r7, #12]
 80080e0:	4313      	orrs	r3, r2
 80080e2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80080ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80080ee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80080f0:	683b      	ldr	r3, [r7, #0]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	68fa      	ldr	r2, [r7, #12]
 80080f6:	4313      	orrs	r3, r2
 80080f8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	68fa      	ldr	r2, [r7, #12]
 8008100:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	4a21      	ldr	r2, [pc, #132]	@ (800818c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8008108:	4293      	cmp	r3, r2
 800810a:	d022      	beq.n	8008152 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008114:	d01d      	beq.n	8008152 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	4a1f      	ldr	r2, [pc, #124]	@ (8008198 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800811c:	4293      	cmp	r3, r2
 800811e:	d018      	beq.n	8008152 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	4a1d      	ldr	r2, [pc, #116]	@ (800819c <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8008126:	4293      	cmp	r3, r2
 8008128:	d013      	beq.n	8008152 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	4a1c      	ldr	r2, [pc, #112]	@ (80081a0 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8008130:	4293      	cmp	r3, r2
 8008132:	d00e      	beq.n	8008152 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	4a15      	ldr	r2, [pc, #84]	@ (8008190 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800813a:	4293      	cmp	r3, r2
 800813c:	d009      	beq.n	8008152 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	4a18      	ldr	r2, [pc, #96]	@ (80081a4 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8008144:	4293      	cmp	r3, r2
 8008146:	d004      	beq.n	8008152 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	4a11      	ldr	r2, [pc, #68]	@ (8008194 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800814e:	4293      	cmp	r3, r2
 8008150:	d10c      	bne.n	800816c <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008152:	68bb      	ldr	r3, [r7, #8]
 8008154:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008158:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800815a:	683b      	ldr	r3, [r7, #0]
 800815c:	689b      	ldr	r3, [r3, #8]
 800815e:	68ba      	ldr	r2, [r7, #8]
 8008160:	4313      	orrs	r3, r2
 8008162:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	68ba      	ldr	r2, [r7, #8]
 800816a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	2201      	movs	r2, #1
 8008170:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	2200      	movs	r2, #0
 8008178:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800817c:	2300      	movs	r3, #0
}
 800817e:	4618      	mov	r0, r3
 8008180:	3714      	adds	r7, #20
 8008182:	46bd      	mov	sp, r7
 8008184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008188:	4770      	bx	lr
 800818a:	bf00      	nop
 800818c:	40012c00 	.word	0x40012c00
 8008190:	40013400 	.word	0x40013400
 8008194:	40015000 	.word	0x40015000
 8008198:	40000400 	.word	0x40000400
 800819c:	40000800 	.word	0x40000800
 80081a0:	40000c00 	.word	0x40000c00
 80081a4:	40014000 	.word	0x40014000

080081a8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80081a8:	b480      	push	{r7}
 80081aa:	b085      	sub	sp, #20
 80081ac:	af00      	add	r7, sp, #0
 80081ae:	6078      	str	r0, [r7, #4]
 80081b0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80081b2:	2300      	movs	r3, #0
 80081b4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80081bc:	2b01      	cmp	r3, #1
 80081be:	d101      	bne.n	80081c4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80081c0:	2302      	movs	r3, #2
 80081c2:	e078      	b.n	80082b6 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	2201      	movs	r2, #1
 80081c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80081d2:	683b      	ldr	r3, [r7, #0]
 80081d4:	68db      	ldr	r3, [r3, #12]
 80081d6:	4313      	orrs	r3, r2
 80081d8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80081e0:	683b      	ldr	r3, [r7, #0]
 80081e2:	689b      	ldr	r3, [r3, #8]
 80081e4:	4313      	orrs	r3, r2
 80081e6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80081ee:	683b      	ldr	r3, [r7, #0]
 80081f0:	685b      	ldr	r3, [r3, #4]
 80081f2:	4313      	orrs	r3, r2
 80081f4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80081fc:	683b      	ldr	r3, [r7, #0]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	4313      	orrs	r3, r2
 8008202:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800820a:	683b      	ldr	r3, [r7, #0]
 800820c:	691b      	ldr	r3, [r3, #16]
 800820e:	4313      	orrs	r3, r2
 8008210:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8008218:	683b      	ldr	r3, [r7, #0]
 800821a:	695b      	ldr	r3, [r3, #20]
 800821c:	4313      	orrs	r3, r2
 800821e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8008226:	683b      	ldr	r3, [r7, #0]
 8008228:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800822a:	4313      	orrs	r3, r2
 800822c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8008234:	683b      	ldr	r3, [r7, #0]
 8008236:	699b      	ldr	r3, [r3, #24]
 8008238:	041b      	lsls	r3, r3, #16
 800823a:	4313      	orrs	r3, r2
 800823c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8008244:	683b      	ldr	r3, [r7, #0]
 8008246:	69db      	ldr	r3, [r3, #28]
 8008248:	4313      	orrs	r3, r2
 800824a:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	4a1c      	ldr	r2, [pc, #112]	@ (80082c4 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8008252:	4293      	cmp	r3, r2
 8008254:	d009      	beq.n	800826a <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	4a1b      	ldr	r2, [pc, #108]	@ (80082c8 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 800825c:	4293      	cmp	r3, r2
 800825e:	d004      	beq.n	800826a <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	4a19      	ldr	r2, [pc, #100]	@ (80082cc <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8008266:	4293      	cmp	r3, r2
 8008268:	d11c      	bne.n	80082a4 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8008270:	683b      	ldr	r3, [r7, #0]
 8008272:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008274:	051b      	lsls	r3, r3, #20
 8008276:	4313      	orrs	r3, r2
 8008278:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8008280:	683b      	ldr	r3, [r7, #0]
 8008282:	6a1b      	ldr	r3, [r3, #32]
 8008284:	4313      	orrs	r3, r2
 8008286:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800828e:	683b      	ldr	r3, [r7, #0]
 8008290:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008292:	4313      	orrs	r3, r2
 8008294:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800829c:	683b      	ldr	r3, [r7, #0]
 800829e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082a0:	4313      	orrs	r3, r2
 80082a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	68fa      	ldr	r2, [r7, #12]
 80082aa:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	2200      	movs	r2, #0
 80082b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80082b4:	2300      	movs	r3, #0
}
 80082b6:	4618      	mov	r0, r3
 80082b8:	3714      	adds	r7, #20
 80082ba:	46bd      	mov	sp, r7
 80082bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082c0:	4770      	bx	lr
 80082c2:	bf00      	nop
 80082c4:	40012c00 	.word	0x40012c00
 80082c8:	40013400 	.word	0x40013400
 80082cc:	40015000 	.word	0x40015000

080082d0 <HAL_TIMEx_ConfigBreakInput>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakInput(TIM_HandleTypeDef *htim,
                                             uint32_t BreakInput,
                                             const TIMEx_BreakInputConfigTypeDef *sBreakInputConfig)
{
 80082d0:	b480      	push	{r7}
 80082d2:	b08b      	sub	sp, #44	@ 0x2c
 80082d4:	af00      	add	r7, sp, #0
 80082d6:	60f8      	str	r0, [r7, #12]
 80082d8:	60b9      	str	r1, [r7, #8]
 80082da:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80082dc:	2300      	movs	r3, #0
 80082de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  assert_param(IS_TIM_BREAKINPUTSOURCE(sBreakInputConfig->Source));
  assert_param(IS_TIM_BREAKINPUTSOURCE_STATE(sBreakInputConfig->Enable));
  assert_param(IS_TIM_BREAKINPUTSOURCE_POLARITY(sBreakInputConfig->Polarity));

  /* Check input state */
  __HAL_LOCK(htim);
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80082e8:	2b01      	cmp	r3, #1
 80082ea:	d101      	bne.n	80082f0 <HAL_TIMEx_ConfigBreakInput+0x20>
 80082ec:	2302      	movs	r3, #2
 80082ee:	e10b      	b.n	8008508 <HAL_TIMEx_ConfigBreakInput+0x238>
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	2201      	movs	r2, #1
 80082f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (sBreakInputConfig->Source)
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	2b80      	cmp	r3, #128	@ 0x80
 80082fe:	f000 8096 	beq.w	800842e <HAL_TIMEx_ConfigBreakInput+0x15e>
 8008302:	2b80      	cmp	r3, #128	@ 0x80
 8008304:	f200 809c 	bhi.w	8008440 <HAL_TIMEx_ConfigBreakInput+0x170>
 8008308:	2b20      	cmp	r3, #32
 800830a:	d849      	bhi.n	80083a0 <HAL_TIMEx_ConfigBreakInput+0xd0>
 800830c:	2b00      	cmp	r3, #0
 800830e:	f000 8097 	beq.w	8008440 <HAL_TIMEx_ConfigBreakInput+0x170>
 8008312:	3b01      	subs	r3, #1
 8008314:	2b1f      	cmp	r3, #31
 8008316:	f200 8093 	bhi.w	8008440 <HAL_TIMEx_ConfigBreakInput+0x170>
 800831a:	a201      	add	r2, pc, #4	@ (adr r2, 8008320 <HAL_TIMEx_ConfigBreakInput+0x50>)
 800831c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008320:	080083a7 	.word	0x080083a7
 8008324:	080083bb 	.word	0x080083bb
 8008328:	08008441 	.word	0x08008441
 800832c:	080083cf 	.word	0x080083cf
 8008330:	08008441 	.word	0x08008441
 8008334:	08008441 	.word	0x08008441
 8008338:	08008441 	.word	0x08008441
 800833c:	080083e3 	.word	0x080083e3
 8008340:	08008441 	.word	0x08008441
 8008344:	08008441 	.word	0x08008441
 8008348:	08008441 	.word	0x08008441
 800834c:	08008441 	.word	0x08008441
 8008350:	08008441 	.word	0x08008441
 8008354:	08008441 	.word	0x08008441
 8008358:	08008441 	.word	0x08008441
 800835c:	080083f7 	.word	0x080083f7
 8008360:	08008441 	.word	0x08008441
 8008364:	08008441 	.word	0x08008441
 8008368:	08008441 	.word	0x08008441
 800836c:	08008441 	.word	0x08008441
 8008370:	08008441 	.word	0x08008441
 8008374:	08008441 	.word	0x08008441
 8008378:	08008441 	.word	0x08008441
 800837c:	08008441 	.word	0x08008441
 8008380:	08008441 	.word	0x08008441
 8008384:	08008441 	.word	0x08008441
 8008388:	08008441 	.word	0x08008441
 800838c:	08008441 	.word	0x08008441
 8008390:	08008441 	.word	0x08008441
 8008394:	08008441 	.word	0x08008441
 8008398:	08008441 	.word	0x08008441
 800839c:	0800840b 	.word	0x0800840b
 80083a0:	2b40      	cmp	r3, #64	@ 0x40
 80083a2:	d03b      	beq.n	800841c <HAL_TIMEx_ConfigBreakInput+0x14c>
 80083a4:	e04c      	b.n	8008440 <HAL_TIMEx_ConfigBreakInput+0x170>
  {
    case TIM_BREAKINPUTSOURCE_BKIN:
    {
      bkin_enable_mask = TIM1_AF1_BKINE;
 80083a6:	2301      	movs	r3, #1
 80083a8:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKINE_Pos;
 80083aa:	2300      	movs	r3, #0
 80083ac:	61bb      	str	r3, [r7, #24]
      bkin_polarity_mask = TIM1_AF1_BKINP;
 80083ae:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80083b2:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = TIM1_AF1_BKINP_Pos;
 80083b4:	2309      	movs	r3, #9
 80083b6:	617b      	str	r3, [r7, #20]
      break;
 80083b8:	e04b      	b.n	8008452 <HAL_TIMEx_ConfigBreakInput+0x182>
    }
    case TIM_BREAKINPUTSOURCE_COMP1:
    {
      bkin_enable_mask = TIM1_AF1_BKCMP1E;
 80083ba:	2302      	movs	r3, #2
 80083bc:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKCMP1E_Pos;
 80083be:	2301      	movs	r3, #1
 80083c0:	61bb      	str	r3, [r7, #24]
      bkin_polarity_mask = TIM1_AF1_BKCMP1P;
 80083c2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80083c6:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = TIM1_AF1_BKCMP1P_Pos;
 80083c8:	230a      	movs	r3, #10
 80083ca:	617b      	str	r3, [r7, #20]
      break;
 80083cc:	e041      	b.n	8008452 <HAL_TIMEx_ConfigBreakInput+0x182>
    }
    case TIM_BREAKINPUTSOURCE_COMP2:
    {
      bkin_enable_mask = TIM1_AF1_BKCMP2E;
 80083ce:	2304      	movs	r3, #4
 80083d0:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKCMP2E_Pos;
 80083d2:	2302      	movs	r3, #2
 80083d4:	61bb      	str	r3, [r7, #24]
      bkin_polarity_mask = TIM1_AF1_BKCMP2P;
 80083d6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80083da:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = TIM1_AF1_BKCMP2P_Pos;
 80083dc:	230b      	movs	r3, #11
 80083de:	617b      	str	r3, [r7, #20]
      break;
 80083e0:	e037      	b.n	8008452 <HAL_TIMEx_ConfigBreakInput+0x182>
    }
    case TIM_BREAKINPUTSOURCE_COMP3:
    {
      bkin_enable_mask = TIM1_AF1_BKCMP3E;
 80083e2:	2308      	movs	r3, #8
 80083e4:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKCMP3E_Pos;
 80083e6:	2303      	movs	r3, #3
 80083e8:	61bb      	str	r3, [r7, #24]
      bkin_polarity_mask = TIM1_AF1_BKCMP3P;
 80083ea:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80083ee:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = TIM1_AF1_BKCMP3P_Pos;
 80083f0:	230c      	movs	r3, #12
 80083f2:	617b      	str	r3, [r7, #20]
      break;
 80083f4:	e02d      	b.n	8008452 <HAL_TIMEx_ConfigBreakInput+0x182>
    }
    case TIM_BREAKINPUTSOURCE_COMP4:
    {
      bkin_enable_mask = TIM1_AF1_BKCMP4E;
 80083f6:	2310      	movs	r3, #16
 80083f8:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKCMP4E_Pos;
 80083fa:	2304      	movs	r3, #4
 80083fc:	61bb      	str	r3, [r7, #24]
      bkin_polarity_mask = TIM1_AF1_BKCMP4P;
 80083fe:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8008402:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = TIM1_AF1_BKCMP4P_Pos;
 8008404:	230d      	movs	r3, #13
 8008406:	617b      	str	r3, [r7, #20]
      break;
 8008408:	e023      	b.n	8008452 <HAL_TIMEx_ConfigBreakInput+0x182>
    }
#if defined (COMP5)
    case TIM_BREAKINPUTSOURCE_COMP5:
    {
      bkin_enable_mask = TIM1_AF1_BKCMP5E;
 800840a:	2320      	movs	r3, #32
 800840c:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKCMP5E_Pos;
 800840e:	2305      	movs	r3, #5
 8008410:	61bb      	str	r3, [r7, #24]
      /* No palarity bit for this COMP. Variable bkin_polarity_mask keeps its default value 0 */
      bkin_polarity_mask = 0U;
 8008412:	2300      	movs	r3, #0
 8008414:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = 0U;
 8008416:	2300      	movs	r3, #0
 8008418:	617b      	str	r3, [r7, #20]
      break;
 800841a:	e01a      	b.n	8008452 <HAL_TIMEx_ConfigBreakInput+0x182>
    }
#endif /* COMP5 */
#if defined (COMP6)
    case TIM_BREAKINPUTSOURCE_COMP6:
    {
      bkin_enable_mask = TIM1_AF1_BKCMP6E;
 800841c:	2340      	movs	r3, #64	@ 0x40
 800841e:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKCMP6E_Pos;
 8008420:	2306      	movs	r3, #6
 8008422:	61bb      	str	r3, [r7, #24]
      /* No palarity bit for this COMP. Variable bkin_polarity_mask keeps its default value 0 */
      bkin_polarity_mask = 0U;
 8008424:	2300      	movs	r3, #0
 8008426:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = 0U;
 8008428:	2300      	movs	r3, #0
 800842a:	617b      	str	r3, [r7, #20]
      break;
 800842c:	e011      	b.n	8008452 <HAL_TIMEx_ConfigBreakInput+0x182>
    }
#endif /* COMP7 */
#if defined (COMP7)
    case TIM_BREAKINPUTSOURCE_COMP7:
    {
      bkin_enable_mask = TIM1_AF1_BKCMP7E;
 800842e:	2380      	movs	r3, #128	@ 0x80
 8008430:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKCMP7E_Pos;
 8008432:	2307      	movs	r3, #7
 8008434:	61bb      	str	r3, [r7, #24]
      /* No palarity bit for this COMP. Variable bkin_polarity_mask keeps its default value 0 */
      bkin_polarity_mask = 0U;
 8008436:	2300      	movs	r3, #0
 8008438:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = 0U;
 800843a:	2300      	movs	r3, #0
 800843c:	617b      	str	r3, [r7, #20]
      break;
 800843e:	e008      	b.n	8008452 <HAL_TIMEx_ConfigBreakInput+0x182>
    }
#endif /* COMP7 */

    default:
    {
      bkin_enable_mask = 0U;
 8008440:	2300      	movs	r3, #0
 8008442:	623b      	str	r3, [r7, #32]
      bkin_polarity_mask = 0U;
 8008444:	2300      	movs	r3, #0
 8008446:	61fb      	str	r3, [r7, #28]
      bkin_enable_bitpos = 0U;
 8008448:	2300      	movs	r3, #0
 800844a:	61bb      	str	r3, [r7, #24]
      bkin_polarity_bitpos = 0U;
 800844c:	2300      	movs	r3, #0
 800844e:	617b      	str	r3, [r7, #20]
      break;
 8008450:	bf00      	nop
    }
  }

  switch (BreakInput)
 8008452:	68bb      	ldr	r3, [r7, #8]
 8008454:	2b01      	cmp	r3, #1
 8008456:	d003      	beq.n	8008460 <HAL_TIMEx_ConfigBreakInput+0x190>
 8008458:	68bb      	ldr	r3, [r7, #8]
 800845a:	2b02      	cmp	r3, #2
 800845c:	d025      	beq.n	80084aa <HAL_TIMEx_ConfigBreakInput+0x1da>
 800845e:	e049      	b.n	80084f4 <HAL_TIMEx_ConfigBreakInput+0x224>
  {
    case TIM_BREAKINPUT_BRK:
    {
      /* Get the TIMx_AF1 register value */
      tmporx = htim->Instance->AF1;
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008466:	613b      	str	r3, [r7, #16]

      /* Enable the break input */
      tmporx &= ~bkin_enable_mask;
 8008468:	6a3b      	ldr	r3, [r7, #32]
 800846a:	43db      	mvns	r3, r3
 800846c:	693a      	ldr	r2, [r7, #16]
 800846e:	4013      	ands	r3, r2
 8008470:	613b      	str	r3, [r7, #16]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	685a      	ldr	r2, [r3, #4]
 8008476:	69bb      	ldr	r3, [r7, #24]
 8008478:	409a      	lsls	r2, r3
 800847a:	6a3b      	ldr	r3, [r7, #32]
 800847c:	4013      	ands	r3, r2
 800847e:	693a      	ldr	r2, [r7, #16]
 8008480:	4313      	orrs	r3, r2
 8008482:	613b      	str	r3, [r7, #16]

      /* Set the break input polarity */
      tmporx &= ~bkin_polarity_mask;
 8008484:	69fb      	ldr	r3, [r7, #28]
 8008486:	43db      	mvns	r3, r3
 8008488:	693a      	ldr	r2, [r7, #16]
 800848a:	4013      	ands	r3, r2
 800848c:	613b      	str	r3, [r7, #16]
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	689a      	ldr	r2, [r3, #8]
 8008492:	697b      	ldr	r3, [r7, #20]
 8008494:	409a      	lsls	r2, r3
 8008496:	69fb      	ldr	r3, [r7, #28]
 8008498:	4013      	ands	r3, r2
 800849a:	693a      	ldr	r2, [r7, #16]
 800849c:	4313      	orrs	r3, r2
 800849e:	613b      	str	r3, [r7, #16]

      /* Set TIMx_AF1 */
      htim->Instance->AF1 = tmporx;
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	693a      	ldr	r2, [r7, #16]
 80084a6:	661a      	str	r2, [r3, #96]	@ 0x60
      break;
 80084a8:	e028      	b.n	80084fc <HAL_TIMEx_ConfigBreakInput+0x22c>
    }
    case TIM_BREAKINPUT_BRK2:
    {
      /* Get the TIMx_AF2 register value */
      tmporx = htim->Instance->AF2;
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80084b0:	613b      	str	r3, [r7, #16]

      /* Enable the break input */
      tmporx &= ~bkin_enable_mask;
 80084b2:	6a3b      	ldr	r3, [r7, #32]
 80084b4:	43db      	mvns	r3, r3
 80084b6:	693a      	ldr	r2, [r7, #16]
 80084b8:	4013      	ands	r3, r2
 80084ba:	613b      	str	r3, [r7, #16]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	685a      	ldr	r2, [r3, #4]
 80084c0:	69bb      	ldr	r3, [r7, #24]
 80084c2:	409a      	lsls	r2, r3
 80084c4:	6a3b      	ldr	r3, [r7, #32]
 80084c6:	4013      	ands	r3, r2
 80084c8:	693a      	ldr	r2, [r7, #16]
 80084ca:	4313      	orrs	r3, r2
 80084cc:	613b      	str	r3, [r7, #16]

      /* Set the break input polarity */
      tmporx &= ~bkin_polarity_mask;
 80084ce:	69fb      	ldr	r3, [r7, #28]
 80084d0:	43db      	mvns	r3, r3
 80084d2:	693a      	ldr	r2, [r7, #16]
 80084d4:	4013      	ands	r3, r2
 80084d6:	613b      	str	r3, [r7, #16]
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	689a      	ldr	r2, [r3, #8]
 80084dc:	697b      	ldr	r3, [r7, #20]
 80084de:	409a      	lsls	r2, r3
 80084e0:	69fb      	ldr	r3, [r7, #28]
 80084e2:	4013      	ands	r3, r2
 80084e4:	693a      	ldr	r2, [r7, #16]
 80084e6:	4313      	orrs	r3, r2
 80084e8:	613b      	str	r3, [r7, #16]

      /* Set TIMx_AF2 */
      htim->Instance->AF2 = tmporx;
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	693a      	ldr	r2, [r7, #16]
 80084f0:	665a      	str	r2, [r3, #100]	@ 0x64
      break;
 80084f2:	e003      	b.n	80084fc <HAL_TIMEx_ConfigBreakInput+0x22c>
    }
    default:
      status = HAL_ERROR;
 80084f4:	2301      	movs	r3, #1
 80084f6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 80084fa:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	2200      	movs	r2, #0
 8008500:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008504:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8008508:	4618      	mov	r0, r3
 800850a:	372c      	adds	r7, #44	@ 0x2c
 800850c:	46bd      	mov	sp, r7
 800850e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008512:	4770      	bx	lr

08008514 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008514:	b480      	push	{r7}
 8008516:	b083      	sub	sp, #12
 8008518:	af00      	add	r7, sp, #0
 800851a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800851c:	bf00      	nop
 800851e:	370c      	adds	r7, #12
 8008520:	46bd      	mov	sp, r7
 8008522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008526:	4770      	bx	lr

08008528 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Commutation half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8008528:	b480      	push	{r7}
 800852a:	b083      	sub	sp, #12
 800852c:	af00      	add	r7, sp, #0
 800852e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 8008530:	bf00      	nop
 8008532:	370c      	adds	r7, #12
 8008534:	46bd      	mov	sp, r7
 8008536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800853a:	4770      	bx	lr

0800853c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800853c:	b480      	push	{r7}
 800853e:	b083      	sub	sp, #12
 8008540:	af00      	add	r7, sp, #0
 8008542:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008544:	bf00      	nop
 8008546:	370c      	adds	r7, #12
 8008548:	46bd      	mov	sp, r7
 800854a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800854e:	4770      	bx	lr

08008550 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008550:	b480      	push	{r7}
 8008552:	b083      	sub	sp, #12
 8008554:	af00      	add	r7, sp, #0
 8008556:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008558:	bf00      	nop
 800855a:	370c      	adds	r7, #12
 800855c:	46bd      	mov	sp, r7
 800855e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008562:	4770      	bx	lr

08008564 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8008564:	b480      	push	{r7}
 8008566:	b083      	sub	sp, #12
 8008568:	af00      	add	r7, sp, #0
 800856a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800856c:	bf00      	nop
 800856e:	370c      	adds	r7, #12
 8008570:	46bd      	mov	sp, r7
 8008572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008576:	4770      	bx	lr

08008578 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8008578:	b480      	push	{r7}
 800857a:	b083      	sub	sp, #12
 800857c:	af00      	add	r7, sp, #0
 800857e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8008580:	bf00      	nop
 8008582:	370c      	adds	r7, #12
 8008584:	46bd      	mov	sp, r7
 8008586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800858a:	4770      	bx	lr

0800858c <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800858c:	b480      	push	{r7}
 800858e:	b083      	sub	sp, #12
 8008590:	af00      	add	r7, sp, #0
 8008592:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8008594:	bf00      	nop
 8008596:	370c      	adds	r7, #12
 8008598:	46bd      	mov	sp, r7
 800859a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800859e:	4770      	bx	lr

080085a0 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 80085a0:	b480      	push	{r7}
 80085a2:	b083      	sub	sp, #12
 80085a4:	af00      	add	r7, sp, #0
 80085a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 80085a8:	bf00      	nop
 80085aa:	370c      	adds	r7, #12
 80085ac:	46bd      	mov	sp, r7
 80085ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085b2:	4770      	bx	lr

080085b4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80085b4:	b580      	push	{r7, lr}
 80085b6:	b082      	sub	sp, #8
 80085b8:	af00      	add	r7, sp, #0
 80085ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d101      	bne.n	80085c6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80085c2:	2301      	movs	r3, #1
 80085c4:	e050      	b.n	8008668 <HAL_UART_Init+0xb4>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d114      	bne.n	80085fa <HAL_UART_Init+0x46>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	2200      	movs	r2, #0
 80085d4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 80085d8:	6878      	ldr	r0, [r7, #4]
 80085da:	f000 fdc5 	bl	8009168 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d103      	bne.n	80085f0 <HAL_UART_Init+0x3c>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	4a21      	ldr	r2, [pc, #132]	@ (8008670 <HAL_UART_Init+0xbc>)
 80085ec:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80085f6:	6878      	ldr	r0, [r7, #4]
 80085f8:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	2224      	movs	r2, #36	@ 0x24
 80085fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	681a      	ldr	r2, [r3, #0]
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	f022 0201 	bic.w	r2, r2, #1
 8008610:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008616:	2b00      	cmp	r3, #0
 8008618:	d002      	beq.n	8008620 <HAL_UART_Init+0x6c>
  {
    UART_AdvFeatureConfig(huart);
 800861a:	6878      	ldr	r0, [r7, #4]
 800861c:	f001 f8f2 	bl	8009804 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008620:	6878      	ldr	r0, [r7, #4]
 8008622:	f000 fdf3 	bl	800920c <UART_SetConfig>
 8008626:	4603      	mov	r3, r0
 8008628:	2b01      	cmp	r3, #1
 800862a:	d101      	bne.n	8008630 <HAL_UART_Init+0x7c>
  {
    return HAL_ERROR;
 800862c:	2301      	movs	r3, #1
 800862e:	e01b      	b.n	8008668 <HAL_UART_Init+0xb4>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	685a      	ldr	r2, [r3, #4]
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800863e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	689a      	ldr	r2, [r3, #8]
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800864e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	681a      	ldr	r2, [r3, #0]
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	f042 0201 	orr.w	r2, r2, #1
 800865e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008660:	6878      	ldr	r0, [r7, #4]
 8008662:	f001 f971 	bl	8009948 <UART_CheckIdleState>
 8008666:	4603      	mov	r3, r0
}
 8008668:	4618      	mov	r0, r3
 800866a:	3708      	adds	r7, #8
 800866c:	46bd      	mov	sp, r7
 800866e:	bd80      	pop	{r7, pc}
 8008670:	080036ad 	.word	0x080036ad

08008674 <HAL_UART_RegisterCallback>:
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID,
                                            pUART_CallbackTypeDef pCallback)
{
 8008674:	b480      	push	{r7}
 8008676:	b087      	sub	sp, #28
 8008678:	af00      	add	r7, sp, #0
 800867a:	60f8      	str	r0, [r7, #12]
 800867c:	460b      	mov	r3, r1
 800867e:	607a      	str	r2, [r7, #4]
 8008680:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8008682:	2300      	movs	r3, #0
 8008684:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	2b00      	cmp	r3, #0
 800868a:	d109      	bne.n	80086a0 <HAL_UART_RegisterCallback+0x2c>
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008692:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    return HAL_ERROR;
 800869c:	2301      	movs	r3, #1
 800869e:	e09c      	b.n	80087da <HAL_UART_RegisterCallback+0x166>
  }

  if (huart->gState == HAL_UART_STATE_READY)
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80086a6:	2b20      	cmp	r3, #32
 80086a8:	d16c      	bne.n	8008784 <HAL_UART_RegisterCallback+0x110>
  {
    switch (CallbackID)
 80086aa:	7afb      	ldrb	r3, [r7, #11]
 80086ac:	2b0c      	cmp	r3, #12
 80086ae:	d85e      	bhi.n	800876e <HAL_UART_RegisterCallback+0xfa>
 80086b0:	a201      	add	r2, pc, #4	@ (adr r2, 80086b8 <HAL_UART_RegisterCallback+0x44>)
 80086b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086b6:	bf00      	nop
 80086b8:	080086ed 	.word	0x080086ed
 80086bc:	080086f7 	.word	0x080086f7
 80086c0:	08008701 	.word	0x08008701
 80086c4:	0800870b 	.word	0x0800870b
 80086c8:	08008715 	.word	0x08008715
 80086cc:	0800871f 	.word	0x0800871f
 80086d0:	08008729 	.word	0x08008729
 80086d4:	08008733 	.word	0x08008733
 80086d8:	0800873d 	.word	0x0800873d
 80086dc:	08008747 	.word	0x08008747
 80086e0:	08008751 	.word	0x08008751
 80086e4:	0800875b 	.word	0x0800875b
 80086e8:	08008765 	.word	0x08008765
    {
      case HAL_UART_TX_HALFCOMPLETE_CB_ID :
        huart->TxHalfCpltCallback = pCallback;
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	687a      	ldr	r2, [r7, #4]
 80086f0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 80086f4:	e070      	b.n	80087d8 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_COMPLETE_CB_ID :
        huart->TxCpltCallback = pCallback;
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	687a      	ldr	r2, [r7, #4]
 80086fa:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 80086fe:	e06b      	b.n	80087d8 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_HALFCOMPLETE_CB_ID :
        huart->RxHalfCpltCallback = pCallback;
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	687a      	ldr	r2, [r7, #4]
 8008704:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 8008708:	e066      	b.n	80087d8 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_COMPLETE_CB_ID :
        huart->RxCpltCallback = pCallback;
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	687a      	ldr	r2, [r7, #4]
 800870e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 8008712:	e061      	b.n	80087d8 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ERROR_CB_ID :
        huart->ErrorCallback = pCallback;
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	687a      	ldr	r2, [r7, #4]
 8008718:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 800871c:	e05c      	b.n	80087d8 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_COMPLETE_CB_ID :
        huart->AbortCpltCallback = pCallback;
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	687a      	ldr	r2, [r7, #4]
 8008722:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 8008726:	e057      	b.n	80087d8 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID :
        huart->AbortTransmitCpltCallback = pCallback;
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	687a      	ldr	r2, [r7, #4]
 800872c:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 8008730:	e052      	b.n	80087d8 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID :
        huart->AbortReceiveCpltCallback = pCallback;
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	687a      	ldr	r2, [r7, #4]
 8008736:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 800873a:	e04d      	b.n	80087d8 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_WAKEUP_CB_ID :
        huart->WakeupCallback = pCallback;
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	687a      	ldr	r2, [r7, #4]
 8008740:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        break;
 8008744:	e048      	b.n	80087d8 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_FIFO_FULL_CB_ID :
        huart->RxFifoFullCallback = pCallback;
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	687a      	ldr	r2, [r7, #4]
 800874a:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        break;
 800874e:	e043      	b.n	80087d8 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_FIFO_EMPTY_CB_ID :
        huart->TxFifoEmptyCallback = pCallback;
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	687a      	ldr	r2, [r7, #4]
 8008754:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
        break;
 8008758:	e03e      	b.n	80087d8 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	687a      	ldr	r2, [r7, #4]
 800875e:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 8008762:	e039      	b.n	80087d8 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	687a      	ldr	r2, [r7, #4]
 8008768:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 800876c:	e034      	b.n	80087d8 <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008774:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        status =  HAL_ERROR;
 800877e:	2301      	movs	r3, #1
 8008780:	75fb      	strb	r3, [r7, #23]
        break;
 8008782:	e029      	b.n	80087d8 <HAL_UART_RegisterCallback+0x164>
    }
  }
  else if (huart->gState == HAL_UART_STATE_RESET)
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800878a:	2b00      	cmp	r3, #0
 800878c:	d11a      	bne.n	80087c4 <HAL_UART_RegisterCallback+0x150>
  {
    switch (CallbackID)
 800878e:	7afb      	ldrb	r3, [r7, #11]
 8008790:	2b0b      	cmp	r3, #11
 8008792:	d002      	beq.n	800879a <HAL_UART_RegisterCallback+0x126>
 8008794:	2b0c      	cmp	r3, #12
 8008796:	d005      	beq.n	80087a4 <HAL_UART_RegisterCallback+0x130>
 8008798:	e009      	b.n	80087ae <HAL_UART_RegisterCallback+0x13a>
    {
      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	687a      	ldr	r2, [r7, #4]
 800879e:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 80087a2:	e019      	b.n	80087d8 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	687a      	ldr	r2, [r7, #4]
 80087a8:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 80087ac:	e014      	b.n	80087d8 <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80087b4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        status =  HAL_ERROR;
 80087be:	2301      	movs	r3, #1
 80087c0:	75fb      	strb	r3, [r7, #23]
        break;
 80087c2:	e009      	b.n	80087d8 <HAL_UART_RegisterCallback+0x164>
    }
  }
  else
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80087ca:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    status =  HAL_ERROR;
 80087d4:	2301      	movs	r3, #1
 80087d6:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80087d8:	7dfb      	ldrb	r3, [r7, #23]
}
 80087da:	4618      	mov	r0, r3
 80087dc:	371c      	adds	r7, #28
 80087de:	46bd      	mov	sp, r7
 80087e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087e4:	4770      	bx	lr
 80087e6:	bf00      	nop

080087e8 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80087e8:	b580      	push	{r7, lr}
 80087ea:	b08a      	sub	sp, #40	@ 0x28
 80087ec:	af00      	add	r7, sp, #0
 80087ee:	60f8      	str	r0, [r7, #12]
 80087f0:	60b9      	str	r1, [r7, #8]
 80087f2:	4613      	mov	r3, r2
 80087f4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80087fc:	2b20      	cmp	r3, #32
 80087fe:	d167      	bne.n	80088d0 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8008800:	68bb      	ldr	r3, [r7, #8]
 8008802:	2b00      	cmp	r3, #0
 8008804:	d002      	beq.n	800880c <HAL_UART_Transmit_DMA+0x24>
 8008806:	88fb      	ldrh	r3, [r7, #6]
 8008808:	2b00      	cmp	r3, #0
 800880a:	d101      	bne.n	8008810 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800880c:	2301      	movs	r3, #1
 800880e:	e060      	b.n	80088d2 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	68ba      	ldr	r2, [r7, #8]
 8008814:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	88fa      	ldrh	r2, [r7, #6]
 800881a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	88fa      	ldrh	r2, [r7, #6]
 8008822:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	2200      	movs	r2, #0
 800882a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	2221      	movs	r2, #33	@ 0x21
 8008832:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800883a:	2b00      	cmp	r3, #0
 800883c:	d028      	beq.n	8008890 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008842:	4a26      	ldr	r2, [pc, #152]	@ (80088dc <HAL_UART_Transmit_DMA+0xf4>)
 8008844:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800884a:	4a25      	ldr	r2, [pc, #148]	@ (80088e0 <HAL_UART_Transmit_DMA+0xf8>)
 800884c:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008852:	4a24      	ldr	r2, [pc, #144]	@ (80088e4 <HAL_UART_Transmit_DMA+0xfc>)
 8008854:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800885a:	2200      	movs	r2, #0
 800885c:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008866:	4619      	mov	r1, r3
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	3328      	adds	r3, #40	@ 0x28
 800886e:	461a      	mov	r2, r3
 8008870:	88fb      	ldrh	r3, [r7, #6]
 8008872:	f7fb fc47 	bl	8004104 <HAL_DMA_Start_IT>
 8008876:	4603      	mov	r3, r0
 8008878:	2b00      	cmp	r3, #0
 800887a:	d009      	beq.n	8008890 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	2210      	movs	r2, #16
 8008880:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	2220      	movs	r2, #32
 8008888:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800888c:	2301      	movs	r3, #1
 800888e:	e020      	b.n	80088d2 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	2240      	movs	r2, #64	@ 0x40
 8008896:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	3308      	adds	r3, #8
 800889e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088a0:	697b      	ldr	r3, [r7, #20]
 80088a2:	e853 3f00 	ldrex	r3, [r3]
 80088a6:	613b      	str	r3, [r7, #16]
   return(result);
 80088a8:	693b      	ldr	r3, [r7, #16]
 80088aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80088ae:	627b      	str	r3, [r7, #36]	@ 0x24
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	3308      	adds	r3, #8
 80088b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80088b8:	623a      	str	r2, [r7, #32]
 80088ba:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088bc:	69f9      	ldr	r1, [r7, #28]
 80088be:	6a3a      	ldr	r2, [r7, #32]
 80088c0:	e841 2300 	strex	r3, r2, [r1]
 80088c4:	61bb      	str	r3, [r7, #24]
   return(result);
 80088c6:	69bb      	ldr	r3, [r7, #24]
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d1e5      	bne.n	8008898 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 80088cc:	2300      	movs	r3, #0
 80088ce:	e000      	b.n	80088d2 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 80088d0:	2302      	movs	r3, #2
  }
}
 80088d2:	4618      	mov	r0, r3
 80088d4:	3728      	adds	r7, #40	@ 0x28
 80088d6:	46bd      	mov	sp, r7
 80088d8:	bd80      	pop	{r7, pc}
 80088da:	bf00      	nop
 80088dc:	08009e13 	.word	0x08009e13
 80088e0:	08009eb1 	.word	0x08009eb1
 80088e4:	0800a04b 	.word	0x0800a04b

080088e8 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80088e8:	b580      	push	{r7, lr}
 80088ea:	b08a      	sub	sp, #40	@ 0x28
 80088ec:	af00      	add	r7, sp, #0
 80088ee:	60f8      	str	r0, [r7, #12]
 80088f0:	60b9      	str	r1, [r7, #8]
 80088f2:	4613      	mov	r3, r2
 80088f4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80088fc:	2b20      	cmp	r3, #32
 80088fe:	d137      	bne.n	8008970 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8008900:	68bb      	ldr	r3, [r7, #8]
 8008902:	2b00      	cmp	r3, #0
 8008904:	d002      	beq.n	800890c <HAL_UART_Receive_DMA+0x24>
 8008906:	88fb      	ldrh	r3, [r7, #6]
 8008908:	2b00      	cmp	r3, #0
 800890a:	d101      	bne.n	8008910 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800890c:	2301      	movs	r3, #1
 800890e:	e030      	b.n	8008972 <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	2200      	movs	r2, #0
 8008914:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	4a18      	ldr	r2, [pc, #96]	@ (800897c <HAL_UART_Receive_DMA+0x94>)
 800891c:	4293      	cmp	r3, r2
 800891e:	d01f      	beq.n	8008960 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	685b      	ldr	r3, [r3, #4]
 8008926:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800892a:	2b00      	cmp	r3, #0
 800892c:	d018      	beq.n	8008960 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008934:	697b      	ldr	r3, [r7, #20]
 8008936:	e853 3f00 	ldrex	r3, [r3]
 800893a:	613b      	str	r3, [r7, #16]
   return(result);
 800893c:	693b      	ldr	r3, [r7, #16]
 800893e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008942:	627b      	str	r3, [r7, #36]	@ 0x24
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	461a      	mov	r2, r3
 800894a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800894c:	623b      	str	r3, [r7, #32]
 800894e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008950:	69f9      	ldr	r1, [r7, #28]
 8008952:	6a3a      	ldr	r2, [r7, #32]
 8008954:	e841 2300 	strex	r3, r2, [r1]
 8008958:	61bb      	str	r3, [r7, #24]
   return(result);
 800895a:	69bb      	ldr	r3, [r7, #24]
 800895c:	2b00      	cmp	r3, #0
 800895e:	d1e6      	bne.n	800892e <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8008960:	88fb      	ldrh	r3, [r7, #6]
 8008962:	461a      	mov	r2, r3
 8008964:	68b9      	ldr	r1, [r7, #8]
 8008966:	68f8      	ldr	r0, [r7, #12]
 8008968:	f001 f906 	bl	8009b78 <UART_Start_Receive_DMA>
 800896c:	4603      	mov	r3, r0
 800896e:	e000      	b.n	8008972 <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8008970:	2302      	movs	r3, #2
  }
}
 8008972:	4618      	mov	r0, r3
 8008974:	3728      	adds	r7, #40	@ 0x28
 8008976:	46bd      	mov	sp, r7
 8008978:	bd80      	pop	{r7, pc}
 800897a:	bf00      	nop
 800897c:	40008000 	.word	0x40008000

08008980 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008980:	b580      	push	{r7, lr}
 8008982:	b0ba      	sub	sp, #232	@ 0xe8
 8008984:	af00      	add	r7, sp, #0
 8008986:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	69db      	ldr	r3, [r3, #28]
 800898e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	689b      	ldr	r3, [r3, #8]
 80089a2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80089a6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80089aa:	f640 030f 	movw	r3, #2063	@ 0x80f
 80089ae:	4013      	ands	r3, r2
 80089b0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80089b4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	d11b      	bne.n	80089f4 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80089bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80089c0:	f003 0320 	and.w	r3, r3, #32
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d015      	beq.n	80089f4 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80089c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80089cc:	f003 0320 	and.w	r3, r3, #32
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d105      	bne.n	80089e0 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80089d4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80089d8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d009      	beq.n	80089f4 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	f000 82f3 	beq.w	8008fd0 <HAL_UART_IRQHandler+0x650>
      {
        huart->RxISR(huart);
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80089ee:	6878      	ldr	r0, [r7, #4]
 80089f0:	4798      	blx	r3
      }
      return;
 80089f2:	e2ed      	b.n	8008fd0 <HAL_UART_IRQHandler+0x650>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80089f4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	f000 8129 	beq.w	8008c50 <HAL_UART_IRQHandler+0x2d0>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80089fe:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008a02:	4b90      	ldr	r3, [pc, #576]	@ (8008c44 <HAL_UART_IRQHandler+0x2c4>)
 8008a04:	4013      	ands	r3, r2
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d106      	bne.n	8008a18 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8008a0a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8008a0e:	4b8e      	ldr	r3, [pc, #568]	@ (8008c48 <HAL_UART_IRQHandler+0x2c8>)
 8008a10:	4013      	ands	r3, r2
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	f000 811c 	beq.w	8008c50 <HAL_UART_IRQHandler+0x2d0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008a18:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008a1c:	f003 0301 	and.w	r3, r3, #1
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d011      	beq.n	8008a48 <HAL_UART_IRQHandler+0xc8>
 8008a24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008a28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	d00b      	beq.n	8008a48 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	2201      	movs	r2, #1
 8008a36:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008a3e:	f043 0201 	orr.w	r2, r3, #1
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008a48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008a4c:	f003 0302 	and.w	r3, r3, #2
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d011      	beq.n	8008a78 <HAL_UART_IRQHandler+0xf8>
 8008a54:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008a58:	f003 0301 	and.w	r3, r3, #1
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d00b      	beq.n	8008a78 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	2202      	movs	r2, #2
 8008a66:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008a6e:	f043 0204 	orr.w	r2, r3, #4
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008a78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008a7c:	f003 0304 	and.w	r3, r3, #4
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	d011      	beq.n	8008aa8 <HAL_UART_IRQHandler+0x128>
 8008a84:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008a88:	f003 0301 	and.w	r3, r3, #1
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d00b      	beq.n	8008aa8 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	2204      	movs	r2, #4
 8008a96:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008a9e:	f043 0202 	orr.w	r2, r3, #2
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008aa8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008aac:	f003 0308 	and.w	r3, r3, #8
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	d017      	beq.n	8008ae4 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008ab4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008ab8:	f003 0320 	and.w	r3, r3, #32
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	d105      	bne.n	8008acc <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8008ac0:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008ac4:	4b5f      	ldr	r3, [pc, #380]	@ (8008c44 <HAL_UART_IRQHandler+0x2c4>)
 8008ac6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d00b      	beq.n	8008ae4 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	2208      	movs	r2, #8
 8008ad2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008ada:	f043 0208 	orr.w	r2, r3, #8
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008ae4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008ae8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	d012      	beq.n	8008b16 <HAL_UART_IRQHandler+0x196>
 8008af0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008af4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	d00c      	beq.n	8008b16 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008b04:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008b0c:	f043 0220 	orr.w	r2, r3, #32
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	f000 8259 	beq.w	8008fd4 <HAL_UART_IRQHandler+0x654>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008b22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b26:	f003 0320 	and.w	r3, r3, #32
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d013      	beq.n	8008b56 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008b2e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008b32:	f003 0320 	and.w	r3, r3, #32
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d105      	bne.n	8008b46 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008b3a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008b3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d007      	beq.n	8008b56 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d003      	beq.n	8008b56 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008b52:	6878      	ldr	r0, [r7, #4]
 8008b54:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008b5c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	689b      	ldr	r3, [r3, #8]
 8008b66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b6a:	2b40      	cmp	r3, #64	@ 0x40
 8008b6c:	d005      	beq.n	8008b7a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008b6e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008b72:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d058      	beq.n	8008c2c <HAL_UART_IRQHandler+0x2ac>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008b7a:	6878      	ldr	r0, [r7, #4]
 8008b7c:	f001 f8e3 	bl	8009d46 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	689b      	ldr	r3, [r3, #8]
 8008b86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b8a:	2b40      	cmp	r3, #64	@ 0x40
 8008b8c:	d148      	bne.n	8008c20 <HAL_UART_IRQHandler+0x2a0>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	3308      	adds	r3, #8
 8008b94:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b98:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008b9c:	e853 3f00 	ldrex	r3, [r3]
 8008ba0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008ba4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008ba8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008bac:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	3308      	adds	r3, #8
 8008bb6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008bba:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008bbe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bc2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008bc6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008bca:	e841 2300 	strex	r3, r2, [r1]
 8008bce:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008bd2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d1d9      	bne.n	8008b8e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	d017      	beq.n	8008c14 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008bea:	4a18      	ldr	r2, [pc, #96]	@ (8008c4c <HAL_UART_IRQHandler+0x2cc>)
 8008bec:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008bf4:	4618      	mov	r0, r3
 8008bf6:	f7fb fb59 	bl	80042ac <HAL_DMA_Abort_IT>
 8008bfa:	4603      	mov	r3, r0
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d01f      	beq.n	8008c40 <HAL_UART_IRQHandler+0x2c0>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008c06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c08:	687a      	ldr	r2, [r7, #4]
 8008c0a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8008c0e:	4610      	mov	r0, r2
 8008c10:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c12:	e015      	b.n	8008c40 <HAL_UART_IRQHandler+0x2c0>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008c1a:	6878      	ldr	r0, [r7, #4]
 8008c1c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c1e:	e00f      	b.n	8008c40 <HAL_UART_IRQHandler+0x2c0>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008c26:	6878      	ldr	r0, [r7, #4]
 8008c28:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c2a:	e009      	b.n	8008c40 <HAL_UART_IRQHandler+0x2c0>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008c32:	6878      	ldr	r0, [r7, #4]
 8008c34:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	2200      	movs	r2, #0
 8008c3a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8008c3e:	e1c9      	b.n	8008fd4 <HAL_UART_IRQHandler+0x654>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c40:	bf00      	nop
    return;
 8008c42:	e1c7      	b.n	8008fd4 <HAL_UART_IRQHandler+0x654>
 8008c44:	10000001 	.word	0x10000001
 8008c48:	04000120 	.word	0x04000120
 8008c4c:	0800a0cf 	.word	0x0800a0cf

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008c54:	2b01      	cmp	r3, #1
 8008c56:	f040 8157 	bne.w	8008f08 <HAL_UART_IRQHandler+0x588>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008c5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c5e:	f003 0310 	and.w	r3, r3, #16
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	f000 8150 	beq.w	8008f08 <HAL_UART_IRQHandler+0x588>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008c68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008c6c:	f003 0310 	and.w	r3, r3, #16
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	f000 8149 	beq.w	8008f08 <HAL_UART_IRQHandler+0x588>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	2210      	movs	r2, #16
 8008c7c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	689b      	ldr	r3, [r3, #8]
 8008c84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c88:	2b40      	cmp	r3, #64	@ 0x40
 8008c8a:	f040 80bd 	bne.w	8008e08 <HAL_UART_IRQHandler+0x488>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	685b      	ldr	r3, [r3, #4]
 8008c98:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008c9c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	f000 8199 	beq.w	8008fd8 <HAL_UART_IRQHandler+0x658>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008cac:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008cb0:	429a      	cmp	r2, r3
 8008cb2:	f080 8191 	bcs.w	8008fd8 <HAL_UART_IRQHandler+0x658>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008cbc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	f003 0320 	and.w	r3, r3, #32
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	f040 8087 	bne.w	8008de2 <HAL_UART_IRQHandler+0x462>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cdc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008ce0:	e853 3f00 	ldrex	r3, [r3]
 8008ce4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008ce8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008cec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008cf0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	461a      	mov	r2, r3
 8008cfa:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008cfe:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008d02:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d06:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008d0a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008d0e:	e841 2300 	strex	r3, r2, [r1]
 8008d12:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008d16:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	d1da      	bne.n	8008cd4 <HAL_UART_IRQHandler+0x354>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	3308      	adds	r3, #8
 8008d24:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d26:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008d28:	e853 3f00 	ldrex	r3, [r3]
 8008d2c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008d2e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008d30:	f023 0301 	bic.w	r3, r3, #1
 8008d34:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	3308      	adds	r3, #8
 8008d3e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008d42:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008d46:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d48:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008d4a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008d4e:	e841 2300 	strex	r3, r2, [r1]
 8008d52:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008d54:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d1e1      	bne.n	8008d1e <HAL_UART_IRQHandler+0x39e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	3308      	adds	r3, #8
 8008d60:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d62:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008d64:	e853 3f00 	ldrex	r3, [r3]
 8008d68:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008d6a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008d6c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008d70:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	3308      	adds	r3, #8
 8008d7a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008d7e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008d80:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d82:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008d84:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008d86:	e841 2300 	strex	r3, r2, [r1]
 8008d8a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008d8c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	d1e3      	bne.n	8008d5a <HAL_UART_IRQHandler+0x3da>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	2220      	movs	r2, #32
 8008d96:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	2200      	movs	r2, #0
 8008d9e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008da6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008da8:	e853 3f00 	ldrex	r3, [r3]
 8008dac:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008dae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008db0:	f023 0310 	bic.w	r3, r3, #16
 8008db4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	461a      	mov	r2, r3
 8008dbe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008dc2:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008dc4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008dc6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008dc8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008dca:	e841 2300 	strex	r3, r2, [r1]
 8008dce:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008dd0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d1e4      	bne.n	8008da0 <HAL_UART_IRQHandler+0x420>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008ddc:	4618      	mov	r0, r3
 8008dde:	f7fb fa0c 	bl	80041fa <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	2202      	movs	r2, #2
 8008de6:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8008dee:	687a      	ldr	r2, [r7, #4]
 8008df0:	f8b2 105c 	ldrh.w	r1, [r2, #92]	@ 0x5c
 8008df4:	687a      	ldr	r2, [r7, #4]
 8008df6:	f8b2 205e 	ldrh.w	r2, [r2, #94]	@ 0x5e
 8008dfa:	b292      	uxth	r2, r2
 8008dfc:	1a8a      	subs	r2, r1, r2
 8008dfe:	b292      	uxth	r2, r2
 8008e00:	4611      	mov	r1, r2
 8008e02:	6878      	ldr	r0, [r7, #4]
 8008e04:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008e06:	e0e7      	b.n	8008fd8 <HAL_UART_IRQHandler+0x658>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008e14:	b29b      	uxth	r3, r3
 8008e16:	1ad3      	subs	r3, r2, r3
 8008e18:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008e22:	b29b      	uxth	r3, r3
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	f000 80d9 	beq.w	8008fdc <HAL_UART_IRQHandler+0x65c>
          && (nb_rx_data > 0U))
 8008e2a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	f000 80d4 	beq.w	8008fdc <HAL_UART_IRQHandler+0x65c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e3c:	e853 3f00 	ldrex	r3, [r3]
 8008e40:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008e42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e44:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008e48:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	461a      	mov	r2, r3
 8008e52:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008e56:	647b      	str	r3, [r7, #68]	@ 0x44
 8008e58:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e5a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008e5c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008e5e:	e841 2300 	strex	r3, r2, [r1]
 8008e62:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008e64:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d1e4      	bne.n	8008e34 <HAL_UART_IRQHandler+0x4b4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	3308      	adds	r3, #8
 8008e70:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e74:	e853 3f00 	ldrex	r3, [r3]
 8008e78:	623b      	str	r3, [r7, #32]
   return(result);
 8008e7a:	6a3b      	ldr	r3, [r7, #32]
 8008e7c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008e80:	f023 0301 	bic.w	r3, r3, #1
 8008e84:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	3308      	adds	r3, #8
 8008e8e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008e92:	633a      	str	r2, [r7, #48]	@ 0x30
 8008e94:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e96:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008e98:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008e9a:	e841 2300 	strex	r3, r2, [r1]
 8008e9e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008ea0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d1e1      	bne.n	8008e6a <HAL_UART_IRQHandler+0x4ea>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	2220      	movs	r2, #32
 8008eaa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	2200      	movs	r2, #0
 8008eb2:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	2200      	movs	r2, #0
 8008eb8:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ec0:	693b      	ldr	r3, [r7, #16]
 8008ec2:	e853 3f00 	ldrex	r3, [r3]
 8008ec6:	60fb      	str	r3, [r7, #12]
   return(result);
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	f023 0310 	bic.w	r3, r3, #16
 8008ece:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	461a      	mov	r2, r3
 8008ed8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8008edc:	61fb      	str	r3, [r7, #28]
 8008ede:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ee0:	69b9      	ldr	r1, [r7, #24]
 8008ee2:	69fa      	ldr	r2, [r7, #28]
 8008ee4:	e841 2300 	strex	r3, r2, [r1]
 8008ee8:	617b      	str	r3, [r7, #20]
   return(result);
 8008eea:	697b      	ldr	r3, [r7, #20]
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	d1e4      	bne.n	8008eba <HAL_UART_IRQHandler+0x53a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	2202      	movs	r2, #2
 8008ef4:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8008efc:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	@ 0xce
 8008f00:	4611      	mov	r1, r2
 8008f02:	6878      	ldr	r0, [r7, #4]
 8008f04:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008f06:	e069      	b.n	8008fdc <HAL_UART_IRQHandler+0x65c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008f08:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008f0c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	d010      	beq.n	8008f36 <HAL_UART_IRQHandler+0x5b6>
 8008f14:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008f18:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	d00a      	beq.n	8008f36 <HAL_UART_IRQHandler+0x5b6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8008f28:	621a      	str	r2, [r3, #32]
    /* UART Rx state is not reset as a reception process might be ongoing.
       If UART handle state fields need to be reset to READY, this could be done in Wakeup callback */

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8008f30:	6878      	ldr	r0, [r7, #4]
 8008f32:	4798      	blx	r3
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008f34:	e055      	b.n	8008fe2 <HAL_UART_IRQHandler+0x662>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8008f36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008f3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d014      	beq.n	8008f6c <HAL_UART_IRQHandler+0x5ec>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8008f42:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008f46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d105      	bne.n	8008f5a <HAL_UART_IRQHandler+0x5da>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8008f4e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008f52:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d008      	beq.n	8008f6c <HAL_UART_IRQHandler+0x5ec>
  {
    if (huart->TxISR != NULL)
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d03e      	beq.n	8008fe0 <HAL_UART_IRQHandler+0x660>
    {
      huart->TxISR(huart);
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008f66:	6878      	ldr	r0, [r7, #4]
 8008f68:	4798      	blx	r3
    }
    return;
 8008f6a:	e039      	b.n	8008fe0 <HAL_UART_IRQHandler+0x660>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008f6c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008f70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f74:	2b00      	cmp	r3, #0
 8008f76:	d009      	beq.n	8008f8c <HAL_UART_IRQHandler+0x60c>
 8008f78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008f7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	d003      	beq.n	8008f8c <HAL_UART_IRQHandler+0x60c>
  {
    UART_EndTransmit_IT(huart);
 8008f84:	6878      	ldr	r0, [r7, #4]
 8008f86:	f001 f8ba 	bl	800a0fe <UART_EndTransmit_IT>
    return;
 8008f8a:	e02a      	b.n	8008fe2 <HAL_UART_IRQHandler+0x662>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8008f8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008f90:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d00b      	beq.n	8008fb0 <HAL_UART_IRQHandler+0x630>
 8008f98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008f9c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8008fa0:	2b00      	cmp	r3, #0
 8008fa2:	d005      	beq.n	8008fb0 <HAL_UART_IRQHandler+0x630>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8008faa:	6878      	ldr	r0, [r7, #4]
 8008fac:	4798      	blx	r3
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008fae:	e018      	b.n	8008fe2 <HAL_UART_IRQHandler+0x662>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8008fb0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008fb4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d012      	beq.n	8008fe2 <HAL_UART_IRQHandler+0x662>
 8008fbc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	da0e      	bge.n	8008fe2 <HAL_UART_IRQHandler+0x662>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8008fca:	6878      	ldr	r0, [r7, #4]
 8008fcc:	4798      	blx	r3
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008fce:	e008      	b.n	8008fe2 <HAL_UART_IRQHandler+0x662>
      return;
 8008fd0:	bf00      	nop
 8008fd2:	e006      	b.n	8008fe2 <HAL_UART_IRQHandler+0x662>
    return;
 8008fd4:	bf00      	nop
 8008fd6:	e004      	b.n	8008fe2 <HAL_UART_IRQHandler+0x662>
      return;
 8008fd8:	bf00      	nop
 8008fda:	e002      	b.n	8008fe2 <HAL_UART_IRQHandler+0x662>
      return;
 8008fdc:	bf00      	nop
 8008fde:	e000      	b.n	8008fe2 <HAL_UART_IRQHandler+0x662>
    return;
 8008fe0:	bf00      	nop
  }
}
 8008fe2:	37e8      	adds	r7, #232	@ 0xe8
 8008fe4:	46bd      	mov	sp, r7
 8008fe6:	bd80      	pop	{r7, pc}

08008fe8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008fe8:	b480      	push	{r7}
 8008fea:	b083      	sub	sp, #12
 8008fec:	af00      	add	r7, sp, #0
 8008fee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008ff0:	bf00      	nop
 8008ff2:	370c      	adds	r7, #12
 8008ff4:	46bd      	mov	sp, r7
 8008ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ffa:	4770      	bx	lr

08008ffc <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008ffc:	b480      	push	{r7}
 8008ffe:	b083      	sub	sp, #12
 8009000:	af00      	add	r7, sp, #0
 8009002:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8009004:	bf00      	nop
 8009006:	370c      	adds	r7, #12
 8009008:	46bd      	mov	sp, r7
 800900a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800900e:	4770      	bx	lr

08009010 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8009010:	b480      	push	{r7}
 8009012:	b083      	sub	sp, #12
 8009014:	af00      	add	r7, sp, #0
 8009016:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8009018:	bf00      	nop
 800901a:	370c      	adds	r7, #12
 800901c:	46bd      	mov	sp, r7
 800901e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009022:	4770      	bx	lr

08009024 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009024:	b480      	push	{r7}
 8009026:	b083      	sub	sp, #12
 8009028:	af00      	add	r7, sp, #0
 800902a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800902c:	bf00      	nop
 800902e:	370c      	adds	r7, #12
 8009030:	46bd      	mov	sp, r7
 8009032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009036:	4770      	bx	lr

08009038 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009038:	b480      	push	{r7}
 800903a:	b083      	sub	sp, #12
 800903c:	af00      	add	r7, sp, #0
 800903e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8009040:	bf00      	nop
 8009042:	370c      	adds	r7, #12
 8009044:	46bd      	mov	sp, r7
 8009046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800904a:	4770      	bx	lr

0800904c <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 800904c:	b480      	push	{r7}
 800904e:	b083      	sub	sp, #12
 8009050:	af00      	add	r7, sp, #0
 8009052:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 8009054:	bf00      	nop
 8009056:	370c      	adds	r7, #12
 8009058:	46bd      	mov	sp, r7
 800905a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800905e:	4770      	bx	lr

08009060 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 8009060:	b480      	push	{r7}
 8009062:	b083      	sub	sp, #12
 8009064:	af00      	add	r7, sp, #0
 8009066:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 8009068:	bf00      	nop
 800906a:	370c      	adds	r7, #12
 800906c:	46bd      	mov	sp, r7
 800906e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009072:	4770      	bx	lr

08009074 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8009074:	b480      	push	{r7}
 8009076:	b083      	sub	sp, #12
 8009078:	af00      	add	r7, sp, #0
 800907a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 800907c:	bf00      	nop
 800907e:	370c      	adds	r7, #12
 8009080:	46bd      	mov	sp, r7
 8009082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009086:	4770      	bx	lr

08009088 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009088:	b480      	push	{r7}
 800908a:	b083      	sub	sp, #12
 800908c:	af00      	add	r7, sp, #0
 800908e:	6078      	str	r0, [r7, #4]
 8009090:	460b      	mov	r3, r1
 8009092:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009094:	bf00      	nop
 8009096:	370c      	adds	r7, #12
 8009098:	46bd      	mov	sp, r7
 800909a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800909e:	4770      	bx	lr

080090a0 <HAL_UART_ReceiverTimeout_Config>:
  * @param  TimeoutValue receiver timeout value in number of baud blocks. The timeout
  *                     value must be less or equal to 0x0FFFFFFFF.
  * @retval None
  */
void HAL_UART_ReceiverTimeout_Config(UART_HandleTypeDef *huart, uint32_t TimeoutValue)
{
 80090a0:	b480      	push	{r7}
 80090a2:	b083      	sub	sp, #12
 80090a4:	af00      	add	r7, sp, #0
 80090a6:	6078      	str	r0, [r7, #4]
 80090a8:	6039      	str	r1, [r7, #0]
  if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	4a09      	ldr	r2, [pc, #36]	@ (80090d4 <HAL_UART_ReceiverTimeout_Config+0x34>)
 80090b0:	4293      	cmp	r3, r2
 80090b2:	d009      	beq.n	80090c8 <HAL_UART_ReceiverTimeout_Config+0x28>
  {
    assert_param(IS_UART_RECEIVER_TIMEOUT_VALUE(TimeoutValue));
    MODIFY_REG(huart->Instance->RTOR, USART_RTOR_RTO, TimeoutValue);
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	695b      	ldr	r3, [r3, #20]
 80090ba:	f003 417f 	and.w	r1, r3, #4278190080	@ 0xff000000
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	683a      	ldr	r2, [r7, #0]
 80090c4:	430a      	orrs	r2, r1
 80090c6:	615a      	str	r2, [r3, #20]
  }
}
 80090c8:	bf00      	nop
 80090ca:	370c      	adds	r7, #12
 80090cc:	46bd      	mov	sp, r7
 80090ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090d2:	4770      	bx	lr
 80090d4:	40008000 	.word	0x40008000

080090d8 <HAL_UART_EnableReceiverTimeout>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *                    the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_EnableReceiverTimeout(UART_HandleTypeDef *huart)
{
 80090d8:	b480      	push	{r7}
 80090da:	b083      	sub	sp, #12
 80090dc:	af00      	add	r7, sp, #0
 80090de:	6078      	str	r0, [r7, #4]
  if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	4a18      	ldr	r2, [pc, #96]	@ (8009148 <HAL_UART_EnableReceiverTimeout+0x70>)
 80090e6:	4293      	cmp	r3, r2
 80090e8:	d027      	beq.n	800913a <HAL_UART_EnableReceiverTimeout+0x62>
  {
    if (huart->gState == HAL_UART_STATE_READY)
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80090f0:	2b20      	cmp	r3, #32
 80090f2:	d120      	bne.n	8009136 <HAL_UART_EnableReceiverTimeout+0x5e>
    {
      /* Process Locked */
      __HAL_LOCK(huart);
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80090fa:	2b01      	cmp	r3, #1
 80090fc:	d101      	bne.n	8009102 <HAL_UART_EnableReceiverTimeout+0x2a>
 80090fe:	2302      	movs	r3, #2
 8009100:	e01c      	b.n	800913c <HAL_UART_EnableReceiverTimeout+0x64>
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	2201      	movs	r2, #1
 8009106:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      huart->gState = HAL_UART_STATE_BUSY;
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	2224      	movs	r2, #36	@ 0x24
 800910e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Set the USART RTOEN bit */
      SET_BIT(huart->Instance->CR2, USART_CR2_RTOEN);
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	685a      	ldr	r2, [r3, #4]
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8009120:	605a      	str	r2, [r3, #4]

      huart->gState = HAL_UART_STATE_READY;
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	2220      	movs	r2, #32
 8009126:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Process Unlocked */
      __HAL_UNLOCK(huart);
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	2200      	movs	r2, #0
 800912e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      return HAL_OK;
 8009132:	2300      	movs	r3, #0
 8009134:	e002      	b.n	800913c <HAL_UART_EnableReceiverTimeout+0x64>
    }
    else
    {
      return HAL_BUSY;
 8009136:	2302      	movs	r3, #2
 8009138:	e000      	b.n	800913c <HAL_UART_EnableReceiverTimeout+0x64>
    }
  }
  else
  {
    return HAL_ERROR;
 800913a:	2301      	movs	r3, #1
  }
}
 800913c:	4618      	mov	r0, r3
 800913e:	370c      	adds	r7, #12
 8009140:	46bd      	mov	sp, r7
 8009142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009146:	4770      	bx	lr
 8009148:	40008000 	.word	0x40008000

0800914c <HAL_UART_GetError>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval UART Error Code
  */
uint32_t HAL_UART_GetError(const UART_HandleTypeDef *huart)
{
 800914c:	b480      	push	{r7}
 800914e:	b083      	sub	sp, #12
 8009150:	af00      	add	r7, sp, #0
 8009152:	6078      	str	r0, [r7, #4]
  return huart->ErrorCode;
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
}
 800915a:	4618      	mov	r0, r3
 800915c:	370c      	adds	r7, #12
 800915e:	46bd      	mov	sp, r7
 8009160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009164:	4770      	bx	lr
	...

08009168 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 8009168:	b480      	push	{r7}
 800916a:	b083      	sub	sp, #12
 800916c:	af00      	add	r7, sp, #0
 800916e:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	4a1a      	ldr	r2, [pc, #104]	@ (80091dc <UART_InitCallbacksToDefault+0x74>)
 8009174:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	4a19      	ldr	r2, [pc, #100]	@ (80091e0 <UART_InitCallbacksToDefault+0x78>)
 800917c:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	4a18      	ldr	r2, [pc, #96]	@ (80091e4 <UART_InitCallbacksToDefault+0x7c>)
 8009184:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	4a17      	ldr	r2, [pc, #92]	@ (80091e8 <UART_InitCallbacksToDefault+0x80>)
 800918c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	4a16      	ldr	r2, [pc, #88]	@ (80091ec <UART_InitCallbacksToDefault+0x84>)
 8009194:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	4a15      	ldr	r2, [pc, #84]	@ (80091f0 <UART_InitCallbacksToDefault+0x88>)
 800919c:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	4a14      	ldr	r2, [pc, #80]	@ (80091f4 <UART_InitCallbacksToDefault+0x8c>)
 80091a4:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	4a13      	ldr	r2, [pc, #76]	@ (80091f8 <UART_InitCallbacksToDefault+0x90>)
 80091ac:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  huart->WakeupCallback            = HAL_UARTEx_WakeupCallback;          /* Legacy weak WakeupCallback            */
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	4a12      	ldr	r2, [pc, #72]	@ (80091fc <UART_InitCallbacksToDefault+0x94>)
 80091b4:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  huart->RxFifoFullCallback        = HAL_UARTEx_RxFifoFullCallback;      /* Legacy weak RxFifoFullCallback        */
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	4a11      	ldr	r2, [pc, #68]	@ (8009200 <UART_InitCallbacksToDefault+0x98>)
 80091bc:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  huart->TxFifoEmptyCallback       = HAL_UARTEx_TxFifoEmptyCallback;     /* Legacy weak TxFifoEmptyCallback       */
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	4a10      	ldr	r2, [pc, #64]	@ (8009204 <UART_InitCallbacksToDefault+0x9c>)
 80091c4:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	4a0f      	ldr	r2, [pc, #60]	@ (8009208 <UART_InitCallbacksToDefault+0xa0>)
 80091cc:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

}
 80091d0:	bf00      	nop
 80091d2:	370c      	adds	r7, #12
 80091d4:	46bd      	mov	sp, r7
 80091d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091da:	4770      	bx	lr
 80091dc:	08008ffd 	.word	0x08008ffd
 80091e0:	08008fe9 	.word	0x08008fe9
 80091e4:	08009025 	.word	0x08009025
 80091e8:	08009011 	.word	0x08009011
 80091ec:	08009039 	.word	0x08009039
 80091f0:	0800904d 	.word	0x0800904d
 80091f4:	08009061 	.word	0x08009061
 80091f8:	08009075 	.word	0x08009075
 80091fc:	0800a159 	.word	0x0800a159
 8009200:	0800a16d 	.word	0x0800a16d
 8009204:	0800a181 	.word	0x0800a181
 8009208:	08009089 	.word	0x08009089

0800920c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800920c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009210:	b08c      	sub	sp, #48	@ 0x30
 8009212:	af00      	add	r7, sp, #0
 8009214:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009216:	2300      	movs	r3, #0
 8009218:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800921c:	697b      	ldr	r3, [r7, #20]
 800921e:	689a      	ldr	r2, [r3, #8]
 8009220:	697b      	ldr	r3, [r7, #20]
 8009222:	691b      	ldr	r3, [r3, #16]
 8009224:	431a      	orrs	r2, r3
 8009226:	697b      	ldr	r3, [r7, #20]
 8009228:	695b      	ldr	r3, [r3, #20]
 800922a:	431a      	orrs	r2, r3
 800922c:	697b      	ldr	r3, [r7, #20]
 800922e:	69db      	ldr	r3, [r3, #28]
 8009230:	4313      	orrs	r3, r2
 8009232:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009234:	697b      	ldr	r3, [r7, #20]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	681a      	ldr	r2, [r3, #0]
 800923a:	4baa      	ldr	r3, [pc, #680]	@ (80094e4 <UART_SetConfig+0x2d8>)
 800923c:	4013      	ands	r3, r2
 800923e:	697a      	ldr	r2, [r7, #20]
 8009240:	6812      	ldr	r2, [r2, #0]
 8009242:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009244:	430b      	orrs	r3, r1
 8009246:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009248:	697b      	ldr	r3, [r7, #20]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	685b      	ldr	r3, [r3, #4]
 800924e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009252:	697b      	ldr	r3, [r7, #20]
 8009254:	68da      	ldr	r2, [r3, #12]
 8009256:	697b      	ldr	r3, [r7, #20]
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	430a      	orrs	r2, r1
 800925c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800925e:	697b      	ldr	r3, [r7, #20]
 8009260:	699b      	ldr	r3, [r3, #24]
 8009262:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009264:	697b      	ldr	r3, [r7, #20]
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	4a9f      	ldr	r2, [pc, #636]	@ (80094e8 <UART_SetConfig+0x2dc>)
 800926a:	4293      	cmp	r3, r2
 800926c:	d004      	beq.n	8009278 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800926e:	697b      	ldr	r3, [r7, #20]
 8009270:	6a1b      	ldr	r3, [r3, #32]
 8009272:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009274:	4313      	orrs	r3, r2
 8009276:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009278:	697b      	ldr	r3, [r7, #20]
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	689b      	ldr	r3, [r3, #8]
 800927e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8009282:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8009286:	697a      	ldr	r2, [r7, #20]
 8009288:	6812      	ldr	r2, [r2, #0]
 800928a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800928c:	430b      	orrs	r3, r1
 800928e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009290:	697b      	ldr	r3, [r7, #20]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009296:	f023 010f 	bic.w	r1, r3, #15
 800929a:	697b      	ldr	r3, [r7, #20]
 800929c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800929e:	697b      	ldr	r3, [r7, #20]
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	430a      	orrs	r2, r1
 80092a4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80092a6:	697b      	ldr	r3, [r7, #20]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	4a90      	ldr	r2, [pc, #576]	@ (80094ec <UART_SetConfig+0x2e0>)
 80092ac:	4293      	cmp	r3, r2
 80092ae:	d125      	bne.n	80092fc <UART_SetConfig+0xf0>
 80092b0:	4b8f      	ldr	r3, [pc, #572]	@ (80094f0 <UART_SetConfig+0x2e4>)
 80092b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80092b6:	f003 0303 	and.w	r3, r3, #3
 80092ba:	2b03      	cmp	r3, #3
 80092bc:	d81a      	bhi.n	80092f4 <UART_SetConfig+0xe8>
 80092be:	a201      	add	r2, pc, #4	@ (adr r2, 80092c4 <UART_SetConfig+0xb8>)
 80092c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80092c4:	080092d5 	.word	0x080092d5
 80092c8:	080092e5 	.word	0x080092e5
 80092cc:	080092dd 	.word	0x080092dd
 80092d0:	080092ed 	.word	0x080092ed
 80092d4:	2301      	movs	r3, #1
 80092d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80092da:	e116      	b.n	800950a <UART_SetConfig+0x2fe>
 80092dc:	2302      	movs	r3, #2
 80092de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80092e2:	e112      	b.n	800950a <UART_SetConfig+0x2fe>
 80092e4:	2304      	movs	r3, #4
 80092e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80092ea:	e10e      	b.n	800950a <UART_SetConfig+0x2fe>
 80092ec:	2308      	movs	r3, #8
 80092ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80092f2:	e10a      	b.n	800950a <UART_SetConfig+0x2fe>
 80092f4:	2310      	movs	r3, #16
 80092f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80092fa:	e106      	b.n	800950a <UART_SetConfig+0x2fe>
 80092fc:	697b      	ldr	r3, [r7, #20]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	4a7c      	ldr	r2, [pc, #496]	@ (80094f4 <UART_SetConfig+0x2e8>)
 8009302:	4293      	cmp	r3, r2
 8009304:	d138      	bne.n	8009378 <UART_SetConfig+0x16c>
 8009306:	4b7a      	ldr	r3, [pc, #488]	@ (80094f0 <UART_SetConfig+0x2e4>)
 8009308:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800930c:	f003 030c 	and.w	r3, r3, #12
 8009310:	2b0c      	cmp	r3, #12
 8009312:	d82d      	bhi.n	8009370 <UART_SetConfig+0x164>
 8009314:	a201      	add	r2, pc, #4	@ (adr r2, 800931c <UART_SetConfig+0x110>)
 8009316:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800931a:	bf00      	nop
 800931c:	08009351 	.word	0x08009351
 8009320:	08009371 	.word	0x08009371
 8009324:	08009371 	.word	0x08009371
 8009328:	08009371 	.word	0x08009371
 800932c:	08009361 	.word	0x08009361
 8009330:	08009371 	.word	0x08009371
 8009334:	08009371 	.word	0x08009371
 8009338:	08009371 	.word	0x08009371
 800933c:	08009359 	.word	0x08009359
 8009340:	08009371 	.word	0x08009371
 8009344:	08009371 	.word	0x08009371
 8009348:	08009371 	.word	0x08009371
 800934c:	08009369 	.word	0x08009369
 8009350:	2300      	movs	r3, #0
 8009352:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009356:	e0d8      	b.n	800950a <UART_SetConfig+0x2fe>
 8009358:	2302      	movs	r3, #2
 800935a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800935e:	e0d4      	b.n	800950a <UART_SetConfig+0x2fe>
 8009360:	2304      	movs	r3, #4
 8009362:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009366:	e0d0      	b.n	800950a <UART_SetConfig+0x2fe>
 8009368:	2308      	movs	r3, #8
 800936a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800936e:	e0cc      	b.n	800950a <UART_SetConfig+0x2fe>
 8009370:	2310      	movs	r3, #16
 8009372:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009376:	e0c8      	b.n	800950a <UART_SetConfig+0x2fe>
 8009378:	697b      	ldr	r3, [r7, #20]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	4a5e      	ldr	r2, [pc, #376]	@ (80094f8 <UART_SetConfig+0x2ec>)
 800937e:	4293      	cmp	r3, r2
 8009380:	d125      	bne.n	80093ce <UART_SetConfig+0x1c2>
 8009382:	4b5b      	ldr	r3, [pc, #364]	@ (80094f0 <UART_SetConfig+0x2e4>)
 8009384:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009388:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800938c:	2b30      	cmp	r3, #48	@ 0x30
 800938e:	d016      	beq.n	80093be <UART_SetConfig+0x1b2>
 8009390:	2b30      	cmp	r3, #48	@ 0x30
 8009392:	d818      	bhi.n	80093c6 <UART_SetConfig+0x1ba>
 8009394:	2b20      	cmp	r3, #32
 8009396:	d00a      	beq.n	80093ae <UART_SetConfig+0x1a2>
 8009398:	2b20      	cmp	r3, #32
 800939a:	d814      	bhi.n	80093c6 <UART_SetConfig+0x1ba>
 800939c:	2b00      	cmp	r3, #0
 800939e:	d002      	beq.n	80093a6 <UART_SetConfig+0x19a>
 80093a0:	2b10      	cmp	r3, #16
 80093a2:	d008      	beq.n	80093b6 <UART_SetConfig+0x1aa>
 80093a4:	e00f      	b.n	80093c6 <UART_SetConfig+0x1ba>
 80093a6:	2300      	movs	r3, #0
 80093a8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80093ac:	e0ad      	b.n	800950a <UART_SetConfig+0x2fe>
 80093ae:	2302      	movs	r3, #2
 80093b0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80093b4:	e0a9      	b.n	800950a <UART_SetConfig+0x2fe>
 80093b6:	2304      	movs	r3, #4
 80093b8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80093bc:	e0a5      	b.n	800950a <UART_SetConfig+0x2fe>
 80093be:	2308      	movs	r3, #8
 80093c0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80093c4:	e0a1      	b.n	800950a <UART_SetConfig+0x2fe>
 80093c6:	2310      	movs	r3, #16
 80093c8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80093cc:	e09d      	b.n	800950a <UART_SetConfig+0x2fe>
 80093ce:	697b      	ldr	r3, [r7, #20]
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	4a4a      	ldr	r2, [pc, #296]	@ (80094fc <UART_SetConfig+0x2f0>)
 80093d4:	4293      	cmp	r3, r2
 80093d6:	d125      	bne.n	8009424 <UART_SetConfig+0x218>
 80093d8:	4b45      	ldr	r3, [pc, #276]	@ (80094f0 <UART_SetConfig+0x2e4>)
 80093da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80093de:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80093e2:	2bc0      	cmp	r3, #192	@ 0xc0
 80093e4:	d016      	beq.n	8009414 <UART_SetConfig+0x208>
 80093e6:	2bc0      	cmp	r3, #192	@ 0xc0
 80093e8:	d818      	bhi.n	800941c <UART_SetConfig+0x210>
 80093ea:	2b80      	cmp	r3, #128	@ 0x80
 80093ec:	d00a      	beq.n	8009404 <UART_SetConfig+0x1f8>
 80093ee:	2b80      	cmp	r3, #128	@ 0x80
 80093f0:	d814      	bhi.n	800941c <UART_SetConfig+0x210>
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	d002      	beq.n	80093fc <UART_SetConfig+0x1f0>
 80093f6:	2b40      	cmp	r3, #64	@ 0x40
 80093f8:	d008      	beq.n	800940c <UART_SetConfig+0x200>
 80093fa:	e00f      	b.n	800941c <UART_SetConfig+0x210>
 80093fc:	2300      	movs	r3, #0
 80093fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009402:	e082      	b.n	800950a <UART_SetConfig+0x2fe>
 8009404:	2302      	movs	r3, #2
 8009406:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800940a:	e07e      	b.n	800950a <UART_SetConfig+0x2fe>
 800940c:	2304      	movs	r3, #4
 800940e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009412:	e07a      	b.n	800950a <UART_SetConfig+0x2fe>
 8009414:	2308      	movs	r3, #8
 8009416:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800941a:	e076      	b.n	800950a <UART_SetConfig+0x2fe>
 800941c:	2310      	movs	r3, #16
 800941e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009422:	e072      	b.n	800950a <UART_SetConfig+0x2fe>
 8009424:	697b      	ldr	r3, [r7, #20]
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	4a35      	ldr	r2, [pc, #212]	@ (8009500 <UART_SetConfig+0x2f4>)
 800942a:	4293      	cmp	r3, r2
 800942c:	d12a      	bne.n	8009484 <UART_SetConfig+0x278>
 800942e:	4b30      	ldr	r3, [pc, #192]	@ (80094f0 <UART_SetConfig+0x2e4>)
 8009430:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009434:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009438:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800943c:	d01a      	beq.n	8009474 <UART_SetConfig+0x268>
 800943e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009442:	d81b      	bhi.n	800947c <UART_SetConfig+0x270>
 8009444:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009448:	d00c      	beq.n	8009464 <UART_SetConfig+0x258>
 800944a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800944e:	d815      	bhi.n	800947c <UART_SetConfig+0x270>
 8009450:	2b00      	cmp	r3, #0
 8009452:	d003      	beq.n	800945c <UART_SetConfig+0x250>
 8009454:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009458:	d008      	beq.n	800946c <UART_SetConfig+0x260>
 800945a:	e00f      	b.n	800947c <UART_SetConfig+0x270>
 800945c:	2300      	movs	r3, #0
 800945e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009462:	e052      	b.n	800950a <UART_SetConfig+0x2fe>
 8009464:	2302      	movs	r3, #2
 8009466:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800946a:	e04e      	b.n	800950a <UART_SetConfig+0x2fe>
 800946c:	2304      	movs	r3, #4
 800946e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009472:	e04a      	b.n	800950a <UART_SetConfig+0x2fe>
 8009474:	2308      	movs	r3, #8
 8009476:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800947a:	e046      	b.n	800950a <UART_SetConfig+0x2fe>
 800947c:	2310      	movs	r3, #16
 800947e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009482:	e042      	b.n	800950a <UART_SetConfig+0x2fe>
 8009484:	697b      	ldr	r3, [r7, #20]
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	4a17      	ldr	r2, [pc, #92]	@ (80094e8 <UART_SetConfig+0x2dc>)
 800948a:	4293      	cmp	r3, r2
 800948c:	d13a      	bne.n	8009504 <UART_SetConfig+0x2f8>
 800948e:	4b18      	ldr	r3, [pc, #96]	@ (80094f0 <UART_SetConfig+0x2e4>)
 8009490:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009494:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8009498:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800949c:	d01a      	beq.n	80094d4 <UART_SetConfig+0x2c8>
 800949e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80094a2:	d81b      	bhi.n	80094dc <UART_SetConfig+0x2d0>
 80094a4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80094a8:	d00c      	beq.n	80094c4 <UART_SetConfig+0x2b8>
 80094aa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80094ae:	d815      	bhi.n	80094dc <UART_SetConfig+0x2d0>
 80094b0:	2b00      	cmp	r3, #0
 80094b2:	d003      	beq.n	80094bc <UART_SetConfig+0x2b0>
 80094b4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80094b8:	d008      	beq.n	80094cc <UART_SetConfig+0x2c0>
 80094ba:	e00f      	b.n	80094dc <UART_SetConfig+0x2d0>
 80094bc:	2300      	movs	r3, #0
 80094be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80094c2:	e022      	b.n	800950a <UART_SetConfig+0x2fe>
 80094c4:	2302      	movs	r3, #2
 80094c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80094ca:	e01e      	b.n	800950a <UART_SetConfig+0x2fe>
 80094cc:	2304      	movs	r3, #4
 80094ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80094d2:	e01a      	b.n	800950a <UART_SetConfig+0x2fe>
 80094d4:	2308      	movs	r3, #8
 80094d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80094da:	e016      	b.n	800950a <UART_SetConfig+0x2fe>
 80094dc:	2310      	movs	r3, #16
 80094de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80094e2:	e012      	b.n	800950a <UART_SetConfig+0x2fe>
 80094e4:	cfff69f3 	.word	0xcfff69f3
 80094e8:	40008000 	.word	0x40008000
 80094ec:	40013800 	.word	0x40013800
 80094f0:	40021000 	.word	0x40021000
 80094f4:	40004400 	.word	0x40004400
 80094f8:	40004800 	.word	0x40004800
 80094fc:	40004c00 	.word	0x40004c00
 8009500:	40005000 	.word	0x40005000
 8009504:	2310      	movs	r3, #16
 8009506:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800950a:	697b      	ldr	r3, [r7, #20]
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	4aae      	ldr	r2, [pc, #696]	@ (80097c8 <UART_SetConfig+0x5bc>)
 8009510:	4293      	cmp	r3, r2
 8009512:	f040 8097 	bne.w	8009644 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009516:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800951a:	2b08      	cmp	r3, #8
 800951c:	d823      	bhi.n	8009566 <UART_SetConfig+0x35a>
 800951e:	a201      	add	r2, pc, #4	@ (adr r2, 8009524 <UART_SetConfig+0x318>)
 8009520:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009524:	08009549 	.word	0x08009549
 8009528:	08009567 	.word	0x08009567
 800952c:	08009551 	.word	0x08009551
 8009530:	08009567 	.word	0x08009567
 8009534:	08009557 	.word	0x08009557
 8009538:	08009567 	.word	0x08009567
 800953c:	08009567 	.word	0x08009567
 8009540:	08009567 	.word	0x08009567
 8009544:	0800955f 	.word	0x0800955f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009548:	f7fb ffa0 	bl	800548c <HAL_RCC_GetPCLK1Freq>
 800954c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800954e:	e010      	b.n	8009572 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009550:	4b9e      	ldr	r3, [pc, #632]	@ (80097cc <UART_SetConfig+0x5c0>)
 8009552:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009554:	e00d      	b.n	8009572 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009556:	f7fb ff2b 	bl	80053b0 <HAL_RCC_GetSysClockFreq>
 800955a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800955c:	e009      	b.n	8009572 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800955e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009562:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009564:	e005      	b.n	8009572 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8009566:	2300      	movs	r3, #0
 8009568:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800956a:	2301      	movs	r3, #1
 800956c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009570:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009572:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009574:	2b00      	cmp	r3, #0
 8009576:	f000 8130 	beq.w	80097da <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800957a:	697b      	ldr	r3, [r7, #20]
 800957c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800957e:	4a94      	ldr	r2, [pc, #592]	@ (80097d0 <UART_SetConfig+0x5c4>)
 8009580:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009584:	461a      	mov	r2, r3
 8009586:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009588:	fbb3 f3f2 	udiv	r3, r3, r2
 800958c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800958e:	697b      	ldr	r3, [r7, #20]
 8009590:	685a      	ldr	r2, [r3, #4]
 8009592:	4613      	mov	r3, r2
 8009594:	005b      	lsls	r3, r3, #1
 8009596:	4413      	add	r3, r2
 8009598:	69ba      	ldr	r2, [r7, #24]
 800959a:	429a      	cmp	r2, r3
 800959c:	d305      	bcc.n	80095aa <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800959e:	697b      	ldr	r3, [r7, #20]
 80095a0:	685b      	ldr	r3, [r3, #4]
 80095a2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80095a4:	69ba      	ldr	r2, [r7, #24]
 80095a6:	429a      	cmp	r2, r3
 80095a8:	d903      	bls.n	80095b2 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80095aa:	2301      	movs	r3, #1
 80095ac:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80095b0:	e113      	b.n	80097da <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80095b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095b4:	2200      	movs	r2, #0
 80095b6:	60bb      	str	r3, [r7, #8]
 80095b8:	60fa      	str	r2, [r7, #12]
 80095ba:	697b      	ldr	r3, [r7, #20]
 80095bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80095be:	4a84      	ldr	r2, [pc, #528]	@ (80097d0 <UART_SetConfig+0x5c4>)
 80095c0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80095c4:	b29b      	uxth	r3, r3
 80095c6:	2200      	movs	r2, #0
 80095c8:	603b      	str	r3, [r7, #0]
 80095ca:	607a      	str	r2, [r7, #4]
 80095cc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80095d0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80095d4:	f7f7 fb94 	bl	8000d00 <__aeabi_uldivmod>
 80095d8:	4602      	mov	r2, r0
 80095da:	460b      	mov	r3, r1
 80095dc:	4610      	mov	r0, r2
 80095de:	4619      	mov	r1, r3
 80095e0:	f04f 0200 	mov.w	r2, #0
 80095e4:	f04f 0300 	mov.w	r3, #0
 80095e8:	020b      	lsls	r3, r1, #8
 80095ea:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80095ee:	0202      	lsls	r2, r0, #8
 80095f0:	6979      	ldr	r1, [r7, #20]
 80095f2:	6849      	ldr	r1, [r1, #4]
 80095f4:	0849      	lsrs	r1, r1, #1
 80095f6:	2000      	movs	r0, #0
 80095f8:	460c      	mov	r4, r1
 80095fa:	4605      	mov	r5, r0
 80095fc:	eb12 0804 	adds.w	r8, r2, r4
 8009600:	eb43 0905 	adc.w	r9, r3, r5
 8009604:	697b      	ldr	r3, [r7, #20]
 8009606:	685b      	ldr	r3, [r3, #4]
 8009608:	2200      	movs	r2, #0
 800960a:	469a      	mov	sl, r3
 800960c:	4693      	mov	fp, r2
 800960e:	4652      	mov	r2, sl
 8009610:	465b      	mov	r3, fp
 8009612:	4640      	mov	r0, r8
 8009614:	4649      	mov	r1, r9
 8009616:	f7f7 fb73 	bl	8000d00 <__aeabi_uldivmod>
 800961a:	4602      	mov	r2, r0
 800961c:	460b      	mov	r3, r1
 800961e:	4613      	mov	r3, r2
 8009620:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009622:	6a3b      	ldr	r3, [r7, #32]
 8009624:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009628:	d308      	bcc.n	800963c <UART_SetConfig+0x430>
 800962a:	6a3b      	ldr	r3, [r7, #32]
 800962c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009630:	d204      	bcs.n	800963c <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8009632:	697b      	ldr	r3, [r7, #20]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	6a3a      	ldr	r2, [r7, #32]
 8009638:	60da      	str	r2, [r3, #12]
 800963a:	e0ce      	b.n	80097da <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800963c:	2301      	movs	r3, #1
 800963e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009642:	e0ca      	b.n	80097da <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009644:	697b      	ldr	r3, [r7, #20]
 8009646:	69db      	ldr	r3, [r3, #28]
 8009648:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800964c:	d166      	bne.n	800971c <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800964e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009652:	2b08      	cmp	r3, #8
 8009654:	d827      	bhi.n	80096a6 <UART_SetConfig+0x49a>
 8009656:	a201      	add	r2, pc, #4	@ (adr r2, 800965c <UART_SetConfig+0x450>)
 8009658:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800965c:	08009681 	.word	0x08009681
 8009660:	08009689 	.word	0x08009689
 8009664:	08009691 	.word	0x08009691
 8009668:	080096a7 	.word	0x080096a7
 800966c:	08009697 	.word	0x08009697
 8009670:	080096a7 	.word	0x080096a7
 8009674:	080096a7 	.word	0x080096a7
 8009678:	080096a7 	.word	0x080096a7
 800967c:	0800969f 	.word	0x0800969f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009680:	f7fb ff04 	bl	800548c <HAL_RCC_GetPCLK1Freq>
 8009684:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009686:	e014      	b.n	80096b2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009688:	f7fb ff16 	bl	80054b8 <HAL_RCC_GetPCLK2Freq>
 800968c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800968e:	e010      	b.n	80096b2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009690:	4b4e      	ldr	r3, [pc, #312]	@ (80097cc <UART_SetConfig+0x5c0>)
 8009692:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009694:	e00d      	b.n	80096b2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009696:	f7fb fe8b 	bl	80053b0 <HAL_RCC_GetSysClockFreq>
 800969a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800969c:	e009      	b.n	80096b2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800969e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80096a2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80096a4:	e005      	b.n	80096b2 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80096a6:	2300      	movs	r3, #0
 80096a8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80096aa:	2301      	movs	r3, #1
 80096ac:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80096b0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80096b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	f000 8090 	beq.w	80097da <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80096ba:	697b      	ldr	r3, [r7, #20]
 80096bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096be:	4a44      	ldr	r2, [pc, #272]	@ (80097d0 <UART_SetConfig+0x5c4>)
 80096c0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80096c4:	461a      	mov	r2, r3
 80096c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096c8:	fbb3 f3f2 	udiv	r3, r3, r2
 80096cc:	005a      	lsls	r2, r3, #1
 80096ce:	697b      	ldr	r3, [r7, #20]
 80096d0:	685b      	ldr	r3, [r3, #4]
 80096d2:	085b      	lsrs	r3, r3, #1
 80096d4:	441a      	add	r2, r3
 80096d6:	697b      	ldr	r3, [r7, #20]
 80096d8:	685b      	ldr	r3, [r3, #4]
 80096da:	fbb2 f3f3 	udiv	r3, r2, r3
 80096de:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80096e0:	6a3b      	ldr	r3, [r7, #32]
 80096e2:	2b0f      	cmp	r3, #15
 80096e4:	d916      	bls.n	8009714 <UART_SetConfig+0x508>
 80096e6:	6a3b      	ldr	r3, [r7, #32]
 80096e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80096ec:	d212      	bcs.n	8009714 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80096ee:	6a3b      	ldr	r3, [r7, #32]
 80096f0:	b29b      	uxth	r3, r3
 80096f2:	f023 030f 	bic.w	r3, r3, #15
 80096f6:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80096f8:	6a3b      	ldr	r3, [r7, #32]
 80096fa:	085b      	lsrs	r3, r3, #1
 80096fc:	b29b      	uxth	r3, r3
 80096fe:	f003 0307 	and.w	r3, r3, #7
 8009702:	b29a      	uxth	r2, r3
 8009704:	8bfb      	ldrh	r3, [r7, #30]
 8009706:	4313      	orrs	r3, r2
 8009708:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800970a:	697b      	ldr	r3, [r7, #20]
 800970c:	681b      	ldr	r3, [r3, #0]
 800970e:	8bfa      	ldrh	r2, [r7, #30]
 8009710:	60da      	str	r2, [r3, #12]
 8009712:	e062      	b.n	80097da <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8009714:	2301      	movs	r3, #1
 8009716:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800971a:	e05e      	b.n	80097da <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800971c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009720:	2b08      	cmp	r3, #8
 8009722:	d828      	bhi.n	8009776 <UART_SetConfig+0x56a>
 8009724:	a201      	add	r2, pc, #4	@ (adr r2, 800972c <UART_SetConfig+0x520>)
 8009726:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800972a:	bf00      	nop
 800972c:	08009751 	.word	0x08009751
 8009730:	08009759 	.word	0x08009759
 8009734:	08009761 	.word	0x08009761
 8009738:	08009777 	.word	0x08009777
 800973c:	08009767 	.word	0x08009767
 8009740:	08009777 	.word	0x08009777
 8009744:	08009777 	.word	0x08009777
 8009748:	08009777 	.word	0x08009777
 800974c:	0800976f 	.word	0x0800976f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009750:	f7fb fe9c 	bl	800548c <HAL_RCC_GetPCLK1Freq>
 8009754:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009756:	e014      	b.n	8009782 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009758:	f7fb feae 	bl	80054b8 <HAL_RCC_GetPCLK2Freq>
 800975c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800975e:	e010      	b.n	8009782 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009760:	4b1a      	ldr	r3, [pc, #104]	@ (80097cc <UART_SetConfig+0x5c0>)
 8009762:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009764:	e00d      	b.n	8009782 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009766:	f7fb fe23 	bl	80053b0 <HAL_RCC_GetSysClockFreq>
 800976a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800976c:	e009      	b.n	8009782 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800976e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009772:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009774:	e005      	b.n	8009782 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8009776:	2300      	movs	r3, #0
 8009778:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800977a:	2301      	movs	r3, #1
 800977c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009780:	bf00      	nop
    }

    if (pclk != 0U)
 8009782:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009784:	2b00      	cmp	r3, #0
 8009786:	d028      	beq.n	80097da <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009788:	697b      	ldr	r3, [r7, #20]
 800978a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800978c:	4a10      	ldr	r2, [pc, #64]	@ (80097d0 <UART_SetConfig+0x5c4>)
 800978e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009792:	461a      	mov	r2, r3
 8009794:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009796:	fbb3 f2f2 	udiv	r2, r3, r2
 800979a:	697b      	ldr	r3, [r7, #20]
 800979c:	685b      	ldr	r3, [r3, #4]
 800979e:	085b      	lsrs	r3, r3, #1
 80097a0:	441a      	add	r2, r3
 80097a2:	697b      	ldr	r3, [r7, #20]
 80097a4:	685b      	ldr	r3, [r3, #4]
 80097a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80097aa:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80097ac:	6a3b      	ldr	r3, [r7, #32]
 80097ae:	2b0f      	cmp	r3, #15
 80097b0:	d910      	bls.n	80097d4 <UART_SetConfig+0x5c8>
 80097b2:	6a3b      	ldr	r3, [r7, #32]
 80097b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80097b8:	d20c      	bcs.n	80097d4 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80097ba:	6a3b      	ldr	r3, [r7, #32]
 80097bc:	b29a      	uxth	r2, r3
 80097be:	697b      	ldr	r3, [r7, #20]
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	60da      	str	r2, [r3, #12]
 80097c4:	e009      	b.n	80097da <UART_SetConfig+0x5ce>
 80097c6:	bf00      	nop
 80097c8:	40008000 	.word	0x40008000
 80097cc:	00f42400 	.word	0x00f42400
 80097d0:	0800a4cc 	.word	0x0800a4cc
      }
      else
      {
        ret = HAL_ERROR;
 80097d4:	2301      	movs	r3, #1
 80097d6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80097da:	697b      	ldr	r3, [r7, #20]
 80097dc:	2201      	movs	r2, #1
 80097de:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80097e2:	697b      	ldr	r3, [r7, #20]
 80097e4:	2201      	movs	r2, #1
 80097e6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80097ea:	697b      	ldr	r3, [r7, #20]
 80097ec:	2200      	movs	r2, #0
 80097ee:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80097f0:	697b      	ldr	r3, [r7, #20]
 80097f2:	2200      	movs	r2, #0
 80097f4:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80097f6:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80097fa:	4618      	mov	r0, r3
 80097fc:	3730      	adds	r7, #48	@ 0x30
 80097fe:	46bd      	mov	sp, r7
 8009800:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08009804 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009804:	b480      	push	{r7}
 8009806:	b083      	sub	sp, #12
 8009808:	af00      	add	r7, sp, #0
 800980a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009810:	f003 0308 	and.w	r3, r3, #8
 8009814:	2b00      	cmp	r3, #0
 8009816:	d00a      	beq.n	800982e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	685b      	ldr	r3, [r3, #4]
 800981e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	430a      	orrs	r2, r1
 800982c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009832:	f003 0301 	and.w	r3, r3, #1
 8009836:	2b00      	cmp	r3, #0
 8009838:	d00a      	beq.n	8009850 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	685b      	ldr	r3, [r3, #4]
 8009840:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	430a      	orrs	r2, r1
 800984e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009854:	f003 0302 	and.w	r3, r3, #2
 8009858:	2b00      	cmp	r3, #0
 800985a:	d00a      	beq.n	8009872 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	685b      	ldr	r3, [r3, #4]
 8009862:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	430a      	orrs	r2, r1
 8009870:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009876:	f003 0304 	and.w	r3, r3, #4
 800987a:	2b00      	cmp	r3, #0
 800987c:	d00a      	beq.n	8009894 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	685b      	ldr	r3, [r3, #4]
 8009884:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	430a      	orrs	r2, r1
 8009892:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009898:	f003 0310 	and.w	r3, r3, #16
 800989c:	2b00      	cmp	r3, #0
 800989e:	d00a      	beq.n	80098b6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	681b      	ldr	r3, [r3, #0]
 80098a4:	689b      	ldr	r3, [r3, #8]
 80098a6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	430a      	orrs	r2, r1
 80098b4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80098ba:	f003 0320 	and.w	r3, r3, #32
 80098be:	2b00      	cmp	r3, #0
 80098c0:	d00a      	beq.n	80098d8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	689b      	ldr	r3, [r3, #8]
 80098c8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	430a      	orrs	r2, r1
 80098d6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80098dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80098e0:	2b00      	cmp	r3, #0
 80098e2:	d01a      	beq.n	800991a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	685b      	ldr	r3, [r3, #4]
 80098ea:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	430a      	orrs	r2, r1
 80098f8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80098fe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009902:	d10a      	bne.n	800991a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	685b      	ldr	r3, [r3, #4]
 800990a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	430a      	orrs	r2, r1
 8009918:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800991e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009922:	2b00      	cmp	r3, #0
 8009924:	d00a      	beq.n	800993c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	685b      	ldr	r3, [r3, #4]
 800992c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	430a      	orrs	r2, r1
 800993a:	605a      	str	r2, [r3, #4]
  }
}
 800993c:	bf00      	nop
 800993e:	370c      	adds	r7, #12
 8009940:	46bd      	mov	sp, r7
 8009942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009946:	4770      	bx	lr

08009948 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009948:	b580      	push	{r7, lr}
 800994a:	b098      	sub	sp, #96	@ 0x60
 800994c:	af02      	add	r7, sp, #8
 800994e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	2200      	movs	r2, #0
 8009954:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009958:	f7fa f9ee 	bl	8003d38 <HAL_GetTick>
 800995c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	f003 0308 	and.w	r3, r3, #8
 8009968:	2b08      	cmp	r3, #8
 800996a:	d12f      	bne.n	80099cc <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800996c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009970:	9300      	str	r3, [sp, #0]
 8009972:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009974:	2200      	movs	r2, #0
 8009976:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800997a:	6878      	ldr	r0, [r7, #4]
 800997c:	f000 f88e 	bl	8009a9c <UART_WaitOnFlagUntilTimeout>
 8009980:	4603      	mov	r3, r0
 8009982:	2b00      	cmp	r3, #0
 8009984:	d022      	beq.n	80099cc <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800998c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800998e:	e853 3f00 	ldrex	r3, [r3]
 8009992:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009994:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009996:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800999a:	653b      	str	r3, [r7, #80]	@ 0x50
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	461a      	mov	r2, r3
 80099a2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80099a4:	647b      	str	r3, [r7, #68]	@ 0x44
 80099a6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099a8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80099aa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80099ac:	e841 2300 	strex	r3, r2, [r1]
 80099b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80099b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	d1e6      	bne.n	8009986 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	2220      	movs	r2, #32
 80099bc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	2200      	movs	r2, #0
 80099c4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80099c8:	2303      	movs	r3, #3
 80099ca:	e063      	b.n	8009a94 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	681b      	ldr	r3, [r3, #0]
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	f003 0304 	and.w	r3, r3, #4
 80099d6:	2b04      	cmp	r3, #4
 80099d8:	d149      	bne.n	8009a6e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80099da:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80099de:	9300      	str	r3, [sp, #0]
 80099e0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80099e2:	2200      	movs	r2, #0
 80099e4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80099e8:	6878      	ldr	r0, [r7, #4]
 80099ea:	f000 f857 	bl	8009a9c <UART_WaitOnFlagUntilTimeout>
 80099ee:	4603      	mov	r3, r0
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	d03c      	beq.n	8009a6e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	681b      	ldr	r3, [r3, #0]
 80099f8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099fc:	e853 3f00 	ldrex	r3, [r3]
 8009a00:	623b      	str	r3, [r7, #32]
   return(result);
 8009a02:	6a3b      	ldr	r3, [r7, #32]
 8009a04:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009a08:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	461a      	mov	r2, r3
 8009a10:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009a12:	633b      	str	r3, [r7, #48]	@ 0x30
 8009a14:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a16:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009a18:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009a1a:	e841 2300 	strex	r3, r2, [r1]
 8009a1e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009a20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d1e6      	bne.n	80099f4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	3308      	adds	r3, #8
 8009a2c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a2e:	693b      	ldr	r3, [r7, #16]
 8009a30:	e853 3f00 	ldrex	r3, [r3]
 8009a34:	60fb      	str	r3, [r7, #12]
   return(result);
 8009a36:	68fb      	ldr	r3, [r7, #12]
 8009a38:	f023 0301 	bic.w	r3, r3, #1
 8009a3c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	681b      	ldr	r3, [r3, #0]
 8009a42:	3308      	adds	r3, #8
 8009a44:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009a46:	61fa      	str	r2, [r7, #28]
 8009a48:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a4a:	69b9      	ldr	r1, [r7, #24]
 8009a4c:	69fa      	ldr	r2, [r7, #28]
 8009a4e:	e841 2300 	strex	r3, r2, [r1]
 8009a52:	617b      	str	r3, [r7, #20]
   return(result);
 8009a54:	697b      	ldr	r3, [r7, #20]
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d1e5      	bne.n	8009a26 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	2220      	movs	r2, #32
 8009a5e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	2200      	movs	r2, #0
 8009a66:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009a6a:	2303      	movs	r3, #3
 8009a6c:	e012      	b.n	8009a94 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	2220      	movs	r2, #32
 8009a72:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	2220      	movs	r2, #32
 8009a7a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	2200      	movs	r2, #0
 8009a82:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	2200      	movs	r2, #0
 8009a88:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	2200      	movs	r2, #0
 8009a8e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009a92:	2300      	movs	r3, #0
}
 8009a94:	4618      	mov	r0, r3
 8009a96:	3758      	adds	r7, #88	@ 0x58
 8009a98:	46bd      	mov	sp, r7
 8009a9a:	bd80      	pop	{r7, pc}

08009a9c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009a9c:	b580      	push	{r7, lr}
 8009a9e:	b084      	sub	sp, #16
 8009aa0:	af00      	add	r7, sp, #0
 8009aa2:	60f8      	str	r0, [r7, #12]
 8009aa4:	60b9      	str	r1, [r7, #8]
 8009aa6:	603b      	str	r3, [r7, #0]
 8009aa8:	4613      	mov	r3, r2
 8009aaa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009aac:	e04f      	b.n	8009b4e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009aae:	69bb      	ldr	r3, [r7, #24]
 8009ab0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ab4:	d04b      	beq.n	8009b4e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009ab6:	f7fa f93f 	bl	8003d38 <HAL_GetTick>
 8009aba:	4602      	mov	r2, r0
 8009abc:	683b      	ldr	r3, [r7, #0]
 8009abe:	1ad3      	subs	r3, r2, r3
 8009ac0:	69ba      	ldr	r2, [r7, #24]
 8009ac2:	429a      	cmp	r2, r3
 8009ac4:	d302      	bcc.n	8009acc <UART_WaitOnFlagUntilTimeout+0x30>
 8009ac6:	69bb      	ldr	r3, [r7, #24]
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	d101      	bne.n	8009ad0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009acc:	2303      	movs	r3, #3
 8009ace:	e04e      	b.n	8009b6e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	f003 0304 	and.w	r3, r3, #4
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	d037      	beq.n	8009b4e <UART_WaitOnFlagUntilTimeout+0xb2>
 8009ade:	68bb      	ldr	r3, [r7, #8]
 8009ae0:	2b80      	cmp	r3, #128	@ 0x80
 8009ae2:	d034      	beq.n	8009b4e <UART_WaitOnFlagUntilTimeout+0xb2>
 8009ae4:	68bb      	ldr	r3, [r7, #8]
 8009ae6:	2b40      	cmp	r3, #64	@ 0x40
 8009ae8:	d031      	beq.n	8009b4e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	69db      	ldr	r3, [r3, #28]
 8009af0:	f003 0308 	and.w	r3, r3, #8
 8009af4:	2b08      	cmp	r3, #8
 8009af6:	d110      	bne.n	8009b1a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009af8:	68fb      	ldr	r3, [r7, #12]
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	2208      	movs	r2, #8
 8009afe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009b00:	68f8      	ldr	r0, [r7, #12]
 8009b02:	f000 f920 	bl	8009d46 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009b06:	68fb      	ldr	r3, [r7, #12]
 8009b08:	2208      	movs	r2, #8
 8009b0a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009b0e:	68fb      	ldr	r3, [r7, #12]
 8009b10:	2200      	movs	r2, #0
 8009b12:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8009b16:	2301      	movs	r3, #1
 8009b18:	e029      	b.n	8009b6e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	69db      	ldr	r3, [r3, #28]
 8009b20:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009b24:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009b28:	d111      	bne.n	8009b4e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009b32:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009b34:	68f8      	ldr	r0, [r7, #12]
 8009b36:	f000 f906 	bl	8009d46 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	2220      	movs	r2, #32
 8009b3e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	2200      	movs	r2, #0
 8009b46:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8009b4a:	2303      	movs	r3, #3
 8009b4c:	e00f      	b.n	8009b6e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009b4e:	68fb      	ldr	r3, [r7, #12]
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	69da      	ldr	r2, [r3, #28]
 8009b54:	68bb      	ldr	r3, [r7, #8]
 8009b56:	4013      	ands	r3, r2
 8009b58:	68ba      	ldr	r2, [r7, #8]
 8009b5a:	429a      	cmp	r2, r3
 8009b5c:	bf0c      	ite	eq
 8009b5e:	2301      	moveq	r3, #1
 8009b60:	2300      	movne	r3, #0
 8009b62:	b2db      	uxtb	r3, r3
 8009b64:	461a      	mov	r2, r3
 8009b66:	79fb      	ldrb	r3, [r7, #7]
 8009b68:	429a      	cmp	r2, r3
 8009b6a:	d0a0      	beq.n	8009aae <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009b6c:	2300      	movs	r3, #0
}
 8009b6e:	4618      	mov	r0, r3
 8009b70:	3710      	adds	r7, #16
 8009b72:	46bd      	mov	sp, r7
 8009b74:	bd80      	pop	{r7, pc}
	...

08009b78 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009b78:	b580      	push	{r7, lr}
 8009b7a:	b096      	sub	sp, #88	@ 0x58
 8009b7c:	af00      	add	r7, sp, #0
 8009b7e:	60f8      	str	r0, [r7, #12]
 8009b80:	60b9      	str	r1, [r7, #8]
 8009b82:	4613      	mov	r3, r2
 8009b84:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8009b86:	68fb      	ldr	r3, [r7, #12]
 8009b88:	68ba      	ldr	r2, [r7, #8]
 8009b8a:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8009b8c:	68fb      	ldr	r3, [r7, #12]
 8009b8e:	88fa      	ldrh	r2, [r7, #6]
 8009b90:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009b94:	68fb      	ldr	r3, [r7, #12]
 8009b96:	2200      	movs	r2, #0
 8009b98:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009b9c:	68fb      	ldr	r3, [r7, #12]
 8009b9e:	2222      	movs	r2, #34	@ 0x22
 8009ba0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	d02d      	beq.n	8009c0a <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8009bae:	68fb      	ldr	r3, [r7, #12]
 8009bb0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009bb4:	4a40      	ldr	r2, [pc, #256]	@ (8009cb8 <UART_Start_Receive_DMA+0x140>)
 8009bb6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009bb8:	68fb      	ldr	r3, [r7, #12]
 8009bba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009bbe:	4a3f      	ldr	r2, [pc, #252]	@ (8009cbc <UART_Start_Receive_DMA+0x144>)
 8009bc0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8009bc2:	68fb      	ldr	r3, [r7, #12]
 8009bc4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009bc8:	4a3d      	ldr	r2, [pc, #244]	@ (8009cc0 <UART_Start_Receive_DMA+0x148>)
 8009bca:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8009bcc:	68fb      	ldr	r3, [r7, #12]
 8009bce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009bd2:	2200      	movs	r2, #0
 8009bd4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8009bd6:	68fb      	ldr	r3, [r7, #12]
 8009bd8:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	3324      	adds	r3, #36	@ 0x24
 8009be2:	4619      	mov	r1, r3
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009be8:	461a      	mov	r2, r3
 8009bea:	88fb      	ldrh	r3, [r7, #6]
 8009bec:	f7fa fa8a 	bl	8004104 <HAL_DMA_Start_IT>
 8009bf0:	4603      	mov	r3, r0
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	d009      	beq.n	8009c0a <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	2210      	movs	r2, #16
 8009bfa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009bfe:	68fb      	ldr	r3, [r7, #12]
 8009c00:	2220      	movs	r2, #32
 8009c02:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 8009c06:	2301      	movs	r3, #1
 8009c08:	e051      	b.n	8009cae <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	691b      	ldr	r3, [r3, #16]
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d018      	beq.n	8009c44 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009c1a:	e853 3f00 	ldrex	r3, [r3]
 8009c1e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009c20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c22:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009c26:	657b      	str	r3, [r7, #84]	@ 0x54
 8009c28:	68fb      	ldr	r3, [r7, #12]
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	461a      	mov	r2, r3
 8009c2e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009c30:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009c32:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c34:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009c36:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009c38:	e841 2300 	strex	r3, r2, [r1]
 8009c3c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8009c3e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	d1e6      	bne.n	8009c12 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	681b      	ldr	r3, [r3, #0]
 8009c48:	3308      	adds	r3, #8
 8009c4a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c4e:	e853 3f00 	ldrex	r3, [r3]
 8009c52:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009c54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c56:	f043 0301 	orr.w	r3, r3, #1
 8009c5a:	653b      	str	r3, [r7, #80]	@ 0x50
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	3308      	adds	r3, #8
 8009c62:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009c64:	637a      	str	r2, [r7, #52]	@ 0x34
 8009c66:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c68:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009c6a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009c6c:	e841 2300 	strex	r3, r2, [r1]
 8009c70:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8009c72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	d1e5      	bne.n	8009c44 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009c78:	68fb      	ldr	r3, [r7, #12]
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	3308      	adds	r3, #8
 8009c7e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c80:	697b      	ldr	r3, [r7, #20]
 8009c82:	e853 3f00 	ldrex	r3, [r3]
 8009c86:	613b      	str	r3, [r7, #16]
   return(result);
 8009c88:	693b      	ldr	r3, [r7, #16]
 8009c8a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009c8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009c90:	68fb      	ldr	r3, [r7, #12]
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	3308      	adds	r3, #8
 8009c96:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009c98:	623a      	str	r2, [r7, #32]
 8009c9a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c9c:	69f9      	ldr	r1, [r7, #28]
 8009c9e:	6a3a      	ldr	r2, [r7, #32]
 8009ca0:	e841 2300 	strex	r3, r2, [r1]
 8009ca4:	61bb      	str	r3, [r7, #24]
   return(result);
 8009ca6:	69bb      	ldr	r3, [r7, #24]
 8009ca8:	2b00      	cmp	r3, #0
 8009caa:	d1e5      	bne.n	8009c78 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8009cac:	2300      	movs	r3, #0
}
 8009cae:	4618      	mov	r0, r3
 8009cb0:	3758      	adds	r7, #88	@ 0x58
 8009cb2:	46bd      	mov	sp, r7
 8009cb4:	bd80      	pop	{r7, pc}
 8009cb6:	bf00      	nop
 8009cb8:	08009ed1 	.word	0x08009ed1
 8009cbc:	0800a005 	.word	0x0800a005
 8009cc0:	0800a04b 	.word	0x0800a04b

08009cc4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009cc4:	b480      	push	{r7}
 8009cc6:	b08f      	sub	sp, #60	@ 0x3c
 8009cc8:	af00      	add	r7, sp, #0
 8009cca:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cd2:	6a3b      	ldr	r3, [r7, #32]
 8009cd4:	e853 3f00 	ldrex	r3, [r3]
 8009cd8:	61fb      	str	r3, [r7, #28]
   return(result);
 8009cda:	69fb      	ldr	r3, [r7, #28]
 8009cdc:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8009ce0:	637b      	str	r3, [r7, #52]	@ 0x34
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	461a      	mov	r2, r3
 8009ce8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009cea:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009cec:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cee:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009cf0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009cf2:	e841 2300 	strex	r3, r2, [r1]
 8009cf6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009cf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d1e6      	bne.n	8009ccc <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	3308      	adds	r3, #8
 8009d04:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	e853 3f00 	ldrex	r3, [r3]
 8009d0c:	60bb      	str	r3, [r7, #8]
   return(result);
 8009d0e:	68bb      	ldr	r3, [r7, #8]
 8009d10:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8009d14:	633b      	str	r3, [r7, #48]	@ 0x30
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	3308      	adds	r3, #8
 8009d1c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009d1e:	61ba      	str	r2, [r7, #24]
 8009d20:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d22:	6979      	ldr	r1, [r7, #20]
 8009d24:	69ba      	ldr	r2, [r7, #24]
 8009d26:	e841 2300 	strex	r3, r2, [r1]
 8009d2a:	613b      	str	r3, [r7, #16]
   return(result);
 8009d2c:	693b      	ldr	r3, [r7, #16]
 8009d2e:	2b00      	cmp	r3, #0
 8009d30:	d1e5      	bne.n	8009cfe <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	2220      	movs	r2, #32
 8009d36:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8009d3a:	bf00      	nop
 8009d3c:	373c      	adds	r7, #60	@ 0x3c
 8009d3e:	46bd      	mov	sp, r7
 8009d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d44:	4770      	bx	lr

08009d46 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009d46:	b480      	push	{r7}
 8009d48:	b095      	sub	sp, #84	@ 0x54
 8009d4a:	af00      	add	r7, sp, #0
 8009d4c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d56:	e853 3f00 	ldrex	r3, [r3]
 8009d5a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009d5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d5e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009d62:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	461a      	mov	r2, r3
 8009d6a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009d6c:	643b      	str	r3, [r7, #64]	@ 0x40
 8009d6e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d70:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009d72:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009d74:	e841 2300 	strex	r3, r2, [r1]
 8009d78:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009d7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d7c:	2b00      	cmp	r3, #0
 8009d7e:	d1e6      	bne.n	8009d4e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	3308      	adds	r3, #8
 8009d86:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d88:	6a3b      	ldr	r3, [r7, #32]
 8009d8a:	e853 3f00 	ldrex	r3, [r3]
 8009d8e:	61fb      	str	r3, [r7, #28]
   return(result);
 8009d90:	69fb      	ldr	r3, [r7, #28]
 8009d92:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009d96:	f023 0301 	bic.w	r3, r3, #1
 8009d9a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	3308      	adds	r3, #8
 8009da2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009da4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009da6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009da8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009daa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009dac:	e841 2300 	strex	r3, r2, [r1]
 8009db0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009db2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d1e3      	bne.n	8009d80 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009dbc:	2b01      	cmp	r3, #1
 8009dbe:	d118      	bne.n	8009df2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dc6:	68fb      	ldr	r3, [r7, #12]
 8009dc8:	e853 3f00 	ldrex	r3, [r3]
 8009dcc:	60bb      	str	r3, [r7, #8]
   return(result);
 8009dce:	68bb      	ldr	r3, [r7, #8]
 8009dd0:	f023 0310 	bic.w	r3, r3, #16
 8009dd4:	647b      	str	r3, [r7, #68]	@ 0x44
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	681b      	ldr	r3, [r3, #0]
 8009dda:	461a      	mov	r2, r3
 8009ddc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009dde:	61bb      	str	r3, [r7, #24]
 8009de0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009de2:	6979      	ldr	r1, [r7, #20]
 8009de4:	69ba      	ldr	r2, [r7, #24]
 8009de6:	e841 2300 	strex	r3, r2, [r1]
 8009dea:	613b      	str	r3, [r7, #16]
   return(result);
 8009dec:	693b      	ldr	r3, [r7, #16]
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	d1e6      	bne.n	8009dc0 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	2220      	movs	r2, #32
 8009df6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	2200      	movs	r2, #0
 8009dfe:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	2200      	movs	r2, #0
 8009e04:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009e06:	bf00      	nop
 8009e08:	3754      	adds	r7, #84	@ 0x54
 8009e0a:	46bd      	mov	sp, r7
 8009e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e10:	4770      	bx	lr

08009e12 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8009e12:	b580      	push	{r7, lr}
 8009e14:	b090      	sub	sp, #64	@ 0x40
 8009e16:	af00      	add	r7, sp, #0
 8009e18:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e1e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	f003 0320 	and.w	r3, r3, #32
 8009e2a:	2b00      	cmp	r3, #0
 8009e2c:	d137      	bne.n	8009e9e <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 8009e2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009e30:	2200      	movs	r2, #0
 8009e32:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009e36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009e38:	681b      	ldr	r3, [r3, #0]
 8009e3a:	3308      	adds	r3, #8
 8009e3c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e40:	e853 3f00 	ldrex	r3, [r3]
 8009e44:	623b      	str	r3, [r7, #32]
   return(result);
 8009e46:	6a3b      	ldr	r3, [r7, #32]
 8009e48:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009e4c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009e4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	3308      	adds	r3, #8
 8009e54:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009e56:	633a      	str	r2, [r7, #48]	@ 0x30
 8009e58:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e5a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009e5c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009e5e:	e841 2300 	strex	r3, r2, [r1]
 8009e62:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009e64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	d1e5      	bne.n	8009e36 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009e6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e70:	693b      	ldr	r3, [r7, #16]
 8009e72:	e853 3f00 	ldrex	r3, [r3]
 8009e76:	60fb      	str	r3, [r7, #12]
   return(result);
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009e7e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009e80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	461a      	mov	r2, r3
 8009e86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009e88:	61fb      	str	r3, [r7, #28]
 8009e8a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e8c:	69b9      	ldr	r1, [r7, #24]
 8009e8e:	69fa      	ldr	r2, [r7, #28]
 8009e90:	e841 2300 	strex	r3, r2, [r1]
 8009e94:	617b      	str	r3, [r7, #20]
   return(result);
 8009e96:	697b      	ldr	r3, [r7, #20]
 8009e98:	2b00      	cmp	r3, #0
 8009e9a:	d1e6      	bne.n	8009e6a <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009e9c:	e004      	b.n	8009ea8 <UART_DMATransmitCplt+0x96>
    huart->TxCpltCallback(huart);
 8009e9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ea0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009ea4:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8009ea6:	4798      	blx	r3
}
 8009ea8:	bf00      	nop
 8009eaa:	3740      	adds	r7, #64	@ 0x40
 8009eac:	46bd      	mov	sp, r7
 8009eae:	bd80      	pop	{r7, pc}

08009eb0 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009eb0:	b580      	push	{r7, lr}
 8009eb2:	b084      	sub	sp, #16
 8009eb4:	af00      	add	r7, sp, #0
 8009eb6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ebc:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
 8009ebe:	68fb      	ldr	r3, [r7, #12]
 8009ec0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009ec4:	68f8      	ldr	r0, [r7, #12]
 8009ec6:	4798      	blx	r3
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009ec8:	bf00      	nop
 8009eca:	3710      	adds	r7, #16
 8009ecc:	46bd      	mov	sp, r7
 8009ece:	bd80      	pop	{r7, pc}

08009ed0 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009ed0:	b580      	push	{r7, lr}
 8009ed2:	b09c      	sub	sp, #112	@ 0x70
 8009ed4:	af00      	add	r7, sp, #0
 8009ed6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009edc:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	f003 0320 	and.w	r3, r3, #32
 8009ee8:	2b00      	cmp	r3, #0
 8009eea:	d171      	bne.n	8009fd0 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8009eec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009eee:	2200      	movs	r2, #0
 8009ef0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009ef4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009efa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009efc:	e853 3f00 	ldrex	r3, [r3]
 8009f00:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009f02:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009f04:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009f08:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009f0a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	461a      	mov	r2, r3
 8009f10:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009f12:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009f14:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f16:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009f18:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009f1a:	e841 2300 	strex	r3, r2, [r1]
 8009f1e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009f20:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009f22:	2b00      	cmp	r3, #0
 8009f24:	d1e6      	bne.n	8009ef4 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009f26:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	3308      	adds	r3, #8
 8009f2c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f30:	e853 3f00 	ldrex	r3, [r3]
 8009f34:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009f36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f38:	f023 0301 	bic.w	r3, r3, #1
 8009f3c:	667b      	str	r3, [r7, #100]	@ 0x64
 8009f3e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	3308      	adds	r3, #8
 8009f44:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8009f46:	647a      	str	r2, [r7, #68]	@ 0x44
 8009f48:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f4a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009f4c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009f4e:	e841 2300 	strex	r3, r2, [r1]
 8009f52:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009f54:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d1e5      	bne.n	8009f26 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009f5a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	3308      	adds	r3, #8
 8009f60:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f64:	e853 3f00 	ldrex	r3, [r3]
 8009f68:	623b      	str	r3, [r7, #32]
   return(result);
 8009f6a:	6a3b      	ldr	r3, [r7, #32]
 8009f6c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009f70:	663b      	str	r3, [r7, #96]	@ 0x60
 8009f72:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	3308      	adds	r3, #8
 8009f78:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8009f7a:	633a      	str	r2, [r7, #48]	@ 0x30
 8009f7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f7e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009f80:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009f82:	e841 2300 	strex	r3, r2, [r1]
 8009f86:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009f88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	d1e5      	bne.n	8009f5a <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009f8e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009f90:	2220      	movs	r2, #32
 8009f92:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009f96:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009f98:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009f9a:	2b01      	cmp	r3, #1
 8009f9c:	d118      	bne.n	8009fd0 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009f9e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009fa0:	681b      	ldr	r3, [r3, #0]
 8009fa2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fa4:	693b      	ldr	r3, [r7, #16]
 8009fa6:	e853 3f00 	ldrex	r3, [r3]
 8009faa:	60fb      	str	r3, [r7, #12]
   return(result);
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	f023 0310 	bic.w	r3, r3, #16
 8009fb2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009fb4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009fb6:	681b      	ldr	r3, [r3, #0]
 8009fb8:	461a      	mov	r2, r3
 8009fba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009fbc:	61fb      	str	r3, [r7, #28]
 8009fbe:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fc0:	69b9      	ldr	r1, [r7, #24]
 8009fc2:	69fa      	ldr	r2, [r7, #28]
 8009fc4:	e841 2300 	strex	r3, r2, [r1]
 8009fc8:	617b      	str	r3, [r7, #20]
   return(result);
 8009fca:	697b      	ldr	r3, [r7, #20]
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	d1e6      	bne.n	8009f9e <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009fd0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009fd2:	2200      	movs	r2, #0
 8009fd4:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009fd6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009fd8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009fda:	2b01      	cmp	r3, #1
 8009fdc:	d109      	bne.n	8009ff2 <UART_DMAReceiveCplt+0x122>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
 8009fde:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009fe0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8009fe4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009fe6:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 8009fea:	4611      	mov	r1, r2
 8009fec:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8009fee:	4798      	blx	r3
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009ff0:	e004      	b.n	8009ffc <UART_DMAReceiveCplt+0x12c>
    huart->RxCpltCallback(huart);
 8009ff2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009ff4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009ff8:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8009ffa:	4798      	blx	r3
}
 8009ffc:	bf00      	nop
 8009ffe:	3770      	adds	r7, #112	@ 0x70
 800a000:	46bd      	mov	sp, r7
 800a002:	bd80      	pop	{r7, pc}

0800a004 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a004:	b580      	push	{r7, lr}
 800a006:	b084      	sub	sp, #16
 800a008:	af00      	add	r7, sp, #0
 800a00a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a010:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800a012:	68fb      	ldr	r3, [r7, #12]
 800a014:	2201      	movs	r2, #1
 800a016:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a018:	68fb      	ldr	r3, [r7, #12]
 800a01a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a01c:	2b01      	cmp	r3, #1
 800a01e:	d10b      	bne.n	800a038 <UART_DMARxHalfCplt+0x34>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
 800a020:	68fb      	ldr	r3, [r7, #12]
 800a022:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800a026:	68fa      	ldr	r2, [r7, #12]
 800a028:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800a02c:	0852      	lsrs	r2, r2, #1
 800a02e:	b292      	uxth	r2, r2
 800a030:	4611      	mov	r1, r2
 800a032:	68f8      	ldr	r0, [r7, #12]
 800a034:	4798      	blx	r3
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a036:	e004      	b.n	800a042 <UART_DMARxHalfCplt+0x3e>
    huart->RxHalfCpltCallback(huart);
 800a038:	68fb      	ldr	r3, [r7, #12]
 800a03a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800a03e:	68f8      	ldr	r0, [r7, #12]
 800a040:	4798      	blx	r3
}
 800a042:	bf00      	nop
 800a044:	3710      	adds	r7, #16
 800a046:	46bd      	mov	sp, r7
 800a048:	bd80      	pop	{r7, pc}

0800a04a <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800a04a:	b580      	push	{r7, lr}
 800a04c:	b086      	sub	sp, #24
 800a04e:	af00      	add	r7, sp, #0
 800a050:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a056:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800a058:	697b      	ldr	r3, [r7, #20]
 800a05a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a05e:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800a060:	697b      	ldr	r3, [r7, #20]
 800a062:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a066:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800a068:	697b      	ldr	r3, [r7, #20]
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	689b      	ldr	r3, [r3, #8]
 800a06e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a072:	2b80      	cmp	r3, #128	@ 0x80
 800a074:	d109      	bne.n	800a08a <UART_DMAError+0x40>
 800a076:	693b      	ldr	r3, [r7, #16]
 800a078:	2b21      	cmp	r3, #33	@ 0x21
 800a07a:	d106      	bne.n	800a08a <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800a07c:	697b      	ldr	r3, [r7, #20]
 800a07e:	2200      	movs	r2, #0
 800a080:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800a084:	6978      	ldr	r0, [r7, #20]
 800a086:	f7ff fe1d 	bl	8009cc4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800a08a:	697b      	ldr	r3, [r7, #20]
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	689b      	ldr	r3, [r3, #8]
 800a090:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a094:	2b40      	cmp	r3, #64	@ 0x40
 800a096:	d109      	bne.n	800a0ac <UART_DMAError+0x62>
 800a098:	68fb      	ldr	r3, [r7, #12]
 800a09a:	2b22      	cmp	r3, #34	@ 0x22
 800a09c:	d106      	bne.n	800a0ac <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800a09e:	697b      	ldr	r3, [r7, #20]
 800a0a0:	2200      	movs	r2, #0
 800a0a2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800a0a6:	6978      	ldr	r0, [r7, #20]
 800a0a8:	f7ff fe4d 	bl	8009d46 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800a0ac:	697b      	ldr	r3, [r7, #20]
 800a0ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a0b2:	f043 0210 	orr.w	r2, r3, #16
 800a0b6:	697b      	ldr	r3, [r7, #20]
 800a0b8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800a0bc:	697b      	ldr	r3, [r7, #20]
 800a0be:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a0c2:	6978      	ldr	r0, [r7, #20]
 800a0c4:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a0c6:	bf00      	nop
 800a0c8:	3718      	adds	r7, #24
 800a0ca:	46bd      	mov	sp, r7
 800a0cc:	bd80      	pop	{r7, pc}

0800a0ce <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a0ce:	b580      	push	{r7, lr}
 800a0d0:	b084      	sub	sp, #16
 800a0d2:	af00      	add	r7, sp, #0
 800a0d4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a0da:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800a0dc:	68fb      	ldr	r3, [r7, #12]
 800a0de:	2200      	movs	r2, #0
 800a0e0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 800a0e4:	68fb      	ldr	r3, [r7, #12]
 800a0e6:	2200      	movs	r2, #0
 800a0e8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a0f2:	68f8      	ldr	r0, [r7, #12]
 800a0f4:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a0f6:	bf00      	nop
 800a0f8:	3710      	adds	r7, #16
 800a0fa:	46bd      	mov	sp, r7
 800a0fc:	bd80      	pop	{r7, pc}

0800a0fe <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a0fe:	b580      	push	{r7, lr}
 800a100:	b088      	sub	sp, #32
 800a102:	af00      	add	r7, sp, #0
 800a104:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a10c:	68fb      	ldr	r3, [r7, #12]
 800a10e:	e853 3f00 	ldrex	r3, [r3]
 800a112:	60bb      	str	r3, [r7, #8]
   return(result);
 800a114:	68bb      	ldr	r3, [r7, #8]
 800a116:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a11a:	61fb      	str	r3, [r7, #28]
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	461a      	mov	r2, r3
 800a122:	69fb      	ldr	r3, [r7, #28]
 800a124:	61bb      	str	r3, [r7, #24]
 800a126:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a128:	6979      	ldr	r1, [r7, #20]
 800a12a:	69ba      	ldr	r2, [r7, #24]
 800a12c:	e841 2300 	strex	r3, r2, [r1]
 800a130:	613b      	str	r3, [r7, #16]
   return(result);
 800a132:	693b      	ldr	r3, [r7, #16]
 800a134:	2b00      	cmp	r3, #0
 800a136:	d1e6      	bne.n	800a106 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	2220      	movs	r2, #32
 800a13c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	2200      	movs	r2, #0
 800a144:	679a      	str	r2, [r3, #120]	@ 0x78

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a14c:	6878      	ldr	r0, [r7, #4]
 800a14e:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a150:	bf00      	nop
 800a152:	3720      	adds	r7, #32
 800a154:	46bd      	mov	sp, r7
 800a156:	bd80      	pop	{r7, pc}

0800a158 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800a158:	b480      	push	{r7}
 800a15a:	b083      	sub	sp, #12
 800a15c:	af00      	add	r7, sp, #0
 800a15e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a160:	bf00      	nop
 800a162:	370c      	adds	r7, #12
 800a164:	46bd      	mov	sp, r7
 800a166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a16a:	4770      	bx	lr

0800a16c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800a16c:	b480      	push	{r7}
 800a16e:	b083      	sub	sp, #12
 800a170:	af00      	add	r7, sp, #0
 800a172:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800a174:	bf00      	nop
 800a176:	370c      	adds	r7, #12
 800a178:	46bd      	mov	sp, r7
 800a17a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a17e:	4770      	bx	lr

0800a180 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800a180:	b480      	push	{r7}
 800a182:	b083      	sub	sp, #12
 800a184:	af00      	add	r7, sp, #0
 800a186:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800a188:	bf00      	nop
 800a18a:	370c      	adds	r7, #12
 800a18c:	46bd      	mov	sp, r7
 800a18e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a192:	4770      	bx	lr

0800a194 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a194:	b480      	push	{r7}
 800a196:	b085      	sub	sp, #20
 800a198:	af00      	add	r7, sp, #0
 800a19a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a1a2:	2b01      	cmp	r3, #1
 800a1a4:	d101      	bne.n	800a1aa <HAL_UARTEx_DisableFifoMode+0x16>
 800a1a6:	2302      	movs	r3, #2
 800a1a8:	e027      	b.n	800a1fa <HAL_UARTEx_DisableFifoMode+0x66>
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	2201      	movs	r2, #1
 800a1ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	2224      	movs	r2, #36	@ 0x24
 800a1b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	681b      	ldr	r3, [r3, #0]
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	681a      	ldr	r2, [r3, #0]
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	f022 0201 	bic.w	r2, r2, #1
 800a1d0:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a1d2:	68fb      	ldr	r3, [r7, #12]
 800a1d4:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800a1d8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	2200      	movs	r2, #0
 800a1de:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	681b      	ldr	r3, [r3, #0]
 800a1e4:	68fa      	ldr	r2, [r7, #12]
 800a1e6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	2220      	movs	r2, #32
 800a1ec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	2200      	movs	r2, #0
 800a1f4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a1f8:	2300      	movs	r3, #0
}
 800a1fa:	4618      	mov	r0, r3
 800a1fc:	3714      	adds	r7, #20
 800a1fe:	46bd      	mov	sp, r7
 800a200:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a204:	4770      	bx	lr

0800a206 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a206:	b580      	push	{r7, lr}
 800a208:	b084      	sub	sp, #16
 800a20a:	af00      	add	r7, sp, #0
 800a20c:	6078      	str	r0, [r7, #4]
 800a20e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a216:	2b01      	cmp	r3, #1
 800a218:	d101      	bne.n	800a21e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a21a:	2302      	movs	r3, #2
 800a21c:	e02d      	b.n	800a27a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	2201      	movs	r2, #1
 800a222:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	2224      	movs	r2, #36	@ 0x24
 800a22a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	681b      	ldr	r3, [r3, #0]
 800a23a:	681a      	ldr	r2, [r3, #0]
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	681b      	ldr	r3, [r3, #0]
 800a240:	f022 0201 	bic.w	r2, r2, #1
 800a244:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	681b      	ldr	r3, [r3, #0]
 800a24a:	689b      	ldr	r3, [r3, #8]
 800a24c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	683a      	ldr	r2, [r7, #0]
 800a256:	430a      	orrs	r2, r1
 800a258:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a25a:	6878      	ldr	r0, [r7, #4]
 800a25c:	f000 f850 	bl	800a300 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	68fa      	ldr	r2, [r7, #12]
 800a266:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	2220      	movs	r2, #32
 800a26c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	2200      	movs	r2, #0
 800a274:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a278:	2300      	movs	r3, #0
}
 800a27a:	4618      	mov	r0, r3
 800a27c:	3710      	adds	r7, #16
 800a27e:	46bd      	mov	sp, r7
 800a280:	bd80      	pop	{r7, pc}

0800a282 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a282:	b580      	push	{r7, lr}
 800a284:	b084      	sub	sp, #16
 800a286:	af00      	add	r7, sp, #0
 800a288:	6078      	str	r0, [r7, #4]
 800a28a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a292:	2b01      	cmp	r3, #1
 800a294:	d101      	bne.n	800a29a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a296:	2302      	movs	r3, #2
 800a298:	e02d      	b.n	800a2f6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	2201      	movs	r2, #1
 800a29e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	2224      	movs	r2, #36	@ 0x24
 800a2a6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	681b      	ldr	r3, [r3, #0]
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	681a      	ldr	r2, [r3, #0]
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	681b      	ldr	r3, [r3, #0]
 800a2bc:	f022 0201 	bic.w	r2, r2, #1
 800a2c0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	689b      	ldr	r3, [r3, #8]
 800a2c8:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	683a      	ldr	r2, [r7, #0]
 800a2d2:	430a      	orrs	r2, r1
 800a2d4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a2d6:	6878      	ldr	r0, [r7, #4]
 800a2d8:	f000 f812 	bl	800a300 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	681b      	ldr	r3, [r3, #0]
 800a2e0:	68fa      	ldr	r2, [r7, #12]
 800a2e2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	2220      	movs	r2, #32
 800a2e8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	2200      	movs	r2, #0
 800a2f0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a2f4:	2300      	movs	r3, #0
}
 800a2f6:	4618      	mov	r0, r3
 800a2f8:	3710      	adds	r7, #16
 800a2fa:	46bd      	mov	sp, r7
 800a2fc:	bd80      	pop	{r7, pc}
	...

0800a300 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a300:	b480      	push	{r7}
 800a302:	b085      	sub	sp, #20
 800a304:	af00      	add	r7, sp, #0
 800a306:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a30c:	2b00      	cmp	r3, #0
 800a30e:	d108      	bne.n	800a322 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	2201      	movs	r2, #1
 800a314:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	2201      	movs	r2, #1
 800a31c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a320:	e031      	b.n	800a386 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a322:	2308      	movs	r3, #8
 800a324:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a326:	2308      	movs	r3, #8
 800a328:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	681b      	ldr	r3, [r3, #0]
 800a32e:	689b      	ldr	r3, [r3, #8]
 800a330:	0e5b      	lsrs	r3, r3, #25
 800a332:	b2db      	uxtb	r3, r3
 800a334:	f003 0307 	and.w	r3, r3, #7
 800a338:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	681b      	ldr	r3, [r3, #0]
 800a33e:	689b      	ldr	r3, [r3, #8]
 800a340:	0f5b      	lsrs	r3, r3, #29
 800a342:	b2db      	uxtb	r3, r3
 800a344:	f003 0307 	and.w	r3, r3, #7
 800a348:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a34a:	7bbb      	ldrb	r3, [r7, #14]
 800a34c:	7b3a      	ldrb	r2, [r7, #12]
 800a34e:	4911      	ldr	r1, [pc, #68]	@ (800a394 <UARTEx_SetNbDataToProcess+0x94>)
 800a350:	5c8a      	ldrb	r2, [r1, r2]
 800a352:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a356:	7b3a      	ldrb	r2, [r7, #12]
 800a358:	490f      	ldr	r1, [pc, #60]	@ (800a398 <UARTEx_SetNbDataToProcess+0x98>)
 800a35a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a35c:	fb93 f3f2 	sdiv	r3, r3, r2
 800a360:	b29a      	uxth	r2, r3
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a368:	7bfb      	ldrb	r3, [r7, #15]
 800a36a:	7b7a      	ldrb	r2, [r7, #13]
 800a36c:	4909      	ldr	r1, [pc, #36]	@ (800a394 <UARTEx_SetNbDataToProcess+0x94>)
 800a36e:	5c8a      	ldrb	r2, [r1, r2]
 800a370:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a374:	7b7a      	ldrb	r2, [r7, #13]
 800a376:	4908      	ldr	r1, [pc, #32]	@ (800a398 <UARTEx_SetNbDataToProcess+0x98>)
 800a378:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a37a:	fb93 f3f2 	sdiv	r3, r3, r2
 800a37e:	b29a      	uxth	r2, r3
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800a386:	bf00      	nop
 800a388:	3714      	adds	r7, #20
 800a38a:	46bd      	mov	sp, r7
 800a38c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a390:	4770      	bx	lr
 800a392:	bf00      	nop
 800a394:	0800a4e4 	.word	0x0800a4e4
 800a398:	0800a4ec 	.word	0x0800a4ec

0800a39c <arm_pid_init_f32>:
 */

void arm_pid_init_f32(
  arm_pid_instance_f32 * S,
  int32_t resetStateFlag)
{
 800a39c:	b580      	push	{r7, lr}
 800a39e:	b082      	sub	sp, #8
 800a3a0:	af00      	add	r7, sp, #0
 800a3a2:	6078      	str	r0, [r7, #4]
 800a3a4:	6039      	str	r1, [r7, #0]
  /* Derived coefficient A0 */
  S->A0 = S->Kp + S->Ki + S->Kd;
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	ed93 7a06 	vldr	s14, [r3, #24]
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	edd3 7a07 	vldr	s15, [r3, #28]
 800a3b2:	ee37 7a27 	vadd.f32	s14, s14, s15
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	edd3 7a08 	vldr	s15, [r3, #32]
 800a3bc:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	edc3 7a00 	vstr	s15, [r3]

  /* Derived coefficient A1 */
  S->A1 = (-S->Kp) - ((float32_t) 2.0f * S->Kd);
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	edd3 7a06 	vldr	s15, [r3, #24]
 800a3cc:	eeb1 7a67 	vneg.f32	s14, s15
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	edd3 7a08 	vldr	s15, [r3, #32]
 800a3d6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800a3da:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	edc3 7a01 	vstr	s15, [r3, #4]

  /* Derived coefficient A2 */
  S->A2 = S->Kd;
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	6a1a      	ldr	r2, [r3, #32]
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	609a      	str	r2, [r3, #8]

  /* Check whether state needs reset or not */
  if (resetStateFlag)
 800a3ec:	683b      	ldr	r3, [r7, #0]
 800a3ee:	2b00      	cmp	r3, #0
 800a3f0:	d006      	beq.n	800a400 <arm_pid_init_f32+0x64>
  {
    /* Reset state to zero, The size will be always 3 samples */
    memset(S->state, 0, 3U * sizeof(float32_t));
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	330c      	adds	r3, #12
 800a3f6:	220c      	movs	r2, #12
 800a3f8:	2100      	movs	r1, #0
 800a3fa:	4618      	mov	r0, r3
 800a3fc:	f000 f804 	bl	800a408 <memset>
  }

}
 800a400:	bf00      	nop
 800a402:	3708      	adds	r7, #8
 800a404:	46bd      	mov	sp, r7
 800a406:	bd80      	pop	{r7, pc}

0800a408 <memset>:
 800a408:	4402      	add	r2, r0
 800a40a:	4603      	mov	r3, r0
 800a40c:	4293      	cmp	r3, r2
 800a40e:	d100      	bne.n	800a412 <memset+0xa>
 800a410:	4770      	bx	lr
 800a412:	f803 1b01 	strb.w	r1, [r3], #1
 800a416:	e7f9      	b.n	800a40c <memset+0x4>

0800a418 <__libc_init_array>:
 800a418:	b570      	push	{r4, r5, r6, lr}
 800a41a:	4d0d      	ldr	r5, [pc, #52]	@ (800a450 <__libc_init_array+0x38>)
 800a41c:	4c0d      	ldr	r4, [pc, #52]	@ (800a454 <__libc_init_array+0x3c>)
 800a41e:	1b64      	subs	r4, r4, r5
 800a420:	10a4      	asrs	r4, r4, #2
 800a422:	2600      	movs	r6, #0
 800a424:	42a6      	cmp	r6, r4
 800a426:	d109      	bne.n	800a43c <__libc_init_array+0x24>
 800a428:	4d0b      	ldr	r5, [pc, #44]	@ (800a458 <__libc_init_array+0x40>)
 800a42a:	4c0c      	ldr	r4, [pc, #48]	@ (800a45c <__libc_init_array+0x44>)
 800a42c:	f000 f826 	bl	800a47c <_init>
 800a430:	1b64      	subs	r4, r4, r5
 800a432:	10a4      	asrs	r4, r4, #2
 800a434:	2600      	movs	r6, #0
 800a436:	42a6      	cmp	r6, r4
 800a438:	d105      	bne.n	800a446 <__libc_init_array+0x2e>
 800a43a:	bd70      	pop	{r4, r5, r6, pc}
 800a43c:	f855 3b04 	ldr.w	r3, [r5], #4
 800a440:	4798      	blx	r3
 800a442:	3601      	adds	r6, #1
 800a444:	e7ee      	b.n	800a424 <__libc_init_array+0xc>
 800a446:	f855 3b04 	ldr.w	r3, [r5], #4
 800a44a:	4798      	blx	r3
 800a44c:	3601      	adds	r6, #1
 800a44e:	e7f2      	b.n	800a436 <__libc_init_array+0x1e>
 800a450:	0800a4fc 	.word	0x0800a4fc
 800a454:	0800a4fc 	.word	0x0800a4fc
 800a458:	0800a4fc 	.word	0x0800a4fc
 800a45c:	0800a500 	.word	0x0800a500

0800a460 <memcpy>:
 800a460:	440a      	add	r2, r1
 800a462:	4291      	cmp	r1, r2
 800a464:	f100 33ff 	add.w	r3, r0, #4294967295
 800a468:	d100      	bne.n	800a46c <memcpy+0xc>
 800a46a:	4770      	bx	lr
 800a46c:	b510      	push	{r4, lr}
 800a46e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a472:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a476:	4291      	cmp	r1, r2
 800a478:	d1f9      	bne.n	800a46e <memcpy+0xe>
 800a47a:	bd10      	pop	{r4, pc}

0800a47c <_init>:
 800a47c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a47e:	bf00      	nop
 800a480:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a482:	bc08      	pop	{r3}
 800a484:	469e      	mov	lr, r3
 800a486:	4770      	bx	lr

0800a488 <_fini>:
 800a488:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a48a:	bf00      	nop
 800a48c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a48e:	bc08      	pop	{r3}
 800a490:	469e      	mov	lr, r3
 800a492:	4770      	bx	lr
