(edif MV_ADC_UART
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timeStamp 2025 11 19 1 11 48)
      (author "Synopsys, Inc.")
      (program "Synplify Pro" (version "L-2016.09L+ice40, mapper maplat, Build 1612R"))
     )
   )
  (library sb_ice
    (edifLevel 0)
    (technology (numberDefinition ))
    (cell GND (cellType GENERIC)
       (view PRIM (viewType NETLIST)
         (interface
           (port Y (direction OUTPUT)
           (property function (string "0"))
 )
         )
        (property is_pwr (integer 1))
       )
    )
    (cell VCC (cellType GENERIC)
       (view PRIM (viewType NETLIST)
         (interface
           (port Y (direction OUTPUT)
           (property function (string "1"))
 )
         )
        (property is_pwr (integer 1))
       )
    )
  )
  (library work
    (edifLevel 0)
    (technology (numberDefinition ))
    (cell MV_ADC_UART (cellType GENERIC)
       (view verilog (viewType NETLIST)
         (interface
           (port sys_clk (direction INPUT))
           (port sys_rst (direction INPUT))
         )
         (contents
          (instance VCC (viewRef PRIM (cellRef VCC (libraryRef sb_ice)))          )
          (instance GND (viewRef PRIM (cellRef GND (libraryRef sb_ice)))          )
          (net sys_clk (joined
           (portRef sys_clk)
          ))
          (net sys_rst (joined
           (portRef sys_rst)
          ))
          (net (rename GNDZ0 "GND") (joined
           (portRef Y (instanceRef GND))
          ))
          (net (rename VCCZ0 "VCC") (joined
           (portRef Y (instanceRef VCC))
          ))
         )
        (property orig_inst_of (string "MV_ADC_UART"))
       )
    )
  )
  (design MV_ADC_UART (cellRef MV_ADC_UART (libraryRef work))
	(property PART (string "ice40lp8kcm81") (owner "Lattice")))
)
