BEGIN_PROLOG

##################################################
# SSP module algorithms
##################################################

algo_sspleadingedge:
{
    Name:             "SSP_LED"
    ADCThreshold:     10
    #MinWidth:          10
    #SecondThreshold:    1
    Pedestal:         1500
    DWindow:          10 
    ReadoutWd:        1001 # Actual wvf max length in [ticks] +1
    PreTrg:           100  # I think this is not used?
}

##################################################
# Digitizer module algorithms
##################################################

standard_template_digitizer: 
{
  module_type:  "OpDetDigitizerDUNE"
  InputModules: ["largeant"] # Module that created simphotons

  # These paramters are for 3 sensl SiPMs ganged.
  # Will need to generalize/encapsulate in a tool
  VoltageToADC:       151.5                         # 18.45  Converting mV to ADC counts (counts in 1 mV)(0.37 fbk)(0.325hpk/lq0.86)
  LineNoiseRMS:       3.                            # Pedestal RMS in ADC counts, likely an underestimate 
  DarkNoiseRate:      0.                            # (10) In Hz, Ranges 2-50 depending on Vbias 0.996
  CrossTalk:          0.                            # (0.2) Probability of producing 2 PE for 1 incident photon

  Pedestal:           1500                          # in ADC counts

  FullWaveformOutput: false                         # Output full waveform. Be careful with this option, setting it to "true" can result in large output files
  DefaultSimWindow:   true                          # Use -1*drift window as the start time and                                                 
  TimeBegin:          0                             # In us (not used if DefaultSimWindow is set to true)
  TimeEnd:            1600                          # In us (not used if DefaultSimWindow is set to true)
  ReadoutWindow:      1000                          # In ticks
  
  PreTrigger:         100                           # [ticks] Does not do anything with padding = 0
  algo_threshold:     @local::algo_sspleadingedge

  Padding:            100                           # In ticks
  PeakTime:           0                             # 1.950
  SSP_LED_DigiTree:   true                          # To create a SSP LED trigger Ttree
  SinglePEsignal:     true                          # false for ideal XArapuca response, true for testbench
  SPEDataFile:        "fbk_deco.txt"                # Path to SPE template
  TestbenchSinglePE:  true                          # Bool to select SPE template
  
  #Parameters for Ideal SPE 
  PulseLength:          5.2
  PeakTime:             0.0260
  MaxAmplitude:         0.0594      # * VoltageToADC = 9 ADC/PE
  FrontTime:            0.013
  BackTime:             0.386
}

standard_ideal_digitizer: @local::standard_template_digitizer
standard_ideal_digitizer.TestbenchSinglePE: false

END_PROLOG
