<def f='llvm/llvm/include/llvm/CodeGen/MachineFunction.h' l='561' type='const llvm::MachineRegisterInfo &amp; llvm::MachineFunction::getRegInfo() const'/>
<use f='llvm/llvm/lib/CodeGen/AllocationOrder.cpp' l='34' u='c' c='_ZN4llvm15AllocationOrder6createEjRKNS_10VirtRegMapERKNS_17RegisterClassInfoEPKNS_13LiveRegMatrixE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CSEInfo.cpp' l='31' u='c' c='_ZN4llvm18UniqueMachineInstr7ProfileERNS_16FoldingSetNodeIDE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='174' u='c' c='_ZNK4llvm16RegisterBankInfo19getInstrMappingImplERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/ImplicitNullChecks.cpp' l='388' u='c' c='_ZN12_GLOBAL__N_118ImplicitNullChecks18isSuitableMemoryOpERKN4llvm12MachineInstrEjNS1_8ArrayRefIPS2_EE'/>
<use f='llvm/llvm/lib/CodeGen/LiveDebugVariables.cpp' l='1230' u='c' c='_ZN12_GLOBAL__N_19UserValue16rewriteLocationsERN4llvm10VirtRegMapERKNS1_15MachineFunctionERKNS1_15TargetInstrInfoERKNS1_18TargetRegisterInfoERNS1_8Den6267754'/>
<use f='llvm/llvm/lib/CodeGen/LivePhysRegs.cpp' l='174' u='c' c='_ZL18addCalleeSavedRegsRN4llvm12LivePhysRegsERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/LivePhysRegs.cpp' l='245' u='c' c='_ZN4llvm14computeLiveInsERNS_12LivePhysRegsERKNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/LivePhysRegs.cpp' l='256' u='c' c='_ZN4llvm10addLiveInsERNS_17MachineBasicBlockERKNS_12LivePhysRegsE'/>
<use f='llvm/llvm/lib/CodeGen/LivePhysRegs.cpp' l='277' u='c' c='_ZN4llvm22recomputeLivenessFlagsERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/LiveRangeCalc.cpp' l='56' u='c' c='_ZN4llvm13LiveRangeCalc5resetEPKNS_15MachineFunctionEPNS_11SlotIndexesEPNS_20MachineDominatorTreeEPNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096ELm128EEE'/>
<use f='llvm/llvm/lib/CodeGen/LiveRegUnits.cpp' l='83' u='c' c='_ZL18addCalleeSavedRegsRN4llvm12LiveRegUnitsERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/MIRParser/MIRParser.cpp' l='326' u='c' c='_ZL5isSSARKN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/MIRPrinter.cpp' l='217' u='c' c='_ZN4llvm10MIRPrinter5printERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/MIRPrinter.cpp' l='665' u='c' c='_ZN4llvm9MIPrinter5printERKNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/MIRPrinter.cpp' l='705' u='c' c='_ZN4llvm9MIPrinter5printERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/MachineBasicBlock.cpp' l='347' u='c' c='_ZNK4llvm17MachineBasicBlock5printERNS_11raw_ostreamERNS_17ModuleSlotTrackerEPKNS_11SlotIndexesEb'/>
<use f='llvm/llvm/lib/CodeGen/MachineCSE.cpp' l='268' u='c' c='_ZL31isCallerPreservedOrConstPhysRegN4llvm10MCRegisterERKNS_15MachineFunctionERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineFrameInfo.cpp' l='124' u='c' c='_ZNK4llvm16MachineFrameInfo15getPristineRegsERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='98' u='c' c='_ZL18tryToGetTargetInfoRKN4llvm12MachineInstrERPKNS_18TargetRegisterInfoERPKNS_19MachineRegisterInfoERPKNS_19TargetIntrinsicInfoERPKNS_15TargetInstrInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineOperand.cpp' l='767' u='c' c='_ZNK4llvm14MachineOperand5printERNS_11raw_ostreamERNS_17ModuleSlotTrackerENS_3LLTENS_8OptionalIjEEbbbjPKNS_18TargetRegisterInfoEPKNS_19TargetIntrinsicInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineOperand.cpp' l='782' u='c' c='_ZNK4llvm14MachineOperand5printERNS_11raw_ostreamERNS_17ModuleSlotTrackerENS_3LLTENS_8OptionalIjEEbbbjPKNS_18TargetRegisterInfoEPKNS_19TargetIntrinsicInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineStableHash.cpp' l='66' u='c' c='_ZN4llvm15stableHashValueERKNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/CodeGen/MachineTraceMetrics.cpp' l='71' u='c' c='_ZN4llvm19MachineTraceMetrics20runOnMachineFunctionERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='359' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier6verifyERKN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocPBQP.cpp' l='569' u='c' c='_ZN12_GLOBAL__N_112RegAllocPBQP24findVRegIntervalsToAllocERKN4llvm15MachineFunctionERNS1_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocPBQP.cpp' l='583' u='c' c='_ZL22isACalleeSavedRegisterN4llvm10MCRegisterERKNS_18TargetRegisterInfoERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterClassInfo.cpp' l='58' u='c' c='_ZN4llvm17RegisterClassInfo20runOnMachineFunctionERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterClassInfo.cpp' l='72' u='c' c='_ZN4llvm17RegisterClassInfo20runOnMachineFunctionERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='459' u='c' c='_ZN4llvm13CoalescerPair12setRegistersEPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='274' u='c' c='_ZN4llvm18RegPressureTracker4initEPKNS_15MachineFunctionEPKNS_17RegisterClassInfoEPKNS_13LiveIntervalsEPKNS_17MachineBasicBlockENS_26MachineInstrBundl9302404'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='325' u='c' c='_ZL13GetCostForDefRKN4llvm18ScheduleDAGSDNodes10RegDefIterEPKNS_14TargetLoweringEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoERjSD_RKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='170' u='c' c='_ZN4llvm13SplitAnalysis11analyzeUsesEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='462' u='c' c='_ZL11canFoldCopyRKN4llvm12MachineInstrEj'/>
<use f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='707' u='c' c='_ZNK4llvm15TargetInstrInfo23hasReassociableOperandsERKNS_12MachineInstrEPKNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='725' u='c' c='_ZNK4llvm15TargetInstrInfo22hasReassociableSiblingERKNS_12MachineInstrERb'/>
<use f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='924' u='c' c='_ZNK4llvm15TargetInstrInfo40isReallyTriviallyReMaterializableGenericERKNS_12MachineInstrEPNS_9AAResultsE'/>
<use f='llvm/llvm/lib/CodeGen/TargetLoweringBase.cpp' l='2253' u='c' c='_ZNK4llvm18TargetLoweringBase14shouldLocalizeERKNS_12MachineInstrEPKNS_19TargetTransformInfoE'/>
<use f='llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp' l='71' u='c' c='_ZNK4llvm18TargetRegisterInfo27shouldRegionSplitForVirtRegERKNS_15MachineFunctionERKNS_12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp' l='407' u='c' c='_ZNK4llvm18TargetRegisterInfo21getRegAllocationHintsENS_8RegisterENS_8ArrayRefItEERNS_15SmallVectorImplItEERKNS_15MachineFunctionEPKNS_10VirtRegMapEPKNS_13LiveRegMatrixE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='614' u='c' c='_ZNK4llvm16AArch64InstrInfo15canInsertSelectERKNS_17MachineBasicBlockENS_8ArrayRefINS_14MachineOperandEEENS_8RegisterES7_S7_RiS8_S8_'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenGlobalISel.inc' l='1120' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector18testMIPredicate_MIEjRKN4llvm12MachineInstrERKSt5arrayIPKNS1_14MachineOperandELm3EE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='569' u='c' c='_ZL14getImmedFromMORKN4llvm14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='5871' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector14renderTruncImmERN4llvm19MachineInstrBuilderERKNS1_12MachineInstrEi'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='5908' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector7isDef32ERKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64RegisterBankInfo.cpp' l='282' u='c' c='_ZNK4llvm23AArch64RegisterBankInfo27getInstrAlternativeMappingsERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64RegisterBankInfo.cpp' l='431' u='c' c='_ZNK4llvm23AArch64RegisterBankInfo28getSameKindOfOperandsMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64RegisterBankInfo.cpp' l='551' u='c' c='_ZNK4llvm23AArch64RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='699' u='c' c='_ZNK4llvm11SIInstrInfo10isVGPRCopyERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='705' u='c' c='_ZNK4llvm11SIInstrInfo11hasVGPRUsesERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUAsmPrinter.cpp' l='634' u='c' c='_ZNK4llvm16AMDGPUAsmPrinter20analyzeResourceUsageERKNS_15MachineFunctionE'/>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenGlobalISel.inc' l='630' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector18testMIPredicate_MIEjRKNS_12MachineInstrERKSt5arrayIPKNS_14MachineOperandELm3EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUMacroFusion.cpp' l='44' u='c' c='_ZN12_GLOBAL__N_122shouldScheduleAdjacentERKN4llvm15TargetInstrInfoERKNS0_19TargetSubtargetInfoEPKNS0_12MachineInstrERS8_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='464' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo27getInstrAlternativeMappingsERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='3172' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo13isSALUMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='3188' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo20getDefaultMappingSOPERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='3206' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo20getDefaultMappingVOPERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='3230' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo24getDefaultMappingAllVGPRERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='3309' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo22getInstrMappingForLoadERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='3399' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.h' l='245' u='c' c='_ZN4llvm16getLiveRegsAfterERKNS_12MachineInstrERKNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.h' l='251' u='c' c='_ZN4llvm17getLiveRegsBeforeERKNS_12MachineInstrERKNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp' l='35' u='c' c='_ZN4llvm19GCNHazardRecognizerC1ERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp' l='606' u='c' c='_ZN4llvm19GCNHazardRecognizer16checkVMEMHazardsEPNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp' l='628' u='c' c='_ZN4llvm19GCNHazardRecognizer15checkDPPHazardsEPNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp' l='763' u='c' c='_ZN4llvm19GCNHazardRecognizer16checkVALUHazardsEPNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp' l='785' u='c' c='_ZN4llvm19GCNHazardRecognizer21checkInlineAsmHazardsEPNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp' l='802' u='c' c='_ZN4llvm19GCNHazardRecognizer18checkRWLaneHazardsEPNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp' l='1210' u='c' c='_ZN4llvm19GCNHazardRecognizer15checkMAIHazardsEPNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp' l='1230' u='c' c='_ZN4llvm19GCNHazardRecognizer15checkMAIHazardsEPNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp' l='1367' u='c' c='_ZN4llvm19GCNHazardRecognizer19checkMAILdStHazardsEPNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='277' u='c' c='_ZN4llvm12GCNRPTracker5resetERKNS_12MachineInstrEPKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS5_EEEEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='339' u='c' c='_ZN4llvm20GCNDownwardRPTracker5resetERKNS_12MachineInstrEPKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS5_EEEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='1158' u='c' c='_ZNK4llvm13R600InstrInfo21getIndirectIndexBeginERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp' l='129' u='c' c='_ZL17hasVectorOperandsRKN4llvm12MachineInstrEPKNS_14SIRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='2438' u='c' c='_ZNK4llvm11SIInstrInfo15canInsertSelectERKNS_17MachineBasicBlockENS_8ArrayRefINS_14MachineOperandEEENS_8RegisterES7_S7_RiS8_S8_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='2453' u='c' c='_ZNK4llvm11SIInstrInfo15canInsertSelectERKNS_17MachineBasicBlockENS_8ArrayRefINS_14MachineOperandEEENS_8RegisterES7_S7_RiS8_S8_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='2960' u='c' c='_ZL14getFoldableImmPKN4llvm14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='3623' u='c' c='_ZNK4llvm11SIInstrInfo17verifyInstructionERKNS_12MachineInstrERNS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4210' u='c' c='_ZNK4llvm11SIInstrInfo9getVALUOpERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4281' u='c' c='_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4424' u='c' c='_ZNK4llvm11SIInstrInfo14isOperandLegalERKNS_12MachineInstrEjPKNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='6555' u='c' c='_ZNK4llvm11SIInstrInfo12findUsedSGPRERKNS_12MachineInstrEPi'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIPreEmitPeephole.cpp' l='212' u='c' c='_ZNK12_GLOBAL__N_117SIPreEmitPeephole14optimizeSetGPRERN4llvm12MachineInstrES3_'/>
<use f='llvm/llvm/lib/Target/ARM/ARMAsmPrinter.cpp' l='1091' u='c' c='_ZN4llvm13ARMAsmPrinter24EmitUnwindingInstructionEPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp' l='322' u='c' c='_ZNK4llvm19ARMBaseRegisterInfo21getRegAllocationHintsENS_8RegisterENS_8ArrayRefItEERNS_15SmallVectorImplItEERKNS_15MachineFunctionEPKNS_10VirtRegMapEPKNS_13LiveRegMatrixE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp' l='436' u='c' c='_ZNK4llvm19ARMBaseRegisterInfo15canRealignStackERKNS_15MachineFunctionE'/>
<use f='llvm/build/lib/Target/ARM/ARMGenGlobalISel.inc' l='855' u='c' c='_ZNK12_GLOBAL__N_122ARMInstructionSelector18testMIPredicate_MIEjRKN4llvm12MachineInstrERKSt5arrayIPKNS1_14MachineOperandELm3EE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp' l='230' u='c' c='_ZNK4llvm19ARMRegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/build/lib/Target/Mips/MipsGenGlobalISel.inc' l='638' u='c' c='_ZNK12_GLOBAL__N_123MipsInstructionSelector18testMIPredicate_MIEjRKN4llvm12MachineInstrERKSt5arrayIPKNS1_14MachineOperandELm3EE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp' l='208' u='c' c='_ZNK4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer18skipCopiesOutgoingEPNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp' l='222' u='c' c='_ZNK4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer18skipCopiesIncomingEPNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp' l='235' u='c' c='_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainerC1EPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp' l='369' u='c' c='_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF35setTypesAccordingToPhysicalRegisterEPKNS_12MachineInstrES4_j'/>
<use f='llvm/llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp' l='435' u='c' c='_ZNK4llvm20MipsRegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsRegisterInfo.cpp' l='310' u='c' c='_ZNK4llvm16MipsRegisterInfo15canRealignStackERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsRegisterInfo.cpp' l='320' u='c' c='_ZNK4llvm16MipsRegisterInfo15canRealignStackERKNS_15MachineFunctionE'/>
<use f='llvm/build/lib/Target/PowerPC/PPCGenGlobalISel.inc' l='312' u='c' c='_ZNK12_GLOBAL__N_122PPCInstructionSelector18testMIPredicate_MIEjRKN4llvm12MachineInstrERKSt5arrayIPKNS1_14MachineOperandELm3EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCFrameLowering.cpp' l='276' u='c' c='_ZL10MustSaveLRRKN4llvm15MachineFunctionEj'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCFrameLowering.cpp' l='277' u='c' c='_ZL10MustSaveLRRKN4llvm15MachineFunctionEj'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='182' u='c' c='_ZNK4llvm12PPCInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEjS6_j'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='1540' u='c' c='_ZNK4llvm12PPCInstrInfo15canInsertSelectERKNS_17MachineBasicBlockENS_8ArrayRefINS_14MachineOperandEEENS_8RegisterES7_S7_RiS8_S8_'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='4354' u='c' c='_ZNK4llvm12PPCInstrInfo25isRegElgibleForForwardingERKNS_14MachineOperandERKNS_12MachineInstrES6_bRb'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='5173' u='c' c='_ZNK4llvm12PPCInstrInfo20isSignOrZeroExtendedERKNS_12MachineInstrEbj'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='5193' u='c' c='_ZNK4llvm12PPCInstrInfo20isSignOrZeroExtendedERKNS_12MachineInstrEbj'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCRegisterInfo.cpp' l='180' u='c' c='_ZNK4llvm15PPCRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenGlobalISel.inc' l='404' u='c' c='_ZNK12_GLOBAL__N_124RISCVInstructionSelector18testMIPredicate_MIEjRKN4llvm12MachineInstrERKSt5arrayIPKNS1_14MachineOperandELm3EE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp' l='546' u='c' c='_ZNK4llvm16SystemZInstrInfo15canInsertSelectERKNS_17MachineBasicBlockENS_8ArrayRefINS_14MachineOperandEEENS_8RegisterES7_S7_RiS8_S8_'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZRegisterInfo.cpp' l='80' u='c' c='_ZNK4llvm19SystemZRegisterInfo21getRegAllocationHintsENS_8RegisterENS_8ArrayRefItEERNS_15SmallVectorImplItEERKNS_15MachineFunctionEPKNS_10VirtRegMapEPKNS_13LiveRegMatrixE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyMCInstLower.cpp' l='248' u='c' c='_ZNK4llvm22WebAssemblyMCInstLower5lowerEPKNS_12MachineInstrERNS_6MCInstE'/>
<use f='llvm/llvm/lib/Target/X86/X86FrameLowering.cpp' l='2428' u='c' c='_ZNK4llvm16X86FrameLowering25spillCalleeSavedRegistersERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8ArrayRefINS13780318'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='1096' u='c' c='_ZNK4llvm12X86InstrInfo33isReallyTriviallyReMaterializableERKNS_12MachineInstrEPNS_9AAResultsE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='1116' u='c' c='_ZNK4llvm12X86InstrInfo33isReallyTriviallyReMaterializableERKNS_12MachineInstrEPNS_9AAResultsE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='3320' u='c' c='_ZNK4llvm12X86InstrInfo15canInsertSelectERKNS_17MachineBasicBlockENS_8ArrayRefINS_14MachineOperandEEENS_8RegisterES7_S7_RiS8_S8_'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='5758' u='c' c='_ZL32isNonFoldablePartialRegisterLoadRKN4llvm12MachineInstrES2_RKNS_15MachineFunctionE'/>
<use f='llvm/build/lib/Target/X86/X86GenGlobalISel.inc' l='826' u='c' c='_ZNK12_GLOBAL__N_122X86InstructionSelector18testMIPredicate_MIEjRKN4llvm12MachineInstrERKSt5arrayIPKNS1_14MachineOperandELm3EE'/>
<use f='llvm/llvm/lib/Target/X86/X86MachineFunctionInfo.cpp' l='23' u='c' c='_ZN4llvm22X86MachineFunctionInfo21setRestoreBasePointerEPKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterBankInfo.cpp' l='148' u='c' c='_ZNK4llvm19X86RegisterBankInfo22getSameOperandsMappingERKNS_12MachineInstrEb'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterBankInfo.cpp' l='164' u='c' c='_ZNK4llvm19X86RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterBankInfo.cpp' l='283' u='c' c='_ZNK4llvm19X86RegisterBankInfo27getInstrAlternativeMappingsERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterInfo.cpp' l='655' u='c' c='_ZNK4llvm15X86RegisterInfo15canRealignStackERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterInfo.cpp' l='891' u='c' c='_ZNK4llvm15X86RegisterInfo21getRegAllocationHintsENS_8RegisterENS_8ArrayRefItEERNS_15SmallVectorImplItEERKNS_15MachineFunctionEPKNS_10VirtRegMapEPKNS_13LiveRegMatrixE'/>
