

================================================================
== Vivado HLS Report for 'AddWeighted'
================================================================
* Date:           Wed Jun 26 10:06:03 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        sobel_hls
* Solution:       solution4
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.454|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |    1|  942481|    1|  942481|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+--------+----------+-----------+-----------+----------+----------+
        |               |    Latency   | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name   | min |   max  |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------+-----+--------+----------+-----------+-----------+----------+----------+
        |- loop_height  |    0|  942480| 3 ~ 1309 |          -|          -|  0 ~ 720 |    no    |
        | + loop_width  |    0|    1306|        28|          1|          1| 0 ~ 1280 |    yes   |
        +---------------+-----+--------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   1433|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     28|    2348|   4744|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    144|
|Register         |        0|      -|    1192|    128|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     28|    3540|   6449|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     12|       3|     12|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+------+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF |  LUT |
    +--------------------------+----------------------+---------+-------+-----+------+
    |sobel_hls_dadd_64rcU_U76  |sobel_hls_dadd_64rcU  |        0|      3|  445|  1149|
    |sobel_hls_dadd_64rcU_U77  |sobel_hls_dadd_64rcU  |        0|      3|  445|  1149|
    |sobel_hls_dmul_64sc4_U78  |sobel_hls_dmul_64sc4  |        0|     11|  317|   578|
    |sobel_hls_dmul_64sc4_U79  |sobel_hls_dmul_64sc4  |        0|     11|  317|   578|
    |sobel_hls_uitodp_tde_U80  |sobel_hls_uitodp_tde  |        0|      0|  412|   645|
    |sobel_hls_uitodp_tde_U81  |sobel_hls_uitodp_tde  |        0|      0|  412|   645|
    +--------------------------+----------------------+---------+-------+-----+------+
    |Total                     |                      |        0|     28| 2348|  4744|
    +--------------------------+----------------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+-----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+-----+------------+------------+
    |i_V_fu_315_p2                       |     +    |      0|  0|   39|          32|           1|
    |j_V_fu_326_p2                       |     +    |      0|  0|   39|          32|           1|
    |p_Val2_18_fu_552_p2                 |     +    |      0|  0|   15|           8|           8|
    |pos1_fu_615_p2                      |     +    |      0|  0|   12|           4|          12|
    |pos2_fu_624_p2                      |     +    |      0|  0|   12|           4|          12|
    |tmp_18_i_fu_516_p2                  |     +    |      0|  0|   12|           2|          12|
    |F2_fu_409_p2                        |     -    |      0|  0|   12|          11|          12|
    |man_V_1_fu_397_p2                   |     -    |      0|  0|   61|           1|          54|
    |tmp_5_i_fu_421_p2                   |     -    |      0|  0|   12|           1|          12|
    |Range1_all_ones_1_fu_673_p2         |    and   |      0|  0|    2|           1|           1|
    |Range1_all_ones_2_i_fu_888_p2       |    and   |      0|  0|    2|           1|           1|
    |Range1_all_ones_fu_828_p2           |    and   |      0|  0|    2|           1|           1|
    |ap_block_state30_pp0_stage0_iter27  |    and   |      0|  0|    2|           1|           1|
    |brmerge_i_not_i_fu_947_p2           |    and   |      0|  0|    2|           1|           1|
    |carry_1_i_i_fu_609_p2               |    and   |      0|  0|    2|           1|           1|
    |or_cond173_i_i_fu_801_p2            |    and   |      0|  0|    2|           1|           1|
    |or_cond175_i_i_fu_824_p2            |    and   |      0|  0|    2|           1|           1|
    |p_180_i_i_fu_843_p2                 |    and   |      0|  0|    2|           1|           1|
    |sel_tmp13_i_fu_775_p2               |    and   |      0|  0|    2|           1|           1|
    |sel_tmp2_i_fu_577_p2                |    and   |      0|  0|    2|           1|           1|
    |sel_tmp34_i_fu_727_p2               |    and   |      0|  0|    2|           1|           1|
    |sel_tmp3_i_fu_582_p2                |    and   |      0|  0|    2|           1|           1|
    |sel_tmp46_i_fu_910_p2               |    and   |      0|  0|    2|           1|           1|
    |sel_tmp47_i_fu_915_p2               |    and   |      0|  0|    2|           1|           1|
    |sel_tmp50_i_demorgan_fu_970_p2      |    and   |      0|  0|    2|           1|           1|
    |sel_tmp51_i_fu_980_p2               |    and   |      0|  0|    2|           1|           1|
    |sel_tmp56_i_fu_1014_p2              |    and   |      0|  0|    2|           1|           1|
    |sel_tmp8_i_fu_758_p2                |    and   |      0|  0|    2|           1|           1|
    |tmp1_fu_603_p2                      |    and   |      0|  0|    2|           1|           1|
    |tmp2_fu_667_p2                      |    and   |      0|  0|    2|           1|           1|
    |tmp3_fu_904_p2                      |    and   |      0|  0|    2|           1|           1|
    |tmp_demorgan_i_fu_938_p2            |    and   |      0|  0|    2|           1|           1|
    |tmp_13_i_fu_479_p2                  |   ashr   |      0|  0|  162|          54|          54|
    |tmp_24_i_fu_657_p2                  |   ashr   |      0|  0|  162|          54|          54|
    |Range1_all_zeros_1_fu_709_p2        |   icmp   |      0|  0|   29|          54|           1|
    |Range2_all_ones_fu_811_p2           |   icmp   |      0|  0|   29|          54|          54|
    |exitcond4_i_i_fu_310_p2             |   icmp   |      0|  0|   18|          32|          32|
    |exitcond_i_i_fu_321_p2              |   icmp   |      0|  0|   18|          32|          32|
    |icmp_fu_457_p2                      |   icmp   |      0|  0|   13|           9|           1|
    |tmp_17_i_fu_511_p2                  |   icmp   |      0|  0|   13|          12|           6|
    |tmp_1_i_fu_415_p2                   |   icmp   |      0|  0|   13|          12|           1|
    |tmp_21_i_fu_633_p2                  |   icmp   |      0|  0|   13|          12|           6|
    |tmp_26_i_fu_687_p2                  |   icmp   |      0|  0|   13|          12|           6|
    |tmp_28_i_fu_833_p2                  |   icmp   |      0|  0|   29|          54|           1|
    |tmp_30_i_fu_703_p2                  |   icmp   |      0|  0|   13|          12|           6|
    |tmp_6_i_fu_435_p2                   |   icmp   |      0|  0|   13|          11|          11|
    |tmp_9_i_fu_441_p2                   |   icmp   |      0|  0|   13|          12|           6|
    |tmp_i_fu_403_p2                     |   icmp   |      0|  0|   29|          63|           1|
    |tmp_i_i_i_i_111_fu_363_p2           |   icmp   |      0|  0|   29|          52|           1|
    |tmp_i_i_i_i_fu_357_p2               |   icmp   |      0|  0|   13|          11|           2|
    |Range2_V_1_fu_697_p2                |   lshr   |      0|  0|  162|          54|          54|
    |r_V_fu_806_p2                       |   lshr   |      0|  0|  162|           2|          54|
    |ap_block_pp0_stage0_01001           |    or    |      0|  0|    2|           1|           1|
    |ap_block_state1                     |    or    |      0|  0|    2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1    |    or    |      0|  0|    2|           1|           1|
    |brmerge_i_fu_957_p2                 |    or    |      0|  0|    2|           1|           1|
    |not_sel_tmp28_i_fu_597_p2           |    or    |      0|  0|    2|           1|           1|
    |p_177_i_i_fu_849_p2                 |    or    |      0|  0|    2|           1|           1|
    |p_179_demorgan_i_i_fu_932_p2        |    or    |      0|  0|    2|           1|           1|
    |sel_tmp12_demorgan_i_fu_588_p2      |    or    |      0|  0|    2|           1|           1|
    |sel_tmp33_i_fu_721_p2               |    or    |      0|  0|    2|           1|           1|
    |sel_tmp55_demorgan_i_fu_1003_p2     |    or    |      0|  0|    2|           1|           1|
    |tmp4_fu_927_p2                      |    or    |      0|  0|    2|           1|           1|
    |tmp_40_fu_991_p2                    |    or    |      0|  0|    2|           1|           1|
    |tmp_s_fu_985_p2                     |    or    |      0|  0|    2|           1|           1|
    |F2_2_fu_427_p3                      |  select  |      0|  0|   12|           1|          12|
    |Range1_all_ones_2_i_s_fu_858_p3     |  select  |      0|  0|    2|           1|           1|
    |Range1_all_zeros_2_i_fu_873_p3      |  select  |      0|  0|    2|           1|           1|
    |Range2_all_ones_1_i_s_fu_816_p3     |  select  |      0|  0|    2|           1|           1|
    |deleted_zeros_fu_881_p3             |  select  |      0|  0|    2|           1|           1|
    |dst_data_stream_V_din               |  select  |      0|  0|    8|           1|           8|
    |p_Val2_11_0_i_mux_i_fu_963_p3       |  select  |      0|  0|    8|           1|           8|
    |p_Val2_17_fu_504_p3                 |  select  |      0|  0|    8|           1|           8|
    |p_Val2_19_fu_780_p3                 |  select  |      0|  0|    8|           1|           8|
    |p_Val2_s_fu_463_p3                  |  select  |      0|  0|   54|           1|          54|
    |qb_fu_533_p3                        |  select  |      0|  0|    2|           1|           1|
    |sel_tmp35_i_fu_853_p3               |  select  |      0|  0|    2|           1|           1|
    |sel_tmp39_i_fu_866_p3               |  select  |      0|  0|    2|           1|           1|
    |sel_tmp4_i_fu_747_p3                |  select  |      0|  0|    8|           1|           8|
    |sel_tmp52_i_fu_996_p3               |  select  |      0|  0|    8|           1|           1|
    |sel_tmp9_i_fu_763_p3                |  select  |      0|  0|    8|           1|           8|
    |sel_tmp_i_fu_741_p3                 |  select  |      0|  0|    8|           1|           8|
    |tmp_15_i_fu_496_p3                  |  select  |      0|  0|    2|           1|           2|
    |underflow_fu_919_p3                 |  select  |      0|  0|    2|           1|           1|
    |tmp_16_i_fu_736_p2                  |    shl   |      0|  0|   19|           8|           8|
    |Range1_all_zeros_fu_838_p2          |    xor   |      0|  0|    2|           2|           1|
    |ap_enable_pp0                       |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|  0|    2|           2|           1|
    |p_179_demorgan_i_not_s_fu_952_p2    |    xor   |      0|  0|    2|           1|           2|
    |rev4_fu_647_p2                      |    xor   |      0|  0|    2|           1|           2|
    |rev5_fu_796_p2                      |    xor   |      0|  0|    2|           1|           2|
    |rev_fu_566_p2                       |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp12_i_fu_770_p2               |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp1_i_fu_572_p2                |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp41_i_fu_899_p2               |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp50_i_fu_974_p2               |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp55_i_fu_1008_p2              |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp7_i_fu_753_p2                |    xor   |      0|  0|    2|           1|           2|
    |tmp_11_not_i_fu_592_p2              |    xor   |      0|  0|    2|           1|           2|
    |tmp_26_i_not_fu_715_p2              |    xor   |      0|  0|    2|           1|           2|
    |tmp_31_i_fu_893_p2                  |    xor   |      0|  0|    2|           2|           1|
    |underflow_not_i_fu_942_p2           |    xor   |      0|  0|    2|           1|           2|
    +------------------------------------+----------+-------+---+-----+------------+------------+
    |Total                               |          |      0|  0| 1433|         786|         715|
    +------------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  27|          5|    1|          5|
    |ap_done                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter27  |   9|          2|    1|          2|
    |dst_cols_V_blk_n          |   9|          2|    1|          2|
    |dst_cols_V_out_blk_n      |   9|          2|    1|          2|
    |dst_data_stream_V_blk_n   |   9|          2|    1|          2|
    |dst_rows_V_blk_n          |   9|          2|    1|          2|
    |dst_rows_V_out_blk_n      |   9|          2|    1|          2|
    |real_start                |   9|          2|    1|          2|
    |src1_data_stream_V_blk_n  |   9|          2|    1|          2|
    |src2_data_stream_V_blk_n  |   9|          2|    1|          2|
    |t_V_4_reg_266             |   9|          2|   32|         64|
    |t_V_reg_255               |   9|          2|   32|         64|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 144|         31|   76|        155|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |F2_2_reg_1163                       |  12|   0|   12|          0|
    |F2_2_reg_1163_pp0_iter25_reg        |  12|   0|   12|          0|
    |F2_reg_1149                         |  12|   0|   12|          0|
    |Range1_all_ones_1_reg_1238          |   1|   0|    1|          0|
    |Range1_all_zeros_1_reg_1267         |   1|   0|    1|          0|
    |Range2_V_1_reg_1261                 |  54|   0|   54|          0|
    |ap_CS_fsm                           |   4|   0|    4|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9             |   1|   0|    1|          0|
    |carry_1_i_i_reg_1219                |   1|   0|    1|          0|
    |cols_V_reg_1034                     |  32|   0|   32|          0|
    |exitcond_i_i_reg_1048               |   1|   0|    1|          0|
    |i_V_reg_1043                        |  32|   0|   32|          0|
    |icmp_reg_1181                       |   1|   0|    1|          0|
    |icmp_reg_1181_pp0_iter25_reg        |   1|   0|    1|          0|
    |man_V_1_reg_1138                    |  54|   0|   54|          0|
    |p_179_demorgan_i_i_reg_1290         |   1|   0|    1|          0|
    |p_Result_7_reg_1124                 |   1|   0|    1|          0|
    |p_Result_7_reg_1124_pp0_iter25_reg  |   1|   0|    1|          0|
    |p_Result_8_reg_1133                 |  52|   0|   54|          2|
    |p_Result_9_reg_1193                 |   1|   0|    1|          0|
    |p_Val2_16_reg_1107                  |  64|   0|   64|          0|
    |p_Val2_18_reg_1198                  |   8|   0|    8|          0|
    |p_Val2_19_reg_1278                  |   8|   0|    8|          0|
    |rev4_reg_1231                       |   1|   0|    1|          0|
    |rows_V_reg_1029                     |  32|   0|   32|          0|
    |sel_tmp12_demorgan_i_reg_1214       |   1|   0|    1|          0|
    |sel_tmp2_i_reg_1204                 |   1|   0|    1|          0|
    |sel_tmp34_i_reg_1272                |   1|   0|    1|          0|
    |sel_tmp3_i_reg_1209                 |   1|   0|    1|          0|
    |start_once_reg                      |   1|   0|    1|          0|
    |sum_reg_1102                        |  64|   0|   64|          0|
    |t1_reg_1087                         |  64|   0|   64|          0|
    |t2_reg_1092                         |  64|   0|   64|          0|
    |t_V_4_reg_266                       |  32|   0|   32|          0|
    |t_V_reg_255                         |  32|   0|   32|          0|
    |tmp_101_reg_1245                    |   1|   0|    1|          0|
    |tmp_1_i_reg_1157                    |   1|   0|    1|          0|
    |tmp_21_i_reg_1225                   |   1|   0|    1|          0|
    |tmp_26_i_reg_1250                   |   1|   0|    1|          0|
    |tmp_27_i_reg_1256                   |  32|   0|   54|         22|
    |tmp_43_i_i_reg_1082                 |  64|   0|   64|          0|
    |tmp_44_i_i_reg_1097                 |  64|   0|   64|          0|
    |tmp_6_i_reg_1169                    |   1|   0|    1|          0|
    |tmp_6_i_reg_1169_pp0_iter25_reg     |   1|   0|    1|          0|
    |tmp_87_reg_1062                     |   8|   0|    8|          0|
    |tmp_92_reg_1187                     |   8|   0|    8|          0|
    |tmp_9_i_reg_1176                    |   1|   0|    1|          0|
    |tmp_i_i_110_reg_1077                |  64|   0|   64|          0|
    |tmp_i_i_i_i_111_reg_1118            |   1|   0|    1|          0|
    |tmp_i_i_i_i_reg_1112                |   1|   0|    1|          0|
    |tmp_i_reg_1143                      |   1|   0|    1|          0|
    |tmp_reg_1057                        |   8|   0|    8|          0|
    |underflow_reg_1284                  |   1|   0|    1|          0|
    |exitcond_i_i_reg_1048               |  64|  32|    1|          0|
    |tmp_i_i_i_i_111_reg_1118            |  64|  32|    1|          0|
    |tmp_i_i_i_i_reg_1112                |  64|  32|    1|          0|
    |tmp_i_reg_1143                      |  64|  32|    1|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |1192| 128|  964|         24|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+----------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |     AddWeighted    | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |     AddWeighted    | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |     AddWeighted    | return value |
|start_full_n                |  in |    1| ap_ctrl_hs |     AddWeighted    | return value |
|ap_done                     | out |    1| ap_ctrl_hs |     AddWeighted    | return value |
|ap_continue                 |  in |    1| ap_ctrl_hs |     AddWeighted    | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |     AddWeighted    | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |     AddWeighted    | return value |
|start_out                   | out |    1| ap_ctrl_hs |     AddWeighted    | return value |
|start_write                 | out |    1| ap_ctrl_hs |     AddWeighted    | return value |
|src1_data_stream_V_dout     |  in |    8|   ap_fifo  | src1_data_stream_V |    pointer   |
|src1_data_stream_V_empty_n  |  in |    1|   ap_fifo  | src1_data_stream_V |    pointer   |
|src1_data_stream_V_read     | out |    1|   ap_fifo  | src1_data_stream_V |    pointer   |
|src2_data_stream_V_dout     |  in |    8|   ap_fifo  | src2_data_stream_V |    pointer   |
|src2_data_stream_V_empty_n  |  in |    1|   ap_fifo  | src2_data_stream_V |    pointer   |
|src2_data_stream_V_read     | out |    1|   ap_fifo  | src2_data_stream_V |    pointer   |
|dst_rows_V_dout             |  in |   11|   ap_fifo  |     dst_rows_V     |    pointer   |
|dst_rows_V_empty_n          |  in |    1|   ap_fifo  |     dst_rows_V     |    pointer   |
|dst_rows_V_read             | out |    1|   ap_fifo  |     dst_rows_V     |    pointer   |
|dst_cols_V_dout             |  in |   12|   ap_fifo  |     dst_cols_V     |    pointer   |
|dst_cols_V_empty_n          |  in |    1|   ap_fifo  |     dst_cols_V     |    pointer   |
|dst_cols_V_read             | out |    1|   ap_fifo  |     dst_cols_V     |    pointer   |
|dst_data_stream_V_din       | out |    8|   ap_fifo  |  dst_data_stream_V |    pointer   |
|dst_data_stream_V_full_n    |  in |    1|   ap_fifo  |  dst_data_stream_V |    pointer   |
|dst_data_stream_V_write     | out |    1|   ap_fifo  |  dst_data_stream_V |    pointer   |
|dst_rows_V_out_din          | out |   11|   ap_fifo  |   dst_rows_V_out   |    pointer   |
|dst_rows_V_out_full_n       |  in |    1|   ap_fifo  |   dst_rows_V_out   |    pointer   |
|dst_rows_V_out_write        | out |    1|   ap_fifo  |   dst_rows_V_out   |    pointer   |
|dst_cols_V_out_din          | out |   12|   ap_fifo  |   dst_cols_V_out   |    pointer   |
|dst_cols_V_out_full_n       |  in |    1|   ap_fifo  |   dst_cols_V_out   |    pointer   |
|dst_cols_V_out_write        | out |    1|   ap_fifo  |   dst_cols_V_out   |    pointer   |
+----------------------------+-----+-----+------------+--------------------+--------------+

