/home/rsunketa/OpenFPGA/build/yosys/bin/yosys yosys.ys

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.41+101 (git sha1 c71262f66, g++ 13.3.1 -fPIC -Os)

-- Executing script file `yosys.ys' --

1. Executing Verilog-2005 frontend: ./benchmark/noc_bench.v
Parsing Verilog input from `./benchmark/noc_bench.v' to AST representation.
Warning: Literal has a width of 2 bit, but value requires 8 bit. (./benchmark/noc_bench.v:441)
Warning: Literal has a width of 2 bit, but value requires 8 bit. (./benchmark/noc_bench.v:511)
Warning: Literal has a width of 2 bit, but value requires 8 bit. (./benchmark/noc_bench.v:581)
Warning: Literal has a width of 2 bit, but value requires 8 bit. (./benchmark/noc_bench.v:651)
Warning: Literal has a width of 2 bit, but value requires 8 bit. (./benchmark/noc_bench.v:721)
Warning: Literal has a width of 2 bit, but value requires 8 bit. (./benchmark/noc_bench.v:791)
Warning: Literal has a width of 2 bit, but value requires 8 bit. (./benchmark/noc_bench.v:861)
Warning: Literal has a width of 2 bit, but value requires 8 bit. (./benchmark/noc_bench.v:931)
Warning: Literal has a width of 2 bit, but value requires 8 bit. (./benchmark/noc_bench.v:1001)
Generating RTLIL representation for module `\noc'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /home/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/verilog-files/dummy_router3.v
Parsing Verilog input from `/home/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/verilog-files/dummy_router3.v' to AST representation.
Generating RTLIL representation for module `\router'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \noc

3.2. Analyzing design hierarchy..
Top module:  \noc
Removed 0 unused modules.

4. Executing TECHMAP pass (map to technology primitives).

4.1. Executing Verilog-2005 frontend: /home/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/verilog-files/router2router_slice.v
Parsing Verilog input from `/home/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/verilog-files/router2router_slice.v' to AST representation.
Generating RTLIL representation for module `\router'.
Successfully finished Verilog frontend.

4.2. Continuing TECHMAP pass.
Using template router for cells of type router.
No more expansions possible.
<suppressed ~49 debug messages>

5. Executing BLIF backend.

Warnings: 9 unique messages, 9 total
End of script. Logfile hash: c06e3a153b, CPU: user 0.05s system 0.00s, MEM: 25.45 MB peak
Yosys 0.41+101 (git sha1 c71262f66, g++ 13.3.1 -fPIC -Os)
Time spent: 70% 1x techmap (0 sec), 23% 5x read_verilog (0 sec), ...
0