# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running v++
Environment variables :
------------------------------------------
SHELL=/bin/bash
SESSION_MANAGER=local/edci-pmem-worker-2:@/tmp/.ICE-unix/1627,unix/edci-pmem-worker-2:/tmp/.ICE-unix/1627
QT_ACCESSIBILITY=1
XDG_CONFIG_DIRS=/etc/xdg/xdg-ubuntu:/etc/xdg
XDG_MENU_PREFIX=gnome-
RDI_APPROOT=/home/edci/Xilinx/Vitis/2021.1
RDI_JAVA_PLATFORM=
LANGUAGE=en_US:en
FREETYPE_PROPERTIES=truetype:interpreter-version=35
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
RDI_BINROOT=/home/edci/Xilinx/Vitis/2021.1/bin
LC_ADDRESS=lzh_TW
XILINX_VIVADO=/home/edci/Xilinx/Vivado/2021.1
GNOME_SHELL_SESSION_MODE=ubuntu
LC_NAME=lzh_TW
SSH_AUTH_SOCK=/run/user/1000/keyring/ssh
RDI_OPT_EXT=.o
RDI_INSTALLVER=2021.1
RDI_INSTALLROOT=/home/edci/Xilinx
LIBOVERLAY_SCROLLBAR=0
RDI_PATCHROOT=
XMODIFIERS=@im=ibus
DESKTOP_SESSION=ubuntu
LC_MONETARY=lzh_TW
SSH_AGENT_PID=1483
XILINX_XRT=/opt/xilinx/xrt
GDK_CORE_DEVICE_EVENTS=1
GTK_MODULES=gail:atk-bridge
XIL_NO_OVERRIDE=0
RDI_LIBDIR=/home/edci/Xilinx/Vitis/2021.1/lib/lnx64.o/Ubuntu:/home/edci/Xilinx/Vitis/2021.1/lib/lnx64.o
PWD=/home/edci/workspace/SQA_kernels/Hardware
LOGNAME=edci
XDG_SESSION_DESKTOP=ubuntu
XDG_SESSION_TYPE=x11
_RDI_DONT_SET_XILINX_AS_PATH=True
GPG_AGENT_INFO=/run/user/1000/gnupg/S.gpg-agent:0:1
XAUTHORITY=/run/user/1000/gdm/Xauthority
RDI_PREPEND_PATH=/home/edci/Xilinx/Vitis/2021.1/bin:/home/edci/Xilinx/Vitis/2021.1/bin
XILINX_DSP=
GJS_DEBUG_TOPICS=JS ERROR;JS LOG
WINDOWPATH=2
HOME=/home/edci
USERNAME=edci
IM_CONFIG_PHASE=1
SYNTH_COMMON=/home/edci/Xilinx/Vitis/2021.1/scripts/rt/data
LANG=en_US.UTF-8
LC_PAPER=lzh_TW
XDG_CURRENT_DESKTOP=ubuntu:GNOME
XILINX_HLS=/home/edci/Xilinx/Vitis_HLS/2021.1
HDI_PROCESSOR=x86_64
RDI_BUILD=yes
XILINX_RS_SESSION=24af1bd0-be25-47c9-ac45-abfae77a5540
RDI_PROG=/home/edci/Xilinx/Vitis/2021.1/bin/unwrapped/lnx64.o/v++
INVOCATION_ID=3c2e8274eb474331bfa77e2c37f97e82
MANAGERPID=1164
RT_TCL_PATH=/home/edci/Xilinx/Vitis/2021.1/scripts/rt/base_tcl/tcl
MFLAGS=-j16 --jobserver-auth=3,4
GJS_DEBUG_OUTPUT=stderr
XILINX_SDK=/home/edci/Xilinx/Vitis/2021.1
MAKEFLAGS= -j16 --jobserver-auth=3,4
XDG_SESSION_CLASS=user
PYTHONPATH=/home/edci/Xilinx/Vitis/2021.1/tps/lnx64/python-3.8.3/lib/python3.8/lib-dynload/:/home/edci/Xilinx/Vitis/2021.1/tps/lnx64/python-3.8.3/lib/python3.8/
LC_IDENTIFICATION=lzh_TW
XILINX_RS_PORT=44849
PYTHONHOME=/home/edci/Xilinx/Vitis/2021.1/tps/lnx64/python-3.8.3/
USER=edci
XILINX_PLANAHEAD=/home/edci/Xilinx/Vitis/2021.1
RDI_BASEROOT=/home/edci/Xilinx/Vitis
RDI_TPS_ROOT=/home/edci/Xilinx/Vivado/2021.1/tps/lnx64
RDI_JAVA_VERSION=11.0.2
RDI_DATADIR=/home/edci/Xilinx/Vitis/2021.1/data
DISPLAY=:0
SHLVL=4
OXYGEN_DISABLE_INNER_SHADOWS_HACK=1
MAKELEVEL=1
LC_TELEPHONE=lzh_TW
RDI_USE_JDK11=1
QT_IM_MODULE=ibus
LC_MEASUREMENT=lzh_TW
XILINX_VIVADO_HLS=/home/edci/Xilinx/Vivado/2021.1
XIL_CHECK_TCL_DEBUG=False
LD_LIBRARY_PATH=/home/edci/Xilinx/Vitis/2021.1/tps/lnx64/javafx-sdk-11.0.2/lib:/home/edci/Xilinx/Vitis/2021.1/lib/lnx64.o/Ubuntu:/home/edci/Xilinx/Vitis/2021.1/lib/lnx64.o:/home/edci/Xilinx/Vitis/2021.1/tps/lnx64/jre11.0.2/lib/:/home/edci/Xilinx/Vitis/2021.1/tps/lnx64/jre11.0.2/lib//server:/home/edci/Xilinx/Vitis/2021.1/lib/lnx64.o/Ubuntu:/home/edci/Xilinx/Vitis/2021.1/lib/lnx64.o:/home/edci/Xilinx/Vitis/2021.1/tps/lnx64/javafx-sdk-11.0.2/lib:/home/edci/Xilinx/Vitis/2021.1/lib/lnx64.o/Ubuntu:/home/edci/Xilinx/Vitis/2021.1/lib/lnx64.o:/home/edci/Xilinx/Vitis/2021.1/tps/lnx64/jre11.0.2/lib/:/home/edci/Xilinx/Vitis/2021.1/tps/lnx64/jre11.0.2/lib//server:/home/edci/Xilinx/Vitis/2021.1/lib/lnx64.o:/home/edci/Xilinx/Vitis/2021.1/lib/lnx64.o/Ubuntu:/home/edci/Xilinx/Vitis/2021.1/lib/lnx64.o:/home/edci/Xilinx/Vitis/2021.1/tps/lnx64/python-3.8.3/lib:/home/edci/Xilinx/Vitis/2021.1/aietools/lib/lnx64.o:/opt/xilinx/xrt/lib::/home/edci/Xilinx/Vitis/2021.1/bin/../lnx64/tools/dot/lib:/home/edci/Xilinx/Vitis/2021.1/bin/../lnx64/tools/dot/lib
HDIPRELDPATH=/home/edci/Xilinx/Vitis/2021.1/lib/lnx64.o/Ubuntu:/home/edci/Xilinx/Vitis/2021.1/lib/lnx64.o:/home/edci/Xilinx/Vitis/2021.1/tps/lnx64/javafx-sdk-11.0.2/lib:/home/edci/Xilinx/Vitis/2021.1/lib/lnx64.o/Ubuntu:/home/edci/Xilinx/Vitis/2021.1/lib/lnx64.o:/home/edci/Xilinx/Vitis/2021.1/tps/lnx64/jre11.0.2/lib/:/home/edci/Xilinx/Vitis/2021.1/tps/lnx64/jre11.0.2/lib//server:/home/edci/Xilinx/Vitis/2021.1/lib/lnx64.o:/home/edci/Xilinx/Vitis/2021.1/lib/lnx64.o/Ubuntu:/home/edci/Xilinx/Vitis/2021.1/lib/lnx64.o:/home/edci/Xilinx/Vitis/2021.1/tps/lnx64/python-3.8.3/lib:/home/edci/Xilinx/Vitis/2021.1/aietools/lib/lnx64.o:/opt/xilinx/xrt/lib::/home/edci/Xilinx/Vitis/2021.1/bin/../lnx64/tools/dot/lib:/home/edci/Xilinx/Vitis/2021.1/bin/../lnx64/tools/dot/lib
XDG_RUNTIME_DIR=/run/user/1000
LC_TIME=lzh_TW
TCL_LIBRARY=/home/edci/Xilinx/Vitis/2021.1/tps/tcl/tcl8.5
LC_ALL=en_US.UTF-8
JOURNAL_STREAM=9:22517
XDG_DATA_DIRS=/usr/share/ubuntu:/usr/local/share/:/usr/share/:/var/lib/snapd/desktop
CWD=/home/edci/workspace/SQA_kernels/Hardware
PATH=/home/edci/Xilinx/Vivado/2021.1/tps/lnx64/binutils-2.26/bin:/home/edci/Xilinx/Vitis/2021.1/bin/../gnu/aarch64/lin/aarch64-linux/bin:/home/edci/Xilinx/Vitis/2021.1/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/home/edci/Xilinx/Vitis/2021.1/bin/../gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/home/edci/Xilinx/Vivado/2021.1/tps/lnx64/gcc-6.2.0/bin:/home/edci/Xilinx/Vivado/2021.1/gnu/microblaze/lin/bin:/home/edci/Xilinx/Vitis/2021.1/bin:/home/edci/Xilinx/Vitis/2021.1/tps/lnx64/jre11.0.2/bin:/home/edci/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/home/edci/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/home/edci/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_be/bin:/home/edci/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/home/edci/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/home/edci/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/home/edci/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/home/edci/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/home/edci/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/home/edci/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin::/home/edci/Xilinx/Vitis_HLS/2021.1/bin:/home/edci/Xilinx/Vitis/2021.1/aietools/bin:/home/edci/Xilinx/Vivado/2021.1/bin:/opt/xilinx/xrt/bin:/home/edci/.local/bin:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/usr/games:/usr/local/games:/snap/bin
RT_LIBPATH=/home/edci/Xilinx/Vitis/2021.1/scripts/rt/data
GDMSESSION=ubuntu
HDI_APPROOT=/home/edci/Xilinx/Vitis/2021.1
DBUS_SESSION_BUS_ADDRESS=unix:path=/run/user/1000/bus
RDI_PLATFORM=lnx64
MYVIVADO=
ISL_IOSTREAMS_RSA=/home/edci/Xilinx/Vitis/2021.1/tps/isl
GIO_LAUNCHED_DESKTOP_FILE_PID=84379
GIO_LAUNCHED_DESKTOP_FILE=/home/edci/.local/share/applications/Xilinx Vitis 2021.1_1627448483327.desktop
LC_NUMERIC=lzh_TW
XILINX_VITIS=/home/edci/Xilinx/Vitis/2021.1
OLDPWD=/home/edci/Xilinx/Vitis/2021.1/bin
_=/home/edci/Xilinx/Vitis/2021.1/bin/unwrapped/lnx64.o/v++
XILINX_CD_CONNECT_ID=45283
XILINX_CD_SESSION=5dc1c5d8-3d3a-4430-b408-b929dcff92b6


V++ command line:
------------------------------------------
/home/edci/Xilinx/Vitis/2021.1/bin/unwrapped/lnx64.o/v++ --target hw --compile -I../src --config QuantumMonteCarloU50-compile.cfg -obuild/QuantumMonteCarloU50.xo ../src/qmc.cpp 

FINAL PROGRAM OPTIONS
--advanced.misc solution_name=QuantumMonteCarloU50
--compile
--config QuantumMonteCarloU50-compile.cfg
--hls.max_memory_ports QuantumMonteCarloU50
--hls.memory_port_data_width QuantumMonteCarloU50:512
--include ../src
--input_files ../src/qmc.cpp
--kernel QuantumMonteCarloU50
--log_dir build/logs
--messageDb build/QuantumMonteCarloU50.mdb
--optimize 3
--output build/QuantumMonteCarloU50.xo
--platform xilinx_u50_gen3x16_xdma_201920_3
--report_dir build/reports
--report_level 0
--save-temps
--target hw
--temp_dir build

PARSED COMMAND LINE OPTIONS
--target hw 
--compile 
-I../src 
--config QuantumMonteCarloU50-compile.cfg 
-obuild/QuantumMonteCarloU50.xo 
../src/qmc.cpp 

PARSED CONFIG FILE (1) OPTIONS
file: QuantumMonteCarloU50-compile.cfg
platform xilinx_u50_gen3x16_xdma_201920_3 
save-temps 1 
kernel QuantumMonteCarloU50 
optimize 3 
messageDb build/QuantumMonteCarloU50.mdb 
temp_dir build 
report_dir build/reports 
log_dir build/logs 
advanced.misc solution_name=QuantumMonteCarloU50 
hls.max_memory_ports QuantumMonteCarloU50 
hls.memory_port_data_width QuantumMonteCarloU50:512 

EXPANDED PARAMETERS
From application of optMap.xml: 
 --vivado.prop "run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --vivado.prop "run.impl_1.{STEPS.PLACE_DESIGN.ARGS.MORE OPTIONS}={-retiming}" --vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true --vivado.prop run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED=true --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}"


FINAL PLATFORM PATH
/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 24 Aug 2021 11:09:17
------------------------------------------
step: performing high-level synthesis for kernel:QuantumMonteCarloU50
timestamp: 24 Aug 2021 11:14:49
launch dir: /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50
cmd: vitis_hls -f /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50.tcl -messageDb vitis_hls.pb
V++ internal step status: success
------------------------------------------
V++ internal step: generating system estimate report file
timestamp: 24 Aug 2021 11:14:49
output: /home/edci/workspace/SQA_kernels/Hardware/build/reports/QuantumMonteCarloU50/system_estimate_QuantumMonteCarloU50.xtxt
V++ internal step status: success
------------------------------------------
system estimate report task completed
timestamp: 24 Aug 2021 11:14:49
