// Seed: 802801827
module module_0 ();
  module_3 modCall_1 ();
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  module_0 modCall_1 ();
  output wire id_1;
  logic id_3;
  ;
endmodule
module module_2 (
    input supply0 id_0
    , id_2
);
  logic id_3;
  ;
  assign id_2 = id_3;
  module_0 modCall_1 ();
  assign id_2 = -1;
endmodule
module module_3;
endmodule
module module_4 (
    output tri0  id_0,
    input  tri0  id_1,
    input  tri1  id_2,
    input  uwire id_3
);
  wire id_5, id_6, id_7;
  xor primCall (id_0, id_1, id_2, id_3, id_5, id_6, id_7);
  module_3 modCall_1 ();
endmodule
