{
  "module_name": "trinityd.h",
  "hash_id": "40587615e032d1ebb35486f3628f1259adec46f9a6a6fe09f5db29508386ec38",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/radeon/trinityd.h",
  "human_readable_source": " \n#ifndef _TRINITYD_H_\n#define _TRINITYD_H_\n\n \n\n \n#define CG_CGTT_LOCAL_0                                 0x0\n#define CG_CGTT_LOCAL_1                                 0x1\n\n \n#define SMU_SCLK_DPM_STATE_0_CNTL_0                     0x1f000\n#       define STATE_VALID(x)                           ((x) << 0)\n#       define STATE_VALID_MASK                         (0xff << 0)\n#       define STATE_VALID_SHIFT                        0\n#       define CLK_DIVIDER(x)                           ((x) << 8)\n#       define CLK_DIVIDER_MASK                         (0xff << 8)\n#       define CLK_DIVIDER_SHIFT                        8\n#       define VID(x)                                   ((x) << 16)\n#       define VID_MASK                                 (0xff << 16)\n#       define VID_SHIFT                                16\n#       define LVRT(x)                                  ((x) << 24)\n#       define LVRT_MASK                                (0xff << 24)\n#       define LVRT_SHIFT                               24\n#define SMU_SCLK_DPM_STATE_0_CNTL_1                     0x1f004\n#       define DS_DIV(x)                                ((x) << 0)\n#       define DS_DIV_MASK                              (0xff << 0)\n#       define DS_DIV_SHIFT                             0\n#       define DS_SH_DIV(x)                             ((x) << 8)\n#       define DS_SH_DIV_MASK                           (0xff << 8)\n#       define DS_SH_DIV_SHIFT                          8\n#       define DISPLAY_WM(x)                            ((x) << 16)\n#       define DISPLAY_WM_MASK                          (0xff << 16)\n#       define DISPLAY_WM_SHIFT                         16\n#       define VCE_WM(x)                                ((x) << 24)\n#       define VCE_WM_MASK                              (0xff << 24)\n#       define VCE_WM_SHIFT                             24\n\n#define SMU_SCLK_DPM_STATE_0_CNTL_3                     0x1f00c\n#       define GNB_SLOW(x)                              ((x) << 0)\n#       define GNB_SLOW_MASK                            (0xff << 0)\n#       define GNB_SLOW_SHIFT                           0\n#       define FORCE_NBPS1(x)                           ((x) << 8)\n#       define FORCE_NBPS1_MASK                         (0xff << 8)\n#       define FORCE_NBPS1_SHIFT                        8\n#define SMU_SCLK_DPM_STATE_0_AT                         0x1f010\n#       define AT(x)                                    ((x) << 0)\n#       define AT_MASK                                  (0xff << 0)\n#       define AT_SHIFT                                 0\n\n#define SMU_SCLK_DPM_STATE_0_PG_CNTL                    0x1f014\n#       define PD_SCLK_DIVIDER(x)                       ((x) << 16)\n#       define PD_SCLK_DIVIDER_MASK                     (0xff << 16)\n#       define PD_SCLK_DIVIDER_SHIFT                    16\n\n#define SMU_SCLK_DPM_STATE_1_CNTL_0                     0x1f020\n\n#define SMU_SCLK_DPM_CNTL                               0x1f100\n#       define SCLK_DPM_EN(x)                           ((x) << 0)\n#       define SCLK_DPM_EN_MASK                         (0xff << 0)\n#       define SCLK_DPM_EN_SHIFT                        0\n#       define SCLK_DPM_BOOT_STATE(x)                   ((x) << 16)\n#       define SCLK_DPM_BOOT_STATE_MASK                 (0xff << 16)\n#       define SCLK_DPM_BOOT_STATE_SHIFT                16\n#       define VOLTAGE_CHG_EN(x)                        ((x) << 24)\n#       define VOLTAGE_CHG_EN_MASK                      (0xff << 24)\n#       define VOLTAGE_CHG_EN_SHIFT                     24\n\n#define SMU_SCLK_DPM_TT_CNTL                            0x1f108\n#       define SCLK_TT_EN(x)                            ((x) << 0)\n#       define SCLK_TT_EN_MASK                          (0xff << 0)\n#       define SCLK_TT_EN_SHIFT                         0\n#define SMU_SCLK_DPM_TTT                                0x1f10c\n#       define LT(x)                                    ((x) << 0)\n#       define LT_MASK                                  (0xffff << 0)\n#       define LT_SHIFT                                 0\n#       define HT(x)                                    ((x) << 16)\n#       define HT_MASK                                  (0xffff << 16)\n#       define HT_SHIFT                                 16\n\n#define SMU_UVD_DPM_STATES                              0x1f1a0\n#define SMU_UVD_DPM_CNTL                                0x1f1a4\n\n#define SMU_S_PG_CNTL                                   0x1f118\n#       define DS_PG_EN(x)                              ((x) << 16)\n#       define DS_PG_EN_MASK                            (0xff << 16)\n#       define DS_PG_EN_SHIFT                           16\n\n#define GFX_POWER_GATING_CNTL                           0x1f38c\n#       define PDS_DIV(x)                               ((x) << 0)\n#       define PDS_DIV_MASK                             (0xff << 0)\n#       define PDS_DIV_SHIFT                            0\n#       define SSSD(x)                                  ((x) << 8)\n#       define SSSD_MASK                                (0xff << 8)\n#       define SSSD_SHIFT                               8\n\n#define PM_CONFIG                                       0x1f428\n#       define SVI_Mode                                 (1 << 29)\n\n#define PM_I_CNTL_1                                     0x1f464\n#       define SCLK_DPM(x)                              ((x) << 0)\n#       define SCLK_DPM_MASK                            (0xff << 0)\n#       define SCLK_DPM_SHIFT                           0\n#       define DS_PG_CNTL(x)                            ((x) << 16)\n#       define DS_PG_CNTL_MASK                          (0xff << 16)\n#       define DS_PG_CNTL_SHIFT                         16\n#define PM_TP                                           0x1f468\n\n#define NB_PSTATE_CONFIG                                0x1f5f8\n#       define Dpm0PgNbPsLo(x)                          ((x) << 0)\n#       define Dpm0PgNbPsLo_MASK                        (3 << 0)\n#       define Dpm0PgNbPsLo_SHIFT                       0\n#       define Dpm0PgNbPsHi(x)                          ((x) << 2)\n#       define Dpm0PgNbPsHi_MASK                        (3 << 2)\n#       define Dpm0PgNbPsHi_SHIFT                       2\n#       define DpmXNbPsLo(x)                            ((x) << 4)\n#       define DpmXNbPsLo_MASK                          (3 << 4)\n#       define DpmXNbPsLo_SHIFT                         4\n#       define DpmXNbPsHi(x)                            ((x) << 6)\n#       define DpmXNbPsHi_MASK                          (3 << 6)\n#       define DpmXNbPsHi_SHIFT                         6\n\n#define DC_CAC_VALUE                                    0x1f908\n\n#define GPU_CAC_AVRG_CNTL                               0x1f920\n#       define WINDOW_SIZE(x)                           ((x) << 0)\n#       define WINDOW_SIZE_MASK                         (0xff << 0)\n#       define WINDOW_SIZE_SHIFT                        0\n\n#define CC_SMU_MISC_FUSES                               0xe0001004\n#       define MinSClkDid(x)                   ((x) << 2)\n#       define MinSClkDid_MASK                 (0x7f << 2)\n#       define MinSClkDid_SHIFT                2\n\n#define CC_SMU_TST_EFUSE1_MISC                          0xe000101c\n#       define RB_BACKEND_DISABLE(x)                    ((x) << 16)\n#       define RB_BACKEND_DISABLE_MASK                  (3 << 16)\n#       define RB_BACKEND_DISABLE_SHIFT                 16\n\n#define SMU_SCRATCH_A                                   0xe0003024\n\n#define SMU_SCRATCH0                                    0xe0003040\n\n \n#define SMC_INT_REQ                                     0x220\n\n#define SMC_MESSAGE_0                                   0x22c\n#define SMC_RESP_0                                      0x230\n\n#define GENERAL_PWRMGT                                  0x670\n#       define GLOBAL_PWRMGT_EN                         (1 << 0)\n\n#define SCLK_PWRMGT_CNTL                                0x678\n#       define DYN_PWR_DOWN_EN                          (1 << 2)\n#       define RESET_BUSY_CNT                           (1 << 4)\n#       define RESET_SCLK_CNT                           (1 << 5)\n#       define DYN_GFX_CLK_OFF_EN                       (1 << 7)\n#       define GFX_CLK_FORCE_ON                         (1 << 8)\n#       define DYNAMIC_PM_EN                            (1 << 21)\n\n#define TARGET_AND_CURRENT_PROFILE_INDEX                0x684\n#       define TARGET_STATE(x)                          ((x) << 0)\n#       define TARGET_STATE_MASK                        (0xf << 0)\n#       define TARGET_STATE_SHIFT                       0\n#       define CURRENT_STATE(x)                         ((x) << 4)\n#       define CURRENT_STATE_MASK                       (0xf << 4)\n#       define CURRENT_STATE_SHIFT                      4\n\n#define CG_GIPOTS                                       0x6d8\n#       define CG_GIPOT(x)                              ((x) << 16)\n#       define CG_GIPOT_MASK                            (0xffff << 16)\n#       define CG_GIPOT_SHIFT                           16\n\n#define CG_PG_CTRL                                      0x6e0\n#       define SP(x)                                    ((x) << 0)\n#       define SP_MASK                                  (0xffff << 0)\n#       define SP_SHIFT                                 0\n#       define SU(x)                                    ((x) << 16)\n#       define SU_MASK                                  (0xffff << 16)\n#       define SU_SHIFT                                 16\n\n#define CG_MISC_REG                                     0x708\n\n#define CG_THERMAL_INT_CTRL                             0x738\n#       define DIG_THERM_INTH(x)                        ((x) << 0)\n#       define DIG_THERM_INTH_MASK                      (0xff << 0)\n#       define DIG_THERM_INTH_SHIFT                     0\n#       define DIG_THERM_INTL(x)                        ((x) << 8)\n#       define DIG_THERM_INTL_MASK                      (0xff << 8)\n#       define DIG_THERM_INTL_SHIFT                     8\n#       define THERM_INTH_MASK                          (1 << 24)\n#       define THERM_INTL_MASK                          (1 << 25)\n\n#define CG_CG_VOLTAGE_CNTL                              0x770\n#       define EN                                       (1 << 9)\n\n#define HW_REV   \t\t\t\t\t0x5564\n#       define ATI_REV_ID_MASK                          (0xf << 28)\n#       define ATI_REV_ID_SHIFT                         28\n \n\n#define CGTS_SM_CTRL_REG                                0x9150\n\n#define GB_ADDR_CONFIG                                  0x98f8\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}