
mk11-bms-mcu.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012fe0  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001628  080131c0  080131c0  000141c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.exidx    00000008  080147e8  080147e8  000157e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .data         000001f0  20000000  080147f0  00016000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .bss          00000ad8  200001f0  080149e0  000161f0  2**2
                  ALLOC
  6 ._user_heap_stack 00000600  20000cc8  080149e0  00016cc8  2**0
                  ALLOC
  7 .ARM.attributes 00000030  00000000  00000000  000161f0  2**0
                  CONTENTS, READONLY
  8 .debug_info   00028c6c  00000000  00000000  00016220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  9 .debug_abbrev 00005141  00000000  00000000  0003ee8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_aranges 00001e48  00000000  00000000  00043fd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_rnglists 0000176d  00000000  00000000  00045e18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_macro  0002da54  00000000  00000000  00047585  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_line   00028bc2  00000000  00000000  00074fd9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_str    0011ed14  00000000  00000000  0009db9b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .comment      00000043  00000000  00000000  001bc8af  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00009648  00000000  00000000  001bc8f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line_str 0000006d  00000000  00000000  001c5f3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000cac:	f000 b9be 	b.w	800102c <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	468e      	mov	lr, r1
 8000d3c:	4604      	mov	r4, r0
 8000d3e:	4688      	mov	r8, r1
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d14a      	bne.n	8000dda <__udivmoddi4+0xa6>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4617      	mov	r7, r2
 8000d48:	d962      	bls.n	8000e10 <__udivmoddi4+0xdc>
 8000d4a:	fab2 f682 	clz	r6, r2
 8000d4e:	b14e      	cbz	r6, 8000d64 <__udivmoddi4+0x30>
 8000d50:	f1c6 0320 	rsb	r3, r6, #32
 8000d54:	fa01 f806 	lsl.w	r8, r1, r6
 8000d58:	fa20 f303 	lsr.w	r3, r0, r3
 8000d5c:	40b7      	lsls	r7, r6
 8000d5e:	ea43 0808 	orr.w	r8, r3, r8
 8000d62:	40b4      	lsls	r4, r6
 8000d64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d68:	fa1f fc87 	uxth.w	ip, r7
 8000d6c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d70:	0c23      	lsrs	r3, r4, #16
 8000d72:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d76:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d7a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d7e:	429a      	cmp	r2, r3
 8000d80:	d909      	bls.n	8000d96 <__udivmoddi4+0x62>
 8000d82:	18fb      	adds	r3, r7, r3
 8000d84:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000d88:	f080 80ea 	bcs.w	8000f60 <__udivmoddi4+0x22c>
 8000d8c:	429a      	cmp	r2, r3
 8000d8e:	f240 80e7 	bls.w	8000f60 <__udivmoddi4+0x22c>
 8000d92:	3902      	subs	r1, #2
 8000d94:	443b      	add	r3, r7
 8000d96:	1a9a      	subs	r2, r3, r2
 8000d98:	b2a3      	uxth	r3, r4
 8000d9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000da2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000da6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000daa:	459c      	cmp	ip, r3
 8000dac:	d909      	bls.n	8000dc2 <__udivmoddi4+0x8e>
 8000dae:	18fb      	adds	r3, r7, r3
 8000db0:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000db4:	f080 80d6 	bcs.w	8000f64 <__udivmoddi4+0x230>
 8000db8:	459c      	cmp	ip, r3
 8000dba:	f240 80d3 	bls.w	8000f64 <__udivmoddi4+0x230>
 8000dbe:	443b      	add	r3, r7
 8000dc0:	3802      	subs	r0, #2
 8000dc2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dc6:	eba3 030c 	sub.w	r3, r3, ip
 8000dca:	2100      	movs	r1, #0
 8000dcc:	b11d      	cbz	r5, 8000dd6 <__udivmoddi4+0xa2>
 8000dce:	40f3      	lsrs	r3, r6
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d905      	bls.n	8000dea <__udivmoddi4+0xb6>
 8000dde:	b10d      	cbz	r5, 8000de4 <__udivmoddi4+0xb0>
 8000de0:	e9c5 0100 	strd	r0, r1, [r5]
 8000de4:	2100      	movs	r1, #0
 8000de6:	4608      	mov	r0, r1
 8000de8:	e7f5      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000dea:	fab3 f183 	clz	r1, r3
 8000dee:	2900      	cmp	r1, #0
 8000df0:	d146      	bne.n	8000e80 <__udivmoddi4+0x14c>
 8000df2:	4573      	cmp	r3, lr
 8000df4:	d302      	bcc.n	8000dfc <__udivmoddi4+0xc8>
 8000df6:	4282      	cmp	r2, r0
 8000df8:	f200 8105 	bhi.w	8001006 <__udivmoddi4+0x2d2>
 8000dfc:	1a84      	subs	r4, r0, r2
 8000dfe:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e02:	2001      	movs	r0, #1
 8000e04:	4690      	mov	r8, r2
 8000e06:	2d00      	cmp	r5, #0
 8000e08:	d0e5      	beq.n	8000dd6 <__udivmoddi4+0xa2>
 8000e0a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e0e:	e7e2      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000e10:	2a00      	cmp	r2, #0
 8000e12:	f000 8090 	beq.w	8000f36 <__udivmoddi4+0x202>
 8000e16:	fab2 f682 	clz	r6, r2
 8000e1a:	2e00      	cmp	r6, #0
 8000e1c:	f040 80a4 	bne.w	8000f68 <__udivmoddi4+0x234>
 8000e20:	1a8a      	subs	r2, r1, r2
 8000e22:	0c03      	lsrs	r3, r0, #16
 8000e24:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e28:	b280      	uxth	r0, r0
 8000e2a:	b2bc      	uxth	r4, r7
 8000e2c:	2101      	movs	r1, #1
 8000e2e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e32:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e3a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e3e:	429a      	cmp	r2, r3
 8000e40:	d907      	bls.n	8000e52 <__udivmoddi4+0x11e>
 8000e42:	18fb      	adds	r3, r7, r3
 8000e44:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000e48:	d202      	bcs.n	8000e50 <__udivmoddi4+0x11c>
 8000e4a:	429a      	cmp	r2, r3
 8000e4c:	f200 80e0 	bhi.w	8001010 <__udivmoddi4+0x2dc>
 8000e50:	46c4      	mov	ip, r8
 8000e52:	1a9b      	subs	r3, r3, r2
 8000e54:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e58:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e5c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e60:	fb02 f404 	mul.w	r4, r2, r4
 8000e64:	429c      	cmp	r4, r3
 8000e66:	d907      	bls.n	8000e78 <__udivmoddi4+0x144>
 8000e68:	18fb      	adds	r3, r7, r3
 8000e6a:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000e6e:	d202      	bcs.n	8000e76 <__udivmoddi4+0x142>
 8000e70:	429c      	cmp	r4, r3
 8000e72:	f200 80ca 	bhi.w	800100a <__udivmoddi4+0x2d6>
 8000e76:	4602      	mov	r2, r0
 8000e78:	1b1b      	subs	r3, r3, r4
 8000e7a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e7e:	e7a5      	b.n	8000dcc <__udivmoddi4+0x98>
 8000e80:	f1c1 0620 	rsb	r6, r1, #32
 8000e84:	408b      	lsls	r3, r1
 8000e86:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8a:	431f      	orrs	r7, r3
 8000e8c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e90:	fa20 f306 	lsr.w	r3, r0, r6
 8000e94:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e98:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e9c:	4323      	orrs	r3, r4
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	fa1f fc87 	uxth.w	ip, r7
 8000ea6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eaa:	0c1c      	lsrs	r4, r3, #16
 8000eac:	fb09 ee10 	mls	lr, r9, r0, lr
 8000eb0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000eb4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000eb8:	45a6      	cmp	lr, r4
 8000eba:	fa02 f201 	lsl.w	r2, r2, r1
 8000ebe:	d909      	bls.n	8000ed4 <__udivmoddi4+0x1a0>
 8000ec0:	193c      	adds	r4, r7, r4
 8000ec2:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000ec6:	f080 809c 	bcs.w	8001002 <__udivmoddi4+0x2ce>
 8000eca:	45a6      	cmp	lr, r4
 8000ecc:	f240 8099 	bls.w	8001002 <__udivmoddi4+0x2ce>
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	443c      	add	r4, r7
 8000ed4:	eba4 040e 	sub.w	r4, r4, lr
 8000ed8:	fa1f fe83 	uxth.w	lr, r3
 8000edc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ee0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ee4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ee8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000eec:	45a4      	cmp	ip, r4
 8000eee:	d908      	bls.n	8000f02 <__udivmoddi4+0x1ce>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000ef6:	f080 8082 	bcs.w	8000ffe <__udivmoddi4+0x2ca>
 8000efa:	45a4      	cmp	ip, r4
 8000efc:	d97f      	bls.n	8000ffe <__udivmoddi4+0x2ca>
 8000efe:	3b02      	subs	r3, #2
 8000f00:	443c      	add	r4, r7
 8000f02:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f06:	eba4 040c 	sub.w	r4, r4, ip
 8000f0a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f0e:	4564      	cmp	r4, ip
 8000f10:	4673      	mov	r3, lr
 8000f12:	46e1      	mov	r9, ip
 8000f14:	d362      	bcc.n	8000fdc <__udivmoddi4+0x2a8>
 8000f16:	d05f      	beq.n	8000fd8 <__udivmoddi4+0x2a4>
 8000f18:	b15d      	cbz	r5, 8000f32 <__udivmoddi4+0x1fe>
 8000f1a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f1e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f22:	fa04 f606 	lsl.w	r6, r4, r6
 8000f26:	fa22 f301 	lsr.w	r3, r2, r1
 8000f2a:	431e      	orrs	r6, r3
 8000f2c:	40cc      	lsrs	r4, r1
 8000f2e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f32:	2100      	movs	r1, #0
 8000f34:	e74f      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000f36:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f3a:	0c01      	lsrs	r1, r0, #16
 8000f3c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f40:	b280      	uxth	r0, r0
 8000f42:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f46:	463b      	mov	r3, r7
 8000f48:	4638      	mov	r0, r7
 8000f4a:	463c      	mov	r4, r7
 8000f4c:	46b8      	mov	r8, r7
 8000f4e:	46be      	mov	lr, r7
 8000f50:	2620      	movs	r6, #32
 8000f52:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f56:	eba2 0208 	sub.w	r2, r2, r8
 8000f5a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f5e:	e766      	b.n	8000e2e <__udivmoddi4+0xfa>
 8000f60:	4601      	mov	r1, r0
 8000f62:	e718      	b.n	8000d96 <__udivmoddi4+0x62>
 8000f64:	4610      	mov	r0, r2
 8000f66:	e72c      	b.n	8000dc2 <__udivmoddi4+0x8e>
 8000f68:	f1c6 0220 	rsb	r2, r6, #32
 8000f6c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f70:	40b7      	lsls	r7, r6
 8000f72:	40b1      	lsls	r1, r6
 8000f74:	fa20 f202 	lsr.w	r2, r0, r2
 8000f78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f7c:	430a      	orrs	r2, r1
 8000f7e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f82:	b2bc      	uxth	r4, r7
 8000f84:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f88:	0c11      	lsrs	r1, r2, #16
 8000f8a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f8e:	fb08 f904 	mul.w	r9, r8, r4
 8000f92:	40b0      	lsls	r0, r6
 8000f94:	4589      	cmp	r9, r1
 8000f96:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f9a:	b280      	uxth	r0, r0
 8000f9c:	d93e      	bls.n	800101c <__udivmoddi4+0x2e8>
 8000f9e:	1879      	adds	r1, r7, r1
 8000fa0:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000fa4:	d201      	bcs.n	8000faa <__udivmoddi4+0x276>
 8000fa6:	4589      	cmp	r9, r1
 8000fa8:	d81f      	bhi.n	8000fea <__udivmoddi4+0x2b6>
 8000faa:	eba1 0109 	sub.w	r1, r1, r9
 8000fae:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fb2:	fb09 f804 	mul.w	r8, r9, r4
 8000fb6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fba:	b292      	uxth	r2, r2
 8000fbc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fc0:	4542      	cmp	r2, r8
 8000fc2:	d229      	bcs.n	8001018 <__udivmoddi4+0x2e4>
 8000fc4:	18ba      	adds	r2, r7, r2
 8000fc6:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000fca:	d2c4      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fcc:	4542      	cmp	r2, r8
 8000fce:	d2c2      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fd0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fd4:	443a      	add	r2, r7
 8000fd6:	e7be      	b.n	8000f56 <__udivmoddi4+0x222>
 8000fd8:	45f0      	cmp	r8, lr
 8000fda:	d29d      	bcs.n	8000f18 <__udivmoddi4+0x1e4>
 8000fdc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fe0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fe4:	3801      	subs	r0, #1
 8000fe6:	46e1      	mov	r9, ip
 8000fe8:	e796      	b.n	8000f18 <__udivmoddi4+0x1e4>
 8000fea:	eba7 0909 	sub.w	r9, r7, r9
 8000fee:	4449      	add	r1, r9
 8000ff0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ff4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff8:	fb09 f804 	mul.w	r8, r9, r4
 8000ffc:	e7db      	b.n	8000fb6 <__udivmoddi4+0x282>
 8000ffe:	4673      	mov	r3, lr
 8001000:	e77f      	b.n	8000f02 <__udivmoddi4+0x1ce>
 8001002:	4650      	mov	r0, sl
 8001004:	e766      	b.n	8000ed4 <__udivmoddi4+0x1a0>
 8001006:	4608      	mov	r0, r1
 8001008:	e6fd      	b.n	8000e06 <__udivmoddi4+0xd2>
 800100a:	443b      	add	r3, r7
 800100c:	3a02      	subs	r2, #2
 800100e:	e733      	b.n	8000e78 <__udivmoddi4+0x144>
 8001010:	f1ac 0c02 	sub.w	ip, ip, #2
 8001014:	443b      	add	r3, r7
 8001016:	e71c      	b.n	8000e52 <__udivmoddi4+0x11e>
 8001018:	4649      	mov	r1, r9
 800101a:	e79c      	b.n	8000f56 <__udivmoddi4+0x222>
 800101c:	eba1 0109 	sub.w	r1, r1, r9
 8001020:	46c4      	mov	ip, r8
 8001022:	fbb1 f9fe 	udiv	r9, r1, lr
 8001026:	fb09 f804 	mul.w	r8, r9, r4
 800102a:	e7c4      	b.n	8000fb6 <__udivmoddi4+0x282>

0800102c <__aeabi_idiv0>:
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop

08001030 <Pec15_Calc>:
uint16_t Pec15_Calc
( 
uint8_t len, /* Number of bytes that will be used to calculate a PEC */
uint8_t *data /* Array of data that will be used to calculate  a PEC */								 
)
{
 8001030:	b480      	push	{r7}
 8001032:	b085      	sub	sp, #20
 8001034:	af00      	add	r7, sp, #0
 8001036:	4603      	mov	r3, r0
 8001038:	6039      	str	r1, [r7, #0]
 800103a:	71fb      	strb	r3, [r7, #7]
  uint16_t remainder,addr;
  remainder = 16; /* initialize the PEC */
 800103c:	2310      	movs	r3, #16
 800103e:	81fb      	strh	r3, [r7, #14]
  for (uint8_t i = 0; i<len; i++) /* loops for each byte in data array */
 8001040:	2300      	movs	r3, #0
 8001042:	737b      	strb	r3, [r7, #13]
 8001044:	e019      	b.n	800107a <Pec15_Calc+0x4a>
  {
    addr = (((remainder>>7)^data[i])&0xff);/* calculate PEC table address */
 8001046:	89fb      	ldrh	r3, [r7, #14]
 8001048:	09db      	lsrs	r3, r3, #7
 800104a:	b29b      	uxth	r3, r3
 800104c:	7b7a      	ldrb	r2, [r7, #13]
 800104e:	6839      	ldr	r1, [r7, #0]
 8001050:	440a      	add	r2, r1
 8001052:	7812      	ldrb	r2, [r2, #0]
 8001054:	4053      	eors	r3, r2
 8001056:	b29b      	uxth	r3, r3
 8001058:	b2db      	uxtb	r3, r3
 800105a:	817b      	strh	r3, [r7, #10]
    remainder = ((remainder<<8)^Crc15Table[addr]);
 800105c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001060:	021b      	lsls	r3, r3, #8
 8001062:	b21a      	sxth	r2, r3
 8001064:	897b      	ldrh	r3, [r7, #10]
 8001066:	490b      	ldr	r1, [pc, #44]	@ (8001094 <Pec15_Calc+0x64>)
 8001068:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800106c:	b21b      	sxth	r3, r3
 800106e:	4053      	eors	r3, r2
 8001070:	b21b      	sxth	r3, r3
 8001072:	81fb      	strh	r3, [r7, #14]
  for (uint8_t i = 0; i<len; i++) /* loops for each byte in data array */
 8001074:	7b7b      	ldrb	r3, [r7, #13]
 8001076:	3301      	adds	r3, #1
 8001078:	737b      	strb	r3, [r7, #13]
 800107a:	7b7a      	ldrb	r2, [r7, #13]
 800107c:	79fb      	ldrb	r3, [r7, #7]
 800107e:	429a      	cmp	r2, r3
 8001080:	d3e1      	bcc.n	8001046 <Pec15_Calc+0x16>
  }
  return(remainder*2);/* The CRC15 has a 0 in the LSB so the remainder must be multiplied by 2 */
 8001082:	89fb      	ldrh	r3, [r7, #14]
 8001084:	005b      	lsls	r3, r3, #1
 8001086:	b29b      	uxth	r3, r3
}
 8001088:	4618      	mov	r0, r3
 800108a:	3714      	adds	r7, #20
 800108c:	46bd      	mov	sp, r7
 800108e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001092:	4770      	bx	lr
 8001094:	08014170 	.word	0x08014170

08001098 <pec10_calc>:

uint16_t pec10_calc( bool bIsRxCmd, int nLength, uint8_t *pDataBuf)
{
 8001098:	b480      	push	{r7}
 800109a:	b087      	sub	sp, #28
 800109c:	af00      	add	r7, sp, #0
 800109e:	4603      	mov	r3, r0
 80010a0:	60b9      	str	r1, [r7, #8]
 80010a2:	607a      	str	r2, [r7, #4]
 80010a4:	73fb      	strb	r3, [r7, #15]
    uint16_t nRemainder = 16u; /* PEC_SEED */
 80010a6:	2310      	movs	r3, #16
 80010a8:	82fb      	strh	r3, [r7, #22]
    /* x10 + x7 + x3 + x2 + x + 1 <- the CRC10 polynomial 100 1000 1111 */
    uint16_t nPolynomial = 0x8Fu;
 80010aa:	238f      	movs	r3, #143	@ 0x8f
 80010ac:	827b      	strh	r3, [r7, #18]
    uint8_t nByteIndex, nBitIndex;
  
    for (nByteIndex = 0u; nByteIndex < nLength; ++nByteIndex)
 80010ae:	2300      	movs	r3, #0
 80010b0:	757b      	strb	r3, [r7, #21]
 80010b2:	e024      	b.n	80010fe <pec10_calc+0x66>
  {
    /* Bring the next byte into the remainder. */
        nRemainder ^= (uint16_t)((uint16_t)pDataBuf[nByteIndex] << 2u);
 80010b4:	7d7b      	ldrb	r3, [r7, #21]
 80010b6:	687a      	ldr	r2, [r7, #4]
 80010b8:	4413      	add	r3, r2
 80010ba:	781b      	ldrb	r3, [r3, #0]
 80010bc:	009b      	lsls	r3, r3, #2
 80010be:	b29a      	uxth	r2, r3
 80010c0:	8afb      	ldrh	r3, [r7, #22]
 80010c2:	4053      	eors	r3, r2
 80010c4:	82fb      	strh	r3, [r7, #22]
 
    /* Perform modulo-2 division, a bit at a time.*/
        for (nBitIndex = 8u; nBitIndex > 0u; --nBitIndex)
 80010c6:	2308      	movs	r3, #8
 80010c8:	753b      	strb	r3, [r7, #20]
 80010ca:	e012      	b.n	80010f2 <pec10_calc+0x5a>
    {
      /* Try to divide the current data bit. */
            if ((nRemainder & 0x200u) > 0u)
 80010cc:	8afb      	ldrh	r3, [r7, #22]
 80010ce:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d007      	beq.n	80010e6 <pec10_calc+0x4e>
      {
                nRemainder = (uint16_t)((nRemainder << 1u));
 80010d6:	8afb      	ldrh	r3, [r7, #22]
 80010d8:	005b      	lsls	r3, r3, #1
 80010da:	82fb      	strh	r3, [r7, #22]
                nRemainder = (uint16_t)(nRemainder ^ nPolynomial);
 80010dc:	8afa      	ldrh	r2, [r7, #22]
 80010de:	8a7b      	ldrh	r3, [r7, #18]
 80010e0:	4053      	eors	r3, r2
 80010e2:	82fb      	strh	r3, [r7, #22]
 80010e4:	e002      	b.n	80010ec <pec10_calc+0x54>
      }
      else
      {
                nRemainder = (uint16_t)(nRemainder << 1u);
 80010e6:	8afb      	ldrh	r3, [r7, #22]
 80010e8:	005b      	lsls	r3, r3, #1
 80010ea:	82fb      	strh	r3, [r7, #22]
        for (nBitIndex = 8u; nBitIndex > 0u; --nBitIndex)
 80010ec:	7d3b      	ldrb	r3, [r7, #20]
 80010ee:	3b01      	subs	r3, #1
 80010f0:	753b      	strb	r3, [r7, #20]
 80010f2:	7d3b      	ldrb	r3, [r7, #20]
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d1e9      	bne.n	80010cc <pec10_calc+0x34>
    for (nByteIndex = 0u; nByteIndex < nLength; ++nByteIndex)
 80010f8:	7d7b      	ldrb	r3, [r7, #21]
 80010fa:	3301      	adds	r3, #1
 80010fc:	757b      	strb	r3, [r7, #21]
 80010fe:	7d7b      	ldrb	r3, [r7, #21]
 8001100:	68ba      	ldr	r2, [r7, #8]
 8001102:	429a      	cmp	r2, r3
 8001104:	dcd6      	bgt.n	80010b4 <pec10_calc+0x1c>
      }
    }
  }
 
    /* If array is from received buffer add command counter to crc calculation */
    if (bIsRxCmd == true)
 8001106:	7bfb      	ldrb	r3, [r7, #15]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d00e      	beq.n	800112a <pec10_calc+0x92>
  {  
        nRemainder ^= (uint16_t)(((uint16_t)pDataBuf[nLength] & (uint8_t)0xFC) << 2u);
 800110c:	68bb      	ldr	r3, [r7, #8]
 800110e:	687a      	ldr	r2, [r7, #4]
 8001110:	4413      	add	r3, r2
 8001112:	781b      	ldrb	r3, [r3, #0]
 8001114:	b21b      	sxth	r3, r3
 8001116:	009b      	lsls	r3, r3, #2
 8001118:	b21b      	sxth	r3, r3
 800111a:	f403 737c 	and.w	r3, r3, #1008	@ 0x3f0
 800111e:	b21a      	sxth	r2, r3
 8001120:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001124:	4053      	eors	r3, r2
 8001126:	b21b      	sxth	r3, r3
 8001128:	82fb      	strh	r3, [r7, #22]
  }
  /* Perform modulo-2 division, a bit at a time */
    for (nBitIndex = 6u; nBitIndex > 0u; --nBitIndex)
 800112a:	2306      	movs	r3, #6
 800112c:	753b      	strb	r3, [r7, #20]
 800112e:	e012      	b.n	8001156 <pec10_calc+0xbe>
  {
    /* Try to divide the current data bit */
        if ((nRemainder & 0x200u) > 0u)
 8001130:	8afb      	ldrh	r3, [r7, #22]
 8001132:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001136:	2b00      	cmp	r3, #0
 8001138:	d007      	beq.n	800114a <pec10_calc+0xb2>
    {
            nRemainder = (uint16_t)((nRemainder << 1u));
 800113a:	8afb      	ldrh	r3, [r7, #22]
 800113c:	005b      	lsls	r3, r3, #1
 800113e:	82fb      	strh	r3, [r7, #22]
            nRemainder = (uint16_t)(nRemainder ^ nPolynomial);
 8001140:	8afa      	ldrh	r2, [r7, #22]
 8001142:	8a7b      	ldrh	r3, [r7, #18]
 8001144:	4053      	eors	r3, r2
 8001146:	82fb      	strh	r3, [r7, #22]
 8001148:	e002      	b.n	8001150 <pec10_calc+0xb8>
    }
    else
    {
            nRemainder = (uint16_t)((nRemainder << 1u));
 800114a:	8afb      	ldrh	r3, [r7, #22]
 800114c:	005b      	lsls	r3, r3, #1
 800114e:	82fb      	strh	r3, [r7, #22]
    for (nBitIndex = 6u; nBitIndex > 0u; --nBitIndex)
 8001150:	7d3b      	ldrb	r3, [r7, #20]
 8001152:	3b01      	subs	r3, #1
 8001154:	753b      	strb	r3, [r7, #20]
 8001156:	7d3b      	ldrb	r3, [r7, #20]
 8001158:	2b00      	cmp	r3, #0
 800115a:	d1e9      	bne.n	8001130 <pec10_calc+0x98>
    }
  }
    return ((uint16_t)(nRemainder & 0x3FFu));
 800115c:	8afb      	ldrh	r3, [r7, #22]
 800115e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001162:	b29b      	uxth	r3, r3
}
 8001164:	4618      	mov	r0, r3
 8001166:	371c      	adds	r7, #28
 8001168:	46bd      	mov	sp, r7
 800116a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116e:	4770      	bx	lr

08001170 <spiSendCmd>:
* @return None
*
*******************************************************************************
*/
void spiSendCmd(uint8_t tx_cmd[2])
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b084      	sub	sp, #16
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
  uint8_t cmd[4];
  uint16_t cmd_pec;	
  cmd[0] = tx_cmd[0];
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	781b      	ldrb	r3, [r3, #0]
 800117c:	723b      	strb	r3, [r7, #8]
  cmd[1] =  tx_cmd[1];
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	785b      	ldrb	r3, [r3, #1]
 8001182:	727b      	strb	r3, [r7, #9]
  cmd_pec = Pec15_Calc(2, cmd);
 8001184:	f107 0308 	add.w	r3, r7, #8
 8001188:	4619      	mov	r1, r3
 800118a:	2002      	movs	r0, #2
 800118c:	f7ff ff50 	bl	8001030 <Pec15_Calc>
 8001190:	4603      	mov	r3, r0
 8001192:	81fb      	strh	r3, [r7, #14]
  cmd[2] = (uint8_t)(cmd_pec >> 8);
 8001194:	89fb      	ldrh	r3, [r7, #14]
 8001196:	0a1b      	lsrs	r3, r3, #8
 8001198:	b29b      	uxth	r3, r3
 800119a:	b2db      	uxtb	r3, r3
 800119c:	72bb      	strb	r3, [r7, #10]
  cmd[3] = (uint8_t)(cmd_pec);
 800119e:	89fb      	ldrh	r3, [r7, #14]
 80011a0:	b2db      	uxtb	r3, r3
 80011a2:	72fb      	strb	r3, [r7, #11]
  adBmsCsLow();
 80011a4:	f004 fc13 	bl	80059ce <adBmsCsLow>
  spiWriteBytes(4, &cmd[0]);
 80011a8:	f107 0308 	add.w	r3, r7, #8
 80011ac:	4619      	mov	r1, r3
 80011ae:	2004      	movs	r0, #4
 80011b0:	f004 fc22 	bl	80059f8 <spiWriteBytes>
  adBmsCsHigh();
 80011b4:	f004 fc15 	bl	80059e2 <adBmsCsHigh>
}
 80011b8:	bf00      	nop
 80011ba:	3710      	adds	r7, #16
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}

080011c0 <spiReadData>:
uint8_t *rx_data,
uint8_t *pec_error,
uint8_t *cmd_cntr,
uint8_t regData_size
)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b08c      	sub	sp, #48	@ 0x30
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	60b9      	str	r1, [r7, #8]
 80011c8:	607a      	str	r2, [r7, #4]
 80011ca:	603b      	str	r3, [r7, #0]
 80011cc:	4603      	mov	r3, r0
 80011ce:	73fb      	strb	r3, [r7, #15]
  uint8_t *data, *copyArray, src_address = 0;
 80011d0:	2300      	movs	r3, #0
 80011d2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint16_t cmd_pec, received_pec, calculated_pec;
  uint8_t BYTES_IN_REG = regData_size;
 80011d6:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 80011da:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  uint8_t RX_BUFFER = (regData_size * tIC);
 80011de:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 80011e2:	7bfb      	ldrb	r3, [r7, #15]
 80011e4:	fb12 f303 	smulbb	r3, r2, r3
 80011e8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  
  data = (uint8_t *)calloc(RX_BUFFER, sizeof(uint8_t));
 80011ec:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80011f0:	2101      	movs	r1, #1
 80011f2:	4618      	mov	r0, r3
 80011f4:	f00d fbda 	bl	800e9ac <calloc>
 80011f8:	4603      	mov	r3, r0
 80011fa:	627b      	str	r3, [r7, #36]	@ 0x24
  copyArray = (uint8_t *)calloc(BYTES_IN_REG, sizeof(uint8_t));
 80011fc:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001200:	2101      	movs	r1, #1
 8001202:	4618      	mov	r0, r3
 8001204:	f00d fbd2 	bl	800e9ac <calloc>
 8001208:	4603      	mov	r3, r0
 800120a:	623b      	str	r3, [r7, #32]
  if((data == NULL) || (copyArray == NULL))
 800120c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800120e:	2b00      	cmp	r3, #0
 8001210:	d002      	beq.n	8001218 <spiReadData+0x58>
 8001212:	6a3b      	ldr	r3, [r7, #32]
 8001214:	2b00      	cmp	r3, #0
 8001216:	d105      	bne.n	8001224 <spiReadData+0x64>
  {
   #ifdef MBED     
    pc.printf(" Failed to allocate spi read data memory \n");
    #else
    printf(" Failed to allocate spi read data memory \n");
 8001218:	486c      	ldr	r0, [pc, #432]	@ (80013cc <spiReadData+0x20c>)
 800121a:	f00f fae9 	bl	80107f0 <puts>
    #endif	  
    exit(0);
 800121e:	2000      	movs	r0, #0
 8001220:	f00d fbe0 	bl	800e9e4 <exit>
  }
  else
  {
    uint8_t cmd[4];
    cmd[0] = tx_cmd[0];
 8001224:	68bb      	ldr	r3, [r7, #8]
 8001226:	781b      	ldrb	r3, [r3, #0]
 8001228:	753b      	strb	r3, [r7, #20]
    cmd[1] = tx_cmd[1];
 800122a:	68bb      	ldr	r3, [r7, #8]
 800122c:	785b      	ldrb	r3, [r3, #1]
 800122e:	757b      	strb	r3, [r7, #21]
    cmd_pec = Pec15_Calc(2, cmd);
 8001230:	f107 0314 	add.w	r3, r7, #20
 8001234:	4619      	mov	r1, r3
 8001236:	2002      	movs	r0, #2
 8001238:	f7ff fefa 	bl	8001030 <Pec15_Calc>
 800123c:	4603      	mov	r3, r0
 800123e:	83fb      	strh	r3, [r7, #30]
    cmd[2] = (uint8_t)(cmd_pec >> 8);
 8001240:	8bfb      	ldrh	r3, [r7, #30]
 8001242:	0a1b      	lsrs	r3, r3, #8
 8001244:	b29b      	uxth	r3, r3
 8001246:	b2db      	uxtb	r3, r3
 8001248:	75bb      	strb	r3, [r7, #22]
    cmd[3] = (uint8_t)(cmd_pec);
 800124a:	8bfb      	ldrh	r3, [r7, #30]
 800124c:	b2db      	uxtb	r3, r3
 800124e:	75fb      	strb	r3, [r7, #23]
    adBmsWakeupIc(tIC);
 8001250:	7bfb      	ldrb	r3, [r7, #15]
 8001252:	4618      	mov	r0, r3
 8001254:	f004 fc02 	bl	8005a5c <adBmsWakeupIc>
    adBmsCsLow();
 8001258:	f004 fbb9 	bl	80059ce <adBmsCsLow>
    spiWriteReadBytes(&cmd[0], &data[0], RX_BUFFER);                 /* Read the configuration data of all ICs on the daisy chain into readdata array */
 800125c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001260:	b29a      	uxth	r2, r3
 8001262:	f107 0314 	add.w	r3, r7, #20
 8001266:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001268:	4618      	mov	r0, r3
 800126a:	f004 fbd9 	bl	8005a20 <spiWriteReadBytes>
    adBmsCsHigh();
 800126e:	f004 fbb8 	bl	80059e2 <adBmsCsHigh>
    for (uint8_t current_ic = 0; current_ic < tIC; current_ic++)     /* executes for each ic in the daisy chain and packs the data */
 8001272:	2300      	movs	r3, #0
 8001274:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8001278:	e097      	b.n	80013aa <spiReadData+0x1ea>
    {																																      /* Into the r_comm array as well as check the received data for any bit errors */
      for (uint8_t current_byte = 0; current_byte < (BYTES_IN_REG); current_byte++)
 800127a:	2300      	movs	r3, #0
 800127c:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 8001280:	e01e      	b.n	80012c0 <spiReadData+0x100>
      {
        rx_data[(current_ic*BYTES_IN_REG)+current_byte] = data[current_byte + (current_ic*BYTES_IN_REG)];
 8001282:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8001286:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800128a:	f897 102c 	ldrb.w	r1, [r7, #44]	@ 0x2c
 800128e:	fb01 f303 	mul.w	r3, r1, r3
 8001292:	4413      	add	r3, r2
 8001294:	461a      	mov	r2, r3
 8001296:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001298:	441a      	add	r2, r3
 800129a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800129e:	f897 102c 	ldrb.w	r1, [r7, #44]	@ 0x2c
 80012a2:	fb03 f101 	mul.w	r1, r3, r1
 80012a6:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80012aa:	440b      	add	r3, r1
 80012ac:	4619      	mov	r1, r3
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	440b      	add	r3, r1
 80012b2:	7812      	ldrb	r2, [r2, #0]
 80012b4:	701a      	strb	r2, [r3, #0]
      for (uint8_t current_byte = 0; current_byte < (BYTES_IN_REG); current_byte++)
 80012b6:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80012ba:	3301      	adds	r3, #1
 80012bc:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 80012c0:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 80012c4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80012c8:	429a      	cmp	r2, r3
 80012ca:	d3da      	bcc.n	8001282 <spiReadData+0xc2>
      }
      /* Get command counter value */
      cmd_cntr[current_ic] = (data[(current_ic * BYTES_IN_REG) + (BYTES_IN_REG - 2)] >> 2);
 80012cc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80012d0:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 80012d4:	fb03 f202 	mul.w	r2, r3, r2
 80012d8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80012dc:	3b02      	subs	r3, #2
 80012de:	4413      	add	r3, r2
 80012e0:	461a      	mov	r2, r3
 80012e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012e4:	4413      	add	r3, r2
 80012e6:	781a      	ldrb	r2, [r3, #0]
 80012e8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80012ec:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80012ee:	440b      	add	r3, r1
 80012f0:	0892      	lsrs	r2, r2, #2
 80012f2:	b2d2      	uxtb	r2, r2
 80012f4:	701a      	strb	r2, [r3, #0]
      /* Get received pec value from ic*/
      received_pec = (uint16_t)(((data[(current_ic * BYTES_IN_REG) + (BYTES_IN_REG - 2)] & 0x03) << 8) | data[(current_ic * BYTES_IN_REG) + (BYTES_IN_REG - 1)]);
 80012f6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80012fa:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 80012fe:	fb03 f202 	mul.w	r2, r3, r2
 8001302:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001306:	3b02      	subs	r3, #2
 8001308:	4413      	add	r3, r2
 800130a:	461a      	mov	r2, r3
 800130c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800130e:	4413      	add	r3, r2
 8001310:	781b      	ldrb	r3, [r3, #0]
 8001312:	b21b      	sxth	r3, r3
 8001314:	021b      	lsls	r3, r3, #8
 8001316:	b21b      	sxth	r3, r3
 8001318:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800131c:	b21a      	sxth	r2, r3
 800131e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001322:	f897 102c 	ldrb.w	r1, [r7, #44]	@ 0x2c
 8001326:	fb03 f101 	mul.w	r1, r3, r1
 800132a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800132e:	3b01      	subs	r3, #1
 8001330:	440b      	add	r3, r1
 8001332:	4619      	mov	r1, r3
 8001334:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001336:	440b      	add	r3, r1
 8001338:	781b      	ldrb	r3, [r3, #0]
 800133a:	b21b      	sxth	r3, r3
 800133c:	4313      	orrs	r3, r2
 800133e:	b21b      	sxth	r3, r3
 8001340:	83bb      	strh	r3, [r7, #28]
      /* Copy each ic correspond data + pec value for calculate data pec */
      memcpy(&copyArray[0], &data[src_address], BYTES_IN_REG);
 8001342:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001346:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001348:	4413      	add	r3, r2
 800134a:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 800134e:	4619      	mov	r1, r3
 8001350:	6a38      	ldr	r0, [r7, #32]
 8001352:	f00f fab1 	bl	80108b8 <memcpy>
      src_address = ((current_ic+1) * (regData_size));
 8001356:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800135a:	3301      	adds	r3, #1
 800135c:	b2db      	uxtb	r3, r3
 800135e:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 8001362:	fb12 f303 	smulbb	r3, r2, r3
 8001366:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      /* Calculate data pec */
      calculated_pec = (uint16_t)pec10_calc(true, (BYTES_IN_REG-2), &copyArray[0]);
 800136a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800136e:	3b02      	subs	r3, #2
 8001370:	6a3a      	ldr	r2, [r7, #32]
 8001372:	4619      	mov	r1, r3
 8001374:	2001      	movs	r0, #1
 8001376:	f7ff fe8f 	bl	8001098 <pec10_calc>
 800137a:	4603      	mov	r3, r0
 800137c:	837b      	strh	r3, [r7, #26]
      /* Match received pec with calculated pec */
      if (received_pec == calculated_pec){ pec_error[current_ic] = 0; }/* If no error is there value set to 0 */
 800137e:	8bba      	ldrh	r2, [r7, #28]
 8001380:	8b7b      	ldrh	r3, [r7, #26]
 8001382:	429a      	cmp	r2, r3
 8001384:	d106      	bne.n	8001394 <spiReadData+0x1d4>
 8001386:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800138a:	683a      	ldr	r2, [r7, #0]
 800138c:	4413      	add	r3, r2
 800138e:	2200      	movs	r2, #0
 8001390:	701a      	strb	r2, [r3, #0]
 8001392:	e005      	b.n	80013a0 <spiReadData+0x1e0>
      else{ pec_error[current_ic] = 1; }                               /* If error is there value set to 1 */                         
 8001394:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001398:	683a      	ldr	r2, [r7, #0]
 800139a:	4413      	add	r3, r2
 800139c:	2201      	movs	r2, #1
 800139e:	701a      	strb	r2, [r3, #0]
    for (uint8_t current_ic = 0; current_ic < tIC; current_ic++)     /* executes for each ic in the daisy chain and packs the data */
 80013a0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80013a4:	3301      	adds	r3, #1
 80013a6:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 80013aa:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 80013ae:	7bfb      	ldrb	r3, [r7, #15]
 80013b0:	429a      	cmp	r2, r3
 80013b2:	f4ff af62 	bcc.w	800127a <spiReadData+0xba>
    }
  }
  free(data);
 80013b6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80013b8:	f00d fdf8 	bl	800efac <free>
  free(copyArray);
 80013bc:	6a38      	ldr	r0, [r7, #32]
 80013be:	f00d fdf5 	bl	800efac <free>
}
 80013c2:	bf00      	nop
 80013c4:	3730      	adds	r7, #48	@ 0x30
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	bf00      	nop
 80013cc:	080131c0 	.word	0x080131c0

080013d0 <adBmsReadData>:
* @return None 
*
*******************************************************************************
*/
void adBmsReadData(uint8_t tIC, cell_asic *ic, uint8_t cmd_arg[2], TYPE type, GRP group)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b090      	sub	sp, #64	@ 0x40
 80013d4:	af02      	add	r7, sp, #8
 80013d6:	60b9      	str	r1, [r7, #8]
 80013d8:	607a      	str	r2, [r7, #4]
 80013da:	461a      	mov	r2, r3
 80013dc:	4603      	mov	r3, r0
 80013de:	73fb      	strb	r3, [r7, #15]
 80013e0:	4613      	mov	r3, r2
 80013e2:	73bb      	strb	r3, [r7, #14]
  uint16_t rBuff_size;
  uint8_t regData_size;
  if(group == ALL_GRP)
 80013e4:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d142      	bne.n	8001472 <adBmsReadData+0xa2>
  {
    if(type == Rdcvall){rBuff_size = RDCVALL_SIZE; regData_size = RDCVALL_SIZE;}
 80013ec:	7bbb      	ldrb	r3, [r7, #14]
 80013ee:	2b0c      	cmp	r3, #12
 80013f0:	d105      	bne.n	80013fe <adBmsReadData+0x2e>
 80013f2:	2322      	movs	r3, #34	@ 0x22
 80013f4:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80013f6:	2322      	movs	r3, #34	@ 0x22
 80013f8:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 80013fc:	e040      	b.n	8001480 <adBmsReadData+0xb0>
    else if(type == Rdsall){rBuff_size = RDSALL_SIZE; regData_size = RDSALL_SIZE;}
 80013fe:	7bbb      	ldrb	r3, [r7, #14]
 8001400:	2b0e      	cmp	r3, #14
 8001402:	d105      	bne.n	8001410 <adBmsReadData+0x40>
 8001404:	2322      	movs	r3, #34	@ 0x22
 8001406:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8001408:	2322      	movs	r3, #34	@ 0x22
 800140a:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 800140e:	e037      	b.n	8001480 <adBmsReadData+0xb0>
    else if(type == Rdacall){rBuff_size = RDACALL_SIZE; regData_size = RDACALL_SIZE;}
 8001410:	7bbb      	ldrb	r3, [r7, #14]
 8001412:	2b0d      	cmp	r3, #13
 8001414:	d105      	bne.n	8001422 <adBmsReadData+0x52>
 8001416:	2322      	movs	r3, #34	@ 0x22
 8001418:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800141a:	2322      	movs	r3, #34	@ 0x22
 800141c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8001420:	e02e      	b.n	8001480 <adBmsReadData+0xb0>
    else if(type == Rdfcall){rBuff_size = RDFCALL_SIZE; regData_size = RDFCALL_SIZE;}
 8001422:	7bbb      	ldrb	r3, [r7, #14]
 8001424:	2b11      	cmp	r3, #17
 8001426:	d105      	bne.n	8001434 <adBmsReadData+0x64>
 8001428:	2322      	movs	r3, #34	@ 0x22
 800142a:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800142c:	2322      	movs	r3, #34	@ 0x22
 800142e:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8001432:	e025      	b.n	8001480 <adBmsReadData+0xb0>
    else if(type == Rdcsall){rBuff_size = RDCSALL_SIZE; regData_size = RDCSALL_SIZE;}
 8001434:	7bbb      	ldrb	r3, [r7, #14]
 8001436:	2b0f      	cmp	r3, #15
 8001438:	d105      	bne.n	8001446 <adBmsReadData+0x76>
 800143a:	2342      	movs	r3, #66	@ 0x42
 800143c:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800143e:	2342      	movs	r3, #66	@ 0x42
 8001440:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8001444:	e01c      	b.n	8001480 <adBmsReadData+0xb0>
    else if(type == Rdasall){rBuff_size = RDASALL_SIZE; regData_size = RDASALL_SIZE;}
 8001446:	7bbb      	ldrb	r3, [r7, #14]
 8001448:	2b12      	cmp	r3, #18
 800144a:	d105      	bne.n	8001458 <adBmsReadData+0x88>
 800144c:	2346      	movs	r3, #70	@ 0x46
 800144e:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8001450:	2346      	movs	r3, #70	@ 0x46
 8001452:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8001456:	e013      	b.n	8001480 <adBmsReadData+0xb0>
    else if(type == Rdacsall){rBuff_size = RDACSALL_SIZE; regData_size = RDACSALL_SIZE;}
 8001458:	7bbb      	ldrb	r3, [r7, #14]
 800145a:	2b10      	cmp	r3, #16
 800145c:	d105      	bne.n	800146a <adBmsReadData+0x9a>
 800145e:	2342      	movs	r3, #66	@ 0x42
 8001460:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8001462:	2342      	movs	r3, #66	@ 0x42
 8001464:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8001468:	e00a      	b.n	8001480 <adBmsReadData+0xb0>
    else{printf("Read All cmd wrong type select \n");}
 800146a:	48bc      	ldr	r0, [pc, #752]	@ (800175c <adBmsReadData+0x38c>)
 800146c:	f00f f9c0 	bl	80107f0 <puts>
 8001470:	e006      	b.n	8001480 <adBmsReadData+0xb0>
  }
  else{rBuff_size = (tIC * RX_DATA); regData_size = RX_DATA;}
 8001472:	7bfb      	ldrb	r3, [r7, #15]
 8001474:	b29b      	uxth	r3, r3
 8001476:	00db      	lsls	r3, r3, #3
 8001478:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800147a:	2308      	movs	r3, #8
 800147c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  uint8_t *read_buffer, *pec_error, *cmd_count;
  read_buffer = (uint8_t *)calloc(rBuff_size, sizeof(uint8_t));
 8001480:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001482:	2101      	movs	r1, #1
 8001484:	4618      	mov	r0, r3
 8001486:	f00d fa91 	bl	800e9ac <calloc>
 800148a:	4603      	mov	r3, r0
 800148c:	61bb      	str	r3, [r7, #24]
  pec_error = (uint8_t *)calloc(tIC, sizeof(uint8_t)); 
 800148e:	7bfb      	ldrb	r3, [r7, #15]
 8001490:	2101      	movs	r1, #1
 8001492:	4618      	mov	r0, r3
 8001494:	f00d fa8a 	bl	800e9ac <calloc>
 8001498:	4603      	mov	r3, r0
 800149a:	617b      	str	r3, [r7, #20]
  cmd_count = (uint8_t *)calloc(tIC, sizeof(uint8_t));
 800149c:	7bfb      	ldrb	r3, [r7, #15]
 800149e:	2101      	movs	r1, #1
 80014a0:	4618      	mov	r0, r3
 80014a2:	f00d fa83 	bl	800e9ac <calloc>
 80014a6:	4603      	mov	r3, r0
 80014a8:	613b      	str	r3, [r7, #16]
  if((pec_error == NULL) || (cmd_count == NULL) || (read_buffer == NULL))
 80014aa:	697b      	ldr	r3, [r7, #20]
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d005      	beq.n	80014bc <adBmsReadData+0xec>
 80014b0:	693b      	ldr	r3, [r7, #16]
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d002      	beq.n	80014bc <adBmsReadData+0xec>
 80014b6:	69bb      	ldr	r3, [r7, #24]
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d105      	bne.n	80014c8 <adBmsReadData+0xf8>
  {
#ifdef MBED
    pc.printf(" Failed to allocate memory \n");
#else
    printf(" Failed to allocate memory \n");
 80014bc:	48a8      	ldr	r0, [pc, #672]	@ (8001760 <adBmsReadData+0x390>)
 80014be:	f00f f997 	bl	80107f0 <puts>
#endif
    exit(0);
 80014c2:	2000      	movs	r0, #0
 80014c4:	f00d fa8e 	bl	800e9e4 <exit>
  }
  else
  {
    spiReadData(tIC, &cmd_arg[0], &read_buffer[0], &pec_error[0], &cmd_count[0], regData_size);
 80014c8:	7bf8      	ldrb	r0, [r7, #15]
 80014ca:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80014ce:	9301      	str	r3, [sp, #4]
 80014d0:	693b      	ldr	r3, [r7, #16]
 80014d2:	9300      	str	r3, [sp, #0]
 80014d4:	697b      	ldr	r3, [r7, #20]
 80014d6:	69ba      	ldr	r2, [r7, #24]
 80014d8:	6879      	ldr	r1, [r7, #4]
 80014da:	f7ff fe71 	bl	80011c0 <spiReadData>
    switch (type)
 80014de:	7bbb      	ldrb	r3, [r7, #14]
 80014e0:	2b12      	cmp	r3, #18
 80014e2:	f200 849e 	bhi.w	8001e22 <adBmsReadData+0xa52>
 80014e6:	a201      	add	r2, pc, #4	@ (adr r2, 80014ec <adBmsReadData+0x11c>)
 80014e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014ec:	080015a3 	.word	0x080015a3
 80014f0:	08001745 	.word	0x08001745
 80014f4:	080017b7 	.word	0x080017b7
 80014f8:	0800181f 	.word	0x0800181f
 80014fc:	080018ed 	.word	0x080018ed
 8001500:	0800160d 	.word	0x0800160d
 8001504:	08001675 	.word	0x08001675
 8001508:	080016dd 	.word	0x080016dd
 800150c:	08001539 	.word	0x08001539
 8001510:	08001887 	.word	0x08001887
 8001514:	08001955 	.word	0x08001955
 8001518:	08001e23 	.word	0x08001e23
 800151c:	080019bb 	.word	0x080019bb
 8001520:	08001a23 	.word	0x08001a23
 8001524:	08001a8b 	.word	0x08001a8b
 8001528:	08001b5b 	.word	0x08001b5b
 800152c:	08001c2b 	.word	0x08001c2b
 8001530:	08001af3 	.word	0x08001af3
 8001534:	08001cfb 	.word	0x08001cfb
    {
    case Config:
      adBms6830ParseConfig(tIC, ic, group, &read_buffer[0]);
 8001538:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 800153c:	7bf8      	ldrb	r0, [r7, #15]
 800153e:	69bb      	ldr	r3, [r7, #24]
 8001540:	68b9      	ldr	r1, [r7, #8]
 8001542:	f000 fef7 	bl	8002334 <adBms6830ParseConfig>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001546:	2300      	movs	r3, #0
 8001548:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
 800154c:	e022      	b.n	8001594 <adBmsReadData+0x1c4>
      {							
        ic[cic].cccrc.cfgr_pec = pec_error[cic];
 800154e:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001552:	697a      	ldr	r2, [r7, #20]
 8001554:	441a      	add	r2, r3
 8001556:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800155a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800155e:	fb01 f303 	mul.w	r3, r1, r3
 8001562:	68b9      	ldr	r1, [r7, #8]
 8001564:	440b      	add	r3, r1
 8001566:	7812      	ldrb	r2, [r2, #0]
 8001568:	f883 2190 	strb.w	r2, [r3, #400]	@ 0x190
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 800156c:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001570:	693a      	ldr	r2, [r7, #16]
 8001572:	441a      	add	r2, r3
 8001574:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001578:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800157c:	fb01 f303 	mul.w	r3, r1, r3
 8001580:	68b9      	ldr	r1, [r7, #8]
 8001582:	440b      	add	r3, r1
 8001584:	7812      	ldrb	r2, [r2, #0]
 8001586:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 800158a:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800158e:	3301      	adds	r3, #1
 8001590:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
 8001594:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 8001598:	7bfb      	ldrb	r3, [r7, #15]
 800159a:	429a      	cmp	r2, r3
 800159c:	d3d7      	bcc.n	800154e <adBmsReadData+0x17e>
      }
      break;
 800159e:	f000 bc41 	b.w	8001e24 <adBmsReadData+0xa54>
      
    case Cell:
      adBms6830ParseCell(tIC, ic, group, &read_buffer[0]);
 80015a2:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 80015a6:	7bf8      	ldrb	r0, [r7, #15]
 80015a8:	69bb      	ldr	r3, [r7, #24]
 80015aa:	68b9      	ldr	r1, [r7, #8]
 80015ac:	f000 fee4 	bl	8002378 <adBms6830ParseCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 80015b0:	2300      	movs	r3, #0
 80015b2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 80015b6:	e022      	b.n	80015fe <adBmsReadData+0x22e>
      {							
        ic[cic].cccrc.cell_pec = pec_error[cic];
 80015b8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80015bc:	697a      	ldr	r2, [r7, #20]
 80015be:	441a      	add	r2, r3
 80015c0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80015c4:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80015c8:	fb01 f303 	mul.w	r3, r1, r3
 80015cc:	68b9      	ldr	r1, [r7, #8]
 80015ce:	440b      	add	r3, r1
 80015d0:	7812      	ldrb	r2, [r2, #0]
 80015d2:	f883 2191 	strb.w	r2, [r3, #401]	@ 0x191
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 80015d6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80015da:	693a      	ldr	r2, [r7, #16]
 80015dc:	441a      	add	r2, r3
 80015de:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80015e2:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80015e6:	fb01 f303 	mul.w	r3, r1, r3
 80015ea:	68b9      	ldr	r1, [r7, #8]
 80015ec:	440b      	add	r3, r1
 80015ee:	7812      	ldrb	r2, [r2, #0]
 80015f0:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 80015f4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80015f8:	3301      	adds	r3, #1
 80015fa:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 80015fe:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8001602:	7bfb      	ldrb	r3, [r7, #15]
 8001604:	429a      	cmp	r2, r3
 8001606:	d3d7      	bcc.n	80015b8 <adBmsReadData+0x1e8>
      }
      break;
 8001608:	f000 bc0c 	b.w	8001e24 <adBmsReadData+0xa54>
      
    case AvgCell:
      adBms6830ParseAverageCell(tIC, ic, group, &read_buffer[0]);
 800160c:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001610:	7bf8      	ldrb	r0, [r7, #15]
 8001612:	69bb      	ldr	r3, [r7, #24]
 8001614:	68b9      	ldr	r1, [r7, #8]
 8001616:	f001 f98b 	bl	8002930 <adBms6830ParseAverageCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 800161a:	2300      	movs	r3, #0
 800161c:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 8001620:	e022      	b.n	8001668 <adBmsReadData+0x298>
      {							
        ic[cic].cccrc.acell_pec = pec_error[cic];
 8001622:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8001626:	697a      	ldr	r2, [r7, #20]
 8001628:	441a      	add	r2, r3
 800162a:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800162e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001632:	fb01 f303 	mul.w	r3, r1, r3
 8001636:	68b9      	ldr	r1, [r7, #8]
 8001638:	440b      	add	r3, r1
 800163a:	7812      	ldrb	r2, [r2, #0]
 800163c:	f883 2192 	strb.w	r2, [r3, #402]	@ 0x192
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001640:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8001644:	693a      	ldr	r2, [r7, #16]
 8001646:	441a      	add	r2, r3
 8001648:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800164c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001650:	fb01 f303 	mul.w	r3, r1, r3
 8001654:	68b9      	ldr	r1, [r7, #8]
 8001656:	440b      	add	r3, r1
 8001658:	7812      	ldrb	r2, [r2, #0]
 800165a:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 800165e:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8001662:	3301      	adds	r3, #1
 8001664:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 8001668:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 800166c:	7bfb      	ldrb	r3, [r7, #15]
 800166e:	429a      	cmp	r2, r3
 8001670:	d3d7      	bcc.n	8001622 <adBmsReadData+0x252>
      }
      break;
 8001672:	e3d7      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case S_volt:
      adBms6830ParseSCell(tIC, ic, group, &read_buffer[0]);
 8001674:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001678:	7bf8      	ldrb	r0, [r7, #15]
 800167a:	69bb      	ldr	r3, [r7, #24]
 800167c:	68b9      	ldr	r1, [r7, #8]
 800167e:	f001 fc53 	bl	8002f28 <adBms6830ParseSCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001682:	2300      	movs	r3, #0
 8001684:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
 8001688:	e022      	b.n	80016d0 <adBmsReadData+0x300>
      {							
        ic[cic].cccrc.scell_pec = pec_error[cic];
 800168a:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 800168e:	697a      	ldr	r2, [r7, #20]
 8001690:	441a      	add	r2, r3
 8001692:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8001696:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800169a:	fb01 f303 	mul.w	r3, r1, r3
 800169e:	68b9      	ldr	r1, [r7, #8]
 80016a0:	440b      	add	r3, r1
 80016a2:	7812      	ldrb	r2, [r2, #0]
 80016a4:	f883 2193 	strb.w	r2, [r3, #403]	@ 0x193
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 80016a8:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80016ac:	693a      	ldr	r2, [r7, #16]
 80016ae:	441a      	add	r2, r3
 80016b0:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80016b4:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80016b8:	fb01 f303 	mul.w	r3, r1, r3
 80016bc:	68b9      	ldr	r1, [r7, #8]
 80016be:	440b      	add	r3, r1
 80016c0:	7812      	ldrb	r2, [r2, #0]
 80016c2:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 80016c6:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80016ca:	3301      	adds	r3, #1
 80016cc:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
 80016d0:	f897 2031 	ldrb.w	r2, [r7, #49]	@ 0x31
 80016d4:	7bfb      	ldrb	r3, [r7, #15]
 80016d6:	429a      	cmp	r2, r3
 80016d8:	d3d7      	bcc.n	800168a <adBmsReadData+0x2ba>
      }
      break;
 80016da:	e3a3      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case F_volt:
      adBms6830ParseFCell(tIC, ic, group, &read_buffer[0]);
 80016dc:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 80016e0:	7bf8      	ldrb	r0, [r7, #15]
 80016e2:	69bb      	ldr	r3, [r7, #24]
 80016e4:	68b9      	ldr	r1, [r7, #8]
 80016e6:	f001 ff1b 	bl	8003520 <adBms6830ParseFCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 80016ea:	2300      	movs	r3, #0
 80016ec:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 80016f0:	e022      	b.n	8001738 <adBmsReadData+0x368>
      {							
        ic[cic].cccrc.fcell_pec = pec_error[cic];
 80016f2:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80016f6:	697a      	ldr	r2, [r7, #20]
 80016f8:	441a      	add	r2, r3
 80016fa:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80016fe:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001702:	fb01 f303 	mul.w	r3, r1, r3
 8001706:	68b9      	ldr	r1, [r7, #8]
 8001708:	440b      	add	r3, r1
 800170a:	7812      	ldrb	r2, [r2, #0]
 800170c:	f883 2194 	strb.w	r2, [r3, #404]	@ 0x194
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001710:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001714:	693a      	ldr	r2, [r7, #16]
 8001716:	441a      	add	r2, r3
 8001718:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800171c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001720:	fb01 f303 	mul.w	r3, r1, r3
 8001724:	68b9      	ldr	r1, [r7, #8]
 8001726:	440b      	add	r3, r1
 8001728:	7812      	ldrb	r2, [r2, #0]
 800172a:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 800172e:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001732:	3301      	adds	r3, #1
 8001734:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 8001738:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 800173c:	7bfb      	ldrb	r3, [r7, #15]
 800173e:	429a      	cmp	r2, r3
 8001740:	d3d7      	bcc.n	80016f2 <adBmsReadData+0x322>
      }
      break;
 8001742:	e36f      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Aux:
      adBms6830ParseAux(tIC, ic, group, &read_buffer[0]);
 8001744:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001748:	7bf8      	ldrb	r0, [r7, #15]
 800174a:	69bb      	ldr	r3, [r7, #24]
 800174c:	68b9      	ldr	r1, [r7, #8]
 800174e:	f002 f9e3 	bl	8003b18 <adBms6830ParseAux>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001752:	2300      	movs	r3, #0
 8001754:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8001758:	e027      	b.n	80017aa <adBmsReadData+0x3da>
 800175a:	bf00      	nop
 800175c:	080131ec 	.word	0x080131ec
 8001760:	0801320c 	.word	0x0801320c
      {
        ic[cic].cccrc.aux_pec = pec_error[cic];
 8001764:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001768:	697a      	ldr	r2, [r7, #20]
 800176a:	441a      	add	r2, r3
 800176c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001770:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001774:	fb01 f303 	mul.w	r3, r1, r3
 8001778:	68b9      	ldr	r1, [r7, #8]
 800177a:	440b      	add	r3, r1
 800177c:	7812      	ldrb	r2, [r2, #0]
 800177e:	f883 2195 	strb.w	r2, [r3, #405]	@ 0x195
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001782:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001786:	693a      	ldr	r2, [r7, #16]
 8001788:	441a      	add	r2, r3
 800178a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800178e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001792:	fb01 f303 	mul.w	r3, r1, r3
 8001796:	68b9      	ldr	r1, [r7, #8]
 8001798:	440b      	add	r3, r1
 800179a:	7812      	ldrb	r2, [r2, #0]
 800179c:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 80017a0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80017a4:	3301      	adds	r3, #1
 80017a6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80017aa:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80017ae:	7bfb      	ldrb	r3, [r7, #15]
 80017b0:	429a      	cmp	r2, r3
 80017b2:	d3d7      	bcc.n	8001764 <adBmsReadData+0x394>
      }
      break;
 80017b4:	e336      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case RAux:
      adBms6830ParseRAux(tIC, ic, group, &read_buffer[0]);
 80017b6:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 80017ba:	7bf8      	ldrb	r0, [r7, #15]
 80017bc:	69bb      	ldr	r3, [r7, #24]
 80017be:	68b9      	ldr	r1, [r7, #8]
 80017c0:	f002 fbfa 	bl	8003fb8 <adBms6830ParseRAux>
      for (uint8_t cic = 0; cic < tIC; cic++)
 80017c4:	2300      	movs	r3, #0
 80017c6:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 80017ca:	e022      	b.n	8001812 <adBmsReadData+0x442>
      {
        ic[cic].cccrc.raux_pec = pec_error[cic];
 80017cc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80017d0:	697a      	ldr	r2, [r7, #20]
 80017d2:	441a      	add	r2, r3
 80017d4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80017d8:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80017dc:	fb01 f303 	mul.w	r3, r1, r3
 80017e0:	68b9      	ldr	r1, [r7, #8]
 80017e2:	440b      	add	r3, r1
 80017e4:	7812      	ldrb	r2, [r2, #0]
 80017e6:	f883 2196 	strb.w	r2, [r3, #406]	@ 0x196
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 80017ea:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80017ee:	693a      	ldr	r2, [r7, #16]
 80017f0:	441a      	add	r2, r3
 80017f2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80017f6:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80017fa:	fb01 f303 	mul.w	r3, r1, r3
 80017fe:	68b9      	ldr	r1, [r7, #8]
 8001800:	440b      	add	r3, r1
 8001802:	7812      	ldrb	r2, [r2, #0]
 8001804:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001808:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800180c:	3301      	adds	r3, #1
 800180e:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8001812:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8001816:	7bfb      	ldrb	r3, [r7, #15]
 8001818:	429a      	cmp	r2, r3
 800181a:	d3d7      	bcc.n	80017cc <adBmsReadData+0x3fc>
      }
      break;
 800181c:	e302      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Status:
      adBms6830ParseStatus(tIC, ic, group, &read_buffer[0]);
 800181e:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001822:	7bf8      	ldrb	r0, [r7, #15]
 8001824:	69bb      	ldr	r3, [r7, #24]
 8001826:	68b9      	ldr	r1, [r7, #8]
 8001828:	f003 fc98 	bl	800515c <adBms6830ParseStatus>
      for (uint8_t cic = 0; cic < tIC; cic++)
 800182c:	2300      	movs	r3, #0
 800182e:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 8001832:	e022      	b.n	800187a <adBmsReadData+0x4aa>
      {
        ic[cic].cccrc.stat_pec = pec_error[cic];
 8001834:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001838:	697a      	ldr	r2, [r7, #20]
 800183a:	441a      	add	r2, r3
 800183c:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001840:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001844:	fb01 f303 	mul.w	r3, r1, r3
 8001848:	68b9      	ldr	r1, [r7, #8]
 800184a:	440b      	add	r3, r1
 800184c:	7812      	ldrb	r2, [r2, #0]
 800184e:	f883 2197 	strb.w	r2, [r3, #407]	@ 0x197
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001852:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001856:	693a      	ldr	r2, [r7, #16]
 8001858:	441a      	add	r2, r3
 800185a:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800185e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001862:	fb01 f303 	mul.w	r3, r1, r3
 8001866:	68b9      	ldr	r1, [r7, #8]
 8001868:	440b      	add	r3, r1
 800186a:	7812      	ldrb	r2, [r2, #0]
 800186c:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001870:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001874:	3301      	adds	r3, #1
 8001876:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 800187a:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800187e:	7bfb      	ldrb	r3, [r7, #15]
 8001880:	429a      	cmp	r2, r3
 8001882:	d3d7      	bcc.n	8001834 <adBmsReadData+0x464>
      }
      break;
 8001884:	e2ce      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Comm:
      adBms6830ParseComm(tIC, ic, &read_buffer[0]);
 8001886:	7bfb      	ldrb	r3, [r7, #15]
 8001888:	69ba      	ldr	r2, [r7, #24]
 800188a:	68b9      	ldr	r1, [r7, #8]
 800188c:	4618      	mov	r0, r3
 800188e:	f003 fcdf 	bl	8005250 <adBms6830ParseComm>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001892:	2300      	movs	r3, #0
 8001894:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 8001898:	e022      	b.n	80018e0 <adBmsReadData+0x510>
      {
        ic[cic].cccrc.comm_pec = pec_error[cic];
 800189a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800189e:	697a      	ldr	r2, [r7, #20]
 80018a0:	441a      	add	r2, r3
 80018a2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80018a6:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80018aa:	fb01 f303 	mul.w	r3, r1, r3
 80018ae:	68b9      	ldr	r1, [r7, #8]
 80018b0:	440b      	add	r3, r1
 80018b2:	7812      	ldrb	r2, [r2, #0]
 80018b4:	f883 2198 	strb.w	r2, [r3, #408]	@ 0x198
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 80018b8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80018bc:	693a      	ldr	r2, [r7, #16]
 80018be:	441a      	add	r2, r3
 80018c0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80018c4:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80018c8:	fb01 f303 	mul.w	r3, r1, r3
 80018cc:	68b9      	ldr	r1, [r7, #8]
 80018ce:	440b      	add	r3, r1
 80018d0:	7812      	ldrb	r2, [r2, #0]
 80018d2:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 80018d6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80018da:	3301      	adds	r3, #1
 80018dc:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 80018e0:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 80018e4:	7bfb      	ldrb	r3, [r7, #15]
 80018e6:	429a      	cmp	r2, r3
 80018e8:	d3d7      	bcc.n	800189a <adBmsReadData+0x4ca>
      }
      break;
 80018ea:	e29b      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Pwm:
      adBms6830ParsePwm(tIC, ic, group, &read_buffer[0]);
 80018ec:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 80018f0:	7bf8      	ldrb	r0, [r7, #15]
 80018f2:	69bb      	ldr	r3, [r7, #24]
 80018f4:	68b9      	ldr	r1, [r7, #8]
 80018f6:	f003 ffc7 	bl	8005888 <adBms6830ParsePwm>
      for (uint8_t cic = 0; cic < tIC; cic++)
 80018fa:	2300      	movs	r3, #0
 80018fc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8001900:	e022      	b.n	8001948 <adBmsReadData+0x578>
      {
        ic[cic].cccrc.pwm_pec = pec_error[cic];
 8001902:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001906:	697a      	ldr	r2, [r7, #20]
 8001908:	441a      	add	r2, r3
 800190a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800190e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001912:	fb01 f303 	mul.w	r3, r1, r3
 8001916:	68b9      	ldr	r1, [r7, #8]
 8001918:	440b      	add	r3, r1
 800191a:	7812      	ldrb	r2, [r2, #0]
 800191c:	f883 2199 	strb.w	r2, [r3, #409]	@ 0x199
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001920:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001924:	693a      	ldr	r2, [r7, #16]
 8001926:	441a      	add	r2, r3
 8001928:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800192c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001930:	fb01 f303 	mul.w	r3, r1, r3
 8001934:	68b9      	ldr	r1, [r7, #8]
 8001936:	440b      	add	r3, r1
 8001938:	7812      	ldrb	r2, [r2, #0]
 800193a:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 800193e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001942:	3301      	adds	r3, #1
 8001944:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8001948:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800194c:	7bfb      	ldrb	r3, [r7, #15]
 800194e:	429a      	cmp	r2, r3
 8001950:	d3d7      	bcc.n	8001902 <adBmsReadData+0x532>
      }
      break;
 8001952:	e267      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Sid:
      adBms6830ParseSID(tIC, ic, &read_buffer[0]);
 8001954:	7bfb      	ldrb	r3, [r7, #15]
 8001956:	69ba      	ldr	r2, [r7, #24]
 8001958:	68b9      	ldr	r1, [r7, #8]
 800195a:	4618      	mov	r0, r3
 800195c:	f003 fd57 	bl	800540e <adBms6830ParseSID>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001960:	2300      	movs	r3, #0
 8001962:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8001966:	e022      	b.n	80019ae <adBmsReadData+0x5de>
      {
        ic[cic].cccrc.sid_pec = pec_error[cic];
 8001968:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800196c:	697a      	ldr	r2, [r7, #20]
 800196e:	441a      	add	r2, r3
 8001970:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8001974:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001978:	fb01 f303 	mul.w	r3, r1, r3
 800197c:	68b9      	ldr	r1, [r7, #8]
 800197e:	440b      	add	r3, r1
 8001980:	7812      	ldrb	r2, [r2, #0]
 8001982:	f883 219a 	strb.w	r2, [r3, #410]	@ 0x19a
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001986:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800198a:	693a      	ldr	r2, [r7, #16]
 800198c:	441a      	add	r2, r3
 800198e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8001992:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001996:	fb01 f303 	mul.w	r3, r1, r3
 800199a:	68b9      	ldr	r1, [r7, #8]
 800199c:	440b      	add	r3, r1
 800199e:	7812      	ldrb	r2, [r2, #0]
 80019a0:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 80019a4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80019a8:	3301      	adds	r3, #1
 80019aa:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80019ae:	f897 202a 	ldrb.w	r2, [r7, #42]	@ 0x2a
 80019b2:	7bfb      	ldrb	r3, [r7, #15]
 80019b4:	429a      	cmp	r2, r3
 80019b6:	d3d7      	bcc.n	8001968 <adBmsReadData+0x598>
      }
      break;
 80019b8:	e234      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Rdcvall:
      /* 32 byte cell data + 2 byte pec */
      adBms6830ParseCell(tIC, ic, group, &read_buffer[0]);
 80019ba:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 80019be:	7bf8      	ldrb	r0, [r7, #15]
 80019c0:	69bb      	ldr	r3, [r7, #24]
 80019c2:	68b9      	ldr	r1, [r7, #8]
 80019c4:	f000 fcd8 	bl	8002378 <adBms6830ParseCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 80019c8:	2300      	movs	r3, #0
 80019ca:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 80019ce:	e022      	b.n	8001a16 <adBmsReadData+0x646>
      {							
        ic[cic].cccrc.cell_pec = pec_error[cic];
 80019d0:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80019d4:	697a      	ldr	r2, [r7, #20]
 80019d6:	441a      	add	r2, r3
 80019d8:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80019dc:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80019e0:	fb01 f303 	mul.w	r3, r1, r3
 80019e4:	68b9      	ldr	r1, [r7, #8]
 80019e6:	440b      	add	r3, r1
 80019e8:	7812      	ldrb	r2, [r2, #0]
 80019ea:	f883 2191 	strb.w	r2, [r3, #401]	@ 0x191
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 80019ee:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80019f2:	693a      	ldr	r2, [r7, #16]
 80019f4:	441a      	add	r2, r3
 80019f6:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80019fa:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80019fe:	fb01 f303 	mul.w	r3, r1, r3
 8001a02:	68b9      	ldr	r1, [r7, #8]
 8001a04:	440b      	add	r3, r1
 8001a06:	7812      	ldrb	r2, [r2, #0]
 8001a08:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001a0c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8001a10:	3301      	adds	r3, #1
 8001a12:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 8001a16:	f897 2029 	ldrb.w	r2, [r7, #41]	@ 0x29
 8001a1a:	7bfb      	ldrb	r3, [r7, #15]
 8001a1c:	429a      	cmp	r2, r3
 8001a1e:	d3d7      	bcc.n	80019d0 <adBmsReadData+0x600>
      }
      break;
 8001a20:	e200      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Rdacall:
      /* 32 byte avg cell data + 2 byte pec */
      adBms6830ParseAverageCell(tIC, ic, group, &read_buffer[0]);
 8001a22:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001a26:	7bf8      	ldrb	r0, [r7, #15]
 8001a28:	69bb      	ldr	r3, [r7, #24]
 8001a2a:	68b9      	ldr	r1, [r7, #8]
 8001a2c:	f000 ff80 	bl	8002930 <adBms6830ParseAverageCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001a30:	2300      	movs	r3, #0
 8001a32:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
 8001a36:	e022      	b.n	8001a7e <adBmsReadData+0x6ae>
      {							
        ic[cic].cccrc.acell_pec = pec_error[cic];
 8001a38:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001a3c:	697a      	ldr	r2, [r7, #20]
 8001a3e:	441a      	add	r2, r3
 8001a40:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001a44:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001a48:	fb01 f303 	mul.w	r3, r1, r3
 8001a4c:	68b9      	ldr	r1, [r7, #8]
 8001a4e:	440b      	add	r3, r1
 8001a50:	7812      	ldrb	r2, [r2, #0]
 8001a52:	f883 2192 	strb.w	r2, [r3, #402]	@ 0x192
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001a56:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001a5a:	693a      	ldr	r2, [r7, #16]
 8001a5c:	441a      	add	r2, r3
 8001a5e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001a62:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001a66:	fb01 f303 	mul.w	r3, r1, r3
 8001a6a:	68b9      	ldr	r1, [r7, #8]
 8001a6c:	440b      	add	r3, r1
 8001a6e:	7812      	ldrb	r2, [r2, #0]
 8001a70:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001a74:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001a78:	3301      	adds	r3, #1
 8001a7a:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
 8001a7e:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8001a82:	7bfb      	ldrb	r3, [r7, #15]
 8001a84:	429a      	cmp	r2, r3
 8001a86:	d3d7      	bcc.n	8001a38 <adBmsReadData+0x668>
      }
      break;
 8001a88:	e1cc      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Rdsall:
      /* 32 byte scell volt data + 2 byte pec */
      adBms6830ParseSCell(tIC, ic, group, &read_buffer[0]);
 8001a8a:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001a8e:	7bf8      	ldrb	r0, [r7, #15]
 8001a90:	69bb      	ldr	r3, [r7, #24]
 8001a92:	68b9      	ldr	r1, [r7, #8]
 8001a94:	f001 fa48 	bl	8002f28 <adBms6830ParseSCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001a98:	2300      	movs	r3, #0
 8001a9a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001a9e:	e022      	b.n	8001ae6 <adBmsReadData+0x716>
      {							
        ic[cic].cccrc.scell_pec = pec_error[cic];
 8001aa0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001aa4:	697a      	ldr	r2, [r7, #20]
 8001aa6:	441a      	add	r2, r3
 8001aa8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001aac:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001ab0:	fb01 f303 	mul.w	r3, r1, r3
 8001ab4:	68b9      	ldr	r1, [r7, #8]
 8001ab6:	440b      	add	r3, r1
 8001ab8:	7812      	ldrb	r2, [r2, #0]
 8001aba:	f883 2193 	strb.w	r2, [r3, #403]	@ 0x193
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001abe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001ac2:	693a      	ldr	r2, [r7, #16]
 8001ac4:	441a      	add	r2, r3
 8001ac6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001aca:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001ace:	fb01 f303 	mul.w	r3, r1, r3
 8001ad2:	68b9      	ldr	r1, [r7, #8]
 8001ad4:	440b      	add	r3, r1
 8001ad6:	7812      	ldrb	r2, [r2, #0]
 8001ad8:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001adc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001ae0:	3301      	adds	r3, #1
 8001ae2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001ae6:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8001aea:	7bfb      	ldrb	r3, [r7, #15]
 8001aec:	429a      	cmp	r2, r3
 8001aee:	d3d7      	bcc.n	8001aa0 <adBmsReadData+0x6d0>
      }
      break;
 8001af0:	e198      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Rdfcall:
      /* 32 byte fcell data + 2 byte pec */
      adBms6830ParseFCell(tIC, ic, group, &read_buffer[0]);
 8001af2:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001af6:	7bf8      	ldrb	r0, [r7, #15]
 8001af8:	69bb      	ldr	r3, [r7, #24]
 8001afa:	68b9      	ldr	r1, [r7, #8]
 8001afc:	f001 fd10 	bl	8003520 <adBms6830ParseFCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001b00:	2300      	movs	r3, #0
 8001b02:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001b06:	e022      	b.n	8001b4e <adBmsReadData+0x77e>
      {							
        ic[cic].cccrc.fcell_pec = pec_error[cic];
 8001b08:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001b0c:	697a      	ldr	r2, [r7, #20]
 8001b0e:	441a      	add	r2, r3
 8001b10:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001b14:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001b18:	fb01 f303 	mul.w	r3, r1, r3
 8001b1c:	68b9      	ldr	r1, [r7, #8]
 8001b1e:	440b      	add	r3, r1
 8001b20:	7812      	ldrb	r2, [r2, #0]
 8001b22:	f883 2194 	strb.w	r2, [r3, #404]	@ 0x194
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001b26:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001b2a:	693a      	ldr	r2, [r7, #16]
 8001b2c:	441a      	add	r2, r3
 8001b2e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001b32:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001b36:	fb01 f303 	mul.w	r3, r1, r3
 8001b3a:	68b9      	ldr	r1, [r7, #8]
 8001b3c:	440b      	add	r3, r1
 8001b3e:	7812      	ldrb	r2, [r2, #0]
 8001b40:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001b44:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001b48:	3301      	adds	r3, #1
 8001b4a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001b4e:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8001b52:	7bfb      	ldrb	r3, [r7, #15]
 8001b54:	429a      	cmp	r2, r3
 8001b56:	d3d7      	bcc.n	8001b08 <adBmsReadData+0x738>
      }
      break;
 8001b58:	e164      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Rdcsall:
      /* 64 byte + 2 byte pec = 32 byte cell data + 32 byte scell volt data */
      adBms6830ParseCell(tIC, ic, group, &read_buffer[0]);
 8001b5a:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001b5e:	7bf8      	ldrb	r0, [r7, #15]
 8001b60:	69bb      	ldr	r3, [r7, #24]
 8001b62:	68b9      	ldr	r1, [r7, #8]
 8001b64:	f000 fc08 	bl	8002378 <adBms6830ParseCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001b68:	2300      	movs	r3, #0
 8001b6a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8001b6e:	e022      	b.n	8001bb6 <adBmsReadData+0x7e6>
      {							
        ic[cic].cccrc.cell_pec = pec_error[cic];
 8001b70:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001b74:	697a      	ldr	r2, [r7, #20]
 8001b76:	441a      	add	r2, r3
 8001b78:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001b7c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001b80:	fb01 f303 	mul.w	r3, r1, r3
 8001b84:	68b9      	ldr	r1, [r7, #8]
 8001b86:	440b      	add	r3, r1
 8001b88:	7812      	ldrb	r2, [r2, #0]
 8001b8a:	f883 2191 	strb.w	r2, [r3, #401]	@ 0x191
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001b8e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001b92:	693a      	ldr	r2, [r7, #16]
 8001b94:	441a      	add	r2, r3
 8001b96:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001b9a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001b9e:	fb01 f303 	mul.w	r3, r1, r3
 8001ba2:	68b9      	ldr	r1, [r7, #8]
 8001ba4:	440b      	add	r3, r1
 8001ba6:	7812      	ldrb	r2, [r2, #0]
 8001ba8:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001bac:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001bb0:	3301      	adds	r3, #1
 8001bb2:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8001bb6:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8001bba:	7bfb      	ldrb	r3, [r7, #15]
 8001bbc:	429a      	cmp	r2, r3
 8001bbe:	d3d7      	bcc.n	8001b70 <adBmsReadData+0x7a0>
      }
      adBms6830ParseSCell(tIC, ic, group, &read_buffer[32]);
 8001bc0:	69bb      	ldr	r3, [r7, #24]
 8001bc2:	3320      	adds	r3, #32
 8001bc4:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001bc8:	7bf8      	ldrb	r0, [r7, #15]
 8001bca:	68b9      	ldr	r1, [r7, #8]
 8001bcc:	f001 f9ac 	bl	8002f28 <adBms6830ParseSCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8001bd6:	e022      	b.n	8001c1e <adBmsReadData+0x84e>
      {							
        ic[cic].cccrc.scell_pec = pec_error[cic];
 8001bd8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001bdc:	697a      	ldr	r2, [r7, #20]
 8001bde:	441a      	add	r2, r3
 8001be0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001be4:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001be8:	fb01 f303 	mul.w	r3, r1, r3
 8001bec:	68b9      	ldr	r1, [r7, #8]
 8001bee:	440b      	add	r3, r1
 8001bf0:	7812      	ldrb	r2, [r2, #0]
 8001bf2:	f883 2193 	strb.w	r2, [r3, #403]	@ 0x193
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001bf6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001bfa:	693a      	ldr	r2, [r7, #16]
 8001bfc:	441a      	add	r2, r3
 8001bfe:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001c02:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001c06:	fb01 f303 	mul.w	r3, r1, r3
 8001c0a:	68b9      	ldr	r1, [r7, #8]
 8001c0c:	440b      	add	r3, r1
 8001c0e:	7812      	ldrb	r2, [r2, #0]
 8001c10:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001c14:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001c18:	3301      	adds	r3, #1
 8001c1a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8001c1e:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8001c22:	7bfb      	ldrb	r3, [r7, #15]
 8001c24:	429a      	cmp	r2, r3
 8001c26:	d3d7      	bcc.n	8001bd8 <adBmsReadData+0x808>
      }
      break;
 8001c28:	e0fc      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Rdacsall:
      /* 64 byte + 2 byte pec = 32 byte avg cell data + 32 byte scell volt data */
      adBms6830ParseAverageCell(tIC, ic, group, &read_buffer[0]);
 8001c2a:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001c2e:	7bf8      	ldrb	r0, [r7, #15]
 8001c30:	69bb      	ldr	r3, [r7, #24]
 8001c32:	68b9      	ldr	r1, [r7, #8]
 8001c34:	f000 fe7c 	bl	8002930 <adBms6830ParseAverageCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001c38:	2300      	movs	r3, #0
 8001c3a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001c3e:	e022      	b.n	8001c86 <adBmsReadData+0x8b6>
      {							
        ic[cic].cccrc.acell_pec = pec_error[cic];
 8001c40:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001c44:	697a      	ldr	r2, [r7, #20]
 8001c46:	441a      	add	r2, r3
 8001c48:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001c4c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001c50:	fb01 f303 	mul.w	r3, r1, r3
 8001c54:	68b9      	ldr	r1, [r7, #8]
 8001c56:	440b      	add	r3, r1
 8001c58:	7812      	ldrb	r2, [r2, #0]
 8001c5a:	f883 2192 	strb.w	r2, [r3, #402]	@ 0x192
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001c5e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001c62:	693a      	ldr	r2, [r7, #16]
 8001c64:	441a      	add	r2, r3
 8001c66:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001c6a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001c6e:	fb01 f303 	mul.w	r3, r1, r3
 8001c72:	68b9      	ldr	r1, [r7, #8]
 8001c74:	440b      	add	r3, r1
 8001c76:	7812      	ldrb	r2, [r2, #0]
 8001c78:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001c7c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001c80:	3301      	adds	r3, #1
 8001c82:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001c86:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001c8a:	7bfb      	ldrb	r3, [r7, #15]
 8001c8c:	429a      	cmp	r2, r3
 8001c8e:	d3d7      	bcc.n	8001c40 <adBmsReadData+0x870>
      }
      adBms6830ParseSCell(tIC, ic, group, &read_buffer[32]);
 8001c90:	69bb      	ldr	r3, [r7, #24]
 8001c92:	3320      	adds	r3, #32
 8001c94:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001c98:	7bf8      	ldrb	r0, [r7, #15]
 8001c9a:	68b9      	ldr	r1, [r7, #8]
 8001c9c:	f001 f944 	bl	8002f28 <adBms6830ParseSCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8001ca6:	e022      	b.n	8001cee <adBmsReadData+0x91e>
      {							
        ic[cic].cccrc.scell_pec = pec_error[cic];
 8001ca8:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001cac:	697a      	ldr	r2, [r7, #20]
 8001cae:	441a      	add	r2, r3
 8001cb0:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001cb4:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001cb8:	fb01 f303 	mul.w	r3, r1, r3
 8001cbc:	68b9      	ldr	r1, [r7, #8]
 8001cbe:	440b      	add	r3, r1
 8001cc0:	7812      	ldrb	r2, [r2, #0]
 8001cc2:	f883 2193 	strb.w	r2, [r3, #403]	@ 0x193
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001cc6:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001cca:	693a      	ldr	r2, [r7, #16]
 8001ccc:	441a      	add	r2, r3
 8001cce:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001cd2:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001cd6:	fb01 f303 	mul.w	r3, r1, r3
 8001cda:	68b9      	ldr	r1, [r7, #8]
 8001cdc:	440b      	add	r3, r1
 8001cde:	7812      	ldrb	r2, [r2, #0]
 8001ce0:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001ce4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001ce8:	3301      	adds	r3, #1
 8001cea:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8001cee:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8001cf2:	7bfb      	ldrb	r3, [r7, #15]
 8001cf4:	429a      	cmp	r2, r3
 8001cf6:	d3d7      	bcc.n	8001ca8 <adBmsReadData+0x8d8>
      }
      break;
 8001cf8:	e094      	b.n	8001e24 <adBmsReadData+0xa54>
    case Rdasall:
      /* 68 byte + 2 byte pec: 
      24 byte gpio data + 20 byte Redundant gpio data +
      24 byte status A(6 byte), B(6 byte), C(4 byte), D(6 byte) & E(2 byte)
      */
      adBms6830ParseAux(tIC, ic, group, &read_buffer[0]);
 8001cfa:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001cfe:	7bf8      	ldrb	r0, [r7, #15]
 8001d00:	69bb      	ldr	r3, [r7, #24]
 8001d02:	68b9      	ldr	r1, [r7, #8]
 8001d04:	f001 ff08 	bl	8003b18 <adBms6830ParseAux>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001d08:	2300      	movs	r3, #0
 8001d0a:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
 8001d0e:	e022      	b.n	8001d56 <adBmsReadData+0x986>
      {
        ic[cic].cccrc.aux_pec = pec_error[cic];
 8001d10:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001d14:	697a      	ldr	r2, [r7, #20]
 8001d16:	441a      	add	r2, r3
 8001d18:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001d1c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001d20:	fb01 f303 	mul.w	r3, r1, r3
 8001d24:	68b9      	ldr	r1, [r7, #8]
 8001d26:	440b      	add	r3, r1
 8001d28:	7812      	ldrb	r2, [r2, #0]
 8001d2a:	f883 2195 	strb.w	r2, [r3, #405]	@ 0x195
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001d2e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001d32:	693a      	ldr	r2, [r7, #16]
 8001d34:	441a      	add	r2, r3
 8001d36:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001d3a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001d3e:	fb01 f303 	mul.w	r3, r1, r3
 8001d42:	68b9      	ldr	r1, [r7, #8]
 8001d44:	440b      	add	r3, r1
 8001d46:	7812      	ldrb	r2, [r2, #0]
 8001d48:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001d4c:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001d50:	3301      	adds	r3, #1
 8001d52:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
 8001d56:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 8001d5a:	7bfb      	ldrb	r3, [r7, #15]
 8001d5c:	429a      	cmp	r2, r3
 8001d5e:	d3d7      	bcc.n	8001d10 <adBmsReadData+0x940>
      }
      adBms6830ParseRAux(tIC, ic, group, &read_buffer[24]);
 8001d60:	69bb      	ldr	r3, [r7, #24]
 8001d62:	3318      	adds	r3, #24
 8001d64:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001d68:	7bf8      	ldrb	r0, [r7, #15]
 8001d6a:	68b9      	ldr	r1, [r7, #8]
 8001d6c:	f002 f924 	bl	8003fb8 <adBms6830ParseRAux>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001d70:	2300      	movs	r3, #0
 8001d72:	f887 3020 	strb.w	r3, [r7, #32]
 8001d76:	e022      	b.n	8001dbe <adBmsReadData+0x9ee>
      {
        ic[cic].cccrc.raux_pec = pec_error[cic];
 8001d78:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001d7c:	697a      	ldr	r2, [r7, #20]
 8001d7e:	441a      	add	r2, r3
 8001d80:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001d84:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001d88:	fb01 f303 	mul.w	r3, r1, r3
 8001d8c:	68b9      	ldr	r1, [r7, #8]
 8001d8e:	440b      	add	r3, r1
 8001d90:	7812      	ldrb	r2, [r2, #0]
 8001d92:	f883 2196 	strb.w	r2, [r3, #406]	@ 0x196
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001d96:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001d9a:	693a      	ldr	r2, [r7, #16]
 8001d9c:	441a      	add	r2, r3
 8001d9e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001da2:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001da6:	fb01 f303 	mul.w	r3, r1, r3
 8001daa:	68b9      	ldr	r1, [r7, #8]
 8001dac:	440b      	add	r3, r1
 8001dae:	7812      	ldrb	r2, [r2, #0]
 8001db0:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001db4:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001db8:	3301      	adds	r3, #1
 8001dba:	f887 3020 	strb.w	r3, [r7, #32]
 8001dbe:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001dc2:	7bfb      	ldrb	r3, [r7, #15]
 8001dc4:	429a      	cmp	r2, r3
 8001dc6:	d3d7      	bcc.n	8001d78 <adBmsReadData+0x9a8>
      }
      adBms6830ParseStatus(tIC, ic, group, &read_buffer[44]);
 8001dc8:	69bb      	ldr	r3, [r7, #24]
 8001dca:	332c      	adds	r3, #44	@ 0x2c
 8001dcc:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001dd0:	7bf8      	ldrb	r0, [r7, #15]
 8001dd2:	68b9      	ldr	r1, [r7, #8]
 8001dd4:	f003 f9c2 	bl	800515c <adBms6830ParseStatus>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001dd8:	2300      	movs	r3, #0
 8001dda:	77fb      	strb	r3, [r7, #31]
 8001ddc:	e01c      	b.n	8001e18 <adBmsReadData+0xa48>
      {
        ic[cic].cccrc.stat_pec = pec_error[cic];
 8001dde:	7ffb      	ldrb	r3, [r7, #31]
 8001de0:	697a      	ldr	r2, [r7, #20]
 8001de2:	441a      	add	r2, r3
 8001de4:	7ffb      	ldrb	r3, [r7, #31]
 8001de6:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001dea:	fb01 f303 	mul.w	r3, r1, r3
 8001dee:	68b9      	ldr	r1, [r7, #8]
 8001df0:	440b      	add	r3, r1
 8001df2:	7812      	ldrb	r2, [r2, #0]
 8001df4:	f883 2197 	strb.w	r2, [r3, #407]	@ 0x197
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001df8:	7ffb      	ldrb	r3, [r7, #31]
 8001dfa:	693a      	ldr	r2, [r7, #16]
 8001dfc:	441a      	add	r2, r3
 8001dfe:	7ffb      	ldrb	r3, [r7, #31]
 8001e00:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001e04:	fb01 f303 	mul.w	r3, r1, r3
 8001e08:	68b9      	ldr	r1, [r7, #8]
 8001e0a:	440b      	add	r3, r1
 8001e0c:	7812      	ldrb	r2, [r2, #0]
 8001e0e:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001e12:	7ffb      	ldrb	r3, [r7, #31]
 8001e14:	3301      	adds	r3, #1
 8001e16:	77fb      	strb	r3, [r7, #31]
 8001e18:	7ffa      	ldrb	r2, [r7, #31]
 8001e1a:	7bfb      	ldrb	r3, [r7, #15]
 8001e1c:	429a      	cmp	r2, r3
 8001e1e:	d3de      	bcc.n	8001dde <adBmsReadData+0xa0e>
      }
      break;
 8001e20:	e000      	b.n	8001e24 <adBmsReadData+0xa54>
      
    default:
      break;
 8001e22:	bf00      	nop
    }
  }
  free(read_buffer);
 8001e24:	69b8      	ldr	r0, [r7, #24]
 8001e26:	f00d f8c1 	bl	800efac <free>
  free(pec_error); 
 8001e2a:	6978      	ldr	r0, [r7, #20]
 8001e2c:	f00d f8be 	bl	800efac <free>
  free(cmd_count); 
 8001e30:	6938      	ldr	r0, [r7, #16]
 8001e32:	f00d f8bb 	bl	800efac <free>
}
 8001e36:	bf00      	nop
 8001e38:	3738      	adds	r7, #56	@ 0x38
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bd80      	pop	{r7, pc}
 8001e3e:	bf00      	nop

08001e40 <adBms6830_Adcv>:
CONT cont,
DCP dcp,
RSTF rstf,
OW_C_S owcs
)
{
 8001e40:	b590      	push	{r4, r7, lr}
 8001e42:	b085      	sub	sp, #20
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	4604      	mov	r4, r0
 8001e48:	4608      	mov	r0, r1
 8001e4a:	4611      	mov	r1, r2
 8001e4c:	461a      	mov	r2, r3
 8001e4e:	4623      	mov	r3, r4
 8001e50:	71fb      	strb	r3, [r7, #7]
 8001e52:	4603      	mov	r3, r0
 8001e54:	71bb      	strb	r3, [r7, #6]
 8001e56:	460b      	mov	r3, r1
 8001e58:	717b      	strb	r3, [r7, #5]
 8001e5a:	4613      	mov	r3, r2
 8001e5c:	713b      	strb	r3, [r7, #4]
  uint8_t cmd[2];
  cmd[0] = 0x02 + rd;
 8001e5e:	79fb      	ldrb	r3, [r7, #7]
 8001e60:	3302      	adds	r3, #2
 8001e62:	b2db      	uxtb	r3, r3
 8001e64:	733b      	strb	r3, [r7, #12]
  cmd[1] = (cont<<7)+(dcp<<4)+(rstf<<2)+(owcs & 0x03) + 0x60;
 8001e66:	79bb      	ldrb	r3, [r7, #6]
 8001e68:	01db      	lsls	r3, r3, #7
 8001e6a:	b2da      	uxtb	r2, r3
 8001e6c:	797b      	ldrb	r3, [r7, #5]
 8001e6e:	011b      	lsls	r3, r3, #4
 8001e70:	b2db      	uxtb	r3, r3
 8001e72:	4413      	add	r3, r2
 8001e74:	b2da      	uxtb	r2, r3
 8001e76:	793b      	ldrb	r3, [r7, #4]
 8001e78:	009b      	lsls	r3, r3, #2
 8001e7a:	b2db      	uxtb	r3, r3
 8001e7c:	4413      	add	r3, r2
 8001e7e:	b2da      	uxtb	r2, r3
 8001e80:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001e84:	f003 0303 	and.w	r3, r3, #3
 8001e88:	b2db      	uxtb	r3, r3
 8001e8a:	4413      	add	r3, r2
 8001e8c:	b2db      	uxtb	r3, r3
 8001e8e:	3360      	adds	r3, #96	@ 0x60
 8001e90:	b2db      	uxtb	r3, r3
 8001e92:	737b      	strb	r3, [r7, #13]
  spiSendCmd(cmd);
 8001e94:	f107 030c 	add.w	r3, r7, #12
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f7ff f969 	bl	8001170 <spiSendCmd>
}
 8001e9e:	bf00      	nop
 8001ea0:	3714      	adds	r7, #20
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bd90      	pop	{r4, r7, pc}

08001ea6 <adBms6830_Snap>:
* @return None
*
*******************************************************************************
*/
void adBms6830_Snap()
{
 8001ea6:	b580      	push	{r7, lr}
 8001ea8:	b082      	sub	sp, #8
 8001eaa:	af00      	add	r7, sp, #0
  uint8_t cmd[2];
  cmd[0] = 0x00;
 8001eac:	2300      	movs	r3, #0
 8001eae:	713b      	strb	r3, [r7, #4]
  cmd[1] = 0x2D;
 8001eb0:	232d      	movs	r3, #45	@ 0x2d
 8001eb2:	717b      	strb	r3, [r7, #5]
  spiSendCmd(cmd);
 8001eb4:	1d3b      	adds	r3, r7, #4
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	f7ff f95a 	bl	8001170 <spiSendCmd>
}
 8001ebc:	bf00      	nop
 8001ebe:	3708      	adds	r7, #8
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	bd80      	pop	{r7, pc}

08001ec4 <adBms6830_Unsnap>:
* @return None
*
*******************************************************************************
*/
void adBms6830_Unsnap()
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b082      	sub	sp, #8
 8001ec8:	af00      	add	r7, sp, #0
  uint8_t cmd[2];
  cmd[0] = 0x00;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	713b      	strb	r3, [r7, #4]
  cmd[1] = 0x2F;
 8001ece:	232f      	movs	r3, #47	@ 0x2f
 8001ed0:	717b      	strb	r3, [r7, #5]
  spiSendCmd(cmd);
 8001ed2:	1d3b      	adds	r3, r7, #4
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	f7ff f94b 	bl	8001170 <spiSendCmd>
}
 8001eda:	bf00      	nop
 8001edc:	3708      	adds	r7, #8
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bd80      	pop	{r7, pc}

08001ee2 <adBms6830ParseConfiga>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseConfiga(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 8001ee2:	b580      	push	{r7, lr}
 8001ee4:	b086      	sub	sp, #24
 8001ee6:	af00      	add	r7, sp, #0
 8001ee8:	4603      	mov	r3, r0
 8001eea:	60b9      	str	r1, [r7, #8]
 8001eec:	607a      	str	r2, [r7, #4]
 8001eee:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	75bb      	strb	r3, [r7, #22]
 8001ef8:	e133      	b.n	8002162 <adBms6830ParseConfiga+0x280>
  {
    memcpy(&ic[curr_ic].configa.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 8001efa:	7dbb      	ldrb	r3, [r7, #22]
 8001efc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8001f00:	fb02 f303 	mul.w	r3, r2, r3
 8001f04:	68ba      	ldr	r2, [r7, #8]
 8001f06:	4413      	add	r3, r2
 8001f08:	f203 1025 	addw	r0, r3, #293	@ 0x125
 8001f0c:	7dfb      	ldrb	r3, [r7, #23]
 8001f0e:	687a      	ldr	r2, [r7, #4]
 8001f10:	4413      	add	r3, r2
 8001f12:	2208      	movs	r2, #8
 8001f14:	4619      	mov	r1, r3
 8001f16:	f00e fccf 	bl	80108b8 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 8001f1a:	7dbb      	ldrb	r3, [r7, #22]
 8001f1c:	3301      	adds	r3, #1
 8001f1e:	b2db      	uxtb	r3, r3
 8001f20:	00db      	lsls	r3, r3, #3
 8001f22:	75fb      	strb	r3, [r7, #23]

    ic[curr_ic].rx_cfga.cth = (ic[curr_ic].configa.rx_data[0] & 0x07);
 8001f24:	7dbb      	ldrb	r3, [r7, #22]
 8001f26:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8001f2a:	fb02 f303 	mul.w	r3, r2, r3
 8001f2e:	68ba      	ldr	r2, [r7, #8]
 8001f30:	4413      	add	r3, r2
 8001f32:	f893 1125 	ldrb.w	r1, [r3, #293]	@ 0x125
 8001f36:	7dbb      	ldrb	r3, [r7, #22]
 8001f38:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8001f3c:	fb02 f303 	mul.w	r3, r2, r3
 8001f40:	68ba      	ldr	r2, [r7, #8]
 8001f42:	441a      	add	r2, r3
 8001f44:	460b      	mov	r3, r1
 8001f46:	f003 0307 	and.w	r3, r3, #7
 8001f4a:	b2d9      	uxtb	r1, r3
 8001f4c:	7993      	ldrb	r3, [r2, #6]
 8001f4e:	f361 0343 	bfi	r3, r1, #1, #3
 8001f52:	7193      	strb	r3, [r2, #6]
    ic[curr_ic].rx_cfga.refon   = (ic[curr_ic].configa.rx_data[0] & 0x80) >> 7;
 8001f54:	7dbb      	ldrb	r3, [r7, #22]
 8001f56:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8001f5a:	fb02 f303 	mul.w	r3, r2, r3
 8001f5e:	68ba      	ldr	r2, [r7, #8]
 8001f60:	4413      	add	r3, r2
 8001f62:	f893 3125 	ldrb.w	r3, [r3, #293]	@ 0x125
 8001f66:	09db      	lsrs	r3, r3, #7
 8001f68:	b2d9      	uxtb	r1, r3
 8001f6a:	7dbb      	ldrb	r3, [r7, #22]
 8001f6c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8001f70:	fb02 f303 	mul.w	r3, r2, r3
 8001f74:	68ba      	ldr	r2, [r7, #8]
 8001f76:	441a      	add	r2, r3
 8001f78:	460b      	mov	r3, r1
 8001f7a:	f003 0301 	and.w	r3, r3, #1
 8001f7e:	b2d9      	uxtb	r1, r3
 8001f80:	7993      	ldrb	r3, [r2, #6]
 8001f82:	f361 0300 	bfi	r3, r1, #0, #1
 8001f86:	7193      	strb	r3, [r2, #6]

    ic[curr_ic].rx_cfga.flag_d  = (ic[curr_ic].configa.rx_data[1] & 0xFF);
 8001f88:	7dbb      	ldrb	r3, [r7, #22]
 8001f8a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8001f8e:	fb02 f303 	mul.w	r3, r2, r3
 8001f92:	68ba      	ldr	r2, [r7, #8]
 8001f94:	441a      	add	r2, r3
 8001f96:	7dbb      	ldrb	r3, [r7, #22]
 8001f98:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001f9c:	fb01 f303 	mul.w	r3, r1, r3
 8001fa0:	68b9      	ldr	r1, [r7, #8]
 8001fa2:	440b      	add	r3, r1
 8001fa4:	f892 2126 	ldrb.w	r2, [r2, #294]	@ 0x126
 8001fa8:	71da      	strb	r2, [r3, #7]

    ic[curr_ic].rx_cfga.soakon   = (ic[curr_ic].configa.rx_data[2] & 0x80) >> 7;
 8001faa:	7dbb      	ldrb	r3, [r7, #22]
 8001fac:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8001fb0:	fb02 f303 	mul.w	r3, r2, r3
 8001fb4:	68ba      	ldr	r2, [r7, #8]
 8001fb6:	4413      	add	r3, r2
 8001fb8:	f893 3127 	ldrb.w	r3, [r3, #295]	@ 0x127
 8001fbc:	09db      	lsrs	r3, r3, #7
 8001fbe:	b2d9      	uxtb	r1, r3
 8001fc0:	7dbb      	ldrb	r3, [r7, #22]
 8001fc2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8001fc6:	fb02 f303 	mul.w	r3, r2, r3
 8001fca:	68ba      	ldr	r2, [r7, #8]
 8001fcc:	441a      	add	r2, r3
 8001fce:	460b      	mov	r3, r1
 8001fd0:	f003 0301 	and.w	r3, r3, #1
 8001fd4:	b2d9      	uxtb	r1, r3
 8001fd6:	7a13      	ldrb	r3, [r2, #8]
 8001fd8:	f361 0300 	bfi	r3, r1, #0, #1
 8001fdc:	7213      	strb	r3, [r2, #8]
    ic[curr_ic].rx_cfga.owrng    = (((ic[curr_ic].configa.rx_data[2] & 0x40) >> 6));
 8001fde:	7dbb      	ldrb	r3, [r7, #22]
 8001fe0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8001fe4:	fb02 f303 	mul.w	r3, r2, r3
 8001fe8:	68ba      	ldr	r2, [r7, #8]
 8001fea:	4413      	add	r3, r2
 8001fec:	f893 3127 	ldrb.w	r3, [r3, #295]	@ 0x127
 8001ff0:	1199      	asrs	r1, r3, #6
 8001ff2:	7dbb      	ldrb	r3, [r7, #22]
 8001ff4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8001ff8:	fb02 f303 	mul.w	r3, r2, r3
 8001ffc:	68ba      	ldr	r2, [r7, #8]
 8001ffe:	441a      	add	r2, r3
 8002000:	460b      	mov	r3, r1
 8002002:	f003 0301 	and.w	r3, r3, #1
 8002006:	b2d9      	uxtb	r1, r3
 8002008:	7a13      	ldrb	r3, [r2, #8]
 800200a:	f361 0341 	bfi	r3, r1, #1, #1
 800200e:	7213      	strb	r3, [r2, #8]
    ic[curr_ic].rx_cfga.owa    = ( (ic[curr_ic].configa.rx_data[2] & 0x38) >> 3);
 8002010:	7dbb      	ldrb	r3, [r7, #22]
 8002012:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002016:	fb02 f303 	mul.w	r3, r2, r3
 800201a:	68ba      	ldr	r2, [r7, #8]
 800201c:	4413      	add	r3, r2
 800201e:	f893 3127 	ldrb.w	r3, [r3, #295]	@ 0x127
 8002022:	10d9      	asrs	r1, r3, #3
 8002024:	7dbb      	ldrb	r3, [r7, #22]
 8002026:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800202a:	fb02 f303 	mul.w	r3, r2, r3
 800202e:	68ba      	ldr	r2, [r7, #8]
 8002030:	441a      	add	r2, r3
 8002032:	460b      	mov	r3, r1
 8002034:	f003 0307 	and.w	r3, r3, #7
 8002038:	b2d9      	uxtb	r1, r3
 800203a:	7a13      	ldrb	r3, [r2, #8]
 800203c:	f361 0384 	bfi	r3, r1, #2, #3
 8002040:	7213      	strb	r3, [r2, #8]

    ic[curr_ic].rx_cfga.gpo        = ( (ic[curr_ic].configa.rx_data[3] & 0xFF)| ((ic[curr_ic].configa.rx_data[4] & 0x03) << 8) );
 8002042:	7dbb      	ldrb	r3, [r7, #22]
 8002044:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002048:	fb02 f303 	mul.w	r3, r2, r3
 800204c:	68ba      	ldr	r2, [r7, #8]
 800204e:	4413      	add	r3, r2
 8002050:	f893 3128 	ldrb.w	r3, [r3, #296]	@ 0x128
 8002054:	b21a      	sxth	r2, r3
 8002056:	7dbb      	ldrb	r3, [r7, #22]
 8002058:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800205c:	fb01 f303 	mul.w	r3, r1, r3
 8002060:	68b9      	ldr	r1, [r7, #8]
 8002062:	440b      	add	r3, r1
 8002064:	f893 3129 	ldrb.w	r3, [r3, #297]	@ 0x129
 8002068:	b21b      	sxth	r3, r3
 800206a:	021b      	lsls	r3, r3, #8
 800206c:	b21b      	sxth	r3, r3
 800206e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002072:	b21b      	sxth	r3, r3
 8002074:	4313      	orrs	r3, r2
 8002076:	b219      	sxth	r1, r3
 8002078:	7dbb      	ldrb	r3, [r7, #22]
 800207a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800207e:	fb02 f303 	mul.w	r3, r2, r3
 8002082:	68ba      	ldr	r2, [r7, #8]
 8002084:	441a      	add	r2, r3
 8002086:	460b      	mov	r3, r1
 8002088:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800208c:	b299      	uxth	r1, r3
 800208e:	8913      	ldrh	r3, [r2, #8]
 8002090:	f361 134e 	bfi	r3, r1, #5, #10
 8002094:	8113      	strh	r3, [r2, #8]

    ic[curr_ic].rx_cfga.snap   = ((ic[curr_ic].configa.rx_data[5] & 0x20) >> 5);
 8002096:	7dbb      	ldrb	r3, [r7, #22]
 8002098:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800209c:	fb02 f303 	mul.w	r3, r2, r3
 80020a0:	68ba      	ldr	r2, [r7, #8]
 80020a2:	4413      	add	r3, r2
 80020a4:	f893 312a 	ldrb.w	r3, [r3, #298]	@ 0x12a
 80020a8:	1159      	asrs	r1, r3, #5
 80020aa:	7dbb      	ldrb	r3, [r7, #22]
 80020ac:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80020b0:	fb02 f303 	mul.w	r3, r2, r3
 80020b4:	68ba      	ldr	r2, [r7, #8]
 80020b6:	441a      	add	r2, r3
 80020b8:	460b      	mov	r3, r1
 80020ba:	f003 0301 	and.w	r3, r3, #1
 80020be:	b2d9      	uxtb	r1, r3
 80020c0:	7a53      	ldrb	r3, [r2, #9]
 80020c2:	f361 13c7 	bfi	r3, r1, #7, #1
 80020c6:	7253      	strb	r3, [r2, #9]
    ic[curr_ic].rx_cfga.mute_st   = ((ic[curr_ic].configa.rx_data[5] & 0x10) >> 4);
 80020c8:	7dbb      	ldrb	r3, [r7, #22]
 80020ca:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80020ce:	fb02 f303 	mul.w	r3, r2, r3
 80020d2:	68ba      	ldr	r2, [r7, #8]
 80020d4:	4413      	add	r3, r2
 80020d6:	f893 312a 	ldrb.w	r3, [r3, #298]	@ 0x12a
 80020da:	1119      	asrs	r1, r3, #4
 80020dc:	7dbb      	ldrb	r3, [r7, #22]
 80020de:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80020e2:	fb02 f303 	mul.w	r3, r2, r3
 80020e6:	68ba      	ldr	r2, [r7, #8]
 80020e8:	441a      	add	r2, r3
 80020ea:	460b      	mov	r3, r1
 80020ec:	f003 0301 	and.w	r3, r3, #1
 80020f0:	b2d9      	uxtb	r1, r3
 80020f2:	7a93      	ldrb	r3, [r2, #10]
 80020f4:	f361 0300 	bfi	r3, r1, #0, #1
 80020f8:	7293      	strb	r3, [r2, #10]
    ic[curr_ic].rx_cfga.comm_bk   = ((ic[curr_ic].configa.rx_data[5] & 0x08) >> 3);
 80020fa:	7dbb      	ldrb	r3, [r7, #22]
 80020fc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002100:	fb02 f303 	mul.w	r3, r2, r3
 8002104:	68ba      	ldr	r2, [r7, #8]
 8002106:	4413      	add	r3, r2
 8002108:	f893 312a 	ldrb.w	r3, [r3, #298]	@ 0x12a
 800210c:	10d9      	asrs	r1, r3, #3
 800210e:	7dbb      	ldrb	r3, [r7, #22]
 8002110:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002114:	fb02 f303 	mul.w	r3, r2, r3
 8002118:	68ba      	ldr	r2, [r7, #8]
 800211a:	441a      	add	r2, r3
 800211c:	460b      	mov	r3, r1
 800211e:	f003 0301 	and.w	r3, r3, #1
 8002122:	b2d9      	uxtb	r1, r3
 8002124:	7a93      	ldrb	r3, [r2, #10]
 8002126:	f361 0341 	bfi	r3, r1, #1, #1
 800212a:	7293      	strb	r3, [r2, #10]
    ic[curr_ic].rx_cfga.fc   = ((ic[curr_ic].configa.rx_data[5] & 0x07) >> 0);
 800212c:	7dbb      	ldrb	r3, [r7, #22]
 800212e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002132:	fb02 f303 	mul.w	r3, r2, r3
 8002136:	68ba      	ldr	r2, [r7, #8]
 8002138:	4413      	add	r3, r2
 800213a:	f893 112a 	ldrb.w	r1, [r3, #298]	@ 0x12a
 800213e:	7dbb      	ldrb	r3, [r7, #22]
 8002140:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002144:	fb02 f303 	mul.w	r3, r2, r3
 8002148:	68ba      	ldr	r2, [r7, #8]
 800214a:	441a      	add	r2, r3
 800214c:	460b      	mov	r3, r1
 800214e:	f003 0307 	and.w	r3, r3, #7
 8002152:	b2d9      	uxtb	r1, r3
 8002154:	7a93      	ldrb	r3, [r2, #10]
 8002156:	f361 0384 	bfi	r3, r1, #2, #3
 800215a:	7293      	strb	r3, [r2, #10]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800215c:	7dbb      	ldrb	r3, [r7, #22]
 800215e:	3301      	adds	r3, #1
 8002160:	75bb      	strb	r3, [r7, #22]
 8002162:	7dba      	ldrb	r2, [r7, #22]
 8002164:	7bfb      	ldrb	r3, [r7, #15]
 8002166:	429a      	cmp	r2, r3
 8002168:	f4ff aec7 	bcc.w	8001efa <adBms6830ParseConfiga+0x18>
  }
}
 800216c:	bf00      	nop
 800216e:	bf00      	nop
 8002170:	3718      	adds	r7, #24
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}

08002176 <adBms6830ParseConfigb>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseConfigb(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 8002176:	b580      	push	{r7, lr}
 8002178:	b086      	sub	sp, #24
 800217a:	af00      	add	r7, sp, #0
 800217c:	4603      	mov	r3, r0
 800217e:	60b9      	str	r1, [r7, #8]
 8002180:	607a      	str	r2, [r7, #4]
 8002182:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 8002184:	2300      	movs	r3, #0
 8002186:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8002188:	2300      	movs	r3, #0
 800218a:	75bb      	strb	r3, [r7, #22]
 800218c:	e0c8      	b.n	8002320 <adBms6830ParseConfigb+0x1aa>
  {
    memcpy(&ic[curr_ic].configb.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 800218e:	7dbb      	ldrb	r3, [r7, #22]
 8002190:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002194:	fb02 f303 	mul.w	r3, r2, r3
 8002198:	68ba      	ldr	r2, [r7, #8]
 800219a:	4413      	add	r3, r2
 800219c:	f203 1033 	addw	r0, r3, #307	@ 0x133
 80021a0:	7dfb      	ldrb	r3, [r7, #23]
 80021a2:	687a      	ldr	r2, [r7, #4]
 80021a4:	4413      	add	r3, r2
 80021a6:	2208      	movs	r2, #8
 80021a8:	4619      	mov	r1, r3
 80021aa:	f00e fb85 	bl	80108b8 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 80021ae:	7dbb      	ldrb	r3, [r7, #22]
 80021b0:	3301      	adds	r3, #1
 80021b2:	b2db      	uxtb	r3, r3
 80021b4:	00db      	lsls	r3, r3, #3
 80021b6:	75fb      	strb	r3, [r7, #23]

    ic[curr_ic].rx_cfgb.vuv = ((ic[curr_ic].configb.rx_data[0])  | ((ic[curr_ic].configb.rx_data[1] & 0x0F) << 8));
 80021b8:	7dbb      	ldrb	r3, [r7, #22]
 80021ba:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80021be:	fb02 f303 	mul.w	r3, r2, r3
 80021c2:	68ba      	ldr	r2, [r7, #8]
 80021c4:	4413      	add	r3, r2
 80021c6:	f893 3133 	ldrb.w	r3, [r3, #307]	@ 0x133
 80021ca:	b21a      	sxth	r2, r3
 80021cc:	7dbb      	ldrb	r3, [r7, #22]
 80021ce:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80021d2:	fb01 f303 	mul.w	r3, r1, r3
 80021d6:	68b9      	ldr	r1, [r7, #8]
 80021d8:	440b      	add	r3, r1
 80021da:	f893 3134 	ldrb.w	r3, [r3, #308]	@ 0x134
 80021de:	b21b      	sxth	r3, r3
 80021e0:	021b      	lsls	r3, r3, #8
 80021e2:	b21b      	sxth	r3, r3
 80021e4:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80021e8:	b21b      	sxth	r3, r3
 80021ea:	4313      	orrs	r3, r2
 80021ec:	b219      	sxth	r1, r3
 80021ee:	7dbb      	ldrb	r3, [r7, #22]
 80021f0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80021f4:	fb02 f303 	mul.w	r3, r2, r3
 80021f8:	68ba      	ldr	r2, [r7, #8]
 80021fa:	4413      	add	r3, r2
 80021fc:	b28a      	uxth	r2, r1
 80021fe:	829a      	strh	r2, [r3, #20]
    ic[curr_ic].rx_cfgb.vov  = (ic[curr_ic].configb.rx_data[2]<<4)+((ic[curr_ic].configb.rx_data[1] &0xF0)>>4)  ;
 8002200:	7dbb      	ldrb	r3, [r7, #22]
 8002202:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002206:	fb02 f303 	mul.w	r3, r2, r3
 800220a:	68ba      	ldr	r2, [r7, #8]
 800220c:	4413      	add	r3, r2
 800220e:	f893 3135 	ldrb.w	r3, [r3, #309]	@ 0x135
 8002212:	011b      	lsls	r3, r3, #4
 8002214:	b29a      	uxth	r2, r3
 8002216:	7dbb      	ldrb	r3, [r7, #22]
 8002218:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800221c:	fb01 f303 	mul.w	r3, r1, r3
 8002220:	68b9      	ldr	r1, [r7, #8]
 8002222:	440b      	add	r3, r1
 8002224:	f893 3134 	ldrb.w	r3, [r3, #308]	@ 0x134
 8002228:	091b      	lsrs	r3, r3, #4
 800222a:	b2db      	uxtb	r3, r3
 800222c:	4618      	mov	r0, r3
 800222e:	7dbb      	ldrb	r3, [r7, #22]
 8002230:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8002234:	fb01 f303 	mul.w	r3, r1, r3
 8002238:	68b9      	ldr	r1, [r7, #8]
 800223a:	440b      	add	r3, r1
 800223c:	4402      	add	r2, r0
 800223e:	b292      	uxth	r2, r2
 8002240:	82da      	strh	r2, [r3, #22]
    ic[curr_ic].rx_cfgb.dtmen = (((ic[curr_ic].configb.rx_data[3] & 0x80) >> 7));
 8002242:	7dbb      	ldrb	r3, [r7, #22]
 8002244:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002248:	fb02 f303 	mul.w	r3, r2, r3
 800224c:	68ba      	ldr	r2, [r7, #8]
 800224e:	4413      	add	r3, r2
 8002250:	f893 3136 	ldrb.w	r3, [r3, #310]	@ 0x136
 8002254:	09db      	lsrs	r3, r3, #7
 8002256:	b2d9      	uxtb	r1, r3
 8002258:	7dbb      	ldrb	r3, [r7, #22]
 800225a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800225e:	fb02 f303 	mul.w	r3, r2, r3
 8002262:	68ba      	ldr	r2, [r7, #8]
 8002264:	441a      	add	r2, r3
 8002266:	460b      	mov	r3, r1
 8002268:	f003 0301 	and.w	r3, r3, #1
 800226c:	b2d9      	uxtb	r1, r3
 800226e:	7e13      	ldrb	r3, [r2, #24]
 8002270:	f361 0300 	bfi	r3, r1, #0, #1
 8002274:	7613      	strb	r3, [r2, #24]
    ic[curr_ic].rx_cfgb.dtrng= ((ic[curr_ic].configb.rx_data[3] & 0x40) >> 6);
 8002276:	7dbb      	ldrb	r3, [r7, #22]
 8002278:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800227c:	fb02 f303 	mul.w	r3, r2, r3
 8002280:	68ba      	ldr	r2, [r7, #8]
 8002282:	4413      	add	r3, r2
 8002284:	f893 3136 	ldrb.w	r3, [r3, #310]	@ 0x136
 8002288:	1199      	asrs	r1, r3, #6
 800228a:	7dbb      	ldrb	r3, [r7, #22]
 800228c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002290:	fb02 f303 	mul.w	r3, r2, r3
 8002294:	68ba      	ldr	r2, [r7, #8]
 8002296:	441a      	add	r2, r3
 8002298:	460b      	mov	r3, r1
 800229a:	f003 0301 	and.w	r3, r3, #1
 800229e:	b2d9      	uxtb	r1, r3
 80022a0:	7e13      	ldrb	r3, [r2, #24]
 80022a2:	f361 0341 	bfi	r3, r1, #1, #1
 80022a6:	7613      	strb	r3, [r2, #24]
    ic[curr_ic].rx_cfgb.dcto   = ((ic[curr_ic].configb.rx_data[3] & 0x3F));
 80022a8:	7dbb      	ldrb	r3, [r7, #22]
 80022aa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80022ae:	fb02 f303 	mul.w	r3, r2, r3
 80022b2:	68ba      	ldr	r2, [r7, #8]
 80022b4:	4413      	add	r3, r2
 80022b6:	f893 1136 	ldrb.w	r1, [r3, #310]	@ 0x136
 80022ba:	7dbb      	ldrb	r3, [r7, #22]
 80022bc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80022c0:	fb02 f303 	mul.w	r3, r2, r3
 80022c4:	68ba      	ldr	r2, [r7, #8]
 80022c6:	441a      	add	r2, r3
 80022c8:	460b      	mov	r3, r1
 80022ca:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80022ce:	b2d9      	uxtb	r1, r3
 80022d0:	7e13      	ldrb	r3, [r2, #24]
 80022d2:	f361 0387 	bfi	r3, r1, #2, #6
 80022d6:	7613      	strb	r3, [r2, #24]
    ic[curr_ic].rx_cfgb.dcc = ((ic[curr_ic].configb.rx_data[4]) | ((ic[curr_ic].configb.rx_data[5] & 0xFF) << 8));
 80022d8:	7dbb      	ldrb	r3, [r7, #22]
 80022da:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80022de:	fb02 f303 	mul.w	r3, r2, r3
 80022e2:	68ba      	ldr	r2, [r7, #8]
 80022e4:	4413      	add	r3, r2
 80022e6:	f893 3137 	ldrb.w	r3, [r3, #311]	@ 0x137
 80022ea:	b21a      	sxth	r2, r3
 80022ec:	7dbb      	ldrb	r3, [r7, #22]
 80022ee:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80022f2:	fb01 f303 	mul.w	r3, r1, r3
 80022f6:	68b9      	ldr	r1, [r7, #8]
 80022f8:	440b      	add	r3, r1
 80022fa:	f893 3138 	ldrb.w	r3, [r3, #312]	@ 0x138
 80022fe:	b21b      	sxth	r3, r3
 8002300:	021b      	lsls	r3, r3, #8
 8002302:	b21b      	sxth	r3, r3
 8002304:	4313      	orrs	r3, r2
 8002306:	b219      	sxth	r1, r3
 8002308:	7dbb      	ldrb	r3, [r7, #22]
 800230a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800230e:	fb02 f303 	mul.w	r3, r2, r3
 8002312:	68ba      	ldr	r2, [r7, #8]
 8002314:	4413      	add	r3, r2
 8002316:	b28a      	uxth	r2, r1
 8002318:	835a      	strh	r2, [r3, #26]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800231a:	7dbb      	ldrb	r3, [r7, #22]
 800231c:	3301      	adds	r3, #1
 800231e:	75bb      	strb	r3, [r7, #22]
 8002320:	7dba      	ldrb	r2, [r7, #22]
 8002322:	7bfb      	ldrb	r3, [r7, #15]
 8002324:	429a      	cmp	r2, r3
 8002326:	f4ff af32 	bcc.w	800218e <adBms6830ParseConfigb+0x18>
  }
}
 800232a:	bf00      	nop
 800232c:	bf00      	nop
 800232e:	3718      	adds	r7, #24
 8002330:	46bd      	mov	sp, r7
 8002332:	bd80      	pop	{r7, pc}

08002334 <adBms6830ParseConfig>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseConfig(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *data)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b084      	sub	sp, #16
 8002338:	af00      	add	r7, sp, #0
 800233a:	60b9      	str	r1, [r7, #8]
 800233c:	607b      	str	r3, [r7, #4]
 800233e:	4603      	mov	r3, r0
 8002340:	73fb      	strb	r3, [r7, #15]
 8002342:	4613      	mov	r3, r2
 8002344:	73bb      	strb	r3, [r7, #14]
  switch (grp)
 8002346:	7bbb      	ldrb	r3, [r7, #14]
 8002348:	2b01      	cmp	r3, #1
 800234a:	d002      	beq.n	8002352 <adBms6830ParseConfig+0x1e>
 800234c:	2b02      	cmp	r3, #2
 800234e:	d007      	beq.n	8002360 <adBms6830ParseConfig+0x2c>
  case B:
    adBms6830ParseConfigb(tIC, &ic[0], &data[0]);
    break;

  default:
    break;
 8002350:	e00d      	b.n	800236e <adBms6830ParseConfig+0x3a>
    adBms6830ParseConfiga(tIC, &ic[0], &data[0]);
 8002352:	7bfb      	ldrb	r3, [r7, #15]
 8002354:	687a      	ldr	r2, [r7, #4]
 8002356:	68b9      	ldr	r1, [r7, #8]
 8002358:	4618      	mov	r0, r3
 800235a:	f7ff fdc2 	bl	8001ee2 <adBms6830ParseConfiga>
    break;
 800235e:	e006      	b.n	800236e <adBms6830ParseConfig+0x3a>
    adBms6830ParseConfigb(tIC, &ic[0], &data[0]);
 8002360:	7bfb      	ldrb	r3, [r7, #15]
 8002362:	687a      	ldr	r2, [r7, #4]
 8002364:	68b9      	ldr	r1, [r7, #8]
 8002366:	4618      	mov	r0, r3
 8002368:	f7ff ff05 	bl	8002176 <adBms6830ParseConfigb>
    break;
 800236c:	bf00      	nop
  }
}
 800236e:	bf00      	nop
 8002370:	3710      	adds	r7, #16
 8002372:	46bd      	mov	sp, r7
 8002374:	bd80      	pop	{r7, pc}
	...

08002378 <adBms6830ParseCell>:
 *
 *******************************************************************************
*/
/* Parse cell voltages */
void adBms6830ParseCell(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *cv_data)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b086      	sub	sp, #24
 800237c:	af00      	add	r7, sp, #0
 800237e:	60b9      	str	r1, [r7, #8]
 8002380:	607b      	str	r3, [r7, #4]
 8002382:	4603      	mov	r3, r0
 8002384:	73fb      	strb	r3, [r7, #15]
 8002386:	4613      	mov	r3, r2
 8002388:	73bb      	strb	r3, [r7, #14]
  uint8_t *data, data_size, address = 0;
 800238a:	2300      	movs	r3, #0
 800238c:	75bb      	strb	r3, [r7, #22]
  if(grp == ALL_GRP){data_size = RDCVALL_SIZE;}
 800238e:	7bbb      	ldrb	r3, [r7, #14]
 8002390:	2b00      	cmp	r3, #0
 8002392:	d102      	bne.n	800239a <adBms6830ParseCell+0x22>
 8002394:	2322      	movs	r3, #34	@ 0x22
 8002396:	75fb      	strb	r3, [r7, #23]
 8002398:	e001      	b.n	800239e <adBms6830ParseCell+0x26>
  else {data_size = RX_DATA;}
 800239a:	2308      	movs	r3, #8
 800239c:	75fb      	strb	r3, [r7, #23]
  data = (uint8_t *)calloc(data_size, sizeof(uint8_t));
 800239e:	7dfb      	ldrb	r3, [r7, #23]
 80023a0:	2101      	movs	r1, #1
 80023a2:	4618      	mov	r0, r3
 80023a4:	f00c fb02 	bl	800e9ac <calloc>
 80023a8:	4603      	mov	r3, r0
 80023aa:	613b      	str	r3, [r7, #16]
  if(data == NULL)
 80023ac:	693b      	ldr	r3, [r7, #16]
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d105      	bne.n	80023be <adBms6830ParseCell+0x46>
  {
    #ifdef MBED
    pc.printf(" Failed to allocate parse cell memory \n");
    #else
    printf(" Failed to allocate parse cell memory \n");
 80023b2:	488e      	ldr	r0, [pc, #568]	@ (80025ec <adBms6830ParseCell+0x274>)
 80023b4:	f00e fa1c 	bl	80107f0 <puts>
    #endif
    exit(0);
 80023b8:	2000      	movs	r0, #0
 80023ba:	f00c fb13 	bl	800e9e4 <exit>
  }
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80023be:	2300      	movs	r3, #0
 80023c0:	757b      	strb	r3, [r7, #21]
 80023c2:	e2a9      	b.n	8002918 <adBms6830ParseCell+0x5a0>
  {
    memcpy(&data[0], &cv_data[address], data_size); /* dst , src , size */
 80023c4:	7dbb      	ldrb	r3, [r7, #22]
 80023c6:	687a      	ldr	r2, [r7, #4]
 80023c8:	4413      	add	r3, r2
 80023ca:	7dfa      	ldrb	r2, [r7, #23]
 80023cc:	4619      	mov	r1, r3
 80023ce:	6938      	ldr	r0, [r7, #16]
 80023d0:	f00e fa72 	bl	80108b8 <memcpy>
    address = ((curr_ic+1) * (data_size));
 80023d4:	7d7b      	ldrb	r3, [r7, #21]
 80023d6:	3301      	adds	r3, #1
 80023d8:	b2db      	uxtb	r3, r3
 80023da:	7dfa      	ldrb	r2, [r7, #23]
 80023dc:	fb12 f303 	smulbb	r3, r2, r3
 80023e0:	75bb      	strb	r3, [r7, #22]
    switch (grp)
 80023e2:	7bbb      	ldrb	r3, [r7, #14]
 80023e4:	2b06      	cmp	r3, #6
 80023e6:	f200 8293 	bhi.w	8002910 <adBms6830ParseCell+0x598>
 80023ea:	a201      	add	r2, pc, #4	@ (adr r2, 80023f0 <adBms6830ParseCell+0x78>)
 80023ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023f0:	08002691 	.word	0x08002691
 80023f4:	0800240d 	.word	0x0800240d
 80023f8:	08002485 	.word	0x08002485
 80023fc:	080024fd 	.word	0x080024fd
 8002400:	08002575 	.word	0x08002575
 8002404:	080025f1 	.word	0x080025f1
 8002408:	08002669 	.word	0x08002669
    {
    case A: /* Cell Register group A */
      ic[curr_ic].cell.c_codes[0] = (data[0] + (data[1] << 8));
 800240c:	693b      	ldr	r3, [r7, #16]
 800240e:	781b      	ldrb	r3, [r3, #0]
 8002410:	461a      	mov	r2, r3
 8002412:	693b      	ldr	r3, [r7, #16]
 8002414:	3301      	adds	r3, #1
 8002416:	781b      	ldrb	r3, [r3, #0]
 8002418:	021b      	lsls	r3, r3, #8
 800241a:	b29b      	uxth	r3, r3
 800241c:	4413      	add	r3, r2
 800241e:	b299      	uxth	r1, r3
 8002420:	7d7b      	ldrb	r3, [r7, #21]
 8002422:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002426:	fb02 f303 	mul.w	r3, r2, r3
 800242a:	68ba      	ldr	r2, [r7, #8]
 800242c:	4413      	add	r3, r2
 800242e:	b20a      	sxth	r2, r1
 8002430:	841a      	strh	r2, [r3, #32]
      ic[curr_ic].cell.c_codes[1] = (data[2] + (data[3] << 8));
 8002432:	693b      	ldr	r3, [r7, #16]
 8002434:	3302      	adds	r3, #2
 8002436:	781b      	ldrb	r3, [r3, #0]
 8002438:	461a      	mov	r2, r3
 800243a:	693b      	ldr	r3, [r7, #16]
 800243c:	3303      	adds	r3, #3
 800243e:	781b      	ldrb	r3, [r3, #0]
 8002440:	021b      	lsls	r3, r3, #8
 8002442:	b29b      	uxth	r3, r3
 8002444:	4413      	add	r3, r2
 8002446:	b299      	uxth	r1, r3
 8002448:	7d7b      	ldrb	r3, [r7, #21]
 800244a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800244e:	fb02 f303 	mul.w	r3, r2, r3
 8002452:	68ba      	ldr	r2, [r7, #8]
 8002454:	4413      	add	r3, r2
 8002456:	b20a      	sxth	r2, r1
 8002458:	845a      	strh	r2, [r3, #34]	@ 0x22
      ic[curr_ic].cell.c_codes[2] = (data[4] + (data[5] << 8));
 800245a:	693b      	ldr	r3, [r7, #16]
 800245c:	3304      	adds	r3, #4
 800245e:	781b      	ldrb	r3, [r3, #0]
 8002460:	461a      	mov	r2, r3
 8002462:	693b      	ldr	r3, [r7, #16]
 8002464:	3305      	adds	r3, #5
 8002466:	781b      	ldrb	r3, [r3, #0]
 8002468:	021b      	lsls	r3, r3, #8
 800246a:	b29b      	uxth	r3, r3
 800246c:	4413      	add	r3, r2
 800246e:	b299      	uxth	r1, r3
 8002470:	7d7b      	ldrb	r3, [r7, #21]
 8002472:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002476:	fb02 f303 	mul.w	r3, r2, r3
 800247a:	68ba      	ldr	r2, [r7, #8]
 800247c:	4413      	add	r3, r2
 800247e:	b20a      	sxth	r2, r1
 8002480:	849a      	strh	r2, [r3, #36]	@ 0x24
      break;
 8002482:	e246      	b.n	8002912 <adBms6830ParseCell+0x59a>

    case B: /* Cell Register group B */
      ic[curr_ic].cell.c_codes[3] = (data[0] + (data[1] << 8));
 8002484:	693b      	ldr	r3, [r7, #16]
 8002486:	781b      	ldrb	r3, [r3, #0]
 8002488:	461a      	mov	r2, r3
 800248a:	693b      	ldr	r3, [r7, #16]
 800248c:	3301      	adds	r3, #1
 800248e:	781b      	ldrb	r3, [r3, #0]
 8002490:	021b      	lsls	r3, r3, #8
 8002492:	b29b      	uxth	r3, r3
 8002494:	4413      	add	r3, r2
 8002496:	b299      	uxth	r1, r3
 8002498:	7d7b      	ldrb	r3, [r7, #21]
 800249a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800249e:	fb02 f303 	mul.w	r3, r2, r3
 80024a2:	68ba      	ldr	r2, [r7, #8]
 80024a4:	4413      	add	r3, r2
 80024a6:	b20a      	sxth	r2, r1
 80024a8:	84da      	strh	r2, [r3, #38]	@ 0x26
      ic[curr_ic].cell.c_codes[4] = (data[2] + (data[3] << 8));
 80024aa:	693b      	ldr	r3, [r7, #16]
 80024ac:	3302      	adds	r3, #2
 80024ae:	781b      	ldrb	r3, [r3, #0]
 80024b0:	461a      	mov	r2, r3
 80024b2:	693b      	ldr	r3, [r7, #16]
 80024b4:	3303      	adds	r3, #3
 80024b6:	781b      	ldrb	r3, [r3, #0]
 80024b8:	021b      	lsls	r3, r3, #8
 80024ba:	b29b      	uxth	r3, r3
 80024bc:	4413      	add	r3, r2
 80024be:	b299      	uxth	r1, r3
 80024c0:	7d7b      	ldrb	r3, [r7, #21]
 80024c2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80024c6:	fb02 f303 	mul.w	r3, r2, r3
 80024ca:	68ba      	ldr	r2, [r7, #8]
 80024cc:	4413      	add	r3, r2
 80024ce:	b20a      	sxth	r2, r1
 80024d0:	851a      	strh	r2, [r3, #40]	@ 0x28
      ic[curr_ic].cell.c_codes[5] = (data[4] + (data[5] << 8));
 80024d2:	693b      	ldr	r3, [r7, #16]
 80024d4:	3304      	adds	r3, #4
 80024d6:	781b      	ldrb	r3, [r3, #0]
 80024d8:	461a      	mov	r2, r3
 80024da:	693b      	ldr	r3, [r7, #16]
 80024dc:	3305      	adds	r3, #5
 80024de:	781b      	ldrb	r3, [r3, #0]
 80024e0:	021b      	lsls	r3, r3, #8
 80024e2:	b29b      	uxth	r3, r3
 80024e4:	4413      	add	r3, r2
 80024e6:	b299      	uxth	r1, r3
 80024e8:	7d7b      	ldrb	r3, [r7, #21]
 80024ea:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80024ee:	fb02 f303 	mul.w	r3, r2, r3
 80024f2:	68ba      	ldr	r2, [r7, #8]
 80024f4:	4413      	add	r3, r2
 80024f6:	b20a      	sxth	r2, r1
 80024f8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      break;
 80024fa:	e20a      	b.n	8002912 <adBms6830ParseCell+0x59a>

    case C: /* Cell Register group C */
      ic[curr_ic].cell.c_codes[6] = (data[0] + (data[1] << 8));
 80024fc:	693b      	ldr	r3, [r7, #16]
 80024fe:	781b      	ldrb	r3, [r3, #0]
 8002500:	461a      	mov	r2, r3
 8002502:	693b      	ldr	r3, [r7, #16]
 8002504:	3301      	adds	r3, #1
 8002506:	781b      	ldrb	r3, [r3, #0]
 8002508:	021b      	lsls	r3, r3, #8
 800250a:	b29b      	uxth	r3, r3
 800250c:	4413      	add	r3, r2
 800250e:	b299      	uxth	r1, r3
 8002510:	7d7b      	ldrb	r3, [r7, #21]
 8002512:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002516:	fb02 f303 	mul.w	r3, r2, r3
 800251a:	68ba      	ldr	r2, [r7, #8]
 800251c:	4413      	add	r3, r2
 800251e:	b20a      	sxth	r2, r1
 8002520:	859a      	strh	r2, [r3, #44]	@ 0x2c
      ic[curr_ic].cell.c_codes[7] = (data[2] + (data[3] << 8));
 8002522:	693b      	ldr	r3, [r7, #16]
 8002524:	3302      	adds	r3, #2
 8002526:	781b      	ldrb	r3, [r3, #0]
 8002528:	461a      	mov	r2, r3
 800252a:	693b      	ldr	r3, [r7, #16]
 800252c:	3303      	adds	r3, #3
 800252e:	781b      	ldrb	r3, [r3, #0]
 8002530:	021b      	lsls	r3, r3, #8
 8002532:	b29b      	uxth	r3, r3
 8002534:	4413      	add	r3, r2
 8002536:	b299      	uxth	r1, r3
 8002538:	7d7b      	ldrb	r3, [r7, #21]
 800253a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800253e:	fb02 f303 	mul.w	r3, r2, r3
 8002542:	68ba      	ldr	r2, [r7, #8]
 8002544:	4413      	add	r3, r2
 8002546:	b20a      	sxth	r2, r1
 8002548:	85da      	strh	r2, [r3, #46]	@ 0x2e
      ic[curr_ic].cell.c_codes[8] = (data[4] + (data[5] << 8));
 800254a:	693b      	ldr	r3, [r7, #16]
 800254c:	3304      	adds	r3, #4
 800254e:	781b      	ldrb	r3, [r3, #0]
 8002550:	461a      	mov	r2, r3
 8002552:	693b      	ldr	r3, [r7, #16]
 8002554:	3305      	adds	r3, #5
 8002556:	781b      	ldrb	r3, [r3, #0]
 8002558:	021b      	lsls	r3, r3, #8
 800255a:	b29b      	uxth	r3, r3
 800255c:	4413      	add	r3, r2
 800255e:	b299      	uxth	r1, r3
 8002560:	7d7b      	ldrb	r3, [r7, #21]
 8002562:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002566:	fb02 f303 	mul.w	r3, r2, r3
 800256a:	68ba      	ldr	r2, [r7, #8]
 800256c:	4413      	add	r3, r2
 800256e:	b20a      	sxth	r2, r1
 8002570:	861a      	strh	r2, [r3, #48]	@ 0x30
      break;
 8002572:	e1ce      	b.n	8002912 <adBms6830ParseCell+0x59a>

    case D: /* Cell Register group D */
      ic[curr_ic].cell.c_codes[9] =  (data[0] + (data[1] << 8));
 8002574:	693b      	ldr	r3, [r7, #16]
 8002576:	781b      	ldrb	r3, [r3, #0]
 8002578:	461a      	mov	r2, r3
 800257a:	693b      	ldr	r3, [r7, #16]
 800257c:	3301      	adds	r3, #1
 800257e:	781b      	ldrb	r3, [r3, #0]
 8002580:	021b      	lsls	r3, r3, #8
 8002582:	b29b      	uxth	r3, r3
 8002584:	4413      	add	r3, r2
 8002586:	b299      	uxth	r1, r3
 8002588:	7d7b      	ldrb	r3, [r7, #21]
 800258a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800258e:	fb02 f303 	mul.w	r3, r2, r3
 8002592:	68ba      	ldr	r2, [r7, #8]
 8002594:	4413      	add	r3, r2
 8002596:	b20a      	sxth	r2, r1
 8002598:	865a      	strh	r2, [r3, #50]	@ 0x32
      ic[curr_ic].cell.c_codes[10] = (data[2] + (data[3] << 8));
 800259a:	693b      	ldr	r3, [r7, #16]
 800259c:	3302      	adds	r3, #2
 800259e:	781b      	ldrb	r3, [r3, #0]
 80025a0:	461a      	mov	r2, r3
 80025a2:	693b      	ldr	r3, [r7, #16]
 80025a4:	3303      	adds	r3, #3
 80025a6:	781b      	ldrb	r3, [r3, #0]
 80025a8:	021b      	lsls	r3, r3, #8
 80025aa:	b29b      	uxth	r3, r3
 80025ac:	4413      	add	r3, r2
 80025ae:	b299      	uxth	r1, r3
 80025b0:	7d7b      	ldrb	r3, [r7, #21]
 80025b2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80025b6:	fb02 f303 	mul.w	r3, r2, r3
 80025ba:	68ba      	ldr	r2, [r7, #8]
 80025bc:	4413      	add	r3, r2
 80025be:	b20a      	sxth	r2, r1
 80025c0:	869a      	strh	r2, [r3, #52]	@ 0x34
      ic[curr_ic].cell.c_codes[11] = (data[4] + (data[5] << 8));
 80025c2:	693b      	ldr	r3, [r7, #16]
 80025c4:	3304      	adds	r3, #4
 80025c6:	781b      	ldrb	r3, [r3, #0]
 80025c8:	461a      	mov	r2, r3
 80025ca:	693b      	ldr	r3, [r7, #16]
 80025cc:	3305      	adds	r3, #5
 80025ce:	781b      	ldrb	r3, [r3, #0]
 80025d0:	021b      	lsls	r3, r3, #8
 80025d2:	b29b      	uxth	r3, r3
 80025d4:	4413      	add	r3, r2
 80025d6:	b299      	uxth	r1, r3
 80025d8:	7d7b      	ldrb	r3, [r7, #21]
 80025da:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80025de:	fb02 f303 	mul.w	r3, r2, r3
 80025e2:	68ba      	ldr	r2, [r7, #8]
 80025e4:	4413      	add	r3, r2
 80025e6:	b20a      	sxth	r2, r1
 80025e8:	86da      	strh	r2, [r3, #54]	@ 0x36
      break;
 80025ea:	e192      	b.n	8002912 <adBms6830ParseCell+0x59a>
 80025ec:	08013280 	.word	0x08013280

    case E: /* Cell Register group E */
      ic[curr_ic].cell.c_codes[12] = (data[0] + (data[1] << 8));
 80025f0:	693b      	ldr	r3, [r7, #16]
 80025f2:	781b      	ldrb	r3, [r3, #0]
 80025f4:	461a      	mov	r2, r3
 80025f6:	693b      	ldr	r3, [r7, #16]
 80025f8:	3301      	adds	r3, #1
 80025fa:	781b      	ldrb	r3, [r3, #0]
 80025fc:	021b      	lsls	r3, r3, #8
 80025fe:	b29b      	uxth	r3, r3
 8002600:	4413      	add	r3, r2
 8002602:	b299      	uxth	r1, r3
 8002604:	7d7b      	ldrb	r3, [r7, #21]
 8002606:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800260a:	fb02 f303 	mul.w	r3, r2, r3
 800260e:	68ba      	ldr	r2, [r7, #8]
 8002610:	4413      	add	r3, r2
 8002612:	b20a      	sxth	r2, r1
 8002614:	871a      	strh	r2, [r3, #56]	@ 0x38
      ic[curr_ic].cell.c_codes[13] = (data[2] + (data[3] << 8));
 8002616:	693b      	ldr	r3, [r7, #16]
 8002618:	3302      	adds	r3, #2
 800261a:	781b      	ldrb	r3, [r3, #0]
 800261c:	461a      	mov	r2, r3
 800261e:	693b      	ldr	r3, [r7, #16]
 8002620:	3303      	adds	r3, #3
 8002622:	781b      	ldrb	r3, [r3, #0]
 8002624:	021b      	lsls	r3, r3, #8
 8002626:	b29b      	uxth	r3, r3
 8002628:	4413      	add	r3, r2
 800262a:	b299      	uxth	r1, r3
 800262c:	7d7b      	ldrb	r3, [r7, #21]
 800262e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002632:	fb02 f303 	mul.w	r3, r2, r3
 8002636:	68ba      	ldr	r2, [r7, #8]
 8002638:	4413      	add	r3, r2
 800263a:	b20a      	sxth	r2, r1
 800263c:	875a      	strh	r2, [r3, #58]	@ 0x3a
      ic[curr_ic].cell.c_codes[14] = (data[4] + (data[5] << 8));
 800263e:	693b      	ldr	r3, [r7, #16]
 8002640:	3304      	adds	r3, #4
 8002642:	781b      	ldrb	r3, [r3, #0]
 8002644:	461a      	mov	r2, r3
 8002646:	693b      	ldr	r3, [r7, #16]
 8002648:	3305      	adds	r3, #5
 800264a:	781b      	ldrb	r3, [r3, #0]
 800264c:	021b      	lsls	r3, r3, #8
 800264e:	b29b      	uxth	r3, r3
 8002650:	4413      	add	r3, r2
 8002652:	b299      	uxth	r1, r3
 8002654:	7d7b      	ldrb	r3, [r7, #21]
 8002656:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800265a:	fb02 f303 	mul.w	r3, r2, r3
 800265e:	68ba      	ldr	r2, [r7, #8]
 8002660:	4413      	add	r3, r2
 8002662:	b20a      	sxth	r2, r1
 8002664:	879a      	strh	r2, [r3, #60]	@ 0x3c
      break;
 8002666:	e154      	b.n	8002912 <adBms6830ParseCell+0x59a>

    case F: /* Cell Register group F */
      ic[curr_ic].cell.c_codes[15] = (data[0] + (data[1] << 8));
 8002668:	693b      	ldr	r3, [r7, #16]
 800266a:	781b      	ldrb	r3, [r3, #0]
 800266c:	461a      	mov	r2, r3
 800266e:	693b      	ldr	r3, [r7, #16]
 8002670:	3301      	adds	r3, #1
 8002672:	781b      	ldrb	r3, [r3, #0]
 8002674:	021b      	lsls	r3, r3, #8
 8002676:	b29b      	uxth	r3, r3
 8002678:	4413      	add	r3, r2
 800267a:	b299      	uxth	r1, r3
 800267c:	7d7b      	ldrb	r3, [r7, #21]
 800267e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002682:	fb02 f303 	mul.w	r3, r2, r3
 8002686:	68ba      	ldr	r2, [r7, #8]
 8002688:	4413      	add	r3, r2
 800268a:	b20a      	sxth	r2, r1
 800268c:	87da      	strh	r2, [r3, #62]	@ 0x3e
      break;
 800268e:	e140      	b.n	8002912 <adBms6830ParseCell+0x59a>

    case ALL_GRP: /* Cell Register group ALL */
      ic[curr_ic].cell.c_codes[0] = (data[0] + (data[1] << 8));
 8002690:	693b      	ldr	r3, [r7, #16]
 8002692:	781b      	ldrb	r3, [r3, #0]
 8002694:	461a      	mov	r2, r3
 8002696:	693b      	ldr	r3, [r7, #16]
 8002698:	3301      	adds	r3, #1
 800269a:	781b      	ldrb	r3, [r3, #0]
 800269c:	021b      	lsls	r3, r3, #8
 800269e:	b29b      	uxth	r3, r3
 80026a0:	4413      	add	r3, r2
 80026a2:	b299      	uxth	r1, r3
 80026a4:	7d7b      	ldrb	r3, [r7, #21]
 80026a6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80026aa:	fb02 f303 	mul.w	r3, r2, r3
 80026ae:	68ba      	ldr	r2, [r7, #8]
 80026b0:	4413      	add	r3, r2
 80026b2:	b20a      	sxth	r2, r1
 80026b4:	841a      	strh	r2, [r3, #32]
      ic[curr_ic].cell.c_codes[1] = (data[2] + (data[3] << 8));
 80026b6:	693b      	ldr	r3, [r7, #16]
 80026b8:	3302      	adds	r3, #2
 80026ba:	781b      	ldrb	r3, [r3, #0]
 80026bc:	461a      	mov	r2, r3
 80026be:	693b      	ldr	r3, [r7, #16]
 80026c0:	3303      	adds	r3, #3
 80026c2:	781b      	ldrb	r3, [r3, #0]
 80026c4:	021b      	lsls	r3, r3, #8
 80026c6:	b29b      	uxth	r3, r3
 80026c8:	4413      	add	r3, r2
 80026ca:	b299      	uxth	r1, r3
 80026cc:	7d7b      	ldrb	r3, [r7, #21]
 80026ce:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80026d2:	fb02 f303 	mul.w	r3, r2, r3
 80026d6:	68ba      	ldr	r2, [r7, #8]
 80026d8:	4413      	add	r3, r2
 80026da:	b20a      	sxth	r2, r1
 80026dc:	845a      	strh	r2, [r3, #34]	@ 0x22
      ic[curr_ic].cell.c_codes[2] = (data[4] + (data[5] << 8));
 80026de:	693b      	ldr	r3, [r7, #16]
 80026e0:	3304      	adds	r3, #4
 80026e2:	781b      	ldrb	r3, [r3, #0]
 80026e4:	461a      	mov	r2, r3
 80026e6:	693b      	ldr	r3, [r7, #16]
 80026e8:	3305      	adds	r3, #5
 80026ea:	781b      	ldrb	r3, [r3, #0]
 80026ec:	021b      	lsls	r3, r3, #8
 80026ee:	b29b      	uxth	r3, r3
 80026f0:	4413      	add	r3, r2
 80026f2:	b299      	uxth	r1, r3
 80026f4:	7d7b      	ldrb	r3, [r7, #21]
 80026f6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80026fa:	fb02 f303 	mul.w	r3, r2, r3
 80026fe:	68ba      	ldr	r2, [r7, #8]
 8002700:	4413      	add	r3, r2
 8002702:	b20a      	sxth	r2, r1
 8002704:	849a      	strh	r2, [r3, #36]	@ 0x24
      ic[curr_ic].cell.c_codes[3] = (data[6] + (data[7] << 8));
 8002706:	693b      	ldr	r3, [r7, #16]
 8002708:	3306      	adds	r3, #6
 800270a:	781b      	ldrb	r3, [r3, #0]
 800270c:	461a      	mov	r2, r3
 800270e:	693b      	ldr	r3, [r7, #16]
 8002710:	3307      	adds	r3, #7
 8002712:	781b      	ldrb	r3, [r3, #0]
 8002714:	021b      	lsls	r3, r3, #8
 8002716:	b29b      	uxth	r3, r3
 8002718:	4413      	add	r3, r2
 800271a:	b299      	uxth	r1, r3
 800271c:	7d7b      	ldrb	r3, [r7, #21]
 800271e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002722:	fb02 f303 	mul.w	r3, r2, r3
 8002726:	68ba      	ldr	r2, [r7, #8]
 8002728:	4413      	add	r3, r2
 800272a:	b20a      	sxth	r2, r1
 800272c:	84da      	strh	r2, [r3, #38]	@ 0x26
      ic[curr_ic].cell.c_codes[4] = (data[8] + (data[9] << 8));
 800272e:	693b      	ldr	r3, [r7, #16]
 8002730:	3308      	adds	r3, #8
 8002732:	781b      	ldrb	r3, [r3, #0]
 8002734:	461a      	mov	r2, r3
 8002736:	693b      	ldr	r3, [r7, #16]
 8002738:	3309      	adds	r3, #9
 800273a:	781b      	ldrb	r3, [r3, #0]
 800273c:	021b      	lsls	r3, r3, #8
 800273e:	b29b      	uxth	r3, r3
 8002740:	4413      	add	r3, r2
 8002742:	b299      	uxth	r1, r3
 8002744:	7d7b      	ldrb	r3, [r7, #21]
 8002746:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800274a:	fb02 f303 	mul.w	r3, r2, r3
 800274e:	68ba      	ldr	r2, [r7, #8]
 8002750:	4413      	add	r3, r2
 8002752:	b20a      	sxth	r2, r1
 8002754:	851a      	strh	r2, [r3, #40]	@ 0x28
      ic[curr_ic].cell.c_codes[5] = (data[10] + (data[11] << 8));
 8002756:	693b      	ldr	r3, [r7, #16]
 8002758:	330a      	adds	r3, #10
 800275a:	781b      	ldrb	r3, [r3, #0]
 800275c:	461a      	mov	r2, r3
 800275e:	693b      	ldr	r3, [r7, #16]
 8002760:	330b      	adds	r3, #11
 8002762:	781b      	ldrb	r3, [r3, #0]
 8002764:	021b      	lsls	r3, r3, #8
 8002766:	b29b      	uxth	r3, r3
 8002768:	4413      	add	r3, r2
 800276a:	b299      	uxth	r1, r3
 800276c:	7d7b      	ldrb	r3, [r7, #21]
 800276e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002772:	fb02 f303 	mul.w	r3, r2, r3
 8002776:	68ba      	ldr	r2, [r7, #8]
 8002778:	4413      	add	r3, r2
 800277a:	b20a      	sxth	r2, r1
 800277c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      ic[curr_ic].cell.c_codes[6] = (data[12] + (data[13] << 8));
 800277e:	693b      	ldr	r3, [r7, #16]
 8002780:	330c      	adds	r3, #12
 8002782:	781b      	ldrb	r3, [r3, #0]
 8002784:	461a      	mov	r2, r3
 8002786:	693b      	ldr	r3, [r7, #16]
 8002788:	330d      	adds	r3, #13
 800278a:	781b      	ldrb	r3, [r3, #0]
 800278c:	021b      	lsls	r3, r3, #8
 800278e:	b29b      	uxth	r3, r3
 8002790:	4413      	add	r3, r2
 8002792:	b299      	uxth	r1, r3
 8002794:	7d7b      	ldrb	r3, [r7, #21]
 8002796:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800279a:	fb02 f303 	mul.w	r3, r2, r3
 800279e:	68ba      	ldr	r2, [r7, #8]
 80027a0:	4413      	add	r3, r2
 80027a2:	b20a      	sxth	r2, r1
 80027a4:	859a      	strh	r2, [r3, #44]	@ 0x2c
      ic[curr_ic].cell.c_codes[7] = (data[14] + (data[15] << 8));
 80027a6:	693b      	ldr	r3, [r7, #16]
 80027a8:	330e      	adds	r3, #14
 80027aa:	781b      	ldrb	r3, [r3, #0]
 80027ac:	461a      	mov	r2, r3
 80027ae:	693b      	ldr	r3, [r7, #16]
 80027b0:	330f      	adds	r3, #15
 80027b2:	781b      	ldrb	r3, [r3, #0]
 80027b4:	021b      	lsls	r3, r3, #8
 80027b6:	b29b      	uxth	r3, r3
 80027b8:	4413      	add	r3, r2
 80027ba:	b299      	uxth	r1, r3
 80027bc:	7d7b      	ldrb	r3, [r7, #21]
 80027be:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80027c2:	fb02 f303 	mul.w	r3, r2, r3
 80027c6:	68ba      	ldr	r2, [r7, #8]
 80027c8:	4413      	add	r3, r2
 80027ca:	b20a      	sxth	r2, r1
 80027cc:	85da      	strh	r2, [r3, #46]	@ 0x2e
      ic[curr_ic].cell.c_codes[8] = (data[16] + (data[17] << 8));
 80027ce:	693b      	ldr	r3, [r7, #16]
 80027d0:	3310      	adds	r3, #16
 80027d2:	781b      	ldrb	r3, [r3, #0]
 80027d4:	461a      	mov	r2, r3
 80027d6:	693b      	ldr	r3, [r7, #16]
 80027d8:	3311      	adds	r3, #17
 80027da:	781b      	ldrb	r3, [r3, #0]
 80027dc:	021b      	lsls	r3, r3, #8
 80027de:	b29b      	uxth	r3, r3
 80027e0:	4413      	add	r3, r2
 80027e2:	b299      	uxth	r1, r3
 80027e4:	7d7b      	ldrb	r3, [r7, #21]
 80027e6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80027ea:	fb02 f303 	mul.w	r3, r2, r3
 80027ee:	68ba      	ldr	r2, [r7, #8]
 80027f0:	4413      	add	r3, r2
 80027f2:	b20a      	sxth	r2, r1
 80027f4:	861a      	strh	r2, [r3, #48]	@ 0x30
      ic[curr_ic].cell.c_codes[9] =  (data[18] + (data[19] << 8));
 80027f6:	693b      	ldr	r3, [r7, #16]
 80027f8:	3312      	adds	r3, #18
 80027fa:	781b      	ldrb	r3, [r3, #0]
 80027fc:	461a      	mov	r2, r3
 80027fe:	693b      	ldr	r3, [r7, #16]
 8002800:	3313      	adds	r3, #19
 8002802:	781b      	ldrb	r3, [r3, #0]
 8002804:	021b      	lsls	r3, r3, #8
 8002806:	b29b      	uxth	r3, r3
 8002808:	4413      	add	r3, r2
 800280a:	b299      	uxth	r1, r3
 800280c:	7d7b      	ldrb	r3, [r7, #21]
 800280e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002812:	fb02 f303 	mul.w	r3, r2, r3
 8002816:	68ba      	ldr	r2, [r7, #8]
 8002818:	4413      	add	r3, r2
 800281a:	b20a      	sxth	r2, r1
 800281c:	865a      	strh	r2, [r3, #50]	@ 0x32
      ic[curr_ic].cell.c_codes[10] = (data[20] + (data[21] << 8));
 800281e:	693b      	ldr	r3, [r7, #16]
 8002820:	3314      	adds	r3, #20
 8002822:	781b      	ldrb	r3, [r3, #0]
 8002824:	461a      	mov	r2, r3
 8002826:	693b      	ldr	r3, [r7, #16]
 8002828:	3315      	adds	r3, #21
 800282a:	781b      	ldrb	r3, [r3, #0]
 800282c:	021b      	lsls	r3, r3, #8
 800282e:	b29b      	uxth	r3, r3
 8002830:	4413      	add	r3, r2
 8002832:	b299      	uxth	r1, r3
 8002834:	7d7b      	ldrb	r3, [r7, #21]
 8002836:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800283a:	fb02 f303 	mul.w	r3, r2, r3
 800283e:	68ba      	ldr	r2, [r7, #8]
 8002840:	4413      	add	r3, r2
 8002842:	b20a      	sxth	r2, r1
 8002844:	869a      	strh	r2, [r3, #52]	@ 0x34
      ic[curr_ic].cell.c_codes[11] = (data[22] + (data[23] << 8));
 8002846:	693b      	ldr	r3, [r7, #16]
 8002848:	3316      	adds	r3, #22
 800284a:	781b      	ldrb	r3, [r3, #0]
 800284c:	461a      	mov	r2, r3
 800284e:	693b      	ldr	r3, [r7, #16]
 8002850:	3317      	adds	r3, #23
 8002852:	781b      	ldrb	r3, [r3, #0]
 8002854:	021b      	lsls	r3, r3, #8
 8002856:	b29b      	uxth	r3, r3
 8002858:	4413      	add	r3, r2
 800285a:	b299      	uxth	r1, r3
 800285c:	7d7b      	ldrb	r3, [r7, #21]
 800285e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002862:	fb02 f303 	mul.w	r3, r2, r3
 8002866:	68ba      	ldr	r2, [r7, #8]
 8002868:	4413      	add	r3, r2
 800286a:	b20a      	sxth	r2, r1
 800286c:	86da      	strh	r2, [r3, #54]	@ 0x36
      ic[curr_ic].cell.c_codes[12] = (data[24] + (data[25] << 8));
 800286e:	693b      	ldr	r3, [r7, #16]
 8002870:	3318      	adds	r3, #24
 8002872:	781b      	ldrb	r3, [r3, #0]
 8002874:	461a      	mov	r2, r3
 8002876:	693b      	ldr	r3, [r7, #16]
 8002878:	3319      	adds	r3, #25
 800287a:	781b      	ldrb	r3, [r3, #0]
 800287c:	021b      	lsls	r3, r3, #8
 800287e:	b29b      	uxth	r3, r3
 8002880:	4413      	add	r3, r2
 8002882:	b299      	uxth	r1, r3
 8002884:	7d7b      	ldrb	r3, [r7, #21]
 8002886:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800288a:	fb02 f303 	mul.w	r3, r2, r3
 800288e:	68ba      	ldr	r2, [r7, #8]
 8002890:	4413      	add	r3, r2
 8002892:	b20a      	sxth	r2, r1
 8002894:	871a      	strh	r2, [r3, #56]	@ 0x38
      ic[curr_ic].cell.c_codes[13] = (data[26] + (data[27] << 8));
 8002896:	693b      	ldr	r3, [r7, #16]
 8002898:	331a      	adds	r3, #26
 800289a:	781b      	ldrb	r3, [r3, #0]
 800289c:	461a      	mov	r2, r3
 800289e:	693b      	ldr	r3, [r7, #16]
 80028a0:	331b      	adds	r3, #27
 80028a2:	781b      	ldrb	r3, [r3, #0]
 80028a4:	021b      	lsls	r3, r3, #8
 80028a6:	b29b      	uxth	r3, r3
 80028a8:	4413      	add	r3, r2
 80028aa:	b299      	uxth	r1, r3
 80028ac:	7d7b      	ldrb	r3, [r7, #21]
 80028ae:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80028b2:	fb02 f303 	mul.w	r3, r2, r3
 80028b6:	68ba      	ldr	r2, [r7, #8]
 80028b8:	4413      	add	r3, r2
 80028ba:	b20a      	sxth	r2, r1
 80028bc:	875a      	strh	r2, [r3, #58]	@ 0x3a
      ic[curr_ic].cell.c_codes[14] = (data[28] + (data[29] << 8));
 80028be:	693b      	ldr	r3, [r7, #16]
 80028c0:	331c      	adds	r3, #28
 80028c2:	781b      	ldrb	r3, [r3, #0]
 80028c4:	461a      	mov	r2, r3
 80028c6:	693b      	ldr	r3, [r7, #16]
 80028c8:	331d      	adds	r3, #29
 80028ca:	781b      	ldrb	r3, [r3, #0]
 80028cc:	021b      	lsls	r3, r3, #8
 80028ce:	b29b      	uxth	r3, r3
 80028d0:	4413      	add	r3, r2
 80028d2:	b299      	uxth	r1, r3
 80028d4:	7d7b      	ldrb	r3, [r7, #21]
 80028d6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80028da:	fb02 f303 	mul.w	r3, r2, r3
 80028de:	68ba      	ldr	r2, [r7, #8]
 80028e0:	4413      	add	r3, r2
 80028e2:	b20a      	sxth	r2, r1
 80028e4:	879a      	strh	r2, [r3, #60]	@ 0x3c
      ic[curr_ic].cell.c_codes[15] = (data[30] + (data[31] << 8));
 80028e6:	693b      	ldr	r3, [r7, #16]
 80028e8:	331e      	adds	r3, #30
 80028ea:	781b      	ldrb	r3, [r3, #0]
 80028ec:	461a      	mov	r2, r3
 80028ee:	693b      	ldr	r3, [r7, #16]
 80028f0:	331f      	adds	r3, #31
 80028f2:	781b      	ldrb	r3, [r3, #0]
 80028f4:	021b      	lsls	r3, r3, #8
 80028f6:	b29b      	uxth	r3, r3
 80028f8:	4413      	add	r3, r2
 80028fa:	b299      	uxth	r1, r3
 80028fc:	7d7b      	ldrb	r3, [r7, #21]
 80028fe:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002902:	fb02 f303 	mul.w	r3, r2, r3
 8002906:	68ba      	ldr	r2, [r7, #8]
 8002908:	4413      	add	r3, r2
 800290a:	b20a      	sxth	r2, r1
 800290c:	87da      	strh	r2, [r3, #62]	@ 0x3e
      break;
 800290e:	e000      	b.n	8002912 <adBms6830ParseCell+0x59a>

    default:
      break;
 8002910:	bf00      	nop
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8002912:	7d7b      	ldrb	r3, [r7, #21]
 8002914:	3301      	adds	r3, #1
 8002916:	757b      	strb	r3, [r7, #21]
 8002918:	7d7a      	ldrb	r2, [r7, #21]
 800291a:	7bfb      	ldrb	r3, [r7, #15]
 800291c:	429a      	cmp	r2, r3
 800291e:	f4ff ad51 	bcc.w	80023c4 <adBms6830ParseCell+0x4c>
    }
  }
  free(data);
 8002922:	6938      	ldr	r0, [r7, #16]
 8002924:	f00c fb42 	bl	800efac <free>
}
 8002928:	bf00      	nop
 800292a:	3718      	adds	r7, #24
 800292c:	46bd      	mov	sp, r7
 800292e:	bd80      	pop	{r7, pc}

08002930 <adBms6830ParseAverageCell>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseAverageCell(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *acv_data)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	b086      	sub	sp, #24
 8002934:	af00      	add	r7, sp, #0
 8002936:	60b9      	str	r1, [r7, #8]
 8002938:	607b      	str	r3, [r7, #4]
 800293a:	4603      	mov	r3, r0
 800293c:	73fb      	strb	r3, [r7, #15]
 800293e:	4613      	mov	r3, r2
 8002940:	73bb      	strb	r3, [r7, #14]
  uint8_t *data, data_size, address = 0;
 8002942:	2300      	movs	r3, #0
 8002944:	75bb      	strb	r3, [r7, #22]
  if(grp == ALL_GRP){data_size = RDACALL_SIZE;}
 8002946:	7bbb      	ldrb	r3, [r7, #14]
 8002948:	2b00      	cmp	r3, #0
 800294a:	d102      	bne.n	8002952 <adBms6830ParseAverageCell+0x22>
 800294c:	2322      	movs	r3, #34	@ 0x22
 800294e:	75fb      	strb	r3, [r7, #23]
 8002950:	e001      	b.n	8002956 <adBms6830ParseAverageCell+0x26>
  else {data_size = RX_DATA;}
 8002952:	2308      	movs	r3, #8
 8002954:	75fb      	strb	r3, [r7, #23]
  data = (uint8_t *)calloc(data_size, sizeof(uint8_t));
 8002956:	7dfb      	ldrb	r3, [r7, #23]
 8002958:	2101      	movs	r1, #1
 800295a:	4618      	mov	r0, r3
 800295c:	f00c f826 	bl	800e9ac <calloc>
 8002960:	4603      	mov	r3, r0
 8002962:	613b      	str	r3, [r7, #16]
  if(data == NULL)
 8002964:	693b      	ldr	r3, [r7, #16]
 8002966:	2b00      	cmp	r3, #0
 8002968:	d105      	bne.n	8002976 <adBms6830ParseAverageCell+0x46>
  {
    #ifdef MBED
    pc.printf(" Failed to allocate parse avg cell memory \n");
    #else
    printf(" Failed to allocate parse avg cell memory \n");
 800296a:	4894      	ldr	r0, [pc, #592]	@ (8002bbc <adBms6830ParseAverageCell+0x28c>)
 800296c:	f00d ff40 	bl	80107f0 <puts>
    #endif
    exit(0);
 8002970:	2000      	movs	r0, #0
 8002972:	f00c f837 	bl	800e9e4 <exit>
  }
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8002976:	2300      	movs	r3, #0
 8002978:	757b      	strb	r3, [r7, #21]
 800297a:	e2c9      	b.n	8002f10 <adBms6830ParseAverageCell+0x5e0>
  {
    memcpy(&data[0], &acv_data[address], data_size); /* dst , src , size */
 800297c:	7dbb      	ldrb	r3, [r7, #22]
 800297e:	687a      	ldr	r2, [r7, #4]
 8002980:	4413      	add	r3, r2
 8002982:	7dfa      	ldrb	r2, [r7, #23]
 8002984:	4619      	mov	r1, r3
 8002986:	6938      	ldr	r0, [r7, #16]
 8002988:	f00d ff96 	bl	80108b8 <memcpy>
    address = ((curr_ic+1) * (data_size));
 800298c:	7d7b      	ldrb	r3, [r7, #21]
 800298e:	3301      	adds	r3, #1
 8002990:	b2db      	uxtb	r3, r3
 8002992:	7dfa      	ldrb	r2, [r7, #23]
 8002994:	fb12 f303 	smulbb	r3, r2, r3
 8002998:	75bb      	strb	r3, [r7, #22]
    switch (grp)
 800299a:	7bbb      	ldrb	r3, [r7, #14]
 800299c:	2b06      	cmp	r3, #6
 800299e:	f200 82b3 	bhi.w	8002f08 <adBms6830ParseAverageCell+0x5d8>
 80029a2:	a201      	add	r2, pc, #4	@ (adr r2, 80029a8 <adBms6830ParseAverageCell+0x78>)
 80029a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029a8:	08002c69 	.word	0x08002c69
 80029ac:	080029c5 	.word	0x080029c5
 80029b0:	08002a43 	.word	0x08002a43
 80029b4:	08002ac1 	.word	0x08002ac1
 80029b8:	08002b3f 	.word	0x08002b3f
 80029bc:	08002bc1 	.word	0x08002bc1
 80029c0:	08002c3f 	.word	0x08002c3f
    {
    case A: /* Cell Register group A */
      ic[curr_ic].acell.ac_codes[0] = (data[0] + (data[1] << 8));
 80029c4:	693b      	ldr	r3, [r7, #16]
 80029c6:	781b      	ldrb	r3, [r3, #0]
 80029c8:	461a      	mov	r2, r3
 80029ca:	693b      	ldr	r3, [r7, #16]
 80029cc:	3301      	adds	r3, #1
 80029ce:	781b      	ldrb	r3, [r3, #0]
 80029d0:	021b      	lsls	r3, r3, #8
 80029d2:	b29b      	uxth	r3, r3
 80029d4:	4413      	add	r3, r2
 80029d6:	b299      	uxth	r1, r3
 80029d8:	7d7b      	ldrb	r3, [r7, #21]
 80029da:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80029de:	fb02 f303 	mul.w	r3, r2, r3
 80029e2:	68ba      	ldr	r2, [r7, #8]
 80029e4:	4413      	add	r3, r2
 80029e6:	b20a      	sxth	r2, r1
 80029e8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      ic[curr_ic].acell.ac_codes[1] = (data[2] + (data[3] << 8));
 80029ec:	693b      	ldr	r3, [r7, #16]
 80029ee:	3302      	adds	r3, #2
 80029f0:	781b      	ldrb	r3, [r3, #0]
 80029f2:	461a      	mov	r2, r3
 80029f4:	693b      	ldr	r3, [r7, #16]
 80029f6:	3303      	adds	r3, #3
 80029f8:	781b      	ldrb	r3, [r3, #0]
 80029fa:	021b      	lsls	r3, r3, #8
 80029fc:	b29b      	uxth	r3, r3
 80029fe:	4413      	add	r3, r2
 8002a00:	b299      	uxth	r1, r3
 8002a02:	7d7b      	ldrb	r3, [r7, #21]
 8002a04:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002a08:	fb02 f303 	mul.w	r3, r2, r3
 8002a0c:	68ba      	ldr	r2, [r7, #8]
 8002a0e:	4413      	add	r3, r2
 8002a10:	b20a      	sxth	r2, r1
 8002a12:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42
      ic[curr_ic].acell.ac_codes[2] = (data[4] + (data[5] << 8));
 8002a16:	693b      	ldr	r3, [r7, #16]
 8002a18:	3304      	adds	r3, #4
 8002a1a:	781b      	ldrb	r3, [r3, #0]
 8002a1c:	461a      	mov	r2, r3
 8002a1e:	693b      	ldr	r3, [r7, #16]
 8002a20:	3305      	adds	r3, #5
 8002a22:	781b      	ldrb	r3, [r3, #0]
 8002a24:	021b      	lsls	r3, r3, #8
 8002a26:	b29b      	uxth	r3, r3
 8002a28:	4413      	add	r3, r2
 8002a2a:	b299      	uxth	r1, r3
 8002a2c:	7d7b      	ldrb	r3, [r7, #21]
 8002a2e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002a32:	fb02 f303 	mul.w	r3, r2, r3
 8002a36:	68ba      	ldr	r2, [r7, #8]
 8002a38:	4413      	add	r3, r2
 8002a3a:	b20a      	sxth	r2, r1
 8002a3c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
      break;
 8002a40:	e263      	b.n	8002f0a <adBms6830ParseAverageCell+0x5da>

    case B: /* Cell Register group B */
      ic[curr_ic].acell.ac_codes[3] = (data[0] + (data[1] << 8));
 8002a42:	693b      	ldr	r3, [r7, #16]
 8002a44:	781b      	ldrb	r3, [r3, #0]
 8002a46:	461a      	mov	r2, r3
 8002a48:	693b      	ldr	r3, [r7, #16]
 8002a4a:	3301      	adds	r3, #1
 8002a4c:	781b      	ldrb	r3, [r3, #0]
 8002a4e:	021b      	lsls	r3, r3, #8
 8002a50:	b29b      	uxth	r3, r3
 8002a52:	4413      	add	r3, r2
 8002a54:	b299      	uxth	r1, r3
 8002a56:	7d7b      	ldrb	r3, [r7, #21]
 8002a58:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002a5c:	fb02 f303 	mul.w	r3, r2, r3
 8002a60:	68ba      	ldr	r2, [r7, #8]
 8002a62:	4413      	add	r3, r2
 8002a64:	b20a      	sxth	r2, r1
 8002a66:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
      ic[curr_ic].acell.ac_codes[4] = (data[2] + (data[3] << 8));
 8002a6a:	693b      	ldr	r3, [r7, #16]
 8002a6c:	3302      	adds	r3, #2
 8002a6e:	781b      	ldrb	r3, [r3, #0]
 8002a70:	461a      	mov	r2, r3
 8002a72:	693b      	ldr	r3, [r7, #16]
 8002a74:	3303      	adds	r3, #3
 8002a76:	781b      	ldrb	r3, [r3, #0]
 8002a78:	021b      	lsls	r3, r3, #8
 8002a7a:	b29b      	uxth	r3, r3
 8002a7c:	4413      	add	r3, r2
 8002a7e:	b299      	uxth	r1, r3
 8002a80:	7d7b      	ldrb	r3, [r7, #21]
 8002a82:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002a86:	fb02 f303 	mul.w	r3, r2, r3
 8002a8a:	68ba      	ldr	r2, [r7, #8]
 8002a8c:	4413      	add	r3, r2
 8002a8e:	b20a      	sxth	r2, r1
 8002a90:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
      ic[curr_ic].acell.ac_codes[5] = (data[4] + (data[5] << 8));
 8002a94:	693b      	ldr	r3, [r7, #16]
 8002a96:	3304      	adds	r3, #4
 8002a98:	781b      	ldrb	r3, [r3, #0]
 8002a9a:	461a      	mov	r2, r3
 8002a9c:	693b      	ldr	r3, [r7, #16]
 8002a9e:	3305      	adds	r3, #5
 8002aa0:	781b      	ldrb	r3, [r3, #0]
 8002aa2:	021b      	lsls	r3, r3, #8
 8002aa4:	b29b      	uxth	r3, r3
 8002aa6:	4413      	add	r3, r2
 8002aa8:	b299      	uxth	r1, r3
 8002aaa:	7d7b      	ldrb	r3, [r7, #21]
 8002aac:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002ab0:	fb02 f303 	mul.w	r3, r2, r3
 8002ab4:	68ba      	ldr	r2, [r7, #8]
 8002ab6:	4413      	add	r3, r2
 8002ab8:	b20a      	sxth	r2, r1
 8002aba:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
      break;
 8002abe:	e224      	b.n	8002f0a <adBms6830ParseAverageCell+0x5da>

    case C: /* Cell Register group C */
      ic[curr_ic].acell.ac_codes[6] = (data[0] + (data[1] << 8));
 8002ac0:	693b      	ldr	r3, [r7, #16]
 8002ac2:	781b      	ldrb	r3, [r3, #0]
 8002ac4:	461a      	mov	r2, r3
 8002ac6:	693b      	ldr	r3, [r7, #16]
 8002ac8:	3301      	adds	r3, #1
 8002aca:	781b      	ldrb	r3, [r3, #0]
 8002acc:	021b      	lsls	r3, r3, #8
 8002ace:	b29b      	uxth	r3, r3
 8002ad0:	4413      	add	r3, r2
 8002ad2:	b299      	uxth	r1, r3
 8002ad4:	7d7b      	ldrb	r3, [r7, #21]
 8002ad6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002ada:	fb02 f303 	mul.w	r3, r2, r3
 8002ade:	68ba      	ldr	r2, [r7, #8]
 8002ae0:	4413      	add	r3, r2
 8002ae2:	b20a      	sxth	r2, r1
 8002ae4:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
      ic[curr_ic].acell.ac_codes[7] = (data[2] + (data[3] << 8));
 8002ae8:	693b      	ldr	r3, [r7, #16]
 8002aea:	3302      	adds	r3, #2
 8002aec:	781b      	ldrb	r3, [r3, #0]
 8002aee:	461a      	mov	r2, r3
 8002af0:	693b      	ldr	r3, [r7, #16]
 8002af2:	3303      	adds	r3, #3
 8002af4:	781b      	ldrb	r3, [r3, #0]
 8002af6:	021b      	lsls	r3, r3, #8
 8002af8:	b29b      	uxth	r3, r3
 8002afa:	4413      	add	r3, r2
 8002afc:	b299      	uxth	r1, r3
 8002afe:	7d7b      	ldrb	r3, [r7, #21]
 8002b00:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002b04:	fb02 f303 	mul.w	r3, r2, r3
 8002b08:	68ba      	ldr	r2, [r7, #8]
 8002b0a:	4413      	add	r3, r2
 8002b0c:	b20a      	sxth	r2, r1
 8002b0e:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
      ic[curr_ic].acell.ac_codes[8] = (data[4] + (data[5] << 8));
 8002b12:	693b      	ldr	r3, [r7, #16]
 8002b14:	3304      	adds	r3, #4
 8002b16:	781b      	ldrb	r3, [r3, #0]
 8002b18:	461a      	mov	r2, r3
 8002b1a:	693b      	ldr	r3, [r7, #16]
 8002b1c:	3305      	adds	r3, #5
 8002b1e:	781b      	ldrb	r3, [r3, #0]
 8002b20:	021b      	lsls	r3, r3, #8
 8002b22:	b29b      	uxth	r3, r3
 8002b24:	4413      	add	r3, r2
 8002b26:	b299      	uxth	r1, r3
 8002b28:	7d7b      	ldrb	r3, [r7, #21]
 8002b2a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002b2e:	fb02 f303 	mul.w	r3, r2, r3
 8002b32:	68ba      	ldr	r2, [r7, #8]
 8002b34:	4413      	add	r3, r2
 8002b36:	b20a      	sxth	r2, r1
 8002b38:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
      break;
 8002b3c:	e1e5      	b.n	8002f0a <adBms6830ParseAverageCell+0x5da>

    case D: /* Cell Register group D */
      ic[curr_ic].acell.ac_codes[9] =  (data[0] + (data[1] << 8));
 8002b3e:	693b      	ldr	r3, [r7, #16]
 8002b40:	781b      	ldrb	r3, [r3, #0]
 8002b42:	461a      	mov	r2, r3
 8002b44:	693b      	ldr	r3, [r7, #16]
 8002b46:	3301      	adds	r3, #1
 8002b48:	781b      	ldrb	r3, [r3, #0]
 8002b4a:	021b      	lsls	r3, r3, #8
 8002b4c:	b29b      	uxth	r3, r3
 8002b4e:	4413      	add	r3, r2
 8002b50:	b299      	uxth	r1, r3
 8002b52:	7d7b      	ldrb	r3, [r7, #21]
 8002b54:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002b58:	fb02 f303 	mul.w	r3, r2, r3
 8002b5c:	68ba      	ldr	r2, [r7, #8]
 8002b5e:	4413      	add	r3, r2
 8002b60:	b20a      	sxth	r2, r1
 8002b62:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
      ic[curr_ic].acell.ac_codes[10] = (data[2] + (data[3] << 8));
 8002b66:	693b      	ldr	r3, [r7, #16]
 8002b68:	3302      	adds	r3, #2
 8002b6a:	781b      	ldrb	r3, [r3, #0]
 8002b6c:	461a      	mov	r2, r3
 8002b6e:	693b      	ldr	r3, [r7, #16]
 8002b70:	3303      	adds	r3, #3
 8002b72:	781b      	ldrb	r3, [r3, #0]
 8002b74:	021b      	lsls	r3, r3, #8
 8002b76:	b29b      	uxth	r3, r3
 8002b78:	4413      	add	r3, r2
 8002b7a:	b299      	uxth	r1, r3
 8002b7c:	7d7b      	ldrb	r3, [r7, #21]
 8002b7e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002b82:	fb02 f303 	mul.w	r3, r2, r3
 8002b86:	68ba      	ldr	r2, [r7, #8]
 8002b88:	4413      	add	r3, r2
 8002b8a:	b20a      	sxth	r2, r1
 8002b8c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
      ic[curr_ic].acell.ac_codes[11] = (data[4] + (data[5] << 8));
 8002b90:	693b      	ldr	r3, [r7, #16]
 8002b92:	3304      	adds	r3, #4
 8002b94:	781b      	ldrb	r3, [r3, #0]
 8002b96:	461a      	mov	r2, r3
 8002b98:	693b      	ldr	r3, [r7, #16]
 8002b9a:	3305      	adds	r3, #5
 8002b9c:	781b      	ldrb	r3, [r3, #0]
 8002b9e:	021b      	lsls	r3, r3, #8
 8002ba0:	b29b      	uxth	r3, r3
 8002ba2:	4413      	add	r3, r2
 8002ba4:	b299      	uxth	r1, r3
 8002ba6:	7d7b      	ldrb	r3, [r7, #21]
 8002ba8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002bac:	fb02 f303 	mul.w	r3, r2, r3
 8002bb0:	68ba      	ldr	r2, [r7, #8]
 8002bb2:	4413      	add	r3, r2
 8002bb4:	b20a      	sxth	r2, r1
 8002bb6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
      break;
 8002bba:	e1a6      	b.n	8002f0a <adBms6830ParseAverageCell+0x5da>
 8002bbc:	080132a8 	.word	0x080132a8

    case E: /* Cell Register group E */
      ic[curr_ic].acell.ac_codes[12] = (data[0] + (data[1] << 8));
 8002bc0:	693b      	ldr	r3, [r7, #16]
 8002bc2:	781b      	ldrb	r3, [r3, #0]
 8002bc4:	461a      	mov	r2, r3
 8002bc6:	693b      	ldr	r3, [r7, #16]
 8002bc8:	3301      	adds	r3, #1
 8002bca:	781b      	ldrb	r3, [r3, #0]
 8002bcc:	021b      	lsls	r3, r3, #8
 8002bce:	b29b      	uxth	r3, r3
 8002bd0:	4413      	add	r3, r2
 8002bd2:	b299      	uxth	r1, r3
 8002bd4:	7d7b      	ldrb	r3, [r7, #21]
 8002bd6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002bda:	fb02 f303 	mul.w	r3, r2, r3
 8002bde:	68ba      	ldr	r2, [r7, #8]
 8002be0:	4413      	add	r3, r2
 8002be2:	b20a      	sxth	r2, r1
 8002be4:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
      ic[curr_ic].acell.ac_codes[13] = (data[2] + (data[3] << 8));
 8002be8:	693b      	ldr	r3, [r7, #16]
 8002bea:	3302      	adds	r3, #2
 8002bec:	781b      	ldrb	r3, [r3, #0]
 8002bee:	461a      	mov	r2, r3
 8002bf0:	693b      	ldr	r3, [r7, #16]
 8002bf2:	3303      	adds	r3, #3
 8002bf4:	781b      	ldrb	r3, [r3, #0]
 8002bf6:	021b      	lsls	r3, r3, #8
 8002bf8:	b29b      	uxth	r3, r3
 8002bfa:	4413      	add	r3, r2
 8002bfc:	b299      	uxth	r1, r3
 8002bfe:	7d7b      	ldrb	r3, [r7, #21]
 8002c00:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002c04:	fb02 f303 	mul.w	r3, r2, r3
 8002c08:	68ba      	ldr	r2, [r7, #8]
 8002c0a:	4413      	add	r3, r2
 8002c0c:	b20a      	sxth	r2, r1
 8002c0e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
      ic[curr_ic].acell.ac_codes[14] = (data[4] + (data[5] << 8));
 8002c12:	693b      	ldr	r3, [r7, #16]
 8002c14:	3304      	adds	r3, #4
 8002c16:	781b      	ldrb	r3, [r3, #0]
 8002c18:	461a      	mov	r2, r3
 8002c1a:	693b      	ldr	r3, [r7, #16]
 8002c1c:	3305      	adds	r3, #5
 8002c1e:	781b      	ldrb	r3, [r3, #0]
 8002c20:	021b      	lsls	r3, r3, #8
 8002c22:	b29b      	uxth	r3, r3
 8002c24:	4413      	add	r3, r2
 8002c26:	b299      	uxth	r1, r3
 8002c28:	7d7b      	ldrb	r3, [r7, #21]
 8002c2a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002c2e:	fb02 f303 	mul.w	r3, r2, r3
 8002c32:	68ba      	ldr	r2, [r7, #8]
 8002c34:	4413      	add	r3, r2
 8002c36:	b20a      	sxth	r2, r1
 8002c38:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
      break;
 8002c3c:	e165      	b.n	8002f0a <adBms6830ParseAverageCell+0x5da>

    case F: /* Cell Register group F */
      ic[curr_ic].acell.ac_codes[15] = (data[0] + (data[1] << 8));
 8002c3e:	693b      	ldr	r3, [r7, #16]
 8002c40:	781b      	ldrb	r3, [r3, #0]
 8002c42:	461a      	mov	r2, r3
 8002c44:	693b      	ldr	r3, [r7, #16]
 8002c46:	3301      	adds	r3, #1
 8002c48:	781b      	ldrb	r3, [r3, #0]
 8002c4a:	021b      	lsls	r3, r3, #8
 8002c4c:	b29b      	uxth	r3, r3
 8002c4e:	4413      	add	r3, r2
 8002c50:	b299      	uxth	r1, r3
 8002c52:	7d7b      	ldrb	r3, [r7, #21]
 8002c54:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002c58:	fb02 f303 	mul.w	r3, r2, r3
 8002c5c:	68ba      	ldr	r2, [r7, #8]
 8002c5e:	4413      	add	r3, r2
 8002c60:	b20a      	sxth	r2, r1
 8002c62:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      break;
 8002c66:	e150      	b.n	8002f0a <adBms6830ParseAverageCell+0x5da>

    case ALL_GRP: /* Cell Register group ALL */
      ic[curr_ic].acell.ac_codes[0] = (data[0] + (data[1] << 8));
 8002c68:	693b      	ldr	r3, [r7, #16]
 8002c6a:	781b      	ldrb	r3, [r3, #0]
 8002c6c:	461a      	mov	r2, r3
 8002c6e:	693b      	ldr	r3, [r7, #16]
 8002c70:	3301      	adds	r3, #1
 8002c72:	781b      	ldrb	r3, [r3, #0]
 8002c74:	021b      	lsls	r3, r3, #8
 8002c76:	b29b      	uxth	r3, r3
 8002c78:	4413      	add	r3, r2
 8002c7a:	b299      	uxth	r1, r3
 8002c7c:	7d7b      	ldrb	r3, [r7, #21]
 8002c7e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002c82:	fb02 f303 	mul.w	r3, r2, r3
 8002c86:	68ba      	ldr	r2, [r7, #8]
 8002c88:	4413      	add	r3, r2
 8002c8a:	b20a      	sxth	r2, r1
 8002c8c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      ic[curr_ic].acell.ac_codes[1] = (data[2] + (data[3] << 8));
 8002c90:	693b      	ldr	r3, [r7, #16]
 8002c92:	3302      	adds	r3, #2
 8002c94:	781b      	ldrb	r3, [r3, #0]
 8002c96:	461a      	mov	r2, r3
 8002c98:	693b      	ldr	r3, [r7, #16]
 8002c9a:	3303      	adds	r3, #3
 8002c9c:	781b      	ldrb	r3, [r3, #0]
 8002c9e:	021b      	lsls	r3, r3, #8
 8002ca0:	b29b      	uxth	r3, r3
 8002ca2:	4413      	add	r3, r2
 8002ca4:	b299      	uxth	r1, r3
 8002ca6:	7d7b      	ldrb	r3, [r7, #21]
 8002ca8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002cac:	fb02 f303 	mul.w	r3, r2, r3
 8002cb0:	68ba      	ldr	r2, [r7, #8]
 8002cb2:	4413      	add	r3, r2
 8002cb4:	b20a      	sxth	r2, r1
 8002cb6:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42
      ic[curr_ic].acell.ac_codes[2] = (data[4] + (data[5] << 8));
 8002cba:	693b      	ldr	r3, [r7, #16]
 8002cbc:	3304      	adds	r3, #4
 8002cbe:	781b      	ldrb	r3, [r3, #0]
 8002cc0:	461a      	mov	r2, r3
 8002cc2:	693b      	ldr	r3, [r7, #16]
 8002cc4:	3305      	adds	r3, #5
 8002cc6:	781b      	ldrb	r3, [r3, #0]
 8002cc8:	021b      	lsls	r3, r3, #8
 8002cca:	b29b      	uxth	r3, r3
 8002ccc:	4413      	add	r3, r2
 8002cce:	b299      	uxth	r1, r3
 8002cd0:	7d7b      	ldrb	r3, [r7, #21]
 8002cd2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002cd6:	fb02 f303 	mul.w	r3, r2, r3
 8002cda:	68ba      	ldr	r2, [r7, #8]
 8002cdc:	4413      	add	r3, r2
 8002cde:	b20a      	sxth	r2, r1
 8002ce0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
      ic[curr_ic].acell.ac_codes[3] = (data[6] + (data[7] << 8));
 8002ce4:	693b      	ldr	r3, [r7, #16]
 8002ce6:	3306      	adds	r3, #6
 8002ce8:	781b      	ldrb	r3, [r3, #0]
 8002cea:	461a      	mov	r2, r3
 8002cec:	693b      	ldr	r3, [r7, #16]
 8002cee:	3307      	adds	r3, #7
 8002cf0:	781b      	ldrb	r3, [r3, #0]
 8002cf2:	021b      	lsls	r3, r3, #8
 8002cf4:	b29b      	uxth	r3, r3
 8002cf6:	4413      	add	r3, r2
 8002cf8:	b299      	uxth	r1, r3
 8002cfa:	7d7b      	ldrb	r3, [r7, #21]
 8002cfc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002d00:	fb02 f303 	mul.w	r3, r2, r3
 8002d04:	68ba      	ldr	r2, [r7, #8]
 8002d06:	4413      	add	r3, r2
 8002d08:	b20a      	sxth	r2, r1
 8002d0a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
      ic[curr_ic].acell.ac_codes[4] = (data[8] + (data[9] << 8));
 8002d0e:	693b      	ldr	r3, [r7, #16]
 8002d10:	3308      	adds	r3, #8
 8002d12:	781b      	ldrb	r3, [r3, #0]
 8002d14:	461a      	mov	r2, r3
 8002d16:	693b      	ldr	r3, [r7, #16]
 8002d18:	3309      	adds	r3, #9
 8002d1a:	781b      	ldrb	r3, [r3, #0]
 8002d1c:	021b      	lsls	r3, r3, #8
 8002d1e:	b29b      	uxth	r3, r3
 8002d20:	4413      	add	r3, r2
 8002d22:	b299      	uxth	r1, r3
 8002d24:	7d7b      	ldrb	r3, [r7, #21]
 8002d26:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002d2a:	fb02 f303 	mul.w	r3, r2, r3
 8002d2e:	68ba      	ldr	r2, [r7, #8]
 8002d30:	4413      	add	r3, r2
 8002d32:	b20a      	sxth	r2, r1
 8002d34:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
      ic[curr_ic].acell.ac_codes[5] = (data[10] + (data[11] << 8));
 8002d38:	693b      	ldr	r3, [r7, #16]
 8002d3a:	330a      	adds	r3, #10
 8002d3c:	781b      	ldrb	r3, [r3, #0]
 8002d3e:	461a      	mov	r2, r3
 8002d40:	693b      	ldr	r3, [r7, #16]
 8002d42:	330b      	adds	r3, #11
 8002d44:	781b      	ldrb	r3, [r3, #0]
 8002d46:	021b      	lsls	r3, r3, #8
 8002d48:	b29b      	uxth	r3, r3
 8002d4a:	4413      	add	r3, r2
 8002d4c:	b299      	uxth	r1, r3
 8002d4e:	7d7b      	ldrb	r3, [r7, #21]
 8002d50:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002d54:	fb02 f303 	mul.w	r3, r2, r3
 8002d58:	68ba      	ldr	r2, [r7, #8]
 8002d5a:	4413      	add	r3, r2
 8002d5c:	b20a      	sxth	r2, r1
 8002d5e:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
      ic[curr_ic].acell.ac_codes[6] = (data[12] + (data[13] << 8));
 8002d62:	693b      	ldr	r3, [r7, #16]
 8002d64:	330c      	adds	r3, #12
 8002d66:	781b      	ldrb	r3, [r3, #0]
 8002d68:	461a      	mov	r2, r3
 8002d6a:	693b      	ldr	r3, [r7, #16]
 8002d6c:	330d      	adds	r3, #13
 8002d6e:	781b      	ldrb	r3, [r3, #0]
 8002d70:	021b      	lsls	r3, r3, #8
 8002d72:	b29b      	uxth	r3, r3
 8002d74:	4413      	add	r3, r2
 8002d76:	b299      	uxth	r1, r3
 8002d78:	7d7b      	ldrb	r3, [r7, #21]
 8002d7a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002d7e:	fb02 f303 	mul.w	r3, r2, r3
 8002d82:	68ba      	ldr	r2, [r7, #8]
 8002d84:	4413      	add	r3, r2
 8002d86:	b20a      	sxth	r2, r1
 8002d88:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
      ic[curr_ic].acell.ac_codes[7] = (data[14] + (data[15] << 8));
 8002d8c:	693b      	ldr	r3, [r7, #16]
 8002d8e:	330e      	adds	r3, #14
 8002d90:	781b      	ldrb	r3, [r3, #0]
 8002d92:	461a      	mov	r2, r3
 8002d94:	693b      	ldr	r3, [r7, #16]
 8002d96:	330f      	adds	r3, #15
 8002d98:	781b      	ldrb	r3, [r3, #0]
 8002d9a:	021b      	lsls	r3, r3, #8
 8002d9c:	b29b      	uxth	r3, r3
 8002d9e:	4413      	add	r3, r2
 8002da0:	b299      	uxth	r1, r3
 8002da2:	7d7b      	ldrb	r3, [r7, #21]
 8002da4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002da8:	fb02 f303 	mul.w	r3, r2, r3
 8002dac:	68ba      	ldr	r2, [r7, #8]
 8002dae:	4413      	add	r3, r2
 8002db0:	b20a      	sxth	r2, r1
 8002db2:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
      ic[curr_ic].acell.ac_codes[8] = (data[16] + (data[17] << 8));
 8002db6:	693b      	ldr	r3, [r7, #16]
 8002db8:	3310      	adds	r3, #16
 8002dba:	781b      	ldrb	r3, [r3, #0]
 8002dbc:	461a      	mov	r2, r3
 8002dbe:	693b      	ldr	r3, [r7, #16]
 8002dc0:	3311      	adds	r3, #17
 8002dc2:	781b      	ldrb	r3, [r3, #0]
 8002dc4:	021b      	lsls	r3, r3, #8
 8002dc6:	b29b      	uxth	r3, r3
 8002dc8:	4413      	add	r3, r2
 8002dca:	b299      	uxth	r1, r3
 8002dcc:	7d7b      	ldrb	r3, [r7, #21]
 8002dce:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002dd2:	fb02 f303 	mul.w	r3, r2, r3
 8002dd6:	68ba      	ldr	r2, [r7, #8]
 8002dd8:	4413      	add	r3, r2
 8002dda:	b20a      	sxth	r2, r1
 8002ddc:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
      ic[curr_ic].acell.ac_codes[9] =  (data[18] + (data[19] << 8));
 8002de0:	693b      	ldr	r3, [r7, #16]
 8002de2:	3312      	adds	r3, #18
 8002de4:	781b      	ldrb	r3, [r3, #0]
 8002de6:	461a      	mov	r2, r3
 8002de8:	693b      	ldr	r3, [r7, #16]
 8002dea:	3313      	adds	r3, #19
 8002dec:	781b      	ldrb	r3, [r3, #0]
 8002dee:	021b      	lsls	r3, r3, #8
 8002df0:	b29b      	uxth	r3, r3
 8002df2:	4413      	add	r3, r2
 8002df4:	b299      	uxth	r1, r3
 8002df6:	7d7b      	ldrb	r3, [r7, #21]
 8002df8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002dfc:	fb02 f303 	mul.w	r3, r2, r3
 8002e00:	68ba      	ldr	r2, [r7, #8]
 8002e02:	4413      	add	r3, r2
 8002e04:	b20a      	sxth	r2, r1
 8002e06:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
      ic[curr_ic].acell.ac_codes[10] = (data[20] + (data[21] << 8));
 8002e0a:	693b      	ldr	r3, [r7, #16]
 8002e0c:	3314      	adds	r3, #20
 8002e0e:	781b      	ldrb	r3, [r3, #0]
 8002e10:	461a      	mov	r2, r3
 8002e12:	693b      	ldr	r3, [r7, #16]
 8002e14:	3315      	adds	r3, #21
 8002e16:	781b      	ldrb	r3, [r3, #0]
 8002e18:	021b      	lsls	r3, r3, #8
 8002e1a:	b29b      	uxth	r3, r3
 8002e1c:	4413      	add	r3, r2
 8002e1e:	b299      	uxth	r1, r3
 8002e20:	7d7b      	ldrb	r3, [r7, #21]
 8002e22:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002e26:	fb02 f303 	mul.w	r3, r2, r3
 8002e2a:	68ba      	ldr	r2, [r7, #8]
 8002e2c:	4413      	add	r3, r2
 8002e2e:	b20a      	sxth	r2, r1
 8002e30:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
      ic[curr_ic].acell.ac_codes[11] = (data[22] + (data[23] << 8));
 8002e34:	693b      	ldr	r3, [r7, #16]
 8002e36:	3316      	adds	r3, #22
 8002e38:	781b      	ldrb	r3, [r3, #0]
 8002e3a:	461a      	mov	r2, r3
 8002e3c:	693b      	ldr	r3, [r7, #16]
 8002e3e:	3317      	adds	r3, #23
 8002e40:	781b      	ldrb	r3, [r3, #0]
 8002e42:	021b      	lsls	r3, r3, #8
 8002e44:	b29b      	uxth	r3, r3
 8002e46:	4413      	add	r3, r2
 8002e48:	b299      	uxth	r1, r3
 8002e4a:	7d7b      	ldrb	r3, [r7, #21]
 8002e4c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002e50:	fb02 f303 	mul.w	r3, r2, r3
 8002e54:	68ba      	ldr	r2, [r7, #8]
 8002e56:	4413      	add	r3, r2
 8002e58:	b20a      	sxth	r2, r1
 8002e5a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
      ic[curr_ic].acell.ac_codes[12] = (data[24] + (data[25] << 8));
 8002e5e:	693b      	ldr	r3, [r7, #16]
 8002e60:	3318      	adds	r3, #24
 8002e62:	781b      	ldrb	r3, [r3, #0]
 8002e64:	461a      	mov	r2, r3
 8002e66:	693b      	ldr	r3, [r7, #16]
 8002e68:	3319      	adds	r3, #25
 8002e6a:	781b      	ldrb	r3, [r3, #0]
 8002e6c:	021b      	lsls	r3, r3, #8
 8002e6e:	b29b      	uxth	r3, r3
 8002e70:	4413      	add	r3, r2
 8002e72:	b299      	uxth	r1, r3
 8002e74:	7d7b      	ldrb	r3, [r7, #21]
 8002e76:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002e7a:	fb02 f303 	mul.w	r3, r2, r3
 8002e7e:	68ba      	ldr	r2, [r7, #8]
 8002e80:	4413      	add	r3, r2
 8002e82:	b20a      	sxth	r2, r1
 8002e84:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
      ic[curr_ic].acell.ac_codes[13] = (data[26] + (data[27] << 8));
 8002e88:	693b      	ldr	r3, [r7, #16]
 8002e8a:	331a      	adds	r3, #26
 8002e8c:	781b      	ldrb	r3, [r3, #0]
 8002e8e:	461a      	mov	r2, r3
 8002e90:	693b      	ldr	r3, [r7, #16]
 8002e92:	331b      	adds	r3, #27
 8002e94:	781b      	ldrb	r3, [r3, #0]
 8002e96:	021b      	lsls	r3, r3, #8
 8002e98:	b29b      	uxth	r3, r3
 8002e9a:	4413      	add	r3, r2
 8002e9c:	b299      	uxth	r1, r3
 8002e9e:	7d7b      	ldrb	r3, [r7, #21]
 8002ea0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002ea4:	fb02 f303 	mul.w	r3, r2, r3
 8002ea8:	68ba      	ldr	r2, [r7, #8]
 8002eaa:	4413      	add	r3, r2
 8002eac:	b20a      	sxth	r2, r1
 8002eae:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
      ic[curr_ic].acell.ac_codes[14] = (data[28] + (data[29] << 8));
 8002eb2:	693b      	ldr	r3, [r7, #16]
 8002eb4:	331c      	adds	r3, #28
 8002eb6:	781b      	ldrb	r3, [r3, #0]
 8002eb8:	461a      	mov	r2, r3
 8002eba:	693b      	ldr	r3, [r7, #16]
 8002ebc:	331d      	adds	r3, #29
 8002ebe:	781b      	ldrb	r3, [r3, #0]
 8002ec0:	021b      	lsls	r3, r3, #8
 8002ec2:	b29b      	uxth	r3, r3
 8002ec4:	4413      	add	r3, r2
 8002ec6:	b299      	uxth	r1, r3
 8002ec8:	7d7b      	ldrb	r3, [r7, #21]
 8002eca:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002ece:	fb02 f303 	mul.w	r3, r2, r3
 8002ed2:	68ba      	ldr	r2, [r7, #8]
 8002ed4:	4413      	add	r3, r2
 8002ed6:	b20a      	sxth	r2, r1
 8002ed8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
      ic[curr_ic].acell.ac_codes[15] = (data[30] + (data[31] << 8));
 8002edc:	693b      	ldr	r3, [r7, #16]
 8002ede:	331e      	adds	r3, #30
 8002ee0:	781b      	ldrb	r3, [r3, #0]
 8002ee2:	461a      	mov	r2, r3
 8002ee4:	693b      	ldr	r3, [r7, #16]
 8002ee6:	331f      	adds	r3, #31
 8002ee8:	781b      	ldrb	r3, [r3, #0]
 8002eea:	021b      	lsls	r3, r3, #8
 8002eec:	b29b      	uxth	r3, r3
 8002eee:	4413      	add	r3, r2
 8002ef0:	b299      	uxth	r1, r3
 8002ef2:	7d7b      	ldrb	r3, [r7, #21]
 8002ef4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002ef8:	fb02 f303 	mul.w	r3, r2, r3
 8002efc:	68ba      	ldr	r2, [r7, #8]
 8002efe:	4413      	add	r3, r2
 8002f00:	b20a      	sxth	r2, r1
 8002f02:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      break;
 8002f06:	e000      	b.n	8002f0a <adBms6830ParseAverageCell+0x5da>

    default:
      break;
 8002f08:	bf00      	nop
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8002f0a:	7d7b      	ldrb	r3, [r7, #21]
 8002f0c:	3301      	adds	r3, #1
 8002f0e:	757b      	strb	r3, [r7, #21]
 8002f10:	7d7a      	ldrb	r2, [r7, #21]
 8002f12:	7bfb      	ldrb	r3, [r7, #15]
 8002f14:	429a      	cmp	r2, r3
 8002f16:	f4ff ad31 	bcc.w	800297c <adBms6830ParseAverageCell+0x4c>
    }
  }
  free(data);
 8002f1a:	6938      	ldr	r0, [r7, #16]
 8002f1c:	f00c f846 	bl	800efac <free>
}
 8002f20:	bf00      	nop
 8002f22:	3718      	adds	r7, #24
 8002f24:	46bd      	mov	sp, r7
 8002f26:	bd80      	pop	{r7, pc}

08002f28 <adBms6830ParseSCell>:
 *
 *******************************************************************************
*/
/* Parse S cell voltages */
void adBms6830ParseSCell(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *scv_data)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b086      	sub	sp, #24
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	60b9      	str	r1, [r7, #8]
 8002f30:	607b      	str	r3, [r7, #4]
 8002f32:	4603      	mov	r3, r0
 8002f34:	73fb      	strb	r3, [r7, #15]
 8002f36:	4613      	mov	r3, r2
 8002f38:	73bb      	strb	r3, [r7, #14]
  uint8_t *data, data_size, address = 0;
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	75bb      	strb	r3, [r7, #22]
  if(grp == ALL_GRP){data_size = RDSALL_SIZE;}
 8002f3e:	7bbb      	ldrb	r3, [r7, #14]
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d102      	bne.n	8002f4a <adBms6830ParseSCell+0x22>
 8002f44:	2322      	movs	r3, #34	@ 0x22
 8002f46:	75fb      	strb	r3, [r7, #23]
 8002f48:	e001      	b.n	8002f4e <adBms6830ParseSCell+0x26>
  else {data_size = RX_DATA;}
 8002f4a:	2308      	movs	r3, #8
 8002f4c:	75fb      	strb	r3, [r7, #23]
  data = (uint8_t *)calloc(data_size, sizeof(uint8_t));
 8002f4e:	7dfb      	ldrb	r3, [r7, #23]
 8002f50:	2101      	movs	r1, #1
 8002f52:	4618      	mov	r0, r3
 8002f54:	f00b fd2a 	bl	800e9ac <calloc>
 8002f58:	4603      	mov	r3, r0
 8002f5a:	613b      	str	r3, [r7, #16]
  if(data == NULL)
 8002f5c:	693b      	ldr	r3, [r7, #16]
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d105      	bne.n	8002f6e <adBms6830ParseSCell+0x46>
  {
    #ifdef MBED
    pc.printf(" Failed to allocate parse scv memory \n");
    #else
    printf(" Failed to allocate parse scv memory \n");
 8002f62:	4894      	ldr	r0, [pc, #592]	@ (80031b4 <adBms6830ParseSCell+0x28c>)
 8002f64:	f00d fc44 	bl	80107f0 <puts>
    #endif
    exit(0);
 8002f68:	2000      	movs	r0, #0
 8002f6a:	f00b fd3b 	bl	800e9e4 <exit>
  }
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8002f6e:	2300      	movs	r3, #0
 8002f70:	757b      	strb	r3, [r7, #21]
 8002f72:	e2c9      	b.n	8003508 <adBms6830ParseSCell+0x5e0>
  {
    memcpy(&data[0], &scv_data[address], data_size); /* dst , src , size */
 8002f74:	7dbb      	ldrb	r3, [r7, #22]
 8002f76:	687a      	ldr	r2, [r7, #4]
 8002f78:	4413      	add	r3, r2
 8002f7a:	7dfa      	ldrb	r2, [r7, #23]
 8002f7c:	4619      	mov	r1, r3
 8002f7e:	6938      	ldr	r0, [r7, #16]
 8002f80:	f00d fc9a 	bl	80108b8 <memcpy>
    address = ((curr_ic+1) * (data_size));
 8002f84:	7d7b      	ldrb	r3, [r7, #21]
 8002f86:	3301      	adds	r3, #1
 8002f88:	b2db      	uxtb	r3, r3
 8002f8a:	7dfa      	ldrb	r2, [r7, #23]
 8002f8c:	fb12 f303 	smulbb	r3, r2, r3
 8002f90:	75bb      	strb	r3, [r7, #22]
    switch (grp)
 8002f92:	7bbb      	ldrb	r3, [r7, #14]
 8002f94:	2b06      	cmp	r3, #6
 8002f96:	f200 82b3 	bhi.w	8003500 <adBms6830ParseSCell+0x5d8>
 8002f9a:	a201      	add	r2, pc, #4	@ (adr r2, 8002fa0 <adBms6830ParseSCell+0x78>)
 8002f9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fa0:	08003261 	.word	0x08003261
 8002fa4:	08002fbd 	.word	0x08002fbd
 8002fa8:	0800303b 	.word	0x0800303b
 8002fac:	080030b9 	.word	0x080030b9
 8002fb0:	08003137 	.word	0x08003137
 8002fb4:	080031b9 	.word	0x080031b9
 8002fb8:	08003237 	.word	0x08003237
    {
    case A: /* Cell Register group A */
      ic[curr_ic].scell.sc_codes[0] = (data[0] + (data[1] << 8));
 8002fbc:	693b      	ldr	r3, [r7, #16]
 8002fbe:	781b      	ldrb	r3, [r3, #0]
 8002fc0:	461a      	mov	r2, r3
 8002fc2:	693b      	ldr	r3, [r7, #16]
 8002fc4:	3301      	adds	r3, #1
 8002fc6:	781b      	ldrb	r3, [r3, #0]
 8002fc8:	021b      	lsls	r3, r3, #8
 8002fca:	b29b      	uxth	r3, r3
 8002fcc:	4413      	add	r3, r2
 8002fce:	b299      	uxth	r1, r3
 8002fd0:	7d7b      	ldrb	r3, [r7, #21]
 8002fd2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002fd6:	fb02 f303 	mul.w	r3, r2, r3
 8002fda:	68ba      	ldr	r2, [r7, #8]
 8002fdc:	4413      	add	r3, r2
 8002fde:	b20a      	sxth	r2, r1
 8002fe0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
      ic[curr_ic].scell.sc_codes[1] = (data[2] + (data[3] << 8));
 8002fe4:	693b      	ldr	r3, [r7, #16]
 8002fe6:	3302      	adds	r3, #2
 8002fe8:	781b      	ldrb	r3, [r3, #0]
 8002fea:	461a      	mov	r2, r3
 8002fec:	693b      	ldr	r3, [r7, #16]
 8002fee:	3303      	adds	r3, #3
 8002ff0:	781b      	ldrb	r3, [r3, #0]
 8002ff2:	021b      	lsls	r3, r3, #8
 8002ff4:	b29b      	uxth	r3, r3
 8002ff6:	4413      	add	r3, r2
 8002ff8:	b299      	uxth	r1, r3
 8002ffa:	7d7b      	ldrb	r3, [r7, #21]
 8002ffc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003000:	fb02 f303 	mul.w	r3, r2, r3
 8003004:	68ba      	ldr	r2, [r7, #8]
 8003006:	4413      	add	r3, r2
 8003008:	b20a      	sxth	r2, r1
 800300a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      ic[curr_ic].scell.sc_codes[2] = (data[4] + (data[5] << 8));
 800300e:	693b      	ldr	r3, [r7, #16]
 8003010:	3304      	adds	r3, #4
 8003012:	781b      	ldrb	r3, [r3, #0]
 8003014:	461a      	mov	r2, r3
 8003016:	693b      	ldr	r3, [r7, #16]
 8003018:	3305      	adds	r3, #5
 800301a:	781b      	ldrb	r3, [r3, #0]
 800301c:	021b      	lsls	r3, r3, #8
 800301e:	b29b      	uxth	r3, r3
 8003020:	4413      	add	r3, r2
 8003022:	b299      	uxth	r1, r3
 8003024:	7d7b      	ldrb	r3, [r7, #21]
 8003026:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800302a:	fb02 f303 	mul.w	r3, r2, r3
 800302e:	68ba      	ldr	r2, [r7, #8]
 8003030:	4413      	add	r3, r2
 8003032:	b20a      	sxth	r2, r1
 8003034:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
      break;
 8003038:	e263      	b.n	8003502 <adBms6830ParseSCell+0x5da>

    case B: /* Cell Register group B */
      ic[curr_ic].scell.sc_codes[3] = (data[0] + (data[1] << 8));
 800303a:	693b      	ldr	r3, [r7, #16]
 800303c:	781b      	ldrb	r3, [r3, #0]
 800303e:	461a      	mov	r2, r3
 8003040:	693b      	ldr	r3, [r7, #16]
 8003042:	3301      	adds	r3, #1
 8003044:	781b      	ldrb	r3, [r3, #0]
 8003046:	021b      	lsls	r3, r3, #8
 8003048:	b29b      	uxth	r3, r3
 800304a:	4413      	add	r3, r2
 800304c:	b299      	uxth	r1, r3
 800304e:	7d7b      	ldrb	r3, [r7, #21]
 8003050:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003054:	fb02 f303 	mul.w	r3, r2, r3
 8003058:	68ba      	ldr	r2, [r7, #8]
 800305a:	4413      	add	r3, r2
 800305c:	b20a      	sxth	r2, r1
 800305e:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
      ic[curr_ic].scell.sc_codes[4] = (data[2] + (data[3] << 8));
 8003062:	693b      	ldr	r3, [r7, #16]
 8003064:	3302      	adds	r3, #2
 8003066:	781b      	ldrb	r3, [r3, #0]
 8003068:	461a      	mov	r2, r3
 800306a:	693b      	ldr	r3, [r7, #16]
 800306c:	3303      	adds	r3, #3
 800306e:	781b      	ldrb	r3, [r3, #0]
 8003070:	021b      	lsls	r3, r3, #8
 8003072:	b29b      	uxth	r3, r3
 8003074:	4413      	add	r3, r2
 8003076:	b299      	uxth	r1, r3
 8003078:	7d7b      	ldrb	r3, [r7, #21]
 800307a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800307e:	fb02 f303 	mul.w	r3, r2, r3
 8003082:	68ba      	ldr	r2, [r7, #8]
 8003084:	4413      	add	r3, r2
 8003086:	b20a      	sxth	r2, r1
 8003088:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
      ic[curr_ic].scell.sc_codes[5] = (data[4] + (data[5] << 8));
 800308c:	693b      	ldr	r3, [r7, #16]
 800308e:	3304      	adds	r3, #4
 8003090:	781b      	ldrb	r3, [r3, #0]
 8003092:	461a      	mov	r2, r3
 8003094:	693b      	ldr	r3, [r7, #16]
 8003096:	3305      	adds	r3, #5
 8003098:	781b      	ldrb	r3, [r3, #0]
 800309a:	021b      	lsls	r3, r3, #8
 800309c:	b29b      	uxth	r3, r3
 800309e:	4413      	add	r3, r2
 80030a0:	b299      	uxth	r1, r3
 80030a2:	7d7b      	ldrb	r3, [r7, #21]
 80030a4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80030a8:	fb02 f303 	mul.w	r3, r2, r3
 80030ac:	68ba      	ldr	r2, [r7, #8]
 80030ae:	4413      	add	r3, r2
 80030b0:	b20a      	sxth	r2, r1
 80030b2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      break;
 80030b6:	e224      	b.n	8003502 <adBms6830ParseSCell+0x5da>

    case C: /* Cell Register group C */
      ic[curr_ic].scell.sc_codes[6] = (data[0] + (data[1] << 8));
 80030b8:	693b      	ldr	r3, [r7, #16]
 80030ba:	781b      	ldrb	r3, [r3, #0]
 80030bc:	461a      	mov	r2, r3
 80030be:	693b      	ldr	r3, [r7, #16]
 80030c0:	3301      	adds	r3, #1
 80030c2:	781b      	ldrb	r3, [r3, #0]
 80030c4:	021b      	lsls	r3, r3, #8
 80030c6:	b29b      	uxth	r3, r3
 80030c8:	4413      	add	r3, r2
 80030ca:	b299      	uxth	r1, r3
 80030cc:	7d7b      	ldrb	r3, [r7, #21]
 80030ce:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80030d2:	fb02 f303 	mul.w	r3, r2, r3
 80030d6:	68ba      	ldr	r2, [r7, #8]
 80030d8:	4413      	add	r3, r2
 80030da:	b20a      	sxth	r2, r1
 80030dc:	f8a3 206c 	strh.w	r2, [r3, #108]	@ 0x6c
      ic[curr_ic].scell.sc_codes[7] = (data[2] + (data[3] << 8));
 80030e0:	693b      	ldr	r3, [r7, #16]
 80030e2:	3302      	adds	r3, #2
 80030e4:	781b      	ldrb	r3, [r3, #0]
 80030e6:	461a      	mov	r2, r3
 80030e8:	693b      	ldr	r3, [r7, #16]
 80030ea:	3303      	adds	r3, #3
 80030ec:	781b      	ldrb	r3, [r3, #0]
 80030ee:	021b      	lsls	r3, r3, #8
 80030f0:	b29b      	uxth	r3, r3
 80030f2:	4413      	add	r3, r2
 80030f4:	b299      	uxth	r1, r3
 80030f6:	7d7b      	ldrb	r3, [r7, #21]
 80030f8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80030fc:	fb02 f303 	mul.w	r3, r2, r3
 8003100:	68ba      	ldr	r2, [r7, #8]
 8003102:	4413      	add	r3, r2
 8003104:	b20a      	sxth	r2, r1
 8003106:	f8a3 206e 	strh.w	r2, [r3, #110]	@ 0x6e
      ic[curr_ic].scell.sc_codes[8] = (data[4] + (data[5] << 8));
 800310a:	693b      	ldr	r3, [r7, #16]
 800310c:	3304      	adds	r3, #4
 800310e:	781b      	ldrb	r3, [r3, #0]
 8003110:	461a      	mov	r2, r3
 8003112:	693b      	ldr	r3, [r7, #16]
 8003114:	3305      	adds	r3, #5
 8003116:	781b      	ldrb	r3, [r3, #0]
 8003118:	021b      	lsls	r3, r3, #8
 800311a:	b29b      	uxth	r3, r3
 800311c:	4413      	add	r3, r2
 800311e:	b299      	uxth	r1, r3
 8003120:	7d7b      	ldrb	r3, [r7, #21]
 8003122:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003126:	fb02 f303 	mul.w	r3, r2, r3
 800312a:	68ba      	ldr	r2, [r7, #8]
 800312c:	4413      	add	r3, r2
 800312e:	b20a      	sxth	r2, r1
 8003130:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
      break;
 8003134:	e1e5      	b.n	8003502 <adBms6830ParseSCell+0x5da>

    case D: /* Cell Register group D */
      ic[curr_ic].scell.sc_codes[9] =  (data[0] + (data[1] << 8));
 8003136:	693b      	ldr	r3, [r7, #16]
 8003138:	781b      	ldrb	r3, [r3, #0]
 800313a:	461a      	mov	r2, r3
 800313c:	693b      	ldr	r3, [r7, #16]
 800313e:	3301      	adds	r3, #1
 8003140:	781b      	ldrb	r3, [r3, #0]
 8003142:	021b      	lsls	r3, r3, #8
 8003144:	b29b      	uxth	r3, r3
 8003146:	4413      	add	r3, r2
 8003148:	b299      	uxth	r1, r3
 800314a:	7d7b      	ldrb	r3, [r7, #21]
 800314c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003150:	fb02 f303 	mul.w	r3, r2, r3
 8003154:	68ba      	ldr	r2, [r7, #8]
 8003156:	4413      	add	r3, r2
 8003158:	b20a      	sxth	r2, r1
 800315a:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
      ic[curr_ic].scell.sc_codes[10] = (data[2] + (data[3] << 8));
 800315e:	693b      	ldr	r3, [r7, #16]
 8003160:	3302      	adds	r3, #2
 8003162:	781b      	ldrb	r3, [r3, #0]
 8003164:	461a      	mov	r2, r3
 8003166:	693b      	ldr	r3, [r7, #16]
 8003168:	3303      	adds	r3, #3
 800316a:	781b      	ldrb	r3, [r3, #0]
 800316c:	021b      	lsls	r3, r3, #8
 800316e:	b29b      	uxth	r3, r3
 8003170:	4413      	add	r3, r2
 8003172:	b299      	uxth	r1, r3
 8003174:	7d7b      	ldrb	r3, [r7, #21]
 8003176:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800317a:	fb02 f303 	mul.w	r3, r2, r3
 800317e:	68ba      	ldr	r2, [r7, #8]
 8003180:	4413      	add	r3, r2
 8003182:	b20a      	sxth	r2, r1
 8003184:	f8a3 2074 	strh.w	r2, [r3, #116]	@ 0x74
      ic[curr_ic].scell.sc_codes[11] = (data[4] + (data[5] << 8));
 8003188:	693b      	ldr	r3, [r7, #16]
 800318a:	3304      	adds	r3, #4
 800318c:	781b      	ldrb	r3, [r3, #0]
 800318e:	461a      	mov	r2, r3
 8003190:	693b      	ldr	r3, [r7, #16]
 8003192:	3305      	adds	r3, #5
 8003194:	781b      	ldrb	r3, [r3, #0]
 8003196:	021b      	lsls	r3, r3, #8
 8003198:	b29b      	uxth	r3, r3
 800319a:	4413      	add	r3, r2
 800319c:	b299      	uxth	r1, r3
 800319e:	7d7b      	ldrb	r3, [r7, #21]
 80031a0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80031a4:	fb02 f303 	mul.w	r3, r2, r3
 80031a8:	68ba      	ldr	r2, [r7, #8]
 80031aa:	4413      	add	r3, r2
 80031ac:	b20a      	sxth	r2, r1
 80031ae:	f8a3 2076 	strh.w	r2, [r3, #118]	@ 0x76
      break;
 80031b2:	e1a6      	b.n	8003502 <adBms6830ParseSCell+0x5da>
 80031b4:	080132d4 	.word	0x080132d4

    case E: /* Cell Register group E */
      ic[curr_ic].scell.sc_codes[12] = (data[0] + (data[1] << 8));
 80031b8:	693b      	ldr	r3, [r7, #16]
 80031ba:	781b      	ldrb	r3, [r3, #0]
 80031bc:	461a      	mov	r2, r3
 80031be:	693b      	ldr	r3, [r7, #16]
 80031c0:	3301      	adds	r3, #1
 80031c2:	781b      	ldrb	r3, [r3, #0]
 80031c4:	021b      	lsls	r3, r3, #8
 80031c6:	b29b      	uxth	r3, r3
 80031c8:	4413      	add	r3, r2
 80031ca:	b299      	uxth	r1, r3
 80031cc:	7d7b      	ldrb	r3, [r7, #21]
 80031ce:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80031d2:	fb02 f303 	mul.w	r3, r2, r3
 80031d6:	68ba      	ldr	r2, [r7, #8]
 80031d8:	4413      	add	r3, r2
 80031da:	b20a      	sxth	r2, r1
 80031dc:	f8a3 2078 	strh.w	r2, [r3, #120]	@ 0x78
      ic[curr_ic].scell.sc_codes[13] = (data[2] + (data[3] << 8));
 80031e0:	693b      	ldr	r3, [r7, #16]
 80031e2:	3302      	adds	r3, #2
 80031e4:	781b      	ldrb	r3, [r3, #0]
 80031e6:	461a      	mov	r2, r3
 80031e8:	693b      	ldr	r3, [r7, #16]
 80031ea:	3303      	adds	r3, #3
 80031ec:	781b      	ldrb	r3, [r3, #0]
 80031ee:	021b      	lsls	r3, r3, #8
 80031f0:	b29b      	uxth	r3, r3
 80031f2:	4413      	add	r3, r2
 80031f4:	b299      	uxth	r1, r3
 80031f6:	7d7b      	ldrb	r3, [r7, #21]
 80031f8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80031fc:	fb02 f303 	mul.w	r3, r2, r3
 8003200:	68ba      	ldr	r2, [r7, #8]
 8003202:	4413      	add	r3, r2
 8003204:	b20a      	sxth	r2, r1
 8003206:	f8a3 207a 	strh.w	r2, [r3, #122]	@ 0x7a
      ic[curr_ic].scell.sc_codes[14] = (data[4] + (data[5] << 8));
 800320a:	693b      	ldr	r3, [r7, #16]
 800320c:	3304      	adds	r3, #4
 800320e:	781b      	ldrb	r3, [r3, #0]
 8003210:	461a      	mov	r2, r3
 8003212:	693b      	ldr	r3, [r7, #16]
 8003214:	3305      	adds	r3, #5
 8003216:	781b      	ldrb	r3, [r3, #0]
 8003218:	021b      	lsls	r3, r3, #8
 800321a:	b29b      	uxth	r3, r3
 800321c:	4413      	add	r3, r2
 800321e:	b299      	uxth	r1, r3
 8003220:	7d7b      	ldrb	r3, [r7, #21]
 8003222:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003226:	fb02 f303 	mul.w	r3, r2, r3
 800322a:	68ba      	ldr	r2, [r7, #8]
 800322c:	4413      	add	r3, r2
 800322e:	b20a      	sxth	r2, r1
 8003230:	f8a3 207c 	strh.w	r2, [r3, #124]	@ 0x7c
      break;
 8003234:	e165      	b.n	8003502 <adBms6830ParseSCell+0x5da>

    case F: /* Cell Register group F */
      ic[curr_ic].scell.sc_codes[15] = (data[0] + (data[1] << 8));
 8003236:	693b      	ldr	r3, [r7, #16]
 8003238:	781b      	ldrb	r3, [r3, #0]
 800323a:	461a      	mov	r2, r3
 800323c:	693b      	ldr	r3, [r7, #16]
 800323e:	3301      	adds	r3, #1
 8003240:	781b      	ldrb	r3, [r3, #0]
 8003242:	021b      	lsls	r3, r3, #8
 8003244:	b29b      	uxth	r3, r3
 8003246:	4413      	add	r3, r2
 8003248:	b299      	uxth	r1, r3
 800324a:	7d7b      	ldrb	r3, [r7, #21]
 800324c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003250:	fb02 f303 	mul.w	r3, r2, r3
 8003254:	68ba      	ldr	r2, [r7, #8]
 8003256:	4413      	add	r3, r2
 8003258:	b20a      	sxth	r2, r1
 800325a:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e
      break;
 800325e:	e150      	b.n	8003502 <adBms6830ParseSCell+0x5da>

    case ALL_GRP: /* Cell Register group ALL */
      ic[curr_ic].scell.sc_codes[0] = (data[0] + (data[1] << 8));
 8003260:	693b      	ldr	r3, [r7, #16]
 8003262:	781b      	ldrb	r3, [r3, #0]
 8003264:	461a      	mov	r2, r3
 8003266:	693b      	ldr	r3, [r7, #16]
 8003268:	3301      	adds	r3, #1
 800326a:	781b      	ldrb	r3, [r3, #0]
 800326c:	021b      	lsls	r3, r3, #8
 800326e:	b29b      	uxth	r3, r3
 8003270:	4413      	add	r3, r2
 8003272:	b299      	uxth	r1, r3
 8003274:	7d7b      	ldrb	r3, [r7, #21]
 8003276:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800327a:	fb02 f303 	mul.w	r3, r2, r3
 800327e:	68ba      	ldr	r2, [r7, #8]
 8003280:	4413      	add	r3, r2
 8003282:	b20a      	sxth	r2, r1
 8003284:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
      ic[curr_ic].scell.sc_codes[1] = (data[2] + (data[3] << 8));
 8003288:	693b      	ldr	r3, [r7, #16]
 800328a:	3302      	adds	r3, #2
 800328c:	781b      	ldrb	r3, [r3, #0]
 800328e:	461a      	mov	r2, r3
 8003290:	693b      	ldr	r3, [r7, #16]
 8003292:	3303      	adds	r3, #3
 8003294:	781b      	ldrb	r3, [r3, #0]
 8003296:	021b      	lsls	r3, r3, #8
 8003298:	b29b      	uxth	r3, r3
 800329a:	4413      	add	r3, r2
 800329c:	b299      	uxth	r1, r3
 800329e:	7d7b      	ldrb	r3, [r7, #21]
 80032a0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80032a4:	fb02 f303 	mul.w	r3, r2, r3
 80032a8:	68ba      	ldr	r2, [r7, #8]
 80032aa:	4413      	add	r3, r2
 80032ac:	b20a      	sxth	r2, r1
 80032ae:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      ic[curr_ic].scell.sc_codes[2] = (data[4] + (data[5] << 8));
 80032b2:	693b      	ldr	r3, [r7, #16]
 80032b4:	3304      	adds	r3, #4
 80032b6:	781b      	ldrb	r3, [r3, #0]
 80032b8:	461a      	mov	r2, r3
 80032ba:	693b      	ldr	r3, [r7, #16]
 80032bc:	3305      	adds	r3, #5
 80032be:	781b      	ldrb	r3, [r3, #0]
 80032c0:	021b      	lsls	r3, r3, #8
 80032c2:	b29b      	uxth	r3, r3
 80032c4:	4413      	add	r3, r2
 80032c6:	b299      	uxth	r1, r3
 80032c8:	7d7b      	ldrb	r3, [r7, #21]
 80032ca:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80032ce:	fb02 f303 	mul.w	r3, r2, r3
 80032d2:	68ba      	ldr	r2, [r7, #8]
 80032d4:	4413      	add	r3, r2
 80032d6:	b20a      	sxth	r2, r1
 80032d8:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
      ic[curr_ic].scell.sc_codes[3] = (data[6] + (data[7] << 8));
 80032dc:	693b      	ldr	r3, [r7, #16]
 80032de:	3306      	adds	r3, #6
 80032e0:	781b      	ldrb	r3, [r3, #0]
 80032e2:	461a      	mov	r2, r3
 80032e4:	693b      	ldr	r3, [r7, #16]
 80032e6:	3307      	adds	r3, #7
 80032e8:	781b      	ldrb	r3, [r3, #0]
 80032ea:	021b      	lsls	r3, r3, #8
 80032ec:	b29b      	uxth	r3, r3
 80032ee:	4413      	add	r3, r2
 80032f0:	b299      	uxth	r1, r3
 80032f2:	7d7b      	ldrb	r3, [r7, #21]
 80032f4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80032f8:	fb02 f303 	mul.w	r3, r2, r3
 80032fc:	68ba      	ldr	r2, [r7, #8]
 80032fe:	4413      	add	r3, r2
 8003300:	b20a      	sxth	r2, r1
 8003302:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
      ic[curr_ic].scell.sc_codes[4] = (data[8] + (data[9] << 8));
 8003306:	693b      	ldr	r3, [r7, #16]
 8003308:	3308      	adds	r3, #8
 800330a:	781b      	ldrb	r3, [r3, #0]
 800330c:	461a      	mov	r2, r3
 800330e:	693b      	ldr	r3, [r7, #16]
 8003310:	3309      	adds	r3, #9
 8003312:	781b      	ldrb	r3, [r3, #0]
 8003314:	021b      	lsls	r3, r3, #8
 8003316:	b29b      	uxth	r3, r3
 8003318:	4413      	add	r3, r2
 800331a:	b299      	uxth	r1, r3
 800331c:	7d7b      	ldrb	r3, [r7, #21]
 800331e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003322:	fb02 f303 	mul.w	r3, r2, r3
 8003326:	68ba      	ldr	r2, [r7, #8]
 8003328:	4413      	add	r3, r2
 800332a:	b20a      	sxth	r2, r1
 800332c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
      ic[curr_ic].scell.sc_codes[5] = (data[10] + (data[11] << 8));
 8003330:	693b      	ldr	r3, [r7, #16]
 8003332:	330a      	adds	r3, #10
 8003334:	781b      	ldrb	r3, [r3, #0]
 8003336:	461a      	mov	r2, r3
 8003338:	693b      	ldr	r3, [r7, #16]
 800333a:	330b      	adds	r3, #11
 800333c:	781b      	ldrb	r3, [r3, #0]
 800333e:	021b      	lsls	r3, r3, #8
 8003340:	b29b      	uxth	r3, r3
 8003342:	4413      	add	r3, r2
 8003344:	b299      	uxth	r1, r3
 8003346:	7d7b      	ldrb	r3, [r7, #21]
 8003348:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800334c:	fb02 f303 	mul.w	r3, r2, r3
 8003350:	68ba      	ldr	r2, [r7, #8]
 8003352:	4413      	add	r3, r2
 8003354:	b20a      	sxth	r2, r1
 8003356:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      ic[curr_ic].scell.sc_codes[6] = (data[12] + (data[13] << 8));
 800335a:	693b      	ldr	r3, [r7, #16]
 800335c:	330c      	adds	r3, #12
 800335e:	781b      	ldrb	r3, [r3, #0]
 8003360:	461a      	mov	r2, r3
 8003362:	693b      	ldr	r3, [r7, #16]
 8003364:	330d      	adds	r3, #13
 8003366:	781b      	ldrb	r3, [r3, #0]
 8003368:	021b      	lsls	r3, r3, #8
 800336a:	b29b      	uxth	r3, r3
 800336c:	4413      	add	r3, r2
 800336e:	b299      	uxth	r1, r3
 8003370:	7d7b      	ldrb	r3, [r7, #21]
 8003372:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003376:	fb02 f303 	mul.w	r3, r2, r3
 800337a:	68ba      	ldr	r2, [r7, #8]
 800337c:	4413      	add	r3, r2
 800337e:	b20a      	sxth	r2, r1
 8003380:	f8a3 206c 	strh.w	r2, [r3, #108]	@ 0x6c
      ic[curr_ic].scell.sc_codes[7] = (data[14] + (data[15] << 8));
 8003384:	693b      	ldr	r3, [r7, #16]
 8003386:	330e      	adds	r3, #14
 8003388:	781b      	ldrb	r3, [r3, #0]
 800338a:	461a      	mov	r2, r3
 800338c:	693b      	ldr	r3, [r7, #16]
 800338e:	330f      	adds	r3, #15
 8003390:	781b      	ldrb	r3, [r3, #0]
 8003392:	021b      	lsls	r3, r3, #8
 8003394:	b29b      	uxth	r3, r3
 8003396:	4413      	add	r3, r2
 8003398:	b299      	uxth	r1, r3
 800339a:	7d7b      	ldrb	r3, [r7, #21]
 800339c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80033a0:	fb02 f303 	mul.w	r3, r2, r3
 80033a4:	68ba      	ldr	r2, [r7, #8]
 80033a6:	4413      	add	r3, r2
 80033a8:	b20a      	sxth	r2, r1
 80033aa:	f8a3 206e 	strh.w	r2, [r3, #110]	@ 0x6e
      ic[curr_ic].scell.sc_codes[8] = (data[16] + (data[17] << 8));
 80033ae:	693b      	ldr	r3, [r7, #16]
 80033b0:	3310      	adds	r3, #16
 80033b2:	781b      	ldrb	r3, [r3, #0]
 80033b4:	461a      	mov	r2, r3
 80033b6:	693b      	ldr	r3, [r7, #16]
 80033b8:	3311      	adds	r3, #17
 80033ba:	781b      	ldrb	r3, [r3, #0]
 80033bc:	021b      	lsls	r3, r3, #8
 80033be:	b29b      	uxth	r3, r3
 80033c0:	4413      	add	r3, r2
 80033c2:	b299      	uxth	r1, r3
 80033c4:	7d7b      	ldrb	r3, [r7, #21]
 80033c6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80033ca:	fb02 f303 	mul.w	r3, r2, r3
 80033ce:	68ba      	ldr	r2, [r7, #8]
 80033d0:	4413      	add	r3, r2
 80033d2:	b20a      	sxth	r2, r1
 80033d4:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
      ic[curr_ic].scell.sc_codes[9] = (data[18] + (data[19] << 8));
 80033d8:	693b      	ldr	r3, [r7, #16]
 80033da:	3312      	adds	r3, #18
 80033dc:	781b      	ldrb	r3, [r3, #0]
 80033de:	461a      	mov	r2, r3
 80033e0:	693b      	ldr	r3, [r7, #16]
 80033e2:	3313      	adds	r3, #19
 80033e4:	781b      	ldrb	r3, [r3, #0]
 80033e6:	021b      	lsls	r3, r3, #8
 80033e8:	b29b      	uxth	r3, r3
 80033ea:	4413      	add	r3, r2
 80033ec:	b299      	uxth	r1, r3
 80033ee:	7d7b      	ldrb	r3, [r7, #21]
 80033f0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80033f4:	fb02 f303 	mul.w	r3, r2, r3
 80033f8:	68ba      	ldr	r2, [r7, #8]
 80033fa:	4413      	add	r3, r2
 80033fc:	b20a      	sxth	r2, r1
 80033fe:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
      ic[curr_ic].scell.sc_codes[10] = (data[20] + (data[21] << 8));
 8003402:	693b      	ldr	r3, [r7, #16]
 8003404:	3314      	adds	r3, #20
 8003406:	781b      	ldrb	r3, [r3, #0]
 8003408:	461a      	mov	r2, r3
 800340a:	693b      	ldr	r3, [r7, #16]
 800340c:	3315      	adds	r3, #21
 800340e:	781b      	ldrb	r3, [r3, #0]
 8003410:	021b      	lsls	r3, r3, #8
 8003412:	b29b      	uxth	r3, r3
 8003414:	4413      	add	r3, r2
 8003416:	b299      	uxth	r1, r3
 8003418:	7d7b      	ldrb	r3, [r7, #21]
 800341a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800341e:	fb02 f303 	mul.w	r3, r2, r3
 8003422:	68ba      	ldr	r2, [r7, #8]
 8003424:	4413      	add	r3, r2
 8003426:	b20a      	sxth	r2, r1
 8003428:	f8a3 2074 	strh.w	r2, [r3, #116]	@ 0x74
      ic[curr_ic].scell.sc_codes[11] = (data[22] + (data[23] << 8));
 800342c:	693b      	ldr	r3, [r7, #16]
 800342e:	3316      	adds	r3, #22
 8003430:	781b      	ldrb	r3, [r3, #0]
 8003432:	461a      	mov	r2, r3
 8003434:	693b      	ldr	r3, [r7, #16]
 8003436:	3317      	adds	r3, #23
 8003438:	781b      	ldrb	r3, [r3, #0]
 800343a:	021b      	lsls	r3, r3, #8
 800343c:	b29b      	uxth	r3, r3
 800343e:	4413      	add	r3, r2
 8003440:	b299      	uxth	r1, r3
 8003442:	7d7b      	ldrb	r3, [r7, #21]
 8003444:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003448:	fb02 f303 	mul.w	r3, r2, r3
 800344c:	68ba      	ldr	r2, [r7, #8]
 800344e:	4413      	add	r3, r2
 8003450:	b20a      	sxth	r2, r1
 8003452:	f8a3 2076 	strh.w	r2, [r3, #118]	@ 0x76
      ic[curr_ic].scell.sc_codes[12] = (data[24] + (data[25] << 8));
 8003456:	693b      	ldr	r3, [r7, #16]
 8003458:	3318      	adds	r3, #24
 800345a:	781b      	ldrb	r3, [r3, #0]
 800345c:	461a      	mov	r2, r3
 800345e:	693b      	ldr	r3, [r7, #16]
 8003460:	3319      	adds	r3, #25
 8003462:	781b      	ldrb	r3, [r3, #0]
 8003464:	021b      	lsls	r3, r3, #8
 8003466:	b29b      	uxth	r3, r3
 8003468:	4413      	add	r3, r2
 800346a:	b299      	uxth	r1, r3
 800346c:	7d7b      	ldrb	r3, [r7, #21]
 800346e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003472:	fb02 f303 	mul.w	r3, r2, r3
 8003476:	68ba      	ldr	r2, [r7, #8]
 8003478:	4413      	add	r3, r2
 800347a:	b20a      	sxth	r2, r1
 800347c:	f8a3 2078 	strh.w	r2, [r3, #120]	@ 0x78
      ic[curr_ic].scell.sc_codes[13] = (data[26] + (data[27] << 8));
 8003480:	693b      	ldr	r3, [r7, #16]
 8003482:	331a      	adds	r3, #26
 8003484:	781b      	ldrb	r3, [r3, #0]
 8003486:	461a      	mov	r2, r3
 8003488:	693b      	ldr	r3, [r7, #16]
 800348a:	331b      	adds	r3, #27
 800348c:	781b      	ldrb	r3, [r3, #0]
 800348e:	021b      	lsls	r3, r3, #8
 8003490:	b29b      	uxth	r3, r3
 8003492:	4413      	add	r3, r2
 8003494:	b299      	uxth	r1, r3
 8003496:	7d7b      	ldrb	r3, [r7, #21]
 8003498:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800349c:	fb02 f303 	mul.w	r3, r2, r3
 80034a0:	68ba      	ldr	r2, [r7, #8]
 80034a2:	4413      	add	r3, r2
 80034a4:	b20a      	sxth	r2, r1
 80034a6:	f8a3 207a 	strh.w	r2, [r3, #122]	@ 0x7a
      ic[curr_ic].scell.sc_codes[14] = (data[28] + (data[29] << 8));
 80034aa:	693b      	ldr	r3, [r7, #16]
 80034ac:	331c      	adds	r3, #28
 80034ae:	781b      	ldrb	r3, [r3, #0]
 80034b0:	461a      	mov	r2, r3
 80034b2:	693b      	ldr	r3, [r7, #16]
 80034b4:	331d      	adds	r3, #29
 80034b6:	781b      	ldrb	r3, [r3, #0]
 80034b8:	021b      	lsls	r3, r3, #8
 80034ba:	b29b      	uxth	r3, r3
 80034bc:	4413      	add	r3, r2
 80034be:	b299      	uxth	r1, r3
 80034c0:	7d7b      	ldrb	r3, [r7, #21]
 80034c2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80034c6:	fb02 f303 	mul.w	r3, r2, r3
 80034ca:	68ba      	ldr	r2, [r7, #8]
 80034cc:	4413      	add	r3, r2
 80034ce:	b20a      	sxth	r2, r1
 80034d0:	f8a3 207c 	strh.w	r2, [r3, #124]	@ 0x7c
      ic[curr_ic].scell.sc_codes[15] = (data[30] + (data[31] << 8));
 80034d4:	693b      	ldr	r3, [r7, #16]
 80034d6:	331e      	adds	r3, #30
 80034d8:	781b      	ldrb	r3, [r3, #0]
 80034da:	461a      	mov	r2, r3
 80034dc:	693b      	ldr	r3, [r7, #16]
 80034de:	331f      	adds	r3, #31
 80034e0:	781b      	ldrb	r3, [r3, #0]
 80034e2:	021b      	lsls	r3, r3, #8
 80034e4:	b29b      	uxth	r3, r3
 80034e6:	4413      	add	r3, r2
 80034e8:	b299      	uxth	r1, r3
 80034ea:	7d7b      	ldrb	r3, [r7, #21]
 80034ec:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80034f0:	fb02 f303 	mul.w	r3, r2, r3
 80034f4:	68ba      	ldr	r2, [r7, #8]
 80034f6:	4413      	add	r3, r2
 80034f8:	b20a      	sxth	r2, r1
 80034fa:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e
      break;
 80034fe:	e000      	b.n	8003502 <adBms6830ParseSCell+0x5da>

    default:
      break;
 8003500:	bf00      	nop
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8003502:	7d7b      	ldrb	r3, [r7, #21]
 8003504:	3301      	adds	r3, #1
 8003506:	757b      	strb	r3, [r7, #21]
 8003508:	7d7a      	ldrb	r2, [r7, #21]
 800350a:	7bfb      	ldrb	r3, [r7, #15]
 800350c:	429a      	cmp	r2, r3
 800350e:	f4ff ad31 	bcc.w	8002f74 <adBms6830ParseSCell+0x4c>
    }
  }
  free(data);
 8003512:	6938      	ldr	r0, [r7, #16]
 8003514:	f00b fd4a 	bl	800efac <free>
}
 8003518:	bf00      	nop
 800351a:	3718      	adds	r7, #24
 800351c:	46bd      	mov	sp, r7
 800351e:	bd80      	pop	{r7, pc}

08003520 <adBms6830ParseFCell>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseFCell(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *fcv_data)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	b086      	sub	sp, #24
 8003524:	af00      	add	r7, sp, #0
 8003526:	60b9      	str	r1, [r7, #8]
 8003528:	607b      	str	r3, [r7, #4]
 800352a:	4603      	mov	r3, r0
 800352c:	73fb      	strb	r3, [r7, #15]
 800352e:	4613      	mov	r3, r2
 8003530:	73bb      	strb	r3, [r7, #14]
  uint8_t *data, data_size, address = 0;
 8003532:	2300      	movs	r3, #0
 8003534:	75bb      	strb	r3, [r7, #22]
  if(grp == ALL_GRP){data_size = RDFCALL_SIZE;}
 8003536:	7bbb      	ldrb	r3, [r7, #14]
 8003538:	2b00      	cmp	r3, #0
 800353a:	d102      	bne.n	8003542 <adBms6830ParseFCell+0x22>
 800353c:	2322      	movs	r3, #34	@ 0x22
 800353e:	75fb      	strb	r3, [r7, #23]
 8003540:	e001      	b.n	8003546 <adBms6830ParseFCell+0x26>
  else {data_size = RX_DATA;}
 8003542:	2308      	movs	r3, #8
 8003544:	75fb      	strb	r3, [r7, #23]
  data = (uint8_t *)calloc(data_size, sizeof(uint8_t));
 8003546:	7dfb      	ldrb	r3, [r7, #23]
 8003548:	2101      	movs	r1, #1
 800354a:	4618      	mov	r0, r3
 800354c:	f00b fa2e 	bl	800e9ac <calloc>
 8003550:	4603      	mov	r3, r0
 8003552:	613b      	str	r3, [r7, #16]
  if(data == NULL)
 8003554:	693b      	ldr	r3, [r7, #16]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d105      	bne.n	8003566 <adBms6830ParseFCell+0x46>
  {
    #ifdef MBED
    pc.printf(" Failed to allocate parse fcell memory \n");
    #else
    printf(" Failed to allocate parse fcell memory \n");
 800355a:	4894      	ldr	r0, [pc, #592]	@ (80037ac <adBms6830ParseFCell+0x28c>)
 800355c:	f00d f948 	bl	80107f0 <puts>
    #endif
    exit(0);
 8003560:	2000      	movs	r0, #0
 8003562:	f00b fa3f 	bl	800e9e4 <exit>
  }
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8003566:	2300      	movs	r3, #0
 8003568:	757b      	strb	r3, [r7, #21]
 800356a:	e2c9      	b.n	8003b00 <adBms6830ParseFCell+0x5e0>
  {
    memcpy(&data[0], &fcv_data[address], data_size); /* dst , src , size */
 800356c:	7dbb      	ldrb	r3, [r7, #22]
 800356e:	687a      	ldr	r2, [r7, #4]
 8003570:	4413      	add	r3, r2
 8003572:	7dfa      	ldrb	r2, [r7, #23]
 8003574:	4619      	mov	r1, r3
 8003576:	6938      	ldr	r0, [r7, #16]
 8003578:	f00d f99e 	bl	80108b8 <memcpy>
    address = ((curr_ic+1) * (data_size));
 800357c:	7d7b      	ldrb	r3, [r7, #21]
 800357e:	3301      	adds	r3, #1
 8003580:	b2db      	uxtb	r3, r3
 8003582:	7dfa      	ldrb	r2, [r7, #23]
 8003584:	fb12 f303 	smulbb	r3, r2, r3
 8003588:	75bb      	strb	r3, [r7, #22]
    switch (grp)
 800358a:	7bbb      	ldrb	r3, [r7, #14]
 800358c:	2b06      	cmp	r3, #6
 800358e:	f200 82b3 	bhi.w	8003af8 <adBms6830ParseFCell+0x5d8>
 8003592:	a201      	add	r2, pc, #4	@ (adr r2, 8003598 <adBms6830ParseFCell+0x78>)
 8003594:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003598:	08003859 	.word	0x08003859
 800359c:	080035b5 	.word	0x080035b5
 80035a0:	08003633 	.word	0x08003633
 80035a4:	080036b1 	.word	0x080036b1
 80035a8:	0800372f 	.word	0x0800372f
 80035ac:	080037b1 	.word	0x080037b1
 80035b0:	0800382f 	.word	0x0800382f
    {
    case A: /* Cell Register group A */
      ic[curr_ic].fcell.fc_codes[0] = (data[0] + (data[1] << 8));
 80035b4:	693b      	ldr	r3, [r7, #16]
 80035b6:	781b      	ldrb	r3, [r3, #0]
 80035b8:	461a      	mov	r2, r3
 80035ba:	693b      	ldr	r3, [r7, #16]
 80035bc:	3301      	adds	r3, #1
 80035be:	781b      	ldrb	r3, [r3, #0]
 80035c0:	021b      	lsls	r3, r3, #8
 80035c2:	b29b      	uxth	r3, r3
 80035c4:	4413      	add	r3, r2
 80035c6:	b299      	uxth	r1, r3
 80035c8:	7d7b      	ldrb	r3, [r7, #21]
 80035ca:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80035ce:	fb02 f303 	mul.w	r3, r2, r3
 80035d2:	68ba      	ldr	r2, [r7, #8]
 80035d4:	4413      	add	r3, r2
 80035d6:	b20a      	sxth	r2, r1
 80035d8:	f8a3 2080 	strh.w	r2, [r3, #128]	@ 0x80
      ic[curr_ic].fcell.fc_codes[1] = (data[2] + (data[3] << 8));
 80035dc:	693b      	ldr	r3, [r7, #16]
 80035de:	3302      	adds	r3, #2
 80035e0:	781b      	ldrb	r3, [r3, #0]
 80035e2:	461a      	mov	r2, r3
 80035e4:	693b      	ldr	r3, [r7, #16]
 80035e6:	3303      	adds	r3, #3
 80035e8:	781b      	ldrb	r3, [r3, #0]
 80035ea:	021b      	lsls	r3, r3, #8
 80035ec:	b29b      	uxth	r3, r3
 80035ee:	4413      	add	r3, r2
 80035f0:	b299      	uxth	r1, r3
 80035f2:	7d7b      	ldrb	r3, [r7, #21]
 80035f4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80035f8:	fb02 f303 	mul.w	r3, r2, r3
 80035fc:	68ba      	ldr	r2, [r7, #8]
 80035fe:	4413      	add	r3, r2
 8003600:	b20a      	sxth	r2, r1
 8003602:	f8a3 2082 	strh.w	r2, [r3, #130]	@ 0x82
      ic[curr_ic].fcell.fc_codes[2] = (data[4] + (data[5] << 8));
 8003606:	693b      	ldr	r3, [r7, #16]
 8003608:	3304      	adds	r3, #4
 800360a:	781b      	ldrb	r3, [r3, #0]
 800360c:	461a      	mov	r2, r3
 800360e:	693b      	ldr	r3, [r7, #16]
 8003610:	3305      	adds	r3, #5
 8003612:	781b      	ldrb	r3, [r3, #0]
 8003614:	021b      	lsls	r3, r3, #8
 8003616:	b29b      	uxth	r3, r3
 8003618:	4413      	add	r3, r2
 800361a:	b299      	uxth	r1, r3
 800361c:	7d7b      	ldrb	r3, [r7, #21]
 800361e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003622:	fb02 f303 	mul.w	r3, r2, r3
 8003626:	68ba      	ldr	r2, [r7, #8]
 8003628:	4413      	add	r3, r2
 800362a:	b20a      	sxth	r2, r1
 800362c:	f8a3 2084 	strh.w	r2, [r3, #132]	@ 0x84
      break;
 8003630:	e263      	b.n	8003afa <adBms6830ParseFCell+0x5da>

    case B: /* Cell Register group B */
      ic[curr_ic].fcell.fc_codes[3] = (data[0] + (data[1] << 8));
 8003632:	693b      	ldr	r3, [r7, #16]
 8003634:	781b      	ldrb	r3, [r3, #0]
 8003636:	461a      	mov	r2, r3
 8003638:	693b      	ldr	r3, [r7, #16]
 800363a:	3301      	adds	r3, #1
 800363c:	781b      	ldrb	r3, [r3, #0]
 800363e:	021b      	lsls	r3, r3, #8
 8003640:	b29b      	uxth	r3, r3
 8003642:	4413      	add	r3, r2
 8003644:	b299      	uxth	r1, r3
 8003646:	7d7b      	ldrb	r3, [r7, #21]
 8003648:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800364c:	fb02 f303 	mul.w	r3, r2, r3
 8003650:	68ba      	ldr	r2, [r7, #8]
 8003652:	4413      	add	r3, r2
 8003654:	b20a      	sxth	r2, r1
 8003656:	f8a3 2086 	strh.w	r2, [r3, #134]	@ 0x86
      ic[curr_ic].fcell.fc_codes[4] = (data[2] + (data[3] << 8));
 800365a:	693b      	ldr	r3, [r7, #16]
 800365c:	3302      	adds	r3, #2
 800365e:	781b      	ldrb	r3, [r3, #0]
 8003660:	461a      	mov	r2, r3
 8003662:	693b      	ldr	r3, [r7, #16]
 8003664:	3303      	adds	r3, #3
 8003666:	781b      	ldrb	r3, [r3, #0]
 8003668:	021b      	lsls	r3, r3, #8
 800366a:	b29b      	uxth	r3, r3
 800366c:	4413      	add	r3, r2
 800366e:	b299      	uxth	r1, r3
 8003670:	7d7b      	ldrb	r3, [r7, #21]
 8003672:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003676:	fb02 f303 	mul.w	r3, r2, r3
 800367a:	68ba      	ldr	r2, [r7, #8]
 800367c:	4413      	add	r3, r2
 800367e:	b20a      	sxth	r2, r1
 8003680:	f8a3 2088 	strh.w	r2, [r3, #136]	@ 0x88
      ic[curr_ic].fcell.fc_codes[5] = (data[4] + (data[5] << 8));
 8003684:	693b      	ldr	r3, [r7, #16]
 8003686:	3304      	adds	r3, #4
 8003688:	781b      	ldrb	r3, [r3, #0]
 800368a:	461a      	mov	r2, r3
 800368c:	693b      	ldr	r3, [r7, #16]
 800368e:	3305      	adds	r3, #5
 8003690:	781b      	ldrb	r3, [r3, #0]
 8003692:	021b      	lsls	r3, r3, #8
 8003694:	b29b      	uxth	r3, r3
 8003696:	4413      	add	r3, r2
 8003698:	b299      	uxth	r1, r3
 800369a:	7d7b      	ldrb	r3, [r7, #21]
 800369c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80036a0:	fb02 f303 	mul.w	r3, r2, r3
 80036a4:	68ba      	ldr	r2, [r7, #8]
 80036a6:	4413      	add	r3, r2
 80036a8:	b20a      	sxth	r2, r1
 80036aa:	f8a3 208a 	strh.w	r2, [r3, #138]	@ 0x8a
      break;
 80036ae:	e224      	b.n	8003afa <adBms6830ParseFCell+0x5da>

    case C: /* Cell Register group C */
      ic[curr_ic].fcell.fc_codes[6] = (data[0] + (data[1] << 8));
 80036b0:	693b      	ldr	r3, [r7, #16]
 80036b2:	781b      	ldrb	r3, [r3, #0]
 80036b4:	461a      	mov	r2, r3
 80036b6:	693b      	ldr	r3, [r7, #16]
 80036b8:	3301      	adds	r3, #1
 80036ba:	781b      	ldrb	r3, [r3, #0]
 80036bc:	021b      	lsls	r3, r3, #8
 80036be:	b29b      	uxth	r3, r3
 80036c0:	4413      	add	r3, r2
 80036c2:	b299      	uxth	r1, r3
 80036c4:	7d7b      	ldrb	r3, [r7, #21]
 80036c6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80036ca:	fb02 f303 	mul.w	r3, r2, r3
 80036ce:	68ba      	ldr	r2, [r7, #8]
 80036d0:	4413      	add	r3, r2
 80036d2:	b20a      	sxth	r2, r1
 80036d4:	f8a3 208c 	strh.w	r2, [r3, #140]	@ 0x8c
      ic[curr_ic].fcell.fc_codes[7] = (data[2] + (data[3] << 8));
 80036d8:	693b      	ldr	r3, [r7, #16]
 80036da:	3302      	adds	r3, #2
 80036dc:	781b      	ldrb	r3, [r3, #0]
 80036de:	461a      	mov	r2, r3
 80036e0:	693b      	ldr	r3, [r7, #16]
 80036e2:	3303      	adds	r3, #3
 80036e4:	781b      	ldrb	r3, [r3, #0]
 80036e6:	021b      	lsls	r3, r3, #8
 80036e8:	b29b      	uxth	r3, r3
 80036ea:	4413      	add	r3, r2
 80036ec:	b299      	uxth	r1, r3
 80036ee:	7d7b      	ldrb	r3, [r7, #21]
 80036f0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80036f4:	fb02 f303 	mul.w	r3, r2, r3
 80036f8:	68ba      	ldr	r2, [r7, #8]
 80036fa:	4413      	add	r3, r2
 80036fc:	b20a      	sxth	r2, r1
 80036fe:	f8a3 208e 	strh.w	r2, [r3, #142]	@ 0x8e
      ic[curr_ic].fcell.fc_codes[8] = (data[4] + (data[5] << 8));
 8003702:	693b      	ldr	r3, [r7, #16]
 8003704:	3304      	adds	r3, #4
 8003706:	781b      	ldrb	r3, [r3, #0]
 8003708:	461a      	mov	r2, r3
 800370a:	693b      	ldr	r3, [r7, #16]
 800370c:	3305      	adds	r3, #5
 800370e:	781b      	ldrb	r3, [r3, #0]
 8003710:	021b      	lsls	r3, r3, #8
 8003712:	b29b      	uxth	r3, r3
 8003714:	4413      	add	r3, r2
 8003716:	b299      	uxth	r1, r3
 8003718:	7d7b      	ldrb	r3, [r7, #21]
 800371a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800371e:	fb02 f303 	mul.w	r3, r2, r3
 8003722:	68ba      	ldr	r2, [r7, #8]
 8003724:	4413      	add	r3, r2
 8003726:	b20a      	sxth	r2, r1
 8003728:	f8a3 2090 	strh.w	r2, [r3, #144]	@ 0x90
      break;
 800372c:	e1e5      	b.n	8003afa <adBms6830ParseFCell+0x5da>

    case D: /* Cell Register group D */
      ic[curr_ic].fcell.fc_codes[9] =  (data[0] + (data[1] << 8));
 800372e:	693b      	ldr	r3, [r7, #16]
 8003730:	781b      	ldrb	r3, [r3, #0]
 8003732:	461a      	mov	r2, r3
 8003734:	693b      	ldr	r3, [r7, #16]
 8003736:	3301      	adds	r3, #1
 8003738:	781b      	ldrb	r3, [r3, #0]
 800373a:	021b      	lsls	r3, r3, #8
 800373c:	b29b      	uxth	r3, r3
 800373e:	4413      	add	r3, r2
 8003740:	b299      	uxth	r1, r3
 8003742:	7d7b      	ldrb	r3, [r7, #21]
 8003744:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003748:	fb02 f303 	mul.w	r3, r2, r3
 800374c:	68ba      	ldr	r2, [r7, #8]
 800374e:	4413      	add	r3, r2
 8003750:	b20a      	sxth	r2, r1
 8003752:	f8a3 2092 	strh.w	r2, [r3, #146]	@ 0x92
      ic[curr_ic].fcell.fc_codes[10] = (data[2] + (data[3] << 8));
 8003756:	693b      	ldr	r3, [r7, #16]
 8003758:	3302      	adds	r3, #2
 800375a:	781b      	ldrb	r3, [r3, #0]
 800375c:	461a      	mov	r2, r3
 800375e:	693b      	ldr	r3, [r7, #16]
 8003760:	3303      	adds	r3, #3
 8003762:	781b      	ldrb	r3, [r3, #0]
 8003764:	021b      	lsls	r3, r3, #8
 8003766:	b29b      	uxth	r3, r3
 8003768:	4413      	add	r3, r2
 800376a:	b299      	uxth	r1, r3
 800376c:	7d7b      	ldrb	r3, [r7, #21]
 800376e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003772:	fb02 f303 	mul.w	r3, r2, r3
 8003776:	68ba      	ldr	r2, [r7, #8]
 8003778:	4413      	add	r3, r2
 800377a:	b20a      	sxth	r2, r1
 800377c:	f8a3 2094 	strh.w	r2, [r3, #148]	@ 0x94
      ic[curr_ic].fcell.fc_codes[11] = (data[4] + (data[5] << 8));
 8003780:	693b      	ldr	r3, [r7, #16]
 8003782:	3304      	adds	r3, #4
 8003784:	781b      	ldrb	r3, [r3, #0]
 8003786:	461a      	mov	r2, r3
 8003788:	693b      	ldr	r3, [r7, #16]
 800378a:	3305      	adds	r3, #5
 800378c:	781b      	ldrb	r3, [r3, #0]
 800378e:	021b      	lsls	r3, r3, #8
 8003790:	b29b      	uxth	r3, r3
 8003792:	4413      	add	r3, r2
 8003794:	b299      	uxth	r1, r3
 8003796:	7d7b      	ldrb	r3, [r7, #21]
 8003798:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800379c:	fb02 f303 	mul.w	r3, r2, r3
 80037a0:	68ba      	ldr	r2, [r7, #8]
 80037a2:	4413      	add	r3, r2
 80037a4:	b20a      	sxth	r2, r1
 80037a6:	f8a3 2096 	strh.w	r2, [r3, #150]	@ 0x96
      break;
 80037aa:	e1a6      	b.n	8003afa <adBms6830ParseFCell+0x5da>
 80037ac:	080132fc 	.word	0x080132fc

    case E: /* Cell Register group E */
      ic[curr_ic].fcell.fc_codes[12] = (data[0] + (data[1] << 8));
 80037b0:	693b      	ldr	r3, [r7, #16]
 80037b2:	781b      	ldrb	r3, [r3, #0]
 80037b4:	461a      	mov	r2, r3
 80037b6:	693b      	ldr	r3, [r7, #16]
 80037b8:	3301      	adds	r3, #1
 80037ba:	781b      	ldrb	r3, [r3, #0]
 80037bc:	021b      	lsls	r3, r3, #8
 80037be:	b29b      	uxth	r3, r3
 80037c0:	4413      	add	r3, r2
 80037c2:	b299      	uxth	r1, r3
 80037c4:	7d7b      	ldrb	r3, [r7, #21]
 80037c6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80037ca:	fb02 f303 	mul.w	r3, r2, r3
 80037ce:	68ba      	ldr	r2, [r7, #8]
 80037d0:	4413      	add	r3, r2
 80037d2:	b20a      	sxth	r2, r1
 80037d4:	f8a3 2098 	strh.w	r2, [r3, #152]	@ 0x98
      ic[curr_ic].fcell.fc_codes[13] = (data[2] + (data[3] << 8));
 80037d8:	693b      	ldr	r3, [r7, #16]
 80037da:	3302      	adds	r3, #2
 80037dc:	781b      	ldrb	r3, [r3, #0]
 80037de:	461a      	mov	r2, r3
 80037e0:	693b      	ldr	r3, [r7, #16]
 80037e2:	3303      	adds	r3, #3
 80037e4:	781b      	ldrb	r3, [r3, #0]
 80037e6:	021b      	lsls	r3, r3, #8
 80037e8:	b29b      	uxth	r3, r3
 80037ea:	4413      	add	r3, r2
 80037ec:	b299      	uxth	r1, r3
 80037ee:	7d7b      	ldrb	r3, [r7, #21]
 80037f0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80037f4:	fb02 f303 	mul.w	r3, r2, r3
 80037f8:	68ba      	ldr	r2, [r7, #8]
 80037fa:	4413      	add	r3, r2
 80037fc:	b20a      	sxth	r2, r1
 80037fe:	f8a3 209a 	strh.w	r2, [r3, #154]	@ 0x9a
      ic[curr_ic].fcell.fc_codes[14] = (data[4] + (data[5] << 8));
 8003802:	693b      	ldr	r3, [r7, #16]
 8003804:	3304      	adds	r3, #4
 8003806:	781b      	ldrb	r3, [r3, #0]
 8003808:	461a      	mov	r2, r3
 800380a:	693b      	ldr	r3, [r7, #16]
 800380c:	3305      	adds	r3, #5
 800380e:	781b      	ldrb	r3, [r3, #0]
 8003810:	021b      	lsls	r3, r3, #8
 8003812:	b29b      	uxth	r3, r3
 8003814:	4413      	add	r3, r2
 8003816:	b299      	uxth	r1, r3
 8003818:	7d7b      	ldrb	r3, [r7, #21]
 800381a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800381e:	fb02 f303 	mul.w	r3, r2, r3
 8003822:	68ba      	ldr	r2, [r7, #8]
 8003824:	4413      	add	r3, r2
 8003826:	b20a      	sxth	r2, r1
 8003828:	f8a3 209c 	strh.w	r2, [r3, #156]	@ 0x9c
      break;
 800382c:	e165      	b.n	8003afa <adBms6830ParseFCell+0x5da>

    case F: /* Cell Register group F */
      ic[curr_ic].fcell.fc_codes[15] = (data[0] + (data[1] << 8));
 800382e:	693b      	ldr	r3, [r7, #16]
 8003830:	781b      	ldrb	r3, [r3, #0]
 8003832:	461a      	mov	r2, r3
 8003834:	693b      	ldr	r3, [r7, #16]
 8003836:	3301      	adds	r3, #1
 8003838:	781b      	ldrb	r3, [r3, #0]
 800383a:	021b      	lsls	r3, r3, #8
 800383c:	b29b      	uxth	r3, r3
 800383e:	4413      	add	r3, r2
 8003840:	b299      	uxth	r1, r3
 8003842:	7d7b      	ldrb	r3, [r7, #21]
 8003844:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003848:	fb02 f303 	mul.w	r3, r2, r3
 800384c:	68ba      	ldr	r2, [r7, #8]
 800384e:	4413      	add	r3, r2
 8003850:	b20a      	sxth	r2, r1
 8003852:	f8a3 209e 	strh.w	r2, [r3, #158]	@ 0x9e
      break;
 8003856:	e150      	b.n	8003afa <adBms6830ParseFCell+0x5da>

    case ALL_GRP: /* Cell Register group ALL */
      ic[curr_ic].fcell.fc_codes[0] = (data[0] + (data[1] << 8));
 8003858:	693b      	ldr	r3, [r7, #16]
 800385a:	781b      	ldrb	r3, [r3, #0]
 800385c:	461a      	mov	r2, r3
 800385e:	693b      	ldr	r3, [r7, #16]
 8003860:	3301      	adds	r3, #1
 8003862:	781b      	ldrb	r3, [r3, #0]
 8003864:	021b      	lsls	r3, r3, #8
 8003866:	b29b      	uxth	r3, r3
 8003868:	4413      	add	r3, r2
 800386a:	b299      	uxth	r1, r3
 800386c:	7d7b      	ldrb	r3, [r7, #21]
 800386e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003872:	fb02 f303 	mul.w	r3, r2, r3
 8003876:	68ba      	ldr	r2, [r7, #8]
 8003878:	4413      	add	r3, r2
 800387a:	b20a      	sxth	r2, r1
 800387c:	f8a3 2080 	strh.w	r2, [r3, #128]	@ 0x80
      ic[curr_ic].fcell.fc_codes[1] = (data[2] + (data[3] << 8));
 8003880:	693b      	ldr	r3, [r7, #16]
 8003882:	3302      	adds	r3, #2
 8003884:	781b      	ldrb	r3, [r3, #0]
 8003886:	461a      	mov	r2, r3
 8003888:	693b      	ldr	r3, [r7, #16]
 800388a:	3303      	adds	r3, #3
 800388c:	781b      	ldrb	r3, [r3, #0]
 800388e:	021b      	lsls	r3, r3, #8
 8003890:	b29b      	uxth	r3, r3
 8003892:	4413      	add	r3, r2
 8003894:	b299      	uxth	r1, r3
 8003896:	7d7b      	ldrb	r3, [r7, #21]
 8003898:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800389c:	fb02 f303 	mul.w	r3, r2, r3
 80038a0:	68ba      	ldr	r2, [r7, #8]
 80038a2:	4413      	add	r3, r2
 80038a4:	b20a      	sxth	r2, r1
 80038a6:	f8a3 2082 	strh.w	r2, [r3, #130]	@ 0x82
      ic[curr_ic].fcell.fc_codes[2] = (data[4] + (data[5] << 8));
 80038aa:	693b      	ldr	r3, [r7, #16]
 80038ac:	3304      	adds	r3, #4
 80038ae:	781b      	ldrb	r3, [r3, #0]
 80038b0:	461a      	mov	r2, r3
 80038b2:	693b      	ldr	r3, [r7, #16]
 80038b4:	3305      	adds	r3, #5
 80038b6:	781b      	ldrb	r3, [r3, #0]
 80038b8:	021b      	lsls	r3, r3, #8
 80038ba:	b29b      	uxth	r3, r3
 80038bc:	4413      	add	r3, r2
 80038be:	b299      	uxth	r1, r3
 80038c0:	7d7b      	ldrb	r3, [r7, #21]
 80038c2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80038c6:	fb02 f303 	mul.w	r3, r2, r3
 80038ca:	68ba      	ldr	r2, [r7, #8]
 80038cc:	4413      	add	r3, r2
 80038ce:	b20a      	sxth	r2, r1
 80038d0:	f8a3 2084 	strh.w	r2, [r3, #132]	@ 0x84
      ic[curr_ic].fcell.fc_codes[3] = (data[6] + (data[7] << 8));
 80038d4:	693b      	ldr	r3, [r7, #16]
 80038d6:	3306      	adds	r3, #6
 80038d8:	781b      	ldrb	r3, [r3, #0]
 80038da:	461a      	mov	r2, r3
 80038dc:	693b      	ldr	r3, [r7, #16]
 80038de:	3307      	adds	r3, #7
 80038e0:	781b      	ldrb	r3, [r3, #0]
 80038e2:	021b      	lsls	r3, r3, #8
 80038e4:	b29b      	uxth	r3, r3
 80038e6:	4413      	add	r3, r2
 80038e8:	b299      	uxth	r1, r3
 80038ea:	7d7b      	ldrb	r3, [r7, #21]
 80038ec:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80038f0:	fb02 f303 	mul.w	r3, r2, r3
 80038f4:	68ba      	ldr	r2, [r7, #8]
 80038f6:	4413      	add	r3, r2
 80038f8:	b20a      	sxth	r2, r1
 80038fa:	f8a3 2086 	strh.w	r2, [r3, #134]	@ 0x86
      ic[curr_ic].fcell.fc_codes[4] = (data[8] + (data[9] << 8));
 80038fe:	693b      	ldr	r3, [r7, #16]
 8003900:	3308      	adds	r3, #8
 8003902:	781b      	ldrb	r3, [r3, #0]
 8003904:	461a      	mov	r2, r3
 8003906:	693b      	ldr	r3, [r7, #16]
 8003908:	3309      	adds	r3, #9
 800390a:	781b      	ldrb	r3, [r3, #0]
 800390c:	021b      	lsls	r3, r3, #8
 800390e:	b29b      	uxth	r3, r3
 8003910:	4413      	add	r3, r2
 8003912:	b299      	uxth	r1, r3
 8003914:	7d7b      	ldrb	r3, [r7, #21]
 8003916:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800391a:	fb02 f303 	mul.w	r3, r2, r3
 800391e:	68ba      	ldr	r2, [r7, #8]
 8003920:	4413      	add	r3, r2
 8003922:	b20a      	sxth	r2, r1
 8003924:	f8a3 2088 	strh.w	r2, [r3, #136]	@ 0x88
      ic[curr_ic].fcell.fc_codes[5] = (data[10] + (data[11] << 8));
 8003928:	693b      	ldr	r3, [r7, #16]
 800392a:	330a      	adds	r3, #10
 800392c:	781b      	ldrb	r3, [r3, #0]
 800392e:	461a      	mov	r2, r3
 8003930:	693b      	ldr	r3, [r7, #16]
 8003932:	330b      	adds	r3, #11
 8003934:	781b      	ldrb	r3, [r3, #0]
 8003936:	021b      	lsls	r3, r3, #8
 8003938:	b29b      	uxth	r3, r3
 800393a:	4413      	add	r3, r2
 800393c:	b299      	uxth	r1, r3
 800393e:	7d7b      	ldrb	r3, [r7, #21]
 8003940:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003944:	fb02 f303 	mul.w	r3, r2, r3
 8003948:	68ba      	ldr	r2, [r7, #8]
 800394a:	4413      	add	r3, r2
 800394c:	b20a      	sxth	r2, r1
 800394e:	f8a3 208a 	strh.w	r2, [r3, #138]	@ 0x8a
      ic[curr_ic].fcell.fc_codes[6] = (data[12] + (data[13] << 8));
 8003952:	693b      	ldr	r3, [r7, #16]
 8003954:	330c      	adds	r3, #12
 8003956:	781b      	ldrb	r3, [r3, #0]
 8003958:	461a      	mov	r2, r3
 800395a:	693b      	ldr	r3, [r7, #16]
 800395c:	330d      	adds	r3, #13
 800395e:	781b      	ldrb	r3, [r3, #0]
 8003960:	021b      	lsls	r3, r3, #8
 8003962:	b29b      	uxth	r3, r3
 8003964:	4413      	add	r3, r2
 8003966:	b299      	uxth	r1, r3
 8003968:	7d7b      	ldrb	r3, [r7, #21]
 800396a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800396e:	fb02 f303 	mul.w	r3, r2, r3
 8003972:	68ba      	ldr	r2, [r7, #8]
 8003974:	4413      	add	r3, r2
 8003976:	b20a      	sxth	r2, r1
 8003978:	f8a3 208c 	strh.w	r2, [r3, #140]	@ 0x8c
      ic[curr_ic].fcell.fc_codes[7] = (data[14] + (data[15] << 8));
 800397c:	693b      	ldr	r3, [r7, #16]
 800397e:	330e      	adds	r3, #14
 8003980:	781b      	ldrb	r3, [r3, #0]
 8003982:	461a      	mov	r2, r3
 8003984:	693b      	ldr	r3, [r7, #16]
 8003986:	330f      	adds	r3, #15
 8003988:	781b      	ldrb	r3, [r3, #0]
 800398a:	021b      	lsls	r3, r3, #8
 800398c:	b29b      	uxth	r3, r3
 800398e:	4413      	add	r3, r2
 8003990:	b299      	uxth	r1, r3
 8003992:	7d7b      	ldrb	r3, [r7, #21]
 8003994:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003998:	fb02 f303 	mul.w	r3, r2, r3
 800399c:	68ba      	ldr	r2, [r7, #8]
 800399e:	4413      	add	r3, r2
 80039a0:	b20a      	sxth	r2, r1
 80039a2:	f8a3 208e 	strh.w	r2, [r3, #142]	@ 0x8e
      ic[curr_ic].fcell.fc_codes[8] = (data[16] + (data[17] << 8));
 80039a6:	693b      	ldr	r3, [r7, #16]
 80039a8:	3310      	adds	r3, #16
 80039aa:	781b      	ldrb	r3, [r3, #0]
 80039ac:	461a      	mov	r2, r3
 80039ae:	693b      	ldr	r3, [r7, #16]
 80039b0:	3311      	adds	r3, #17
 80039b2:	781b      	ldrb	r3, [r3, #0]
 80039b4:	021b      	lsls	r3, r3, #8
 80039b6:	b29b      	uxth	r3, r3
 80039b8:	4413      	add	r3, r2
 80039ba:	b299      	uxth	r1, r3
 80039bc:	7d7b      	ldrb	r3, [r7, #21]
 80039be:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80039c2:	fb02 f303 	mul.w	r3, r2, r3
 80039c6:	68ba      	ldr	r2, [r7, #8]
 80039c8:	4413      	add	r3, r2
 80039ca:	b20a      	sxth	r2, r1
 80039cc:	f8a3 2090 	strh.w	r2, [r3, #144]	@ 0x90
      ic[curr_ic].fcell.fc_codes[9] =  (data[18] + (data[19] << 8));
 80039d0:	693b      	ldr	r3, [r7, #16]
 80039d2:	3312      	adds	r3, #18
 80039d4:	781b      	ldrb	r3, [r3, #0]
 80039d6:	461a      	mov	r2, r3
 80039d8:	693b      	ldr	r3, [r7, #16]
 80039da:	3313      	adds	r3, #19
 80039dc:	781b      	ldrb	r3, [r3, #0]
 80039de:	021b      	lsls	r3, r3, #8
 80039e0:	b29b      	uxth	r3, r3
 80039e2:	4413      	add	r3, r2
 80039e4:	b299      	uxth	r1, r3
 80039e6:	7d7b      	ldrb	r3, [r7, #21]
 80039e8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80039ec:	fb02 f303 	mul.w	r3, r2, r3
 80039f0:	68ba      	ldr	r2, [r7, #8]
 80039f2:	4413      	add	r3, r2
 80039f4:	b20a      	sxth	r2, r1
 80039f6:	f8a3 2092 	strh.w	r2, [r3, #146]	@ 0x92
      ic[curr_ic].fcell.fc_codes[10] = (data[20] + (data[21] << 8));
 80039fa:	693b      	ldr	r3, [r7, #16]
 80039fc:	3314      	adds	r3, #20
 80039fe:	781b      	ldrb	r3, [r3, #0]
 8003a00:	461a      	mov	r2, r3
 8003a02:	693b      	ldr	r3, [r7, #16]
 8003a04:	3315      	adds	r3, #21
 8003a06:	781b      	ldrb	r3, [r3, #0]
 8003a08:	021b      	lsls	r3, r3, #8
 8003a0a:	b29b      	uxth	r3, r3
 8003a0c:	4413      	add	r3, r2
 8003a0e:	b299      	uxth	r1, r3
 8003a10:	7d7b      	ldrb	r3, [r7, #21]
 8003a12:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003a16:	fb02 f303 	mul.w	r3, r2, r3
 8003a1a:	68ba      	ldr	r2, [r7, #8]
 8003a1c:	4413      	add	r3, r2
 8003a1e:	b20a      	sxth	r2, r1
 8003a20:	f8a3 2094 	strh.w	r2, [r3, #148]	@ 0x94
      ic[curr_ic].fcell.fc_codes[11] = (data[22] + (data[23] << 8));
 8003a24:	693b      	ldr	r3, [r7, #16]
 8003a26:	3316      	adds	r3, #22
 8003a28:	781b      	ldrb	r3, [r3, #0]
 8003a2a:	461a      	mov	r2, r3
 8003a2c:	693b      	ldr	r3, [r7, #16]
 8003a2e:	3317      	adds	r3, #23
 8003a30:	781b      	ldrb	r3, [r3, #0]
 8003a32:	021b      	lsls	r3, r3, #8
 8003a34:	b29b      	uxth	r3, r3
 8003a36:	4413      	add	r3, r2
 8003a38:	b299      	uxth	r1, r3
 8003a3a:	7d7b      	ldrb	r3, [r7, #21]
 8003a3c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003a40:	fb02 f303 	mul.w	r3, r2, r3
 8003a44:	68ba      	ldr	r2, [r7, #8]
 8003a46:	4413      	add	r3, r2
 8003a48:	b20a      	sxth	r2, r1
 8003a4a:	f8a3 2096 	strh.w	r2, [r3, #150]	@ 0x96
      ic[curr_ic].fcell.fc_codes[12] = (data[24] + (data[25] << 8));
 8003a4e:	693b      	ldr	r3, [r7, #16]
 8003a50:	3318      	adds	r3, #24
 8003a52:	781b      	ldrb	r3, [r3, #0]
 8003a54:	461a      	mov	r2, r3
 8003a56:	693b      	ldr	r3, [r7, #16]
 8003a58:	3319      	adds	r3, #25
 8003a5a:	781b      	ldrb	r3, [r3, #0]
 8003a5c:	021b      	lsls	r3, r3, #8
 8003a5e:	b29b      	uxth	r3, r3
 8003a60:	4413      	add	r3, r2
 8003a62:	b299      	uxth	r1, r3
 8003a64:	7d7b      	ldrb	r3, [r7, #21]
 8003a66:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003a6a:	fb02 f303 	mul.w	r3, r2, r3
 8003a6e:	68ba      	ldr	r2, [r7, #8]
 8003a70:	4413      	add	r3, r2
 8003a72:	b20a      	sxth	r2, r1
 8003a74:	f8a3 2098 	strh.w	r2, [r3, #152]	@ 0x98
      ic[curr_ic].fcell.fc_codes[13] = (data[26] + (data[27] << 8));
 8003a78:	693b      	ldr	r3, [r7, #16]
 8003a7a:	331a      	adds	r3, #26
 8003a7c:	781b      	ldrb	r3, [r3, #0]
 8003a7e:	461a      	mov	r2, r3
 8003a80:	693b      	ldr	r3, [r7, #16]
 8003a82:	331b      	adds	r3, #27
 8003a84:	781b      	ldrb	r3, [r3, #0]
 8003a86:	021b      	lsls	r3, r3, #8
 8003a88:	b29b      	uxth	r3, r3
 8003a8a:	4413      	add	r3, r2
 8003a8c:	b299      	uxth	r1, r3
 8003a8e:	7d7b      	ldrb	r3, [r7, #21]
 8003a90:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003a94:	fb02 f303 	mul.w	r3, r2, r3
 8003a98:	68ba      	ldr	r2, [r7, #8]
 8003a9a:	4413      	add	r3, r2
 8003a9c:	b20a      	sxth	r2, r1
 8003a9e:	f8a3 209a 	strh.w	r2, [r3, #154]	@ 0x9a
      ic[curr_ic].fcell.fc_codes[14] = (data[28] + (data[29] << 8));
 8003aa2:	693b      	ldr	r3, [r7, #16]
 8003aa4:	331c      	adds	r3, #28
 8003aa6:	781b      	ldrb	r3, [r3, #0]
 8003aa8:	461a      	mov	r2, r3
 8003aaa:	693b      	ldr	r3, [r7, #16]
 8003aac:	331d      	adds	r3, #29
 8003aae:	781b      	ldrb	r3, [r3, #0]
 8003ab0:	021b      	lsls	r3, r3, #8
 8003ab2:	b29b      	uxth	r3, r3
 8003ab4:	4413      	add	r3, r2
 8003ab6:	b299      	uxth	r1, r3
 8003ab8:	7d7b      	ldrb	r3, [r7, #21]
 8003aba:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003abe:	fb02 f303 	mul.w	r3, r2, r3
 8003ac2:	68ba      	ldr	r2, [r7, #8]
 8003ac4:	4413      	add	r3, r2
 8003ac6:	b20a      	sxth	r2, r1
 8003ac8:	f8a3 209c 	strh.w	r2, [r3, #156]	@ 0x9c
      ic[curr_ic].fcell.fc_codes[15] = (data[30] + (data[31] << 8));
 8003acc:	693b      	ldr	r3, [r7, #16]
 8003ace:	331e      	adds	r3, #30
 8003ad0:	781b      	ldrb	r3, [r3, #0]
 8003ad2:	461a      	mov	r2, r3
 8003ad4:	693b      	ldr	r3, [r7, #16]
 8003ad6:	331f      	adds	r3, #31
 8003ad8:	781b      	ldrb	r3, [r3, #0]
 8003ada:	021b      	lsls	r3, r3, #8
 8003adc:	b29b      	uxth	r3, r3
 8003ade:	4413      	add	r3, r2
 8003ae0:	b299      	uxth	r1, r3
 8003ae2:	7d7b      	ldrb	r3, [r7, #21]
 8003ae4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003ae8:	fb02 f303 	mul.w	r3, r2, r3
 8003aec:	68ba      	ldr	r2, [r7, #8]
 8003aee:	4413      	add	r3, r2
 8003af0:	b20a      	sxth	r2, r1
 8003af2:	f8a3 209e 	strh.w	r2, [r3, #158]	@ 0x9e
      break;
 8003af6:	e000      	b.n	8003afa <adBms6830ParseFCell+0x5da>

    default:
      break;
 8003af8:	bf00      	nop
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8003afa:	7d7b      	ldrb	r3, [r7, #21]
 8003afc:	3301      	adds	r3, #1
 8003afe:	757b      	strb	r3, [r7, #21]
 8003b00:	7d7a      	ldrb	r2, [r7, #21]
 8003b02:	7bfb      	ldrb	r3, [r7, #15]
 8003b04:	429a      	cmp	r2, r3
 8003b06:	f4ff ad31 	bcc.w	800356c <adBms6830ParseFCell+0x4c>
    }
  }
  free(data);
 8003b0a:	6938      	ldr	r0, [r7, #16]
 8003b0c:	f00b fa4e 	bl	800efac <free>
}
 8003b10:	bf00      	nop
 8003b12:	3718      	adds	r7, #24
 8003b14:	46bd      	mov	sp, r7
 8003b16:	bd80      	pop	{r7, pc}

08003b18 <adBms6830ParseAux>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseAux(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *aux_data)
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	b086      	sub	sp, #24
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	60b9      	str	r1, [r7, #8]
 8003b20:	607b      	str	r3, [r7, #4]
 8003b22:	4603      	mov	r3, r0
 8003b24:	73fb      	strb	r3, [r7, #15]
 8003b26:	4613      	mov	r3, r2
 8003b28:	73bb      	strb	r3, [r7, #14]
  uint8_t *data, data_size, address = 0;
 8003b2a:	2300      	movs	r3, #0
 8003b2c:	75bb      	strb	r3, [r7, #22]
  if(grp == ALL_GRP){data_size = (RDASALL_SIZE-44);}  /* RDASALL_SIZE 68 byte - (RAUX 20 byte + STATUS 24 byte) */
 8003b2e:	7bbb      	ldrb	r3, [r7, #14]
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d102      	bne.n	8003b3a <adBms6830ParseAux+0x22>
 8003b34:	231a      	movs	r3, #26
 8003b36:	75fb      	strb	r3, [r7, #23]
 8003b38:	e001      	b.n	8003b3e <adBms6830ParseAux+0x26>
  else {data_size = RX_DATA;}
 8003b3a:	2308      	movs	r3, #8
 8003b3c:	75fb      	strb	r3, [r7, #23]
  data = (uint8_t *)calloc(data_size, sizeof(uint8_t));
 8003b3e:	7dfb      	ldrb	r3, [r7, #23]
 8003b40:	2101      	movs	r1, #1
 8003b42:	4618      	mov	r0, r3
 8003b44:	f00a ff32 	bl	800e9ac <calloc>
 8003b48:	4603      	mov	r3, r0
 8003b4a:	613b      	str	r3, [r7, #16]
  if(data == NULL)
 8003b4c:	693b      	ldr	r3, [r7, #16]
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d105      	bne.n	8003b5e <adBms6830ParseAux+0x46>
  {
    #ifdef MBED
    pc.printf(" Failed to allocate parse aux memory \n");
    #else
    printf(" Failed to allocate parse aux memory \n");
 8003b52:	4892      	ldr	r0, [pc, #584]	@ (8003d9c <adBms6830ParseAux+0x284>)
 8003b54:	f00c fe4c 	bl	80107f0 <puts>
    #endif
    exit(0);
 8003b58:	2000      	movs	r0, #0
 8003b5a:	f00a ff43 	bl	800e9e4 <exit>
  }
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8003b5e:	2300      	movs	r3, #0
 8003b60:	757b      	strb	r3, [r7, #21]
 8003b62:	e21d      	b.n	8003fa0 <adBms6830ParseAux+0x488>
  {
    memcpy(&data[0], &aux_data[address], data_size); /* dst , src , size */
 8003b64:	7dbb      	ldrb	r3, [r7, #22]
 8003b66:	687a      	ldr	r2, [r7, #4]
 8003b68:	4413      	add	r3, r2
 8003b6a:	7dfa      	ldrb	r2, [r7, #23]
 8003b6c:	4619      	mov	r1, r3
 8003b6e:	6938      	ldr	r0, [r7, #16]
 8003b70:	f00c fea2 	bl	80108b8 <memcpy>
    address = ((curr_ic+1) * (data_size));
 8003b74:	7d7b      	ldrb	r3, [r7, #21]
 8003b76:	3301      	adds	r3, #1
 8003b78:	b2db      	uxtb	r3, r3
 8003b7a:	7dfa      	ldrb	r2, [r7, #23]
 8003b7c:	fb12 f303 	smulbb	r3, r2, r3
 8003b80:	75bb      	strb	r3, [r7, #22]
    switch (grp)
 8003b82:	7bbb      	ldrb	r3, [r7, #14]
 8003b84:	2b04      	cmp	r3, #4
 8003b86:	f200 8207 	bhi.w	8003f98 <adBms6830ParseAux+0x480>
 8003b8a:	a201      	add	r2, pc, #4	@ (adr r2, 8003b90 <adBms6830ParseAux+0x78>)
 8003b8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b90:	08003da1 	.word	0x08003da1
 8003b94:	08003ba5 	.word	0x08003ba5
 8003b98:	08003c23 	.word	0x08003c23
 8003b9c:	08003ca1 	.word	0x08003ca1
 8003ba0:	08003d1f 	.word	0x08003d1f
    {
    case A: /* Aux Register group A */
      ic[curr_ic].aux.a_codes[0] = (data[0] + (data[1] << 8));
 8003ba4:	693b      	ldr	r3, [r7, #16]
 8003ba6:	781b      	ldrb	r3, [r3, #0]
 8003ba8:	461a      	mov	r2, r3
 8003baa:	693b      	ldr	r3, [r7, #16]
 8003bac:	3301      	adds	r3, #1
 8003bae:	781b      	ldrb	r3, [r3, #0]
 8003bb0:	021b      	lsls	r3, r3, #8
 8003bb2:	b29b      	uxth	r3, r3
 8003bb4:	4413      	add	r3, r2
 8003bb6:	b299      	uxth	r1, r3
 8003bb8:	7d7b      	ldrb	r3, [r7, #21]
 8003bba:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003bbe:	fb02 f303 	mul.w	r3, r2, r3
 8003bc2:	68ba      	ldr	r2, [r7, #8]
 8003bc4:	4413      	add	r3, r2
 8003bc6:	b20a      	sxth	r2, r1
 8003bc8:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
      ic[curr_ic].aux.a_codes[1] = (data[2] + (data[3] << 8));
 8003bcc:	693b      	ldr	r3, [r7, #16]
 8003bce:	3302      	adds	r3, #2
 8003bd0:	781b      	ldrb	r3, [r3, #0]
 8003bd2:	461a      	mov	r2, r3
 8003bd4:	693b      	ldr	r3, [r7, #16]
 8003bd6:	3303      	adds	r3, #3
 8003bd8:	781b      	ldrb	r3, [r3, #0]
 8003bda:	021b      	lsls	r3, r3, #8
 8003bdc:	b29b      	uxth	r3, r3
 8003bde:	4413      	add	r3, r2
 8003be0:	b299      	uxth	r1, r3
 8003be2:	7d7b      	ldrb	r3, [r7, #21]
 8003be4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003be8:	fb02 f303 	mul.w	r3, r2, r3
 8003bec:	68ba      	ldr	r2, [r7, #8]
 8003bee:	4413      	add	r3, r2
 8003bf0:	b20a      	sxth	r2, r1
 8003bf2:	f8a3 20a2 	strh.w	r2, [r3, #162]	@ 0xa2
      ic[curr_ic].aux.a_codes[2] = (data[4] + (data[5] << 8));
 8003bf6:	693b      	ldr	r3, [r7, #16]
 8003bf8:	3304      	adds	r3, #4
 8003bfa:	781b      	ldrb	r3, [r3, #0]
 8003bfc:	461a      	mov	r2, r3
 8003bfe:	693b      	ldr	r3, [r7, #16]
 8003c00:	3305      	adds	r3, #5
 8003c02:	781b      	ldrb	r3, [r3, #0]
 8003c04:	021b      	lsls	r3, r3, #8
 8003c06:	b29b      	uxth	r3, r3
 8003c08:	4413      	add	r3, r2
 8003c0a:	b299      	uxth	r1, r3
 8003c0c:	7d7b      	ldrb	r3, [r7, #21]
 8003c0e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003c12:	fb02 f303 	mul.w	r3, r2, r3
 8003c16:	68ba      	ldr	r2, [r7, #8]
 8003c18:	4413      	add	r3, r2
 8003c1a:	b20a      	sxth	r2, r1
 8003c1c:	f8a3 20a4 	strh.w	r2, [r3, #164]	@ 0xa4
      break;
 8003c20:	e1bb      	b.n	8003f9a <adBms6830ParseAux+0x482>

    case B: /* Aux Register group B */
      ic[curr_ic].aux.a_codes[3] = (data[0] + (data[1] << 8));
 8003c22:	693b      	ldr	r3, [r7, #16]
 8003c24:	781b      	ldrb	r3, [r3, #0]
 8003c26:	461a      	mov	r2, r3
 8003c28:	693b      	ldr	r3, [r7, #16]
 8003c2a:	3301      	adds	r3, #1
 8003c2c:	781b      	ldrb	r3, [r3, #0]
 8003c2e:	021b      	lsls	r3, r3, #8
 8003c30:	b29b      	uxth	r3, r3
 8003c32:	4413      	add	r3, r2
 8003c34:	b299      	uxth	r1, r3
 8003c36:	7d7b      	ldrb	r3, [r7, #21]
 8003c38:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003c3c:	fb02 f303 	mul.w	r3, r2, r3
 8003c40:	68ba      	ldr	r2, [r7, #8]
 8003c42:	4413      	add	r3, r2
 8003c44:	b20a      	sxth	r2, r1
 8003c46:	f8a3 20a6 	strh.w	r2, [r3, #166]	@ 0xa6
      ic[curr_ic].aux.a_codes[4] = (data[2] + (data[3] << 8));
 8003c4a:	693b      	ldr	r3, [r7, #16]
 8003c4c:	3302      	adds	r3, #2
 8003c4e:	781b      	ldrb	r3, [r3, #0]
 8003c50:	461a      	mov	r2, r3
 8003c52:	693b      	ldr	r3, [r7, #16]
 8003c54:	3303      	adds	r3, #3
 8003c56:	781b      	ldrb	r3, [r3, #0]
 8003c58:	021b      	lsls	r3, r3, #8
 8003c5a:	b29b      	uxth	r3, r3
 8003c5c:	4413      	add	r3, r2
 8003c5e:	b299      	uxth	r1, r3
 8003c60:	7d7b      	ldrb	r3, [r7, #21]
 8003c62:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003c66:	fb02 f303 	mul.w	r3, r2, r3
 8003c6a:	68ba      	ldr	r2, [r7, #8]
 8003c6c:	4413      	add	r3, r2
 8003c6e:	b20a      	sxth	r2, r1
 8003c70:	f8a3 20a8 	strh.w	r2, [r3, #168]	@ 0xa8
      ic[curr_ic].aux.a_codes[5] = (data[4] + (data[5] << 8));
 8003c74:	693b      	ldr	r3, [r7, #16]
 8003c76:	3304      	adds	r3, #4
 8003c78:	781b      	ldrb	r3, [r3, #0]
 8003c7a:	461a      	mov	r2, r3
 8003c7c:	693b      	ldr	r3, [r7, #16]
 8003c7e:	3305      	adds	r3, #5
 8003c80:	781b      	ldrb	r3, [r3, #0]
 8003c82:	021b      	lsls	r3, r3, #8
 8003c84:	b29b      	uxth	r3, r3
 8003c86:	4413      	add	r3, r2
 8003c88:	b299      	uxth	r1, r3
 8003c8a:	7d7b      	ldrb	r3, [r7, #21]
 8003c8c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003c90:	fb02 f303 	mul.w	r3, r2, r3
 8003c94:	68ba      	ldr	r2, [r7, #8]
 8003c96:	4413      	add	r3, r2
 8003c98:	b20a      	sxth	r2, r1
 8003c9a:	f8a3 20aa 	strh.w	r2, [r3, #170]	@ 0xaa
      break;
 8003c9e:	e17c      	b.n	8003f9a <adBms6830ParseAux+0x482>

    case C: /* Aux Register group C */
      ic[curr_ic].aux.a_codes[6] = (data[0] + (data[1] << 8));
 8003ca0:	693b      	ldr	r3, [r7, #16]
 8003ca2:	781b      	ldrb	r3, [r3, #0]
 8003ca4:	461a      	mov	r2, r3
 8003ca6:	693b      	ldr	r3, [r7, #16]
 8003ca8:	3301      	adds	r3, #1
 8003caa:	781b      	ldrb	r3, [r3, #0]
 8003cac:	021b      	lsls	r3, r3, #8
 8003cae:	b29b      	uxth	r3, r3
 8003cb0:	4413      	add	r3, r2
 8003cb2:	b299      	uxth	r1, r3
 8003cb4:	7d7b      	ldrb	r3, [r7, #21]
 8003cb6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003cba:	fb02 f303 	mul.w	r3, r2, r3
 8003cbe:	68ba      	ldr	r2, [r7, #8]
 8003cc0:	4413      	add	r3, r2
 8003cc2:	b20a      	sxth	r2, r1
 8003cc4:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
      ic[curr_ic].aux.a_codes[7] = (data[2] + (data[3] << 8));
 8003cc8:	693b      	ldr	r3, [r7, #16]
 8003cca:	3302      	adds	r3, #2
 8003ccc:	781b      	ldrb	r3, [r3, #0]
 8003cce:	461a      	mov	r2, r3
 8003cd0:	693b      	ldr	r3, [r7, #16]
 8003cd2:	3303      	adds	r3, #3
 8003cd4:	781b      	ldrb	r3, [r3, #0]
 8003cd6:	021b      	lsls	r3, r3, #8
 8003cd8:	b29b      	uxth	r3, r3
 8003cda:	4413      	add	r3, r2
 8003cdc:	b299      	uxth	r1, r3
 8003cde:	7d7b      	ldrb	r3, [r7, #21]
 8003ce0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003ce4:	fb02 f303 	mul.w	r3, r2, r3
 8003ce8:	68ba      	ldr	r2, [r7, #8]
 8003cea:	4413      	add	r3, r2
 8003cec:	b20a      	sxth	r2, r1
 8003cee:	f8a3 20ae 	strh.w	r2, [r3, #174]	@ 0xae
      ic[curr_ic].aux.a_codes[8] = (data[4] + (data[5] << 8));
 8003cf2:	693b      	ldr	r3, [r7, #16]
 8003cf4:	3304      	adds	r3, #4
 8003cf6:	781b      	ldrb	r3, [r3, #0]
 8003cf8:	461a      	mov	r2, r3
 8003cfa:	693b      	ldr	r3, [r7, #16]
 8003cfc:	3305      	adds	r3, #5
 8003cfe:	781b      	ldrb	r3, [r3, #0]
 8003d00:	021b      	lsls	r3, r3, #8
 8003d02:	b29b      	uxth	r3, r3
 8003d04:	4413      	add	r3, r2
 8003d06:	b299      	uxth	r1, r3
 8003d08:	7d7b      	ldrb	r3, [r7, #21]
 8003d0a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003d0e:	fb02 f303 	mul.w	r3, r2, r3
 8003d12:	68ba      	ldr	r2, [r7, #8]
 8003d14:	4413      	add	r3, r2
 8003d16:	b20a      	sxth	r2, r1
 8003d18:	f8a3 20b0 	strh.w	r2, [r3, #176]	@ 0xb0
      break;
 8003d1c:	e13d      	b.n	8003f9a <adBms6830ParseAux+0x482>

    case D: /* Aux Register group D */
      ic[curr_ic].aux.a_codes[9] =  (data[0] + (data[1] << 8));
 8003d1e:	693b      	ldr	r3, [r7, #16]
 8003d20:	781b      	ldrb	r3, [r3, #0]
 8003d22:	461a      	mov	r2, r3
 8003d24:	693b      	ldr	r3, [r7, #16]
 8003d26:	3301      	adds	r3, #1
 8003d28:	781b      	ldrb	r3, [r3, #0]
 8003d2a:	021b      	lsls	r3, r3, #8
 8003d2c:	b29b      	uxth	r3, r3
 8003d2e:	4413      	add	r3, r2
 8003d30:	b299      	uxth	r1, r3
 8003d32:	7d7b      	ldrb	r3, [r7, #21]
 8003d34:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003d38:	fb02 f303 	mul.w	r3, r2, r3
 8003d3c:	68ba      	ldr	r2, [r7, #8]
 8003d3e:	4413      	add	r3, r2
 8003d40:	b20a      	sxth	r2, r1
 8003d42:	f8a3 20b2 	strh.w	r2, [r3, #178]	@ 0xb2
      ic[curr_ic].aux.a_codes[10] =  (data[2] + (data[3] << 8));
 8003d46:	693b      	ldr	r3, [r7, #16]
 8003d48:	3302      	adds	r3, #2
 8003d4a:	781b      	ldrb	r3, [r3, #0]
 8003d4c:	461a      	mov	r2, r3
 8003d4e:	693b      	ldr	r3, [r7, #16]
 8003d50:	3303      	adds	r3, #3
 8003d52:	781b      	ldrb	r3, [r3, #0]
 8003d54:	021b      	lsls	r3, r3, #8
 8003d56:	b29b      	uxth	r3, r3
 8003d58:	4413      	add	r3, r2
 8003d5a:	b299      	uxth	r1, r3
 8003d5c:	7d7b      	ldrb	r3, [r7, #21]
 8003d5e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003d62:	fb02 f303 	mul.w	r3, r2, r3
 8003d66:	68ba      	ldr	r2, [r7, #8]
 8003d68:	4413      	add	r3, r2
 8003d6a:	b20a      	sxth	r2, r1
 8003d6c:	f8a3 20b4 	strh.w	r2, [r3, #180]	@ 0xb4
      ic[curr_ic].aux.a_codes[11] =  (data[4] + (data[5] << 8));
 8003d70:	693b      	ldr	r3, [r7, #16]
 8003d72:	3304      	adds	r3, #4
 8003d74:	781b      	ldrb	r3, [r3, #0]
 8003d76:	461a      	mov	r2, r3
 8003d78:	693b      	ldr	r3, [r7, #16]
 8003d7a:	3305      	adds	r3, #5
 8003d7c:	781b      	ldrb	r3, [r3, #0]
 8003d7e:	021b      	lsls	r3, r3, #8
 8003d80:	b29b      	uxth	r3, r3
 8003d82:	4413      	add	r3, r2
 8003d84:	b299      	uxth	r1, r3
 8003d86:	7d7b      	ldrb	r3, [r7, #21]
 8003d88:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003d8c:	fb02 f303 	mul.w	r3, r2, r3
 8003d90:	68ba      	ldr	r2, [r7, #8]
 8003d92:	4413      	add	r3, r2
 8003d94:	b20a      	sxth	r2, r1
 8003d96:	f8a3 20b6 	strh.w	r2, [r3, #182]	@ 0xb6
      break;
 8003d9a:	e0fe      	b.n	8003f9a <adBms6830ParseAux+0x482>
 8003d9c:	08013324 	.word	0x08013324

   case ALL_GRP: /* Aux Register group ALL */
      ic[curr_ic].aux.a_codes[0]  = (data[0] + (data[1] << 8));
 8003da0:	693b      	ldr	r3, [r7, #16]
 8003da2:	781b      	ldrb	r3, [r3, #0]
 8003da4:	461a      	mov	r2, r3
 8003da6:	693b      	ldr	r3, [r7, #16]
 8003da8:	3301      	adds	r3, #1
 8003daa:	781b      	ldrb	r3, [r3, #0]
 8003dac:	021b      	lsls	r3, r3, #8
 8003dae:	b29b      	uxth	r3, r3
 8003db0:	4413      	add	r3, r2
 8003db2:	b299      	uxth	r1, r3
 8003db4:	7d7b      	ldrb	r3, [r7, #21]
 8003db6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003dba:	fb02 f303 	mul.w	r3, r2, r3
 8003dbe:	68ba      	ldr	r2, [r7, #8]
 8003dc0:	4413      	add	r3, r2
 8003dc2:	b20a      	sxth	r2, r1
 8003dc4:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
      ic[curr_ic].aux.a_codes[1]  = (data[2] + (data[3] << 8));
 8003dc8:	693b      	ldr	r3, [r7, #16]
 8003dca:	3302      	adds	r3, #2
 8003dcc:	781b      	ldrb	r3, [r3, #0]
 8003dce:	461a      	mov	r2, r3
 8003dd0:	693b      	ldr	r3, [r7, #16]
 8003dd2:	3303      	adds	r3, #3
 8003dd4:	781b      	ldrb	r3, [r3, #0]
 8003dd6:	021b      	lsls	r3, r3, #8
 8003dd8:	b29b      	uxth	r3, r3
 8003dda:	4413      	add	r3, r2
 8003ddc:	b299      	uxth	r1, r3
 8003dde:	7d7b      	ldrb	r3, [r7, #21]
 8003de0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003de4:	fb02 f303 	mul.w	r3, r2, r3
 8003de8:	68ba      	ldr	r2, [r7, #8]
 8003dea:	4413      	add	r3, r2
 8003dec:	b20a      	sxth	r2, r1
 8003dee:	f8a3 20a2 	strh.w	r2, [r3, #162]	@ 0xa2
      ic[curr_ic].aux.a_codes[2]  = (data[4] + (data[5] << 8));
 8003df2:	693b      	ldr	r3, [r7, #16]
 8003df4:	3304      	adds	r3, #4
 8003df6:	781b      	ldrb	r3, [r3, #0]
 8003df8:	461a      	mov	r2, r3
 8003dfa:	693b      	ldr	r3, [r7, #16]
 8003dfc:	3305      	adds	r3, #5
 8003dfe:	781b      	ldrb	r3, [r3, #0]
 8003e00:	021b      	lsls	r3, r3, #8
 8003e02:	b29b      	uxth	r3, r3
 8003e04:	4413      	add	r3, r2
 8003e06:	b299      	uxth	r1, r3
 8003e08:	7d7b      	ldrb	r3, [r7, #21]
 8003e0a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003e0e:	fb02 f303 	mul.w	r3, r2, r3
 8003e12:	68ba      	ldr	r2, [r7, #8]
 8003e14:	4413      	add	r3, r2
 8003e16:	b20a      	sxth	r2, r1
 8003e18:	f8a3 20a4 	strh.w	r2, [r3, #164]	@ 0xa4
      ic[curr_ic].aux.a_codes[3]  = (data[6] + (data[7] << 8));
 8003e1c:	693b      	ldr	r3, [r7, #16]
 8003e1e:	3306      	adds	r3, #6
 8003e20:	781b      	ldrb	r3, [r3, #0]
 8003e22:	461a      	mov	r2, r3
 8003e24:	693b      	ldr	r3, [r7, #16]
 8003e26:	3307      	adds	r3, #7
 8003e28:	781b      	ldrb	r3, [r3, #0]
 8003e2a:	021b      	lsls	r3, r3, #8
 8003e2c:	b29b      	uxth	r3, r3
 8003e2e:	4413      	add	r3, r2
 8003e30:	b299      	uxth	r1, r3
 8003e32:	7d7b      	ldrb	r3, [r7, #21]
 8003e34:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003e38:	fb02 f303 	mul.w	r3, r2, r3
 8003e3c:	68ba      	ldr	r2, [r7, #8]
 8003e3e:	4413      	add	r3, r2
 8003e40:	b20a      	sxth	r2, r1
 8003e42:	f8a3 20a6 	strh.w	r2, [r3, #166]	@ 0xa6
      ic[curr_ic].aux.a_codes[4]  = (data[8] + (data[9] << 8));
 8003e46:	693b      	ldr	r3, [r7, #16]
 8003e48:	3308      	adds	r3, #8
 8003e4a:	781b      	ldrb	r3, [r3, #0]
 8003e4c:	461a      	mov	r2, r3
 8003e4e:	693b      	ldr	r3, [r7, #16]
 8003e50:	3309      	adds	r3, #9
 8003e52:	781b      	ldrb	r3, [r3, #0]
 8003e54:	021b      	lsls	r3, r3, #8
 8003e56:	b29b      	uxth	r3, r3
 8003e58:	4413      	add	r3, r2
 8003e5a:	b299      	uxth	r1, r3
 8003e5c:	7d7b      	ldrb	r3, [r7, #21]
 8003e5e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003e62:	fb02 f303 	mul.w	r3, r2, r3
 8003e66:	68ba      	ldr	r2, [r7, #8]
 8003e68:	4413      	add	r3, r2
 8003e6a:	b20a      	sxth	r2, r1
 8003e6c:	f8a3 20a8 	strh.w	r2, [r3, #168]	@ 0xa8
      ic[curr_ic].aux.a_codes[5]  = (data[10] + (data[11] << 8));
 8003e70:	693b      	ldr	r3, [r7, #16]
 8003e72:	330a      	adds	r3, #10
 8003e74:	781b      	ldrb	r3, [r3, #0]
 8003e76:	461a      	mov	r2, r3
 8003e78:	693b      	ldr	r3, [r7, #16]
 8003e7a:	330b      	adds	r3, #11
 8003e7c:	781b      	ldrb	r3, [r3, #0]
 8003e7e:	021b      	lsls	r3, r3, #8
 8003e80:	b29b      	uxth	r3, r3
 8003e82:	4413      	add	r3, r2
 8003e84:	b299      	uxth	r1, r3
 8003e86:	7d7b      	ldrb	r3, [r7, #21]
 8003e88:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003e8c:	fb02 f303 	mul.w	r3, r2, r3
 8003e90:	68ba      	ldr	r2, [r7, #8]
 8003e92:	4413      	add	r3, r2
 8003e94:	b20a      	sxth	r2, r1
 8003e96:	f8a3 20aa 	strh.w	r2, [r3, #170]	@ 0xaa
      ic[curr_ic].aux.a_codes[6]  = (data[12] + (data[13] << 8));
 8003e9a:	693b      	ldr	r3, [r7, #16]
 8003e9c:	330c      	adds	r3, #12
 8003e9e:	781b      	ldrb	r3, [r3, #0]
 8003ea0:	461a      	mov	r2, r3
 8003ea2:	693b      	ldr	r3, [r7, #16]
 8003ea4:	330d      	adds	r3, #13
 8003ea6:	781b      	ldrb	r3, [r3, #0]
 8003ea8:	021b      	lsls	r3, r3, #8
 8003eaa:	b29b      	uxth	r3, r3
 8003eac:	4413      	add	r3, r2
 8003eae:	b299      	uxth	r1, r3
 8003eb0:	7d7b      	ldrb	r3, [r7, #21]
 8003eb2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003eb6:	fb02 f303 	mul.w	r3, r2, r3
 8003eba:	68ba      	ldr	r2, [r7, #8]
 8003ebc:	4413      	add	r3, r2
 8003ebe:	b20a      	sxth	r2, r1
 8003ec0:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
      ic[curr_ic].aux.a_codes[7]  = (data[14] + (data[15] << 8));
 8003ec4:	693b      	ldr	r3, [r7, #16]
 8003ec6:	330e      	adds	r3, #14
 8003ec8:	781b      	ldrb	r3, [r3, #0]
 8003eca:	461a      	mov	r2, r3
 8003ecc:	693b      	ldr	r3, [r7, #16]
 8003ece:	330f      	adds	r3, #15
 8003ed0:	781b      	ldrb	r3, [r3, #0]
 8003ed2:	021b      	lsls	r3, r3, #8
 8003ed4:	b29b      	uxth	r3, r3
 8003ed6:	4413      	add	r3, r2
 8003ed8:	b299      	uxth	r1, r3
 8003eda:	7d7b      	ldrb	r3, [r7, #21]
 8003edc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003ee0:	fb02 f303 	mul.w	r3, r2, r3
 8003ee4:	68ba      	ldr	r2, [r7, #8]
 8003ee6:	4413      	add	r3, r2
 8003ee8:	b20a      	sxth	r2, r1
 8003eea:	f8a3 20ae 	strh.w	r2, [r3, #174]	@ 0xae
      ic[curr_ic].aux.a_codes[8]  = (data[16] + (data[17] << 8));
 8003eee:	693b      	ldr	r3, [r7, #16]
 8003ef0:	3310      	adds	r3, #16
 8003ef2:	781b      	ldrb	r3, [r3, #0]
 8003ef4:	461a      	mov	r2, r3
 8003ef6:	693b      	ldr	r3, [r7, #16]
 8003ef8:	3311      	adds	r3, #17
 8003efa:	781b      	ldrb	r3, [r3, #0]
 8003efc:	021b      	lsls	r3, r3, #8
 8003efe:	b29b      	uxth	r3, r3
 8003f00:	4413      	add	r3, r2
 8003f02:	b299      	uxth	r1, r3
 8003f04:	7d7b      	ldrb	r3, [r7, #21]
 8003f06:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003f0a:	fb02 f303 	mul.w	r3, r2, r3
 8003f0e:	68ba      	ldr	r2, [r7, #8]
 8003f10:	4413      	add	r3, r2
 8003f12:	b20a      	sxth	r2, r1
 8003f14:	f8a3 20b0 	strh.w	r2, [r3, #176]	@ 0xb0
      ic[curr_ic].aux.a_codes[9]  = (data[18] + (data[19] << 8));
 8003f18:	693b      	ldr	r3, [r7, #16]
 8003f1a:	3312      	adds	r3, #18
 8003f1c:	781b      	ldrb	r3, [r3, #0]
 8003f1e:	461a      	mov	r2, r3
 8003f20:	693b      	ldr	r3, [r7, #16]
 8003f22:	3313      	adds	r3, #19
 8003f24:	781b      	ldrb	r3, [r3, #0]
 8003f26:	021b      	lsls	r3, r3, #8
 8003f28:	b29b      	uxth	r3, r3
 8003f2a:	4413      	add	r3, r2
 8003f2c:	b299      	uxth	r1, r3
 8003f2e:	7d7b      	ldrb	r3, [r7, #21]
 8003f30:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003f34:	fb02 f303 	mul.w	r3, r2, r3
 8003f38:	68ba      	ldr	r2, [r7, #8]
 8003f3a:	4413      	add	r3, r2
 8003f3c:	b20a      	sxth	r2, r1
 8003f3e:	f8a3 20b2 	strh.w	r2, [r3, #178]	@ 0xb2
      ic[curr_ic].aux.a_codes[10] = (data[20] + (data[21] << 8));
 8003f42:	693b      	ldr	r3, [r7, #16]
 8003f44:	3314      	adds	r3, #20
 8003f46:	781b      	ldrb	r3, [r3, #0]
 8003f48:	461a      	mov	r2, r3
 8003f4a:	693b      	ldr	r3, [r7, #16]
 8003f4c:	3315      	adds	r3, #21
 8003f4e:	781b      	ldrb	r3, [r3, #0]
 8003f50:	021b      	lsls	r3, r3, #8
 8003f52:	b29b      	uxth	r3, r3
 8003f54:	4413      	add	r3, r2
 8003f56:	b299      	uxth	r1, r3
 8003f58:	7d7b      	ldrb	r3, [r7, #21]
 8003f5a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003f5e:	fb02 f303 	mul.w	r3, r2, r3
 8003f62:	68ba      	ldr	r2, [r7, #8]
 8003f64:	4413      	add	r3, r2
 8003f66:	b20a      	sxth	r2, r1
 8003f68:	f8a3 20b4 	strh.w	r2, [r3, #180]	@ 0xb4
      ic[curr_ic].aux.a_codes[11] = (data[22] + (data[23] << 8));
 8003f6c:	693b      	ldr	r3, [r7, #16]
 8003f6e:	3316      	adds	r3, #22
 8003f70:	781b      	ldrb	r3, [r3, #0]
 8003f72:	461a      	mov	r2, r3
 8003f74:	693b      	ldr	r3, [r7, #16]
 8003f76:	3317      	adds	r3, #23
 8003f78:	781b      	ldrb	r3, [r3, #0]
 8003f7a:	021b      	lsls	r3, r3, #8
 8003f7c:	b29b      	uxth	r3, r3
 8003f7e:	4413      	add	r3, r2
 8003f80:	b299      	uxth	r1, r3
 8003f82:	7d7b      	ldrb	r3, [r7, #21]
 8003f84:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003f88:	fb02 f303 	mul.w	r3, r2, r3
 8003f8c:	68ba      	ldr	r2, [r7, #8]
 8003f8e:	4413      	add	r3, r2
 8003f90:	b20a      	sxth	r2, r1
 8003f92:	f8a3 20b6 	strh.w	r2, [r3, #182]	@ 0xb6
     break;
 8003f96:	e000      	b.n	8003f9a <adBms6830ParseAux+0x482>

    default:
      break;
 8003f98:	bf00      	nop
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8003f9a:	7d7b      	ldrb	r3, [r7, #21]
 8003f9c:	3301      	adds	r3, #1
 8003f9e:	757b      	strb	r3, [r7, #21]
 8003fa0:	7d7a      	ldrb	r2, [r7, #21]
 8003fa2:	7bfb      	ldrb	r3, [r7, #15]
 8003fa4:	429a      	cmp	r2, r3
 8003fa6:	f4ff addd 	bcc.w	8003b64 <adBms6830ParseAux+0x4c>
    }
  }
  free(data);
 8003faa:	6938      	ldr	r0, [r7, #16]
 8003fac:	f00a fffe 	bl	800efac <free>
}
 8003fb0:	bf00      	nop
 8003fb2:	3718      	adds	r7, #24
 8003fb4:	46bd      	mov	sp, r7
 8003fb6:	bd80      	pop	{r7, pc}

08003fb8 <adBms6830ParseRAux>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseRAux(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *raux_data)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	b086      	sub	sp, #24
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	60b9      	str	r1, [r7, #8]
 8003fc0:	607b      	str	r3, [r7, #4]
 8003fc2:	4603      	mov	r3, r0
 8003fc4:	73fb      	strb	r3, [r7, #15]
 8003fc6:	4613      	mov	r3, r2
 8003fc8:	73bb      	strb	r3, [r7, #14]
  uint8_t *data, data_size, address = 0;
 8003fca:	2300      	movs	r3, #0
 8003fcc:	75bb      	strb	r3, [r7, #22]
  if(grp == ALL_GRP){data_size = (RDASALL_SIZE-48);}  /* RDASALL_SIZE 68 byte - (AUX 24 byte + STATUS 24 byte) */
 8003fce:	7bbb      	ldrb	r3, [r7, #14]
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d102      	bne.n	8003fda <adBms6830ParseRAux+0x22>
 8003fd4:	2316      	movs	r3, #22
 8003fd6:	75fb      	strb	r3, [r7, #23]
 8003fd8:	e001      	b.n	8003fde <adBms6830ParseRAux+0x26>
  else {data_size = RX_DATA;}
 8003fda:	2308      	movs	r3, #8
 8003fdc:	75fb      	strb	r3, [r7, #23]
  data = (uint8_t *)calloc(data_size, sizeof(uint8_t));
 8003fde:	7dfb      	ldrb	r3, [r7, #23]
 8003fe0:	2101      	movs	r1, #1
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	f00a fce2 	bl	800e9ac <calloc>
 8003fe8:	4603      	mov	r3, r0
 8003fea:	613b      	str	r3, [r7, #16]
  if(data == NULL)
 8003fec:	693b      	ldr	r3, [r7, #16]
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d105      	bne.n	8003ffe <adBms6830ParseRAux+0x46>
  {
    #ifdef MBED
    pc.printf(" Failed to allocate parse raux memory \n");
    #else
    printf(" Failed to allocate parse raux memory \n");
 8003ff2:	487d      	ldr	r0, [pc, #500]	@ (80041e8 <adBms6830ParseRAux+0x230>)
 8003ff4:	f00c fbfc 	bl	80107f0 <puts>
    #endif
    exit(0);
 8003ff8:	2000      	movs	r0, #0
 8003ffa:	f00a fcf3 	bl	800e9e4 <exit>
  }
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8003ffe:	2300      	movs	r3, #0
 8004000:	757b      	strb	r3, [r7, #21]
 8004002:	e1c9      	b.n	8004398 <adBms6830ParseRAux+0x3e0>
  {
    memcpy(&data[0], &raux_data[address], data_size); /* dst , src , size */
 8004004:	7dbb      	ldrb	r3, [r7, #22]
 8004006:	687a      	ldr	r2, [r7, #4]
 8004008:	4413      	add	r3, r2
 800400a:	7dfa      	ldrb	r2, [r7, #23]
 800400c:	4619      	mov	r1, r3
 800400e:	6938      	ldr	r0, [r7, #16]
 8004010:	f00c fc52 	bl	80108b8 <memcpy>
    address = ((curr_ic+1) * (data_size));
 8004014:	7d7b      	ldrb	r3, [r7, #21]
 8004016:	3301      	adds	r3, #1
 8004018:	b2db      	uxtb	r3, r3
 800401a:	7dfa      	ldrb	r2, [r7, #23]
 800401c:	fb12 f303 	smulbb	r3, r2, r3
 8004020:	75bb      	strb	r3, [r7, #22]
    switch (grp)
 8004022:	7bbb      	ldrb	r3, [r7, #14]
 8004024:	2b04      	cmp	r3, #4
 8004026:	f200 81b3 	bhi.w	8004390 <adBms6830ParseRAux+0x3d8>
 800402a:	a201      	add	r2, pc, #4	@ (adr r2, 8004030 <adBms6830ParseRAux+0x78>)
 800402c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004030:	080041ed 	.word	0x080041ed
 8004034:	08004045 	.word	0x08004045
 8004038:	080040c3 	.word	0x080040c3
 800403c:	08004141 	.word	0x08004141
 8004040:	080041bf 	.word	0x080041bf
    {
    case A: /* RAux Register group A */
      ic[curr_ic].raux.ra_codes[0] = (data[0] + (data[1] << 8));
 8004044:	693b      	ldr	r3, [r7, #16]
 8004046:	781b      	ldrb	r3, [r3, #0]
 8004048:	461a      	mov	r2, r3
 800404a:	693b      	ldr	r3, [r7, #16]
 800404c:	3301      	adds	r3, #1
 800404e:	781b      	ldrb	r3, [r3, #0]
 8004050:	021b      	lsls	r3, r3, #8
 8004052:	b29b      	uxth	r3, r3
 8004054:	4413      	add	r3, r2
 8004056:	b299      	uxth	r1, r3
 8004058:	7d7b      	ldrb	r3, [r7, #21]
 800405a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800405e:	fb02 f303 	mul.w	r3, r2, r3
 8004062:	68ba      	ldr	r2, [r7, #8]
 8004064:	4413      	add	r3, r2
 8004066:	b20a      	sxth	r2, r1
 8004068:	f8a3 20b8 	strh.w	r2, [r3, #184]	@ 0xb8
      ic[curr_ic].raux.ra_codes[1] = (data[2] + (data[3] << 8));
 800406c:	693b      	ldr	r3, [r7, #16]
 800406e:	3302      	adds	r3, #2
 8004070:	781b      	ldrb	r3, [r3, #0]
 8004072:	461a      	mov	r2, r3
 8004074:	693b      	ldr	r3, [r7, #16]
 8004076:	3303      	adds	r3, #3
 8004078:	781b      	ldrb	r3, [r3, #0]
 800407a:	021b      	lsls	r3, r3, #8
 800407c:	b29b      	uxth	r3, r3
 800407e:	4413      	add	r3, r2
 8004080:	b299      	uxth	r1, r3
 8004082:	7d7b      	ldrb	r3, [r7, #21]
 8004084:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004088:	fb02 f303 	mul.w	r3, r2, r3
 800408c:	68ba      	ldr	r2, [r7, #8]
 800408e:	4413      	add	r3, r2
 8004090:	b20a      	sxth	r2, r1
 8004092:	f8a3 20ba 	strh.w	r2, [r3, #186]	@ 0xba
      ic[curr_ic].raux.ra_codes[2] = (data[4] + (data[5] << 8));
 8004096:	693b      	ldr	r3, [r7, #16]
 8004098:	3304      	adds	r3, #4
 800409a:	781b      	ldrb	r3, [r3, #0]
 800409c:	461a      	mov	r2, r3
 800409e:	693b      	ldr	r3, [r7, #16]
 80040a0:	3305      	adds	r3, #5
 80040a2:	781b      	ldrb	r3, [r3, #0]
 80040a4:	021b      	lsls	r3, r3, #8
 80040a6:	b29b      	uxth	r3, r3
 80040a8:	4413      	add	r3, r2
 80040aa:	b299      	uxth	r1, r3
 80040ac:	7d7b      	ldrb	r3, [r7, #21]
 80040ae:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80040b2:	fb02 f303 	mul.w	r3, r2, r3
 80040b6:	68ba      	ldr	r2, [r7, #8]
 80040b8:	4413      	add	r3, r2
 80040ba:	b20a      	sxth	r2, r1
 80040bc:	f8a3 20bc 	strh.w	r2, [r3, #188]	@ 0xbc
      break;
 80040c0:	e167      	b.n	8004392 <adBms6830ParseRAux+0x3da>

    case B: /* RAux Register group B */
      ic[curr_ic].raux.ra_codes[3] = (data[0] + (data[1] << 8));
 80040c2:	693b      	ldr	r3, [r7, #16]
 80040c4:	781b      	ldrb	r3, [r3, #0]
 80040c6:	461a      	mov	r2, r3
 80040c8:	693b      	ldr	r3, [r7, #16]
 80040ca:	3301      	adds	r3, #1
 80040cc:	781b      	ldrb	r3, [r3, #0]
 80040ce:	021b      	lsls	r3, r3, #8
 80040d0:	b29b      	uxth	r3, r3
 80040d2:	4413      	add	r3, r2
 80040d4:	b299      	uxth	r1, r3
 80040d6:	7d7b      	ldrb	r3, [r7, #21]
 80040d8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80040dc:	fb02 f303 	mul.w	r3, r2, r3
 80040e0:	68ba      	ldr	r2, [r7, #8]
 80040e2:	4413      	add	r3, r2
 80040e4:	b20a      	sxth	r2, r1
 80040e6:	f8a3 20be 	strh.w	r2, [r3, #190]	@ 0xbe
      ic[curr_ic].raux.ra_codes[4] = (data[2] + (data[3] << 8));
 80040ea:	693b      	ldr	r3, [r7, #16]
 80040ec:	3302      	adds	r3, #2
 80040ee:	781b      	ldrb	r3, [r3, #0]
 80040f0:	461a      	mov	r2, r3
 80040f2:	693b      	ldr	r3, [r7, #16]
 80040f4:	3303      	adds	r3, #3
 80040f6:	781b      	ldrb	r3, [r3, #0]
 80040f8:	021b      	lsls	r3, r3, #8
 80040fa:	b29b      	uxth	r3, r3
 80040fc:	4413      	add	r3, r2
 80040fe:	b299      	uxth	r1, r3
 8004100:	7d7b      	ldrb	r3, [r7, #21]
 8004102:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004106:	fb02 f303 	mul.w	r3, r2, r3
 800410a:	68ba      	ldr	r2, [r7, #8]
 800410c:	4413      	add	r3, r2
 800410e:	b20a      	sxth	r2, r1
 8004110:	f8a3 20c0 	strh.w	r2, [r3, #192]	@ 0xc0
      ic[curr_ic].raux.ra_codes[5] = (data[4] + (data[5] << 8));
 8004114:	693b      	ldr	r3, [r7, #16]
 8004116:	3304      	adds	r3, #4
 8004118:	781b      	ldrb	r3, [r3, #0]
 800411a:	461a      	mov	r2, r3
 800411c:	693b      	ldr	r3, [r7, #16]
 800411e:	3305      	adds	r3, #5
 8004120:	781b      	ldrb	r3, [r3, #0]
 8004122:	021b      	lsls	r3, r3, #8
 8004124:	b29b      	uxth	r3, r3
 8004126:	4413      	add	r3, r2
 8004128:	b299      	uxth	r1, r3
 800412a:	7d7b      	ldrb	r3, [r7, #21]
 800412c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004130:	fb02 f303 	mul.w	r3, r2, r3
 8004134:	68ba      	ldr	r2, [r7, #8]
 8004136:	4413      	add	r3, r2
 8004138:	b20a      	sxth	r2, r1
 800413a:	f8a3 20c2 	strh.w	r2, [r3, #194]	@ 0xc2
      break;
 800413e:	e128      	b.n	8004392 <adBms6830ParseRAux+0x3da>

    case C: /* RAux Register group C */
      ic[curr_ic].raux.ra_codes[6] = (data[0] + (data[1] << 8));
 8004140:	693b      	ldr	r3, [r7, #16]
 8004142:	781b      	ldrb	r3, [r3, #0]
 8004144:	461a      	mov	r2, r3
 8004146:	693b      	ldr	r3, [r7, #16]
 8004148:	3301      	adds	r3, #1
 800414a:	781b      	ldrb	r3, [r3, #0]
 800414c:	021b      	lsls	r3, r3, #8
 800414e:	b29b      	uxth	r3, r3
 8004150:	4413      	add	r3, r2
 8004152:	b299      	uxth	r1, r3
 8004154:	7d7b      	ldrb	r3, [r7, #21]
 8004156:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800415a:	fb02 f303 	mul.w	r3, r2, r3
 800415e:	68ba      	ldr	r2, [r7, #8]
 8004160:	4413      	add	r3, r2
 8004162:	b20a      	sxth	r2, r1
 8004164:	f8a3 20c4 	strh.w	r2, [r3, #196]	@ 0xc4
      ic[curr_ic].raux.ra_codes[7] = (data[2] + (data[3] << 8));
 8004168:	693b      	ldr	r3, [r7, #16]
 800416a:	3302      	adds	r3, #2
 800416c:	781b      	ldrb	r3, [r3, #0]
 800416e:	461a      	mov	r2, r3
 8004170:	693b      	ldr	r3, [r7, #16]
 8004172:	3303      	adds	r3, #3
 8004174:	781b      	ldrb	r3, [r3, #0]
 8004176:	021b      	lsls	r3, r3, #8
 8004178:	b29b      	uxth	r3, r3
 800417a:	4413      	add	r3, r2
 800417c:	b299      	uxth	r1, r3
 800417e:	7d7b      	ldrb	r3, [r7, #21]
 8004180:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004184:	fb02 f303 	mul.w	r3, r2, r3
 8004188:	68ba      	ldr	r2, [r7, #8]
 800418a:	4413      	add	r3, r2
 800418c:	b20a      	sxth	r2, r1
 800418e:	f8a3 20c6 	strh.w	r2, [r3, #198]	@ 0xc6
      ic[curr_ic].raux.ra_codes[8] = (data[4] + (data[5] << 8));
 8004192:	693b      	ldr	r3, [r7, #16]
 8004194:	3304      	adds	r3, #4
 8004196:	781b      	ldrb	r3, [r3, #0]
 8004198:	461a      	mov	r2, r3
 800419a:	693b      	ldr	r3, [r7, #16]
 800419c:	3305      	adds	r3, #5
 800419e:	781b      	ldrb	r3, [r3, #0]
 80041a0:	021b      	lsls	r3, r3, #8
 80041a2:	b29b      	uxth	r3, r3
 80041a4:	4413      	add	r3, r2
 80041a6:	b299      	uxth	r1, r3
 80041a8:	7d7b      	ldrb	r3, [r7, #21]
 80041aa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80041ae:	fb02 f303 	mul.w	r3, r2, r3
 80041b2:	68ba      	ldr	r2, [r7, #8]
 80041b4:	4413      	add	r3, r2
 80041b6:	b20a      	sxth	r2, r1
 80041b8:	f8a3 20c8 	strh.w	r2, [r3, #200]	@ 0xc8
      break;
 80041bc:	e0e9      	b.n	8004392 <adBms6830ParseRAux+0x3da>

    case D: /* RAux Register group D */
      ic[curr_ic].raux.ra_codes[9] =  (data[0] + (data[1] << 8));
 80041be:	693b      	ldr	r3, [r7, #16]
 80041c0:	781b      	ldrb	r3, [r3, #0]
 80041c2:	461a      	mov	r2, r3
 80041c4:	693b      	ldr	r3, [r7, #16]
 80041c6:	3301      	adds	r3, #1
 80041c8:	781b      	ldrb	r3, [r3, #0]
 80041ca:	021b      	lsls	r3, r3, #8
 80041cc:	b29b      	uxth	r3, r3
 80041ce:	4413      	add	r3, r2
 80041d0:	b299      	uxth	r1, r3
 80041d2:	7d7b      	ldrb	r3, [r7, #21]
 80041d4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80041d8:	fb02 f303 	mul.w	r3, r2, r3
 80041dc:	68ba      	ldr	r2, [r7, #8]
 80041de:	4413      	add	r3, r2
 80041e0:	b20a      	sxth	r2, r1
 80041e2:	f8a3 20ca 	strh.w	r2, [r3, #202]	@ 0xca
      break;
 80041e6:	e0d4      	b.n	8004392 <adBms6830ParseRAux+0x3da>
 80041e8:	0801334c 	.word	0x0801334c

    case ALL_GRP: /* RAux Register group ALL */
      ic[curr_ic].raux.ra_codes[0]  = (data[0] + (data[1] << 8));
 80041ec:	693b      	ldr	r3, [r7, #16]
 80041ee:	781b      	ldrb	r3, [r3, #0]
 80041f0:	461a      	mov	r2, r3
 80041f2:	693b      	ldr	r3, [r7, #16]
 80041f4:	3301      	adds	r3, #1
 80041f6:	781b      	ldrb	r3, [r3, #0]
 80041f8:	021b      	lsls	r3, r3, #8
 80041fa:	b29b      	uxth	r3, r3
 80041fc:	4413      	add	r3, r2
 80041fe:	b299      	uxth	r1, r3
 8004200:	7d7b      	ldrb	r3, [r7, #21]
 8004202:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004206:	fb02 f303 	mul.w	r3, r2, r3
 800420a:	68ba      	ldr	r2, [r7, #8]
 800420c:	4413      	add	r3, r2
 800420e:	b20a      	sxth	r2, r1
 8004210:	f8a3 20b8 	strh.w	r2, [r3, #184]	@ 0xb8
      ic[curr_ic].raux.ra_codes[1]  = (data[2] + (data[3] << 8));
 8004214:	693b      	ldr	r3, [r7, #16]
 8004216:	3302      	adds	r3, #2
 8004218:	781b      	ldrb	r3, [r3, #0]
 800421a:	461a      	mov	r2, r3
 800421c:	693b      	ldr	r3, [r7, #16]
 800421e:	3303      	adds	r3, #3
 8004220:	781b      	ldrb	r3, [r3, #0]
 8004222:	021b      	lsls	r3, r3, #8
 8004224:	b29b      	uxth	r3, r3
 8004226:	4413      	add	r3, r2
 8004228:	b299      	uxth	r1, r3
 800422a:	7d7b      	ldrb	r3, [r7, #21]
 800422c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004230:	fb02 f303 	mul.w	r3, r2, r3
 8004234:	68ba      	ldr	r2, [r7, #8]
 8004236:	4413      	add	r3, r2
 8004238:	b20a      	sxth	r2, r1
 800423a:	f8a3 20ba 	strh.w	r2, [r3, #186]	@ 0xba
      ic[curr_ic].raux.ra_codes[2]  = (data[4] + (data[5] << 8));
 800423e:	693b      	ldr	r3, [r7, #16]
 8004240:	3304      	adds	r3, #4
 8004242:	781b      	ldrb	r3, [r3, #0]
 8004244:	461a      	mov	r2, r3
 8004246:	693b      	ldr	r3, [r7, #16]
 8004248:	3305      	adds	r3, #5
 800424a:	781b      	ldrb	r3, [r3, #0]
 800424c:	021b      	lsls	r3, r3, #8
 800424e:	b29b      	uxth	r3, r3
 8004250:	4413      	add	r3, r2
 8004252:	b299      	uxth	r1, r3
 8004254:	7d7b      	ldrb	r3, [r7, #21]
 8004256:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800425a:	fb02 f303 	mul.w	r3, r2, r3
 800425e:	68ba      	ldr	r2, [r7, #8]
 8004260:	4413      	add	r3, r2
 8004262:	b20a      	sxth	r2, r1
 8004264:	f8a3 20bc 	strh.w	r2, [r3, #188]	@ 0xbc
      ic[curr_ic].raux.ra_codes[3]  = (data[6] + (data[7] << 8));
 8004268:	693b      	ldr	r3, [r7, #16]
 800426a:	3306      	adds	r3, #6
 800426c:	781b      	ldrb	r3, [r3, #0]
 800426e:	461a      	mov	r2, r3
 8004270:	693b      	ldr	r3, [r7, #16]
 8004272:	3307      	adds	r3, #7
 8004274:	781b      	ldrb	r3, [r3, #0]
 8004276:	021b      	lsls	r3, r3, #8
 8004278:	b29b      	uxth	r3, r3
 800427a:	4413      	add	r3, r2
 800427c:	b299      	uxth	r1, r3
 800427e:	7d7b      	ldrb	r3, [r7, #21]
 8004280:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004284:	fb02 f303 	mul.w	r3, r2, r3
 8004288:	68ba      	ldr	r2, [r7, #8]
 800428a:	4413      	add	r3, r2
 800428c:	b20a      	sxth	r2, r1
 800428e:	f8a3 20be 	strh.w	r2, [r3, #190]	@ 0xbe
      ic[curr_ic].raux.ra_codes[4]  = (data[8] + (data[9] << 8));
 8004292:	693b      	ldr	r3, [r7, #16]
 8004294:	3308      	adds	r3, #8
 8004296:	781b      	ldrb	r3, [r3, #0]
 8004298:	461a      	mov	r2, r3
 800429a:	693b      	ldr	r3, [r7, #16]
 800429c:	3309      	adds	r3, #9
 800429e:	781b      	ldrb	r3, [r3, #0]
 80042a0:	021b      	lsls	r3, r3, #8
 80042a2:	b29b      	uxth	r3, r3
 80042a4:	4413      	add	r3, r2
 80042a6:	b299      	uxth	r1, r3
 80042a8:	7d7b      	ldrb	r3, [r7, #21]
 80042aa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80042ae:	fb02 f303 	mul.w	r3, r2, r3
 80042b2:	68ba      	ldr	r2, [r7, #8]
 80042b4:	4413      	add	r3, r2
 80042b6:	b20a      	sxth	r2, r1
 80042b8:	f8a3 20c0 	strh.w	r2, [r3, #192]	@ 0xc0
      ic[curr_ic].raux.ra_codes[5]  = (data[10] + (data[11] << 8));
 80042bc:	693b      	ldr	r3, [r7, #16]
 80042be:	330a      	adds	r3, #10
 80042c0:	781b      	ldrb	r3, [r3, #0]
 80042c2:	461a      	mov	r2, r3
 80042c4:	693b      	ldr	r3, [r7, #16]
 80042c6:	330b      	adds	r3, #11
 80042c8:	781b      	ldrb	r3, [r3, #0]
 80042ca:	021b      	lsls	r3, r3, #8
 80042cc:	b29b      	uxth	r3, r3
 80042ce:	4413      	add	r3, r2
 80042d0:	b299      	uxth	r1, r3
 80042d2:	7d7b      	ldrb	r3, [r7, #21]
 80042d4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80042d8:	fb02 f303 	mul.w	r3, r2, r3
 80042dc:	68ba      	ldr	r2, [r7, #8]
 80042de:	4413      	add	r3, r2
 80042e0:	b20a      	sxth	r2, r1
 80042e2:	f8a3 20c2 	strh.w	r2, [r3, #194]	@ 0xc2
      ic[curr_ic].raux.ra_codes[6]  = (data[12] + (data[13] << 8));
 80042e6:	693b      	ldr	r3, [r7, #16]
 80042e8:	330c      	adds	r3, #12
 80042ea:	781b      	ldrb	r3, [r3, #0]
 80042ec:	461a      	mov	r2, r3
 80042ee:	693b      	ldr	r3, [r7, #16]
 80042f0:	330d      	adds	r3, #13
 80042f2:	781b      	ldrb	r3, [r3, #0]
 80042f4:	021b      	lsls	r3, r3, #8
 80042f6:	b29b      	uxth	r3, r3
 80042f8:	4413      	add	r3, r2
 80042fa:	b299      	uxth	r1, r3
 80042fc:	7d7b      	ldrb	r3, [r7, #21]
 80042fe:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004302:	fb02 f303 	mul.w	r3, r2, r3
 8004306:	68ba      	ldr	r2, [r7, #8]
 8004308:	4413      	add	r3, r2
 800430a:	b20a      	sxth	r2, r1
 800430c:	f8a3 20c4 	strh.w	r2, [r3, #196]	@ 0xc4
      ic[curr_ic].raux.ra_codes[7]  = (data[14] + (data[15] << 8));
 8004310:	693b      	ldr	r3, [r7, #16]
 8004312:	330e      	adds	r3, #14
 8004314:	781b      	ldrb	r3, [r3, #0]
 8004316:	461a      	mov	r2, r3
 8004318:	693b      	ldr	r3, [r7, #16]
 800431a:	330f      	adds	r3, #15
 800431c:	781b      	ldrb	r3, [r3, #0]
 800431e:	021b      	lsls	r3, r3, #8
 8004320:	b29b      	uxth	r3, r3
 8004322:	4413      	add	r3, r2
 8004324:	b299      	uxth	r1, r3
 8004326:	7d7b      	ldrb	r3, [r7, #21]
 8004328:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800432c:	fb02 f303 	mul.w	r3, r2, r3
 8004330:	68ba      	ldr	r2, [r7, #8]
 8004332:	4413      	add	r3, r2
 8004334:	b20a      	sxth	r2, r1
 8004336:	f8a3 20c6 	strh.w	r2, [r3, #198]	@ 0xc6
      ic[curr_ic].raux.ra_codes[8]  = (data[16] + (data[17] << 8));
 800433a:	693b      	ldr	r3, [r7, #16]
 800433c:	3310      	adds	r3, #16
 800433e:	781b      	ldrb	r3, [r3, #0]
 8004340:	461a      	mov	r2, r3
 8004342:	693b      	ldr	r3, [r7, #16]
 8004344:	3311      	adds	r3, #17
 8004346:	781b      	ldrb	r3, [r3, #0]
 8004348:	021b      	lsls	r3, r3, #8
 800434a:	b29b      	uxth	r3, r3
 800434c:	4413      	add	r3, r2
 800434e:	b299      	uxth	r1, r3
 8004350:	7d7b      	ldrb	r3, [r7, #21]
 8004352:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004356:	fb02 f303 	mul.w	r3, r2, r3
 800435a:	68ba      	ldr	r2, [r7, #8]
 800435c:	4413      	add	r3, r2
 800435e:	b20a      	sxth	r2, r1
 8004360:	f8a3 20c8 	strh.w	r2, [r3, #200]	@ 0xc8
      ic[curr_ic].raux.ra_codes[9]  = (data[18] + (data[19] << 8));
 8004364:	693b      	ldr	r3, [r7, #16]
 8004366:	3312      	adds	r3, #18
 8004368:	781b      	ldrb	r3, [r3, #0]
 800436a:	461a      	mov	r2, r3
 800436c:	693b      	ldr	r3, [r7, #16]
 800436e:	3313      	adds	r3, #19
 8004370:	781b      	ldrb	r3, [r3, #0]
 8004372:	021b      	lsls	r3, r3, #8
 8004374:	b29b      	uxth	r3, r3
 8004376:	4413      	add	r3, r2
 8004378:	b299      	uxth	r1, r3
 800437a:	7d7b      	ldrb	r3, [r7, #21]
 800437c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004380:	fb02 f303 	mul.w	r3, r2, r3
 8004384:	68ba      	ldr	r2, [r7, #8]
 8004386:	4413      	add	r3, r2
 8004388:	b20a      	sxth	r2, r1
 800438a:	f8a3 20ca 	strh.w	r2, [r3, #202]	@ 0xca
     break;
 800438e:	e000      	b.n	8004392 <adBms6830ParseRAux+0x3da>

    default:
      break;
 8004390:	bf00      	nop
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8004392:	7d7b      	ldrb	r3, [r7, #21]
 8004394:	3301      	adds	r3, #1
 8004396:	757b      	strb	r3, [r7, #21]
 8004398:	7d7a      	ldrb	r2, [r7, #21]
 800439a:	7bfb      	ldrb	r3, [r7, #15]
 800439c:	429a      	cmp	r2, r3
 800439e:	f4ff ae31 	bcc.w	8004004 <adBms6830ParseRAux+0x4c>
    }
  }
  free(data);
 80043a2:	6938      	ldr	r0, [r7, #16]
 80043a4:	f00a fe02 	bl	800efac <free>
}
 80043a8:	bf00      	nop
 80043aa:	3718      	adds	r7, #24
 80043ac:	46bd      	mov	sp, r7
 80043ae:	bd80      	pop	{r7, pc}

080043b0 <adBms6830ParseStatusA>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseStatusA(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 80043b0:	b580      	push	{r7, lr}
 80043b2:	b086      	sub	sp, #24
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	4603      	mov	r3, r0
 80043b8:	60b9      	str	r1, [r7, #8]
 80043ba:	607a      	str	r2, [r7, #4]
 80043bc:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 80043be:	2300      	movs	r3, #0
 80043c0:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80043c2:	2300      	movs	r3, #0
 80043c4:	75bb      	strb	r3, [r7, #22]
 80043c6:	e07d      	b.n	80044c4 <adBms6830ParseStatusA+0x114>
  {
    memcpy(&ic[curr_ic].stat.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 80043c8:	7dbb      	ldrb	r3, [r7, #22]
 80043ca:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80043ce:	fb02 f303 	mul.w	r3, r2, r3
 80043d2:	68ba      	ldr	r2, [r7, #8]
 80043d4:	4413      	add	r3, r2
 80043d6:	f203 104f 	addw	r0, r3, #335	@ 0x14f
 80043da:	7dfb      	ldrb	r3, [r7, #23]
 80043dc:	687a      	ldr	r2, [r7, #4]
 80043de:	4413      	add	r3, r2
 80043e0:	2208      	movs	r2, #8
 80043e2:	4619      	mov	r1, r3
 80043e4:	f00c fa68 	bl	80108b8 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 80043e8:	7dbb      	ldrb	r3, [r7, #22]
 80043ea:	3301      	adds	r3, #1
 80043ec:	b2db      	uxtb	r3, r3
 80043ee:	00db      	lsls	r3, r3, #3
 80043f0:	75fb      	strb	r3, [r7, #23]
    ic[curr_ic].stata.vref2   = (ic[curr_ic].stat.rx_data[0] | (ic[curr_ic].stat.rx_data[1] << 8));
 80043f2:	7dbb      	ldrb	r3, [r7, #22]
 80043f4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80043f8:	fb02 f303 	mul.w	r3, r2, r3
 80043fc:	68ba      	ldr	r2, [r7, #8]
 80043fe:	4413      	add	r3, r2
 8004400:	f893 314f 	ldrb.w	r3, [r3, #335]	@ 0x14f
 8004404:	b21a      	sxth	r2, r3
 8004406:	7dbb      	ldrb	r3, [r7, #22]
 8004408:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800440c:	fb01 f303 	mul.w	r3, r1, r3
 8004410:	68b9      	ldr	r1, [r7, #8]
 8004412:	440b      	add	r3, r1
 8004414:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 8004418:	b21b      	sxth	r3, r3
 800441a:	021b      	lsls	r3, r3, #8
 800441c:	b21b      	sxth	r3, r3
 800441e:	4313      	orrs	r3, r2
 8004420:	b219      	sxth	r1, r3
 8004422:	7dbb      	ldrb	r3, [r7, #22]
 8004424:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004428:	fb02 f303 	mul.w	r3, r2, r3
 800442c:	68ba      	ldr	r2, [r7, #8]
 800442e:	4413      	add	r3, r2
 8004430:	b28a      	uxth	r2, r1
 8004432:	f8a3 20cc 	strh.w	r2, [r3, #204]	@ 0xcc
    ic[curr_ic].stata.itmp = (ic[curr_ic].stat.rx_data[2] | (ic[curr_ic].stat.rx_data[3] << 8));
 8004436:	7dbb      	ldrb	r3, [r7, #22]
 8004438:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800443c:	fb02 f303 	mul.w	r3, r2, r3
 8004440:	68ba      	ldr	r2, [r7, #8]
 8004442:	4413      	add	r3, r2
 8004444:	f893 3151 	ldrb.w	r3, [r3, #337]	@ 0x151
 8004448:	b21a      	sxth	r2, r3
 800444a:	7dbb      	ldrb	r3, [r7, #22]
 800444c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004450:	fb01 f303 	mul.w	r3, r1, r3
 8004454:	68b9      	ldr	r1, [r7, #8]
 8004456:	440b      	add	r3, r1
 8004458:	f893 3152 	ldrb.w	r3, [r3, #338]	@ 0x152
 800445c:	b21b      	sxth	r3, r3
 800445e:	021b      	lsls	r3, r3, #8
 8004460:	b21b      	sxth	r3, r3
 8004462:	4313      	orrs	r3, r2
 8004464:	b219      	sxth	r1, r3
 8004466:	7dbb      	ldrb	r3, [r7, #22]
 8004468:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800446c:	fb02 f303 	mul.w	r3, r2, r3
 8004470:	68ba      	ldr	r2, [r7, #8]
 8004472:	4413      	add	r3, r2
 8004474:	b28a      	uxth	r2, r1
 8004476:	f8a3 20ce 	strh.w	r2, [r3, #206]	@ 0xce
    ic[curr_ic].stata.vref3   = (ic[curr_ic].stat.rx_data[4] | (ic[curr_ic].stat.rx_data[5] << 8));
 800447a:	7dbb      	ldrb	r3, [r7, #22]
 800447c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004480:	fb02 f303 	mul.w	r3, r2, r3
 8004484:	68ba      	ldr	r2, [r7, #8]
 8004486:	4413      	add	r3, r2
 8004488:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 800448c:	b21a      	sxth	r2, r3
 800448e:	7dbb      	ldrb	r3, [r7, #22]
 8004490:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004494:	fb01 f303 	mul.w	r3, r1, r3
 8004498:	68b9      	ldr	r1, [r7, #8]
 800449a:	440b      	add	r3, r1
 800449c:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 80044a0:	b21b      	sxth	r3, r3
 80044a2:	021b      	lsls	r3, r3, #8
 80044a4:	b21b      	sxth	r3, r3
 80044a6:	4313      	orrs	r3, r2
 80044a8:	b219      	sxth	r1, r3
 80044aa:	7dbb      	ldrb	r3, [r7, #22]
 80044ac:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80044b0:	fb02 f303 	mul.w	r3, r2, r3
 80044b4:	68ba      	ldr	r2, [r7, #8]
 80044b6:	4413      	add	r3, r2
 80044b8:	b28a      	uxth	r2, r1
 80044ba:	f8a3 20d0 	strh.w	r2, [r3, #208]	@ 0xd0
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80044be:	7dbb      	ldrb	r3, [r7, #22]
 80044c0:	3301      	adds	r3, #1
 80044c2:	75bb      	strb	r3, [r7, #22]
 80044c4:	7dba      	ldrb	r2, [r7, #22]
 80044c6:	7bfb      	ldrb	r3, [r7, #15]
 80044c8:	429a      	cmp	r2, r3
 80044ca:	f4ff af7d 	bcc.w	80043c8 <adBms6830ParseStatusA+0x18>
  }
}
 80044ce:	bf00      	nop
 80044d0:	bf00      	nop
 80044d2:	3718      	adds	r7, #24
 80044d4:	46bd      	mov	sp, r7
 80044d6:	bd80      	pop	{r7, pc}

080044d8 <adBms6830ParseStatusB>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseStatusB(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 80044d8:	b580      	push	{r7, lr}
 80044da:	b086      	sub	sp, #24
 80044dc:	af00      	add	r7, sp, #0
 80044de:	4603      	mov	r3, r0
 80044e0:	60b9      	str	r1, [r7, #8]
 80044e2:	607a      	str	r2, [r7, #4]
 80044e4:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 80044e6:	2300      	movs	r3, #0
 80044e8:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80044ea:	2300      	movs	r3, #0
 80044ec:	75bb      	strb	r3, [r7, #22]
 80044ee:	e077      	b.n	80045e0 <adBms6830ParseStatusB+0x108>
  {
    memcpy(&ic[curr_ic].stat.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 80044f0:	7dbb      	ldrb	r3, [r7, #22]
 80044f2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80044f6:	fb02 f303 	mul.w	r3, r2, r3
 80044fa:	68ba      	ldr	r2, [r7, #8]
 80044fc:	4413      	add	r3, r2
 80044fe:	f203 104f 	addw	r0, r3, #335	@ 0x14f
 8004502:	7dfb      	ldrb	r3, [r7, #23]
 8004504:	687a      	ldr	r2, [r7, #4]
 8004506:	4413      	add	r3, r2
 8004508:	2208      	movs	r2, #8
 800450a:	4619      	mov	r1, r3
 800450c:	f00c f9d4 	bl	80108b8 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 8004510:	7dbb      	ldrb	r3, [r7, #22]
 8004512:	3301      	adds	r3, #1
 8004514:	b2db      	uxtb	r3, r3
 8004516:	00db      	lsls	r3, r3, #3
 8004518:	75fb      	strb	r3, [r7, #23]
    ic[curr_ic].statb.vd   = (ic[curr_ic].stat.rx_data[0] + (ic[curr_ic].stat.rx_data[1] << 8));
 800451a:	7dbb      	ldrb	r3, [r7, #22]
 800451c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004520:	fb02 f303 	mul.w	r3, r2, r3
 8004524:	68ba      	ldr	r2, [r7, #8]
 8004526:	4413      	add	r3, r2
 8004528:	f893 314f 	ldrb.w	r3, [r3, #335]	@ 0x14f
 800452c:	4618      	mov	r0, r3
 800452e:	7dbb      	ldrb	r3, [r7, #22]
 8004530:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004534:	fb02 f303 	mul.w	r3, r2, r3
 8004538:	68ba      	ldr	r2, [r7, #8]
 800453a:	4413      	add	r3, r2
 800453c:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 8004540:	021b      	lsls	r3, r3, #8
 8004542:	b29a      	uxth	r2, r3
 8004544:	7dbb      	ldrb	r3, [r7, #22]
 8004546:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800454a:	fb01 f303 	mul.w	r3, r1, r3
 800454e:	68b9      	ldr	r1, [r7, #8]
 8004550:	440b      	add	r3, r1
 8004552:	4402      	add	r2, r0
 8004554:	b292      	uxth	r2, r2
 8004556:	f8a3 20d2 	strh.w	r2, [r3, #210]	@ 0xd2
    ic[curr_ic].statb.va = (ic[curr_ic].stat.rx_data[2] + (ic[curr_ic].stat.rx_data[3] << 8));
 800455a:	7dbb      	ldrb	r3, [r7, #22]
 800455c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004560:	fb02 f303 	mul.w	r3, r2, r3
 8004564:	68ba      	ldr	r2, [r7, #8]
 8004566:	4413      	add	r3, r2
 8004568:	f893 3151 	ldrb.w	r3, [r3, #337]	@ 0x151
 800456c:	4618      	mov	r0, r3
 800456e:	7dbb      	ldrb	r3, [r7, #22]
 8004570:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004574:	fb02 f303 	mul.w	r3, r2, r3
 8004578:	68ba      	ldr	r2, [r7, #8]
 800457a:	4413      	add	r3, r2
 800457c:	f893 3152 	ldrb.w	r3, [r3, #338]	@ 0x152
 8004580:	021b      	lsls	r3, r3, #8
 8004582:	b29a      	uxth	r2, r3
 8004584:	7dbb      	ldrb	r3, [r7, #22]
 8004586:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800458a:	fb01 f303 	mul.w	r3, r1, r3
 800458e:	68b9      	ldr	r1, [r7, #8]
 8004590:	440b      	add	r3, r1
 8004592:	4402      	add	r2, r0
 8004594:	b292      	uxth	r2, r2
 8004596:	f8a3 20d4 	strh.w	r2, [r3, #212]	@ 0xd4
    ic[curr_ic].statb.vr4k   = (ic[curr_ic].stat.rx_data[4] + (ic[curr_ic].stat.rx_data[5] << 8));
 800459a:	7dbb      	ldrb	r3, [r7, #22]
 800459c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80045a0:	fb02 f303 	mul.w	r3, r2, r3
 80045a4:	68ba      	ldr	r2, [r7, #8]
 80045a6:	4413      	add	r3, r2
 80045a8:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 80045ac:	4618      	mov	r0, r3
 80045ae:	7dbb      	ldrb	r3, [r7, #22]
 80045b0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80045b4:	fb02 f303 	mul.w	r3, r2, r3
 80045b8:	68ba      	ldr	r2, [r7, #8]
 80045ba:	4413      	add	r3, r2
 80045bc:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 80045c0:	021b      	lsls	r3, r3, #8
 80045c2:	b29a      	uxth	r2, r3
 80045c4:	7dbb      	ldrb	r3, [r7, #22]
 80045c6:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80045ca:	fb01 f303 	mul.w	r3, r1, r3
 80045ce:	68b9      	ldr	r1, [r7, #8]
 80045d0:	440b      	add	r3, r1
 80045d2:	4402      	add	r2, r0
 80045d4:	b292      	uxth	r2, r2
 80045d6:	f8a3 20d6 	strh.w	r2, [r3, #214]	@ 0xd6
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80045da:	7dbb      	ldrb	r3, [r7, #22]
 80045dc:	3301      	adds	r3, #1
 80045de:	75bb      	strb	r3, [r7, #22]
 80045e0:	7dba      	ldrb	r2, [r7, #22]
 80045e2:	7bfb      	ldrb	r3, [r7, #15]
 80045e4:	429a      	cmp	r2, r3
 80045e6:	d383      	bcc.n	80044f0 <adBms6830ParseStatusB+0x18>
  }
}
 80045e8:	bf00      	nop
 80045ea:	bf00      	nop
 80045ec:	3718      	adds	r7, #24
 80045ee:	46bd      	mov	sp, r7
 80045f0:	bd80      	pop	{r7, pc}

080045f2 <adBms6830ParseStatusC>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseStatusC(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 80045f2:	b580      	push	{r7, lr}
 80045f4:	b086      	sub	sp, #24
 80045f6:	af00      	add	r7, sp, #0
 80045f8:	4603      	mov	r3, r0
 80045fa:	60b9      	str	r1, [r7, #8]
 80045fc:	607a      	str	r2, [r7, #4]
 80045fe:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 8004600:	2300      	movs	r3, #0
 8004602:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8004604:	2300      	movs	r3, #0
 8004606:	75bb      	strb	r3, [r7, #22]
 8004608:	e1e7      	b.n	80049da <adBms6830ParseStatusC+0x3e8>
  {
    memcpy(&ic[curr_ic].stat.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 800460a:	7dbb      	ldrb	r3, [r7, #22]
 800460c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004610:	fb02 f303 	mul.w	r3, r2, r3
 8004614:	68ba      	ldr	r2, [r7, #8]
 8004616:	4413      	add	r3, r2
 8004618:	f203 104f 	addw	r0, r3, #335	@ 0x14f
 800461c:	7dfb      	ldrb	r3, [r7, #23]
 800461e:	687a      	ldr	r2, [r7, #4]
 8004620:	4413      	add	r3, r2
 8004622:	2208      	movs	r2, #8
 8004624:	4619      	mov	r1, r3
 8004626:	f00c f947 	bl	80108b8 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 800462a:	7dbb      	ldrb	r3, [r7, #22]
 800462c:	3301      	adds	r3, #1
 800462e:	b2db      	uxtb	r3, r3
 8004630:	00db      	lsls	r3, r3, #3
 8004632:	75fb      	strb	r3, [r7, #23]
    ic[curr_ic].statc.cs_flt   = (ic[curr_ic].stat.rx_data[0] + (ic[curr_ic].stat.rx_data[1] << 8));
 8004634:	7dbb      	ldrb	r3, [r7, #22]
 8004636:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800463a:	fb02 f303 	mul.w	r3, r2, r3
 800463e:	68ba      	ldr	r2, [r7, #8]
 8004640:	4413      	add	r3, r2
 8004642:	f893 314f 	ldrb.w	r3, [r3, #335]	@ 0x14f
 8004646:	4618      	mov	r0, r3
 8004648:	7dbb      	ldrb	r3, [r7, #22]
 800464a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800464e:	fb02 f303 	mul.w	r3, r2, r3
 8004652:	68ba      	ldr	r2, [r7, #8]
 8004654:	4413      	add	r3, r2
 8004656:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 800465a:	021b      	lsls	r3, r3, #8
 800465c:	b29a      	uxth	r2, r3
 800465e:	7dbb      	ldrb	r3, [r7, #22]
 8004660:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004664:	fb01 f303 	mul.w	r3, r1, r3
 8004668:	68b9      	ldr	r1, [r7, #8]
 800466a:	440b      	add	r3, r1
 800466c:	4402      	add	r2, r0
 800466e:	b292      	uxth	r2, r2
 8004670:	f8a3 20d8 	strh.w	r2, [r3, #216]	@ 0xd8
    ic[curr_ic].statc.otp2_med = (ic[curr_ic].stat.rx_data[4] & 0x01);
 8004674:	7dbb      	ldrb	r3, [r7, #22]
 8004676:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800467a:	fb02 f303 	mul.w	r3, r2, r3
 800467e:	68ba      	ldr	r2, [r7, #8]
 8004680:	4413      	add	r3, r2
 8004682:	f893 1153 	ldrb.w	r1, [r3, #339]	@ 0x153
 8004686:	7dbb      	ldrb	r3, [r7, #22]
 8004688:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800468c:	fb02 f303 	mul.w	r3, r2, r3
 8004690:	68ba      	ldr	r2, [r7, #8]
 8004692:	441a      	add	r2, r3
 8004694:	460b      	mov	r3, r1
 8004696:	f003 0301 	and.w	r3, r3, #1
 800469a:	b2d9      	uxtb	r1, r3
 800469c:	f892 30da 	ldrb.w	r3, [r2, #218]	@ 0xda
 80046a0:	f361 13c7 	bfi	r3, r1, #7, #1
 80046a4:	f882 30da 	strb.w	r3, [r2, #218]	@ 0xda
    ic[curr_ic].statc.otp2_ed = ((ic[curr_ic].stat.rx_data[4] & 0x02) >> 1);
 80046a8:	7dbb      	ldrb	r3, [r7, #22]
 80046aa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80046ae:	fb02 f303 	mul.w	r3, r2, r3
 80046b2:	68ba      	ldr	r2, [r7, #8]
 80046b4:	4413      	add	r3, r2
 80046b6:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 80046ba:	1059      	asrs	r1, r3, #1
 80046bc:	7dbb      	ldrb	r3, [r7, #22]
 80046be:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80046c2:	fb02 f303 	mul.w	r3, r2, r3
 80046c6:	68ba      	ldr	r2, [r7, #8]
 80046c8:	441a      	add	r2, r3
 80046ca:	460b      	mov	r3, r1
 80046cc:	f003 0301 	and.w	r3, r3, #1
 80046d0:	b2d9      	uxtb	r1, r3
 80046d2:	f892 30da 	ldrb.w	r3, [r2, #218]	@ 0xda
 80046d6:	f361 1386 	bfi	r3, r1, #6, #1
 80046da:	f882 30da 	strb.w	r3, [r2, #218]	@ 0xda
    ic[curr_ic].statc.otp1_med = ((ic[curr_ic].stat.rx_data[4] & 0x04) >> 2);
 80046de:	7dbb      	ldrb	r3, [r7, #22]
 80046e0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80046e4:	fb02 f303 	mul.w	r3, r2, r3
 80046e8:	68ba      	ldr	r2, [r7, #8]
 80046ea:	4413      	add	r3, r2
 80046ec:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 80046f0:	1099      	asrs	r1, r3, #2
 80046f2:	7dbb      	ldrb	r3, [r7, #22]
 80046f4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80046f8:	fb02 f303 	mul.w	r3, r2, r3
 80046fc:	68ba      	ldr	r2, [r7, #8]
 80046fe:	441a      	add	r2, r3
 8004700:	460b      	mov	r3, r1
 8004702:	f003 0301 	and.w	r3, r3, #1
 8004706:	b2d9      	uxtb	r1, r3
 8004708:	f892 30da 	ldrb.w	r3, [r2, #218]	@ 0xda
 800470c:	f361 1345 	bfi	r3, r1, #5, #1
 8004710:	f882 30da 	strb.w	r3, [r2, #218]	@ 0xda
    ic[curr_ic].statc.otp1_ed = ((ic[curr_ic].stat.rx_data[4] & 0x08) >> 3);
 8004714:	7dbb      	ldrb	r3, [r7, #22]
 8004716:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800471a:	fb02 f303 	mul.w	r3, r2, r3
 800471e:	68ba      	ldr	r2, [r7, #8]
 8004720:	4413      	add	r3, r2
 8004722:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 8004726:	10d9      	asrs	r1, r3, #3
 8004728:	7dbb      	ldrb	r3, [r7, #22]
 800472a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800472e:	fb02 f303 	mul.w	r3, r2, r3
 8004732:	68ba      	ldr	r2, [r7, #8]
 8004734:	441a      	add	r2, r3
 8004736:	460b      	mov	r3, r1
 8004738:	f003 0301 	and.w	r3, r3, #1
 800473c:	b2d9      	uxtb	r1, r3
 800473e:	f892 30da 	ldrb.w	r3, [r2, #218]	@ 0xda
 8004742:	f361 1304 	bfi	r3, r1, #4, #1
 8004746:	f882 30da 	strb.w	r3, [r2, #218]	@ 0xda
    ic[curr_ic].statc.vd_uv  = ((ic[curr_ic].stat.rx_data[4] & 0x10) >> 4);
 800474a:	7dbb      	ldrb	r3, [r7, #22]
 800474c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004750:	fb02 f303 	mul.w	r3, r2, r3
 8004754:	68ba      	ldr	r2, [r7, #8]
 8004756:	4413      	add	r3, r2
 8004758:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 800475c:	1119      	asrs	r1, r3, #4
 800475e:	7dbb      	ldrb	r3, [r7, #22]
 8004760:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004764:	fb02 f303 	mul.w	r3, r2, r3
 8004768:	68ba      	ldr	r2, [r7, #8]
 800476a:	441a      	add	r2, r3
 800476c:	460b      	mov	r3, r1
 800476e:	f003 0301 	and.w	r3, r3, #1
 8004772:	b2d9      	uxtb	r1, r3
 8004774:	f892 30da 	ldrb.w	r3, [r2, #218]	@ 0xda
 8004778:	f361 03c3 	bfi	r3, r1, #3, #1
 800477c:	f882 30da 	strb.w	r3, [r2, #218]	@ 0xda
    ic[curr_ic].statc.vd_ov = ((ic[curr_ic].stat.rx_data[4] & 0x20) >> 5);
 8004780:	7dbb      	ldrb	r3, [r7, #22]
 8004782:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004786:	fb02 f303 	mul.w	r3, r2, r3
 800478a:	68ba      	ldr	r2, [r7, #8]
 800478c:	4413      	add	r3, r2
 800478e:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 8004792:	1159      	asrs	r1, r3, #5
 8004794:	7dbb      	ldrb	r3, [r7, #22]
 8004796:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800479a:	fb02 f303 	mul.w	r3, r2, r3
 800479e:	68ba      	ldr	r2, [r7, #8]
 80047a0:	441a      	add	r2, r3
 80047a2:	460b      	mov	r3, r1
 80047a4:	f003 0301 	and.w	r3, r3, #1
 80047a8:	b2d9      	uxtb	r1, r3
 80047aa:	f892 30da 	ldrb.w	r3, [r2, #218]	@ 0xda
 80047ae:	f361 0382 	bfi	r3, r1, #2, #1
 80047b2:	f882 30da 	strb.w	r3, [r2, #218]	@ 0xda
    ic[curr_ic].statc.va_uv = ((ic[curr_ic].stat.rx_data[4] & 0x40) >> 6);
 80047b6:	7dbb      	ldrb	r3, [r7, #22]
 80047b8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80047bc:	fb02 f303 	mul.w	r3, r2, r3
 80047c0:	68ba      	ldr	r2, [r7, #8]
 80047c2:	4413      	add	r3, r2
 80047c4:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 80047c8:	1199      	asrs	r1, r3, #6
 80047ca:	7dbb      	ldrb	r3, [r7, #22]
 80047cc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80047d0:	fb02 f303 	mul.w	r3, r2, r3
 80047d4:	68ba      	ldr	r2, [r7, #8]
 80047d6:	441a      	add	r2, r3
 80047d8:	460b      	mov	r3, r1
 80047da:	f003 0301 	and.w	r3, r3, #1
 80047de:	b2d9      	uxtb	r1, r3
 80047e0:	f892 30da 	ldrb.w	r3, [r2, #218]	@ 0xda
 80047e4:	f361 0341 	bfi	r3, r1, #1, #1
 80047e8:	f882 30da 	strb.w	r3, [r2, #218]	@ 0xda
    ic[curr_ic].statc.va_ov = ((ic[curr_ic].stat.rx_data[4] & 0x80) >> 7);
 80047ec:	7dbb      	ldrb	r3, [r7, #22]
 80047ee:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80047f2:	fb02 f303 	mul.w	r3, r2, r3
 80047f6:	68ba      	ldr	r2, [r7, #8]
 80047f8:	4413      	add	r3, r2
 80047fa:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 80047fe:	09db      	lsrs	r3, r3, #7
 8004800:	b2d9      	uxtb	r1, r3
 8004802:	7dbb      	ldrb	r3, [r7, #22]
 8004804:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004808:	fb02 f303 	mul.w	r3, r2, r3
 800480c:	68ba      	ldr	r2, [r7, #8]
 800480e:	441a      	add	r2, r3
 8004810:	460b      	mov	r3, r1
 8004812:	f003 0301 	and.w	r3, r3, #1
 8004816:	b2d9      	uxtb	r1, r3
 8004818:	f892 30da 	ldrb.w	r3, [r2, #218]	@ 0xda
 800481c:	f361 0300 	bfi	r3, r1, #0, #1
 8004820:	f882 30da 	strb.w	r3, [r2, #218]	@ 0xda
    ic[curr_ic].statc.oscchk = (ic[curr_ic].stat.rx_data[5] & 0x01);
 8004824:	7dbb      	ldrb	r3, [r7, #22]
 8004826:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800482a:	fb02 f303 	mul.w	r3, r2, r3
 800482e:	68ba      	ldr	r2, [r7, #8]
 8004830:	4413      	add	r3, r2
 8004832:	f893 1154 	ldrb.w	r1, [r3, #340]	@ 0x154
 8004836:	7dbb      	ldrb	r3, [r7, #22]
 8004838:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800483c:	fb02 f303 	mul.w	r3, r2, r3
 8004840:	68ba      	ldr	r2, [r7, #8]
 8004842:	441a      	add	r2, r3
 8004844:	460b      	mov	r3, r1
 8004846:	f003 0301 	and.w	r3, r3, #1
 800484a:	b2d9      	uxtb	r1, r3
 800484c:	f892 30db 	ldrb.w	r3, [r2, #219]	@ 0xdb
 8004850:	f361 13c7 	bfi	r3, r1, #7, #1
 8004854:	f882 30db 	strb.w	r3, [r2, #219]	@ 0xdb
    ic[curr_ic].statc.tmodchk = ((ic[curr_ic].stat.rx_data[5] & 0x02) >> 1);
 8004858:	7dbb      	ldrb	r3, [r7, #22]
 800485a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800485e:	fb02 f303 	mul.w	r3, r2, r3
 8004862:	68ba      	ldr	r2, [r7, #8]
 8004864:	4413      	add	r3, r2
 8004866:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 800486a:	1059      	asrs	r1, r3, #1
 800486c:	7dbb      	ldrb	r3, [r7, #22]
 800486e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004872:	fb02 f303 	mul.w	r3, r2, r3
 8004876:	68ba      	ldr	r2, [r7, #8]
 8004878:	441a      	add	r2, r3
 800487a:	460b      	mov	r3, r1
 800487c:	f003 0301 	and.w	r3, r3, #1
 8004880:	b2d9      	uxtb	r1, r3
 8004882:	f892 30db 	ldrb.w	r3, [r2, #219]	@ 0xdb
 8004886:	f361 1386 	bfi	r3, r1, #6, #1
 800488a:	f882 30db 	strb.w	r3, [r2, #219]	@ 0xdb
    ic[curr_ic].statc.thsd = ((ic[curr_ic].stat.rx_data[5] & 0x04) >> 2);
 800488e:	7dbb      	ldrb	r3, [r7, #22]
 8004890:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004894:	fb02 f303 	mul.w	r3, r2, r3
 8004898:	68ba      	ldr	r2, [r7, #8]
 800489a:	4413      	add	r3, r2
 800489c:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 80048a0:	1099      	asrs	r1, r3, #2
 80048a2:	7dbb      	ldrb	r3, [r7, #22]
 80048a4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80048a8:	fb02 f303 	mul.w	r3, r2, r3
 80048ac:	68ba      	ldr	r2, [r7, #8]
 80048ae:	441a      	add	r2, r3
 80048b0:	460b      	mov	r3, r1
 80048b2:	f003 0301 	and.w	r3, r3, #1
 80048b6:	b2d9      	uxtb	r1, r3
 80048b8:	f892 30db 	ldrb.w	r3, [r2, #219]	@ 0xdb
 80048bc:	f361 1345 	bfi	r3, r1, #5, #1
 80048c0:	f882 30db 	strb.w	r3, [r2, #219]	@ 0xdb
    ic[curr_ic].statc.sleep = ((ic[curr_ic].stat.rx_data[5] & 0x08) >> 3);
 80048c4:	7dbb      	ldrb	r3, [r7, #22]
 80048c6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80048ca:	fb02 f303 	mul.w	r3, r2, r3
 80048ce:	68ba      	ldr	r2, [r7, #8]
 80048d0:	4413      	add	r3, r2
 80048d2:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 80048d6:	10d9      	asrs	r1, r3, #3
 80048d8:	7dbb      	ldrb	r3, [r7, #22]
 80048da:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80048de:	fb02 f303 	mul.w	r3, r2, r3
 80048e2:	68ba      	ldr	r2, [r7, #8]
 80048e4:	441a      	add	r2, r3
 80048e6:	460b      	mov	r3, r1
 80048e8:	f003 0301 	and.w	r3, r3, #1
 80048ec:	b2d9      	uxtb	r1, r3
 80048ee:	f892 30db 	ldrb.w	r3, [r2, #219]	@ 0xdb
 80048f2:	f361 1304 	bfi	r3, r1, #4, #1
 80048f6:	f882 30db 	strb.w	r3, [r2, #219]	@ 0xdb
    ic[curr_ic].statc.spiflt  = ((ic[curr_ic].stat.rx_data[5] & 0x10) >> 4);
 80048fa:	7dbb      	ldrb	r3, [r7, #22]
 80048fc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004900:	fb02 f303 	mul.w	r3, r2, r3
 8004904:	68ba      	ldr	r2, [r7, #8]
 8004906:	4413      	add	r3, r2
 8004908:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 800490c:	1119      	asrs	r1, r3, #4
 800490e:	7dbb      	ldrb	r3, [r7, #22]
 8004910:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004914:	fb02 f303 	mul.w	r3, r2, r3
 8004918:	68ba      	ldr	r2, [r7, #8]
 800491a:	441a      	add	r2, r3
 800491c:	460b      	mov	r3, r1
 800491e:	f003 0301 	and.w	r3, r3, #1
 8004922:	b2d9      	uxtb	r1, r3
 8004924:	f892 30db 	ldrb.w	r3, [r2, #219]	@ 0xdb
 8004928:	f361 03c3 	bfi	r3, r1, #3, #1
 800492c:	f882 30db 	strb.w	r3, [r2, #219]	@ 0xdb
    ic[curr_ic].statc.comp = ((ic[curr_ic].stat.rx_data[5] & 0x20) >> 5);
 8004930:	7dbb      	ldrb	r3, [r7, #22]
 8004932:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004936:	fb02 f303 	mul.w	r3, r2, r3
 800493a:	68ba      	ldr	r2, [r7, #8]
 800493c:	4413      	add	r3, r2
 800493e:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 8004942:	1159      	asrs	r1, r3, #5
 8004944:	7dbb      	ldrb	r3, [r7, #22]
 8004946:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800494a:	fb02 f303 	mul.w	r3, r2, r3
 800494e:	68ba      	ldr	r2, [r7, #8]
 8004950:	441a      	add	r2, r3
 8004952:	460b      	mov	r3, r1
 8004954:	f003 0301 	and.w	r3, r3, #1
 8004958:	b2d9      	uxtb	r1, r3
 800495a:	f892 30db 	ldrb.w	r3, [r2, #219]	@ 0xdb
 800495e:	f361 0382 	bfi	r3, r1, #2, #1
 8004962:	f882 30db 	strb.w	r3, [r2, #219]	@ 0xdb
    ic[curr_ic].statc.vdel = ((ic[curr_ic].stat.rx_data[5] & 0x40) >> 6);
 8004966:	7dbb      	ldrb	r3, [r7, #22]
 8004968:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800496c:	fb02 f303 	mul.w	r3, r2, r3
 8004970:	68ba      	ldr	r2, [r7, #8]
 8004972:	4413      	add	r3, r2
 8004974:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 8004978:	1199      	asrs	r1, r3, #6
 800497a:	7dbb      	ldrb	r3, [r7, #22]
 800497c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004980:	fb02 f303 	mul.w	r3, r2, r3
 8004984:	68ba      	ldr	r2, [r7, #8]
 8004986:	441a      	add	r2, r3
 8004988:	460b      	mov	r3, r1
 800498a:	f003 0301 	and.w	r3, r3, #1
 800498e:	b2d9      	uxtb	r1, r3
 8004990:	f892 30db 	ldrb.w	r3, [r2, #219]	@ 0xdb
 8004994:	f361 0341 	bfi	r3, r1, #1, #1
 8004998:	f882 30db 	strb.w	r3, [r2, #219]	@ 0xdb
    ic[curr_ic].statc.vde = ((ic[curr_ic].stat.rx_data[5] & 0x80) >> 7);
 800499c:	7dbb      	ldrb	r3, [r7, #22]
 800499e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80049a2:	fb02 f303 	mul.w	r3, r2, r3
 80049a6:	68ba      	ldr	r2, [r7, #8]
 80049a8:	4413      	add	r3, r2
 80049aa:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 80049ae:	09db      	lsrs	r3, r3, #7
 80049b0:	b2d9      	uxtb	r1, r3
 80049b2:	7dbb      	ldrb	r3, [r7, #22]
 80049b4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80049b8:	fb02 f303 	mul.w	r3, r2, r3
 80049bc:	68ba      	ldr	r2, [r7, #8]
 80049be:	441a      	add	r2, r3
 80049c0:	460b      	mov	r3, r1
 80049c2:	f003 0301 	and.w	r3, r3, #1
 80049c6:	b2d9      	uxtb	r1, r3
 80049c8:	f892 30db 	ldrb.w	r3, [r2, #219]	@ 0xdb
 80049cc:	f361 0300 	bfi	r3, r1, #0, #1
 80049d0:	f882 30db 	strb.w	r3, [r2, #219]	@ 0xdb
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80049d4:	7dbb      	ldrb	r3, [r7, #22]
 80049d6:	3301      	adds	r3, #1
 80049d8:	75bb      	strb	r3, [r7, #22]
 80049da:	7dba      	ldrb	r2, [r7, #22]
 80049dc:	7bfb      	ldrb	r3, [r7, #15]
 80049de:	429a      	cmp	r2, r3
 80049e0:	f4ff ae13 	bcc.w	800460a <adBms6830ParseStatusC+0x18>
  }
}
 80049e4:	bf00      	nop
 80049e6:	bf00      	nop
 80049e8:	3718      	adds	r7, #24
 80049ea:	46bd      	mov	sp, r7
 80049ec:	bd80      	pop	{r7, pc}

080049ee <adBms6830ParseStatusD>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseStatusD(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 80049ee:	b580      	push	{r7, lr}
 80049f0:	b086      	sub	sp, #24
 80049f2:	af00      	add	r7, sp, #0
 80049f4:	4603      	mov	r3, r0
 80049f6:	60b9      	str	r1, [r7, #8]
 80049f8:	607a      	str	r2, [r7, #4]
 80049fa:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 80049fc:	2300      	movs	r3, #0
 80049fe:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8004a00:	2300      	movs	r3, #0
 8004a02:	75bb      	strb	r3, [r7, #22]
 8004a04:	e32b      	b.n	800505e <adBms6830ParseStatusD+0x670>
  {
    memcpy(&ic[curr_ic].stat.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 8004a06:	7dbb      	ldrb	r3, [r7, #22]
 8004a08:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004a0c:	fb02 f303 	mul.w	r3, r2, r3
 8004a10:	68ba      	ldr	r2, [r7, #8]
 8004a12:	4413      	add	r3, r2
 8004a14:	f203 104f 	addw	r0, r3, #335	@ 0x14f
 8004a18:	7dfb      	ldrb	r3, [r7, #23]
 8004a1a:	687a      	ldr	r2, [r7, #4]
 8004a1c:	4413      	add	r3, r2
 8004a1e:	2208      	movs	r2, #8
 8004a20:	4619      	mov	r1, r3
 8004a22:	f00b ff49 	bl	80108b8 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 8004a26:	7dbb      	ldrb	r3, [r7, #22]
 8004a28:	3301      	adds	r3, #1
 8004a2a:	b2db      	uxtb	r3, r3
 8004a2c:	00db      	lsls	r3, r3, #3
 8004a2e:	75fb      	strb	r3, [r7, #23]
    /* uv, ov bits 1 to 4 status bits */
    ic[curr_ic].statd.c_uv[0] = (ic[curr_ic].stat.rx_data[0] & 0x01);
 8004a30:	7dbb      	ldrb	r3, [r7, #22]
 8004a32:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004a36:	fb02 f303 	mul.w	r3, r2, r3
 8004a3a:	68ba      	ldr	r2, [r7, #8]
 8004a3c:	4413      	add	r3, r2
 8004a3e:	f893 214f 	ldrb.w	r2, [r3, #335]	@ 0x14f
 8004a42:	7dbb      	ldrb	r3, [r7, #22]
 8004a44:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004a48:	fb01 f303 	mul.w	r3, r1, r3
 8004a4c:	68b9      	ldr	r1, [r7, #8]
 8004a4e:	440b      	add	r3, r1
 8004a50:	f002 0201 	and.w	r2, r2, #1
 8004a54:	b2d2      	uxtb	r2, r2
 8004a56:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    ic[curr_ic].statd.c_ov[0] = ((ic[curr_ic].stat.rx_data[0] & 0x02) >> 1);
 8004a5a:	7dbb      	ldrb	r3, [r7, #22]
 8004a5c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004a60:	fb02 f303 	mul.w	r3, r2, r3
 8004a64:	68ba      	ldr	r2, [r7, #8]
 8004a66:	4413      	add	r3, r2
 8004a68:	f893 314f 	ldrb.w	r3, [r3, #335]	@ 0x14f
 8004a6c:	105b      	asrs	r3, r3, #1
 8004a6e:	b2da      	uxtb	r2, r3
 8004a70:	7dbb      	ldrb	r3, [r7, #22]
 8004a72:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004a76:	fb01 f303 	mul.w	r3, r1, r3
 8004a7a:	68b9      	ldr	r1, [r7, #8]
 8004a7c:	440b      	add	r3, r1
 8004a7e:	f002 0201 	and.w	r2, r2, #1
 8004a82:	b2d2      	uxtb	r2, r2
 8004a84:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc
    ic[curr_ic].statd.c_uv[1] = ((ic[curr_ic].stat.rx_data[0] & 0x04) >> 2);
 8004a88:	7dbb      	ldrb	r3, [r7, #22]
 8004a8a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004a8e:	fb02 f303 	mul.w	r3, r2, r3
 8004a92:	68ba      	ldr	r2, [r7, #8]
 8004a94:	4413      	add	r3, r2
 8004a96:	f893 314f 	ldrb.w	r3, [r3, #335]	@ 0x14f
 8004a9a:	109b      	asrs	r3, r3, #2
 8004a9c:	b2da      	uxtb	r2, r3
 8004a9e:	7dbb      	ldrb	r3, [r7, #22]
 8004aa0:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004aa4:	fb01 f303 	mul.w	r3, r1, r3
 8004aa8:	68b9      	ldr	r1, [r7, #8]
 8004aaa:	440b      	add	r3, r1
 8004aac:	f002 0201 	and.w	r2, r2, #1
 8004ab0:	b2d2      	uxtb	r2, r2
 8004ab2:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
    ic[curr_ic].statd.c_ov[1] = ((ic[curr_ic].stat.rx_data[0] & 0x08) >> 3);
 8004ab6:	7dbb      	ldrb	r3, [r7, #22]
 8004ab8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004abc:	fb02 f303 	mul.w	r3, r2, r3
 8004ac0:	68ba      	ldr	r2, [r7, #8]
 8004ac2:	4413      	add	r3, r2
 8004ac4:	f893 314f 	ldrb.w	r3, [r3, #335]	@ 0x14f
 8004ac8:	10db      	asrs	r3, r3, #3
 8004aca:	b2da      	uxtb	r2, r3
 8004acc:	7dbb      	ldrb	r3, [r7, #22]
 8004ace:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004ad2:	fb01 f303 	mul.w	r3, r1, r3
 8004ad6:	68b9      	ldr	r1, [r7, #8]
 8004ad8:	440b      	add	r3, r1
 8004ada:	f002 0201 	and.w	r2, r2, #1
 8004ade:	b2d2      	uxtb	r2, r2
 8004ae0:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd
    ic[curr_ic].statd.c_uv[2] = ((ic[curr_ic].stat.rx_data[0] & 0x10) >> 4);
 8004ae4:	7dbb      	ldrb	r3, [r7, #22]
 8004ae6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004aea:	fb02 f303 	mul.w	r3, r2, r3
 8004aee:	68ba      	ldr	r2, [r7, #8]
 8004af0:	4413      	add	r3, r2
 8004af2:	f893 314f 	ldrb.w	r3, [r3, #335]	@ 0x14f
 8004af6:	111b      	asrs	r3, r3, #4
 8004af8:	b2da      	uxtb	r2, r3
 8004afa:	7dbb      	ldrb	r3, [r7, #22]
 8004afc:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004b00:	fb01 f303 	mul.w	r3, r1, r3
 8004b04:	68b9      	ldr	r1, [r7, #8]
 8004b06:	440b      	add	r3, r1
 8004b08:	f002 0201 	and.w	r2, r2, #1
 8004b0c:	b2d2      	uxtb	r2, r2
 8004b0e:	f883 20ee 	strb.w	r2, [r3, #238]	@ 0xee
    ic[curr_ic].statd.c_ov[2] = ((ic[curr_ic].stat.rx_data[0] & 0x20) >> 5);
 8004b12:	7dbb      	ldrb	r3, [r7, #22]
 8004b14:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004b18:	fb02 f303 	mul.w	r3, r2, r3
 8004b1c:	68ba      	ldr	r2, [r7, #8]
 8004b1e:	4413      	add	r3, r2
 8004b20:	f893 314f 	ldrb.w	r3, [r3, #335]	@ 0x14f
 8004b24:	115b      	asrs	r3, r3, #5
 8004b26:	b2da      	uxtb	r2, r3
 8004b28:	7dbb      	ldrb	r3, [r7, #22]
 8004b2a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004b2e:	fb01 f303 	mul.w	r3, r1, r3
 8004b32:	68b9      	ldr	r1, [r7, #8]
 8004b34:	440b      	add	r3, r1
 8004b36:	f002 0201 	and.w	r2, r2, #1
 8004b3a:	b2d2      	uxtb	r2, r2
 8004b3c:	f883 20de 	strb.w	r2, [r3, #222]	@ 0xde
    ic[curr_ic].statd.c_uv[3] = ((ic[curr_ic].stat.rx_data[0] & 0x40) >> 6);
 8004b40:	7dbb      	ldrb	r3, [r7, #22]
 8004b42:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004b46:	fb02 f303 	mul.w	r3, r2, r3
 8004b4a:	68ba      	ldr	r2, [r7, #8]
 8004b4c:	4413      	add	r3, r2
 8004b4e:	f893 314f 	ldrb.w	r3, [r3, #335]	@ 0x14f
 8004b52:	119b      	asrs	r3, r3, #6
 8004b54:	b2da      	uxtb	r2, r3
 8004b56:	7dbb      	ldrb	r3, [r7, #22]
 8004b58:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004b5c:	fb01 f303 	mul.w	r3, r1, r3
 8004b60:	68b9      	ldr	r1, [r7, #8]
 8004b62:	440b      	add	r3, r1
 8004b64:	f002 0201 	and.w	r2, r2, #1
 8004b68:	b2d2      	uxtb	r2, r2
 8004b6a:	f883 20ef 	strb.w	r2, [r3, #239]	@ 0xef
    ic[curr_ic].statd.c_ov[3] = ((ic[curr_ic].stat.rx_data[0] & 0x80) >> 7);
 8004b6e:	7dbb      	ldrb	r3, [r7, #22]
 8004b70:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004b74:	fb02 f303 	mul.w	r3, r2, r3
 8004b78:	68ba      	ldr	r2, [r7, #8]
 8004b7a:	4413      	add	r3, r2
 8004b7c:	f893 214f 	ldrb.w	r2, [r3, #335]	@ 0x14f
 8004b80:	7dbb      	ldrb	r3, [r7, #22]
 8004b82:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004b86:	fb01 f303 	mul.w	r3, r1, r3
 8004b8a:	68b9      	ldr	r1, [r7, #8]
 8004b8c:	440b      	add	r3, r1
 8004b8e:	09d2      	lsrs	r2, r2, #7
 8004b90:	b2d2      	uxtb	r2, r2
 8004b92:	f883 20df 	strb.w	r2, [r3, #223]	@ 0xdf
    /* uv, ov bits 5 to 8 status bits */
    ic[curr_ic].statd.c_uv[4] = (ic[curr_ic].stat.rx_data[1] & 0x01);
 8004b96:	7dbb      	ldrb	r3, [r7, #22]
 8004b98:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004b9c:	fb02 f303 	mul.w	r3, r2, r3
 8004ba0:	68ba      	ldr	r2, [r7, #8]
 8004ba2:	4413      	add	r3, r2
 8004ba4:	f893 2150 	ldrb.w	r2, [r3, #336]	@ 0x150
 8004ba8:	7dbb      	ldrb	r3, [r7, #22]
 8004baa:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004bae:	fb01 f303 	mul.w	r3, r1, r3
 8004bb2:	68b9      	ldr	r1, [r7, #8]
 8004bb4:	440b      	add	r3, r1
 8004bb6:	f002 0201 	and.w	r2, r2, #1
 8004bba:	b2d2      	uxtb	r2, r2
 8004bbc:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
    ic[curr_ic].statd.c_ov[4] = ((ic[curr_ic].stat.rx_data[1] & 0x02) >> 1);
 8004bc0:	7dbb      	ldrb	r3, [r7, #22]
 8004bc2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004bc6:	fb02 f303 	mul.w	r3, r2, r3
 8004bca:	68ba      	ldr	r2, [r7, #8]
 8004bcc:	4413      	add	r3, r2
 8004bce:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 8004bd2:	105b      	asrs	r3, r3, #1
 8004bd4:	b2da      	uxtb	r2, r3
 8004bd6:	7dbb      	ldrb	r3, [r7, #22]
 8004bd8:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004bdc:	fb01 f303 	mul.w	r3, r1, r3
 8004be0:	68b9      	ldr	r1, [r7, #8]
 8004be2:	440b      	add	r3, r1
 8004be4:	f002 0201 	and.w	r2, r2, #1
 8004be8:	b2d2      	uxtb	r2, r2
 8004bea:	f883 20e0 	strb.w	r2, [r3, #224]	@ 0xe0
    ic[curr_ic].statd.c_uv[5] = ((ic[curr_ic].stat.rx_data[1] & 0x04) >> 2);
 8004bee:	7dbb      	ldrb	r3, [r7, #22]
 8004bf0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004bf4:	fb02 f303 	mul.w	r3, r2, r3
 8004bf8:	68ba      	ldr	r2, [r7, #8]
 8004bfa:	4413      	add	r3, r2
 8004bfc:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 8004c00:	109b      	asrs	r3, r3, #2
 8004c02:	b2da      	uxtb	r2, r3
 8004c04:	7dbb      	ldrb	r3, [r7, #22]
 8004c06:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004c0a:	fb01 f303 	mul.w	r3, r1, r3
 8004c0e:	68b9      	ldr	r1, [r7, #8]
 8004c10:	440b      	add	r3, r1
 8004c12:	f002 0201 	and.w	r2, r2, #1
 8004c16:	b2d2      	uxtb	r2, r2
 8004c18:	f883 20f1 	strb.w	r2, [r3, #241]	@ 0xf1
    ic[curr_ic].statd.c_ov[5] = ((ic[curr_ic].stat.rx_data[1] & 0x08) >> 3);
 8004c1c:	7dbb      	ldrb	r3, [r7, #22]
 8004c1e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004c22:	fb02 f303 	mul.w	r3, r2, r3
 8004c26:	68ba      	ldr	r2, [r7, #8]
 8004c28:	4413      	add	r3, r2
 8004c2a:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 8004c2e:	10db      	asrs	r3, r3, #3
 8004c30:	b2da      	uxtb	r2, r3
 8004c32:	7dbb      	ldrb	r3, [r7, #22]
 8004c34:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004c38:	fb01 f303 	mul.w	r3, r1, r3
 8004c3c:	68b9      	ldr	r1, [r7, #8]
 8004c3e:	440b      	add	r3, r1
 8004c40:	f002 0201 	and.w	r2, r2, #1
 8004c44:	b2d2      	uxtb	r2, r2
 8004c46:	f883 20e1 	strb.w	r2, [r3, #225]	@ 0xe1
    ic[curr_ic].statd.c_uv[6] = ((ic[curr_ic].stat.rx_data[1] & 0x10) >> 4);
 8004c4a:	7dbb      	ldrb	r3, [r7, #22]
 8004c4c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004c50:	fb02 f303 	mul.w	r3, r2, r3
 8004c54:	68ba      	ldr	r2, [r7, #8]
 8004c56:	4413      	add	r3, r2
 8004c58:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 8004c5c:	111b      	asrs	r3, r3, #4
 8004c5e:	b2da      	uxtb	r2, r3
 8004c60:	7dbb      	ldrb	r3, [r7, #22]
 8004c62:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004c66:	fb01 f303 	mul.w	r3, r1, r3
 8004c6a:	68b9      	ldr	r1, [r7, #8]
 8004c6c:	440b      	add	r3, r1
 8004c6e:	f002 0201 	and.w	r2, r2, #1
 8004c72:	b2d2      	uxtb	r2, r2
 8004c74:	f883 20f2 	strb.w	r2, [r3, #242]	@ 0xf2
    ic[curr_ic].statd.c_ov[6] = ((ic[curr_ic].stat.rx_data[1] & 0x20) >> 5);
 8004c78:	7dbb      	ldrb	r3, [r7, #22]
 8004c7a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004c7e:	fb02 f303 	mul.w	r3, r2, r3
 8004c82:	68ba      	ldr	r2, [r7, #8]
 8004c84:	4413      	add	r3, r2
 8004c86:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 8004c8a:	115b      	asrs	r3, r3, #5
 8004c8c:	b2da      	uxtb	r2, r3
 8004c8e:	7dbb      	ldrb	r3, [r7, #22]
 8004c90:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004c94:	fb01 f303 	mul.w	r3, r1, r3
 8004c98:	68b9      	ldr	r1, [r7, #8]
 8004c9a:	440b      	add	r3, r1
 8004c9c:	f002 0201 	and.w	r2, r2, #1
 8004ca0:	b2d2      	uxtb	r2, r2
 8004ca2:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
    ic[curr_ic].statd.c_uv[7] = ((ic[curr_ic].stat.rx_data[1] & 0x40) >> 6);
 8004ca6:	7dbb      	ldrb	r3, [r7, #22]
 8004ca8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004cac:	fb02 f303 	mul.w	r3, r2, r3
 8004cb0:	68ba      	ldr	r2, [r7, #8]
 8004cb2:	4413      	add	r3, r2
 8004cb4:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 8004cb8:	119b      	asrs	r3, r3, #6
 8004cba:	b2da      	uxtb	r2, r3
 8004cbc:	7dbb      	ldrb	r3, [r7, #22]
 8004cbe:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004cc2:	fb01 f303 	mul.w	r3, r1, r3
 8004cc6:	68b9      	ldr	r1, [r7, #8]
 8004cc8:	440b      	add	r3, r1
 8004cca:	f002 0201 	and.w	r2, r2, #1
 8004cce:	b2d2      	uxtb	r2, r2
 8004cd0:	f883 20f3 	strb.w	r2, [r3, #243]	@ 0xf3
    ic[curr_ic].statd.c_ov[7] = ((ic[curr_ic].stat.rx_data[1] & 0x80) >> 7);
 8004cd4:	7dbb      	ldrb	r3, [r7, #22]
 8004cd6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004cda:	fb02 f303 	mul.w	r3, r2, r3
 8004cde:	68ba      	ldr	r2, [r7, #8]
 8004ce0:	4413      	add	r3, r2
 8004ce2:	f893 2150 	ldrb.w	r2, [r3, #336]	@ 0x150
 8004ce6:	7dbb      	ldrb	r3, [r7, #22]
 8004ce8:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004cec:	fb01 f303 	mul.w	r3, r1, r3
 8004cf0:	68b9      	ldr	r1, [r7, #8]
 8004cf2:	440b      	add	r3, r1
 8004cf4:	09d2      	lsrs	r2, r2, #7
 8004cf6:	b2d2      	uxtb	r2, r2
 8004cf8:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
    /* uv, ov bits 9 to 12 status bits */
    ic[curr_ic].statd.c_uv[8] = (ic[curr_ic].stat.rx_data[2] & 0x01);
 8004cfc:	7dbb      	ldrb	r3, [r7, #22]
 8004cfe:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004d02:	fb02 f303 	mul.w	r3, r2, r3
 8004d06:	68ba      	ldr	r2, [r7, #8]
 8004d08:	4413      	add	r3, r2
 8004d0a:	f893 2151 	ldrb.w	r2, [r3, #337]	@ 0x151
 8004d0e:	7dbb      	ldrb	r3, [r7, #22]
 8004d10:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004d14:	fb01 f303 	mul.w	r3, r1, r3
 8004d18:	68b9      	ldr	r1, [r7, #8]
 8004d1a:	440b      	add	r3, r1
 8004d1c:	f002 0201 	and.w	r2, r2, #1
 8004d20:	b2d2      	uxtb	r2, r2
 8004d22:	f883 20f4 	strb.w	r2, [r3, #244]	@ 0xf4
    ic[curr_ic].statd.c_ov[8] = ((ic[curr_ic].stat.rx_data[2] & 0x02) >> 1);
 8004d26:	7dbb      	ldrb	r3, [r7, #22]
 8004d28:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004d2c:	fb02 f303 	mul.w	r3, r2, r3
 8004d30:	68ba      	ldr	r2, [r7, #8]
 8004d32:	4413      	add	r3, r2
 8004d34:	f893 3151 	ldrb.w	r3, [r3, #337]	@ 0x151
 8004d38:	105b      	asrs	r3, r3, #1
 8004d3a:	b2da      	uxtb	r2, r3
 8004d3c:	7dbb      	ldrb	r3, [r7, #22]
 8004d3e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004d42:	fb01 f303 	mul.w	r3, r1, r3
 8004d46:	68b9      	ldr	r1, [r7, #8]
 8004d48:	440b      	add	r3, r1
 8004d4a:	f002 0201 	and.w	r2, r2, #1
 8004d4e:	b2d2      	uxtb	r2, r2
 8004d50:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
    ic[curr_ic].statd.c_uv[9] = ((ic[curr_ic].stat.rx_data[2] & 0x04) >> 2);
 8004d54:	7dbb      	ldrb	r3, [r7, #22]
 8004d56:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004d5a:	fb02 f303 	mul.w	r3, r2, r3
 8004d5e:	68ba      	ldr	r2, [r7, #8]
 8004d60:	4413      	add	r3, r2
 8004d62:	f893 3151 	ldrb.w	r3, [r3, #337]	@ 0x151
 8004d66:	109b      	asrs	r3, r3, #2
 8004d68:	b2da      	uxtb	r2, r3
 8004d6a:	7dbb      	ldrb	r3, [r7, #22]
 8004d6c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004d70:	fb01 f303 	mul.w	r3, r1, r3
 8004d74:	68b9      	ldr	r1, [r7, #8]
 8004d76:	440b      	add	r3, r1
 8004d78:	f002 0201 	and.w	r2, r2, #1
 8004d7c:	b2d2      	uxtb	r2, r2
 8004d7e:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
    ic[curr_ic].statd.c_ov[9] = ((ic[curr_ic].stat.rx_data[2] & 0x08) >> 3);
 8004d82:	7dbb      	ldrb	r3, [r7, #22]
 8004d84:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004d88:	fb02 f303 	mul.w	r3, r2, r3
 8004d8c:	68ba      	ldr	r2, [r7, #8]
 8004d8e:	4413      	add	r3, r2
 8004d90:	f893 3151 	ldrb.w	r3, [r3, #337]	@ 0x151
 8004d94:	10db      	asrs	r3, r3, #3
 8004d96:	b2da      	uxtb	r2, r3
 8004d98:	7dbb      	ldrb	r3, [r7, #22]
 8004d9a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004d9e:	fb01 f303 	mul.w	r3, r1, r3
 8004da2:	68b9      	ldr	r1, [r7, #8]
 8004da4:	440b      	add	r3, r1
 8004da6:	f002 0201 	and.w	r2, r2, #1
 8004daa:	b2d2      	uxtb	r2, r2
 8004dac:	f883 20e5 	strb.w	r2, [r3, #229]	@ 0xe5
    ic[curr_ic].statd.c_uv[10] = ((ic[curr_ic].stat.rx_data[2] & 0x10) >> 4);
 8004db0:	7dbb      	ldrb	r3, [r7, #22]
 8004db2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004db6:	fb02 f303 	mul.w	r3, r2, r3
 8004dba:	68ba      	ldr	r2, [r7, #8]
 8004dbc:	4413      	add	r3, r2
 8004dbe:	f893 3151 	ldrb.w	r3, [r3, #337]	@ 0x151
 8004dc2:	111b      	asrs	r3, r3, #4
 8004dc4:	b2da      	uxtb	r2, r3
 8004dc6:	7dbb      	ldrb	r3, [r7, #22]
 8004dc8:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004dcc:	fb01 f303 	mul.w	r3, r1, r3
 8004dd0:	68b9      	ldr	r1, [r7, #8]
 8004dd2:	440b      	add	r3, r1
 8004dd4:	f002 0201 	and.w	r2, r2, #1
 8004dd8:	b2d2      	uxtb	r2, r2
 8004dda:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
    ic[curr_ic].statd.c_ov[10] = ((ic[curr_ic].stat.rx_data[2] & 0x20) >> 5);
 8004dde:	7dbb      	ldrb	r3, [r7, #22]
 8004de0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004de4:	fb02 f303 	mul.w	r3, r2, r3
 8004de8:	68ba      	ldr	r2, [r7, #8]
 8004dea:	4413      	add	r3, r2
 8004dec:	f893 3151 	ldrb.w	r3, [r3, #337]	@ 0x151
 8004df0:	115b      	asrs	r3, r3, #5
 8004df2:	b2da      	uxtb	r2, r3
 8004df4:	7dbb      	ldrb	r3, [r7, #22]
 8004df6:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004dfa:	fb01 f303 	mul.w	r3, r1, r3
 8004dfe:	68b9      	ldr	r1, [r7, #8]
 8004e00:	440b      	add	r3, r1
 8004e02:	f002 0201 	and.w	r2, r2, #1
 8004e06:	b2d2      	uxtb	r2, r2
 8004e08:	f883 20e6 	strb.w	r2, [r3, #230]	@ 0xe6
    ic[curr_ic].statd.c_uv[11] = ((ic[curr_ic].stat.rx_data[2] & 0x40) >> 6);
 8004e0c:	7dbb      	ldrb	r3, [r7, #22]
 8004e0e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004e12:	fb02 f303 	mul.w	r3, r2, r3
 8004e16:	68ba      	ldr	r2, [r7, #8]
 8004e18:	4413      	add	r3, r2
 8004e1a:	f893 3151 	ldrb.w	r3, [r3, #337]	@ 0x151
 8004e1e:	119b      	asrs	r3, r3, #6
 8004e20:	b2da      	uxtb	r2, r3
 8004e22:	7dbb      	ldrb	r3, [r7, #22]
 8004e24:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004e28:	fb01 f303 	mul.w	r3, r1, r3
 8004e2c:	68b9      	ldr	r1, [r7, #8]
 8004e2e:	440b      	add	r3, r1
 8004e30:	f002 0201 	and.w	r2, r2, #1
 8004e34:	b2d2      	uxtb	r2, r2
 8004e36:	f883 20f7 	strb.w	r2, [r3, #247]	@ 0xf7
    ic[curr_ic].statd.c_ov[11] = ((ic[curr_ic].stat.rx_data[2] & 0x80) >> 7);
 8004e3a:	7dbb      	ldrb	r3, [r7, #22]
 8004e3c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004e40:	fb02 f303 	mul.w	r3, r2, r3
 8004e44:	68ba      	ldr	r2, [r7, #8]
 8004e46:	4413      	add	r3, r2
 8004e48:	f893 2151 	ldrb.w	r2, [r3, #337]	@ 0x151
 8004e4c:	7dbb      	ldrb	r3, [r7, #22]
 8004e4e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004e52:	fb01 f303 	mul.w	r3, r1, r3
 8004e56:	68b9      	ldr	r1, [r7, #8]
 8004e58:	440b      	add	r3, r1
 8004e5a:	09d2      	lsrs	r2, r2, #7
 8004e5c:	b2d2      	uxtb	r2, r2
 8004e5e:	f883 20e7 	strb.w	r2, [r3, #231]	@ 0xe7
    /* uv, ov bits 13 to 16 status bits */
    ic[curr_ic].statd.c_uv[12] = (ic[curr_ic].stat.rx_data[3] & 0x01);
 8004e62:	7dbb      	ldrb	r3, [r7, #22]
 8004e64:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004e68:	fb02 f303 	mul.w	r3, r2, r3
 8004e6c:	68ba      	ldr	r2, [r7, #8]
 8004e6e:	4413      	add	r3, r2
 8004e70:	f893 2152 	ldrb.w	r2, [r3, #338]	@ 0x152
 8004e74:	7dbb      	ldrb	r3, [r7, #22]
 8004e76:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004e7a:	fb01 f303 	mul.w	r3, r1, r3
 8004e7e:	68b9      	ldr	r1, [r7, #8]
 8004e80:	440b      	add	r3, r1
 8004e82:	f002 0201 	and.w	r2, r2, #1
 8004e86:	b2d2      	uxtb	r2, r2
 8004e88:	f883 20f8 	strb.w	r2, [r3, #248]	@ 0xf8
    ic[curr_ic].statd.c_ov[12] = ((ic[curr_ic].stat.rx_data[3] & 0x02) >> 1);
 8004e8c:	7dbb      	ldrb	r3, [r7, #22]
 8004e8e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004e92:	fb02 f303 	mul.w	r3, r2, r3
 8004e96:	68ba      	ldr	r2, [r7, #8]
 8004e98:	4413      	add	r3, r2
 8004e9a:	f893 3152 	ldrb.w	r3, [r3, #338]	@ 0x152
 8004e9e:	105b      	asrs	r3, r3, #1
 8004ea0:	b2da      	uxtb	r2, r3
 8004ea2:	7dbb      	ldrb	r3, [r7, #22]
 8004ea4:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004ea8:	fb01 f303 	mul.w	r3, r1, r3
 8004eac:	68b9      	ldr	r1, [r7, #8]
 8004eae:	440b      	add	r3, r1
 8004eb0:	f002 0201 	and.w	r2, r2, #1
 8004eb4:	b2d2      	uxtb	r2, r2
 8004eb6:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
    ic[curr_ic].statd.c_uv[13] = ((ic[curr_ic].stat.rx_data[3] & 0x04) >> 2);
 8004eba:	7dbb      	ldrb	r3, [r7, #22]
 8004ebc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004ec0:	fb02 f303 	mul.w	r3, r2, r3
 8004ec4:	68ba      	ldr	r2, [r7, #8]
 8004ec6:	4413      	add	r3, r2
 8004ec8:	f893 3152 	ldrb.w	r3, [r3, #338]	@ 0x152
 8004ecc:	109b      	asrs	r3, r3, #2
 8004ece:	b2da      	uxtb	r2, r3
 8004ed0:	7dbb      	ldrb	r3, [r7, #22]
 8004ed2:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004ed6:	fb01 f303 	mul.w	r3, r1, r3
 8004eda:	68b9      	ldr	r1, [r7, #8]
 8004edc:	440b      	add	r3, r1
 8004ede:	f002 0201 	and.w	r2, r2, #1
 8004ee2:	b2d2      	uxtb	r2, r2
 8004ee4:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
    ic[curr_ic].statd.c_ov[13] = ((ic[curr_ic].stat.rx_data[3] & 0x08) >> 3);
 8004ee8:	7dbb      	ldrb	r3, [r7, #22]
 8004eea:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004eee:	fb02 f303 	mul.w	r3, r2, r3
 8004ef2:	68ba      	ldr	r2, [r7, #8]
 8004ef4:	4413      	add	r3, r2
 8004ef6:	f893 3152 	ldrb.w	r3, [r3, #338]	@ 0x152
 8004efa:	10db      	asrs	r3, r3, #3
 8004efc:	b2da      	uxtb	r2, r3
 8004efe:	7dbb      	ldrb	r3, [r7, #22]
 8004f00:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004f04:	fb01 f303 	mul.w	r3, r1, r3
 8004f08:	68b9      	ldr	r1, [r7, #8]
 8004f0a:	440b      	add	r3, r1
 8004f0c:	f002 0201 	and.w	r2, r2, #1
 8004f10:	b2d2      	uxtb	r2, r2
 8004f12:	f883 20e9 	strb.w	r2, [r3, #233]	@ 0xe9
    ic[curr_ic].statd.c_uv[14] = ((ic[curr_ic].stat.rx_data[3] & 0x10) >> 4);
 8004f16:	7dbb      	ldrb	r3, [r7, #22]
 8004f18:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004f1c:	fb02 f303 	mul.w	r3, r2, r3
 8004f20:	68ba      	ldr	r2, [r7, #8]
 8004f22:	4413      	add	r3, r2
 8004f24:	f893 3152 	ldrb.w	r3, [r3, #338]	@ 0x152
 8004f28:	111b      	asrs	r3, r3, #4
 8004f2a:	b2da      	uxtb	r2, r3
 8004f2c:	7dbb      	ldrb	r3, [r7, #22]
 8004f2e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004f32:	fb01 f303 	mul.w	r3, r1, r3
 8004f36:	68b9      	ldr	r1, [r7, #8]
 8004f38:	440b      	add	r3, r1
 8004f3a:	f002 0201 	and.w	r2, r2, #1
 8004f3e:	b2d2      	uxtb	r2, r2
 8004f40:	f883 20fa 	strb.w	r2, [r3, #250]	@ 0xfa
    ic[curr_ic].statd.c_ov[14] = ((ic[curr_ic].stat.rx_data[3] & 0x20) >> 5);
 8004f44:	7dbb      	ldrb	r3, [r7, #22]
 8004f46:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004f4a:	fb02 f303 	mul.w	r3, r2, r3
 8004f4e:	68ba      	ldr	r2, [r7, #8]
 8004f50:	4413      	add	r3, r2
 8004f52:	f893 3152 	ldrb.w	r3, [r3, #338]	@ 0x152
 8004f56:	115b      	asrs	r3, r3, #5
 8004f58:	b2da      	uxtb	r2, r3
 8004f5a:	7dbb      	ldrb	r3, [r7, #22]
 8004f5c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004f60:	fb01 f303 	mul.w	r3, r1, r3
 8004f64:	68b9      	ldr	r1, [r7, #8]
 8004f66:	440b      	add	r3, r1
 8004f68:	f002 0201 	and.w	r2, r2, #1
 8004f6c:	b2d2      	uxtb	r2, r2
 8004f6e:	f883 20ea 	strb.w	r2, [r3, #234]	@ 0xea
    ic[curr_ic].statd.c_uv[15] = ((ic[curr_ic].stat.rx_data[3] & 0x40) >> 6);
 8004f72:	7dbb      	ldrb	r3, [r7, #22]
 8004f74:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004f78:	fb02 f303 	mul.w	r3, r2, r3
 8004f7c:	68ba      	ldr	r2, [r7, #8]
 8004f7e:	4413      	add	r3, r2
 8004f80:	f893 3152 	ldrb.w	r3, [r3, #338]	@ 0x152
 8004f84:	119b      	asrs	r3, r3, #6
 8004f86:	b2da      	uxtb	r2, r3
 8004f88:	7dbb      	ldrb	r3, [r7, #22]
 8004f8a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004f8e:	fb01 f303 	mul.w	r3, r1, r3
 8004f92:	68b9      	ldr	r1, [r7, #8]
 8004f94:	440b      	add	r3, r1
 8004f96:	f002 0201 	and.w	r2, r2, #1
 8004f9a:	b2d2      	uxtb	r2, r2
 8004f9c:	f883 20fb 	strb.w	r2, [r3, #251]	@ 0xfb
    ic[curr_ic].statd.c_ov[15] = ((ic[curr_ic].stat.rx_data[3] & 0x80) >> 7);
 8004fa0:	7dbb      	ldrb	r3, [r7, #22]
 8004fa2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004fa6:	fb02 f303 	mul.w	r3, r2, r3
 8004faa:	68ba      	ldr	r2, [r7, #8]
 8004fac:	4413      	add	r3, r2
 8004fae:	f893 2152 	ldrb.w	r2, [r3, #338]	@ 0x152
 8004fb2:	7dbb      	ldrb	r3, [r7, #22]
 8004fb4:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004fb8:	fb01 f303 	mul.w	r3, r1, r3
 8004fbc:	68b9      	ldr	r1, [r7, #8]
 8004fbe:	440b      	add	r3, r1
 8004fc0:	09d2      	lsrs	r2, r2, #7
 8004fc2:	b2d2      	uxtb	r2, r2
 8004fc4:	f883 20eb 	strb.w	r2, [r3, #235]	@ 0xeb
    /* ct and cts */
    ic[curr_ic].statd.cts = (ic[curr_ic].stat.rx_data[4] & 0x03);
 8004fc8:	7dbb      	ldrb	r3, [r7, #22]
 8004fca:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004fce:	fb02 f303 	mul.w	r3, r2, r3
 8004fd2:	68ba      	ldr	r2, [r7, #8]
 8004fd4:	4413      	add	r3, r2
 8004fd6:	f893 1153 	ldrb.w	r1, [r3, #339]	@ 0x153
 8004fda:	7dbb      	ldrb	r3, [r7, #22]
 8004fdc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004fe0:	fb02 f303 	mul.w	r3, r2, r3
 8004fe4:	68ba      	ldr	r2, [r7, #8]
 8004fe6:	441a      	add	r2, r3
 8004fe8:	460b      	mov	r3, r1
 8004fea:	f003 0303 	and.w	r3, r3, #3
 8004fee:	b2d9      	uxtb	r1, r3
 8004ff0:	f892 30fc 	ldrb.w	r3, [r2, #252]	@ 0xfc
 8004ff4:	f361 1387 	bfi	r3, r1, #6, #2
 8004ff8:	f882 30fc 	strb.w	r3, [r2, #252]	@ 0xfc
    ic[curr_ic].statd.ct = ((ic[curr_ic].stat.rx_data[4] & 0xFC) >> 2);
 8004ffc:	7dbb      	ldrb	r3, [r7, #22]
 8004ffe:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005002:	fb02 f303 	mul.w	r3, r2, r3
 8005006:	68ba      	ldr	r2, [r7, #8]
 8005008:	4413      	add	r3, r2
 800500a:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 800500e:	089b      	lsrs	r3, r3, #2
 8005010:	b2d9      	uxtb	r1, r3
 8005012:	7dbb      	ldrb	r3, [r7, #22]
 8005014:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005018:	fb02 f303 	mul.w	r3, r2, r3
 800501c:	68ba      	ldr	r2, [r7, #8]
 800501e:	441a      	add	r2, r3
 8005020:	460b      	mov	r3, r1
 8005022:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005026:	b2d9      	uxtb	r1, r3
 8005028:	f892 30fc 	ldrb.w	r3, [r2, #252]	@ 0xfc
 800502c:	f361 0305 	bfi	r3, r1, #0, #6
 8005030:	f882 30fc 	strb.w	r3, [r2, #252]	@ 0xfc
    /* oc_cntr */
    ic[curr_ic].statd.oc_cntr = (ic[curr_ic].stat.rx_data[5] & 0xFF);
 8005034:	7dbb      	ldrb	r3, [r7, #22]
 8005036:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800503a:	fb02 f303 	mul.w	r3, r2, r3
 800503e:	68ba      	ldr	r2, [r7, #8]
 8005040:	441a      	add	r2, r3
 8005042:	7dbb      	ldrb	r3, [r7, #22]
 8005044:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005048:	fb01 f303 	mul.w	r3, r1, r3
 800504c:	68b9      	ldr	r1, [r7, #8]
 800504e:	440b      	add	r3, r1
 8005050:	f892 2154 	ldrb.w	r2, [r2, #340]	@ 0x154
 8005054:	f883 20fd 	strb.w	r2, [r3, #253]	@ 0xfd
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005058:	7dbb      	ldrb	r3, [r7, #22]
 800505a:	3301      	adds	r3, #1
 800505c:	75bb      	strb	r3, [r7, #22]
 800505e:	7dba      	ldrb	r2, [r7, #22]
 8005060:	7bfb      	ldrb	r3, [r7, #15]
 8005062:	429a      	cmp	r2, r3
 8005064:	f4ff accf 	bcc.w	8004a06 <adBms6830ParseStatusD+0x18>
  }
}
 8005068:	bf00      	nop
 800506a:	bf00      	nop
 800506c:	3718      	adds	r7, #24
 800506e:	46bd      	mov	sp, r7
 8005070:	bd80      	pop	{r7, pc}

08005072 <adBms6830ParseStatusE>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseStatusE(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 8005072:	b580      	push	{r7, lr}
 8005074:	b086      	sub	sp, #24
 8005076:	af00      	add	r7, sp, #0
 8005078:	4603      	mov	r3, r0
 800507a:	60b9      	str	r1, [r7, #8]
 800507c:	607a      	str	r2, [r7, #4]
 800507e:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 8005080:	2300      	movs	r3, #0
 8005082:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005084:	2300      	movs	r3, #0
 8005086:	75bb      	strb	r3, [r7, #22]
 8005088:	e05e      	b.n	8005148 <adBms6830ParseStatusE+0xd6>
  {
    memcpy(&ic[curr_ic].stat.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 800508a:	7dbb      	ldrb	r3, [r7, #22]
 800508c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005090:	fb02 f303 	mul.w	r3, r2, r3
 8005094:	68ba      	ldr	r2, [r7, #8]
 8005096:	4413      	add	r3, r2
 8005098:	f203 104f 	addw	r0, r3, #335	@ 0x14f
 800509c:	7dfb      	ldrb	r3, [r7, #23]
 800509e:	687a      	ldr	r2, [r7, #4]
 80050a0:	4413      	add	r3, r2
 80050a2:	2208      	movs	r2, #8
 80050a4:	4619      	mov	r1, r3
 80050a6:	f00b fc07 	bl	80108b8 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 80050aa:	7dbb      	ldrb	r3, [r7, #22]
 80050ac:	3301      	adds	r3, #1
 80050ae:	b2db      	uxtb	r3, r3
 80050b0:	00db      	lsls	r3, r3, #3
 80050b2:	75fb      	strb	r3, [r7, #23]
    ic[curr_ic].state.gpi   = ((ic[curr_ic].stat.rx_data[4] + ((ic[curr_ic].stat.rx_data[5] & 0x03) << 8)));
 80050b4:	7dbb      	ldrb	r3, [r7, #22]
 80050b6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80050ba:	fb02 f303 	mul.w	r3, r2, r3
 80050be:	68ba      	ldr	r2, [r7, #8]
 80050c0:	4413      	add	r3, r2
 80050c2:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 80050c6:	4619      	mov	r1, r3
 80050c8:	7dbb      	ldrb	r3, [r7, #22]
 80050ca:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80050ce:	fb02 f303 	mul.w	r3, r2, r3
 80050d2:	68ba      	ldr	r2, [r7, #8]
 80050d4:	4413      	add	r3, r2
 80050d6:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 80050da:	021b      	lsls	r3, r3, #8
 80050dc:	b29b      	uxth	r3, r3
 80050de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80050e2:	b29b      	uxth	r3, r3
 80050e4:	440b      	add	r3, r1
 80050e6:	b299      	uxth	r1, r3
 80050e8:	7dbb      	ldrb	r3, [r7, #22]
 80050ea:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80050ee:	fb02 f303 	mul.w	r3, r2, r3
 80050f2:	68ba      	ldr	r2, [r7, #8]
 80050f4:	441a      	add	r2, r3
 80050f6:	460b      	mov	r3, r1
 80050f8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80050fc:	b299      	uxth	r1, r3
 80050fe:	f8b2 30fe 	ldrh.w	r3, [r2, #254]	@ 0xfe
 8005102:	f361 0309 	bfi	r3, r1, #0, #10
 8005106:	f8a2 30fe 	strh.w	r3, [r2, #254]	@ 0xfe
    ic[curr_ic].state.rev = ((ic[curr_ic].stat.rx_data[5] & 0xF0) >> 4);
 800510a:	7dbb      	ldrb	r3, [r7, #22]
 800510c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005110:	fb02 f303 	mul.w	r3, r2, r3
 8005114:	68ba      	ldr	r2, [r7, #8]
 8005116:	4413      	add	r3, r2
 8005118:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 800511c:	091b      	lsrs	r3, r3, #4
 800511e:	b2d9      	uxtb	r1, r3
 8005120:	7dbb      	ldrb	r3, [r7, #22]
 8005122:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005126:	fb02 f303 	mul.w	r3, r2, r3
 800512a:	68ba      	ldr	r2, [r7, #8]
 800512c:	441a      	add	r2, r3
 800512e:	460b      	mov	r3, r1
 8005130:	f003 030f 	and.w	r3, r3, #15
 8005134:	b2d9      	uxtb	r1, r3
 8005136:	f892 30ff 	ldrb.w	r3, [r2, #255]	@ 0xff
 800513a:	f361 0385 	bfi	r3, r1, #2, #4
 800513e:	f882 30ff 	strb.w	r3, [r2, #255]	@ 0xff
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005142:	7dbb      	ldrb	r3, [r7, #22]
 8005144:	3301      	adds	r3, #1
 8005146:	75bb      	strb	r3, [r7, #22]
 8005148:	7dba      	ldrb	r2, [r7, #22]
 800514a:	7bfb      	ldrb	r3, [r7, #15]
 800514c:	429a      	cmp	r2, r3
 800514e:	d39c      	bcc.n	800508a <adBms6830ParseStatusE+0x18>
  }
}
 8005150:	bf00      	nop
 8005152:	bf00      	nop
 8005154:	3718      	adds	r7, #24
 8005156:	46bd      	mov	sp, r7
 8005158:	bd80      	pop	{r7, pc}
	...

0800515c <adBms6830ParseStatus>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseStatus(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *data)
{
 800515c:	b580      	push	{r7, lr}
 800515e:	b088      	sub	sp, #32
 8005160:	af00      	add	r7, sp, #0
 8005162:	60b9      	str	r1, [r7, #8]
 8005164:	607b      	str	r3, [r7, #4]
 8005166:	4603      	mov	r3, r0
 8005168:	73fb      	strb	r3, [r7, #15]
 800516a:	4613      	mov	r3, r2
 800516c:	73bb      	strb	r3, [r7, #14]
  uint8_t statc[RX_DATA], state[RX_DATA];
  switch (grp)
 800516e:	7bbb      	ldrb	r3, [r7, #14]
 8005170:	2b05      	cmp	r3, #5
 8005172:	d868      	bhi.n	8005246 <adBms6830ParseStatus+0xea>
 8005174:	a201      	add	r2, pc, #4	@ (adr r2, 800517c <adBms6830ParseStatus+0x20>)
 8005176:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800517a:	bf00      	nop
 800517c:	080051db 	.word	0x080051db
 8005180:	08005195 	.word	0x08005195
 8005184:	080051a3 	.word	0x080051a3
 8005188:	080051b1 	.word	0x080051b1
 800518c:	080051bf 	.word	0x080051bf
 8005190:	080051cd 	.word	0x080051cd
  {
    case A: /* Status Register group A */
      adBms6830ParseStatusA(tIC, &ic[0], &data[0]);
 8005194:	7bfb      	ldrb	r3, [r7, #15]
 8005196:	687a      	ldr	r2, [r7, #4]
 8005198:	68b9      	ldr	r1, [r7, #8]
 800519a:	4618      	mov	r0, r3
 800519c:	f7ff f908 	bl	80043b0 <adBms6830ParseStatusA>
      break;
 80051a0:	e052      	b.n	8005248 <adBms6830ParseStatus+0xec>

    case B: /* Status Register group B */
      adBms6830ParseStatusB(tIC, &ic[0], &data[0]);
 80051a2:	7bfb      	ldrb	r3, [r7, #15]
 80051a4:	687a      	ldr	r2, [r7, #4]
 80051a6:	68b9      	ldr	r1, [r7, #8]
 80051a8:	4618      	mov	r0, r3
 80051aa:	f7ff f995 	bl	80044d8 <adBms6830ParseStatusB>
      break;
 80051ae:	e04b      	b.n	8005248 <adBms6830ParseStatus+0xec>

    case C: /* Status Register group C */
      adBms6830ParseStatusC(tIC, &ic[0], &data[0]);
 80051b0:	7bfb      	ldrb	r3, [r7, #15]
 80051b2:	687a      	ldr	r2, [r7, #4]
 80051b4:	68b9      	ldr	r1, [r7, #8]
 80051b6:	4618      	mov	r0, r3
 80051b8:	f7ff fa1b 	bl	80045f2 <adBms6830ParseStatusC>
      break;
 80051bc:	e044      	b.n	8005248 <adBms6830ParseStatus+0xec>

    case D: /* Status Register group D */
      adBms6830ParseStatusD(tIC, &ic[0], &data[0]);
 80051be:	7bfb      	ldrb	r3, [r7, #15]
 80051c0:	687a      	ldr	r2, [r7, #4]
 80051c2:	68b9      	ldr	r1, [r7, #8]
 80051c4:	4618      	mov	r0, r3
 80051c6:	f7ff fc12 	bl	80049ee <adBms6830ParseStatusD>
      break;
 80051ca:	e03d      	b.n	8005248 <adBms6830ParseStatus+0xec>

    case E: /* Status Register group E */
      adBms6830ParseStatusE(tIC, &ic[0], &data[0]);
 80051cc:	7bfb      	ldrb	r3, [r7, #15]
 80051ce:	687a      	ldr	r2, [r7, #4]
 80051d0:	68b9      	ldr	r1, [r7, #8]
 80051d2:	4618      	mov	r0, r3
 80051d4:	f7ff ff4d 	bl	8005072 <adBms6830ParseStatusE>
      break;
 80051d8:	e036      	b.n	8005248 <adBms6830ParseStatus+0xec>

    case ALL_GRP: /* Status Register group ALL */
      /* Status A base address data[0] index */
      adBms6830ParseStatusA(tIC, &ic[0], &data[0]);
 80051da:	7bfb      	ldrb	r3, [r7, #15]
 80051dc:	687a      	ldr	r2, [r7, #4]
 80051de:	68b9      	ldr	r1, [r7, #8]
 80051e0:	4618      	mov	r0, r3
 80051e2:	f7ff f8e5 	bl	80043b0 <adBms6830ParseStatusA>
      /* Status B base address data[6] index */
      adBms6830ParseStatusB(tIC, &ic[0], &data[6]);
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	1d9a      	adds	r2, r3, #6
 80051ea:	7bfb      	ldrb	r3, [r7, #15]
 80051ec:	68b9      	ldr	r1, [r7, #8]
 80051ee:	4618      	mov	r0, r3
 80051f0:	f7ff f972 	bl	80044d8 <adBms6830ParseStatusB>
      /* Status C base address data[12] index */
      statc[0] = data[12];
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	7b1b      	ldrb	r3, [r3, #12]
 80051f8:	763b      	strb	r3, [r7, #24]
      statc[1] = data[13];
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	7b5b      	ldrb	r3, [r3, #13]
 80051fe:	767b      	strb	r3, [r7, #25]
      statc[4] = data[14];
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	7b9b      	ldrb	r3, [r3, #14]
 8005204:	773b      	strb	r3, [r7, #28]
      statc[5] = data[15];
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	7bdb      	ldrb	r3, [r3, #15]
 800520a:	777b      	strb	r3, [r7, #29]
      adBms6830ParseStatusC(tIC, &ic[0], &statc[0]);
 800520c:	f107 0218 	add.w	r2, r7, #24
 8005210:	7bfb      	ldrb	r3, [r7, #15]
 8005212:	68b9      	ldr	r1, [r7, #8]
 8005214:	4618      	mov	r0, r3
 8005216:	f7ff f9ec 	bl	80045f2 <adBms6830ParseStatusC>
      /* Status D base address data[16] index */
      adBms6830ParseStatusD(tIC, &ic[0], &data[16]);
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	f103 0210 	add.w	r2, r3, #16
 8005220:	7bfb      	ldrb	r3, [r7, #15]
 8005222:	68b9      	ldr	r1, [r7, #8]
 8005224:	4618      	mov	r0, r3
 8005226:	f7ff fbe2 	bl	80049ee <adBms6830ParseStatusD>
      /* Status E base address data[22] index */
      state[4] = data[22];
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	7d9b      	ldrb	r3, [r3, #22]
 800522e:	753b      	strb	r3, [r7, #20]
      state[5] = data[23];
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	7ddb      	ldrb	r3, [r3, #23]
 8005234:	757b      	strb	r3, [r7, #21]
      adBms6830ParseStatusE(tIC, &ic[0], &state[0]);
 8005236:	f107 0210 	add.w	r2, r7, #16
 800523a:	7bfb      	ldrb	r3, [r7, #15]
 800523c:	68b9      	ldr	r1, [r7, #8]
 800523e:	4618      	mov	r0, r3
 8005240:	f7ff ff17 	bl	8005072 <adBms6830ParseStatusE>
     break;
 8005244:	e000      	b.n	8005248 <adBms6830ParseStatus+0xec>

    default:
      break;
 8005246:	bf00      	nop
  }
}
 8005248:	bf00      	nop
 800524a:	3720      	adds	r7, #32
 800524c:	46bd      	mov	sp, r7
 800524e:	bd80      	pop	{r7, pc}

08005250 <adBms6830ParseComm>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseComm(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 8005250:	b580      	push	{r7, lr}
 8005252:	b086      	sub	sp, #24
 8005254:	af00      	add	r7, sp, #0
 8005256:	4603      	mov	r3, r0
 8005258:	60b9      	str	r1, [r7, #8]
 800525a:	607a      	str	r2, [r7, #4]
 800525c:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 800525e:	2300      	movs	r3, #0
 8005260:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005262:	2300      	movs	r3, #0
 8005264:	75bb      	strb	r3, [r7, #22]
 8005266:	e0c8      	b.n	80053fa <adBms6830ParseComm+0x1aa>
  {
    memcpy(&ic[curr_ic].com.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 8005268:	7dbb      	ldrb	r3, [r7, #22]
 800526a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800526e:	fb02 f303 	mul.w	r3, r2, r3
 8005272:	68ba      	ldr	r2, [r7, #8]
 8005274:	4413      	add	r3, r2
 8005276:	f203 105d 	addw	r0, r3, #349	@ 0x15d
 800527a:	7dfb      	ldrb	r3, [r7, #23]
 800527c:	687a      	ldr	r2, [r7, #4]
 800527e:	4413      	add	r3, r2
 8005280:	2208      	movs	r2, #8
 8005282:	4619      	mov	r1, r3
 8005284:	f00b fb18 	bl	80108b8 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 8005288:	7dbb      	ldrb	r3, [r7, #22]
 800528a:	3301      	adds	r3, #1
 800528c:	b2db      	uxtb	r3, r3
 800528e:	00db      	lsls	r3, r3, #3
 8005290:	75fb      	strb	r3, [r7, #23]
    ic[curr_ic].comm.icomm[0] = ((ic[curr_ic].com.rx_data[0] & 0xF0) >> 4);
 8005292:	7dbb      	ldrb	r3, [r7, #22]
 8005294:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005298:	fb02 f303 	mul.w	r3, r2, r3
 800529c:	68ba      	ldr	r2, [r7, #8]
 800529e:	4413      	add	r3, r2
 80052a0:	f893 215d 	ldrb.w	r2, [r3, #349]	@ 0x15d
 80052a4:	7dbb      	ldrb	r3, [r7, #22]
 80052a6:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80052aa:	fb01 f303 	mul.w	r3, r1, r3
 80052ae:	68b9      	ldr	r1, [r7, #8]
 80052b0:	440b      	add	r3, r1
 80052b2:	0912      	lsrs	r2, r2, #4
 80052b4:	b2d2      	uxtb	r2, r2
 80052b6:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
    ic[curr_ic].comm.fcomm[0] = (ic[curr_ic].com.rx_data[0] & 0x0F);
 80052ba:	7dbb      	ldrb	r3, [r7, #22]
 80052bc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80052c0:	fb02 f303 	mul.w	r3, r2, r3
 80052c4:	68ba      	ldr	r2, [r7, #8]
 80052c6:	4413      	add	r3, r2
 80052c8:	f893 215d 	ldrb.w	r2, [r3, #349]	@ 0x15d
 80052cc:	7dbb      	ldrb	r3, [r7, #22]
 80052ce:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80052d2:	fb01 f303 	mul.w	r3, r1, r3
 80052d6:	68b9      	ldr	r1, [r7, #8]
 80052d8:	440b      	add	r3, r1
 80052da:	f002 020f 	and.w	r2, r2, #15
 80052de:	b2d2      	uxtb	r2, r2
 80052e0:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
    ic[curr_ic].comm.data[0] = (ic[curr_ic].com.rx_data[1]);
 80052e4:	7dbb      	ldrb	r3, [r7, #22]
 80052e6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80052ea:	fb02 f303 	mul.w	r3, r2, r3
 80052ee:	68ba      	ldr	r2, [r7, #8]
 80052f0:	441a      	add	r2, r3
 80052f2:	7dbb      	ldrb	r3, [r7, #22]
 80052f4:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80052f8:	fb01 f303 	mul.w	r3, r1, r3
 80052fc:	68b9      	ldr	r1, [r7, #8]
 80052fe:	440b      	add	r3, r1
 8005300:	f892 215e 	ldrb.w	r2, [r2, #350]	@ 0x15e
 8005304:	f883 2106 	strb.w	r2, [r3, #262]	@ 0x106
    ic[curr_ic].comm.icomm[1] = ((ic[curr_ic].com.rx_data[2] & 0xF0) >> 4);
 8005308:	7dbb      	ldrb	r3, [r7, #22]
 800530a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800530e:	fb02 f303 	mul.w	r3, r2, r3
 8005312:	68ba      	ldr	r2, [r7, #8]
 8005314:	4413      	add	r3, r2
 8005316:	f893 215f 	ldrb.w	r2, [r3, #351]	@ 0x15f
 800531a:	7dbb      	ldrb	r3, [r7, #22]
 800531c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005320:	fb01 f303 	mul.w	r3, r1, r3
 8005324:	68b9      	ldr	r1, [r7, #8]
 8005326:	440b      	add	r3, r1
 8005328:	0912      	lsrs	r2, r2, #4
 800532a:	b2d2      	uxtb	r2, r2
 800532c:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
    ic[curr_ic].comm.data[1] = (ic[curr_ic].com.rx_data[3]);
 8005330:	7dbb      	ldrb	r3, [r7, #22]
 8005332:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005336:	fb02 f303 	mul.w	r3, r2, r3
 800533a:	68ba      	ldr	r2, [r7, #8]
 800533c:	441a      	add	r2, r3
 800533e:	7dbb      	ldrb	r3, [r7, #22]
 8005340:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005344:	fb01 f303 	mul.w	r3, r1, r3
 8005348:	68b9      	ldr	r1, [r7, #8]
 800534a:	440b      	add	r3, r1
 800534c:	f892 2160 	ldrb.w	r2, [r2, #352]	@ 0x160
 8005350:	f883 2107 	strb.w	r2, [r3, #263]	@ 0x107
    ic[curr_ic].comm.fcomm[1] = (ic[curr_ic].com.rx_data[2] & 0x0F);
 8005354:	7dbb      	ldrb	r3, [r7, #22]
 8005356:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800535a:	fb02 f303 	mul.w	r3, r2, r3
 800535e:	68ba      	ldr	r2, [r7, #8]
 8005360:	4413      	add	r3, r2
 8005362:	f893 215f 	ldrb.w	r2, [r3, #351]	@ 0x15f
 8005366:	7dbb      	ldrb	r3, [r7, #22]
 8005368:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800536c:	fb01 f303 	mul.w	r3, r1, r3
 8005370:	68b9      	ldr	r1, [r7, #8]
 8005372:	440b      	add	r3, r1
 8005374:	f002 020f 	and.w	r2, r2, #15
 8005378:	b2d2      	uxtb	r2, r2
 800537a:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
    ic[curr_ic].comm.icomm[2] = ((ic[curr_ic].com.rx_data[4] & 0xF0) >> 4);
 800537e:	7dbb      	ldrb	r3, [r7, #22]
 8005380:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005384:	fb02 f303 	mul.w	r3, r2, r3
 8005388:	68ba      	ldr	r2, [r7, #8]
 800538a:	4413      	add	r3, r2
 800538c:	f893 2161 	ldrb.w	r2, [r3, #353]	@ 0x161
 8005390:	7dbb      	ldrb	r3, [r7, #22]
 8005392:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005396:	fb01 f303 	mul.w	r3, r1, r3
 800539a:	68b9      	ldr	r1, [r7, #8]
 800539c:	440b      	add	r3, r1
 800539e:	0912      	lsrs	r2, r2, #4
 80053a0:	b2d2      	uxtb	r2, r2
 80053a2:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
    ic[curr_ic].comm.data[2] = (ic[curr_ic].com.rx_data[5]);
 80053a6:	7dbb      	ldrb	r3, [r7, #22]
 80053a8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80053ac:	fb02 f303 	mul.w	r3, r2, r3
 80053b0:	68ba      	ldr	r2, [r7, #8]
 80053b2:	441a      	add	r2, r3
 80053b4:	7dbb      	ldrb	r3, [r7, #22]
 80053b6:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80053ba:	fb01 f303 	mul.w	r3, r1, r3
 80053be:	68b9      	ldr	r1, [r7, #8]
 80053c0:	440b      	add	r3, r1
 80053c2:	f892 2162 	ldrb.w	r2, [r2, #354]	@ 0x162
 80053c6:	f883 2108 	strb.w	r2, [r3, #264]	@ 0x108
    ic[curr_ic].comm.fcomm[2] = (ic[curr_ic].com.rx_data[4] & 0x0F);
 80053ca:	7dbb      	ldrb	r3, [r7, #22]
 80053cc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80053d0:	fb02 f303 	mul.w	r3, r2, r3
 80053d4:	68ba      	ldr	r2, [r7, #8]
 80053d6:	4413      	add	r3, r2
 80053d8:	f893 2161 	ldrb.w	r2, [r3, #353]	@ 0x161
 80053dc:	7dbb      	ldrb	r3, [r7, #22]
 80053de:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80053e2:	fb01 f303 	mul.w	r3, r1, r3
 80053e6:	68b9      	ldr	r1, [r7, #8]
 80053e8:	440b      	add	r3, r1
 80053ea:	f002 020f 	and.w	r2, r2, #15
 80053ee:	b2d2      	uxtb	r2, r2
 80053f0:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80053f4:	7dbb      	ldrb	r3, [r7, #22]
 80053f6:	3301      	adds	r3, #1
 80053f8:	75bb      	strb	r3, [r7, #22]
 80053fa:	7dba      	ldrb	r2, [r7, #22]
 80053fc:	7bfb      	ldrb	r3, [r7, #15]
 80053fe:	429a      	cmp	r2, r3
 8005400:	f4ff af32 	bcc.w	8005268 <adBms6830ParseComm+0x18>
  }
}
 8005404:	bf00      	nop
 8005406:	bf00      	nop
 8005408:	3718      	adds	r7, #24
 800540a:	46bd      	mov	sp, r7
 800540c:	bd80      	pop	{r7, pc}

0800540e <adBms6830ParseSID>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseSID(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 800540e:	b580      	push	{r7, lr}
 8005410:	b086      	sub	sp, #24
 8005412:	af00      	add	r7, sp, #0
 8005414:	4603      	mov	r3, r0
 8005416:	60b9      	str	r1, [r7, #8]
 8005418:	607a      	str	r2, [r7, #4]
 800541a:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 800541c:	2300      	movs	r3, #0
 800541e:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005420:	2300      	movs	r3, #0
 8005422:	75bb      	strb	r3, [r7, #22]
 8005424:	e083      	b.n	800552e <adBms6830ParseSID+0x120>
  {
    memcpy(&ic[curr_ic].rsid.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 8005426:	7dbb      	ldrb	r3, [r7, #22]
 8005428:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800542c:	fb02 f303 	mul.w	r3, r2, r3
 8005430:	68ba      	ldr	r2, [r7, #8]
 8005432:	4413      	add	r3, r2
 8005434:	f203 1087 	addw	r0, r3, #391	@ 0x187
 8005438:	7dfb      	ldrb	r3, [r7, #23]
 800543a:	687a      	ldr	r2, [r7, #4]
 800543c:	4413      	add	r3, r2
 800543e:	2208      	movs	r2, #8
 8005440:	4619      	mov	r1, r3
 8005442:	f00b fa39 	bl	80108b8 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 8005446:	7dbb      	ldrb	r3, [r7, #22]
 8005448:	3301      	adds	r3, #1
 800544a:	b2db      	uxtb	r3, r3
 800544c:	00db      	lsls	r3, r3, #3
 800544e:	75fb      	strb	r3, [r7, #23]
    ic[curr_ic].sid.sid[0] = ic[curr_ic].rsid.rx_data[0];
 8005450:	7dbb      	ldrb	r3, [r7, #22]
 8005452:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005456:	fb02 f303 	mul.w	r3, r2, r3
 800545a:	68ba      	ldr	r2, [r7, #8]
 800545c:	441a      	add	r2, r3
 800545e:	7dbb      	ldrb	r3, [r7, #22]
 8005460:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005464:	fb01 f303 	mul.w	r3, r1, r3
 8005468:	68b9      	ldr	r1, [r7, #8]
 800546a:	440b      	add	r3, r1
 800546c:	f892 2187 	ldrb.w	r2, [r2, #391]	@ 0x187
 8005470:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
    ic[curr_ic].sid.sid[1] = ic[curr_ic].rsid.rx_data[1];
 8005474:	7dbb      	ldrb	r3, [r7, #22]
 8005476:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800547a:	fb02 f303 	mul.w	r3, r2, r3
 800547e:	68ba      	ldr	r2, [r7, #8]
 8005480:	441a      	add	r2, r3
 8005482:	7dbb      	ldrb	r3, [r7, #22]
 8005484:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005488:	fb01 f303 	mul.w	r3, r1, r3
 800548c:	68b9      	ldr	r1, [r7, #8]
 800548e:	440b      	add	r3, r1
 8005490:	f892 2188 	ldrb.w	r2, [r2, #392]	@ 0x188
 8005494:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
    ic[curr_ic].sid.sid[2] = ic[curr_ic].rsid.rx_data[2];
 8005498:	7dbb      	ldrb	r3, [r7, #22]
 800549a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800549e:	fb02 f303 	mul.w	r3, r2, r3
 80054a2:	68ba      	ldr	r2, [r7, #8]
 80054a4:	441a      	add	r2, r3
 80054a6:	7dbb      	ldrb	r3, [r7, #22]
 80054a8:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80054ac:	fb01 f303 	mul.w	r3, r1, r3
 80054b0:	68b9      	ldr	r1, [r7, #8]
 80054b2:	440b      	add	r3, r1
 80054b4:	f892 2189 	ldrb.w	r2, [r2, #393]	@ 0x189
 80054b8:	f883 211b 	strb.w	r2, [r3, #283]	@ 0x11b
    ic[curr_ic].sid.sid[3] = ic[curr_ic].rsid.rx_data[3];
 80054bc:	7dbb      	ldrb	r3, [r7, #22]
 80054be:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80054c2:	fb02 f303 	mul.w	r3, r2, r3
 80054c6:	68ba      	ldr	r2, [r7, #8]
 80054c8:	441a      	add	r2, r3
 80054ca:	7dbb      	ldrb	r3, [r7, #22]
 80054cc:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80054d0:	fb01 f303 	mul.w	r3, r1, r3
 80054d4:	68b9      	ldr	r1, [r7, #8]
 80054d6:	440b      	add	r3, r1
 80054d8:	f892 218a 	ldrb.w	r2, [r2, #394]	@ 0x18a
 80054dc:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
    ic[curr_ic].sid.sid[4] = ic[curr_ic].rsid.rx_data[4];
 80054e0:	7dbb      	ldrb	r3, [r7, #22]
 80054e2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80054e6:	fb02 f303 	mul.w	r3, r2, r3
 80054ea:	68ba      	ldr	r2, [r7, #8]
 80054ec:	441a      	add	r2, r3
 80054ee:	7dbb      	ldrb	r3, [r7, #22]
 80054f0:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80054f4:	fb01 f303 	mul.w	r3, r1, r3
 80054f8:	68b9      	ldr	r1, [r7, #8]
 80054fa:	440b      	add	r3, r1
 80054fc:	f892 218b 	ldrb.w	r2, [r2, #395]	@ 0x18b
 8005500:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
    ic[curr_ic].sid.sid[5] = ic[curr_ic].rsid.rx_data[5];
 8005504:	7dbb      	ldrb	r3, [r7, #22]
 8005506:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800550a:	fb02 f303 	mul.w	r3, r2, r3
 800550e:	68ba      	ldr	r2, [r7, #8]
 8005510:	441a      	add	r2, r3
 8005512:	7dbb      	ldrb	r3, [r7, #22]
 8005514:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005518:	fb01 f303 	mul.w	r3, r1, r3
 800551c:	68b9      	ldr	r1, [r7, #8]
 800551e:	440b      	add	r3, r1
 8005520:	f892 218c 	ldrb.w	r2, [r2, #396]	@ 0x18c
 8005524:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005528:	7dbb      	ldrb	r3, [r7, #22]
 800552a:	3301      	adds	r3, #1
 800552c:	75bb      	strb	r3, [r7, #22]
 800552e:	7dba      	ldrb	r2, [r7, #22]
 8005530:	7bfb      	ldrb	r3, [r7, #15]
 8005532:	429a      	cmp	r2, r3
 8005534:	f4ff af77 	bcc.w	8005426 <adBms6830ParseSID+0x18>
  }
}
 8005538:	bf00      	nop
 800553a:	bf00      	nop
 800553c:	3718      	adds	r7, #24
 800553e:	46bd      	mov	sp, r7
 8005540:	bd80      	pop	{r7, pc}

08005542 <adBms6830ParsePwma>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParsePwma(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 8005542:	b580      	push	{r7, lr}
 8005544:	b086      	sub	sp, #24
 8005546:	af00      	add	r7, sp, #0
 8005548:	4603      	mov	r3, r0
 800554a:	60b9      	str	r1, [r7, #8]
 800554c:	607a      	str	r2, [r7, #4]
 800554e:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 8005550:	2300      	movs	r3, #0
 8005552:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005554:	2300      	movs	r3, #0
 8005556:	75bb      	strb	r3, [r7, #22]
 8005558:	e10d      	b.n	8005776 <adBms6830ParsePwma+0x234>
  {
    memcpy(&ic[curr_ic].pwma.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 800555a:	7dbb      	ldrb	r3, [r7, #22]
 800555c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005560:	fb02 f303 	mul.w	r3, r2, r3
 8005564:	68ba      	ldr	r2, [r7, #8]
 8005566:	4413      	add	r3, r2
 8005568:	f203 106b 	addw	r0, r3, #363	@ 0x16b
 800556c:	7dfb      	ldrb	r3, [r7, #23]
 800556e:	687a      	ldr	r2, [r7, #4]
 8005570:	4413      	add	r3, r2
 8005572:	2208      	movs	r2, #8
 8005574:	4619      	mov	r1, r3
 8005576:	f00b f99f 	bl	80108b8 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 800557a:	7dbb      	ldrb	r3, [r7, #22]
 800557c:	3301      	adds	r3, #1
 800557e:	b2db      	uxtb	r3, r3
 8005580:	00db      	lsls	r3, r3, #3
 8005582:	75fb      	strb	r3, [r7, #23]
    ic[curr_ic].PwmA.pwma[0] = (ic[curr_ic].pwma.rx_data[0] & 0x0F);
 8005584:	7dbb      	ldrb	r3, [r7, #22]
 8005586:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800558a:	fb02 f303 	mul.w	r3, r2, r3
 800558e:	68ba      	ldr	r2, [r7, #8]
 8005590:	4413      	add	r3, r2
 8005592:	f893 216b 	ldrb.w	r2, [r3, #363]	@ 0x16b
 8005596:	7dbb      	ldrb	r3, [r7, #22]
 8005598:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800559c:	fb01 f303 	mul.w	r3, r1, r3
 80055a0:	68b9      	ldr	r1, [r7, #8]
 80055a2:	440b      	add	r3, r1
 80055a4:	f002 020f 	and.w	r2, r2, #15
 80055a8:	b2d2      	uxtb	r2, r2
 80055aa:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
    ic[curr_ic].PwmA.pwma[1] = ((ic[curr_ic].pwma.rx_data[0] & 0xF0) >> 4);
 80055ae:	7dbb      	ldrb	r3, [r7, #22]
 80055b0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80055b4:	fb02 f303 	mul.w	r3, r2, r3
 80055b8:	68ba      	ldr	r2, [r7, #8]
 80055ba:	4413      	add	r3, r2
 80055bc:	f893 216b 	ldrb.w	r2, [r3, #363]	@ 0x16b
 80055c0:	7dbb      	ldrb	r3, [r7, #22]
 80055c2:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80055c6:	fb01 f303 	mul.w	r3, r1, r3
 80055ca:	68b9      	ldr	r1, [r7, #8]
 80055cc:	440b      	add	r3, r1
 80055ce:	0912      	lsrs	r2, r2, #4
 80055d0:	b2d2      	uxtb	r2, r2
 80055d2:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
    ic[curr_ic].PwmA.pwma[2] = (ic[curr_ic].pwma.rx_data[1] & 0x0F);
 80055d6:	7dbb      	ldrb	r3, [r7, #22]
 80055d8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80055dc:	fb02 f303 	mul.w	r3, r2, r3
 80055e0:	68ba      	ldr	r2, [r7, #8]
 80055e2:	4413      	add	r3, r2
 80055e4:	f893 216c 	ldrb.w	r2, [r3, #364]	@ 0x16c
 80055e8:	7dbb      	ldrb	r3, [r7, #22]
 80055ea:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80055ee:	fb01 f303 	mul.w	r3, r1, r3
 80055f2:	68b9      	ldr	r1, [r7, #8]
 80055f4:	440b      	add	r3, r1
 80055f6:	f002 020f 	and.w	r2, r2, #15
 80055fa:	b2d2      	uxtb	r2, r2
 80055fc:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
    ic[curr_ic].PwmA.pwma[3] = ((ic[curr_ic].pwma.rx_data[1] & 0xF0) >> 4);
 8005600:	7dbb      	ldrb	r3, [r7, #22]
 8005602:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005606:	fb02 f303 	mul.w	r3, r2, r3
 800560a:	68ba      	ldr	r2, [r7, #8]
 800560c:	4413      	add	r3, r2
 800560e:	f893 216c 	ldrb.w	r2, [r3, #364]	@ 0x16c
 8005612:	7dbb      	ldrb	r3, [r7, #22]
 8005614:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005618:	fb01 f303 	mul.w	r3, r1, r3
 800561c:	68b9      	ldr	r1, [r7, #8]
 800561e:	440b      	add	r3, r1
 8005620:	0912      	lsrs	r2, r2, #4
 8005622:	b2d2      	uxtb	r2, r2
 8005624:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
    ic[curr_ic].PwmA.pwma[4] = (ic[curr_ic].pwma.rx_data[2] & 0x0F);
 8005628:	7dbb      	ldrb	r3, [r7, #22]
 800562a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800562e:	fb02 f303 	mul.w	r3, r2, r3
 8005632:	68ba      	ldr	r2, [r7, #8]
 8005634:	4413      	add	r3, r2
 8005636:	f893 216d 	ldrb.w	r2, [r3, #365]	@ 0x16d
 800563a:	7dbb      	ldrb	r3, [r7, #22]
 800563c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005640:	fb01 f303 	mul.w	r3, r1, r3
 8005644:	68b9      	ldr	r1, [r7, #8]
 8005646:	440b      	add	r3, r1
 8005648:	f002 020f 	and.w	r2, r2, #15
 800564c:	b2d2      	uxtb	r2, r2
 800564e:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
    ic[curr_ic].PwmA.pwma[5] = ((ic[curr_ic].pwma.rx_data[2] & 0xF0) >> 4);
 8005652:	7dbb      	ldrb	r3, [r7, #22]
 8005654:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005658:	fb02 f303 	mul.w	r3, r2, r3
 800565c:	68ba      	ldr	r2, [r7, #8]
 800565e:	4413      	add	r3, r2
 8005660:	f893 216d 	ldrb.w	r2, [r3, #365]	@ 0x16d
 8005664:	7dbb      	ldrb	r3, [r7, #22]
 8005666:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800566a:	fb01 f303 	mul.w	r3, r1, r3
 800566e:	68b9      	ldr	r1, [r7, #8]
 8005670:	440b      	add	r3, r1
 8005672:	0912      	lsrs	r2, r2, #4
 8005674:	b2d2      	uxtb	r2, r2
 8005676:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
    ic[curr_ic].PwmA.pwma[6] = (ic[curr_ic].pwma.rx_data[3] & 0x0F);
 800567a:	7dbb      	ldrb	r3, [r7, #22]
 800567c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005680:	fb02 f303 	mul.w	r3, r2, r3
 8005684:	68ba      	ldr	r2, [r7, #8]
 8005686:	4413      	add	r3, r2
 8005688:	f893 216e 	ldrb.w	r2, [r3, #366]	@ 0x16e
 800568c:	7dbb      	ldrb	r3, [r7, #22]
 800568e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005692:	fb01 f303 	mul.w	r3, r1, r3
 8005696:	68b9      	ldr	r1, [r7, #8]
 8005698:	440b      	add	r3, r1
 800569a:	f002 020f 	and.w	r2, r2, #15
 800569e:	b2d2      	uxtb	r2, r2
 80056a0:	f883 210f 	strb.w	r2, [r3, #271]	@ 0x10f
    ic[curr_ic].PwmA.pwma[7] = ((ic[curr_ic].pwma.rx_data[3] & 0xF0) >> 4);
 80056a4:	7dbb      	ldrb	r3, [r7, #22]
 80056a6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80056aa:	fb02 f303 	mul.w	r3, r2, r3
 80056ae:	68ba      	ldr	r2, [r7, #8]
 80056b0:	4413      	add	r3, r2
 80056b2:	f893 216e 	ldrb.w	r2, [r3, #366]	@ 0x16e
 80056b6:	7dbb      	ldrb	r3, [r7, #22]
 80056b8:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80056bc:	fb01 f303 	mul.w	r3, r1, r3
 80056c0:	68b9      	ldr	r1, [r7, #8]
 80056c2:	440b      	add	r3, r1
 80056c4:	0912      	lsrs	r2, r2, #4
 80056c6:	b2d2      	uxtb	r2, r2
 80056c8:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
    ic[curr_ic].PwmA.pwma[8] = (ic[curr_ic].pwma.rx_data[4] & 0x0F);
 80056cc:	7dbb      	ldrb	r3, [r7, #22]
 80056ce:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80056d2:	fb02 f303 	mul.w	r3, r2, r3
 80056d6:	68ba      	ldr	r2, [r7, #8]
 80056d8:	4413      	add	r3, r2
 80056da:	f893 216f 	ldrb.w	r2, [r3, #367]	@ 0x16f
 80056de:	7dbb      	ldrb	r3, [r7, #22]
 80056e0:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80056e4:	fb01 f303 	mul.w	r3, r1, r3
 80056e8:	68b9      	ldr	r1, [r7, #8]
 80056ea:	440b      	add	r3, r1
 80056ec:	f002 020f 	and.w	r2, r2, #15
 80056f0:	b2d2      	uxtb	r2, r2
 80056f2:	f883 2111 	strb.w	r2, [r3, #273]	@ 0x111
    ic[curr_ic].PwmA.pwma[9] = ((ic[curr_ic].pwma.rx_data[4] & 0xF0) >> 4);
 80056f6:	7dbb      	ldrb	r3, [r7, #22]
 80056f8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80056fc:	fb02 f303 	mul.w	r3, r2, r3
 8005700:	68ba      	ldr	r2, [r7, #8]
 8005702:	4413      	add	r3, r2
 8005704:	f893 216f 	ldrb.w	r2, [r3, #367]	@ 0x16f
 8005708:	7dbb      	ldrb	r3, [r7, #22]
 800570a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800570e:	fb01 f303 	mul.w	r3, r1, r3
 8005712:	68b9      	ldr	r1, [r7, #8]
 8005714:	440b      	add	r3, r1
 8005716:	0912      	lsrs	r2, r2, #4
 8005718:	b2d2      	uxtb	r2, r2
 800571a:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
    ic[curr_ic].PwmA.pwma[10] = (ic[curr_ic].pwma.rx_data[5] & 0x0F);
 800571e:	7dbb      	ldrb	r3, [r7, #22]
 8005720:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005724:	fb02 f303 	mul.w	r3, r2, r3
 8005728:	68ba      	ldr	r2, [r7, #8]
 800572a:	4413      	add	r3, r2
 800572c:	f893 2170 	ldrb.w	r2, [r3, #368]	@ 0x170
 8005730:	7dbb      	ldrb	r3, [r7, #22]
 8005732:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005736:	fb01 f303 	mul.w	r3, r1, r3
 800573a:	68b9      	ldr	r1, [r7, #8]
 800573c:	440b      	add	r3, r1
 800573e:	f002 020f 	and.w	r2, r2, #15
 8005742:	b2d2      	uxtb	r2, r2
 8005744:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
    ic[curr_ic].PwmA.pwma[11] = ((ic[curr_ic].pwma.rx_data[5] & 0xF0) >> 4);
 8005748:	7dbb      	ldrb	r3, [r7, #22]
 800574a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800574e:	fb02 f303 	mul.w	r3, r2, r3
 8005752:	68ba      	ldr	r2, [r7, #8]
 8005754:	4413      	add	r3, r2
 8005756:	f893 2170 	ldrb.w	r2, [r3, #368]	@ 0x170
 800575a:	7dbb      	ldrb	r3, [r7, #22]
 800575c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005760:	fb01 f303 	mul.w	r3, r1, r3
 8005764:	68b9      	ldr	r1, [r7, #8]
 8005766:	440b      	add	r3, r1
 8005768:	0912      	lsrs	r2, r2, #4
 800576a:	b2d2      	uxtb	r2, r2
 800576c:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005770:	7dbb      	ldrb	r3, [r7, #22]
 8005772:	3301      	adds	r3, #1
 8005774:	75bb      	strb	r3, [r7, #22]
 8005776:	7dba      	ldrb	r2, [r7, #22]
 8005778:	7bfb      	ldrb	r3, [r7, #15]
 800577a:	429a      	cmp	r2, r3
 800577c:	f4ff aeed 	bcc.w	800555a <adBms6830ParsePwma+0x18>
  }
}
 8005780:	bf00      	nop
 8005782:	bf00      	nop
 8005784:	3718      	adds	r7, #24
 8005786:	46bd      	mov	sp, r7
 8005788:	bd80      	pop	{r7, pc}

0800578a <adBms6830ParsePwmb>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParsePwmb(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 800578a:	b580      	push	{r7, lr}
 800578c:	b086      	sub	sp, #24
 800578e:	af00      	add	r7, sp, #0
 8005790:	4603      	mov	r3, r0
 8005792:	60b9      	str	r1, [r7, #8]
 8005794:	607a      	str	r2, [r7, #4]
 8005796:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 8005798:	2300      	movs	r3, #0
 800579a:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800579c:	2300      	movs	r3, #0
 800579e:	75bb      	strb	r3, [r7, #22]
 80057a0:	e069      	b.n	8005876 <adBms6830ParsePwmb+0xec>
  {
    memcpy(&ic[curr_ic].pwmb.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 80057a2:	7dbb      	ldrb	r3, [r7, #22]
 80057a4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80057a8:	fb02 f303 	mul.w	r3, r2, r3
 80057ac:	68ba      	ldr	r2, [r7, #8]
 80057ae:	4413      	add	r3, r2
 80057b0:	f203 1079 	addw	r0, r3, #377	@ 0x179
 80057b4:	7dfb      	ldrb	r3, [r7, #23]
 80057b6:	687a      	ldr	r2, [r7, #4]
 80057b8:	4413      	add	r3, r2
 80057ba:	2208      	movs	r2, #8
 80057bc:	4619      	mov	r1, r3
 80057be:	f00b f87b 	bl	80108b8 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 80057c2:	7dbb      	ldrb	r3, [r7, #22]
 80057c4:	3301      	adds	r3, #1
 80057c6:	b2db      	uxtb	r3, r3
 80057c8:	00db      	lsls	r3, r3, #3
 80057ca:	75fb      	strb	r3, [r7, #23]
    ic[curr_ic].PwmB.pwmb[0] = (ic[curr_ic].pwmb.rx_data[0] & 0x0F);
 80057cc:	7dbb      	ldrb	r3, [r7, #22]
 80057ce:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80057d2:	fb02 f303 	mul.w	r3, r2, r3
 80057d6:	68ba      	ldr	r2, [r7, #8]
 80057d8:	4413      	add	r3, r2
 80057da:	f893 2179 	ldrb.w	r2, [r3, #377]	@ 0x179
 80057de:	7dbb      	ldrb	r3, [r7, #22]
 80057e0:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80057e4:	fb01 f303 	mul.w	r3, r1, r3
 80057e8:	68b9      	ldr	r1, [r7, #8]
 80057ea:	440b      	add	r3, r1
 80057ec:	f002 020f 	and.w	r2, r2, #15
 80057f0:	b2d2      	uxtb	r2, r2
 80057f2:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
    ic[curr_ic].PwmB.pwmb[1] = ((ic[curr_ic].pwmb.rx_data[0] & 0xF0) >> 4);
 80057f6:	7dbb      	ldrb	r3, [r7, #22]
 80057f8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80057fc:	fb02 f303 	mul.w	r3, r2, r3
 8005800:	68ba      	ldr	r2, [r7, #8]
 8005802:	4413      	add	r3, r2
 8005804:	f893 2179 	ldrb.w	r2, [r3, #377]	@ 0x179
 8005808:	7dbb      	ldrb	r3, [r7, #22]
 800580a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800580e:	fb01 f303 	mul.w	r3, r1, r3
 8005812:	68b9      	ldr	r1, [r7, #8]
 8005814:	440b      	add	r3, r1
 8005816:	0912      	lsrs	r2, r2, #4
 8005818:	b2d2      	uxtb	r2, r2
 800581a:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
    ic[curr_ic].PwmB.pwmb[2] = (ic[curr_ic].pwmb.rx_data[1] & 0x0F);
 800581e:	7dbb      	ldrb	r3, [r7, #22]
 8005820:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005824:	fb02 f303 	mul.w	r3, r2, r3
 8005828:	68ba      	ldr	r2, [r7, #8]
 800582a:	4413      	add	r3, r2
 800582c:	f893 217a 	ldrb.w	r2, [r3, #378]	@ 0x17a
 8005830:	7dbb      	ldrb	r3, [r7, #22]
 8005832:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005836:	fb01 f303 	mul.w	r3, r1, r3
 800583a:	68b9      	ldr	r1, [r7, #8]
 800583c:	440b      	add	r3, r1
 800583e:	f002 020f 	and.w	r2, r2, #15
 8005842:	b2d2      	uxtb	r2, r2
 8005844:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
    ic[curr_ic].PwmB.pwmb[3] = ((ic[curr_ic].pwmb.rx_data[1] & 0xF0) >> 4);
 8005848:	7dbb      	ldrb	r3, [r7, #22]
 800584a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800584e:	fb02 f303 	mul.w	r3, r2, r3
 8005852:	68ba      	ldr	r2, [r7, #8]
 8005854:	4413      	add	r3, r2
 8005856:	f893 217a 	ldrb.w	r2, [r3, #378]	@ 0x17a
 800585a:	7dbb      	ldrb	r3, [r7, #22]
 800585c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005860:	fb01 f303 	mul.w	r3, r1, r3
 8005864:	68b9      	ldr	r1, [r7, #8]
 8005866:	440b      	add	r3, r1
 8005868:	0912      	lsrs	r2, r2, #4
 800586a:	b2d2      	uxtb	r2, r2
 800586c:	f883 2118 	strb.w	r2, [r3, #280]	@ 0x118
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005870:	7dbb      	ldrb	r3, [r7, #22]
 8005872:	3301      	adds	r3, #1
 8005874:	75bb      	strb	r3, [r7, #22]
 8005876:	7dba      	ldrb	r2, [r7, #22]
 8005878:	7bfb      	ldrb	r3, [r7, #15]
 800587a:	429a      	cmp	r2, r3
 800587c:	d391      	bcc.n	80057a2 <adBms6830ParsePwmb+0x18>
  }
}
 800587e:	bf00      	nop
 8005880:	bf00      	nop
 8005882:	3718      	adds	r7, #24
 8005884:	46bd      	mov	sp, r7
 8005886:	bd80      	pop	{r7, pc}

08005888 <adBms6830ParsePwm>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParsePwm(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *data)
{
 8005888:	b580      	push	{r7, lr}
 800588a:	b084      	sub	sp, #16
 800588c:	af00      	add	r7, sp, #0
 800588e:	60b9      	str	r1, [r7, #8]
 8005890:	607b      	str	r3, [r7, #4]
 8005892:	4603      	mov	r3, r0
 8005894:	73fb      	strb	r3, [r7, #15]
 8005896:	4613      	mov	r3, r2
 8005898:	73bb      	strb	r3, [r7, #14]
  switch (grp)
 800589a:	7bbb      	ldrb	r3, [r7, #14]
 800589c:	2b01      	cmp	r3, #1
 800589e:	d002      	beq.n	80058a6 <adBms6830ParsePwm+0x1e>
 80058a0:	2b02      	cmp	r3, #2
 80058a2:	d007      	beq.n	80058b4 <adBms6830ParsePwm+0x2c>
    case B:
      adBms6830ParsePwmb(tIC, &ic[0], &data[0]);
      break;

    default:
      break;
 80058a4:	e00d      	b.n	80058c2 <adBms6830ParsePwm+0x3a>
      adBms6830ParsePwma(tIC, &ic[0], &data[0]);
 80058a6:	7bfb      	ldrb	r3, [r7, #15]
 80058a8:	687a      	ldr	r2, [r7, #4]
 80058aa:	68b9      	ldr	r1, [r7, #8]
 80058ac:	4618      	mov	r0, r3
 80058ae:	f7ff fe48 	bl	8005542 <adBms6830ParsePwma>
      break;
 80058b2:	e006      	b.n	80058c2 <adBms6830ParsePwm+0x3a>
      adBms6830ParsePwmb(tIC, &ic[0], &data[0]);
 80058b4:	7bfb      	ldrb	r3, [r7, #15]
 80058b6:	687a      	ldr	r2, [r7, #4]
 80058b8:	68b9      	ldr	r1, [r7, #8]
 80058ba:	4618      	mov	r0, r3
 80058bc:	f7ff ff65 	bl	800578a <adBms6830ParsePwmb>
      break;
 80058c0:	bf00      	nop
  }
}
 80058c2:	bf00      	nop
 80058c4:	3710      	adds	r7, #16
 80058c6:	46bd      	mov	sp, r7
 80058c8:	bd80      	pop	{r7, pc}
	...

080058cc <adBms6830_start_adc_cell_voltage_measurment>:
*******************************************************************************
* @brief Start ADC Cell Voltage Measurement
*******************************************************************************
*/
void adBms6830_start_adc_cell_voltage_measurment(uint8_t tIC)
{
 80058cc:	b580      	push	{r7, lr}
 80058ce:	b084      	sub	sp, #16
 80058d0:	af02      	add	r7, sp, #8
 80058d2:	4603      	mov	r3, r0
 80058d4:	71fb      	strb	r3, [r7, #7]
  adBmsWakeupIc(tIC);
 80058d6:	79fb      	ldrb	r3, [r7, #7]
 80058d8:	4618      	mov	r0, r3
 80058da:	f000 f8bf 	bl	8005a5c <adBmsWakeupIc>
  adBms6830_Adcv(RD_ON, CONTINUOUS, DCP_OFF, RSTF_OFF, OW_OFF_ALL_CH);
 80058de:	2300      	movs	r3, #0
 80058e0:	9300      	str	r3, [sp, #0]
 80058e2:	2300      	movs	r3, #0
 80058e4:	2200      	movs	r2, #0
 80058e6:	2101      	movs	r1, #1
 80058e8:	2001      	movs	r0, #1
 80058ea:	f7fc faa9 	bl	8001e40 <adBms6830_Adcv>
#ifdef MBED
  pc.printf("Cell conversion completed\n");
#else
  printf("Cell conversion completed\n");
 80058ee:	4803      	ldr	r0, [pc, #12]	@ (80058fc <adBms6830_start_adc_cell_voltage_measurment+0x30>)
 80058f0:	f00a ff7e 	bl	80107f0 <puts>
#endif
}
 80058f4:	bf00      	nop
 80058f6:	3708      	adds	r7, #8
 80058f8:	46bd      	mov	sp, r7
 80058fa:	bd80      	pop	{r7, pc}
 80058fc:	0801339c 	.word	0x0801339c

08005900 <adBms6830_read_cell_voltages>:
*******************************************************************************
* @brief Read Cell Voltages
*******************************************************************************
*/
void adBms6830_read_cell_voltages(uint8_t tIC, cell_asic *ic)
{
 8005900:	b580      	push	{r7, lr}
 8005902:	b084      	sub	sp, #16
 8005904:	af02      	add	r7, sp, #8
 8005906:	4603      	mov	r3, r0
 8005908:	6039      	str	r1, [r7, #0]
 800590a:	71fb      	strb	r3, [r7, #7]
  adBmsWakeupIc(tIC);
 800590c:	79fb      	ldrb	r3, [r7, #7]
 800590e:	4618      	mov	r0, r3
 8005910:	f000 f8a4 	bl	8005a5c <adBmsWakeupIc>
  adBms6830_Adcv(RD_ON, CONTINUOUS, DCP_OFF, RSTF_OFF, OW_OFF_ALL_CH);
 8005914:	2300      	movs	r3, #0
 8005916:	9300      	str	r3, [sp, #0]
 8005918:	2300      	movs	r3, #0
 800591a:	2200      	movs	r2, #0
 800591c:	2101      	movs	r1, #1
 800591e:	2001      	movs	r0, #1
 8005920:	f7fc fa8e 	bl	8001e40 <adBms6830_Adcv>
  adBms6830_Snap();
 8005924:	f7fc fabf 	bl	8001ea6 <adBms6830_Snap>
  adBmsReadData(tIC, &ic[0], RDCVA, Cell, A);
 8005928:	79f8      	ldrb	r0, [r7, #7]
 800592a:	2301      	movs	r3, #1
 800592c:	9300      	str	r3, [sp, #0]
 800592e:	2300      	movs	r3, #0
 8005930:	4a1b      	ldr	r2, [pc, #108]	@ (80059a0 <adBms6830_read_cell_voltages+0xa0>)
 8005932:	6839      	ldr	r1, [r7, #0]
 8005934:	f7fb fd4c 	bl	80013d0 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDCVB, Cell, B);
 8005938:	79f8      	ldrb	r0, [r7, #7]
 800593a:	2302      	movs	r3, #2
 800593c:	9300      	str	r3, [sp, #0]
 800593e:	2300      	movs	r3, #0
 8005940:	4a18      	ldr	r2, [pc, #96]	@ (80059a4 <adBms6830_read_cell_voltages+0xa4>)
 8005942:	6839      	ldr	r1, [r7, #0]
 8005944:	f7fb fd44 	bl	80013d0 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDCVC, Cell, C);
 8005948:	79f8      	ldrb	r0, [r7, #7]
 800594a:	2303      	movs	r3, #3
 800594c:	9300      	str	r3, [sp, #0]
 800594e:	2300      	movs	r3, #0
 8005950:	4a15      	ldr	r2, [pc, #84]	@ (80059a8 <adBms6830_read_cell_voltages+0xa8>)
 8005952:	6839      	ldr	r1, [r7, #0]
 8005954:	f7fb fd3c 	bl	80013d0 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDCVD, Cell, D);
 8005958:	79f8      	ldrb	r0, [r7, #7]
 800595a:	2304      	movs	r3, #4
 800595c:	9300      	str	r3, [sp, #0]
 800595e:	2300      	movs	r3, #0
 8005960:	4a12      	ldr	r2, [pc, #72]	@ (80059ac <adBms6830_read_cell_voltages+0xac>)
 8005962:	6839      	ldr	r1, [r7, #0]
 8005964:	f7fb fd34 	bl	80013d0 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDCVE, Cell, E);
 8005968:	79f8      	ldrb	r0, [r7, #7]
 800596a:	2305      	movs	r3, #5
 800596c:	9300      	str	r3, [sp, #0]
 800596e:	2300      	movs	r3, #0
 8005970:	4a0f      	ldr	r2, [pc, #60]	@ (80059b0 <adBms6830_read_cell_voltages+0xb0>)
 8005972:	6839      	ldr	r1, [r7, #0]
 8005974:	f7fb fd2c 	bl	80013d0 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDCVF, Cell, F);
 8005978:	79f8      	ldrb	r0, [r7, #7]
 800597a:	2306      	movs	r3, #6
 800597c:	9300      	str	r3, [sp, #0]
 800597e:	2300      	movs	r3, #0
 8005980:	4a0c      	ldr	r2, [pc, #48]	@ (80059b4 <adBms6830_read_cell_voltages+0xb4>)
 8005982:	6839      	ldr	r1, [r7, #0]
 8005984:	f7fb fd24 	bl	80013d0 <adBmsReadData>
  adBms6830_Unsnap();
 8005988:	f7fc fa9c 	bl	8001ec4 <adBms6830_Unsnap>
  printVoltages(tIC, &ic[0], Cell);
 800598c:	79fb      	ldrb	r3, [r7, #7]
 800598e:	2200      	movs	r2, #0
 8005990:	6839      	ldr	r1, [r7, #0]
 8005992:	4618      	mov	r0, r3
 8005994:	f000 f880 	bl	8005a98 <printVoltages>
}
 8005998:	bf00      	nop
 800599a:	3708      	adds	r7, #8
 800599c:	46bd      	mov	sp, r7
 800599e:	bd80      	pop	{r7, pc}
 80059a0:	20000000 	.word	0x20000000
 80059a4:	20000004 	.word	0x20000004
 80059a8:	20000008 	.word	0x20000008
 80059ac:	2000000c 	.word	0x2000000c
 80059b0:	20000010 	.word	0x20000010
 80059b4:	20000014 	.word	0x20000014

080059b8 <Delay_ms>:
 * @return None
 *
 *******************************************************************************
*/
void Delay_ms(uint32_t delay)
{
 80059b8:	b580      	push	{r7, lr}
 80059ba:	b082      	sub	sp, #8
 80059bc:	af00      	add	r7, sp, #0
 80059be:	6078      	str	r0, [r7, #4]
  HAL_Delay(delay);
 80059c0:	6878      	ldr	r0, [r7, #4]
 80059c2:	f001 fdc5 	bl	8007550 <HAL_Delay>
}
 80059c6:	bf00      	nop
 80059c8:	3708      	adds	r7, #8
 80059ca:	46bd      	mov	sp, r7
 80059cc:	bd80      	pop	{r7, pc}

080059ce <adBmsCsLow>:
 * @return None
 *
 *******************************************************************************
*/
void adBmsCsLow()
{
 80059ce:	b580      	push	{r7, lr}
 80059d0:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(GPIO_PORT, CS_PIN, GPIO_PIN_RESET);
 80059d2:	2200      	movs	r2, #0
 80059d4:	2110      	movs	r1, #16
 80059d6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80059da:	f005 f809 	bl	800a9f0 <HAL_GPIO_WritePin>
}
 80059de:	bf00      	nop
 80059e0:	bd80      	pop	{r7, pc}

080059e2 <adBmsCsHigh>:
 * @return None
 *
 *******************************************************************************
*/
void adBmsCsHigh()
{
 80059e2:	b580      	push	{r7, lr}
 80059e4:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(GPIO_PORT, CS_PIN, GPIO_PIN_SET);
 80059e6:	2201      	movs	r2, #1
 80059e8:	2110      	movs	r1, #16
 80059ea:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80059ee:	f004 ffff 	bl	800a9f0 <HAL_GPIO_WritePin>
}
 80059f2:	bf00      	nop
 80059f4:	bd80      	pop	{r7, pc}
	...

080059f8 <spiWriteBytes>:
*/
void spiWriteBytes
(uint16_t size,                     /*Option: Number of bytes to be written on the SPI port*/
uint8_t *tx_Data                       /*Array of bytes to be written on the SPI port*/
)
{
 80059f8:	b580      	push	{r7, lr}
 80059fa:	b082      	sub	sp, #8
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	4603      	mov	r3, r0
 8005a00:	6039      	str	r1, [r7, #0]
 8005a02:	80fb      	strh	r3, [r7, #6]
  HAL_SPI_Transmit(hspi, tx_Data, size, SPI_TIME_OUT);
 8005a04:	4b05      	ldr	r3, [pc, #20]	@ (8005a1c <spiWriteBytes+0x24>)
 8005a06:	6818      	ldr	r0, [r3, #0]
 8005a08:	88fa      	ldrh	r2, [r7, #6]
 8005a0a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005a0e:	6839      	ldr	r1, [r7, #0]
 8005a10:	f006 f8e1 	bl	800bbd6 <HAL_SPI_Transmit>
}
 8005a14:	bf00      	nop
 8005a16:	3708      	adds	r7, #8
 8005a18:	46bd      	mov	sp, r7
 8005a1a:	bd80      	pop	{r7, pc}
 8005a1c:	20000018 	.word	0x20000018

08005a20 <spiWriteReadBytes>:
(
uint8_t *tx_data,                   /*array of data to be written on SPI port*/
uint8_t *rx_data,                   /*Input: array that will store the data read by the SPI port*/
uint16_t size                           /*Option: number of bytes*/
)
{
 8005a20:	b580      	push	{r7, lr}
 8005a22:	b084      	sub	sp, #16
 8005a24:	af00      	add	r7, sp, #0
 8005a26:	60f8      	str	r0, [r7, #12]
 8005a28:	60b9      	str	r1, [r7, #8]
 8005a2a:	4613      	mov	r3, r2
 8005a2c:	80fb      	strh	r3, [r7, #6]
  HAL_SPI_Transmit(hspi, tx_data, 4, SPI_TIME_OUT);
 8005a2e:	4b0a      	ldr	r3, [pc, #40]	@ (8005a58 <spiWriteReadBytes+0x38>)
 8005a30:	6818      	ldr	r0, [r3, #0]
 8005a32:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005a36:	2204      	movs	r2, #4
 8005a38:	68f9      	ldr	r1, [r7, #12]
 8005a3a:	f006 f8cc 	bl	800bbd6 <HAL_SPI_Transmit>
  HAL_SPI_Receive(hspi, rx_data, size, SPI_TIME_OUT);
 8005a3e:	4b06      	ldr	r3, [pc, #24]	@ (8005a58 <spiWriteReadBytes+0x38>)
 8005a40:	6818      	ldr	r0, [r3, #0]
 8005a42:	88fa      	ldrh	r2, [r7, #6]
 8005a44:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005a48:	68b9      	ldr	r1, [r7, #8]
 8005a4a:	f006 fa3a 	bl	800bec2 <HAL_SPI_Receive>
}
 8005a4e:	bf00      	nop
 8005a50:	3710      	adds	r7, #16
 8005a52:	46bd      	mov	sp, r7
 8005a54:	bd80      	pop	{r7, pc}
 8005a56:	bf00      	nop
 8005a58:	20000018 	.word	0x20000018

08005a5c <adBmsWakeupIc>:
 * @return None
 *
 *******************************************************************************
*/
void adBmsWakeupIc(uint8_t total_ic)
{
 8005a5c:	b580      	push	{r7, lr}
 8005a5e:	b084      	sub	sp, #16
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	4603      	mov	r3, r0
 8005a64:	71fb      	strb	r3, [r7, #7]
  for (uint8_t ic = 0; ic < total_ic; ic++)
 8005a66:	2300      	movs	r3, #0
 8005a68:	73fb      	strb	r3, [r7, #15]
 8005a6a:	e00c      	b.n	8005a86 <adBmsWakeupIc+0x2a>
  {
    adBmsCsLow();
 8005a6c:	f7ff ffaf 	bl	80059ce <adBmsCsLow>
    Delay_ms(WAKEUP_DELAY);
 8005a70:	2001      	movs	r0, #1
 8005a72:	f7ff ffa1 	bl	80059b8 <Delay_ms>
    adBmsCsHigh();
 8005a76:	f7ff ffb4 	bl	80059e2 <adBmsCsHigh>
    Delay_ms(WAKEUP_DELAY);
 8005a7a:	2001      	movs	r0, #1
 8005a7c:	f7ff ff9c 	bl	80059b8 <Delay_ms>
  for (uint8_t ic = 0; ic < total_ic; ic++)
 8005a80:	7bfb      	ldrb	r3, [r7, #15]
 8005a82:	3301      	adds	r3, #1
 8005a84:	73fb      	strb	r3, [r7, #15]
 8005a86:	7bfa      	ldrb	r2, [r7, #15]
 8005a88:	79fb      	ldrb	r3, [r7, #7]
 8005a8a:	429a      	cmp	r2, r3
 8005a8c:	d3ee      	bcc.n	8005a6c <adBmsWakeupIc+0x10>
  }
}
 8005a8e:	bf00      	nop
 8005a90:	bf00      	nop
 8005a92:	3710      	adds	r7, #16
 8005a94:	46bd      	mov	sp, r7
 8005a96:	bd80      	pop	{r7, pc}

08005a98 <printVoltages>:
 * @return None
 *
 *******************************************************************************
*/
void printVoltages(uint8_t tIC, cell_asic *IC, TYPE type)
{
 8005a98:	b590      	push	{r4, r7, lr}
 8005a9a:	b087      	sub	sp, #28
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	4603      	mov	r3, r0
 8005aa0:	6039      	str	r1, [r7, #0]
 8005aa2:	71fb      	strb	r3, [r7, #7]
 8005aa4:	4613      	mov	r3, r2
 8005aa6:	71bb      	strb	r3, [r7, #6]
  float voltage;
  int16_t temp;
  uint8_t channel;
  if((type == Cell) || (type == AvgCell) || (type == F_volt) || (type == S_volt))
 8005aa8:	79bb      	ldrb	r3, [r7, #6]
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d008      	beq.n	8005ac0 <printVoltages+0x28>
 8005aae:	79bb      	ldrb	r3, [r7, #6]
 8005ab0:	2b05      	cmp	r3, #5
 8005ab2:	d005      	beq.n	8005ac0 <printVoltages+0x28>
 8005ab4:	79bb      	ldrb	r3, [r7, #6]
 8005ab6:	2b07      	cmp	r3, #7
 8005ab8:	d002      	beq.n	8005ac0 <printVoltages+0x28>
 8005aba:	79bb      	ldrb	r3, [r7, #6]
 8005abc:	2b06      	cmp	r3, #6
 8005abe:	d102      	bne.n	8005ac6 <printVoltages+0x2e>
  {
    channel = CELL;
 8005ac0:	2310      	movs	r3, #16
 8005ac2:	757b      	strb	r3, [r7, #21]
 8005ac4:	e00a      	b.n	8005adc <printVoltages+0x44>
  }
  else if (type == Aux){ channel = AUX;}
 8005ac6:	79bb      	ldrb	r3, [r7, #6]
 8005ac8:	2b01      	cmp	r3, #1
 8005aca:	d102      	bne.n	8005ad2 <printVoltages+0x3a>
 8005acc:	230c      	movs	r3, #12
 8005ace:	757b      	strb	r3, [r7, #21]
 8005ad0:	e004      	b.n	8005adc <printVoltages+0x44>
  else if (type == RAux){channel = RAUX;}
 8005ad2:	79bb      	ldrb	r3, [r7, #6]
 8005ad4:	2b02      	cmp	r3, #2
 8005ad6:	d101      	bne.n	8005adc <printVoltages+0x44>
 8005ad8:	230a      	movs	r3, #10
 8005ada:	757b      	strb	r3, [r7, #21]
  for(uint8_t ic = 0; ic < tIC; ic++)
 8005adc:	2300      	movs	r3, #0
 8005ade:	753b      	strb	r3, [r7, #20]
 8005ae0:	e1ce      	b.n	8005e80 <printVoltages+0x3e8>
  {
    printf("IC%d:",(ic+1));
 8005ae2:	7d3b      	ldrb	r3, [r7, #20]
 8005ae4:	3301      	adds	r3, #1
 8005ae6:	4619      	mov	r1, r3
 8005ae8:	48a6      	ldr	r0, [pc, #664]	@ (8005d84 <printVoltages+0x2ec>)
 8005aea:	f00a fe19 	bl	8010720 <iprintf>
    for(uint8_t index = 0; index < channel; index++)
 8005aee:	2300      	movs	r3, #0
 8005af0:	74fb      	strb	r3, [r7, #19]
 8005af2:	e1ba      	b.n	8005e6a <printVoltages+0x3d2>
    {
      if(type == Cell){ temp = IC[ic].cell.c_codes[index]; }
 8005af4:	79bb      	ldrb	r3, [r7, #6]
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d10c      	bne.n	8005b14 <printVoltages+0x7c>
 8005afa:	7d3b      	ldrb	r3, [r7, #20]
 8005afc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005b00:	fb02 f303 	mul.w	r3, r2, r3
 8005b04:	683a      	ldr	r2, [r7, #0]
 8005b06:	4413      	add	r3, r2
 8005b08:	7cfa      	ldrb	r2, [r7, #19]
 8005b0a:	3210      	adds	r2, #16
 8005b0c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8005b10:	82fb      	strh	r3, [r7, #22]
 8005b12:	e04e      	b.n	8005bb2 <printVoltages+0x11a>
      else if(type == AvgCell){ temp = IC[ic].acell.ac_codes[index]; }
 8005b14:	79bb      	ldrb	r3, [r7, #6]
 8005b16:	2b05      	cmp	r3, #5
 8005b18:	d10c      	bne.n	8005b34 <printVoltages+0x9c>
 8005b1a:	7d3b      	ldrb	r3, [r7, #20]
 8005b1c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005b20:	fb02 f303 	mul.w	r3, r2, r3
 8005b24:	683a      	ldr	r2, [r7, #0]
 8005b26:	4413      	add	r3, r2
 8005b28:	7cfa      	ldrb	r2, [r7, #19]
 8005b2a:	3220      	adds	r2, #32
 8005b2c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8005b30:	82fb      	strh	r3, [r7, #22]
 8005b32:	e03e      	b.n	8005bb2 <printVoltages+0x11a>
      else if(type == F_volt){ temp = IC[ic].fcell.fc_codes[index]; }
 8005b34:	79bb      	ldrb	r3, [r7, #6]
 8005b36:	2b07      	cmp	r3, #7
 8005b38:	d10c      	bne.n	8005b54 <printVoltages+0xbc>
 8005b3a:	7d3b      	ldrb	r3, [r7, #20]
 8005b3c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005b40:	fb02 f303 	mul.w	r3, r2, r3
 8005b44:	683a      	ldr	r2, [r7, #0]
 8005b46:	4413      	add	r3, r2
 8005b48:	7cfa      	ldrb	r2, [r7, #19]
 8005b4a:	3240      	adds	r2, #64	@ 0x40
 8005b4c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8005b50:	82fb      	strh	r3, [r7, #22]
 8005b52:	e02e      	b.n	8005bb2 <printVoltages+0x11a>
      else if(type == S_volt){ temp = IC[ic].scell.sc_codes[index]; }
 8005b54:	79bb      	ldrb	r3, [r7, #6]
 8005b56:	2b06      	cmp	r3, #6
 8005b58:	d10c      	bne.n	8005b74 <printVoltages+0xdc>
 8005b5a:	7d3b      	ldrb	r3, [r7, #20]
 8005b5c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005b60:	fb02 f303 	mul.w	r3, r2, r3
 8005b64:	683a      	ldr	r2, [r7, #0]
 8005b66:	4413      	add	r3, r2
 8005b68:	7cfa      	ldrb	r2, [r7, #19]
 8005b6a:	3230      	adds	r2, #48	@ 0x30
 8005b6c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8005b70:	82fb      	strh	r3, [r7, #22]
 8005b72:	e01e      	b.n	8005bb2 <printVoltages+0x11a>
      else if(type == Aux){ temp = IC[ic].aux.a_codes[index]; }
 8005b74:	79bb      	ldrb	r3, [r7, #6]
 8005b76:	2b01      	cmp	r3, #1
 8005b78:	d10c      	bne.n	8005b94 <printVoltages+0xfc>
 8005b7a:	7d3b      	ldrb	r3, [r7, #20]
 8005b7c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005b80:	fb02 f303 	mul.w	r3, r2, r3
 8005b84:	683a      	ldr	r2, [r7, #0]
 8005b86:	4413      	add	r3, r2
 8005b88:	7cfa      	ldrb	r2, [r7, #19]
 8005b8a:	3250      	adds	r2, #80	@ 0x50
 8005b8c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8005b90:	82fb      	strh	r3, [r7, #22]
 8005b92:	e00e      	b.n	8005bb2 <printVoltages+0x11a>
      else if(type == RAux){ temp = IC[ic].raux.ra_codes[index]; }
 8005b94:	79bb      	ldrb	r3, [r7, #6]
 8005b96:	2b02      	cmp	r3, #2
 8005b98:	d10b      	bne.n	8005bb2 <printVoltages+0x11a>
 8005b9a:	7d3b      	ldrb	r3, [r7, #20]
 8005b9c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005ba0:	fb02 f303 	mul.w	r3, r2, r3
 8005ba4:	683a      	ldr	r2, [r7, #0]
 8005ba6:	4413      	add	r3, r2
 8005ba8:	7cfa      	ldrb	r2, [r7, #19]
 8005baa:	325c      	adds	r2, #92	@ 0x5c
 8005bac:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8005bb0:	82fb      	strh	r3, [r7, #22]
      voltage = getVoltage(temp);
 8005bb2:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8005bb6:	4618      	mov	r0, r3
 8005bb8:	f000 f97a 	bl	8005eb0 <getVoltage>
 8005bbc:	ed87 0a03 	vstr	s0, [r7, #12]
      if(type == Cell)
 8005bc0:	79bb      	ldrb	r3, [r7, #6]
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d12b      	bne.n	8005c1e <printVoltages+0x186>
      {
        printf("C%d=%fV,",(index+1), voltage);
 8005bc6:	7cfb      	ldrb	r3, [r7, #19]
 8005bc8:	1c5c      	adds	r4, r3, #1
 8005bca:	68f8      	ldr	r0, [r7, #12]
 8005bcc:	f7fa fcc4 	bl	8000558 <__aeabi_f2d>
 8005bd0:	4602      	mov	r2, r0
 8005bd2:	460b      	mov	r3, r1
 8005bd4:	4621      	mov	r1, r4
 8005bd6:	486c      	ldr	r0, [pc, #432]	@ (8005d88 <printVoltages+0x2f0>)
 8005bd8:	f00a fda2 	bl	8010720 <iprintf>
        if(index == (channel-1))
 8005bdc:	7cfa      	ldrb	r2, [r7, #19]
 8005bde:	7d7b      	ldrb	r3, [r7, #21]
 8005be0:	3b01      	subs	r3, #1
 8005be2:	429a      	cmp	r2, r3
 8005be4:	f040 813e 	bne.w	8005e64 <printVoltages+0x3cc>
        {
          printf("CCount:%d,",IC[ic].cccrc.cmd_cntr);
 8005be8:	7d3b      	ldrb	r3, [r7, #20]
 8005bea:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005bee:	fb02 f303 	mul.w	r3, r2, r3
 8005bf2:	683a      	ldr	r2, [r7, #0]
 8005bf4:	4413      	add	r3, r2
 8005bf6:	f893 318f 	ldrb.w	r3, [r3, #399]	@ 0x18f
 8005bfa:	4619      	mov	r1, r3
 8005bfc:	4863      	ldr	r0, [pc, #396]	@ (8005d8c <printVoltages+0x2f4>)
 8005bfe:	f00a fd8f 	bl	8010720 <iprintf>
          printf("PECError:%d",IC[ic].cccrc.cell_pec);
 8005c02:	7d3b      	ldrb	r3, [r7, #20]
 8005c04:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005c08:	fb02 f303 	mul.w	r3, r2, r3
 8005c0c:	683a      	ldr	r2, [r7, #0]
 8005c0e:	4413      	add	r3, r2
 8005c10:	f893 3191 	ldrb.w	r3, [r3, #401]	@ 0x191
 8005c14:	4619      	mov	r1, r3
 8005c16:	485e      	ldr	r0, [pc, #376]	@ (8005d90 <printVoltages+0x2f8>)
 8005c18:	f00a fd82 	bl	8010720 <iprintf>
 8005c1c:	e122      	b.n	8005e64 <printVoltages+0x3cc>
        }
      }
      else if(type == AvgCell)
 8005c1e:	79bb      	ldrb	r3, [r7, #6]
 8005c20:	2b05      	cmp	r3, #5
 8005c22:	d12b      	bne.n	8005c7c <printVoltages+0x1e4>
      {
        printf("AC%d=%fV,",(index+1), voltage);
 8005c24:	7cfb      	ldrb	r3, [r7, #19]
 8005c26:	1c5c      	adds	r4, r3, #1
 8005c28:	68f8      	ldr	r0, [r7, #12]
 8005c2a:	f7fa fc95 	bl	8000558 <__aeabi_f2d>
 8005c2e:	4602      	mov	r2, r0
 8005c30:	460b      	mov	r3, r1
 8005c32:	4621      	mov	r1, r4
 8005c34:	4857      	ldr	r0, [pc, #348]	@ (8005d94 <printVoltages+0x2fc>)
 8005c36:	f00a fd73 	bl	8010720 <iprintf>
        if(index == (channel-1))
 8005c3a:	7cfa      	ldrb	r2, [r7, #19]
 8005c3c:	7d7b      	ldrb	r3, [r7, #21]
 8005c3e:	3b01      	subs	r3, #1
 8005c40:	429a      	cmp	r2, r3
 8005c42:	f040 810f 	bne.w	8005e64 <printVoltages+0x3cc>
        {
          printf("CCount:%d,",IC[ic].cccrc.cmd_cntr);
 8005c46:	7d3b      	ldrb	r3, [r7, #20]
 8005c48:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005c4c:	fb02 f303 	mul.w	r3, r2, r3
 8005c50:	683a      	ldr	r2, [r7, #0]
 8005c52:	4413      	add	r3, r2
 8005c54:	f893 318f 	ldrb.w	r3, [r3, #399]	@ 0x18f
 8005c58:	4619      	mov	r1, r3
 8005c5a:	484c      	ldr	r0, [pc, #304]	@ (8005d8c <printVoltages+0x2f4>)
 8005c5c:	f00a fd60 	bl	8010720 <iprintf>
          printf("PECError:%d",IC[ic].cccrc.acell_pec);
 8005c60:	7d3b      	ldrb	r3, [r7, #20]
 8005c62:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005c66:	fb02 f303 	mul.w	r3, r2, r3
 8005c6a:	683a      	ldr	r2, [r7, #0]
 8005c6c:	4413      	add	r3, r2
 8005c6e:	f893 3192 	ldrb.w	r3, [r3, #402]	@ 0x192
 8005c72:	4619      	mov	r1, r3
 8005c74:	4846      	ldr	r0, [pc, #280]	@ (8005d90 <printVoltages+0x2f8>)
 8005c76:	f00a fd53 	bl	8010720 <iprintf>
 8005c7a:	e0f3      	b.n	8005e64 <printVoltages+0x3cc>
        }
      }
      else if(type == F_volt)
 8005c7c:	79bb      	ldrb	r3, [r7, #6]
 8005c7e:	2b07      	cmp	r3, #7
 8005c80:	d12b      	bne.n	8005cda <printVoltages+0x242>
      {
        printf("FC%d=%fV,",(index+1), voltage);
 8005c82:	7cfb      	ldrb	r3, [r7, #19]
 8005c84:	1c5c      	adds	r4, r3, #1
 8005c86:	68f8      	ldr	r0, [r7, #12]
 8005c88:	f7fa fc66 	bl	8000558 <__aeabi_f2d>
 8005c8c:	4602      	mov	r2, r0
 8005c8e:	460b      	mov	r3, r1
 8005c90:	4621      	mov	r1, r4
 8005c92:	4841      	ldr	r0, [pc, #260]	@ (8005d98 <printVoltages+0x300>)
 8005c94:	f00a fd44 	bl	8010720 <iprintf>
        if(index == (channel-1))
 8005c98:	7cfa      	ldrb	r2, [r7, #19]
 8005c9a:	7d7b      	ldrb	r3, [r7, #21]
 8005c9c:	3b01      	subs	r3, #1
 8005c9e:	429a      	cmp	r2, r3
 8005ca0:	f040 80e0 	bne.w	8005e64 <printVoltages+0x3cc>
        {
          printf("CCount:%d,",IC[ic].cccrc.cmd_cntr);
 8005ca4:	7d3b      	ldrb	r3, [r7, #20]
 8005ca6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005caa:	fb02 f303 	mul.w	r3, r2, r3
 8005cae:	683a      	ldr	r2, [r7, #0]
 8005cb0:	4413      	add	r3, r2
 8005cb2:	f893 318f 	ldrb.w	r3, [r3, #399]	@ 0x18f
 8005cb6:	4619      	mov	r1, r3
 8005cb8:	4834      	ldr	r0, [pc, #208]	@ (8005d8c <printVoltages+0x2f4>)
 8005cba:	f00a fd31 	bl	8010720 <iprintf>
          printf("PECError:%d",IC[ic].cccrc.fcell_pec);
 8005cbe:	7d3b      	ldrb	r3, [r7, #20]
 8005cc0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005cc4:	fb02 f303 	mul.w	r3, r2, r3
 8005cc8:	683a      	ldr	r2, [r7, #0]
 8005cca:	4413      	add	r3, r2
 8005ccc:	f893 3194 	ldrb.w	r3, [r3, #404]	@ 0x194
 8005cd0:	4619      	mov	r1, r3
 8005cd2:	482f      	ldr	r0, [pc, #188]	@ (8005d90 <printVoltages+0x2f8>)
 8005cd4:	f00a fd24 	bl	8010720 <iprintf>
 8005cd8:	e0c4      	b.n	8005e64 <printVoltages+0x3cc>
        }
      }
      else if(type == S_volt)
 8005cda:	79bb      	ldrb	r3, [r7, #6]
 8005cdc:	2b06      	cmp	r3, #6
 8005cde:	d12b      	bne.n	8005d38 <printVoltages+0x2a0>
      {
        printf("S%d=%fV,",(index+1), voltage);
 8005ce0:	7cfb      	ldrb	r3, [r7, #19]
 8005ce2:	1c5c      	adds	r4, r3, #1
 8005ce4:	68f8      	ldr	r0, [r7, #12]
 8005ce6:	f7fa fc37 	bl	8000558 <__aeabi_f2d>
 8005cea:	4602      	mov	r2, r0
 8005cec:	460b      	mov	r3, r1
 8005cee:	4621      	mov	r1, r4
 8005cf0:	482a      	ldr	r0, [pc, #168]	@ (8005d9c <printVoltages+0x304>)
 8005cf2:	f00a fd15 	bl	8010720 <iprintf>
        if(index == (channel-1))
 8005cf6:	7cfa      	ldrb	r2, [r7, #19]
 8005cf8:	7d7b      	ldrb	r3, [r7, #21]
 8005cfa:	3b01      	subs	r3, #1
 8005cfc:	429a      	cmp	r2, r3
 8005cfe:	f040 80b1 	bne.w	8005e64 <printVoltages+0x3cc>
        {
          printf("CCount:%d,",IC[ic].cccrc.cmd_cntr);
 8005d02:	7d3b      	ldrb	r3, [r7, #20]
 8005d04:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005d08:	fb02 f303 	mul.w	r3, r2, r3
 8005d0c:	683a      	ldr	r2, [r7, #0]
 8005d0e:	4413      	add	r3, r2
 8005d10:	f893 318f 	ldrb.w	r3, [r3, #399]	@ 0x18f
 8005d14:	4619      	mov	r1, r3
 8005d16:	481d      	ldr	r0, [pc, #116]	@ (8005d8c <printVoltages+0x2f4>)
 8005d18:	f00a fd02 	bl	8010720 <iprintf>
          printf("PECError:%d",IC[ic].cccrc.scell_pec);
 8005d1c:	7d3b      	ldrb	r3, [r7, #20]
 8005d1e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005d22:	fb02 f303 	mul.w	r3, r2, r3
 8005d26:	683a      	ldr	r2, [r7, #0]
 8005d28:	4413      	add	r3, r2
 8005d2a:	f893 3193 	ldrb.w	r3, [r3, #403]	@ 0x193
 8005d2e:	4619      	mov	r1, r3
 8005d30:	4817      	ldr	r0, [pc, #92]	@ (8005d90 <printVoltages+0x2f8>)
 8005d32:	f00a fcf5 	bl	8010720 <iprintf>
 8005d36:	e095      	b.n	8005e64 <printVoltages+0x3cc>
        }
      }
      else if(type == Aux)
 8005d38:	79bb      	ldrb	r3, [r7, #6]
 8005d3a:	2b01      	cmp	r3, #1
 8005d3c:	d161      	bne.n	8005e02 <printVoltages+0x36a>
      {
        if(index <= 9)
 8005d3e:	7cfb      	ldrb	r3, [r7, #19]
 8005d40:	2b09      	cmp	r3, #9
 8005d42:	d80b      	bhi.n	8005d5c <printVoltages+0x2c4>
        {
          printf("AUX%d=%fV,",(index+1), voltage);
 8005d44:	7cfb      	ldrb	r3, [r7, #19]
 8005d46:	1c5c      	adds	r4, r3, #1
 8005d48:	68f8      	ldr	r0, [r7, #12]
 8005d4a:	f7fa fc05 	bl	8000558 <__aeabi_f2d>
 8005d4e:	4602      	mov	r2, r0
 8005d50:	460b      	mov	r3, r1
 8005d52:	4621      	mov	r1, r4
 8005d54:	4812      	ldr	r0, [pc, #72]	@ (8005da0 <printVoltages+0x308>)
 8005d56:	f00a fce3 	bl	8010720 <iprintf>
 8005d5a:	e083      	b.n	8005e64 <printVoltages+0x3cc>
        }
        else if(index == 10)
 8005d5c:	7cfb      	ldrb	r3, [r7, #19]
 8005d5e:	2b0a      	cmp	r3, #10
 8005d60:	d122      	bne.n	8005da8 <printVoltages+0x310>
        {
          printf("VMV:%fV,",(20 * voltage));
 8005d62:	edd7 7a03 	vldr	s15, [r7, #12]
 8005d66:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8005d6a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005d6e:	ee17 0a90 	vmov	r0, s15
 8005d72:	f7fa fbf1 	bl	8000558 <__aeabi_f2d>
 8005d76:	4602      	mov	r2, r0
 8005d78:	460b      	mov	r3, r1
 8005d7a:	480a      	ldr	r0, [pc, #40]	@ (8005da4 <printVoltages+0x30c>)
 8005d7c:	f00a fcd0 	bl	8010720 <iprintf>
 8005d80:	e070      	b.n	8005e64 <printVoltages+0x3cc>
 8005d82:	bf00      	nop
 8005d84:	080136dc 	.word	0x080136dc
 8005d88:	080136e4 	.word	0x080136e4
 8005d8c:	08013660 	.word	0x08013660
 8005d90:	080136f0 	.word	0x080136f0
 8005d94:	080136fc 	.word	0x080136fc
 8005d98:	08013708 	.word	0x08013708
 8005d9c:	08013714 	.word	0x08013714
 8005da0:	08013720 	.word	0x08013720
 8005da4:	0801372c 	.word	0x0801372c
        }
        else if(index == 11)
 8005da8:	7cfb      	ldrb	r3, [r7, #19]
 8005daa:	2b0b      	cmp	r3, #11
 8005dac:	d15a      	bne.n	8005e64 <printVoltages+0x3cc>
        {
          printf("V+:%fV,",(20 * voltage));
 8005dae:	edd7 7a03 	vldr	s15, [r7, #12]
 8005db2:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8005db6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005dba:	ee17 0a90 	vmov	r0, s15
 8005dbe:	f7fa fbcb 	bl	8000558 <__aeabi_f2d>
 8005dc2:	4602      	mov	r2, r0
 8005dc4:	460b      	mov	r3, r1
 8005dc6:	4833      	ldr	r0, [pc, #204]	@ (8005e94 <printVoltages+0x3fc>)
 8005dc8:	f00a fcaa 	bl	8010720 <iprintf>
          printf("CCount:%d,",IC[ic].cccrc.cmd_cntr);
 8005dcc:	7d3b      	ldrb	r3, [r7, #20]
 8005dce:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005dd2:	fb02 f303 	mul.w	r3, r2, r3
 8005dd6:	683a      	ldr	r2, [r7, #0]
 8005dd8:	4413      	add	r3, r2
 8005dda:	f893 318f 	ldrb.w	r3, [r3, #399]	@ 0x18f
 8005dde:	4619      	mov	r1, r3
 8005de0:	482d      	ldr	r0, [pc, #180]	@ (8005e98 <printVoltages+0x400>)
 8005de2:	f00a fc9d 	bl	8010720 <iprintf>
          printf("PECError:%d",IC[ic].cccrc.aux_pec);
 8005de6:	7d3b      	ldrb	r3, [r7, #20]
 8005de8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005dec:	fb02 f303 	mul.w	r3, r2, r3
 8005df0:	683a      	ldr	r2, [r7, #0]
 8005df2:	4413      	add	r3, r2
 8005df4:	f893 3195 	ldrb.w	r3, [r3, #405]	@ 0x195
 8005df8:	4619      	mov	r1, r3
 8005dfa:	4828      	ldr	r0, [pc, #160]	@ (8005e9c <printVoltages+0x404>)
 8005dfc:	f00a fc90 	bl	8010720 <iprintf>
 8005e00:	e030      	b.n	8005e64 <printVoltages+0x3cc>
        }
      }
      else if(type == RAux)
 8005e02:	79bb      	ldrb	r3, [r7, #6]
 8005e04:	2b02      	cmp	r3, #2
 8005e06:	d12a      	bne.n	8005e5e <printVoltages+0x3c6>
      {
        printf("RAUX%d=%fV,",(index+1), voltage);
 8005e08:	7cfb      	ldrb	r3, [r7, #19]
 8005e0a:	1c5c      	adds	r4, r3, #1
 8005e0c:	68f8      	ldr	r0, [r7, #12]
 8005e0e:	f7fa fba3 	bl	8000558 <__aeabi_f2d>
 8005e12:	4602      	mov	r2, r0
 8005e14:	460b      	mov	r3, r1
 8005e16:	4621      	mov	r1, r4
 8005e18:	4821      	ldr	r0, [pc, #132]	@ (8005ea0 <printVoltages+0x408>)
 8005e1a:	f00a fc81 	bl	8010720 <iprintf>
        if(index == (channel-1))
 8005e1e:	7cfa      	ldrb	r2, [r7, #19]
 8005e20:	7d7b      	ldrb	r3, [r7, #21]
 8005e22:	3b01      	subs	r3, #1
 8005e24:	429a      	cmp	r2, r3
 8005e26:	d11d      	bne.n	8005e64 <printVoltages+0x3cc>
        {
          printf("CCount:%d,",IC[ic].cccrc.cmd_cntr);
 8005e28:	7d3b      	ldrb	r3, [r7, #20]
 8005e2a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005e2e:	fb02 f303 	mul.w	r3, r2, r3
 8005e32:	683a      	ldr	r2, [r7, #0]
 8005e34:	4413      	add	r3, r2
 8005e36:	f893 318f 	ldrb.w	r3, [r3, #399]	@ 0x18f
 8005e3a:	4619      	mov	r1, r3
 8005e3c:	4816      	ldr	r0, [pc, #88]	@ (8005e98 <printVoltages+0x400>)
 8005e3e:	f00a fc6f 	bl	8010720 <iprintf>
          printf("PECError:%d",IC[ic].cccrc.raux_pec);
 8005e42:	7d3b      	ldrb	r3, [r7, #20]
 8005e44:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005e48:	fb02 f303 	mul.w	r3, r2, r3
 8005e4c:	683a      	ldr	r2, [r7, #0]
 8005e4e:	4413      	add	r3, r2
 8005e50:	f893 3196 	ldrb.w	r3, [r3, #406]	@ 0x196
 8005e54:	4619      	mov	r1, r3
 8005e56:	4811      	ldr	r0, [pc, #68]	@ (8005e9c <printVoltages+0x404>)
 8005e58:	f00a fc62 	bl	8010720 <iprintf>
 8005e5c:	e002      	b.n	8005e64 <printVoltages+0x3cc>
        }
      }
      else{ printf("Wrong Register Group Select\n"); }
 8005e5e:	4811      	ldr	r0, [pc, #68]	@ (8005ea4 <printVoltages+0x40c>)
 8005e60:	f00a fcc6 	bl	80107f0 <puts>
    for(uint8_t index = 0; index < channel; index++)
 8005e64:	7cfb      	ldrb	r3, [r7, #19]
 8005e66:	3301      	adds	r3, #1
 8005e68:	74fb      	strb	r3, [r7, #19]
 8005e6a:	7cfa      	ldrb	r2, [r7, #19]
 8005e6c:	7d7b      	ldrb	r3, [r7, #21]
 8005e6e:	429a      	cmp	r2, r3
 8005e70:	f4ff ae40 	bcc.w	8005af4 <printVoltages+0x5c>
    }
    printf("\n\n");
 8005e74:	480c      	ldr	r0, [pc, #48]	@ (8005ea8 <printVoltages+0x410>)
 8005e76:	f00a fcbb 	bl	80107f0 <puts>
  for(uint8_t ic = 0; ic < tIC; ic++)
 8005e7a:	7d3b      	ldrb	r3, [r7, #20]
 8005e7c:	3301      	adds	r3, #1
 8005e7e:	753b      	strb	r3, [r7, #20]
 8005e80:	7d3a      	ldrb	r2, [r7, #20]
 8005e82:	79fb      	ldrb	r3, [r7, #7]
 8005e84:	429a      	cmp	r2, r3
 8005e86:	f4ff ae2c 	bcc.w	8005ae2 <printVoltages+0x4a>
  }
}
 8005e8a:	bf00      	nop
 8005e8c:	bf00      	nop
 8005e8e:	371c      	adds	r7, #28
 8005e90:	46bd      	mov	sp, r7
 8005e92:	bd90      	pop	{r4, r7, pc}
 8005e94:	08013738 	.word	0x08013738
 8005e98:	08013660 	.word	0x08013660
 8005e9c:	080136f0 	.word	0x080136f0
 8005ea0:	08013740 	.word	0x08013740
 8005ea4:	08013508 	.word	0x08013508
 8005ea8:	0801374c 	.word	0x0801374c
 8005eac:	00000000 	.word	0x00000000

08005eb0 <getVoltage>:
 * @return voltage(float)
 *
 *******************************************************************************
*/
float getVoltage(int data)
{
 8005eb0:	b580      	push	{r7, lr}
 8005eb2:	b084      	sub	sp, #16
 8005eb4:	af00      	add	r7, sp, #0
 8005eb6:	6078      	str	r0, [r7, #4]
    float voltage_float; //voltage in Volts
    voltage_float = ((data + 10000) * 0.000150);
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 8005ebe:	3310      	adds	r3, #16
 8005ec0:	4618      	mov	r0, r3
 8005ec2:	f7fa fb37 	bl	8000534 <__aeabi_i2d>
 8005ec6:	a30a      	add	r3, pc, #40	@ (adr r3, 8005ef0 <getVoltage+0x40>)
 8005ec8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ecc:	f7fa fb9c 	bl	8000608 <__aeabi_dmul>
 8005ed0:	4602      	mov	r2, r0
 8005ed2:	460b      	mov	r3, r1
 8005ed4:	4610      	mov	r0, r2
 8005ed6:	4619      	mov	r1, r3
 8005ed8:	f7fa fe8e 	bl	8000bf8 <__aeabi_d2f>
 8005edc:	4603      	mov	r3, r0
 8005ede:	60fb      	str	r3, [r7, #12]
    return voltage_float;
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	ee07 3a90 	vmov	s15, r3
}
 8005ee6:	eeb0 0a67 	vmov.f32	s0, s15
 8005eea:	3710      	adds	r7, #16
 8005eec:	46bd      	mov	sp, r7
 8005eee:	bd80      	pop	{r7, pc}
 8005ef0:	30553261 	.word	0x30553261
 8005ef4:	3f23a92a 	.word	0x3f23a92a

08005ef8 <parseChargerBroadcast>:
	HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1,
			&FDCAN_CHARGER.TxHeader_1806E5F4,
			FDCAN_CHARGER.chgmsg_1806E5F4_DF.array);
}

void parseChargerBroadcast() {
 8005ef8:	b480      	push	{r7}
 8005efa:	af00      	add	r7, sp, #0
	FDCAN_CHARGER.chgmsg_18FF50E5_DF.data.charger_output_voltage = ((BMS_RxData[0] << 8) | BMS_RxData[1]);
 8005efc:	4b11      	ldr	r3, [pc, #68]	@ (8005f44 <parseChargerBroadcast+0x4c>)
 8005efe:	781b      	ldrb	r3, [r3, #0]
 8005f00:	b21b      	sxth	r3, r3
 8005f02:	021b      	lsls	r3, r3, #8
 8005f04:	b21a      	sxth	r2, r3
 8005f06:	4b0f      	ldr	r3, [pc, #60]	@ (8005f44 <parseChargerBroadcast+0x4c>)
 8005f08:	785b      	ldrb	r3, [r3, #1]
 8005f0a:	b21b      	sxth	r3, r3
 8005f0c:	4313      	orrs	r3, r2
 8005f0e:	b21b      	sxth	r3, r3
 8005f10:	b29a      	uxth	r2, r3
 8005f12:	4b0d      	ldr	r3, [pc, #52]	@ (8005f48 <parseChargerBroadcast+0x50>)
 8005f14:	859a      	strh	r2, [r3, #44]	@ 0x2c
	FDCAN_CHARGER.chgmsg_18FF50E5_DF.data.charger_output_current = ((BMS_RxData[2] << 8) | BMS_RxData[3]);
 8005f16:	4b0b      	ldr	r3, [pc, #44]	@ (8005f44 <parseChargerBroadcast+0x4c>)
 8005f18:	789b      	ldrb	r3, [r3, #2]
 8005f1a:	b21b      	sxth	r3, r3
 8005f1c:	021b      	lsls	r3, r3, #8
 8005f1e:	b21a      	sxth	r2, r3
 8005f20:	4b08      	ldr	r3, [pc, #32]	@ (8005f44 <parseChargerBroadcast+0x4c>)
 8005f22:	78db      	ldrb	r3, [r3, #3]
 8005f24:	b21b      	sxth	r3, r3
 8005f26:	4313      	orrs	r3, r2
 8005f28:	b21b      	sxth	r3, r3
 8005f2a:	b29a      	uxth	r2, r3
 8005f2c:	4b06      	ldr	r3, [pc, #24]	@ (8005f48 <parseChargerBroadcast+0x50>)
 8005f2e:	85da      	strh	r2, [r3, #46]	@ 0x2e
	FDCAN_CHARGER.chgmsg_18FF50E5_DF.data.status_flags.raw = BMS_RxData[4];
 8005f30:	4b04      	ldr	r3, [pc, #16]	@ (8005f44 <parseChargerBroadcast+0x4c>)
 8005f32:	791a      	ldrb	r2, [r3, #4]
 8005f34:	4b04      	ldr	r3, [pc, #16]	@ (8005f48 <parseChargerBroadcast+0x50>)
 8005f36:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
}
 8005f3a:	bf00      	nop
 8005f3c:	46bd      	mov	sp, r7
 8005f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f42:	4770      	bx	lr
 8005f44:	20000934 	.word	0x20000934
 8005f48:	20000730 	.word	0x20000730

08005f4c <HAL_TIM_IC_CaptureCallback>:
	}
}

float duty = 0;
float frequency = 0;
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8005f4c:	b580      	push	{r7, lr}
 8005f4e:	b084      	sub	sp, #16
 8005f50:	af00      	add	r7, sp, #0
 8005f52:	6078      	str	r0, [r7, #4]
    if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) {
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	7f1b      	ldrb	r3, [r3, #28]
 8005f58:	2b01      	cmp	r3, #1
 8005f5a:	d12b      	bne.n	8005fb4 <HAL_TIM_IC_CaptureCallback+0x68>
    	uint32_t period = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8005f5c:	2100      	movs	r1, #0
 8005f5e:	6878      	ldr	r0, [r7, #4]
 8005f60:	f007 f8be 	bl	800d0e0 <HAL_TIM_ReadCapturedValue>
 8005f64:	60f8      	str	r0, [r7, #12]
    	uint32_t pulse  = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 8005f66:	2104      	movs	r1, #4
 8005f68:	6878      	ldr	r0, [r7, #4]
 8005f6a:	f007 f8b9 	bl	800d0e0 <HAL_TIM_ReadCapturedValue>
 8005f6e:	60b8      	str	r0, [r7, #8]
    	if (period != 0) {
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d01e      	beq.n	8005fb4 <HAL_TIM_IC_CaptureCallback+0x68>
            duty = ((float)pulse * 100.0f) / period;
 8005f76:	68bb      	ldr	r3, [r7, #8]
 8005f78:	ee07 3a90 	vmov	s15, r3
 8005f7c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f80:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8005fbc <HAL_TIM_IC_CaptureCallback+0x70>
 8005f84:	ee67 6a87 	vmul.f32	s13, s15, s14
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	ee07 3a90 	vmov	s15, r3
 8005f8e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005f92:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005f96:	4b0a      	ldr	r3, [pc, #40]	@ (8005fc0 <HAL_TIM_IC_CaptureCallback+0x74>)
 8005f98:	edc3 7a00 	vstr	s15, [r3]
            frequency = (float)TIMER_CLOCK / period;
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	ee07 3a90 	vmov	s15, r3
 8005fa2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005fa6:	eddf 6a07 	vldr	s13, [pc, #28]	@ 8005fc4 <HAL_TIM_IC_CaptureCallback+0x78>
 8005faa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005fae:	4b06      	ldr	r3, [pc, #24]	@ (8005fc8 <HAL_TIM_IC_CaptureCallback+0x7c>)
 8005fb0:	edc3 7a00 	vstr	s15, [r3]
    	}
    }
}
 8005fb4:	bf00      	nop
 8005fb6:	3710      	adds	r7, #16
 8005fb8:	46bd      	mov	sp, r7
 8005fba:	bd80      	pop	{r7, pc}
 8005fbc:	42c80000 	.word	0x42c80000
 8005fc0:	20000764 	.word	0x20000764
 8005fc4:	49742400 	.word	0x49742400
 8005fc8:	20000768 	.word	0x20000768

08005fcc <MX_ADC1_Init>:
ADC_HandleTypeDef hadc2;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8005fcc:	b580      	push	{r7, lr}
 8005fce:	b09a      	sub	sp, #104	@ 0x68
 8005fd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8005fd2:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8005fd6:	2200      	movs	r2, #0
 8005fd8:	601a      	str	r2, [r3, #0]
 8005fda:	605a      	str	r2, [r3, #4]
 8005fdc:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8005fde:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8005fe2:	2220      	movs	r2, #32
 8005fe4:	2100      	movs	r1, #0
 8005fe6:	4618      	mov	r0, r3
 8005fe8:	f00a fc0a 	bl	8010800 <memset>
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8005fec:	463b      	mov	r3, r7
 8005fee:	223c      	movs	r2, #60	@ 0x3c
 8005ff0:	2100      	movs	r1, #0
 8005ff2:	4618      	mov	r0, r3
 8005ff4:	f00a fc04 	bl	8010800 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8005ff8:	4b48      	ldr	r3, [pc, #288]	@ (800611c <MX_ADC1_Init+0x150>)
 8005ffa:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8005ffe:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV32;
 8006000:	4b46      	ldr	r3, [pc, #280]	@ (800611c <MX_ADC1_Init+0x150>)
 8006002:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8006006:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8006008:	4b44      	ldr	r3, [pc, #272]	@ (800611c <MX_ADC1_Init+0x150>)
 800600a:	2200      	movs	r2, #0
 800600c:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800600e:	4b43      	ldr	r3, [pc, #268]	@ (800611c <MX_ADC1_Init+0x150>)
 8006010:	2200      	movs	r2, #0
 8006012:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8006014:	4b41      	ldr	r3, [pc, #260]	@ (800611c <MX_ADC1_Init+0x150>)
 8006016:	2200      	movs	r2, #0
 8006018:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800601a:	4b40      	ldr	r3, [pc, #256]	@ (800611c <MX_ADC1_Init+0x150>)
 800601c:	2200      	movs	r2, #0
 800601e:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8006020:	4b3e      	ldr	r3, [pc, #248]	@ (800611c <MX_ADC1_Init+0x150>)
 8006022:	2204      	movs	r2, #4
 8006024:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8006026:	4b3d      	ldr	r3, [pc, #244]	@ (800611c <MX_ADC1_Init+0x150>)
 8006028:	2200      	movs	r2, #0
 800602a:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800602c:	4b3b      	ldr	r3, [pc, #236]	@ (800611c <MX_ADC1_Init+0x150>)
 800602e:	2201      	movs	r2, #1
 8006030:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8006032:	4b3a      	ldr	r3, [pc, #232]	@ (800611c <MX_ADC1_Init+0x150>)
 8006034:	2201      	movs	r2, #1
 8006036:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8006038:	4b38      	ldr	r3, [pc, #224]	@ (800611c <MX_ADC1_Init+0x150>)
 800603a:	2200      	movs	r2, #0
 800603c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8006040:	4b36      	ldr	r3, [pc, #216]	@ (800611c <MX_ADC1_Init+0x150>)
 8006042:	2200      	movs	r2, #0
 8006044:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8006046:	4b35      	ldr	r3, [pc, #212]	@ (800611c <MX_ADC1_Init+0x150>)
 8006048:	2200      	movs	r2, #0
 800604a:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800604c:	4b33      	ldr	r3, [pc, #204]	@ (800611c <MX_ADC1_Init+0x150>)
 800604e:	2201      	movs	r2, #1
 8006050:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8006054:	4b31      	ldr	r3, [pc, #196]	@ (800611c <MX_ADC1_Init+0x150>)
 8006056:	2200      	movs	r2, #0
 8006058:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 800605a:	4b30      	ldr	r3, [pc, #192]	@ (800611c <MX_ADC1_Init+0x150>)
 800605c:	2200      	movs	r2, #0
 800605e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8006062:	482e      	ldr	r0, [pc, #184]	@ (800611c <MX_ADC1_Init+0x150>)
 8006064:	f001 fc6c 	bl	8007940 <HAL_ADC_Init>
 8006068:	4603      	mov	r3, r0
 800606a:	2b00      	cmp	r3, #0
 800606c:	d001      	beq.n	8006072 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 800606e:	f000 fcb5 	bl	80069dc <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_DUALMODE_REGSIMULT;
 8006072:	2306      	movs	r3, #6
 8006074:	65fb      	str	r3, [r7, #92]	@ 0x5c
  multimode.DMAAccessMode = ADC_DMAACCESSMODE_12_10_BITS;
 8006076:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800607a:	663b      	str	r3, [r7, #96]	@ 0x60
  multimode.TwoSamplingDelay = ADC_TWOSAMPLINGDELAY_1CYCLE;
 800607c:	2300      	movs	r3, #0
 800607e:	667b      	str	r3, [r7, #100]	@ 0x64
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8006080:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8006084:	4619      	mov	r1, r3
 8006086:	4825      	ldr	r0, [pc, #148]	@ (800611c <MX_ADC1_Init+0x150>)
 8006088:	f003 f8cc 	bl	8009224 <HAL_ADCEx_MultiModeConfigChannel>
 800608c:	4603      	mov	r3, r0
 800608e:	2b00      	cmp	r3, #0
 8006090:	d001      	beq.n	8006096 <MX_ADC1_Init+0xca>
  {
    Error_Handler();
 8006092:	f000 fca3 	bl	80069dc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8006096:	4b22      	ldr	r3, [pc, #136]	@ (8006120 <MX_ADC1_Init+0x154>)
 8006098:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800609a:	2306      	movs	r3, #6
 800609c:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5;
 800609e:	2304      	movs	r3, #4
 80060a0:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80060a2:	237f      	movs	r3, #127	@ 0x7f
 80060a4:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80060a6:	2304      	movs	r3, #4
 80060a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfig.Offset = 0;
 80060aa:	2300      	movs	r3, #0
 80060ac:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80060ae:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80060b2:	4619      	mov	r1, r3
 80060b4:	4819      	ldr	r0, [pc, #100]	@ (800611c <MX_ADC1_Init+0x150>)
 80060b6:	f001 fdff 	bl	8007cb8 <HAL_ADC_ConfigChannel>
 80060ba:	4603      	mov	r3, r0
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d001      	beq.n	80060c4 <MX_ADC1_Init+0xf8>
  {
    Error_Handler();
 80060c0:	f000 fc8c 	bl	80069dc <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_2;
 80060c4:	4b17      	ldr	r3, [pc, #92]	@ (8006124 <MX_ADC1_Init+0x158>)
 80060c6:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 80060c8:	2309      	movs	r3, #9
 80060ca:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_47CYCLES_5;
 80060cc:	2304      	movs	r3, #4
 80060ce:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 80060d0:	237f      	movs	r3, #127	@ 0x7f
 80060d2:	60fb      	str	r3, [r7, #12]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 80060d4:	2304      	movs	r3, #4
 80060d6:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedOffset = 0;
 80060d8:	2300      	movs	r3, #0
 80060da:	617b      	str	r3, [r7, #20]
  sConfigInjected.InjectedNbrOfConversion = 1;
 80060dc:	2301      	movs	r3, #1
 80060de:	623b      	str	r3, [r7, #32]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 80060e0:	2300      	movs	r3, #0
 80060e2:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  sConfigInjected.AutoInjectedConv = DISABLE;
 80060e6:	2300      	movs	r3, #0
 80060e8:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  sConfigInjected.QueueInjectedContext = DISABLE;
 80060ec:	2300      	movs	r3, #0
 80060ee:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 80060f2:	2300      	movs	r3, #0
 80060f4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_NONE;
 80060f6:	2300      	movs	r3, #0
 80060f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigInjected.InjecOversamplingMode = DISABLE;
 80060fa:	2300      	movs	r3, #0
 80060fc:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8006100:	463b      	mov	r3, r7
 8006102:	4619      	mov	r1, r3
 8006104:	4805      	ldr	r0, [pc, #20]	@ (800611c <MX_ADC1_Init+0x150>)
 8006106:	f002 fb61 	bl	80087cc <HAL_ADCEx_InjectedConfigChannel>
 800610a:	4603      	mov	r3, r0
 800610c:	2b00      	cmp	r3, #0
 800610e:	d001      	beq.n	8006114 <MX_ADC1_Init+0x148>
  {
    Error_Handler();
 8006110:	f000 fc64 	bl	80069dc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8006114:	bf00      	nop
 8006116:	3768      	adds	r7, #104	@ 0x68
 8006118:	46bd      	mov	sp, r7
 800611a:	bd80      	pop	{r7, pc}
 800611c:	2000076c 	.word	0x2000076c
 8006120:	32601000 	.word	0x32601000
 8006124:	08600004 	.word	0x08600004

08006128 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8006128:	b580      	push	{r7, lr}
 800612a:	b088      	sub	sp, #32
 800612c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800612e:	463b      	mov	r3, r7
 8006130:	2220      	movs	r2, #32
 8006132:	2100      	movs	r1, #0
 8006134:	4618      	mov	r0, r3
 8006136:	f00a fb63 	bl	8010800 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 800613a:	4b28      	ldr	r3, [pc, #160]	@ (80061dc <MX_ADC2_Init+0xb4>)
 800613c:	4a28      	ldr	r2, [pc, #160]	@ (80061e0 <MX_ADC2_Init+0xb8>)
 800613e:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV32;
 8006140:	4b26      	ldr	r3, [pc, #152]	@ (80061dc <MX_ADC2_Init+0xb4>)
 8006142:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8006146:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8006148:	4b24      	ldr	r3, [pc, #144]	@ (80061dc <MX_ADC2_Init+0xb4>)
 800614a:	2200      	movs	r2, #0
 800614c:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800614e:	4b23      	ldr	r3, [pc, #140]	@ (80061dc <MX_ADC2_Init+0xb4>)
 8006150:	2200      	movs	r2, #0
 8006152:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8006154:	4b21      	ldr	r3, [pc, #132]	@ (80061dc <MX_ADC2_Init+0xb4>)
 8006156:	2200      	movs	r2, #0
 8006158:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800615a:	4b20      	ldr	r3, [pc, #128]	@ (80061dc <MX_ADC2_Init+0xb4>)
 800615c:	2200      	movs	r2, #0
 800615e:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8006160:	4b1e      	ldr	r3, [pc, #120]	@ (80061dc <MX_ADC2_Init+0xb4>)
 8006162:	2204      	movs	r2, #4
 8006164:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8006166:	4b1d      	ldr	r3, [pc, #116]	@ (80061dc <MX_ADC2_Init+0xb4>)
 8006168:	2200      	movs	r2, #0
 800616a:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = ENABLE;
 800616c:	4b1b      	ldr	r3, [pc, #108]	@ (80061dc <MX_ADC2_Init+0xb4>)
 800616e:	2201      	movs	r2, #1
 8006170:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 8006172:	4b1a      	ldr	r3, [pc, #104]	@ (80061dc <MX_ADC2_Init+0xb4>)
 8006174:	2201      	movs	r2, #1
 8006176:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8006178:	4b18      	ldr	r3, [pc, #96]	@ (80061dc <MX_ADC2_Init+0xb4>)
 800617a:	2200      	movs	r2, #0
 800617c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8006180:	4b16      	ldr	r3, [pc, #88]	@ (80061dc <MX_ADC2_Init+0xb4>)
 8006182:	2200      	movs	r2, #0
 8006184:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8006188:	4b14      	ldr	r3, [pc, #80]	@ (80061dc <MX_ADC2_Init+0xb4>)
 800618a:	2200      	movs	r2, #0
 800618c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 800618e:	4b13      	ldr	r3, [pc, #76]	@ (80061dc <MX_ADC2_Init+0xb4>)
 8006190:	2200      	movs	r2, #0
 8006192:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8006196:	4811      	ldr	r0, [pc, #68]	@ (80061dc <MX_ADC2_Init+0xb4>)
 8006198:	f001 fbd2 	bl	8007940 <HAL_ADC_Init>
 800619c:	4603      	mov	r3, r0
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d001      	beq.n	80061a6 <MX_ADC2_Init+0x7e>
  {
    Error_Handler();
 80061a2:	f000 fc1b 	bl	80069dc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 80061a6:	4b0f      	ldr	r3, [pc, #60]	@ (80061e4 <MX_ADC2_Init+0xbc>)
 80061a8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80061aa:	2306      	movs	r3, #6
 80061ac:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5;
 80061ae:	2304      	movs	r3, #4
 80061b0:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80061b2:	237f      	movs	r3, #127	@ 0x7f
 80061b4:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80061b6:	2304      	movs	r3, #4
 80061b8:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80061ba:	2300      	movs	r3, #0
 80061bc:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80061be:	463b      	mov	r3, r7
 80061c0:	4619      	mov	r1, r3
 80061c2:	4806      	ldr	r0, [pc, #24]	@ (80061dc <MX_ADC2_Init+0xb4>)
 80061c4:	f001 fd78 	bl	8007cb8 <HAL_ADC_ConfigChannel>
 80061c8:	4603      	mov	r3, r0
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d001      	beq.n	80061d2 <MX_ADC2_Init+0xaa>
  {
    Error_Handler();
 80061ce:	f000 fc05 	bl	80069dc <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80061d2:	bf00      	nop
 80061d4:	3720      	adds	r7, #32
 80061d6:	46bd      	mov	sp, r7
 80061d8:	bd80      	pop	{r7, pc}
 80061da:	bf00      	nop
 80061dc:	200007d8 	.word	0x200007d8
 80061e0:	50000100 	.word	0x50000100
 80061e4:	32601000 	.word	0x32601000

080061e8 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80061e8:	b580      	push	{r7, lr}
 80061ea:	b0a2      	sub	sp, #136	@ 0x88
 80061ec:	af00      	add	r7, sp, #0
 80061ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80061f0:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80061f4:	2200      	movs	r2, #0
 80061f6:	601a      	str	r2, [r3, #0]
 80061f8:	605a      	str	r2, [r3, #4]
 80061fa:	609a      	str	r2, [r3, #8]
 80061fc:	60da      	str	r2, [r3, #12]
 80061fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8006200:	f107 0320 	add.w	r3, r7, #32
 8006204:	2254      	movs	r2, #84	@ 0x54
 8006206:	2100      	movs	r1, #0
 8006208:	4618      	mov	r0, r3
 800620a:	f00a faf9 	bl	8010800 <memset>
  if(adcHandle->Instance==ADC1)
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006216:	f040 8082 	bne.w	800631e <HAL_ADC_MspInit+0x136>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800621a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800621e:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8006220:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8006224:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8006226:	f107 0320 	add.w	r3, r7, #32
 800622a:	4618      	mov	r0, r3
 800622c:	f005 f9da 	bl	800b5e4 <HAL_RCCEx_PeriphCLKConfig>
 8006230:	4603      	mov	r3, r0
 8006232:	2b00      	cmp	r3, #0
 8006234:	d001      	beq.n	800623a <HAL_ADC_MspInit+0x52>
    {
      Error_Handler();
 8006236:	f000 fbd1 	bl	80069dc <Error_Handler>
    }

    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 800623a:	4b5c      	ldr	r3, [pc, #368]	@ (80063ac <HAL_ADC_MspInit+0x1c4>)
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	3301      	adds	r3, #1
 8006240:	4a5a      	ldr	r2, [pc, #360]	@ (80063ac <HAL_ADC_MspInit+0x1c4>)
 8006242:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8006244:	4b59      	ldr	r3, [pc, #356]	@ (80063ac <HAL_ADC_MspInit+0x1c4>)
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	2b01      	cmp	r3, #1
 800624a:	d10b      	bne.n	8006264 <HAL_ADC_MspInit+0x7c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800624c:	4b58      	ldr	r3, [pc, #352]	@ (80063b0 <HAL_ADC_MspInit+0x1c8>)
 800624e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006250:	4a57      	ldr	r2, [pc, #348]	@ (80063b0 <HAL_ADC_MspInit+0x1c8>)
 8006252:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8006256:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006258:	4b55      	ldr	r3, [pc, #340]	@ (80063b0 <HAL_ADC_MspInit+0x1c8>)
 800625a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800625c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006260:	61fb      	str	r3, [r7, #28]
 8006262:	69fb      	ldr	r3, [r7, #28]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006264:	4b52      	ldr	r3, [pc, #328]	@ (80063b0 <HAL_ADC_MspInit+0x1c8>)
 8006266:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006268:	4a51      	ldr	r2, [pc, #324]	@ (80063b0 <HAL_ADC_MspInit+0x1c8>)
 800626a:	f043 0301 	orr.w	r3, r3, #1
 800626e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006270:	4b4f      	ldr	r3, [pc, #316]	@ (80063b0 <HAL_ADC_MspInit+0x1c8>)
 8006272:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006274:	f003 0301 	and.w	r3, r3, #1
 8006278:	61bb      	str	r3, [r7, #24]
 800627a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800627c:	4b4c      	ldr	r3, [pc, #304]	@ (80063b0 <HAL_ADC_MspInit+0x1c8>)
 800627e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006280:	4a4b      	ldr	r2, [pc, #300]	@ (80063b0 <HAL_ADC_MspInit+0x1c8>)
 8006282:	f043 0302 	orr.w	r3, r3, #2
 8006286:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006288:	4b49      	ldr	r3, [pc, #292]	@ (80063b0 <HAL_ADC_MspInit+0x1c8>)
 800628a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800628c:	f003 0302 	and.w	r3, r3, #2
 8006290:	617b      	str	r3, [r7, #20]
 8006292:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN2
    PB1     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = J1772_PP_Pin;
 8006294:	2302      	movs	r3, #2
 8006296:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006298:	2303      	movs	r3, #3
 800629a:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800629c:	2300      	movs	r3, #0
 800629e:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(J1772_PP_GPIO_Port, &GPIO_InitStruct);
 80062a0:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80062a4:	4619      	mov	r1, r3
 80062a6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80062aa:	f004 fa1f 	bl	800a6ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CURRENT_SENSOR_LOW_Pin;
 80062ae:	2302      	movs	r3, #2
 80062b0:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80062b2:	2303      	movs	r3, #3
 80062b4:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80062b6:	2300      	movs	r3, #0
 80062b8:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(CURRENT_SENSOR_LOW_GPIO_Port, &GPIO_InitStruct);
 80062ba:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80062be:	4619      	mov	r1, r3
 80062c0:	483c      	ldr	r0, [pc, #240]	@ (80063b4 <HAL_ADC_MspInit+0x1cc>)
 80062c2:	f004 fa13 	bl	800a6ec <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80062c6:	4b3c      	ldr	r3, [pc, #240]	@ (80063b8 <HAL_ADC_MspInit+0x1d0>)
 80062c8:	4a3c      	ldr	r2, [pc, #240]	@ (80063bc <HAL_ADC_MspInit+0x1d4>)
 80062ca:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80062cc:	4b3a      	ldr	r3, [pc, #232]	@ (80063b8 <HAL_ADC_MspInit+0x1d0>)
 80062ce:	2205      	movs	r2, #5
 80062d0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80062d2:	4b39      	ldr	r3, [pc, #228]	@ (80063b8 <HAL_ADC_MspInit+0x1d0>)
 80062d4:	2200      	movs	r2, #0
 80062d6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80062d8:	4b37      	ldr	r3, [pc, #220]	@ (80063b8 <HAL_ADC_MspInit+0x1d0>)
 80062da:	2200      	movs	r2, #0
 80062dc:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80062de:	4b36      	ldr	r3, [pc, #216]	@ (80063b8 <HAL_ADC_MspInit+0x1d0>)
 80062e0:	2280      	movs	r2, #128	@ 0x80
 80062e2:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80062e4:	4b34      	ldr	r3, [pc, #208]	@ (80063b8 <HAL_ADC_MspInit+0x1d0>)
 80062e6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80062ea:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80062ec:	4b32      	ldr	r3, [pc, #200]	@ (80063b8 <HAL_ADC_MspInit+0x1d0>)
 80062ee:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80062f2:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80062f4:	4b30      	ldr	r3, [pc, #192]	@ (80063b8 <HAL_ADC_MspInit+0x1d0>)
 80062f6:	2220      	movs	r2, #32
 80062f8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80062fa:	4b2f      	ldr	r3, [pc, #188]	@ (80063b8 <HAL_ADC_MspInit+0x1d0>)
 80062fc:	2200      	movs	r2, #0
 80062fe:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8006300:	482d      	ldr	r0, [pc, #180]	@ (80063b8 <HAL_ADC_MspInit+0x1d0>)
 8006302:	f003 f9a7 	bl	8009654 <HAL_DMA_Init>
 8006306:	4603      	mov	r3, r0
 8006308:	2b00      	cmp	r3, #0
 800630a:	d001      	beq.n	8006310 <HAL_ADC_MspInit+0x128>
    {
      Error_Handler();
 800630c:	f000 fb66 	bl	80069dc <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	4a29      	ldr	r2, [pc, #164]	@ (80063b8 <HAL_ADC_MspInit+0x1d0>)
 8006314:	655a      	str	r2, [r3, #84]	@ 0x54
 8006316:	4a28      	ldr	r2, [pc, #160]	@ (80063b8 <HAL_ADC_MspInit+0x1d0>)
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 800631c:	e041      	b.n	80063a2 <HAL_ADC_MspInit+0x1ba>
  else if(adcHandle->Instance==ADC2)
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	4a27      	ldr	r2, [pc, #156]	@ (80063c0 <HAL_ADC_MspInit+0x1d8>)
 8006324:	4293      	cmp	r3, r2
 8006326:	d13c      	bne.n	80063a2 <HAL_ADC_MspInit+0x1ba>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8006328:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800632c:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800632e:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8006332:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8006334:	f107 0320 	add.w	r3, r7, #32
 8006338:	4618      	mov	r0, r3
 800633a:	f005 f953 	bl	800b5e4 <HAL_RCCEx_PeriphCLKConfig>
 800633e:	4603      	mov	r3, r0
 8006340:	2b00      	cmp	r3, #0
 8006342:	d001      	beq.n	8006348 <HAL_ADC_MspInit+0x160>
      Error_Handler();
 8006344:	f000 fb4a 	bl	80069dc <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8006348:	4b18      	ldr	r3, [pc, #96]	@ (80063ac <HAL_ADC_MspInit+0x1c4>)
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	3301      	adds	r3, #1
 800634e:	4a17      	ldr	r2, [pc, #92]	@ (80063ac <HAL_ADC_MspInit+0x1c4>)
 8006350:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8006352:	4b16      	ldr	r3, [pc, #88]	@ (80063ac <HAL_ADC_MspInit+0x1c4>)
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	2b01      	cmp	r3, #1
 8006358:	d10b      	bne.n	8006372 <HAL_ADC_MspInit+0x18a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800635a:	4b15      	ldr	r3, [pc, #84]	@ (80063b0 <HAL_ADC_MspInit+0x1c8>)
 800635c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800635e:	4a14      	ldr	r2, [pc, #80]	@ (80063b0 <HAL_ADC_MspInit+0x1c8>)
 8006360:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8006364:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006366:	4b12      	ldr	r3, [pc, #72]	@ (80063b0 <HAL_ADC_MspInit+0x1c8>)
 8006368:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800636a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800636e:	613b      	str	r3, [r7, #16]
 8006370:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006372:	4b0f      	ldr	r3, [pc, #60]	@ (80063b0 <HAL_ADC_MspInit+0x1c8>)
 8006374:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006376:	4a0e      	ldr	r2, [pc, #56]	@ (80063b0 <HAL_ADC_MspInit+0x1c8>)
 8006378:	f043 0302 	orr.w	r3, r3, #2
 800637c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800637e:	4b0c      	ldr	r3, [pc, #48]	@ (80063b0 <HAL_ADC_MspInit+0x1c8>)
 8006380:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006382:	f003 0302 	and.w	r3, r3, #2
 8006386:	60fb      	str	r3, [r7, #12]
 8006388:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = CURRENT_SENSOR_HIGH_Pin;
 800638a:	2304      	movs	r3, #4
 800638c:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800638e:	2303      	movs	r3, #3
 8006390:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006392:	2300      	movs	r3, #0
 8006394:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(CURRENT_SENSOR_HIGH_GPIO_Port, &GPIO_InitStruct);
 8006396:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800639a:	4619      	mov	r1, r3
 800639c:	4805      	ldr	r0, [pc, #20]	@ (80063b4 <HAL_ADC_MspInit+0x1cc>)
 800639e:	f004 f9a5 	bl	800a6ec <HAL_GPIO_Init>
}
 80063a2:	bf00      	nop
 80063a4:	3788      	adds	r7, #136	@ 0x88
 80063a6:	46bd      	mov	sp, r7
 80063a8:	bd80      	pop	{r7, pc}
 80063aa:	bf00      	nop
 80063ac:	200008a4 	.word	0x200008a4
 80063b0:	40021000 	.word	0x40021000
 80063b4:	48000400 	.word	0x48000400
 80063b8:	20000844 	.word	0x20000844
 80063bc:	40020008 	.word	0x40020008
 80063c0:	50000100 	.word	0x50000100

080063c4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80063c4:	b580      	push	{r7, lr}
 80063c6:	b082      	sub	sp, #8
 80063c8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80063ca:	4b12      	ldr	r3, [pc, #72]	@ (8006414 <MX_DMA_Init+0x50>)
 80063cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80063ce:	4a11      	ldr	r2, [pc, #68]	@ (8006414 <MX_DMA_Init+0x50>)
 80063d0:	f043 0304 	orr.w	r3, r3, #4
 80063d4:	6493      	str	r3, [r2, #72]	@ 0x48
 80063d6:	4b0f      	ldr	r3, [pc, #60]	@ (8006414 <MX_DMA_Init+0x50>)
 80063d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80063da:	f003 0304 	and.w	r3, r3, #4
 80063de:	607b      	str	r3, [r7, #4]
 80063e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80063e2:	4b0c      	ldr	r3, [pc, #48]	@ (8006414 <MX_DMA_Init+0x50>)
 80063e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80063e6:	4a0b      	ldr	r2, [pc, #44]	@ (8006414 <MX_DMA_Init+0x50>)
 80063e8:	f043 0301 	orr.w	r3, r3, #1
 80063ec:	6493      	str	r3, [r2, #72]	@ 0x48
 80063ee:	4b09      	ldr	r3, [pc, #36]	@ (8006414 <MX_DMA_Init+0x50>)
 80063f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80063f2:	f003 0301 	and.w	r3, r3, #1
 80063f6:	603b      	str	r3, [r7, #0]
 80063f8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 3, 0);
 80063fa:	2200      	movs	r2, #0
 80063fc:	2103      	movs	r1, #3
 80063fe:	200b      	movs	r0, #11
 8006400:	f003 f8f3 	bl	80095ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8006404:	200b      	movs	r0, #11
 8006406:	f003 f90a 	bl	800961e <HAL_NVIC_EnableIRQ>

}
 800640a:	bf00      	nop
 800640c:	3708      	adds	r7, #8
 800640e:	46bd      	mov	sp, r7
 8006410:	bd80      	pop	{r7, pc}
 8006412:	bf00      	nop
 8006414:	40021000 	.word	0x40021000

08006418 <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8006418:	b580      	push	{r7, lr}
 800641a:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 800641c:	4b1f      	ldr	r3, [pc, #124]	@ (800649c <MX_FDCAN1_Init+0x84>)
 800641e:	4a20      	ldr	r2, [pc, #128]	@ (80064a0 <MX_FDCAN1_Init+0x88>)
 8006420:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8006422:	4b1e      	ldr	r3, [pc, #120]	@ (800649c <MX_FDCAN1_Init+0x84>)
 8006424:	2200      	movs	r2, #0
 8006426:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8006428:	4b1c      	ldr	r3, [pc, #112]	@ (800649c <MX_FDCAN1_Init+0x84>)
 800642a:	2200      	movs	r2, #0
 800642c:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 800642e:	4b1b      	ldr	r3, [pc, #108]	@ (800649c <MX_FDCAN1_Init+0x84>)
 8006430:	2200      	movs	r2, #0
 8006432:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = ENABLE;
 8006434:	4b19      	ldr	r3, [pc, #100]	@ (800649c <MX_FDCAN1_Init+0x84>)
 8006436:	2201      	movs	r2, #1
 8006438:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 800643a:	4b18      	ldr	r3, [pc, #96]	@ (800649c <MX_FDCAN1_Init+0x84>)
 800643c:	2200      	movs	r2, #0
 800643e:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8006440:	4b16      	ldr	r3, [pc, #88]	@ (800649c <MX_FDCAN1_Init+0x84>)
 8006442:	2200      	movs	r2, #0
 8006444:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 20;
 8006446:	4b15      	ldr	r3, [pc, #84]	@ (800649c <MX_FDCAN1_Init+0x84>)
 8006448:	2214      	movs	r2, #20
 800644a:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 3;
 800644c:	4b13      	ldr	r3, [pc, #76]	@ (800649c <MX_FDCAN1_Init+0x84>)
 800644e:	2203      	movs	r2, #3
 8006450:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 13;
 8006452:	4b12      	ldr	r3, [pc, #72]	@ (800649c <MX_FDCAN1_Init+0x84>)
 8006454:	220d      	movs	r2, #13
 8006456:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 3;
 8006458:	4b10      	ldr	r3, [pc, #64]	@ (800649c <MX_FDCAN1_Init+0x84>)
 800645a:	2203      	movs	r2, #3
 800645c:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 20;
 800645e:	4b0f      	ldr	r3, [pc, #60]	@ (800649c <MX_FDCAN1_Init+0x84>)
 8006460:	2214      	movs	r2, #20
 8006462:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 3;
 8006464:	4b0d      	ldr	r3, [pc, #52]	@ (800649c <MX_FDCAN1_Init+0x84>)
 8006466:	2203      	movs	r2, #3
 8006468:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 13;
 800646a:	4b0c      	ldr	r3, [pc, #48]	@ (800649c <MX_FDCAN1_Init+0x84>)
 800646c:	220d      	movs	r2, #13
 800646e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 3;
 8006470:	4b0a      	ldr	r3, [pc, #40]	@ (800649c <MX_FDCAN1_Init+0x84>)
 8006472:	2203      	movs	r2, #3
 8006474:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 1;
 8006476:	4b09      	ldr	r3, [pc, #36]	@ (800649c <MX_FDCAN1_Init+0x84>)
 8006478:	2201      	movs	r2, #1
 800647a:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 1;
 800647c:	4b07      	ldr	r3, [pc, #28]	@ (800649c <MX_FDCAN1_Init+0x84>)
 800647e:	2201      	movs	r2, #1
 8006480:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8006482:	4b06      	ldr	r3, [pc, #24]	@ (800649c <MX_FDCAN1_Init+0x84>)
 8006484:	2200      	movs	r2, #0
 8006486:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8006488:	4804      	ldr	r0, [pc, #16]	@ (800649c <MX_FDCAN1_Init+0x84>)
 800648a:	f003 fa9d 	bl	80099c8 <HAL_FDCAN_Init>
 800648e:	4603      	mov	r3, r0
 8006490:	2b00      	cmp	r3, #0
 8006492:	d001      	beq.n	8006498 <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 8006494:	f000 faa2 	bl	80069dc <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8006498:	bf00      	nop
 800649a:	bd80      	pop	{r7, pc}
 800649c:	200008a8 	.word	0x200008a8
 80064a0:	40006400 	.word	0x40006400

080064a4 <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 80064a4:	b580      	push	{r7, lr}
 80064a6:	b09e      	sub	sp, #120	@ 0x78
 80064a8:	af00      	add	r7, sp, #0
 80064aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80064ac:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80064b0:	2200      	movs	r2, #0
 80064b2:	601a      	str	r2, [r3, #0]
 80064b4:	605a      	str	r2, [r3, #4]
 80064b6:	609a      	str	r2, [r3, #8]
 80064b8:	60da      	str	r2, [r3, #12]
 80064ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80064bc:	f107 0310 	add.w	r3, r7, #16
 80064c0:	2254      	movs	r2, #84	@ 0x54
 80064c2:	2100      	movs	r1, #0
 80064c4:	4618      	mov	r0, r3
 80064c6:	f00a f99b 	bl	8010800 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	4a24      	ldr	r2, [pc, #144]	@ (8006560 <HAL_FDCAN_MspInit+0xbc>)
 80064d0:	4293      	cmp	r3, r2
 80064d2:	d141      	bne.n	8006558 <HAL_FDCAN_MspInit+0xb4>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80064d4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80064d8:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 80064da:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80064de:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80064e0:	f107 0310 	add.w	r3, r7, #16
 80064e4:	4618      	mov	r0, r3
 80064e6:	f005 f87d 	bl	800b5e4 <HAL_RCCEx_PeriphCLKConfig>
 80064ea:	4603      	mov	r3, r0
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d001      	beq.n	80064f4 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 80064f0:	f000 fa74 	bl	80069dc <Error_Handler>
    }

    /* FDCAN1 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 80064f4:	4b1b      	ldr	r3, [pc, #108]	@ (8006564 <HAL_FDCAN_MspInit+0xc0>)
 80064f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064f8:	4a1a      	ldr	r2, [pc, #104]	@ (8006564 <HAL_FDCAN_MspInit+0xc0>)
 80064fa:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80064fe:	6593      	str	r3, [r2, #88]	@ 0x58
 8006500:	4b18      	ldr	r3, [pc, #96]	@ (8006564 <HAL_FDCAN_MspInit+0xc0>)
 8006502:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006504:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006508:	60fb      	str	r3, [r7, #12]
 800650a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800650c:	4b15      	ldr	r3, [pc, #84]	@ (8006564 <HAL_FDCAN_MspInit+0xc0>)
 800650e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006510:	4a14      	ldr	r2, [pc, #80]	@ (8006564 <HAL_FDCAN_MspInit+0xc0>)
 8006512:	f043 0301 	orr.w	r3, r3, #1
 8006516:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006518:	4b12      	ldr	r3, [pc, #72]	@ (8006564 <HAL_FDCAN_MspInit+0xc0>)
 800651a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800651c:	f003 0301 	and.w	r3, r3, #1
 8006520:	60bb      	str	r3, [r7, #8]
 8006522:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8006524:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8006528:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800652a:	2302      	movs	r3, #2
 800652c:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800652e:	2300      	movs	r3, #0
 8006530:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006532:	2300      	movs	r3, #0
 8006534:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8006536:	2309      	movs	r3, #9
 8006538:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800653a:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800653e:	4619      	mov	r1, r3
 8006540:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006544:	f004 f8d2 	bl	800a6ec <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 8006548:	2200      	movs	r2, #0
 800654a:	2100      	movs	r1, #0
 800654c:	2015      	movs	r0, #21
 800654e:	f003 f84c 	bl	80095ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8006552:	2015      	movs	r0, #21
 8006554:	f003 f863 	bl	800961e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 8006558:	bf00      	nop
 800655a:	3778      	adds	r7, #120	@ 0x78
 800655c:	46bd      	mov	sp, r7
 800655e:	bd80      	pop	{r7, pc}
 8006560:	40006400 	.word	0x40006400
 8006564:	40021000 	.word	0x40021000

08006568 <configureFDCAN_TxMessage_STD>:
}

/* USER CODE BEGIN 1 */
FDCAN_BMS_CONTEXT FDCAN_BMS;

void configureFDCAN_TxMessage_STD(FDCAN_TxHeaderTypeDef* tx_msg, uint32_t std_id) {
 8006568:	b480      	push	{r7}
 800656a:	b083      	sub	sp, #12
 800656c:	af00      	add	r7, sp, #0
 800656e:	6078      	str	r0, [r7, #4]
 8006570:	6039      	str	r1, [r7, #0]
	tx_msg->Identifier = std_id;
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	683a      	ldr	r2, [r7, #0]
 8006576:	601a      	str	r2, [r3, #0]
	tx_msg->IdType = FDCAN_STANDARD_ID;
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	2200      	movs	r2, #0
 800657c:	605a      	str	r2, [r3, #4]
	tx_msg->TxFrameType = FDCAN_DATA_FRAME;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	2200      	movs	r2, #0
 8006582:	609a      	str	r2, [r3, #8]
	tx_msg->DataLength = FDCAN_DLC_BYTES_8;
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	2208      	movs	r2, #8
 8006588:	60da      	str	r2, [r3, #12]
	tx_msg->ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	2200      	movs	r2, #0
 800658e:	611a      	str	r2, [r3, #16]
	tx_msg->BitRateSwitch = FDCAN_BRS_OFF;
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	2200      	movs	r2, #0
 8006594:	615a      	str	r2, [r3, #20]
	tx_msg->FDFormat = FDCAN_CLASSIC_CAN;
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	2200      	movs	r2, #0
 800659a:	619a      	str	r2, [r3, #24]
	tx_msg->TxEventFifoControl = FDCAN_STORE_TX_EVENTS;
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80065a2:	61da      	str	r2, [r3, #28]
	tx_msg->MessageMarker = 0;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	2200      	movs	r2, #0
 80065a8:	621a      	str	r2, [r3, #32]
}
 80065aa:	bf00      	nop
 80065ac:	370c      	adds	r7, #12
 80065ae:	46bd      	mov	sp, r7
 80065b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b4:	4770      	bx	lr
	...

080065b8 <HAL_FDCAN_RxFifo0Callback>:
FDCAN_RxHeaderTypeDef BMS_RxHeader;
uint8_t BMS_RxData[8];
uint32_t fdcan_rx_count;

void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 80065b8:	b580      	push	{r7, lr}
 80065ba:	b082      	sub	sp, #8
 80065bc:	af00      	add	r7, sp, #0
 80065be:	6078      	str	r0, [r7, #4]
 80065c0:	6039      	str	r1, [r7, #0]
	if (RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE)
 80065c2:	683b      	ldr	r3, [r7, #0]
 80065c4:	f003 0301 	and.w	r3, r3, #1
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d00c      	beq.n	80065e6 <HAL_FDCAN_RxFifo0Callback+0x2e>
	{
		if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &BMS_RxHeader, BMS_RxData) != HAL_OK) {
 80065cc:	4b08      	ldr	r3, [pc, #32]	@ (80065f0 <HAL_FDCAN_RxFifo0Callback+0x38>)
 80065ce:	4a09      	ldr	r2, [pc, #36]	@ (80065f4 <HAL_FDCAN_RxFifo0Callback+0x3c>)
 80065d0:	2140      	movs	r1, #64	@ 0x40
 80065d2:	6878      	ldr	r0, [r7, #4]
 80065d4:	f003 fc18 	bl	8009e08 <HAL_FDCAN_GetRxMessage>
			// TODO
		}

		fdcan_rx_count++;
 80065d8:	4b07      	ldr	r3, [pc, #28]	@ (80065f8 <HAL_FDCAN_RxFifo0Callback+0x40>)
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	3301      	adds	r3, #1
 80065de:	4a06      	ldr	r2, [pc, #24]	@ (80065f8 <HAL_FDCAN_RxFifo0Callback+0x40>)
 80065e0:	6013      	str	r3, [r2, #0]
		BMS_CAN_RxHandler();
 80065e2:	f000 f80d 	bl	8006600 <BMS_CAN_RxHandler>
	}
}
 80065e6:	bf00      	nop
 80065e8:	3708      	adds	r7, #8
 80065ea:	46bd      	mov	sp, r7
 80065ec:	bd80      	pop	{r7, pc}
 80065ee:	bf00      	nop
 80065f0:	20000934 	.word	0x20000934
 80065f4:	2000090c 	.word	0x2000090c
 80065f8:	2000093c 	.word	0x2000093c
 80065fc:	00000000 	.word	0x00000000

08006600 <BMS_CAN_RxHandler>:

void BMS_CAN_RxHandler() {
 8006600:	b580      	push	{r7, lr}
 8006602:	b082      	sub	sp, #8
 8006604:	af00      	add	r7, sp, #0
	uint32_t msg_id = BMS_RxHeader.Identifier;
 8006606:	4b22      	ldr	r3, [pc, #136]	@ (8006690 <BMS_CAN_RxHandler+0x90>)
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	607b      	str	r3, [r7, #4]
	switch (msg_id) {
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	4a21      	ldr	r2, [pc, #132]	@ (8006694 <BMS_CAN_RxHandler+0x94>)
 8006610:	4293      	cmp	r3, r2
 8006612:	d00c      	beq.n	800662e <BMS_CAN_RxHandler+0x2e>
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	4a1f      	ldr	r2, [pc, #124]	@ (8006694 <BMS_CAN_RxHandler+0x94>)
 8006618:	4293      	cmp	r3, r2
 800661a:	d82e      	bhi.n	800667a <BMS_CAN_RxHandler+0x7a>
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	2ba7      	cmp	r3, #167	@ 0xa7
 8006620:	d00d      	beq.n	800663e <BMS_CAN_RxHandler+0x3e>
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	f240 62b3 	movw	r2, #1715	@ 0x6b3
 8006628:	4293      	cmp	r3, r2
 800662a:	d003      	beq.n	8006634 <BMS_CAN_RxHandler+0x34>
	case INVERTER_VOLTAGE_RX_ID:
		int16_t inverter_dc_volts_raw = (int16_t) ((BMS_RxData[1] << 8) | BMS_RxData[0]);
		inverter_dc_volts = inverter_dc_volts_raw*0.1;
		break;
	}
}
 800662c:	e025      	b.n	800667a <BMS_CAN_RxHandler+0x7a>
		parseChargerBroadcast();
 800662e:	f7ff fc63 	bl	8005ef8 <parseChargerBroadcast>
		break;
 8006632:	e022      	b.n	800667a <BMS_CAN_RxHandler+0x7a>
		prechargeStart();
 8006634:	f000 fa1e 	bl	8006a74 <prechargeStart>
		prechargeSequence();
 8006638:	f000 fa4c 	bl	8006ad4 <prechargeSequence>
		break;
 800663c:	e01d      	b.n	800667a <BMS_CAN_RxHandler+0x7a>
		int16_t inverter_dc_volts_raw = (int16_t) ((BMS_RxData[1] << 8) | BMS_RxData[0]);
 800663e:	4b16      	ldr	r3, [pc, #88]	@ (8006698 <BMS_CAN_RxHandler+0x98>)
 8006640:	785b      	ldrb	r3, [r3, #1]
 8006642:	b21b      	sxth	r3, r3
 8006644:	021b      	lsls	r3, r3, #8
 8006646:	b21a      	sxth	r2, r3
 8006648:	4b13      	ldr	r3, [pc, #76]	@ (8006698 <BMS_CAN_RxHandler+0x98>)
 800664a:	781b      	ldrb	r3, [r3, #0]
 800664c:	b21b      	sxth	r3, r3
 800664e:	4313      	orrs	r3, r2
 8006650:	807b      	strh	r3, [r7, #2]
		inverter_dc_volts = inverter_dc_volts_raw*0.1;
 8006652:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8006656:	4618      	mov	r0, r3
 8006658:	f7f9 ff6c 	bl	8000534 <__aeabi_i2d>
 800665c:	a30a      	add	r3, pc, #40	@ (adr r3, 8006688 <BMS_CAN_RxHandler+0x88>)
 800665e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006662:	f7f9 ffd1 	bl	8000608 <__aeabi_dmul>
 8006666:	4602      	mov	r2, r0
 8006668:	460b      	mov	r3, r1
 800666a:	4610      	mov	r0, r2
 800666c:	4619      	mov	r1, r3
 800666e:	f7fa fac3 	bl	8000bf8 <__aeabi_d2f>
 8006672:	4603      	mov	r3, r0
 8006674:	4a09      	ldr	r2, [pc, #36]	@ (800669c <BMS_CAN_RxHandler+0x9c>)
 8006676:	6013      	str	r3, [r2, #0]
		break;
 8006678:	bf00      	nop
}
 800667a:	bf00      	nop
 800667c:	3708      	adds	r7, #8
 800667e:	46bd      	mov	sp, r7
 8006680:	bd80      	pop	{r7, pc}
 8006682:	bf00      	nop
 8006684:	f3af 8000 	nop.w
 8006688:	9999999a 	.word	0x9999999a
 800668c:	3fb99999 	.word	0x3fb99999
 8006690:	2000090c 	.word	0x2000090c
 8006694:	18ff50e5 	.word	0x18ff50e5
 8006698:	20000934 	.word	0x20000934
 800669c:	20000940 	.word	0x20000940

080066a0 <MX_GPIO_Init>:
        * EVENT_OUT
        * EXTI
     PB1   ------> SharedAnalog_PB1
*/
void MX_GPIO_Init(void)
{
 80066a0:	b580      	push	{r7, lr}
 80066a2:	b08a      	sub	sp, #40	@ 0x28
 80066a4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80066a6:	f107 0314 	add.w	r3, r7, #20
 80066aa:	2200      	movs	r2, #0
 80066ac:	601a      	str	r2, [r3, #0]
 80066ae:	605a      	str	r2, [r3, #4]
 80066b0:	609a      	str	r2, [r3, #8]
 80066b2:	60da      	str	r2, [r3, #12]
 80066b4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80066b6:	4b4e      	ldr	r3, [pc, #312]	@ (80067f0 <MX_GPIO_Init+0x150>)
 80066b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80066ba:	4a4d      	ldr	r2, [pc, #308]	@ (80067f0 <MX_GPIO_Init+0x150>)
 80066bc:	f043 0304 	orr.w	r3, r3, #4
 80066c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80066c2:	4b4b      	ldr	r3, [pc, #300]	@ (80067f0 <MX_GPIO_Init+0x150>)
 80066c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80066c6:	f003 0304 	and.w	r3, r3, #4
 80066ca:	613b      	str	r3, [r7, #16]
 80066cc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80066ce:	4b48      	ldr	r3, [pc, #288]	@ (80067f0 <MX_GPIO_Init+0x150>)
 80066d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80066d2:	4a47      	ldr	r2, [pc, #284]	@ (80067f0 <MX_GPIO_Init+0x150>)
 80066d4:	f043 0320 	orr.w	r3, r3, #32
 80066d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80066da:	4b45      	ldr	r3, [pc, #276]	@ (80067f0 <MX_GPIO_Init+0x150>)
 80066dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80066de:	f003 0320 	and.w	r3, r3, #32
 80066e2:	60fb      	str	r3, [r7, #12]
 80066e4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80066e6:	4b42      	ldr	r3, [pc, #264]	@ (80067f0 <MX_GPIO_Init+0x150>)
 80066e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80066ea:	4a41      	ldr	r2, [pc, #260]	@ (80067f0 <MX_GPIO_Init+0x150>)
 80066ec:	f043 0301 	orr.w	r3, r3, #1
 80066f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80066f2:	4b3f      	ldr	r3, [pc, #252]	@ (80067f0 <MX_GPIO_Init+0x150>)
 80066f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80066f6:	f003 0301 	and.w	r3, r3, #1
 80066fa:	60bb      	str	r3, [r7, #8]
 80066fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80066fe:	4b3c      	ldr	r3, [pc, #240]	@ (80067f0 <MX_GPIO_Init+0x150>)
 8006700:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006702:	4a3b      	ldr	r2, [pc, #236]	@ (80067f0 <MX_GPIO_Init+0x150>)
 8006704:	f043 0302 	orr.w	r3, r3, #2
 8006708:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800670a:	4b39      	ldr	r3, [pc, #228]	@ (80067f0 <MX_GPIO_Init+0x150>)
 800670c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800670e:	f003 0302 	and.w	r3, r3, #2
 8006712:	607b      	str	r3, [r7, #4]
 8006714:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NEG_AIR_GND_Pin|POS_AIR_GND_Pin|PRECHARGE_Pin, GPIO_PIN_RESET);
 8006716:	2200      	movs	r2, #0
 8006718:	210b      	movs	r1, #11
 800671a:	4836      	ldr	r0, [pc, #216]	@ (80067f4 <MX_GPIO_Init+0x154>)
 800671c:	f004 f968 	bl	800a9f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SPI3_CS_Pin|BMS_FAULT_Pin, GPIO_PIN_SET);
 8006720:	2201      	movs	r2, #1
 8006722:	2150      	movs	r1, #80	@ 0x50
 8006724:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006728:	f004 f962 	bl	800a9f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(J1772_PILOT_SWITCH_GPIO_Port, J1772_PILOT_SWITCH_Pin, GPIO_PIN_RESET);
 800672c:	2200      	movs	r2, #0
 800672e:	2101      	movs	r1, #1
 8006730:	4831      	ldr	r0, [pc, #196]	@ (80067f8 <MX_GPIO_Init+0x158>)
 8006732:	f004 f95d 	bl	800a9f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPI2_CS_Pin|SPI3_CSB6_Pin, GPIO_PIN_SET);
 8006736:	2201      	movs	r2, #1
 8006738:	f44f 5182 	mov.w	r1, #4160	@ 0x1040
 800673c:	482e      	ldr	r0, [pc, #184]	@ (80067f8 <MX_GPIO_Init+0x158>)
 800673e:	f004 f957 	bl	800a9f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : NEG_AIR_GND_Pin POS_AIR_GND_Pin PRECHARGE_Pin */
  GPIO_InitStruct.Pin = NEG_AIR_GND_Pin|POS_AIR_GND_Pin|PRECHARGE_Pin;
 8006742:	230b      	movs	r3, #11
 8006744:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006746:	2301      	movs	r3, #1
 8006748:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800674a:	2300      	movs	r3, #0
 800674c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800674e:	2300      	movs	r3, #0
 8006750:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006752:	f107 0314 	add.w	r3, r7, #20
 8006756:	4619      	mov	r1, r3
 8006758:	4826      	ldr	r0, [pc, #152]	@ (80067f4 <MX_GPIO_Init+0x154>)
 800675a:	f003 ffc7 	bl	800a6ec <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI3_CS_Pin BMS_FAULT_Pin */
  GPIO_InitStruct.Pin = SPI3_CS_Pin|BMS_FAULT_Pin;
 800675e:	2350      	movs	r3, #80	@ 0x50
 8006760:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006762:	2301      	movs	r3, #1
 8006764:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006766:	2300      	movs	r3, #0
 8006768:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800676a:	2300      	movs	r3, #0
 800676c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800676e:	f107 0314 	add.w	r3, r7, #20
 8006772:	4619      	mov	r1, r3
 8006774:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006778:	f003 ffb8 	bl	800a6ec <HAL_GPIO_Init>

  /*Configure GPIO pins : J1772_PILOT_SWITCH_Pin SPI2_CS_Pin SPI3_CSB6_Pin */
  GPIO_InitStruct.Pin = J1772_PILOT_SWITCH_Pin|SPI2_CS_Pin|SPI3_CSB6_Pin;
 800677c:	f241 0341 	movw	r3, #4161	@ 0x1041
 8006780:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006782:	2301      	movs	r3, #1
 8006784:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006786:	2300      	movs	r3, #0
 8006788:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800678a:	2300      	movs	r3, #0
 800678c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800678e:	f107 0314 	add.w	r3, r7, #20
 8006792:	4619      	mov	r1, r3
 8006794:	4818      	ldr	r0, [pc, #96]	@ (80067f8 <MX_GPIO_Init+0x158>)
 8006796:	f003 ffa9 	bl	800a6ec <HAL_GPIO_Init>

  /*Configure GPIO pin : CURRENT_SENSOR_LOW_Pin */
  GPIO_InitStruct.Pin = CURRENT_SENSOR_LOW_Pin;
 800679a:	2302      	movs	r3, #2
 800679c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800679e:	2303      	movs	r3, #3
 80067a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80067a2:	2300      	movs	r3, #0
 80067a4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(CURRENT_SENSOR_LOW_GPIO_Port, &GPIO_InitStruct);
 80067a6:	f107 0314 	add.w	r3, r7, #20
 80067aa:	4619      	mov	r1, r3
 80067ac:	4812      	ldr	r0, [pc, #72]	@ (80067f8 <MX_GPIO_Init+0x158>)
 80067ae:	f003 ff9d 	bl	800a6ec <HAL_GPIO_Init>

  /*Configure GPIO pins : SHUTDOWN_POWER_Pin READY_SIGNAL_Pin */
  GPIO_InitStruct.Pin = SHUTDOWN_POWER_Pin|READY_SIGNAL_Pin;
 80067b2:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80067b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80067b8:	2300      	movs	r3, #0
 80067ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80067bc:	2300      	movs	r3, #0
 80067be:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80067c0:	f107 0314 	add.w	r3, r7, #20
 80067c4:	4619      	mov	r1, r3
 80067c6:	480c      	ldr	r0, [pc, #48]	@ (80067f8 <MX_GPIO_Init+0x158>)
 80067c8:	f003 ff90 	bl	800a6ec <HAL_GPIO_Init>

  /*Configure GPIO pin : CHARGE_SIGNAL_Pin */
  GPIO_InitStruct.Pin = CHARGE_SIGNAL_Pin;
 80067cc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80067d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80067d2:	2300      	movs	r3, #0
 80067d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80067d6:	2300      	movs	r3, #0
 80067d8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(CHARGE_SIGNAL_GPIO_Port, &GPIO_InitStruct);
 80067da:	f107 0314 	add.w	r3, r7, #20
 80067de:	4619      	mov	r1, r3
 80067e0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80067e4:	f003 ff82 	bl	800a6ec <HAL_GPIO_Init>

}
 80067e8:	bf00      	nop
 80067ea:	3728      	adds	r7, #40	@ 0x28
 80067ec:	46bd      	mov	sp, r7
 80067ee:	bd80      	pop	{r7, pc}
 80067f0:	40021000 	.word	0x40021000
 80067f4:	48000800 	.word	0x48000800
 80067f8:	48000400 	.word	0x48000400

080067fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80067fc:	b580      	push	{r7, lr}
 80067fe:	b08c      	sub	sp, #48	@ 0x30
 8006800:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8006802:	f000 fe34 	bl	800746e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8006806:	f000 f86d 	bl	80068e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800680a:	f7ff ff49 	bl	80066a0 <MX_GPIO_Init>
  MX_DMA_Init();
 800680e:	f7ff fdd9 	bl	80063c4 <MX_DMA_Init>
  MX_LPUART1_UART_Init();
 8006812:	f000 fd61 	bl	80072d8 <MX_LPUART1_UART_Init>
  MX_SPI2_Init();
 8006816:	f000 f9d3 	bl	8006bc0 <MX_SPI2_Init>
  MX_SPI3_Init();
 800681a:	f000 fa0f 	bl	8006c3c <MX_SPI3_Init>
  MX_FDCAN1_Init();
 800681e:	f7ff fdfb 	bl	8006418 <MX_FDCAN1_Init>
  MX_ADC2_Init();
 8006822:	f7ff fc81 	bl	8006128 <MX_ADC2_Init>
  MX_ADC1_Init();
 8006826:	f7ff fbd1 	bl	8005fcc <MX_ADC1_Init>
  MX_TIM1_Init();
 800682a:	f000 fc07 	bl	800703c <MX_TIM1_Init>
  MX_TIM2_Init();
 800682e:	f000 fc59 	bl	80070e4 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  FDCAN_FilterTypeDef sStdFilter= {0};
 8006832:	f107 0318 	add.w	r3, r7, #24
 8006836:	2200      	movs	r2, #0
 8006838:	601a      	str	r2, [r3, #0]
 800683a:	605a      	str	r2, [r3, #4]
 800683c:	609a      	str	r2, [r3, #8]
 800683e:	60da      	str	r2, [r3, #12]
 8006840:	611a      	str	r2, [r3, #16]
 8006842:	615a      	str	r2, [r3, #20]
  sStdFilter.IdType = FDCAN_STANDARD_ID;
 8006844:	2300      	movs	r3, #0
 8006846:	61bb      	str	r3, [r7, #24]
  sStdFilter.FilterIndex = 0;
 8006848:	2300      	movs	r3, #0
 800684a:	61fb      	str	r3, [r7, #28]
  sStdFilter.FilterType = FDCAN_FILTER_RANGE;
 800684c:	2300      	movs	r3, #0
 800684e:	623b      	str	r3, [r7, #32]
  sStdFilter.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8006850:	2301      	movs	r3, #1
 8006852:	627b      	str	r3, [r7, #36]	@ 0x24
  sStdFilter.FilterID1 = 0x000;
 8006854:	2300      	movs	r3, #0
 8006856:	62bb      	str	r3, [r7, #40]	@ 0x28
  sStdFilter.FilterID2 = 0x7FF;
 8006858:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 800685c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sStdFilter) != HAL_OK) {
 800685e:	f107 0318 	add.w	r3, r7, #24
 8006862:	4619      	mov	r1, r3
 8006864:	481e      	ldr	r0, [pc, #120]	@ (80068e0 <main+0xe4>)
 8006866:	f003 fa09 	bl	8009c7c <HAL_FDCAN_ConfigFilter>
 800686a:	4603      	mov	r3, r0
 800686c:	2b00      	cmp	r3, #0
 800686e:	d001      	beq.n	8006874 <main+0x78>
	  Error_Handler();
 8006870:	f000 f8b4 	bl	80069dc <Error_Handler>
  }

  FDCAN_FilterTypeDef sExtFilter = {0};
 8006874:	463b      	mov	r3, r7
 8006876:	2200      	movs	r2, #0
 8006878:	601a      	str	r2, [r3, #0]
 800687a:	605a      	str	r2, [r3, #4]
 800687c:	609a      	str	r2, [r3, #8]
 800687e:	60da      	str	r2, [r3, #12]
 8006880:	611a      	str	r2, [r3, #16]
 8006882:	615a      	str	r2, [r3, #20]
  sExtFilter.IdType = FDCAN_EXTENDED_ID;
 8006884:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8006888:	603b      	str	r3, [r7, #0]
  sExtFilter.FilterIndex = 0;
 800688a:	2300      	movs	r3, #0
 800688c:	607b      	str	r3, [r7, #4]
  sExtFilter.FilterType = FDCAN_FILTER_RANGE;
 800688e:	2300      	movs	r3, #0
 8006890:	60bb      	str	r3, [r7, #8]
  sExtFilter.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8006892:	2301      	movs	r3, #1
 8006894:	60fb      	str	r3, [r7, #12]
  sExtFilter.FilterID1 = 0x00000000;
 8006896:	2300      	movs	r3, #0
 8006898:	613b      	str	r3, [r7, #16]
  sExtFilter.FilterID2 = 0x1FFFFFFF;
 800689a:	f06f 4360 	mvn.w	r3, #3758096384	@ 0xe0000000
 800689e:	617b      	str	r3, [r7, #20]
  if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sExtFilter) != HAL_OK) {
 80068a0:	463b      	mov	r3, r7
 80068a2:	4619      	mov	r1, r3
 80068a4:	480e      	ldr	r0, [pc, #56]	@ (80068e0 <main+0xe4>)
 80068a6:	f003 f9e9 	bl	8009c7c <HAL_FDCAN_ConfigFilter>
 80068aa:	4603      	mov	r3, r0
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d001      	beq.n	80068b4 <main+0xb8>
	  Error_Handler();
 80068b0:	f000 f894 	bl	80069dc <Error_Handler>
  }

  if (HAL_FDCAN_Start(&hfdcan1)!= HAL_OK) {
 80068b4:	480a      	ldr	r0, [pc, #40]	@ (80068e0 <main+0xe4>)
 80068b6:	f003 fa3b 	bl	8009d30 <HAL_FDCAN_Start>
 80068ba:	4603      	mov	r3, r0
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d001      	beq.n	80068c4 <main+0xc8>
	  Error_Handler();
 80068c0:	f000 f88c 	bl	80069dc <Error_Handler>
  }

  if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK) {
 80068c4:	2200      	movs	r2, #0
 80068c6:	2101      	movs	r1, #1
 80068c8:	4805      	ldr	r0, [pc, #20]	@ (80068e0 <main+0xe4>)
 80068ca:	f003 fba5 	bl	800a018 <HAL_FDCAN_ActivateNotification>
 80068ce:	4603      	mov	r3, r0
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d002      	beq.n	80068da <main+0xde>
	  Error_Handler();
 80068d4:	f000 f882 	bl	80069dc <Error_Handler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 80068d8:	bf00      	nop
 80068da:	bf00      	nop
 80068dc:	e7fd      	b.n	80068da <main+0xde>
 80068de:	bf00      	nop
 80068e0:	200008a8 	.word	0x200008a8

080068e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80068e4:	b580      	push	{r7, lr}
 80068e6:	b094      	sub	sp, #80	@ 0x50
 80068e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80068ea:	f107 0318 	add.w	r3, r7, #24
 80068ee:	2238      	movs	r2, #56	@ 0x38
 80068f0:	2100      	movs	r1, #0
 80068f2:	4618      	mov	r0, r3
 80068f4:	f009 ff84 	bl	8010800 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80068f8:	1d3b      	adds	r3, r7, #4
 80068fa:	2200      	movs	r2, #0
 80068fc:	601a      	str	r2, [r3, #0]
 80068fe:	605a      	str	r2, [r3, #4]
 8006900:	609a      	str	r2, [r3, #8]
 8006902:	60da      	str	r2, [r3, #12]
 8006904:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8006906:	2000      	movs	r0, #0
 8006908:	f004 f88a 	bl	800aa20 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800690c:	2302      	movs	r3, #2
 800690e:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8006910:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006914:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8006916:	2340      	movs	r3, #64	@ 0x40
 8006918:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800691a:	2302      	movs	r3, #2
 800691c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800691e:	2302      	movs	r3, #2
 8006920:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8006922:	2304      	movs	r3, #4
 8006924:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8006926:	2355      	movs	r3, #85	@ 0x55
 8006928:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800692a:	2302      	movs	r3, #2
 800692c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800692e:	2302      	movs	r3, #2
 8006930:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8006932:	2302      	movs	r3, #2
 8006934:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8006936:	f107 0318 	add.w	r3, r7, #24
 800693a:	4618      	mov	r0, r3
 800693c:	f004 f924 	bl	800ab88 <HAL_RCC_OscConfig>
 8006940:	4603      	mov	r3, r0
 8006942:	2b00      	cmp	r3, #0
 8006944:	d001      	beq.n	800694a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8006946:	f000 f849 	bl	80069dc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800694a:	230f      	movs	r3, #15
 800694c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800694e:	2303      	movs	r3, #3
 8006950:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8006952:	2300      	movs	r3, #0
 8006954:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8006956:	2300      	movs	r3, #0
 8006958:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800695a:	2300      	movs	r3, #0
 800695c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800695e:	1d3b      	adds	r3, r7, #4
 8006960:	2104      	movs	r1, #4
 8006962:	4618      	mov	r0, r3
 8006964:	f004 fc22 	bl	800b1ac <HAL_RCC_ClockConfig>
 8006968:	4603      	mov	r3, r0
 800696a:	2b00      	cmp	r3, #0
 800696c:	d001      	beq.n	8006972 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800696e:	f000 f835 	bl	80069dc <Error_Handler>
  }
}
 8006972:	bf00      	nop
 8006974:	3750      	adds	r7, #80	@ 0x50
 8006976:	46bd      	mov	sp, r7
 8006978:	bd80      	pop	{r7, pc}
	...

0800697c <__io_putchar>:

/**
 * @brief  Retargets the C library printf function to the USART.
 */
PUTCHAR_PROTOTYPE
{
 800697c:	b580      	push	{r7, lr}
 800697e:	b082      	sub	sp, #8
 8006980:	af00      	add	r7, sp, #0
 8006982:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the LPUART1 and Loop until the end of transmission */
  HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, 0xFFFF);
 8006984:	1d39      	adds	r1, r7, #4
 8006986:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800698a:	2201      	movs	r2, #1
 800698c:	4803      	ldr	r0, [pc, #12]	@ (800699c <__io_putchar+0x20>)
 800698e:	f007 f899 	bl	800dac4 <HAL_UART_Transmit>

  return ch;
 8006992:	687b      	ldr	r3, [r7, #4]
}
 8006994:	4618      	mov	r0, r3
 8006996:	3708      	adds	r7, #8
 8006998:	46bd      	mov	sp, r7
 800699a:	bd80      	pop	{r7, pc}
 800699c:	20000ae4 	.word	0x20000ae4

080069a0 <__io_getchar>:

GETCHAR_PROTOTYPE
{
 80069a0:	b580      	push	{r7, lr}
 80069a2:	b082      	sub	sp, #8
 80069a4:	af00      	add	r7, sp, #0
  uint8_t ch = 0;
 80069a6:	2300      	movs	r3, #0
 80069a8:	71fb      	strb	r3, [r7, #7]

  /* Clear the Overrun flag just before receiving the first character */
  __HAL_UART_CLEAR_OREFLAG(&hlpuart1);
 80069aa:	4b0b      	ldr	r3, [pc, #44]	@ (80069d8 <__io_getchar+0x38>)
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	2208      	movs	r2, #8
 80069b0:	621a      	str	r2, [r3, #32]

  /* Wait for reception of a character on the USART RX line and echo this
   * character on console */
  HAL_UART_Receive(&hlpuart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80069b2:	1df9      	adds	r1, r7, #7
 80069b4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80069b8:	2201      	movs	r2, #1
 80069ba:	4807      	ldr	r0, [pc, #28]	@ (80069d8 <__io_getchar+0x38>)
 80069bc:	f007 f910 	bl	800dbe0 <HAL_UART_Receive>
  HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80069c0:	1df9      	adds	r1, r7, #7
 80069c2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80069c6:	2201      	movs	r2, #1
 80069c8:	4803      	ldr	r0, [pc, #12]	@ (80069d8 <__io_getchar+0x38>)
 80069ca:	f007 f87b 	bl	800dac4 <HAL_UART_Transmit>
  return ch;
 80069ce:	79fb      	ldrb	r3, [r7, #7]
}
 80069d0:	4618      	mov	r0, r3
 80069d2:	3708      	adds	r7, #8
 80069d4:	46bd      	mov	sp, r7
 80069d6:	bd80      	pop	{r7, pc}
 80069d8:	20000ae4 	.word	0x20000ae4

080069dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80069dc:	b480      	push	{r7}
 80069de:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80069e0:	b672      	cpsid	i
}
 80069e2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80069e4:	bf00      	nop
 80069e6:	e7fd      	b.n	80069e4 <Error_Handler+0x8>

080069e8 <calculatePackVoltage>:
uint32_t precharge_start_time;
FDCAN_TxHeaderTypeDef Precharge_Complete_TxHeader;
PRECHARGE_COMPLETE_DF Precharge_Complete_DF;
PRECHARGE_STATE precharge_state = PRECHARGE_IDLE;

void calculatePackVoltage() {
 80069e8:	b5b0      	push	{r4, r5, r7, lr}
 80069ea:	b082      	sub	sp, #8
 80069ec:	af00      	add	r7, sp, #0
	bms_pack_voltage = 0;
 80069ee:	4b1f      	ldr	r3, [pc, #124]	@ (8006a6c <calculatePackVoltage+0x84>)
 80069f0:	f04f 0200 	mov.w	r2, #0
 80069f4:	601a      	str	r2, [r3, #0]
	adBms6830_start_adc_cell_voltage_measurment(TOTAL_IC);
 80069f6:	2002      	movs	r0, #2
 80069f8:	f7fe ff68 	bl	80058cc <adBms6830_start_adc_cell_voltage_measurment>
	adBms6830_read_cell_voltages(TOTAL_IC, IC);
 80069fc:	491c      	ldr	r1, [pc, #112]	@ (8006a70 <calculatePackVoltage+0x88>)
 80069fe:	2002      	movs	r0, #2
 8006a00:	f7fe ff7e 	bl	8005900 <adBms6830_read_cell_voltages>
	for (size_t i = 0; i < 16; ++i) {
 8006a04:	2300      	movs	r3, #0
 8006a06:	607b      	str	r3, [r7, #4]
 8006a08:	e028      	b.n	8006a5c <calculatePackVoltage+0x74>
		bms_pack_voltage+=(fabs(getVoltage(IC->cell.c_codes[i])));
 8006a0a:	4a19      	ldr	r2, [pc, #100]	@ (8006a70 <calculatePackVoltage+0x88>)
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	3310      	adds	r3, #16
 8006a10:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8006a14:	4618      	mov	r0, r3
 8006a16:	f7ff fa4b 	bl	8005eb0 <getVoltage>
 8006a1a:	eef0 7a40 	vmov.f32	s15, s0
 8006a1e:	eef0 7ae7 	vabs.f32	s15, s15
 8006a22:	ee17 0a90 	vmov	r0, s15
 8006a26:	f7f9 fd97 	bl	8000558 <__aeabi_f2d>
 8006a2a:	4604      	mov	r4, r0
 8006a2c:	460d      	mov	r5, r1
 8006a2e:	4b0f      	ldr	r3, [pc, #60]	@ (8006a6c <calculatePackVoltage+0x84>)
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	4618      	mov	r0, r3
 8006a34:	f7f9 fd90 	bl	8000558 <__aeabi_f2d>
 8006a38:	4602      	mov	r2, r0
 8006a3a:	460b      	mov	r3, r1
 8006a3c:	4620      	mov	r0, r4
 8006a3e:	4629      	mov	r1, r5
 8006a40:	f7f9 fc2c 	bl	800029c <__adddf3>
 8006a44:	4602      	mov	r2, r0
 8006a46:	460b      	mov	r3, r1
 8006a48:	4610      	mov	r0, r2
 8006a4a:	4619      	mov	r1, r3
 8006a4c:	f7fa f8d4 	bl	8000bf8 <__aeabi_d2f>
 8006a50:	4603      	mov	r3, r0
 8006a52:	4a06      	ldr	r2, [pc, #24]	@ (8006a6c <calculatePackVoltage+0x84>)
 8006a54:	6013      	str	r3, [r2, #0]
	for (size_t i = 0; i < 16; ++i) {
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	3301      	adds	r3, #1
 8006a5a:	607b      	str	r3, [r7, #4]
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	2b0f      	cmp	r3, #15
 8006a60:	d9d3      	bls.n	8006a0a <calculatePackVoltage+0x22>
	}
}
 8006a62:	bf00      	nop
 8006a64:	bf00      	nop
 8006a66:	3708      	adds	r7, #8
 8006a68:	46bd      	mov	sp, r7
 8006a6a:	bdb0      	pop	{r4, r5, r7, pc}
 8006a6c:	20000944 	.word	0x20000944
 8006a70:	200001f0 	.word	0x200001f0

08006a74 <prechargeStart>:

void prechargeStart() {
 8006a74:	b580      	push	{r7, lr}
 8006a76:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(NEG_AIR_GND_GPIO_Port, NEG_AIR_GND_Pin, GPIO_PIN_SET);
 8006a78:	2201      	movs	r2, #1
 8006a7a:	2101      	movs	r1, #1
 8006a7c:	4810      	ldr	r0, [pc, #64]	@ (8006ac0 <prechargeStart+0x4c>)
 8006a7e:	f003 ffb7 	bl	800a9f0 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8006a82:	200a      	movs	r0, #10
 8006a84:	f000 fd64 	bl	8007550 <HAL_Delay>
	HAL_GPIO_WritePin(PRECHARGE_GPIO_Port, PRECHARGE_Pin, GPIO_PIN_SET);
 8006a88:	2201      	movs	r2, #1
 8006a8a:	2108      	movs	r1, #8
 8006a8c:	480c      	ldr	r0, [pc, #48]	@ (8006ac0 <prechargeStart+0x4c>)
 8006a8e:	f003 ffaf 	bl	800a9f0 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8006a92:	200a      	movs	r0, #10
 8006a94:	f000 fd5c 	bl	8007550 <HAL_Delay>
	inverter_precharged = false;
 8006a98:	4b0a      	ldr	r3, [pc, #40]	@ (8006ac4 <prechargeStart+0x50>)
 8006a9a:	2200      	movs	r2, #0
 8006a9c:	701a      	strb	r2, [r3, #0]
	configureFDCAN_TxMessage_STD(&Precharge_Complete_TxHeader, PRECHARGE_COMPLETE_TX_ID);
 8006a9e:	f240 61b4 	movw	r1, #1716	@ 0x6b4
 8006aa2:	4809      	ldr	r0, [pc, #36]	@ (8006ac8 <prechargeStart+0x54>)
 8006aa4:	f7ff fd60 	bl	8006568 <configureFDCAN_TxMessage_STD>

    calculatePackVoltage();
 8006aa8:	f7ff ff9e 	bl	80069e8 <calculatePackVoltage>
    precharge_start_time = HAL_GetTick();
 8006aac:	f000 fd44 	bl	8007538 <HAL_GetTick>
 8006ab0:	4603      	mov	r3, r0
 8006ab2:	4a06      	ldr	r2, [pc, #24]	@ (8006acc <prechargeStart+0x58>)
 8006ab4:	6013      	str	r3, [r2, #0]
    precharge_state = PRECHARGE_ACTIVE;
 8006ab6:	4b06      	ldr	r3, [pc, #24]	@ (8006ad0 <prechargeStart+0x5c>)
 8006ab8:	2201      	movs	r2, #1
 8006aba:	701a      	strb	r2, [r3, #0]
}
 8006abc:	bf00      	nop
 8006abe:	bd80      	pop	{r7, pc}
 8006ac0:	48000800 	.word	0x48000800
 8006ac4:	20000948 	.word	0x20000948
 8006ac8:	20000950 	.word	0x20000950
 8006acc:	2000094c 	.word	0x2000094c
 8006ad0:	2000097d 	.word	0x2000097d

08006ad4 <prechargeSequence>:

void prechargeSequence() {
 8006ad4:	b580      	push	{r7, lr}
 8006ad6:	b082      	sub	sp, #8
 8006ad8:	af00      	add	r7, sp, #0
	while(1) {
        float delta = fabsf(bms_pack_voltage - inverter_dc_volts);
 8006ada:	4b30      	ldr	r3, [pc, #192]	@ (8006b9c <prechargeSequence+0xc8>)
 8006adc:	ed93 7a00 	vldr	s14, [r3]
 8006ae0:	4b2f      	ldr	r3, [pc, #188]	@ (8006ba0 <prechargeSequence+0xcc>)
 8006ae2:	edd3 7a00 	vldr	s15, [r3]
 8006ae6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006aea:	eef0 7ae7 	vabs.f32	s15, s15
 8006aee:	edc7 7a01 	vstr	s15, [r7, #4]

        if (delta <= PRECHARGE_VOLTAGE_DELTA) {
 8006af2:	edd7 7a01 	vldr	s15, [r7, #4]
 8006af6:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 8006afa:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006afe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b02:	d81e      	bhi.n	8006b42 <prechargeSequence+0x6e>
        	inverter_precharged = true;
 8006b04:	4b27      	ldr	r3, [pc, #156]	@ (8006ba4 <prechargeSequence+0xd0>)
 8006b06:	2201      	movs	r2, #1
 8006b08:	701a      	strb	r2, [r3, #0]
            HAL_GPIO_WritePin(POS_AIR_GND_GPIO_Port, POS_AIR_GND_Pin, GPIO_PIN_SET);
 8006b0a:	2201      	movs	r2, #1
 8006b0c:	2102      	movs	r1, #2
 8006b0e:	4826      	ldr	r0, [pc, #152]	@ (8006ba8 <prechargeSequence+0xd4>)
 8006b10:	f003 ff6e 	bl	800a9f0 <HAL_GPIO_WritePin>
            HAL_Delay(10);
 8006b14:	200a      	movs	r0, #10
 8006b16:	f000 fd1b 	bl	8007550 <HAL_Delay>
            HAL_GPIO_WritePin(PRECHARGE_GPIO_Port, PRECHARGE_Pin, GPIO_PIN_RESET);
 8006b1a:	2200      	movs	r2, #0
 8006b1c:	2108      	movs	r1, #8
 8006b1e:	4822      	ldr	r0, [pc, #136]	@ (8006ba8 <prechargeSequence+0xd4>)
 8006b20:	f003 ff66 	bl	800a9f0 <HAL_GPIO_WritePin>
            HAL_Delay(10);
 8006b24:	200a      	movs	r0, #10
 8006b26:	f000 fd13 	bl	8007550 <HAL_Delay>
            precharge_state = PRECHARGE_COMPLETE;
 8006b2a:	4b20      	ldr	r3, [pc, #128]	@ (8006bac <prechargeSequence+0xd8>)
 8006b2c:	2202      	movs	r2, #2
 8006b2e:	701a      	strb	r2, [r3, #0]
            Precharge_Complete_DF.data.inverter_precharged = 1;
 8006b30:	4b1f      	ldr	r3, [pc, #124]	@ (8006bb0 <prechargeSequence+0xdc>)
 8006b32:	2201      	movs	r2, #1
 8006b34:	701a      	strb	r2, [r3, #0]
            HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1,
 8006b36:	4a1e      	ldr	r2, [pc, #120]	@ (8006bb0 <prechargeSequence+0xdc>)
 8006b38:	491e      	ldr	r1, [pc, #120]	@ (8006bb4 <prechargeSequence+0xe0>)
 8006b3a:	481f      	ldr	r0, [pc, #124]	@ (8006bb8 <prechargeSequence+0xe4>)
 8006b3c:	f003 f920 	bl	8009d80 <HAL_FDCAN_AddMessageToTxFifoQ>
            				&Precharge_Complete_TxHeader,
            				Precharge_Complete_DF.array);
            break;
 8006b40:	e027      	b.n	8006b92 <prechargeSequence+0xbe>
		} else if (HAL_GetTick() - precharge_start_time >= PRECHARGE_TIMEOUT) {
 8006b42:	f000 fcf9 	bl	8007538 <HAL_GetTick>
 8006b46:	4602      	mov	r2, r0
 8006b48:	4b1c      	ldr	r3, [pc, #112]	@ (8006bbc <prechargeSequence+0xe8>)
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	1ad3      	subs	r3, r2, r3
 8006b4e:	f241 3287 	movw	r2, #4999	@ 0x1387
 8006b52:	4293      	cmp	r3, r2
 8006b54:	d9c1      	bls.n	8006ada <prechargeSequence+0x6>
            inverter_precharged = false;
 8006b56:	4b13      	ldr	r3, [pc, #76]	@ (8006ba4 <prechargeSequence+0xd0>)
 8006b58:	2200      	movs	r2, #0
 8006b5a:	701a      	strb	r2, [r3, #0]
            HAL_GPIO_WritePin(NEG_AIR_GND_GPIO_Port, NEG_AIR_GND_Pin, GPIO_PIN_RESET);
 8006b5c:	2200      	movs	r2, #0
 8006b5e:	2101      	movs	r1, #1
 8006b60:	4811      	ldr	r0, [pc, #68]	@ (8006ba8 <prechargeSequence+0xd4>)
 8006b62:	f003 ff45 	bl	800a9f0 <HAL_GPIO_WritePin>
            HAL_Delay(10);
 8006b66:	200a      	movs	r0, #10
 8006b68:	f000 fcf2 	bl	8007550 <HAL_Delay>
            HAL_GPIO_WritePin(PRECHARGE_GPIO_Port, PRECHARGE_Pin, GPIO_PIN_RESET);
 8006b6c:	2200      	movs	r2, #0
 8006b6e:	2108      	movs	r1, #8
 8006b70:	480d      	ldr	r0, [pc, #52]	@ (8006ba8 <prechargeSequence+0xd4>)
 8006b72:	f003 ff3d 	bl	800a9f0 <HAL_GPIO_WritePin>
            HAL_Delay(10);
 8006b76:	200a      	movs	r0, #10
 8006b78:	f000 fcea 	bl	8007550 <HAL_Delay>
            precharge_state = PRECHARGE_FAIL;
 8006b7c:	4b0b      	ldr	r3, [pc, #44]	@ (8006bac <prechargeSequence+0xd8>)
 8006b7e:	2203      	movs	r2, #3
 8006b80:	701a      	strb	r2, [r3, #0]
            Precharge_Complete_DF.data.inverter_precharged = 0;
 8006b82:	4b0b      	ldr	r3, [pc, #44]	@ (8006bb0 <prechargeSequence+0xdc>)
 8006b84:	2200      	movs	r2, #0
 8006b86:	701a      	strb	r2, [r3, #0]
            HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1,
 8006b88:	4a09      	ldr	r2, [pc, #36]	@ (8006bb0 <prechargeSequence+0xdc>)
 8006b8a:	490a      	ldr	r1, [pc, #40]	@ (8006bb4 <prechargeSequence+0xe0>)
 8006b8c:	480a      	ldr	r0, [pc, #40]	@ (8006bb8 <prechargeSequence+0xe4>)
 8006b8e:	f003 f8f7 	bl	8009d80 <HAL_FDCAN_AddMessageToTxFifoQ>
            				&Precharge_Complete_TxHeader,
            				Precharge_Complete_DF.array);
            break;
		}
	}
}
 8006b92:	bf00      	nop
 8006b94:	3708      	adds	r7, #8
 8006b96:	46bd      	mov	sp, r7
 8006b98:	bd80      	pop	{r7, pc}
 8006b9a:	bf00      	nop
 8006b9c:	20000944 	.word	0x20000944
 8006ba0:	20000940 	.word	0x20000940
 8006ba4:	20000948 	.word	0x20000948
 8006ba8:	48000800 	.word	0x48000800
 8006bac:	2000097d 	.word	0x2000097d
 8006bb0:	20000974 	.word	0x20000974
 8006bb4:	20000950 	.word	0x20000950
 8006bb8:	200008a8 	.word	0x200008a8
 8006bbc:	2000094c 	.word	0x2000094c

08006bc0 <MX_SPI2_Init>:
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi3;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8006bc0:	b580      	push	{r7, lr}
 8006bc2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8006bc4:	4b1b      	ldr	r3, [pc, #108]	@ (8006c34 <MX_SPI2_Init+0x74>)
 8006bc6:	4a1c      	ldr	r2, [pc, #112]	@ (8006c38 <MX_SPI2_Init+0x78>)
 8006bc8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8006bca:	4b1a      	ldr	r3, [pc, #104]	@ (8006c34 <MX_SPI2_Init+0x74>)
 8006bcc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8006bd0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8006bd2:	4b18      	ldr	r3, [pc, #96]	@ (8006c34 <MX_SPI2_Init+0x74>)
 8006bd4:	2200      	movs	r2, #0
 8006bd6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8006bd8:	4b16      	ldr	r3, [pc, #88]	@ (8006c34 <MX_SPI2_Init+0x74>)
 8006bda:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8006bde:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8006be0:	4b14      	ldr	r3, [pc, #80]	@ (8006c34 <MX_SPI2_Init+0x74>)
 8006be2:	2200      	movs	r2, #0
 8006be4:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8006be6:	4b13      	ldr	r3, [pc, #76]	@ (8006c34 <MX_SPI2_Init+0x74>)
 8006be8:	2200      	movs	r2, #0
 8006bea:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8006bec:	4b11      	ldr	r3, [pc, #68]	@ (8006c34 <MX_SPI2_Init+0x74>)
 8006bee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006bf2:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8006bf4:	4b0f      	ldr	r3, [pc, #60]	@ (8006c34 <MX_SPI2_Init+0x74>)
 8006bf6:	2230      	movs	r2, #48	@ 0x30
 8006bf8:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8006bfa:	4b0e      	ldr	r3, [pc, #56]	@ (8006c34 <MX_SPI2_Init+0x74>)
 8006bfc:	2200      	movs	r2, #0
 8006bfe:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8006c00:	4b0c      	ldr	r3, [pc, #48]	@ (8006c34 <MX_SPI2_Init+0x74>)
 8006c02:	2200      	movs	r2, #0
 8006c04:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006c06:	4b0b      	ldr	r3, [pc, #44]	@ (8006c34 <MX_SPI2_Init+0x74>)
 8006c08:	2200      	movs	r2, #0
 8006c0a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8006c0c:	4b09      	ldr	r3, [pc, #36]	@ (8006c34 <MX_SPI2_Init+0x74>)
 8006c0e:	2207      	movs	r2, #7
 8006c10:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8006c12:	4b08      	ldr	r3, [pc, #32]	@ (8006c34 <MX_SPI2_Init+0x74>)
 8006c14:	2200      	movs	r2, #0
 8006c16:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8006c18:	4b06      	ldr	r3, [pc, #24]	@ (8006c34 <MX_SPI2_Init+0x74>)
 8006c1a:	2208      	movs	r2, #8
 8006c1c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8006c1e:	4805      	ldr	r0, [pc, #20]	@ (8006c34 <MX_SPI2_Init+0x74>)
 8006c20:	f004 ff2e 	bl	800ba80 <HAL_SPI_Init>
 8006c24:	4603      	mov	r3, r0
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d001      	beq.n	8006c2e <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8006c2a:	f7ff fed7 	bl	80069dc <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8006c2e:	bf00      	nop
 8006c30:	bd80      	pop	{r7, pc}
 8006c32:	bf00      	nop
 8006c34:	20000980 	.word	0x20000980
 8006c38:	40003800 	.word	0x40003800

08006c3c <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8006c3c:	b580      	push	{r7, lr}
 8006c3e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8006c40:	4b1b      	ldr	r3, [pc, #108]	@ (8006cb0 <MX_SPI3_Init+0x74>)
 8006c42:	4a1c      	ldr	r2, [pc, #112]	@ (8006cb4 <MX_SPI3_Init+0x78>)
 8006c44:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8006c46:	4b1a      	ldr	r3, [pc, #104]	@ (8006cb0 <MX_SPI3_Init+0x74>)
 8006c48:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8006c4c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8006c4e:	4b18      	ldr	r3, [pc, #96]	@ (8006cb0 <MX_SPI3_Init+0x74>)
 8006c50:	2200      	movs	r2, #0
 8006c52:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8006c54:	4b16      	ldr	r3, [pc, #88]	@ (8006cb0 <MX_SPI3_Init+0x74>)
 8006c56:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8006c5a:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8006c5c:	4b14      	ldr	r3, [pc, #80]	@ (8006cb0 <MX_SPI3_Init+0x74>)
 8006c5e:	2200      	movs	r2, #0
 8006c60:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8006c62:	4b13      	ldr	r3, [pc, #76]	@ (8006cb0 <MX_SPI3_Init+0x74>)
 8006c64:	2200      	movs	r2, #0
 8006c66:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8006c68:	4b11      	ldr	r3, [pc, #68]	@ (8006cb0 <MX_SPI3_Init+0x74>)
 8006c6a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006c6e:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8006c70:	4b0f      	ldr	r3, [pc, #60]	@ (8006cb0 <MX_SPI3_Init+0x74>)
 8006c72:	2230      	movs	r2, #48	@ 0x30
 8006c74:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8006c76:	4b0e      	ldr	r3, [pc, #56]	@ (8006cb0 <MX_SPI3_Init+0x74>)
 8006c78:	2200      	movs	r2, #0
 8006c7a:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8006c7c:	4b0c      	ldr	r3, [pc, #48]	@ (8006cb0 <MX_SPI3_Init+0x74>)
 8006c7e:	2200      	movs	r2, #0
 8006c80:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006c82:	4b0b      	ldr	r3, [pc, #44]	@ (8006cb0 <MX_SPI3_Init+0x74>)
 8006c84:	2200      	movs	r2, #0
 8006c86:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8006c88:	4b09      	ldr	r3, [pc, #36]	@ (8006cb0 <MX_SPI3_Init+0x74>)
 8006c8a:	2207      	movs	r2, #7
 8006c8c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8006c8e:	4b08      	ldr	r3, [pc, #32]	@ (8006cb0 <MX_SPI3_Init+0x74>)
 8006c90:	2200      	movs	r2, #0
 8006c92:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8006c94:	4b06      	ldr	r3, [pc, #24]	@ (8006cb0 <MX_SPI3_Init+0x74>)
 8006c96:	2208      	movs	r2, #8
 8006c98:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8006c9a:	4805      	ldr	r0, [pc, #20]	@ (8006cb0 <MX_SPI3_Init+0x74>)
 8006c9c:	f004 fef0 	bl	800ba80 <HAL_SPI_Init>
 8006ca0:	4603      	mov	r3, r0
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d001      	beq.n	8006caa <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8006ca6:	f7ff fe99 	bl	80069dc <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8006caa:	bf00      	nop
 8006cac:	bd80      	pop	{r7, pc}
 8006cae:	bf00      	nop
 8006cb0:	200009e4 	.word	0x200009e4
 8006cb4:	40003c00 	.word	0x40003c00

08006cb8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8006cb8:	b580      	push	{r7, lr}
 8006cba:	b08c      	sub	sp, #48	@ 0x30
 8006cbc:	af00      	add	r7, sp, #0
 8006cbe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006cc0:	f107 031c 	add.w	r3, r7, #28
 8006cc4:	2200      	movs	r2, #0
 8006cc6:	601a      	str	r2, [r3, #0]
 8006cc8:	605a      	str	r2, [r3, #4]
 8006cca:	609a      	str	r2, [r3, #8]
 8006ccc:	60da      	str	r2, [r3, #12]
 8006cce:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	4a2f      	ldr	r2, [pc, #188]	@ (8006d94 <HAL_SPI_MspInit+0xdc>)
 8006cd6:	4293      	cmp	r3, r2
 8006cd8:	d129      	bne.n	8006d2e <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8006cda:	4b2f      	ldr	r3, [pc, #188]	@ (8006d98 <HAL_SPI_MspInit+0xe0>)
 8006cdc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006cde:	4a2e      	ldr	r2, [pc, #184]	@ (8006d98 <HAL_SPI_MspInit+0xe0>)
 8006ce0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006ce4:	6593      	str	r3, [r2, #88]	@ 0x58
 8006ce6:	4b2c      	ldr	r3, [pc, #176]	@ (8006d98 <HAL_SPI_MspInit+0xe0>)
 8006ce8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006cea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006cee:	61bb      	str	r3, [r7, #24]
 8006cf0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006cf2:	4b29      	ldr	r3, [pc, #164]	@ (8006d98 <HAL_SPI_MspInit+0xe0>)
 8006cf4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006cf6:	4a28      	ldr	r2, [pc, #160]	@ (8006d98 <HAL_SPI_MspInit+0xe0>)
 8006cf8:	f043 0302 	orr.w	r3, r3, #2
 8006cfc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006cfe:	4b26      	ldr	r3, [pc, #152]	@ (8006d98 <HAL_SPI_MspInit+0xe0>)
 8006d00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006d02:	f003 0302 	and.w	r3, r3, #2
 8006d06:	617b      	str	r3, [r7, #20]
 8006d08:	697b      	ldr	r3, [r7, #20]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8006d0a:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8006d0e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006d10:	2302      	movs	r3, #2
 8006d12:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006d14:	2300      	movs	r3, #0
 8006d16:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006d18:	2303      	movs	r3, #3
 8006d1a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8006d1c:	2305      	movs	r3, #5
 8006d1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006d20:	f107 031c 	add.w	r3, r7, #28
 8006d24:	4619      	mov	r1, r3
 8006d26:	481d      	ldr	r0, [pc, #116]	@ (8006d9c <HAL_SPI_MspInit+0xe4>)
 8006d28:	f003 fce0 	bl	800a6ec <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8006d2c:	e02d      	b.n	8006d8a <HAL_SPI_MspInit+0xd2>
  else if(spiHandle->Instance==SPI3)
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	4a1b      	ldr	r2, [pc, #108]	@ (8006da0 <HAL_SPI_MspInit+0xe8>)
 8006d34:	4293      	cmp	r3, r2
 8006d36:	d128      	bne.n	8006d8a <HAL_SPI_MspInit+0xd2>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8006d38:	4b17      	ldr	r3, [pc, #92]	@ (8006d98 <HAL_SPI_MspInit+0xe0>)
 8006d3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d3c:	4a16      	ldr	r2, [pc, #88]	@ (8006d98 <HAL_SPI_MspInit+0xe0>)
 8006d3e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006d42:	6593      	str	r3, [r2, #88]	@ 0x58
 8006d44:	4b14      	ldr	r3, [pc, #80]	@ (8006d98 <HAL_SPI_MspInit+0xe0>)
 8006d46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d48:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006d4c:	613b      	str	r3, [r7, #16]
 8006d4e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006d50:	4b11      	ldr	r3, [pc, #68]	@ (8006d98 <HAL_SPI_MspInit+0xe0>)
 8006d52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006d54:	4a10      	ldr	r2, [pc, #64]	@ (8006d98 <HAL_SPI_MspInit+0xe0>)
 8006d56:	f043 0304 	orr.w	r3, r3, #4
 8006d5a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006d5c:	4b0e      	ldr	r3, [pc, #56]	@ (8006d98 <HAL_SPI_MspInit+0xe0>)
 8006d5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006d60:	f003 0304 	and.w	r3, r3, #4
 8006d64:	60fb      	str	r3, [r7, #12]
 8006d66:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8006d68:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8006d6c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006d6e:	2302      	movs	r3, #2
 8006d70:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006d72:	2300      	movs	r3, #0
 8006d74:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006d76:	2303      	movs	r3, #3
 8006d78:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8006d7a:	2306      	movs	r3, #6
 8006d7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006d7e:	f107 031c 	add.w	r3, r7, #28
 8006d82:	4619      	mov	r1, r3
 8006d84:	4807      	ldr	r0, [pc, #28]	@ (8006da4 <HAL_SPI_MspInit+0xec>)
 8006d86:	f003 fcb1 	bl	800a6ec <HAL_GPIO_Init>
}
 8006d8a:	bf00      	nop
 8006d8c:	3730      	adds	r7, #48	@ 0x30
 8006d8e:	46bd      	mov	sp, r7
 8006d90:	bd80      	pop	{r7, pc}
 8006d92:	bf00      	nop
 8006d94:	40003800 	.word	0x40003800
 8006d98:	40021000 	.word	0x40021000
 8006d9c:	48000400 	.word	0x48000400
 8006da0:	40003c00 	.word	0x40003c00
 8006da4:	48000800 	.word	0x48000800

08006da8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006da8:	b580      	push	{r7, lr}
 8006daa:	b082      	sub	sp, #8
 8006dac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006dae:	4b0f      	ldr	r3, [pc, #60]	@ (8006dec <HAL_MspInit+0x44>)
 8006db0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006db2:	4a0e      	ldr	r2, [pc, #56]	@ (8006dec <HAL_MspInit+0x44>)
 8006db4:	f043 0301 	orr.w	r3, r3, #1
 8006db8:	6613      	str	r3, [r2, #96]	@ 0x60
 8006dba:	4b0c      	ldr	r3, [pc, #48]	@ (8006dec <HAL_MspInit+0x44>)
 8006dbc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006dbe:	f003 0301 	and.w	r3, r3, #1
 8006dc2:	607b      	str	r3, [r7, #4]
 8006dc4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8006dc6:	4b09      	ldr	r3, [pc, #36]	@ (8006dec <HAL_MspInit+0x44>)
 8006dc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006dca:	4a08      	ldr	r2, [pc, #32]	@ (8006dec <HAL_MspInit+0x44>)
 8006dcc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006dd0:	6593      	str	r3, [r2, #88]	@ 0x58
 8006dd2:	4b06      	ldr	r3, [pc, #24]	@ (8006dec <HAL_MspInit+0x44>)
 8006dd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006dd6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006dda:	603b      	str	r3, [r7, #0]
 8006ddc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8006dde:	f003 fec3 	bl	800ab68 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006de2:	bf00      	nop
 8006de4:	3708      	adds	r7, #8
 8006de6:	46bd      	mov	sp, r7
 8006de8:	bd80      	pop	{r7, pc}
 8006dea:	bf00      	nop
 8006dec:	40021000 	.word	0x40021000

08006df0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006df0:	b480      	push	{r7}
 8006df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8006df4:	bf00      	nop
 8006df6:	e7fd      	b.n	8006df4 <NMI_Handler+0x4>

08006df8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006df8:	b480      	push	{r7}
 8006dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006dfc:	bf00      	nop
 8006dfe:	e7fd      	b.n	8006dfc <HardFault_Handler+0x4>

08006e00 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006e00:	b480      	push	{r7}
 8006e02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006e04:	bf00      	nop
 8006e06:	e7fd      	b.n	8006e04 <MemManage_Handler+0x4>

08006e08 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8006e08:	b480      	push	{r7}
 8006e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8006e0c:	bf00      	nop
 8006e0e:	e7fd      	b.n	8006e0c <BusFault_Handler+0x4>

08006e10 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006e10:	b480      	push	{r7}
 8006e12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006e14:	bf00      	nop
 8006e16:	e7fd      	b.n	8006e14 <UsageFault_Handler+0x4>

08006e18 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8006e18:	b480      	push	{r7}
 8006e1a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8006e1c:	bf00      	nop
 8006e1e:	46bd      	mov	sp, r7
 8006e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e24:	4770      	bx	lr

08006e26 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8006e26:	b480      	push	{r7}
 8006e28:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8006e2a:	bf00      	nop
 8006e2c:	46bd      	mov	sp, r7
 8006e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e32:	4770      	bx	lr

08006e34 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8006e34:	b480      	push	{r7}
 8006e36:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8006e38:	bf00      	nop
 8006e3a:	46bd      	mov	sp, r7
 8006e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e40:	4770      	bx	lr

08006e42 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8006e42:	b580      	push	{r7, lr}
 8006e44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8006e46:	f000 fb65 	bl	8007514 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8006e4a:	bf00      	nop
 8006e4c:	bd80      	pop	{r7, pc}
	...

08006e50 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8006e50:	b580      	push	{r7, lr}
 8006e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8006e54:	4802      	ldr	r0, [pc, #8]	@ (8006e60 <DMA1_Channel1_IRQHandler+0x10>)
 8006e56:	f002 fca5 	bl	80097a4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8006e5a:	bf00      	nop
 8006e5c:	bd80      	pop	{r7, pc}
 8006e5e:	bf00      	nop
 8006e60:	20000844 	.word	0x20000844

08006e64 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8006e64:	b580      	push	{r7, lr}
 8006e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8006e68:	4802      	ldr	r0, [pc, #8]	@ (8006e74 <FDCAN1_IT0_IRQHandler+0x10>)
 8006e6a:	f003 f9bb 	bl	800a1e4 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8006e6e:	bf00      	nop
 8006e70:	bd80      	pop	{r7, pc}
 8006e72:	bf00      	nop
 8006e74:	200008a8 	.word	0x200008a8

08006e78 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8006e78:	b580      	push	{r7, lr}
 8006e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8006e7c:	4802      	ldr	r0, [pc, #8]	@ (8006e88 <TIM2_IRQHandler+0x10>)
 8006e7e:	f005 fdeb 	bl	800ca58 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8006e82:	bf00      	nop
 8006e84:	bd80      	pop	{r7, pc}
 8006e86:	bf00      	nop
 8006e88:	20000a98 	.word	0x20000a98

08006e8c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8006e8c:	b480      	push	{r7}
 8006e8e:	af00      	add	r7, sp, #0
  return 1;
 8006e90:	2301      	movs	r3, #1
}
 8006e92:	4618      	mov	r0, r3
 8006e94:	46bd      	mov	sp, r7
 8006e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e9a:	4770      	bx	lr

08006e9c <_kill>:

int _kill(int pid, int sig)
{
 8006e9c:	b580      	push	{r7, lr}
 8006e9e:	b082      	sub	sp, #8
 8006ea0:	af00      	add	r7, sp, #0
 8006ea2:	6078      	str	r0, [r7, #4]
 8006ea4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8006ea6:	f009 fcd5 	bl	8010854 <__errno>
 8006eaa:	4603      	mov	r3, r0
 8006eac:	2216      	movs	r2, #22
 8006eae:	601a      	str	r2, [r3, #0]
  return -1;
 8006eb0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8006eb4:	4618      	mov	r0, r3
 8006eb6:	3708      	adds	r7, #8
 8006eb8:	46bd      	mov	sp, r7
 8006eba:	bd80      	pop	{r7, pc}

08006ebc <_exit>:

void _exit (int status)
{
 8006ebc:	b580      	push	{r7, lr}
 8006ebe:	b082      	sub	sp, #8
 8006ec0:	af00      	add	r7, sp, #0
 8006ec2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8006ec4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8006ec8:	6878      	ldr	r0, [r7, #4]
 8006eca:	f7ff ffe7 	bl	8006e9c <_kill>
  while (1) {}    /* Make sure we hang here */
 8006ece:	bf00      	nop
 8006ed0:	e7fd      	b.n	8006ece <_exit+0x12>

08006ed2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8006ed2:	b580      	push	{r7, lr}
 8006ed4:	b086      	sub	sp, #24
 8006ed6:	af00      	add	r7, sp, #0
 8006ed8:	60f8      	str	r0, [r7, #12]
 8006eda:	60b9      	str	r1, [r7, #8]
 8006edc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006ede:	2300      	movs	r3, #0
 8006ee0:	617b      	str	r3, [r7, #20]
 8006ee2:	e00a      	b.n	8006efa <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8006ee4:	f7ff fd5c 	bl	80069a0 <__io_getchar>
 8006ee8:	4601      	mov	r1, r0
 8006eea:	68bb      	ldr	r3, [r7, #8]
 8006eec:	1c5a      	adds	r2, r3, #1
 8006eee:	60ba      	str	r2, [r7, #8]
 8006ef0:	b2ca      	uxtb	r2, r1
 8006ef2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006ef4:	697b      	ldr	r3, [r7, #20]
 8006ef6:	3301      	adds	r3, #1
 8006ef8:	617b      	str	r3, [r7, #20]
 8006efa:	697a      	ldr	r2, [r7, #20]
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	429a      	cmp	r2, r3
 8006f00:	dbf0      	blt.n	8006ee4 <_read+0x12>
  }

  return len;
 8006f02:	687b      	ldr	r3, [r7, #4]
}
 8006f04:	4618      	mov	r0, r3
 8006f06:	3718      	adds	r7, #24
 8006f08:	46bd      	mov	sp, r7
 8006f0a:	bd80      	pop	{r7, pc}

08006f0c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8006f0c:	b580      	push	{r7, lr}
 8006f0e:	b086      	sub	sp, #24
 8006f10:	af00      	add	r7, sp, #0
 8006f12:	60f8      	str	r0, [r7, #12]
 8006f14:	60b9      	str	r1, [r7, #8]
 8006f16:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006f18:	2300      	movs	r3, #0
 8006f1a:	617b      	str	r3, [r7, #20]
 8006f1c:	e009      	b.n	8006f32 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8006f1e:	68bb      	ldr	r3, [r7, #8]
 8006f20:	1c5a      	adds	r2, r3, #1
 8006f22:	60ba      	str	r2, [r7, #8]
 8006f24:	781b      	ldrb	r3, [r3, #0]
 8006f26:	4618      	mov	r0, r3
 8006f28:	f7ff fd28 	bl	800697c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006f2c:	697b      	ldr	r3, [r7, #20]
 8006f2e:	3301      	adds	r3, #1
 8006f30:	617b      	str	r3, [r7, #20]
 8006f32:	697a      	ldr	r2, [r7, #20]
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	429a      	cmp	r2, r3
 8006f38:	dbf1      	blt.n	8006f1e <_write+0x12>
  }
  return len;
 8006f3a:	687b      	ldr	r3, [r7, #4]
}
 8006f3c:	4618      	mov	r0, r3
 8006f3e:	3718      	adds	r7, #24
 8006f40:	46bd      	mov	sp, r7
 8006f42:	bd80      	pop	{r7, pc}

08006f44 <_close>:

int _close(int file)
{
 8006f44:	b480      	push	{r7}
 8006f46:	b083      	sub	sp, #12
 8006f48:	af00      	add	r7, sp, #0
 8006f4a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8006f4c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8006f50:	4618      	mov	r0, r3
 8006f52:	370c      	adds	r7, #12
 8006f54:	46bd      	mov	sp, r7
 8006f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f5a:	4770      	bx	lr

08006f5c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8006f5c:	b480      	push	{r7}
 8006f5e:	b083      	sub	sp, #12
 8006f60:	af00      	add	r7, sp, #0
 8006f62:	6078      	str	r0, [r7, #4]
 8006f64:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8006f66:	683b      	ldr	r3, [r7, #0]
 8006f68:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8006f6c:	605a      	str	r2, [r3, #4]
  return 0;
 8006f6e:	2300      	movs	r3, #0
}
 8006f70:	4618      	mov	r0, r3
 8006f72:	370c      	adds	r7, #12
 8006f74:	46bd      	mov	sp, r7
 8006f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f7a:	4770      	bx	lr

08006f7c <_isatty>:

int _isatty(int file)
{
 8006f7c:	b480      	push	{r7}
 8006f7e:	b083      	sub	sp, #12
 8006f80:	af00      	add	r7, sp, #0
 8006f82:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8006f84:	2301      	movs	r3, #1
}
 8006f86:	4618      	mov	r0, r3
 8006f88:	370c      	adds	r7, #12
 8006f8a:	46bd      	mov	sp, r7
 8006f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f90:	4770      	bx	lr

08006f92 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8006f92:	b480      	push	{r7}
 8006f94:	b085      	sub	sp, #20
 8006f96:	af00      	add	r7, sp, #0
 8006f98:	60f8      	str	r0, [r7, #12]
 8006f9a:	60b9      	str	r1, [r7, #8]
 8006f9c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8006f9e:	2300      	movs	r3, #0
}
 8006fa0:	4618      	mov	r0, r3
 8006fa2:	3714      	adds	r7, #20
 8006fa4:	46bd      	mov	sp, r7
 8006fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006faa:	4770      	bx	lr

08006fac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8006fac:	b580      	push	{r7, lr}
 8006fae:	b086      	sub	sp, #24
 8006fb0:	af00      	add	r7, sp, #0
 8006fb2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8006fb4:	4a14      	ldr	r2, [pc, #80]	@ (8007008 <_sbrk+0x5c>)
 8006fb6:	4b15      	ldr	r3, [pc, #84]	@ (800700c <_sbrk+0x60>)
 8006fb8:	1ad3      	subs	r3, r2, r3
 8006fba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8006fbc:	697b      	ldr	r3, [r7, #20]
 8006fbe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8006fc0:	4b13      	ldr	r3, [pc, #76]	@ (8007010 <_sbrk+0x64>)
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d102      	bne.n	8006fce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8006fc8:	4b11      	ldr	r3, [pc, #68]	@ (8007010 <_sbrk+0x64>)
 8006fca:	4a12      	ldr	r2, [pc, #72]	@ (8007014 <_sbrk+0x68>)
 8006fcc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8006fce:	4b10      	ldr	r3, [pc, #64]	@ (8007010 <_sbrk+0x64>)
 8006fd0:	681a      	ldr	r2, [r3, #0]
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	4413      	add	r3, r2
 8006fd6:	693a      	ldr	r2, [r7, #16]
 8006fd8:	429a      	cmp	r2, r3
 8006fda:	d207      	bcs.n	8006fec <_sbrk+0x40>
  {
    errno = ENOMEM;
 8006fdc:	f009 fc3a 	bl	8010854 <__errno>
 8006fe0:	4603      	mov	r3, r0
 8006fe2:	220c      	movs	r2, #12
 8006fe4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8006fe6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006fea:	e009      	b.n	8007000 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8006fec:	4b08      	ldr	r3, [pc, #32]	@ (8007010 <_sbrk+0x64>)
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8006ff2:	4b07      	ldr	r3, [pc, #28]	@ (8007010 <_sbrk+0x64>)
 8006ff4:	681a      	ldr	r2, [r3, #0]
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	4413      	add	r3, r2
 8006ffa:	4a05      	ldr	r2, [pc, #20]	@ (8007010 <_sbrk+0x64>)
 8006ffc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8006ffe:	68fb      	ldr	r3, [r7, #12]
}
 8007000:	4618      	mov	r0, r3
 8007002:	3718      	adds	r7, #24
 8007004:	46bd      	mov	sp, r7
 8007006:	bd80      	pop	{r7, pc}
 8007008:	20020000 	.word	0x20020000
 800700c:	00000400 	.word	0x00000400
 8007010:	20000a48 	.word	0x20000a48
 8007014:	20000cc8 	.word	0x20000cc8

08007018 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8007018:	b480      	push	{r7}
 800701a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800701c:	4b06      	ldr	r3, [pc, #24]	@ (8007038 <SystemInit+0x20>)
 800701e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007022:	4a05      	ldr	r2, [pc, #20]	@ (8007038 <SystemInit+0x20>)
 8007024:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007028:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800702c:	bf00      	nop
 800702e:	46bd      	mov	sp, r7
 8007030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007034:	4770      	bx	lr
 8007036:	bf00      	nop
 8007038:	e000ed00 	.word	0xe000ed00

0800703c <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800703c:	b580      	push	{r7, lr}
 800703e:	b088      	sub	sp, #32
 8007040:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8007042:	f107 0310 	add.w	r3, r7, #16
 8007046:	2200      	movs	r2, #0
 8007048:	601a      	str	r2, [r3, #0]
 800704a:	605a      	str	r2, [r3, #4]
 800704c:	609a      	str	r2, [r3, #8]
 800704e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007050:	1d3b      	adds	r3, r7, #4
 8007052:	2200      	movs	r2, #0
 8007054:	601a      	str	r2, [r3, #0]
 8007056:	605a      	str	r2, [r3, #4]
 8007058:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800705a:	4b20      	ldr	r3, [pc, #128]	@ (80070dc <MX_TIM1_Init+0xa0>)
 800705c:	4a20      	ldr	r2, [pc, #128]	@ (80070e0 <MX_TIM1_Init+0xa4>)
 800705e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 13089;
 8007060:	4b1e      	ldr	r3, [pc, #120]	@ (80070dc <MX_TIM1_Init+0xa0>)
 8007062:	f243 3221 	movw	r2, #13089	@ 0x3321
 8007066:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007068:	4b1c      	ldr	r3, [pc, #112]	@ (80070dc <MX_TIM1_Init+0xa0>)
 800706a:	2200      	movs	r2, #0
 800706c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 64934;
 800706e:	4b1b      	ldr	r3, [pc, #108]	@ (80070dc <MX_TIM1_Init+0xa0>)
 8007070:	f64f 52a6 	movw	r2, #64934	@ 0xfda6
 8007074:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007076:	4b19      	ldr	r3, [pc, #100]	@ (80070dc <MX_TIM1_Init+0xa0>)
 8007078:	2200      	movs	r2, #0
 800707a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800707c:	4b17      	ldr	r3, [pc, #92]	@ (80070dc <MX_TIM1_Init+0xa0>)
 800707e:	2200      	movs	r2, #0
 8007080:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007082:	4b16      	ldr	r3, [pc, #88]	@ (80070dc <MX_TIM1_Init+0xa0>)
 8007084:	2200      	movs	r2, #0
 8007086:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8007088:	4814      	ldr	r0, [pc, #80]	@ (80070dc <MX_TIM1_Init+0xa0>)
 800708a:	f005 fc2d 	bl	800c8e8 <HAL_TIM_Base_Init>
 800708e:	4603      	mov	r3, r0
 8007090:	2b00      	cmp	r3, #0
 8007092:	d001      	beq.n	8007098 <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
 8007094:	f7ff fca2 	bl	80069dc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007098:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800709c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800709e:	f107 0310 	add.w	r3, r7, #16
 80070a2:	4619      	mov	r1, r3
 80070a4:	480d      	ldr	r0, [pc, #52]	@ (80070dc <MX_TIM1_Init+0xa0>)
 80070a6:	f005 fec3 	bl	800ce30 <HAL_TIM_ConfigClockSource>
 80070aa:	4603      	mov	r3, r0
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d001      	beq.n	80070b4 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 80070b0:	f7ff fc94 	bl	80069dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80070b4:	2300      	movs	r3, #0
 80070b6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80070b8:	2300      	movs	r3, #0
 80070ba:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80070bc:	2300      	movs	r3, #0
 80070be:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80070c0:	1d3b      	adds	r3, r7, #4
 80070c2:	4619      	mov	r1, r3
 80070c4:	4805      	ldr	r0, [pc, #20]	@ (80070dc <MX_TIM1_Init+0xa0>)
 80070c6:	f006 fbd1 	bl	800d86c <HAL_TIMEx_MasterConfigSynchronization>
 80070ca:	4603      	mov	r3, r0
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d001      	beq.n	80070d4 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80070d0:	f7ff fc84 	bl	80069dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80070d4:	bf00      	nop
 80070d6:	3720      	adds	r7, #32
 80070d8:	46bd      	mov	sp, r7
 80070da:	bd80      	pop	{r7, pc}
 80070dc:	20000a4c 	.word	0x20000a4c
 80070e0:	40012c00 	.word	0x40012c00

080070e4 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80070e4:	b580      	push	{r7, lr}
 80070e6:	b090      	sub	sp, #64	@ 0x40
 80070e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80070ea:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80070ee:	2200      	movs	r2, #0
 80070f0:	601a      	str	r2, [r3, #0]
 80070f2:	605a      	str	r2, [r3, #4]
 80070f4:	609a      	str	r2, [r3, #8]
 80070f6:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80070f8:	f107 031c 	add.w	r3, r7, #28
 80070fc:	2200      	movs	r2, #0
 80070fe:	601a      	str	r2, [r3, #0]
 8007100:	605a      	str	r2, [r3, #4]
 8007102:	609a      	str	r2, [r3, #8]
 8007104:	60da      	str	r2, [r3, #12]
 8007106:	611a      	str	r2, [r3, #16]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8007108:	f107 030c 	add.w	r3, r7, #12
 800710c:	2200      	movs	r2, #0
 800710e:	601a      	str	r2, [r3, #0]
 8007110:	605a      	str	r2, [r3, #4]
 8007112:	609a      	str	r2, [r3, #8]
 8007114:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007116:	463b      	mov	r3, r7
 8007118:	2200      	movs	r2, #0
 800711a:	601a      	str	r2, [r3, #0]
 800711c:	605a      	str	r2, [r3, #4]
 800711e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8007120:	4b3e      	ldr	r3, [pc, #248]	@ (800721c <MX_TIM2_Init+0x138>)
 8007122:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8007126:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 169;
 8007128:	4b3c      	ldr	r3, [pc, #240]	@ (800721c <MX_TIM2_Init+0x138>)
 800712a:	22a9      	movs	r2, #169	@ 0xa9
 800712c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800712e:	4b3b      	ldr	r3, [pc, #236]	@ (800721c <MX_TIM2_Init+0x138>)
 8007130:	2200      	movs	r2, #0
 8007132:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8007134:	4b39      	ldr	r3, [pc, #228]	@ (800721c <MX_TIM2_Init+0x138>)
 8007136:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800713a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800713c:	4b37      	ldr	r3, [pc, #220]	@ (800721c <MX_TIM2_Init+0x138>)
 800713e:	2200      	movs	r2, #0
 8007140:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007142:	4b36      	ldr	r3, [pc, #216]	@ (800721c <MX_TIM2_Init+0x138>)
 8007144:	2200      	movs	r2, #0
 8007146:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8007148:	4834      	ldr	r0, [pc, #208]	@ (800721c <MX_TIM2_Init+0x138>)
 800714a:	f005 fbcd 	bl	800c8e8 <HAL_TIM_Base_Init>
 800714e:	4603      	mov	r3, r0
 8007150:	2b00      	cmp	r3, #0
 8007152:	d001      	beq.n	8007158 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8007154:	f7ff fc42 	bl	80069dc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007158:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800715c:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800715e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8007162:	4619      	mov	r1, r3
 8007164:	482d      	ldr	r0, [pc, #180]	@ (800721c <MX_TIM2_Init+0x138>)
 8007166:	f005 fe63 	bl	800ce30 <HAL_TIM_ConfigClockSource>
 800716a:	4603      	mov	r3, r0
 800716c:	2b00      	cmp	r3, #0
 800716e:	d001      	beq.n	8007174 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8007170:	f7ff fc34 	bl	80069dc <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8007174:	4829      	ldr	r0, [pc, #164]	@ (800721c <MX_TIM2_Init+0x138>)
 8007176:	f005 fc0e 	bl	800c996 <HAL_TIM_IC_Init>
 800717a:	4603      	mov	r3, r0
 800717c:	2b00      	cmp	r3, #0
 800717e:	d001      	beq.n	8007184 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8007180:	f7ff fc2c 	bl	80069dc <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8007184:	2304      	movs	r3, #4
 8007186:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8007188:	2350      	movs	r3, #80	@ 0x50
 800718a:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800718c:	2300      	movs	r3, #0
 800718e:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 8007190:	2300      	movs	r3, #0
 8007192:	62bb      	str	r3, [r7, #40]	@ 0x28
  sSlaveConfig.TriggerFilter = 0;
 8007194:	2300      	movs	r3, #0
 8007196:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8007198:	f107 031c 	add.w	r3, r7, #28
 800719c:	4619      	mov	r1, r3
 800719e:	481f      	ldr	r0, [pc, #124]	@ (800721c <MX_TIM2_Init+0x138>)
 80071a0:	f005 ff5c 	bl	800d05c <HAL_TIM_SlaveConfigSynchro>
 80071a4:	4603      	mov	r3, r0
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d001      	beq.n	80071ae <MX_TIM2_Init+0xca>
  {
    Error_Handler();
 80071aa:	f7ff fc17 	bl	80069dc <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80071ae:	2300      	movs	r3, #0
 80071b0:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80071b2:	2301      	movs	r3, #1
 80071b4:	613b      	str	r3, [r7, #16]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80071b6:	2300      	movs	r3, #0
 80071b8:	617b      	str	r3, [r7, #20]
  sConfigIC.ICFilter = 0;
 80071ba:	2300      	movs	r3, #0
 80071bc:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80071be:	f107 030c 	add.w	r3, r7, #12
 80071c2:	2200      	movs	r2, #0
 80071c4:	4619      	mov	r1, r3
 80071c6:	4815      	ldr	r0, [pc, #84]	@ (800721c <MX_TIM2_Init+0x138>)
 80071c8:	f005 fd95 	bl	800ccf6 <HAL_TIM_IC_ConfigChannel>
 80071cc:	4603      	mov	r3, r0
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d001      	beq.n	80071d6 <MX_TIM2_Init+0xf2>
  {
    Error_Handler();
 80071d2:	f7ff fc03 	bl	80069dc <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 80071d6:	2302      	movs	r3, #2
 80071d8:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 80071da:	2302      	movs	r3, #2
 80071dc:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80071de:	f107 030c 	add.w	r3, r7, #12
 80071e2:	2204      	movs	r2, #4
 80071e4:	4619      	mov	r1, r3
 80071e6:	480d      	ldr	r0, [pc, #52]	@ (800721c <MX_TIM2_Init+0x138>)
 80071e8:	f005 fd85 	bl	800ccf6 <HAL_TIM_IC_ConfigChannel>
 80071ec:	4603      	mov	r3, r0
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d001      	beq.n	80071f6 <MX_TIM2_Init+0x112>
  {
    Error_Handler();
 80071f2:	f7ff fbf3 	bl	80069dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80071f6:	2300      	movs	r3, #0
 80071f8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80071fa:	2300      	movs	r3, #0
 80071fc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80071fe:	463b      	mov	r3, r7
 8007200:	4619      	mov	r1, r3
 8007202:	4806      	ldr	r0, [pc, #24]	@ (800721c <MX_TIM2_Init+0x138>)
 8007204:	f006 fb32 	bl	800d86c <HAL_TIMEx_MasterConfigSynchronization>
 8007208:	4603      	mov	r3, r0
 800720a:	2b00      	cmp	r3, #0
 800720c:	d001      	beq.n	8007212 <MX_TIM2_Init+0x12e>
  {
    Error_Handler();
 800720e:	f7ff fbe5 	bl	80069dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8007212:	bf00      	nop
 8007214:	3740      	adds	r7, #64	@ 0x40
 8007216:	46bd      	mov	sp, r7
 8007218:	bd80      	pop	{r7, pc}
 800721a:	bf00      	nop
 800721c:	20000a98 	.word	0x20000a98

08007220 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8007220:	b580      	push	{r7, lr}
 8007222:	b08a      	sub	sp, #40	@ 0x28
 8007224:	af00      	add	r7, sp, #0
 8007226:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007228:	f107 0314 	add.w	r3, r7, #20
 800722c:	2200      	movs	r2, #0
 800722e:	601a      	str	r2, [r3, #0]
 8007230:	605a      	str	r2, [r3, #4]
 8007232:	609a      	str	r2, [r3, #8]
 8007234:	60da      	str	r2, [r3, #12]
 8007236:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM1)
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	4a24      	ldr	r2, [pc, #144]	@ (80072d0 <HAL_TIM_Base_MspInit+0xb0>)
 800723e:	4293      	cmp	r3, r2
 8007240:	d10c      	bne.n	800725c <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8007242:	4b24      	ldr	r3, [pc, #144]	@ (80072d4 <HAL_TIM_Base_MspInit+0xb4>)
 8007244:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007246:	4a23      	ldr	r2, [pc, #140]	@ (80072d4 <HAL_TIM_Base_MspInit+0xb4>)
 8007248:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800724c:	6613      	str	r3, [r2, #96]	@ 0x60
 800724e:	4b21      	ldr	r3, [pc, #132]	@ (80072d4 <HAL_TIM_Base_MspInit+0xb4>)
 8007250:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007252:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007256:	613b      	str	r3, [r7, #16]
 8007258:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800725a:	e035      	b.n	80072c8 <HAL_TIM_Base_MspInit+0xa8>
  else if(tim_baseHandle->Instance==TIM2)
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007264:	d130      	bne.n	80072c8 <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8007266:	4b1b      	ldr	r3, [pc, #108]	@ (80072d4 <HAL_TIM_Base_MspInit+0xb4>)
 8007268:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800726a:	4a1a      	ldr	r2, [pc, #104]	@ (80072d4 <HAL_TIM_Base_MspInit+0xb4>)
 800726c:	f043 0301 	orr.w	r3, r3, #1
 8007270:	6593      	str	r3, [r2, #88]	@ 0x58
 8007272:	4b18      	ldr	r3, [pc, #96]	@ (80072d4 <HAL_TIM_Base_MspInit+0xb4>)
 8007274:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007276:	f003 0301 	and.w	r3, r3, #1
 800727a:	60fb      	str	r3, [r7, #12]
 800727c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800727e:	4b15      	ldr	r3, [pc, #84]	@ (80072d4 <HAL_TIM_Base_MspInit+0xb4>)
 8007280:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007282:	4a14      	ldr	r2, [pc, #80]	@ (80072d4 <HAL_TIM_Base_MspInit+0xb4>)
 8007284:	f043 0301 	orr.w	r3, r3, #1
 8007288:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800728a:	4b12      	ldr	r3, [pc, #72]	@ (80072d4 <HAL_TIM_Base_MspInit+0xb4>)
 800728c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800728e:	f003 0301 	and.w	r3, r3, #1
 8007292:	60bb      	str	r3, [r7, #8]
 8007294:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = J1772_CP_Pin;
 8007296:	2301      	movs	r3, #1
 8007298:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800729a:	2302      	movs	r3, #2
 800729c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800729e:	2300      	movs	r3, #0
 80072a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80072a2:	2300      	movs	r3, #0
 80072a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80072a6:	2301      	movs	r3, #1
 80072a8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(J1772_CP_GPIO_Port, &GPIO_InitStruct);
 80072aa:	f107 0314 	add.w	r3, r7, #20
 80072ae:	4619      	mov	r1, r3
 80072b0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80072b4:	f003 fa1a 	bl	800a6ec <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM2_IRQn, 2, 0);
 80072b8:	2200      	movs	r2, #0
 80072ba:	2102      	movs	r1, #2
 80072bc:	201c      	movs	r0, #28
 80072be:	f002 f994 	bl	80095ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80072c2:	201c      	movs	r0, #28
 80072c4:	f002 f9ab 	bl	800961e <HAL_NVIC_EnableIRQ>
}
 80072c8:	bf00      	nop
 80072ca:	3728      	adds	r7, #40	@ 0x28
 80072cc:	46bd      	mov	sp, r7
 80072ce:	bd80      	pop	{r7, pc}
 80072d0:	40012c00 	.word	0x40012c00
 80072d4:	40021000 	.word	0x40021000

080072d8 <MX_LPUART1_UART_Init>:
UART_HandleTypeDef hlpuart1;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 80072d8:	b580      	push	{r7, lr}
 80072da:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80072dc:	4b21      	ldr	r3, [pc, #132]	@ (8007364 <MX_LPUART1_UART_Init+0x8c>)
 80072de:	4a22      	ldr	r2, [pc, #136]	@ (8007368 <MX_LPUART1_UART_Init+0x90>)
 80072e0:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 80072e2:	4b20      	ldr	r3, [pc, #128]	@ (8007364 <MX_LPUART1_UART_Init+0x8c>)
 80072e4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80072e8:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80072ea:	4b1e      	ldr	r3, [pc, #120]	@ (8007364 <MX_LPUART1_UART_Init+0x8c>)
 80072ec:	2200      	movs	r2, #0
 80072ee:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80072f0:	4b1c      	ldr	r3, [pc, #112]	@ (8007364 <MX_LPUART1_UART_Init+0x8c>)
 80072f2:	2200      	movs	r2, #0
 80072f4:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80072f6:	4b1b      	ldr	r3, [pc, #108]	@ (8007364 <MX_LPUART1_UART_Init+0x8c>)
 80072f8:	2200      	movs	r2, #0
 80072fa:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80072fc:	4b19      	ldr	r3, [pc, #100]	@ (8007364 <MX_LPUART1_UART_Init+0x8c>)
 80072fe:	220c      	movs	r2, #12
 8007300:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8007302:	4b18      	ldr	r3, [pc, #96]	@ (8007364 <MX_LPUART1_UART_Init+0x8c>)
 8007304:	2200      	movs	r2, #0
 8007306:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8007308:	4b16      	ldr	r3, [pc, #88]	@ (8007364 <MX_LPUART1_UART_Init+0x8c>)
 800730a:	2200      	movs	r2, #0
 800730c:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800730e:	4b15      	ldr	r3, [pc, #84]	@ (8007364 <MX_LPUART1_UART_Init+0x8c>)
 8007310:	2200      	movs	r2, #0
 8007312:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8007314:	4b13      	ldr	r3, [pc, #76]	@ (8007364 <MX_LPUART1_UART_Init+0x8c>)
 8007316:	2200      	movs	r2, #0
 8007318:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 800731a:	4812      	ldr	r0, [pc, #72]	@ (8007364 <MX_LPUART1_UART_Init+0x8c>)
 800731c:	f006 fb82 	bl	800da24 <HAL_UART_Init>
 8007320:	4603      	mov	r3, r0
 8007322:	2b00      	cmp	r3, #0
 8007324:	d001      	beq.n	800732a <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 8007326:	f7ff fb59 	bl	80069dc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800732a:	2100      	movs	r1, #0
 800732c:	480d      	ldr	r0, [pc, #52]	@ (8007364 <MX_LPUART1_UART_Init+0x8c>)
 800732e:	f007 fa73 	bl	800e818 <HAL_UARTEx_SetTxFifoThreshold>
 8007332:	4603      	mov	r3, r0
 8007334:	2b00      	cmp	r3, #0
 8007336:	d001      	beq.n	800733c <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8007338:	f7ff fb50 	bl	80069dc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800733c:	2100      	movs	r1, #0
 800733e:	4809      	ldr	r0, [pc, #36]	@ (8007364 <MX_LPUART1_UART_Init+0x8c>)
 8007340:	f007 faa8 	bl	800e894 <HAL_UARTEx_SetRxFifoThreshold>
 8007344:	4603      	mov	r3, r0
 8007346:	2b00      	cmp	r3, #0
 8007348:	d001      	beq.n	800734e <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 800734a:	f7ff fb47 	bl	80069dc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 800734e:	4805      	ldr	r0, [pc, #20]	@ (8007364 <MX_LPUART1_UART_Init+0x8c>)
 8007350:	f007 fa29 	bl	800e7a6 <HAL_UARTEx_DisableFifoMode>
 8007354:	4603      	mov	r3, r0
 8007356:	2b00      	cmp	r3, #0
 8007358:	d001      	beq.n	800735e <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 800735a:	f7ff fb3f 	bl	80069dc <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 800735e:	bf00      	nop
 8007360:	bd80      	pop	{r7, pc}
 8007362:	bf00      	nop
 8007364:	20000ae4 	.word	0x20000ae4
 8007368:	40008000 	.word	0x40008000

0800736c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800736c:	b580      	push	{r7, lr}
 800736e:	b09e      	sub	sp, #120	@ 0x78
 8007370:	af00      	add	r7, sp, #0
 8007372:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007374:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8007378:	2200      	movs	r2, #0
 800737a:	601a      	str	r2, [r3, #0]
 800737c:	605a      	str	r2, [r3, #4]
 800737e:	609a      	str	r2, [r3, #8]
 8007380:	60da      	str	r2, [r3, #12]
 8007382:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8007384:	f107 0310 	add.w	r3, r7, #16
 8007388:	2254      	movs	r2, #84	@ 0x54
 800738a:	2100      	movs	r1, #0
 800738c:	4618      	mov	r0, r3
 800738e:	f009 fa37 	bl	8010800 <memset>
  if(uartHandle->Instance==LPUART1)
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	4a1f      	ldr	r2, [pc, #124]	@ (8007414 <HAL_UART_MspInit+0xa8>)
 8007398:	4293      	cmp	r3, r2
 800739a:	d136      	bne.n	800740a <HAL_UART_MspInit+0x9e>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 800739c:	2320      	movs	r3, #32
 800739e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80073a0:	2300      	movs	r3, #0
 80073a2:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80073a4:	f107 0310 	add.w	r3, r7, #16
 80073a8:	4618      	mov	r0, r3
 80073aa:	f004 f91b 	bl	800b5e4 <HAL_RCCEx_PeriphCLKConfig>
 80073ae:	4603      	mov	r3, r0
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d001      	beq.n	80073b8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80073b4:	f7ff fb12 	bl	80069dc <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80073b8:	4b17      	ldr	r3, [pc, #92]	@ (8007418 <HAL_UART_MspInit+0xac>)
 80073ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80073bc:	4a16      	ldr	r2, [pc, #88]	@ (8007418 <HAL_UART_MspInit+0xac>)
 80073be:	f043 0301 	orr.w	r3, r3, #1
 80073c2:	65d3      	str	r3, [r2, #92]	@ 0x5c
 80073c4:	4b14      	ldr	r3, [pc, #80]	@ (8007418 <HAL_UART_MspInit+0xac>)
 80073c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80073c8:	f003 0301 	and.w	r3, r3, #1
 80073cc:	60fb      	str	r3, [r7, #12]
 80073ce:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80073d0:	4b11      	ldr	r3, [pc, #68]	@ (8007418 <HAL_UART_MspInit+0xac>)
 80073d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80073d4:	4a10      	ldr	r2, [pc, #64]	@ (8007418 <HAL_UART_MspInit+0xac>)
 80073d6:	f043 0301 	orr.w	r3, r3, #1
 80073da:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80073dc:	4b0e      	ldr	r3, [pc, #56]	@ (8007418 <HAL_UART_MspInit+0xac>)
 80073de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80073e0:	f003 0301 	and.w	r3, r3, #1
 80073e4:	60bb      	str	r3, [r7, #8]
 80073e6:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 80073e8:	230c      	movs	r3, #12
 80073ea:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80073ec:	2302      	movs	r3, #2
 80073ee:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80073f0:	2300      	movs	r3, #0
 80073f2:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80073f4:	2300      	movs	r3, #0
 80073f6:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 80073f8:	230c      	movs	r3, #12
 80073fa:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80073fc:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8007400:	4619      	mov	r1, r3
 8007402:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007406:	f003 f971 	bl	800a6ec <HAL_GPIO_Init>

  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
}
 800740a:	bf00      	nop
 800740c:	3778      	adds	r7, #120	@ 0x78
 800740e:	46bd      	mov	sp, r7
 8007410:	bd80      	pop	{r7, pc}
 8007412:	bf00      	nop
 8007414:	40008000 	.word	0x40008000
 8007418:	40021000 	.word	0x40021000

0800741c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800741c:	480d      	ldr	r0, [pc, #52]	@ (8007454 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800741e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8007420:	f7ff fdfa 	bl	8007018 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8007424:	480c      	ldr	r0, [pc, #48]	@ (8007458 <LoopForever+0x6>)
  ldr r1, =_edata
 8007426:	490d      	ldr	r1, [pc, #52]	@ (800745c <LoopForever+0xa>)
  ldr r2, =_sidata
 8007428:	4a0d      	ldr	r2, [pc, #52]	@ (8007460 <LoopForever+0xe>)
  movs r3, #0
 800742a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800742c:	e002      	b.n	8007434 <LoopCopyDataInit>

0800742e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800742e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8007430:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8007432:	3304      	adds	r3, #4

08007434 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8007434:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8007436:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8007438:	d3f9      	bcc.n	800742e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800743a:	4a0a      	ldr	r2, [pc, #40]	@ (8007464 <LoopForever+0x12>)
  ldr r4, =_ebss
 800743c:	4c0a      	ldr	r4, [pc, #40]	@ (8007468 <LoopForever+0x16>)
  movs r3, #0
 800743e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8007440:	e001      	b.n	8007446 <LoopFillZerobss>

08007442 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8007442:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8007444:	3204      	adds	r2, #4

08007446 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8007446:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8007448:	d3fb      	bcc.n	8007442 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800744a:	f009 fa09 	bl	8010860 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800744e:	f7ff f9d5 	bl	80067fc <main>

08007452 <LoopForever>:

LoopForever:
    b LoopForever
 8007452:	e7fe      	b.n	8007452 <LoopForever>
  ldr   r0, =_estack
 8007454:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8007458:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800745c:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 8007460:	080147f0 	.word	0x080147f0
  ldr r2, =_sbss
 8007464:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 8007468:	20000cc8 	.word	0x20000cc8

0800746c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800746c:	e7fe      	b.n	800746c <ADC1_2_IRQHandler>

0800746e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800746e:	b580      	push	{r7, lr}
 8007470:	b082      	sub	sp, #8
 8007472:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8007474:	2300      	movs	r3, #0
 8007476:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8007478:	2003      	movs	r0, #3
 800747a:	f002 f8ab 	bl	80095d4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800747e:	200f      	movs	r0, #15
 8007480:	f000 f80e 	bl	80074a0 <HAL_InitTick>
 8007484:	4603      	mov	r3, r0
 8007486:	2b00      	cmp	r3, #0
 8007488:	d002      	beq.n	8007490 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800748a:	2301      	movs	r3, #1
 800748c:	71fb      	strb	r3, [r7, #7]
 800748e:	e001      	b.n	8007494 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8007490:	f7ff fc8a 	bl	8006da8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8007494:	79fb      	ldrb	r3, [r7, #7]

}
 8007496:	4618      	mov	r0, r3
 8007498:	3708      	adds	r7, #8
 800749a:	46bd      	mov	sp, r7
 800749c:	bd80      	pop	{r7, pc}
	...

080074a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80074a0:	b580      	push	{r7, lr}
 80074a2:	b084      	sub	sp, #16
 80074a4:	af00      	add	r7, sp, #0
 80074a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80074a8:	2300      	movs	r3, #0
 80074aa:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80074ac:	4b16      	ldr	r3, [pc, #88]	@ (8007508 <HAL_InitTick+0x68>)
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d022      	beq.n	80074fa <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80074b4:	4b15      	ldr	r3, [pc, #84]	@ (800750c <HAL_InitTick+0x6c>)
 80074b6:	681a      	ldr	r2, [r3, #0]
 80074b8:	4b13      	ldr	r3, [pc, #76]	@ (8007508 <HAL_InitTick+0x68>)
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80074c0:	fbb1 f3f3 	udiv	r3, r1, r3
 80074c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80074c8:	4618      	mov	r0, r3
 80074ca:	f002 f8b6 	bl	800963a <HAL_SYSTICK_Config>
 80074ce:	4603      	mov	r3, r0
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d10f      	bne.n	80074f4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	2b0f      	cmp	r3, #15
 80074d8:	d809      	bhi.n	80074ee <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80074da:	2200      	movs	r2, #0
 80074dc:	6879      	ldr	r1, [r7, #4]
 80074de:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80074e2:	f002 f882 	bl	80095ea <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80074e6:	4a0a      	ldr	r2, [pc, #40]	@ (8007510 <HAL_InitTick+0x70>)
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	6013      	str	r3, [r2, #0]
 80074ec:	e007      	b.n	80074fe <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80074ee:	2301      	movs	r3, #1
 80074f0:	73fb      	strb	r3, [r7, #15]
 80074f2:	e004      	b.n	80074fe <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80074f4:	2301      	movs	r3, #1
 80074f6:	73fb      	strb	r3, [r7, #15]
 80074f8:	e001      	b.n	80074fe <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80074fa:	2301      	movs	r3, #1
 80074fc:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80074fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8007500:	4618      	mov	r0, r3
 8007502:	3710      	adds	r7, #16
 8007504:	46bd      	mov	sp, r7
 8007506:	bd80      	pop	{r7, pc}
 8007508:	20000024 	.word	0x20000024
 800750c:	2000001c 	.word	0x2000001c
 8007510:	20000020 	.word	0x20000020

08007514 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8007514:	b480      	push	{r7}
 8007516:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8007518:	4b05      	ldr	r3, [pc, #20]	@ (8007530 <HAL_IncTick+0x1c>)
 800751a:	681a      	ldr	r2, [r3, #0]
 800751c:	4b05      	ldr	r3, [pc, #20]	@ (8007534 <HAL_IncTick+0x20>)
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	4413      	add	r3, r2
 8007522:	4a03      	ldr	r2, [pc, #12]	@ (8007530 <HAL_IncTick+0x1c>)
 8007524:	6013      	str	r3, [r2, #0]
}
 8007526:	bf00      	nop
 8007528:	46bd      	mov	sp, r7
 800752a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800752e:	4770      	bx	lr
 8007530:	20000b78 	.word	0x20000b78
 8007534:	20000024 	.word	0x20000024

08007538 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8007538:	b480      	push	{r7}
 800753a:	af00      	add	r7, sp, #0
  return uwTick;
 800753c:	4b03      	ldr	r3, [pc, #12]	@ (800754c <HAL_GetTick+0x14>)
 800753e:	681b      	ldr	r3, [r3, #0]
}
 8007540:	4618      	mov	r0, r3
 8007542:	46bd      	mov	sp, r7
 8007544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007548:	4770      	bx	lr
 800754a:	bf00      	nop
 800754c:	20000b78 	.word	0x20000b78

08007550 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8007550:	b580      	push	{r7, lr}
 8007552:	b084      	sub	sp, #16
 8007554:	af00      	add	r7, sp, #0
 8007556:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8007558:	f7ff ffee 	bl	8007538 <HAL_GetTick>
 800755c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007568:	d004      	beq.n	8007574 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800756a:	4b09      	ldr	r3, [pc, #36]	@ (8007590 <HAL_Delay+0x40>)
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	68fa      	ldr	r2, [r7, #12]
 8007570:	4413      	add	r3, r2
 8007572:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8007574:	bf00      	nop
 8007576:	f7ff ffdf 	bl	8007538 <HAL_GetTick>
 800757a:	4602      	mov	r2, r0
 800757c:	68bb      	ldr	r3, [r7, #8]
 800757e:	1ad3      	subs	r3, r2, r3
 8007580:	68fa      	ldr	r2, [r7, #12]
 8007582:	429a      	cmp	r2, r3
 8007584:	d8f7      	bhi.n	8007576 <HAL_Delay+0x26>
  {
  }
}
 8007586:	bf00      	nop
 8007588:	bf00      	nop
 800758a:	3710      	adds	r7, #16
 800758c:	46bd      	mov	sp, r7
 800758e:	bd80      	pop	{r7, pc}
 8007590:	20000024 	.word	0x20000024

08007594 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8007594:	b480      	push	{r7}
 8007596:	b083      	sub	sp, #12
 8007598:	af00      	add	r7, sp, #0
 800759a:	6078      	str	r0, [r7, #4]
 800759c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	689b      	ldr	r3, [r3, #8]
 80075a2:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80075a6:	683b      	ldr	r3, [r7, #0]
 80075a8:	431a      	orrs	r2, r3
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	609a      	str	r2, [r3, #8]
}
 80075ae:	bf00      	nop
 80075b0:	370c      	adds	r7, #12
 80075b2:	46bd      	mov	sp, r7
 80075b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075b8:	4770      	bx	lr

080075ba <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80075ba:	b480      	push	{r7}
 80075bc:	b083      	sub	sp, #12
 80075be:	af00      	add	r7, sp, #0
 80075c0:	6078      	str	r0, [r7, #4]
 80075c2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	689b      	ldr	r3, [r3, #8]
 80075c8:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80075cc:	683b      	ldr	r3, [r7, #0]
 80075ce:	431a      	orrs	r2, r3
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	609a      	str	r2, [r3, #8]
}
 80075d4:	bf00      	nop
 80075d6:	370c      	adds	r7, #12
 80075d8:	46bd      	mov	sp, r7
 80075da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075de:	4770      	bx	lr

080075e0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80075e0:	b480      	push	{r7}
 80075e2:	b083      	sub	sp, #12
 80075e4:	af00      	add	r7, sp, #0
 80075e6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	689b      	ldr	r3, [r3, #8]
 80075ec:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80075f0:	4618      	mov	r0, r3
 80075f2:	370c      	adds	r7, #12
 80075f4:	46bd      	mov	sp, r7
 80075f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075fa:	4770      	bx	lr

080075fc <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80075fc:	b480      	push	{r7}
 80075fe:	b087      	sub	sp, #28
 8007600:	af00      	add	r7, sp, #0
 8007602:	60f8      	str	r0, [r7, #12]
 8007604:	60b9      	str	r1, [r7, #8]
 8007606:	607a      	str	r2, [r7, #4]
 8007608:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	3360      	adds	r3, #96	@ 0x60
 800760e:	461a      	mov	r2, r3
 8007610:	68bb      	ldr	r3, [r7, #8]
 8007612:	009b      	lsls	r3, r3, #2
 8007614:	4413      	add	r3, r2
 8007616:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8007618:	697b      	ldr	r3, [r7, #20]
 800761a:	681a      	ldr	r2, [r3, #0]
 800761c:	4b08      	ldr	r3, [pc, #32]	@ (8007640 <LL_ADC_SetOffset+0x44>)
 800761e:	4013      	ands	r3, r2
 8007620:	687a      	ldr	r2, [r7, #4]
 8007622:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8007626:	683a      	ldr	r2, [r7, #0]
 8007628:	430a      	orrs	r2, r1
 800762a:	4313      	orrs	r3, r2
 800762c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8007630:	697b      	ldr	r3, [r7, #20]
 8007632:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8007634:	bf00      	nop
 8007636:	371c      	adds	r7, #28
 8007638:	46bd      	mov	sp, r7
 800763a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800763e:	4770      	bx	lr
 8007640:	03fff000 	.word	0x03fff000

08007644 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8007644:	b480      	push	{r7}
 8007646:	b085      	sub	sp, #20
 8007648:	af00      	add	r7, sp, #0
 800764a:	6078      	str	r0, [r7, #4]
 800764c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	3360      	adds	r3, #96	@ 0x60
 8007652:	461a      	mov	r2, r3
 8007654:	683b      	ldr	r3, [r7, #0]
 8007656:	009b      	lsls	r3, r3, #2
 8007658:	4413      	add	r3, r2
 800765a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8007664:	4618      	mov	r0, r3
 8007666:	3714      	adds	r7, #20
 8007668:	46bd      	mov	sp, r7
 800766a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800766e:	4770      	bx	lr

08007670 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8007670:	b480      	push	{r7}
 8007672:	b087      	sub	sp, #28
 8007674:	af00      	add	r7, sp, #0
 8007676:	60f8      	str	r0, [r7, #12]
 8007678:	60b9      	str	r1, [r7, #8]
 800767a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	3360      	adds	r3, #96	@ 0x60
 8007680:	461a      	mov	r2, r3
 8007682:	68bb      	ldr	r3, [r7, #8]
 8007684:	009b      	lsls	r3, r3, #2
 8007686:	4413      	add	r3, r2
 8007688:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800768a:	697b      	ldr	r3, [r7, #20]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	431a      	orrs	r2, r3
 8007696:	697b      	ldr	r3, [r7, #20]
 8007698:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800769a:	bf00      	nop
 800769c:	371c      	adds	r7, #28
 800769e:	46bd      	mov	sp, r7
 80076a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a4:	4770      	bx	lr

080076a6 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80076a6:	b480      	push	{r7}
 80076a8:	b087      	sub	sp, #28
 80076aa:	af00      	add	r7, sp, #0
 80076ac:	60f8      	str	r0, [r7, #12]
 80076ae:	60b9      	str	r1, [r7, #8]
 80076b0:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	3360      	adds	r3, #96	@ 0x60
 80076b6:	461a      	mov	r2, r3
 80076b8:	68bb      	ldr	r3, [r7, #8]
 80076ba:	009b      	lsls	r3, r3, #2
 80076bc:	4413      	add	r3, r2
 80076be:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80076c0:	697b      	ldr	r3, [r7, #20]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	431a      	orrs	r2, r3
 80076cc:	697b      	ldr	r3, [r7, #20]
 80076ce:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80076d0:	bf00      	nop
 80076d2:	371c      	adds	r7, #28
 80076d4:	46bd      	mov	sp, r7
 80076d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076da:	4770      	bx	lr

080076dc <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80076dc:	b480      	push	{r7}
 80076de:	b087      	sub	sp, #28
 80076e0:	af00      	add	r7, sp, #0
 80076e2:	60f8      	str	r0, [r7, #12]
 80076e4:	60b9      	str	r1, [r7, #8]
 80076e6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	3360      	adds	r3, #96	@ 0x60
 80076ec:	461a      	mov	r2, r3
 80076ee:	68bb      	ldr	r3, [r7, #8]
 80076f0:	009b      	lsls	r3, r3, #2
 80076f2:	4413      	add	r3, r2
 80076f4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80076f6:	697b      	ldr	r3, [r7, #20]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	431a      	orrs	r2, r3
 8007702:	697b      	ldr	r3, [r7, #20]
 8007704:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8007706:	bf00      	nop
 8007708:	371c      	adds	r7, #28
 800770a:	46bd      	mov	sp, r7
 800770c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007710:	4770      	bx	lr

08007712 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8007712:	b480      	push	{r7}
 8007714:	b083      	sub	sp, #12
 8007716:	af00      	add	r7, sp, #0
 8007718:	6078      	str	r0, [r7, #4]
 800771a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	695b      	ldr	r3, [r3, #20]
 8007720:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8007724:	683b      	ldr	r3, [r7, #0]
 8007726:	431a      	orrs	r2, r3
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	615a      	str	r2, [r3, #20]
}
 800772c:	bf00      	nop
 800772e:	370c      	adds	r7, #12
 8007730:	46bd      	mov	sp, r7
 8007732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007736:	4770      	bx	lr

08007738 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8007738:	b480      	push	{r7}
 800773a:	b087      	sub	sp, #28
 800773c:	af00      	add	r7, sp, #0
 800773e:	60f8      	str	r0, [r7, #12]
 8007740:	60b9      	str	r1, [r7, #8]
 8007742:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	3330      	adds	r3, #48	@ 0x30
 8007748:	461a      	mov	r2, r3
 800774a:	68bb      	ldr	r3, [r7, #8]
 800774c:	0a1b      	lsrs	r3, r3, #8
 800774e:	009b      	lsls	r3, r3, #2
 8007750:	f003 030c 	and.w	r3, r3, #12
 8007754:	4413      	add	r3, r2
 8007756:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8007758:	697b      	ldr	r3, [r7, #20]
 800775a:	681a      	ldr	r2, [r3, #0]
 800775c:	68bb      	ldr	r3, [r7, #8]
 800775e:	f003 031f 	and.w	r3, r3, #31
 8007762:	211f      	movs	r1, #31
 8007764:	fa01 f303 	lsl.w	r3, r1, r3
 8007768:	43db      	mvns	r3, r3
 800776a:	401a      	ands	r2, r3
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	0e9b      	lsrs	r3, r3, #26
 8007770:	f003 011f 	and.w	r1, r3, #31
 8007774:	68bb      	ldr	r3, [r7, #8]
 8007776:	f003 031f 	and.w	r3, r3, #31
 800777a:	fa01 f303 	lsl.w	r3, r1, r3
 800777e:	431a      	orrs	r2, r3
 8007780:	697b      	ldr	r3, [r7, #20]
 8007782:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8007784:	bf00      	nop
 8007786:	371c      	adds	r7, #28
 8007788:	46bd      	mov	sp, r7
 800778a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800778e:	4770      	bx	lr

08007790 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8007790:	b480      	push	{r7}
 8007792:	b087      	sub	sp, #28
 8007794:	af00      	add	r7, sp, #0
 8007796:	60f8      	str	r0, [r7, #12]
 8007798:	60b9      	str	r1, [r7, #8]
 800779a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	3314      	adds	r3, #20
 80077a0:	461a      	mov	r2, r3
 80077a2:	68bb      	ldr	r3, [r7, #8]
 80077a4:	0e5b      	lsrs	r3, r3, #25
 80077a6:	009b      	lsls	r3, r3, #2
 80077a8:	f003 0304 	and.w	r3, r3, #4
 80077ac:	4413      	add	r3, r2
 80077ae:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80077b0:	697b      	ldr	r3, [r7, #20]
 80077b2:	681a      	ldr	r2, [r3, #0]
 80077b4:	68bb      	ldr	r3, [r7, #8]
 80077b6:	0d1b      	lsrs	r3, r3, #20
 80077b8:	f003 031f 	and.w	r3, r3, #31
 80077bc:	2107      	movs	r1, #7
 80077be:	fa01 f303 	lsl.w	r3, r1, r3
 80077c2:	43db      	mvns	r3, r3
 80077c4:	401a      	ands	r2, r3
 80077c6:	68bb      	ldr	r3, [r7, #8]
 80077c8:	0d1b      	lsrs	r3, r3, #20
 80077ca:	f003 031f 	and.w	r3, r3, #31
 80077ce:	6879      	ldr	r1, [r7, #4]
 80077d0:	fa01 f303 	lsl.w	r3, r1, r3
 80077d4:	431a      	orrs	r2, r3
 80077d6:	697b      	ldr	r3, [r7, #20]
 80077d8:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80077da:	bf00      	nop
 80077dc:	371c      	adds	r7, #28
 80077de:	46bd      	mov	sp, r7
 80077e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077e4:	4770      	bx	lr
	...

080077e8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80077e8:	b480      	push	{r7}
 80077ea:	b085      	sub	sp, #20
 80077ec:	af00      	add	r7, sp, #0
 80077ee:	60f8      	str	r0, [r7, #12]
 80077f0:	60b9      	str	r1, [r7, #8]
 80077f2:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80077fa:	68bb      	ldr	r3, [r7, #8]
 80077fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007800:	43db      	mvns	r3, r3
 8007802:	401a      	ands	r2, r3
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	f003 0318 	and.w	r3, r3, #24
 800780a:	4908      	ldr	r1, [pc, #32]	@ (800782c <LL_ADC_SetChannelSingleDiff+0x44>)
 800780c:	40d9      	lsrs	r1, r3
 800780e:	68bb      	ldr	r3, [r7, #8]
 8007810:	400b      	ands	r3, r1
 8007812:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007816:	431a      	orrs	r2, r3
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800781e:	bf00      	nop
 8007820:	3714      	adds	r7, #20
 8007822:	46bd      	mov	sp, r7
 8007824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007828:	4770      	bx	lr
 800782a:	bf00      	nop
 800782c:	0007ffff 	.word	0x0007ffff

08007830 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8007830:	b480      	push	{r7}
 8007832:	b083      	sub	sp, #12
 8007834:	af00      	add	r7, sp, #0
 8007836:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	689b      	ldr	r3, [r3, #8]
 800783c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8007840:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007844:	687a      	ldr	r2, [r7, #4]
 8007846:	6093      	str	r3, [r2, #8]
}
 8007848:	bf00      	nop
 800784a:	370c      	adds	r7, #12
 800784c:	46bd      	mov	sp, r7
 800784e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007852:	4770      	bx	lr

08007854 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8007854:	b480      	push	{r7}
 8007856:	b083      	sub	sp, #12
 8007858:	af00      	add	r7, sp, #0
 800785a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	689b      	ldr	r3, [r3, #8]
 8007860:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007864:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007868:	d101      	bne.n	800786e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800786a:	2301      	movs	r3, #1
 800786c:	e000      	b.n	8007870 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800786e:	2300      	movs	r3, #0
}
 8007870:	4618      	mov	r0, r3
 8007872:	370c      	adds	r7, #12
 8007874:	46bd      	mov	sp, r7
 8007876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800787a:	4770      	bx	lr

0800787c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800787c:	b480      	push	{r7}
 800787e:	b083      	sub	sp, #12
 8007880:	af00      	add	r7, sp, #0
 8007882:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	689b      	ldr	r3, [r3, #8]
 8007888:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 800788c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007890:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8007898:	bf00      	nop
 800789a:	370c      	adds	r7, #12
 800789c:	46bd      	mov	sp, r7
 800789e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a2:	4770      	bx	lr

080078a4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80078a4:	b480      	push	{r7}
 80078a6:	b083      	sub	sp, #12
 80078a8:	af00      	add	r7, sp, #0
 80078aa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	689b      	ldr	r3, [r3, #8]
 80078b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80078b4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80078b8:	d101      	bne.n	80078be <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80078ba:	2301      	movs	r3, #1
 80078bc:	e000      	b.n	80078c0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80078be:	2300      	movs	r3, #0
}
 80078c0:	4618      	mov	r0, r3
 80078c2:	370c      	adds	r7, #12
 80078c4:	46bd      	mov	sp, r7
 80078c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ca:	4770      	bx	lr

080078cc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80078cc:	b480      	push	{r7}
 80078ce:	b083      	sub	sp, #12
 80078d0:	af00      	add	r7, sp, #0
 80078d2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	689b      	ldr	r3, [r3, #8]
 80078d8:	f003 0301 	and.w	r3, r3, #1
 80078dc:	2b01      	cmp	r3, #1
 80078de:	d101      	bne.n	80078e4 <LL_ADC_IsEnabled+0x18>
 80078e0:	2301      	movs	r3, #1
 80078e2:	e000      	b.n	80078e6 <LL_ADC_IsEnabled+0x1a>
 80078e4:	2300      	movs	r3, #0
}
 80078e6:	4618      	mov	r0, r3
 80078e8:	370c      	adds	r7, #12
 80078ea:	46bd      	mov	sp, r7
 80078ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f0:	4770      	bx	lr

080078f2 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80078f2:	b480      	push	{r7}
 80078f4:	b083      	sub	sp, #12
 80078f6:	af00      	add	r7, sp, #0
 80078f8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	689b      	ldr	r3, [r3, #8]
 80078fe:	f003 0304 	and.w	r3, r3, #4
 8007902:	2b04      	cmp	r3, #4
 8007904:	d101      	bne.n	800790a <LL_ADC_REG_IsConversionOngoing+0x18>
 8007906:	2301      	movs	r3, #1
 8007908:	e000      	b.n	800790c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800790a:	2300      	movs	r3, #0
}
 800790c:	4618      	mov	r0, r3
 800790e:	370c      	adds	r7, #12
 8007910:	46bd      	mov	sp, r7
 8007912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007916:	4770      	bx	lr

08007918 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8007918:	b480      	push	{r7}
 800791a:	b083      	sub	sp, #12
 800791c:	af00      	add	r7, sp, #0
 800791e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	689b      	ldr	r3, [r3, #8]
 8007924:	f003 0308 	and.w	r3, r3, #8
 8007928:	2b08      	cmp	r3, #8
 800792a:	d101      	bne.n	8007930 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800792c:	2301      	movs	r3, #1
 800792e:	e000      	b.n	8007932 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8007930:	2300      	movs	r3, #0
}
 8007932:	4618      	mov	r0, r3
 8007934:	370c      	adds	r7, #12
 8007936:	46bd      	mov	sp, r7
 8007938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800793c:	4770      	bx	lr
	...

08007940 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8007940:	b590      	push	{r4, r7, lr}
 8007942:	b089      	sub	sp, #36	@ 0x24
 8007944:	af00      	add	r7, sp, #0
 8007946:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007948:	2300      	movs	r3, #0
 800794a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 800794c:	2300      	movs	r3, #0
 800794e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	2b00      	cmp	r3, #0
 8007954:	d101      	bne.n	800795a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8007956:	2301      	movs	r3, #1
 8007958:	e1a9      	b.n	8007cae <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	695b      	ldr	r3, [r3, #20]
 800795e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007964:	2b00      	cmp	r3, #0
 8007966:	d109      	bne.n	800797c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8007968:	6878      	ldr	r0, [r7, #4]
 800796a:	f7fe fc3d 	bl	80061e8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	2200      	movs	r2, #0
 8007972:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	2200      	movs	r2, #0
 8007978:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	4618      	mov	r0, r3
 8007982:	f7ff ff67 	bl	8007854 <LL_ADC_IsDeepPowerDownEnabled>
 8007986:	4603      	mov	r3, r0
 8007988:	2b00      	cmp	r3, #0
 800798a:	d004      	beq.n	8007996 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	4618      	mov	r0, r3
 8007992:	f7ff ff4d 	bl	8007830 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	4618      	mov	r0, r3
 800799c:	f7ff ff82 	bl	80078a4 <LL_ADC_IsInternalRegulatorEnabled>
 80079a0:	4603      	mov	r3, r0
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d115      	bne.n	80079d2 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	4618      	mov	r0, r3
 80079ac:	f7ff ff66 	bl	800787c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80079b0:	4b9c      	ldr	r3, [pc, #624]	@ (8007c24 <HAL_ADC_Init+0x2e4>)
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	099b      	lsrs	r3, r3, #6
 80079b6:	4a9c      	ldr	r2, [pc, #624]	@ (8007c28 <HAL_ADC_Init+0x2e8>)
 80079b8:	fba2 2303 	umull	r2, r3, r2, r3
 80079bc:	099b      	lsrs	r3, r3, #6
 80079be:	3301      	adds	r3, #1
 80079c0:	005b      	lsls	r3, r3, #1
 80079c2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80079c4:	e002      	b.n	80079cc <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	3b01      	subs	r3, #1
 80079ca:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d1f9      	bne.n	80079c6 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	4618      	mov	r0, r3
 80079d8:	f7ff ff64 	bl	80078a4 <LL_ADC_IsInternalRegulatorEnabled>
 80079dc:	4603      	mov	r3, r0
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d10d      	bne.n	80079fe <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80079e6:	f043 0210 	orr.w	r2, r3, #16
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80079f2:	f043 0201 	orr.w	r2, r3, #1
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80079fa:	2301      	movs	r3, #1
 80079fc:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	4618      	mov	r0, r3
 8007a04:	f7ff ff75 	bl	80078f2 <LL_ADC_REG_IsConversionOngoing>
 8007a08:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007a0e:	f003 0310 	and.w	r3, r3, #16
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	f040 8142 	bne.w	8007c9c <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8007a18:	697b      	ldr	r3, [r7, #20]
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	f040 813e 	bne.w	8007c9c <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007a24:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8007a28:	f043 0202 	orr.w	r2, r3, #2
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	4618      	mov	r0, r3
 8007a36:	f7ff ff49 	bl	80078cc <LL_ADC_IsEnabled>
 8007a3a:	4603      	mov	r3, r0
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d141      	bne.n	8007ac4 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007a48:	d004      	beq.n	8007a54 <HAL_ADC_Init+0x114>
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	4a77      	ldr	r2, [pc, #476]	@ (8007c2c <HAL_ADC_Init+0x2ec>)
 8007a50:	4293      	cmp	r3, r2
 8007a52:	d10f      	bne.n	8007a74 <HAL_ADC_Init+0x134>
 8007a54:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8007a58:	f7ff ff38 	bl	80078cc <LL_ADC_IsEnabled>
 8007a5c:	4604      	mov	r4, r0
 8007a5e:	4873      	ldr	r0, [pc, #460]	@ (8007c2c <HAL_ADC_Init+0x2ec>)
 8007a60:	f7ff ff34 	bl	80078cc <LL_ADC_IsEnabled>
 8007a64:	4603      	mov	r3, r0
 8007a66:	4323      	orrs	r3, r4
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	bf0c      	ite	eq
 8007a6c:	2301      	moveq	r3, #1
 8007a6e:	2300      	movne	r3, #0
 8007a70:	b2db      	uxtb	r3, r3
 8007a72:	e012      	b.n	8007a9a <HAL_ADC_Init+0x15a>
 8007a74:	486e      	ldr	r0, [pc, #440]	@ (8007c30 <HAL_ADC_Init+0x2f0>)
 8007a76:	f7ff ff29 	bl	80078cc <LL_ADC_IsEnabled>
 8007a7a:	4604      	mov	r4, r0
 8007a7c:	486d      	ldr	r0, [pc, #436]	@ (8007c34 <HAL_ADC_Init+0x2f4>)
 8007a7e:	f7ff ff25 	bl	80078cc <LL_ADC_IsEnabled>
 8007a82:	4603      	mov	r3, r0
 8007a84:	431c      	orrs	r4, r3
 8007a86:	486c      	ldr	r0, [pc, #432]	@ (8007c38 <HAL_ADC_Init+0x2f8>)
 8007a88:	f7ff ff20 	bl	80078cc <LL_ADC_IsEnabled>
 8007a8c:	4603      	mov	r3, r0
 8007a8e:	4323      	orrs	r3, r4
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	bf0c      	ite	eq
 8007a94:	2301      	moveq	r3, #1
 8007a96:	2300      	movne	r3, #0
 8007a98:	b2db      	uxtb	r3, r3
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d012      	beq.n	8007ac4 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007aa6:	d004      	beq.n	8007ab2 <HAL_ADC_Init+0x172>
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	4a5f      	ldr	r2, [pc, #380]	@ (8007c2c <HAL_ADC_Init+0x2ec>)
 8007aae:	4293      	cmp	r3, r2
 8007ab0:	d101      	bne.n	8007ab6 <HAL_ADC_Init+0x176>
 8007ab2:	4a62      	ldr	r2, [pc, #392]	@ (8007c3c <HAL_ADC_Init+0x2fc>)
 8007ab4:	e000      	b.n	8007ab8 <HAL_ADC_Init+0x178>
 8007ab6:	4a62      	ldr	r2, [pc, #392]	@ (8007c40 <HAL_ADC_Init+0x300>)
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	685b      	ldr	r3, [r3, #4]
 8007abc:	4619      	mov	r1, r3
 8007abe:	4610      	mov	r0, r2
 8007ac0:	f7ff fd68 	bl	8007594 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	7f5b      	ldrb	r3, [r3, #29]
 8007ac8:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8007ace:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8007ad4:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8007ada:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007ae2:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8007ae4:	4313      	orrs	r3, r2
 8007ae6:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007aee:	2b01      	cmp	r3, #1
 8007af0:	d106      	bne.n	8007b00 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007af6:	3b01      	subs	r3, #1
 8007af8:	045b      	lsls	r3, r3, #17
 8007afa:	69ba      	ldr	r2, [r7, #24]
 8007afc:	4313      	orrs	r3, r2
 8007afe:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d009      	beq.n	8007b1c <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b0c:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b14:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8007b16:	69ba      	ldr	r2, [r7, #24]
 8007b18:	4313      	orrs	r3, r2
 8007b1a:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	68da      	ldr	r2, [r3, #12]
 8007b22:	4b48      	ldr	r3, [pc, #288]	@ (8007c44 <HAL_ADC_Init+0x304>)
 8007b24:	4013      	ands	r3, r2
 8007b26:	687a      	ldr	r2, [r7, #4]
 8007b28:	6812      	ldr	r2, [r2, #0]
 8007b2a:	69b9      	ldr	r1, [r7, #24]
 8007b2c:	430b      	orrs	r3, r1
 8007b2e:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	691b      	ldr	r3, [r3, #16]
 8007b36:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	430a      	orrs	r2, r1
 8007b44:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	4618      	mov	r0, r3
 8007b4c:	f7ff fee4 	bl	8007918 <LL_ADC_INJ_IsConversionOngoing>
 8007b50:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8007b52:	697b      	ldr	r3, [r7, #20]
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d17f      	bne.n	8007c58 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8007b58:	693b      	ldr	r3, [r7, #16]
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d17c      	bne.n	8007c58 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8007b62:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8007b6a:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8007b6c:	4313      	orrs	r3, r2
 8007b6e:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	68db      	ldr	r3, [r3, #12]
 8007b76:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007b7a:	f023 0302 	bic.w	r3, r3, #2
 8007b7e:	687a      	ldr	r2, [r7, #4]
 8007b80:	6812      	ldr	r2, [r2, #0]
 8007b82:	69b9      	ldr	r1, [r7, #24]
 8007b84:	430b      	orrs	r3, r1
 8007b86:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	691b      	ldr	r3, [r3, #16]
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d017      	beq.n	8007bc0 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	691a      	ldr	r2, [r3, #16]
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8007b9e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8007ba8:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8007bac:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007bb0:	687a      	ldr	r2, [r7, #4]
 8007bb2:	6911      	ldr	r1, [r2, #16]
 8007bb4:	687a      	ldr	r2, [r7, #4]
 8007bb6:	6812      	ldr	r2, [r2, #0]
 8007bb8:	430b      	orrs	r3, r1
 8007bba:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8007bbe:	e013      	b.n	8007be8 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	691a      	ldr	r2, [r3, #16]
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8007bce:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8007bd8:	687a      	ldr	r2, [r7, #4]
 8007bda:	6812      	ldr	r2, [r2, #0]
 8007bdc:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8007be0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007be4:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007bee:	2b01      	cmp	r3, #1
 8007bf0:	d12a      	bne.n	8007c48 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	691b      	ldr	r3, [r3, #16]
 8007bf8:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8007bfc:	f023 0304 	bic.w	r3, r3, #4
 8007c00:	687a      	ldr	r2, [r7, #4]
 8007c02:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8007c04:	687a      	ldr	r2, [r7, #4]
 8007c06:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8007c08:	4311      	orrs	r1, r2
 8007c0a:	687a      	ldr	r2, [r7, #4]
 8007c0c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8007c0e:	4311      	orrs	r1, r2
 8007c10:	687a      	ldr	r2, [r7, #4]
 8007c12:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8007c14:	430a      	orrs	r2, r1
 8007c16:	431a      	orrs	r2, r3
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	f042 0201 	orr.w	r2, r2, #1
 8007c20:	611a      	str	r2, [r3, #16]
 8007c22:	e019      	b.n	8007c58 <HAL_ADC_Init+0x318>
 8007c24:	2000001c 	.word	0x2000001c
 8007c28:	053e2d63 	.word	0x053e2d63
 8007c2c:	50000100 	.word	0x50000100
 8007c30:	50000400 	.word	0x50000400
 8007c34:	50000500 	.word	0x50000500
 8007c38:	50000600 	.word	0x50000600
 8007c3c:	50000300 	.word	0x50000300
 8007c40:	50000700 	.word	0x50000700
 8007c44:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	691a      	ldr	r2, [r3, #16]
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	f022 0201 	bic.w	r2, r2, #1
 8007c56:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	695b      	ldr	r3, [r3, #20]
 8007c5c:	2b01      	cmp	r3, #1
 8007c5e:	d10c      	bne.n	8007c7a <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c66:	f023 010f 	bic.w	r1, r3, #15
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	6a1b      	ldr	r3, [r3, #32]
 8007c6e:	1e5a      	subs	r2, r3, #1
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	430a      	orrs	r2, r1
 8007c76:	631a      	str	r2, [r3, #48]	@ 0x30
 8007c78:	e007      	b.n	8007c8a <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	f022 020f 	bic.w	r2, r2, #15
 8007c88:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007c8e:	f023 0303 	bic.w	r3, r3, #3
 8007c92:	f043 0201 	orr.w	r2, r3, #1
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	65da      	str	r2, [r3, #92]	@ 0x5c
 8007c9a:	e007      	b.n	8007cac <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007ca0:	f043 0210 	orr.w	r2, r3, #16
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8007ca8:	2301      	movs	r3, #1
 8007caa:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8007cac:	7ffb      	ldrb	r3, [r7, #31]
}
 8007cae:	4618      	mov	r0, r3
 8007cb0:	3724      	adds	r7, #36	@ 0x24
 8007cb2:	46bd      	mov	sp, r7
 8007cb4:	bd90      	pop	{r4, r7, pc}
 8007cb6:	bf00      	nop

08007cb8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8007cb8:	b580      	push	{r7, lr}
 8007cba:	b0b6      	sub	sp, #216	@ 0xd8
 8007cbc:	af00      	add	r7, sp, #0
 8007cbe:	6078      	str	r0, [r7, #4]
 8007cc0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007cc2:	2300      	movs	r3, #0
 8007cc4:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8007cc8:	2300      	movs	r3, #0
 8007cca:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8007cd2:	2b01      	cmp	r3, #1
 8007cd4:	d102      	bne.n	8007cdc <HAL_ADC_ConfigChannel+0x24>
 8007cd6:	2302      	movs	r3, #2
 8007cd8:	f000 bc13 	b.w	8008502 <HAL_ADC_ConfigChannel+0x84a>
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	2201      	movs	r2, #1
 8007ce0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	4618      	mov	r0, r3
 8007cea:	f7ff fe02 	bl	80078f2 <LL_ADC_REG_IsConversionOngoing>
 8007cee:	4603      	mov	r3, r0
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	f040 83f3 	bne.w	80084dc <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	6818      	ldr	r0, [r3, #0]
 8007cfa:	683b      	ldr	r3, [r7, #0]
 8007cfc:	6859      	ldr	r1, [r3, #4]
 8007cfe:	683b      	ldr	r3, [r7, #0]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	461a      	mov	r2, r3
 8007d04:	f7ff fd18 	bl	8007738 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	4618      	mov	r0, r3
 8007d0e:	f7ff fdf0 	bl	80078f2 <LL_ADC_REG_IsConversionOngoing>
 8007d12:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	4618      	mov	r0, r3
 8007d1c:	f7ff fdfc 	bl	8007918 <LL_ADC_INJ_IsConversionOngoing>
 8007d20:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8007d24:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	f040 81d9 	bne.w	80080e0 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8007d2e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	f040 81d4 	bne.w	80080e0 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8007d38:	683b      	ldr	r3, [r7, #0]
 8007d3a:	689b      	ldr	r3, [r3, #8]
 8007d3c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007d40:	d10f      	bne.n	8007d62 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	6818      	ldr	r0, [r3, #0]
 8007d46:	683b      	ldr	r3, [r7, #0]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	2200      	movs	r2, #0
 8007d4c:	4619      	mov	r1, r3
 8007d4e:	f7ff fd1f 	bl	8007790 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8007d5a:	4618      	mov	r0, r3
 8007d5c:	f7ff fcd9 	bl	8007712 <LL_ADC_SetSamplingTimeCommonConfig>
 8007d60:	e00e      	b.n	8007d80 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	6818      	ldr	r0, [r3, #0]
 8007d66:	683b      	ldr	r3, [r7, #0]
 8007d68:	6819      	ldr	r1, [r3, #0]
 8007d6a:	683b      	ldr	r3, [r7, #0]
 8007d6c:	689b      	ldr	r3, [r3, #8]
 8007d6e:	461a      	mov	r2, r3
 8007d70:	f7ff fd0e 	bl	8007790 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	2100      	movs	r1, #0
 8007d7a:	4618      	mov	r0, r3
 8007d7c:	f7ff fcc9 	bl	8007712 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8007d80:	683b      	ldr	r3, [r7, #0]
 8007d82:	695a      	ldr	r2, [r3, #20]
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	68db      	ldr	r3, [r3, #12]
 8007d8a:	08db      	lsrs	r3, r3, #3
 8007d8c:	f003 0303 	and.w	r3, r3, #3
 8007d90:	005b      	lsls	r3, r3, #1
 8007d92:	fa02 f303 	lsl.w	r3, r2, r3
 8007d96:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8007d9a:	683b      	ldr	r3, [r7, #0]
 8007d9c:	691b      	ldr	r3, [r3, #16]
 8007d9e:	2b04      	cmp	r3, #4
 8007da0:	d022      	beq.n	8007de8 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	6818      	ldr	r0, [r3, #0]
 8007da6:	683b      	ldr	r3, [r7, #0]
 8007da8:	6919      	ldr	r1, [r3, #16]
 8007daa:	683b      	ldr	r3, [r7, #0]
 8007dac:	681a      	ldr	r2, [r3, #0]
 8007dae:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007db2:	f7ff fc23 	bl	80075fc <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	6818      	ldr	r0, [r3, #0]
 8007dba:	683b      	ldr	r3, [r7, #0]
 8007dbc:	6919      	ldr	r1, [r3, #16]
 8007dbe:	683b      	ldr	r3, [r7, #0]
 8007dc0:	699b      	ldr	r3, [r3, #24]
 8007dc2:	461a      	mov	r2, r3
 8007dc4:	f7ff fc6f 	bl	80076a6 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	6818      	ldr	r0, [r3, #0]
 8007dcc:	683b      	ldr	r3, [r7, #0]
 8007dce:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8007dd0:	683b      	ldr	r3, [r7, #0]
 8007dd2:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8007dd4:	2b01      	cmp	r3, #1
 8007dd6:	d102      	bne.n	8007dde <HAL_ADC_ConfigChannel+0x126>
 8007dd8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007ddc:	e000      	b.n	8007de0 <HAL_ADC_ConfigChannel+0x128>
 8007dde:	2300      	movs	r3, #0
 8007de0:	461a      	mov	r2, r3
 8007de2:	f7ff fc7b 	bl	80076dc <LL_ADC_SetOffsetSaturation>
 8007de6:	e17b      	b.n	80080e0 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	2100      	movs	r1, #0
 8007dee:	4618      	mov	r0, r3
 8007df0:	f7ff fc28 	bl	8007644 <LL_ADC_GetOffsetChannel>
 8007df4:	4603      	mov	r3, r0
 8007df6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d10a      	bne.n	8007e14 <HAL_ADC_ConfigChannel+0x15c>
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	2100      	movs	r1, #0
 8007e04:	4618      	mov	r0, r3
 8007e06:	f7ff fc1d 	bl	8007644 <LL_ADC_GetOffsetChannel>
 8007e0a:	4603      	mov	r3, r0
 8007e0c:	0e9b      	lsrs	r3, r3, #26
 8007e0e:	f003 021f 	and.w	r2, r3, #31
 8007e12:	e01e      	b.n	8007e52 <HAL_ADC_ConfigChannel+0x19a>
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	2100      	movs	r1, #0
 8007e1a:	4618      	mov	r0, r3
 8007e1c:	f7ff fc12 	bl	8007644 <LL_ADC_GetOffsetChannel>
 8007e20:	4603      	mov	r3, r0
 8007e22:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007e26:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8007e2a:	fa93 f3a3 	rbit	r3, r3
 8007e2e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8007e32:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007e36:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8007e3a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d101      	bne.n	8007e46 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8007e42:	2320      	movs	r3, #32
 8007e44:	e004      	b.n	8007e50 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8007e46:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007e4a:	fab3 f383 	clz	r3, r3
 8007e4e:	b2db      	uxtb	r3, r3
 8007e50:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8007e52:	683b      	ldr	r3, [r7, #0]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d105      	bne.n	8007e6a <HAL_ADC_ConfigChannel+0x1b2>
 8007e5e:	683b      	ldr	r3, [r7, #0]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	0e9b      	lsrs	r3, r3, #26
 8007e64:	f003 031f 	and.w	r3, r3, #31
 8007e68:	e018      	b.n	8007e9c <HAL_ADC_ConfigChannel+0x1e4>
 8007e6a:	683b      	ldr	r3, [r7, #0]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007e72:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8007e76:	fa93 f3a3 	rbit	r3, r3
 8007e7a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8007e7e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007e82:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8007e86:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d101      	bne.n	8007e92 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8007e8e:	2320      	movs	r3, #32
 8007e90:	e004      	b.n	8007e9c <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8007e92:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007e96:	fab3 f383 	clz	r3, r3
 8007e9a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8007e9c:	429a      	cmp	r2, r3
 8007e9e:	d106      	bne.n	8007eae <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	2200      	movs	r2, #0
 8007ea6:	2100      	movs	r1, #0
 8007ea8:	4618      	mov	r0, r3
 8007eaa:	f7ff fbe1 	bl	8007670 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	2101      	movs	r1, #1
 8007eb4:	4618      	mov	r0, r3
 8007eb6:	f7ff fbc5 	bl	8007644 <LL_ADC_GetOffsetChannel>
 8007eba:	4603      	mov	r3, r0
 8007ebc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d10a      	bne.n	8007eda <HAL_ADC_ConfigChannel+0x222>
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	2101      	movs	r1, #1
 8007eca:	4618      	mov	r0, r3
 8007ecc:	f7ff fbba 	bl	8007644 <LL_ADC_GetOffsetChannel>
 8007ed0:	4603      	mov	r3, r0
 8007ed2:	0e9b      	lsrs	r3, r3, #26
 8007ed4:	f003 021f 	and.w	r2, r3, #31
 8007ed8:	e01e      	b.n	8007f18 <HAL_ADC_ConfigChannel+0x260>
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	2101      	movs	r1, #1
 8007ee0:	4618      	mov	r0, r3
 8007ee2:	f7ff fbaf 	bl	8007644 <LL_ADC_GetOffsetChannel>
 8007ee6:	4603      	mov	r3, r0
 8007ee8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007eec:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007ef0:	fa93 f3a3 	rbit	r3, r3
 8007ef4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8007ef8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007efc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8007f00:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d101      	bne.n	8007f0c <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8007f08:	2320      	movs	r3, #32
 8007f0a:	e004      	b.n	8007f16 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8007f0c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007f10:	fab3 f383 	clz	r3, r3
 8007f14:	b2db      	uxtb	r3, r3
 8007f16:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8007f18:	683b      	ldr	r3, [r7, #0]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d105      	bne.n	8007f30 <HAL_ADC_ConfigChannel+0x278>
 8007f24:	683b      	ldr	r3, [r7, #0]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	0e9b      	lsrs	r3, r3, #26
 8007f2a:	f003 031f 	and.w	r3, r3, #31
 8007f2e:	e018      	b.n	8007f62 <HAL_ADC_ConfigChannel+0x2aa>
 8007f30:	683b      	ldr	r3, [r7, #0]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007f38:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007f3c:	fa93 f3a3 	rbit	r3, r3
 8007f40:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8007f44:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007f48:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8007f4c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d101      	bne.n	8007f58 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8007f54:	2320      	movs	r3, #32
 8007f56:	e004      	b.n	8007f62 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8007f58:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007f5c:	fab3 f383 	clz	r3, r3
 8007f60:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8007f62:	429a      	cmp	r2, r3
 8007f64:	d106      	bne.n	8007f74 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	2200      	movs	r2, #0
 8007f6c:	2101      	movs	r1, #1
 8007f6e:	4618      	mov	r0, r3
 8007f70:	f7ff fb7e 	bl	8007670 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	2102      	movs	r1, #2
 8007f7a:	4618      	mov	r0, r3
 8007f7c:	f7ff fb62 	bl	8007644 <LL_ADC_GetOffsetChannel>
 8007f80:	4603      	mov	r3, r0
 8007f82:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d10a      	bne.n	8007fa0 <HAL_ADC_ConfigChannel+0x2e8>
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	2102      	movs	r1, #2
 8007f90:	4618      	mov	r0, r3
 8007f92:	f7ff fb57 	bl	8007644 <LL_ADC_GetOffsetChannel>
 8007f96:	4603      	mov	r3, r0
 8007f98:	0e9b      	lsrs	r3, r3, #26
 8007f9a:	f003 021f 	and.w	r2, r3, #31
 8007f9e:	e01e      	b.n	8007fde <HAL_ADC_ConfigChannel+0x326>
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	2102      	movs	r1, #2
 8007fa6:	4618      	mov	r0, r3
 8007fa8:	f7ff fb4c 	bl	8007644 <LL_ADC_GetOffsetChannel>
 8007fac:	4603      	mov	r3, r0
 8007fae:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007fb2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007fb6:	fa93 f3a3 	rbit	r3, r3
 8007fba:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8007fbe:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007fc2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8007fc6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d101      	bne.n	8007fd2 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8007fce:	2320      	movs	r3, #32
 8007fd0:	e004      	b.n	8007fdc <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8007fd2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007fd6:	fab3 f383 	clz	r3, r3
 8007fda:	b2db      	uxtb	r3, r3
 8007fdc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8007fde:	683b      	ldr	r3, [r7, #0]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d105      	bne.n	8007ff6 <HAL_ADC_ConfigChannel+0x33e>
 8007fea:	683b      	ldr	r3, [r7, #0]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	0e9b      	lsrs	r3, r3, #26
 8007ff0:	f003 031f 	and.w	r3, r3, #31
 8007ff4:	e016      	b.n	8008024 <HAL_ADC_ConfigChannel+0x36c>
 8007ff6:	683b      	ldr	r3, [r7, #0]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007ffe:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008002:	fa93 f3a3 	rbit	r3, r3
 8008006:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8008008:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800800a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 800800e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008012:	2b00      	cmp	r3, #0
 8008014:	d101      	bne.n	800801a <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8008016:	2320      	movs	r3, #32
 8008018:	e004      	b.n	8008024 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 800801a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800801e:	fab3 f383 	clz	r3, r3
 8008022:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8008024:	429a      	cmp	r2, r3
 8008026:	d106      	bne.n	8008036 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	2200      	movs	r2, #0
 800802e:	2102      	movs	r1, #2
 8008030:	4618      	mov	r0, r3
 8008032:	f7ff fb1d 	bl	8007670 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	2103      	movs	r1, #3
 800803c:	4618      	mov	r0, r3
 800803e:	f7ff fb01 	bl	8007644 <LL_ADC_GetOffsetChannel>
 8008042:	4603      	mov	r3, r0
 8008044:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008048:	2b00      	cmp	r3, #0
 800804a:	d10a      	bne.n	8008062 <HAL_ADC_ConfigChannel+0x3aa>
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	2103      	movs	r1, #3
 8008052:	4618      	mov	r0, r3
 8008054:	f7ff faf6 	bl	8007644 <LL_ADC_GetOffsetChannel>
 8008058:	4603      	mov	r3, r0
 800805a:	0e9b      	lsrs	r3, r3, #26
 800805c:	f003 021f 	and.w	r2, r3, #31
 8008060:	e017      	b.n	8008092 <HAL_ADC_ConfigChannel+0x3da>
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	2103      	movs	r1, #3
 8008068:	4618      	mov	r0, r3
 800806a:	f7ff faeb 	bl	8007644 <LL_ADC_GetOffsetChannel>
 800806e:	4603      	mov	r3, r0
 8008070:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008072:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008074:	fa93 f3a3 	rbit	r3, r3
 8008078:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800807a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800807c:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 800807e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008080:	2b00      	cmp	r3, #0
 8008082:	d101      	bne.n	8008088 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8008084:	2320      	movs	r3, #32
 8008086:	e003      	b.n	8008090 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8008088:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800808a:	fab3 f383 	clz	r3, r3
 800808e:	b2db      	uxtb	r3, r3
 8008090:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8008092:	683b      	ldr	r3, [r7, #0]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800809a:	2b00      	cmp	r3, #0
 800809c:	d105      	bne.n	80080aa <HAL_ADC_ConfigChannel+0x3f2>
 800809e:	683b      	ldr	r3, [r7, #0]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	0e9b      	lsrs	r3, r3, #26
 80080a4:	f003 031f 	and.w	r3, r3, #31
 80080a8:	e011      	b.n	80080ce <HAL_ADC_ConfigChannel+0x416>
 80080aa:	683b      	ldr	r3, [r7, #0]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80080b0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80080b2:	fa93 f3a3 	rbit	r3, r3
 80080b6:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 80080b8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80080ba:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 80080bc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d101      	bne.n	80080c6 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 80080c2:	2320      	movs	r3, #32
 80080c4:	e003      	b.n	80080ce <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 80080c6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80080c8:	fab3 f383 	clz	r3, r3
 80080cc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80080ce:	429a      	cmp	r2, r3
 80080d0:	d106      	bne.n	80080e0 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	2200      	movs	r2, #0
 80080d8:	2103      	movs	r1, #3
 80080da:	4618      	mov	r0, r3
 80080dc:	f7ff fac8 	bl	8007670 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	4618      	mov	r0, r3
 80080e6:	f7ff fbf1 	bl	80078cc <LL_ADC_IsEnabled>
 80080ea:	4603      	mov	r3, r0
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	f040 813d 	bne.w	800836c <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	6818      	ldr	r0, [r3, #0]
 80080f6:	683b      	ldr	r3, [r7, #0]
 80080f8:	6819      	ldr	r1, [r3, #0]
 80080fa:	683b      	ldr	r3, [r7, #0]
 80080fc:	68db      	ldr	r3, [r3, #12]
 80080fe:	461a      	mov	r2, r3
 8008100:	f7ff fb72 	bl	80077e8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8008104:	683b      	ldr	r3, [r7, #0]
 8008106:	68db      	ldr	r3, [r3, #12]
 8008108:	4aa2      	ldr	r2, [pc, #648]	@ (8008394 <HAL_ADC_ConfigChannel+0x6dc>)
 800810a:	4293      	cmp	r3, r2
 800810c:	f040 812e 	bne.w	800836c <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8008114:	683b      	ldr	r3, [r7, #0]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800811c:	2b00      	cmp	r3, #0
 800811e:	d10b      	bne.n	8008138 <HAL_ADC_ConfigChannel+0x480>
 8008120:	683b      	ldr	r3, [r7, #0]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	0e9b      	lsrs	r3, r3, #26
 8008126:	3301      	adds	r3, #1
 8008128:	f003 031f 	and.w	r3, r3, #31
 800812c:	2b09      	cmp	r3, #9
 800812e:	bf94      	ite	ls
 8008130:	2301      	movls	r3, #1
 8008132:	2300      	movhi	r3, #0
 8008134:	b2db      	uxtb	r3, r3
 8008136:	e019      	b.n	800816c <HAL_ADC_ConfigChannel+0x4b4>
 8008138:	683b      	ldr	r3, [r7, #0]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800813e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008140:	fa93 f3a3 	rbit	r3, r3
 8008144:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8008146:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008148:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 800814a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800814c:	2b00      	cmp	r3, #0
 800814e:	d101      	bne.n	8008154 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8008150:	2320      	movs	r3, #32
 8008152:	e003      	b.n	800815c <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8008154:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008156:	fab3 f383 	clz	r3, r3
 800815a:	b2db      	uxtb	r3, r3
 800815c:	3301      	adds	r3, #1
 800815e:	f003 031f 	and.w	r3, r3, #31
 8008162:	2b09      	cmp	r3, #9
 8008164:	bf94      	ite	ls
 8008166:	2301      	movls	r3, #1
 8008168:	2300      	movhi	r3, #0
 800816a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800816c:	2b00      	cmp	r3, #0
 800816e:	d079      	beq.n	8008264 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8008170:	683b      	ldr	r3, [r7, #0]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008178:	2b00      	cmp	r3, #0
 800817a:	d107      	bne.n	800818c <HAL_ADC_ConfigChannel+0x4d4>
 800817c:	683b      	ldr	r3, [r7, #0]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	0e9b      	lsrs	r3, r3, #26
 8008182:	3301      	adds	r3, #1
 8008184:	069b      	lsls	r3, r3, #26
 8008186:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800818a:	e015      	b.n	80081b8 <HAL_ADC_ConfigChannel+0x500>
 800818c:	683b      	ldr	r3, [r7, #0]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008192:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008194:	fa93 f3a3 	rbit	r3, r3
 8008198:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800819a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800819c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 800819e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d101      	bne.n	80081a8 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 80081a4:	2320      	movs	r3, #32
 80081a6:	e003      	b.n	80081b0 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 80081a8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80081aa:	fab3 f383 	clz	r3, r3
 80081ae:	b2db      	uxtb	r3, r3
 80081b0:	3301      	adds	r3, #1
 80081b2:	069b      	lsls	r3, r3, #26
 80081b4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80081b8:	683b      	ldr	r3, [r7, #0]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d109      	bne.n	80081d8 <HAL_ADC_ConfigChannel+0x520>
 80081c4:	683b      	ldr	r3, [r7, #0]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	0e9b      	lsrs	r3, r3, #26
 80081ca:	3301      	adds	r3, #1
 80081cc:	f003 031f 	and.w	r3, r3, #31
 80081d0:	2101      	movs	r1, #1
 80081d2:	fa01 f303 	lsl.w	r3, r1, r3
 80081d6:	e017      	b.n	8008208 <HAL_ADC_ConfigChannel+0x550>
 80081d8:	683b      	ldr	r3, [r7, #0]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80081de:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80081e0:	fa93 f3a3 	rbit	r3, r3
 80081e4:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 80081e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80081e8:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 80081ea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d101      	bne.n	80081f4 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 80081f0:	2320      	movs	r3, #32
 80081f2:	e003      	b.n	80081fc <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 80081f4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80081f6:	fab3 f383 	clz	r3, r3
 80081fa:	b2db      	uxtb	r3, r3
 80081fc:	3301      	adds	r3, #1
 80081fe:	f003 031f 	and.w	r3, r3, #31
 8008202:	2101      	movs	r1, #1
 8008204:	fa01 f303 	lsl.w	r3, r1, r3
 8008208:	ea42 0103 	orr.w	r1, r2, r3
 800820c:	683b      	ldr	r3, [r7, #0]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008214:	2b00      	cmp	r3, #0
 8008216:	d10a      	bne.n	800822e <HAL_ADC_ConfigChannel+0x576>
 8008218:	683b      	ldr	r3, [r7, #0]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	0e9b      	lsrs	r3, r3, #26
 800821e:	3301      	adds	r3, #1
 8008220:	f003 021f 	and.w	r2, r3, #31
 8008224:	4613      	mov	r3, r2
 8008226:	005b      	lsls	r3, r3, #1
 8008228:	4413      	add	r3, r2
 800822a:	051b      	lsls	r3, r3, #20
 800822c:	e018      	b.n	8008260 <HAL_ADC_ConfigChannel+0x5a8>
 800822e:	683b      	ldr	r3, [r7, #0]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008234:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008236:	fa93 f3a3 	rbit	r3, r3
 800823a:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 800823c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800823e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8008240:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008242:	2b00      	cmp	r3, #0
 8008244:	d101      	bne.n	800824a <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8008246:	2320      	movs	r3, #32
 8008248:	e003      	b.n	8008252 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 800824a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800824c:	fab3 f383 	clz	r3, r3
 8008250:	b2db      	uxtb	r3, r3
 8008252:	3301      	adds	r3, #1
 8008254:	f003 021f 	and.w	r2, r3, #31
 8008258:	4613      	mov	r3, r2
 800825a:	005b      	lsls	r3, r3, #1
 800825c:	4413      	add	r3, r2
 800825e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008260:	430b      	orrs	r3, r1
 8008262:	e07e      	b.n	8008362 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8008264:	683b      	ldr	r3, [r7, #0]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800826c:	2b00      	cmp	r3, #0
 800826e:	d107      	bne.n	8008280 <HAL_ADC_ConfigChannel+0x5c8>
 8008270:	683b      	ldr	r3, [r7, #0]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	0e9b      	lsrs	r3, r3, #26
 8008276:	3301      	adds	r3, #1
 8008278:	069b      	lsls	r3, r3, #26
 800827a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800827e:	e015      	b.n	80082ac <HAL_ADC_ConfigChannel+0x5f4>
 8008280:	683b      	ldr	r3, [r7, #0]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008286:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008288:	fa93 f3a3 	rbit	r3, r3
 800828c:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 800828e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008290:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8008292:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008294:	2b00      	cmp	r3, #0
 8008296:	d101      	bne.n	800829c <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8008298:	2320      	movs	r3, #32
 800829a:	e003      	b.n	80082a4 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 800829c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800829e:	fab3 f383 	clz	r3, r3
 80082a2:	b2db      	uxtb	r3, r3
 80082a4:	3301      	adds	r3, #1
 80082a6:	069b      	lsls	r3, r3, #26
 80082a8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80082ac:	683b      	ldr	r3, [r7, #0]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d109      	bne.n	80082cc <HAL_ADC_ConfigChannel+0x614>
 80082b8:	683b      	ldr	r3, [r7, #0]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	0e9b      	lsrs	r3, r3, #26
 80082be:	3301      	adds	r3, #1
 80082c0:	f003 031f 	and.w	r3, r3, #31
 80082c4:	2101      	movs	r1, #1
 80082c6:	fa01 f303 	lsl.w	r3, r1, r3
 80082ca:	e017      	b.n	80082fc <HAL_ADC_ConfigChannel+0x644>
 80082cc:	683b      	ldr	r3, [r7, #0]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80082d2:	6a3b      	ldr	r3, [r7, #32]
 80082d4:	fa93 f3a3 	rbit	r3, r3
 80082d8:	61fb      	str	r3, [r7, #28]
  return result;
 80082da:	69fb      	ldr	r3, [r7, #28]
 80082dc:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80082de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d101      	bne.n	80082e8 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 80082e4:	2320      	movs	r3, #32
 80082e6:	e003      	b.n	80082f0 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 80082e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082ea:	fab3 f383 	clz	r3, r3
 80082ee:	b2db      	uxtb	r3, r3
 80082f0:	3301      	adds	r3, #1
 80082f2:	f003 031f 	and.w	r3, r3, #31
 80082f6:	2101      	movs	r1, #1
 80082f8:	fa01 f303 	lsl.w	r3, r1, r3
 80082fc:	ea42 0103 	orr.w	r1, r2, r3
 8008300:	683b      	ldr	r3, [r7, #0]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008308:	2b00      	cmp	r3, #0
 800830a:	d10d      	bne.n	8008328 <HAL_ADC_ConfigChannel+0x670>
 800830c:	683b      	ldr	r3, [r7, #0]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	0e9b      	lsrs	r3, r3, #26
 8008312:	3301      	adds	r3, #1
 8008314:	f003 021f 	and.w	r2, r3, #31
 8008318:	4613      	mov	r3, r2
 800831a:	005b      	lsls	r3, r3, #1
 800831c:	4413      	add	r3, r2
 800831e:	3b1e      	subs	r3, #30
 8008320:	051b      	lsls	r3, r3, #20
 8008322:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8008326:	e01b      	b.n	8008360 <HAL_ADC_ConfigChannel+0x6a8>
 8008328:	683b      	ldr	r3, [r7, #0]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800832e:	697b      	ldr	r3, [r7, #20]
 8008330:	fa93 f3a3 	rbit	r3, r3
 8008334:	613b      	str	r3, [r7, #16]
  return result;
 8008336:	693b      	ldr	r3, [r7, #16]
 8008338:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800833a:	69bb      	ldr	r3, [r7, #24]
 800833c:	2b00      	cmp	r3, #0
 800833e:	d101      	bne.n	8008344 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8008340:	2320      	movs	r3, #32
 8008342:	e003      	b.n	800834c <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8008344:	69bb      	ldr	r3, [r7, #24]
 8008346:	fab3 f383 	clz	r3, r3
 800834a:	b2db      	uxtb	r3, r3
 800834c:	3301      	adds	r3, #1
 800834e:	f003 021f 	and.w	r2, r3, #31
 8008352:	4613      	mov	r3, r2
 8008354:	005b      	lsls	r3, r3, #1
 8008356:	4413      	add	r3, r2
 8008358:	3b1e      	subs	r3, #30
 800835a:	051b      	lsls	r3, r3, #20
 800835c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008360:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8008362:	683a      	ldr	r2, [r7, #0]
 8008364:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008366:	4619      	mov	r1, r3
 8008368:	f7ff fa12 	bl	8007790 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800836c:	683b      	ldr	r3, [r7, #0]
 800836e:	681a      	ldr	r2, [r3, #0]
 8008370:	4b09      	ldr	r3, [pc, #36]	@ (8008398 <HAL_ADC_ConfigChannel+0x6e0>)
 8008372:	4013      	ands	r3, r2
 8008374:	2b00      	cmp	r3, #0
 8008376:	f000 80be 	beq.w	80084f6 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008382:	d004      	beq.n	800838e <HAL_ADC_ConfigChannel+0x6d6>
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	4a04      	ldr	r2, [pc, #16]	@ (800839c <HAL_ADC_ConfigChannel+0x6e4>)
 800838a:	4293      	cmp	r3, r2
 800838c:	d10a      	bne.n	80083a4 <HAL_ADC_ConfigChannel+0x6ec>
 800838e:	4b04      	ldr	r3, [pc, #16]	@ (80083a0 <HAL_ADC_ConfigChannel+0x6e8>)
 8008390:	e009      	b.n	80083a6 <HAL_ADC_ConfigChannel+0x6ee>
 8008392:	bf00      	nop
 8008394:	407f0000 	.word	0x407f0000
 8008398:	80080000 	.word	0x80080000
 800839c:	50000100 	.word	0x50000100
 80083a0:	50000300 	.word	0x50000300
 80083a4:	4b59      	ldr	r3, [pc, #356]	@ (800850c <HAL_ADC_ConfigChannel+0x854>)
 80083a6:	4618      	mov	r0, r3
 80083a8:	f7ff f91a 	bl	80075e0 <LL_ADC_GetCommonPathInternalCh>
 80083ac:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80083b0:	683b      	ldr	r3, [r7, #0]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	4a56      	ldr	r2, [pc, #344]	@ (8008510 <HAL_ADC_ConfigChannel+0x858>)
 80083b6:	4293      	cmp	r3, r2
 80083b8:	d004      	beq.n	80083c4 <HAL_ADC_ConfigChannel+0x70c>
 80083ba:	683b      	ldr	r3, [r7, #0]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	4a55      	ldr	r2, [pc, #340]	@ (8008514 <HAL_ADC_ConfigChannel+0x85c>)
 80083c0:	4293      	cmp	r3, r2
 80083c2:	d13a      	bne.n	800843a <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80083c4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80083c8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	d134      	bne.n	800843a <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80083d8:	d005      	beq.n	80083e6 <HAL_ADC_ConfigChannel+0x72e>
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	4a4e      	ldr	r2, [pc, #312]	@ (8008518 <HAL_ADC_ConfigChannel+0x860>)
 80083e0:	4293      	cmp	r3, r2
 80083e2:	f040 8085 	bne.w	80084f0 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80083ee:	d004      	beq.n	80083fa <HAL_ADC_ConfigChannel+0x742>
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	4a49      	ldr	r2, [pc, #292]	@ (800851c <HAL_ADC_ConfigChannel+0x864>)
 80083f6:	4293      	cmp	r3, r2
 80083f8:	d101      	bne.n	80083fe <HAL_ADC_ConfigChannel+0x746>
 80083fa:	4a49      	ldr	r2, [pc, #292]	@ (8008520 <HAL_ADC_ConfigChannel+0x868>)
 80083fc:	e000      	b.n	8008400 <HAL_ADC_ConfigChannel+0x748>
 80083fe:	4a43      	ldr	r2, [pc, #268]	@ (800850c <HAL_ADC_ConfigChannel+0x854>)
 8008400:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8008404:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8008408:	4619      	mov	r1, r3
 800840a:	4610      	mov	r0, r2
 800840c:	f7ff f8d5 	bl	80075ba <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8008410:	4b44      	ldr	r3, [pc, #272]	@ (8008524 <HAL_ADC_ConfigChannel+0x86c>)
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	099b      	lsrs	r3, r3, #6
 8008416:	4a44      	ldr	r2, [pc, #272]	@ (8008528 <HAL_ADC_ConfigChannel+0x870>)
 8008418:	fba2 2303 	umull	r2, r3, r2, r3
 800841c:	099b      	lsrs	r3, r3, #6
 800841e:	1c5a      	adds	r2, r3, #1
 8008420:	4613      	mov	r3, r2
 8008422:	005b      	lsls	r3, r3, #1
 8008424:	4413      	add	r3, r2
 8008426:	009b      	lsls	r3, r3, #2
 8008428:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800842a:	e002      	b.n	8008432 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	3b01      	subs	r3, #1
 8008430:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	2b00      	cmp	r3, #0
 8008436:	d1f9      	bne.n	800842c <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8008438:	e05a      	b.n	80084f0 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800843a:	683b      	ldr	r3, [r7, #0]
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	4a3b      	ldr	r2, [pc, #236]	@ (800852c <HAL_ADC_ConfigChannel+0x874>)
 8008440:	4293      	cmp	r3, r2
 8008442:	d125      	bne.n	8008490 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8008444:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8008448:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800844c:	2b00      	cmp	r3, #0
 800844e:	d11f      	bne.n	8008490 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	4a31      	ldr	r2, [pc, #196]	@ (800851c <HAL_ADC_ConfigChannel+0x864>)
 8008456:	4293      	cmp	r3, r2
 8008458:	d104      	bne.n	8008464 <HAL_ADC_ConfigChannel+0x7ac>
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	4a34      	ldr	r2, [pc, #208]	@ (8008530 <HAL_ADC_ConfigChannel+0x878>)
 8008460:	4293      	cmp	r3, r2
 8008462:	d047      	beq.n	80084f4 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800846c:	d004      	beq.n	8008478 <HAL_ADC_ConfigChannel+0x7c0>
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	4a2a      	ldr	r2, [pc, #168]	@ (800851c <HAL_ADC_ConfigChannel+0x864>)
 8008474:	4293      	cmp	r3, r2
 8008476:	d101      	bne.n	800847c <HAL_ADC_ConfigChannel+0x7c4>
 8008478:	4a29      	ldr	r2, [pc, #164]	@ (8008520 <HAL_ADC_ConfigChannel+0x868>)
 800847a:	e000      	b.n	800847e <HAL_ADC_ConfigChannel+0x7c6>
 800847c:	4a23      	ldr	r2, [pc, #140]	@ (800850c <HAL_ADC_ConfigChannel+0x854>)
 800847e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8008482:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008486:	4619      	mov	r1, r3
 8008488:	4610      	mov	r0, r2
 800848a:	f7ff f896 	bl	80075ba <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800848e:	e031      	b.n	80084f4 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8008490:	683b      	ldr	r3, [r7, #0]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	4a27      	ldr	r2, [pc, #156]	@ (8008534 <HAL_ADC_ConfigChannel+0x87c>)
 8008496:	4293      	cmp	r3, r2
 8008498:	d12d      	bne.n	80084f6 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800849a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800849e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d127      	bne.n	80084f6 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	4a1c      	ldr	r2, [pc, #112]	@ (800851c <HAL_ADC_ConfigChannel+0x864>)
 80084ac:	4293      	cmp	r3, r2
 80084ae:	d022      	beq.n	80084f6 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80084b8:	d004      	beq.n	80084c4 <HAL_ADC_ConfigChannel+0x80c>
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	4a17      	ldr	r2, [pc, #92]	@ (800851c <HAL_ADC_ConfigChannel+0x864>)
 80084c0:	4293      	cmp	r3, r2
 80084c2:	d101      	bne.n	80084c8 <HAL_ADC_ConfigChannel+0x810>
 80084c4:	4a16      	ldr	r2, [pc, #88]	@ (8008520 <HAL_ADC_ConfigChannel+0x868>)
 80084c6:	e000      	b.n	80084ca <HAL_ADC_ConfigChannel+0x812>
 80084c8:	4a10      	ldr	r2, [pc, #64]	@ (800850c <HAL_ADC_ConfigChannel+0x854>)
 80084ca:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80084ce:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80084d2:	4619      	mov	r1, r3
 80084d4:	4610      	mov	r0, r2
 80084d6:	f7ff f870 	bl	80075ba <LL_ADC_SetCommonPathInternalCh>
 80084da:	e00c      	b.n	80084f6 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80084e0:	f043 0220 	orr.w	r2, r3, #32
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80084e8:	2301      	movs	r3, #1
 80084ea:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 80084ee:	e002      	b.n	80084f6 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80084f0:	bf00      	nop
 80084f2:	e000      	b.n	80084f6 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80084f4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	2200      	movs	r2, #0
 80084fa:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80084fe:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8008502:	4618      	mov	r0, r3
 8008504:	37d8      	adds	r7, #216	@ 0xd8
 8008506:	46bd      	mov	sp, r7
 8008508:	bd80      	pop	{r7, pc}
 800850a:	bf00      	nop
 800850c:	50000700 	.word	0x50000700
 8008510:	c3210000 	.word	0xc3210000
 8008514:	90c00010 	.word	0x90c00010
 8008518:	50000600 	.word	0x50000600
 800851c:	50000100 	.word	0x50000100
 8008520:	50000300 	.word	0x50000300
 8008524:	2000001c 	.word	0x2000001c
 8008528:	053e2d63 	.word	0x053e2d63
 800852c:	c7520000 	.word	0xc7520000
 8008530:	50000500 	.word	0x50000500
 8008534:	cb840000 	.word	0xcb840000

08008538 <LL_ADC_SetCommonPathInternalCh>:
{
 8008538:	b480      	push	{r7}
 800853a:	b083      	sub	sp, #12
 800853c:	af00      	add	r7, sp, #0
 800853e:	6078      	str	r0, [r7, #4]
 8008540:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	689b      	ldr	r3, [r3, #8]
 8008546:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800854a:	683b      	ldr	r3, [r7, #0]
 800854c:	431a      	orrs	r2, r3
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	609a      	str	r2, [r3, #8]
}
 8008552:	bf00      	nop
 8008554:	370c      	adds	r7, #12
 8008556:	46bd      	mov	sp, r7
 8008558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800855c:	4770      	bx	lr

0800855e <LL_ADC_GetCommonPathInternalCh>:
{
 800855e:	b480      	push	{r7}
 8008560:	b083      	sub	sp, #12
 8008562:	af00      	add	r7, sp, #0
 8008564:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	689b      	ldr	r3, [r3, #8]
 800856a:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 800856e:	4618      	mov	r0, r3
 8008570:	370c      	adds	r7, #12
 8008572:	46bd      	mov	sp, r7
 8008574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008578:	4770      	bx	lr
	...

0800857c <LL_ADC_SetOffset>:
{
 800857c:	b480      	push	{r7}
 800857e:	b087      	sub	sp, #28
 8008580:	af00      	add	r7, sp, #0
 8008582:	60f8      	str	r0, [r7, #12]
 8008584:	60b9      	str	r1, [r7, #8]
 8008586:	607a      	str	r2, [r7, #4]
 8008588:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	3360      	adds	r3, #96	@ 0x60
 800858e:	461a      	mov	r2, r3
 8008590:	68bb      	ldr	r3, [r7, #8]
 8008592:	009b      	lsls	r3, r3, #2
 8008594:	4413      	add	r3, r2
 8008596:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8008598:	697b      	ldr	r3, [r7, #20]
 800859a:	681a      	ldr	r2, [r3, #0]
 800859c:	4b08      	ldr	r3, [pc, #32]	@ (80085c0 <LL_ADC_SetOffset+0x44>)
 800859e:	4013      	ands	r3, r2
 80085a0:	687a      	ldr	r2, [r7, #4]
 80085a2:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80085a6:	683a      	ldr	r2, [r7, #0]
 80085a8:	430a      	orrs	r2, r1
 80085aa:	4313      	orrs	r3, r2
 80085ac:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80085b0:	697b      	ldr	r3, [r7, #20]
 80085b2:	601a      	str	r2, [r3, #0]
}
 80085b4:	bf00      	nop
 80085b6:	371c      	adds	r7, #28
 80085b8:	46bd      	mov	sp, r7
 80085ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085be:	4770      	bx	lr
 80085c0:	03fff000 	.word	0x03fff000

080085c4 <LL_ADC_GetOffsetChannel>:
{
 80085c4:	b480      	push	{r7}
 80085c6:	b085      	sub	sp, #20
 80085c8:	af00      	add	r7, sp, #0
 80085ca:	6078      	str	r0, [r7, #4]
 80085cc:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	3360      	adds	r3, #96	@ 0x60
 80085d2:	461a      	mov	r2, r3
 80085d4:	683b      	ldr	r3, [r7, #0]
 80085d6:	009b      	lsls	r3, r3, #2
 80085d8:	4413      	add	r3, r2
 80085da:	60fb      	str	r3, [r7, #12]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80085e4:	4618      	mov	r0, r3
 80085e6:	3714      	adds	r7, #20
 80085e8:	46bd      	mov	sp, r7
 80085ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ee:	4770      	bx	lr

080085f0 <LL_ADC_SetOffsetState>:
{
 80085f0:	b480      	push	{r7}
 80085f2:	b087      	sub	sp, #28
 80085f4:	af00      	add	r7, sp, #0
 80085f6:	60f8      	str	r0, [r7, #12]
 80085f8:	60b9      	str	r1, [r7, #8]
 80085fa:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	3360      	adds	r3, #96	@ 0x60
 8008600:	461a      	mov	r2, r3
 8008602:	68bb      	ldr	r3, [r7, #8]
 8008604:	009b      	lsls	r3, r3, #2
 8008606:	4413      	add	r3, r2
 8008608:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 800860a:	697b      	ldr	r3, [r7, #20]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	431a      	orrs	r2, r3
 8008616:	697b      	ldr	r3, [r7, #20]
 8008618:	601a      	str	r2, [r3, #0]
}
 800861a:	bf00      	nop
 800861c:	371c      	adds	r7, #28
 800861e:	46bd      	mov	sp, r7
 8008620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008624:	4770      	bx	lr

08008626 <LL_ADC_SetOffsetSign>:
{
 8008626:	b480      	push	{r7}
 8008628:	b087      	sub	sp, #28
 800862a:	af00      	add	r7, sp, #0
 800862c:	60f8      	str	r0, [r7, #12]
 800862e:	60b9      	str	r1, [r7, #8]
 8008630:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	3360      	adds	r3, #96	@ 0x60
 8008636:	461a      	mov	r2, r3
 8008638:	68bb      	ldr	r3, [r7, #8]
 800863a:	009b      	lsls	r3, r3, #2
 800863c:	4413      	add	r3, r2
 800863e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8008640:	697b      	ldr	r3, [r7, #20]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	431a      	orrs	r2, r3
 800864c:	697b      	ldr	r3, [r7, #20]
 800864e:	601a      	str	r2, [r3, #0]
}
 8008650:	bf00      	nop
 8008652:	371c      	adds	r7, #28
 8008654:	46bd      	mov	sp, r7
 8008656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800865a:	4770      	bx	lr

0800865c <LL_ADC_SetOffsetSaturation>:
{
 800865c:	b480      	push	{r7}
 800865e:	b087      	sub	sp, #28
 8008660:	af00      	add	r7, sp, #0
 8008662:	60f8      	str	r0, [r7, #12]
 8008664:	60b9      	str	r1, [r7, #8]
 8008666:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	3360      	adds	r3, #96	@ 0x60
 800866c:	461a      	mov	r2, r3
 800866e:	68bb      	ldr	r3, [r7, #8]
 8008670:	009b      	lsls	r3, r3, #2
 8008672:	4413      	add	r3, r2
 8008674:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8008676:	697b      	ldr	r3, [r7, #20]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	431a      	orrs	r2, r3
 8008682:	697b      	ldr	r3, [r7, #20]
 8008684:	601a      	str	r2, [r3, #0]
}
 8008686:	bf00      	nop
 8008688:	371c      	adds	r7, #28
 800868a:	46bd      	mov	sp, r7
 800868c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008690:	4770      	bx	lr

08008692 <LL_ADC_SetSamplingTimeCommonConfig>:
{
 8008692:	b480      	push	{r7}
 8008694:	b083      	sub	sp, #12
 8008696:	af00      	add	r7, sp, #0
 8008698:	6078      	str	r0, [r7, #4]
 800869a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	695b      	ldr	r3, [r3, #20]
 80086a0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80086a4:	683b      	ldr	r3, [r7, #0]
 80086a6:	431a      	orrs	r2, r3
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	615a      	str	r2, [r3, #20]
}
 80086ac:	bf00      	nop
 80086ae:	370c      	adds	r7, #12
 80086b0:	46bd      	mov	sp, r7
 80086b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086b6:	4770      	bx	lr

080086b8 <LL_ADC_SetChannelSamplingTime>:
{
 80086b8:	b480      	push	{r7}
 80086ba:	b087      	sub	sp, #28
 80086bc:	af00      	add	r7, sp, #0
 80086be:	60f8      	str	r0, [r7, #12]
 80086c0:	60b9      	str	r1, [r7, #8]
 80086c2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	3314      	adds	r3, #20
 80086c8:	461a      	mov	r2, r3
 80086ca:	68bb      	ldr	r3, [r7, #8]
 80086cc:	0e5b      	lsrs	r3, r3, #25
 80086ce:	009b      	lsls	r3, r3, #2
 80086d0:	f003 0304 	and.w	r3, r3, #4
 80086d4:	4413      	add	r3, r2
 80086d6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 80086d8:	697b      	ldr	r3, [r7, #20]
 80086da:	681a      	ldr	r2, [r3, #0]
 80086dc:	68bb      	ldr	r3, [r7, #8]
 80086de:	0d1b      	lsrs	r3, r3, #20
 80086e0:	f003 031f 	and.w	r3, r3, #31
 80086e4:	2107      	movs	r1, #7
 80086e6:	fa01 f303 	lsl.w	r3, r1, r3
 80086ea:	43db      	mvns	r3, r3
 80086ec:	401a      	ands	r2, r3
 80086ee:	68bb      	ldr	r3, [r7, #8]
 80086f0:	0d1b      	lsrs	r3, r3, #20
 80086f2:	f003 031f 	and.w	r3, r3, #31
 80086f6:	6879      	ldr	r1, [r7, #4]
 80086f8:	fa01 f303 	lsl.w	r3, r1, r3
 80086fc:	431a      	orrs	r2, r3
 80086fe:	697b      	ldr	r3, [r7, #20]
 8008700:	601a      	str	r2, [r3, #0]
}
 8008702:	bf00      	nop
 8008704:	371c      	adds	r7, #28
 8008706:	46bd      	mov	sp, r7
 8008708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800870c:	4770      	bx	lr
	...

08008710 <LL_ADC_SetChannelSingleDiff>:
{
 8008710:	b480      	push	{r7}
 8008712:	b085      	sub	sp, #20
 8008714:	af00      	add	r7, sp, #0
 8008716:	60f8      	str	r0, [r7, #12]
 8008718:	60b9      	str	r1, [r7, #8]
 800871a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->DIFSEL,
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8008722:	68bb      	ldr	r3, [r7, #8]
 8008724:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008728:	43db      	mvns	r3, r3
 800872a:	401a      	ands	r2, r3
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	f003 0318 	and.w	r3, r3, #24
 8008732:	4908      	ldr	r1, [pc, #32]	@ (8008754 <LL_ADC_SetChannelSingleDiff+0x44>)
 8008734:	40d9      	lsrs	r1, r3
 8008736:	68bb      	ldr	r3, [r7, #8]
 8008738:	400b      	ands	r3, r1
 800873a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800873e:	431a      	orrs	r2, r3
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
}
 8008746:	bf00      	nop
 8008748:	3714      	adds	r7, #20
 800874a:	46bd      	mov	sp, r7
 800874c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008750:	4770      	bx	lr
 8008752:	bf00      	nop
 8008754:	0007ffff 	.word	0x0007ffff

08008758 <LL_ADC_IsEnabled>:
{
 8008758:	b480      	push	{r7}
 800875a:	b083      	sub	sp, #12
 800875c:	af00      	add	r7, sp, #0
 800875e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	689b      	ldr	r3, [r3, #8]
 8008764:	f003 0301 	and.w	r3, r3, #1
 8008768:	2b01      	cmp	r3, #1
 800876a:	d101      	bne.n	8008770 <LL_ADC_IsEnabled+0x18>
 800876c:	2301      	movs	r3, #1
 800876e:	e000      	b.n	8008772 <LL_ADC_IsEnabled+0x1a>
 8008770:	2300      	movs	r3, #0
}
 8008772:	4618      	mov	r0, r3
 8008774:	370c      	adds	r7, #12
 8008776:	46bd      	mov	sp, r7
 8008778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800877c:	4770      	bx	lr

0800877e <LL_ADC_REG_IsConversionOngoing>:
{
 800877e:	b480      	push	{r7}
 8008780:	b083      	sub	sp, #12
 8008782:	af00      	add	r7, sp, #0
 8008784:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	689b      	ldr	r3, [r3, #8]
 800878a:	f003 0304 	and.w	r3, r3, #4
 800878e:	2b04      	cmp	r3, #4
 8008790:	d101      	bne.n	8008796 <LL_ADC_REG_IsConversionOngoing+0x18>
 8008792:	2301      	movs	r3, #1
 8008794:	e000      	b.n	8008798 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8008796:	2300      	movs	r3, #0
}
 8008798:	4618      	mov	r0, r3
 800879a:	370c      	adds	r7, #12
 800879c:	46bd      	mov	sp, r7
 800879e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087a2:	4770      	bx	lr

080087a4 <LL_ADC_INJ_IsConversionOngoing>:
{
 80087a4:	b480      	push	{r7}
 80087a6:	b083      	sub	sp, #12
 80087a8:	af00      	add	r7, sp, #0
 80087aa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	689b      	ldr	r3, [r3, #8]
 80087b0:	f003 0308 	and.w	r3, r3, #8
 80087b4:	2b08      	cmp	r3, #8
 80087b6:	d101      	bne.n	80087bc <LL_ADC_INJ_IsConversionOngoing+0x18>
 80087b8:	2301      	movs	r3, #1
 80087ba:	e000      	b.n	80087be <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80087bc:	2300      	movs	r3, #0
}
 80087be:	4618      	mov	r0, r3
 80087c0:	370c      	adds	r7, #12
 80087c2:	46bd      	mov	sp, r7
 80087c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087c8:	4770      	bx	lr
	...

080087cc <HAL_ADCEx_InjectedConfigChannel>:
  *         injected group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc,
                                                  const ADC_InjectionConfTypeDef *pConfigInjected)
{
 80087cc:	b580      	push	{r7, lr}
 80087ce:	b0b6      	sub	sp, #216	@ 0xd8
 80087d0:	af00      	add	r7, sp, #0
 80087d2:	6078      	str	r0, [r7, #4]
 80087d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80087d6:	2300      	movs	r3, #0
 80087d8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmp_offset_shifted;
  uint32_t tmp_config_internal_channel;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0;
 80087dc:	2300      	movs	r3, #0
 80087de:	60bb      	str	r3, [r7, #8]

  uint32_t tmp_jsqr_context_queue_being_built = 0U;
 80087e0:	2300      	movs	r3, #0
 80087e2:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfigInjected->InjectedChannel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80087ec:	2b01      	cmp	r3, #1
 80087ee:	d102      	bne.n	80087f6 <HAL_ADCEx_InjectedConfigChannel+0x2a>
 80087f0:	2302      	movs	r3, #2
 80087f2:	f000 bcfd 	b.w	80091f0 <HAL_ADCEx_InjectedConfigChannel+0xa24>
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	2201      	movs	r2, #1
 80087fa:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /*      injected channel rank. It is entered into queue only when all       */
  /*      injected ranks have been set.                                       */
  /*   Note: Scan mode is not present by hardware on this device, but used    */
  /*   by software for alignment over all STM32 devices.                      */

  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	695b      	ldr	r3, [r3, #20]
 8008802:	2b00      	cmp	r3, #0
 8008804:	d003      	beq.n	800880e <HAL_ADCEx_InjectedConfigChannel+0x42>
      (pConfigInjected->InjectedNbrOfConversion == 1U))
 8008806:	683b      	ldr	r3, [r7, #0]
 8008808:	6a1b      	ldr	r3, [r3, #32]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 800880a:	2b01      	cmp	r3, #1
 800880c:	d130      	bne.n	8008870 <HAL_ADCEx_InjectedConfigChannel+0xa4>
    /*    (scan mode disabled, only rank 1 used)                              */
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - channel set to rank 1 (scan mode disabled, only rank 1 can be used) */

    if (pConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 800880e:	683b      	ldr	r3, [r7, #0]
 8008810:	685b      	ldr	r3, [r3, #4]
 8008812:	2b09      	cmp	r3, #9
 8008814:	d179      	bne.n	800890a <HAL_ADCEx_InjectedConfigChannel+0x13e>
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8008816:	683b      	ldr	r3, [r7, #0]
 8008818:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800881a:	2b00      	cmp	r3, #0
 800881c:	d010      	beq.n	8008840 <HAL_ADCEx_InjectedConfigChannel+0x74>
      {
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 800881e:	683b      	ldr	r3, [r7, #0]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	0e9b      	lsrs	r3, r3, #26
 8008824:	025b      	lsls	r3, r3, #9
 8008826:	f403 5278 	and.w	r2, r3, #15872	@ 0x3e00
                                              | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 800882a:	683b      	ldr	r3, [r7, #0]
 800882c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800882e:	f003 037c 	and.w	r3, r3, #124	@ 0x7c
 8008832:	431a      	orrs	r2, r3
                                              | pConfigInjected->ExternalTrigInjecConvEdge
 8008834:	683b      	ldr	r3, [r7, #0]
 8008836:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8008838:	4313      	orrs	r3, r2
 800883a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800883e:	e007      	b.n	8008850 <HAL_ADCEx_InjectedConfigChannel+0x84>
                                             );
      }
      else
      {
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1));
 8008840:	683b      	ldr	r3, [r7, #0]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	0e9b      	lsrs	r3, r3, #26
 8008846:	025b      	lsls	r3, r3, #9
 8008848:	f403 5378 	and.w	r3, r3, #15872	@ 0x3e00
 800884c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
      }

      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, tmp_jsqr_context_queue_being_built);
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008856:	4b84      	ldr	r3, [pc, #528]	@ (8008a68 <HAL_ADCEx_InjectedConfigChannel+0x29c>)
 8008858:	4013      	ands	r3, r2
 800885a:	687a      	ldr	r2, [r7, #4]
 800885c:	6812      	ldr	r2, [r2, #0]
 800885e:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8008862:	430b      	orrs	r3, r1
 8008864:	64d3      	str	r3, [r2, #76]	@ 0x4c
      /* For debug and informative reasons, hadc handle saves JSQR setting */
      hadc->InjectionConfig.ContextQueue = tmp_jsqr_context_queue_being_built;
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800886c:	665a      	str	r2, [r3, #100]	@ 0x64
    if (pConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 800886e:	e04c      	b.n	800890a <HAL_ADCEx_InjectedConfigChannel+0x13e>
    /* 1. Start new context and set parameters related to all injected        */
    /*    channels: injected sequence length and trigger.                     */

    /* if hadc->InjectionConfig.ChannelCount is equal to 0, this is the first */
    /*   call of the context under setting                                    */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008874:	2b00      	cmp	r3, #0
 8008876:	d11d      	bne.n	80088b4 <HAL_ADCEx_InjectedConfigChannel+0xe8>
    {
      /* Initialize number of channels that will be configured on the context */
      /*  being built                                                         */
      hadc->InjectionConfig.ChannelCount = pConfigInjected->InjectedNbrOfConversion;
 8008878:	683b      	ldr	r3, [r7, #0]
 800887a:	6a1a      	ldr	r2, [r3, #32]
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	669a      	str	r2, [r3, #104]	@ 0x68
      /* Handle hadc saves the context under build up over each HAL_ADCEx_InjectedConfigChannel()
         call, this context will be written in JSQR register at the last call.
         At this point, the context is merely reset  */
      hadc->InjectionConfig.ContextQueue = 0x00000000U;
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	2200      	movs	r2, #0
 8008884:	665a      	str	r2, [r3, #100]	@ 0x64
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8008886:	683b      	ldr	r3, [r7, #0]
 8008888:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800888a:	2b00      	cmp	r3, #0
 800888c:	d00d      	beq.n	80088aa <HAL_ADCEx_InjectedConfigChannel+0xde>
      {
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 800888e:	683b      	ldr	r3, [r7, #0]
 8008890:	6a1b      	ldr	r3, [r3, #32]
 8008892:	1e5a      	subs	r2, r3, #1
                                              | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8008894:	683b      	ldr	r3, [r7, #0]
 8008896:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008898:	f003 037c 	and.w	r3, r3, #124	@ 0x7c
 800889c:	431a      	orrs	r2, r3
                                              | pConfigInjected->ExternalTrigInjecConvEdge
 800889e:	683b      	ldr	r3, [r7, #0]
 80088a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 80088a2:	4313      	orrs	r3, r2
 80088a4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80088a8:	e004      	b.n	80088b4 <HAL_ADCEx_InjectedConfigChannel+0xe8>
                                             );
      }
      else
      {
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U));
 80088aa:	683b      	ldr	r3, [r7, #0]
 80088ac:	6a1b      	ldr	r3, [r3, #32]
 80088ae:	3b01      	subs	r3, #1
 80088b0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /*    related to each channel: channel rank sequence                    */
    /* Clear the old JSQx bits for the selected rank */
    tmp_jsqr_context_queue_being_built &= ~ADC_JSQR_RK(ADC_SQR3_SQ10, pConfigInjected->InjectedRank);

    /* Set the JSQx bits for the selected rank */
    tmp_jsqr_context_queue_being_built |= ADC_JSQR_RK(pConfigInjected->InjectedChannel, pConfigInjected->InjectedRank);
 80088b4:	683b      	ldr	r3, [r7, #0]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	0e9b      	lsrs	r3, r3, #26
 80088ba:	f003 021f 	and.w	r2, r3, #31
 80088be:	683b      	ldr	r3, [r7, #0]
 80088c0:	685b      	ldr	r3, [r3, #4]
 80088c2:	f003 031f 	and.w	r3, r3, #31
 80088c6:	fa02 f303 	lsl.w	r3, r2, r3
 80088ca:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80088ce:	4313      	orrs	r3, r2
 80088d0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0

    /* Decrease channel count  */
    hadc->InjectionConfig.ChannelCount--;
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80088d8:	1e5a      	subs	r2, r3, #1
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	669a      	str	r2, [r3, #104]	@ 0x68

    /* 3. tmp_jsqr_context_queue_being_built is fully built for this HAL_ADCEx_InjectedConfigChannel()
          call, aggregate the setting to those already built during the previous
          HAL_ADCEx_InjectedConfigChannel() calls (for the same context of course)  */
    hadc->InjectionConfig.ContextQueue |= tmp_jsqr_context_queue_being_built;
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80088e2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80088e6:	431a      	orrs	r2, r3
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	665a      	str	r2, [r3, #100]	@ 0x64

    /* 4. End of context setting: if this is the last channel set, then write context
        into register JSQR and make it enter into queue                   */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d10a      	bne.n	800890a <HAL_ADCEx_InjectedConfigChannel+0x13e>
    {
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80088fa:	4b5b      	ldr	r3, [pc, #364]	@ (8008a68 <HAL_ADCEx_InjectedConfigChannel+0x29c>)
 80088fc:	4013      	ands	r3, r2
 80088fe:	687a      	ldr	r2, [r7, #4]
 8008900:	6e51      	ldr	r1, [r2, #100]	@ 0x64
 8008902:	687a      	ldr	r2, [r7, #4]
 8008904:	6812      	ldr	r2, [r2, #0]
 8008906:	430b      	orrs	r3, r1
 8008908:	64d3      	str	r3, [r2, #76]	@ 0x4c
  /* conversion on going on injected group:                                   */
  /*  - Injected context queue: Queue disable (active context is kept) or     */
  /*    enable (context decremented, up to 2 contexts queued)                 */
  /*  - Injected discontinuous mode: can be enabled only if auto-injected     */
  /*    mode is disabled.                                                     */
  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	4618      	mov	r0, r3
 8008910:	f7ff ff48 	bl	80087a4 <LL_ADC_INJ_IsConversionOngoing>
 8008914:	4603      	mov	r3, r0
 8008916:	2b00      	cmp	r3, #0
 8008918:	d124      	bne.n	8008964 <HAL_ADCEx_InjectedConfigChannel+0x198>
  {
    /* If auto-injected mode is disabled: no constraint                       */
    if (pConfigInjected->AutoInjectedConv == DISABLE)
 800891a:	683b      	ldr	r3, [r7, #0]
 800891c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8008920:	2b00      	cmp	r3, #0
 8008922:	d112      	bne.n	800894a <HAL_ADCEx_InjectedConfigChannel+0x17e>
    {
      MODIFY_REG(hadc->Instance->CFGR,
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	68db      	ldr	r3, [r3, #12]
 800892a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800892e:	683b      	ldr	r3, [r7, #0]
 8008930:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8008934:	055a      	lsls	r2, r3, #21
 8008936:	683b      	ldr	r3, [r7, #0]
 8008938:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800893c:	051b      	lsls	r3, r3, #20
 800893e:	431a      	orrs	r2, r3
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	430a      	orrs	r2, r1
 8008946:	60da      	str	r2, [r3, #12]
 8008948:	e00c      	b.n	8008964 <HAL_ADCEx_InjectedConfigChannel+0x198>
    }
    /* If auto-injected mode is enabled: Injected discontinuous setting is    */
    /* discarded.                                                             */
    else
    {
      MODIFY_REG(hadc->Instance->CFGR,
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	68db      	ldr	r3, [r3, #12]
 8008950:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8008954:	683b      	ldr	r3, [r7, #0]
 8008956:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 800895a:	055a      	lsls	r2, r3, #21
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	430a      	orrs	r2, r1
 8008962:	60da      	str	r2, [r3, #12]
  /* conversion on going on regular and injected groups:                      */
  /*  - Automatic injected conversion: can be enabled if injected group       */
  /*    external triggers are disabled.                                       */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	4618      	mov	r0, r3
 800896a:	f7ff ff08 	bl	800877e <LL_ADC_REG_IsConversionOngoing>
 800896e:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	4618      	mov	r0, r3
 8008978:	f7ff ff14 	bl	80087a4 <LL_ADC_INJ_IsConversionOngoing>
 800897c:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8

  if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8008980:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008984:	2b00      	cmp	r3, #0
 8008986:	f040 822e 	bne.w	8008de6 <HAL_ADCEx_InjectedConfigChannel+0x61a>
      && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800898a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800898e:	2b00      	cmp	r3, #0
 8008990:	f040 8229 	bne.w	8008de6 <HAL_ADCEx_InjectedConfigChannel+0x61a>
     )
  {
    /* If injected group external triggers are disabled (set to injected      */
    /* software start): no constraint                                         */
    if ((pConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8008994:	683b      	ldr	r3, [r7, #0]
 8008996:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008998:	2b00      	cmp	r3, #0
 800899a:	d003      	beq.n	80089a4 <HAL_ADCEx_InjectedConfigChannel+0x1d8>
        || (pConfigInjected->ExternalTrigInjecConvEdge == ADC_EXTERNALTRIGINJECCONV_EDGE_NONE))
 800899c:	683b      	ldr	r3, [r7, #0]
 800899e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d116      	bne.n	80089d2 <HAL_ADCEx_InjectedConfigChannel+0x206>
    {
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 80089a4:	683b      	ldr	r3, [r7, #0]
 80089a6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80089aa:	2b01      	cmp	r3, #1
 80089ac:	d108      	bne.n	80089c0 <HAL_ADCEx_InjectedConfigChannel+0x1f4>
      {
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	68da      	ldr	r2, [r3, #12]
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	f042 7200 	orr.w	r2, r2, #33554432	@ 0x2000000
 80089bc:	60da      	str	r2, [r3, #12]
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 80089be:	e01f      	b.n	8008a00 <HAL_ADCEx_InjectedConfigChannel+0x234>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	68da      	ldr	r2, [r3, #12]
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 80089ce:	60da      	str	r2, [r3, #12]
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 80089d0:	e016      	b.n	8008a00 <HAL_ADCEx_InjectedConfigChannel+0x234>
    }
    /* If Automatic injected conversion was intended to be set and could not  */
    /* due to injected group external triggers enabled, error is reported.    */
    else
    {
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 80089d2:	683b      	ldr	r3, [r7, #0]
 80089d4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80089d8:	2b01      	cmp	r3, #1
 80089da:	d109      	bne.n	80089f0 <HAL_ADCEx_InjectedConfigChannel+0x224>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80089e0:	f043 0220 	orr.w	r2, r3, #32
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	65da      	str	r2, [r3, #92]	@ 0x5c

        tmp_hal_status = HAL_ERROR;
 80089e8:	2301      	movs	r3, #1
 80089ea:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 80089ee:	e007      	b.n	8008a00 <HAL_ADCEx_InjectedConfigChannel+0x234>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	68da      	ldr	r2, [r3, #12]
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 80089fe:	60da      	str	r2, [r3, #12]
      }
    }

    if (pConfigInjected->InjecOversamplingMode == ENABLE)
 8008a00:	683b      	ldr	r3, [r7, #0]
 8008a02:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8008a06:	2b01      	cmp	r3, #1
 8008a08:	d110      	bne.n	8008a2c <HAL_ADCEx_InjectedConfigChannel+0x260>
      /* Configuration of Injected Oversampler:                                 */
      /*  - Oversampling Ratio                                                  */
      /*  - Right bit shift                                                     */

      /* Enable OverSampling mode */
      MODIFY_REG(hadc->Instance->CFGR2,
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	691b      	ldr	r3, [r3, #16]
 8008a10:	f423 72ff 	bic.w	r2, r3, #510	@ 0x1fe
 8008a14:	683b      	ldr	r3, [r7, #0]
 8008a16:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8008a18:	683b      	ldr	r3, [r7, #0]
 8008a1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a1c:	430b      	orrs	r3, r1
 8008a1e:	431a      	orrs	r2, r3
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	f042 0202 	orr.w	r2, r2, #2
 8008a28:	611a      	str	r2, [r3, #16]
 8008a2a:	e007      	b.n	8008a3c <HAL_ADCEx_InjectedConfigChannel+0x270>
                );
    }
    else
    {
      /* Disable Regular OverSampling */
      CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_JOVSE);
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	691a      	ldr	r2, [r3, #16]
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	f022 0202 	bic.w	r2, r2, #2
 8008a3a:	611a      	str	r2, [r3, #16]
    }

    /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
    if (pConfigInjected->InjectedSamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8008a3c:	683b      	ldr	r3, [r7, #0]
 8008a3e:	689b      	ldr	r3, [r3, #8]
 8008a40:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008a44:	d112      	bne.n	8008a6c <HAL_ADCEx_InjectedConfigChannel+0x2a0>
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	6818      	ldr	r0, [r3, #0]
 8008a4a:	683b      	ldr	r3, [r7, #0]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	2200      	movs	r2, #0
 8008a50:	4619      	mov	r1, r3
 8008a52:	f7ff fe31 	bl	80086b8 <LL_ADC_SetChannelSamplingTime>

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8008a5e:	4618      	mov	r0, r3
 8008a60:	f7ff fe17 	bl	8008692 <LL_ADC_SetSamplingTimeCommonConfig>
 8008a64:	e011      	b.n	8008a8a <HAL_ADCEx_InjectedConfigChannel+0x2be>
 8008a66:	bf00      	nop
 8008a68:	04104000 	.word	0x04104000
    }
    else
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel,
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	6818      	ldr	r0, [r3, #0]
 8008a70:	683b      	ldr	r3, [r7, #0]
 8008a72:	6819      	ldr	r1, [r3, #0]
                                    pConfigInjected->InjectedSamplingTime);
 8008a74:	683b      	ldr	r3, [r7, #0]
 8008a76:	689b      	ldr	r3, [r3, #8]
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel,
 8008a78:	461a      	mov	r2, r3
 8008a7a:	f7ff fe1d 	bl	80086b8 <LL_ADC_SetChannelSamplingTime>

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	2100      	movs	r1, #0
 8008a84:	4618      	mov	r0, r3
 8008a86:	f7ff fe04 	bl	8008692 <LL_ADC_SetSamplingTimeCommonConfig>

    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset with respect to the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
    tmp_offset_shifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, pConfigInjected->InjectedOffset);
 8008a8a:	683b      	ldr	r3, [r7, #0]
 8008a8c:	695a      	ldr	r2, [r3, #20]
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	68db      	ldr	r3, [r3, #12]
 8008a94:	08db      	lsrs	r3, r3, #3
 8008a96:	f003 0303 	and.w	r3, r3, #3
 8008a9a:	005b      	lsls	r3, r3, #1
 8008a9c:	fa02 f303 	lsl.w	r3, r2, r3
 8008aa0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

    if (pConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 8008aa4:	683b      	ldr	r3, [r7, #0]
 8008aa6:	691b      	ldr	r3, [r3, #16]
 8008aa8:	2b04      	cmp	r3, #4
 8008aaa:	d022      	beq.n	8008af2 <HAL_ADCEx_InjectedConfigChannel+0x326>
    {
      /* Set ADC selected offset number */
      LL_ADC_SetOffset(hadc->Instance, pConfigInjected->InjectedOffsetNumber, pConfigInjected->InjectedChannel,
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	6818      	ldr	r0, [r3, #0]
 8008ab0:	683b      	ldr	r3, [r7, #0]
 8008ab2:	6919      	ldr	r1, [r3, #16]
 8008ab4:	683b      	ldr	r3, [r7, #0]
 8008ab6:	681a      	ldr	r2, [r3, #0]
 8008ab8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8008abc:	f7ff fd5e 	bl	800857c <LL_ADC_SetOffset>
                       tmp_offset_shifted);

      /* Set ADC selected offset sign & saturation */
      LL_ADC_SetOffsetSign(hadc->Instance, pConfigInjected->InjectedOffsetNumber, pConfigInjected->InjectedOffsetSign);
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	6818      	ldr	r0, [r3, #0]
 8008ac4:	683b      	ldr	r3, [r7, #0]
 8008ac6:	6919      	ldr	r1, [r3, #16]
 8008ac8:	683b      	ldr	r3, [r7, #0]
 8008aca:	699b      	ldr	r3, [r3, #24]
 8008acc:	461a      	mov	r2, r3
 8008ace:	f7ff fdaa 	bl	8008626 <LL_ADC_SetOffsetSign>
      LL_ADC_SetOffsetSaturation(hadc->Instance, pConfigInjected->InjectedOffsetNumber,
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	6818      	ldr	r0, [r3, #0]
 8008ad6:	683b      	ldr	r3, [r7, #0]
 8008ad8:	6919      	ldr	r1, [r3, #16]
                                 (pConfigInjected->InjectedOffsetSaturation == ENABLE) ?
 8008ada:	683b      	ldr	r3, [r7, #0]
 8008adc:	7f1b      	ldrb	r3, [r3, #28]
      LL_ADC_SetOffsetSaturation(hadc->Instance, pConfigInjected->InjectedOffsetNumber,
 8008ade:	2b01      	cmp	r3, #1
 8008ae0:	d102      	bne.n	8008ae8 <HAL_ADCEx_InjectedConfigChannel+0x31c>
 8008ae2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008ae6:	e000      	b.n	8008aea <HAL_ADCEx_InjectedConfigChannel+0x31e>
 8008ae8:	2300      	movs	r3, #0
 8008aea:	461a      	mov	r2, r3
 8008aec:	f7ff fdb6 	bl	800865c <LL_ADC_SetOffsetSaturation>
 8008af0:	e179      	b.n	8008de6 <HAL_ADCEx_InjectedConfigChannel+0x61a>
    }
    else
    {
      /* Scan each offset register to check if the selected channel is targeted. */
      /* If this is the case, the corresponding offset number is disabled.       */
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	2100      	movs	r1, #0
 8008af8:	4618      	mov	r0, r3
 8008afa:	f7ff fd63 	bl	80085c4 <LL_ADC_GetOffsetChannel>
 8008afe:	4603      	mov	r3, r0
 8008b00:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	d10a      	bne.n	8008b1e <HAL_ADCEx_InjectedConfigChannel+0x352>
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	2100      	movs	r1, #0
 8008b0e:	4618      	mov	r0, r3
 8008b10:	f7ff fd58 	bl	80085c4 <LL_ADC_GetOffsetChannel>
 8008b14:	4603      	mov	r3, r0
 8008b16:	0e9b      	lsrs	r3, r3, #26
 8008b18:	f003 021f 	and.w	r2, r3, #31
 8008b1c:	e01e      	b.n	8008b5c <HAL_ADCEx_InjectedConfigChannel+0x390>
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	2100      	movs	r1, #0
 8008b24:	4618      	mov	r0, r3
 8008b26:	f7ff fd4d 	bl	80085c4 <LL_ADC_GetOffsetChannel>
 8008b2a:	4603      	mov	r3, r0
 8008b2c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008b30:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008b34:	fa93 f3a3 	rbit	r3, r3
 8008b38:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  return result;
 8008b3c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008b40:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8008b44:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d101      	bne.n	8008b50 <HAL_ADCEx_InjectedConfigChannel+0x384>
    return 32U;
 8008b4c:	2320      	movs	r3, #32
 8008b4e:	e004      	b.n	8008b5a <HAL_ADCEx_InjectedConfigChannel+0x38e>
  return __builtin_clz(value);
 8008b50:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8008b54:	fab3 f383 	clz	r3, r3
 8008b58:	b2db      	uxtb	r3, r3
 8008b5a:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8008b5c:	683b      	ldr	r3, [r7, #0]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	d105      	bne.n	8008b74 <HAL_ADCEx_InjectedConfigChannel+0x3a8>
 8008b68:	683b      	ldr	r3, [r7, #0]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	0e9b      	lsrs	r3, r3, #26
 8008b6e:	f003 031f 	and.w	r3, r3, #31
 8008b72:	e018      	b.n	8008ba6 <HAL_ADCEx_InjectedConfigChannel+0x3da>
 8008b74:	683b      	ldr	r3, [r7, #0]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008b7c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008b80:	fa93 f3a3 	rbit	r3, r3
 8008b84:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8008b88:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008b8c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  if (value == 0U)
 8008b90:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d101      	bne.n	8008b9c <HAL_ADCEx_InjectedConfigChannel+0x3d0>
    return 32U;
 8008b98:	2320      	movs	r3, #32
 8008b9a:	e004      	b.n	8008ba6 <HAL_ADCEx_InjectedConfigChannel+0x3da>
  return __builtin_clz(value);
 8008b9c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008ba0:	fab3 f383 	clz	r3, r3
 8008ba4:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8008ba6:	429a      	cmp	r2, r3
 8008ba8:	d106      	bne.n	8008bb8 <HAL_ADCEx_InjectedConfigChannel+0x3ec>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	2200      	movs	r2, #0
 8008bb0:	2100      	movs	r1, #0
 8008bb2:	4618      	mov	r0, r3
 8008bb4:	f7ff fd1c 	bl	80085f0 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	2101      	movs	r1, #1
 8008bbe:	4618      	mov	r0, r3
 8008bc0:	f7ff fd00 	bl	80085c4 <LL_ADC_GetOffsetChannel>
 8008bc4:	4603      	mov	r3, r0
 8008bc6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d10a      	bne.n	8008be4 <HAL_ADCEx_InjectedConfigChannel+0x418>
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	2101      	movs	r1, #1
 8008bd4:	4618      	mov	r0, r3
 8008bd6:	f7ff fcf5 	bl	80085c4 <LL_ADC_GetOffsetChannel>
 8008bda:	4603      	mov	r3, r0
 8008bdc:	0e9b      	lsrs	r3, r3, #26
 8008bde:	f003 021f 	and.w	r2, r3, #31
 8008be2:	e01e      	b.n	8008c22 <HAL_ADCEx_InjectedConfigChannel+0x456>
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	2101      	movs	r1, #1
 8008bea:	4618      	mov	r0, r3
 8008bec:	f7ff fcea 	bl	80085c4 <LL_ADC_GetOffsetChannel>
 8008bf0:	4603      	mov	r3, r0
 8008bf2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008bf6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008bfa:	fa93 f3a3 	rbit	r3, r3
 8008bfe:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8008c02:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008c06:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8008c0a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d101      	bne.n	8008c16 <HAL_ADCEx_InjectedConfigChannel+0x44a>
    return 32U;
 8008c12:	2320      	movs	r3, #32
 8008c14:	e004      	b.n	8008c20 <HAL_ADCEx_InjectedConfigChannel+0x454>
  return __builtin_clz(value);
 8008c16:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8008c1a:	fab3 f383 	clz	r3, r3
 8008c1e:	b2db      	uxtb	r3, r3
 8008c20:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8008c22:	683b      	ldr	r3, [r7, #0]
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d105      	bne.n	8008c3a <HAL_ADCEx_InjectedConfigChannel+0x46e>
 8008c2e:	683b      	ldr	r3, [r7, #0]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	0e9b      	lsrs	r3, r3, #26
 8008c34:	f003 031f 	and.w	r3, r3, #31
 8008c38:	e018      	b.n	8008c6c <HAL_ADCEx_InjectedConfigChannel+0x4a0>
 8008c3a:	683b      	ldr	r3, [r7, #0]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008c42:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008c46:	fa93 f3a3 	rbit	r3, r3
 8008c4a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8008c4e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008c52:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8008c56:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	d101      	bne.n	8008c62 <HAL_ADCEx_InjectedConfigChannel+0x496>
    return 32U;
 8008c5e:	2320      	movs	r3, #32
 8008c60:	e004      	b.n	8008c6c <HAL_ADCEx_InjectedConfigChannel+0x4a0>
  return __builtin_clz(value);
 8008c62:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008c66:	fab3 f383 	clz	r3, r3
 8008c6a:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8008c6c:	429a      	cmp	r2, r3
 8008c6e:	d106      	bne.n	8008c7e <HAL_ADCEx_InjectedConfigChannel+0x4b2>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	2200      	movs	r2, #0
 8008c76:	2101      	movs	r1, #1
 8008c78:	4618      	mov	r0, r3
 8008c7a:	f7ff fcb9 	bl	80085f0 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	2102      	movs	r1, #2
 8008c84:	4618      	mov	r0, r3
 8008c86:	f7ff fc9d 	bl	80085c4 <LL_ADC_GetOffsetChannel>
 8008c8a:	4603      	mov	r3, r0
 8008c8c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d10a      	bne.n	8008caa <HAL_ADCEx_InjectedConfigChannel+0x4de>
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	2102      	movs	r1, #2
 8008c9a:	4618      	mov	r0, r3
 8008c9c:	f7ff fc92 	bl	80085c4 <LL_ADC_GetOffsetChannel>
 8008ca0:	4603      	mov	r3, r0
 8008ca2:	0e9b      	lsrs	r3, r3, #26
 8008ca4:	f003 021f 	and.w	r2, r3, #31
 8008ca8:	e01e      	b.n	8008ce8 <HAL_ADCEx_InjectedConfigChannel+0x51c>
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	2102      	movs	r1, #2
 8008cb0:	4618      	mov	r0, r3
 8008cb2:	f7ff fc87 	bl	80085c4 <LL_ADC_GetOffsetChannel>
 8008cb6:	4603      	mov	r3, r0
 8008cb8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008cbc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008cc0:	fa93 f3a3 	rbit	r3, r3
 8008cc4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8008cc8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008ccc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8008cd0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	d101      	bne.n	8008cdc <HAL_ADCEx_InjectedConfigChannel+0x510>
    return 32U;
 8008cd8:	2320      	movs	r3, #32
 8008cda:	e004      	b.n	8008ce6 <HAL_ADCEx_InjectedConfigChannel+0x51a>
  return __builtin_clz(value);
 8008cdc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008ce0:	fab3 f383 	clz	r3, r3
 8008ce4:	b2db      	uxtb	r3, r3
 8008ce6:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8008ce8:	683b      	ldr	r3, [r7, #0]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	d105      	bne.n	8008d00 <HAL_ADCEx_InjectedConfigChannel+0x534>
 8008cf4:	683b      	ldr	r3, [r7, #0]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	0e9b      	lsrs	r3, r3, #26
 8008cfa:	f003 031f 	and.w	r3, r3, #31
 8008cfe:	e014      	b.n	8008d2a <HAL_ADCEx_InjectedConfigChannel+0x55e>
 8008d00:	683b      	ldr	r3, [r7, #0]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008d06:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008d08:	fa93 f3a3 	rbit	r3, r3
 8008d0c:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8008d0e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008d10:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8008d14:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d101      	bne.n	8008d20 <HAL_ADCEx_InjectedConfigChannel+0x554>
    return 32U;
 8008d1c:	2320      	movs	r3, #32
 8008d1e:	e004      	b.n	8008d2a <HAL_ADCEx_InjectedConfigChannel+0x55e>
  return __builtin_clz(value);
 8008d20:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008d24:	fab3 f383 	clz	r3, r3
 8008d28:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8008d2a:	429a      	cmp	r2, r3
 8008d2c:	d106      	bne.n	8008d3c <HAL_ADCEx_InjectedConfigChannel+0x570>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	2200      	movs	r2, #0
 8008d34:	2102      	movs	r1, #2
 8008d36:	4618      	mov	r0, r3
 8008d38:	f7ff fc5a 	bl	80085f0 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	2103      	movs	r1, #3
 8008d42:	4618      	mov	r0, r3
 8008d44:	f7ff fc3e 	bl	80085c4 <LL_ADC_GetOffsetChannel>
 8008d48:	4603      	mov	r3, r0
 8008d4a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d10a      	bne.n	8008d68 <HAL_ADCEx_InjectedConfigChannel+0x59c>
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	2103      	movs	r1, #3
 8008d58:	4618      	mov	r0, r3
 8008d5a:	f7ff fc33 	bl	80085c4 <LL_ADC_GetOffsetChannel>
 8008d5e:	4603      	mov	r3, r0
 8008d60:	0e9b      	lsrs	r3, r3, #26
 8008d62:	f003 021f 	and.w	r2, r3, #31
 8008d66:	e017      	b.n	8008d98 <HAL_ADCEx_InjectedConfigChannel+0x5cc>
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	2103      	movs	r1, #3
 8008d6e:	4618      	mov	r0, r3
 8008d70:	f7ff fc28 	bl	80085c4 <LL_ADC_GetOffsetChannel>
 8008d74:	4603      	mov	r3, r0
 8008d76:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008d78:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008d7a:	fa93 f3a3 	rbit	r3, r3
 8008d7e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8008d80:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008d82:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8008d84:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d101      	bne.n	8008d8e <HAL_ADCEx_InjectedConfigChannel+0x5c2>
    return 32U;
 8008d8a:	2320      	movs	r3, #32
 8008d8c:	e003      	b.n	8008d96 <HAL_ADCEx_InjectedConfigChannel+0x5ca>
  return __builtin_clz(value);
 8008d8e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008d90:	fab3 f383 	clz	r3, r3
 8008d94:	b2db      	uxtb	r3, r3
 8008d96:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8008d98:	683b      	ldr	r3, [r7, #0]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d105      	bne.n	8008db0 <HAL_ADCEx_InjectedConfigChannel+0x5e4>
 8008da4:	683b      	ldr	r3, [r7, #0]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	0e9b      	lsrs	r3, r3, #26
 8008daa:	f003 031f 	and.w	r3, r3, #31
 8008dae:	e011      	b.n	8008dd4 <HAL_ADCEx_InjectedConfigChannel+0x608>
 8008db0:	683b      	ldr	r3, [r7, #0]
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008db6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008db8:	fa93 f3a3 	rbit	r3, r3
 8008dbc:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8008dbe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008dc0:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8008dc2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d101      	bne.n	8008dcc <HAL_ADCEx_InjectedConfigChannel+0x600>
    return 32U;
 8008dc8:	2320      	movs	r3, #32
 8008dca:	e003      	b.n	8008dd4 <HAL_ADCEx_InjectedConfigChannel+0x608>
  return __builtin_clz(value);
 8008dcc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008dce:	fab3 f383 	clz	r3, r3
 8008dd2:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8008dd4:	429a      	cmp	r2, r3
 8008dd6:	d106      	bne.n	8008de6 <HAL_ADCEx_InjectedConfigChannel+0x61a>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	2200      	movs	r2, #0
 8008dde:	2103      	movs	r1, #3
 8008de0:	4618      	mov	r0, r3
 8008de2:	f7ff fc05 	bl	80085f0 <LL_ADC_SetOffsetState>
  }

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	4618      	mov	r0, r3
 8008dec:	f7ff fcb4 	bl	8008758 <LL_ADC_IsEnabled>
 8008df0:	4603      	mov	r3, r0
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	f040 813d 	bne.w	8009072 <HAL_ADCEx_InjectedConfigChannel+0x8a6>
  {
    /* Set mode single-ended or differential input of the selected ADC channel */
    LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfigInjected->InjectedChannel, pConfigInjected->InjectedSingleDiff);
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	6818      	ldr	r0, [r3, #0]
 8008dfc:	683b      	ldr	r3, [r7, #0]
 8008dfe:	6819      	ldr	r1, [r3, #0]
 8008e00:	683b      	ldr	r3, [r7, #0]
 8008e02:	68db      	ldr	r3, [r3, #12]
 8008e04:	461a      	mov	r2, r3
 8008e06:	f7ff fc83 	bl	8008710 <LL_ADC_SetChannelSingleDiff>

    /* Configuration of differential mode */
    /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
    if (pConfigInjected->InjectedSingleDiff == ADC_DIFFERENTIAL_ENDED)
 8008e0a:	683b      	ldr	r3, [r7, #0]
 8008e0c:	68db      	ldr	r3, [r3, #12]
 8008e0e:	4aa2      	ldr	r2, [pc, #648]	@ (8009098 <HAL_ADCEx_InjectedConfigChannel+0x8cc>)
 8008e10:	4293      	cmp	r3, r2
 8008e12:	f040 812e 	bne.w	8009072 <HAL_ADCEx_InjectedConfigChannel+0x8a6>
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	6818      	ldr	r0, [r3, #0]
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8008e1a:	683b      	ldr	r3, [r7, #0]
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	d10b      	bne.n	8008e3e <HAL_ADCEx_InjectedConfigChannel+0x672>
 8008e26:	683b      	ldr	r3, [r7, #0]
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	0e9b      	lsrs	r3, r3, #26
 8008e2c:	3301      	adds	r3, #1
 8008e2e:	f003 031f 	and.w	r3, r3, #31
 8008e32:	2b09      	cmp	r3, #9
 8008e34:	bf94      	ite	ls
 8008e36:	2301      	movls	r3, #1
 8008e38:	2300      	movhi	r3, #0
 8008e3a:	b2db      	uxtb	r3, r3
 8008e3c:	e019      	b.n	8008e72 <HAL_ADCEx_InjectedConfigChannel+0x6a6>
 8008e3e:	683b      	ldr	r3, [r7, #0]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008e44:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008e46:	fa93 f3a3 	rbit	r3, r3
 8008e4a:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8008e4c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008e4e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8008e50:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d101      	bne.n	8008e5a <HAL_ADCEx_InjectedConfigChannel+0x68e>
    return 32U;
 8008e56:	2320      	movs	r3, #32
 8008e58:	e003      	b.n	8008e62 <HAL_ADCEx_InjectedConfigChannel+0x696>
  return __builtin_clz(value);
 8008e5a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008e5c:	fab3 f383 	clz	r3, r3
 8008e60:	b2db      	uxtb	r3, r3
 8008e62:	3301      	adds	r3, #1
 8008e64:	f003 031f 	and.w	r3, r3, #31
 8008e68:	2b09      	cmp	r3, #9
 8008e6a:	bf94      	ite	ls
 8008e6c:	2301      	movls	r3, #1
 8008e6e:	2300      	movhi	r3, #0
 8008e70:	b2db      	uxtb	r3, r3
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d079      	beq.n	8008f6a <HAL_ADCEx_InjectedConfigChannel+0x79e>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8008e76:	683b      	ldr	r3, [r7, #0]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	d107      	bne.n	8008e92 <HAL_ADCEx_InjectedConfigChannel+0x6c6>
 8008e82:	683b      	ldr	r3, [r7, #0]
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	0e9b      	lsrs	r3, r3, #26
 8008e88:	3301      	adds	r3, #1
 8008e8a:	069b      	lsls	r3, r3, #26
 8008e8c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8008e90:	e015      	b.n	8008ebe <HAL_ADCEx_InjectedConfigChannel+0x6f2>
 8008e92:	683b      	ldr	r3, [r7, #0]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008e98:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008e9a:	fa93 f3a3 	rbit	r3, r3
 8008e9e:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8008ea0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008ea2:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8008ea4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d101      	bne.n	8008eae <HAL_ADCEx_InjectedConfigChannel+0x6e2>
    return 32U;
 8008eaa:	2320      	movs	r3, #32
 8008eac:	e003      	b.n	8008eb6 <HAL_ADCEx_InjectedConfigChannel+0x6ea>
  return __builtin_clz(value);
 8008eae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008eb0:	fab3 f383 	clz	r3, r3
 8008eb4:	b2db      	uxtb	r3, r3
 8008eb6:	3301      	adds	r3, #1
 8008eb8:	069b      	lsls	r3, r3, #26
 8008eba:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8008ebe:	683b      	ldr	r3, [r7, #0]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d109      	bne.n	8008ede <HAL_ADCEx_InjectedConfigChannel+0x712>
 8008eca:	683b      	ldr	r3, [r7, #0]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	0e9b      	lsrs	r3, r3, #26
 8008ed0:	3301      	adds	r3, #1
 8008ed2:	f003 031f 	and.w	r3, r3, #31
 8008ed6:	2101      	movs	r1, #1
 8008ed8:	fa01 f303 	lsl.w	r3, r1, r3
 8008edc:	e017      	b.n	8008f0e <HAL_ADCEx_InjectedConfigChannel+0x742>
 8008ede:	683b      	ldr	r3, [r7, #0]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008ee4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008ee6:	fa93 f3a3 	rbit	r3, r3
 8008eea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8008eec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008eee:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8008ef0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d101      	bne.n	8008efa <HAL_ADCEx_InjectedConfigChannel+0x72e>
    return 32U;
 8008ef6:	2320      	movs	r3, #32
 8008ef8:	e003      	b.n	8008f02 <HAL_ADCEx_InjectedConfigChannel+0x736>
  return __builtin_clz(value);
 8008efa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008efc:	fab3 f383 	clz	r3, r3
 8008f00:	b2db      	uxtb	r3, r3
 8008f02:	3301      	adds	r3, #1
 8008f04:	f003 031f 	and.w	r3, r3, #31
 8008f08:	2101      	movs	r1, #1
 8008f0a:	fa01 f303 	lsl.w	r3, r1, r3
 8008f0e:	ea42 0103 	orr.w	r1, r2, r3
 8008f12:	683b      	ldr	r3, [r7, #0]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d10a      	bne.n	8008f34 <HAL_ADCEx_InjectedConfigChannel+0x768>
 8008f1e:	683b      	ldr	r3, [r7, #0]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	0e9b      	lsrs	r3, r3, #26
 8008f24:	3301      	adds	r3, #1
 8008f26:	f003 021f 	and.w	r2, r3, #31
 8008f2a:	4613      	mov	r3, r2
 8008f2c:	005b      	lsls	r3, r3, #1
 8008f2e:	4413      	add	r3, r2
 8008f30:	051b      	lsls	r3, r3, #20
 8008f32:	e018      	b.n	8008f66 <HAL_ADCEx_InjectedConfigChannel+0x79a>
 8008f34:	683b      	ldr	r3, [r7, #0]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008f3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f3c:	fa93 f3a3 	rbit	r3, r3
 8008f40:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8008f42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f44:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8008f46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d101      	bne.n	8008f50 <HAL_ADCEx_InjectedConfigChannel+0x784>
    return 32U;
 8008f4c:	2320      	movs	r3, #32
 8008f4e:	e003      	b.n	8008f58 <HAL_ADCEx_InjectedConfigChannel+0x78c>
  return __builtin_clz(value);
 8008f50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f52:	fab3 f383 	clz	r3, r3
 8008f56:	b2db      	uxtb	r3, r3
 8008f58:	3301      	adds	r3, #1
 8008f5a:	f003 021f 	and.w	r2, r3, #31
 8008f5e:	4613      	mov	r3, r2
 8008f60:	005b      	lsls	r3, r3, #1
 8008f62:	4413      	add	r3, r2
 8008f64:	051b      	lsls	r3, r3, #20
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008f66:	430b      	orrs	r3, r1
 8008f68:	e07e      	b.n	8009068 <HAL_ADCEx_InjectedConfigChannel+0x89c>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8008f6a:	683b      	ldr	r3, [r7, #0]
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d107      	bne.n	8008f86 <HAL_ADCEx_InjectedConfigChannel+0x7ba>
 8008f76:	683b      	ldr	r3, [r7, #0]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	0e9b      	lsrs	r3, r3, #26
 8008f7c:	3301      	adds	r3, #1
 8008f7e:	069b      	lsls	r3, r3, #26
 8008f80:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8008f84:	e015      	b.n	8008fb2 <HAL_ADCEx_InjectedConfigChannel+0x7e6>
 8008f86:	683b      	ldr	r3, [r7, #0]
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008f8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f8e:	fa93 f3a3 	rbit	r3, r3
 8008f92:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8008f94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f96:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8008f98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	d101      	bne.n	8008fa2 <HAL_ADCEx_InjectedConfigChannel+0x7d6>
    return 32U;
 8008f9e:	2320      	movs	r3, #32
 8008fa0:	e003      	b.n	8008faa <HAL_ADCEx_InjectedConfigChannel+0x7de>
  return __builtin_clz(value);
 8008fa2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008fa4:	fab3 f383 	clz	r3, r3
 8008fa8:	b2db      	uxtb	r3, r3
 8008faa:	3301      	adds	r3, #1
 8008fac:	069b      	lsls	r3, r3, #26
 8008fae:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8008fb2:	683b      	ldr	r3, [r7, #0]
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d109      	bne.n	8008fd2 <HAL_ADCEx_InjectedConfigChannel+0x806>
 8008fbe:	683b      	ldr	r3, [r7, #0]
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	0e9b      	lsrs	r3, r3, #26
 8008fc4:	3301      	adds	r3, #1
 8008fc6:	f003 031f 	and.w	r3, r3, #31
 8008fca:	2101      	movs	r1, #1
 8008fcc:	fa01 f303 	lsl.w	r3, r1, r3
 8008fd0:	e017      	b.n	8009002 <HAL_ADCEx_InjectedConfigChannel+0x836>
 8008fd2:	683b      	ldr	r3, [r7, #0]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008fd8:	69fb      	ldr	r3, [r7, #28]
 8008fda:	fa93 f3a3 	rbit	r3, r3
 8008fde:	61bb      	str	r3, [r7, #24]
  return result;
 8008fe0:	69bb      	ldr	r3, [r7, #24]
 8008fe2:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8008fe4:	6a3b      	ldr	r3, [r7, #32]
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d101      	bne.n	8008fee <HAL_ADCEx_InjectedConfigChannel+0x822>
    return 32U;
 8008fea:	2320      	movs	r3, #32
 8008fec:	e003      	b.n	8008ff6 <HAL_ADCEx_InjectedConfigChannel+0x82a>
  return __builtin_clz(value);
 8008fee:	6a3b      	ldr	r3, [r7, #32]
 8008ff0:	fab3 f383 	clz	r3, r3
 8008ff4:	b2db      	uxtb	r3, r3
 8008ff6:	3301      	adds	r3, #1
 8008ff8:	f003 031f 	and.w	r3, r3, #31
 8008ffc:	2101      	movs	r1, #1
 8008ffe:	fa01 f303 	lsl.w	r3, r1, r3
 8009002:	ea42 0103 	orr.w	r1, r2, r3
 8009006:	683b      	ldr	r3, [r7, #0]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800900e:	2b00      	cmp	r3, #0
 8009010:	d10d      	bne.n	800902e <HAL_ADCEx_InjectedConfigChannel+0x862>
 8009012:	683b      	ldr	r3, [r7, #0]
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	0e9b      	lsrs	r3, r3, #26
 8009018:	3301      	adds	r3, #1
 800901a:	f003 021f 	and.w	r2, r3, #31
 800901e:	4613      	mov	r3, r2
 8009020:	005b      	lsls	r3, r3, #1
 8009022:	4413      	add	r3, r2
 8009024:	3b1e      	subs	r3, #30
 8009026:	051b      	lsls	r3, r3, #20
 8009028:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800902c:	e01b      	b.n	8009066 <HAL_ADCEx_InjectedConfigChannel+0x89a>
 800902e:	683b      	ldr	r3, [r7, #0]
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009034:	693b      	ldr	r3, [r7, #16]
 8009036:	fa93 f3a3 	rbit	r3, r3
 800903a:	60fb      	str	r3, [r7, #12]
  return result;
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8009040:	697b      	ldr	r3, [r7, #20]
 8009042:	2b00      	cmp	r3, #0
 8009044:	d101      	bne.n	800904a <HAL_ADCEx_InjectedConfigChannel+0x87e>
    return 32U;
 8009046:	2320      	movs	r3, #32
 8009048:	e003      	b.n	8009052 <HAL_ADCEx_InjectedConfigChannel+0x886>
  return __builtin_clz(value);
 800904a:	697b      	ldr	r3, [r7, #20]
 800904c:	fab3 f383 	clz	r3, r3
 8009050:	b2db      	uxtb	r3, r3
 8009052:	3301      	adds	r3, #1
 8009054:	f003 021f 	and.w	r2, r3, #31
 8009058:	4613      	mov	r3, r2
 800905a:	005b      	lsls	r3, r3, #1
 800905c:	4413      	add	r3, r2
 800905e:	3b1e      	subs	r3, #30
 8009060:	051b      	lsls	r3, r3, #20
 8009062:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009066:	430b      	orrs	r3, r1
                                                 (__LL_ADC_CHANNEL_TO_DECIMAL_NB(
                                                    (uint32_t)pConfigInjected->InjectedChannel)
                                                  + 1UL) & 0x1FUL)),
                                    pConfigInjected->InjectedSamplingTime);
 8009068:	683a      	ldr	r2, [r7, #0]
 800906a:	6892      	ldr	r2, [r2, #8]
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800906c:	4619      	mov	r1, r3
 800906e:	f7ff fb23 	bl	80086b8 <LL_ADC_SetChannelSamplingTime>
  /* internal measurement paths enable: If internal channel selected,       */
  /* enable dedicated internal buffers and path.                            */
  /* Note: these internal measurement paths can be disabled using           */
  /* HAL_ADC_DeInit().                                                      */

  if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfigInjected->InjectedChannel))
 8009072:	683b      	ldr	r3, [r7, #0]
 8009074:	681a      	ldr	r2, [r3, #0]
 8009076:	4b09      	ldr	r3, [pc, #36]	@ (800909c <HAL_ADCEx_InjectedConfigChannel+0x8d0>)
 8009078:	4013      	ands	r3, r2
 800907a:	2b00      	cmp	r3, #0
 800907c:	f000 80b2 	beq.w	80091e4 <HAL_ADCEx_InjectedConfigChannel+0xa18>
  {
    tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009088:	d004      	beq.n	8009094 <HAL_ADCEx_InjectedConfigChannel+0x8c8>
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	4a04      	ldr	r2, [pc, #16]	@ (80090a0 <HAL_ADCEx_InjectedConfigChannel+0x8d4>)
 8009090:	4293      	cmp	r3, r2
 8009092:	d109      	bne.n	80090a8 <HAL_ADCEx_InjectedConfigChannel+0x8dc>
 8009094:	4b03      	ldr	r3, [pc, #12]	@ (80090a4 <HAL_ADCEx_InjectedConfigChannel+0x8d8>)
 8009096:	e008      	b.n	80090aa <HAL_ADCEx_InjectedConfigChannel+0x8de>
 8009098:	407f0000 	.word	0x407f0000
 800909c:	80080000 	.word	0x80080000
 80090a0:	50000100 	.word	0x50000100
 80090a4:	50000300 	.word	0x50000300
 80090a8:	4b53      	ldr	r3, [pc, #332]	@ (80091f8 <HAL_ADCEx_InjectedConfigChannel+0xa2c>)
 80090aa:	4618      	mov	r0, r3
 80090ac:	f7ff fa57 	bl	800855e <LL_ADC_GetCommonPathInternalCh>
 80090b0:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (((pConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC1)
 80090b4:	683b      	ldr	r3, [r7, #0]
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	4a50      	ldr	r2, [pc, #320]	@ (80091fc <HAL_ADCEx_InjectedConfigChannel+0xa30>)
 80090ba:	4293      	cmp	r3, r2
 80090bc:	d004      	beq.n	80090c8 <HAL_ADCEx_InjectedConfigChannel+0x8fc>
         || (pConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80090be:	683b      	ldr	r3, [r7, #0]
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	4a4f      	ldr	r2, [pc, #316]	@ (8009200 <HAL_ADCEx_InjectedConfigChannel+0xa34>)
 80090c4:	4293      	cmp	r3, r2
 80090c6:	d139      	bne.n	800913c <HAL_ADCEx_InjectedConfigChannel+0x970>
        && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80090c8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80090cc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	d133      	bne.n	800913c <HAL_ADCEx_InjectedConfigChannel+0x970>
    {
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80090dc:	d004      	beq.n	80090e8 <HAL_ADCEx_InjectedConfigChannel+0x91c>
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	4a48      	ldr	r2, [pc, #288]	@ (8009204 <HAL_ADCEx_InjectedConfigChannel+0xa38>)
 80090e4:	4293      	cmp	r3, r2
 80090e6:	d17a      	bne.n	80091de <HAL_ADCEx_InjectedConfigChannel+0xa12>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80090f0:	d004      	beq.n	80090fc <HAL_ADCEx_InjectedConfigChannel+0x930>
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	4a44      	ldr	r2, [pc, #272]	@ (8009208 <HAL_ADCEx_InjectedConfigChannel+0xa3c>)
 80090f8:	4293      	cmp	r3, r2
 80090fa:	d101      	bne.n	8009100 <HAL_ADCEx_InjectedConfigChannel+0x934>
 80090fc:	4a43      	ldr	r2, [pc, #268]	@ (800920c <HAL_ADCEx_InjectedConfigChannel+0xa40>)
 80090fe:	e000      	b.n	8009102 <HAL_ADCEx_InjectedConfigChannel+0x936>
 8009100:	4a3d      	ldr	r2, [pc, #244]	@ (80091f8 <HAL_ADCEx_InjectedConfigChannel+0xa2c>)
 8009102:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8009106:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800910a:	4619      	mov	r1, r3
 800910c:	4610      	mov	r0, r2
 800910e:	f7ff fa13 	bl	8008538 <LL_ADC_SetCommonPathInternalCh>
        /* Wait loop initialization and execution */
        /* Note: Variable divided by 2 to compensate partially              */
        /*       CPU processing cycles, scaling in us split to not          */
        /*       exceed 32 bits register capacity and handle low frequency. */
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
                           * (((SystemCoreClock / (100000UL * 2UL)) + 1UL) + 1UL));
 8009112:	4b3f      	ldr	r3, [pc, #252]	@ (8009210 <HAL_ADCEx_InjectedConfigChannel+0xa44>)
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	099b      	lsrs	r3, r3, #6
 8009118:	4a3e      	ldr	r2, [pc, #248]	@ (8009214 <HAL_ADCEx_InjectedConfigChannel+0xa48>)
 800911a:	fba2 2303 	umull	r2, r3, r2, r3
 800911e:	099a      	lsrs	r2, r3, #6
 8009120:	4613      	mov	r3, r2
 8009122:	005b      	lsls	r3, r3, #1
 8009124:	4413      	add	r3, r2
 8009126:	009b      	lsls	r3, r3, #2
 8009128:	3318      	adds	r3, #24
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
 800912a:	60bb      	str	r3, [r7, #8]
        while (wait_loop_index != 0UL)
 800912c:	e002      	b.n	8009134 <HAL_ADCEx_InjectedConfigChannel+0x968>
        {
          wait_loop_index--;
 800912e:	68bb      	ldr	r3, [r7, #8]
 8009130:	3b01      	subs	r3, #1
 8009132:	60bb      	str	r3, [r7, #8]
        while (wait_loop_index != 0UL)
 8009134:	68bb      	ldr	r3, [r7, #8]
 8009136:	2b00      	cmp	r3, #0
 8009138:	d1f9      	bne.n	800912e <HAL_ADCEx_InjectedConfigChannel+0x962>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800913a:	e050      	b.n	80091de <HAL_ADCEx_InjectedConfigChannel+0xa12>
        }
      }
    }
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)
 800913c:	683b      	ldr	r3, [r7, #0]
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	4a35      	ldr	r2, [pc, #212]	@ (8009218 <HAL_ADCEx_InjectedConfigChannel+0xa4c>)
 8009142:	4293      	cmp	r3, r2
 8009144:	d125      	bne.n	8009192 <HAL_ADCEx_InjectedConfigChannel+0x9c6>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8009146:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800914a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800914e:	2b00      	cmp	r3, #0
 8009150:	d11f      	bne.n	8009192 <HAL_ADCEx_InjectedConfigChannel+0x9c6>
    {
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	4a2c      	ldr	r2, [pc, #176]	@ (8009208 <HAL_ADCEx_InjectedConfigChannel+0xa3c>)
 8009158:	4293      	cmp	r3, r2
 800915a:	d104      	bne.n	8009166 <HAL_ADCEx_InjectedConfigChannel+0x99a>
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	4a2e      	ldr	r2, [pc, #184]	@ (800921c <HAL_ADCEx_InjectedConfigChannel+0xa50>)
 8009162:	4293      	cmp	r3, r2
 8009164:	d03d      	beq.n	80091e2 <HAL_ADCEx_InjectedConfigChannel+0xa16>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800916e:	d004      	beq.n	800917a <HAL_ADCEx_InjectedConfigChannel+0x9ae>
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	4a24      	ldr	r2, [pc, #144]	@ (8009208 <HAL_ADCEx_InjectedConfigChannel+0xa3c>)
 8009176:	4293      	cmp	r3, r2
 8009178:	d101      	bne.n	800917e <HAL_ADCEx_InjectedConfigChannel+0x9b2>
 800917a:	4a24      	ldr	r2, [pc, #144]	@ (800920c <HAL_ADCEx_InjectedConfigChannel+0xa40>)
 800917c:	e000      	b.n	8009180 <HAL_ADCEx_InjectedConfigChannel+0x9b4>
 800917e:	4a1e      	ldr	r2, [pc, #120]	@ (80091f8 <HAL_ADCEx_InjectedConfigChannel+0xa2c>)
 8009180:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8009184:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009188:	4619      	mov	r1, r3
 800918a:	4610      	mov	r0, r2
 800918c:	f7ff f9d4 	bl	8008538 <LL_ADC_SetCommonPathInternalCh>
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8009190:	e027      	b.n	80091e2 <HAL_ADCEx_InjectedConfigChannel+0xa16>
                                       LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
      }
    }
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 8009192:	683b      	ldr	r3, [r7, #0]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	4a22      	ldr	r2, [pc, #136]	@ (8009220 <HAL_ADCEx_InjectedConfigChannel+0xa54>)
 8009198:	4293      	cmp	r3, r2
 800919a:	d123      	bne.n	80091e4 <HAL_ADCEx_InjectedConfigChannel+0xa18>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800919c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80091a0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	d11d      	bne.n	80091e4 <HAL_ADCEx_InjectedConfigChannel+0xa18>
    {
      if (ADC_VREFINT_INSTANCE(hadc))
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	4a16      	ldr	r2, [pc, #88]	@ (8009208 <HAL_ADCEx_InjectedConfigChannel+0xa3c>)
 80091ae:	4293      	cmp	r3, r2
 80091b0:	d018      	beq.n	80091e4 <HAL_ADCEx_InjectedConfigChannel+0xa18>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80091ba:	d004      	beq.n	80091c6 <HAL_ADCEx_InjectedConfigChannel+0x9fa>
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	4a11      	ldr	r2, [pc, #68]	@ (8009208 <HAL_ADCEx_InjectedConfigChannel+0xa3c>)
 80091c2:	4293      	cmp	r3, r2
 80091c4:	d101      	bne.n	80091ca <HAL_ADCEx_InjectedConfigChannel+0x9fe>
 80091c6:	4a11      	ldr	r2, [pc, #68]	@ (800920c <HAL_ADCEx_InjectedConfigChannel+0xa40>)
 80091c8:	e000      	b.n	80091cc <HAL_ADCEx_InjectedConfigChannel+0xa00>
 80091ca:	4a0b      	ldr	r2, [pc, #44]	@ (80091f8 <HAL_ADCEx_InjectedConfigChannel+0xa2c>)
 80091cc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80091d0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80091d4:	4619      	mov	r1, r3
 80091d6:	4610      	mov	r0, r2
 80091d8:	f7ff f9ae 	bl	8008538 <LL_ADC_SetCommonPathInternalCh>
 80091dc:	e002      	b.n	80091e4 <HAL_ADCEx_InjectedConfigChannel+0xa18>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80091de:	bf00      	nop
 80091e0:	e000      	b.n	80091e4 <HAL_ADCEx_InjectedConfigChannel+0xa18>
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80091e2:	bf00      	nop
      /* nothing to do */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	2200      	movs	r2, #0
 80091e8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80091ec:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80091f0:	4618      	mov	r0, r3
 80091f2:	37d8      	adds	r7, #216	@ 0xd8
 80091f4:	46bd      	mov	sp, r7
 80091f6:	bd80      	pop	{r7, pc}
 80091f8:	50000700 	.word	0x50000700
 80091fc:	c3210000 	.word	0xc3210000
 8009200:	90c00010 	.word	0x90c00010
 8009204:	50000600 	.word	0x50000600
 8009208:	50000100 	.word	0x50000100
 800920c:	50000300 	.word	0x50000300
 8009210:	2000001c 	.word	0x2000001c
 8009214:	053e2d63 	.word	0x053e2d63
 8009218:	c7520000 	.word	0xc7520000
 800921c:	50000500 	.word	0x50000500
 8009220:	cb840000 	.word	0xcb840000

08009224 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8009224:	b590      	push	{r4, r7, lr}
 8009226:	b0a1      	sub	sp, #132	@ 0x84
 8009228:	af00      	add	r7, sp, #0
 800922a:	6078      	str	r0, [r7, #4]
 800922c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800922e:	2300      	movs	r3, #0
 8009230:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800923a:	2b01      	cmp	r3, #1
 800923c:	d101      	bne.n	8009242 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800923e:	2302      	movs	r3, #2
 8009240:	e0e7      	b.n	8009412 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	2201      	movs	r2, #1
 8009246:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800924a:	2300      	movs	r3, #0
 800924c:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800924e:	2300      	movs	r3, #0
 8009250:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800925a:	d102      	bne.n	8009262 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800925c:	4b6f      	ldr	r3, [pc, #444]	@ (800941c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800925e:	60bb      	str	r3, [r7, #8]
 8009260:	e009      	b.n	8009276 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	4a6e      	ldr	r2, [pc, #440]	@ (8009420 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8009268:	4293      	cmp	r3, r2
 800926a:	d102      	bne.n	8009272 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 800926c:	4b6d      	ldr	r3, [pc, #436]	@ (8009424 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800926e:	60bb      	str	r3, [r7, #8]
 8009270:	e001      	b.n	8009276 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8009272:	2300      	movs	r3, #0
 8009274:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8009276:	68bb      	ldr	r3, [r7, #8]
 8009278:	2b00      	cmp	r3, #0
 800927a:	d10b      	bne.n	8009294 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009280:	f043 0220 	orr.w	r2, r3, #32
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	2200      	movs	r2, #0
 800928c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8009290:	2301      	movs	r3, #1
 8009292:	e0be      	b.n	8009412 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8009294:	68bb      	ldr	r3, [r7, #8]
 8009296:	4618      	mov	r0, r3
 8009298:	f7ff fa71 	bl	800877e <LL_ADC_REG_IsConversionOngoing>
 800929c:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	4618      	mov	r0, r3
 80092a4:	f7ff fa6b 	bl	800877e <LL_ADC_REG_IsConversionOngoing>
 80092a8:	4603      	mov	r3, r0
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	f040 80a0 	bne.w	80093f0 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80092b0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	f040 809c 	bne.w	80093f0 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80092c0:	d004      	beq.n	80092cc <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	4a55      	ldr	r2, [pc, #340]	@ (800941c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80092c8:	4293      	cmp	r3, r2
 80092ca:	d101      	bne.n	80092d0 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80092cc:	4b56      	ldr	r3, [pc, #344]	@ (8009428 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 80092ce:	e000      	b.n	80092d2 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80092d0:	4b56      	ldr	r3, [pc, #344]	@ (800942c <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 80092d2:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80092d4:	683b      	ldr	r3, [r7, #0]
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	2b00      	cmp	r3, #0
 80092da:	d04b      	beq.n	8009374 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80092dc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80092de:	689b      	ldr	r3, [r3, #8]
 80092e0:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80092e4:	683b      	ldr	r3, [r7, #0]
 80092e6:	6859      	ldr	r1, [r3, #4]
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80092ee:	035b      	lsls	r3, r3, #13
 80092f0:	430b      	orrs	r3, r1
 80092f2:	431a      	orrs	r2, r3
 80092f4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80092f6:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009300:	d004      	beq.n	800930c <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	4a45      	ldr	r2, [pc, #276]	@ (800941c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8009308:	4293      	cmp	r3, r2
 800930a:	d10f      	bne.n	800932c <HAL_ADCEx_MultiModeConfigChannel+0x108>
 800930c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8009310:	f7ff fa22 	bl	8008758 <LL_ADC_IsEnabled>
 8009314:	4604      	mov	r4, r0
 8009316:	4841      	ldr	r0, [pc, #260]	@ (800941c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8009318:	f7ff fa1e 	bl	8008758 <LL_ADC_IsEnabled>
 800931c:	4603      	mov	r3, r0
 800931e:	4323      	orrs	r3, r4
 8009320:	2b00      	cmp	r3, #0
 8009322:	bf0c      	ite	eq
 8009324:	2301      	moveq	r3, #1
 8009326:	2300      	movne	r3, #0
 8009328:	b2db      	uxtb	r3, r3
 800932a:	e012      	b.n	8009352 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 800932c:	483c      	ldr	r0, [pc, #240]	@ (8009420 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800932e:	f7ff fa13 	bl	8008758 <LL_ADC_IsEnabled>
 8009332:	4604      	mov	r4, r0
 8009334:	483b      	ldr	r0, [pc, #236]	@ (8009424 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8009336:	f7ff fa0f 	bl	8008758 <LL_ADC_IsEnabled>
 800933a:	4603      	mov	r3, r0
 800933c:	431c      	orrs	r4, r3
 800933e:	483c      	ldr	r0, [pc, #240]	@ (8009430 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8009340:	f7ff fa0a 	bl	8008758 <LL_ADC_IsEnabled>
 8009344:	4603      	mov	r3, r0
 8009346:	4323      	orrs	r3, r4
 8009348:	2b00      	cmp	r3, #0
 800934a:	bf0c      	ite	eq
 800934c:	2301      	moveq	r3, #1
 800934e:	2300      	movne	r3, #0
 8009350:	b2db      	uxtb	r3, r3
 8009352:	2b00      	cmp	r3, #0
 8009354:	d056      	beq.n	8009404 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8009356:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009358:	689b      	ldr	r3, [r3, #8]
 800935a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800935e:	f023 030f 	bic.w	r3, r3, #15
 8009362:	683a      	ldr	r2, [r7, #0]
 8009364:	6811      	ldr	r1, [r2, #0]
 8009366:	683a      	ldr	r2, [r7, #0]
 8009368:	6892      	ldr	r2, [r2, #8]
 800936a:	430a      	orrs	r2, r1
 800936c:	431a      	orrs	r2, r3
 800936e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009370:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8009372:	e047      	b.n	8009404 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8009374:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009376:	689b      	ldr	r3, [r3, #8]
 8009378:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800937c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800937e:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009388:	d004      	beq.n	8009394 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	4a23      	ldr	r2, [pc, #140]	@ (800941c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8009390:	4293      	cmp	r3, r2
 8009392:	d10f      	bne.n	80093b4 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8009394:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8009398:	f7ff f9de 	bl	8008758 <LL_ADC_IsEnabled>
 800939c:	4604      	mov	r4, r0
 800939e:	481f      	ldr	r0, [pc, #124]	@ (800941c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80093a0:	f7ff f9da 	bl	8008758 <LL_ADC_IsEnabled>
 80093a4:	4603      	mov	r3, r0
 80093a6:	4323      	orrs	r3, r4
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	bf0c      	ite	eq
 80093ac:	2301      	moveq	r3, #1
 80093ae:	2300      	movne	r3, #0
 80093b0:	b2db      	uxtb	r3, r3
 80093b2:	e012      	b.n	80093da <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 80093b4:	481a      	ldr	r0, [pc, #104]	@ (8009420 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80093b6:	f7ff f9cf 	bl	8008758 <LL_ADC_IsEnabled>
 80093ba:	4604      	mov	r4, r0
 80093bc:	4819      	ldr	r0, [pc, #100]	@ (8009424 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80093be:	f7ff f9cb 	bl	8008758 <LL_ADC_IsEnabled>
 80093c2:	4603      	mov	r3, r0
 80093c4:	431c      	orrs	r4, r3
 80093c6:	481a      	ldr	r0, [pc, #104]	@ (8009430 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80093c8:	f7ff f9c6 	bl	8008758 <LL_ADC_IsEnabled>
 80093cc:	4603      	mov	r3, r0
 80093ce:	4323      	orrs	r3, r4
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	bf0c      	ite	eq
 80093d4:	2301      	moveq	r3, #1
 80093d6:	2300      	movne	r3, #0
 80093d8:	b2db      	uxtb	r3, r3
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d012      	beq.n	8009404 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80093de:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80093e0:	689b      	ldr	r3, [r3, #8]
 80093e2:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80093e6:	f023 030f 	bic.w	r3, r3, #15
 80093ea:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80093ec:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80093ee:	e009      	b.n	8009404 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80093f4:	f043 0220 	orr.w	r2, r3, #32
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80093fc:	2301      	movs	r3, #1
 80093fe:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8009402:	e000      	b.n	8009406 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8009404:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	2200      	movs	r2, #0
 800940a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800940e:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8009412:	4618      	mov	r0, r3
 8009414:	3784      	adds	r7, #132	@ 0x84
 8009416:	46bd      	mov	sp, r7
 8009418:	bd90      	pop	{r4, r7, pc}
 800941a:	bf00      	nop
 800941c:	50000100 	.word	0x50000100
 8009420:	50000400 	.word	0x50000400
 8009424:	50000500 	.word	0x50000500
 8009428:	50000300 	.word	0x50000300
 800942c:	50000700 	.word	0x50000700
 8009430:	50000600 	.word	0x50000600

08009434 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8009434:	b480      	push	{r7}
 8009436:	b085      	sub	sp, #20
 8009438:	af00      	add	r7, sp, #0
 800943a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	f003 0307 	and.w	r3, r3, #7
 8009442:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8009444:	4b0c      	ldr	r3, [pc, #48]	@ (8009478 <__NVIC_SetPriorityGrouping+0x44>)
 8009446:	68db      	ldr	r3, [r3, #12]
 8009448:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800944a:	68ba      	ldr	r2, [r7, #8]
 800944c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8009450:	4013      	ands	r3, r2
 8009452:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8009454:	68fb      	ldr	r3, [r7, #12]
 8009456:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8009458:	68bb      	ldr	r3, [r7, #8]
 800945a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800945c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8009460:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009464:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8009466:	4a04      	ldr	r2, [pc, #16]	@ (8009478 <__NVIC_SetPriorityGrouping+0x44>)
 8009468:	68bb      	ldr	r3, [r7, #8]
 800946a:	60d3      	str	r3, [r2, #12]
}
 800946c:	bf00      	nop
 800946e:	3714      	adds	r7, #20
 8009470:	46bd      	mov	sp, r7
 8009472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009476:	4770      	bx	lr
 8009478:	e000ed00 	.word	0xe000ed00

0800947c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800947c:	b480      	push	{r7}
 800947e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8009480:	4b04      	ldr	r3, [pc, #16]	@ (8009494 <__NVIC_GetPriorityGrouping+0x18>)
 8009482:	68db      	ldr	r3, [r3, #12]
 8009484:	0a1b      	lsrs	r3, r3, #8
 8009486:	f003 0307 	and.w	r3, r3, #7
}
 800948a:	4618      	mov	r0, r3
 800948c:	46bd      	mov	sp, r7
 800948e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009492:	4770      	bx	lr
 8009494:	e000ed00 	.word	0xe000ed00

08009498 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8009498:	b480      	push	{r7}
 800949a:	b083      	sub	sp, #12
 800949c:	af00      	add	r7, sp, #0
 800949e:	4603      	mov	r3, r0
 80094a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80094a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	db0b      	blt.n	80094c2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80094aa:	79fb      	ldrb	r3, [r7, #7]
 80094ac:	f003 021f 	and.w	r2, r3, #31
 80094b0:	4907      	ldr	r1, [pc, #28]	@ (80094d0 <__NVIC_EnableIRQ+0x38>)
 80094b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80094b6:	095b      	lsrs	r3, r3, #5
 80094b8:	2001      	movs	r0, #1
 80094ba:	fa00 f202 	lsl.w	r2, r0, r2
 80094be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80094c2:	bf00      	nop
 80094c4:	370c      	adds	r7, #12
 80094c6:	46bd      	mov	sp, r7
 80094c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094cc:	4770      	bx	lr
 80094ce:	bf00      	nop
 80094d0:	e000e100 	.word	0xe000e100

080094d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80094d4:	b480      	push	{r7}
 80094d6:	b083      	sub	sp, #12
 80094d8:	af00      	add	r7, sp, #0
 80094da:	4603      	mov	r3, r0
 80094dc:	6039      	str	r1, [r7, #0]
 80094de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80094e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	db0a      	blt.n	80094fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80094e8:	683b      	ldr	r3, [r7, #0]
 80094ea:	b2da      	uxtb	r2, r3
 80094ec:	490c      	ldr	r1, [pc, #48]	@ (8009520 <__NVIC_SetPriority+0x4c>)
 80094ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80094f2:	0112      	lsls	r2, r2, #4
 80094f4:	b2d2      	uxtb	r2, r2
 80094f6:	440b      	add	r3, r1
 80094f8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80094fc:	e00a      	b.n	8009514 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80094fe:	683b      	ldr	r3, [r7, #0]
 8009500:	b2da      	uxtb	r2, r3
 8009502:	4908      	ldr	r1, [pc, #32]	@ (8009524 <__NVIC_SetPriority+0x50>)
 8009504:	79fb      	ldrb	r3, [r7, #7]
 8009506:	f003 030f 	and.w	r3, r3, #15
 800950a:	3b04      	subs	r3, #4
 800950c:	0112      	lsls	r2, r2, #4
 800950e:	b2d2      	uxtb	r2, r2
 8009510:	440b      	add	r3, r1
 8009512:	761a      	strb	r2, [r3, #24]
}
 8009514:	bf00      	nop
 8009516:	370c      	adds	r7, #12
 8009518:	46bd      	mov	sp, r7
 800951a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800951e:	4770      	bx	lr
 8009520:	e000e100 	.word	0xe000e100
 8009524:	e000ed00 	.word	0xe000ed00

08009528 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8009528:	b480      	push	{r7}
 800952a:	b089      	sub	sp, #36	@ 0x24
 800952c:	af00      	add	r7, sp, #0
 800952e:	60f8      	str	r0, [r7, #12]
 8009530:	60b9      	str	r1, [r7, #8]
 8009532:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	f003 0307 	and.w	r3, r3, #7
 800953a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800953c:	69fb      	ldr	r3, [r7, #28]
 800953e:	f1c3 0307 	rsb	r3, r3, #7
 8009542:	2b04      	cmp	r3, #4
 8009544:	bf28      	it	cs
 8009546:	2304      	movcs	r3, #4
 8009548:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800954a:	69fb      	ldr	r3, [r7, #28]
 800954c:	3304      	adds	r3, #4
 800954e:	2b06      	cmp	r3, #6
 8009550:	d902      	bls.n	8009558 <NVIC_EncodePriority+0x30>
 8009552:	69fb      	ldr	r3, [r7, #28]
 8009554:	3b03      	subs	r3, #3
 8009556:	e000      	b.n	800955a <NVIC_EncodePriority+0x32>
 8009558:	2300      	movs	r3, #0
 800955a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800955c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009560:	69bb      	ldr	r3, [r7, #24]
 8009562:	fa02 f303 	lsl.w	r3, r2, r3
 8009566:	43da      	mvns	r2, r3
 8009568:	68bb      	ldr	r3, [r7, #8]
 800956a:	401a      	ands	r2, r3
 800956c:	697b      	ldr	r3, [r7, #20]
 800956e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8009570:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8009574:	697b      	ldr	r3, [r7, #20]
 8009576:	fa01 f303 	lsl.w	r3, r1, r3
 800957a:	43d9      	mvns	r1, r3
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009580:	4313      	orrs	r3, r2
         );
}
 8009582:	4618      	mov	r0, r3
 8009584:	3724      	adds	r7, #36	@ 0x24
 8009586:	46bd      	mov	sp, r7
 8009588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800958c:	4770      	bx	lr
	...

08009590 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8009590:	b580      	push	{r7, lr}
 8009592:	b082      	sub	sp, #8
 8009594:	af00      	add	r7, sp, #0
 8009596:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	3b01      	subs	r3, #1
 800959c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80095a0:	d301      	bcc.n	80095a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80095a2:	2301      	movs	r3, #1
 80095a4:	e00f      	b.n	80095c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80095a6:	4a0a      	ldr	r2, [pc, #40]	@ (80095d0 <SysTick_Config+0x40>)
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	3b01      	subs	r3, #1
 80095ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80095ae:	210f      	movs	r1, #15
 80095b0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80095b4:	f7ff ff8e 	bl	80094d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80095b8:	4b05      	ldr	r3, [pc, #20]	@ (80095d0 <SysTick_Config+0x40>)
 80095ba:	2200      	movs	r2, #0
 80095bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80095be:	4b04      	ldr	r3, [pc, #16]	@ (80095d0 <SysTick_Config+0x40>)
 80095c0:	2207      	movs	r2, #7
 80095c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80095c4:	2300      	movs	r3, #0
}
 80095c6:	4618      	mov	r0, r3
 80095c8:	3708      	adds	r7, #8
 80095ca:	46bd      	mov	sp, r7
 80095cc:	bd80      	pop	{r7, pc}
 80095ce:	bf00      	nop
 80095d0:	e000e010 	.word	0xe000e010

080095d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80095d4:	b580      	push	{r7, lr}
 80095d6:	b082      	sub	sp, #8
 80095d8:	af00      	add	r7, sp, #0
 80095da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80095dc:	6878      	ldr	r0, [r7, #4]
 80095de:	f7ff ff29 	bl	8009434 <__NVIC_SetPriorityGrouping>
}
 80095e2:	bf00      	nop
 80095e4:	3708      	adds	r7, #8
 80095e6:	46bd      	mov	sp, r7
 80095e8:	bd80      	pop	{r7, pc}

080095ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80095ea:	b580      	push	{r7, lr}
 80095ec:	b086      	sub	sp, #24
 80095ee:	af00      	add	r7, sp, #0
 80095f0:	4603      	mov	r3, r0
 80095f2:	60b9      	str	r1, [r7, #8]
 80095f4:	607a      	str	r2, [r7, #4]
 80095f6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80095f8:	f7ff ff40 	bl	800947c <__NVIC_GetPriorityGrouping>
 80095fc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80095fe:	687a      	ldr	r2, [r7, #4]
 8009600:	68b9      	ldr	r1, [r7, #8]
 8009602:	6978      	ldr	r0, [r7, #20]
 8009604:	f7ff ff90 	bl	8009528 <NVIC_EncodePriority>
 8009608:	4602      	mov	r2, r0
 800960a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800960e:	4611      	mov	r1, r2
 8009610:	4618      	mov	r0, r3
 8009612:	f7ff ff5f 	bl	80094d4 <__NVIC_SetPriority>
}
 8009616:	bf00      	nop
 8009618:	3718      	adds	r7, #24
 800961a:	46bd      	mov	sp, r7
 800961c:	bd80      	pop	{r7, pc}

0800961e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800961e:	b580      	push	{r7, lr}
 8009620:	b082      	sub	sp, #8
 8009622:	af00      	add	r7, sp, #0
 8009624:	4603      	mov	r3, r0
 8009626:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8009628:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800962c:	4618      	mov	r0, r3
 800962e:	f7ff ff33 	bl	8009498 <__NVIC_EnableIRQ>
}
 8009632:	bf00      	nop
 8009634:	3708      	adds	r7, #8
 8009636:	46bd      	mov	sp, r7
 8009638:	bd80      	pop	{r7, pc}

0800963a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800963a:	b580      	push	{r7, lr}
 800963c:	b082      	sub	sp, #8
 800963e:	af00      	add	r7, sp, #0
 8009640:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8009642:	6878      	ldr	r0, [r7, #4]
 8009644:	f7ff ffa4 	bl	8009590 <SysTick_Config>
 8009648:	4603      	mov	r3, r0
}
 800964a:	4618      	mov	r0, r3
 800964c:	3708      	adds	r7, #8
 800964e:	46bd      	mov	sp, r7
 8009650:	bd80      	pop	{r7, pc}
	...

08009654 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8009654:	b580      	push	{r7, lr}
 8009656:	b084      	sub	sp, #16
 8009658:	af00      	add	r7, sp, #0
 800965a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	2b00      	cmp	r3, #0
 8009660:	d101      	bne.n	8009666 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8009662:	2301      	movs	r3, #1
 8009664:	e08d      	b.n	8009782 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	461a      	mov	r2, r3
 800966c:	4b47      	ldr	r3, [pc, #284]	@ (800978c <HAL_DMA_Init+0x138>)
 800966e:	429a      	cmp	r2, r3
 8009670:	d80f      	bhi.n	8009692 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	461a      	mov	r2, r3
 8009678:	4b45      	ldr	r3, [pc, #276]	@ (8009790 <HAL_DMA_Init+0x13c>)
 800967a:	4413      	add	r3, r2
 800967c:	4a45      	ldr	r2, [pc, #276]	@ (8009794 <HAL_DMA_Init+0x140>)
 800967e:	fba2 2303 	umull	r2, r3, r2, r3
 8009682:	091b      	lsrs	r3, r3, #4
 8009684:	009a      	lsls	r2, r3, #2
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	4a42      	ldr	r2, [pc, #264]	@ (8009798 <HAL_DMA_Init+0x144>)
 800968e:	641a      	str	r2, [r3, #64]	@ 0x40
 8009690:	e00e      	b.n	80096b0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	461a      	mov	r2, r3
 8009698:	4b40      	ldr	r3, [pc, #256]	@ (800979c <HAL_DMA_Init+0x148>)
 800969a:	4413      	add	r3, r2
 800969c:	4a3d      	ldr	r2, [pc, #244]	@ (8009794 <HAL_DMA_Init+0x140>)
 800969e:	fba2 2303 	umull	r2, r3, r2, r3
 80096a2:	091b      	lsrs	r3, r3, #4
 80096a4:	009a      	lsls	r2, r3, #2
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	4a3c      	ldr	r2, [pc, #240]	@ (80097a0 <HAL_DMA_Init+0x14c>)
 80096ae:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	2202      	movs	r2, #2
 80096b4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	681b      	ldr	r3, [r3, #0]
 80096be:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80096c0:	68fb      	ldr	r3, [r7, #12]
 80096c2:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80096c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80096ca:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80096d4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	691b      	ldr	r3, [r3, #16]
 80096da:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80096e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	699b      	ldr	r3, [r3, #24]
 80096e6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80096ec:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	6a1b      	ldr	r3, [r3, #32]
 80096f2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80096f4:	68fa      	ldr	r2, [r7, #12]
 80096f6:	4313      	orrs	r3, r2
 80096f8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	68fa      	ldr	r2, [r7, #12]
 8009700:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8009702:	6878      	ldr	r0, [r7, #4]
 8009704:	f000 f8fe 	bl	8009904 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	689b      	ldr	r3, [r3, #8]
 800970c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009710:	d102      	bne.n	8009718 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	2200      	movs	r2, #0
 8009716:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	685a      	ldr	r2, [r3, #4]
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009720:	b2d2      	uxtb	r2, r2
 8009722:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009728:	687a      	ldr	r2, [r7, #4]
 800972a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800972c:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	685b      	ldr	r3, [r3, #4]
 8009732:	2b00      	cmp	r3, #0
 8009734:	d010      	beq.n	8009758 <HAL_DMA_Init+0x104>
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	685b      	ldr	r3, [r3, #4]
 800973a:	2b04      	cmp	r3, #4
 800973c:	d80c      	bhi.n	8009758 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800973e:	6878      	ldr	r0, [r7, #4]
 8009740:	f000 f91e 	bl	8009980 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009748:	2200      	movs	r2, #0
 800974a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009750:	687a      	ldr	r2, [r7, #4]
 8009752:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8009754:	605a      	str	r2, [r3, #4]
 8009756:	e008      	b.n	800976a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	2200      	movs	r2, #0
 800975c:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	2200      	movs	r2, #0
 8009762:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	2200      	movs	r2, #0
 8009768:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	2200      	movs	r2, #0
 800976e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	2201      	movs	r2, #1
 8009774:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	2200      	movs	r2, #0
 800977c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8009780:	2300      	movs	r3, #0
}
 8009782:	4618      	mov	r0, r3
 8009784:	3710      	adds	r7, #16
 8009786:	46bd      	mov	sp, r7
 8009788:	bd80      	pop	{r7, pc}
 800978a:	bf00      	nop
 800978c:	40020407 	.word	0x40020407
 8009790:	bffdfff8 	.word	0xbffdfff8
 8009794:	cccccccd 	.word	0xcccccccd
 8009798:	40020000 	.word	0x40020000
 800979c:	bffdfbf8 	.word	0xbffdfbf8
 80097a0:	40020400 	.word	0x40020400

080097a4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80097a4:	b580      	push	{r7, lr}
 80097a6:	b084      	sub	sp, #16
 80097a8:	af00      	add	r7, sp, #0
 80097aa:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80097c0:	f003 031f 	and.w	r3, r3, #31
 80097c4:	2204      	movs	r2, #4
 80097c6:	409a      	lsls	r2, r3
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	4013      	ands	r3, r2
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d026      	beq.n	800981e <HAL_DMA_IRQHandler+0x7a>
 80097d0:	68bb      	ldr	r3, [r7, #8]
 80097d2:	f003 0304 	and.w	r3, r3, #4
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d021      	beq.n	800981e <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	f003 0320 	and.w	r3, r3, #32
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	d107      	bne.n	80097f8 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	681a      	ldr	r2, [r3, #0]
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	f022 0204 	bic.w	r2, r2, #4
 80097f6:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80097fc:	f003 021f 	and.w	r2, r3, #31
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009804:	2104      	movs	r1, #4
 8009806:	fa01 f202 	lsl.w	r2, r1, r2
 800980a:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009810:	2b00      	cmp	r3, #0
 8009812:	d071      	beq.n	80098f8 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009818:	6878      	ldr	r0, [r7, #4]
 800981a:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800981c:	e06c      	b.n	80098f8 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009822:	f003 031f 	and.w	r3, r3, #31
 8009826:	2202      	movs	r2, #2
 8009828:	409a      	lsls	r2, r3
 800982a:	68fb      	ldr	r3, [r7, #12]
 800982c:	4013      	ands	r3, r2
 800982e:	2b00      	cmp	r3, #0
 8009830:	d02e      	beq.n	8009890 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8009832:	68bb      	ldr	r3, [r7, #8]
 8009834:	f003 0302 	and.w	r3, r3, #2
 8009838:	2b00      	cmp	r3, #0
 800983a:	d029      	beq.n	8009890 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	f003 0320 	and.w	r3, r3, #32
 8009846:	2b00      	cmp	r3, #0
 8009848:	d10b      	bne.n	8009862 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	681a      	ldr	r2, [r3, #0]
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	f022 020a 	bic.w	r2, r2, #10
 8009858:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	2201      	movs	r2, #1
 800985e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009866:	f003 021f 	and.w	r2, r3, #31
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800986e:	2102      	movs	r1, #2
 8009870:	fa01 f202 	lsl.w	r2, r1, r2
 8009874:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	2200      	movs	r2, #0
 800987a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009882:	2b00      	cmp	r3, #0
 8009884:	d038      	beq.n	80098f8 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800988a:	6878      	ldr	r0, [r7, #4]
 800988c:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800988e:	e033      	b.n	80098f8 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009894:	f003 031f 	and.w	r3, r3, #31
 8009898:	2208      	movs	r2, #8
 800989a:	409a      	lsls	r2, r3
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	4013      	ands	r3, r2
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	d02a      	beq.n	80098fa <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80098a4:	68bb      	ldr	r3, [r7, #8]
 80098a6:	f003 0308 	and.w	r3, r3, #8
 80098aa:	2b00      	cmp	r3, #0
 80098ac:	d025      	beq.n	80098fa <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	681a      	ldr	r2, [r3, #0]
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	f022 020e 	bic.w	r2, r2, #14
 80098bc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80098c2:	f003 021f 	and.w	r2, r3, #31
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80098ca:	2101      	movs	r1, #1
 80098cc:	fa01 f202 	lsl.w	r2, r1, r2
 80098d0:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	2201      	movs	r2, #1
 80098d6:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	2201      	movs	r2, #1
 80098dc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	2200      	movs	r2, #0
 80098e4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80098ec:	2b00      	cmp	r3, #0
 80098ee:	d004      	beq.n	80098fa <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80098f4:	6878      	ldr	r0, [r7, #4]
 80098f6:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80098f8:	bf00      	nop
 80098fa:	bf00      	nop
}
 80098fc:	3710      	adds	r7, #16
 80098fe:	46bd      	mov	sp, r7
 8009900:	bd80      	pop	{r7, pc}
	...

08009904 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8009904:	b480      	push	{r7}
 8009906:	b087      	sub	sp, #28
 8009908:	af00      	add	r7, sp, #0
 800990a:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	461a      	mov	r2, r3
 8009912:	4b16      	ldr	r3, [pc, #88]	@ (800996c <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8009914:	429a      	cmp	r2, r3
 8009916:	d802      	bhi.n	800991e <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8009918:	4b15      	ldr	r3, [pc, #84]	@ (8009970 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800991a:	617b      	str	r3, [r7, #20]
 800991c:	e001      	b.n	8009922 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 800991e:	4b15      	ldr	r3, [pc, #84]	@ (8009974 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8009920:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8009922:	697b      	ldr	r3, [r7, #20]
 8009924:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	b2db      	uxtb	r3, r3
 800992c:	3b08      	subs	r3, #8
 800992e:	4a12      	ldr	r2, [pc, #72]	@ (8009978 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8009930:	fba2 2303 	umull	r2, r3, r2, r3
 8009934:	091b      	lsrs	r3, r3, #4
 8009936:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800993c:	089b      	lsrs	r3, r3, #2
 800993e:	009a      	lsls	r2, r3, #2
 8009940:	693b      	ldr	r3, [r7, #16]
 8009942:	4413      	add	r3, r2
 8009944:	461a      	mov	r2, r3
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	4a0b      	ldr	r2, [pc, #44]	@ (800997c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800994e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	f003 031f 	and.w	r3, r3, #31
 8009956:	2201      	movs	r2, #1
 8009958:	409a      	lsls	r2, r3
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800995e:	bf00      	nop
 8009960:	371c      	adds	r7, #28
 8009962:	46bd      	mov	sp, r7
 8009964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009968:	4770      	bx	lr
 800996a:	bf00      	nop
 800996c:	40020407 	.word	0x40020407
 8009970:	40020800 	.word	0x40020800
 8009974:	40020820 	.word	0x40020820
 8009978:	cccccccd 	.word	0xcccccccd
 800997c:	40020880 	.word	0x40020880

08009980 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8009980:	b480      	push	{r7}
 8009982:	b085      	sub	sp, #20
 8009984:	af00      	add	r7, sp, #0
 8009986:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	685b      	ldr	r3, [r3, #4]
 800998c:	b2db      	uxtb	r3, r3
 800998e:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8009990:	68fa      	ldr	r2, [r7, #12]
 8009992:	4b0b      	ldr	r3, [pc, #44]	@ (80099c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8009994:	4413      	add	r3, r2
 8009996:	009b      	lsls	r3, r3, #2
 8009998:	461a      	mov	r2, r3
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	4a08      	ldr	r2, [pc, #32]	@ (80099c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80099a2:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80099a4:	68fb      	ldr	r3, [r7, #12]
 80099a6:	3b01      	subs	r3, #1
 80099a8:	f003 031f 	and.w	r3, r3, #31
 80099ac:	2201      	movs	r2, #1
 80099ae:	409a      	lsls	r2, r3
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80099b4:	bf00      	nop
 80099b6:	3714      	adds	r7, #20
 80099b8:	46bd      	mov	sp, r7
 80099ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099be:	4770      	bx	lr
 80099c0:	1000823f 	.word	0x1000823f
 80099c4:	40020940 	.word	0x40020940

080099c8 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 80099c8:	b580      	push	{r7, lr}
 80099ca:	b084      	sub	sp, #16
 80099cc:	af00      	add	r7, sp, #0
 80099ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	d101      	bne.n	80099da <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 80099d6:	2301      	movs	r3, #1
 80099d8:	e147      	b.n	8009c6a <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80099e0:	b2db      	uxtb	r3, r3
 80099e2:	2b00      	cmp	r3, #0
 80099e4:	d106      	bne.n	80099f4 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	2200      	movs	r2, #0
 80099ea:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 80099ee:	6878      	ldr	r0, [r7, #4]
 80099f0:	f7fc fd58 	bl	80064a4 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	681b      	ldr	r3, [r3, #0]
 80099f8:	699a      	ldr	r2, [r3, #24]
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	f022 0210 	bic.w	r2, r2, #16
 8009a02:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8009a04:	f7fd fd98 	bl	8007538 <HAL_GetTick>
 8009a08:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8009a0a:	e012      	b.n	8009a32 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8009a0c:	f7fd fd94 	bl	8007538 <HAL_GetTick>
 8009a10:	4602      	mov	r2, r0
 8009a12:	68fb      	ldr	r3, [r7, #12]
 8009a14:	1ad3      	subs	r3, r2, r3
 8009a16:	2b0a      	cmp	r3, #10
 8009a18:	d90b      	bls.n	8009a32 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009a1e:	f043 0201 	orr.w	r2, r3, #1
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	2203      	movs	r2, #3
 8009a2a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8009a2e:	2301      	movs	r3, #1
 8009a30:	e11b      	b.n	8009c6a <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	699b      	ldr	r3, [r3, #24]
 8009a38:	f003 0308 	and.w	r3, r3, #8
 8009a3c:	2b08      	cmp	r3, #8
 8009a3e:	d0e5      	beq.n	8009a0c <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	699a      	ldr	r2, [r3, #24]
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	f042 0201 	orr.w	r2, r2, #1
 8009a4e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8009a50:	f7fd fd72 	bl	8007538 <HAL_GetTick>
 8009a54:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8009a56:	e012      	b.n	8009a7e <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8009a58:	f7fd fd6e 	bl	8007538 <HAL_GetTick>
 8009a5c:	4602      	mov	r2, r0
 8009a5e:	68fb      	ldr	r3, [r7, #12]
 8009a60:	1ad3      	subs	r3, r2, r3
 8009a62:	2b0a      	cmp	r3, #10
 8009a64:	d90b      	bls.n	8009a7e <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009a6a:	f043 0201 	orr.w	r2, r3, #1
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	2203      	movs	r2, #3
 8009a76:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8009a7a:	2301      	movs	r3, #1
 8009a7c:	e0f5      	b.n	8009c6a <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	681b      	ldr	r3, [r3, #0]
 8009a82:	699b      	ldr	r3, [r3, #24]
 8009a84:	f003 0301 	and.w	r3, r3, #1
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	d0e5      	beq.n	8009a58 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	699a      	ldr	r2, [r3, #24]
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	f042 0202 	orr.w	r2, r2, #2
 8009a9a:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	4a74      	ldr	r2, [pc, #464]	@ (8009c74 <HAL_FDCAN_Init+0x2ac>)
 8009aa2:	4293      	cmp	r3, r2
 8009aa4:	d103      	bne.n	8009aae <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8009aa6:	4a74      	ldr	r2, [pc, #464]	@ (8009c78 <HAL_FDCAN_Init+0x2b0>)
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	685b      	ldr	r3, [r3, #4]
 8009aac:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	7c1b      	ldrb	r3, [r3, #16]
 8009ab2:	2b01      	cmp	r3, #1
 8009ab4:	d108      	bne.n	8009ac8 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	699a      	ldr	r2, [r3, #24]
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009ac4:	619a      	str	r2, [r3, #24]
 8009ac6:	e007      	b.n	8009ad8 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	699a      	ldr	r2, [r3, #24]
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009ad6:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	7c5b      	ldrb	r3, [r3, #17]
 8009adc:	2b01      	cmp	r3, #1
 8009ade:	d108      	bne.n	8009af2 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	699a      	ldr	r2, [r3, #24]
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009aee:	619a      	str	r2, [r3, #24]
 8009af0:	e007      	b.n	8009b02 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	699a      	ldr	r2, [r3, #24]
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8009b00:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	7c9b      	ldrb	r3, [r3, #18]
 8009b06:	2b01      	cmp	r3, #1
 8009b08:	d108      	bne.n	8009b1c <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	699a      	ldr	r2, [r3, #24]
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8009b18:	619a      	str	r2, [r3, #24]
 8009b1a:	e007      	b.n	8009b2c <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	699a      	ldr	r2, [r3, #24]
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8009b2a:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	699b      	ldr	r3, [r3, #24]
 8009b32:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	689a      	ldr	r2, [r3, #8]
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	430a      	orrs	r2, r1
 8009b40:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	681b      	ldr	r3, [r3, #0]
 8009b46:	699a      	ldr	r2, [r3, #24]
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8009b50:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	691a      	ldr	r2, [r3, #16]
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	f022 0210 	bic.w	r2, r2, #16
 8009b60:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	68db      	ldr	r3, [r3, #12]
 8009b66:	2b01      	cmp	r3, #1
 8009b68:	d108      	bne.n	8009b7c <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	699a      	ldr	r2, [r3, #24]
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	f042 0204 	orr.w	r2, r2, #4
 8009b78:	619a      	str	r2, [r3, #24]
 8009b7a:	e02c      	b.n	8009bd6 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	68db      	ldr	r3, [r3, #12]
 8009b80:	2b00      	cmp	r3, #0
 8009b82:	d028      	beq.n	8009bd6 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	68db      	ldr	r3, [r3, #12]
 8009b88:	2b02      	cmp	r3, #2
 8009b8a:	d01c      	beq.n	8009bc6 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	699a      	ldr	r2, [r3, #24]
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8009b9a:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	691a      	ldr	r2, [r3, #16]
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	f042 0210 	orr.w	r2, r2, #16
 8009baa:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	68db      	ldr	r3, [r3, #12]
 8009bb0:	2b03      	cmp	r3, #3
 8009bb2:	d110      	bne.n	8009bd6 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	681b      	ldr	r3, [r3, #0]
 8009bb8:	699a      	ldr	r2, [r3, #24]
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	f042 0220 	orr.w	r2, r2, #32
 8009bc2:	619a      	str	r2, [r3, #24]
 8009bc4:	e007      	b.n	8009bd6 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	681b      	ldr	r3, [r3, #0]
 8009bca:	699a      	ldr	r2, [r3, #24]
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	f042 0220 	orr.w	r2, r2, #32
 8009bd4:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	699b      	ldr	r3, [r3, #24]
 8009bda:	3b01      	subs	r3, #1
 8009bdc:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	69db      	ldr	r3, [r3, #28]
 8009be2:	3b01      	subs	r3, #1
 8009be4:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8009be6:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	6a1b      	ldr	r3, [r3, #32]
 8009bec:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8009bee:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	695b      	ldr	r3, [r3, #20]
 8009bf6:	3b01      	subs	r3, #1
 8009bf8:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8009bfe:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8009c00:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	689b      	ldr	r3, [r3, #8]
 8009c06:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009c0a:	d115      	bne.n	8009c38 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c10:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c16:	3b01      	subs	r3, #1
 8009c18:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8009c1a:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009c20:	3b01      	subs	r3, #1
 8009c22:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8009c24:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c2c:	3b01      	subs	r3, #1
 8009c2e:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8009c34:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8009c36:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	681b      	ldr	r3, [r3, #0]
 8009c48:	430a      	orrs	r2, r1
 8009c4a:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8009c4e:	6878      	ldr	r0, [r7, #4]
 8009c50:	f000 fc64 	bl	800a51c <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	2200      	movs	r2, #0
 8009c58:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	2200      	movs	r2, #0
 8009c5e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	2201      	movs	r2, #1
 8009c64:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 8009c68:	2300      	movs	r3, #0
}
 8009c6a:	4618      	mov	r0, r3
 8009c6c:	3710      	adds	r7, #16
 8009c6e:	46bd      	mov	sp, r7
 8009c70:	bd80      	pop	{r7, pc}
 8009c72:	bf00      	nop
 8009c74:	40006400 	.word	0x40006400
 8009c78:	40006500 	.word	0x40006500

08009c7c <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8009c7c:	b480      	push	{r7}
 8009c7e:	b087      	sub	sp, #28
 8009c80:	af00      	add	r7, sp, #0
 8009c82:	6078      	str	r0, [r7, #4]
 8009c84:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8009c8c:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8009c8e:	7dfb      	ldrb	r3, [r7, #23]
 8009c90:	2b01      	cmp	r3, #1
 8009c92:	d002      	beq.n	8009c9a <HAL_FDCAN_ConfigFilter+0x1e>
 8009c94:	7dfb      	ldrb	r3, [r7, #23]
 8009c96:	2b02      	cmp	r3, #2
 8009c98:	d13d      	bne.n	8009d16 <HAL_FDCAN_ConfigFilter+0x9a>
  {
    /* Check function parameters */
    assert_param(IS_FDCAN_ID_TYPE(sFilterConfig->IdType));
    assert_param(IS_FDCAN_FILTER_CFG(sFilterConfig->FilterConfig));

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8009c9a:	683b      	ldr	r3, [r7, #0]
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	d119      	bne.n	8009cd6 <HAL_FDCAN_ConfigFilter+0x5a>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x7FFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
      assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build filter element */
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8009ca2:	683b      	ldr	r3, [r7, #0]
 8009ca4:	689b      	ldr	r3, [r3, #8]
 8009ca6:	079a      	lsls	r2, r3, #30
                         (sFilterConfig->FilterConfig << 27U) |
 8009ca8:	683b      	ldr	r3, [r7, #0]
 8009caa:	68db      	ldr	r3, [r3, #12]
 8009cac:	06db      	lsls	r3, r3, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8009cae:	431a      	orrs	r2, r3
                         (sFilterConfig->FilterID1 << 16U)    |
 8009cb0:	683b      	ldr	r3, [r7, #0]
 8009cb2:	691b      	ldr	r3, [r3, #16]
 8009cb4:	041b      	lsls	r3, r3, #16
                         (sFilterConfig->FilterConfig << 27U) |
 8009cb6:	431a      	orrs	r2, r3
                         sFilterConfig->FilterID2);
 8009cb8:	683b      	ldr	r3, [r7, #0]
 8009cba:	695b      	ldr	r3, [r3, #20]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8009cbc:	4313      	orrs	r3, r2
 8009cbe:	613b      	str	r3, [r7, #16]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009cc4:	683b      	ldr	r3, [r7, #0]
 8009cc6:	685b      	ldr	r3, [r3, #4]
 8009cc8:	009b      	lsls	r3, r3, #2
 8009cca:	4413      	add	r3, r2
 8009ccc:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8009cce:	68bb      	ldr	r3, [r7, #8]
 8009cd0:	693a      	ldr	r2, [r7, #16]
 8009cd2:	601a      	str	r2, [r3, #0]
 8009cd4:	e01d      	b.n	8009d12 <HAL_FDCAN_ConfigFilter+0x96>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8009cd6:	683b      	ldr	r3, [r7, #0]
 8009cd8:	68db      	ldr	r3, [r3, #12]
 8009cda:	075a      	lsls	r2, r3, #29
 8009cdc:	683b      	ldr	r3, [r7, #0]
 8009cde:	691b      	ldr	r3, [r3, #16]
 8009ce0:	4313      	orrs	r3, r2
 8009ce2:	613b      	str	r3, [r7, #16]

      /* Build second word of filter element */
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8009ce4:	683b      	ldr	r3, [r7, #0]
 8009ce6:	689b      	ldr	r3, [r3, #8]
 8009ce8:	079a      	lsls	r2, r3, #30
 8009cea:	683b      	ldr	r3, [r7, #0]
 8009cec:	695b      	ldr	r3, [r3, #20]
 8009cee:	4313      	orrs	r3, r2
 8009cf0:	60fb      	str	r3, [r7, #12]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009cf6:	683b      	ldr	r3, [r7, #0]
 8009cf8:	685b      	ldr	r3, [r3, #4]
 8009cfa:	00db      	lsls	r3, r3, #3
 8009cfc:	4413      	add	r3, r2
 8009cfe:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8009d00:	68bb      	ldr	r3, [r7, #8]
 8009d02:	693a      	ldr	r2, [r7, #16]
 8009d04:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8009d06:	68bb      	ldr	r3, [r7, #8]
 8009d08:	3304      	adds	r3, #4
 8009d0a:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8009d0c:	68bb      	ldr	r3, [r7, #8]
 8009d0e:	68fa      	ldr	r2, [r7, #12]
 8009d10:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8009d12:	2300      	movs	r3, #0
 8009d14:	e006      	b.n	8009d24 <HAL_FDCAN_ConfigFilter+0xa8>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009d1a:	f043 0202 	orr.w	r2, r3, #2
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8009d22:	2301      	movs	r3, #1
  }
}
 8009d24:	4618      	mov	r0, r3
 8009d26:	371c      	adds	r7, #28
 8009d28:	46bd      	mov	sp, r7
 8009d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d2e:	4770      	bx	lr

08009d30 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8009d30:	b480      	push	{r7}
 8009d32:	b083      	sub	sp, #12
 8009d34:	af00      	add	r7, sp, #0
 8009d36:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8009d3e:	b2db      	uxtb	r3, r3
 8009d40:	2b01      	cmp	r3, #1
 8009d42:	d110      	bne.n	8009d66 <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	2202      	movs	r2, #2
 8009d48:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	699a      	ldr	r2, [r3, #24]
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	f022 0201 	bic.w	r2, r2, #1
 8009d5a:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	2200      	movs	r2, #0
 8009d60:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 8009d62:	2300      	movs	r3, #0
 8009d64:	e006      	b.n	8009d74 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009d6a:	f043 0204 	orr.w	r2, r3, #4
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8009d72:	2301      	movs	r3, #1
  }
}
 8009d74:	4618      	mov	r0, r3
 8009d76:	370c      	adds	r7, #12
 8009d78:	46bd      	mov	sp, r7
 8009d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d7e:	4770      	bx	lr

08009d80 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 8009d80:	b580      	push	{r7, lr}
 8009d82:	b086      	sub	sp, #24
 8009d84:	af00      	add	r7, sp, #0
 8009d86:	60f8      	str	r0, [r7, #12]
 8009d88:	60b9      	str	r1, [r7, #8]
 8009d8a:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8009d8c:	68fb      	ldr	r3, [r7, #12]
 8009d8e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8009d92:	b2db      	uxtb	r3, r3
 8009d94:	2b02      	cmp	r3, #2
 8009d96:	d12c      	bne.n	8009df2 <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8009d98:	68fb      	ldr	r3, [r7, #12]
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8009da0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	d007      	beq.n	8009db8 <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009dac:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8009db4:	2301      	movs	r3, #1
 8009db6:	e023      	b.n	8009e00 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	681b      	ldr	r3, [r3, #0]
 8009dbc:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8009dc0:	0c1b      	lsrs	r3, r3, #16
 8009dc2:	f003 0303 	and.w	r3, r3, #3
 8009dc6:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8009dc8:	697b      	ldr	r3, [r7, #20]
 8009dca:	687a      	ldr	r2, [r7, #4]
 8009dcc:	68b9      	ldr	r1, [r7, #8]
 8009dce:	68f8      	ldr	r0, [r7, #12]
 8009dd0:	f000 fc10 	bl	800a5f4 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	2101      	movs	r1, #1
 8009dda:	697a      	ldr	r2, [r7, #20]
 8009ddc:	fa01 f202 	lsl.w	r2, r1, r2
 8009de0:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8009de4:	2201      	movs	r2, #1
 8009de6:	697b      	ldr	r3, [r7, #20]
 8009de8:	409a      	lsls	r2, r3
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return HAL_OK;
 8009dee:	2300      	movs	r3, #0
 8009df0:	e006      	b.n	8009e00 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009df6:	f043 0208 	orr.w	r2, r3, #8
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8009dfe:	2301      	movs	r3, #1
  }
}
 8009e00:	4618      	mov	r0, r3
 8009e02:	3718      	adds	r7, #24
 8009e04:	46bd      	mov	sp, r7
 8009e06:	bd80      	pop	{r7, pc}

08009e08 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8009e08:	b480      	push	{r7}
 8009e0a:	b08b      	sub	sp, #44	@ 0x2c
 8009e0c:	af00      	add	r7, sp, #0
 8009e0e:	60f8      	str	r0, [r7, #12]
 8009e10:	60b9      	str	r1, [r7, #8]
 8009e12:	607a      	str	r2, [r7, #4]
 8009e14:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 8009e16:	2300      	movs	r3, #0
 8009e18:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8009e1a:	68fb      	ldr	r3, [r7, #12]
 8009e1c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8009e20:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 8009e22:	7efb      	ldrb	r3, [r7, #27]
 8009e24:	2b02      	cmp	r3, #2
 8009e26:	f040 80e8 	bne.w	8009ffa <HAL_FDCAN_GetRxMessage+0x1f2>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8009e2a:	68bb      	ldr	r3, [r7, #8]
 8009e2c:	2b40      	cmp	r3, #64	@ 0x40
 8009e2e:	d137      	bne.n	8009ea0 <HAL_FDCAN_GetRxMessage+0x98>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8009e30:	68fb      	ldr	r3, [r7, #12]
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009e38:	f003 030f 	and.w	r3, r3, #15
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	d107      	bne.n	8009e50 <HAL_FDCAN_GetRxMessage+0x48>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8009e40:	68fb      	ldr	r3, [r7, #12]
 8009e42:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009e44:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8009e48:	68fb      	ldr	r3, [r7, #12]
 8009e4a:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 8009e4c:	2301      	movs	r3, #1
 8009e4e:	e0db      	b.n	800a008 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 8009e50:	68fb      	ldr	r3, [r7, #12]
 8009e52:	681b      	ldr	r3, [r3, #0]
 8009e54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009e58:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009e5c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009e60:	d10a      	bne.n	8009e78 <HAL_FDCAN_GetRxMessage+0x70>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F0OM) >> FDCAN_RXGFC_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8009e62:	68fb      	ldr	r3, [r7, #12]
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009e6a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009e6e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009e72:	d101      	bne.n	8009e78 <HAL_FDCAN_GetRxMessage+0x70>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8009e74:	2301      	movs	r3, #1
 8009e76:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009e80:	0a1b      	lsrs	r3, r3, #8
 8009e82:	f003 0303 	and.w	r3, r3, #3
 8009e86:	69fa      	ldr	r2, [r7, #28]
 8009e88:	4413      	add	r3, r2
 8009e8a:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 8009e8c:	68fb      	ldr	r3, [r7, #12]
 8009e8e:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 8009e90:	69fa      	ldr	r2, [r7, #28]
 8009e92:	4613      	mov	r3, r2
 8009e94:	00db      	lsls	r3, r3, #3
 8009e96:	4413      	add	r3, r2
 8009e98:	00db      	lsls	r3, r3, #3
 8009e9a:	440b      	add	r3, r1
 8009e9c:	627b      	str	r3, [r7, #36]	@ 0x24
 8009e9e:	e036      	b.n	8009f0e <HAL_FDCAN_GetRxMessage+0x106>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8009ea0:	68fb      	ldr	r3, [r7, #12]
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009ea8:	f003 030f 	and.w	r3, r3, #15
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	d107      	bne.n	8009ec0 <HAL_FDCAN_GetRxMessage+0xb8>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8009eb0:	68fb      	ldr	r3, [r7, #12]
 8009eb2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009eb4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 8009ebc:	2301      	movs	r3, #1
 8009ebe:	e0a3      	b.n	800a008 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009ec8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009ecc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009ed0:	d10a      	bne.n	8009ee8 <HAL_FDCAN_GetRxMessage+0xe0>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F1OM) >> FDCAN_RXGFC_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8009ed2:	68fb      	ldr	r3, [r7, #12]
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009eda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009ede:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009ee2:	d101      	bne.n	8009ee8 <HAL_FDCAN_GetRxMessage+0xe0>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8009ee4:	2301      	movs	r3, #1
 8009ee6:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8009ee8:	68fb      	ldr	r3, [r7, #12]
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009ef0:	0a1b      	lsrs	r3, r3, #8
 8009ef2:	f003 0303 	and.w	r3, r3, #3
 8009ef6:	69fa      	ldr	r2, [r7, #28]
 8009ef8:	4413      	add	r3, r2
 8009efa:	61fb      	str	r3, [r7, #28]
        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8009f00:	69fa      	ldr	r2, [r7, #28]
 8009f02:	4613      	mov	r3, r2
 8009f04:	00db      	lsls	r3, r3, #3
 8009f06:	4413      	add	r3, r2
 8009f08:	00db      	lsls	r3, r3, #3
 8009f0a:	440b      	add	r3, r1
 8009f0c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8009f0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f10:	681b      	ldr	r3, [r3, #0]
 8009f12:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	685b      	ldr	r3, [r3, #4]
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d107      	bne.n	8009f32 <HAL_FDCAN_GetRxMessage+0x12a>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8009f22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	0c9b      	lsrs	r3, r3, #18
 8009f28:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	601a      	str	r2, [r3, #0]
 8009f30:	e005      	b.n	8009f3e <HAL_FDCAN_GetRxMessage+0x136>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8009f32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8009f3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8009f4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8009f56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f58:	3304      	adds	r3, #4
 8009f5a:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8009f5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f5e:	681b      	ldr	r3, [r3, #0]
 8009f60:	b29a      	uxth	r2, r3
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8009f66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f68:	681b      	ldr	r3, [r3, #0]
 8009f6a:	0c1b      	lsrs	r3, r3, #16
 8009f6c:	f003 020f 	and.w	r2, r3, #15
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8009f74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8009f80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8009f8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	0e1b      	lsrs	r3, r3, #24
 8009f92:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8009f9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	0fda      	lsrs	r2, r3, #31
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8009fa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fa6:	3304      	adds	r3, #4
 8009fa8:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8009faa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fac:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8009fae:	2300      	movs	r3, #0
 8009fb0:	623b      	str	r3, [r7, #32]
 8009fb2:	e00a      	b.n	8009fca <HAL_FDCAN_GetRxMessage+0x1c2>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8009fb4:	697a      	ldr	r2, [r7, #20]
 8009fb6:	6a3b      	ldr	r3, [r7, #32]
 8009fb8:	441a      	add	r2, r3
 8009fba:	6839      	ldr	r1, [r7, #0]
 8009fbc:	6a3b      	ldr	r3, [r7, #32]
 8009fbe:	440b      	add	r3, r1
 8009fc0:	7812      	ldrb	r2, [r2, #0]
 8009fc2:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8009fc4:	6a3b      	ldr	r3, [r7, #32]
 8009fc6:	3301      	adds	r3, #1
 8009fc8:	623b      	str	r3, [r7, #32]
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	68db      	ldr	r3, [r3, #12]
 8009fce:	4a11      	ldr	r2, [pc, #68]	@ (800a014 <HAL_FDCAN_GetRxMessage+0x20c>)
 8009fd0:	5cd3      	ldrb	r3, [r2, r3]
 8009fd2:	461a      	mov	r2, r3
 8009fd4:	6a3b      	ldr	r3, [r7, #32]
 8009fd6:	4293      	cmp	r3, r2
 8009fd8:	d3ec      	bcc.n	8009fb4 <HAL_FDCAN_GetRxMessage+0x1ac>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8009fda:	68bb      	ldr	r3, [r7, #8]
 8009fdc:	2b40      	cmp	r3, #64	@ 0x40
 8009fde:	d105      	bne.n	8009fec <HAL_FDCAN_GetRxMessage+0x1e4>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8009fe0:	68fb      	ldr	r3, [r7, #12]
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	69fa      	ldr	r2, [r7, #28]
 8009fe6:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
 8009fea:	e004      	b.n	8009ff6 <HAL_FDCAN_GetRxMessage+0x1ee>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8009fec:	68fb      	ldr	r3, [r7, #12]
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	69fa      	ldr	r2, [r7, #28]
 8009ff2:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }

    /* Return function status */
    return HAL_OK;
 8009ff6:	2300      	movs	r3, #0
 8009ff8:	e006      	b.n	800a008 <HAL_FDCAN_GetRxMessage+0x200>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8009ffa:	68fb      	ldr	r3, [r7, #12]
 8009ffc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009ffe:	f043 0208 	orr.w	r2, r3, #8
 800a002:	68fb      	ldr	r3, [r7, #12]
 800a004:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800a006:	2301      	movs	r3, #1
  }
}
 800a008:	4618      	mov	r0, r3
 800a00a:	372c      	adds	r7, #44	@ 0x2c
 800a00c:	46bd      	mov	sp, r7
 800a00e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a012:	4770      	bx	lr
 800a014:	08014388 	.word	0x08014388

0800a018 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 800a018:	b480      	push	{r7}
 800a01a:	b087      	sub	sp, #28
 800a01c:	af00      	add	r7, sp, #0
 800a01e:	60f8      	str	r0, [r7, #12]
 800a020:	60b9      	str	r1, [r7, #8]
 800a022:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800a024:	68fb      	ldr	r3, [r7, #12]
 800a026:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800a02a:	75fb      	strb	r3, [r7, #23]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 800a02c:	7dfb      	ldrb	r3, [r7, #23]
 800a02e:	2b01      	cmp	r3, #1
 800a030:	d003      	beq.n	800a03a <HAL_FDCAN_ActivateNotification+0x22>
 800a032:	7dfb      	ldrb	r3, [r7, #23]
 800a034:	2b02      	cmp	r3, #2
 800a036:	f040 80c8 	bne.w	800a1ca <HAL_FDCAN_ActivateNotification+0x1b2>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 800a03a:	68fb      	ldr	r3, [r7, #12]
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a040:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 800a042:	68bb      	ldr	r3, [r7, #8]
 800a044:	f003 0307 	and.w	r3, r3, #7
 800a048:	2b00      	cmp	r3, #0
 800a04a:	d004      	beq.n	800a056 <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 800a04c:	693b      	ldr	r3, [r7, #16]
 800a04e:	f003 0301 	and.w	r3, r3, #1
 800a052:	2b00      	cmp	r3, #0
 800a054:	d03b      	beq.n	800a0ce <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 800a056:	68bb      	ldr	r3, [r7, #8]
 800a058:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	d004      	beq.n	800a06a <HAL_FDCAN_ActivateNotification+0x52>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 800a060:	693b      	ldr	r3, [r7, #16]
 800a062:	f003 0302 	and.w	r3, r3, #2
 800a066:	2b00      	cmp	r3, #0
 800a068:	d031      	beq.n	800a0ce <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 800a06a:	68bb      	ldr	r3, [r7, #8]
 800a06c:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 800a070:	2b00      	cmp	r3, #0
 800a072:	d004      	beq.n	800a07e <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 800a074:	693b      	ldr	r3, [r7, #16]
 800a076:	f003 0304 	and.w	r3, r3, #4
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	d027      	beq.n	800a0ce <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 800a07e:	68bb      	ldr	r3, [r7, #8]
 800a080:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 800a084:	2b00      	cmp	r3, #0
 800a086:	d004      	beq.n	800a092 <HAL_FDCAN_ActivateNotification+0x7a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 800a088:	693b      	ldr	r3, [r7, #16]
 800a08a:	f003 0308 	and.w	r3, r3, #8
 800a08e:	2b00      	cmp	r3, #0
 800a090:	d01d      	beq.n	800a0ce <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 800a092:	68bb      	ldr	r3, [r7, #8]
 800a094:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 800a098:	2b00      	cmp	r3, #0
 800a09a:	d004      	beq.n	800a0a6 <HAL_FDCAN_ActivateNotification+0x8e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 800a09c:	693b      	ldr	r3, [r7, #16]
 800a09e:	f003 0310 	and.w	r3, r3, #16
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	d013      	beq.n	800a0ce <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 800a0a6:	68bb      	ldr	r3, [r7, #8]
 800a0a8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 800a0ac:	2b00      	cmp	r3, #0
 800a0ae:	d004      	beq.n	800a0ba <HAL_FDCAN_ActivateNotification+0xa2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 800a0b0:	693b      	ldr	r3, [r7, #16]
 800a0b2:	f003 0320 	and.w	r3, r3, #32
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	d009      	beq.n	800a0ce <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 800a0ba:	68bb      	ldr	r3, [r7, #8]
 800a0bc:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	d00c      	beq.n	800a0de <HAL_FDCAN_ActivateNotification+0xc6>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 800a0c4:	693b      	ldr	r3, [r7, #16]
 800a0c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	d107      	bne.n	800a0de <HAL_FDCAN_ActivateNotification+0xc6>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 800a0ce:	68fb      	ldr	r3, [r7, #12]
 800a0d0:	681b      	ldr	r3, [r3, #0]
 800a0d2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	f042 0201 	orr.w	r2, r2, #1
 800a0dc:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 800a0de:	68bb      	ldr	r3, [r7, #8]
 800a0e0:	f003 0307 	and.w	r3, r3, #7
 800a0e4:	2b00      	cmp	r3, #0
 800a0e6:	d004      	beq.n	800a0f2 <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 800a0e8:	693b      	ldr	r3, [r7, #16]
 800a0ea:	f003 0301 	and.w	r3, r3, #1
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	d13b      	bne.n	800a16a <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 800a0f2:	68bb      	ldr	r3, [r7, #8]
 800a0f4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 800a0f8:	2b00      	cmp	r3, #0
 800a0fa:	d004      	beq.n	800a106 <HAL_FDCAN_ActivateNotification+0xee>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 800a0fc:	693b      	ldr	r3, [r7, #16]
 800a0fe:	f003 0302 	and.w	r3, r3, #2
 800a102:	2b00      	cmp	r3, #0
 800a104:	d131      	bne.n	800a16a <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 800a106:	68bb      	ldr	r3, [r7, #8]
 800a108:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 800a10c:	2b00      	cmp	r3, #0
 800a10e:	d004      	beq.n	800a11a <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 800a110:	693b      	ldr	r3, [r7, #16]
 800a112:	f003 0304 	and.w	r3, r3, #4
 800a116:	2b00      	cmp	r3, #0
 800a118:	d127      	bne.n	800a16a <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 800a11a:	68bb      	ldr	r3, [r7, #8]
 800a11c:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 800a120:	2b00      	cmp	r3, #0
 800a122:	d004      	beq.n	800a12e <HAL_FDCAN_ActivateNotification+0x116>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 800a124:	693b      	ldr	r3, [r7, #16]
 800a126:	f003 0308 	and.w	r3, r3, #8
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	d11d      	bne.n	800a16a <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 800a12e:	68bb      	ldr	r3, [r7, #8]
 800a130:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 800a134:	2b00      	cmp	r3, #0
 800a136:	d004      	beq.n	800a142 <HAL_FDCAN_ActivateNotification+0x12a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 800a138:	693b      	ldr	r3, [r7, #16]
 800a13a:	f003 0310 	and.w	r3, r3, #16
 800a13e:	2b00      	cmp	r3, #0
 800a140:	d113      	bne.n	800a16a <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 800a142:	68bb      	ldr	r3, [r7, #8]
 800a144:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 800a148:	2b00      	cmp	r3, #0
 800a14a:	d004      	beq.n	800a156 <HAL_FDCAN_ActivateNotification+0x13e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 800a14c:	693b      	ldr	r3, [r7, #16]
 800a14e:	f003 0320 	and.w	r3, r3, #32
 800a152:	2b00      	cmp	r3, #0
 800a154:	d109      	bne.n	800a16a <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 800a156:	68bb      	ldr	r3, [r7, #8]
 800a158:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	d00c      	beq.n	800a17a <HAL_FDCAN_ActivateNotification+0x162>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 800a160:	693b      	ldr	r3, [r7, #16]
 800a162:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a166:	2b00      	cmp	r3, #0
 800a168:	d007      	beq.n	800a17a <HAL_FDCAN_ActivateNotification+0x162>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 800a16a:	68fb      	ldr	r3, [r7, #12]
 800a16c:	681b      	ldr	r3, [r3, #0]
 800a16e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800a170:	68fb      	ldr	r3, [r7, #12]
 800a172:	681b      	ldr	r3, [r3, #0]
 800a174:	f042 0202 	orr.w	r2, r2, #2
 800a178:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 800a17a:	68bb      	ldr	r3, [r7, #8]
 800a17c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a180:	2b00      	cmp	r3, #0
 800a182:	d009      	beq.n	800a198 <HAL_FDCAN_ActivateNotification+0x180>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 800a184:	68fb      	ldr	r3, [r7, #12]
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	f8d3 10dc 	ldr.w	r1, [r3, #220]	@ 0xdc
 800a18c:	68fb      	ldr	r3, [r7, #12]
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	687a      	ldr	r2, [r7, #4]
 800a192:	430a      	orrs	r2, r1
 800a194:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 800a198:	68bb      	ldr	r3, [r7, #8]
 800a19a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a19e:	2b00      	cmp	r3, #0
 800a1a0:	d009      	beq.n	800a1b6 <HAL_FDCAN_ActivateNotification+0x19e>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 800a1a2:	68fb      	ldr	r3, [r7, #12]
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 800a1aa:	68fb      	ldr	r3, [r7, #12]
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	687a      	ldr	r2, [r7, #4]
 800a1b0:	430a      	orrs	r2, r1
 800a1b2:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 800a1b6:	68fb      	ldr	r3, [r7, #12]
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800a1bc:	68fb      	ldr	r3, [r7, #12]
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	68ba      	ldr	r2, [r7, #8]
 800a1c2:	430a      	orrs	r2, r1
 800a1c4:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Return function status */
    return HAL_OK;
 800a1c6:	2300      	movs	r3, #0
 800a1c8:	e006      	b.n	800a1d8 <HAL_FDCAN_ActivateNotification+0x1c0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 800a1ca:	68fb      	ldr	r3, [r7, #12]
 800a1cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a1ce:	f043 0202 	orr.w	r2, r3, #2
 800a1d2:	68fb      	ldr	r3, [r7, #12]
 800a1d4:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800a1d6:	2301      	movs	r3, #1
  }
}
 800a1d8:	4618      	mov	r0, r3
 800a1da:	371c      	adds	r7, #28
 800a1dc:	46bd      	mov	sp, r7
 800a1de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1e2:	4770      	bx	lr

0800a1e4 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 800a1e4:	b580      	push	{r7, lr}
 800a1e6:	b08c      	sub	sp, #48	@ 0x30
 800a1e8:	af00      	add	r7, sp, #0
 800a1ea:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a1f2:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 800a1f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	681b      	ldr	r3, [r3, #0]
 800a1fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a1fe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a200:	4013      	ands	r3, r2
 800a202:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	681b      	ldr	r3, [r3, #0]
 800a208:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a20a:	f003 0307 	and.w	r3, r3, #7
 800a20e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a216:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a218:	4013      	ands	r3, r2
 800a21a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a222:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a226:	627b      	str	r3, [r7, #36]	@ 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	681b      	ldr	r3, [r3, #0]
 800a22c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a22e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a230:	4013      	ands	r3, r2
 800a232:	627b      	str	r3, [r7, #36]	@ 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a23a:	f403 0371 	and.w	r3, r3, #15794176	@ 0xf10000
 800a23e:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a246:	6a3a      	ldr	r2, [r7, #32]
 800a248:	4013      	ands	r3, r2
 800a24a:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a252:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800a256:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a25e:	69fa      	ldr	r2, [r7, #28]
 800a260:	4013      	ands	r3, r2
 800a262:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a26a:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a272:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 800a274:	697b      	ldr	r3, [r7, #20]
 800a276:	099b      	lsrs	r3, r3, #6
 800a278:	f003 0301 	and.w	r3, r3, #1
 800a27c:	2b00      	cmp	r3, #0
 800a27e:	d00c      	beq.n	800a29a <HAL_FDCAN_IRQHandler+0xb6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 800a280:	69bb      	ldr	r3, [r7, #24]
 800a282:	099b      	lsrs	r3, r3, #6
 800a284:	f003 0301 	and.w	r3, r3, #1
 800a288:	2b00      	cmp	r3, #0
 800a28a:	d006      	beq.n	800a29a <HAL_FDCAN_IRQHandler+0xb6>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	2240      	movs	r2, #64	@ 0x40
 800a292:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 800a294:	6878      	ldr	r0, [r7, #4]
 800a296:	f000 f922 	bl	800a4de <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 800a29a:	697b      	ldr	r3, [r7, #20]
 800a29c:	0a1b      	lsrs	r3, r3, #8
 800a29e:	f003 0301 	and.w	r3, r3, #1
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	d01a      	beq.n	800a2dc <HAL_FDCAN_IRQHandler+0xf8>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 800a2a6:	69bb      	ldr	r3, [r7, #24]
 800a2a8:	0a1b      	lsrs	r3, r3, #8
 800a2aa:	f003 0301 	and.w	r3, r3, #1
 800a2ae:	2b00      	cmp	r3, #0
 800a2b0:	d014      	beq.n	800a2dc <HAL_FDCAN_IRQHandler+0xf8>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800a2ba:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	681b      	ldr	r3, [r3, #0]
 800a2c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a2c4:	693a      	ldr	r2, [r7, #16]
 800a2c6:	4013      	ands	r3, r2
 800a2c8:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	681b      	ldr	r3, [r3, #0]
 800a2ce:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a2d2:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 800a2d4:	6939      	ldr	r1, [r7, #16]
 800a2d6:	6878      	ldr	r0, [r7, #4]
 800a2d8:	f000 f8e2 	bl	800a4a0 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 800a2dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	d007      	beq.n	800a2f2 <HAL_FDCAN_IRQHandler+0x10e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a2e8:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 800a2ea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a2ec:	6878      	ldr	r0, [r7, #4]
 800a2ee:	f000 f8ac 	bl	800a44a <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 800a2f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2f4:	2b00      	cmp	r3, #0
 800a2f6:	d007      	beq.n	800a308 <HAL_FDCAN_IRQHandler+0x124>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	681b      	ldr	r3, [r3, #0]
 800a2fc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a2fe:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 800a300:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a302:	6878      	ldr	r0, [r7, #4]
 800a304:	f7fc f958 	bl	80065b8 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 800a308:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a30a:	2b00      	cmp	r3, #0
 800a30c:	d007      	beq.n	800a31e <HAL_FDCAN_IRQHandler+0x13a>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	681b      	ldr	r3, [r3, #0]
 800a312:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a314:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 800a316:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a318:	6878      	ldr	r0, [r7, #4]
 800a31a:	f000 f8a1 	bl	800a460 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 800a31e:	697b      	ldr	r3, [r7, #20]
 800a320:	0a5b      	lsrs	r3, r3, #9
 800a322:	f003 0301 	and.w	r3, r3, #1
 800a326:	2b00      	cmp	r3, #0
 800a328:	d00d      	beq.n	800a346 <HAL_FDCAN_IRQHandler+0x162>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 800a32a:	69bb      	ldr	r3, [r7, #24]
 800a32c:	0a5b      	lsrs	r3, r3, #9
 800a32e:	f003 0301 	and.w	r3, r3, #1
 800a332:	2b00      	cmp	r3, #0
 800a334:	d007      	beq.n	800a346 <HAL_FDCAN_IRQHandler+0x162>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	681b      	ldr	r3, [r3, #0]
 800a33a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a33e:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 800a340:	6878      	ldr	r0, [r7, #4]
 800a342:	f000 f898 	bl	800a476 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 800a346:	697b      	ldr	r3, [r7, #20]
 800a348:	09db      	lsrs	r3, r3, #7
 800a34a:	f003 0301 	and.w	r3, r3, #1
 800a34e:	2b00      	cmp	r3, #0
 800a350:	d019      	beq.n	800a386 <HAL_FDCAN_IRQHandler+0x1a2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 800a352:	69bb      	ldr	r3, [r7, #24]
 800a354:	09db      	lsrs	r3, r3, #7
 800a356:	f003 0301 	and.w	r3, r3, #1
 800a35a:	2b00      	cmp	r3, #0
 800a35c:	d013      	beq.n	800a386 <HAL_FDCAN_IRQHandler+0x1a2>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800a366:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800a370:	68fa      	ldr	r2, [r7, #12]
 800a372:	4013      	ands	r3, r2
 800a374:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	681b      	ldr	r3, [r3, #0]
 800a37a:	2280      	movs	r2, #128	@ 0x80
 800a37c:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 800a37e:	68f9      	ldr	r1, [r7, #12]
 800a380:	6878      	ldr	r0, [r7, #4]
 800a382:	f000 f882 	bl	800a48a <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 800a386:	697b      	ldr	r3, [r7, #20]
 800a388:	0b5b      	lsrs	r3, r3, #13
 800a38a:	f003 0301 	and.w	r3, r3, #1
 800a38e:	2b00      	cmp	r3, #0
 800a390:	d00d      	beq.n	800a3ae <HAL_FDCAN_IRQHandler+0x1ca>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 800a392:	69bb      	ldr	r3, [r7, #24]
 800a394:	0b5b      	lsrs	r3, r3, #13
 800a396:	f003 0301 	and.w	r3, r3, #1
 800a39a:	2b00      	cmp	r3, #0
 800a39c:	d007      	beq.n	800a3ae <HAL_FDCAN_IRQHandler+0x1ca>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	681b      	ldr	r3, [r3, #0]
 800a3a2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800a3a6:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 800a3a8:	6878      	ldr	r0, [r7, #4]
 800a3aa:	f000 f884 	bl	800a4b6 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 800a3ae:	697b      	ldr	r3, [r7, #20]
 800a3b0:	0bdb      	lsrs	r3, r3, #15
 800a3b2:	f003 0301 	and.w	r3, r3, #1
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	d00d      	beq.n	800a3d6 <HAL_FDCAN_IRQHandler+0x1f2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 800a3ba:	69bb      	ldr	r3, [r7, #24]
 800a3bc:	0bdb      	lsrs	r3, r3, #15
 800a3be:	f003 0301 	and.w	r3, r3, #1
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	d007      	beq.n	800a3d6 <HAL_FDCAN_IRQHandler+0x1f2>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	681b      	ldr	r3, [r3, #0]
 800a3ca:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800a3ce:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 800a3d0:	6878      	ldr	r0, [r7, #4]
 800a3d2:	f000 f87a 	bl	800a4ca <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 800a3d6:	697b      	ldr	r3, [r7, #20]
 800a3d8:	0b9b      	lsrs	r3, r3, #14
 800a3da:	f003 0301 	and.w	r3, r3, #1
 800a3de:	2b00      	cmp	r3, #0
 800a3e0:	d010      	beq.n	800a404 <HAL_FDCAN_IRQHandler+0x220>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 800a3e2:	69bb      	ldr	r3, [r7, #24]
 800a3e4:	0b9b      	lsrs	r3, r3, #14
 800a3e6:	f003 0301 	and.w	r3, r3, #1
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d00a      	beq.n	800a404 <HAL_FDCAN_IRQHandler+0x220>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	681b      	ldr	r3, [r3, #0]
 800a3f2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800a3f6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a3fc:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 800a404:	69fb      	ldr	r3, [r7, #28]
 800a406:	2b00      	cmp	r3, #0
 800a408:	d007      	beq.n	800a41a <HAL_FDCAN_IRQHandler+0x236>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	69fa      	ldr	r2, [r7, #28]
 800a410:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 800a412:	69f9      	ldr	r1, [r7, #28]
 800a414:	6878      	ldr	r0, [r7, #4]
 800a416:	f000 f876 	bl	800a506 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 800a41a:	6a3b      	ldr	r3, [r7, #32]
 800a41c:	2b00      	cmp	r3, #0
 800a41e:	d009      	beq.n	800a434 <HAL_FDCAN_IRQHandler+0x250>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	6a3a      	ldr	r2, [r7, #32]
 800a426:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800a42c:	6a3b      	ldr	r3, [r7, #32]
 800a42e:	431a      	orrs	r2, r3
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a438:	2b00      	cmp	r3, #0
 800a43a:	d002      	beq.n	800a442 <HAL_FDCAN_IRQHandler+0x25e>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 800a43c:	6878      	ldr	r0, [r7, #4]
 800a43e:	f000 f858 	bl	800a4f2 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 800a442:	bf00      	nop
 800a444:	3730      	adds	r7, #48	@ 0x30
 800a446:	46bd      	mov	sp, r7
 800a448:	bd80      	pop	{r7, pc}

0800a44a <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 800a44a:	b480      	push	{r7}
 800a44c:	b083      	sub	sp, #12
 800a44e:	af00      	add	r7, sp, #0
 800a450:	6078      	str	r0, [r7, #4]
 800a452:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 800a454:	bf00      	nop
 800a456:	370c      	adds	r7, #12
 800a458:	46bd      	mov	sp, r7
 800a45a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a45e:	4770      	bx	lr

0800a460 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 800a460:	b480      	push	{r7}
 800a462:	b083      	sub	sp, #12
 800a464:	af00      	add	r7, sp, #0
 800a466:	6078      	str	r0, [r7, #4]
 800a468:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 800a46a:	bf00      	nop
 800a46c:	370c      	adds	r7, #12
 800a46e:	46bd      	mov	sp, r7
 800a470:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a474:	4770      	bx	lr

0800a476 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800a476:	b480      	push	{r7}
 800a478:	b083      	sub	sp, #12
 800a47a:	af00      	add	r7, sp, #0
 800a47c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 800a47e:	bf00      	nop
 800a480:	370c      	adds	r7, #12
 800a482:	46bd      	mov	sp, r7
 800a484:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a488:	4770      	bx	lr

0800a48a <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 800a48a:	b480      	push	{r7}
 800a48c:	b083      	sub	sp, #12
 800a48e:	af00      	add	r7, sp, #0
 800a490:	6078      	str	r0, [r7, #4]
 800a492:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 800a494:	bf00      	nop
 800a496:	370c      	adds	r7, #12
 800a498:	46bd      	mov	sp, r7
 800a49a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a49e:	4770      	bx	lr

0800a4a0 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 800a4a0:	b480      	push	{r7}
 800a4a2:	b083      	sub	sp, #12
 800a4a4:	af00      	add	r7, sp, #0
 800a4a6:	6078      	str	r0, [r7, #4]
 800a4a8:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 800a4aa:	bf00      	nop
 800a4ac:	370c      	adds	r7, #12
 800a4ae:	46bd      	mov	sp, r7
 800a4b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4b4:	4770      	bx	lr

0800a4b6 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800a4b6:	b480      	push	{r7}
 800a4b8:	b083      	sub	sp, #12
 800a4ba:	af00      	add	r7, sp, #0
 800a4bc:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 800a4be:	bf00      	nop
 800a4c0:	370c      	adds	r7, #12
 800a4c2:	46bd      	mov	sp, r7
 800a4c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4c8:	4770      	bx	lr

0800a4ca <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800a4ca:	b480      	push	{r7}
 800a4cc:	b083      	sub	sp, #12
 800a4ce:	af00      	add	r7, sp, #0
 800a4d0:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 800a4d2:	bf00      	nop
 800a4d4:	370c      	adds	r7, #12
 800a4d6:	46bd      	mov	sp, r7
 800a4d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4dc:	4770      	bx	lr

0800a4de <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800a4de:	b480      	push	{r7}
 800a4e0:	b083      	sub	sp, #12
 800a4e2:	af00      	add	r7, sp, #0
 800a4e4:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 800a4e6:	bf00      	nop
 800a4e8:	370c      	adds	r7, #12
 800a4ea:	46bd      	mov	sp, r7
 800a4ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4f0:	4770      	bx	lr

0800a4f2 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800a4f2:	b480      	push	{r7}
 800a4f4:	b083      	sub	sp, #12
 800a4f6:	af00      	add	r7, sp, #0
 800a4f8:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 800a4fa:	bf00      	nop
 800a4fc:	370c      	adds	r7, #12
 800a4fe:	46bd      	mov	sp, r7
 800a500:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a504:	4770      	bx	lr

0800a506 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 800a506:	b480      	push	{r7}
 800a508:	b083      	sub	sp, #12
 800a50a:	af00      	add	r7, sp, #0
 800a50c:	6078      	str	r0, [r7, #4]
 800a50e:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 800a510:	bf00      	nop
 800a512:	370c      	adds	r7, #12
 800a514:	46bd      	mov	sp, r7
 800a516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a51a:	4770      	bx	lr

0800a51c <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 800a51c:	b480      	push	{r7}
 800a51e:	b085      	sub	sp, #20
 800a520:	af00      	add	r7, sp, #0
 800a522:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 800a524:	4b30      	ldr	r3, [pc, #192]	@ (800a5e8 <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 800a526:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	681b      	ldr	r3, [r3, #0]
 800a52c:	4a2f      	ldr	r2, [pc, #188]	@ (800a5ec <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 800a52e:	4293      	cmp	r3, r2
 800a530:	d103      	bne.n	800a53a <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 800a532:	68bb      	ldr	r3, [r7, #8]
 800a534:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800a538:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */
#if defined(FDCAN3)
  if (hfdcan->Instance == FDCAN3)
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	4a2c      	ldr	r2, [pc, #176]	@ (800a5f0 <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 800a540:	4293      	cmp	r3, r2
 800a542:	d103      	bne.n	800a54c <FDCAN_CalcultateRamBlockAddresses+0x30>
  {
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
 800a544:	68bb      	ldr	r3, [r7, #8]
 800a546:	f503 63d4 	add.w	r3, r3, #1696	@ 0x6a0
 800a54a:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	68ba      	ldr	r2, [r7, #8]
 800a550:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a55a:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a562:	041a      	lsls	r2, r3, #16
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	430a      	orrs	r2, r1
 800a56a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 800a56e:	68bb      	ldr	r3, [r7, #8]
 800a570:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	681b      	ldr	r3, [r3, #0]
 800a57c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a580:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a588:	061a      	lsls	r2, r3, #24
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	681b      	ldr	r3, [r3, #0]
 800a58e:	430a      	orrs	r2, r1
 800a590:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 800a594:	68bb      	ldr	r3, [r7, #8]
 800a596:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 800a59e:	68bb      	ldr	r3, [r7, #8]
 800a5a0:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 800a5a8:	68bb      	ldr	r3, [r7, #8]
 800a5aa:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 800a5b2:	68bb      	ldr	r3, [r7, #8]
 800a5b4:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800a5bc:	68bb      	ldr	r3, [r7, #8]
 800a5be:	60fb      	str	r3, [r7, #12]
 800a5c0:	e005      	b.n	800a5ce <FDCAN_CalcultateRamBlockAddresses+0xb2>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 800a5c2:	68fb      	ldr	r3, [r7, #12]
 800a5c4:	2200      	movs	r2, #0
 800a5c6:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800a5c8:	68fb      	ldr	r3, [r7, #12]
 800a5ca:	3304      	adds	r3, #4
 800a5cc:	60fb      	str	r3, [r7, #12]
 800a5ce:	68bb      	ldr	r3, [r7, #8]
 800a5d0:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800a5d4:	68fa      	ldr	r2, [r7, #12]
 800a5d6:	429a      	cmp	r2, r3
 800a5d8:	d3f3      	bcc.n	800a5c2 <FDCAN_CalcultateRamBlockAddresses+0xa6>
  }
}
 800a5da:	bf00      	nop
 800a5dc:	bf00      	nop
 800a5de:	3714      	adds	r7, #20
 800a5e0:	46bd      	mov	sp, r7
 800a5e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5e6:	4770      	bx	lr
 800a5e8:	4000a400 	.word	0x4000a400
 800a5ec:	40006800 	.word	0x40006800
 800a5f0:	40006c00 	.word	0x40006c00

0800a5f4 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 800a5f4:	b480      	push	{r7}
 800a5f6:	b089      	sub	sp, #36	@ 0x24
 800a5f8:	af00      	add	r7, sp, #0
 800a5fa:	60f8      	str	r0, [r7, #12]
 800a5fc:	60b9      	str	r1, [r7, #8]
 800a5fe:	607a      	str	r2, [r7, #4]
 800a600:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 800a602:	68bb      	ldr	r3, [r7, #8]
 800a604:	685b      	ldr	r3, [r3, #4]
 800a606:	2b00      	cmp	r3, #0
 800a608:	d10a      	bne.n	800a620 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800a60a:	68bb      	ldr	r3, [r7, #8]
 800a60c:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 800a60e:	68bb      	ldr	r3, [r7, #8]
 800a610:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 800a612:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 800a614:	68bb      	ldr	r3, [r7, #8]
 800a616:	681b      	ldr	r3, [r3, #0]
 800a618:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800a61a:	4313      	orrs	r3, r2
 800a61c:	61fb      	str	r3, [r7, #28]
 800a61e:	e00a      	b.n	800a636 <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800a620:	68bb      	ldr	r3, [r7, #8]
 800a622:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 800a624:	68bb      	ldr	r3, [r7, #8]
 800a626:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 800a628:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 800a62a:	68bb      	ldr	r3, [r7, #8]
 800a62c:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 800a62e:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800a630:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a634:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800a636:	68bb      	ldr	r3, [r7, #8]
 800a638:	6a1b      	ldr	r3, [r3, #32]
 800a63a:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 800a63c:	68bb      	ldr	r3, [r7, #8]
 800a63e:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800a640:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 800a642:	68bb      	ldr	r3, [r7, #8]
 800a644:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 800a646:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 800a648:	68bb      	ldr	r3, [r7, #8]
 800a64a:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 800a64c:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 800a64e:	68bb      	ldr	r3, [r7, #8]
 800a650:	68db      	ldr	r3, [r3, #12]
 800a652:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800a654:	4313      	orrs	r3, r2
 800a656:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 800a658:	68fb      	ldr	r3, [r7, #12]
 800a65a:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800a65c:	683a      	ldr	r2, [r7, #0]
 800a65e:	4613      	mov	r3, r2
 800a660:	00db      	lsls	r3, r3, #3
 800a662:	4413      	add	r3, r2
 800a664:	00db      	lsls	r3, r3, #3
 800a666:	440b      	add	r3, r1
 800a668:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 800a66a:	69bb      	ldr	r3, [r7, #24]
 800a66c:	69fa      	ldr	r2, [r7, #28]
 800a66e:	601a      	str	r2, [r3, #0]
  TxAddress++;
 800a670:	69bb      	ldr	r3, [r7, #24]
 800a672:	3304      	adds	r3, #4
 800a674:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 800a676:	69bb      	ldr	r3, [r7, #24]
 800a678:	693a      	ldr	r2, [r7, #16]
 800a67a:	601a      	str	r2, [r3, #0]
  TxAddress++;
 800a67c:	69bb      	ldr	r3, [r7, #24]
 800a67e:	3304      	adds	r3, #4
 800a680:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 800a682:	2300      	movs	r3, #0
 800a684:	617b      	str	r3, [r7, #20]
 800a686:	e020      	b.n	800a6ca <FDCAN_CopyMessageToRAM+0xd6>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800a688:	697b      	ldr	r3, [r7, #20]
 800a68a:	3303      	adds	r3, #3
 800a68c:	687a      	ldr	r2, [r7, #4]
 800a68e:	4413      	add	r3, r2
 800a690:	781b      	ldrb	r3, [r3, #0]
 800a692:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 800a694:	697b      	ldr	r3, [r7, #20]
 800a696:	3302      	adds	r3, #2
 800a698:	6879      	ldr	r1, [r7, #4]
 800a69a:	440b      	add	r3, r1
 800a69c:	781b      	ldrb	r3, [r3, #0]
 800a69e:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800a6a0:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 800a6a2:	697b      	ldr	r3, [r7, #20]
 800a6a4:	3301      	adds	r3, #1
 800a6a6:	6879      	ldr	r1, [r7, #4]
 800a6a8:	440b      	add	r3, r1
 800a6aa:	781b      	ldrb	r3, [r3, #0]
 800a6ac:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 800a6ae:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 800a6b0:	6879      	ldr	r1, [r7, #4]
 800a6b2:	697a      	ldr	r2, [r7, #20]
 800a6b4:	440a      	add	r2, r1
 800a6b6:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 800a6b8:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800a6ba:	69bb      	ldr	r3, [r7, #24]
 800a6bc:	601a      	str	r2, [r3, #0]
    TxAddress++;
 800a6be:	69bb      	ldr	r3, [r7, #24]
 800a6c0:	3304      	adds	r3, #4
 800a6c2:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 800a6c4:	697b      	ldr	r3, [r7, #20]
 800a6c6:	3304      	adds	r3, #4
 800a6c8:	617b      	str	r3, [r7, #20]
 800a6ca:	68bb      	ldr	r3, [r7, #8]
 800a6cc:	68db      	ldr	r3, [r3, #12]
 800a6ce:	4a06      	ldr	r2, [pc, #24]	@ (800a6e8 <FDCAN_CopyMessageToRAM+0xf4>)
 800a6d0:	5cd3      	ldrb	r3, [r2, r3]
 800a6d2:	461a      	mov	r2, r3
 800a6d4:	697b      	ldr	r3, [r7, #20]
 800a6d6:	4293      	cmp	r3, r2
 800a6d8:	d3d6      	bcc.n	800a688 <FDCAN_CopyMessageToRAM+0x94>
  }
}
 800a6da:	bf00      	nop
 800a6dc:	bf00      	nop
 800a6de:	3724      	adds	r7, #36	@ 0x24
 800a6e0:	46bd      	mov	sp, r7
 800a6e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6e6:	4770      	bx	lr
 800a6e8:	08014388 	.word	0x08014388

0800a6ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800a6ec:	b480      	push	{r7}
 800a6ee:	b087      	sub	sp, #28
 800a6f0:	af00      	add	r7, sp, #0
 800a6f2:	6078      	str	r0, [r7, #4]
 800a6f4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800a6f6:	2300      	movs	r3, #0
 800a6f8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800a6fa:	e15a      	b.n	800a9b2 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800a6fc:	683b      	ldr	r3, [r7, #0]
 800a6fe:	681a      	ldr	r2, [r3, #0]
 800a700:	2101      	movs	r1, #1
 800a702:	697b      	ldr	r3, [r7, #20]
 800a704:	fa01 f303 	lsl.w	r3, r1, r3
 800a708:	4013      	ands	r3, r2
 800a70a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800a70c:	68fb      	ldr	r3, [r7, #12]
 800a70e:	2b00      	cmp	r3, #0
 800a710:	f000 814c 	beq.w	800a9ac <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800a714:	683b      	ldr	r3, [r7, #0]
 800a716:	685b      	ldr	r3, [r3, #4]
 800a718:	f003 0303 	and.w	r3, r3, #3
 800a71c:	2b01      	cmp	r3, #1
 800a71e:	d005      	beq.n	800a72c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800a720:	683b      	ldr	r3, [r7, #0]
 800a722:	685b      	ldr	r3, [r3, #4]
 800a724:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800a728:	2b02      	cmp	r3, #2
 800a72a:	d130      	bne.n	800a78e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	689b      	ldr	r3, [r3, #8]
 800a730:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800a732:	697b      	ldr	r3, [r7, #20]
 800a734:	005b      	lsls	r3, r3, #1
 800a736:	2203      	movs	r2, #3
 800a738:	fa02 f303 	lsl.w	r3, r2, r3
 800a73c:	43db      	mvns	r3, r3
 800a73e:	693a      	ldr	r2, [r7, #16]
 800a740:	4013      	ands	r3, r2
 800a742:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800a744:	683b      	ldr	r3, [r7, #0]
 800a746:	68da      	ldr	r2, [r3, #12]
 800a748:	697b      	ldr	r3, [r7, #20]
 800a74a:	005b      	lsls	r3, r3, #1
 800a74c:	fa02 f303 	lsl.w	r3, r2, r3
 800a750:	693a      	ldr	r2, [r7, #16]
 800a752:	4313      	orrs	r3, r2
 800a754:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	693a      	ldr	r2, [r7, #16]
 800a75a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	685b      	ldr	r3, [r3, #4]
 800a760:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800a762:	2201      	movs	r2, #1
 800a764:	697b      	ldr	r3, [r7, #20]
 800a766:	fa02 f303 	lsl.w	r3, r2, r3
 800a76a:	43db      	mvns	r3, r3
 800a76c:	693a      	ldr	r2, [r7, #16]
 800a76e:	4013      	ands	r3, r2
 800a770:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800a772:	683b      	ldr	r3, [r7, #0]
 800a774:	685b      	ldr	r3, [r3, #4]
 800a776:	091b      	lsrs	r3, r3, #4
 800a778:	f003 0201 	and.w	r2, r3, #1
 800a77c:	697b      	ldr	r3, [r7, #20]
 800a77e:	fa02 f303 	lsl.w	r3, r2, r3
 800a782:	693a      	ldr	r2, [r7, #16]
 800a784:	4313      	orrs	r3, r2
 800a786:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	693a      	ldr	r2, [r7, #16]
 800a78c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800a78e:	683b      	ldr	r3, [r7, #0]
 800a790:	685b      	ldr	r3, [r3, #4]
 800a792:	f003 0303 	and.w	r3, r3, #3
 800a796:	2b03      	cmp	r3, #3
 800a798:	d017      	beq.n	800a7ca <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	68db      	ldr	r3, [r3, #12]
 800a79e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800a7a0:	697b      	ldr	r3, [r7, #20]
 800a7a2:	005b      	lsls	r3, r3, #1
 800a7a4:	2203      	movs	r2, #3
 800a7a6:	fa02 f303 	lsl.w	r3, r2, r3
 800a7aa:	43db      	mvns	r3, r3
 800a7ac:	693a      	ldr	r2, [r7, #16]
 800a7ae:	4013      	ands	r3, r2
 800a7b0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800a7b2:	683b      	ldr	r3, [r7, #0]
 800a7b4:	689a      	ldr	r2, [r3, #8]
 800a7b6:	697b      	ldr	r3, [r7, #20]
 800a7b8:	005b      	lsls	r3, r3, #1
 800a7ba:	fa02 f303 	lsl.w	r3, r2, r3
 800a7be:	693a      	ldr	r2, [r7, #16]
 800a7c0:	4313      	orrs	r3, r2
 800a7c2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	693a      	ldr	r2, [r7, #16]
 800a7c8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800a7ca:	683b      	ldr	r3, [r7, #0]
 800a7cc:	685b      	ldr	r3, [r3, #4]
 800a7ce:	f003 0303 	and.w	r3, r3, #3
 800a7d2:	2b02      	cmp	r3, #2
 800a7d4:	d123      	bne.n	800a81e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800a7d6:	697b      	ldr	r3, [r7, #20]
 800a7d8:	08da      	lsrs	r2, r3, #3
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	3208      	adds	r2, #8
 800a7de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a7e2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800a7e4:	697b      	ldr	r3, [r7, #20]
 800a7e6:	f003 0307 	and.w	r3, r3, #7
 800a7ea:	009b      	lsls	r3, r3, #2
 800a7ec:	220f      	movs	r2, #15
 800a7ee:	fa02 f303 	lsl.w	r3, r2, r3
 800a7f2:	43db      	mvns	r3, r3
 800a7f4:	693a      	ldr	r2, [r7, #16]
 800a7f6:	4013      	ands	r3, r2
 800a7f8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800a7fa:	683b      	ldr	r3, [r7, #0]
 800a7fc:	691a      	ldr	r2, [r3, #16]
 800a7fe:	697b      	ldr	r3, [r7, #20]
 800a800:	f003 0307 	and.w	r3, r3, #7
 800a804:	009b      	lsls	r3, r3, #2
 800a806:	fa02 f303 	lsl.w	r3, r2, r3
 800a80a:	693a      	ldr	r2, [r7, #16]
 800a80c:	4313      	orrs	r3, r2
 800a80e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800a810:	697b      	ldr	r3, [r7, #20]
 800a812:	08da      	lsrs	r2, r3, #3
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	3208      	adds	r2, #8
 800a818:	6939      	ldr	r1, [r7, #16]
 800a81a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800a824:	697b      	ldr	r3, [r7, #20]
 800a826:	005b      	lsls	r3, r3, #1
 800a828:	2203      	movs	r2, #3
 800a82a:	fa02 f303 	lsl.w	r3, r2, r3
 800a82e:	43db      	mvns	r3, r3
 800a830:	693a      	ldr	r2, [r7, #16]
 800a832:	4013      	ands	r3, r2
 800a834:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800a836:	683b      	ldr	r3, [r7, #0]
 800a838:	685b      	ldr	r3, [r3, #4]
 800a83a:	f003 0203 	and.w	r2, r3, #3
 800a83e:	697b      	ldr	r3, [r7, #20]
 800a840:	005b      	lsls	r3, r3, #1
 800a842:	fa02 f303 	lsl.w	r3, r2, r3
 800a846:	693a      	ldr	r2, [r7, #16]
 800a848:	4313      	orrs	r3, r2
 800a84a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	693a      	ldr	r2, [r7, #16]
 800a850:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800a852:	683b      	ldr	r3, [r7, #0]
 800a854:	685b      	ldr	r3, [r3, #4]
 800a856:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800a85a:	2b00      	cmp	r3, #0
 800a85c:	f000 80a6 	beq.w	800a9ac <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a860:	4b5b      	ldr	r3, [pc, #364]	@ (800a9d0 <HAL_GPIO_Init+0x2e4>)
 800a862:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a864:	4a5a      	ldr	r2, [pc, #360]	@ (800a9d0 <HAL_GPIO_Init+0x2e4>)
 800a866:	f043 0301 	orr.w	r3, r3, #1
 800a86a:	6613      	str	r3, [r2, #96]	@ 0x60
 800a86c:	4b58      	ldr	r3, [pc, #352]	@ (800a9d0 <HAL_GPIO_Init+0x2e4>)
 800a86e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a870:	f003 0301 	and.w	r3, r3, #1
 800a874:	60bb      	str	r3, [r7, #8]
 800a876:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800a878:	4a56      	ldr	r2, [pc, #344]	@ (800a9d4 <HAL_GPIO_Init+0x2e8>)
 800a87a:	697b      	ldr	r3, [r7, #20]
 800a87c:	089b      	lsrs	r3, r3, #2
 800a87e:	3302      	adds	r3, #2
 800a880:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a884:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800a886:	697b      	ldr	r3, [r7, #20]
 800a888:	f003 0303 	and.w	r3, r3, #3
 800a88c:	009b      	lsls	r3, r3, #2
 800a88e:	220f      	movs	r2, #15
 800a890:	fa02 f303 	lsl.w	r3, r2, r3
 800a894:	43db      	mvns	r3, r3
 800a896:	693a      	ldr	r2, [r7, #16]
 800a898:	4013      	ands	r3, r2
 800a89a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800a8a2:	d01f      	beq.n	800a8e4 <HAL_GPIO_Init+0x1f8>
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	4a4c      	ldr	r2, [pc, #304]	@ (800a9d8 <HAL_GPIO_Init+0x2ec>)
 800a8a8:	4293      	cmp	r3, r2
 800a8aa:	d019      	beq.n	800a8e0 <HAL_GPIO_Init+0x1f4>
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	4a4b      	ldr	r2, [pc, #300]	@ (800a9dc <HAL_GPIO_Init+0x2f0>)
 800a8b0:	4293      	cmp	r3, r2
 800a8b2:	d013      	beq.n	800a8dc <HAL_GPIO_Init+0x1f0>
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	4a4a      	ldr	r2, [pc, #296]	@ (800a9e0 <HAL_GPIO_Init+0x2f4>)
 800a8b8:	4293      	cmp	r3, r2
 800a8ba:	d00d      	beq.n	800a8d8 <HAL_GPIO_Init+0x1ec>
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	4a49      	ldr	r2, [pc, #292]	@ (800a9e4 <HAL_GPIO_Init+0x2f8>)
 800a8c0:	4293      	cmp	r3, r2
 800a8c2:	d007      	beq.n	800a8d4 <HAL_GPIO_Init+0x1e8>
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	4a48      	ldr	r2, [pc, #288]	@ (800a9e8 <HAL_GPIO_Init+0x2fc>)
 800a8c8:	4293      	cmp	r3, r2
 800a8ca:	d101      	bne.n	800a8d0 <HAL_GPIO_Init+0x1e4>
 800a8cc:	2305      	movs	r3, #5
 800a8ce:	e00a      	b.n	800a8e6 <HAL_GPIO_Init+0x1fa>
 800a8d0:	2306      	movs	r3, #6
 800a8d2:	e008      	b.n	800a8e6 <HAL_GPIO_Init+0x1fa>
 800a8d4:	2304      	movs	r3, #4
 800a8d6:	e006      	b.n	800a8e6 <HAL_GPIO_Init+0x1fa>
 800a8d8:	2303      	movs	r3, #3
 800a8da:	e004      	b.n	800a8e6 <HAL_GPIO_Init+0x1fa>
 800a8dc:	2302      	movs	r3, #2
 800a8de:	e002      	b.n	800a8e6 <HAL_GPIO_Init+0x1fa>
 800a8e0:	2301      	movs	r3, #1
 800a8e2:	e000      	b.n	800a8e6 <HAL_GPIO_Init+0x1fa>
 800a8e4:	2300      	movs	r3, #0
 800a8e6:	697a      	ldr	r2, [r7, #20]
 800a8e8:	f002 0203 	and.w	r2, r2, #3
 800a8ec:	0092      	lsls	r2, r2, #2
 800a8ee:	4093      	lsls	r3, r2
 800a8f0:	693a      	ldr	r2, [r7, #16]
 800a8f2:	4313      	orrs	r3, r2
 800a8f4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800a8f6:	4937      	ldr	r1, [pc, #220]	@ (800a9d4 <HAL_GPIO_Init+0x2e8>)
 800a8f8:	697b      	ldr	r3, [r7, #20]
 800a8fa:	089b      	lsrs	r3, r3, #2
 800a8fc:	3302      	adds	r3, #2
 800a8fe:	693a      	ldr	r2, [r7, #16]
 800a900:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800a904:	4b39      	ldr	r3, [pc, #228]	@ (800a9ec <HAL_GPIO_Init+0x300>)
 800a906:	689b      	ldr	r3, [r3, #8]
 800a908:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a90a:	68fb      	ldr	r3, [r7, #12]
 800a90c:	43db      	mvns	r3, r3
 800a90e:	693a      	ldr	r2, [r7, #16]
 800a910:	4013      	ands	r3, r2
 800a912:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800a914:	683b      	ldr	r3, [r7, #0]
 800a916:	685b      	ldr	r3, [r3, #4]
 800a918:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a91c:	2b00      	cmp	r3, #0
 800a91e:	d003      	beq.n	800a928 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800a920:	693a      	ldr	r2, [r7, #16]
 800a922:	68fb      	ldr	r3, [r7, #12]
 800a924:	4313      	orrs	r3, r2
 800a926:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800a928:	4a30      	ldr	r2, [pc, #192]	@ (800a9ec <HAL_GPIO_Init+0x300>)
 800a92a:	693b      	ldr	r3, [r7, #16]
 800a92c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800a92e:	4b2f      	ldr	r3, [pc, #188]	@ (800a9ec <HAL_GPIO_Init+0x300>)
 800a930:	68db      	ldr	r3, [r3, #12]
 800a932:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a934:	68fb      	ldr	r3, [r7, #12]
 800a936:	43db      	mvns	r3, r3
 800a938:	693a      	ldr	r2, [r7, #16]
 800a93a:	4013      	ands	r3, r2
 800a93c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800a93e:	683b      	ldr	r3, [r7, #0]
 800a940:	685b      	ldr	r3, [r3, #4]
 800a942:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a946:	2b00      	cmp	r3, #0
 800a948:	d003      	beq.n	800a952 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800a94a:	693a      	ldr	r2, [r7, #16]
 800a94c:	68fb      	ldr	r3, [r7, #12]
 800a94e:	4313      	orrs	r3, r2
 800a950:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800a952:	4a26      	ldr	r2, [pc, #152]	@ (800a9ec <HAL_GPIO_Init+0x300>)
 800a954:	693b      	ldr	r3, [r7, #16]
 800a956:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800a958:	4b24      	ldr	r3, [pc, #144]	@ (800a9ec <HAL_GPIO_Init+0x300>)
 800a95a:	685b      	ldr	r3, [r3, #4]
 800a95c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a95e:	68fb      	ldr	r3, [r7, #12]
 800a960:	43db      	mvns	r3, r3
 800a962:	693a      	ldr	r2, [r7, #16]
 800a964:	4013      	ands	r3, r2
 800a966:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800a968:	683b      	ldr	r3, [r7, #0]
 800a96a:	685b      	ldr	r3, [r3, #4]
 800a96c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a970:	2b00      	cmp	r3, #0
 800a972:	d003      	beq.n	800a97c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800a974:	693a      	ldr	r2, [r7, #16]
 800a976:	68fb      	ldr	r3, [r7, #12]
 800a978:	4313      	orrs	r3, r2
 800a97a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800a97c:	4a1b      	ldr	r2, [pc, #108]	@ (800a9ec <HAL_GPIO_Init+0x300>)
 800a97e:	693b      	ldr	r3, [r7, #16]
 800a980:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800a982:	4b1a      	ldr	r3, [pc, #104]	@ (800a9ec <HAL_GPIO_Init+0x300>)
 800a984:	681b      	ldr	r3, [r3, #0]
 800a986:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a988:	68fb      	ldr	r3, [r7, #12]
 800a98a:	43db      	mvns	r3, r3
 800a98c:	693a      	ldr	r2, [r7, #16]
 800a98e:	4013      	ands	r3, r2
 800a990:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800a992:	683b      	ldr	r3, [r7, #0]
 800a994:	685b      	ldr	r3, [r3, #4]
 800a996:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a99a:	2b00      	cmp	r3, #0
 800a99c:	d003      	beq.n	800a9a6 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800a99e:	693a      	ldr	r2, [r7, #16]
 800a9a0:	68fb      	ldr	r3, [r7, #12]
 800a9a2:	4313      	orrs	r3, r2
 800a9a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800a9a6:	4a11      	ldr	r2, [pc, #68]	@ (800a9ec <HAL_GPIO_Init+0x300>)
 800a9a8:	693b      	ldr	r3, [r7, #16]
 800a9aa:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800a9ac:	697b      	ldr	r3, [r7, #20]
 800a9ae:	3301      	adds	r3, #1
 800a9b0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800a9b2:	683b      	ldr	r3, [r7, #0]
 800a9b4:	681a      	ldr	r2, [r3, #0]
 800a9b6:	697b      	ldr	r3, [r7, #20]
 800a9b8:	fa22 f303 	lsr.w	r3, r2, r3
 800a9bc:	2b00      	cmp	r3, #0
 800a9be:	f47f ae9d 	bne.w	800a6fc <HAL_GPIO_Init+0x10>
  }
}
 800a9c2:	bf00      	nop
 800a9c4:	bf00      	nop
 800a9c6:	371c      	adds	r7, #28
 800a9c8:	46bd      	mov	sp, r7
 800a9ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ce:	4770      	bx	lr
 800a9d0:	40021000 	.word	0x40021000
 800a9d4:	40010000 	.word	0x40010000
 800a9d8:	48000400 	.word	0x48000400
 800a9dc:	48000800 	.word	0x48000800
 800a9e0:	48000c00 	.word	0x48000c00
 800a9e4:	48001000 	.word	0x48001000
 800a9e8:	48001400 	.word	0x48001400
 800a9ec:	40010400 	.word	0x40010400

0800a9f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800a9f0:	b480      	push	{r7}
 800a9f2:	b083      	sub	sp, #12
 800a9f4:	af00      	add	r7, sp, #0
 800a9f6:	6078      	str	r0, [r7, #4]
 800a9f8:	460b      	mov	r3, r1
 800a9fa:	807b      	strh	r3, [r7, #2]
 800a9fc:	4613      	mov	r3, r2
 800a9fe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800aa00:	787b      	ldrb	r3, [r7, #1]
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	d003      	beq.n	800aa0e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800aa06:	887a      	ldrh	r2, [r7, #2]
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800aa0c:	e002      	b.n	800aa14 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800aa0e:	887a      	ldrh	r2, [r7, #2]
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800aa14:	bf00      	nop
 800aa16:	370c      	adds	r7, #12
 800aa18:	46bd      	mov	sp, r7
 800aa1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa1e:	4770      	bx	lr

0800aa20 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800aa20:	b480      	push	{r7}
 800aa22:	b085      	sub	sp, #20
 800aa24:	af00      	add	r7, sp, #0
 800aa26:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	2b00      	cmp	r3, #0
 800aa2c:	d141      	bne.n	800aab2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800aa2e:	4b4b      	ldr	r3, [pc, #300]	@ (800ab5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800aa30:	681b      	ldr	r3, [r3, #0]
 800aa32:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800aa36:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800aa3a:	d131      	bne.n	800aaa0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800aa3c:	4b47      	ldr	r3, [pc, #284]	@ (800ab5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800aa3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aa42:	4a46      	ldr	r2, [pc, #280]	@ (800ab5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800aa44:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800aa48:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800aa4c:	4b43      	ldr	r3, [pc, #268]	@ (800ab5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800aa4e:	681b      	ldr	r3, [r3, #0]
 800aa50:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800aa54:	4a41      	ldr	r2, [pc, #260]	@ (800ab5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800aa56:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800aa5a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800aa5c:	4b40      	ldr	r3, [pc, #256]	@ (800ab60 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800aa5e:	681b      	ldr	r3, [r3, #0]
 800aa60:	2232      	movs	r2, #50	@ 0x32
 800aa62:	fb02 f303 	mul.w	r3, r2, r3
 800aa66:	4a3f      	ldr	r2, [pc, #252]	@ (800ab64 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800aa68:	fba2 2303 	umull	r2, r3, r2, r3
 800aa6c:	0c9b      	lsrs	r3, r3, #18
 800aa6e:	3301      	adds	r3, #1
 800aa70:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800aa72:	e002      	b.n	800aa7a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800aa74:	68fb      	ldr	r3, [r7, #12]
 800aa76:	3b01      	subs	r3, #1
 800aa78:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800aa7a:	4b38      	ldr	r3, [pc, #224]	@ (800ab5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800aa7c:	695b      	ldr	r3, [r3, #20]
 800aa7e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800aa82:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800aa86:	d102      	bne.n	800aa8e <HAL_PWREx_ControlVoltageScaling+0x6e>
 800aa88:	68fb      	ldr	r3, [r7, #12]
 800aa8a:	2b00      	cmp	r3, #0
 800aa8c:	d1f2      	bne.n	800aa74 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800aa8e:	4b33      	ldr	r3, [pc, #204]	@ (800ab5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800aa90:	695b      	ldr	r3, [r3, #20]
 800aa92:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800aa96:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800aa9a:	d158      	bne.n	800ab4e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800aa9c:	2303      	movs	r3, #3
 800aa9e:	e057      	b.n	800ab50 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800aaa0:	4b2e      	ldr	r3, [pc, #184]	@ (800ab5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800aaa2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aaa6:	4a2d      	ldr	r2, [pc, #180]	@ (800ab5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800aaa8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800aaac:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800aab0:	e04d      	b.n	800ab4e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800aab8:	d141      	bne.n	800ab3e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800aaba:	4b28      	ldr	r3, [pc, #160]	@ (800ab5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800aac2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800aac6:	d131      	bne.n	800ab2c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800aac8:	4b24      	ldr	r3, [pc, #144]	@ (800ab5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800aaca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aace:	4a23      	ldr	r2, [pc, #140]	@ (800ab5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800aad0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800aad4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800aad8:	4b20      	ldr	r3, [pc, #128]	@ (800ab5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800aada:	681b      	ldr	r3, [r3, #0]
 800aadc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800aae0:	4a1e      	ldr	r2, [pc, #120]	@ (800ab5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800aae2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800aae6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800aae8:	4b1d      	ldr	r3, [pc, #116]	@ (800ab60 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800aaea:	681b      	ldr	r3, [r3, #0]
 800aaec:	2232      	movs	r2, #50	@ 0x32
 800aaee:	fb02 f303 	mul.w	r3, r2, r3
 800aaf2:	4a1c      	ldr	r2, [pc, #112]	@ (800ab64 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800aaf4:	fba2 2303 	umull	r2, r3, r2, r3
 800aaf8:	0c9b      	lsrs	r3, r3, #18
 800aafa:	3301      	adds	r3, #1
 800aafc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800aafe:	e002      	b.n	800ab06 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800ab00:	68fb      	ldr	r3, [r7, #12]
 800ab02:	3b01      	subs	r3, #1
 800ab04:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800ab06:	4b15      	ldr	r3, [pc, #84]	@ (800ab5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ab08:	695b      	ldr	r3, [r3, #20]
 800ab0a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ab0e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ab12:	d102      	bne.n	800ab1a <HAL_PWREx_ControlVoltageScaling+0xfa>
 800ab14:	68fb      	ldr	r3, [r7, #12]
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	d1f2      	bne.n	800ab00 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800ab1a:	4b10      	ldr	r3, [pc, #64]	@ (800ab5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ab1c:	695b      	ldr	r3, [r3, #20]
 800ab1e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ab22:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ab26:	d112      	bne.n	800ab4e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800ab28:	2303      	movs	r3, #3
 800ab2a:	e011      	b.n	800ab50 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800ab2c:	4b0b      	ldr	r3, [pc, #44]	@ (800ab5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ab2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ab32:	4a0a      	ldr	r2, [pc, #40]	@ (800ab5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ab34:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ab38:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800ab3c:	e007      	b.n	800ab4e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800ab3e:	4b07      	ldr	r3, [pc, #28]	@ (800ab5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ab40:	681b      	ldr	r3, [r3, #0]
 800ab42:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800ab46:	4a05      	ldr	r2, [pc, #20]	@ (800ab5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ab48:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800ab4c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800ab4e:	2300      	movs	r3, #0
}
 800ab50:	4618      	mov	r0, r3
 800ab52:	3714      	adds	r7, #20
 800ab54:	46bd      	mov	sp, r7
 800ab56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab5a:	4770      	bx	lr
 800ab5c:	40007000 	.word	0x40007000
 800ab60:	2000001c 	.word	0x2000001c
 800ab64:	431bde83 	.word	0x431bde83

0800ab68 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800ab68:	b480      	push	{r7}
 800ab6a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800ab6c:	4b05      	ldr	r3, [pc, #20]	@ (800ab84 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800ab6e:	689b      	ldr	r3, [r3, #8]
 800ab70:	4a04      	ldr	r2, [pc, #16]	@ (800ab84 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800ab72:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800ab76:	6093      	str	r3, [r2, #8]
}
 800ab78:	bf00      	nop
 800ab7a:	46bd      	mov	sp, r7
 800ab7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab80:	4770      	bx	lr
 800ab82:	bf00      	nop
 800ab84:	40007000 	.word	0x40007000

0800ab88 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800ab88:	b580      	push	{r7, lr}
 800ab8a:	b088      	sub	sp, #32
 800ab8c:	af00      	add	r7, sp, #0
 800ab8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	2b00      	cmp	r3, #0
 800ab94:	d101      	bne.n	800ab9a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800ab96:	2301      	movs	r3, #1
 800ab98:	e2fe      	b.n	800b198 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	681b      	ldr	r3, [r3, #0]
 800ab9e:	f003 0301 	and.w	r3, r3, #1
 800aba2:	2b00      	cmp	r3, #0
 800aba4:	d075      	beq.n	800ac92 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800aba6:	4b97      	ldr	r3, [pc, #604]	@ (800ae04 <HAL_RCC_OscConfig+0x27c>)
 800aba8:	689b      	ldr	r3, [r3, #8]
 800abaa:	f003 030c 	and.w	r3, r3, #12
 800abae:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800abb0:	4b94      	ldr	r3, [pc, #592]	@ (800ae04 <HAL_RCC_OscConfig+0x27c>)
 800abb2:	68db      	ldr	r3, [r3, #12]
 800abb4:	f003 0303 	and.w	r3, r3, #3
 800abb8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800abba:	69bb      	ldr	r3, [r7, #24]
 800abbc:	2b0c      	cmp	r3, #12
 800abbe:	d102      	bne.n	800abc6 <HAL_RCC_OscConfig+0x3e>
 800abc0:	697b      	ldr	r3, [r7, #20]
 800abc2:	2b03      	cmp	r3, #3
 800abc4:	d002      	beq.n	800abcc <HAL_RCC_OscConfig+0x44>
 800abc6:	69bb      	ldr	r3, [r7, #24]
 800abc8:	2b08      	cmp	r3, #8
 800abca:	d10b      	bne.n	800abe4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800abcc:	4b8d      	ldr	r3, [pc, #564]	@ (800ae04 <HAL_RCC_OscConfig+0x27c>)
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800abd4:	2b00      	cmp	r3, #0
 800abd6:	d05b      	beq.n	800ac90 <HAL_RCC_OscConfig+0x108>
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	685b      	ldr	r3, [r3, #4]
 800abdc:	2b00      	cmp	r3, #0
 800abde:	d157      	bne.n	800ac90 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800abe0:	2301      	movs	r3, #1
 800abe2:	e2d9      	b.n	800b198 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	685b      	ldr	r3, [r3, #4]
 800abe8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800abec:	d106      	bne.n	800abfc <HAL_RCC_OscConfig+0x74>
 800abee:	4b85      	ldr	r3, [pc, #532]	@ (800ae04 <HAL_RCC_OscConfig+0x27c>)
 800abf0:	681b      	ldr	r3, [r3, #0]
 800abf2:	4a84      	ldr	r2, [pc, #528]	@ (800ae04 <HAL_RCC_OscConfig+0x27c>)
 800abf4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800abf8:	6013      	str	r3, [r2, #0]
 800abfa:	e01d      	b.n	800ac38 <HAL_RCC_OscConfig+0xb0>
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	685b      	ldr	r3, [r3, #4]
 800ac00:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800ac04:	d10c      	bne.n	800ac20 <HAL_RCC_OscConfig+0x98>
 800ac06:	4b7f      	ldr	r3, [pc, #508]	@ (800ae04 <HAL_RCC_OscConfig+0x27c>)
 800ac08:	681b      	ldr	r3, [r3, #0]
 800ac0a:	4a7e      	ldr	r2, [pc, #504]	@ (800ae04 <HAL_RCC_OscConfig+0x27c>)
 800ac0c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800ac10:	6013      	str	r3, [r2, #0]
 800ac12:	4b7c      	ldr	r3, [pc, #496]	@ (800ae04 <HAL_RCC_OscConfig+0x27c>)
 800ac14:	681b      	ldr	r3, [r3, #0]
 800ac16:	4a7b      	ldr	r2, [pc, #492]	@ (800ae04 <HAL_RCC_OscConfig+0x27c>)
 800ac18:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ac1c:	6013      	str	r3, [r2, #0]
 800ac1e:	e00b      	b.n	800ac38 <HAL_RCC_OscConfig+0xb0>
 800ac20:	4b78      	ldr	r3, [pc, #480]	@ (800ae04 <HAL_RCC_OscConfig+0x27c>)
 800ac22:	681b      	ldr	r3, [r3, #0]
 800ac24:	4a77      	ldr	r2, [pc, #476]	@ (800ae04 <HAL_RCC_OscConfig+0x27c>)
 800ac26:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ac2a:	6013      	str	r3, [r2, #0]
 800ac2c:	4b75      	ldr	r3, [pc, #468]	@ (800ae04 <HAL_RCC_OscConfig+0x27c>)
 800ac2e:	681b      	ldr	r3, [r3, #0]
 800ac30:	4a74      	ldr	r2, [pc, #464]	@ (800ae04 <HAL_RCC_OscConfig+0x27c>)
 800ac32:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800ac36:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	685b      	ldr	r3, [r3, #4]
 800ac3c:	2b00      	cmp	r3, #0
 800ac3e:	d013      	beq.n	800ac68 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ac40:	f7fc fc7a 	bl	8007538 <HAL_GetTick>
 800ac44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800ac46:	e008      	b.n	800ac5a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800ac48:	f7fc fc76 	bl	8007538 <HAL_GetTick>
 800ac4c:	4602      	mov	r2, r0
 800ac4e:	693b      	ldr	r3, [r7, #16]
 800ac50:	1ad3      	subs	r3, r2, r3
 800ac52:	2b64      	cmp	r3, #100	@ 0x64
 800ac54:	d901      	bls.n	800ac5a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800ac56:	2303      	movs	r3, #3
 800ac58:	e29e      	b.n	800b198 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800ac5a:	4b6a      	ldr	r3, [pc, #424]	@ (800ae04 <HAL_RCC_OscConfig+0x27c>)
 800ac5c:	681b      	ldr	r3, [r3, #0]
 800ac5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ac62:	2b00      	cmp	r3, #0
 800ac64:	d0f0      	beq.n	800ac48 <HAL_RCC_OscConfig+0xc0>
 800ac66:	e014      	b.n	800ac92 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ac68:	f7fc fc66 	bl	8007538 <HAL_GetTick>
 800ac6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800ac6e:	e008      	b.n	800ac82 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800ac70:	f7fc fc62 	bl	8007538 <HAL_GetTick>
 800ac74:	4602      	mov	r2, r0
 800ac76:	693b      	ldr	r3, [r7, #16]
 800ac78:	1ad3      	subs	r3, r2, r3
 800ac7a:	2b64      	cmp	r3, #100	@ 0x64
 800ac7c:	d901      	bls.n	800ac82 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800ac7e:	2303      	movs	r3, #3
 800ac80:	e28a      	b.n	800b198 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800ac82:	4b60      	ldr	r3, [pc, #384]	@ (800ae04 <HAL_RCC_OscConfig+0x27c>)
 800ac84:	681b      	ldr	r3, [r3, #0]
 800ac86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	d1f0      	bne.n	800ac70 <HAL_RCC_OscConfig+0xe8>
 800ac8e:	e000      	b.n	800ac92 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800ac90:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	681b      	ldr	r3, [r3, #0]
 800ac96:	f003 0302 	and.w	r3, r3, #2
 800ac9a:	2b00      	cmp	r3, #0
 800ac9c:	d075      	beq.n	800ad8a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800ac9e:	4b59      	ldr	r3, [pc, #356]	@ (800ae04 <HAL_RCC_OscConfig+0x27c>)
 800aca0:	689b      	ldr	r3, [r3, #8]
 800aca2:	f003 030c 	and.w	r3, r3, #12
 800aca6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800aca8:	4b56      	ldr	r3, [pc, #344]	@ (800ae04 <HAL_RCC_OscConfig+0x27c>)
 800acaa:	68db      	ldr	r3, [r3, #12]
 800acac:	f003 0303 	and.w	r3, r3, #3
 800acb0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800acb2:	69bb      	ldr	r3, [r7, #24]
 800acb4:	2b0c      	cmp	r3, #12
 800acb6:	d102      	bne.n	800acbe <HAL_RCC_OscConfig+0x136>
 800acb8:	697b      	ldr	r3, [r7, #20]
 800acba:	2b02      	cmp	r3, #2
 800acbc:	d002      	beq.n	800acc4 <HAL_RCC_OscConfig+0x13c>
 800acbe:	69bb      	ldr	r3, [r7, #24]
 800acc0:	2b04      	cmp	r3, #4
 800acc2:	d11f      	bne.n	800ad04 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800acc4:	4b4f      	ldr	r3, [pc, #316]	@ (800ae04 <HAL_RCC_OscConfig+0x27c>)
 800acc6:	681b      	ldr	r3, [r3, #0]
 800acc8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800accc:	2b00      	cmp	r3, #0
 800acce:	d005      	beq.n	800acdc <HAL_RCC_OscConfig+0x154>
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	68db      	ldr	r3, [r3, #12]
 800acd4:	2b00      	cmp	r3, #0
 800acd6:	d101      	bne.n	800acdc <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800acd8:	2301      	movs	r3, #1
 800acda:	e25d      	b.n	800b198 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800acdc:	4b49      	ldr	r3, [pc, #292]	@ (800ae04 <HAL_RCC_OscConfig+0x27c>)
 800acde:	685b      	ldr	r3, [r3, #4]
 800ace0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	691b      	ldr	r3, [r3, #16]
 800ace8:	061b      	lsls	r3, r3, #24
 800acea:	4946      	ldr	r1, [pc, #280]	@ (800ae04 <HAL_RCC_OscConfig+0x27c>)
 800acec:	4313      	orrs	r3, r2
 800acee:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800acf0:	4b45      	ldr	r3, [pc, #276]	@ (800ae08 <HAL_RCC_OscConfig+0x280>)
 800acf2:	681b      	ldr	r3, [r3, #0]
 800acf4:	4618      	mov	r0, r3
 800acf6:	f7fc fbd3 	bl	80074a0 <HAL_InitTick>
 800acfa:	4603      	mov	r3, r0
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	d043      	beq.n	800ad88 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800ad00:	2301      	movs	r3, #1
 800ad02:	e249      	b.n	800b198 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	68db      	ldr	r3, [r3, #12]
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	d023      	beq.n	800ad54 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800ad0c:	4b3d      	ldr	r3, [pc, #244]	@ (800ae04 <HAL_RCC_OscConfig+0x27c>)
 800ad0e:	681b      	ldr	r3, [r3, #0]
 800ad10:	4a3c      	ldr	r2, [pc, #240]	@ (800ae04 <HAL_RCC_OscConfig+0x27c>)
 800ad12:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ad16:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ad18:	f7fc fc0e 	bl	8007538 <HAL_GetTick>
 800ad1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800ad1e:	e008      	b.n	800ad32 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800ad20:	f7fc fc0a 	bl	8007538 <HAL_GetTick>
 800ad24:	4602      	mov	r2, r0
 800ad26:	693b      	ldr	r3, [r7, #16]
 800ad28:	1ad3      	subs	r3, r2, r3
 800ad2a:	2b02      	cmp	r3, #2
 800ad2c:	d901      	bls.n	800ad32 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800ad2e:	2303      	movs	r3, #3
 800ad30:	e232      	b.n	800b198 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800ad32:	4b34      	ldr	r3, [pc, #208]	@ (800ae04 <HAL_RCC_OscConfig+0x27c>)
 800ad34:	681b      	ldr	r3, [r3, #0]
 800ad36:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ad3a:	2b00      	cmp	r3, #0
 800ad3c:	d0f0      	beq.n	800ad20 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800ad3e:	4b31      	ldr	r3, [pc, #196]	@ (800ae04 <HAL_RCC_OscConfig+0x27c>)
 800ad40:	685b      	ldr	r3, [r3, #4]
 800ad42:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	691b      	ldr	r3, [r3, #16]
 800ad4a:	061b      	lsls	r3, r3, #24
 800ad4c:	492d      	ldr	r1, [pc, #180]	@ (800ae04 <HAL_RCC_OscConfig+0x27c>)
 800ad4e:	4313      	orrs	r3, r2
 800ad50:	604b      	str	r3, [r1, #4]
 800ad52:	e01a      	b.n	800ad8a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800ad54:	4b2b      	ldr	r3, [pc, #172]	@ (800ae04 <HAL_RCC_OscConfig+0x27c>)
 800ad56:	681b      	ldr	r3, [r3, #0]
 800ad58:	4a2a      	ldr	r2, [pc, #168]	@ (800ae04 <HAL_RCC_OscConfig+0x27c>)
 800ad5a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ad5e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ad60:	f7fc fbea 	bl	8007538 <HAL_GetTick>
 800ad64:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800ad66:	e008      	b.n	800ad7a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800ad68:	f7fc fbe6 	bl	8007538 <HAL_GetTick>
 800ad6c:	4602      	mov	r2, r0
 800ad6e:	693b      	ldr	r3, [r7, #16]
 800ad70:	1ad3      	subs	r3, r2, r3
 800ad72:	2b02      	cmp	r3, #2
 800ad74:	d901      	bls.n	800ad7a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800ad76:	2303      	movs	r3, #3
 800ad78:	e20e      	b.n	800b198 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800ad7a:	4b22      	ldr	r3, [pc, #136]	@ (800ae04 <HAL_RCC_OscConfig+0x27c>)
 800ad7c:	681b      	ldr	r3, [r3, #0]
 800ad7e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ad82:	2b00      	cmp	r3, #0
 800ad84:	d1f0      	bne.n	800ad68 <HAL_RCC_OscConfig+0x1e0>
 800ad86:	e000      	b.n	800ad8a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800ad88:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	681b      	ldr	r3, [r3, #0]
 800ad8e:	f003 0308 	and.w	r3, r3, #8
 800ad92:	2b00      	cmp	r3, #0
 800ad94:	d041      	beq.n	800ae1a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	695b      	ldr	r3, [r3, #20]
 800ad9a:	2b00      	cmp	r3, #0
 800ad9c:	d01c      	beq.n	800add8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800ad9e:	4b19      	ldr	r3, [pc, #100]	@ (800ae04 <HAL_RCC_OscConfig+0x27c>)
 800ada0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800ada4:	4a17      	ldr	r2, [pc, #92]	@ (800ae04 <HAL_RCC_OscConfig+0x27c>)
 800ada6:	f043 0301 	orr.w	r3, r3, #1
 800adaa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800adae:	f7fc fbc3 	bl	8007538 <HAL_GetTick>
 800adb2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800adb4:	e008      	b.n	800adc8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800adb6:	f7fc fbbf 	bl	8007538 <HAL_GetTick>
 800adba:	4602      	mov	r2, r0
 800adbc:	693b      	ldr	r3, [r7, #16]
 800adbe:	1ad3      	subs	r3, r2, r3
 800adc0:	2b02      	cmp	r3, #2
 800adc2:	d901      	bls.n	800adc8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800adc4:	2303      	movs	r3, #3
 800adc6:	e1e7      	b.n	800b198 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800adc8:	4b0e      	ldr	r3, [pc, #56]	@ (800ae04 <HAL_RCC_OscConfig+0x27c>)
 800adca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800adce:	f003 0302 	and.w	r3, r3, #2
 800add2:	2b00      	cmp	r3, #0
 800add4:	d0ef      	beq.n	800adb6 <HAL_RCC_OscConfig+0x22e>
 800add6:	e020      	b.n	800ae1a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800add8:	4b0a      	ldr	r3, [pc, #40]	@ (800ae04 <HAL_RCC_OscConfig+0x27c>)
 800adda:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800adde:	4a09      	ldr	r2, [pc, #36]	@ (800ae04 <HAL_RCC_OscConfig+0x27c>)
 800ade0:	f023 0301 	bic.w	r3, r3, #1
 800ade4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ade8:	f7fc fba6 	bl	8007538 <HAL_GetTick>
 800adec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800adee:	e00d      	b.n	800ae0c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800adf0:	f7fc fba2 	bl	8007538 <HAL_GetTick>
 800adf4:	4602      	mov	r2, r0
 800adf6:	693b      	ldr	r3, [r7, #16]
 800adf8:	1ad3      	subs	r3, r2, r3
 800adfa:	2b02      	cmp	r3, #2
 800adfc:	d906      	bls.n	800ae0c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800adfe:	2303      	movs	r3, #3
 800ae00:	e1ca      	b.n	800b198 <HAL_RCC_OscConfig+0x610>
 800ae02:	bf00      	nop
 800ae04:	40021000 	.word	0x40021000
 800ae08:	20000020 	.word	0x20000020
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800ae0c:	4b8c      	ldr	r3, [pc, #560]	@ (800b040 <HAL_RCC_OscConfig+0x4b8>)
 800ae0e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800ae12:	f003 0302 	and.w	r3, r3, #2
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	d1ea      	bne.n	800adf0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	681b      	ldr	r3, [r3, #0]
 800ae1e:	f003 0304 	and.w	r3, r3, #4
 800ae22:	2b00      	cmp	r3, #0
 800ae24:	f000 80a6 	beq.w	800af74 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800ae28:	2300      	movs	r3, #0
 800ae2a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800ae2c:	4b84      	ldr	r3, [pc, #528]	@ (800b040 <HAL_RCC_OscConfig+0x4b8>)
 800ae2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ae30:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ae34:	2b00      	cmp	r3, #0
 800ae36:	d101      	bne.n	800ae3c <HAL_RCC_OscConfig+0x2b4>
 800ae38:	2301      	movs	r3, #1
 800ae3a:	e000      	b.n	800ae3e <HAL_RCC_OscConfig+0x2b6>
 800ae3c:	2300      	movs	r3, #0
 800ae3e:	2b00      	cmp	r3, #0
 800ae40:	d00d      	beq.n	800ae5e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800ae42:	4b7f      	ldr	r3, [pc, #508]	@ (800b040 <HAL_RCC_OscConfig+0x4b8>)
 800ae44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ae46:	4a7e      	ldr	r2, [pc, #504]	@ (800b040 <HAL_RCC_OscConfig+0x4b8>)
 800ae48:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ae4c:	6593      	str	r3, [r2, #88]	@ 0x58
 800ae4e:	4b7c      	ldr	r3, [pc, #496]	@ (800b040 <HAL_RCC_OscConfig+0x4b8>)
 800ae50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ae52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ae56:	60fb      	str	r3, [r7, #12]
 800ae58:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800ae5a:	2301      	movs	r3, #1
 800ae5c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800ae5e:	4b79      	ldr	r3, [pc, #484]	@ (800b044 <HAL_RCC_OscConfig+0x4bc>)
 800ae60:	681b      	ldr	r3, [r3, #0]
 800ae62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ae66:	2b00      	cmp	r3, #0
 800ae68:	d118      	bne.n	800ae9c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800ae6a:	4b76      	ldr	r3, [pc, #472]	@ (800b044 <HAL_RCC_OscConfig+0x4bc>)
 800ae6c:	681b      	ldr	r3, [r3, #0]
 800ae6e:	4a75      	ldr	r2, [pc, #468]	@ (800b044 <HAL_RCC_OscConfig+0x4bc>)
 800ae70:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ae74:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800ae76:	f7fc fb5f 	bl	8007538 <HAL_GetTick>
 800ae7a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800ae7c:	e008      	b.n	800ae90 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800ae7e:	f7fc fb5b 	bl	8007538 <HAL_GetTick>
 800ae82:	4602      	mov	r2, r0
 800ae84:	693b      	ldr	r3, [r7, #16]
 800ae86:	1ad3      	subs	r3, r2, r3
 800ae88:	2b02      	cmp	r3, #2
 800ae8a:	d901      	bls.n	800ae90 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800ae8c:	2303      	movs	r3, #3
 800ae8e:	e183      	b.n	800b198 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800ae90:	4b6c      	ldr	r3, [pc, #432]	@ (800b044 <HAL_RCC_OscConfig+0x4bc>)
 800ae92:	681b      	ldr	r3, [r3, #0]
 800ae94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ae98:	2b00      	cmp	r3, #0
 800ae9a:	d0f0      	beq.n	800ae7e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	689b      	ldr	r3, [r3, #8]
 800aea0:	2b01      	cmp	r3, #1
 800aea2:	d108      	bne.n	800aeb6 <HAL_RCC_OscConfig+0x32e>
 800aea4:	4b66      	ldr	r3, [pc, #408]	@ (800b040 <HAL_RCC_OscConfig+0x4b8>)
 800aea6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800aeaa:	4a65      	ldr	r2, [pc, #404]	@ (800b040 <HAL_RCC_OscConfig+0x4b8>)
 800aeac:	f043 0301 	orr.w	r3, r3, #1
 800aeb0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800aeb4:	e024      	b.n	800af00 <HAL_RCC_OscConfig+0x378>
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	689b      	ldr	r3, [r3, #8]
 800aeba:	2b05      	cmp	r3, #5
 800aebc:	d110      	bne.n	800aee0 <HAL_RCC_OscConfig+0x358>
 800aebe:	4b60      	ldr	r3, [pc, #384]	@ (800b040 <HAL_RCC_OscConfig+0x4b8>)
 800aec0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800aec4:	4a5e      	ldr	r2, [pc, #376]	@ (800b040 <HAL_RCC_OscConfig+0x4b8>)
 800aec6:	f043 0304 	orr.w	r3, r3, #4
 800aeca:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800aece:	4b5c      	ldr	r3, [pc, #368]	@ (800b040 <HAL_RCC_OscConfig+0x4b8>)
 800aed0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800aed4:	4a5a      	ldr	r2, [pc, #360]	@ (800b040 <HAL_RCC_OscConfig+0x4b8>)
 800aed6:	f043 0301 	orr.w	r3, r3, #1
 800aeda:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800aede:	e00f      	b.n	800af00 <HAL_RCC_OscConfig+0x378>
 800aee0:	4b57      	ldr	r3, [pc, #348]	@ (800b040 <HAL_RCC_OscConfig+0x4b8>)
 800aee2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800aee6:	4a56      	ldr	r2, [pc, #344]	@ (800b040 <HAL_RCC_OscConfig+0x4b8>)
 800aee8:	f023 0301 	bic.w	r3, r3, #1
 800aeec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800aef0:	4b53      	ldr	r3, [pc, #332]	@ (800b040 <HAL_RCC_OscConfig+0x4b8>)
 800aef2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800aef6:	4a52      	ldr	r2, [pc, #328]	@ (800b040 <HAL_RCC_OscConfig+0x4b8>)
 800aef8:	f023 0304 	bic.w	r3, r3, #4
 800aefc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	689b      	ldr	r3, [r3, #8]
 800af04:	2b00      	cmp	r3, #0
 800af06:	d016      	beq.n	800af36 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800af08:	f7fc fb16 	bl	8007538 <HAL_GetTick>
 800af0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800af0e:	e00a      	b.n	800af26 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800af10:	f7fc fb12 	bl	8007538 <HAL_GetTick>
 800af14:	4602      	mov	r2, r0
 800af16:	693b      	ldr	r3, [r7, #16]
 800af18:	1ad3      	subs	r3, r2, r3
 800af1a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800af1e:	4293      	cmp	r3, r2
 800af20:	d901      	bls.n	800af26 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800af22:	2303      	movs	r3, #3
 800af24:	e138      	b.n	800b198 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800af26:	4b46      	ldr	r3, [pc, #280]	@ (800b040 <HAL_RCC_OscConfig+0x4b8>)
 800af28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800af2c:	f003 0302 	and.w	r3, r3, #2
 800af30:	2b00      	cmp	r3, #0
 800af32:	d0ed      	beq.n	800af10 <HAL_RCC_OscConfig+0x388>
 800af34:	e015      	b.n	800af62 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800af36:	f7fc faff 	bl	8007538 <HAL_GetTick>
 800af3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800af3c:	e00a      	b.n	800af54 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800af3e:	f7fc fafb 	bl	8007538 <HAL_GetTick>
 800af42:	4602      	mov	r2, r0
 800af44:	693b      	ldr	r3, [r7, #16]
 800af46:	1ad3      	subs	r3, r2, r3
 800af48:	f241 3288 	movw	r2, #5000	@ 0x1388
 800af4c:	4293      	cmp	r3, r2
 800af4e:	d901      	bls.n	800af54 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800af50:	2303      	movs	r3, #3
 800af52:	e121      	b.n	800b198 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800af54:	4b3a      	ldr	r3, [pc, #232]	@ (800b040 <HAL_RCC_OscConfig+0x4b8>)
 800af56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800af5a:	f003 0302 	and.w	r3, r3, #2
 800af5e:	2b00      	cmp	r3, #0
 800af60:	d1ed      	bne.n	800af3e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800af62:	7ffb      	ldrb	r3, [r7, #31]
 800af64:	2b01      	cmp	r3, #1
 800af66:	d105      	bne.n	800af74 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800af68:	4b35      	ldr	r3, [pc, #212]	@ (800b040 <HAL_RCC_OscConfig+0x4b8>)
 800af6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800af6c:	4a34      	ldr	r2, [pc, #208]	@ (800b040 <HAL_RCC_OscConfig+0x4b8>)
 800af6e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800af72:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	681b      	ldr	r3, [r3, #0]
 800af78:	f003 0320 	and.w	r3, r3, #32
 800af7c:	2b00      	cmp	r3, #0
 800af7e:	d03c      	beq.n	800affa <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	699b      	ldr	r3, [r3, #24]
 800af84:	2b00      	cmp	r3, #0
 800af86:	d01c      	beq.n	800afc2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800af88:	4b2d      	ldr	r3, [pc, #180]	@ (800b040 <HAL_RCC_OscConfig+0x4b8>)
 800af8a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800af8e:	4a2c      	ldr	r2, [pc, #176]	@ (800b040 <HAL_RCC_OscConfig+0x4b8>)
 800af90:	f043 0301 	orr.w	r3, r3, #1
 800af94:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800af98:	f7fc face 	bl	8007538 <HAL_GetTick>
 800af9c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800af9e:	e008      	b.n	800afb2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800afa0:	f7fc faca 	bl	8007538 <HAL_GetTick>
 800afa4:	4602      	mov	r2, r0
 800afa6:	693b      	ldr	r3, [r7, #16]
 800afa8:	1ad3      	subs	r3, r2, r3
 800afaa:	2b02      	cmp	r3, #2
 800afac:	d901      	bls.n	800afb2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800afae:	2303      	movs	r3, #3
 800afb0:	e0f2      	b.n	800b198 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800afb2:	4b23      	ldr	r3, [pc, #140]	@ (800b040 <HAL_RCC_OscConfig+0x4b8>)
 800afb4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800afb8:	f003 0302 	and.w	r3, r3, #2
 800afbc:	2b00      	cmp	r3, #0
 800afbe:	d0ef      	beq.n	800afa0 <HAL_RCC_OscConfig+0x418>
 800afc0:	e01b      	b.n	800affa <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800afc2:	4b1f      	ldr	r3, [pc, #124]	@ (800b040 <HAL_RCC_OscConfig+0x4b8>)
 800afc4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800afc8:	4a1d      	ldr	r2, [pc, #116]	@ (800b040 <HAL_RCC_OscConfig+0x4b8>)
 800afca:	f023 0301 	bic.w	r3, r3, #1
 800afce:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800afd2:	f7fc fab1 	bl	8007538 <HAL_GetTick>
 800afd6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800afd8:	e008      	b.n	800afec <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800afda:	f7fc faad 	bl	8007538 <HAL_GetTick>
 800afde:	4602      	mov	r2, r0
 800afe0:	693b      	ldr	r3, [r7, #16]
 800afe2:	1ad3      	subs	r3, r2, r3
 800afe4:	2b02      	cmp	r3, #2
 800afe6:	d901      	bls.n	800afec <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800afe8:	2303      	movs	r3, #3
 800afea:	e0d5      	b.n	800b198 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800afec:	4b14      	ldr	r3, [pc, #80]	@ (800b040 <HAL_RCC_OscConfig+0x4b8>)
 800afee:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800aff2:	f003 0302 	and.w	r3, r3, #2
 800aff6:	2b00      	cmp	r3, #0
 800aff8:	d1ef      	bne.n	800afda <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	69db      	ldr	r3, [r3, #28]
 800affe:	2b00      	cmp	r3, #0
 800b000:	f000 80c9 	beq.w	800b196 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800b004:	4b0e      	ldr	r3, [pc, #56]	@ (800b040 <HAL_RCC_OscConfig+0x4b8>)
 800b006:	689b      	ldr	r3, [r3, #8]
 800b008:	f003 030c 	and.w	r3, r3, #12
 800b00c:	2b0c      	cmp	r3, #12
 800b00e:	f000 8083 	beq.w	800b118 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	69db      	ldr	r3, [r3, #28]
 800b016:	2b02      	cmp	r3, #2
 800b018:	d15e      	bne.n	800b0d8 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b01a:	4b09      	ldr	r3, [pc, #36]	@ (800b040 <HAL_RCC_OscConfig+0x4b8>)
 800b01c:	681b      	ldr	r3, [r3, #0]
 800b01e:	4a08      	ldr	r2, [pc, #32]	@ (800b040 <HAL_RCC_OscConfig+0x4b8>)
 800b020:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b024:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b026:	f7fc fa87 	bl	8007538 <HAL_GetTick>
 800b02a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b02c:	e00c      	b.n	800b048 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b02e:	f7fc fa83 	bl	8007538 <HAL_GetTick>
 800b032:	4602      	mov	r2, r0
 800b034:	693b      	ldr	r3, [r7, #16]
 800b036:	1ad3      	subs	r3, r2, r3
 800b038:	2b02      	cmp	r3, #2
 800b03a:	d905      	bls.n	800b048 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800b03c:	2303      	movs	r3, #3
 800b03e:	e0ab      	b.n	800b198 <HAL_RCC_OscConfig+0x610>
 800b040:	40021000 	.word	0x40021000
 800b044:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b048:	4b55      	ldr	r3, [pc, #340]	@ (800b1a0 <HAL_RCC_OscConfig+0x618>)
 800b04a:	681b      	ldr	r3, [r3, #0]
 800b04c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b050:	2b00      	cmp	r3, #0
 800b052:	d1ec      	bne.n	800b02e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800b054:	4b52      	ldr	r3, [pc, #328]	@ (800b1a0 <HAL_RCC_OscConfig+0x618>)
 800b056:	68da      	ldr	r2, [r3, #12]
 800b058:	4b52      	ldr	r3, [pc, #328]	@ (800b1a4 <HAL_RCC_OscConfig+0x61c>)
 800b05a:	4013      	ands	r3, r2
 800b05c:	687a      	ldr	r2, [r7, #4]
 800b05e:	6a11      	ldr	r1, [r2, #32]
 800b060:	687a      	ldr	r2, [r7, #4]
 800b062:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800b064:	3a01      	subs	r2, #1
 800b066:	0112      	lsls	r2, r2, #4
 800b068:	4311      	orrs	r1, r2
 800b06a:	687a      	ldr	r2, [r7, #4]
 800b06c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800b06e:	0212      	lsls	r2, r2, #8
 800b070:	4311      	orrs	r1, r2
 800b072:	687a      	ldr	r2, [r7, #4]
 800b074:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800b076:	0852      	lsrs	r2, r2, #1
 800b078:	3a01      	subs	r2, #1
 800b07a:	0552      	lsls	r2, r2, #21
 800b07c:	4311      	orrs	r1, r2
 800b07e:	687a      	ldr	r2, [r7, #4]
 800b080:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800b082:	0852      	lsrs	r2, r2, #1
 800b084:	3a01      	subs	r2, #1
 800b086:	0652      	lsls	r2, r2, #25
 800b088:	4311      	orrs	r1, r2
 800b08a:	687a      	ldr	r2, [r7, #4]
 800b08c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800b08e:	06d2      	lsls	r2, r2, #27
 800b090:	430a      	orrs	r2, r1
 800b092:	4943      	ldr	r1, [pc, #268]	@ (800b1a0 <HAL_RCC_OscConfig+0x618>)
 800b094:	4313      	orrs	r3, r2
 800b096:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800b098:	4b41      	ldr	r3, [pc, #260]	@ (800b1a0 <HAL_RCC_OscConfig+0x618>)
 800b09a:	681b      	ldr	r3, [r3, #0]
 800b09c:	4a40      	ldr	r2, [pc, #256]	@ (800b1a0 <HAL_RCC_OscConfig+0x618>)
 800b09e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800b0a2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800b0a4:	4b3e      	ldr	r3, [pc, #248]	@ (800b1a0 <HAL_RCC_OscConfig+0x618>)
 800b0a6:	68db      	ldr	r3, [r3, #12]
 800b0a8:	4a3d      	ldr	r2, [pc, #244]	@ (800b1a0 <HAL_RCC_OscConfig+0x618>)
 800b0aa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800b0ae:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b0b0:	f7fc fa42 	bl	8007538 <HAL_GetTick>
 800b0b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b0b6:	e008      	b.n	800b0ca <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b0b8:	f7fc fa3e 	bl	8007538 <HAL_GetTick>
 800b0bc:	4602      	mov	r2, r0
 800b0be:	693b      	ldr	r3, [r7, #16]
 800b0c0:	1ad3      	subs	r3, r2, r3
 800b0c2:	2b02      	cmp	r3, #2
 800b0c4:	d901      	bls.n	800b0ca <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800b0c6:	2303      	movs	r3, #3
 800b0c8:	e066      	b.n	800b198 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b0ca:	4b35      	ldr	r3, [pc, #212]	@ (800b1a0 <HAL_RCC_OscConfig+0x618>)
 800b0cc:	681b      	ldr	r3, [r3, #0]
 800b0ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b0d2:	2b00      	cmp	r3, #0
 800b0d4:	d0f0      	beq.n	800b0b8 <HAL_RCC_OscConfig+0x530>
 800b0d6:	e05e      	b.n	800b196 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b0d8:	4b31      	ldr	r3, [pc, #196]	@ (800b1a0 <HAL_RCC_OscConfig+0x618>)
 800b0da:	681b      	ldr	r3, [r3, #0]
 800b0dc:	4a30      	ldr	r2, [pc, #192]	@ (800b1a0 <HAL_RCC_OscConfig+0x618>)
 800b0de:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b0e2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b0e4:	f7fc fa28 	bl	8007538 <HAL_GetTick>
 800b0e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b0ea:	e008      	b.n	800b0fe <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b0ec:	f7fc fa24 	bl	8007538 <HAL_GetTick>
 800b0f0:	4602      	mov	r2, r0
 800b0f2:	693b      	ldr	r3, [r7, #16]
 800b0f4:	1ad3      	subs	r3, r2, r3
 800b0f6:	2b02      	cmp	r3, #2
 800b0f8:	d901      	bls.n	800b0fe <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800b0fa:	2303      	movs	r3, #3
 800b0fc:	e04c      	b.n	800b198 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b0fe:	4b28      	ldr	r3, [pc, #160]	@ (800b1a0 <HAL_RCC_OscConfig+0x618>)
 800b100:	681b      	ldr	r3, [r3, #0]
 800b102:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b106:	2b00      	cmp	r3, #0
 800b108:	d1f0      	bne.n	800b0ec <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800b10a:	4b25      	ldr	r3, [pc, #148]	@ (800b1a0 <HAL_RCC_OscConfig+0x618>)
 800b10c:	68da      	ldr	r2, [r3, #12]
 800b10e:	4924      	ldr	r1, [pc, #144]	@ (800b1a0 <HAL_RCC_OscConfig+0x618>)
 800b110:	4b25      	ldr	r3, [pc, #148]	@ (800b1a8 <HAL_RCC_OscConfig+0x620>)
 800b112:	4013      	ands	r3, r2
 800b114:	60cb      	str	r3, [r1, #12]
 800b116:	e03e      	b.n	800b196 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	69db      	ldr	r3, [r3, #28]
 800b11c:	2b01      	cmp	r3, #1
 800b11e:	d101      	bne.n	800b124 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800b120:	2301      	movs	r3, #1
 800b122:	e039      	b.n	800b198 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800b124:	4b1e      	ldr	r3, [pc, #120]	@ (800b1a0 <HAL_RCC_OscConfig+0x618>)
 800b126:	68db      	ldr	r3, [r3, #12]
 800b128:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b12a:	697b      	ldr	r3, [r7, #20]
 800b12c:	f003 0203 	and.w	r2, r3, #3
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	6a1b      	ldr	r3, [r3, #32]
 800b134:	429a      	cmp	r2, r3
 800b136:	d12c      	bne.n	800b192 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800b138:	697b      	ldr	r3, [r7, #20]
 800b13a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b142:	3b01      	subs	r3, #1
 800b144:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b146:	429a      	cmp	r2, r3
 800b148:	d123      	bne.n	800b192 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800b14a:	697b      	ldr	r3, [r7, #20]
 800b14c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b154:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800b156:	429a      	cmp	r2, r3
 800b158:	d11b      	bne.n	800b192 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800b15a:	697b      	ldr	r3, [r7, #20]
 800b15c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b164:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800b166:	429a      	cmp	r2, r3
 800b168:	d113      	bne.n	800b192 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800b16a:	697b      	ldr	r3, [r7, #20]
 800b16c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b174:	085b      	lsrs	r3, r3, #1
 800b176:	3b01      	subs	r3, #1
 800b178:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800b17a:	429a      	cmp	r2, r3
 800b17c:	d109      	bne.n	800b192 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800b17e:	697b      	ldr	r3, [r7, #20]
 800b180:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b188:	085b      	lsrs	r3, r3, #1
 800b18a:	3b01      	subs	r3, #1
 800b18c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800b18e:	429a      	cmp	r2, r3
 800b190:	d001      	beq.n	800b196 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800b192:	2301      	movs	r3, #1
 800b194:	e000      	b.n	800b198 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800b196:	2300      	movs	r3, #0
}
 800b198:	4618      	mov	r0, r3
 800b19a:	3720      	adds	r7, #32
 800b19c:	46bd      	mov	sp, r7
 800b19e:	bd80      	pop	{r7, pc}
 800b1a0:	40021000 	.word	0x40021000
 800b1a4:	019f800c 	.word	0x019f800c
 800b1a8:	feeefffc 	.word	0xfeeefffc

0800b1ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800b1ac:	b580      	push	{r7, lr}
 800b1ae:	b086      	sub	sp, #24
 800b1b0:	af00      	add	r7, sp, #0
 800b1b2:	6078      	str	r0, [r7, #4]
 800b1b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800b1b6:	2300      	movs	r3, #0
 800b1b8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	2b00      	cmp	r3, #0
 800b1be:	d101      	bne.n	800b1c4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800b1c0:	2301      	movs	r3, #1
 800b1c2:	e11e      	b.n	800b402 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800b1c4:	4b91      	ldr	r3, [pc, #580]	@ (800b40c <HAL_RCC_ClockConfig+0x260>)
 800b1c6:	681b      	ldr	r3, [r3, #0]
 800b1c8:	f003 030f 	and.w	r3, r3, #15
 800b1cc:	683a      	ldr	r2, [r7, #0]
 800b1ce:	429a      	cmp	r2, r3
 800b1d0:	d910      	bls.n	800b1f4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b1d2:	4b8e      	ldr	r3, [pc, #568]	@ (800b40c <HAL_RCC_ClockConfig+0x260>)
 800b1d4:	681b      	ldr	r3, [r3, #0]
 800b1d6:	f023 020f 	bic.w	r2, r3, #15
 800b1da:	498c      	ldr	r1, [pc, #560]	@ (800b40c <HAL_RCC_ClockConfig+0x260>)
 800b1dc:	683b      	ldr	r3, [r7, #0]
 800b1de:	4313      	orrs	r3, r2
 800b1e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b1e2:	4b8a      	ldr	r3, [pc, #552]	@ (800b40c <HAL_RCC_ClockConfig+0x260>)
 800b1e4:	681b      	ldr	r3, [r3, #0]
 800b1e6:	f003 030f 	and.w	r3, r3, #15
 800b1ea:	683a      	ldr	r2, [r7, #0]
 800b1ec:	429a      	cmp	r2, r3
 800b1ee:	d001      	beq.n	800b1f4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800b1f0:	2301      	movs	r3, #1
 800b1f2:	e106      	b.n	800b402 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	681b      	ldr	r3, [r3, #0]
 800b1f8:	f003 0301 	and.w	r3, r3, #1
 800b1fc:	2b00      	cmp	r3, #0
 800b1fe:	d073      	beq.n	800b2e8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	685b      	ldr	r3, [r3, #4]
 800b204:	2b03      	cmp	r3, #3
 800b206:	d129      	bne.n	800b25c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b208:	4b81      	ldr	r3, [pc, #516]	@ (800b410 <HAL_RCC_ClockConfig+0x264>)
 800b20a:	681b      	ldr	r3, [r3, #0]
 800b20c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b210:	2b00      	cmp	r3, #0
 800b212:	d101      	bne.n	800b218 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800b214:	2301      	movs	r3, #1
 800b216:	e0f4      	b.n	800b402 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800b218:	f000 f99e 	bl	800b558 <RCC_GetSysClockFreqFromPLLSource>
 800b21c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800b21e:	693b      	ldr	r3, [r7, #16]
 800b220:	4a7c      	ldr	r2, [pc, #496]	@ (800b414 <HAL_RCC_ClockConfig+0x268>)
 800b222:	4293      	cmp	r3, r2
 800b224:	d93f      	bls.n	800b2a6 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800b226:	4b7a      	ldr	r3, [pc, #488]	@ (800b410 <HAL_RCC_ClockConfig+0x264>)
 800b228:	689b      	ldr	r3, [r3, #8]
 800b22a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800b22e:	2b00      	cmp	r3, #0
 800b230:	d009      	beq.n	800b246 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800b232:	687b      	ldr	r3, [r7, #4]
 800b234:	681b      	ldr	r3, [r3, #0]
 800b236:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800b23a:	2b00      	cmp	r3, #0
 800b23c:	d033      	beq.n	800b2a6 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800b242:	2b00      	cmp	r3, #0
 800b244:	d12f      	bne.n	800b2a6 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800b246:	4b72      	ldr	r3, [pc, #456]	@ (800b410 <HAL_RCC_ClockConfig+0x264>)
 800b248:	689b      	ldr	r3, [r3, #8]
 800b24a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b24e:	4a70      	ldr	r2, [pc, #448]	@ (800b410 <HAL_RCC_ClockConfig+0x264>)
 800b250:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b254:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800b256:	2380      	movs	r3, #128	@ 0x80
 800b258:	617b      	str	r3, [r7, #20]
 800b25a:	e024      	b.n	800b2a6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	685b      	ldr	r3, [r3, #4]
 800b260:	2b02      	cmp	r3, #2
 800b262:	d107      	bne.n	800b274 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800b264:	4b6a      	ldr	r3, [pc, #424]	@ (800b410 <HAL_RCC_ClockConfig+0x264>)
 800b266:	681b      	ldr	r3, [r3, #0]
 800b268:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b26c:	2b00      	cmp	r3, #0
 800b26e:	d109      	bne.n	800b284 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800b270:	2301      	movs	r3, #1
 800b272:	e0c6      	b.n	800b402 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b274:	4b66      	ldr	r3, [pc, #408]	@ (800b410 <HAL_RCC_ClockConfig+0x264>)
 800b276:	681b      	ldr	r3, [r3, #0]
 800b278:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b27c:	2b00      	cmp	r3, #0
 800b27e:	d101      	bne.n	800b284 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800b280:	2301      	movs	r3, #1
 800b282:	e0be      	b.n	800b402 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800b284:	f000 f8ce 	bl	800b424 <HAL_RCC_GetSysClockFreq>
 800b288:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800b28a:	693b      	ldr	r3, [r7, #16]
 800b28c:	4a61      	ldr	r2, [pc, #388]	@ (800b414 <HAL_RCC_ClockConfig+0x268>)
 800b28e:	4293      	cmp	r3, r2
 800b290:	d909      	bls.n	800b2a6 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800b292:	4b5f      	ldr	r3, [pc, #380]	@ (800b410 <HAL_RCC_ClockConfig+0x264>)
 800b294:	689b      	ldr	r3, [r3, #8]
 800b296:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b29a:	4a5d      	ldr	r2, [pc, #372]	@ (800b410 <HAL_RCC_ClockConfig+0x264>)
 800b29c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b2a0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800b2a2:	2380      	movs	r3, #128	@ 0x80
 800b2a4:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800b2a6:	4b5a      	ldr	r3, [pc, #360]	@ (800b410 <HAL_RCC_ClockConfig+0x264>)
 800b2a8:	689b      	ldr	r3, [r3, #8]
 800b2aa:	f023 0203 	bic.w	r2, r3, #3
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	685b      	ldr	r3, [r3, #4]
 800b2b2:	4957      	ldr	r1, [pc, #348]	@ (800b410 <HAL_RCC_ClockConfig+0x264>)
 800b2b4:	4313      	orrs	r3, r2
 800b2b6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b2b8:	f7fc f93e 	bl	8007538 <HAL_GetTick>
 800b2bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b2be:	e00a      	b.n	800b2d6 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b2c0:	f7fc f93a 	bl	8007538 <HAL_GetTick>
 800b2c4:	4602      	mov	r2, r0
 800b2c6:	68fb      	ldr	r3, [r7, #12]
 800b2c8:	1ad3      	subs	r3, r2, r3
 800b2ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b2ce:	4293      	cmp	r3, r2
 800b2d0:	d901      	bls.n	800b2d6 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800b2d2:	2303      	movs	r3, #3
 800b2d4:	e095      	b.n	800b402 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b2d6:	4b4e      	ldr	r3, [pc, #312]	@ (800b410 <HAL_RCC_ClockConfig+0x264>)
 800b2d8:	689b      	ldr	r3, [r3, #8]
 800b2da:	f003 020c 	and.w	r2, r3, #12
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	685b      	ldr	r3, [r3, #4]
 800b2e2:	009b      	lsls	r3, r3, #2
 800b2e4:	429a      	cmp	r2, r3
 800b2e6:	d1eb      	bne.n	800b2c0 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	681b      	ldr	r3, [r3, #0]
 800b2ec:	f003 0302 	and.w	r3, r3, #2
 800b2f0:	2b00      	cmp	r3, #0
 800b2f2:	d023      	beq.n	800b33c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	681b      	ldr	r3, [r3, #0]
 800b2f8:	f003 0304 	and.w	r3, r3, #4
 800b2fc:	2b00      	cmp	r3, #0
 800b2fe:	d005      	beq.n	800b30c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800b300:	4b43      	ldr	r3, [pc, #268]	@ (800b410 <HAL_RCC_ClockConfig+0x264>)
 800b302:	689b      	ldr	r3, [r3, #8]
 800b304:	4a42      	ldr	r2, [pc, #264]	@ (800b410 <HAL_RCC_ClockConfig+0x264>)
 800b306:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800b30a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	681b      	ldr	r3, [r3, #0]
 800b310:	f003 0308 	and.w	r3, r3, #8
 800b314:	2b00      	cmp	r3, #0
 800b316:	d007      	beq.n	800b328 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800b318:	4b3d      	ldr	r3, [pc, #244]	@ (800b410 <HAL_RCC_ClockConfig+0x264>)
 800b31a:	689b      	ldr	r3, [r3, #8]
 800b31c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800b320:	4a3b      	ldr	r2, [pc, #236]	@ (800b410 <HAL_RCC_ClockConfig+0x264>)
 800b322:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800b326:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b328:	4b39      	ldr	r3, [pc, #228]	@ (800b410 <HAL_RCC_ClockConfig+0x264>)
 800b32a:	689b      	ldr	r3, [r3, #8]
 800b32c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	689b      	ldr	r3, [r3, #8]
 800b334:	4936      	ldr	r1, [pc, #216]	@ (800b410 <HAL_RCC_ClockConfig+0x264>)
 800b336:	4313      	orrs	r3, r2
 800b338:	608b      	str	r3, [r1, #8]
 800b33a:	e008      	b.n	800b34e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800b33c:	697b      	ldr	r3, [r7, #20]
 800b33e:	2b80      	cmp	r3, #128	@ 0x80
 800b340:	d105      	bne.n	800b34e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800b342:	4b33      	ldr	r3, [pc, #204]	@ (800b410 <HAL_RCC_ClockConfig+0x264>)
 800b344:	689b      	ldr	r3, [r3, #8]
 800b346:	4a32      	ldr	r2, [pc, #200]	@ (800b410 <HAL_RCC_ClockConfig+0x264>)
 800b348:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b34c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800b34e:	4b2f      	ldr	r3, [pc, #188]	@ (800b40c <HAL_RCC_ClockConfig+0x260>)
 800b350:	681b      	ldr	r3, [r3, #0]
 800b352:	f003 030f 	and.w	r3, r3, #15
 800b356:	683a      	ldr	r2, [r7, #0]
 800b358:	429a      	cmp	r2, r3
 800b35a:	d21d      	bcs.n	800b398 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b35c:	4b2b      	ldr	r3, [pc, #172]	@ (800b40c <HAL_RCC_ClockConfig+0x260>)
 800b35e:	681b      	ldr	r3, [r3, #0]
 800b360:	f023 020f 	bic.w	r2, r3, #15
 800b364:	4929      	ldr	r1, [pc, #164]	@ (800b40c <HAL_RCC_ClockConfig+0x260>)
 800b366:	683b      	ldr	r3, [r7, #0]
 800b368:	4313      	orrs	r3, r2
 800b36a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800b36c:	f7fc f8e4 	bl	8007538 <HAL_GetTick>
 800b370:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b372:	e00a      	b.n	800b38a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b374:	f7fc f8e0 	bl	8007538 <HAL_GetTick>
 800b378:	4602      	mov	r2, r0
 800b37a:	68fb      	ldr	r3, [r7, #12]
 800b37c:	1ad3      	subs	r3, r2, r3
 800b37e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b382:	4293      	cmp	r3, r2
 800b384:	d901      	bls.n	800b38a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800b386:	2303      	movs	r3, #3
 800b388:	e03b      	b.n	800b402 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b38a:	4b20      	ldr	r3, [pc, #128]	@ (800b40c <HAL_RCC_ClockConfig+0x260>)
 800b38c:	681b      	ldr	r3, [r3, #0]
 800b38e:	f003 030f 	and.w	r3, r3, #15
 800b392:	683a      	ldr	r2, [r7, #0]
 800b394:	429a      	cmp	r2, r3
 800b396:	d1ed      	bne.n	800b374 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	681b      	ldr	r3, [r3, #0]
 800b39c:	f003 0304 	and.w	r3, r3, #4
 800b3a0:	2b00      	cmp	r3, #0
 800b3a2:	d008      	beq.n	800b3b6 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800b3a4:	4b1a      	ldr	r3, [pc, #104]	@ (800b410 <HAL_RCC_ClockConfig+0x264>)
 800b3a6:	689b      	ldr	r3, [r3, #8]
 800b3a8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800b3ac:	687b      	ldr	r3, [r7, #4]
 800b3ae:	68db      	ldr	r3, [r3, #12]
 800b3b0:	4917      	ldr	r1, [pc, #92]	@ (800b410 <HAL_RCC_ClockConfig+0x264>)
 800b3b2:	4313      	orrs	r3, r2
 800b3b4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	681b      	ldr	r3, [r3, #0]
 800b3ba:	f003 0308 	and.w	r3, r3, #8
 800b3be:	2b00      	cmp	r3, #0
 800b3c0:	d009      	beq.n	800b3d6 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800b3c2:	4b13      	ldr	r3, [pc, #76]	@ (800b410 <HAL_RCC_ClockConfig+0x264>)
 800b3c4:	689b      	ldr	r3, [r3, #8]
 800b3c6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	691b      	ldr	r3, [r3, #16]
 800b3ce:	00db      	lsls	r3, r3, #3
 800b3d0:	490f      	ldr	r1, [pc, #60]	@ (800b410 <HAL_RCC_ClockConfig+0x264>)
 800b3d2:	4313      	orrs	r3, r2
 800b3d4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800b3d6:	f000 f825 	bl	800b424 <HAL_RCC_GetSysClockFreq>
 800b3da:	4602      	mov	r2, r0
 800b3dc:	4b0c      	ldr	r3, [pc, #48]	@ (800b410 <HAL_RCC_ClockConfig+0x264>)
 800b3de:	689b      	ldr	r3, [r3, #8]
 800b3e0:	091b      	lsrs	r3, r3, #4
 800b3e2:	f003 030f 	and.w	r3, r3, #15
 800b3e6:	490c      	ldr	r1, [pc, #48]	@ (800b418 <HAL_RCC_ClockConfig+0x26c>)
 800b3e8:	5ccb      	ldrb	r3, [r1, r3]
 800b3ea:	f003 031f 	and.w	r3, r3, #31
 800b3ee:	fa22 f303 	lsr.w	r3, r2, r3
 800b3f2:	4a0a      	ldr	r2, [pc, #40]	@ (800b41c <HAL_RCC_ClockConfig+0x270>)
 800b3f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800b3f6:	4b0a      	ldr	r3, [pc, #40]	@ (800b420 <HAL_RCC_ClockConfig+0x274>)
 800b3f8:	681b      	ldr	r3, [r3, #0]
 800b3fa:	4618      	mov	r0, r3
 800b3fc:	f7fc f850 	bl	80074a0 <HAL_InitTick>
 800b400:	4603      	mov	r3, r0
}
 800b402:	4618      	mov	r0, r3
 800b404:	3718      	adds	r7, #24
 800b406:	46bd      	mov	sp, r7
 800b408:	bd80      	pop	{r7, pc}
 800b40a:	bf00      	nop
 800b40c:	40022000 	.word	0x40022000
 800b410:	40021000 	.word	0x40021000
 800b414:	04c4b400 	.word	0x04c4b400
 800b418:	08014370 	.word	0x08014370
 800b41c:	2000001c 	.word	0x2000001c
 800b420:	20000020 	.word	0x20000020

0800b424 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800b424:	b480      	push	{r7}
 800b426:	b087      	sub	sp, #28
 800b428:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800b42a:	4b2c      	ldr	r3, [pc, #176]	@ (800b4dc <HAL_RCC_GetSysClockFreq+0xb8>)
 800b42c:	689b      	ldr	r3, [r3, #8]
 800b42e:	f003 030c 	and.w	r3, r3, #12
 800b432:	2b04      	cmp	r3, #4
 800b434:	d102      	bne.n	800b43c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800b436:	4b2a      	ldr	r3, [pc, #168]	@ (800b4e0 <HAL_RCC_GetSysClockFreq+0xbc>)
 800b438:	613b      	str	r3, [r7, #16]
 800b43a:	e047      	b.n	800b4cc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800b43c:	4b27      	ldr	r3, [pc, #156]	@ (800b4dc <HAL_RCC_GetSysClockFreq+0xb8>)
 800b43e:	689b      	ldr	r3, [r3, #8]
 800b440:	f003 030c 	and.w	r3, r3, #12
 800b444:	2b08      	cmp	r3, #8
 800b446:	d102      	bne.n	800b44e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800b448:	4b26      	ldr	r3, [pc, #152]	@ (800b4e4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800b44a:	613b      	str	r3, [r7, #16]
 800b44c:	e03e      	b.n	800b4cc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800b44e:	4b23      	ldr	r3, [pc, #140]	@ (800b4dc <HAL_RCC_GetSysClockFreq+0xb8>)
 800b450:	689b      	ldr	r3, [r3, #8]
 800b452:	f003 030c 	and.w	r3, r3, #12
 800b456:	2b0c      	cmp	r3, #12
 800b458:	d136      	bne.n	800b4c8 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800b45a:	4b20      	ldr	r3, [pc, #128]	@ (800b4dc <HAL_RCC_GetSysClockFreq+0xb8>)
 800b45c:	68db      	ldr	r3, [r3, #12]
 800b45e:	f003 0303 	and.w	r3, r3, #3
 800b462:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800b464:	4b1d      	ldr	r3, [pc, #116]	@ (800b4dc <HAL_RCC_GetSysClockFreq+0xb8>)
 800b466:	68db      	ldr	r3, [r3, #12]
 800b468:	091b      	lsrs	r3, r3, #4
 800b46a:	f003 030f 	and.w	r3, r3, #15
 800b46e:	3301      	adds	r3, #1
 800b470:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800b472:	68fb      	ldr	r3, [r7, #12]
 800b474:	2b03      	cmp	r3, #3
 800b476:	d10c      	bne.n	800b492 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b478:	4a1a      	ldr	r2, [pc, #104]	@ (800b4e4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800b47a:	68bb      	ldr	r3, [r7, #8]
 800b47c:	fbb2 f3f3 	udiv	r3, r2, r3
 800b480:	4a16      	ldr	r2, [pc, #88]	@ (800b4dc <HAL_RCC_GetSysClockFreq+0xb8>)
 800b482:	68d2      	ldr	r2, [r2, #12]
 800b484:	0a12      	lsrs	r2, r2, #8
 800b486:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800b48a:	fb02 f303 	mul.w	r3, r2, r3
 800b48e:	617b      	str	r3, [r7, #20]
      break;
 800b490:	e00c      	b.n	800b4ac <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b492:	4a13      	ldr	r2, [pc, #76]	@ (800b4e0 <HAL_RCC_GetSysClockFreq+0xbc>)
 800b494:	68bb      	ldr	r3, [r7, #8]
 800b496:	fbb2 f3f3 	udiv	r3, r2, r3
 800b49a:	4a10      	ldr	r2, [pc, #64]	@ (800b4dc <HAL_RCC_GetSysClockFreq+0xb8>)
 800b49c:	68d2      	ldr	r2, [r2, #12]
 800b49e:	0a12      	lsrs	r2, r2, #8
 800b4a0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800b4a4:	fb02 f303 	mul.w	r3, r2, r3
 800b4a8:	617b      	str	r3, [r7, #20]
      break;
 800b4aa:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800b4ac:	4b0b      	ldr	r3, [pc, #44]	@ (800b4dc <HAL_RCC_GetSysClockFreq+0xb8>)
 800b4ae:	68db      	ldr	r3, [r3, #12]
 800b4b0:	0e5b      	lsrs	r3, r3, #25
 800b4b2:	f003 0303 	and.w	r3, r3, #3
 800b4b6:	3301      	adds	r3, #1
 800b4b8:	005b      	lsls	r3, r3, #1
 800b4ba:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800b4bc:	697a      	ldr	r2, [r7, #20]
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	fbb2 f3f3 	udiv	r3, r2, r3
 800b4c4:	613b      	str	r3, [r7, #16]
 800b4c6:	e001      	b.n	800b4cc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800b4c8:	2300      	movs	r3, #0
 800b4ca:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800b4cc:	693b      	ldr	r3, [r7, #16]
}
 800b4ce:	4618      	mov	r0, r3
 800b4d0:	371c      	adds	r7, #28
 800b4d2:	46bd      	mov	sp, r7
 800b4d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4d8:	4770      	bx	lr
 800b4da:	bf00      	nop
 800b4dc:	40021000 	.word	0x40021000
 800b4e0:	00f42400 	.word	0x00f42400
 800b4e4:	016e3600 	.word	0x016e3600

0800b4e8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b4e8:	b480      	push	{r7}
 800b4ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800b4ec:	4b03      	ldr	r3, [pc, #12]	@ (800b4fc <HAL_RCC_GetHCLKFreq+0x14>)
 800b4ee:	681b      	ldr	r3, [r3, #0]
}
 800b4f0:	4618      	mov	r0, r3
 800b4f2:	46bd      	mov	sp, r7
 800b4f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4f8:	4770      	bx	lr
 800b4fa:	bf00      	nop
 800b4fc:	2000001c 	.word	0x2000001c

0800b500 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b500:	b580      	push	{r7, lr}
 800b502:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800b504:	f7ff fff0 	bl	800b4e8 <HAL_RCC_GetHCLKFreq>
 800b508:	4602      	mov	r2, r0
 800b50a:	4b06      	ldr	r3, [pc, #24]	@ (800b524 <HAL_RCC_GetPCLK1Freq+0x24>)
 800b50c:	689b      	ldr	r3, [r3, #8]
 800b50e:	0a1b      	lsrs	r3, r3, #8
 800b510:	f003 0307 	and.w	r3, r3, #7
 800b514:	4904      	ldr	r1, [pc, #16]	@ (800b528 <HAL_RCC_GetPCLK1Freq+0x28>)
 800b516:	5ccb      	ldrb	r3, [r1, r3]
 800b518:	f003 031f 	and.w	r3, r3, #31
 800b51c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b520:	4618      	mov	r0, r3
 800b522:	bd80      	pop	{r7, pc}
 800b524:	40021000 	.word	0x40021000
 800b528:	08014380 	.word	0x08014380

0800b52c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b52c:	b580      	push	{r7, lr}
 800b52e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800b530:	f7ff ffda 	bl	800b4e8 <HAL_RCC_GetHCLKFreq>
 800b534:	4602      	mov	r2, r0
 800b536:	4b06      	ldr	r3, [pc, #24]	@ (800b550 <HAL_RCC_GetPCLK2Freq+0x24>)
 800b538:	689b      	ldr	r3, [r3, #8]
 800b53a:	0adb      	lsrs	r3, r3, #11
 800b53c:	f003 0307 	and.w	r3, r3, #7
 800b540:	4904      	ldr	r1, [pc, #16]	@ (800b554 <HAL_RCC_GetPCLK2Freq+0x28>)
 800b542:	5ccb      	ldrb	r3, [r1, r3]
 800b544:	f003 031f 	and.w	r3, r3, #31
 800b548:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b54c:	4618      	mov	r0, r3
 800b54e:	bd80      	pop	{r7, pc}
 800b550:	40021000 	.word	0x40021000
 800b554:	08014380 	.word	0x08014380

0800b558 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800b558:	b480      	push	{r7}
 800b55a:	b087      	sub	sp, #28
 800b55c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800b55e:	4b1e      	ldr	r3, [pc, #120]	@ (800b5d8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b560:	68db      	ldr	r3, [r3, #12]
 800b562:	f003 0303 	and.w	r3, r3, #3
 800b566:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800b568:	4b1b      	ldr	r3, [pc, #108]	@ (800b5d8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b56a:	68db      	ldr	r3, [r3, #12]
 800b56c:	091b      	lsrs	r3, r3, #4
 800b56e:	f003 030f 	and.w	r3, r3, #15
 800b572:	3301      	adds	r3, #1
 800b574:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800b576:	693b      	ldr	r3, [r7, #16]
 800b578:	2b03      	cmp	r3, #3
 800b57a:	d10c      	bne.n	800b596 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b57c:	4a17      	ldr	r2, [pc, #92]	@ (800b5dc <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800b57e:	68fb      	ldr	r3, [r7, #12]
 800b580:	fbb2 f3f3 	udiv	r3, r2, r3
 800b584:	4a14      	ldr	r2, [pc, #80]	@ (800b5d8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b586:	68d2      	ldr	r2, [r2, #12]
 800b588:	0a12      	lsrs	r2, r2, #8
 800b58a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800b58e:	fb02 f303 	mul.w	r3, r2, r3
 800b592:	617b      	str	r3, [r7, #20]
    break;
 800b594:	e00c      	b.n	800b5b0 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b596:	4a12      	ldr	r2, [pc, #72]	@ (800b5e0 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800b598:	68fb      	ldr	r3, [r7, #12]
 800b59a:	fbb2 f3f3 	udiv	r3, r2, r3
 800b59e:	4a0e      	ldr	r2, [pc, #56]	@ (800b5d8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b5a0:	68d2      	ldr	r2, [r2, #12]
 800b5a2:	0a12      	lsrs	r2, r2, #8
 800b5a4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800b5a8:	fb02 f303 	mul.w	r3, r2, r3
 800b5ac:	617b      	str	r3, [r7, #20]
    break;
 800b5ae:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800b5b0:	4b09      	ldr	r3, [pc, #36]	@ (800b5d8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b5b2:	68db      	ldr	r3, [r3, #12]
 800b5b4:	0e5b      	lsrs	r3, r3, #25
 800b5b6:	f003 0303 	and.w	r3, r3, #3
 800b5ba:	3301      	adds	r3, #1
 800b5bc:	005b      	lsls	r3, r3, #1
 800b5be:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800b5c0:	697a      	ldr	r2, [r7, #20]
 800b5c2:	68bb      	ldr	r3, [r7, #8]
 800b5c4:	fbb2 f3f3 	udiv	r3, r2, r3
 800b5c8:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800b5ca:	687b      	ldr	r3, [r7, #4]
}
 800b5cc:	4618      	mov	r0, r3
 800b5ce:	371c      	adds	r7, #28
 800b5d0:	46bd      	mov	sp, r7
 800b5d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5d6:	4770      	bx	lr
 800b5d8:	40021000 	.word	0x40021000
 800b5dc:	016e3600 	.word	0x016e3600
 800b5e0:	00f42400 	.word	0x00f42400

0800b5e4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b5e4:	b580      	push	{r7, lr}
 800b5e6:	b086      	sub	sp, #24
 800b5e8:	af00      	add	r7, sp, #0
 800b5ea:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800b5ec:	2300      	movs	r3, #0
 800b5ee:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800b5f0:	2300      	movs	r3, #0
 800b5f2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	681b      	ldr	r3, [r3, #0]
 800b5f8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800b5fc:	2b00      	cmp	r3, #0
 800b5fe:	f000 8098 	beq.w	800b732 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b602:	2300      	movs	r3, #0
 800b604:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800b606:	4b43      	ldr	r3, [pc, #268]	@ (800b714 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b608:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b60a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b60e:	2b00      	cmp	r3, #0
 800b610:	d10d      	bne.n	800b62e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b612:	4b40      	ldr	r3, [pc, #256]	@ (800b714 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b614:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b616:	4a3f      	ldr	r2, [pc, #252]	@ (800b714 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b618:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b61c:	6593      	str	r3, [r2, #88]	@ 0x58
 800b61e:	4b3d      	ldr	r3, [pc, #244]	@ (800b714 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b620:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b622:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b626:	60bb      	str	r3, [r7, #8]
 800b628:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800b62a:	2301      	movs	r3, #1
 800b62c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b62e:	4b3a      	ldr	r3, [pc, #232]	@ (800b718 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800b630:	681b      	ldr	r3, [r3, #0]
 800b632:	4a39      	ldr	r2, [pc, #228]	@ (800b718 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800b634:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b638:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800b63a:	f7fb ff7d 	bl	8007538 <HAL_GetTick>
 800b63e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b640:	e009      	b.n	800b656 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b642:	f7fb ff79 	bl	8007538 <HAL_GetTick>
 800b646:	4602      	mov	r2, r0
 800b648:	68fb      	ldr	r3, [r7, #12]
 800b64a:	1ad3      	subs	r3, r2, r3
 800b64c:	2b02      	cmp	r3, #2
 800b64e:	d902      	bls.n	800b656 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800b650:	2303      	movs	r3, #3
 800b652:	74fb      	strb	r3, [r7, #19]
        break;
 800b654:	e005      	b.n	800b662 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b656:	4b30      	ldr	r3, [pc, #192]	@ (800b718 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800b658:	681b      	ldr	r3, [r3, #0]
 800b65a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b65e:	2b00      	cmp	r3, #0
 800b660:	d0ef      	beq.n	800b642 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800b662:	7cfb      	ldrb	r3, [r7, #19]
 800b664:	2b00      	cmp	r3, #0
 800b666:	d159      	bne.n	800b71c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800b668:	4b2a      	ldr	r3, [pc, #168]	@ (800b714 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b66a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b66e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b672:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800b674:	697b      	ldr	r3, [r7, #20]
 800b676:	2b00      	cmp	r3, #0
 800b678:	d01e      	beq.n	800b6b8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b67e:	697a      	ldr	r2, [r7, #20]
 800b680:	429a      	cmp	r2, r3
 800b682:	d019      	beq.n	800b6b8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800b684:	4b23      	ldr	r3, [pc, #140]	@ (800b714 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b686:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b68a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b68e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800b690:	4b20      	ldr	r3, [pc, #128]	@ (800b714 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b692:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b696:	4a1f      	ldr	r2, [pc, #124]	@ (800b714 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b698:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b69c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800b6a0:	4b1c      	ldr	r3, [pc, #112]	@ (800b714 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b6a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b6a6:	4a1b      	ldr	r2, [pc, #108]	@ (800b714 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b6a8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b6ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800b6b0:	4a18      	ldr	r2, [pc, #96]	@ (800b714 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b6b2:	697b      	ldr	r3, [r7, #20]
 800b6b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800b6b8:	697b      	ldr	r3, [r7, #20]
 800b6ba:	f003 0301 	and.w	r3, r3, #1
 800b6be:	2b00      	cmp	r3, #0
 800b6c0:	d016      	beq.n	800b6f0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b6c2:	f7fb ff39 	bl	8007538 <HAL_GetTick>
 800b6c6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b6c8:	e00b      	b.n	800b6e2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b6ca:	f7fb ff35 	bl	8007538 <HAL_GetTick>
 800b6ce:	4602      	mov	r2, r0
 800b6d0:	68fb      	ldr	r3, [r7, #12]
 800b6d2:	1ad3      	subs	r3, r2, r3
 800b6d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b6d8:	4293      	cmp	r3, r2
 800b6da:	d902      	bls.n	800b6e2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800b6dc:	2303      	movs	r3, #3
 800b6de:	74fb      	strb	r3, [r7, #19]
            break;
 800b6e0:	e006      	b.n	800b6f0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b6e2:	4b0c      	ldr	r3, [pc, #48]	@ (800b714 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b6e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b6e8:	f003 0302 	and.w	r3, r3, #2
 800b6ec:	2b00      	cmp	r3, #0
 800b6ee:	d0ec      	beq.n	800b6ca <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800b6f0:	7cfb      	ldrb	r3, [r7, #19]
 800b6f2:	2b00      	cmp	r3, #0
 800b6f4:	d10b      	bne.n	800b70e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b6f6:	4b07      	ldr	r3, [pc, #28]	@ (800b714 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b6f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b6fc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b704:	4903      	ldr	r1, [pc, #12]	@ (800b714 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b706:	4313      	orrs	r3, r2
 800b708:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800b70c:	e008      	b.n	800b720 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800b70e:	7cfb      	ldrb	r3, [r7, #19]
 800b710:	74bb      	strb	r3, [r7, #18]
 800b712:	e005      	b.n	800b720 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800b714:	40021000 	.word	0x40021000
 800b718:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b71c:	7cfb      	ldrb	r3, [r7, #19]
 800b71e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800b720:	7c7b      	ldrb	r3, [r7, #17]
 800b722:	2b01      	cmp	r3, #1
 800b724:	d105      	bne.n	800b732 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b726:	4ba7      	ldr	r3, [pc, #668]	@ (800b9c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b728:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b72a:	4aa6      	ldr	r2, [pc, #664]	@ (800b9c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b72c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b730:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	681b      	ldr	r3, [r3, #0]
 800b736:	f003 0301 	and.w	r3, r3, #1
 800b73a:	2b00      	cmp	r3, #0
 800b73c:	d00a      	beq.n	800b754 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800b73e:	4ba1      	ldr	r3, [pc, #644]	@ (800b9c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b740:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b744:	f023 0203 	bic.w	r2, r3, #3
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	685b      	ldr	r3, [r3, #4]
 800b74c:	499d      	ldr	r1, [pc, #628]	@ (800b9c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b74e:	4313      	orrs	r3, r2
 800b750:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	681b      	ldr	r3, [r3, #0]
 800b758:	f003 0302 	and.w	r3, r3, #2
 800b75c:	2b00      	cmp	r3, #0
 800b75e:	d00a      	beq.n	800b776 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800b760:	4b98      	ldr	r3, [pc, #608]	@ (800b9c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b762:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b766:	f023 020c 	bic.w	r2, r3, #12
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	689b      	ldr	r3, [r3, #8]
 800b76e:	4995      	ldr	r1, [pc, #596]	@ (800b9c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b770:	4313      	orrs	r3, r2
 800b772:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	681b      	ldr	r3, [r3, #0]
 800b77a:	f003 0304 	and.w	r3, r3, #4
 800b77e:	2b00      	cmp	r3, #0
 800b780:	d00a      	beq.n	800b798 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800b782:	4b90      	ldr	r3, [pc, #576]	@ (800b9c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b784:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b788:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	68db      	ldr	r3, [r3, #12]
 800b790:	498c      	ldr	r1, [pc, #560]	@ (800b9c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b792:	4313      	orrs	r3, r2
 800b794:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	681b      	ldr	r3, [r3, #0]
 800b79c:	f003 0308 	and.w	r3, r3, #8
 800b7a0:	2b00      	cmp	r3, #0
 800b7a2:	d00a      	beq.n	800b7ba <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800b7a4:	4b87      	ldr	r3, [pc, #540]	@ (800b9c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b7a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b7aa:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	691b      	ldr	r3, [r3, #16]
 800b7b2:	4984      	ldr	r1, [pc, #528]	@ (800b9c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b7b4:	4313      	orrs	r3, r2
 800b7b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	681b      	ldr	r3, [r3, #0]
 800b7be:	f003 0310 	and.w	r3, r3, #16
 800b7c2:	2b00      	cmp	r3, #0
 800b7c4:	d00a      	beq.n	800b7dc <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800b7c6:	4b7f      	ldr	r3, [pc, #508]	@ (800b9c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b7c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b7cc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	695b      	ldr	r3, [r3, #20]
 800b7d4:	497b      	ldr	r1, [pc, #492]	@ (800b9c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b7d6:	4313      	orrs	r3, r2
 800b7d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800b7dc:	687b      	ldr	r3, [r7, #4]
 800b7de:	681b      	ldr	r3, [r3, #0]
 800b7e0:	f003 0320 	and.w	r3, r3, #32
 800b7e4:	2b00      	cmp	r3, #0
 800b7e6:	d00a      	beq.n	800b7fe <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800b7e8:	4b76      	ldr	r3, [pc, #472]	@ (800b9c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b7ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b7ee:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	699b      	ldr	r3, [r3, #24]
 800b7f6:	4973      	ldr	r1, [pc, #460]	@ (800b9c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b7f8:	4313      	orrs	r3, r2
 800b7fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	681b      	ldr	r3, [r3, #0]
 800b802:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b806:	2b00      	cmp	r3, #0
 800b808:	d00a      	beq.n	800b820 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800b80a:	4b6e      	ldr	r3, [pc, #440]	@ (800b9c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b80c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b810:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	69db      	ldr	r3, [r3, #28]
 800b818:	496a      	ldr	r1, [pc, #424]	@ (800b9c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b81a:	4313      	orrs	r3, r2
 800b81c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	681b      	ldr	r3, [r3, #0]
 800b824:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b828:	2b00      	cmp	r3, #0
 800b82a:	d00a      	beq.n	800b842 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800b82c:	4b65      	ldr	r3, [pc, #404]	@ (800b9c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b82e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b832:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	6a1b      	ldr	r3, [r3, #32]
 800b83a:	4962      	ldr	r1, [pc, #392]	@ (800b9c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b83c:	4313      	orrs	r3, r2
 800b83e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	681b      	ldr	r3, [r3, #0]
 800b846:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b84a:	2b00      	cmp	r3, #0
 800b84c:	d00a      	beq.n	800b864 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800b84e:	4b5d      	ldr	r3, [pc, #372]	@ (800b9c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b850:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b854:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b85c:	4959      	ldr	r1, [pc, #356]	@ (800b9c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b85e:	4313      	orrs	r3, r2
 800b860:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	681b      	ldr	r3, [r3, #0]
 800b868:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b86c:	2b00      	cmp	r3, #0
 800b86e:	d00a      	beq.n	800b886 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800b870:	4b54      	ldr	r3, [pc, #336]	@ (800b9c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b872:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b876:	f023 0203 	bic.w	r2, r3, #3
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b87e:	4951      	ldr	r1, [pc, #324]	@ (800b9c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b880:	4313      	orrs	r3, r2
 800b882:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	681b      	ldr	r3, [r3, #0]
 800b88a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b88e:	2b00      	cmp	r3, #0
 800b890:	d00a      	beq.n	800b8a8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800b892:	4b4c      	ldr	r3, [pc, #304]	@ (800b9c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b894:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b898:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b8a0:	4948      	ldr	r1, [pc, #288]	@ (800b9c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b8a2:	4313      	orrs	r3, r2
 800b8a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	681b      	ldr	r3, [r3, #0]
 800b8ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b8b0:	2b00      	cmp	r3, #0
 800b8b2:	d015      	beq.n	800b8e0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800b8b4:	4b43      	ldr	r3, [pc, #268]	@ (800b9c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b8b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b8ba:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b8c2:	4940      	ldr	r1, [pc, #256]	@ (800b9c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b8c4:	4313      	orrs	r3, r2
 800b8c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b8ce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b8d2:	d105      	bne.n	800b8e0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b8d4:	4b3b      	ldr	r3, [pc, #236]	@ (800b9c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b8d6:	68db      	ldr	r3, [r3, #12]
 800b8d8:	4a3a      	ldr	r2, [pc, #232]	@ (800b9c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b8da:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b8de:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	681b      	ldr	r3, [r3, #0]
 800b8e4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b8e8:	2b00      	cmp	r3, #0
 800b8ea:	d015      	beq.n	800b918 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800b8ec:	4b35      	ldr	r3, [pc, #212]	@ (800b9c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b8ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b8f2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b8fa:	4932      	ldr	r1, [pc, #200]	@ (800b9c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b8fc:	4313      	orrs	r3, r2
 800b8fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b906:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b90a:	d105      	bne.n	800b918 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b90c:	4b2d      	ldr	r3, [pc, #180]	@ (800b9c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b90e:	68db      	ldr	r3, [r3, #12]
 800b910:	4a2c      	ldr	r2, [pc, #176]	@ (800b9c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b912:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b916:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	681b      	ldr	r3, [r3, #0]
 800b91c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800b920:	2b00      	cmp	r3, #0
 800b922:	d015      	beq.n	800b950 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800b924:	4b27      	ldr	r3, [pc, #156]	@ (800b9c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b926:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b92a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800b92e:	687b      	ldr	r3, [r7, #4]
 800b930:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b932:	4924      	ldr	r1, [pc, #144]	@ (800b9c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b934:	4313      	orrs	r3, r2
 800b936:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b93e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b942:	d105      	bne.n	800b950 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b944:	4b1f      	ldr	r3, [pc, #124]	@ (800b9c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b946:	68db      	ldr	r3, [r3, #12]
 800b948:	4a1e      	ldr	r2, [pc, #120]	@ (800b9c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b94a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b94e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	681b      	ldr	r3, [r3, #0]
 800b954:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b958:	2b00      	cmp	r3, #0
 800b95a:	d015      	beq.n	800b988 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800b95c:	4b19      	ldr	r3, [pc, #100]	@ (800b9c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b95e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b962:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b96a:	4916      	ldr	r1, [pc, #88]	@ (800b9c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b96c:	4313      	orrs	r3, r2
 800b96e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b976:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b97a:	d105      	bne.n	800b988 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b97c:	4b11      	ldr	r3, [pc, #68]	@ (800b9c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b97e:	68db      	ldr	r3, [r3, #12]
 800b980:	4a10      	ldr	r2, [pc, #64]	@ (800b9c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b982:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b986:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	681b      	ldr	r3, [r3, #0]
 800b98c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b990:	2b00      	cmp	r3, #0
 800b992:	d019      	beq.n	800b9c8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800b994:	4b0b      	ldr	r3, [pc, #44]	@ (800b9c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b996:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b99a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b9a2:	4908      	ldr	r1, [pc, #32]	@ (800b9c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b9a4:	4313      	orrs	r3, r2
 800b9a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b9ae:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b9b2:	d109      	bne.n	800b9c8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b9b4:	4b03      	ldr	r3, [pc, #12]	@ (800b9c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b9b6:	68db      	ldr	r3, [r3, #12]
 800b9b8:	4a02      	ldr	r2, [pc, #8]	@ (800b9c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b9ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b9be:	60d3      	str	r3, [r2, #12]
 800b9c0:	e002      	b.n	800b9c8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800b9c2:	bf00      	nop
 800b9c4:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800b9c8:	687b      	ldr	r3, [r7, #4]
 800b9ca:	681b      	ldr	r3, [r3, #0]
 800b9cc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b9d0:	2b00      	cmp	r3, #0
 800b9d2:	d015      	beq.n	800ba00 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800b9d4:	4b29      	ldr	r3, [pc, #164]	@ (800ba7c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b9d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b9da:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b9e2:	4926      	ldr	r1, [pc, #152]	@ (800ba7c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b9e4:	4313      	orrs	r3, r2
 800b9e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b9ee:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b9f2:	d105      	bne.n	800ba00 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800b9f4:	4b21      	ldr	r3, [pc, #132]	@ (800ba7c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b9f6:	68db      	ldr	r3, [r3, #12]
 800b9f8:	4a20      	ldr	r2, [pc, #128]	@ (800ba7c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b9fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b9fe:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	681b      	ldr	r3, [r3, #0]
 800ba04:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800ba08:	2b00      	cmp	r3, #0
 800ba0a:	d015      	beq.n	800ba38 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800ba0c:	4b1b      	ldr	r3, [pc, #108]	@ (800ba7c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ba0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ba12:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ba1a:	4918      	ldr	r1, [pc, #96]	@ (800ba7c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ba1c:	4313      	orrs	r3, r2
 800ba1e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ba26:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ba2a:	d105      	bne.n	800ba38 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800ba2c:	4b13      	ldr	r3, [pc, #76]	@ (800ba7c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ba2e:	68db      	ldr	r3, [r3, #12]
 800ba30:	4a12      	ldr	r2, [pc, #72]	@ (800ba7c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ba32:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ba36:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	681b      	ldr	r3, [r3, #0]
 800ba3c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800ba40:	2b00      	cmp	r3, #0
 800ba42:	d015      	beq.n	800ba70 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800ba44:	4b0d      	ldr	r3, [pc, #52]	@ (800ba7c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ba46:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800ba4a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ba52:	490a      	ldr	r1, [pc, #40]	@ (800ba7c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ba54:	4313      	orrs	r3, r2
 800ba56:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ba5e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800ba62:	d105      	bne.n	800ba70 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ba64:	4b05      	ldr	r3, [pc, #20]	@ (800ba7c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ba66:	68db      	ldr	r3, [r3, #12]
 800ba68:	4a04      	ldr	r2, [pc, #16]	@ (800ba7c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ba6a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ba6e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800ba70:	7cbb      	ldrb	r3, [r7, #18]
}
 800ba72:	4618      	mov	r0, r3
 800ba74:	3718      	adds	r7, #24
 800ba76:	46bd      	mov	sp, r7
 800ba78:	bd80      	pop	{r7, pc}
 800ba7a:	bf00      	nop
 800ba7c:	40021000 	.word	0x40021000

0800ba80 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800ba80:	b580      	push	{r7, lr}
 800ba82:	b084      	sub	sp, #16
 800ba84:	af00      	add	r7, sp, #0
 800ba86:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	2b00      	cmp	r3, #0
 800ba8c:	d101      	bne.n	800ba92 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800ba8e:	2301      	movs	r3, #1
 800ba90:	e09d      	b.n	800bbce <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ba96:	2b00      	cmp	r3, #0
 800ba98:	d108      	bne.n	800baac <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ba9a:	687b      	ldr	r3, [r7, #4]
 800ba9c:	685b      	ldr	r3, [r3, #4]
 800ba9e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800baa2:	d009      	beq.n	800bab8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	2200      	movs	r2, #0
 800baa8:	61da      	str	r2, [r3, #28]
 800baaa:	e005      	b.n	800bab8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	2200      	movs	r2, #0
 800bab0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800bab2:	687b      	ldr	r3, [r7, #4]
 800bab4:	2200      	movs	r2, #0
 800bab6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	2200      	movs	r2, #0
 800babc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800bac4:	b2db      	uxtb	r3, r3
 800bac6:	2b00      	cmp	r3, #0
 800bac8:	d106      	bne.n	800bad8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	2200      	movs	r2, #0
 800bace:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800bad2:	6878      	ldr	r0, [r7, #4]
 800bad4:	f7fb f8f0 	bl	8006cb8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	2202      	movs	r2, #2
 800badc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	681b      	ldr	r3, [r3, #0]
 800bae4:	681a      	ldr	r2, [r3, #0]
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	681b      	ldr	r3, [r3, #0]
 800baea:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800baee:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	68db      	ldr	r3, [r3, #12]
 800baf4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800baf8:	d902      	bls.n	800bb00 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800bafa:	2300      	movs	r3, #0
 800bafc:	60fb      	str	r3, [r7, #12]
 800bafe:	e002      	b.n	800bb06 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800bb00:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800bb04:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	68db      	ldr	r3, [r3, #12]
 800bb0a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800bb0e:	d007      	beq.n	800bb20 <HAL_SPI_Init+0xa0>
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	68db      	ldr	r3, [r3, #12]
 800bb14:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800bb18:	d002      	beq.n	800bb20 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	2200      	movs	r2, #0
 800bb1e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	685b      	ldr	r3, [r3, #4]
 800bb24:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	689b      	ldr	r3, [r3, #8]
 800bb2c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800bb30:	431a      	orrs	r2, r3
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	691b      	ldr	r3, [r3, #16]
 800bb36:	f003 0302 	and.w	r3, r3, #2
 800bb3a:	431a      	orrs	r2, r3
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	695b      	ldr	r3, [r3, #20]
 800bb40:	f003 0301 	and.w	r3, r3, #1
 800bb44:	431a      	orrs	r2, r3
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	699b      	ldr	r3, [r3, #24]
 800bb4a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800bb4e:	431a      	orrs	r2, r3
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	69db      	ldr	r3, [r3, #28]
 800bb54:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800bb58:	431a      	orrs	r2, r3
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	6a1b      	ldr	r3, [r3, #32]
 800bb5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bb62:	ea42 0103 	orr.w	r1, r2, r3
 800bb66:	687b      	ldr	r3, [r7, #4]
 800bb68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bb6a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	681b      	ldr	r3, [r3, #0]
 800bb72:	430a      	orrs	r2, r1
 800bb74:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	699b      	ldr	r3, [r3, #24]
 800bb7a:	0c1b      	lsrs	r3, r3, #16
 800bb7c:	f003 0204 	and.w	r2, r3, #4
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bb84:	f003 0310 	and.w	r3, r3, #16
 800bb88:	431a      	orrs	r2, r3
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bb8e:	f003 0308 	and.w	r3, r3, #8
 800bb92:	431a      	orrs	r2, r3
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	68db      	ldr	r3, [r3, #12]
 800bb98:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800bb9c:	ea42 0103 	orr.w	r1, r2, r3
 800bba0:	68fb      	ldr	r3, [r7, #12]
 800bba2:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800bba6:	687b      	ldr	r3, [r7, #4]
 800bba8:	681b      	ldr	r3, [r3, #0]
 800bbaa:	430a      	orrs	r2, r1
 800bbac:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	681b      	ldr	r3, [r3, #0]
 800bbb2:	69da      	ldr	r2, [r3, #28]
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	681b      	ldr	r3, [r3, #0]
 800bbb8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800bbbc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800bbbe:	687b      	ldr	r3, [r7, #4]
 800bbc0:	2200      	movs	r2, #0
 800bbc2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	2201      	movs	r2, #1
 800bbc8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800bbcc:	2300      	movs	r3, #0
}
 800bbce:	4618      	mov	r0, r3
 800bbd0:	3710      	adds	r7, #16
 800bbd2:	46bd      	mov	sp, r7
 800bbd4:	bd80      	pop	{r7, pc}

0800bbd6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800bbd6:	b580      	push	{r7, lr}
 800bbd8:	b088      	sub	sp, #32
 800bbda:	af00      	add	r7, sp, #0
 800bbdc:	60f8      	str	r0, [r7, #12]
 800bbde:	60b9      	str	r1, [r7, #8]
 800bbe0:	603b      	str	r3, [r7, #0]
 800bbe2:	4613      	mov	r3, r2
 800bbe4:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800bbe6:	f7fb fca7 	bl	8007538 <HAL_GetTick>
 800bbea:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800bbec:	88fb      	ldrh	r3, [r7, #6]
 800bbee:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800bbf0:	68fb      	ldr	r3, [r7, #12]
 800bbf2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800bbf6:	b2db      	uxtb	r3, r3
 800bbf8:	2b01      	cmp	r3, #1
 800bbfa:	d001      	beq.n	800bc00 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800bbfc:	2302      	movs	r3, #2
 800bbfe:	e15c      	b.n	800beba <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 800bc00:	68bb      	ldr	r3, [r7, #8]
 800bc02:	2b00      	cmp	r3, #0
 800bc04:	d002      	beq.n	800bc0c <HAL_SPI_Transmit+0x36>
 800bc06:	88fb      	ldrh	r3, [r7, #6]
 800bc08:	2b00      	cmp	r3, #0
 800bc0a:	d101      	bne.n	800bc10 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800bc0c:	2301      	movs	r3, #1
 800bc0e:	e154      	b.n	800beba <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800bc10:	68fb      	ldr	r3, [r7, #12]
 800bc12:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800bc16:	2b01      	cmp	r3, #1
 800bc18:	d101      	bne.n	800bc1e <HAL_SPI_Transmit+0x48>
 800bc1a:	2302      	movs	r3, #2
 800bc1c:	e14d      	b.n	800beba <HAL_SPI_Transmit+0x2e4>
 800bc1e:	68fb      	ldr	r3, [r7, #12]
 800bc20:	2201      	movs	r2, #1
 800bc22:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800bc26:	68fb      	ldr	r3, [r7, #12]
 800bc28:	2203      	movs	r2, #3
 800bc2a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800bc2e:	68fb      	ldr	r3, [r7, #12]
 800bc30:	2200      	movs	r2, #0
 800bc32:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800bc34:	68fb      	ldr	r3, [r7, #12]
 800bc36:	68ba      	ldr	r2, [r7, #8]
 800bc38:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800bc3a:	68fb      	ldr	r3, [r7, #12]
 800bc3c:	88fa      	ldrh	r2, [r7, #6]
 800bc3e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800bc40:	68fb      	ldr	r3, [r7, #12]
 800bc42:	88fa      	ldrh	r2, [r7, #6]
 800bc44:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800bc46:	68fb      	ldr	r3, [r7, #12]
 800bc48:	2200      	movs	r2, #0
 800bc4a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800bc4c:	68fb      	ldr	r3, [r7, #12]
 800bc4e:	2200      	movs	r2, #0
 800bc50:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800bc54:	68fb      	ldr	r3, [r7, #12]
 800bc56:	2200      	movs	r2, #0
 800bc58:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800bc5c:	68fb      	ldr	r3, [r7, #12]
 800bc5e:	2200      	movs	r2, #0
 800bc60:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800bc62:	68fb      	ldr	r3, [r7, #12]
 800bc64:	2200      	movs	r2, #0
 800bc66:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800bc68:	68fb      	ldr	r3, [r7, #12]
 800bc6a:	689b      	ldr	r3, [r3, #8]
 800bc6c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bc70:	d10f      	bne.n	800bc92 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800bc72:	68fb      	ldr	r3, [r7, #12]
 800bc74:	681b      	ldr	r3, [r3, #0]
 800bc76:	681a      	ldr	r2, [r3, #0]
 800bc78:	68fb      	ldr	r3, [r7, #12]
 800bc7a:	681b      	ldr	r3, [r3, #0]
 800bc7c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800bc80:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800bc82:	68fb      	ldr	r3, [r7, #12]
 800bc84:	681b      	ldr	r3, [r3, #0]
 800bc86:	681a      	ldr	r2, [r3, #0]
 800bc88:	68fb      	ldr	r3, [r7, #12]
 800bc8a:	681b      	ldr	r3, [r3, #0]
 800bc8c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800bc90:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800bc92:	68fb      	ldr	r3, [r7, #12]
 800bc94:	681b      	ldr	r3, [r3, #0]
 800bc96:	681b      	ldr	r3, [r3, #0]
 800bc98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bc9c:	2b40      	cmp	r3, #64	@ 0x40
 800bc9e:	d007      	beq.n	800bcb0 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800bca0:	68fb      	ldr	r3, [r7, #12]
 800bca2:	681b      	ldr	r3, [r3, #0]
 800bca4:	681a      	ldr	r2, [r3, #0]
 800bca6:	68fb      	ldr	r3, [r7, #12]
 800bca8:	681b      	ldr	r3, [r3, #0]
 800bcaa:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800bcae:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800bcb0:	68fb      	ldr	r3, [r7, #12]
 800bcb2:	68db      	ldr	r3, [r3, #12]
 800bcb4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800bcb8:	d952      	bls.n	800bd60 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800bcba:	68fb      	ldr	r3, [r7, #12]
 800bcbc:	685b      	ldr	r3, [r3, #4]
 800bcbe:	2b00      	cmp	r3, #0
 800bcc0:	d002      	beq.n	800bcc8 <HAL_SPI_Transmit+0xf2>
 800bcc2:	8b7b      	ldrh	r3, [r7, #26]
 800bcc4:	2b01      	cmp	r3, #1
 800bcc6:	d145      	bne.n	800bd54 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800bcc8:	68fb      	ldr	r3, [r7, #12]
 800bcca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bccc:	881a      	ldrh	r2, [r3, #0]
 800bcce:	68fb      	ldr	r3, [r7, #12]
 800bcd0:	681b      	ldr	r3, [r3, #0]
 800bcd2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800bcd4:	68fb      	ldr	r3, [r7, #12]
 800bcd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bcd8:	1c9a      	adds	r2, r3, #2
 800bcda:	68fb      	ldr	r3, [r7, #12]
 800bcdc:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800bcde:	68fb      	ldr	r3, [r7, #12]
 800bce0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800bce2:	b29b      	uxth	r3, r3
 800bce4:	3b01      	subs	r3, #1
 800bce6:	b29a      	uxth	r2, r3
 800bce8:	68fb      	ldr	r3, [r7, #12]
 800bcea:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800bcec:	e032      	b.n	800bd54 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800bcee:	68fb      	ldr	r3, [r7, #12]
 800bcf0:	681b      	ldr	r3, [r3, #0]
 800bcf2:	689b      	ldr	r3, [r3, #8]
 800bcf4:	f003 0302 	and.w	r3, r3, #2
 800bcf8:	2b02      	cmp	r3, #2
 800bcfa:	d112      	bne.n	800bd22 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800bcfc:	68fb      	ldr	r3, [r7, #12]
 800bcfe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bd00:	881a      	ldrh	r2, [r3, #0]
 800bd02:	68fb      	ldr	r3, [r7, #12]
 800bd04:	681b      	ldr	r3, [r3, #0]
 800bd06:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800bd08:	68fb      	ldr	r3, [r7, #12]
 800bd0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bd0c:	1c9a      	adds	r2, r3, #2
 800bd0e:	68fb      	ldr	r3, [r7, #12]
 800bd10:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800bd12:	68fb      	ldr	r3, [r7, #12]
 800bd14:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800bd16:	b29b      	uxth	r3, r3
 800bd18:	3b01      	subs	r3, #1
 800bd1a:	b29a      	uxth	r2, r3
 800bd1c:	68fb      	ldr	r3, [r7, #12]
 800bd1e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800bd20:	e018      	b.n	800bd54 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800bd22:	f7fb fc09 	bl	8007538 <HAL_GetTick>
 800bd26:	4602      	mov	r2, r0
 800bd28:	69fb      	ldr	r3, [r7, #28]
 800bd2a:	1ad3      	subs	r3, r2, r3
 800bd2c:	683a      	ldr	r2, [r7, #0]
 800bd2e:	429a      	cmp	r2, r3
 800bd30:	d803      	bhi.n	800bd3a <HAL_SPI_Transmit+0x164>
 800bd32:	683b      	ldr	r3, [r7, #0]
 800bd34:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800bd38:	d102      	bne.n	800bd40 <HAL_SPI_Transmit+0x16a>
 800bd3a:	683b      	ldr	r3, [r7, #0]
 800bd3c:	2b00      	cmp	r3, #0
 800bd3e:	d109      	bne.n	800bd54 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800bd40:	68fb      	ldr	r3, [r7, #12]
 800bd42:	2201      	movs	r2, #1
 800bd44:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800bd48:	68fb      	ldr	r3, [r7, #12]
 800bd4a:	2200      	movs	r2, #0
 800bd4c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800bd50:	2303      	movs	r3, #3
 800bd52:	e0b2      	b.n	800beba <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800bd54:	68fb      	ldr	r3, [r7, #12]
 800bd56:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800bd58:	b29b      	uxth	r3, r3
 800bd5a:	2b00      	cmp	r3, #0
 800bd5c:	d1c7      	bne.n	800bcee <HAL_SPI_Transmit+0x118>
 800bd5e:	e083      	b.n	800be68 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800bd60:	68fb      	ldr	r3, [r7, #12]
 800bd62:	685b      	ldr	r3, [r3, #4]
 800bd64:	2b00      	cmp	r3, #0
 800bd66:	d002      	beq.n	800bd6e <HAL_SPI_Transmit+0x198>
 800bd68:	8b7b      	ldrh	r3, [r7, #26]
 800bd6a:	2b01      	cmp	r3, #1
 800bd6c:	d177      	bne.n	800be5e <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800bd6e:	68fb      	ldr	r3, [r7, #12]
 800bd70:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800bd72:	b29b      	uxth	r3, r3
 800bd74:	2b01      	cmp	r3, #1
 800bd76:	d912      	bls.n	800bd9e <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800bd78:	68fb      	ldr	r3, [r7, #12]
 800bd7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bd7c:	881a      	ldrh	r2, [r3, #0]
 800bd7e:	68fb      	ldr	r3, [r7, #12]
 800bd80:	681b      	ldr	r3, [r3, #0]
 800bd82:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800bd84:	68fb      	ldr	r3, [r7, #12]
 800bd86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bd88:	1c9a      	adds	r2, r3, #2
 800bd8a:	68fb      	ldr	r3, [r7, #12]
 800bd8c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800bd8e:	68fb      	ldr	r3, [r7, #12]
 800bd90:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800bd92:	b29b      	uxth	r3, r3
 800bd94:	3b02      	subs	r3, #2
 800bd96:	b29a      	uxth	r2, r3
 800bd98:	68fb      	ldr	r3, [r7, #12]
 800bd9a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800bd9c:	e05f      	b.n	800be5e <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800bd9e:	68fb      	ldr	r3, [r7, #12]
 800bda0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800bda2:	68fb      	ldr	r3, [r7, #12]
 800bda4:	681b      	ldr	r3, [r3, #0]
 800bda6:	330c      	adds	r3, #12
 800bda8:	7812      	ldrb	r2, [r2, #0]
 800bdaa:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800bdac:	68fb      	ldr	r3, [r7, #12]
 800bdae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bdb0:	1c5a      	adds	r2, r3, #1
 800bdb2:	68fb      	ldr	r3, [r7, #12]
 800bdb4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800bdb6:	68fb      	ldr	r3, [r7, #12]
 800bdb8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800bdba:	b29b      	uxth	r3, r3
 800bdbc:	3b01      	subs	r3, #1
 800bdbe:	b29a      	uxth	r2, r3
 800bdc0:	68fb      	ldr	r3, [r7, #12]
 800bdc2:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800bdc4:	e04b      	b.n	800be5e <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800bdc6:	68fb      	ldr	r3, [r7, #12]
 800bdc8:	681b      	ldr	r3, [r3, #0]
 800bdca:	689b      	ldr	r3, [r3, #8]
 800bdcc:	f003 0302 	and.w	r3, r3, #2
 800bdd0:	2b02      	cmp	r3, #2
 800bdd2:	d12b      	bne.n	800be2c <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 800bdd4:	68fb      	ldr	r3, [r7, #12]
 800bdd6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800bdd8:	b29b      	uxth	r3, r3
 800bdda:	2b01      	cmp	r3, #1
 800bddc:	d912      	bls.n	800be04 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800bdde:	68fb      	ldr	r3, [r7, #12]
 800bde0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bde2:	881a      	ldrh	r2, [r3, #0]
 800bde4:	68fb      	ldr	r3, [r7, #12]
 800bde6:	681b      	ldr	r3, [r3, #0]
 800bde8:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800bdea:	68fb      	ldr	r3, [r7, #12]
 800bdec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bdee:	1c9a      	adds	r2, r3, #2
 800bdf0:	68fb      	ldr	r3, [r7, #12]
 800bdf2:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800bdf4:	68fb      	ldr	r3, [r7, #12]
 800bdf6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800bdf8:	b29b      	uxth	r3, r3
 800bdfa:	3b02      	subs	r3, #2
 800bdfc:	b29a      	uxth	r2, r3
 800bdfe:	68fb      	ldr	r3, [r7, #12]
 800be00:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800be02:	e02c      	b.n	800be5e <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800be04:	68fb      	ldr	r3, [r7, #12]
 800be06:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800be08:	68fb      	ldr	r3, [r7, #12]
 800be0a:	681b      	ldr	r3, [r3, #0]
 800be0c:	330c      	adds	r3, #12
 800be0e:	7812      	ldrb	r2, [r2, #0]
 800be10:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800be12:	68fb      	ldr	r3, [r7, #12]
 800be14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800be16:	1c5a      	adds	r2, r3, #1
 800be18:	68fb      	ldr	r3, [r7, #12]
 800be1a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800be1c:	68fb      	ldr	r3, [r7, #12]
 800be1e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800be20:	b29b      	uxth	r3, r3
 800be22:	3b01      	subs	r3, #1
 800be24:	b29a      	uxth	r2, r3
 800be26:	68fb      	ldr	r3, [r7, #12]
 800be28:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800be2a:	e018      	b.n	800be5e <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800be2c:	f7fb fb84 	bl	8007538 <HAL_GetTick>
 800be30:	4602      	mov	r2, r0
 800be32:	69fb      	ldr	r3, [r7, #28]
 800be34:	1ad3      	subs	r3, r2, r3
 800be36:	683a      	ldr	r2, [r7, #0]
 800be38:	429a      	cmp	r2, r3
 800be3a:	d803      	bhi.n	800be44 <HAL_SPI_Transmit+0x26e>
 800be3c:	683b      	ldr	r3, [r7, #0]
 800be3e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800be42:	d102      	bne.n	800be4a <HAL_SPI_Transmit+0x274>
 800be44:	683b      	ldr	r3, [r7, #0]
 800be46:	2b00      	cmp	r3, #0
 800be48:	d109      	bne.n	800be5e <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800be4a:	68fb      	ldr	r3, [r7, #12]
 800be4c:	2201      	movs	r2, #1
 800be4e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800be52:	68fb      	ldr	r3, [r7, #12]
 800be54:	2200      	movs	r2, #0
 800be56:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800be5a:	2303      	movs	r3, #3
 800be5c:	e02d      	b.n	800beba <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800be5e:	68fb      	ldr	r3, [r7, #12]
 800be60:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800be62:	b29b      	uxth	r3, r3
 800be64:	2b00      	cmp	r3, #0
 800be66:	d1ae      	bne.n	800bdc6 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800be68:	69fa      	ldr	r2, [r7, #28]
 800be6a:	6839      	ldr	r1, [r7, #0]
 800be6c:	68f8      	ldr	r0, [r7, #12]
 800be6e:	f000 fcf5 	bl	800c85c <SPI_EndRxTxTransaction>
 800be72:	4603      	mov	r3, r0
 800be74:	2b00      	cmp	r3, #0
 800be76:	d002      	beq.n	800be7e <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800be78:	68fb      	ldr	r3, [r7, #12]
 800be7a:	2220      	movs	r2, #32
 800be7c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800be7e:	68fb      	ldr	r3, [r7, #12]
 800be80:	689b      	ldr	r3, [r3, #8]
 800be82:	2b00      	cmp	r3, #0
 800be84:	d10a      	bne.n	800be9c <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800be86:	2300      	movs	r3, #0
 800be88:	617b      	str	r3, [r7, #20]
 800be8a:	68fb      	ldr	r3, [r7, #12]
 800be8c:	681b      	ldr	r3, [r3, #0]
 800be8e:	68db      	ldr	r3, [r3, #12]
 800be90:	617b      	str	r3, [r7, #20]
 800be92:	68fb      	ldr	r3, [r7, #12]
 800be94:	681b      	ldr	r3, [r3, #0]
 800be96:	689b      	ldr	r3, [r3, #8]
 800be98:	617b      	str	r3, [r7, #20]
 800be9a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800be9c:	68fb      	ldr	r3, [r7, #12]
 800be9e:	2201      	movs	r2, #1
 800bea0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800bea4:	68fb      	ldr	r3, [r7, #12]
 800bea6:	2200      	movs	r2, #0
 800bea8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800beac:	68fb      	ldr	r3, [r7, #12]
 800beae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800beb0:	2b00      	cmp	r3, #0
 800beb2:	d001      	beq.n	800beb8 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 800beb4:	2301      	movs	r3, #1
 800beb6:	e000      	b.n	800beba <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 800beb8:	2300      	movs	r3, #0
  }
}
 800beba:	4618      	mov	r0, r3
 800bebc:	3720      	adds	r7, #32
 800bebe:	46bd      	mov	sp, r7
 800bec0:	bd80      	pop	{r7, pc}

0800bec2 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800bec2:	b580      	push	{r7, lr}
 800bec4:	b088      	sub	sp, #32
 800bec6:	af02      	add	r7, sp, #8
 800bec8:	60f8      	str	r0, [r7, #12]
 800beca:	60b9      	str	r1, [r7, #8]
 800becc:	603b      	str	r3, [r7, #0]
 800bece:	4613      	mov	r3, r2
 800bed0:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800bed2:	68fb      	ldr	r3, [r7, #12]
 800bed4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800bed8:	b2db      	uxtb	r3, r3
 800beda:	2b01      	cmp	r3, #1
 800bedc:	d001      	beq.n	800bee2 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800bede:	2302      	movs	r3, #2
 800bee0:	e123      	b.n	800c12a <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 800bee2:	68bb      	ldr	r3, [r7, #8]
 800bee4:	2b00      	cmp	r3, #0
 800bee6:	d002      	beq.n	800beee <HAL_SPI_Receive+0x2c>
 800bee8:	88fb      	ldrh	r3, [r7, #6]
 800beea:	2b00      	cmp	r3, #0
 800beec:	d101      	bne.n	800bef2 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 800beee:	2301      	movs	r3, #1
 800bef0:	e11b      	b.n	800c12a <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800bef2:	68fb      	ldr	r3, [r7, #12]
 800bef4:	685b      	ldr	r3, [r3, #4]
 800bef6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800befa:	d112      	bne.n	800bf22 <HAL_SPI_Receive+0x60>
 800befc:	68fb      	ldr	r3, [r7, #12]
 800befe:	689b      	ldr	r3, [r3, #8]
 800bf00:	2b00      	cmp	r3, #0
 800bf02:	d10e      	bne.n	800bf22 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800bf04:	68fb      	ldr	r3, [r7, #12]
 800bf06:	2204      	movs	r2, #4
 800bf08:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800bf0c:	88fa      	ldrh	r2, [r7, #6]
 800bf0e:	683b      	ldr	r3, [r7, #0]
 800bf10:	9300      	str	r3, [sp, #0]
 800bf12:	4613      	mov	r3, r2
 800bf14:	68ba      	ldr	r2, [r7, #8]
 800bf16:	68b9      	ldr	r1, [r7, #8]
 800bf18:	68f8      	ldr	r0, [r7, #12]
 800bf1a:	f000 f90a 	bl	800c132 <HAL_SPI_TransmitReceive>
 800bf1e:	4603      	mov	r3, r0
 800bf20:	e103      	b.n	800c12a <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800bf22:	f7fb fb09 	bl	8007538 <HAL_GetTick>
 800bf26:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 800bf28:	68fb      	ldr	r3, [r7, #12]
 800bf2a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800bf2e:	2b01      	cmp	r3, #1
 800bf30:	d101      	bne.n	800bf36 <HAL_SPI_Receive+0x74>
 800bf32:	2302      	movs	r3, #2
 800bf34:	e0f9      	b.n	800c12a <HAL_SPI_Receive+0x268>
 800bf36:	68fb      	ldr	r3, [r7, #12]
 800bf38:	2201      	movs	r2, #1
 800bf3a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800bf3e:	68fb      	ldr	r3, [r7, #12]
 800bf40:	2204      	movs	r2, #4
 800bf42:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800bf46:	68fb      	ldr	r3, [r7, #12]
 800bf48:	2200      	movs	r2, #0
 800bf4a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800bf4c:	68fb      	ldr	r3, [r7, #12]
 800bf4e:	68ba      	ldr	r2, [r7, #8]
 800bf50:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800bf52:	68fb      	ldr	r3, [r7, #12]
 800bf54:	88fa      	ldrh	r2, [r7, #6]
 800bf56:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800bf5a:	68fb      	ldr	r3, [r7, #12]
 800bf5c:	88fa      	ldrh	r2, [r7, #6]
 800bf5e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800bf62:	68fb      	ldr	r3, [r7, #12]
 800bf64:	2200      	movs	r2, #0
 800bf66:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 800bf68:	68fb      	ldr	r3, [r7, #12]
 800bf6a:	2200      	movs	r2, #0
 800bf6c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 800bf6e:	68fb      	ldr	r3, [r7, #12]
 800bf70:	2200      	movs	r2, #0
 800bf72:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 800bf74:	68fb      	ldr	r3, [r7, #12]
 800bf76:	2200      	movs	r2, #0
 800bf78:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800bf7a:	68fb      	ldr	r3, [r7, #12]
 800bf7c:	2200      	movs	r2, #0
 800bf7e:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800bf80:	68fb      	ldr	r3, [r7, #12]
 800bf82:	68db      	ldr	r3, [r3, #12]
 800bf84:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800bf88:	d908      	bls.n	800bf9c <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800bf8a:	68fb      	ldr	r3, [r7, #12]
 800bf8c:	681b      	ldr	r3, [r3, #0]
 800bf8e:	685a      	ldr	r2, [r3, #4]
 800bf90:	68fb      	ldr	r3, [r7, #12]
 800bf92:	681b      	ldr	r3, [r3, #0]
 800bf94:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800bf98:	605a      	str	r2, [r3, #4]
 800bf9a:	e007      	b.n	800bfac <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800bf9c:	68fb      	ldr	r3, [r7, #12]
 800bf9e:	681b      	ldr	r3, [r3, #0]
 800bfa0:	685a      	ldr	r2, [r3, #4]
 800bfa2:	68fb      	ldr	r3, [r7, #12]
 800bfa4:	681b      	ldr	r3, [r3, #0]
 800bfa6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800bfaa:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800bfac:	68fb      	ldr	r3, [r7, #12]
 800bfae:	689b      	ldr	r3, [r3, #8]
 800bfb0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bfb4:	d10f      	bne.n	800bfd6 <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800bfb6:	68fb      	ldr	r3, [r7, #12]
 800bfb8:	681b      	ldr	r3, [r3, #0]
 800bfba:	681a      	ldr	r2, [r3, #0]
 800bfbc:	68fb      	ldr	r3, [r7, #12]
 800bfbe:	681b      	ldr	r3, [r3, #0]
 800bfc0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800bfc4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800bfc6:	68fb      	ldr	r3, [r7, #12]
 800bfc8:	681b      	ldr	r3, [r3, #0]
 800bfca:	681a      	ldr	r2, [r3, #0]
 800bfcc:	68fb      	ldr	r3, [r7, #12]
 800bfce:	681b      	ldr	r3, [r3, #0]
 800bfd0:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800bfd4:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800bfd6:	68fb      	ldr	r3, [r7, #12]
 800bfd8:	681b      	ldr	r3, [r3, #0]
 800bfda:	681b      	ldr	r3, [r3, #0]
 800bfdc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bfe0:	2b40      	cmp	r3, #64	@ 0x40
 800bfe2:	d007      	beq.n	800bff4 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800bfe4:	68fb      	ldr	r3, [r7, #12]
 800bfe6:	681b      	ldr	r3, [r3, #0]
 800bfe8:	681a      	ldr	r2, [r3, #0]
 800bfea:	68fb      	ldr	r3, [r7, #12]
 800bfec:	681b      	ldr	r3, [r3, #0]
 800bfee:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800bff2:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800bff4:	68fb      	ldr	r3, [r7, #12]
 800bff6:	68db      	ldr	r3, [r3, #12]
 800bff8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800bffc:	d875      	bhi.n	800c0ea <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800bffe:	e037      	b.n	800c070 <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800c000:	68fb      	ldr	r3, [r7, #12]
 800c002:	681b      	ldr	r3, [r3, #0]
 800c004:	689b      	ldr	r3, [r3, #8]
 800c006:	f003 0301 	and.w	r3, r3, #1
 800c00a:	2b01      	cmp	r3, #1
 800c00c:	d117      	bne.n	800c03e <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800c00e:	68fb      	ldr	r3, [r7, #12]
 800c010:	681b      	ldr	r3, [r3, #0]
 800c012:	f103 020c 	add.w	r2, r3, #12
 800c016:	68fb      	ldr	r3, [r7, #12]
 800c018:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c01a:	7812      	ldrb	r2, [r2, #0]
 800c01c:	b2d2      	uxtb	r2, r2
 800c01e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800c020:	68fb      	ldr	r3, [r7, #12]
 800c022:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c024:	1c5a      	adds	r2, r3, #1
 800c026:	68fb      	ldr	r3, [r7, #12]
 800c028:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800c02a:	68fb      	ldr	r3, [r7, #12]
 800c02c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c030:	b29b      	uxth	r3, r3
 800c032:	3b01      	subs	r3, #1
 800c034:	b29a      	uxth	r2, r3
 800c036:	68fb      	ldr	r3, [r7, #12]
 800c038:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800c03c:	e018      	b.n	800c070 <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c03e:	f7fb fa7b 	bl	8007538 <HAL_GetTick>
 800c042:	4602      	mov	r2, r0
 800c044:	697b      	ldr	r3, [r7, #20]
 800c046:	1ad3      	subs	r3, r2, r3
 800c048:	683a      	ldr	r2, [r7, #0]
 800c04a:	429a      	cmp	r2, r3
 800c04c:	d803      	bhi.n	800c056 <HAL_SPI_Receive+0x194>
 800c04e:	683b      	ldr	r3, [r7, #0]
 800c050:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800c054:	d102      	bne.n	800c05c <HAL_SPI_Receive+0x19a>
 800c056:	683b      	ldr	r3, [r7, #0]
 800c058:	2b00      	cmp	r3, #0
 800c05a:	d109      	bne.n	800c070 <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800c05c:	68fb      	ldr	r3, [r7, #12]
 800c05e:	2201      	movs	r2, #1
 800c060:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800c064:	68fb      	ldr	r3, [r7, #12]
 800c066:	2200      	movs	r2, #0
 800c068:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800c06c:	2303      	movs	r3, #3
 800c06e:	e05c      	b.n	800c12a <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 800c070:	68fb      	ldr	r3, [r7, #12]
 800c072:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c076:	b29b      	uxth	r3, r3
 800c078:	2b00      	cmp	r3, #0
 800c07a:	d1c1      	bne.n	800c000 <HAL_SPI_Receive+0x13e>
 800c07c:	e03b      	b.n	800c0f6 <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800c07e:	68fb      	ldr	r3, [r7, #12]
 800c080:	681b      	ldr	r3, [r3, #0]
 800c082:	689b      	ldr	r3, [r3, #8]
 800c084:	f003 0301 	and.w	r3, r3, #1
 800c088:	2b01      	cmp	r3, #1
 800c08a:	d115      	bne.n	800c0b8 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800c08c:	68fb      	ldr	r3, [r7, #12]
 800c08e:	681b      	ldr	r3, [r3, #0]
 800c090:	68da      	ldr	r2, [r3, #12]
 800c092:	68fb      	ldr	r3, [r7, #12]
 800c094:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c096:	b292      	uxth	r2, r2
 800c098:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800c09a:	68fb      	ldr	r3, [r7, #12]
 800c09c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c09e:	1c9a      	adds	r2, r3, #2
 800c0a0:	68fb      	ldr	r3, [r7, #12]
 800c0a2:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800c0a4:	68fb      	ldr	r3, [r7, #12]
 800c0a6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c0aa:	b29b      	uxth	r3, r3
 800c0ac:	3b01      	subs	r3, #1
 800c0ae:	b29a      	uxth	r2, r3
 800c0b0:	68fb      	ldr	r3, [r7, #12]
 800c0b2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800c0b6:	e018      	b.n	800c0ea <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c0b8:	f7fb fa3e 	bl	8007538 <HAL_GetTick>
 800c0bc:	4602      	mov	r2, r0
 800c0be:	697b      	ldr	r3, [r7, #20]
 800c0c0:	1ad3      	subs	r3, r2, r3
 800c0c2:	683a      	ldr	r2, [r7, #0]
 800c0c4:	429a      	cmp	r2, r3
 800c0c6:	d803      	bhi.n	800c0d0 <HAL_SPI_Receive+0x20e>
 800c0c8:	683b      	ldr	r3, [r7, #0]
 800c0ca:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800c0ce:	d102      	bne.n	800c0d6 <HAL_SPI_Receive+0x214>
 800c0d0:	683b      	ldr	r3, [r7, #0]
 800c0d2:	2b00      	cmp	r3, #0
 800c0d4:	d109      	bne.n	800c0ea <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800c0d6:	68fb      	ldr	r3, [r7, #12]
 800c0d8:	2201      	movs	r2, #1
 800c0da:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800c0de:	68fb      	ldr	r3, [r7, #12]
 800c0e0:	2200      	movs	r2, #0
 800c0e2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800c0e6:	2303      	movs	r3, #3
 800c0e8:	e01f      	b.n	800c12a <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 800c0ea:	68fb      	ldr	r3, [r7, #12]
 800c0ec:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c0f0:	b29b      	uxth	r3, r3
 800c0f2:	2b00      	cmp	r3, #0
 800c0f4:	d1c3      	bne.n	800c07e <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800c0f6:	697a      	ldr	r2, [r7, #20]
 800c0f8:	6839      	ldr	r1, [r7, #0]
 800c0fa:	68f8      	ldr	r0, [r7, #12]
 800c0fc:	f000 fb56 	bl	800c7ac <SPI_EndRxTransaction>
 800c100:	4603      	mov	r3, r0
 800c102:	2b00      	cmp	r3, #0
 800c104:	d002      	beq.n	800c10c <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800c106:	68fb      	ldr	r3, [r7, #12]
 800c108:	2220      	movs	r2, #32
 800c10a:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800c10c:	68fb      	ldr	r3, [r7, #12]
 800c10e:	2201      	movs	r2, #1
 800c110:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800c114:	68fb      	ldr	r3, [r7, #12]
 800c116:	2200      	movs	r2, #0
 800c118:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c11c:	68fb      	ldr	r3, [r7, #12]
 800c11e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c120:	2b00      	cmp	r3, #0
 800c122:	d001      	beq.n	800c128 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 800c124:	2301      	movs	r3, #1
 800c126:	e000      	b.n	800c12a <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 800c128:	2300      	movs	r3, #0
  }
}
 800c12a:	4618      	mov	r0, r3
 800c12c:	3718      	adds	r7, #24
 800c12e:	46bd      	mov	sp, r7
 800c130:	bd80      	pop	{r7, pc}

0800c132 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800c132:	b580      	push	{r7, lr}
 800c134:	b08a      	sub	sp, #40	@ 0x28
 800c136:	af00      	add	r7, sp, #0
 800c138:	60f8      	str	r0, [r7, #12]
 800c13a:	60b9      	str	r1, [r7, #8]
 800c13c:	607a      	str	r2, [r7, #4]
 800c13e:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800c140:	2301      	movs	r3, #1
 800c142:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c144:	f7fb f9f8 	bl	8007538 <HAL_GetTick>
 800c148:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800c14a:	68fb      	ldr	r3, [r7, #12]
 800c14c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800c150:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800c152:	68fb      	ldr	r3, [r7, #12]
 800c154:	685b      	ldr	r3, [r3, #4]
 800c156:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800c158:	887b      	ldrh	r3, [r7, #2]
 800c15a:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 800c15c:	887b      	ldrh	r3, [r7, #2]
 800c15e:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800c160:	7ffb      	ldrb	r3, [r7, #31]
 800c162:	2b01      	cmp	r3, #1
 800c164:	d00c      	beq.n	800c180 <HAL_SPI_TransmitReceive+0x4e>
 800c166:	69bb      	ldr	r3, [r7, #24]
 800c168:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c16c:	d106      	bne.n	800c17c <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800c16e:	68fb      	ldr	r3, [r7, #12]
 800c170:	689b      	ldr	r3, [r3, #8]
 800c172:	2b00      	cmp	r3, #0
 800c174:	d102      	bne.n	800c17c <HAL_SPI_TransmitReceive+0x4a>
 800c176:	7ffb      	ldrb	r3, [r7, #31]
 800c178:	2b04      	cmp	r3, #4
 800c17a:	d001      	beq.n	800c180 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800c17c:	2302      	movs	r3, #2
 800c17e:	e1f3      	b.n	800c568 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800c180:	68bb      	ldr	r3, [r7, #8]
 800c182:	2b00      	cmp	r3, #0
 800c184:	d005      	beq.n	800c192 <HAL_SPI_TransmitReceive+0x60>
 800c186:	687b      	ldr	r3, [r7, #4]
 800c188:	2b00      	cmp	r3, #0
 800c18a:	d002      	beq.n	800c192 <HAL_SPI_TransmitReceive+0x60>
 800c18c:	887b      	ldrh	r3, [r7, #2]
 800c18e:	2b00      	cmp	r3, #0
 800c190:	d101      	bne.n	800c196 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800c192:	2301      	movs	r3, #1
 800c194:	e1e8      	b.n	800c568 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800c196:	68fb      	ldr	r3, [r7, #12]
 800c198:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800c19c:	2b01      	cmp	r3, #1
 800c19e:	d101      	bne.n	800c1a4 <HAL_SPI_TransmitReceive+0x72>
 800c1a0:	2302      	movs	r3, #2
 800c1a2:	e1e1      	b.n	800c568 <HAL_SPI_TransmitReceive+0x436>
 800c1a4:	68fb      	ldr	r3, [r7, #12]
 800c1a6:	2201      	movs	r2, #1
 800c1a8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800c1ac:	68fb      	ldr	r3, [r7, #12]
 800c1ae:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800c1b2:	b2db      	uxtb	r3, r3
 800c1b4:	2b04      	cmp	r3, #4
 800c1b6:	d003      	beq.n	800c1c0 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800c1b8:	68fb      	ldr	r3, [r7, #12]
 800c1ba:	2205      	movs	r2, #5
 800c1bc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c1c0:	68fb      	ldr	r3, [r7, #12]
 800c1c2:	2200      	movs	r2, #0
 800c1c4:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800c1c6:	68fb      	ldr	r3, [r7, #12]
 800c1c8:	687a      	ldr	r2, [r7, #4]
 800c1ca:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800c1cc:	68fb      	ldr	r3, [r7, #12]
 800c1ce:	887a      	ldrh	r2, [r7, #2]
 800c1d0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800c1d4:	68fb      	ldr	r3, [r7, #12]
 800c1d6:	887a      	ldrh	r2, [r7, #2]
 800c1d8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800c1dc:	68fb      	ldr	r3, [r7, #12]
 800c1de:	68ba      	ldr	r2, [r7, #8]
 800c1e0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800c1e2:	68fb      	ldr	r3, [r7, #12]
 800c1e4:	887a      	ldrh	r2, [r7, #2]
 800c1e6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800c1e8:	68fb      	ldr	r3, [r7, #12]
 800c1ea:	887a      	ldrh	r2, [r7, #2]
 800c1ec:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800c1ee:	68fb      	ldr	r3, [r7, #12]
 800c1f0:	2200      	movs	r2, #0
 800c1f2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800c1f4:	68fb      	ldr	r3, [r7, #12]
 800c1f6:	2200      	movs	r2, #0
 800c1f8:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800c1fa:	68fb      	ldr	r3, [r7, #12]
 800c1fc:	68db      	ldr	r3, [r3, #12]
 800c1fe:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800c202:	d802      	bhi.n	800c20a <HAL_SPI_TransmitReceive+0xd8>
 800c204:	8abb      	ldrh	r3, [r7, #20]
 800c206:	2b01      	cmp	r3, #1
 800c208:	d908      	bls.n	800c21c <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c20a:	68fb      	ldr	r3, [r7, #12]
 800c20c:	681b      	ldr	r3, [r3, #0]
 800c20e:	685a      	ldr	r2, [r3, #4]
 800c210:	68fb      	ldr	r3, [r7, #12]
 800c212:	681b      	ldr	r3, [r3, #0]
 800c214:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800c218:	605a      	str	r2, [r3, #4]
 800c21a:	e007      	b.n	800c22c <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c21c:	68fb      	ldr	r3, [r7, #12]
 800c21e:	681b      	ldr	r3, [r3, #0]
 800c220:	685a      	ldr	r2, [r3, #4]
 800c222:	68fb      	ldr	r3, [r7, #12]
 800c224:	681b      	ldr	r3, [r3, #0]
 800c226:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800c22a:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c22c:	68fb      	ldr	r3, [r7, #12]
 800c22e:	681b      	ldr	r3, [r3, #0]
 800c230:	681b      	ldr	r3, [r3, #0]
 800c232:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c236:	2b40      	cmp	r3, #64	@ 0x40
 800c238:	d007      	beq.n	800c24a <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c23a:	68fb      	ldr	r3, [r7, #12]
 800c23c:	681b      	ldr	r3, [r3, #0]
 800c23e:	681a      	ldr	r2, [r3, #0]
 800c240:	68fb      	ldr	r3, [r7, #12]
 800c242:	681b      	ldr	r3, [r3, #0]
 800c244:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c248:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c24a:	68fb      	ldr	r3, [r7, #12]
 800c24c:	68db      	ldr	r3, [r3, #12]
 800c24e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800c252:	f240 8083 	bls.w	800c35c <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c256:	68fb      	ldr	r3, [r7, #12]
 800c258:	685b      	ldr	r3, [r3, #4]
 800c25a:	2b00      	cmp	r3, #0
 800c25c:	d002      	beq.n	800c264 <HAL_SPI_TransmitReceive+0x132>
 800c25e:	8afb      	ldrh	r3, [r7, #22]
 800c260:	2b01      	cmp	r3, #1
 800c262:	d16f      	bne.n	800c344 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800c264:	68fb      	ldr	r3, [r7, #12]
 800c266:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c268:	881a      	ldrh	r2, [r3, #0]
 800c26a:	68fb      	ldr	r3, [r7, #12]
 800c26c:	681b      	ldr	r3, [r3, #0]
 800c26e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800c270:	68fb      	ldr	r3, [r7, #12]
 800c272:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c274:	1c9a      	adds	r2, r3, #2
 800c276:	68fb      	ldr	r3, [r7, #12]
 800c278:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800c27a:	68fb      	ldr	r3, [r7, #12]
 800c27c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c27e:	b29b      	uxth	r3, r3
 800c280:	3b01      	subs	r3, #1
 800c282:	b29a      	uxth	r2, r3
 800c284:	68fb      	ldr	r3, [r7, #12]
 800c286:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c288:	e05c      	b.n	800c344 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800c28a:	68fb      	ldr	r3, [r7, #12]
 800c28c:	681b      	ldr	r3, [r3, #0]
 800c28e:	689b      	ldr	r3, [r3, #8]
 800c290:	f003 0302 	and.w	r3, r3, #2
 800c294:	2b02      	cmp	r3, #2
 800c296:	d11b      	bne.n	800c2d0 <HAL_SPI_TransmitReceive+0x19e>
 800c298:	68fb      	ldr	r3, [r7, #12]
 800c29a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c29c:	b29b      	uxth	r3, r3
 800c29e:	2b00      	cmp	r3, #0
 800c2a0:	d016      	beq.n	800c2d0 <HAL_SPI_TransmitReceive+0x19e>
 800c2a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2a4:	2b01      	cmp	r3, #1
 800c2a6:	d113      	bne.n	800c2d0 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800c2a8:	68fb      	ldr	r3, [r7, #12]
 800c2aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c2ac:	881a      	ldrh	r2, [r3, #0]
 800c2ae:	68fb      	ldr	r3, [r7, #12]
 800c2b0:	681b      	ldr	r3, [r3, #0]
 800c2b2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800c2b4:	68fb      	ldr	r3, [r7, #12]
 800c2b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c2b8:	1c9a      	adds	r2, r3, #2
 800c2ba:	68fb      	ldr	r3, [r7, #12]
 800c2bc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800c2be:	68fb      	ldr	r3, [r7, #12]
 800c2c0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c2c2:	b29b      	uxth	r3, r3
 800c2c4:	3b01      	subs	r3, #1
 800c2c6:	b29a      	uxth	r2, r3
 800c2c8:	68fb      	ldr	r3, [r7, #12]
 800c2ca:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800c2cc:	2300      	movs	r3, #0
 800c2ce:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800c2d0:	68fb      	ldr	r3, [r7, #12]
 800c2d2:	681b      	ldr	r3, [r3, #0]
 800c2d4:	689b      	ldr	r3, [r3, #8]
 800c2d6:	f003 0301 	and.w	r3, r3, #1
 800c2da:	2b01      	cmp	r3, #1
 800c2dc:	d11c      	bne.n	800c318 <HAL_SPI_TransmitReceive+0x1e6>
 800c2de:	68fb      	ldr	r3, [r7, #12]
 800c2e0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c2e4:	b29b      	uxth	r3, r3
 800c2e6:	2b00      	cmp	r3, #0
 800c2e8:	d016      	beq.n	800c318 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800c2ea:	68fb      	ldr	r3, [r7, #12]
 800c2ec:	681b      	ldr	r3, [r3, #0]
 800c2ee:	68da      	ldr	r2, [r3, #12]
 800c2f0:	68fb      	ldr	r3, [r7, #12]
 800c2f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c2f4:	b292      	uxth	r2, r2
 800c2f6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800c2f8:	68fb      	ldr	r3, [r7, #12]
 800c2fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c2fc:	1c9a      	adds	r2, r3, #2
 800c2fe:	68fb      	ldr	r3, [r7, #12]
 800c300:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800c302:	68fb      	ldr	r3, [r7, #12]
 800c304:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c308:	b29b      	uxth	r3, r3
 800c30a:	3b01      	subs	r3, #1
 800c30c:	b29a      	uxth	r2, r3
 800c30e:	68fb      	ldr	r3, [r7, #12]
 800c310:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800c314:	2301      	movs	r3, #1
 800c316:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800c318:	f7fb f90e 	bl	8007538 <HAL_GetTick>
 800c31c:	4602      	mov	r2, r0
 800c31e:	6a3b      	ldr	r3, [r7, #32]
 800c320:	1ad3      	subs	r3, r2, r3
 800c322:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c324:	429a      	cmp	r2, r3
 800c326:	d80d      	bhi.n	800c344 <HAL_SPI_TransmitReceive+0x212>
 800c328:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c32a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800c32e:	d009      	beq.n	800c344 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800c330:	68fb      	ldr	r3, [r7, #12]
 800c332:	2201      	movs	r2, #1
 800c334:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800c338:	68fb      	ldr	r3, [r7, #12]
 800c33a:	2200      	movs	r2, #0
 800c33c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800c340:	2303      	movs	r3, #3
 800c342:	e111      	b.n	800c568 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c344:	68fb      	ldr	r3, [r7, #12]
 800c346:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c348:	b29b      	uxth	r3, r3
 800c34a:	2b00      	cmp	r3, #0
 800c34c:	d19d      	bne.n	800c28a <HAL_SPI_TransmitReceive+0x158>
 800c34e:	68fb      	ldr	r3, [r7, #12]
 800c350:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c354:	b29b      	uxth	r3, r3
 800c356:	2b00      	cmp	r3, #0
 800c358:	d197      	bne.n	800c28a <HAL_SPI_TransmitReceive+0x158>
 800c35a:	e0e5      	b.n	800c528 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c35c:	68fb      	ldr	r3, [r7, #12]
 800c35e:	685b      	ldr	r3, [r3, #4]
 800c360:	2b00      	cmp	r3, #0
 800c362:	d003      	beq.n	800c36c <HAL_SPI_TransmitReceive+0x23a>
 800c364:	8afb      	ldrh	r3, [r7, #22]
 800c366:	2b01      	cmp	r3, #1
 800c368:	f040 80d1 	bne.w	800c50e <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 800c36c:	68fb      	ldr	r3, [r7, #12]
 800c36e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c370:	b29b      	uxth	r3, r3
 800c372:	2b01      	cmp	r3, #1
 800c374:	d912      	bls.n	800c39c <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800c376:	68fb      	ldr	r3, [r7, #12]
 800c378:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c37a:	881a      	ldrh	r2, [r3, #0]
 800c37c:	68fb      	ldr	r3, [r7, #12]
 800c37e:	681b      	ldr	r3, [r3, #0]
 800c380:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800c382:	68fb      	ldr	r3, [r7, #12]
 800c384:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c386:	1c9a      	adds	r2, r3, #2
 800c388:	68fb      	ldr	r3, [r7, #12]
 800c38a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800c38c:	68fb      	ldr	r3, [r7, #12]
 800c38e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c390:	b29b      	uxth	r3, r3
 800c392:	3b02      	subs	r3, #2
 800c394:	b29a      	uxth	r2, r3
 800c396:	68fb      	ldr	r3, [r7, #12]
 800c398:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800c39a:	e0b8      	b.n	800c50e <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800c39c:	68fb      	ldr	r3, [r7, #12]
 800c39e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c3a0:	68fb      	ldr	r3, [r7, #12]
 800c3a2:	681b      	ldr	r3, [r3, #0]
 800c3a4:	330c      	adds	r3, #12
 800c3a6:	7812      	ldrb	r2, [r2, #0]
 800c3a8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800c3aa:	68fb      	ldr	r3, [r7, #12]
 800c3ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c3ae:	1c5a      	adds	r2, r3, #1
 800c3b0:	68fb      	ldr	r3, [r7, #12]
 800c3b2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800c3b4:	68fb      	ldr	r3, [r7, #12]
 800c3b6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c3b8:	b29b      	uxth	r3, r3
 800c3ba:	3b01      	subs	r3, #1
 800c3bc:	b29a      	uxth	r2, r3
 800c3be:	68fb      	ldr	r3, [r7, #12]
 800c3c0:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c3c2:	e0a4      	b.n	800c50e <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800c3c4:	68fb      	ldr	r3, [r7, #12]
 800c3c6:	681b      	ldr	r3, [r3, #0]
 800c3c8:	689b      	ldr	r3, [r3, #8]
 800c3ca:	f003 0302 	and.w	r3, r3, #2
 800c3ce:	2b02      	cmp	r3, #2
 800c3d0:	d134      	bne.n	800c43c <HAL_SPI_TransmitReceive+0x30a>
 800c3d2:	68fb      	ldr	r3, [r7, #12]
 800c3d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c3d6:	b29b      	uxth	r3, r3
 800c3d8:	2b00      	cmp	r3, #0
 800c3da:	d02f      	beq.n	800c43c <HAL_SPI_TransmitReceive+0x30a>
 800c3dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3de:	2b01      	cmp	r3, #1
 800c3e0:	d12c      	bne.n	800c43c <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800c3e2:	68fb      	ldr	r3, [r7, #12]
 800c3e4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c3e6:	b29b      	uxth	r3, r3
 800c3e8:	2b01      	cmp	r3, #1
 800c3ea:	d912      	bls.n	800c412 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800c3ec:	68fb      	ldr	r3, [r7, #12]
 800c3ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c3f0:	881a      	ldrh	r2, [r3, #0]
 800c3f2:	68fb      	ldr	r3, [r7, #12]
 800c3f4:	681b      	ldr	r3, [r3, #0]
 800c3f6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800c3f8:	68fb      	ldr	r3, [r7, #12]
 800c3fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c3fc:	1c9a      	adds	r2, r3, #2
 800c3fe:	68fb      	ldr	r3, [r7, #12]
 800c400:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800c402:	68fb      	ldr	r3, [r7, #12]
 800c404:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c406:	b29b      	uxth	r3, r3
 800c408:	3b02      	subs	r3, #2
 800c40a:	b29a      	uxth	r2, r3
 800c40c:	68fb      	ldr	r3, [r7, #12]
 800c40e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800c410:	e012      	b.n	800c438 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800c412:	68fb      	ldr	r3, [r7, #12]
 800c414:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c416:	68fb      	ldr	r3, [r7, #12]
 800c418:	681b      	ldr	r3, [r3, #0]
 800c41a:	330c      	adds	r3, #12
 800c41c:	7812      	ldrb	r2, [r2, #0]
 800c41e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800c420:	68fb      	ldr	r3, [r7, #12]
 800c422:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c424:	1c5a      	adds	r2, r3, #1
 800c426:	68fb      	ldr	r3, [r7, #12]
 800c428:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800c42a:	68fb      	ldr	r3, [r7, #12]
 800c42c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c42e:	b29b      	uxth	r3, r3
 800c430:	3b01      	subs	r3, #1
 800c432:	b29a      	uxth	r2, r3
 800c434:	68fb      	ldr	r3, [r7, #12]
 800c436:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800c438:	2300      	movs	r3, #0
 800c43a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800c43c:	68fb      	ldr	r3, [r7, #12]
 800c43e:	681b      	ldr	r3, [r3, #0]
 800c440:	689b      	ldr	r3, [r3, #8]
 800c442:	f003 0301 	and.w	r3, r3, #1
 800c446:	2b01      	cmp	r3, #1
 800c448:	d148      	bne.n	800c4dc <HAL_SPI_TransmitReceive+0x3aa>
 800c44a:	68fb      	ldr	r3, [r7, #12]
 800c44c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c450:	b29b      	uxth	r3, r3
 800c452:	2b00      	cmp	r3, #0
 800c454:	d042      	beq.n	800c4dc <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800c456:	68fb      	ldr	r3, [r7, #12]
 800c458:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c45c:	b29b      	uxth	r3, r3
 800c45e:	2b01      	cmp	r3, #1
 800c460:	d923      	bls.n	800c4aa <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800c462:	68fb      	ldr	r3, [r7, #12]
 800c464:	681b      	ldr	r3, [r3, #0]
 800c466:	68da      	ldr	r2, [r3, #12]
 800c468:	68fb      	ldr	r3, [r7, #12]
 800c46a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c46c:	b292      	uxth	r2, r2
 800c46e:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800c470:	68fb      	ldr	r3, [r7, #12]
 800c472:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c474:	1c9a      	adds	r2, r3, #2
 800c476:	68fb      	ldr	r3, [r7, #12]
 800c478:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800c47a:	68fb      	ldr	r3, [r7, #12]
 800c47c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c480:	b29b      	uxth	r3, r3
 800c482:	3b02      	subs	r3, #2
 800c484:	b29a      	uxth	r2, r3
 800c486:	68fb      	ldr	r3, [r7, #12]
 800c488:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800c48c:	68fb      	ldr	r3, [r7, #12]
 800c48e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c492:	b29b      	uxth	r3, r3
 800c494:	2b01      	cmp	r3, #1
 800c496:	d81f      	bhi.n	800c4d8 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c498:	68fb      	ldr	r3, [r7, #12]
 800c49a:	681b      	ldr	r3, [r3, #0]
 800c49c:	685a      	ldr	r2, [r3, #4]
 800c49e:	68fb      	ldr	r3, [r7, #12]
 800c4a0:	681b      	ldr	r3, [r3, #0]
 800c4a2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800c4a6:	605a      	str	r2, [r3, #4]
 800c4a8:	e016      	b.n	800c4d8 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800c4aa:	68fb      	ldr	r3, [r7, #12]
 800c4ac:	681b      	ldr	r3, [r3, #0]
 800c4ae:	f103 020c 	add.w	r2, r3, #12
 800c4b2:	68fb      	ldr	r3, [r7, #12]
 800c4b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c4b6:	7812      	ldrb	r2, [r2, #0]
 800c4b8:	b2d2      	uxtb	r2, r2
 800c4ba:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800c4bc:	68fb      	ldr	r3, [r7, #12]
 800c4be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c4c0:	1c5a      	adds	r2, r3, #1
 800c4c2:	68fb      	ldr	r3, [r7, #12]
 800c4c4:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800c4c6:	68fb      	ldr	r3, [r7, #12]
 800c4c8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c4cc:	b29b      	uxth	r3, r3
 800c4ce:	3b01      	subs	r3, #1
 800c4d0:	b29a      	uxth	r2, r3
 800c4d2:	68fb      	ldr	r3, [r7, #12]
 800c4d4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800c4d8:	2301      	movs	r3, #1
 800c4da:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800c4dc:	f7fb f82c 	bl	8007538 <HAL_GetTick>
 800c4e0:	4602      	mov	r2, r0
 800c4e2:	6a3b      	ldr	r3, [r7, #32]
 800c4e4:	1ad3      	subs	r3, r2, r3
 800c4e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c4e8:	429a      	cmp	r2, r3
 800c4ea:	d803      	bhi.n	800c4f4 <HAL_SPI_TransmitReceive+0x3c2>
 800c4ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c4ee:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800c4f2:	d102      	bne.n	800c4fa <HAL_SPI_TransmitReceive+0x3c8>
 800c4f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c4f6:	2b00      	cmp	r3, #0
 800c4f8:	d109      	bne.n	800c50e <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800c4fa:	68fb      	ldr	r3, [r7, #12]
 800c4fc:	2201      	movs	r2, #1
 800c4fe:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800c502:	68fb      	ldr	r3, [r7, #12]
 800c504:	2200      	movs	r2, #0
 800c506:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800c50a:	2303      	movs	r3, #3
 800c50c:	e02c      	b.n	800c568 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c50e:	68fb      	ldr	r3, [r7, #12]
 800c510:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c512:	b29b      	uxth	r3, r3
 800c514:	2b00      	cmp	r3, #0
 800c516:	f47f af55 	bne.w	800c3c4 <HAL_SPI_TransmitReceive+0x292>
 800c51a:	68fb      	ldr	r3, [r7, #12]
 800c51c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c520:	b29b      	uxth	r3, r3
 800c522:	2b00      	cmp	r3, #0
 800c524:	f47f af4e 	bne.w	800c3c4 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800c528:	6a3a      	ldr	r2, [r7, #32]
 800c52a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800c52c:	68f8      	ldr	r0, [r7, #12]
 800c52e:	f000 f995 	bl	800c85c <SPI_EndRxTxTransaction>
 800c532:	4603      	mov	r3, r0
 800c534:	2b00      	cmp	r3, #0
 800c536:	d008      	beq.n	800c54a <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800c538:	68fb      	ldr	r3, [r7, #12]
 800c53a:	2220      	movs	r2, #32
 800c53c:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800c53e:	68fb      	ldr	r3, [r7, #12]
 800c540:	2200      	movs	r2, #0
 800c542:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800c546:	2301      	movs	r3, #1
 800c548:	e00e      	b.n	800c568 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800c54a:	68fb      	ldr	r3, [r7, #12]
 800c54c:	2201      	movs	r2, #1
 800c54e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800c552:	68fb      	ldr	r3, [r7, #12]
 800c554:	2200      	movs	r2, #0
 800c556:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c55a:	68fb      	ldr	r3, [r7, #12]
 800c55c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c55e:	2b00      	cmp	r3, #0
 800c560:	d001      	beq.n	800c566 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800c562:	2301      	movs	r3, #1
 800c564:	e000      	b.n	800c568 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800c566:	2300      	movs	r3, #0
  }
}
 800c568:	4618      	mov	r0, r3
 800c56a:	3728      	adds	r7, #40	@ 0x28
 800c56c:	46bd      	mov	sp, r7
 800c56e:	bd80      	pop	{r7, pc}

0800c570 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800c570:	b580      	push	{r7, lr}
 800c572:	b088      	sub	sp, #32
 800c574:	af00      	add	r7, sp, #0
 800c576:	60f8      	str	r0, [r7, #12]
 800c578:	60b9      	str	r1, [r7, #8]
 800c57a:	603b      	str	r3, [r7, #0]
 800c57c:	4613      	mov	r3, r2
 800c57e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800c580:	f7fa ffda 	bl	8007538 <HAL_GetTick>
 800c584:	4602      	mov	r2, r0
 800c586:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c588:	1a9b      	subs	r3, r3, r2
 800c58a:	683a      	ldr	r2, [r7, #0]
 800c58c:	4413      	add	r3, r2
 800c58e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800c590:	f7fa ffd2 	bl	8007538 <HAL_GetTick>
 800c594:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800c596:	4b39      	ldr	r3, [pc, #228]	@ (800c67c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800c598:	681b      	ldr	r3, [r3, #0]
 800c59a:	015b      	lsls	r3, r3, #5
 800c59c:	0d1b      	lsrs	r3, r3, #20
 800c59e:	69fa      	ldr	r2, [r7, #28]
 800c5a0:	fb02 f303 	mul.w	r3, r2, r3
 800c5a4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c5a6:	e054      	b.n	800c652 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800c5a8:	683b      	ldr	r3, [r7, #0]
 800c5aa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800c5ae:	d050      	beq.n	800c652 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800c5b0:	f7fa ffc2 	bl	8007538 <HAL_GetTick>
 800c5b4:	4602      	mov	r2, r0
 800c5b6:	69bb      	ldr	r3, [r7, #24]
 800c5b8:	1ad3      	subs	r3, r2, r3
 800c5ba:	69fa      	ldr	r2, [r7, #28]
 800c5bc:	429a      	cmp	r2, r3
 800c5be:	d902      	bls.n	800c5c6 <SPI_WaitFlagStateUntilTimeout+0x56>
 800c5c0:	69fb      	ldr	r3, [r7, #28]
 800c5c2:	2b00      	cmp	r3, #0
 800c5c4:	d13d      	bne.n	800c642 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800c5c6:	68fb      	ldr	r3, [r7, #12]
 800c5c8:	681b      	ldr	r3, [r3, #0]
 800c5ca:	685a      	ldr	r2, [r3, #4]
 800c5cc:	68fb      	ldr	r3, [r7, #12]
 800c5ce:	681b      	ldr	r3, [r3, #0]
 800c5d0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800c5d4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c5d6:	68fb      	ldr	r3, [r7, #12]
 800c5d8:	685b      	ldr	r3, [r3, #4]
 800c5da:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c5de:	d111      	bne.n	800c604 <SPI_WaitFlagStateUntilTimeout+0x94>
 800c5e0:	68fb      	ldr	r3, [r7, #12]
 800c5e2:	689b      	ldr	r3, [r3, #8]
 800c5e4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c5e8:	d004      	beq.n	800c5f4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c5ea:	68fb      	ldr	r3, [r7, #12]
 800c5ec:	689b      	ldr	r3, [r3, #8]
 800c5ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c5f2:	d107      	bne.n	800c604 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800c5f4:	68fb      	ldr	r3, [r7, #12]
 800c5f6:	681b      	ldr	r3, [r3, #0]
 800c5f8:	681a      	ldr	r2, [r3, #0]
 800c5fa:	68fb      	ldr	r3, [r7, #12]
 800c5fc:	681b      	ldr	r3, [r3, #0]
 800c5fe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c602:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800c604:	68fb      	ldr	r3, [r7, #12]
 800c606:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c608:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c60c:	d10f      	bne.n	800c62e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800c60e:	68fb      	ldr	r3, [r7, #12]
 800c610:	681b      	ldr	r3, [r3, #0]
 800c612:	681a      	ldr	r2, [r3, #0]
 800c614:	68fb      	ldr	r3, [r7, #12]
 800c616:	681b      	ldr	r3, [r3, #0]
 800c618:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800c61c:	601a      	str	r2, [r3, #0]
 800c61e:	68fb      	ldr	r3, [r7, #12]
 800c620:	681b      	ldr	r3, [r3, #0]
 800c622:	681a      	ldr	r2, [r3, #0]
 800c624:	68fb      	ldr	r3, [r7, #12]
 800c626:	681b      	ldr	r3, [r3, #0]
 800c628:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800c62c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800c62e:	68fb      	ldr	r3, [r7, #12]
 800c630:	2201      	movs	r2, #1
 800c632:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800c636:	68fb      	ldr	r3, [r7, #12]
 800c638:	2200      	movs	r2, #0
 800c63a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800c63e:	2303      	movs	r3, #3
 800c640:	e017      	b.n	800c672 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800c642:	697b      	ldr	r3, [r7, #20]
 800c644:	2b00      	cmp	r3, #0
 800c646:	d101      	bne.n	800c64c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800c648:	2300      	movs	r3, #0
 800c64a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800c64c:	697b      	ldr	r3, [r7, #20]
 800c64e:	3b01      	subs	r3, #1
 800c650:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c652:	68fb      	ldr	r3, [r7, #12]
 800c654:	681b      	ldr	r3, [r3, #0]
 800c656:	689a      	ldr	r2, [r3, #8]
 800c658:	68bb      	ldr	r3, [r7, #8]
 800c65a:	4013      	ands	r3, r2
 800c65c:	68ba      	ldr	r2, [r7, #8]
 800c65e:	429a      	cmp	r2, r3
 800c660:	bf0c      	ite	eq
 800c662:	2301      	moveq	r3, #1
 800c664:	2300      	movne	r3, #0
 800c666:	b2db      	uxtb	r3, r3
 800c668:	461a      	mov	r2, r3
 800c66a:	79fb      	ldrb	r3, [r7, #7]
 800c66c:	429a      	cmp	r2, r3
 800c66e:	d19b      	bne.n	800c5a8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800c670:	2300      	movs	r3, #0
}
 800c672:	4618      	mov	r0, r3
 800c674:	3720      	adds	r7, #32
 800c676:	46bd      	mov	sp, r7
 800c678:	bd80      	pop	{r7, pc}
 800c67a:	bf00      	nop
 800c67c:	2000001c 	.word	0x2000001c

0800c680 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800c680:	b580      	push	{r7, lr}
 800c682:	b08a      	sub	sp, #40	@ 0x28
 800c684:	af00      	add	r7, sp, #0
 800c686:	60f8      	str	r0, [r7, #12]
 800c688:	60b9      	str	r1, [r7, #8]
 800c68a:	607a      	str	r2, [r7, #4]
 800c68c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800c68e:	2300      	movs	r3, #0
 800c690:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800c692:	f7fa ff51 	bl	8007538 <HAL_GetTick>
 800c696:	4602      	mov	r2, r0
 800c698:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c69a:	1a9b      	subs	r3, r3, r2
 800c69c:	683a      	ldr	r2, [r7, #0]
 800c69e:	4413      	add	r3, r2
 800c6a0:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800c6a2:	f7fa ff49 	bl	8007538 <HAL_GetTick>
 800c6a6:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800c6a8:	68fb      	ldr	r3, [r7, #12]
 800c6aa:	681b      	ldr	r3, [r3, #0]
 800c6ac:	330c      	adds	r3, #12
 800c6ae:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800c6b0:	4b3d      	ldr	r3, [pc, #244]	@ (800c7a8 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800c6b2:	681a      	ldr	r2, [r3, #0]
 800c6b4:	4613      	mov	r3, r2
 800c6b6:	009b      	lsls	r3, r3, #2
 800c6b8:	4413      	add	r3, r2
 800c6ba:	00da      	lsls	r2, r3, #3
 800c6bc:	1ad3      	subs	r3, r2, r3
 800c6be:	0d1b      	lsrs	r3, r3, #20
 800c6c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c6c2:	fb02 f303 	mul.w	r3, r2, r3
 800c6c6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800c6c8:	e060      	b.n	800c78c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800c6ca:	68bb      	ldr	r3, [r7, #8]
 800c6cc:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800c6d0:	d107      	bne.n	800c6e2 <SPI_WaitFifoStateUntilTimeout+0x62>
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	2b00      	cmp	r3, #0
 800c6d6:	d104      	bne.n	800c6e2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800c6d8:	69fb      	ldr	r3, [r7, #28]
 800c6da:	781b      	ldrb	r3, [r3, #0]
 800c6dc:	b2db      	uxtb	r3, r3
 800c6de:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800c6e0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800c6e2:	683b      	ldr	r3, [r7, #0]
 800c6e4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800c6e8:	d050      	beq.n	800c78c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800c6ea:	f7fa ff25 	bl	8007538 <HAL_GetTick>
 800c6ee:	4602      	mov	r2, r0
 800c6f0:	6a3b      	ldr	r3, [r7, #32]
 800c6f2:	1ad3      	subs	r3, r2, r3
 800c6f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c6f6:	429a      	cmp	r2, r3
 800c6f8:	d902      	bls.n	800c700 <SPI_WaitFifoStateUntilTimeout+0x80>
 800c6fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6fc:	2b00      	cmp	r3, #0
 800c6fe:	d13d      	bne.n	800c77c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800c700:	68fb      	ldr	r3, [r7, #12]
 800c702:	681b      	ldr	r3, [r3, #0]
 800c704:	685a      	ldr	r2, [r3, #4]
 800c706:	68fb      	ldr	r3, [r7, #12]
 800c708:	681b      	ldr	r3, [r3, #0]
 800c70a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800c70e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c710:	68fb      	ldr	r3, [r7, #12]
 800c712:	685b      	ldr	r3, [r3, #4]
 800c714:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c718:	d111      	bne.n	800c73e <SPI_WaitFifoStateUntilTimeout+0xbe>
 800c71a:	68fb      	ldr	r3, [r7, #12]
 800c71c:	689b      	ldr	r3, [r3, #8]
 800c71e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c722:	d004      	beq.n	800c72e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c724:	68fb      	ldr	r3, [r7, #12]
 800c726:	689b      	ldr	r3, [r3, #8]
 800c728:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c72c:	d107      	bne.n	800c73e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800c72e:	68fb      	ldr	r3, [r7, #12]
 800c730:	681b      	ldr	r3, [r3, #0]
 800c732:	681a      	ldr	r2, [r3, #0]
 800c734:	68fb      	ldr	r3, [r7, #12]
 800c736:	681b      	ldr	r3, [r3, #0]
 800c738:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c73c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800c73e:	68fb      	ldr	r3, [r7, #12]
 800c740:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c742:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c746:	d10f      	bne.n	800c768 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800c748:	68fb      	ldr	r3, [r7, #12]
 800c74a:	681b      	ldr	r3, [r3, #0]
 800c74c:	681a      	ldr	r2, [r3, #0]
 800c74e:	68fb      	ldr	r3, [r7, #12]
 800c750:	681b      	ldr	r3, [r3, #0]
 800c752:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800c756:	601a      	str	r2, [r3, #0]
 800c758:	68fb      	ldr	r3, [r7, #12]
 800c75a:	681b      	ldr	r3, [r3, #0]
 800c75c:	681a      	ldr	r2, [r3, #0]
 800c75e:	68fb      	ldr	r3, [r7, #12]
 800c760:	681b      	ldr	r3, [r3, #0]
 800c762:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800c766:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800c768:	68fb      	ldr	r3, [r7, #12]
 800c76a:	2201      	movs	r2, #1
 800c76c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800c770:	68fb      	ldr	r3, [r7, #12]
 800c772:	2200      	movs	r2, #0
 800c774:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800c778:	2303      	movs	r3, #3
 800c77a:	e010      	b.n	800c79e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800c77c:	69bb      	ldr	r3, [r7, #24]
 800c77e:	2b00      	cmp	r3, #0
 800c780:	d101      	bne.n	800c786 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800c782:	2300      	movs	r3, #0
 800c784:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800c786:	69bb      	ldr	r3, [r7, #24]
 800c788:	3b01      	subs	r3, #1
 800c78a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800c78c:	68fb      	ldr	r3, [r7, #12]
 800c78e:	681b      	ldr	r3, [r3, #0]
 800c790:	689a      	ldr	r2, [r3, #8]
 800c792:	68bb      	ldr	r3, [r7, #8]
 800c794:	4013      	ands	r3, r2
 800c796:	687a      	ldr	r2, [r7, #4]
 800c798:	429a      	cmp	r2, r3
 800c79a:	d196      	bne.n	800c6ca <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800c79c:	2300      	movs	r3, #0
}
 800c79e:	4618      	mov	r0, r3
 800c7a0:	3728      	adds	r7, #40	@ 0x28
 800c7a2:	46bd      	mov	sp, r7
 800c7a4:	bd80      	pop	{r7, pc}
 800c7a6:	bf00      	nop
 800c7a8:	2000001c 	.word	0x2000001c

0800c7ac <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800c7ac:	b580      	push	{r7, lr}
 800c7ae:	b086      	sub	sp, #24
 800c7b0:	af02      	add	r7, sp, #8
 800c7b2:	60f8      	str	r0, [r7, #12]
 800c7b4:	60b9      	str	r1, [r7, #8]
 800c7b6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c7b8:	68fb      	ldr	r3, [r7, #12]
 800c7ba:	685b      	ldr	r3, [r3, #4]
 800c7bc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c7c0:	d111      	bne.n	800c7e6 <SPI_EndRxTransaction+0x3a>
 800c7c2:	68fb      	ldr	r3, [r7, #12]
 800c7c4:	689b      	ldr	r3, [r3, #8]
 800c7c6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c7ca:	d004      	beq.n	800c7d6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c7cc:	68fb      	ldr	r3, [r7, #12]
 800c7ce:	689b      	ldr	r3, [r3, #8]
 800c7d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c7d4:	d107      	bne.n	800c7e6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800c7d6:	68fb      	ldr	r3, [r7, #12]
 800c7d8:	681b      	ldr	r3, [r3, #0]
 800c7da:	681a      	ldr	r2, [r3, #0]
 800c7dc:	68fb      	ldr	r3, [r7, #12]
 800c7de:	681b      	ldr	r3, [r3, #0]
 800c7e0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c7e4:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800c7e6:	687b      	ldr	r3, [r7, #4]
 800c7e8:	9300      	str	r3, [sp, #0]
 800c7ea:	68bb      	ldr	r3, [r7, #8]
 800c7ec:	2200      	movs	r2, #0
 800c7ee:	2180      	movs	r1, #128	@ 0x80
 800c7f0:	68f8      	ldr	r0, [r7, #12]
 800c7f2:	f7ff febd 	bl	800c570 <SPI_WaitFlagStateUntilTimeout>
 800c7f6:	4603      	mov	r3, r0
 800c7f8:	2b00      	cmp	r3, #0
 800c7fa:	d007      	beq.n	800c80c <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c7fc:	68fb      	ldr	r3, [r7, #12]
 800c7fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c800:	f043 0220 	orr.w	r2, r3, #32
 800c804:	68fb      	ldr	r3, [r7, #12]
 800c806:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800c808:	2303      	movs	r3, #3
 800c80a:	e023      	b.n	800c854 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c80c:	68fb      	ldr	r3, [r7, #12]
 800c80e:	685b      	ldr	r3, [r3, #4]
 800c810:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c814:	d11d      	bne.n	800c852 <SPI_EndRxTransaction+0xa6>
 800c816:	68fb      	ldr	r3, [r7, #12]
 800c818:	689b      	ldr	r3, [r3, #8]
 800c81a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c81e:	d004      	beq.n	800c82a <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c820:	68fb      	ldr	r3, [r7, #12]
 800c822:	689b      	ldr	r3, [r3, #8]
 800c824:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c828:	d113      	bne.n	800c852 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800c82a:	687b      	ldr	r3, [r7, #4]
 800c82c:	9300      	str	r3, [sp, #0]
 800c82e:	68bb      	ldr	r3, [r7, #8]
 800c830:	2200      	movs	r2, #0
 800c832:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800c836:	68f8      	ldr	r0, [r7, #12]
 800c838:	f7ff ff22 	bl	800c680 <SPI_WaitFifoStateUntilTimeout>
 800c83c:	4603      	mov	r3, r0
 800c83e:	2b00      	cmp	r3, #0
 800c840:	d007      	beq.n	800c852 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c842:	68fb      	ldr	r3, [r7, #12]
 800c844:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c846:	f043 0220 	orr.w	r2, r3, #32
 800c84a:	68fb      	ldr	r3, [r7, #12]
 800c84c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800c84e:	2303      	movs	r3, #3
 800c850:	e000      	b.n	800c854 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800c852:	2300      	movs	r3, #0
}
 800c854:	4618      	mov	r0, r3
 800c856:	3710      	adds	r7, #16
 800c858:	46bd      	mov	sp, r7
 800c85a:	bd80      	pop	{r7, pc}

0800c85c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800c85c:	b580      	push	{r7, lr}
 800c85e:	b086      	sub	sp, #24
 800c860:	af02      	add	r7, sp, #8
 800c862:	60f8      	str	r0, [r7, #12]
 800c864:	60b9      	str	r1, [r7, #8]
 800c866:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800c868:	687b      	ldr	r3, [r7, #4]
 800c86a:	9300      	str	r3, [sp, #0]
 800c86c:	68bb      	ldr	r3, [r7, #8]
 800c86e:	2200      	movs	r2, #0
 800c870:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800c874:	68f8      	ldr	r0, [r7, #12]
 800c876:	f7ff ff03 	bl	800c680 <SPI_WaitFifoStateUntilTimeout>
 800c87a:	4603      	mov	r3, r0
 800c87c:	2b00      	cmp	r3, #0
 800c87e:	d007      	beq.n	800c890 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c880:	68fb      	ldr	r3, [r7, #12]
 800c882:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c884:	f043 0220 	orr.w	r2, r3, #32
 800c888:	68fb      	ldr	r3, [r7, #12]
 800c88a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800c88c:	2303      	movs	r3, #3
 800c88e:	e027      	b.n	800c8e0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800c890:	687b      	ldr	r3, [r7, #4]
 800c892:	9300      	str	r3, [sp, #0]
 800c894:	68bb      	ldr	r3, [r7, #8]
 800c896:	2200      	movs	r2, #0
 800c898:	2180      	movs	r1, #128	@ 0x80
 800c89a:	68f8      	ldr	r0, [r7, #12]
 800c89c:	f7ff fe68 	bl	800c570 <SPI_WaitFlagStateUntilTimeout>
 800c8a0:	4603      	mov	r3, r0
 800c8a2:	2b00      	cmp	r3, #0
 800c8a4:	d007      	beq.n	800c8b6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c8a6:	68fb      	ldr	r3, [r7, #12]
 800c8a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c8aa:	f043 0220 	orr.w	r2, r3, #32
 800c8ae:	68fb      	ldr	r3, [r7, #12]
 800c8b0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800c8b2:	2303      	movs	r3, #3
 800c8b4:	e014      	b.n	800c8e0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800c8b6:	687b      	ldr	r3, [r7, #4]
 800c8b8:	9300      	str	r3, [sp, #0]
 800c8ba:	68bb      	ldr	r3, [r7, #8]
 800c8bc:	2200      	movs	r2, #0
 800c8be:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800c8c2:	68f8      	ldr	r0, [r7, #12]
 800c8c4:	f7ff fedc 	bl	800c680 <SPI_WaitFifoStateUntilTimeout>
 800c8c8:	4603      	mov	r3, r0
 800c8ca:	2b00      	cmp	r3, #0
 800c8cc:	d007      	beq.n	800c8de <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c8ce:	68fb      	ldr	r3, [r7, #12]
 800c8d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c8d2:	f043 0220 	orr.w	r2, r3, #32
 800c8d6:	68fb      	ldr	r3, [r7, #12]
 800c8d8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800c8da:	2303      	movs	r3, #3
 800c8dc:	e000      	b.n	800c8e0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800c8de:	2300      	movs	r3, #0
}
 800c8e0:	4618      	mov	r0, r3
 800c8e2:	3710      	adds	r7, #16
 800c8e4:	46bd      	mov	sp, r7
 800c8e6:	bd80      	pop	{r7, pc}

0800c8e8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800c8e8:	b580      	push	{r7, lr}
 800c8ea:	b082      	sub	sp, #8
 800c8ec:	af00      	add	r7, sp, #0
 800c8ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c8f0:	687b      	ldr	r3, [r7, #4]
 800c8f2:	2b00      	cmp	r3, #0
 800c8f4:	d101      	bne.n	800c8fa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800c8f6:	2301      	movs	r3, #1
 800c8f8:	e049      	b.n	800c98e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c8fa:	687b      	ldr	r3, [r7, #4]
 800c8fc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c900:	b2db      	uxtb	r3, r3
 800c902:	2b00      	cmp	r3, #0
 800c904:	d106      	bne.n	800c914 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c906:	687b      	ldr	r3, [r7, #4]
 800c908:	2200      	movs	r2, #0
 800c90a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800c90e:	6878      	ldr	r0, [r7, #4]
 800c910:	f7fa fc86 	bl	8007220 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c914:	687b      	ldr	r3, [r7, #4]
 800c916:	2202      	movs	r2, #2
 800c918:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	681a      	ldr	r2, [r3, #0]
 800c920:	687b      	ldr	r3, [r7, #4]
 800c922:	3304      	adds	r3, #4
 800c924:	4619      	mov	r1, r3
 800c926:	4610      	mov	r0, r2
 800c928:	f000 fc46 	bl	800d1b8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	2201      	movs	r2, #1
 800c930:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c934:	687b      	ldr	r3, [r7, #4]
 800c936:	2201      	movs	r2, #1
 800c938:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800c93c:	687b      	ldr	r3, [r7, #4]
 800c93e:	2201      	movs	r2, #1
 800c940:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	2201      	movs	r2, #1
 800c948:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800c94c:	687b      	ldr	r3, [r7, #4]
 800c94e:	2201      	movs	r2, #1
 800c950:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	2201      	movs	r2, #1
 800c958:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800c95c:	687b      	ldr	r3, [r7, #4]
 800c95e:	2201      	movs	r2, #1
 800c960:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c964:	687b      	ldr	r3, [r7, #4]
 800c966:	2201      	movs	r2, #1
 800c968:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c96c:	687b      	ldr	r3, [r7, #4]
 800c96e:	2201      	movs	r2, #1
 800c970:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	2201      	movs	r2, #1
 800c978:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800c97c:	687b      	ldr	r3, [r7, #4]
 800c97e:	2201      	movs	r2, #1
 800c980:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c984:	687b      	ldr	r3, [r7, #4]
 800c986:	2201      	movs	r2, #1
 800c988:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800c98c:	2300      	movs	r3, #0
}
 800c98e:	4618      	mov	r0, r3
 800c990:	3708      	adds	r7, #8
 800c992:	46bd      	mov	sp, r7
 800c994:	bd80      	pop	{r7, pc}

0800c996 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800c996:	b580      	push	{r7, lr}
 800c998:	b082      	sub	sp, #8
 800c99a:	af00      	add	r7, sp, #0
 800c99c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	2b00      	cmp	r3, #0
 800c9a2:	d101      	bne.n	800c9a8 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800c9a4:	2301      	movs	r3, #1
 800c9a6:	e049      	b.n	800ca3c <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c9a8:	687b      	ldr	r3, [r7, #4]
 800c9aa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c9ae:	b2db      	uxtb	r3, r3
 800c9b0:	2b00      	cmp	r3, #0
 800c9b2:	d106      	bne.n	800c9c2 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c9b4:	687b      	ldr	r3, [r7, #4]
 800c9b6:	2200      	movs	r2, #0
 800c9b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800c9bc:	6878      	ldr	r0, [r7, #4]
 800c9be:	f000 f841 	bl	800ca44 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c9c2:	687b      	ldr	r3, [r7, #4]
 800c9c4:	2202      	movs	r2, #2
 800c9c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c9ca:	687b      	ldr	r3, [r7, #4]
 800c9cc:	681a      	ldr	r2, [r3, #0]
 800c9ce:	687b      	ldr	r3, [r7, #4]
 800c9d0:	3304      	adds	r3, #4
 800c9d2:	4619      	mov	r1, r3
 800c9d4:	4610      	mov	r0, r2
 800c9d6:	f000 fbef 	bl	800d1b8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c9da:	687b      	ldr	r3, [r7, #4]
 800c9dc:	2201      	movs	r2, #1
 800c9de:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c9e2:	687b      	ldr	r3, [r7, #4]
 800c9e4:	2201      	movs	r2, #1
 800c9e6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800c9ea:	687b      	ldr	r3, [r7, #4]
 800c9ec:	2201      	movs	r2, #1
 800c9ee:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800c9f2:	687b      	ldr	r3, [r7, #4]
 800c9f4:	2201      	movs	r2, #1
 800c9f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800c9fa:	687b      	ldr	r3, [r7, #4]
 800c9fc:	2201      	movs	r2, #1
 800c9fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ca02:	687b      	ldr	r3, [r7, #4]
 800ca04:	2201      	movs	r2, #1
 800ca06:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ca0a:	687b      	ldr	r3, [r7, #4]
 800ca0c:	2201      	movs	r2, #1
 800ca0e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ca12:	687b      	ldr	r3, [r7, #4]
 800ca14:	2201      	movs	r2, #1
 800ca16:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	2201      	movs	r2, #1
 800ca1e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	2201      	movs	r2, #1
 800ca26:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800ca2a:	687b      	ldr	r3, [r7, #4]
 800ca2c:	2201      	movs	r2, #1
 800ca2e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ca32:	687b      	ldr	r3, [r7, #4]
 800ca34:	2201      	movs	r2, #1
 800ca36:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800ca3a:	2300      	movs	r3, #0
}
 800ca3c:	4618      	mov	r0, r3
 800ca3e:	3708      	adds	r7, #8
 800ca40:	46bd      	mov	sp, r7
 800ca42:	bd80      	pop	{r7, pc}

0800ca44 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800ca44:	b480      	push	{r7}
 800ca46:	b083      	sub	sp, #12
 800ca48:	af00      	add	r7, sp, #0
 800ca4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800ca4c:	bf00      	nop
 800ca4e:	370c      	adds	r7, #12
 800ca50:	46bd      	mov	sp, r7
 800ca52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca56:	4770      	bx	lr

0800ca58 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800ca58:	b580      	push	{r7, lr}
 800ca5a:	b084      	sub	sp, #16
 800ca5c:	af00      	add	r7, sp, #0
 800ca5e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	681b      	ldr	r3, [r3, #0]
 800ca64:	68db      	ldr	r3, [r3, #12]
 800ca66:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800ca68:	687b      	ldr	r3, [r7, #4]
 800ca6a:	681b      	ldr	r3, [r3, #0]
 800ca6c:	691b      	ldr	r3, [r3, #16]
 800ca6e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800ca70:	68bb      	ldr	r3, [r7, #8]
 800ca72:	f003 0302 	and.w	r3, r3, #2
 800ca76:	2b00      	cmp	r3, #0
 800ca78:	d020      	beq.n	800cabc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800ca7a:	68fb      	ldr	r3, [r7, #12]
 800ca7c:	f003 0302 	and.w	r3, r3, #2
 800ca80:	2b00      	cmp	r3, #0
 800ca82:	d01b      	beq.n	800cabc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800ca84:	687b      	ldr	r3, [r7, #4]
 800ca86:	681b      	ldr	r3, [r3, #0]
 800ca88:	f06f 0202 	mvn.w	r2, #2
 800ca8c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ca8e:	687b      	ldr	r3, [r7, #4]
 800ca90:	2201      	movs	r2, #1
 800ca92:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800ca94:	687b      	ldr	r3, [r7, #4]
 800ca96:	681b      	ldr	r3, [r3, #0]
 800ca98:	699b      	ldr	r3, [r3, #24]
 800ca9a:	f003 0303 	and.w	r3, r3, #3
 800ca9e:	2b00      	cmp	r3, #0
 800caa0:	d003      	beq.n	800caaa <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800caa2:	6878      	ldr	r0, [r7, #4]
 800caa4:	f7f9 fa52 	bl	8005f4c <HAL_TIM_IC_CaptureCallback>
 800caa8:	e005      	b.n	800cab6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800caaa:	6878      	ldr	r0, [r7, #4]
 800caac:	f000 fb66 	bl	800d17c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cab0:	6878      	ldr	r0, [r7, #4]
 800cab2:	f000 fb6d 	bl	800d190 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cab6:	687b      	ldr	r3, [r7, #4]
 800cab8:	2200      	movs	r2, #0
 800caba:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800cabc:	68bb      	ldr	r3, [r7, #8]
 800cabe:	f003 0304 	and.w	r3, r3, #4
 800cac2:	2b00      	cmp	r3, #0
 800cac4:	d020      	beq.n	800cb08 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800cac6:	68fb      	ldr	r3, [r7, #12]
 800cac8:	f003 0304 	and.w	r3, r3, #4
 800cacc:	2b00      	cmp	r3, #0
 800cace:	d01b      	beq.n	800cb08 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800cad0:	687b      	ldr	r3, [r7, #4]
 800cad2:	681b      	ldr	r3, [r3, #0]
 800cad4:	f06f 0204 	mvn.w	r2, #4
 800cad8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800cada:	687b      	ldr	r3, [r7, #4]
 800cadc:	2202      	movs	r2, #2
 800cade:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800cae0:	687b      	ldr	r3, [r7, #4]
 800cae2:	681b      	ldr	r3, [r3, #0]
 800cae4:	699b      	ldr	r3, [r3, #24]
 800cae6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800caea:	2b00      	cmp	r3, #0
 800caec:	d003      	beq.n	800caf6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800caee:	6878      	ldr	r0, [r7, #4]
 800caf0:	f7f9 fa2c 	bl	8005f4c <HAL_TIM_IC_CaptureCallback>
 800caf4:	e005      	b.n	800cb02 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800caf6:	6878      	ldr	r0, [r7, #4]
 800caf8:	f000 fb40 	bl	800d17c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cafc:	6878      	ldr	r0, [r7, #4]
 800cafe:	f000 fb47 	bl	800d190 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cb02:	687b      	ldr	r3, [r7, #4]
 800cb04:	2200      	movs	r2, #0
 800cb06:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800cb08:	68bb      	ldr	r3, [r7, #8]
 800cb0a:	f003 0308 	and.w	r3, r3, #8
 800cb0e:	2b00      	cmp	r3, #0
 800cb10:	d020      	beq.n	800cb54 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800cb12:	68fb      	ldr	r3, [r7, #12]
 800cb14:	f003 0308 	and.w	r3, r3, #8
 800cb18:	2b00      	cmp	r3, #0
 800cb1a:	d01b      	beq.n	800cb54 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800cb1c:	687b      	ldr	r3, [r7, #4]
 800cb1e:	681b      	ldr	r3, [r3, #0]
 800cb20:	f06f 0208 	mvn.w	r2, #8
 800cb24:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800cb26:	687b      	ldr	r3, [r7, #4]
 800cb28:	2204      	movs	r2, #4
 800cb2a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800cb2c:	687b      	ldr	r3, [r7, #4]
 800cb2e:	681b      	ldr	r3, [r3, #0]
 800cb30:	69db      	ldr	r3, [r3, #28]
 800cb32:	f003 0303 	and.w	r3, r3, #3
 800cb36:	2b00      	cmp	r3, #0
 800cb38:	d003      	beq.n	800cb42 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800cb3a:	6878      	ldr	r0, [r7, #4]
 800cb3c:	f7f9 fa06 	bl	8005f4c <HAL_TIM_IC_CaptureCallback>
 800cb40:	e005      	b.n	800cb4e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800cb42:	6878      	ldr	r0, [r7, #4]
 800cb44:	f000 fb1a 	bl	800d17c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cb48:	6878      	ldr	r0, [r7, #4]
 800cb4a:	f000 fb21 	bl	800d190 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cb4e:	687b      	ldr	r3, [r7, #4]
 800cb50:	2200      	movs	r2, #0
 800cb52:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800cb54:	68bb      	ldr	r3, [r7, #8]
 800cb56:	f003 0310 	and.w	r3, r3, #16
 800cb5a:	2b00      	cmp	r3, #0
 800cb5c:	d020      	beq.n	800cba0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800cb5e:	68fb      	ldr	r3, [r7, #12]
 800cb60:	f003 0310 	and.w	r3, r3, #16
 800cb64:	2b00      	cmp	r3, #0
 800cb66:	d01b      	beq.n	800cba0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800cb68:	687b      	ldr	r3, [r7, #4]
 800cb6a:	681b      	ldr	r3, [r3, #0]
 800cb6c:	f06f 0210 	mvn.w	r2, #16
 800cb70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800cb72:	687b      	ldr	r3, [r7, #4]
 800cb74:	2208      	movs	r2, #8
 800cb76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800cb78:	687b      	ldr	r3, [r7, #4]
 800cb7a:	681b      	ldr	r3, [r3, #0]
 800cb7c:	69db      	ldr	r3, [r3, #28]
 800cb7e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800cb82:	2b00      	cmp	r3, #0
 800cb84:	d003      	beq.n	800cb8e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800cb86:	6878      	ldr	r0, [r7, #4]
 800cb88:	f7f9 f9e0 	bl	8005f4c <HAL_TIM_IC_CaptureCallback>
 800cb8c:	e005      	b.n	800cb9a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800cb8e:	6878      	ldr	r0, [r7, #4]
 800cb90:	f000 faf4 	bl	800d17c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cb94:	6878      	ldr	r0, [r7, #4]
 800cb96:	f000 fafb 	bl	800d190 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cb9a:	687b      	ldr	r3, [r7, #4]
 800cb9c:	2200      	movs	r2, #0
 800cb9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800cba0:	68bb      	ldr	r3, [r7, #8]
 800cba2:	f003 0301 	and.w	r3, r3, #1
 800cba6:	2b00      	cmp	r3, #0
 800cba8:	d00c      	beq.n	800cbc4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800cbaa:	68fb      	ldr	r3, [r7, #12]
 800cbac:	f003 0301 	and.w	r3, r3, #1
 800cbb0:	2b00      	cmp	r3, #0
 800cbb2:	d007      	beq.n	800cbc4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800cbb4:	687b      	ldr	r3, [r7, #4]
 800cbb6:	681b      	ldr	r3, [r3, #0]
 800cbb8:	f06f 0201 	mvn.w	r2, #1
 800cbbc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800cbbe:	6878      	ldr	r0, [r7, #4]
 800cbc0:	f000 fad2 	bl	800d168 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800cbc4:	68bb      	ldr	r3, [r7, #8]
 800cbc6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cbca:	2b00      	cmp	r3, #0
 800cbcc:	d104      	bne.n	800cbd8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800cbce:	68bb      	ldr	r3, [r7, #8]
 800cbd0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800cbd4:	2b00      	cmp	r3, #0
 800cbd6:	d00c      	beq.n	800cbf2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800cbd8:	68fb      	ldr	r3, [r7, #12]
 800cbda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cbde:	2b00      	cmp	r3, #0
 800cbe0:	d007      	beq.n	800cbf2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800cbe2:	687b      	ldr	r3, [r7, #4]
 800cbe4:	681b      	ldr	r3, [r3, #0]
 800cbe6:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800cbea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800cbec:	6878      	ldr	r0, [r7, #4]
 800cbee:	f000 fedd 	bl	800d9ac <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800cbf2:	68bb      	ldr	r3, [r7, #8]
 800cbf4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cbf8:	2b00      	cmp	r3, #0
 800cbfa:	d00c      	beq.n	800cc16 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800cbfc:	68fb      	ldr	r3, [r7, #12]
 800cbfe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cc02:	2b00      	cmp	r3, #0
 800cc04:	d007      	beq.n	800cc16 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800cc06:	687b      	ldr	r3, [r7, #4]
 800cc08:	681b      	ldr	r3, [r3, #0]
 800cc0a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800cc0e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800cc10:	6878      	ldr	r0, [r7, #4]
 800cc12:	f000 fed5 	bl	800d9c0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800cc16:	68bb      	ldr	r3, [r7, #8]
 800cc18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cc1c:	2b00      	cmp	r3, #0
 800cc1e:	d00c      	beq.n	800cc3a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800cc20:	68fb      	ldr	r3, [r7, #12]
 800cc22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cc26:	2b00      	cmp	r3, #0
 800cc28:	d007      	beq.n	800cc3a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800cc2a:	687b      	ldr	r3, [r7, #4]
 800cc2c:	681b      	ldr	r3, [r3, #0]
 800cc2e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800cc32:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800cc34:	6878      	ldr	r0, [r7, #4]
 800cc36:	f000 fab5 	bl	800d1a4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800cc3a:	68bb      	ldr	r3, [r7, #8]
 800cc3c:	f003 0320 	and.w	r3, r3, #32
 800cc40:	2b00      	cmp	r3, #0
 800cc42:	d00c      	beq.n	800cc5e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800cc44:	68fb      	ldr	r3, [r7, #12]
 800cc46:	f003 0320 	and.w	r3, r3, #32
 800cc4a:	2b00      	cmp	r3, #0
 800cc4c:	d007      	beq.n	800cc5e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800cc4e:	687b      	ldr	r3, [r7, #4]
 800cc50:	681b      	ldr	r3, [r3, #0]
 800cc52:	f06f 0220 	mvn.w	r2, #32
 800cc56:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800cc58:	6878      	ldr	r0, [r7, #4]
 800cc5a:	f000 fe9d 	bl	800d998 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800cc5e:	68bb      	ldr	r3, [r7, #8]
 800cc60:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800cc64:	2b00      	cmp	r3, #0
 800cc66:	d00c      	beq.n	800cc82 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800cc68:	68fb      	ldr	r3, [r7, #12]
 800cc6a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800cc6e:	2b00      	cmp	r3, #0
 800cc70:	d007      	beq.n	800cc82 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800cc72:	687b      	ldr	r3, [r7, #4]
 800cc74:	681b      	ldr	r3, [r3, #0]
 800cc76:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800cc7a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800cc7c:	6878      	ldr	r0, [r7, #4]
 800cc7e:	f000 fea9 	bl	800d9d4 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800cc82:	68bb      	ldr	r3, [r7, #8]
 800cc84:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800cc88:	2b00      	cmp	r3, #0
 800cc8a:	d00c      	beq.n	800cca6 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800cc8c:	68fb      	ldr	r3, [r7, #12]
 800cc8e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800cc92:	2b00      	cmp	r3, #0
 800cc94:	d007      	beq.n	800cca6 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800cc96:	687b      	ldr	r3, [r7, #4]
 800cc98:	681b      	ldr	r3, [r3, #0]
 800cc9a:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800cc9e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800cca0:	6878      	ldr	r0, [r7, #4]
 800cca2:	f000 fea1 	bl	800d9e8 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800cca6:	68bb      	ldr	r3, [r7, #8]
 800cca8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800ccac:	2b00      	cmp	r3, #0
 800ccae:	d00c      	beq.n	800ccca <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800ccb0:	68fb      	ldr	r3, [r7, #12]
 800ccb2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800ccb6:	2b00      	cmp	r3, #0
 800ccb8:	d007      	beq.n	800ccca <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800ccba:	687b      	ldr	r3, [r7, #4]
 800ccbc:	681b      	ldr	r3, [r3, #0]
 800ccbe:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800ccc2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800ccc4:	6878      	ldr	r0, [r7, #4]
 800ccc6:	f000 fe99 	bl	800d9fc <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800ccca:	68bb      	ldr	r3, [r7, #8]
 800cccc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ccd0:	2b00      	cmp	r3, #0
 800ccd2:	d00c      	beq.n	800ccee <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800ccd4:	68fb      	ldr	r3, [r7, #12]
 800ccd6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ccda:	2b00      	cmp	r3, #0
 800ccdc:	d007      	beq.n	800ccee <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800ccde:	687b      	ldr	r3, [r7, #4]
 800cce0:	681b      	ldr	r3, [r3, #0]
 800cce2:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800cce6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800cce8:	6878      	ldr	r0, [r7, #4]
 800ccea:	f000 fe91 	bl	800da10 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800ccee:	bf00      	nop
 800ccf0:	3710      	adds	r7, #16
 800ccf2:	46bd      	mov	sp, r7
 800ccf4:	bd80      	pop	{r7, pc}

0800ccf6 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800ccf6:	b580      	push	{r7, lr}
 800ccf8:	b086      	sub	sp, #24
 800ccfa:	af00      	add	r7, sp, #0
 800ccfc:	60f8      	str	r0, [r7, #12]
 800ccfe:	60b9      	str	r1, [r7, #8]
 800cd00:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800cd02:	2300      	movs	r3, #0
 800cd04:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800cd06:	68fb      	ldr	r3, [r7, #12]
 800cd08:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800cd0c:	2b01      	cmp	r3, #1
 800cd0e:	d101      	bne.n	800cd14 <HAL_TIM_IC_ConfigChannel+0x1e>
 800cd10:	2302      	movs	r3, #2
 800cd12:	e088      	b.n	800ce26 <HAL_TIM_IC_ConfigChannel+0x130>
 800cd14:	68fb      	ldr	r3, [r7, #12]
 800cd16:	2201      	movs	r2, #1
 800cd18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800cd1c:	687b      	ldr	r3, [r7, #4]
 800cd1e:	2b00      	cmp	r3, #0
 800cd20:	d11b      	bne.n	800cd5a <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800cd22:	68fb      	ldr	r3, [r7, #12]
 800cd24:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800cd26:	68bb      	ldr	r3, [r7, #8]
 800cd28:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800cd2a:	68bb      	ldr	r3, [r7, #8]
 800cd2c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800cd2e:	68bb      	ldr	r3, [r7, #8]
 800cd30:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 800cd32:	f000 fbd5 	bl	800d4e0 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800cd36:	68fb      	ldr	r3, [r7, #12]
 800cd38:	681b      	ldr	r3, [r3, #0]
 800cd3a:	699a      	ldr	r2, [r3, #24]
 800cd3c:	68fb      	ldr	r3, [r7, #12]
 800cd3e:	681b      	ldr	r3, [r3, #0]
 800cd40:	f022 020c 	bic.w	r2, r2, #12
 800cd44:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800cd46:	68fb      	ldr	r3, [r7, #12]
 800cd48:	681b      	ldr	r3, [r3, #0]
 800cd4a:	6999      	ldr	r1, [r3, #24]
 800cd4c:	68bb      	ldr	r3, [r7, #8]
 800cd4e:	689a      	ldr	r2, [r3, #8]
 800cd50:	68fb      	ldr	r3, [r7, #12]
 800cd52:	681b      	ldr	r3, [r3, #0]
 800cd54:	430a      	orrs	r2, r1
 800cd56:	619a      	str	r2, [r3, #24]
 800cd58:	e060      	b.n	800ce1c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800cd5a:	687b      	ldr	r3, [r7, #4]
 800cd5c:	2b04      	cmp	r3, #4
 800cd5e:	d11c      	bne.n	800cd9a <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800cd60:	68fb      	ldr	r3, [r7, #12]
 800cd62:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800cd64:	68bb      	ldr	r3, [r7, #8]
 800cd66:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800cd68:	68bb      	ldr	r3, [r7, #8]
 800cd6a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800cd6c:	68bb      	ldr	r3, [r7, #8]
 800cd6e:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800cd70:	f000 fc59 	bl	800d626 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800cd74:	68fb      	ldr	r3, [r7, #12]
 800cd76:	681b      	ldr	r3, [r3, #0]
 800cd78:	699a      	ldr	r2, [r3, #24]
 800cd7a:	68fb      	ldr	r3, [r7, #12]
 800cd7c:	681b      	ldr	r3, [r3, #0]
 800cd7e:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800cd82:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800cd84:	68fb      	ldr	r3, [r7, #12]
 800cd86:	681b      	ldr	r3, [r3, #0]
 800cd88:	6999      	ldr	r1, [r3, #24]
 800cd8a:	68bb      	ldr	r3, [r7, #8]
 800cd8c:	689b      	ldr	r3, [r3, #8]
 800cd8e:	021a      	lsls	r2, r3, #8
 800cd90:	68fb      	ldr	r3, [r7, #12]
 800cd92:	681b      	ldr	r3, [r3, #0]
 800cd94:	430a      	orrs	r2, r1
 800cd96:	619a      	str	r2, [r3, #24]
 800cd98:	e040      	b.n	800ce1c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800cd9a:	687b      	ldr	r3, [r7, #4]
 800cd9c:	2b08      	cmp	r3, #8
 800cd9e:	d11b      	bne.n	800cdd8 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800cda0:	68fb      	ldr	r3, [r7, #12]
 800cda2:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800cda4:	68bb      	ldr	r3, [r7, #8]
 800cda6:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800cda8:	68bb      	ldr	r3, [r7, #8]
 800cdaa:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800cdac:	68bb      	ldr	r3, [r7, #8]
 800cdae:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800cdb0:	f000 fca6 	bl	800d700 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800cdb4:	68fb      	ldr	r3, [r7, #12]
 800cdb6:	681b      	ldr	r3, [r3, #0]
 800cdb8:	69da      	ldr	r2, [r3, #28]
 800cdba:	68fb      	ldr	r3, [r7, #12]
 800cdbc:	681b      	ldr	r3, [r3, #0]
 800cdbe:	f022 020c 	bic.w	r2, r2, #12
 800cdc2:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800cdc4:	68fb      	ldr	r3, [r7, #12]
 800cdc6:	681b      	ldr	r3, [r3, #0]
 800cdc8:	69d9      	ldr	r1, [r3, #28]
 800cdca:	68bb      	ldr	r3, [r7, #8]
 800cdcc:	689a      	ldr	r2, [r3, #8]
 800cdce:	68fb      	ldr	r3, [r7, #12]
 800cdd0:	681b      	ldr	r3, [r3, #0]
 800cdd2:	430a      	orrs	r2, r1
 800cdd4:	61da      	str	r2, [r3, #28]
 800cdd6:	e021      	b.n	800ce1c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800cdd8:	687b      	ldr	r3, [r7, #4]
 800cdda:	2b0c      	cmp	r3, #12
 800cddc:	d11c      	bne.n	800ce18 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800cdde:	68fb      	ldr	r3, [r7, #12]
 800cde0:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800cde2:	68bb      	ldr	r3, [r7, #8]
 800cde4:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800cde6:	68bb      	ldr	r3, [r7, #8]
 800cde8:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800cdea:	68bb      	ldr	r3, [r7, #8]
 800cdec:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 800cdee:	f000 fcc3 	bl	800d778 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800cdf2:	68fb      	ldr	r3, [r7, #12]
 800cdf4:	681b      	ldr	r3, [r3, #0]
 800cdf6:	69da      	ldr	r2, [r3, #28]
 800cdf8:	68fb      	ldr	r3, [r7, #12]
 800cdfa:	681b      	ldr	r3, [r3, #0]
 800cdfc:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800ce00:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800ce02:	68fb      	ldr	r3, [r7, #12]
 800ce04:	681b      	ldr	r3, [r3, #0]
 800ce06:	69d9      	ldr	r1, [r3, #28]
 800ce08:	68bb      	ldr	r3, [r7, #8]
 800ce0a:	689b      	ldr	r3, [r3, #8]
 800ce0c:	021a      	lsls	r2, r3, #8
 800ce0e:	68fb      	ldr	r3, [r7, #12]
 800ce10:	681b      	ldr	r3, [r3, #0]
 800ce12:	430a      	orrs	r2, r1
 800ce14:	61da      	str	r2, [r3, #28]
 800ce16:	e001      	b.n	800ce1c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800ce18:	2301      	movs	r3, #1
 800ce1a:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800ce1c:	68fb      	ldr	r3, [r7, #12]
 800ce1e:	2200      	movs	r2, #0
 800ce20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800ce24:	7dfb      	ldrb	r3, [r7, #23]
}
 800ce26:	4618      	mov	r0, r3
 800ce28:	3718      	adds	r7, #24
 800ce2a:	46bd      	mov	sp, r7
 800ce2c:	bd80      	pop	{r7, pc}
	...

0800ce30 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800ce30:	b580      	push	{r7, lr}
 800ce32:	b084      	sub	sp, #16
 800ce34:	af00      	add	r7, sp, #0
 800ce36:	6078      	str	r0, [r7, #4]
 800ce38:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800ce3a:	2300      	movs	r3, #0
 800ce3c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800ce3e:	687b      	ldr	r3, [r7, #4]
 800ce40:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ce44:	2b01      	cmp	r3, #1
 800ce46:	d101      	bne.n	800ce4c <HAL_TIM_ConfigClockSource+0x1c>
 800ce48:	2302      	movs	r3, #2
 800ce4a:	e0f6      	b.n	800d03a <HAL_TIM_ConfigClockSource+0x20a>
 800ce4c:	687b      	ldr	r3, [r7, #4]
 800ce4e:	2201      	movs	r2, #1
 800ce50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800ce54:	687b      	ldr	r3, [r7, #4]
 800ce56:	2202      	movs	r2, #2
 800ce58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800ce5c:	687b      	ldr	r3, [r7, #4]
 800ce5e:	681b      	ldr	r3, [r3, #0]
 800ce60:	689b      	ldr	r3, [r3, #8]
 800ce62:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800ce64:	68bb      	ldr	r3, [r7, #8]
 800ce66:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800ce6a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800ce6e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ce70:	68bb      	ldr	r3, [r7, #8]
 800ce72:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800ce76:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800ce78:	687b      	ldr	r3, [r7, #4]
 800ce7a:	681b      	ldr	r3, [r3, #0]
 800ce7c:	68ba      	ldr	r2, [r7, #8]
 800ce7e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800ce80:	683b      	ldr	r3, [r7, #0]
 800ce82:	681b      	ldr	r3, [r3, #0]
 800ce84:	4a6f      	ldr	r2, [pc, #444]	@ (800d044 <HAL_TIM_ConfigClockSource+0x214>)
 800ce86:	4293      	cmp	r3, r2
 800ce88:	f000 80c1 	beq.w	800d00e <HAL_TIM_ConfigClockSource+0x1de>
 800ce8c:	4a6d      	ldr	r2, [pc, #436]	@ (800d044 <HAL_TIM_ConfigClockSource+0x214>)
 800ce8e:	4293      	cmp	r3, r2
 800ce90:	f200 80c6 	bhi.w	800d020 <HAL_TIM_ConfigClockSource+0x1f0>
 800ce94:	4a6c      	ldr	r2, [pc, #432]	@ (800d048 <HAL_TIM_ConfigClockSource+0x218>)
 800ce96:	4293      	cmp	r3, r2
 800ce98:	f000 80b9 	beq.w	800d00e <HAL_TIM_ConfigClockSource+0x1de>
 800ce9c:	4a6a      	ldr	r2, [pc, #424]	@ (800d048 <HAL_TIM_ConfigClockSource+0x218>)
 800ce9e:	4293      	cmp	r3, r2
 800cea0:	f200 80be 	bhi.w	800d020 <HAL_TIM_ConfigClockSource+0x1f0>
 800cea4:	4a69      	ldr	r2, [pc, #420]	@ (800d04c <HAL_TIM_ConfigClockSource+0x21c>)
 800cea6:	4293      	cmp	r3, r2
 800cea8:	f000 80b1 	beq.w	800d00e <HAL_TIM_ConfigClockSource+0x1de>
 800ceac:	4a67      	ldr	r2, [pc, #412]	@ (800d04c <HAL_TIM_ConfigClockSource+0x21c>)
 800ceae:	4293      	cmp	r3, r2
 800ceb0:	f200 80b6 	bhi.w	800d020 <HAL_TIM_ConfigClockSource+0x1f0>
 800ceb4:	4a66      	ldr	r2, [pc, #408]	@ (800d050 <HAL_TIM_ConfigClockSource+0x220>)
 800ceb6:	4293      	cmp	r3, r2
 800ceb8:	f000 80a9 	beq.w	800d00e <HAL_TIM_ConfigClockSource+0x1de>
 800cebc:	4a64      	ldr	r2, [pc, #400]	@ (800d050 <HAL_TIM_ConfigClockSource+0x220>)
 800cebe:	4293      	cmp	r3, r2
 800cec0:	f200 80ae 	bhi.w	800d020 <HAL_TIM_ConfigClockSource+0x1f0>
 800cec4:	4a63      	ldr	r2, [pc, #396]	@ (800d054 <HAL_TIM_ConfigClockSource+0x224>)
 800cec6:	4293      	cmp	r3, r2
 800cec8:	f000 80a1 	beq.w	800d00e <HAL_TIM_ConfigClockSource+0x1de>
 800cecc:	4a61      	ldr	r2, [pc, #388]	@ (800d054 <HAL_TIM_ConfigClockSource+0x224>)
 800cece:	4293      	cmp	r3, r2
 800ced0:	f200 80a6 	bhi.w	800d020 <HAL_TIM_ConfigClockSource+0x1f0>
 800ced4:	4a60      	ldr	r2, [pc, #384]	@ (800d058 <HAL_TIM_ConfigClockSource+0x228>)
 800ced6:	4293      	cmp	r3, r2
 800ced8:	f000 8099 	beq.w	800d00e <HAL_TIM_ConfigClockSource+0x1de>
 800cedc:	4a5e      	ldr	r2, [pc, #376]	@ (800d058 <HAL_TIM_ConfigClockSource+0x228>)
 800cede:	4293      	cmp	r3, r2
 800cee0:	f200 809e 	bhi.w	800d020 <HAL_TIM_ConfigClockSource+0x1f0>
 800cee4:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800cee8:	f000 8091 	beq.w	800d00e <HAL_TIM_ConfigClockSource+0x1de>
 800ceec:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800cef0:	f200 8096 	bhi.w	800d020 <HAL_TIM_ConfigClockSource+0x1f0>
 800cef4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800cef8:	f000 8089 	beq.w	800d00e <HAL_TIM_ConfigClockSource+0x1de>
 800cefc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800cf00:	f200 808e 	bhi.w	800d020 <HAL_TIM_ConfigClockSource+0x1f0>
 800cf04:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800cf08:	d03e      	beq.n	800cf88 <HAL_TIM_ConfigClockSource+0x158>
 800cf0a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800cf0e:	f200 8087 	bhi.w	800d020 <HAL_TIM_ConfigClockSource+0x1f0>
 800cf12:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800cf16:	f000 8086 	beq.w	800d026 <HAL_TIM_ConfigClockSource+0x1f6>
 800cf1a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800cf1e:	d87f      	bhi.n	800d020 <HAL_TIM_ConfigClockSource+0x1f0>
 800cf20:	2b70      	cmp	r3, #112	@ 0x70
 800cf22:	d01a      	beq.n	800cf5a <HAL_TIM_ConfigClockSource+0x12a>
 800cf24:	2b70      	cmp	r3, #112	@ 0x70
 800cf26:	d87b      	bhi.n	800d020 <HAL_TIM_ConfigClockSource+0x1f0>
 800cf28:	2b60      	cmp	r3, #96	@ 0x60
 800cf2a:	d050      	beq.n	800cfce <HAL_TIM_ConfigClockSource+0x19e>
 800cf2c:	2b60      	cmp	r3, #96	@ 0x60
 800cf2e:	d877      	bhi.n	800d020 <HAL_TIM_ConfigClockSource+0x1f0>
 800cf30:	2b50      	cmp	r3, #80	@ 0x50
 800cf32:	d03c      	beq.n	800cfae <HAL_TIM_ConfigClockSource+0x17e>
 800cf34:	2b50      	cmp	r3, #80	@ 0x50
 800cf36:	d873      	bhi.n	800d020 <HAL_TIM_ConfigClockSource+0x1f0>
 800cf38:	2b40      	cmp	r3, #64	@ 0x40
 800cf3a:	d058      	beq.n	800cfee <HAL_TIM_ConfigClockSource+0x1be>
 800cf3c:	2b40      	cmp	r3, #64	@ 0x40
 800cf3e:	d86f      	bhi.n	800d020 <HAL_TIM_ConfigClockSource+0x1f0>
 800cf40:	2b30      	cmp	r3, #48	@ 0x30
 800cf42:	d064      	beq.n	800d00e <HAL_TIM_ConfigClockSource+0x1de>
 800cf44:	2b30      	cmp	r3, #48	@ 0x30
 800cf46:	d86b      	bhi.n	800d020 <HAL_TIM_ConfigClockSource+0x1f0>
 800cf48:	2b20      	cmp	r3, #32
 800cf4a:	d060      	beq.n	800d00e <HAL_TIM_ConfigClockSource+0x1de>
 800cf4c:	2b20      	cmp	r3, #32
 800cf4e:	d867      	bhi.n	800d020 <HAL_TIM_ConfigClockSource+0x1f0>
 800cf50:	2b00      	cmp	r3, #0
 800cf52:	d05c      	beq.n	800d00e <HAL_TIM_ConfigClockSource+0x1de>
 800cf54:	2b10      	cmp	r3, #16
 800cf56:	d05a      	beq.n	800d00e <HAL_TIM_ConfigClockSource+0x1de>
 800cf58:	e062      	b.n	800d020 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800cf5a:	687b      	ldr	r3, [r7, #4]
 800cf5c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800cf5e:	683b      	ldr	r3, [r7, #0]
 800cf60:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800cf62:	683b      	ldr	r3, [r7, #0]
 800cf64:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800cf66:	683b      	ldr	r3, [r7, #0]
 800cf68:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800cf6a:	f000 fc5f 	bl	800d82c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	681b      	ldr	r3, [r3, #0]
 800cf72:	689b      	ldr	r3, [r3, #8]
 800cf74:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800cf76:	68bb      	ldr	r3, [r7, #8]
 800cf78:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800cf7c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800cf7e:	687b      	ldr	r3, [r7, #4]
 800cf80:	681b      	ldr	r3, [r3, #0]
 800cf82:	68ba      	ldr	r2, [r7, #8]
 800cf84:	609a      	str	r2, [r3, #8]
      break;
 800cf86:	e04f      	b.n	800d028 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800cf8c:	683b      	ldr	r3, [r7, #0]
 800cf8e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800cf90:	683b      	ldr	r3, [r7, #0]
 800cf92:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800cf94:	683b      	ldr	r3, [r7, #0]
 800cf96:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800cf98:	f000 fc48 	bl	800d82c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	681b      	ldr	r3, [r3, #0]
 800cfa0:	689a      	ldr	r2, [r3, #8]
 800cfa2:	687b      	ldr	r3, [r7, #4]
 800cfa4:	681b      	ldr	r3, [r3, #0]
 800cfa6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800cfaa:	609a      	str	r2, [r3, #8]
      break;
 800cfac:	e03c      	b.n	800d028 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800cfb2:	683b      	ldr	r3, [r7, #0]
 800cfb4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800cfb6:	683b      	ldr	r3, [r7, #0]
 800cfb8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800cfba:	461a      	mov	r2, r3
 800cfbc:	f000 fb04 	bl	800d5c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800cfc0:	687b      	ldr	r3, [r7, #4]
 800cfc2:	681b      	ldr	r3, [r3, #0]
 800cfc4:	2150      	movs	r1, #80	@ 0x50
 800cfc6:	4618      	mov	r0, r3
 800cfc8:	f000 fc13 	bl	800d7f2 <TIM_ITRx_SetConfig>
      break;
 800cfcc:	e02c      	b.n	800d028 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800cfce:	687b      	ldr	r3, [r7, #4]
 800cfd0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800cfd2:	683b      	ldr	r3, [r7, #0]
 800cfd4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800cfd6:	683b      	ldr	r3, [r7, #0]
 800cfd8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800cfda:	461a      	mov	r2, r3
 800cfdc:	f000 fb60 	bl	800d6a0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800cfe0:	687b      	ldr	r3, [r7, #4]
 800cfe2:	681b      	ldr	r3, [r3, #0]
 800cfe4:	2160      	movs	r1, #96	@ 0x60
 800cfe6:	4618      	mov	r0, r3
 800cfe8:	f000 fc03 	bl	800d7f2 <TIM_ITRx_SetConfig>
      break;
 800cfec:	e01c      	b.n	800d028 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800cfee:	687b      	ldr	r3, [r7, #4]
 800cff0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800cff2:	683b      	ldr	r3, [r7, #0]
 800cff4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800cff6:	683b      	ldr	r3, [r7, #0]
 800cff8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800cffa:	461a      	mov	r2, r3
 800cffc:	f000 fae4 	bl	800d5c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800d000:	687b      	ldr	r3, [r7, #4]
 800d002:	681b      	ldr	r3, [r3, #0]
 800d004:	2140      	movs	r1, #64	@ 0x40
 800d006:	4618      	mov	r0, r3
 800d008:	f000 fbf3 	bl	800d7f2 <TIM_ITRx_SetConfig>
      break;
 800d00c:	e00c      	b.n	800d028 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800d00e:	687b      	ldr	r3, [r7, #4]
 800d010:	681a      	ldr	r2, [r3, #0]
 800d012:	683b      	ldr	r3, [r7, #0]
 800d014:	681b      	ldr	r3, [r3, #0]
 800d016:	4619      	mov	r1, r3
 800d018:	4610      	mov	r0, r2
 800d01a:	f000 fbea 	bl	800d7f2 <TIM_ITRx_SetConfig>
      break;
 800d01e:	e003      	b.n	800d028 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 800d020:	2301      	movs	r3, #1
 800d022:	73fb      	strb	r3, [r7, #15]
      break;
 800d024:	e000      	b.n	800d028 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 800d026:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800d028:	687b      	ldr	r3, [r7, #4]
 800d02a:	2201      	movs	r2, #1
 800d02c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800d030:	687b      	ldr	r3, [r7, #4]
 800d032:	2200      	movs	r2, #0
 800d034:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800d038:	7bfb      	ldrb	r3, [r7, #15]
}
 800d03a:	4618      	mov	r0, r3
 800d03c:	3710      	adds	r7, #16
 800d03e:	46bd      	mov	sp, r7
 800d040:	bd80      	pop	{r7, pc}
 800d042:	bf00      	nop
 800d044:	00100070 	.word	0x00100070
 800d048:	00100060 	.word	0x00100060
 800d04c:	00100050 	.word	0x00100050
 800d050:	00100040 	.word	0x00100040
 800d054:	00100030 	.word	0x00100030
 800d058:	00100020 	.word	0x00100020

0800d05c <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1, Reset + Trigger, Gated + Reset).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800d05c:	b580      	push	{r7, lr}
 800d05e:	b082      	sub	sp, #8
 800d060:	af00      	add	r7, sp, #0
 800d062:	6078      	str	r0, [r7, #4]
 800d064:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_INSTANCE(htim->Instance, sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 800d066:	687b      	ldr	r3, [r7, #4]
 800d068:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d06c:	2b01      	cmp	r3, #1
 800d06e:	d101      	bne.n	800d074 <HAL_TIM_SlaveConfigSynchro+0x18>
 800d070:	2302      	movs	r3, #2
 800d072:	e031      	b.n	800d0d8 <HAL_TIM_SlaveConfigSynchro+0x7c>
 800d074:	687b      	ldr	r3, [r7, #4]
 800d076:	2201      	movs	r2, #1
 800d078:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800d07c:	687b      	ldr	r3, [r7, #4]
 800d07e:	2202      	movs	r2, #2
 800d080:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800d084:	6839      	ldr	r1, [r7, #0]
 800d086:	6878      	ldr	r0, [r7, #4]
 800d088:	f000 f94a 	bl	800d320 <TIM_SlaveTimer_SetConfig>
 800d08c:	4603      	mov	r3, r0
 800d08e:	2b00      	cmp	r3, #0
 800d090:	d009      	beq.n	800d0a6 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 800d092:	687b      	ldr	r3, [r7, #4]
 800d094:	2201      	movs	r2, #1
 800d096:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 800d09a:	687b      	ldr	r3, [r7, #4]
 800d09c:	2200      	movs	r2, #0
 800d09e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 800d0a2:	2301      	movs	r3, #1
 800d0a4:	e018      	b.n	800d0d8 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800d0a6:	687b      	ldr	r3, [r7, #4]
 800d0a8:	681b      	ldr	r3, [r3, #0]
 800d0aa:	68da      	ldr	r2, [r3, #12]
 800d0ac:	687b      	ldr	r3, [r7, #4]
 800d0ae:	681b      	ldr	r3, [r3, #0]
 800d0b0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800d0b4:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800d0b6:	687b      	ldr	r3, [r7, #4]
 800d0b8:	681b      	ldr	r3, [r3, #0]
 800d0ba:	68da      	ldr	r2, [r3, #12]
 800d0bc:	687b      	ldr	r3, [r7, #4]
 800d0be:	681b      	ldr	r3, [r3, #0]
 800d0c0:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800d0c4:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 800d0c6:	687b      	ldr	r3, [r7, #4]
 800d0c8:	2201      	movs	r2, #1
 800d0ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800d0ce:	687b      	ldr	r3, [r7, #4]
 800d0d0:	2200      	movs	r2, #0
 800d0d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800d0d6:	2300      	movs	r3, #0
}
 800d0d8:	4618      	mov	r0, r3
 800d0da:	3708      	adds	r7, #8
 800d0dc:	46bd      	mov	sp, r7
 800d0de:	bd80      	pop	{r7, pc}

0800d0e0 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d0e0:	b480      	push	{r7}
 800d0e2:	b085      	sub	sp, #20
 800d0e4:	af00      	add	r7, sp, #0
 800d0e6:	6078      	str	r0, [r7, #4]
 800d0e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800d0ea:	2300      	movs	r3, #0
 800d0ec:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800d0ee:	683b      	ldr	r3, [r7, #0]
 800d0f0:	2b0c      	cmp	r3, #12
 800d0f2:	d831      	bhi.n	800d158 <HAL_TIM_ReadCapturedValue+0x78>
 800d0f4:	a201      	add	r2, pc, #4	@ (adr r2, 800d0fc <HAL_TIM_ReadCapturedValue+0x1c>)
 800d0f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d0fa:	bf00      	nop
 800d0fc:	0800d131 	.word	0x0800d131
 800d100:	0800d159 	.word	0x0800d159
 800d104:	0800d159 	.word	0x0800d159
 800d108:	0800d159 	.word	0x0800d159
 800d10c:	0800d13b 	.word	0x0800d13b
 800d110:	0800d159 	.word	0x0800d159
 800d114:	0800d159 	.word	0x0800d159
 800d118:	0800d159 	.word	0x0800d159
 800d11c:	0800d145 	.word	0x0800d145
 800d120:	0800d159 	.word	0x0800d159
 800d124:	0800d159 	.word	0x0800d159
 800d128:	0800d159 	.word	0x0800d159
 800d12c:	0800d14f 	.word	0x0800d14f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800d130:	687b      	ldr	r3, [r7, #4]
 800d132:	681b      	ldr	r3, [r3, #0]
 800d134:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d136:	60fb      	str	r3, [r7, #12]

      break;
 800d138:	e00f      	b.n	800d15a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800d13a:	687b      	ldr	r3, [r7, #4]
 800d13c:	681b      	ldr	r3, [r3, #0]
 800d13e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d140:	60fb      	str	r3, [r7, #12]

      break;
 800d142:	e00a      	b.n	800d15a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 800d144:	687b      	ldr	r3, [r7, #4]
 800d146:	681b      	ldr	r3, [r3, #0]
 800d148:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d14a:	60fb      	str	r3, [r7, #12]

      break;
 800d14c:	e005      	b.n	800d15a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800d14e:	687b      	ldr	r3, [r7, #4]
 800d150:	681b      	ldr	r3, [r3, #0]
 800d152:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d154:	60fb      	str	r3, [r7, #12]

      break;
 800d156:	e000      	b.n	800d15a <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 800d158:	bf00      	nop
  }

  return tmpreg;
 800d15a:	68fb      	ldr	r3, [r7, #12]
}
 800d15c:	4618      	mov	r0, r3
 800d15e:	3714      	adds	r7, #20
 800d160:	46bd      	mov	sp, r7
 800d162:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d166:	4770      	bx	lr

0800d168 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800d168:	b480      	push	{r7}
 800d16a:	b083      	sub	sp, #12
 800d16c:	af00      	add	r7, sp, #0
 800d16e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800d170:	bf00      	nop
 800d172:	370c      	adds	r7, #12
 800d174:	46bd      	mov	sp, r7
 800d176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d17a:	4770      	bx	lr

0800d17c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800d17c:	b480      	push	{r7}
 800d17e:	b083      	sub	sp, #12
 800d180:	af00      	add	r7, sp, #0
 800d182:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800d184:	bf00      	nop
 800d186:	370c      	adds	r7, #12
 800d188:	46bd      	mov	sp, r7
 800d18a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d18e:	4770      	bx	lr

0800d190 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800d190:	b480      	push	{r7}
 800d192:	b083      	sub	sp, #12
 800d194:	af00      	add	r7, sp, #0
 800d196:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800d198:	bf00      	nop
 800d19a:	370c      	adds	r7, #12
 800d19c:	46bd      	mov	sp, r7
 800d19e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1a2:	4770      	bx	lr

0800d1a4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800d1a4:	b480      	push	{r7}
 800d1a6:	b083      	sub	sp, #12
 800d1a8:	af00      	add	r7, sp, #0
 800d1aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800d1ac:	bf00      	nop
 800d1ae:	370c      	adds	r7, #12
 800d1b0:	46bd      	mov	sp, r7
 800d1b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1b6:	4770      	bx	lr

0800d1b8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800d1b8:	b480      	push	{r7}
 800d1ba:	b085      	sub	sp, #20
 800d1bc:	af00      	add	r7, sp, #0
 800d1be:	6078      	str	r0, [r7, #4]
 800d1c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800d1c2:	687b      	ldr	r3, [r7, #4]
 800d1c4:	681b      	ldr	r3, [r3, #0]
 800d1c6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	4a4c      	ldr	r2, [pc, #304]	@ (800d2fc <TIM_Base_SetConfig+0x144>)
 800d1cc:	4293      	cmp	r3, r2
 800d1ce:	d017      	beq.n	800d200 <TIM_Base_SetConfig+0x48>
 800d1d0:	687b      	ldr	r3, [r7, #4]
 800d1d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d1d6:	d013      	beq.n	800d200 <TIM_Base_SetConfig+0x48>
 800d1d8:	687b      	ldr	r3, [r7, #4]
 800d1da:	4a49      	ldr	r2, [pc, #292]	@ (800d300 <TIM_Base_SetConfig+0x148>)
 800d1dc:	4293      	cmp	r3, r2
 800d1de:	d00f      	beq.n	800d200 <TIM_Base_SetConfig+0x48>
 800d1e0:	687b      	ldr	r3, [r7, #4]
 800d1e2:	4a48      	ldr	r2, [pc, #288]	@ (800d304 <TIM_Base_SetConfig+0x14c>)
 800d1e4:	4293      	cmp	r3, r2
 800d1e6:	d00b      	beq.n	800d200 <TIM_Base_SetConfig+0x48>
 800d1e8:	687b      	ldr	r3, [r7, #4]
 800d1ea:	4a47      	ldr	r2, [pc, #284]	@ (800d308 <TIM_Base_SetConfig+0x150>)
 800d1ec:	4293      	cmp	r3, r2
 800d1ee:	d007      	beq.n	800d200 <TIM_Base_SetConfig+0x48>
 800d1f0:	687b      	ldr	r3, [r7, #4]
 800d1f2:	4a46      	ldr	r2, [pc, #280]	@ (800d30c <TIM_Base_SetConfig+0x154>)
 800d1f4:	4293      	cmp	r3, r2
 800d1f6:	d003      	beq.n	800d200 <TIM_Base_SetConfig+0x48>
 800d1f8:	687b      	ldr	r3, [r7, #4]
 800d1fa:	4a45      	ldr	r2, [pc, #276]	@ (800d310 <TIM_Base_SetConfig+0x158>)
 800d1fc:	4293      	cmp	r3, r2
 800d1fe:	d108      	bne.n	800d212 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d200:	68fb      	ldr	r3, [r7, #12]
 800d202:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d206:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800d208:	683b      	ldr	r3, [r7, #0]
 800d20a:	685b      	ldr	r3, [r3, #4]
 800d20c:	68fa      	ldr	r2, [r7, #12]
 800d20e:	4313      	orrs	r3, r2
 800d210:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d212:	687b      	ldr	r3, [r7, #4]
 800d214:	4a39      	ldr	r2, [pc, #228]	@ (800d2fc <TIM_Base_SetConfig+0x144>)
 800d216:	4293      	cmp	r3, r2
 800d218:	d023      	beq.n	800d262 <TIM_Base_SetConfig+0xaa>
 800d21a:	687b      	ldr	r3, [r7, #4]
 800d21c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d220:	d01f      	beq.n	800d262 <TIM_Base_SetConfig+0xaa>
 800d222:	687b      	ldr	r3, [r7, #4]
 800d224:	4a36      	ldr	r2, [pc, #216]	@ (800d300 <TIM_Base_SetConfig+0x148>)
 800d226:	4293      	cmp	r3, r2
 800d228:	d01b      	beq.n	800d262 <TIM_Base_SetConfig+0xaa>
 800d22a:	687b      	ldr	r3, [r7, #4]
 800d22c:	4a35      	ldr	r2, [pc, #212]	@ (800d304 <TIM_Base_SetConfig+0x14c>)
 800d22e:	4293      	cmp	r3, r2
 800d230:	d017      	beq.n	800d262 <TIM_Base_SetConfig+0xaa>
 800d232:	687b      	ldr	r3, [r7, #4]
 800d234:	4a34      	ldr	r2, [pc, #208]	@ (800d308 <TIM_Base_SetConfig+0x150>)
 800d236:	4293      	cmp	r3, r2
 800d238:	d013      	beq.n	800d262 <TIM_Base_SetConfig+0xaa>
 800d23a:	687b      	ldr	r3, [r7, #4]
 800d23c:	4a33      	ldr	r2, [pc, #204]	@ (800d30c <TIM_Base_SetConfig+0x154>)
 800d23e:	4293      	cmp	r3, r2
 800d240:	d00f      	beq.n	800d262 <TIM_Base_SetConfig+0xaa>
 800d242:	687b      	ldr	r3, [r7, #4]
 800d244:	4a33      	ldr	r2, [pc, #204]	@ (800d314 <TIM_Base_SetConfig+0x15c>)
 800d246:	4293      	cmp	r3, r2
 800d248:	d00b      	beq.n	800d262 <TIM_Base_SetConfig+0xaa>
 800d24a:	687b      	ldr	r3, [r7, #4]
 800d24c:	4a32      	ldr	r2, [pc, #200]	@ (800d318 <TIM_Base_SetConfig+0x160>)
 800d24e:	4293      	cmp	r3, r2
 800d250:	d007      	beq.n	800d262 <TIM_Base_SetConfig+0xaa>
 800d252:	687b      	ldr	r3, [r7, #4]
 800d254:	4a31      	ldr	r2, [pc, #196]	@ (800d31c <TIM_Base_SetConfig+0x164>)
 800d256:	4293      	cmp	r3, r2
 800d258:	d003      	beq.n	800d262 <TIM_Base_SetConfig+0xaa>
 800d25a:	687b      	ldr	r3, [r7, #4]
 800d25c:	4a2c      	ldr	r2, [pc, #176]	@ (800d310 <TIM_Base_SetConfig+0x158>)
 800d25e:	4293      	cmp	r3, r2
 800d260:	d108      	bne.n	800d274 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800d262:	68fb      	ldr	r3, [r7, #12]
 800d264:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d268:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d26a:	683b      	ldr	r3, [r7, #0]
 800d26c:	68db      	ldr	r3, [r3, #12]
 800d26e:	68fa      	ldr	r2, [r7, #12]
 800d270:	4313      	orrs	r3, r2
 800d272:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d274:	68fb      	ldr	r3, [r7, #12]
 800d276:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800d27a:	683b      	ldr	r3, [r7, #0]
 800d27c:	695b      	ldr	r3, [r3, #20]
 800d27e:	4313      	orrs	r3, r2
 800d280:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800d282:	687b      	ldr	r3, [r7, #4]
 800d284:	68fa      	ldr	r2, [r7, #12]
 800d286:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d288:	683b      	ldr	r3, [r7, #0]
 800d28a:	689a      	ldr	r2, [r3, #8]
 800d28c:	687b      	ldr	r3, [r7, #4]
 800d28e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800d290:	683b      	ldr	r3, [r7, #0]
 800d292:	681a      	ldr	r2, [r3, #0]
 800d294:	687b      	ldr	r3, [r7, #4]
 800d296:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d298:	687b      	ldr	r3, [r7, #4]
 800d29a:	4a18      	ldr	r2, [pc, #96]	@ (800d2fc <TIM_Base_SetConfig+0x144>)
 800d29c:	4293      	cmp	r3, r2
 800d29e:	d013      	beq.n	800d2c8 <TIM_Base_SetConfig+0x110>
 800d2a0:	687b      	ldr	r3, [r7, #4]
 800d2a2:	4a1a      	ldr	r2, [pc, #104]	@ (800d30c <TIM_Base_SetConfig+0x154>)
 800d2a4:	4293      	cmp	r3, r2
 800d2a6:	d00f      	beq.n	800d2c8 <TIM_Base_SetConfig+0x110>
 800d2a8:	687b      	ldr	r3, [r7, #4]
 800d2aa:	4a1a      	ldr	r2, [pc, #104]	@ (800d314 <TIM_Base_SetConfig+0x15c>)
 800d2ac:	4293      	cmp	r3, r2
 800d2ae:	d00b      	beq.n	800d2c8 <TIM_Base_SetConfig+0x110>
 800d2b0:	687b      	ldr	r3, [r7, #4]
 800d2b2:	4a19      	ldr	r2, [pc, #100]	@ (800d318 <TIM_Base_SetConfig+0x160>)
 800d2b4:	4293      	cmp	r3, r2
 800d2b6:	d007      	beq.n	800d2c8 <TIM_Base_SetConfig+0x110>
 800d2b8:	687b      	ldr	r3, [r7, #4]
 800d2ba:	4a18      	ldr	r2, [pc, #96]	@ (800d31c <TIM_Base_SetConfig+0x164>)
 800d2bc:	4293      	cmp	r3, r2
 800d2be:	d003      	beq.n	800d2c8 <TIM_Base_SetConfig+0x110>
 800d2c0:	687b      	ldr	r3, [r7, #4]
 800d2c2:	4a13      	ldr	r2, [pc, #76]	@ (800d310 <TIM_Base_SetConfig+0x158>)
 800d2c4:	4293      	cmp	r3, r2
 800d2c6:	d103      	bne.n	800d2d0 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800d2c8:	683b      	ldr	r3, [r7, #0]
 800d2ca:	691a      	ldr	r2, [r3, #16]
 800d2cc:	687b      	ldr	r3, [r7, #4]
 800d2ce:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800d2d0:	687b      	ldr	r3, [r7, #4]
 800d2d2:	2201      	movs	r2, #1
 800d2d4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800d2d6:	687b      	ldr	r3, [r7, #4]
 800d2d8:	691b      	ldr	r3, [r3, #16]
 800d2da:	f003 0301 	and.w	r3, r3, #1
 800d2de:	2b01      	cmp	r3, #1
 800d2e0:	d105      	bne.n	800d2ee <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800d2e2:	687b      	ldr	r3, [r7, #4]
 800d2e4:	691b      	ldr	r3, [r3, #16]
 800d2e6:	f023 0201 	bic.w	r2, r3, #1
 800d2ea:	687b      	ldr	r3, [r7, #4]
 800d2ec:	611a      	str	r2, [r3, #16]
  }
}
 800d2ee:	bf00      	nop
 800d2f0:	3714      	adds	r7, #20
 800d2f2:	46bd      	mov	sp, r7
 800d2f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2f8:	4770      	bx	lr
 800d2fa:	bf00      	nop
 800d2fc:	40012c00 	.word	0x40012c00
 800d300:	40000400 	.word	0x40000400
 800d304:	40000800 	.word	0x40000800
 800d308:	40000c00 	.word	0x40000c00
 800d30c:	40013400 	.word	0x40013400
 800d310:	40015000 	.word	0x40015000
 800d314:	40014000 	.word	0x40014000
 800d318:	40014400 	.word	0x40014400
 800d31c:	40014800 	.word	0x40014800

0800d320 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800d320:	b580      	push	{r7, lr}
 800d322:	b086      	sub	sp, #24
 800d324:	af00      	add	r7, sp, #0
 800d326:	6078      	str	r0, [r7, #4]
 800d328:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800d32a:	2300      	movs	r3, #0
 800d32c:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d32e:	687b      	ldr	r3, [r7, #4]
 800d330:	681b      	ldr	r3, [r3, #0]
 800d332:	689b      	ldr	r3, [r3, #8]
 800d334:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800d336:	693b      	ldr	r3, [r7, #16]
 800d338:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800d33c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d340:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800d342:	683b      	ldr	r3, [r7, #0]
 800d344:	685b      	ldr	r3, [r3, #4]
 800d346:	693a      	ldr	r2, [r7, #16]
 800d348:	4313      	orrs	r3, r2
 800d34a:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 800d34c:	693b      	ldr	r3, [r7, #16]
 800d34e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d352:	f023 0307 	bic.w	r3, r3, #7
 800d356:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800d358:	683b      	ldr	r3, [r7, #0]
 800d35a:	681b      	ldr	r3, [r3, #0]
 800d35c:	693a      	ldr	r2, [r7, #16]
 800d35e:	4313      	orrs	r3, r2
 800d360:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800d362:	687b      	ldr	r3, [r7, #4]
 800d364:	681b      	ldr	r3, [r3, #0]
 800d366:	693a      	ldr	r2, [r7, #16]
 800d368:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800d36a:	683b      	ldr	r3, [r7, #0]
 800d36c:	685b      	ldr	r3, [r3, #4]
 800d36e:	4a56      	ldr	r2, [pc, #344]	@ (800d4c8 <TIM_SlaveTimer_SetConfig+0x1a8>)
 800d370:	4293      	cmp	r3, r2
 800d372:	f000 80a2 	beq.w	800d4ba <TIM_SlaveTimer_SetConfig+0x19a>
 800d376:	4a54      	ldr	r2, [pc, #336]	@ (800d4c8 <TIM_SlaveTimer_SetConfig+0x1a8>)
 800d378:	4293      	cmp	r3, r2
 800d37a:	f200 809b 	bhi.w	800d4b4 <TIM_SlaveTimer_SetConfig+0x194>
 800d37e:	4a53      	ldr	r2, [pc, #332]	@ (800d4cc <TIM_SlaveTimer_SetConfig+0x1ac>)
 800d380:	4293      	cmp	r3, r2
 800d382:	f000 809a 	beq.w	800d4ba <TIM_SlaveTimer_SetConfig+0x19a>
 800d386:	4a51      	ldr	r2, [pc, #324]	@ (800d4cc <TIM_SlaveTimer_SetConfig+0x1ac>)
 800d388:	4293      	cmp	r3, r2
 800d38a:	f200 8093 	bhi.w	800d4b4 <TIM_SlaveTimer_SetConfig+0x194>
 800d38e:	4a50      	ldr	r2, [pc, #320]	@ (800d4d0 <TIM_SlaveTimer_SetConfig+0x1b0>)
 800d390:	4293      	cmp	r3, r2
 800d392:	f000 8092 	beq.w	800d4ba <TIM_SlaveTimer_SetConfig+0x19a>
 800d396:	4a4e      	ldr	r2, [pc, #312]	@ (800d4d0 <TIM_SlaveTimer_SetConfig+0x1b0>)
 800d398:	4293      	cmp	r3, r2
 800d39a:	f200 808b 	bhi.w	800d4b4 <TIM_SlaveTimer_SetConfig+0x194>
 800d39e:	4a4d      	ldr	r2, [pc, #308]	@ (800d4d4 <TIM_SlaveTimer_SetConfig+0x1b4>)
 800d3a0:	4293      	cmp	r3, r2
 800d3a2:	f000 808a 	beq.w	800d4ba <TIM_SlaveTimer_SetConfig+0x19a>
 800d3a6:	4a4b      	ldr	r2, [pc, #300]	@ (800d4d4 <TIM_SlaveTimer_SetConfig+0x1b4>)
 800d3a8:	4293      	cmp	r3, r2
 800d3aa:	f200 8083 	bhi.w	800d4b4 <TIM_SlaveTimer_SetConfig+0x194>
 800d3ae:	4a4a      	ldr	r2, [pc, #296]	@ (800d4d8 <TIM_SlaveTimer_SetConfig+0x1b8>)
 800d3b0:	4293      	cmp	r3, r2
 800d3b2:	f000 8082 	beq.w	800d4ba <TIM_SlaveTimer_SetConfig+0x19a>
 800d3b6:	4a48      	ldr	r2, [pc, #288]	@ (800d4d8 <TIM_SlaveTimer_SetConfig+0x1b8>)
 800d3b8:	4293      	cmp	r3, r2
 800d3ba:	d87b      	bhi.n	800d4b4 <TIM_SlaveTimer_SetConfig+0x194>
 800d3bc:	4a47      	ldr	r2, [pc, #284]	@ (800d4dc <TIM_SlaveTimer_SetConfig+0x1bc>)
 800d3be:	4293      	cmp	r3, r2
 800d3c0:	d07b      	beq.n	800d4ba <TIM_SlaveTimer_SetConfig+0x19a>
 800d3c2:	4a46      	ldr	r2, [pc, #280]	@ (800d4dc <TIM_SlaveTimer_SetConfig+0x1bc>)
 800d3c4:	4293      	cmp	r3, r2
 800d3c6:	d875      	bhi.n	800d4b4 <TIM_SlaveTimer_SetConfig+0x194>
 800d3c8:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800d3cc:	d075      	beq.n	800d4ba <TIM_SlaveTimer_SetConfig+0x19a>
 800d3ce:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800d3d2:	d86f      	bhi.n	800d4b4 <TIM_SlaveTimer_SetConfig+0x194>
 800d3d4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d3d8:	d06f      	beq.n	800d4ba <TIM_SlaveTimer_SetConfig+0x19a>
 800d3da:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d3de:	d869      	bhi.n	800d4b4 <TIM_SlaveTimer_SetConfig+0x194>
 800d3e0:	2b70      	cmp	r3, #112	@ 0x70
 800d3e2:	d01a      	beq.n	800d41a <TIM_SlaveTimer_SetConfig+0xfa>
 800d3e4:	2b70      	cmp	r3, #112	@ 0x70
 800d3e6:	d865      	bhi.n	800d4b4 <TIM_SlaveTimer_SetConfig+0x194>
 800d3e8:	2b60      	cmp	r3, #96	@ 0x60
 800d3ea:	d059      	beq.n	800d4a0 <TIM_SlaveTimer_SetConfig+0x180>
 800d3ec:	2b60      	cmp	r3, #96	@ 0x60
 800d3ee:	d861      	bhi.n	800d4b4 <TIM_SlaveTimer_SetConfig+0x194>
 800d3f0:	2b50      	cmp	r3, #80	@ 0x50
 800d3f2:	d04b      	beq.n	800d48c <TIM_SlaveTimer_SetConfig+0x16c>
 800d3f4:	2b50      	cmp	r3, #80	@ 0x50
 800d3f6:	d85d      	bhi.n	800d4b4 <TIM_SlaveTimer_SetConfig+0x194>
 800d3f8:	2b40      	cmp	r3, #64	@ 0x40
 800d3fa:	d019      	beq.n	800d430 <TIM_SlaveTimer_SetConfig+0x110>
 800d3fc:	2b40      	cmp	r3, #64	@ 0x40
 800d3fe:	d859      	bhi.n	800d4b4 <TIM_SlaveTimer_SetConfig+0x194>
 800d400:	2b30      	cmp	r3, #48	@ 0x30
 800d402:	d05a      	beq.n	800d4ba <TIM_SlaveTimer_SetConfig+0x19a>
 800d404:	2b30      	cmp	r3, #48	@ 0x30
 800d406:	d855      	bhi.n	800d4b4 <TIM_SlaveTimer_SetConfig+0x194>
 800d408:	2b20      	cmp	r3, #32
 800d40a:	d056      	beq.n	800d4ba <TIM_SlaveTimer_SetConfig+0x19a>
 800d40c:	2b20      	cmp	r3, #32
 800d40e:	d851      	bhi.n	800d4b4 <TIM_SlaveTimer_SetConfig+0x194>
 800d410:	2b00      	cmp	r3, #0
 800d412:	d052      	beq.n	800d4ba <TIM_SlaveTimer_SetConfig+0x19a>
 800d414:	2b10      	cmp	r3, #16
 800d416:	d050      	beq.n	800d4ba <TIM_SlaveTimer_SetConfig+0x19a>
 800d418:	e04c      	b.n	800d4b4 <TIM_SlaveTimer_SetConfig+0x194>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 800d41a:	687b      	ldr	r3, [r7, #4]
 800d41c:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 800d41e:	683b      	ldr	r3, [r7, #0]
 800d420:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 800d422:	683b      	ldr	r3, [r7, #0]
 800d424:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 800d426:	683b      	ldr	r3, [r7, #0]
 800d428:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 800d42a:	f000 f9ff 	bl	800d82c <TIM_ETR_SetConfig>
      break;
 800d42e:	e045      	b.n	800d4bc <TIM_SlaveTimer_SetConfig+0x19c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || \
 800d430:	683b      	ldr	r3, [r7, #0]
 800d432:	681b      	ldr	r3, [r3, #0]
 800d434:	2b05      	cmp	r3, #5
 800d436:	d004      	beq.n	800d442 <TIM_SlaveTimer_SetConfig+0x122>
          (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_COMBINED_GATEDRESET))
 800d438:	683b      	ldr	r3, [r7, #0]
 800d43a:	681b      	ldr	r3, [r3, #0]
      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || \
 800d43c:	f1b3 1f01 	cmp.w	r3, #65537	@ 0x10001
 800d440:	d101      	bne.n	800d446 <TIM_SlaveTimer_SetConfig+0x126>
      {
        return HAL_ERROR;
 800d442:	2301      	movs	r3, #1
 800d444:	e03b      	b.n	800d4be <TIM_SlaveTimer_SetConfig+0x19e>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 800d446:	687b      	ldr	r3, [r7, #4]
 800d448:	681b      	ldr	r3, [r3, #0]
 800d44a:	6a1b      	ldr	r3, [r3, #32]
 800d44c:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800d44e:	687b      	ldr	r3, [r7, #4]
 800d450:	681b      	ldr	r3, [r3, #0]
 800d452:	6a1a      	ldr	r2, [r3, #32]
 800d454:	687b      	ldr	r3, [r7, #4]
 800d456:	681b      	ldr	r3, [r3, #0]
 800d458:	f022 0201 	bic.w	r2, r2, #1
 800d45c:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800d45e:	687b      	ldr	r3, [r7, #4]
 800d460:	681b      	ldr	r3, [r3, #0]
 800d462:	699b      	ldr	r3, [r3, #24]
 800d464:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d466:	68bb      	ldr	r3, [r7, #8]
 800d468:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d46c:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800d46e:	683b      	ldr	r3, [r7, #0]
 800d470:	691b      	ldr	r3, [r3, #16]
 800d472:	011b      	lsls	r3, r3, #4
 800d474:	68ba      	ldr	r2, [r7, #8]
 800d476:	4313      	orrs	r3, r2
 800d478:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 800d47a:	687b      	ldr	r3, [r7, #4]
 800d47c:	681b      	ldr	r3, [r3, #0]
 800d47e:	68ba      	ldr	r2, [r7, #8]
 800d480:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800d482:	687b      	ldr	r3, [r7, #4]
 800d484:	681b      	ldr	r3, [r3, #0]
 800d486:	68fa      	ldr	r2, [r7, #12]
 800d488:	621a      	str	r2, [r3, #32]
      break;
 800d48a:	e017      	b.n	800d4bc <TIM_SlaveTimer_SetConfig+0x19c>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 800d48c:	687b      	ldr	r3, [r7, #4]
 800d48e:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 800d490:	683b      	ldr	r3, [r7, #0]
 800d492:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 800d494:	683b      	ldr	r3, [r7, #0]
 800d496:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800d498:	461a      	mov	r2, r3
 800d49a:	f000 f895 	bl	800d5c8 <TIM_TI1_ConfigInputStage>
      break;
 800d49e:	e00d      	b.n	800d4bc <TIM_SlaveTimer_SetConfig+0x19c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 800d4a0:	687b      	ldr	r3, [r7, #4]
 800d4a2:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 800d4a4:	683b      	ldr	r3, [r7, #0]
 800d4a6:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 800d4a8:	683b      	ldr	r3, [r7, #0]
 800d4aa:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800d4ac:	461a      	mov	r2, r3
 800d4ae:	f000 f8f7 	bl	800d6a0 <TIM_TI2_ConfigInputStage>
      break;
 800d4b2:	e003      	b.n	800d4bc <TIM_SlaveTimer_SetConfig+0x19c>
      assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_INSTANCE((htim->Instance), sSlaveConfig->InputTrigger));
      break;
    }

    default:
      status = HAL_ERROR;
 800d4b4:	2301      	movs	r3, #1
 800d4b6:	75fb      	strb	r3, [r7, #23]
      break;
 800d4b8:	e000      	b.n	800d4bc <TIM_SlaveTimer_SetConfig+0x19c>
      break;
 800d4ba:	bf00      	nop
  }

  return status;
 800d4bc:	7dfb      	ldrb	r3, [r7, #23]
}
 800d4be:	4618      	mov	r0, r3
 800d4c0:	3718      	adds	r7, #24
 800d4c2:	46bd      	mov	sp, r7
 800d4c4:	bd80      	pop	{r7, pc}
 800d4c6:	bf00      	nop
 800d4c8:	00100070 	.word	0x00100070
 800d4cc:	00100060 	.word	0x00100060
 800d4d0:	00100050 	.word	0x00100050
 800d4d4:	00100040 	.word	0x00100040
 800d4d8:	00100030 	.word	0x00100030
 800d4dc:	00100020 	.word	0x00100020

0800d4e0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800d4e0:	b480      	push	{r7}
 800d4e2:	b087      	sub	sp, #28
 800d4e4:	af00      	add	r7, sp, #0
 800d4e6:	60f8      	str	r0, [r7, #12]
 800d4e8:	60b9      	str	r1, [r7, #8]
 800d4ea:	607a      	str	r2, [r7, #4]
 800d4ec:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800d4ee:	68fb      	ldr	r3, [r7, #12]
 800d4f0:	6a1b      	ldr	r3, [r3, #32]
 800d4f2:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d4f4:	68fb      	ldr	r3, [r7, #12]
 800d4f6:	6a1b      	ldr	r3, [r3, #32]
 800d4f8:	f023 0201 	bic.w	r2, r3, #1
 800d4fc:	68fb      	ldr	r3, [r7, #12]
 800d4fe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d500:	68fb      	ldr	r3, [r7, #12]
 800d502:	699b      	ldr	r3, [r3, #24]
 800d504:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800d506:	68fb      	ldr	r3, [r7, #12]
 800d508:	4a28      	ldr	r2, [pc, #160]	@ (800d5ac <TIM_TI1_SetConfig+0xcc>)
 800d50a:	4293      	cmp	r3, r2
 800d50c:	d01b      	beq.n	800d546 <TIM_TI1_SetConfig+0x66>
 800d50e:	68fb      	ldr	r3, [r7, #12]
 800d510:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d514:	d017      	beq.n	800d546 <TIM_TI1_SetConfig+0x66>
 800d516:	68fb      	ldr	r3, [r7, #12]
 800d518:	4a25      	ldr	r2, [pc, #148]	@ (800d5b0 <TIM_TI1_SetConfig+0xd0>)
 800d51a:	4293      	cmp	r3, r2
 800d51c:	d013      	beq.n	800d546 <TIM_TI1_SetConfig+0x66>
 800d51e:	68fb      	ldr	r3, [r7, #12]
 800d520:	4a24      	ldr	r2, [pc, #144]	@ (800d5b4 <TIM_TI1_SetConfig+0xd4>)
 800d522:	4293      	cmp	r3, r2
 800d524:	d00f      	beq.n	800d546 <TIM_TI1_SetConfig+0x66>
 800d526:	68fb      	ldr	r3, [r7, #12]
 800d528:	4a23      	ldr	r2, [pc, #140]	@ (800d5b8 <TIM_TI1_SetConfig+0xd8>)
 800d52a:	4293      	cmp	r3, r2
 800d52c:	d00b      	beq.n	800d546 <TIM_TI1_SetConfig+0x66>
 800d52e:	68fb      	ldr	r3, [r7, #12]
 800d530:	4a22      	ldr	r2, [pc, #136]	@ (800d5bc <TIM_TI1_SetConfig+0xdc>)
 800d532:	4293      	cmp	r3, r2
 800d534:	d007      	beq.n	800d546 <TIM_TI1_SetConfig+0x66>
 800d536:	68fb      	ldr	r3, [r7, #12]
 800d538:	4a21      	ldr	r2, [pc, #132]	@ (800d5c0 <TIM_TI1_SetConfig+0xe0>)
 800d53a:	4293      	cmp	r3, r2
 800d53c:	d003      	beq.n	800d546 <TIM_TI1_SetConfig+0x66>
 800d53e:	68fb      	ldr	r3, [r7, #12]
 800d540:	4a20      	ldr	r2, [pc, #128]	@ (800d5c4 <TIM_TI1_SetConfig+0xe4>)
 800d542:	4293      	cmp	r3, r2
 800d544:	d101      	bne.n	800d54a <TIM_TI1_SetConfig+0x6a>
 800d546:	2301      	movs	r3, #1
 800d548:	e000      	b.n	800d54c <TIM_TI1_SetConfig+0x6c>
 800d54a:	2300      	movs	r3, #0
 800d54c:	2b00      	cmp	r3, #0
 800d54e:	d008      	beq.n	800d562 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800d550:	697b      	ldr	r3, [r7, #20]
 800d552:	f023 0303 	bic.w	r3, r3, #3
 800d556:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800d558:	697a      	ldr	r2, [r7, #20]
 800d55a:	687b      	ldr	r3, [r7, #4]
 800d55c:	4313      	orrs	r3, r2
 800d55e:	617b      	str	r3, [r7, #20]
 800d560:	e003      	b.n	800d56a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800d562:	697b      	ldr	r3, [r7, #20]
 800d564:	f043 0301 	orr.w	r3, r3, #1
 800d568:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d56a:	697b      	ldr	r3, [r7, #20]
 800d56c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d570:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800d572:	683b      	ldr	r3, [r7, #0]
 800d574:	011b      	lsls	r3, r3, #4
 800d576:	b2db      	uxtb	r3, r3
 800d578:	697a      	ldr	r2, [r7, #20]
 800d57a:	4313      	orrs	r3, r2
 800d57c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d57e:	693b      	ldr	r3, [r7, #16]
 800d580:	f023 030a 	bic.w	r3, r3, #10
 800d584:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800d586:	68bb      	ldr	r3, [r7, #8]
 800d588:	f003 030a 	and.w	r3, r3, #10
 800d58c:	693a      	ldr	r2, [r7, #16]
 800d58e:	4313      	orrs	r3, r2
 800d590:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800d592:	68fb      	ldr	r3, [r7, #12]
 800d594:	697a      	ldr	r2, [r7, #20]
 800d596:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d598:	68fb      	ldr	r3, [r7, #12]
 800d59a:	693a      	ldr	r2, [r7, #16]
 800d59c:	621a      	str	r2, [r3, #32]
}
 800d59e:	bf00      	nop
 800d5a0:	371c      	adds	r7, #28
 800d5a2:	46bd      	mov	sp, r7
 800d5a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5a8:	4770      	bx	lr
 800d5aa:	bf00      	nop
 800d5ac:	40012c00 	.word	0x40012c00
 800d5b0:	40000400 	.word	0x40000400
 800d5b4:	40000800 	.word	0x40000800
 800d5b8:	40000c00 	.word	0x40000c00
 800d5bc:	40013400 	.word	0x40013400
 800d5c0:	40014000 	.word	0x40014000
 800d5c4:	40015000 	.word	0x40015000

0800d5c8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d5c8:	b480      	push	{r7}
 800d5ca:	b087      	sub	sp, #28
 800d5cc:	af00      	add	r7, sp, #0
 800d5ce:	60f8      	str	r0, [r7, #12]
 800d5d0:	60b9      	str	r1, [r7, #8]
 800d5d2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800d5d4:	68fb      	ldr	r3, [r7, #12]
 800d5d6:	6a1b      	ldr	r3, [r3, #32]
 800d5d8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d5da:	68fb      	ldr	r3, [r7, #12]
 800d5dc:	6a1b      	ldr	r3, [r3, #32]
 800d5de:	f023 0201 	bic.w	r2, r3, #1
 800d5e2:	68fb      	ldr	r3, [r7, #12]
 800d5e4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d5e6:	68fb      	ldr	r3, [r7, #12]
 800d5e8:	699b      	ldr	r3, [r3, #24]
 800d5ea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d5ec:	693b      	ldr	r3, [r7, #16]
 800d5ee:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d5f2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800d5f4:	687b      	ldr	r3, [r7, #4]
 800d5f6:	011b      	lsls	r3, r3, #4
 800d5f8:	693a      	ldr	r2, [r7, #16]
 800d5fa:	4313      	orrs	r3, r2
 800d5fc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d5fe:	697b      	ldr	r3, [r7, #20]
 800d600:	f023 030a 	bic.w	r3, r3, #10
 800d604:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800d606:	697a      	ldr	r2, [r7, #20]
 800d608:	68bb      	ldr	r3, [r7, #8]
 800d60a:	4313      	orrs	r3, r2
 800d60c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800d60e:	68fb      	ldr	r3, [r7, #12]
 800d610:	693a      	ldr	r2, [r7, #16]
 800d612:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d614:	68fb      	ldr	r3, [r7, #12]
 800d616:	697a      	ldr	r2, [r7, #20]
 800d618:	621a      	str	r2, [r3, #32]
}
 800d61a:	bf00      	nop
 800d61c:	371c      	adds	r7, #28
 800d61e:	46bd      	mov	sp, r7
 800d620:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d624:	4770      	bx	lr

0800d626 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800d626:	b480      	push	{r7}
 800d628:	b087      	sub	sp, #28
 800d62a:	af00      	add	r7, sp, #0
 800d62c:	60f8      	str	r0, [r7, #12]
 800d62e:	60b9      	str	r1, [r7, #8]
 800d630:	607a      	str	r2, [r7, #4]
 800d632:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800d634:	68fb      	ldr	r3, [r7, #12]
 800d636:	6a1b      	ldr	r3, [r3, #32]
 800d638:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d63a:	68fb      	ldr	r3, [r7, #12]
 800d63c:	6a1b      	ldr	r3, [r3, #32]
 800d63e:	f023 0210 	bic.w	r2, r3, #16
 800d642:	68fb      	ldr	r3, [r7, #12]
 800d644:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d646:	68fb      	ldr	r3, [r7, #12]
 800d648:	699b      	ldr	r3, [r3, #24]
 800d64a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800d64c:	693b      	ldr	r3, [r7, #16]
 800d64e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d652:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800d654:	687b      	ldr	r3, [r7, #4]
 800d656:	021b      	lsls	r3, r3, #8
 800d658:	693a      	ldr	r2, [r7, #16]
 800d65a:	4313      	orrs	r3, r2
 800d65c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800d65e:	693b      	ldr	r3, [r7, #16]
 800d660:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800d664:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800d666:	683b      	ldr	r3, [r7, #0]
 800d668:	031b      	lsls	r3, r3, #12
 800d66a:	b29b      	uxth	r3, r3
 800d66c:	693a      	ldr	r2, [r7, #16]
 800d66e:	4313      	orrs	r3, r2
 800d670:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d672:	697b      	ldr	r3, [r7, #20]
 800d674:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800d678:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800d67a:	68bb      	ldr	r3, [r7, #8]
 800d67c:	011b      	lsls	r3, r3, #4
 800d67e:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800d682:	697a      	ldr	r2, [r7, #20]
 800d684:	4313      	orrs	r3, r2
 800d686:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800d688:	68fb      	ldr	r3, [r7, #12]
 800d68a:	693a      	ldr	r2, [r7, #16]
 800d68c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d68e:	68fb      	ldr	r3, [r7, #12]
 800d690:	697a      	ldr	r2, [r7, #20]
 800d692:	621a      	str	r2, [r3, #32]
}
 800d694:	bf00      	nop
 800d696:	371c      	adds	r7, #28
 800d698:	46bd      	mov	sp, r7
 800d69a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d69e:	4770      	bx	lr

0800d6a0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d6a0:	b480      	push	{r7}
 800d6a2:	b087      	sub	sp, #28
 800d6a4:	af00      	add	r7, sp, #0
 800d6a6:	60f8      	str	r0, [r7, #12]
 800d6a8:	60b9      	str	r1, [r7, #8]
 800d6aa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800d6ac:	68fb      	ldr	r3, [r7, #12]
 800d6ae:	6a1b      	ldr	r3, [r3, #32]
 800d6b0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d6b2:	68fb      	ldr	r3, [r7, #12]
 800d6b4:	6a1b      	ldr	r3, [r3, #32]
 800d6b6:	f023 0210 	bic.w	r2, r3, #16
 800d6ba:	68fb      	ldr	r3, [r7, #12]
 800d6bc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d6be:	68fb      	ldr	r3, [r7, #12]
 800d6c0:	699b      	ldr	r3, [r3, #24]
 800d6c2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800d6c4:	693b      	ldr	r3, [r7, #16]
 800d6c6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800d6ca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800d6cc:	687b      	ldr	r3, [r7, #4]
 800d6ce:	031b      	lsls	r3, r3, #12
 800d6d0:	693a      	ldr	r2, [r7, #16]
 800d6d2:	4313      	orrs	r3, r2
 800d6d4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d6d6:	697b      	ldr	r3, [r7, #20]
 800d6d8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800d6dc:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800d6de:	68bb      	ldr	r3, [r7, #8]
 800d6e0:	011b      	lsls	r3, r3, #4
 800d6e2:	697a      	ldr	r2, [r7, #20]
 800d6e4:	4313      	orrs	r3, r2
 800d6e6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800d6e8:	68fb      	ldr	r3, [r7, #12]
 800d6ea:	693a      	ldr	r2, [r7, #16]
 800d6ec:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d6ee:	68fb      	ldr	r3, [r7, #12]
 800d6f0:	697a      	ldr	r2, [r7, #20]
 800d6f2:	621a      	str	r2, [r3, #32]
}
 800d6f4:	bf00      	nop
 800d6f6:	371c      	adds	r7, #28
 800d6f8:	46bd      	mov	sp, r7
 800d6fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6fe:	4770      	bx	lr

0800d700 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800d700:	b480      	push	{r7}
 800d702:	b087      	sub	sp, #28
 800d704:	af00      	add	r7, sp, #0
 800d706:	60f8      	str	r0, [r7, #12]
 800d708:	60b9      	str	r1, [r7, #8]
 800d70a:	607a      	str	r2, [r7, #4]
 800d70c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 800d70e:	68fb      	ldr	r3, [r7, #12]
 800d710:	6a1b      	ldr	r3, [r3, #32]
 800d712:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800d714:	68fb      	ldr	r3, [r7, #12]
 800d716:	6a1b      	ldr	r3, [r3, #32]
 800d718:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800d71c:	68fb      	ldr	r3, [r7, #12]
 800d71e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800d720:	68fb      	ldr	r3, [r7, #12]
 800d722:	69db      	ldr	r3, [r3, #28]
 800d724:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800d726:	693b      	ldr	r3, [r7, #16]
 800d728:	f023 0303 	bic.w	r3, r3, #3
 800d72c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800d72e:	693a      	ldr	r2, [r7, #16]
 800d730:	687b      	ldr	r3, [r7, #4]
 800d732:	4313      	orrs	r3, r2
 800d734:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800d736:	693b      	ldr	r3, [r7, #16]
 800d738:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d73c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800d73e:	683b      	ldr	r3, [r7, #0]
 800d740:	011b      	lsls	r3, r3, #4
 800d742:	b2db      	uxtb	r3, r3
 800d744:	693a      	ldr	r2, [r7, #16]
 800d746:	4313      	orrs	r3, r2
 800d748:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800d74a:	697b      	ldr	r3, [r7, #20]
 800d74c:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 800d750:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800d752:	68bb      	ldr	r3, [r7, #8]
 800d754:	021b      	lsls	r3, r3, #8
 800d756:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 800d75a:	697a      	ldr	r2, [r7, #20]
 800d75c:	4313      	orrs	r3, r2
 800d75e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800d760:	68fb      	ldr	r3, [r7, #12]
 800d762:	693a      	ldr	r2, [r7, #16]
 800d764:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800d766:	68fb      	ldr	r3, [r7, #12]
 800d768:	697a      	ldr	r2, [r7, #20]
 800d76a:	621a      	str	r2, [r3, #32]
}
 800d76c:	bf00      	nop
 800d76e:	371c      	adds	r7, #28
 800d770:	46bd      	mov	sp, r7
 800d772:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d776:	4770      	bx	lr

0800d778 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800d778:	b480      	push	{r7}
 800d77a:	b087      	sub	sp, #28
 800d77c:	af00      	add	r7, sp, #0
 800d77e:	60f8      	str	r0, [r7, #12]
 800d780:	60b9      	str	r1, [r7, #8]
 800d782:	607a      	str	r2, [r7, #4]
 800d784:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 800d786:	68fb      	ldr	r3, [r7, #12]
 800d788:	6a1b      	ldr	r3, [r3, #32]
 800d78a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800d78c:	68fb      	ldr	r3, [r7, #12]
 800d78e:	6a1b      	ldr	r3, [r3, #32]
 800d790:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800d794:	68fb      	ldr	r3, [r7, #12]
 800d796:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800d798:	68fb      	ldr	r3, [r7, #12]
 800d79a:	69db      	ldr	r3, [r3, #28]
 800d79c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800d79e:	693b      	ldr	r3, [r7, #16]
 800d7a0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d7a4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800d7a6:	687b      	ldr	r3, [r7, #4]
 800d7a8:	021b      	lsls	r3, r3, #8
 800d7aa:	693a      	ldr	r2, [r7, #16]
 800d7ac:	4313      	orrs	r3, r2
 800d7ae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800d7b0:	693b      	ldr	r3, [r7, #16]
 800d7b2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800d7b6:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800d7b8:	683b      	ldr	r3, [r7, #0]
 800d7ba:	031b      	lsls	r3, r3, #12
 800d7bc:	b29b      	uxth	r3, r3
 800d7be:	693a      	ldr	r2, [r7, #16]
 800d7c0:	4313      	orrs	r3, r2
 800d7c2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800d7c4:	697b      	ldr	r3, [r7, #20]
 800d7c6:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800d7ca:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800d7cc:	68bb      	ldr	r3, [r7, #8]
 800d7ce:	031b      	lsls	r3, r3, #12
 800d7d0:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 800d7d4:	697a      	ldr	r2, [r7, #20]
 800d7d6:	4313      	orrs	r3, r2
 800d7d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800d7da:	68fb      	ldr	r3, [r7, #12]
 800d7dc:	693a      	ldr	r2, [r7, #16]
 800d7de:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800d7e0:	68fb      	ldr	r3, [r7, #12]
 800d7e2:	697a      	ldr	r2, [r7, #20]
 800d7e4:	621a      	str	r2, [r3, #32]
}
 800d7e6:	bf00      	nop
 800d7e8:	371c      	adds	r7, #28
 800d7ea:	46bd      	mov	sp, r7
 800d7ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7f0:	4770      	bx	lr

0800d7f2 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800d7f2:	b480      	push	{r7}
 800d7f4:	b085      	sub	sp, #20
 800d7f6:	af00      	add	r7, sp, #0
 800d7f8:	6078      	str	r0, [r7, #4]
 800d7fa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800d7fc:	687b      	ldr	r3, [r7, #4]
 800d7fe:	689b      	ldr	r3, [r3, #8]
 800d800:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800d802:	68fb      	ldr	r3, [r7, #12]
 800d804:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800d808:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d80c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800d80e:	683a      	ldr	r2, [r7, #0]
 800d810:	68fb      	ldr	r3, [r7, #12]
 800d812:	4313      	orrs	r3, r2
 800d814:	f043 0307 	orr.w	r3, r3, #7
 800d818:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d81a:	687b      	ldr	r3, [r7, #4]
 800d81c:	68fa      	ldr	r2, [r7, #12]
 800d81e:	609a      	str	r2, [r3, #8]
}
 800d820:	bf00      	nop
 800d822:	3714      	adds	r7, #20
 800d824:	46bd      	mov	sp, r7
 800d826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d82a:	4770      	bx	lr

0800d82c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800d82c:	b480      	push	{r7}
 800d82e:	b087      	sub	sp, #28
 800d830:	af00      	add	r7, sp, #0
 800d832:	60f8      	str	r0, [r7, #12]
 800d834:	60b9      	str	r1, [r7, #8]
 800d836:	607a      	str	r2, [r7, #4]
 800d838:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800d83a:	68fb      	ldr	r3, [r7, #12]
 800d83c:	689b      	ldr	r3, [r3, #8]
 800d83e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d840:	697b      	ldr	r3, [r7, #20]
 800d842:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800d846:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800d848:	683b      	ldr	r3, [r7, #0]
 800d84a:	021a      	lsls	r2, r3, #8
 800d84c:	687b      	ldr	r3, [r7, #4]
 800d84e:	431a      	orrs	r2, r3
 800d850:	68bb      	ldr	r3, [r7, #8]
 800d852:	4313      	orrs	r3, r2
 800d854:	697a      	ldr	r2, [r7, #20]
 800d856:	4313      	orrs	r3, r2
 800d858:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d85a:	68fb      	ldr	r3, [r7, #12]
 800d85c:	697a      	ldr	r2, [r7, #20]
 800d85e:	609a      	str	r2, [r3, #8]
}
 800d860:	bf00      	nop
 800d862:	371c      	adds	r7, #28
 800d864:	46bd      	mov	sp, r7
 800d866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d86a:	4770      	bx	lr

0800d86c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800d86c:	b480      	push	{r7}
 800d86e:	b085      	sub	sp, #20
 800d870:	af00      	add	r7, sp, #0
 800d872:	6078      	str	r0, [r7, #4]
 800d874:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800d876:	687b      	ldr	r3, [r7, #4]
 800d878:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d87c:	2b01      	cmp	r3, #1
 800d87e:	d101      	bne.n	800d884 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800d880:	2302      	movs	r3, #2
 800d882:	e074      	b.n	800d96e <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800d884:	687b      	ldr	r3, [r7, #4]
 800d886:	2201      	movs	r2, #1
 800d888:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d88c:	687b      	ldr	r3, [r7, #4]
 800d88e:	2202      	movs	r2, #2
 800d890:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	681b      	ldr	r3, [r3, #0]
 800d898:	685b      	ldr	r3, [r3, #4]
 800d89a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d89c:	687b      	ldr	r3, [r7, #4]
 800d89e:	681b      	ldr	r3, [r3, #0]
 800d8a0:	689b      	ldr	r3, [r3, #8]
 800d8a2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800d8a4:	687b      	ldr	r3, [r7, #4]
 800d8a6:	681b      	ldr	r3, [r3, #0]
 800d8a8:	4a34      	ldr	r2, [pc, #208]	@ (800d97c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800d8aa:	4293      	cmp	r3, r2
 800d8ac:	d009      	beq.n	800d8c2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800d8ae:	687b      	ldr	r3, [r7, #4]
 800d8b0:	681b      	ldr	r3, [r3, #0]
 800d8b2:	4a33      	ldr	r2, [pc, #204]	@ (800d980 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800d8b4:	4293      	cmp	r3, r2
 800d8b6:	d004      	beq.n	800d8c2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800d8b8:	687b      	ldr	r3, [r7, #4]
 800d8ba:	681b      	ldr	r3, [r3, #0]
 800d8bc:	4a31      	ldr	r2, [pc, #196]	@ (800d984 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800d8be:	4293      	cmp	r3, r2
 800d8c0:	d108      	bne.n	800d8d4 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800d8c2:	68fb      	ldr	r3, [r7, #12]
 800d8c4:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800d8c8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800d8ca:	683b      	ldr	r3, [r7, #0]
 800d8cc:	685b      	ldr	r3, [r3, #4]
 800d8ce:	68fa      	ldr	r2, [r7, #12]
 800d8d0:	4313      	orrs	r3, r2
 800d8d2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800d8d4:	68fb      	ldr	r3, [r7, #12]
 800d8d6:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800d8da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d8de:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d8e0:	683b      	ldr	r3, [r7, #0]
 800d8e2:	681b      	ldr	r3, [r3, #0]
 800d8e4:	68fa      	ldr	r2, [r7, #12]
 800d8e6:	4313      	orrs	r3, r2
 800d8e8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800d8ea:	687b      	ldr	r3, [r7, #4]
 800d8ec:	681b      	ldr	r3, [r3, #0]
 800d8ee:	68fa      	ldr	r2, [r7, #12]
 800d8f0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d8f2:	687b      	ldr	r3, [r7, #4]
 800d8f4:	681b      	ldr	r3, [r3, #0]
 800d8f6:	4a21      	ldr	r2, [pc, #132]	@ (800d97c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800d8f8:	4293      	cmp	r3, r2
 800d8fa:	d022      	beq.n	800d942 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800d8fc:	687b      	ldr	r3, [r7, #4]
 800d8fe:	681b      	ldr	r3, [r3, #0]
 800d900:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d904:	d01d      	beq.n	800d942 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800d906:	687b      	ldr	r3, [r7, #4]
 800d908:	681b      	ldr	r3, [r3, #0]
 800d90a:	4a1f      	ldr	r2, [pc, #124]	@ (800d988 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800d90c:	4293      	cmp	r3, r2
 800d90e:	d018      	beq.n	800d942 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800d910:	687b      	ldr	r3, [r7, #4]
 800d912:	681b      	ldr	r3, [r3, #0]
 800d914:	4a1d      	ldr	r2, [pc, #116]	@ (800d98c <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800d916:	4293      	cmp	r3, r2
 800d918:	d013      	beq.n	800d942 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800d91a:	687b      	ldr	r3, [r7, #4]
 800d91c:	681b      	ldr	r3, [r3, #0]
 800d91e:	4a1c      	ldr	r2, [pc, #112]	@ (800d990 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800d920:	4293      	cmp	r3, r2
 800d922:	d00e      	beq.n	800d942 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800d924:	687b      	ldr	r3, [r7, #4]
 800d926:	681b      	ldr	r3, [r3, #0]
 800d928:	4a15      	ldr	r2, [pc, #84]	@ (800d980 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800d92a:	4293      	cmp	r3, r2
 800d92c:	d009      	beq.n	800d942 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800d92e:	687b      	ldr	r3, [r7, #4]
 800d930:	681b      	ldr	r3, [r3, #0]
 800d932:	4a18      	ldr	r2, [pc, #96]	@ (800d994 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800d934:	4293      	cmp	r3, r2
 800d936:	d004      	beq.n	800d942 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800d938:	687b      	ldr	r3, [r7, #4]
 800d93a:	681b      	ldr	r3, [r3, #0]
 800d93c:	4a11      	ldr	r2, [pc, #68]	@ (800d984 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800d93e:	4293      	cmp	r3, r2
 800d940:	d10c      	bne.n	800d95c <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800d942:	68bb      	ldr	r3, [r7, #8]
 800d944:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d948:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d94a:	683b      	ldr	r3, [r7, #0]
 800d94c:	689b      	ldr	r3, [r3, #8]
 800d94e:	68ba      	ldr	r2, [r7, #8]
 800d950:	4313      	orrs	r3, r2
 800d952:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800d954:	687b      	ldr	r3, [r7, #4]
 800d956:	681b      	ldr	r3, [r3, #0]
 800d958:	68ba      	ldr	r2, [r7, #8]
 800d95a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800d95c:	687b      	ldr	r3, [r7, #4]
 800d95e:	2201      	movs	r2, #1
 800d960:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800d964:	687b      	ldr	r3, [r7, #4]
 800d966:	2200      	movs	r2, #0
 800d968:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800d96c:	2300      	movs	r3, #0
}
 800d96e:	4618      	mov	r0, r3
 800d970:	3714      	adds	r7, #20
 800d972:	46bd      	mov	sp, r7
 800d974:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d978:	4770      	bx	lr
 800d97a:	bf00      	nop
 800d97c:	40012c00 	.word	0x40012c00
 800d980:	40013400 	.word	0x40013400
 800d984:	40015000 	.word	0x40015000
 800d988:	40000400 	.word	0x40000400
 800d98c:	40000800 	.word	0x40000800
 800d990:	40000c00 	.word	0x40000c00
 800d994:	40014000 	.word	0x40014000

0800d998 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800d998:	b480      	push	{r7}
 800d99a:	b083      	sub	sp, #12
 800d99c:	af00      	add	r7, sp, #0
 800d99e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800d9a0:	bf00      	nop
 800d9a2:	370c      	adds	r7, #12
 800d9a4:	46bd      	mov	sp, r7
 800d9a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9aa:	4770      	bx	lr

0800d9ac <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800d9ac:	b480      	push	{r7}
 800d9ae:	b083      	sub	sp, #12
 800d9b0:	af00      	add	r7, sp, #0
 800d9b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800d9b4:	bf00      	nop
 800d9b6:	370c      	adds	r7, #12
 800d9b8:	46bd      	mov	sp, r7
 800d9ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9be:	4770      	bx	lr

0800d9c0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800d9c0:	b480      	push	{r7}
 800d9c2:	b083      	sub	sp, #12
 800d9c4:	af00      	add	r7, sp, #0
 800d9c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800d9c8:	bf00      	nop
 800d9ca:	370c      	adds	r7, #12
 800d9cc:	46bd      	mov	sp, r7
 800d9ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9d2:	4770      	bx	lr

0800d9d4 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800d9d4:	b480      	push	{r7}
 800d9d6:	b083      	sub	sp, #12
 800d9d8:	af00      	add	r7, sp, #0
 800d9da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800d9dc:	bf00      	nop
 800d9de:	370c      	adds	r7, #12
 800d9e0:	46bd      	mov	sp, r7
 800d9e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9e6:	4770      	bx	lr

0800d9e8 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800d9e8:	b480      	push	{r7}
 800d9ea:	b083      	sub	sp, #12
 800d9ec:	af00      	add	r7, sp, #0
 800d9ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800d9f0:	bf00      	nop
 800d9f2:	370c      	adds	r7, #12
 800d9f4:	46bd      	mov	sp, r7
 800d9f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9fa:	4770      	bx	lr

0800d9fc <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800d9fc:	b480      	push	{r7}
 800d9fe:	b083      	sub	sp, #12
 800da00:	af00      	add	r7, sp, #0
 800da02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800da04:	bf00      	nop
 800da06:	370c      	adds	r7, #12
 800da08:	46bd      	mov	sp, r7
 800da0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da0e:	4770      	bx	lr

0800da10 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800da10:	b480      	push	{r7}
 800da12:	b083      	sub	sp, #12
 800da14:	af00      	add	r7, sp, #0
 800da16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800da18:	bf00      	nop
 800da1a:	370c      	adds	r7, #12
 800da1c:	46bd      	mov	sp, r7
 800da1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da22:	4770      	bx	lr

0800da24 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800da24:	b580      	push	{r7, lr}
 800da26:	b082      	sub	sp, #8
 800da28:	af00      	add	r7, sp, #0
 800da2a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800da2c:	687b      	ldr	r3, [r7, #4]
 800da2e:	2b00      	cmp	r3, #0
 800da30:	d101      	bne.n	800da36 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800da32:	2301      	movs	r3, #1
 800da34:	e042      	b.n	800dabc <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800da36:	687b      	ldr	r3, [r7, #4]
 800da38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800da3c:	2b00      	cmp	r3, #0
 800da3e:	d106      	bne.n	800da4e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800da40:	687b      	ldr	r3, [r7, #4]
 800da42:	2200      	movs	r2, #0
 800da44:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800da48:	6878      	ldr	r0, [r7, #4]
 800da4a:	f7f9 fc8f 	bl	800736c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800da4e:	687b      	ldr	r3, [r7, #4]
 800da50:	2224      	movs	r2, #36	@ 0x24
 800da52:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800da56:	687b      	ldr	r3, [r7, #4]
 800da58:	681b      	ldr	r3, [r3, #0]
 800da5a:	681a      	ldr	r2, [r3, #0]
 800da5c:	687b      	ldr	r3, [r7, #4]
 800da5e:	681b      	ldr	r3, [r3, #0]
 800da60:	f022 0201 	bic.w	r2, r2, #1
 800da64:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800da66:	687b      	ldr	r3, [r7, #4]
 800da68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800da6a:	2b00      	cmp	r3, #0
 800da6c:	d002      	beq.n	800da74 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800da6e:	6878      	ldr	r0, [r7, #4]
 800da70:	f000 fc7a 	bl	800e368 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800da74:	6878      	ldr	r0, [r7, #4]
 800da76:	f000 f97b 	bl	800dd70 <UART_SetConfig>
 800da7a:	4603      	mov	r3, r0
 800da7c:	2b01      	cmp	r3, #1
 800da7e:	d101      	bne.n	800da84 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800da80:	2301      	movs	r3, #1
 800da82:	e01b      	b.n	800dabc <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800da84:	687b      	ldr	r3, [r7, #4]
 800da86:	681b      	ldr	r3, [r3, #0]
 800da88:	685a      	ldr	r2, [r3, #4]
 800da8a:	687b      	ldr	r3, [r7, #4]
 800da8c:	681b      	ldr	r3, [r3, #0]
 800da8e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800da92:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800da94:	687b      	ldr	r3, [r7, #4]
 800da96:	681b      	ldr	r3, [r3, #0]
 800da98:	689a      	ldr	r2, [r3, #8]
 800da9a:	687b      	ldr	r3, [r7, #4]
 800da9c:	681b      	ldr	r3, [r3, #0]
 800da9e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800daa2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800daa4:	687b      	ldr	r3, [r7, #4]
 800daa6:	681b      	ldr	r3, [r3, #0]
 800daa8:	681a      	ldr	r2, [r3, #0]
 800daaa:	687b      	ldr	r3, [r7, #4]
 800daac:	681b      	ldr	r3, [r3, #0]
 800daae:	f042 0201 	orr.w	r2, r2, #1
 800dab2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800dab4:	6878      	ldr	r0, [r7, #4]
 800dab6:	f000 fcf9 	bl	800e4ac <UART_CheckIdleState>
 800daba:	4603      	mov	r3, r0
}
 800dabc:	4618      	mov	r0, r3
 800dabe:	3708      	adds	r7, #8
 800dac0:	46bd      	mov	sp, r7
 800dac2:	bd80      	pop	{r7, pc}

0800dac4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800dac4:	b580      	push	{r7, lr}
 800dac6:	b08a      	sub	sp, #40	@ 0x28
 800dac8:	af02      	add	r7, sp, #8
 800daca:	60f8      	str	r0, [r7, #12]
 800dacc:	60b9      	str	r1, [r7, #8]
 800dace:	603b      	str	r3, [r7, #0]
 800dad0:	4613      	mov	r3, r2
 800dad2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800dad4:	68fb      	ldr	r3, [r7, #12]
 800dad6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dada:	2b20      	cmp	r3, #32
 800dadc:	d17b      	bne.n	800dbd6 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800dade:	68bb      	ldr	r3, [r7, #8]
 800dae0:	2b00      	cmp	r3, #0
 800dae2:	d002      	beq.n	800daea <HAL_UART_Transmit+0x26>
 800dae4:	88fb      	ldrh	r3, [r7, #6]
 800dae6:	2b00      	cmp	r3, #0
 800dae8:	d101      	bne.n	800daee <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800daea:	2301      	movs	r3, #1
 800daec:	e074      	b.n	800dbd8 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800daee:	68fb      	ldr	r3, [r7, #12]
 800daf0:	2200      	movs	r2, #0
 800daf2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800daf6:	68fb      	ldr	r3, [r7, #12]
 800daf8:	2221      	movs	r2, #33	@ 0x21
 800dafa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800dafe:	f7f9 fd1b 	bl	8007538 <HAL_GetTick>
 800db02:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800db04:	68fb      	ldr	r3, [r7, #12]
 800db06:	88fa      	ldrh	r2, [r7, #6]
 800db08:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800db0c:	68fb      	ldr	r3, [r7, #12]
 800db0e:	88fa      	ldrh	r2, [r7, #6]
 800db10:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800db14:	68fb      	ldr	r3, [r7, #12]
 800db16:	689b      	ldr	r3, [r3, #8]
 800db18:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800db1c:	d108      	bne.n	800db30 <HAL_UART_Transmit+0x6c>
 800db1e:	68fb      	ldr	r3, [r7, #12]
 800db20:	691b      	ldr	r3, [r3, #16]
 800db22:	2b00      	cmp	r3, #0
 800db24:	d104      	bne.n	800db30 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800db26:	2300      	movs	r3, #0
 800db28:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800db2a:	68bb      	ldr	r3, [r7, #8]
 800db2c:	61bb      	str	r3, [r7, #24]
 800db2e:	e003      	b.n	800db38 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800db30:	68bb      	ldr	r3, [r7, #8]
 800db32:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800db34:	2300      	movs	r3, #0
 800db36:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800db38:	e030      	b.n	800db9c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800db3a:	683b      	ldr	r3, [r7, #0]
 800db3c:	9300      	str	r3, [sp, #0]
 800db3e:	697b      	ldr	r3, [r7, #20]
 800db40:	2200      	movs	r2, #0
 800db42:	2180      	movs	r1, #128	@ 0x80
 800db44:	68f8      	ldr	r0, [r7, #12]
 800db46:	f000 fd5b 	bl	800e600 <UART_WaitOnFlagUntilTimeout>
 800db4a:	4603      	mov	r3, r0
 800db4c:	2b00      	cmp	r3, #0
 800db4e:	d005      	beq.n	800db5c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800db50:	68fb      	ldr	r3, [r7, #12]
 800db52:	2220      	movs	r2, #32
 800db54:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800db58:	2303      	movs	r3, #3
 800db5a:	e03d      	b.n	800dbd8 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800db5c:	69fb      	ldr	r3, [r7, #28]
 800db5e:	2b00      	cmp	r3, #0
 800db60:	d10b      	bne.n	800db7a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800db62:	69bb      	ldr	r3, [r7, #24]
 800db64:	881b      	ldrh	r3, [r3, #0]
 800db66:	461a      	mov	r2, r3
 800db68:	68fb      	ldr	r3, [r7, #12]
 800db6a:	681b      	ldr	r3, [r3, #0]
 800db6c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800db70:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800db72:	69bb      	ldr	r3, [r7, #24]
 800db74:	3302      	adds	r3, #2
 800db76:	61bb      	str	r3, [r7, #24]
 800db78:	e007      	b.n	800db8a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800db7a:	69fb      	ldr	r3, [r7, #28]
 800db7c:	781a      	ldrb	r2, [r3, #0]
 800db7e:	68fb      	ldr	r3, [r7, #12]
 800db80:	681b      	ldr	r3, [r3, #0]
 800db82:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800db84:	69fb      	ldr	r3, [r7, #28]
 800db86:	3301      	adds	r3, #1
 800db88:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800db8a:	68fb      	ldr	r3, [r7, #12]
 800db8c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800db90:	b29b      	uxth	r3, r3
 800db92:	3b01      	subs	r3, #1
 800db94:	b29a      	uxth	r2, r3
 800db96:	68fb      	ldr	r3, [r7, #12]
 800db98:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800db9c:	68fb      	ldr	r3, [r7, #12]
 800db9e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800dba2:	b29b      	uxth	r3, r3
 800dba4:	2b00      	cmp	r3, #0
 800dba6:	d1c8      	bne.n	800db3a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800dba8:	683b      	ldr	r3, [r7, #0]
 800dbaa:	9300      	str	r3, [sp, #0]
 800dbac:	697b      	ldr	r3, [r7, #20]
 800dbae:	2200      	movs	r2, #0
 800dbb0:	2140      	movs	r1, #64	@ 0x40
 800dbb2:	68f8      	ldr	r0, [r7, #12]
 800dbb4:	f000 fd24 	bl	800e600 <UART_WaitOnFlagUntilTimeout>
 800dbb8:	4603      	mov	r3, r0
 800dbba:	2b00      	cmp	r3, #0
 800dbbc:	d005      	beq.n	800dbca <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800dbbe:	68fb      	ldr	r3, [r7, #12]
 800dbc0:	2220      	movs	r2, #32
 800dbc2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800dbc6:	2303      	movs	r3, #3
 800dbc8:	e006      	b.n	800dbd8 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800dbca:	68fb      	ldr	r3, [r7, #12]
 800dbcc:	2220      	movs	r2, #32
 800dbce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800dbd2:	2300      	movs	r3, #0
 800dbd4:	e000      	b.n	800dbd8 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800dbd6:	2302      	movs	r3, #2
  }
}
 800dbd8:	4618      	mov	r0, r3
 800dbda:	3720      	adds	r7, #32
 800dbdc:	46bd      	mov	sp, r7
 800dbde:	bd80      	pop	{r7, pc}

0800dbe0 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800dbe0:	b580      	push	{r7, lr}
 800dbe2:	b08a      	sub	sp, #40	@ 0x28
 800dbe4:	af02      	add	r7, sp, #8
 800dbe6:	60f8      	str	r0, [r7, #12]
 800dbe8:	60b9      	str	r1, [r7, #8]
 800dbea:	603b      	str	r3, [r7, #0]
 800dbec:	4613      	mov	r3, r2
 800dbee:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800dbf0:	68fb      	ldr	r3, [r7, #12]
 800dbf2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800dbf6:	2b20      	cmp	r3, #32
 800dbf8:	f040 80b5 	bne.w	800dd66 <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 800dbfc:	68bb      	ldr	r3, [r7, #8]
 800dbfe:	2b00      	cmp	r3, #0
 800dc00:	d002      	beq.n	800dc08 <HAL_UART_Receive+0x28>
 800dc02:	88fb      	ldrh	r3, [r7, #6]
 800dc04:	2b00      	cmp	r3, #0
 800dc06:	d101      	bne.n	800dc0c <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800dc08:	2301      	movs	r3, #1
 800dc0a:	e0ad      	b.n	800dd68 <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800dc0c:	68fb      	ldr	r3, [r7, #12]
 800dc0e:	2200      	movs	r2, #0
 800dc10:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800dc14:	68fb      	ldr	r3, [r7, #12]
 800dc16:	2222      	movs	r2, #34	@ 0x22
 800dc18:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dc1c:	68fb      	ldr	r3, [r7, #12]
 800dc1e:	2200      	movs	r2, #0
 800dc20:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800dc22:	f7f9 fc89 	bl	8007538 <HAL_GetTick>
 800dc26:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800dc28:	68fb      	ldr	r3, [r7, #12]
 800dc2a:	88fa      	ldrh	r2, [r7, #6]
 800dc2c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 800dc30:	68fb      	ldr	r3, [r7, #12]
 800dc32:	88fa      	ldrh	r2, [r7, #6]
 800dc34:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800dc38:	68fb      	ldr	r3, [r7, #12]
 800dc3a:	689b      	ldr	r3, [r3, #8]
 800dc3c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800dc40:	d10e      	bne.n	800dc60 <HAL_UART_Receive+0x80>
 800dc42:	68fb      	ldr	r3, [r7, #12]
 800dc44:	691b      	ldr	r3, [r3, #16]
 800dc46:	2b00      	cmp	r3, #0
 800dc48:	d105      	bne.n	800dc56 <HAL_UART_Receive+0x76>
 800dc4a:	68fb      	ldr	r3, [r7, #12]
 800dc4c:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800dc50:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800dc54:	e02d      	b.n	800dcb2 <HAL_UART_Receive+0xd2>
 800dc56:	68fb      	ldr	r3, [r7, #12]
 800dc58:	22ff      	movs	r2, #255	@ 0xff
 800dc5a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800dc5e:	e028      	b.n	800dcb2 <HAL_UART_Receive+0xd2>
 800dc60:	68fb      	ldr	r3, [r7, #12]
 800dc62:	689b      	ldr	r3, [r3, #8]
 800dc64:	2b00      	cmp	r3, #0
 800dc66:	d10d      	bne.n	800dc84 <HAL_UART_Receive+0xa4>
 800dc68:	68fb      	ldr	r3, [r7, #12]
 800dc6a:	691b      	ldr	r3, [r3, #16]
 800dc6c:	2b00      	cmp	r3, #0
 800dc6e:	d104      	bne.n	800dc7a <HAL_UART_Receive+0x9a>
 800dc70:	68fb      	ldr	r3, [r7, #12]
 800dc72:	22ff      	movs	r2, #255	@ 0xff
 800dc74:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800dc78:	e01b      	b.n	800dcb2 <HAL_UART_Receive+0xd2>
 800dc7a:	68fb      	ldr	r3, [r7, #12]
 800dc7c:	227f      	movs	r2, #127	@ 0x7f
 800dc7e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800dc82:	e016      	b.n	800dcb2 <HAL_UART_Receive+0xd2>
 800dc84:	68fb      	ldr	r3, [r7, #12]
 800dc86:	689b      	ldr	r3, [r3, #8]
 800dc88:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800dc8c:	d10d      	bne.n	800dcaa <HAL_UART_Receive+0xca>
 800dc8e:	68fb      	ldr	r3, [r7, #12]
 800dc90:	691b      	ldr	r3, [r3, #16]
 800dc92:	2b00      	cmp	r3, #0
 800dc94:	d104      	bne.n	800dca0 <HAL_UART_Receive+0xc0>
 800dc96:	68fb      	ldr	r3, [r7, #12]
 800dc98:	227f      	movs	r2, #127	@ 0x7f
 800dc9a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800dc9e:	e008      	b.n	800dcb2 <HAL_UART_Receive+0xd2>
 800dca0:	68fb      	ldr	r3, [r7, #12]
 800dca2:	223f      	movs	r2, #63	@ 0x3f
 800dca4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800dca8:	e003      	b.n	800dcb2 <HAL_UART_Receive+0xd2>
 800dcaa:	68fb      	ldr	r3, [r7, #12]
 800dcac:	2200      	movs	r2, #0
 800dcae:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 800dcb2:	68fb      	ldr	r3, [r7, #12]
 800dcb4:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800dcb8:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800dcba:	68fb      	ldr	r3, [r7, #12]
 800dcbc:	689b      	ldr	r3, [r3, #8]
 800dcbe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800dcc2:	d108      	bne.n	800dcd6 <HAL_UART_Receive+0xf6>
 800dcc4:	68fb      	ldr	r3, [r7, #12]
 800dcc6:	691b      	ldr	r3, [r3, #16]
 800dcc8:	2b00      	cmp	r3, #0
 800dcca:	d104      	bne.n	800dcd6 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 800dccc:	2300      	movs	r3, #0
 800dcce:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800dcd0:	68bb      	ldr	r3, [r7, #8]
 800dcd2:	61bb      	str	r3, [r7, #24]
 800dcd4:	e003      	b.n	800dcde <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 800dcd6:	68bb      	ldr	r3, [r7, #8]
 800dcd8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800dcda:	2300      	movs	r3, #0
 800dcdc:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800dcde:	e036      	b.n	800dd4e <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800dce0:	683b      	ldr	r3, [r7, #0]
 800dce2:	9300      	str	r3, [sp, #0]
 800dce4:	697b      	ldr	r3, [r7, #20]
 800dce6:	2200      	movs	r2, #0
 800dce8:	2120      	movs	r1, #32
 800dcea:	68f8      	ldr	r0, [r7, #12]
 800dcec:	f000 fc88 	bl	800e600 <UART_WaitOnFlagUntilTimeout>
 800dcf0:	4603      	mov	r3, r0
 800dcf2:	2b00      	cmp	r3, #0
 800dcf4:	d005      	beq.n	800dd02 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800dcf6:	68fb      	ldr	r3, [r7, #12]
 800dcf8:	2220      	movs	r2, #32
 800dcfa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 800dcfe:	2303      	movs	r3, #3
 800dd00:	e032      	b.n	800dd68 <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 800dd02:	69fb      	ldr	r3, [r7, #28]
 800dd04:	2b00      	cmp	r3, #0
 800dd06:	d10c      	bne.n	800dd22 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800dd08:	68fb      	ldr	r3, [r7, #12]
 800dd0a:	681b      	ldr	r3, [r3, #0]
 800dd0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dd0e:	b29a      	uxth	r2, r3
 800dd10:	8a7b      	ldrh	r3, [r7, #18]
 800dd12:	4013      	ands	r3, r2
 800dd14:	b29a      	uxth	r2, r3
 800dd16:	69bb      	ldr	r3, [r7, #24]
 800dd18:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800dd1a:	69bb      	ldr	r3, [r7, #24]
 800dd1c:	3302      	adds	r3, #2
 800dd1e:	61bb      	str	r3, [r7, #24]
 800dd20:	e00c      	b.n	800dd3c <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800dd22:	68fb      	ldr	r3, [r7, #12]
 800dd24:	681b      	ldr	r3, [r3, #0]
 800dd26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dd28:	b2da      	uxtb	r2, r3
 800dd2a:	8a7b      	ldrh	r3, [r7, #18]
 800dd2c:	b2db      	uxtb	r3, r3
 800dd2e:	4013      	ands	r3, r2
 800dd30:	b2da      	uxtb	r2, r3
 800dd32:	69fb      	ldr	r3, [r7, #28]
 800dd34:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800dd36:	69fb      	ldr	r3, [r7, #28]
 800dd38:	3301      	adds	r3, #1
 800dd3a:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800dd3c:	68fb      	ldr	r3, [r7, #12]
 800dd3e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800dd42:	b29b      	uxth	r3, r3
 800dd44:	3b01      	subs	r3, #1
 800dd46:	b29a      	uxth	r2, r3
 800dd48:	68fb      	ldr	r3, [r7, #12]
 800dd4a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 800dd4e:	68fb      	ldr	r3, [r7, #12]
 800dd50:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800dd54:	b29b      	uxth	r3, r3
 800dd56:	2b00      	cmp	r3, #0
 800dd58:	d1c2      	bne.n	800dce0 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800dd5a:	68fb      	ldr	r3, [r7, #12]
 800dd5c:	2220      	movs	r2, #32
 800dd5e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 800dd62:	2300      	movs	r3, #0
 800dd64:	e000      	b.n	800dd68 <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 800dd66:	2302      	movs	r3, #2
  }
}
 800dd68:	4618      	mov	r0, r3
 800dd6a:	3720      	adds	r7, #32
 800dd6c:	46bd      	mov	sp, r7
 800dd6e:	bd80      	pop	{r7, pc}

0800dd70 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800dd70:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800dd74:	b08c      	sub	sp, #48	@ 0x30
 800dd76:	af00      	add	r7, sp, #0
 800dd78:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800dd7a:	2300      	movs	r3, #0
 800dd7c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800dd80:	697b      	ldr	r3, [r7, #20]
 800dd82:	689a      	ldr	r2, [r3, #8]
 800dd84:	697b      	ldr	r3, [r7, #20]
 800dd86:	691b      	ldr	r3, [r3, #16]
 800dd88:	431a      	orrs	r2, r3
 800dd8a:	697b      	ldr	r3, [r7, #20]
 800dd8c:	695b      	ldr	r3, [r3, #20]
 800dd8e:	431a      	orrs	r2, r3
 800dd90:	697b      	ldr	r3, [r7, #20]
 800dd92:	69db      	ldr	r3, [r3, #28]
 800dd94:	4313      	orrs	r3, r2
 800dd96:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800dd98:	697b      	ldr	r3, [r7, #20]
 800dd9a:	681b      	ldr	r3, [r3, #0]
 800dd9c:	681a      	ldr	r2, [r3, #0]
 800dd9e:	4baa      	ldr	r3, [pc, #680]	@ (800e048 <UART_SetConfig+0x2d8>)
 800dda0:	4013      	ands	r3, r2
 800dda2:	697a      	ldr	r2, [r7, #20]
 800dda4:	6812      	ldr	r2, [r2, #0]
 800dda6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800dda8:	430b      	orrs	r3, r1
 800ddaa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ddac:	697b      	ldr	r3, [r7, #20]
 800ddae:	681b      	ldr	r3, [r3, #0]
 800ddb0:	685b      	ldr	r3, [r3, #4]
 800ddb2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800ddb6:	697b      	ldr	r3, [r7, #20]
 800ddb8:	68da      	ldr	r2, [r3, #12]
 800ddba:	697b      	ldr	r3, [r7, #20]
 800ddbc:	681b      	ldr	r3, [r3, #0]
 800ddbe:	430a      	orrs	r2, r1
 800ddc0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800ddc2:	697b      	ldr	r3, [r7, #20]
 800ddc4:	699b      	ldr	r3, [r3, #24]
 800ddc6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800ddc8:	697b      	ldr	r3, [r7, #20]
 800ddca:	681b      	ldr	r3, [r3, #0]
 800ddcc:	4a9f      	ldr	r2, [pc, #636]	@ (800e04c <UART_SetConfig+0x2dc>)
 800ddce:	4293      	cmp	r3, r2
 800ddd0:	d004      	beq.n	800dddc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800ddd2:	697b      	ldr	r3, [r7, #20]
 800ddd4:	6a1b      	ldr	r3, [r3, #32]
 800ddd6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ddd8:	4313      	orrs	r3, r2
 800ddda:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800dddc:	697b      	ldr	r3, [r7, #20]
 800ddde:	681b      	ldr	r3, [r3, #0]
 800dde0:	689b      	ldr	r3, [r3, #8]
 800dde2:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800dde6:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800ddea:	697a      	ldr	r2, [r7, #20]
 800ddec:	6812      	ldr	r2, [r2, #0]
 800ddee:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ddf0:	430b      	orrs	r3, r1
 800ddf2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800ddf4:	697b      	ldr	r3, [r7, #20]
 800ddf6:	681b      	ldr	r3, [r3, #0]
 800ddf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ddfa:	f023 010f 	bic.w	r1, r3, #15
 800ddfe:	697b      	ldr	r3, [r7, #20]
 800de00:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800de02:	697b      	ldr	r3, [r7, #20]
 800de04:	681b      	ldr	r3, [r3, #0]
 800de06:	430a      	orrs	r2, r1
 800de08:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800de0a:	697b      	ldr	r3, [r7, #20]
 800de0c:	681b      	ldr	r3, [r3, #0]
 800de0e:	4a90      	ldr	r2, [pc, #576]	@ (800e050 <UART_SetConfig+0x2e0>)
 800de10:	4293      	cmp	r3, r2
 800de12:	d125      	bne.n	800de60 <UART_SetConfig+0xf0>
 800de14:	4b8f      	ldr	r3, [pc, #572]	@ (800e054 <UART_SetConfig+0x2e4>)
 800de16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800de1a:	f003 0303 	and.w	r3, r3, #3
 800de1e:	2b03      	cmp	r3, #3
 800de20:	d81a      	bhi.n	800de58 <UART_SetConfig+0xe8>
 800de22:	a201      	add	r2, pc, #4	@ (adr r2, 800de28 <UART_SetConfig+0xb8>)
 800de24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800de28:	0800de39 	.word	0x0800de39
 800de2c:	0800de49 	.word	0x0800de49
 800de30:	0800de41 	.word	0x0800de41
 800de34:	0800de51 	.word	0x0800de51
 800de38:	2301      	movs	r3, #1
 800de3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800de3e:	e116      	b.n	800e06e <UART_SetConfig+0x2fe>
 800de40:	2302      	movs	r3, #2
 800de42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800de46:	e112      	b.n	800e06e <UART_SetConfig+0x2fe>
 800de48:	2304      	movs	r3, #4
 800de4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800de4e:	e10e      	b.n	800e06e <UART_SetConfig+0x2fe>
 800de50:	2308      	movs	r3, #8
 800de52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800de56:	e10a      	b.n	800e06e <UART_SetConfig+0x2fe>
 800de58:	2310      	movs	r3, #16
 800de5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800de5e:	e106      	b.n	800e06e <UART_SetConfig+0x2fe>
 800de60:	697b      	ldr	r3, [r7, #20]
 800de62:	681b      	ldr	r3, [r3, #0]
 800de64:	4a7c      	ldr	r2, [pc, #496]	@ (800e058 <UART_SetConfig+0x2e8>)
 800de66:	4293      	cmp	r3, r2
 800de68:	d138      	bne.n	800dedc <UART_SetConfig+0x16c>
 800de6a:	4b7a      	ldr	r3, [pc, #488]	@ (800e054 <UART_SetConfig+0x2e4>)
 800de6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800de70:	f003 030c 	and.w	r3, r3, #12
 800de74:	2b0c      	cmp	r3, #12
 800de76:	d82d      	bhi.n	800ded4 <UART_SetConfig+0x164>
 800de78:	a201      	add	r2, pc, #4	@ (adr r2, 800de80 <UART_SetConfig+0x110>)
 800de7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800de7e:	bf00      	nop
 800de80:	0800deb5 	.word	0x0800deb5
 800de84:	0800ded5 	.word	0x0800ded5
 800de88:	0800ded5 	.word	0x0800ded5
 800de8c:	0800ded5 	.word	0x0800ded5
 800de90:	0800dec5 	.word	0x0800dec5
 800de94:	0800ded5 	.word	0x0800ded5
 800de98:	0800ded5 	.word	0x0800ded5
 800de9c:	0800ded5 	.word	0x0800ded5
 800dea0:	0800debd 	.word	0x0800debd
 800dea4:	0800ded5 	.word	0x0800ded5
 800dea8:	0800ded5 	.word	0x0800ded5
 800deac:	0800ded5 	.word	0x0800ded5
 800deb0:	0800decd 	.word	0x0800decd
 800deb4:	2300      	movs	r3, #0
 800deb6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800deba:	e0d8      	b.n	800e06e <UART_SetConfig+0x2fe>
 800debc:	2302      	movs	r3, #2
 800debe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dec2:	e0d4      	b.n	800e06e <UART_SetConfig+0x2fe>
 800dec4:	2304      	movs	r3, #4
 800dec6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800deca:	e0d0      	b.n	800e06e <UART_SetConfig+0x2fe>
 800decc:	2308      	movs	r3, #8
 800dece:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ded2:	e0cc      	b.n	800e06e <UART_SetConfig+0x2fe>
 800ded4:	2310      	movs	r3, #16
 800ded6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800deda:	e0c8      	b.n	800e06e <UART_SetConfig+0x2fe>
 800dedc:	697b      	ldr	r3, [r7, #20]
 800dede:	681b      	ldr	r3, [r3, #0]
 800dee0:	4a5e      	ldr	r2, [pc, #376]	@ (800e05c <UART_SetConfig+0x2ec>)
 800dee2:	4293      	cmp	r3, r2
 800dee4:	d125      	bne.n	800df32 <UART_SetConfig+0x1c2>
 800dee6:	4b5b      	ldr	r3, [pc, #364]	@ (800e054 <UART_SetConfig+0x2e4>)
 800dee8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800deec:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800def0:	2b30      	cmp	r3, #48	@ 0x30
 800def2:	d016      	beq.n	800df22 <UART_SetConfig+0x1b2>
 800def4:	2b30      	cmp	r3, #48	@ 0x30
 800def6:	d818      	bhi.n	800df2a <UART_SetConfig+0x1ba>
 800def8:	2b20      	cmp	r3, #32
 800defa:	d00a      	beq.n	800df12 <UART_SetConfig+0x1a2>
 800defc:	2b20      	cmp	r3, #32
 800defe:	d814      	bhi.n	800df2a <UART_SetConfig+0x1ba>
 800df00:	2b00      	cmp	r3, #0
 800df02:	d002      	beq.n	800df0a <UART_SetConfig+0x19a>
 800df04:	2b10      	cmp	r3, #16
 800df06:	d008      	beq.n	800df1a <UART_SetConfig+0x1aa>
 800df08:	e00f      	b.n	800df2a <UART_SetConfig+0x1ba>
 800df0a:	2300      	movs	r3, #0
 800df0c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800df10:	e0ad      	b.n	800e06e <UART_SetConfig+0x2fe>
 800df12:	2302      	movs	r3, #2
 800df14:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800df18:	e0a9      	b.n	800e06e <UART_SetConfig+0x2fe>
 800df1a:	2304      	movs	r3, #4
 800df1c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800df20:	e0a5      	b.n	800e06e <UART_SetConfig+0x2fe>
 800df22:	2308      	movs	r3, #8
 800df24:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800df28:	e0a1      	b.n	800e06e <UART_SetConfig+0x2fe>
 800df2a:	2310      	movs	r3, #16
 800df2c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800df30:	e09d      	b.n	800e06e <UART_SetConfig+0x2fe>
 800df32:	697b      	ldr	r3, [r7, #20]
 800df34:	681b      	ldr	r3, [r3, #0]
 800df36:	4a4a      	ldr	r2, [pc, #296]	@ (800e060 <UART_SetConfig+0x2f0>)
 800df38:	4293      	cmp	r3, r2
 800df3a:	d125      	bne.n	800df88 <UART_SetConfig+0x218>
 800df3c:	4b45      	ldr	r3, [pc, #276]	@ (800e054 <UART_SetConfig+0x2e4>)
 800df3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800df42:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800df46:	2bc0      	cmp	r3, #192	@ 0xc0
 800df48:	d016      	beq.n	800df78 <UART_SetConfig+0x208>
 800df4a:	2bc0      	cmp	r3, #192	@ 0xc0
 800df4c:	d818      	bhi.n	800df80 <UART_SetConfig+0x210>
 800df4e:	2b80      	cmp	r3, #128	@ 0x80
 800df50:	d00a      	beq.n	800df68 <UART_SetConfig+0x1f8>
 800df52:	2b80      	cmp	r3, #128	@ 0x80
 800df54:	d814      	bhi.n	800df80 <UART_SetConfig+0x210>
 800df56:	2b00      	cmp	r3, #0
 800df58:	d002      	beq.n	800df60 <UART_SetConfig+0x1f0>
 800df5a:	2b40      	cmp	r3, #64	@ 0x40
 800df5c:	d008      	beq.n	800df70 <UART_SetConfig+0x200>
 800df5e:	e00f      	b.n	800df80 <UART_SetConfig+0x210>
 800df60:	2300      	movs	r3, #0
 800df62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800df66:	e082      	b.n	800e06e <UART_SetConfig+0x2fe>
 800df68:	2302      	movs	r3, #2
 800df6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800df6e:	e07e      	b.n	800e06e <UART_SetConfig+0x2fe>
 800df70:	2304      	movs	r3, #4
 800df72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800df76:	e07a      	b.n	800e06e <UART_SetConfig+0x2fe>
 800df78:	2308      	movs	r3, #8
 800df7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800df7e:	e076      	b.n	800e06e <UART_SetConfig+0x2fe>
 800df80:	2310      	movs	r3, #16
 800df82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800df86:	e072      	b.n	800e06e <UART_SetConfig+0x2fe>
 800df88:	697b      	ldr	r3, [r7, #20]
 800df8a:	681b      	ldr	r3, [r3, #0]
 800df8c:	4a35      	ldr	r2, [pc, #212]	@ (800e064 <UART_SetConfig+0x2f4>)
 800df8e:	4293      	cmp	r3, r2
 800df90:	d12a      	bne.n	800dfe8 <UART_SetConfig+0x278>
 800df92:	4b30      	ldr	r3, [pc, #192]	@ (800e054 <UART_SetConfig+0x2e4>)
 800df94:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800df98:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800df9c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800dfa0:	d01a      	beq.n	800dfd8 <UART_SetConfig+0x268>
 800dfa2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800dfa6:	d81b      	bhi.n	800dfe0 <UART_SetConfig+0x270>
 800dfa8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800dfac:	d00c      	beq.n	800dfc8 <UART_SetConfig+0x258>
 800dfae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800dfb2:	d815      	bhi.n	800dfe0 <UART_SetConfig+0x270>
 800dfb4:	2b00      	cmp	r3, #0
 800dfb6:	d003      	beq.n	800dfc0 <UART_SetConfig+0x250>
 800dfb8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800dfbc:	d008      	beq.n	800dfd0 <UART_SetConfig+0x260>
 800dfbe:	e00f      	b.n	800dfe0 <UART_SetConfig+0x270>
 800dfc0:	2300      	movs	r3, #0
 800dfc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dfc6:	e052      	b.n	800e06e <UART_SetConfig+0x2fe>
 800dfc8:	2302      	movs	r3, #2
 800dfca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dfce:	e04e      	b.n	800e06e <UART_SetConfig+0x2fe>
 800dfd0:	2304      	movs	r3, #4
 800dfd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dfd6:	e04a      	b.n	800e06e <UART_SetConfig+0x2fe>
 800dfd8:	2308      	movs	r3, #8
 800dfda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dfde:	e046      	b.n	800e06e <UART_SetConfig+0x2fe>
 800dfe0:	2310      	movs	r3, #16
 800dfe2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dfe6:	e042      	b.n	800e06e <UART_SetConfig+0x2fe>
 800dfe8:	697b      	ldr	r3, [r7, #20]
 800dfea:	681b      	ldr	r3, [r3, #0]
 800dfec:	4a17      	ldr	r2, [pc, #92]	@ (800e04c <UART_SetConfig+0x2dc>)
 800dfee:	4293      	cmp	r3, r2
 800dff0:	d13a      	bne.n	800e068 <UART_SetConfig+0x2f8>
 800dff2:	4b18      	ldr	r3, [pc, #96]	@ (800e054 <UART_SetConfig+0x2e4>)
 800dff4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dff8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800dffc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800e000:	d01a      	beq.n	800e038 <UART_SetConfig+0x2c8>
 800e002:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800e006:	d81b      	bhi.n	800e040 <UART_SetConfig+0x2d0>
 800e008:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800e00c:	d00c      	beq.n	800e028 <UART_SetConfig+0x2b8>
 800e00e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800e012:	d815      	bhi.n	800e040 <UART_SetConfig+0x2d0>
 800e014:	2b00      	cmp	r3, #0
 800e016:	d003      	beq.n	800e020 <UART_SetConfig+0x2b0>
 800e018:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e01c:	d008      	beq.n	800e030 <UART_SetConfig+0x2c0>
 800e01e:	e00f      	b.n	800e040 <UART_SetConfig+0x2d0>
 800e020:	2300      	movs	r3, #0
 800e022:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e026:	e022      	b.n	800e06e <UART_SetConfig+0x2fe>
 800e028:	2302      	movs	r3, #2
 800e02a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e02e:	e01e      	b.n	800e06e <UART_SetConfig+0x2fe>
 800e030:	2304      	movs	r3, #4
 800e032:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e036:	e01a      	b.n	800e06e <UART_SetConfig+0x2fe>
 800e038:	2308      	movs	r3, #8
 800e03a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e03e:	e016      	b.n	800e06e <UART_SetConfig+0x2fe>
 800e040:	2310      	movs	r3, #16
 800e042:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e046:	e012      	b.n	800e06e <UART_SetConfig+0x2fe>
 800e048:	cfff69f3 	.word	0xcfff69f3
 800e04c:	40008000 	.word	0x40008000
 800e050:	40013800 	.word	0x40013800
 800e054:	40021000 	.word	0x40021000
 800e058:	40004400 	.word	0x40004400
 800e05c:	40004800 	.word	0x40004800
 800e060:	40004c00 	.word	0x40004c00
 800e064:	40005000 	.word	0x40005000
 800e068:	2310      	movs	r3, #16
 800e06a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800e06e:	697b      	ldr	r3, [r7, #20]
 800e070:	681b      	ldr	r3, [r3, #0]
 800e072:	4aae      	ldr	r2, [pc, #696]	@ (800e32c <UART_SetConfig+0x5bc>)
 800e074:	4293      	cmp	r3, r2
 800e076:	f040 8097 	bne.w	800e1a8 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800e07a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800e07e:	2b08      	cmp	r3, #8
 800e080:	d823      	bhi.n	800e0ca <UART_SetConfig+0x35a>
 800e082:	a201      	add	r2, pc, #4	@ (adr r2, 800e088 <UART_SetConfig+0x318>)
 800e084:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e088:	0800e0ad 	.word	0x0800e0ad
 800e08c:	0800e0cb 	.word	0x0800e0cb
 800e090:	0800e0b5 	.word	0x0800e0b5
 800e094:	0800e0cb 	.word	0x0800e0cb
 800e098:	0800e0bb 	.word	0x0800e0bb
 800e09c:	0800e0cb 	.word	0x0800e0cb
 800e0a0:	0800e0cb 	.word	0x0800e0cb
 800e0a4:	0800e0cb 	.word	0x0800e0cb
 800e0a8:	0800e0c3 	.word	0x0800e0c3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e0ac:	f7fd fa28 	bl	800b500 <HAL_RCC_GetPCLK1Freq>
 800e0b0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e0b2:	e010      	b.n	800e0d6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e0b4:	4b9e      	ldr	r3, [pc, #632]	@ (800e330 <UART_SetConfig+0x5c0>)
 800e0b6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800e0b8:	e00d      	b.n	800e0d6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e0ba:	f7fd f9b3 	bl	800b424 <HAL_RCC_GetSysClockFreq>
 800e0be:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e0c0:	e009      	b.n	800e0d6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e0c2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800e0c6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800e0c8:	e005      	b.n	800e0d6 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800e0ca:	2300      	movs	r3, #0
 800e0cc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800e0ce:	2301      	movs	r3, #1
 800e0d0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800e0d4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800e0d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e0d8:	2b00      	cmp	r3, #0
 800e0da:	f000 8130 	beq.w	800e33e <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800e0de:	697b      	ldr	r3, [r7, #20]
 800e0e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e0e2:	4a94      	ldr	r2, [pc, #592]	@ (800e334 <UART_SetConfig+0x5c4>)
 800e0e4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e0e8:	461a      	mov	r2, r3
 800e0ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e0ec:	fbb3 f3f2 	udiv	r3, r3, r2
 800e0f0:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800e0f2:	697b      	ldr	r3, [r7, #20]
 800e0f4:	685a      	ldr	r2, [r3, #4]
 800e0f6:	4613      	mov	r3, r2
 800e0f8:	005b      	lsls	r3, r3, #1
 800e0fa:	4413      	add	r3, r2
 800e0fc:	69ba      	ldr	r2, [r7, #24]
 800e0fe:	429a      	cmp	r2, r3
 800e100:	d305      	bcc.n	800e10e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800e102:	697b      	ldr	r3, [r7, #20]
 800e104:	685b      	ldr	r3, [r3, #4]
 800e106:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800e108:	69ba      	ldr	r2, [r7, #24]
 800e10a:	429a      	cmp	r2, r3
 800e10c:	d903      	bls.n	800e116 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800e10e:	2301      	movs	r3, #1
 800e110:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800e114:	e113      	b.n	800e33e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e116:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e118:	2200      	movs	r2, #0
 800e11a:	60bb      	str	r3, [r7, #8]
 800e11c:	60fa      	str	r2, [r7, #12]
 800e11e:	697b      	ldr	r3, [r7, #20]
 800e120:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e122:	4a84      	ldr	r2, [pc, #528]	@ (800e334 <UART_SetConfig+0x5c4>)
 800e124:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e128:	b29b      	uxth	r3, r3
 800e12a:	2200      	movs	r2, #0
 800e12c:	603b      	str	r3, [r7, #0]
 800e12e:	607a      	str	r2, [r7, #4]
 800e130:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e134:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800e138:	f7f2 fdae 	bl	8000c98 <__aeabi_uldivmod>
 800e13c:	4602      	mov	r2, r0
 800e13e:	460b      	mov	r3, r1
 800e140:	4610      	mov	r0, r2
 800e142:	4619      	mov	r1, r3
 800e144:	f04f 0200 	mov.w	r2, #0
 800e148:	f04f 0300 	mov.w	r3, #0
 800e14c:	020b      	lsls	r3, r1, #8
 800e14e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800e152:	0202      	lsls	r2, r0, #8
 800e154:	6979      	ldr	r1, [r7, #20]
 800e156:	6849      	ldr	r1, [r1, #4]
 800e158:	0849      	lsrs	r1, r1, #1
 800e15a:	2000      	movs	r0, #0
 800e15c:	460c      	mov	r4, r1
 800e15e:	4605      	mov	r5, r0
 800e160:	eb12 0804 	adds.w	r8, r2, r4
 800e164:	eb43 0905 	adc.w	r9, r3, r5
 800e168:	697b      	ldr	r3, [r7, #20]
 800e16a:	685b      	ldr	r3, [r3, #4]
 800e16c:	2200      	movs	r2, #0
 800e16e:	469a      	mov	sl, r3
 800e170:	4693      	mov	fp, r2
 800e172:	4652      	mov	r2, sl
 800e174:	465b      	mov	r3, fp
 800e176:	4640      	mov	r0, r8
 800e178:	4649      	mov	r1, r9
 800e17a:	f7f2 fd8d 	bl	8000c98 <__aeabi_uldivmod>
 800e17e:	4602      	mov	r2, r0
 800e180:	460b      	mov	r3, r1
 800e182:	4613      	mov	r3, r2
 800e184:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800e186:	6a3b      	ldr	r3, [r7, #32]
 800e188:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800e18c:	d308      	bcc.n	800e1a0 <UART_SetConfig+0x430>
 800e18e:	6a3b      	ldr	r3, [r7, #32]
 800e190:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e194:	d204      	bcs.n	800e1a0 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800e196:	697b      	ldr	r3, [r7, #20]
 800e198:	681b      	ldr	r3, [r3, #0]
 800e19a:	6a3a      	ldr	r2, [r7, #32]
 800e19c:	60da      	str	r2, [r3, #12]
 800e19e:	e0ce      	b.n	800e33e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800e1a0:	2301      	movs	r3, #1
 800e1a2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800e1a6:	e0ca      	b.n	800e33e <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e1a8:	697b      	ldr	r3, [r7, #20]
 800e1aa:	69db      	ldr	r3, [r3, #28]
 800e1ac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e1b0:	d166      	bne.n	800e280 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800e1b2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800e1b6:	2b08      	cmp	r3, #8
 800e1b8:	d827      	bhi.n	800e20a <UART_SetConfig+0x49a>
 800e1ba:	a201      	add	r2, pc, #4	@ (adr r2, 800e1c0 <UART_SetConfig+0x450>)
 800e1bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e1c0:	0800e1e5 	.word	0x0800e1e5
 800e1c4:	0800e1ed 	.word	0x0800e1ed
 800e1c8:	0800e1f5 	.word	0x0800e1f5
 800e1cc:	0800e20b 	.word	0x0800e20b
 800e1d0:	0800e1fb 	.word	0x0800e1fb
 800e1d4:	0800e20b 	.word	0x0800e20b
 800e1d8:	0800e20b 	.word	0x0800e20b
 800e1dc:	0800e20b 	.word	0x0800e20b
 800e1e0:	0800e203 	.word	0x0800e203
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e1e4:	f7fd f98c 	bl	800b500 <HAL_RCC_GetPCLK1Freq>
 800e1e8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e1ea:	e014      	b.n	800e216 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800e1ec:	f7fd f99e 	bl	800b52c <HAL_RCC_GetPCLK2Freq>
 800e1f0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e1f2:	e010      	b.n	800e216 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e1f4:	4b4e      	ldr	r3, [pc, #312]	@ (800e330 <UART_SetConfig+0x5c0>)
 800e1f6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800e1f8:	e00d      	b.n	800e216 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e1fa:	f7fd f913 	bl	800b424 <HAL_RCC_GetSysClockFreq>
 800e1fe:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e200:	e009      	b.n	800e216 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e202:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800e206:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800e208:	e005      	b.n	800e216 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800e20a:	2300      	movs	r3, #0
 800e20c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800e20e:	2301      	movs	r3, #1
 800e210:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800e214:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800e216:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e218:	2b00      	cmp	r3, #0
 800e21a:	f000 8090 	beq.w	800e33e <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e21e:	697b      	ldr	r3, [r7, #20]
 800e220:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e222:	4a44      	ldr	r2, [pc, #272]	@ (800e334 <UART_SetConfig+0x5c4>)
 800e224:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e228:	461a      	mov	r2, r3
 800e22a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e22c:	fbb3 f3f2 	udiv	r3, r3, r2
 800e230:	005a      	lsls	r2, r3, #1
 800e232:	697b      	ldr	r3, [r7, #20]
 800e234:	685b      	ldr	r3, [r3, #4]
 800e236:	085b      	lsrs	r3, r3, #1
 800e238:	441a      	add	r2, r3
 800e23a:	697b      	ldr	r3, [r7, #20]
 800e23c:	685b      	ldr	r3, [r3, #4]
 800e23e:	fbb2 f3f3 	udiv	r3, r2, r3
 800e242:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e244:	6a3b      	ldr	r3, [r7, #32]
 800e246:	2b0f      	cmp	r3, #15
 800e248:	d916      	bls.n	800e278 <UART_SetConfig+0x508>
 800e24a:	6a3b      	ldr	r3, [r7, #32]
 800e24c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e250:	d212      	bcs.n	800e278 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800e252:	6a3b      	ldr	r3, [r7, #32]
 800e254:	b29b      	uxth	r3, r3
 800e256:	f023 030f 	bic.w	r3, r3, #15
 800e25a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800e25c:	6a3b      	ldr	r3, [r7, #32]
 800e25e:	085b      	lsrs	r3, r3, #1
 800e260:	b29b      	uxth	r3, r3
 800e262:	f003 0307 	and.w	r3, r3, #7
 800e266:	b29a      	uxth	r2, r3
 800e268:	8bfb      	ldrh	r3, [r7, #30]
 800e26a:	4313      	orrs	r3, r2
 800e26c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800e26e:	697b      	ldr	r3, [r7, #20]
 800e270:	681b      	ldr	r3, [r3, #0]
 800e272:	8bfa      	ldrh	r2, [r7, #30]
 800e274:	60da      	str	r2, [r3, #12]
 800e276:	e062      	b.n	800e33e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800e278:	2301      	movs	r3, #1
 800e27a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800e27e:	e05e      	b.n	800e33e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800e280:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800e284:	2b08      	cmp	r3, #8
 800e286:	d828      	bhi.n	800e2da <UART_SetConfig+0x56a>
 800e288:	a201      	add	r2, pc, #4	@ (adr r2, 800e290 <UART_SetConfig+0x520>)
 800e28a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e28e:	bf00      	nop
 800e290:	0800e2b5 	.word	0x0800e2b5
 800e294:	0800e2bd 	.word	0x0800e2bd
 800e298:	0800e2c5 	.word	0x0800e2c5
 800e29c:	0800e2db 	.word	0x0800e2db
 800e2a0:	0800e2cb 	.word	0x0800e2cb
 800e2a4:	0800e2db 	.word	0x0800e2db
 800e2a8:	0800e2db 	.word	0x0800e2db
 800e2ac:	0800e2db 	.word	0x0800e2db
 800e2b0:	0800e2d3 	.word	0x0800e2d3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e2b4:	f7fd f924 	bl	800b500 <HAL_RCC_GetPCLK1Freq>
 800e2b8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e2ba:	e014      	b.n	800e2e6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800e2bc:	f7fd f936 	bl	800b52c <HAL_RCC_GetPCLK2Freq>
 800e2c0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e2c2:	e010      	b.n	800e2e6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e2c4:	4b1a      	ldr	r3, [pc, #104]	@ (800e330 <UART_SetConfig+0x5c0>)
 800e2c6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800e2c8:	e00d      	b.n	800e2e6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e2ca:	f7fd f8ab 	bl	800b424 <HAL_RCC_GetSysClockFreq>
 800e2ce:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e2d0:	e009      	b.n	800e2e6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e2d2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800e2d6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800e2d8:	e005      	b.n	800e2e6 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800e2da:	2300      	movs	r3, #0
 800e2dc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800e2de:	2301      	movs	r3, #1
 800e2e0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800e2e4:	bf00      	nop
    }

    if (pclk != 0U)
 800e2e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e2e8:	2b00      	cmp	r3, #0
 800e2ea:	d028      	beq.n	800e33e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e2ec:	697b      	ldr	r3, [r7, #20]
 800e2ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e2f0:	4a10      	ldr	r2, [pc, #64]	@ (800e334 <UART_SetConfig+0x5c4>)
 800e2f2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e2f6:	461a      	mov	r2, r3
 800e2f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e2fa:	fbb3 f2f2 	udiv	r2, r3, r2
 800e2fe:	697b      	ldr	r3, [r7, #20]
 800e300:	685b      	ldr	r3, [r3, #4]
 800e302:	085b      	lsrs	r3, r3, #1
 800e304:	441a      	add	r2, r3
 800e306:	697b      	ldr	r3, [r7, #20]
 800e308:	685b      	ldr	r3, [r3, #4]
 800e30a:	fbb2 f3f3 	udiv	r3, r2, r3
 800e30e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e310:	6a3b      	ldr	r3, [r7, #32]
 800e312:	2b0f      	cmp	r3, #15
 800e314:	d910      	bls.n	800e338 <UART_SetConfig+0x5c8>
 800e316:	6a3b      	ldr	r3, [r7, #32]
 800e318:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e31c:	d20c      	bcs.n	800e338 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800e31e:	6a3b      	ldr	r3, [r7, #32]
 800e320:	b29a      	uxth	r2, r3
 800e322:	697b      	ldr	r3, [r7, #20]
 800e324:	681b      	ldr	r3, [r3, #0]
 800e326:	60da      	str	r2, [r3, #12]
 800e328:	e009      	b.n	800e33e <UART_SetConfig+0x5ce>
 800e32a:	bf00      	nop
 800e32c:	40008000 	.word	0x40008000
 800e330:	00f42400 	.word	0x00f42400
 800e334:	08014398 	.word	0x08014398
      }
      else
      {
        ret = HAL_ERROR;
 800e338:	2301      	movs	r3, #1
 800e33a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800e33e:	697b      	ldr	r3, [r7, #20]
 800e340:	2201      	movs	r2, #1
 800e342:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800e346:	697b      	ldr	r3, [r7, #20]
 800e348:	2201      	movs	r2, #1
 800e34a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800e34e:	697b      	ldr	r3, [r7, #20]
 800e350:	2200      	movs	r2, #0
 800e352:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800e354:	697b      	ldr	r3, [r7, #20]
 800e356:	2200      	movs	r2, #0
 800e358:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800e35a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800e35e:	4618      	mov	r0, r3
 800e360:	3730      	adds	r7, #48	@ 0x30
 800e362:	46bd      	mov	sp, r7
 800e364:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800e368 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800e368:	b480      	push	{r7}
 800e36a:	b083      	sub	sp, #12
 800e36c:	af00      	add	r7, sp, #0
 800e36e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800e370:	687b      	ldr	r3, [r7, #4]
 800e372:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e374:	f003 0308 	and.w	r3, r3, #8
 800e378:	2b00      	cmp	r3, #0
 800e37a:	d00a      	beq.n	800e392 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800e37c:	687b      	ldr	r3, [r7, #4]
 800e37e:	681b      	ldr	r3, [r3, #0]
 800e380:	685b      	ldr	r3, [r3, #4]
 800e382:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800e386:	687b      	ldr	r3, [r7, #4]
 800e388:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e38a:	687b      	ldr	r3, [r7, #4]
 800e38c:	681b      	ldr	r3, [r3, #0]
 800e38e:	430a      	orrs	r2, r1
 800e390:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800e392:	687b      	ldr	r3, [r7, #4]
 800e394:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e396:	f003 0301 	and.w	r3, r3, #1
 800e39a:	2b00      	cmp	r3, #0
 800e39c:	d00a      	beq.n	800e3b4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800e39e:	687b      	ldr	r3, [r7, #4]
 800e3a0:	681b      	ldr	r3, [r3, #0]
 800e3a2:	685b      	ldr	r3, [r3, #4]
 800e3a4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800e3a8:	687b      	ldr	r3, [r7, #4]
 800e3aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e3ac:	687b      	ldr	r3, [r7, #4]
 800e3ae:	681b      	ldr	r3, [r3, #0]
 800e3b0:	430a      	orrs	r2, r1
 800e3b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800e3b4:	687b      	ldr	r3, [r7, #4]
 800e3b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e3b8:	f003 0302 	and.w	r3, r3, #2
 800e3bc:	2b00      	cmp	r3, #0
 800e3be:	d00a      	beq.n	800e3d6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800e3c0:	687b      	ldr	r3, [r7, #4]
 800e3c2:	681b      	ldr	r3, [r3, #0]
 800e3c4:	685b      	ldr	r3, [r3, #4]
 800e3c6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800e3ca:	687b      	ldr	r3, [r7, #4]
 800e3cc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800e3ce:	687b      	ldr	r3, [r7, #4]
 800e3d0:	681b      	ldr	r3, [r3, #0]
 800e3d2:	430a      	orrs	r2, r1
 800e3d4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800e3d6:	687b      	ldr	r3, [r7, #4]
 800e3d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e3da:	f003 0304 	and.w	r3, r3, #4
 800e3de:	2b00      	cmp	r3, #0
 800e3e0:	d00a      	beq.n	800e3f8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800e3e2:	687b      	ldr	r3, [r7, #4]
 800e3e4:	681b      	ldr	r3, [r3, #0]
 800e3e6:	685b      	ldr	r3, [r3, #4]
 800e3e8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800e3ec:	687b      	ldr	r3, [r7, #4]
 800e3ee:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800e3f0:	687b      	ldr	r3, [r7, #4]
 800e3f2:	681b      	ldr	r3, [r3, #0]
 800e3f4:	430a      	orrs	r2, r1
 800e3f6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800e3f8:	687b      	ldr	r3, [r7, #4]
 800e3fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e3fc:	f003 0310 	and.w	r3, r3, #16
 800e400:	2b00      	cmp	r3, #0
 800e402:	d00a      	beq.n	800e41a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800e404:	687b      	ldr	r3, [r7, #4]
 800e406:	681b      	ldr	r3, [r3, #0]
 800e408:	689b      	ldr	r3, [r3, #8]
 800e40a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800e40e:	687b      	ldr	r3, [r7, #4]
 800e410:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800e412:	687b      	ldr	r3, [r7, #4]
 800e414:	681b      	ldr	r3, [r3, #0]
 800e416:	430a      	orrs	r2, r1
 800e418:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800e41a:	687b      	ldr	r3, [r7, #4]
 800e41c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e41e:	f003 0320 	and.w	r3, r3, #32
 800e422:	2b00      	cmp	r3, #0
 800e424:	d00a      	beq.n	800e43c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800e426:	687b      	ldr	r3, [r7, #4]
 800e428:	681b      	ldr	r3, [r3, #0]
 800e42a:	689b      	ldr	r3, [r3, #8]
 800e42c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800e430:	687b      	ldr	r3, [r7, #4]
 800e432:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800e434:	687b      	ldr	r3, [r7, #4]
 800e436:	681b      	ldr	r3, [r3, #0]
 800e438:	430a      	orrs	r2, r1
 800e43a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800e43c:	687b      	ldr	r3, [r7, #4]
 800e43e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e440:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e444:	2b00      	cmp	r3, #0
 800e446:	d01a      	beq.n	800e47e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800e448:	687b      	ldr	r3, [r7, #4]
 800e44a:	681b      	ldr	r3, [r3, #0]
 800e44c:	685b      	ldr	r3, [r3, #4]
 800e44e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800e452:	687b      	ldr	r3, [r7, #4]
 800e454:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800e456:	687b      	ldr	r3, [r7, #4]
 800e458:	681b      	ldr	r3, [r3, #0]
 800e45a:	430a      	orrs	r2, r1
 800e45c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800e45e:	687b      	ldr	r3, [r7, #4]
 800e460:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e462:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e466:	d10a      	bne.n	800e47e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800e468:	687b      	ldr	r3, [r7, #4]
 800e46a:	681b      	ldr	r3, [r3, #0]
 800e46c:	685b      	ldr	r3, [r3, #4]
 800e46e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800e472:	687b      	ldr	r3, [r7, #4]
 800e474:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800e476:	687b      	ldr	r3, [r7, #4]
 800e478:	681b      	ldr	r3, [r3, #0]
 800e47a:	430a      	orrs	r2, r1
 800e47c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800e47e:	687b      	ldr	r3, [r7, #4]
 800e480:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e482:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e486:	2b00      	cmp	r3, #0
 800e488:	d00a      	beq.n	800e4a0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800e48a:	687b      	ldr	r3, [r7, #4]
 800e48c:	681b      	ldr	r3, [r3, #0]
 800e48e:	685b      	ldr	r3, [r3, #4]
 800e490:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800e494:	687b      	ldr	r3, [r7, #4]
 800e496:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800e498:	687b      	ldr	r3, [r7, #4]
 800e49a:	681b      	ldr	r3, [r3, #0]
 800e49c:	430a      	orrs	r2, r1
 800e49e:	605a      	str	r2, [r3, #4]
  }
}
 800e4a0:	bf00      	nop
 800e4a2:	370c      	adds	r7, #12
 800e4a4:	46bd      	mov	sp, r7
 800e4a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4aa:	4770      	bx	lr

0800e4ac <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800e4ac:	b580      	push	{r7, lr}
 800e4ae:	b098      	sub	sp, #96	@ 0x60
 800e4b0:	af02      	add	r7, sp, #8
 800e4b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e4b4:	687b      	ldr	r3, [r7, #4]
 800e4b6:	2200      	movs	r2, #0
 800e4b8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800e4bc:	f7f9 f83c 	bl	8007538 <HAL_GetTick>
 800e4c0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800e4c2:	687b      	ldr	r3, [r7, #4]
 800e4c4:	681b      	ldr	r3, [r3, #0]
 800e4c6:	681b      	ldr	r3, [r3, #0]
 800e4c8:	f003 0308 	and.w	r3, r3, #8
 800e4cc:	2b08      	cmp	r3, #8
 800e4ce:	d12f      	bne.n	800e530 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e4d0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800e4d4:	9300      	str	r3, [sp, #0]
 800e4d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e4d8:	2200      	movs	r2, #0
 800e4da:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800e4de:	6878      	ldr	r0, [r7, #4]
 800e4e0:	f000 f88e 	bl	800e600 <UART_WaitOnFlagUntilTimeout>
 800e4e4:	4603      	mov	r3, r0
 800e4e6:	2b00      	cmp	r3, #0
 800e4e8:	d022      	beq.n	800e530 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800e4ea:	687b      	ldr	r3, [r7, #4]
 800e4ec:	681b      	ldr	r3, [r3, #0]
 800e4ee:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e4f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e4f2:	e853 3f00 	ldrex	r3, [r3]
 800e4f6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800e4f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e4fa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e4fe:	653b      	str	r3, [r7, #80]	@ 0x50
 800e500:	687b      	ldr	r3, [r7, #4]
 800e502:	681b      	ldr	r3, [r3, #0]
 800e504:	461a      	mov	r2, r3
 800e506:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e508:	647b      	str	r3, [r7, #68]	@ 0x44
 800e50a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e50c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800e50e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e510:	e841 2300 	strex	r3, r2, [r1]
 800e514:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800e516:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e518:	2b00      	cmp	r3, #0
 800e51a:	d1e6      	bne.n	800e4ea <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800e51c:	687b      	ldr	r3, [r7, #4]
 800e51e:	2220      	movs	r2, #32
 800e520:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800e524:	687b      	ldr	r3, [r7, #4]
 800e526:	2200      	movs	r2, #0
 800e528:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e52c:	2303      	movs	r3, #3
 800e52e:	e063      	b.n	800e5f8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800e530:	687b      	ldr	r3, [r7, #4]
 800e532:	681b      	ldr	r3, [r3, #0]
 800e534:	681b      	ldr	r3, [r3, #0]
 800e536:	f003 0304 	and.w	r3, r3, #4
 800e53a:	2b04      	cmp	r3, #4
 800e53c:	d149      	bne.n	800e5d2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e53e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800e542:	9300      	str	r3, [sp, #0]
 800e544:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e546:	2200      	movs	r2, #0
 800e548:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800e54c:	6878      	ldr	r0, [r7, #4]
 800e54e:	f000 f857 	bl	800e600 <UART_WaitOnFlagUntilTimeout>
 800e552:	4603      	mov	r3, r0
 800e554:	2b00      	cmp	r3, #0
 800e556:	d03c      	beq.n	800e5d2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e558:	687b      	ldr	r3, [r7, #4]
 800e55a:	681b      	ldr	r3, [r3, #0]
 800e55c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e55e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e560:	e853 3f00 	ldrex	r3, [r3]
 800e564:	623b      	str	r3, [r7, #32]
   return(result);
 800e566:	6a3b      	ldr	r3, [r7, #32]
 800e568:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e56c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e56e:	687b      	ldr	r3, [r7, #4]
 800e570:	681b      	ldr	r3, [r3, #0]
 800e572:	461a      	mov	r2, r3
 800e574:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e576:	633b      	str	r3, [r7, #48]	@ 0x30
 800e578:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e57a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e57c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e57e:	e841 2300 	strex	r3, r2, [r1]
 800e582:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e584:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e586:	2b00      	cmp	r3, #0
 800e588:	d1e6      	bne.n	800e558 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e58a:	687b      	ldr	r3, [r7, #4]
 800e58c:	681b      	ldr	r3, [r3, #0]
 800e58e:	3308      	adds	r3, #8
 800e590:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e592:	693b      	ldr	r3, [r7, #16]
 800e594:	e853 3f00 	ldrex	r3, [r3]
 800e598:	60fb      	str	r3, [r7, #12]
   return(result);
 800e59a:	68fb      	ldr	r3, [r7, #12]
 800e59c:	f023 0301 	bic.w	r3, r3, #1
 800e5a0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e5a2:	687b      	ldr	r3, [r7, #4]
 800e5a4:	681b      	ldr	r3, [r3, #0]
 800e5a6:	3308      	adds	r3, #8
 800e5a8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e5aa:	61fa      	str	r2, [r7, #28]
 800e5ac:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e5ae:	69b9      	ldr	r1, [r7, #24]
 800e5b0:	69fa      	ldr	r2, [r7, #28]
 800e5b2:	e841 2300 	strex	r3, r2, [r1]
 800e5b6:	617b      	str	r3, [r7, #20]
   return(result);
 800e5b8:	697b      	ldr	r3, [r7, #20]
 800e5ba:	2b00      	cmp	r3, #0
 800e5bc:	d1e5      	bne.n	800e58a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800e5be:	687b      	ldr	r3, [r7, #4]
 800e5c0:	2220      	movs	r2, #32
 800e5c2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800e5c6:	687b      	ldr	r3, [r7, #4]
 800e5c8:	2200      	movs	r2, #0
 800e5ca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e5ce:	2303      	movs	r3, #3
 800e5d0:	e012      	b.n	800e5f8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800e5d2:	687b      	ldr	r3, [r7, #4]
 800e5d4:	2220      	movs	r2, #32
 800e5d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800e5da:	687b      	ldr	r3, [r7, #4]
 800e5dc:	2220      	movs	r2, #32
 800e5de:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e5e2:	687b      	ldr	r3, [r7, #4]
 800e5e4:	2200      	movs	r2, #0
 800e5e6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e5e8:	687b      	ldr	r3, [r7, #4]
 800e5ea:	2200      	movs	r2, #0
 800e5ec:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800e5ee:	687b      	ldr	r3, [r7, #4]
 800e5f0:	2200      	movs	r2, #0
 800e5f2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e5f6:	2300      	movs	r3, #0
}
 800e5f8:	4618      	mov	r0, r3
 800e5fa:	3758      	adds	r7, #88	@ 0x58
 800e5fc:	46bd      	mov	sp, r7
 800e5fe:	bd80      	pop	{r7, pc}

0800e600 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800e600:	b580      	push	{r7, lr}
 800e602:	b084      	sub	sp, #16
 800e604:	af00      	add	r7, sp, #0
 800e606:	60f8      	str	r0, [r7, #12]
 800e608:	60b9      	str	r1, [r7, #8]
 800e60a:	603b      	str	r3, [r7, #0]
 800e60c:	4613      	mov	r3, r2
 800e60e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e610:	e04f      	b.n	800e6b2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800e612:	69bb      	ldr	r3, [r7, #24]
 800e614:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800e618:	d04b      	beq.n	800e6b2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800e61a:	f7f8 ff8d 	bl	8007538 <HAL_GetTick>
 800e61e:	4602      	mov	r2, r0
 800e620:	683b      	ldr	r3, [r7, #0]
 800e622:	1ad3      	subs	r3, r2, r3
 800e624:	69ba      	ldr	r2, [r7, #24]
 800e626:	429a      	cmp	r2, r3
 800e628:	d302      	bcc.n	800e630 <UART_WaitOnFlagUntilTimeout+0x30>
 800e62a:	69bb      	ldr	r3, [r7, #24]
 800e62c:	2b00      	cmp	r3, #0
 800e62e:	d101      	bne.n	800e634 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800e630:	2303      	movs	r3, #3
 800e632:	e04e      	b.n	800e6d2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800e634:	68fb      	ldr	r3, [r7, #12]
 800e636:	681b      	ldr	r3, [r3, #0]
 800e638:	681b      	ldr	r3, [r3, #0]
 800e63a:	f003 0304 	and.w	r3, r3, #4
 800e63e:	2b00      	cmp	r3, #0
 800e640:	d037      	beq.n	800e6b2 <UART_WaitOnFlagUntilTimeout+0xb2>
 800e642:	68bb      	ldr	r3, [r7, #8]
 800e644:	2b80      	cmp	r3, #128	@ 0x80
 800e646:	d034      	beq.n	800e6b2 <UART_WaitOnFlagUntilTimeout+0xb2>
 800e648:	68bb      	ldr	r3, [r7, #8]
 800e64a:	2b40      	cmp	r3, #64	@ 0x40
 800e64c:	d031      	beq.n	800e6b2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800e64e:	68fb      	ldr	r3, [r7, #12]
 800e650:	681b      	ldr	r3, [r3, #0]
 800e652:	69db      	ldr	r3, [r3, #28]
 800e654:	f003 0308 	and.w	r3, r3, #8
 800e658:	2b08      	cmp	r3, #8
 800e65a:	d110      	bne.n	800e67e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800e65c:	68fb      	ldr	r3, [r7, #12]
 800e65e:	681b      	ldr	r3, [r3, #0]
 800e660:	2208      	movs	r2, #8
 800e662:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800e664:	68f8      	ldr	r0, [r7, #12]
 800e666:	f000 f838 	bl	800e6da <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800e66a:	68fb      	ldr	r3, [r7, #12]
 800e66c:	2208      	movs	r2, #8
 800e66e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800e672:	68fb      	ldr	r3, [r7, #12]
 800e674:	2200      	movs	r2, #0
 800e676:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800e67a:	2301      	movs	r3, #1
 800e67c:	e029      	b.n	800e6d2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800e67e:	68fb      	ldr	r3, [r7, #12]
 800e680:	681b      	ldr	r3, [r3, #0]
 800e682:	69db      	ldr	r3, [r3, #28]
 800e684:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800e688:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800e68c:	d111      	bne.n	800e6b2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e68e:	68fb      	ldr	r3, [r7, #12]
 800e690:	681b      	ldr	r3, [r3, #0]
 800e692:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800e696:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800e698:	68f8      	ldr	r0, [r7, #12]
 800e69a:	f000 f81e 	bl	800e6da <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800e69e:	68fb      	ldr	r3, [r7, #12]
 800e6a0:	2220      	movs	r2, #32
 800e6a2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800e6a6:	68fb      	ldr	r3, [r7, #12]
 800e6a8:	2200      	movs	r2, #0
 800e6aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800e6ae:	2303      	movs	r3, #3
 800e6b0:	e00f      	b.n	800e6d2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e6b2:	68fb      	ldr	r3, [r7, #12]
 800e6b4:	681b      	ldr	r3, [r3, #0]
 800e6b6:	69da      	ldr	r2, [r3, #28]
 800e6b8:	68bb      	ldr	r3, [r7, #8]
 800e6ba:	4013      	ands	r3, r2
 800e6bc:	68ba      	ldr	r2, [r7, #8]
 800e6be:	429a      	cmp	r2, r3
 800e6c0:	bf0c      	ite	eq
 800e6c2:	2301      	moveq	r3, #1
 800e6c4:	2300      	movne	r3, #0
 800e6c6:	b2db      	uxtb	r3, r3
 800e6c8:	461a      	mov	r2, r3
 800e6ca:	79fb      	ldrb	r3, [r7, #7]
 800e6cc:	429a      	cmp	r2, r3
 800e6ce:	d0a0      	beq.n	800e612 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800e6d0:	2300      	movs	r3, #0
}
 800e6d2:	4618      	mov	r0, r3
 800e6d4:	3710      	adds	r7, #16
 800e6d6:	46bd      	mov	sp, r7
 800e6d8:	bd80      	pop	{r7, pc}

0800e6da <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800e6da:	b480      	push	{r7}
 800e6dc:	b095      	sub	sp, #84	@ 0x54
 800e6de:	af00      	add	r7, sp, #0
 800e6e0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e6e2:	687b      	ldr	r3, [r7, #4]
 800e6e4:	681b      	ldr	r3, [r3, #0]
 800e6e6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e6e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e6ea:	e853 3f00 	ldrex	r3, [r3]
 800e6ee:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800e6f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e6f2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e6f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e6f8:	687b      	ldr	r3, [r7, #4]
 800e6fa:	681b      	ldr	r3, [r3, #0]
 800e6fc:	461a      	mov	r2, r3
 800e6fe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e700:	643b      	str	r3, [r7, #64]	@ 0x40
 800e702:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e704:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800e706:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800e708:	e841 2300 	strex	r3, r2, [r1]
 800e70c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800e70e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e710:	2b00      	cmp	r3, #0
 800e712:	d1e6      	bne.n	800e6e2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e714:	687b      	ldr	r3, [r7, #4]
 800e716:	681b      	ldr	r3, [r3, #0]
 800e718:	3308      	adds	r3, #8
 800e71a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e71c:	6a3b      	ldr	r3, [r7, #32]
 800e71e:	e853 3f00 	ldrex	r3, [r3]
 800e722:	61fb      	str	r3, [r7, #28]
   return(result);
 800e724:	69fb      	ldr	r3, [r7, #28]
 800e726:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e72a:	f023 0301 	bic.w	r3, r3, #1
 800e72e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e730:	687b      	ldr	r3, [r7, #4]
 800e732:	681b      	ldr	r3, [r3, #0]
 800e734:	3308      	adds	r3, #8
 800e736:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e738:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800e73a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e73c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e73e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e740:	e841 2300 	strex	r3, r2, [r1]
 800e744:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e746:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e748:	2b00      	cmp	r3, #0
 800e74a:	d1e3      	bne.n	800e714 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e74c:	687b      	ldr	r3, [r7, #4]
 800e74e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e750:	2b01      	cmp	r3, #1
 800e752:	d118      	bne.n	800e786 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e754:	687b      	ldr	r3, [r7, #4]
 800e756:	681b      	ldr	r3, [r3, #0]
 800e758:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e75a:	68fb      	ldr	r3, [r7, #12]
 800e75c:	e853 3f00 	ldrex	r3, [r3]
 800e760:	60bb      	str	r3, [r7, #8]
   return(result);
 800e762:	68bb      	ldr	r3, [r7, #8]
 800e764:	f023 0310 	bic.w	r3, r3, #16
 800e768:	647b      	str	r3, [r7, #68]	@ 0x44
 800e76a:	687b      	ldr	r3, [r7, #4]
 800e76c:	681b      	ldr	r3, [r3, #0]
 800e76e:	461a      	mov	r2, r3
 800e770:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e772:	61bb      	str	r3, [r7, #24]
 800e774:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e776:	6979      	ldr	r1, [r7, #20]
 800e778:	69ba      	ldr	r2, [r7, #24]
 800e77a:	e841 2300 	strex	r3, r2, [r1]
 800e77e:	613b      	str	r3, [r7, #16]
   return(result);
 800e780:	693b      	ldr	r3, [r7, #16]
 800e782:	2b00      	cmp	r3, #0
 800e784:	d1e6      	bne.n	800e754 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800e786:	687b      	ldr	r3, [r7, #4]
 800e788:	2220      	movs	r2, #32
 800e78a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e78e:	687b      	ldr	r3, [r7, #4]
 800e790:	2200      	movs	r2, #0
 800e792:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800e794:	687b      	ldr	r3, [r7, #4]
 800e796:	2200      	movs	r2, #0
 800e798:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800e79a:	bf00      	nop
 800e79c:	3754      	adds	r7, #84	@ 0x54
 800e79e:	46bd      	mov	sp, r7
 800e7a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7a4:	4770      	bx	lr

0800e7a6 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800e7a6:	b480      	push	{r7}
 800e7a8:	b085      	sub	sp, #20
 800e7aa:	af00      	add	r7, sp, #0
 800e7ac:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e7ae:	687b      	ldr	r3, [r7, #4]
 800e7b0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800e7b4:	2b01      	cmp	r3, #1
 800e7b6:	d101      	bne.n	800e7bc <HAL_UARTEx_DisableFifoMode+0x16>
 800e7b8:	2302      	movs	r3, #2
 800e7ba:	e027      	b.n	800e80c <HAL_UARTEx_DisableFifoMode+0x66>
 800e7bc:	687b      	ldr	r3, [r7, #4]
 800e7be:	2201      	movs	r2, #1
 800e7c0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800e7c4:	687b      	ldr	r3, [r7, #4]
 800e7c6:	2224      	movs	r2, #36	@ 0x24
 800e7c8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e7cc:	687b      	ldr	r3, [r7, #4]
 800e7ce:	681b      	ldr	r3, [r3, #0]
 800e7d0:	681b      	ldr	r3, [r3, #0]
 800e7d2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e7d4:	687b      	ldr	r3, [r7, #4]
 800e7d6:	681b      	ldr	r3, [r3, #0]
 800e7d8:	681a      	ldr	r2, [r3, #0]
 800e7da:	687b      	ldr	r3, [r7, #4]
 800e7dc:	681b      	ldr	r3, [r3, #0]
 800e7de:	f022 0201 	bic.w	r2, r2, #1
 800e7e2:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800e7e4:	68fb      	ldr	r3, [r7, #12]
 800e7e6:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800e7ea:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800e7ec:	687b      	ldr	r3, [r7, #4]
 800e7ee:	2200      	movs	r2, #0
 800e7f0:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e7f2:	687b      	ldr	r3, [r7, #4]
 800e7f4:	681b      	ldr	r3, [r3, #0]
 800e7f6:	68fa      	ldr	r2, [r7, #12]
 800e7f8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e7fa:	687b      	ldr	r3, [r7, #4]
 800e7fc:	2220      	movs	r2, #32
 800e7fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e802:	687b      	ldr	r3, [r7, #4]
 800e804:	2200      	movs	r2, #0
 800e806:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e80a:	2300      	movs	r3, #0
}
 800e80c:	4618      	mov	r0, r3
 800e80e:	3714      	adds	r7, #20
 800e810:	46bd      	mov	sp, r7
 800e812:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e816:	4770      	bx	lr

0800e818 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800e818:	b580      	push	{r7, lr}
 800e81a:	b084      	sub	sp, #16
 800e81c:	af00      	add	r7, sp, #0
 800e81e:	6078      	str	r0, [r7, #4]
 800e820:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e822:	687b      	ldr	r3, [r7, #4]
 800e824:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800e828:	2b01      	cmp	r3, #1
 800e82a:	d101      	bne.n	800e830 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800e82c:	2302      	movs	r3, #2
 800e82e:	e02d      	b.n	800e88c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800e830:	687b      	ldr	r3, [r7, #4]
 800e832:	2201      	movs	r2, #1
 800e834:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800e838:	687b      	ldr	r3, [r7, #4]
 800e83a:	2224      	movs	r2, #36	@ 0x24
 800e83c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e840:	687b      	ldr	r3, [r7, #4]
 800e842:	681b      	ldr	r3, [r3, #0]
 800e844:	681b      	ldr	r3, [r3, #0]
 800e846:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e848:	687b      	ldr	r3, [r7, #4]
 800e84a:	681b      	ldr	r3, [r3, #0]
 800e84c:	681a      	ldr	r2, [r3, #0]
 800e84e:	687b      	ldr	r3, [r7, #4]
 800e850:	681b      	ldr	r3, [r3, #0]
 800e852:	f022 0201 	bic.w	r2, r2, #1
 800e856:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800e858:	687b      	ldr	r3, [r7, #4]
 800e85a:	681b      	ldr	r3, [r3, #0]
 800e85c:	689b      	ldr	r3, [r3, #8]
 800e85e:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800e862:	687b      	ldr	r3, [r7, #4]
 800e864:	681b      	ldr	r3, [r3, #0]
 800e866:	683a      	ldr	r2, [r7, #0]
 800e868:	430a      	orrs	r2, r1
 800e86a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800e86c:	6878      	ldr	r0, [r7, #4]
 800e86e:	f000 f84f 	bl	800e910 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e872:	687b      	ldr	r3, [r7, #4]
 800e874:	681b      	ldr	r3, [r3, #0]
 800e876:	68fa      	ldr	r2, [r7, #12]
 800e878:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e87a:	687b      	ldr	r3, [r7, #4]
 800e87c:	2220      	movs	r2, #32
 800e87e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e882:	687b      	ldr	r3, [r7, #4]
 800e884:	2200      	movs	r2, #0
 800e886:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e88a:	2300      	movs	r3, #0
}
 800e88c:	4618      	mov	r0, r3
 800e88e:	3710      	adds	r7, #16
 800e890:	46bd      	mov	sp, r7
 800e892:	bd80      	pop	{r7, pc}

0800e894 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800e894:	b580      	push	{r7, lr}
 800e896:	b084      	sub	sp, #16
 800e898:	af00      	add	r7, sp, #0
 800e89a:	6078      	str	r0, [r7, #4]
 800e89c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e89e:	687b      	ldr	r3, [r7, #4]
 800e8a0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800e8a4:	2b01      	cmp	r3, #1
 800e8a6:	d101      	bne.n	800e8ac <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800e8a8:	2302      	movs	r3, #2
 800e8aa:	e02d      	b.n	800e908 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800e8ac:	687b      	ldr	r3, [r7, #4]
 800e8ae:	2201      	movs	r2, #1
 800e8b0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800e8b4:	687b      	ldr	r3, [r7, #4]
 800e8b6:	2224      	movs	r2, #36	@ 0x24
 800e8b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e8bc:	687b      	ldr	r3, [r7, #4]
 800e8be:	681b      	ldr	r3, [r3, #0]
 800e8c0:	681b      	ldr	r3, [r3, #0]
 800e8c2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e8c4:	687b      	ldr	r3, [r7, #4]
 800e8c6:	681b      	ldr	r3, [r3, #0]
 800e8c8:	681a      	ldr	r2, [r3, #0]
 800e8ca:	687b      	ldr	r3, [r7, #4]
 800e8cc:	681b      	ldr	r3, [r3, #0]
 800e8ce:	f022 0201 	bic.w	r2, r2, #1
 800e8d2:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800e8d4:	687b      	ldr	r3, [r7, #4]
 800e8d6:	681b      	ldr	r3, [r3, #0]
 800e8d8:	689b      	ldr	r3, [r3, #8]
 800e8da:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800e8de:	687b      	ldr	r3, [r7, #4]
 800e8e0:	681b      	ldr	r3, [r3, #0]
 800e8e2:	683a      	ldr	r2, [r7, #0]
 800e8e4:	430a      	orrs	r2, r1
 800e8e6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800e8e8:	6878      	ldr	r0, [r7, #4]
 800e8ea:	f000 f811 	bl	800e910 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e8ee:	687b      	ldr	r3, [r7, #4]
 800e8f0:	681b      	ldr	r3, [r3, #0]
 800e8f2:	68fa      	ldr	r2, [r7, #12]
 800e8f4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e8f6:	687b      	ldr	r3, [r7, #4]
 800e8f8:	2220      	movs	r2, #32
 800e8fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e8fe:	687b      	ldr	r3, [r7, #4]
 800e900:	2200      	movs	r2, #0
 800e902:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e906:	2300      	movs	r3, #0
}
 800e908:	4618      	mov	r0, r3
 800e90a:	3710      	adds	r7, #16
 800e90c:	46bd      	mov	sp, r7
 800e90e:	bd80      	pop	{r7, pc}

0800e910 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800e910:	b480      	push	{r7}
 800e912:	b085      	sub	sp, #20
 800e914:	af00      	add	r7, sp, #0
 800e916:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800e918:	687b      	ldr	r3, [r7, #4]
 800e91a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e91c:	2b00      	cmp	r3, #0
 800e91e:	d108      	bne.n	800e932 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800e920:	687b      	ldr	r3, [r7, #4]
 800e922:	2201      	movs	r2, #1
 800e924:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800e928:	687b      	ldr	r3, [r7, #4]
 800e92a:	2201      	movs	r2, #1
 800e92c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800e930:	e031      	b.n	800e996 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800e932:	2308      	movs	r3, #8
 800e934:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800e936:	2308      	movs	r3, #8
 800e938:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800e93a:	687b      	ldr	r3, [r7, #4]
 800e93c:	681b      	ldr	r3, [r3, #0]
 800e93e:	689b      	ldr	r3, [r3, #8]
 800e940:	0e5b      	lsrs	r3, r3, #25
 800e942:	b2db      	uxtb	r3, r3
 800e944:	f003 0307 	and.w	r3, r3, #7
 800e948:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800e94a:	687b      	ldr	r3, [r7, #4]
 800e94c:	681b      	ldr	r3, [r3, #0]
 800e94e:	689b      	ldr	r3, [r3, #8]
 800e950:	0f5b      	lsrs	r3, r3, #29
 800e952:	b2db      	uxtb	r3, r3
 800e954:	f003 0307 	and.w	r3, r3, #7
 800e958:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800e95a:	7bbb      	ldrb	r3, [r7, #14]
 800e95c:	7b3a      	ldrb	r2, [r7, #12]
 800e95e:	4911      	ldr	r1, [pc, #68]	@ (800e9a4 <UARTEx_SetNbDataToProcess+0x94>)
 800e960:	5c8a      	ldrb	r2, [r1, r2]
 800e962:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800e966:	7b3a      	ldrb	r2, [r7, #12]
 800e968:	490f      	ldr	r1, [pc, #60]	@ (800e9a8 <UARTEx_SetNbDataToProcess+0x98>)
 800e96a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800e96c:	fb93 f3f2 	sdiv	r3, r3, r2
 800e970:	b29a      	uxth	r2, r3
 800e972:	687b      	ldr	r3, [r7, #4]
 800e974:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800e978:	7bfb      	ldrb	r3, [r7, #15]
 800e97a:	7b7a      	ldrb	r2, [r7, #13]
 800e97c:	4909      	ldr	r1, [pc, #36]	@ (800e9a4 <UARTEx_SetNbDataToProcess+0x94>)
 800e97e:	5c8a      	ldrb	r2, [r1, r2]
 800e980:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800e984:	7b7a      	ldrb	r2, [r7, #13]
 800e986:	4908      	ldr	r1, [pc, #32]	@ (800e9a8 <UARTEx_SetNbDataToProcess+0x98>)
 800e988:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800e98a:	fb93 f3f2 	sdiv	r3, r3, r2
 800e98e:	b29a      	uxth	r2, r3
 800e990:	687b      	ldr	r3, [r7, #4]
 800e992:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800e996:	bf00      	nop
 800e998:	3714      	adds	r7, #20
 800e99a:	46bd      	mov	sp, r7
 800e99c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9a0:	4770      	bx	lr
 800e9a2:	bf00      	nop
 800e9a4:	080143b0 	.word	0x080143b0
 800e9a8:	080143b8 	.word	0x080143b8

0800e9ac <calloc>:
 800e9ac:	4b02      	ldr	r3, [pc, #8]	@ (800e9b8 <calloc+0xc>)
 800e9ae:	460a      	mov	r2, r1
 800e9b0:	4601      	mov	r1, r0
 800e9b2:	6818      	ldr	r0, [r3, #0]
 800e9b4:	f000 b802 	b.w	800e9bc <_calloc_r>
 800e9b8:	200001a0 	.word	0x200001a0

0800e9bc <_calloc_r>:
 800e9bc:	b570      	push	{r4, r5, r6, lr}
 800e9be:	fba1 5402 	umull	r5, r4, r1, r2
 800e9c2:	b934      	cbnz	r4, 800e9d2 <_calloc_r+0x16>
 800e9c4:	4629      	mov	r1, r5
 800e9c6:	f000 fb1b 	bl	800f000 <_malloc_r>
 800e9ca:	4606      	mov	r6, r0
 800e9cc:	b928      	cbnz	r0, 800e9da <_calloc_r+0x1e>
 800e9ce:	4630      	mov	r0, r6
 800e9d0:	bd70      	pop	{r4, r5, r6, pc}
 800e9d2:	220c      	movs	r2, #12
 800e9d4:	6002      	str	r2, [r0, #0]
 800e9d6:	2600      	movs	r6, #0
 800e9d8:	e7f9      	b.n	800e9ce <_calloc_r+0x12>
 800e9da:	462a      	mov	r2, r5
 800e9dc:	4621      	mov	r1, r4
 800e9de:	f001 ff0f 	bl	8010800 <memset>
 800e9e2:	e7f4      	b.n	800e9ce <_calloc_r+0x12>

0800e9e4 <exit>:
 800e9e4:	b508      	push	{r3, lr}
 800e9e6:	4b06      	ldr	r3, [pc, #24]	@ (800ea00 <exit+0x1c>)
 800e9e8:	4604      	mov	r4, r0
 800e9ea:	b113      	cbz	r3, 800e9f2 <exit+0xe>
 800e9ec:	2100      	movs	r1, #0
 800e9ee:	f3af 8000 	nop.w
 800e9f2:	4b04      	ldr	r3, [pc, #16]	@ (800ea04 <exit+0x20>)
 800e9f4:	681b      	ldr	r3, [r3, #0]
 800e9f6:	b103      	cbz	r3, 800e9fa <exit+0x16>
 800e9f8:	4798      	blx	r3
 800e9fa:	4620      	mov	r0, r4
 800e9fc:	f7f8 fa5e 	bl	8006ebc <_exit>
 800ea00:	00000000 	.word	0x00000000
 800ea04:	20000cbc 	.word	0x20000cbc

0800ea08 <__cvt>:
 800ea08:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ea0c:	ec57 6b10 	vmov	r6, r7, d0
 800ea10:	2f00      	cmp	r7, #0
 800ea12:	460c      	mov	r4, r1
 800ea14:	4619      	mov	r1, r3
 800ea16:	463b      	mov	r3, r7
 800ea18:	bfbb      	ittet	lt
 800ea1a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800ea1e:	461f      	movlt	r7, r3
 800ea20:	2300      	movge	r3, #0
 800ea22:	232d      	movlt	r3, #45	@ 0x2d
 800ea24:	700b      	strb	r3, [r1, #0]
 800ea26:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ea28:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800ea2c:	4691      	mov	r9, r2
 800ea2e:	f023 0820 	bic.w	r8, r3, #32
 800ea32:	bfbc      	itt	lt
 800ea34:	4632      	movlt	r2, r6
 800ea36:	4616      	movlt	r6, r2
 800ea38:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800ea3c:	d005      	beq.n	800ea4a <__cvt+0x42>
 800ea3e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800ea42:	d100      	bne.n	800ea46 <__cvt+0x3e>
 800ea44:	3401      	adds	r4, #1
 800ea46:	2102      	movs	r1, #2
 800ea48:	e000      	b.n	800ea4c <__cvt+0x44>
 800ea4a:	2103      	movs	r1, #3
 800ea4c:	ab03      	add	r3, sp, #12
 800ea4e:	9301      	str	r3, [sp, #4]
 800ea50:	ab02      	add	r3, sp, #8
 800ea52:	9300      	str	r3, [sp, #0]
 800ea54:	ec47 6b10 	vmov	d0, r6, r7
 800ea58:	4653      	mov	r3, sl
 800ea5a:	4622      	mov	r2, r4
 800ea5c:	f001 ffd4 	bl	8010a08 <_dtoa_r>
 800ea60:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800ea64:	4605      	mov	r5, r0
 800ea66:	d119      	bne.n	800ea9c <__cvt+0x94>
 800ea68:	f019 0f01 	tst.w	r9, #1
 800ea6c:	d00e      	beq.n	800ea8c <__cvt+0x84>
 800ea6e:	eb00 0904 	add.w	r9, r0, r4
 800ea72:	2200      	movs	r2, #0
 800ea74:	2300      	movs	r3, #0
 800ea76:	4630      	mov	r0, r6
 800ea78:	4639      	mov	r1, r7
 800ea7a:	f7f2 f82d 	bl	8000ad8 <__aeabi_dcmpeq>
 800ea7e:	b108      	cbz	r0, 800ea84 <__cvt+0x7c>
 800ea80:	f8cd 900c 	str.w	r9, [sp, #12]
 800ea84:	2230      	movs	r2, #48	@ 0x30
 800ea86:	9b03      	ldr	r3, [sp, #12]
 800ea88:	454b      	cmp	r3, r9
 800ea8a:	d31e      	bcc.n	800eaca <__cvt+0xc2>
 800ea8c:	9b03      	ldr	r3, [sp, #12]
 800ea8e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ea90:	1b5b      	subs	r3, r3, r5
 800ea92:	4628      	mov	r0, r5
 800ea94:	6013      	str	r3, [r2, #0]
 800ea96:	b004      	add	sp, #16
 800ea98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ea9c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800eaa0:	eb00 0904 	add.w	r9, r0, r4
 800eaa4:	d1e5      	bne.n	800ea72 <__cvt+0x6a>
 800eaa6:	7803      	ldrb	r3, [r0, #0]
 800eaa8:	2b30      	cmp	r3, #48	@ 0x30
 800eaaa:	d10a      	bne.n	800eac2 <__cvt+0xba>
 800eaac:	2200      	movs	r2, #0
 800eaae:	2300      	movs	r3, #0
 800eab0:	4630      	mov	r0, r6
 800eab2:	4639      	mov	r1, r7
 800eab4:	f7f2 f810 	bl	8000ad8 <__aeabi_dcmpeq>
 800eab8:	b918      	cbnz	r0, 800eac2 <__cvt+0xba>
 800eaba:	f1c4 0401 	rsb	r4, r4, #1
 800eabe:	f8ca 4000 	str.w	r4, [sl]
 800eac2:	f8da 3000 	ldr.w	r3, [sl]
 800eac6:	4499      	add	r9, r3
 800eac8:	e7d3      	b.n	800ea72 <__cvt+0x6a>
 800eaca:	1c59      	adds	r1, r3, #1
 800eacc:	9103      	str	r1, [sp, #12]
 800eace:	701a      	strb	r2, [r3, #0]
 800ead0:	e7d9      	b.n	800ea86 <__cvt+0x7e>

0800ead2 <__exponent>:
 800ead2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ead4:	2900      	cmp	r1, #0
 800ead6:	bfba      	itte	lt
 800ead8:	4249      	neglt	r1, r1
 800eada:	232d      	movlt	r3, #45	@ 0x2d
 800eadc:	232b      	movge	r3, #43	@ 0x2b
 800eade:	2909      	cmp	r1, #9
 800eae0:	7002      	strb	r2, [r0, #0]
 800eae2:	7043      	strb	r3, [r0, #1]
 800eae4:	dd29      	ble.n	800eb3a <__exponent+0x68>
 800eae6:	f10d 0307 	add.w	r3, sp, #7
 800eaea:	461d      	mov	r5, r3
 800eaec:	270a      	movs	r7, #10
 800eaee:	461a      	mov	r2, r3
 800eaf0:	fbb1 f6f7 	udiv	r6, r1, r7
 800eaf4:	fb07 1416 	mls	r4, r7, r6, r1
 800eaf8:	3430      	adds	r4, #48	@ 0x30
 800eafa:	f802 4c01 	strb.w	r4, [r2, #-1]
 800eafe:	460c      	mov	r4, r1
 800eb00:	2c63      	cmp	r4, #99	@ 0x63
 800eb02:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800eb06:	4631      	mov	r1, r6
 800eb08:	dcf1      	bgt.n	800eaee <__exponent+0x1c>
 800eb0a:	3130      	adds	r1, #48	@ 0x30
 800eb0c:	1e94      	subs	r4, r2, #2
 800eb0e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800eb12:	1c41      	adds	r1, r0, #1
 800eb14:	4623      	mov	r3, r4
 800eb16:	42ab      	cmp	r3, r5
 800eb18:	d30a      	bcc.n	800eb30 <__exponent+0x5e>
 800eb1a:	f10d 0309 	add.w	r3, sp, #9
 800eb1e:	1a9b      	subs	r3, r3, r2
 800eb20:	42ac      	cmp	r4, r5
 800eb22:	bf88      	it	hi
 800eb24:	2300      	movhi	r3, #0
 800eb26:	3302      	adds	r3, #2
 800eb28:	4403      	add	r3, r0
 800eb2a:	1a18      	subs	r0, r3, r0
 800eb2c:	b003      	add	sp, #12
 800eb2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800eb30:	f813 6b01 	ldrb.w	r6, [r3], #1
 800eb34:	f801 6f01 	strb.w	r6, [r1, #1]!
 800eb38:	e7ed      	b.n	800eb16 <__exponent+0x44>
 800eb3a:	2330      	movs	r3, #48	@ 0x30
 800eb3c:	3130      	adds	r1, #48	@ 0x30
 800eb3e:	7083      	strb	r3, [r0, #2]
 800eb40:	70c1      	strb	r1, [r0, #3]
 800eb42:	1d03      	adds	r3, r0, #4
 800eb44:	e7f1      	b.n	800eb2a <__exponent+0x58>
	...

0800eb48 <_printf_float>:
 800eb48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eb4c:	b08d      	sub	sp, #52	@ 0x34
 800eb4e:	460c      	mov	r4, r1
 800eb50:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800eb54:	4616      	mov	r6, r2
 800eb56:	461f      	mov	r7, r3
 800eb58:	4605      	mov	r5, r0
 800eb5a:	f001 fea9 	bl	80108b0 <_localeconv_r>
 800eb5e:	6803      	ldr	r3, [r0, #0]
 800eb60:	9304      	str	r3, [sp, #16]
 800eb62:	4618      	mov	r0, r3
 800eb64:	f7f1 fb8c 	bl	8000280 <strlen>
 800eb68:	2300      	movs	r3, #0
 800eb6a:	930a      	str	r3, [sp, #40]	@ 0x28
 800eb6c:	f8d8 3000 	ldr.w	r3, [r8]
 800eb70:	9005      	str	r0, [sp, #20]
 800eb72:	3307      	adds	r3, #7
 800eb74:	f023 0307 	bic.w	r3, r3, #7
 800eb78:	f103 0208 	add.w	r2, r3, #8
 800eb7c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800eb80:	f8d4 b000 	ldr.w	fp, [r4]
 800eb84:	f8c8 2000 	str.w	r2, [r8]
 800eb88:	e9d3 8900 	ldrd	r8, r9, [r3]
 800eb8c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800eb90:	9307      	str	r3, [sp, #28]
 800eb92:	f8cd 8018 	str.w	r8, [sp, #24]
 800eb96:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800eb9a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800eb9e:	4b9c      	ldr	r3, [pc, #624]	@ (800ee10 <_printf_float+0x2c8>)
 800eba0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800eba4:	f7f1 ffca 	bl	8000b3c <__aeabi_dcmpun>
 800eba8:	bb70      	cbnz	r0, 800ec08 <_printf_float+0xc0>
 800ebaa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ebae:	4b98      	ldr	r3, [pc, #608]	@ (800ee10 <_printf_float+0x2c8>)
 800ebb0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ebb4:	f7f1 ffa4 	bl	8000b00 <__aeabi_dcmple>
 800ebb8:	bb30      	cbnz	r0, 800ec08 <_printf_float+0xc0>
 800ebba:	2200      	movs	r2, #0
 800ebbc:	2300      	movs	r3, #0
 800ebbe:	4640      	mov	r0, r8
 800ebc0:	4649      	mov	r1, r9
 800ebc2:	f7f1 ff93 	bl	8000aec <__aeabi_dcmplt>
 800ebc6:	b110      	cbz	r0, 800ebce <_printf_float+0x86>
 800ebc8:	232d      	movs	r3, #45	@ 0x2d
 800ebca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ebce:	4a91      	ldr	r2, [pc, #580]	@ (800ee14 <_printf_float+0x2cc>)
 800ebd0:	4b91      	ldr	r3, [pc, #580]	@ (800ee18 <_printf_float+0x2d0>)
 800ebd2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800ebd6:	bf8c      	ite	hi
 800ebd8:	4690      	movhi	r8, r2
 800ebda:	4698      	movls	r8, r3
 800ebdc:	2303      	movs	r3, #3
 800ebde:	6123      	str	r3, [r4, #16]
 800ebe0:	f02b 0304 	bic.w	r3, fp, #4
 800ebe4:	6023      	str	r3, [r4, #0]
 800ebe6:	f04f 0900 	mov.w	r9, #0
 800ebea:	9700      	str	r7, [sp, #0]
 800ebec:	4633      	mov	r3, r6
 800ebee:	aa0b      	add	r2, sp, #44	@ 0x2c
 800ebf0:	4621      	mov	r1, r4
 800ebf2:	4628      	mov	r0, r5
 800ebf4:	f000 fa84 	bl	800f100 <_printf_common>
 800ebf8:	3001      	adds	r0, #1
 800ebfa:	f040 808d 	bne.w	800ed18 <_printf_float+0x1d0>
 800ebfe:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ec02:	b00d      	add	sp, #52	@ 0x34
 800ec04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec08:	4642      	mov	r2, r8
 800ec0a:	464b      	mov	r3, r9
 800ec0c:	4640      	mov	r0, r8
 800ec0e:	4649      	mov	r1, r9
 800ec10:	f7f1 ff94 	bl	8000b3c <__aeabi_dcmpun>
 800ec14:	b140      	cbz	r0, 800ec28 <_printf_float+0xe0>
 800ec16:	464b      	mov	r3, r9
 800ec18:	2b00      	cmp	r3, #0
 800ec1a:	bfbc      	itt	lt
 800ec1c:	232d      	movlt	r3, #45	@ 0x2d
 800ec1e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800ec22:	4a7e      	ldr	r2, [pc, #504]	@ (800ee1c <_printf_float+0x2d4>)
 800ec24:	4b7e      	ldr	r3, [pc, #504]	@ (800ee20 <_printf_float+0x2d8>)
 800ec26:	e7d4      	b.n	800ebd2 <_printf_float+0x8a>
 800ec28:	6863      	ldr	r3, [r4, #4]
 800ec2a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800ec2e:	9206      	str	r2, [sp, #24]
 800ec30:	1c5a      	adds	r2, r3, #1
 800ec32:	d13b      	bne.n	800ecac <_printf_float+0x164>
 800ec34:	2306      	movs	r3, #6
 800ec36:	6063      	str	r3, [r4, #4]
 800ec38:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800ec3c:	2300      	movs	r3, #0
 800ec3e:	6022      	str	r2, [r4, #0]
 800ec40:	9303      	str	r3, [sp, #12]
 800ec42:	ab0a      	add	r3, sp, #40	@ 0x28
 800ec44:	e9cd a301 	strd	sl, r3, [sp, #4]
 800ec48:	ab09      	add	r3, sp, #36	@ 0x24
 800ec4a:	9300      	str	r3, [sp, #0]
 800ec4c:	6861      	ldr	r1, [r4, #4]
 800ec4e:	ec49 8b10 	vmov	d0, r8, r9
 800ec52:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800ec56:	4628      	mov	r0, r5
 800ec58:	f7ff fed6 	bl	800ea08 <__cvt>
 800ec5c:	9b06      	ldr	r3, [sp, #24]
 800ec5e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ec60:	2b47      	cmp	r3, #71	@ 0x47
 800ec62:	4680      	mov	r8, r0
 800ec64:	d129      	bne.n	800ecba <_printf_float+0x172>
 800ec66:	1cc8      	adds	r0, r1, #3
 800ec68:	db02      	blt.n	800ec70 <_printf_float+0x128>
 800ec6a:	6863      	ldr	r3, [r4, #4]
 800ec6c:	4299      	cmp	r1, r3
 800ec6e:	dd41      	ble.n	800ecf4 <_printf_float+0x1ac>
 800ec70:	f1aa 0a02 	sub.w	sl, sl, #2
 800ec74:	fa5f fa8a 	uxtb.w	sl, sl
 800ec78:	3901      	subs	r1, #1
 800ec7a:	4652      	mov	r2, sl
 800ec7c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800ec80:	9109      	str	r1, [sp, #36]	@ 0x24
 800ec82:	f7ff ff26 	bl	800ead2 <__exponent>
 800ec86:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ec88:	1813      	adds	r3, r2, r0
 800ec8a:	2a01      	cmp	r2, #1
 800ec8c:	4681      	mov	r9, r0
 800ec8e:	6123      	str	r3, [r4, #16]
 800ec90:	dc02      	bgt.n	800ec98 <_printf_float+0x150>
 800ec92:	6822      	ldr	r2, [r4, #0]
 800ec94:	07d2      	lsls	r2, r2, #31
 800ec96:	d501      	bpl.n	800ec9c <_printf_float+0x154>
 800ec98:	3301      	adds	r3, #1
 800ec9a:	6123      	str	r3, [r4, #16]
 800ec9c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800eca0:	2b00      	cmp	r3, #0
 800eca2:	d0a2      	beq.n	800ebea <_printf_float+0xa2>
 800eca4:	232d      	movs	r3, #45	@ 0x2d
 800eca6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ecaa:	e79e      	b.n	800ebea <_printf_float+0xa2>
 800ecac:	9a06      	ldr	r2, [sp, #24]
 800ecae:	2a47      	cmp	r2, #71	@ 0x47
 800ecb0:	d1c2      	bne.n	800ec38 <_printf_float+0xf0>
 800ecb2:	2b00      	cmp	r3, #0
 800ecb4:	d1c0      	bne.n	800ec38 <_printf_float+0xf0>
 800ecb6:	2301      	movs	r3, #1
 800ecb8:	e7bd      	b.n	800ec36 <_printf_float+0xee>
 800ecba:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800ecbe:	d9db      	bls.n	800ec78 <_printf_float+0x130>
 800ecc0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800ecc4:	d118      	bne.n	800ecf8 <_printf_float+0x1b0>
 800ecc6:	2900      	cmp	r1, #0
 800ecc8:	6863      	ldr	r3, [r4, #4]
 800ecca:	dd0b      	ble.n	800ece4 <_printf_float+0x19c>
 800eccc:	6121      	str	r1, [r4, #16]
 800ecce:	b913      	cbnz	r3, 800ecd6 <_printf_float+0x18e>
 800ecd0:	6822      	ldr	r2, [r4, #0]
 800ecd2:	07d0      	lsls	r0, r2, #31
 800ecd4:	d502      	bpl.n	800ecdc <_printf_float+0x194>
 800ecd6:	3301      	adds	r3, #1
 800ecd8:	440b      	add	r3, r1
 800ecda:	6123      	str	r3, [r4, #16]
 800ecdc:	65a1      	str	r1, [r4, #88]	@ 0x58
 800ecde:	f04f 0900 	mov.w	r9, #0
 800ece2:	e7db      	b.n	800ec9c <_printf_float+0x154>
 800ece4:	b913      	cbnz	r3, 800ecec <_printf_float+0x1a4>
 800ece6:	6822      	ldr	r2, [r4, #0]
 800ece8:	07d2      	lsls	r2, r2, #31
 800ecea:	d501      	bpl.n	800ecf0 <_printf_float+0x1a8>
 800ecec:	3302      	adds	r3, #2
 800ecee:	e7f4      	b.n	800ecda <_printf_float+0x192>
 800ecf0:	2301      	movs	r3, #1
 800ecf2:	e7f2      	b.n	800ecda <_printf_float+0x192>
 800ecf4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800ecf8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ecfa:	4299      	cmp	r1, r3
 800ecfc:	db05      	blt.n	800ed0a <_printf_float+0x1c2>
 800ecfe:	6823      	ldr	r3, [r4, #0]
 800ed00:	6121      	str	r1, [r4, #16]
 800ed02:	07d8      	lsls	r0, r3, #31
 800ed04:	d5ea      	bpl.n	800ecdc <_printf_float+0x194>
 800ed06:	1c4b      	adds	r3, r1, #1
 800ed08:	e7e7      	b.n	800ecda <_printf_float+0x192>
 800ed0a:	2900      	cmp	r1, #0
 800ed0c:	bfd4      	ite	le
 800ed0e:	f1c1 0202 	rsble	r2, r1, #2
 800ed12:	2201      	movgt	r2, #1
 800ed14:	4413      	add	r3, r2
 800ed16:	e7e0      	b.n	800ecda <_printf_float+0x192>
 800ed18:	6823      	ldr	r3, [r4, #0]
 800ed1a:	055a      	lsls	r2, r3, #21
 800ed1c:	d407      	bmi.n	800ed2e <_printf_float+0x1e6>
 800ed1e:	6923      	ldr	r3, [r4, #16]
 800ed20:	4642      	mov	r2, r8
 800ed22:	4631      	mov	r1, r6
 800ed24:	4628      	mov	r0, r5
 800ed26:	47b8      	blx	r7
 800ed28:	3001      	adds	r0, #1
 800ed2a:	d12b      	bne.n	800ed84 <_printf_float+0x23c>
 800ed2c:	e767      	b.n	800ebfe <_printf_float+0xb6>
 800ed2e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800ed32:	f240 80dd 	bls.w	800eef0 <_printf_float+0x3a8>
 800ed36:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ed3a:	2200      	movs	r2, #0
 800ed3c:	2300      	movs	r3, #0
 800ed3e:	f7f1 fecb 	bl	8000ad8 <__aeabi_dcmpeq>
 800ed42:	2800      	cmp	r0, #0
 800ed44:	d033      	beq.n	800edae <_printf_float+0x266>
 800ed46:	4a37      	ldr	r2, [pc, #220]	@ (800ee24 <_printf_float+0x2dc>)
 800ed48:	2301      	movs	r3, #1
 800ed4a:	4631      	mov	r1, r6
 800ed4c:	4628      	mov	r0, r5
 800ed4e:	47b8      	blx	r7
 800ed50:	3001      	adds	r0, #1
 800ed52:	f43f af54 	beq.w	800ebfe <_printf_float+0xb6>
 800ed56:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800ed5a:	4543      	cmp	r3, r8
 800ed5c:	db02      	blt.n	800ed64 <_printf_float+0x21c>
 800ed5e:	6823      	ldr	r3, [r4, #0]
 800ed60:	07d8      	lsls	r0, r3, #31
 800ed62:	d50f      	bpl.n	800ed84 <_printf_float+0x23c>
 800ed64:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ed68:	4631      	mov	r1, r6
 800ed6a:	4628      	mov	r0, r5
 800ed6c:	47b8      	blx	r7
 800ed6e:	3001      	adds	r0, #1
 800ed70:	f43f af45 	beq.w	800ebfe <_printf_float+0xb6>
 800ed74:	f04f 0900 	mov.w	r9, #0
 800ed78:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800ed7c:	f104 0a1a 	add.w	sl, r4, #26
 800ed80:	45c8      	cmp	r8, r9
 800ed82:	dc09      	bgt.n	800ed98 <_printf_float+0x250>
 800ed84:	6823      	ldr	r3, [r4, #0]
 800ed86:	079b      	lsls	r3, r3, #30
 800ed88:	f100 8103 	bmi.w	800ef92 <_printf_float+0x44a>
 800ed8c:	68e0      	ldr	r0, [r4, #12]
 800ed8e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ed90:	4298      	cmp	r0, r3
 800ed92:	bfb8      	it	lt
 800ed94:	4618      	movlt	r0, r3
 800ed96:	e734      	b.n	800ec02 <_printf_float+0xba>
 800ed98:	2301      	movs	r3, #1
 800ed9a:	4652      	mov	r2, sl
 800ed9c:	4631      	mov	r1, r6
 800ed9e:	4628      	mov	r0, r5
 800eda0:	47b8      	blx	r7
 800eda2:	3001      	adds	r0, #1
 800eda4:	f43f af2b 	beq.w	800ebfe <_printf_float+0xb6>
 800eda8:	f109 0901 	add.w	r9, r9, #1
 800edac:	e7e8      	b.n	800ed80 <_printf_float+0x238>
 800edae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800edb0:	2b00      	cmp	r3, #0
 800edb2:	dc39      	bgt.n	800ee28 <_printf_float+0x2e0>
 800edb4:	4a1b      	ldr	r2, [pc, #108]	@ (800ee24 <_printf_float+0x2dc>)
 800edb6:	2301      	movs	r3, #1
 800edb8:	4631      	mov	r1, r6
 800edba:	4628      	mov	r0, r5
 800edbc:	47b8      	blx	r7
 800edbe:	3001      	adds	r0, #1
 800edc0:	f43f af1d 	beq.w	800ebfe <_printf_float+0xb6>
 800edc4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800edc8:	ea59 0303 	orrs.w	r3, r9, r3
 800edcc:	d102      	bne.n	800edd4 <_printf_float+0x28c>
 800edce:	6823      	ldr	r3, [r4, #0]
 800edd0:	07d9      	lsls	r1, r3, #31
 800edd2:	d5d7      	bpl.n	800ed84 <_printf_float+0x23c>
 800edd4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800edd8:	4631      	mov	r1, r6
 800edda:	4628      	mov	r0, r5
 800eddc:	47b8      	blx	r7
 800edde:	3001      	adds	r0, #1
 800ede0:	f43f af0d 	beq.w	800ebfe <_printf_float+0xb6>
 800ede4:	f04f 0a00 	mov.w	sl, #0
 800ede8:	f104 0b1a 	add.w	fp, r4, #26
 800edec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800edee:	425b      	negs	r3, r3
 800edf0:	4553      	cmp	r3, sl
 800edf2:	dc01      	bgt.n	800edf8 <_printf_float+0x2b0>
 800edf4:	464b      	mov	r3, r9
 800edf6:	e793      	b.n	800ed20 <_printf_float+0x1d8>
 800edf8:	2301      	movs	r3, #1
 800edfa:	465a      	mov	r2, fp
 800edfc:	4631      	mov	r1, r6
 800edfe:	4628      	mov	r0, r5
 800ee00:	47b8      	blx	r7
 800ee02:	3001      	adds	r0, #1
 800ee04:	f43f aefb 	beq.w	800ebfe <_printf_float+0xb6>
 800ee08:	f10a 0a01 	add.w	sl, sl, #1
 800ee0c:	e7ee      	b.n	800edec <_printf_float+0x2a4>
 800ee0e:	bf00      	nop
 800ee10:	7fefffff 	.word	0x7fefffff
 800ee14:	080143c4 	.word	0x080143c4
 800ee18:	080143c0 	.word	0x080143c0
 800ee1c:	080143cc 	.word	0x080143cc
 800ee20:	080143c8 	.word	0x080143c8
 800ee24:	080143d0 	.word	0x080143d0
 800ee28:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ee2a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ee2e:	4553      	cmp	r3, sl
 800ee30:	bfa8      	it	ge
 800ee32:	4653      	movge	r3, sl
 800ee34:	2b00      	cmp	r3, #0
 800ee36:	4699      	mov	r9, r3
 800ee38:	dc36      	bgt.n	800eea8 <_printf_float+0x360>
 800ee3a:	f04f 0b00 	mov.w	fp, #0
 800ee3e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ee42:	f104 021a 	add.w	r2, r4, #26
 800ee46:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ee48:	9306      	str	r3, [sp, #24]
 800ee4a:	eba3 0309 	sub.w	r3, r3, r9
 800ee4e:	455b      	cmp	r3, fp
 800ee50:	dc31      	bgt.n	800eeb6 <_printf_float+0x36e>
 800ee52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ee54:	459a      	cmp	sl, r3
 800ee56:	dc3a      	bgt.n	800eece <_printf_float+0x386>
 800ee58:	6823      	ldr	r3, [r4, #0]
 800ee5a:	07da      	lsls	r2, r3, #31
 800ee5c:	d437      	bmi.n	800eece <_printf_float+0x386>
 800ee5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ee60:	ebaa 0903 	sub.w	r9, sl, r3
 800ee64:	9b06      	ldr	r3, [sp, #24]
 800ee66:	ebaa 0303 	sub.w	r3, sl, r3
 800ee6a:	4599      	cmp	r9, r3
 800ee6c:	bfa8      	it	ge
 800ee6e:	4699      	movge	r9, r3
 800ee70:	f1b9 0f00 	cmp.w	r9, #0
 800ee74:	dc33      	bgt.n	800eede <_printf_float+0x396>
 800ee76:	f04f 0800 	mov.w	r8, #0
 800ee7a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ee7e:	f104 0b1a 	add.w	fp, r4, #26
 800ee82:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ee84:	ebaa 0303 	sub.w	r3, sl, r3
 800ee88:	eba3 0309 	sub.w	r3, r3, r9
 800ee8c:	4543      	cmp	r3, r8
 800ee8e:	f77f af79 	ble.w	800ed84 <_printf_float+0x23c>
 800ee92:	2301      	movs	r3, #1
 800ee94:	465a      	mov	r2, fp
 800ee96:	4631      	mov	r1, r6
 800ee98:	4628      	mov	r0, r5
 800ee9a:	47b8      	blx	r7
 800ee9c:	3001      	adds	r0, #1
 800ee9e:	f43f aeae 	beq.w	800ebfe <_printf_float+0xb6>
 800eea2:	f108 0801 	add.w	r8, r8, #1
 800eea6:	e7ec      	b.n	800ee82 <_printf_float+0x33a>
 800eea8:	4642      	mov	r2, r8
 800eeaa:	4631      	mov	r1, r6
 800eeac:	4628      	mov	r0, r5
 800eeae:	47b8      	blx	r7
 800eeb0:	3001      	adds	r0, #1
 800eeb2:	d1c2      	bne.n	800ee3a <_printf_float+0x2f2>
 800eeb4:	e6a3      	b.n	800ebfe <_printf_float+0xb6>
 800eeb6:	2301      	movs	r3, #1
 800eeb8:	4631      	mov	r1, r6
 800eeba:	4628      	mov	r0, r5
 800eebc:	9206      	str	r2, [sp, #24]
 800eebe:	47b8      	blx	r7
 800eec0:	3001      	adds	r0, #1
 800eec2:	f43f ae9c 	beq.w	800ebfe <_printf_float+0xb6>
 800eec6:	9a06      	ldr	r2, [sp, #24]
 800eec8:	f10b 0b01 	add.w	fp, fp, #1
 800eecc:	e7bb      	b.n	800ee46 <_printf_float+0x2fe>
 800eece:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800eed2:	4631      	mov	r1, r6
 800eed4:	4628      	mov	r0, r5
 800eed6:	47b8      	blx	r7
 800eed8:	3001      	adds	r0, #1
 800eeda:	d1c0      	bne.n	800ee5e <_printf_float+0x316>
 800eedc:	e68f      	b.n	800ebfe <_printf_float+0xb6>
 800eede:	9a06      	ldr	r2, [sp, #24]
 800eee0:	464b      	mov	r3, r9
 800eee2:	4442      	add	r2, r8
 800eee4:	4631      	mov	r1, r6
 800eee6:	4628      	mov	r0, r5
 800eee8:	47b8      	blx	r7
 800eeea:	3001      	adds	r0, #1
 800eeec:	d1c3      	bne.n	800ee76 <_printf_float+0x32e>
 800eeee:	e686      	b.n	800ebfe <_printf_float+0xb6>
 800eef0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800eef4:	f1ba 0f01 	cmp.w	sl, #1
 800eef8:	dc01      	bgt.n	800eefe <_printf_float+0x3b6>
 800eefa:	07db      	lsls	r3, r3, #31
 800eefc:	d536      	bpl.n	800ef6c <_printf_float+0x424>
 800eefe:	2301      	movs	r3, #1
 800ef00:	4642      	mov	r2, r8
 800ef02:	4631      	mov	r1, r6
 800ef04:	4628      	mov	r0, r5
 800ef06:	47b8      	blx	r7
 800ef08:	3001      	adds	r0, #1
 800ef0a:	f43f ae78 	beq.w	800ebfe <_printf_float+0xb6>
 800ef0e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ef12:	4631      	mov	r1, r6
 800ef14:	4628      	mov	r0, r5
 800ef16:	47b8      	blx	r7
 800ef18:	3001      	adds	r0, #1
 800ef1a:	f43f ae70 	beq.w	800ebfe <_printf_float+0xb6>
 800ef1e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ef22:	2200      	movs	r2, #0
 800ef24:	2300      	movs	r3, #0
 800ef26:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800ef2a:	f7f1 fdd5 	bl	8000ad8 <__aeabi_dcmpeq>
 800ef2e:	b9c0      	cbnz	r0, 800ef62 <_printf_float+0x41a>
 800ef30:	4653      	mov	r3, sl
 800ef32:	f108 0201 	add.w	r2, r8, #1
 800ef36:	4631      	mov	r1, r6
 800ef38:	4628      	mov	r0, r5
 800ef3a:	47b8      	blx	r7
 800ef3c:	3001      	adds	r0, #1
 800ef3e:	d10c      	bne.n	800ef5a <_printf_float+0x412>
 800ef40:	e65d      	b.n	800ebfe <_printf_float+0xb6>
 800ef42:	2301      	movs	r3, #1
 800ef44:	465a      	mov	r2, fp
 800ef46:	4631      	mov	r1, r6
 800ef48:	4628      	mov	r0, r5
 800ef4a:	47b8      	blx	r7
 800ef4c:	3001      	adds	r0, #1
 800ef4e:	f43f ae56 	beq.w	800ebfe <_printf_float+0xb6>
 800ef52:	f108 0801 	add.w	r8, r8, #1
 800ef56:	45d0      	cmp	r8, sl
 800ef58:	dbf3      	blt.n	800ef42 <_printf_float+0x3fa>
 800ef5a:	464b      	mov	r3, r9
 800ef5c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800ef60:	e6df      	b.n	800ed22 <_printf_float+0x1da>
 800ef62:	f04f 0800 	mov.w	r8, #0
 800ef66:	f104 0b1a 	add.w	fp, r4, #26
 800ef6a:	e7f4      	b.n	800ef56 <_printf_float+0x40e>
 800ef6c:	2301      	movs	r3, #1
 800ef6e:	4642      	mov	r2, r8
 800ef70:	e7e1      	b.n	800ef36 <_printf_float+0x3ee>
 800ef72:	2301      	movs	r3, #1
 800ef74:	464a      	mov	r2, r9
 800ef76:	4631      	mov	r1, r6
 800ef78:	4628      	mov	r0, r5
 800ef7a:	47b8      	blx	r7
 800ef7c:	3001      	adds	r0, #1
 800ef7e:	f43f ae3e 	beq.w	800ebfe <_printf_float+0xb6>
 800ef82:	f108 0801 	add.w	r8, r8, #1
 800ef86:	68e3      	ldr	r3, [r4, #12]
 800ef88:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ef8a:	1a5b      	subs	r3, r3, r1
 800ef8c:	4543      	cmp	r3, r8
 800ef8e:	dcf0      	bgt.n	800ef72 <_printf_float+0x42a>
 800ef90:	e6fc      	b.n	800ed8c <_printf_float+0x244>
 800ef92:	f04f 0800 	mov.w	r8, #0
 800ef96:	f104 0919 	add.w	r9, r4, #25
 800ef9a:	e7f4      	b.n	800ef86 <_printf_float+0x43e>

0800ef9c <malloc>:
 800ef9c:	4b02      	ldr	r3, [pc, #8]	@ (800efa8 <malloc+0xc>)
 800ef9e:	4601      	mov	r1, r0
 800efa0:	6818      	ldr	r0, [r3, #0]
 800efa2:	f000 b82d 	b.w	800f000 <_malloc_r>
 800efa6:	bf00      	nop
 800efa8:	200001a0 	.word	0x200001a0

0800efac <free>:
 800efac:	4b02      	ldr	r3, [pc, #8]	@ (800efb8 <free+0xc>)
 800efae:	4601      	mov	r1, r0
 800efb0:	6818      	ldr	r0, [r3, #0]
 800efb2:	f002 baf9 	b.w	80115a8 <_free_r>
 800efb6:	bf00      	nop
 800efb8:	200001a0 	.word	0x200001a0

0800efbc <sbrk_aligned>:
 800efbc:	b570      	push	{r4, r5, r6, lr}
 800efbe:	4e0f      	ldr	r6, [pc, #60]	@ (800effc <sbrk_aligned+0x40>)
 800efc0:	460c      	mov	r4, r1
 800efc2:	6831      	ldr	r1, [r6, #0]
 800efc4:	4605      	mov	r5, r0
 800efc6:	b911      	cbnz	r1, 800efce <sbrk_aligned+0x12>
 800efc8:	f001 fc34 	bl	8010834 <_sbrk_r>
 800efcc:	6030      	str	r0, [r6, #0]
 800efce:	4621      	mov	r1, r4
 800efd0:	4628      	mov	r0, r5
 800efd2:	f001 fc2f 	bl	8010834 <_sbrk_r>
 800efd6:	1c43      	adds	r3, r0, #1
 800efd8:	d103      	bne.n	800efe2 <sbrk_aligned+0x26>
 800efda:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800efde:	4620      	mov	r0, r4
 800efe0:	bd70      	pop	{r4, r5, r6, pc}
 800efe2:	1cc4      	adds	r4, r0, #3
 800efe4:	f024 0403 	bic.w	r4, r4, #3
 800efe8:	42a0      	cmp	r0, r4
 800efea:	d0f8      	beq.n	800efde <sbrk_aligned+0x22>
 800efec:	1a21      	subs	r1, r4, r0
 800efee:	4628      	mov	r0, r5
 800eff0:	f001 fc20 	bl	8010834 <_sbrk_r>
 800eff4:	3001      	adds	r0, #1
 800eff6:	d1f2      	bne.n	800efde <sbrk_aligned+0x22>
 800eff8:	e7ef      	b.n	800efda <sbrk_aligned+0x1e>
 800effa:	bf00      	nop
 800effc:	20000b7c 	.word	0x20000b7c

0800f000 <_malloc_r>:
 800f000:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f004:	1ccd      	adds	r5, r1, #3
 800f006:	f025 0503 	bic.w	r5, r5, #3
 800f00a:	3508      	adds	r5, #8
 800f00c:	2d0c      	cmp	r5, #12
 800f00e:	bf38      	it	cc
 800f010:	250c      	movcc	r5, #12
 800f012:	2d00      	cmp	r5, #0
 800f014:	4606      	mov	r6, r0
 800f016:	db01      	blt.n	800f01c <_malloc_r+0x1c>
 800f018:	42a9      	cmp	r1, r5
 800f01a:	d904      	bls.n	800f026 <_malloc_r+0x26>
 800f01c:	230c      	movs	r3, #12
 800f01e:	6033      	str	r3, [r6, #0]
 800f020:	2000      	movs	r0, #0
 800f022:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f026:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800f0fc <_malloc_r+0xfc>
 800f02a:	f000 fc03 	bl	800f834 <__malloc_lock>
 800f02e:	f8d8 3000 	ldr.w	r3, [r8]
 800f032:	461c      	mov	r4, r3
 800f034:	bb44      	cbnz	r4, 800f088 <_malloc_r+0x88>
 800f036:	4629      	mov	r1, r5
 800f038:	4630      	mov	r0, r6
 800f03a:	f7ff ffbf 	bl	800efbc <sbrk_aligned>
 800f03e:	1c43      	adds	r3, r0, #1
 800f040:	4604      	mov	r4, r0
 800f042:	d158      	bne.n	800f0f6 <_malloc_r+0xf6>
 800f044:	f8d8 4000 	ldr.w	r4, [r8]
 800f048:	4627      	mov	r7, r4
 800f04a:	2f00      	cmp	r7, #0
 800f04c:	d143      	bne.n	800f0d6 <_malloc_r+0xd6>
 800f04e:	2c00      	cmp	r4, #0
 800f050:	d04b      	beq.n	800f0ea <_malloc_r+0xea>
 800f052:	6823      	ldr	r3, [r4, #0]
 800f054:	4639      	mov	r1, r7
 800f056:	4630      	mov	r0, r6
 800f058:	eb04 0903 	add.w	r9, r4, r3
 800f05c:	f001 fbea 	bl	8010834 <_sbrk_r>
 800f060:	4581      	cmp	r9, r0
 800f062:	d142      	bne.n	800f0ea <_malloc_r+0xea>
 800f064:	6821      	ldr	r1, [r4, #0]
 800f066:	1a6d      	subs	r5, r5, r1
 800f068:	4629      	mov	r1, r5
 800f06a:	4630      	mov	r0, r6
 800f06c:	f7ff ffa6 	bl	800efbc <sbrk_aligned>
 800f070:	3001      	adds	r0, #1
 800f072:	d03a      	beq.n	800f0ea <_malloc_r+0xea>
 800f074:	6823      	ldr	r3, [r4, #0]
 800f076:	442b      	add	r3, r5
 800f078:	6023      	str	r3, [r4, #0]
 800f07a:	f8d8 3000 	ldr.w	r3, [r8]
 800f07e:	685a      	ldr	r2, [r3, #4]
 800f080:	bb62      	cbnz	r2, 800f0dc <_malloc_r+0xdc>
 800f082:	f8c8 7000 	str.w	r7, [r8]
 800f086:	e00f      	b.n	800f0a8 <_malloc_r+0xa8>
 800f088:	6822      	ldr	r2, [r4, #0]
 800f08a:	1b52      	subs	r2, r2, r5
 800f08c:	d420      	bmi.n	800f0d0 <_malloc_r+0xd0>
 800f08e:	2a0b      	cmp	r2, #11
 800f090:	d917      	bls.n	800f0c2 <_malloc_r+0xc2>
 800f092:	1961      	adds	r1, r4, r5
 800f094:	42a3      	cmp	r3, r4
 800f096:	6025      	str	r5, [r4, #0]
 800f098:	bf18      	it	ne
 800f09a:	6059      	strne	r1, [r3, #4]
 800f09c:	6863      	ldr	r3, [r4, #4]
 800f09e:	bf08      	it	eq
 800f0a0:	f8c8 1000 	streq.w	r1, [r8]
 800f0a4:	5162      	str	r2, [r4, r5]
 800f0a6:	604b      	str	r3, [r1, #4]
 800f0a8:	4630      	mov	r0, r6
 800f0aa:	f000 fbc9 	bl	800f840 <__malloc_unlock>
 800f0ae:	f104 000b 	add.w	r0, r4, #11
 800f0b2:	1d23      	adds	r3, r4, #4
 800f0b4:	f020 0007 	bic.w	r0, r0, #7
 800f0b8:	1ac2      	subs	r2, r0, r3
 800f0ba:	bf1c      	itt	ne
 800f0bc:	1a1b      	subne	r3, r3, r0
 800f0be:	50a3      	strne	r3, [r4, r2]
 800f0c0:	e7af      	b.n	800f022 <_malloc_r+0x22>
 800f0c2:	6862      	ldr	r2, [r4, #4]
 800f0c4:	42a3      	cmp	r3, r4
 800f0c6:	bf0c      	ite	eq
 800f0c8:	f8c8 2000 	streq.w	r2, [r8]
 800f0cc:	605a      	strne	r2, [r3, #4]
 800f0ce:	e7eb      	b.n	800f0a8 <_malloc_r+0xa8>
 800f0d0:	4623      	mov	r3, r4
 800f0d2:	6864      	ldr	r4, [r4, #4]
 800f0d4:	e7ae      	b.n	800f034 <_malloc_r+0x34>
 800f0d6:	463c      	mov	r4, r7
 800f0d8:	687f      	ldr	r7, [r7, #4]
 800f0da:	e7b6      	b.n	800f04a <_malloc_r+0x4a>
 800f0dc:	461a      	mov	r2, r3
 800f0de:	685b      	ldr	r3, [r3, #4]
 800f0e0:	42a3      	cmp	r3, r4
 800f0e2:	d1fb      	bne.n	800f0dc <_malloc_r+0xdc>
 800f0e4:	2300      	movs	r3, #0
 800f0e6:	6053      	str	r3, [r2, #4]
 800f0e8:	e7de      	b.n	800f0a8 <_malloc_r+0xa8>
 800f0ea:	230c      	movs	r3, #12
 800f0ec:	6033      	str	r3, [r6, #0]
 800f0ee:	4630      	mov	r0, r6
 800f0f0:	f000 fba6 	bl	800f840 <__malloc_unlock>
 800f0f4:	e794      	b.n	800f020 <_malloc_r+0x20>
 800f0f6:	6005      	str	r5, [r0, #0]
 800f0f8:	e7d6      	b.n	800f0a8 <_malloc_r+0xa8>
 800f0fa:	bf00      	nop
 800f0fc:	20000b80 	.word	0x20000b80

0800f100 <_printf_common>:
 800f100:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f104:	4616      	mov	r6, r2
 800f106:	4698      	mov	r8, r3
 800f108:	688a      	ldr	r2, [r1, #8]
 800f10a:	690b      	ldr	r3, [r1, #16]
 800f10c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800f110:	4293      	cmp	r3, r2
 800f112:	bfb8      	it	lt
 800f114:	4613      	movlt	r3, r2
 800f116:	6033      	str	r3, [r6, #0]
 800f118:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800f11c:	4607      	mov	r7, r0
 800f11e:	460c      	mov	r4, r1
 800f120:	b10a      	cbz	r2, 800f126 <_printf_common+0x26>
 800f122:	3301      	adds	r3, #1
 800f124:	6033      	str	r3, [r6, #0]
 800f126:	6823      	ldr	r3, [r4, #0]
 800f128:	0699      	lsls	r1, r3, #26
 800f12a:	bf42      	ittt	mi
 800f12c:	6833      	ldrmi	r3, [r6, #0]
 800f12e:	3302      	addmi	r3, #2
 800f130:	6033      	strmi	r3, [r6, #0]
 800f132:	6825      	ldr	r5, [r4, #0]
 800f134:	f015 0506 	ands.w	r5, r5, #6
 800f138:	d106      	bne.n	800f148 <_printf_common+0x48>
 800f13a:	f104 0a19 	add.w	sl, r4, #25
 800f13e:	68e3      	ldr	r3, [r4, #12]
 800f140:	6832      	ldr	r2, [r6, #0]
 800f142:	1a9b      	subs	r3, r3, r2
 800f144:	42ab      	cmp	r3, r5
 800f146:	dc26      	bgt.n	800f196 <_printf_common+0x96>
 800f148:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800f14c:	6822      	ldr	r2, [r4, #0]
 800f14e:	3b00      	subs	r3, #0
 800f150:	bf18      	it	ne
 800f152:	2301      	movne	r3, #1
 800f154:	0692      	lsls	r2, r2, #26
 800f156:	d42b      	bmi.n	800f1b0 <_printf_common+0xb0>
 800f158:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800f15c:	4641      	mov	r1, r8
 800f15e:	4638      	mov	r0, r7
 800f160:	47c8      	blx	r9
 800f162:	3001      	adds	r0, #1
 800f164:	d01e      	beq.n	800f1a4 <_printf_common+0xa4>
 800f166:	6823      	ldr	r3, [r4, #0]
 800f168:	6922      	ldr	r2, [r4, #16]
 800f16a:	f003 0306 	and.w	r3, r3, #6
 800f16e:	2b04      	cmp	r3, #4
 800f170:	bf02      	ittt	eq
 800f172:	68e5      	ldreq	r5, [r4, #12]
 800f174:	6833      	ldreq	r3, [r6, #0]
 800f176:	1aed      	subeq	r5, r5, r3
 800f178:	68a3      	ldr	r3, [r4, #8]
 800f17a:	bf0c      	ite	eq
 800f17c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f180:	2500      	movne	r5, #0
 800f182:	4293      	cmp	r3, r2
 800f184:	bfc4      	itt	gt
 800f186:	1a9b      	subgt	r3, r3, r2
 800f188:	18ed      	addgt	r5, r5, r3
 800f18a:	2600      	movs	r6, #0
 800f18c:	341a      	adds	r4, #26
 800f18e:	42b5      	cmp	r5, r6
 800f190:	d11a      	bne.n	800f1c8 <_printf_common+0xc8>
 800f192:	2000      	movs	r0, #0
 800f194:	e008      	b.n	800f1a8 <_printf_common+0xa8>
 800f196:	2301      	movs	r3, #1
 800f198:	4652      	mov	r2, sl
 800f19a:	4641      	mov	r1, r8
 800f19c:	4638      	mov	r0, r7
 800f19e:	47c8      	blx	r9
 800f1a0:	3001      	adds	r0, #1
 800f1a2:	d103      	bne.n	800f1ac <_printf_common+0xac>
 800f1a4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f1a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f1ac:	3501      	adds	r5, #1
 800f1ae:	e7c6      	b.n	800f13e <_printf_common+0x3e>
 800f1b0:	18e1      	adds	r1, r4, r3
 800f1b2:	1c5a      	adds	r2, r3, #1
 800f1b4:	2030      	movs	r0, #48	@ 0x30
 800f1b6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800f1ba:	4422      	add	r2, r4
 800f1bc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800f1c0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800f1c4:	3302      	adds	r3, #2
 800f1c6:	e7c7      	b.n	800f158 <_printf_common+0x58>
 800f1c8:	2301      	movs	r3, #1
 800f1ca:	4622      	mov	r2, r4
 800f1cc:	4641      	mov	r1, r8
 800f1ce:	4638      	mov	r0, r7
 800f1d0:	47c8      	blx	r9
 800f1d2:	3001      	adds	r0, #1
 800f1d4:	d0e6      	beq.n	800f1a4 <_printf_common+0xa4>
 800f1d6:	3601      	adds	r6, #1
 800f1d8:	e7d9      	b.n	800f18e <_printf_common+0x8e>
	...

0800f1dc <_printf_i>:
 800f1dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f1e0:	7e0f      	ldrb	r7, [r1, #24]
 800f1e2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800f1e4:	2f78      	cmp	r7, #120	@ 0x78
 800f1e6:	4691      	mov	r9, r2
 800f1e8:	4680      	mov	r8, r0
 800f1ea:	460c      	mov	r4, r1
 800f1ec:	469a      	mov	sl, r3
 800f1ee:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800f1f2:	d807      	bhi.n	800f204 <_printf_i+0x28>
 800f1f4:	2f62      	cmp	r7, #98	@ 0x62
 800f1f6:	d80a      	bhi.n	800f20e <_printf_i+0x32>
 800f1f8:	2f00      	cmp	r7, #0
 800f1fa:	f000 80d1 	beq.w	800f3a0 <_printf_i+0x1c4>
 800f1fe:	2f58      	cmp	r7, #88	@ 0x58
 800f200:	f000 80b8 	beq.w	800f374 <_printf_i+0x198>
 800f204:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f208:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800f20c:	e03a      	b.n	800f284 <_printf_i+0xa8>
 800f20e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800f212:	2b15      	cmp	r3, #21
 800f214:	d8f6      	bhi.n	800f204 <_printf_i+0x28>
 800f216:	a101      	add	r1, pc, #4	@ (adr r1, 800f21c <_printf_i+0x40>)
 800f218:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f21c:	0800f275 	.word	0x0800f275
 800f220:	0800f289 	.word	0x0800f289
 800f224:	0800f205 	.word	0x0800f205
 800f228:	0800f205 	.word	0x0800f205
 800f22c:	0800f205 	.word	0x0800f205
 800f230:	0800f205 	.word	0x0800f205
 800f234:	0800f289 	.word	0x0800f289
 800f238:	0800f205 	.word	0x0800f205
 800f23c:	0800f205 	.word	0x0800f205
 800f240:	0800f205 	.word	0x0800f205
 800f244:	0800f205 	.word	0x0800f205
 800f248:	0800f387 	.word	0x0800f387
 800f24c:	0800f2b3 	.word	0x0800f2b3
 800f250:	0800f341 	.word	0x0800f341
 800f254:	0800f205 	.word	0x0800f205
 800f258:	0800f205 	.word	0x0800f205
 800f25c:	0800f3a9 	.word	0x0800f3a9
 800f260:	0800f205 	.word	0x0800f205
 800f264:	0800f2b3 	.word	0x0800f2b3
 800f268:	0800f205 	.word	0x0800f205
 800f26c:	0800f205 	.word	0x0800f205
 800f270:	0800f349 	.word	0x0800f349
 800f274:	6833      	ldr	r3, [r6, #0]
 800f276:	1d1a      	adds	r2, r3, #4
 800f278:	681b      	ldr	r3, [r3, #0]
 800f27a:	6032      	str	r2, [r6, #0]
 800f27c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f280:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800f284:	2301      	movs	r3, #1
 800f286:	e09c      	b.n	800f3c2 <_printf_i+0x1e6>
 800f288:	6833      	ldr	r3, [r6, #0]
 800f28a:	6820      	ldr	r0, [r4, #0]
 800f28c:	1d19      	adds	r1, r3, #4
 800f28e:	6031      	str	r1, [r6, #0]
 800f290:	0606      	lsls	r6, r0, #24
 800f292:	d501      	bpl.n	800f298 <_printf_i+0xbc>
 800f294:	681d      	ldr	r5, [r3, #0]
 800f296:	e003      	b.n	800f2a0 <_printf_i+0xc4>
 800f298:	0645      	lsls	r5, r0, #25
 800f29a:	d5fb      	bpl.n	800f294 <_printf_i+0xb8>
 800f29c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800f2a0:	2d00      	cmp	r5, #0
 800f2a2:	da03      	bge.n	800f2ac <_printf_i+0xd0>
 800f2a4:	232d      	movs	r3, #45	@ 0x2d
 800f2a6:	426d      	negs	r5, r5
 800f2a8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f2ac:	4858      	ldr	r0, [pc, #352]	@ (800f410 <_printf_i+0x234>)
 800f2ae:	230a      	movs	r3, #10
 800f2b0:	e011      	b.n	800f2d6 <_printf_i+0xfa>
 800f2b2:	6821      	ldr	r1, [r4, #0]
 800f2b4:	6833      	ldr	r3, [r6, #0]
 800f2b6:	0608      	lsls	r0, r1, #24
 800f2b8:	f853 5b04 	ldr.w	r5, [r3], #4
 800f2bc:	d402      	bmi.n	800f2c4 <_printf_i+0xe8>
 800f2be:	0649      	lsls	r1, r1, #25
 800f2c0:	bf48      	it	mi
 800f2c2:	b2ad      	uxthmi	r5, r5
 800f2c4:	2f6f      	cmp	r7, #111	@ 0x6f
 800f2c6:	4852      	ldr	r0, [pc, #328]	@ (800f410 <_printf_i+0x234>)
 800f2c8:	6033      	str	r3, [r6, #0]
 800f2ca:	bf14      	ite	ne
 800f2cc:	230a      	movne	r3, #10
 800f2ce:	2308      	moveq	r3, #8
 800f2d0:	2100      	movs	r1, #0
 800f2d2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800f2d6:	6866      	ldr	r6, [r4, #4]
 800f2d8:	60a6      	str	r6, [r4, #8]
 800f2da:	2e00      	cmp	r6, #0
 800f2dc:	db05      	blt.n	800f2ea <_printf_i+0x10e>
 800f2de:	6821      	ldr	r1, [r4, #0]
 800f2e0:	432e      	orrs	r6, r5
 800f2e2:	f021 0104 	bic.w	r1, r1, #4
 800f2e6:	6021      	str	r1, [r4, #0]
 800f2e8:	d04b      	beq.n	800f382 <_printf_i+0x1a6>
 800f2ea:	4616      	mov	r6, r2
 800f2ec:	fbb5 f1f3 	udiv	r1, r5, r3
 800f2f0:	fb03 5711 	mls	r7, r3, r1, r5
 800f2f4:	5dc7      	ldrb	r7, [r0, r7]
 800f2f6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800f2fa:	462f      	mov	r7, r5
 800f2fc:	42bb      	cmp	r3, r7
 800f2fe:	460d      	mov	r5, r1
 800f300:	d9f4      	bls.n	800f2ec <_printf_i+0x110>
 800f302:	2b08      	cmp	r3, #8
 800f304:	d10b      	bne.n	800f31e <_printf_i+0x142>
 800f306:	6823      	ldr	r3, [r4, #0]
 800f308:	07df      	lsls	r7, r3, #31
 800f30a:	d508      	bpl.n	800f31e <_printf_i+0x142>
 800f30c:	6923      	ldr	r3, [r4, #16]
 800f30e:	6861      	ldr	r1, [r4, #4]
 800f310:	4299      	cmp	r1, r3
 800f312:	bfde      	ittt	le
 800f314:	2330      	movle	r3, #48	@ 0x30
 800f316:	f806 3c01 	strble.w	r3, [r6, #-1]
 800f31a:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800f31e:	1b92      	subs	r2, r2, r6
 800f320:	6122      	str	r2, [r4, #16]
 800f322:	f8cd a000 	str.w	sl, [sp]
 800f326:	464b      	mov	r3, r9
 800f328:	aa03      	add	r2, sp, #12
 800f32a:	4621      	mov	r1, r4
 800f32c:	4640      	mov	r0, r8
 800f32e:	f7ff fee7 	bl	800f100 <_printf_common>
 800f332:	3001      	adds	r0, #1
 800f334:	d14a      	bne.n	800f3cc <_printf_i+0x1f0>
 800f336:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f33a:	b004      	add	sp, #16
 800f33c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f340:	6823      	ldr	r3, [r4, #0]
 800f342:	f043 0320 	orr.w	r3, r3, #32
 800f346:	6023      	str	r3, [r4, #0]
 800f348:	4832      	ldr	r0, [pc, #200]	@ (800f414 <_printf_i+0x238>)
 800f34a:	2778      	movs	r7, #120	@ 0x78
 800f34c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800f350:	6823      	ldr	r3, [r4, #0]
 800f352:	6831      	ldr	r1, [r6, #0]
 800f354:	061f      	lsls	r7, r3, #24
 800f356:	f851 5b04 	ldr.w	r5, [r1], #4
 800f35a:	d402      	bmi.n	800f362 <_printf_i+0x186>
 800f35c:	065f      	lsls	r7, r3, #25
 800f35e:	bf48      	it	mi
 800f360:	b2ad      	uxthmi	r5, r5
 800f362:	6031      	str	r1, [r6, #0]
 800f364:	07d9      	lsls	r1, r3, #31
 800f366:	bf44      	itt	mi
 800f368:	f043 0320 	orrmi.w	r3, r3, #32
 800f36c:	6023      	strmi	r3, [r4, #0]
 800f36e:	b11d      	cbz	r5, 800f378 <_printf_i+0x19c>
 800f370:	2310      	movs	r3, #16
 800f372:	e7ad      	b.n	800f2d0 <_printf_i+0xf4>
 800f374:	4826      	ldr	r0, [pc, #152]	@ (800f410 <_printf_i+0x234>)
 800f376:	e7e9      	b.n	800f34c <_printf_i+0x170>
 800f378:	6823      	ldr	r3, [r4, #0]
 800f37a:	f023 0320 	bic.w	r3, r3, #32
 800f37e:	6023      	str	r3, [r4, #0]
 800f380:	e7f6      	b.n	800f370 <_printf_i+0x194>
 800f382:	4616      	mov	r6, r2
 800f384:	e7bd      	b.n	800f302 <_printf_i+0x126>
 800f386:	6833      	ldr	r3, [r6, #0]
 800f388:	6825      	ldr	r5, [r4, #0]
 800f38a:	6961      	ldr	r1, [r4, #20]
 800f38c:	1d18      	adds	r0, r3, #4
 800f38e:	6030      	str	r0, [r6, #0]
 800f390:	062e      	lsls	r6, r5, #24
 800f392:	681b      	ldr	r3, [r3, #0]
 800f394:	d501      	bpl.n	800f39a <_printf_i+0x1be>
 800f396:	6019      	str	r1, [r3, #0]
 800f398:	e002      	b.n	800f3a0 <_printf_i+0x1c4>
 800f39a:	0668      	lsls	r0, r5, #25
 800f39c:	d5fb      	bpl.n	800f396 <_printf_i+0x1ba>
 800f39e:	8019      	strh	r1, [r3, #0]
 800f3a0:	2300      	movs	r3, #0
 800f3a2:	6123      	str	r3, [r4, #16]
 800f3a4:	4616      	mov	r6, r2
 800f3a6:	e7bc      	b.n	800f322 <_printf_i+0x146>
 800f3a8:	6833      	ldr	r3, [r6, #0]
 800f3aa:	1d1a      	adds	r2, r3, #4
 800f3ac:	6032      	str	r2, [r6, #0]
 800f3ae:	681e      	ldr	r6, [r3, #0]
 800f3b0:	6862      	ldr	r2, [r4, #4]
 800f3b2:	2100      	movs	r1, #0
 800f3b4:	4630      	mov	r0, r6
 800f3b6:	f7f0 ff13 	bl	80001e0 <memchr>
 800f3ba:	b108      	cbz	r0, 800f3c0 <_printf_i+0x1e4>
 800f3bc:	1b80      	subs	r0, r0, r6
 800f3be:	6060      	str	r0, [r4, #4]
 800f3c0:	6863      	ldr	r3, [r4, #4]
 800f3c2:	6123      	str	r3, [r4, #16]
 800f3c4:	2300      	movs	r3, #0
 800f3c6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f3ca:	e7aa      	b.n	800f322 <_printf_i+0x146>
 800f3cc:	6923      	ldr	r3, [r4, #16]
 800f3ce:	4632      	mov	r2, r6
 800f3d0:	4649      	mov	r1, r9
 800f3d2:	4640      	mov	r0, r8
 800f3d4:	47d0      	blx	sl
 800f3d6:	3001      	adds	r0, #1
 800f3d8:	d0ad      	beq.n	800f336 <_printf_i+0x15a>
 800f3da:	6823      	ldr	r3, [r4, #0]
 800f3dc:	079b      	lsls	r3, r3, #30
 800f3de:	d413      	bmi.n	800f408 <_printf_i+0x22c>
 800f3e0:	68e0      	ldr	r0, [r4, #12]
 800f3e2:	9b03      	ldr	r3, [sp, #12]
 800f3e4:	4298      	cmp	r0, r3
 800f3e6:	bfb8      	it	lt
 800f3e8:	4618      	movlt	r0, r3
 800f3ea:	e7a6      	b.n	800f33a <_printf_i+0x15e>
 800f3ec:	2301      	movs	r3, #1
 800f3ee:	4632      	mov	r2, r6
 800f3f0:	4649      	mov	r1, r9
 800f3f2:	4640      	mov	r0, r8
 800f3f4:	47d0      	blx	sl
 800f3f6:	3001      	adds	r0, #1
 800f3f8:	d09d      	beq.n	800f336 <_printf_i+0x15a>
 800f3fa:	3501      	adds	r5, #1
 800f3fc:	68e3      	ldr	r3, [r4, #12]
 800f3fe:	9903      	ldr	r1, [sp, #12]
 800f400:	1a5b      	subs	r3, r3, r1
 800f402:	42ab      	cmp	r3, r5
 800f404:	dcf2      	bgt.n	800f3ec <_printf_i+0x210>
 800f406:	e7eb      	b.n	800f3e0 <_printf_i+0x204>
 800f408:	2500      	movs	r5, #0
 800f40a:	f104 0619 	add.w	r6, r4, #25
 800f40e:	e7f5      	b.n	800f3fc <_printf_i+0x220>
 800f410:	080143d2 	.word	0x080143d2
 800f414:	080143e3 	.word	0x080143e3

0800f418 <_scanf_float>:
 800f418:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f41c:	b087      	sub	sp, #28
 800f41e:	4691      	mov	r9, r2
 800f420:	9303      	str	r3, [sp, #12]
 800f422:	688b      	ldr	r3, [r1, #8]
 800f424:	1e5a      	subs	r2, r3, #1
 800f426:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800f42a:	bf81      	itttt	hi
 800f42c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800f430:	eb03 0b05 	addhi.w	fp, r3, r5
 800f434:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800f438:	608b      	strhi	r3, [r1, #8]
 800f43a:	680b      	ldr	r3, [r1, #0]
 800f43c:	460a      	mov	r2, r1
 800f43e:	f04f 0500 	mov.w	r5, #0
 800f442:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800f446:	f842 3b1c 	str.w	r3, [r2], #28
 800f44a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800f44e:	4680      	mov	r8, r0
 800f450:	460c      	mov	r4, r1
 800f452:	bf98      	it	ls
 800f454:	f04f 0b00 	movls.w	fp, #0
 800f458:	9201      	str	r2, [sp, #4]
 800f45a:	4616      	mov	r6, r2
 800f45c:	46aa      	mov	sl, r5
 800f45e:	462f      	mov	r7, r5
 800f460:	9502      	str	r5, [sp, #8]
 800f462:	68a2      	ldr	r2, [r4, #8]
 800f464:	b15a      	cbz	r2, 800f47e <_scanf_float+0x66>
 800f466:	f8d9 3000 	ldr.w	r3, [r9]
 800f46a:	781b      	ldrb	r3, [r3, #0]
 800f46c:	2b4e      	cmp	r3, #78	@ 0x4e
 800f46e:	d863      	bhi.n	800f538 <_scanf_float+0x120>
 800f470:	2b40      	cmp	r3, #64	@ 0x40
 800f472:	d83b      	bhi.n	800f4ec <_scanf_float+0xd4>
 800f474:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800f478:	b2c8      	uxtb	r0, r1
 800f47a:	280e      	cmp	r0, #14
 800f47c:	d939      	bls.n	800f4f2 <_scanf_float+0xda>
 800f47e:	b11f      	cbz	r7, 800f488 <_scanf_float+0x70>
 800f480:	6823      	ldr	r3, [r4, #0]
 800f482:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f486:	6023      	str	r3, [r4, #0]
 800f488:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800f48c:	f1ba 0f01 	cmp.w	sl, #1
 800f490:	f200 8114 	bhi.w	800f6bc <_scanf_float+0x2a4>
 800f494:	9b01      	ldr	r3, [sp, #4]
 800f496:	429e      	cmp	r6, r3
 800f498:	f200 8105 	bhi.w	800f6a6 <_scanf_float+0x28e>
 800f49c:	2001      	movs	r0, #1
 800f49e:	b007      	add	sp, #28
 800f4a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f4a4:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800f4a8:	2a0d      	cmp	r2, #13
 800f4aa:	d8e8      	bhi.n	800f47e <_scanf_float+0x66>
 800f4ac:	a101      	add	r1, pc, #4	@ (adr r1, 800f4b4 <_scanf_float+0x9c>)
 800f4ae:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800f4b2:	bf00      	nop
 800f4b4:	0800f5fd 	.word	0x0800f5fd
 800f4b8:	0800f47f 	.word	0x0800f47f
 800f4bc:	0800f47f 	.word	0x0800f47f
 800f4c0:	0800f47f 	.word	0x0800f47f
 800f4c4:	0800f659 	.word	0x0800f659
 800f4c8:	0800f633 	.word	0x0800f633
 800f4cc:	0800f47f 	.word	0x0800f47f
 800f4d0:	0800f47f 	.word	0x0800f47f
 800f4d4:	0800f60b 	.word	0x0800f60b
 800f4d8:	0800f47f 	.word	0x0800f47f
 800f4dc:	0800f47f 	.word	0x0800f47f
 800f4e0:	0800f47f 	.word	0x0800f47f
 800f4e4:	0800f47f 	.word	0x0800f47f
 800f4e8:	0800f5c7 	.word	0x0800f5c7
 800f4ec:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800f4f0:	e7da      	b.n	800f4a8 <_scanf_float+0x90>
 800f4f2:	290e      	cmp	r1, #14
 800f4f4:	d8c3      	bhi.n	800f47e <_scanf_float+0x66>
 800f4f6:	a001      	add	r0, pc, #4	@ (adr r0, 800f4fc <_scanf_float+0xe4>)
 800f4f8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800f4fc:	0800f5b7 	.word	0x0800f5b7
 800f500:	0800f47f 	.word	0x0800f47f
 800f504:	0800f5b7 	.word	0x0800f5b7
 800f508:	0800f647 	.word	0x0800f647
 800f50c:	0800f47f 	.word	0x0800f47f
 800f510:	0800f559 	.word	0x0800f559
 800f514:	0800f59d 	.word	0x0800f59d
 800f518:	0800f59d 	.word	0x0800f59d
 800f51c:	0800f59d 	.word	0x0800f59d
 800f520:	0800f59d 	.word	0x0800f59d
 800f524:	0800f59d 	.word	0x0800f59d
 800f528:	0800f59d 	.word	0x0800f59d
 800f52c:	0800f59d 	.word	0x0800f59d
 800f530:	0800f59d 	.word	0x0800f59d
 800f534:	0800f59d 	.word	0x0800f59d
 800f538:	2b6e      	cmp	r3, #110	@ 0x6e
 800f53a:	d809      	bhi.n	800f550 <_scanf_float+0x138>
 800f53c:	2b60      	cmp	r3, #96	@ 0x60
 800f53e:	d8b1      	bhi.n	800f4a4 <_scanf_float+0x8c>
 800f540:	2b54      	cmp	r3, #84	@ 0x54
 800f542:	d07b      	beq.n	800f63c <_scanf_float+0x224>
 800f544:	2b59      	cmp	r3, #89	@ 0x59
 800f546:	d19a      	bne.n	800f47e <_scanf_float+0x66>
 800f548:	2d07      	cmp	r5, #7
 800f54a:	d198      	bne.n	800f47e <_scanf_float+0x66>
 800f54c:	2508      	movs	r5, #8
 800f54e:	e02f      	b.n	800f5b0 <_scanf_float+0x198>
 800f550:	2b74      	cmp	r3, #116	@ 0x74
 800f552:	d073      	beq.n	800f63c <_scanf_float+0x224>
 800f554:	2b79      	cmp	r3, #121	@ 0x79
 800f556:	e7f6      	b.n	800f546 <_scanf_float+0x12e>
 800f558:	6821      	ldr	r1, [r4, #0]
 800f55a:	05c8      	lsls	r0, r1, #23
 800f55c:	d51e      	bpl.n	800f59c <_scanf_float+0x184>
 800f55e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800f562:	6021      	str	r1, [r4, #0]
 800f564:	3701      	adds	r7, #1
 800f566:	f1bb 0f00 	cmp.w	fp, #0
 800f56a:	d003      	beq.n	800f574 <_scanf_float+0x15c>
 800f56c:	3201      	adds	r2, #1
 800f56e:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
 800f572:	60a2      	str	r2, [r4, #8]
 800f574:	68a3      	ldr	r3, [r4, #8]
 800f576:	3b01      	subs	r3, #1
 800f578:	60a3      	str	r3, [r4, #8]
 800f57a:	6923      	ldr	r3, [r4, #16]
 800f57c:	3301      	adds	r3, #1
 800f57e:	6123      	str	r3, [r4, #16]
 800f580:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800f584:	3b01      	subs	r3, #1
 800f586:	2b00      	cmp	r3, #0
 800f588:	f8c9 3004 	str.w	r3, [r9, #4]
 800f58c:	f340 8082 	ble.w	800f694 <_scanf_float+0x27c>
 800f590:	f8d9 3000 	ldr.w	r3, [r9]
 800f594:	3301      	adds	r3, #1
 800f596:	f8c9 3000 	str.w	r3, [r9]
 800f59a:	e762      	b.n	800f462 <_scanf_float+0x4a>
 800f59c:	eb1a 0105 	adds.w	r1, sl, r5
 800f5a0:	f47f af6d 	bne.w	800f47e <_scanf_float+0x66>
 800f5a4:	6822      	ldr	r2, [r4, #0]
 800f5a6:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800f5aa:	6022      	str	r2, [r4, #0]
 800f5ac:	460d      	mov	r5, r1
 800f5ae:	468a      	mov	sl, r1
 800f5b0:	f806 3b01 	strb.w	r3, [r6], #1
 800f5b4:	e7de      	b.n	800f574 <_scanf_float+0x15c>
 800f5b6:	6822      	ldr	r2, [r4, #0]
 800f5b8:	0610      	lsls	r0, r2, #24
 800f5ba:	f57f af60 	bpl.w	800f47e <_scanf_float+0x66>
 800f5be:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800f5c2:	6022      	str	r2, [r4, #0]
 800f5c4:	e7f4      	b.n	800f5b0 <_scanf_float+0x198>
 800f5c6:	f1ba 0f00 	cmp.w	sl, #0
 800f5ca:	d10c      	bne.n	800f5e6 <_scanf_float+0x1ce>
 800f5cc:	b977      	cbnz	r7, 800f5ec <_scanf_float+0x1d4>
 800f5ce:	6822      	ldr	r2, [r4, #0]
 800f5d0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800f5d4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800f5d8:	d108      	bne.n	800f5ec <_scanf_float+0x1d4>
 800f5da:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800f5de:	6022      	str	r2, [r4, #0]
 800f5e0:	f04f 0a01 	mov.w	sl, #1
 800f5e4:	e7e4      	b.n	800f5b0 <_scanf_float+0x198>
 800f5e6:	f1ba 0f02 	cmp.w	sl, #2
 800f5ea:	d050      	beq.n	800f68e <_scanf_float+0x276>
 800f5ec:	2d01      	cmp	r5, #1
 800f5ee:	d002      	beq.n	800f5f6 <_scanf_float+0x1de>
 800f5f0:	2d04      	cmp	r5, #4
 800f5f2:	f47f af44 	bne.w	800f47e <_scanf_float+0x66>
 800f5f6:	3501      	adds	r5, #1
 800f5f8:	b2ed      	uxtb	r5, r5
 800f5fa:	e7d9      	b.n	800f5b0 <_scanf_float+0x198>
 800f5fc:	f1ba 0f01 	cmp.w	sl, #1
 800f600:	f47f af3d 	bne.w	800f47e <_scanf_float+0x66>
 800f604:	f04f 0a02 	mov.w	sl, #2
 800f608:	e7d2      	b.n	800f5b0 <_scanf_float+0x198>
 800f60a:	b975      	cbnz	r5, 800f62a <_scanf_float+0x212>
 800f60c:	2f00      	cmp	r7, #0
 800f60e:	f47f af37 	bne.w	800f480 <_scanf_float+0x68>
 800f612:	6822      	ldr	r2, [r4, #0]
 800f614:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800f618:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800f61c:	f040 8103 	bne.w	800f826 <_scanf_float+0x40e>
 800f620:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800f624:	6022      	str	r2, [r4, #0]
 800f626:	2501      	movs	r5, #1
 800f628:	e7c2      	b.n	800f5b0 <_scanf_float+0x198>
 800f62a:	2d03      	cmp	r5, #3
 800f62c:	d0e3      	beq.n	800f5f6 <_scanf_float+0x1de>
 800f62e:	2d05      	cmp	r5, #5
 800f630:	e7df      	b.n	800f5f2 <_scanf_float+0x1da>
 800f632:	2d02      	cmp	r5, #2
 800f634:	f47f af23 	bne.w	800f47e <_scanf_float+0x66>
 800f638:	2503      	movs	r5, #3
 800f63a:	e7b9      	b.n	800f5b0 <_scanf_float+0x198>
 800f63c:	2d06      	cmp	r5, #6
 800f63e:	f47f af1e 	bne.w	800f47e <_scanf_float+0x66>
 800f642:	2507      	movs	r5, #7
 800f644:	e7b4      	b.n	800f5b0 <_scanf_float+0x198>
 800f646:	6822      	ldr	r2, [r4, #0]
 800f648:	0591      	lsls	r1, r2, #22
 800f64a:	f57f af18 	bpl.w	800f47e <_scanf_float+0x66>
 800f64e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800f652:	6022      	str	r2, [r4, #0]
 800f654:	9702      	str	r7, [sp, #8]
 800f656:	e7ab      	b.n	800f5b0 <_scanf_float+0x198>
 800f658:	6822      	ldr	r2, [r4, #0]
 800f65a:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800f65e:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800f662:	d005      	beq.n	800f670 <_scanf_float+0x258>
 800f664:	0550      	lsls	r0, r2, #21
 800f666:	f57f af0a 	bpl.w	800f47e <_scanf_float+0x66>
 800f66a:	2f00      	cmp	r7, #0
 800f66c:	f000 80db 	beq.w	800f826 <_scanf_float+0x40e>
 800f670:	0591      	lsls	r1, r2, #22
 800f672:	bf58      	it	pl
 800f674:	9902      	ldrpl	r1, [sp, #8]
 800f676:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800f67a:	bf58      	it	pl
 800f67c:	1a79      	subpl	r1, r7, r1
 800f67e:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800f682:	bf58      	it	pl
 800f684:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800f688:	6022      	str	r2, [r4, #0]
 800f68a:	2700      	movs	r7, #0
 800f68c:	e790      	b.n	800f5b0 <_scanf_float+0x198>
 800f68e:	f04f 0a03 	mov.w	sl, #3
 800f692:	e78d      	b.n	800f5b0 <_scanf_float+0x198>
 800f694:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800f698:	4649      	mov	r1, r9
 800f69a:	4640      	mov	r0, r8
 800f69c:	4798      	blx	r3
 800f69e:	2800      	cmp	r0, #0
 800f6a0:	f43f aedf 	beq.w	800f462 <_scanf_float+0x4a>
 800f6a4:	e6eb      	b.n	800f47e <_scanf_float+0x66>
 800f6a6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f6aa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f6ae:	464a      	mov	r2, r9
 800f6b0:	4640      	mov	r0, r8
 800f6b2:	4798      	blx	r3
 800f6b4:	6923      	ldr	r3, [r4, #16]
 800f6b6:	3b01      	subs	r3, #1
 800f6b8:	6123      	str	r3, [r4, #16]
 800f6ba:	e6eb      	b.n	800f494 <_scanf_float+0x7c>
 800f6bc:	1e6b      	subs	r3, r5, #1
 800f6be:	2b06      	cmp	r3, #6
 800f6c0:	d824      	bhi.n	800f70c <_scanf_float+0x2f4>
 800f6c2:	2d02      	cmp	r5, #2
 800f6c4:	d836      	bhi.n	800f734 <_scanf_float+0x31c>
 800f6c6:	9b01      	ldr	r3, [sp, #4]
 800f6c8:	429e      	cmp	r6, r3
 800f6ca:	f67f aee7 	bls.w	800f49c <_scanf_float+0x84>
 800f6ce:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f6d2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f6d6:	464a      	mov	r2, r9
 800f6d8:	4640      	mov	r0, r8
 800f6da:	4798      	blx	r3
 800f6dc:	6923      	ldr	r3, [r4, #16]
 800f6de:	3b01      	subs	r3, #1
 800f6e0:	6123      	str	r3, [r4, #16]
 800f6e2:	e7f0      	b.n	800f6c6 <_scanf_float+0x2ae>
 800f6e4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f6e8:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800f6ec:	464a      	mov	r2, r9
 800f6ee:	4640      	mov	r0, r8
 800f6f0:	4798      	blx	r3
 800f6f2:	6923      	ldr	r3, [r4, #16]
 800f6f4:	3b01      	subs	r3, #1
 800f6f6:	6123      	str	r3, [r4, #16]
 800f6f8:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800f6fc:	fa5f fa8a 	uxtb.w	sl, sl
 800f700:	f1ba 0f02 	cmp.w	sl, #2
 800f704:	d1ee      	bne.n	800f6e4 <_scanf_float+0x2cc>
 800f706:	3d03      	subs	r5, #3
 800f708:	b2ed      	uxtb	r5, r5
 800f70a:	1b76      	subs	r6, r6, r5
 800f70c:	6823      	ldr	r3, [r4, #0]
 800f70e:	05da      	lsls	r2, r3, #23
 800f710:	d530      	bpl.n	800f774 <_scanf_float+0x35c>
 800f712:	055b      	lsls	r3, r3, #21
 800f714:	d511      	bpl.n	800f73a <_scanf_float+0x322>
 800f716:	9b01      	ldr	r3, [sp, #4]
 800f718:	429e      	cmp	r6, r3
 800f71a:	f67f aebf 	bls.w	800f49c <_scanf_float+0x84>
 800f71e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f722:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f726:	464a      	mov	r2, r9
 800f728:	4640      	mov	r0, r8
 800f72a:	4798      	blx	r3
 800f72c:	6923      	ldr	r3, [r4, #16]
 800f72e:	3b01      	subs	r3, #1
 800f730:	6123      	str	r3, [r4, #16]
 800f732:	e7f0      	b.n	800f716 <_scanf_float+0x2fe>
 800f734:	46aa      	mov	sl, r5
 800f736:	46b3      	mov	fp, r6
 800f738:	e7de      	b.n	800f6f8 <_scanf_float+0x2e0>
 800f73a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800f73e:	6923      	ldr	r3, [r4, #16]
 800f740:	2965      	cmp	r1, #101	@ 0x65
 800f742:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800f746:	f106 35ff 	add.w	r5, r6, #4294967295	@ 0xffffffff
 800f74a:	6123      	str	r3, [r4, #16]
 800f74c:	d00c      	beq.n	800f768 <_scanf_float+0x350>
 800f74e:	2945      	cmp	r1, #69	@ 0x45
 800f750:	d00a      	beq.n	800f768 <_scanf_float+0x350>
 800f752:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f756:	464a      	mov	r2, r9
 800f758:	4640      	mov	r0, r8
 800f75a:	4798      	blx	r3
 800f75c:	6923      	ldr	r3, [r4, #16]
 800f75e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800f762:	3b01      	subs	r3, #1
 800f764:	1eb5      	subs	r5, r6, #2
 800f766:	6123      	str	r3, [r4, #16]
 800f768:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f76c:	464a      	mov	r2, r9
 800f76e:	4640      	mov	r0, r8
 800f770:	4798      	blx	r3
 800f772:	462e      	mov	r6, r5
 800f774:	6822      	ldr	r2, [r4, #0]
 800f776:	f012 0210 	ands.w	r2, r2, #16
 800f77a:	d001      	beq.n	800f780 <_scanf_float+0x368>
 800f77c:	2000      	movs	r0, #0
 800f77e:	e68e      	b.n	800f49e <_scanf_float+0x86>
 800f780:	7032      	strb	r2, [r6, #0]
 800f782:	6823      	ldr	r3, [r4, #0]
 800f784:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800f788:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800f78c:	d125      	bne.n	800f7da <_scanf_float+0x3c2>
 800f78e:	9b02      	ldr	r3, [sp, #8]
 800f790:	429f      	cmp	r7, r3
 800f792:	d00a      	beq.n	800f7aa <_scanf_float+0x392>
 800f794:	1bda      	subs	r2, r3, r7
 800f796:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800f79a:	429e      	cmp	r6, r3
 800f79c:	bf28      	it	cs
 800f79e:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800f7a2:	4922      	ldr	r1, [pc, #136]	@ (800f82c <_scanf_float+0x414>)
 800f7a4:	4630      	mov	r0, r6
 800f7a6:	f000 f851 	bl	800f84c <siprintf>
 800f7aa:	9901      	ldr	r1, [sp, #4]
 800f7ac:	2200      	movs	r2, #0
 800f7ae:	4640      	mov	r0, r8
 800f7b0:	f000 ff16 	bl	80105e0 <_strtod_r>
 800f7b4:	9b03      	ldr	r3, [sp, #12]
 800f7b6:	6821      	ldr	r1, [r4, #0]
 800f7b8:	681b      	ldr	r3, [r3, #0]
 800f7ba:	f011 0f02 	tst.w	r1, #2
 800f7be:	ec57 6b10 	vmov	r6, r7, d0
 800f7c2:	f103 0204 	add.w	r2, r3, #4
 800f7c6:	d015      	beq.n	800f7f4 <_scanf_float+0x3dc>
 800f7c8:	9903      	ldr	r1, [sp, #12]
 800f7ca:	600a      	str	r2, [r1, #0]
 800f7cc:	681b      	ldr	r3, [r3, #0]
 800f7ce:	e9c3 6700 	strd	r6, r7, [r3]
 800f7d2:	68e3      	ldr	r3, [r4, #12]
 800f7d4:	3301      	adds	r3, #1
 800f7d6:	60e3      	str	r3, [r4, #12]
 800f7d8:	e7d0      	b.n	800f77c <_scanf_float+0x364>
 800f7da:	9b04      	ldr	r3, [sp, #16]
 800f7dc:	2b00      	cmp	r3, #0
 800f7de:	d0e4      	beq.n	800f7aa <_scanf_float+0x392>
 800f7e0:	9905      	ldr	r1, [sp, #20]
 800f7e2:	230a      	movs	r3, #10
 800f7e4:	3101      	adds	r1, #1
 800f7e6:	4640      	mov	r0, r8
 800f7e8:	f000 ff7a 	bl	80106e0 <_strtol_r>
 800f7ec:	9b04      	ldr	r3, [sp, #16]
 800f7ee:	9e05      	ldr	r6, [sp, #20]
 800f7f0:	1ac2      	subs	r2, r0, r3
 800f7f2:	e7d0      	b.n	800f796 <_scanf_float+0x37e>
 800f7f4:	f011 0f04 	tst.w	r1, #4
 800f7f8:	9903      	ldr	r1, [sp, #12]
 800f7fa:	600a      	str	r2, [r1, #0]
 800f7fc:	d1e6      	bne.n	800f7cc <_scanf_float+0x3b4>
 800f7fe:	681d      	ldr	r5, [r3, #0]
 800f800:	4632      	mov	r2, r6
 800f802:	463b      	mov	r3, r7
 800f804:	4630      	mov	r0, r6
 800f806:	4639      	mov	r1, r7
 800f808:	f7f1 f998 	bl	8000b3c <__aeabi_dcmpun>
 800f80c:	b128      	cbz	r0, 800f81a <_scanf_float+0x402>
 800f80e:	4808      	ldr	r0, [pc, #32]	@ (800f830 <_scanf_float+0x418>)
 800f810:	f001 f86a 	bl	80108e8 <nanf>
 800f814:	ed85 0a00 	vstr	s0, [r5]
 800f818:	e7db      	b.n	800f7d2 <_scanf_float+0x3ba>
 800f81a:	4630      	mov	r0, r6
 800f81c:	4639      	mov	r1, r7
 800f81e:	f7f1 f9eb 	bl	8000bf8 <__aeabi_d2f>
 800f822:	6028      	str	r0, [r5, #0]
 800f824:	e7d5      	b.n	800f7d2 <_scanf_float+0x3ba>
 800f826:	2700      	movs	r7, #0
 800f828:	e62e      	b.n	800f488 <_scanf_float+0x70>
 800f82a:	bf00      	nop
 800f82c:	080143f4 	.word	0x080143f4
 800f830:	08014595 	.word	0x08014595

0800f834 <__malloc_lock>:
 800f834:	4801      	ldr	r0, [pc, #4]	@ (800f83c <__malloc_lock+0x8>)
 800f836:	f001 b838 	b.w	80108aa <__retarget_lock_acquire_recursive>
 800f83a:	bf00      	nop
 800f83c:	20000cc0 	.word	0x20000cc0

0800f840 <__malloc_unlock>:
 800f840:	4801      	ldr	r0, [pc, #4]	@ (800f848 <__malloc_unlock+0x8>)
 800f842:	f001 b833 	b.w	80108ac <__retarget_lock_release_recursive>
 800f846:	bf00      	nop
 800f848:	20000cc0 	.word	0x20000cc0

0800f84c <siprintf>:
 800f84c:	b40e      	push	{r1, r2, r3}
 800f84e:	b510      	push	{r4, lr}
 800f850:	b09d      	sub	sp, #116	@ 0x74
 800f852:	ab1f      	add	r3, sp, #124	@ 0x7c
 800f854:	9002      	str	r0, [sp, #8]
 800f856:	9006      	str	r0, [sp, #24]
 800f858:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800f85c:	480a      	ldr	r0, [pc, #40]	@ (800f888 <siprintf+0x3c>)
 800f85e:	9107      	str	r1, [sp, #28]
 800f860:	9104      	str	r1, [sp, #16]
 800f862:	490a      	ldr	r1, [pc, #40]	@ (800f88c <siprintf+0x40>)
 800f864:	f853 2b04 	ldr.w	r2, [r3], #4
 800f868:	9105      	str	r1, [sp, #20]
 800f86a:	2400      	movs	r4, #0
 800f86c:	a902      	add	r1, sp, #8
 800f86e:	6800      	ldr	r0, [r0, #0]
 800f870:	9301      	str	r3, [sp, #4]
 800f872:	941b      	str	r4, [sp, #108]	@ 0x6c
 800f874:	f002 fa76 	bl	8011d64 <_svfiprintf_r>
 800f878:	9b02      	ldr	r3, [sp, #8]
 800f87a:	701c      	strb	r4, [r3, #0]
 800f87c:	b01d      	add	sp, #116	@ 0x74
 800f87e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f882:	b003      	add	sp, #12
 800f884:	4770      	bx	lr
 800f886:	bf00      	nop
 800f888:	200001a0 	.word	0x200001a0
 800f88c:	ffff0208 	.word	0xffff0208

0800f890 <std>:
 800f890:	2300      	movs	r3, #0
 800f892:	b510      	push	{r4, lr}
 800f894:	4604      	mov	r4, r0
 800f896:	e9c0 3300 	strd	r3, r3, [r0]
 800f89a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800f89e:	6083      	str	r3, [r0, #8]
 800f8a0:	8181      	strh	r1, [r0, #12]
 800f8a2:	6643      	str	r3, [r0, #100]	@ 0x64
 800f8a4:	81c2      	strh	r2, [r0, #14]
 800f8a6:	6183      	str	r3, [r0, #24]
 800f8a8:	4619      	mov	r1, r3
 800f8aa:	2208      	movs	r2, #8
 800f8ac:	305c      	adds	r0, #92	@ 0x5c
 800f8ae:	f000 ffa7 	bl	8010800 <memset>
 800f8b2:	4b0d      	ldr	r3, [pc, #52]	@ (800f8e8 <std+0x58>)
 800f8b4:	6263      	str	r3, [r4, #36]	@ 0x24
 800f8b6:	4b0d      	ldr	r3, [pc, #52]	@ (800f8ec <std+0x5c>)
 800f8b8:	62a3      	str	r3, [r4, #40]	@ 0x28
 800f8ba:	4b0d      	ldr	r3, [pc, #52]	@ (800f8f0 <std+0x60>)
 800f8bc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800f8be:	4b0d      	ldr	r3, [pc, #52]	@ (800f8f4 <std+0x64>)
 800f8c0:	6323      	str	r3, [r4, #48]	@ 0x30
 800f8c2:	4b0d      	ldr	r3, [pc, #52]	@ (800f8f8 <std+0x68>)
 800f8c4:	6224      	str	r4, [r4, #32]
 800f8c6:	429c      	cmp	r4, r3
 800f8c8:	d006      	beq.n	800f8d8 <std+0x48>
 800f8ca:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800f8ce:	4294      	cmp	r4, r2
 800f8d0:	d002      	beq.n	800f8d8 <std+0x48>
 800f8d2:	33d0      	adds	r3, #208	@ 0xd0
 800f8d4:	429c      	cmp	r4, r3
 800f8d6:	d105      	bne.n	800f8e4 <std+0x54>
 800f8d8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800f8dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f8e0:	f000 bfe2 	b.w	80108a8 <__retarget_lock_init_recursive>
 800f8e4:	bd10      	pop	{r4, pc}
 800f8e6:	bf00      	nop
 800f8e8:	08012cb1 	.word	0x08012cb1
 800f8ec:	08012cd3 	.word	0x08012cd3
 800f8f0:	08012d0b 	.word	0x08012d0b
 800f8f4:	08012d2f 	.word	0x08012d2f
 800f8f8:	20000b84 	.word	0x20000b84

0800f8fc <stdio_exit_handler>:
 800f8fc:	4a02      	ldr	r2, [pc, #8]	@ (800f908 <stdio_exit_handler+0xc>)
 800f8fe:	4903      	ldr	r1, [pc, #12]	@ (800f90c <stdio_exit_handler+0x10>)
 800f900:	4803      	ldr	r0, [pc, #12]	@ (800f910 <stdio_exit_handler+0x14>)
 800f902:	f000 beef 	b.w	80106e4 <_fwalk_sglue>
 800f906:	bf00      	nop
 800f908:	20000028 	.word	0x20000028
 800f90c:	0801230d 	.word	0x0801230d
 800f910:	200001a4 	.word	0x200001a4

0800f914 <cleanup_stdio>:
 800f914:	6841      	ldr	r1, [r0, #4]
 800f916:	4b0c      	ldr	r3, [pc, #48]	@ (800f948 <cleanup_stdio+0x34>)
 800f918:	4299      	cmp	r1, r3
 800f91a:	b510      	push	{r4, lr}
 800f91c:	4604      	mov	r4, r0
 800f91e:	d001      	beq.n	800f924 <cleanup_stdio+0x10>
 800f920:	f002 fcf4 	bl	801230c <_fflush_r>
 800f924:	68a1      	ldr	r1, [r4, #8]
 800f926:	4b09      	ldr	r3, [pc, #36]	@ (800f94c <cleanup_stdio+0x38>)
 800f928:	4299      	cmp	r1, r3
 800f92a:	d002      	beq.n	800f932 <cleanup_stdio+0x1e>
 800f92c:	4620      	mov	r0, r4
 800f92e:	f002 fced 	bl	801230c <_fflush_r>
 800f932:	68e1      	ldr	r1, [r4, #12]
 800f934:	4b06      	ldr	r3, [pc, #24]	@ (800f950 <cleanup_stdio+0x3c>)
 800f936:	4299      	cmp	r1, r3
 800f938:	d004      	beq.n	800f944 <cleanup_stdio+0x30>
 800f93a:	4620      	mov	r0, r4
 800f93c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f940:	f002 bce4 	b.w	801230c <_fflush_r>
 800f944:	bd10      	pop	{r4, pc}
 800f946:	bf00      	nop
 800f948:	20000b84 	.word	0x20000b84
 800f94c:	20000bec 	.word	0x20000bec
 800f950:	20000c54 	.word	0x20000c54

0800f954 <global_stdio_init.part.0>:
 800f954:	b510      	push	{r4, lr}
 800f956:	4b0b      	ldr	r3, [pc, #44]	@ (800f984 <global_stdio_init.part.0+0x30>)
 800f958:	4c0b      	ldr	r4, [pc, #44]	@ (800f988 <global_stdio_init.part.0+0x34>)
 800f95a:	4a0c      	ldr	r2, [pc, #48]	@ (800f98c <global_stdio_init.part.0+0x38>)
 800f95c:	601a      	str	r2, [r3, #0]
 800f95e:	4620      	mov	r0, r4
 800f960:	2200      	movs	r2, #0
 800f962:	2104      	movs	r1, #4
 800f964:	f7ff ff94 	bl	800f890 <std>
 800f968:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800f96c:	2201      	movs	r2, #1
 800f96e:	2109      	movs	r1, #9
 800f970:	f7ff ff8e 	bl	800f890 <std>
 800f974:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800f978:	2202      	movs	r2, #2
 800f97a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f97e:	2112      	movs	r1, #18
 800f980:	f7ff bf86 	b.w	800f890 <std>
 800f984:	20000cbc 	.word	0x20000cbc
 800f988:	20000b84 	.word	0x20000b84
 800f98c:	0800f8fd 	.word	0x0800f8fd

0800f990 <__sfp_lock_acquire>:
 800f990:	4801      	ldr	r0, [pc, #4]	@ (800f998 <__sfp_lock_acquire+0x8>)
 800f992:	f000 bf8a 	b.w	80108aa <__retarget_lock_acquire_recursive>
 800f996:	bf00      	nop
 800f998:	20000cc1 	.word	0x20000cc1

0800f99c <__sfp_lock_release>:
 800f99c:	4801      	ldr	r0, [pc, #4]	@ (800f9a4 <__sfp_lock_release+0x8>)
 800f99e:	f000 bf85 	b.w	80108ac <__retarget_lock_release_recursive>
 800f9a2:	bf00      	nop
 800f9a4:	20000cc1 	.word	0x20000cc1

0800f9a8 <__sinit>:
 800f9a8:	b510      	push	{r4, lr}
 800f9aa:	4604      	mov	r4, r0
 800f9ac:	f7ff fff0 	bl	800f990 <__sfp_lock_acquire>
 800f9b0:	6a23      	ldr	r3, [r4, #32]
 800f9b2:	b11b      	cbz	r3, 800f9bc <__sinit+0x14>
 800f9b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f9b8:	f7ff bff0 	b.w	800f99c <__sfp_lock_release>
 800f9bc:	4b04      	ldr	r3, [pc, #16]	@ (800f9d0 <__sinit+0x28>)
 800f9be:	6223      	str	r3, [r4, #32]
 800f9c0:	4b04      	ldr	r3, [pc, #16]	@ (800f9d4 <__sinit+0x2c>)
 800f9c2:	681b      	ldr	r3, [r3, #0]
 800f9c4:	2b00      	cmp	r3, #0
 800f9c6:	d1f5      	bne.n	800f9b4 <__sinit+0xc>
 800f9c8:	f7ff ffc4 	bl	800f954 <global_stdio_init.part.0>
 800f9cc:	e7f2      	b.n	800f9b4 <__sinit+0xc>
 800f9ce:	bf00      	nop
 800f9d0:	0800f915 	.word	0x0800f915
 800f9d4:	20000cbc 	.word	0x20000cbc

0800f9d8 <sulp>:
 800f9d8:	b570      	push	{r4, r5, r6, lr}
 800f9da:	4604      	mov	r4, r0
 800f9dc:	460d      	mov	r5, r1
 800f9de:	ec45 4b10 	vmov	d0, r4, r5
 800f9e2:	4616      	mov	r6, r2
 800f9e4:	f003 f826 	bl	8012a34 <__ulp>
 800f9e8:	ec51 0b10 	vmov	r0, r1, d0
 800f9ec:	b17e      	cbz	r6, 800fa0e <sulp+0x36>
 800f9ee:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800f9f2:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800f9f6:	2b00      	cmp	r3, #0
 800f9f8:	dd09      	ble.n	800fa0e <sulp+0x36>
 800f9fa:	051b      	lsls	r3, r3, #20
 800f9fc:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800fa00:	2400      	movs	r4, #0
 800fa02:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800fa06:	4622      	mov	r2, r4
 800fa08:	462b      	mov	r3, r5
 800fa0a:	f7f0 fdfd 	bl	8000608 <__aeabi_dmul>
 800fa0e:	ec41 0b10 	vmov	d0, r0, r1
 800fa12:	bd70      	pop	{r4, r5, r6, pc}
 800fa14:	0000      	movs	r0, r0
	...

0800fa18 <_strtod_l>:
 800fa18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fa1c:	b09f      	sub	sp, #124	@ 0x7c
 800fa1e:	460c      	mov	r4, r1
 800fa20:	9217      	str	r2, [sp, #92]	@ 0x5c
 800fa22:	2200      	movs	r2, #0
 800fa24:	921a      	str	r2, [sp, #104]	@ 0x68
 800fa26:	9005      	str	r0, [sp, #20]
 800fa28:	f04f 0a00 	mov.w	sl, #0
 800fa2c:	f04f 0b00 	mov.w	fp, #0
 800fa30:	460a      	mov	r2, r1
 800fa32:	9219      	str	r2, [sp, #100]	@ 0x64
 800fa34:	7811      	ldrb	r1, [r2, #0]
 800fa36:	292b      	cmp	r1, #43	@ 0x2b
 800fa38:	d04a      	beq.n	800fad0 <_strtod_l+0xb8>
 800fa3a:	d838      	bhi.n	800faae <_strtod_l+0x96>
 800fa3c:	290d      	cmp	r1, #13
 800fa3e:	d832      	bhi.n	800faa6 <_strtod_l+0x8e>
 800fa40:	2908      	cmp	r1, #8
 800fa42:	d832      	bhi.n	800faaa <_strtod_l+0x92>
 800fa44:	2900      	cmp	r1, #0
 800fa46:	d03b      	beq.n	800fac0 <_strtod_l+0xa8>
 800fa48:	2200      	movs	r2, #0
 800fa4a:	920e      	str	r2, [sp, #56]	@ 0x38
 800fa4c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800fa4e:	782a      	ldrb	r2, [r5, #0]
 800fa50:	2a30      	cmp	r2, #48	@ 0x30
 800fa52:	f040 80b2 	bne.w	800fbba <_strtod_l+0x1a2>
 800fa56:	786a      	ldrb	r2, [r5, #1]
 800fa58:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800fa5c:	2a58      	cmp	r2, #88	@ 0x58
 800fa5e:	d16e      	bne.n	800fb3e <_strtod_l+0x126>
 800fa60:	9302      	str	r3, [sp, #8]
 800fa62:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800fa64:	9301      	str	r3, [sp, #4]
 800fa66:	ab1a      	add	r3, sp, #104	@ 0x68
 800fa68:	9300      	str	r3, [sp, #0]
 800fa6a:	4a8f      	ldr	r2, [pc, #572]	@ (800fca8 <_strtod_l+0x290>)
 800fa6c:	9805      	ldr	r0, [sp, #20]
 800fa6e:	ab1b      	add	r3, sp, #108	@ 0x6c
 800fa70:	a919      	add	r1, sp, #100	@ 0x64
 800fa72:	f001 fe4b 	bl	801170c <__gethex>
 800fa76:	f010 060f 	ands.w	r6, r0, #15
 800fa7a:	4604      	mov	r4, r0
 800fa7c:	d005      	beq.n	800fa8a <_strtod_l+0x72>
 800fa7e:	2e06      	cmp	r6, #6
 800fa80:	d128      	bne.n	800fad4 <_strtod_l+0xbc>
 800fa82:	3501      	adds	r5, #1
 800fa84:	2300      	movs	r3, #0
 800fa86:	9519      	str	r5, [sp, #100]	@ 0x64
 800fa88:	930e      	str	r3, [sp, #56]	@ 0x38
 800fa8a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800fa8c:	2b00      	cmp	r3, #0
 800fa8e:	f040 858e 	bne.w	80105ae <_strtod_l+0xb96>
 800fa92:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800fa94:	b1cb      	cbz	r3, 800faca <_strtod_l+0xb2>
 800fa96:	4652      	mov	r2, sl
 800fa98:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800fa9c:	ec43 2b10 	vmov	d0, r2, r3
 800faa0:	b01f      	add	sp, #124	@ 0x7c
 800faa2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800faa6:	2920      	cmp	r1, #32
 800faa8:	d1ce      	bne.n	800fa48 <_strtod_l+0x30>
 800faaa:	3201      	adds	r2, #1
 800faac:	e7c1      	b.n	800fa32 <_strtod_l+0x1a>
 800faae:	292d      	cmp	r1, #45	@ 0x2d
 800fab0:	d1ca      	bne.n	800fa48 <_strtod_l+0x30>
 800fab2:	2101      	movs	r1, #1
 800fab4:	910e      	str	r1, [sp, #56]	@ 0x38
 800fab6:	1c51      	adds	r1, r2, #1
 800fab8:	9119      	str	r1, [sp, #100]	@ 0x64
 800faba:	7852      	ldrb	r2, [r2, #1]
 800fabc:	2a00      	cmp	r2, #0
 800fabe:	d1c5      	bne.n	800fa4c <_strtod_l+0x34>
 800fac0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800fac2:	9419      	str	r4, [sp, #100]	@ 0x64
 800fac4:	2b00      	cmp	r3, #0
 800fac6:	f040 8570 	bne.w	80105aa <_strtod_l+0xb92>
 800faca:	4652      	mov	r2, sl
 800facc:	465b      	mov	r3, fp
 800face:	e7e5      	b.n	800fa9c <_strtod_l+0x84>
 800fad0:	2100      	movs	r1, #0
 800fad2:	e7ef      	b.n	800fab4 <_strtod_l+0x9c>
 800fad4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800fad6:	b13a      	cbz	r2, 800fae8 <_strtod_l+0xd0>
 800fad8:	2135      	movs	r1, #53	@ 0x35
 800fada:	a81c      	add	r0, sp, #112	@ 0x70
 800fadc:	f003 f8a4 	bl	8012c28 <__copybits>
 800fae0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800fae2:	9805      	ldr	r0, [sp, #20]
 800fae4:	f002 fc7a 	bl	80123dc <_Bfree>
 800fae8:	3e01      	subs	r6, #1
 800faea:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800faec:	2e04      	cmp	r6, #4
 800faee:	d806      	bhi.n	800fafe <_strtod_l+0xe6>
 800faf0:	e8df f006 	tbb	[pc, r6]
 800faf4:	201d0314 	.word	0x201d0314
 800faf8:	14          	.byte	0x14
 800faf9:	00          	.byte	0x00
 800fafa:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800fafe:	05e1      	lsls	r1, r4, #23
 800fb00:	bf48      	it	mi
 800fb02:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800fb06:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800fb0a:	0d1b      	lsrs	r3, r3, #20
 800fb0c:	051b      	lsls	r3, r3, #20
 800fb0e:	2b00      	cmp	r3, #0
 800fb10:	d1bb      	bne.n	800fa8a <_strtod_l+0x72>
 800fb12:	f000 fe9f 	bl	8010854 <__errno>
 800fb16:	2322      	movs	r3, #34	@ 0x22
 800fb18:	6003      	str	r3, [r0, #0]
 800fb1a:	e7b6      	b.n	800fa8a <_strtod_l+0x72>
 800fb1c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800fb20:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800fb24:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800fb28:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800fb2c:	e7e7      	b.n	800fafe <_strtod_l+0xe6>
 800fb2e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800fcb0 <_strtod_l+0x298>
 800fb32:	e7e4      	b.n	800fafe <_strtod_l+0xe6>
 800fb34:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800fb38:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800fb3c:	e7df      	b.n	800fafe <_strtod_l+0xe6>
 800fb3e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800fb40:	1c5a      	adds	r2, r3, #1
 800fb42:	9219      	str	r2, [sp, #100]	@ 0x64
 800fb44:	785b      	ldrb	r3, [r3, #1]
 800fb46:	2b30      	cmp	r3, #48	@ 0x30
 800fb48:	d0f9      	beq.n	800fb3e <_strtod_l+0x126>
 800fb4a:	2b00      	cmp	r3, #0
 800fb4c:	d09d      	beq.n	800fa8a <_strtod_l+0x72>
 800fb4e:	2301      	movs	r3, #1
 800fb50:	2700      	movs	r7, #0
 800fb52:	9308      	str	r3, [sp, #32]
 800fb54:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800fb56:	930c      	str	r3, [sp, #48]	@ 0x30
 800fb58:	970b      	str	r7, [sp, #44]	@ 0x2c
 800fb5a:	46b9      	mov	r9, r7
 800fb5c:	220a      	movs	r2, #10
 800fb5e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800fb60:	7805      	ldrb	r5, [r0, #0]
 800fb62:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800fb66:	b2d9      	uxtb	r1, r3
 800fb68:	2909      	cmp	r1, #9
 800fb6a:	d928      	bls.n	800fbbe <_strtod_l+0x1a6>
 800fb6c:	494f      	ldr	r1, [pc, #316]	@ (800fcac <_strtod_l+0x294>)
 800fb6e:	2201      	movs	r2, #1
 800fb70:	f000 fe4e 	bl	8010810 <strncmp>
 800fb74:	2800      	cmp	r0, #0
 800fb76:	d032      	beq.n	800fbde <_strtod_l+0x1c6>
 800fb78:	2000      	movs	r0, #0
 800fb7a:	462a      	mov	r2, r5
 800fb7c:	900a      	str	r0, [sp, #40]	@ 0x28
 800fb7e:	464d      	mov	r5, r9
 800fb80:	4603      	mov	r3, r0
 800fb82:	2a65      	cmp	r2, #101	@ 0x65
 800fb84:	d001      	beq.n	800fb8a <_strtod_l+0x172>
 800fb86:	2a45      	cmp	r2, #69	@ 0x45
 800fb88:	d114      	bne.n	800fbb4 <_strtod_l+0x19c>
 800fb8a:	b91d      	cbnz	r5, 800fb94 <_strtod_l+0x17c>
 800fb8c:	9a08      	ldr	r2, [sp, #32]
 800fb8e:	4302      	orrs	r2, r0
 800fb90:	d096      	beq.n	800fac0 <_strtod_l+0xa8>
 800fb92:	2500      	movs	r5, #0
 800fb94:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800fb96:	1c62      	adds	r2, r4, #1
 800fb98:	9219      	str	r2, [sp, #100]	@ 0x64
 800fb9a:	7862      	ldrb	r2, [r4, #1]
 800fb9c:	2a2b      	cmp	r2, #43	@ 0x2b
 800fb9e:	d07a      	beq.n	800fc96 <_strtod_l+0x27e>
 800fba0:	2a2d      	cmp	r2, #45	@ 0x2d
 800fba2:	d07e      	beq.n	800fca2 <_strtod_l+0x28a>
 800fba4:	f04f 0c00 	mov.w	ip, #0
 800fba8:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800fbac:	2909      	cmp	r1, #9
 800fbae:	f240 8085 	bls.w	800fcbc <_strtod_l+0x2a4>
 800fbb2:	9419      	str	r4, [sp, #100]	@ 0x64
 800fbb4:	f04f 0800 	mov.w	r8, #0
 800fbb8:	e0a5      	b.n	800fd06 <_strtod_l+0x2ee>
 800fbba:	2300      	movs	r3, #0
 800fbbc:	e7c8      	b.n	800fb50 <_strtod_l+0x138>
 800fbbe:	f1b9 0f08 	cmp.w	r9, #8
 800fbc2:	bfd8      	it	le
 800fbc4:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800fbc6:	f100 0001 	add.w	r0, r0, #1
 800fbca:	bfda      	itte	le
 800fbcc:	fb02 3301 	mlale	r3, r2, r1, r3
 800fbd0:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800fbd2:	fb02 3707 	mlagt	r7, r2, r7, r3
 800fbd6:	f109 0901 	add.w	r9, r9, #1
 800fbda:	9019      	str	r0, [sp, #100]	@ 0x64
 800fbdc:	e7bf      	b.n	800fb5e <_strtod_l+0x146>
 800fbde:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800fbe0:	1c5a      	adds	r2, r3, #1
 800fbe2:	9219      	str	r2, [sp, #100]	@ 0x64
 800fbe4:	785a      	ldrb	r2, [r3, #1]
 800fbe6:	f1b9 0f00 	cmp.w	r9, #0
 800fbea:	d03b      	beq.n	800fc64 <_strtod_l+0x24c>
 800fbec:	900a      	str	r0, [sp, #40]	@ 0x28
 800fbee:	464d      	mov	r5, r9
 800fbf0:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800fbf4:	2b09      	cmp	r3, #9
 800fbf6:	d912      	bls.n	800fc1e <_strtod_l+0x206>
 800fbf8:	2301      	movs	r3, #1
 800fbfa:	e7c2      	b.n	800fb82 <_strtod_l+0x16a>
 800fbfc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800fbfe:	1c5a      	adds	r2, r3, #1
 800fc00:	9219      	str	r2, [sp, #100]	@ 0x64
 800fc02:	785a      	ldrb	r2, [r3, #1]
 800fc04:	3001      	adds	r0, #1
 800fc06:	2a30      	cmp	r2, #48	@ 0x30
 800fc08:	d0f8      	beq.n	800fbfc <_strtod_l+0x1e4>
 800fc0a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800fc0e:	2b08      	cmp	r3, #8
 800fc10:	f200 84d2 	bhi.w	80105b8 <_strtod_l+0xba0>
 800fc14:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800fc16:	900a      	str	r0, [sp, #40]	@ 0x28
 800fc18:	2000      	movs	r0, #0
 800fc1a:	930c      	str	r3, [sp, #48]	@ 0x30
 800fc1c:	4605      	mov	r5, r0
 800fc1e:	3a30      	subs	r2, #48	@ 0x30
 800fc20:	f100 0301 	add.w	r3, r0, #1
 800fc24:	d018      	beq.n	800fc58 <_strtod_l+0x240>
 800fc26:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800fc28:	4419      	add	r1, r3
 800fc2a:	910a      	str	r1, [sp, #40]	@ 0x28
 800fc2c:	462e      	mov	r6, r5
 800fc2e:	f04f 0e0a 	mov.w	lr, #10
 800fc32:	1c71      	adds	r1, r6, #1
 800fc34:	eba1 0c05 	sub.w	ip, r1, r5
 800fc38:	4563      	cmp	r3, ip
 800fc3a:	dc15      	bgt.n	800fc68 <_strtod_l+0x250>
 800fc3c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800fc40:	182b      	adds	r3, r5, r0
 800fc42:	2b08      	cmp	r3, #8
 800fc44:	f105 0501 	add.w	r5, r5, #1
 800fc48:	4405      	add	r5, r0
 800fc4a:	dc1a      	bgt.n	800fc82 <_strtod_l+0x26a>
 800fc4c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800fc4e:	230a      	movs	r3, #10
 800fc50:	fb03 2301 	mla	r3, r3, r1, r2
 800fc54:	930b      	str	r3, [sp, #44]	@ 0x2c
 800fc56:	2300      	movs	r3, #0
 800fc58:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800fc5a:	1c51      	adds	r1, r2, #1
 800fc5c:	9119      	str	r1, [sp, #100]	@ 0x64
 800fc5e:	7852      	ldrb	r2, [r2, #1]
 800fc60:	4618      	mov	r0, r3
 800fc62:	e7c5      	b.n	800fbf0 <_strtod_l+0x1d8>
 800fc64:	4648      	mov	r0, r9
 800fc66:	e7ce      	b.n	800fc06 <_strtod_l+0x1ee>
 800fc68:	2e08      	cmp	r6, #8
 800fc6a:	dc05      	bgt.n	800fc78 <_strtod_l+0x260>
 800fc6c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800fc6e:	fb0e f606 	mul.w	r6, lr, r6
 800fc72:	960b      	str	r6, [sp, #44]	@ 0x2c
 800fc74:	460e      	mov	r6, r1
 800fc76:	e7dc      	b.n	800fc32 <_strtod_l+0x21a>
 800fc78:	2910      	cmp	r1, #16
 800fc7a:	bfd8      	it	le
 800fc7c:	fb0e f707 	mulle.w	r7, lr, r7
 800fc80:	e7f8      	b.n	800fc74 <_strtod_l+0x25c>
 800fc82:	2b0f      	cmp	r3, #15
 800fc84:	bfdc      	itt	le
 800fc86:	230a      	movle	r3, #10
 800fc88:	fb03 2707 	mlale	r7, r3, r7, r2
 800fc8c:	e7e3      	b.n	800fc56 <_strtod_l+0x23e>
 800fc8e:	2300      	movs	r3, #0
 800fc90:	930a      	str	r3, [sp, #40]	@ 0x28
 800fc92:	2301      	movs	r3, #1
 800fc94:	e77a      	b.n	800fb8c <_strtod_l+0x174>
 800fc96:	f04f 0c00 	mov.w	ip, #0
 800fc9a:	1ca2      	adds	r2, r4, #2
 800fc9c:	9219      	str	r2, [sp, #100]	@ 0x64
 800fc9e:	78a2      	ldrb	r2, [r4, #2]
 800fca0:	e782      	b.n	800fba8 <_strtod_l+0x190>
 800fca2:	f04f 0c01 	mov.w	ip, #1
 800fca6:	e7f8      	b.n	800fc9a <_strtod_l+0x282>
 800fca8:	080145ac 	.word	0x080145ac
 800fcac:	080143f9 	.word	0x080143f9
 800fcb0:	7ff00000 	.word	0x7ff00000
 800fcb4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800fcb6:	1c51      	adds	r1, r2, #1
 800fcb8:	9119      	str	r1, [sp, #100]	@ 0x64
 800fcba:	7852      	ldrb	r2, [r2, #1]
 800fcbc:	2a30      	cmp	r2, #48	@ 0x30
 800fcbe:	d0f9      	beq.n	800fcb4 <_strtod_l+0x29c>
 800fcc0:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800fcc4:	2908      	cmp	r1, #8
 800fcc6:	f63f af75 	bhi.w	800fbb4 <_strtod_l+0x19c>
 800fcca:	3a30      	subs	r2, #48	@ 0x30
 800fccc:	9209      	str	r2, [sp, #36]	@ 0x24
 800fcce:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800fcd0:	920f      	str	r2, [sp, #60]	@ 0x3c
 800fcd2:	f04f 080a 	mov.w	r8, #10
 800fcd6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800fcd8:	1c56      	adds	r6, r2, #1
 800fcda:	9619      	str	r6, [sp, #100]	@ 0x64
 800fcdc:	7852      	ldrb	r2, [r2, #1]
 800fcde:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800fce2:	f1be 0f09 	cmp.w	lr, #9
 800fce6:	d939      	bls.n	800fd5c <_strtod_l+0x344>
 800fce8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800fcea:	1a76      	subs	r6, r6, r1
 800fcec:	2e08      	cmp	r6, #8
 800fcee:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800fcf2:	dc03      	bgt.n	800fcfc <_strtod_l+0x2e4>
 800fcf4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800fcf6:	4588      	cmp	r8, r1
 800fcf8:	bfa8      	it	ge
 800fcfa:	4688      	movge	r8, r1
 800fcfc:	f1bc 0f00 	cmp.w	ip, #0
 800fd00:	d001      	beq.n	800fd06 <_strtod_l+0x2ee>
 800fd02:	f1c8 0800 	rsb	r8, r8, #0
 800fd06:	2d00      	cmp	r5, #0
 800fd08:	d14e      	bne.n	800fda8 <_strtod_l+0x390>
 800fd0a:	9908      	ldr	r1, [sp, #32]
 800fd0c:	4308      	orrs	r0, r1
 800fd0e:	f47f aebc 	bne.w	800fa8a <_strtod_l+0x72>
 800fd12:	2b00      	cmp	r3, #0
 800fd14:	f47f aed4 	bne.w	800fac0 <_strtod_l+0xa8>
 800fd18:	2a69      	cmp	r2, #105	@ 0x69
 800fd1a:	d028      	beq.n	800fd6e <_strtod_l+0x356>
 800fd1c:	dc25      	bgt.n	800fd6a <_strtod_l+0x352>
 800fd1e:	2a49      	cmp	r2, #73	@ 0x49
 800fd20:	d025      	beq.n	800fd6e <_strtod_l+0x356>
 800fd22:	2a4e      	cmp	r2, #78	@ 0x4e
 800fd24:	f47f aecc 	bne.w	800fac0 <_strtod_l+0xa8>
 800fd28:	499a      	ldr	r1, [pc, #616]	@ (800ff94 <_strtod_l+0x57c>)
 800fd2a:	a819      	add	r0, sp, #100	@ 0x64
 800fd2c:	f001 ff10 	bl	8011b50 <__match>
 800fd30:	2800      	cmp	r0, #0
 800fd32:	f43f aec5 	beq.w	800fac0 <_strtod_l+0xa8>
 800fd36:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800fd38:	781b      	ldrb	r3, [r3, #0]
 800fd3a:	2b28      	cmp	r3, #40	@ 0x28
 800fd3c:	d12e      	bne.n	800fd9c <_strtod_l+0x384>
 800fd3e:	4996      	ldr	r1, [pc, #600]	@ (800ff98 <_strtod_l+0x580>)
 800fd40:	aa1c      	add	r2, sp, #112	@ 0x70
 800fd42:	a819      	add	r0, sp, #100	@ 0x64
 800fd44:	f001 ff18 	bl	8011b78 <__hexnan>
 800fd48:	2805      	cmp	r0, #5
 800fd4a:	d127      	bne.n	800fd9c <_strtod_l+0x384>
 800fd4c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800fd4e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800fd52:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800fd56:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800fd5a:	e696      	b.n	800fa8a <_strtod_l+0x72>
 800fd5c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800fd5e:	fb08 2101 	mla	r1, r8, r1, r2
 800fd62:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800fd66:	9209      	str	r2, [sp, #36]	@ 0x24
 800fd68:	e7b5      	b.n	800fcd6 <_strtod_l+0x2be>
 800fd6a:	2a6e      	cmp	r2, #110	@ 0x6e
 800fd6c:	e7da      	b.n	800fd24 <_strtod_l+0x30c>
 800fd6e:	498b      	ldr	r1, [pc, #556]	@ (800ff9c <_strtod_l+0x584>)
 800fd70:	a819      	add	r0, sp, #100	@ 0x64
 800fd72:	f001 feed 	bl	8011b50 <__match>
 800fd76:	2800      	cmp	r0, #0
 800fd78:	f43f aea2 	beq.w	800fac0 <_strtod_l+0xa8>
 800fd7c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800fd7e:	4988      	ldr	r1, [pc, #544]	@ (800ffa0 <_strtod_l+0x588>)
 800fd80:	3b01      	subs	r3, #1
 800fd82:	a819      	add	r0, sp, #100	@ 0x64
 800fd84:	9319      	str	r3, [sp, #100]	@ 0x64
 800fd86:	f001 fee3 	bl	8011b50 <__match>
 800fd8a:	b910      	cbnz	r0, 800fd92 <_strtod_l+0x37a>
 800fd8c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800fd8e:	3301      	adds	r3, #1
 800fd90:	9319      	str	r3, [sp, #100]	@ 0x64
 800fd92:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800ffb0 <_strtod_l+0x598>
 800fd96:	f04f 0a00 	mov.w	sl, #0
 800fd9a:	e676      	b.n	800fa8a <_strtod_l+0x72>
 800fd9c:	4881      	ldr	r0, [pc, #516]	@ (800ffa4 <_strtod_l+0x58c>)
 800fd9e:	f000 fd9b 	bl	80108d8 <nan>
 800fda2:	ec5b ab10 	vmov	sl, fp, d0
 800fda6:	e670      	b.n	800fa8a <_strtod_l+0x72>
 800fda8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fdaa:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800fdac:	eba8 0303 	sub.w	r3, r8, r3
 800fdb0:	f1b9 0f00 	cmp.w	r9, #0
 800fdb4:	bf08      	it	eq
 800fdb6:	46a9      	moveq	r9, r5
 800fdb8:	2d10      	cmp	r5, #16
 800fdba:	9309      	str	r3, [sp, #36]	@ 0x24
 800fdbc:	462c      	mov	r4, r5
 800fdbe:	bfa8      	it	ge
 800fdc0:	2410      	movge	r4, #16
 800fdc2:	f7f0 fba7 	bl	8000514 <__aeabi_ui2d>
 800fdc6:	2d09      	cmp	r5, #9
 800fdc8:	4682      	mov	sl, r0
 800fdca:	468b      	mov	fp, r1
 800fdcc:	dc13      	bgt.n	800fdf6 <_strtod_l+0x3de>
 800fdce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fdd0:	2b00      	cmp	r3, #0
 800fdd2:	f43f ae5a 	beq.w	800fa8a <_strtod_l+0x72>
 800fdd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fdd8:	dd78      	ble.n	800fecc <_strtod_l+0x4b4>
 800fdda:	2b16      	cmp	r3, #22
 800fddc:	dc5f      	bgt.n	800fe9e <_strtod_l+0x486>
 800fdde:	4972      	ldr	r1, [pc, #456]	@ (800ffa8 <_strtod_l+0x590>)
 800fde0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800fde4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fde8:	4652      	mov	r2, sl
 800fdea:	465b      	mov	r3, fp
 800fdec:	f7f0 fc0c 	bl	8000608 <__aeabi_dmul>
 800fdf0:	4682      	mov	sl, r0
 800fdf2:	468b      	mov	fp, r1
 800fdf4:	e649      	b.n	800fa8a <_strtod_l+0x72>
 800fdf6:	4b6c      	ldr	r3, [pc, #432]	@ (800ffa8 <_strtod_l+0x590>)
 800fdf8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800fdfc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800fe00:	f7f0 fc02 	bl	8000608 <__aeabi_dmul>
 800fe04:	4682      	mov	sl, r0
 800fe06:	4638      	mov	r0, r7
 800fe08:	468b      	mov	fp, r1
 800fe0a:	f7f0 fb83 	bl	8000514 <__aeabi_ui2d>
 800fe0e:	4602      	mov	r2, r0
 800fe10:	460b      	mov	r3, r1
 800fe12:	4650      	mov	r0, sl
 800fe14:	4659      	mov	r1, fp
 800fe16:	f7f0 fa41 	bl	800029c <__adddf3>
 800fe1a:	2d0f      	cmp	r5, #15
 800fe1c:	4682      	mov	sl, r0
 800fe1e:	468b      	mov	fp, r1
 800fe20:	ddd5      	ble.n	800fdce <_strtod_l+0x3b6>
 800fe22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fe24:	1b2c      	subs	r4, r5, r4
 800fe26:	441c      	add	r4, r3
 800fe28:	2c00      	cmp	r4, #0
 800fe2a:	f340 8093 	ble.w	800ff54 <_strtod_l+0x53c>
 800fe2e:	f014 030f 	ands.w	r3, r4, #15
 800fe32:	d00a      	beq.n	800fe4a <_strtod_l+0x432>
 800fe34:	495c      	ldr	r1, [pc, #368]	@ (800ffa8 <_strtod_l+0x590>)
 800fe36:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800fe3a:	4652      	mov	r2, sl
 800fe3c:	465b      	mov	r3, fp
 800fe3e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fe42:	f7f0 fbe1 	bl	8000608 <__aeabi_dmul>
 800fe46:	4682      	mov	sl, r0
 800fe48:	468b      	mov	fp, r1
 800fe4a:	f034 040f 	bics.w	r4, r4, #15
 800fe4e:	d073      	beq.n	800ff38 <_strtod_l+0x520>
 800fe50:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800fe54:	dd49      	ble.n	800feea <_strtod_l+0x4d2>
 800fe56:	2400      	movs	r4, #0
 800fe58:	46a0      	mov	r8, r4
 800fe5a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800fe5c:	46a1      	mov	r9, r4
 800fe5e:	9a05      	ldr	r2, [sp, #20]
 800fe60:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800ffb0 <_strtod_l+0x598>
 800fe64:	2322      	movs	r3, #34	@ 0x22
 800fe66:	6013      	str	r3, [r2, #0]
 800fe68:	f04f 0a00 	mov.w	sl, #0
 800fe6c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800fe6e:	2b00      	cmp	r3, #0
 800fe70:	f43f ae0b 	beq.w	800fa8a <_strtod_l+0x72>
 800fe74:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800fe76:	9805      	ldr	r0, [sp, #20]
 800fe78:	f002 fab0 	bl	80123dc <_Bfree>
 800fe7c:	9805      	ldr	r0, [sp, #20]
 800fe7e:	4649      	mov	r1, r9
 800fe80:	f002 faac 	bl	80123dc <_Bfree>
 800fe84:	9805      	ldr	r0, [sp, #20]
 800fe86:	4641      	mov	r1, r8
 800fe88:	f002 faa8 	bl	80123dc <_Bfree>
 800fe8c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800fe8e:	9805      	ldr	r0, [sp, #20]
 800fe90:	f002 faa4 	bl	80123dc <_Bfree>
 800fe94:	9805      	ldr	r0, [sp, #20]
 800fe96:	4621      	mov	r1, r4
 800fe98:	f002 faa0 	bl	80123dc <_Bfree>
 800fe9c:	e5f5      	b.n	800fa8a <_strtod_l+0x72>
 800fe9e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fea0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800fea4:	4293      	cmp	r3, r2
 800fea6:	dbbc      	blt.n	800fe22 <_strtod_l+0x40a>
 800fea8:	4c3f      	ldr	r4, [pc, #252]	@ (800ffa8 <_strtod_l+0x590>)
 800feaa:	f1c5 050f 	rsb	r5, r5, #15
 800feae:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800feb2:	4652      	mov	r2, sl
 800feb4:	465b      	mov	r3, fp
 800feb6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800feba:	f7f0 fba5 	bl	8000608 <__aeabi_dmul>
 800febe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fec0:	1b5d      	subs	r5, r3, r5
 800fec2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800fec6:	e9d4 2300 	ldrd	r2, r3, [r4]
 800feca:	e78f      	b.n	800fdec <_strtod_l+0x3d4>
 800fecc:	3316      	adds	r3, #22
 800fece:	dba8      	blt.n	800fe22 <_strtod_l+0x40a>
 800fed0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fed2:	eba3 0808 	sub.w	r8, r3, r8
 800fed6:	4b34      	ldr	r3, [pc, #208]	@ (800ffa8 <_strtod_l+0x590>)
 800fed8:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800fedc:	e9d8 2300 	ldrd	r2, r3, [r8]
 800fee0:	4650      	mov	r0, sl
 800fee2:	4659      	mov	r1, fp
 800fee4:	f7f0 fcba 	bl	800085c <__aeabi_ddiv>
 800fee8:	e782      	b.n	800fdf0 <_strtod_l+0x3d8>
 800feea:	2300      	movs	r3, #0
 800feec:	4f2f      	ldr	r7, [pc, #188]	@ (800ffac <_strtod_l+0x594>)
 800feee:	1124      	asrs	r4, r4, #4
 800fef0:	4650      	mov	r0, sl
 800fef2:	4659      	mov	r1, fp
 800fef4:	461e      	mov	r6, r3
 800fef6:	2c01      	cmp	r4, #1
 800fef8:	dc21      	bgt.n	800ff3e <_strtod_l+0x526>
 800fefa:	b10b      	cbz	r3, 800ff00 <_strtod_l+0x4e8>
 800fefc:	4682      	mov	sl, r0
 800fefe:	468b      	mov	fp, r1
 800ff00:	492a      	ldr	r1, [pc, #168]	@ (800ffac <_strtod_l+0x594>)
 800ff02:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800ff06:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800ff0a:	4652      	mov	r2, sl
 800ff0c:	465b      	mov	r3, fp
 800ff0e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ff12:	f7f0 fb79 	bl	8000608 <__aeabi_dmul>
 800ff16:	4b26      	ldr	r3, [pc, #152]	@ (800ffb0 <_strtod_l+0x598>)
 800ff18:	460a      	mov	r2, r1
 800ff1a:	400b      	ands	r3, r1
 800ff1c:	4925      	ldr	r1, [pc, #148]	@ (800ffb4 <_strtod_l+0x59c>)
 800ff1e:	428b      	cmp	r3, r1
 800ff20:	4682      	mov	sl, r0
 800ff22:	d898      	bhi.n	800fe56 <_strtod_l+0x43e>
 800ff24:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800ff28:	428b      	cmp	r3, r1
 800ff2a:	bf86      	itte	hi
 800ff2c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800ffb8 <_strtod_l+0x5a0>
 800ff30:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 800ff34:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800ff38:	2300      	movs	r3, #0
 800ff3a:	9308      	str	r3, [sp, #32]
 800ff3c:	e076      	b.n	801002c <_strtod_l+0x614>
 800ff3e:	07e2      	lsls	r2, r4, #31
 800ff40:	d504      	bpl.n	800ff4c <_strtod_l+0x534>
 800ff42:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ff46:	f7f0 fb5f 	bl	8000608 <__aeabi_dmul>
 800ff4a:	2301      	movs	r3, #1
 800ff4c:	3601      	adds	r6, #1
 800ff4e:	1064      	asrs	r4, r4, #1
 800ff50:	3708      	adds	r7, #8
 800ff52:	e7d0      	b.n	800fef6 <_strtod_l+0x4de>
 800ff54:	d0f0      	beq.n	800ff38 <_strtod_l+0x520>
 800ff56:	4264      	negs	r4, r4
 800ff58:	f014 020f 	ands.w	r2, r4, #15
 800ff5c:	d00a      	beq.n	800ff74 <_strtod_l+0x55c>
 800ff5e:	4b12      	ldr	r3, [pc, #72]	@ (800ffa8 <_strtod_l+0x590>)
 800ff60:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ff64:	4650      	mov	r0, sl
 800ff66:	4659      	mov	r1, fp
 800ff68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff6c:	f7f0 fc76 	bl	800085c <__aeabi_ddiv>
 800ff70:	4682      	mov	sl, r0
 800ff72:	468b      	mov	fp, r1
 800ff74:	1124      	asrs	r4, r4, #4
 800ff76:	d0df      	beq.n	800ff38 <_strtod_l+0x520>
 800ff78:	2c1f      	cmp	r4, #31
 800ff7a:	dd1f      	ble.n	800ffbc <_strtod_l+0x5a4>
 800ff7c:	2400      	movs	r4, #0
 800ff7e:	46a0      	mov	r8, r4
 800ff80:	940b      	str	r4, [sp, #44]	@ 0x2c
 800ff82:	46a1      	mov	r9, r4
 800ff84:	9a05      	ldr	r2, [sp, #20]
 800ff86:	2322      	movs	r3, #34	@ 0x22
 800ff88:	f04f 0a00 	mov.w	sl, #0
 800ff8c:	f04f 0b00 	mov.w	fp, #0
 800ff90:	6013      	str	r3, [r2, #0]
 800ff92:	e76b      	b.n	800fe6c <_strtod_l+0x454>
 800ff94:	080143cd 	.word	0x080143cd
 800ff98:	08014598 	.word	0x08014598
 800ff9c:	080143c5 	.word	0x080143c5
 800ffa0:	08014406 	.word	0x08014406
 800ffa4:	08014595 	.word	0x08014595
 800ffa8:	08014720 	.word	0x08014720
 800ffac:	080146f8 	.word	0x080146f8
 800ffb0:	7ff00000 	.word	0x7ff00000
 800ffb4:	7ca00000 	.word	0x7ca00000
 800ffb8:	7fefffff 	.word	0x7fefffff
 800ffbc:	f014 0310 	ands.w	r3, r4, #16
 800ffc0:	bf18      	it	ne
 800ffc2:	236a      	movne	r3, #106	@ 0x6a
 800ffc4:	4ea9      	ldr	r6, [pc, #676]	@ (801026c <_strtod_l+0x854>)
 800ffc6:	9308      	str	r3, [sp, #32]
 800ffc8:	4650      	mov	r0, sl
 800ffca:	4659      	mov	r1, fp
 800ffcc:	2300      	movs	r3, #0
 800ffce:	07e7      	lsls	r7, r4, #31
 800ffd0:	d504      	bpl.n	800ffdc <_strtod_l+0x5c4>
 800ffd2:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ffd6:	f7f0 fb17 	bl	8000608 <__aeabi_dmul>
 800ffda:	2301      	movs	r3, #1
 800ffdc:	1064      	asrs	r4, r4, #1
 800ffde:	f106 0608 	add.w	r6, r6, #8
 800ffe2:	d1f4      	bne.n	800ffce <_strtod_l+0x5b6>
 800ffe4:	b10b      	cbz	r3, 800ffea <_strtod_l+0x5d2>
 800ffe6:	4682      	mov	sl, r0
 800ffe8:	468b      	mov	fp, r1
 800ffea:	9b08      	ldr	r3, [sp, #32]
 800ffec:	b1b3      	cbz	r3, 801001c <_strtod_l+0x604>
 800ffee:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800fff2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800fff6:	2b00      	cmp	r3, #0
 800fff8:	4659      	mov	r1, fp
 800fffa:	dd0f      	ble.n	801001c <_strtod_l+0x604>
 800fffc:	2b1f      	cmp	r3, #31
 800fffe:	dd56      	ble.n	80100ae <_strtod_l+0x696>
 8010000:	2b34      	cmp	r3, #52	@ 0x34
 8010002:	bfde      	ittt	le
 8010004:	f04f 33ff 	movle.w	r3, #4294967295	@ 0xffffffff
 8010008:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 801000c:	4093      	lslle	r3, r2
 801000e:	f04f 0a00 	mov.w	sl, #0
 8010012:	bfcc      	ite	gt
 8010014:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8010018:	ea03 0b01 	andle.w	fp, r3, r1
 801001c:	2200      	movs	r2, #0
 801001e:	2300      	movs	r3, #0
 8010020:	4650      	mov	r0, sl
 8010022:	4659      	mov	r1, fp
 8010024:	f7f0 fd58 	bl	8000ad8 <__aeabi_dcmpeq>
 8010028:	2800      	cmp	r0, #0
 801002a:	d1a7      	bne.n	800ff7c <_strtod_l+0x564>
 801002c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801002e:	9300      	str	r3, [sp, #0]
 8010030:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8010032:	9805      	ldr	r0, [sp, #20]
 8010034:	462b      	mov	r3, r5
 8010036:	464a      	mov	r2, r9
 8010038:	f002 fa38 	bl	80124ac <__s2b>
 801003c:	900b      	str	r0, [sp, #44]	@ 0x2c
 801003e:	2800      	cmp	r0, #0
 8010040:	f43f af09 	beq.w	800fe56 <_strtod_l+0x43e>
 8010044:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010046:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010048:	2a00      	cmp	r2, #0
 801004a:	eba3 0308 	sub.w	r3, r3, r8
 801004e:	bfa8      	it	ge
 8010050:	2300      	movge	r3, #0
 8010052:	9312      	str	r3, [sp, #72]	@ 0x48
 8010054:	2400      	movs	r4, #0
 8010056:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 801005a:	9316      	str	r3, [sp, #88]	@ 0x58
 801005c:	46a0      	mov	r8, r4
 801005e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010060:	9805      	ldr	r0, [sp, #20]
 8010062:	6859      	ldr	r1, [r3, #4]
 8010064:	f002 f97a 	bl	801235c <_Balloc>
 8010068:	4681      	mov	r9, r0
 801006a:	2800      	cmp	r0, #0
 801006c:	f43f aef7 	beq.w	800fe5e <_strtod_l+0x446>
 8010070:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010072:	691a      	ldr	r2, [r3, #16]
 8010074:	3202      	adds	r2, #2
 8010076:	f103 010c 	add.w	r1, r3, #12
 801007a:	0092      	lsls	r2, r2, #2
 801007c:	300c      	adds	r0, #12
 801007e:	f000 fc1b 	bl	80108b8 <memcpy>
 8010082:	ec4b ab10 	vmov	d0, sl, fp
 8010086:	9805      	ldr	r0, [sp, #20]
 8010088:	aa1c      	add	r2, sp, #112	@ 0x70
 801008a:	a91b      	add	r1, sp, #108	@ 0x6c
 801008c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8010090:	f002 fd40 	bl	8012b14 <__d2b>
 8010094:	901a      	str	r0, [sp, #104]	@ 0x68
 8010096:	2800      	cmp	r0, #0
 8010098:	f43f aee1 	beq.w	800fe5e <_strtod_l+0x446>
 801009c:	9805      	ldr	r0, [sp, #20]
 801009e:	2101      	movs	r1, #1
 80100a0:	f002 fa9a 	bl	80125d8 <__i2b>
 80100a4:	4680      	mov	r8, r0
 80100a6:	b948      	cbnz	r0, 80100bc <_strtod_l+0x6a4>
 80100a8:	f04f 0800 	mov.w	r8, #0
 80100ac:	e6d7      	b.n	800fe5e <_strtod_l+0x446>
 80100ae:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80100b2:	fa02 f303 	lsl.w	r3, r2, r3
 80100b6:	ea03 0a0a 	and.w	sl, r3, sl
 80100ba:	e7af      	b.n	801001c <_strtod_l+0x604>
 80100bc:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 80100be:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80100c0:	2d00      	cmp	r5, #0
 80100c2:	bfab      	itete	ge
 80100c4:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 80100c6:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 80100c8:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 80100ca:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 80100cc:	bfac      	ite	ge
 80100ce:	18ef      	addge	r7, r5, r3
 80100d0:	1b5e      	sublt	r6, r3, r5
 80100d2:	9b08      	ldr	r3, [sp, #32]
 80100d4:	1aed      	subs	r5, r5, r3
 80100d6:	4415      	add	r5, r2
 80100d8:	4b65      	ldr	r3, [pc, #404]	@ (8010270 <_strtod_l+0x858>)
 80100da:	3d01      	subs	r5, #1
 80100dc:	429d      	cmp	r5, r3
 80100de:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80100e2:	da50      	bge.n	8010186 <_strtod_l+0x76e>
 80100e4:	1b5b      	subs	r3, r3, r5
 80100e6:	2b1f      	cmp	r3, #31
 80100e8:	eba2 0203 	sub.w	r2, r2, r3
 80100ec:	f04f 0101 	mov.w	r1, #1
 80100f0:	dc3d      	bgt.n	801016e <_strtod_l+0x756>
 80100f2:	fa01 f303 	lsl.w	r3, r1, r3
 80100f6:	9313      	str	r3, [sp, #76]	@ 0x4c
 80100f8:	2300      	movs	r3, #0
 80100fa:	9310      	str	r3, [sp, #64]	@ 0x40
 80100fc:	18bd      	adds	r5, r7, r2
 80100fe:	9b08      	ldr	r3, [sp, #32]
 8010100:	42af      	cmp	r7, r5
 8010102:	4416      	add	r6, r2
 8010104:	441e      	add	r6, r3
 8010106:	463b      	mov	r3, r7
 8010108:	bfa8      	it	ge
 801010a:	462b      	movge	r3, r5
 801010c:	42b3      	cmp	r3, r6
 801010e:	bfa8      	it	ge
 8010110:	4633      	movge	r3, r6
 8010112:	2b00      	cmp	r3, #0
 8010114:	bfc2      	ittt	gt
 8010116:	1aed      	subgt	r5, r5, r3
 8010118:	1af6      	subgt	r6, r6, r3
 801011a:	1aff      	subgt	r7, r7, r3
 801011c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 801011e:	2b00      	cmp	r3, #0
 8010120:	dd16      	ble.n	8010150 <_strtod_l+0x738>
 8010122:	4641      	mov	r1, r8
 8010124:	9805      	ldr	r0, [sp, #20]
 8010126:	461a      	mov	r2, r3
 8010128:	f002 fb0e 	bl	8012748 <__pow5mult>
 801012c:	4680      	mov	r8, r0
 801012e:	2800      	cmp	r0, #0
 8010130:	d0ba      	beq.n	80100a8 <_strtod_l+0x690>
 8010132:	4601      	mov	r1, r0
 8010134:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8010136:	9805      	ldr	r0, [sp, #20]
 8010138:	f002 fa64 	bl	8012604 <__multiply>
 801013c:	900a      	str	r0, [sp, #40]	@ 0x28
 801013e:	2800      	cmp	r0, #0
 8010140:	f43f ae8d 	beq.w	800fe5e <_strtod_l+0x446>
 8010144:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8010146:	9805      	ldr	r0, [sp, #20]
 8010148:	f002 f948 	bl	80123dc <_Bfree>
 801014c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801014e:	931a      	str	r3, [sp, #104]	@ 0x68
 8010150:	2d00      	cmp	r5, #0
 8010152:	dc1d      	bgt.n	8010190 <_strtod_l+0x778>
 8010154:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010156:	2b00      	cmp	r3, #0
 8010158:	dd23      	ble.n	80101a2 <_strtod_l+0x78a>
 801015a:	4649      	mov	r1, r9
 801015c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 801015e:	9805      	ldr	r0, [sp, #20]
 8010160:	f002 faf2 	bl	8012748 <__pow5mult>
 8010164:	4681      	mov	r9, r0
 8010166:	b9e0      	cbnz	r0, 80101a2 <_strtod_l+0x78a>
 8010168:	f04f 0900 	mov.w	r9, #0
 801016c:	e677      	b.n	800fe5e <_strtod_l+0x446>
 801016e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8010172:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8010176:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 801017a:	35e2      	adds	r5, #226	@ 0xe2
 801017c:	fa01 f305 	lsl.w	r3, r1, r5
 8010180:	9310      	str	r3, [sp, #64]	@ 0x40
 8010182:	9113      	str	r1, [sp, #76]	@ 0x4c
 8010184:	e7ba      	b.n	80100fc <_strtod_l+0x6e4>
 8010186:	2300      	movs	r3, #0
 8010188:	9310      	str	r3, [sp, #64]	@ 0x40
 801018a:	2301      	movs	r3, #1
 801018c:	9313      	str	r3, [sp, #76]	@ 0x4c
 801018e:	e7b5      	b.n	80100fc <_strtod_l+0x6e4>
 8010190:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8010192:	9805      	ldr	r0, [sp, #20]
 8010194:	462a      	mov	r2, r5
 8010196:	f002 fb31 	bl	80127fc <__lshift>
 801019a:	901a      	str	r0, [sp, #104]	@ 0x68
 801019c:	2800      	cmp	r0, #0
 801019e:	d1d9      	bne.n	8010154 <_strtod_l+0x73c>
 80101a0:	e65d      	b.n	800fe5e <_strtod_l+0x446>
 80101a2:	2e00      	cmp	r6, #0
 80101a4:	dd07      	ble.n	80101b6 <_strtod_l+0x79e>
 80101a6:	4649      	mov	r1, r9
 80101a8:	9805      	ldr	r0, [sp, #20]
 80101aa:	4632      	mov	r2, r6
 80101ac:	f002 fb26 	bl	80127fc <__lshift>
 80101b0:	4681      	mov	r9, r0
 80101b2:	2800      	cmp	r0, #0
 80101b4:	d0d8      	beq.n	8010168 <_strtod_l+0x750>
 80101b6:	2f00      	cmp	r7, #0
 80101b8:	dd08      	ble.n	80101cc <_strtod_l+0x7b4>
 80101ba:	4641      	mov	r1, r8
 80101bc:	9805      	ldr	r0, [sp, #20]
 80101be:	463a      	mov	r2, r7
 80101c0:	f002 fb1c 	bl	80127fc <__lshift>
 80101c4:	4680      	mov	r8, r0
 80101c6:	2800      	cmp	r0, #0
 80101c8:	f43f ae49 	beq.w	800fe5e <_strtod_l+0x446>
 80101cc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80101ce:	9805      	ldr	r0, [sp, #20]
 80101d0:	464a      	mov	r2, r9
 80101d2:	f002 fb9b 	bl	801290c <__mdiff>
 80101d6:	4604      	mov	r4, r0
 80101d8:	2800      	cmp	r0, #0
 80101da:	f43f ae40 	beq.w	800fe5e <_strtod_l+0x446>
 80101de:	68c3      	ldr	r3, [r0, #12]
 80101e0:	930f      	str	r3, [sp, #60]	@ 0x3c
 80101e2:	2300      	movs	r3, #0
 80101e4:	60c3      	str	r3, [r0, #12]
 80101e6:	4641      	mov	r1, r8
 80101e8:	f002 fb74 	bl	80128d4 <__mcmp>
 80101ec:	2800      	cmp	r0, #0
 80101ee:	da45      	bge.n	801027c <_strtod_l+0x864>
 80101f0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80101f2:	ea53 030a 	orrs.w	r3, r3, sl
 80101f6:	d16b      	bne.n	80102d0 <_strtod_l+0x8b8>
 80101f8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80101fc:	2b00      	cmp	r3, #0
 80101fe:	d167      	bne.n	80102d0 <_strtod_l+0x8b8>
 8010200:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8010204:	0d1b      	lsrs	r3, r3, #20
 8010206:	051b      	lsls	r3, r3, #20
 8010208:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 801020c:	d960      	bls.n	80102d0 <_strtod_l+0x8b8>
 801020e:	6963      	ldr	r3, [r4, #20]
 8010210:	b913      	cbnz	r3, 8010218 <_strtod_l+0x800>
 8010212:	6923      	ldr	r3, [r4, #16]
 8010214:	2b01      	cmp	r3, #1
 8010216:	dd5b      	ble.n	80102d0 <_strtod_l+0x8b8>
 8010218:	4621      	mov	r1, r4
 801021a:	2201      	movs	r2, #1
 801021c:	9805      	ldr	r0, [sp, #20]
 801021e:	f002 faed 	bl	80127fc <__lshift>
 8010222:	4641      	mov	r1, r8
 8010224:	4604      	mov	r4, r0
 8010226:	f002 fb55 	bl	80128d4 <__mcmp>
 801022a:	2800      	cmp	r0, #0
 801022c:	dd50      	ble.n	80102d0 <_strtod_l+0x8b8>
 801022e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8010232:	9a08      	ldr	r2, [sp, #32]
 8010234:	0d1b      	lsrs	r3, r3, #20
 8010236:	051b      	lsls	r3, r3, #20
 8010238:	2a00      	cmp	r2, #0
 801023a:	d06a      	beq.n	8010312 <_strtod_l+0x8fa>
 801023c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8010240:	d867      	bhi.n	8010312 <_strtod_l+0x8fa>
 8010242:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8010246:	f67f ae9d 	bls.w	800ff84 <_strtod_l+0x56c>
 801024a:	4b0a      	ldr	r3, [pc, #40]	@ (8010274 <_strtod_l+0x85c>)
 801024c:	4650      	mov	r0, sl
 801024e:	4659      	mov	r1, fp
 8010250:	2200      	movs	r2, #0
 8010252:	f7f0 f9d9 	bl	8000608 <__aeabi_dmul>
 8010256:	4b08      	ldr	r3, [pc, #32]	@ (8010278 <_strtod_l+0x860>)
 8010258:	400b      	ands	r3, r1
 801025a:	4682      	mov	sl, r0
 801025c:	468b      	mov	fp, r1
 801025e:	2b00      	cmp	r3, #0
 8010260:	f47f ae08 	bne.w	800fe74 <_strtod_l+0x45c>
 8010264:	9a05      	ldr	r2, [sp, #20]
 8010266:	2322      	movs	r3, #34	@ 0x22
 8010268:	6013      	str	r3, [r2, #0]
 801026a:	e603      	b.n	800fe74 <_strtod_l+0x45c>
 801026c:	080145c0 	.word	0x080145c0
 8010270:	fffffc02 	.word	0xfffffc02
 8010274:	39500000 	.word	0x39500000
 8010278:	7ff00000 	.word	0x7ff00000
 801027c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8010280:	d165      	bne.n	801034e <_strtod_l+0x936>
 8010282:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8010284:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010288:	b35a      	cbz	r2, 80102e2 <_strtod_l+0x8ca>
 801028a:	4a9f      	ldr	r2, [pc, #636]	@ (8010508 <_strtod_l+0xaf0>)
 801028c:	4293      	cmp	r3, r2
 801028e:	d12b      	bne.n	80102e8 <_strtod_l+0x8d0>
 8010290:	9b08      	ldr	r3, [sp, #32]
 8010292:	4651      	mov	r1, sl
 8010294:	b303      	cbz	r3, 80102d8 <_strtod_l+0x8c0>
 8010296:	4b9d      	ldr	r3, [pc, #628]	@ (801050c <_strtod_l+0xaf4>)
 8010298:	465a      	mov	r2, fp
 801029a:	4013      	ands	r3, r2
 801029c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80102a0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80102a4:	d81b      	bhi.n	80102de <_strtod_l+0x8c6>
 80102a6:	0d1b      	lsrs	r3, r3, #20
 80102a8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80102ac:	fa02 f303 	lsl.w	r3, r2, r3
 80102b0:	4299      	cmp	r1, r3
 80102b2:	d119      	bne.n	80102e8 <_strtod_l+0x8d0>
 80102b4:	4b96      	ldr	r3, [pc, #600]	@ (8010510 <_strtod_l+0xaf8>)
 80102b6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80102b8:	429a      	cmp	r2, r3
 80102ba:	d102      	bne.n	80102c2 <_strtod_l+0x8aa>
 80102bc:	3101      	adds	r1, #1
 80102be:	f43f adce 	beq.w	800fe5e <_strtod_l+0x446>
 80102c2:	4b92      	ldr	r3, [pc, #584]	@ (801050c <_strtod_l+0xaf4>)
 80102c4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80102c6:	401a      	ands	r2, r3
 80102c8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 80102cc:	f04f 0a00 	mov.w	sl, #0
 80102d0:	9b08      	ldr	r3, [sp, #32]
 80102d2:	2b00      	cmp	r3, #0
 80102d4:	d1b9      	bne.n	801024a <_strtod_l+0x832>
 80102d6:	e5cd      	b.n	800fe74 <_strtod_l+0x45c>
 80102d8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80102dc:	e7e8      	b.n	80102b0 <_strtod_l+0x898>
 80102de:	4613      	mov	r3, r2
 80102e0:	e7e6      	b.n	80102b0 <_strtod_l+0x898>
 80102e2:	ea53 030a 	orrs.w	r3, r3, sl
 80102e6:	d0a2      	beq.n	801022e <_strtod_l+0x816>
 80102e8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80102ea:	b1db      	cbz	r3, 8010324 <_strtod_l+0x90c>
 80102ec:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80102ee:	4213      	tst	r3, r2
 80102f0:	d0ee      	beq.n	80102d0 <_strtod_l+0x8b8>
 80102f2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80102f4:	9a08      	ldr	r2, [sp, #32]
 80102f6:	4650      	mov	r0, sl
 80102f8:	4659      	mov	r1, fp
 80102fa:	b1bb      	cbz	r3, 801032c <_strtod_l+0x914>
 80102fc:	f7ff fb6c 	bl	800f9d8 <sulp>
 8010300:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8010304:	ec53 2b10 	vmov	r2, r3, d0
 8010308:	f7ef ffc8 	bl	800029c <__adddf3>
 801030c:	4682      	mov	sl, r0
 801030e:	468b      	mov	fp, r1
 8010310:	e7de      	b.n	80102d0 <_strtod_l+0x8b8>
 8010312:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8010316:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 801031a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801031e:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8010322:	e7d5      	b.n	80102d0 <_strtod_l+0x8b8>
 8010324:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8010326:	ea13 0f0a 	tst.w	r3, sl
 801032a:	e7e1      	b.n	80102f0 <_strtod_l+0x8d8>
 801032c:	f7ff fb54 	bl	800f9d8 <sulp>
 8010330:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8010334:	ec53 2b10 	vmov	r2, r3, d0
 8010338:	f7ef ffae 	bl	8000298 <__aeabi_dsub>
 801033c:	2200      	movs	r2, #0
 801033e:	2300      	movs	r3, #0
 8010340:	4682      	mov	sl, r0
 8010342:	468b      	mov	fp, r1
 8010344:	f7f0 fbc8 	bl	8000ad8 <__aeabi_dcmpeq>
 8010348:	2800      	cmp	r0, #0
 801034a:	d0c1      	beq.n	80102d0 <_strtod_l+0x8b8>
 801034c:	e61a      	b.n	800ff84 <_strtod_l+0x56c>
 801034e:	4641      	mov	r1, r8
 8010350:	4620      	mov	r0, r4
 8010352:	f002 fc37 	bl	8012bc4 <__ratio>
 8010356:	ec57 6b10 	vmov	r6, r7, d0
 801035a:	2200      	movs	r2, #0
 801035c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8010360:	4630      	mov	r0, r6
 8010362:	4639      	mov	r1, r7
 8010364:	f7f0 fbcc 	bl	8000b00 <__aeabi_dcmple>
 8010368:	2800      	cmp	r0, #0
 801036a:	d06f      	beq.n	801044c <_strtod_l+0xa34>
 801036c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801036e:	2b00      	cmp	r3, #0
 8010370:	d17a      	bne.n	8010468 <_strtod_l+0xa50>
 8010372:	f1ba 0f00 	cmp.w	sl, #0
 8010376:	d158      	bne.n	801042a <_strtod_l+0xa12>
 8010378:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801037a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801037e:	2b00      	cmp	r3, #0
 8010380:	d15a      	bne.n	8010438 <_strtod_l+0xa20>
 8010382:	4b64      	ldr	r3, [pc, #400]	@ (8010514 <_strtod_l+0xafc>)
 8010384:	2200      	movs	r2, #0
 8010386:	4630      	mov	r0, r6
 8010388:	4639      	mov	r1, r7
 801038a:	f7f0 fbaf 	bl	8000aec <__aeabi_dcmplt>
 801038e:	2800      	cmp	r0, #0
 8010390:	d159      	bne.n	8010446 <_strtod_l+0xa2e>
 8010392:	4630      	mov	r0, r6
 8010394:	4639      	mov	r1, r7
 8010396:	4b60      	ldr	r3, [pc, #384]	@ (8010518 <_strtod_l+0xb00>)
 8010398:	2200      	movs	r2, #0
 801039a:	f7f0 f935 	bl	8000608 <__aeabi_dmul>
 801039e:	4606      	mov	r6, r0
 80103a0:	460f      	mov	r7, r1
 80103a2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80103a6:	9606      	str	r6, [sp, #24]
 80103a8:	9307      	str	r3, [sp, #28]
 80103aa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80103ae:	4d57      	ldr	r5, [pc, #348]	@ (801050c <_strtod_l+0xaf4>)
 80103b0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80103b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80103b6:	401d      	ands	r5, r3
 80103b8:	4b58      	ldr	r3, [pc, #352]	@ (801051c <_strtod_l+0xb04>)
 80103ba:	429d      	cmp	r5, r3
 80103bc:	f040 80b2 	bne.w	8010524 <_strtod_l+0xb0c>
 80103c0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80103c2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 80103c6:	ec4b ab10 	vmov	d0, sl, fp
 80103ca:	f002 fb33 	bl	8012a34 <__ulp>
 80103ce:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80103d2:	ec51 0b10 	vmov	r0, r1, d0
 80103d6:	f7f0 f917 	bl	8000608 <__aeabi_dmul>
 80103da:	4652      	mov	r2, sl
 80103dc:	465b      	mov	r3, fp
 80103de:	f7ef ff5d 	bl	800029c <__adddf3>
 80103e2:	460b      	mov	r3, r1
 80103e4:	4949      	ldr	r1, [pc, #292]	@ (801050c <_strtod_l+0xaf4>)
 80103e6:	4a4e      	ldr	r2, [pc, #312]	@ (8010520 <_strtod_l+0xb08>)
 80103e8:	4019      	ands	r1, r3
 80103ea:	4291      	cmp	r1, r2
 80103ec:	4682      	mov	sl, r0
 80103ee:	d942      	bls.n	8010476 <_strtod_l+0xa5e>
 80103f0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80103f2:	4b47      	ldr	r3, [pc, #284]	@ (8010510 <_strtod_l+0xaf8>)
 80103f4:	429a      	cmp	r2, r3
 80103f6:	d103      	bne.n	8010400 <_strtod_l+0x9e8>
 80103f8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80103fa:	3301      	adds	r3, #1
 80103fc:	f43f ad2f 	beq.w	800fe5e <_strtod_l+0x446>
 8010400:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8010510 <_strtod_l+0xaf8>
 8010404:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8010408:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801040a:	9805      	ldr	r0, [sp, #20]
 801040c:	f001 ffe6 	bl	80123dc <_Bfree>
 8010410:	9805      	ldr	r0, [sp, #20]
 8010412:	4649      	mov	r1, r9
 8010414:	f001 ffe2 	bl	80123dc <_Bfree>
 8010418:	9805      	ldr	r0, [sp, #20]
 801041a:	4641      	mov	r1, r8
 801041c:	f001 ffde 	bl	80123dc <_Bfree>
 8010420:	9805      	ldr	r0, [sp, #20]
 8010422:	4621      	mov	r1, r4
 8010424:	f001 ffda 	bl	80123dc <_Bfree>
 8010428:	e619      	b.n	801005e <_strtod_l+0x646>
 801042a:	f1ba 0f01 	cmp.w	sl, #1
 801042e:	d103      	bne.n	8010438 <_strtod_l+0xa20>
 8010430:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010432:	2b00      	cmp	r3, #0
 8010434:	f43f ada6 	beq.w	800ff84 <_strtod_l+0x56c>
 8010438:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 80104e8 <_strtod_l+0xad0>
 801043c:	4f35      	ldr	r7, [pc, #212]	@ (8010514 <_strtod_l+0xafc>)
 801043e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8010442:	2600      	movs	r6, #0
 8010444:	e7b1      	b.n	80103aa <_strtod_l+0x992>
 8010446:	4f34      	ldr	r7, [pc, #208]	@ (8010518 <_strtod_l+0xb00>)
 8010448:	2600      	movs	r6, #0
 801044a:	e7aa      	b.n	80103a2 <_strtod_l+0x98a>
 801044c:	4b32      	ldr	r3, [pc, #200]	@ (8010518 <_strtod_l+0xb00>)
 801044e:	4630      	mov	r0, r6
 8010450:	4639      	mov	r1, r7
 8010452:	2200      	movs	r2, #0
 8010454:	f7f0 f8d8 	bl	8000608 <__aeabi_dmul>
 8010458:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801045a:	4606      	mov	r6, r0
 801045c:	460f      	mov	r7, r1
 801045e:	2b00      	cmp	r3, #0
 8010460:	d09f      	beq.n	80103a2 <_strtod_l+0x98a>
 8010462:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8010466:	e7a0      	b.n	80103aa <_strtod_l+0x992>
 8010468:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 80104f0 <_strtod_l+0xad8>
 801046c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8010470:	ec57 6b17 	vmov	r6, r7, d7
 8010474:	e799      	b.n	80103aa <_strtod_l+0x992>
 8010476:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 801047a:	9b08      	ldr	r3, [sp, #32]
 801047c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8010480:	2b00      	cmp	r3, #0
 8010482:	d1c1      	bne.n	8010408 <_strtod_l+0x9f0>
 8010484:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8010488:	0d1b      	lsrs	r3, r3, #20
 801048a:	051b      	lsls	r3, r3, #20
 801048c:	429d      	cmp	r5, r3
 801048e:	d1bb      	bne.n	8010408 <_strtod_l+0x9f0>
 8010490:	4630      	mov	r0, r6
 8010492:	4639      	mov	r1, r7
 8010494:	f7f0 fc18 	bl	8000cc8 <__aeabi_d2lz>
 8010498:	f7f0 f888 	bl	80005ac <__aeabi_l2d>
 801049c:	4602      	mov	r2, r0
 801049e:	460b      	mov	r3, r1
 80104a0:	4630      	mov	r0, r6
 80104a2:	4639      	mov	r1, r7
 80104a4:	f7ef fef8 	bl	8000298 <__aeabi_dsub>
 80104a8:	460b      	mov	r3, r1
 80104aa:	4602      	mov	r2, r0
 80104ac:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80104b0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80104b4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80104b6:	ea46 060a 	orr.w	r6, r6, sl
 80104ba:	431e      	orrs	r6, r3
 80104bc:	d06f      	beq.n	801059e <_strtod_l+0xb86>
 80104be:	a30e      	add	r3, pc, #56	@ (adr r3, 80104f8 <_strtod_l+0xae0>)
 80104c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80104c4:	f7f0 fb12 	bl	8000aec <__aeabi_dcmplt>
 80104c8:	2800      	cmp	r0, #0
 80104ca:	f47f acd3 	bne.w	800fe74 <_strtod_l+0x45c>
 80104ce:	a30c      	add	r3, pc, #48	@ (adr r3, 8010500 <_strtod_l+0xae8>)
 80104d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80104d4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80104d8:	f7f0 fb26 	bl	8000b28 <__aeabi_dcmpgt>
 80104dc:	2800      	cmp	r0, #0
 80104de:	d093      	beq.n	8010408 <_strtod_l+0x9f0>
 80104e0:	e4c8      	b.n	800fe74 <_strtod_l+0x45c>
 80104e2:	bf00      	nop
 80104e4:	f3af 8000 	nop.w
 80104e8:	00000000 	.word	0x00000000
 80104ec:	bff00000 	.word	0xbff00000
 80104f0:	00000000 	.word	0x00000000
 80104f4:	3ff00000 	.word	0x3ff00000
 80104f8:	94a03595 	.word	0x94a03595
 80104fc:	3fdfffff 	.word	0x3fdfffff
 8010500:	35afe535 	.word	0x35afe535
 8010504:	3fe00000 	.word	0x3fe00000
 8010508:	000fffff 	.word	0x000fffff
 801050c:	7ff00000 	.word	0x7ff00000
 8010510:	7fefffff 	.word	0x7fefffff
 8010514:	3ff00000 	.word	0x3ff00000
 8010518:	3fe00000 	.word	0x3fe00000
 801051c:	7fe00000 	.word	0x7fe00000
 8010520:	7c9fffff 	.word	0x7c9fffff
 8010524:	9b08      	ldr	r3, [sp, #32]
 8010526:	b323      	cbz	r3, 8010572 <_strtod_l+0xb5a>
 8010528:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 801052c:	d821      	bhi.n	8010572 <_strtod_l+0xb5a>
 801052e:	a328      	add	r3, pc, #160	@ (adr r3, 80105d0 <_strtod_l+0xbb8>)
 8010530:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010534:	4630      	mov	r0, r6
 8010536:	4639      	mov	r1, r7
 8010538:	f7f0 fae2 	bl	8000b00 <__aeabi_dcmple>
 801053c:	b1a0      	cbz	r0, 8010568 <_strtod_l+0xb50>
 801053e:	4639      	mov	r1, r7
 8010540:	4630      	mov	r0, r6
 8010542:	f7f0 fb39 	bl	8000bb8 <__aeabi_d2uiz>
 8010546:	2801      	cmp	r0, #1
 8010548:	bf38      	it	cc
 801054a:	2001      	movcc	r0, #1
 801054c:	f7ef ffe2 	bl	8000514 <__aeabi_ui2d>
 8010550:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010552:	4606      	mov	r6, r0
 8010554:	460f      	mov	r7, r1
 8010556:	b9fb      	cbnz	r3, 8010598 <_strtod_l+0xb80>
 8010558:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801055c:	9014      	str	r0, [sp, #80]	@ 0x50
 801055e:	9315      	str	r3, [sp, #84]	@ 0x54
 8010560:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8010564:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8010568:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801056a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 801056e:	1b5b      	subs	r3, r3, r5
 8010570:	9311      	str	r3, [sp, #68]	@ 0x44
 8010572:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8010576:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 801057a:	f002 fa5b 	bl	8012a34 <__ulp>
 801057e:	4650      	mov	r0, sl
 8010580:	ec53 2b10 	vmov	r2, r3, d0
 8010584:	4659      	mov	r1, fp
 8010586:	f7f0 f83f 	bl	8000608 <__aeabi_dmul>
 801058a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 801058e:	f7ef fe85 	bl	800029c <__adddf3>
 8010592:	4682      	mov	sl, r0
 8010594:	468b      	mov	fp, r1
 8010596:	e770      	b.n	801047a <_strtod_l+0xa62>
 8010598:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 801059c:	e7e0      	b.n	8010560 <_strtod_l+0xb48>
 801059e:	a30e      	add	r3, pc, #56	@ (adr r3, 80105d8 <_strtod_l+0xbc0>)
 80105a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80105a4:	f7f0 faa2 	bl	8000aec <__aeabi_dcmplt>
 80105a8:	e798      	b.n	80104dc <_strtod_l+0xac4>
 80105aa:	2300      	movs	r3, #0
 80105ac:	930e      	str	r3, [sp, #56]	@ 0x38
 80105ae:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80105b0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80105b2:	6013      	str	r3, [r2, #0]
 80105b4:	f7ff ba6d 	b.w	800fa92 <_strtod_l+0x7a>
 80105b8:	2a65      	cmp	r2, #101	@ 0x65
 80105ba:	f43f ab68 	beq.w	800fc8e <_strtod_l+0x276>
 80105be:	2a45      	cmp	r2, #69	@ 0x45
 80105c0:	f43f ab65 	beq.w	800fc8e <_strtod_l+0x276>
 80105c4:	2301      	movs	r3, #1
 80105c6:	f7ff bba0 	b.w	800fd0a <_strtod_l+0x2f2>
 80105ca:	bf00      	nop
 80105cc:	f3af 8000 	nop.w
 80105d0:	ffc00000 	.word	0xffc00000
 80105d4:	41dfffff 	.word	0x41dfffff
 80105d8:	94a03595 	.word	0x94a03595
 80105dc:	3fcfffff 	.word	0x3fcfffff

080105e0 <_strtod_r>:
 80105e0:	4b01      	ldr	r3, [pc, #4]	@ (80105e8 <_strtod_r+0x8>)
 80105e2:	f7ff ba19 	b.w	800fa18 <_strtod_l>
 80105e6:	bf00      	nop
 80105e8:	20000034 	.word	0x20000034

080105ec <_strtol_l.isra.0>:
 80105ec:	2b24      	cmp	r3, #36	@ 0x24
 80105ee:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80105f2:	4686      	mov	lr, r0
 80105f4:	4690      	mov	r8, r2
 80105f6:	d801      	bhi.n	80105fc <_strtol_l.isra.0+0x10>
 80105f8:	2b01      	cmp	r3, #1
 80105fa:	d106      	bne.n	801060a <_strtol_l.isra.0+0x1e>
 80105fc:	f000 f92a 	bl	8010854 <__errno>
 8010600:	2316      	movs	r3, #22
 8010602:	6003      	str	r3, [r0, #0]
 8010604:	2000      	movs	r0, #0
 8010606:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801060a:	4834      	ldr	r0, [pc, #208]	@ (80106dc <_strtol_l.isra.0+0xf0>)
 801060c:	460d      	mov	r5, r1
 801060e:	462a      	mov	r2, r5
 8010610:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010614:	5d06      	ldrb	r6, [r0, r4]
 8010616:	f016 0608 	ands.w	r6, r6, #8
 801061a:	d1f8      	bne.n	801060e <_strtol_l.isra.0+0x22>
 801061c:	2c2d      	cmp	r4, #45	@ 0x2d
 801061e:	d110      	bne.n	8010642 <_strtol_l.isra.0+0x56>
 8010620:	782c      	ldrb	r4, [r5, #0]
 8010622:	2601      	movs	r6, #1
 8010624:	1c95      	adds	r5, r2, #2
 8010626:	f033 0210 	bics.w	r2, r3, #16
 801062a:	d115      	bne.n	8010658 <_strtol_l.isra.0+0x6c>
 801062c:	2c30      	cmp	r4, #48	@ 0x30
 801062e:	d10d      	bne.n	801064c <_strtol_l.isra.0+0x60>
 8010630:	782a      	ldrb	r2, [r5, #0]
 8010632:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8010636:	2a58      	cmp	r2, #88	@ 0x58
 8010638:	d108      	bne.n	801064c <_strtol_l.isra.0+0x60>
 801063a:	786c      	ldrb	r4, [r5, #1]
 801063c:	3502      	adds	r5, #2
 801063e:	2310      	movs	r3, #16
 8010640:	e00a      	b.n	8010658 <_strtol_l.isra.0+0x6c>
 8010642:	2c2b      	cmp	r4, #43	@ 0x2b
 8010644:	bf04      	itt	eq
 8010646:	782c      	ldrbeq	r4, [r5, #0]
 8010648:	1c95      	addeq	r5, r2, #2
 801064a:	e7ec      	b.n	8010626 <_strtol_l.isra.0+0x3a>
 801064c:	2b00      	cmp	r3, #0
 801064e:	d1f6      	bne.n	801063e <_strtol_l.isra.0+0x52>
 8010650:	2c30      	cmp	r4, #48	@ 0x30
 8010652:	bf14      	ite	ne
 8010654:	230a      	movne	r3, #10
 8010656:	2308      	moveq	r3, #8
 8010658:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 801065c:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 8010660:	2200      	movs	r2, #0
 8010662:	fbbc f9f3 	udiv	r9, ip, r3
 8010666:	4610      	mov	r0, r2
 8010668:	fb03 ca19 	mls	sl, r3, r9, ip
 801066c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8010670:	2f09      	cmp	r7, #9
 8010672:	d80f      	bhi.n	8010694 <_strtol_l.isra.0+0xa8>
 8010674:	463c      	mov	r4, r7
 8010676:	42a3      	cmp	r3, r4
 8010678:	dd1b      	ble.n	80106b2 <_strtol_l.isra.0+0xc6>
 801067a:	1c57      	adds	r7, r2, #1
 801067c:	d007      	beq.n	801068e <_strtol_l.isra.0+0xa2>
 801067e:	4581      	cmp	r9, r0
 8010680:	d314      	bcc.n	80106ac <_strtol_l.isra.0+0xc0>
 8010682:	d101      	bne.n	8010688 <_strtol_l.isra.0+0x9c>
 8010684:	45a2      	cmp	sl, r4
 8010686:	db11      	blt.n	80106ac <_strtol_l.isra.0+0xc0>
 8010688:	fb00 4003 	mla	r0, r0, r3, r4
 801068c:	2201      	movs	r2, #1
 801068e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010692:	e7eb      	b.n	801066c <_strtol_l.isra.0+0x80>
 8010694:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8010698:	2f19      	cmp	r7, #25
 801069a:	d801      	bhi.n	80106a0 <_strtol_l.isra.0+0xb4>
 801069c:	3c37      	subs	r4, #55	@ 0x37
 801069e:	e7ea      	b.n	8010676 <_strtol_l.isra.0+0x8a>
 80106a0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80106a4:	2f19      	cmp	r7, #25
 80106a6:	d804      	bhi.n	80106b2 <_strtol_l.isra.0+0xc6>
 80106a8:	3c57      	subs	r4, #87	@ 0x57
 80106aa:	e7e4      	b.n	8010676 <_strtol_l.isra.0+0x8a>
 80106ac:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80106b0:	e7ed      	b.n	801068e <_strtol_l.isra.0+0xa2>
 80106b2:	1c53      	adds	r3, r2, #1
 80106b4:	d108      	bne.n	80106c8 <_strtol_l.isra.0+0xdc>
 80106b6:	2322      	movs	r3, #34	@ 0x22
 80106b8:	f8ce 3000 	str.w	r3, [lr]
 80106bc:	4660      	mov	r0, ip
 80106be:	f1b8 0f00 	cmp.w	r8, #0
 80106c2:	d0a0      	beq.n	8010606 <_strtol_l.isra.0+0x1a>
 80106c4:	1e69      	subs	r1, r5, #1
 80106c6:	e006      	b.n	80106d6 <_strtol_l.isra.0+0xea>
 80106c8:	b106      	cbz	r6, 80106cc <_strtol_l.isra.0+0xe0>
 80106ca:	4240      	negs	r0, r0
 80106cc:	f1b8 0f00 	cmp.w	r8, #0
 80106d0:	d099      	beq.n	8010606 <_strtol_l.isra.0+0x1a>
 80106d2:	2a00      	cmp	r2, #0
 80106d4:	d1f6      	bne.n	80106c4 <_strtol_l.isra.0+0xd8>
 80106d6:	f8c8 1000 	str.w	r1, [r8]
 80106da:	e794      	b.n	8010606 <_strtol_l.isra.0+0x1a>
 80106dc:	080145e9 	.word	0x080145e9

080106e0 <_strtol_r>:
 80106e0:	f7ff bf84 	b.w	80105ec <_strtol_l.isra.0>

080106e4 <_fwalk_sglue>:
 80106e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80106e8:	4607      	mov	r7, r0
 80106ea:	4688      	mov	r8, r1
 80106ec:	4614      	mov	r4, r2
 80106ee:	2600      	movs	r6, #0
 80106f0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80106f4:	f1b9 0901 	subs.w	r9, r9, #1
 80106f8:	d505      	bpl.n	8010706 <_fwalk_sglue+0x22>
 80106fa:	6824      	ldr	r4, [r4, #0]
 80106fc:	2c00      	cmp	r4, #0
 80106fe:	d1f7      	bne.n	80106f0 <_fwalk_sglue+0xc>
 8010700:	4630      	mov	r0, r6
 8010702:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010706:	89ab      	ldrh	r3, [r5, #12]
 8010708:	2b01      	cmp	r3, #1
 801070a:	d907      	bls.n	801071c <_fwalk_sglue+0x38>
 801070c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8010710:	3301      	adds	r3, #1
 8010712:	d003      	beq.n	801071c <_fwalk_sglue+0x38>
 8010714:	4629      	mov	r1, r5
 8010716:	4638      	mov	r0, r7
 8010718:	47c0      	blx	r8
 801071a:	4306      	orrs	r6, r0
 801071c:	3568      	adds	r5, #104	@ 0x68
 801071e:	e7e9      	b.n	80106f4 <_fwalk_sglue+0x10>

08010720 <iprintf>:
 8010720:	b40f      	push	{r0, r1, r2, r3}
 8010722:	b507      	push	{r0, r1, r2, lr}
 8010724:	4906      	ldr	r1, [pc, #24]	@ (8010740 <iprintf+0x20>)
 8010726:	ab04      	add	r3, sp, #16
 8010728:	6808      	ldr	r0, [r1, #0]
 801072a:	f853 2b04 	ldr.w	r2, [r3], #4
 801072e:	6881      	ldr	r1, [r0, #8]
 8010730:	9301      	str	r3, [sp, #4]
 8010732:	f001 fc3d 	bl	8011fb0 <_vfiprintf_r>
 8010736:	b003      	add	sp, #12
 8010738:	f85d eb04 	ldr.w	lr, [sp], #4
 801073c:	b004      	add	sp, #16
 801073e:	4770      	bx	lr
 8010740:	200001a0 	.word	0x200001a0

08010744 <_puts_r>:
 8010744:	6a03      	ldr	r3, [r0, #32]
 8010746:	b570      	push	{r4, r5, r6, lr}
 8010748:	6884      	ldr	r4, [r0, #8]
 801074a:	4605      	mov	r5, r0
 801074c:	460e      	mov	r6, r1
 801074e:	b90b      	cbnz	r3, 8010754 <_puts_r+0x10>
 8010750:	f7ff f92a 	bl	800f9a8 <__sinit>
 8010754:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010756:	07db      	lsls	r3, r3, #31
 8010758:	d405      	bmi.n	8010766 <_puts_r+0x22>
 801075a:	89a3      	ldrh	r3, [r4, #12]
 801075c:	0598      	lsls	r0, r3, #22
 801075e:	d402      	bmi.n	8010766 <_puts_r+0x22>
 8010760:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010762:	f000 f8a2 	bl	80108aa <__retarget_lock_acquire_recursive>
 8010766:	89a3      	ldrh	r3, [r4, #12]
 8010768:	0719      	lsls	r1, r3, #28
 801076a:	d502      	bpl.n	8010772 <_puts_r+0x2e>
 801076c:	6923      	ldr	r3, [r4, #16]
 801076e:	2b00      	cmp	r3, #0
 8010770:	d135      	bne.n	80107de <_puts_r+0x9a>
 8010772:	4621      	mov	r1, r4
 8010774:	4628      	mov	r0, r5
 8010776:	f002 fb4b 	bl	8012e10 <__swsetup_r>
 801077a:	b380      	cbz	r0, 80107de <_puts_r+0x9a>
 801077c:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8010780:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010782:	07da      	lsls	r2, r3, #31
 8010784:	d405      	bmi.n	8010792 <_puts_r+0x4e>
 8010786:	89a3      	ldrh	r3, [r4, #12]
 8010788:	059b      	lsls	r3, r3, #22
 801078a:	d402      	bmi.n	8010792 <_puts_r+0x4e>
 801078c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801078e:	f000 f88d 	bl	80108ac <__retarget_lock_release_recursive>
 8010792:	4628      	mov	r0, r5
 8010794:	bd70      	pop	{r4, r5, r6, pc}
 8010796:	2b00      	cmp	r3, #0
 8010798:	da04      	bge.n	80107a4 <_puts_r+0x60>
 801079a:	69a2      	ldr	r2, [r4, #24]
 801079c:	429a      	cmp	r2, r3
 801079e:	dc17      	bgt.n	80107d0 <_puts_r+0x8c>
 80107a0:	290a      	cmp	r1, #10
 80107a2:	d015      	beq.n	80107d0 <_puts_r+0x8c>
 80107a4:	6823      	ldr	r3, [r4, #0]
 80107a6:	1c5a      	adds	r2, r3, #1
 80107a8:	6022      	str	r2, [r4, #0]
 80107aa:	7019      	strb	r1, [r3, #0]
 80107ac:	68a3      	ldr	r3, [r4, #8]
 80107ae:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80107b2:	3b01      	subs	r3, #1
 80107b4:	60a3      	str	r3, [r4, #8]
 80107b6:	2900      	cmp	r1, #0
 80107b8:	d1ed      	bne.n	8010796 <_puts_r+0x52>
 80107ba:	2b00      	cmp	r3, #0
 80107bc:	da11      	bge.n	80107e2 <_puts_r+0x9e>
 80107be:	4622      	mov	r2, r4
 80107c0:	210a      	movs	r1, #10
 80107c2:	4628      	mov	r0, r5
 80107c4:	f002 fae5 	bl	8012d92 <__swbuf_r>
 80107c8:	3001      	adds	r0, #1
 80107ca:	d0d7      	beq.n	801077c <_puts_r+0x38>
 80107cc:	250a      	movs	r5, #10
 80107ce:	e7d7      	b.n	8010780 <_puts_r+0x3c>
 80107d0:	4622      	mov	r2, r4
 80107d2:	4628      	mov	r0, r5
 80107d4:	f002 fadd 	bl	8012d92 <__swbuf_r>
 80107d8:	3001      	adds	r0, #1
 80107da:	d1e7      	bne.n	80107ac <_puts_r+0x68>
 80107dc:	e7ce      	b.n	801077c <_puts_r+0x38>
 80107de:	3e01      	subs	r6, #1
 80107e0:	e7e4      	b.n	80107ac <_puts_r+0x68>
 80107e2:	6823      	ldr	r3, [r4, #0]
 80107e4:	1c5a      	adds	r2, r3, #1
 80107e6:	6022      	str	r2, [r4, #0]
 80107e8:	220a      	movs	r2, #10
 80107ea:	701a      	strb	r2, [r3, #0]
 80107ec:	e7ee      	b.n	80107cc <_puts_r+0x88>
	...

080107f0 <puts>:
 80107f0:	4b02      	ldr	r3, [pc, #8]	@ (80107fc <puts+0xc>)
 80107f2:	4601      	mov	r1, r0
 80107f4:	6818      	ldr	r0, [r3, #0]
 80107f6:	f7ff bfa5 	b.w	8010744 <_puts_r>
 80107fa:	bf00      	nop
 80107fc:	200001a0 	.word	0x200001a0

08010800 <memset>:
 8010800:	4402      	add	r2, r0
 8010802:	4603      	mov	r3, r0
 8010804:	4293      	cmp	r3, r2
 8010806:	d100      	bne.n	801080a <memset+0xa>
 8010808:	4770      	bx	lr
 801080a:	f803 1b01 	strb.w	r1, [r3], #1
 801080e:	e7f9      	b.n	8010804 <memset+0x4>

08010810 <strncmp>:
 8010810:	b510      	push	{r4, lr}
 8010812:	b16a      	cbz	r2, 8010830 <strncmp+0x20>
 8010814:	3901      	subs	r1, #1
 8010816:	1884      	adds	r4, r0, r2
 8010818:	f810 2b01 	ldrb.w	r2, [r0], #1
 801081c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8010820:	429a      	cmp	r2, r3
 8010822:	d103      	bne.n	801082c <strncmp+0x1c>
 8010824:	42a0      	cmp	r0, r4
 8010826:	d001      	beq.n	801082c <strncmp+0x1c>
 8010828:	2a00      	cmp	r2, #0
 801082a:	d1f5      	bne.n	8010818 <strncmp+0x8>
 801082c:	1ad0      	subs	r0, r2, r3
 801082e:	bd10      	pop	{r4, pc}
 8010830:	4610      	mov	r0, r2
 8010832:	e7fc      	b.n	801082e <strncmp+0x1e>

08010834 <_sbrk_r>:
 8010834:	b538      	push	{r3, r4, r5, lr}
 8010836:	4d06      	ldr	r5, [pc, #24]	@ (8010850 <_sbrk_r+0x1c>)
 8010838:	2300      	movs	r3, #0
 801083a:	4604      	mov	r4, r0
 801083c:	4608      	mov	r0, r1
 801083e:	602b      	str	r3, [r5, #0]
 8010840:	f7f6 fbb4 	bl	8006fac <_sbrk>
 8010844:	1c43      	adds	r3, r0, #1
 8010846:	d102      	bne.n	801084e <_sbrk_r+0x1a>
 8010848:	682b      	ldr	r3, [r5, #0]
 801084a:	b103      	cbz	r3, 801084e <_sbrk_r+0x1a>
 801084c:	6023      	str	r3, [r4, #0]
 801084e:	bd38      	pop	{r3, r4, r5, pc}
 8010850:	20000cc4 	.word	0x20000cc4

08010854 <__errno>:
 8010854:	4b01      	ldr	r3, [pc, #4]	@ (801085c <__errno+0x8>)
 8010856:	6818      	ldr	r0, [r3, #0]
 8010858:	4770      	bx	lr
 801085a:	bf00      	nop
 801085c:	200001a0 	.word	0x200001a0

08010860 <__libc_init_array>:
 8010860:	b570      	push	{r4, r5, r6, lr}
 8010862:	4d0d      	ldr	r5, [pc, #52]	@ (8010898 <__libc_init_array+0x38>)
 8010864:	4c0d      	ldr	r4, [pc, #52]	@ (801089c <__libc_init_array+0x3c>)
 8010866:	1b64      	subs	r4, r4, r5
 8010868:	10a4      	asrs	r4, r4, #2
 801086a:	2600      	movs	r6, #0
 801086c:	42a6      	cmp	r6, r4
 801086e:	d109      	bne.n	8010884 <__libc_init_array+0x24>
 8010870:	4d0b      	ldr	r5, [pc, #44]	@ (80108a0 <__libc_init_array+0x40>)
 8010872:	4c0c      	ldr	r4, [pc, #48]	@ (80108a4 <__libc_init_array+0x44>)
 8010874:	f002 fc98 	bl	80131a8 <_init>
 8010878:	1b64      	subs	r4, r4, r5
 801087a:	10a4      	asrs	r4, r4, #2
 801087c:	2600      	movs	r6, #0
 801087e:	42a6      	cmp	r6, r4
 8010880:	d105      	bne.n	801088e <__libc_init_array+0x2e>
 8010882:	bd70      	pop	{r4, r5, r6, pc}
 8010884:	f855 3b04 	ldr.w	r3, [r5], #4
 8010888:	4798      	blx	r3
 801088a:	3601      	adds	r6, #1
 801088c:	e7ee      	b.n	801086c <__libc_init_array+0xc>
 801088e:	f855 3b04 	ldr.w	r3, [r5], #4
 8010892:	4798      	blx	r3
 8010894:	3601      	adds	r6, #1
 8010896:	e7f2      	b.n	801087e <__libc_init_array+0x1e>
	...

080108a8 <__retarget_lock_init_recursive>:
 80108a8:	4770      	bx	lr

080108aa <__retarget_lock_acquire_recursive>:
 80108aa:	4770      	bx	lr

080108ac <__retarget_lock_release_recursive>:
 80108ac:	4770      	bx	lr
	...

080108b0 <_localeconv_r>:
 80108b0:	4800      	ldr	r0, [pc, #0]	@ (80108b4 <_localeconv_r+0x4>)
 80108b2:	4770      	bx	lr
 80108b4:	20000124 	.word	0x20000124

080108b8 <memcpy>:
 80108b8:	440a      	add	r2, r1
 80108ba:	4291      	cmp	r1, r2
 80108bc:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80108c0:	d100      	bne.n	80108c4 <memcpy+0xc>
 80108c2:	4770      	bx	lr
 80108c4:	b510      	push	{r4, lr}
 80108c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80108ca:	f803 4f01 	strb.w	r4, [r3, #1]!
 80108ce:	4291      	cmp	r1, r2
 80108d0:	d1f9      	bne.n	80108c6 <memcpy+0xe>
 80108d2:	bd10      	pop	{r4, pc}
 80108d4:	0000      	movs	r0, r0
	...

080108d8 <nan>:
 80108d8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80108e0 <nan+0x8>
 80108dc:	4770      	bx	lr
 80108de:	bf00      	nop
 80108e0:	00000000 	.word	0x00000000
 80108e4:	7ff80000 	.word	0x7ff80000

080108e8 <nanf>:
 80108e8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80108f0 <nanf+0x8>
 80108ec:	4770      	bx	lr
 80108ee:	bf00      	nop
 80108f0:	7fc00000 	.word	0x7fc00000

080108f4 <quorem>:
 80108f4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80108f8:	6903      	ldr	r3, [r0, #16]
 80108fa:	690c      	ldr	r4, [r1, #16]
 80108fc:	42a3      	cmp	r3, r4
 80108fe:	4607      	mov	r7, r0
 8010900:	db7e      	blt.n	8010a00 <quorem+0x10c>
 8010902:	3c01      	subs	r4, #1
 8010904:	f101 0814 	add.w	r8, r1, #20
 8010908:	00a3      	lsls	r3, r4, #2
 801090a:	f100 0514 	add.w	r5, r0, #20
 801090e:	9300      	str	r3, [sp, #0]
 8010910:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010914:	9301      	str	r3, [sp, #4]
 8010916:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801091a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801091e:	3301      	adds	r3, #1
 8010920:	429a      	cmp	r2, r3
 8010922:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8010926:	fbb2 f6f3 	udiv	r6, r2, r3
 801092a:	d32e      	bcc.n	801098a <quorem+0x96>
 801092c:	f04f 0a00 	mov.w	sl, #0
 8010930:	46c4      	mov	ip, r8
 8010932:	46ae      	mov	lr, r5
 8010934:	46d3      	mov	fp, sl
 8010936:	f85c 3b04 	ldr.w	r3, [ip], #4
 801093a:	b298      	uxth	r0, r3
 801093c:	fb06 a000 	mla	r0, r6, r0, sl
 8010940:	0c02      	lsrs	r2, r0, #16
 8010942:	0c1b      	lsrs	r3, r3, #16
 8010944:	fb06 2303 	mla	r3, r6, r3, r2
 8010948:	f8de 2000 	ldr.w	r2, [lr]
 801094c:	b280      	uxth	r0, r0
 801094e:	b292      	uxth	r2, r2
 8010950:	1a12      	subs	r2, r2, r0
 8010952:	445a      	add	r2, fp
 8010954:	f8de 0000 	ldr.w	r0, [lr]
 8010958:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801095c:	b29b      	uxth	r3, r3
 801095e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8010962:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8010966:	b292      	uxth	r2, r2
 8010968:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801096c:	45e1      	cmp	r9, ip
 801096e:	f84e 2b04 	str.w	r2, [lr], #4
 8010972:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8010976:	d2de      	bcs.n	8010936 <quorem+0x42>
 8010978:	9b00      	ldr	r3, [sp, #0]
 801097a:	58eb      	ldr	r3, [r5, r3]
 801097c:	b92b      	cbnz	r3, 801098a <quorem+0x96>
 801097e:	9b01      	ldr	r3, [sp, #4]
 8010980:	3b04      	subs	r3, #4
 8010982:	429d      	cmp	r5, r3
 8010984:	461a      	mov	r2, r3
 8010986:	d32f      	bcc.n	80109e8 <quorem+0xf4>
 8010988:	613c      	str	r4, [r7, #16]
 801098a:	4638      	mov	r0, r7
 801098c:	f001 ffa2 	bl	80128d4 <__mcmp>
 8010990:	2800      	cmp	r0, #0
 8010992:	db25      	blt.n	80109e0 <quorem+0xec>
 8010994:	4629      	mov	r1, r5
 8010996:	2000      	movs	r0, #0
 8010998:	f858 2b04 	ldr.w	r2, [r8], #4
 801099c:	f8d1 c000 	ldr.w	ip, [r1]
 80109a0:	fa1f fe82 	uxth.w	lr, r2
 80109a4:	fa1f f38c 	uxth.w	r3, ip
 80109a8:	eba3 030e 	sub.w	r3, r3, lr
 80109ac:	4403      	add	r3, r0
 80109ae:	0c12      	lsrs	r2, r2, #16
 80109b0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80109b4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80109b8:	b29b      	uxth	r3, r3
 80109ba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80109be:	45c1      	cmp	r9, r8
 80109c0:	f841 3b04 	str.w	r3, [r1], #4
 80109c4:	ea4f 4022 	mov.w	r0, r2, asr #16
 80109c8:	d2e6      	bcs.n	8010998 <quorem+0xa4>
 80109ca:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80109ce:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80109d2:	b922      	cbnz	r2, 80109de <quorem+0xea>
 80109d4:	3b04      	subs	r3, #4
 80109d6:	429d      	cmp	r5, r3
 80109d8:	461a      	mov	r2, r3
 80109da:	d30b      	bcc.n	80109f4 <quorem+0x100>
 80109dc:	613c      	str	r4, [r7, #16]
 80109de:	3601      	adds	r6, #1
 80109e0:	4630      	mov	r0, r6
 80109e2:	b003      	add	sp, #12
 80109e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80109e8:	6812      	ldr	r2, [r2, #0]
 80109ea:	3b04      	subs	r3, #4
 80109ec:	2a00      	cmp	r2, #0
 80109ee:	d1cb      	bne.n	8010988 <quorem+0x94>
 80109f0:	3c01      	subs	r4, #1
 80109f2:	e7c6      	b.n	8010982 <quorem+0x8e>
 80109f4:	6812      	ldr	r2, [r2, #0]
 80109f6:	3b04      	subs	r3, #4
 80109f8:	2a00      	cmp	r2, #0
 80109fa:	d1ef      	bne.n	80109dc <quorem+0xe8>
 80109fc:	3c01      	subs	r4, #1
 80109fe:	e7ea      	b.n	80109d6 <quorem+0xe2>
 8010a00:	2000      	movs	r0, #0
 8010a02:	e7ee      	b.n	80109e2 <quorem+0xee>
 8010a04:	0000      	movs	r0, r0
	...

08010a08 <_dtoa_r>:
 8010a08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010a0c:	69c7      	ldr	r7, [r0, #28]
 8010a0e:	b097      	sub	sp, #92	@ 0x5c
 8010a10:	ed8d 0b04 	vstr	d0, [sp, #16]
 8010a14:	ec55 4b10 	vmov	r4, r5, d0
 8010a18:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8010a1a:	9107      	str	r1, [sp, #28]
 8010a1c:	4681      	mov	r9, r0
 8010a1e:	920c      	str	r2, [sp, #48]	@ 0x30
 8010a20:	9311      	str	r3, [sp, #68]	@ 0x44
 8010a22:	b97f      	cbnz	r7, 8010a44 <_dtoa_r+0x3c>
 8010a24:	2010      	movs	r0, #16
 8010a26:	f7fe fab9 	bl	800ef9c <malloc>
 8010a2a:	4602      	mov	r2, r0
 8010a2c:	f8c9 001c 	str.w	r0, [r9, #28]
 8010a30:	b920      	cbnz	r0, 8010a3c <_dtoa_r+0x34>
 8010a32:	4ba9      	ldr	r3, [pc, #676]	@ (8010cd8 <_dtoa_r+0x2d0>)
 8010a34:	21ef      	movs	r1, #239	@ 0xef
 8010a36:	48a9      	ldr	r0, [pc, #676]	@ (8010cdc <_dtoa_r+0x2d4>)
 8010a38:	f002 fb32 	bl	80130a0 <__assert_func>
 8010a3c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8010a40:	6007      	str	r7, [r0, #0]
 8010a42:	60c7      	str	r7, [r0, #12]
 8010a44:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8010a48:	6819      	ldr	r1, [r3, #0]
 8010a4a:	b159      	cbz	r1, 8010a64 <_dtoa_r+0x5c>
 8010a4c:	685a      	ldr	r2, [r3, #4]
 8010a4e:	604a      	str	r2, [r1, #4]
 8010a50:	2301      	movs	r3, #1
 8010a52:	4093      	lsls	r3, r2
 8010a54:	608b      	str	r3, [r1, #8]
 8010a56:	4648      	mov	r0, r9
 8010a58:	f001 fcc0 	bl	80123dc <_Bfree>
 8010a5c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8010a60:	2200      	movs	r2, #0
 8010a62:	601a      	str	r2, [r3, #0]
 8010a64:	1e2b      	subs	r3, r5, #0
 8010a66:	bfb9      	ittee	lt
 8010a68:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8010a6c:	9305      	strlt	r3, [sp, #20]
 8010a6e:	2300      	movge	r3, #0
 8010a70:	6033      	strge	r3, [r6, #0]
 8010a72:	9f05      	ldr	r7, [sp, #20]
 8010a74:	4b9a      	ldr	r3, [pc, #616]	@ (8010ce0 <_dtoa_r+0x2d8>)
 8010a76:	bfbc      	itt	lt
 8010a78:	2201      	movlt	r2, #1
 8010a7a:	6032      	strlt	r2, [r6, #0]
 8010a7c:	43bb      	bics	r3, r7
 8010a7e:	d112      	bne.n	8010aa6 <_dtoa_r+0x9e>
 8010a80:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8010a82:	f242 730f 	movw	r3, #9999	@ 0x270f
 8010a86:	6013      	str	r3, [r2, #0]
 8010a88:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8010a8c:	4323      	orrs	r3, r4
 8010a8e:	f000 855a 	beq.w	8011546 <_dtoa_r+0xb3e>
 8010a92:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8010a94:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8010cf4 <_dtoa_r+0x2ec>
 8010a98:	2b00      	cmp	r3, #0
 8010a9a:	f000 855c 	beq.w	8011556 <_dtoa_r+0xb4e>
 8010a9e:	f10a 0303 	add.w	r3, sl, #3
 8010aa2:	f000 bd56 	b.w	8011552 <_dtoa_r+0xb4a>
 8010aa6:	ed9d 7b04 	vldr	d7, [sp, #16]
 8010aaa:	2200      	movs	r2, #0
 8010aac:	ec51 0b17 	vmov	r0, r1, d7
 8010ab0:	2300      	movs	r3, #0
 8010ab2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8010ab6:	f7f0 f80f 	bl	8000ad8 <__aeabi_dcmpeq>
 8010aba:	4680      	mov	r8, r0
 8010abc:	b158      	cbz	r0, 8010ad6 <_dtoa_r+0xce>
 8010abe:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8010ac0:	2301      	movs	r3, #1
 8010ac2:	6013      	str	r3, [r2, #0]
 8010ac4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8010ac6:	b113      	cbz	r3, 8010ace <_dtoa_r+0xc6>
 8010ac8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8010aca:	4b86      	ldr	r3, [pc, #536]	@ (8010ce4 <_dtoa_r+0x2dc>)
 8010acc:	6013      	str	r3, [r2, #0]
 8010ace:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8010cf8 <_dtoa_r+0x2f0>
 8010ad2:	f000 bd40 	b.w	8011556 <_dtoa_r+0xb4e>
 8010ad6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8010ada:	aa14      	add	r2, sp, #80	@ 0x50
 8010adc:	a915      	add	r1, sp, #84	@ 0x54
 8010ade:	4648      	mov	r0, r9
 8010ae0:	f002 f818 	bl	8012b14 <__d2b>
 8010ae4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8010ae8:	9002      	str	r0, [sp, #8]
 8010aea:	2e00      	cmp	r6, #0
 8010aec:	d078      	beq.n	8010be0 <_dtoa_r+0x1d8>
 8010aee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010af0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8010af4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010af8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8010afc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8010b00:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8010b04:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8010b08:	4619      	mov	r1, r3
 8010b0a:	2200      	movs	r2, #0
 8010b0c:	4b76      	ldr	r3, [pc, #472]	@ (8010ce8 <_dtoa_r+0x2e0>)
 8010b0e:	f7ef fbc3 	bl	8000298 <__aeabi_dsub>
 8010b12:	a36b      	add	r3, pc, #428	@ (adr r3, 8010cc0 <_dtoa_r+0x2b8>)
 8010b14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b18:	f7ef fd76 	bl	8000608 <__aeabi_dmul>
 8010b1c:	a36a      	add	r3, pc, #424	@ (adr r3, 8010cc8 <_dtoa_r+0x2c0>)
 8010b1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b22:	f7ef fbbb 	bl	800029c <__adddf3>
 8010b26:	4604      	mov	r4, r0
 8010b28:	4630      	mov	r0, r6
 8010b2a:	460d      	mov	r5, r1
 8010b2c:	f7ef fd02 	bl	8000534 <__aeabi_i2d>
 8010b30:	a367      	add	r3, pc, #412	@ (adr r3, 8010cd0 <_dtoa_r+0x2c8>)
 8010b32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b36:	f7ef fd67 	bl	8000608 <__aeabi_dmul>
 8010b3a:	4602      	mov	r2, r0
 8010b3c:	460b      	mov	r3, r1
 8010b3e:	4620      	mov	r0, r4
 8010b40:	4629      	mov	r1, r5
 8010b42:	f7ef fbab 	bl	800029c <__adddf3>
 8010b46:	4604      	mov	r4, r0
 8010b48:	460d      	mov	r5, r1
 8010b4a:	f7f0 f80d 	bl	8000b68 <__aeabi_d2iz>
 8010b4e:	2200      	movs	r2, #0
 8010b50:	4607      	mov	r7, r0
 8010b52:	2300      	movs	r3, #0
 8010b54:	4620      	mov	r0, r4
 8010b56:	4629      	mov	r1, r5
 8010b58:	f7ef ffc8 	bl	8000aec <__aeabi_dcmplt>
 8010b5c:	b140      	cbz	r0, 8010b70 <_dtoa_r+0x168>
 8010b5e:	4638      	mov	r0, r7
 8010b60:	f7ef fce8 	bl	8000534 <__aeabi_i2d>
 8010b64:	4622      	mov	r2, r4
 8010b66:	462b      	mov	r3, r5
 8010b68:	f7ef ffb6 	bl	8000ad8 <__aeabi_dcmpeq>
 8010b6c:	b900      	cbnz	r0, 8010b70 <_dtoa_r+0x168>
 8010b6e:	3f01      	subs	r7, #1
 8010b70:	2f16      	cmp	r7, #22
 8010b72:	d852      	bhi.n	8010c1a <_dtoa_r+0x212>
 8010b74:	4b5d      	ldr	r3, [pc, #372]	@ (8010cec <_dtoa_r+0x2e4>)
 8010b76:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8010b7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b7e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8010b82:	f7ef ffb3 	bl	8000aec <__aeabi_dcmplt>
 8010b86:	2800      	cmp	r0, #0
 8010b88:	d049      	beq.n	8010c1e <_dtoa_r+0x216>
 8010b8a:	3f01      	subs	r7, #1
 8010b8c:	2300      	movs	r3, #0
 8010b8e:	9310      	str	r3, [sp, #64]	@ 0x40
 8010b90:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8010b92:	1b9b      	subs	r3, r3, r6
 8010b94:	1e5a      	subs	r2, r3, #1
 8010b96:	bf45      	ittet	mi
 8010b98:	f1c3 0301 	rsbmi	r3, r3, #1
 8010b9c:	9300      	strmi	r3, [sp, #0]
 8010b9e:	2300      	movpl	r3, #0
 8010ba0:	2300      	movmi	r3, #0
 8010ba2:	9206      	str	r2, [sp, #24]
 8010ba4:	bf54      	ite	pl
 8010ba6:	9300      	strpl	r3, [sp, #0]
 8010ba8:	9306      	strmi	r3, [sp, #24]
 8010baa:	2f00      	cmp	r7, #0
 8010bac:	db39      	blt.n	8010c22 <_dtoa_r+0x21a>
 8010bae:	9b06      	ldr	r3, [sp, #24]
 8010bb0:	970d      	str	r7, [sp, #52]	@ 0x34
 8010bb2:	443b      	add	r3, r7
 8010bb4:	9306      	str	r3, [sp, #24]
 8010bb6:	2300      	movs	r3, #0
 8010bb8:	9308      	str	r3, [sp, #32]
 8010bba:	9b07      	ldr	r3, [sp, #28]
 8010bbc:	2b09      	cmp	r3, #9
 8010bbe:	d863      	bhi.n	8010c88 <_dtoa_r+0x280>
 8010bc0:	2b05      	cmp	r3, #5
 8010bc2:	bfc4      	itt	gt
 8010bc4:	3b04      	subgt	r3, #4
 8010bc6:	9307      	strgt	r3, [sp, #28]
 8010bc8:	9b07      	ldr	r3, [sp, #28]
 8010bca:	f1a3 0302 	sub.w	r3, r3, #2
 8010bce:	bfcc      	ite	gt
 8010bd0:	2400      	movgt	r4, #0
 8010bd2:	2401      	movle	r4, #1
 8010bd4:	2b03      	cmp	r3, #3
 8010bd6:	d863      	bhi.n	8010ca0 <_dtoa_r+0x298>
 8010bd8:	e8df f003 	tbb	[pc, r3]
 8010bdc:	2b375452 	.word	0x2b375452
 8010be0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8010be4:	441e      	add	r6, r3
 8010be6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8010bea:	2b20      	cmp	r3, #32
 8010bec:	bfc1      	itttt	gt
 8010bee:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8010bf2:	409f      	lslgt	r7, r3
 8010bf4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8010bf8:	fa24 f303 	lsrgt.w	r3, r4, r3
 8010bfc:	bfd6      	itet	le
 8010bfe:	f1c3 0320 	rsble	r3, r3, #32
 8010c02:	ea47 0003 	orrgt.w	r0, r7, r3
 8010c06:	fa04 f003 	lslle.w	r0, r4, r3
 8010c0a:	f7ef fc83 	bl	8000514 <__aeabi_ui2d>
 8010c0e:	2201      	movs	r2, #1
 8010c10:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8010c14:	3e01      	subs	r6, #1
 8010c16:	9212      	str	r2, [sp, #72]	@ 0x48
 8010c18:	e776      	b.n	8010b08 <_dtoa_r+0x100>
 8010c1a:	2301      	movs	r3, #1
 8010c1c:	e7b7      	b.n	8010b8e <_dtoa_r+0x186>
 8010c1e:	9010      	str	r0, [sp, #64]	@ 0x40
 8010c20:	e7b6      	b.n	8010b90 <_dtoa_r+0x188>
 8010c22:	9b00      	ldr	r3, [sp, #0]
 8010c24:	1bdb      	subs	r3, r3, r7
 8010c26:	9300      	str	r3, [sp, #0]
 8010c28:	427b      	negs	r3, r7
 8010c2a:	9308      	str	r3, [sp, #32]
 8010c2c:	2300      	movs	r3, #0
 8010c2e:	930d      	str	r3, [sp, #52]	@ 0x34
 8010c30:	e7c3      	b.n	8010bba <_dtoa_r+0x1b2>
 8010c32:	2301      	movs	r3, #1
 8010c34:	9309      	str	r3, [sp, #36]	@ 0x24
 8010c36:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010c38:	eb07 0b03 	add.w	fp, r7, r3
 8010c3c:	f10b 0301 	add.w	r3, fp, #1
 8010c40:	2b01      	cmp	r3, #1
 8010c42:	9303      	str	r3, [sp, #12]
 8010c44:	bfb8      	it	lt
 8010c46:	2301      	movlt	r3, #1
 8010c48:	e006      	b.n	8010c58 <_dtoa_r+0x250>
 8010c4a:	2301      	movs	r3, #1
 8010c4c:	9309      	str	r3, [sp, #36]	@ 0x24
 8010c4e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010c50:	2b00      	cmp	r3, #0
 8010c52:	dd28      	ble.n	8010ca6 <_dtoa_r+0x29e>
 8010c54:	469b      	mov	fp, r3
 8010c56:	9303      	str	r3, [sp, #12]
 8010c58:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8010c5c:	2100      	movs	r1, #0
 8010c5e:	2204      	movs	r2, #4
 8010c60:	f102 0514 	add.w	r5, r2, #20
 8010c64:	429d      	cmp	r5, r3
 8010c66:	d926      	bls.n	8010cb6 <_dtoa_r+0x2ae>
 8010c68:	6041      	str	r1, [r0, #4]
 8010c6a:	4648      	mov	r0, r9
 8010c6c:	f001 fb76 	bl	801235c <_Balloc>
 8010c70:	4682      	mov	sl, r0
 8010c72:	2800      	cmp	r0, #0
 8010c74:	d142      	bne.n	8010cfc <_dtoa_r+0x2f4>
 8010c76:	4b1e      	ldr	r3, [pc, #120]	@ (8010cf0 <_dtoa_r+0x2e8>)
 8010c78:	4602      	mov	r2, r0
 8010c7a:	f240 11af 	movw	r1, #431	@ 0x1af
 8010c7e:	e6da      	b.n	8010a36 <_dtoa_r+0x2e>
 8010c80:	2300      	movs	r3, #0
 8010c82:	e7e3      	b.n	8010c4c <_dtoa_r+0x244>
 8010c84:	2300      	movs	r3, #0
 8010c86:	e7d5      	b.n	8010c34 <_dtoa_r+0x22c>
 8010c88:	2401      	movs	r4, #1
 8010c8a:	2300      	movs	r3, #0
 8010c8c:	9307      	str	r3, [sp, #28]
 8010c8e:	9409      	str	r4, [sp, #36]	@ 0x24
 8010c90:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 8010c94:	2200      	movs	r2, #0
 8010c96:	f8cd b00c 	str.w	fp, [sp, #12]
 8010c9a:	2312      	movs	r3, #18
 8010c9c:	920c      	str	r2, [sp, #48]	@ 0x30
 8010c9e:	e7db      	b.n	8010c58 <_dtoa_r+0x250>
 8010ca0:	2301      	movs	r3, #1
 8010ca2:	9309      	str	r3, [sp, #36]	@ 0x24
 8010ca4:	e7f4      	b.n	8010c90 <_dtoa_r+0x288>
 8010ca6:	f04f 0b01 	mov.w	fp, #1
 8010caa:	f8cd b00c 	str.w	fp, [sp, #12]
 8010cae:	465b      	mov	r3, fp
 8010cb0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8010cb4:	e7d0      	b.n	8010c58 <_dtoa_r+0x250>
 8010cb6:	3101      	adds	r1, #1
 8010cb8:	0052      	lsls	r2, r2, #1
 8010cba:	e7d1      	b.n	8010c60 <_dtoa_r+0x258>
 8010cbc:	f3af 8000 	nop.w
 8010cc0:	636f4361 	.word	0x636f4361
 8010cc4:	3fd287a7 	.word	0x3fd287a7
 8010cc8:	8b60c8b3 	.word	0x8b60c8b3
 8010ccc:	3fc68a28 	.word	0x3fc68a28
 8010cd0:	509f79fb 	.word	0x509f79fb
 8010cd4:	3fd34413 	.word	0x3fd34413
 8010cd8:	08014410 	.word	0x08014410
 8010cdc:	08014427 	.word	0x08014427
 8010ce0:	7ff00000 	.word	0x7ff00000
 8010ce4:	080143d1 	.word	0x080143d1
 8010ce8:	3ff80000 	.word	0x3ff80000
 8010cec:	08014720 	.word	0x08014720
 8010cf0:	0801447f 	.word	0x0801447f
 8010cf4:	0801440c 	.word	0x0801440c
 8010cf8:	080143d0 	.word	0x080143d0
 8010cfc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8010d00:	6018      	str	r0, [r3, #0]
 8010d02:	9b03      	ldr	r3, [sp, #12]
 8010d04:	2b0e      	cmp	r3, #14
 8010d06:	f200 80a1 	bhi.w	8010e4c <_dtoa_r+0x444>
 8010d0a:	2c00      	cmp	r4, #0
 8010d0c:	f000 809e 	beq.w	8010e4c <_dtoa_r+0x444>
 8010d10:	2f00      	cmp	r7, #0
 8010d12:	dd33      	ble.n	8010d7c <_dtoa_r+0x374>
 8010d14:	4b9c      	ldr	r3, [pc, #624]	@ (8010f88 <_dtoa_r+0x580>)
 8010d16:	f007 020f 	and.w	r2, r7, #15
 8010d1a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010d1e:	ed93 7b00 	vldr	d7, [r3]
 8010d22:	05f8      	lsls	r0, r7, #23
 8010d24:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8010d28:	ea4f 1427 	mov.w	r4, r7, asr #4
 8010d2c:	d516      	bpl.n	8010d5c <_dtoa_r+0x354>
 8010d2e:	4b97      	ldr	r3, [pc, #604]	@ (8010f8c <_dtoa_r+0x584>)
 8010d30:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8010d34:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8010d38:	f7ef fd90 	bl	800085c <__aeabi_ddiv>
 8010d3c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010d40:	f004 040f 	and.w	r4, r4, #15
 8010d44:	2603      	movs	r6, #3
 8010d46:	4d91      	ldr	r5, [pc, #580]	@ (8010f8c <_dtoa_r+0x584>)
 8010d48:	b954      	cbnz	r4, 8010d60 <_dtoa_r+0x358>
 8010d4a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8010d4e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010d52:	f7ef fd83 	bl	800085c <__aeabi_ddiv>
 8010d56:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010d5a:	e028      	b.n	8010dae <_dtoa_r+0x3a6>
 8010d5c:	2602      	movs	r6, #2
 8010d5e:	e7f2      	b.n	8010d46 <_dtoa_r+0x33e>
 8010d60:	07e1      	lsls	r1, r4, #31
 8010d62:	d508      	bpl.n	8010d76 <_dtoa_r+0x36e>
 8010d64:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8010d68:	e9d5 2300 	ldrd	r2, r3, [r5]
 8010d6c:	f7ef fc4c 	bl	8000608 <__aeabi_dmul>
 8010d70:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8010d74:	3601      	adds	r6, #1
 8010d76:	1064      	asrs	r4, r4, #1
 8010d78:	3508      	adds	r5, #8
 8010d7a:	e7e5      	b.n	8010d48 <_dtoa_r+0x340>
 8010d7c:	f000 80af 	beq.w	8010ede <_dtoa_r+0x4d6>
 8010d80:	427c      	negs	r4, r7
 8010d82:	4b81      	ldr	r3, [pc, #516]	@ (8010f88 <_dtoa_r+0x580>)
 8010d84:	4d81      	ldr	r5, [pc, #516]	@ (8010f8c <_dtoa_r+0x584>)
 8010d86:	f004 020f 	and.w	r2, r4, #15
 8010d8a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010d8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d92:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8010d96:	f7ef fc37 	bl	8000608 <__aeabi_dmul>
 8010d9a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010d9e:	1124      	asrs	r4, r4, #4
 8010da0:	2300      	movs	r3, #0
 8010da2:	2602      	movs	r6, #2
 8010da4:	2c00      	cmp	r4, #0
 8010da6:	f040 808f 	bne.w	8010ec8 <_dtoa_r+0x4c0>
 8010daa:	2b00      	cmp	r3, #0
 8010dac:	d1d3      	bne.n	8010d56 <_dtoa_r+0x34e>
 8010dae:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8010db0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8010db4:	2b00      	cmp	r3, #0
 8010db6:	f000 8094 	beq.w	8010ee2 <_dtoa_r+0x4da>
 8010dba:	4b75      	ldr	r3, [pc, #468]	@ (8010f90 <_dtoa_r+0x588>)
 8010dbc:	2200      	movs	r2, #0
 8010dbe:	4620      	mov	r0, r4
 8010dc0:	4629      	mov	r1, r5
 8010dc2:	f7ef fe93 	bl	8000aec <__aeabi_dcmplt>
 8010dc6:	2800      	cmp	r0, #0
 8010dc8:	f000 808b 	beq.w	8010ee2 <_dtoa_r+0x4da>
 8010dcc:	9b03      	ldr	r3, [sp, #12]
 8010dce:	2b00      	cmp	r3, #0
 8010dd0:	f000 8087 	beq.w	8010ee2 <_dtoa_r+0x4da>
 8010dd4:	f1bb 0f00 	cmp.w	fp, #0
 8010dd8:	dd34      	ble.n	8010e44 <_dtoa_r+0x43c>
 8010dda:	4620      	mov	r0, r4
 8010ddc:	4b6d      	ldr	r3, [pc, #436]	@ (8010f94 <_dtoa_r+0x58c>)
 8010dde:	2200      	movs	r2, #0
 8010de0:	4629      	mov	r1, r5
 8010de2:	f7ef fc11 	bl	8000608 <__aeabi_dmul>
 8010de6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010dea:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8010dee:	3601      	adds	r6, #1
 8010df0:	465c      	mov	r4, fp
 8010df2:	4630      	mov	r0, r6
 8010df4:	f7ef fb9e 	bl	8000534 <__aeabi_i2d>
 8010df8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010dfc:	f7ef fc04 	bl	8000608 <__aeabi_dmul>
 8010e00:	4b65      	ldr	r3, [pc, #404]	@ (8010f98 <_dtoa_r+0x590>)
 8010e02:	2200      	movs	r2, #0
 8010e04:	f7ef fa4a 	bl	800029c <__adddf3>
 8010e08:	4605      	mov	r5, r0
 8010e0a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8010e0e:	2c00      	cmp	r4, #0
 8010e10:	d16a      	bne.n	8010ee8 <_dtoa_r+0x4e0>
 8010e12:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010e16:	4b61      	ldr	r3, [pc, #388]	@ (8010f9c <_dtoa_r+0x594>)
 8010e18:	2200      	movs	r2, #0
 8010e1a:	f7ef fa3d 	bl	8000298 <__aeabi_dsub>
 8010e1e:	4602      	mov	r2, r0
 8010e20:	460b      	mov	r3, r1
 8010e22:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8010e26:	462a      	mov	r2, r5
 8010e28:	4633      	mov	r3, r6
 8010e2a:	f7ef fe7d 	bl	8000b28 <__aeabi_dcmpgt>
 8010e2e:	2800      	cmp	r0, #0
 8010e30:	f040 8298 	bne.w	8011364 <_dtoa_r+0x95c>
 8010e34:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010e38:	462a      	mov	r2, r5
 8010e3a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8010e3e:	f7ef fe55 	bl	8000aec <__aeabi_dcmplt>
 8010e42:	bb38      	cbnz	r0, 8010e94 <_dtoa_r+0x48c>
 8010e44:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8010e48:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8010e4c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8010e4e:	2b00      	cmp	r3, #0
 8010e50:	f2c0 8157 	blt.w	8011102 <_dtoa_r+0x6fa>
 8010e54:	2f0e      	cmp	r7, #14
 8010e56:	f300 8154 	bgt.w	8011102 <_dtoa_r+0x6fa>
 8010e5a:	4b4b      	ldr	r3, [pc, #300]	@ (8010f88 <_dtoa_r+0x580>)
 8010e5c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8010e60:	ed93 7b00 	vldr	d7, [r3]
 8010e64:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010e66:	2b00      	cmp	r3, #0
 8010e68:	ed8d 7b00 	vstr	d7, [sp]
 8010e6c:	f280 80e5 	bge.w	801103a <_dtoa_r+0x632>
 8010e70:	9b03      	ldr	r3, [sp, #12]
 8010e72:	2b00      	cmp	r3, #0
 8010e74:	f300 80e1 	bgt.w	801103a <_dtoa_r+0x632>
 8010e78:	d10c      	bne.n	8010e94 <_dtoa_r+0x48c>
 8010e7a:	4b48      	ldr	r3, [pc, #288]	@ (8010f9c <_dtoa_r+0x594>)
 8010e7c:	2200      	movs	r2, #0
 8010e7e:	ec51 0b17 	vmov	r0, r1, d7
 8010e82:	f7ef fbc1 	bl	8000608 <__aeabi_dmul>
 8010e86:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010e8a:	f7ef fe43 	bl	8000b14 <__aeabi_dcmpge>
 8010e8e:	2800      	cmp	r0, #0
 8010e90:	f000 8266 	beq.w	8011360 <_dtoa_r+0x958>
 8010e94:	2400      	movs	r4, #0
 8010e96:	4625      	mov	r5, r4
 8010e98:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010e9a:	4656      	mov	r6, sl
 8010e9c:	ea6f 0803 	mvn.w	r8, r3
 8010ea0:	2700      	movs	r7, #0
 8010ea2:	4621      	mov	r1, r4
 8010ea4:	4648      	mov	r0, r9
 8010ea6:	f001 fa99 	bl	80123dc <_Bfree>
 8010eaa:	2d00      	cmp	r5, #0
 8010eac:	f000 80bd 	beq.w	801102a <_dtoa_r+0x622>
 8010eb0:	b12f      	cbz	r7, 8010ebe <_dtoa_r+0x4b6>
 8010eb2:	42af      	cmp	r7, r5
 8010eb4:	d003      	beq.n	8010ebe <_dtoa_r+0x4b6>
 8010eb6:	4639      	mov	r1, r7
 8010eb8:	4648      	mov	r0, r9
 8010eba:	f001 fa8f 	bl	80123dc <_Bfree>
 8010ebe:	4629      	mov	r1, r5
 8010ec0:	4648      	mov	r0, r9
 8010ec2:	f001 fa8b 	bl	80123dc <_Bfree>
 8010ec6:	e0b0      	b.n	801102a <_dtoa_r+0x622>
 8010ec8:	07e2      	lsls	r2, r4, #31
 8010eca:	d505      	bpl.n	8010ed8 <_dtoa_r+0x4d0>
 8010ecc:	e9d5 2300 	ldrd	r2, r3, [r5]
 8010ed0:	f7ef fb9a 	bl	8000608 <__aeabi_dmul>
 8010ed4:	3601      	adds	r6, #1
 8010ed6:	2301      	movs	r3, #1
 8010ed8:	1064      	asrs	r4, r4, #1
 8010eda:	3508      	adds	r5, #8
 8010edc:	e762      	b.n	8010da4 <_dtoa_r+0x39c>
 8010ede:	2602      	movs	r6, #2
 8010ee0:	e765      	b.n	8010dae <_dtoa_r+0x3a6>
 8010ee2:	9c03      	ldr	r4, [sp, #12]
 8010ee4:	46b8      	mov	r8, r7
 8010ee6:	e784      	b.n	8010df2 <_dtoa_r+0x3ea>
 8010ee8:	4b27      	ldr	r3, [pc, #156]	@ (8010f88 <_dtoa_r+0x580>)
 8010eea:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8010eec:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8010ef0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8010ef4:	4454      	add	r4, sl
 8010ef6:	2900      	cmp	r1, #0
 8010ef8:	d054      	beq.n	8010fa4 <_dtoa_r+0x59c>
 8010efa:	4929      	ldr	r1, [pc, #164]	@ (8010fa0 <_dtoa_r+0x598>)
 8010efc:	2000      	movs	r0, #0
 8010efe:	f7ef fcad 	bl	800085c <__aeabi_ddiv>
 8010f02:	4633      	mov	r3, r6
 8010f04:	462a      	mov	r2, r5
 8010f06:	f7ef f9c7 	bl	8000298 <__aeabi_dsub>
 8010f0a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8010f0e:	4656      	mov	r6, sl
 8010f10:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010f14:	f7ef fe28 	bl	8000b68 <__aeabi_d2iz>
 8010f18:	4605      	mov	r5, r0
 8010f1a:	f7ef fb0b 	bl	8000534 <__aeabi_i2d>
 8010f1e:	4602      	mov	r2, r0
 8010f20:	460b      	mov	r3, r1
 8010f22:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010f26:	f7ef f9b7 	bl	8000298 <__aeabi_dsub>
 8010f2a:	3530      	adds	r5, #48	@ 0x30
 8010f2c:	4602      	mov	r2, r0
 8010f2e:	460b      	mov	r3, r1
 8010f30:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8010f34:	f806 5b01 	strb.w	r5, [r6], #1
 8010f38:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8010f3c:	f7ef fdd6 	bl	8000aec <__aeabi_dcmplt>
 8010f40:	2800      	cmp	r0, #0
 8010f42:	d172      	bne.n	801102a <_dtoa_r+0x622>
 8010f44:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010f48:	4911      	ldr	r1, [pc, #68]	@ (8010f90 <_dtoa_r+0x588>)
 8010f4a:	2000      	movs	r0, #0
 8010f4c:	f7ef f9a4 	bl	8000298 <__aeabi_dsub>
 8010f50:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8010f54:	f7ef fdca 	bl	8000aec <__aeabi_dcmplt>
 8010f58:	2800      	cmp	r0, #0
 8010f5a:	f040 80b4 	bne.w	80110c6 <_dtoa_r+0x6be>
 8010f5e:	42a6      	cmp	r6, r4
 8010f60:	f43f af70 	beq.w	8010e44 <_dtoa_r+0x43c>
 8010f64:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8010f68:	4b0a      	ldr	r3, [pc, #40]	@ (8010f94 <_dtoa_r+0x58c>)
 8010f6a:	2200      	movs	r2, #0
 8010f6c:	f7ef fb4c 	bl	8000608 <__aeabi_dmul>
 8010f70:	4b08      	ldr	r3, [pc, #32]	@ (8010f94 <_dtoa_r+0x58c>)
 8010f72:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8010f76:	2200      	movs	r2, #0
 8010f78:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010f7c:	f7ef fb44 	bl	8000608 <__aeabi_dmul>
 8010f80:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010f84:	e7c4      	b.n	8010f10 <_dtoa_r+0x508>
 8010f86:	bf00      	nop
 8010f88:	08014720 	.word	0x08014720
 8010f8c:	080146f8 	.word	0x080146f8
 8010f90:	3ff00000 	.word	0x3ff00000
 8010f94:	40240000 	.word	0x40240000
 8010f98:	401c0000 	.word	0x401c0000
 8010f9c:	40140000 	.word	0x40140000
 8010fa0:	3fe00000 	.word	0x3fe00000
 8010fa4:	4631      	mov	r1, r6
 8010fa6:	4628      	mov	r0, r5
 8010fa8:	f7ef fb2e 	bl	8000608 <__aeabi_dmul>
 8010fac:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8010fb0:	9413      	str	r4, [sp, #76]	@ 0x4c
 8010fb2:	4656      	mov	r6, sl
 8010fb4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010fb8:	f7ef fdd6 	bl	8000b68 <__aeabi_d2iz>
 8010fbc:	4605      	mov	r5, r0
 8010fbe:	f7ef fab9 	bl	8000534 <__aeabi_i2d>
 8010fc2:	4602      	mov	r2, r0
 8010fc4:	460b      	mov	r3, r1
 8010fc6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010fca:	f7ef f965 	bl	8000298 <__aeabi_dsub>
 8010fce:	3530      	adds	r5, #48	@ 0x30
 8010fd0:	f806 5b01 	strb.w	r5, [r6], #1
 8010fd4:	4602      	mov	r2, r0
 8010fd6:	460b      	mov	r3, r1
 8010fd8:	42a6      	cmp	r6, r4
 8010fda:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8010fde:	f04f 0200 	mov.w	r2, #0
 8010fe2:	d124      	bne.n	801102e <_dtoa_r+0x626>
 8010fe4:	4baf      	ldr	r3, [pc, #700]	@ (80112a4 <_dtoa_r+0x89c>)
 8010fe6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8010fea:	f7ef f957 	bl	800029c <__adddf3>
 8010fee:	4602      	mov	r2, r0
 8010ff0:	460b      	mov	r3, r1
 8010ff2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010ff6:	f7ef fd97 	bl	8000b28 <__aeabi_dcmpgt>
 8010ffa:	2800      	cmp	r0, #0
 8010ffc:	d163      	bne.n	80110c6 <_dtoa_r+0x6be>
 8010ffe:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8011002:	49a8      	ldr	r1, [pc, #672]	@ (80112a4 <_dtoa_r+0x89c>)
 8011004:	2000      	movs	r0, #0
 8011006:	f7ef f947 	bl	8000298 <__aeabi_dsub>
 801100a:	4602      	mov	r2, r0
 801100c:	460b      	mov	r3, r1
 801100e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011012:	f7ef fd6b 	bl	8000aec <__aeabi_dcmplt>
 8011016:	2800      	cmp	r0, #0
 8011018:	f43f af14 	beq.w	8010e44 <_dtoa_r+0x43c>
 801101c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 801101e:	1e73      	subs	r3, r6, #1
 8011020:	9313      	str	r3, [sp, #76]	@ 0x4c
 8011022:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8011026:	2b30      	cmp	r3, #48	@ 0x30
 8011028:	d0f8      	beq.n	801101c <_dtoa_r+0x614>
 801102a:	4647      	mov	r7, r8
 801102c:	e03b      	b.n	80110a6 <_dtoa_r+0x69e>
 801102e:	4b9e      	ldr	r3, [pc, #632]	@ (80112a8 <_dtoa_r+0x8a0>)
 8011030:	f7ef faea 	bl	8000608 <__aeabi_dmul>
 8011034:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011038:	e7bc      	b.n	8010fb4 <_dtoa_r+0x5ac>
 801103a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 801103e:	4656      	mov	r6, sl
 8011040:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011044:	4620      	mov	r0, r4
 8011046:	4629      	mov	r1, r5
 8011048:	f7ef fc08 	bl	800085c <__aeabi_ddiv>
 801104c:	f7ef fd8c 	bl	8000b68 <__aeabi_d2iz>
 8011050:	4680      	mov	r8, r0
 8011052:	f7ef fa6f 	bl	8000534 <__aeabi_i2d>
 8011056:	e9dd 2300 	ldrd	r2, r3, [sp]
 801105a:	f7ef fad5 	bl	8000608 <__aeabi_dmul>
 801105e:	4602      	mov	r2, r0
 8011060:	460b      	mov	r3, r1
 8011062:	4620      	mov	r0, r4
 8011064:	4629      	mov	r1, r5
 8011066:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 801106a:	f7ef f915 	bl	8000298 <__aeabi_dsub>
 801106e:	f806 4b01 	strb.w	r4, [r6], #1
 8011072:	9d03      	ldr	r5, [sp, #12]
 8011074:	eba6 040a 	sub.w	r4, r6, sl
 8011078:	42a5      	cmp	r5, r4
 801107a:	4602      	mov	r2, r0
 801107c:	460b      	mov	r3, r1
 801107e:	d133      	bne.n	80110e8 <_dtoa_r+0x6e0>
 8011080:	f7ef f90c 	bl	800029c <__adddf3>
 8011084:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011088:	4604      	mov	r4, r0
 801108a:	460d      	mov	r5, r1
 801108c:	f7ef fd4c 	bl	8000b28 <__aeabi_dcmpgt>
 8011090:	b9c0      	cbnz	r0, 80110c4 <_dtoa_r+0x6bc>
 8011092:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011096:	4620      	mov	r0, r4
 8011098:	4629      	mov	r1, r5
 801109a:	f7ef fd1d 	bl	8000ad8 <__aeabi_dcmpeq>
 801109e:	b110      	cbz	r0, 80110a6 <_dtoa_r+0x69e>
 80110a0:	f018 0f01 	tst.w	r8, #1
 80110a4:	d10e      	bne.n	80110c4 <_dtoa_r+0x6bc>
 80110a6:	9902      	ldr	r1, [sp, #8]
 80110a8:	4648      	mov	r0, r9
 80110aa:	f001 f997 	bl	80123dc <_Bfree>
 80110ae:	2300      	movs	r3, #0
 80110b0:	7033      	strb	r3, [r6, #0]
 80110b2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80110b4:	3701      	adds	r7, #1
 80110b6:	601f      	str	r7, [r3, #0]
 80110b8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80110ba:	2b00      	cmp	r3, #0
 80110bc:	f000 824b 	beq.w	8011556 <_dtoa_r+0xb4e>
 80110c0:	601e      	str	r6, [r3, #0]
 80110c2:	e248      	b.n	8011556 <_dtoa_r+0xb4e>
 80110c4:	46b8      	mov	r8, r7
 80110c6:	4633      	mov	r3, r6
 80110c8:	461e      	mov	r6, r3
 80110ca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80110ce:	2a39      	cmp	r2, #57	@ 0x39
 80110d0:	d106      	bne.n	80110e0 <_dtoa_r+0x6d8>
 80110d2:	459a      	cmp	sl, r3
 80110d4:	d1f8      	bne.n	80110c8 <_dtoa_r+0x6c0>
 80110d6:	2230      	movs	r2, #48	@ 0x30
 80110d8:	f108 0801 	add.w	r8, r8, #1
 80110dc:	f88a 2000 	strb.w	r2, [sl]
 80110e0:	781a      	ldrb	r2, [r3, #0]
 80110e2:	3201      	adds	r2, #1
 80110e4:	701a      	strb	r2, [r3, #0]
 80110e6:	e7a0      	b.n	801102a <_dtoa_r+0x622>
 80110e8:	4b6f      	ldr	r3, [pc, #444]	@ (80112a8 <_dtoa_r+0x8a0>)
 80110ea:	2200      	movs	r2, #0
 80110ec:	f7ef fa8c 	bl	8000608 <__aeabi_dmul>
 80110f0:	2200      	movs	r2, #0
 80110f2:	2300      	movs	r3, #0
 80110f4:	4604      	mov	r4, r0
 80110f6:	460d      	mov	r5, r1
 80110f8:	f7ef fcee 	bl	8000ad8 <__aeabi_dcmpeq>
 80110fc:	2800      	cmp	r0, #0
 80110fe:	d09f      	beq.n	8011040 <_dtoa_r+0x638>
 8011100:	e7d1      	b.n	80110a6 <_dtoa_r+0x69e>
 8011102:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011104:	2a00      	cmp	r2, #0
 8011106:	f000 80ea 	beq.w	80112de <_dtoa_r+0x8d6>
 801110a:	9a07      	ldr	r2, [sp, #28]
 801110c:	2a01      	cmp	r2, #1
 801110e:	f300 80cd 	bgt.w	80112ac <_dtoa_r+0x8a4>
 8011112:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8011114:	2a00      	cmp	r2, #0
 8011116:	f000 80c1 	beq.w	801129c <_dtoa_r+0x894>
 801111a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 801111e:	9c08      	ldr	r4, [sp, #32]
 8011120:	9e00      	ldr	r6, [sp, #0]
 8011122:	9a00      	ldr	r2, [sp, #0]
 8011124:	441a      	add	r2, r3
 8011126:	9200      	str	r2, [sp, #0]
 8011128:	9a06      	ldr	r2, [sp, #24]
 801112a:	2101      	movs	r1, #1
 801112c:	441a      	add	r2, r3
 801112e:	4648      	mov	r0, r9
 8011130:	9206      	str	r2, [sp, #24]
 8011132:	f001 fa51 	bl	80125d8 <__i2b>
 8011136:	4605      	mov	r5, r0
 8011138:	b166      	cbz	r6, 8011154 <_dtoa_r+0x74c>
 801113a:	9b06      	ldr	r3, [sp, #24]
 801113c:	2b00      	cmp	r3, #0
 801113e:	dd09      	ble.n	8011154 <_dtoa_r+0x74c>
 8011140:	42b3      	cmp	r3, r6
 8011142:	9a00      	ldr	r2, [sp, #0]
 8011144:	bfa8      	it	ge
 8011146:	4633      	movge	r3, r6
 8011148:	1ad2      	subs	r2, r2, r3
 801114a:	9200      	str	r2, [sp, #0]
 801114c:	9a06      	ldr	r2, [sp, #24]
 801114e:	1af6      	subs	r6, r6, r3
 8011150:	1ad3      	subs	r3, r2, r3
 8011152:	9306      	str	r3, [sp, #24]
 8011154:	9b08      	ldr	r3, [sp, #32]
 8011156:	b30b      	cbz	r3, 801119c <_dtoa_r+0x794>
 8011158:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801115a:	2b00      	cmp	r3, #0
 801115c:	f000 80c6 	beq.w	80112ec <_dtoa_r+0x8e4>
 8011160:	2c00      	cmp	r4, #0
 8011162:	f000 80c0 	beq.w	80112e6 <_dtoa_r+0x8de>
 8011166:	4629      	mov	r1, r5
 8011168:	4622      	mov	r2, r4
 801116a:	4648      	mov	r0, r9
 801116c:	f001 faec 	bl	8012748 <__pow5mult>
 8011170:	9a02      	ldr	r2, [sp, #8]
 8011172:	4601      	mov	r1, r0
 8011174:	4605      	mov	r5, r0
 8011176:	4648      	mov	r0, r9
 8011178:	f001 fa44 	bl	8012604 <__multiply>
 801117c:	9902      	ldr	r1, [sp, #8]
 801117e:	4680      	mov	r8, r0
 8011180:	4648      	mov	r0, r9
 8011182:	f001 f92b 	bl	80123dc <_Bfree>
 8011186:	9b08      	ldr	r3, [sp, #32]
 8011188:	1b1b      	subs	r3, r3, r4
 801118a:	9308      	str	r3, [sp, #32]
 801118c:	f000 80b1 	beq.w	80112f2 <_dtoa_r+0x8ea>
 8011190:	9a08      	ldr	r2, [sp, #32]
 8011192:	4641      	mov	r1, r8
 8011194:	4648      	mov	r0, r9
 8011196:	f001 fad7 	bl	8012748 <__pow5mult>
 801119a:	9002      	str	r0, [sp, #8]
 801119c:	2101      	movs	r1, #1
 801119e:	4648      	mov	r0, r9
 80111a0:	f001 fa1a 	bl	80125d8 <__i2b>
 80111a4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80111a6:	4604      	mov	r4, r0
 80111a8:	2b00      	cmp	r3, #0
 80111aa:	f000 81d8 	beq.w	801155e <_dtoa_r+0xb56>
 80111ae:	461a      	mov	r2, r3
 80111b0:	4601      	mov	r1, r0
 80111b2:	4648      	mov	r0, r9
 80111b4:	f001 fac8 	bl	8012748 <__pow5mult>
 80111b8:	9b07      	ldr	r3, [sp, #28]
 80111ba:	2b01      	cmp	r3, #1
 80111bc:	4604      	mov	r4, r0
 80111be:	f300 809f 	bgt.w	8011300 <_dtoa_r+0x8f8>
 80111c2:	9b04      	ldr	r3, [sp, #16]
 80111c4:	2b00      	cmp	r3, #0
 80111c6:	f040 8097 	bne.w	80112f8 <_dtoa_r+0x8f0>
 80111ca:	9b05      	ldr	r3, [sp, #20]
 80111cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80111d0:	2b00      	cmp	r3, #0
 80111d2:	f040 8093 	bne.w	80112fc <_dtoa_r+0x8f4>
 80111d6:	9b05      	ldr	r3, [sp, #20]
 80111d8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80111dc:	0d1b      	lsrs	r3, r3, #20
 80111de:	051b      	lsls	r3, r3, #20
 80111e0:	b133      	cbz	r3, 80111f0 <_dtoa_r+0x7e8>
 80111e2:	9b00      	ldr	r3, [sp, #0]
 80111e4:	3301      	adds	r3, #1
 80111e6:	9300      	str	r3, [sp, #0]
 80111e8:	9b06      	ldr	r3, [sp, #24]
 80111ea:	3301      	adds	r3, #1
 80111ec:	9306      	str	r3, [sp, #24]
 80111ee:	2301      	movs	r3, #1
 80111f0:	9308      	str	r3, [sp, #32]
 80111f2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80111f4:	2b00      	cmp	r3, #0
 80111f6:	f000 81b8 	beq.w	801156a <_dtoa_r+0xb62>
 80111fa:	6923      	ldr	r3, [r4, #16]
 80111fc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8011200:	6918      	ldr	r0, [r3, #16]
 8011202:	f001 f99d 	bl	8012540 <__hi0bits>
 8011206:	f1c0 0020 	rsb	r0, r0, #32
 801120a:	9b06      	ldr	r3, [sp, #24]
 801120c:	4418      	add	r0, r3
 801120e:	f010 001f 	ands.w	r0, r0, #31
 8011212:	f000 8082 	beq.w	801131a <_dtoa_r+0x912>
 8011216:	f1c0 0320 	rsb	r3, r0, #32
 801121a:	2b04      	cmp	r3, #4
 801121c:	dd73      	ble.n	8011306 <_dtoa_r+0x8fe>
 801121e:	9b00      	ldr	r3, [sp, #0]
 8011220:	f1c0 001c 	rsb	r0, r0, #28
 8011224:	4403      	add	r3, r0
 8011226:	9300      	str	r3, [sp, #0]
 8011228:	9b06      	ldr	r3, [sp, #24]
 801122a:	4403      	add	r3, r0
 801122c:	4406      	add	r6, r0
 801122e:	9306      	str	r3, [sp, #24]
 8011230:	9b00      	ldr	r3, [sp, #0]
 8011232:	2b00      	cmp	r3, #0
 8011234:	dd05      	ble.n	8011242 <_dtoa_r+0x83a>
 8011236:	9902      	ldr	r1, [sp, #8]
 8011238:	461a      	mov	r2, r3
 801123a:	4648      	mov	r0, r9
 801123c:	f001 fade 	bl	80127fc <__lshift>
 8011240:	9002      	str	r0, [sp, #8]
 8011242:	9b06      	ldr	r3, [sp, #24]
 8011244:	2b00      	cmp	r3, #0
 8011246:	dd05      	ble.n	8011254 <_dtoa_r+0x84c>
 8011248:	4621      	mov	r1, r4
 801124a:	461a      	mov	r2, r3
 801124c:	4648      	mov	r0, r9
 801124e:	f001 fad5 	bl	80127fc <__lshift>
 8011252:	4604      	mov	r4, r0
 8011254:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8011256:	2b00      	cmp	r3, #0
 8011258:	d061      	beq.n	801131e <_dtoa_r+0x916>
 801125a:	9802      	ldr	r0, [sp, #8]
 801125c:	4621      	mov	r1, r4
 801125e:	f001 fb39 	bl	80128d4 <__mcmp>
 8011262:	2800      	cmp	r0, #0
 8011264:	da5b      	bge.n	801131e <_dtoa_r+0x916>
 8011266:	2300      	movs	r3, #0
 8011268:	9902      	ldr	r1, [sp, #8]
 801126a:	220a      	movs	r2, #10
 801126c:	4648      	mov	r0, r9
 801126e:	f001 f8d7 	bl	8012420 <__multadd>
 8011272:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011274:	9002      	str	r0, [sp, #8]
 8011276:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 801127a:	2b00      	cmp	r3, #0
 801127c:	f000 8177 	beq.w	801156e <_dtoa_r+0xb66>
 8011280:	4629      	mov	r1, r5
 8011282:	2300      	movs	r3, #0
 8011284:	220a      	movs	r2, #10
 8011286:	4648      	mov	r0, r9
 8011288:	f001 f8ca 	bl	8012420 <__multadd>
 801128c:	f1bb 0f00 	cmp.w	fp, #0
 8011290:	4605      	mov	r5, r0
 8011292:	dc6f      	bgt.n	8011374 <_dtoa_r+0x96c>
 8011294:	9b07      	ldr	r3, [sp, #28]
 8011296:	2b02      	cmp	r3, #2
 8011298:	dc49      	bgt.n	801132e <_dtoa_r+0x926>
 801129a:	e06b      	b.n	8011374 <_dtoa_r+0x96c>
 801129c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801129e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80112a2:	e73c      	b.n	801111e <_dtoa_r+0x716>
 80112a4:	3fe00000 	.word	0x3fe00000
 80112a8:	40240000 	.word	0x40240000
 80112ac:	9b03      	ldr	r3, [sp, #12]
 80112ae:	1e5c      	subs	r4, r3, #1
 80112b0:	9b08      	ldr	r3, [sp, #32]
 80112b2:	42a3      	cmp	r3, r4
 80112b4:	db09      	blt.n	80112ca <_dtoa_r+0x8c2>
 80112b6:	1b1c      	subs	r4, r3, r4
 80112b8:	9b03      	ldr	r3, [sp, #12]
 80112ba:	2b00      	cmp	r3, #0
 80112bc:	f6bf af30 	bge.w	8011120 <_dtoa_r+0x718>
 80112c0:	9b00      	ldr	r3, [sp, #0]
 80112c2:	9a03      	ldr	r2, [sp, #12]
 80112c4:	1a9e      	subs	r6, r3, r2
 80112c6:	2300      	movs	r3, #0
 80112c8:	e72b      	b.n	8011122 <_dtoa_r+0x71a>
 80112ca:	9b08      	ldr	r3, [sp, #32]
 80112cc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80112ce:	9408      	str	r4, [sp, #32]
 80112d0:	1ae3      	subs	r3, r4, r3
 80112d2:	441a      	add	r2, r3
 80112d4:	9e00      	ldr	r6, [sp, #0]
 80112d6:	9b03      	ldr	r3, [sp, #12]
 80112d8:	920d      	str	r2, [sp, #52]	@ 0x34
 80112da:	2400      	movs	r4, #0
 80112dc:	e721      	b.n	8011122 <_dtoa_r+0x71a>
 80112de:	9c08      	ldr	r4, [sp, #32]
 80112e0:	9e00      	ldr	r6, [sp, #0]
 80112e2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80112e4:	e728      	b.n	8011138 <_dtoa_r+0x730>
 80112e6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80112ea:	e751      	b.n	8011190 <_dtoa_r+0x788>
 80112ec:	9a08      	ldr	r2, [sp, #32]
 80112ee:	9902      	ldr	r1, [sp, #8]
 80112f0:	e750      	b.n	8011194 <_dtoa_r+0x78c>
 80112f2:	f8cd 8008 	str.w	r8, [sp, #8]
 80112f6:	e751      	b.n	801119c <_dtoa_r+0x794>
 80112f8:	2300      	movs	r3, #0
 80112fa:	e779      	b.n	80111f0 <_dtoa_r+0x7e8>
 80112fc:	9b04      	ldr	r3, [sp, #16]
 80112fe:	e777      	b.n	80111f0 <_dtoa_r+0x7e8>
 8011300:	2300      	movs	r3, #0
 8011302:	9308      	str	r3, [sp, #32]
 8011304:	e779      	b.n	80111fa <_dtoa_r+0x7f2>
 8011306:	d093      	beq.n	8011230 <_dtoa_r+0x828>
 8011308:	9a00      	ldr	r2, [sp, #0]
 801130a:	331c      	adds	r3, #28
 801130c:	441a      	add	r2, r3
 801130e:	9200      	str	r2, [sp, #0]
 8011310:	9a06      	ldr	r2, [sp, #24]
 8011312:	441a      	add	r2, r3
 8011314:	441e      	add	r6, r3
 8011316:	9206      	str	r2, [sp, #24]
 8011318:	e78a      	b.n	8011230 <_dtoa_r+0x828>
 801131a:	4603      	mov	r3, r0
 801131c:	e7f4      	b.n	8011308 <_dtoa_r+0x900>
 801131e:	9b03      	ldr	r3, [sp, #12]
 8011320:	2b00      	cmp	r3, #0
 8011322:	46b8      	mov	r8, r7
 8011324:	dc20      	bgt.n	8011368 <_dtoa_r+0x960>
 8011326:	469b      	mov	fp, r3
 8011328:	9b07      	ldr	r3, [sp, #28]
 801132a:	2b02      	cmp	r3, #2
 801132c:	dd1e      	ble.n	801136c <_dtoa_r+0x964>
 801132e:	f1bb 0f00 	cmp.w	fp, #0
 8011332:	f47f adb1 	bne.w	8010e98 <_dtoa_r+0x490>
 8011336:	4621      	mov	r1, r4
 8011338:	465b      	mov	r3, fp
 801133a:	2205      	movs	r2, #5
 801133c:	4648      	mov	r0, r9
 801133e:	f001 f86f 	bl	8012420 <__multadd>
 8011342:	4601      	mov	r1, r0
 8011344:	4604      	mov	r4, r0
 8011346:	9802      	ldr	r0, [sp, #8]
 8011348:	f001 fac4 	bl	80128d4 <__mcmp>
 801134c:	2800      	cmp	r0, #0
 801134e:	f77f ada3 	ble.w	8010e98 <_dtoa_r+0x490>
 8011352:	4656      	mov	r6, sl
 8011354:	2331      	movs	r3, #49	@ 0x31
 8011356:	f806 3b01 	strb.w	r3, [r6], #1
 801135a:	f108 0801 	add.w	r8, r8, #1
 801135e:	e59f      	b.n	8010ea0 <_dtoa_r+0x498>
 8011360:	9c03      	ldr	r4, [sp, #12]
 8011362:	46b8      	mov	r8, r7
 8011364:	4625      	mov	r5, r4
 8011366:	e7f4      	b.n	8011352 <_dtoa_r+0x94a>
 8011368:	f8dd b00c 	ldr.w	fp, [sp, #12]
 801136c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801136e:	2b00      	cmp	r3, #0
 8011370:	f000 8101 	beq.w	8011576 <_dtoa_r+0xb6e>
 8011374:	2e00      	cmp	r6, #0
 8011376:	dd05      	ble.n	8011384 <_dtoa_r+0x97c>
 8011378:	4629      	mov	r1, r5
 801137a:	4632      	mov	r2, r6
 801137c:	4648      	mov	r0, r9
 801137e:	f001 fa3d 	bl	80127fc <__lshift>
 8011382:	4605      	mov	r5, r0
 8011384:	9b08      	ldr	r3, [sp, #32]
 8011386:	2b00      	cmp	r3, #0
 8011388:	d05c      	beq.n	8011444 <_dtoa_r+0xa3c>
 801138a:	6869      	ldr	r1, [r5, #4]
 801138c:	4648      	mov	r0, r9
 801138e:	f000 ffe5 	bl	801235c <_Balloc>
 8011392:	4606      	mov	r6, r0
 8011394:	b928      	cbnz	r0, 80113a2 <_dtoa_r+0x99a>
 8011396:	4b82      	ldr	r3, [pc, #520]	@ (80115a0 <_dtoa_r+0xb98>)
 8011398:	4602      	mov	r2, r0
 801139a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801139e:	f7ff bb4a 	b.w	8010a36 <_dtoa_r+0x2e>
 80113a2:	692a      	ldr	r2, [r5, #16]
 80113a4:	3202      	adds	r2, #2
 80113a6:	0092      	lsls	r2, r2, #2
 80113a8:	f105 010c 	add.w	r1, r5, #12
 80113ac:	300c      	adds	r0, #12
 80113ae:	f7ff fa83 	bl	80108b8 <memcpy>
 80113b2:	2201      	movs	r2, #1
 80113b4:	4631      	mov	r1, r6
 80113b6:	4648      	mov	r0, r9
 80113b8:	f001 fa20 	bl	80127fc <__lshift>
 80113bc:	f10a 0301 	add.w	r3, sl, #1
 80113c0:	9300      	str	r3, [sp, #0]
 80113c2:	eb0a 030b 	add.w	r3, sl, fp
 80113c6:	9308      	str	r3, [sp, #32]
 80113c8:	9b04      	ldr	r3, [sp, #16]
 80113ca:	f003 0301 	and.w	r3, r3, #1
 80113ce:	462f      	mov	r7, r5
 80113d0:	9306      	str	r3, [sp, #24]
 80113d2:	4605      	mov	r5, r0
 80113d4:	9b00      	ldr	r3, [sp, #0]
 80113d6:	9802      	ldr	r0, [sp, #8]
 80113d8:	4621      	mov	r1, r4
 80113da:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 80113de:	f7ff fa89 	bl	80108f4 <quorem>
 80113e2:	4603      	mov	r3, r0
 80113e4:	3330      	adds	r3, #48	@ 0x30
 80113e6:	9003      	str	r0, [sp, #12]
 80113e8:	4639      	mov	r1, r7
 80113ea:	9802      	ldr	r0, [sp, #8]
 80113ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80113ee:	f001 fa71 	bl	80128d4 <__mcmp>
 80113f2:	462a      	mov	r2, r5
 80113f4:	9004      	str	r0, [sp, #16]
 80113f6:	4621      	mov	r1, r4
 80113f8:	4648      	mov	r0, r9
 80113fa:	f001 fa87 	bl	801290c <__mdiff>
 80113fe:	68c2      	ldr	r2, [r0, #12]
 8011400:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011402:	4606      	mov	r6, r0
 8011404:	bb02      	cbnz	r2, 8011448 <_dtoa_r+0xa40>
 8011406:	4601      	mov	r1, r0
 8011408:	9802      	ldr	r0, [sp, #8]
 801140a:	f001 fa63 	bl	80128d4 <__mcmp>
 801140e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011410:	4602      	mov	r2, r0
 8011412:	4631      	mov	r1, r6
 8011414:	4648      	mov	r0, r9
 8011416:	920c      	str	r2, [sp, #48]	@ 0x30
 8011418:	9309      	str	r3, [sp, #36]	@ 0x24
 801141a:	f000 ffdf 	bl	80123dc <_Bfree>
 801141e:	9b07      	ldr	r3, [sp, #28]
 8011420:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8011422:	9e00      	ldr	r6, [sp, #0]
 8011424:	ea42 0103 	orr.w	r1, r2, r3
 8011428:	9b06      	ldr	r3, [sp, #24]
 801142a:	4319      	orrs	r1, r3
 801142c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801142e:	d10d      	bne.n	801144c <_dtoa_r+0xa44>
 8011430:	2b39      	cmp	r3, #57	@ 0x39
 8011432:	d027      	beq.n	8011484 <_dtoa_r+0xa7c>
 8011434:	9a04      	ldr	r2, [sp, #16]
 8011436:	2a00      	cmp	r2, #0
 8011438:	dd01      	ble.n	801143e <_dtoa_r+0xa36>
 801143a:	9b03      	ldr	r3, [sp, #12]
 801143c:	3331      	adds	r3, #49	@ 0x31
 801143e:	f88b 3000 	strb.w	r3, [fp]
 8011442:	e52e      	b.n	8010ea2 <_dtoa_r+0x49a>
 8011444:	4628      	mov	r0, r5
 8011446:	e7b9      	b.n	80113bc <_dtoa_r+0x9b4>
 8011448:	2201      	movs	r2, #1
 801144a:	e7e2      	b.n	8011412 <_dtoa_r+0xa0a>
 801144c:	9904      	ldr	r1, [sp, #16]
 801144e:	2900      	cmp	r1, #0
 8011450:	db04      	blt.n	801145c <_dtoa_r+0xa54>
 8011452:	9807      	ldr	r0, [sp, #28]
 8011454:	4301      	orrs	r1, r0
 8011456:	9806      	ldr	r0, [sp, #24]
 8011458:	4301      	orrs	r1, r0
 801145a:	d120      	bne.n	801149e <_dtoa_r+0xa96>
 801145c:	2a00      	cmp	r2, #0
 801145e:	ddee      	ble.n	801143e <_dtoa_r+0xa36>
 8011460:	9902      	ldr	r1, [sp, #8]
 8011462:	9300      	str	r3, [sp, #0]
 8011464:	2201      	movs	r2, #1
 8011466:	4648      	mov	r0, r9
 8011468:	f001 f9c8 	bl	80127fc <__lshift>
 801146c:	4621      	mov	r1, r4
 801146e:	9002      	str	r0, [sp, #8]
 8011470:	f001 fa30 	bl	80128d4 <__mcmp>
 8011474:	2800      	cmp	r0, #0
 8011476:	9b00      	ldr	r3, [sp, #0]
 8011478:	dc02      	bgt.n	8011480 <_dtoa_r+0xa78>
 801147a:	d1e0      	bne.n	801143e <_dtoa_r+0xa36>
 801147c:	07da      	lsls	r2, r3, #31
 801147e:	d5de      	bpl.n	801143e <_dtoa_r+0xa36>
 8011480:	2b39      	cmp	r3, #57	@ 0x39
 8011482:	d1da      	bne.n	801143a <_dtoa_r+0xa32>
 8011484:	2339      	movs	r3, #57	@ 0x39
 8011486:	f88b 3000 	strb.w	r3, [fp]
 801148a:	4633      	mov	r3, r6
 801148c:	461e      	mov	r6, r3
 801148e:	3b01      	subs	r3, #1
 8011490:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8011494:	2a39      	cmp	r2, #57	@ 0x39
 8011496:	d04e      	beq.n	8011536 <_dtoa_r+0xb2e>
 8011498:	3201      	adds	r2, #1
 801149a:	701a      	strb	r2, [r3, #0]
 801149c:	e501      	b.n	8010ea2 <_dtoa_r+0x49a>
 801149e:	2a00      	cmp	r2, #0
 80114a0:	dd03      	ble.n	80114aa <_dtoa_r+0xaa2>
 80114a2:	2b39      	cmp	r3, #57	@ 0x39
 80114a4:	d0ee      	beq.n	8011484 <_dtoa_r+0xa7c>
 80114a6:	3301      	adds	r3, #1
 80114a8:	e7c9      	b.n	801143e <_dtoa_r+0xa36>
 80114aa:	9a00      	ldr	r2, [sp, #0]
 80114ac:	9908      	ldr	r1, [sp, #32]
 80114ae:	f802 3c01 	strb.w	r3, [r2, #-1]
 80114b2:	428a      	cmp	r2, r1
 80114b4:	d028      	beq.n	8011508 <_dtoa_r+0xb00>
 80114b6:	9902      	ldr	r1, [sp, #8]
 80114b8:	2300      	movs	r3, #0
 80114ba:	220a      	movs	r2, #10
 80114bc:	4648      	mov	r0, r9
 80114be:	f000 ffaf 	bl	8012420 <__multadd>
 80114c2:	42af      	cmp	r7, r5
 80114c4:	9002      	str	r0, [sp, #8]
 80114c6:	f04f 0300 	mov.w	r3, #0
 80114ca:	f04f 020a 	mov.w	r2, #10
 80114ce:	4639      	mov	r1, r7
 80114d0:	4648      	mov	r0, r9
 80114d2:	d107      	bne.n	80114e4 <_dtoa_r+0xadc>
 80114d4:	f000 ffa4 	bl	8012420 <__multadd>
 80114d8:	4607      	mov	r7, r0
 80114da:	4605      	mov	r5, r0
 80114dc:	9b00      	ldr	r3, [sp, #0]
 80114de:	3301      	adds	r3, #1
 80114e0:	9300      	str	r3, [sp, #0]
 80114e2:	e777      	b.n	80113d4 <_dtoa_r+0x9cc>
 80114e4:	f000 ff9c 	bl	8012420 <__multadd>
 80114e8:	4629      	mov	r1, r5
 80114ea:	4607      	mov	r7, r0
 80114ec:	2300      	movs	r3, #0
 80114ee:	220a      	movs	r2, #10
 80114f0:	4648      	mov	r0, r9
 80114f2:	f000 ff95 	bl	8012420 <__multadd>
 80114f6:	4605      	mov	r5, r0
 80114f8:	e7f0      	b.n	80114dc <_dtoa_r+0xad4>
 80114fa:	f1bb 0f00 	cmp.w	fp, #0
 80114fe:	bfcc      	ite	gt
 8011500:	465e      	movgt	r6, fp
 8011502:	2601      	movle	r6, #1
 8011504:	4456      	add	r6, sl
 8011506:	2700      	movs	r7, #0
 8011508:	9902      	ldr	r1, [sp, #8]
 801150a:	9300      	str	r3, [sp, #0]
 801150c:	2201      	movs	r2, #1
 801150e:	4648      	mov	r0, r9
 8011510:	f001 f974 	bl	80127fc <__lshift>
 8011514:	4621      	mov	r1, r4
 8011516:	9002      	str	r0, [sp, #8]
 8011518:	f001 f9dc 	bl	80128d4 <__mcmp>
 801151c:	2800      	cmp	r0, #0
 801151e:	dcb4      	bgt.n	801148a <_dtoa_r+0xa82>
 8011520:	d102      	bne.n	8011528 <_dtoa_r+0xb20>
 8011522:	9b00      	ldr	r3, [sp, #0]
 8011524:	07db      	lsls	r3, r3, #31
 8011526:	d4b0      	bmi.n	801148a <_dtoa_r+0xa82>
 8011528:	4633      	mov	r3, r6
 801152a:	461e      	mov	r6, r3
 801152c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8011530:	2a30      	cmp	r2, #48	@ 0x30
 8011532:	d0fa      	beq.n	801152a <_dtoa_r+0xb22>
 8011534:	e4b5      	b.n	8010ea2 <_dtoa_r+0x49a>
 8011536:	459a      	cmp	sl, r3
 8011538:	d1a8      	bne.n	801148c <_dtoa_r+0xa84>
 801153a:	2331      	movs	r3, #49	@ 0x31
 801153c:	f108 0801 	add.w	r8, r8, #1
 8011540:	f88a 3000 	strb.w	r3, [sl]
 8011544:	e4ad      	b.n	8010ea2 <_dtoa_r+0x49a>
 8011546:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8011548:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80115a4 <_dtoa_r+0xb9c>
 801154c:	b11b      	cbz	r3, 8011556 <_dtoa_r+0xb4e>
 801154e:	f10a 0308 	add.w	r3, sl, #8
 8011552:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8011554:	6013      	str	r3, [r2, #0]
 8011556:	4650      	mov	r0, sl
 8011558:	b017      	add	sp, #92	@ 0x5c
 801155a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801155e:	9b07      	ldr	r3, [sp, #28]
 8011560:	2b01      	cmp	r3, #1
 8011562:	f77f ae2e 	ble.w	80111c2 <_dtoa_r+0x7ba>
 8011566:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011568:	9308      	str	r3, [sp, #32]
 801156a:	2001      	movs	r0, #1
 801156c:	e64d      	b.n	801120a <_dtoa_r+0x802>
 801156e:	f1bb 0f00 	cmp.w	fp, #0
 8011572:	f77f aed9 	ble.w	8011328 <_dtoa_r+0x920>
 8011576:	4656      	mov	r6, sl
 8011578:	9802      	ldr	r0, [sp, #8]
 801157a:	4621      	mov	r1, r4
 801157c:	f7ff f9ba 	bl	80108f4 <quorem>
 8011580:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8011584:	f806 3b01 	strb.w	r3, [r6], #1
 8011588:	eba6 020a 	sub.w	r2, r6, sl
 801158c:	4593      	cmp	fp, r2
 801158e:	ddb4      	ble.n	80114fa <_dtoa_r+0xaf2>
 8011590:	9902      	ldr	r1, [sp, #8]
 8011592:	2300      	movs	r3, #0
 8011594:	220a      	movs	r2, #10
 8011596:	4648      	mov	r0, r9
 8011598:	f000 ff42 	bl	8012420 <__multadd>
 801159c:	9002      	str	r0, [sp, #8]
 801159e:	e7eb      	b.n	8011578 <_dtoa_r+0xb70>
 80115a0:	0801447f 	.word	0x0801447f
 80115a4:	08014403 	.word	0x08014403

080115a8 <_free_r>:
 80115a8:	b538      	push	{r3, r4, r5, lr}
 80115aa:	4605      	mov	r5, r0
 80115ac:	2900      	cmp	r1, #0
 80115ae:	d041      	beq.n	8011634 <_free_r+0x8c>
 80115b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80115b4:	1f0c      	subs	r4, r1, #4
 80115b6:	2b00      	cmp	r3, #0
 80115b8:	bfb8      	it	lt
 80115ba:	18e4      	addlt	r4, r4, r3
 80115bc:	f7fe f93a 	bl	800f834 <__malloc_lock>
 80115c0:	4a1d      	ldr	r2, [pc, #116]	@ (8011638 <_free_r+0x90>)
 80115c2:	6813      	ldr	r3, [r2, #0]
 80115c4:	b933      	cbnz	r3, 80115d4 <_free_r+0x2c>
 80115c6:	6063      	str	r3, [r4, #4]
 80115c8:	6014      	str	r4, [r2, #0]
 80115ca:	4628      	mov	r0, r5
 80115cc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80115d0:	f7fe b936 	b.w	800f840 <__malloc_unlock>
 80115d4:	42a3      	cmp	r3, r4
 80115d6:	d908      	bls.n	80115ea <_free_r+0x42>
 80115d8:	6820      	ldr	r0, [r4, #0]
 80115da:	1821      	adds	r1, r4, r0
 80115dc:	428b      	cmp	r3, r1
 80115de:	bf01      	itttt	eq
 80115e0:	6819      	ldreq	r1, [r3, #0]
 80115e2:	685b      	ldreq	r3, [r3, #4]
 80115e4:	1809      	addeq	r1, r1, r0
 80115e6:	6021      	streq	r1, [r4, #0]
 80115e8:	e7ed      	b.n	80115c6 <_free_r+0x1e>
 80115ea:	461a      	mov	r2, r3
 80115ec:	685b      	ldr	r3, [r3, #4]
 80115ee:	b10b      	cbz	r3, 80115f4 <_free_r+0x4c>
 80115f0:	42a3      	cmp	r3, r4
 80115f2:	d9fa      	bls.n	80115ea <_free_r+0x42>
 80115f4:	6811      	ldr	r1, [r2, #0]
 80115f6:	1850      	adds	r0, r2, r1
 80115f8:	42a0      	cmp	r0, r4
 80115fa:	d10b      	bne.n	8011614 <_free_r+0x6c>
 80115fc:	6820      	ldr	r0, [r4, #0]
 80115fe:	4401      	add	r1, r0
 8011600:	1850      	adds	r0, r2, r1
 8011602:	4283      	cmp	r3, r0
 8011604:	6011      	str	r1, [r2, #0]
 8011606:	d1e0      	bne.n	80115ca <_free_r+0x22>
 8011608:	6818      	ldr	r0, [r3, #0]
 801160a:	685b      	ldr	r3, [r3, #4]
 801160c:	6053      	str	r3, [r2, #4]
 801160e:	4408      	add	r0, r1
 8011610:	6010      	str	r0, [r2, #0]
 8011612:	e7da      	b.n	80115ca <_free_r+0x22>
 8011614:	d902      	bls.n	801161c <_free_r+0x74>
 8011616:	230c      	movs	r3, #12
 8011618:	602b      	str	r3, [r5, #0]
 801161a:	e7d6      	b.n	80115ca <_free_r+0x22>
 801161c:	6820      	ldr	r0, [r4, #0]
 801161e:	1821      	adds	r1, r4, r0
 8011620:	428b      	cmp	r3, r1
 8011622:	bf04      	itt	eq
 8011624:	6819      	ldreq	r1, [r3, #0]
 8011626:	685b      	ldreq	r3, [r3, #4]
 8011628:	6063      	str	r3, [r4, #4]
 801162a:	bf04      	itt	eq
 801162c:	1809      	addeq	r1, r1, r0
 801162e:	6021      	streq	r1, [r4, #0]
 8011630:	6054      	str	r4, [r2, #4]
 8011632:	e7ca      	b.n	80115ca <_free_r+0x22>
 8011634:	bd38      	pop	{r3, r4, r5, pc}
 8011636:	bf00      	nop
 8011638:	20000b80 	.word	0x20000b80

0801163c <rshift>:
 801163c:	6903      	ldr	r3, [r0, #16]
 801163e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8011642:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011646:	ea4f 1261 	mov.w	r2, r1, asr #5
 801164a:	f100 0414 	add.w	r4, r0, #20
 801164e:	dd45      	ble.n	80116dc <rshift+0xa0>
 8011650:	f011 011f 	ands.w	r1, r1, #31
 8011654:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8011658:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801165c:	d10c      	bne.n	8011678 <rshift+0x3c>
 801165e:	f100 0710 	add.w	r7, r0, #16
 8011662:	4629      	mov	r1, r5
 8011664:	42b1      	cmp	r1, r6
 8011666:	d334      	bcc.n	80116d2 <rshift+0x96>
 8011668:	1a9b      	subs	r3, r3, r2
 801166a:	009b      	lsls	r3, r3, #2
 801166c:	1eea      	subs	r2, r5, #3
 801166e:	4296      	cmp	r6, r2
 8011670:	bf38      	it	cc
 8011672:	2300      	movcc	r3, #0
 8011674:	4423      	add	r3, r4
 8011676:	e015      	b.n	80116a4 <rshift+0x68>
 8011678:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801167c:	f1c1 0820 	rsb	r8, r1, #32
 8011680:	40cf      	lsrs	r7, r1
 8011682:	f105 0e04 	add.w	lr, r5, #4
 8011686:	46a1      	mov	r9, r4
 8011688:	4576      	cmp	r6, lr
 801168a:	46f4      	mov	ip, lr
 801168c:	d815      	bhi.n	80116ba <rshift+0x7e>
 801168e:	1a9a      	subs	r2, r3, r2
 8011690:	0092      	lsls	r2, r2, #2
 8011692:	3a04      	subs	r2, #4
 8011694:	3501      	adds	r5, #1
 8011696:	42ae      	cmp	r6, r5
 8011698:	bf38      	it	cc
 801169a:	2200      	movcc	r2, #0
 801169c:	18a3      	adds	r3, r4, r2
 801169e:	50a7      	str	r7, [r4, r2]
 80116a0:	b107      	cbz	r7, 80116a4 <rshift+0x68>
 80116a2:	3304      	adds	r3, #4
 80116a4:	1b1a      	subs	r2, r3, r4
 80116a6:	42a3      	cmp	r3, r4
 80116a8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80116ac:	bf08      	it	eq
 80116ae:	2300      	moveq	r3, #0
 80116b0:	6102      	str	r2, [r0, #16]
 80116b2:	bf08      	it	eq
 80116b4:	6143      	streq	r3, [r0, #20]
 80116b6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80116ba:	f8dc c000 	ldr.w	ip, [ip]
 80116be:	fa0c fc08 	lsl.w	ip, ip, r8
 80116c2:	ea4c 0707 	orr.w	r7, ip, r7
 80116c6:	f849 7b04 	str.w	r7, [r9], #4
 80116ca:	f85e 7b04 	ldr.w	r7, [lr], #4
 80116ce:	40cf      	lsrs	r7, r1
 80116d0:	e7da      	b.n	8011688 <rshift+0x4c>
 80116d2:	f851 cb04 	ldr.w	ip, [r1], #4
 80116d6:	f847 cf04 	str.w	ip, [r7, #4]!
 80116da:	e7c3      	b.n	8011664 <rshift+0x28>
 80116dc:	4623      	mov	r3, r4
 80116de:	e7e1      	b.n	80116a4 <rshift+0x68>

080116e0 <__hexdig_fun>:
 80116e0:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80116e4:	2b09      	cmp	r3, #9
 80116e6:	d802      	bhi.n	80116ee <__hexdig_fun+0xe>
 80116e8:	3820      	subs	r0, #32
 80116ea:	b2c0      	uxtb	r0, r0
 80116ec:	4770      	bx	lr
 80116ee:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80116f2:	2b05      	cmp	r3, #5
 80116f4:	d801      	bhi.n	80116fa <__hexdig_fun+0x1a>
 80116f6:	3847      	subs	r0, #71	@ 0x47
 80116f8:	e7f7      	b.n	80116ea <__hexdig_fun+0xa>
 80116fa:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80116fe:	2b05      	cmp	r3, #5
 8011700:	d801      	bhi.n	8011706 <__hexdig_fun+0x26>
 8011702:	3827      	subs	r0, #39	@ 0x27
 8011704:	e7f1      	b.n	80116ea <__hexdig_fun+0xa>
 8011706:	2000      	movs	r0, #0
 8011708:	4770      	bx	lr
	...

0801170c <__gethex>:
 801170c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011710:	b085      	sub	sp, #20
 8011712:	468a      	mov	sl, r1
 8011714:	9302      	str	r3, [sp, #8]
 8011716:	680b      	ldr	r3, [r1, #0]
 8011718:	9001      	str	r0, [sp, #4]
 801171a:	4690      	mov	r8, r2
 801171c:	1c9c      	adds	r4, r3, #2
 801171e:	46a1      	mov	r9, r4
 8011720:	f814 0b01 	ldrb.w	r0, [r4], #1
 8011724:	2830      	cmp	r0, #48	@ 0x30
 8011726:	d0fa      	beq.n	801171e <__gethex+0x12>
 8011728:	eba9 0303 	sub.w	r3, r9, r3
 801172c:	f1a3 0b02 	sub.w	fp, r3, #2
 8011730:	f7ff ffd6 	bl	80116e0 <__hexdig_fun>
 8011734:	4605      	mov	r5, r0
 8011736:	2800      	cmp	r0, #0
 8011738:	d168      	bne.n	801180c <__gethex+0x100>
 801173a:	49a0      	ldr	r1, [pc, #640]	@ (80119bc <__gethex+0x2b0>)
 801173c:	2201      	movs	r2, #1
 801173e:	4648      	mov	r0, r9
 8011740:	f7ff f866 	bl	8010810 <strncmp>
 8011744:	4607      	mov	r7, r0
 8011746:	2800      	cmp	r0, #0
 8011748:	d167      	bne.n	801181a <__gethex+0x10e>
 801174a:	f899 0001 	ldrb.w	r0, [r9, #1]
 801174e:	4626      	mov	r6, r4
 8011750:	f7ff ffc6 	bl	80116e0 <__hexdig_fun>
 8011754:	2800      	cmp	r0, #0
 8011756:	d062      	beq.n	801181e <__gethex+0x112>
 8011758:	4623      	mov	r3, r4
 801175a:	7818      	ldrb	r0, [r3, #0]
 801175c:	2830      	cmp	r0, #48	@ 0x30
 801175e:	4699      	mov	r9, r3
 8011760:	f103 0301 	add.w	r3, r3, #1
 8011764:	d0f9      	beq.n	801175a <__gethex+0x4e>
 8011766:	f7ff ffbb 	bl	80116e0 <__hexdig_fun>
 801176a:	fab0 f580 	clz	r5, r0
 801176e:	096d      	lsrs	r5, r5, #5
 8011770:	f04f 0b01 	mov.w	fp, #1
 8011774:	464a      	mov	r2, r9
 8011776:	4616      	mov	r6, r2
 8011778:	3201      	adds	r2, #1
 801177a:	7830      	ldrb	r0, [r6, #0]
 801177c:	f7ff ffb0 	bl	80116e0 <__hexdig_fun>
 8011780:	2800      	cmp	r0, #0
 8011782:	d1f8      	bne.n	8011776 <__gethex+0x6a>
 8011784:	498d      	ldr	r1, [pc, #564]	@ (80119bc <__gethex+0x2b0>)
 8011786:	2201      	movs	r2, #1
 8011788:	4630      	mov	r0, r6
 801178a:	f7ff f841 	bl	8010810 <strncmp>
 801178e:	2800      	cmp	r0, #0
 8011790:	d13f      	bne.n	8011812 <__gethex+0x106>
 8011792:	b944      	cbnz	r4, 80117a6 <__gethex+0x9a>
 8011794:	1c74      	adds	r4, r6, #1
 8011796:	4622      	mov	r2, r4
 8011798:	4616      	mov	r6, r2
 801179a:	3201      	adds	r2, #1
 801179c:	7830      	ldrb	r0, [r6, #0]
 801179e:	f7ff ff9f 	bl	80116e0 <__hexdig_fun>
 80117a2:	2800      	cmp	r0, #0
 80117a4:	d1f8      	bne.n	8011798 <__gethex+0x8c>
 80117a6:	1ba4      	subs	r4, r4, r6
 80117a8:	00a7      	lsls	r7, r4, #2
 80117aa:	7833      	ldrb	r3, [r6, #0]
 80117ac:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 80117b0:	2b50      	cmp	r3, #80	@ 0x50
 80117b2:	d13e      	bne.n	8011832 <__gethex+0x126>
 80117b4:	7873      	ldrb	r3, [r6, #1]
 80117b6:	2b2b      	cmp	r3, #43	@ 0x2b
 80117b8:	d033      	beq.n	8011822 <__gethex+0x116>
 80117ba:	2b2d      	cmp	r3, #45	@ 0x2d
 80117bc:	d034      	beq.n	8011828 <__gethex+0x11c>
 80117be:	1c71      	adds	r1, r6, #1
 80117c0:	2400      	movs	r4, #0
 80117c2:	7808      	ldrb	r0, [r1, #0]
 80117c4:	f7ff ff8c 	bl	80116e0 <__hexdig_fun>
 80117c8:	1e43      	subs	r3, r0, #1
 80117ca:	b2db      	uxtb	r3, r3
 80117cc:	2b18      	cmp	r3, #24
 80117ce:	d830      	bhi.n	8011832 <__gethex+0x126>
 80117d0:	f1a0 0210 	sub.w	r2, r0, #16
 80117d4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80117d8:	f7ff ff82 	bl	80116e0 <__hexdig_fun>
 80117dc:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 80117e0:	fa5f fc8c 	uxtb.w	ip, ip
 80117e4:	f1bc 0f18 	cmp.w	ip, #24
 80117e8:	f04f 030a 	mov.w	r3, #10
 80117ec:	d91e      	bls.n	801182c <__gethex+0x120>
 80117ee:	b104      	cbz	r4, 80117f2 <__gethex+0xe6>
 80117f0:	4252      	negs	r2, r2
 80117f2:	4417      	add	r7, r2
 80117f4:	f8ca 1000 	str.w	r1, [sl]
 80117f8:	b1ed      	cbz	r5, 8011836 <__gethex+0x12a>
 80117fa:	f1bb 0f00 	cmp.w	fp, #0
 80117fe:	bf0c      	ite	eq
 8011800:	2506      	moveq	r5, #6
 8011802:	2500      	movne	r5, #0
 8011804:	4628      	mov	r0, r5
 8011806:	b005      	add	sp, #20
 8011808:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801180c:	2500      	movs	r5, #0
 801180e:	462c      	mov	r4, r5
 8011810:	e7b0      	b.n	8011774 <__gethex+0x68>
 8011812:	2c00      	cmp	r4, #0
 8011814:	d1c7      	bne.n	80117a6 <__gethex+0x9a>
 8011816:	4627      	mov	r7, r4
 8011818:	e7c7      	b.n	80117aa <__gethex+0x9e>
 801181a:	464e      	mov	r6, r9
 801181c:	462f      	mov	r7, r5
 801181e:	2501      	movs	r5, #1
 8011820:	e7c3      	b.n	80117aa <__gethex+0x9e>
 8011822:	2400      	movs	r4, #0
 8011824:	1cb1      	adds	r1, r6, #2
 8011826:	e7cc      	b.n	80117c2 <__gethex+0xb6>
 8011828:	2401      	movs	r4, #1
 801182a:	e7fb      	b.n	8011824 <__gethex+0x118>
 801182c:	fb03 0002 	mla	r0, r3, r2, r0
 8011830:	e7ce      	b.n	80117d0 <__gethex+0xc4>
 8011832:	4631      	mov	r1, r6
 8011834:	e7de      	b.n	80117f4 <__gethex+0xe8>
 8011836:	eba6 0309 	sub.w	r3, r6, r9
 801183a:	3b01      	subs	r3, #1
 801183c:	4629      	mov	r1, r5
 801183e:	2b07      	cmp	r3, #7
 8011840:	dc0a      	bgt.n	8011858 <__gethex+0x14c>
 8011842:	9801      	ldr	r0, [sp, #4]
 8011844:	f000 fd8a 	bl	801235c <_Balloc>
 8011848:	4604      	mov	r4, r0
 801184a:	b940      	cbnz	r0, 801185e <__gethex+0x152>
 801184c:	4b5c      	ldr	r3, [pc, #368]	@ (80119c0 <__gethex+0x2b4>)
 801184e:	4602      	mov	r2, r0
 8011850:	21e4      	movs	r1, #228	@ 0xe4
 8011852:	485c      	ldr	r0, [pc, #368]	@ (80119c4 <__gethex+0x2b8>)
 8011854:	f001 fc24 	bl	80130a0 <__assert_func>
 8011858:	3101      	adds	r1, #1
 801185a:	105b      	asrs	r3, r3, #1
 801185c:	e7ef      	b.n	801183e <__gethex+0x132>
 801185e:	f100 0a14 	add.w	sl, r0, #20
 8011862:	2300      	movs	r3, #0
 8011864:	4655      	mov	r5, sl
 8011866:	469b      	mov	fp, r3
 8011868:	45b1      	cmp	r9, r6
 801186a:	d337      	bcc.n	80118dc <__gethex+0x1d0>
 801186c:	f845 bb04 	str.w	fp, [r5], #4
 8011870:	eba5 050a 	sub.w	r5, r5, sl
 8011874:	10ad      	asrs	r5, r5, #2
 8011876:	6125      	str	r5, [r4, #16]
 8011878:	4658      	mov	r0, fp
 801187a:	f000 fe61 	bl	8012540 <__hi0bits>
 801187e:	016d      	lsls	r5, r5, #5
 8011880:	f8d8 6000 	ldr.w	r6, [r8]
 8011884:	1a2d      	subs	r5, r5, r0
 8011886:	42b5      	cmp	r5, r6
 8011888:	dd54      	ble.n	8011934 <__gethex+0x228>
 801188a:	1bad      	subs	r5, r5, r6
 801188c:	4629      	mov	r1, r5
 801188e:	4620      	mov	r0, r4
 8011890:	f001 f9ed 	bl	8012c6e <__any_on>
 8011894:	4681      	mov	r9, r0
 8011896:	b178      	cbz	r0, 80118b8 <__gethex+0x1ac>
 8011898:	1e6b      	subs	r3, r5, #1
 801189a:	1159      	asrs	r1, r3, #5
 801189c:	f003 021f 	and.w	r2, r3, #31
 80118a0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80118a4:	f04f 0901 	mov.w	r9, #1
 80118a8:	fa09 f202 	lsl.w	r2, r9, r2
 80118ac:	420a      	tst	r2, r1
 80118ae:	d003      	beq.n	80118b8 <__gethex+0x1ac>
 80118b0:	454b      	cmp	r3, r9
 80118b2:	dc36      	bgt.n	8011922 <__gethex+0x216>
 80118b4:	f04f 0902 	mov.w	r9, #2
 80118b8:	4629      	mov	r1, r5
 80118ba:	4620      	mov	r0, r4
 80118bc:	f7ff febe 	bl	801163c <rshift>
 80118c0:	442f      	add	r7, r5
 80118c2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80118c6:	42bb      	cmp	r3, r7
 80118c8:	da42      	bge.n	8011950 <__gethex+0x244>
 80118ca:	9801      	ldr	r0, [sp, #4]
 80118cc:	4621      	mov	r1, r4
 80118ce:	f000 fd85 	bl	80123dc <_Bfree>
 80118d2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80118d4:	2300      	movs	r3, #0
 80118d6:	6013      	str	r3, [r2, #0]
 80118d8:	25a3      	movs	r5, #163	@ 0xa3
 80118da:	e793      	b.n	8011804 <__gethex+0xf8>
 80118dc:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80118e0:	2a2e      	cmp	r2, #46	@ 0x2e
 80118e2:	d012      	beq.n	801190a <__gethex+0x1fe>
 80118e4:	2b20      	cmp	r3, #32
 80118e6:	d104      	bne.n	80118f2 <__gethex+0x1e6>
 80118e8:	f845 bb04 	str.w	fp, [r5], #4
 80118ec:	f04f 0b00 	mov.w	fp, #0
 80118f0:	465b      	mov	r3, fp
 80118f2:	7830      	ldrb	r0, [r6, #0]
 80118f4:	9303      	str	r3, [sp, #12]
 80118f6:	f7ff fef3 	bl	80116e0 <__hexdig_fun>
 80118fa:	9b03      	ldr	r3, [sp, #12]
 80118fc:	f000 000f 	and.w	r0, r0, #15
 8011900:	4098      	lsls	r0, r3
 8011902:	ea4b 0b00 	orr.w	fp, fp, r0
 8011906:	3304      	adds	r3, #4
 8011908:	e7ae      	b.n	8011868 <__gethex+0x15c>
 801190a:	45b1      	cmp	r9, r6
 801190c:	d8ea      	bhi.n	80118e4 <__gethex+0x1d8>
 801190e:	492b      	ldr	r1, [pc, #172]	@ (80119bc <__gethex+0x2b0>)
 8011910:	9303      	str	r3, [sp, #12]
 8011912:	2201      	movs	r2, #1
 8011914:	4630      	mov	r0, r6
 8011916:	f7fe ff7b 	bl	8010810 <strncmp>
 801191a:	9b03      	ldr	r3, [sp, #12]
 801191c:	2800      	cmp	r0, #0
 801191e:	d1e1      	bne.n	80118e4 <__gethex+0x1d8>
 8011920:	e7a2      	b.n	8011868 <__gethex+0x15c>
 8011922:	1ea9      	subs	r1, r5, #2
 8011924:	4620      	mov	r0, r4
 8011926:	f001 f9a2 	bl	8012c6e <__any_on>
 801192a:	2800      	cmp	r0, #0
 801192c:	d0c2      	beq.n	80118b4 <__gethex+0x1a8>
 801192e:	f04f 0903 	mov.w	r9, #3
 8011932:	e7c1      	b.n	80118b8 <__gethex+0x1ac>
 8011934:	da09      	bge.n	801194a <__gethex+0x23e>
 8011936:	1b75      	subs	r5, r6, r5
 8011938:	4621      	mov	r1, r4
 801193a:	9801      	ldr	r0, [sp, #4]
 801193c:	462a      	mov	r2, r5
 801193e:	f000 ff5d 	bl	80127fc <__lshift>
 8011942:	1b7f      	subs	r7, r7, r5
 8011944:	4604      	mov	r4, r0
 8011946:	f100 0a14 	add.w	sl, r0, #20
 801194a:	f04f 0900 	mov.w	r9, #0
 801194e:	e7b8      	b.n	80118c2 <__gethex+0x1b6>
 8011950:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8011954:	42bd      	cmp	r5, r7
 8011956:	dd6f      	ble.n	8011a38 <__gethex+0x32c>
 8011958:	1bed      	subs	r5, r5, r7
 801195a:	42ae      	cmp	r6, r5
 801195c:	dc34      	bgt.n	80119c8 <__gethex+0x2bc>
 801195e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8011962:	2b02      	cmp	r3, #2
 8011964:	d022      	beq.n	80119ac <__gethex+0x2a0>
 8011966:	2b03      	cmp	r3, #3
 8011968:	d024      	beq.n	80119b4 <__gethex+0x2a8>
 801196a:	2b01      	cmp	r3, #1
 801196c:	d115      	bne.n	801199a <__gethex+0x28e>
 801196e:	42ae      	cmp	r6, r5
 8011970:	d113      	bne.n	801199a <__gethex+0x28e>
 8011972:	2e01      	cmp	r6, #1
 8011974:	d10b      	bne.n	801198e <__gethex+0x282>
 8011976:	9a02      	ldr	r2, [sp, #8]
 8011978:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801197c:	6013      	str	r3, [r2, #0]
 801197e:	2301      	movs	r3, #1
 8011980:	6123      	str	r3, [r4, #16]
 8011982:	f8ca 3000 	str.w	r3, [sl]
 8011986:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011988:	2562      	movs	r5, #98	@ 0x62
 801198a:	601c      	str	r4, [r3, #0]
 801198c:	e73a      	b.n	8011804 <__gethex+0xf8>
 801198e:	1e71      	subs	r1, r6, #1
 8011990:	4620      	mov	r0, r4
 8011992:	f001 f96c 	bl	8012c6e <__any_on>
 8011996:	2800      	cmp	r0, #0
 8011998:	d1ed      	bne.n	8011976 <__gethex+0x26a>
 801199a:	9801      	ldr	r0, [sp, #4]
 801199c:	4621      	mov	r1, r4
 801199e:	f000 fd1d 	bl	80123dc <_Bfree>
 80119a2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80119a4:	2300      	movs	r3, #0
 80119a6:	6013      	str	r3, [r2, #0]
 80119a8:	2550      	movs	r5, #80	@ 0x50
 80119aa:	e72b      	b.n	8011804 <__gethex+0xf8>
 80119ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80119ae:	2b00      	cmp	r3, #0
 80119b0:	d1f3      	bne.n	801199a <__gethex+0x28e>
 80119b2:	e7e0      	b.n	8011976 <__gethex+0x26a>
 80119b4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80119b6:	2b00      	cmp	r3, #0
 80119b8:	d1dd      	bne.n	8011976 <__gethex+0x26a>
 80119ba:	e7ee      	b.n	801199a <__gethex+0x28e>
 80119bc:	080143f9 	.word	0x080143f9
 80119c0:	0801447f 	.word	0x0801447f
 80119c4:	08014490 	.word	0x08014490
 80119c8:	1e6f      	subs	r7, r5, #1
 80119ca:	f1b9 0f00 	cmp.w	r9, #0
 80119ce:	d130      	bne.n	8011a32 <__gethex+0x326>
 80119d0:	b127      	cbz	r7, 80119dc <__gethex+0x2d0>
 80119d2:	4639      	mov	r1, r7
 80119d4:	4620      	mov	r0, r4
 80119d6:	f001 f94a 	bl	8012c6e <__any_on>
 80119da:	4681      	mov	r9, r0
 80119dc:	117a      	asrs	r2, r7, #5
 80119de:	2301      	movs	r3, #1
 80119e0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80119e4:	f007 071f 	and.w	r7, r7, #31
 80119e8:	40bb      	lsls	r3, r7
 80119ea:	4213      	tst	r3, r2
 80119ec:	4629      	mov	r1, r5
 80119ee:	4620      	mov	r0, r4
 80119f0:	bf18      	it	ne
 80119f2:	f049 0902 	orrne.w	r9, r9, #2
 80119f6:	f7ff fe21 	bl	801163c <rshift>
 80119fa:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80119fe:	1b76      	subs	r6, r6, r5
 8011a00:	2502      	movs	r5, #2
 8011a02:	f1b9 0f00 	cmp.w	r9, #0
 8011a06:	d047      	beq.n	8011a98 <__gethex+0x38c>
 8011a08:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8011a0c:	2b02      	cmp	r3, #2
 8011a0e:	d015      	beq.n	8011a3c <__gethex+0x330>
 8011a10:	2b03      	cmp	r3, #3
 8011a12:	d017      	beq.n	8011a44 <__gethex+0x338>
 8011a14:	2b01      	cmp	r3, #1
 8011a16:	d109      	bne.n	8011a2c <__gethex+0x320>
 8011a18:	f019 0f02 	tst.w	r9, #2
 8011a1c:	d006      	beq.n	8011a2c <__gethex+0x320>
 8011a1e:	f8da 3000 	ldr.w	r3, [sl]
 8011a22:	ea49 0903 	orr.w	r9, r9, r3
 8011a26:	f019 0f01 	tst.w	r9, #1
 8011a2a:	d10e      	bne.n	8011a4a <__gethex+0x33e>
 8011a2c:	f045 0510 	orr.w	r5, r5, #16
 8011a30:	e032      	b.n	8011a98 <__gethex+0x38c>
 8011a32:	f04f 0901 	mov.w	r9, #1
 8011a36:	e7d1      	b.n	80119dc <__gethex+0x2d0>
 8011a38:	2501      	movs	r5, #1
 8011a3a:	e7e2      	b.n	8011a02 <__gethex+0x2f6>
 8011a3c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011a3e:	f1c3 0301 	rsb	r3, r3, #1
 8011a42:	930f      	str	r3, [sp, #60]	@ 0x3c
 8011a44:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011a46:	2b00      	cmp	r3, #0
 8011a48:	d0f0      	beq.n	8011a2c <__gethex+0x320>
 8011a4a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8011a4e:	f104 0314 	add.w	r3, r4, #20
 8011a52:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8011a56:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8011a5a:	f04f 0c00 	mov.w	ip, #0
 8011a5e:	4618      	mov	r0, r3
 8011a60:	f853 2b04 	ldr.w	r2, [r3], #4
 8011a64:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 8011a68:	d01b      	beq.n	8011aa2 <__gethex+0x396>
 8011a6a:	3201      	adds	r2, #1
 8011a6c:	6002      	str	r2, [r0, #0]
 8011a6e:	2d02      	cmp	r5, #2
 8011a70:	f104 0314 	add.w	r3, r4, #20
 8011a74:	d13c      	bne.n	8011af0 <__gethex+0x3e4>
 8011a76:	f8d8 2000 	ldr.w	r2, [r8]
 8011a7a:	3a01      	subs	r2, #1
 8011a7c:	42b2      	cmp	r2, r6
 8011a7e:	d109      	bne.n	8011a94 <__gethex+0x388>
 8011a80:	1171      	asrs	r1, r6, #5
 8011a82:	2201      	movs	r2, #1
 8011a84:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8011a88:	f006 061f 	and.w	r6, r6, #31
 8011a8c:	fa02 f606 	lsl.w	r6, r2, r6
 8011a90:	421e      	tst	r6, r3
 8011a92:	d13a      	bne.n	8011b0a <__gethex+0x3fe>
 8011a94:	f045 0520 	orr.w	r5, r5, #32
 8011a98:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011a9a:	601c      	str	r4, [r3, #0]
 8011a9c:	9b02      	ldr	r3, [sp, #8]
 8011a9e:	601f      	str	r7, [r3, #0]
 8011aa0:	e6b0      	b.n	8011804 <__gethex+0xf8>
 8011aa2:	4299      	cmp	r1, r3
 8011aa4:	f843 cc04 	str.w	ip, [r3, #-4]
 8011aa8:	d8d9      	bhi.n	8011a5e <__gethex+0x352>
 8011aaa:	68a3      	ldr	r3, [r4, #8]
 8011aac:	459b      	cmp	fp, r3
 8011aae:	db17      	blt.n	8011ae0 <__gethex+0x3d4>
 8011ab0:	6861      	ldr	r1, [r4, #4]
 8011ab2:	9801      	ldr	r0, [sp, #4]
 8011ab4:	3101      	adds	r1, #1
 8011ab6:	f000 fc51 	bl	801235c <_Balloc>
 8011aba:	4681      	mov	r9, r0
 8011abc:	b918      	cbnz	r0, 8011ac6 <__gethex+0x3ba>
 8011abe:	4b1a      	ldr	r3, [pc, #104]	@ (8011b28 <__gethex+0x41c>)
 8011ac0:	4602      	mov	r2, r0
 8011ac2:	2184      	movs	r1, #132	@ 0x84
 8011ac4:	e6c5      	b.n	8011852 <__gethex+0x146>
 8011ac6:	6922      	ldr	r2, [r4, #16]
 8011ac8:	3202      	adds	r2, #2
 8011aca:	f104 010c 	add.w	r1, r4, #12
 8011ace:	0092      	lsls	r2, r2, #2
 8011ad0:	300c      	adds	r0, #12
 8011ad2:	f7fe fef1 	bl	80108b8 <memcpy>
 8011ad6:	4621      	mov	r1, r4
 8011ad8:	9801      	ldr	r0, [sp, #4]
 8011ada:	f000 fc7f 	bl	80123dc <_Bfree>
 8011ade:	464c      	mov	r4, r9
 8011ae0:	6923      	ldr	r3, [r4, #16]
 8011ae2:	1c5a      	adds	r2, r3, #1
 8011ae4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8011ae8:	6122      	str	r2, [r4, #16]
 8011aea:	2201      	movs	r2, #1
 8011aec:	615a      	str	r2, [r3, #20]
 8011aee:	e7be      	b.n	8011a6e <__gethex+0x362>
 8011af0:	6922      	ldr	r2, [r4, #16]
 8011af2:	455a      	cmp	r2, fp
 8011af4:	dd0b      	ble.n	8011b0e <__gethex+0x402>
 8011af6:	2101      	movs	r1, #1
 8011af8:	4620      	mov	r0, r4
 8011afa:	f7ff fd9f 	bl	801163c <rshift>
 8011afe:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8011b02:	3701      	adds	r7, #1
 8011b04:	42bb      	cmp	r3, r7
 8011b06:	f6ff aee0 	blt.w	80118ca <__gethex+0x1be>
 8011b0a:	2501      	movs	r5, #1
 8011b0c:	e7c2      	b.n	8011a94 <__gethex+0x388>
 8011b0e:	f016 061f 	ands.w	r6, r6, #31
 8011b12:	d0fa      	beq.n	8011b0a <__gethex+0x3fe>
 8011b14:	4453      	add	r3, sl
 8011b16:	f1c6 0620 	rsb	r6, r6, #32
 8011b1a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8011b1e:	f000 fd0f 	bl	8012540 <__hi0bits>
 8011b22:	42b0      	cmp	r0, r6
 8011b24:	dbe7      	blt.n	8011af6 <__gethex+0x3ea>
 8011b26:	e7f0      	b.n	8011b0a <__gethex+0x3fe>
 8011b28:	0801447f 	.word	0x0801447f

08011b2c <L_shift>:
 8011b2c:	f1c2 0208 	rsb	r2, r2, #8
 8011b30:	0092      	lsls	r2, r2, #2
 8011b32:	b570      	push	{r4, r5, r6, lr}
 8011b34:	f1c2 0620 	rsb	r6, r2, #32
 8011b38:	6843      	ldr	r3, [r0, #4]
 8011b3a:	6804      	ldr	r4, [r0, #0]
 8011b3c:	fa03 f506 	lsl.w	r5, r3, r6
 8011b40:	432c      	orrs	r4, r5
 8011b42:	40d3      	lsrs	r3, r2
 8011b44:	6004      	str	r4, [r0, #0]
 8011b46:	f840 3f04 	str.w	r3, [r0, #4]!
 8011b4a:	4288      	cmp	r0, r1
 8011b4c:	d3f4      	bcc.n	8011b38 <L_shift+0xc>
 8011b4e:	bd70      	pop	{r4, r5, r6, pc}

08011b50 <__match>:
 8011b50:	b530      	push	{r4, r5, lr}
 8011b52:	6803      	ldr	r3, [r0, #0]
 8011b54:	3301      	adds	r3, #1
 8011b56:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011b5a:	b914      	cbnz	r4, 8011b62 <__match+0x12>
 8011b5c:	6003      	str	r3, [r0, #0]
 8011b5e:	2001      	movs	r0, #1
 8011b60:	bd30      	pop	{r4, r5, pc}
 8011b62:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011b66:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8011b6a:	2d19      	cmp	r5, #25
 8011b6c:	bf98      	it	ls
 8011b6e:	3220      	addls	r2, #32
 8011b70:	42a2      	cmp	r2, r4
 8011b72:	d0f0      	beq.n	8011b56 <__match+0x6>
 8011b74:	2000      	movs	r0, #0
 8011b76:	e7f3      	b.n	8011b60 <__match+0x10>

08011b78 <__hexnan>:
 8011b78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011b7c:	680b      	ldr	r3, [r1, #0]
 8011b7e:	6801      	ldr	r1, [r0, #0]
 8011b80:	115e      	asrs	r6, r3, #5
 8011b82:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8011b86:	f013 031f 	ands.w	r3, r3, #31
 8011b8a:	b087      	sub	sp, #28
 8011b8c:	bf18      	it	ne
 8011b8e:	3604      	addne	r6, #4
 8011b90:	2500      	movs	r5, #0
 8011b92:	1f37      	subs	r7, r6, #4
 8011b94:	4682      	mov	sl, r0
 8011b96:	4690      	mov	r8, r2
 8011b98:	9301      	str	r3, [sp, #4]
 8011b9a:	f846 5c04 	str.w	r5, [r6, #-4]
 8011b9e:	46b9      	mov	r9, r7
 8011ba0:	463c      	mov	r4, r7
 8011ba2:	9502      	str	r5, [sp, #8]
 8011ba4:	46ab      	mov	fp, r5
 8011ba6:	784a      	ldrb	r2, [r1, #1]
 8011ba8:	1c4b      	adds	r3, r1, #1
 8011baa:	9303      	str	r3, [sp, #12]
 8011bac:	b342      	cbz	r2, 8011c00 <__hexnan+0x88>
 8011bae:	4610      	mov	r0, r2
 8011bb0:	9105      	str	r1, [sp, #20]
 8011bb2:	9204      	str	r2, [sp, #16]
 8011bb4:	f7ff fd94 	bl	80116e0 <__hexdig_fun>
 8011bb8:	2800      	cmp	r0, #0
 8011bba:	d151      	bne.n	8011c60 <__hexnan+0xe8>
 8011bbc:	9a04      	ldr	r2, [sp, #16]
 8011bbe:	9905      	ldr	r1, [sp, #20]
 8011bc0:	2a20      	cmp	r2, #32
 8011bc2:	d818      	bhi.n	8011bf6 <__hexnan+0x7e>
 8011bc4:	9b02      	ldr	r3, [sp, #8]
 8011bc6:	459b      	cmp	fp, r3
 8011bc8:	dd13      	ble.n	8011bf2 <__hexnan+0x7a>
 8011bca:	454c      	cmp	r4, r9
 8011bcc:	d206      	bcs.n	8011bdc <__hexnan+0x64>
 8011bce:	2d07      	cmp	r5, #7
 8011bd0:	dc04      	bgt.n	8011bdc <__hexnan+0x64>
 8011bd2:	462a      	mov	r2, r5
 8011bd4:	4649      	mov	r1, r9
 8011bd6:	4620      	mov	r0, r4
 8011bd8:	f7ff ffa8 	bl	8011b2c <L_shift>
 8011bdc:	4544      	cmp	r4, r8
 8011bde:	d952      	bls.n	8011c86 <__hexnan+0x10e>
 8011be0:	2300      	movs	r3, #0
 8011be2:	f1a4 0904 	sub.w	r9, r4, #4
 8011be6:	f844 3c04 	str.w	r3, [r4, #-4]
 8011bea:	f8cd b008 	str.w	fp, [sp, #8]
 8011bee:	464c      	mov	r4, r9
 8011bf0:	461d      	mov	r5, r3
 8011bf2:	9903      	ldr	r1, [sp, #12]
 8011bf4:	e7d7      	b.n	8011ba6 <__hexnan+0x2e>
 8011bf6:	2a29      	cmp	r2, #41	@ 0x29
 8011bf8:	d157      	bne.n	8011caa <__hexnan+0x132>
 8011bfa:	3102      	adds	r1, #2
 8011bfc:	f8ca 1000 	str.w	r1, [sl]
 8011c00:	f1bb 0f00 	cmp.w	fp, #0
 8011c04:	d051      	beq.n	8011caa <__hexnan+0x132>
 8011c06:	454c      	cmp	r4, r9
 8011c08:	d206      	bcs.n	8011c18 <__hexnan+0xa0>
 8011c0a:	2d07      	cmp	r5, #7
 8011c0c:	dc04      	bgt.n	8011c18 <__hexnan+0xa0>
 8011c0e:	462a      	mov	r2, r5
 8011c10:	4649      	mov	r1, r9
 8011c12:	4620      	mov	r0, r4
 8011c14:	f7ff ff8a 	bl	8011b2c <L_shift>
 8011c18:	4544      	cmp	r4, r8
 8011c1a:	d936      	bls.n	8011c8a <__hexnan+0x112>
 8011c1c:	f1a8 0204 	sub.w	r2, r8, #4
 8011c20:	4623      	mov	r3, r4
 8011c22:	f853 1b04 	ldr.w	r1, [r3], #4
 8011c26:	f842 1f04 	str.w	r1, [r2, #4]!
 8011c2a:	429f      	cmp	r7, r3
 8011c2c:	d2f9      	bcs.n	8011c22 <__hexnan+0xaa>
 8011c2e:	1b3b      	subs	r3, r7, r4
 8011c30:	f023 0303 	bic.w	r3, r3, #3
 8011c34:	3304      	adds	r3, #4
 8011c36:	3401      	adds	r4, #1
 8011c38:	3e03      	subs	r6, #3
 8011c3a:	42b4      	cmp	r4, r6
 8011c3c:	bf88      	it	hi
 8011c3e:	2304      	movhi	r3, #4
 8011c40:	4443      	add	r3, r8
 8011c42:	2200      	movs	r2, #0
 8011c44:	f843 2b04 	str.w	r2, [r3], #4
 8011c48:	429f      	cmp	r7, r3
 8011c4a:	d2fb      	bcs.n	8011c44 <__hexnan+0xcc>
 8011c4c:	683b      	ldr	r3, [r7, #0]
 8011c4e:	b91b      	cbnz	r3, 8011c58 <__hexnan+0xe0>
 8011c50:	4547      	cmp	r7, r8
 8011c52:	d128      	bne.n	8011ca6 <__hexnan+0x12e>
 8011c54:	2301      	movs	r3, #1
 8011c56:	603b      	str	r3, [r7, #0]
 8011c58:	2005      	movs	r0, #5
 8011c5a:	b007      	add	sp, #28
 8011c5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011c60:	3501      	adds	r5, #1
 8011c62:	2d08      	cmp	r5, #8
 8011c64:	f10b 0b01 	add.w	fp, fp, #1
 8011c68:	dd06      	ble.n	8011c78 <__hexnan+0x100>
 8011c6a:	4544      	cmp	r4, r8
 8011c6c:	d9c1      	bls.n	8011bf2 <__hexnan+0x7a>
 8011c6e:	2300      	movs	r3, #0
 8011c70:	f844 3c04 	str.w	r3, [r4, #-4]
 8011c74:	2501      	movs	r5, #1
 8011c76:	3c04      	subs	r4, #4
 8011c78:	6822      	ldr	r2, [r4, #0]
 8011c7a:	f000 000f 	and.w	r0, r0, #15
 8011c7e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8011c82:	6020      	str	r0, [r4, #0]
 8011c84:	e7b5      	b.n	8011bf2 <__hexnan+0x7a>
 8011c86:	2508      	movs	r5, #8
 8011c88:	e7b3      	b.n	8011bf2 <__hexnan+0x7a>
 8011c8a:	9b01      	ldr	r3, [sp, #4]
 8011c8c:	2b00      	cmp	r3, #0
 8011c8e:	d0dd      	beq.n	8011c4c <__hexnan+0xd4>
 8011c90:	f1c3 0320 	rsb	r3, r3, #32
 8011c94:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8011c98:	40da      	lsrs	r2, r3
 8011c9a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8011c9e:	4013      	ands	r3, r2
 8011ca0:	f846 3c04 	str.w	r3, [r6, #-4]
 8011ca4:	e7d2      	b.n	8011c4c <__hexnan+0xd4>
 8011ca6:	3f04      	subs	r7, #4
 8011ca8:	e7d0      	b.n	8011c4c <__hexnan+0xd4>
 8011caa:	2004      	movs	r0, #4
 8011cac:	e7d5      	b.n	8011c5a <__hexnan+0xe2>

08011cae <__ssputs_r>:
 8011cae:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011cb2:	688e      	ldr	r6, [r1, #8]
 8011cb4:	461f      	mov	r7, r3
 8011cb6:	42be      	cmp	r6, r7
 8011cb8:	680b      	ldr	r3, [r1, #0]
 8011cba:	4682      	mov	sl, r0
 8011cbc:	460c      	mov	r4, r1
 8011cbe:	4690      	mov	r8, r2
 8011cc0:	d82d      	bhi.n	8011d1e <__ssputs_r+0x70>
 8011cc2:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8011cc6:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8011cca:	d026      	beq.n	8011d1a <__ssputs_r+0x6c>
 8011ccc:	6965      	ldr	r5, [r4, #20]
 8011cce:	6909      	ldr	r1, [r1, #16]
 8011cd0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8011cd4:	eba3 0901 	sub.w	r9, r3, r1
 8011cd8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8011cdc:	1c7b      	adds	r3, r7, #1
 8011cde:	444b      	add	r3, r9
 8011ce0:	106d      	asrs	r5, r5, #1
 8011ce2:	429d      	cmp	r5, r3
 8011ce4:	bf38      	it	cc
 8011ce6:	461d      	movcc	r5, r3
 8011ce8:	0553      	lsls	r3, r2, #21
 8011cea:	d527      	bpl.n	8011d3c <__ssputs_r+0x8e>
 8011cec:	4629      	mov	r1, r5
 8011cee:	f7fd f987 	bl	800f000 <_malloc_r>
 8011cf2:	4606      	mov	r6, r0
 8011cf4:	b360      	cbz	r0, 8011d50 <__ssputs_r+0xa2>
 8011cf6:	6921      	ldr	r1, [r4, #16]
 8011cf8:	464a      	mov	r2, r9
 8011cfa:	f7fe fddd 	bl	80108b8 <memcpy>
 8011cfe:	89a3      	ldrh	r3, [r4, #12]
 8011d00:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8011d04:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011d08:	81a3      	strh	r3, [r4, #12]
 8011d0a:	6126      	str	r6, [r4, #16]
 8011d0c:	6165      	str	r5, [r4, #20]
 8011d0e:	444e      	add	r6, r9
 8011d10:	eba5 0509 	sub.w	r5, r5, r9
 8011d14:	6026      	str	r6, [r4, #0]
 8011d16:	60a5      	str	r5, [r4, #8]
 8011d18:	463e      	mov	r6, r7
 8011d1a:	42be      	cmp	r6, r7
 8011d1c:	d900      	bls.n	8011d20 <__ssputs_r+0x72>
 8011d1e:	463e      	mov	r6, r7
 8011d20:	6820      	ldr	r0, [r4, #0]
 8011d22:	4632      	mov	r2, r6
 8011d24:	4641      	mov	r1, r8
 8011d26:	f001 f938 	bl	8012f9a <memmove>
 8011d2a:	68a3      	ldr	r3, [r4, #8]
 8011d2c:	1b9b      	subs	r3, r3, r6
 8011d2e:	60a3      	str	r3, [r4, #8]
 8011d30:	6823      	ldr	r3, [r4, #0]
 8011d32:	4433      	add	r3, r6
 8011d34:	6023      	str	r3, [r4, #0]
 8011d36:	2000      	movs	r0, #0
 8011d38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011d3c:	462a      	mov	r2, r5
 8011d3e:	f000 fffa 	bl	8012d36 <_realloc_r>
 8011d42:	4606      	mov	r6, r0
 8011d44:	2800      	cmp	r0, #0
 8011d46:	d1e0      	bne.n	8011d0a <__ssputs_r+0x5c>
 8011d48:	6921      	ldr	r1, [r4, #16]
 8011d4a:	4650      	mov	r0, sl
 8011d4c:	f7ff fc2c 	bl	80115a8 <_free_r>
 8011d50:	230c      	movs	r3, #12
 8011d52:	f8ca 3000 	str.w	r3, [sl]
 8011d56:	89a3      	ldrh	r3, [r4, #12]
 8011d58:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011d5c:	81a3      	strh	r3, [r4, #12]
 8011d5e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8011d62:	e7e9      	b.n	8011d38 <__ssputs_r+0x8a>

08011d64 <_svfiprintf_r>:
 8011d64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011d68:	4698      	mov	r8, r3
 8011d6a:	898b      	ldrh	r3, [r1, #12]
 8011d6c:	061b      	lsls	r3, r3, #24
 8011d6e:	b09d      	sub	sp, #116	@ 0x74
 8011d70:	4607      	mov	r7, r0
 8011d72:	460d      	mov	r5, r1
 8011d74:	4614      	mov	r4, r2
 8011d76:	d510      	bpl.n	8011d9a <_svfiprintf_r+0x36>
 8011d78:	690b      	ldr	r3, [r1, #16]
 8011d7a:	b973      	cbnz	r3, 8011d9a <_svfiprintf_r+0x36>
 8011d7c:	2140      	movs	r1, #64	@ 0x40
 8011d7e:	f7fd f93f 	bl	800f000 <_malloc_r>
 8011d82:	6028      	str	r0, [r5, #0]
 8011d84:	6128      	str	r0, [r5, #16]
 8011d86:	b930      	cbnz	r0, 8011d96 <_svfiprintf_r+0x32>
 8011d88:	230c      	movs	r3, #12
 8011d8a:	603b      	str	r3, [r7, #0]
 8011d8c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8011d90:	b01d      	add	sp, #116	@ 0x74
 8011d92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011d96:	2340      	movs	r3, #64	@ 0x40
 8011d98:	616b      	str	r3, [r5, #20]
 8011d9a:	2300      	movs	r3, #0
 8011d9c:	9309      	str	r3, [sp, #36]	@ 0x24
 8011d9e:	2320      	movs	r3, #32
 8011da0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8011da4:	f8cd 800c 	str.w	r8, [sp, #12]
 8011da8:	2330      	movs	r3, #48	@ 0x30
 8011daa:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8011f48 <_svfiprintf_r+0x1e4>
 8011dae:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8011db2:	f04f 0901 	mov.w	r9, #1
 8011db6:	4623      	mov	r3, r4
 8011db8:	469a      	mov	sl, r3
 8011dba:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011dbe:	b10a      	cbz	r2, 8011dc4 <_svfiprintf_r+0x60>
 8011dc0:	2a25      	cmp	r2, #37	@ 0x25
 8011dc2:	d1f9      	bne.n	8011db8 <_svfiprintf_r+0x54>
 8011dc4:	ebba 0b04 	subs.w	fp, sl, r4
 8011dc8:	d00b      	beq.n	8011de2 <_svfiprintf_r+0x7e>
 8011dca:	465b      	mov	r3, fp
 8011dcc:	4622      	mov	r2, r4
 8011dce:	4629      	mov	r1, r5
 8011dd0:	4638      	mov	r0, r7
 8011dd2:	f7ff ff6c 	bl	8011cae <__ssputs_r>
 8011dd6:	3001      	adds	r0, #1
 8011dd8:	f000 80a7 	beq.w	8011f2a <_svfiprintf_r+0x1c6>
 8011ddc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011dde:	445a      	add	r2, fp
 8011de0:	9209      	str	r2, [sp, #36]	@ 0x24
 8011de2:	f89a 3000 	ldrb.w	r3, [sl]
 8011de6:	2b00      	cmp	r3, #0
 8011de8:	f000 809f 	beq.w	8011f2a <_svfiprintf_r+0x1c6>
 8011dec:	2300      	movs	r3, #0
 8011dee:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8011df2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011df6:	f10a 0a01 	add.w	sl, sl, #1
 8011dfa:	9304      	str	r3, [sp, #16]
 8011dfc:	9307      	str	r3, [sp, #28]
 8011dfe:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8011e02:	931a      	str	r3, [sp, #104]	@ 0x68
 8011e04:	4654      	mov	r4, sl
 8011e06:	2205      	movs	r2, #5
 8011e08:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011e0c:	484e      	ldr	r0, [pc, #312]	@ (8011f48 <_svfiprintf_r+0x1e4>)
 8011e0e:	f7ee f9e7 	bl	80001e0 <memchr>
 8011e12:	9a04      	ldr	r2, [sp, #16]
 8011e14:	b9d8      	cbnz	r0, 8011e4e <_svfiprintf_r+0xea>
 8011e16:	06d0      	lsls	r0, r2, #27
 8011e18:	bf44      	itt	mi
 8011e1a:	2320      	movmi	r3, #32
 8011e1c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011e20:	0711      	lsls	r1, r2, #28
 8011e22:	bf44      	itt	mi
 8011e24:	232b      	movmi	r3, #43	@ 0x2b
 8011e26:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011e2a:	f89a 3000 	ldrb.w	r3, [sl]
 8011e2e:	2b2a      	cmp	r3, #42	@ 0x2a
 8011e30:	d015      	beq.n	8011e5e <_svfiprintf_r+0xfa>
 8011e32:	9a07      	ldr	r2, [sp, #28]
 8011e34:	4654      	mov	r4, sl
 8011e36:	2000      	movs	r0, #0
 8011e38:	f04f 0c0a 	mov.w	ip, #10
 8011e3c:	4621      	mov	r1, r4
 8011e3e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011e42:	3b30      	subs	r3, #48	@ 0x30
 8011e44:	2b09      	cmp	r3, #9
 8011e46:	d94b      	bls.n	8011ee0 <_svfiprintf_r+0x17c>
 8011e48:	b1b0      	cbz	r0, 8011e78 <_svfiprintf_r+0x114>
 8011e4a:	9207      	str	r2, [sp, #28]
 8011e4c:	e014      	b.n	8011e78 <_svfiprintf_r+0x114>
 8011e4e:	eba0 0308 	sub.w	r3, r0, r8
 8011e52:	fa09 f303 	lsl.w	r3, r9, r3
 8011e56:	4313      	orrs	r3, r2
 8011e58:	9304      	str	r3, [sp, #16]
 8011e5a:	46a2      	mov	sl, r4
 8011e5c:	e7d2      	b.n	8011e04 <_svfiprintf_r+0xa0>
 8011e5e:	9b03      	ldr	r3, [sp, #12]
 8011e60:	1d19      	adds	r1, r3, #4
 8011e62:	681b      	ldr	r3, [r3, #0]
 8011e64:	9103      	str	r1, [sp, #12]
 8011e66:	2b00      	cmp	r3, #0
 8011e68:	bfbb      	ittet	lt
 8011e6a:	425b      	neglt	r3, r3
 8011e6c:	f042 0202 	orrlt.w	r2, r2, #2
 8011e70:	9307      	strge	r3, [sp, #28]
 8011e72:	9307      	strlt	r3, [sp, #28]
 8011e74:	bfb8      	it	lt
 8011e76:	9204      	strlt	r2, [sp, #16]
 8011e78:	7823      	ldrb	r3, [r4, #0]
 8011e7a:	2b2e      	cmp	r3, #46	@ 0x2e
 8011e7c:	d10a      	bne.n	8011e94 <_svfiprintf_r+0x130>
 8011e7e:	7863      	ldrb	r3, [r4, #1]
 8011e80:	2b2a      	cmp	r3, #42	@ 0x2a
 8011e82:	d132      	bne.n	8011eea <_svfiprintf_r+0x186>
 8011e84:	9b03      	ldr	r3, [sp, #12]
 8011e86:	1d1a      	adds	r2, r3, #4
 8011e88:	681b      	ldr	r3, [r3, #0]
 8011e8a:	9203      	str	r2, [sp, #12]
 8011e8c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8011e90:	3402      	adds	r4, #2
 8011e92:	9305      	str	r3, [sp, #20]
 8011e94:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8011f58 <_svfiprintf_r+0x1f4>
 8011e98:	7821      	ldrb	r1, [r4, #0]
 8011e9a:	2203      	movs	r2, #3
 8011e9c:	4650      	mov	r0, sl
 8011e9e:	f7ee f99f 	bl	80001e0 <memchr>
 8011ea2:	b138      	cbz	r0, 8011eb4 <_svfiprintf_r+0x150>
 8011ea4:	9b04      	ldr	r3, [sp, #16]
 8011ea6:	eba0 000a 	sub.w	r0, r0, sl
 8011eaa:	2240      	movs	r2, #64	@ 0x40
 8011eac:	4082      	lsls	r2, r0
 8011eae:	4313      	orrs	r3, r2
 8011eb0:	3401      	adds	r4, #1
 8011eb2:	9304      	str	r3, [sp, #16]
 8011eb4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011eb8:	4824      	ldr	r0, [pc, #144]	@ (8011f4c <_svfiprintf_r+0x1e8>)
 8011eba:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8011ebe:	2206      	movs	r2, #6
 8011ec0:	f7ee f98e 	bl	80001e0 <memchr>
 8011ec4:	2800      	cmp	r0, #0
 8011ec6:	d036      	beq.n	8011f36 <_svfiprintf_r+0x1d2>
 8011ec8:	4b21      	ldr	r3, [pc, #132]	@ (8011f50 <_svfiprintf_r+0x1ec>)
 8011eca:	bb1b      	cbnz	r3, 8011f14 <_svfiprintf_r+0x1b0>
 8011ecc:	9b03      	ldr	r3, [sp, #12]
 8011ece:	3307      	adds	r3, #7
 8011ed0:	f023 0307 	bic.w	r3, r3, #7
 8011ed4:	3308      	adds	r3, #8
 8011ed6:	9303      	str	r3, [sp, #12]
 8011ed8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011eda:	4433      	add	r3, r6
 8011edc:	9309      	str	r3, [sp, #36]	@ 0x24
 8011ede:	e76a      	b.n	8011db6 <_svfiprintf_r+0x52>
 8011ee0:	fb0c 3202 	mla	r2, ip, r2, r3
 8011ee4:	460c      	mov	r4, r1
 8011ee6:	2001      	movs	r0, #1
 8011ee8:	e7a8      	b.n	8011e3c <_svfiprintf_r+0xd8>
 8011eea:	2300      	movs	r3, #0
 8011eec:	3401      	adds	r4, #1
 8011eee:	9305      	str	r3, [sp, #20]
 8011ef0:	4619      	mov	r1, r3
 8011ef2:	f04f 0c0a 	mov.w	ip, #10
 8011ef6:	4620      	mov	r0, r4
 8011ef8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011efc:	3a30      	subs	r2, #48	@ 0x30
 8011efe:	2a09      	cmp	r2, #9
 8011f00:	d903      	bls.n	8011f0a <_svfiprintf_r+0x1a6>
 8011f02:	2b00      	cmp	r3, #0
 8011f04:	d0c6      	beq.n	8011e94 <_svfiprintf_r+0x130>
 8011f06:	9105      	str	r1, [sp, #20]
 8011f08:	e7c4      	b.n	8011e94 <_svfiprintf_r+0x130>
 8011f0a:	fb0c 2101 	mla	r1, ip, r1, r2
 8011f0e:	4604      	mov	r4, r0
 8011f10:	2301      	movs	r3, #1
 8011f12:	e7f0      	b.n	8011ef6 <_svfiprintf_r+0x192>
 8011f14:	ab03      	add	r3, sp, #12
 8011f16:	9300      	str	r3, [sp, #0]
 8011f18:	462a      	mov	r2, r5
 8011f1a:	4b0e      	ldr	r3, [pc, #56]	@ (8011f54 <_svfiprintf_r+0x1f0>)
 8011f1c:	a904      	add	r1, sp, #16
 8011f1e:	4638      	mov	r0, r7
 8011f20:	f7fc fe12 	bl	800eb48 <_printf_float>
 8011f24:	1c42      	adds	r2, r0, #1
 8011f26:	4606      	mov	r6, r0
 8011f28:	d1d6      	bne.n	8011ed8 <_svfiprintf_r+0x174>
 8011f2a:	89ab      	ldrh	r3, [r5, #12]
 8011f2c:	065b      	lsls	r3, r3, #25
 8011f2e:	f53f af2d 	bmi.w	8011d8c <_svfiprintf_r+0x28>
 8011f32:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011f34:	e72c      	b.n	8011d90 <_svfiprintf_r+0x2c>
 8011f36:	ab03      	add	r3, sp, #12
 8011f38:	9300      	str	r3, [sp, #0]
 8011f3a:	462a      	mov	r2, r5
 8011f3c:	4b05      	ldr	r3, [pc, #20]	@ (8011f54 <_svfiprintf_r+0x1f0>)
 8011f3e:	a904      	add	r1, sp, #16
 8011f40:	4638      	mov	r0, r7
 8011f42:	f7fd f94b 	bl	800f1dc <_printf_i>
 8011f46:	e7ed      	b.n	8011f24 <_svfiprintf_r+0x1c0>
 8011f48:	080144f0 	.word	0x080144f0
 8011f4c:	080144fa 	.word	0x080144fa
 8011f50:	0800eb49 	.word	0x0800eb49
 8011f54:	08011caf 	.word	0x08011caf
 8011f58:	080144f6 	.word	0x080144f6

08011f5c <__sfputc_r>:
 8011f5c:	6893      	ldr	r3, [r2, #8]
 8011f5e:	3b01      	subs	r3, #1
 8011f60:	2b00      	cmp	r3, #0
 8011f62:	b410      	push	{r4}
 8011f64:	6093      	str	r3, [r2, #8]
 8011f66:	da08      	bge.n	8011f7a <__sfputc_r+0x1e>
 8011f68:	6994      	ldr	r4, [r2, #24]
 8011f6a:	42a3      	cmp	r3, r4
 8011f6c:	db01      	blt.n	8011f72 <__sfputc_r+0x16>
 8011f6e:	290a      	cmp	r1, #10
 8011f70:	d103      	bne.n	8011f7a <__sfputc_r+0x1e>
 8011f72:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011f76:	f000 bf0c 	b.w	8012d92 <__swbuf_r>
 8011f7a:	6813      	ldr	r3, [r2, #0]
 8011f7c:	1c58      	adds	r0, r3, #1
 8011f7e:	6010      	str	r0, [r2, #0]
 8011f80:	7019      	strb	r1, [r3, #0]
 8011f82:	4608      	mov	r0, r1
 8011f84:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011f88:	4770      	bx	lr

08011f8a <__sfputs_r>:
 8011f8a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011f8c:	4606      	mov	r6, r0
 8011f8e:	460f      	mov	r7, r1
 8011f90:	4614      	mov	r4, r2
 8011f92:	18d5      	adds	r5, r2, r3
 8011f94:	42ac      	cmp	r4, r5
 8011f96:	d101      	bne.n	8011f9c <__sfputs_r+0x12>
 8011f98:	2000      	movs	r0, #0
 8011f9a:	e007      	b.n	8011fac <__sfputs_r+0x22>
 8011f9c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011fa0:	463a      	mov	r2, r7
 8011fa2:	4630      	mov	r0, r6
 8011fa4:	f7ff ffda 	bl	8011f5c <__sfputc_r>
 8011fa8:	1c43      	adds	r3, r0, #1
 8011faa:	d1f3      	bne.n	8011f94 <__sfputs_r+0xa>
 8011fac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08011fb0 <_vfiprintf_r>:
 8011fb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011fb4:	460d      	mov	r5, r1
 8011fb6:	b09d      	sub	sp, #116	@ 0x74
 8011fb8:	4614      	mov	r4, r2
 8011fba:	4698      	mov	r8, r3
 8011fbc:	4606      	mov	r6, r0
 8011fbe:	b118      	cbz	r0, 8011fc8 <_vfiprintf_r+0x18>
 8011fc0:	6a03      	ldr	r3, [r0, #32]
 8011fc2:	b90b      	cbnz	r3, 8011fc8 <_vfiprintf_r+0x18>
 8011fc4:	f7fd fcf0 	bl	800f9a8 <__sinit>
 8011fc8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011fca:	07d9      	lsls	r1, r3, #31
 8011fcc:	d405      	bmi.n	8011fda <_vfiprintf_r+0x2a>
 8011fce:	89ab      	ldrh	r3, [r5, #12]
 8011fd0:	059a      	lsls	r2, r3, #22
 8011fd2:	d402      	bmi.n	8011fda <_vfiprintf_r+0x2a>
 8011fd4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011fd6:	f7fe fc68 	bl	80108aa <__retarget_lock_acquire_recursive>
 8011fda:	89ab      	ldrh	r3, [r5, #12]
 8011fdc:	071b      	lsls	r3, r3, #28
 8011fde:	d501      	bpl.n	8011fe4 <_vfiprintf_r+0x34>
 8011fe0:	692b      	ldr	r3, [r5, #16]
 8011fe2:	b99b      	cbnz	r3, 801200c <_vfiprintf_r+0x5c>
 8011fe4:	4629      	mov	r1, r5
 8011fe6:	4630      	mov	r0, r6
 8011fe8:	f000 ff12 	bl	8012e10 <__swsetup_r>
 8011fec:	b170      	cbz	r0, 801200c <_vfiprintf_r+0x5c>
 8011fee:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011ff0:	07dc      	lsls	r4, r3, #31
 8011ff2:	d504      	bpl.n	8011ffe <_vfiprintf_r+0x4e>
 8011ff4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8011ff8:	b01d      	add	sp, #116	@ 0x74
 8011ffa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011ffe:	89ab      	ldrh	r3, [r5, #12]
 8012000:	0598      	lsls	r0, r3, #22
 8012002:	d4f7      	bmi.n	8011ff4 <_vfiprintf_r+0x44>
 8012004:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012006:	f7fe fc51 	bl	80108ac <__retarget_lock_release_recursive>
 801200a:	e7f3      	b.n	8011ff4 <_vfiprintf_r+0x44>
 801200c:	2300      	movs	r3, #0
 801200e:	9309      	str	r3, [sp, #36]	@ 0x24
 8012010:	2320      	movs	r3, #32
 8012012:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8012016:	f8cd 800c 	str.w	r8, [sp, #12]
 801201a:	2330      	movs	r3, #48	@ 0x30
 801201c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80121cc <_vfiprintf_r+0x21c>
 8012020:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8012024:	f04f 0901 	mov.w	r9, #1
 8012028:	4623      	mov	r3, r4
 801202a:	469a      	mov	sl, r3
 801202c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012030:	b10a      	cbz	r2, 8012036 <_vfiprintf_r+0x86>
 8012032:	2a25      	cmp	r2, #37	@ 0x25
 8012034:	d1f9      	bne.n	801202a <_vfiprintf_r+0x7a>
 8012036:	ebba 0b04 	subs.w	fp, sl, r4
 801203a:	d00b      	beq.n	8012054 <_vfiprintf_r+0xa4>
 801203c:	465b      	mov	r3, fp
 801203e:	4622      	mov	r2, r4
 8012040:	4629      	mov	r1, r5
 8012042:	4630      	mov	r0, r6
 8012044:	f7ff ffa1 	bl	8011f8a <__sfputs_r>
 8012048:	3001      	adds	r0, #1
 801204a:	f000 80a7 	beq.w	801219c <_vfiprintf_r+0x1ec>
 801204e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012050:	445a      	add	r2, fp
 8012052:	9209      	str	r2, [sp, #36]	@ 0x24
 8012054:	f89a 3000 	ldrb.w	r3, [sl]
 8012058:	2b00      	cmp	r3, #0
 801205a:	f000 809f 	beq.w	801219c <_vfiprintf_r+0x1ec>
 801205e:	2300      	movs	r3, #0
 8012060:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8012064:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012068:	f10a 0a01 	add.w	sl, sl, #1
 801206c:	9304      	str	r3, [sp, #16]
 801206e:	9307      	str	r3, [sp, #28]
 8012070:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8012074:	931a      	str	r3, [sp, #104]	@ 0x68
 8012076:	4654      	mov	r4, sl
 8012078:	2205      	movs	r2, #5
 801207a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801207e:	4853      	ldr	r0, [pc, #332]	@ (80121cc <_vfiprintf_r+0x21c>)
 8012080:	f7ee f8ae 	bl	80001e0 <memchr>
 8012084:	9a04      	ldr	r2, [sp, #16]
 8012086:	b9d8      	cbnz	r0, 80120c0 <_vfiprintf_r+0x110>
 8012088:	06d1      	lsls	r1, r2, #27
 801208a:	bf44      	itt	mi
 801208c:	2320      	movmi	r3, #32
 801208e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012092:	0713      	lsls	r3, r2, #28
 8012094:	bf44      	itt	mi
 8012096:	232b      	movmi	r3, #43	@ 0x2b
 8012098:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801209c:	f89a 3000 	ldrb.w	r3, [sl]
 80120a0:	2b2a      	cmp	r3, #42	@ 0x2a
 80120a2:	d015      	beq.n	80120d0 <_vfiprintf_r+0x120>
 80120a4:	9a07      	ldr	r2, [sp, #28]
 80120a6:	4654      	mov	r4, sl
 80120a8:	2000      	movs	r0, #0
 80120aa:	f04f 0c0a 	mov.w	ip, #10
 80120ae:	4621      	mov	r1, r4
 80120b0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80120b4:	3b30      	subs	r3, #48	@ 0x30
 80120b6:	2b09      	cmp	r3, #9
 80120b8:	d94b      	bls.n	8012152 <_vfiprintf_r+0x1a2>
 80120ba:	b1b0      	cbz	r0, 80120ea <_vfiprintf_r+0x13a>
 80120bc:	9207      	str	r2, [sp, #28]
 80120be:	e014      	b.n	80120ea <_vfiprintf_r+0x13a>
 80120c0:	eba0 0308 	sub.w	r3, r0, r8
 80120c4:	fa09 f303 	lsl.w	r3, r9, r3
 80120c8:	4313      	orrs	r3, r2
 80120ca:	9304      	str	r3, [sp, #16]
 80120cc:	46a2      	mov	sl, r4
 80120ce:	e7d2      	b.n	8012076 <_vfiprintf_r+0xc6>
 80120d0:	9b03      	ldr	r3, [sp, #12]
 80120d2:	1d19      	adds	r1, r3, #4
 80120d4:	681b      	ldr	r3, [r3, #0]
 80120d6:	9103      	str	r1, [sp, #12]
 80120d8:	2b00      	cmp	r3, #0
 80120da:	bfbb      	ittet	lt
 80120dc:	425b      	neglt	r3, r3
 80120de:	f042 0202 	orrlt.w	r2, r2, #2
 80120e2:	9307      	strge	r3, [sp, #28]
 80120e4:	9307      	strlt	r3, [sp, #28]
 80120e6:	bfb8      	it	lt
 80120e8:	9204      	strlt	r2, [sp, #16]
 80120ea:	7823      	ldrb	r3, [r4, #0]
 80120ec:	2b2e      	cmp	r3, #46	@ 0x2e
 80120ee:	d10a      	bne.n	8012106 <_vfiprintf_r+0x156>
 80120f0:	7863      	ldrb	r3, [r4, #1]
 80120f2:	2b2a      	cmp	r3, #42	@ 0x2a
 80120f4:	d132      	bne.n	801215c <_vfiprintf_r+0x1ac>
 80120f6:	9b03      	ldr	r3, [sp, #12]
 80120f8:	1d1a      	adds	r2, r3, #4
 80120fa:	681b      	ldr	r3, [r3, #0]
 80120fc:	9203      	str	r2, [sp, #12]
 80120fe:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8012102:	3402      	adds	r4, #2
 8012104:	9305      	str	r3, [sp, #20]
 8012106:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80121dc <_vfiprintf_r+0x22c>
 801210a:	7821      	ldrb	r1, [r4, #0]
 801210c:	2203      	movs	r2, #3
 801210e:	4650      	mov	r0, sl
 8012110:	f7ee f866 	bl	80001e0 <memchr>
 8012114:	b138      	cbz	r0, 8012126 <_vfiprintf_r+0x176>
 8012116:	9b04      	ldr	r3, [sp, #16]
 8012118:	eba0 000a 	sub.w	r0, r0, sl
 801211c:	2240      	movs	r2, #64	@ 0x40
 801211e:	4082      	lsls	r2, r0
 8012120:	4313      	orrs	r3, r2
 8012122:	3401      	adds	r4, #1
 8012124:	9304      	str	r3, [sp, #16]
 8012126:	f814 1b01 	ldrb.w	r1, [r4], #1
 801212a:	4829      	ldr	r0, [pc, #164]	@ (80121d0 <_vfiprintf_r+0x220>)
 801212c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8012130:	2206      	movs	r2, #6
 8012132:	f7ee f855 	bl	80001e0 <memchr>
 8012136:	2800      	cmp	r0, #0
 8012138:	d03f      	beq.n	80121ba <_vfiprintf_r+0x20a>
 801213a:	4b26      	ldr	r3, [pc, #152]	@ (80121d4 <_vfiprintf_r+0x224>)
 801213c:	bb1b      	cbnz	r3, 8012186 <_vfiprintf_r+0x1d6>
 801213e:	9b03      	ldr	r3, [sp, #12]
 8012140:	3307      	adds	r3, #7
 8012142:	f023 0307 	bic.w	r3, r3, #7
 8012146:	3308      	adds	r3, #8
 8012148:	9303      	str	r3, [sp, #12]
 801214a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801214c:	443b      	add	r3, r7
 801214e:	9309      	str	r3, [sp, #36]	@ 0x24
 8012150:	e76a      	b.n	8012028 <_vfiprintf_r+0x78>
 8012152:	fb0c 3202 	mla	r2, ip, r2, r3
 8012156:	460c      	mov	r4, r1
 8012158:	2001      	movs	r0, #1
 801215a:	e7a8      	b.n	80120ae <_vfiprintf_r+0xfe>
 801215c:	2300      	movs	r3, #0
 801215e:	3401      	adds	r4, #1
 8012160:	9305      	str	r3, [sp, #20]
 8012162:	4619      	mov	r1, r3
 8012164:	f04f 0c0a 	mov.w	ip, #10
 8012168:	4620      	mov	r0, r4
 801216a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801216e:	3a30      	subs	r2, #48	@ 0x30
 8012170:	2a09      	cmp	r2, #9
 8012172:	d903      	bls.n	801217c <_vfiprintf_r+0x1cc>
 8012174:	2b00      	cmp	r3, #0
 8012176:	d0c6      	beq.n	8012106 <_vfiprintf_r+0x156>
 8012178:	9105      	str	r1, [sp, #20]
 801217a:	e7c4      	b.n	8012106 <_vfiprintf_r+0x156>
 801217c:	fb0c 2101 	mla	r1, ip, r1, r2
 8012180:	4604      	mov	r4, r0
 8012182:	2301      	movs	r3, #1
 8012184:	e7f0      	b.n	8012168 <_vfiprintf_r+0x1b8>
 8012186:	ab03      	add	r3, sp, #12
 8012188:	9300      	str	r3, [sp, #0]
 801218a:	462a      	mov	r2, r5
 801218c:	4b12      	ldr	r3, [pc, #72]	@ (80121d8 <_vfiprintf_r+0x228>)
 801218e:	a904      	add	r1, sp, #16
 8012190:	4630      	mov	r0, r6
 8012192:	f7fc fcd9 	bl	800eb48 <_printf_float>
 8012196:	4607      	mov	r7, r0
 8012198:	1c78      	adds	r0, r7, #1
 801219a:	d1d6      	bne.n	801214a <_vfiprintf_r+0x19a>
 801219c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801219e:	07d9      	lsls	r1, r3, #31
 80121a0:	d405      	bmi.n	80121ae <_vfiprintf_r+0x1fe>
 80121a2:	89ab      	ldrh	r3, [r5, #12]
 80121a4:	059a      	lsls	r2, r3, #22
 80121a6:	d402      	bmi.n	80121ae <_vfiprintf_r+0x1fe>
 80121a8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80121aa:	f7fe fb7f 	bl	80108ac <__retarget_lock_release_recursive>
 80121ae:	89ab      	ldrh	r3, [r5, #12]
 80121b0:	065b      	lsls	r3, r3, #25
 80121b2:	f53f af1f 	bmi.w	8011ff4 <_vfiprintf_r+0x44>
 80121b6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80121b8:	e71e      	b.n	8011ff8 <_vfiprintf_r+0x48>
 80121ba:	ab03      	add	r3, sp, #12
 80121bc:	9300      	str	r3, [sp, #0]
 80121be:	462a      	mov	r2, r5
 80121c0:	4b05      	ldr	r3, [pc, #20]	@ (80121d8 <_vfiprintf_r+0x228>)
 80121c2:	a904      	add	r1, sp, #16
 80121c4:	4630      	mov	r0, r6
 80121c6:	f7fd f809 	bl	800f1dc <_printf_i>
 80121ca:	e7e4      	b.n	8012196 <_vfiprintf_r+0x1e6>
 80121cc:	080144f0 	.word	0x080144f0
 80121d0:	080144fa 	.word	0x080144fa
 80121d4:	0800eb49 	.word	0x0800eb49
 80121d8:	08011f8b 	.word	0x08011f8b
 80121dc:	080144f6 	.word	0x080144f6

080121e0 <__ascii_mbtowc>:
 80121e0:	b082      	sub	sp, #8
 80121e2:	b901      	cbnz	r1, 80121e6 <__ascii_mbtowc+0x6>
 80121e4:	a901      	add	r1, sp, #4
 80121e6:	b142      	cbz	r2, 80121fa <__ascii_mbtowc+0x1a>
 80121e8:	b14b      	cbz	r3, 80121fe <__ascii_mbtowc+0x1e>
 80121ea:	7813      	ldrb	r3, [r2, #0]
 80121ec:	600b      	str	r3, [r1, #0]
 80121ee:	7812      	ldrb	r2, [r2, #0]
 80121f0:	1e10      	subs	r0, r2, #0
 80121f2:	bf18      	it	ne
 80121f4:	2001      	movne	r0, #1
 80121f6:	b002      	add	sp, #8
 80121f8:	4770      	bx	lr
 80121fa:	4610      	mov	r0, r2
 80121fc:	e7fb      	b.n	80121f6 <__ascii_mbtowc+0x16>
 80121fe:	f06f 0001 	mvn.w	r0, #1
 8012202:	e7f8      	b.n	80121f6 <__ascii_mbtowc+0x16>

08012204 <__sflush_r>:
 8012204:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8012208:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801220c:	0716      	lsls	r6, r2, #28
 801220e:	4605      	mov	r5, r0
 8012210:	460c      	mov	r4, r1
 8012212:	d454      	bmi.n	80122be <__sflush_r+0xba>
 8012214:	684b      	ldr	r3, [r1, #4]
 8012216:	2b00      	cmp	r3, #0
 8012218:	dc02      	bgt.n	8012220 <__sflush_r+0x1c>
 801221a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801221c:	2b00      	cmp	r3, #0
 801221e:	dd48      	ble.n	80122b2 <__sflush_r+0xae>
 8012220:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012222:	2e00      	cmp	r6, #0
 8012224:	d045      	beq.n	80122b2 <__sflush_r+0xae>
 8012226:	2300      	movs	r3, #0
 8012228:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801222c:	682f      	ldr	r7, [r5, #0]
 801222e:	6a21      	ldr	r1, [r4, #32]
 8012230:	602b      	str	r3, [r5, #0]
 8012232:	d030      	beq.n	8012296 <__sflush_r+0x92>
 8012234:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8012236:	89a3      	ldrh	r3, [r4, #12]
 8012238:	0759      	lsls	r1, r3, #29
 801223a:	d505      	bpl.n	8012248 <__sflush_r+0x44>
 801223c:	6863      	ldr	r3, [r4, #4]
 801223e:	1ad2      	subs	r2, r2, r3
 8012240:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8012242:	b10b      	cbz	r3, 8012248 <__sflush_r+0x44>
 8012244:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8012246:	1ad2      	subs	r2, r2, r3
 8012248:	2300      	movs	r3, #0
 801224a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801224c:	6a21      	ldr	r1, [r4, #32]
 801224e:	4628      	mov	r0, r5
 8012250:	47b0      	blx	r6
 8012252:	1c43      	adds	r3, r0, #1
 8012254:	89a3      	ldrh	r3, [r4, #12]
 8012256:	d106      	bne.n	8012266 <__sflush_r+0x62>
 8012258:	6829      	ldr	r1, [r5, #0]
 801225a:	291d      	cmp	r1, #29
 801225c:	d82b      	bhi.n	80122b6 <__sflush_r+0xb2>
 801225e:	4a2a      	ldr	r2, [pc, #168]	@ (8012308 <__sflush_r+0x104>)
 8012260:	40ca      	lsrs	r2, r1
 8012262:	07d6      	lsls	r6, r2, #31
 8012264:	d527      	bpl.n	80122b6 <__sflush_r+0xb2>
 8012266:	2200      	movs	r2, #0
 8012268:	6062      	str	r2, [r4, #4]
 801226a:	04d9      	lsls	r1, r3, #19
 801226c:	6922      	ldr	r2, [r4, #16]
 801226e:	6022      	str	r2, [r4, #0]
 8012270:	d504      	bpl.n	801227c <__sflush_r+0x78>
 8012272:	1c42      	adds	r2, r0, #1
 8012274:	d101      	bne.n	801227a <__sflush_r+0x76>
 8012276:	682b      	ldr	r3, [r5, #0]
 8012278:	b903      	cbnz	r3, 801227c <__sflush_r+0x78>
 801227a:	6560      	str	r0, [r4, #84]	@ 0x54
 801227c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801227e:	602f      	str	r7, [r5, #0]
 8012280:	b1b9      	cbz	r1, 80122b2 <__sflush_r+0xae>
 8012282:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012286:	4299      	cmp	r1, r3
 8012288:	d002      	beq.n	8012290 <__sflush_r+0x8c>
 801228a:	4628      	mov	r0, r5
 801228c:	f7ff f98c 	bl	80115a8 <_free_r>
 8012290:	2300      	movs	r3, #0
 8012292:	6363      	str	r3, [r4, #52]	@ 0x34
 8012294:	e00d      	b.n	80122b2 <__sflush_r+0xae>
 8012296:	2301      	movs	r3, #1
 8012298:	4628      	mov	r0, r5
 801229a:	47b0      	blx	r6
 801229c:	4602      	mov	r2, r0
 801229e:	1c50      	adds	r0, r2, #1
 80122a0:	d1c9      	bne.n	8012236 <__sflush_r+0x32>
 80122a2:	682b      	ldr	r3, [r5, #0]
 80122a4:	2b00      	cmp	r3, #0
 80122a6:	d0c6      	beq.n	8012236 <__sflush_r+0x32>
 80122a8:	2b1d      	cmp	r3, #29
 80122aa:	d001      	beq.n	80122b0 <__sflush_r+0xac>
 80122ac:	2b16      	cmp	r3, #22
 80122ae:	d11e      	bne.n	80122ee <__sflush_r+0xea>
 80122b0:	602f      	str	r7, [r5, #0]
 80122b2:	2000      	movs	r0, #0
 80122b4:	e022      	b.n	80122fc <__sflush_r+0xf8>
 80122b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80122ba:	b21b      	sxth	r3, r3
 80122bc:	e01b      	b.n	80122f6 <__sflush_r+0xf2>
 80122be:	690f      	ldr	r7, [r1, #16]
 80122c0:	2f00      	cmp	r7, #0
 80122c2:	d0f6      	beq.n	80122b2 <__sflush_r+0xae>
 80122c4:	0793      	lsls	r3, r2, #30
 80122c6:	680e      	ldr	r6, [r1, #0]
 80122c8:	bf08      	it	eq
 80122ca:	694b      	ldreq	r3, [r1, #20]
 80122cc:	600f      	str	r7, [r1, #0]
 80122ce:	bf18      	it	ne
 80122d0:	2300      	movne	r3, #0
 80122d2:	eba6 0807 	sub.w	r8, r6, r7
 80122d6:	608b      	str	r3, [r1, #8]
 80122d8:	f1b8 0f00 	cmp.w	r8, #0
 80122dc:	dde9      	ble.n	80122b2 <__sflush_r+0xae>
 80122de:	6a21      	ldr	r1, [r4, #32]
 80122e0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80122e2:	4643      	mov	r3, r8
 80122e4:	463a      	mov	r2, r7
 80122e6:	4628      	mov	r0, r5
 80122e8:	47b0      	blx	r6
 80122ea:	2800      	cmp	r0, #0
 80122ec:	dc08      	bgt.n	8012300 <__sflush_r+0xfc>
 80122ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80122f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80122f6:	81a3      	strh	r3, [r4, #12]
 80122f8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80122fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012300:	4407      	add	r7, r0
 8012302:	eba8 0800 	sub.w	r8, r8, r0
 8012306:	e7e7      	b.n	80122d8 <__sflush_r+0xd4>
 8012308:	20400001 	.word	0x20400001

0801230c <_fflush_r>:
 801230c:	b538      	push	{r3, r4, r5, lr}
 801230e:	690b      	ldr	r3, [r1, #16]
 8012310:	4605      	mov	r5, r0
 8012312:	460c      	mov	r4, r1
 8012314:	b913      	cbnz	r3, 801231c <_fflush_r+0x10>
 8012316:	2500      	movs	r5, #0
 8012318:	4628      	mov	r0, r5
 801231a:	bd38      	pop	{r3, r4, r5, pc}
 801231c:	b118      	cbz	r0, 8012326 <_fflush_r+0x1a>
 801231e:	6a03      	ldr	r3, [r0, #32]
 8012320:	b90b      	cbnz	r3, 8012326 <_fflush_r+0x1a>
 8012322:	f7fd fb41 	bl	800f9a8 <__sinit>
 8012326:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801232a:	2b00      	cmp	r3, #0
 801232c:	d0f3      	beq.n	8012316 <_fflush_r+0xa>
 801232e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8012330:	07d0      	lsls	r0, r2, #31
 8012332:	d404      	bmi.n	801233e <_fflush_r+0x32>
 8012334:	0599      	lsls	r1, r3, #22
 8012336:	d402      	bmi.n	801233e <_fflush_r+0x32>
 8012338:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801233a:	f7fe fab6 	bl	80108aa <__retarget_lock_acquire_recursive>
 801233e:	4628      	mov	r0, r5
 8012340:	4621      	mov	r1, r4
 8012342:	f7ff ff5f 	bl	8012204 <__sflush_r>
 8012346:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8012348:	07da      	lsls	r2, r3, #31
 801234a:	4605      	mov	r5, r0
 801234c:	d4e4      	bmi.n	8012318 <_fflush_r+0xc>
 801234e:	89a3      	ldrh	r3, [r4, #12]
 8012350:	059b      	lsls	r3, r3, #22
 8012352:	d4e1      	bmi.n	8012318 <_fflush_r+0xc>
 8012354:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012356:	f7fe faa9 	bl	80108ac <__retarget_lock_release_recursive>
 801235a:	e7dd      	b.n	8012318 <_fflush_r+0xc>

0801235c <_Balloc>:
 801235c:	b570      	push	{r4, r5, r6, lr}
 801235e:	69c6      	ldr	r6, [r0, #28]
 8012360:	4604      	mov	r4, r0
 8012362:	460d      	mov	r5, r1
 8012364:	b976      	cbnz	r6, 8012384 <_Balloc+0x28>
 8012366:	2010      	movs	r0, #16
 8012368:	f7fc fe18 	bl	800ef9c <malloc>
 801236c:	4602      	mov	r2, r0
 801236e:	61e0      	str	r0, [r4, #28]
 8012370:	b920      	cbnz	r0, 801237c <_Balloc+0x20>
 8012372:	4b18      	ldr	r3, [pc, #96]	@ (80123d4 <_Balloc+0x78>)
 8012374:	4818      	ldr	r0, [pc, #96]	@ (80123d8 <_Balloc+0x7c>)
 8012376:	216b      	movs	r1, #107	@ 0x6b
 8012378:	f000 fe92 	bl	80130a0 <__assert_func>
 801237c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012380:	6006      	str	r6, [r0, #0]
 8012382:	60c6      	str	r6, [r0, #12]
 8012384:	69e6      	ldr	r6, [r4, #28]
 8012386:	68f3      	ldr	r3, [r6, #12]
 8012388:	b183      	cbz	r3, 80123ac <_Balloc+0x50>
 801238a:	69e3      	ldr	r3, [r4, #28]
 801238c:	68db      	ldr	r3, [r3, #12]
 801238e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8012392:	b9b8      	cbnz	r0, 80123c4 <_Balloc+0x68>
 8012394:	2101      	movs	r1, #1
 8012396:	fa01 f605 	lsl.w	r6, r1, r5
 801239a:	1d72      	adds	r2, r6, #5
 801239c:	0092      	lsls	r2, r2, #2
 801239e:	4620      	mov	r0, r4
 80123a0:	f7fc fb0c 	bl	800e9bc <_calloc_r>
 80123a4:	b160      	cbz	r0, 80123c0 <_Balloc+0x64>
 80123a6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80123aa:	e00e      	b.n	80123ca <_Balloc+0x6e>
 80123ac:	2221      	movs	r2, #33	@ 0x21
 80123ae:	2104      	movs	r1, #4
 80123b0:	4620      	mov	r0, r4
 80123b2:	f7fc fb03 	bl	800e9bc <_calloc_r>
 80123b6:	69e3      	ldr	r3, [r4, #28]
 80123b8:	60f0      	str	r0, [r6, #12]
 80123ba:	68db      	ldr	r3, [r3, #12]
 80123bc:	2b00      	cmp	r3, #0
 80123be:	d1e4      	bne.n	801238a <_Balloc+0x2e>
 80123c0:	2000      	movs	r0, #0
 80123c2:	bd70      	pop	{r4, r5, r6, pc}
 80123c4:	6802      	ldr	r2, [r0, #0]
 80123c6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80123ca:	2300      	movs	r3, #0
 80123cc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80123d0:	e7f7      	b.n	80123c2 <_Balloc+0x66>
 80123d2:	bf00      	nop
 80123d4:	08014410 	.word	0x08014410
 80123d8:	08014501 	.word	0x08014501

080123dc <_Bfree>:
 80123dc:	b570      	push	{r4, r5, r6, lr}
 80123de:	69c6      	ldr	r6, [r0, #28]
 80123e0:	4605      	mov	r5, r0
 80123e2:	460c      	mov	r4, r1
 80123e4:	b976      	cbnz	r6, 8012404 <_Bfree+0x28>
 80123e6:	2010      	movs	r0, #16
 80123e8:	f7fc fdd8 	bl	800ef9c <malloc>
 80123ec:	4602      	mov	r2, r0
 80123ee:	61e8      	str	r0, [r5, #28]
 80123f0:	b920      	cbnz	r0, 80123fc <_Bfree+0x20>
 80123f2:	4b09      	ldr	r3, [pc, #36]	@ (8012418 <_Bfree+0x3c>)
 80123f4:	4809      	ldr	r0, [pc, #36]	@ (801241c <_Bfree+0x40>)
 80123f6:	218f      	movs	r1, #143	@ 0x8f
 80123f8:	f000 fe52 	bl	80130a0 <__assert_func>
 80123fc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012400:	6006      	str	r6, [r0, #0]
 8012402:	60c6      	str	r6, [r0, #12]
 8012404:	b13c      	cbz	r4, 8012416 <_Bfree+0x3a>
 8012406:	69eb      	ldr	r3, [r5, #28]
 8012408:	6862      	ldr	r2, [r4, #4]
 801240a:	68db      	ldr	r3, [r3, #12]
 801240c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8012410:	6021      	str	r1, [r4, #0]
 8012412:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8012416:	bd70      	pop	{r4, r5, r6, pc}
 8012418:	08014410 	.word	0x08014410
 801241c:	08014501 	.word	0x08014501

08012420 <__multadd>:
 8012420:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012424:	690d      	ldr	r5, [r1, #16]
 8012426:	4607      	mov	r7, r0
 8012428:	460c      	mov	r4, r1
 801242a:	461e      	mov	r6, r3
 801242c:	f101 0c14 	add.w	ip, r1, #20
 8012430:	2000      	movs	r0, #0
 8012432:	f8dc 3000 	ldr.w	r3, [ip]
 8012436:	b299      	uxth	r1, r3
 8012438:	fb02 6101 	mla	r1, r2, r1, r6
 801243c:	0c1e      	lsrs	r6, r3, #16
 801243e:	0c0b      	lsrs	r3, r1, #16
 8012440:	fb02 3306 	mla	r3, r2, r6, r3
 8012444:	b289      	uxth	r1, r1
 8012446:	3001      	adds	r0, #1
 8012448:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801244c:	4285      	cmp	r5, r0
 801244e:	f84c 1b04 	str.w	r1, [ip], #4
 8012452:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8012456:	dcec      	bgt.n	8012432 <__multadd+0x12>
 8012458:	b30e      	cbz	r6, 801249e <__multadd+0x7e>
 801245a:	68a3      	ldr	r3, [r4, #8]
 801245c:	42ab      	cmp	r3, r5
 801245e:	dc19      	bgt.n	8012494 <__multadd+0x74>
 8012460:	6861      	ldr	r1, [r4, #4]
 8012462:	4638      	mov	r0, r7
 8012464:	3101      	adds	r1, #1
 8012466:	f7ff ff79 	bl	801235c <_Balloc>
 801246a:	4680      	mov	r8, r0
 801246c:	b928      	cbnz	r0, 801247a <__multadd+0x5a>
 801246e:	4602      	mov	r2, r0
 8012470:	4b0c      	ldr	r3, [pc, #48]	@ (80124a4 <__multadd+0x84>)
 8012472:	480d      	ldr	r0, [pc, #52]	@ (80124a8 <__multadd+0x88>)
 8012474:	21ba      	movs	r1, #186	@ 0xba
 8012476:	f000 fe13 	bl	80130a0 <__assert_func>
 801247a:	6922      	ldr	r2, [r4, #16]
 801247c:	3202      	adds	r2, #2
 801247e:	f104 010c 	add.w	r1, r4, #12
 8012482:	0092      	lsls	r2, r2, #2
 8012484:	300c      	adds	r0, #12
 8012486:	f7fe fa17 	bl	80108b8 <memcpy>
 801248a:	4621      	mov	r1, r4
 801248c:	4638      	mov	r0, r7
 801248e:	f7ff ffa5 	bl	80123dc <_Bfree>
 8012492:	4644      	mov	r4, r8
 8012494:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8012498:	3501      	adds	r5, #1
 801249a:	615e      	str	r6, [r3, #20]
 801249c:	6125      	str	r5, [r4, #16]
 801249e:	4620      	mov	r0, r4
 80124a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80124a4:	0801447f 	.word	0x0801447f
 80124a8:	08014501 	.word	0x08014501

080124ac <__s2b>:
 80124ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80124b0:	460c      	mov	r4, r1
 80124b2:	4615      	mov	r5, r2
 80124b4:	461f      	mov	r7, r3
 80124b6:	2209      	movs	r2, #9
 80124b8:	3308      	adds	r3, #8
 80124ba:	4606      	mov	r6, r0
 80124bc:	fb93 f3f2 	sdiv	r3, r3, r2
 80124c0:	2100      	movs	r1, #0
 80124c2:	2201      	movs	r2, #1
 80124c4:	429a      	cmp	r2, r3
 80124c6:	db09      	blt.n	80124dc <__s2b+0x30>
 80124c8:	4630      	mov	r0, r6
 80124ca:	f7ff ff47 	bl	801235c <_Balloc>
 80124ce:	b940      	cbnz	r0, 80124e2 <__s2b+0x36>
 80124d0:	4602      	mov	r2, r0
 80124d2:	4b19      	ldr	r3, [pc, #100]	@ (8012538 <__s2b+0x8c>)
 80124d4:	4819      	ldr	r0, [pc, #100]	@ (801253c <__s2b+0x90>)
 80124d6:	21d3      	movs	r1, #211	@ 0xd3
 80124d8:	f000 fde2 	bl	80130a0 <__assert_func>
 80124dc:	0052      	lsls	r2, r2, #1
 80124de:	3101      	adds	r1, #1
 80124e0:	e7f0      	b.n	80124c4 <__s2b+0x18>
 80124e2:	9b08      	ldr	r3, [sp, #32]
 80124e4:	6143      	str	r3, [r0, #20]
 80124e6:	2d09      	cmp	r5, #9
 80124e8:	f04f 0301 	mov.w	r3, #1
 80124ec:	6103      	str	r3, [r0, #16]
 80124ee:	dd16      	ble.n	801251e <__s2b+0x72>
 80124f0:	f104 0909 	add.w	r9, r4, #9
 80124f4:	46c8      	mov	r8, r9
 80124f6:	442c      	add	r4, r5
 80124f8:	f818 3b01 	ldrb.w	r3, [r8], #1
 80124fc:	4601      	mov	r1, r0
 80124fe:	3b30      	subs	r3, #48	@ 0x30
 8012500:	220a      	movs	r2, #10
 8012502:	4630      	mov	r0, r6
 8012504:	f7ff ff8c 	bl	8012420 <__multadd>
 8012508:	45a0      	cmp	r8, r4
 801250a:	d1f5      	bne.n	80124f8 <__s2b+0x4c>
 801250c:	f1a5 0408 	sub.w	r4, r5, #8
 8012510:	444c      	add	r4, r9
 8012512:	1b2d      	subs	r5, r5, r4
 8012514:	1963      	adds	r3, r4, r5
 8012516:	42bb      	cmp	r3, r7
 8012518:	db04      	blt.n	8012524 <__s2b+0x78>
 801251a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801251e:	340a      	adds	r4, #10
 8012520:	2509      	movs	r5, #9
 8012522:	e7f6      	b.n	8012512 <__s2b+0x66>
 8012524:	f814 3b01 	ldrb.w	r3, [r4], #1
 8012528:	4601      	mov	r1, r0
 801252a:	3b30      	subs	r3, #48	@ 0x30
 801252c:	220a      	movs	r2, #10
 801252e:	4630      	mov	r0, r6
 8012530:	f7ff ff76 	bl	8012420 <__multadd>
 8012534:	e7ee      	b.n	8012514 <__s2b+0x68>
 8012536:	bf00      	nop
 8012538:	0801447f 	.word	0x0801447f
 801253c:	08014501 	.word	0x08014501

08012540 <__hi0bits>:
 8012540:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8012544:	4603      	mov	r3, r0
 8012546:	bf36      	itet	cc
 8012548:	0403      	lslcc	r3, r0, #16
 801254a:	2000      	movcs	r0, #0
 801254c:	2010      	movcc	r0, #16
 801254e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8012552:	bf3c      	itt	cc
 8012554:	021b      	lslcc	r3, r3, #8
 8012556:	3008      	addcc	r0, #8
 8012558:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801255c:	bf3c      	itt	cc
 801255e:	011b      	lslcc	r3, r3, #4
 8012560:	3004      	addcc	r0, #4
 8012562:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8012566:	bf3c      	itt	cc
 8012568:	009b      	lslcc	r3, r3, #2
 801256a:	3002      	addcc	r0, #2
 801256c:	2b00      	cmp	r3, #0
 801256e:	db05      	blt.n	801257c <__hi0bits+0x3c>
 8012570:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8012574:	f100 0001 	add.w	r0, r0, #1
 8012578:	bf08      	it	eq
 801257a:	2020      	moveq	r0, #32
 801257c:	4770      	bx	lr

0801257e <__lo0bits>:
 801257e:	6803      	ldr	r3, [r0, #0]
 8012580:	4602      	mov	r2, r0
 8012582:	f013 0007 	ands.w	r0, r3, #7
 8012586:	d00b      	beq.n	80125a0 <__lo0bits+0x22>
 8012588:	07d9      	lsls	r1, r3, #31
 801258a:	d421      	bmi.n	80125d0 <__lo0bits+0x52>
 801258c:	0798      	lsls	r0, r3, #30
 801258e:	bf49      	itett	mi
 8012590:	085b      	lsrmi	r3, r3, #1
 8012592:	089b      	lsrpl	r3, r3, #2
 8012594:	2001      	movmi	r0, #1
 8012596:	6013      	strmi	r3, [r2, #0]
 8012598:	bf5c      	itt	pl
 801259a:	6013      	strpl	r3, [r2, #0]
 801259c:	2002      	movpl	r0, #2
 801259e:	4770      	bx	lr
 80125a0:	b299      	uxth	r1, r3
 80125a2:	b909      	cbnz	r1, 80125a8 <__lo0bits+0x2a>
 80125a4:	0c1b      	lsrs	r3, r3, #16
 80125a6:	2010      	movs	r0, #16
 80125a8:	b2d9      	uxtb	r1, r3
 80125aa:	b909      	cbnz	r1, 80125b0 <__lo0bits+0x32>
 80125ac:	3008      	adds	r0, #8
 80125ae:	0a1b      	lsrs	r3, r3, #8
 80125b0:	0719      	lsls	r1, r3, #28
 80125b2:	bf04      	itt	eq
 80125b4:	091b      	lsreq	r3, r3, #4
 80125b6:	3004      	addeq	r0, #4
 80125b8:	0799      	lsls	r1, r3, #30
 80125ba:	bf04      	itt	eq
 80125bc:	089b      	lsreq	r3, r3, #2
 80125be:	3002      	addeq	r0, #2
 80125c0:	07d9      	lsls	r1, r3, #31
 80125c2:	d403      	bmi.n	80125cc <__lo0bits+0x4e>
 80125c4:	085b      	lsrs	r3, r3, #1
 80125c6:	f100 0001 	add.w	r0, r0, #1
 80125ca:	d003      	beq.n	80125d4 <__lo0bits+0x56>
 80125cc:	6013      	str	r3, [r2, #0]
 80125ce:	4770      	bx	lr
 80125d0:	2000      	movs	r0, #0
 80125d2:	4770      	bx	lr
 80125d4:	2020      	movs	r0, #32
 80125d6:	4770      	bx	lr

080125d8 <__i2b>:
 80125d8:	b510      	push	{r4, lr}
 80125da:	460c      	mov	r4, r1
 80125dc:	2101      	movs	r1, #1
 80125de:	f7ff febd 	bl	801235c <_Balloc>
 80125e2:	4602      	mov	r2, r0
 80125e4:	b928      	cbnz	r0, 80125f2 <__i2b+0x1a>
 80125e6:	4b05      	ldr	r3, [pc, #20]	@ (80125fc <__i2b+0x24>)
 80125e8:	4805      	ldr	r0, [pc, #20]	@ (8012600 <__i2b+0x28>)
 80125ea:	f240 1145 	movw	r1, #325	@ 0x145
 80125ee:	f000 fd57 	bl	80130a0 <__assert_func>
 80125f2:	2301      	movs	r3, #1
 80125f4:	6144      	str	r4, [r0, #20]
 80125f6:	6103      	str	r3, [r0, #16]
 80125f8:	bd10      	pop	{r4, pc}
 80125fa:	bf00      	nop
 80125fc:	0801447f 	.word	0x0801447f
 8012600:	08014501 	.word	0x08014501

08012604 <__multiply>:
 8012604:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012608:	4617      	mov	r7, r2
 801260a:	690a      	ldr	r2, [r1, #16]
 801260c:	693b      	ldr	r3, [r7, #16]
 801260e:	429a      	cmp	r2, r3
 8012610:	bfa8      	it	ge
 8012612:	463b      	movge	r3, r7
 8012614:	4689      	mov	r9, r1
 8012616:	bfa4      	itt	ge
 8012618:	460f      	movge	r7, r1
 801261a:	4699      	movge	r9, r3
 801261c:	693d      	ldr	r5, [r7, #16]
 801261e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8012622:	68bb      	ldr	r3, [r7, #8]
 8012624:	6879      	ldr	r1, [r7, #4]
 8012626:	eb05 060a 	add.w	r6, r5, sl
 801262a:	42b3      	cmp	r3, r6
 801262c:	b085      	sub	sp, #20
 801262e:	bfb8      	it	lt
 8012630:	3101      	addlt	r1, #1
 8012632:	f7ff fe93 	bl	801235c <_Balloc>
 8012636:	b930      	cbnz	r0, 8012646 <__multiply+0x42>
 8012638:	4602      	mov	r2, r0
 801263a:	4b41      	ldr	r3, [pc, #260]	@ (8012740 <__multiply+0x13c>)
 801263c:	4841      	ldr	r0, [pc, #260]	@ (8012744 <__multiply+0x140>)
 801263e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8012642:	f000 fd2d 	bl	80130a0 <__assert_func>
 8012646:	f100 0414 	add.w	r4, r0, #20
 801264a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 801264e:	4623      	mov	r3, r4
 8012650:	2200      	movs	r2, #0
 8012652:	4573      	cmp	r3, lr
 8012654:	d320      	bcc.n	8012698 <__multiply+0x94>
 8012656:	f107 0814 	add.w	r8, r7, #20
 801265a:	f109 0114 	add.w	r1, r9, #20
 801265e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8012662:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8012666:	9302      	str	r3, [sp, #8]
 8012668:	1beb      	subs	r3, r5, r7
 801266a:	3b15      	subs	r3, #21
 801266c:	f023 0303 	bic.w	r3, r3, #3
 8012670:	3304      	adds	r3, #4
 8012672:	3715      	adds	r7, #21
 8012674:	42bd      	cmp	r5, r7
 8012676:	bf38      	it	cc
 8012678:	2304      	movcc	r3, #4
 801267a:	9301      	str	r3, [sp, #4]
 801267c:	9b02      	ldr	r3, [sp, #8]
 801267e:	9103      	str	r1, [sp, #12]
 8012680:	428b      	cmp	r3, r1
 8012682:	d80c      	bhi.n	801269e <__multiply+0x9a>
 8012684:	2e00      	cmp	r6, #0
 8012686:	dd03      	ble.n	8012690 <__multiply+0x8c>
 8012688:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 801268c:	2b00      	cmp	r3, #0
 801268e:	d055      	beq.n	801273c <__multiply+0x138>
 8012690:	6106      	str	r6, [r0, #16]
 8012692:	b005      	add	sp, #20
 8012694:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012698:	f843 2b04 	str.w	r2, [r3], #4
 801269c:	e7d9      	b.n	8012652 <__multiply+0x4e>
 801269e:	f8b1 a000 	ldrh.w	sl, [r1]
 80126a2:	f1ba 0f00 	cmp.w	sl, #0
 80126a6:	d01f      	beq.n	80126e8 <__multiply+0xe4>
 80126a8:	46c4      	mov	ip, r8
 80126aa:	46a1      	mov	r9, r4
 80126ac:	2700      	movs	r7, #0
 80126ae:	f85c 2b04 	ldr.w	r2, [ip], #4
 80126b2:	f8d9 3000 	ldr.w	r3, [r9]
 80126b6:	fa1f fb82 	uxth.w	fp, r2
 80126ba:	b29b      	uxth	r3, r3
 80126bc:	fb0a 330b 	mla	r3, sl, fp, r3
 80126c0:	443b      	add	r3, r7
 80126c2:	f8d9 7000 	ldr.w	r7, [r9]
 80126c6:	0c12      	lsrs	r2, r2, #16
 80126c8:	0c3f      	lsrs	r7, r7, #16
 80126ca:	fb0a 7202 	mla	r2, sl, r2, r7
 80126ce:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80126d2:	b29b      	uxth	r3, r3
 80126d4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80126d8:	4565      	cmp	r5, ip
 80126da:	f849 3b04 	str.w	r3, [r9], #4
 80126de:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80126e2:	d8e4      	bhi.n	80126ae <__multiply+0xaa>
 80126e4:	9b01      	ldr	r3, [sp, #4]
 80126e6:	50e7      	str	r7, [r4, r3]
 80126e8:	9b03      	ldr	r3, [sp, #12]
 80126ea:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80126ee:	3104      	adds	r1, #4
 80126f0:	f1b9 0f00 	cmp.w	r9, #0
 80126f4:	d020      	beq.n	8012738 <__multiply+0x134>
 80126f6:	6823      	ldr	r3, [r4, #0]
 80126f8:	4647      	mov	r7, r8
 80126fa:	46a4      	mov	ip, r4
 80126fc:	f04f 0a00 	mov.w	sl, #0
 8012700:	f8b7 b000 	ldrh.w	fp, [r7]
 8012704:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8012708:	fb09 220b 	mla	r2, r9, fp, r2
 801270c:	4452      	add	r2, sl
 801270e:	b29b      	uxth	r3, r3
 8012710:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012714:	f84c 3b04 	str.w	r3, [ip], #4
 8012718:	f857 3b04 	ldr.w	r3, [r7], #4
 801271c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012720:	f8bc 3000 	ldrh.w	r3, [ip]
 8012724:	fb09 330a 	mla	r3, r9, sl, r3
 8012728:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 801272c:	42bd      	cmp	r5, r7
 801272e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012732:	d8e5      	bhi.n	8012700 <__multiply+0xfc>
 8012734:	9a01      	ldr	r2, [sp, #4]
 8012736:	50a3      	str	r3, [r4, r2]
 8012738:	3404      	adds	r4, #4
 801273a:	e79f      	b.n	801267c <__multiply+0x78>
 801273c:	3e01      	subs	r6, #1
 801273e:	e7a1      	b.n	8012684 <__multiply+0x80>
 8012740:	0801447f 	.word	0x0801447f
 8012744:	08014501 	.word	0x08014501

08012748 <__pow5mult>:
 8012748:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801274c:	4615      	mov	r5, r2
 801274e:	f012 0203 	ands.w	r2, r2, #3
 8012752:	4607      	mov	r7, r0
 8012754:	460e      	mov	r6, r1
 8012756:	d007      	beq.n	8012768 <__pow5mult+0x20>
 8012758:	4c25      	ldr	r4, [pc, #148]	@ (80127f0 <__pow5mult+0xa8>)
 801275a:	3a01      	subs	r2, #1
 801275c:	2300      	movs	r3, #0
 801275e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8012762:	f7ff fe5d 	bl	8012420 <__multadd>
 8012766:	4606      	mov	r6, r0
 8012768:	10ad      	asrs	r5, r5, #2
 801276a:	d03d      	beq.n	80127e8 <__pow5mult+0xa0>
 801276c:	69fc      	ldr	r4, [r7, #28]
 801276e:	b97c      	cbnz	r4, 8012790 <__pow5mult+0x48>
 8012770:	2010      	movs	r0, #16
 8012772:	f7fc fc13 	bl	800ef9c <malloc>
 8012776:	4602      	mov	r2, r0
 8012778:	61f8      	str	r0, [r7, #28]
 801277a:	b928      	cbnz	r0, 8012788 <__pow5mult+0x40>
 801277c:	4b1d      	ldr	r3, [pc, #116]	@ (80127f4 <__pow5mult+0xac>)
 801277e:	481e      	ldr	r0, [pc, #120]	@ (80127f8 <__pow5mult+0xb0>)
 8012780:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8012784:	f000 fc8c 	bl	80130a0 <__assert_func>
 8012788:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801278c:	6004      	str	r4, [r0, #0]
 801278e:	60c4      	str	r4, [r0, #12]
 8012790:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8012794:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8012798:	b94c      	cbnz	r4, 80127ae <__pow5mult+0x66>
 801279a:	f240 2171 	movw	r1, #625	@ 0x271
 801279e:	4638      	mov	r0, r7
 80127a0:	f7ff ff1a 	bl	80125d8 <__i2b>
 80127a4:	2300      	movs	r3, #0
 80127a6:	f8c8 0008 	str.w	r0, [r8, #8]
 80127aa:	4604      	mov	r4, r0
 80127ac:	6003      	str	r3, [r0, #0]
 80127ae:	f04f 0900 	mov.w	r9, #0
 80127b2:	07eb      	lsls	r3, r5, #31
 80127b4:	d50a      	bpl.n	80127cc <__pow5mult+0x84>
 80127b6:	4631      	mov	r1, r6
 80127b8:	4622      	mov	r2, r4
 80127ba:	4638      	mov	r0, r7
 80127bc:	f7ff ff22 	bl	8012604 <__multiply>
 80127c0:	4631      	mov	r1, r6
 80127c2:	4680      	mov	r8, r0
 80127c4:	4638      	mov	r0, r7
 80127c6:	f7ff fe09 	bl	80123dc <_Bfree>
 80127ca:	4646      	mov	r6, r8
 80127cc:	106d      	asrs	r5, r5, #1
 80127ce:	d00b      	beq.n	80127e8 <__pow5mult+0xa0>
 80127d0:	6820      	ldr	r0, [r4, #0]
 80127d2:	b938      	cbnz	r0, 80127e4 <__pow5mult+0x9c>
 80127d4:	4622      	mov	r2, r4
 80127d6:	4621      	mov	r1, r4
 80127d8:	4638      	mov	r0, r7
 80127da:	f7ff ff13 	bl	8012604 <__multiply>
 80127de:	6020      	str	r0, [r4, #0]
 80127e0:	f8c0 9000 	str.w	r9, [r0]
 80127e4:	4604      	mov	r4, r0
 80127e6:	e7e4      	b.n	80127b2 <__pow5mult+0x6a>
 80127e8:	4630      	mov	r0, r6
 80127ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80127ee:	bf00      	nop
 80127f0:	080146ec 	.word	0x080146ec
 80127f4:	08014410 	.word	0x08014410
 80127f8:	08014501 	.word	0x08014501

080127fc <__lshift>:
 80127fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012800:	460c      	mov	r4, r1
 8012802:	6849      	ldr	r1, [r1, #4]
 8012804:	6923      	ldr	r3, [r4, #16]
 8012806:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801280a:	68a3      	ldr	r3, [r4, #8]
 801280c:	4607      	mov	r7, r0
 801280e:	4691      	mov	r9, r2
 8012810:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8012814:	f108 0601 	add.w	r6, r8, #1
 8012818:	42b3      	cmp	r3, r6
 801281a:	db0b      	blt.n	8012834 <__lshift+0x38>
 801281c:	4638      	mov	r0, r7
 801281e:	f7ff fd9d 	bl	801235c <_Balloc>
 8012822:	4605      	mov	r5, r0
 8012824:	b948      	cbnz	r0, 801283a <__lshift+0x3e>
 8012826:	4602      	mov	r2, r0
 8012828:	4b28      	ldr	r3, [pc, #160]	@ (80128cc <__lshift+0xd0>)
 801282a:	4829      	ldr	r0, [pc, #164]	@ (80128d0 <__lshift+0xd4>)
 801282c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8012830:	f000 fc36 	bl	80130a0 <__assert_func>
 8012834:	3101      	adds	r1, #1
 8012836:	005b      	lsls	r3, r3, #1
 8012838:	e7ee      	b.n	8012818 <__lshift+0x1c>
 801283a:	2300      	movs	r3, #0
 801283c:	f100 0114 	add.w	r1, r0, #20
 8012840:	f100 0210 	add.w	r2, r0, #16
 8012844:	4618      	mov	r0, r3
 8012846:	4553      	cmp	r3, sl
 8012848:	db33      	blt.n	80128b2 <__lshift+0xb6>
 801284a:	6920      	ldr	r0, [r4, #16]
 801284c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8012850:	f104 0314 	add.w	r3, r4, #20
 8012854:	f019 091f 	ands.w	r9, r9, #31
 8012858:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801285c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8012860:	d02b      	beq.n	80128ba <__lshift+0xbe>
 8012862:	f1c9 0e20 	rsb	lr, r9, #32
 8012866:	468a      	mov	sl, r1
 8012868:	2200      	movs	r2, #0
 801286a:	6818      	ldr	r0, [r3, #0]
 801286c:	fa00 f009 	lsl.w	r0, r0, r9
 8012870:	4310      	orrs	r0, r2
 8012872:	f84a 0b04 	str.w	r0, [sl], #4
 8012876:	f853 2b04 	ldr.w	r2, [r3], #4
 801287a:	459c      	cmp	ip, r3
 801287c:	fa22 f20e 	lsr.w	r2, r2, lr
 8012880:	d8f3      	bhi.n	801286a <__lshift+0x6e>
 8012882:	ebac 0304 	sub.w	r3, ip, r4
 8012886:	3b15      	subs	r3, #21
 8012888:	f023 0303 	bic.w	r3, r3, #3
 801288c:	3304      	adds	r3, #4
 801288e:	f104 0015 	add.w	r0, r4, #21
 8012892:	4560      	cmp	r0, ip
 8012894:	bf88      	it	hi
 8012896:	2304      	movhi	r3, #4
 8012898:	50ca      	str	r2, [r1, r3]
 801289a:	b10a      	cbz	r2, 80128a0 <__lshift+0xa4>
 801289c:	f108 0602 	add.w	r6, r8, #2
 80128a0:	3e01      	subs	r6, #1
 80128a2:	4638      	mov	r0, r7
 80128a4:	612e      	str	r6, [r5, #16]
 80128a6:	4621      	mov	r1, r4
 80128a8:	f7ff fd98 	bl	80123dc <_Bfree>
 80128ac:	4628      	mov	r0, r5
 80128ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80128b2:	f842 0f04 	str.w	r0, [r2, #4]!
 80128b6:	3301      	adds	r3, #1
 80128b8:	e7c5      	b.n	8012846 <__lshift+0x4a>
 80128ba:	3904      	subs	r1, #4
 80128bc:	f853 2b04 	ldr.w	r2, [r3], #4
 80128c0:	f841 2f04 	str.w	r2, [r1, #4]!
 80128c4:	459c      	cmp	ip, r3
 80128c6:	d8f9      	bhi.n	80128bc <__lshift+0xc0>
 80128c8:	e7ea      	b.n	80128a0 <__lshift+0xa4>
 80128ca:	bf00      	nop
 80128cc:	0801447f 	.word	0x0801447f
 80128d0:	08014501 	.word	0x08014501

080128d4 <__mcmp>:
 80128d4:	690a      	ldr	r2, [r1, #16]
 80128d6:	4603      	mov	r3, r0
 80128d8:	6900      	ldr	r0, [r0, #16]
 80128da:	1a80      	subs	r0, r0, r2
 80128dc:	b530      	push	{r4, r5, lr}
 80128de:	d10e      	bne.n	80128fe <__mcmp+0x2a>
 80128e0:	3314      	adds	r3, #20
 80128e2:	3114      	adds	r1, #20
 80128e4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80128e8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80128ec:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80128f0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80128f4:	4295      	cmp	r5, r2
 80128f6:	d003      	beq.n	8012900 <__mcmp+0x2c>
 80128f8:	d205      	bcs.n	8012906 <__mcmp+0x32>
 80128fa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80128fe:	bd30      	pop	{r4, r5, pc}
 8012900:	42a3      	cmp	r3, r4
 8012902:	d3f3      	bcc.n	80128ec <__mcmp+0x18>
 8012904:	e7fb      	b.n	80128fe <__mcmp+0x2a>
 8012906:	2001      	movs	r0, #1
 8012908:	e7f9      	b.n	80128fe <__mcmp+0x2a>
	...

0801290c <__mdiff>:
 801290c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012910:	4689      	mov	r9, r1
 8012912:	4606      	mov	r6, r0
 8012914:	4611      	mov	r1, r2
 8012916:	4648      	mov	r0, r9
 8012918:	4614      	mov	r4, r2
 801291a:	f7ff ffdb 	bl	80128d4 <__mcmp>
 801291e:	1e05      	subs	r5, r0, #0
 8012920:	d112      	bne.n	8012948 <__mdiff+0x3c>
 8012922:	4629      	mov	r1, r5
 8012924:	4630      	mov	r0, r6
 8012926:	f7ff fd19 	bl	801235c <_Balloc>
 801292a:	4602      	mov	r2, r0
 801292c:	b928      	cbnz	r0, 801293a <__mdiff+0x2e>
 801292e:	4b3f      	ldr	r3, [pc, #252]	@ (8012a2c <__mdiff+0x120>)
 8012930:	f240 2137 	movw	r1, #567	@ 0x237
 8012934:	483e      	ldr	r0, [pc, #248]	@ (8012a30 <__mdiff+0x124>)
 8012936:	f000 fbb3 	bl	80130a0 <__assert_func>
 801293a:	2301      	movs	r3, #1
 801293c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8012940:	4610      	mov	r0, r2
 8012942:	b003      	add	sp, #12
 8012944:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012948:	bfbc      	itt	lt
 801294a:	464b      	movlt	r3, r9
 801294c:	46a1      	movlt	r9, r4
 801294e:	4630      	mov	r0, r6
 8012950:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8012954:	bfba      	itte	lt
 8012956:	461c      	movlt	r4, r3
 8012958:	2501      	movlt	r5, #1
 801295a:	2500      	movge	r5, #0
 801295c:	f7ff fcfe 	bl	801235c <_Balloc>
 8012960:	4602      	mov	r2, r0
 8012962:	b918      	cbnz	r0, 801296c <__mdiff+0x60>
 8012964:	4b31      	ldr	r3, [pc, #196]	@ (8012a2c <__mdiff+0x120>)
 8012966:	f240 2145 	movw	r1, #581	@ 0x245
 801296a:	e7e3      	b.n	8012934 <__mdiff+0x28>
 801296c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8012970:	6926      	ldr	r6, [r4, #16]
 8012972:	60c5      	str	r5, [r0, #12]
 8012974:	f109 0310 	add.w	r3, r9, #16
 8012978:	f109 0514 	add.w	r5, r9, #20
 801297c:	f104 0e14 	add.w	lr, r4, #20
 8012980:	f100 0b14 	add.w	fp, r0, #20
 8012984:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8012988:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 801298c:	9301      	str	r3, [sp, #4]
 801298e:	46d9      	mov	r9, fp
 8012990:	f04f 0c00 	mov.w	ip, #0
 8012994:	9b01      	ldr	r3, [sp, #4]
 8012996:	f85e 0b04 	ldr.w	r0, [lr], #4
 801299a:	f853 af04 	ldr.w	sl, [r3, #4]!
 801299e:	9301      	str	r3, [sp, #4]
 80129a0:	fa1f f38a 	uxth.w	r3, sl
 80129a4:	4619      	mov	r1, r3
 80129a6:	b283      	uxth	r3, r0
 80129a8:	1acb      	subs	r3, r1, r3
 80129aa:	0c00      	lsrs	r0, r0, #16
 80129ac:	4463      	add	r3, ip
 80129ae:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80129b2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80129b6:	b29b      	uxth	r3, r3
 80129b8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80129bc:	4576      	cmp	r6, lr
 80129be:	f849 3b04 	str.w	r3, [r9], #4
 80129c2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80129c6:	d8e5      	bhi.n	8012994 <__mdiff+0x88>
 80129c8:	1b33      	subs	r3, r6, r4
 80129ca:	3b15      	subs	r3, #21
 80129cc:	f023 0303 	bic.w	r3, r3, #3
 80129d0:	3415      	adds	r4, #21
 80129d2:	3304      	adds	r3, #4
 80129d4:	42a6      	cmp	r6, r4
 80129d6:	bf38      	it	cc
 80129d8:	2304      	movcc	r3, #4
 80129da:	441d      	add	r5, r3
 80129dc:	445b      	add	r3, fp
 80129de:	461e      	mov	r6, r3
 80129e0:	462c      	mov	r4, r5
 80129e2:	4544      	cmp	r4, r8
 80129e4:	d30e      	bcc.n	8012a04 <__mdiff+0xf8>
 80129e6:	f108 0103 	add.w	r1, r8, #3
 80129ea:	1b49      	subs	r1, r1, r5
 80129ec:	f021 0103 	bic.w	r1, r1, #3
 80129f0:	3d03      	subs	r5, #3
 80129f2:	45a8      	cmp	r8, r5
 80129f4:	bf38      	it	cc
 80129f6:	2100      	movcc	r1, #0
 80129f8:	440b      	add	r3, r1
 80129fa:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80129fe:	b191      	cbz	r1, 8012a26 <__mdiff+0x11a>
 8012a00:	6117      	str	r7, [r2, #16]
 8012a02:	e79d      	b.n	8012940 <__mdiff+0x34>
 8012a04:	f854 1b04 	ldr.w	r1, [r4], #4
 8012a08:	46e6      	mov	lr, ip
 8012a0a:	0c08      	lsrs	r0, r1, #16
 8012a0c:	fa1c fc81 	uxtah	ip, ip, r1
 8012a10:	4471      	add	r1, lr
 8012a12:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8012a16:	b289      	uxth	r1, r1
 8012a18:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8012a1c:	f846 1b04 	str.w	r1, [r6], #4
 8012a20:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8012a24:	e7dd      	b.n	80129e2 <__mdiff+0xd6>
 8012a26:	3f01      	subs	r7, #1
 8012a28:	e7e7      	b.n	80129fa <__mdiff+0xee>
 8012a2a:	bf00      	nop
 8012a2c:	0801447f 	.word	0x0801447f
 8012a30:	08014501 	.word	0x08014501

08012a34 <__ulp>:
 8012a34:	b082      	sub	sp, #8
 8012a36:	ed8d 0b00 	vstr	d0, [sp]
 8012a3a:	9a01      	ldr	r2, [sp, #4]
 8012a3c:	4b0f      	ldr	r3, [pc, #60]	@ (8012a7c <__ulp+0x48>)
 8012a3e:	4013      	ands	r3, r2
 8012a40:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8012a44:	2b00      	cmp	r3, #0
 8012a46:	dc08      	bgt.n	8012a5a <__ulp+0x26>
 8012a48:	425b      	negs	r3, r3
 8012a4a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8012a4e:	ea4f 5223 	mov.w	r2, r3, asr #20
 8012a52:	da04      	bge.n	8012a5e <__ulp+0x2a>
 8012a54:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8012a58:	4113      	asrs	r3, r2
 8012a5a:	2200      	movs	r2, #0
 8012a5c:	e008      	b.n	8012a70 <__ulp+0x3c>
 8012a5e:	f1a2 0314 	sub.w	r3, r2, #20
 8012a62:	2b1e      	cmp	r3, #30
 8012a64:	bfda      	itte	le
 8012a66:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8012a6a:	40da      	lsrle	r2, r3
 8012a6c:	2201      	movgt	r2, #1
 8012a6e:	2300      	movs	r3, #0
 8012a70:	4619      	mov	r1, r3
 8012a72:	4610      	mov	r0, r2
 8012a74:	ec41 0b10 	vmov	d0, r0, r1
 8012a78:	b002      	add	sp, #8
 8012a7a:	4770      	bx	lr
 8012a7c:	7ff00000 	.word	0x7ff00000

08012a80 <__b2d>:
 8012a80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012a84:	6906      	ldr	r6, [r0, #16]
 8012a86:	f100 0814 	add.w	r8, r0, #20
 8012a8a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8012a8e:	1f37      	subs	r7, r6, #4
 8012a90:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8012a94:	4610      	mov	r0, r2
 8012a96:	f7ff fd53 	bl	8012540 <__hi0bits>
 8012a9a:	f1c0 0320 	rsb	r3, r0, #32
 8012a9e:	280a      	cmp	r0, #10
 8012aa0:	600b      	str	r3, [r1, #0]
 8012aa2:	491b      	ldr	r1, [pc, #108]	@ (8012b10 <__b2d+0x90>)
 8012aa4:	dc15      	bgt.n	8012ad2 <__b2d+0x52>
 8012aa6:	f1c0 0c0b 	rsb	ip, r0, #11
 8012aaa:	fa22 f30c 	lsr.w	r3, r2, ip
 8012aae:	45b8      	cmp	r8, r7
 8012ab0:	ea43 0501 	orr.w	r5, r3, r1
 8012ab4:	bf34      	ite	cc
 8012ab6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8012aba:	2300      	movcs	r3, #0
 8012abc:	3015      	adds	r0, #21
 8012abe:	fa02 f000 	lsl.w	r0, r2, r0
 8012ac2:	fa23 f30c 	lsr.w	r3, r3, ip
 8012ac6:	4303      	orrs	r3, r0
 8012ac8:	461c      	mov	r4, r3
 8012aca:	ec45 4b10 	vmov	d0, r4, r5
 8012ace:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012ad2:	45b8      	cmp	r8, r7
 8012ad4:	bf3a      	itte	cc
 8012ad6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8012ada:	f1a6 0708 	subcc.w	r7, r6, #8
 8012ade:	2300      	movcs	r3, #0
 8012ae0:	380b      	subs	r0, #11
 8012ae2:	d012      	beq.n	8012b0a <__b2d+0x8a>
 8012ae4:	f1c0 0120 	rsb	r1, r0, #32
 8012ae8:	fa23 f401 	lsr.w	r4, r3, r1
 8012aec:	4082      	lsls	r2, r0
 8012aee:	4322      	orrs	r2, r4
 8012af0:	4547      	cmp	r7, r8
 8012af2:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8012af6:	bf8c      	ite	hi
 8012af8:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8012afc:	2200      	movls	r2, #0
 8012afe:	4083      	lsls	r3, r0
 8012b00:	40ca      	lsrs	r2, r1
 8012b02:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8012b06:	4313      	orrs	r3, r2
 8012b08:	e7de      	b.n	8012ac8 <__b2d+0x48>
 8012b0a:	ea42 0501 	orr.w	r5, r2, r1
 8012b0e:	e7db      	b.n	8012ac8 <__b2d+0x48>
 8012b10:	3ff00000 	.word	0x3ff00000

08012b14 <__d2b>:
 8012b14:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8012b18:	460f      	mov	r7, r1
 8012b1a:	2101      	movs	r1, #1
 8012b1c:	ec59 8b10 	vmov	r8, r9, d0
 8012b20:	4616      	mov	r6, r2
 8012b22:	f7ff fc1b 	bl	801235c <_Balloc>
 8012b26:	4604      	mov	r4, r0
 8012b28:	b930      	cbnz	r0, 8012b38 <__d2b+0x24>
 8012b2a:	4602      	mov	r2, r0
 8012b2c:	4b23      	ldr	r3, [pc, #140]	@ (8012bbc <__d2b+0xa8>)
 8012b2e:	4824      	ldr	r0, [pc, #144]	@ (8012bc0 <__d2b+0xac>)
 8012b30:	f240 310f 	movw	r1, #783	@ 0x30f
 8012b34:	f000 fab4 	bl	80130a0 <__assert_func>
 8012b38:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8012b3c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8012b40:	b10d      	cbz	r5, 8012b46 <__d2b+0x32>
 8012b42:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8012b46:	9301      	str	r3, [sp, #4]
 8012b48:	f1b8 0300 	subs.w	r3, r8, #0
 8012b4c:	d023      	beq.n	8012b96 <__d2b+0x82>
 8012b4e:	4668      	mov	r0, sp
 8012b50:	9300      	str	r3, [sp, #0]
 8012b52:	f7ff fd14 	bl	801257e <__lo0bits>
 8012b56:	e9dd 1200 	ldrd	r1, r2, [sp]
 8012b5a:	b1d0      	cbz	r0, 8012b92 <__d2b+0x7e>
 8012b5c:	f1c0 0320 	rsb	r3, r0, #32
 8012b60:	fa02 f303 	lsl.w	r3, r2, r3
 8012b64:	430b      	orrs	r3, r1
 8012b66:	40c2      	lsrs	r2, r0
 8012b68:	6163      	str	r3, [r4, #20]
 8012b6a:	9201      	str	r2, [sp, #4]
 8012b6c:	9b01      	ldr	r3, [sp, #4]
 8012b6e:	61a3      	str	r3, [r4, #24]
 8012b70:	2b00      	cmp	r3, #0
 8012b72:	bf0c      	ite	eq
 8012b74:	2201      	moveq	r2, #1
 8012b76:	2202      	movne	r2, #2
 8012b78:	6122      	str	r2, [r4, #16]
 8012b7a:	b1a5      	cbz	r5, 8012ba6 <__d2b+0x92>
 8012b7c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8012b80:	4405      	add	r5, r0
 8012b82:	603d      	str	r5, [r7, #0]
 8012b84:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8012b88:	6030      	str	r0, [r6, #0]
 8012b8a:	4620      	mov	r0, r4
 8012b8c:	b003      	add	sp, #12
 8012b8e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012b92:	6161      	str	r1, [r4, #20]
 8012b94:	e7ea      	b.n	8012b6c <__d2b+0x58>
 8012b96:	a801      	add	r0, sp, #4
 8012b98:	f7ff fcf1 	bl	801257e <__lo0bits>
 8012b9c:	9b01      	ldr	r3, [sp, #4]
 8012b9e:	6163      	str	r3, [r4, #20]
 8012ba0:	3020      	adds	r0, #32
 8012ba2:	2201      	movs	r2, #1
 8012ba4:	e7e8      	b.n	8012b78 <__d2b+0x64>
 8012ba6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8012baa:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8012bae:	6038      	str	r0, [r7, #0]
 8012bb0:	6918      	ldr	r0, [r3, #16]
 8012bb2:	f7ff fcc5 	bl	8012540 <__hi0bits>
 8012bb6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8012bba:	e7e5      	b.n	8012b88 <__d2b+0x74>
 8012bbc:	0801447f 	.word	0x0801447f
 8012bc0:	08014501 	.word	0x08014501

08012bc4 <__ratio>:
 8012bc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012bc8:	b085      	sub	sp, #20
 8012bca:	e9cd 1000 	strd	r1, r0, [sp]
 8012bce:	a902      	add	r1, sp, #8
 8012bd0:	f7ff ff56 	bl	8012a80 <__b2d>
 8012bd4:	9800      	ldr	r0, [sp, #0]
 8012bd6:	a903      	add	r1, sp, #12
 8012bd8:	ec55 4b10 	vmov	r4, r5, d0
 8012bdc:	f7ff ff50 	bl	8012a80 <__b2d>
 8012be0:	9b01      	ldr	r3, [sp, #4]
 8012be2:	6919      	ldr	r1, [r3, #16]
 8012be4:	9b00      	ldr	r3, [sp, #0]
 8012be6:	691b      	ldr	r3, [r3, #16]
 8012be8:	1ac9      	subs	r1, r1, r3
 8012bea:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8012bee:	1a9b      	subs	r3, r3, r2
 8012bf0:	ec5b ab10 	vmov	sl, fp, d0
 8012bf4:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8012bf8:	2b00      	cmp	r3, #0
 8012bfa:	bfce      	itee	gt
 8012bfc:	462a      	movgt	r2, r5
 8012bfe:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8012c02:	465a      	movle	r2, fp
 8012c04:	462f      	mov	r7, r5
 8012c06:	46d9      	mov	r9, fp
 8012c08:	bfcc      	ite	gt
 8012c0a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8012c0e:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8012c12:	464b      	mov	r3, r9
 8012c14:	4652      	mov	r2, sl
 8012c16:	4620      	mov	r0, r4
 8012c18:	4639      	mov	r1, r7
 8012c1a:	f7ed fe1f 	bl	800085c <__aeabi_ddiv>
 8012c1e:	ec41 0b10 	vmov	d0, r0, r1
 8012c22:	b005      	add	sp, #20
 8012c24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08012c28 <__copybits>:
 8012c28:	3901      	subs	r1, #1
 8012c2a:	b570      	push	{r4, r5, r6, lr}
 8012c2c:	1149      	asrs	r1, r1, #5
 8012c2e:	6914      	ldr	r4, [r2, #16]
 8012c30:	3101      	adds	r1, #1
 8012c32:	f102 0314 	add.w	r3, r2, #20
 8012c36:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8012c3a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8012c3e:	1f05      	subs	r5, r0, #4
 8012c40:	42a3      	cmp	r3, r4
 8012c42:	d30c      	bcc.n	8012c5e <__copybits+0x36>
 8012c44:	1aa3      	subs	r3, r4, r2
 8012c46:	3b11      	subs	r3, #17
 8012c48:	f023 0303 	bic.w	r3, r3, #3
 8012c4c:	3211      	adds	r2, #17
 8012c4e:	42a2      	cmp	r2, r4
 8012c50:	bf88      	it	hi
 8012c52:	2300      	movhi	r3, #0
 8012c54:	4418      	add	r0, r3
 8012c56:	2300      	movs	r3, #0
 8012c58:	4288      	cmp	r0, r1
 8012c5a:	d305      	bcc.n	8012c68 <__copybits+0x40>
 8012c5c:	bd70      	pop	{r4, r5, r6, pc}
 8012c5e:	f853 6b04 	ldr.w	r6, [r3], #4
 8012c62:	f845 6f04 	str.w	r6, [r5, #4]!
 8012c66:	e7eb      	b.n	8012c40 <__copybits+0x18>
 8012c68:	f840 3b04 	str.w	r3, [r0], #4
 8012c6c:	e7f4      	b.n	8012c58 <__copybits+0x30>

08012c6e <__any_on>:
 8012c6e:	f100 0214 	add.w	r2, r0, #20
 8012c72:	6900      	ldr	r0, [r0, #16]
 8012c74:	114b      	asrs	r3, r1, #5
 8012c76:	4298      	cmp	r0, r3
 8012c78:	b510      	push	{r4, lr}
 8012c7a:	db11      	blt.n	8012ca0 <__any_on+0x32>
 8012c7c:	dd0a      	ble.n	8012c94 <__any_on+0x26>
 8012c7e:	f011 011f 	ands.w	r1, r1, #31
 8012c82:	d007      	beq.n	8012c94 <__any_on+0x26>
 8012c84:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8012c88:	fa24 f001 	lsr.w	r0, r4, r1
 8012c8c:	fa00 f101 	lsl.w	r1, r0, r1
 8012c90:	428c      	cmp	r4, r1
 8012c92:	d10b      	bne.n	8012cac <__any_on+0x3e>
 8012c94:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8012c98:	4293      	cmp	r3, r2
 8012c9a:	d803      	bhi.n	8012ca4 <__any_on+0x36>
 8012c9c:	2000      	movs	r0, #0
 8012c9e:	bd10      	pop	{r4, pc}
 8012ca0:	4603      	mov	r3, r0
 8012ca2:	e7f7      	b.n	8012c94 <__any_on+0x26>
 8012ca4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8012ca8:	2900      	cmp	r1, #0
 8012caa:	d0f5      	beq.n	8012c98 <__any_on+0x2a>
 8012cac:	2001      	movs	r0, #1
 8012cae:	e7f6      	b.n	8012c9e <__any_on+0x30>

08012cb0 <__sread>:
 8012cb0:	b510      	push	{r4, lr}
 8012cb2:	460c      	mov	r4, r1
 8012cb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012cb8:	f000 f9ac 	bl	8013014 <_read_r>
 8012cbc:	2800      	cmp	r0, #0
 8012cbe:	bfab      	itete	ge
 8012cc0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8012cc2:	89a3      	ldrhlt	r3, [r4, #12]
 8012cc4:	181b      	addge	r3, r3, r0
 8012cc6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8012cca:	bfac      	ite	ge
 8012ccc:	6563      	strge	r3, [r4, #84]	@ 0x54
 8012cce:	81a3      	strhlt	r3, [r4, #12]
 8012cd0:	bd10      	pop	{r4, pc}

08012cd2 <__swrite>:
 8012cd2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012cd6:	461f      	mov	r7, r3
 8012cd8:	898b      	ldrh	r3, [r1, #12]
 8012cda:	05db      	lsls	r3, r3, #23
 8012cdc:	4605      	mov	r5, r0
 8012cde:	460c      	mov	r4, r1
 8012ce0:	4616      	mov	r6, r2
 8012ce2:	d505      	bpl.n	8012cf0 <__swrite+0x1e>
 8012ce4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012ce8:	2302      	movs	r3, #2
 8012cea:	2200      	movs	r2, #0
 8012cec:	f000 f980 	bl	8012ff0 <_lseek_r>
 8012cf0:	89a3      	ldrh	r3, [r4, #12]
 8012cf2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012cf6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8012cfa:	81a3      	strh	r3, [r4, #12]
 8012cfc:	4632      	mov	r2, r6
 8012cfe:	463b      	mov	r3, r7
 8012d00:	4628      	mov	r0, r5
 8012d02:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012d06:	f000 b997 	b.w	8013038 <_write_r>

08012d0a <__sseek>:
 8012d0a:	b510      	push	{r4, lr}
 8012d0c:	460c      	mov	r4, r1
 8012d0e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012d12:	f000 f96d 	bl	8012ff0 <_lseek_r>
 8012d16:	1c43      	adds	r3, r0, #1
 8012d18:	89a3      	ldrh	r3, [r4, #12]
 8012d1a:	bf15      	itete	ne
 8012d1c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8012d1e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8012d22:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8012d26:	81a3      	strheq	r3, [r4, #12]
 8012d28:	bf18      	it	ne
 8012d2a:	81a3      	strhne	r3, [r4, #12]
 8012d2c:	bd10      	pop	{r4, pc}

08012d2e <__sclose>:
 8012d2e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012d32:	f000 b993 	b.w	801305c <_close_r>

08012d36 <_realloc_r>:
 8012d36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012d3a:	4607      	mov	r7, r0
 8012d3c:	4614      	mov	r4, r2
 8012d3e:	460d      	mov	r5, r1
 8012d40:	b921      	cbnz	r1, 8012d4c <_realloc_r+0x16>
 8012d42:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012d46:	4611      	mov	r1, r2
 8012d48:	f7fc b95a 	b.w	800f000 <_malloc_r>
 8012d4c:	b92a      	cbnz	r2, 8012d5a <_realloc_r+0x24>
 8012d4e:	f7fe fc2b 	bl	80115a8 <_free_r>
 8012d52:	4625      	mov	r5, r4
 8012d54:	4628      	mov	r0, r5
 8012d56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012d5a:	f000 f9bf 	bl	80130dc <_malloc_usable_size_r>
 8012d5e:	4284      	cmp	r4, r0
 8012d60:	4606      	mov	r6, r0
 8012d62:	d802      	bhi.n	8012d6a <_realloc_r+0x34>
 8012d64:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8012d68:	d8f4      	bhi.n	8012d54 <_realloc_r+0x1e>
 8012d6a:	4621      	mov	r1, r4
 8012d6c:	4638      	mov	r0, r7
 8012d6e:	f7fc f947 	bl	800f000 <_malloc_r>
 8012d72:	4680      	mov	r8, r0
 8012d74:	b908      	cbnz	r0, 8012d7a <_realloc_r+0x44>
 8012d76:	4645      	mov	r5, r8
 8012d78:	e7ec      	b.n	8012d54 <_realloc_r+0x1e>
 8012d7a:	42b4      	cmp	r4, r6
 8012d7c:	4622      	mov	r2, r4
 8012d7e:	4629      	mov	r1, r5
 8012d80:	bf28      	it	cs
 8012d82:	4632      	movcs	r2, r6
 8012d84:	f7fd fd98 	bl	80108b8 <memcpy>
 8012d88:	4629      	mov	r1, r5
 8012d8a:	4638      	mov	r0, r7
 8012d8c:	f7fe fc0c 	bl	80115a8 <_free_r>
 8012d90:	e7f1      	b.n	8012d76 <_realloc_r+0x40>

08012d92 <__swbuf_r>:
 8012d92:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012d94:	460e      	mov	r6, r1
 8012d96:	4614      	mov	r4, r2
 8012d98:	4605      	mov	r5, r0
 8012d9a:	b118      	cbz	r0, 8012da4 <__swbuf_r+0x12>
 8012d9c:	6a03      	ldr	r3, [r0, #32]
 8012d9e:	b90b      	cbnz	r3, 8012da4 <__swbuf_r+0x12>
 8012da0:	f7fc fe02 	bl	800f9a8 <__sinit>
 8012da4:	69a3      	ldr	r3, [r4, #24]
 8012da6:	60a3      	str	r3, [r4, #8]
 8012da8:	89a3      	ldrh	r3, [r4, #12]
 8012daa:	071a      	lsls	r2, r3, #28
 8012dac:	d501      	bpl.n	8012db2 <__swbuf_r+0x20>
 8012dae:	6923      	ldr	r3, [r4, #16]
 8012db0:	b943      	cbnz	r3, 8012dc4 <__swbuf_r+0x32>
 8012db2:	4621      	mov	r1, r4
 8012db4:	4628      	mov	r0, r5
 8012db6:	f000 f82b 	bl	8012e10 <__swsetup_r>
 8012dba:	b118      	cbz	r0, 8012dc4 <__swbuf_r+0x32>
 8012dbc:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8012dc0:	4638      	mov	r0, r7
 8012dc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012dc4:	6823      	ldr	r3, [r4, #0]
 8012dc6:	6922      	ldr	r2, [r4, #16]
 8012dc8:	1a98      	subs	r0, r3, r2
 8012dca:	6963      	ldr	r3, [r4, #20]
 8012dcc:	b2f6      	uxtb	r6, r6
 8012dce:	4283      	cmp	r3, r0
 8012dd0:	4637      	mov	r7, r6
 8012dd2:	dc05      	bgt.n	8012de0 <__swbuf_r+0x4e>
 8012dd4:	4621      	mov	r1, r4
 8012dd6:	4628      	mov	r0, r5
 8012dd8:	f7ff fa98 	bl	801230c <_fflush_r>
 8012ddc:	2800      	cmp	r0, #0
 8012dde:	d1ed      	bne.n	8012dbc <__swbuf_r+0x2a>
 8012de0:	68a3      	ldr	r3, [r4, #8]
 8012de2:	3b01      	subs	r3, #1
 8012de4:	60a3      	str	r3, [r4, #8]
 8012de6:	6823      	ldr	r3, [r4, #0]
 8012de8:	1c5a      	adds	r2, r3, #1
 8012dea:	6022      	str	r2, [r4, #0]
 8012dec:	701e      	strb	r6, [r3, #0]
 8012dee:	6962      	ldr	r2, [r4, #20]
 8012df0:	1c43      	adds	r3, r0, #1
 8012df2:	429a      	cmp	r2, r3
 8012df4:	d004      	beq.n	8012e00 <__swbuf_r+0x6e>
 8012df6:	89a3      	ldrh	r3, [r4, #12]
 8012df8:	07db      	lsls	r3, r3, #31
 8012dfa:	d5e1      	bpl.n	8012dc0 <__swbuf_r+0x2e>
 8012dfc:	2e0a      	cmp	r6, #10
 8012dfe:	d1df      	bne.n	8012dc0 <__swbuf_r+0x2e>
 8012e00:	4621      	mov	r1, r4
 8012e02:	4628      	mov	r0, r5
 8012e04:	f7ff fa82 	bl	801230c <_fflush_r>
 8012e08:	2800      	cmp	r0, #0
 8012e0a:	d0d9      	beq.n	8012dc0 <__swbuf_r+0x2e>
 8012e0c:	e7d6      	b.n	8012dbc <__swbuf_r+0x2a>
	...

08012e10 <__swsetup_r>:
 8012e10:	b538      	push	{r3, r4, r5, lr}
 8012e12:	4b29      	ldr	r3, [pc, #164]	@ (8012eb8 <__swsetup_r+0xa8>)
 8012e14:	4605      	mov	r5, r0
 8012e16:	6818      	ldr	r0, [r3, #0]
 8012e18:	460c      	mov	r4, r1
 8012e1a:	b118      	cbz	r0, 8012e24 <__swsetup_r+0x14>
 8012e1c:	6a03      	ldr	r3, [r0, #32]
 8012e1e:	b90b      	cbnz	r3, 8012e24 <__swsetup_r+0x14>
 8012e20:	f7fc fdc2 	bl	800f9a8 <__sinit>
 8012e24:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012e28:	0719      	lsls	r1, r3, #28
 8012e2a:	d422      	bmi.n	8012e72 <__swsetup_r+0x62>
 8012e2c:	06da      	lsls	r2, r3, #27
 8012e2e:	d407      	bmi.n	8012e40 <__swsetup_r+0x30>
 8012e30:	2209      	movs	r2, #9
 8012e32:	602a      	str	r2, [r5, #0]
 8012e34:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012e38:	81a3      	strh	r3, [r4, #12]
 8012e3a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8012e3e:	e033      	b.n	8012ea8 <__swsetup_r+0x98>
 8012e40:	0758      	lsls	r0, r3, #29
 8012e42:	d512      	bpl.n	8012e6a <__swsetup_r+0x5a>
 8012e44:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012e46:	b141      	cbz	r1, 8012e5a <__swsetup_r+0x4a>
 8012e48:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012e4c:	4299      	cmp	r1, r3
 8012e4e:	d002      	beq.n	8012e56 <__swsetup_r+0x46>
 8012e50:	4628      	mov	r0, r5
 8012e52:	f7fe fba9 	bl	80115a8 <_free_r>
 8012e56:	2300      	movs	r3, #0
 8012e58:	6363      	str	r3, [r4, #52]	@ 0x34
 8012e5a:	89a3      	ldrh	r3, [r4, #12]
 8012e5c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8012e60:	81a3      	strh	r3, [r4, #12]
 8012e62:	2300      	movs	r3, #0
 8012e64:	6063      	str	r3, [r4, #4]
 8012e66:	6923      	ldr	r3, [r4, #16]
 8012e68:	6023      	str	r3, [r4, #0]
 8012e6a:	89a3      	ldrh	r3, [r4, #12]
 8012e6c:	f043 0308 	orr.w	r3, r3, #8
 8012e70:	81a3      	strh	r3, [r4, #12]
 8012e72:	6923      	ldr	r3, [r4, #16]
 8012e74:	b94b      	cbnz	r3, 8012e8a <__swsetup_r+0x7a>
 8012e76:	89a3      	ldrh	r3, [r4, #12]
 8012e78:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8012e7c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8012e80:	d003      	beq.n	8012e8a <__swsetup_r+0x7a>
 8012e82:	4621      	mov	r1, r4
 8012e84:	4628      	mov	r0, r5
 8012e86:	f000 f84c 	bl	8012f22 <__smakebuf_r>
 8012e8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012e8e:	f013 0201 	ands.w	r2, r3, #1
 8012e92:	d00a      	beq.n	8012eaa <__swsetup_r+0x9a>
 8012e94:	2200      	movs	r2, #0
 8012e96:	60a2      	str	r2, [r4, #8]
 8012e98:	6962      	ldr	r2, [r4, #20]
 8012e9a:	4252      	negs	r2, r2
 8012e9c:	61a2      	str	r2, [r4, #24]
 8012e9e:	6922      	ldr	r2, [r4, #16]
 8012ea0:	b942      	cbnz	r2, 8012eb4 <__swsetup_r+0xa4>
 8012ea2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8012ea6:	d1c5      	bne.n	8012e34 <__swsetup_r+0x24>
 8012ea8:	bd38      	pop	{r3, r4, r5, pc}
 8012eaa:	0799      	lsls	r1, r3, #30
 8012eac:	bf58      	it	pl
 8012eae:	6962      	ldrpl	r2, [r4, #20]
 8012eb0:	60a2      	str	r2, [r4, #8]
 8012eb2:	e7f4      	b.n	8012e9e <__swsetup_r+0x8e>
 8012eb4:	2000      	movs	r0, #0
 8012eb6:	e7f7      	b.n	8012ea8 <__swsetup_r+0x98>
 8012eb8:	200001a0 	.word	0x200001a0

08012ebc <__ascii_wctomb>:
 8012ebc:	4603      	mov	r3, r0
 8012ebe:	4608      	mov	r0, r1
 8012ec0:	b141      	cbz	r1, 8012ed4 <__ascii_wctomb+0x18>
 8012ec2:	2aff      	cmp	r2, #255	@ 0xff
 8012ec4:	d904      	bls.n	8012ed0 <__ascii_wctomb+0x14>
 8012ec6:	228a      	movs	r2, #138	@ 0x8a
 8012ec8:	601a      	str	r2, [r3, #0]
 8012eca:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8012ece:	4770      	bx	lr
 8012ed0:	700a      	strb	r2, [r1, #0]
 8012ed2:	2001      	movs	r0, #1
 8012ed4:	4770      	bx	lr

08012ed6 <__swhatbuf_r>:
 8012ed6:	b570      	push	{r4, r5, r6, lr}
 8012ed8:	460c      	mov	r4, r1
 8012eda:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012ede:	2900      	cmp	r1, #0
 8012ee0:	b096      	sub	sp, #88	@ 0x58
 8012ee2:	4615      	mov	r5, r2
 8012ee4:	461e      	mov	r6, r3
 8012ee6:	da0d      	bge.n	8012f04 <__swhatbuf_r+0x2e>
 8012ee8:	89a3      	ldrh	r3, [r4, #12]
 8012eea:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8012eee:	f04f 0100 	mov.w	r1, #0
 8012ef2:	bf14      	ite	ne
 8012ef4:	2340      	movne	r3, #64	@ 0x40
 8012ef6:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8012efa:	2000      	movs	r0, #0
 8012efc:	6031      	str	r1, [r6, #0]
 8012efe:	602b      	str	r3, [r5, #0]
 8012f00:	b016      	add	sp, #88	@ 0x58
 8012f02:	bd70      	pop	{r4, r5, r6, pc}
 8012f04:	466a      	mov	r2, sp
 8012f06:	f000 f8b9 	bl	801307c <_fstat_r>
 8012f0a:	2800      	cmp	r0, #0
 8012f0c:	dbec      	blt.n	8012ee8 <__swhatbuf_r+0x12>
 8012f0e:	9901      	ldr	r1, [sp, #4]
 8012f10:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8012f14:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8012f18:	4259      	negs	r1, r3
 8012f1a:	4159      	adcs	r1, r3
 8012f1c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8012f20:	e7eb      	b.n	8012efa <__swhatbuf_r+0x24>

08012f22 <__smakebuf_r>:
 8012f22:	898b      	ldrh	r3, [r1, #12]
 8012f24:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012f26:	079d      	lsls	r5, r3, #30
 8012f28:	4606      	mov	r6, r0
 8012f2a:	460c      	mov	r4, r1
 8012f2c:	d507      	bpl.n	8012f3e <__smakebuf_r+0x1c>
 8012f2e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8012f32:	6023      	str	r3, [r4, #0]
 8012f34:	6123      	str	r3, [r4, #16]
 8012f36:	2301      	movs	r3, #1
 8012f38:	6163      	str	r3, [r4, #20]
 8012f3a:	b003      	add	sp, #12
 8012f3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012f3e:	ab01      	add	r3, sp, #4
 8012f40:	466a      	mov	r2, sp
 8012f42:	f7ff ffc8 	bl	8012ed6 <__swhatbuf_r>
 8012f46:	9f00      	ldr	r7, [sp, #0]
 8012f48:	4605      	mov	r5, r0
 8012f4a:	4639      	mov	r1, r7
 8012f4c:	4630      	mov	r0, r6
 8012f4e:	f7fc f857 	bl	800f000 <_malloc_r>
 8012f52:	b948      	cbnz	r0, 8012f68 <__smakebuf_r+0x46>
 8012f54:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012f58:	059a      	lsls	r2, r3, #22
 8012f5a:	d4ee      	bmi.n	8012f3a <__smakebuf_r+0x18>
 8012f5c:	f023 0303 	bic.w	r3, r3, #3
 8012f60:	f043 0302 	orr.w	r3, r3, #2
 8012f64:	81a3      	strh	r3, [r4, #12]
 8012f66:	e7e2      	b.n	8012f2e <__smakebuf_r+0xc>
 8012f68:	89a3      	ldrh	r3, [r4, #12]
 8012f6a:	6020      	str	r0, [r4, #0]
 8012f6c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012f70:	81a3      	strh	r3, [r4, #12]
 8012f72:	9b01      	ldr	r3, [sp, #4]
 8012f74:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8012f78:	b15b      	cbz	r3, 8012f92 <__smakebuf_r+0x70>
 8012f7a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012f7e:	4630      	mov	r0, r6
 8012f80:	f000 f826 	bl	8012fd0 <_isatty_r>
 8012f84:	b128      	cbz	r0, 8012f92 <__smakebuf_r+0x70>
 8012f86:	89a3      	ldrh	r3, [r4, #12]
 8012f88:	f023 0303 	bic.w	r3, r3, #3
 8012f8c:	f043 0301 	orr.w	r3, r3, #1
 8012f90:	81a3      	strh	r3, [r4, #12]
 8012f92:	89a3      	ldrh	r3, [r4, #12]
 8012f94:	431d      	orrs	r5, r3
 8012f96:	81a5      	strh	r5, [r4, #12]
 8012f98:	e7cf      	b.n	8012f3a <__smakebuf_r+0x18>

08012f9a <memmove>:
 8012f9a:	4288      	cmp	r0, r1
 8012f9c:	b510      	push	{r4, lr}
 8012f9e:	eb01 0402 	add.w	r4, r1, r2
 8012fa2:	d902      	bls.n	8012faa <memmove+0x10>
 8012fa4:	4284      	cmp	r4, r0
 8012fa6:	4623      	mov	r3, r4
 8012fa8:	d807      	bhi.n	8012fba <memmove+0x20>
 8012faa:	1e43      	subs	r3, r0, #1
 8012fac:	42a1      	cmp	r1, r4
 8012fae:	d008      	beq.n	8012fc2 <memmove+0x28>
 8012fb0:	f811 2b01 	ldrb.w	r2, [r1], #1
 8012fb4:	f803 2f01 	strb.w	r2, [r3, #1]!
 8012fb8:	e7f8      	b.n	8012fac <memmove+0x12>
 8012fba:	4402      	add	r2, r0
 8012fbc:	4601      	mov	r1, r0
 8012fbe:	428a      	cmp	r2, r1
 8012fc0:	d100      	bne.n	8012fc4 <memmove+0x2a>
 8012fc2:	bd10      	pop	{r4, pc}
 8012fc4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8012fc8:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8012fcc:	e7f7      	b.n	8012fbe <memmove+0x24>
	...

08012fd0 <_isatty_r>:
 8012fd0:	b538      	push	{r3, r4, r5, lr}
 8012fd2:	4d06      	ldr	r5, [pc, #24]	@ (8012fec <_isatty_r+0x1c>)
 8012fd4:	2300      	movs	r3, #0
 8012fd6:	4604      	mov	r4, r0
 8012fd8:	4608      	mov	r0, r1
 8012fda:	602b      	str	r3, [r5, #0]
 8012fdc:	f7f3 ffce 	bl	8006f7c <_isatty>
 8012fe0:	1c43      	adds	r3, r0, #1
 8012fe2:	d102      	bne.n	8012fea <_isatty_r+0x1a>
 8012fe4:	682b      	ldr	r3, [r5, #0]
 8012fe6:	b103      	cbz	r3, 8012fea <_isatty_r+0x1a>
 8012fe8:	6023      	str	r3, [r4, #0]
 8012fea:	bd38      	pop	{r3, r4, r5, pc}
 8012fec:	20000cc4 	.word	0x20000cc4

08012ff0 <_lseek_r>:
 8012ff0:	b538      	push	{r3, r4, r5, lr}
 8012ff2:	4d07      	ldr	r5, [pc, #28]	@ (8013010 <_lseek_r+0x20>)
 8012ff4:	4604      	mov	r4, r0
 8012ff6:	4608      	mov	r0, r1
 8012ff8:	4611      	mov	r1, r2
 8012ffa:	2200      	movs	r2, #0
 8012ffc:	602a      	str	r2, [r5, #0]
 8012ffe:	461a      	mov	r2, r3
 8013000:	f7f3 ffc7 	bl	8006f92 <_lseek>
 8013004:	1c43      	adds	r3, r0, #1
 8013006:	d102      	bne.n	801300e <_lseek_r+0x1e>
 8013008:	682b      	ldr	r3, [r5, #0]
 801300a:	b103      	cbz	r3, 801300e <_lseek_r+0x1e>
 801300c:	6023      	str	r3, [r4, #0]
 801300e:	bd38      	pop	{r3, r4, r5, pc}
 8013010:	20000cc4 	.word	0x20000cc4

08013014 <_read_r>:
 8013014:	b538      	push	{r3, r4, r5, lr}
 8013016:	4d07      	ldr	r5, [pc, #28]	@ (8013034 <_read_r+0x20>)
 8013018:	4604      	mov	r4, r0
 801301a:	4608      	mov	r0, r1
 801301c:	4611      	mov	r1, r2
 801301e:	2200      	movs	r2, #0
 8013020:	602a      	str	r2, [r5, #0]
 8013022:	461a      	mov	r2, r3
 8013024:	f7f3 ff55 	bl	8006ed2 <_read>
 8013028:	1c43      	adds	r3, r0, #1
 801302a:	d102      	bne.n	8013032 <_read_r+0x1e>
 801302c:	682b      	ldr	r3, [r5, #0]
 801302e:	b103      	cbz	r3, 8013032 <_read_r+0x1e>
 8013030:	6023      	str	r3, [r4, #0]
 8013032:	bd38      	pop	{r3, r4, r5, pc}
 8013034:	20000cc4 	.word	0x20000cc4

08013038 <_write_r>:
 8013038:	b538      	push	{r3, r4, r5, lr}
 801303a:	4d07      	ldr	r5, [pc, #28]	@ (8013058 <_write_r+0x20>)
 801303c:	4604      	mov	r4, r0
 801303e:	4608      	mov	r0, r1
 8013040:	4611      	mov	r1, r2
 8013042:	2200      	movs	r2, #0
 8013044:	602a      	str	r2, [r5, #0]
 8013046:	461a      	mov	r2, r3
 8013048:	f7f3 ff60 	bl	8006f0c <_write>
 801304c:	1c43      	adds	r3, r0, #1
 801304e:	d102      	bne.n	8013056 <_write_r+0x1e>
 8013050:	682b      	ldr	r3, [r5, #0]
 8013052:	b103      	cbz	r3, 8013056 <_write_r+0x1e>
 8013054:	6023      	str	r3, [r4, #0]
 8013056:	bd38      	pop	{r3, r4, r5, pc}
 8013058:	20000cc4 	.word	0x20000cc4

0801305c <_close_r>:
 801305c:	b538      	push	{r3, r4, r5, lr}
 801305e:	4d06      	ldr	r5, [pc, #24]	@ (8013078 <_close_r+0x1c>)
 8013060:	2300      	movs	r3, #0
 8013062:	4604      	mov	r4, r0
 8013064:	4608      	mov	r0, r1
 8013066:	602b      	str	r3, [r5, #0]
 8013068:	f7f3 ff6c 	bl	8006f44 <_close>
 801306c:	1c43      	adds	r3, r0, #1
 801306e:	d102      	bne.n	8013076 <_close_r+0x1a>
 8013070:	682b      	ldr	r3, [r5, #0]
 8013072:	b103      	cbz	r3, 8013076 <_close_r+0x1a>
 8013074:	6023      	str	r3, [r4, #0]
 8013076:	bd38      	pop	{r3, r4, r5, pc}
 8013078:	20000cc4 	.word	0x20000cc4

0801307c <_fstat_r>:
 801307c:	b538      	push	{r3, r4, r5, lr}
 801307e:	4d07      	ldr	r5, [pc, #28]	@ (801309c <_fstat_r+0x20>)
 8013080:	2300      	movs	r3, #0
 8013082:	4604      	mov	r4, r0
 8013084:	4608      	mov	r0, r1
 8013086:	4611      	mov	r1, r2
 8013088:	602b      	str	r3, [r5, #0]
 801308a:	f7f3 ff67 	bl	8006f5c <_fstat>
 801308e:	1c43      	adds	r3, r0, #1
 8013090:	d102      	bne.n	8013098 <_fstat_r+0x1c>
 8013092:	682b      	ldr	r3, [r5, #0]
 8013094:	b103      	cbz	r3, 8013098 <_fstat_r+0x1c>
 8013096:	6023      	str	r3, [r4, #0]
 8013098:	bd38      	pop	{r3, r4, r5, pc}
 801309a:	bf00      	nop
 801309c:	20000cc4 	.word	0x20000cc4

080130a0 <__assert_func>:
 80130a0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80130a2:	4614      	mov	r4, r2
 80130a4:	461a      	mov	r2, r3
 80130a6:	4b09      	ldr	r3, [pc, #36]	@ (80130cc <__assert_func+0x2c>)
 80130a8:	681b      	ldr	r3, [r3, #0]
 80130aa:	4605      	mov	r5, r0
 80130ac:	68d8      	ldr	r0, [r3, #12]
 80130ae:	b14c      	cbz	r4, 80130c4 <__assert_func+0x24>
 80130b0:	4b07      	ldr	r3, [pc, #28]	@ (80130d0 <__assert_func+0x30>)
 80130b2:	9100      	str	r1, [sp, #0]
 80130b4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80130b8:	4906      	ldr	r1, [pc, #24]	@ (80130d4 <__assert_func+0x34>)
 80130ba:	462b      	mov	r3, r5
 80130bc:	f000 f816 	bl	80130ec <fiprintf>
 80130c0:	f000 f826 	bl	8013110 <abort>
 80130c4:	4b04      	ldr	r3, [pc, #16]	@ (80130d8 <__assert_func+0x38>)
 80130c6:	461c      	mov	r4, r3
 80130c8:	e7f3      	b.n	80130b2 <__assert_func+0x12>
 80130ca:	bf00      	nop
 80130cc:	200001a0 	.word	0x200001a0
 80130d0:	0801455a 	.word	0x0801455a
 80130d4:	08014567 	.word	0x08014567
 80130d8:	08014595 	.word	0x08014595

080130dc <_malloc_usable_size_r>:
 80130dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80130e0:	1f18      	subs	r0, r3, #4
 80130e2:	2b00      	cmp	r3, #0
 80130e4:	bfbc      	itt	lt
 80130e6:	580b      	ldrlt	r3, [r1, r0]
 80130e8:	18c0      	addlt	r0, r0, r3
 80130ea:	4770      	bx	lr

080130ec <fiprintf>:
 80130ec:	b40e      	push	{r1, r2, r3}
 80130ee:	b503      	push	{r0, r1, lr}
 80130f0:	4601      	mov	r1, r0
 80130f2:	ab03      	add	r3, sp, #12
 80130f4:	4805      	ldr	r0, [pc, #20]	@ (801310c <fiprintf+0x20>)
 80130f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80130fa:	6800      	ldr	r0, [r0, #0]
 80130fc:	9301      	str	r3, [sp, #4]
 80130fe:	f7fe ff57 	bl	8011fb0 <_vfiprintf_r>
 8013102:	b002      	add	sp, #8
 8013104:	f85d eb04 	ldr.w	lr, [sp], #4
 8013108:	b003      	add	sp, #12
 801310a:	4770      	bx	lr
 801310c:	200001a0 	.word	0x200001a0

08013110 <abort>:
 8013110:	b508      	push	{r3, lr}
 8013112:	2006      	movs	r0, #6
 8013114:	f000 f82c 	bl	8013170 <raise>
 8013118:	2001      	movs	r0, #1
 801311a:	f7f3 fecf 	bl	8006ebc <_exit>

0801311e <_raise_r>:
 801311e:	291f      	cmp	r1, #31
 8013120:	b538      	push	{r3, r4, r5, lr}
 8013122:	4605      	mov	r5, r0
 8013124:	460c      	mov	r4, r1
 8013126:	d904      	bls.n	8013132 <_raise_r+0x14>
 8013128:	2316      	movs	r3, #22
 801312a:	6003      	str	r3, [r0, #0]
 801312c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8013130:	bd38      	pop	{r3, r4, r5, pc}
 8013132:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8013134:	b112      	cbz	r2, 801313c <_raise_r+0x1e>
 8013136:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801313a:	b94b      	cbnz	r3, 8013150 <_raise_r+0x32>
 801313c:	4628      	mov	r0, r5
 801313e:	f000 f831 	bl	80131a4 <_getpid_r>
 8013142:	4622      	mov	r2, r4
 8013144:	4601      	mov	r1, r0
 8013146:	4628      	mov	r0, r5
 8013148:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801314c:	f000 b818 	b.w	8013180 <_kill_r>
 8013150:	2b01      	cmp	r3, #1
 8013152:	d00a      	beq.n	801316a <_raise_r+0x4c>
 8013154:	1c59      	adds	r1, r3, #1
 8013156:	d103      	bne.n	8013160 <_raise_r+0x42>
 8013158:	2316      	movs	r3, #22
 801315a:	6003      	str	r3, [r0, #0]
 801315c:	2001      	movs	r0, #1
 801315e:	e7e7      	b.n	8013130 <_raise_r+0x12>
 8013160:	2100      	movs	r1, #0
 8013162:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8013166:	4620      	mov	r0, r4
 8013168:	4798      	blx	r3
 801316a:	2000      	movs	r0, #0
 801316c:	e7e0      	b.n	8013130 <_raise_r+0x12>
	...

08013170 <raise>:
 8013170:	4b02      	ldr	r3, [pc, #8]	@ (801317c <raise+0xc>)
 8013172:	4601      	mov	r1, r0
 8013174:	6818      	ldr	r0, [r3, #0]
 8013176:	f7ff bfd2 	b.w	801311e <_raise_r>
 801317a:	bf00      	nop
 801317c:	200001a0 	.word	0x200001a0

08013180 <_kill_r>:
 8013180:	b538      	push	{r3, r4, r5, lr}
 8013182:	4d07      	ldr	r5, [pc, #28]	@ (80131a0 <_kill_r+0x20>)
 8013184:	2300      	movs	r3, #0
 8013186:	4604      	mov	r4, r0
 8013188:	4608      	mov	r0, r1
 801318a:	4611      	mov	r1, r2
 801318c:	602b      	str	r3, [r5, #0]
 801318e:	f7f3 fe85 	bl	8006e9c <_kill>
 8013192:	1c43      	adds	r3, r0, #1
 8013194:	d102      	bne.n	801319c <_kill_r+0x1c>
 8013196:	682b      	ldr	r3, [r5, #0]
 8013198:	b103      	cbz	r3, 801319c <_kill_r+0x1c>
 801319a:	6023      	str	r3, [r4, #0]
 801319c:	bd38      	pop	{r3, r4, r5, pc}
 801319e:	bf00      	nop
 80131a0:	20000cc4 	.word	0x20000cc4

080131a4 <_getpid_r>:
 80131a4:	f7f3 be72 	b.w	8006e8c <_getpid>

080131a8 <_init>:
 80131a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80131aa:	bf00      	nop
 80131ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80131ae:	bc08      	pop	{r3}
 80131b0:	469e      	mov	lr, r3
 80131b2:	4770      	bx	lr

080131b4 <_fini>:
 80131b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80131b6:	bf00      	nop
 80131b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80131ba:	bc08      	pop	{r3}
 80131bc:	469e      	mov	lr, r3
 80131be:	4770      	bx	lr
