#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Thu Mar 30 08:36:04 2017
# Process ID: 1753
# Current directory: /home/bma/git/fpga_design/redpitaya/pid_only
# Command line: vivado pid_only.xpr
# Log file: /home/bma/git/fpga_design/redpitaya/pid_only/vivado.log
# Journal file: /home/bma/git/fpga_design/redpitaya/pid_only/vivado.jou
#-----------------------------------------------------------
start_gui
open_project pid_only.xpr
open_bd_design {/home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/pid_only_wrapper.bd}
close_bd_design [get_bd_designs pid_only_wrapper]
close_project
open_project /home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.xpr
create_bd_design "dds_gnuradio_wrapper"
open_bd_design {/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/dds_gnuradio_wrapper/dds_gnuradio_wrapper.bd}
current_bd_design design_1
set tmpCopyObjs [concat  [get_bd_cells {axi_interconnect_0 expanderReal_0 expanderReal_1 proc_sys_reset_0 twoInMult_0 add_const_0 add_const_1 ad9767_0 xlconstant_0 xlslice_0 add_const_2 data16_multi_to_ram_0 add_const_3 redpitaya_adc_dac_clk_0 processing_system7_0 dupplReal_1_to_2_0 nco_counter_0 ltc2145_0}] [get_bd_intf_ports {DDR FIXED_IO}] [get_bd_ports {dac_rst_o adc_clk_n_i dac_clk_o adc_cdcs dac_wrt_o adc_clk_p_i dac_sel_o dac_dat_o adc_data_b_i adc_data_a_i}] [get_bd_intf_nets {expanderReal_1_data_out processing_system7_0_DDR axi_interconnect_0_M01_AXI expanderReal_0_data_out axi_interconnect_0_M02_AXI add_const_1_data_out axi_interconnect_0_M05_AXI add_const_3_data_out ltc2145_0_data_a ltc2145_0_data_b dupplReal_1_to_2_0_data1_out dupplReal_1_to_2_0_data2_out add_const_0_data_out axi_interconnect_0_M03_AXI add_const_2_data_out axi_interconnect_0_M00_AXI S00_AXI_1 processing_system7_0_FIXED_IO axi_interconnect_0_M04_AXI}] [get_bd_nets {twoInMult_0_data_en_o xlconstant_0_dout redpitaya_adc_dac_clk_0_dac_locked_o ad9767_0_dac_sel_o nco_counter_0_dds_clk_o twoInMult_0_data_o processing_system7_0_FCLK_RESET0_N redpitaya_adc_dac_clk_0_dac_2ph_o ltc2145_0_adc_cdcs ltc2145_0_adc_clk ad9767_0_dac_rst_o ad9767_0_dac_dat_o redpitaya_adc_dac_clk_0_dac_clk_o redpitaya_adc_dac_clk_0_adc_clk_o twoInMult_0_data_clk_o proc_sys_reset_0_peripheral_aresetn nco_counter_0_dds_sin_o xlslice_0_Dout adc_clk_p_i_1 redpitaya_adc_dac_clk_0_dac_2clk_o adc_data_b_i_1 ACLK_1 adc_data_a_i_1 ad9767_0_dac_wrt_o nco_counter_0_dds_en_o adc_clk_n_i_1 proc_sys_reset_0_peripheral_reset proc_sys_reset_0_interconnect_aresetn ad9767_0_dac_clk_o}]]
current_bd_design dds_gnuradio_wrapper
copy_bd_objs -from_design design_1 / $tmpCopyObjs
current_bd_design [get_bd_designs design_1]
close_bd_design [get_bd_designs design_1]
set_property is_enabled false [get_files  /home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/design_1/design_1.bd]
set_property source_mgmt_mode DisplayOnly [current_project]
set_property top dds_gnuradio_wrapper [current_fileset]
open_bd_design {/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/dds_gnuradio_wrapper/dds_gnuradio_wrapper.bd}
startgroup
set_property -dict [list CONFIG.format {unsigned}] [get_bd_cells add_const_2]
endgroup
save_bd_design
regenerate_bd_layout
save_bd_design
set_property name adc1_offset [get_bd_cells add_const_0]
set_property name adc_2_offset [get_bd_cells add_const_1]
set_property name dds_freq [get_bd_cells add_const_2]
set_property name dds_offset [get_bd_cells add_const_3]
save_bd_design
set_property name dds_ampl [get_bd_cells dds_freq]
save_bd_design
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_bd_design {/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/dds_gnuradio_wrapper/dds_gnuradio_wrapper.bd}
remove_files  /home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/design_1/design_1.bd
close_project
open_project /home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.xpr
open_bd_design {/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/dds_gnuradio_wrapper/dds_gnuradio_wrapper.bd}
reset_run design_1_ad9767_0_0_synth_1
reset_run design_1_ltc2145_0_0_synth_1
reset_run design_1_processing_system7_0_0_synth_1
reset_run design_1_redpitaya_adc_dac_clk_0_0_synth_1
reset_run design_1_xlconstant_0_0_synth_1
reset_run design_1_add_const_2_0_synth_1
reset_run design_1_xlslice_0_0_synth_1
reset_run design_1_add_const_0_0_synth_1
reset_run design_1_data16_multi_to_ram_0_0_synth_1
reset_run design_1_expanderReal_0_1_synth_1
reset_run design_1_twoInMult_0_0_synth_1
reset_run design_1_dupplReal_1_to_2_0_0_synth_1
reset_run design_1_add_const_0_1_synth_1
reset_run design_1_expanderReal_0_0_synth_1
reset_run design_1_nco_counter_0_0_synth_1
reset_run design_1_add_const_1_0_synth_1
close_project
open_project /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.xpr
open_bd_design {/home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/pid_only_wrapper.bd}
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:red_pitaya_pidv3:1.0 [get_ips  pid_only_wrapper_red_pitaya_pidv3_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips pid_only_wrapper_red_pitaya_pidv3_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
startgroup
set_property -dict [list CONFIG.PSR {14} CONFIG.ISR {32}] [get_bd_cells red_pitaya_pidv3_0]
endgroup
save_bd_design
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:red_pitaya_pidv3:1.0 [get_ips  pid_only_wrapper_red_pitaya_pidv3_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips pid_only_wrapper_red_pitaya_pidv3_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
startgroup
set_property -dict [list CONFIG.PSR {12}] [get_bd_cells red_pitaya_pidv3_0]
endgroup
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_bd_design [get_bd_designs pid_only_wrapper]
close_project
open_project /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.xpr
open_bd_design {/home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/pid_only_wrapper.bd}
startgroup
endgroup
set_property name adc1_offset [get_bd_cells add_const_0]
set_property name dac1_offset [get_bd_cells add_const_1]
set_property name pid_setpoint [get_bd_cells add_const_2]
set_property name pid_kp [get_bd_cells add_const_3]
set_property name pid_ki [get_bd_cells add_const_4]
set_property name pid_kd [get_bd_cells add_const_7]
regenerate_bd_layout
set_property name pid_sign [get_bd_cells add_const_6]
set_property name pid_rst_int [get_bd_cells pid_kd]
set_property name pid_kd [get_bd_cells add_const_5]
save_bd_design
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv user.org:user:red_pitaya_pidv3:1.0 red_pitaya_pidv3_1
endgroup
delete_bd_objs [get_bd_cells red_pitaya_pidv3_1]
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:red_pitaya_pidv3:1.0 [get_ips  pid_only_wrapper_red_pitaya_pidv3_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips pid_only_wrapper_red_pitaya_pidv3_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
report_ip_status -name ip_status 
startgroup
set_property -dict [list CONFIG.ISR {28}] [get_bd_cells red_pitaya_pidv3_0]
endgroup
save_bd_design
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:red_pitaya_pidv3:1.0 [get_ips  pid_only_wrapper_red_pitaya_pidv3_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips pid_only_wrapper_red_pitaya_pidv3_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
report_ip_status -name ip_status 
regenerate_bd_layout
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
ipx::infer_core -vendor user.org -library user -taxonomy /UserIP /home/bma/git/gitlab/oimp/fpga_ip/redpitaya_pidv3
ipx::edit_ip_in_project -upgrade true -name redpitaya_pidv3 -directory /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.tmp /home/bma/git/gitlab/oimp/fpga_ip/redpitaya_pidv3/component.xml
ipx::current_core /home/bma/git/gitlab/oimp/fpga_ip/redpitaya_pidv3/component.xml
set_property vendor_display_name bma [ipx::current_core]
set_property widget {textEdit} [ipgui::get_guiparamspec -name "PSR" -component [ipx::current_core] ]
set_property value 14 [ipx::get_user_parameters PSR -of_objects [ipx::current_core]]
set_property value 14 [ipx::get_hdl_parameters PSR -of_objects [ipx::current_core]]
set_property widget {textEdit} [ipgui::get_guiparamspec -name "ISR" -component [ipx::current_core] ]
set_property value 18 [ipx::get_user_parameters ISR -of_objects [ipx::current_core]]
set_property value 18 [ipx::get_hdl_parameters ISR -of_objects [ipx::current_core]]
set_property widget {textEdit} [ipgui::get_guiparamspec -name "P_SIZE" -component [ipx::current_core] ]
set_property value 16 [ipx::get_user_parameters P_SIZE -of_objects [ipx::current_core]]
set_property value 16 [ipx::get_hdl_parameters P_SIZE -of_objects [ipx::current_core]]
set_property widget {textEdit} [ipgui::get_guiparamspec -name "PSR" -component [ipx::current_core] ]
set_property value 12 [ipx::get_user_parameters PSR -of_objects [ipx::current_core]]
set_property value 12 [ipx::get_hdl_parameters PSR -of_objects [ipx::current_core]]
set_property widget {textEdit} [ipgui::get_guiparamspec -name "I_SIZE" -component [ipx::current_core] ]
set_property value 16 [ipx::get_user_parameters I_SIZE -of_objects [ipx::current_core]]
set_property value 16 [ipx::get_hdl_parameters I_SIZE -of_objects [ipx::current_core]]
set_property widget {textEdit} [ipgui::get_guiparamspec -name "ISR" -component [ipx::current_core] ]
set_property widget {textEdit} [ipgui::get_guiparamspec -name "D_SIZE" -component [ipx::current_core] ]
set_property value 16 [ipx::get_user_parameters D_SIZE -of_objects [ipx::current_core]]
set_property value 16 [ipx::get_hdl_parameters D_SIZE -of_objects [ipx::current_core]]
set_property widget {textEdit} [ipgui::get_guiparamspec -name "DSR" -component [ipx::current_core] ]
set_property value 10 [ipx::get_user_parameters DSR -of_objects [ipx::current_core]]
set_property value 10 [ipx::get_hdl_parameters DSR -of_objects [ipx::current_core]]
ipx::add_bus_interface data_in [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:signal:data_rtl:1.0 [ipx::get_bus_interfaces data_in -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:signal:data:1.0 [ipx::get_bus_interfaces data_in -of_objects [ipx::current_core]]
ipx::add_port_map DATA [ipx::get_bus_interfaces data_in -of_objects [ipx::current_core]]
set_property physical_name data_i [ipx::get_port_maps DATA -of_objects [ipx::get_bus_interfaces data_in -of_objects [ipx::current_core]]]
close_project
save_bd_design
close_bd_design [get_bd_designs pid_only_wrapper]
close_project
open_project /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.xpr
open_bd_design {/home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/pid_only_wrapper.bd}
startgroup
set_property -dict [list CONFIG.PSR {14} CONFIG.ISR {18} CONFIG.DSR {10} CONFIG.P_SIZE {16} CONFIG.I_SIZE {16} CONFIG.D_SIZE {16}] [get_bd_cells red_pitaya_pidv3_0]
endgroup
save_bd_design
reset_run synth_1
reset_run pid_only_wrapper_red_pitaya_pidv3_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
reset_run pid_only_wrapper_red_pitaya_pidv3_0_0_synth_1
startgroup
set_property -dict [list CONFIG.DATA_OUT_SIZE {16} CONFIG.DATA_IN_SIZE {16}] [get_bd_cells pid_kd]
endgroup
startgroup
set_property -dict [list CONFIG.DATA_OUT_SIZE {16} CONFIG.DATA_IN_SIZE {16}] [get_bd_cells pid_kp]
endgroup
startgroup
set_property -dict [list CONFIG.format {unsigned}] [get_bd_cells pid_kp]
endgroup
startgroup
set_property -dict [list CONFIG.format {unsigned} CONFIG.DATA_OUT_SIZE {16} CONFIG.DATA_IN_SIZE {16}] [get_bd_cells pid_ki]
endgroup
startgroup
endgroup
startgroup
set_property -dict [list CONFIG.format {unsigned}] [get_bd_cells pid_sign]
endgroup
startgroup
set_property -dict [list CONFIG.format {unsigned}] [get_bd_cells pid_rst_int]
endgroup
startgroup
set_property -dict [list CONFIG.CONST_WIDTH {16}] [get_bd_cells xlconstant_0]
endgroup
save_bd_design
regenerate_bd_layout
save_bd_design
reset_run pid_only_wrapper_add_const_5_0_synth_1
reset_run pid_only_wrapper_add_const_3_0_synth_1
reset_run pid_only_wrapper_add_const_2_0_synth_1
reset_run pid_only_wrapper_add_const_6_0_synth_1
reset_run pid_only_wrapper_add_const_4_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run pid_only_wrapper_add_const_4_0_synth_1
reset_run pid_only_wrapper_red_pitaya_pidv3_0_0_synth_1
reset_run synth_1
reset_run pid_only_wrapper_add_const_5_0_synth_1
reset_run pid_only_wrapper_add_const_3_0_synth_1
reset_run pid_only_wrapper_add_const_2_0_synth_1
reset_run pid_only_wrapper_add_const_6_0_synth_1
regenerate_bd_layout
startgroup
endgroup
startgroup
endgroup
startgroup
set_property -dict [list CONFIG.PSR {12}] [get_bd_cells red_pitaya_pidv3_0]
endgroup
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.PSR {14} CONFIG.ISR {20} CONFIG.P_SIZE {14} CONFIG.I_SIZE {14} CONFIG.D_SIZE {14}] [get_bd_cells red_pitaya_pidv3_0]
endgroup
startgroup
set_property -dict [list CONFIG.DATA_OUT_SIZE {14} CONFIG.DATA_IN_SIZE {14}] [get_bd_cells pid_ki]
endgroup
startgroup
set_property -dict [list CONFIG.DATA_OUT_SIZE {14} CONFIG.DATA_IN_SIZE {14}] [get_bd_cells pid_kp]
endgroup
startgroup
set_property -dict [list CONFIG.DATA_OUT_SIZE {14} CONFIG.DATA_IN_SIZE {14}] [get_bd_cells pid_kd]
endgroup
startgroup
set_property -dict [list CONFIG.CONST_WIDTH {14}] [get_bd_cells xlconstant_0]
endgroup
regenerate_bd_layout
save_bd_design
reset_run synth_1
reset_run pid_only_wrapper_add_const_3_0_synth_1
reset_run pid_only_wrapper_add_const_2_0_synth_1
reset_run pid_only_wrapper_add_const_4_0_synth_1
reset_run pid_only_wrapper_red_pitaya_pidv3_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.PSR {18} CONFIG.ISR {18}] [get_bd_cells red_pitaya_pidv3_0]
endgroup
regenerate_bd_layout
save_bd_design
reset_run synth_1
reset_run pid_only_wrapper_red_pitaya_pidv3_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.PSR {17}] [get_bd_cells red_pitaya_pidv3_0]
endgroup
save_bd_design
reset_run synth_1
reset_run pid_only_wrapper_red_pitaya_pidv3_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.PSR {15}] [get_bd_cells red_pitaya_pidv3_0]
endgroup
save_bd_design
reset_run synth_1
reset_run pid_only_wrapper_red_pitaya_pidv3_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.PSR {15} CONFIG.ISR {15} CONFIG.DSR {0} CONFIG.P_SIZE {14} CONFIG.DATA_OUT_SIZE {14}] [get_bd_cells red_pitaya_pidv3_0]
endgroup
save_bd_design
reset_run synth_1
reset_run pid_only_wrapper_red_pitaya_pidv3_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
