
<!DOCTYPE html>
<html>

<head>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<title>Module TaggedExpr</title>
<meta name="description" content="Documentation of Coq module TaggedExpr" />
<link  rel="stylesheet" href="https://cdn.jsdelivr.net/npm/katex/dist/katex.min.css">
<script src="https://cdn.jsdelivr.net/npm/markdown-it/dist/markdown-it.min.js"></script>
<script src="https://cdn.jsdelivr.net/npm/katex/dist/katex.min.js"></script>
<script src="https://cdn.jsdelivr.net/npm/markdown-it-texmath/texmath.min.js"></script>
<script src="https://cdn.jsdelivr.net/npm/darkmode-js@1.5.7/lib/darkmode-js.min.js"></script>
<link href="rocqnavi.css" rel="stylesheet" type="text/css" />
<script src="https://cdnjs.cloudflare.com/ajax/libs/jquery/3.3.1/jquery.min.js"></script>
<script type="text/javascript" src="rocqnavi.js"> </script>
</head>

<body onload="init()">

  <main>
    <div class="sidebar">
      <h2>Files</h2>
      <li><details id="Verilog"><summary>Verilog</summary>
          <ul>
          <li><a href="Verilog.Algo.html">Algo</a></li>
<li><a href="Verilog.Equiv.html">Equiv</a></li>
<li><a href="Verilog.Expr.html">Expr</a></li>
<li><a href="Verilog.ExprPath.html">ExprPath</a></li>
<li><a href="Verilog.Extr.html">Extr</a></li>
<li><a href="Verilog.Path.html">Path</a></li>
<li><a href="Verilog.Spec.html">Spec</a></li>
<li><a href="Verilog.TaggedExpr.html">TaggedExpr</a></li>
<li><a href="Verilog.TaggedExprPath.html">TaggedExprPath</a></li>
<li><a href="Verilog.TypeSystem.html">TypeSystem</a></li>
<li><a href="Verilog.Utils.html">Utils</a></li>
          </ul>
          </details>
          </li>
    </div>

  <div class="coq">

    <div class="content">
      <p><a href="./index.html">Top</a></p>
      <h1 class="title">Module TaggedExpr</h1>
<span class="vernacular">From</span><span class="id"> Stdlib</span><span class="vernacular"> Require</span><span class="vernacular"> Import</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html">Lists</a></span>.<span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html">List</a></span>.<br/>
<br/>
<span class="vernacular">From</span><span class="id"> Verilog</span><span class="vernacular"> Require</span><span class="vernacular"> Import</span><span class="id"> </span><span class="id"><a href="Verilog.Utils.html">Utils</a></span>.<br/>
<br/>
<span class="vernacular">Import</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ListNotations">ListNotations</a></span>.<br/>
<br/>
<span class="vernacular">Import</span><span class="id"> </span><span class="id"><a href="Verilog.Utils.html#Utils">Utils</a></span>.<br/>
<br/>
<span class="vernacular">Module</span><span class="id"> </span><span id="TaggedExpr" class="id"><a name="TaggedExpr" class="">TaggedExpr</a></span>.<br/>
&nbsp;&nbsp;<span class="vernacular">Section</span><span class="id"> TaggedExpr_def</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="vernacular">Variable</span><span class="id"> </span><span id="TaggedExpr.TaggedExpr_def.T" class="id"><a name="TaggedExpr.TaggedExpr_def.T" class="">T</a></span><span class="id">:</span><span class="gallina-kwd"> Type</span>.<br/>
<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="vernacular">Unset</span><span class="id"> Elimination</span><span class="vernacular"> Schemes</span>.<br/>
<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="vernacular">Inductive</span><span class="id"> </span><span id="TaggedExpr.TaggedExprKind" class="id"><a name="TaggedExpr.TaggedExprKind" class="">TaggedExprKind</a></span><span class="id"> :</span><span class="gallina-kwd"> Type</span><span class="id"> :=</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="TaggedExpr.TOperand" class="id"><a name="TaggedExpr.TOperand" class="">TOperand</a></span> (<span id="origSize:7" class="id"><a name="origSize:7" class="">origSize</a></span><span class="id">:</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#nat">nat</a></span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="TaggedExpr.TBinOp" class="id"><a name="TaggedExpr.TBinOp" class="">TBinOp</a></span> (<span id="lhs:8" class="id"><a name="lhs:8" class="">lhs</a></span><span class="id"> </span><span id="rhs:9" class="id"><a name="rhs:9" class="">rhs</a></span><span class="id">:</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr:4">TaggedExpr</a></span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="TaggedExpr.TUnOp" class="id"><a name="TaggedExpr.TUnOp" class="">TUnOp</a></span> (<span id="arg:10" class="id"><a name="arg:10" class="">arg</a></span><span class="id">:</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr:4">TaggedExpr</a></span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="TaggedExpr.TComp" class="id"><a name="TaggedExpr.TComp" class="">TComp</a></span> (<span id="lhs:11" class="id"><a name="lhs:11" class="">lhs</a></span><span class="id"> </span><span id="rhs:12" class="id"><a name="rhs:12" class="">rhs</a></span><span class="id">:</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr:4">TaggedExpr</a></span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="TaggedExpr.TLogic" class="id"><a name="TaggedExpr.TLogic" class="">TLogic</a></span> (<span id="lhs:13" class="id"><a name="lhs:13" class="">lhs</a></span><span class="id"> </span><span id="rhs:14" class="id"><a name="rhs:14" class="">rhs</a></span><span class="id">:</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr:4">TaggedExpr</a></span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="TaggedExpr.TReduction" class="id"><a name="TaggedExpr.TReduction" class="">TReduction</a></span> (<span id="arg:15" class="id"><a name="arg:15" class="">arg</a></span><span class="id">:</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr:4">TaggedExpr</a></span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="TaggedExpr.TShift" class="id"><a name="TaggedExpr.TShift" class="">TShift</a></span> (<span id="lhs:16" class="id"><a name="lhs:16" class="">lhs</a></span><span class="id"> </span><span id="rhs:17" class="id"><a name="rhs:17" class="">rhs</a></span><span class="id">:</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr:4">TaggedExpr</a></span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="TaggedExpr.TAssign" class="id"><a name="TaggedExpr.TAssign" class="">TAssign</a></span> (<span id="lval:18" class="id"><a name="lval:18" class="">lval</a></span><span class="id">:</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#nat">nat</a></span>) (<span id="arg:19" class="id"><a name="arg:19" class="">arg</a></span><span class="id">:</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr:4">TaggedExpr</a></span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="TaggedExpr.TCond" class="id"><a name="TaggedExpr.TCond" class="">TCond</a></span> (<span id="cond:20" class="id"><a name="cond:20" class="">cond</a></span><span class="id"> </span><span id="tb:21" class="id"><a name="tb:21" class="">tb</a></span><span class="id"> </span><span id="fb:22" class="id"><a name="fb:22" class="">fb</a></span><span class="id">:</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr:4">TaggedExpr</a></span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="TaggedExpr.TConcat" class="id"><a name="TaggedExpr.TConcat" class="">TConcat</a></span> (<span id="args:23" class="id"><a name="args:23" class="">args</a></span><span class="id">:</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#list">list</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr:4">TaggedExpr</a></span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="TaggedExpr.TRepl" class="id"><a name="TaggedExpr.TRepl" class="">TRepl</a></span> (<span id="amount:24" class="id"><a name="amount:24" class="">amount</a></span><span class="id">:</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#nat">nat</a></span>) (<span id="arg:25" class="id"><a name="arg:25" class="">arg</a></span><span class="id">:</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr:4">TaggedExpr</a></span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">with</span><span class="id"> </span><span id="TaggedExpr.TaggedExpr" class="id"><a name="TaggedExpr.TaggedExpr" class="">TaggedExpr</a></span><span class="id"> :</span><span class="gallina-kwd"> Type</span><span class="id"> :=</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="TaggedExpr.TExpr" class="id"><a name="TaggedExpr.TExpr" class="">TExpr</a></span> (<span id="body:26" class="id"><a name="body:26" class="">body</a></span><span class="id">:</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExprKind:3">TaggedExprKind</a></span>) (<span id="tag:27" class="id"><a name="tag:27" class="">tag</a></span><span class="id">:</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TaggedExpr_def.T">T</a></span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;.<br/>
<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">Set</span><span class="id"> Elimination</span><span class="vernacular"> Schemes</span>.<br/>
<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="vernacular">Variable</span><span class="id"> </span><span id="TaggedExpr.TaggedExpr_def.P" class="id"><a name="TaggedExpr.TaggedExpr_def.P" class="">P</a></span><span class="id"> :</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TaggedExpr">TaggedExpr</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="gallina-kwd"> Prop</span>.<br/>
<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="vernacular">Hypothesis</span><span class="id"> </span><span id="TaggedExpr.TaggedExpr_def.HPTAtom" class="id"><a name="TaggedExpr.TaggedExpr_def.HPTAtom" class="">HPTAtom</a></span><span class="id">:</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">forall</span><span class="id"> </span><span id="tag:30" class="id"><a name="tag:30" class="">tag</a></span><span class="id"> </span><span id="o:31" class="id"><a name="o:31" class="">o</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TaggedExpr_def.P">P</a></span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TExpr">TExpr</a></span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TOperand">TOperand</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#o:31">o</a></span>)<span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#tag:30">tag</a></span>).<br/>
<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="vernacular">Hypothesis</span><span class="id"> </span><span id="TaggedExpr.TaggedExpr_def.HPTBinOp" class="id"><a name="TaggedExpr.TaggedExpr_def.HPTBinOp" class="">HPTBinOp</a></span><span class="id">:</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">forall</span><span class="id"> </span><span id="tag:34" class="id"><a name="tag:34" class="">tag</a></span><span class="id"> </span><span id="lhs:35" class="id"><a name="lhs:35" class="">lhs</a></span><span class="id"> </span><span id="rhs:36" class="id"><a name="rhs:36" class="">rhs</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TaggedExpr_def.P">P</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#lhs:35">lhs</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TaggedExpr_def.P">P</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#rhs:36">rhs</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TaggedExpr_def.P">P</a></span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TExpr">TExpr</a></span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TBinOp">TBinOp</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#lhs:35">lhs</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#rhs:36">rhs</a></span>)<span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#tag:34">tag</a></span>).<br/>
<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="vernacular">Hypothesis</span><span class="id"> </span><span id="TaggedExpr.TaggedExpr_def.HPTUnOp" class="id"><a name="TaggedExpr.TaggedExpr_def.HPTUnOp" class="">HPTUnOp</a></span><span class="id">:</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">forall</span><span class="id"> </span><span id="tag:39" class="id"><a name="tag:39" class="">tag</a></span><span class="id"> </span><span id="arg:40" class="id"><a name="arg:40" class="">arg</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TaggedExpr_def.P">P</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#arg:40">arg</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TaggedExpr_def.P">P</a></span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TExpr">TExpr</a></span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TUnOp">TUnOp</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#arg:40">arg</a></span>)<span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#tag:39">tag</a></span>).<br/>
<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="vernacular">Hypothesis</span><span class="id"> </span><span id="TaggedExpr.TaggedExpr_def.HPTComp" class="id"><a name="TaggedExpr.TaggedExpr_def.HPTComp" class="">HPTComp</a></span><span class="id">:</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">forall</span><span class="id"> </span><span id="tag:43" class="id"><a name="tag:43" class="">tag</a></span><span class="id"> </span><span id="lhs:44" class="id"><a name="lhs:44" class="">lhs</a></span><span class="id"> </span><span id="rhs:45" class="id"><a name="rhs:45" class="">rhs</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TaggedExpr_def.P">P</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#lhs:44">lhs</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TaggedExpr_def.P">P</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#rhs:45">rhs</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TaggedExpr_def.P">P</a></span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TExpr">TExpr</a></span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TComp">TComp</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#lhs:44">lhs</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#rhs:45">rhs</a></span>)<span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#tag:43">tag</a></span>).<br/>
<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="vernacular">Hypothesis</span><span class="id"> </span><span id="TaggedExpr.TaggedExpr_def.HPTLogic" class="id"><a name="TaggedExpr.TaggedExpr_def.HPTLogic" class="">HPTLogic</a></span><span class="id">:</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">forall</span><span class="id"> </span><span id="tag:48" class="id"><a name="tag:48" class="">tag</a></span><span class="id"> </span><span id="lhs:49" class="id"><a name="lhs:49" class="">lhs</a></span><span class="id"> </span><span id="rhs:50" class="id"><a name="rhs:50" class="">rhs</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TaggedExpr_def.P">P</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#lhs:49">lhs</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TaggedExpr_def.P">P</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#rhs:50">rhs</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TaggedExpr_def.P">P</a></span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TExpr">TExpr</a></span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TLogic">TLogic</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#lhs:49">lhs</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#rhs:50">rhs</a></span>)<span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#tag:48">tag</a></span>).<br/>
<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="vernacular">Hypothesis</span><span class="id"> </span><span id="TaggedExpr.TaggedExpr_def.HPTReduction" class="id"><a name="TaggedExpr.TaggedExpr_def.HPTReduction" class="">HPTReduction</a></span><span class="id">:</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">forall</span><span class="id"> </span><span id="tag:53" class="id"><a name="tag:53" class="">tag</a></span><span class="id"> </span><span id="arg:54" class="id"><a name="arg:54" class="">arg</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TaggedExpr_def.P">P</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#arg:54">arg</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TaggedExpr_def.P">P</a></span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TExpr">TExpr</a></span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TReduction">TReduction</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#arg:54">arg</a></span>)<span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#tag:53">tag</a></span>).<br/>
<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="vernacular">Hypothesis</span><span class="id"> </span><span id="TaggedExpr.TaggedExpr_def.HPTShift" class="id"><a name="TaggedExpr.TaggedExpr_def.HPTShift" class="">HPTShift</a></span><span class="id">:</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">forall</span><span class="id"> </span><span id="tag:57" class="id"><a name="tag:57" class="">tag</a></span><span class="id"> </span><span id="lhs:58" class="id"><a name="lhs:58" class="">lhs</a></span><span class="id"> </span><span id="rhs:59" class="id"><a name="rhs:59" class="">rhs</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TaggedExpr_def.P">P</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#lhs:58">lhs</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TaggedExpr_def.P">P</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#rhs:59">rhs</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TaggedExpr_def.P">P</a></span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TExpr">TExpr</a></span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TShift">TShift</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#lhs:58">lhs</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#rhs:59">rhs</a></span>)<span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#tag:57">tag</a></span>).<br/>
<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="vernacular">Hypothesis</span><span class="id"> </span><span id="TaggedExpr.TaggedExpr_def.HPTAssign" class="id"><a name="TaggedExpr.TaggedExpr_def.HPTAssign" class="">HPTAssign</a></span><span class="id">:</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">forall</span><span class="id"> </span><span id="tag:62" class="id"><a name="tag:62" class="">tag</a></span><span class="id"> </span><span id="op:63" class="id"><a name="op:63" class="">op</a></span><span class="id"> </span><span id="arg:64" class="id"><a name="arg:64" class="">arg</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TaggedExpr_def.P">P</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#arg:64">arg</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TaggedExpr_def.P">P</a></span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TExpr">TExpr</a></span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TAssign">TAssign</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#op:63">op</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#arg:64">arg</a></span>)<span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#tag:62">tag</a></span>).<br/>
<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="vernacular">Hypothesis</span><span class="id"> </span><span id="TaggedExpr.TaggedExpr_def.HPTCond" class="id"><a name="TaggedExpr.TaggedExpr_def.HPTCond" class="">HPTCond</a></span><span class="id">:</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">forall</span><span class="id"> </span><span id="tag:67" class="id"><a name="tag:67" class="">tag</a></span><span class="id"> </span><span id="cond:68" class="id"><a name="cond:68" class="">cond</a></span><span class="id"> </span><span id="tb:69" class="id"><a name="tb:69" class="">tb</a></span><span class="id"> </span><span id="fb:70" class="id"><a name="fb:70" class="">fb</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TaggedExpr_def.P">P</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#cond:68">cond</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TaggedExpr_def.P">P</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#tb:69">tb</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TaggedExpr_def.P">P</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#fb:70">fb</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TaggedExpr_def.P">P</a></span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TExpr">TExpr</a></span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TCond">TCond</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#cond:68">cond</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#tb:69">tb</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#fb:70">fb</a></span>)<span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#tag:67">tag</a></span>).<br/>
<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="vernacular">Hypothesis</span><span class="id"> </span><span id="TaggedExpr.TaggedExpr_def.HPTConcat" class="id"><a name="TaggedExpr.TaggedExpr_def.HPTConcat" class="">HPTConcat</a></span><span class="id">:</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">forall</span><span class="id"> </span><span id="tag:73" class="id"><a name="tag:73" class="">tag</a></span><span class="id"> </span><span id="args:74" class="id"><a name="args:74" class="">args</a></span><span class="id">,</span> (<span class="gallina-kwd">forall</span><span class="id"> </span><span id="n:75" class="id"><a name="n:75" class="">n</a></span><span class="id"> </span><span id="e:76" class="id"><a name="e:76" class="">e</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#nth_error">nth_error</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#args:74">args</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#n:75">n</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#e:76">e</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TaggedExpr_def.P">P</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#e:76">e</a></span>)<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TaggedExpr_def.P">P</a></span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TExpr">TExpr</a></span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TConcat">TConcat</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#args:74">args</a></span>)<span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#tag:73">tag</a></span>).<br/>
<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="vernacular">Hypothesis</span><span class="id"> </span><span id="TaggedExpr.TaggedExpr_def.HPTRepl" class="id"><a name="TaggedExpr.TaggedExpr_def.HPTRepl" class="">HPTRepl</a></span><span class="id">:</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">forall</span><span class="id"> </span><span id="tag:79" class="id"><a name="tag:79" class="">tag</a></span><span class="id"> </span><span id="n:80" class="id"><a name="n:80" class="">n</a></span><span class="id"> </span><span id="arg:81" class="id"><a name="arg:81" class="">arg</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TaggedExpr_def.P">P</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#arg:81">arg</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TaggedExpr_def.P">P</a></span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TExpr">TExpr</a></span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TRepl">TRepl</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#n:80">n</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#arg:81">arg</a></span>)<span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#tag:79">tag</a></span>).<br/>
<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="vernacular">Lemma</span><span class="id"> </span><span id="TaggedExpr.HNil" class="id"><a name="TaggedExpr.HNil" class="">HNil</a></span><span class="id">:</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="n:84" class="id"><a name="n:84" class="">n</a></span><span class="id"> </span><span id="e:85" class="id"><a name="e:85" class="">e</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#nth_error">nth_error</a></span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ae9a5e1034e143b218b09d8e454472bd">[]</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#n:84">n</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#e:85">e</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TaggedExpr_def.P">P</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#e:85">e</a></span>.<br/>
<details>
&nbsp;&nbsp;&nbsp;&nbsp;<summary class="toggleproof">Proof.</summary>
<div class="proofscript">
<span class="id"> intros;</span><span class="id"> destruct</span><span class="id"> n;</span><span class="id"> inv</span><span class="id"> H</span>. Qed.</div></details>
<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="vernacular">Lemma</span><span class="id"> </span><span id="TaggedExpr.HCons" class="id"><a name="TaggedExpr.HCons" class="">HCons</a></span><span class="id">:</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="hd:86" class="id"><a name="hd:86" class="">hd</a></span><span class="id"> </span><span id="tl:87" class="id"><a name="tl:87" class="">tl</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TaggedExpr_def.P">P</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#hd:86">hd</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span> (<span class="gallina-kwd">forall</span><span class="id"> </span><span id="n:88" class="id"><a name="n:88" class="">n</a></span><span class="id"> </span><span id="e:89" class="id"><a name="e:89" class="">e</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#nth_error">nth_error</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#tl:87">tl</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#n:88">n</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#e:89">e</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TaggedExpr_def.P">P</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#e:89">e</a></span>)<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">forall</span><span class="id"> </span><span id="n:90" class="id"><a name="n:90" class="">n</a></span><span class="id"> </span><span id="e:91" class="id"><a name="e:91" class="">e</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#nth_error">nth_error</a></span> (<span class="id"><a href="Verilog.TaggedExpr.html#hd:86">hd</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id"><a href="Verilog.TaggedExpr.html#tl:87">tl</a></span>)<span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#n:90">n</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#e:91">e</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TaggedExpr_def.P">P</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#e:91">e</a></span>.<br/>
<details>
&nbsp;&nbsp;&nbsp;&nbsp;<summary class="toggleproof">Proof.</summary>
<div class="proofscript">
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">intros;</span><span class="id"> destruct</span><span class="id"> n;</span><span class="id"> inv</span><span class="id"> H1</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> apply</span><span class="id"> H</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> apply</span> (<span class="id">H0</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H3</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;Qed.</div></details>
<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="vernacular">Fixpoint</span><span class="id"> </span><span id="TaggedExpr.TaggedExpr_ind" class="id"><a name="TaggedExpr.TaggedExpr_ind" class="">TaggedExpr_ind</a></span><span class="id"> </span><span id="e:92" class="id"><a name="e:92" class="">e</a></span><span class="id"> :</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TaggedExpr_def.P">P</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#e:92">e</a></span><span class="id"> :=</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">match</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#e:92">e</a></span><span class="gallina-kwd"> with</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TExpr">TExpr</a></span><span class="id"> eKind</span><span class="id"> tag</span><span class="id"> =&gt;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">match</span><span class="id"> eKind</span><span class="gallina-kwd"> with</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TOperand">TOperand</a></span><span class="id"> o</span><span class="id"> =&gt;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TaggedExpr_def.HPTAtom">HPTAtom</a></span><span class="id"> tag</span><span class="id"> o</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TBinOp">TBinOp</a></span><span class="id"> lhs</span><span class="id"> rhs</span><span class="id"> =&gt;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TaggedExpr_def.HPTBinOp">HPTBinOp</a></span><span class="id"> tag</span><span class="id"> _</span><span class="id"> _</span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr_ind:93">TaggedExpr_ind</a></span><span class="id"> lhs</span>) (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr_ind:93">TaggedExpr_ind</a></span><span class="id"> rhs</span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TUnOp">TUnOp</a></span><span class="id"> arg</span><span class="id"> =&gt;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TaggedExpr_def.HPTUnOp">HPTUnOp</a></span><span class="id"> tag</span><span class="id"> _</span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr_ind:93">TaggedExpr_ind</a></span><span class="id"> arg</span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TComp">TComp</a></span><span class="id"> lhs</span><span class="id"> rhs</span><span class="id"> =&gt;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TaggedExpr_def.HPTComp">HPTComp</a></span><span class="id"> tag</span><span class="id"> _</span><span class="id"> _</span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr_ind:93">TaggedExpr_ind</a></span><span class="id"> lhs</span>) (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr_ind:93">TaggedExpr_ind</a></span><span class="id"> rhs</span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TLogic">TLogic</a></span><span class="id"> lhs</span><span class="id"> rhs</span><span class="id"> =&gt;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TaggedExpr_def.HPTLogic">HPTLogic</a></span><span class="id"> tag</span><span class="id"> _</span><span class="id"> _</span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr_ind:93">TaggedExpr_ind</a></span><span class="id"> lhs</span>) (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr_ind:93">TaggedExpr_ind</a></span><span class="id"> rhs</span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TReduction">TReduction</a></span><span class="id"> arg</span><span class="id"> =&gt;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TaggedExpr_def.HPTReduction">HPTReduction</a></span><span class="id"> tag</span><span class="id"> _</span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr_ind:93">TaggedExpr_ind</a></span><span class="id"> arg</span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TShift">TShift</a></span><span class="id"> lhs</span><span class="id"> rhs</span><span class="id"> =&gt;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TaggedExpr_def.HPTShift">HPTShift</a></span><span class="id"> tag</span><span class="id"> _</span><span class="id"> _</span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr_ind:93">TaggedExpr_ind</a></span><span class="id"> lhs</span>) (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr_ind:93">TaggedExpr_ind</a></span><span class="id"> rhs</span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TAssign">TAssign</a></span><span class="id"> lval</span><span class="id"> arg</span><span class="id"> =&gt;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TaggedExpr_def.HPTAssign">HPTAssign</a></span><span class="id"> tag</span><span class="id"> lval</span><span class="id"> _</span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr_ind:93">TaggedExpr_ind</a></span><span class="id"> arg</span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TCond">TCond</a></span><span class="id"> arg</span><span class="id"> lhs</span><span class="id"> rhs</span><span class="id"> =&gt;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TaggedExpr_def.HPTCond">HPTCond</a></span><span class="id"> tag</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr_ind:93">TaggedExpr_ind</a></span><span class="id"> arg</span>) (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr_ind:93">TaggedExpr_ind</a></span><span class="id"> lhs</span>) (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr_ind:93">TaggedExpr_ind</a></span><span class="id"> rhs</span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TConcat">TConcat</a></span><span class="id"> args</span><span class="id"> =&gt;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TaggedExpr_def.HPTConcat">HPTConcat</a></span><span class="id"> tag</span><span class="id"> args</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;((<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#list_ind">list_ind</a></span><span class="id"> _</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.HNil">HNil</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<span class="gallina-kwd">fun</span><span class="id"> </span><span id="hd:96" class="id"><a name="hd:96" class="">hd</a></span><span class="id"> </span><span id="tl:97" class="id"><a name="tl:97" class="">tl</a></span><span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.HCons">HCons</a></span><span class="id"> _</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#tl:97">tl</a></span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr_ind:93">TaggedExpr_ind</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#hd:96">hd</a></span>)))<span class="id"> args</span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TRepl">TRepl</a></span><span class="id"> n</span><span class="id"> arg</span><span class="id"> =&gt;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TaggedExpr_def.HPTRepl">HPTRepl</a></span><span class="id"> tag</span><span class="id"> n</span><span class="id"> _</span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr_ind:93">TaggedExpr_ind</a></span><span class="id"> arg</span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">end</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">end</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;.<br/>
<br/>
&nbsp;&nbsp;<span class="vernacular">End</span><span class="id"> TaggedExpr_def</span>.<br/>
<br/>
&nbsp;&nbsp;<span class="vernacular">Arguments</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TOperand">TOperand</a></span><span class="id"> {T}</span>.<br/>
&nbsp;&nbsp;<span class="vernacular">Arguments</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TBinOp">TBinOp</a></span><span class="id"> {T}</span>.<br/>
&nbsp;&nbsp;<span class="vernacular">Arguments</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TUnOp">TUnOp</a></span><span class="id"> {T}</span>.<br/>
&nbsp;&nbsp;<span class="vernacular">Arguments</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TComp">TComp</a></span><span class="id"> {T}</span>.<br/>
&nbsp;&nbsp;<span class="vernacular">Arguments</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TLogic">TLogic</a></span><span class="id"> {T}</span>.<br/>
&nbsp;&nbsp;<span class="vernacular">Arguments</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TReduction">TReduction</a></span><span class="id"> {T}</span>.<br/>
&nbsp;&nbsp;<span class="vernacular">Arguments</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TShift">TShift</a></span><span class="id"> {T}</span>.<br/>
&nbsp;&nbsp;<span class="vernacular">Arguments</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TAssign">TAssign</a></span><span class="id"> {T}</span>.<br/>
&nbsp;&nbsp;<span class="vernacular">Arguments</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TCond">TCond</a></span><span class="id"> {T}</span>.<br/>
&nbsp;&nbsp;<span class="vernacular">Arguments</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TConcat">TConcat</a></span><span class="id"> {T}</span>.<br/>
&nbsp;&nbsp;<span class="vernacular">Arguments</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TRepl">TRepl</a></span><span class="id"> {T}</span>.<br/>
&nbsp;&nbsp;<span class="vernacular">Arguments</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TExpr">TExpr</a></span><span class="id"> {T}</span>.<br/>
<br/>
&nbsp;&nbsp;<span class="vernacular">Definition</span><span class="id"> </span><span id="TaggedExpr.tag" class="id"><a name="TaggedExpr.tag" class="">tag</a></span><span class="id"> {</span><span id="T:98" class="id"><a name="T:98" class="">T</a></span><span class="id">:</span><span class="id"> Type}</span> (<span id="e:99" class="id"><a name="e:99" class="">e</a></span><span class="id">:</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TaggedExpr">TaggedExpr</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#T:98">T</a></span>)<span class="id"> :=</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">match</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#e:99">e</a></span><span class="gallina-kwd"> with</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TExpr">TExpr</a></span><span class="id"> _</span><span class="id"> tag</span><span class="id"> =&gt;</span><span class="id"> tag</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">end</span><br/>
&nbsp;&nbsp;.<br/>
<span class="vernacular">End</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr">TaggedExpr</a></span>.<br/>

      <div class="footer"><hr/>Generated by <a href="https://github.com/affeldt-aist/rocqnavi/">rocqnavi</a></div>
    </div>
  </div>
    </main>
</body>
</html>
