# FPGA Simulation Waveforms
Aligned matrix output with full pipeline operation.

## Case 1: N=1, M=1
![Case 1](imgs/1-1.jpg)


## Case 2: N=1, M=2
![Case 2](imgs/1-2.jpg)


## Case 3: N=1, M=3
![Case 1](imgs/1-3.jpg)


## Case 4: N=1, M=4
![Case 2](imgs/1-4.jpg)

## Case xx: N=1, M=5 to 14 are omitted

## Case 5: N=1, M=15 
![Case 1](imgs/1-15.jpg)


## Case 6: N=2, M=1
![Case 2](imgs/2-1.jpg)

## Case 7: N=2, M=2
![Case 1](imgs/2-2.jpg)


## Case 8: N=2, M=3
![Case 2](imgs/2-3.jpg)

## Case 9: N=2, M=4
![Case 1](imgs/2-4.jpg)


## Case 10: N=2, M=5
![Case 2](imgs/2-5.jpg)

## Case 11: N=2, M=6
![Case 1](imgs/2-6.jpg)


## Case 12: N=2, M=7
![Case 2](imgs/2-7.jpg)

## No N=2 and M=8, bacuse my testbench matrix has maximum of 15, N*M should <= 15

## Case 13: N=3, M=1
![Case 1](imgs/3-1.jpg)


## Case 14: N=3, M=2
![Case 2](imgs/3-2.jpg)


## Case 15: N=3, M=3
![Case 2](imgs/3-3.jpg)

## Case 16: N=3, M=4
![Case 2](imgs/3-4.jpg)

## Case 17: N=3, M=5
![Case 2](imgs/3-5.jpg)

## No N=3 and M=6, bacuse my testbench matrix has maximum of 15, N*M should <= 15

## Case 18: N=4, M=1
![Case 2](imgs/4-1.jpg)

## Case 19: N=4, M=2
![Case 2](imgs/4-2.jpg)

## Case 20: N=4, M=3
![Case 2](imgs/4-3.jpg)

## No N=4 and M=4, bacuse my testbench matrix has maximum of 15, N*M should <= 15


## Case 21: N=5, M=1
![Case 2](imgs/5-1.jpg)

## Case 22: N=5, M=2
![Case 2](imgs/5-2.jpg)

## Case 23: N=5, M=3
![Case 2](imgs/5-3.jpg)

## No N=5 and M=4, bacuse my testbench matrix has maximum of 15, N*M should <= 15
## case N=6 to 16 and M=1 are omitted

## Case 24: N=15, M=1
![Case 2](imgs/15-1.jpg)



