/*
   Copyright (C) 2004 - 2018 Universit√© de Versailles Saint-Quentin-en-Yvelines (UVSQ)

   This file is part of MAQAO.

  MAQAO is free software; you can redistribute it and/or
   modify it under the terms of the GNU Lesser General Public License
   as published by the Free Software Foundation; either version 3
   of the License, or (at your option) any later version.

   This program is distributed in the hope that it will be useful,
   but WITHOUT ANY WARRANTY; without even the implied warranty of
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   GNU Lesser General Public License for more details.

   You should have received a copy of the GNU Lesser General Public License
   along with this program; if not, write to the Free Software
   Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
 */


/**
* \file arm64_fct_b.c
* \brief This file contains the bodies of functions corresponding to semantic actions
* \warning This file has been automatically generated by MINJAG from file arm64_6bf96bbfcca0afd1af78d50ba75869a8.bdf and should not be modified
* */
#include <stdlib.h>
#include "fsmutils.h"
#include "arm64_arch.h"
#include "arm64_sym.h"
#include "arm64_macros.h"
#include "arm64_fct.h"
#ifdef INSN_OPCODE_3c00
void arm64_coder__1470(void** vars) {
	/*Reduction for line 1283 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SQDMLSL_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SQDMLSL,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_32b,DATASZ_16b,DATASZ_128b,W4S,R4H);
}
void arm64_coder__1471(void** vars) {
	/*Reduction for line 1284 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SQDMLSL_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SQDMLSL,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_64b,DATASZ_32b,DATASZ_128b,W2D,R2S);
}
void arm64_coder__1472(void** vars) {
	/*Reduction for line 1285 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SQDMLSL2_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SQDMLSL2,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_32b,DATASZ_16b,DATASZ_128b,W4S,R8H);
}
void arm64_coder__1473(void** vars) {
	/*Reduction for line 1286 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SQDMLSL2_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SQDMLSL2,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_64b,DATASZ_32b,DATASZ_128b,W2D,R4S);
}
void arm64_coder__1474(void** vars) {
	/*Reduction for line 1305 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SQDMULL_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SQDMULL,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_32b,DATASZ_16b,DATASZ_64b,W4S,R4H);
}
void arm64_coder__1475(void** vars) {
	/*Reduction for line 1306 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SQDMULL_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SQDMULL,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_64b,DATASZ_32b,DATASZ_64b,W2D,R2S);
}
void arm64_coder__1476(void** vars) {
	/*Reduction for line 1307 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SQDMULL2_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SQDMULL2,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_32b,DATASZ_16b,DATASZ_64b,W4S,R8H);
}
void arm64_coder__1477(void** vars) {
	/*Reduction for line 1308 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SQDMULL2_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SQDMULL2,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_64b,DATASZ_32b,DATASZ_64b,W2D,R4S);
}
void arm64_coder__1478(void** vars) {
	/*Reduction for line 1334 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SQRSHRN_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1853(vars),I_SQRSHRN,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_8b,DATASZ_16b,DATASZ_128b,W8B,R8H);
}
void arm64_coder__1479(void** vars) {
	/*Reduction for line 1335 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SQRSHRN_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1854(vars),I_SQRSHRN,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_16b,DATASZ_32b,DATASZ_128b,W4H,R4S);
}
void arm64_coder__1480(void** vars) {
	/*Reduction for line 1336 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SQRSHRN_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1845(vars),I_SQRSHRN,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_32b,DATASZ_64b,DATASZ_128b,W2S,R2D);
}
void arm64_coder__1481(void** vars) {
	/*Reduction for line 1337 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SQRSHRN2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1853(vars),I_SQRSHRN2,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_8b,DATASZ_16b,DATASZ_128b,W16B,R8H);
}
void arm64_coder__1482(void** vars) {
	/*Reduction for line 1338 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SQRSHRN2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1854(vars),I_SQRSHRN2,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_16b,DATASZ_32b,DATASZ_128b,W8H,R4S);
}
void arm64_coder__1483(void** vars) {
	/*Reduction for line 1339 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SQRSHRN2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1845(vars),I_SQRSHRN2,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_32b,DATASZ_64b,DATASZ_128b,W4S,R2D);
}
void arm64_coder__1484(void** vars) {
	/*Reduction for line 1343 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SQRSHRUN_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_UINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1853(vars),I_SQRSHRUN,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_UINT,T_SINT,DATASZ_8b,DATASZ_16b,DATASZ_128b,W8B,R8H);
}
void arm64_coder__1485(void** vars) {
	/*Reduction for line 1344 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SQRSHRUN_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_UINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1854(vars),I_SQRSHRUN,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_UINT,T_SINT,DATASZ_16b,DATASZ_32b,DATASZ_128b,W4H,R4S);
}
void arm64_coder__1486(void** vars) {
	/*Reduction for line 1345 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SQRSHRUN_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_UINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1845(vars),I_SQRSHRUN,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_UINT,T_SINT,DATASZ_32b,DATASZ_64b,DATASZ_128b,W2S,R2D);
}
void arm64_coder__1487(void** vars) {
	/*Reduction for line 1346 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SQRSHRUN2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_UINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1853(vars),I_SQRSHRUN2,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_UINT,T_SINT,DATASZ_8b,DATASZ_16b,DATASZ_128b,W16B,R8H);
}
void arm64_coder__1488(void** vars) {
	/*Reduction for line 1347 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SQRSHRUN2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_UINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1854(vars),I_SQRSHRUN2,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_UINT,T_SINT,DATASZ_16b,DATASZ_32b,DATASZ_128b,W8H,R4S);
}
void arm64_coder__1489(void** vars) {
	/*Reduction for line 1348 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SQRSHRUN2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_UINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1845(vars),I_SQRSHRUN2,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_UINT,T_SINT,DATASZ_32b,DATASZ_64b,DATASZ_128b,W4S,R2D);
}
#endif
#ifdef INSN_OPCODE_3c01
void arm64_coder__1490(void** vars) {
	/*Reduction for line 618 from the ISA description file*/
	INSN_OPCODE_3c01(vars[BDFVar__template],arm64_VARIANTID_FMLA_ARM64_FM_FMA_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2002(vars,BDFVar__RM),I_FMLA,ISET_ARM64,FM_FMA,A_NA,S_SIMD,T_FP,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_VAR,1R2Sto4S,2RS,vars[BDFVar__Q]);
}
void arm64_coder__1491(void** vars) {
	/*Reduction for line 624 from the ISA description file*/
	INSN_OPCODE_3c01(vars[BDFVar__template],arm64_VARIANTID_FMLS_ARM64_FM_FMS_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2002(vars,BDFVar__RM),I_FMLS,ISET_ARM64,FM_FMS,A_NA,S_SIMD,T_FP,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_VAR,1R2Sto4S,2RS,vars[BDFVar__Q]);
}
void arm64_coder__1492(void** vars) {
	/*Reduction for line 644 from the ISA description file*/
	INSN_OPCODE_3c01(vars[BDFVar__template],arm64_VARIANTID_FMUL_ARM64_FM_MUL_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2002(vars,BDFVar__RM),I_FMUL,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_FP,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_VAR,1R2Sto4S,2RS,vars[BDFVar__Q]);
}
void arm64_coder__1493(void** vars) {
	/*Reduction for line 652 from the ISA description file*/
	INSN_OPCODE_3c01(vars[BDFVar__template],arm64_VARIANTID_FMULX_ARM64_FM_MUL_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2002(vars,BDFVar__RM),I_FMULX,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_FP,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_VAR,1R2Sto4S,2RS,vars[BDFVar__Q]);
}
void arm64_coder__1494(void** vars) {
	/*Reduction for line 1007 from the ISA description file*/
	INSN_OPCODE_3c01(vars[BDFVar__template],arm64_VARIANTID_MLA_ARM64_FM_ADD_A_NA_S_SIMD_T_INT_T_INT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2003(vars,BDFVar__Rm),I_MLA,ISET_ARM64,FM_ADD,A_NA,S_SIMD,T_INT,T_INT,DATASZ_16b,DATASZ_16b,DATASZ_VAR,2R4Hto8H,3RH,vars[BDFVar__Q]);
}
void arm64_coder__1495(void** vars) {
	/*Reduction for line 1008 from the ISA description file*/
	INSN_OPCODE_3c01(vars[BDFVar__template],arm64_VARIANTID_MLA_ARM64_FM_ADD_A_NA_S_SIMD_T_INT_T_INT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2002(vars,BDFVar__RM),I_MLA,ISET_ARM64,FM_ADD,A_NA,S_SIMD,T_INT,T_INT,DATASZ_32b,DATASZ_32b,DATASZ_VAR,2R2Sto4S,3RS,vars[BDFVar__Q]);
}
void arm64_coder__1496(void** vars) {
	/*Reduction for line 1010 from the ISA description file*/
	INSN_OPCODE_3c01(vars[BDFVar__template],arm64_VARIANTID_MLS_ARM64_FM_SUB_A_NA_S_SIMD_T_INT_T_INT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2003(vars,BDFVar__Rm),I_MLS,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_INT,T_INT,DATASZ_16b,DATASZ_16b,DATASZ_VAR,2R4Hto8H,3RH,vars[BDFVar__Q]);
}
void arm64_coder__1497(void** vars) {
	/*Reduction for line 1011 from the ISA description file*/
	INSN_OPCODE_3c01(vars[BDFVar__template],arm64_VARIANTID_MLS_ARM64_FM_SUB_A_NA_S_SIMD_T_INT_T_INT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2002(vars,BDFVar__RM),I_MLS,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_INT,T_INT,DATASZ_32b,DATASZ_32b,DATASZ_VAR,2R2Sto4S,3RS,vars[BDFVar__Q]);
}
void arm64_coder__1498(void** vars) {
	/*Reduction for line 1039 from the ISA description file*/
	INSN_OPCODE_3c01(vars[BDFVar__template],arm64_VARIANTID_MUL_ARM64_FM_MUL_A_NA_S_SIMD_T_INT_T_INT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2003(vars,BDFVar__Rm),I_MUL,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_INT,T_INT,DATASZ_16b,DATASZ_16b,DATASZ_VAR,2R4Hto8H,3RH,vars[BDFVar__Q]);
}
void arm64_coder__1499(void** vars) {
	/*Reduction for line 1040 from the ISA description file*/
	INSN_OPCODE_3c01(vars[BDFVar__template],arm64_VARIANTID_MUL_ARM64_FM_MUL_A_NA_S_SIMD_T_INT_T_INT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2002(vars,BDFVar__RM),I_MUL,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_INT,T_INT,DATASZ_32b,DATASZ_32b,DATASZ_VAR,2R2Sto4S,3RS,vars[BDFVar__Q]);
}
#endif
#ifdef INSN_OPCODE_3c10
void arm64_coder__1500(void** vars) {
	/*Reduction for line 230 from the ISA description file*/
	INSN_OPCODE_3c10(vars[BDFVar__template],arm64_VARIANTID_ADDHN_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_ADDHN,ISET_ARM64,FM_ADD,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,W8Bto2S,R8Hto2D,vars[BDFVar__AS]);
}
void arm64_coder__1501(void** vars) {
	/*Reduction for line 231 from the ISA description file*/
	INSN_OPCODE_3c10(vars[BDFVar__template],arm64_VARIANTID_ADDHN2_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_ADDHN2,ISET_ARM64,FM_ADD,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,W16Bto4S,R8Hto2D,vars[BDFVar__AS]);
}
#endif
#ifdef INSN_OPCODE_3d00
void arm64_coder__1502(void** vars) {
	/*Reduction for line 1914 from the ISA description file*/
	INSN_OPCODE_3d00(vars[BDFVar__template],arm64_VARIANTID_USUBW2_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_USUBW2,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_64b,DATASZ_64b,DATASZ_64b,W2D,1R2D,2R4S);
}
void arm64_coder__1503(void** vars) {
	/*Reduction for line 1913 from the ISA description file*/
	INSN_OPCODE_3d00(vars[BDFVar__template],arm64_VARIANTID_USUBW2_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_USUBW2,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_32b,DATASZ_32b,DATASZ_64b,W4S,1R4S,2R8H);
}
void arm64_coder__1504(void** vars) {
	/*Reduction for line 1912 from the ISA description file*/
	INSN_OPCODE_3d00(vars[BDFVar__template],arm64_VARIANTID_USUBW2_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_USUBW2,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_16b,DATASZ_16b,DATASZ_64b,W8H,1R8H,2R16B);
}
void arm64_coder__1505(void** vars) {
	/*Reduction for line 1911 from the ISA description file*/
	INSN_OPCODE_3d00(vars[BDFVar__template],arm64_VARIANTID_USUBW_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_USUBW,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_64b,DATASZ_64b,DATASZ_64b,W2D,1R2D,2R2S);
}
void arm64_coder__1506(void** vars) {
	/*Reduction for line 1910 from the ISA description file*/
	INSN_OPCODE_3d00(vars[BDFVar__template],arm64_VARIANTID_USUBW_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_USUBW,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_32b,DATASZ_32b,DATASZ_64b,W4S,1R4S,2R4H);
}
void arm64_coder__1507(void** vars) {
	/*Reduction for line 1909 from the ISA description file*/
	INSN_OPCODE_3d00(vars[BDFVar__template],arm64_VARIANTID_USUBW_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_USUBW,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_16b,DATASZ_16b,DATASZ_64b,W8H,1R8H,2R8B);
}
void arm64_coder__1508(void** vars) {
	/*Reduction for line 1796 from the ISA description file*/
	INSN_OPCODE_3d00(vars[BDFVar__template],arm64_VARIANTID_UMULL2_ARM64_FM_MUL_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2002(vars,BDFVar__RM),I_UMULL2,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_64b,DATASZ_32b,DATASZ_64b,W2D,1R4S,2RS);
}
void arm64_coder__1509(void** vars) {
	/*Reduction for line 1795 from the ISA description file*/
	INSN_OPCODE_3d00(vars[BDFVar__template],arm64_VARIANTID_UMULL2_ARM64_FM_MUL_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2003(vars,BDFVar__Rm),I_UMULL2,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_32b,DATASZ_16b,DATASZ_64b,W4S,1R8H,2RH);
}
void arm64_coder__1510(void** vars) {
	/*Reduction for line 1794 from the ISA description file*/
	INSN_OPCODE_3d00(vars[BDFVar__template],arm64_VARIANTID_UMULL_ARM64_FM_MUL_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2002(vars,BDFVar__RM),I_UMULL,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_64b,DATASZ_32b,DATASZ_64b,W2D,1R2S,2RS);
}
void arm64_coder__1511(void** vars) {
	/*Reduction for line 1793 from the ISA description file*/
	INSN_OPCODE_3d00(vars[BDFVar__template],arm64_VARIANTID_UMULL_ARM64_FM_MUL_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2003(vars,BDFVar__Rm),I_UMULL,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_32b,DATASZ_16b,DATASZ_64b,W4S,1R4H,2RH);
}
void arm64_coder__1512(void** vars) {
	/*Reduction for line 1782 from the ISA description file*/
	INSN_OPCODE_3d00(vars[BDFVar__template],arm64_VARIANTID_UMLSL2_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2002(vars,BDFVar__RM),I_UMLSL2,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_64b,DATASZ_32b,DATASZ_64b,W2D,1R4S,2RS);
}
void arm64_coder__1513(void** vars) {
	/*Reduction for line 1781 from the ISA description file*/
	INSN_OPCODE_3d00(vars[BDFVar__template],arm64_VARIANTID_UMLSL2_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2003(vars,BDFVar__Rm),I_UMLSL2,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_32b,DATASZ_16b,DATASZ_64b,W4S,1R8H,2RH);
}
void arm64_coder__1514(void** vars) {
	/*Reduction for line 1780 from the ISA description file*/
	INSN_OPCODE_3d00(vars[BDFVar__template],arm64_VARIANTID_UMLSL_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2002(vars,BDFVar__RM),I_UMLSL,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_64b,DATASZ_32b,DATASZ_64b,W2D,1R2S,2RS);
}
void arm64_coder__1515(void** vars) {
	/*Reduction for line 1779 from the ISA description file*/
	INSN_OPCODE_3d00(vars[BDFVar__template],arm64_VARIANTID_UMLSL_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2003(vars,BDFVar__Rm),I_UMLSL,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_32b,DATASZ_16b,DATASZ_64b,W4S,1R4H,2RH);
}
void arm64_coder__1516(void** vars) {
	/*Reduction for line 1772 from the ISA description file*/
	INSN_OPCODE_3d00(vars[BDFVar__template],arm64_VARIANTID_UMLAL2_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2002(vars,BDFVar__RM),I_UMLAL2,ISET_ARM64,FM_ADD,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_64b,DATASZ_32b,DATASZ_64b,W2D,1R4S,2RS);
}
void arm64_coder__1517(void** vars) {
	/*Reduction for line 1771 from the ISA description file*/
	INSN_OPCODE_3d00(vars[BDFVar__template],arm64_VARIANTID_UMLAL2_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2003(vars,BDFVar__Rm),I_UMLAL2,ISET_ARM64,FM_ADD,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_32b,DATASZ_16b,DATASZ_64b,W4S,1R8H,2RH);
}
void arm64_coder__1518(void** vars) {
	/*Reduction for line 1770 from the ISA description file*/
	INSN_OPCODE_3d00(vars[BDFVar__template],arm64_VARIANTID_UMLAL_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2002(vars,BDFVar__RM),I_UMLAL,ISET_ARM64,FM_ADD,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_64b,DATASZ_32b,DATASZ_64b,W2D,1R2S,2RS);
}
void arm64_coder__1519(void** vars) {
	/*Reduction for line 1769 from the ISA description file*/
	INSN_OPCODE_3d00(vars[BDFVar__template],arm64_VARIANTID_UMLAL_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2003(vars,BDFVar__Rm),I_UMLAL,ISET_ARM64,FM_ADD,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_32b,DATASZ_16b,DATASZ_64b,W4S,1R4H,2RH);
}
void arm64_coder__1520(void** vars) {
	/*Reduction for line 1735 from the ISA description file*/
	INSN_OPCODE_3d00(vars[BDFVar__template],arm64_VARIANTID_UADDW2_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_UADDW2,ISET_ARM64,FM_ADD,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_64b,DATASZ_64b,DATASZ_128b,W2D,1R2D,2R4S);
}
void arm64_coder__1521(void** vars) {
	/*Reduction for line 1734 from the ISA description file*/
	INSN_OPCODE_3d00(vars[BDFVar__template],arm64_VARIANTID_UADDW2_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_UADDW2,ISET_ARM64,FM_ADD,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_32b,DATASZ_32b,DATASZ_128b,W4S,1R4S,2R8H);
}
void arm64_coder__1522(void** vars) {
	/*Reduction for line 1733 from the ISA description file*/
	INSN_OPCODE_3d00(vars[BDFVar__template],arm64_VARIANTID_UADDW2_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_UADDW2,ISET_ARM64,FM_ADD,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_16b,DATASZ_16b,DATASZ_128b,W8H,1R8H,2R16B);
}
void arm64_coder__1523(void** vars) {
	/*Reduction for line 1732 from the ISA description file*/
	INSN_OPCODE_3d00(vars[BDFVar__template],arm64_VARIANTID_UADDW_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_UADDW,ISET_ARM64,FM_ADD,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_64b,DATASZ_64b,DATASZ_128b,W2D,1R2D,2R2S);
}
void arm64_coder__1524(void** vars) {
	/*Reduction for line 1731 from the ISA description file*/
	INSN_OPCODE_3d00(vars[BDFVar__template],arm64_VARIANTID_UADDW_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_UADDW,ISET_ARM64,FM_ADD,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_32b,DATASZ_32b,DATASZ_128b,W4S,1R4S,2R4H);
}
void arm64_coder__1525(void** vars) {
	/*Reduction for line 1730 from the ISA description file*/
	INSN_OPCODE_3d00(vars[BDFVar__template],arm64_VARIANTID_UADDW_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_UADDW,ISET_ARM64,FM_ADD,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_16b,DATASZ_16b,DATASZ_128b,W8H,1R8H,2R8B);
}
void arm64_coder__1526(void** vars) {
	/*Reduction for line 1695 from the ISA description file*/
	INSN_OPCODE_3d00(vars[BDFVar__template],arm64_VARIANTID_TBLX_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2012(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_TBLX,ISET_ARM64,FM_MOV,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_64b,W8B,1R16B,2R8B);
}
void arm64_coder__1527(void** vars) {
	/*Reduction for line 1693 from the ISA description file*/
	INSN_OPCODE_3d00(vars[BDFVar__template],arm64_VARIANTID_TBLX_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2034(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_TBLX,ISET_ARM64,FM_MOV,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_64b,W8B,1R16B,2R8B);
}
void arm64_coder__1528(void** vars) {
	/*Reduction for line 1691 from the ISA description file*/
	INSN_OPCODE_3d00(vars[BDFVar__template],arm64_VARIANTID_TBLX_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2045(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_TBLX,ISET_ARM64,FM_MOV,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_64b,W8B,1R16B,2R8B);
}
void arm64_coder__1529(void** vars) {
	/*Reduction for line 1689 from the ISA description file*/
	INSN_OPCODE_3d00(vars[BDFVar__template],arm64_VARIANTID_TBLX_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2023(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_TBLX,ISET_ARM64,FM_MOV,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_64b,W8B,1R16B,2R8B);
}
void arm64_coder__1530(void** vars) {
	/*Reduction for line 1687 from the ISA description file*/
	INSN_OPCODE_3d00(vars[BDFVar__template],arm64_VARIANTID_TBL_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2012(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_TBL,ISET_ARM64,FM_MOV,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_64b,W8B,1R16B,2R8B);
}
void arm64_coder__1531(void** vars) {
	/*Reduction for line 1685 from the ISA description file*/
	INSN_OPCODE_3d00(vars[BDFVar__template],arm64_VARIANTID_TBL_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2034(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_TBL,ISET_ARM64,FM_MOV,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_64b,W8B,1R16B,2R8B);
}
void arm64_coder__1532(void** vars) {
	/*Reduction for line 1683 from the ISA description file*/
	INSN_OPCODE_3d00(vars[BDFVar__template],arm64_VARIANTID_TBL_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2045(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_TBL,ISET_ARM64,FM_MOV,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_64b,W8B,1R16B,2R8B);
}
void arm64_coder__1533(void** vars) {
	/*Reduction for line 1681 from the ISA description file*/
	INSN_OPCODE_3d00(vars[BDFVar__template],arm64_VARIANTID_TBL_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2023(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_TBL,ISET_ARM64,FM_MOV,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_64b,W8B,1R16B,2R8B);
}
void arm64_coder__1534(void** vars) {
	/*Reduction for line 1462 from the ISA description file*/
	INSN_OPCODE_3d00(vars[BDFVar__template],arm64_VARIANTID_SSUBW2_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SSUBW2,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_64b,DATASZ_32b,DATASZ_64b,W2D,1R2D,2R4S);
}
void arm64_coder__1535(void** vars) {
	/*Reduction for line 1461 from the ISA description file*/
	INSN_OPCODE_3d00(vars[BDFVar__template],arm64_VARIANTID_SSUBW2_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SSUBW2,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_32b,DATASZ_16b,DATASZ_64b,W4S,1R4S,2R8H);
}
void arm64_coder__1536(void** vars) {
	/*Reduction for line 1460 from the ISA description file*/
	INSN_OPCODE_3d00(vars[BDFVar__template],arm64_VARIANTID_SSUBW2_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SSUBW2,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_16b,DATASZ_8b,DATASZ_64b,W8H,1R8H,2R16B);
}
void arm64_coder__1537(void** vars) {
	/*Reduction for line 1459 from the ISA description file*/
	INSN_OPCODE_3d00(vars[BDFVar__template],arm64_VARIANTID_SSUBW_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SSUBW,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_64b,DATASZ_32b,DATASZ_64b,W2D,1R2D,2R2S);
}
void arm64_coder__1538(void** vars) {
	/*Reduction for line 1458 from the ISA description file*/
	INSN_OPCODE_3d00(vars[BDFVar__template],arm64_VARIANTID_SSUBW_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SSUBW,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_32b,DATASZ_16b,DATASZ_64b,W4S,1R4S,2R4H);
}
void arm64_coder__1539(void** vars) {
	/*Reduction for line 1457 from the ISA description file*/
	INSN_OPCODE_3d00(vars[BDFVar__template],arm64_VARIANTID_SSUBW_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SSUBW,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_16b,DATASZ_8b,DATASZ_64b,W8H,1R8H,2R8B);
}
void arm64_coder__1540(void** vars) {
	/*Reduction for line 1214 from the ISA description file*/
	INSN_OPCODE_3d00(vars[BDFVar__template],arm64_VARIANTID_SMLAL_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2003(vars,BDFVar__Rm),I_SMLAL,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_32b,DATASZ_16b,DATASZ_128b,W4S,1R4H,2RH);
}
void arm64_coder__1541(void** vars) {
	/*Reduction for line 1215 from the ISA description file*/
	INSN_OPCODE_3d00(vars[BDFVar__template],arm64_VARIANTID_SMLAL_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2002(vars,BDFVar__RM),I_SMLAL,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_64b,DATASZ_32b,DATASZ_128b,W2D,1R2S,2RS);
}
void arm64_coder__1542(void** vars) {
	/*Reduction for line 1216 from the ISA description file*/
	INSN_OPCODE_3d00(vars[BDFVar__template],arm64_VARIANTID_SMLAL2_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2003(vars,BDFVar__Rm),I_SMLAL2,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_32b,DATASZ_16b,DATASZ_128b,W4S,1R8H,2RH);
}
void arm64_coder__1543(void** vars) {
	/*Reduction for line 1217 from the ISA description file*/
	INSN_OPCODE_3d00(vars[BDFVar__template],arm64_VARIANTID_SMLAL2_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2002(vars,BDFVar__RM),I_SMLAL2,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_64b,DATASZ_32b,DATASZ_128b,W2D,1R4S,2RS);
}
void arm64_coder__1544(void** vars) {
	/*Reduction for line 1224 from the ISA description file*/
	INSN_OPCODE_3d00(vars[BDFVar__template],arm64_VARIANTID_SMLSL_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2003(vars,BDFVar__Rm),I_SMLSL,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_32b,DATASZ_16b,DATASZ_128b,W4S,1R4H,2RH);
}
void arm64_coder__1545(void** vars) {
	/*Reduction for line 1225 from the ISA description file*/
	INSN_OPCODE_3d00(vars[BDFVar__template],arm64_VARIANTID_SMLSL_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2002(vars,BDFVar__RM),I_SMLSL,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_64b,DATASZ_32b,DATASZ_128b,W2D,1R2S,2RS);
}
void arm64_coder__1546(void** vars) {
	/*Reduction for line 1226 from the ISA description file*/
	INSN_OPCODE_3d00(vars[BDFVar__template],arm64_VARIANTID_SMLSL2_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2003(vars,BDFVar__Rm),I_SMLSL2,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_32b,DATASZ_16b,DATASZ_128b,W4S,1R8H,2RH);
}
void arm64_coder__1547(void** vars) {
	/*Reduction for line 1227 from the ISA description file*/
	INSN_OPCODE_3d00(vars[BDFVar__template],arm64_VARIANTID_SMLSL2_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2002(vars,BDFVar__RM),I_SMLSL2,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_64b,DATASZ_32b,DATASZ_128b,W2D,1R4S,2RS);
}
void arm64_coder__1548(void** vars) {
	/*Reduction for line 1241 from the ISA description file*/
	INSN_OPCODE_3d00(vars[BDFVar__template],arm64_VARIANTID_SMULL_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2003(vars,BDFVar__Rm),I_SMULL,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_32b,DATASZ_16b,DATASZ_64b,W4S,1R4H,2RH);
}
void arm64_coder__1549(void** vars) {
	/*Reduction for line 1242 from the ISA description file*/
	INSN_OPCODE_3d00(vars[BDFVar__template],arm64_VARIANTID_SMULL_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2002(vars,BDFVar__RM),I_SMULL,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_64b,DATASZ_32b,DATASZ_64b,W2D,1R2S,2RS);
}
void arm64_coder__1550(void** vars) {
	/*Reduction for line 1243 from the ISA description file*/
	INSN_OPCODE_3d00(vars[BDFVar__template],arm64_VARIANTID_SMULL2_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2003(vars,BDFVar__Rm),I_SMULL2,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_32b,DATASZ_16b,DATASZ_64b,W4S,1R8H,2RH);
}
void arm64_coder__1551(void** vars) {
	/*Reduction for line 1244 from the ISA description file*/
	INSN_OPCODE_3d00(vars[BDFVar__template],arm64_VARIANTID_SMULL2_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2002(vars,BDFVar__RM),I_SMULL2,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_64b,DATASZ_32b,DATASZ_64b,W2D,1R4S,2RS);
}
void arm64_coder__1552(void** vars) {
	/*Reduction for line 1265 from the ISA description file*/
	INSN_OPCODE_3d00(vars[BDFVar__template],arm64_VARIANTID_SQDMLAL_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2003(vars,BDFVar__Rm),I_SQDMLAL,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_32b,DATASZ_16b,DATASZ_128b,W4S,1R4H,2RH);
}
void arm64_coder__1553(void** vars) {
	/*Reduction for line 1266 from the ISA description file*/
	INSN_OPCODE_3d00(vars[BDFVar__template],arm64_VARIANTID_SQDMLAL_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2002(vars,BDFVar__RM),I_SQDMLAL,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_64b,DATASZ_32b,DATASZ_128b,W2D,1R2S,2RS);
}
void arm64_coder__1554(void** vars) {
	/*Reduction for line 1267 from the ISA description file*/
	INSN_OPCODE_3d00(vars[BDFVar__template],arm64_VARIANTID_SQDMLAL2_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2003(vars,BDFVar__Rm),I_SQDMLAL2,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_32b,DATASZ_16b,DATASZ_128b,W4S,1R8H,2RH);
}
void arm64_coder__1555(void** vars) {
	/*Reduction for line 1268 from the ISA description file*/
	INSN_OPCODE_3d00(vars[BDFVar__template],arm64_VARIANTID_SQDMLAL2_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2002(vars,BDFVar__RM),I_SQDMLAL2,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_64b,DATASZ_32b,DATASZ_128b,W2D,1R4S,2RS);
}
void arm64_coder__1556(void** vars) {
	/*Reduction for line 1277 from the ISA description file*/
	INSN_OPCODE_3d00(vars[BDFVar__template],arm64_VARIANTID_SQDMLSL_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2003(vars,BDFVar__Rm),I_SQDMLSL,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_32b,DATASZ_16b,DATASZ_128b,W4S,1R4H,2RH);
}
void arm64_coder__1557(void** vars) {
	/*Reduction for line 1278 from the ISA description file*/
	INSN_OPCODE_3d00(vars[BDFVar__template],arm64_VARIANTID_SQDMLSL_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2002(vars,BDFVar__RM),I_SQDMLSL,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_64b,DATASZ_32b,DATASZ_128b,W2D,1R2S,2RS);
}
void arm64_coder__1558(void** vars) {
	/*Reduction for line 1279 from the ISA description file*/
	INSN_OPCODE_3d00(vars[BDFVar__template],arm64_VARIANTID_SQDMLSL2_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2003(vars,BDFVar__Rm),I_SQDMLSL2,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_32b,DATASZ_16b,DATASZ_128b,W4S,1R8H,2RH);
}
void arm64_coder__1559(void** vars) {
	/*Reduction for line 1280 from the ISA description file*/
	INSN_OPCODE_3d00(vars[BDFVar__template],arm64_VARIANTID_SQDMLSL2_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2002(vars,BDFVar__RM),I_SQDMLSL2,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_64b,DATASZ_32b,DATASZ_128b,W2D,1R4S,2RS);
}
void arm64_coder__1560(void** vars) {
	/*Reduction for line 1289 from the ISA description file*/
	INSN_OPCODE_3d00(vars[BDFVar__template],arm64_VARIANTID_SQDMULH_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2003(vars,BDFVar__Rm),I_SQDMULH,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_16b,DATASZ_16b,DATASZ_64b,W4H,1R4H,2RH);
}
void arm64_coder__1561(void** vars) {
	/*Reduction for line 1290 from the ISA description file*/
	INSN_OPCODE_3d00(vars[BDFVar__template],arm64_VARIANTID_SQDMULH_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2003(vars,BDFVar__Rm),I_SQDMULH,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_16b,DATASZ_16b,DATASZ_128b,W8H,1R8H,2RH);
}
void arm64_coder__1562(void** vars) {
	/*Reduction for line 1291 from the ISA description file*/
	INSN_OPCODE_3d00(vars[BDFVar__template],arm64_VARIANTID_SQDMULH_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2002(vars,BDFVar__RM),I_SQDMULH,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_32b,DATASZ_32b,DATASZ_64b,W2S,1R2S,2RS);
}
void arm64_coder__1563(void** vars) {
	/*Reduction for line 1292 from the ISA description file*/
	INSN_OPCODE_3d00(vars[BDFVar__template],arm64_VARIANTID_SQDMULH_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2002(vars,BDFVar__RM),I_SQDMULH,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_32b,DATASZ_32b,DATASZ_128b,W4S,1R4S,2RS);
}
void arm64_coder__1564(void** vars) {
	/*Reduction for line 1299 from the ISA description file*/
	INSN_OPCODE_3d00(vars[BDFVar__template],arm64_VARIANTID_SQDMULL_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2003(vars,BDFVar__Rm),I_SQDMULL,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_32b,DATASZ_16b,DATASZ_64b,W4S,1R4H,2RH);
}
void arm64_coder__1565(void** vars) {
	/*Reduction for line 1299 from the ISA description file*/
	INSN_OPCODE_3d00(vars[BDFVar__template],arm64_VARIANTID_SQDMULL_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2002(vars,BDFVar__RM),I_SQDMULL,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_64b,DATASZ_32b,DATASZ_64b,W2D,1R2S,2RS);
}
void arm64_coder__1566(void** vars) {
	/*Reduction for line 1301 from the ISA description file*/
	INSN_OPCODE_3d00(vars[BDFVar__template],arm64_VARIANTID_SQDMULL2_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2003(vars,BDFVar__Rm),I_SQDMULL2,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_32b,DATASZ_16b,DATASZ_64b,W4S,1R8H,2RH);
}
void arm64_coder__1567(void** vars) {
	/*Reduction for line 1301 from the ISA description file*/
	INSN_OPCODE_3d00(vars[BDFVar__template],arm64_VARIANTID_SQDMULL2_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2002(vars,BDFVar__RM),I_SQDMULL2,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_64b,DATASZ_32b,DATASZ_64b,W2D,1R4S,2RS);
}
void arm64_coder__1568(void** vars) {
	/*Reduction for line 1317 from the ISA description file*/
	INSN_OPCODE_3d00(vars[BDFVar__template],arm64_VARIANTID_SQRDMULH_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2003(vars,BDFVar__Rm),I_SQRDMULH,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_16b,DATASZ_16b,DATASZ_64b,W4H,1R4H,2RH);
}
void arm64_coder__1569(void** vars) {
	/*Reduction for line 1318 from the ISA description file*/
	INSN_OPCODE_3d00(vars[BDFVar__template],arm64_VARIANTID_SQRDMULH_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2003(vars,BDFVar__Rm),I_SQRDMULH,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_16b,DATASZ_16b,DATASZ_128b,W8H,1R8H,2RH);
}
void arm64_coder__1570(void** vars) {
	/*Reduction for line 1319 from the ISA description file*/
	INSN_OPCODE_3d00(vars[BDFVar__template],arm64_VARIANTID_SQRDMULH_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2002(vars,BDFVar__RM),I_SQRDMULH,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_32b,DATASZ_32b,DATASZ_64b,W2S,1R2S,2RS);
}
void arm64_coder__1571(void** vars) {
	/*Reduction for line 1320 from the ISA description file*/
	INSN_OPCODE_3d00(vars[BDFVar__template],arm64_VARIANTID_SQRDMULH_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2002(vars,BDFVar__RM),I_SQRDMULH,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_32b,DATASZ_32b,DATASZ_128b,W4S,1R4S,2RS);
}
#endif
#ifdef INSN_OPCODE_4a00
void arm64_coder__1572(void** vars) {
	/*Reduction for line 1791 from the ISA description file*/
	INSN_OPCODE_4a00(vars[BDFVar__template],arm64_VARIANTID_UMSUBL_ARM64_FM_FMS_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,arm64_coder__1975(vars,BDFVar__RD),arm64_coder__2096(vars,BDFVar__RN),arm64_coder__2097(vars,BDFVar__RM),arm64_coder__1982(vars,BDFVar__RA),I_UMSUBL,ISET_ARM64,FM_FMS,A_NA,S_SCALAR,T_UINT,T_UINT,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__1573(void** vars) {
	/*Reduction for line 1758 from the ISA description file*/
	INSN_OPCODE_4a00(vars[BDFVar__template],arm64_VARIANTID_UMADDL_ARM64_FM_FMA_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,arm64_coder__1975(vars,BDFVar__RD),arm64_coder__2096(vars,BDFVar__RN),arm64_coder__2097(vars,BDFVar__RM),arm64_coder__1982(vars,BDFVar__RA),I_UMADDL,ISET_ARM64,FM_FMA,A_NA,S_SCALAR,T_UINT,T_UINT,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__1574(void** vars) {
	/*Reduction for line 1737 from the ISA description file*/
	INSN_OPCODE_4a00(vars[BDFVar__template],arm64_VARIANTID_UBFM_ARM64_FM_MOV_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,arm64_coder__1975(vars,BDFVar__RD),arm64_coder__1976(vars,BDFVar__RN),arm64_coder__1829(vars,BDFVar__IMM6),arm64_coder__1830(vars,BDFVar__IMM6_2),I_UBFM,ISET_ARM64,FM_MOV,A_NA,S_SCALAR,T_BIT,T_BIT,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__1575(void** vars) {
	/*Reduction for line 1736 from the ISA description file*/
	INSN_OPCODE_4a00(vars[BDFVar__template],arm64_VARIANTID_UBFM_ARM64_FM_MOV_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,arm64_coder__2095(vars,BDFVar__RD),arm64_coder__2096(vars,BDFVar__RN),arm64_coder__1827(vars,BDFVar__IMM5),arm64_coder__1828(vars,BDFVar__IMM5_2),I_UBFM,ISET_ARM64,FM_MOV,A_NA,S_SCALAR,T_BIT,T_BIT,DATASZ_32b,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__1576(void** vars) {
	/*Reduction for line 1678 from the ISA description file*/
	INSN_OPCODE_4a00(vars[BDFVar__template],arm64_VARIANTID_SYS_ARM64_FM_HW_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_IMMEDIATE_DATASZ_3b_READ_OPRN_IMMEDIATE_SYSTEM_DATASZ_4b_READ_OPRN_IMMEDIATE_SYSTEM_DATASZ_4b_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,arm64_coder__1833(vars,BDFVar__IMM3),arm64_coder__1865(vars,BDFVar__CRN),arm64_coder__1864(vars,BDFVar__CRM),arm64_coder__1825(vars,BDFVar__IMM3_2),I_SYS,ISET_ARM64,FM_HW,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_UNDEF,DATASZ_UNDEF,DATASZ_UNDEF);
}
void arm64_coder__1577(void** vars) {
	/*Reduction for line 1639 from the ISA description file*/
	INSN_OPCODE_4a00(vars[BDFVar__template],arm64_VARIANTID_STXP_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE,arm64_coder__2094(vars,BDFVar__RS),arm64_coder__1978(vars,BDFVar__RT),arm64_coder__1974(vars,BDFVar__RT2),arm64_coder__1866(vars,BDFVar__RN),I_STXP,ISET_ARM64,FM_STORE,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__1578(void** vars) {
	/*Reduction for line 1638 from the ISA description file*/
	INSN_OPCODE_4a00(vars[BDFVar__template],arm64_VARIANTID_STXP_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE,arm64_coder__2094(vars,BDFVar__RS),arm64_coder__2098(vars,BDFVar__RT),arm64_coder__2093(vars,BDFVar__RT2),arm64_coder__1866(vars,BDFVar__RN),I_STXP,ISET_ARM64,FM_STORE,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__1579(void** vars) {
	/*Reduction for line 1546 from the ISA description file*/
	INSN_OPCODE_4a00(vars[BDFVar__template],arm64_VARIANTID_STLXP_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE,arm64_coder__2094(vars,BDFVar__RS),arm64_coder__1978(vars,BDFVar__RT),arm64_coder__1974(vars,BDFVar__RT2),arm64_coder__1866(vars,BDFVar__RN),I_STLXP,ISET_ARM64,FM_STORE,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__1580(void** vars) {
	/*Reduction for line 1545 from the ISA description file*/
	INSN_OPCODE_4a00(vars[BDFVar__template],arm64_VARIANTID_STLXP_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE,arm64_coder__2094(vars,BDFVar__RS),arm64_coder__2098(vars,BDFVar__RT),arm64_coder__2093(vars,BDFVar__RT2),arm64_coder__1866(vars,BDFVar__RN),I_STLXP,ISET_ARM64,FM_STORE,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__1581(void** vars) {
	/*Reduction for line 266 from the ISA description file*/
	INSN_OPCODE_4a00(vars[BDFVar__template],arm64_VARIANTID_BFM_ARM64_FM_SET_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,arm64_coder__2095(vars,BDFVar__RD),arm64_coder__2096(vars,BDFVar__RN),arm64_coder__1827(vars,BDFVar__IMM5),arm64_coder__1828(vars,BDFVar__IMM5_2),I_BFM,ISET_ARM64,FM_SET,A_NA,S_SCALAR,T_BIT,T_BIT,DATASZ_32b,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__1582(void** vars) {
	/*Reduction for line 267 from the ISA description file*/
	INSN_OPCODE_4a00(vars[BDFVar__template],arm64_VARIANTID_BFM_ARM64_FM_SET_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,arm64_coder__1975(vars,BDFVar__RD),arm64_coder__1976(vars,BDFVar__RN),arm64_coder__1829(vars,BDFVar__IMM6),arm64_coder__1830(vars,BDFVar__IMM6_2),I_BFM,ISET_ARM64,FM_SET,A_NA,S_SCALAR,T_BIT,T_BIT,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__1583(void** vars) {
	/*Reduction for line 286 from the ISA description file*/
	INSN_OPCODE_4a00(vars[BDFVar__template],arm64_VARIANTID_CCMN_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_SINT_T_UNDEF_DATASZ_32b_DATASZ_UNDEF_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,arm64_coder__2096(vars,BDFVar__RN),arm64_coder__1827(vars,BDFVar__IMM5),arm64_coder__1832(vars,BDFVar__IMM4),arm64_coder__0(vars,BDFVar__CND),I_CCMN,ISET_ARM64,FM_CMP,A_SETFLAGS,S_SCALAR,T_UNDEF,T_SINT,DATASZ_UNDEF,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__1584(void** vars) {
	/*Reduction for line 287 from the ISA description file*/
	INSN_OPCODE_4a00(vars[BDFVar__template],arm64_VARIANTID_CCMN_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_UNDEF_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,arm64_coder__1976(vars,BDFVar__RN),arm64_coder__1827(vars,BDFVar__IMM5),arm64_coder__1832(vars,BDFVar__IMM4),arm64_coder__0(vars,BDFVar__CND),I_CCMN,ISET_ARM64,FM_CMP,A_SETFLAGS,S_SCALAR,T_UNDEF,T_SINT,DATASZ_UNDEF,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__1585(void** vars) {
	/*Reduction for line 288 from the ISA description file*/
	INSN_OPCODE_4a00(vars[BDFVar__template],arm64_VARIANTID_CCMN_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_SINT_T_UNDEF_DATASZ_32b_DATASZ_UNDEF_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,arm64_coder__2096(vars,BDFVar__RN),arm64_coder__2097(vars,BDFVar__RM),arm64_coder__1832(vars,BDFVar__IMM4),arm64_coder__0(vars,BDFVar__CND),I_CCMN,ISET_ARM64,FM_CMP,A_SETFLAGS,S_SCALAR,T_UNDEF,T_SINT,DATASZ_UNDEF,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__1586(void** vars) {
	/*Reduction for line 289 from the ISA description file*/
	INSN_OPCODE_4a00(vars[BDFVar__template],arm64_VARIANTID_CCMN_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_UNDEF_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,arm64_coder__1976(vars,BDFVar__RN),arm64_coder__1977(vars,BDFVar__RM),arm64_coder__1832(vars,BDFVar__IMM4),arm64_coder__0(vars,BDFVar__CND),I_CCMN,ISET_ARM64,FM_CMP,A_SETFLAGS,S_SCALAR,T_UNDEF,T_SINT,DATASZ_UNDEF,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__1587(void** vars) {
	/*Reduction for line 290 from the ISA description file*/
	INSN_OPCODE_4a00(vars[BDFVar__template],arm64_VARIANTID_CCMP_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_SINT_T_UNDEF_DATASZ_32b_DATASZ_UNDEF_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,arm64_coder__2096(vars,BDFVar__RN),arm64_coder__1827(vars,BDFVar__IMM5),arm64_coder__1832(vars,BDFVar__IMM4),arm64_coder__0(vars,BDFVar__CND),I_CCMP,ISET_ARM64,FM_CMP,A_SETFLAGS,S_SCALAR,T_UNDEF,T_SINT,DATASZ_UNDEF,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__1588(void** vars) {
	/*Reduction for line 291 from the ISA description file*/
	INSN_OPCODE_4a00(vars[BDFVar__template],arm64_VARIANTID_CCMP_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_UNDEF_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,arm64_coder__1976(vars,BDFVar__RN),arm64_coder__1827(vars,BDFVar__IMM5),arm64_coder__1832(vars,BDFVar__IMM4),arm64_coder__0(vars,BDFVar__CND),I_CCMP,ISET_ARM64,FM_CMP,A_SETFLAGS,S_SCALAR,T_UNDEF,T_SINT,DATASZ_UNDEF,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__1589(void** vars) {
	/*Reduction for line 292 from the ISA description file*/
	INSN_OPCODE_4a00(vars[BDFVar__template],arm64_VARIANTID_CCMP_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_SINT_T_UNDEF_DATASZ_32b_DATASZ_UNDEF_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,arm64_coder__2096(vars,BDFVar__RN),arm64_coder__2097(vars,BDFVar__RM),arm64_coder__1832(vars,BDFVar__IMM4),arm64_coder__0(vars,BDFVar__CND),I_CCMP,ISET_ARM64,FM_CMP,A_SETFLAGS,S_SCALAR,T_UNDEF,T_SINT,DATASZ_UNDEF,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__1590(void** vars) {
	/*Reduction for line 293 from the ISA description file*/
	INSN_OPCODE_4a00(vars[BDFVar__template],arm64_VARIANTID_CCMP_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_UNDEF_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,arm64_coder__1976(vars,BDFVar__RN),arm64_coder__1977(vars,BDFVar__RM),arm64_coder__1832(vars,BDFVar__IMM4),arm64_coder__0(vars,BDFVar__CND),I_CCMP,ISET_ARM64,FM_CMP,A_SETFLAGS,S_SCALAR,T_UNDEF,T_SINT,DATASZ_UNDEF,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__1591(void** vars) {
	/*Reduction for line 361 from the ISA description file*/
	INSN_OPCODE_4a00(vars[BDFVar__template],arm64_VARIANTID_CSEL_ARM64_FM_CMOV_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,arm64_coder__2095(vars,BDFVar__RD),arm64_coder__2096(vars,BDFVar__RN),arm64_coder__2097(vars,BDFVar__RM),arm64_coder__0(vars,BDFVar__CND),I_CSEL,ISET_ARM64,FM_CMOV,A_NA,S_SCALAR,T_INT,T_INT,DATASZ_32b,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__1592(void** vars) {
	/*Reduction for line 362 from the ISA description file*/
	INSN_OPCODE_4a00(vars[BDFVar__template],arm64_VARIANTID_CSEL_ARM64_FM_CMOV_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,arm64_coder__1975(vars,BDFVar__RD),arm64_coder__1976(vars,BDFVar__RN),arm64_coder__1977(vars,BDFVar__RM),arm64_coder__0(vars,BDFVar__CND),I_CSEL,ISET_ARM64,FM_CMOV,A_NA,S_SCALAR,T_INT,T_INT,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__1593(void** vars) {
	/*Reduction for line 363 from the ISA description file*/
	INSN_OPCODE_4a00(vars[BDFVar__template],arm64_VARIANTID_CSINC_ARM64_FM_CMOV_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,arm64_coder__2095(vars,BDFVar__RD),arm64_coder__2096(vars,BDFVar__RN),arm64_coder__2097(vars,BDFVar__RM),arm64_coder__0(vars,BDFVar__CND),I_CSINC,ISET_ARM64,FM_CMOV,A_NA,S_SCALAR,T_INT,T_INT,DATASZ_32b,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__1594(void** vars) {
	/*Reduction for line 364 from the ISA description file*/
	INSN_OPCODE_4a00(vars[BDFVar__template],arm64_VARIANTID_CSINC_ARM64_FM_CMOV_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,arm64_coder__1975(vars,BDFVar__RD),arm64_coder__1976(vars,BDFVar__RN),arm64_coder__1977(vars,BDFVar__RM),arm64_coder__0(vars,BDFVar__CND),I_CSINC,ISET_ARM64,FM_CMOV,A_NA,S_SCALAR,T_INT,T_INT,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__1595(void** vars) {
	/*Reduction for line 365 from the ISA description file*/
	INSN_OPCODE_4a00(vars[BDFVar__template],arm64_VARIANTID_CSINV_ARM64_FM_CMOV_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,arm64_coder__2095(vars,BDFVar__RD),arm64_coder__2096(vars,BDFVar__RN),arm64_coder__2097(vars,BDFVar__RM),arm64_coder__0(vars,BDFVar__CND),I_CSINV,ISET_ARM64,FM_CMOV,A_NA,S_SCALAR,T_INT,T_INT,DATASZ_32b,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__1596(void** vars) {
	/*Reduction for line 366 from the ISA description file*/
	INSN_OPCODE_4a00(vars[BDFVar__template],arm64_VARIANTID_CSINV_ARM64_FM_CMOV_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,arm64_coder__1975(vars,BDFVar__RD),arm64_coder__1976(vars,BDFVar__RN),arm64_coder__1977(vars,BDFVar__RM),arm64_coder__0(vars,BDFVar__CND),I_CSINV,ISET_ARM64,FM_CMOV,A_NA,S_SCALAR,T_INT,T_INT,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__1597(void** vars) {
	/*Reduction for line 367 from the ISA description file*/
	INSN_OPCODE_4a00(vars[BDFVar__template],arm64_VARIANTID_CSNEG_ARM64_FM_CMOV_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,arm64_coder__2095(vars,BDFVar__RD),arm64_coder__2096(vars,BDFVar__RN),arm64_coder__2097(vars,BDFVar__RM),arm64_coder__0(vars,BDFVar__CND),I_CSNEG,ISET_ARM64,FM_CMOV,A_NA,S_SCALAR,T_INT,T_INT,DATASZ_32b,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__1598(void** vars) {
	/*Reduction for line 368 from the ISA description file*/
	INSN_OPCODE_4a00(vars[BDFVar__template],arm64_VARIANTID_CSNEG_ARM64_FM_CMOV_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,arm64_coder__1975(vars,BDFVar__RD),arm64_coder__1976(vars,BDFVar__RN),arm64_coder__1977(vars,BDFVar__RM),arm64_coder__0(vars,BDFVar__CND),I_CSNEG,ISET_ARM64,FM_CMOV,A_NA,S_SCALAR,T_INT,T_INT,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__1599(void** vars) {
	/*Reduction for line 393 from the ISA description file*/
	INSN_OPCODE_4a00(vars[BDFVar__template],arm64_VARIANTID_EXTR_ARM64_FM_MOV_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,arm64_coder__2095(vars,BDFVar__RD),arm64_coder__2096(vars,BDFVar__RN),arm64_coder__2097(vars,BDFVar__RM),arm64_coder__1827(vars,BDFVar__IMM5),I_EXTR,ISET_ARM64,FM_MOV,A_NA,S_SCALAR,T_BIT,T_BIT,DATASZ_32b,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__1600(void** vars) {
	/*Reduction for line 394 from the ISA description file*/
	INSN_OPCODE_4a00(vars[BDFVar__template],arm64_VARIANTID_EXTR_ARM64_FM_MOV_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,arm64_coder__1975(vars,BDFVar__RD),arm64_coder__1976(vars,BDFVar__RN),arm64_coder__1977(vars,BDFVar__RM),arm64_coder__1829(vars,BDFVar__IMM6),I_EXTR,ISET_ARM64,FM_MOV,A_NA,S_SCALAR,T_BIT,T_BIT,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__1601(void** vars) {
	/*Reduction for line 419 from the ISA description file*/
	INSN_OPCODE_4a00(vars[BDFVar__template],arm64_VARIANTID_FCCMP_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,arm64_coder__2081(vars,BDFVar__RN),arm64_coder__2080(vars,BDFVar__RM),arm64_coder__1832(vars,BDFVar__IMM4),arm64_coder__0(vars,BDFVar__CND),I_FCCMP,ISET_ARM64,FM_CMP,A_SETFLAGS,S_SCALAR,T_FP,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__1602(void** vars) {
	/*Reduction for line 420 from the ISA description file*/
	INSN_OPCODE_4a00(vars[BDFVar__template],arm64_VARIANTID_FCCMP_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,arm64_coder__2059(vars,BDFVar__RN),arm64_coder__2058(vars,BDFVar__RM),arm64_coder__1832(vars,BDFVar__IMM4),arm64_coder__0(vars,BDFVar__CND),I_FCCMP,ISET_ARM64,FM_CMP,A_SETFLAGS,S_SCALAR,T_FP,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__1603(void** vars) {
	/*Reduction for line 421 from the ISA description file*/
	INSN_OPCODE_4a00(vars[BDFVar__template],arm64_VARIANTID_FCCMPE_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,arm64_coder__2081(vars,BDFVar__RN),arm64_coder__2080(vars,BDFVar__RM),arm64_coder__1832(vars,BDFVar__IMM4),arm64_coder__0(vars,BDFVar__CND),I_FCCMPE,ISET_ARM64,FM_CMP,A_SETFLAGS,S_SCALAR,T_FP,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__1604(void** vars) {
	/*Reduction for line 422 from the ISA description file*/
	INSN_OPCODE_4a00(vars[BDFVar__template],arm64_VARIANTID_FCCMPE_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,arm64_coder__2059(vars,BDFVar__RN),arm64_coder__2058(vars,BDFVar__RM),arm64_coder__1832(vars,BDFVar__IMM4),arm64_coder__0(vars,BDFVar__CND),I_FCCMPE,ISET_ARM64,FM_CMP,A_SETFLAGS,S_SCALAR,T_FP,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__1605(void** vars) {
	/*Reduction for line 463 from the ISA description file*/
	INSN_OPCODE_4a00(vars[BDFVar__template],arm64_VARIANTID_FCSEL_ARM64_FM_CMOV_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,arm64_coder__2078(vars,BDFVar__RD),arm64_coder__2079(vars,BDFVar__RN),arm64_coder__2080(vars,BDFVar__RM),arm64_coder__0(vars,BDFVar__CND),I_FCSEL,ISET_ARM64,FM_CMOV,A_NA,S_SCALAR,T_FP,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__1606(void** vars) {
	/*Reduction for line 464 from the ISA description file*/
	INSN_OPCODE_4a00(vars[BDFVar__template],arm64_VARIANTID_FCSEL_ARM64_FM_CMOV_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,arm64_coder__2056(vars,BDFVar__RD),arm64_coder__2057(vars,BDFVar__RN),arm64_coder__2058(vars,BDFVar__RM),arm64_coder__0(vars,BDFVar__CND),I_FCSEL,ISET_ARM64,FM_CMOV,A_NA,S_SCALAR,T_FP,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__1607(void** vars) {
	/*Reduction for line 578 from the ISA description file*/
	INSN_OPCODE_4a00(vars[BDFVar__template],arm64_VARIANTID_FMADD_ARM64_FM_FMA_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,arm64_coder__2078(vars,BDFVar__RD),arm64_coder__2079(vars,BDFVar__RN),arm64_coder__2080(vars,BDFVar__RM),arm64_coder__2082(vars,BDFVar__RA),I_FMADD,ISET_ARM64,FM_FMA,A_NA,S_SCALAR,T_FP,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_32b);
}
#endif
