// Seed: 2028925435
module module_0 (
    output supply1 id_0,
    output tri id_1,
    output uwire id_2,
    input tri0 id_3,
    output tri id_4,
    input tri1 id_5,
    input wire id_6,
    output wire id_7,
    output tri id_8,
    input wire id_9,
    output uwire id_10,
    input wor id_11,
    input uwire id_12,
    output wor id_13,
    input supply0 id_14,
    output tri0 id_15,
    output supply0 id_16
);
  logic id_18;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd48,
    parameter id_8 = 32'd58,
    parameter id_9 = 32'd44
) (
    input supply0 id_0,
    output uwire _id_1,
    input supply1 id_2,
    input wire id_3,
    output supply0 id_4,
    output wire id_5,
    input tri0 id_6,
    input tri1 id_7,
    input wand _id_8,
    input tri _id_9,
    output supply0 id_10,
    output tri id_11
);
  logic [id_1 : id_8  -  id_9] id_13;
  module_0 modCall_1 (
      id_11,
      id_4,
      id_10,
      id_7,
      id_4,
      id_0,
      id_0,
      id_10,
      id_11,
      id_7,
      id_10,
      id_0,
      id_7,
      id_10,
      id_7,
      id_5,
      id_4
  );
  assign modCall_1.id_12 = 0;
endmodule
