#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5613cbe78d90 .scope module, "single_cycle_rv_tb" "single_cycle_rv_tb" 2 3;
 .timescale -9 -12;
v0x5613cbeb5cd0_0 .var "clk", 0 0;
v0x5613cbeb5e00_0 .var/i "i", 31 0;
v0x5613cbeb5ee0_0 .var "rst_n", 0 0;
S_0x5613cbe81010 .scope module, "dut" "single_cycle_rv" 2 9, 3 1 0, S_0x5613cbe78d90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
P_0x5613cbe41630 .param/str "NAME" 0 3 2, "single_cycle";
L_0x5613cbe59820 .functor AND 1, v0x5613cbeaab10_0, L_0x5613cbec8ae0, C4<1>, C4<1>;
L_0x5613cbe839f0 .functor NOT 1, L_0x5613cbec8ae0, C4<0>, C4<0>, C4<0>;
L_0x5613cbe83a60 .functor AND 1, v0x5613cbeaab10_0, L_0x5613cbe839f0, C4<1>, C4<1>;
L_0x5613cbec8630 .functor OR 1, L_0x5613cbec84a0, v0x5613cbeab000_0, C4<0>, C4<0>;
v0x5613cbeb3a60_0 .net *"_s10", 0 0, L_0x5613cbe59820;  1 drivers
L_0x7f15158004e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5613cbeb3b40_0 .net/2u *"_s12", 2 0, L_0x7f15158004e0;  1 drivers
v0x5613cbeb3c20_0 .net *"_s14", 0 0, L_0x5613cbec8220;  1 drivers
v0x5613cbeb3cc0_0 .net *"_s16", 0 0, L_0x5613cbe839f0;  1 drivers
v0x5613cbeb3da0_0 .net *"_s18", 0 0, L_0x5613cbe83a60;  1 drivers
L_0x7f1515800528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5613cbeb3eb0_0 .net/2u *"_s20", 0 0, L_0x7f1515800528;  1 drivers
v0x5613cbeb3f90_0 .net *"_s22", 0 0, L_0x5613cbec8310;  1 drivers
L_0x7f1515800498 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5613cbeb4070_0 .net/2u *"_s6", 2 0, L_0x7f1515800498;  1 drivers
v0x5613cbeb4150_0 .net *"_s8", 0 0, L_0x5613cbec80e0;  1 drivers
v0x5613cbeb42a0_0 .net "alu_result", 31 0, v0x5613cbea8b10_0;  1 drivers
v0x5613cbeb4360_0 .net "branch_taken", 0 0, L_0x5613cbec84a0;  1 drivers
v0x5613cbeb4420_0 .net "clk", 0 0, v0x5613cbeb5cd0_0;  1 drivers
v0x5613cbeb44c0_0 .net "cs_alu_ctrl", 2 0, v0x5613cbea9f40_0;  1 drivers
v0x5613cbeb4580_0 .net "cs_alu_src", 0 0, v0x5613cbeaabb0_0;  1 drivers
v0x5613cbeb4620_0 .net "cs_branch", 0 0, v0x5613cbeaab10_0;  1 drivers
v0x5613cbeb46c0_0 .net "cs_imm_src", 1 0, v0x5613cbeaacb0_0;  1 drivers
v0x5613cbeb4780_0 .net "cs_jump", 0 0, v0x5613cbeab000_0;  1 drivers
v0x5613cbeb4870_0 .net "cs_mem_write", 0 0, v0x5613cbeaad50_0;  1 drivers
v0x5613cbeb4910_0 .net "cs_pc_src", 0 0, L_0x5613cbec8630;  1 drivers
v0x5613cbeb49b0_0 .net "cs_reg_write", 0 0, v0x5613cbeaae60_0;  1 drivers
v0x5613cbeb4a50_0 .net "cs_result_src", 1 0, v0x5613cbeaaf20_0;  1 drivers
v0x5613cbeb4af0_0 .net "cs_zero", 0 0, L_0x5613cbec8ae0;  1 drivers
v0x5613cbeb4b90_0 .net "funct3", 2 0, L_0x5613cbec6db0;  1 drivers
v0x5613cbeb4c30_0 .net "funct7", 6 0, L_0x5613cbec7020;  1 drivers
v0x5613cbeb4cf0_0 .net "imm", 24 0, L_0x5613cbec7100;  1 drivers
v0x5613cbeb4de0_0 .net "imm_ext", 31 0, v0x5613cbeade50_0;  1 drivers
v0x5613cbeb4ea0_0 .net "instr", 31 0, L_0x5613cbec6890;  1 drivers
v0x5613cbeb4fb0_0 .net "mem_read_data", 31 0, L_0x5613cbec8d40;  1 drivers
v0x5613cbeb50c0_0 .net "opcode", 6 0, L_0x5613cbec6b50;  1 drivers
v0x5613cbeb5180_0 .net "pc", 31 0, v0x5613cbeb0c20_0;  1 drivers
v0x5613cbeb5240_0 .net "pc_next", 31 0, L_0x5613cbec6210;  1 drivers
v0x5613cbeb5300_0 .net "pc_plus4", 31 0, L_0x5613cbec6a60;  1 drivers
v0x5613cbeb53c0_0 .net "pc_target", 31 0, L_0x5613cbec8ca0;  1 drivers
v0x5613cbeb54d0_0 .net "rd", 4 0, L_0x5613cbec6d10;  1 drivers
v0x5613cbeb55e0_0 .net "rs1", 4 0, L_0x5613cbec6ee0;  1 drivers
v0x5613cbeb56f0_0 .net "rs1_data", 31 0, L_0x5613cbec7780;  1 drivers
v0x5613cbeb5800_0 .net "rs2", 4 0, L_0x5613cbec6f80;  1 drivers
v0x5613cbeb5910_0 .net "rs2_data", 31 0, L_0x5613cbec7df0;  1 drivers
v0x5613cbeb59d0_0 .net "rst_n", 0 0, v0x5613cbeb5ee0_0;  1 drivers
v0x5613cbeb5a70_0 .net "srcB", 31 0, L_0x5613cbec8960;  1 drivers
v0x5613cbeb5b60_0 .net "writeback_result", 31 0, L_0x5613cbec97b0;  1 drivers
L_0x5613cbec72e0 .part L_0x5613cbec7020, 5, 1;
L_0x5613cbec80e0 .cmp/eq 3, L_0x5613cbec6db0, L_0x7f1515800498;
L_0x5613cbec8220 .cmp/eq 3, L_0x5613cbec6db0, L_0x7f15158004e0;
L_0x5613cbec8310 .functor MUXZ 1, L_0x7f1515800528, L_0x5613cbe83a60, L_0x5613cbec8220, C4<>;
L_0x5613cbec84a0 .functor MUXZ 1, L_0x5613cbec8310, L_0x5613cbe59820, L_0x5613cbec80e0, C4<>;
S_0x5613cbe736b0 .scope module, "alu_inst" "alu" 3 124, 4 3 0, S_0x5613cbe81010;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "srcA"
    .port_info 1 /INPUT 32 "srcB"
    .port_info 2 /INPUT 3 "alu_ctrl"
    .port_info 3 /OUTPUT 32 "res"
    .port_info 4 /OUTPUT 1 "zero"
L_0x7f1515800600 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5613cbe74140_0 .net/2u *"_s0", 31 0, L_0x7f1515800600;  1 drivers
v0x5613cbe61d80_0 .net "alu_ctrl", 2 0, v0x5613cbea9f40_0;  alias, 1 drivers
v0x5613cbea8b10_0 .var "res", 31 0;
v0x5613cbea8bd0_0 .net "srcA", 31 0, L_0x5613cbec7780;  alias, 1 drivers
v0x5613cbea8cb0_0 .net "srcB", 31 0, L_0x5613cbec8960;  alias, 1 drivers
v0x5613cbea8de0_0 .net "zero", 0 0, L_0x5613cbec8ae0;  alias, 1 drivers
E_0x5613cbe3e8c0 .event edge, v0x5613cbe61d80_0, v0x5613cbea8bd0_0, v0x5613cbea8cb0_0;
L_0x5613cbec8ae0 .cmp/eq 32, v0x5613cbea8b10_0, L_0x7f1515800600;
S_0x5613cbea8f40 .scope module, "alu_srcB_mux" "mux2_to_1" 3 117, 5 1 0, S_0x5613cbe81010;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "d_in_0"
    .port_info 1 /INPUT 32 "d_in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "d_out"
P_0x5613cbea9130 .param/l "DATA_WIDTH" 0 5 2, +C4<00000000000000000000000000100000>;
v0x5613cbea91d0_0 .net *"_s0", 31 0, L_0x5613cbec86f0;  1 drivers
L_0x7f1515800570 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5613cbea92b0_0 .net *"_s3", 30 0, L_0x7f1515800570;  1 drivers
L_0x7f15158005b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5613cbea9390_0 .net/2u *"_s4", 31 0, L_0x7f15158005b8;  1 drivers
v0x5613cbea9450_0 .net *"_s6", 0 0, L_0x5613cbec8820;  1 drivers
v0x5613cbea9510_0 .net "d_in_0", 31 0, L_0x5613cbec7df0;  alias, 1 drivers
v0x5613cbea9640_0 .net "d_in_1", 31 0, v0x5613cbeade50_0;  alias, 1 drivers
v0x5613cbea9720_0 .net "d_out", 31 0, L_0x5613cbec8960;  alias, 1 drivers
v0x5613cbea97e0_0 .net "sel", 0 0, v0x5613cbeaabb0_0;  alias, 1 drivers
L_0x5613cbec86f0 .concat [ 1 31 0 0], v0x5613cbeaabb0_0, L_0x7f1515800570;
L_0x5613cbec8820 .cmp/eq 32, L_0x5613cbec86f0, L_0x7f15158005b8;
L_0x5613cbec8960 .functor MUXZ 32, v0x5613cbeade50_0, L_0x5613cbec7df0, L_0x5613cbec8820, C4<>;
S_0x5613cbea9900 .scope module, "cu_sc" "cu_single_cycle" 3 71, 6 3 0, S_0x5613cbe81010;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode"
    .port_info 1 /INPUT 3 "funct3"
    .port_info 2 /INPUT 1 "funct7_5"
    .port_info 3 /INPUT 1 "zero"
    .port_info 4 /OUTPUT 1 "cs_mem_write"
    .port_info 5 /OUTPUT 1 "cs_alu_src"
    .port_info 6 /OUTPUT 1 "cs_reg_write"
    .port_info 7 /OUTPUT 1 "cs_branch"
    .port_info 8 /OUTPUT 1 "cs_jump"
    .port_info 9 /OUTPUT 2 "cs_imm_src"
    .port_info 10 /OUTPUT 2 "cs_result_src"
    .port_info 11 /OUTPUT 3 "cs_alu_ctrl"
v0x5613cbeab2c0_0 .net "alu_op", 1 0, v0x5613cbeaaa30_0;  1 drivers
v0x5613cbeab3a0_0 .net "cs_alu_ctrl", 2 0, v0x5613cbea9f40_0;  alias, 1 drivers
v0x5613cbeab4b0_0 .net "cs_alu_src", 0 0, v0x5613cbeaabb0_0;  alias, 1 drivers
v0x5613cbeab5a0_0 .net "cs_branch", 0 0, v0x5613cbeaab10_0;  alias, 1 drivers
v0x5613cbeab640_0 .net "cs_imm_src", 1 0, v0x5613cbeaacb0_0;  alias, 1 drivers
v0x5613cbeab730_0 .net "cs_jump", 0 0, v0x5613cbeab000_0;  alias, 1 drivers
v0x5613cbeab7d0_0 .net "cs_mem_write", 0 0, v0x5613cbeaad50_0;  alias, 1 drivers
v0x5613cbeab870_0 .net "cs_reg_write", 0 0, v0x5613cbeaae60_0;  alias, 1 drivers
v0x5613cbeab940_0 .net "cs_result_src", 1 0, v0x5613cbeaaf20_0;  alias, 1 drivers
v0x5613cbeabaa0_0 .net "funct3", 2 0, L_0x5613cbec6db0;  alias, 1 drivers
v0x5613cbeabb70_0 .net "funct7_5", 0 0, L_0x5613cbec72e0;  1 drivers
v0x5613cbeabc40_0 .net "opcode", 6 0, L_0x5613cbec6b50;  alias, 1 drivers
o0x7f1515849918 .functor BUFZ 1, C4<z>; HiZ drive
v0x5613cbeabd10_0 .net "zero", 0 0, o0x7f1515849918;  0 drivers
L_0x5613cbec7240 .part L_0x5613cbec6b50, 5, 1;
S_0x5613cbea9c00 .scope module, "alu_decoder" "cu_single_cycle_alu_decoder" 6 30, 7 3 0, S_0x5613cbea9900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "opcode_5"
    .port_info 1 /INPUT 1 "funct7_5"
    .port_info 2 /INPUT 3 "funct3"
    .port_info 3 /INPUT 2 "alu_op"
    .port_info 4 /OUTPUT 3 "cs_alu_ctrl"
v0x5613cbea9e40_0 .net "alu_op", 1 0, v0x5613cbeaaa30_0;  alias, 1 drivers
v0x5613cbea9f40_0 .var "cs_alu_ctrl", 2 0;
v0x5613cbeaa030_0 .net "funct3", 2 0, L_0x5613cbec6db0;  alias, 1 drivers
v0x5613cbeaa100_0 .net "funct7_5", 0 0, L_0x5613cbec72e0;  alias, 1 drivers
v0x5613cbeaa1c0_0 .net "op_func_internal_ctrl", 1 0, L_0x5613cbec71a0;  1 drivers
v0x5613cbeaa2f0_0 .net "opcode_5", 0 0, L_0x5613cbec7240;  1 drivers
E_0x5613cbe3ece0 .event edge, v0x5613cbea9e40_0, v0x5613cbeaa030_0, v0x5613cbeaa1c0_0;
L_0x5613cbec71a0 .concat [ 1 1 0 0], L_0x5613cbec72e0, L_0x5613cbec7240;
S_0x5613cbeaa450 .scope module, "main_decoder" "cu_single_cycle_main_decoder" 6 17, 8 3 0, S_0x5613cbea9900;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode"
    .port_info 1 /OUTPUT 1 "branch"
    .port_info 2 /OUTPUT 1 "cs_mem_write"
    .port_info 3 /OUTPUT 1 "cs_alu_src"
    .port_info 4 /OUTPUT 1 "cs_reg_write"
    .port_info 5 /OUTPUT 1 "jump"
    .port_info 6 /OUTPUT 2 "cs_imm_src"
    .port_info 7 /OUTPUT 2 "cs_result_src"
    .port_info 8 /OUTPUT 2 "alu_op"
P_0x5613cbe0b6e0 .param/l "OP_ADDI" 1 8 16, C4<0010011>;
P_0x5613cbe0b720 .param/l "OP_BRANCH" 1 8 14, C4<1100011>;
P_0x5613cbe0b760 .param/l "OP_JAL" 1 8 17, C4<1101111>;
P_0x5613cbe0b7a0 .param/l "OP_LW" 1 8 12, C4<0000011>;
P_0x5613cbe0b7e0 .param/l "OP_R_TYPE" 1 8 15, C4<0110011>;
P_0x5613cbe0b820 .param/l "OP_SW" 1 8 13, C4<0100011>;
v0x5613cbeaaa30_0 .var "alu_op", 1 0;
v0x5613cbeaab10_0 .var "branch", 0 0;
v0x5613cbeaabb0_0 .var "cs_alu_src", 0 0;
v0x5613cbeaacb0_0 .var "cs_imm_src", 1 0;
v0x5613cbeaad50_0 .var "cs_mem_write", 0 0;
v0x5613cbeaae60_0 .var "cs_reg_write", 0 0;
v0x5613cbeaaf20_0 .var "cs_result_src", 1 0;
v0x5613cbeab000_0 .var "jump", 0 0;
v0x5613cbeab0c0_0 .net "opcode", 6 0, L_0x5613cbec6b50;  alias, 1 drivers
E_0x5613cbe3f0c0 .event edge, v0x5613cbeab0c0_0;
S_0x5613cbeabe90 .scope module, "data_mem_instance" "data_mem" 3 144, 9 1 0, S_0x5613cbe81010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "cs_mem_write"
    .port_info 2 /INPUT 32 "write_data"
    .port_info 3 /INPUT 32 "addr"
    .port_info 4 /OUTPUT 32 "read_data"
P_0x5613cbeac010 .param/l "DATA_WIDTH" 0 9 3, +C4<00000000000000000000000000100000>;
P_0x5613cbeac050 .param/l "MEM_DEPTH" 0 9 2, +C4<00000000000000000000000100000000>;
L_0x5613cbec8d40 .functor BUFZ 32, L_0x5613cbec9090, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5613cbeac320_0 .net *"_s1", 29 0, L_0x5613cbec8f50;  1 drivers
v0x5613cbeac420_0 .net *"_s4", 31 0, L_0x5613cbec9090;  1 drivers
v0x5613cbeac500_0 .net *"_s6", 9 0, L_0x5613cbec9130;  1 drivers
L_0x7f1515800648 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5613cbeac5f0_0 .net *"_s9", 1 0, L_0x7f1515800648;  1 drivers
v0x5613cbeac6d0_0 .net "addr", 31 0, v0x5613cbea8b10_0;  alias, 1 drivers
v0x5613cbeac7e0_0 .net "clk", 0 0, v0x5613cbeb5cd0_0;  alias, 1 drivers
v0x5613cbeac880_0 .net "cs_mem_write", 0 0, v0x5613cbeaad50_0;  alias, 1 drivers
v0x5613cbeac970_0 .net "data_addr", 7 0, L_0x5613cbec8ff0;  1 drivers
v0x5613cbeaca50_0 .var/i "i", 31 0;
v0x5613cbeacb30 .array "memory", 255 0, 31 0;
v0x5613cbeacbf0_0 .net "read_data", 31 0, L_0x5613cbec8d40;  alias, 1 drivers
v0x5613cbeaccd0_0 .net "write_data", 31 0, L_0x5613cbec7df0;  alias, 1 drivers
E_0x5613cbe8f0a0 .event posedge, v0x5613cbeac7e0_0;
L_0x5613cbec8f50 .part v0x5613cbea8b10_0, 2, 30;
L_0x5613cbec8ff0 .part L_0x5613cbec8f50, 0, 8;
L_0x5613cbec9090 .array/port v0x5613cbeacb30, L_0x5613cbec9130;
L_0x5613cbec9130 .concat [ 8 2 0 0], L_0x5613cbec8ff0, L_0x7f1515800648;
S_0x5613cbeace40 .scope module, "id" "instr_decode" 3 59, 10 5 0, S_0x5613cbe81010;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /OUTPUT 7 "opcode"
    .port_info 2 /OUTPUT 5 "rd"
    .port_info 3 /OUTPUT 5 "rs1"
    .port_info 4 /OUTPUT 5 "rs2"
    .port_info 5 /OUTPUT 7 "funct7"
    .port_info 6 /OUTPUT 3 "funct3"
    .port_info 7 /OUTPUT 25 "imm"
v0x5613cbead130_0 .net "funct3", 2 0, L_0x5613cbec6db0;  alias, 1 drivers
v0x5613cbead260_0 .net "funct7", 6 0, L_0x5613cbec7020;  alias, 1 drivers
v0x5613cbead340_0 .net "imm", 24 0, L_0x5613cbec7100;  alias, 1 drivers
v0x5613cbead400_0 .net "instr", 31 0, L_0x5613cbec6890;  alias, 1 drivers
v0x5613cbead4e0_0 .net "opcode", 6 0, L_0x5613cbec6b50;  alias, 1 drivers
v0x5613cbead640_0 .net "rd", 4 0, L_0x5613cbec6d10;  alias, 1 drivers
v0x5613cbead720_0 .net "rs1", 4 0, L_0x5613cbec6ee0;  alias, 1 drivers
v0x5613cbead800_0 .net "rs2", 4 0, L_0x5613cbec6f80;  alias, 1 drivers
L_0x5613cbec6b50 .part L_0x5613cbec6890, 0, 7;
L_0x5613cbec6d10 .part L_0x5613cbec6890, 7, 5;
L_0x5613cbec6db0 .part L_0x5613cbec6890, 12, 3;
L_0x5613cbec6ee0 .part L_0x5613cbec6890, 15, 5;
L_0x5613cbec6f80 .part L_0x5613cbec6890, 20, 5;
L_0x5613cbec7020 .part L_0x5613cbec6890, 25, 7;
L_0x5613cbec7100 .part L_0x5613cbec6890, 7, 25;
S_0x5613cbeada30 .scope module, "imm_ext_instance" "imm_extender" 3 100, 11 3 0, S_0x5613cbe81010;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "cs_imm_src"
    .port_info 1 /INPUT 25 "imm"
    .port_info 2 /OUTPUT 32 "imm_ext"
v0x5613cbeadc60_0 .net "cs_imm_src", 1 0, v0x5613cbeaacb0_0;  alias, 1 drivers
v0x5613cbeadd90_0 .net "imm", 31 7, L_0x5613cbec7100;  alias, 1 drivers
v0x5613cbeade50_0 .var "imm_ext", 31 0;
E_0x5613cbe8f710 .event edge, v0x5613cbeaacb0_0, v0x5613cbead340_0;
S_0x5613cbeadf30 .scope module, "instr_mem_instance" "instr_mem" 3 39, 12 1 0, S_0x5613cbe81010;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr"
    .port_info 1 /OUTPUT 32 "instr"
P_0x5613cbeae100 .param/l "MEM_DEPTH" 0 12 2, +C4<00000000000000000000000100000000>;
P_0x5613cbeae140 .param/str "MEM_FILE" 1 12 9, "sw/mem/fibonacci.mem";
P_0x5613cbeae180 .param/l "START_ADDR" 0 12 3, C4<00000000000000000000000000100000>;
L_0x7f15158000f0 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v0x5613cbeae3e0_0 .net/2u *"_s0", 31 0, L_0x7f15158000f0;  1 drivers
L_0x7f1515800180 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0x5613cbeae4e0_0 .net/2u *"_s10", 31 0, L_0x7f1515800180;  1 drivers
v0x5613cbeae5c0_0 .net *"_s12", 0 0, L_0x5613cbec66b0;  1 drivers
v0x5613cbeae660_0 .net *"_s14", 31 0, L_0x5613cbec67f0;  1 drivers
L_0x7f15158001c8 .functor BUFT 1, C4<00000000000000000000000000010011>, C4<0>, C4<0>, C4<0>;
v0x5613cbeae740_0 .net/2u *"_s16", 31 0, L_0x7f15158001c8;  1 drivers
v0x5613cbeae870_0 .net *"_s6", 31 0, L_0x5613cbec6520;  1 drivers
L_0x7f1515800138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5613cbeae950_0 .net *"_s9", 1 0, L_0x7f1515800138;  1 drivers
v0x5613cbeaea30_0 .net "addr", 31 0, v0x5613cbeb0c20_0;  alias, 1 drivers
v0x5613cbeaeb10_0 .var/i "i", 31 0;
v0x5613cbeaebf0_0 .net "instr", 31 0, L_0x5613cbec6890;  alias, 1 drivers
v0x5613cbeaecb0 .array "memory", 255 0, 31 0;
v0x5613cbeaed50_0 .net "offset", 31 0, L_0x5613cbec6390;  1 drivers
v0x5613cbeaee30_0 .net "word_index", 31 2, L_0x5613cbec6430;  1 drivers
L_0x5613cbec6390 .arith/sub 32, v0x5613cbeb0c20_0, L_0x7f15158000f0;
L_0x5613cbec6430 .part L_0x5613cbec6390, 2, 30;
L_0x5613cbec6520 .concat [ 30 2 0 0], L_0x5613cbec6430, L_0x7f1515800138;
L_0x5613cbec66b0 .cmp/gt 32, L_0x7f1515800180, L_0x5613cbec6520;
L_0x5613cbec67f0 .array/port v0x5613cbeaecb0, L_0x5613cbec6430;
L_0x5613cbec6890 .functor MUXZ 32, L_0x7f15158001c8, L_0x5613cbec67f0, L_0x5613cbec66b0, C4<>;
S_0x5613cbeaef70 .scope module, "pc_adder" "adder32" 3 44, 13 2 0, S_0x5613cbe81010;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "sum"
v0x5613cbeaf140_0 .net "a", 31 0, v0x5613cbeb0c20_0;  alias, 1 drivers
L_0x7f1515800210 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5613cbeaf250_0 .net "b", 31 0, L_0x7f1515800210;  1 drivers
v0x5613cbeaf310_0 .net "sum", 31 0, L_0x5613cbec6a60;  alias, 1 drivers
L_0x5613cbec6a60 .arith/sum 32, v0x5613cbeb0c20_0, L_0x7f1515800210;
S_0x5613cbeaf480 .scope module, "pc_mux" "mux2_to_1" 3 16, 5 1 0, S_0x5613cbe81010;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "d_in_0"
    .port_info 1 /INPUT 32 "d_in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "d_out"
P_0x5613cbeacfc0 .param/l "DATA_WIDTH" 0 5 2, +C4<00000000000000000000000000100000>;
v0x5613cbeaf820_0 .net *"_s0", 31 0, L_0x5613cbeb5f80;  1 drivers
L_0x7f1515800018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5613cbeaf900_0 .net *"_s3", 30 0, L_0x7f1515800018;  1 drivers
L_0x7f1515800060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5613cbeaf9e0_0 .net/2u *"_s4", 31 0, L_0x7f1515800060;  1 drivers
v0x5613cbeafad0_0 .net *"_s6", 0 0, L_0x5613cbec60d0;  1 drivers
v0x5613cbeafb90_0 .net "d_in_0", 31 0, L_0x5613cbec6a60;  alias, 1 drivers
v0x5613cbeafca0_0 .net "d_in_1", 31 0, L_0x5613cbec8ca0;  alias, 1 drivers
v0x5613cbeafd60_0 .net "d_out", 31 0, L_0x5613cbec6210;  alias, 1 drivers
v0x5613cbeafe40_0 .net "sel", 0 0, L_0x5613cbec8630;  alias, 1 drivers
L_0x5613cbeb5f80 .concat [ 1 31 0 0], L_0x5613cbec8630, L_0x7f1515800018;
L_0x5613cbec60d0 .cmp/eq 32, L_0x5613cbeb5f80, L_0x7f1515800060;
L_0x5613cbec6210 .functor MUXZ 32, L_0x5613cbec8ca0, L_0x5613cbec6a60, L_0x5613cbec60d0, C4<>;
S_0x5613cbeaffb0 .scope module, "pc_target_adder" "adder32" 3 132, 13 2 0, S_0x5613cbe81010;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "sum"
v0x5613cbeb01f0_0 .net "a", 31 0, v0x5613cbeb0c20_0;  alias, 1 drivers
v0x5613cbeb0320_0 .net "b", 31 0, v0x5613cbeade50_0;  alias, 1 drivers
v0x5613cbeb0430_0 .net "sum", 31 0, L_0x5613cbec8ca0;  alias, 1 drivers
L_0x5613cbec8ca0 .arith/sum 32, v0x5613cbeb0c20_0, v0x5613cbeade50_0;
S_0x5613cbeb0530 .scope module, "program_counter" "register" 3 27, 14 1 0, S_0x5613cbe81010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "en"
    .port_info 3 /INPUT 32 "d_in"
    .port_info 4 /OUTPUT 32 "d_out"
P_0x5613cbeaf730 .param/l "RESET_VALUE" 0 14 3, C4<00000000000000000000000000100000>;
P_0x5613cbeaf770 .param/l "WIDTH" 0 14 2, +C4<00000000000000000000000000100000>;
v0x5613cbeb0910_0 .net "clk", 0 0, v0x5613cbeb5cd0_0;  alias, 1 drivers
v0x5613cbeb09e0_0 .net "d_in", 31 0, L_0x5613cbec6210;  alias, 1 drivers
v0x5613cbeb0ab0_0 .net "d_out", 31 0, v0x5613cbeb0c20_0;  alias, 1 drivers
L_0x7f15158000a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5613cbeb0b80_0 .net "en", 0 0, L_0x7f15158000a8;  1 drivers
v0x5613cbeb0c20_0 .var "reg_val", 31 0;
v0x5613cbeb0d50_0 .net "rst_n", 0 0, v0x5613cbeb5ee0_0;  alias, 1 drivers
S_0x5613cbeb0eb0 .scope module, "rf" "register_file" 3 87, 15 3 0, S_0x5613cbe81010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "write_enable"
    .port_info 2 /INPUT 5 "rs1"
    .port_info 3 /INPUT 5 "rs2"
    .port_info 4 /INPUT 5 "rd"
    .port_info 5 /INPUT 32 "write_data"
    .port_info 6 /OUTPUT 32 "rs1_data"
    .port_info 7 /OUTPUT 32 "rs2_data"
P_0x5613cbeb1080 .param/l "ADDR_WIDTH" 0 15 6, +C4<00000000000000000000000000000101>;
P_0x5613cbeb10c0 .param/l "DATA_WIDTH" 0 15 5, +C4<00000000000000000000000000100000>;
P_0x5613cbeb1100 .param/l "REG_COUNT" 0 15 4, +C4<00000000000000000000000000100000>;
v0x5613cbeb13c0_0 .net *"_s0", 31 0, L_0x5613cbec7380;  1 drivers
v0x5613cbeb14c0_0 .net *"_s10", 31 0, L_0x5613cbec75a0;  1 drivers
v0x5613cbeb15a0_0 .net *"_s12", 6 0, L_0x5613cbec7640;  1 drivers
L_0x7f1515800330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5613cbeb1690_0 .net *"_s15", 1 0, L_0x7f1515800330;  1 drivers
v0x5613cbeb1770_0 .net *"_s18", 31 0, L_0x5613cbec7910;  1 drivers
L_0x7f1515800378 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5613cbeb18a0_0 .net *"_s21", 26 0, L_0x7f1515800378;  1 drivers
L_0x7f15158003c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5613cbeb1980_0 .net/2u *"_s22", 31 0, L_0x7f15158003c0;  1 drivers
v0x5613cbeb1a60_0 .net *"_s24", 0 0, L_0x5613cbec7a80;  1 drivers
L_0x7f1515800408 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5613cbeb1b20_0 .net/2u *"_s26", 31 0, L_0x7f1515800408;  1 drivers
v0x5613cbeb1c00_0 .net *"_s28", 31 0, L_0x5613cbec7bc0;  1 drivers
L_0x7f1515800258 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5613cbeb1ce0_0 .net *"_s3", 26 0, L_0x7f1515800258;  1 drivers
v0x5613cbeb1dc0_0 .net *"_s30", 6 0, L_0x5613cbec7cb0;  1 drivers
L_0x7f1515800450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5613cbeb1ea0_0 .net *"_s33", 1 0, L_0x7f1515800450;  1 drivers
L_0x7f15158002a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5613cbeb1f80_0 .net/2u *"_s4", 31 0, L_0x7f15158002a0;  1 drivers
v0x5613cbeb2060_0 .net *"_s6", 0 0, L_0x5613cbec74b0;  1 drivers
L_0x7f15158002e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5613cbeb2120_0 .net/2u *"_s8", 31 0, L_0x7f15158002e8;  1 drivers
v0x5613cbeb2200_0 .net "clk", 0 0, v0x5613cbeb5cd0_0;  alias, 1 drivers
v0x5613cbeb22a0_0 .net "rd", 4 0, L_0x5613cbec6d10;  alias, 1 drivers
v0x5613cbeb2360 .array "regfile", 31 0, 31 0;
v0x5613cbeb2400_0 .net "rs1", 4 0, L_0x5613cbec6ee0;  alias, 1 drivers
v0x5613cbeb24c0_0 .net "rs1_data", 31 0, L_0x5613cbec7780;  alias, 1 drivers
v0x5613cbeb2590_0 .net "rs2", 4 0, L_0x5613cbec6f80;  alias, 1 drivers
v0x5613cbeb2660_0 .net "rs2_data", 31 0, L_0x5613cbec7df0;  alias, 1 drivers
v0x5613cbeb2750_0 .net "write_data", 31 0, L_0x5613cbec97b0;  alias, 1 drivers
v0x5613cbeb2830_0 .net "write_enable", 0 0, v0x5613cbeaae60_0;  alias, 1 drivers
L_0x5613cbec7380 .concat [ 5 27 0 0], L_0x5613cbec6ee0, L_0x7f1515800258;
L_0x5613cbec74b0 .cmp/eq 32, L_0x5613cbec7380, L_0x7f15158002a0;
L_0x5613cbec75a0 .array/port v0x5613cbeb2360, L_0x5613cbec7640;
L_0x5613cbec7640 .concat [ 5 2 0 0], L_0x5613cbec6ee0, L_0x7f1515800330;
L_0x5613cbec7780 .functor MUXZ 32, L_0x5613cbec75a0, L_0x7f15158002e8, L_0x5613cbec74b0, C4<>;
L_0x5613cbec7910 .concat [ 5 27 0 0], L_0x5613cbec6f80, L_0x7f1515800378;
L_0x5613cbec7a80 .cmp/eq 32, L_0x5613cbec7910, L_0x7f15158003c0;
L_0x5613cbec7bc0 .array/port v0x5613cbeb2360, L_0x5613cbec7cb0;
L_0x5613cbec7cb0 .concat [ 5 2 0 0], L_0x5613cbec6f80, L_0x7f1515800450;
L_0x5613cbec7df0 .functor MUXZ 32, L_0x5613cbec7bc0, L_0x7f1515800408, L_0x5613cbec7a80, C4<>;
S_0x5613cbeb2a70 .scope module, "wb_mux" "mux4_to_1" 3 154, 16 1 0, S_0x5613cbe81010;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "d_in_0"
    .port_info 1 /INPUT 32 "d_in_1"
    .port_info 2 /INPUT 32 "d_in_2"
    .port_info 3 /INPUT 32 "d_in_3"
    .port_info 4 /INPUT 2 "sel"
    .port_info 5 /OUTPUT 32 "d_out"
P_0x5613cbeb2bf0 .param/l "DATA_WIDTH" 0 16 2, +C4<00000000000000000000000000100000>;
L_0x7f1515800690 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5613cbeb2d70_0 .net/2u *"_s0", 1 0, L_0x7f1515800690;  1 drivers
v0x5613cbeb2e70_0 .net *"_s10", 0 0, L_0x5613cbec9400;  1 drivers
v0x5613cbeb2f30_0 .net *"_s12", 31 0, L_0x5613cbec94f0;  1 drivers
v0x5613cbeb2ff0_0 .net *"_s14", 31 0, L_0x5613cbec95e0;  1 drivers
v0x5613cbeb30d0_0 .net *"_s2", 0 0, L_0x5613cbec9270;  1 drivers
L_0x7f15158006d8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5613cbeb31e0_0 .net/2u *"_s4", 1 0, L_0x7f15158006d8;  1 drivers
v0x5613cbeb32c0_0 .net *"_s6", 0 0, L_0x5613cbec9310;  1 drivers
L_0x7f1515800720 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5613cbeb3380_0 .net/2u *"_s8", 1 0, L_0x7f1515800720;  1 drivers
v0x5613cbeb3460_0 .net "d_in_0", 31 0, v0x5613cbea8b10_0;  alias, 1 drivers
v0x5613cbeb3520_0 .net "d_in_1", 31 0, L_0x5613cbec8d40;  alias, 1 drivers
v0x5613cbeb35e0_0 .net "d_in_2", 31 0, L_0x5613cbec6a60;  alias, 1 drivers
L_0x7f1515800768 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5613cbeb36d0_0 .net "d_in_3", 31 0, L_0x7f1515800768;  1 drivers
v0x5613cbeb37b0_0 .net "d_out", 31 0, L_0x5613cbec97b0;  alias, 1 drivers
v0x5613cbeb3870_0 .net "sel", 1 0, v0x5613cbeaaf20_0;  alias, 1 drivers
L_0x5613cbec9270 .cmp/eq 2, v0x5613cbeaaf20_0, L_0x7f1515800690;
L_0x5613cbec9310 .cmp/eq 2, v0x5613cbeaaf20_0, L_0x7f15158006d8;
L_0x5613cbec9400 .cmp/eq 2, v0x5613cbeaaf20_0, L_0x7f1515800720;
L_0x5613cbec94f0 .functor MUXZ 32, L_0x7f1515800768, L_0x5613cbec6a60, L_0x5613cbec9400, C4<>;
L_0x5613cbec95e0 .functor MUXZ 32, L_0x5613cbec94f0, L_0x5613cbec8d40, L_0x5613cbec9310, C4<>;
L_0x5613cbec97b0 .functor MUXZ 32, L_0x5613cbec95e0, v0x5613cbea8b10_0, L_0x5613cbec9270, C4<>;
    .scope S_0x5613cbeb0530;
T_0 ;
    %wait E_0x5613cbe8f0a0;
    %load/vec4 v0x5613cbeb0d50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 32, 0, 32;
    %assign/vec4 v0x5613cbeb0c20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5613cbeb0b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x5613cbeb09e0_0;
    %assign/vec4 v0x5613cbeb0c20_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5613cbeadf30;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5613cbeaeb10_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x5613cbeaeb10_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5613cbeaeb10_0;
    %store/vec4a v0x5613cbeaecb0, 4, 0;
    %load/vec4 v0x5613cbeaeb10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5613cbeaeb10_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %vpi_call 12 30 "$display", "Loading memory from: %s", P_0x5613cbeae140 {0 0 0};
    %vpi_call 12 31 "$readmemh", P_0x5613cbeae140, v0x5613cbeaecb0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x5613cbeaa450;
T_2 ;
    %wait E_0x5613cbe3f0c0;
    %load/vec4 v0x5613cbeab0c0_0;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5613cbeaae60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5613cbeaacb0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5613cbeaabb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5613cbeaad50_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5613cbeaaf20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5613cbeaab10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5613cbeaaa30_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5613cbeab000_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5613cbeab0c0_0;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5613cbeaae60_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5613cbeaacb0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5613cbeaabb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5613cbeaad50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5613cbeaaf20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5613cbeaab10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5613cbeaaa30_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5613cbeab000_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x5613cbeab0c0_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5613cbeaae60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5613cbeaacb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5613cbeaabb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5613cbeaad50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5613cbeaaf20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5613cbeaab10_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5613cbeaaa30_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5613cbeab000_0, 0, 1;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x5613cbeab0c0_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_2.6, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5613cbeaae60_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5613cbeaacb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5613cbeaabb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5613cbeaad50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5613cbeaaf20_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5613cbeaab10_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5613cbeaaa30_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5613cbeab000_0, 0, 1;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x5613cbeab0c0_0;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_2.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5613cbeaae60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5613cbeaacb0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5613cbeaabb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5613cbeaad50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5613cbeaaf20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5613cbeaab10_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5613cbeaaa30_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5613cbeab000_0, 0, 1;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0x5613cbeab0c0_0;
    %cmpi/e 111, 0, 7;
    %jmp/0xz  T_2.10, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5613cbeaae60_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5613cbeaacb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5613cbeaabb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5613cbeaad50_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5613cbeaaf20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5613cbeaab10_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5613cbeaaa30_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5613cbeab000_0, 0, 1;
T_2.10 ;
T_2.9 ;
T_2.7 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5613cbea9c00;
T_3 ;
    %wait E_0x5613cbe3ece0;
    %load/vec4 v0x5613cbea9e40_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5613cbea9f40_0, 0, 3;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5613cbea9e40_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5613cbea9f40_0, 0, 3;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x5613cbea9e40_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x5613cbeaa030_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_3.6, 4;
    %load/vec4 v0x5613cbeaa1c0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_3.8, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5613cbea9f40_0, 0, 3;
    %jmp T_3.9;
T_3.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5613cbea9f40_0, 0, 3;
T_3.9 ;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x5613cbeaa030_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_3.10, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5613cbea9f40_0, 0, 3;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0x5613cbeaa030_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_3.12, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5613cbea9f40_0, 0, 3;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v0x5613cbeaa030_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_3.14, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5613cbea9f40_0, 0, 3;
T_3.14 ;
T_3.13 ;
T_3.11 ;
T_3.7 ;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5613cbeb0eb0;
T_4 ;
    %wait E_0x5613cbe8f0a0;
    %load/vec4 v0x5613cbeb2830_0;
    %load/vec4 v0x5613cbeb22a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x5613cbeb2750_0;
    %load/vec4 v0x5613cbeb22a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5613cbeb2360, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5613cbeada30;
T_5 ;
    %wait E_0x5613cbe8f710;
    %load/vec4 v0x5613cbeadc60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5613cbeade50_0, 0, 32;
    %jmp T_5.5;
T_5.0 ;
    %load/vec4 v0x5613cbeadd90_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x5613cbeadd90_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5613cbeade50_0, 0, 32;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v0x5613cbeadd90_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x5613cbeadd90_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5613cbeadd90_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5613cbeade50_0, 0, 32;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0x5613cbeadd90_0;
    %parti/s 1, 24, 6;
    %replicate 19;
    %load/vec4 v0x5613cbeadd90_0;
    %parti/s 1, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5613cbeadd90_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5613cbeadd90_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5613cbeadd90_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5613cbeade50_0, 0, 32;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0x5613cbeadd90_0;
    %parti/s 1, 24, 6;
    %replicate 11;
    %load/vec4 v0x5613cbeadd90_0;
    %parti/s 1, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5613cbeadd90_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5613cbeadd90_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5613cbeadd90_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5613cbeade50_0, 0, 32;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5613cbe736b0;
T_6 ;
    %wait E_0x5613cbe3e8c0;
    %load/vec4 v0x5613cbe61d80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5613cbea8b10_0, 0, 32;
    %jmp T_6.6;
T_6.0 ;
    %load/vec4 v0x5613cbea8bd0_0;
    %load/vec4 v0x5613cbea8cb0_0;
    %add;
    %store/vec4 v0x5613cbea8b10_0, 0, 32;
    %jmp T_6.6;
T_6.1 ;
    %load/vec4 v0x5613cbea8bd0_0;
    %load/vec4 v0x5613cbea8cb0_0;
    %sub;
    %store/vec4 v0x5613cbea8b10_0, 0, 32;
    %jmp T_6.6;
T_6.2 ;
    %load/vec4 v0x5613cbea8bd0_0;
    %load/vec4 v0x5613cbea8cb0_0;
    %and;
    %store/vec4 v0x5613cbea8b10_0, 0, 32;
    %jmp T_6.6;
T_6.3 ;
    %load/vec4 v0x5613cbea8bd0_0;
    %load/vec4 v0x5613cbea8cb0_0;
    %or;
    %store/vec4 v0x5613cbea8b10_0, 0, 32;
    %jmp T_6.6;
T_6.4 ;
    %load/vec4 v0x5613cbea8bd0_0;
    %load/vec4 v0x5613cbea8cb0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.8, 8;
T_6.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.8, 8;
 ; End of false expr.
    %blend;
T_6.8;
    %store/vec4 v0x5613cbea8b10_0, 0, 32;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5613cbeabe90;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5613cbeaca50_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x5613cbeaca50_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5613cbeaca50_0;
    %store/vec4a v0x5613cbeacb30, 4, 0;
    %load/vec4 v0x5613cbeaca50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5613cbeaca50_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x5613cbeabe90;
T_8 ;
    %wait E_0x5613cbe8f0a0;
    %load/vec4 v0x5613cbeac880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5613cbeaccd0_0;
    %load/vec4 v0x5613cbeac970_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5613cbeacb30, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5613cbe78d90;
T_9 ;
    %delay 10000, 0;
    %load/vec4 v0x5613cbeb5cd0_0;
    %inv;
    %store/vec4 v0x5613cbeb5cd0_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5613cbe78d90;
T_10 ;
    %vpi_call 2 19 "$display", "[TB] Starting single_cycle_rv_tb testbench" {0 0 0};
    %vpi_call 2 22 "$dumpfile", "sim/waves/single_cycle_rv.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5613cbe78d90 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5613cbeb5cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5613cbeb5ee0_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5613cbeb5ee0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5613cbeb5e00_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x5613cbeb5e00_0;
    %cmpi/s 75, 0, 32;
    %jmp/0xz T_10.1, 5;
    %vpi_call 2 32 "$display", "\012[TB] Cycle:%02d", v0x5613cbeb5e00_0 {0 0 0};
    %vpi_call 2 35 "$display", "\011[IF] PC: 0x%08X, Instruction: 0x%08X", v0x5613cbeb5180_0, v0x5613cbeb4ea0_0 {0 0 0};
    %vpi_call 2 36 "$display", "\011[IF] PC+4: 0x%08X, PC_Target: 0x%08X, PC_Src: %b", v0x5613cbeb5300_0, v0x5613cbeb53c0_0, v0x5613cbeb4910_0 {0 0 0};
    %vpi_call 2 40 "$display", "\011[ID] Opcode: 0x%02X, RD: x%02d, RS1: x%02d, RS2: x%02d", v0x5613cbeb50c0_0, v0x5613cbeb54d0_0, v0x5613cbeb55e0_0, v0x5613cbeb5800_0 {0 0 0};
    %vpi_call 2 42 "$display", "\011[ID] Funct3: 0x%01X, Funct7: 0x%02X, Imm_Raw: 0x%07X", v0x5613cbeb4b90_0, v0x5613cbeb4c30_0, v0x5613cbeb4cf0_0 {0 0 0};
    %load/vec4 v0x5613cbeb4de0_0;
    %vpi_call 2 44 "$display", "\011[ID] Imm_Extended: 0x%08X (%0d)", v0x5613cbeb4de0_0, S<0,vec4,s32> {1 0 0};
    %vpi_call 2 47 "$display", "\011[CTRL] RegWrite: %b, MemWrite: %b, ALUSrc: %b, Branch: %b, Jump: %b", v0x5613cbeb49b0_0, v0x5613cbeb4870_0, v0x5613cbeb4580_0, v0x5613cbeb4620_0, v0x5613cbeb4780_0 {0 0 0};
    %vpi_call 2 49 "$display", "\011[CTRL] ImmSrc: %b, ResultSrc: %b, ALUCtrl: %b", v0x5613cbeb46c0_0, v0x5613cbeb4a50_0, v0x5613cbeb44c0_0 {0 0 0};
    %load/vec4 v0x5613cbeb56f0_0;
    %load/vec4 v0x5613cbeb5910_0;
    %vpi_call 2 53 "$display", "\011[RF] RS1_Data: 0x%08X (%0d), RS2_Data: 0x%08X (%0d)", v0x5613cbeb56f0_0, S<1,vec4,s32>, v0x5613cbeb5910_0, S<0,vec4,s32> {2 0 0};
    %vpi_call 2 57 "$display", "\011[EX] ALU_SrcA: 0x%08X, ALU_SrcB: 0x%08X, ALU_Result: 0x%08X", v0x5613cbeb56f0_0, v0x5613cbeb5a70_0, v0x5613cbeb42a0_0 {0 0 0};
    %vpi_call 2 59 "$display", "\011[EX] ALU_Zero: %b, Branch_Taken: %b", v0x5613cbeb4af0_0, v0x5613cbeb4360_0 {0 0 0};
    %vpi_call 2 62 "$display", "\011[MEM] Addr: 0x%08X, WriteData: 0x%08X, ReadData: 0x%08X, WriteEn: d", v0x5613cbeb42a0_0, v0x5613cbeb5910_0, v0x5613cbeb4fb0_0, v0x5613cbeb4870_0 {0 0 0};
    %load/vec4 v0x5613cbeb5b60_0;
    %vpi_call 2 66 "$display", "\011[WB] WriteBack_Result: 0x%08X (%0d) -> x%02d", v0x5613cbeb5b60_0, S<0,vec4,s32>, v0x5613cbeb54d0_0 {1 0 0};
    %load/vec4 v0x5613cbeb50c0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %vpi_call 2 80 "$display", "\011[INSTR_TYPE] Unknown/Invalid" {0 0 0};
    %jmp T_10.12;
T_10.2 ;
    %vpi_call 2 71 "$display", "\011[INSTR_TYPE] R-Type (Register-Register)" {0 0 0};
    %jmp T_10.12;
T_10.3 ;
    %vpi_call 2 72 "$display", "\011[INSTR_TYPE] I-Type (Immediate)" {0 0 0};
    %jmp T_10.12;
T_10.4 ;
    %vpi_call 2 73 "$display", "\011[INSTR_TYPE] I-Type (Load)" {0 0 0};
    %jmp T_10.12;
T_10.5 ;
    %vpi_call 2 74 "$display", "\011[INSTR_TYPE] S-Type (Store)" {0 0 0};
    %jmp T_10.12;
T_10.6 ;
    %vpi_call 2 75 "$display", "\011[INSTR_TYPE] B-Type (Branch)" {0 0 0};
    %jmp T_10.12;
T_10.7 ;
    %vpi_call 2 76 "$display", "\011[INSTR_TYPE] U-Type (LUI)" {0 0 0};
    %jmp T_10.12;
T_10.8 ;
    %vpi_call 2 77 "$display", "\011[INSTR_TYPE] U-Type (AUIPC)" {0 0 0};
    %jmp T_10.12;
T_10.9 ;
    %vpi_call 2 78 "$display", "\011[INSTR_TYPE] J-Type (JAL)" {0 0 0};
    %jmp T_10.12;
T_10.10 ;
    %vpi_call 2 79 "$display", "\011[INSTR_TYPE] I-Type (JALR)" {0 0 0};
    %jmp T_10.12;
T_10.12 ;
    %pop/vec4 1;
    %vpi_call 2 84 "$display", "\011------------------------------------------------------------" {0 0 0};
    %delay 20000, 0;
    %load/vec4 v0x5613cbeb5e00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5613cbeb5e00_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %vpi_call 2 90 "$writememh", "sim/mem/dump_instr.hex", v0x5613cbeaecb0 {0 0 0};
    %vpi_call 2 91 "$writememh", "sim/mem/dump_data.hex", v0x5613cbeacb30 {0 0 0};
    %vpi_call 2 94 "$display", "\012[TB] Simulation Statistics:" {0 0 0};
    %vpi_call 2 95 "$display", "\011Total Cycles Simulated: %0d", v0x5613cbeb5e00_0 {0 0 0};
    %vpi_call 2 96 "$display", "\011Final PC Value: 0x%08X", v0x5613cbeb5180_0 {0 0 0};
    %vpi_call 2 97 "$display", "\011Memory Dumps Created: dump_instr.hex, dump_data.hex" {0 0 0};
    %vpi_call 2 99 "$display", "[TB] Finished simulation" {0 0 0};
    %vpi_call 2 100 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "testbench/core/single_cycle_rv_tb.v";
    "rtl/core/single_cycle_rv.v";
    "rtl/alu/alu.v";
    "rtl/control/mux2_to_1.v";
    "rtl/control/cu_single_cycle.v";
    "rtl/control/cu_single_cycle_alu_decoder.v";
    "rtl/control/cu_single_cycle_main_decoder.v";
    "rtl/memory/data_mem.v";
    "rtl/basic/instr_decode.v";
    "rtl/basic/imm_extender.v";
    "rtl/memory/instr_mem.v";
    "rtl/basic/adder32.v";
    "rtl/basic/register.v";
    "rtl/basic/register_file.v";
    "rtl/control/mux4_to_1.v";
