

================================================================
== Vitis HLS Report for 'kalman_filter_Pipeline_VITIS_LOOP_37_1'
================================================================
* Date:           Mon May 12 15:48:49 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        kalman_filter
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   131078|   131078|  0.655 ms|  0.655 ms|  131078|  131078|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_37_1  |   131076|   131076|         9|          4|          1|  32768|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 4, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.78>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%counter = alloca i32 1"   --->   Operation 12 'alloca' 'counter' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln37_read = read i59 @_ssdm_op_Read.ap_auto.i59, i59 %sext_ln37"   --->   Operation 14 'read' 'sext_ln37_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln37_cast = sext i59 %sext_ln37_read"   --->   Operation 15 'sext' 'sext_ln37_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %gmem0, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_3, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln0 = store i16 0, i16 %i"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln0 = store i19 0, i19 %counter"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_39_2"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_2 = load i16 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:37]   --->   Operation 20 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.67ns)   --->   "%icmp_ln37 = icmp_eq  i16 %i_2, i16 32768" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:37]   --->   Operation 21 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.78ns)   --->   "%add_ln37 = add i16 %i_2, i16 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:37]   --->   Operation 22 'add' 'add_ln37' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %icmp_ln37, void %VITIS_LOOP_39_2.split_ifconv, void %for.inc73.preheader.exitStub" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:37]   --->   Operation 23 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.65>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %gmem0"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i256 %gmem0, i64 %sext_ln37_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:37]   --->   Operation 25 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 26 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32768, i64 32768, i64 32768"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (3.65ns)   --->   "%temp_V = read i256 @_ssdm_op_Read.m_axi.p1i256, i256 %gmem0_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:38]   --->   Operation 28 'read' 'temp_V' <Predicate = (!icmp_ln37)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln668 = trunc i256 %temp_V"   --->   Operation 29 'trunc' 'trunc_ln668' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%p_Result_1 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %temp_V, i32 32, i32 63"   --->   Operation 30 'partselect' 'p_Result_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%p_Result_2 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %temp_V, i32 64, i32 95"   --->   Operation 31 'partselect' 'p_Result_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %temp_V, i32 96, i32 127"   --->   Operation 32 'partselect' 'p_Result_s' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%p_Result_4 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %temp_V, i32 128, i32 159"   --->   Operation 33 'partselect' 'p_Result_4' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_Result_9 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %temp_V, i32 160, i32 191"   --->   Operation 34 'partselect' 'p_Result_9' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%p_Result_6 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %temp_V, i32 192, i32 223"   --->   Operation 35 'partselect' 'p_Result_6' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%p_Result_5 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %temp_V, i32 224, i32 255"   --->   Operation 36 'partselect' 'p_Result_5' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln37 = store i16 %add_ln37, i16 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:37]   --->   Operation 37 'store' 'store_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.54>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%bitcast_ln42 = bitcast i32 %trunc_ln668" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:42]   --->   Operation 38 'bitcast' 'bitcast_ln42' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 39 [2/2] (1.54ns)   --->   "%d = fpext i32 %bitcast_ln42"   --->   Operation 39 'fpext' 'd' <Predicate = (!icmp_ln37)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%bitcast_ln42_1 = bitcast i32 %p_Result_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:42]   --->   Operation 40 'bitcast' 'bitcast_ln42_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 41 [2/2] (1.54ns)   --->   "%d_1 = fpext i32 %bitcast_ln42_1"   --->   Operation 41 'fpext' 'd_1' <Predicate = (!icmp_ln37)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.59>
ST_4 : Operation 42 [1/2] (1.54ns)   --->   "%d = fpext i32 %bitcast_ln42"   --->   Operation 42 'fpext' 'd' <Predicate = (!icmp_ln37)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%bitcast_ln724 = bitcast i64 %d"   --->   Operation 43 'bitcast' 'bitcast_ln724' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln546 = trunc i64 %bitcast_ln724"   --->   Operation 44 'trunc' 'trunc_ln546' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724, i32 63"   --->   Operation 45 'bitselect' 'tmp' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%exp_tmp6 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724, i32 52, i32 62"   --->   Operation 46 'partselect' 'exp_tmp6' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln455 = zext i11 %exp_tmp6"   --->   Operation 47 'zext' 'zext_ln455' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln554 = trunc i64 %bitcast_ln724"   --->   Operation 48 'trunc' 'trunc_ln554' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.05ns)   --->   "%icmp_ln560 = icmp_eq  i63 %trunc_ln546, i63 0"   --->   Operation 49 'icmp' 'icmp_ln560' <Predicate = (!icmp_ln37)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.74ns)   --->   "%sub_ln564 = sub i12 1075, i12 %zext_ln455"   --->   Operation 50 'sub' 'sub_ln564' <Predicate = (!icmp_ln37)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/2] (1.54ns)   --->   "%d_1 = fpext i32 %bitcast_ln42_1"   --->   Operation 51 'fpext' 'd_1' <Predicate = (!icmp_ln37)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%bitcast_ln724_1 = bitcast i64 %d_1"   --->   Operation 52 'bitcast' 'bitcast_ln724_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln546_1 = trunc i64 %bitcast_ln724_1"   --->   Operation 53 'trunc' 'trunc_ln546_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_1, i32 63"   --->   Operation 54 'bitselect' 'tmp_42' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%exp_tmp_s = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724_1, i32 52, i32 62"   --->   Operation 55 'partselect' 'exp_tmp_s' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln455_1 = zext i11 %exp_tmp_s"   --->   Operation 56 'zext' 'zext_ln455_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln554_1 = trunc i64 %bitcast_ln724_1"   --->   Operation 57 'trunc' 'trunc_ln554_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (1.05ns)   --->   "%icmp_ln560_1 = icmp_eq  i63 %trunc_ln546_1, i63 0"   --->   Operation 58 'icmp' 'icmp_ln560_1' <Predicate = (!icmp_ln37)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.74ns)   --->   "%sub_ln564_1 = sub i12 1075, i12 %zext_ln455_1"   --->   Operation 59 'sub' 'sub_ln564_1' <Predicate = (!icmp_ln37)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%bitcast_ln42_2 = bitcast i32 %p_Result_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:42]   --->   Operation 60 'bitcast' 'bitcast_ln42_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 61 [2/2] (1.54ns)   --->   "%d_2 = fpext i32 %bitcast_ln42_2"   --->   Operation 61 'fpext' 'd_2' <Predicate = (!icmp_ln37)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%bitcast_ln42_3 = bitcast i32 %p_Result_s" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:42]   --->   Operation 62 'bitcast' 'bitcast_ln42_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 63 [2/2] (1.54ns)   --->   "%d_3 = fpext i32 %bitcast_ln42_3"   --->   Operation 63 'fpext' 'd_3' <Predicate = (!icmp_ln37)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.60>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln558_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554"   --->   Operation 64 'bitconcatenate' 'zext_ln558_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln558 = zext i53 %zext_ln558_cast"   --->   Operation 65 'zext' 'zext_ln558' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.99ns)   --->   "%sub_ln455 = sub i54 0, i54 %zext_ln558"   --->   Operation 66 'sub' 'sub_ln455' <Predicate = (tmp)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.26ns)   --->   "%select_ln559 = select i1 %tmp, i54 %sub_ln455, i54 %zext_ln558"   --->   Operation 67 'select' 'select_ln559' <Predicate = true> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.62ns)   --->   "%icmp_ln570 = icmp_sgt  i12 %sub_ln564, i12 6"   --->   Operation 68 'icmp' 'icmp_ln570' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.74ns)   --->   "%add_ln570 = add i12 %sub_ln564, i12 4090"   --->   Operation 69 'add' 'add_ln570' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.74ns)   --->   "%sub_ln570 = sub i12 6, i12 %sub_ln564"   --->   Operation 70 'sub' 'sub_ln570' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.29ns)   --->   "%select_ln570 = select i1 %icmp_ln570, i12 %add_ln570, i12 %sub_ln570"   --->   Operation 71 'select' 'select_ln570' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln571 = sext i12 %select_ln570"   --->   Operation 72 'sext' 'sext_ln571' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.62ns)   --->   "%icmp_ln571 = icmp_eq  i12 %sub_ln564, i12 6"   --->   Operation 73 'icmp' 'icmp_ln571' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln572 = trunc i54 %select_ln559"   --->   Operation 74 'trunc' 'trunc_ln572' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.62ns)   --->   "%icmp_ln574 = icmp_ult  i12 %select_ln570, i12 54"   --->   Operation 75 'icmp' 'icmp_ln574' <Predicate = (!icmp_ln560)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln574)   --->   "%tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i256.i32, i256 %temp_V, i32 31"   --->   Operation 76 'bitselect' 'tmp_41' <Predicate = (!icmp_ln560)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln574)   --->   "%select_ln577 = select i1 %tmp_41, i19 524287, i19 0"   --->   Operation 77 'select' 'select_ln577' <Predicate = (!icmp_ln560)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln574)   --->   "%zext_ln575 = zext i32 %sext_ln571"   --->   Operation 78 'zext' 'zext_ln575' <Predicate = (!icmp_ln560)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln574)   --->   "%ashr_ln575 = ashr i54 %select_ln559, i54 %zext_ln575"   --->   Operation 79 'ashr' 'ashr_ln575' <Predicate = (!icmp_ln560)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln574)   --->   "%trunc_ln575 = trunc i54 %ashr_ln575"   --->   Operation 80 'trunc' 'trunc_ln575' <Predicate = (!icmp_ln560)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln574 = select i1 %icmp_ln574, i19 %trunc_ln575, i19 %select_ln577"   --->   Operation 81 'select' 'select_ln574' <Predicate = (!icmp_ln560)> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.62ns)   --->   "%icmp_ln580 = icmp_sgt  i12 %add_ln570, i12 54"   --->   Operation 82 'icmp' 'icmp_ln580' <Predicate = (!icmp_ln560)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.62ns)   --->   "%icmp_ln592 = icmp_ult  i12 %select_ln570, i12 19"   --->   Operation 83 'icmp' 'icmp_ln592' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_1)   --->   "%sext_ln571cast = trunc i32 %sext_ln571"   --->   Operation 84 'trunc' 'sext_ln571cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_1)   --->   "%shl_ln593 = shl i19 %trunc_ln572, i19 %sext_ln571cast"   --->   Operation 85 'shl' 'shl_ln593' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.74ns)   --->   "%add_ln580 = add i12 %sub_ln564, i12 4089"   --->   Operation 86 'add' 'add_ln580' <Predicate = (!icmp_ln560)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node add_ln377)   --->   "%sext_ln580 = sext i12 %add_ln580"   --->   Operation 87 'sext' 'sext_ln580' <Predicate = (!icmp_ln560)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node add_ln377)   --->   "%p_Result_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %select_ln559, i32 %sext_ln580"   --->   Operation 88 'bitselect' 'p_Result_3' <Predicate = (!icmp_ln560)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node add_ln377)   --->   "%select_ln580 = select i1 %icmp_ln580, i1 %tmp, i1 %p_Result_3"   --->   Operation 89 'select' 'select_ln580' <Predicate = (!icmp_ln560)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node add_ln377)   --->   "%zext_ln377 = zext i1 %select_ln580"   --->   Operation 90 'zext' 'zext_ln377' <Predicate = (!icmp_ln560)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.80ns) (out node of the LUT)   --->   "%add_ln377 = add i19 %select_ln574, i19 %zext_ln377"   --->   Operation 91 'add' 'add_ln377' <Predicate = (!icmp_ln560)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node and_ln571)   --->   "%xor_ln560 = xor i1 %icmp_ln560, i1 1"   --->   Operation 92 'xor' 'xor_ln560' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln571 = and i1 %icmp_ln571, i1 %xor_ln560"   --->   Operation 93 'and' 'and_ln571' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node or_ln560)   --->   "%or_ln571 = or i1 %icmp_ln560, i1 %icmp_ln571"   --->   Operation 94 'or' 'or_ln571' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node or_ln560)   --->   "%xor_ln571 = xor i1 %or_ln571, i1 1"   --->   Operation 95 'xor' 'xor_ln571' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node or_ln560)   --->   "%and_ln570 = and i1 %icmp_ln570, i1 %xor_ln571"   --->   Operation 96 'and' 'and_ln570' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln560 = or i1 %icmp_ln560, i1 %and_ln570"   --->   Operation 97 'or' 'or_ln560' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.87ns) (out node of the LUT)   --->   "%select_ln560_1 = select i1 %and_ln571, i19 %trunc_ln572, i19 %shl_ln593"   --->   Operation 98 'select' 'select_ln560_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln558_1_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554_1"   --->   Operation 99 'bitconcatenate' 'zext_ln558_1_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln558_1 = zext i53 %zext_ln558_1_cast"   --->   Operation 100 'zext' 'zext_ln558_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.99ns)   --->   "%sub_ln455_1 = sub i54 0, i54 %zext_ln558_1"   --->   Operation 101 'sub' 'sub_ln455_1' <Predicate = (tmp_42)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.26ns)   --->   "%select_ln559_1 = select i1 %tmp_42, i54 %sub_ln455_1, i54 %zext_ln558_1"   --->   Operation 102 'select' 'select_ln559_1' <Predicate = true> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.62ns)   --->   "%icmp_ln570_1 = icmp_sgt  i12 %sub_ln564_1, i12 6"   --->   Operation 103 'icmp' 'icmp_ln570_1' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.74ns)   --->   "%add_ln570_1 = add i12 %sub_ln564_1, i12 4090"   --->   Operation 104 'add' 'add_ln570_1' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.74ns)   --->   "%sub_ln570_1 = sub i12 6, i12 %sub_ln564_1"   --->   Operation 105 'sub' 'sub_ln570_1' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.29ns)   --->   "%select_ln570_1 = select i1 %icmp_ln570_1, i12 %add_ln570_1, i12 %sub_ln570_1"   --->   Operation 106 'select' 'select_ln570_1' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln571_1 = sext i12 %select_ln570_1"   --->   Operation 107 'sext' 'sext_ln571_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.62ns)   --->   "%icmp_ln571_1 = icmp_eq  i12 %sub_ln564_1, i12 6"   --->   Operation 108 'icmp' 'icmp_ln571_1' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln572_1 = trunc i54 %select_ln559_1"   --->   Operation 109 'trunc' 'trunc_ln572_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.62ns)   --->   "%icmp_ln574_1 = icmp_ult  i12 %select_ln570_1, i12 54"   --->   Operation 110 'icmp' 'icmp_ln574_1' <Predicate = (!icmp_ln560_1)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_1)   --->   "%tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i256.i32, i256 %temp_V, i32 63"   --->   Operation 111 'bitselect' 'tmp_43' <Predicate = (!icmp_ln560_1)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_1)   --->   "%select_ln577_1 = select i1 %tmp_43, i19 524287, i19 0"   --->   Operation 112 'select' 'select_ln577_1' <Predicate = (!icmp_ln560_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_1)   --->   "%zext_ln575_1 = zext i32 %sext_ln571_1"   --->   Operation 113 'zext' 'zext_ln575_1' <Predicate = (!icmp_ln560_1)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_1)   --->   "%ashr_ln575_1 = ashr i54 %select_ln559_1, i54 %zext_ln575_1"   --->   Operation 114 'ashr' 'ashr_ln575_1' <Predicate = (!icmp_ln560_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_1)   --->   "%trunc_ln575_1 = trunc i54 %ashr_ln575_1"   --->   Operation 115 'trunc' 'trunc_ln575_1' <Predicate = (!icmp_ln560_1)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln574_1 = select i1 %icmp_ln574_1, i19 %trunc_ln575_1, i19 %select_ln577_1"   --->   Operation 116 'select' 'select_ln574_1' <Predicate = (!icmp_ln560_1)> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.62ns)   --->   "%icmp_ln580_1 = icmp_sgt  i12 %add_ln570_1, i12 54"   --->   Operation 117 'icmp' 'icmp_ln580_1' <Predicate = (!icmp_ln560_1)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.62ns)   --->   "%icmp_ln592_1 = icmp_ult  i12 %select_ln570_1, i12 19"   --->   Operation 118 'icmp' 'icmp_ln592_1' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_5)   --->   "%sext_ln571_1cast = trunc i32 %sext_ln571_1"   --->   Operation 119 'trunc' 'sext_ln571_1cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_5)   --->   "%shl_ln593_1 = shl i19 %trunc_ln572_1, i19 %sext_ln571_1cast"   --->   Operation 120 'shl' 'shl_ln593_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.74ns)   --->   "%add_ln580_1 = add i12 %sub_ln564_1, i12 4089"   --->   Operation 121 'add' 'add_ln580_1' <Predicate = (!icmp_ln560_1)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_2)   --->   "%sext_ln580_1 = sext i12 %add_ln580_1"   --->   Operation 122 'sext' 'sext_ln580_1' <Predicate = (!icmp_ln560_1)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_2)   --->   "%p_Result_3_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %select_ln559_1, i32 %sext_ln580_1"   --->   Operation 123 'bitselect' 'p_Result_3_1' <Predicate = (!icmp_ln560_1)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_2)   --->   "%select_ln580_1 = select i1 %icmp_ln580_1, i1 %tmp_42, i1 %p_Result_3_1"   --->   Operation 124 'select' 'select_ln580_1' <Predicate = (!icmp_ln560_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_2)   --->   "%zext_ln377_1 = zext i1 %select_ln580_1"   --->   Operation 125 'zext' 'zext_ln377_1' <Predicate = (!icmp_ln560_1)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.80ns) (out node of the LUT)   --->   "%add_ln377_2 = add i19 %select_ln574_1, i19 %zext_ln377_1"   --->   Operation 126 'add' 'add_ln377_2' <Predicate = (!icmp_ln560_1)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node and_ln571_1)   --->   "%xor_ln560_1 = xor i1 %icmp_ln560_1, i1 1"   --->   Operation 127 'xor' 'xor_ln560_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln571_1 = and i1 %icmp_ln571_1, i1 %xor_ln560_1"   --->   Operation 128 'and' 'and_ln571_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node or_ln560_3)   --->   "%or_ln571_1 = or i1 %icmp_ln560_1, i1 %icmp_ln571_1"   --->   Operation 129 'or' 'or_ln571_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node or_ln560_3)   --->   "%xor_ln571_1 = xor i1 %or_ln571_1, i1 1"   --->   Operation 130 'xor' 'xor_ln571_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node or_ln560_3)   --->   "%and_ln570_1 = and i1 %icmp_ln570_1, i1 %xor_ln571_1"   --->   Operation 131 'and' 'and_ln570_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln560_3 = or i1 %icmp_ln560_1, i1 %and_ln570_1"   --->   Operation 132 'or' 'or_ln560_3' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.87ns) (out node of the LUT)   --->   "%select_ln560_5 = select i1 %and_ln571_1, i19 %trunc_ln572_1, i19 %shl_ln593_1"   --->   Operation 133 'select' 'select_ln560_5' <Predicate = true> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 134 [1/2] (1.54ns)   --->   "%d_2 = fpext i32 %bitcast_ln42_2"   --->   Operation 134 'fpext' 'd_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%bitcast_ln724_2 = bitcast i64 %d_2"   --->   Operation 135 'bitcast' 'bitcast_ln724_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln546_2 = trunc i64 %bitcast_ln724_2"   --->   Operation 136 'trunc' 'trunc_ln546_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_2, i32 63"   --->   Operation 137 'bitselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%exp_tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724_2, i32 52, i32 62"   --->   Operation 138 'partselect' 'exp_tmp_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln455_2 = zext i11 %exp_tmp_1"   --->   Operation 139 'zext' 'zext_ln455_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln554_2 = trunc i64 %bitcast_ln724_2"   --->   Operation 140 'trunc' 'trunc_ln554_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (1.05ns)   --->   "%icmp_ln560_2 = icmp_eq  i63 %trunc_ln546_2, i63 0"   --->   Operation 141 'icmp' 'icmp_ln560_2' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.74ns)   --->   "%sub_ln564_2 = sub i12 1075, i12 %zext_ln455_2"   --->   Operation 142 'sub' 'sub_ln564_2' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 143 [1/2] (1.54ns)   --->   "%d_3 = fpext i32 %bitcast_ln42_3"   --->   Operation 143 'fpext' 'd_3' <Predicate = true> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%bitcast_ln724_3 = bitcast i64 %d_3"   --->   Operation 144 'bitcast' 'bitcast_ln724_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln546_3 = trunc i64 %bitcast_ln724_3"   --->   Operation 145 'trunc' 'trunc_ln546_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_3, i32 63"   --->   Operation 146 'bitselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%exp_tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724_3, i32 52, i32 62"   --->   Operation 147 'partselect' 'exp_tmp_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln455_3 = zext i11 %exp_tmp_2"   --->   Operation 148 'zext' 'zext_ln455_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln554_3 = trunc i64 %bitcast_ln724_3"   --->   Operation 149 'trunc' 'trunc_ln554_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (1.05ns)   --->   "%icmp_ln560_3 = icmp_eq  i63 %trunc_ln546_3, i63 0"   --->   Operation 150 'icmp' 'icmp_ln560_3' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 151 [1/1] (0.74ns)   --->   "%sub_ln564_3 = sub i12 1075, i12 %zext_ln455_3"   --->   Operation 151 'sub' 'sub_ln564_3' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%bitcast_ln42_4 = bitcast i32 %p_Result_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:42]   --->   Operation 152 'bitcast' 'bitcast_ln42_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 153 [2/2] (1.54ns)   --->   "%d_4 = fpext i32 %bitcast_ln42_4"   --->   Operation 153 'fpext' 'd_4' <Predicate = true> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%bitcast_ln42_5 = bitcast i32 %p_Result_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:42]   --->   Operation 154 'bitcast' 'bitcast_ln42_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 155 [2/2] (1.54ns)   --->   "%d_5 = fpext i32 %bitcast_ln42_5"   --->   Operation 155 'fpext' 'd_5' <Predicate = true> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 483 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 483 'ret' 'ret_ln0' <Predicate = (icmp_ln37)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.60>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%counter_load = load i19 %counter"   --->   Operation 156 'load' 'counter_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%counter_cast174 = zext i19 %counter_load"   --->   Operation 157 'zext' 'counter_cast174' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%empty_35 = trunc i19 %counter_load"   --->   Operation 158 'trunc' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_2)   --->   "%select_ln560 = select i1 %icmp_ln560, i19 0, i19 %add_ln377"   --->   Operation 159 'select' 'select_ln560' <Predicate = (or_ln560)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_3)   --->   "%or_ln560_1 = or i1 %and_ln571, i1 %icmp_ln592"   --->   Operation 160 'or' 'or_ln560_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 161 [1/1] (0.31ns) (out node of the LUT)   --->   "%select_ln560_2 = select i1 %or_ln560, i19 %select_ln560, i19 %select_ln560_1"   --->   Operation 161 'select' 'select_ln560_2' <Predicate = true> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_3)   --->   "%or_ln560_2 = or i1 %or_ln560, i1 %or_ln560_1"   --->   Operation 162 'or' 'or_ln560_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 163 [1/1] (0.31ns) (out node of the LUT)   --->   "%select_ln560_3 = select i1 %or_ln560_2, i19 %select_ln560_2, i19 0"   --->   Operation 163 'select' 'select_ln560_3' <Predicate = true> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%in_local_V_addr = getelementptr i19 %in_local_V, i64 0, i64 %counter_cast174" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:42]   --->   Operation 164 'getelementptr' 'in_local_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (1.24ns)   --->   "%store_ln42 = store i19 %select_ln560_3, i18 %in_local_V_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:42]   --->   Operation 165 'store' 'store_ln42' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 262144> <RAM>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%or_ln43 = or i18 %empty_35, i18 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:43]   --->   Operation 166 'or' 'or_ln43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln666 = zext i18 %or_ln43"   --->   Operation 167 'zext' 'zext_ln666' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_6)   --->   "%select_ln560_4 = select i1 %icmp_ln560_1, i19 0, i19 %add_ln377_2"   --->   Operation 168 'select' 'select_ln560_4' <Predicate = (or_ln560_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_7)   --->   "%or_ln560_4 = or i1 %and_ln571_1, i1 %icmp_ln592_1"   --->   Operation 169 'or' 'or_ln560_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 170 [1/1] (0.31ns) (out node of the LUT)   --->   "%select_ln560_6 = select i1 %or_ln560_3, i19 %select_ln560_4, i19 %select_ln560_5"   --->   Operation 170 'select' 'select_ln560_6' <Predicate = true> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_7)   --->   "%or_ln560_5 = or i1 %or_ln560_3, i1 %or_ln560_4"   --->   Operation 171 'or' 'or_ln560_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 172 [1/1] (0.31ns) (out node of the LUT)   --->   "%select_ln560_7 = select i1 %or_ln560_5, i19 %select_ln560_6, i19 0"   --->   Operation 172 'select' 'select_ln560_7' <Predicate = true> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%in_local_V_addr_1 = getelementptr i19 %in_local_V, i64 0, i64 %zext_ln666" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:42]   --->   Operation 173 'getelementptr' 'in_local_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (1.24ns)   --->   "%store_ln42 = store i19 %select_ln560_7, i18 %in_local_V_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:42]   --->   Operation 174 'store' 'store_ln42' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 262144> <RAM>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln558_2_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554_2"   --->   Operation 175 'bitconcatenate' 'zext_ln558_2_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln558_2 = zext i53 %zext_ln558_2_cast"   --->   Operation 176 'zext' 'zext_ln558_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (0.99ns)   --->   "%sub_ln455_2 = sub i54 0, i54 %zext_ln558_2"   --->   Operation 177 'sub' 'sub_ln455_2' <Predicate = (tmp_44)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 178 [1/1] (0.26ns)   --->   "%select_ln559_2 = select i1 %tmp_44, i54 %sub_ln455_2, i54 %zext_ln558_2"   --->   Operation 178 'select' 'select_ln559_2' <Predicate = true> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 179 [1/1] (0.62ns)   --->   "%icmp_ln570_2 = icmp_sgt  i12 %sub_ln564_2, i12 6"   --->   Operation 179 'icmp' 'icmp_ln570_2' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 180 [1/1] (0.74ns)   --->   "%add_ln570_2 = add i12 %sub_ln564_2, i12 4090"   --->   Operation 180 'add' 'add_ln570_2' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 181 [1/1] (0.74ns)   --->   "%sub_ln570_2 = sub i12 6, i12 %sub_ln564_2"   --->   Operation 181 'sub' 'sub_ln570_2' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 182 [1/1] (0.29ns)   --->   "%select_ln570_2 = select i1 %icmp_ln570_2, i12 %add_ln570_2, i12 %sub_ln570_2"   --->   Operation 182 'select' 'select_ln570_2' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln571_2 = sext i12 %select_ln570_2"   --->   Operation 183 'sext' 'sext_ln571_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (0.62ns)   --->   "%icmp_ln571_2 = icmp_eq  i12 %sub_ln564_2, i12 6"   --->   Operation 184 'icmp' 'icmp_ln571_2' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln572_2 = trunc i54 %select_ln559_2"   --->   Operation 185 'trunc' 'trunc_ln572_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (0.62ns)   --->   "%icmp_ln574_2 = icmp_ult  i12 %select_ln570_2, i12 54"   --->   Operation 186 'icmp' 'icmp_ln574_2' <Predicate = (!icmp_ln560_2)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_2)   --->   "%tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i256.i32, i256 %temp_V, i32 95"   --->   Operation 187 'bitselect' 'tmp_45' <Predicate = (!icmp_ln560_2)> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_2)   --->   "%select_ln577_2 = select i1 %tmp_45, i19 524287, i19 0"   --->   Operation 188 'select' 'select_ln577_2' <Predicate = (!icmp_ln560_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_2)   --->   "%zext_ln575_2 = zext i32 %sext_ln571_2"   --->   Operation 189 'zext' 'zext_ln575_2' <Predicate = (!icmp_ln560_2)> <Delay = 0.00>
ST_6 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_2)   --->   "%ashr_ln575_2 = ashr i54 %select_ln559_2, i54 %zext_ln575_2"   --->   Operation 190 'ashr' 'ashr_ln575_2' <Predicate = (!icmp_ln560_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_2)   --->   "%trunc_ln575_2 = trunc i54 %ashr_ln575_2"   --->   Operation 191 'trunc' 'trunc_ln575_2' <Predicate = (!icmp_ln560_2)> <Delay = 0.00>
ST_6 : Operation 192 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln574_2 = select i1 %icmp_ln574_2, i19 %trunc_ln575_2, i19 %select_ln577_2"   --->   Operation 192 'select' 'select_ln574_2' <Predicate = (!icmp_ln560_2)> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 193 [1/1] (0.62ns)   --->   "%icmp_ln580_2 = icmp_sgt  i12 %add_ln570_2, i12 54"   --->   Operation 193 'icmp' 'icmp_ln580_2' <Predicate = (!icmp_ln560_2)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 194 [1/1] (0.62ns)   --->   "%icmp_ln592_2 = icmp_ult  i12 %select_ln570_2, i12 19"   --->   Operation 194 'icmp' 'icmp_ln592_2' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_9)   --->   "%sext_ln571_2cast = trunc i32 %sext_ln571_2"   --->   Operation 195 'trunc' 'sext_ln571_2cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_9)   --->   "%shl_ln593_2 = shl i19 %trunc_ln572_2, i19 %sext_ln571_2cast"   --->   Operation 196 'shl' 'shl_ln593_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 197 [1/1] (0.74ns)   --->   "%add_ln580_2 = add i12 %sub_ln564_2, i12 4089"   --->   Operation 197 'add' 'add_ln580_2' <Predicate = (!icmp_ln560_2)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_3)   --->   "%sext_ln580_2 = sext i12 %add_ln580_2"   --->   Operation 198 'sext' 'sext_ln580_2' <Predicate = (!icmp_ln560_2)> <Delay = 0.00>
ST_6 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_3)   --->   "%p_Result_3_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %select_ln559_2, i32 %sext_ln580_2"   --->   Operation 199 'bitselect' 'p_Result_3_2' <Predicate = (!icmp_ln560_2)> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_3)   --->   "%select_ln580_2 = select i1 %icmp_ln580_2, i1 %tmp_44, i1 %p_Result_3_2"   --->   Operation 200 'select' 'select_ln580_2' <Predicate = (!icmp_ln560_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_3)   --->   "%zext_ln377_2 = zext i1 %select_ln580_2"   --->   Operation 201 'zext' 'zext_ln377_2' <Predicate = (!icmp_ln560_2)> <Delay = 0.00>
ST_6 : Operation 202 [1/1] (0.80ns) (out node of the LUT)   --->   "%add_ln377_3 = add i19 %select_ln574_2, i19 %zext_ln377_2"   --->   Operation 202 'add' 'add_ln377_3' <Predicate = (!icmp_ln560_2)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node and_ln571_2)   --->   "%xor_ln560_2 = xor i1 %icmp_ln560_2, i1 1"   --->   Operation 203 'xor' 'xor_ln560_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 204 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln571_2 = and i1 %icmp_ln571_2, i1 %xor_ln560_2"   --->   Operation 204 'and' 'and_ln571_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node or_ln560_6)   --->   "%or_ln571_2 = or i1 %icmp_ln560_2, i1 %icmp_ln571_2"   --->   Operation 205 'or' 'or_ln571_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node or_ln560_6)   --->   "%xor_ln571_2 = xor i1 %or_ln571_2, i1 1"   --->   Operation 206 'xor' 'xor_ln571_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node or_ln560_6)   --->   "%and_ln570_2 = and i1 %icmp_ln570_2, i1 %xor_ln571_2"   --->   Operation 207 'and' 'and_ln570_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 208 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln560_6 = or i1 %icmp_ln560_2, i1 %and_ln570_2"   --->   Operation 208 'or' 'or_ln560_6' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 209 [1/1] (0.87ns) (out node of the LUT)   --->   "%select_ln560_9 = select i1 %and_ln571_2, i19 %trunc_ln572_2, i19 %shl_ln593_2"   --->   Operation 209 'select' 'select_ln560_9' <Predicate = true> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln558_3_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554_3"   --->   Operation 210 'bitconcatenate' 'zext_ln558_3_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln558_3 = zext i53 %zext_ln558_3_cast"   --->   Operation 211 'zext' 'zext_ln558_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 212 [1/1] (0.99ns)   --->   "%sub_ln455_3 = sub i54 0, i54 %zext_ln558_3"   --->   Operation 212 'sub' 'sub_ln455_3' <Predicate = (tmp_46)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 213 [1/1] (0.26ns)   --->   "%select_ln559_3 = select i1 %tmp_46, i54 %sub_ln455_3, i54 %zext_ln558_3"   --->   Operation 213 'select' 'select_ln559_3' <Predicate = true> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 214 [1/1] (0.62ns)   --->   "%icmp_ln570_3 = icmp_sgt  i12 %sub_ln564_3, i12 6"   --->   Operation 214 'icmp' 'icmp_ln570_3' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 215 [1/1] (0.74ns)   --->   "%add_ln570_3 = add i12 %sub_ln564_3, i12 4090"   --->   Operation 215 'add' 'add_ln570_3' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 216 [1/1] (0.74ns)   --->   "%sub_ln570_3 = sub i12 6, i12 %sub_ln564_3"   --->   Operation 216 'sub' 'sub_ln570_3' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 217 [1/1] (0.29ns)   --->   "%select_ln570_3 = select i1 %icmp_ln570_3, i12 %add_ln570_3, i12 %sub_ln570_3"   --->   Operation 217 'select' 'select_ln570_3' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln571_3 = sext i12 %select_ln570_3"   --->   Operation 218 'sext' 'sext_ln571_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 219 [1/1] (0.62ns)   --->   "%icmp_ln571_3 = icmp_eq  i12 %sub_ln564_3, i12 6"   --->   Operation 219 'icmp' 'icmp_ln571_3' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln572_3 = trunc i54 %select_ln559_3"   --->   Operation 220 'trunc' 'trunc_ln572_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 221 [1/1] (0.62ns)   --->   "%icmp_ln574_3 = icmp_ult  i12 %select_ln570_3, i12 54"   --->   Operation 221 'icmp' 'icmp_ln574_3' <Predicate = (!icmp_ln560_3)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_3)   --->   "%tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i256.i32, i256 %temp_V, i32 127"   --->   Operation 222 'bitselect' 'tmp_47' <Predicate = (!icmp_ln560_3)> <Delay = 0.00>
ST_6 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_3)   --->   "%select_ln577_3 = select i1 %tmp_47, i19 524287, i19 0"   --->   Operation 223 'select' 'select_ln577_3' <Predicate = (!icmp_ln560_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_3)   --->   "%zext_ln575_3 = zext i32 %sext_ln571_3"   --->   Operation 224 'zext' 'zext_ln575_3' <Predicate = (!icmp_ln560_3)> <Delay = 0.00>
ST_6 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_3)   --->   "%ashr_ln575_3 = ashr i54 %select_ln559_3, i54 %zext_ln575_3"   --->   Operation 225 'ashr' 'ashr_ln575_3' <Predicate = (!icmp_ln560_3)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_3)   --->   "%trunc_ln575_3 = trunc i54 %ashr_ln575_3"   --->   Operation 226 'trunc' 'trunc_ln575_3' <Predicate = (!icmp_ln560_3)> <Delay = 0.00>
ST_6 : Operation 227 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln574_3 = select i1 %icmp_ln574_3, i19 %trunc_ln575_3, i19 %select_ln577_3"   --->   Operation 227 'select' 'select_ln574_3' <Predicate = (!icmp_ln560_3)> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 228 [1/1] (0.62ns)   --->   "%icmp_ln580_3 = icmp_sgt  i12 %add_ln570_3, i12 54"   --->   Operation 228 'icmp' 'icmp_ln580_3' <Predicate = (!icmp_ln560_3)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 229 [1/1] (0.62ns)   --->   "%icmp_ln592_3 = icmp_ult  i12 %select_ln570_3, i12 19"   --->   Operation 229 'icmp' 'icmp_ln592_3' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_13)   --->   "%sext_ln571_3cast = trunc i32 %sext_ln571_3"   --->   Operation 230 'trunc' 'sext_ln571_3cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_13)   --->   "%shl_ln593_3 = shl i19 %trunc_ln572_3, i19 %sext_ln571_3cast"   --->   Operation 231 'shl' 'shl_ln593_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 232 [1/1] (0.74ns)   --->   "%add_ln580_3 = add i12 %sub_ln564_3, i12 4089"   --->   Operation 232 'add' 'add_ln580_3' <Predicate = (!icmp_ln560_3)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_4)   --->   "%sext_ln580_3 = sext i12 %add_ln580_3"   --->   Operation 233 'sext' 'sext_ln580_3' <Predicate = (!icmp_ln560_3)> <Delay = 0.00>
ST_6 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_4)   --->   "%p_Result_3_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %select_ln559_3, i32 %sext_ln580_3"   --->   Operation 234 'bitselect' 'p_Result_3_3' <Predicate = (!icmp_ln560_3)> <Delay = 0.00>
ST_6 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_4)   --->   "%select_ln580_3 = select i1 %icmp_ln580_3, i1 %tmp_46, i1 %p_Result_3_3"   --->   Operation 235 'select' 'select_ln580_3' <Predicate = (!icmp_ln560_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_4)   --->   "%zext_ln377_3 = zext i1 %select_ln580_3"   --->   Operation 236 'zext' 'zext_ln377_3' <Predicate = (!icmp_ln560_3)> <Delay = 0.00>
ST_6 : Operation 237 [1/1] (0.80ns) (out node of the LUT)   --->   "%add_ln377_4 = add i19 %select_ln574_3, i19 %zext_ln377_3"   --->   Operation 237 'add' 'add_ln377_4' <Predicate = (!icmp_ln560_3)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node and_ln571_3)   --->   "%xor_ln560_3 = xor i1 %icmp_ln560_3, i1 1"   --->   Operation 238 'xor' 'xor_ln560_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 239 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln571_3 = and i1 %icmp_ln571_3, i1 %xor_ln560_3"   --->   Operation 239 'and' 'and_ln571_3' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node or_ln560_9)   --->   "%or_ln571_3 = or i1 %icmp_ln560_3, i1 %icmp_ln571_3"   --->   Operation 240 'or' 'or_ln571_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node or_ln560_9)   --->   "%xor_ln571_3 = xor i1 %or_ln571_3, i1 1"   --->   Operation 241 'xor' 'xor_ln571_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node or_ln560_9)   --->   "%and_ln570_3 = and i1 %icmp_ln570_3, i1 %xor_ln571_3"   --->   Operation 242 'and' 'and_ln570_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 243 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln560_9 = or i1 %icmp_ln560_3, i1 %and_ln570_3"   --->   Operation 243 'or' 'or_ln560_9' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 244 [1/1] (0.87ns) (out node of the LUT)   --->   "%select_ln560_13 = select i1 %and_ln571_3, i19 %trunc_ln572_3, i19 %shl_ln593_3"   --->   Operation 244 'select' 'select_ln560_13' <Predicate = true> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 245 [1/2] (1.54ns)   --->   "%d_4 = fpext i32 %bitcast_ln42_4"   --->   Operation 245 'fpext' 'd_4' <Predicate = true> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 246 [1/1] (0.00ns)   --->   "%bitcast_ln724_4 = bitcast i64 %d_4"   --->   Operation 246 'bitcast' 'bitcast_ln724_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln546_4 = trunc i64 %bitcast_ln724_4"   --->   Operation 247 'trunc' 'trunc_ln546_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_4, i32 63"   --->   Operation 248 'bitselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 249 [1/1] (0.00ns)   --->   "%exp_tmp_3 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724_4, i32 52, i32 62"   --->   Operation 249 'partselect' 'exp_tmp_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln455_4 = zext i11 %exp_tmp_3"   --->   Operation 250 'zext' 'zext_ln455_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln554_4 = trunc i64 %bitcast_ln724_4"   --->   Operation 251 'trunc' 'trunc_ln554_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 252 [1/1] (1.05ns)   --->   "%icmp_ln560_4 = icmp_eq  i63 %trunc_ln546_4, i63 0"   --->   Operation 252 'icmp' 'icmp_ln560_4' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 253 [1/1] (0.74ns)   --->   "%sub_ln564_4 = sub i12 1075, i12 %zext_ln455_4"   --->   Operation 253 'sub' 'sub_ln564_4' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 254 [1/2] (1.54ns)   --->   "%d_5 = fpext i32 %bitcast_ln42_5"   --->   Operation 254 'fpext' 'd_5' <Predicate = true> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 255 [1/1] (0.00ns)   --->   "%bitcast_ln724_5 = bitcast i64 %d_5"   --->   Operation 255 'bitcast' 'bitcast_ln724_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 256 [1/1] (0.00ns)   --->   "%trunc_ln546_5 = trunc i64 %bitcast_ln724_5"   --->   Operation 256 'trunc' 'trunc_ln546_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_5, i32 63"   --->   Operation 257 'bitselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 258 [1/1] (0.00ns)   --->   "%exp_tmp_4 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724_5, i32 52, i32 62"   --->   Operation 258 'partselect' 'exp_tmp_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln455_5 = zext i11 %exp_tmp_4"   --->   Operation 259 'zext' 'zext_ln455_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 260 [1/1] (0.00ns)   --->   "%trunc_ln554_5 = trunc i64 %bitcast_ln724_5"   --->   Operation 260 'trunc' 'trunc_ln554_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 261 [1/1] (1.05ns)   --->   "%icmp_ln560_5 = icmp_eq  i63 %trunc_ln546_5, i63 0"   --->   Operation 261 'icmp' 'icmp_ln560_5' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 262 [1/1] (0.74ns)   --->   "%sub_ln564_5 = sub i12 1075, i12 %zext_ln455_5"   --->   Operation 262 'sub' 'sub_ln564_5' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 263 [1/1] (0.00ns)   --->   "%bitcast_ln42_6 = bitcast i32 %p_Result_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:42]   --->   Operation 263 'bitcast' 'bitcast_ln42_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 264 [2/2] (1.54ns)   --->   "%d_6 = fpext i32 %bitcast_ln42_6"   --->   Operation 264 'fpext' 'd_6' <Predicate = true> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 265 [1/1] (0.00ns)   --->   "%bitcast_ln42_7 = bitcast i32 %p_Result_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:42]   --->   Operation 265 'bitcast' 'bitcast_ln42_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 266 [2/2] (1.54ns)   --->   "%d_7 = fpext i32 %bitcast_ln42_7"   --->   Operation 266 'fpext' 'd_7' <Predicate = true> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 267 [1/1] (0.80ns)   --->   "%add_ln37_1 = add i19 %counter_load, i19 8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:37]   --->   Operation 267 'add' 'add_ln37_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 268 [1/1] (0.38ns)   --->   "%store_ln37 = store i19 %add_ln37_1, i19 %counter" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:37]   --->   Operation 268 'store' 'store_ln37' <Predicate = true> <Delay = 0.38>

State 7 <SV = 6> <Delay = 3.60>
ST_7 : Operation 269 [1/1] (0.79ns)   --->   "%add_ln43 = add i18 %or_ln43, i18 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:43]   --->   Operation 269 'add' 'add_ln43' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln666_1 = zext i18 %add_ln43"   --->   Operation 270 'zext' 'zext_ln666_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_10)   --->   "%select_ln560_8 = select i1 %icmp_ln560_2, i19 0, i19 %add_ln377_3"   --->   Operation 271 'select' 'select_ln560_8' <Predicate = (or_ln560_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_11)   --->   "%or_ln560_7 = or i1 %and_ln571_2, i1 %icmp_ln592_2"   --->   Operation 272 'or' 'or_ln560_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 273 [1/1] (0.31ns) (out node of the LUT)   --->   "%select_ln560_10 = select i1 %or_ln560_6, i19 %select_ln560_8, i19 %select_ln560_9"   --->   Operation 273 'select' 'select_ln560_10' <Predicate = true> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_11)   --->   "%or_ln560_8 = or i1 %or_ln560_6, i1 %or_ln560_7"   --->   Operation 274 'or' 'or_ln560_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 275 [1/1] (0.31ns) (out node of the LUT)   --->   "%select_ln560_11 = select i1 %or_ln560_8, i19 %select_ln560_10, i19 0"   --->   Operation 275 'select' 'select_ln560_11' <Predicate = true> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 276 [1/1] (0.00ns)   --->   "%in_local_V_addr_2 = getelementptr i19 %in_local_V, i64 0, i64 %zext_ln666_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:42]   --->   Operation 276 'getelementptr' 'in_local_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 277 [1/1] (1.24ns)   --->   "%store_ln42 = store i19 %select_ln560_11, i18 %in_local_V_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:42]   --->   Operation 277 'store' 'store_ln42' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 262144> <RAM>
ST_7 : Operation 278 [1/1] (0.00ns)   --->   "%or_ln43_1 = or i18 %empty_35, i18 3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:43]   --->   Operation 278 'or' 'or_ln43_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln666_2 = zext i18 %or_ln43_1"   --->   Operation 279 'zext' 'zext_ln666_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_14)   --->   "%select_ln560_12 = select i1 %icmp_ln560_3, i19 0, i19 %add_ln377_4"   --->   Operation 280 'select' 'select_ln560_12' <Predicate = (or_ln560_9)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_15)   --->   "%or_ln560_10 = or i1 %and_ln571_3, i1 %icmp_ln592_3"   --->   Operation 281 'or' 'or_ln560_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 282 [1/1] (0.31ns) (out node of the LUT)   --->   "%select_ln560_14 = select i1 %or_ln560_9, i19 %select_ln560_12, i19 %select_ln560_13"   --->   Operation 282 'select' 'select_ln560_14' <Predicate = true> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_15)   --->   "%or_ln560_11 = or i1 %or_ln560_9, i1 %or_ln560_10"   --->   Operation 283 'or' 'or_ln560_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 284 [1/1] (0.31ns) (out node of the LUT)   --->   "%select_ln560_15 = select i1 %or_ln560_11, i19 %select_ln560_14, i19 0"   --->   Operation 284 'select' 'select_ln560_15' <Predicate = true> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 285 [1/1] (0.00ns)   --->   "%in_local_V_addr_3 = getelementptr i19 %in_local_V, i64 0, i64 %zext_ln666_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:42]   --->   Operation 285 'getelementptr' 'in_local_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 286 [1/1] (1.24ns)   --->   "%store_ln42 = store i19 %select_ln560_15, i18 %in_local_V_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:42]   --->   Operation 286 'store' 'store_ln42' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 262144> <RAM>
ST_7 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln558_4_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554_4"   --->   Operation 287 'bitconcatenate' 'zext_ln558_4_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln558_4 = zext i53 %zext_ln558_4_cast"   --->   Operation 288 'zext' 'zext_ln558_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 289 [1/1] (0.99ns)   --->   "%sub_ln455_4 = sub i54 0, i54 %zext_ln558_4"   --->   Operation 289 'sub' 'sub_ln455_4' <Predicate = (tmp_48)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 290 [1/1] (0.26ns)   --->   "%select_ln559_4 = select i1 %tmp_48, i54 %sub_ln455_4, i54 %zext_ln558_4"   --->   Operation 290 'select' 'select_ln559_4' <Predicate = true> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 291 [1/1] (0.62ns)   --->   "%icmp_ln570_4 = icmp_sgt  i12 %sub_ln564_4, i12 6"   --->   Operation 291 'icmp' 'icmp_ln570_4' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 292 [1/1] (0.74ns)   --->   "%add_ln570_4 = add i12 %sub_ln564_4, i12 4090"   --->   Operation 292 'add' 'add_ln570_4' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 293 [1/1] (0.74ns)   --->   "%sub_ln570_4 = sub i12 6, i12 %sub_ln564_4"   --->   Operation 293 'sub' 'sub_ln570_4' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 294 [1/1] (0.29ns)   --->   "%select_ln570_4 = select i1 %icmp_ln570_4, i12 %add_ln570_4, i12 %sub_ln570_4"   --->   Operation 294 'select' 'select_ln570_4' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 295 [1/1] (0.00ns)   --->   "%sext_ln571_4 = sext i12 %select_ln570_4"   --->   Operation 295 'sext' 'sext_ln571_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 296 [1/1] (0.62ns)   --->   "%icmp_ln571_4 = icmp_eq  i12 %sub_ln564_4, i12 6"   --->   Operation 296 'icmp' 'icmp_ln571_4' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 297 [1/1] (0.00ns)   --->   "%trunc_ln572_4 = trunc i54 %select_ln559_4"   --->   Operation 297 'trunc' 'trunc_ln572_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 298 [1/1] (0.62ns)   --->   "%icmp_ln574_4 = icmp_ult  i12 %select_ln570_4, i12 54"   --->   Operation 298 'icmp' 'icmp_ln574_4' <Predicate = (!icmp_ln560_4)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_4)   --->   "%tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i256.i32, i256 %temp_V, i32 159"   --->   Operation 299 'bitselect' 'tmp_49' <Predicate = (!icmp_ln560_4)> <Delay = 0.00>
ST_7 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_4)   --->   "%select_ln577_4 = select i1 %tmp_49, i19 524287, i19 0"   --->   Operation 300 'select' 'select_ln577_4' <Predicate = (!icmp_ln560_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_4)   --->   "%zext_ln575_4 = zext i32 %sext_ln571_4"   --->   Operation 301 'zext' 'zext_ln575_4' <Predicate = (!icmp_ln560_4)> <Delay = 0.00>
ST_7 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_4)   --->   "%ashr_ln575_4 = ashr i54 %select_ln559_4, i54 %zext_ln575_4"   --->   Operation 302 'ashr' 'ashr_ln575_4' <Predicate = (!icmp_ln560_4)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_4)   --->   "%trunc_ln575_4 = trunc i54 %ashr_ln575_4"   --->   Operation 303 'trunc' 'trunc_ln575_4' <Predicate = (!icmp_ln560_4)> <Delay = 0.00>
ST_7 : Operation 304 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln574_4 = select i1 %icmp_ln574_4, i19 %trunc_ln575_4, i19 %select_ln577_4"   --->   Operation 304 'select' 'select_ln574_4' <Predicate = (!icmp_ln560_4)> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 305 [1/1] (0.62ns)   --->   "%icmp_ln580_4 = icmp_sgt  i12 %add_ln570_4, i12 54"   --->   Operation 305 'icmp' 'icmp_ln580_4' <Predicate = (!icmp_ln560_4)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 306 [1/1] (0.62ns)   --->   "%icmp_ln592_4 = icmp_ult  i12 %select_ln570_4, i12 19"   --->   Operation 306 'icmp' 'icmp_ln592_4' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_17)   --->   "%sext_ln571_4cast = trunc i32 %sext_ln571_4"   --->   Operation 307 'trunc' 'sext_ln571_4cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_17)   --->   "%shl_ln593_4 = shl i19 %trunc_ln572_4, i19 %sext_ln571_4cast"   --->   Operation 308 'shl' 'shl_ln593_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 309 [1/1] (0.74ns)   --->   "%add_ln580_4 = add i12 %sub_ln564_4, i12 4089"   --->   Operation 309 'add' 'add_ln580_4' <Predicate = (!icmp_ln560_4)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_5)   --->   "%sext_ln580_4 = sext i12 %add_ln580_4"   --->   Operation 310 'sext' 'sext_ln580_4' <Predicate = (!icmp_ln560_4)> <Delay = 0.00>
ST_7 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_5)   --->   "%p_Result_3_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %select_ln559_4, i32 %sext_ln580_4"   --->   Operation 311 'bitselect' 'p_Result_3_4' <Predicate = (!icmp_ln560_4)> <Delay = 0.00>
ST_7 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_5)   --->   "%select_ln580_4 = select i1 %icmp_ln580_4, i1 %tmp_48, i1 %p_Result_3_4"   --->   Operation 312 'select' 'select_ln580_4' <Predicate = (!icmp_ln560_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_5)   --->   "%zext_ln377_4 = zext i1 %select_ln580_4"   --->   Operation 313 'zext' 'zext_ln377_4' <Predicate = (!icmp_ln560_4)> <Delay = 0.00>
ST_7 : Operation 314 [1/1] (0.80ns) (out node of the LUT)   --->   "%add_ln377_5 = add i19 %select_ln574_4, i19 %zext_ln377_4"   --->   Operation 314 'add' 'add_ln377_5' <Predicate = (!icmp_ln560_4)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node and_ln571_4)   --->   "%xor_ln560_4 = xor i1 %icmp_ln560_4, i1 1"   --->   Operation 315 'xor' 'xor_ln560_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 316 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln571_4 = and i1 %icmp_ln571_4, i1 %xor_ln560_4"   --->   Operation 316 'and' 'and_ln571_4' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node or_ln560_12)   --->   "%or_ln571_4 = or i1 %icmp_ln560_4, i1 %icmp_ln571_4"   --->   Operation 317 'or' 'or_ln571_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node or_ln560_12)   --->   "%xor_ln571_4 = xor i1 %or_ln571_4, i1 1"   --->   Operation 318 'xor' 'xor_ln571_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node or_ln560_12)   --->   "%and_ln570_4 = and i1 %icmp_ln570_4, i1 %xor_ln571_4"   --->   Operation 319 'and' 'and_ln570_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 320 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln560_12 = or i1 %icmp_ln560_4, i1 %and_ln570_4"   --->   Operation 320 'or' 'or_ln560_12' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 321 [1/1] (0.87ns) (out node of the LUT)   --->   "%select_ln560_17 = select i1 %and_ln571_4, i19 %trunc_ln572_4, i19 %shl_ln593_4"   --->   Operation 321 'select' 'select_ln560_17' <Predicate = true> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln558_5_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554_5"   --->   Operation 322 'bitconcatenate' 'zext_ln558_5_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln558_5 = zext i53 %zext_ln558_5_cast"   --->   Operation 323 'zext' 'zext_ln558_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 324 [1/1] (0.99ns)   --->   "%sub_ln455_5 = sub i54 0, i54 %zext_ln558_5"   --->   Operation 324 'sub' 'sub_ln455_5' <Predicate = (tmp_50)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 325 [1/1] (0.26ns)   --->   "%select_ln559_5 = select i1 %tmp_50, i54 %sub_ln455_5, i54 %zext_ln558_5"   --->   Operation 325 'select' 'select_ln559_5' <Predicate = true> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 326 [1/1] (0.62ns)   --->   "%icmp_ln570_5 = icmp_sgt  i12 %sub_ln564_5, i12 6"   --->   Operation 326 'icmp' 'icmp_ln570_5' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 327 [1/1] (0.74ns)   --->   "%add_ln570_5 = add i12 %sub_ln564_5, i12 4090"   --->   Operation 327 'add' 'add_ln570_5' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 328 [1/1] (0.74ns)   --->   "%sub_ln570_5 = sub i12 6, i12 %sub_ln564_5"   --->   Operation 328 'sub' 'sub_ln570_5' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 329 [1/1] (0.29ns)   --->   "%select_ln570_5 = select i1 %icmp_ln570_5, i12 %add_ln570_5, i12 %sub_ln570_5"   --->   Operation 329 'select' 'select_ln570_5' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 330 [1/1] (0.00ns)   --->   "%sext_ln571_5 = sext i12 %select_ln570_5"   --->   Operation 330 'sext' 'sext_ln571_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 331 [1/1] (0.62ns)   --->   "%icmp_ln571_5 = icmp_eq  i12 %sub_ln564_5, i12 6"   --->   Operation 331 'icmp' 'icmp_ln571_5' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 332 [1/1] (0.00ns)   --->   "%trunc_ln572_5 = trunc i54 %select_ln559_5"   --->   Operation 332 'trunc' 'trunc_ln572_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 333 [1/1] (0.62ns)   --->   "%icmp_ln574_5 = icmp_ult  i12 %select_ln570_5, i12 54"   --->   Operation 333 'icmp' 'icmp_ln574_5' <Predicate = (!icmp_ln560_5)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_5)   --->   "%tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i256.i32, i256 %temp_V, i32 191"   --->   Operation 334 'bitselect' 'tmp_51' <Predicate = (!icmp_ln560_5)> <Delay = 0.00>
ST_7 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_5)   --->   "%select_ln577_5 = select i1 %tmp_51, i19 524287, i19 0"   --->   Operation 335 'select' 'select_ln577_5' <Predicate = (!icmp_ln560_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_5)   --->   "%zext_ln575_5 = zext i32 %sext_ln571_5"   --->   Operation 336 'zext' 'zext_ln575_5' <Predicate = (!icmp_ln560_5)> <Delay = 0.00>
ST_7 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_5)   --->   "%ashr_ln575_5 = ashr i54 %select_ln559_5, i54 %zext_ln575_5"   --->   Operation 337 'ashr' 'ashr_ln575_5' <Predicate = (!icmp_ln560_5)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_5)   --->   "%trunc_ln575_5 = trunc i54 %ashr_ln575_5"   --->   Operation 338 'trunc' 'trunc_ln575_5' <Predicate = (!icmp_ln560_5)> <Delay = 0.00>
ST_7 : Operation 339 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln574_5 = select i1 %icmp_ln574_5, i19 %trunc_ln575_5, i19 %select_ln577_5"   --->   Operation 339 'select' 'select_ln574_5' <Predicate = (!icmp_ln560_5)> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 340 [1/1] (0.62ns)   --->   "%icmp_ln580_5 = icmp_sgt  i12 %add_ln570_5, i12 54"   --->   Operation 340 'icmp' 'icmp_ln580_5' <Predicate = (!icmp_ln560_5)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 341 [1/1] (0.62ns)   --->   "%icmp_ln592_5 = icmp_ult  i12 %select_ln570_5, i12 19"   --->   Operation 341 'icmp' 'icmp_ln592_5' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_21)   --->   "%sext_ln571_5cast = trunc i32 %sext_ln571_5"   --->   Operation 342 'trunc' 'sext_ln571_5cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_21)   --->   "%shl_ln593_5 = shl i19 %trunc_ln572_5, i19 %sext_ln571_5cast"   --->   Operation 343 'shl' 'shl_ln593_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 344 [1/1] (0.74ns)   --->   "%add_ln580_5 = add i12 %sub_ln564_5, i12 4089"   --->   Operation 344 'add' 'add_ln580_5' <Predicate = (!icmp_ln560_5)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_6)   --->   "%sext_ln580_5 = sext i12 %add_ln580_5"   --->   Operation 345 'sext' 'sext_ln580_5' <Predicate = (!icmp_ln560_5)> <Delay = 0.00>
ST_7 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_6)   --->   "%p_Result_3_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %select_ln559_5, i32 %sext_ln580_5"   --->   Operation 346 'bitselect' 'p_Result_3_5' <Predicate = (!icmp_ln560_5)> <Delay = 0.00>
ST_7 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_6)   --->   "%select_ln580_5 = select i1 %icmp_ln580_5, i1 %tmp_50, i1 %p_Result_3_5"   --->   Operation 347 'select' 'select_ln580_5' <Predicate = (!icmp_ln560_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_6)   --->   "%zext_ln377_5 = zext i1 %select_ln580_5"   --->   Operation 348 'zext' 'zext_ln377_5' <Predicate = (!icmp_ln560_5)> <Delay = 0.00>
ST_7 : Operation 349 [1/1] (0.80ns) (out node of the LUT)   --->   "%add_ln377_6 = add i19 %select_ln574_5, i19 %zext_ln377_5"   --->   Operation 349 'add' 'add_ln377_6' <Predicate = (!icmp_ln560_5)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node and_ln571_5)   --->   "%xor_ln560_5 = xor i1 %icmp_ln560_5, i1 1"   --->   Operation 350 'xor' 'xor_ln560_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 351 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln571_5 = and i1 %icmp_ln571_5, i1 %xor_ln560_5"   --->   Operation 351 'and' 'and_ln571_5' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node or_ln560_15)   --->   "%or_ln571_5 = or i1 %icmp_ln560_5, i1 %icmp_ln571_5"   --->   Operation 352 'or' 'or_ln571_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node or_ln560_15)   --->   "%xor_ln571_5 = xor i1 %or_ln571_5, i1 1"   --->   Operation 353 'xor' 'xor_ln571_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node or_ln560_15)   --->   "%and_ln570_5 = and i1 %icmp_ln570_5, i1 %xor_ln571_5"   --->   Operation 354 'and' 'and_ln570_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 355 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln560_15 = or i1 %icmp_ln560_5, i1 %and_ln570_5"   --->   Operation 355 'or' 'or_ln560_15' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 356 [1/1] (0.87ns) (out node of the LUT)   --->   "%select_ln560_21 = select i1 %and_ln571_5, i19 %trunc_ln572_5, i19 %shl_ln593_5"   --->   Operation 356 'select' 'select_ln560_21' <Predicate = true> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 357 [1/2] (1.54ns)   --->   "%d_6 = fpext i32 %bitcast_ln42_6"   --->   Operation 357 'fpext' 'd_6' <Predicate = true> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 358 [1/1] (0.00ns)   --->   "%bitcast_ln724_6 = bitcast i64 %d_6"   --->   Operation 358 'bitcast' 'bitcast_ln724_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 359 [1/1] (0.00ns)   --->   "%trunc_ln546_6 = trunc i64 %bitcast_ln724_6"   --->   Operation 359 'trunc' 'trunc_ln546_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 360 [1/1] (0.00ns)   --->   "%tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_6, i32 63"   --->   Operation 360 'bitselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 361 [1/1] (0.00ns)   --->   "%exp_tmp_5 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724_6, i32 52, i32 62"   --->   Operation 361 'partselect' 'exp_tmp_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln455_6 = zext i11 %exp_tmp_5"   --->   Operation 362 'zext' 'zext_ln455_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 363 [1/1] (0.00ns)   --->   "%trunc_ln554_6 = trunc i64 %bitcast_ln724_6"   --->   Operation 363 'trunc' 'trunc_ln554_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 364 [1/1] (1.05ns)   --->   "%icmp_ln560_6 = icmp_eq  i63 %trunc_ln546_6, i63 0"   --->   Operation 364 'icmp' 'icmp_ln560_6' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 365 [1/1] (0.74ns)   --->   "%sub_ln564_6 = sub i12 1075, i12 %zext_ln455_6"   --->   Operation 365 'sub' 'sub_ln564_6' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 366 [1/2] (1.54ns)   --->   "%d_7 = fpext i32 %bitcast_ln42_7"   --->   Operation 366 'fpext' 'd_7' <Predicate = true> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 367 [1/1] (0.00ns)   --->   "%bitcast_ln724_7 = bitcast i64 %d_7"   --->   Operation 367 'bitcast' 'bitcast_ln724_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 368 [1/1] (0.00ns)   --->   "%trunc_ln546_7 = trunc i64 %bitcast_ln724_7"   --->   Operation 368 'trunc' 'trunc_ln546_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 369 [1/1] (0.00ns)   --->   "%tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_7, i32 63"   --->   Operation 369 'bitselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 370 [1/1] (0.00ns)   --->   "%exp_tmp_6 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724_7, i32 52, i32 62"   --->   Operation 370 'partselect' 'exp_tmp_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln455_7 = zext i11 %exp_tmp_6"   --->   Operation 371 'zext' 'zext_ln455_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 372 [1/1] (0.00ns)   --->   "%trunc_ln554_7 = trunc i64 %bitcast_ln724_7"   --->   Operation 372 'trunc' 'trunc_ln554_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 373 [1/1] (1.05ns)   --->   "%icmp_ln560_7 = icmp_eq  i63 %trunc_ln546_7, i63 0"   --->   Operation 373 'icmp' 'icmp_ln560_7' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 374 [1/1] (0.74ns)   --->   "%sub_ln564_7 = sub i12 1075, i12 %zext_ln455_7"   --->   Operation 374 'sub' 'sub_ln564_7' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.60>
ST_8 : Operation 375 [1/1] (0.79ns)   --->   "%add_ln43_1 = add i18 %or_ln43_1, i18 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:43]   --->   Operation 375 'add' 'add_ln43_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln666_3 = zext i18 %add_ln43_1"   --->   Operation 376 'zext' 'zext_ln666_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_18)   --->   "%select_ln560_16 = select i1 %icmp_ln560_4, i19 0, i19 %add_ln377_5"   --->   Operation 377 'select' 'select_ln560_16' <Predicate = (or_ln560_12)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_19)   --->   "%or_ln560_13 = or i1 %and_ln571_4, i1 %icmp_ln592_4"   --->   Operation 378 'or' 'or_ln560_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 379 [1/1] (0.31ns) (out node of the LUT)   --->   "%select_ln560_18 = select i1 %or_ln560_12, i19 %select_ln560_16, i19 %select_ln560_17"   --->   Operation 379 'select' 'select_ln560_18' <Predicate = true> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_19)   --->   "%or_ln560_14 = or i1 %or_ln560_12, i1 %or_ln560_13"   --->   Operation 380 'or' 'or_ln560_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 381 [1/1] (0.31ns) (out node of the LUT)   --->   "%select_ln560_19 = select i1 %or_ln560_14, i19 %select_ln560_18, i19 0"   --->   Operation 381 'select' 'select_ln560_19' <Predicate = true> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 382 [1/1] (0.00ns)   --->   "%in_local_V_addr_4 = getelementptr i19 %in_local_V, i64 0, i64 %zext_ln666_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:42]   --->   Operation 382 'getelementptr' 'in_local_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 383 [1/1] (1.24ns)   --->   "%store_ln42 = store i19 %select_ln560_19, i18 %in_local_V_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:42]   --->   Operation 383 'store' 'store_ln42' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 262144> <RAM>
ST_8 : Operation 384 [1/1] (0.79ns)   --->   "%add_ln43_2 = add i18 %or_ln43_1, i18 2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:43]   --->   Operation 384 'add' 'add_ln43_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 385 [1/1] (0.00ns)   --->   "%zext_ln666_4 = zext i18 %add_ln43_2"   --->   Operation 385 'zext' 'zext_ln666_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_22)   --->   "%select_ln560_20 = select i1 %icmp_ln560_5, i19 0, i19 %add_ln377_6"   --->   Operation 386 'select' 'select_ln560_20' <Predicate = (or_ln560_15)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_23)   --->   "%or_ln560_16 = or i1 %and_ln571_5, i1 %icmp_ln592_5"   --->   Operation 387 'or' 'or_ln560_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 388 [1/1] (0.31ns) (out node of the LUT)   --->   "%select_ln560_22 = select i1 %or_ln560_15, i19 %select_ln560_20, i19 %select_ln560_21"   --->   Operation 388 'select' 'select_ln560_22' <Predicate = true> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_23)   --->   "%or_ln560_17 = or i1 %or_ln560_15, i1 %or_ln560_16"   --->   Operation 389 'or' 'or_ln560_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 390 [1/1] (0.31ns) (out node of the LUT)   --->   "%select_ln560_23 = select i1 %or_ln560_17, i19 %select_ln560_22, i19 0"   --->   Operation 390 'select' 'select_ln560_23' <Predicate = true> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 391 [1/1] (0.00ns)   --->   "%in_local_V_addr_5 = getelementptr i19 %in_local_V, i64 0, i64 %zext_ln666_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:42]   --->   Operation 391 'getelementptr' 'in_local_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 392 [1/1] (1.24ns)   --->   "%store_ln42 = store i19 %select_ln560_23, i18 %in_local_V_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:42]   --->   Operation 392 'store' 'store_ln42' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 262144> <RAM>
ST_8 : Operation 393 [1/1] (0.00ns)   --->   "%zext_ln558_6_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554_6"   --->   Operation 393 'bitconcatenate' 'zext_ln558_6_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 394 [1/1] (0.00ns)   --->   "%zext_ln558_6 = zext i53 %zext_ln558_6_cast"   --->   Operation 394 'zext' 'zext_ln558_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 395 [1/1] (0.99ns)   --->   "%sub_ln455_6 = sub i54 0, i54 %zext_ln558_6"   --->   Operation 395 'sub' 'sub_ln455_6' <Predicate = (tmp_52)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 396 [1/1] (0.26ns)   --->   "%select_ln559_6 = select i1 %tmp_52, i54 %sub_ln455_6, i54 %zext_ln558_6"   --->   Operation 396 'select' 'select_ln559_6' <Predicate = true> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 397 [1/1] (0.62ns)   --->   "%icmp_ln570_6 = icmp_sgt  i12 %sub_ln564_6, i12 6"   --->   Operation 397 'icmp' 'icmp_ln570_6' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 398 [1/1] (0.74ns)   --->   "%add_ln570_6 = add i12 %sub_ln564_6, i12 4090"   --->   Operation 398 'add' 'add_ln570_6' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 399 [1/1] (0.74ns)   --->   "%sub_ln570_6 = sub i12 6, i12 %sub_ln564_6"   --->   Operation 399 'sub' 'sub_ln570_6' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 400 [1/1] (0.29ns)   --->   "%select_ln570_6 = select i1 %icmp_ln570_6, i12 %add_ln570_6, i12 %sub_ln570_6"   --->   Operation 400 'select' 'select_ln570_6' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 401 [1/1] (0.00ns)   --->   "%sext_ln571_6 = sext i12 %select_ln570_6"   --->   Operation 401 'sext' 'sext_ln571_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 402 [1/1] (0.62ns)   --->   "%icmp_ln571_6 = icmp_eq  i12 %sub_ln564_6, i12 6"   --->   Operation 402 'icmp' 'icmp_ln571_6' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 403 [1/1] (0.00ns)   --->   "%trunc_ln572_6 = trunc i54 %select_ln559_6"   --->   Operation 403 'trunc' 'trunc_ln572_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 404 [1/1] (0.62ns)   --->   "%icmp_ln574_6 = icmp_ult  i12 %select_ln570_6, i12 54"   --->   Operation 404 'icmp' 'icmp_ln574_6' <Predicate = (!icmp_ln560_6)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_6)   --->   "%tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i256.i32, i256 %temp_V, i32 223"   --->   Operation 405 'bitselect' 'tmp_53' <Predicate = (!icmp_ln560_6)> <Delay = 0.00>
ST_8 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_6)   --->   "%select_ln577_6 = select i1 %tmp_53, i19 524287, i19 0"   --->   Operation 406 'select' 'select_ln577_6' <Predicate = (!icmp_ln560_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_6)   --->   "%zext_ln575_6 = zext i32 %sext_ln571_6"   --->   Operation 407 'zext' 'zext_ln575_6' <Predicate = (!icmp_ln560_6)> <Delay = 0.00>
ST_8 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_6)   --->   "%ashr_ln575_6 = ashr i54 %select_ln559_6, i54 %zext_ln575_6"   --->   Operation 408 'ashr' 'ashr_ln575_6' <Predicate = (!icmp_ln560_6)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_6)   --->   "%trunc_ln575_6 = trunc i54 %ashr_ln575_6"   --->   Operation 409 'trunc' 'trunc_ln575_6' <Predicate = (!icmp_ln560_6)> <Delay = 0.00>
ST_8 : Operation 410 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln574_6 = select i1 %icmp_ln574_6, i19 %trunc_ln575_6, i19 %select_ln577_6"   --->   Operation 410 'select' 'select_ln574_6' <Predicate = (!icmp_ln560_6)> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 411 [1/1] (0.62ns)   --->   "%icmp_ln580_6 = icmp_sgt  i12 %add_ln570_6, i12 54"   --->   Operation 411 'icmp' 'icmp_ln580_6' <Predicate = (!icmp_ln560_6)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 412 [1/1] (0.62ns)   --->   "%icmp_ln592_6 = icmp_ult  i12 %select_ln570_6, i12 19"   --->   Operation 412 'icmp' 'icmp_ln592_6' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_25)   --->   "%sext_ln571_6cast = trunc i32 %sext_ln571_6"   --->   Operation 413 'trunc' 'sext_ln571_6cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_25)   --->   "%shl_ln593_6 = shl i19 %trunc_ln572_6, i19 %sext_ln571_6cast"   --->   Operation 414 'shl' 'shl_ln593_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 415 [1/1] (0.74ns)   --->   "%add_ln580_6 = add i12 %sub_ln564_6, i12 4089"   --->   Operation 415 'add' 'add_ln580_6' <Predicate = (!icmp_ln560_6)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_7)   --->   "%sext_ln580_6 = sext i12 %add_ln580_6"   --->   Operation 416 'sext' 'sext_ln580_6' <Predicate = (!icmp_ln560_6)> <Delay = 0.00>
ST_8 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_7)   --->   "%p_Result_3_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %select_ln559_6, i32 %sext_ln580_6"   --->   Operation 417 'bitselect' 'p_Result_3_6' <Predicate = (!icmp_ln560_6)> <Delay = 0.00>
ST_8 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_7)   --->   "%select_ln580_6 = select i1 %icmp_ln580_6, i1 %tmp_52, i1 %p_Result_3_6"   --->   Operation 418 'select' 'select_ln580_6' <Predicate = (!icmp_ln560_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_7)   --->   "%zext_ln377_6 = zext i1 %select_ln580_6"   --->   Operation 419 'zext' 'zext_ln377_6' <Predicate = (!icmp_ln560_6)> <Delay = 0.00>
ST_8 : Operation 420 [1/1] (0.80ns) (out node of the LUT)   --->   "%add_ln377_7 = add i19 %select_ln574_6, i19 %zext_ln377_6"   --->   Operation 420 'add' 'add_ln377_7' <Predicate = (!icmp_ln560_6)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node and_ln571_6)   --->   "%xor_ln560_6 = xor i1 %icmp_ln560_6, i1 1"   --->   Operation 421 'xor' 'xor_ln560_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 422 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln571_6 = and i1 %icmp_ln571_6, i1 %xor_ln560_6"   --->   Operation 422 'and' 'and_ln571_6' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node or_ln560_18)   --->   "%or_ln571_6 = or i1 %icmp_ln560_6, i1 %icmp_ln571_6"   --->   Operation 423 'or' 'or_ln571_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node or_ln560_18)   --->   "%xor_ln571_6 = xor i1 %or_ln571_6, i1 1"   --->   Operation 424 'xor' 'xor_ln571_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node or_ln560_18)   --->   "%and_ln570_6 = and i1 %icmp_ln570_6, i1 %xor_ln571_6"   --->   Operation 425 'and' 'and_ln570_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 426 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln560_18 = or i1 %icmp_ln560_6, i1 %and_ln570_6"   --->   Operation 426 'or' 'or_ln560_18' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 427 [1/1] (0.87ns) (out node of the LUT)   --->   "%select_ln560_25 = select i1 %and_ln571_6, i19 %trunc_ln572_6, i19 %shl_ln593_6"   --->   Operation 427 'select' 'select_ln560_25' <Predicate = true> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 428 [1/1] (0.00ns)   --->   "%zext_ln558_7_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554_7"   --->   Operation 428 'bitconcatenate' 'zext_ln558_7_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 429 [1/1] (0.00ns)   --->   "%zext_ln558_7 = zext i53 %zext_ln558_7_cast"   --->   Operation 429 'zext' 'zext_ln558_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 430 [1/1] (0.99ns)   --->   "%sub_ln455_7 = sub i54 0, i54 %zext_ln558_7"   --->   Operation 430 'sub' 'sub_ln455_7' <Predicate = (tmp_54)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 431 [1/1] (0.26ns)   --->   "%select_ln559_7 = select i1 %tmp_54, i54 %sub_ln455_7, i54 %zext_ln558_7"   --->   Operation 431 'select' 'select_ln559_7' <Predicate = true> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 432 [1/1] (0.62ns)   --->   "%icmp_ln570_7 = icmp_sgt  i12 %sub_ln564_7, i12 6"   --->   Operation 432 'icmp' 'icmp_ln570_7' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 433 [1/1] (0.74ns)   --->   "%add_ln570_7 = add i12 %sub_ln564_7, i12 4090"   --->   Operation 433 'add' 'add_ln570_7' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 434 [1/1] (0.74ns)   --->   "%sub_ln570_7 = sub i12 6, i12 %sub_ln564_7"   --->   Operation 434 'sub' 'sub_ln570_7' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 435 [1/1] (0.29ns)   --->   "%select_ln570_7 = select i1 %icmp_ln570_7, i12 %add_ln570_7, i12 %sub_ln570_7"   --->   Operation 435 'select' 'select_ln570_7' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 436 [1/1] (0.00ns)   --->   "%sext_ln571_7 = sext i12 %select_ln570_7"   --->   Operation 436 'sext' 'sext_ln571_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 437 [1/1] (0.62ns)   --->   "%icmp_ln571_7 = icmp_eq  i12 %sub_ln564_7, i12 6"   --->   Operation 437 'icmp' 'icmp_ln571_7' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 438 [1/1] (0.00ns)   --->   "%trunc_ln572_7 = trunc i54 %select_ln559_7"   --->   Operation 438 'trunc' 'trunc_ln572_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 439 [1/1] (0.62ns)   --->   "%icmp_ln574_7 = icmp_ult  i12 %select_ln570_7, i12 54"   --->   Operation 439 'icmp' 'icmp_ln574_7' <Predicate = (!icmp_ln560_7)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_7)   --->   "%tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i256.i32, i256 %temp_V, i32 255"   --->   Operation 440 'bitselect' 'tmp_55' <Predicate = (!icmp_ln560_7)> <Delay = 0.00>
ST_8 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_7)   --->   "%select_ln577_7 = select i1 %tmp_55, i19 524287, i19 0"   --->   Operation 441 'select' 'select_ln577_7' <Predicate = (!icmp_ln560_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_7)   --->   "%zext_ln575_7 = zext i32 %sext_ln571_7"   --->   Operation 442 'zext' 'zext_ln575_7' <Predicate = (!icmp_ln560_7)> <Delay = 0.00>
ST_8 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_7)   --->   "%ashr_ln575_7 = ashr i54 %select_ln559_7, i54 %zext_ln575_7"   --->   Operation 443 'ashr' 'ashr_ln575_7' <Predicate = (!icmp_ln560_7)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_7)   --->   "%trunc_ln575_7 = trunc i54 %ashr_ln575_7"   --->   Operation 444 'trunc' 'trunc_ln575_7' <Predicate = (!icmp_ln560_7)> <Delay = 0.00>
ST_8 : Operation 445 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln574_7 = select i1 %icmp_ln574_7, i19 %trunc_ln575_7, i19 %select_ln577_7"   --->   Operation 445 'select' 'select_ln574_7' <Predicate = (!icmp_ln560_7)> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 446 [1/1] (0.62ns)   --->   "%icmp_ln580_7 = icmp_sgt  i12 %add_ln570_7, i12 54"   --->   Operation 446 'icmp' 'icmp_ln580_7' <Predicate = (!icmp_ln560_7)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 447 [1/1] (0.62ns)   --->   "%icmp_ln592_7 = icmp_ult  i12 %select_ln570_7, i12 19"   --->   Operation 447 'icmp' 'icmp_ln592_7' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_29)   --->   "%sext_ln571_7cast = trunc i32 %sext_ln571_7"   --->   Operation 448 'trunc' 'sext_ln571_7cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_29)   --->   "%shl_ln593_7 = shl i19 %trunc_ln572_7, i19 %sext_ln571_7cast"   --->   Operation 449 'shl' 'shl_ln593_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 450 [1/1] (0.74ns)   --->   "%add_ln580_7 = add i12 %sub_ln564_7, i12 4089"   --->   Operation 450 'add' 'add_ln580_7' <Predicate = (!icmp_ln560_7)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_8)   --->   "%sext_ln580_7 = sext i12 %add_ln580_7"   --->   Operation 451 'sext' 'sext_ln580_7' <Predicate = (!icmp_ln560_7)> <Delay = 0.00>
ST_8 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_8)   --->   "%p_Result_3_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %select_ln559_7, i32 %sext_ln580_7"   --->   Operation 452 'bitselect' 'p_Result_3_7' <Predicate = (!icmp_ln560_7)> <Delay = 0.00>
ST_8 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_8)   --->   "%select_ln580_7 = select i1 %icmp_ln580_7, i1 %tmp_54, i1 %p_Result_3_7"   --->   Operation 453 'select' 'select_ln580_7' <Predicate = (!icmp_ln560_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_8)   --->   "%zext_ln377_7 = zext i1 %select_ln580_7"   --->   Operation 454 'zext' 'zext_ln377_7' <Predicate = (!icmp_ln560_7)> <Delay = 0.00>
ST_8 : Operation 455 [1/1] (0.80ns) (out node of the LUT)   --->   "%add_ln377_8 = add i19 %select_ln574_7, i19 %zext_ln377_7"   --->   Operation 455 'add' 'add_ln377_8' <Predicate = (!icmp_ln560_7)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node and_ln571_7)   --->   "%xor_ln560_7 = xor i1 %icmp_ln560_7, i1 1"   --->   Operation 456 'xor' 'xor_ln560_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 457 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln571_7 = and i1 %icmp_ln571_7, i1 %xor_ln560_7"   --->   Operation 457 'and' 'and_ln571_7' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node or_ln560_21)   --->   "%or_ln571_7 = or i1 %icmp_ln560_7, i1 %icmp_ln571_7"   --->   Operation 458 'or' 'or_ln571_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node or_ln560_21)   --->   "%xor_ln571_7 = xor i1 %or_ln571_7, i1 1"   --->   Operation 459 'xor' 'xor_ln571_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node or_ln560_21)   --->   "%and_ln570_7 = and i1 %icmp_ln570_7, i1 %xor_ln571_7"   --->   Operation 460 'and' 'and_ln570_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 461 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln560_21 = or i1 %icmp_ln560_7, i1 %and_ln570_7"   --->   Operation 461 'or' 'or_ln560_21' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 462 [1/1] (0.87ns) (out node of the LUT)   --->   "%select_ln560_29 = select i1 %and_ln571_7, i19 %trunc_ln572_7, i19 %shl_ln593_7"   --->   Operation 462 'select' 'select_ln560_29' <Predicate = true> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.04>
ST_9 : Operation 463 [1/1] (0.00ns)   --->   "%specloopname_ln37 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:37]   --->   Operation 463 'specloopname' 'specloopname_ln37' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 464 [1/1] (0.79ns)   --->   "%add_ln43_3 = add i18 %or_ln43_1, i18 3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:43]   --->   Operation 464 'add' 'add_ln43_3' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 465 [1/1] (0.00ns)   --->   "%zext_ln666_5 = zext i18 %add_ln43_3"   --->   Operation 465 'zext' 'zext_ln666_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_26)   --->   "%select_ln560_24 = select i1 %icmp_ln560_6, i19 0, i19 %add_ln377_7"   --->   Operation 466 'select' 'select_ln560_24' <Predicate = (or_ln560_18)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_27)   --->   "%or_ln560_19 = or i1 %and_ln571_6, i1 %icmp_ln592_6"   --->   Operation 467 'or' 'or_ln560_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 468 [1/1] (0.31ns) (out node of the LUT)   --->   "%select_ln560_26 = select i1 %or_ln560_18, i19 %select_ln560_24, i19 %select_ln560_25"   --->   Operation 468 'select' 'select_ln560_26' <Predicate = true> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_27)   --->   "%or_ln560_20 = or i1 %or_ln560_18, i1 %or_ln560_19"   --->   Operation 469 'or' 'or_ln560_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 470 [1/1] (0.31ns) (out node of the LUT)   --->   "%select_ln560_27 = select i1 %or_ln560_20, i19 %select_ln560_26, i19 0"   --->   Operation 470 'select' 'select_ln560_27' <Predicate = true> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 471 [1/1] (0.00ns)   --->   "%in_local_V_addr_6 = getelementptr i19 %in_local_V, i64 0, i64 %zext_ln666_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:42]   --->   Operation 471 'getelementptr' 'in_local_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 472 [1/1] (1.24ns)   --->   "%store_ln42 = store i19 %select_ln560_27, i18 %in_local_V_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:42]   --->   Operation 472 'store' 'store_ln42' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 262144> <RAM>
ST_9 : Operation 473 [1/1] (0.00ns)   --->   "%or_ln43_2 = or i18 %empty_35, i18 7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:43]   --->   Operation 473 'or' 'or_ln43_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 474 [1/1] (0.00ns)   --->   "%zext_ln666_6 = zext i18 %or_ln43_2"   --->   Operation 474 'zext' 'zext_ln666_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_30)   --->   "%select_ln560_28 = select i1 %icmp_ln560_7, i19 0, i19 %add_ln377_8"   --->   Operation 475 'select' 'select_ln560_28' <Predicate = (or_ln560_21)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_31)   --->   "%or_ln560_22 = or i1 %and_ln571_7, i1 %icmp_ln592_7"   --->   Operation 476 'or' 'or_ln560_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 477 [1/1] (0.31ns) (out node of the LUT)   --->   "%select_ln560_30 = select i1 %or_ln560_21, i19 %select_ln560_28, i19 %select_ln560_29"   --->   Operation 477 'select' 'select_ln560_30' <Predicate = true> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_31)   --->   "%or_ln560_23 = or i1 %or_ln560_21, i1 %or_ln560_22"   --->   Operation 478 'or' 'or_ln560_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 479 [1/1] (0.31ns) (out node of the LUT)   --->   "%select_ln560_31 = select i1 %or_ln560_23, i19 %select_ln560_30, i19 0"   --->   Operation 479 'select' 'select_ln560_31' <Predicate = true> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 480 [1/1] (0.00ns)   --->   "%in_local_V_addr_7 = getelementptr i19 %in_local_V, i64 0, i64 %zext_ln666_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:42]   --->   Operation 480 'getelementptr' 'in_local_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 481 [1/1] (1.24ns)   --->   "%store_ln42 = store i19 %select_ln560_31, i18 %in_local_V_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:42]   --->   Operation 481 'store' 'store_ln42' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 262144> <RAM>
ST_9 : Operation 482 [1/1] (0.00ns)   --->   "%br_ln37 = br void %VITIS_LOOP_39_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:37]   --->   Operation 482 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 0.785ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'load' operation ('i', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:37) on local variable 'i' [13]  (0 ns)
	'add' operation ('add_ln37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:37) [19]  (0.785 ns)

 <State 2>: 3.65ns
The critical path consists of the following:
	'getelementptr' operation ('gmem0_addr', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:37) [15]  (0 ns)
	bus read operation ('temp.V', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:38) on port 'gmem0' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:38) [26]  (3.65 ns)

 <State 3>: 1.54ns
The critical path consists of the following:
	'fpext' operation ('d') [29]  (1.54 ns)

 <State 4>: 2.6ns
The critical path consists of the following:
	'fpext' operation ('d') [29]  (1.54 ns)
	'icmp' operation ('icmp_ln560') [40]  (1.06 ns)

 <State 5>: 3.6ns
The critical path consists of the following:
	'add' operation ('add_ln570') [43]  (0.745 ns)
	'select' operation ('select_ln570') [45]  (0.299 ns)
	'icmp' operation ('icmp_ln574') [49]  (0.629 ns)
	'select' operation ('select_ln574') [55]  (1.13 ns)
	'add' operation ('add_ln377') [65]  (0.803 ns)

 <State 6>: 3.6ns
The critical path consists of the following:
	'add' operation ('add_ln570_2') [153]  (0.745 ns)
	'select' operation ('select_ln570_2') [155]  (0.299 ns)
	'icmp' operation ('icmp_ln574_2') [159]  (0.629 ns)
	'select' operation ('select_ln574_2') [165]  (1.13 ns)
	'add' operation ('add_ln377_3') [175]  (0.803 ns)

 <State 7>: 3.6ns
The critical path consists of the following:
	'add' operation ('add_ln570_4') [263]  (0.745 ns)
	'select' operation ('select_ln570_4') [265]  (0.299 ns)
	'icmp' operation ('icmp_ln574_4') [269]  (0.629 ns)
	'select' operation ('select_ln574_4') [275]  (1.13 ns)
	'add' operation ('add_ln377_5') [285]  (0.803 ns)

 <State 8>: 3.6ns
The critical path consists of the following:
	'add' operation ('add_ln570_6') [373]  (0.745 ns)
	'select' operation ('select_ln570_6') [375]  (0.299 ns)
	'icmp' operation ('icmp_ln574_6') [379]  (0.629 ns)
	'select' operation ('select_ln574_6') [385]  (1.13 ns)
	'add' operation ('add_ln377_7') [395]  (0.803 ns)

 <State 9>: 2.04ns
The critical path consists of the following:
	'add' operation ('add_ln43_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:43) [355]  (0.797 ns)
	'getelementptr' operation ('in_local_V_addr_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:42) [408]  (0 ns)
	'store' operation ('store_ln42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:42) of variable 'select_ln560_27' on array 'in_local_V' [409]  (1.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
