#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Sat Oct 14 17:03:27 2017
# Process ID: 17628
# Current directory: c:/kcu105_pcie/kcu105_pcie_x8_gen3_ex
# Command line: vivado.exe -notrace -source c:/kcu105_pcie/kcu105_pcie.srcs/sources_1/ip/kcu105_pcie_x8_gen3/kcu105_pcie_x8_gen3_ex.tcl
# Log file: c:/kcu105_pcie/kcu105_pcie_x8_gen3_ex/vivado.log
# Journal file: c:/kcu105_pcie/kcu105_pcie_x8_gen3_ex\vivado.jou
#-----------------------------------------------------------
start_gui
source c:/kcu105_pcie/kcu105_pcie.srcs/sources_1/ip/kcu105_pcie_x8_gen3/kcu105_pcie_x8_gen3_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
create_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 981.777 ; gain = 78.168
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Adding simulation miscellaneous files ...
INFO: [open_example_project] Sourcing example extension scripts ...
update_compile_order: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 981.777 ; gain = 0.000
INFO: [open_example_project] Rebuilding all the top level IPs ...
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/kcu105_pcie/kcu105_pcie_x8_gen3_ex/kcu105_pcie_x8_gen3_ex.ip_user_files/sim_scripts/kcu105_pcie_x8_gen3/xsim/kcu105_pcie_x8_gen3.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/kcu105_pcie/kcu105_pcie_x8_gen3_ex/kcu105_pcie_x8_gen3_ex.ip_user_files/sim_scripts/kcu105_pcie_x8_gen3/modelsim/kcu105_pcie_x8_gen3.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/kcu105_pcie/kcu105_pcie_x8_gen3_ex/kcu105_pcie_x8_gen3_ex.ip_user_files/sim_scripts/kcu105_pcie_x8_gen3/questa/kcu105_pcie_x8_gen3.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/kcu105_pcie/kcu105_pcie_x8_gen3_ex/kcu105_pcie_x8_gen3_ex.ip_user_files/sim_scripts/kcu105_pcie_x8_gen3/ies/kcu105_pcie_x8_gen3.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/kcu105_pcie/kcu105_pcie_x8_gen3_ex/kcu105_pcie_x8_gen3_ex.ip_user_files/sim_scripts/kcu105_pcie_x8_gen3/vcs/kcu105_pcie_x8_gen3.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/kcu105_pcie/kcu105_pcie_x8_gen3_ex/kcu105_pcie_x8_gen3_ex.ip_user_files/sim_scripts/kcu105_pcie_x8_gen3/riviera/kcu105_pcie_x8_gen3.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/kcu105_pcie/kcu105_pcie_x8_gen3_ex/kcu105_pcie_x8_gen3_ex.ip_user_files/sim_scripts/kcu105_pcie_x8_gen3/activehdl/kcu105_pcie_x8_gen3.sh'
export_ip_user_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 981.777 ; gain = 0.000
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/kcu105_pcie/kcu105_pcie_x8_gen3_ex/kcu105_pcie_x8_gen3_ex.srcs/sources_1/ip/kcu105_pcie_x8_gen3/kcu105_pcie_x8_gen3.xci' is already up-to-date
[Sat Oct 14 17:09:31 2017] Launched synth_1...
Run output will be captured here: c:/kcu105_pcie/kcu105_pcie_x8_gen3_ex/kcu105_pcie_x8_gen3_ex.runs/synth_1/runme.log
[Sat Oct 14 17:09:31 2017] Launched impl_1...
Run output will be captured here: c:/kcu105_pcie/kcu105_pcie_x8_gen3_ex/kcu105_pcie_x8_gen3_ex.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/kcu105_pcie/kcu105_pcie_x8_gen3_ex/.Xil/Vivado-17628-xcojamesm32/dcp3/xilinx_pcie3_uscale_ep_early.xdc]
Finished Parsing XDC File [c:/kcu105_pcie/kcu105_pcie_x8_gen3_ex/.Xil/Vivado-17628-xcojamesm32/dcp3/xilinx_pcie3_uscale_ep_early.xdc]
Parsing XDC File [c:/kcu105_pcie/kcu105_pcie_x8_gen3_ex/.Xil/Vivado-17628-xcojamesm32/dcp3/xilinx_pcie3_uscale_ep.xdc]
Finished Parsing XDC File [c:/kcu105_pcie/kcu105_pcie_x8_gen3_ex/.Xil/Vivado-17628-xcojamesm32/dcp3/xilinx_pcie3_uscale_ep.xdc]
Parsing XDC File [c:/kcu105_pcie/kcu105_pcie_x8_gen3_ex/.Xil/Vivado-17628-xcojamesm32/dcp3/xilinx_pcie3_uscale_ep_late.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl:2]
all_registers: Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1747.926 ; gain = 312.156
Finished Parsing XDC File [c:/kcu105_pcie/kcu105_pcie_x8_gen3_ex/.Xil/Vivado-17628-xcojamesm32/dcp3/xilinx_pcie3_uscale_ep_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1755.813 ; gain = 7.887
Restored from archive | CPU: 6.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1755.813 ; gain = 7.887
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:45 ; elapsed = 00:00:41 . Memory (MB): peak = 2023.008 ; gain = 1023.664
exit
INFO: [Common 17-206] Exiting Vivado at Sat Oct 14 17:37:14 2017...
