<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\ed\GitHub\a2fpga_core\boards\a2n20v2\impl\gwsynthesis\a2n20v2.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\ed\GitHub\a2fpga_core\boards\a2n20v2\hdl\a2n20v2.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\ed\GitHub\a2fpga_core\boards\a2n20v2\hdl\a2n20v2.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-4 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Apr 25 15:18:35 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>23081</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>11019</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>51</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>30</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>1</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>clk_logic</td>
<td>Generated</td>
<td>18.518</td>
<td>54.000
<td>0.000</td>
<td>9.259</td>
<td>clk </td>
<td>clk</td>
<td>clk_logic_w </td>
</tr>
<tr>
<td>clk_pixel</td>
<td>Generated</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td>clk_logic_w </td>
<td>clk_logic</td>
<td>clk_pixel_w </td>
</tr>
<tr>
<td>clk_hdmi</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>clk_pixel_w </td>
<td>clk_pixel</td>
<td>clk_hdmi_w </td>
</tr>
<tr>
<td>o_posedge_166</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>cdc_phi1/o_posedge_s136/F </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_logic</td>
<td>54.000(MHz)</td>
<td>95.264(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_pixel</td>
<td>27.000(MHz)</td>
<td>44.522(MHz)</td>
<td>13</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>o_posedge_166</td>
<td>100.000(MHz)</td>
<td>172.352(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h4>No timing paths to get frequency of clk_hdmi!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pixel</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pixel</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>o_posedge_166</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>o_posedge_166</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-3.030</td>
<td>apple_speaker/speaker_o_s1/Q</td>
<td>audio_out/cr1_14_s0/D</td>
<td>o_posedge_166:[F]</td>
<td>clk_pixel:[R]</td>
<td>0.184</td>
<td>1.239</td>
<td>1.904</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-3.030</td>
<td>apple_speaker/speaker_o_s1/Q</td>
<td>audio_out/cr1_15_s0/D</td>
<td>o_posedge_166:[F]</td>
<td>clk_pixel:[R]</td>
<td>0.184</td>
<td>1.239</td>
<td>1.904</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-2.974</td>
<td>apple_speaker/speaker_o_s1/Q</td>
<td>audio_out/cr1_13_s0/D</td>
<td>o_posedge_166:[F]</td>
<td>clk_pixel:[R]</td>
<td>0.184</td>
<td>1.239</td>
<td>1.848</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-2.869</td>
<td>apple_speaker/speaker_o_s1/Q</td>
<td>audio_out/cl1_13_s0/D</td>
<td>o_posedge_166:[F]</td>
<td>clk_pixel:[R]</td>
<td>0.184</td>
<td>1.239</td>
<td>1.743</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-2.708</td>
<td>apple_speaker/speaker_o_s1/Q</td>
<td>audio_out/cl1_14_s0/D</td>
<td>o_posedge_166:[F]</td>
<td>clk_pixel:[R]</td>
<td>0.184</td>
<td>1.239</td>
<td>1.582</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-2.453</td>
<td>apple_speaker/speaker_o_s1/Q</td>
<td>audio_out/cl1_15_s0/D</td>
<td>o_posedge_166:[F]</td>
<td>clk_pixel:[R]</td>
<td>0.184</td>
<td>1.239</td>
<td>1.327</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.357</td>
<td>apple_bus/dip_switches_n_o_1_s0/Q</td>
<td>apple_speaker/speaker_o_s1/RESET</td>
<td>clk_logic:[R]</td>
<td>o_posedge_166:[F]</td>
<td>0.186</td>
<td>-1.239</td>
<td>2.712</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.261</td>
<td>apple_speaker/speaker_bit_s1/Q</td>
<td>apple_speaker/countdown_0_s1/SET</td>
<td>clk_logic:[R]</td>
<td>o_posedge_166:[F]</td>
<td>0.186</td>
<td>-1.239</td>
<td>1.616</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.261</td>
<td>apple_speaker/speaker_bit_s1/Q</td>
<td>apple_speaker/countdown_1_s1/SET</td>
<td>clk_logic:[R]</td>
<td>o_posedge_166:[F]</td>
<td>0.186</td>
<td>-1.239</td>
<td>1.616</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.231</td>
<td>apple_speaker/speaker_bit_s1/Q</td>
<td>apple_speaker/countdown_2_s1/SET</td>
<td>clk_logic:[R]</td>
<td>o_posedge_166:[F]</td>
<td>0.186</td>
<td>-1.239</td>
<td>1.586</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.231</td>
<td>apple_speaker/speaker_bit_s1/Q</td>
<td>apple_speaker/countdown_3_s1/SET</td>
<td>clk_logic:[R]</td>
<td>o_posedge_166:[F]</td>
<td>0.186</td>
<td>-1.239</td>
<td>1.586</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.231</td>
<td>apple_speaker/speaker_bit_s1/Q</td>
<td>apple_speaker/countdown_4_s1/SET</td>
<td>clk_logic:[R]</td>
<td>o_posedge_166:[F]</td>
<td>0.186</td>
<td>-1.239</td>
<td>1.586</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.231</td>
<td>apple_speaker/speaker_bit_s1/Q</td>
<td>apple_speaker/countdown_5_s1/SET</td>
<td>clk_logic:[R]</td>
<td>o_posedge_166:[F]</td>
<td>0.186</td>
<td>-1.239</td>
<td>1.586</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.231</td>
<td>apple_speaker/speaker_bit_s1/Q</td>
<td>apple_speaker/countdown_11_s1/SET</td>
<td>clk_logic:[R]</td>
<td>o_posedge_166:[F]</td>
<td>0.186</td>
<td>-1.239</td>
<td>1.586</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.231</td>
<td>apple_speaker/speaker_bit_s1/Q</td>
<td>apple_speaker/countdown_12_s1/SET</td>
<td>clk_logic:[R]</td>
<td>o_posedge_166:[F]</td>
<td>0.186</td>
<td>-1.239</td>
<td>1.586</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.231</td>
<td>apple_speaker/speaker_bit_s1/Q</td>
<td>apple_speaker/countdown_18_s1/SET</td>
<td>clk_logic:[R]</td>
<td>o_posedge_166:[F]</td>
<td>0.186</td>
<td>-1.239</td>
<td>1.586</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.077</td>
<td>apple_speaker/speaker_bit_s1/Q</td>
<td>apple_speaker/countdown_6_s1/SET</td>
<td>clk_logic:[R]</td>
<td>o_posedge_166:[F]</td>
<td>0.186</td>
<td>-1.239</td>
<td>1.433</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.077</td>
<td>apple_speaker/speaker_bit_s1/Q</td>
<td>apple_speaker/countdown_7_s1/SET</td>
<td>clk_logic:[R]</td>
<td>o_posedge_166:[F]</td>
<td>0.186</td>
<td>-1.239</td>
<td>1.433</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.077</td>
<td>apple_speaker/speaker_bit_s1/Q</td>
<td>apple_speaker/countdown_13_s1/SET</td>
<td>clk_logic:[R]</td>
<td>o_posedge_166:[F]</td>
<td>0.186</td>
<td>-1.239</td>
<td>1.433</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.077</td>
<td>apple_speaker/speaker_bit_s1/Q</td>
<td>apple_speaker/countdown_14_s1/SET</td>
<td>clk_logic:[R]</td>
<td>o_posedge_166:[F]</td>
<td>0.186</td>
<td>-1.239</td>
<td>1.433</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.077</td>
<td>apple_speaker/speaker_bit_s1/Q</td>
<td>apple_speaker/countdown_15_s1/SET</td>
<td>clk_logic:[R]</td>
<td>o_posedge_166:[F]</td>
<td>0.186</td>
<td>-1.239</td>
<td>1.433</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.074</td>
<td>apple_speaker/speaker_bit_s1/Q</td>
<td>apple_speaker/countdown_8_s1/SET</td>
<td>clk_logic:[R]</td>
<td>o_posedge_166:[F]</td>
<td>0.186</td>
<td>-1.239</td>
<td>1.429</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.074</td>
<td>apple_speaker/speaker_bit_s1/Q</td>
<td>apple_speaker/countdown_9_s1/SET</td>
<td>clk_logic:[R]</td>
<td>o_posedge_166:[F]</td>
<td>0.186</td>
<td>-1.239</td>
<td>1.429</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.074</td>
<td>apple_speaker/speaker_bit_s1/Q</td>
<td>apple_speaker/countdown_10_s1/SET</td>
<td>clk_logic:[R]</td>
<td>o_posedge_166:[F]</td>
<td>0.186</td>
<td>-1.239</td>
<td>1.429</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.074</td>
<td>apple_speaker/speaker_bit_s1/Q</td>
<td>apple_speaker/countdown_19_s1/SET</td>
<td>clk_logic:[R]</td>
<td>o_posedge_166:[F]</td>
<td>0.186</td>
<td>-1.239</td>
<td>1.429</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.011</td>
<td>apple_speaker/speaker_bit_s1/Q</td>
<td>apple_speaker/prev_speaker_bit_s1/D</td>
<td>clk_logic:[R]</td>
<td>o_posedge_166:[F]</td>
<td>-0.185</td>
<td>-0.837</td>
<td>0.688</td>
</tr>
<tr>
<td>2</td>
<td>0.002</td>
<td>apple_speaker/speaker_bit_s1/Q</td>
<td>apple_speaker/speaker_o_s1/D</td>
<td>clk_logic:[R]</td>
<td>o_posedge_166:[F]</td>
<td>-0.185</td>
<td>-0.837</td>
<td>0.700</td>
</tr>
<tr>
<td>3</td>
<td>0.122</td>
<td>apple_speaker/speaker_bit_s1/Q</td>
<td>apple_speaker/countdown_23_s1/SET</td>
<td>clk_logic:[R]</td>
<td>o_posedge_166:[F]</td>
<td>-0.185</td>
<td>-0.837</td>
<td>0.820</td>
</tr>
<tr>
<td>4</td>
<td>0.238</td>
<td>apple_bus/data_r_7_s0/Q</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_1_s/DI[3]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.487</td>
</tr>
<tr>
<td>5</td>
<td>0.244</td>
<td>apple_speaker/speaker_bit_s1/Q</td>
<td>apple_speaker/countdown_16_s1/SET</td>
<td>clk_logic:[R]</td>
<td>o_posedge_166:[F]</td>
<td>-0.185</td>
<td>-0.837</td>
<td>0.942</td>
</tr>
<tr>
<td>6</td>
<td>0.244</td>
<td>apple_speaker/speaker_bit_s1/Q</td>
<td>apple_speaker/countdown_21_s1/SET</td>
<td>clk_logic:[R]</td>
<td>o_posedge_166:[F]</td>
<td>-0.185</td>
<td>-0.837</td>
<td>0.942</td>
</tr>
<tr>
<td>7</td>
<td>0.244</td>
<td>apple_speaker/speaker_bit_s1/Q</td>
<td>apple_speaker/countdown_22_s1/SET</td>
<td>clk_logic:[R]</td>
<td>o_posedge_166:[F]</td>
<td>-0.185</td>
<td>-0.837</td>
<td>0.942</td>
</tr>
<tr>
<td>8</td>
<td>0.255</td>
<td>apple_speaker/speaker_bit_s1/Q</td>
<td>apple_speaker/countdown_17_s1/SET</td>
<td>clk_logic:[R]</td>
<td>o_posedge_166:[F]</td>
<td>-0.185</td>
<td>-0.837</td>
<td>0.953</td>
</tr>
<tr>
<td>9</td>
<td>0.261</td>
<td>apple_speaker/speaker_bit_s1/Q</td>
<td>apple_speaker/countdown_8_s1/SET</td>
<td>clk_logic:[R]</td>
<td>o_posedge_166:[F]</td>
<td>-0.185</td>
<td>-0.837</td>
<td>0.959</td>
</tr>
<tr>
<td>10</td>
<td>0.261</td>
<td>apple_speaker/speaker_bit_s1/Q</td>
<td>apple_speaker/countdown_9_s1/SET</td>
<td>clk_logic:[R]</td>
<td>o_posedge_166:[F]</td>
<td>-0.185</td>
<td>-0.837</td>
<td>0.959</td>
</tr>
<tr>
<td>11</td>
<td>0.261</td>
<td>apple_speaker/speaker_bit_s1/Q</td>
<td>apple_speaker/countdown_10_s1/SET</td>
<td>clk_logic:[R]</td>
<td>o_posedge_166:[F]</td>
<td>-0.185</td>
<td>-0.837</td>
<td>0.959</td>
</tr>
<tr>
<td>12</td>
<td>0.261</td>
<td>apple_speaker/speaker_bit_s1/Q</td>
<td>apple_speaker/countdown_19_s1/SET</td>
<td>clk_logic:[R]</td>
<td>o_posedge_166:[F]</td>
<td>-0.185</td>
<td>-0.837</td>
<td>0.959</td>
</tr>
<tr>
<td>13</td>
<td>0.261</td>
<td>apple_speaker/speaker_bit_s1/Q</td>
<td>apple_speaker/countdown_20_s1/SET</td>
<td>clk_logic:[R]</td>
<td>o_posedge_166:[F]</td>
<td>-0.185</td>
<td>-0.837</td>
<td>0.959</td>
</tr>
<tr>
<td>14</td>
<td>0.264</td>
<td>apple_speaker/speaker_bit_s1/Q</td>
<td>apple_speaker/countdown_6_s1/SET</td>
<td>clk_logic:[R]</td>
<td>o_posedge_166:[F]</td>
<td>-0.185</td>
<td>-0.837</td>
<td>0.962</td>
</tr>
<tr>
<td>15</td>
<td>0.264</td>
<td>apple_speaker/speaker_bit_s1/Q</td>
<td>apple_speaker/countdown_7_s1/SET</td>
<td>clk_logic:[R]</td>
<td>o_posedge_166:[F]</td>
<td>-0.185</td>
<td>-0.837</td>
<td>0.962</td>
</tr>
<tr>
<td>16</td>
<td>0.264</td>
<td>apple_speaker/speaker_bit_s1/Q</td>
<td>apple_speaker/countdown_13_s1/SET</td>
<td>clk_logic:[R]</td>
<td>o_posedge_166:[F]</td>
<td>-0.185</td>
<td>-0.837</td>
<td>0.962</td>
</tr>
<tr>
<td>17</td>
<td>0.264</td>
<td>apple_speaker/speaker_bit_s1/Q</td>
<td>apple_speaker/countdown_14_s1/SET</td>
<td>clk_logic:[R]</td>
<td>o_posedge_166:[F]</td>
<td>-0.185</td>
<td>-0.837</td>
<td>0.962</td>
</tr>
<tr>
<td>18</td>
<td>0.264</td>
<td>apple_speaker/speaker_bit_s1/Q</td>
<td>apple_speaker/countdown_15_s1/SET</td>
<td>clk_logic:[R]</td>
<td>o_posedge_166:[F]</td>
<td>-0.185</td>
<td>-0.837</td>
<td>0.962</td>
</tr>
<tr>
<td>19</td>
<td>0.318</td>
<td>supersprite/vdp/f18a_core/inst_cpu/horz_en_s0/Q</td>
<td>supersprite/vdp/f18a_core/inst_cpu/horz_ff_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
<tr>
<td>20</td>
<td>0.319</td>
<td>supersprite/vdp/f18a_core/inst_tiles/fifo_re_r_s0/Q</td>
<td>supersprite/vdp/f18a_core/inst_tiles/fifo_rd_cnt_r_0_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.330</td>
</tr>
<tr>
<td>21</td>
<td>0.322</td>
<td>mockingboard/m6522_left/acr_0_s0/Q</td>
<td>mockingboard/m6522_left/ira_0_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>22</td>
<td>0.332</td>
<td>apple_bus/data_r_6_s0/Q</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_1_s/DI[2]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.581</td>
</tr>
<tr>
<td>23</td>
<td>0.374</td>
<td>apple_speaker/speaker_bit_s1/Q</td>
<td>apple_speaker/countdown_2_s1/SET</td>
<td>clk_logic:[R]</td>
<td>o_posedge_166:[F]</td>
<td>-0.185</td>
<td>-0.837</td>
<td>1.072</td>
</tr>
<tr>
<td>24</td>
<td>0.374</td>
<td>apple_speaker/speaker_bit_s1/Q</td>
<td>apple_speaker/countdown_3_s1/SET</td>
<td>clk_logic:[R]</td>
<td>o_posedge_166:[F]</td>
<td>-0.185</td>
<td>-0.837</td>
<td>1.072</td>
</tr>
<tr>
<td>25</td>
<td>0.374</td>
<td>apple_speaker/speaker_bit_s1/Q</td>
<td>apple_speaker/countdown_4_s1/SET</td>
<td>clk_logic:[R]</td>
<td>o_posedge_166:[F]</td>
<td>-0.185</td>
<td>-0.837</td>
<td>1.072</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.408</td>
<td>4.408</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>o_posedge_166</td>
<td>apple_speaker/countdown_23_s1</td>
</tr>
<tr>
<td>2</td>
<td>3.408</td>
<td>4.408</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>o_posedge_166</td>
<td>apple_speaker/countdown_22_s1</td>
</tr>
<tr>
<td>3</td>
<td>3.408</td>
<td>4.408</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>o_posedge_166</td>
<td>apple_speaker/countdown_21_s1</td>
</tr>
<tr>
<td>4</td>
<td>3.408</td>
<td>4.408</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>o_posedge_166</td>
<td>apple_speaker/countdown_20_s1</td>
</tr>
<tr>
<td>5</td>
<td>3.408</td>
<td>4.408</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>o_posedge_166</td>
<td>apple_speaker/countdown_19_s1</td>
</tr>
<tr>
<td>6</td>
<td>3.408</td>
<td>4.408</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>o_posedge_166</td>
<td>apple_speaker/countdown_18_s1</td>
</tr>
<tr>
<td>7</td>
<td>3.408</td>
<td>4.408</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>o_posedge_166</td>
<td>apple_speaker/countdown_17_s1</td>
</tr>
<tr>
<td>8</td>
<td>3.408</td>
<td>4.408</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>o_posedge_166</td>
<td>apple_speaker/countdown_11_s1</td>
</tr>
<tr>
<td>9</td>
<td>3.408</td>
<td>4.408</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>o_posedge_166</td>
<td>apple_speaker/countdown_3_s1</td>
</tr>
<tr>
<td>10</td>
<td>3.408</td>
<td>4.408</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>o_posedge_166</td>
<td>apple_speaker/prev_speaker_bit_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.030</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1188.387</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1185.357</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_speaker/speaker_o_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/cr1_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>o_posedge_166:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.000</td>
<td>1185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_posedge_166</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R36C42[2][B]</td>
<td>cdc_phi1/o_posedge_s136/F</td>
</tr>
<tr>
<td>1186.483</td>
<td>1.483</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[2][A]</td>
<td>apple_speaker/speaker_o_s1/CLK</td>
</tr>
<tr>
<td>1186.715</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R20C37[2][A]</td>
<td style=" font-weight:bold;">apple_speaker/speaker_o_s1/Q</td>
</tr>
<tr>
<td>1187.925</td>
<td>1.210</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C40[0][A]</td>
<td>n644_s3/I0</td>
</tr>
<tr>
<td>1188.387</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C40[0][A]</td>
<td style=" background: #97FFFF;">n644_s3/F</td>
</tr>
<tr>
<td>1188.387</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C40[0][A]</td>
<td style=" font-weight:bold;">audio_out/cr1_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.184</td>
<td>1185.184</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1556</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1185.427</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C40[0][A]</td>
<td>audio_out/cr1_14_s0/CLK</td>
</tr>
<tr>
<td>1185.392</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_out/cr1_14_s0</td>
</tr>
<tr>
<td>1185.357</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C40[0][A]</td>
<td>audio_out/cr1_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.239</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.184</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.483, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.462, 24.259%; route: 1.210, 63.559%; tC2Q: 0.232, 12.182%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.030</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1188.387</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1185.357</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_speaker/speaker_o_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/cr1_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>o_posedge_166:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.000</td>
<td>1185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_posedge_166</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R36C42[2][B]</td>
<td>cdc_phi1/o_posedge_s136/F</td>
</tr>
<tr>
<td>1186.483</td>
<td>1.483</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[2][A]</td>
<td>apple_speaker/speaker_o_s1/CLK</td>
</tr>
<tr>
<td>1186.715</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R20C37[2][A]</td>
<td style=" font-weight:bold;">apple_speaker/speaker_o_s1/Q</td>
</tr>
<tr>
<td>1187.925</td>
<td>1.210</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C40[0][B]</td>
<td>n643_s2/I0</td>
</tr>
<tr>
<td>1188.387</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C40[0][B]</td>
<td style=" background: #97FFFF;">n643_s2/F</td>
</tr>
<tr>
<td>1188.387</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C40[0][B]</td>
<td style=" font-weight:bold;">audio_out/cr1_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.184</td>
<td>1185.184</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1556</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1185.427</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C40[0][B]</td>
<td>audio_out/cr1_15_s0/CLK</td>
</tr>
<tr>
<td>1185.392</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_out/cr1_15_s0</td>
</tr>
<tr>
<td>1185.357</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C40[0][B]</td>
<td>audio_out/cr1_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.239</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.184</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.483, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.462, 24.259%; route: 1.210, 63.559%; tC2Q: 0.232, 12.182%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.974</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1188.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1185.357</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_speaker/speaker_o_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/cr1_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>o_posedge_166:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.000</td>
<td>1185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_posedge_166</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R36C42[2][B]</td>
<td>cdc_phi1/o_posedge_s136/F</td>
</tr>
<tr>
<td>1186.483</td>
<td>1.483</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[2][A]</td>
<td>apple_speaker/speaker_o_s1/CLK</td>
</tr>
<tr>
<td>1186.715</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R20C37[2][A]</td>
<td style=" font-weight:bold;">apple_speaker/speaker_o_s1/Q</td>
</tr>
<tr>
<td>1187.782</td>
<td>1.067</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C41[0][A]</td>
<td>n645_s3/I0</td>
</tr>
<tr>
<td>1188.331</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C41[0][A]</td>
<td style=" background: #97FFFF;">n645_s3/F</td>
</tr>
<tr>
<td>1188.331</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C41[0][A]</td>
<td style=" font-weight:bold;">audio_out/cr1_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.184</td>
<td>1185.184</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1556</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1185.427</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C41[0][A]</td>
<td>audio_out/cr1_13_s0/CLK</td>
</tr>
<tr>
<td>1185.392</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_out/cr1_13_s0</td>
</tr>
<tr>
<td>1185.357</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C41[0][A]</td>
<td>audio_out/cr1_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.239</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.184</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.483, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 29.710%; route: 1.067, 57.734%; tC2Q: 0.232, 12.555%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.869</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1188.226</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1185.357</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_speaker/speaker_o_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/cl1_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>o_posedge_166:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.000</td>
<td>1185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_posedge_166</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R36C42[2][B]</td>
<td>cdc_phi1/o_posedge_s136/F</td>
</tr>
<tr>
<td>1186.483</td>
<td>1.483</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[2][A]</td>
<td>apple_speaker/speaker_o_s1/CLK</td>
</tr>
<tr>
<td>1186.715</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R20C37[2][A]</td>
<td style=" font-weight:bold;">apple_speaker/speaker_o_s1/Q</td>
</tr>
<tr>
<td>1187.677</td>
<td>0.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C38[0][A]</td>
<td>n629_s3/I1</td>
</tr>
<tr>
<td>1188.226</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C38[0][A]</td>
<td style=" background: #97FFFF;">n629_s3/F</td>
</tr>
<tr>
<td>1188.226</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C38[0][A]</td>
<td style=" font-weight:bold;">audio_out/cl1_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.184</td>
<td>1185.184</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1556</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1185.427</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C38[0][A]</td>
<td>audio_out/cl1_13_s0/CLK</td>
</tr>
<tr>
<td>1185.392</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_out/cl1_13_s0</td>
</tr>
<tr>
<td>1185.357</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C38[0][A]</td>
<td>audio_out/cl1_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.239</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.184</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.483, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 31.497%; route: 0.962, 55.192%; tC2Q: 0.232, 13.310%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1188.065</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1185.357</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_speaker/speaker_o_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/cl1_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>o_posedge_166:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.000</td>
<td>1185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_posedge_166</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R36C42[2][B]</td>
<td>cdc_phi1/o_posedge_s136/F</td>
</tr>
<tr>
<td>1186.483</td>
<td>1.483</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[2][A]</td>
<td>apple_speaker/speaker_o_s1/CLK</td>
</tr>
<tr>
<td>1186.715</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R20C37[2][A]</td>
<td style=" font-weight:bold;">apple_speaker/speaker_o_s1/Q</td>
</tr>
<tr>
<td>1187.516</td>
<td>0.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C37[0][B]</td>
<td>n628_s3/I1</td>
</tr>
<tr>
<td>1188.065</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C37[0][B]</td>
<td style=" background: #97FFFF;">n628_s3/F</td>
</tr>
<tr>
<td>1188.065</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C37[0][B]</td>
<td style=" font-weight:bold;">audio_out/cl1_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.184</td>
<td>1185.184</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1556</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1185.427</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C37[0][B]</td>
<td>audio_out/cl1_14_s0/CLK</td>
</tr>
<tr>
<td>1185.392</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_out/cl1_14_s0</td>
</tr>
<tr>
<td>1185.357</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C37[0][B]</td>
<td>audio_out/cl1_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.239</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.184</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.483, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 34.706%; route: 0.801, 50.627%; tC2Q: 0.232, 14.666%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.453</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1187.810</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1185.357</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_speaker/speaker_o_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/cl1_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>o_posedge_166:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.000</td>
<td>1185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_posedge_166</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R36C42[2][B]</td>
<td>cdc_phi1/o_posedge_s136/F</td>
</tr>
<tr>
<td>1186.483</td>
<td>1.483</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[2][A]</td>
<td>apple_speaker/speaker_o_s1/CLK</td>
</tr>
<tr>
<td>1186.715</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R20C37[2][A]</td>
<td style=" font-weight:bold;">apple_speaker/speaker_o_s1/Q</td>
</tr>
<tr>
<td>1187.439</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C37[2][B]</td>
<td>n627_s2/I1</td>
</tr>
<tr>
<td>1187.810</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C37[2][B]</td>
<td style=" background: #97FFFF;">n627_s2/F</td>
</tr>
<tr>
<td>1187.810</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C37[2][B]</td>
<td style=" font-weight:bold;">audio_out/cl1_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.184</td>
<td>1185.184</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1556</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1185.427</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C37[2][B]</td>
<td>audio_out/cl1_15_s0/CLK</td>
</tr>
<tr>
<td>1185.392</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_out/cl1_15_s0</td>
</tr>
<tr>
<td>1185.357</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C37[2][B]</td>
<td>audio_out/cl1_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.239</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.184</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.483, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 27.954%; route: 0.724, 54.565%; tC2Q: 0.232, 17.481%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.357</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>317.770</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>316.413</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/dip_switches_n_o_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_speaker/speaker_o_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_posedge_166:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>314.814</td>
<td>314.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>314.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>314.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>315.058</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C23[1][B]</td>
<td>apple_bus/dip_switches_n_o_1_s0/CLK</td>
</tr>
<tr>
<td>315.290</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R47C23[1][B]</td>
<td style=" font-weight:bold;">apple_bus/dip_switches_n_o_1_s0/Q</td>
</tr>
<tr>
<td>317.299</td>
<td>2.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[3][B]</td>
<td>apple_speaker/n105_s1/I0</td>
</tr>
<tr>
<td>317.626</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C37[3][B]</td>
<td style=" background: #97FFFF;">apple_speaker/n105_s1/F</td>
</tr>
<tr>
<td>317.770</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[2][A]</td>
<td style=" font-weight:bold;">apple_speaker/speaker_o_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>315.000</td>
<td>315.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>315.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_posedge_166</td>
</tr>
<tr>
<td>315.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R36C42[2][B]</td>
<td>cdc_phi1/o_posedge_s136/F</td>
</tr>
<tr>
<td>316.483</td>
<td>1.483</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[2][A]</td>
<td>apple_speaker/speaker_o_s1/CLK</td>
</tr>
<tr>
<td>316.448</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_speaker/speaker_o_s1</td>
</tr>
<tr>
<td>316.413</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C37[2][A]</td>
<td>apple_speaker/speaker_o_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.239</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 12.056%; route: 2.153, 79.391%; tC2Q: 0.232, 8.553%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.483, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.261</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>316.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>316.413</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_speaker/speaker_bit_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_speaker/countdown_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_posedge_166:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>314.814</td>
<td>314.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>314.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>314.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>315.058</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>apple_speaker/speaker_bit_s1/CLK</td>
</tr>
<tr>
<td>315.290</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R20C34[0][A]</td>
<td style=" font-weight:bold;">apple_speaker/speaker_bit_s1/Q</td>
</tr>
<tr>
<td>315.791</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td>apple_speaker/n19_s0/I0</td>
</tr>
<tr>
<td>316.118</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>24</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">apple_speaker/n19_s0/F</td>
</tr>
<tr>
<td>316.674</td>
<td>0.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[2][B]</td>
<td style=" font-weight:bold;">apple_speaker/countdown_0_s1/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>315.000</td>
<td>315.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>315.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_posedge_166</td>
</tr>
<tr>
<td>315.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R36C42[2][B]</td>
<td>cdc_phi1/o_posedge_s136/F</td>
</tr>
<tr>
<td>316.483</td>
<td>1.483</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[2][B]</td>
<td>apple_speaker/countdown_0_s1/CLK</td>
</tr>
<tr>
<td>316.448</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_speaker/countdown_0_s1</td>
</tr>
<tr>
<td>316.413</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C33[2][B]</td>
<td>apple_speaker/countdown_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.239</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 20.233%; route: 1.057, 65.412%; tC2Q: 0.232, 14.355%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.483, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.261</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>316.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>316.413</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_speaker/speaker_bit_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_speaker/countdown_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_posedge_166:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>314.814</td>
<td>314.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>314.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>314.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>315.058</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>apple_speaker/speaker_bit_s1/CLK</td>
</tr>
<tr>
<td>315.290</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R20C34[0][A]</td>
<td style=" font-weight:bold;">apple_speaker/speaker_bit_s1/Q</td>
</tr>
<tr>
<td>315.791</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td>apple_speaker/n19_s0/I0</td>
</tr>
<tr>
<td>316.118</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>24</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">apple_speaker/n19_s0/F</td>
</tr>
<tr>
<td>316.674</td>
<td>0.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[2][A]</td>
<td style=" font-weight:bold;">apple_speaker/countdown_1_s1/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>315.000</td>
<td>315.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>315.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_posedge_166</td>
</tr>
<tr>
<td>315.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R36C42[2][B]</td>
<td>cdc_phi1/o_posedge_s136/F</td>
</tr>
<tr>
<td>316.483</td>
<td>1.483</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[2][A]</td>
<td>apple_speaker/countdown_1_s1/CLK</td>
</tr>
<tr>
<td>316.448</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_speaker/countdown_1_s1</td>
</tr>
<tr>
<td>316.413</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C33[2][A]</td>
<td>apple_speaker/countdown_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.239</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 20.233%; route: 1.057, 65.412%; tC2Q: 0.232, 14.355%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.483, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.231</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>316.644</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>316.413</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_speaker/speaker_bit_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_speaker/countdown_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_posedge_166:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>314.814</td>
<td>314.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>314.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>314.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>315.058</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>apple_speaker/speaker_bit_s1/CLK</td>
</tr>
<tr>
<td>315.290</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R20C34[0][A]</td>
<td style=" font-weight:bold;">apple_speaker/speaker_bit_s1/Q</td>
</tr>
<tr>
<td>315.791</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td>apple_speaker/n19_s0/I0</td>
</tr>
<tr>
<td>316.118</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>24</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">apple_speaker/n19_s0/F</td>
</tr>
<tr>
<td>316.644</td>
<td>0.526</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[2][B]</td>
<td style=" font-weight:bold;">apple_speaker/countdown_2_s1/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>315.000</td>
<td>315.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>315.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_posedge_166</td>
</tr>
<tr>
<td>315.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R36C42[2][B]</td>
<td>cdc_phi1/o_posedge_s136/F</td>
</tr>
<tr>
<td>316.483</td>
<td>1.483</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][B]</td>
<td>apple_speaker/countdown_2_s1/CLK</td>
</tr>
<tr>
<td>316.448</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_speaker/countdown_2_s1</td>
</tr>
<tr>
<td>316.413</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C34[2][B]</td>
<td>apple_speaker/countdown_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.239</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 20.612%; route: 1.027, 64.764%; tC2Q: 0.232, 14.624%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.483, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.231</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>316.644</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>316.413</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_speaker/speaker_bit_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_speaker/countdown_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_posedge_166:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>314.814</td>
<td>314.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>314.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>314.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>315.058</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>apple_speaker/speaker_bit_s1/CLK</td>
</tr>
<tr>
<td>315.290</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R20C34[0][A]</td>
<td style=" font-weight:bold;">apple_speaker/speaker_bit_s1/Q</td>
</tr>
<tr>
<td>315.791</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td>apple_speaker/n19_s0/I0</td>
</tr>
<tr>
<td>316.118</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>24</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">apple_speaker/n19_s0/F</td>
</tr>
<tr>
<td>316.644</td>
<td>0.526</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td style=" font-weight:bold;">apple_speaker/countdown_3_s1/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>315.000</td>
<td>315.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>315.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_posedge_166</td>
</tr>
<tr>
<td>315.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R36C42[2][B]</td>
<td>cdc_phi1/o_posedge_s136/F</td>
</tr>
<tr>
<td>316.483</td>
<td>1.483</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>apple_speaker/countdown_3_s1/CLK</td>
</tr>
<tr>
<td>316.448</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_speaker/countdown_3_s1</td>
</tr>
<tr>
<td>316.413</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>apple_speaker/countdown_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.239</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 20.612%; route: 1.027, 64.764%; tC2Q: 0.232, 14.624%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.483, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.231</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>316.644</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>316.413</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_speaker/speaker_bit_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_speaker/countdown_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_posedge_166:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>314.814</td>
<td>314.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>314.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>314.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>315.058</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>apple_speaker/speaker_bit_s1/CLK</td>
</tr>
<tr>
<td>315.290</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R20C34[0][A]</td>
<td style=" font-weight:bold;">apple_speaker/speaker_bit_s1/Q</td>
</tr>
<tr>
<td>315.791</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td>apple_speaker/n19_s0/I0</td>
</tr>
<tr>
<td>316.118</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>24</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">apple_speaker/n19_s0/F</td>
</tr>
<tr>
<td>316.644</td>
<td>0.526</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td style=" font-weight:bold;">apple_speaker/countdown_4_s1/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>315.000</td>
<td>315.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>315.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_posedge_166</td>
</tr>
<tr>
<td>315.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R36C42[2][B]</td>
<td>cdc_phi1/o_posedge_s136/F</td>
</tr>
<tr>
<td>316.483</td>
<td>1.483</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td>apple_speaker/countdown_4_s1/CLK</td>
</tr>
<tr>
<td>316.448</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_speaker/countdown_4_s1</td>
</tr>
<tr>
<td>316.413</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C34[1][B]</td>
<td>apple_speaker/countdown_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.239</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 20.612%; route: 1.027, 64.764%; tC2Q: 0.232, 14.624%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.483, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.231</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>316.644</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>316.413</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_speaker/speaker_bit_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_speaker/countdown_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_posedge_166:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>314.814</td>
<td>314.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>314.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>314.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>315.058</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>apple_speaker/speaker_bit_s1/CLK</td>
</tr>
<tr>
<td>315.290</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R20C34[0][A]</td>
<td style=" font-weight:bold;">apple_speaker/speaker_bit_s1/Q</td>
</tr>
<tr>
<td>315.791</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td>apple_speaker/n19_s0/I0</td>
</tr>
<tr>
<td>316.118</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>24</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">apple_speaker/n19_s0/F</td>
</tr>
<tr>
<td>316.644</td>
<td>0.526</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td style=" font-weight:bold;">apple_speaker/countdown_5_s1/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>315.000</td>
<td>315.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>315.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_posedge_166</td>
</tr>
<tr>
<td>315.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R36C42[2][B]</td>
<td>cdc_phi1/o_posedge_s136/F</td>
</tr>
<tr>
<td>316.483</td>
<td>1.483</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td>apple_speaker/countdown_5_s1/CLK</td>
</tr>
<tr>
<td>316.448</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_speaker/countdown_5_s1</td>
</tr>
<tr>
<td>316.413</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C34[1][A]</td>
<td>apple_speaker/countdown_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.239</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 20.612%; route: 1.027, 64.764%; tC2Q: 0.232, 14.624%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.483, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.231</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>316.644</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>316.413</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_speaker/speaker_bit_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_speaker/countdown_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_posedge_166:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>314.814</td>
<td>314.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>314.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>314.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>315.058</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>apple_speaker/speaker_bit_s1/CLK</td>
</tr>
<tr>
<td>315.290</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R20C34[0][A]</td>
<td style=" font-weight:bold;">apple_speaker/speaker_bit_s1/Q</td>
</tr>
<tr>
<td>315.791</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td>apple_speaker/n19_s0/I0</td>
</tr>
<tr>
<td>316.118</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>24</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">apple_speaker/n19_s0/F</td>
</tr>
<tr>
<td>316.644</td>
<td>0.526</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[1][B]</td>
<td style=" font-weight:bold;">apple_speaker/countdown_11_s1/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>315.000</td>
<td>315.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>315.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_posedge_166</td>
</tr>
<tr>
<td>315.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R36C42[2][B]</td>
<td>cdc_phi1/o_posedge_s136/F</td>
</tr>
<tr>
<td>316.483</td>
<td>1.483</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[1][B]</td>
<td>apple_speaker/countdown_11_s1/CLK</td>
</tr>
<tr>
<td>316.448</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_speaker/countdown_11_s1</td>
</tr>
<tr>
<td>316.413</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C36[1][B]</td>
<td>apple_speaker/countdown_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.239</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 20.612%; route: 1.027, 64.764%; tC2Q: 0.232, 14.624%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.483, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.231</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>316.644</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>316.413</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_speaker/speaker_bit_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_speaker/countdown_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_posedge_166:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>314.814</td>
<td>314.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>314.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>314.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>315.058</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>apple_speaker/speaker_bit_s1/CLK</td>
</tr>
<tr>
<td>315.290</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R20C34[0][A]</td>
<td style=" font-weight:bold;">apple_speaker/speaker_bit_s1/Q</td>
</tr>
<tr>
<td>315.791</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td>apple_speaker/n19_s0/I0</td>
</tr>
<tr>
<td>316.118</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>24</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">apple_speaker/n19_s0/F</td>
</tr>
<tr>
<td>316.644</td>
<td>0.526</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[1][A]</td>
<td style=" font-weight:bold;">apple_speaker/countdown_12_s1/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>315.000</td>
<td>315.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>315.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_posedge_166</td>
</tr>
<tr>
<td>315.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R36C42[2][B]</td>
<td>cdc_phi1/o_posedge_s136/F</td>
</tr>
<tr>
<td>316.483</td>
<td>1.483</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[1][A]</td>
<td>apple_speaker/countdown_12_s1/CLK</td>
</tr>
<tr>
<td>316.448</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_speaker/countdown_12_s1</td>
</tr>
<tr>
<td>316.413</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C36[1][A]</td>
<td>apple_speaker/countdown_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.239</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 20.612%; route: 1.027, 64.764%; tC2Q: 0.232, 14.624%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.483, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.231</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>316.644</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>316.413</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_speaker/speaker_bit_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_speaker/countdown_18_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_posedge_166:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>314.814</td>
<td>314.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>314.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>314.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>315.058</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>apple_speaker/speaker_bit_s1/CLK</td>
</tr>
<tr>
<td>315.290</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R20C34[0][A]</td>
<td style=" font-weight:bold;">apple_speaker/speaker_bit_s1/Q</td>
</tr>
<tr>
<td>315.791</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td>apple_speaker/n19_s0/I0</td>
</tr>
<tr>
<td>316.118</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>24</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">apple_speaker/n19_s0/F</td>
</tr>
<tr>
<td>316.644</td>
<td>0.526</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[2][A]</td>
<td style=" font-weight:bold;">apple_speaker/countdown_18_s1/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>315.000</td>
<td>315.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>315.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_posedge_166</td>
</tr>
<tr>
<td>315.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R36C42[2][B]</td>
<td>cdc_phi1/o_posedge_s136/F</td>
</tr>
<tr>
<td>316.483</td>
<td>1.483</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[2][A]</td>
<td>apple_speaker/countdown_18_s1/CLK</td>
</tr>
<tr>
<td>316.448</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_speaker/countdown_18_s1</td>
</tr>
<tr>
<td>316.413</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C36[2][A]</td>
<td>apple_speaker/countdown_18_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.239</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 20.612%; route: 1.027, 64.764%; tC2Q: 0.232, 14.624%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.483, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.077</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>316.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>316.413</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_speaker/speaker_bit_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_speaker/countdown_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_posedge_166:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>314.814</td>
<td>314.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>314.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>314.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>315.058</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>apple_speaker/speaker_bit_s1/CLK</td>
</tr>
<tr>
<td>315.290</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R20C34[0][A]</td>
<td style=" font-weight:bold;">apple_speaker/speaker_bit_s1/Q</td>
</tr>
<tr>
<td>315.791</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td>apple_speaker/n19_s0/I0</td>
</tr>
<tr>
<td>316.118</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>24</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">apple_speaker/n19_s0/F</td>
</tr>
<tr>
<td>316.490</td>
<td>0.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[0][B]</td>
<td style=" font-weight:bold;">apple_speaker/countdown_6_s1/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>315.000</td>
<td>315.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>315.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_posedge_166</td>
</tr>
<tr>
<td>315.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R36C42[2][B]</td>
<td>cdc_phi1/o_posedge_s136/F</td>
</tr>
<tr>
<td>316.483</td>
<td>1.483</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[0][B]</td>
<td>apple_speaker/countdown_6_s1/CLK</td>
</tr>
<tr>
<td>316.448</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_speaker/countdown_6_s1</td>
</tr>
<tr>
<td>316.413</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C35[0][B]</td>
<td>apple_speaker/countdown_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.239</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 22.827%; route: 0.874, 60.978%; tC2Q: 0.232, 16.195%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.483, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.077</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>316.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>316.413</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_speaker/speaker_bit_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_speaker/countdown_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_posedge_166:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>314.814</td>
<td>314.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>314.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>314.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>315.058</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>apple_speaker/speaker_bit_s1/CLK</td>
</tr>
<tr>
<td>315.290</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R20C34[0][A]</td>
<td style=" font-weight:bold;">apple_speaker/speaker_bit_s1/Q</td>
</tr>
<tr>
<td>315.791</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td>apple_speaker/n19_s0/I0</td>
</tr>
<tr>
<td>316.118</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>24</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">apple_speaker/n19_s0/F</td>
</tr>
<tr>
<td>316.490</td>
<td>0.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[0][A]</td>
<td style=" font-weight:bold;">apple_speaker/countdown_7_s1/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>315.000</td>
<td>315.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>315.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_posedge_166</td>
</tr>
<tr>
<td>315.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R36C42[2][B]</td>
<td>cdc_phi1/o_posedge_s136/F</td>
</tr>
<tr>
<td>316.483</td>
<td>1.483</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[0][A]</td>
<td>apple_speaker/countdown_7_s1/CLK</td>
</tr>
<tr>
<td>316.448</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_speaker/countdown_7_s1</td>
</tr>
<tr>
<td>316.413</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C35[0][A]</td>
<td>apple_speaker/countdown_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.239</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 22.827%; route: 0.874, 60.978%; tC2Q: 0.232, 16.195%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.483, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.077</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>316.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>316.413</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_speaker/speaker_bit_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_speaker/countdown_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_posedge_166:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>314.814</td>
<td>314.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>314.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>314.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>315.058</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>apple_speaker/speaker_bit_s1/CLK</td>
</tr>
<tr>
<td>315.290</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R20C34[0][A]</td>
<td style=" font-weight:bold;">apple_speaker/speaker_bit_s1/Q</td>
</tr>
<tr>
<td>315.791</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td>apple_speaker/n19_s0/I0</td>
</tr>
<tr>
<td>316.118</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>24</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">apple_speaker/n19_s0/F</td>
</tr>
<tr>
<td>316.490</td>
<td>0.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[2][A]</td>
<td style=" font-weight:bold;">apple_speaker/countdown_13_s1/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>315.000</td>
<td>315.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>315.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_posedge_166</td>
</tr>
<tr>
<td>315.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R36C42[2][B]</td>
<td>cdc_phi1/o_posedge_s136/F</td>
</tr>
<tr>
<td>316.483</td>
<td>1.483</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[2][A]</td>
<td>apple_speaker/countdown_13_s1/CLK</td>
</tr>
<tr>
<td>316.448</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_speaker/countdown_13_s1</td>
</tr>
<tr>
<td>316.413</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C35[2][A]</td>
<td>apple_speaker/countdown_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.239</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 22.827%; route: 0.874, 60.978%; tC2Q: 0.232, 16.195%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.483, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.077</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>316.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>316.413</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_speaker/speaker_bit_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_speaker/countdown_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_posedge_166:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>314.814</td>
<td>314.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>314.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>314.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>315.058</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>apple_speaker/speaker_bit_s1/CLK</td>
</tr>
<tr>
<td>315.290</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R20C34[0][A]</td>
<td style=" font-weight:bold;">apple_speaker/speaker_bit_s1/Q</td>
</tr>
<tr>
<td>315.791</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td>apple_speaker/n19_s0/I0</td>
</tr>
<tr>
<td>316.118</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>24</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">apple_speaker/n19_s0/F</td>
</tr>
<tr>
<td>316.490</td>
<td>0.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[1][B]</td>
<td style=" font-weight:bold;">apple_speaker/countdown_14_s1/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>315.000</td>
<td>315.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>315.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_posedge_166</td>
</tr>
<tr>
<td>315.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R36C42[2][B]</td>
<td>cdc_phi1/o_posedge_s136/F</td>
</tr>
<tr>
<td>316.483</td>
<td>1.483</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][B]</td>
<td>apple_speaker/countdown_14_s1/CLK</td>
</tr>
<tr>
<td>316.448</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_speaker/countdown_14_s1</td>
</tr>
<tr>
<td>316.413</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C35[1][B]</td>
<td>apple_speaker/countdown_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.239</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 22.827%; route: 0.874, 60.978%; tC2Q: 0.232, 16.195%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.483, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.077</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>316.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>316.413</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_speaker/speaker_bit_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_speaker/countdown_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_posedge_166:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>314.814</td>
<td>314.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>314.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>314.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>315.058</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>apple_speaker/speaker_bit_s1/CLK</td>
</tr>
<tr>
<td>315.290</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R20C34[0][A]</td>
<td style=" font-weight:bold;">apple_speaker/speaker_bit_s1/Q</td>
</tr>
<tr>
<td>315.791</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td>apple_speaker/n19_s0/I0</td>
</tr>
<tr>
<td>316.118</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>24</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">apple_speaker/n19_s0/F</td>
</tr>
<tr>
<td>316.490</td>
<td>0.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td style=" font-weight:bold;">apple_speaker/countdown_15_s1/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>315.000</td>
<td>315.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>315.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_posedge_166</td>
</tr>
<tr>
<td>315.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R36C42[2][B]</td>
<td>cdc_phi1/o_posedge_s136/F</td>
</tr>
<tr>
<td>316.483</td>
<td>1.483</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>apple_speaker/countdown_15_s1/CLK</td>
</tr>
<tr>
<td>316.448</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_speaker/countdown_15_s1</td>
</tr>
<tr>
<td>316.413</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>apple_speaker/countdown_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.239</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 22.827%; route: 0.874, 60.978%; tC2Q: 0.232, 16.195%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.483, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>316.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>316.413</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_speaker/speaker_bit_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_speaker/countdown_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_posedge_166:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>314.814</td>
<td>314.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>314.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>314.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>315.058</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>apple_speaker/speaker_bit_s1/CLK</td>
</tr>
<tr>
<td>315.290</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R20C34[0][A]</td>
<td style=" font-weight:bold;">apple_speaker/speaker_bit_s1/Q</td>
</tr>
<tr>
<td>315.791</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td>apple_speaker/n19_s0/I0</td>
</tr>
<tr>
<td>316.118</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>24</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">apple_speaker/n19_s0/F</td>
</tr>
<tr>
<td>316.487</td>
<td>0.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td style=" font-weight:bold;">apple_speaker/countdown_8_s1/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>315.000</td>
<td>315.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>315.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_posedge_166</td>
</tr>
<tr>
<td>315.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R36C42[2][B]</td>
<td>cdc_phi1/o_posedge_s136/F</td>
</tr>
<tr>
<td>316.483</td>
<td>1.483</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td>apple_speaker/countdown_8_s1/CLK</td>
</tr>
<tr>
<td>316.448</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_speaker/countdown_8_s1</td>
</tr>
<tr>
<td>316.413</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C36[0][B]</td>
<td>apple_speaker/countdown_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.239</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 22.885%; route: 0.870, 60.878%; tC2Q: 0.232, 16.237%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.483, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>316.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>316.413</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_speaker/speaker_bit_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_speaker/countdown_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_posedge_166:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>314.814</td>
<td>314.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>314.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>314.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>315.058</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>apple_speaker/speaker_bit_s1/CLK</td>
</tr>
<tr>
<td>315.290</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R20C34[0][A]</td>
<td style=" font-weight:bold;">apple_speaker/speaker_bit_s1/Q</td>
</tr>
<tr>
<td>315.791</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td>apple_speaker/n19_s0/I0</td>
</tr>
<tr>
<td>316.118</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>24</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">apple_speaker/n19_s0/F</td>
</tr>
<tr>
<td>316.487</td>
<td>0.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[1][A]</td>
<td style=" font-weight:bold;">apple_speaker/countdown_9_s1/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>315.000</td>
<td>315.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>315.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_posedge_166</td>
</tr>
<tr>
<td>315.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R36C42[2][B]</td>
<td>cdc_phi1/o_posedge_s136/F</td>
</tr>
<tr>
<td>316.483</td>
<td>1.483</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[1][A]</td>
<td>apple_speaker/countdown_9_s1/CLK</td>
</tr>
<tr>
<td>316.448</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_speaker/countdown_9_s1</td>
</tr>
<tr>
<td>316.413</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C36[1][A]</td>
<td>apple_speaker/countdown_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.239</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 22.885%; route: 0.870, 60.878%; tC2Q: 0.232, 16.237%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.483, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>316.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>316.413</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_speaker/speaker_bit_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_speaker/countdown_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_posedge_166:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>314.814</td>
<td>314.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>314.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>314.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>315.058</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>apple_speaker/speaker_bit_s1/CLK</td>
</tr>
<tr>
<td>315.290</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R20C34[0][A]</td>
<td style=" font-weight:bold;">apple_speaker/speaker_bit_s1/Q</td>
</tr>
<tr>
<td>315.791</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td>apple_speaker/n19_s0/I0</td>
</tr>
<tr>
<td>316.118</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>24</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">apple_speaker/n19_s0/F</td>
</tr>
<tr>
<td>316.487</td>
<td>0.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[1][B]</td>
<td style=" font-weight:bold;">apple_speaker/countdown_10_s1/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>315.000</td>
<td>315.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>315.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_posedge_166</td>
</tr>
<tr>
<td>315.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R36C42[2][B]</td>
<td>cdc_phi1/o_posedge_s136/F</td>
</tr>
<tr>
<td>316.483</td>
<td>1.483</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[1][B]</td>
<td>apple_speaker/countdown_10_s1/CLK</td>
</tr>
<tr>
<td>316.448</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_speaker/countdown_10_s1</td>
</tr>
<tr>
<td>316.413</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C36[1][B]</td>
<td>apple_speaker/countdown_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.239</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 22.885%; route: 0.870, 60.878%; tC2Q: 0.232, 16.237%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.483, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>316.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>316.413</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_speaker/speaker_bit_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_speaker/countdown_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_posedge_166:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>314.814</td>
<td>314.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>314.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>314.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>315.058</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>apple_speaker/speaker_bit_s1/CLK</td>
</tr>
<tr>
<td>315.290</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R20C34[0][A]</td>
<td style=" font-weight:bold;">apple_speaker/speaker_bit_s1/Q</td>
</tr>
<tr>
<td>315.791</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td>apple_speaker/n19_s0/I0</td>
</tr>
<tr>
<td>316.118</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>24</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">apple_speaker/n19_s0/F</td>
</tr>
<tr>
<td>316.487</td>
<td>0.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[2][B]</td>
<td style=" font-weight:bold;">apple_speaker/countdown_19_s1/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>315.000</td>
<td>315.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>315.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_posedge_166</td>
</tr>
<tr>
<td>315.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R36C42[2][B]</td>
<td>cdc_phi1/o_posedge_s136/F</td>
</tr>
<tr>
<td>316.483</td>
<td>1.483</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[2][B]</td>
<td>apple_speaker/countdown_19_s1/CLK</td>
</tr>
<tr>
<td>316.448</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_speaker/countdown_19_s1</td>
</tr>
<tr>
<td>316.413</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C36[2][B]</td>
<td>apple_speaker/countdown_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.239</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 22.885%; route: 0.870, 60.878%; tC2Q: 0.232, 16.237%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.483, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>186.057</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>186.068</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_speaker/speaker_bit_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_speaker/prev_speaker_bit_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_posedge_166:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>185.369</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>apple_speaker/speaker_bit_s1/CLK</td>
</tr>
<tr>
<td>185.571</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C34[0][A]</td>
<td style=" font-weight:bold;">apple_speaker/speaker_bit_s1/Q</td>
</tr>
<tr>
<td>186.057</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td style=" font-weight:bold;">apple_speaker/prev_speaker_bit_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_posedge_166</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R36C42[2][B]</td>
<td>cdc_phi1/o_posedge_s136/F</td>
</tr>
<tr>
<td>186.022</td>
<td>1.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td>apple_speaker/prev_speaker_bit_s1/CLK</td>
</tr>
<tr>
<td>186.057</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_speaker/prev_speaker_bit_s1</td>
</tr>
<tr>
<td>186.068</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C38[0][A]</td>
<td>apple_speaker/prev_speaker_bit_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.837</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.486, 70.625%; tC2Q: 0.202, 29.375%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.022, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>186.069</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>186.068</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_speaker/speaker_bit_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_speaker/speaker_o_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_posedge_166:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>185.369</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>apple_speaker/speaker_bit_s1/CLK</td>
</tr>
<tr>
<td>185.571</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C34[0][A]</td>
<td style=" font-weight:bold;">apple_speaker/speaker_bit_s1/Q</td>
</tr>
<tr>
<td>186.069</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[2][A]</td>
<td style=" font-weight:bold;">apple_speaker/speaker_o_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_posedge_166</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R36C42[2][B]</td>
<td>cdc_phi1/o_posedge_s136/F</td>
</tr>
<tr>
<td>186.022</td>
<td>1.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[2][A]</td>
<td>apple_speaker/speaker_o_s1/CLK</td>
</tr>
<tr>
<td>186.057</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_speaker/speaker_o_s1</td>
</tr>
<tr>
<td>186.068</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C37[2][A]</td>
<td>apple_speaker/speaker_o_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.837</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.498, 71.136%; tC2Q: 0.202, 28.864%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.022, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.122</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>186.189</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>186.068</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_speaker/speaker_bit_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_speaker/countdown_23_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_posedge_166:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>185.369</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>apple_speaker/speaker_bit_s1/CLK</td>
</tr>
<tr>
<td>185.571</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C34[0][A]</td>
<td style=" font-weight:bold;">apple_speaker/speaker_bit_s1/Q</td>
</tr>
<tr>
<td>185.822</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td>apple_speaker/n19_s0/I0</td>
</tr>
<tr>
<td>186.057</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">apple_speaker/n19_s0/F</td>
</tr>
<tr>
<td>186.189</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td style=" font-weight:bold;">apple_speaker/countdown_23_s1/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_posedge_166</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R36C42[2][B]</td>
<td>cdc_phi1/o_posedge_s136/F</td>
</tr>
<tr>
<td>186.022</td>
<td>1.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td>apple_speaker/countdown_23_s1/CLK</td>
</tr>
<tr>
<td>186.057</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_speaker/countdown_23_s1</td>
</tr>
<tr>
<td>186.068</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C38[1][B]</td>
<td>apple_speaker/countdown_23_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.837</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 28.659%; route: 0.383, 46.706%; tC2Q: 0.202, 24.635%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.022, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.238</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.671</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/data_r_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C25[1][B]</td>
<td>apple_bus/data_r_7_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>71</td>
<td>R48C25[1][B]</td>
<td style=" font-weight:bold;">apple_bus/data_r_7_s0/Q</td>
</tr>
<tr>
<td>0.671</td>
<td>0.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td style=" font-weight:bold;">apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_1_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_1_s/CLKA</td>
</tr>
<tr>
<td>0.433</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.285, 58.496%; tC2Q: 0.202, 41.504%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>186.311</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>186.068</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_speaker/speaker_bit_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_speaker/countdown_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_posedge_166:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>185.369</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>apple_speaker/speaker_bit_s1/CLK</td>
</tr>
<tr>
<td>185.571</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C34[0][A]</td>
<td style=" font-weight:bold;">apple_speaker/speaker_bit_s1/Q</td>
</tr>
<tr>
<td>185.822</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td>apple_speaker/n19_s0/I0</td>
</tr>
<tr>
<td>186.057</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">apple_speaker/n19_s0/F</td>
</tr>
<tr>
<td>186.311</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">apple_speaker/countdown_16_s1/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_posedge_166</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R36C42[2][B]</td>
<td>cdc_phi1/o_posedge_s136/F</td>
</tr>
<tr>
<td>186.022</td>
<td>1.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>apple_speaker/countdown_16_s1/CLK</td>
</tr>
<tr>
<td>186.057</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_speaker/countdown_16_s1</td>
</tr>
<tr>
<td>186.068</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>apple_speaker/countdown_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.837</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 24.947%; route: 0.505, 53.608%; tC2Q: 0.202, 21.444%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.022, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>186.311</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>186.068</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_speaker/speaker_bit_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_speaker/countdown_21_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_posedge_166:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>185.369</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>apple_speaker/speaker_bit_s1/CLK</td>
</tr>
<tr>
<td>185.571</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C34[0][A]</td>
<td style=" font-weight:bold;">apple_speaker/speaker_bit_s1/Q</td>
</tr>
<tr>
<td>185.822</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td>apple_speaker/n19_s0/I0</td>
</tr>
<tr>
<td>186.057</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">apple_speaker/n19_s0/F</td>
</tr>
<tr>
<td>186.311</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td style=" font-weight:bold;">apple_speaker/countdown_21_s1/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_posedge_166</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R36C42[2][B]</td>
<td>cdc_phi1/o_posedge_s136/F</td>
</tr>
<tr>
<td>186.022</td>
<td>1.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td>apple_speaker/countdown_21_s1/CLK</td>
</tr>
<tr>
<td>186.057</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_speaker/countdown_21_s1</td>
</tr>
<tr>
<td>186.068</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C38[2][B]</td>
<td>apple_speaker/countdown_21_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.837</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 24.947%; route: 0.505, 53.608%; tC2Q: 0.202, 21.444%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.022, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>186.311</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>186.068</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_speaker/speaker_bit_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_speaker/countdown_22_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_posedge_166:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>185.369</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>apple_speaker/speaker_bit_s1/CLK</td>
</tr>
<tr>
<td>185.571</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C34[0][A]</td>
<td style=" font-weight:bold;">apple_speaker/speaker_bit_s1/Q</td>
</tr>
<tr>
<td>185.822</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td>apple_speaker/n19_s0/I0</td>
</tr>
<tr>
<td>186.057</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">apple_speaker/n19_s0/F</td>
</tr>
<tr>
<td>186.311</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C38[2][A]</td>
<td style=" font-weight:bold;">apple_speaker/countdown_22_s1/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_posedge_166</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R36C42[2][B]</td>
<td>cdc_phi1/o_posedge_s136/F</td>
</tr>
<tr>
<td>186.022</td>
<td>1.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[2][A]</td>
<td>apple_speaker/countdown_22_s1/CLK</td>
</tr>
<tr>
<td>186.057</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_speaker/countdown_22_s1</td>
</tr>
<tr>
<td>186.068</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C38[2][A]</td>
<td>apple_speaker/countdown_22_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.837</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 24.947%; route: 0.505, 53.608%; tC2Q: 0.202, 21.444%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.022, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.255</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>186.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>186.068</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_speaker/speaker_bit_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_speaker/countdown_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_posedge_166:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>185.369</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>apple_speaker/speaker_bit_s1/CLK</td>
</tr>
<tr>
<td>185.571</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C34[0][A]</td>
<td style=" font-weight:bold;">apple_speaker/speaker_bit_s1/Q</td>
</tr>
<tr>
<td>185.822</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td>apple_speaker/n19_s0/I0</td>
</tr>
<tr>
<td>186.057</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">apple_speaker/n19_s0/F</td>
</tr>
<tr>
<td>186.322</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[1][A]</td>
<td style=" font-weight:bold;">apple_speaker/countdown_17_s1/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_posedge_166</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R36C42[2][B]</td>
<td>cdc_phi1/o_posedge_s136/F</td>
</tr>
<tr>
<td>186.022</td>
<td>1.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C37[1][A]</td>
<td>apple_speaker/countdown_17_s1/CLK</td>
</tr>
<tr>
<td>186.057</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_speaker/countdown_17_s1</td>
</tr>
<tr>
<td>186.068</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C37[1][A]</td>
<td>apple_speaker/countdown_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.837</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 24.654%; route: 0.516, 54.153%; tC2Q: 0.202, 21.192%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.022, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.261</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>186.328</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>186.068</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_speaker/speaker_bit_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_speaker/countdown_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_posedge_166:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>185.369</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>apple_speaker/speaker_bit_s1/CLK</td>
</tr>
<tr>
<td>185.571</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C34[0][A]</td>
<td style=" font-weight:bold;">apple_speaker/speaker_bit_s1/Q</td>
</tr>
<tr>
<td>185.822</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td>apple_speaker/n19_s0/I0</td>
</tr>
<tr>
<td>186.057</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">apple_speaker/n19_s0/F</td>
</tr>
<tr>
<td>186.328</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td style=" font-weight:bold;">apple_speaker/countdown_8_s1/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_posedge_166</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R36C42[2][B]</td>
<td>cdc_phi1/o_posedge_s136/F</td>
</tr>
<tr>
<td>186.022</td>
<td>1.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td>apple_speaker/countdown_8_s1/CLK</td>
</tr>
<tr>
<td>186.057</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_speaker/countdown_8_s1</td>
</tr>
<tr>
<td>186.068</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C36[0][B]</td>
<td>apple_speaker/countdown_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.837</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 24.500%; route: 0.522, 54.440%; tC2Q: 0.202, 21.060%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.022, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.261</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>186.328</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>186.068</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_speaker/speaker_bit_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_speaker/countdown_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_posedge_166:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>185.369</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>apple_speaker/speaker_bit_s1/CLK</td>
</tr>
<tr>
<td>185.571</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C34[0][A]</td>
<td style=" font-weight:bold;">apple_speaker/speaker_bit_s1/Q</td>
</tr>
<tr>
<td>185.822</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td>apple_speaker/n19_s0/I0</td>
</tr>
<tr>
<td>186.057</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">apple_speaker/n19_s0/F</td>
</tr>
<tr>
<td>186.328</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[1][A]</td>
<td style=" font-weight:bold;">apple_speaker/countdown_9_s1/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_posedge_166</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R36C42[2][B]</td>
<td>cdc_phi1/o_posedge_s136/F</td>
</tr>
<tr>
<td>186.022</td>
<td>1.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[1][A]</td>
<td>apple_speaker/countdown_9_s1/CLK</td>
</tr>
<tr>
<td>186.057</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_speaker/countdown_9_s1</td>
</tr>
<tr>
<td>186.068</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C36[1][A]</td>
<td>apple_speaker/countdown_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.837</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 24.500%; route: 0.522, 54.440%; tC2Q: 0.202, 21.060%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.022, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.261</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>186.328</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>186.068</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_speaker/speaker_bit_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_speaker/countdown_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_posedge_166:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>185.369</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>apple_speaker/speaker_bit_s1/CLK</td>
</tr>
<tr>
<td>185.571</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C34[0][A]</td>
<td style=" font-weight:bold;">apple_speaker/speaker_bit_s1/Q</td>
</tr>
<tr>
<td>185.822</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td>apple_speaker/n19_s0/I0</td>
</tr>
<tr>
<td>186.057</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">apple_speaker/n19_s0/F</td>
</tr>
<tr>
<td>186.328</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[1][B]</td>
<td style=" font-weight:bold;">apple_speaker/countdown_10_s1/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_posedge_166</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R36C42[2][B]</td>
<td>cdc_phi1/o_posedge_s136/F</td>
</tr>
<tr>
<td>186.022</td>
<td>1.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[1][B]</td>
<td>apple_speaker/countdown_10_s1/CLK</td>
</tr>
<tr>
<td>186.057</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_speaker/countdown_10_s1</td>
</tr>
<tr>
<td>186.068</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C36[1][B]</td>
<td>apple_speaker/countdown_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.837</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 24.500%; route: 0.522, 54.440%; tC2Q: 0.202, 21.060%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.022, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.261</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>186.328</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>186.068</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_speaker/speaker_bit_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_speaker/countdown_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_posedge_166:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>185.369</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>apple_speaker/speaker_bit_s1/CLK</td>
</tr>
<tr>
<td>185.571</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C34[0][A]</td>
<td style=" font-weight:bold;">apple_speaker/speaker_bit_s1/Q</td>
</tr>
<tr>
<td>185.822</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td>apple_speaker/n19_s0/I0</td>
</tr>
<tr>
<td>186.057</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">apple_speaker/n19_s0/F</td>
</tr>
<tr>
<td>186.328</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[2][B]</td>
<td style=" font-weight:bold;">apple_speaker/countdown_19_s1/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_posedge_166</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R36C42[2][B]</td>
<td>cdc_phi1/o_posedge_s136/F</td>
</tr>
<tr>
<td>186.022</td>
<td>1.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[2][B]</td>
<td>apple_speaker/countdown_19_s1/CLK</td>
</tr>
<tr>
<td>186.057</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_speaker/countdown_19_s1</td>
</tr>
<tr>
<td>186.068</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C36[2][B]</td>
<td>apple_speaker/countdown_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.837</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 24.500%; route: 0.522, 54.440%; tC2Q: 0.202, 21.060%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.022, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.261</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>186.328</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>186.068</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_speaker/speaker_bit_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_speaker/countdown_20_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_posedge_166:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>185.369</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>apple_speaker/speaker_bit_s1/CLK</td>
</tr>
<tr>
<td>185.571</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C34[0][A]</td>
<td style=" font-weight:bold;">apple_speaker/speaker_bit_s1/Q</td>
</tr>
<tr>
<td>185.822</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td>apple_speaker/n19_s0/I0</td>
</tr>
<tr>
<td>186.057</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">apple_speaker/n19_s0/F</td>
</tr>
<tr>
<td>186.328</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[2][A]</td>
<td style=" font-weight:bold;">apple_speaker/countdown_20_s1/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_posedge_166</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R36C42[2][B]</td>
<td>cdc_phi1/o_posedge_s136/F</td>
</tr>
<tr>
<td>186.022</td>
<td>1.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[2][A]</td>
<td>apple_speaker/countdown_20_s1/CLK</td>
</tr>
<tr>
<td>186.057</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_speaker/countdown_20_s1</td>
</tr>
<tr>
<td>186.068</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C36[2][A]</td>
<td>apple_speaker/countdown_20_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.837</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 24.500%; route: 0.522, 54.440%; tC2Q: 0.202, 21.060%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.022, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.264</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>186.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>186.068</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_speaker/speaker_bit_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_speaker/countdown_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_posedge_166:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>185.369</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>apple_speaker/speaker_bit_s1/CLK</td>
</tr>
<tr>
<td>185.571</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C34[0][A]</td>
<td style=" font-weight:bold;">apple_speaker/speaker_bit_s1/Q</td>
</tr>
<tr>
<td>185.822</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td>apple_speaker/n19_s0/I0</td>
</tr>
<tr>
<td>186.057</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">apple_speaker/n19_s0/F</td>
</tr>
<tr>
<td>186.331</td>
<td>0.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[0][B]</td>
<td style=" font-weight:bold;">apple_speaker/countdown_6_s1/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_posedge_166</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R36C42[2][B]</td>
<td>cdc_phi1/o_posedge_s136/F</td>
</tr>
<tr>
<td>186.022</td>
<td>1.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[0][B]</td>
<td>apple_speaker/countdown_6_s1/CLK</td>
</tr>
<tr>
<td>186.057</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_speaker/countdown_6_s1</td>
</tr>
<tr>
<td>186.068</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C35[0][B]</td>
<td>apple_speaker/countdown_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.837</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 24.424%; route: 0.525, 54.582%; tC2Q: 0.202, 20.994%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.022, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.264</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>186.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>186.068</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_speaker/speaker_bit_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_speaker/countdown_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_posedge_166:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>185.369</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>apple_speaker/speaker_bit_s1/CLK</td>
</tr>
<tr>
<td>185.571</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C34[0][A]</td>
<td style=" font-weight:bold;">apple_speaker/speaker_bit_s1/Q</td>
</tr>
<tr>
<td>185.822</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td>apple_speaker/n19_s0/I0</td>
</tr>
<tr>
<td>186.057</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">apple_speaker/n19_s0/F</td>
</tr>
<tr>
<td>186.331</td>
<td>0.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[0][A]</td>
<td style=" font-weight:bold;">apple_speaker/countdown_7_s1/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_posedge_166</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R36C42[2][B]</td>
<td>cdc_phi1/o_posedge_s136/F</td>
</tr>
<tr>
<td>186.022</td>
<td>1.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[0][A]</td>
<td>apple_speaker/countdown_7_s1/CLK</td>
</tr>
<tr>
<td>186.057</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_speaker/countdown_7_s1</td>
</tr>
<tr>
<td>186.068</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C35[0][A]</td>
<td>apple_speaker/countdown_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.837</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 24.424%; route: 0.525, 54.582%; tC2Q: 0.202, 20.994%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.022, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.264</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>186.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>186.068</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_speaker/speaker_bit_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_speaker/countdown_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_posedge_166:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>185.369</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>apple_speaker/speaker_bit_s1/CLK</td>
</tr>
<tr>
<td>185.571</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C34[0][A]</td>
<td style=" font-weight:bold;">apple_speaker/speaker_bit_s1/Q</td>
</tr>
<tr>
<td>185.822</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td>apple_speaker/n19_s0/I0</td>
</tr>
<tr>
<td>186.057</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">apple_speaker/n19_s0/F</td>
</tr>
<tr>
<td>186.331</td>
<td>0.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[2][A]</td>
<td style=" font-weight:bold;">apple_speaker/countdown_13_s1/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_posedge_166</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R36C42[2][B]</td>
<td>cdc_phi1/o_posedge_s136/F</td>
</tr>
<tr>
<td>186.022</td>
<td>1.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[2][A]</td>
<td>apple_speaker/countdown_13_s1/CLK</td>
</tr>
<tr>
<td>186.057</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_speaker/countdown_13_s1</td>
</tr>
<tr>
<td>186.068</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C35[2][A]</td>
<td>apple_speaker/countdown_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.837</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 24.424%; route: 0.525, 54.582%; tC2Q: 0.202, 20.994%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.022, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.264</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>186.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>186.068</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_speaker/speaker_bit_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_speaker/countdown_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_posedge_166:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>185.369</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>apple_speaker/speaker_bit_s1/CLK</td>
</tr>
<tr>
<td>185.571</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C34[0][A]</td>
<td style=" font-weight:bold;">apple_speaker/speaker_bit_s1/Q</td>
</tr>
<tr>
<td>185.822</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td>apple_speaker/n19_s0/I0</td>
</tr>
<tr>
<td>186.057</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">apple_speaker/n19_s0/F</td>
</tr>
<tr>
<td>186.331</td>
<td>0.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[1][B]</td>
<td style=" font-weight:bold;">apple_speaker/countdown_14_s1/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_posedge_166</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R36C42[2][B]</td>
<td>cdc_phi1/o_posedge_s136/F</td>
</tr>
<tr>
<td>186.022</td>
<td>1.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][B]</td>
<td>apple_speaker/countdown_14_s1/CLK</td>
</tr>
<tr>
<td>186.057</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_speaker/countdown_14_s1</td>
</tr>
<tr>
<td>186.068</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C35[1][B]</td>
<td>apple_speaker/countdown_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.837</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 24.424%; route: 0.525, 54.582%; tC2Q: 0.202, 20.994%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.022, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.264</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>186.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>186.068</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_speaker/speaker_bit_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_speaker/countdown_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_posedge_166:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>185.369</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>apple_speaker/speaker_bit_s1/CLK</td>
</tr>
<tr>
<td>185.571</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C34[0][A]</td>
<td style=" font-weight:bold;">apple_speaker/speaker_bit_s1/Q</td>
</tr>
<tr>
<td>185.822</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td>apple_speaker/n19_s0/I0</td>
</tr>
<tr>
<td>186.057</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">apple_speaker/n19_s0/F</td>
</tr>
<tr>
<td>186.331</td>
<td>0.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td style=" font-weight:bold;">apple_speaker/countdown_15_s1/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_posedge_166</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R36C42[2][B]</td>
<td>cdc_phi1/o_posedge_s136/F</td>
</tr>
<tr>
<td>186.022</td>
<td>1.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>apple_speaker/countdown_15_s1/CLK</td>
</tr>
<tr>
<td>186.057</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_speaker/countdown_15_s1</td>
</tr>
<tr>
<td>186.068</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>apple_speaker/countdown_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.837</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 24.424%; route: 0.525, 54.582%; tC2Q: 0.202, 20.994%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.022, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_cpu/horz_en_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_cpu/horz_ff_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C14[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_cpu/horz_en_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R40C14[0][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_cpu/horz_en_s0/Q</td>
</tr>
<tr>
<td>0.513</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C14[1][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_cpu/horz_ff_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C14[1][A]</td>
<td>supersprite/vdp/f18a_core/inst_cpu/horz_ff_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C14[1][A]</td>
<td>supersprite/vdp/f18a_core/inst_cpu/horz_ff_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.127, 38.638%; tC2Q: 0.202, 61.362%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_tiles/fifo_re_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_tiles/fifo_rd_cnt_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[2][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/fifo_re_r_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C13[2][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_tiles/fifo_re_r_s0/Q</td>
</tr>
<tr>
<td>0.515</td>
<td>0.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_tiles/fifo_rd_cnt_r_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/fifo_rd_cnt_r_0_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/fifo_rd_cnt_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.865%; tC2Q: 0.202, 61.135%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.322</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/m6522_left/acr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/ira_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C31[2][A]</td>
<td>mockingboard/m6522_left/acr_0_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R47C31[2][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/acr_0_s0/Q</td>
</tr>
<tr>
<td>0.517</td>
<td>0.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C31[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/ira_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C31[1][A]</td>
<td>mockingboard/m6522_left/ira_0_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C31[1][A]</td>
<td>mockingboard/m6522_left/ira_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.131, 39.314%; tC2Q: 0.202, 60.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.332</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.765</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/data_r_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C25[1][A]</td>
<td>apple_bus/data_r_6_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>60</td>
<td>R48C25[1][A]</td>
<td style=" font-weight:bold;">apple_bus/data_r_6_s0/Q</td>
</tr>
<tr>
<td>0.765</td>
<td>0.379</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td style=" font-weight:bold;">apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_1_s/CLKA</td>
</tr>
<tr>
<td>0.433</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.379, 65.219%; tC2Q: 0.202, 34.781%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>186.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>186.068</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_speaker/speaker_bit_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_speaker/countdown_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_posedge_166:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>185.369</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>apple_speaker/speaker_bit_s1/CLK</td>
</tr>
<tr>
<td>185.571</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C34[0][A]</td>
<td style=" font-weight:bold;">apple_speaker/speaker_bit_s1/Q</td>
</tr>
<tr>
<td>185.822</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td>apple_speaker/n19_s0/I0</td>
</tr>
<tr>
<td>186.057</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">apple_speaker/n19_s0/F</td>
</tr>
<tr>
<td>186.441</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[2][B]</td>
<td style=" font-weight:bold;">apple_speaker/countdown_2_s1/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_posedge_166</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R36C42[2][B]</td>
<td>cdc_phi1/o_posedge_s136/F</td>
</tr>
<tr>
<td>186.022</td>
<td>1.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][B]</td>
<td>apple_speaker/countdown_2_s1/CLK</td>
</tr>
<tr>
<td>186.057</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_speaker/countdown_2_s1</td>
</tr>
<tr>
<td>186.068</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C34[2][B]</td>
<td>apple_speaker/countdown_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.837</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 21.923%; route: 0.635, 59.233%; tC2Q: 0.202, 18.844%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.022, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>186.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>186.068</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_speaker/speaker_bit_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_speaker/countdown_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_posedge_166:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>185.369</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>apple_speaker/speaker_bit_s1/CLK</td>
</tr>
<tr>
<td>185.571</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C34[0][A]</td>
<td style=" font-weight:bold;">apple_speaker/speaker_bit_s1/Q</td>
</tr>
<tr>
<td>185.822</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td>apple_speaker/n19_s0/I0</td>
</tr>
<tr>
<td>186.057</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">apple_speaker/n19_s0/F</td>
</tr>
<tr>
<td>186.441</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td style=" font-weight:bold;">apple_speaker/countdown_3_s1/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_posedge_166</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R36C42[2][B]</td>
<td>cdc_phi1/o_posedge_s136/F</td>
</tr>
<tr>
<td>186.022</td>
<td>1.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>apple_speaker/countdown_3_s1/CLK</td>
</tr>
<tr>
<td>186.057</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_speaker/countdown_3_s1</td>
</tr>
<tr>
<td>186.068</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>apple_speaker/countdown_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.837</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 21.923%; route: 0.635, 59.233%; tC2Q: 0.202, 18.844%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.022, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>186.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>186.068</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_speaker/speaker_bit_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_speaker/countdown_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_posedge_166:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>185.369</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>apple_speaker/speaker_bit_s1/CLK</td>
</tr>
<tr>
<td>185.571</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C34[0][A]</td>
<td style=" font-weight:bold;">apple_speaker/speaker_bit_s1/Q</td>
</tr>
<tr>
<td>185.822</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td>apple_speaker/n19_s0/I0</td>
</tr>
<tr>
<td>186.057</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">apple_speaker/n19_s0/F</td>
</tr>
<tr>
<td>186.441</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td style=" font-weight:bold;">apple_speaker/countdown_4_s1/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_posedge_166</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R36C42[2][B]</td>
<td>cdc_phi1/o_posedge_s136/F</td>
</tr>
<tr>
<td>186.022</td>
<td>1.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td>apple_speaker/countdown_4_s1/CLK</td>
</tr>
<tr>
<td>186.057</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_speaker/countdown_4_s1</td>
</tr>
<tr>
<td>186.068</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C34[1][B]</td>
<td>apple_speaker/countdown_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.837</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 21.923%; route: 0.635, 59.233%; tC2Q: 0.202, 18.844%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.022, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.408</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.408</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>o_posedge_166</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>apple_speaker/countdown_23_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>o_posedge_166</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cdc_phi1/o_posedge_s136/F</td>
</tr>
<tr>
<td>6.483</td>
<td>1.483</td>
<td>tNET</td>
<td>FF</td>
<td>apple_speaker/countdown_23_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>o_posedge_166</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cdc_phi1/o_posedge_s136/F</td>
</tr>
<tr>
<td>10.891</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>apple_speaker/countdown_23_s1/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.408</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.408</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>o_posedge_166</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>apple_speaker/countdown_22_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>o_posedge_166</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cdc_phi1/o_posedge_s136/F</td>
</tr>
<tr>
<td>6.483</td>
<td>1.483</td>
<td>tNET</td>
<td>FF</td>
<td>apple_speaker/countdown_22_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>o_posedge_166</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cdc_phi1/o_posedge_s136/F</td>
</tr>
<tr>
<td>10.891</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>apple_speaker/countdown_22_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.408</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.408</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>o_posedge_166</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>apple_speaker/countdown_21_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>o_posedge_166</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cdc_phi1/o_posedge_s136/F</td>
</tr>
<tr>
<td>6.483</td>
<td>1.483</td>
<td>tNET</td>
<td>FF</td>
<td>apple_speaker/countdown_21_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>o_posedge_166</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cdc_phi1/o_posedge_s136/F</td>
</tr>
<tr>
<td>10.891</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>apple_speaker/countdown_21_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.408</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.408</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>o_posedge_166</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>apple_speaker/countdown_20_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>o_posedge_166</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cdc_phi1/o_posedge_s136/F</td>
</tr>
<tr>
<td>6.483</td>
<td>1.483</td>
<td>tNET</td>
<td>FF</td>
<td>apple_speaker/countdown_20_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>o_posedge_166</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cdc_phi1/o_posedge_s136/F</td>
</tr>
<tr>
<td>10.891</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>apple_speaker/countdown_20_s1/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.408</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.408</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>o_posedge_166</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>apple_speaker/countdown_19_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>o_posedge_166</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cdc_phi1/o_posedge_s136/F</td>
</tr>
<tr>
<td>6.483</td>
<td>1.483</td>
<td>tNET</td>
<td>FF</td>
<td>apple_speaker/countdown_19_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>o_posedge_166</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cdc_phi1/o_posedge_s136/F</td>
</tr>
<tr>
<td>10.891</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>apple_speaker/countdown_19_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.408</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.408</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>o_posedge_166</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>apple_speaker/countdown_18_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>o_posedge_166</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cdc_phi1/o_posedge_s136/F</td>
</tr>
<tr>
<td>6.483</td>
<td>1.483</td>
<td>tNET</td>
<td>FF</td>
<td>apple_speaker/countdown_18_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>o_posedge_166</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cdc_phi1/o_posedge_s136/F</td>
</tr>
<tr>
<td>10.891</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>apple_speaker/countdown_18_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.408</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.408</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>o_posedge_166</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>apple_speaker/countdown_17_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>o_posedge_166</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cdc_phi1/o_posedge_s136/F</td>
</tr>
<tr>
<td>6.483</td>
<td>1.483</td>
<td>tNET</td>
<td>FF</td>
<td>apple_speaker/countdown_17_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>o_posedge_166</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cdc_phi1/o_posedge_s136/F</td>
</tr>
<tr>
<td>10.891</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>apple_speaker/countdown_17_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.408</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.408</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>o_posedge_166</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>apple_speaker/countdown_11_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>o_posedge_166</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cdc_phi1/o_posedge_s136/F</td>
</tr>
<tr>
<td>6.483</td>
<td>1.483</td>
<td>tNET</td>
<td>FF</td>
<td>apple_speaker/countdown_11_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>o_posedge_166</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cdc_phi1/o_posedge_s136/F</td>
</tr>
<tr>
<td>10.891</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>apple_speaker/countdown_11_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.408</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.408</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>o_posedge_166</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>apple_speaker/countdown_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>o_posedge_166</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cdc_phi1/o_posedge_s136/F</td>
</tr>
<tr>
<td>6.483</td>
<td>1.483</td>
<td>tNET</td>
<td>FF</td>
<td>apple_speaker/countdown_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>o_posedge_166</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cdc_phi1/o_posedge_s136/F</td>
</tr>
<tr>
<td>10.891</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>apple_speaker/countdown_3_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.408</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.408</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>o_posedge_166</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>apple_speaker/prev_speaker_bit_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>o_posedge_166</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cdc_phi1/o_posedge_s136/F</td>
</tr>
<tr>
<td>6.483</td>
<td>1.483</td>
<td>tNET</td>
<td>FF</td>
<td>apple_speaker/prev_speaker_bit_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>o_posedge_166</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cdc_phi1/o_posedge_s136/F</td>
</tr>
<tr>
<td>10.891</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>apple_speaker/prev_speaker_bit_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2341</td>
<td>clk_logic_w</td>
<td>-1.357</td>
<td>0.261</td>
</tr>
<tr>
<td>1556</td>
<td>clk_pixel_w</td>
<td>9.313</td>
<td>0.427</td>
</tr>
<tr>
<td>265</td>
<td>sample_buffer_current_4</td>
<td>32.458</td>
<td>1.645</td>
</tr>
<tr>
<td>206</td>
<td>clk_audio_w</td>
<td>32.411</td>
<td>4.368</td>
</tr>
<tr>
<td>185</td>
<td>a2bus_if.addr[0]</td>
<td>10.203</td>
<td>2.749</td>
</tr>
<tr>
<td>164</td>
<td>out_l_15_7</td>
<td>33.213</td>
<td>1.635</td>
</tr>
<tr>
<td>164</td>
<td>n957_6</td>
<td>13.980</td>
<td>1.462</td>
</tr>
<tr>
<td>158</td>
<td>reset_n_r</td>
<td>11.752</td>
<td>2.567</td>
</tr>
<tr>
<td>144</td>
<td>gpu_pause</td>
<td>12.073</td>
<td>2.232</td>
</tr>
<tr>
<td>136</td>
<td>n869_5</td>
<td>32.605</td>
<td>1.793</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R21C28</td>
<td>93.06%</td>
</tr>
<tr>
<td>R31C20</td>
<td>88.89%</td>
</tr>
<tr>
<td>R8C33</td>
<td>88.89%</td>
</tr>
<tr>
<td>R49C26</td>
<td>88.89%</td>
</tr>
<tr>
<td>R31C16</td>
<td>87.50%</td>
</tr>
<tr>
<td>R21C29</td>
<td>87.50%</td>
</tr>
<tr>
<td>R45C15</td>
<td>87.50%</td>
</tr>
<tr>
<td>R35C36</td>
<td>86.11%</td>
</tr>
<tr>
<td>R36C17</td>
<td>86.11%</td>
</tr>
<tr>
<td>R34C15</td>
<td>86.11%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 37.037 -waveform {0 18.518} [get_ports {clk}] -add</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_logic -source [get_ports {clk}] -master_clock clk -divide_by 1 -multiply_by 2 -add [get_nets {clk_logic_w}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_pixel -source [get_nets {clk_logic_w}] -master_clock clk_logic -divide_by 2 -multiply_by 1 -add [get_nets {clk_pixel_w}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_hdmi -source [get_nets {clk_pixel_w}] -master_clock clk_pixel -divide_by 1 -multiply_by 5 -add [get_nets {clk_hdmi_w}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
