# VLSIBitsliceDividerDatapath
Custom implementation of an 8-bit divider datapath architecture using bitslice technique and a synthesizable SystemVerilog control unit.
Custom-designed Cell Library is used for synthesis.

__For full documentation - system design, experiments & findings please read [VLSIBitsliceDividerDatapathDoc Report](https://github.com/SamyuelDanyo/vlsi-bitslice-divider-datapath/blob/master/docs/VLSIBitsliceDividerDatapathDoc.pdf)__

__[GutHub Pages Format](https://samyueldanyo.github.io/vlsi-bitslice-divider-datapath/)__

## System Architecture:

![Datapath Design Schematic](https://github.com/SamyuelDanyo/VLSIBitsliceDividerDatapath/blob/master/res/datapath_sch.PNG)

![Bitslice Design](https://github.com/SamyuelDanyo/VLSIBitsliceDividerDatapath/blob/master/res/bitslice_sch.png)

![Control Design](https://github.com/SamyuelDanyo/VLSIBitsliceDividerDatapath/blob/master/res/Control_ASM.PNG)
