

================================================================
== Vitis HLS Report for 'store_output_tile_1'
================================================================
* Date:           Wed May  7 20:24:59 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        convtranspose_multi_kernel_pip.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.431 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min   |    max    | min | max |   Type  |
    +---------+---------+----------+-----------+-----+-----+---------+
    |        1|       25|  3.330 ns|  83.250 ns|    1|   25|       no|
    +---------+---------+----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_140_1  |       23|       23|         9|          1|          1|    16|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      152|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       74|    -|
|Register             |        -|     -|      141|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      141|      226|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln147_1_fu_226_p2      |         +|   0|  0|  27|          20|          20|
    |add_ln147_2_fu_188_p2      |         +|   0|  0|  24|          17|          17|
    |add_ln147_fu_244_p2        |         +|   0|  0|  71|          64|          64|
    |channel_fu_194_p2          |         +|   0|  0|  12|           4|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln140_fu_200_p2       |      icmp|   0|  0|  12|           4|           2|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 152|         112|         108|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  20|          4|    1|          4|
    |ap_enable_reg_pp0_iter8             |   9|          2|    1|          2|
    |ap_phi_mux_phi_ln146_phi_fu_145_p4  |   9|          2|    4|          8|
    |gmem3_blk_n_AW                      |   9|          2|    1|          2|
    |gmem3_blk_n_B                       |   9|          2|    1|          2|
    |gmem3_blk_n_W                       |   9|          2|    1|          2|
    |phi_ln146_reg_141                   |   9|          2|    4|          8|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  74|         16|   13|         28|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |add_ln147_2_reg_297           |  11|   0|   17|          6|
    |ap_CS_fsm                     |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8       |   1|   0|    1|          0|
    |channel_reg_302               |   4|   0|    4|          0|
    |col_cast_reg_283              |   6|   0|    7|          1|
    |gmem3_addr_reg_316            |  64|   0|   64|          0|
    |icmp_ln140_reg_307            |   1|   0|    1|          0|
    |output_tile_0_0_load_reg_322  |  32|   0|   32|          0|
    |phi_ln146_reg_141             |   4|   0|    4|          0|
    |shl_ln146_1_reg_292           |   7|   0|   13|          6|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 141|   0|  154|         13|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+---------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+--------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  store_output_tile.1|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  store_output_tile.1|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  store_output_tile.1|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  store_output_tile.1|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  store_output_tile.1|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  store_output_tile.1|  return value|
|m_axi_gmem3_AWVALID       |  out|    1|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_AWREADY       |   in|    1|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_AWADDR        |  out|   64|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_AWID          |  out|    1|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_AWLEN         |  out|   32|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_AWSIZE        |  out|    3|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_AWBURST       |  out|    2|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_AWLOCK        |  out|    2|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_AWCACHE       |  out|    4|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_AWPROT        |  out|    3|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_AWQOS         |  out|    4|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_AWREGION      |  out|    4|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_AWUSER        |  out|    1|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_WVALID        |  out|    1|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_WREADY        |   in|    1|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_WDATA         |  out|   32|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_WSTRB         |  out|    4|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_WLAST         |  out|    1|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_WID           |  out|    1|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_WUSER         |  out|    1|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_ARVALID       |  out|    1|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_ARREADY       |   in|    1|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_ARADDR        |  out|   64|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_ARID          |  out|    1|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_ARLEN         |  out|   32|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_ARSIZE        |  out|    3|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_ARBURST       |  out|    2|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_ARLOCK        |  out|    2|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_ARCACHE       |  out|    4|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_ARPROT        |  out|    3|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_ARQOS         |  out|    4|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_ARREGION      |  out|    4|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_ARUSER        |  out|    1|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_RVALID        |   in|    1|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_RREADY        |  out|    1|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_RDATA         |   in|   32|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_RLAST         |   in|    1|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_RID           |   in|    1|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_RFIFONUM      |   in|    9|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_RUSER         |   in|    1|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_RRESP         |   in|    2|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_BVALID        |   in|    1|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_BREADY        |  out|    1|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_BRESP         |   in|    2|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_BID           |   in|    1|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_BUSER         |   in|    1|       m_axi|                gmem3|       pointer|
|output_data               |   in|   64|     ap_none|          output_data|        scalar|
|output_tile_0_0_address0  |  out|    4|   ap_memory|      output_tile_0_0|         array|
|output_tile_0_0_ce0       |  out|    1|   ap_memory|      output_tile_0_0|         array|
|output_tile_0_0_q0        |   in|   32|   ap_memory|      output_tile_0_0|         array|
|batch_id                  |   in|    3|     ap_none|             batch_id|        scalar|
|row                       |   in|    7|     ap_none|                  row|        scalar|
|col                       |   in|    6|     ap_none|                  col|        scalar|
+--------------------------+-----+-----+------------+---------------------+--------------+

