5 8 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd generate3.1.vcd -o generate3.1.cdd -v generate3.1.v
3 0 main main generate3.1.v 1 25
2 1 20 7000a 1 0 20004 0 0 1 1 0
2 2 20 10003 0 1 400 0 0 a.x
2 3 20 1000a 1 37 1006 1 2
2 4 21 20003 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 5 21 20003 1 0 20008 0 0 32 64 55 55 55 55 55 55 55 55
2 6 21 10003 2 2c 2000a 4 5 32 0 aa aa aa aa aa aa aa aa
2 7 22 7000a 1 0 20008 0 0 1 1 1
2 8 22 10003 0 1 400 0 0 a.x
2 9 22 1000a 1 37 a 7 8
1 mod 0 0 80000 32 0 1 0 0 0 0 0 0 0
4 9 0 0
4 6 9 0
4 3 6 6
3 0 bar main.a generate3.1.v 37 41
1 x 0 39 30004 1 16 102
