// Seed: 476090933
module module_0 (
    input  uwire id_0
    , id_11,
    input  wor   id_1,
    input  tri   id_2,
    output tri   id_3,
    input  tri0  id_4,
    input  wire  id_5,
    output wire  id_6,
    input  tri1  id_7,
    output tri   id_8,
    output tri1  id_9
);
  wire id_12;
  wire [-1 'h0 : -1] id_13;
  initial $clog2(59);
  ;
endmodule
module module_1 (
    input tri1 id_0,
    output uwire id_1,
    output wire id_2,
    input tri0 id_3,
    input tri0 id_4,
    output uwire id_5,
    output tri1 id_6,
    input wand id_7,
    output tri0 id_8,
    input supply1 id_9,
    input supply0 id_10,
    output tri id_11,
    input tri id_12,
    input tri0 id_13,
    input tri1 id_14,
    input wand id_15,
    input supply0 id_16,
    input supply1 id_17,
    input tri0 id_18,
    input tri0 id_19,
    output tri0 id_20,
    output uwire id_21,
    output supply1 id_22,
    input supply1 id_23,
    input supply1 id_24,
    inout tri0 id_25,
    output wand id_26,
    input wor id_27,
    input tri0 id_28,
    output uwire id_29,
    input wand id_30,
    output supply0 id_31
);
  assign id_6 = id_12;
  module_0 modCall_1 (
      id_4,
      id_23,
      id_27,
      id_6,
      id_9,
      id_3,
      id_20,
      id_19,
      id_29,
      id_11
  );
endmodule
