Synthesizing design: usb_crc5_valid.sv

                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

            Version G-2012.06 for RHEL64 -- May 30, 2012
               Copyright (c) 1988-2012 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
dc_shell> dc_shell> Running PRESTO HDLC
Searching for ./usb_crc5_valid.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/usb_crc5_valid.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/usb_crc5_valid.sv
Searching for ./source/usb_crc5_valid.sv
Compiling source file ./source/usb_crc5_valid.sv
Warning:  ./source/usb_crc5_valid.sv:24: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  ./source/usb_crc5_valid.sv:25: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  ./source/usb_crc5_valid.sv:26: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'
Loading db file '/package/eda/synopsys/syn-G-2012.06/libraries/syn/dw_foundation.sldb'
1
dc_shell> Loading db file '/package/eda/synopsys/syn-G-2012.06/libraries/syn/gtech.db'
Loading db file '/package/eda/synopsys/syn-G-2012.06/libraries/syn/standard.sldb'
  Loading link library 'osu05_stdcells'
  Loading link library 'gtech'
Running PRESTO HDLC
Error:  ./source/usb_crc5_valid.sv:31: The statements in this 'always' block are outside the scope of the synthesis policy. Only an 'if' statement is allowed at the top level in this always block. (ELAB-302)
*** Presto compilation terminated with 1 errors. ***
0
dc_shell> dc_shell> Error: Current design is not defined. (UID-4)
0
dc_shell> dc_shell> dc_shell> dc_shell> dc_shell> dc_shell> dc_shell> dc_shell> dc_shell> Error: Current design is not defined. (UID-4)
0
dc_shell> dc_shell> dc_shell> dc_shell> dc_shell> dc_shell> dc_shell> dc_shell> Error: No files or designs were specified. (UID-22)
0
dc_shell> 
Script Done

dc_shell> 
Checking Design

dc_shell> Error: Current design is not defined. (UID-4)
0
dc_shell> 
Thank you...
Done


