Analysis & Synthesis report for DE2_115
Wed Nov 19 17:21:35 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Port Connectivity Checks: "cpu:u_cpu|alu:u_alu"
 10. Port Connectivity Checks: "cpu:u_cpu"
 11. Post-Synthesis Netlist Statistics for Top Partition
 12. Elapsed Time Per Partition
 13. Analysis & Synthesis Messages
 14. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Nov 19 17:21:35 2025           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; DE2_115                                         ;
; Top-level Entity Name              ; top                                             ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 0                                               ;
;     Total combinational functions  ; 0                                               ;
;     Dedicated logic registers      ; 0                                               ;
; Total registers                    ; 0                                               ;
; Total pins                         ; 81                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; top                ; DE2_115            ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                        ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path              ; Library ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------+---------+
; top.sv                           ; yes             ; User SystemVerilog HDL File        ; /acct/jgunst/lab_jb/top.sv                ;         ;
; hexdriver.sv                     ; yes             ; User SystemVerilog HDL File        ; /acct/jgunst/lab_jb/hexdriver.sv          ;         ;
; cpu.sv                           ; yes             ; Auto-Found SystemVerilog HDL File  ; /acct/jgunst/lab_jb/cpu.sv                ;         ;
; instmem.dat                      ; yes             ; Auto-Found Unspecified File        ; /acct/jgunst/lab_jb/instmem.dat           ;         ;
; control_unit.sv                  ; yes             ; Auto-Found SystemVerilog HDL File  ; /acct/jgunst/lab_jb/control_unit.sv       ;         ;
; instructionDecoder.sv            ; yes             ; Auto-Found SystemVerilog HDL File  ; /acct/jgunst/lab_jb/instructionDecoder.sv ;         ;
; regfile.sv                       ; yes             ; Auto-Found SystemVerilog HDL File  ; /acct/jgunst/lab_jb/regfile.sv            ;         ;
; alu.sv                           ; yes             ; Auto-Found SystemVerilog HDL File  ; /acct/jgunst/lab_jb/alu.sv                ;         ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
;                                             ;          ;
; Total combinational functions               ; 0        ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 0        ;
;     -- 3 input functions                    ; 0        ;
;     -- <=2 input functions                  ; 0        ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 0        ;
;     -- arithmetic mode                      ; 0        ;
;                                             ;          ;
; Total registers                             ; 0        ;
;     -- Dedicated logic registers            ; 0        ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 81       ;
;                                             ;          ;
; Embedded Multiplier 9-bit elements          ; 0        ;
;                                             ;          ;
; Maximum fan-out node                        ; CLOCK_50 ;
; Maximum fan-out                             ; 1        ;
; Total fan-out                               ; 81       ;
; Average fan-out                             ; 0.50     ;
+---------------------------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                      ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; |top                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 81   ; 0            ; |top                ; top         ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u_cpu|alu:u_alu"                                                                ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; zero ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "cpu:u_cpu"             ;
+-----------------+-------+----------+--------------+
; Port            ; Type  ; Severity ; Details      ;
+-----------------+-------+----------+--------------+
; gpio_in[31..18] ; Input ; Info     ; Stuck at GND ;
+-----------------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 81                          ;
; cycloneiii_lcell_comb ; 1                           ;
;     normal            ; 1                           ;
;         0 data inputs ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Wed Nov 19 17:21:25 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file top.sv
    Info (12023): Found entity 1: top File: /acct/jgunst/lab_jb/top.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file hexdriver.sv
    Info (12023): Found entity 1: hexdriver File: /acct/jgunst/lab_jb/hexdriver.sv Line: 1
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (12125): Using design file cpu.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cpu File: /acct/jgunst/lab_jb/cpu.sv Line: 2
Warning (10236): Verilog HDL Implicit Net warning at cpu.sv(49): created implicit net for "jal_addr_EX" File: /acct/jgunst/lab_jb/cpu.sv Line: 49
Info (12128): Elaborating entity "cpu" for hierarchy "cpu:u_cpu" File: /acct/jgunst/lab_jb/top.sv Line: 59
Warning (10858): Verilog HDL warning at cpu.sv(37): object readdata1 used but never assigned File: /acct/jgunst/lab_jb/cpu.sv Line: 37
Warning (10036): Verilog HDL or VHDL warning at cpu.sv(44): object "halt_pending" assigned a value but never read File: /acct/jgunst/lab_jb/cpu.sv Line: 44
Warning (10036): Verilog HDL or VHDL warning at cpu.sv(136): object "rf_waddr" assigned a value but never read File: /acct/jgunst/lab_jb/cpu.sv Line: 136
Warning (10036): Verilog HDL or VHDL warning at cpu.sv(167): object "ex_gpio_we_q" assigned a value but never read File: /acct/jgunst/lab_jb/cpu.sv Line: 167
Warning (10036): Verilog HDL or VHDL warning at cpu.sv(168): object "ex_csr_addr_q" assigned a value but never read File: /acct/jgunst/lab_jb/cpu.sv Line: 168
Warning (10036): Verilog HDL or VHDL warning at cpu.sv(169): object "ex_imm_u_q" assigned a value but never read File: /acct/jgunst/lab_jb/cpu.sv Line: 169
Warning (10036): Verilog HDL or VHDL warning at cpu.sv(170): object "ex_csr_read_q" assigned a value but never read File: /acct/jgunst/lab_jb/cpu.sv Line: 170
Warning (10036): Verilog HDL or VHDL warning at cpu.sv(171): object "ex_rs1_val_q" assigned a value but never read File: /acct/jgunst/lab_jb/cpu.sv Line: 171
Warning (10850): Verilog HDL warning at cpu.sv(20): number of words (79) in memory file does not match the number of elements in the address range [0:4095] File: /acct/jgunst/lab_jb/cpu.sv Line: 20
Warning (10230): Verilog HDL assignment warning at cpu.sv(49): truncated value with size 12 to match size of target (1) File: /acct/jgunst/lab_jb/cpu.sv Line: 49
Warning (10230): Verilog HDL assignment warning at cpu.sv(119): truncated value with size 32 to match size of target (12) File: /acct/jgunst/lab_jb/cpu.sv Line: 119
Warning (10230): Verilog HDL assignment warning at cpu.sv(121): truncated value with size 32 to match size of target (12) File: /acct/jgunst/lab_jb/cpu.sv Line: 121
Warning (10230): Verilog HDL assignment warning at cpu.sv(207): truncated value with size 20 to match size of target (12) File: /acct/jgunst/lab_jb/cpu.sv Line: 207
Warning (10030): Net "instmem.data_a" at cpu.sv(10) has no driver or initial value, using a default initial value '0' File: /acct/jgunst/lab_jb/cpu.sv Line: 10
Warning (10030): Net "instmem.waddr_a" at cpu.sv(10) has no driver or initial value, using a default initial value '0' File: /acct/jgunst/lab_jb/cpu.sv Line: 10
Warning (10030): Net "readdata1[11..0]" at cpu.sv(37) has no driver or initial value, using a default initial value '0' File: /acct/jgunst/lab_jb/cpu.sv Line: 37
Warning (10030): Net "instmem.we_a" at cpu.sv(10) has no driver or initial value, using a default initial value '0' File: /acct/jgunst/lab_jb/cpu.sv Line: 10
Warning (12125): Using design file control_unit.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: control_unit File: /acct/jgunst/lab_jb/control_unit.sv Line: 1
Info (12128): Elaborating entity "control_unit" for hierarchy "cpu:u_cpu|control_unit:my_control_unit" File: /acct/jgunst/lab_jb/cpu.sv Line: 90
Warning (10272): Verilog HDL Case Statement warning at control_unit.sv(92): case item expression covers a value already covered by a previous case item File: /acct/jgunst/lab_jb/control_unit.sv Line: 92
Warning (10270): Verilog HDL Case Statement warning at control_unit.sv(141): incomplete case statement has no default case item File: /acct/jgunst/lab_jb/control_unit.sv Line: 141
Warning (10030): Net "imm_i" at control_unit.sv(14) has no driver or initial value, using a default initial value '0' File: /acct/jgunst/lab_jb/control_unit.sv Line: 14
Warning (10034): Output port "imm_u" at control_unit.sv(15) has no driver File: /acct/jgunst/lab_jb/control_unit.sv Line: 15
Warning (12125): Using design file instructionDecoder.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: instructionDecoder File: /acct/jgunst/lab_jb/instructionDecoder.sv Line: 1
Info (12128): Elaborating entity "instructionDecoder" for hierarchy "cpu:u_cpu|control_unit:my_control_unit|instructionDecoder:my_decoder" File: /acct/jgunst/lab_jb/control_unit.sv Line: 34
Warning (12125): Using design file regfile.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: regfile File: /acct/jgunst/lab_jb/regfile.sv Line: 3
Info (12128): Elaborating entity "regfile" for hierarchy "cpu:u_cpu|regfile:u_regfile" File: /acct/jgunst/lab_jb/cpu.sv Line: 226
Warning (12125): Using design file alu.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: alu File: /acct/jgunst/lab_jb/alu.sv Line: 7
Info (12128): Elaborating entity "alu" for hierarchy "cpu:u_cpu|alu:u_alu" File: /acct/jgunst/lab_jb/cpu.sv Line: 242
Warning (10036): Verilog HDL or VHDL warning at alu.sv(15): object "mullu" assigned a value but never read File: /acct/jgunst/lab_jb/alu.sv Line: 15
Info (12128): Elaborating entity "hexdriver" for hierarchy "hexdriver:hd0" File: /acct/jgunst/lab_jb/top.sv Line: 63
Warning (10034): Output port "HEX" at hexdriver.sv(1) has no driver File: /acct/jgunst/lab_jb/hexdriver.sv Line: 1
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: /acct/jgunst/lab_jb/top.sv Line: 20
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: /acct/jgunst/lab_jb/top.sv Line: 20
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: /acct/jgunst/lab_jb/top.sv Line: 20
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: /acct/jgunst/lab_jb/top.sv Line: 20
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: /acct/jgunst/lab_jb/top.sv Line: 20
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: /acct/jgunst/lab_jb/top.sv Line: 20
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: /acct/jgunst/lab_jb/top.sv Line: 20
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: /acct/jgunst/lab_jb/top.sv Line: 21
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: /acct/jgunst/lab_jb/top.sv Line: 21
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: /acct/jgunst/lab_jb/top.sv Line: 21
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: /acct/jgunst/lab_jb/top.sv Line: 21
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: /acct/jgunst/lab_jb/top.sv Line: 21
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: /acct/jgunst/lab_jb/top.sv Line: 21
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: /acct/jgunst/lab_jb/top.sv Line: 21
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: /acct/jgunst/lab_jb/top.sv Line: 22
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: /acct/jgunst/lab_jb/top.sv Line: 22
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: /acct/jgunst/lab_jb/top.sv Line: 22
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: /acct/jgunst/lab_jb/top.sv Line: 22
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: /acct/jgunst/lab_jb/top.sv Line: 22
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: /acct/jgunst/lab_jb/top.sv Line: 22
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: /acct/jgunst/lab_jb/top.sv Line: 22
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: /acct/jgunst/lab_jb/top.sv Line: 23
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: /acct/jgunst/lab_jb/top.sv Line: 23
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: /acct/jgunst/lab_jb/top.sv Line: 23
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: /acct/jgunst/lab_jb/top.sv Line: 23
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: /acct/jgunst/lab_jb/top.sv Line: 23
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: /acct/jgunst/lab_jb/top.sv Line: 23
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: /acct/jgunst/lab_jb/top.sv Line: 23
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: /acct/jgunst/lab_jb/top.sv Line: 24
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: /acct/jgunst/lab_jb/top.sv Line: 24
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: /acct/jgunst/lab_jb/top.sv Line: 24
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: /acct/jgunst/lab_jb/top.sv Line: 24
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: /acct/jgunst/lab_jb/top.sv Line: 24
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: /acct/jgunst/lab_jb/top.sv Line: 24
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: /acct/jgunst/lab_jb/top.sv Line: 24
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: /acct/jgunst/lab_jb/top.sv Line: 25
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: /acct/jgunst/lab_jb/top.sv Line: 25
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: /acct/jgunst/lab_jb/top.sv Line: 25
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: /acct/jgunst/lab_jb/top.sv Line: 25
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: /acct/jgunst/lab_jb/top.sv Line: 25
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: /acct/jgunst/lab_jb/top.sv Line: 25
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: /acct/jgunst/lab_jb/top.sv Line: 25
    Warning (13410): Pin "HEX6[0]" is stuck at GND File: /acct/jgunst/lab_jb/top.sv Line: 26
    Warning (13410): Pin "HEX6[1]" is stuck at GND File: /acct/jgunst/lab_jb/top.sv Line: 26
    Warning (13410): Pin "HEX6[2]" is stuck at GND File: /acct/jgunst/lab_jb/top.sv Line: 26
    Warning (13410): Pin "HEX6[3]" is stuck at GND File: /acct/jgunst/lab_jb/top.sv Line: 26
    Warning (13410): Pin "HEX6[4]" is stuck at GND File: /acct/jgunst/lab_jb/top.sv Line: 26
    Warning (13410): Pin "HEX6[5]" is stuck at GND File: /acct/jgunst/lab_jb/top.sv Line: 26
    Warning (13410): Pin "HEX6[6]" is stuck at GND File: /acct/jgunst/lab_jb/top.sv Line: 26
    Warning (13410): Pin "HEX7[0]" is stuck at GND File: /acct/jgunst/lab_jb/top.sv Line: 28
    Warning (13410): Pin "HEX7[1]" is stuck at GND File: /acct/jgunst/lab_jb/top.sv Line: 28
    Warning (13410): Pin "HEX7[2]" is stuck at GND File: /acct/jgunst/lab_jb/top.sv Line: 28
    Warning (13410): Pin "HEX7[3]" is stuck at GND File: /acct/jgunst/lab_jb/top.sv Line: 28
    Warning (13410): Pin "HEX7[4]" is stuck at GND File: /acct/jgunst/lab_jb/top.sv Line: 28
    Warning (13410): Pin "HEX7[5]" is stuck at GND File: /acct/jgunst/lab_jb/top.sv Line: 28
    Warning (13410): Pin "HEX7[6]" is stuck at GND File: /acct/jgunst/lab_jb/top.sv Line: 28
Info (144001): Generated suppressed messages file /acct/jgunst/lab_jb/DE2_115.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 25 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_50" File: /acct/jgunst/lab_jb/top.sv Line: 9
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: /acct/jgunst/lab_jb/top.sv Line: 10
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: /acct/jgunst/lab_jb/top.sv Line: 11
    Warning (15610): No output dependent on input pin "KEY[0]" File: /acct/jgunst/lab_jb/top.sv Line: 14
    Warning (15610): No output dependent on input pin "KEY[1]" File: /acct/jgunst/lab_jb/top.sv Line: 14
    Warning (15610): No output dependent on input pin "KEY[2]" File: /acct/jgunst/lab_jb/top.sv Line: 14
    Warning (15610): No output dependent on input pin "KEY[3]" File: /acct/jgunst/lab_jb/top.sv Line: 14
    Warning (15610): No output dependent on input pin "SW[0]" File: /acct/jgunst/lab_jb/top.sv Line: 17
    Warning (15610): No output dependent on input pin "SW[1]" File: /acct/jgunst/lab_jb/top.sv Line: 17
    Warning (15610): No output dependent on input pin "SW[2]" File: /acct/jgunst/lab_jb/top.sv Line: 17
    Warning (15610): No output dependent on input pin "SW[3]" File: /acct/jgunst/lab_jb/top.sv Line: 17
    Warning (15610): No output dependent on input pin "SW[4]" File: /acct/jgunst/lab_jb/top.sv Line: 17
    Warning (15610): No output dependent on input pin "SW[5]" File: /acct/jgunst/lab_jb/top.sv Line: 17
    Warning (15610): No output dependent on input pin "SW[6]" File: /acct/jgunst/lab_jb/top.sv Line: 17
    Warning (15610): No output dependent on input pin "SW[7]" File: /acct/jgunst/lab_jb/top.sv Line: 17
    Warning (15610): No output dependent on input pin "SW[8]" File: /acct/jgunst/lab_jb/top.sv Line: 17
    Warning (15610): No output dependent on input pin "SW[9]" File: /acct/jgunst/lab_jb/top.sv Line: 17
    Warning (15610): No output dependent on input pin "SW[10]" File: /acct/jgunst/lab_jb/top.sv Line: 17
    Warning (15610): No output dependent on input pin "SW[11]" File: /acct/jgunst/lab_jb/top.sv Line: 17
    Warning (15610): No output dependent on input pin "SW[12]" File: /acct/jgunst/lab_jb/top.sv Line: 17
    Warning (15610): No output dependent on input pin "SW[13]" File: /acct/jgunst/lab_jb/top.sv Line: 17
    Warning (15610): No output dependent on input pin "SW[14]" File: /acct/jgunst/lab_jb/top.sv Line: 17
    Warning (15610): No output dependent on input pin "SW[15]" File: /acct/jgunst/lab_jb/top.sv Line: 17
    Warning (15610): No output dependent on input pin "SW[16]" File: /acct/jgunst/lab_jb/top.sv Line: 17
    Warning (15610): No output dependent on input pin "SW[17]" File: /acct/jgunst/lab_jb/top.sv Line: 17
Info (21057): Implemented 81 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 25 input pins
    Info (21059): Implemented 56 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 113 warnings
    Info: Peak virtual memory: 920 megabytes
    Info: Processing ended: Wed Nov 19 17:21:35 2025
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:17


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /acct/jgunst/lab_jb/DE2_115.map.smsg.


