<stg><name>dut</name>


<trans_list>

<trans id="295" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="43" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="43" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="1"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="49" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="12" op_0_bw="32">
<![CDATA[
entry:0 %i_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:5 %numVert_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %numVert

]]></Node>
<StgValue><ssdm name="numVert_read"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="32">
<![CDATA[
entry:6 %trunc_ln6 = trunc i32 %numVert_read

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:63 %store_ln162 = store i12 0, i12 %i_2

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="93" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:1 %btwn_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %btwn

]]></Node>
<StgValue><ssdm name="btwn_read"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:2 %column_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %column

]]></Node>
<StgValue><ssdm name="column_read"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:3 %offset_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %offset

]]></Node>
<StgValue><ssdm name="offset_read"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:4 %numEdge_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %numEdge

]]></Node>
<StgValue><ssdm name="numEdge_read"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="32">
<![CDATA[
entry:7 %trunc_ln6_1 = trunc i32 %numEdge_read

]]></Node>
<StgValue><ssdm name="trunc_ln6_1"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:45 %add = add i32 %numVert_read, i32 1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:46 %add_ln145 = add i12 %trunc_ln6, i12 1

]]></Node>
<StgValue><ssdm name="add_ln145"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:47 %icmp_ln145 = icmp_ult  i32 %add, i32 3535

]]></Node>
<StgValue><ssdm name="icmp_ln145"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:48 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %offset_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
entry:51 %select_ln145 = select i1 %icmp_ln145, i12 %add_ln145, i12 3535

]]></Node>
<StgValue><ssdm name="select_ln145"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:55 %icmp_ln154 = icmp_ult  i32 %numEdge_read, i32 41594

]]></Node>
<StgValue><ssdm name="icmp_ln154"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:56 %trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %column_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:59 %select_ln154 = select i1 %icmp_ln154, i16 %trunc_ln6_1, i16 41594

]]></Node>
<StgValue><ssdm name="select_ln154"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="62">
<![CDATA[
entry:49 %sext_ln145 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln145"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
entry:50 %gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln145

]]></Node>
<StgValue><ssdm name="gmem0_addr"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="12">
<![CDATA[
entry:52 %zext_ln145 = zext i12 %select_ln145

]]></Node>
<StgValue><ssdm name="zext_ln145"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="38" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:53 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %zext_ln145

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="62">
<![CDATA[
entry:57 %sext_ln154 = sext i62 %trunc_ln1

]]></Node>
<StgValue><ssdm name="sext_ln154"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
entry:58 %gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln154

]]></Node>
<StgValue><ssdm name="gmem1_addr"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="16">
<![CDATA[
entry:60 %zext_ln154 = zext i16 %select_ln154

]]></Node>
<StgValue><ssdm name="zext_ln154"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="38" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:61 %empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln154

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="114" st_id="4" stage="37" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:53 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %zext_ln145

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="37" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:61 %empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln154

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="116" st_id="5" stage="36" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:53 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %zext_ln145

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="36" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:61 %empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln154

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="118" st_id="6" stage="35" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:53 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %zext_ln145

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="35" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:61 %empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln154

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="120" st_id="7" stage="34" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:53 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %zext_ln145

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="34" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:61 %empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln154

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="122" st_id="8" stage="33" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:53 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %zext_ln145

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="33" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:61 %empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln154

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="124" st_id="9" stage="32" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:53 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %zext_ln145

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="32" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:61 %empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln154

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="126" st_id="10" stage="31" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:53 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %zext_ln145

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="127" st_id="10" stage="31" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:61 %empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln154

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="128" st_id="11" stage="30" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:53 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %zext_ln145

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="129" st_id="11" stage="30" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:61 %empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln154

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="130" st_id="12" stage="29" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:53 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %zext_ln145

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="131" st_id="12" stage="29" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:61 %empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln154

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="132" st_id="13" stage="28" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:53 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %zext_ln145

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="133" st_id="13" stage="28" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:61 %empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln154

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="134" st_id="14" stage="27" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:53 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %zext_ln145

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="135" st_id="14" stage="27" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:61 %empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln154

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="136" st_id="15" stage="26" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:53 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %zext_ln145

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="137" st_id="15" stage="26" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:61 %empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln154

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="138" st_id="16" stage="25" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:53 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %zext_ln145

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="139" st_id="16" stage="25" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:61 %empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln154

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="140" st_id="17" stage="24" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:53 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %zext_ln145

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="141" st_id="17" stage="24" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:61 %empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln154

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="142" st_id="18" stage="23" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:53 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %zext_ln145

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="143" st_id="18" stage="23" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:61 %empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln154

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="144" st_id="19" stage="22" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:53 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %zext_ln145

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="145" st_id="19" stage="22" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:61 %empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln154

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="146" st_id="20" stage="21" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:53 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %zext_ln145

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="147" st_id="20" stage="21" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:61 %empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln154

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="148" st_id="21" stage="20" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:53 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %zext_ln145

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="149" st_id="21" stage="20" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:61 %empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln154

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="150" st_id="22" stage="19" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:53 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %zext_ln145

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="151" st_id="22" stage="19" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:61 %empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln154

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="152" st_id="23" stage="18" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:53 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %zext_ln145

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="153" st_id="23" stage="18" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:61 %empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln154

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="154" st_id="24" stage="17" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:53 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %zext_ln145

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="155" st_id="24" stage="17" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:61 %empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln154

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="156" st_id="25" stage="16" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:53 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %zext_ln145

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="157" st_id="25" stage="16" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:61 %empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln154

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="158" st_id="26" stage="15" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:53 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %zext_ln145

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="159" st_id="26" stage="15" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:61 %empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln154

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="160" st_id="27" stage="14" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:53 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %zext_ln145

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="161" st_id="27" stage="14" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:61 %empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln154

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="162" st_id="28" stage="13" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:53 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %zext_ln145

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="163" st_id="28" stage="13" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:61 %empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln154

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="164" st_id="29" stage="12" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:53 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %zext_ln145

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="165" st_id="29" stage="12" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:61 %empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln154

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="166" st_id="30" stage="11" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:53 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %zext_ln145

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="167" st_id="30" stage="11" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:61 %empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln154

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="168" st_id="31" stage="10" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:53 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %zext_ln145

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="169" st_id="31" stage="10" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:61 %empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln154

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="170" st_id="32" stage="9" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:53 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %zext_ln145

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="171" st_id="32" stage="9" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:61 %empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln154

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="172" st_id="33" stage="8" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:53 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %zext_ln145

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="173" st_id="33" stage="8" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:61 %empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln154

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="174" st_id="34" stage="7" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:53 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %zext_ln145

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="175" st_id="34" stage="7" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:61 %empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln154

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="176" st_id="35" stage="6" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:53 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %zext_ln145

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="177" st_id="35" stage="6" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:61 %empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln154

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="178" st_id="36" stage="5" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:53 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %zext_ln145

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="179" st_id="36" stage="5" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:61 %empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln154

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="180" st_id="37" stage="4" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:53 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %zext_ln145

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="181" st_id="37" stage="4" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:61 %empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln154

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="182" st_id="38" stage="3" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:53 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %zext_ln145

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="183" st_id="38" stage="3" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:61 %empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln154

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="184" st_id="39" stage="2" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:53 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %zext_ln145

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="185" st_id="39" stage="2" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:61 %empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln154

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="186" st_id="40" stage="1" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:53 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %zext_ln145

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="187" st_id="40" stage="1" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:61 %empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln154

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="188" st_id="41" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="32" op_4_bw="32" op_5_bw="16" op_6_bw="32" op_7_bw="0">
<![CDATA[
entry:54 %call_ln145 = call void @dut_Pipeline_Store_vertice_loop, i32 %gmem0, i62 %trunc_ln, i32 %add, i32 %numVert_read, i16 %offset_buf, i32 %btwn_buf

]]></Node>
<StgValue><ssdm name="call_ln145"/></StgValue>
</operation>

<operation id="189" st_id="41" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="32" op_4_bw="16" op_5_bw="0">
<![CDATA[
entry:62 %call_ln154 = call void @dut_Pipeline_Store_edge_loop, i32 %gmem1, i62 %trunc_ln1, i32 %numEdge_read, i16 %column_buf

]]></Node>
<StgValue><ssdm name="call_ln154"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="190" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:8 %spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_15

]]></Node>
<StgValue><ssdm name="spectopmodule_ln6"/></StgValue>
</operation>

<operation id="191" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:9 %specinterface_ln6 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln6"/></StgValue>
</operation>

<operation id="192" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_20, i32 0, i32 0, void @empty_21, i32 32, i32 100000, void @empty_22, void @empty_8, void @empty_21, i32 16, i32 1, i32 256, i32 2, void @empty_21, void @empty_21, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="193" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="194" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_20, i32 0, i32 0, void @empty_21, i32 32, i32 100000, void @empty_24, void @empty_8, void @empty_21, i32 16, i32 1, i32 256, i32 2, void @empty_21, void @empty_21, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="195" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="196" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem3, void @empty_20, i32 0, i32 0, void @empty_21, i32 32, i32 100000, void @empty_7, void @empty_8, void @empty_21, i32 16, i32 1, i32 256, i32 2, void @empty_21, void @empty_21, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="197" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="198" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem6, void @empty_20, i32 0, i32 0, void @empty_21, i32 32, i32 100000, void @empty_23, void @empty_8, void @empty_21, i32 16, i32 1, i32 256, i32 2, void @empty_21, void @empty_21, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="199" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem6

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="200" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem7, void @empty_20, i32 0, i32 0, void @empty_21, i32 32, i32 100000, void @empty_16, void @empty_8, void @empty_21, i32 16, i32 1, i32 256, i32 2, void @empty_21, void @empty_21, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="201" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:19 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="202" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem8, void @empty_20, i32 0, i32 0, void @empty_21, i32 32, i32 100000, void @empty_27, void @empty_8, void @empty_21, i32 16, i32 1, i32 256, i32 2, void @empty_21, void @empty_21, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="203" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:21 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem8

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="204" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem9, void @empty_20, i32 0, i32 0, void @empty_21, i32 32, i32 100000, void @empty_26, void @empty_8, void @empty_21, i32 16, i32 1, i32 256, i32 2, void @empty_21, void @empty_21, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="205" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:23 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem9

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="206" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:24 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %numVert

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="207" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numVert, void @empty_4, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_5, void @empty_6, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="208" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numVert, void @empty_28, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="209" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:27 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %numEdge

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="210" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numEdge, void @empty_4, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_5, void @empty_19, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="211" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numEdge, void @empty_28, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="212" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %offset, void @empty_4, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_5, void @empty_3, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_17, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="213" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %offset, void @empty_9, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_17, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="214" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %column, void @empty_4, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_5, void @empty_10, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_17, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="215" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %column, void @empty_9, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_17, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="216" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %btwn, void @empty_4, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_5, void @empty_11, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_17, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="217" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:35 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %btwn, void @empty_9, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_17, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="218" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp0, void @empty_4, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_5, void @empty_12, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_17, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="219" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:37 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp0, void @empty_9, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_17, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="220" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:38 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp1, void @empty_4, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_5, void @empty_13, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_17, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="221" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:39 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp1, void @empty_9, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_17, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="222" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:40 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp2, void @empty_4, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_5, void @empty_14, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_17, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="223" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:41 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp2, void @empty_9, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_17, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="224" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:42 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp3, void @empty_4, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_5, void @empty_18, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_17, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="225" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:43 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp3, void @empty_9, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_17, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="226" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:44 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_5, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="227" st_id="42" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="32" op_4_bw="32" op_5_bw="16" op_6_bw="32" op_7_bw="0">
<![CDATA[
entry:54 %call_ln145 = call void @dut_Pipeline_Store_vertice_loop, i32 %gmem0, i62 %trunc_ln, i32 %add, i32 %numVert_read, i16 %offset_buf, i32 %btwn_buf

]]></Node>
<StgValue><ssdm name="call_ln145"/></StgValue>
</operation>

<operation id="228" st_id="42" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="32" op_4_bw="16" op_5_bw="0">
<![CDATA[
entry:62 %call_ln154 = call void @dut_Pipeline_Store_edge_loop, i32 %gmem1, i62 %trunc_ln1, i32 %numEdge_read, i16 %column_buf

]]></Node>
<StgValue><ssdm name="call_ln154"/></StgValue>
</operation>

<operation id="229" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
entry:64 %br_ln162 = br void %for.body28

]]></Node>
<StgValue><ssdm name="br_ln162"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="230" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.body28:0 %i = load i12 %i_2

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="231" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body28:1 %icmp_ln162 = icmp_ult  i12 %i, i12 3534

]]></Node>
<StgValue><ssdm name="icmp_ln162"/></StgValue>
</operation>

<operation id="232" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body28:2 %empty_42 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 3534, i64 1767

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="233" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body28:3 %i_3 = add i12 %i, i12 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="234" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body28:4 %br_ln162 = br i1 %icmp_ln162, void %Output_loop, void %for.body28.split

]]></Node>
<StgValue><ssdm name="br_ln162"/></StgValue>
</operation>

<operation id="235" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="12">
<![CDATA[
for.body28.split:0 %zext_ln162 = zext i12 %i

]]></Node>
<StgValue><ssdm name="zext_ln162"/></StgValue>
</operation>

<operation id="236" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body28.split:1 %specloopname_ln162 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31

]]></Node>
<StgValue><ssdm name="specloopname_ln162"/></StgValue>
</operation>

<operation id="237" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body28.split:2 %icmp_ln165 = icmp_ult  i32 %zext_ln162, i32 %numVert_read

]]></Node>
<StgValue><ssdm name="icmp_ln165"/></StgValue>
</operation>

<operation id="238" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body28.split:3 %br_ln165 = br i1 %icmp_ln165, void %Output_loop, void %Clear_loop

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="239" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="1"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
Clear_loop:0 %store_ln170 = store i16 1, i16 %q_index

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>

<operation id="240" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="1"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
Clear_loop:5 %store_ln162 = store i12 %i_3, i12 %i_2

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="241" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
Output_loop:0 %icmp_ln300 = icmp_ult  i32 %numVert_read, i32 3534

]]></Node>
<StgValue><ssdm name="icmp_ln300"/></StgValue>
</operation>

<operation id="242" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
Output_loop:1 %trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %btwn_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="243" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
Output_loop:4 %select_ln300 = select i1 %icmp_ln300, i12 %trunc_ln6, i12 3534

]]></Node>
<StgValue><ssdm name="select_ln300"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="244" st_id="44" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="16" op_5_bw="32" op_6_bw="1" op_7_bw="16" op_8_bw="8" op_9_bw="32" op_10_bw="16">
<![CDATA[
Clear_loop:1 %call_ln162 = call void @dut_Pipeline_Clear_loop, i12 %i, i12 %i, i12 %i, i16 %dist_array, i32 %sigma_array, i1 %travel, i16 %s_array, i8 %p_index_array, i32 %delta_array, i16 %q_array

]]></Node>
<StgValue><ssdm name="call_ln162"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="245" st_id="45" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="16" op_5_bw="32" op_6_bw="1" op_7_bw="16" op_8_bw="8" op_9_bw="32" op_10_bw="16">
<![CDATA[
Clear_loop:1 %call_ln162 = call void @dut_Pipeline_Clear_loop, i12 %i, i12 %i, i12 %i, i16 %dist_array, i32 %sigma_array, i1 %travel, i16 %s_array, i8 %p_index_array, i32 %delta_array, i16 %q_array

]]></Node>
<StgValue><ssdm name="call_ln162"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="246" st_id="46" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="32" op_10_bw="32" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="12" op_16_bw="1" op_17_bw="32" op_18_bw="8" op_19_bw="16" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
Clear_loop:2 %call_ln0 = call void @dut_Pipeline_Queue_loop_Edge_loop, i16 %num_edge, i16 %q_array, i16 %v, i16 %s_array, i16 %offset_buf, i16 %base_edge, i16 %dist_array, i16 %dist_tmp, i32 %sigma_array, i32 %sigma_tmp_v, i16 %q_index_tmp, i16 %q_index, i16 %dist_tmp_w, i16 %column_buf, i12 %w, i1 %travel, i32 %sigma_tmp, i8 %p_index_array, i16 %p_array

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="247" st_id="47" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="32" op_10_bw="32" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="12" op_16_bw="1" op_17_bw="32" op_18_bw="8" op_19_bw="16" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
Clear_loop:2 %call_ln0 = call void @dut_Pipeline_Queue_loop_Edge_loop, i16 %num_edge, i16 %q_array, i16 %v, i16 %s_array, i16 %offset_buf, i16 %base_edge, i16 %dist_array, i16 %dist_tmp, i32 %sigma_array, i32 %sigma_tmp_v, i16 %q_index_tmp, i16 %q_index, i16 %dist_tmp_w, i16 %column_buf, i12 %w, i1 %travel, i32 %sigma_tmp, i8 %p_index_array, i16 %p_array

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="248" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
Clear_loop:3 %q_index_load = load i16 %q_index

]]></Node>
<StgValue><ssdm name="q_index_load"/></StgValue>
</operation>

<operation id="249" st_id="48" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="12" op_3_bw="16" op_4_bw="32" op_5_bw="12" op_6_bw="8" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="16" op_12_bw="16" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
Clear_loop:4 %call_ln162 = call void @dut_Pipeline_Dequeue_loop_Computing_loop, i16 %q_index_load, i12 %i, i16 %s_array, i32 %sigma_array, i12 %w, i8 %p_index_array, i32 %delta_array, i32 %delta_tmp, i32 %btwn_buf, i32 %sigma_tmp, i16 %p_array, i16 %v

]]></Node>
<StgValue><ssdm name="call_ln162"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="250" st_id="49" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="12" op_3_bw="16" op_4_bw="32" op_5_bw="12" op_6_bw="8" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="16" op_12_bw="16" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
Clear_loop:4 %call_ln162 = call void @dut_Pipeline_Dequeue_loop_Computing_loop, i16 %q_index_load, i12 %i, i16 %s_array, i32 %sigma_array, i12 %w, i8 %p_index_array, i32 %delta_array, i32 %delta_tmp, i32 %btwn_buf, i32 %sigma_tmp, i16 %p_array, i16 %v

]]></Node>
<StgValue><ssdm name="call_ln162"/></StgValue>
</operation>

<operation id="251" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
Clear_loop:6 %br_ln162 = br void %for.body28

]]></Node>
<StgValue><ssdm name="br_ln162"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="252" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="62">
<![CDATA[
Output_loop:2 %sext_ln300 = sext i62 %trunc_ln4

]]></Node>
<StgValue><ssdm name="sext_ln300"/></StgValue>
</operation>

<operation id="253" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
Output_loop:3 %gmem3_addr = getelementptr i32 %gmem3, i64 %sext_ln300

]]></Node>
<StgValue><ssdm name="gmem3_addr"/></StgValue>
</operation>

<operation id="254" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="12">
<![CDATA[
Output_loop:5 %zext_ln300 = zext i12 %select_ln300

]]></Node>
<StgValue><ssdm name="zext_ln300"/></StgValue>
</operation>

<operation id="255" st_id="50" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
Output_loop:6 %empty_43 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem3_addr, i32 %zext_ln300

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="256" st_id="51" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
Output_loop:7 %call_ln300 = call void @dut_Pipeline_Output_loop, i32 %gmem3, i62 %trunc_ln4, i32 %numVert_read, i32 %btwn_buf

]]></Node>
<StgValue><ssdm name="call_ln300"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="257" st_id="52" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
Output_loop:7 %call_ln300 = call void @dut_Pipeline_Output_loop, i32 %gmem3, i62 %trunc_ln4, i32 %numVert_read, i32 %btwn_buf

]]></Node>
<StgValue><ssdm name="call_ln300"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="258" st_id="53" stage="36" lat="36">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
Output_loop:8 %empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="259" st_id="54" stage="35" lat="36">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
Output_loop:8 %empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="260" st_id="55" stage="34" lat="36">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
Output_loop:8 %empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="261" st_id="56" stage="33" lat="36">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
Output_loop:8 %empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="262" st_id="57" stage="32" lat="36">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
Output_loop:8 %empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="263" st_id="58" stage="31" lat="36">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
Output_loop:8 %empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="264" st_id="59" stage="30" lat="36">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
Output_loop:8 %empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="265" st_id="60" stage="29" lat="36">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
Output_loop:8 %empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="266" st_id="61" stage="28" lat="36">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
Output_loop:8 %empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="267" st_id="62" stage="27" lat="36">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
Output_loop:8 %empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="268" st_id="63" stage="26" lat="36">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
Output_loop:8 %empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="269" st_id="64" stage="25" lat="36">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
Output_loop:8 %empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="270" st_id="65" stage="24" lat="36">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
Output_loop:8 %empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="271" st_id="66" stage="23" lat="36">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
Output_loop:8 %empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="272" st_id="67" stage="22" lat="36">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
Output_loop:8 %empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="273" st_id="68" stage="21" lat="36">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
Output_loop:8 %empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="274" st_id="69" stage="20" lat="36">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
Output_loop:8 %empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="275" st_id="70" stage="19" lat="36">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
Output_loop:8 %empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="276" st_id="71" stage="18" lat="36">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
Output_loop:8 %empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="277" st_id="72" stage="17" lat="36">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
Output_loop:8 %empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="278" st_id="73" stage="16" lat="36">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
Output_loop:8 %empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="279" st_id="74" stage="15" lat="36">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
Output_loop:8 %empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="280" st_id="75" stage="14" lat="36">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
Output_loop:8 %empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="281" st_id="76" stage="13" lat="36">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
Output_loop:8 %empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="282" st_id="77" stage="12" lat="36">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
Output_loop:8 %empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="283" st_id="78" stage="11" lat="36">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
Output_loop:8 %empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="284" st_id="79" stage="10" lat="36">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
Output_loop:8 %empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="285" st_id="80" stage="9" lat="36">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
Output_loop:8 %empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="286" st_id="81" stage="8" lat="36">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
Output_loop:8 %empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="287" st_id="82" stage="7" lat="36">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
Output_loop:8 %empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="288" st_id="83" stage="6" lat="36">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
Output_loop:8 %empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="289" st_id="84" stage="5" lat="36">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
Output_loop:8 %empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="290" st_id="85" stage="4" lat="36">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
Output_loop:8 %empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="291" st_id="86" stage="3" lat="36">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
Output_loop:8 %empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="292" st_id="87" stage="2" lat="36">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
Output_loop:8 %empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="293" st_id="88" stage="1" lat="36">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
Output_loop:8 %empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="294" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0">
<![CDATA[
Output_loop:9 %ret_ln310 = ret

]]></Node>
<StgValue><ssdm name="ret_ln310"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
