// Seed: 2961367924
module module_0 (
    input supply1 id_0,
    input wire id_1
);
  assign id_3 = id_3;
  id_4 :
  assert property (@(posedge id_1) 1)
  else $display(1'b0, (1), 1, 1);
  assign #1 id_4 = (1);
endmodule
module module_1 (
    output tri1  id_0,
    input  wor   id_1,
    input  tri0  id_2,
    output uwire id_3
    , id_7,
    input  uwire id_4,
    output tri   id_5
);
  wire id_8;
  module_0(
      id_2, id_2
  );
  assign id_5 = 1;
endmodule
