========== Cache Configuration ==========
Create cache: cache_l1_D	size: 128	blocksize: 64	ReadLatency: 3	WriteLatency: 3
Create cache: cache_l2		size: 4096	blocksize: 128	ReadLatency: 9	WriteLatency: 13
Create cache: cache_l3		size: 8192	blocksize: 128	ReadLatency: 25	WriteLatency: 25
========== End of Cache Configuration ==========

========== L1 info ==========
w_access: 95824263	w_miss: 93461	w_miss_rate: 0.097534%
r_access: 404159993	r_miss: 9806133	r_miss_rate: 2.426300%
t_access: 499984256	t_miss: 9899594	t_miss_rate: 1.979981%
Read_Latency: 1330153575	Write_Latency: 288594321
========== End of L1 ==========

========== L2 info ==========
w_access: 9897516	w_miss: 1	w_miss_rate: 0.000010%
r_access: 9899594	r_miss: 417	r_miss_rate: 0.004212%
t_access: 19797110	t_miss: 418	t_miss_rate: 0.002111%
Read_Latency: 89112192	Write_Latency: 128667746
========== End of L2 ==========

========== L3 info ==========
w_access: 0	w_miss: 0	w_miss_rate: -nan%
r_access: 418	r_miss: 25	r_miss_rate: 5.980861%
t_access: 418	t_miss: 25	t_miss_rate: 5.980861%
Read_Latency: 12325	Write_Latency: 0
========== End of L3 ==========

