# Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/casey/OneDrive/Documents/Spring\ 20/EE\ 371/Lab6/371Lab6 {C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/VGA_framebuffer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:39:58 on Jun 01,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6" C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/VGA_framebuffer.sv 
# -- Compiling module VGA_framebuffer
# 
# Top level modules:
# 	VGA_framebuffer
# End time: 21:39:58 on Jun 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/casey/OneDrive/Documents/Spring\ 20/EE\ 371/Lab6/371Lab6 {C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/clear_screen.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:39:58 on Jun 01,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6" C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/clear_screen.sv 
# -- Compiling module clear_screen
# -- Compiling module clear_screen_testbench
# 
# Top level modules:
# 	clear_screen_testbench
# End time: 21:39:58 on Jun 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/casey/OneDrive/Documents/Spring\ 20/EE\ 371/Lab6/371Lab6 {C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/pipe_drawer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:39:58 on Jun 01,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6" C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/pipe_drawer.sv 
# -- Compiling module pipe_drawer
# -- Compiling module pipe_drawer_testbench
# 
# Top level modules:
# 	pipe_drawer_testbench
# End time: 21:39:58 on Jun 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/casey/OneDrive/Documents/Spring\ 20/EE\ 371/Lab6/371Lab6 {C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/bird_drawer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:39:59 on Jun 01,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6" C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/bird_drawer.sv 
# -- Compiling module bird_drawer
# -- Compiling module bird_drawer_testbench
# 
# Top level modules:
# 	bird_drawer_testbench
# End time: 21:39:59 on Jun 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/casey/OneDrive/Documents/Spring\ 20/EE\ 371/Lab6/371Lab6 {C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/Display_Manager.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:39:59 on Jun 01,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6" C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/Display_Manager.sv 
# -- Compiling module Display_Manager
# -- Compiling module Display_Manager_testbench
# 
# Top level modules:
# 	Display_Manager_testbench
# End time: 21:39:59 on Jun 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/casey/OneDrive/Documents/Spring\ 20/EE\ 371/Lab6/371Lab6 {C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/DE1_SoC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:39:59 on Jun 01,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6" C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/DE1_SoC.sv 
# -- Compiling module DE1_SoC
# ** Error: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/DE1_SoC.sv(43): (vlog-2730) Undefined variable: 'clear_en'.
# ** Error: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/DE1_SoC.sv(44): (vlog-2730) Undefined variable: 'clear_done'.
# ** Error (suppressible): C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/DE1_SoC.sv(69): (vlog-2388) 'clear_en' already declared in this scope (DE1_SoC).
# ** Error (suppressible): C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/DE1_SoC.sv(69): (vlog-2388) 'clear_done' already declared in this scope (DE1_SoC).
# End time: 21:39:59 on Jun 01,2020, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./DE1_SoC_run_msim_rtl_verilog.do line 13
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+C:/Users/casey/OneDrive/Documents/Spring\ 20/EE\ 371/Lab6/371Lab6 {C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6..."
vlog -reportprogress 300 -work work {C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/bird_drawer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:07 on Jun 01,2020
# vlog -reportprogress 300 -work work C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/bird_drawer.sv 
# -- Compiling module bird_drawer
# -- Compiling module bird_drawer_testbench
# 
# Top level modules:
# 	bird_drawer_testbench
# End time: 21:40:07 on Jun 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.bird_drawer_testbench
# vsim work.bird_drawer_testbench 
# Start time: 21:40:11 on Jun 01,2020
# Loading sv_std.std
# Loading work.bird_drawer_testbench
# Loading work.bird_drawer
vsim work.Display_Manager_testbench
# End time: 21:40:17 on Jun 01,2020, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
# vsim work.Display_Manager_testbench 
# Start time: 21:40:17 on Jun 01,2020
# Loading sv_std.std
# Loading work.Display_Manager_testbench
# Loading work.Display_Manager
# Loading work.clear_screen
# Loading work.pipe_drawer
# Loading work.bird_drawer
# WARNING: No extended dataflow license exists
add wave -position end  sim:/Display_Manager_testbench/x
add wave -position end  sim:/Display_Manager_testbench/y
add wave -position end  sim:/Display_Manager_testbench/clk
add wave -position end  sim:/Display_Manager_testbench/color
add wave -position end  sim:/Display_Manager_testbench/dut/ps
add wave -position end  sim:/Display_Manager_testbench/dut/bx
add wave -position end  sim:/Display_Manager_testbench/dut/by
run -all
# ** Note: $stop    : C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/Display_Manager.sv(138)
#    Time: 100000150 ps  Iteration: 1  Instance: /Display_Manager_testbench
# Break in Module Display_Manager_testbench at C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/Display_Manager.sv line 138
quit -sim
# End time: 21:44:05 on Jun 01,2020, Elapsed time: 0:03:48
# Errors: 0, Warnings: 1
vlog -reportprogress 300 -work work {C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/bird_drawer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:10 on Jun 01,2020
# vlog -reportprogress 300 -work work C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/bird_drawer.sv 
# -- Compiling module bird_drawer
# -- Compiling module bird_drawer_testbench
# 
# Top level modules:
# 	bird_drawer_testbench
# End time: 21:44:10 on Jun 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/Display_Manager.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:15 on Jun 01,2020
# vlog -reportprogress 300 -work work C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/Display_Manager.sv 
# -- Compiling module Display_Manager
# -- Compiling module Display_Manager_testbench
# 
# Top level modules:
# 	Display_Manager_testbench
# End time: 21:44:15 on Jun 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.Display_Manager_testbench
# vsim work.Display_Manager_testbench 
# Start time: 21:44:17 on Jun 01,2020
# Loading sv_std.std
# Loading work.Display_Manager_testbench
# Loading work.Display_Manager
# Loading work.clear_screen
# Loading work.pipe_drawer
# Loading work.bird_drawer
add wave -position end  sim:/Display_Manager_testbench/clk
add wave -position end  sim:/Display_Manager_testbench/color
add wave -position end  sim:/Display_Manager_testbench/x
add wave -position end  sim:/Display_Manager_testbench/y
add wave -position end  sim:/Display_Manager_testbench/dut/ps
run -all
# ** Note: $stop    : C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/Display_Manager.sv(139)
#    Time: 100000150 ps  Iteration: 1  Instance: /Display_Manager_testbench
# Break in Module Display_Manager_testbench at C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/Display_Manager.sv line 139
# End time: 21:58:58 on Jun 01,2020, Elapsed time: 0:14:41
# Errors: 0, Warnings: 0
