Kanad Basu , Prabhat Mishra, Test data compression using efficient bitmask and dictionary selection methods, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.18 n.9, p.1277-1286, September 2010
Sying-Jyan Wang , Katherine Shu-Min Li , Shih-Cheng Chen , Huai-Yan Shiu , Yun-Lung Chu, Scan-chain partition for high test-data compressibility and low shift power under routing constraint, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.5, p.716-727, May 2009
Nur A. Touba, Survey of Test Vector Compression Techniques, IEEE Design & Test, v.23 n.4, p.294-303, July 2006
Xiao Liu , Qiang Xu, A generic framework for scan capture power reduction in fixed-length symbol-based test compression environment, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Jia Li , Xiao Liu , Yubin Zhang , Yu Hu , Xiaowei Li , Qiang Xu, Capture-power-aware test data compression using selective encoding, Integration, the VLSI Journal, v.44 n.3, p.205-216, June, 2011
Seok-Won Seong , Prabhat Mishra, An efficient code compression technique using application-aware bitmask and dictionary selection methods, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
P. R. Sruthi , M. Nirmala Devi, A modified scheme for simultaneous reduction of test data volume and testing power, Proceedings of the 16th international conference on Progress in VLSI Design and Test, July 01-04, 2012, Shibpur, West Bengal, India
Quming Zhou , Kedarnath J. Balakrishnan, Test cost reduction for SoC using a combined approach to test data compression and test scheduling, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Youhua Shi , Nozomu Togawa , Shinji Kimura , Masao Yanagisawa , Tatsuo Ohtsuki, FCSCAN: an efficient multiscan-based test compression technique for test cost reduction, Proceedings of the 2006 Asia and South Pacific Design Automation Conference, January 24-27, 2006, Yokohama, Japan
Kanad Basu , Prabhat Mishra, A novel test-data compression technique using application-aware bitmask and dictionary selection methods, Proceedings of the 18th ACM Great Lakes symposium on VLSI, May 04-06, 2008, Orlando, Florida, USA
Xiaoyu Ruan , Rajendra S. Katti, Data-Independent Pattern Run-Length Compression for Testing Embedded Cores in SoCs, IEEE Transactions on Computers, v.56 n.4, p.545-556, April 2007
Lei Li , Zhanglei Wang , Krishnendu Chakrabarty, Scan-BIST based on cluster analysis and the encoding of repeating sequences, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.12 n.1, p.1-21, January 2007
Xiaoke Qin , Chetan Muthry , Prabhat Mishra, Decoding-aware compression of FPGA bitstreams, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.19 n.3, p.411-419, March 2011
Xiaoyun Sun , Larry Kinney , Bapiraju Vinnakota, Combining dictionary coding and LFSR reseeding for test data compression, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA
Irith Pomeranz , Sudhakar M. Reddy, Reducing the storage requirements of a test sequence by using a background vector, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Laung-Terng Wang , Cheng-Wen Wu , Xiaoqing Wen, VLSI Test Principles and Architectures: Design for Testability, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2006
