// generated by newgenasym  Wed Mar 17 16:22:19 2010


module csmd1210 (a, b);
    input [0:0] a;
    output [0:0] b;


    initial
        begin
        end

endmodule
