[1] W. A. Wulf and S. A. McKee, “Hitting the Memory Wall: Implications
of the Obvious,” ACM SIGARCH Computer Architecture News, vol. 23,
no. 1, pp. 20–24, March 1995.
[2] G. H. Loh and M. D. Hill, “Efﬁciently Enabling Conventional Block
Sizes for Very Large Die-stacked DRAM Caches,” in Proceedings of
the 44th Annual IEEE/ACM International Symposium on Microarchitecture(MICRO’11), 2011.
[3] M. K. Qureshi and G. H. Loh, “Fundamental Latency Trade-offs
in Architecting DRAM Caches,” in Proceedings of the 45th Annual
IEEE/ACM International Symposium on Microarchitecture(MICRO’12),
2012.
[4] D. Jevdjic, S. Volos, and B. Falsaﬁ, “Die-Stacked DRAM Caches for
Servers Hit Ratio, Latency, or Bandwidth? Have It All with Footprint
Cache,” in Proceedings of the 40th International Symposium on Computer Architecture(ISCA’13), 2013.
[5] D. Jevdjic, G. H. Loh, C. Kaynak, and B. Falsaﬁ, “Unison Cache: A
Scalable and Effective Die-Stacked DRAM Cache,” in Proceedings of
the 47th Annual IEEE/ACM International Symposium on Microarchitecture(MICRO’14), 2014.
[6] N. Gulur, M. Mehendale, R. Manikantan, and R. Govindarajan, “BiModal DRAM Cache: Improving Hit Rate, Hit Latency and Bandwidth,”
in Proceedings of the 47th Annual IEEE/ACM International Symposium
on Microarchitecture(MICRO’14), 2014.
[7] C.-C. Huang and V. Nagarajan, “ATCache: Reducing DRAM cache
Latency via a Small SRAM Tag Cache,” in Proceedings of the 23rd
International Conference on Parallel Architectures and Compilation
Techniques(PACT’14), 2014.
[8] Micron
Technology,
“Hybrid
Memory
Cube,”
https://www.micron.com/products/hybrid-memory-cube/short-reachhmc/4GB.
[9] JEDEC STANDARD, “High Bandwidth Memory (HBM) DRAM,”
https://www.jedec.org/standards-documents/results/jesd235.
[10] J. Sim, A. R. Alameldeen, Z. Chishti, C. Wilkerson, and H. Kim,
“Transparent Hardware Management of Stacked DRAM as Part of
Memory,” in Proceedings of the 47th Annual IEEE/ACM International
Symposium on Microarchitecture(MICRO’14), 2014.
[11] C. Chou, A. Jaleel, and M. K. Qureshi, “CAMEO:A Two-Level
Memory Organization with Capacity of Main Memory and Flexibility
of Hardware-Managed Cache,” in Proceedings of the 47th Annual
IEEE/ACM International Symposium on Microarchitecture(MICRO’14),
2014.
[12] B. Akin, F. Franchetti, and J. C. Hoe, “Data Reorganization in Memory
Using 3D-stacked DRAM,” in Proceedings of the 42nd International
Symposium on Computer Architecture(ISCA’15), 2015.
[13] X. Jiang, N. Madan, L. Zhao, M. Upton, R. Iyer, S. Makineni, D. Newell,
Y. Solihin, and R. Balasubramonian, “CHOP: Adaptive Filter-Based
DRAM Caching for CMP Server Platforms,” in Proceedings of the
16th IEEE International Symposium on High Performance Computer
Architecture(HPCA’10), 2010.
[14] S. Franey and M. Lipasti, “Tag Table,” in Proceedings of the 21st
IEEE International Symposium on High Performance Computer Architecture(HPCA’15), 2015.
[15] Y. Lee, J. Kim, H. Jang, H. Yang, J. Kim, J. Jeong, and J. W. Lee, “A
Fully Associative, Tagless DRAM Cache,” in Proceedings of the 42nd
International Symposium on Computer Architecture(ISCA’15), 2015.
[16] M. R. Meswani, S. Blagodurov, D. Roberts, J. Slice, M. Ignatowski,
and G. H. Loh, “Heterogeneous Memory Architectures: A HW/SW Approach for Mixing Die-stacked and Off-package Memories,” in Proceedings of the 21st IEEE International Symposium on High Performance
Computer Architecture(HPCA’15), 2015.
[17] M. Oskin and G. H. Loh, “A Software-managed Approach to Diestacked DRAM,” in Proceedings of the 24th International Conference
on Parallel Architectures and Compilation Techniques(PACT’15), 2015.
[18] G. H. Loh, N. Jayasena, J. Chung, S. K. Reinhardt, J. M. OConnor,
and K. McGrath, “Challenges in Heterogeneous Die-Stacked and OffChip Memory Systems,” in Proceedings of 3rd Workshop on SoCs,
Heterogeneous Architectures and Workloads (SHAW’12), 2012.
[19] K. Chen, S. Li, J. H. Ahn, N. Muralimanohar, J. Zhao, C. Xu, S. O,
Y. Xie, J. B. Brockman, and N. P. Jouppi, “History-Assisted AdaptiveGranularity Caches (HAAG$) for High Performance 3D DRAM Architectures,” in Proceedings of the 29th ACM International Conference on
Supercomputing(ICS’15), 2015.
[20] S. Somogyi, T. F. Wenisch, A. Ailamaki, B. Falsaﬁ, and A. Moshovos,
“Spatial Memory Streaming,” in Proceedings of the 33rd International
Symposium on Computer Architecture(ISCA’06), 2006.
[21] C. F. Chen, S.-H. Yang, B. Falsaﬁ, and A. Moshovos, “Accurate and
Complexity-Effective Spatial Pattern Prediction,” in Proceedings of the
10th IEEE International Symposium on High Performance Computer
Architecture(HPCA’04), 2004.
[22] S. Kumar and C. Wilkerson, “Exploiting Spatial Locality in Data Caches
using Spatial Footprints,” in Proceedings of the 25th International
Symposium on Computer Architecture(ISCA’98), 1998.
[23] A. Patel, F. Afram, S. Chen, and K. Ghose, “MARSSx86: A Full System
Simulator for x86 CPUs,” in Proceedings of the 48th ACM/EDAC/IEEE
Design Automation Conference(DAC’11), 2011.
[24] P. Rosenfeld, E. Cooper-Balis, and B. Jacob, “DRAMSim2: A Cycle
Accurate Memory System Simulator,” IEEE Computer Architecture
Letters, vol. 10, no. 1, pp. 16–19, January 2011.
[25] Micron Technology, “8Gb: x4, x8 1.5V TwinDie DDR3 SDRAM,” 2011.
[26] C. Bienia and K. Li, “PARSEC 2.0: A New Benchmark Suite for
Chip-Multiprocessors,” in Proceedings of the 5th Annual Workshop on
Modeling, Benchmarking and Simulation, 2009.
[27] Micron Technology, “Calculating Memory System Power for DDR3,”
Tech. Rep. TN-41-01, 2007.
[28] B. Giridhar, M. Cieslak, D. Dugga, R. Dreslinski, H. M. Chen, R. Patti,
B. Hold, C. Chakrabarti, T. Mudge, and D. Blaauw, “Exploring DRAM
Organizations for Energy-Efﬁcient and Resilient Exascale Memories,” in
Proceedings of the IEEE International Conference for High Performance
Computing, Networking, Storage and Analysis(SC’13), 2013.
[29] X. Dong, Y. Xie, N. Muralimanohar, and N. P. Jouppi, “Simple but Effective Heterogeneous Main Memory with On-Chip Memory Controller
Support,” in Proceedings of the IEEE International Conference for High
Performance Computing, Networking, Storage and Analysis(SC’10),
2010.