begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright (c) 2012 Adrian Chadd<adrian@FreeBSD.org>  * All rights reserved.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  *  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE  * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF  * SUCH DAMAGE.  */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_include
include|#
directive|include
file|"opt_ddb.h"
end_include

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<sys/conf.h>
end_include

begin_include
include|#
directive|include
file|<sys/kernel.h>
end_include

begin_include
include|#
directive|include
file|<sys/systm.h>
end_include

begin_include
include|#
directive|include
file|<sys/bus.h>
end_include

begin_include
include|#
directive|include
file|<sys/cons.h>
end_include

begin_include
include|#
directive|include
file|<sys/kdb.h>
end_include

begin_include
include|#
directive|include
file|<sys/reboot.h>
end_include

begin_include
include|#
directive|include
file|<vm/vm.h>
end_include

begin_include
include|#
directive|include
file|<vm/vm_page.h>
end_include

begin_include
include|#
directive|include
file|<net/ethernet.h>
end_include

begin_include
include|#
directive|include
file|<machine/clock.h>
end_include

begin_include
include|#
directive|include
file|<machine/cpu.h>
end_include

begin_include
include|#
directive|include
file|<machine/cpuregs.h>
end_include

begin_include
include|#
directive|include
file|<machine/hwfunc.h>
end_include

begin_include
include|#
directive|include
file|<machine/md_var.h>
end_include

begin_include
include|#
directive|include
file|<machine/trap.h>
end_include

begin_include
include|#
directive|include
file|<machine/vmparam.h>
end_include

begin_include
include|#
directive|include
file|<mips/atheros/ar71xxreg.h>
end_include

begin_include
include|#
directive|include
file|<mips/atheros/ar933xreg.h>
end_include

begin_include
include|#
directive|include
file|<mips/atheros/ar71xx_cpudef.h>
end_include

begin_include
include|#
directive|include
file|<mips/atheros/ar71xx_setup.h>
end_include

begin_include
include|#
directive|include
file|<mips/atheros/ar71xx_chip.h>
end_include

begin_include
include|#
directive|include
file|<mips/atheros/ar933x_chip.h>
end_include

begin_function
specifier|static
name|void
name|ar933x_chip_detect_mem_size
parameter_list|(
name|void
parameter_list|)
block|{ }
end_function

begin_function
specifier|static
name|void
name|ar933x_chip_detect_sys_frequency
parameter_list|(
name|void
parameter_list|)
block|{
name|uint32_t
name|clock_ctrl
decl_stmt|;
name|uint32_t
name|cpu_config
decl_stmt|;
name|uint32_t
name|freq
decl_stmt|;
name|uint32_t
name|t
decl_stmt|;
name|t
operator|=
name|ATH_READ_REG
argument_list|(
name|AR933X_RESET_REG_BOOTSTRAP
argument_list|)
expr_stmt|;
if|if
condition|(
name|t
operator|&
name|AR933X_BOOTSTRAP_REF_CLK_40
condition|)
name|u_ar71xx_refclk
operator|=
operator|(
literal|40
operator|*
literal|1000
operator|*
literal|1000
operator|)
expr_stmt|;
else|else
name|u_ar71xx_refclk
operator|=
operator|(
literal|25
operator|*
literal|1000
operator|*
literal|1000
operator|)
expr_stmt|;
name|clock_ctrl
operator|=
name|ATH_READ_REG
argument_list|(
name|AR933X_PLL_CLOCK_CTRL_REG
argument_list|)
expr_stmt|;
if|if
condition|(
name|clock_ctrl
operator|&
name|AR933X_PLL_CLOCK_CTRL_BYPASS
condition|)
block|{
name|u_ar71xx_cpu_freq
operator|=
name|u_ar71xx_refclk
expr_stmt|;
name|u_ar71xx_ahb_freq
operator|=
name|u_ar71xx_refclk
expr_stmt|;
name|u_ar71xx_ddr_freq
operator|=
name|u_ar71xx_refclk
expr_stmt|;
block|}
else|else
block|{
name|cpu_config
operator|=
name|ATH_READ_REG
argument_list|(
name|AR933X_PLL_CPU_CONFIG_REG
argument_list|)
expr_stmt|;
name|t
operator|=
operator|(
name|cpu_config
operator|>>
name|AR933X_PLL_CPU_CONFIG_REFDIV_SHIFT
operator|)
operator|&
name|AR933X_PLL_CPU_CONFIG_REFDIV_MASK
expr_stmt|;
name|freq
operator|=
name|u_ar71xx_refclk
operator|/
name|t
expr_stmt|;
name|t
operator|=
operator|(
name|cpu_config
operator|>>
name|AR933X_PLL_CPU_CONFIG_NINT_SHIFT
operator|)
operator|&
name|AR933X_PLL_CPU_CONFIG_NINT_MASK
expr_stmt|;
name|freq
operator|*=
name|t
expr_stmt|;
name|t
operator|=
operator|(
name|cpu_config
operator|>>
name|AR933X_PLL_CPU_CONFIG_OUTDIV_SHIFT
operator|)
operator|&
name|AR933X_PLL_CPU_CONFIG_OUTDIV_MASK
expr_stmt|;
if|if
condition|(
name|t
operator|==
literal|0
condition|)
name|t
operator|=
literal|1
expr_stmt|;
name|freq
operator|>>=
name|t
expr_stmt|;
name|t
operator|=
operator|(
operator|(
name|clock_ctrl
operator|>>
name|AR933X_PLL_CLOCK_CTRL_CPU_DIV_SHIFT
operator|)
operator|&
name|AR933X_PLL_CLOCK_CTRL_CPU_DIV_MASK
operator|)
operator|+
literal|1
expr_stmt|;
name|u_ar71xx_cpu_freq
operator|=
name|freq
operator|/
name|t
expr_stmt|;
name|t
operator|=
operator|(
operator|(
name|clock_ctrl
operator|>>
name|AR933X_PLL_CLOCK_CTRL_DDR_DIV_SHIFT
operator|)
operator|&
name|AR933X_PLL_CLOCK_CTRL_DDR_DIV_MASK
operator|)
operator|+
literal|1
expr_stmt|;
name|u_ar71xx_ddr_freq
operator|=
name|freq
operator|/
name|t
expr_stmt|;
name|t
operator|=
operator|(
operator|(
name|clock_ctrl
operator|>>
name|AR933X_PLL_CLOCK_CTRL_AHB_DIV_SHIFT
operator|)
operator|&
name|AR933X_PLL_CLOCK_CTRL_AHB_DIV_MASK
operator|)
operator|+
literal|1
expr_stmt|;
name|u_ar71xx_ahb_freq
operator|=
name|freq
operator|/
name|t
expr_stmt|;
block|}
comment|/* 	 * On the AR933x, the UART frequency is the reference clock, 	 * not the AHB bus clock. 	 */
name|u_ar71xx_uart_freq
operator|=
name|u_ar71xx_refclk
expr_stmt|;
comment|/* 	 * XXX TODO: check whether the mdio frequency is always the 	 * refclock frequency, or whether it's variable like on the 	 * AR934x. 	 */
name|u_ar71xx_mdio_freq
operator|=
name|u_ar71xx_refclk
expr_stmt|;
comment|/* 	 * XXX check what the watchdog frequency should be? 	 */
name|u_ar71xx_wdt_freq
operator|=
name|u_ar71xx_ahb_freq
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|ar933x_chip_device_stop
parameter_list|(
name|uint32_t
name|mask
parameter_list|)
block|{
name|uint32_t
name|reg
decl_stmt|;
name|reg
operator|=
name|ATH_READ_REG
argument_list|(
name|AR933X_RESET_REG_RESET_MODULE
argument_list|)
expr_stmt|;
name|ATH_WRITE_REG
argument_list|(
name|AR933X_RESET_REG_RESET_MODULE
argument_list|,
name|reg
operator||
name|mask
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|ar933x_chip_device_start
parameter_list|(
name|uint32_t
name|mask
parameter_list|)
block|{
name|uint32_t
name|reg
decl_stmt|;
name|reg
operator|=
name|ATH_READ_REG
argument_list|(
name|AR933X_RESET_REG_RESET_MODULE
argument_list|)
expr_stmt|;
name|ATH_WRITE_REG
argument_list|(
name|AR933X_RESET_REG_RESET_MODULE
argument_list|,
name|reg
operator|&
operator|~
name|mask
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|int
name|ar933x_chip_device_stopped
parameter_list|(
name|uint32_t
name|mask
parameter_list|)
block|{
name|uint32_t
name|reg
decl_stmt|;
name|reg
operator|=
name|ATH_READ_REG
argument_list|(
name|AR933X_RESET_REG_RESET_MODULE
argument_list|)
expr_stmt|;
return|return
operator|(
operator|(
name|reg
operator|&
name|mask
operator|)
operator|==
name|mask
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|ar933x_chip_set_mii_speed
parameter_list|(
name|uint32_t
name|unit
parameter_list|,
name|uint32_t
name|speed
parameter_list|)
block|{
comment|/* XXX TODO */
return|return;
block|}
end_function

begin_comment
comment|/*  * XXX TODO !!  */
end_comment

begin_function
specifier|static
name|void
name|ar933x_chip_set_pll_ge
parameter_list|(
name|int
name|unit
parameter_list|,
name|int
name|speed
parameter_list|,
name|uint32_t
name|pll
parameter_list|)
block|{
switch|switch
condition|(
name|unit
condition|)
block|{
case|case
literal|0
case|:
comment|/* XXX TODO */
break|break;
case|case
literal|1
case|:
comment|/* XXX TODO */
break|break;
default|default:
name|printf
argument_list|(
literal|"%s: invalid PLL set for arge unit: %d\n"
argument_list|,
name|__func__
argument_list|,
name|unit
argument_list|)
expr_stmt|;
return|return;
block|}
block|}
end_function

begin_function
specifier|static
name|void
name|ar933x_chip_ddr_flush_ge
parameter_list|(
name|int
name|unit
parameter_list|)
block|{
switch|switch
condition|(
name|unit
condition|)
block|{
case|case
literal|0
case|:
name|ar71xx_ddr_flush
argument_list|(
name|AR933X_DDR_REG_FLUSH_GE0
argument_list|)
expr_stmt|;
break|break;
case|case
literal|1
case|:
name|ar71xx_ddr_flush
argument_list|(
name|AR933X_DDR_REG_FLUSH_GE1
argument_list|)
expr_stmt|;
break|break;
default|default:
name|printf
argument_list|(
literal|"%s: invalid DDR flush for arge unit: %d\n"
argument_list|,
name|__func__
argument_list|,
name|unit
argument_list|)
expr_stmt|;
return|return;
block|}
block|}
end_function

begin_function
specifier|static
name|void
name|ar933x_chip_ddr_flush_ip2
parameter_list|(
name|void
parameter_list|)
block|{
name|ar71xx_ddr_flush
argument_list|(
name|AR933X_DDR_REG_FLUSH_WMAC
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|uint32_t
name|ar933x_chip_get_eth_pll
parameter_list|(
name|unsigned
name|int
name|mac
parameter_list|,
name|int
name|speed
parameter_list|)
block|{
name|uint32_t
name|pll
decl_stmt|;
switch|switch
condition|(
name|speed
condition|)
block|{
case|case
literal|10
case|:
name|pll
operator|=
name|AR933X_PLL_VAL_10
expr_stmt|;
break|break;
case|case
literal|100
case|:
name|pll
operator|=
name|AR933X_PLL_VAL_100
expr_stmt|;
break|break;
case|case
literal|1000
case|:
name|pll
operator|=
name|AR933X_PLL_VAL_1000
expr_stmt|;
break|break;
default|default:
name|printf
argument_list|(
literal|"%s%d: invalid speed %d\n"
argument_list|,
name|__func__
argument_list|,
name|mac
argument_list|,
name|speed
argument_list|)
expr_stmt|;
name|pll
operator|=
literal|0
expr_stmt|;
block|}
return|return
operator|(
name|pll
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|ar933x_chip_init_usb_peripheral
parameter_list|(
name|void
parameter_list|)
block|{
name|ar71xx_device_stop
argument_list|(
name|AR933X_RESET_USBSUS_OVERRIDE
argument_list|)
expr_stmt|;
name|DELAY
argument_list|(
literal|100
argument_list|)
expr_stmt|;
name|ar71xx_device_start
argument_list|(
name|AR933X_RESET_USB_HOST
argument_list|)
expr_stmt|;
name|DELAY
argument_list|(
literal|100
argument_list|)
expr_stmt|;
name|ar71xx_device_start
argument_list|(
name|AR933X_RESET_USB_PHY
argument_list|)
expr_stmt|;
name|DELAY
argument_list|(
literal|100
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|ar933x_configure_gmac
parameter_list|(
name|uint32_t
name|gmac_cfg
parameter_list|)
block|{
name|uint32_t
name|reg
decl_stmt|;
name|reg
operator|=
name|ATH_READ_REG
argument_list|(
name|AR933X_GMAC_REG_ETH_CFG
argument_list|)
expr_stmt|;
comment|/* 	 * The relevant bits here include: 	 * 	 * + AR933X_ETH_CFG_SW_PHY_SWAP 	 * + AR933X_ETH_CFG_SW_PHY_ADDR_SWAP 	 * 	 * There are other things; look at what openwrt exposes so 	 * it can be correctly exposed. 	 * 	 * TODO: what about ethernet switch support? How's that work? 	 */
if|if
condition|(
name|bootverbose
condition|)
name|printf
argument_list|(
literal|"%s: GMAC config was 0x%08x\n"
argument_list|,
name|__func__
argument_list|,
name|reg
argument_list|)
expr_stmt|;
name|reg
operator|&=
operator|~
operator|(
name|AR933X_ETH_CFG_SW_PHY_SWAP
operator||
name|AR933X_ETH_CFG_SW_PHY_ADDR_SWAP
operator|)
expr_stmt|;
name|reg
operator||=
name|gmac_cfg
expr_stmt|;
if|if
condition|(
name|bootverbose
condition|)
name|printf
argument_list|(
literal|"%s: GMAC setting is 0x%08x; register is now 0x%08x\n"
argument_list|,
name|__func__
argument_list|,
name|gmac_cfg
argument_list|,
name|reg
argument_list|)
expr_stmt|;
name|ATH_WRITE_REG
argument_list|(
name|AR933X_GMAC_REG_ETH_CFG
argument_list|,
name|reg
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|ar933x_chip_init_gmac
parameter_list|(
name|void
parameter_list|)
block|{
name|int
name|val
decl_stmt|;
name|uint32_t
name|gmac_cfg
init|=
literal|0
decl_stmt|;
comment|/* 	 * These two bits need a bit better explanation. 	 * 	 * The default configuration in the hardware is to map both 	 * ports to the internal switch. 	 * 	 * Here, GE0 == arge0, GE1 == arge1. 	 * 	 * The internal switch has: 	 * + 5 MAC ports, MAC0->MAC4. 	 * + 5 PHY ports, PHY0->PHY4, 	 * + MAC0 connects to GE1; 	 * + GE0 connects to PHY4; 	 * + The other mappings are MAC1->PHY0, MAC2->PHY1 .. MAC4->PHY3. 	 * 	 * The GE1 port is linked in via 1000MBit/full, supplying what is 	 * normally the 'WAN' switch ports. 	 * 	 * The switch is connected the MDIO bus on GE1.  It looks like 	 * a normal AR7240 on-board switch. 	 * 	 * The GE0 port is connected via MII to PHY4, and can operate in 	 * 10/100mbit, full/half duplex.  Ie, you can speak to PHY4 on 	 * the MDIO bus and everything will simply 'work'. 	 * 	 * So far so good.  This looks just like an AR7240 SoC. 	 * 	 * However, some configurations will just expose one or two 	 * physical ports.  In this case, some configuration bits can 	 * be set to tweak this. 	 * 	 * + CFG_SW_PHY_ADDR_SWAP swaps PHY port 0 with PHY port 4. 	 *   Ie, GE0's PHY shows up as PHY 0.  So if there's only 	 *   one physical port, there's no need to involve the 	 *   switch framework - it can just show up as a default, 	 *   normal single PHY. 	 * 	 * + CFG_SW_PHY_SWAP swaps the internal switch connection 	 *   between PHY0 and PHY4.  Ie, PHY4 connects to MAc1, 	 *   PHY0 connects to GE0. 	 */
if|if
condition|(
operator|(
name|resource_int_value
argument_list|(
literal|"ar933x_gmac"
argument_list|,
literal|0
argument_list|,
literal|"override_phy"
argument_list|,
operator|&
name|val
argument_list|)
operator|==
literal|0
operator|)
operator|&&
operator|(
name|val
operator|==
literal|0
operator|)
condition|)
return|return;
if|if
condition|(
operator|(
name|resource_int_value
argument_list|(
literal|"ar933x_gmac"
argument_list|,
literal|0
argument_list|,
literal|"swap_phy"
argument_list|,
operator|&
name|val
argument_list|)
operator|==
literal|0
operator|)
operator|&&
operator|(
name|val
operator|==
literal|1
operator|)
condition|)
name|gmac_cfg
operator||=
name|AR933X_ETH_CFG_SW_PHY_SWAP
expr_stmt|;
if|if
condition|(
operator|(
name|resource_int_value
argument_list|(
literal|"ar933x_gmac"
argument_list|,
literal|0
argument_list|,
literal|"swap_phy_addr"
argument_list|,
operator|&
name|val
argument_list|)
operator|==
literal|0
operator|)
operator|&&
operator|(
name|val
operator|==
literal|1
operator|)
condition|)
name|gmac_cfg
operator||=
name|AR933X_ETH_CFG_SW_PHY_ADDR_SWAP
expr_stmt|;
name|ar933x_configure_gmac
argument_list|(
name|gmac_cfg
argument_list|)
expr_stmt|;
block|}
end_function

begin_decl_stmt
name|struct
name|ar71xx_cpu_def
name|ar933x_chip_def
init|=
block|{
operator|&
name|ar933x_chip_detect_mem_size
block|,
operator|&
name|ar933x_chip_detect_sys_frequency
block|,
operator|&
name|ar933x_chip_device_stop
block|,
operator|&
name|ar933x_chip_device_start
block|,
operator|&
name|ar933x_chip_device_stopped
block|,
operator|&
name|ar933x_chip_set_pll_ge
block|,
operator|&
name|ar933x_chip_set_mii_speed
block|,
operator|&
name|ar71xx_chip_set_mii_if
block|,
operator|&
name|ar933x_chip_ddr_flush_ge
block|,
operator|&
name|ar933x_chip_get_eth_pll
block|,
operator|&
name|ar933x_chip_ddr_flush_ip2
block|,
operator|&
name|ar933x_chip_init_usb_peripheral
block|,
name|NULL
block|,
name|NULL
block|,
operator|&
name|ar933x_chip_init_gmac
block|, }
decl_stmt|;
end_decl_stmt

end_unit

