
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2017.4/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'owl' on host 'localhost' (Linux_x86_64 version 4.4.0-62-generic) on Sun Mar 24 18:06:22 UTC 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.4 LTS
INFO: [HLS 200-10] In directory '/home/owl/src/GULF_Stream/ip_repo/hls_ips/scripts/lbus2axis'
INFO: [HLS 200-10] Creating and opening project '/home/owl/src/GULF_Stream/ip_repo/hls_ips/lbus_fifo_read'.
INFO: [HLS 200-10] Adding design file '/home/owl/src/GULF_Stream/src/lbus2axis/lbus_fifo_read.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/owl/src/GULF_Stream/ip_repo/hls_ips/lbus_fifo_read/solution1'.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.103ns.
INFO: [HLS 200-10] Analyzing design file '/home/owl/src/GULF_Stream/src/lbus2axis/lbus_fifo_read.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:38 ; elapsed = 00:00:15 . Memory (MB): peak = 358.688 ; gain = 13.375 ; free physical = 51931 ; free virtual = 107179
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:40 ; elapsed = 00:00:17 . Memory (MB): peak = 358.688 ; gain = 13.375 ; free physical = 51929 ; free virtual = 107176
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:42 ; elapsed = 00:00:19 . Memory (MB): peak = 359.223 ; gain = 13.910 ; free physical = 51914 ; free virtual = 107161
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:42 ; elapsed = 00:00:19 . Memory (MB): peak = 487.137 ; gain = 141.824 ; free physical = 51905 ; free virtual = 107152
INFO: [XFORM 203-1101] Packing variable 'lbus_fifo' (/home/owl/src/GULF_Stream/src/lbus2axis/lbus_fifo_read.cpp:29) into a 544-bit variable.
INFO: [XFORM 203-1101] Packing variable 'lbus_fifo_pkt_end' (/home/owl/src/GULF_Stream/src/lbus2axis/lbus_fifo_read.cpp:30) into a 408-bit variable.
INFO: [XFORM 203-102] Partitioning array 'outbuf.mty.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'outbuf.eop.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'outbuf.ena.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'outbuf.data.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'out_pktendbuf.sop.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'out_pktendbuf.mty.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'out_pktendbuf.err.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'out_pktendbuf.eop.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'out_pktendbuf.ena.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'out_pktendbuf.data.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'm_axis_keepbuf.V' automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:43 ; elapsed = 00:00:20 . Memory (MB): peak = 487.137 ; gain = 141.824 ; free physical = 51874 ; free virtual = 107121
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:44 ; elapsed = 00:00:21 . Memory (MB): peak = 487.137 ; gain = 141.824 ; free physical = 51863 ; free virtual = 107110
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lbus_fifo_read' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mty2keep'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.38 seconds; current allocated memory: 100.545 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 100.735 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lbus_fifo_read'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 101.252 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 102.009 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mty2keep'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mty2keep'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 102.474 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lbus_fifo_read'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lbus_fifo_read/lbus_fifo' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lbus_fifo_read/lbus_fifo_pkt_end' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lbus_fifo_read/lbus_fifo_empty_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lbus_fifo_read/lbus_fifo_pkt_end_empty_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lbus_fifo_read/lbus_fifo_valid_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lbus_fifo_read/lbus_fifo_pkt_end_valid_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lbus_fifo_read/lbus_fifo_re_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'lbus_fifo_re_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'lbus_fifo_read/lbus_fifo_pkt_end_re_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'lbus_fifo_pkt_end_re_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'lbus_fifo_read/error_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'error_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'lbus_fifo_read/m_axis_data_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'm_axis_data_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'lbus_fifo_read/m_axis_keep_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'm_axis_keep_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'lbus_fifo_read/m_axis_last_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'm_axis_last_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'lbus_fifo_read/m_axis_valid_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'm_axis_valid_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'lbus_fifo_read' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lbus_fifo_read'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 103.977 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:46 ; elapsed = 00:00:23 . Memory (MB): peak = 487.137 ; gain = 141.824 ; free physical = 51851 ; free virtual = 107098
INFO: [SYSC 207-301] Generating SystemC RTL for lbus_fifo_read.
INFO: [VHDL 208-304] Generating VHDL RTL for lbus_fifo_read.
INFO: [VLOG 209-307] Generating Verilog RTL for lbus_fifo_read.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sun Mar 24 18:07:00 2019...
