# Copyright lowRISC contributors.
# Licensed under the Apache License, Version 2.0, see LICENSE for details.
# SPDX-License-Identifier: Apache-2.0
#
# Run these checks with:
#  ./util/dvsim/dvsim.py hw/top_earlgrey/formal/chip_conn_cfg.hjson

,NAME,SRC BLOCK,SRC SIGNAL,DEST BLOCK,DEST SIGNAL,,,,,,

# ast -> clkmgr connectivity
CONNECTION,AST_CLK0_CLKMGR,u_ast,clk_src_sys_o,top_earlgrey.u_clkmgr_aon,clk_main_i
CONNECTION,AST_CLK1_CLKMGR,u_ast,clk_src_io_o,top_earlgrey.u_clkmgr_aon,clk_io_i
CONNECTION,AST_CLK2_CLKMGR,u_ast,clk_src_usb_o,top_earlgrey.u_clkmgr_aon,clk_usb_i
CONNECTION,AST_CLK3_CLKMGR,u_ast,clk_src_aon_o,top_earlgrey.u_clkmgr_aon,clk_aon_i
# clkmgr -> ast connectivity
CONNECTION,CLKMGR_JITTER_AST,top_earlgrey.u_clkmgr_aon,jitter_en_o,u_ast,clk_src_sys_jen_i
