# 1 "arch/arm64/boot/dts/bitmain/bm1880-sophon-edge.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm64/boot/dts/bitmain/bm1880-sophon-edge.dts"






/dts-v1/;

# 1 "arch/arm64/boot/dts/bitmain/bm1880.dtsi" 1






# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 8 "arch/arm64/boot/dts/bitmain/bm1880.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/reset/bitmain,bm1880-reset.h" 1
# 9 "arch/arm64/boot/dts/bitmain/bm1880.dtsi" 2

/ {
 compatible = "bitmain,bm1880";
 interrupt-parent = <&gic>;
 #address-cells = <2>;
 #size-cells = <2>;

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0>;
   enable-method = "psci";
  };

  cpu1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x1>;
   enable-method = "psci";
  };
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  secmon@100000000 {
   reg = <0x1 0x00000000 0x0 0x20000>;
   no-map;
  };

  jpu@130000000 {
   reg = <0x1 0x30000000 0x0 0x08000000>;
   no-map;
  };

  vpu@138000000 {
   reg = <0x1 0x38000000 0x0 0x08000000>;
   no-map;
  };
 };

 psci {
  compatible = "arm,psci-0.2";
  method = "smc";
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 8>,
        <1 14 8>,
        <1 11 8>,
        <1 10 8>;
 };

 soc {
  compatible = "simple-bus";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  gic: interrupt-controller@50001000 {
   compatible = "arm,gic-400";
   reg = <0x0 0x50001000 0x0 0x1000>,
         <0x0 0x50002000 0x0 0x2000>;
   interrupts = <1 9 8>;
   interrupt-controller;
   #interrupt-cells = <3>;
  };

  sctrl: system-controller@50010000 {
   compatible = "bitmain,bm1880-sctrl", "syscon",
         "simple-mfd";
   reg = <0x0 0x50010000 0x0 0x1000>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x0 0x50010000 0x1000>;

   pinctrl: pinctrl@400 {
    compatible = "bitmain,bm1880-pinctrl";
    reg = <0x400 0x120>;
   };

   rst: reset-controller@c00 {
    compatible = "bitmain,bm1880-reset";
    reg = <0xc00 0x8>;
    #reset-cells = <1>;
   };
  };

  gpio0: gpio@50027000 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "snps,dw-apb-gpio";
   reg = <0x0 0x50027000 0x0 0x400>;

   porta: gpio-controller@0 {
    compatible = "snps,dw-apb-gpio-port";
    gpio-controller;
    #gpio-cells = <2>;
    snps,nr-gpios = <32>;
    reg = <0>;
    interrupt-controller;
    #interrupt-cells = <2>;
    interrupts = <0 68 4>;
   };
  };

  gpio1: gpio@50027400 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "snps,dw-apb-gpio";
   reg = <0x0 0x50027400 0x0 0x400>;

   portb: gpio-controller@0 {
    compatible = "snps,dw-apb-gpio-port";
    gpio-controller;
    #gpio-cells = <2>;
    snps,nr-gpios = <32>;
    reg = <0>;
    interrupt-controller;
    #interrupt-cells = <2>;
    interrupts = <0 67 4>;
   };
  };

  gpio2: gpio@50027800 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "snps,dw-apb-gpio";
   reg = <0x0 0x50027800 0x0 0x400>;

   portc: gpio-controller@0 {
    compatible = "snps,dw-apb-gpio-port";
    gpio-controller;
    #gpio-cells = <2>;
    snps,nr-gpios = <8>;
    reg = <0>;
    interrupt-controller;
    #interrupt-cells = <2>;
    interrupts = <0 66 4>;
   };
  };

  uart0: serial@58018000 {
   compatible = "snps,dw-apb-uart";
   reg = <0x0 0x58018000 0x0 0x2000>;
   interrupts = <0 9 4>;
   reg-shift = <2>;
   reg-io-width = <4>;
   resets = <&rst 18>;
   status = "disabled";
  };

  uart1: serial@5801A000 {
   compatible = "snps,dw-apb-uart";
   reg = <0x0 0x5801a000 0x0 0x2000>;
   interrupts = <0 12 4>;
   reg-shift = <2>;
   reg-io-width = <4>;
   resets = <&rst 19>;
   status = "disabled";
  };

  uart2: serial@5801C000 {
   compatible = "snps,dw-apb-uart";
   reg = <0x0 0x5801c000 0x0 0x2000>;
   interrupts = <0 15 4>;
   reg-shift = <2>;
   reg-io-width = <4>;
   resets = <&rst 20>;
   status = "disabled";
  };

  uart3: serial@5801E000 {
   compatible = "snps,dw-apb-uart";
   reg = <0x0 0x5801e000 0x0 0x2000>;
   interrupts = <0 18 4>;
   reg-shift = <2>;
   reg-io-width = <4>;
   resets = <&rst 21>;
   status = "disabled";
  };
 };
};
# 10 "arch/arm64/boot/dts/bitmain/bm1880-sophon-edge.dts" 2
# 33 "arch/arm64/boot/dts/bitmain/bm1880-sophon-edge.dts"
/ {
 compatible = "bitmain,sophon-edge", "bitmain,bm1880";
 model = "Sophon Edge";

 aliases {
  serial0 = &uart0;
  serial1 = &uart2;
  serial2 = &uart1;
 };

 chosen {
  stdout-path = "serial0:115200n8";
 };

 memory@0 {
  device_type = "memory";
  reg = <0x1 0x00000000 0x0 0x40000000>;
 };

 uart_clk: uart-clk {
  compatible = "fixed-clock";
  clock-frequency = <500000000>;
  #clock-cells = <0>;
 };

 soc {
  gpio0: gpio@50027000 {
   porta: gpio-controller@0 {
    gpio-line-names =
     "GPIO-A",
     "GPIO-C",
     "[GPIO2_PHY0_RST]",
     "GPIO-E",
     "[USB_DET]",
     "[EN_P5V]",
     "[VDDIO_MS1_SEL]",
     "GPIO-G",
     "[BM_TUSB_RST_L]",
     "[EN_P5V_USBHUB]",
     "NC",
     "LED_WIFI",
     "LED_BT",
     "[BM_BLM8221_EN_L]",
     "NC",
     "NC",
     "NC",
     "NC",
     "NC",
     "NC",
     "NC",
     "NC",
     "NC",
     "NC",
     "NC",
     "NC",
     "NC",
     "NC",
     "NC",
     "NC",
     "NC",
     "NC";
   };
  };

  gpio1: gpio@50027400 {
   portb: gpio-controller@0 {
    gpio-line-names =
     "NC",
     "NC",
     "[I2C0_SDA]",
     "[I2C0_SCL]",
     "[JTAG0_TDO]",
     "[JTAG0_TCK]",
     "[JTAG0_TDI]",
     "[JTAG0_TMS]",
     "[JTAG0_TRST_X]",
     "[JTAG1_TDO]",
     "[JTAG1_TCK]",
     "[JTAG1_TDI]",
     "[CPU_TX]",
     "[CPU_RX]",
     "[UART1_TXD]",
     "[UART1_RXD]",
     "[UART0_TXD]",
     "[UART0_RXD]",
     "GPIO-I",
     "GPIO-K",
     "USER_LED2",
     "USER_LED1",
     "[UART0_RTS]",
     "[UART0_CTS]",
     "USER_LED4",
     "USER_LED3",
     "[I2S0_SCLK]",
     "[I2S0_FS]",
     "[I2S0_SDI]",
     "[I2S0_SDO]",
     "GPIO-B",
     "GPIO-F";
   };
  };

  gpio2: gpio@50027800 {
   portc: gpio-controller@0 {
    gpio-line-names =
     "GPIO-D",
     "GPIO-J",
     "GPIO-H",
     "GPIO-L",
     "[SPI0_CS]",
     "[SPI0_DIN]",
     "[SPI0_DOUT]",
     "[SPI0_SCLK]";
   };
  };
 };
};

&pinctrl {
 pinctrl_uart0_default: pinctrl-uart0-default {
  pinmux {
   groups = "uart0_grp";
   function = "uart0";
  };
 };

 pinctrl_uart1_default: pinctrl-uart1-default {
  pinmux {
   groups = "uart1_grp";
   function = "uart1";
  };
 };

 pinctrl_uart2_default: pinctrl-uart2-default {
  pinmux {
   groups = "uart2_grp";
   function = "uart2";
  };
 };
};

&uart0 {
 status = "okay";
 clocks = <&uart_clk>;
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart0_default>;
};

&uart1 {
 status = "okay";
 clocks = <&uart_clk>;
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart1_default>;
};

&uart2 {
 status = "okay";
 clocks = <&uart_clk>;
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart2_default>;
};
