platform=xilinx_u50_gen3x16_xdma_201920_3
debug=1
save-temps=1

[connectivity]
nk=ydma:1:ydma_1
sp=ydma_1.in1:HBM[1]
sp=ydma_1.in2:HBM[2]
sp=ydma_1.out1:HBM[1]
sp=ydma_1.out2:HBM[2]

[profile]
data=all:all:all
