{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 30 23:32:15 2024 " "Info: Processing started: Thu May 30 23:32:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FlappyBirds -c FlappyBirds " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FlappyBirds -c FlappyBirds" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bird_control.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bird_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bird_control-Behavioral " "Info: Found design unit 1: bird_control-Behavioral" {  } { { "bird_control.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/bird_control.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bird_control " "Info: Found entity 1: bird_control" {  } { { "bird_control.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/bird_control.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-Behavioral " "Info: Found design unit 1: clock_divider-Behavioral" {  } { { "clock_divider.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/clock_divider.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Info: Found entity 1: clock_divider" {  } { { "clock_divider.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/clock_divider.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "collision_detection.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file collision_detection.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 collision_detection-Behavioral " "Info: Found design unit 1: collision_detection-Behavioral" {  } { { "collision_detection.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/collision_detection.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 collision_detection " "Info: Found entity 1: collision_detection" {  } { { "collision_detection.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/collision_detection.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flappybirds.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file flappybirds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlappyBirds-Behavioral " "Info: Found design unit 1: FlappyBirds-Behavioral" {  } { { "FlappyBirds.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/FlappyBirds.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FlappyBirds " "Info: Found entity 1: FlappyBirds" {  } { { "FlappyBirds.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/FlappyBirds.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_controller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file game_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_controller-Behavioral " "Info: Found design unit 1: game_controller-Behavioral" {  } { { "game_controller.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/game_controller.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 game_controller " "Info: Found entity 1: game_controller" {  } { { "game_controller.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/game_controller.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_generator.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pipe_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipe_generator-Behavioral " "Info: Found design unit 1: pipe_generator-Behavioral" {  } { { "pipe_generator.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pipe_generator " "Info: Found entity 1: pipe_generator" {  } { { "pipe_generator.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "row_mux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file row_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 row_mux-Behavioral " "Info: Found design unit 1: row_mux-Behavioral" {  } { { "row_mux.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/row_mux.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 row_mux " "Info: Found entity 1: row_mux" {  } { { "row_mux.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/row_mux.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file seven_segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_segment_decoder-Behavioral " "Info: Found design unit 1: seven_segment_decoder-Behavioral" {  } { { "seven_segment_decoder.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/seven_segment_decoder.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_decoder " "Info: Found entity 1: seven_segment_decoder" {  } { { "seven_segment_decoder.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/seven_segment_decoder.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "FlappyBirds " "Info: Elaborating entity \"FlappyBirds\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clock_divider_inst " "Info: Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clock_divider_inst\"" {  } { { "FlappyBirds.vhd" "clock_divider_inst" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/FlappyBirds.vhd" 54 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bird_control bird_control:bird_control_inst " "Info: Elaborating entity \"bird_control\" for hierarchy \"bird_control:bird_control_inst\"" {  } { { "FlappyBirds.vhd" "bird_control_inst" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/FlappyBirds.vhd" 59 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_generator pipe_generator:pipe_generator_inst " "Info: Elaborating entity \"pipe_generator\" for hierarchy \"pipe_generator:pipe_generator_inst\"" {  } { { "FlappyBirds.vhd" "pipe_generator_inst" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/FlappyBirds.vhd" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision_detection collision_detection:collision_detection_inst " "Info: Elaborating entity \"collision_detection\" for hierarchy \"collision_detection:collision_detection_inst\"" {  } { { "FlappyBirds.vhd" "collision_detection_inst" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/FlappyBirds.vhd" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_controller game_controller:game_controller_inst " "Info: Elaborating entity \"game_controller\" for hierarchy \"game_controller:game_controller_inst\"" {  } { { "FlappyBirds.vhd" "game_controller_inst" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/FlappyBirds.vhd" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "row_mux row_mux:row_mux_inst " "Info: Elaborating entity \"row_mux\" for hierarchy \"row_mux:row_mux_inst\"" {  } { { "FlappyBirds.vhd" "row_mux_inst" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/FlappyBirds.vhd" 88 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_decoder seven_segment_decoder:seg1_inst " "Info: Elaborating entity \"seven_segment_decoder\" for hierarchy \"seven_segment_decoder:seg1_inst\"" {  } { { "FlappyBirds.vhd" "seg1_inst" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/FlappyBirds.vhd" 121 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Info: Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "FlappyBirds.vhd" "Div0" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/FlappyBirds.vhd" 51 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "FlappyBirds.vhd" "Mod0" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/FlappyBirds.vhd" 52 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "pipe_generator:pipe_generator_inst\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"pipe_generator:pipe_generator_inst\|Mod0\"" {  } { { "pipe_generator.vhd" "Mod0" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 28 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "FlappyBirds.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/FlappyBirds.vhd" 51 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Info: Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Info: Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "FlappyBirds.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/FlappyBirds.vhd" 51 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ihm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ihm " "Info: Found entity 1: lpm_divide_ihm" {  } { { "db/lpm_divide_ihm.tdf" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/db/lpm_divide_ihm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Info: Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_84f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_84f " "Info: Found entity 1: alt_u_div_84f" {  } { { "db/alt_u_div_84f.tdf" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/db/alt_u_div_84f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Info: Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Info: Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "FlappyBirds.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/FlappyBirds.vhd" 52 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Info: Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Info: Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Info: Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "FlappyBirds.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/FlappyBirds.vhd" 52 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_o9m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_o9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_o9m " "Info: Found entity 1: lpm_divide_o9m" {  } { { "db/lpm_divide_o9m.tdf" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/db/lpm_divide_o9m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dkh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dkh " "Info: Found entity 1: sign_div_unsign_dkh" {  } { { "db/sign_div_unsign_dkh.tdf" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/db/sign_div_unsign_dkh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e4f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_e4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e4f " "Info: Found entity 1: alt_u_div_e4f" {  } { { "db/alt_u_div_e4f.tdf" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/db/alt_u_div_e4f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pipe_generator:pipe_generator_inst\|lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"pipe_generator:pipe_generator_inst\|lpm_divide:Mod0\"" {  } { { "pipe_generator.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 28 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipe_generator:pipe_generator_inst\|lpm_divide:Mod0 " "Info: Instantiated megafunction \"pipe_generator:pipe_generator_inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Info: Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Info: Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pipe_generator.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 28 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_k9m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_k9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_k9m " "Info: Found entity 1: lpm_divide_k9m" {  } { { "db/lpm_divide_k9m.tdf" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/db/lpm_divide_k9m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Info: Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_m0f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_m0f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_m0f " "Info: Found entity 1: alt_u_div_m0f" {  } { { "db/alt_u_div_m0f.tdf" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/db/alt_u_div_m0f.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "bird_control.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/bird_control.vhd" 18 -1 0 } } { "pipe_generator.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 20 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "sel\[1\] GND " "Warning (13410): Pin \"sel\[1\]\" is stuck at GND" {  } { { "FlappyBirds.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/FlappyBirds.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "sel\[2\] GND " "Warning (13410): Pin \"sel\[2\]\" is stuck at GND" {  } { { "FlappyBirds.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/FlappyBirds.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "384 " "Info: Implemented 384 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Info: Implemented 30 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "350 " "Info: Implemented 350 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "198 " "Info: Peak virtual memory: 198 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 30 23:32:24 2024 " "Info: Processing ended: Thu May 30 23:32:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 30 23:32:27 2024 " "Info: Processing started: Thu May 30 23:32:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FlappyBirds -c FlappyBirds " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off FlappyBirds -c FlappyBirds" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "FlappyBirds EP4CE40F23C8 " "Info: Selected device EP4CE40F23C8 for design \"FlappyBirds\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C8 " "Info: Device EP4CE15F23C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C8 " "Info: Device EP4CE30F23C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8 " "Info: Device EP4CE55F23C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Info: Device EP4CE75F23C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Info: Device EP4CE115F23C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/" 0 { } { { 0 { 0 ""} 0 777 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/" 0 { } { { 0 { 0 ""} 0 779 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Info: Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/" 0 { } { { 0 { 0 ""} 0 781 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Info: Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/" 0 { } { { 0 { 0 ""} 0 783 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Info: Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/" 0 { } { { 0 { 0 ""} 0 785 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "10 34 " "Critical Warning: No exact pin location assignment(s) for 10 pins of 34 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[0\] " "Info: Pin seg\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seg[0] } } } { "FlappyBirds.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/FlappyBirds.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/" 0 { } { { 0 { 0 ""} 0 168 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[1\] " "Info: Pin seg\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seg[1] } } } { "FlappyBirds.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/FlappyBirds.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/" 0 { } { { 0 { 0 ""} 0 169 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[2\] " "Info: Pin seg\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seg[2] } } } { "FlappyBirds.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/FlappyBirds.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/" 0 { } { { 0 { 0 ""} 0 170 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[3\] " "Info: Pin seg\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seg[3] } } } { "FlappyBirds.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/FlappyBirds.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/" 0 { } { { 0 { 0 ""} 0 171 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[4\] " "Info: Pin seg\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seg[4] } } } { "FlappyBirds.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/FlappyBirds.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/" 0 { } { { 0 { 0 ""} 0 172 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[5\] " "Info: Pin seg\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seg[5] } } } { "FlappyBirds.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/FlappyBirds.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/" 0 { } { { 0 { 0 ""} 0 173 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[6\] " "Info: Pin seg\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seg[6] } } } { "FlappyBirds.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/FlappyBirds.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/" 0 { } { { 0 { 0 ""} 0 174 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sel\[0\] " "Info: Pin sel\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { sel[0] } } } { "FlappyBirds.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/FlappyBirds.vhd" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/" 0 { } { { 0 { 0 ""} 0 175 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sel\[1\] " "Info: Pin sel\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { sel[1] } } } { "FlappyBirds.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/FlappyBirds.vhd" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/" 0 { } { { 0 { 0 ""} 0 176 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sel\[2\] " "Info: Pin sel\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { sel[2] } } } { "FlappyBirds.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/FlappyBirds.vhd" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/" 0 { } { { 0 { 0 ""} 0 177 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FlappyBirds.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'FlappyBirds.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN T2 (CLK2, DIFFCLK_1p)) " "Info: Automatically promoted node clk~input (placed in PIN T2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "FlappyBirds.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/FlappyBirds.vhd" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/" 0 { } { { 0 { 0 ""} 0 770 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_divider:clock_divider_inst\|clk_div~reg0  " "Info: Automatically promoted node clock_divider:clock_divider_inst\|clk_div~reg0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipe_generator:pipe_generator_inst\|pipe_x\[3\] " "Info: Destination node pipe_generator:pipe_generator_inst\|pipe_x\[3\]" {  } { { "pipe_generator.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pipe_generator:pipe_generator_inst|pipe_x[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/" 0 { } { { 0 { 0 ""} 0 78 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipe_generator:pipe_generator_inst\|pipe_x\[2\] " "Info: Destination node pipe_generator:pipe_generator_inst\|pipe_x\[2\]" {  } { { "pipe_generator.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pipe_generator:pipe_generator_inst|pipe_x[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/" 0 { } { { 0 { 0 ""} 0 79 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipe_generator:pipe_generator_inst\|pipe_x\[1\] " "Info: Destination node pipe_generator:pipe_generator_inst\|pipe_x\[1\]" {  } { { "pipe_generator.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pipe_generator:pipe_generator_inst|pipe_x[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/" 0 { } { { 0 { 0 ""} 0 80 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipe_generator:pipe_generator_inst\|pipe_x\[0\] " "Info: Destination node pipe_generator:pipe_generator_inst\|pipe_x\[0\]" {  } { { "pipe_generator.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pipe_generator:pipe_generator_inst|pipe_x[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/" 0 { } { { 0 { 0 ""} 0 81 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipe_generator:pipe_generator_inst\|pipe_gap_y\[3\]~1 " "Info: Destination node pipe_generator:pipe_generator_inst\|pipe_gap_y\[3\]~1" {  } { { "pipe_generator.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pipe_generator:pipe_generator_inst|pipe_gap_y[3]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/" 0 { } { { 0 { 0 ""} 0 584 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_divider:clock_divider_inst\|clk_div~0 " "Info: Destination node clock_divider:clock_divider_inst\|clk_div~0" {  } { { "clock_divider.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/clock_divider.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_divider:clock_divider_inst|clk_div~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/" 0 { } { { 0 { 0 ""} 0 636 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "clock_divider.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/clock_divider.vhd" 17 0 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_divider:clock_divider_inst|clk_div~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/" 0 { } { { 0 { 0 ""} 0 141 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN B11 (CLK11, DIFFCLK_4p)) " "Info: Automatically promoted node reset~input (placed in PIN B11 (CLK11, DIFFCLK_4p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "FlappyBirds.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/FlappyBirds.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/" 0 { } { { 0 { 0 ""} 0 771 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "10 unused 2.5V 0 10 0 " "Info: Number of I/O pins in group: 10 (unused VREF, 2.5V VCCIO, 0 input, 10 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 31 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  31 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 3 42 " "Info: I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 6 36 " "Info: I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  36 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 10 33 " "Info: I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 10 total pin(s) used --  33 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 2 39 " "Info: I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 36 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  36 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 1 42 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 2 41 " "Info: I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  41 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Info: Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X22_Y11 X33_Y21 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X22_Y11 to location X33_Y21" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "EP4CE40F23C8 " "Warning: Timing characteristics of device EP4CE40F23C8 are preliminary" {  } {  } 0 0 "Timing characteristics of device %1!s! are preliminary" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "239 " "Info: Peak virtual memory: 239 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 30 23:33:00 2024 " "Info: Processing ended: Thu May 30 23:33:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Info: Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Info: Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 30 23:33:05 2024 " "Info: Processing started: Thu May 30 23:33:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FlappyBirds -c FlappyBirds " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off FlappyBirds -c FlappyBirds" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 30 23:33:04 2024 " "Info: Processing started: Thu May 30 23:33:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FlappyBirds -c FlappyBirds " "Info: Command: quartus_sta FlappyBirds -c FlappyBirds" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FlappyBirds.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'FlappyBirds.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "Info: create_clock -period 1.000 -name clk clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divider:clock_divider_inst\|clk_div~reg0 clock_divider:clock_divider_inst\|clk_div~reg0 " "Info: create_clock -period 1.000 -name clock_divider:clock_divider_inst\|clk_div~reg0 clock_divider:clock_divider_inst\|clk_div~reg0" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -rise_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -rise_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -fall_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -fall_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -rise_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -rise_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -fall_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -fall_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -rise_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -rise_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -fall_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -fall_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -rise_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -rise_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -fall_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -fall_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.179 " "Info: Worst-case setup slack is -5.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.179      -174.373 clk  " "Info:    -5.179      -174.373 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.844        -9.896 clock_divider:clock_divider_inst\|clk_div~reg0  " "Info:    -2.844        -9.896 clock_divider:clock_divider_inst\|clk_div~reg0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.345 " "Info: Worst-case hold slack is -0.345" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.345        -0.345 clk  " "Info:    -0.345        -0.345 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432         0.000 clock_divider:clock_divider_inst\|clk_div~reg0  " "Info:     0.432         0.000 clock_divider:clock_divider_inst\|clk_div~reg0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -89.246 clk  " "Info:    -3.000       -89.246 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -5.948 clock_divider:clock_divider_inst\|clk_div~reg0  " "Info:    -1.487        -5.948 clock_divider:clock_divider_inst\|clk_div~reg0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "EP4CE40F23C8 " "Warning: Timing characteristics of device EP4CE40F23C8 are preliminary" {  } {  } 0 0 "Timing characteristics of device %1!s! are preliminary" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "212 " "Info: Peak virtual memory: 212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 30 23:33:09 2024 " "Info: Processing ended: Thu May 30 23:33:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -rise_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -rise_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -fall_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -fall_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -rise_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -rise_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -fall_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -fall_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -rise_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -rise_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -fall_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -fall_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -rise_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -rise_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -fall_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -fall_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.680 " "Info: Worst-case setup slack is -4.680" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.680      -157.477 clk  " "Info:    -4.680      -157.477 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.492        -8.781 clock_divider:clock_divider_inst\|clk_div~reg0  " "Info:    -2.492        -8.781 clock_divider:clock_divider_inst\|clk_div~reg0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.311 " "Info: Worst-case hold slack is -0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.311        -0.311 clk  " "Info:    -0.311        -0.311 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382         0.000 clock_divider:clock_divider_inst\|clk_div~reg0  " "Info:     0.382         0.000 clock_divider:clock_divider_inst\|clk_div~reg0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -89.246 clk  " "Info:    -3.000       -89.246 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -5.948 clock_divider:clock_divider_inst\|clk_div~reg0  " "Info:    -1.487        -5.948 clock_divider:clock_divider_inst\|clk_div~reg0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "EP4CE40F23C8 " "Warning: Timing characteristics of device EP4CE40F23C8 are preliminary" {  } {  } 0 0 "Timing characteristics of device %1!s! are preliminary" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -rise_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -rise_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -fall_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -fall_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -rise_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -rise_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -fall_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -fall_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -rise_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -rise_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -fall_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -fall_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -rise_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -rise_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -fall_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -fall_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clock_divider:clock_divider_inst\|clk_div~reg0\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.648 " "Info: Worst-case setup slack is -1.648" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.648       -48.589 clk  " "Info:    -1.648       -48.589 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.660        -1.940 clock_divider:clock_divider_inst\|clk_div~reg0  " "Info:    -0.660        -1.940 clock_divider:clock_divider_inst\|clk_div~reg0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.318 " "Info: Worst-case hold slack is -0.318" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.318        -1.134 clk  " "Info:    -0.318        -1.134 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166         0.000 clock_divider:clock_divider_inst\|clk_div~reg0  " "Info:     0.166         0.000 clock_divider:clock_divider_inst\|clk_div~reg0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -64.280 clk  " "Info:    -3.000       -64.280 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.000 clock_divider:clock_divider_inst\|clk_div~reg0  " "Info:    -1.000        -4.000 clock_divider:clock_divider_inst\|clk_div~reg0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Peak virtual memory: 173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 30 23:33:13 2024 " "Info: Processing ended: Thu May 30 23:33:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 14 s " "Info: Quartus II Full Compilation was successful. 0 errors, 14 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
