#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue Jun 26 22:56:50 2018
# Process ID: 32061
# Current directory: /home/leviathan/SauMauPing1/vivado
# Command line: vivado
# Log file: /home/leviathan/SauMauPing1/vivado/vivado.log
# Journal file: /home/leviathan/SauMauPing1/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
create_project mia702 /home/leviathan/SauMauPing1/vivado/mia702 -part xc7a100tfgg484-2
add_files -norecurse /home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v
update_compile_order -fileset sources_1
add_files -norecurse {/home/leviathan/SauMauPing1/fpga-shells/xilinx/vc707/vsrc/sdio.v /home/leviathan/SauMauPing1/fpga-shells/xilinx/vc707/vsrc/vc707reset.v}
update_compile_order -fileset sources_1
add_files -norecurse /home/leviathan/SauMauPing1/fpga-shells/xilinx/common/vsrc/PowerOnResetFPGAOnly.v
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name vc707_sys_clock_mmcm0
set_property -dict [list CONFIG.Component_Name {vc707_sys_clock_mmcm0}] [get_ips vc707_sys_clock_mmcm0]
generate_target {instantiation_template} [get_files /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm0/vc707_sys_clock_mmcm0.xci]
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm0/vc707_sys_clock_mmcm0.xci]
generate_target all [get_files  /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm0/vc707_sys_clock_mmcm0.xci]
export_ip_user_files -of_objects [get_files /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm0/vc707_sys_clock_mmcm0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm0/vc707_sys_clock_mmcm0.xci] -directory /home/leviathan/SauMauPing1/vivado/mia702/mia702.ip_user_files/sim_scripts -ip_user_files_dir /home/leviathan/SauMauPing1/vivado/mia702/mia702.ip_user_files -ipstatic_source_dir /home/leviathan/SauMauPing1/vivado/mia702/mia702.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/modelsim} {questa=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/questa} {ies=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/ies} {xcelium=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/xcelium} {vcs=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/vcs} {riviera=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm0/vc707_sys_clock_mmcm0.xci] -no_script -reset -force -quiet
remove_files  /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm0/vc707_sys_clock_mmcm0.xci
file delete -force /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm0
export_ip_user_files -of_objects  [get_files /home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v] -no_script -reset -force -quiet
remove_files  /home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v
export_ip_user_files -of_objects  [get_files /home/leviathan/SauMauPing1/fpga-shells/xilinx/common/vsrc/PowerOnResetFPGAOnly.v] -no_script -reset -force -quiet
remove_files  /home/leviathan/SauMauPing1/fpga-shells/xilinx/common/vsrc/PowerOnResetFPGAOnly.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/leviathan/SauMauPing1/fpga-shells/xilinx/vc707/vsrc/vc707reset.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/leviathan/SauMauPing1/fpga-shells/xilinx/vc707/vsrc/sdio.v] -no_script -reset -force -quiet
remove_files  {/home/leviathan/SauMauPing1/fpga-shells/xilinx/vc707/vsrc/vc707reset.v /home/leviathan/SauMauPing1/fpga-shells/xilinx/vc707/vsrc/sdio.v}
add_files -norecurse /home/leviathan/SauMauPing1/builds/u500vc707devkit/sifive.freedom.unleashed.u500vc707devkit.U500VC707DevKitConfig.v
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name vc707_sys_clock_mmcm2
set_property -dict [list CONFIG.Component_Name {vc707_sys_clock_mmcm2}] [get_ips vc707_sys_clock_mmcm2]
generate_target {instantiation_template} [get_files /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2.xci]
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2.xci]
generate_target all [get_files  /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2.xci]
export_ip_user_files -of_objects [get_files /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2.xci] -directory /home/leviathan/SauMauPing1/vivado/mia702/mia702.ip_user_files/sim_scripts -ip_user_files_dir /home/leviathan/SauMauPing1/vivado/mia702/mia702.ip_user_files -ipstatic_source_dir /home/leviathan/SauMauPing1/vivado/mia702/mia702.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/modelsim} {questa=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/questa} {ies=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/ies} {xcelium=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/xcelium} {vcs=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/vcs} {riviera=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
copy_ip -name vc707_sys_clock_mmcm1 -dir /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip [get_ips  vc707_sys_clock_mmcm2]
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.ENABLE_CLOCK_MONITOR {false} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {500.000} CONFIG.PRIMITIVE {MMCM} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT0_DIVIDE_F {2.000} CONFIG.CLKOUT1_JITTER {97.082}] [get_ips vc707_sys_clock_mmcm1]
generate_target all [get_files  /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1.xci]
export_ip_user_files -of_objects [get_files /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1.xci] -directory /home/leviathan/SauMauPing1/vivado/mia702/mia702.ip_user_files/sim_scripts -ip_user_files_dir /home/leviathan/SauMauPing1/vivado/mia702/mia702.ip_user_files -ipstatic_source_dir /home/leviathan/SauMauPing1/vivado/mia702/mia702.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/modelsim} {questa=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/questa} {ies=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/ies} {xcelium=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/xcelium} {vcs=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/vcs} {riviera=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {500.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT0_DIVIDE_F {2.000} CONFIG.CLKOUT1_JITTER {97.082}] [get_ips vc707_sys_clock_mmcm2]
generate_target all [get_files  /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2.xci]
export_ip_user_files -of_objects [get_files /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2.xci] -directory /home/leviathan/SauMauPing1/vivado/mia702/mia702.ip_user_files/sim_scripts -ip_user_files_dir /home/leviathan/SauMauPing1/vivado/mia702/mia702.ip_user_files -ipstatic_source_dir /home/leviathan/SauMauPing1/vivado/mia702/mia702.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/modelsim} {questa=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/questa} {ies=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/ies} {xcelium=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/xcelium} {vcs=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/vcs} {riviera=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
add_files -norecurse /home/leviathan/SauMauPing1/fpga-shells/xilinx/common/vsrc/PowerOnResetFPGAOnly.v
update_compile_order -fileset sources_1
add_files -norecurse {/home/leviathan/SauMauPing1/fpga-shells/xilinx/vc707/vsrc/sdio.v /home/leviathan/SauMauPing1/fpga-shells/xilinx/vc707/vsrc/vc707reset.v}
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
set_property -dict [list CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT3_USED {true} CONFIG.CLKOUT4_USED {true} CONFIG.CLKOUT5_USED {true} CONFIG.CLKOUT6_USED {true} CONFIG.CLKOUT7_USED {true} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {500.000} CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {500.000} CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {500.000} CONFIG.CLKOUT5_REQUESTED_OUT_FREQ {500.000} CONFIG.CLKOUT6_REQUESTED_OUT_FREQ {500.000} CONFIG.CLKOUT7_REQUESTED_OUT_FREQ {500.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT1_DIVIDE {2} CONFIG.MMCM_CLKOUT2_DIVIDE {2} CONFIG.MMCM_CLKOUT3_DIVIDE {2} CONFIG.MMCM_CLKOUT4_DIVIDE {2} CONFIG.MMCM_CLKOUT5_DIVIDE {2} CONFIG.MMCM_CLKOUT6_DIVIDE {2} CONFIG.NUM_OUT_CLKS {7} CONFIG.CLKOUT2_JITTER {97.082} CONFIG.CLKOUT2_PHASE_ERROR {98.575} CONFIG.CLKOUT3_JITTER {97.082} CONFIG.CLKOUT3_PHASE_ERROR {98.575} CONFIG.CLKOUT4_JITTER {97.082} CONFIG.CLKOUT4_PHASE_ERROR {98.575} CONFIG.CLKOUT5_JITTER {97.082} CONFIG.CLKOUT5_PHASE_ERROR {98.575} CONFIG.CLKOUT6_JITTER {97.082} CONFIG.CLKOUT6_PHASE_ERROR {98.575} CONFIG.CLKOUT7_JITTER {97.082} CONFIG.CLKOUT7_PHASE_ERROR {98.575}] [get_ips vc707_sys_clock_mmcm2]
generate_target all [get_files  /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2.xci]
export_ip_user_files -of_objects [get_files /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2.xci] -directory /home/leviathan/SauMauPing1/vivado/mia702/mia702.ip_user_files/sim_scripts -ip_user_files_dir /home/leviathan/SauMauPing1/vivado/mia702/mia702.ip_user_files -ipstatic_source_dir /home/leviathan/SauMauPing1/vivado/mia702/mia702.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/modelsim} {questa=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/questa} {ies=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/ies} {xcelium=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/xcelium} {vcs=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/vcs} {riviera=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
synth_design -rtl -name rtl_1
set_property -dict [list CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {500.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT1_DIVIDE {2} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT2_JITTER {97.082} CONFIG.CLKOUT2_PHASE_ERROR {98.575}] [get_ips vc707_sys_clock_mmcm1]
generate_target all [get_files  /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1.xci]
export_ip_user_files -of_objects [get_files /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1.xci] -directory /home/leviathan/SauMauPing1/vivado/mia702/mia702.ip_user_files/sim_scripts -ip_user_files_dir /home/leviathan/SauMauPing1/vivado/mia702/mia702.ip_user_files -ipstatic_source_dir /home/leviathan/SauMauPing1/vivado/mia702/mia702.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/modelsim} {questa=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/questa} {ies=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/ies} {xcelium=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/xcelium} {vcs=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/vcs} {riviera=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
synth_design -rtl -name rtl_1
add_files -norecurse {/home/leviathan/SauMauPing1/rocket-chip/src/main/resources/vsrc/SimDTM.v /home/leviathan/SauMauPing1/rocket-chip/src/main/resources/vsrc/plusarg_reader.v /home/leviathan/SauMauPing1/rocket-chip/src/main/resources/vsrc/ClockDivider2.v /home/leviathan/SauMauPing1/rocket-chip/src/main/resources/vsrc/AsyncResetReg.v /home/leviathan/SauMauPing1/rocket-chip/src/main/resources/vsrc/TestDriver.v /home/leviathan/SauMauPing1/rocket-chip/src/main/resources/vsrc/ClockDivider3.v /home/leviathan/SauMauPing1/rocket-chip/src/main/resources/vsrc/SimJTAG.v}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/leviathan/SauMauPing1/rocket-chip/src/main/resources/vsrc/SimDTM.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/leviathan/SauMauPing1/rocket-chip/src/main/resources/vsrc/SimJTAG.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/leviathan/SauMauPing1/rocket-chip/src/main/resources/vsrc/TestDriver.v] -no_script -reset -force -quiet
remove_files  {/home/leviathan/SauMauPing1/rocket-chip/src/main/resources/vsrc/SimDTM.v /home/leviathan/SauMauPing1/rocket-chip/src/main/resources/vsrc/SimJTAG.v /home/leviathan/SauMauPing1/rocket-chip/src/main/resources/vsrc/TestDriver.v}
synth_design -rtl -name rtl_1
