$date
	Fri Nov 25 14:45:38 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_adder $end
$var reg 8 ! a [7:0] $end
$upscope $end
$scope module tb_adder $end
$var reg 8 " b [7:0] $end
$upscope $end
$scope module tb_adder $end
$var wire 8 # y [7:0] $end
$upscope $end
$scope module tb_adder $end
$var wire 1 $ cout $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
b100 #
b11 "
b1 !
$end
#10000000
b101 #
b10 "
b11 !
#20000000
b111100 #
b100101 "
b10111 !
#70000000
