<module name="PCIE_CFG_TYPE1" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="PCIE_BUSNUM" acronym="PCIE_BUSNUM" offset="0x1018" width="32" description="">
    <bitfield id="SEC_LAT_TMR" width="8" begin="31" end="24" resetval="0x0" description="Secondary Latency Timer. Not applicable in PCI Express" range="" rwaccess="R"/>
    <bitfield id="SUB_BUS_NUM" width="8" begin="23" end="16" resetval="0x0" description="Subordinate Bus Number. This is highest bus number on downstream interface." range="" rwaccess="RW"/>
    <bitfield id="SEC_BUS_NUM" width="8" begin="15" end="8" resetval="0x0" description="Secondary Bus Number. It is typically 1h for RC." range="" rwaccess="RW"/>
    <bitfield id="PRI_BUS_NUM" width="8" begin="7" end="0" resetval="0x0" description="Primary Bus Number. It is 0 for RC and nonzero for switch devices only." range="" rwaccess="RW"/>
  </register>
  <register id="PCIE_SECSTAT" acronym="PCIE_SECSTAT" offset="0x101C" width="32" description="">
    <bitfield id="DTCT_PERROR" width="1" begin="31" end="31" resetval="0x0" description="Detected Parity Error. Set if the function receives a poisoned TLP." range="" rwaccess="RW1C"/>
    <bitfield id="RX_SYS_ERROR" width="1" begin="30" end="30" resetval="0x0" description="Received System Error. Set if the function receives an ERR_FATAL or ERR_NONFATAL message." range="" rwaccess="RW1C"/>
    <bitfield id="RX_MST_ABORT" width="1" begin="29" end="29" resetval="0x0" description="Received Master Abort. Set if the function receives a completion with unsupported request completion status." range="" rwaccess="RW1C"/>
    <bitfield id="RX_TGT_ABORT" width="1" begin="28" end="28" resetval="0x0" description="Received Target Abort. Set if the function receives a completion with completer abort completion status." range="" rwaccess="RW1C"/>
    <bitfield id="TX_TGT_ABORT" width="1" begin="27" end="27" resetval="0x0" description="Signaled Target Abort. Set if the function completes a posted or non-posted request as a completer abort error." range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="2" begin="26" end="25" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="MST_DPERR" width="1" begin="24" end="24" resetval="0x0" description="Master Data Parity Error. Set if the parity error enable bit is set in the Bridge Control Register and either the condition that the requester receives a poisoned completion or the condition that the requester poisons a write request is true." range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="8" begin="23" end="16" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="IO_LIMIT" width="4" begin="15" end="12" resetval="0x0" description="Upper 4 bits of 16bit IO Space Limit Address." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="IO_LIMIT_ADDR" width="1" begin="8" end="8" resetval="0x0" description="Indicates addressing for IO Limit Address. Writable from internal bus interface." range="" rwaccess="R"/>
    <bitfield id="IO_BASE" width="4" begin="7" end="4" resetval="0x0" description="Upper 4 bits of 16bit IO Space Base Address." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="IO_BASE_ADDR" width="1" begin="0" end="0" resetval="0x0" description="Indicates addressing for the IO Base Address. Writable from internal bus interface." range="" rwaccess="R"/>
  </register>
  <register id="PCIE_MEMSPACE" acronym="PCIE_MEMSPACE" offset="0x1020" width="32" description="">
    <bitfield id="MEM_LIMIT" width="12" begin="31" end="20" resetval="0x0" description="Upper 12 bits of 32bit Memory Limit Address." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="19" end="16" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="MEM_BASE" width="12" begin="15" end="4" resetval="0x0" description="Upper 12 bits of 32bit Memory Base Address." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
  </register>
  <register id="PCIE_PREFETCH_MEM" acronym="PCIE_PREFETCH_MEM" offset="0x1024" width="32" description="">
    <bitfield id="PREFETCH_LIMIT" width="12" begin="31" end="20" resetval="0x0" description="Upper 12 bits of 32bit prefetchable memory limit address (end address)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="19" end="17" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="PRE_LIMIT_ADDR" width="1" begin="16" end="16" resetval="0x0" description="Indicates addressing for prefetchable memory limit address (end address). Writable from internal bus interface." range="" rwaccess="R"/>
    <bitfield id="PREFETCH_BASE" width="12" begin="15" end="4" resetval="0x0" description="Upper 12 bits of 32bit prefetchable memory base address (start address)." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="PRE_BASE_ADDR" width="1" begin="0" end="0" resetval="0x0" description="Indicates addressing for the prefetchable memory base address (start address). Writable from internal bus interface." range="" rwaccess="R"/>
  </register>
  <register id="PCIE_PREFETCH_BASE" acronym="PCIE_PREFETCH_BASE" offset="0x1028" width="32" description="">
    <bitfield id="PREFETCH_BASE" width="32" begin="31" end="0" resetval="0x0" description="Upper 32 bits of Prefetchable Memory Base Address. Used with 64bit prefetchable memory addressing only." range="" rwaccess="RW"/>
  </register>
  <register id="PCIE_PREFETCH_LIMIT" acronym="PCIE_PREFETCH_LIMIT" offset="0x102C" width="32" description="">
    <bitfield id="PREFETCH_LIMIT" width="32" begin="31" end="0" resetval="0x0" description="Upper 32 bits of Prefetchable Memory Limit Address. Used with 64 bit prefetchable memory addressing only." range="" rwaccess="RW"/>
  </register>
  <register id="PCIE_IOSPACE" acronym="PCIE_IOSPACE" offset="0x1030" width="32" description="">
    <bitfield id="IOBASE" width="16" begin="31" end="16" resetval="0x0" description="Upper 16 bits of IO Base Address. Used with 32 bit IO space addressing only." range="" rwaccess="RW"/>
    <bitfield id="IOLIMIT" width="16" begin="15" end="0" resetval="0x0" description="Upper 16 bits of IO Limit Address. Used with 32 bit IO space addressing only." range="" rwaccess="RW"/>
  </register>
  <register id="PCIE_BRIDGE_INT" acronym="PCIE_BRIDGE_INT" offset="0x103C" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="SERREN_STATUS" width="1" begin="27" end="27" resetval="0x0" description="Discard Timer SERR Enable Status. Not Applicable to PCI Express. Hardwired to 0." range="" rwaccess="R"/>
    <bitfield id="TIMER_STATUS" width="1" begin="26" end="26" resetval="0x0" description="Discard Timer Status. Not applicable to PCI Express. Hardwired to 0." range="" rwaccess="R"/>
    <bitfield id="SEC_TIMER" width="1" begin="25" end="25" resetval="0x0" description="Secondary Discard Timer. Not applicable to PCI Express. Hardwired to 0." range="" rwaccess="R"/>
    <bitfield id="PRI_TIMER" width="1" begin="24" end="24" resetval="0x0" description="Primary Discard Timer. Not applicable to PCI Express. Hardwired to 0." range="" rwaccess="R"/>
    <bitfield id="B2B_EN" width="1" begin="23" end="23" resetval="0x0" description="Fast Back to Back Transactions Enable. Not applicable to PCI Express. Hardwired to 0." range="" rwaccess="R"/>
    <bitfield id="SEC_BUS_RST" width="1" begin="22" end="22" resetval="0x0" description="Secondary Bus Reset." range="" rwaccess="RW"/>
    <bitfield id="MST_ABORT_MODE" width="1" begin="21" end="21" resetval="0x0" description="Master Abort Mode. Not applicable to PCI Express. Hardwired to 0." range="" rwaccess="R"/>
    <bitfield id="VGA_DECODE" width="1" begin="20" end="20" resetval="0x0" description="VGA 16 bit Decode" range="" rwaccess="RW"/>
    <bitfield id="VGA_EN" width="1" begin="19" end="19" resetval="0x0" description="VGA Enable" range="" rwaccess="RW"/>
    <bitfield id="ISA_EN" width="1" begin="18" end="18" resetval="0x0" description="ISA Enable" range="" rwaccess="RW"/>
    <bitfield id="SERR_EN" width="1" begin="17" end="17" resetval="0x0" description="SERR Enable. Set to enable forwarding of ERR_COR, ERR_NONFATAL and ERR_FATAL messages." range="" rwaccess="RW"/>
    <bitfield id="PERR_RESP_EN" width="1" begin="16" end="16" resetval="0x0" description="Parity Error Response Enable. This bit controls the logging of poisoned TLPs in the Master Data Parity Error bit in the Secondary Status Register." range="" rwaccess="RW"/>
    <bitfield id="INT_PIN" width="8" begin="15" end="8" resetval="0x1" description="Interrupt Pin. It identifies the legacy interrupt message that the device uses. For single function configuration, the core only uses INTA. This register is writable through internal bus interface." range="" rwaccess="R"/>
    <bitfield id="INT_LINE" width="8" begin="7" end="0" resetval="0xFF" description="Interrupt Line. Value is system software specified." range="" rwaccess="RW"/>
  </register>
</module>
