// Seed: 3431123758
module module_0 ();
  assign id_1 = id_1;
  always @(posedge 1 or 1) begin : LABEL_0
    id_1 <= id_1 <= 1;
  end
  assign module_2.id_2 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input tri1 id_1,
    output tri0 id_2
);
  wand id_4 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_4 = 1;
  buf primCall (id_2, id_4);
endmodule
module module_2 (
    input tri0 id_0,
    input tri1 id_1,
    output supply0 id_2,
    input tri1 id_3,
    input tri0 id_4,
    input tri id_5,
    output tri0 id_6
);
  wand id_8;
  initial begin : LABEL_0
    #1 id_8 = 1;
    $display(id_3);
    wait (1);
  end
  module_0 modCall_1 ();
endmodule
