# 0 "/home/fame/ncs/v3.2.0/zephyr/misc/empty_file.c"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "/home/fame/ncs/v3.2.0/zephyr/boards/nordic/nrf54h20dk/nrf54h20dk_nrf54h20_cpuapp.dts" 1






/dts-v1/;

# 1 "/home/fame/ncs/v3.2.0/zephyr/dts/arm/nordic/nrf54h20_cpuapp.dtsi" 1 3 4






# 1 "/home/fame/ncs/v3.2.0/zephyr/dts/vendor/nordic/nrf54h20.dtsi" 1 3 4






# 1 "/home/fame/ncs/v3.2.0/zephyr/dts/common/mem.h" 1 3 4
# 8 "/home/fame/ncs/v3.2.0/zephyr/dts/vendor/nordic/nrf54h20.dtsi" 2 3 4
# 1 "/home/fame/ncs/v3.2.0/zephyr/dts/vendor/nordic/nrf_common.dtsi" 1 3 4






# 1 "/home/fame/ncs/v3.2.0/zephyr/include/zephyr/dt-bindings/adc/adc.h" 1 3 4
# 9 "/home/fame/ncs/v3.2.0/zephyr/include/zephyr/dt-bindings/adc/adc.h" 3 4
# 1 "/home/fame/ncs/v3.2.0/zephyr/include/zephyr/dt-bindings/dt-util.h" 1 3 4
# 19 "/home/fame/ncs/v3.2.0/zephyr/include/zephyr/dt-bindings/dt-util.h" 3 4
# 1 "/home/fame/ncs/v3.2.0/zephyr/include/zephyr/sys/util_macro.h" 1 3 4
# 34 "/home/fame/ncs/v3.2.0/zephyr/include/zephyr/sys/util_macro.h" 3 4
# 1 "/home/fame/ncs/v3.2.0/zephyr/include/zephyr/sys/util_internal.h" 1 3 4
# 18 "/home/fame/ncs/v3.2.0/zephyr/include/zephyr/sys/util_internal.h" 3 4
# 1 "/home/fame/ncs/v3.2.0/zephyr/include/zephyr/sys/util_loops.h" 1 3 4
# 1083 "/home/fame/ncs/v3.2.0/zephyr/include/zephyr/sys/util_loops.h" 3 4
# 1 "/home/fame/ncs/v3.2.0/zephyr/include/zephyr/sys/util_listify.h" 1 3 4
# 1084 "/home/fame/ncs/v3.2.0/zephyr/include/zephyr/sys/util_loops.h" 2 3 4
# 19 "/home/fame/ncs/v3.2.0/zephyr/include/zephyr/sys/util_internal.h" 2 3 4
# 162 "/home/fame/ncs/v3.2.0/zephyr/include/zephyr/sys/util_internal.h" 3 4
# 1 "/home/fame/ncs/v3.2.0/zephyr/include/zephyr/sys/util_internal_is_eq.h" 1 3 4
# 163 "/home/fame/ncs/v3.2.0/zephyr/include/zephyr/sys/util_internal.h" 2 3 4
# 193 "/home/fame/ncs/v3.2.0/zephyr/include/zephyr/sys/util_internal.h" 3 4
# 1 "/home/fame/ncs/v3.2.0/zephyr/include/zephyr/sys/util_internal_util_inc.h" 1 3 4
# 194 "/home/fame/ncs/v3.2.0/zephyr/include/zephyr/sys/util_internal.h" 2 3 4


# 1 "/home/fame/ncs/v3.2.0/zephyr/include/zephyr/sys/util_internal_util_dec.h" 1 3 4
# 197 "/home/fame/ncs/v3.2.0/zephyr/include/zephyr/sys/util_internal.h" 2 3 4


# 1 "/home/fame/ncs/v3.2.0/zephyr/include/zephyr/sys/util_internal_util_x2.h" 1 3 4
# 200 "/home/fame/ncs/v3.2.0/zephyr/include/zephyr/sys/util_internal.h" 2 3 4
# 35 "/home/fame/ncs/v3.2.0/zephyr/include/zephyr/sys/util_macro.h" 2 3 4
# 20 "/home/fame/ncs/v3.2.0/zephyr/include/zephyr/dt-bindings/dt-util.h" 2 3 4
# 10 "/home/fame/ncs/v3.2.0/zephyr/include/zephyr/dt-bindings/adc/adc.h" 2 3 4
# 8 "/home/fame/ncs/v3.2.0/zephyr/dts/vendor/nordic/nrf_common.dtsi" 2 3 4
# 1 "/home/fame/ncs/v3.2.0/zephyr/include/zephyr/dt-bindings/gpio/gpio.h" 1 3 4
# 9 "/home/fame/ncs/v3.2.0/zephyr/dts/vendor/nordic/nrf_common.dtsi" 2 3 4
# 1 "/home/fame/ncs/v3.2.0/zephyr/include/zephyr/dt-bindings/i2c/i2c.h" 1 3 4
# 10 "/home/fame/ncs/v3.2.0/zephyr/dts/vendor/nordic/nrf_common.dtsi" 2 3 4
# 1 "/home/fame/ncs/v3.2.0/zephyr/include/zephyr/dt-bindings/input/input-event-codes.h" 1 3 4
# 11 "/home/fame/ncs/v3.2.0/zephyr/dts/vendor/nordic/nrf_common.dtsi" 2 3 4
# 1 "/home/fame/ncs/v3.2.0/zephyr/include/zephyr/dt-bindings/pinctrl/nrf-pinctrl.h" 1 3 4
# 12 "/home/fame/ncs/v3.2.0/zephyr/dts/vendor/nordic/nrf_common.dtsi" 2 3 4
# 1 "/home/fame/ncs/v3.2.0/zephyr/include/zephyr/dt-bindings/pwm/pwm.h" 1 3 4
# 13 "/home/fame/ncs/v3.2.0/zephyr/dts/vendor/nordic/nrf_common.dtsi" 2 3 4
# 1 "/home/fame/ncs/v3.2.0/zephyr/include/zephyr/dt-bindings/sensor/qdec_nrf.h" 1 3 4
# 14 "/home/fame/ncs/v3.2.0/zephyr/dts/vendor/nordic/nrf_common.dtsi" 2 3 4

# 1 "/home/fame/ncs/v3.2.0/zephyr/dts/common/freq.h" 1 3 4
# 16 "/home/fame/ncs/v3.2.0/zephyr/dts/vendor/nordic/nrf_common.dtsi" 2 3 4
# 1 "/home/fame/ncs/v3.2.0/zephyr/dts/arm/nordic/override.dtsi" 1 3 4
# 17 "/home/fame/ncs/v3.2.0/zephyr/dts/vendor/nordic/nrf_common.dtsi" 2 3 4
# 25 "/home/fame/ncs/v3.2.0/zephyr/dts/vendor/nordic/nrf_common.dtsi" 3 4
/ {
 pinctrl: pin-controller {




  compatible = "nordic,nrf-pinctrl";
 };

 rng_hci: entropy_bt_hci {
  compatible = "zephyr,bt-hci-entropy";
  status = "disabled";
 };

 sw_pwm: sw-pwm {
  compatible = "nordic,nrf-sw-pwm";
  status = "disabled";
  generator = <&timer1>;
  clock-prescaler = <0>;
  #pwm-cells = <3>;
 };
};
# 9 "/home/fame/ncs/v3.2.0/zephyr/dts/vendor/nordic/nrf54h20.dtsi" 2 3 4

# 1 "/home/fame/ncs/v3.2.0/zephyr/include/zephyr/dt-bindings/adc/nrf-saadc.h" 1 3 4
# 11 "/home/fame/ncs/v3.2.0/zephyr/dts/vendor/nordic/nrf54h20.dtsi" 2 3 4
# 1 "/home/fame/ncs/v3.2.0/zephyr/include/zephyr/dt-bindings/clock/nrfs-audiopll.h" 1 3 4
# 12 "/home/fame/ncs/v3.2.0/zephyr/dts/vendor/nordic/nrf54h20.dtsi" 2 3 4
# 1 "/home/fame/ncs/v3.2.0/zephyr/include/zephyr/dt-bindings/clock/nrf-auxpll.h" 1 3 4
# 13 "/home/fame/ncs/v3.2.0/zephyr/dts/vendor/nordic/nrf54h20.dtsi" 2 3 4
# 1 "/home/fame/ncs/v3.2.0/zephyr/include/zephyr/dt-bindings/misc/nordic-nrf-ficr-nrf54h20.h" 1 3 4
# 14 "/home/fame/ncs/v3.2.0/zephyr/dts/vendor/nordic/nrf54h20.dtsi" 2 3 4
# 1 "/home/fame/ncs/v3.2.0/zephyr/include/zephyr/dt-bindings/misc/nordic-domain-id-nrf54h20.h" 1 3 4
# 15 "/home/fame/ncs/v3.2.0/zephyr/dts/vendor/nordic/nrf54h20.dtsi" 2 3 4
# 1 "/home/fame/ncs/v3.2.0/zephyr/include/zephyr/dt-bindings/misc/nordic-owner-id-nrf54h20.h" 1 3 4
# 16 "/home/fame/ncs/v3.2.0/zephyr/dts/vendor/nordic/nrf54h20.dtsi" 2 3 4

/delete-node/ &sw_pwm;

/ {
 #address-cells = <1>;
 #size-cells = <1>;

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpuapp: cpu@2 {
   compatible = "arm,cortex-m33";
   reg = <2>;
   device_type = "cpu";
   clocks = <&cpuapp_hsfll>;
   clock-frequency = <(((320) * 1000) * 1000)>;
   cpu-power-states = <&idle_cache_retained &idle_cache_disabled &s2ram>;
  };

  cpurad: cpu@3 {
   compatible = "arm,cortex-m33";
   reg = <3>;
   device_type = "cpu";
   clocks = <&cpurad_hsfll>;
   clock-frequency = <(((256) * 1000) * 1000)>;
   cpu-power-states = <&idle_cache_retained &idle_cache_disabled>;
  };

  cpuppr: cpu@d {
   compatible = "nordic,vpr";
   reg = <13>;
   device_type = "cpu";
   clocks = <&fll16m>;
   clock-frequency = <(((16) * 1000) * 1000)>;
   riscv,isa = "rv32emc";
   nordic,bus-width = <32>;

   cpuppr_vevif_rx: mailbox {
    compatible = "nordic,nrf-vevif-task-rx";
    status = "disabled";
    interrupt-parent = <&cpuppr_clic>;
    interrupts = <0 1>,
          <1 1>,
          <2 1>,
          <3 1>,
          <4 1>,
          <5 1>,
          <6 1>,
          <7 1>,
          <8 1>,
          <9 1>,
          <10 1>,
          <11 1>,
          <12 1>,
          <13 1>,
          <14 1>,
          <15 1>;
    #mbox-cells = <1>;
    nordic,tasks = <16>;
    nordic,tasks-mask = <0xfffffff0>;
   };
  };

  cpuflpr: cpu@e {
   compatible = "nordic,vpr";
   reg = <14>;
   device_type = "cpu";
   clock-frequency = <(((320) * 1000) * 1000)>;
   riscv,isa = "rv32emc";
   nordic,bus-width = <32>;

   cpuflpr_vevif_rx: mailbox {
    compatible = "nordic,nrf-vevif-task-rx";
    status = "disabled";
    interrupt-parent = <&cpuflpr_clic>;
    interrupts = <0 1>,
          <1 1>,
          <2 1>,
          <3 1>,
          <4 1>,
          <5 1>,
          <6 1>,
          <7 1>,
          <8 1>,
          <9 1>,
          <10 1>,
          <11 1>,
          <12 1>,
          <13 1>,
          <14 1>,
          <15 1>,
          <16 1>,
          <17 1>,
          <18 1>,
          <19 1>,
          <20 1>,
          <21 1>,
          <22 1>,
          <23 1>,
          <24 1>,
          <25 1>,
          <26 1>,
          <27 1>,
          <28 1>,
          <29 1>,
          <30 1>,
          <31 1>;
    #mbox-cells = <1>;
    nordic,tasks = <32>;
    nordic,tasks-mask = <0xffff0000>;
   };
  };

  power-states {

   idle_cache_retained: idle_cache_retained {
    compatible = "zephyr,power-state";
    power-state-name = "suspend-to-idle";
    substate-id = <1>;
    min-residency-us = <700>;
    exit-latency-us = <5>;
   };
   idle_cache_disabled: idle_cache_disabled {
    compatible = "zephyr,power-state";
    power-state-name = "suspend-to-idle";
    substate-id = <2>;
    min-residency-us = <1000>;
    exit-latency-us = <7>;
   };
   s2ram: s2ram {
    compatible = "zephyr,power-state";
    power-state-name = "suspend-to-ram";
    min-residency-us = <2000>;
    exit-latency-us = <33>;
   };
  };
 };

 reserved-memory {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <>;
 };

 clocks {
  hfxo: hfxo {
   compatible = "nordic,nrf54h-hfxo";
   status = "disabled";
   #clock-cells = <0>;
   clock-frequency = <(((32) * 1000) * 1000)>;
  };

  lfxo: lfxo {
   compatible = "nordic,nrf54h-lfxo";
   status = "disabled";
   #clock-cells = <0>;
   clock-frequency = <32768>;
  };

  fll16m: fll16m {
   compatible = "nordic,nrf-fll16m";
   status = "disabled";
   #clock-cells = <0>;
   clock-frequency = <(((16) * 1000) * 1000)>;
   open-loop-accuracy-ppm = <20000>;
   open-loop-startup-time-us = <200>;
   clocks = <&hfxo>, <&lfxo>;
   clock-names = "hfxo", "lfxo";
  };

  hsfll120: hsfll120 {
   compatible = "nordic,nrf-hsfll-global";
   status = "disabled";
   clocks = <&fll16m>;
   #clock-cells = <0>;
   clock-frequency = <320000000>;
   supported-clock-frequencies = <64000000
             128000000
             256000000
             320000000>;
  };

  lfclk: lfclk {
   compatible = "nordic,nrf-lfclk";
   status = "disabled";
   #clock-cells = <0>;
   clock-frequency = <32768>;
   status = "okay";
   lfrc-accuracy-ppm = <500>;
   lflprc-accuracy-ppm = <1000>;
   lfrc-startup-time-us = <200>;
   lflprc-startup-time-us = <200>;
   clocks = <&hfxo>, <&lfxo>;
   clock-names = "hfxo", "lfxo";
  };

  audiopll: audiopll {
   compatible = "nordic,nrfs-audiopll";
   frequency = <11289591>;
   status = "disabled";
  };
 };

 gdpwr: gdpwr {
  compatible = "nordic,nrfs-gdpwr";
  status = "disabled";

  gdpwr_fast_active_0: fast-active-0 {
   #power-domain-cells = <0>;
   zephyr,pm-device-runtime-auto;
   status = "disabled";
  };

  gdpwr_fast_active_1: fast-active-1 {
   #power-domain-cells = <0>;
   zephyr,pm-device-runtime-auto;
   status = "disabled";
  };

  gdpwr_fast_main: fast-main {
   #power-domain-cells = <0>;
   zephyr,pm-device-runtime-auto;
   status = "disabled";
  };

  gdpwr_slow_active: slow-active {
   #power-domain-cells = <0>;
   zephyr,pm-device-runtime-auto;
   status = "disabled";
  };

  gdpwr_slow_main: slow-main {
   #power-domain-cells = <0>;
   zephyr,pm-device-runtime-auto;
   status = "disabled";
  };
 };

 swext: swext {
  compatible = "nordic,nrfs-swext";
  status = "disabled";
  max-current-ua = <7500>;
  current-limit-ua = <7500>;
  zephyr,pm-device-runtime-auto;
  #power-domain-cells = <0>;
 };

 soc {
  #address-cells = <1>;
  #size-cells = <1>;

  mram1x: mram@e000000 {
   compatible = "nordic,mram";
   reg = <0xe000000 ((2048) * 1024)>;
   erase-block-size = <4096>;
   write-block-size = <16>;
  };

  uicr: uicr@fff8000 {
   compatible = "nordic,nrf-uicr";
   reg = <0xfff8000 ((2) * 1024)>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xfff8000 ((2) * 1024)>;

   bicr: bicr@7b0 {
    compatible = "nordic,nrf-bicr";
    reg = <0x7b0 48>;
   };
  };

  ficr: ficr@fffe000 {
   compatible = "nordic,nrf-ficr";
   reg = <0xfffe000 ((2) * 1024)>;
   #nordic,ficr-cells = <1>;
  };

  cpuapp_ram0: sram@22000000 {
   compatible = "mmio-sram";
   reg = <0x22000000 ((32) * 1024)>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x22000000 0x8000>;
  };

  cpurad_ram0: sram@23000000 {
   compatible = "mmio-sram";
   reg = <0x23000000 ((192) * 1024)>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x23000000 0x30000>;
  };

  cpuapp_peripherals: peripheral@52000000 {
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x52000000 0x1000000>;
   ranges = <0x0 0x52000000 0x1000000>;

   cpuapp_hsfll: clock@d000 {
    compatible = "nordic,nrf-iron-hsfll-local";
    #clock-cells = <0>;
    reg = <0xd000 0x1000>;
    clocks = <&fll16m>;
    clock-frequency = <(((320) * 1000) * 1000)>;
    nordic,ficrs =
     <&ficr 0x3C8U>,
     <&ficr 0x3CCU>,
     <&ficr 0x3E4U>;
    nordic,ficr-names = "vsup", "coarse", "fine";
   };

   cpuapp_ipct: ipct@13000 {
    compatible = "nordic,nrf-ipct-local";
    reg = <0x13000 0x1000>;
    status = "disabled";
    channels = <4>;
    interrupts = <64 1>,
          <65 1>;
   };

   cpuapp_wdt010: watchdog@14000 {
    compatible = "nordic,nrf-wdt";
    reg = <0x14000 0x1000>;
    status = "disabled";
    interrupts = <20 1>;
    clocks = <&lfclk>;
   };

   cpuapp_wdt011: watchdog@15000 {
    compatible = "nordic,nrf-wdt";
    reg = <0x15000 0x1000>;
    status = "disabled";
    interrupts = <21 1>;
    clocks = <&lfclk>;
   };

   cpuapp_resetinfo: resetinfo@1e000 {
    compatible = "nordic,nrf-resetinfo";
    reg = <0x1e000 0x1000>;
   };

   cpuapp_ieee802154: ieee802154 {
    compatible = "nordic,nrf-ieee802154";
    status = "disabled";
   };
  };

  cpurad_peripherals: peripheral@53000000 {
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x53000000 0x1000000>;

   cpurad_hsfll: clock@d000 {
    compatible = "nordic,nrf-hsfll-local";
    #clock-cells = <0>;
    reg = <0xd000 0x1000>;
    status = "disabled";
    clocks = <&fll16m>;
    clock-frequency = <(((256) * 1000) * 1000)>;
    nordic,ficrs =
     <&ficr 0x410U>,
     <&ficr 0x418U>,
     <&ficr 0x430U>;
    nordic,ficr-names = "vsup", "coarse", "fine";
   };

   cpurad_wdt010: watchdog@13000 {
    compatible = "nordic,nrf-wdt";
    reg = <0x13000 0x1000>;
    status = "disabled";
    interrupts = <19 1>;
    clocks = <&lfclk>;
   };

   cpurad_wdt011: watchdog@14000 {
    compatible = "nordic,nrf-wdt";
    reg = <0x14000 0x1000>;
    status = "disabled";
    interrupts = <20 1>;
    clocks = <&lfclk>;
   };

   cpurad_resetinfo: resetinfo@1e000 {
    compatible = "nordic,nrf-resetinfo";
    reg = <0x1e000 0x1000>;
   };

   dppic020: dppic@22000 {
    compatible = "nordic,nrf-dppic-local";
    reg = <0x22000 0x1000>;
    channels = <32>;
    status = "disabled";
   };

   cpurad_ipct: ipct@24000 {
    compatible = "nordic,nrf-ipct-local";
    reg = <0x24000 0x1000>;
    status = "disabled";
    channels = <8>;
    interrupts = <64 1>,
          <65 1>;
   };

   egu020: egu@25000 {
    compatible = "nordic,nrf-egu";
    reg = <0x25000 0x1000>;
    status = "disabled";
    interrupts = <37 1>;
   };

   gpiote0: gpiote@27000 {
    compatible = "nordic,nrf-gpiote";
    reg = <0x27000 0x1000>;
    status = "disabled";
    interrupts = <39 1>;
    instance = <0>;
    no-port-event;
    fixed-channels-supported;
   };

   timer020: timer@28000 {
    compatible = "nordic,nrf-timer";
    reg = <0x28000 0x1000>;
    status = "disabled";
    cc-num = <8>;
    interrupts = <40 1>;
    clocks = <&hfxo>;
    max-bit-width = <32>;
    prescaler = <0>;
   };

   timer021: timer@29000 {
    compatible = "nordic,nrf-timer";
    reg = <0x29000 0x1000>;
    status = "disabled";
    cc-num = <8>;
    interrupts = <41 1>;
    clocks = <&hfxo>;
    max-bit-width = <32>;
    prescaler = <0>;
   };

   timer022: timer@2a000 {
    compatible = "nordic,nrf-timer";
    reg = <0x2a000 0x1000>;
    status = "disabled";
    cc-num = <8>;
    interrupts = <42 1>;
    clocks = <&hfxo>;
    max-bit-width = <32>;
    prescaler = <0>;
   };

   rtc: rtc@2b000 {
    compatible = "nordic,nrf-rtc";
    reg = <0x2b000 0x1000>;
    status = "disabled";
    cc-num = <4>;
    clock-frequency = <32768>;
    interrupts = <43 1>;
    clocks = <&lfclk>;
    prescaler = <1>;
   };

   radio: radio@2c000 {
    compatible = "nordic,nrf-radio";
    reg = <0x2c000 0x1000>;
    status = "disabled";
    ble-2mbps-supported;
    ble-coded-phy-supported;
    cs-supported;
    dfe-supported;
    ieee802154-supported;
    interrupts = <44 1>;
    clocks = <&hfxo>;

    cpurad_ieee802154: ieee802154 {
     compatible = "nordic,nrf-ieee802154";
     status = "disabled";
    };

    bt_hci_sdc: bt_hci_sdc {
     compatible = "nordic,bt-hci-sdc";
     status = "disabled";
    };
    bt_hci_controller: bt_hci_controller {
     compatible = "zephyr,bt-hci-ll-sw-split";
     status = "disabled";
    };
   };

   ccm030: ccm@3a000 {
    compatible = "nordic,nrf-ccm";
    reg = <0x3a000 0x1000>;
    interrupts = <58 1>;
    status = "disabled";
   };

   ecb030: ecb@3b000 {
    compatible = "nordic,nrf-ecb";
    reg = <0x3b000 0x1000>;
    interrupts = <59 1>;
    status = "disabled";
   };

   ccm031: ccm@3c000 {
    compatible = "nordic,nrf-ccm";
    reg = <0x3c000 0x1000>;
    interrupts = <60 1>;
    status = "disabled";
   };

   ecb031: ecb@3d000 {
    compatible = "nordic,nrf-ecb";
    reg = <0x3d000 0x1000>;
    status = "disabled";
    interrupts = <61 1>;
   };
  };

  tdd_peripherals: peripheral@bf000000 {
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0xbf000000 0x1000000>;
   ranges = <0x0 0xbf000000 0x1000000>;

   tbm: tbm@3000 {
    compatible = "nordic,nrf-tbm";
    reg = <0x3000 0x408>;
    status = "disabled";
    interrupts = <127 1>;
   };

   hsfll200: clock@4000 {
    compatible = "fixed-clock";
    reg = <0x4000 0x1000>;
    #clock-cells = <0>;
    status = "disabled";
    clock-frequency = <(((320) * 1000) * 1000)>;
   };

   coresight: coresight@40000 {
    compatible = "nordic,coresight-nrf";
    reg = <0x40000 0x11000>;
    status = "disabled";
    nordic,clockpin-enable = <79U>;
    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0x0 0x40000 0x11000>;

    tsgen: tsgen@1000 {
     reg = <0x1000 0x1000>;
    };

    stm: stm@2000 {
     reg = <0x2000 0x1000>;
    };

    tpiu: tpiu@3000 {
     reg = <0x3000 0x1000>;
    };

    etb: etb@4000 {
     reg = <0x4000 0x1000>;
    };

    etr: etr@5000 {
     reg = <0x5000 0x1000>;
    };

    cti210: cti@6000 {
     reg = <0x6000 0x1000>;
    };

    cti211: cti@7000 {
     reg = <0x7000 0x1000>;
    };

    atbreplicator210: atbreplicator@8000 {
     reg = <0x8000 0x1000>;
    };

    atbreplicator211: atbreplicator@9000 {
     reg = <0x9000 0x1000>;
    };

    atbreplicator212: atbreplicator@A000 {
     reg = <0xA000 0x1000>;
    };

    atbreplicator213: atbreplicator@B000 {
     reg = <0xB000 0x1000>;
    };

    atbfunnel210: atbfunnel@C000 {
     reg = <0xC000 0x1000>;
    };

    atbfunnel211: atbfunnel@D000 {
     reg = <0xD000 0x1000>;
    };

    atbfunnel212: atbfunnel@E000 {
     reg = <0xE000 0x1000>;
    };

    atbfunnel213: atbfunnel@F000 {
     reg = <0xF000 0x1000>;
    };
   };
  };

  global_peripherals: peripheral@5f000000 {
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x5f000000 0x1000000>;
   ranges = <0x0 0x5f000000 0x1000000
      0x2f000000 0x2f000000 0x1000000>;

   usbhs: usbhs@86000 {
    compatible = "nordic,nrf-usbhs", "snps,dwc2";
    reg = <0x86000 0x1000>, <0x2f700000 0x40000>;
    reg-names = "wrapper", "core";
    interrupts = <134 1>;
    num-in-eps = <8>;
    num-out-eps = <10>;
    ghwcfg1 = <0xaa555000>;
    ghwcfg2 = <0x22abfc72>;
    ghwcfg4 = <0x1e10aa60>;
    status = "disabled";
   };

   exmif: exmif@95000 {
    compatible = "nordic,nrf-exmif", "snps,designware-ssi";
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <0x95000 0x500 0x95500 0xb00>;
    reg-names = "wrapper", "core";
    interrupts = <149 1>;
    clock-frequency = <(((400) * 1000) * 1000)>;
    packet-data-limit = <65536>;
    fifo-depth = <32>;
    status = "disabled";
   };

   cpusec_bellboard: mailbox@99000 {
    reg = <0x99000 0x1000>;
    status = "disabled";
    #mbox-cells = <1>;
   };

   cpuapp_bellboard: mailbox@9a000 {
    reg = <0x9a000 0x1000>;
    status = "disabled";
    #mbox-cells = <1>;
   };

   cpurad_bellboard: mailbox@9b000 {
    reg = <0x9b000 0x1000>;
    status = "disabled";
    #mbox-cells = <1>;
   };

   canpll: clock-controller@8c2000{
    compatible = "nordic,nrf-auxpll";
    reg = <0x8c2000 0x1000>;
    interrupts = <194 1>;
    clocks = <&hfxo>;
    #clock-cells = <0>;
    nordic,ficrs = <&ficr 0x3B8U>;
    nordic,frequency = <0>;
    nordic,out-div = <2>;
    nordic,out-drive = <0>;
    nordic,current-tune = <6>;
    nordic,sdm-disable;
    nordic,range = "high";
    status = "disabled";
   };

   cpusys_vevif_tx: mailbox@8c8000 {
    compatible = "nordic,nrf-vevif-task-tx";
    reg = <0x8c8000 0x1000>;
    status = "disabled";
    #mbox-cells = <1>;
    nordic,tasks = <32>;
    nordic,tasks-mask = <0xfffff0ff>;
   };

   ipct120: ipct@8d1000 {
    compatible = "nordic,nrf-ipct-global";
    reg = <0x8d1000 0x1000>;
    status = "disabled";
    channels = <8>;
    global-domain-id = <12>;
   };

   cpuflpr_vpr: vpr@8d4000 {
    compatible = "nordic,nrf-vpr-coprocessor";
    reg = <0x8d4000 0x1000>;
    status = "disabled";
    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0x0 0x8d4000 0x1000>;

    cpuflpr_vevif_tx: mailbox@0 {
     compatible = "nordic,nrf-vevif-task-tx";
     reg = <0x0 0x1000>;
     status = "disabled";
     #mbox-cells = <1>;
     nordic,tasks = <32>;
     nordic,tasks-mask = <0xffff0000>;
    };
   };

   can120: can@8d8000 {
    compatible = "nordic,nrf-can";
    reg = <0x8d8000 0x400>, <0x2fbef800 0x800>, <0x2fbe8000 0x7800>;
    reg-names = "wrapper", "m_can", "message_ram";
    interrupts = <216 1>;
    clocks = <&canpll>, <&hsfll120>;
    clock-names = "auxpll", "hsfll";
    bosch,mram-cfg = <0x0 28 8 3 3 0 1 1>;
    status = "disabled";
   };

   dppic120: dppic@8e1000 {
    compatible = "nordic,nrf-dppic-global";
    reg = <0x8e1000 0x1000>;
    status = "disabled";
   };

   timer120: timer@8e2000 {
    compatible = "nordic,nrf-timer";
    reg = <0x8e2000 0x1000>;
    status = "disabled";
    cc-num = <6>;
    interrupts = <226 1>;
    max-bit-width = <32>;
    clocks = <&hsfll120>;
    prescaler = <0>;
   };

   timer121: timer@8e3000 {
    compatible = "nordic,nrf-timer";
    reg = <0x8e3000 0x1000>;
    status = "disabled";
    cc-num = <6>;
    interrupts = <227 1>;
    max-bit-width = <32>;
    clocks = <&hsfll120>;
    prescaler = <0>;
   };

   pwm120: pwm@8e4000 {
    compatible = "nordic,nrf-pwm";
    reg = <0x8e4000 0x1000>;
    status = "disabled";
    interrupts = <228 1>;
    clocks = <&hsfll120>;
    #pwm-cells = <3>;
    idleout-supported;
   };

   spis120: spi@8e5000 {
    compatible = "nordic,nrf-spis";
    reg = <0x8e5000 0x1000>;
    status = "disabled";
    easydma-maxcnt-bits = <15>;
    interrupts = <229 1>;
    clocks = <&hsfll120>;
    max-frequency = <(((32) * 1000) * 1000)>;
    #address-cells = <1>;
    #size-cells = <0>;
    nordic,clockpin-enable = <7U>;
   };

   spi120: spi@8e6000 {
    compatible = "nordic,nrf-spim";
    reg = <0x8e6000 0x1000>;
    status = "disabled";
    easydma-maxcnt-bits = <15>;
    interrupts = <230 1>;
    clocks = <&hsfll120>;
    max-frequency = <(((32) * 1000) * 1000)>;
    #address-cells = <1>;
    #size-cells = <0>;
    rx-delay-supported;
    rx-delay = <1>;
    nordic,clockpin-enable = <4U>;
   };

   uart120: uart@8e6000 {
    compatible = "nordic,nrf-uarte";
    reg = <0x8e6000 0x1000>;
    status = "disabled";
    interrupts = <230 1>;
    clocks = <&hsfll120>;
    endtx-stoptx-supported;
    frame-timeout-supported;
    zephyr,pm-device-runtime-auto;
   };

   spi121: spi@8e7000 {
    compatible = "nordic,nrf-spim";
    reg = <0x8e7000 0x1000>;
    status = "disabled";
    easydma-maxcnt-bits = <15>;
    interrupts = <231 1>;
    clocks = <&hsfll120>;
    max-frequency = <(((32) * 1000) * 1000)>;
    #address-cells = <1>;
    #size-cells = <0>;
    rx-delay-supported;
    rx-delay = <1>;
    nordic,clockpin-enable = <4U>;
   };

   cpuppr_vpr: vpr@908000 {
    compatible = "nordic,nrf-vpr-coprocessor";
    reg = <0x908000 0x1000>;
    status = "disabled";
    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0x0 0x908000 0x1000>;

    cpuppr_vevif_tx: mailbox@0 {
     compatible = "nordic,nrf-vevif-task-tx";
     reg = <0x0 0x1000>;
     status = "disabled";
     #mbox-cells = <1>;
     nordic,tasks = <16>;
     nordic,tasks-mask = <0xfffffff0>;
    };
   };

   ipct130: ipct@921000 {
    compatible = "nordic,nrf-ipct-global";
    reg = <0x921000 0x1000>;
    status = "disabled";
    channels = <8>;
    global-domain-id = <13>;
   };

   dppic130: dppic@922000 {
    compatible = "nordic,nrf-dppic-global";
    reg = <0x922000 0x1000>;
    status = "disabled";
   };

   rtc130: rtc@928000 {
    compatible = "nordic,nrf-rtc";
    reg = <0x928000 0x1000>;
    status = "disabled";
    cc-num = <4>;
    clock-frequency = <32768>;
    interrupts = <296 1>;
    clocks = <&lfclk>;
    prescaler = <1>;
   };

   rtc131: rtc@929000 {
    compatible = "nordic,nrf-rtc";
    reg = <0x929000 0x1000>;
    status = "disabled";
    cc-num = <4>;
    clock-frequency = <32768>;
    interrupts = <297 1>;
    clocks = <&lfclk>;
    prescaler = <1>;
   };

   wdt131: watchdog@92b000 {
    compatible = "nordic,nrf-wdt";
    reg = <0x92b000 0x1000>;
    status = "disabled";
    interrupts = <299 1>;
    clocks = <&lfclk>;
   };

   wdt132: watchdog@92c000 {
    compatible = "nordic,nrf-wdt";
    reg = <0x92c000 0x1000>;
    status = "disabled";
    interrupts = <300 1>;
    clocks = <&lfclk>;
   };

   egu130: egu@92d000 {
    compatible = "nordic,nrf-egu";
    reg = <0x92d000 0x1000>;
    status = "disabled";
    interrupts = <301 1>;
   };

   gpiote130: gpiote@934000 {
    compatible = "nordic,nrf-gpiote";
    reg = <0x934000 0x1000>;
    status = "disabled";
    instance = <130>;
   };

   gpio0: gpio@938000 {
    compatible = "nordic,nrf-gpio";
    reg = <0x938000 0x200>;
    status = "disabled";
    #gpio-cells = <2>;
    gpio-controller;
    gpiote-instance = <&gpiote130>;
    ngpios = <12>;
    port = <0>;
    zephyr,pm-device-runtime-auto;
   };

   gpio1: gpio@938200 {
    compatible = "nordic,nrf-gpio";
    reg = <0x938200 0x200>;
    status = "disabled";
    #gpio-cells = <2>;
    gpio-controller;
    gpiote-instance = <&gpiote130>;
    ngpios = <12>;
    port = <1>;
    zephyr,pm-device-runtime-auto;
   };

   gpio2: gpio@938400 {
    compatible = "nordic,nrf-gpio";
    reg = <0x938400 0x200>;
    status = "disabled";
    #gpio-cells = <2>;
    gpio-controller;
    gpiote-instance = <&gpiote130>;
    ngpios = <12>;
    port = <2>;
    zephyr,pm-device-runtime-auto;
   };

   gpio6: gpio@938c00 {
    compatible = "nordic,nrf-gpio";
    reg = <0x938c00 0x200>;
    status = "disabled";
    #gpio-cells = <2>;
    gpio-controller;
    ngpios = <14>;
    port = <6>;
    zephyr,pm-device-runtime-auto;
   };

   gpio7: gpio@938e00 {
    compatible = "nordic,nrf-gpio";
    reg = <0x938e00 0x200>;
    status = "disabled";
    #gpio-cells = <2>;
    gpio-controller;
    ngpios = <8>;
    port = <7>;
    zephyr,pm-device-runtime-auto;
   };

   gpio9: gpio@939200 {
    compatible = "nordic,nrf-gpio";
    reg = <0x939200 0x200>;
    status = "disabled";
    #gpio-cells = <2>;
    gpio-controller;
    gpiote-instance = <&gpiote130>;
    ngpios = <6>;
    port = <9>;
    zephyr,pm-device-runtime-auto;
   };

   dppic131: dppic@981000 {
    compatible = "nordic,nrf-dppic-global";
    reg = <0x981000 0x1000>;
    status = "disabled";
   };

   adc: adc@982000 {
    compatible = "nordic,nrf-saadc";
    reg = <0x982000 0x1000>;
    interrupts = <386 1>;
    status = "disabled";
    #io-channel-cells = <1>;






    zephyr,pm-device-runtime-auto;
   };

   comp: comparator@983000 {




    compatible = "nordic,nrf-comp";
    reg = <0x983000 0x1000>;
    status = "disabled";
    interrupts = <387 1>;






   };

   temp: temperature-sensor@984000 {
    compatible = "nordic,nrf-temp";
    reg = <0x984000 0x1000>;
    interrupts = <388 1>;
    status = "disabled";
   };

   nfct: nfct@985000 {
    compatible = "nordic,nrf-nfct-v2";
    reg = <0x985000 0x1000>;
    status = "disabled";
    interrupts = <389 1>;
   };

   dppic132: dppic@991000 {
    compatible = "nordic,nrf-dppic-global";
    reg = <0x991000 0x1000>;
    status = "disabled";
   };

   pdm0: pdm@993000 {
    compatible = "nordic,nrf-pdm";
    reg = <0x993000 0x1000>;
    status = "disabled";
    interrupts = <403 1>;
    nordic,clockpin-enable = <20U>;
   };

   qdec130: qdec@994000 {
    compatible = "nordic,nrf-qdec";
    reg = <0x994000 0x1000>;
    status = "disabled";
    interrupts = <404 1>;
   };

   qdec131: qdec@995000 {
    compatible = "nordic,nrf-qdec";
    reg = <0x995000 0x1000>;
    status = "disabled";
    interrupts = <405 1>;
   };

   grtc: grtc@99c000 {
    compatible = "nordic,nrf-grtc";
    reg = <0x99c000 0x1000>;
    status = "disabled";
    cc-num = <16>;
    clocks = <&lfclk>, <&fll16m>;
    clock-names = "lfclock", "hfclock";
   };

   dppic133: dppic@9a1000 {
    compatible = "nordic,nrf-dppic-global";
    reg = <0x9a1000 0x1000>;
    status = "disabled";
   };

   timer130: timer@9a2000 {
    compatible = "nordic,nrf-timer";
    reg = <0x9a2000 0x1000>;
    status = "disabled";
    cc-num = <6>;
    interrupts = <418 1>;
    clocks = <&fll16m>;
    max-bit-width = <32>;
    prescaler = <0>;
   };

   timer131: timer@9a3000 {
    compatible = "nordic,nrf-timer";
    reg = <0x9a3000 0x1000>;
    status = "disabled";
    cc-num = <6>;
    interrupts = <419 1>;
    clocks = <&fll16m>;
    max-bit-width = <32>;
    prescaler = <0>;
   };

   pwm130: pwm@9a4000 {
    compatible = "nordic,nrf-pwm";
    reg = <0x9a4000 0x1000>;
    status = "disabled";
    interrupts = <420 1>;
    clocks = <&fll16m>;
    #pwm-cells = <3>;
    idleout-supported;
   };

   i2c130: i2c@9a5000 {
    compatible = "nordic,nrf-twim";
    reg = <0x9a5000 0x1000>;
    status = "disabled";
    interrupts = <421 1>;
    clocks = <&fll16m>;
    easydma-maxcnt-bits = <15>;
    #address-cells = <1>;
    #size-cells = <0>;
    nordic,clockpin-enable = <12U>,
        <11U>;
    zephyr,pm-device-runtime-auto;
   };

   spi130: spi@9a5000 {
    compatible = "nordic,nrf-spim";
    reg = <0x9a5000 0x1000>;
    status = "disabled";
    easydma-maxcnt-bits = <15>;
    interrupts = <421 1>;
    clocks = <&fll16m>;
    max-frequency = <(((8) * 1000) * 1000)>;
    #address-cells = <1>;
    #size-cells = <0>;
    rx-delay-supported;
    rx-delay = <1>;
    nordic,clockpin-enable = <5U>,
        <4U>,
        <9U>,
        <7U>;
   };

   uart130: uart@9a5000 {
    compatible = "nordic,nrf-uarte";
    reg = <0x9a5000 0x1000>;
    status = "disabled";
    interrupts = <421 1>;
    clocks = <&fll16m>;
    nordic,clockpin-enable = <0U>;
    endtx-stoptx-supported;
    frame-timeout-supported;
    zephyr,pm-device-runtime-auto;
   };

   i2c131: i2c@9a6000 {
    compatible = "nordic,nrf-twim";
    reg = <0x9a6000 0x1000>;
    status = "disabled";
    interrupts = <422 1>;
    clocks = <&fll16m>;
    easydma-maxcnt-bits = <15>;
    #address-cells = <1>;
    #size-cells = <0>;
    nordic,clockpin-enable = <12U>,
        <11U>;
    zephyr,pm-device-runtime-auto;
   };

   spi131: spi@9a6000 {
    compatible = "nordic,nrf-spim";
    reg = <0x9a6000 0x1000>;
    status = "disabled";
    easydma-maxcnt-bits = <15>;
    interrupts = <422 1>;
    clocks = <&fll16m>;
    max-frequency = <(((8) * 1000) * 1000)>;
    #address-cells = <1>;
    #size-cells = <0>;
    rx-delay-supported;
    rx-delay = <1>;
    nordic,clockpin-enable = <5U>,
        <4U>,
        <9U>,
        <7U>;
   };

   uart131: uart@9a6000 {
    compatible = "nordic,nrf-uarte";
    reg = <0x9a6000 0x1000>;
    status = "disabled";
    interrupts = <422 1>;
    clocks = <&fll16m>;
    nordic,clockpin-enable = <0U>;
    endtx-stoptx-supported;
    frame-timeout-supported;
    zephyr,pm-device-runtime-auto;
   };

   dppic134: dppic@9b1000 {
    compatible = "nordic,nrf-dppic-global";
    reg = <0x9b1000 0x1000>;
    status = "disabled";
   };

   timer132: timer@9b2000 {
    compatible = "nordic,nrf-timer";
    reg = <0x9b2000 0x1000>;
    status = "disabled";
    cc-num = <6>;
    interrupts = <434 1>;
    clocks = <&fll16m>;
    max-bit-width = <32>;
    prescaler = <0>;
   };

   timer133: timer@9b3000 {
    compatible = "nordic,nrf-timer";
    reg = <0x9b3000 0x1000>;
    status = "disabled";
    cc-num = <6>;
    interrupts = <435 1>;
    clocks = <&fll16m>;
    max-bit-width = <32>;
    prescaler = <0>;
   };

   pwm131: pwm@9b4000 {
    compatible = "nordic,nrf-pwm";
    reg = <0x9b4000 0x1000>;
    status = "disabled";
    interrupts = <436 1>;
    clocks = <&fll16m>;
    #pwm-cells = <3>;
    idleout-supported;
   };

   i2c132: i2c@9b5000 {
    compatible = "nordic,nrf-twim";
    reg = <0x9b5000 0x1000>;
    status = "disabled";
    interrupts = <437 1>;
    clocks = <&fll16m>;
    easydma-maxcnt-bits = <15>;
    #address-cells = <1>;
    #size-cells = <0>;
    nordic,clockpin-enable = <12U>,
        <11U>;
    zephyr,pm-device-runtime-auto;
   };

   spi132: spi@9b5000 {
    compatible = "nordic,nrf-spim";
    reg = <0x9b5000 0x1000>;
    status = "disabled";
    easydma-maxcnt-bits = <15>;
    interrupts = <437 1>;
    clocks = <&fll16m>;
    max-frequency = <(((8) * 1000) * 1000)>;
    #address-cells = <1>;
    #size-cells = <0>;
    rx-delay-supported;
    rx-delay = <1>;
    nordic,clockpin-enable = <5U>,
        <4U>,
        <9U>,
        <7U>;
   };

   uart132: uart@9b5000 {
    compatible = "nordic,nrf-uarte";
    reg = <0x9b5000 0x1000>;
    status = "disabled";
    interrupts = <437 1>;
    clocks = <&fll16m>;
    nordic,clockpin-enable = <0U>;
    endtx-stoptx-supported;
    frame-timeout-supported;
    zephyr,pm-device-runtime-auto;
   };

   i2c133: i2c@9b6000 {
    compatible = "nordic,nrf-twim";
    reg = <0x9b6000 0x1000>;
    status = "disabled";
    interrupts = <438 1>;
    clocks = <&fll16m>;
    easydma-maxcnt-bits = <15>;
    #address-cells = <1>;
    #size-cells = <0>;
    nordic,clockpin-enable = <12U>,
        <11U>;
    zephyr,pm-device-runtime-auto;
   };

   spi133: spi@9b6000 {
    compatible = "nordic,nrf-spim";
    reg = <0x9b6000 0x1000>;
    status = "disabled";
    easydma-maxcnt-bits = <15>;
    interrupts = <438 1>;
    clocks = <&fll16m>;
    max-frequency = <(((8) * 1000) * 1000)>;
    #address-cells = <1>;
    #size-cells = <0>;
    rx-delay-supported;
    rx-delay = <1>;
    nordic,clockpin-enable = <5U>,
        <4U>,
        <9U>,
        <7U>;
   };

   uart133: uart@9b6000 {
    compatible = "nordic,nrf-uarte";
    reg = <0x9b6000 0x1000>;
    status = "disabled";
    interrupts = <438 1>;
    clocks = <&fll16m>;
    nordic,clockpin-enable = <0U>;
    endtx-stoptx-supported;
    frame-timeout-supported;
    zephyr,pm-device-runtime-auto;
   };

   dppic135: dppic@9c1000 {
    compatible = "nordic,nrf-dppic-global";
    reg = <0x9c1000 0x1000>;
    status = "disabled";
   };

   timer134: timer@9c2000 {
    compatible = "nordic,nrf-timer";
    reg = <0x9c2000 0x1000>;
    status = "disabled";
    cc-num = <6>;
    interrupts = <450 1>;
    clocks = <&fll16m>;
    max-bit-width = <32>;
    prescaler = <0>;
   };

   timer135: timer@9c3000 {
    compatible = "nordic,nrf-timer";
    reg = <0x9c3000 0x1000>;
    status = "disabled";
    cc-num = <6>;
    interrupts = <451 1>;
    clocks = <&fll16m>;
    max-bit-width = <32>;
    prescaler = <0>;
   };

   pwm132: pwm@9c4000 {
    compatible = "nordic,nrf-pwm";
    reg = <0x9c4000 0x1000>;
    status = "disabled";
    interrupts = <452 1>;
    clocks = <&fll16m>;
    #pwm-cells = <3>;
    idleout-supported;
   };

   i2c134: i2c@9c5000 {
    compatible = "nordic,nrf-twim";
    reg = <0x9c5000 0x1000>;
    status = "disabled";
    interrupts = <453 1>;
    clocks = <&fll16m>;
    easydma-maxcnt-bits = <15>;
    #address-cells = <1>;
    #size-cells = <0>;
    nordic,clockpin-enable = <12U>,
        <11U>;
    zephyr,pm-device-runtime-auto;
   };

   spi134: spi@9c5000 {
    compatible = "nordic,nrf-spim";
    reg = <0x9c5000 0x1000>;
    status = "disabled";
    easydma-maxcnt-bits = <15>;
    interrupts = <453 1>;
    clocks = <&fll16m>;
    max-frequency = <(((8) * 1000) * 1000)>;
    #address-cells = <1>;
    #size-cells = <0>;
    rx-delay-supported;
    rx-delay = <1>;
    nordic,clockpin-enable = <5U>,
        <4U>,
        <9U>,
        <7U>;
   };

   uart134: uart@9c5000 {
    compatible = "nordic,nrf-uarte";
    reg = <0x9c5000 0x1000>;
    status = "disabled";
    interrupts = <453 1>;
    clocks = <&fll16m>;
    nordic,clockpin-enable = <0U>;
    endtx-stoptx-supported;
    frame-timeout-supported;
    zephyr,pm-device-runtime-auto;
   };

   i2c135: i2c@9c6000 {
    compatible = "nordic,nrf-twim";
    reg = <0x9c6000 0x1000>;
    status = "disabled";
    interrupts = <454 1>;
    clocks = <&fll16m>;
    easydma-maxcnt-bits = <15>;
    #address-cells = <1>;
    #size-cells = <0>;
    nordic,clockpin-enable = <12U>,
        <11U>;
    zephyr,pm-device-runtime-auto;
   };

   spi135: spi@9c6000 {
    compatible = "nordic,nrf-spim";
    reg = <0x9c6000 0x1000>;
    status = "disabled";
    easydma-maxcnt-bits = <15>;
    interrupts = <454 1>;
    clocks = <&fll16m>;
    max-frequency = <(((8) * 1000) * 1000)>;
    #address-cells = <1>;
    #size-cells = <0>;
    rx-delay-supported;
    rx-delay = <1>;
    nordic,clockpin-enable = <5U>,
        <4U>,
        <9U>,
        <7U>;
   };

   uart135: uart@9c6000 {
    compatible = "nordic,nrf-uarte";
    reg = <0x9c6000 0x1000>;
    status = "disabled";
    interrupts = <454 1>;
    clocks = <&fll16m>;
    nordic,clockpin-enable = <0U>;
    endtx-stoptx-supported;
    frame-timeout-supported;
    zephyr,pm-device-runtime-auto;
   };

   dppic136: dppic@9d1000 {
    compatible = "nordic,nrf-dppic-global";
    reg = <0x9d1000 0x1000>;
    status = "disabled";
   };

   timer136: timer@9d2000 {
    compatible = "nordic,nrf-timer";
    reg = <0x9d2000 0x1000>;
    status = "disabled";
    cc-num = <6>;
    interrupts = <466 1>;
    clocks = <&fll16m>;
    max-bit-width = <32>;
    prescaler = <0>;
   };

   timer137: timer@9d3000 {
    compatible = "nordic,nrf-timer";
    reg = <0x9d3000 0x1000>;
    status = "disabled";
    cc-num = <6>;
    interrupts = <467 1>;
    clocks = <&fll16m>;
    max-bit-width = <32>;
    prescaler = <0>;
   };

   pwm133: pwm@9d4000 {
    compatible = "nordic,nrf-pwm";
    reg = <0x9d4000 0x1000>;
    status = "disabled";
    interrupts = <468 1>;
    clocks = <&fll16m>;
    #pwm-cells = <3>;
    idleout-supported;
   };

   i2c136: i2c@9d5000 {
    compatible = "nordic,nrf-twim";
    reg = <0x9d5000 0x1000>;
    status = "disabled";
    interrupts = <469 1>;
    clocks = <&fll16m>;
    easydma-maxcnt-bits = <15>;
    #address-cells = <1>;
    #size-cells = <0>;
    nordic,clockpin-enable = <12U>,
        <11U>;
    zephyr,pm-device-runtime-auto;
   };

   spi136: spi@9d5000 {
    compatible = "nordic,nrf-spim";
    reg = <0x9d5000 0x1000>;
    status = "disabled";
    easydma-maxcnt-bits = <15>;
    interrupts = <469 1>;
    clocks = <&fll16m>;
    max-frequency = <(((8) * 1000) * 1000)>;
    #address-cells = <1>;
    #size-cells = <0>;
    rx-delay-supported;
    rx-delay = <1>;
    nordic,clockpin-enable = <5U>,
        <4U>,
        <9U>,
        <7U>;
   };

   uart136: uart@9d5000 {
    compatible = "nordic,nrf-uarte";
    reg = <0x9d5000 0x1000>;
    status = "disabled";
    interrupts = <469 1>;
    clocks = <&fll16m>;
    nordic,clockpin-enable = <0U>;
    endtx-stoptx-supported;
    frame-timeout-supported;
    zephyr,pm-device-runtime-auto;
   };

   i2c137: i2c@9d6000 {
    compatible = "nordic,nrf-twim";
    reg = <0x9d6000 0x1000>;
    status = "disabled";
    interrupts = <470 1>;
    clocks = <&fll16m>;
    easydma-maxcnt-bits = <15>;
    #address-cells = <1>;
    #size-cells = <0>;
    nordic,clockpin-enable = <12U>,
        <11U>;
    zephyr,pm-device-runtime-auto;
   };

   spi137: spi@9d6000 {
    compatible = "nordic,nrf-spim";
    reg = <0x9d6000 0x1000>;
    status = "disabled";
    easydma-maxcnt-bits = <15>;
    interrupts = <470 1>;
    clocks = <&fll16m>;
    max-frequency = <(((8) * 1000) * 1000)>;
    #address-cells = <1>;
    #size-cells = <0>;
    rx-delay-supported;
    rx-delay = <1>;
    nordic,clockpin-enable = <5U>,
        <4U>,
        <9U>,
        <7U>;
   };

   uart137: uart@9d6000 {
    compatible = "nordic,nrf-uarte";
    reg = <0x9d6000 0x1000>;
    status = "disabled";
    interrupts = <470 1>;
    clocks = <&fll16m>;
    nordic,clockpin-enable = <0U>;
    endtx-stoptx-supported;
    frame-timeout-supported;
    zephyr,pm-device-runtime-auto;
   };

   tdm130: tdm@992000 {
    compatible = "nordic,nrf-tdm";
    easydma-maxcnt-bits = <15>;
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <0x992000 0x1000>;
    interrupts = <402 1>;
    status = "disabled";
    clocks = <&fll16m>;
    nordic,clockpin-enable = <71U>,
        <77U>;
   };

   tdm131: tdm@997000 {
    compatible = "nordic,nrf-tdm";
    easydma-maxcnt-bits = <15>;
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <0x997000 0x1000>;
    interrupts = <407 1>;
    status = "disabled";
    clocks = <&fll16m>;
    nordic,clockpin-enable = <71U>,
        <77U>;
   };
  };
 };

 cpuapp_ppb: cpuapp-ppb-bus {
  #address-cells = <1>;
  #size-cells = <1>;

  cpuapp_systick: timer@e000e010 {
   compatible = "arm,armv8m-systick";
   reg = <0xe000e010 0x10>;
   status = "disabled";
  };

  cpuapp_nvic: interrupt-controller@e000e100 {
   compatible = "arm,v8m-nvic";
   reg = <0xe000e100 0xc00>;
   arm,num-irq-priority-bits = <3>;
   #interrupt-cells = <2>;
   interrupt-controller;
   #address-cells = <1>;
  };
 };

 cpurad_ppb: cpurad-ppb-bus {
  #address-cells = <1>;
  #size-cells = <1>;

  cpurad_systick: timer@e000e010 {
   compatible = "arm,armv8m-systick";
   reg = <0xe000e010 0x10>;
   status = "disabled";
  };

  cpurad_nvic: interrupt-controller@e000e100 {
   compatible = "arm,v8m-nvic";
   reg = <0xe000e100 0xc00>;
   arm,num-irq-priority-bits = <3>;
   #interrupt-cells = <2>;
   interrupt-controller;
   #address-cells = <1>;
  };
 };

 cpuppr_private: cpuppr-private-bus {
  #address-cells = <1>;
  #size-cells = <1>;

  cpuppr_clic: interrupt-controller@f0000000 {
   compatible = "nordic,nrf-clic";
   reg = <0xf0000000 0x3000>;
   status = "disabled";
   #interrupt-cells = <2>;
   interrupt-controller;
   #address-cells = <1>;
  };
 };

 cpuflpr_private: cpuflpr-private-bus {
  #address-cells = <1>;
  #size-cells = <1>;

  cpuflpr_clic: interrupt-controller@f0000000 {
   compatible = "nordic,nrf-clic";
   reg = <0xf0000000 0x3000>;
   status = "disabled";
   #interrupt-cells = <2>;
   interrupt-controller;
   #address-cells = <1>;
  };
 };

 temp_nrfs: temp {
  compatible = "nordic,nrf-temp-nrfs";
  status = "disabled";
 };
};
# 8 "/home/fame/ncs/v3.2.0/zephyr/dts/arm/nordic/nrf54h20_cpuapp.dtsi" 2 3 4

cpu: &cpuapp {};

systick: &cpuapp_systick {};

nvic: &cpuapp_nvic {};

cpuppr_vevif: &cpuppr_vevif_tx {};

cpuflpr_vevif: &cpuflpr_vevif_tx {};

cpusys_vevif: &cpusys_vevif_tx {};

wdt010: &cpuapp_wdt010 {};

wdt011: &cpuapp_wdt011 {};

/delete-node/ &cpuppr;
/delete-node/ &cpuflpr;
/delete-node/ &cpurad;
/delete-node/ &cpurad_peripherals;
/delete-node/ &cpurad_ppb;
/delete-node/ &cpurad_ram0;

/ {
 soc {
  compatible = "simple-bus";
  interrupt-parent = <&cpuapp_nvic>;
  ranges;

  stmesp: memory@a2000000 {
   compatible = "arm,stmesp";
   reg = <0xa2000000 0x1000000>;
  };
 };
};

&cpuapp_ppb {
 compatible = "simple-bus";
 ranges;
};

&cpusec_bellboard {
 compatible = "nordic,nrf-bellboard-tx";
};

&cpuapp_bellboard {
 compatible = "nordic,nrf-bellboard-rx";
};

&cpurad_bellboard {
 compatible = "nordic,nrf-bellboard-tx";
};

&gpiote130 {
 interrupts = <105 1>;
};

&grtc {
 interrupts = <109 1>;
};

&gdpwr {
 status = "okay";
};

&gdpwr_fast_active_0 {
 status = "okay";
};

&gdpwr_fast_active_1 {
 status = "okay";
};

&gdpwr_fast_main {
 status = "okay";
};

&gdpwr_slow_active {
 status = "okay";
};

&gdpwr_slow_main {
 status = "okay";
};
# 10 "/home/fame/ncs/v3.2.0/zephyr/boards/nordic/nrf54h20dk/nrf54h20dk_nrf54h20_cpuapp.dts" 2
# 1 "/home/fame/ncs/v3.2.0/zephyr/boards/nordic/nrf54h20dk/nrf54h20dk_nrf54h20-common.dtsi" 1






# 1 "/home/fame/ncs/v3.2.0/zephyr/boards/nordic/nrf54h20dk/nrf54h20dk_nrf54h20-memory_map.dtsi" 1





# 1 "/home/fame/ncs/v3.2.0/zephyr/include/zephyr/dt-bindings/memory-attr/memory-attr.h" 1 3 4
# 7 "/home/fame/ncs/v3.2.0/zephyr/boards/nordic/nrf54h20dk/nrf54h20dk_nrf54h20-memory_map.dtsi" 2

/ {
 reserved-memory {
  cpuapp_data: memory@2f000000 {
   reg = <0x2f000000 ((760) * 1024)>;
  };

  etr_buffer: memory@2f0be000 {
   reg = <0x2f0be000 ((4) * 1024)>;
  };

  cpuapp_cpurad_ipc_shm: memory@2f0bf000 {
   reg = <0x2f0bf000 ((2) * 1024)>;
  };

  cpurad_cpuapp_ipc_shm: memory@2f0bf800 {
   reg = <0x2f0bf800 ((2) * 1024)>;
  };

  cpuapp_cpusys_ipc_shm: memory@2f88f600 {
   reg = <0x2f88f600 0x80>;
  };

  cpusys_cpuapp_ipc_shm: memory@2f88f680 {
   reg = <0x2f88f680 0x80>;
  };

  cpurad_cpusys_ipc_shm: memory@2f88f700 {
   reg = <0x2f88f700 0x80>;
  };

  cpusys_cpurad_ipc_shm: memory@2f88f780 {
   reg = <0x2f88f780 0x80>;
  };

  cpusec_cpurad_ipc_shm: memory@2f88f800 {
   reg = <0x2f88f800 0x80>;
  };

  cpurad_ironside_se_event_report: memory@2f88f880 {
   reg = <0x2f88f880 0x100>;
  };

  cpurad_ironside_se_boot_report: memory@2f88f980 {
   reg = <0x2f88f980 0x200>;
  };

  cpusec_cpuapp_ipc_shm: memory@2f88fb80 {
   reg = <0x2f88fb80 0x80>;
  };

  cpuapp_ironside_se_event_report: memory@2f88fc00 {
   reg = <0x2f88fc00 0x100>;
  };

  cpuapp_ironside_se_boot_report: memory@2f88fd00 {
   reg = <0x2f88fd00 0x200>;
  };

  cpuflpr_code_data: memory@2f890000 {
   reg = <0x2f890000 ((46) * 1024)>;
  };

  cpuapp_cpuflpr_ipc_shm: memory@2f89b800 {
   reg = <0x2f89b800 ((1) * 1024)>;
  };

  cpuflpr_cpuapp_ipc_shm: memory@2f89bc00 {
   reg = <0x2f89bc00 ((1) * 1024)>;
  };

  dma_fast_region: memory@2f89c000 {
   compatible = "zephyr,memory-region";
   reg = <0x2f89c000 ((16) * 1024)>;
   status = "disabled";
   #memory-region-cells = <0>;
   zephyr,memory-region = "DMA_RAM21";
   zephyr,memory-attr = <( (1UL << (3)) | (1UL << (0)) )>;
  };

  cpuppr_code_data: memory@2fc00000 {
   reg = <0x2fc00000 ((62) * 1024)>;
  };

  cpuapp_cpuppr_ipc_shm: memory@2fc0f800 {
   reg = <0x2fc0f800 ((1) * 1024)>;
  };

  cpuppr_cpuapp_ipc_shm: memory@2fc0fc00 {
   reg = <0x2fc0fc00 ((1) * 1024)>;
  };

  cpuapp_dma_region: memory@2fc12000 {
   compatible = "zephyr,memory-region";
   reg = <0x2fc12000 ((4) * 1024)>;
   status = "disabled";
   #memory-region-cells = <0>;
   zephyr,memory-region = "DMA_RAM3x_APP";
   zephyr,memory-attr = <( (1UL << (3)) )>;
  };

  cpurad_dma_region: memory@2fc13000 {
   compatible = "zephyr,memory-region";
   reg = <0x2fc13000 ((1) * 1024)>;
   status = "disabled";
   #memory-region-cells = <0>;
   zephyr,memory-region = "DMA_RAM3x_RAD";
   zephyr,memory-attr = <( (1UL << (3)) )>;
  };

  xip_region: memory@60000000 {
   compatible = "nordic,owned-memory";
   reg = <0x60000000 0x20000000>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x60000000 0x20000000>;
  };
 };
};

&mram1x {
 partitions {
  compatible = "fixed-partitions";
  #address-cells = <1>;
  #size-cells = <1>;

  cpuapp_boot_partition: partition@30000 {
   reg = <0x30000 ((64) * 1024)>;
  };

  cpuapp_slot0_partition: partition@40000 {
   reg = <0x40000 ((328) * 1024)>;
  };

  cpurad_slot0_partition: partition@92000 {
   reg = <0x92000 ((328) * 1024)>;
  };

  cpuppr_code_partition: partition@e4000 {
   reg = <0xe4000 ((64) * 1024)>;
  };

  cpuflpr_code_partition: partition@f4000 {
   reg = <0xf4000 ((48) * 1024)>;
  };

  cpuapp_slot1_partition: partition@100000 {
   reg = <0x100000 ((328) * 1024)>;
  };

  cpurad_slot1_partition: partition@152000 {
   reg = <0x152000 ((328) * 1024)>;
  };

  storage_partition: partition@1a4000 {
   reg = <0x1a4000 ((40) * 1024)>;
  };

  periphconf_partition: partition@1ae000 {
   reg = <0x1ae000 ((8) * 1024)>;
  };

  secondary_partition: partition@1b0000 {
   reg = <0x1b0000 ((64) * 1024)>;
  };

  secondary_periphconf_partition: partition@1c0000 {
   reg = <0x1c0000 ((8) * 1024)>;
  };






  secure_storage_partition: partition@1fd000 {
   compatible = "fixed-subpartitions";
   reg = <0x1fd000 ((12) * 1024)>;
   ranges = <0x0 0x1fd000 0x3000>;
   #address-cells = <1>;
   #size-cells = <1>;

   cpuapp_crypto_partition: partition@0 {
    reg = <0x0 ((4) * 1024)>;
   };

   cpurad_crypto_partition: partition@1000 {
    reg = <0x1000 ((4) * 1024)>;
   };

   cpuapp_its_partition: partition@2000 {
    reg = <0x2000 ((2) * 1024)>;
   };

   cpurad_its_partition: partition@2800 {
    reg = <0x2800 ((2) * 1024)>;
   };
  };
 };
};
# 8 "/home/fame/ncs/v3.2.0/zephyr/boards/nordic/nrf54h20dk/nrf54h20dk_nrf54h20-common.dtsi" 2
# 1 "/home/fame/ncs/v3.2.0/zephyr/boards/nordic/nrf54h20dk/nrf54h20dk_nrf54h20-ipc_conf.dtsi" 1






/ {
 ipc {
  cpusec_cpuapp_ipc: ipc-1-2 {
   compatible = "nordic,ironside-call";
   status = "disabled";
   memory-region = <&cpusec_cpuapp_ipc_shm>;
   mboxes = <&cpusec_bellboard 12>,
     <&cpuapp_bellboard 0>;
  };

  cpusec_cpurad_ipc: ipc-1-3 {
   compatible = "nordic,ironside-call";
   status = "disabled";
   memory-region = <&cpusec_cpurad_ipc_shm>;
   mboxes = <&cpusec_bellboard 18>,
     <&cpurad_bellboard 0>;
  };

  cpuapp_cpurad_ipc: ipc-2-3 {
   compatible = "zephyr,ipc-icbmsg";
   dcache-alignment = <32>;
   status = "disabled";
   mboxes = <&cpuapp_bellboard 18>,
     <&cpurad_bellboard 12>;
  };

  cpuapp_cpusys_ipc: ipc-2-12 {
   compatible = "zephyr,ipc-icmsg";
   unbound = "enable";
   status = "disabled";
   dcache-alignment = <32>;
   mboxes = <&cpuapp_bellboard 6>,
     <&cpusys_vevif 12>;
  };

  cpuapp_cpuppr_ipc: ipc-2-13 {
   compatible = "zephyr,ipc-icmsg";
   status = "disabled";
   dcache-alignment = <32>;
   mboxes = <&cpuapp_bellboard 13>,
     <&cpuppr_vevif 12>;
  };

  cpuapp_cpuflpr_ipc: ipc-2-14 {
   compatible = "zephyr,ipc-icmsg";
   status = "disabled";
   dcache-alignment = <32>;
   mboxes = <&cpuapp_bellboard 14>,
     <&cpuflpr_vevif 16>;
  };

  cpurad_cpusys_ipc: ipc-3-12 {
   compatible = "zephyr,ipc-icmsg";
   unbound = "enable";
   status = "disabled";
   dcache-alignment = <32>;
   mboxes = <&cpurad_bellboard 6>,
     <&cpusys_vevif 18>;
  };
 };
};
# 9 "/home/fame/ncs/v3.2.0/zephyr/boards/nordic/nrf54h20dk/nrf54h20dk_nrf54h20-common.dtsi" 2
# 1 "/home/fame/ncs/v3.2.0/zephyr/boards/nordic/nrf54h20dk/nrf54h20dk_nrf54h20-pinctrl.dtsi" 1






&pinctrl {
 /omit-if-no-ref/ uart120_default: uart120_default {
  group1 {
   psels = <((((((7) * 32U) + (7)) & 0x1FFU) << 0U) | ((0U & 0xFFU) << 24U))>;
  };

  group2 {
   bias-pull-up;
   psels = <((((((7) * 32U) + (4)) & 0x1FFU) << 0U) | ((1U & 0xFFU) << 24U))>;
  };
 };

 /omit-if-no-ref/ uart120_sleep: uart120_sleep {
  group1 {
   low-power-enable;
   psels = <((((((7) * 32U) + (7)) & 0x1FFU) << 0U) | ((0U & 0xFFU) << 24U))>,
     <((((((7) * 32U) + (4)) & 0x1FFU) << 0U) | ((1U & 0xFFU) << 24U))>;
  };
 };

 /omit-if-no-ref/ uart135_default: uart135_default {
  group1 {
   psels = <((((((1) * 32U) + (11)) & 0x1FFU) << 0U) | ((0U & 0xFFU) << 24U))>,
     <((((((1) * 32U) + (9)) & 0x1FFU) << 0U) | ((2U & 0xFFU) << 24U))>;
  };

  group3 {
   bias-pull-up;
   psels = <((((((1) * 32U) + (10)) & 0x1FFU) << 0U) | ((1U & 0xFFU) << 24U))>,
     <((((((1) * 32U) + (7)) & 0x1FFU) << 0U) | ((3U & 0xFFU) << 24U))>;
  };
 };

 /omit-if-no-ref/ uart135_sleep: uart135_sleep {
  group1 {
   low-power-enable;
   psels = <((((((1) * 32U) + (11)) & 0x1FFU) << 0U) | ((0U & 0xFFU) << 24U))>,
           <((((((1) * 32U) + (10)) & 0x1FFU) << 0U) | ((1U & 0xFFU) << 24U))>,
           <((((((1) * 32U) + (9)) & 0x1FFU) << 0U) | ((2U & 0xFFU) << 24U))>,
           <((((((1) * 32U) + (7)) & 0x1FFU) << 0U) | ((3U & 0xFFU) << 24U))>;
  };
 };

 /omit-if-no-ref/ uart136_default: uart136_default {
  group1 {
   psels = <((((((2) * 32U) + (6)) & 0x1FFU) << 0U) | ((0U & 0xFFU) << 24U))>,
     <((((((2) * 32U) + (7)) & 0x1FFU) << 0U) | ((2U & 0xFFU) << 24U))>;
  };

  group3 {
   bias-pull-up;
   psels = <((((((2) * 32U) + (4)) & 0x1FFU) << 0U) | ((1U & 0xFFU) << 24U))>,
     <((((((2) * 32U) + (5)) & 0x1FFU) << 0U) | ((3U & 0xFFU) << 24U))>;
  };
 };

 /omit-if-no-ref/ uart136_sleep: uart136_sleep {
  group1 {
   low-power-enable;
   psels = <((((((2) * 32U) + (6)) & 0x1FFU) << 0U) | ((0U & 0xFFU) << 24U))>,
           <((((((2) * 32U) + (4)) & 0x1FFU) << 0U) | ((1U & 0xFFU) << 24U))>,
           <((((((2) * 32U) + (7)) & 0x1FFU) << 0U) | ((2U & 0xFFU) << 24U))>,
           <((((((2) * 32U) + (5)) & 0x1FFU) << 0U) | ((3U & 0xFFU) << 24U))>;
  };
 };

 /omit-if-no-ref/ exmif_default: exmif_default {
  group1 {
   psels = <((((((6) * 32U) + (0)) & 0x1FFU) << 0U) | ((35U & 0xFFU) << 24U))>,
           <((((((6) * 32U) + (3)) & 0x1FFU) << 0U) | ((44U & 0xFFU) << 24U))>,
           <((((((6) * 32U) + (2)) & 0x1FFU) << 0U) | ((50U & 0xFFU) << 24U))>,
           <((((((6) * 32U) + (7)) & 0x1FFU) << 0U) | ((36U & 0xFFU) << 24U))>,
           <((((((6) * 32U) + (5)) & 0x1FFU) << 0U) | ((37U & 0xFFU) << 24U))>,
           <((((((6) * 32U) + (10)) & 0x1FFU) << 0U) | ((38U & 0xFFU) << 24U))>,
           <((((((6) * 32U) + (9)) & 0x1FFU) << 0U) | ((39U & 0xFFU) << 24U))>,
           <((((((6) * 32U) + (11)) & 0x1FFU) << 0U) | ((40U & 0xFFU) << 24U))>,
           <((((((6) * 32U) + (8)) & 0x1FFU) << 0U) | ((41U & 0xFFU) << 24U))>,
           <((((((6) * 32U) + (6)) & 0x1FFU) << 0U) | ((42U & 0xFFU) << 24U))>,
           <((((((6) * 32U) + (4)) & 0x1FFU) << 0U) | ((43U & 0xFFU) << 24U))>;
   nordic,drive-mode = <3U>;
  };
 };

 /omit-if-no-ref/ exmif_sleep: exmif_sleep {
  group1 {
   low-power-enable;
   psels = <((((((6) * 32U) + (0)) & 0x1FFU) << 0U) | ((35U & 0xFFU) << 24U))>,
           <((((((6) * 32U) + (3)) & 0x1FFU) << 0U) | ((44U & 0xFFU) << 24U))>,
           <((((((6) * 32U) + (2)) & 0x1FFU) << 0U) | ((50U & 0xFFU) << 24U))>,
           <((((((6) * 32U) + (7)) & 0x1FFU) << 0U) | ((36U & 0xFFU) << 24U))>,
           <((((((6) * 32U) + (5)) & 0x1FFU) << 0U) | ((37U & 0xFFU) << 24U))>,
           <((((((6) * 32U) + (10)) & 0x1FFU) << 0U) | ((38U & 0xFFU) << 24U))>,
           <((((((6) * 32U) + (9)) & 0x1FFU) << 0U) | ((39U & 0xFFU) << 24U))>,
           <((((((6) * 32U) + (11)) & 0x1FFU) << 0U) | ((40U & 0xFFU) << 24U))>,
           <((((((6) * 32U) + (8)) & 0x1FFU) << 0U) | ((41U & 0xFFU) << 24U))>,
           <((((((6) * 32U) + (6)) & 0x1FFU) << 0U) | ((42U & 0xFFU) << 24U))>,
           <((((((6) * 32U) + (4)) & 0x1FFU) << 0U) | ((43U & 0xFFU) << 24U))>;
  };
 };

 /omit-if-no-ref/ can120_default: can120_default {
  group1 {
   psels = <((((((9) * 32U) + (4)) & 0x1FFU) << 0U) | ((47U & 0xFFU) << 24U))>,
     <((((((9) * 32U) + (5)) & 0x1FFU) << 0U) | ((46U & 0xFFU) << 24U))>;
  };
 };

 /omit-if-no-ref/ pwm130_default: pwm130_default {
  group1 {
   psels = <((((((9) * 32U) + (2)) & 0x1FFU) << 0U) | ((22U & 0xFFU) << 24U))>;
  };
 };

 /omit-if-no-ref/ pwm130_sleep: pwm130_sleep {
  group1 {
   psels = <((((((9) * 32U) + (2)) & 0x1FFU) << 0U) | ((22U & 0xFFU) << 24U))>;
   low-power-enable;
  };
 };

 /omit-if-no-ref/ grtc_default: grtc_default {
  group1 {
   psels = <((((((1) * 32U) + (8)) & 0x1FFU) << 0U) | ((55U & 0xFFU) << 24U))>,
           <((((((0) * 32U) + (1)) & 0x1FFU) << 0U) | ((56U & 0xFFU) << 24U))>;
  };
 };

 /omit-if-no-ref/ grtc_sleep: grtc_sleep {
  group1 {
   psels = <((((((1) * 32U) + (8)) & 0x1FFU) << 0U) | ((55U & 0xFFU) << 24U))>,
           <((((((0) * 32U) + (1)) & 0x1FFU) << 0U) | ((56U & 0xFFU) << 24U))>;
   low-power-enable;
  };
 };

 /omit-if-no-ref/ tpiu_default: tpiu_default {
  group1 {
   psels = <((((((7) * 32U) + (3)) & 0x1FFU) << 0U) | ((79U & 0xFFU) << 24U))>,
           <((((((7) * 32U) + (4)) & 0x1FFU) << 0U) | ((80U & 0xFFU) << 24U))>,
           <((((((7) * 32U) + (5)) & 0x1FFU) << 0U) | ((81U & 0xFFU) << 24U))>,
           <((((((7) * 32U) + (6)) & 0x1FFU) << 0U) | ((82U & 0xFFU) << 24U))>,
           <((((((7) * 32U) + (7)) & 0x1FFU) << 0U) | ((83U & 0xFFU) << 24U))>;
   nordic,drive-mode = <3U>;
  };
 };
};
# 10 "/home/fame/ncs/v3.2.0/zephyr/boards/nordic/nrf54h20dk/nrf54h20dk_nrf54h20-common.dtsi" 2

&hfxo {
 status = "okay";
 accuracy-ppm = <30>;
};

&lfxo {
 status = "okay";
};


wifi_spi: &spi130 {};
# 11 "/home/fame/ncs/v3.2.0/zephyr/boards/nordic/nrf54h20dk/nrf54h20dk_nrf54h20_cpuapp.dts" 2

/delete-node/ &cpurad_cpusys_ipc;
/delete-node/ &cpusec_cpurad_ipc;

/ {
 compatible = "nordic,nrf54h20dk_nrf54h20-cpuapp";
 model = "Nordic nRF54H20 DK nRF54H20 Application MCU";

 chosen {
  zephyr,console = &uart136;
  zephyr,code-partition = &cpuapp_slot0_partition;
  zephyr,flash = &mram1x;
  zephyr,sram = &cpuapp_data;
  zephyr,shell-uart = &uart136;
  zephyr,uart-mcumgr = &uart136;
  zephyr,ieee802154 = &cpuapp_ieee802154;
  zephyr,bt-hci = &bt_hci_ipc0;
  nordic,802154-spinel-ipc = &ipc0;
  zephyr,canbus = &can120;
  zephyr,entropy = &psa_rng;
 };

 aliases {
  led0 = &led0;
  led1 = &led1;
  led2 = &led2;
  led3 = &led3;
  resetinfo = &cpuapp_resetinfo;
  pwm-led0 = &pwm_led2;
  sw0 = &button0;
  sw1 = &button1;
  sw2 = &button2;
  sw3 = &button3;
  ipc-to-cpusys = &cpuapp_cpusys_ipc;
  watchdog0 = &wdt010;
  mcuboot-button0 = &button0;
  mcuboot-led0 = &led0;
 };

 buttons {
  compatible = "gpio-keys";

  button0: button_0 {
   gpios = <&gpio0 8 ((1 << 4) | (1 << 0))>;
   label = "Push button 0";
   zephyr,code = <11>;
  };

  button1: button_1 {
   gpios = <&gpio0 9 ((1 << 4) | (1 << 0))>;
   label = "Push button 1";
   zephyr,code = <2>;
  };

  button2: button_2 {
   gpios = <&gpio0 10 ((1 << 4) | (1 << 0))>;
   label = "Push button 2";
   zephyr,code = <3>;
  };

  button3: button_3 {
   gpios = <&gpio0 11 ((1 << 4) | (1 << 0))>;
   label = "Push button 3";
   zephyr,code = <4>;
  };
 };

 leds {
  compatible = "gpio-leds";

  led0: led_0 {
   gpios = <&gpio9 0 (0 << 0)>;
   label = "Green LED 0";
  };

  led1: led_1 {
   gpios = <&gpio9 1 (0 << 0)>;
   label = "Green LED 1";
  };

  led2: led_2 {
   gpios = <&gpio9 2 (0 << 0)>;
   label = "Green LED 2";
  };

  led3: led_3 {
   gpios = <&gpio9 3 (0 << 0)>;
   label = "Green LED 3";
  };
 };

 pwmleds {
  compatible = "pwm-leds";





  pwm_led2: pwm_led_2 {
   pwms = <&pwm130 0 (((20) * 1000UL) * 1000UL) (0 << 0)>;
  };
 };

 psa_rng: psa-rng {
  compatible = "zephyr,psa-crypto-rng";
  status = "okay";
 };
};

&cpuapp_bellboard {
 status = "okay";
 interrupts = <96 1>;
 interrupt-names = "irq0";







 nordic,interrupt-mapping = <0x00046041 0>;
};

&cpurad_bellboard {
 status = "okay";
};

&cpusys_vevif {
 status = "okay";
};

&cpusec_cpuapp_ipc {
 status = "okay";
 mbox-names = "tx", "rx";
};

&cpusec_bellboard {
 status = "okay";
};

ipc0: &cpuapp_cpurad_ipc {
 status = "okay";
 mbox-names = "rx", "tx";
 tx-region = <&cpuapp_cpurad_ipc_shm>;
 rx-region = <&cpurad_cpuapp_ipc_shm>;
 tx-blocks = <32>;
 rx-blocks = <32>;

 bt_hci_ipc0: bt_hci_ipc0 {
  compatible = "zephyr,bt-hci-ipc";
  status = "okay";
 };
};

&cpuapp_cpusys_ipc {
 status = "okay";
 mbox-names = "rx", "tx";
 tx-region = <&cpuapp_cpusys_ipc_shm>;
 rx-region = <&cpusys_cpuapp_ipc_shm>;
};

&cpuapp_cpuppr_ipc {
 mbox-names = "rx", "tx";
 tx-region = <&cpuapp_cpuppr_ipc_shm>;
 rx-region = <&cpuppr_cpuapp_ipc_shm>;
};

&cpuapp_cpuflpr_ipc {
 mbox-names = "rx", "tx";
 tx-region = <&cpuapp_cpuflpr_ipc_shm>;
 rx-region = <&cpuflpr_cpuapp_ipc_shm>;
};

&cpuapp_dma_region {
 status = "okay";
};

ironside_se_boot_report: &cpuapp_ironside_se_boot_report {};

boot_partition: &cpuapp_boot_partition {
 label = "mcuboot";
};

slot0_partition: &cpuapp_slot0_partition {
 label = "image-0";
};

secondary_app_partition: &cpuapp_slot1_partition {};

slot1_partition: &cpuapp_slot1_partition {
 label = "image-1";
};

slot2_partition: &cpurad_slot0_partition {
 label = "image-2";
};

slot3_partition: &cpurad_slot1_partition {
 label = "image-3";
};

&cpuppr_vpr {
 execution-memory = <&cpuppr_code_data>;
 source-memory = <&cpuppr_code_partition>;
};

&cpuflpr_vpr {
 execution-memory = <&cpuflpr_code_data>;
 source-memory = <&cpuflpr_code_partition>;
};

&nfct {
 status = "okay";
 memory-regions = <&cpuapp_dma_region>;
};

&gpiote130 {
 status = "okay";
 owned-channels = <0 1 2 3 4 5 6 7>;
};

&gpio0 {
 status = "okay";
};

&gpio9 {
 status = "okay";
};

&grtc {
 status = "okay";
 child-owned-channels = <5 6>;
 nonsecure-channels = <5 6>;
 owned-channels = <4 5 6>;
};

&uart120 {
 current-speed = <115200>;
 pinctrl-0 = <&uart120_default>;
 pinctrl-1 = <&uart120_sleep>;
 pinctrl-names = "default", "sleep";
};

&uart135 {
 current-speed = <115200>;
 pinctrl-0 = <&uart135_default>;
 pinctrl-1 = <&uart135_sleep>;
 pinctrl-names = "default", "sleep";
};

&uart136 {
 status = "okay";
 memory-regions = <&cpuapp_dma_region>;
 current-speed = <115200>;
 pinctrl-0 = <&uart136_default>;
 pinctrl-1 = <&uart136_sleep>;
 pinctrl-names = "default", "sleep";
};

&gpio6 {
 status = "disabled";
};

&exmif {
 pinctrl-0 = <&exmif_default>;
 pinctrl-1 = <&exmif_sleep>;
 pinctrl-names = "default", "sleep";
 status = "disabled";

 mx25uw63: mx25uw6345g@0 {
  compatible = "mxicy,mx25u", "jedec,mspi-nor";
  status = "disabled";
  reg = <0>;
  jedec-id = [c2 84 37];
  sfdp-bfp = [
   e5 20 8a ff ff ff ff 03 00 ff 00 ff 00 ff 00 ff
   ee ff ff ff ff ff 00 ff ff ff 00 ff 0c 20 10 d8
   00 ff 00 ff 87 79 01 00 84 12 00 c4 cc 04 67 46
   30 b0 30 b0 f4 bd d5 5c 00 00 00 ff 10 10 00 20
   00 00 00 00 00 00 7c 23 48 00 00 00 00 00 88 88
  ];
  sfdp-ff05 = [
   00 ee c0 69 72 72 71 71 00 d8 f7 f6 00 0a 00 00
   14 45 98 80
  ];
  sfdp-ff84 = [
   43 06 0f 00 21 dc ff ff
  ];
  size = <67108864>;
  has-dpd;
  t-enter-dpd = <10000>;
  t-exit-dpd = <30000>;
  reset-gpios = <&gpio6 12 (1 << 0)>;
  t-reset-pulse = <10000>;
  t-reset-recovery = <35000>;

  mspi-max-frequency = <(((50) * 1000) * 1000)>;
  mspi-io-mode = "MSPI_IO_MODE_OCTAL";
  mspi-data-rate = "MSPI_DATA_RATE_SINGLE";
  mspi-hardware-ce-num = <1>;
  mspi-cpp-mode = "MSPI_CPP_MODE_0";
  mspi-endian = "MSPI_BIG_ENDIAN";
  mspi-ce-polarity = "MSPI_CE_ACTIVE_LOW";
 };
};

&cpuapp_ieee802154 {
 status = "okay";
};

zephyr_udc0: &usbhs {
 status = "okay";
};

&canpll {
 status = "okay";
};

&can120 {
 status = "okay";
 pinctrl-0 = <&can120_default>;
 pinctrl-names = "default";
};

&pwm130 {
 status = "okay";
 pinctrl-0 = <&pwm130_default>;
 pinctrl-1 = <&pwm130_sleep>;
 pinctrl-names = "default", "sleep";
 memory-regions = <&cpuapp_dma_region>;
};

&adc {
 memory-regions = <&cpuapp_dma_region>;
 status = "okay";
};


&cpuapp_ram0 {
 reg = <0x22000000 (((32) * 1024) - 256)>;
 ranges = <0x0 0x22000000 (0x8000 - 0x100)>;
};

/ {
 soc {

  pm_ramfunc: cpuapp_s2ram@22007f00 {
   compatible = "zephyr,memory-region", "mmio-sram";
   reg = <0x22007f00 192>;
   zephyr,memory-region = "PMLocalRamfunc";
  };


  pm_s2ram_stack: cpuapp_s2ram_stack@22007fc8 {
   compatible = "zephyr,memory-region", "mmio-sram";
   reg = <0x22007fc8 16>;
   zephyr,memory-region = "pm_s2ram_stack";
  };


  mcuboot_s2ram: cpuapp_s2ram@22007fd8 {
   compatible = "zephyr,memory-region", "mmio-sram";
   reg = <0x22007fd8 8>;
   zephyr,memory-region = "mcuboot_s2ram_context";
  };


  pm_s2ram: cpuapp_s2ram@22007fe0 {
   compatible = "zephyr,memory-region", "mmio-sram";
   reg = <0x22007fe0 32>;
   zephyr,memory-region = "pm_s2ram_context";
  };
 };
};
# 0 "<command-line>" 2
# 1 "/home/fame/Downloads/l4_e2_sol_rev2/boards/nrf54h20dk_nrf54h20_cpuapp.overlay" 1


/ {
    chosen {
        zephyr,wifi = &wlan0;
    };
};

&gpio0 {
    status = "okay";
};

&gpio1 {
    status = "okay";
};

&gpio2 {
    status = "okay";
};

&gpio6 {
    status = "okay";
};

&gpio7 {
    status = "okay";
};

&gpio9 {
    status = "okay";
};

&dma_fast_region {
    status = "okay";
};

&spi121 {
    status = "okay";
    cs-gpios = <&gpio7 4 (1 << 0)>;
    pinctrl-0 = <&spi121_default>;
    pinctrl-1 = <&spi121_sleep>;
    pinctrl-names = "default", "sleep";
    memory-regions = <&dma_fast_region>;

    nrf70: nrf7002-spi@0 {
        compatible = "nordic,nrf7002-spi";
        status = "okay";

        iovdd-ctrl-gpios = <&gpio1 5 (0 << 0)>;
        bucken-gpios = <&gpio1 11 (0 << 0)>;
        host-irq-gpios = <&gpio1 6 (0 << 0)>;



        reg = <0>;
        spi-max-frequency = <(((8) * 1000) * 1000)>;


        wifi-max-tx-pwr-2g-dsss = <21>;
        wifi-max-tx-pwr-2g-mcs0 = <16>;
        wifi-max-tx-pwr-2g-mcs7 = <16>;


        wlan0: wlan0 {
            compatible = "nordic,wlan";
        };

        wifi-max-tx-pwr-5g-low-mcs0 = <13>;
        wifi-max-tx-pwr-5g-low-mcs7 = <13>;
        wifi-max-tx-pwr-5g-mid-mcs0 = <13>;
        wifi-max-tx-pwr-5g-mid-mcs7 = <13>;
        wifi-max-tx-pwr-5g-high-mcs0 = <12>;
        wifi-max-tx-pwr-5g-high-mcs7 = <12>;
    };
};

&uart135 {
    status = "disabled";
};

&uart136 {
    status = "okay";
};

&pinctrl {
    spi121_default: spi121_default {
        group1 {
            psels = <((((((7) * 32U) + (2)) & 0x1FFU) << 0U) | ((4U & 0xFFU) << 24U))>,
                    <((((((7) * 32U) + (0)) & 0x1FFU) << 0U) | ((6U & 0xFFU) << 24U))>,
                    <((((((7) * 32U) + (1)) & 0x1FFU) << 0U) | ((5U & 0xFFU) << 24U))>;
        };
    };

    spi121_sleep: spi121_sleep {
        group1 {
            psels = <((((((7) * 32U) + (2)) & 0x1FFU) << 0U) | ((4U & 0xFFU) << 24U))>,
                    <((((((7) * 32U) + (0)) & 0x1FFU) << 0U) | ((6U & 0xFFU) << 24U))>,
                    <((((((7) * 32U) + (1)) & 0x1FFU) << 0U) | ((5U & 0xFFU) << 24U))>;
            low-power-enable;
        };
    };
};
# 0 "<command-line>" 2
# 1 "/home/fame/ncs/v3.2.0/nrf/snippets/nrf70-wifi/nrf54h20_wifi_memory_map.overlay" 1







&mram1x {
 /delete-node/ partitions;

 partitions {
  compatible = "fixed-partitions";
  #address-cells = <1>;
  #size-cells = <1>;

  cpuapp_boot_partition: partition@30000 {
   reg = <0x30000 ((64) * 1024)>;
  };

  slot0_partition: cpuapp_slot0_partition: partition@40000 {
   reg = <0x40000 ((1076) * 1024)>;
  };

  cpurad_slot0_partition: partition@14d000 {
   reg = <0x14d000 ((328) * 1024)>;
  };

  cpuppr_code_partition: partition@19f000 {
   reg = <0x19f000 ((64) * 1024)>;
  };

  cpuflpr_code_partition: partition@1af000 {
   reg = <0x1af000 ((48) * 1024)>;
  };

  storage_partition: partition@1bb000 {
   reg = <0x1bb000 ((40) * 1024)>;
  };

  periphconf_partition: partition@1c5000 {
   reg = <0x1c5000 ((8) * 1024)>;
  };
 };
};


&uart135 {
 status = "disabled";
};
# 0 "<command-line>" 2
# 1 "/home/fame/ncs/v3.2.0/zephyr/misc/empty_file.c"
