strict digraph "" {
	node [label="\N"];
	"24:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f439a4cbbd0>",
		fillcolor=lightcyan,
		label="24:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"24:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f439a4cbd10>",
		fillcolor=firebrick,
		label="24:NS
q <= 4'd9;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f439a4cbd10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"24:CA" -> "24:NS"	[cond="[]",
		lineno=None];
	"13:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f439a4cbe90>",
		fillcolor=springgreen,
		label="13:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"18:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f439a4f0090>",
		fillcolor=turquoise,
		label="18:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"13:IF" -> "18:BL"	[cond="['reset']",
		label="!(reset)",
		lineno=13];
	"14:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f439a4c57d0>",
		fillcolor=turquoise,
		label="14:BL
q <= 4'd1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f439a4c5810>]",
		style=filled,
		typ=Block];
	"13:IF" -> "14:BL"	[cond="['reset']",
		label=reset,
		lineno=13];
	"Leaf_11:AL"	[def_var="['q']",
		label="Leaf_11:AL"];
	"19:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f439a4f00d0>",
		fillcolor=linen,
		label="19:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"18:BL" -> "19:CS"	[cond="[]",
		lineno=None];
	"12:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f439a4c59d0>",
		fillcolor=turquoise,
		label="12:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"12:BL" -> "13:IF"	[cond="[]",
		lineno=None];
	"20:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f439a4f01d0>",
		fillcolor=firebrick,
		label="20:NS
q <= 4'd1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f439a4f01d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"20:NS" -> "Leaf_11:AL"	[cond="[]",
		lineno=None];
	"26:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f439a4c51d0>",
		fillcolor=firebrick,
		label="26:NS
q <= 4'd9;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f439a4c51d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"26:NS" -> "Leaf_11:AL"	[cond="[]",
		lineno=None];
	"27:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f439a4c5350>",
		fillcolor=lightcyan,
		label="27:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"27:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f439a4c53d0>",
		fillcolor=firebrick,
		label="27:NS
q <= 4'd1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f439a4c53d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"27:CA" -> "27:NS"	[cond="[]",
		lineno=None];
	"23:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f439a4f0d90>",
		fillcolor=firebrick,
		label="23:NS
q <= 4'd1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f439a4f0d90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"23:NS" -> "Leaf_11:AL"	[cond="[]",
		lineno=None];
	"22:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f439a4f0b90>",
		fillcolor=firebrick,
		label="22:NS
q <= 4'd8;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f439a4f0b90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"22:NS" -> "Leaf_11:AL"	[cond="[]",
		lineno=None];
	"25:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f439a4f0f90>",
		fillcolor=firebrick,
		label="25:NS
q <= 4'd1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f439a4f0f90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"25:NS" -> "Leaf_11:AL"	[cond="[]",
		lineno=None];
	"11:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f439a4c5a90>",
		clk_sens=True,
		fillcolor=gold,
		label="11:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'q']"];
	"11:AL" -> "12:BL"	[cond="[]",
		lineno=None];
	"14:BL" -> "Leaf_11:AL"	[cond="[]",
		lineno=None];
	"22:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f439a4f0b10>",
		fillcolor=lightcyan,
		label="22:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"22:CA" -> "22:NS"	[cond="[]",
		lineno=None];
	"28:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f439a4c5590>",
		fillcolor=firebrick,
		label="28:NS
q <= q + 4'd1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f439a4c5590>]",
		style=filled,
		typ=NonblockingSubstitution];
	"28:NS" -> "Leaf_11:AL"	[cond="[]",
		lineno=None];
	"21:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f439a4f0910>",
		fillcolor=lightcyan,
		label="21:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"21:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f439a4f0990>",
		fillcolor=firebrick,
		label="21:NS
q <= 4'd1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f439a4f0990>]",
		style=filled,
		typ=NonblockingSubstitution];
	"21:CA" -> "21:NS"	[cond="[]",
		lineno=None];
	"20:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f439a4f0150>",
		fillcolor=lightcyan,
		label="20:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"20:CA" -> "20:NS"	[cond="[]",
		lineno=None];
	"24:NS" -> "Leaf_11:AL"	[cond="[]",
		lineno=None];
	"27:NS" -> "Leaf_11:AL"	[cond="[]",
		lineno=None];
	"26:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f439a4c5150>",
		fillcolor=lightcyan,
		label="26:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"26:CA" -> "26:NS"	[cond="[]",
		lineno=None];
	"25:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f439a4f0f10>",
		fillcolor=lightcyan,
		label="25:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"25:CA" -> "25:NS"	[cond="[]",
		lineno=None];
	"23:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f439a4f0d10>",
		fillcolor=lightcyan,
		label="23:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"23:CA" -> "23:NS"	[cond="[]",
		lineno=None];
	"19:CS" -> "24:CA"	[cond="['q']",
		label=q,
		lineno=19];
	"19:CS" -> "27:CA"	[cond="['q']",
		label=q,
		lineno=19];
	"19:CS" -> "22:CA"	[cond="['q']",
		label=q,
		lineno=19];
	"19:CS" -> "21:CA"	[cond="['q']",
		label=q,
		lineno=19];
	"19:CS" -> "20:CA"	[cond="['q']",
		label=q,
		lineno=19];
	"19:CS" -> "26:CA"	[cond="['q']",
		label=q,
		lineno=19];
	"19:CS" -> "25:CA"	[cond="['q']",
		label=q,
		lineno=19];
	"19:CS" -> "23:CA"	[cond="['q']",
		label=q,
		lineno=19];
	"28:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f439a4c5550>",
		fillcolor=lightcyan,
		label="28:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"19:CS" -> "28:CA"	[cond="['q']",
		label=q,
		lineno=19];
	"28:CA" -> "28:NS"	[cond="[]",
		lineno=None];
	"21:NS" -> "Leaf_11:AL"	[cond="[]",
		lineno=None];
}
