/*
 * Partial reconfiguration on Zynq test code.
 *
 * Copyright (C) 2016, Marco Pagani, ReTiS Lab.
 * <marco.pag(at)outlook.com>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
*/

#ifndef PARAMETERS_H_
#define PARAMETERS_H_


//TODO: Define a slot descriptor module

// Slots
#define NUM_SLOTS 2

// Bitstreams
#define SLOT_0_BIT_LEN 345808
#define SLOT_1_BIT_LEN 345808

#endif /* PARAMETERS_H_ */
