// Seed: 4019744894
`define pp_5 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  input id_4;
  output id_3;
  input id_2;
  output id_1;
  logic id_5;
  logic id_6;
  logic id_7;
  always @(posedge id_6 or posedge id_5) id_7 = 1;
  type_15(
      1, 1
  );
  assign id_5 = id_2 + 1;
  assign id_3 = 1'b0;
  logic id_8 = (id_6);
  logic id_9;
  type_17(
      id_7, 1
  );
  logic id_10;
  logic id_11;
  logic id_12 = id_12;
  assign id_9 = ~1'd0;
endmodule
