-batch 
-create sine_final 
-ver 1.00.a 
-dir "E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3" 
-lang vhdl 
-bus axi4lite s 
-reg 6 
-xps 
-ise 
