
---------- Begin Simulation Statistics ----------
final_tick                                14387610500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 252216                       # Simulator instruction rate (inst/s)
host_mem_usage                                4436628                       # Number of bytes of host memory used
host_op_rate                                   422166                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    65.14                       # Real time elapsed on the host
host_tick_rate                              220886024                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16428284                       # Number of instructions simulated
sim_ops                                      27498154                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014388                       # Number of seconds simulated
sim_ticks                                 14387610500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               43                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               90                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     90                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     16927931                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              2.877522                       # CPI: cycles per instruction
system.cpu0.discardedOps                      2871746                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    4157400                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2422                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    2003155                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                         1713                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                        5843992                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.347521                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    2443045                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          213                       # TLB misses on write requests
system.cpu0.numCycles                        28775221                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              31838      0.19%      0.19% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               11081465     65.46%     65.65% # Class of committed instruction
system.cpu0.op_class_0::IntMult                    77      0.00%     65.65% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1369      0.01%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                  223      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  176      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   952      0.01%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                   988      0.01%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1344      0.01%     65.68% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                  912      0.01%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 333      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::MemRead               3833806     22.65%     88.34% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1911134     11.29%     99.63% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            31918      0.19%     99.81% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           31396      0.19%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                16927931                       # Class of committed instruction
system.cpu0.tickCycles                       22931229                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   43                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               37                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               81                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     81                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    6428284                       # Number of instructions committed
system.cpu1.committedOps                     10570223                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              4.476327                       # CPI: cycles per instruction
system.cpu1.discardedOps                      3263195                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1020492                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2535                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                     453918                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                           86                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 9                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                        7958707                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.223397                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    3004482                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          256                       # TLB misses on write requests
system.cpu1.numCycles                        28775100                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               8459      0.08%      0.08% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                8949431     84.67%     84.75% # Class of committed instruction
system.cpu1.op_class_0::IntMult                  6224      0.06%     84.81% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1578      0.01%     84.82% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd               139604      1.32%     86.14% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     86.14% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  144      0.00%     86.14% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     86.14% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     86.14% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     86.14% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     86.14% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     86.14% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  1170      0.01%     86.15% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     86.15% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1323      0.01%     86.17% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     6      0.00%     86.17% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1838      0.02%     86.18% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                17658      0.17%     86.35% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     86.35% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     86.35% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 408      0.00%     86.35% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     86.35% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     86.35% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     86.35% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd            28658      0.27%     86.63% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     86.63% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     86.63% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt            34832      0.33%     86.95% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv               22      0.00%     86.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     86.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult           49128      0.46%     87.42% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     87.42% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     87.42% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     87.42% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     87.42% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     87.42% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     87.42% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     87.42% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     87.42% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     87.42% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     87.42% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     87.42% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     87.42% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     87.42% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     87.42% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     87.42% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     87.42% # Class of committed instruction
system.cpu1.op_class_0::MemRead                815982      7.72%     95.14% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               387555      3.67%     98.81% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            80716      0.76%     99.57% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           45487      0.43%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                10570223                       # Class of committed instruction
system.cpu1.tickCycles                       20816393                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   37                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        59694                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        120413                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       477912                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2703                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       955889                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2703                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              45821                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        28313                       # Transaction distribution
system.membus.trans_dist::CleanEvict            31381                       # Transaction distribution
system.membus.trans_dist::ReadExReq             14898                       # Transaction distribution
system.membus.trans_dist::ReadExResp            14898                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         45821                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       181132                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       181132                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 181132                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5698048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      5698048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5698048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             60719                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   60719    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               60719                       # Request fanout histogram
system.membus.reqLayer4.occupancy           249803500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          319868000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  14387610500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      2429281                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2429281                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      2429281                       # number of overall hits
system.cpu0.icache.overall_hits::total        2429281                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        13717                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         13717                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        13717                       # number of overall misses
system.cpu0.icache.overall_misses::total        13717                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    472762000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    472762000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    472762000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    472762000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2442998                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2442998                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2442998                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2442998                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.005615                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005615                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.005615                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005615                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 34465.407888                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 34465.407888                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 34465.407888                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 34465.407888                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        13701                       # number of writebacks
system.cpu0.icache.writebacks::total            13701                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        13717                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        13717                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        13717                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        13717                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    459045000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    459045000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    459045000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    459045000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.005615                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005615                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.005615                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005615                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 33465.407888                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 33465.407888                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 33465.407888                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 33465.407888                       # average overall mshr miss latency
system.cpu0.icache.replacements                 13701                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      2429281                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2429281                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        13717                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        13717                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    472762000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    472762000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2442998                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2442998                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.005615                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005615                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 34465.407888                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 34465.407888                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        13717                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        13717                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    459045000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    459045000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.005615                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005615                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 33465.407888                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 33465.407888                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14387610500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999007                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2442998                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            13717                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           178.100022                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999007                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999938                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999938                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         19557701                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        19557701                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14387610500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14387610500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14387610500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14387610500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14387610500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14387610500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      5861443                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         5861443                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      5863440                       # number of overall hits
system.cpu0.dcache.overall_hits::total        5863440                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       226454                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        226454                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       231848                       # number of overall misses
system.cpu0.dcache.overall_misses::total       231848                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   4470338994                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4470338994                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   4470338994                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4470338994                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      6087897                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      6087897                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      6095288                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      6095288                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.037197                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.037197                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.038037                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.038037                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 19740.605130                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 19740.605130                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 19281.335159                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 19281.335159                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         1924                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               18                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs   106.888889                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks        59382                       # number of writebacks
system.cpu0.dcache.writebacks::total            59382                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data         8819                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8819                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data         8819                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8819                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       217635                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       217635                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       221378                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       221378                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   3902474000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3902474000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   4200861000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4200861000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.035749                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.035749                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.036320                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.036320                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17931.279436                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17931.279436                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18975.964188                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18975.964188                       # average overall mshr miss latency
system.cpu0.dcache.replacements                221362                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      3983181                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        3983181                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       163027                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       163027                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   2585881000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2585881000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      4146208                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      4146208                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.039320                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.039320                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 15861.673220                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 15861.673220                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          394                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          394                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       162633                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       162633                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   2405208500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2405208500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.039225                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.039225                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14789.178703                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14789.178703                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1878262                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1878262                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        63427                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        63427                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   1884457994                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1884457994                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.032666                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.032666                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 29710.659404                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 29710.659404                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         8425                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         8425                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        55002                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        55002                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   1497265500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1497265500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.028327                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.028327                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 27222.019199                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27222.019199                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data         1997                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total         1997                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data         5394                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         5394                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.729807                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.729807                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data         3743                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         3743                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data    298387000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total    298387000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 79718.674860                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 79718.674860                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14387610500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.998921                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            6084818                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           221378                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            27.486101                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.998921                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999933                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999933                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         48983682                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        48983682                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14387610500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  14387610500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14387610500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2938249                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2938249                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2938249                       # number of overall hits
system.cpu1.icache.overall_hits::total        2938249                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        66169                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         66169                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        66169                       # number of overall misses
system.cpu1.icache.overall_misses::total        66169                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1156690500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1156690500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1156690500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1156690500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3004418                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3004418                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3004418                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3004418                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.022024                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.022024                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.022024                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.022024                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 17480.852061                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 17480.852061                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 17480.852061                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 17480.852061                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        66153                       # number of writebacks
system.cpu1.icache.writebacks::total            66153                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        66169                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        66169                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        66169                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        66169                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1090521500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1090521500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1090521500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1090521500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.022024                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.022024                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.022024                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.022024                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 16480.852061                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 16480.852061                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 16480.852061                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 16480.852061                       # average overall mshr miss latency
system.cpu1.icache.replacements                 66153                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2938249                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2938249                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        66169                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        66169                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1156690500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1156690500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3004418                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3004418                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.022024                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.022024                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 17480.852061                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 17480.852061                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        66169                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        66169                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1090521500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1090521500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.022024                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.022024                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 16480.852061                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 16480.852061                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14387610500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.998984                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3004418                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            66169                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            45.405220                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.998984                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999936                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999936                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         24101513                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        24101513                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14387610500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14387610500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14387610500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14387610500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14387610500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14387610500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1260357                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1260357                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1260414                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1260414                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       186688                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        186688                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       186745                       # number of overall misses
system.cpu1.dcache.overall_misses::total       186745                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data   4631287500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4631287500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data   4631287500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4631287500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1447045                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1447045                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1447159                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1447159                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.129013                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.129013                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.129042                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.129042                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 24807.633592                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 24807.633592                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 24800.061581                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 24800.061581                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       146336                       # number of writebacks
system.cpu1.dcache.writebacks::total           146336                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        10032                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        10032                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        10032                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        10032                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       176656                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       176656                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       176713                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       176713                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   4068016000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4068016000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   4068791500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4068791500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.122081                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.122081                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.122110                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.122110                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 23027.896024                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 23027.896024                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 23024.856689                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 23024.856689                       # average overall mshr miss latency
system.cpu1.dcache.replacements                176696                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       847036                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         847036                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       166997                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       166997                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   3825098000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3825098000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1014033                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1014033                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.164686                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.164686                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 22905.189914                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 22905.189914                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data         1463                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1463                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       165534                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       165534                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   3603194500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3603194500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.163243                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.163243                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 21767.096186                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 21767.096186                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       413321                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        413321                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        19691                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        19691                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data    806189500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    806189500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       433012                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       433012                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.045474                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.045474                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 40942.029354                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 40942.029354                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data         8569                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         8569                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        11122                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        11122                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data    464821500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    464821500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.025685                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.025685                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 41792.977882                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 41792.977882                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data           57                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total           57                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data           57                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           57                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data           57                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           57                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data       775500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total       775500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 13605.263158                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 13605.263158                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14387610500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999038                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1437126                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           176712                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.132589                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           199500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999038                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999940                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999940                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         11753984                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        11753984                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14387610500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  14387610500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14387610500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                9509                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              201818                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               62694                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              143237                       # number of demand (read+write) hits
system.l2.demand_hits::total                   417258                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               9509                       # number of overall hits
system.l2.overall_hits::.cpu0.data             201818                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              62694                       # number of overall hits
system.l2.overall_hits::.cpu1.data             143237                       # number of overall hits
system.l2.overall_hits::total                  417258                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              4208                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             19560                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3475                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             33476                       # number of demand (read+write) misses
system.l2.demand_misses::total                  60719                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             4208                       # number of overall misses
system.l2.overall_misses::.cpu0.data            19560                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3475                       # number of overall misses
system.l2.overall_misses::.cpu1.data            33476                       # number of overall misses
system.l2.overall_misses::total                 60719                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    333269500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   1599396000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    283593000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   2293241500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4509500000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    333269500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   1599396000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    283593000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   2293241500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4509500000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           13717                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          221378                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           66169                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          176713                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               477977                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          13717                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         221378                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          66169                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         176713                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              477977                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.306773                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.088356                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.052517                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.189437                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.127033                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.306773                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.088356                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.052517                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.189437                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.127033                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 79199.025665                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 81768.711656                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 81609.496403                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 68504.047676                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74268.350928                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 79199.025665                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 81768.711656                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 81609.496403                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 68504.047676                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74268.350928                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               28313                       # number of writebacks
system.l2.writebacks::total                     28313                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         4208                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        19560                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3475                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        33476                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             60719                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         4208                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        19560                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3475                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        33476                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            60719                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    291189500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   1403796000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    248843000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   1958481500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3902310000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    291189500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   1403796000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    248843000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   1958481500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3902310000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.306773                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.088356                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.052517                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.189437                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.127033                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.306773                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.088356                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.052517                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.189437                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.127033                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 69199.025665                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 71768.711656                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 71609.496403                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 58504.047676                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64268.350928                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 69199.025665                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 71768.711656                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 71609.496403                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 58504.047676                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64268.350928                       # average overall mshr miss latency
system.l2.replacements                          62105                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       205718                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           205718                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       205718                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       205718                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        79854                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            79854                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        79854                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        79854                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          293                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           293                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            45480                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             5746                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 51226                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           9522                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           5376                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               14898                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    790356500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    385920000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1176276500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        55002                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        11122                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             66124                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.173121                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.483366                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.225304                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 83003.203109                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 71785.714286                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78955.329574                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         9522                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         5376                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          14898                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    695136500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    332160000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1027296500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.173121                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.483366                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.225304                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 73003.203109                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 61785.714286                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68955.329574                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          9509                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         62694                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              72203                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         4208                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3475                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             7683                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    333269500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    283593000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    616862500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        13717                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        66169                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          79886                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.306773                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.052517                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.096175                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 79199.025665                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 81609.496403                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80289.275023                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         4208                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3475                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         7683                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    291189500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    248843000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    540032500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.306773                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.052517                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.096175                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 69199.025665                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 71609.496403                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70289.275023                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       156338                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       137491                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            293829                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        10038                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        28100                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           38138                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    809039500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   1907321500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2716361000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       166376                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       165591                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        331967                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.060333                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.169695                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.114885                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 80597.678820                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 67876.209964                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 71224.526719                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        10038                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        28100                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        38138                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    708659500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   1626321500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2334981000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.060333                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.169695                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.114885                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 70597.678820                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 57876.209964                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 61224.526719                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  14387610500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1021.935852                       # Cycle average of tags in use
system.l2.tags.total_refs                      955595                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     63129                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.137179                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      21.006375                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       44.441591                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      367.389956                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       58.198762                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      530.899167                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.020514                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.043400                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.358779                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.056835                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.518456                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997984                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          288                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          416                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          124                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          180                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7710233                       # Number of tag accesses
system.l2.tags.data_accesses                  7710233                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14387610500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        269312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       1251840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        222400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       2142464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3886016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       269312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       222400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        491712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1812032                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1812032                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           4208                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          19560                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3475                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          33476                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               60719                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        28313                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              28313                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         18718327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         87008194                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         15457744                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        148910342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             270094607                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     18718327                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     15457744                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         34176071                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      125943915                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            125943915                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      125943915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        18718327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        87008194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        15457744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       148910342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            396038522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     27996.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      4208.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     19081.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3475.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     24345.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000364612750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1627                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1627                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              131748                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              26402                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       60719                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      28313                       # Number of write requests accepted
system.mem_ctrls.readBursts                     60719                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    28313                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   9610                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   317                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3053                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1627                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    545002250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  255545000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1503296000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10663.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29413.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    39205                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   23650                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.71                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.48                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 60719                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                28313                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   43427                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1223                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        16231                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    311.770809                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   200.550351                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   294.725508                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4571     28.16%     28.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4702     28.97%     57.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1685     10.38%     67.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1232      7.59%     75.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1396      8.60%     83.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          694      4.28%     87.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          477      2.94%     90.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          322      1.98%     92.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1152      7.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        16231                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1627                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.411801                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.728200                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     41.544313                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           1192     73.26%     73.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           264     16.23%     89.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            88      5.41%     94.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           47      2.89%     97.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           16      0.98%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            9      0.55%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            3      0.18%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.06%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      0.06%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            3      0.18%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.06%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1627                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1627                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.197296                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.161799                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.108967                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              696     42.78%     42.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               44      2.70%     45.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              792     48.68%     94.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               68      4.18%     98.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               21      1.29%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.25%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1627                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3270976                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  615040                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1790720                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3886016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1812032                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       227.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       124.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    270.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    125.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.75                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.97                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   14387545500                       # Total gap between requests
system.mem_ctrls.avgGap                     161599.71                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       269312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      1221184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       222400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      1558080                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1790720                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 18718327.132917590439                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 84877471.488403171301                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 15457744.008291022852                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 108293173.491178393364                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 124462640.964599370956                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         4208                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        19560                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3475                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        33476                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        28313                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    118776250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data    603409750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    106257000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data    674853000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 340694901000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     28226.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     30849.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     30577.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     20159.31                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12033161.48                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    79.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             72778020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             38671050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           212864820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           95635620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1135240080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5378135250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        995886720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7929211560                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        551.113860                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2539503000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    480220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11367887500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             43132740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             22925595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           152053440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           50419980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1135240080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4291324230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1911096000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7606192065                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        528.662634                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4928596000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    480220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8978794500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  14387610500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            411852                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       234031                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        79854                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          226132                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            66124                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           66124                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         79886                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       331967                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        41135                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       664118                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       198491                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       530121                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1433865                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1754752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     17968640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      8468608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     20675072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               48867072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           62105                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1812032                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           540082                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.005007                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.070580                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 537378     99.50%     99.50% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2704      0.50%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             540082                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          763516500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         265230175                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          99280446                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         332143347                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          20597456                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  14387610500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
