
---------- Begin Simulation Statistics ----------
final_tick                                24180119500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 141472                       # Simulator instruction rate (inst/s)
host_mem_usage                                 662016                       # Number of bytes of host memory used
host_op_rate                                   150427                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   309.70                       # Real time elapsed on the host
host_tick_rate                               78076976                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    43813401                       # Number of instructions simulated
sim_ops                                      46586754                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.024180                       # Number of seconds simulated
sim_ticks                                 24180119500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 230668773                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 33428902                       # number of cc regfile writes
system.cpu.committedInsts                    43813401                       # Number of Instructions Simulated
system.cpu.committedOps                      46586754                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.103777                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.103777                       # CPI: Total CPI of All Threads
system.cpu.idleCycles                           55828                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              2089054                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 13452370                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.351265                       # Inst execution rate
system.cpu.iew.exec_refs                     25118991                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   11782442                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 4370604                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              17701170                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts             111607                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            705101                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             14896037                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            81286356                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              13336549                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2977496                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              65347481                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    548                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   482                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1970403                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  1143                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           1143                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      1544681                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         544373                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  48429461                       # num instructions consuming a value
system.cpu.iew.wb_count                      62830278                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.617617                       # average fanout of values written-back
system.cpu.iew.wb_producers                  29910842                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.299214                       # insts written-back per cycle
system.cpu.iew.wb_sent                       63579559                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 67752249                       # number of integer regfile reads
system.cpu.int_regfile_writes                29460783                       # number of integer regfile writes
system.cpu.ipc                               0.905980                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.905980                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              3348      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              41122093     60.19%     60.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                19844      0.03%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     60.22% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             14457459     21.16%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            12722233     18.62%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               68324977                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     1194266                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.017479                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   33962      2.84%      2.84% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      2.84% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      2.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      2.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      2.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      2.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      2.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      2.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      2.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      2.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      2.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      2.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      2.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      2.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      2.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      2.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      2.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      2.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      2.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      2.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      2.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      2.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      2.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      2.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      2.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      2.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      2.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      2.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      2.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      2.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      2.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      2.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      2.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      2.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      2.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      2.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      2.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      2.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      2.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      2.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      2.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      2.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      2.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      2.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      2.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      2.84% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 125306     10.49%     13.34% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               1034998     86.66%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               69515895                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          186203915                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     62830278                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         115987086                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   81079520                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  68324977                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded              206836                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        34699601                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             55283                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          16140                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     81615379                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      48304412                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.414467                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.868682                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            22524596     46.63%     46.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             9278241     19.21%     65.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             6243141     12.92%     78.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             3208244      6.64%     85.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2144359      4.44%     89.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2350816      4.87%     94.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1566810      3.24%     97.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              702294      1.45%     99.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              285911      0.59%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        48304412                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.412834                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           1966887                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           275945                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             17701170                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            14896037                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               190044353                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 380913                       # number of misc regfile writes
system.cpu.numCycles                         48360240                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                           10882                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                       16                       # number of vector regfile reads
system.cpu.workload.numSyscalls                   239                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1919                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          515                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        26576                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        54523                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                21654327                       # Number of BP lookups
system.cpu.branchPred.condPredicted          15556107                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1976169                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             11868859                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 9799010                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             82.560674                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1247932                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect             151189                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1134506                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             976273                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           158233                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1021                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        34699385                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls          190696                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1969621                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     43156923                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.079473                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     1.778473                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        22459856     52.04%     52.04% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        10684472     24.76%     76.80% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         5300119     12.28%     89.08% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         1359041      3.15%     92.23% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          708062      1.64%     93.87% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          309921      0.72%     94.59% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          869478      2.01%     96.60% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          101592      0.24%     96.84% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         1364382      3.16%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     43156923                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             43813401                       # Number of instructions committed
system.cpu.commit.opsCommitted               46586754                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    14199861                       # Number of memory references committed
system.cpu.commit.loads                       9180604                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                       95229                       # Number of memory barriers committed
system.cpu.commit.branches                   10612328                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                          0                       # Number of committed floating point instructions.
system.cpu.commit.integer                    36550536                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                184675                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     32367425     69.48%     69.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        19468      0.04%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      9180604     19.71%     89.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      5019257     10.77%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     46586754                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       1364382                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     17750028                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         17750028                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     17750028                       # number of overall hits
system.cpu.dcache.overall_hits::total        17750028                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         9132                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           9132                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         9132                       # number of overall misses
system.cpu.dcache.overall_misses::total          9132                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    225921995                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    225921995                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    225921995                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    225921995                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     17759160                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     17759160                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     17759160                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     17759160                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000514                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000514                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000514                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000514                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 24739.596474                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24739.596474                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 24739.596474                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24739.596474                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          648                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           54                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3107                       # number of writebacks
system.cpu.dcache.writebacks::total              3107                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         4620                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4620                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4620                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4620                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4512                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4512                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4512                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4512                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    144427497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    144427497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    144427497                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    144427497                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000254                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000254                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000254                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000254                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 32009.640293                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 32009.640293                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 32009.640293                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32009.640293                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3548                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     12889343                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        12889343                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         7474                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          7474                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    112920500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    112920500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     12896817                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     12896817                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000580                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000580                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 15108.442601                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15108.442601                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4038                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4038                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3436                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3436                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     62386000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     62386000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000266                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000266                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18156.577416                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18156.577416                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4860685                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4860685                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1658                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1658                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    113001495                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    113001495                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4862343                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4862343                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000341                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000341                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68155.304584                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68155.304584                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          582                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          582                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1076                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1076                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     82041497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     82041497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000221                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000221                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76246.744424                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76246.744424                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       103762                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       103762                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       183500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       183500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       103764                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       103764                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000019                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000019                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        91750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        91750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data        95228                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        95228                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        95228                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        95228                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  24180119500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           889.252070                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            17953530                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4512                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           3979.062500                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            177500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   889.252070                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.868410                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.868410                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          964                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          915                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.941406                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          35920816                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         35920816                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24180119500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 15111586                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              13166287                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  16069757                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               1986379                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1970403                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              9098009                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 20587                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               95744321                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 38825                       # Number of squashed instructions handled by decode
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24180119500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24180119500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           16671258                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       93575166                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    21654327                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           12023215                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      29593894                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 3959320                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                 2774                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         56763                       # Number of stall cycles due to pending traps
system.cpu.fetch.icacheWaitRetryStallCycles           63                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  15170639                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                858864                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           48304412                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.170328                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.881555                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 27113534     56.13%     56.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   999587      2.07%     58.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  2636417      5.46%     63.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  2385855      4.94%     68.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  4299231      8.90%     77.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  3367226      6.97%     84.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  1087400      2.25%     86.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   472311      0.98%     87.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  5942851     12.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             48304412                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.447771                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.934961                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     15141388                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15141388                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     15141388                       # number of overall hits
system.cpu.icache.overall_hits::total        15141388                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        29250                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          29250                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        29250                       # number of overall misses
system.cpu.icache.overall_misses::total         29250                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    393273497                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    393273497                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    393273497                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    393273497                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     15170638                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15170638                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     15170638                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15170638                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001928                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001928                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001928                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001928                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13445.247761                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13445.247761                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13445.247761                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13445.247761                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1190                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                22                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    54.090909                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        23000                       # number of writebacks
system.cpu.icache.writebacks::total             23000                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         5787                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         5787                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         5787                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         5787                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        23463                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        23463                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        23463                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        23463                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    332150000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    332150000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    332150000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    332150000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001547                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001547                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001547                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001547                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 14156.331245                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14156.331245                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 14156.331245                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14156.331245                       # average overall mshr miss latency
system.cpu.icache.replacements                  23000                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     15141388                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15141388                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        29250                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         29250                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    393273497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    393273497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     15170638                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15170638                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001928                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001928                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13445.247761                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13445.247761                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         5787                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         5787                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        23463                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        23463                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    332150000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    332150000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001547                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001547                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 14156.331245                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14156.331245                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  24180119500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           433.843466                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            15164851                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             23463                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            646.330435                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   433.843466                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.847351                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.847351                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          463                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          377                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.904297                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          30364739                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         30364739                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24180119500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24180119500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24180119500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      200912                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 8520566                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                25243                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1143                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                9876780                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                20151                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                      9                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  24180119500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                1970403                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 16468286                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 8497448                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        2178901                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  16675903                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               2513471                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               91286594                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    29                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                2398514                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   2101                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   1317                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            88755175                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   414466720                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 99663919                       # Number of integer rename lookups
system.cpu.rename.vecLookups                       16                       # Number of vector rename lookups
system.cpu.rename.committedMaps              52489067                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 36266108                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                  122496                       # count of serializing insts renamed
system.cpu.rename.tempSerializing              122618                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   7202400                       # count of insts added to the skid buffer
system.cpu.rob.reads                        123075495                       # The number of ROB reads
system.cpu.rob.writes                       167729258                       # The number of ROB writes
system.cpu.thread_0.numInsts                 43813401                       # Number of Instructions committed
system.cpu.thread_0.numOps                   46586754                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                22732                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 3311                       # number of demand (read+write) hits
system.l2.demand_hits::total                    26043                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               22732                       # number of overall hits
system.l2.overall_hits::.cpu.data                3311                       # number of overall hits
system.l2.overall_hits::total                   26043                       # number of overall hits
system.l2.demand_misses::.cpu.inst                731                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1201                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1932                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               731                       # number of overall misses
system.l2.overall_misses::.cpu.data              1201                       # number of overall misses
system.l2.overall_misses::total                  1932                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     57673000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    102544000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        160217000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     57673000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    102544000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       160217000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            23463                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             4512                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                27975                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           23463                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            4512                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               27975                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.031155                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.266179                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.069062                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.031155                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.266179                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.069062                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78896.032832                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 85382.181515                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82928.053830                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78896.032832                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 85382.181515                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82928.053830                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data              11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  13                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data             11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 13                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           729                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1190                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1919                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          729                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1190                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1919                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     50221000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     89673500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    139894500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     50221000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     89673500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    139894500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.031070                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.263741                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.068597                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.031070                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.263741                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.068597                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68890.260631                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 75355.882353                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72899.687337                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68890.260631                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 75355.882353                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72899.687337                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         3107                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             3107                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         3107                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         3107                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        22714                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            22714                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        22714                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        22714                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               153                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   153                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             925                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 925                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     78821000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      78821000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          1078                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1078                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.858071                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.858071                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 85211.891892                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85211.891892                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          925                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            925                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     69571000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     69571000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.858071                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.858071                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 75211.891892                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75211.891892                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          22732                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              22732                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          731                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              731                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     57673000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     57673000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        23463                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          23463                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.031155                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.031155                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78896.032832                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78896.032832                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          729                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          729                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     50221000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     50221000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.031070                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.031070                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68890.260631                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68890.260631                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          3158                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3158                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          276                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             276                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     23723000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     23723000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         3434                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          3434                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.080373                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.080373                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 85952.898551                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85952.898551                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data           11                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           11                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          265                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          265                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     20102500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     20102500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.077169                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.077169                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75858.490566                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75858.490566                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  24180119500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1717.496152                       # Cycle average of tags in use
system.l2.tags.total_refs                       53995                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1919                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     28.137051                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       642.658672                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1074.837480                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.019612                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.032801                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.052414                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1919                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1872                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.058563                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    433983                       # Number of tag accesses
system.l2.tags.data_accesses                   433983                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24180119500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples       729.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1190.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000577500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10007                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1919                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1919                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1919                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1509                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     281                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      95                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  122816                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      5.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   24179849000                       # Total gap between requests
system.mem_ctrls.avgGap                   12600233.98                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        46656                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data        76160                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 1929519.000102543039                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 3149694.938438993413                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          729                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         1190                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     20226000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     40622000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27744.86                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     34136.13                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        46656                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data        76160                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        122816                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        46656                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        46656                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          729                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         1190                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           1919                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      1929519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      3149695                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total          5079214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      1929519                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1929519                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      1929519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      3149695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total         5079214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 1919                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          207                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          140                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2           98                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3           74                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4           84                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          220                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          247                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          121                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8           64                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9           34                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10           15                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11           75                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          114                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          143                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          140                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          143                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                24866750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat               9595000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           60848000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12958.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31708.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                 968                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            50.44                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          943                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   128.678685                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    92.015249                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   167.519526                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          657     69.67%     69.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          184     19.51%     89.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           44      4.67%     93.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           10      1.06%     94.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639            9      0.95%     95.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           16      1.70%     97.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895            8      0.85%     98.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            1      0.11%     98.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           14      1.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          943                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                122816                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                5.079214                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.04                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               50.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  24180119500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         4112640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         2170740                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy        8503740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 1908457200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1317045990                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   8176074720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   11416365030                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   472.138487                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  21242606500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    807300000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   2130213000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         2677500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         1407945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy        5197920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 1908457200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    949191360                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   8485847040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   11352778965                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   469.508803                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  22051673000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    807300000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1321146500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  24180119500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                994                       # Transaction distribution
system.membus.trans_dist::ReadExReq               925                       # Transaction distribution
system.membus.trans_dist::ReadExResp              925                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           994                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         3838                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   3838                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       122816                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  122816                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1919                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1919    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1919                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  24180119500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             2415000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           10307500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             26897                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         3107                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        23000                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             441                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1078                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1078                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         23463                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         3434                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        69926                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        12572                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 82498                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2973632                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       487616                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                3461248                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            27975                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.019410                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.137964                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  27432     98.06%     98.06% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    543      1.94%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              27975                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  24180119500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           53368500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          35195498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           6773489                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
