

================================================================
== Vivado HLS Report for 'hls_gpio'
================================================================
* Date:           Thu Jan 10 01:10:26 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls_gpio
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    26.687|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------------------+-----+--------------------+---------+
    |          Latency         |         Interval         | Pipeline|
    | min |         max        | min |         max        |   Type  |
    +-----+--------------------+-----+--------------------+---------+
    |   92|  110680464832257392|   92|  110680464832257392|   none  |
    +-----+--------------------+-----+--------------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+-----+-------------------+----------+-----------+-----------+-----------------------+----------+
        |           |         Latency         | Iteration|  Initiation Interval  |          Trip         |          |
        | Loop Name | min |        max        |  Latency |  achieved |   target  |         Count         | Pipelined|
        +-----------+-----+-------------------+----------+-----------+-----------+-----------------------+----------+
        |- Loop 1   |    0|           65000000|         1|          -|          -|      0 ~ 65000000     |    no    |
        |- Loop 2   |    0|  18446744073709552|         1|          -|          -| 0 ~ 18446744073709551 |    no    |
        |- Loop 3   |    0|           65000000|         1|          -|          -|      0 ~ 65000000     |    no    |
        |- Loop 4   |    0|  18446744073709552|         1|          -|          -| 0 ~ 18446744073709551 |    no    |
        |- Loop 5   |    0|           65000000|         1|          -|          -|      0 ~ 65000000     |    no    |
        |- Loop 6   |    0|  18446744073709552|         1|          -|          -| 0 ~ 18446744073709551 |    no    |
        |- Loop 7   |    0|           65000000|         1|          -|          -|      0 ~ 65000000     |    no    |
        |- Loop 8   |    0|  18446744073709552|         1|          -|          -| 0 ~ 18446744073709551 |    no    |
        |- Loop 9   |    0|           65000000|         1|          -|          -|      0 ~ 65000000     |    no    |
        |- Loop 10  |    0|  18446744073709552|         1|          -|          -| 0 ~ 18446744073709551 |    no    |
        |- Loop 11  |    0|           65000000|         1|          -|          -|      0 ~ 65000000     |    no    |
        |- Loop 12  |    0|  18446744073709552|         1|          -|          -| 0 ~ 18446744073709551 |    no    |
        +-----------+-----+-------------------+----------+-----------+-----------+-----------------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 93
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / (exitcond11)
	16  / (!exitcond11)
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / (exitcond10)
	23  / (!exitcond10)
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / (exitcond9)
	30  / (!exitcond9)
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / (exitcond8)
	37  / (!exitcond8)
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / (exitcond7)
	44  / (!exitcond7)
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / (exitcond6)
	51  / (!exitcond6)
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / (exitcond5)
	58  / (!exitcond5)
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / (exitcond4)
	65  / (!exitcond4)
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / (exitcond3)
	72  / (!exitcond3)
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / (exitcond2)
	79  / (!exitcond2)
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / (exitcond1)
	86  / (!exitcond1)
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	93  / (!exitcond)

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.75>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%dummy = alloca i8, align 1"   --->   Operation 94 'alloca' 'dummy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%dummy_1 = alloca i8, align 1"   --->   Operation 95 'alloca' 'dummy_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%dc0_assign = alloca i8, align 1"   --->   Operation 96 'alloca' 'dc0_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%dc1_assign = alloca i8, align 1"   --->   Operation 97 'alloca' 'dc1_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%dc2_assign = alloca i8, align 1"   --->   Operation 98 'alloca' 'dc2_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%dc3_assign = alloca i8, align 1"   --->   Operation 99 'alloca' 'dc3_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%dc4_assign = alloca i8, align 1"   --->   Operation 100 'alloca' 'dc4_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%dc5_assign = alloca i8, align 1"   --->   Operation 101 'alloca' 'dc5_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%res_assign = alloca i8, align 1"   --->   Operation 102 'alloca' 'res_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [7/7] (8.75ns)   --->   "%out_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %out_r, i32 1) nounwind" [hls_gpio.cpp:35]   --->   Operation 103 'readreq' 'out_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 104 [6/7] (8.75ns)   --->   "%out_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %out_r, i32 1) nounwind" [hls_gpio.cpp:35]   --->   Operation 104 'readreq' 'out_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 105 [5/7] (8.75ns)   --->   "%out_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %out_r, i32 1) nounwind" [hls_gpio.cpp:35]   --->   Operation 105 'readreq' 'out_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 106 [4/7] (8.75ns)   --->   "%out_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %out_r, i32 1) nounwind" [hls_gpio.cpp:35]   --->   Operation 106 'readreq' 'out_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 107 [3/7] (8.75ns)   --->   "%out_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %out_r, i32 1) nounwind" [hls_gpio.cpp:35]   --->   Operation 107 'readreq' 'out_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 108 [2/7] (8.75ns)   --->   "%out_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %out_r, i32 1) nounwind" [hls_gpio.cpp:35]   --->   Operation 108 'readreq' 'out_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 109 [1/7] (8.75ns)   --->   "%out_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %out_r, i32 1) nounwind" [hls_gpio.cpp:35]   --->   Operation 109 'readreq' 'out_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 110 [1/1] (1.00ns)   --->   "%res_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %res) nounwind"   --->   Operation 110 'read' 'res_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 111 [1/1] (1.00ns)   --->   "%dc5_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %dc5) nounwind"   --->   Operation 111 'read' 'dc5_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 112 [1/1] (1.00ns)   --->   "%dc4_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %dc4) nounwind"   --->   Operation 112 'read' 'dc4_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 113 [1/1] (1.00ns)   --->   "%dc3_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %dc3) nounwind"   --->   Operation 113 'read' 'dc3_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 114 [1/1] (1.00ns)   --->   "%dc2_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %dc2) nounwind"   --->   Operation 114 'read' 'dc2_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 115 [1/1] (1.00ns)   --->   "%dc1_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %dc1) nounwind"   --->   Operation 115 'read' 'dc1_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 116 [1/1] (1.00ns)   --->   "%dc0_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %dc0) nounwind"   --->   Operation 116 'read' 'dc0_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "store volatile i8 %dc0_read, i8* %dc0_assign, align 1"   --->   Operation 117 'store' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "store volatile i8 %dc1_read, i8* %dc1_assign, align 1"   --->   Operation 118 'store' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "store volatile i8 %dc2_read, i8* %dc2_assign, align 1"   --->   Operation 119 'store' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "store volatile i8 %dc3_read, i8* %dc3_assign, align 1"   --->   Operation 120 'store' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "store volatile i8 %dc4_read, i8* %dc4_assign, align 1"   --->   Operation 121 'store' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "store volatile i8 %dc5_read, i8* %dc5_assign, align 1"   --->   Operation 122 'store' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "store volatile i8 %res_read, i8* %res_assign, align 1"   --->   Operation 123 'store' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (8.75ns)   --->   "%out_load = call i8 @_ssdm_op_Read.m_axi.volatile.i8P(i8* %out_r) nounwind" [hls_gpio.cpp:35]   --->   Operation 124 'read' 'out_load' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 125 [1/1] (8.75ns)   --->   "%out_req97 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %out_r, i32 1) nounwind" [hls_gpio.cpp:47]   --->   Operation 125 'writereq' 'out_req97' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 126 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i8P(i8* %out_r, i8 1, i1 true) nounwind" [hls_gpio.cpp:47]   --->   Operation 126 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 8.75>
ST_11 : Operation 127 [5/5] (8.75ns)   --->   "%out_resp98 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind" [hls_gpio.cpp:47]   --->   Operation 127 'writeresp' 'out_resp98' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 8.75>
ST_12 : Operation 128 [4/5] (8.75ns)   --->   "%out_resp98 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind" [hls_gpio.cpp:47]   --->   Operation 128 'writeresp' 'out_resp98' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 8.75>
ST_13 : Operation 129 [3/5] (8.75ns)   --->   "%out_resp98 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind" [hls_gpio.cpp:47]   --->   Operation 129 'writeresp' 'out_resp98' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 8.75>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "%dc0_assign_load = load volatile i8* %dc0_assign, align 1" [hls_gpio.cpp:28]   --->   Operation 130 'load' 'dc0_assign_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 131 [1/1] (0.00ns)   --->   "%dc1_assign_load = load volatile i8* %dc1_assign, align 1" [hls_gpio.cpp:29]   --->   Operation 131 'load' 'dc1_assign_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 132 [1/1] (0.00ns)   --->   "%dc2_assign_load = load volatile i8* %dc2_assign, align 1" [hls_gpio.cpp:30]   --->   Operation 132 'load' 'dc2_assign_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 133 [1/1] (0.00ns)   --->   "%dc3_assign_load = load volatile i8* %dc3_assign, align 1" [hls_gpio.cpp:31]   --->   Operation 133 'load' 'dc3_assign_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 134 [1/1] (0.00ns)   --->   "%dc4_assign_load = load volatile i8* %dc4_assign, align 1" [hls_gpio.cpp:32]   --->   Operation 134 'load' 'dc4_assign_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 135 [1/1] (0.00ns)   --->   "%dc5_assign_load = load volatile i8* %dc5_assign, align 1" [hls_gpio.cpp:33]   --->   Operation 135 'load' 'dc5_assign_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 136 [1/1] (0.00ns)   --->   "%res_assign_load = load volatile i8* %res_assign, align 1" [hls_gpio.cpp:34]   --->   Operation 136 'load' 'res_assign_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 137 [2/5] (8.75ns)   --->   "%out_resp98 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind" [hls_gpio.cpp:47]   --->   Operation 137 'writeresp' 'out_resp98' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 26.6>
ST_15 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %dc0) nounwind, !map !39"   --->   Operation 138 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %dc1) nounwind, !map !45"   --->   Operation 139 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %dc2) nounwind, !map !49"   --->   Operation 140 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %dc3) nounwind, !map !53"   --->   Operation 141 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %dc4) nounwind, !map !57"   --->   Operation 142 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %dc5) nounwind, !map !61"   --->   Operation 143 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %res) nounwind, !map !65"   --->   Operation 144 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %out_r) nounwind, !map !69"   --->   Operation 145 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @hls_gpio_str) nounwind"   --->   Operation 146 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [8 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [hls_gpio.cpp:27]   --->   Operation 147 'specinterface' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %dc0, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [hls_gpio.cpp:28]   --->   Operation 148 'specinterface' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %dc1, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [hls_gpio.cpp:29]   --->   Operation 149 'specinterface' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %dc2, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [hls_gpio.cpp:30]   --->   Operation 150 'specinterface' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %dc3, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [hls_gpio.cpp:31]   --->   Operation 151 'specinterface' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 152 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %dc4, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [hls_gpio.cpp:32]   --->   Operation 152 'specinterface' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %dc5, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [hls_gpio.cpp:33]   --->   Operation 153 'specinterface' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %res, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [hls_gpio.cpp:34]   --->   Operation 154 'specinterface' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %out_r, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [hls_gpio.cpp:35]   --->   Operation 155 'specinterface' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 156 [1/1] (0.00ns)   --->   "%dc0_assign_load_1 = load volatile i8* %dc0_assign, align 1" [hls_gpio.cpp:38]   --->   Operation 156 'load' 'dc0_assign_load_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 157 [1/1] (0.00ns)   --->   "%dc1_assign_load_1 = load volatile i8* %dc1_assign, align 1" [hls_gpio.cpp:38]   --->   Operation 157 'load' 'dc1_assign_load_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 158 [1/1] (0.00ns)   --->   "%dc2_assign_load_1 = load volatile i8* %dc2_assign, align 1" [hls_gpio.cpp:38]   --->   Operation 158 'load' 'dc2_assign_load_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 159 [1/1] (0.00ns)   --->   "%dc3_assign_load_1 = load volatile i8* %dc3_assign, align 1" [hls_gpio.cpp:38]   --->   Operation 159 'load' 'dc3_assign_load_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 160 [1/1] (0.00ns)   --->   "%dc4_assign_load_1 = load volatile i8* %dc4_assign, align 1" [hls_gpio.cpp:38]   --->   Operation 160 'load' 'dc4_assign_load_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 161 [1/1] (0.00ns)   --->   "%dc5_assign_load_1 = load volatile i8* %dc5_assign, align 1" [hls_gpio.cpp:38]   --->   Operation 161 'load' 'dc5_assign_load_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 162 [1/5] (8.75ns)   --->   "%out_resp98 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind" [hls_gpio.cpp:47]   --->   Operation 162 'writeresp' 'out_resp98' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 163 [1/1] (0.00ns)   --->   "%res_assign_load_1 = load volatile i8* %res_assign, align 1" [hls_gpio.cpp:48]   --->   Operation 163 'load' 'res_assign_load_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 164 [1/1] (0.00ns)   --->   "%rbegin3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @delay_OC_region_str) nounwind"   --->   Operation 164 'specregionbegin' 'rbegin3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 165 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [hls_gpio.cpp:6->hls_gpio.cpp:48]   --->   Operation 165 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 166 [1/1] (0.00ns)   --->   "%tmp = zext i8 %res_assign_load_1 to i16" [hls_gpio.cpp:48]   --->   Operation 166 'zext' 'tmp' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_1 = zext i8 %dc0_assign_load_1 to i16" [hls_gpio.cpp:38]   --->   Operation 167 'zext' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 168 [1/1] (4.17ns)   --->   "%tmp_2 = mul i16 %tmp_1, %tmp" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 168 'mul' 'tmp_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 169 [1/1] (0.00ns)   --->   "%zext1_cast = zext i16 %tmp_2 to i34" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 169 'zext' 'zext1_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 170 [1/1] (6.38ns)   --->   "%mul1 = mul i34 %zext1_cast, 83887" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 170 'mul' 'mul1' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_12 = call i11 @_ssdm_op_PartSelect.i11.i34.i32.i32(i34 %mul1, i32 23, i32 33)" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 171 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_3 = sext i11 %tmp_12 to i16" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 172 'sext' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_4 = zext i16 %tmp_3 to i36" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 173 'zext' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 174 [1/1] (7.44ns)   --->   "%tmp_5 = mul i36 %tmp_4, 100000000" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 174 'mul' 'tmp_5' <Predicate = true> <Delay = 7.44> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 175 [1/1] (0.00ns)   --->   "%zext_cast = zext i36 %tmp_5 to i73" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 175 'zext' 'zext_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 176 [1/1] (8.69ns)   --->   "%mul = mul i73 %zext_cast, 70368744178" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 176 'mul' 'mul' <Predicate = true> <Delay = 8.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_6 = call i26 @_ssdm_op_PartSelect.i26.i73.i32.i32(i73 %mul, i32 46, i32 71)" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 177 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 178 [1/1] (1.76ns)   --->   "br label %2" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 178 'br' <Predicate = true> <Delay = 1.76>

State 16 <SV = 15> <Delay = 8.75>
ST_16 : Operation 179 [1/1] (0.00ns)   --->   "%p_014_0_i7 = phi i26 [ 0, %0 ], [ %ctr_V, %3 ]" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 179 'phi' 'p_014_0_i7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 180 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65000000, i64 0) nounwind"   --->   Operation 180 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 181 [1/1] (2.45ns)   --->   "%exitcond11 = icmp eq i26 %p_014_0_i7, %tmp_6" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 181 'icmp' 'exitcond11' <Predicate = true> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 182 [1/1] (2.37ns)   --->   "%ctr_V = add i26 %p_014_0_i7, 1" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 182 'add' 'ctr_V' <Predicate = true> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 183 [1/1] (0.00ns)   --->   "br i1 %exitcond11, label %delay.exit8.0, label %3" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 183 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 184 [1/1] (0.00ns)   --->   "%dummy_load = load volatile i8* %dummy, align 1" [hls_gpio.cpp:13->hls_gpio.cpp:48]   --->   Operation 184 'load' 'dummy_load' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_16 : Operation 185 [1/1] (1.95ns)   --->   "store volatile i8 %dummy_load, i8* %dummy, align 1" [hls_gpio.cpp:13->hls_gpio.cpp:48]   --->   Operation 185 'store' <Predicate = (!exitcond11)> <Delay = 1.95>
ST_16 : Operation 186 [1/1] (0.00ns)   --->   "br label %2" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 186 'br' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_16 : Operation 187 [1/1] (0.00ns)   --->   "%rend4_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @delay_OC_region_str, i32 %rbegin3) nounwind"   --->   Operation 187 'specregionend' 'rend4_0' <Predicate = (exitcond11)> <Delay = 0.00>
ST_16 : Operation 188 [1/1] (8.75ns)   --->   "%out_req93 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %out_r, i32 1) nounwind" [hls_gpio.cpp:52]   --->   Operation 188 'writereq' 'out_req93' <Predicate = (exitcond11)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 189 [1/1] (0.00ns)   --->   "%res_assign_load_2 = load volatile i8* %res_assign, align 1" [hls_gpio.cpp:53]   --->   Operation 189 'load' 'res_assign_load_2' <Predicate = (exitcond11)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 8.75>
ST_17 : Operation 190 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i8P(i8* %out_r, i8 0, i1 true) nounwind" [hls_gpio.cpp:52]   --->   Operation 190 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 191 [1/1] (0.00ns)   --->   "%res_assign_load_3 = load volatile i8* %res_assign, align 1" [hls_gpio.cpp:53]   --->   Operation 191 'load' 'res_assign_load_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_8 = zext i8 %res_assign_load_3 to i16" [hls_gpio.cpp:53]   --->   Operation 192 'zext' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 193 [1/1] (4.17ns)   --->   "%tmp_9 = mul i16 %tmp_8, %tmp_1" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 193 'mul' 'tmp_9' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 8.75>
ST_18 : Operation 194 [5/5] (8.75ns)   --->   "%out_resp94 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind" [hls_gpio.cpp:52]   --->   Operation 194 'writeresp' 'out_resp94' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 195 [1/1] (0.00ns)   --->   "%zext2_cast = zext i16 %tmp_9 to i34" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 195 'zext' 'zext2_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 196 [1/1] (6.38ns)   --->   "%mul2 = mul i34 %zext2_cast, 83887" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 196 'mul' 'mul2' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_s = call i11 @_ssdm_op_PartSelect.i11.i34.i32.i32(i34 %mul2, i32 23, i32 33)" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 197 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 8.75>
ST_19 : Operation 198 [4/5] (8.75ns)   --->   "%out_resp94 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind" [hls_gpio.cpp:52]   --->   Operation 198 'writeresp' 'out_resp94' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_7 = zext i8 %res_assign_load_2 to i11" [hls_gpio.cpp:53]   --->   Operation 199 'zext' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 200 [1/1] (1.63ns)   --->   "%tmp_10 = sub i11 %tmp_7, %tmp_s" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 200 'sub' 'tmp_10' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 8.75>
ST_20 : Operation 201 [3/5] (8.75ns)   --->   "%out_resp94 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind" [hls_gpio.cpp:52]   --->   Operation 201 'writeresp' 'out_resp94' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_12_cast = sext i11 %tmp_10 to i39" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 202 'sext' 'tmp_12_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 203 [1/1] (7.44ns)   --->   "%tmp_11 = mul i39 %tmp_12_cast, 100000000" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 203 'mul' 'tmp_11' <Predicate = true> <Delay = 7.44> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 8.75>
ST_21 : Operation 204 [2/5] (8.75ns)   --->   "%out_resp94 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind" [hls_gpio.cpp:52]   --->   Operation 204 'writeresp' 'out_resp94' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_13_cast = sext i39 %tmp_11 to i45" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 205 'sext' 'tmp_13_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 206 [1/1] (0.00ns)   --->   "%zext3_cast = zext i45 %tmp_13_cast to i91" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 206 'zext' 'zext3_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 207 [2/2] (8.62ns)   --->   "%mul3 = mul i91 %zext3_cast, 36028797018964" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 207 'mul' 'mul3' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 8.75>
ST_22 : Operation 208 [1/5] (8.75ns)   --->   "%out_resp94 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind" [hls_gpio.cpp:52]   --->   Operation 208 'writeresp' 'out_resp94' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 209 [1/1] (0.00ns)   --->   "%rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @delay_OC_region_str) nounwind"   --->   Operation 209 'specregionbegin' 'rbegin1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 210 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [hls_gpio.cpp:6->hls_gpio.cpp:53]   --->   Operation 210 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 211 [1/2] (8.62ns)   --->   "%mul3 = mul i91 %zext3_cast, 36028797018964" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 211 'mul' 'mul3' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_13 = call i36 @_ssdm_op_PartSelect.i36.i91.i32.i32(i91 %mul3, i32 55, i32 90)" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 212 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 213 [1/1] (1.76ns)   --->   "br label %1" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 213 'br' <Predicate = true> <Delay = 1.76>

State 23 <SV = 22> <Delay = 8.75>
ST_23 : Operation 214 [1/1] (0.00ns)   --->   "%p_014_0_i = phi i36 [ 0, %delay.exit8.0 ], [ %ctr_V_1, %4 ]" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 214 'phi' 'p_014_0_i' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 215 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 18446744073709551, i64 0) nounwind"   --->   Operation 215 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 216 [1/1] (2.50ns)   --->   "%exitcond10 = icmp eq i36 %p_014_0_i, %tmp_13" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 216 'icmp' 'exitcond10' <Predicate = true> <Delay = 2.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 217 [1/1] (2.71ns)   --->   "%ctr_V_1 = add i36 %p_014_0_i, 1" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 217 'add' 'ctr_V_1' <Predicate = true> <Delay = 2.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 218 [1/1] (0.00ns)   --->   "br i1 %exitcond10, label %delay.exit.0, label %4" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 218 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 219 [1/1] (0.00ns)   --->   "%dummy_1_load = load volatile i8* %dummy_1, align 1" [hls_gpio.cpp:13->hls_gpio.cpp:53]   --->   Operation 219 'load' 'dummy_1_load' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_23 : Operation 220 [1/1] (1.95ns)   --->   "store volatile i8 %dummy_1_load, i8* %dummy_1, align 1" [hls_gpio.cpp:13->hls_gpio.cpp:53]   --->   Operation 220 'store' <Predicate = (!exitcond10)> <Delay = 1.95>
ST_23 : Operation 221 [1/1] (0.00ns)   --->   "br label %1" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 221 'br' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_23 : Operation 222 [1/1] (8.75ns)   --->   "%out_req95 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %out_r, i32 1) nounwind" [hls_gpio.cpp:47]   --->   Operation 222 'writereq' 'out_req95' <Predicate = (exitcond10)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 8.75>
ST_24 : Operation 223 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i8P(i8* %out_r, i8 2, i1 true) nounwind" [hls_gpio.cpp:47]   --->   Operation 223 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 8.75>
ST_25 : Operation 224 [5/5] (8.75ns)   --->   "%out_resp96 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind" [hls_gpio.cpp:47]   --->   Operation 224 'writeresp' 'out_resp96' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 8.75>
ST_26 : Operation 225 [4/5] (8.75ns)   --->   "%out_resp96 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind" [hls_gpio.cpp:47]   --->   Operation 225 'writeresp' 'out_resp96' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 8.75>
ST_27 : Operation 226 [3/5] (8.75ns)   --->   "%out_resp96 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind" [hls_gpio.cpp:47]   --->   Operation 226 'writeresp' 'out_resp96' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 8.75>
ST_28 : Operation 227 [2/5] (8.75ns)   --->   "%out_resp96 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind" [hls_gpio.cpp:47]   --->   Operation 227 'writeresp' 'out_resp96' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 26.6>
ST_29 : Operation 228 [1/1] (0.00ns)   --->   "%rend2_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @delay_OC_region_str, i32 %rbegin1) nounwind"   --->   Operation 228 'specregionend' 'rend2_0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 229 [1/5] (8.75ns)   --->   "%out_resp96 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind" [hls_gpio.cpp:47]   --->   Operation 229 'writeresp' 'out_resp96' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 230 [1/1] (0.00ns)   --->   "%res_assign_load_4 = load volatile i8* %res_assign, align 1" [hls_gpio.cpp:48]   --->   Operation 230 'load' 'res_assign_load_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 231 [1/1] (0.00ns)   --->   "%rbegin3_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @delay_OC_region_str) nounwind"   --->   Operation 231 'specregionbegin' 'rbegin3_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 232 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [hls_gpio.cpp:6->hls_gpio.cpp:48]   --->   Operation 232 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_14 = zext i8 %res_assign_load_4 to i16" [hls_gpio.cpp:48]   --->   Operation 233 'zext' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_15 = zext i8 %dc1_assign_load_1 to i16" [hls_gpio.cpp:38]   --->   Operation 234 'zext' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 235 [1/1] (4.17ns)   --->   "%tmp_16 = mul i16 %tmp_15, %tmp_14" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 235 'mul' 'tmp_16' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 236 [1/1] (0.00ns)   --->   "%zext4_cast = zext i16 %tmp_16 to i34" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 236 'zext' 'zext4_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 237 [1/1] (6.38ns)   --->   "%mul4 = mul i34 %zext4_cast, 83887" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 237 'mul' 'mul4' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_17 = call i11 @_ssdm_op_PartSelect.i11.i34.i32.i32(i34 %mul4, i32 23, i32 33)" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 238 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_18 = sext i11 %tmp_17 to i16" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 239 'sext' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_19 = zext i16 %tmp_18 to i36" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 240 'zext' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 241 [1/1] (7.44ns)   --->   "%tmp_20 = mul i36 %tmp_19, 100000000" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 241 'mul' 'tmp_20' <Predicate = true> <Delay = 7.44> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 242 [1/1] (0.00ns)   --->   "%zext5_cast = zext i36 %tmp_20 to i73" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 242 'zext' 'zext5_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 243 [1/1] (8.69ns)   --->   "%mul5 = mul i73 %zext5_cast, 70368744178" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 243 'mul' 'mul5' <Predicate = true> <Delay = 8.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_21 = call i26 @_ssdm_op_PartSelect.i26.i73.i32.i32(i73 %mul5, i32 46, i32 71)" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 244 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 245 [1/1] (1.76ns)   --->   "br label %6" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 245 'br' <Predicate = true> <Delay = 1.76>

State 30 <SV = 29> <Delay = 8.75>
ST_30 : Operation 246 [1/1] (0.00ns)   --->   "%p_014_0_i7_1 = phi i26 [ 0, %delay.exit.0 ], [ %ctr_V_s, %7 ]" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 246 'phi' 'p_014_0_i7_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 247 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65000000, i64 0) nounwind"   --->   Operation 247 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 248 [1/1] (2.45ns)   --->   "%exitcond9 = icmp eq i26 %p_014_0_i7_1, %tmp_21" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 248 'icmp' 'exitcond9' <Predicate = true> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 249 [1/1] (2.37ns)   --->   "%ctr_V_s = add i26 %p_014_0_i7_1, 1" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 249 'add' 'ctr_V_s' <Predicate = true> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 250 [1/1] (0.00ns)   --->   "br i1 %exitcond9, label %delay.exit8.1, label %7" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 250 'br' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 251 [1/1] (0.00ns)   --->   "%dummy_load_1 = load volatile i8* %dummy, align 1" [hls_gpio.cpp:13->hls_gpio.cpp:48]   --->   Operation 251 'load' 'dummy_load_1' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_30 : Operation 252 [1/1] (1.95ns)   --->   "store volatile i8 %dummy_load_1, i8* %dummy, align 1" [hls_gpio.cpp:13->hls_gpio.cpp:48]   --->   Operation 252 'store' <Predicate = (!exitcond9)> <Delay = 1.95>
ST_30 : Operation 253 [1/1] (0.00ns)   --->   "br label %6" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 253 'br' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_30 : Operation 254 [1/1] (0.00ns)   --->   "%rend4_1 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @delay_OC_region_str, i32 %rbegin3_1) nounwind"   --->   Operation 254 'specregionend' 'rend4_1' <Predicate = (exitcond9)> <Delay = 0.00>
ST_30 : Operation 255 [1/1] (8.75ns)   --->   "%out_req89 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %out_r, i32 1) nounwind" [hls_gpio.cpp:52]   --->   Operation 255 'writereq' 'out_req89' <Predicate = (exitcond9)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 256 [1/1] (0.00ns)   --->   "%res_assign_load_5 = load volatile i8* %res_assign, align 1" [hls_gpio.cpp:53]   --->   Operation 256 'load' 'res_assign_load_5' <Predicate = (exitcond9)> <Delay = 0.00>

State 31 <SV = 30> <Delay = 8.75>
ST_31 : Operation 257 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i8P(i8* %out_r, i8 0, i1 true) nounwind" [hls_gpio.cpp:52]   --->   Operation 257 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 258 [1/1] (0.00ns)   --->   "%res_assign_load_6 = load volatile i8* %res_assign, align 1" [hls_gpio.cpp:53]   --->   Operation 258 'load' 'res_assign_load_6' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_23 = zext i8 %res_assign_load_6 to i16" [hls_gpio.cpp:53]   --->   Operation 259 'zext' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 260 [1/1] (4.17ns)   --->   "%tmp_24 = mul i16 %tmp_23, %tmp_15" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 260 'mul' 'tmp_24' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 8.75>
ST_32 : Operation 261 [5/5] (8.75ns)   --->   "%out_resp90 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind" [hls_gpio.cpp:52]   --->   Operation 261 'writeresp' 'out_resp90' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 262 [1/1] (0.00ns)   --->   "%zext6_cast = zext i16 %tmp_24 to i34" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 262 'zext' 'zext6_cast' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 263 [1/1] (6.38ns)   --->   "%mul6 = mul i34 %zext6_cast, 83887" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 263 'mul' 'mul6' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_25 = call i11 @_ssdm_op_PartSelect.i11.i34.i32.i32(i34 %mul6, i32 23, i32 33)" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 264 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>

State 33 <SV = 32> <Delay = 8.75>
ST_33 : Operation 265 [4/5] (8.75ns)   --->   "%out_resp90 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind" [hls_gpio.cpp:52]   --->   Operation 265 'writeresp' 'out_resp90' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_22 = zext i8 %res_assign_load_5 to i11" [hls_gpio.cpp:53]   --->   Operation 266 'zext' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 267 [1/1] (1.63ns)   --->   "%tmp_26 = sub i11 %tmp_22, %tmp_25" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 267 'sub' 'tmp_26' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 8.75>
ST_34 : Operation 268 [3/5] (8.75ns)   --->   "%out_resp90 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind" [hls_gpio.cpp:52]   --->   Operation 268 'writeresp' 'out_resp90' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_27_cast = sext i11 %tmp_26 to i39" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 269 'sext' 'tmp_27_cast' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 270 [1/1] (7.44ns)   --->   "%tmp_27 = mul i39 %tmp_27_cast, 100000000" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 270 'mul' 'tmp_27' <Predicate = true> <Delay = 7.44> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 8.75>
ST_35 : Operation 271 [2/5] (8.75ns)   --->   "%out_resp90 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind" [hls_gpio.cpp:52]   --->   Operation 271 'writeresp' 'out_resp90' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_28_cast = sext i39 %tmp_27 to i45" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 272 'sext' 'tmp_28_cast' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 273 [1/1] (0.00ns)   --->   "%zext7_cast = zext i45 %tmp_28_cast to i91" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 273 'zext' 'zext7_cast' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 274 [2/2] (8.62ns)   --->   "%mul7 = mul i91 %zext7_cast, 36028797018964" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 274 'mul' 'mul7' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 8.75>
ST_36 : Operation 275 [1/5] (8.75ns)   --->   "%out_resp90 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind" [hls_gpio.cpp:52]   --->   Operation 275 'writeresp' 'out_resp90' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 276 [1/1] (0.00ns)   --->   "%rbegin1_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @delay_OC_region_str) nounwind"   --->   Operation 276 'specregionbegin' 'rbegin1_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 277 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [hls_gpio.cpp:6->hls_gpio.cpp:53]   --->   Operation 277 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 278 [1/2] (8.62ns)   --->   "%mul7 = mul i91 %zext7_cast, 36028797018964" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 278 'mul' 'mul7' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_28 = call i36 @_ssdm_op_PartSelect.i36.i91.i32.i32(i91 %mul7, i32 55, i32 90)" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 279 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 280 [1/1] (1.76ns)   --->   "br label %5" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 280 'br' <Predicate = true> <Delay = 1.76>

State 37 <SV = 36> <Delay = 8.75>
ST_37 : Operation 281 [1/1] (0.00ns)   --->   "%p_014_0_i_1 = phi i36 [ 0, %delay.exit8.1 ], [ %ctr_V_1_1, %8 ]" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 281 'phi' 'p_014_0_i_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 282 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 18446744073709551, i64 0) nounwind"   --->   Operation 282 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 283 [1/1] (2.50ns)   --->   "%exitcond8 = icmp eq i36 %p_014_0_i_1, %tmp_28" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 283 'icmp' 'exitcond8' <Predicate = true> <Delay = 2.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 284 [1/1] (2.71ns)   --->   "%ctr_V_1_1 = add i36 %p_014_0_i_1, 1" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 284 'add' 'ctr_V_1_1' <Predicate = true> <Delay = 2.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 285 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %delay.exit.1, label %8" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 285 'br' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 286 [1/1] (0.00ns)   --->   "%dummy_1_load_1 = load volatile i8* %dummy_1, align 1" [hls_gpio.cpp:13->hls_gpio.cpp:53]   --->   Operation 286 'load' 'dummy_1_load_1' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_37 : Operation 287 [1/1] (1.95ns)   --->   "store volatile i8 %dummy_1_load_1, i8* %dummy_1, align 1" [hls_gpio.cpp:13->hls_gpio.cpp:53]   --->   Operation 287 'store' <Predicate = (!exitcond8)> <Delay = 1.95>
ST_37 : Operation 288 [1/1] (0.00ns)   --->   "br label %5" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 288 'br' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_37 : Operation 289 [1/1] (8.75ns)   --->   "%out_req91 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %out_r, i32 1) nounwind" [hls_gpio.cpp:47]   --->   Operation 289 'writereq' 'out_req91' <Predicate = (exitcond8)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 8.75>
ST_38 : Operation 290 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i8P(i8* %out_r, i8 4, i1 true) nounwind" [hls_gpio.cpp:47]   --->   Operation 290 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 8.75>
ST_39 : Operation 291 [5/5] (8.75ns)   --->   "%out_resp92 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind" [hls_gpio.cpp:47]   --->   Operation 291 'writeresp' 'out_resp92' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 8.75>
ST_40 : Operation 292 [4/5] (8.75ns)   --->   "%out_resp92 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind" [hls_gpio.cpp:47]   --->   Operation 292 'writeresp' 'out_resp92' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 8.75>
ST_41 : Operation 293 [3/5] (8.75ns)   --->   "%out_resp92 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind" [hls_gpio.cpp:47]   --->   Operation 293 'writeresp' 'out_resp92' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 8.75>
ST_42 : Operation 294 [2/5] (8.75ns)   --->   "%out_resp92 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind" [hls_gpio.cpp:47]   --->   Operation 294 'writeresp' 'out_resp92' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 26.6>
ST_43 : Operation 295 [1/1] (0.00ns)   --->   "%rend2_1 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @delay_OC_region_str, i32 %rbegin1_1) nounwind"   --->   Operation 295 'specregionend' 'rend2_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 296 [1/5] (8.75ns)   --->   "%out_resp92 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind" [hls_gpio.cpp:47]   --->   Operation 296 'writeresp' 'out_resp92' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 297 [1/1] (0.00ns)   --->   "%res_assign_load_7 = load volatile i8* %res_assign, align 1" [hls_gpio.cpp:48]   --->   Operation 297 'load' 'res_assign_load_7' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 298 [1/1] (0.00ns)   --->   "%rbegin3_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @delay_OC_region_str) nounwind"   --->   Operation 298 'specregionbegin' 'rbegin3_2' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 299 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [hls_gpio.cpp:6->hls_gpio.cpp:48]   --->   Operation 299 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_29 = zext i8 %res_assign_load_7 to i16" [hls_gpio.cpp:48]   --->   Operation 300 'zext' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_30 = zext i8 %dc2_assign_load_1 to i16" [hls_gpio.cpp:38]   --->   Operation 301 'zext' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 302 [1/1] (4.17ns)   --->   "%tmp_31 = mul i16 %tmp_30, %tmp_29" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 302 'mul' 'tmp_31' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 303 [1/1] (0.00ns)   --->   "%zext8_cast = zext i16 %tmp_31 to i34" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 303 'zext' 'zext8_cast' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 304 [1/1] (6.38ns)   --->   "%mul8 = mul i34 %zext8_cast, 83887" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 304 'mul' 'mul8' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_32 = call i11 @_ssdm_op_PartSelect.i11.i34.i32.i32(i34 %mul8, i32 23, i32 33)" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 305 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 306 [1/1] (0.00ns)   --->   "%tmp_33 = sext i11 %tmp_32 to i16" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 306 'sext' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_34 = zext i16 %tmp_33 to i36" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 307 'zext' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 308 [1/1] (7.44ns)   --->   "%tmp_35 = mul i36 %tmp_34, 100000000" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 308 'mul' 'tmp_35' <Predicate = true> <Delay = 7.44> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 309 [1/1] (0.00ns)   --->   "%zext9_cast = zext i36 %tmp_35 to i73" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 309 'zext' 'zext9_cast' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 310 [1/1] (8.69ns)   --->   "%mul9 = mul i73 %zext9_cast, 70368744178" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 310 'mul' 'mul9' <Predicate = true> <Delay = 8.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_36 = call i26 @_ssdm_op_PartSelect.i26.i73.i32.i32(i73 %mul9, i32 46, i32 71)" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 311 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 312 [1/1] (1.76ns)   --->   "br label %10" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 312 'br' <Predicate = true> <Delay = 1.76>

State 44 <SV = 43> <Delay = 8.75>
ST_44 : Operation 313 [1/1] (0.00ns)   --->   "%p_014_0_i7_2 = phi i26 [ 0, %delay.exit.1 ], [ %ctr_V_2, %11 ]" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 313 'phi' 'p_014_0_i7_2' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 314 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65000000, i64 0) nounwind"   --->   Operation 314 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 315 [1/1] (2.45ns)   --->   "%exitcond7 = icmp eq i26 %p_014_0_i7_2, %tmp_36" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 315 'icmp' 'exitcond7' <Predicate = true> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 316 [1/1] (2.37ns)   --->   "%ctr_V_2 = add i26 %p_014_0_i7_2, 1" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 316 'add' 'ctr_V_2' <Predicate = true> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 317 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %delay.exit8.2, label %11" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 317 'br' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 318 [1/1] (0.00ns)   --->   "%dummy_load_2 = load volatile i8* %dummy, align 1" [hls_gpio.cpp:13->hls_gpio.cpp:48]   --->   Operation 318 'load' 'dummy_load_2' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_44 : Operation 319 [1/1] (1.95ns)   --->   "store volatile i8 %dummy_load_2, i8* %dummy, align 1" [hls_gpio.cpp:13->hls_gpio.cpp:48]   --->   Operation 319 'store' <Predicate = (!exitcond7)> <Delay = 1.95>
ST_44 : Operation 320 [1/1] (0.00ns)   --->   "br label %10" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 320 'br' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_44 : Operation 321 [1/1] (0.00ns)   --->   "%rend4_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @delay_OC_region_str, i32 %rbegin3_2) nounwind"   --->   Operation 321 'specregionend' 'rend4_2' <Predicate = (exitcond7)> <Delay = 0.00>
ST_44 : Operation 322 [1/1] (8.75ns)   --->   "%out_req85 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %out_r, i32 1) nounwind" [hls_gpio.cpp:52]   --->   Operation 322 'writereq' 'out_req85' <Predicate = (exitcond7)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 323 [1/1] (0.00ns)   --->   "%res_assign_load_8 = load volatile i8* %res_assign, align 1" [hls_gpio.cpp:53]   --->   Operation 323 'load' 'res_assign_load_8' <Predicate = (exitcond7)> <Delay = 0.00>

State 45 <SV = 44> <Delay = 8.75>
ST_45 : Operation 324 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i8P(i8* %out_r, i8 0, i1 true) nounwind" [hls_gpio.cpp:52]   --->   Operation 324 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 325 [1/1] (0.00ns)   --->   "%res_assign_load_9 = load volatile i8* %res_assign, align 1" [hls_gpio.cpp:53]   --->   Operation 325 'load' 'res_assign_load_9' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_38 = zext i8 %res_assign_load_9 to i16" [hls_gpio.cpp:53]   --->   Operation 326 'zext' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 327 [1/1] (4.17ns)   --->   "%tmp_39 = mul i16 %tmp_38, %tmp_30" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 327 'mul' 'tmp_39' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 8.75>
ST_46 : Operation 328 [5/5] (8.75ns)   --->   "%out_resp86 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind" [hls_gpio.cpp:52]   --->   Operation 328 'writeresp' 'out_resp86' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 329 [1/1] (0.00ns)   --->   "%zext10_cast = zext i16 %tmp_39 to i34" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 329 'zext' 'zext10_cast' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 330 [1/1] (6.38ns)   --->   "%mul10 = mul i34 %zext10_cast, 83887" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 330 'mul' 'mul10' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_40 = call i11 @_ssdm_op_PartSelect.i11.i34.i32.i32(i34 %mul10, i32 23, i32 33)" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 331 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>

State 47 <SV = 46> <Delay = 8.75>
ST_47 : Operation 332 [4/5] (8.75ns)   --->   "%out_resp86 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind" [hls_gpio.cpp:52]   --->   Operation 332 'writeresp' 'out_resp86' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_37 = zext i8 %res_assign_load_8 to i11" [hls_gpio.cpp:53]   --->   Operation 333 'zext' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 334 [1/1] (1.63ns)   --->   "%tmp_41 = sub i11 %tmp_37, %tmp_40" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 334 'sub' 'tmp_41' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 8.75>
ST_48 : Operation 335 [3/5] (8.75ns)   --->   "%out_resp86 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind" [hls_gpio.cpp:52]   --->   Operation 335 'writeresp' 'out_resp86' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_42_cast = sext i11 %tmp_41 to i39" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 336 'sext' 'tmp_42_cast' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 337 [1/1] (7.44ns)   --->   "%tmp_42 = mul i39 %tmp_42_cast, 100000000" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 337 'mul' 'tmp_42' <Predicate = true> <Delay = 7.44> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 8.75>
ST_49 : Operation 338 [2/5] (8.75ns)   --->   "%out_resp86 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind" [hls_gpio.cpp:52]   --->   Operation 338 'writeresp' 'out_resp86' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 339 [1/1] (0.00ns)   --->   "%tmp_43_cast = sext i39 %tmp_42 to i45" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 339 'sext' 'tmp_43_cast' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 340 [1/1] (0.00ns)   --->   "%zext11_cast = zext i45 %tmp_43_cast to i91" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 340 'zext' 'zext11_cast' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 341 [2/2] (8.62ns)   --->   "%mul11 = mul i91 %zext11_cast, 36028797018964" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 341 'mul' 'mul11' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 8.75>
ST_50 : Operation 342 [1/5] (8.75ns)   --->   "%out_resp86 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind" [hls_gpio.cpp:52]   --->   Operation 342 'writeresp' 'out_resp86' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 343 [1/1] (0.00ns)   --->   "%rbegin1_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @delay_OC_region_str) nounwind"   --->   Operation 343 'specregionbegin' 'rbegin1_2' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 344 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [hls_gpio.cpp:6->hls_gpio.cpp:53]   --->   Operation 344 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 345 [1/2] (8.62ns)   --->   "%mul11 = mul i91 %zext11_cast, 36028797018964" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 345 'mul' 'mul11' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_43 = call i36 @_ssdm_op_PartSelect.i36.i91.i32.i32(i91 %mul11, i32 55, i32 90)" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 346 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 347 [1/1] (1.76ns)   --->   "br label %9" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 347 'br' <Predicate = true> <Delay = 1.76>

State 51 <SV = 50> <Delay = 8.75>
ST_51 : Operation 348 [1/1] (0.00ns)   --->   "%p_014_0_i_2 = phi i36 [ 0, %delay.exit8.2 ], [ %ctr_V_1_2, %12 ]" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 348 'phi' 'p_014_0_i_2' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 349 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 18446744073709551, i64 0) nounwind"   --->   Operation 349 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 350 [1/1] (2.50ns)   --->   "%exitcond6 = icmp eq i36 %p_014_0_i_2, %tmp_43" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 350 'icmp' 'exitcond6' <Predicate = true> <Delay = 2.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 351 [1/1] (2.71ns)   --->   "%ctr_V_1_2 = add i36 %p_014_0_i_2, 1" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 351 'add' 'ctr_V_1_2' <Predicate = true> <Delay = 2.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 352 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %delay.exit.2, label %12" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 352 'br' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 353 [1/1] (0.00ns)   --->   "%dummy_1_load_2 = load volatile i8* %dummy_1, align 1" [hls_gpio.cpp:13->hls_gpio.cpp:53]   --->   Operation 353 'load' 'dummy_1_load_2' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_51 : Operation 354 [1/1] (1.95ns)   --->   "store volatile i8 %dummy_1_load_2, i8* %dummy_1, align 1" [hls_gpio.cpp:13->hls_gpio.cpp:53]   --->   Operation 354 'store' <Predicate = (!exitcond6)> <Delay = 1.95>
ST_51 : Operation 355 [1/1] (0.00ns)   --->   "br label %9" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 355 'br' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_51 : Operation 356 [1/1] (8.75ns)   --->   "%out_req87 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %out_r, i32 1) nounwind" [hls_gpio.cpp:47]   --->   Operation 356 'writereq' 'out_req87' <Predicate = (exitcond6)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 8.75>
ST_52 : Operation 357 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i8P(i8* %out_r, i8 8, i1 true) nounwind" [hls_gpio.cpp:47]   --->   Operation 357 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 8.75>
ST_53 : Operation 358 [5/5] (8.75ns)   --->   "%out_resp88 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind" [hls_gpio.cpp:47]   --->   Operation 358 'writeresp' 'out_resp88' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 8.75>
ST_54 : Operation 359 [4/5] (8.75ns)   --->   "%out_resp88 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind" [hls_gpio.cpp:47]   --->   Operation 359 'writeresp' 'out_resp88' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 8.75>
ST_55 : Operation 360 [3/5] (8.75ns)   --->   "%out_resp88 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind" [hls_gpio.cpp:47]   --->   Operation 360 'writeresp' 'out_resp88' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 8.75>
ST_56 : Operation 361 [2/5] (8.75ns)   --->   "%out_resp88 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind" [hls_gpio.cpp:47]   --->   Operation 361 'writeresp' 'out_resp88' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 26.6>
ST_57 : Operation 362 [1/1] (0.00ns)   --->   "%rend2_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @delay_OC_region_str, i32 %rbegin1_2) nounwind"   --->   Operation 362 'specregionend' 'rend2_2' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 363 [1/5] (8.75ns)   --->   "%out_resp88 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind" [hls_gpio.cpp:47]   --->   Operation 363 'writeresp' 'out_resp88' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 364 [1/1] (0.00ns)   --->   "%res_assign_load_10 = load volatile i8* %res_assign, align 1" [hls_gpio.cpp:48]   --->   Operation 364 'load' 'res_assign_load_10' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 365 [1/1] (0.00ns)   --->   "%rbegin3_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @delay_OC_region_str) nounwind"   --->   Operation 365 'specregionbegin' 'rbegin3_3' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 366 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [hls_gpio.cpp:6->hls_gpio.cpp:48]   --->   Operation 366 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 367 [1/1] (0.00ns)   --->   "%tmp_44 = zext i8 %res_assign_load_10 to i16" [hls_gpio.cpp:48]   --->   Operation 367 'zext' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 368 [1/1] (0.00ns)   --->   "%tmp_45 = zext i8 %dc3_assign_load_1 to i16" [hls_gpio.cpp:38]   --->   Operation 368 'zext' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 369 [1/1] (4.17ns)   --->   "%tmp_46 = mul i16 %tmp_45, %tmp_44" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 369 'mul' 'tmp_46' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 370 [1/1] (0.00ns)   --->   "%zext12_cast = zext i16 %tmp_46 to i34" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 370 'zext' 'zext12_cast' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 371 [1/1] (6.38ns)   --->   "%mul12 = mul i34 %zext12_cast, 83887" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 371 'mul' 'mul12' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 372 [1/1] (0.00ns)   --->   "%tmp_47 = call i11 @_ssdm_op_PartSelect.i11.i34.i32.i32(i34 %mul12, i32 23, i32 33)" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 372 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 373 [1/1] (0.00ns)   --->   "%tmp_48 = sext i11 %tmp_47 to i16" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 373 'sext' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 374 [1/1] (0.00ns)   --->   "%tmp_49 = zext i16 %tmp_48 to i36" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 374 'zext' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 375 [1/1] (7.44ns)   --->   "%tmp_50 = mul i36 %tmp_49, 100000000" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 375 'mul' 'tmp_50' <Predicate = true> <Delay = 7.44> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 376 [1/1] (0.00ns)   --->   "%zext13_cast = zext i36 %tmp_50 to i73" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 376 'zext' 'zext13_cast' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 377 [1/1] (8.69ns)   --->   "%mul13 = mul i73 %zext13_cast, 70368744178" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 377 'mul' 'mul13' <Predicate = true> <Delay = 8.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 378 [1/1] (0.00ns)   --->   "%tmp_51 = call i26 @_ssdm_op_PartSelect.i26.i73.i32.i32(i73 %mul13, i32 46, i32 71)" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 378 'partselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 379 [1/1] (1.76ns)   --->   "br label %14" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 379 'br' <Predicate = true> <Delay = 1.76>

State 58 <SV = 57> <Delay = 8.75>
ST_58 : Operation 380 [1/1] (0.00ns)   --->   "%p_014_0_i7_3 = phi i26 [ 0, %delay.exit.2 ], [ %ctr_V_3, %15 ]" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 380 'phi' 'p_014_0_i7_3' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 381 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65000000, i64 0) nounwind"   --->   Operation 381 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 382 [1/1] (2.45ns)   --->   "%exitcond5 = icmp eq i26 %p_014_0_i7_3, %tmp_51" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 382 'icmp' 'exitcond5' <Predicate = true> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 383 [1/1] (2.37ns)   --->   "%ctr_V_3 = add i26 %p_014_0_i7_3, 1" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 383 'add' 'ctr_V_3' <Predicate = true> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 384 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %delay.exit8.3, label %15" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 384 'br' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 385 [1/1] (0.00ns)   --->   "%dummy_load_3 = load volatile i8* %dummy, align 1" [hls_gpio.cpp:13->hls_gpio.cpp:48]   --->   Operation 385 'load' 'dummy_load_3' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_58 : Operation 386 [1/1] (1.95ns)   --->   "store volatile i8 %dummy_load_3, i8* %dummy, align 1" [hls_gpio.cpp:13->hls_gpio.cpp:48]   --->   Operation 386 'store' <Predicate = (!exitcond5)> <Delay = 1.95>
ST_58 : Operation 387 [1/1] (0.00ns)   --->   "br label %14" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 387 'br' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_58 : Operation 388 [1/1] (0.00ns)   --->   "%rend4_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @delay_OC_region_str, i32 %rbegin3_3) nounwind"   --->   Operation 388 'specregionend' 'rend4_3' <Predicate = (exitcond5)> <Delay = 0.00>
ST_58 : Operation 389 [1/1] (8.75ns)   --->   "%out_req81 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %out_r, i32 1) nounwind" [hls_gpio.cpp:52]   --->   Operation 389 'writereq' 'out_req81' <Predicate = (exitcond5)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 390 [1/1] (0.00ns)   --->   "%res_assign_load_11 = load volatile i8* %res_assign, align 1" [hls_gpio.cpp:53]   --->   Operation 390 'load' 'res_assign_load_11' <Predicate = (exitcond5)> <Delay = 0.00>

State 59 <SV = 58> <Delay = 8.75>
ST_59 : Operation 391 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i8P(i8* %out_r, i8 0, i1 true) nounwind" [hls_gpio.cpp:52]   --->   Operation 391 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 392 [1/1] (0.00ns)   --->   "%res_assign_load_12 = load volatile i8* %res_assign, align 1" [hls_gpio.cpp:53]   --->   Operation 392 'load' 'res_assign_load_12' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 393 [1/1] (0.00ns)   --->   "%tmp_53 = zext i8 %res_assign_load_12 to i16" [hls_gpio.cpp:53]   --->   Operation 393 'zext' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 394 [1/1] (4.17ns)   --->   "%tmp_54 = mul i16 %tmp_53, %tmp_45" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 394 'mul' 'tmp_54' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 8.75>
ST_60 : Operation 395 [5/5] (8.75ns)   --->   "%out_resp82 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind" [hls_gpio.cpp:52]   --->   Operation 395 'writeresp' 'out_resp82' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 396 [1/1] (0.00ns)   --->   "%zext14_cast = zext i16 %tmp_54 to i34" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 396 'zext' 'zext14_cast' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 397 [1/1] (6.38ns)   --->   "%mul14 = mul i34 %zext14_cast, 83887" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 397 'mul' 'mul14' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 398 [1/1] (0.00ns)   --->   "%tmp_55 = call i11 @_ssdm_op_PartSelect.i11.i34.i32.i32(i34 %mul14, i32 23, i32 33)" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 398 'partselect' 'tmp_55' <Predicate = true> <Delay = 0.00>

State 61 <SV = 60> <Delay = 8.75>
ST_61 : Operation 399 [4/5] (8.75ns)   --->   "%out_resp82 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind" [hls_gpio.cpp:52]   --->   Operation 399 'writeresp' 'out_resp82' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 400 [1/1] (0.00ns)   --->   "%tmp_52 = zext i8 %res_assign_load_11 to i11" [hls_gpio.cpp:53]   --->   Operation 400 'zext' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 401 [1/1] (1.63ns)   --->   "%tmp_56 = sub i11 %tmp_52, %tmp_55" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 401 'sub' 'tmp_56' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 8.75>
ST_62 : Operation 402 [3/5] (8.75ns)   --->   "%out_resp82 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind" [hls_gpio.cpp:52]   --->   Operation 402 'writeresp' 'out_resp82' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 403 [1/1] (0.00ns)   --->   "%tmp_57_cast = sext i11 %tmp_56 to i39" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 403 'sext' 'tmp_57_cast' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 404 [1/1] (7.44ns)   --->   "%tmp_57 = mul i39 %tmp_57_cast, 100000000" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 404 'mul' 'tmp_57' <Predicate = true> <Delay = 7.44> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 8.75>
ST_63 : Operation 405 [2/5] (8.75ns)   --->   "%out_resp82 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind" [hls_gpio.cpp:52]   --->   Operation 405 'writeresp' 'out_resp82' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 406 [1/1] (0.00ns)   --->   "%tmp_58_cast = sext i39 %tmp_57 to i45" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 406 'sext' 'tmp_58_cast' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 407 [1/1] (0.00ns)   --->   "%zext15_cast = zext i45 %tmp_58_cast to i91" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 407 'zext' 'zext15_cast' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 408 [2/2] (8.62ns)   --->   "%mul15 = mul i91 %zext15_cast, 36028797018964" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 408 'mul' 'mul15' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 8.75>
ST_64 : Operation 409 [1/5] (8.75ns)   --->   "%out_resp82 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind" [hls_gpio.cpp:52]   --->   Operation 409 'writeresp' 'out_resp82' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 410 [1/1] (0.00ns)   --->   "%rbegin1_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @delay_OC_region_str) nounwind"   --->   Operation 410 'specregionbegin' 'rbegin1_3' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 411 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [hls_gpio.cpp:6->hls_gpio.cpp:53]   --->   Operation 411 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 412 [1/2] (8.62ns)   --->   "%mul15 = mul i91 %zext15_cast, 36028797018964" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 412 'mul' 'mul15' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 413 [1/1] (0.00ns)   --->   "%tmp_58 = call i36 @_ssdm_op_PartSelect.i36.i91.i32.i32(i91 %mul15, i32 55, i32 90)" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 413 'partselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 414 [1/1] (1.76ns)   --->   "br label %13" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 414 'br' <Predicate = true> <Delay = 1.76>

State 65 <SV = 64> <Delay = 8.75>
ST_65 : Operation 415 [1/1] (0.00ns)   --->   "%p_014_0_i_3 = phi i36 [ 0, %delay.exit8.3 ], [ %ctr_V_1_3, %16 ]" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 415 'phi' 'p_014_0_i_3' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 416 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 18446744073709551, i64 0) nounwind"   --->   Operation 416 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 417 [1/1] (2.50ns)   --->   "%exitcond4 = icmp eq i36 %p_014_0_i_3, %tmp_58" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 417 'icmp' 'exitcond4' <Predicate = true> <Delay = 2.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 418 [1/1] (2.71ns)   --->   "%ctr_V_1_3 = add i36 %p_014_0_i_3, 1" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 418 'add' 'ctr_V_1_3' <Predicate = true> <Delay = 2.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 419 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %delay.exit.3, label %16" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 419 'br' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 420 [1/1] (0.00ns)   --->   "%dummy_1_load_3 = load volatile i8* %dummy_1, align 1" [hls_gpio.cpp:13->hls_gpio.cpp:53]   --->   Operation 420 'load' 'dummy_1_load_3' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_65 : Operation 421 [1/1] (1.95ns)   --->   "store volatile i8 %dummy_1_load_3, i8* %dummy_1, align 1" [hls_gpio.cpp:13->hls_gpio.cpp:53]   --->   Operation 421 'store' <Predicate = (!exitcond4)> <Delay = 1.95>
ST_65 : Operation 422 [1/1] (0.00ns)   --->   "br label %13" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 422 'br' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_65 : Operation 423 [1/1] (8.75ns)   --->   "%out_req83 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %out_r, i32 1) nounwind" [hls_gpio.cpp:47]   --->   Operation 423 'writereq' 'out_req83' <Predicate = (exitcond4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 8.75>
ST_66 : Operation 424 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i8P(i8* %out_r, i8 16, i1 true) nounwind" [hls_gpio.cpp:47]   --->   Operation 424 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 8.75>
ST_67 : Operation 425 [5/5] (8.75ns)   --->   "%out_resp84 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind" [hls_gpio.cpp:47]   --->   Operation 425 'writeresp' 'out_resp84' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 8.75>
ST_68 : Operation 426 [4/5] (8.75ns)   --->   "%out_resp84 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind" [hls_gpio.cpp:47]   --->   Operation 426 'writeresp' 'out_resp84' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 8.75>
ST_69 : Operation 427 [3/5] (8.75ns)   --->   "%out_resp84 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind" [hls_gpio.cpp:47]   --->   Operation 427 'writeresp' 'out_resp84' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 8.75>
ST_70 : Operation 428 [2/5] (8.75ns)   --->   "%out_resp84 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind" [hls_gpio.cpp:47]   --->   Operation 428 'writeresp' 'out_resp84' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 26.6>
ST_71 : Operation 429 [1/1] (0.00ns)   --->   "%rend2_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @delay_OC_region_str, i32 %rbegin1_3) nounwind"   --->   Operation 429 'specregionend' 'rend2_3' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 430 [1/5] (8.75ns)   --->   "%out_resp84 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind" [hls_gpio.cpp:47]   --->   Operation 430 'writeresp' 'out_resp84' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 431 [1/1] (0.00ns)   --->   "%res_assign_load_13 = load volatile i8* %res_assign, align 1" [hls_gpio.cpp:48]   --->   Operation 431 'load' 'res_assign_load_13' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 432 [1/1] (0.00ns)   --->   "%rbegin3_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @delay_OC_region_str) nounwind"   --->   Operation 432 'specregionbegin' 'rbegin3_4' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 433 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [hls_gpio.cpp:6->hls_gpio.cpp:48]   --->   Operation 433 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 434 [1/1] (0.00ns)   --->   "%tmp_59 = zext i8 %res_assign_load_13 to i16" [hls_gpio.cpp:48]   --->   Operation 434 'zext' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 435 [1/1] (0.00ns)   --->   "%tmp_60 = zext i8 %dc4_assign_load_1 to i16" [hls_gpio.cpp:38]   --->   Operation 435 'zext' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 436 [1/1] (4.17ns)   --->   "%tmp_61 = mul i16 %tmp_60, %tmp_59" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 436 'mul' 'tmp_61' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 437 [1/1] (0.00ns)   --->   "%zext16_cast = zext i16 %tmp_61 to i34" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 437 'zext' 'zext16_cast' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 438 [1/1] (6.38ns)   --->   "%mul16 = mul i34 %zext16_cast, 83887" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 438 'mul' 'mul16' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 439 [1/1] (0.00ns)   --->   "%tmp_62 = call i11 @_ssdm_op_PartSelect.i11.i34.i32.i32(i34 %mul16, i32 23, i32 33)" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 439 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 440 [1/1] (0.00ns)   --->   "%tmp_63 = sext i11 %tmp_62 to i16" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 440 'sext' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 441 [1/1] (0.00ns)   --->   "%tmp_64 = zext i16 %tmp_63 to i36" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 441 'zext' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 442 [1/1] (7.44ns)   --->   "%tmp_65 = mul i36 %tmp_64, 100000000" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 442 'mul' 'tmp_65' <Predicate = true> <Delay = 7.44> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 443 [1/1] (0.00ns)   --->   "%zext17_cast = zext i36 %tmp_65 to i73" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 443 'zext' 'zext17_cast' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 444 [1/1] (8.69ns)   --->   "%mul17 = mul i73 %zext17_cast, 70368744178" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 444 'mul' 'mul17' <Predicate = true> <Delay = 8.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 445 [1/1] (0.00ns)   --->   "%tmp_66 = call i26 @_ssdm_op_PartSelect.i26.i73.i32.i32(i73 %mul17, i32 46, i32 71)" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 445 'partselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 446 [1/1] (1.76ns)   --->   "br label %18" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 446 'br' <Predicate = true> <Delay = 1.76>

State 72 <SV = 71> <Delay = 8.75>
ST_72 : Operation 447 [1/1] (0.00ns)   --->   "%p_014_0_i7_4 = phi i26 [ 0, %delay.exit.3 ], [ %ctr_V_4, %19 ]" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 447 'phi' 'p_014_0_i7_4' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 448 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65000000, i64 0) nounwind"   --->   Operation 448 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 449 [1/1] (2.45ns)   --->   "%exitcond3 = icmp eq i26 %p_014_0_i7_4, %tmp_66" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 449 'icmp' 'exitcond3' <Predicate = true> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 450 [1/1] (2.37ns)   --->   "%ctr_V_4 = add i26 %p_014_0_i7_4, 1" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 450 'add' 'ctr_V_4' <Predicate = true> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 451 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %delay.exit8.4, label %19" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 451 'br' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 452 [1/1] (0.00ns)   --->   "%dummy_load_4 = load volatile i8* %dummy, align 1" [hls_gpio.cpp:13->hls_gpio.cpp:48]   --->   Operation 452 'load' 'dummy_load_4' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_72 : Operation 453 [1/1] (1.95ns)   --->   "store volatile i8 %dummy_load_4, i8* %dummy, align 1" [hls_gpio.cpp:13->hls_gpio.cpp:48]   --->   Operation 453 'store' <Predicate = (!exitcond3)> <Delay = 1.95>
ST_72 : Operation 454 [1/1] (0.00ns)   --->   "br label %18" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 454 'br' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_72 : Operation 455 [1/1] (0.00ns)   --->   "%rend4_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @delay_OC_region_str, i32 %rbegin3_4) nounwind"   --->   Operation 455 'specregionend' 'rend4_4' <Predicate = (exitcond3)> <Delay = 0.00>
ST_72 : Operation 456 [1/1] (8.75ns)   --->   "%out_req77 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %out_r, i32 1) nounwind" [hls_gpio.cpp:52]   --->   Operation 456 'writereq' 'out_req77' <Predicate = (exitcond3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 457 [1/1] (0.00ns)   --->   "%res_assign_load_14 = load volatile i8* %res_assign, align 1" [hls_gpio.cpp:53]   --->   Operation 457 'load' 'res_assign_load_14' <Predicate = (exitcond3)> <Delay = 0.00>

State 73 <SV = 72> <Delay = 8.75>
ST_73 : Operation 458 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i8P(i8* %out_r, i8 0, i1 true) nounwind" [hls_gpio.cpp:52]   --->   Operation 458 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 459 [1/1] (0.00ns)   --->   "%res_assign_load_15 = load volatile i8* %res_assign, align 1" [hls_gpio.cpp:53]   --->   Operation 459 'load' 'res_assign_load_15' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 460 [1/1] (0.00ns)   --->   "%tmp_68 = zext i8 %res_assign_load_15 to i16" [hls_gpio.cpp:53]   --->   Operation 460 'zext' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 461 [1/1] (4.17ns)   --->   "%tmp_69 = mul i16 %tmp_68, %tmp_60" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 461 'mul' 'tmp_69' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 8.75>
ST_74 : Operation 462 [5/5] (8.75ns)   --->   "%out_resp78 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind" [hls_gpio.cpp:52]   --->   Operation 462 'writeresp' 'out_resp78' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 463 [1/1] (0.00ns)   --->   "%zext18_cast = zext i16 %tmp_69 to i34" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 463 'zext' 'zext18_cast' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 464 [1/1] (6.38ns)   --->   "%mul18 = mul i34 %zext18_cast, 83887" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 464 'mul' 'mul18' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 465 [1/1] (0.00ns)   --->   "%tmp_70 = call i11 @_ssdm_op_PartSelect.i11.i34.i32.i32(i34 %mul18, i32 23, i32 33)" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 465 'partselect' 'tmp_70' <Predicate = true> <Delay = 0.00>

State 75 <SV = 74> <Delay = 8.75>
ST_75 : Operation 466 [4/5] (8.75ns)   --->   "%out_resp78 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind" [hls_gpio.cpp:52]   --->   Operation 466 'writeresp' 'out_resp78' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 467 [1/1] (0.00ns)   --->   "%tmp_67 = zext i8 %res_assign_load_14 to i11" [hls_gpio.cpp:53]   --->   Operation 467 'zext' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 468 [1/1] (1.63ns)   --->   "%tmp_71 = sub i11 %tmp_67, %tmp_70" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 468 'sub' 'tmp_71' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 8.75>
ST_76 : Operation 469 [3/5] (8.75ns)   --->   "%out_resp78 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind" [hls_gpio.cpp:52]   --->   Operation 469 'writeresp' 'out_resp78' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 470 [1/1] (0.00ns)   --->   "%tmp_72_cast = sext i11 %tmp_71 to i39" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 470 'sext' 'tmp_72_cast' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 471 [1/1] (7.44ns)   --->   "%tmp_72 = mul i39 %tmp_72_cast, 100000000" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 471 'mul' 'tmp_72' <Predicate = true> <Delay = 7.44> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 8.75>
ST_77 : Operation 472 [2/5] (8.75ns)   --->   "%out_resp78 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind" [hls_gpio.cpp:52]   --->   Operation 472 'writeresp' 'out_resp78' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 473 [1/1] (0.00ns)   --->   "%tmp_73_cast = sext i39 %tmp_72 to i45" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 473 'sext' 'tmp_73_cast' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 474 [1/1] (0.00ns)   --->   "%zext19_cast = zext i45 %tmp_73_cast to i91" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 474 'zext' 'zext19_cast' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 475 [2/2] (8.62ns)   --->   "%mul19 = mul i91 %zext19_cast, 36028797018964" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 475 'mul' 'mul19' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 8.75>
ST_78 : Operation 476 [1/5] (8.75ns)   --->   "%out_resp78 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind" [hls_gpio.cpp:52]   --->   Operation 476 'writeresp' 'out_resp78' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 477 [1/1] (0.00ns)   --->   "%rbegin1_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @delay_OC_region_str) nounwind"   --->   Operation 477 'specregionbegin' 'rbegin1_4' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 478 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [hls_gpio.cpp:6->hls_gpio.cpp:53]   --->   Operation 478 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 479 [1/2] (8.62ns)   --->   "%mul19 = mul i91 %zext19_cast, 36028797018964" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 479 'mul' 'mul19' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 480 [1/1] (0.00ns)   --->   "%tmp_73 = call i36 @_ssdm_op_PartSelect.i36.i91.i32.i32(i91 %mul19, i32 55, i32 90)" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 480 'partselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 481 [1/1] (1.76ns)   --->   "br label %17" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 481 'br' <Predicate = true> <Delay = 1.76>

State 79 <SV = 78> <Delay = 8.75>
ST_79 : Operation 482 [1/1] (0.00ns)   --->   "%p_014_0_i_4 = phi i36 [ 0, %delay.exit8.4 ], [ %ctr_V_1_4, %20 ]" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 482 'phi' 'p_014_0_i_4' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 483 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 18446744073709551, i64 0) nounwind"   --->   Operation 483 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 484 [1/1] (2.50ns)   --->   "%exitcond2 = icmp eq i36 %p_014_0_i_4, %tmp_73" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 484 'icmp' 'exitcond2' <Predicate = true> <Delay = 2.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 485 [1/1] (2.71ns)   --->   "%ctr_V_1_4 = add i36 %p_014_0_i_4, 1" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 485 'add' 'ctr_V_1_4' <Predicate = true> <Delay = 2.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 486 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %delay.exit.4, label %20" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 486 'br' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 487 [1/1] (0.00ns)   --->   "%dummy_1_load_4 = load volatile i8* %dummy_1, align 1" [hls_gpio.cpp:13->hls_gpio.cpp:53]   --->   Operation 487 'load' 'dummy_1_load_4' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_79 : Operation 488 [1/1] (1.95ns)   --->   "store volatile i8 %dummy_1_load_4, i8* %dummy_1, align 1" [hls_gpio.cpp:13->hls_gpio.cpp:53]   --->   Operation 488 'store' <Predicate = (!exitcond2)> <Delay = 1.95>
ST_79 : Operation 489 [1/1] (0.00ns)   --->   "br label %17" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 489 'br' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_79 : Operation 490 [1/1] (8.75ns)   --->   "%out_req79 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %out_r, i32 1) nounwind" [hls_gpio.cpp:47]   --->   Operation 490 'writereq' 'out_req79' <Predicate = (exitcond2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 80 <SV = 79> <Delay = 8.75>
ST_80 : Operation 491 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i8P(i8* %out_r, i8 32, i1 true) nounwind" [hls_gpio.cpp:47]   --->   Operation 491 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 81 <SV = 80> <Delay = 8.75>
ST_81 : Operation 492 [5/5] (8.75ns)   --->   "%out_resp80 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind" [hls_gpio.cpp:47]   --->   Operation 492 'writeresp' 'out_resp80' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 82 <SV = 81> <Delay = 8.75>
ST_82 : Operation 493 [4/5] (8.75ns)   --->   "%out_resp80 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind" [hls_gpio.cpp:47]   --->   Operation 493 'writeresp' 'out_resp80' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 83 <SV = 82> <Delay = 8.75>
ST_83 : Operation 494 [3/5] (8.75ns)   --->   "%out_resp80 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind" [hls_gpio.cpp:47]   --->   Operation 494 'writeresp' 'out_resp80' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 84 <SV = 83> <Delay = 8.75>
ST_84 : Operation 495 [2/5] (8.75ns)   --->   "%out_resp80 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind" [hls_gpio.cpp:47]   --->   Operation 495 'writeresp' 'out_resp80' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 85 <SV = 84> <Delay = 26.6>
ST_85 : Operation 496 [1/1] (0.00ns)   --->   "%rend2_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @delay_OC_region_str, i32 %rbegin1_4) nounwind"   --->   Operation 496 'specregionend' 'rend2_4' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 497 [1/5] (8.75ns)   --->   "%out_resp80 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind" [hls_gpio.cpp:47]   --->   Operation 497 'writeresp' 'out_resp80' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_85 : Operation 498 [1/1] (0.00ns)   --->   "%res_assign_load_16 = load volatile i8* %res_assign, align 1" [hls_gpio.cpp:48]   --->   Operation 498 'load' 'res_assign_load_16' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 499 [1/1] (0.00ns)   --->   "%rbegin3_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @delay_OC_region_str) nounwind"   --->   Operation 499 'specregionbegin' 'rbegin3_5' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 500 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [hls_gpio.cpp:6->hls_gpio.cpp:48]   --->   Operation 500 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 501 [1/1] (0.00ns)   --->   "%tmp_74 = zext i8 %res_assign_load_16 to i16" [hls_gpio.cpp:48]   --->   Operation 501 'zext' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 502 [1/1] (0.00ns)   --->   "%tmp_75 = zext i8 %dc5_assign_load_1 to i16" [hls_gpio.cpp:38]   --->   Operation 502 'zext' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 503 [1/1] (4.17ns)   --->   "%tmp_76 = mul i16 %tmp_75, %tmp_74" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 503 'mul' 'tmp_76' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 504 [1/1] (0.00ns)   --->   "%zext20_cast = zext i16 %tmp_76 to i34" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 504 'zext' 'zext20_cast' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 505 [1/1] (6.38ns)   --->   "%mul20 = mul i34 %zext20_cast, 83887" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 505 'mul' 'mul20' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 506 [1/1] (0.00ns)   --->   "%tmp_77 = call i11 @_ssdm_op_PartSelect.i11.i34.i32.i32(i34 %mul20, i32 23, i32 33)" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 506 'partselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 507 [1/1] (0.00ns)   --->   "%tmp_78 = sext i11 %tmp_77 to i16" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 507 'sext' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 508 [1/1] (0.00ns)   --->   "%tmp_79 = zext i16 %tmp_78 to i36" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 508 'zext' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 509 [1/1] (7.44ns)   --->   "%tmp_80 = mul i36 %tmp_79, 100000000" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 509 'mul' 'tmp_80' <Predicate = true> <Delay = 7.44> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 510 [1/1] (0.00ns)   --->   "%zext21_cast = zext i36 %tmp_80 to i73" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 510 'zext' 'zext21_cast' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 511 [1/1] (8.69ns)   --->   "%mul21 = mul i73 %zext21_cast, 70368744178" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 511 'mul' 'mul21' <Predicate = true> <Delay = 8.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 512 [1/1] (0.00ns)   --->   "%tmp_81 = call i26 @_ssdm_op_PartSelect.i26.i73.i32.i32(i73 %mul21, i32 46, i32 71)" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 512 'partselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 513 [1/1] (1.76ns)   --->   "br label %22" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 513 'br' <Predicate = true> <Delay = 1.76>

State 86 <SV = 85> <Delay = 8.75>
ST_86 : Operation 514 [1/1] (0.00ns)   --->   "%p_014_0_i7_5 = phi i26 [ 0, %delay.exit.4 ], [ %ctr_V_5, %23 ]" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 514 'phi' 'p_014_0_i7_5' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 515 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65000000, i64 0) nounwind"   --->   Operation 515 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 516 [1/1] (2.45ns)   --->   "%exitcond1 = icmp eq i26 %p_014_0_i7_5, %tmp_81" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 516 'icmp' 'exitcond1' <Predicate = true> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 517 [1/1] (2.37ns)   --->   "%ctr_V_5 = add i26 %p_014_0_i7_5, 1" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 517 'add' 'ctr_V_5' <Predicate = true> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 518 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %delay.exit8.5, label %23" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 518 'br' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 519 [1/1] (0.00ns)   --->   "%dummy_load_5 = load volatile i8* %dummy, align 1" [hls_gpio.cpp:13->hls_gpio.cpp:48]   --->   Operation 519 'load' 'dummy_load_5' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_86 : Operation 520 [1/1] (1.95ns)   --->   "store volatile i8 %dummy_load_5, i8* %dummy, align 1" [hls_gpio.cpp:13->hls_gpio.cpp:48]   --->   Operation 520 'store' <Predicate = (!exitcond1)> <Delay = 1.95>
ST_86 : Operation 521 [1/1] (0.00ns)   --->   "br label %22" [hls_gpio.cpp:12->hls_gpio.cpp:48]   --->   Operation 521 'br' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_86 : Operation 522 [1/1] (0.00ns)   --->   "%rend4_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @delay_OC_region_str, i32 %rbegin3_5) nounwind"   --->   Operation 522 'specregionend' 'rend4_5' <Predicate = (exitcond1)> <Delay = 0.00>
ST_86 : Operation 523 [1/1] (8.75ns)   --->   "%out_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %out_r, i32 1) nounwind" [hls_gpio.cpp:52]   --->   Operation 523 'writereq' 'out_req' <Predicate = (exitcond1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_86 : Operation 524 [1/1] (0.00ns)   --->   "%res_assign_load_17 = load volatile i8* %res_assign, align 1" [hls_gpio.cpp:53]   --->   Operation 524 'load' 'res_assign_load_17' <Predicate = (exitcond1)> <Delay = 0.00>

State 87 <SV = 86> <Delay = 8.75>
ST_87 : Operation 525 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i8P(i8* %out_r, i8 0, i1 true) nounwind" [hls_gpio.cpp:52]   --->   Operation 525 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_87 : Operation 526 [1/1] (0.00ns)   --->   "%res_assign_load_18 = load volatile i8* %res_assign, align 1" [hls_gpio.cpp:53]   --->   Operation 526 'load' 'res_assign_load_18' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 527 [1/1] (0.00ns)   --->   "%tmp_83 = zext i8 %res_assign_load_18 to i16" [hls_gpio.cpp:53]   --->   Operation 527 'zext' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 528 [1/1] (4.17ns)   --->   "%tmp_84 = mul i16 %tmp_83, %tmp_75" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 528 'mul' 'tmp_84' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 8.75>
ST_88 : Operation 529 [5/5] (8.75ns)   --->   "%out_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind" [hls_gpio.cpp:52]   --->   Operation 529 'writeresp' 'out_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_88 : Operation 530 [1/1] (0.00ns)   --->   "%zext22_cast = zext i16 %tmp_84 to i34" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 530 'zext' 'zext22_cast' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 531 [1/1] (6.38ns)   --->   "%mul22 = mul i34 %zext22_cast, 83887" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 531 'mul' 'mul22' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 532 [1/1] (0.00ns)   --->   "%tmp_85 = call i11 @_ssdm_op_PartSelect.i11.i34.i32.i32(i34 %mul22, i32 23, i32 33)" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 532 'partselect' 'tmp_85' <Predicate = true> <Delay = 0.00>

State 89 <SV = 88> <Delay = 8.75>
ST_89 : Operation 533 [4/5] (8.75ns)   --->   "%out_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind" [hls_gpio.cpp:52]   --->   Operation 533 'writeresp' 'out_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_89 : Operation 534 [1/1] (0.00ns)   --->   "%tmp_82 = zext i8 %res_assign_load_17 to i11" [hls_gpio.cpp:53]   --->   Operation 534 'zext' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 535 [1/1] (1.63ns)   --->   "%tmp_86 = sub i11 %tmp_82, %tmp_85" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 535 'sub' 'tmp_86' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 8.75>
ST_90 : Operation 536 [3/5] (8.75ns)   --->   "%out_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind" [hls_gpio.cpp:52]   --->   Operation 536 'writeresp' 'out_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_90 : Operation 537 [1/1] (0.00ns)   --->   "%tmp_87_cast = sext i11 %tmp_86 to i39" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 537 'sext' 'tmp_87_cast' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 538 [1/1] (7.44ns)   --->   "%tmp_87 = mul i39 %tmp_87_cast, 100000000" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 538 'mul' 'tmp_87' <Predicate = true> <Delay = 7.44> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 8.75>
ST_91 : Operation 539 [2/5] (8.75ns)   --->   "%out_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind" [hls_gpio.cpp:52]   --->   Operation 539 'writeresp' 'out_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_91 : Operation 540 [1/1] (0.00ns)   --->   "%tmp_88_cast = sext i39 %tmp_87 to i45" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 540 'sext' 'tmp_88_cast' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 541 [1/1] (0.00ns)   --->   "%zext23_cast = zext i45 %tmp_88_cast to i91" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 541 'zext' 'zext23_cast' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 542 [2/2] (8.62ns)   --->   "%mul23 = mul i91 %zext23_cast, 36028797018964" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 542 'mul' 'mul23' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 8.75>
ST_92 : Operation 543 [1/5] (8.75ns)   --->   "%out_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind" [hls_gpio.cpp:52]   --->   Operation 543 'writeresp' 'out_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_92 : Operation 544 [1/1] (0.00ns)   --->   "%rbegin1_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @delay_OC_region_str) nounwind"   --->   Operation 544 'specregionbegin' 'rbegin1_5' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 545 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [hls_gpio.cpp:6->hls_gpio.cpp:53]   --->   Operation 545 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 546 [1/2] (8.62ns)   --->   "%mul23 = mul i91 %zext23_cast, 36028797018964" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 546 'mul' 'mul23' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 547 [1/1] (0.00ns)   --->   "%tmp_88 = call i36 @_ssdm_op_PartSelect.i36.i91.i32.i32(i91 %mul23, i32 55, i32 90)" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 547 'partselect' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 548 [1/1] (1.76ns)   --->   "br label %21" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 548 'br' <Predicate = true> <Delay = 1.76>

State 93 <SV = 92> <Delay = 2.71>
ST_93 : Operation 549 [1/1] (0.00ns)   --->   "%p_014_0_i_5 = phi i36 [ 0, %delay.exit8.5 ], [ %ctr_V_1_5, %24 ]" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 549 'phi' 'p_014_0_i_5' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 550 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 18446744073709551, i64 0) nounwind"   --->   Operation 550 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 551 [1/1] (2.50ns)   --->   "%exitcond = icmp eq i36 %p_014_0_i_5, %tmp_88" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 551 'icmp' 'exitcond' <Predicate = true> <Delay = 2.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 552 [1/1] (2.71ns)   --->   "%ctr_V_1_5 = add i36 %p_014_0_i_5, 1" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 552 'add' 'ctr_V_1_5' <Predicate = true> <Delay = 2.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 553 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %delay.exit.5, label %24" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 553 'br' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 554 [1/1] (0.00ns)   --->   "%dummy_1_load_5 = load volatile i8* %dummy_1, align 1" [hls_gpio.cpp:13->hls_gpio.cpp:53]   --->   Operation 554 'load' 'dummy_1_load_5' <Predicate = (!exitcond)> <Delay = 0.00>
ST_93 : Operation 555 [1/1] (1.95ns)   --->   "store volatile i8 %dummy_1_load_5, i8* %dummy_1, align 1" [hls_gpio.cpp:13->hls_gpio.cpp:53]   --->   Operation 555 'store' <Predicate = (!exitcond)> <Delay = 1.95>
ST_93 : Operation 556 [1/1] (0.00ns)   --->   "br label %21" [hls_gpio.cpp:12->hls_gpio.cpp:53]   --->   Operation 556 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_93 : Operation 557 [1/1] (0.00ns)   --->   "%rend2_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @delay_OC_region_str, i32 %rbegin1_5) nounwind"   --->   Operation 557 'specregionend' 'rend2_5' <Predicate = (exitcond)> <Delay = 0.00>
ST_93 : Operation 558 [1/1] (0.00ns)   --->   "ret void" [hls_gpio.cpp:55]   --->   Operation 558 'ret' <Predicate = (exitcond)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 8.75ns
The critical path consists of the following:
	bus request on port 'out_r' (hls_gpio.cpp:35) [56]  (8.75 ns)

 <State 2>: 8.75ns
The critical path consists of the following:
	bus request on port 'out_r' (hls_gpio.cpp:35) [56]  (8.75 ns)

 <State 3>: 8.75ns
The critical path consists of the following:
	bus request on port 'out_r' (hls_gpio.cpp:35) [56]  (8.75 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	bus request on port 'out_r' (hls_gpio.cpp:35) [56]  (8.75 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus request on port 'out_r' (hls_gpio.cpp:35) [56]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus request on port 'out_r' (hls_gpio.cpp:35) [56]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus request on port 'out_r' (hls_gpio.cpp:35) [56]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus read on port 'out_r' (hls_gpio.cpp:35) [57]  (8.75 ns)

 <State 9>: 8.75ns
The critical path consists of the following:
	bus request on port 'out_r' (hls_gpio.cpp:47) [65]  (8.75 ns)

 <State 10>: 8.75ns
The critical path consists of the following:
	bus write on port 'out_r' (hls_gpio.cpp:47) [66]  (8.75 ns)

 <State 11>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_r' (hls_gpio.cpp:47) [67]  (8.75 ns)

 <State 12>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_r' (hls_gpio.cpp:47) [67]  (8.75 ns)

 <State 13>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_r' (hls_gpio.cpp:47) [67]  (8.75 ns)

 <State 14>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_r' (hls_gpio.cpp:47) [67]  (8.75 ns)

 <State 15>: 26.7ns
The critical path consists of the following:
	'load' operation ('dc0_assign_load_1', hls_gpio.cpp:38) on local variable 'dc0' [59]  (0 ns)
	'mul' operation ('tmp_2', hls_gpio.cpp:12->hls_gpio.cpp:48) [73]  (4.17 ns)
	'mul' operation ('mul1', hls_gpio.cpp:12->hls_gpio.cpp:48) [75]  (6.38 ns)
	'mul' operation ('tmp_5', hls_gpio.cpp:12->hls_gpio.cpp:48) [79]  (7.45 ns)
	'mul' operation ('mul', hls_gpio.cpp:12->hls_gpio.cpp:48) [81]  (8.69 ns)

 <State 16>: 8.75ns
The critical path consists of the following:
	bus request on port 'out_r' (hls_gpio.cpp:52) [96]  (8.75 ns)

 <State 17>: 8.75ns
The critical path consists of the following:
	bus write on port 'out_r' (hls_gpio.cpp:52) [97]  (8.75 ns)

 <State 18>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_r' (hls_gpio.cpp:52) [98]  (8.75 ns)

 <State 19>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_r' (hls_gpio.cpp:52) [98]  (8.75 ns)

 <State 20>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_r' (hls_gpio.cpp:52) [98]  (8.75 ns)

 <State 21>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_r' (hls_gpio.cpp:52) [98]  (8.75 ns)

 <State 22>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_r' (hls_gpio.cpp:52) [98]  (8.75 ns)

 <State 23>: 8.75ns
The critical path consists of the following:
	bus request on port 'out_r' (hls_gpio.cpp:47) [129]  (8.75 ns)

 <State 24>: 8.75ns
The critical path consists of the following:
	bus write on port 'out_r' (hls_gpio.cpp:47) [130]  (8.75 ns)

 <State 25>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_r' (hls_gpio.cpp:47) [131]  (8.75 ns)

 <State 26>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_r' (hls_gpio.cpp:47) [131]  (8.75 ns)

 <State 27>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_r' (hls_gpio.cpp:47) [131]  (8.75 ns)

 <State 28>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_r' (hls_gpio.cpp:47) [131]  (8.75 ns)

 <State 29>: 26.7ns
The critical path consists of the following:
	'load' operation ('res_assign_load_4', hls_gpio.cpp:48) on local variable 'res' [132]  (0 ns)
	'mul' operation ('tmp_16', hls_gpio.cpp:12->hls_gpio.cpp:48) [137]  (4.17 ns)
	'mul' operation ('mul4', hls_gpio.cpp:12->hls_gpio.cpp:48) [139]  (6.38 ns)
	'mul' operation ('tmp_20', hls_gpio.cpp:12->hls_gpio.cpp:48) [143]  (7.45 ns)
	'mul' operation ('mul5', hls_gpio.cpp:12->hls_gpio.cpp:48) [145]  (8.69 ns)

 <State 30>: 8.75ns
The critical path consists of the following:
	bus request on port 'out_r' (hls_gpio.cpp:52) [160]  (8.75 ns)

 <State 31>: 8.75ns
The critical path consists of the following:
	bus write on port 'out_r' (hls_gpio.cpp:52) [161]  (8.75 ns)

 <State 32>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_r' (hls_gpio.cpp:52) [162]  (8.75 ns)

 <State 33>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_r' (hls_gpio.cpp:52) [162]  (8.75 ns)

 <State 34>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_r' (hls_gpio.cpp:52) [162]  (8.75 ns)

 <State 35>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_r' (hls_gpio.cpp:52) [162]  (8.75 ns)

 <State 36>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_r' (hls_gpio.cpp:52) [162]  (8.75 ns)

 <State 37>: 8.75ns
The critical path consists of the following:
	bus request on port 'out_r' (hls_gpio.cpp:47) [193]  (8.75 ns)

 <State 38>: 8.75ns
The critical path consists of the following:
	bus write on port 'out_r' (hls_gpio.cpp:47) [194]  (8.75 ns)

 <State 39>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_r' (hls_gpio.cpp:47) [195]  (8.75 ns)

 <State 40>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_r' (hls_gpio.cpp:47) [195]  (8.75 ns)

 <State 41>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_r' (hls_gpio.cpp:47) [195]  (8.75 ns)

 <State 42>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_r' (hls_gpio.cpp:47) [195]  (8.75 ns)

 <State 43>: 26.7ns
The critical path consists of the following:
	'load' operation ('res_assign_load_7', hls_gpio.cpp:48) on local variable 'res' [196]  (0 ns)
	'mul' operation ('tmp_31', hls_gpio.cpp:12->hls_gpio.cpp:48) [201]  (4.17 ns)
	'mul' operation ('mul8', hls_gpio.cpp:12->hls_gpio.cpp:48) [203]  (6.38 ns)
	'mul' operation ('tmp_35', hls_gpio.cpp:12->hls_gpio.cpp:48) [207]  (7.45 ns)
	'mul' operation ('mul9', hls_gpio.cpp:12->hls_gpio.cpp:48) [209]  (8.69 ns)

 <State 44>: 8.75ns
The critical path consists of the following:
	bus request on port 'out_r' (hls_gpio.cpp:52) [224]  (8.75 ns)

 <State 45>: 8.75ns
The critical path consists of the following:
	bus write on port 'out_r' (hls_gpio.cpp:52) [225]  (8.75 ns)

 <State 46>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_r' (hls_gpio.cpp:52) [226]  (8.75 ns)

 <State 47>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_r' (hls_gpio.cpp:52) [226]  (8.75 ns)

 <State 48>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_r' (hls_gpio.cpp:52) [226]  (8.75 ns)

 <State 49>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_r' (hls_gpio.cpp:52) [226]  (8.75 ns)

 <State 50>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_r' (hls_gpio.cpp:52) [226]  (8.75 ns)

 <State 51>: 8.75ns
The critical path consists of the following:
	bus request on port 'out_r' (hls_gpio.cpp:47) [257]  (8.75 ns)

 <State 52>: 8.75ns
The critical path consists of the following:
	bus write on port 'out_r' (hls_gpio.cpp:47) [258]  (8.75 ns)

 <State 53>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_r' (hls_gpio.cpp:47) [259]  (8.75 ns)

 <State 54>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_r' (hls_gpio.cpp:47) [259]  (8.75 ns)

 <State 55>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_r' (hls_gpio.cpp:47) [259]  (8.75 ns)

 <State 56>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_r' (hls_gpio.cpp:47) [259]  (8.75 ns)

 <State 57>: 26.7ns
The critical path consists of the following:
	'load' operation ('res_assign_load_10', hls_gpio.cpp:48) on local variable 'res' [260]  (0 ns)
	'mul' operation ('tmp_46', hls_gpio.cpp:12->hls_gpio.cpp:48) [265]  (4.17 ns)
	'mul' operation ('mul12', hls_gpio.cpp:12->hls_gpio.cpp:48) [267]  (6.38 ns)
	'mul' operation ('tmp_50', hls_gpio.cpp:12->hls_gpio.cpp:48) [271]  (7.45 ns)
	'mul' operation ('mul13', hls_gpio.cpp:12->hls_gpio.cpp:48) [273]  (8.69 ns)

 <State 58>: 8.75ns
The critical path consists of the following:
	bus request on port 'out_r' (hls_gpio.cpp:52) [288]  (8.75 ns)

 <State 59>: 8.75ns
The critical path consists of the following:
	bus write on port 'out_r' (hls_gpio.cpp:52) [289]  (8.75 ns)

 <State 60>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_r' (hls_gpio.cpp:52) [290]  (8.75 ns)

 <State 61>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_r' (hls_gpio.cpp:52) [290]  (8.75 ns)

 <State 62>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_r' (hls_gpio.cpp:52) [290]  (8.75 ns)

 <State 63>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_r' (hls_gpio.cpp:52) [290]  (8.75 ns)

 <State 64>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_r' (hls_gpio.cpp:52) [290]  (8.75 ns)

 <State 65>: 8.75ns
The critical path consists of the following:
	bus request on port 'out_r' (hls_gpio.cpp:47) [321]  (8.75 ns)

 <State 66>: 8.75ns
The critical path consists of the following:
	bus write on port 'out_r' (hls_gpio.cpp:47) [322]  (8.75 ns)

 <State 67>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_r' (hls_gpio.cpp:47) [323]  (8.75 ns)

 <State 68>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_r' (hls_gpio.cpp:47) [323]  (8.75 ns)

 <State 69>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_r' (hls_gpio.cpp:47) [323]  (8.75 ns)

 <State 70>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_r' (hls_gpio.cpp:47) [323]  (8.75 ns)

 <State 71>: 26.7ns
The critical path consists of the following:
	'load' operation ('res_assign_load_13', hls_gpio.cpp:48) on local variable 'res' [324]  (0 ns)
	'mul' operation ('tmp_61', hls_gpio.cpp:12->hls_gpio.cpp:48) [329]  (4.17 ns)
	'mul' operation ('mul16', hls_gpio.cpp:12->hls_gpio.cpp:48) [331]  (6.38 ns)
	'mul' operation ('tmp_65', hls_gpio.cpp:12->hls_gpio.cpp:48) [335]  (7.45 ns)
	'mul' operation ('mul17', hls_gpio.cpp:12->hls_gpio.cpp:48) [337]  (8.69 ns)

 <State 72>: 8.75ns
The critical path consists of the following:
	bus request on port 'out_r' (hls_gpio.cpp:52) [352]  (8.75 ns)

 <State 73>: 8.75ns
The critical path consists of the following:
	bus write on port 'out_r' (hls_gpio.cpp:52) [353]  (8.75 ns)

 <State 74>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_r' (hls_gpio.cpp:52) [354]  (8.75 ns)

 <State 75>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_r' (hls_gpio.cpp:52) [354]  (8.75 ns)

 <State 76>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_r' (hls_gpio.cpp:52) [354]  (8.75 ns)

 <State 77>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_r' (hls_gpio.cpp:52) [354]  (8.75 ns)

 <State 78>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_r' (hls_gpio.cpp:52) [354]  (8.75 ns)

 <State 79>: 8.75ns
The critical path consists of the following:
	bus request on port 'out_r' (hls_gpio.cpp:47) [385]  (8.75 ns)

 <State 80>: 8.75ns
The critical path consists of the following:
	bus write on port 'out_r' (hls_gpio.cpp:47) [386]  (8.75 ns)

 <State 81>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_r' (hls_gpio.cpp:47) [387]  (8.75 ns)

 <State 82>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_r' (hls_gpio.cpp:47) [387]  (8.75 ns)

 <State 83>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_r' (hls_gpio.cpp:47) [387]  (8.75 ns)

 <State 84>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_r' (hls_gpio.cpp:47) [387]  (8.75 ns)

 <State 85>: 26.7ns
The critical path consists of the following:
	'load' operation ('res_assign_load_16', hls_gpio.cpp:48) on local variable 'res' [388]  (0 ns)
	'mul' operation ('tmp_76', hls_gpio.cpp:12->hls_gpio.cpp:48) [393]  (4.17 ns)
	'mul' operation ('mul20', hls_gpio.cpp:12->hls_gpio.cpp:48) [395]  (6.38 ns)
	'mul' operation ('tmp_80', hls_gpio.cpp:12->hls_gpio.cpp:48) [399]  (7.45 ns)
	'mul' operation ('mul21', hls_gpio.cpp:12->hls_gpio.cpp:48) [401]  (8.69 ns)

 <State 86>: 8.75ns
The critical path consists of the following:
	bus request on port 'out_r' (hls_gpio.cpp:52) [416]  (8.75 ns)

 <State 87>: 8.75ns
The critical path consists of the following:
	bus write on port 'out_r' (hls_gpio.cpp:52) [417]  (8.75 ns)

 <State 88>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_r' (hls_gpio.cpp:52) [418]  (8.75 ns)

 <State 89>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_r' (hls_gpio.cpp:52) [418]  (8.75 ns)

 <State 90>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_r' (hls_gpio.cpp:52) [418]  (8.75 ns)

 <State 91>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_r' (hls_gpio.cpp:52) [418]  (8.75 ns)

 <State 92>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_r' (hls_gpio.cpp:52) [418]  (8.75 ns)

 <State 93>: 2.71ns
The critical path consists of the following:
	'phi' operation ('p_014_0_i_5', hls_gpio.cpp:12->hls_gpio.cpp:53) with incoming values : ('ctr_V_1_5', hls_gpio.cpp:12->hls_gpio.cpp:53) [438]  (0 ns)
	'add' operation ('ctr_V_1_5', hls_gpio.cpp:12->hls_gpio.cpp:53) [441]  (2.71 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
