
---------- Begin Simulation Statistics ----------
final_tick                               124090811000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 457457                       # Simulator instruction rate (inst/s)
host_mem_usage                                 659408                       # Number of bytes of host memory used
host_op_rate                                   500601                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   218.60                       # Real time elapsed on the host
host_tick_rate                              567661739                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109431277                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.124091                       # Number of seconds simulated
sim_ticks                                124090811000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109431277                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.240908                       # CPI: cycles per instruction
system.cpu.discardedOps                        371841                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        11647087                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.805861                       # IPC: instructions per cycle
system.cpu.numCycles                        124090811                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955010     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568364      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241336      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154628      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120668      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44543      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166417      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20645992     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534319     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431277                       # Class of committed instruction
system.cpu.tickCycles                       112443724                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    87                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1807                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         11903                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        90045                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       699744                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           99                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1399852                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             99                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20427378                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16364604                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             53508                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8734213                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8732762                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.983387                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050553                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                322                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          434100                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             300032                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           134068                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1144                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     34665949                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34665949                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34669220                       # number of overall hits
system.cpu.dcache.overall_hits::total        34669220                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        36661                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          36661                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        36751                       # number of overall misses
system.cpu.dcache.overall_misses::total         36751                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2293559000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2293559000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2293559000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2293559000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34702610                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34702610                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34705971                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34705971                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001056                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001056                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001059                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001059                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62561.277652                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62561.277652                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62408.070529                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62408.070529                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        26854                       # number of writebacks
system.cpu.dcache.writebacks::total             26854                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         6507                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         6507                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         6507                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         6507                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        30154                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        30154                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        30199                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        30199                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1737553000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1737553000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1739028000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1739028000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000869                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000869                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000870                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000870                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 57622.637129                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57622.637129                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 57585.615418                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57585.615418                       # average overall mshr miss latency
system.cpu.dcache.replacements                  29943                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20471225                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20471225                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        21694                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         21694                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    597765000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    597765000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20492919                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20492919                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001059                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001059                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 27554.392920                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27554.392920                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1818                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1818                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        19876                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        19876                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    493958000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    493958000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000970                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000970                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 24851.982290                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24851.982290                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14194724                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14194724                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        14967                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        14967                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1695794000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1695794000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14209691                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14209691                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001053                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001053                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 113302.198169                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 113302.198169                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         4689                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4689                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10278                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10278                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1243595000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1243595000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000723                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000723                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 120995.816307                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 120995.816307                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3271                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3271                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           90                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           90                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.026778                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.026778                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           45                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           45                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1475000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1475000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.013389                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.013389                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 32777.777778                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 32777.777778                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89080                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89080                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89080                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89080                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 124090811000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.472505                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34877579                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             30199                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1154.924964                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            255000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.472505                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997939                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997939                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          122                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           99                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          69798461                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         69798461                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124090811000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124090811000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124090811000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49043240                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17141960                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           9775860                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     25622933                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         25622933                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     25622933                       # number of overall hits
system.cpu.icache.overall_hits::total        25622933                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       669915                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         669915                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       669915                       # number of overall misses
system.cpu.icache.overall_misses::total        669915                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  18685592000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  18685592000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  18685592000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  18685592000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     26292848                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     26292848                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     26292848                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     26292848                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.025479                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.025479                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.025479                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.025479                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 27892.481882                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 27892.481882                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 27892.481882                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 27892.481882                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       669795                       # number of writebacks
system.cpu.icache.writebacks::total            669795                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       669915                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       669915                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       669915                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       669915                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  17345762000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  17345762000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  17345762000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  17345762000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.025479                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.025479                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.025479                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.025479                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 25892.481882                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 25892.481882                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 25892.481882                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 25892.481882                       # average overall mshr miss latency
system.cpu.icache.replacements                 669795                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     25622933                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        25622933                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       669915                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        669915                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  18685592000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  18685592000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     26292848                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     26292848                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.025479                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.025479                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 27892.481882                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 27892.481882                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       669915                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       669915                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  17345762000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  17345762000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.025479                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.025479                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 25892.481882                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 25892.481882                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 124090811000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           119.983353                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            26292848                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            669915                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             39.248036                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   119.983353                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.937370                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.937370                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          120                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           99                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          53255611                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         53255611                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124090811000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124090811000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124090811000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 124090811000                       # Cumulative time (in ticks) in various power states
system.cpu.thread17522.numInsts             100000001                       # Number of Instructions committed
system.cpu.thread17522.numOps               109431277                       # Number of Ops committed
system.cpu.thread17522.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               669689                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                20325                       # number of demand (read+write) hits
system.l2.demand_hits::total                   690014                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              669689                       # number of overall hits
system.l2.overall_hits::.cpu.data               20325                       # number of overall hits
system.l2.overall_hits::total                  690014                       # number of overall hits
system.l2.demand_misses::.cpu.inst                226                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               9874                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10100                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               226                       # number of overall misses
system.l2.overall_misses::.cpu.data              9874                       # number of overall misses
system.l2.overall_misses::total                 10100                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     25732000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1221074000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1246806000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     25732000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1221074000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1246806000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           669915                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            30199                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               700114                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          669915                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           30199                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              700114                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000337                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.326964                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.014426                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000337                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.326964                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.014426                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 113858.407080                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 123665.586388                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 123446.138614                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 113858.407080                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 123665.586388                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 123446.138614                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1691                       # number of writebacks
system.l2.writebacks::total                      1691                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           226                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          9870                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             10096                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          226                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         9870                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            10096                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     21212000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1023272000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1044484000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     21212000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1023272000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1044484000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000337                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.326832                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.014421                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000337                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.326832                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.014421                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 93858.407080                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 103674.974671                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 103455.229794                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 93858.407080                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 103674.974671                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 103455.229794                       # average overall mshr miss latency
system.l2.replacements                           1905                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        26854                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            26854                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        26854                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        26854                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       579910                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           579910                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       579910                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       579910                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               566                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   566                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            9712                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9712                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1200812000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1200812000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         10278                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10278                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.944931                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.944931                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 123642.092257                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 123642.092257                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         9712                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9712                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1006572000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1006572000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.944931                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.944931                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 103642.092257                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 103642.092257                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         669689                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             669689                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          226                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              226                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     25732000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     25732000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       669915                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         669915                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000337                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000337                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 113858.407080                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 113858.407080                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          226                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          226                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     21212000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     21212000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000337                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000337                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 93858.407080                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 93858.407080                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         19759                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             19759                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          162                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             162                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     20262000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     20262000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        19921                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         19921                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.008132                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.008132                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 125074.074074                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 125074.074074                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          158                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          158                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     16700000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     16700000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.007931                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.007931                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 105696.202532                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 105696.202532                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 124090811000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  6703.242110                       # Cycle average of tags in use
system.l2.tags.total_refs                     1309802                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     10097                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    129.721898                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    102000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.497306                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       153.994781                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      6548.750022                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.018798                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.799408                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.818267                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          449                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         7698                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  10488553                       # Number of tag accesses
system.l2.tags.data_accesses                 10488553                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124090811000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      6764.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       904.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     39465.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.027402796750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          337                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          337                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               83993                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6427                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       10096                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1691                       # Number of write requests accepted
system.mem_ctrls.readBursts                     40384                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6764                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     15                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       4.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      11.75                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 40384                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6764                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   10057                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   10056                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   10057                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   10058                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          337                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     119.789318                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.190330                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1721.449031                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          336     99.70%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-31743            1      0.30%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           337                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          337                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      20.026706                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     20.024551                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.312248                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              334     99.11%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.30%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.59%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           337                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2584576                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               432896                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     20.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      3.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  124073017000                       # Total gap between requests
system.mem_ctrls.avgGap                   10526259.18                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        57856                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2525760                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       431936                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 466239.196389811696                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 20354125.979561854154                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 3480805.681896945927                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          904                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        39480                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         6764                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     31632000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1763716000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1271374513000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     34991.15                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     44673.66                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 187961932.73                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        57856                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2526720                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2584576                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        57856                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        57856                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       432896                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       432896                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          226                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         9870                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          10096                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         1691                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          1691                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       466239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     20361862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         20828101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       466239                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       466239                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      3488542                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         3488542                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      3488542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       466239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     20361862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        24316643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                40369                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                6749                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2572                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2540                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2516                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2673                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2480                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2400                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2452                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2460                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2480                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2532                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2532                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2552                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2544                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2540                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2560                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2536                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          484                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          436                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          440                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          532                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          377                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          348                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          404                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          400                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          392                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          436                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          412                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          392                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          400                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          444                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          400                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          452                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              1038429250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             201845000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1795348000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                25723.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           44473.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               31773                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               5951                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            78.71                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           88.18                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         9394                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   321.008303                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   296.558284                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   161.542543                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           45      0.48%      0.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           42      0.45%      0.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         7586     80.75%     81.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           29      0.31%     81.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1245     13.25%     95.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           23      0.24%     95.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          161      1.71%     97.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           37      0.39%     97.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          226      2.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         9394                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2583616                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             431936                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               20.820365                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                3.480806                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.19                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               80.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 124090811000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        33836460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        17984505                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      143464020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      17857620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 9795517680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   8793651060                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  40245691680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   59048003025                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   475.845089                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 104533689750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4143620000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  15413501250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        33236700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        17665725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      144770640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      17372160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 9795517680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   8765843610                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  40269108480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   59043514995                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   475.808922                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 104594922000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4143620000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  15352269000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 124090811000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                384                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1691                       # Transaction distribution
system.membus.trans_dist::CleanEvict              116                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9712                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9712                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           384                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        21999                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  21999                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      3017472                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 3017472                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             10096                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   10096    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               10096                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 124090811000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            38959000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          176258000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            689836                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        28545                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       669795                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3303                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10278                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10278                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        669915                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        19921                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2009625                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        90341                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2099966                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    342965760                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     14605568                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              357571328                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            1905                       # Total snoops (count)
system.tol2bus.snoopTraffic                    432896                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           702019                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.128415                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.334552                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 611869     87.16%     87.16% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  90150     12.84%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             702019                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 124090811000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         6973044000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        6029235000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         271796994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
