[2025-09-16 20:20:17] START suite=cs trace=streaming_phase3_core3
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase3_core3.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2905563 heartbeat IPC: 3.442 cumulative IPC: 3.442 (Simulation time: 00 hr 00 min 36 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5710058 heartbeat IPC: 3.566 cumulative IPC: 3.503 (Simulation time: 00 hr 01 min 12 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5710058 cumulative IPC: 3.503 (Simulation time: 00 hr 01 min 12 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5710058 cumulative IPC: 3.503 (Simulation time: 00 hr 01 min 12 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 19531296 heartbeat IPC: 0.7235 cumulative IPC: 0.7235 (Simulation time: 00 hr 02 min 33 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 33912042 heartbeat IPC: 0.6954 cumulative IPC: 0.7092 (Simulation time: 00 hr 03 min 50 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 49932241 heartbeat IPC: 0.6242 cumulative IPC: 0.6784 (Simulation time: 00 hr 05 min 12 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 66217137 heartbeat IPC: 0.6141 cumulative IPC: 0.6611 (Simulation time: 00 hr 06 min 36 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 82132380 heartbeat IPC: 0.6283 cumulative IPC: 0.6543 (Simulation time: 00 hr 07 min 57 sec)
Heartbeat CPU 0 instructions: 80000009 cycles: 98313318 heartbeat IPC: 0.618 cumulative IPC: 0.6479 (Simulation time: 00 hr 09 min 18 sec)
Heartbeat CPU 0 instructions: 90000009 cycles: 115771481 heartbeat IPC: 0.5728 cumulative IPC: 0.636 (Simulation time: 00 hr 10 min 46 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase3_core3.trace.xz")
Heartbeat CPU 0 instructions: 100000009 cycles: 133426640 heartbeat IPC: 0.5664 cumulative IPC: 0.6264 (Simulation time: 00 hr 12 min 12 sec)
Heartbeat CPU 0 instructions: 110000010 cycles: 151130571 heartbeat IPC: 0.5648 cumulative IPC: 0.6189 (Simulation time: 00 hr 13 min 38 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 163450366 cumulative IPC: 0.6118 (Simulation time: 00 hr 15 min 06 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 163450366 cumulative IPC: 0.6118 (Simulation time: 00 hr 15 min 06 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase3_core3.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.6118 instructions: 100000000 cycles: 163450366
CPU 0 Branch Prediction Accuracy: 99.5% MPKI: 0.09048 Average ROB Occupancy at Mispredict: 1.182e+04
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00547
BRANCH_INDIRECT: 0.06726
BRANCH_CONDITIONAL: 0.01775
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 479865
LQ_STALL: 0
SQ_STALL: 66815


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 186.76932
REPLAY_LOAD: 105.22242
NON_REPLAY_LOAD: 87.00247

== Total ==
ADDR_TRANS: 164357
REPLAY_LOAD: 174564
NON_REPLAY_LOAD: 140944

== Counts ==
ADDR_TRANS: 880
REPLAY_LOAD: 1659
NON_REPLAY_LOAD: 1620

cpu0->cpu0_STLB TOTAL        ACCESS:    1647407 HIT:    1605074 MISS:      42333 MSHR_MERGE:          7
cpu0->cpu0_STLB LOAD         ACCESS:    1647407 HIT:    1605074 MISS:      42333 MSHR_MERGE:          7
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 350 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    5499212 HIT:    4813902 MISS:     685310 MSHR_MERGE:          9
cpu0->cpu0_L2C LOAD         ACCESS:    4710168 HIT:    4314111 MISS:     396057 MSHR_MERGE:          7
cpu0->cpu0_L2C RFO          ACCESS:     283184 HIT:      82688 MISS:     200496 MSHR_MERGE:          2
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     411716 HIT:     410003 MISS:       1713 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      94144 HIT:       7100 MISS:      87044 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 97.51 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   13262667 HIT:    8303225 MISS:    4959442 MSHR_MERGE:     899149
cpu0->cpu0_L1I LOAD         ACCESS:   13262667 HIT:    8303225 MISS:    4959442 MSHR_MERGE:     899149
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.74 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   23098362 HIT:   20206018 MISS:    2892344 MSHR_MERGE:    1865132
cpu0->cpu0_L1D LOAD         ACCESS:   14278859 HIT:   12913916 MISS:    1364943 MSHR_MERGE:     715064
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    8716880 HIT:    7284369 MISS:    1432511 MSHR_MERGE:    1149322
cpu0->cpu0_L1D TRANSLATION  ACCESS:     102623 HIT:       7733 MISS:      94890 MSHR_MERGE:        746
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 74.33 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   10793197 HIT:    9857940 MISS:     935257 MSHR_MERGE:     389718
cpu0->cpu0_ITLB LOAD         ACCESS:   10793197 HIT:    9857940 MISS:     935257 MSHR_MERGE:     389718
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.582 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   22203728 HIT:   20763493 MISS:    1440235 MSHR_MERGE:     338368
cpu0->cpu0_DTLB LOAD         ACCESS:   22203728 HIT:   20763493 MISS:    1440235 MSHR_MERGE:     338368
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 18.08 cycles
cpu0->LLC TOTAL        ACCESS:     941258 HIT:     459702 MISS:     481556 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     396050 HIT:      87180 MISS:     308870 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     200494 HIT:      95444 MISS:     105050 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     257670 HIT:     256584 MISS:       1086 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      87044 HIT:      20494 MISS:      66550 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 100.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       9915
  ROW_BUFFER_MISS:     470552
  AVG DBUS CONGESTED CYCLE: 5.595
Channel 0 WQ ROW_BUFFER_HIT:      23850
  ROW_BUFFER_MISS:     116352
  FULL:          0
Channel 0 REFRESHES ISSUED:      13621

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       962200       137423        25587        29913
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           62          349         1678        11450
  STLB miss resolved @ L2C                0           38          516         2946         7777
  STLB miss resolved @ LLC                0          108         1122         7846        14803
  STLB miss resolved @ MEM                0           60         3989        15573        51686

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             153169        32623       613356         5079         1658
---------------------------------------------------------------
  STLB miss resolved @ L1D                1            3           72          273          294
  STLB miss resolved @ L2C                1            7           77          187          165
  STLB miss resolved @ LLC                4            4          124          763          247
  STLB miss resolved @ MEM                7            2          205          829         1185
[2025-09-16 20:35:24] END   suite=cs trace=streaming_phase3_core3 (rc=0)
