<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!-- Copyright (C) 2019, Xilinx Inc - All rights reserved
 Licensed under the Apache License, Version 2.0 (the "License"). You may
 not use this file except in compliance with the License. A copy of the
 License is located at
     http://www.apache.org/licenses/LICENSE-2.0
 Unless required by applicable law or agreed to in writing, software
 distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
 WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the
 License for the specific language governing permissions and limitations
 under the License. -->
<board schema_version="2.2" vendor="xilinx.com" name="au50" display_name="Alveo U50 Data Center Accelerator Card" url="http://www.xilinx.com/u50" preset_file="preset.xml" supports_ced="false">
  <images>
    <image name="au50_image.jpg" display_name="Alveo U50 Data Center Accelerator Card" sub_type="board" resolution="high">
      <description>Alveo U50 Data Center Accelerator Card</description>
    </image>
  </images>
  <compatible_board_revisions>
    <revision id="0">1.3</revision>
  </compatible_board_revisions>
  <file_version>1.3</file_version>
  <description>Alveo U50 Data Center Accelerator Card </description>
  <parameters>
    <parameter name="heat_sink_type" value="medium" value_type="string"/>
    <parameter name="heat_sink_temperature" value_type="range" value_min="20.0" value_max="30.0"/>
  </parameters>
  <jumpers>
  </jumpers>
  <data_properties>
    <data_property_group name="OPERATING_CONDITIONS">
      <data_property_group name="SUPPLY_CURRENT_BUDGET">
        <data_property name="VCCINT" value="42"/>
        <data_property name="VCCINT_IO" value="7.38"/>
        <data_property name="VCCBRAM" value="1.62"/>
        <data_property name="VCCAUX" value="1.19"/>
        <data_property name="VCCAUX_IO" value="0.056"/>
        <data_property name="VCCO18" value="0.014"/>
        <data_property name="VCC_IO_HBM" value="3.84"/>
        <data_property name="VCC_HBM" value="4.16"/>
        <data_property name="VCCAUX_HBM" value="0.2"/>
        <data_property name="MGTYVCCAUX" value="0.144"/>
        <data_property name="MGTYAVCC" value="1.4"/>
        <data_property name="MGTYAVTT" value="3.6"/>
        <data_property name="VCCADC" value="0.02"/>
      </data_property_group>
      <data_property name="THETAJA" value="0.75"/>
      <data_property name="AMBIENT_TEMP" value="55"/>
      <data_property name="DESIGN_POWER_BUDGET" value="60"/>
    </data_property_group>
  </data_properties>
  <components>
    <component name="part0" display_name="XCU50 FPGA" type="fpga" part_name="xcu50-fsvh2104-2-e" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="http://www.xilinx.com/u50">
      <description>XCU50 FPGA</description>
      <interfaces>
        <interface mode="slave" name="pcie_perstn" type="xilinx.com:signal:reset_rtl:1.0" of_component="pci_express">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="qdma" order="1"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="RST" physical_port="pcie_perstn" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="PCIE_PERSTN"/>
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="rst_polarity" value="0"/>
            <parameter name="type" value="PCIE_PERST"/>
          </parameters>
        </interface>
        <interface mode="master" name="hbm_cattrip" type="xilinx.com:interface:gpio_rtl:1.0" of_component="hbm_cattrip">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="hbm" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="1"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="hbm_cattrip" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="HBM_CATTRIP"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="qsfp28_leds" type="xilinx.com:interface:gpio_rtl:1.0" of_component="qsfp28_leds">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="leds_6bits_tri_o" dir="out" left="5" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="QSFP28_0_ACTIVITY_LED"/>
                <pin_map port_index="1" component_pin="QSFP28_0_STATUS_LEDG"/>
                <pin_map port_index="2" component_pin="QSFP28_0_STATUS_LEDY"/>
                <pin_map port_index="3" component_pin="QSFP28_1_ACTIVITY_LED"/>
                <pin_map port_index="4" component_pin="QSFP28_1_STATUS_LEDG"/>
                <pin_map port_index="5" component_pin="QSFP28_1_STATUS_LEDY"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="uart_msp" type="xilinx.com:interface:uart_rtl:1.0" of_component="uart_msp">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_uart16550" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TxD" physical_port="uart_msp_txd" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="FPGA_TXD_MSP"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RxD" physical_port="uart_msp_rxd" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="FPGA_RXD_MSP"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="reset_gpio2_si5394" type="xilinx.com:interface:gpio_rtl:1.0" of_component="reset_si5394" preset_proc="reset2_si5394_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="SI_RSTBB" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="SI_RSTBB"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="gpio_si5394" type="xilinx.com:interface:gpio_rtl:1.0" of_component="gpio_si5394">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_I" physical_port="SI_INTRB_PLL_LOCK_IN_LOS" dir="in" left="2" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="SI_INTRB"/>
                <pin_map port_index="1" component_pin="SI_PLL_LOCK"/>
                <pin_map port_index="2" component_pin="SI_IN_LOS"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="msp_gpio" type="xilinx.com:interface:gpio_rtl:1.0" of_component="msp_gpio">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_I" physical_port="GPIO_MSP_i" dir="in" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="GPIO_MSP0"/>
                <pin_map port_index="1" component_pin="GPIO_MSP1"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="iic_si5394" type="xilinx.com:interface:iic_rtl:1.0" of_component="iic_si5394">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_iic" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="SDA_I" physical_port="iic_si5394_sda_i" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="I2C_SI5394_SDA"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_O" physical_port="iic_si5394_sda_o" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="I2C_SI5394_SDA"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_T" physical_port="iic_si5394_sda_t" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="I2C_SI5394_SDA"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_I" physical_port="iic_si5394_scl_i" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="I2C_SI5394_SCLK"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_O" physical_port="iic_si5394_scl_o" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="I2C_SI5394_SCLK"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_T" physical_port="iic_si5394_scl_t" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="I2C_SI5394_SCLK"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="slave" name="qsfp_161mhz" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="qsfp">
          <parameters>
            <parameter name="frequency" value="161132812"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="1"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="2"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="cmac_usplus" order="3"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="qsfp_161mhz_clk_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="SYNCE_CLK_P"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="qsfp_161mhz_clk_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="SYNCE_CLK_N"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="slave" name="qsfp_322mhz" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="qsfp">
          <parameters>
            <parameter name="frequency" value="322265625"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="1"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="2"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="cmac_usplus" order="3"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="qsfp_322mhz_clk_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="CLK_1588_P"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="qsfp_322mhz_clk_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="CLK_1588_N"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="slave" name="cmc_clk" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="cmc_clk">
          <parameters>
            <parameter name="frequency" value="100000000"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="1"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="cmc_clk_clk_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="SYSCLK2_P"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="cmc_clk_clk_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="SYSCLK2_N"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="slave" name="hbm_clk" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="hbm_clk">
          <parameters>
            <parameter name="frequency" value="100000000"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="1"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="hbm_clk_clk_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="SYSCLK3_P"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="hbm_clk_clk_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="SYSCLK3_N"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="slave" name="pcie_refclk" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="pcie_refclk" preset_proc="pcie_refclk_preset">
          <parameters>
            <parameter name="frequency" value="100000000"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="1"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="pcie_refclk_clk_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="PCIE_REFCLK1_P"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="pcie_refclk_clk_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="PCIE_REFCLK1_N"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="pci_express_x1" type="xilinx.com:interface:pcie_7x_mgt_rtl:1.0" of_component="pci_express" preset_proc="pciex1_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="qdma" order="1"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="pcie4c_uscale_plus" order="2"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="txn" physical_port="pcie_tx0_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="rxn" physical_port="pcie_rx0_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="txp" physical_port="pcie_tx0_p" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="rxp" physical_port="pcie_rx0_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_p"/>
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="block_location" value="PCIE4C_X1Y0"/>
          </parameters>
        </interface>
        <interface mode="master" name="pci_express_x2" type="xilinx.com:interface:pcie_7x_mgt_rtl:1.0" of_component="pci_express" preset_proc="pciex2_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="qdma" order="1"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="pcie4c_uscale_plus" order="2"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="txn" physical_port="pcie_tx0_nx2" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_n"/>
                <pin_map port_index="1" component_pin="pcie_tx1_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="rxn" physical_port="pcie_rx0_nx2" dir="in" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_n"/>
                <pin_map port_index="1" component_pin="pcie_rx1_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="txp" physical_port="pcie_tx0_px2" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_p"/>
                <pin_map port_index="1" component_pin="pcie_tx1_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="rxp" physical_port="pcie_rx0_px2" dir="in" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_p"/>
                <pin_map port_index="1" component_pin="pcie_rx1_p"/>
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="block_location" value="PCIE4C_X1Y0"/>
          </parameters>
        </interface>
        <interface mode="master" name="pci_express_x4" type="xilinx.com:interface:pcie_7x_mgt_rtl:1.0" of_component="pci_express" preset_proc="pciex4_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="qdma" order="1"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="pcie4c_uscale_plus" order="2"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="txn" physical_port="pcie_tx0_nx4" dir="out" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_n"/>
                <pin_map port_index="1" component_pin="pcie_tx1_n"/>
                <pin_map port_index="2" component_pin="pcie_tx2_n"/>
                <pin_map port_index="3" component_pin="pcie_tx3_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="rxn" physical_port="pcie_rx0_nx4" dir="in" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_n"/>
                <pin_map port_index="1" component_pin="pcie_rx1_n"/>
                <pin_map port_index="2" component_pin="pcie_rx2_n"/>
                <pin_map port_index="3" component_pin="pcie_rx3_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="txp" physical_port="pcie_tx0_px4" dir="out" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_p"/>
                <pin_map port_index="1" component_pin="pcie_tx1_p"/>
                <pin_map port_index="2" component_pin="pcie_tx2_p"/>
                <pin_map port_index="3" component_pin="pcie_tx3_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="rxp" physical_port="pcie_rx0_px4" dir="in" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_p"/>
                <pin_map port_index="1" component_pin="pcie_rx1_p"/>
                <pin_map port_index="2" component_pin="pcie_rx2_p"/>
                <pin_map port_index="3" component_pin="pcie_rx3_p"/>
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="block_location" value="PCIE4C_X1Y0"/>
          </parameters>
        </interface>
        <interface mode="master" name="pci_express_x8" type="xilinx.com:interface:pcie_7x_mgt_rtl:1.0" of_component="pci_express" preset_proc="pciex8_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="qdma" order="1"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="pcie4c_uscale_plus" order="2"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="txn" physical_port="pcie_tx0_nx8" dir="out" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_n"/>
                <pin_map port_index="1" component_pin="pcie_tx1_n"/>
                <pin_map port_index="2" component_pin="pcie_tx2_n"/>
                <pin_map port_index="3" component_pin="pcie_tx3_n"/>
                <pin_map port_index="4" component_pin="pcie_tx4_n"/>
                <pin_map port_index="5" component_pin="pcie_tx5_n"/>
                <pin_map port_index="6" component_pin="pcie_tx6_n"/>
                <pin_map port_index="7" component_pin="pcie_tx7_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="rxn" physical_port="pcie_rx0_nx8" dir="in" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_n"/>
                <pin_map port_index="1" component_pin="pcie_rx1_n"/>
                <pin_map port_index="2" component_pin="pcie_rx2_n"/>
                <pin_map port_index="3" component_pin="pcie_rx3_n"/>
                <pin_map port_index="4" component_pin="pcie_rx4_n"/>
                <pin_map port_index="5" component_pin="pcie_rx5_n"/>
                <pin_map port_index="6" component_pin="pcie_rx6_n"/>
                <pin_map port_index="7" component_pin="pcie_rx7_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="txp" physical_port="pcie_tx0_px8" dir="out" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_p"/>
                <pin_map port_index="1" component_pin="pcie_tx1_p"/>
                <pin_map port_index="2" component_pin="pcie_tx2_p"/>
                <pin_map port_index="3" component_pin="pcie_tx3_p"/>
                <pin_map port_index="4" component_pin="pcie_tx4_p"/>
                <pin_map port_index="5" component_pin="pcie_tx5_p"/>
                <pin_map port_index="6" component_pin="pcie_tx6_p"/>
                <pin_map port_index="7" component_pin="pcie_tx7_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="rxp" physical_port="pcie_rx0_px8" dir="in" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_p"/>
                <pin_map port_index="1" component_pin="pcie_rx1_p"/>
                <pin_map port_index="2" component_pin="pcie_rx2_p"/>
                <pin_map port_index="3" component_pin="pcie_rx3_p"/>
                <pin_map port_index="4" component_pin="pcie_rx4_p"/>
                <pin_map port_index="5" component_pin="pcie_rx5_p"/>
                <pin_map port_index="6" component_pin="pcie_rx6_p"/>
                <pin_map port_index="7" component_pin="pcie_rx7_p"/>
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="block_location" value="PCIE4C_X1Y0"/>
          </parameters>
        </interface>
        <interface mode="master" name="pci_express_x16" type="xilinx.com:interface:pcie_7x_mgt_rtl:1.0" of_component="pci_express" preset_proc="pciex16_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="qdma" order="1"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="pcie4c_uscale_plus" order="2"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="txn" physical_port="pcie_tx0_nx16" dir="out" left="15" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_n"/>
                <pin_map port_index="1" component_pin="pcie_tx1_n"/>
                <pin_map port_index="2" component_pin="pcie_tx2_n"/>
                <pin_map port_index="3" component_pin="pcie_tx3_n"/>
                <pin_map port_index="4" component_pin="pcie_tx4_n"/>
                <pin_map port_index="5" component_pin="pcie_tx5_n"/>
                <pin_map port_index="6" component_pin="pcie_tx6_n"/>
                <pin_map port_index="7" component_pin="pcie_tx7_n"/>
                <pin_map port_index="8" component_pin="pcie_tx8_n"/>
                <pin_map port_index="9" component_pin="pcie_tx9_n"/>
                <pin_map port_index="10" component_pin="pcie_tx10_n"/>
                <pin_map port_index="11" component_pin="pcie_tx11_n"/>
                <pin_map port_index="12" component_pin="pcie_tx12_n"/>
                <pin_map port_index="13" component_pin="pcie_tx13_n"/>
                <pin_map port_index="14" component_pin="pcie_tx14_n"/>
                <pin_map port_index="15" component_pin="pcie_tx15_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="rxn" physical_port="pcie_rx0_nx16" dir="in" left="15" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_n"/>
                <pin_map port_index="1" component_pin="pcie_rx1_n"/>
                <pin_map port_index="2" component_pin="pcie_rx2_n"/>
                <pin_map port_index="3" component_pin="pcie_rx3_n"/>
                <pin_map port_index="4" component_pin="pcie_rx4_n"/>
                <pin_map port_index="5" component_pin="pcie_rx5_n"/>
                <pin_map port_index="6" component_pin="pcie_rx6_n"/>
                <pin_map port_index="7" component_pin="pcie_rx7_n"/>
                <pin_map port_index="8" component_pin="pcie_rx8_n"/>
                <pin_map port_index="9" component_pin="pcie_rx9_n"/>
                <pin_map port_index="10" component_pin="pcie_rx10_n"/>
                <pin_map port_index="11" component_pin="pcie_rx11_n"/>
                <pin_map port_index="12" component_pin="pcie_rx12_n"/>
                <pin_map port_index="13" component_pin="pcie_rx13_n"/>
                <pin_map port_index="14" component_pin="pcie_rx14_n"/>
                <pin_map port_index="15" component_pin="pcie_rx15_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="txp" physical_port="pcie_tx0_px16" dir="out" left="15" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_p"/>
                <pin_map port_index="1" component_pin="pcie_tx1_p"/>
                <pin_map port_index="2" component_pin="pcie_tx2_p"/>
                <pin_map port_index="3" component_pin="pcie_tx3_p"/>
                <pin_map port_index="4" component_pin="pcie_tx4_p"/>
                <pin_map port_index="5" component_pin="pcie_tx5_p"/>
                <pin_map port_index="6" component_pin="pcie_tx6_p"/>
                <pin_map port_index="7" component_pin="pcie_tx7_p"/>
                <pin_map port_index="8" component_pin="pcie_tx8_p"/>
                <pin_map port_index="9" component_pin="pcie_tx9_p"/>
                <pin_map port_index="10" component_pin="pcie_tx10_p"/>
                <pin_map port_index="11" component_pin="pcie_tx11_p"/>
                <pin_map port_index="12" component_pin="pcie_tx12_p"/>
                <pin_map port_index="13" component_pin="pcie_tx13_p"/>
                <pin_map port_index="14" component_pin="pcie_tx14_p"/>
                <pin_map port_index="15" component_pin="pcie_tx15_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="rxp" physical_port="pcie_rx0_px16" dir="in" left="15" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_p"/>
                <pin_map port_index="1" component_pin="pcie_rx1_p"/>
                <pin_map port_index="2" component_pin="pcie_rx2_p"/>
                <pin_map port_index="3" component_pin="pcie_rx3_p"/>
                <pin_map port_index="4" component_pin="pcie_rx4_p"/>
                <pin_map port_index="5" component_pin="pcie_rx5_p"/>
                <pin_map port_index="6" component_pin="pcie_rx6_p"/>
                <pin_map port_index="7" component_pin="pcie_rx7_p"/>
                <pin_map port_index="8" component_pin="pcie_rx8_p"/>
                <pin_map port_index="9" component_pin="pcie_rx9_p"/>
                <pin_map port_index="10" component_pin="pcie_rx10_p"/>
                <pin_map port_index="11" component_pin="pcie_rx11_p"/>
                <pin_map port_index="12" component_pin="pcie_rx12_p"/>
                <pin_map port_index="13" component_pin="pcie_rx13_p"/>
                <pin_map port_index="14" component_pin="pcie_rx14_p"/>
                <pin_map port_index="15" component_pin="pcie_rx15_p"/>
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="block_location" value="PCIE4C_X1Y0"/>
          </parameters>
        </interface>
        <interface mode="master" name="qsfp_1x" type="xilinx.com:interface:gt_rtl:1.0" of_component="qsfp" preset_proc="qsfp0_1x_preset">
          <description>1-lane GT interface over QSFP</description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="1"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="GTX_N" physical_port="QSFP28_0_txn1" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="QSFP28_0_TX_N0"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GTX_P" physical_port="QSFP28_0_txp1" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="QSFP28_0_TX_P0"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_N" physical_port="QSFP28_0_rxn1" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="QSFP28_0_RX_N0"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_P" physical_port="QSFP28_0_rxp1" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="QSFP28_0_RX_P0"/>
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="gt_loc" value=""/>
          </parameters>
        </interface>
        <interface mode="master" name="qsfp_2x" type="xilinx.com:interface:gt_rtl:1.0" of_component="qsfp" preset_proc="qsfp0_2x_preset">
          <description>2-lane GT interface over QSFP</description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="1"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="2"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="GTX_N" physical_port="QSFP28_0_txn2" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="QSFP28_0_TX_N0"/>
                <pin_map port_index="1" component_pin="QSFP28_0_TX_N1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GTX_P" physical_port="QSFP28_0_txp2" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="QSFP28_0_TX_P0"/>
                <pin_map port_index="1" component_pin="QSFP28_0_TX_P1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_N" physical_port="QSFP28_0_rxn2" dir="in" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="QSFP28_0_RX_N0"/>
                <pin_map port_index="1" component_pin="QSFP28_0_RX_N1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_P" physical_port="QSFP28_0_rxp2" dir="in" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="QSFP28_0_RX_P0"/>
                <pin_map port_index="1" component_pin="QSFP28_0_RX_P1"/>
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="gt_loc" value=""/>
          </parameters>
        </interface>
        <interface mode="master" name="qsfp_3x" type="xilinx.com:interface:gt_rtl:1.0" of_component="qsfp" preset_proc="qsfp0_3x_preset">
          <description>3-lane GT interface over QSFP</description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="1"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="GTX_N" physical_port="QSFP28_0_txn3" dir="out" left="2" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="QSFP28_0_TX_N0"/>
                <pin_map port_index="1" component_pin="QSFP28_0_TX_N1"/>
                <pin_map port_index="2" component_pin="QSFP28_0_TX_N2"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GTX_P" physical_port="QSFP28_0_txp3" dir="out" left="2" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="QSFP28_0_TX_P0"/>
                <pin_map port_index="1" component_pin="QSFP28_0_TX_P1"/>
                <pin_map port_index="2" component_pin="QSFP28_0_TX_P2"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_N" physical_port="QSFP28_0_rxn3" dir="in" left="2" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="QSFP28_0_RX_N0"/>
                <pin_map port_index="1" component_pin="QSFP28_0_RX_N1"/>
                <pin_map port_index="2" component_pin="QSFP28_0_RX_N2"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_P" physical_port="QSFP28_0_rxp3" dir="in" left="2" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="QSFP28_0_RX_P0"/>
                <pin_map port_index="1" component_pin="QSFP28_0_RX_P1"/>
                <pin_map port_index="2" component_pin="QSFP28_0_RX_P2"/>
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="gt_loc" value=""/>
          </parameters>
        </interface>
        <interface mode="master" name="qsfp_4x" type="xilinx.com:interface:gt_rtl:1.0" of_component="qsfp" preset_proc="qsfp0_4x_preset">
          <description>4-lane GT interface over QSFP</description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="1"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="2"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="cmac_usplus" order="3"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="GTX_N" physical_port="QSFP28_0_txn4" dir="out" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="QSFP28_0_TX_N0"/>
                <pin_map port_index="1" component_pin="QSFP28_0_TX_N1"/>
                <pin_map port_index="2" component_pin="QSFP28_0_TX_N2"/>
                <pin_map port_index="3" component_pin="QSFP28_0_TX_N3"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GTX_P" physical_port="QSFP28_0_txp4" dir="out" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="QSFP28_0_TX_P0"/>
                <pin_map port_index="1" component_pin="QSFP28_0_TX_P1"/>
                <pin_map port_index="2" component_pin="QSFP28_0_TX_P2"/>
                <pin_map port_index="3" component_pin="QSFP28_0_TX_P3"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_N" physical_port="QSFP28_0_rxn4" dir="in" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="QSFP28_0_RX_N0"/>
                <pin_map port_index="1" component_pin="QSFP28_0_RX_N1"/>
                <pin_map port_index="2" component_pin="QSFP28_0_RX_N2"/>
                <pin_map port_index="3" component_pin="QSFP28_0_RX_N3"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_P" physical_port="QSFP28_0_rxp4" dir="in" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="QSFP28_0_RX_P0"/>
                <pin_map port_index="1" component_pin="QSFP28_0_RX_P1"/>
                <pin_map port_index="2" component_pin="QSFP28_0_RX_P2"/>
                <pin_map port_index="3" component_pin="QSFP28_0_RX_P3"/>
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="gt_loc" value=""/>
          </parameters>
        </interface>
      </interfaces>
    </component>
    <component name="hbm_cattrip" display_name="HBM CATTRIP (Mandatory)" type="chip" sub_type="led" major_group="General Purpose Input or Output">
      <description>HBM CATTRIP Active High to gate power supply via Satellite Controller. Please ensure proper connection to PIN J18 and tie low if not connected to the HBM.</description>
      <preferred_ips>
        <preferred_ip vendor="xilinx.com" library="ip" name="hbm" order="0"/>
      </preferred_ips>
    </component>
    <component name="qsfp28_leds" display_name="QSFP28 LEDs" type="chip" sub_type="led" major_group="General Purpose Input or Output" part_name="SML-LX0603IW-TR" vendor="LUMEX">
      <description>Status LEDs, 5-3 are for QSFP1 and 2-0 are for QSFP0 in the order [STATUS_LEDY,STATUS_LEDG,ACTIVITY_LED] </description>
    </component>
    <component name="uart_msp" display_name="UART MSP" type="chip" sub_type="uart" major_group="Miscellaneous">
      <description>UART interface to MSP432 Satellite Controller from CMS</description>
      <pins>
        <pin index="0" name="uart_msp_TXD" iostandard="LVCMOS18"/>
        <pin index="1" name="uart_msp_RXD" iostandard="LVCMOS18"/>
      </pins>
      <preferred_ips>
        <preferred_ip vendor="xilinx.com" library="ip" name="cms_subsystem" order="0"/>
      </preferred_ips>
    </component>
    <component name="reset_si5394" display_name="Reset to SI5394" type="chip" sub_type="led" major_group="General Purpose Input or Output" part_name="SI5394" vendor="Silicon Labs" spec_url="www.silabs.com">
      <description>GPIO reset to SI5394 (SI_RSTBB) </description>
    </component>
    <component name="gpio_si5394" display_name="GPIO from SI5394" type="chip" sub_type="led" major_group="General Purpose Input or Output" part_name="SI5394" vendor="Silicon Labs" spec_url="www.silabs.com">
      <description>GPIO from SI5394 (SI_INTRB, SI_PLL_LOCK, SI_IN_LOS)</description>
    </component>
    <component name="msp_gpio" display_name="GPIO from MSP" type="chip" sub_type="led" major_group="General Purpose Input or Output">
      <description>GPIO signals from MSP Satellite Controller to the CMS</description>
      <preferred_ips>
        <preferred_ip vendor="xilinx.com" library="ip" name="cms_subsystem" order="0"/>
      </preferred_ips>
    </component>
    <component name="iic_si5394" display_name="I2C SI5394" type="chip" sub_type="mux" major_group="Miscellaneous" part_name="SI5394" vendor="Silicon Labs" spec_url="www.silabs.com">
      <description>I2C to SI5394</description>
    </component>
    <component name="qsfp_161mhz" display_name="QSFP Differential Clock 0" type="chip" sub_type="system_clock" major_group="High Speed Tranceivers" part_name="SI5394" vendor="Silicon Labs" spec_url="www.silabs.com">
      <description>1.2V LVDS differential 161 MHz oscillator used as a GT reference clock on the board labelled SYNCE_CLK.</description>
      <parameters>
        <parameter name="frequency" value="161132812"/>
      </parameters>
      <preferred_ips>
        <preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
      </preferred_ips>
    </component>
    <component name="qsfp_322mhz" display_name="QSFP Differential Clock 1" type="chip" sub_type="system_clock" major_group="High Speed Tranceivers" part_name="SI5394" vendor="Silicon Labs" spec_url="www.silabs.com">
      <description>1.2V LVDS differential 322 MHz oscillator used as a GT reference clock on the board labelled 1588_CLK.</description>
      <parameters>
        <parameter name="frequency" value="322265625"/>
      </parameters>
      <preferred_ips>
        <preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
      </preferred_ips>
    </component>
    <component name="cmc_clk" display_name="CMC Differential Clock" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="SI53306-B-GM" vendor="Silicon Labs" spec_url="www.silabs.com">
      <description>1.2V LVDS differential 100 MHz oscillator used as CMC differential clock input on the board</description>
      <parameters>
        <parameter name="frequency" value="100000000"/>
      </parameters>
      <preferred_ips>
        <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
        <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="1"/>
      </preferred_ips>
    </component>
    <component name="hbm_clk" display_name="HBM Differential Clock" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="SI53306-B-GM" vendor="Silicon Labs" spec_url="www.silabs.com">
      <description>1.2V LVDS differential 100 MHz oscillator used as HBM differential clock input on the board</description>
      <parameters>
        <parameter name="frequency" value="100000000"/>
      </parameters>
      <preferred_ips>
        <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0"/>
        <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="1"/>
      </preferred_ips>
    </component>
    <component name="pcie_refclk" display_name="PCIe Reference Clock" type="chip" sub_type="mgt_clock" major_group="Clock Sources" part_name="pcie_8lane_edge" vendor="Clock" spec_url="">
      <description>Clock input from PCI Express edge connector</description>
      <parameters>
        <parameter name="frequency" value="100000000"/>
      </parameters>
      <preferred_ips>
        <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0"/>
        <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="1"/>
      </preferred_ips>
    </component>
    <component name="pci_express" display_name="PCI Express" type="chip" sub_type="chip" major_group="High Speed Tranceivers">
      <description>PCI Express</description>
      <component_modes>
        <component_mode name="pci_express_x1" display_name="pci_express x1 ">
          <interfaces>
            <interface name="pci_express_x1"/>
            <interface name="pcie_perstn" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="qdma" order="1"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="pcie4c_uscale_plus" order="2"/>
          </preferred_ips>
        </component_mode>
        <component_mode name="pci_express_x2" display_name="pci_express x2 ">
          <interfaces>
            <interface name="pci_express_x2"/>
            <interface name="pcie_perstn" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="qdma" order="1"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="pcie4c_uscale_plus" order="2"/>
          </preferred_ips>
        </component_mode>
        <component_mode name="pci_express_x4" display_name="pci_express x4 ">
          <interfaces>
            <interface name="pci_express_x4"/>
            <interface name="pcie_perstn" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="qdma" order="1"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="pcie4c_uscale_plus" order="2"/>
          </preferred_ips>
        </component_mode>
        <component_mode name="pci_express_x8" display_name="pci_express x8 ">
          <interfaces>
            <interface name="pci_express_x8"/>
            <interface name="pcie_perstn" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="qdma" order="1"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="pcie4c_uscale_plus" order="2"/>
          </preferred_ips>
        </component_mode>
        <component_mode name="pci_express_x16" display_name="pci_express x16 ">
          <interfaces>
            <interface name="pci_express_x16"/>
            <interface name="pcie_perstn" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="qdma" order="1"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="pcie4c_uscale_plus" order="2"/>
          </preferred_ips>
        </component_mode>
      </component_modes>
    </component>
    <component name="qsfp" display_name="QSFP Connector" type="chip" sub_type="sfp" major_group="High Speed Tranceivers" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
      <description>QSFP Connector 0</description>
      <component_modes>
        <component_mode name="qsfp_1x_161" display_name="qsfp_1x_161">
          <interfaces>
            <interface name="qsfp_1x"/>
            <interface name="qsfp_161mhz" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="1"/>
          </preferred_ips>
        </component_mode>
        <component_mode name="qsfp_2x_161" display_name="qsfp_2x_161">
          <interfaces>
            <interface name="qsfp_2x"/>
            <interface name="qsfp_161mhz" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="1"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="1"/>
          </preferred_ips>
        </component_mode>
        <component_mode name="qsfp_3x_161" display_name="qsfp_3x_161">
          <interfaces>
            <interface name="qsfp_3x"/>
            <interface name="qsfp_161mhz" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="1"/>
          </preferred_ips>
        </component_mode>
        <component_mode name="qsfp_4x_161" display_name="qsfp_4x_161">
          <interfaces>
            <interface name="qsfp_4x"/>
            <interface name="qsfp_161mhz" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="1"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="2"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="cmac_usplus" order="3"/>
          </preferred_ips>
        </component_mode>
        <component_mode name="qsfp_1x_322" display_name="qsfp_1x_322">
          <interfaces>
            <interface name="qsfp_1x"/>
            <interface name="qsfp_322mhz" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="1"/>
          </preferred_ips>
        </component_mode>
        <component_mode name="qsfp_2x_322" display_name="qsfp_2x_322">
          <interfaces>
            <interface name="qsfp_2x"/>
            <interface name="qsfp_322mhz" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="1"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="1"/>
          </preferred_ips>
        </component_mode>
        <component_mode name="qsfp_3x_322" display_name="qsfp_3x_322">
          <interfaces>
            <interface name="qsfp_3x"/>
            <interface name="qsfp_322mhz" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="1"/>
          </preferred_ips>
        </component_mode>
        <component_mode name="qsfp_4x_322" display_name="qsfp_4x_322">
          <interfaces>
            <interface name="qsfp_4x"/>
            <interface name="qsfp_322mhz" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="1"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="2"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="cmac_usplus" order="3"/>
          </preferred_ips>
        </component_mode>
      </component_modes>
    </component>
  </components>
  <jtag_chains>
    <jtag_chain name="chain1">
      <position name="0" component="part0"/>
    </jtag_chain>
  </jtag_chains>
  <connections>
    <connection name="part0_pcie_perstn" component1="part0" component2="pcie_perstn">
      <connection_map name="part0_pcie_perstn" c1_st_index="0" c1_end_index="0" c2_st_index="0" c2_end_index="0"/>
    </connection>
    <connection name="part0_hbm_cattrip" component1="part0" component2="hbm_cattrip">
      <connection_map name="part0_hbm_cattrip" typical_delay="5" c1_st_index="2" c1_end_index="2" c2_st_index="0" c2_end_index="0"/>
    </connection>
    <connection name="part0_qsfp28_leds" component1="part0" component2="qsfp28_leds">
      <connection_map name="part0_qsfp28_leds" typical_delay="5" c1_st_index="3" c1_end_index="8" c2_st_index="0" c2_end_index="5"/>
    </connection>
    <connection name="part0_uart_msp" component1="part0" component2="uart_msp">
      <connection_map name="part0_uart_msp" typical_delay="5" c1_st_index="9" c1_end_index="10" c2_st_index="0" c2_end_index="1"/>
    </connection>
    <connection name="part0_reset_si5394" component1="part0" component2="reset_si5394">
      <connection_map name="part0_reset_si5394" typical_delay="5" c1_st_index="11" c1_end_index="11" c2_st_index="0" c2_end_index="0"/>
    </connection>
    <connection name="part0_gpio_si5394" component1="part0" component2="gpio_si5394">
      <connection_map name="part0_gpio_si5394" typical_delay="5" c1_st_index="12" c1_end_index="14" c2_st_index="0" c2_end_index="2"/>
    </connection>
    <connection name="part0_msp_gpio" component1="part0" component2="msp_gpio">
      <connection_map name="part0_msp_gpio" typical_delay="5" c1_st_index="15" c1_end_index="16" c2_st_index="0" c2_end_index="1"/>
    </connection>
    <connection name="part0_iic_si5394" component1="part0" component2="iic_si5394">
      <connection_map name="part0_iic_si5394" typical_delay="5" c1_st_index="100" c1_end_index="101" c2_st_index="0" c2_end_index="1"/>
    </connection>
    <connection name="part0_qsfp_161mhz" component1="part0" component2="qsfp_161mhz">
      <connection_map name="part0_qsfp_161mhz" typical_delay="5" c1_st_index="104" c1_end_index="105" c2_st_index="0" c2_end_index="1"/>
    </connection>
    <connection name="part0_qsfp_322mhz" component1="part0" component2="qsfp_322mhz">
      <connection_map name="part0_qsfp_322mhz" typical_delay="5" c1_st_index="106" c1_end_index="107" c2_st_index="0" c2_end_index="1"/>
    </connection>
    <connection name="part0_cmc_clk" component1="part0" component2="cmc_clk">
      <connection_map name="part0_cmc_clk" typical_delay="5" c1_st_index="108" c1_end_index="109" c2_st_index="0" c2_end_index="1"/>
    </connection>
    <connection name="part0_hbm_clk" component1="part0" component2="hbm_clk">
      <connection_map name="part0_hbm_clk" typical_delay="5" c1_st_index="110" c1_end_index="111" c2_st_index="0" c2_end_index="1"/>
    </connection>
    <connection name="part0_pcie_refclk" component1="part0" component2="pcie_refclk">
      <connection_map name="part0_pcie_refclk" typical_delay="5" c1_st_index="700" c1_end_index="701" c2_st_index="0" c2_end_index="1"/>
    </connection>
    <connection name="part0_pci_express" component1="part0" component2="pci_express">
      <connection_map name="part0_pcie_express_1" c1_st_index="702" c1_end_index="765" c2_st_index="0" c2_end_index="63"/>
    </connection>
    <connection name="part0_qsfp_gt" component1="part0" component2="qsfp">
      <connection_map name="part0_sfpdd_gt" typical_delay="5" c1_st_index="800" c1_end_index="815" c2_st_index="0" c2_end_index="15"/>
    </connection>
  </connections>
  <ip_associated_rules>
    <ip_associated_rule name="default">
      <ip vendor="xilinx.com" library="ip" name="xdma" version="*" ip_interface="sys_rst_n">
        <associated_board_interfaces>
          <associated_board_interface name="pcie_perstn" order="0"/>
        </associated_board_interfaces>
      </ip>
      <ip vendor="xilinx.com" library="ip" name="pcie4_uscale_plus" version="*" ip_interface="sys_rst_n">
        <associated_board_interfaces>
          <associated_board_interface name="pcie_perstn" order="0"/>
        </associated_board_interfaces>
      </ip>
      <ip vendor="xilinx.com" library="ip" name="qdma" version="*" ip_interface="sys_rst_n">
        <associated_board_interfaces>
          <associated_board_interface name="pcie_perstn" order="0"/>
        </associated_board_interfaces>
      </ip>
      <ip vendor="xilinx.com" library="ip" name="hbm" version="*" ip_interface="DRAM_0_STAT_CATTRIP">
        <associated_board_interfaces>
          <associated_board_interface name="hbm_cattrip" order="0"/>
        </associated_board_interfaces>
      </ip>
      <ip vendor="xilinx.com" library="ip" name="util_ds_buf" version="*" ip_interface="CLK_IN_D">
        <associated_board_interfaces>
          <associated_board_interface name="pcie_refclk" order="0"/>
          <associated_board_interface name="cmc_clk" order="1"/>
          <associated_board_interface name="hbm_clk" order="2"/>
        </associated_board_interfaces>
      </ip>
      <ip vendor="xilinx.com" library="ip" name="clk_wiz" version="*" ip_interface="CLK_IN_D">
        <associated_board_interfaces>
          <associated_board_interface name="cmc_clk" order="0"/>
          <associated_board_interface name="pcie_refclk" order="1"/>
          <associated_board_interface name="hbm_clk" order="2"/>
        </associated_board_interfaces>
      </ip>
      <ip vendor="xilinx.com" library="ip" name="xxv_ethernet" version="*" ip_interface="gt_serial_port">
        <associated_board_interfaces>
          <associated_board_interface name="qsfp_1x" order="0"/>
          <associated_board_interface name="qsfp_2x" order="1"/>
          <associated_board_interface name="qsfp_3x" order="2"/>
          <associated_board_interface name="qsfp_4x" order="3"/>
        </associated_board_interfaces>
      </ip>
      <ip vendor="xilinx.com" library="ip" name="usxgmii" version="*" ip_interface="gt_serial_port">
        <associated_board_interfaces>
          <associated_board_interface name="qsfp_1x" order="0"/>
          <associated_board_interface name="qsfp_2x" order="1"/>
          <associated_board_interface name="qsfp_3x" order="2"/>
          <associated_board_interface name="qsfp_4x" order="3"/>
        </associated_board_interfaces>
      </ip>
      <ip vendor="xilinx.com" library="ip" name="l_ethernet" version="*" ip_interface="gt_serial_port">
        <associated_board_interfaces>
          <associated_board_interface name="qsfp_2x" order="0"/>
          <associated_board_interface name="qsfp_4x" order="1"/>
        </associated_board_interfaces>
      </ip>
      <ip vendor="xilinx.com" library="ip" name="cmac_usplus" version="*" ip_interface="gt_serial_port">
        <associated_board_interfaces>
          <associated_board_interface name="qsfp_4x" order="0"/>
        </associated_board_interfaces>
      </ip>
      <ip vendor="xilinx.com" library="ip" name="xxv_ethernet" version="*" ip_interface="gt_ref_clk">
        <associated_board_interfaces>
          <associated_board_interface name="qsfp_161mhz" order="0"/>
          <associated_board_interface name="qsfp_322mhz" order="1"/>
        </associated_board_interfaces>
      </ip>
      <ip vendor="xilinx.com" library="ip" name="usxgmii" version="*" ip_interface="gt_ref_clk">
        <associated_board_interfaces>
          <associated_board_interface name="qsfp_161mhz" order="0"/>
          <associated_board_interface name="qsfp_322mhz" order="1"/>
        </associated_board_interfaces>
      </ip>
      <ip vendor="xilinx.com" library="ip" name="l_ethernet" version="*" ip_interface="gt_ref_clk">
        <associated_board_interfaces>
          <associated_board_interface name="qsfp_161mhz" order="0"/>
          <associated_board_interface name="qsfp_322mhz" order="1"/>
        </associated_board_interfaces>
      </ip>
      <ip vendor="xilinx.com" library="ip" name="cmac_usplus" version="*" ip_interface="gt_ref_clk">
        <associated_board_interfaces>
          <associated_board_interface name="qsfp_161mhz" order="0"/>
          <associated_board_interface name="qsfp_322mhz" order="1"/>
        </associated_board_interfaces>
      </ip>
    </ip_associated_rule>
  </ip_associated_rules>
</board>
