INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/MUX2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/PCAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/TopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/TopModuleTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModuleTB
