// Seed: 3634393257
module module_0 (
    output supply1 id_0
);
  reg id_3 = -1, id_4, id_5, id_6;
  wire id_7, id_8;
  initial id_4 <= 1'b0;
  initial $display(id_5 & 1, -1, id_6);
endmodule
module module_1 (
    output wor  id_0,
    output tri  id_1,
    input  tri0 id_2,
    input  wire id_3,
    input  wor  id_4
);
  wand id_6;
  wire id_7;
  initial id_6 = id_2;
  wire id_8;
  module_0 modCall_1 (id_1);
  assign modCall_1.id_5 = 0;
endmodule
module module_2;
  assign id_1 = -1;
  supply0 id_2, id_3;
  assign id_2 = -1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  for (id_5 = id_5; id_5; id_1 = ~id_4)
  if (id_5) tri1 id_6;
  else wire id_7;
  module_2 modCall_1 ();
  id_8 :
  assert property (@(-1'd0) {id_6.id_8, 1'b0}) if (1'b0);
  id_9(
      -1
  );
endmodule
