-- WARNING: Do NOT edit the input and output ports in this file in a text
-- editor if you plan to continue editing the block that represents it in
-- the Block Editor! File corruption is VERY likely to occur.

-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.


-- Generated by Quartus II 64-Bit Version 13.1 (Build Build 162 10/23/2013)
-- Created on Thu Jun 26 11:56:23 2014

FUNCTION ghrd_top (CLOCK, HPS_DDR3_RZQ, HPS_ENET_RX_CLK, HPS_ENET_RX_DATA[3..0], HPS_ENET_RX_DV, HPS_SPIM_MISO, HPS_UART_RX, HPS_USB_CLKOUT, HPS_USB_DIR, HPS_USB_NXT, bbox_0[31..0], bbox_1[31..0], pio_test[31..0], SW[9..0])
	RETURNS (HPS_CONV_USB_N, HPS_DDR3_ADDR[14..0], HPS_DDR3_BA[2..0], HPS_DDR3_CAS_N, HPS_DDR3_CKE, HPS_DDR3_CK_N, HPS_DDR3_CK_P, HPS_DDR3_CS_N, HPS_DDR3_DM[3..0], HPS_DDR3_DQ[31..0], HPS_DDR3_DQS_N[3..0], HPS_DDR3_DQS_P[3..0], HPS_DDR3_ODT, HPS_DDR3_RAS_N, HPS_DDR3_RESET_N, HPS_DDR3_WE_N, HPS_ENET_GTX_CLK, HPS_ENET_INT_N, HPS_ENET_MDC, HPS_ENET_MDIO, HPS_ENET_TX_DATA[3..0], HPS_ENET_TX_EN, HPS_FLASH_DATA[3..0], HPS_FLASH_DCLK, HPS_FLASH_NCSO, HPS_GPIO[1..0], HPS_GSENSOR_INT, HPS_I2C1_SCLK, HPS_I2C1_SDAT, HPS_I2C2_SCLK, HPS_I2C2_SDAT, HPS_I2C_CONTROL, HPS_KEY, HPS_LED, HPS_SD_CLK, HPS_SD_CMD, HPS_SD_DATA[3..0], HPS_SPIM_CLK, HPS_SPIM_MOSI, HPS_SPIM_SS, HPS_UART_TX, HPS_USB_DATA[7..0], HPS_USB_STP, LEDR[9..0], n_fish[15..0], test_32t_0[31..0], test_16t_0[15..0], test_16t_1[15..0], test_16t_2[15..0]);
