

================================================================
== Vivado HLS Report for 'clear_pad2'
================================================================
* Date:           Tue Jun 16 15:46:06 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        final
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 2.314 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2385|     2385| 23.850 us | 23.850 us |  2385|  2385|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |     2384|     2384|       149|          -|          -|    16|    no    |
        | + Loop 1.1  |       56|       56|         2|          2|          1|    28|    yes   |
        | + Loop 1.2  |       88|       88|         2|          2|          1|    44|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    209|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    944|    -|
|Register         |        -|      -|     726|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     726|   1153|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln203_16_fu_1382_p2  |     +    |      0|  0|  19|          12|           5|
    |add_ln203_17_fu_1408_p2  |     +    |      0|  0|  19|          12|           5|
    |add_ln203_18_fu_1474_p2  |     +    |      0|  0|  19|          12|          12|
    |add_ln203_19_fu_1500_p2  |     +    |      0|  0|  18|          11|          11|
    |add_ln203_20_fu_1526_p2  |     +    |      0|  0|  18|          11|          11|
    |add_ln203_21_fu_1350_p2  |     +    |      0|  0|  19|          12|           7|
    |add_ln203_fu_1356_p2     |     +    |      0|  0|  19|          12|           6|
    |c_fu_1308_p2             |     +    |      0|  0|  15|           5|           1|
    |i_fu_1344_p2             |     +    |      0|  0|  15|           5|           1|
    |j_fu_1440_p2             |     +    |      0|  0|  15|           6|           1|
    |icmp_ln312_fu_1302_p2    |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln314_fu_1338_p2    |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln321_fu_1434_p2    |   icmp   |      0|  0|  11|           6|           6|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 209|         114|          76|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  44|          9|    1|          9|
    |buf_0_V_address0   |  27|          5|   13|         65|
    |buf_0_V_address1   |  27|          5|   13|         65|
    |buf_10_V_address0  |  27|          5|   13|         65|
    |buf_10_V_address1  |  27|          5|   13|         65|
    |buf_11_V_address0  |  27|          5|   13|         65|
    |buf_11_V_address1  |  27|          5|   13|         65|
    |buf_12_V_address0  |  27|          5|   13|         65|
    |buf_12_V_address1  |  27|          5|   13|         65|
    |buf_13_V_address0  |  27|          5|   13|         65|
    |buf_13_V_address1  |  27|          5|   13|         65|
    |buf_14_V_address0  |  27|          5|   13|         65|
    |buf_14_V_address1  |  27|          5|   13|         65|
    |buf_15_V_address0  |  27|          5|   13|         65|
    |buf_15_V_address1  |  27|          5|   13|         65|
    |buf_1_V_address0   |  27|          5|   13|         65|
    |buf_1_V_address1   |  27|          5|   13|         65|
    |buf_2_V_address0   |  27|          5|   13|         65|
    |buf_2_V_address1   |  27|          5|   13|         65|
    |buf_3_V_address0   |  27|          5|   13|         65|
    |buf_3_V_address1   |  27|          5|   13|         65|
    |buf_4_V_address0   |  27|          5|   13|         65|
    |buf_4_V_address1   |  27|          5|   13|         65|
    |buf_5_V_address0   |  27|          5|   13|         65|
    |buf_5_V_address1   |  27|          5|   13|         65|
    |buf_6_V_address0   |  27|          5|   13|         65|
    |buf_6_V_address1   |  27|          5|   13|         65|
    |buf_7_V_address0   |  27|          5|   13|         65|
    |buf_7_V_address1   |  27|          5|   13|         65|
    |buf_8_V_address0   |  27|          5|   13|         65|
    |buf_8_V_address1   |  27|          5|   13|         65|
    |buf_9_V_address0   |  27|          5|   13|         65|
    |buf_9_V_address1   |  27|          5|   13|         65|
    |c_0_reg_1258       |   9|          2|    5|         10|
    |i_0_reg_1269       |   9|          2|    5|         10|
    |j_0_reg_1291       |   9|          2|    6|         12|
    |phi_mul_reg_1280   |   9|          2|   12|         24|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 944|        177|  445|       2145|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |add_ln203_21_reg_1574      |  12|   0|   12|          0|
    |ap_CS_fsm                  |   8|   0|    8|          0|
    |buf_0_V_addr_33_reg_1579   |  12|   0|   13|          1|
    |buf_0_V_addr_34_reg_1748   |  11|   0|   13|          2|
    |buf_0_V_addr_35_reg_1584   |  12|   0|   13|          1|
    |buf_0_V_addr_36_reg_1753   |   6|   0|   13|          7|
    |buf_10_V_addr_33_reg_1679  |  12|   0|   13|          1|
    |buf_10_V_addr_34_reg_1848  |  11|   0|   13|          2|
    |buf_10_V_addr_35_reg_1684  |  12|   0|   13|          1|
    |buf_10_V_addr_36_reg_1853  |   6|   0|   13|          7|
    |buf_11_V_addr_33_reg_1689  |  12|   0|   13|          1|
    |buf_11_V_addr_34_reg_1858  |  11|   0|   13|          2|
    |buf_11_V_addr_35_reg_1694  |  12|   0|   13|          1|
    |buf_11_V_addr_36_reg_1863  |   6|   0|   13|          7|
    |buf_12_V_addr_33_reg_1699  |  12|   0|   13|          1|
    |buf_12_V_addr_34_reg_1868  |  11|   0|   13|          2|
    |buf_12_V_addr_35_reg_1704  |  12|   0|   13|          1|
    |buf_12_V_addr_36_reg_1873  |   6|   0|   13|          7|
    |buf_13_V_addr_33_reg_1709  |  12|   0|   13|          1|
    |buf_13_V_addr_34_reg_1878  |  11|   0|   13|          2|
    |buf_13_V_addr_35_reg_1714  |  12|   0|   13|          1|
    |buf_13_V_addr_36_reg_1883  |   6|   0|   13|          7|
    |buf_14_V_addr_33_reg_1719  |  12|   0|   13|          1|
    |buf_14_V_addr_34_reg_1888  |  11|   0|   13|          2|
    |buf_14_V_addr_35_reg_1724  |  12|   0|   13|          1|
    |buf_14_V_addr_36_reg_1893  |   6|   0|   13|          7|
    |buf_15_V_addr_33_reg_1729  |  12|   0|   13|          1|
    |buf_15_V_addr_34_reg_1898  |  11|   0|   13|          2|
    |buf_15_V_addr_35_reg_1734  |  12|   0|   13|          1|
    |buf_15_V_addr_36_reg_1903  |   6|   0|   13|          7|
    |buf_1_V_addr_33_reg_1589   |  12|   0|   13|          1|
    |buf_1_V_addr_34_reg_1758   |  11|   0|   13|          2|
    |buf_1_V_addr_35_reg_1594   |  12|   0|   13|          1|
    |buf_1_V_addr_36_reg_1763   |   6|   0|   13|          7|
    |buf_2_V_addr_33_reg_1599   |  12|   0|   13|          1|
    |buf_2_V_addr_34_reg_1768   |  11|   0|   13|          2|
    |buf_2_V_addr_35_reg_1604   |  12|   0|   13|          1|
    |buf_2_V_addr_36_reg_1773   |   6|   0|   13|          7|
    |buf_3_V_addr_33_reg_1609   |  12|   0|   13|          1|
    |buf_3_V_addr_34_reg_1778   |  11|   0|   13|          2|
    |buf_3_V_addr_35_reg_1614   |  12|   0|   13|          1|
    |buf_3_V_addr_36_reg_1783   |   6|   0|   13|          7|
    |buf_4_V_addr_33_reg_1619   |  12|   0|   13|          1|
    |buf_4_V_addr_34_reg_1788   |  11|   0|   13|          2|
    |buf_4_V_addr_35_reg_1624   |  12|   0|   13|          1|
    |buf_4_V_addr_36_reg_1793   |   6|   0|   13|          7|
    |buf_5_V_addr_33_reg_1629   |  12|   0|   13|          1|
    |buf_5_V_addr_34_reg_1798   |  11|   0|   13|          2|
    |buf_5_V_addr_35_reg_1634   |  12|   0|   13|          1|
    |buf_5_V_addr_36_reg_1803   |   6|   0|   13|          7|
    |buf_6_V_addr_33_reg_1639   |  12|   0|   13|          1|
    |buf_6_V_addr_34_reg_1808   |  11|   0|   13|          2|
    |buf_6_V_addr_35_reg_1644   |  12|   0|   13|          1|
    |buf_6_V_addr_36_reg_1813   |   6|   0|   13|          7|
    |buf_7_V_addr_33_reg_1649   |  12|   0|   13|          1|
    |buf_7_V_addr_34_reg_1818   |  11|   0|   13|          2|
    |buf_7_V_addr_35_reg_1654   |  12|   0|   13|          1|
    |buf_7_V_addr_36_reg_1823   |   6|   0|   13|          7|
    |buf_8_V_addr_33_reg_1659   |  12|   0|   13|          1|
    |buf_8_V_addr_34_reg_1828   |  11|   0|   13|          2|
    |buf_8_V_addr_35_reg_1664   |  12|   0|   13|          1|
    |buf_8_V_addr_36_reg_1833   |   6|   0|   13|          7|
    |buf_9_V_addr_33_reg_1669   |  12|   0|   13|          1|
    |buf_9_V_addr_34_reg_1838   |  11|   0|   13|          2|
    |buf_9_V_addr_35_reg_1674   |  12|   0|   13|          1|
    |buf_9_V_addr_36_reg_1843   |   6|   0|   13|          7|
    |c_0_reg_1258               |   5|   0|    5|          0|
    |c_reg_1556                 |   5|   0|    5|          0|
    |i_0_reg_1269               |   5|   0|    5|          0|
    |i_reg_1569                 |   5|   0|    5|          0|
    |icmp_ln314_reg_1565        |   1|   0|    1|          0|
    |icmp_ln321_reg_1739        |   1|   0|    1|          0|
    |j_0_reg_1291               |   6|   0|    6|          0|
    |j_reg_1743                 |   6|   0|    6|          0|
    |phi_mul_reg_1280           |  12|   0|   12|          0|
    |trunc_ln203_reg_1561       |   4|   0|    4|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 726|   0|  902|        176|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  clear_pad2  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  clear_pad2  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  clear_pad2  | return value |
|ap_done            | out |    1| ap_ctrl_hs |  clear_pad2  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  clear_pad2  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  clear_pad2  | return value |
|buf_0_V_address0   | out |   13|  ap_memory |    buf_0_V   |     array    |
|buf_0_V_ce0        | out |    1|  ap_memory |    buf_0_V   |     array    |
|buf_0_V_we0        | out |    1|  ap_memory |    buf_0_V   |     array    |
|buf_0_V_d0         | out |   13|  ap_memory |    buf_0_V   |     array    |
|buf_0_V_address1   | out |   13|  ap_memory |    buf_0_V   |     array    |
|buf_0_V_ce1        | out |    1|  ap_memory |    buf_0_V   |     array    |
|buf_0_V_we1        | out |    1|  ap_memory |    buf_0_V   |     array    |
|buf_0_V_d1         | out |   13|  ap_memory |    buf_0_V   |     array    |
|buf_1_V_address0   | out |   13|  ap_memory |    buf_1_V   |     array    |
|buf_1_V_ce0        | out |    1|  ap_memory |    buf_1_V   |     array    |
|buf_1_V_we0        | out |    1|  ap_memory |    buf_1_V   |     array    |
|buf_1_V_d0         | out |   13|  ap_memory |    buf_1_V   |     array    |
|buf_1_V_address1   | out |   13|  ap_memory |    buf_1_V   |     array    |
|buf_1_V_ce1        | out |    1|  ap_memory |    buf_1_V   |     array    |
|buf_1_V_we1        | out |    1|  ap_memory |    buf_1_V   |     array    |
|buf_1_V_d1         | out |   13|  ap_memory |    buf_1_V   |     array    |
|buf_2_V_address0   | out |   13|  ap_memory |    buf_2_V   |     array    |
|buf_2_V_ce0        | out |    1|  ap_memory |    buf_2_V   |     array    |
|buf_2_V_we0        | out |    1|  ap_memory |    buf_2_V   |     array    |
|buf_2_V_d0         | out |   13|  ap_memory |    buf_2_V   |     array    |
|buf_2_V_address1   | out |   13|  ap_memory |    buf_2_V   |     array    |
|buf_2_V_ce1        | out |    1|  ap_memory |    buf_2_V   |     array    |
|buf_2_V_we1        | out |    1|  ap_memory |    buf_2_V   |     array    |
|buf_2_V_d1         | out |   13|  ap_memory |    buf_2_V   |     array    |
|buf_3_V_address0   | out |   13|  ap_memory |    buf_3_V   |     array    |
|buf_3_V_ce0        | out |    1|  ap_memory |    buf_3_V   |     array    |
|buf_3_V_we0        | out |    1|  ap_memory |    buf_3_V   |     array    |
|buf_3_V_d0         | out |   13|  ap_memory |    buf_3_V   |     array    |
|buf_3_V_address1   | out |   13|  ap_memory |    buf_3_V   |     array    |
|buf_3_V_ce1        | out |    1|  ap_memory |    buf_3_V   |     array    |
|buf_3_V_we1        | out |    1|  ap_memory |    buf_3_V   |     array    |
|buf_3_V_d1         | out |   13|  ap_memory |    buf_3_V   |     array    |
|buf_4_V_address0   | out |   13|  ap_memory |    buf_4_V   |     array    |
|buf_4_V_ce0        | out |    1|  ap_memory |    buf_4_V   |     array    |
|buf_4_V_we0        | out |    1|  ap_memory |    buf_4_V   |     array    |
|buf_4_V_d0         | out |   13|  ap_memory |    buf_4_V   |     array    |
|buf_4_V_address1   | out |   13|  ap_memory |    buf_4_V   |     array    |
|buf_4_V_ce1        | out |    1|  ap_memory |    buf_4_V   |     array    |
|buf_4_V_we1        | out |    1|  ap_memory |    buf_4_V   |     array    |
|buf_4_V_d1         | out |   13|  ap_memory |    buf_4_V   |     array    |
|buf_5_V_address0   | out |   13|  ap_memory |    buf_5_V   |     array    |
|buf_5_V_ce0        | out |    1|  ap_memory |    buf_5_V   |     array    |
|buf_5_V_we0        | out |    1|  ap_memory |    buf_5_V   |     array    |
|buf_5_V_d0         | out |   13|  ap_memory |    buf_5_V   |     array    |
|buf_5_V_address1   | out |   13|  ap_memory |    buf_5_V   |     array    |
|buf_5_V_ce1        | out |    1|  ap_memory |    buf_5_V   |     array    |
|buf_5_V_we1        | out |    1|  ap_memory |    buf_5_V   |     array    |
|buf_5_V_d1         | out |   13|  ap_memory |    buf_5_V   |     array    |
|buf_6_V_address0   | out |   13|  ap_memory |    buf_6_V   |     array    |
|buf_6_V_ce0        | out |    1|  ap_memory |    buf_6_V   |     array    |
|buf_6_V_we0        | out |    1|  ap_memory |    buf_6_V   |     array    |
|buf_6_V_d0         | out |   13|  ap_memory |    buf_6_V   |     array    |
|buf_6_V_address1   | out |   13|  ap_memory |    buf_6_V   |     array    |
|buf_6_V_ce1        | out |    1|  ap_memory |    buf_6_V   |     array    |
|buf_6_V_we1        | out |    1|  ap_memory |    buf_6_V   |     array    |
|buf_6_V_d1         | out |   13|  ap_memory |    buf_6_V   |     array    |
|buf_7_V_address0   | out |   13|  ap_memory |    buf_7_V   |     array    |
|buf_7_V_ce0        | out |    1|  ap_memory |    buf_7_V   |     array    |
|buf_7_V_we0        | out |    1|  ap_memory |    buf_7_V   |     array    |
|buf_7_V_d0         | out |   13|  ap_memory |    buf_7_V   |     array    |
|buf_7_V_address1   | out |   13|  ap_memory |    buf_7_V   |     array    |
|buf_7_V_ce1        | out |    1|  ap_memory |    buf_7_V   |     array    |
|buf_7_V_we1        | out |    1|  ap_memory |    buf_7_V   |     array    |
|buf_7_V_d1         | out |   13|  ap_memory |    buf_7_V   |     array    |
|buf_8_V_address0   | out |   13|  ap_memory |    buf_8_V   |     array    |
|buf_8_V_ce0        | out |    1|  ap_memory |    buf_8_V   |     array    |
|buf_8_V_we0        | out |    1|  ap_memory |    buf_8_V   |     array    |
|buf_8_V_d0         | out |   13|  ap_memory |    buf_8_V   |     array    |
|buf_8_V_address1   | out |   13|  ap_memory |    buf_8_V   |     array    |
|buf_8_V_ce1        | out |    1|  ap_memory |    buf_8_V   |     array    |
|buf_8_V_we1        | out |    1|  ap_memory |    buf_8_V   |     array    |
|buf_8_V_d1         | out |   13|  ap_memory |    buf_8_V   |     array    |
|buf_9_V_address0   | out |   13|  ap_memory |    buf_9_V   |     array    |
|buf_9_V_ce0        | out |    1|  ap_memory |    buf_9_V   |     array    |
|buf_9_V_we0        | out |    1|  ap_memory |    buf_9_V   |     array    |
|buf_9_V_d0         | out |   13|  ap_memory |    buf_9_V   |     array    |
|buf_9_V_address1   | out |   13|  ap_memory |    buf_9_V   |     array    |
|buf_9_V_ce1        | out |    1|  ap_memory |    buf_9_V   |     array    |
|buf_9_V_we1        | out |    1|  ap_memory |    buf_9_V   |     array    |
|buf_9_V_d1         | out |   13|  ap_memory |    buf_9_V   |     array    |
|buf_10_V_address0  | out |   13|  ap_memory |   buf_10_V   |     array    |
|buf_10_V_ce0       | out |    1|  ap_memory |   buf_10_V   |     array    |
|buf_10_V_we0       | out |    1|  ap_memory |   buf_10_V   |     array    |
|buf_10_V_d0        | out |   13|  ap_memory |   buf_10_V   |     array    |
|buf_10_V_address1  | out |   13|  ap_memory |   buf_10_V   |     array    |
|buf_10_V_ce1       | out |    1|  ap_memory |   buf_10_V   |     array    |
|buf_10_V_we1       | out |    1|  ap_memory |   buf_10_V   |     array    |
|buf_10_V_d1        | out |   13|  ap_memory |   buf_10_V   |     array    |
|buf_11_V_address0  | out |   13|  ap_memory |   buf_11_V   |     array    |
|buf_11_V_ce0       | out |    1|  ap_memory |   buf_11_V   |     array    |
|buf_11_V_we0       | out |    1|  ap_memory |   buf_11_V   |     array    |
|buf_11_V_d0        | out |   13|  ap_memory |   buf_11_V   |     array    |
|buf_11_V_address1  | out |   13|  ap_memory |   buf_11_V   |     array    |
|buf_11_V_ce1       | out |    1|  ap_memory |   buf_11_V   |     array    |
|buf_11_V_we1       | out |    1|  ap_memory |   buf_11_V   |     array    |
|buf_11_V_d1        | out |   13|  ap_memory |   buf_11_V   |     array    |
|buf_12_V_address0  | out |   13|  ap_memory |   buf_12_V   |     array    |
|buf_12_V_ce0       | out |    1|  ap_memory |   buf_12_V   |     array    |
|buf_12_V_we0       | out |    1|  ap_memory |   buf_12_V   |     array    |
|buf_12_V_d0        | out |   13|  ap_memory |   buf_12_V   |     array    |
|buf_12_V_address1  | out |   13|  ap_memory |   buf_12_V   |     array    |
|buf_12_V_ce1       | out |    1|  ap_memory |   buf_12_V   |     array    |
|buf_12_V_we1       | out |    1|  ap_memory |   buf_12_V   |     array    |
|buf_12_V_d1        | out |   13|  ap_memory |   buf_12_V   |     array    |
|buf_13_V_address0  | out |   13|  ap_memory |   buf_13_V   |     array    |
|buf_13_V_ce0       | out |    1|  ap_memory |   buf_13_V   |     array    |
|buf_13_V_we0       | out |    1|  ap_memory |   buf_13_V   |     array    |
|buf_13_V_d0        | out |   13|  ap_memory |   buf_13_V   |     array    |
|buf_13_V_address1  | out |   13|  ap_memory |   buf_13_V   |     array    |
|buf_13_V_ce1       | out |    1|  ap_memory |   buf_13_V   |     array    |
|buf_13_V_we1       | out |    1|  ap_memory |   buf_13_V   |     array    |
|buf_13_V_d1        | out |   13|  ap_memory |   buf_13_V   |     array    |
|buf_14_V_address0  | out |   13|  ap_memory |   buf_14_V   |     array    |
|buf_14_V_ce0       | out |    1|  ap_memory |   buf_14_V   |     array    |
|buf_14_V_we0       | out |    1|  ap_memory |   buf_14_V   |     array    |
|buf_14_V_d0        | out |   13|  ap_memory |   buf_14_V   |     array    |
|buf_14_V_address1  | out |   13|  ap_memory |   buf_14_V   |     array    |
|buf_14_V_ce1       | out |    1|  ap_memory |   buf_14_V   |     array    |
|buf_14_V_we1       | out |    1|  ap_memory |   buf_14_V   |     array    |
|buf_14_V_d1        | out |   13|  ap_memory |   buf_14_V   |     array    |
|buf_15_V_address0  | out |   13|  ap_memory |   buf_15_V   |     array    |
|buf_15_V_ce0       | out |    1|  ap_memory |   buf_15_V   |     array    |
|buf_15_V_we0       | out |    1|  ap_memory |   buf_15_V   |     array    |
|buf_15_V_d0        | out |   13|  ap_memory |   buf_15_V   |     array    |
|buf_15_V_address1  | out |   13|  ap_memory |   buf_15_V   |     array    |
|buf_15_V_ce1       | out |    1|  ap_memory |   buf_15_V   |     array    |
|buf_15_V_we1       | out |    1|  ap_memory |   buf_15_V   |     array    |
|buf_15_V_d1        | out |   13|  ap_memory |   buf_15_V   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

