
---------- Begin Simulation Statistics ----------
final_tick                               118442257000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 416318                       # Simulator instruction rate (inst/s)
host_mem_usage                                 663804                       # Number of bytes of host memory used
host_op_rate                                   455548                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   240.20                       # Real time elapsed on the host
host_tick_rate                              493095949                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109423148                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.118442                       # Number of seconds simulated
sim_ticks                                118442257000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109423148                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.184423                       # CPI: cycles per instruction
system.cpu.discardedOps                        459873                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         8035826                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.844293                       # IPC: instructions per cycle
system.cpu.numCycles                        118442257                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72978378     66.69%     66.69% # Class of committed instruction
system.cpu.op_class_0::IntMult                 567877      0.52%     67.21% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241132      0.22%     67.43% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.43% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154494      0.14%     67.57% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120566      0.11%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44506      0.04%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166276      0.15%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::MemRead               20628136     18.85%     86.73% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14521783     13.27%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109423148                       # Class of committed instruction
system.cpu.tickCycles                       110406431                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    87                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        26252                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         69523                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           17                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            5                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       302596                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1003                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       607736                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1008                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20398774                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16340498                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80930                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8731916                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8730577                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.984665                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1049319                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                325                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          433616                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             299767                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           133849                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1042                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35587488                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35587488                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35590807                       # number of overall hits
system.cpu.dcache.overall_hits::total        35590807                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        67031                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          67031                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        67055                       # number of overall misses
system.cpu.dcache.overall_misses::total         67055                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5982980000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5982980000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5982980000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5982980000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35654519                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35654519                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35657862                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35657862                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001880                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001880                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001881                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001881                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 89256.910981                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 89256.910981                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 89224.964581                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 89224.964581                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        46556                       # number of writebacks
system.cpu.dcache.writebacks::total             46556                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        17489                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        17489                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        17489                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        17489                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        49542                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        49542                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        49562                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        49562                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4671930000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4671930000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4673809000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4673809000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001390                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001390                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001390                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001390                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 94302.410076                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 94302.410076                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 94302.267867                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 94302.267867                       # average overall mshr miss latency
system.cpu.dcache.replacements                  47514                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21400829                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21400829                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        11721                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         11721                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    671181000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    671181000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21412550                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21412550                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000547                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000547                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 57263.117481                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57263.117481                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          971                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          971                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10750                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10750                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    610240000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    610240000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000502                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000502                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 56766.511628                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 56766.511628                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14186659                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14186659                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        55310                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        55310                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5311799000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5311799000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14241969                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14241969                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003884                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003884                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 96036.864943                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 96036.864943                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16518                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16518                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        38792                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        38792                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4061690000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4061690000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002724                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002724                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 104704.320478                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 104704.320478                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3319                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3319                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           24                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           24                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3343                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3343                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.007179                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.007179                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           20                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           20                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1879000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1879000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.005983                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.005983                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        93950                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        93950                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89006                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89006                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89006                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89006                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89006                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89006                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89006                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89006                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 118442257000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2036.041419                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35818381                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             49562                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            722.698458                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2036.041419                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994161                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994161                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          241                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1589                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          199                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         143393058                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        143393058                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 118442257000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 118442257000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 118442257000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49405019                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17098598                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           9762374                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     27550235                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         27550235                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     27550235                       # number of overall hits
system.cpu.icache.overall_hits::total        27550235                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       255583                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         255583                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       255583                       # number of overall misses
system.cpu.icache.overall_misses::total        255583                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   6684639000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   6684639000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   6684639000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   6684639000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     27805818                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     27805818                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     27805818                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     27805818                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009192                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009192                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009192                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009192                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 26154.474280                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 26154.474280                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 26154.474280                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 26154.474280                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       255077                       # number of writebacks
system.cpu.icache.writebacks::total            255077                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       255583                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       255583                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       255583                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       255583                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   6173473000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   6173473000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   6173473000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   6173473000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009192                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009192                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009192                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009192                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 24154.474280                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 24154.474280                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 24154.474280                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 24154.474280                       # average overall mshr miss latency
system.cpu.icache.replacements                 255077                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     27550235                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        27550235                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       255583                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        255583                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   6684639000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   6684639000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     27805818                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     27805818                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009192                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009192                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 26154.474280                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 26154.474280                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       255583                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       255583                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   6173473000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   6173473000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009192                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009192                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 24154.474280                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24154.474280                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 118442257000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           505.184365                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            27805818                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            255583                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            108.793691                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   505.184365                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.246672                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.246672                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          503                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.247070                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          28061401                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         28061401                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 118442257000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 118442257000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 118442257000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 118442257000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109423148                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               255067                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 6802                       # number of demand (read+write) hits
system.l2.demand_hits::total                   261869                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              255067                       # number of overall hits
system.l2.overall_hits::.cpu.data                6802                       # number of overall hits
system.l2.overall_hits::total                  261869                       # number of overall hits
system.l2.demand_misses::.cpu.inst                516                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              42760                       # number of demand (read+write) misses
system.l2.demand_misses::total                  43276                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               516                       # number of overall misses
system.l2.overall_misses::.cpu.data             42760                       # number of overall misses
system.l2.overall_misses::total                 43276                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     50301000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4382252000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4432553000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     50301000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4382252000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4432553000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           255583                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            49562                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               305145                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          255583                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           49562                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              305145                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.002019                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.862758                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.141821                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.002019                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.862758                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.141821                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97482.558140                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 102484.845650                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102425.201035                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97482.558140                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 102484.845650                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102425.201035                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               26145                       # number of writebacks
system.l2.writebacks::total                     26145                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           516                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         42755                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             43271                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          516                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        42755                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            43271                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     39981000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3526740000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3566721000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     39981000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3526740000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3566721000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.002019                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.862657                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.141805                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.002019                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.862657                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.141805                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77482.558140                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 82487.194480                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82427.514964                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77482.558140                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 82487.194480                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82427.514964                       # average overall mshr miss latency
system.l2.replacements                          27228                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        46556                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            46556                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        46556                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        46556                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       255076                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           255076                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       255076                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       255076                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           32                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            32                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.cpu.data           38792                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38792                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3945313000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3945313000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         38792                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             38792                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 101704.294700                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101704.294700                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38792                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38792                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3169473000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3169473000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81704.294700                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81704.294700                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         255067                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             255067                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          516                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              516                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     50301000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     50301000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       255583                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         255583                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.002019                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002019                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97482.558140                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97482.558140                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          516                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          516                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     39981000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     39981000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.002019                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002019                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77482.558140                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77482.558140                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          6802                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              6802                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         3968                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3968                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    436939000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    436939000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        10770                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         10770                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.368431                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.368431                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 110115.675403                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110115.675403                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         3963                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3963                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    357267000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    357267000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.367967                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.367967                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 90150.643452                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90150.643452                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 118442257000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15602.713544                       # Cycle average of tags in use
system.l2.tags.total_refs                      607682                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     43612                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.933826                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      69.165656                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        39.548825                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15493.999064                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004222                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002414                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.945679                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.952314                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          219                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2394                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        13751                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1259050                       # Number of tag accesses
system.l2.tags.data_accesses                  1259050                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 118442257000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     26145.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       516.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     42745.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008423980500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1453                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1453                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              142818                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              24730                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       43271                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      26145                       # Number of write requests accepted
system.mem_ctrls.readBursts                     43271                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    26145                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     10                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.19                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 43271                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                26145                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   42235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1020                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1453                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.763248                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.316304                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    427.572302                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          1452     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15872-16383            1      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1453                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1453                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.972471                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.965318                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.495780                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               66      4.54%      4.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1296     89.19%     93.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               90      6.19%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1453                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2769344                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1673280                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     23.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     14.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  118441212000                       # Total gap between requests
system.mem_ctrls.avgGap                    1706252.33                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        33024                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2735680                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1671296                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 278819.408177944482                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 23097162.020477201790                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 14110639.583641165867                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          516                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        42755                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        26145                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     13499750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1330079750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2517728891750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26162.31                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     31109.34                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  96298676.30                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        33024                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2736320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2769344                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        33024                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        33024                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1673280                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1673280                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          516                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        42755                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          43271                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        26145                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         26145                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       278819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     23102565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         23381385                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       278819                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       278819                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     14127390                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        14127390                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     14127390                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       278819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     23102565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        37508775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                43261                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               26114                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2716                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2686                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2682                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2730                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2667                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2711                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2592                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2689                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2761                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2712                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2705                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2761                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2678                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2719                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2695                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2757                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1645                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1613                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1643                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1624                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1540                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1621                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1568                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1638                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1709                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1637                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1643                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1670                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1601                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1671                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1609                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1682                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               532435750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             216305000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1343579500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12307.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31057.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               21141                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              20159                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            48.87                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           77.20                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        28074                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   158.151172                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   108.833458                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   192.647909                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        15673     55.83%     55.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         7864     28.01%     83.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1530      5.45%     89.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1148      4.09%     93.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          645      2.30%     95.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          227      0.81%     96.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          185      0.66%     97.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          234      0.83%     97.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          568      2.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        28074                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2768704                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1671296                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               23.375981                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               14.110640                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.29                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               59.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 118442257000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       100259880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        53285595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      153317220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      67296240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 9349289040.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  22632379530                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  26422980960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   58778808465                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   496.265522                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  68467452750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3954860000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  46019944250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       100195620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        53255235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      155566320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      69018840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 9349289040.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  22638212340                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  26418069120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   58783606515                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   496.306031                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  68451949250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3954860000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  46035447750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 118442257000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4479                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        26145                       # Transaction distribution
system.membus.trans_dist::CleanEvict              107                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38792                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38792                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4479                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       112794                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 112794                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4442624                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4442624                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             43271                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   43271    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               43271                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 118442257000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           174103000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          232765500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            266353                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        72701                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       255077                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2041                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            38792                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           38792                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        255583                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        10770                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       766243                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       146638                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                912881                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     32682240                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      6151552                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               38833792                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           27228                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1673280                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           332373                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003114                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.055985                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 331343     99.69%     99.69% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1025      0.31%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      5      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             332373                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 118442257000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1211002000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         766749000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         148690995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
