;redcode
;assert 1
	SPL 0, <54
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	SLT -803, -390
	SPL 30, 32
	SUB -7, <-420
	SUB @127, 100
	DJN -1, @-20
	SLT @3, 0
	SUB 12, @10
	SLT @3, 0
	SUB <0, @5
	ADD 210, 30
	ADD 210, 30
	ADD 210, 30
	SLT @3, 0
	SUB @121, 103
	SUB 3, @21
	SUB 3, @21
	SUB #0, -5
	SLT 308, 90
	DJN -7, @-420
	DJN -7, @-420
	SUB @121, 103
	SUB @127, 100
	DAT #3, #21
	SUB @127, 106
	SUB -207, <-120
	SUB -207, <-120
	SUB @127, 106
	ADD 210, 30
	SLT 20, @12
	SUB @127, 106
	SUB @127, 106
	SUB @127, 106
	SUB @127, 106
	SUB @127, 106
	SUB @127, 106
	JMP @72, #200
	SUB -7, <-420
	SLT 308, 90
	SUB 3, 21
	SUB -7, <-420
	SUB 3, 21
	SLT -803, -390
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	SUB 3, 21
	SUB #8, -5
