INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ascon_debugger/project_5/project_5.sim/sim_1/synth/func/xsim/Ascon_Top_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dbg_hub_CV
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_Ascon_Top_0_0
INFO: [VRFC 10-311] analyzing module design_1_Ascon_Top_0_0_Ascon
INFO: [VRFC 10-311] analyzing module design_1_Ascon_Top_0_0_Ascon_Top
INFO: [VRFC 10-311] analyzing module design_1_Ascon_Top_0_0_Decryption
INFO: [VRFC 10-311] analyzing module design_1_Ascon_Top_0_0_Encryption
INFO: [VRFC 10-311] analyzing module design_1_Ascon_Top_0_0_FC
INFO: [VRFC 10-311] analyzing module design_1_Ascon_Top_0_0_Permutation
INFO: [VRFC 10-311] analyzing module design_1_Ascon_Top_0_0_Permutation_1
INFO: [VRFC 10-311] analyzing module design_1_Ascon_Top_0_0_RoundCounter
INFO: [VRFC 10-311] analyzing module design_1_Ascon_Top_0_0_RoundCounter_0
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0
INFO: [VRFC 10-311] analyzing module design_1_vio_0_0
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_ila_v6_2_14_ila
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_ila_v6_2_14_ila_cap_addrgen
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_ila_v6_2_14_ila_cap_ctrl_legacy
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_ila_v6_2_14_ila_cap_sample_counter
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_ila_v6_2_14_ila_cap_window_counter
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_ila_v6_2_14_ila_core
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_ila_v6_2_14_ila_register
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_ila_v6_2_14_ila_reset_ctrl
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_ila_v6_2_14_ila_trace_memory
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_ila_v6_2_14_ila_trig_match
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_ila_v6_2_14_ila_trigger
INFO: [VRFC 10-311] analyzing module design_1_vio_0_0_vio_v3_0_24_decoder
INFO: [VRFC 10-311] analyzing module design_1_vio_0_0_vio_v3_0_24_probe_in_one
INFO: [VRFC 10-311] analyzing module design_1_vio_0_0_vio_v3_0_24_probe_out_all
INFO: [VRFC 10-311] analyzing module design_1_vio_0_0_vio_v3_0_24_probe_out_one
INFO: [VRFC 10-311] analyzing module design_1_vio_0_0_vio_v3_0_24_vio
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_ltlib_v1_0_1_all_typeA
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_ltlib_v1_0_1_all_typeA_1
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_ltlib_v1_0_1_all_typeA_4
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_ltlib_v1_0_1_all_typeA_7
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_ltlib_v1_0_1_all_typeA_9
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_ltlib_v1_0_1_all_typeA__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_ltlib_v1_0_1_all_typeA__parameterized0_29
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_ltlib_v1_0_1_all_typeA__parameterized0_33
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_ltlib_v1_0_1_all_typeA_slice
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_ltlib_v1_0_1_all_typeA_slice_10
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_ltlib_v1_0_1_all_typeA_slice_2
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_ltlib_v1_0_1_all_typeA_slice_5
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_ltlib_v1_0_1_all_typeA_slice_8
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_ltlib_v1_0_1_all_typeA_slice__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_ltlib_v1_0_1_all_typeA_slice__parameterized0_30
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_ltlib_v1_0_1_all_typeA_slice__parameterized0_34
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_ltlib_v1_0_1_all_typeA_slice__parameterized1
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_ltlib_v1_0_1_all_typeA_slice__parameterized1_31
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_ltlib_v1_0_1_all_typeA_slice__parameterized1_35
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_ltlib_v1_0_1_allx_typeA
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_ltlib_v1_0_1_allx_typeA__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_ltlib_v1_0_1_allx_typeA__parameterized0_0
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_ltlib_v1_0_1_allx_typeA__parameterized0_3
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_ltlib_v1_0_1_allx_typeA__parameterized0_6
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_ltlib_v1_0_1_allx_typeA_nodelay
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_ltlib_v1_0_1_allx_typeA_nodelay_28
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_ltlib_v1_0_1_allx_typeA_nodelay_32
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_ltlib_v1_0_1_async_edge_xfer
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_ltlib_v1_0_1_async_edge_xfer__1
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_ltlib_v1_0_1_async_edge_xfer__2
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_ltlib_v1_0_1_async_edge_xfer__3
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_ltlib_v1_0_1_cfglut4
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_ltlib_v1_0_1_cfglut4__1
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_ltlib_v1_0_1_cfglut5
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_ltlib_v1_0_1_cfglut5__1
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_ltlib_v1_0_1_cfglut5__2
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_ltlib_v1_0_1_cfglut6
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_ltlib_v1_0_1_cfglut6__1
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_ltlib_v1_0_1_cfglut6__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_ltlib_v1_0_1_cfglut7
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_ltlib_v1_0_1_cfglut7__1
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_ltlib_v1_0_1_generic_memrd
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_ltlib_v1_0_1_match
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_ltlib_v1_0_1_match__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_ltlib_v1_0_1_match__parameterized0__1
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_ltlib_v1_0_1_match__parameterized0__2
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_ltlib_v1_0_1_match__parameterized0__3
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_ltlib_v1_0_1_match_nodelay
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_ltlib_v1_0_1_match_nodelay__1
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_ltlib_v1_0_1_match_nodelay__2
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_ltlib_v1_0_1_rising_edge_detection
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_ltlib_v1_0_1_rising_edge_detection__1
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_xsdbs_v1_0_3_reg__parameterized17
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_xsdbs_v1_0_3_reg__parameterized18
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_xsdbs_v1_0_3_reg__parameterized19
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_xsdbs_v1_0_3_reg__parameterized20
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_xsdbs_v1_0_3_reg__parameterized32
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_xsdbs_v1_0_3_reg__parameterized33
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_xsdbs_v1_0_3_reg__parameterized34
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_xsdbs_v1_0_3_reg__parameterized35
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_xsdbs_v1_0_3_reg__parameterized36
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_xsdbs_v1_0_3_reg__parameterized37
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_xsdbs_v1_0_3_reg__parameterized38
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_xsdbs_v1_0_3_reg__parameterized39
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_xsdbs_v1_0_3_reg__parameterized40
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_xsdbs_v1_0_3_reg__parameterized41
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_xsdbs_v1_0_3_reg__parameterized42
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_xsdbs_v1_0_3_reg__parameterized43
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_xsdbs_v1_0_3_reg__parameterized45
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_xsdbs_v1_0_3_reg__parameterized47
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_xsdbs_v1_0_3_reg__parameterized50
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_xsdbs_v1_0_3_reg_ctl
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_xsdbs_v1_0_3_reg_ctl_14
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_xsdbs_v1_0_3_reg_ctl_15
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_xsdbs_v1_0_3_reg_ctl_16
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_xsdbs_v1_0_3_reg_ctl_17
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_xsdbs_v1_0_3_reg_ctl_20
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_xsdbs_v1_0_3_reg_ctl_21
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_xsdbs_v1_0_3_reg_ctl_22
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_xsdbs_v1_0_3_reg_ctl_23
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_xsdbs_v1_0_3_reg_ctl_24
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_xsdbs_v1_0_3_reg_ctl_27
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_xsdbs_v1_0_3_reg_ctl__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_xsdbs_v1_0_3_reg_ctl__parameterized1
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_xsdbs_v1_0_3_reg_ctl__parameterized1_18
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_xsdbs_v1_0_3_reg_ctl__parameterized1_19
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_xsdbs_v1_0_3_reg_p2s
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_xsdbs_v1_0_3_reg_p2s__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_xsdbs_v1_0_3_reg_p2s__parameterized1
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_xsdbs_v1_0_3_reg_p2s__parameterized2
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_xsdbs_v1_0_3_reg_p2s__parameterized3
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_xsdbs_v1_0_3_reg_p2s__parameterized4
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_xsdbs_v1_0_3_reg_stat
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_xsdbs_v1_0_3_reg_stat_11
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_xsdbs_v1_0_3_reg_stat_12
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_xsdbs_v1_0_3_reg_stat_13
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_xsdbs_v1_0_3_reg_stat_25
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_xsdbs_v1_0_3_reg_stat_26
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_xsdbs_v1_0_3_reg_stream
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_xsdbs_v1_0_3_reg_stream__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_xsdbs_v1_0_3_xsdbs
INFO: [VRFC 10-311] analyzing module design_1_vio_0_0_xsdbs_v1_0_3_xsdbs
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_blk_mem_gen_v8_4_7
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_blk_mem_gen_v8_4_7_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_blk_mem_gen_v8_4_7_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_blk_mem_gen_v8_4_7_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_blk_mem_gen_v8_4_7_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0_blk_mem_gen_v8_4_7_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ascon_debugger/project_3_encryption/project_3_encryption.srcs/sources_1/new/Ascon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ascon
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ascon_debugger/project_3_encryption/project_3_encryption.srcs/sources_1/new/Ascon_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ascon_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ascon_debugger/project_3_encryption/project_3_encryption.srcs/sources_1/new/Decryption.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decryption
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ascon_debugger/project_3_encryption/project_3_encryption.srcs/sources_1/new/Encyption.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Encryption
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'encryption_ready' is not allowed [E:/ascon_debugger/project_3_encryption/project_3_encryption.srcs/sources_1/new/Encyption.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ascon_debugger/project_3_encryption/project_3_encryption.srcs/sources_1/new/FC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ascon_debugger/project_3_encryption/project_3_encryption.srcs/sources_1/new/linear_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module linear_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ascon_debugger/project_3_encryption/project_3_encryption.srcs/sources_1/new/permutation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ascon_debugger/project_3_encryption/project_3_encryption.srcs/sources_1/new/roundconstant.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module roundconstant
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ascon_debugger/project_3_encryption/project_3_encryption.srcs/sources_1/new/roundcounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RoundCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ascon_debugger/project_3_encryption/project_3_encryption.srcs/sources_1/new/sub_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ascon_debugger/project_3_encryption/project_3_encryption.srcs/sim_1/new/Ascon_Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ascon_Top_tb
