{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1675704594721 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1675704594728 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 06 12:29:54 2023 " "Processing started: Mon Feb 06 12:29:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1675704594728 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675704594728 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TutLab2 -c TutLab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off TutLab2 -c TutLab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675704594728 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1675704595092 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1675704595092 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "TutLab2.v(29) " "Verilog HDL syntax warning at TutLab2.v(29): extra block comment delimiter characters /* within block comment" {  } { { "TutLab2.v" "" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/lab2/Tutorial_lab2/TutLab2.v" 29 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1675704600399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tutlab2.v 1 1 " "Found 1 design units, including 1 entities, in source file tutlab2.v" { { "Info" "ISGN_ENTITY_NAME" "1 TutLab2 " "Found entity 1: TutLab2" {  } { { "TutLab2.v" "" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/lab2/Tutorial_lab2/TutLab2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675704600399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675704600399 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "seven_seg_decoder.v(27) " "Verilog HDL warning at seven_seg_decoder.v(27): extended using \"x\" or \"z\"" {  } { { "seven_seg_decoder.v" "" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/lab2/Tutorial_lab2/seven_seg_decoder.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1675704600399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/lab2/Tutorial_lab2/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675704600399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675704600399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/lab2/Tutorial_lab2/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675704600399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675704600399 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "counter.v(5) " "Verilog HDL information at counter.v(5): always construct contains both blocking and non-blocking assignments" {  } { { "counter.v" "" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/lab2/Tutorial_lab2/counter.v" 5 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1675704600399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/lab2/Tutorial_lab2/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675704600399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675704600399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_to_bcd_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_to_bcd_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_to_bcd_converter " "Found entity 1: hex_to_bcd_converter" {  } { { "hex_to_bcd_converter.v" "" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/lab2/Tutorial_lab2/hex_to_bcd_converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675704600409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675704600409 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "TutLab2.v(7) " "Verilog HDL Instantiation warning at TutLab2.v(7): instance has no name" {  } { { "TutLab2.v" "" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/lab2/Tutorial_lab2/TutLab2.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1675704600409 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "TutLab2.v(8) " "Verilog HDL Instantiation warning at TutLab2.v(8): instance has no name" {  } { { "TutLab2.v" "" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/lab2/Tutorial_lab2/TutLab2.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1675704600409 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "TutLab2.v(9) " "Verilog HDL Instantiation warning at TutLab2.v(9): instance has no name" {  } { { "TutLab2.v" "" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/lab2/Tutorial_lab2/TutLab2.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1675704600409 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TutLab2 " "Elaborating entity \"TutLab2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1675704600419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:comb_3 " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:comb_3\"" {  } { { "TutLab2.v" "comb_3" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/lab2/Tutorial_lab2/TutLab2.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675704600419 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 clock_divider.v(8) " "Verilog HDL assignment warning at clock_divider.v(8): truncated value with size 32 to match size of target (1)" {  } { { "clock_divider.v" "" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/lab2/Tutorial_lab2/clock_divider.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675704600419 "|TutLab2|clock_divider:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:comb_4 " "Elaborating entity \"counter\" for hierarchy \"counter:comb_4\"" {  } { { "TutLab2.v" "comb_4" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/lab2/Tutorial_lab2/TutLab2.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675704600419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_to_bcd_converter hex_to_bcd_converter:comb_5 " "Elaborating entity \"hex_to_bcd_converter\" for hierarchy \"hex_to_bcd_converter:comb_5\"" {  } { { "TutLab2.v" "comb_5" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/lab2/Tutorial_lab2/TutLab2.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675704600419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:decoder0 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:decoder0\"" {  } { { "TutLab2.v" "decoder0" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/lab2/Tutorial_lab2/TutLab2.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675704600429 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1675704601875 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/LinF/Documents/School/Winter2023/3TB4/lab2/Tutorial_lab2/output_files/TutLab2.map.smsg " "Generated suppressed messages file C:/Users/LinF/Documents/School/Winter2023/3TB4/lab2/Tutorial_lab2/output_files/TutLab2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675704603193 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1675704603265 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675704603265 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "302 " "Implemented 302 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1675704603295 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1675704603295 ""} { "Info" "ICUT_CUT_TM_LCELLS" "256 " "Implemented 256 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1675704603295 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1675704603295 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4860 " "Peak virtual memory: 4860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1675704603302 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 06 12:30:03 2023 " "Processing ended: Mon Feb 06 12:30:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1675704603302 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1675704603302 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1675704603302 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1675704603302 ""}
