{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1381885522633 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1381885522636 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 15 21:05:22 2013 " "Processing started: Tue Oct 15 21:05:22 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1381885522636 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1381885522636 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off experiment4b -c experiment4b " "Command: quartus_map --read_settings_files=on --write_settings_files=off experiment4b -c experiment4b" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1381885522637 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1381885522960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convert_hex_to_seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file convert_hex_to_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 convert_hex_to_seven_segment " "Found entity 1: convert_hex_to_seven_segment" {  } { { "convert_hex_to_seven_segment.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/convert_hex_to_seven_segment.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1381885523081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1381885523081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UART_SRAM_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file UART_SRAM_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_SRAM_interface " "Found entity 1: UART_SRAM_interface" {  } { { "UART_SRAM_interface.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/UART_SRAM_interface.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1381885523082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1381885523082 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "VGA_SRAM_interface.v(72) " "Verilog HDL information at VGA_SRAM_interface.v(72): always construct contains both blocking and non-blocking assignments" {  } { { "VGA_SRAM_interface.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/VGA_SRAM_interface.v" 72 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1381885523084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_SRAM_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file VGA_SRAM_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_SRAM_interface " "Found entity 1: VGA_SRAM_interface" {  } { { "VGA_SRAM_interface.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/VGA_SRAM_interface.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1381885523084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1381885523084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Clock_100_PLL.v 1 1 " "Found 1 design units, including 1 entities, in source file Clock_100_PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_100_PLL " "Found entity 1: Clock_100_PLL" {  } { { "Clock_100_PLL.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/Clock_100_PLL.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1381885523087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1381885523087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "experiment4b.v 1 1 " "Found 1 design units, including 1 entities, in source file experiment4b.v" { { "Info" "ISGN_ENTITY_NAME" "1 experiment4b " "Found entity 1: experiment4b" {  } { { "experiment4b.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/experiment4b.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1381885523088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1381885523088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRAM_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file SRAM_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_Controller " "Found entity 1: SRAM_Controller" {  } { { "SRAM_Controller.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/SRAM_Controller.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1381885523089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1381885523089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file VGA_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/VGA_Controller.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1381885523091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1381885523091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PB_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file PB_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PB_Controller " "Found entity 1: PB_Controller" {  } { { "PB_Controller.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/PB_Controller.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1381885523092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1381885523092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UART_Receive_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file UART_Receive_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Receive_Controller " "Found entity 1: UART_Receive_Controller" {  } { { "UART_Receive_Controller.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/UART_Receive_Controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1381885523093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1381885523093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_SRAM_Emulator.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_SRAM_Emulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_SRAM_Emulator " "Found entity 1: tb_SRAM_Emulator" {  } { { "tb_SRAM_Emulator.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/tb_SRAM_Emulator.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1381885523094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1381885523094 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "tb_experiment4b.v(221) " "Verilog HDL information at tb_experiment4b.v(221): always construct contains both blocking and non-blocking assignments" {  } { { "tb_experiment4b.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/tb_experiment4b.v" 221 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1381885523096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_experiment4b.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_experiment4b.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_experiment4b " "Found entity 1: tb_experiment4b" {  } { { "tb_experiment4b.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/tb_experiment4b.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1381885523096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1381885523096 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "experiment4b " "Elaborating entity \"experiment4b\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1381885523205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB_Controller PB_Controller:PB_unit " "Elaborating entity \"PB_Controller\" for hierarchy \"PB_Controller:PB_unit\"" {  } { { "experiment4b.v" "PB_unit" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/experiment4b.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1381885523211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SRAM_interface VGA_SRAM_interface:VGA_unit " "Elaborating entity \"VGA_SRAM_interface\" for hierarchy \"VGA_SRAM_interface:VGA_unit\"" {  } { { "experiment4b.v" "VGA_unit" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/experiment4b.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1381885523213 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "newVGA_red VGA_SRAM_interface.v(44) " "Verilog HDL or VHDL warning at VGA_SRAM_interface.v(44): object \"newVGA_red\" assigned a value but never read" {  } { { "VGA_SRAM_interface.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/VGA_SRAM_interface.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1381885523216 "|experiment4b|VGA_SRAM_interface:VGA_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "newVGA_green VGA_SRAM_interface.v(44) " "Verilog HDL or VHDL warning at VGA_SRAM_interface.v(44): object \"newVGA_green\" assigned a value but never read" {  } { { "VGA_SRAM_interface.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/VGA_SRAM_interface.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1381885523216 "|experiment4b|VGA_SRAM_interface:VGA_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "newVGA_blue VGA_SRAM_interface.v(44) " "Verilog HDL or VHDL warning at VGA_SRAM_interface.v(44): object \"newVGA_blue\" assigned a value but never read" {  } { { "VGA_SRAM_interface.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/VGA_SRAM_interface.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1381885523216 "|experiment4b|VGA_SRAM_interface:VGA_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 11 VGA_SRAM_interface.v(201) " "Verilog HDL assignment warning at VGA_SRAM_interface.v(201): truncated value with size 20 to match size of target (11)" {  } { { "VGA_SRAM_interface.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/VGA_SRAM_interface.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1381885523220 "|experiment4b|VGA_SRAM_interface:VGA_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 11 VGA_SRAM_interface.v(202) " "Verilog HDL assignment warning at VGA_SRAM_interface.v(202): truncated value with size 20 to match size of target (11)" {  } { { "VGA_SRAM_interface.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/VGA_SRAM_interface.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1381885523220 "|experiment4b|VGA_SRAM_interface:VGA_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 11 VGA_SRAM_interface.v(203) " "Verilog HDL assignment warning at VGA_SRAM_interface.v(203): truncated value with size 20 to match size of target (11)" {  } { { "VGA_SRAM_interface.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/VGA_SRAM_interface.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1381885523220 "|experiment4b|VGA_SRAM_interface:VGA_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\"" {  } { { "VGA_SRAM_interface.v" "VGA_unit" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/VGA_SRAM_interface.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1381885523267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_SRAM_interface UART_SRAM_interface:UART_unit " "Elaborating entity \"UART_SRAM_interface\" for hierarchy \"UART_SRAM_interface:UART_unit\"" {  } { { "experiment4b.v" "UART_unit" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/experiment4b.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1381885523270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Receive_Controller UART_SRAM_interface:UART_unit\|UART_Receive_Controller:UART_RX " "Elaborating entity \"UART_Receive_Controller\" for hierarchy \"UART_SRAM_interface:UART_unit\|UART_Receive_Controller:UART_RX\"" {  } { { "UART_SRAM_interface.v" "UART_RX" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/UART_SRAM_interface.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1381885523273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_Controller SRAM_Controller:SRAM_unit " "Elaborating entity \"SRAM_Controller\" for hierarchy \"SRAM_Controller:SRAM_unit\"" {  } { { "experiment4b.v" "SRAM_unit" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/experiment4b.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1381885523276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_100_PLL SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst " "Elaborating entity \"Clock_100_PLL\" for hierarchy \"SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\"" {  } { { "SRAM_Controller.v" "Clock_100_PLL_inst" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/SRAM_Controller.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1381885523277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\"" {  } { { "Clock_100_PLL.v" "altpll_component" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/Clock_100_PLL.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1381885523395 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\"" {  } { { "Clock_100_PLL.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/Clock_100_PLL.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1381885523401 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381885523405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381885523405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381885523405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381885523405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381885523405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381885523405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381885523405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381885523405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381885523405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381885523405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381885523405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381885523405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381885523405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381885523405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381885523405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381885523405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381885523405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381885523405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381885523405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381885523405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381885523405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381885523405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381885523405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381885523405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381885523405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381885523405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381885523405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381885523405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381885523405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381885523405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381885523405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381885523405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381885523405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381885523405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381885523405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381885523405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381885523405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381885523405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381885523405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381885523405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381885523405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381885523405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381885523405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381885523405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381885523405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381885523405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381885523405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381885523405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381885523405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381885523405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381885523405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381885523405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381885523405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381885523405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381885523405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381885523405 ""}  } { { "Clock_100_PLL.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/Clock_100_PLL.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1381885523405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convert_hex_to_seven_segment convert_hex_to_seven_segment:unit7 " "Elaborating entity \"convert_hex_to_seven_segment\" for hierarchy \"convert_hex_to_seven_segment:unit7\"" {  } { { "experiment4b.v" "unit7" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/experiment4b.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1381885523408 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1381885524556 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "UART_SRAM_interface.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/UART_SRAM_interface.v" 24 -1 0 } } { "experiment4b.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/experiment4b.v" 62 -1 0 } } { "SRAM_Controller.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/SRAM_Controller.v" 30 -1 0 } } { "SRAM_Controller.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/SRAM_Controller.v" 31 -1 0 } } { "UART_Receive_Controller.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/UART_Receive_Controller.v" 29 -1 0 } } { "PB_Controller.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/PB_Controller.v" 22 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1381885524622 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1381885524622 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[3\]\[1\] GND " "Pin \"SEVEN_SEGMENT_N_O\[3\]\[1\]\" is stuck at GND" {  } { { "experiment4b.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/experiment4b.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1381885525719 "|experiment4b|SEVEN_SEGMENT_N_O[3][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_O GND " "Pin \"VGA_SYNC_O\" is stuck at GND" {  } { { "experiment4b.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/experiment4b.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1381885525719 "|experiment4b|VGA_SYNC_O"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TX_O VCC " "Pin \"UART_TX_O\" is stuck at VCC" {  } { { "experiment4b.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/experiment4b.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1381885525719 "|experiment4b|UART_TX_O"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1381885525719 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/experiment4b.map.smsg " "Generated suppressed messages file /home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/experiment4b.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1381885526195 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1381885526387 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1381885526387 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PUSH_BUTTON_I\[1\] " "No output dependent on input pin \"PUSH_BUTTON_I\[1\]\"" {  } { { "experiment4b.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/experiment4b.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1381885526508 "|experiment4b|PUSH_BUTTON_I[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PUSH_BUTTON_I\[2\] " "No output dependent on input pin \"PUSH_BUTTON_I\[2\]\"" {  } { { "experiment4b.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/experiment4b.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1381885526508 "|experiment4b|PUSH_BUTTON_I[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PUSH_BUTTON_I\[3\] " "No output dependent on input pin \"PUSH_BUTTON_I\[3\]\"" {  } { { "experiment4b.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/experiment4b.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1381885526508 "|experiment4b|PUSH_BUTTON_I[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[1\] " "No output dependent on input pin \"SWITCH_I\[1\]\"" {  } { { "experiment4b.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/experiment4b.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1381885526508 "|experiment4b|SWITCH_I[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[2\] " "No output dependent on input pin \"SWITCH_I\[2\]\"" {  } { { "experiment4b.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/experiment4b.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1381885526508 "|experiment4b|SWITCH_I[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[3\] " "No output dependent on input pin \"SWITCH_I\[3\]\"" {  } { { "experiment4b.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/experiment4b.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1381885526508 "|experiment4b|SWITCH_I[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[4\] " "No output dependent on input pin \"SWITCH_I\[4\]\"" {  } { { "experiment4b.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/experiment4b.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1381885526508 "|experiment4b|SWITCH_I[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[5\] " "No output dependent on input pin \"SWITCH_I\[5\]\"" {  } { { "experiment4b.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/experiment4b.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1381885526508 "|experiment4b|SWITCH_I[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[6\] " "No output dependent on input pin \"SWITCH_I\[6\]\"" {  } { { "experiment4b.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/experiment4b.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1381885526508 "|experiment4b|SWITCH_I[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[7\] " "No output dependent on input pin \"SWITCH_I\[7\]\"" {  } { { "experiment4b.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/experiment4b.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1381885526508 "|experiment4b|SWITCH_I[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[8\] " "No output dependent on input pin \"SWITCH_I\[8\]\"" {  } { { "experiment4b.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/experiment4b.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1381885526508 "|experiment4b|SWITCH_I[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[9\] " "No output dependent on input pin \"SWITCH_I\[9\]\"" {  } { { "experiment4b.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/experiment4b.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1381885526508 "|experiment4b|SWITCH_I[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[10\] " "No output dependent on input pin \"SWITCH_I\[10\]\"" {  } { { "experiment4b.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/experiment4b.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1381885526508 "|experiment4b|SWITCH_I[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[11\] " "No output dependent on input pin \"SWITCH_I\[11\]\"" {  } { { "experiment4b.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/experiment4b.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1381885526508 "|experiment4b|SWITCH_I[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[12\] " "No output dependent on input pin \"SWITCH_I\[12\]\"" {  } { { "experiment4b.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/experiment4b.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1381885526508 "|experiment4b|SWITCH_I[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[13\] " "No output dependent on input pin \"SWITCH_I\[13\]\"" {  } { { "experiment4b.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/experiment4b.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1381885526508 "|experiment4b|SWITCH_I[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[14\] " "No output dependent on input pin \"SWITCH_I\[14\]\"" {  } { { "experiment4b.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/experiment4b.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1381885526508 "|experiment4b|SWITCH_I[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[15\] " "No output dependent on input pin \"SWITCH_I\[15\]\"" {  } { { "experiment4b.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/experiment4b.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1381885526508 "|experiment4b|SWITCH_I[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[16\] " "No output dependent on input pin \"SWITCH_I\[16\]\"" {  } { { "experiment4b.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/experiment4b.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1381885526508 "|experiment4b|SWITCH_I[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1381885526508 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "773 " "Implemented 773 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1381885526509 ""} { "Info" "ICUT_CUT_TM_OPINS" "124 " "Implemented 124 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1381885526509 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1381885526509 ""} { "Info" "ICUT_CUT_TM_LCELLS" "608 " "Implemented 608 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1381885526509 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1381885526509 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1381885526509 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "355 " "Peak virtual memory: 355 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1381885526531 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 15 21:05:26 2013 " "Processing ended: Tue Oct 15 21:05:26 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1381885526531 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1381885526531 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1381885526531 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1381885526531 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1381885528842 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1381885528845 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 15 21:05:28 2013 " "Processing started: Tue Oct 15 21:05:28 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1381885528845 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1381885528845 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off experiment4b -c experiment4b " "Command: quartus_fit --read_settings_files=off --write_settings_files=off experiment4b -c experiment4b" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1381885528845 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1381885529021 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "experiment4b EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"experiment4b\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1381885529136 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1381885529199 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1381885529199 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|_clk0 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1381885529251 ""}  } { { "altpll.tdf" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1381885529251 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1381885529484 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1381885530132 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1381885530132 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1381885530132 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/" { { 0 { 0 ""} 0 1369 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1381885530139 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/" { { 0 { 0 ""} 0 1370 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1381885530139 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/" { { 0 { 0 ""} 0 1371 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1381885530139 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1381885530139 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "experiment4b.sdc " "Synopsys Design Constraints File file not found: 'experiment4b.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1381885530392 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1381885530393 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1381885530396 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1381885530397 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1381885530408 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50_I (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLOCK_50_I (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1381885530474 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SRAM_Controller:SRAM_unit\|SRAM_LB_N_O~0 " "Destination node SRAM_Controller:SRAM_unit\|SRAM_LB_N_O~0" {  } { { "SRAM_Controller.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/SRAM_Controller.v" 29 -1 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_Controller:SRAM_unit|SRAM_LB_N_O~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/" { { 0 { 0 ""} 0 1341 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1381885530474 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLOCK_O " "Destination node VGA_CLOCK_O" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { VGA_CLOCK_O } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_CLOCK_O" } } } } { "experiment4b.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/experiment4b.v" 30 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { VGA_CLOCK_O } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/" { { 0 { 0 ""} 0 188 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1381885530474 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1381885530474 ""}  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { CLOCK_50_I } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK_50_I" } } } } { "experiment4b.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/experiment4b.v" 19 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50_I } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/" { { 0 { 0 ""} 0 187 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1381885530474 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Automatically promoted node SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1381885530474 ""}  } { { "altpll.tdf" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/" { { 0 { 0 ""} 0 209 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1381885530474 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "resetn  " "Automatically promoted node resetn " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1381885530474 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED_GREEN_O\[8\] " "Destination node LED_GREEN_O\[8\]" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { LED_GREEN_O[8] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "LED_GREEN_O\[8\]" } } } } { "experiment4b.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/experiment4b.v" 27 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { LED_GREEN_O[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/" { { 0 { 0 ""} 0 122 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1381885530474 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1381885530474 ""}  } { { "experiment4b.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/experiment4b.v" 54 -1 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { resetn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/" { { 0 { 0 ""} 0 634 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1381885530474 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1381885530627 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1381885530628 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1381885530629 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1381885530631 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1381885530634 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1381885530636 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1381885530672 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1381885530674 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1381885530674 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1381885530744 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1381885532197 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1381885532340 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1381885532351 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1381885533294 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1381885533294 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1381885533958 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X22_Y0 X32_Y11 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X22_Y0 to location X32_Y11" {  } { { "loc" "" { Generic "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X22_Y0 to location X32_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X22_Y0 to location X32_Y11"} 22 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1381885535743 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1381885535743 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1381885536098 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1381885536101 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1381885536101 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1381885536101 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1381885536133 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1381885536449 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1381885536522 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1381885536846 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1381885537530 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/experiment4b.fit.smsg " "Generated suppressed messages file /home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/experiment4b.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1381885537704 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "511 " "Peak virtual memory: 511 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1381885537981 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 15 21:05:37 2013 " "Processing ended: Tue Oct 15 21:05:37 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1381885537981 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1381885537981 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1381885537981 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1381885537981 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1381885540217 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1381885540218 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 15 21:05:39 2013 " "Processing started: Tue Oct 15 21:05:39 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1381885540218 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1381885540218 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta experiment4b -c experiment4b " "Command: quartus_sta experiment4b -c experiment4b" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1381885540218 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "" 0 0 1381885540262 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1381885540383 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1381885540440 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1381885540440 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1381885540508 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1381885540511 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 15 21:05:40 2013 " "Processing started: Tue Oct 15 21:05:40 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1381885540511 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1381885540511 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off experiment4b -c experiment4b " "Command: quartus_asm --read_settings_files=off --write_settings_files=off experiment4b -c experiment4b" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1381885540511 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "experiment4b.sdc " "Synopsys Design Constraints File file not found: 'experiment4b.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1381885540657 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1381885540657 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50_I CLOCK_50_I " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50_I CLOCK_50_I" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1381885540660 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|pll\|clk\[0\]\} \{SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|pll\|clk\[0\]\} \{SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1381885540660 ""}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1381885540660 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1381885540660 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1381885540662 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1381885540677 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1381885540690 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.133 " "Worst-case setup slack is 3.133" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381885540707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381885540707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.133         0.000 SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|pll\|clk\[0\]  " "    3.133         0.000 SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381885540707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.045         0.000 CLOCK_50_I  " "   13.045         0.000 CLOCK_50_I " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381885540707 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1381885540707 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381885540714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381885540714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 CLOCK_50_I  " "    0.391         0.000 CLOCK_50_I " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381885540714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.637         0.000 SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|pll\|clk\[0\]  " "    6.637         0.000 SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381885540714 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1381885540714 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1381885540716 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1381885540719 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.000 " "Worst-case minimum pulse width slack is 4.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381885540720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381885540720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000         0.000 SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|pll\|clk\[0\]  " "    4.000         0.000 SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381885540720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.000         0.000 CLOCK_50_I  " "    9.000         0.000 CLOCK_50_I " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381885540720 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1381885540720 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1381885540868 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1381885540870 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.951 " "Worst-case setup slack is 3.951" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381885540933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381885540933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.951         0.000 SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|pll\|clk\[0\]  " "    3.951         0.000 SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381885540933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.842         0.000 CLOCK_50_I  " "   16.842         0.000 CLOCK_50_I " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381885540933 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1381885540933 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381885540941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381885540941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 CLOCK_50_I  " "    0.215         0.000 CLOCK_50_I " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381885540941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.929         0.000 SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|pll\|clk\[0\]  " "    5.929         0.000 SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381885540941 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1381885540941 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1381885540944 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1381885540948 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.000 " "Worst-case minimum pulse width slack is 4.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381885540952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381885540952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000         0.000 SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|pll\|clk\[0\]  " "    4.000         0.000 SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381885540952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.000         0.000 CLOCK_50_I  " "    9.000         0.000 CLOCK_50_I " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381885540952 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1381885540952 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1381885541075 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1381885541124 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1381885541126 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 1  Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "336 " "Peak virtual memory: 336 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1381885541231 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 15 21:05:41 2013 " "Processing ended: Tue Oct 15 21:05:41 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1381885541231 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1381885541231 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1381885541231 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1381885541231 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1381885542498 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1381885542572 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "350 " "Peak virtual memory: 350 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1381885543211 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 15 21:05:43 2013 " "Processing ended: Tue Oct 15 21:05:43 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1381885543211 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1381885543211 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1381885543211 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1381885543211 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1381885546052 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1381885546054 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 15 21:05:45 2013 " "Processing started: Tue Oct 15 21:05:45 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1381885546054 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1381885546054 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off experiment4b -c experiment4b " "Command: quartus_eda --read_settings_files=off --write_settings_files=off experiment4b -c experiment4b" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1381885546055 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "experiment4b.vho\", \"experiment4b_fast.vho experiment4b_vhd.sdo experiment4b_vhd_fast.sdo /home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/simulation/modelsim/ simulation " "Generated files \"experiment4b.vho\", \"experiment4b_fast.vho\", \"experiment4b_vhd.sdo\" and \"experiment4b_vhd_fast.sdo\" in directory \"/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment4b/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1 1381885546841 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "325 " "Peak virtual memory: 325 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1381885546900 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 15 21:05:46 2013 " "Processing ended: Tue Oct 15 21:05:46 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1381885546900 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1381885546900 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1381885546900 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1381885546900 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1381885547567 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 34 s " "Quartus II Full Compilation was successful. 0 errors, 34 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1381885547567 ""}
