#s(hash-table size 97 test equal rehash-size 1.5 rehash-threshold 0.8125 data
	      ("ucontroller"
	       (:items nil :locs
		       ((:type nil :desc "endmodule: ucontroller" :file "verilog/files/common/ucontroller.sv" :line 213 :col 22)
			(:type nil :desc "module ucontroller # (" :file "verilog/files/common/ucontroller.sv" :line 21 :col 18)))
	       "FREQ_CLK"
	       (:items nil :locs
		       ((:type nil :desc ".FREQ_CLK (FREQ_CLK)," :file "verilog/files/common/ucontroller.sv" :line 153 :col 27)
			(:type nil :desc ".FREQ_CLK (FREQ_CLK)," :file "verilog/files/common/ucontroller.sv" :line 153 :col 17)
			(:type nil :desc "parameter logic [31:0] FREQ_CLK = 100000000," :file "verilog/files/common/ucontroller.sv" :line 22 :col 35)))
	       "TX_SPEED"
	       (:items nil :locs
		       ((:type nil :desc ".TX_SPEED (TX_SPEED)" :file "verilog/files/common/ucontroller.sv" :line 154 :col 27)
			(:type nil :desc ".TX_SPEED (TX_SPEED)" :file "verilog/files/common/ucontroller.sv" :line 154 :col 17)
			(:type nil :desc "parameter logic [31:0] TX_SPEED = 115200" :file "verilog/files/common/ucontroller.sv" :line 23 :col 35)))
	       "Clk"
	       (:items nil :locs
		       ((:type nil :desc ".Clk," :file "verilog/files/common/ucontroller.sv" :line 198 :col 12)
			(:type nil :desc ".Clk," :file "verilog/files/common/ucontroller.sv" :line 173 :col 12)
			(:type nil :desc ".Clk," :file "verilog/files/common/ucontroller.sv" :line 156 :col 12)
			(:type nil :desc ".Clk," :file "verilog/files/common/ucontroller.sv" :line 126 :col 12)
			(:type nil :desc ".Clk," :file "verilog/files/common/ucontroller.sv" :line 113 :col 12)
			(:type nil :desc ".Clk," :file "verilog/files/common/ucontroller.sv" :line 84 :col 12)
			(:type nil :desc "input logic         Clk," :file "verilog/files/common/ucontroller.sv" :line 25 :col 27)))
	       "Rst_n"
	       (:items nil :locs
		       ((:type nil :desc ".Rst_n," :file "verilog/files/common/ucontroller.sv" :line 199 :col 14)
			(:type nil :desc ".Rst_n," :file "verilog/files/common/ucontroller.sv" :line 174 :col 14)
			(:type nil :desc ".Rst_n," :file "verilog/files/common/ucontroller.sv" :line 157 :col 14)
			(:type nil :desc ".Rst_n," :file "verilog/files/common/ucontroller.sv" :line 127 :col 14)
			(:type nil :desc ".Rst_n," :file "verilog/files/common/ucontroller.sv" :line 114 :col 14)
			(:type nil :desc ".Rst_n," :file "verilog/files/common/ucontroller.sv" :line 85 :col 14)
			(:type nil :desc "input logic         Rst_n," :file "verilog/files/common/ucontroller.sv" :line 26 :col 29)))
	       "RXD"
	       (:items nil :locs
		       ((:type nil :desc ".RXD," :file "verilog/files/common/ucontroller.sv" :line 166 :col 12)
			(:type nil :desc "input logic         RXD," :file "verilog/files/common/ucontroller.sv" :line 28 :col 27)))
	       "TXD"
	       (:items nil :locs
		       ((:type nil :desc ".TXD," :file "verilog/files/common/ucontroller.sv" :line 162 :col 12)
			(:type nil :desc "output logic        TXD," :file "verilog/files/common/ucontroller.sv" :line 29 :col 27)))
	       "ROM_Data"
	       (:items nil :locs
		       ((:type nil :desc ".ROM_Data," :file "verilog/files/common/ucontroller.sv" :line 87 :col 17)
			(:type nil :desc "input logic [11:0]  ROM_Data," :file "verilog/files/common/ucontroller.sv" :line 31 :col 32)))
	       "ROM_Addr"
	       (:items nil :locs
		       ((:type nil :desc ".ROM_Addr," :file "verilog/files/common/ucontroller.sv" :line 88 :col 17)
			(:type nil :desc "output logic [11:0] ROM_Addr," :file "verilog/files/common/ucontroller.sv" :line 32 :col 32)))
	       "Temp"
	       (:items nil :locs
		       ((:type nil :desc ".Temp" :file "verilog/files/common/ucontroller.sv" :line 207 :col 13)
			(:type nil :desc "output logic [7:0]  Temp," :file "verilog/files/common/ucontroller.sv" :line 34 :col 28)))
	       "Switches"
	       (:items nil :locs
		       ((:type nil :desc ".Switches," :file "verilog/files/common/ucontroller.sv" :line 206 :col 17)
			(:type nil :desc "output logic [7:0]  Switches" :file "verilog/files/common/ucontroller.sv" :line 35 :col 32)))
	       "DMA_Oen"
	       (:items nil :locs
		       ((:type nil :desc ".DMA_Oen," :file "verilog/files/common/ucontroller.sv" :line 188 :col 16)
			(:type nil :desc ".Oen     (DMA_Oen)" :file "verilog/files/common/ucontroller.sv" :line 148 :col 25)
			(:type nil :desc "logic       DMA_Oen;" :file "verilog/files/common/ucontroller.sv" :line 40 :col 23)))
	       "DMA_Wen"
	       (:items nil :locs
		       ((:type nil :desc ".DMA_Wen," :file "verilog/files/common/ucontroller.sv" :line 191 :col 16)
			(:type nil :desc ".Wen     (DMA_Wen)," :file "verilog/files/common/ucontroller.sv" :line 147 :col 25)
			(:type nil :desc "logic       DMA_Wen;" :file "verilog/files/common/ucontroller.sv" :line 41 :col 23)))
	       "DMA_Cs"
	       (:items nil :locs
		       ((:type nil :desc ".DMA_Cs," :file "verilog/files/common/ucontroller.sv" :line 185 :col 15)
			(:type nil :desc ".Cs      (DMA_Cs)," :file "verilog/files/common/ucontroller.sv" :line 146 :col 24)
			(:type nil :desc "logic       DMA_Cs;" :file "verilog/files/common/ucontroller.sv" :line 42 :col 22)))
	       "CPU_Oen"
	       (:items nil :locs
		       ((:type nil :desc ".CPU_Oen," :file "verilog/files/common/ucontroller.sv" :line 187 :col 16)
			(:type nil :desc ".RAM_Oen      (CPU_Oen)," :file "verilog/files/common/ucontroller.sv" :line 95 :col 30)
			(:type nil :desc "logic       CPU_Oen;" :file "verilog/files/common/ucontroller.sv" :line 43 :col 23)))
	       "CPU_Wen"
	       (:items nil :locs
		       ((:type nil :desc ".CPU_Wen," :file "verilog/files/common/ucontroller.sv" :line 190 :col 16)
			(:type nil :desc ".RAM_Wen      (CPU_Wen)," :file "verilog/files/common/ucontroller.sv" :line 94 :col 30)
			(:type nil :desc "logic       CPU_Wen;" :file "verilog/files/common/ucontroller.sv" :line 44 :col 23)))
	       "CPU_Cs"
	       (:items nil :locs
		       ((:type nil :desc ".CPU_Cs," :file "verilog/files/common/ucontroller.sv" :line 184 :col 15)
			(:type nil :desc ".RAM_Cs       (CPU_Cs)," :file "verilog/files/common/ucontroller.sv" :line 93 :col 29)
			(:type nil :desc "logic       CPU_Cs;" :file "verilog/files/common/ucontroller.sv" :line 45 :col 22)))
	       "CPU_Address"
	       (:items nil :locs
		       ((:type nil :desc ".CPU_Address," :file "verilog/files/common/ucontroller.sv" :line 181 :col 20)
			(:type nil :desc ".RAM_Addr     (CPU_Address)," :file "verilog/files/common/ucontroller.sv" :line 90 :col 34)
			(:type nil :desc "logic [7:0] CPU_Address;" :file "verilog/files/common/ucontroller.sv" :line 46 :col 27)))
	       "DMA_Address"
	       (:items nil :locs
		       ((:type nil :desc ".DMA_Address," :file "verilog/files/common/ucontroller.sv" :line 182 :col 20)
			(:type nil :desc ".Address (DMA_Address)," :file "verilog/files/common/ucontroller.sv" :line 143 :col 29)
			(:type nil :desc "logic [7:0] DMA_Address;" :file "verilog/files/common/ucontroller.sv" :line 47 :col 27)))
	       "DMA_DataOut"
	       (:items nil :locs
		       ((:type nil :desc ".DMA_DataOut," :file "verilog/files/common/ucontroller.sv" :line 179 :col 20)
			(:type nil :desc ".DataOut (DMA_DataOut)," :file "verilog/files/common/ucontroller.sv" :line 144 :col 29)
			(:type nil :desc "logic [7:0] DMA_DataOut;" :file "verilog/files/common/ucontroller.sv" :line 48 :col 27)))
	       "CPU_DataOut"
	       (:items nil :locs
		       ((:type nil :desc ".CPU_DataOut," :file "verilog/files/common/ucontroller.sv" :line 178 :col 20)
			(:type nil :desc ".DataOut      (CPU_DataOut)," :file "verilog/files/common/ucontroller.sv" :line 91 :col 34)
			(:type nil :desc "logic [7:0] CPU_DataOut;" :file "verilog/files/common/ucontroller.sv" :line 49 :col 27)))
	       "Dma_Idle"
	       (:items nil :locs
		       ((:type nil :desc ".DMA_Idle      (Dma_Idle)," :file "verilog/files/common/ucontroller.sv" :line 177 :col 32)
			(:type nil :desc ".Dma_Idle," :file "verilog/files/common/ucontroller.sv" :line 133 :col 17)
			(:type nil :desc "logic       Dma_Idle;" :file "verilog/files/common/ucontroller.sv" :line 50 :col 24)))
	       "TX_Data"
	       (:items nil :locs
		       ((:type nil :desc ".TX_DataIn (TX_Data)," :file "verilog/files/common/ucontroller.sv" :line 160 :col 27)
			(:type nil :desc ".TX_Data," :file "verilog/files/common/ucontroller.sv" :line 140 :col 16)
			(:type nil :desc "logic [7:0] TX_Data;" :file "verilog/files/common/ucontroller.sv" :line 52 :col 23)))
	       "TX_Ready"
	       (:items nil :locs
		       ((:type nil :desc ".TX_Ready," :file "verilog/files/common/ucontroller.sv" :line 161 :col 17)
			(:type nil :desc ".TX_Ready," :file "verilog/files/common/ucontroller.sv" :line 139 :col 17)
			(:type nil :desc "logic       TX_Ready;" :file "verilog/files/common/ucontroller.sv" :line 53 :col 24)))
	       "TX_Valid"
	       (:items nil :locs
		       ((:type nil :desc ".TX_Valid," :file "verilog/files/common/ucontroller.sv" :line 159 :col 17)
			(:type nil :desc ".TX_Valid," :file "verilog/files/common/ucontroller.sv" :line 141 :col 17)
			(:type nil :desc "logic       TX_Valid;" :file "verilog/files/common/ucontroller.sv" :line 54 :col 24)))
	       "Data_Read"
	       (:items nil :locs
		       ((:type nil :desc ".Data_Read," :file "verilog/files/common/ucontroller.sv" :line 164 :col 18)
			(:type nil :desc ".Data_Read," :file "verilog/files/common/ucontroller.sv" :line 138 :col 18)
			(:type nil :desc "logic       Data_Read;" :file "verilog/files/common/ucontroller.sv" :line 55 :col 25)))
	       "RX_Data"
	       (:items nil :locs
		       ((:type nil :desc ".Data_Out  (RX_Data)," :file "verilog/files/common/ucontroller.sv" :line 165 :col 27)
			(:type nil :desc ".RX_Data," :file "verilog/files/common/ucontroller.sv" :line 135 :col 16)
			(:type nil :desc "logic [7:0] RX_Data;" :file "verilog/files/common/ucontroller.sv" :line 56 :col 23)))
	       "RX_Empty"
	       (:items nil :locs
		       ((:type nil :desc ".Empty     (RX_Empty)" :file "verilog/files/common/ucontroller.sv" :line 168 :col 28)
			(:type nil :desc ".RX_Empty," :file "verilog/files/common/ucontroller.sv" :line 136 :col 17)
			(:type nil :desc "logic       RX_Empty;" :file "verilog/files/common/ucontroller.sv" :line 57 :col 24)))
	       "RX_Full"
	       (:items nil :locs
		       ((:type nil :desc ".Full      (RX_Full)," :file "verilog/files/common/ucontroller.sv" :line 167 :col 27)
			(:type nil :desc ".RX_Full," :file "verilog/files/common/ucontroller.sv" :line 137 :col 16)
			(:type nil :desc "logic       RX_Full;" :file "verilog/files/common/ucontroller.sv" :line 58 :col 23)))
	       "RAM_DataOut"
	       (:items nil :locs
		       ((:type nil :desc ".DataOut (RAM_DataOut)," :file "verilog/files/common/ucontroller.sv" :line 205 :col 29)
			(:type nil :desc ".DataIn  (RAM_DataOut)," :file "verilog/files/common/ucontroller.sv" :line 145 :col 29)
			(:type nil :desc ".DataIn       (RAM_DataOut)," :file "verilog/files/common/ucontroller.sv" :line 92 :col 34)
			(:type nil :desc "logic [7:0] RAM_DataOut;" :file "verilog/files/common/ucontroller.sv" :line 60 :col 27)))
	       "RAM_DataIn"
	       (:items nil :locs
		       ((:type nil :desc ".DataIn  (RAM_DataIn)," :file "verilog/files/common/ucontroller.sv" :line 204 :col 28)
			(:type nil :desc ".RAM_DataIn," :file "verilog/files/common/ucontroller.sv" :line 180 :col 19)
			(:type nil :desc "logic [7:0] RAM_DataIn;" :file "verilog/files/common/ucontroller.sv" :line 61 :col 26)))
	       "ALU_DataIn"
	       (:items nil :locs
		       ((:type nil :desc ".InData  (ALU_DataIn)," :file "verilog/files/common/ucontroller.sv" :line 115 :col 28)
			(:type nil :desc ".ALU_DataIn," :file "verilog/files/common/ucontroller.sv" :line 104 :col 19)
			(:type nil :desc "logic [7:0] ALU_DataIn;" :file "verilog/files/common/ucontroller.sv" :line 63 :col 26)))
	       "ALU_DataOut"
	       (:items nil :locs
		       ((:type nil :desc ".OutData (ALU_DataOut)," :file "verilog/files/common/ucontroller.sv" :line 116 :col 29)
			(:type nil :desc ".ALU_DataOut," :file "verilog/files/common/ucontroller.sv" :line 103 :col 20)
			(:type nil :desc "logic [7:0] ALU_DataOut;" :file "verilog/files/common/ucontroller.sv" :line 64 :col 27)))
	       "alu_op"
	       (:items nil :locs
		       ((:type nil :desc "alu_op      ALU_op;" :file "verilog/files/common/ucontroller.sv" :line 65 :col 10)))
	       "ALU_op"
	       (:items nil :locs
		       ((:type nil :desc ".ALU_op," :file "verilog/files/common/ucontroller.sv" :line 117 :col 15)
			(:type nil :desc ".ALU_op," :file "verilog/files/common/ucontroller.sv" :line 102 :col 15)
			(:type nil :desc "alu_op      ALU_op;" :file "verilog/files/common/ucontroller.sv" :line 65 :col 22)))
	       "FlagE"
	       (:items nil :locs
		       ((:type nil :desc ".FlagE" :file "verilog/files/common/ucontroller.sv" :line 121 :col 14)
			(:type nil :desc ".FlagE" :file "verilog/files/common/ucontroller.sv" :line 108 :col 14)
			(:type nil :desc "logic       FlagE;" :file "verilog/files/common/ucontroller.sv" :line 66 :col 21)))
	       "FlagN"
	       (:items nil :locs
		       ((:type nil :desc ".FlagN," :file "verilog/files/common/ucontroller.sv" :line 120 :col 14)
			(:type nil :desc ".FlagN," :file "verilog/files/common/ucontroller.sv" :line 107 :col 14)
			(:type nil :desc "logic       FlagN;" :file "verilog/files/common/ucontroller.sv" :line 67 :col 21)))
	       "FlagC"
	       (:items nil :locs
		       ((:type nil :desc ".FlagC," :file "verilog/files/common/ucontroller.sv" :line 119 :col 14)
			(:type nil :desc ".FlagC," :file "verilog/files/common/ucontroller.sv" :line 106 :col 14)
			(:type nil :desc "logic       FlagC;" :file "verilog/files/common/ucontroller.sv" :line 68 :col 21)))
	       "FlagZ"
	       (:items nil :locs
		       ((:type nil :desc ".FlagZ," :file "verilog/files/common/ucontroller.sv" :line 118 :col 14)
			(:type nil :desc ".FlagZ," :file "verilog/files/common/ucontroller.sv" :line 105 :col 14)
			(:type nil :desc "logic       FlagZ;" :file "verilog/files/common/ucontroller.sv" :line 69 :col 21)))
	       "RAM_Address"
	       (:items nil :locs
		       ((:type nil :desc ".Address (RAM_Address)," :file "verilog/files/common/ucontroller.sv" :line 203 :col 29)
			(:type nil :desc ".RAM_Address," :file "verilog/files/common/ucontroller.sv" :line 183 :col 20)
			(:type nil :desc "logic [7:0] RAM_Address;" :file "verilog/files/common/ucontroller.sv" :line 71 :col 27)))
	       "RAM_Wen"
	       (:items nil :locs
		       ((:type nil :desc ".Wen     (RAM_Wen)," :file "verilog/files/common/ucontroller.sv" :line 201 :col 25)
			(:type nil :desc ".RAM_Wen" :file "verilog/files/common/ucontroller.sv" :line 192 :col 16)
			(:type nil :desc ".RAM_Wen      (CPU_Wen)," :file "verilog/files/common/ucontroller.sv" :line 94 :col 16)
			(:type nil :desc "logic       RAM_Wen;" :file "verilog/files/common/ucontroller.sv" :line 72 :col 23)))
	       "RAM_Oen"
	       (:items nil :locs
		       ((:type nil :desc ".Oen     (RAM_Oen)," :file "verilog/files/common/ucontroller.sv" :line 202 :col 25)
			(:type nil :desc ".RAM_Oen," :file "verilog/files/common/ucontroller.sv" :line 189 :col 16)
			(:type nil :desc ".RAM_Oen      (CPU_Oen)," :file "verilog/files/common/ucontroller.sv" :line 95 :col 16)
			(:type nil :desc "logic       RAM_Oen;" :file "verilog/files/common/ucontroller.sv" :line 73 :col 23)))
	       "RAM_Cs"
	       (:items nil :locs
		       ((:type nil :desc ".Cs      (RAM_Cs)," :file "verilog/files/common/ucontroller.sv" :line 200 :col 24)
			(:type nil :desc ".RAM_Cs," :file "verilog/files/common/ucontroller.sv" :line 186 :col 15)
			(:type nil :desc ".RAM_Cs       (CPU_Cs)," :file "verilog/files/common/ucontroller.sv" :line 93 :col 15)
			(:type nil :desc "logic       RAM_Cs;" :file "verilog/files/common/ucontroller.sv" :line 74 :col 22)))
	       "Bus_grant"
	       (:items nil :locs
		       ((:type nil :desc ".DMA_Bus_grant (Bus_grant)," :file "verilog/files/common/ucontroller.sv" :line 176 :col 33)
			(:type nil :desc ".Bus_grant," :file "verilog/files/common/ucontroller.sv" :line 129 :col 18)
			(:type nil :desc ".DMA_Ack      (Bus_grant)," :file "verilog/files/common/ucontroller.sv" :line 98 :col 32)
			(:type nil :desc "logic       Bus_grant;" :file "verilog/files/common/ucontroller.sv" :line 76 :col 25)))
	       "Bus_req"
	       (:items nil :locs
		       ((:type nil :desc ".DMA_Bus_req   (Bus_req)," :file "verilog/files/common/ucontroller.sv" :line 175 :col 31)
			(:type nil :desc ".Bus_req," :file "verilog/files/common/ucontroller.sv" :line 130 :col 16)
			(:type nil :desc ".DMA_Req      (Bus_req)," :file "verilog/files/common/ucontroller.sv" :line 97 :col 30)
			(:type nil :desc "logic       Bus_req;" :file "verilog/files/common/ucontroller.sv" :line 77 :col 23)))
	       "Dma_Tx_Ready"
	       (:items nil :locs
		       ((:type nil :desc ".Dma_Tx_Ready," :file "verilog/files/common/ucontroller.sv" :line 132 :col 21)
			(:type nil :desc ".DMA_Ready    (Dma_Tx_Ready)," :file "verilog/files/common/ucontroller.sv" :line 99 :col 35)
			(:type nil :desc "logic       Dma_Tx_Ready;" :file "verilog/files/common/ucontroller.sv" :line 78 :col 28)))
	       "Dma_Tx_Start"
	       (:items nil :locs
		       ((:type nil :desc ".Dma_Tx_Start," :file "verilog/files/common/ucontroller.sv" :line 131 :col 21)
			(:type nil :desc ".DMA_Tx_Start (Dma_Tx_Start)," :file "verilog/files/common/ucontroller.sv" :line 100 :col 35)
			(:type nil :desc "logic       Dma_Tx_Start;" :file "verilog/files/common/ucontroller.sv" :line 79 :col 28)))
	       "cpu"
	       (:items nil :locs
		       ((:type nil :desc "cpu I_CPU (" :file "verilog/files/common/ucontroller.sv" :line 83 :col 7)))
	       "I_CPU"
	       (:items nil :locs
		       ((:type nil :desc "cpu I_CPU (" :file "verilog/files/common/ucontroller.sv" :line 83 :col 13)))
	       "RAM_Addr"
	       (:items nil :locs
		       ((:type nil :desc ".RAM_Addr     (CPU_Address)," :file "verilog/files/common/ucontroller.sv" :line 90 :col 17)))
	       "DataOut"
	       (:items nil :locs
		       ((:type nil :desc ".DataOut (RAM_DataOut)," :file "verilog/files/common/ucontroller.sv" :line 205 :col 16)
			(:type nil :desc ".DataOut (DMA_DataOut)," :file "verilog/files/common/ucontroller.sv" :line 144 :col 16)
			(:type nil :desc ".DataOut      (CPU_DataOut)," :file "verilog/files/common/ucontroller.sv" :line 91 :col 16)))
	       "DataIn"
	       (:items nil :locs
		       ((:type nil :desc ".DataIn  (RAM_DataIn)," :file "verilog/files/common/ucontroller.sv" :line 204 :col 15)
			(:type nil :desc ".DataIn  (RAM_DataOut)," :file "verilog/files/common/ucontroller.sv" :line 145 :col 15)
			(:type nil :desc ".DataIn       (RAM_DataOut)," :file "verilog/files/common/ucontroller.sv" :line 92 :col 15)))
	       "DMA_Req"
	       (:items nil :locs
		       ((:type nil :desc ".DMA_Req      (Bus_req)," :file "verilog/files/common/ucontroller.sv" :line 97 :col 16)))
	       "DMA_Ack"
	       (:items nil :locs
		       ((:type nil :desc ".DMA_Ack      (Bus_grant)," :file "verilog/files/common/ucontroller.sv" :line 98 :col 16)))
	       "DMA_Ready"
	       (:items nil :locs
		       ((:type nil :desc ".DMA_Ready    (Dma_Tx_Ready)," :file "verilog/files/common/ucontroller.sv" :line 99 :col 18)))
	       "DMA_Tx_Start"
	       (:items nil :locs
		       ((:type nil :desc ".DMA_Tx_Start (Dma_Tx_Start)," :file "verilog/files/common/ucontroller.sv" :line 100 :col 21)))
	       "alu"
	       (:items nil :locs
		       ((:type nil :desc "alu I_ALU (" :file "verilog/files/common/ucontroller.sv" :line 112 :col 7)))
	       "I_ALU"
	       (:items nil :locs
		       ((:type nil :desc "alu I_ALU (" :file "verilog/files/common/ucontroller.sv" :line 112 :col 13)))
	       "InData"
	       (:items nil :locs
		       ((:type nil :desc ".InData  (ALU_DataIn)," :file "verilog/files/common/ucontroller.sv" :line 115 :col 15)))
	       "OutData"
	       (:items nil :locs
		       ((:type nil :desc ".OutData (ALU_DataOut)," :file "verilog/files/common/ucontroller.sv" :line 116 :col 16)))
	       "dma"
	       (:items nil :locs
		       ((:type nil :desc "dma I_DMA (" :file "verilog/files/common/ucontroller.sv" :line 125 :col 7)))
	       "I_DMA"
	       (:items nil :locs
		       ((:type nil :desc "dma I_DMA (" :file "verilog/files/common/ucontroller.sv" :line 125 :col 13)))
	       "Address"
	       (:items nil :locs
		       ((:type nil :desc ".Address (RAM_Address)," :file "verilog/files/common/ucontroller.sv" :line 203 :col 16)
			(:type nil :desc ".Address (DMA_Address)," :file "verilog/files/common/ucontroller.sv" :line 143 :col 16)))
	       "Cs"
	       (:items nil :locs
		       ((:type nil :desc ".Cs      (RAM_Cs)," :file "verilog/files/common/ucontroller.sv" :line 200 :col 11)
			(:type nil :desc ".Cs      (DMA_Cs)," :file "verilog/files/common/ucontroller.sv" :line 146 :col 11)))
	       "Wen"
	       (:items nil :locs
		       ((:type nil :desc ".Wen     (RAM_Wen)," :file "verilog/files/common/ucontroller.sv" :line 201 :col 12)
			(:type nil :desc ".Wen     (DMA_Wen)," :file "verilog/files/common/ucontroller.sv" :line 147 :col 12)))
	       "Oen"
	       (:items nil :locs
		       ((:type nil :desc ".Oen     (RAM_Oen)," :file "verilog/files/common/ucontroller.sv" :line 202 :col 12)
			(:type nil :desc ".Oen     (DMA_Oen)" :file "verilog/files/common/ucontroller.sv" :line 148 :col 12)))
	       "uart"
	       (:items nil :locs
		       ((:type nil :desc "uart # (" :file "verilog/files/common/ucontroller.sv" :line 152 :col 8)))
	       "I_UART"
	       (:items nil :locs
		       ((:type nil :desc ") I_UART (" :file "verilog/files/common/ucontroller.sv" :line 155 :col 16)))
	       "TX_DataIn"
	       (:items nil :locs
		       ((:type nil :desc ".TX_DataIn (TX_Data)," :file "verilog/files/common/ucontroller.sv" :line 160 :col 18)))
	       "Data_Out"
	       (:items nil :locs
		       ((:type nil :desc ".Data_Out  (RX_Data)," :file "verilog/files/common/ucontroller.sv" :line 165 :col 17)))
	       "Full"
	       (:items nil :locs
		       ((:type nil :desc ".Full      (RX_Full)," :file "verilog/files/common/ucontroller.sv" :line 167 :col 13)))
	       "Empty"
	       (:items nil :locs
		       ((:type nil :desc ".Empty     (RX_Empty)" :file "verilog/files/common/ucontroller.sv" :line 168 :col 14)))
	       "ram_arbiter"
	       (:items nil :locs
		       ((:type nil :desc "ram_arbiter I_RAM_ARBITER (" :file "verilog/files/common/ucontroller.sv" :line 172 :col 15)))
	       "I_RAM_ARBITER"
	       (:items nil :locs
		       ((:type nil :desc "ram_arbiter I_RAM_ARBITER (" :file "verilog/files/common/ucontroller.sv" :line 172 :col 29)))
	       "DMA_Bus_req"
	       (:items nil :locs
		       ((:type nil :desc ".DMA_Bus_req   (Bus_req)," :file "verilog/files/common/ucontroller.sv" :line 175 :col 20)))
	       "DMA_Bus_grant"
	       (:items nil :locs
		       ((:type nil :desc ".DMA_Bus_grant (Bus_grant)," :file "verilog/files/common/ucontroller.sv" :line 176 :col 22)))
	       "DMA_Idle"
	       (:items nil :locs
		       ((:type nil :desc ".DMA_Idle      (Dma_Idle)," :file "verilog/files/common/ucontroller.sv" :line 177 :col 17)))
	       "ram"
	       (:items nil :locs
		       ((:type nil :desc "ram I_RAM (" :file "verilog/files/common/ucontroller.sv" :line 197 :col 7)))
	       "I_RAM"
	       (:items nil :locs
		       ((:type nil :desc "ram I_RAM (" :file "verilog/files/common/ucontroller.sv" :line 197 :col 13)))))
