INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/D-105/1111_BCDadd/1111_BCDadd.srcs/sources_1/new/bcdadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/D-105/1111_BCDadd/1111_BCDadd.srcs/sim_1/new/bcdadd_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcdadd_tb
