$date
	Wed Oct 23 21:47:19 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_mod16_counter $end
$var wire 4 ! q [3:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 4 $ q [3:0] $end
$var wire 4 % d [3:0] $end
$scope module dff0 $end
$var wire 1 " clk $end
$var wire 1 & d $end
$var wire 1 # rst $end
$var reg 1 ' q $end
$upscope $end
$scope module dff1 $end
$var wire 1 " clk $end
$var wire 1 ( d $end
$var wire 1 # rst $end
$var reg 1 ) q $end
$upscope $end
$scope module dff2 $end
$var wire 1 " clk $end
$var wire 1 * d $end
$var wire 1 # rst $end
$var reg 1 + q $end
$upscope $end
$scope module dff3 $end
$var wire 1 " clk $end
$var wire 1 , d $end
$var wire 1 # rst $end
$var reg 1 - q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0-
0,
0+
0*
0)
0(
0'
1&
b1 %
b0 $
0#
0"
b0 !
$end
#5
1"
#10
0"
#15
1"
#20
0&
1(
b10 %
b1 !
b1 $
1'
0"
1#
#25
1"
#30
1&
b11 %
1)
b10 !
b10 $
0'
0"
#35
1"
#40
1*
0&
0(
b100 %
b11 !
b11 $
1'
0"
#45
1"
#50
1&
b101 %
1+
0)
b100 !
b100 $
0'
0"
#55
1"
#60
0&
1(
b110 %
b101 !
b101 $
1'
0"
#65
1"
#70
1&
b111 %
1)
b110 !
b110 $
0'
0"
#75
1"
#80
0*
1,
0&
0(
b1000 %
b111 !
b111 $
1'
0"
#85
1"
#90
1&
b1001 %
1-
0+
0)
b1000 !
b1000 $
0'
0"
#95
1"
#100
0&
1(
b1010 %
b1001 !
b1001 $
1'
0"
#105
1"
#110
1&
b1011 %
1)
b1010 !
b1010 $
0'
0"
#115
1"
#120
1*
0&
0(
b1100 %
b1011 !
b1011 $
1'
0"
#125
1"
#130
1&
b1101 %
1+
0)
b1100 !
b1100 $
0'
0"
#135
1"
#140
0&
1(
b1110 %
b1101 !
b1101 $
1'
0"
#145
1"
#150
1&
b1111 %
1)
b1110 !
b1110 $
0'
0"
#155
1"
#160
0*
0,
0&
0(
b0 %
b1111 !
b1111 $
1'
0"
#165
1"
#170
1&
b1 %
0-
0+
0)
b0 !
b0 $
0'
0"
#175
1"
#180
0&
1(
b10 %
b1 !
b1 $
1'
0"
#185
1"
#190
1&
b11 %
1)
b10 !
b10 $
0'
0"
#195
1"
#200
1*
0&
0(
b100 %
b11 !
b11 $
1'
0"
#205
1"
#210
1&
b101 %
1+
0)
b100 !
b100 $
0'
0"
#215
1"
#220
0&
1(
b110 %
b101 !
b101 $
1'
0"
