// Seed: 1502447985
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  assign module_1.id_7 = 0;
  output wand id_1;
  assign id_1 = "" - 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd48
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  output wire id_11;
  inout logic [7:0] id_10;
  output wire id_9;
  inout wire id_8;
  module_0 modCall_1 (
      id_12,
      id_7,
      id_7,
      id_7
  );
  inout tri1 id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire _id_2;
  output wire id_1;
  assign id_10[id_2] = id_8;
  assign id_7 = 1;
endmodule
