Fitter report for IO_driver
Sun Jul 25 22:39:26 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Incremental Compilation Placement Preservation
  8. Pin-Out File
  9. Fitter Resource Usage Summary
 10. Fitter Partition Statistics
 11. Input Pins
 12. Output Pins
 13. Dual Purpose and Dedicated Pins
 14. I/O Bank Usage
 15. All Package Pins
 16. I/O Assignment Warnings
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. Routing Usage Summary
 25. LAB Logic Elements
 26. LAB-wide Signals
 27. LAB Signals Sourced
 28. LAB Signals Sourced Out
 29. LAB Distinct Inputs
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing Summary
 36. Estimated Delay Added for Hold Timing Details
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Sun Jul 25 22:39:26 2021       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; IO_driver                                   ;
; Top-level Entity Name              ; IO_driver                                   ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE22F17C6                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 2,981 / 22,320 ( 13 % )                     ;
;     Total combinational functions  ; 2,820 / 22,320 ( 13 % )                     ;
;     Dedicated logic registers      ; 2,333 / 22,320 ( 10 % )                     ;
; Total registers                    ; 2333                                        ;
; Total pins                         ; 53 / 154 ( 34 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 540,672 / 608,256 ( 89 % )                  ;
; Embedded Multiplier 9-bit elements ; 0 / 132 ( 0 % )                             ;
; Total PLLs                         ; 0 / 4 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP4CE22F17C6                          ;                                       ;
; Nominal Core Supply Voltage                                        ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.05        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   5.3%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 5338 ) ; 0.00 % ( 0 / 5338 )        ; 0.00 % ( 0 / 5338 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 5338 ) ; 0.00 % ( 0 / 5338 )        ; 0.00 % ( 0 / 5338 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 5328 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/output_files/IO_driver.pin.


+---------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                             ;
+---------------------------------------------+-----------------------------+
; Resource                                    ; Usage                       ;
+---------------------------------------------+-----------------------------+
; Total logic elements                        ; 2,981 / 22,320 ( 13 % )     ;
;     -- Combinational with no register       ; 648                         ;
;     -- Register only                        ; 161                         ;
;     -- Combinational with a register        ; 2172                        ;
;                                             ;                             ;
; Logic element usage by number of LUT inputs ;                             ;
;     -- 4 input functions                    ; 877                         ;
;     -- 3 input functions                    ; 902                         ;
;     -- <=2 input functions                  ; 1041                        ;
;     -- Register only                        ; 161                         ;
;                                             ;                             ;
; Logic elements by mode                      ;                             ;
;     -- normal mode                          ; 1604                        ;
;     -- arithmetic mode                      ; 1216                        ;
;                                             ;                             ;
; Total registers*                            ; 2,333 / 23,018 ( 10 % )     ;
;     -- Dedicated logic registers            ; 2,333 / 22,320 ( 10 % )     ;
;     -- I/O registers                        ; 0 / 698 ( 0 % )             ;
;                                             ;                             ;
; Total LABs:  partially or completely used   ; 217 / 1,395 ( 16 % )        ;
; Virtual pins                                ; 0                           ;
; I/O pins                                    ; 53 / 154 ( 34 % )           ;
;     -- Clock pins                           ; 1 / 7 ( 14 % )              ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )               ;
;                                             ;                             ;
; M9Ks                                        ; 66 / 66 ( 100 % )           ;
; Total block memory bits                     ; 540,672 / 608,256 ( 89 % )  ;
; Total block memory implementation bits      ; 608,256 / 608,256 ( 100 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )             ;
; PLLs                                        ; 0 / 4 ( 0 % )               ;
; Global signals                              ; 2                           ;
;     -- Global clocks                        ; 2 / 20 ( 10 % )             ;
; JTAGs                                       ; 0 / 1 ( 0 % )               ;
; CRC blocks                                  ; 0 / 1 ( 0 % )               ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )               ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )               ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )               ;
; Average interconnect usage (total/H/V)      ; 4.1% / 4.0% / 4.3%          ;
; Peak interconnect usage (total/H/V)         ; 14.6% / 12.7% / 17.3%       ;
; Maximum fan-out                             ; 2327                        ;
; Highest non-global fan-out                  ; 2271                        ;
; Total fan-out                               ; 18762                       ;
; Average fan-out                             ; 3.44                        ;
+---------------------------------------------+-----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 2981 / 22320 ( 13 % ) ; 0 / 22320 ( 0 % )              ;
;     -- Combinational with no register       ; 648                   ; 0                              ;
;     -- Register only                        ; 161                   ; 0                              ;
;     -- Combinational with a register        ; 2172                  ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 877                   ; 0                              ;
;     -- 3 input functions                    ; 902                   ; 0                              ;
;     -- <=2 input functions                  ; 1041                  ; 0                              ;
;     -- Register only                        ; 161                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 1604                  ; 0                              ;
;     -- arithmetic mode                      ; 1216                  ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 2333                  ; 0                              ;
;     -- Dedicated logic registers            ; 2333 / 22320 ( 10 % ) ; 0 / 22320 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 217 / 1395 ( 16 % )   ; 0 / 1395 ( 0 % )               ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 53                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )       ; 0 / 132 ( 0 % )                ;
; Total memory bits                           ; 540672                ; 0                              ;
; Total RAM block bits                        ; 608256                ; 0                              ;
; M9K                                         ; 66 / 66 ( 100 % )     ; 0 / 66 ( 0 % )                 ;
; Clock control block                         ; 2 / 24 ( 8 % )        ; 0 / 24 ( 0 % )                 ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 0                     ; 0                              ;
;     -- Registered Input Connections         ; 0                     ; 0                              ;
;     -- Output Connections                   ; 0                     ; 0                              ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 18889                 ; 5                              ;
;     -- Registered Connections               ; 6126                  ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 31                    ; 0                              ;
;     -- Output Ports                         ; 22                    ; 0                              ;
;     -- Bidir Ports                          ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                           ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; CS_addr[0]          ; J16   ; 5        ; 53           ; 14           ; 7            ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; CS_addr[1]          ; L13   ; 5        ; 53           ; 10           ; 14           ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; MOSI                ; J14   ; 5        ; 53           ; 15           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SCK                 ; J13   ; 5        ; 53           ; 16           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; addr[0]             ; N9    ; 4        ; 29           ; 0            ; 0            ; 36                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; addr[1]             ; P9    ; 4        ; 38           ; 0            ; 7            ; 42                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; addr[2]             ; N12   ; 4        ; 47           ; 0            ; 21           ; 58                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; addr[3]             ; R10   ; 4        ; 34           ; 0            ; 21           ; 50                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; c_clk               ; R9    ; 4        ; 27           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; io_capture_pins[0]  ; C3    ; 8        ; 1            ; 34           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; io_capture_pins[10] ; E8    ; 8        ; 20           ; 34           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; io_capture_pins[11] ; F8    ; 8        ; 20           ; 34           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; io_capture_pins[12] ; D12   ; 7        ; 51           ; 34           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; io_capture_pins[13] ; B12   ; 7        ; 43           ; 34           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; io_capture_pins[14] ; C11   ; 7        ; 38           ; 34           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; io_capture_pins[15] ; B11   ; 7        ; 40           ; 34           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; io_capture_pins[1]  ; A3    ; 8        ; 7            ; 34           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; io_capture_pins[2]  ; A5    ; 8        ; 14           ; 34           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; io_capture_pins[3]  ; D5    ; 8        ; 5            ; 34           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; io_capture_pins[4]  ; E6    ; 8        ; 14           ; 34           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; io_capture_pins[5]  ; C8    ; 8        ; 23           ; 34           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; io_capture_pins[6]  ; D6    ; 8        ; 9            ; 34           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; io_capture_pins[7]  ; B7    ; 8        ; 18           ; 34           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; io_capture_pins[8]  ; C9    ; 7        ; 31           ; 34           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; io_capture_pins[9]  ; D9    ; 7        ; 31           ; 34           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; process_rqst        ; M10   ; 4        ; 43           ; 0            ; 21           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; request[0]          ; P11   ; 4        ; 38           ; 0            ; 0            ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; request[1]          ; R11   ; 4        ; 34           ; 0            ; 0            ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; request[2]          ; T10   ; 4        ; 34           ; 0            ; 14           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; reset               ; N14   ; 5        ; 53           ; 6            ; 21           ; 2271                  ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; s_clk               ; T9    ; 4        ; 27           ; 0            ; 0            ; 2344                  ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; MISO                ; K15   ; 5        ; 53           ; 13           ; 7            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; c_clock_probe       ; G15   ; 6        ; 53           ; 20           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; io_source_pins[0]   ; B3    ; 8        ; 3            ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; io_source_pins[10]  ; D8    ; 8        ; 23           ; 34           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; io_source_pins[11]  ; E7    ; 8        ; 16           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; io_source_pins[12]  ; A12   ; 7        ; 43           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; io_source_pins[13]  ; D11   ; 7        ; 51           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; io_source_pins[14]  ; E11   ; 7        ; 45           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; io_source_pins[15]  ; E10   ; 7        ; 45           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; io_source_pins[1]   ; A2    ; 8        ; 7            ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; io_source_pins[2]   ; A4    ; 8        ; 9            ; 34           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; io_source_pins[3]   ; B5    ; 8        ; 11           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; io_source_pins[4]   ; C6    ; 8        ; 18           ; 34           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; io_source_pins[5]   ; A7    ; 8        ; 20           ; 34           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; io_source_pins[6]   ; A6    ; 8        ; 16           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; io_source_pins[7]   ; B6    ; 8        ; 16           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; io_source_pins[8]   ; F9    ; 7        ; 34           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; io_source_pins[9]   ; E9    ; 7        ; 29           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; req_done            ; L14   ; 5        ; 53           ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; s_clock_probe       ; C15   ; 6        ; 53           ; 30           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; state_indication[0] ; A14   ; 7        ; 47           ; 34           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; state_indication[1] ; C14   ; 7        ; 51           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                      ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                                 ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L3n, DATA1, ASDO                  ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L4p, FLASH_nCE, nCSO              ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                                     ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                                    ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; J3       ; nCE                                      ; -                        ; -                       ; Dedicated Programming Pin ;
; J16      ; DIFFIO_R9n, DEV_OE                       ; Use as regular IO        ; CS_addr[0]              ; Dual Purpose Pin          ;
; H14      ; CONF_DONE                                ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; G15      ; DIFFIO_R5p, CRC_ERROR                    ; Use as regular IO        ; c_clock_probe           ; Dual Purpose Pin          ;
; F16      ; DIFFIO_R4n, nCEO                         ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; B11      ; DIFFIO_T20p, PADD0                       ; Use as regular IO        ; io_capture_pins[15]     ; Dual Purpose Pin          ;
; F9       ; DIFFIO_T17p, PADD4, DQS2T/CQ3T,DPCLK8    ; Use as regular IO        ; io_source_pins[8]       ; Dual Purpose Pin          ;
; C9       ; DIFFIO_T15n, PADD7                       ; Use as regular IO        ; io_capture_pins[8]      ; Dual Purpose Pin          ;
; D9       ; DIFFIO_T15p, PADD8                       ; Use as regular IO        ; io_capture_pins[9]      ; Dual Purpose Pin          ;
; E9       ; DIFFIO_T13p, PADD12, DQS4T/CQ5T,DPCLK9   ; Use as regular IO        ; io_source_pins[9]       ; Dual Purpose Pin          ;
; C8       ; DIFFIO_T11p, PADD17, DQS5T/CQ5T#,DPCLK10 ; Use as regular IO        ; io_capture_pins[5]      ; Dual Purpose Pin          ;
; E8       ; DIFFIO_T10n, DATA2                       ; Use as regular IO        ; io_capture_pins[10]     ; Dual Purpose Pin          ;
; F8       ; DIFFIO_T10p, DATA3                       ; Use as regular IO        ; io_capture_pins[11]     ; Dual Purpose Pin          ;
; A7       ; DIFFIO_T9n, PADD18                       ; Use as regular IO        ; io_source_pins[5]       ; Dual Purpose Pin          ;
; B7       ; DIFFIO_T9p, DATA4                        ; Use as regular IO        ; io_capture_pins[7]      ; Dual Purpose Pin          ;
; A6       ; DIFFIO_T7n, DATA14, DQS3T/CQ3T#,DPCLK11  ; Use as regular IO        ; io_source_pins[6]       ; Dual Purpose Pin          ;
; B6       ; DIFFIO_T7p, DATA13                       ; Use as regular IO        ; io_source_pins[7]       ; Dual Purpose Pin          ;
; E7       ; DATA5                                    ; Use as regular IO        ; io_source_pins[11]      ; Dual Purpose Pin          ;
; E6       ; DIFFIO_T6p, DATA6                        ; Use as regular IO        ; io_capture_pins[4]      ; Dual Purpose Pin          ;
; A5       ; DIFFIO_T5n, DATA7                        ; Use as regular IO        ; io_capture_pins[2]      ; Dual Purpose Pin          ;
; B5       ; DIFFIO_T5p, DATA8                        ; Use as regular IO        ; io_source_pins[3]       ; Dual Purpose Pin          ;
; D6       ; DIFFIO_T4n, DATA9                        ; Use as regular IO        ; io_capture_pins[6]      ; Dual Purpose Pin          ;
; A4       ; DIFFIO_T3n, DATA10                       ; Use as regular IO        ; io_source_pins[2]       ; Dual Purpose Pin          ;
; B3       ; DATA12, DQS1T/CQ1T#,CDPCLK7              ; Use as regular IO        ; io_source_pins[0]       ; Dual Purpose Pin          ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 4 / 14 ( 29 % )  ; 2.5V          ; --           ;
; 2        ; 0 / 16 ( 0 % )   ; 2.5V          ; --           ;
; 3        ; 0 / 25 ( 0 % )   ; 2.5V          ; --           ;
; 4        ; 10 / 20 ( 50 % ) ; 2.5V          ; --           ;
; 5        ; 7 / 18 ( 39 % )  ; 2.5V          ; --           ;
; 6        ; 3 / 13 ( 23 % )  ; 2.5V          ; --           ;
; 7        ; 14 / 24 ( 58 % ) ; 2.5V          ; --           ;
; 8        ; 20 / 24 ( 83 % ) ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 238        ; 8        ; io_source_pins[1]                                         ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A3       ; 239        ; 8        ; io_capture_pins[1]                                        ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A4       ; 236        ; 8        ; io_source_pins[2]                                         ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A5       ; 232        ; 8        ; io_capture_pins[2]                                        ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A6       ; 225        ; 8        ; io_source_pins[6]                                         ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A7       ; 220        ; 8        ; io_source_pins[5]                                         ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 211        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A9       ; 209        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 198        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 188        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 186        ; 7        ; io_source_pins[12]                                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A13      ; 179        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 181        ; 7        ; state_indication[0]                                       ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ; 191        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 242        ; 8        ; io_source_pins[0]                                         ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B4       ; 237        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 233        ; 8        ; io_source_pins[3]                                         ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B6       ; 226        ; 8        ; io_source_pins[7]                                         ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B7       ; 221        ; 8        ; io_capture_pins[7]                                        ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B8       ; 212        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B9       ; 210        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B10      ; 199        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 189        ; 7        ; io_capture_pins[15]                                       ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ; 187        ; 7        ; io_capture_pins[13]                                       ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B13      ; 180        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 182        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 164        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 7          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 245        ; 8        ; io_capture_pins[0]                                        ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 224        ; 8        ; io_source_pins[4]                                         ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 215        ; 8        ; io_capture_pins[5]                                        ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C9       ; 200        ; 7        ; io_capture_pins[8]                                        ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 190        ; 7        ; io_capture_pins[14]                                       ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 175        ; 7        ; state_indication[1]                                       ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C15      ; 174        ; 6        ; s_clock_probe                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C16      ; 173        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 9          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 246        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ; 241        ; 8        ; io_capture_pins[3]                                        ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D6       ; 234        ; 8        ; io_capture_pins[6]                                        ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 216        ; 8        ; io_source_pins[10]                                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D9       ; 201        ; 7        ; io_capture_pins[9]                                        ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 177        ; 7        ; io_source_pins[13]                                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D12      ; 178        ; 7        ; io_capture_pins[12]                                       ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 170        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 169        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 26         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 231        ; 8        ; io_capture_pins[4]                                        ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E7       ; 227        ; 8        ; io_source_pins[11]                                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E8       ; 218        ; 8        ; io_capture_pins[10]                                       ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E9       ; 205        ; 7        ; io_source_pins[9]                                         ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E10      ; 184        ; 7        ; io_source_pins[15]                                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E11      ; 183        ; 7        ; io_source_pins[14]                                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 151        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 150        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 11         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 219        ; 8        ; io_capture_pins[11]                                       ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F9       ; 197        ; 7        ; io_source_pins[8]                                         ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 161        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 167        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 163        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 162        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 155        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 156        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 160        ; 6        ; c_clock_probe                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G16      ; 159        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 17         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 18         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 21         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 20         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 19         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 154        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 153        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 152        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 24         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 23         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 22         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ; 146        ; 5        ; SCK                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J14      ; 144        ; 5        ; MOSI                                                      ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J15      ; 143        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 142        ; 5        ; CS_addr[0]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K1       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 141        ; 5        ; MISO                                                      ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K16      ; 140        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 46         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L7       ; 75         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 79         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L13      ; 136        ; 5        ; CS_addr[1]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L14      ; 134        ; 5        ; req_done                                                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L15      ; 138        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 137        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 28         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 27         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 81         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ; 111        ; 4        ; process_rqst                                              ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 149        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 148        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 82         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 93         ; 4        ; addr[0]                                                   ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 112        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 117        ; 4        ; addr[2]                                                   ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N13      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 126        ; 5        ; reset                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N15      ; 133        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 132        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 51         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 50         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 85         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 105        ; 4        ; addr[1]                                                   ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 106        ; 4        ; request[0]                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 119        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 127        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 128        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 49         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 76         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 86         ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R9       ; 88         ; 4        ; c_clk                                                     ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R10      ; 96         ; 4        ; addr[3]                                                   ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R11      ; 98         ; 4        ; request[1]                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R12      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 107        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 120        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 129        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 74         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 77         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 87         ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T9       ; 89         ; 4        ; s_clk                                                     ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T10      ; 97         ; 4        ; request[2]                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 108        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 115        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 116        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------+
; I/O Assignment Warnings                             ;
+---------------------+-------------------------------+
; Pin Name            ; Reason                        ;
+---------------------+-------------------------------+
; MISO                ; Incomplete set of assignments ;
; io_source_pins[0]   ; Incomplete set of assignments ;
; io_source_pins[1]   ; Incomplete set of assignments ;
; io_source_pins[2]   ; Incomplete set of assignments ;
; io_source_pins[3]   ; Incomplete set of assignments ;
; io_source_pins[4]   ; Incomplete set of assignments ;
; io_source_pins[5]   ; Incomplete set of assignments ;
; io_source_pins[6]   ; Incomplete set of assignments ;
; io_source_pins[7]   ; Incomplete set of assignments ;
; io_source_pins[8]   ; Incomplete set of assignments ;
; io_source_pins[9]   ; Incomplete set of assignments ;
; io_source_pins[10]  ; Incomplete set of assignments ;
; io_source_pins[11]  ; Incomplete set of assignments ;
; io_source_pins[12]  ; Incomplete set of assignments ;
; io_source_pins[13]  ; Incomplete set of assignments ;
; io_source_pins[14]  ; Incomplete set of assignments ;
; io_source_pins[15]  ; Incomplete set of assignments ;
; req_done            ; Incomplete set of assignments ;
; state_indication[0] ; Incomplete set of assignments ;
; state_indication[1] ; Incomplete set of assignments ;
; s_clock_probe       ; Incomplete set of assignments ;
; c_clock_probe       ; Incomplete set of assignments ;
; s_clk               ; Incomplete set of assignments ;
; c_clk               ; Incomplete set of assignments ;
; CS_addr[0]          ; Incomplete set of assignments ;
; CS_addr[1]          ; Incomplete set of assignments ;
; addr[0]             ; Incomplete set of assignments ;
; addr[1]             ; Incomplete set of assignments ;
; addr[2]             ; Incomplete set of assignments ;
; addr[3]             ; Incomplete set of assignments ;
; reset               ; Incomplete set of assignments ;
; request[1]          ; Incomplete set of assignments ;
; request[2]          ; Incomplete set of assignments ;
; request[0]          ; Incomplete set of assignments ;
; MOSI                ; Incomplete set of assignments ;
; process_rqst        ; Incomplete set of assignments ;
; SCK                 ; Incomplete set of assignments ;
; io_capture_pins[3]  ; Incomplete set of assignments ;
; io_capture_pins[5]  ; Incomplete set of assignments ;
; io_capture_pins[1]  ; Incomplete set of assignments ;
; io_capture_pins[7]  ; Incomplete set of assignments ;
; io_capture_pins[10] ; Incomplete set of assignments ;
; io_capture_pins[12] ; Incomplete set of assignments ;
; io_capture_pins[8]  ; Incomplete set of assignments ;
; io_capture_pins[14] ; Incomplete set of assignments ;
; io_capture_pins[2]  ; Incomplete set of assignments ;
; io_capture_pins[4]  ; Incomplete set of assignments ;
; io_capture_pins[0]  ; Incomplete set of assignments ;
; io_capture_pins[6]  ; Incomplete set of assignments ;
; io_capture_pins[11] ; Incomplete set of assignments ;
; io_capture_pins[13] ; Incomplete set of assignments ;
; io_capture_pins[9]  ; Incomplete set of assignments ;
; io_capture_pins[15] ; Incomplete set of assignments ;
+---------------------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                                      ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                          ; Entity Name        ; Library Name ;
+-----------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |IO_driver                                                      ; 2981 (187)  ; 2333 (77)                 ; 0 (0)         ; 540672      ; 66   ; 0            ; 0       ; 0         ; 53   ; 0            ; 648 (117)    ; 161 (0)           ; 2172 (86)        ; |IO_driver                                                                                                                                                                                   ; IO_driver          ; work         ;
;    |fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|  ; 77 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 1 (0)             ; 61 (0)           ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[0].capture_fifo                                                                                                                         ; fifo_1clk          ; work         ;
;       |scfifo:scfifo_component|                                 ; 77 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 1 (0)             ; 61 (0)           ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component                                                                                                 ; scfifo             ; work         ;
;          |scfifo_5531:auto_generated|                           ; 77 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 1 (0)             ; 61 (0)           ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated                                                                      ; scfifo_5531        ; work         ;
;             |a_dpfifo_cb31:dpfifo|                              ; 77 (32)     ; 62 (19)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (13)      ; 1 (0)             ; 61 (19)          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo                                                 ; a_dpfifo_cb31      ; work         ;
;                |altsyncram_5kh1:FIFOram|                        ; 4 (2)       ; 2 (2)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 1 (1)             ; 1 (0)            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram                         ; altsyncram_5kh1    ; work         ;
;                   |decode_a87:decode2|                          ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2      ; decode_a87         ; work         ;
;                   |mux_j28:mux3|                                ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|mux_j28:mux3            ; mux_j28            ; work         ;
;                |cntr_fpb:rd_ptr_msb|                            ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb                             ; cntr_fpb           ; work         ;
;                |cntr_gpb:wr_ptr|                                ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr                                 ; cntr_gpb           ; work         ;
;                |cntr_sp7:usedw_counter|                         ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter                          ; cntr_sp7           ; work         ;
;    |fifo_1clk:generate_capture_fifo_instances[10].capture_fifo| ; 77 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 1 (0)             ; 61 (0)           ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[10].capture_fifo                                                                                                                        ; fifo_1clk          ; work         ;
;       |scfifo:scfifo_component|                                 ; 77 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 1 (0)             ; 61 (0)           ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component                                                                                                ; scfifo             ; work         ;
;          |scfifo_5531:auto_generated|                           ; 77 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 1 (0)             ; 61 (0)           ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated                                                                     ; scfifo_5531        ; work         ;
;             |a_dpfifo_cb31:dpfifo|                              ; 77 (32)     ; 62 (19)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (13)      ; 1 (0)             ; 61 (19)          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo                                                ; a_dpfifo_cb31      ; work         ;
;                |altsyncram_5kh1:FIFOram|                        ; 4 (2)       ; 2 (2)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 1 (1)             ; 1 (0)            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram                        ; altsyncram_5kh1    ; work         ;
;                   |decode_a87:decode2|                          ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2     ; decode_a87         ; work         ;
;                   |mux_j28:mux3|                                ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|mux_j28:mux3           ; mux_j28            ; work         ;
;                |cntr_fpb:rd_ptr_msb|                            ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb                            ; cntr_fpb           ; work         ;
;                |cntr_gpb:wr_ptr|                                ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr                                ; cntr_gpb           ; work         ;
;                |cntr_sp7:usedw_counter|                         ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter                         ; cntr_sp7           ; work         ;
;    |fifo_1clk:generate_capture_fifo_instances[11].capture_fifo| ; 77 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 1 (0)             ; 61 (0)           ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[11].capture_fifo                                                                                                                        ; fifo_1clk          ; work         ;
;       |scfifo:scfifo_component|                                 ; 77 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 1 (0)             ; 61 (0)           ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component                                                                                                ; scfifo             ; work         ;
;          |scfifo_5531:auto_generated|                           ; 77 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 1 (0)             ; 61 (0)           ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated                                                                     ; scfifo_5531        ; work         ;
;             |a_dpfifo_cb31:dpfifo|                              ; 77 (32)     ; 62 (19)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (13)      ; 1 (0)             ; 61 (19)          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo                                                ; a_dpfifo_cb31      ; work         ;
;                |altsyncram_5kh1:FIFOram|                        ; 4 (2)       ; 2 (2)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 1 (1)             ; 1 (0)            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram                        ; altsyncram_5kh1    ; work         ;
;                   |decode_a87:decode2|                          ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2     ; decode_a87         ; work         ;
;                   |mux_j28:mux3|                                ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|mux_j28:mux3           ; mux_j28            ; work         ;
;                |cntr_fpb:rd_ptr_msb|                            ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb                            ; cntr_fpb           ; work         ;
;                |cntr_gpb:wr_ptr|                                ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr                                ; cntr_gpb           ; work         ;
;                |cntr_sp7:usedw_counter|                         ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter                         ; cntr_sp7           ; work         ;
;    |fifo_1clk:generate_capture_fifo_instances[12].capture_fifo| ; 77 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 1 (0)             ; 61 (0)           ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[12].capture_fifo                                                                                                                        ; fifo_1clk          ; work         ;
;       |scfifo:scfifo_component|                                 ; 77 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 1 (0)             ; 61 (0)           ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component                                                                                                ; scfifo             ; work         ;
;          |scfifo_5531:auto_generated|                           ; 77 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 1 (0)             ; 61 (0)           ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated                                                                     ; scfifo_5531        ; work         ;
;             |a_dpfifo_cb31:dpfifo|                              ; 77 (32)     ; 62 (19)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (13)      ; 1 (0)             ; 61 (19)          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo                                                ; a_dpfifo_cb31      ; work         ;
;                |altsyncram_5kh1:FIFOram|                        ; 4 (2)       ; 2 (2)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 1 (1)             ; 1 (0)            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram                        ; altsyncram_5kh1    ; work         ;
;                   |decode_a87:decode2|                          ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2     ; decode_a87         ; work         ;
;                   |mux_j28:mux3|                                ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|mux_j28:mux3           ; mux_j28            ; work         ;
;                |cntr_fpb:rd_ptr_msb|                            ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb                            ; cntr_fpb           ; work         ;
;                |cntr_gpb:wr_ptr|                                ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr                                ; cntr_gpb           ; work         ;
;                |cntr_sp7:usedw_counter|                         ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter                         ; cntr_sp7           ; work         ;
;    |fifo_1clk:generate_capture_fifo_instances[13].capture_fifo| ; 77 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 1 (0)             ; 61 (0)           ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[13].capture_fifo                                                                                                                        ; fifo_1clk          ; work         ;
;       |scfifo:scfifo_component|                                 ; 77 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 1 (0)             ; 61 (0)           ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component                                                                                                ; scfifo             ; work         ;
;          |scfifo_5531:auto_generated|                           ; 77 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 1 (0)             ; 61 (0)           ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated                                                                     ; scfifo_5531        ; work         ;
;             |a_dpfifo_cb31:dpfifo|                              ; 77 (32)     ; 62 (19)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (13)      ; 1 (0)             ; 61 (19)          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo                                                ; a_dpfifo_cb31      ; work         ;
;                |altsyncram_5kh1:FIFOram|                        ; 4 (2)       ; 2 (2)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 1 (1)             ; 1 (0)            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram                        ; altsyncram_5kh1    ; work         ;
;                   |decode_a87:decode2|                          ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2     ; decode_a87         ; work         ;
;                   |mux_j28:mux3|                                ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|mux_j28:mux3           ; mux_j28            ; work         ;
;                |cntr_fpb:rd_ptr_msb|                            ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb                            ; cntr_fpb           ; work         ;
;                |cntr_gpb:wr_ptr|                                ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr                                ; cntr_gpb           ; work         ;
;                |cntr_sp7:usedw_counter|                         ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter                         ; cntr_sp7           ; work         ;
;    |fifo_1clk:generate_capture_fifo_instances[14].capture_fifo| ; 77 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 1 (0)             ; 61 (0)           ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[14].capture_fifo                                                                                                                        ; fifo_1clk          ; work         ;
;       |scfifo:scfifo_component|                                 ; 77 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 1 (0)             ; 61 (0)           ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component                                                                                                ; scfifo             ; work         ;
;          |scfifo_5531:auto_generated|                           ; 77 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 1 (0)             ; 61 (0)           ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated                                                                     ; scfifo_5531        ; work         ;
;             |a_dpfifo_cb31:dpfifo|                              ; 77 (32)     ; 62 (19)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (13)      ; 1 (0)             ; 61 (19)          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo                                                ; a_dpfifo_cb31      ; work         ;
;                |altsyncram_5kh1:FIFOram|                        ; 4 (2)       ; 2 (2)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 1 (1)             ; 1 (0)            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram                        ; altsyncram_5kh1    ; work         ;
;                   |decode_a87:decode2|                          ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2     ; decode_a87         ; work         ;
;                   |mux_j28:mux3|                                ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|mux_j28:mux3           ; mux_j28            ; work         ;
;                |cntr_fpb:rd_ptr_msb|                            ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb                            ; cntr_fpb           ; work         ;
;                |cntr_gpb:wr_ptr|                                ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr                                ; cntr_gpb           ; work         ;
;                |cntr_sp7:usedw_counter|                         ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter                         ; cntr_sp7           ; work         ;
;    |fifo_1clk:generate_capture_fifo_instances[15].capture_fifo| ; 77 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 1 (0)             ; 61 (0)           ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[15].capture_fifo                                                                                                                        ; fifo_1clk          ; work         ;
;       |scfifo:scfifo_component|                                 ; 77 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 1 (0)             ; 61 (0)           ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component                                                                                                ; scfifo             ; work         ;
;          |scfifo_5531:auto_generated|                           ; 77 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 1 (0)             ; 61 (0)           ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated                                                                     ; scfifo_5531        ; work         ;
;             |a_dpfifo_cb31:dpfifo|                              ; 77 (32)     ; 62 (19)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (13)      ; 1 (0)             ; 61 (19)          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo                                                ; a_dpfifo_cb31      ; work         ;
;                |altsyncram_5kh1:FIFOram|                        ; 4 (2)       ; 2 (2)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 1 (1)             ; 1 (0)            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram                        ; altsyncram_5kh1    ; work         ;
;                   |decode_a87:decode2|                          ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2     ; decode_a87         ; work         ;
;                   |mux_j28:mux3|                                ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|mux_j28:mux3           ; mux_j28            ; work         ;
;                |cntr_fpb:rd_ptr_msb|                            ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb                            ; cntr_fpb           ; work         ;
;                |cntr_gpb:wr_ptr|                                ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr                                ; cntr_gpb           ; work         ;
;                |cntr_sp7:usedw_counter|                         ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter                         ; cntr_sp7           ; work         ;
;    |fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|  ; 77 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 1 (0)             ; 61 (0)           ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[1].capture_fifo                                                                                                                         ; fifo_1clk          ; work         ;
;       |scfifo:scfifo_component|                                 ; 77 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 1 (0)             ; 61 (0)           ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component                                                                                                 ; scfifo             ; work         ;
;          |scfifo_5531:auto_generated|                           ; 77 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 1 (0)             ; 61 (0)           ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated                                                                      ; scfifo_5531        ; work         ;
;             |a_dpfifo_cb31:dpfifo|                              ; 77 (32)     ; 62 (19)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (13)      ; 1 (0)             ; 61 (19)          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo                                                 ; a_dpfifo_cb31      ; work         ;
;                |altsyncram_5kh1:FIFOram|                        ; 4 (2)       ; 2 (2)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 1 (1)             ; 1 (0)            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram                         ; altsyncram_5kh1    ; work         ;
;                   |decode_a87:decode2|                          ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2      ; decode_a87         ; work         ;
;                   |mux_j28:mux3|                                ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|mux_j28:mux3            ; mux_j28            ; work         ;
;                |cntr_fpb:rd_ptr_msb|                            ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb                             ; cntr_fpb           ; work         ;
;                |cntr_gpb:wr_ptr|                                ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr                                 ; cntr_gpb           ; work         ;
;                |cntr_sp7:usedw_counter|                         ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter                          ; cntr_sp7           ; work         ;
;    |fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|  ; 77 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 1 (0)             ; 61 (0)           ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[2].capture_fifo                                                                                                                         ; fifo_1clk          ; work         ;
;       |scfifo:scfifo_component|                                 ; 77 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 1 (0)             ; 61 (0)           ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component                                                                                                 ; scfifo             ; work         ;
;          |scfifo_5531:auto_generated|                           ; 77 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 1 (0)             ; 61 (0)           ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated                                                                      ; scfifo_5531        ; work         ;
;             |a_dpfifo_cb31:dpfifo|                              ; 77 (32)     ; 62 (19)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (13)      ; 1 (0)             ; 61 (19)          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo                                                 ; a_dpfifo_cb31      ; work         ;
;                |altsyncram_5kh1:FIFOram|                        ; 4 (2)       ; 2 (2)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 1 (1)             ; 1 (0)            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram                         ; altsyncram_5kh1    ; work         ;
;                   |decode_a87:decode2|                          ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2      ; decode_a87         ; work         ;
;                   |mux_j28:mux3|                                ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|mux_j28:mux3            ; mux_j28            ; work         ;
;                |cntr_fpb:rd_ptr_msb|                            ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb                             ; cntr_fpb           ; work         ;
;                |cntr_gpb:wr_ptr|                                ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr                                 ; cntr_gpb           ; work         ;
;                |cntr_sp7:usedw_counter|                         ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter                          ; cntr_sp7           ; work         ;
;    |fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|  ; 77 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 1 (0)             ; 61 (0)           ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[3].capture_fifo                                                                                                                         ; fifo_1clk          ; work         ;
;       |scfifo:scfifo_component|                                 ; 77 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 1 (0)             ; 61 (0)           ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component                                                                                                 ; scfifo             ; work         ;
;          |scfifo_5531:auto_generated|                           ; 77 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 1 (0)             ; 61 (0)           ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated                                                                      ; scfifo_5531        ; work         ;
;             |a_dpfifo_cb31:dpfifo|                              ; 77 (32)     ; 62 (19)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (13)      ; 1 (0)             ; 61 (19)          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo                                                 ; a_dpfifo_cb31      ; work         ;
;                |altsyncram_5kh1:FIFOram|                        ; 4 (2)       ; 2 (2)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 1 (1)             ; 1 (0)            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram                         ; altsyncram_5kh1    ; work         ;
;                   |decode_a87:decode2|                          ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2      ; decode_a87         ; work         ;
;                   |mux_j28:mux3|                                ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|mux_j28:mux3            ; mux_j28            ; work         ;
;                |cntr_fpb:rd_ptr_msb|                            ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb                             ; cntr_fpb           ; work         ;
;                |cntr_gpb:wr_ptr|                                ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr                                 ; cntr_gpb           ; work         ;
;                |cntr_sp7:usedw_counter|                         ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter                          ; cntr_sp7           ; work         ;
;    |fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|  ; 76 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 62 (0)           ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[4].capture_fifo                                                                                                                         ; fifo_1clk          ; work         ;
;       |scfifo:scfifo_component|                                 ; 76 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 62 (0)           ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component                                                                                                 ; scfifo             ; work         ;
;          |scfifo_5531:auto_generated|                           ; 76 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 62 (0)           ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated                                                                      ; scfifo_5531        ; work         ;
;             |a_dpfifo_cb31:dpfifo|                              ; 76 (32)     ; 62 (19)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (13)      ; 0 (0)             ; 62 (19)          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo                                                 ; a_dpfifo_cb31      ; work         ;
;                |altsyncram_5kh1:FIFOram|                        ; 3 (1)       ; 2 (2)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 2 (0)            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram                         ; altsyncram_5kh1    ; work         ;
;                   |decode_a87:decode2|                          ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2      ; decode_a87         ; work         ;
;                   |mux_j28:mux3|                                ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|mux_j28:mux3            ; mux_j28            ; work         ;
;                |cntr_fpb:rd_ptr_msb|                            ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb                             ; cntr_fpb           ; work         ;
;                |cntr_gpb:wr_ptr|                                ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr                                 ; cntr_gpb           ; work         ;
;                |cntr_sp7:usedw_counter|                         ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter                          ; cntr_sp7           ; work         ;
;    |fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|  ; 77 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 1 (0)             ; 61 (0)           ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[5].capture_fifo                                                                                                                         ; fifo_1clk          ; work         ;
;       |scfifo:scfifo_component|                                 ; 77 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 1 (0)             ; 61 (0)           ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component                                                                                                 ; scfifo             ; work         ;
;          |scfifo_5531:auto_generated|                           ; 77 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 1 (0)             ; 61 (0)           ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated                                                                      ; scfifo_5531        ; work         ;
;             |a_dpfifo_cb31:dpfifo|                              ; 77 (32)     ; 62 (19)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (13)      ; 1 (0)             ; 61 (19)          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo                                                 ; a_dpfifo_cb31      ; work         ;
;                |altsyncram_5kh1:FIFOram|                        ; 4 (2)       ; 2 (2)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 1 (1)             ; 1 (0)            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram                         ; altsyncram_5kh1    ; work         ;
;                   |decode_a87:decode2|                          ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2      ; decode_a87         ; work         ;
;                   |mux_j28:mux3|                                ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|mux_j28:mux3            ; mux_j28            ; work         ;
;                |cntr_fpb:rd_ptr_msb|                            ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb                             ; cntr_fpb           ; work         ;
;                |cntr_gpb:wr_ptr|                                ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr                                 ; cntr_gpb           ; work         ;
;                |cntr_sp7:usedw_counter|                         ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter                          ; cntr_sp7           ; work         ;
;    |fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|  ; 77 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 1 (0)             ; 61 (0)           ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[6].capture_fifo                                                                                                                         ; fifo_1clk          ; work         ;
;       |scfifo:scfifo_component|                                 ; 77 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 1 (0)             ; 61 (0)           ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component                                                                                                 ; scfifo             ; work         ;
;          |scfifo_5531:auto_generated|                           ; 77 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 1 (0)             ; 61 (0)           ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated                                                                      ; scfifo_5531        ; work         ;
;             |a_dpfifo_cb31:dpfifo|                              ; 77 (32)     ; 62 (19)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (13)      ; 1 (0)             ; 61 (19)          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo                                                 ; a_dpfifo_cb31      ; work         ;
;                |altsyncram_5kh1:FIFOram|                        ; 4 (2)       ; 2 (2)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 1 (1)             ; 1 (0)            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram                         ; altsyncram_5kh1    ; work         ;
;                   |decode_a87:decode2|                          ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2      ; decode_a87         ; work         ;
;                   |mux_j28:mux3|                                ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|mux_j28:mux3            ; mux_j28            ; work         ;
;                |cntr_fpb:rd_ptr_msb|                            ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb                             ; cntr_fpb           ; work         ;
;                |cntr_gpb:wr_ptr|                                ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr                                 ; cntr_gpb           ; work         ;
;                |cntr_sp7:usedw_counter|                         ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter                          ; cntr_sp7           ; work         ;
;    |fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|  ; 76 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 62 (0)           ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[7].capture_fifo                                                                                                                         ; fifo_1clk          ; work         ;
;       |scfifo:scfifo_component|                                 ; 76 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 62 (0)           ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component                                                                                                 ; scfifo             ; work         ;
;          |scfifo_5531:auto_generated|                           ; 76 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 62 (0)           ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated                                                                      ; scfifo_5531        ; work         ;
;             |a_dpfifo_cb31:dpfifo|                              ; 76 (32)     ; 62 (19)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (13)      ; 0 (0)             ; 62 (19)          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo                                                 ; a_dpfifo_cb31      ; work         ;
;                |altsyncram_5kh1:FIFOram|                        ; 3 (1)       ; 2 (2)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 2 (0)            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram                         ; altsyncram_5kh1    ; work         ;
;                   |decode_a87:decode2|                          ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2      ; decode_a87         ; work         ;
;                   |mux_j28:mux3|                                ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|mux_j28:mux3            ; mux_j28            ; work         ;
;                |cntr_fpb:rd_ptr_msb|                            ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb                             ; cntr_fpb           ; work         ;
;                |cntr_gpb:wr_ptr|                                ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr                                 ; cntr_gpb           ; work         ;
;                |cntr_sp7:usedw_counter|                         ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter                          ; cntr_sp7           ; work         ;
;    |fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|  ; 77 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 1 (0)             ; 61 (0)           ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[8].capture_fifo                                                                                                                         ; fifo_1clk          ; work         ;
;       |scfifo:scfifo_component|                                 ; 77 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 1 (0)             ; 61 (0)           ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component                                                                                                 ; scfifo             ; work         ;
;          |scfifo_5531:auto_generated|                           ; 77 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 1 (0)             ; 61 (0)           ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated                                                                      ; scfifo_5531        ; work         ;
;             |a_dpfifo_cb31:dpfifo|                              ; 77 (32)     ; 62 (19)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (13)      ; 1 (0)             ; 61 (19)          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo                                                 ; a_dpfifo_cb31      ; work         ;
;                |altsyncram_5kh1:FIFOram|                        ; 4 (2)       ; 2 (2)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 1 (1)             ; 1 (0)            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram                         ; altsyncram_5kh1    ; work         ;
;                   |decode_a87:decode2|                          ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2      ; decode_a87         ; work         ;
;                   |mux_j28:mux3|                                ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|mux_j28:mux3            ; mux_j28            ; work         ;
;                |cntr_fpb:rd_ptr_msb|                            ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb                             ; cntr_fpb           ; work         ;
;                |cntr_gpb:wr_ptr|                                ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr                                 ; cntr_gpb           ; work         ;
;                |cntr_sp7:usedw_counter|                         ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter                          ; cntr_sp7           ; work         ;
;    |fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|  ; 77 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 1 (0)             ; 61 (0)           ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[9].capture_fifo                                                                                                                         ; fifo_1clk          ; work         ;
;       |scfifo:scfifo_component|                                 ; 77 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 1 (0)             ; 61 (0)           ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component                                                                                                 ; scfifo             ; work         ;
;          |scfifo_5531:auto_generated|                           ; 77 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 1 (0)             ; 61 (0)           ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated                                                                      ; scfifo_5531        ; work         ;
;             |a_dpfifo_cb31:dpfifo|                              ; 77 (32)     ; 62 (19)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (13)      ; 1 (0)             ; 61 (19)          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo                                                 ; a_dpfifo_cb31      ; work         ;
;                |altsyncram_5kh1:FIFOram|                        ; 4 (2)       ; 2 (2)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 1 (1)             ; 1 (0)            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram                         ; altsyncram_5kh1    ; work         ;
;                   |decode_a87:decode2|                          ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2      ; decode_a87         ; work         ;
;                   |mux_j28:mux3|                                ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|mux_j28:mux3            ; mux_j28            ; work         ;
;                |cntr_fpb:rd_ptr_msb|                            ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb                             ; cntr_fpb           ; work         ;
;                |cntr_gpb:wr_ptr|                                ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr                                 ; cntr_gpb           ; work         ;
;                |cntr_sp7:usedw_counter|                         ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter                          ; cntr_sp7           ; work         ;
;    |fifo_1clk:generate_source_fifo_instances[0].source_fifo|    ; 79 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (0)       ; 1 (0)             ; 61 (0)           ; |IO_driver|fifo_1clk:generate_source_fifo_instances[0].source_fifo                                                                                                                           ; fifo_1clk          ; work         ;
;       |scfifo:scfifo_component|                                 ; 79 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (0)       ; 1 (0)             ; 61 (0)           ; |IO_driver|fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component                                                                                                   ; scfifo             ; work         ;
;          |scfifo_5531:auto_generated|                           ; 79 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (0)       ; 1 (0)             ; 61 (0)           ; |IO_driver|fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated                                                                        ; scfifo_5531        ; work         ;
;             |a_dpfifo_cb31:dpfifo|                              ; 79 (34)     ; 62 (19)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (15)      ; 1 (0)             ; 61 (19)          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo                                                   ; a_dpfifo_cb31      ; work         ;
;                |altsyncram_5kh1:FIFOram|                        ; 4 (2)       ; 2 (2)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 1 (1)             ; 1 (1)            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram                           ; altsyncram_5kh1    ; work         ;
;                   |decode_a87:wren_decode_a|                    ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:wren_decode_a  ; decode_a87         ; work         ;
;                |cntr_fpb:rd_ptr_msb|                            ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb                               ; cntr_fpb           ; work         ;
;                |cntr_gpb:wr_ptr|                                ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr                                   ; cntr_gpb           ; work         ;
;                |cntr_sp7:usedw_counter|                         ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter                            ; cntr_sp7           ; work         ;
;    |fifo_1clk:generate_source_fifo_instances[10].source_fifo|   ; 79 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 1 (0)             ; 62 (0)           ; |IO_driver|fifo_1clk:generate_source_fifo_instances[10].source_fifo                                                                                                                          ; fifo_1clk          ; work         ;
;       |scfifo:scfifo_component|                                 ; 79 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 1 (0)             ; 62 (0)           ; |IO_driver|fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component                                                                                                  ; scfifo             ; work         ;
;          |scfifo_5531:auto_generated|                           ; 79 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 1 (0)             ; 62 (0)           ; |IO_driver|fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated                                                                       ; scfifo_5531        ; work         ;
;             |a_dpfifo_cb31:dpfifo|                              ; 79 (34)     ; 62 (19)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (14)      ; 1 (0)             ; 62 (20)          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo                                                  ; a_dpfifo_cb31      ; work         ;
;                |altsyncram_5kh1:FIFOram|                        ; 4 (2)       ; 2 (2)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 1 (1)             ; 1 (1)            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram                          ; altsyncram_5kh1    ; work         ;
;                   |decode_a87:wren_decode_a|                    ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:wren_decode_a ; decode_a87         ; work         ;
;                |cntr_fpb:rd_ptr_msb|                            ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb                              ; cntr_fpb           ; work         ;
;                |cntr_gpb:wr_ptr|                                ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr                                  ; cntr_gpb           ; work         ;
;                |cntr_sp7:usedw_counter|                         ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter                           ; cntr_sp7           ; work         ;
;    |fifo_1clk:generate_source_fifo_instances[11].source_fifo|   ; 79 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 63 (0)           ; |IO_driver|fifo_1clk:generate_source_fifo_instances[11].source_fifo                                                                                                                          ; fifo_1clk          ; work         ;
;       |scfifo:scfifo_component|                                 ; 79 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 63 (0)           ; |IO_driver|fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component                                                                                                  ; scfifo             ; work         ;
;          |scfifo_5531:auto_generated|                           ; 79 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 63 (0)           ; |IO_driver|fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated                                                                       ; scfifo_5531        ; work         ;
;             |a_dpfifo_cb31:dpfifo|                              ; 79 (34)     ; 62 (19)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (14)      ; 0 (0)             ; 63 (20)          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo                                                  ; a_dpfifo_cb31      ; work         ;
;                |altsyncram_5kh1:FIFOram|                        ; 4 (2)       ; 2 (2)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 2 (2)            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram                          ; altsyncram_5kh1    ; work         ;
;                   |decode_a87:wren_decode_a|                    ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:wren_decode_a ; decode_a87         ; work         ;
;                |cntr_fpb:rd_ptr_msb|                            ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb                              ; cntr_fpb           ; work         ;
;                |cntr_gpb:wr_ptr|                                ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr                                  ; cntr_gpb           ; work         ;
;                |cntr_sp7:usedw_counter|                         ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter                           ; cntr_sp7           ; work         ;
;    |fifo_1clk:generate_source_fifo_instances[12].source_fifo|   ; 79 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 1 (0)             ; 62 (0)           ; |IO_driver|fifo_1clk:generate_source_fifo_instances[12].source_fifo                                                                                                                          ; fifo_1clk          ; work         ;
;       |scfifo:scfifo_component|                                 ; 79 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 1 (0)             ; 62 (0)           ; |IO_driver|fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component                                                                                                  ; scfifo             ; work         ;
;          |scfifo_5531:auto_generated|                           ; 79 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 1 (0)             ; 62 (0)           ; |IO_driver|fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated                                                                       ; scfifo_5531        ; work         ;
;             |a_dpfifo_cb31:dpfifo|                              ; 79 (34)     ; 62 (19)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (14)      ; 1 (0)             ; 62 (20)          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo                                                  ; a_dpfifo_cb31      ; work         ;
;                |altsyncram_5kh1:FIFOram|                        ; 4 (2)       ; 2 (2)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 1 (1)             ; 1 (1)            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram                          ; altsyncram_5kh1    ; work         ;
;                   |decode_a87:wren_decode_a|                    ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:wren_decode_a ; decode_a87         ; work         ;
;                |cntr_fpb:rd_ptr_msb|                            ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb                              ; cntr_fpb           ; work         ;
;                |cntr_gpb:wr_ptr|                                ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr                                  ; cntr_gpb           ; work         ;
;                |cntr_sp7:usedw_counter|                         ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter                           ; cntr_sp7           ; work         ;
;    |fifo_1clk:generate_source_fifo_instances[13].source_fifo|   ; 78 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 63 (0)           ; |IO_driver|fifo_1clk:generate_source_fifo_instances[13].source_fifo                                                                                                                          ; fifo_1clk          ; work         ;
;       |scfifo:scfifo_component|                                 ; 78 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 63 (0)           ; |IO_driver|fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component                                                                                                  ; scfifo             ; work         ;
;          |scfifo_5531:auto_generated|                           ; 78 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 63 (0)           ; |IO_driver|fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated                                                                       ; scfifo_5531        ; work         ;
;             |a_dpfifo_cb31:dpfifo|                              ; 78 (33)     ; 62 (19)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (13)      ; 0 (0)             ; 63 (21)          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo                                                  ; a_dpfifo_cb31      ; work         ;
;                |altsyncram_5kh1:FIFOram|                        ; 4 (2)       ; 2 (2)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 2 (2)            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram                          ; altsyncram_5kh1    ; work         ;
;                   |decode_a87:decode2|                          ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2       ; decode_a87         ; work         ;
;                   |decode_a87:wren_decode_a|                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:wren_decode_a ; decode_a87         ; work         ;
;                |cntr_fpb:rd_ptr_msb|                            ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb                              ; cntr_fpb           ; work         ;
;                |cntr_gpb:wr_ptr|                                ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr                                  ; cntr_gpb           ; work         ;
;                |cntr_sp7:usedw_counter|                         ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter                           ; cntr_sp7           ; work         ;
;    |fifo_1clk:generate_source_fifo_instances[14].source_fifo|   ; 79 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 1 (0)             ; 62 (0)           ; |IO_driver|fifo_1clk:generate_source_fifo_instances[14].source_fifo                                                                                                                          ; fifo_1clk          ; work         ;
;       |scfifo:scfifo_component|                                 ; 79 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 1 (0)             ; 62 (0)           ; |IO_driver|fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component                                                                                                  ; scfifo             ; work         ;
;          |scfifo_5531:auto_generated|                           ; 79 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 1 (0)             ; 62 (0)           ; |IO_driver|fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated                                                                       ; scfifo_5531        ; work         ;
;             |a_dpfifo_cb31:dpfifo|                              ; 79 (34)     ; 62 (19)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (14)      ; 1 (0)             ; 62 (20)          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo                                                  ; a_dpfifo_cb31      ; work         ;
;                |altsyncram_5kh1:FIFOram|                        ; 4 (2)       ; 2 (2)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 1 (1)             ; 1 (1)            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram                          ; altsyncram_5kh1    ; work         ;
;                   |decode_a87:decode2|                          ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2       ; decode_a87         ; work         ;
;                |cntr_fpb:rd_ptr_msb|                            ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb                              ; cntr_fpb           ; work         ;
;                |cntr_gpb:wr_ptr|                                ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr                                  ; cntr_gpb           ; work         ;
;                |cntr_sp7:usedw_counter|                         ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter                           ; cntr_sp7           ; work         ;
;    |fifo_1clk:generate_source_fifo_instances[15].source_fifo|   ; 78 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 63 (0)           ; |IO_driver|fifo_1clk:generate_source_fifo_instances[15].source_fifo                                                                                                                          ; fifo_1clk          ; work         ;
;       |scfifo:scfifo_component|                                 ; 78 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 63 (0)           ; |IO_driver|fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component                                                                                                  ; scfifo             ; work         ;
;          |scfifo_5531:auto_generated|                           ; 78 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 63 (0)           ; |IO_driver|fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated                                                                       ; scfifo_5531        ; work         ;
;             |a_dpfifo_cb31:dpfifo|                              ; 78 (33)     ; 62 (19)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (13)      ; 0 (0)             ; 63 (21)          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo                                                  ; a_dpfifo_cb31      ; work         ;
;                |altsyncram_5kh1:FIFOram|                        ; 4 (2)       ; 2 (2)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 2 (2)            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram                          ; altsyncram_5kh1    ; work         ;
;                   |decode_a87:decode2|                          ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2       ; decode_a87         ; work         ;
;                   |decode_a87:wren_decode_a|                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:wren_decode_a ; decode_a87         ; work         ;
;                |cntr_fpb:rd_ptr_msb|                            ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb                              ; cntr_fpb           ; work         ;
;                |cntr_gpb:wr_ptr|                                ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr                                  ; cntr_gpb           ; work         ;
;                |cntr_sp7:usedw_counter|                         ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter                           ; cntr_sp7           ; work         ;
;    |fifo_1clk:generate_source_fifo_instances[1].source_fifo|    ; 79 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 1 (0)             ; 62 (0)           ; |IO_driver|fifo_1clk:generate_source_fifo_instances[1].source_fifo                                                                                                                           ; fifo_1clk          ; work         ;
;       |scfifo:scfifo_component|                                 ; 79 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 1 (0)             ; 62 (0)           ; |IO_driver|fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component                                                                                                   ; scfifo             ; work         ;
;          |scfifo_5531:auto_generated|                           ; 79 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 1 (0)             ; 62 (0)           ; |IO_driver|fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated                                                                        ; scfifo_5531        ; work         ;
;             |a_dpfifo_cb31:dpfifo|                              ; 79 (34)     ; 62 (19)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (14)      ; 1 (0)             ; 62 (20)          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo                                                   ; a_dpfifo_cb31      ; work         ;
;                |altsyncram_5kh1:FIFOram|                        ; 4 (2)       ; 2 (2)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 1 (1)             ; 1 (1)            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram                           ; altsyncram_5kh1    ; work         ;
;                   |decode_a87:decode2|                          ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2        ; decode_a87         ; work         ;
;                   |decode_a87:wren_decode_a|                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:wren_decode_a  ; decode_a87         ; work         ;
;                |cntr_fpb:rd_ptr_msb|                            ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb                               ; cntr_fpb           ; work         ;
;                |cntr_gpb:wr_ptr|                                ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr                                   ; cntr_gpb           ; work         ;
;                |cntr_sp7:usedw_counter|                         ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter                            ; cntr_sp7           ; work         ;
;    |fifo_1clk:generate_source_fifo_instances[2].source_fifo|    ; 79 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 63 (0)           ; |IO_driver|fifo_1clk:generate_source_fifo_instances[2].source_fifo                                                                                                                           ; fifo_1clk          ; work         ;
;       |scfifo:scfifo_component|                                 ; 79 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 63 (0)           ; |IO_driver|fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component                                                                                                   ; scfifo             ; work         ;
;          |scfifo_5531:auto_generated|                           ; 79 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 63 (0)           ; |IO_driver|fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated                                                                        ; scfifo_5531        ; work         ;
;             |a_dpfifo_cb31:dpfifo|                              ; 79 (34)     ; 62 (19)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (14)      ; 0 (0)             ; 63 (21)          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo                                                   ; a_dpfifo_cb31      ; work         ;
;                |altsyncram_5kh1:FIFOram|                        ; 4 (2)       ; 2 (2)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 2 (2)            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram                           ; altsyncram_5kh1    ; work         ;
;                   |decode_a87:decode2|                          ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2        ; decode_a87         ; work         ;
;                   |decode_a87:wren_decode_a|                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:wren_decode_a  ; decode_a87         ; work         ;
;                |cntr_fpb:rd_ptr_msb|                            ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb                               ; cntr_fpb           ; work         ;
;                |cntr_gpb:wr_ptr|                                ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr                                   ; cntr_gpb           ; work         ;
;                |cntr_sp7:usedw_counter|                         ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter                            ; cntr_sp7           ; work         ;
;    |fifo_1clk:generate_source_fifo_instances[3].source_fifo|    ; 79 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 1 (0)             ; 62 (0)           ; |IO_driver|fifo_1clk:generate_source_fifo_instances[3].source_fifo                                                                                                                           ; fifo_1clk          ; work         ;
;       |scfifo:scfifo_component|                                 ; 79 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 1 (0)             ; 62 (0)           ; |IO_driver|fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component                                                                                                   ; scfifo             ; work         ;
;          |scfifo_5531:auto_generated|                           ; 79 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 1 (0)             ; 62 (0)           ; |IO_driver|fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated                                                                        ; scfifo_5531        ; work         ;
;             |a_dpfifo_cb31:dpfifo|                              ; 79 (34)     ; 62 (19)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (14)      ; 1 (0)             ; 62 (20)          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo                                                   ; a_dpfifo_cb31      ; work         ;
;                |altsyncram_5kh1:FIFOram|                        ; 4 (2)       ; 2 (2)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 1 (1)             ; 1 (1)            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram                           ; altsyncram_5kh1    ; work         ;
;                   |decode_a87:wren_decode_a|                    ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:wren_decode_a  ; decode_a87         ; work         ;
;                |cntr_fpb:rd_ptr_msb|                            ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb                               ; cntr_fpb           ; work         ;
;                |cntr_gpb:wr_ptr|                                ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr                                   ; cntr_gpb           ; work         ;
;                |cntr_sp7:usedw_counter|                         ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter                            ; cntr_sp7           ; work         ;
;    |fifo_1clk:generate_source_fifo_instances[4].source_fifo|    ; 79 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (0)       ; 0 (0)             ; 62 (0)           ; |IO_driver|fifo_1clk:generate_source_fifo_instances[4].source_fifo                                                                                                                           ; fifo_1clk          ; work         ;
;       |scfifo:scfifo_component|                                 ; 79 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (0)       ; 0 (0)             ; 62 (0)           ; |IO_driver|fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component                                                                                                   ; scfifo             ; work         ;
;          |scfifo_5531:auto_generated|                           ; 79 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (0)       ; 0 (0)             ; 62 (0)           ; |IO_driver|fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated                                                                        ; scfifo_5531        ; work         ;
;             |a_dpfifo_cb31:dpfifo|                              ; 79 (34)     ; 62 (19)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (15)      ; 0 (0)             ; 62 (19)          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo                                                   ; a_dpfifo_cb31      ; work         ;
;                |altsyncram_5kh1:FIFOram|                        ; 4 (2)       ; 2 (2)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 2 (2)            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram                           ; altsyncram_5kh1    ; work         ;
;                   |decode_a87:decode2|                          ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2        ; decode_a87         ; work         ;
;                   |decode_a87:wren_decode_a|                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:wren_decode_a  ; decode_a87         ; work         ;
;                |cntr_fpb:rd_ptr_msb|                            ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb                               ; cntr_fpb           ; work         ;
;                |cntr_gpb:wr_ptr|                                ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr                                   ; cntr_gpb           ; work         ;
;                |cntr_sp7:usedw_counter|                         ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter                            ; cntr_sp7           ; work         ;
;    |fifo_1clk:generate_source_fifo_instances[5].source_fifo|    ; 78 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 63 (0)           ; |IO_driver|fifo_1clk:generate_source_fifo_instances[5].source_fifo                                                                                                                           ; fifo_1clk          ; work         ;
;       |scfifo:scfifo_component|                                 ; 78 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 63 (0)           ; |IO_driver|fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component                                                                                                   ; scfifo             ; work         ;
;          |scfifo_5531:auto_generated|                           ; 78 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 63 (0)           ; |IO_driver|fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated                                                                        ; scfifo_5531        ; work         ;
;             |a_dpfifo_cb31:dpfifo|                              ; 78 (33)     ; 62 (19)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (13)      ; 0 (0)             ; 63 (21)          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo                                                   ; a_dpfifo_cb31      ; work         ;
;                |altsyncram_5kh1:FIFOram|                        ; 4 (2)       ; 2 (2)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 2 (2)            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram                           ; altsyncram_5kh1    ; work         ;
;                   |decode_a87:decode2|                          ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2        ; decode_a87         ; work         ;
;                   |decode_a87:wren_decode_a|                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:wren_decode_a  ; decode_a87         ; work         ;
;                |cntr_fpb:rd_ptr_msb|                            ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb                               ; cntr_fpb           ; work         ;
;                |cntr_gpb:wr_ptr|                                ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr                                   ; cntr_gpb           ; work         ;
;                |cntr_sp7:usedw_counter|                         ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter                            ; cntr_sp7           ; work         ;
;    |fifo_1clk:generate_source_fifo_instances[6].source_fifo|    ; 78 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 63 (0)           ; |IO_driver|fifo_1clk:generate_source_fifo_instances[6].source_fifo                                                                                                                           ; fifo_1clk          ; work         ;
;       |scfifo:scfifo_component|                                 ; 78 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 63 (0)           ; |IO_driver|fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component                                                                                                   ; scfifo             ; work         ;
;          |scfifo_5531:auto_generated|                           ; 78 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 63 (0)           ; |IO_driver|fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated                                                                        ; scfifo_5531        ; work         ;
;             |a_dpfifo_cb31:dpfifo|                              ; 78 (33)     ; 62 (19)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (13)      ; 0 (0)             ; 63 (21)          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo                                                   ; a_dpfifo_cb31      ; work         ;
;                |altsyncram_5kh1:FIFOram|                        ; 4 (2)       ; 2 (2)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 2 (2)            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram                           ; altsyncram_5kh1    ; work         ;
;                   |decode_a87:decode2|                          ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2        ; decode_a87         ; work         ;
;                   |decode_a87:wren_decode_a|                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:wren_decode_a  ; decode_a87         ; work         ;
;                |cntr_fpb:rd_ptr_msb|                            ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb                               ; cntr_fpb           ; work         ;
;                |cntr_gpb:wr_ptr|                                ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr                                   ; cntr_gpb           ; work         ;
;                |cntr_sp7:usedw_counter|                         ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter                            ; cntr_sp7           ; work         ;
;    |fifo_1clk:generate_source_fifo_instances[7].source_fifo|    ; 79 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 64 (0)           ; |IO_driver|fifo_1clk:generate_source_fifo_instances[7].source_fifo                                                                                                                           ; fifo_1clk          ; work         ;
;       |scfifo:scfifo_component|                                 ; 79 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 64 (0)           ; |IO_driver|fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component                                                                                                   ; scfifo             ; work         ;
;          |scfifo_5531:auto_generated|                           ; 79 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 64 (0)           ; |IO_driver|fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated                                                                        ; scfifo_5531        ; work         ;
;             |a_dpfifo_cb31:dpfifo|                              ; 79 (34)     ; 62 (19)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (13)      ; 0 (0)             ; 64 (21)          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo                                                   ; a_dpfifo_cb31      ; work         ;
;                |altsyncram_5kh1:FIFOram|                        ; 4 (2)       ; 2 (2)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 2 (2)            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram                           ; altsyncram_5kh1    ; work         ;
;                   |decode_a87:decode2|                          ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2        ; decode_a87         ; work         ;
;                |cntr_fpb:rd_ptr_msb|                            ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb                               ; cntr_fpb           ; work         ;
;                |cntr_gpb:wr_ptr|                                ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr                                   ; cntr_gpb           ; work         ;
;                |cntr_sp7:usedw_counter|                         ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter                            ; cntr_sp7           ; work         ;
;    |fifo_1clk:generate_source_fifo_instances[8].source_fifo|    ; 79 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (0)       ; 0 (0)             ; 62 (0)           ; |IO_driver|fifo_1clk:generate_source_fifo_instances[8].source_fifo                                                                                                                           ; fifo_1clk          ; work         ;
;       |scfifo:scfifo_component|                                 ; 79 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (0)       ; 0 (0)             ; 62 (0)           ; |IO_driver|fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component                                                                                                   ; scfifo             ; work         ;
;          |scfifo_5531:auto_generated|                           ; 79 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (0)       ; 0 (0)             ; 62 (0)           ; |IO_driver|fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated                                                                        ; scfifo_5531        ; work         ;
;             |a_dpfifo_cb31:dpfifo|                              ; 79 (34)     ; 62 (19)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (15)      ; 0 (0)             ; 62 (19)          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo                                                   ; a_dpfifo_cb31      ; work         ;
;                |altsyncram_5kh1:FIFOram|                        ; 4 (2)       ; 2 (2)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 2 (2)            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram                           ; altsyncram_5kh1    ; work         ;
;                   |decode_a87:decode2|                          ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2        ; decode_a87         ; work         ;
;                |cntr_fpb:rd_ptr_msb|                            ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb                               ; cntr_fpb           ; work         ;
;                |cntr_gpb:wr_ptr|                                ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr                                   ; cntr_gpb           ; work         ;
;                |cntr_sp7:usedw_counter|                         ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter                            ; cntr_sp7           ; work         ;
;    |fifo_1clk:generate_source_fifo_instances[9].source_fifo|    ; 78 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 63 (0)           ; |IO_driver|fifo_1clk:generate_source_fifo_instances[9].source_fifo                                                                                                                           ; fifo_1clk          ; work         ;
;       |scfifo:scfifo_component|                                 ; 78 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 63 (0)           ; |IO_driver|fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component                                                                                                   ; scfifo             ; work         ;
;          |scfifo_5531:auto_generated|                           ; 78 (0)      ; 62 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 63 (0)           ; |IO_driver|fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated                                                                        ; scfifo_5531        ; work         ;
;             |a_dpfifo_cb31:dpfifo|                              ; 78 (33)     ; 62 (19)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (13)      ; 0 (0)             ; 63 (21)          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo                                                   ; a_dpfifo_cb31      ; work         ;
;                |altsyncram_5kh1:FIFOram|                        ; 4 (2)       ; 2 (2)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 2 (2)            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram                           ; altsyncram_5kh1    ; work         ;
;                   |decode_a87:wren_decode_a|                    ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:wren_decode_a  ; decode_a87         ; work         ;
;                |cntr_fpb:rd_ptr_msb|                            ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb                               ; cntr_fpb           ; work         ;
;                |cntr_gpb:wr_ptr|                                ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr                                   ; cntr_gpb           ; work         ;
;                |cntr_sp7:usedw_counter|                         ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter                            ; cntr_sp7           ; work         ;
;    |fifo_2clk:spi_miso_fifo|                                    ; 151 (0)     ; 136 (0)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 69 (0)            ; 67 (0)           ; |IO_driver|fifo_2clk:spi_miso_fifo                                                                                                                                                           ; fifo_2clk          ; work         ;
;       |dcfifo:dcfifo_component|                                 ; 151 (0)     ; 136 (0)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 69 (0)            ; 67 (0)           ; |IO_driver|fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component                                                                                                                                   ; dcfifo             ; work         ;
;          |dcfifo_2jj1:auto_generated|                           ; 151 (45)    ; 136 (42)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (1)       ; 69 (34)           ; 67 (5)           ; |IO_driver|fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated                                                                                                        ; dcfifo_2jj1        ; work         ;
;             |a_graycounter_5lc:wrptr_g1p|                       ; 28 (28)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 21 (21)          ; |IO_driver|fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p                                                                            ; a_graycounter_5lc  ; work         ;
;             |a_graycounter_977:rdptr_g1p|                       ; 31 (31)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 26 (26)          ; |IO_driver|fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p                                                                            ; a_graycounter_977  ; work         ;
;             |alt_synch_pipe_cpl:rs_dgwp|                        ; 28 (0)      ; 28 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (0)            ; 11 (0)           ; |IO_driver|fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp                                                                             ; alt_synch_pipe_cpl ; work         ;
;                |dffpipe_2f9:dffpipe12|                          ; 28 (28)     ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (17)           ; 11 (11)          ; |IO_driver|fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12                                                       ; dffpipe_2f9        ; work         ;
;             |alt_synch_pipe_hpl:ws_dgrp|                        ; 28 (0)      ; 28 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (0)            ; 10 (0)           ; |IO_driver|fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp                                                                             ; alt_synch_pipe_hpl ; work         ;
;                |dffpipe_3f9:dffpipe15|                          ; 28 (28)     ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (18)           ; 10 (10)          ; |IO_driver|fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15                                                       ; dffpipe_3f9        ; work         ;
;             |altsyncram_2v61:fifo_ram|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |IO_driver|fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram                                                                               ; altsyncram_2v61    ; work         ;
;             |cmpr_r76:rdempty_eq_comp|                          ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |IO_driver|fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|cmpr_r76:rdempty_eq_comp                                                                               ; cmpr_r76           ; work         ;
;             |cmpr_r76:wrfull_eq_comp|                           ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |IO_driver|fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|cmpr_r76:wrfull_eq_comp                                                                                ; cmpr_r76           ; work         ;
;    |fifo_2clk:spi_mosi_fifo|                                    ; 161 (0)     ; 136 (0)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (0)       ; 72 (0)            ; 64 (0)           ; |IO_driver|fifo_2clk:spi_mosi_fifo                                                                                                                                                           ; fifo_2clk          ; work         ;
;       |dcfifo:dcfifo_component|                                 ; 161 (0)     ; 136 (0)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (0)       ; 72 (0)            ; 64 (0)           ; |IO_driver|fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component                                                                                                                                   ; dcfifo             ; work         ;
;          |dcfifo_2jj1:auto_generated|                           ; 161 (45)    ; 136 (42)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (2)       ; 72 (33)           ; 64 (6)           ; |IO_driver|fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated                                                                                                        ; dcfifo_2jj1        ; work         ;
;             |a_graycounter_5lc:wrptr_g1p|                       ; 31 (31)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 20 (20)          ; |IO_driver|fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p                                                                            ; a_graycounter_5lc  ; work         ;
;             |a_graycounter_977:rdptr_g1p|                       ; 31 (31)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 1 (1)             ; 21 (21)          ; |IO_driver|fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p                                                                            ; a_graycounter_977  ; work         ;
;             |alt_synch_pipe_cpl:rs_dgwp|                        ; 28 (0)      ; 28 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (0)            ; 11 (0)           ; |IO_driver|fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp                                                                             ; alt_synch_pipe_cpl ; work         ;
;                |dffpipe_2f9:dffpipe12|                          ; 28 (28)     ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (17)           ; 11 (11)          ; |IO_driver|fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12                                                       ; dffpipe_2f9        ; work         ;
;             |alt_synch_pipe_hpl:ws_dgrp|                        ; 28 (0)      ; 28 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 21 (0)            ; 7 (0)            ; |IO_driver|fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp                                                                             ; alt_synch_pipe_hpl ; work         ;
;                |dffpipe_3f9:dffpipe15|                          ; 28 (28)     ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 21 (21)           ; 7 (7)            ; |IO_driver|fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15                                                       ; dffpipe_3f9        ; work         ;
;             |altsyncram_2v61:fifo_ram|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |IO_driver|fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram                                                                               ; altsyncram_2v61    ; work         ;
;             |cmpr_r76:rdempty_eq_comp|                          ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 8 (8)            ; |IO_driver|fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|cmpr_r76:rdempty_eq_comp                                                                               ; cmpr_r76           ; work         ;
;             |cmpr_r76:wrfull_eq_comp|                           ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |IO_driver|fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|cmpr_r76:wrfull_eq_comp                                                                                ; cmpr_r76           ; work         ;
+-----------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                 ;
+---------------------+----------+---------------+---------------+-----------------------+-----+------+
; Name                ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+---------------------+----------+---------------+---------------+-----------------------+-----+------+
; MISO                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; io_source_pins[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; io_source_pins[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; io_source_pins[2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; io_source_pins[3]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; io_source_pins[4]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; io_source_pins[5]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; io_source_pins[6]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; io_source_pins[7]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; io_source_pins[8]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; io_source_pins[9]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; io_source_pins[10]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; io_source_pins[11]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; io_source_pins[12]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; io_source_pins[13]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; io_source_pins[14]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; io_source_pins[15]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; req_done            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; state_indication[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; state_indication[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; s_clock_probe       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; c_clock_probe       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; s_clk               ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; c_clk               ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; CS_addr[0]          ; Input    ; (0) 0 ps      ; (6) 1314 ps   ; --                    ; --  ; --   ;
; CS_addr[1]          ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; addr[0]             ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; addr[1]             ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; addr[2]             ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; addr[3]             ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; reset               ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; request[1]          ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; request[2]          ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; request[0]          ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; MOSI                ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; process_rqst        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; SCK                 ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; io_capture_pins[3]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; io_capture_pins[5]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; io_capture_pins[1]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; io_capture_pins[7]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; io_capture_pins[10] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; io_capture_pins[12] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; io_capture_pins[8]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; io_capture_pins[14] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; io_capture_pins[2]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; io_capture_pins[4]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; io_capture_pins[0]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; io_capture_pins[6]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; io_capture_pins[11] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; io_capture_pins[13] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; io_capture_pins[9]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; io_capture_pins[15] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+---------------------+----------+---------------+---------------+-----------------------+-----+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                  ; Pad To Core Index ; Setting ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; s_clk                                                                                                                                                                                ;                   ;         ;
; c_clk                                                                                                                                                                                ;                   ;         ;
; CS_addr[0]                                                                                                                                                                           ;                   ;         ;
;      - Equal0~0                                                                                                                                                                      ; 1                 ; 6       ;
;      - copy_from_spi_req_CS~0                                                                                                                                                        ; 0                 ; 0       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|valid_wrreq~1                                                                                      ; 0                 ; 0       ;
;      - copy_to_spi_req_CS~1                                                                                                                                                          ; 0                 ; 0       ;
;      - SCK_CS                                                                                                                                                                        ; 0                 ; 0       ;
; CS_addr[1]                                                                                                                                                                           ;                   ;         ;
;      - Equal0~0                                                                                                                                                                      ; 1                 ; 6       ;
;      - copy_from_spi_req_CS~0                                                                                                                                                        ; 1                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|valid_wrreq~0                                                                                      ; 1                 ; 6       ;
;      - copy_to_spi_req_CS~0                                                                                                                                                          ; 1                 ; 6       ;
;      - SCK_CS                                                                                                                                                                        ; 1                 ; 6       ;
; addr[0]                                                                                                                                                                              ;                   ;         ;
;      - Decoder0~0                                                                                                                                                                    ; 0                 ; 6       ;
;      - Decoder0~1                                                                                                                                                                    ; 0                 ; 6       ;
;      - Decoder0~2                                                                                                                                                                    ; 0                 ; 6       ;
;      - Decoder0~3                                                                                                                                                                    ; 0                 ; 6       ;
;      - Decoder0~4                                                                                                                                                                    ; 0                 ; 6       ;
;      - Decoder0~5                                                                                                                                                                    ; 0                 ; 6       ;
;      - Decoder0~6                                                                                                                                                                    ; 0                 ; 6       ;
;      - Decoder0~7                                                                                                                                                                    ; 0                 ; 6       ;
;      - Equal4~0                                                                                                                                                                      ; 0                 ; 6       ;
;      - Equal4~1                                                                                                                                                                      ; 0                 ; 6       ;
;      - Equal4~2                                                                                                                                                                      ; 0                 ; 6       ;
;      - Equal4~3                                                                                                                                                                      ; 0                 ; 6       ;
;      - Equal4~4                                                                                                                                                                      ; 0                 ; 6       ;
;      - Equal4~5                                                                                                                                                                      ; 0                 ; 6       ;
;      - Equal4~6                                                                                                                                                                      ; 0                 ; 6       ;
;      - Equal4~7                                                                                                                                                                      ; 0                 ; 6       ;
;      - Equal4~8                                                                                                                                                                      ; 0                 ; 6       ;
;      - Equal4~9                                                                                                                                                                      ; 0                 ; 6       ;
;      - Equal4~10                                                                                                                                                                     ; 0                 ; 6       ;
;      - Equal4~11                                                                                                                                                                     ; 0                 ; 6       ;
;      - Equal4~12                                                                                                                                                                     ; 0                 ; 6       ;
;      - Equal4~13                                                                                                                                                                     ; 0                 ; 6       ;
;      - Equal4~14                                                                                                                                                                     ; 0                 ; 6       ;
;      - Equal4~15                                                                                                                                                                     ; 0                 ; 6       ;
;      - Mux0~6                                                                                                                                                                        ; 0                 ; 6       ;
;      - Mux0~9                                                                                                                                                                        ; 0                 ; 6       ;
;      - ShiftLeft0~0                                                                                                                                                                  ; 0                 ; 6       ;
;      - ShiftLeft1~0                                                                                                                                                                  ; 0                 ; 6       ;
;      - ShiftLeft0~3                                                                                                                                                                  ; 0                 ; 6       ;
;      - ShiftLeft0~5                                                                                                                                                                  ; 0                 ; 6       ;
;      - ShiftLeft0~11                                                                                                                                                                 ; 0                 ; 6       ;
;      - ShiftLeft0~14                                                                                                                                                                 ; 0                 ; 6       ;
;      - ShiftLeft0~16                                                                                                                                                                 ; 0                 ; 6       ;
;      - Equal20~3                                                                                                                                                                     ; 0                 ; 6       ;
;      - Equal20~12                                                                                                                                                                    ; 0                 ; 6       ;
;      - ShiftLeft1~1                                                                                                                                                                  ; 0                 ; 6       ;
; addr[1]                                                                                                                                                                              ;                   ;         ;
;      - Decoder0~0                                                                                                                                                                    ; 0                 ; 6       ;
;      - Decoder0~1                                                                                                                                                                    ; 0                 ; 6       ;
;      - Decoder0~2                                                                                                                                                                    ; 0                 ; 6       ;
;      - Decoder0~3                                                                                                                                                                    ; 0                 ; 6       ;
;      - Decoder0~4                                                                                                                                                                    ; 0                 ; 6       ;
;      - Decoder0~5                                                                                                                                                                    ; 0                 ; 6       ;
;      - Decoder0~6                                                                                                                                                                    ; 0                 ; 6       ;
;      - Decoder0~7                                                                                                                                                                    ; 0                 ; 6       ;
;      - Equal4~0                                                                                                                                                                      ; 0                 ; 6       ;
;      - Equal4~1                                                                                                                                                                      ; 0                 ; 6       ;
;      - Equal4~2                                                                                                                                                                      ; 0                 ; 6       ;
;      - Equal4~3                                                                                                                                                                      ; 0                 ; 6       ;
;      - Equal4~4                                                                                                                                                                      ; 0                 ; 6       ;
;      - Equal4~5                                                                                                                                                                      ; 0                 ; 6       ;
;      - Equal4~6                                                                                                                                                                      ; 0                 ; 6       ;
;      - Equal4~7                                                                                                                                                                      ; 0                 ; 6       ;
;      - Equal4~8                                                                                                                                                                      ; 0                 ; 6       ;
;      - Equal4~9                                                                                                                                                                      ; 0                 ; 6       ;
;      - Equal4~10                                                                                                                                                                     ; 0                 ; 6       ;
;      - Equal4~11                                                                                                                                                                     ; 0                 ; 6       ;
;      - Equal4~12                                                                                                                                                                     ; 0                 ; 6       ;
;      - Equal4~13                                                                                                                                                                     ; 0                 ; 6       ;
;      - Equal4~14                                                                                                                                                                     ; 0                 ; 6       ;
;      - Equal4~15                                                                                                                                                                     ; 0                 ; 6       ;
;      - Mux0~0                                                                                                                                                                        ; 0                 ; 6       ;
;      - Mux0~1                                                                                                                                                                        ; 0                 ; 6       ;
;      - Mux0~2                                                                                                                                                                        ; 0                 ; 6       ;
;      - Mux0~3                                                                                                                                                                        ; 0                 ; 6       ;
;      - Mux0~4                                                                                                                                                                        ; 0                 ; 6       ;
;      - Mux0~5                                                                                                                                                                        ; 0                 ; 6       ;
;      - Mux0~7                                                                                                                                                                        ; 0                 ; 6       ;
;      - Mux0~8                                                                                                                                                                        ; 0                 ; 6       ;
;      - ShiftLeft0~0                                                                                                                                                                  ; 0                 ; 6       ;
;      - ShiftLeft1~0                                                                                                                                                                  ; 0                 ; 6       ;
;      - ShiftLeft0~3                                                                                                                                                                  ; 0                 ; 6       ;
;      - ShiftLeft0~5                                                                                                                                                                  ; 0                 ; 6       ;
;      - ShiftLeft0~11                                                                                                                                                                 ; 0                 ; 6       ;
;      - ShiftLeft0~14                                                                                                                                                                 ; 0                 ; 6       ;
;      - ShiftLeft0~16                                                                                                                                                                 ; 0                 ; 6       ;
;      - Equal20~2                                                                                                                                                                     ; 0                 ; 6       ;
;      - Equal20~11                                                                                                                                                                    ; 0                 ; 6       ;
;      - ShiftLeft1~1                                                                                                                                                                  ; 0                 ; 6       ;
; addr[2]                                                                                                                                                                              ;                   ;         ;
;      - Decoder0~0                                                                                                                                                                    ; 1                 ; 6       ;
;      - Decoder0~1                                                                                                                                                                    ; 1                 ; 6       ;
;      - Decoder0~2                                                                                                                                                                    ; 1                 ; 6       ;
;      - Decoder0~3                                                                                                                                                                    ; 1                 ; 6       ;
;      - Decoder0~4                                                                                                                                                                    ; 1                 ; 6       ;
;      - Decoder0~5                                                                                                                                                                    ; 1                 ; 6       ;
;      - Decoder0~6                                                                                                                                                                    ; 1                 ; 6       ;
;      - Decoder0~7                                                                                                                                                                    ; 1                 ; 6       ;
;      - Equal4~0                                                                                                                                                                      ; 1                 ; 6       ;
;      - Equal4~1                                                                                                                                                                      ; 1                 ; 6       ;
;      - Equal4~2                                                                                                                                                                      ; 1                 ; 6       ;
;      - Equal4~3                                                                                                                                                                      ; 1                 ; 6       ;
;      - Equal4~4                                                                                                                                                                      ; 1                 ; 6       ;
;      - Equal4~5                                                                                                                                                                      ; 1                 ; 6       ;
;      - Equal4~6                                                                                                                                                                      ; 1                 ; 6       ;
;      - Equal4~7                                                                                                                                                                      ; 1                 ; 6       ;
;      - Equal4~8                                                                                                                                                                      ; 1                 ; 6       ;
;      - Equal4~9                                                                                                                                                                      ; 1                 ; 6       ;
;      - Equal4~10                                                                                                                                                                     ; 1                 ; 6       ;
;      - Equal4~11                                                                                                                                                                     ; 1                 ; 6       ;
;      - Equal4~12                                                                                                                                                                     ; 1                 ; 6       ;
;      - Equal4~13                                                                                                                                                                     ; 1                 ; 6       ;
;      - Equal4~14                                                                                                                                                                     ; 1                 ; 6       ;
;      - Equal4~15                                                                                                                                                                     ; 1                 ; 6       ;
;      - Mux0~0                                                                                                                                                                        ; 1                 ; 6       ;
;      - Mux0~2                                                                                                                                                                        ; 1                 ; 6       ;
;      - Mux0~4                                                                                                                                                                        ; 1                 ; 6       ;
;      - Mux0~7                                                                                                                                                                        ; 1                 ; 6       ;
;      - ShiftLeft0~1                                                                                                                                                                  ; 1                 ; 6       ;
;      - ShiftLeft0~2                                                                                                                                                                  ; 1                 ; 6       ;
;      - ShiftLeft0~4                                                                                                                                                                  ; 1                 ; 6       ;
;      - ShiftLeft0~6                                                                                                                                                                  ; 1                 ; 6       ;
;      - ShiftLeft0~7                                                                                                                                                                  ; 1                 ; 6       ;
;      - ShiftLeft0~8                                                                                                                                                                  ; 1                 ; 6       ;
;      - ShiftLeft0~9                                                                                                                                                                  ; 1                 ; 6       ;
;      - ShiftLeft0~10                                                                                                                                                                 ; 1                 ; 6       ;
;      - ShiftLeft0~12                                                                                                                                                                 ; 1                 ; 6       ;
;      - ShiftLeft0~13                                                                                                                                                                 ; 1                 ; 6       ;
;      - ShiftLeft0~15                                                                                                                                                                 ; 1                 ; 6       ;
;      - ShiftLeft0~17                                                                                                                                                                 ; 1                 ; 6       ;
;      - ShiftLeft0~18                                                                                                                                                                 ; 1                 ; 6       ;
;      - ShiftLeft0~19                                                                                                                                                                 ; 1                 ; 6       ;
;      - ShiftLeft0~20                                                                                                                                                                 ; 1                 ; 6       ;
;      - ShiftLeft0~21                                                                                                                                                                 ; 1                 ; 6       ;
;      - Equal20~0                                                                                                                                                                     ; 1                 ; 6       ;
;      - Equal20~1                                                                                                                                                                     ; 1                 ; 6       ;
;      - Equal20~2                                                                                                                                                                     ; 1                 ; 6       ;
;      - Equal20~4                                                                                                                                                                     ; 1                 ; 6       ;
;      - Equal20~5                                                                                                                                                                     ; 1                 ; 6       ;
;      - Equal20~6                                                                                                                                                                     ; 1                 ; 6       ;
;      - Equal20~7                                                                                                                                                                     ; 1                 ; 6       ;
;      - Equal20~9                                                                                                                                                                     ; 1                 ; 6       ;
;      - Equal20~10                                                                                                                                                                    ; 1                 ; 6       ;
;      - Equal20~11                                                                                                                                                                    ; 1                 ; 6       ;
;      - Equal20~13                                                                                                                                                                    ; 1                 ; 6       ;
;      - Equal20~14                                                                                                                                                                    ; 1                 ; 6       ;
;      - ShiftLeft1~1                                                                                                                                                                  ; 1                 ; 6       ;
;      - Equal20~15                                                                                                                                                                    ; 1                 ; 6       ;
; addr[3]                                                                                                                                                                              ;                   ;         ;
;      - io_clk_source_en[0]~0                                                                                                                                                         ; 1                 ; 6       ;
;      - io_clk_source_en[1]~1                                                                                                                                                         ; 1                 ; 6       ;
;      - io_clk_source_en[2]~2                                                                                                                                                         ; 1                 ; 6       ;
;      - io_clk_source_en[3]~3                                                                                                                                                         ; 1                 ; 6       ;
;      - io_clk_source_en[4]~4                                                                                                                                                         ; 1                 ; 6       ;
;      - io_clk_source_en[5]~5                                                                                                                                                         ; 1                 ; 6       ;
;      - io_clk_source_en[6]~6                                                                                                                                                         ; 1                 ; 6       ;
;      - io_clk_source_en[7]~7                                                                                                                                                         ; 1                 ; 6       ;
;      - io_clk_source_en[8]~8                                                                                                                                                         ; 1                 ; 6       ;
;      - io_clk_source_en[9]~9                                                                                                                                                         ; 1                 ; 6       ;
;      - io_clk_source_en[10]~10                                                                                                                                                       ; 1                 ; 6       ;
;      - io_clk_source_en[11]~11                                                                                                                                                       ; 1                 ; 6       ;
;      - io_clk_source_en[12]~12                                                                                                                                                       ; 1                 ; 6       ;
;      - io_clk_source_en[13]~13                                                                                                                                                       ; 1                 ; 6       ;
;      - io_clk_source_en[14]~14                                                                                                                                                       ; 1                 ; 6       ;
;      - io_clk_source_en[15]~15                                                                                                                                                       ; 1                 ; 6       ;
;      - Equal4~0                                                                                                                                                                      ; 1                 ; 6       ;
;      - Equal4~1                                                                                                                                                                      ; 1                 ; 6       ;
;      - Equal4~2                                                                                                                                                                      ; 1                 ; 6       ;
;      - Equal4~3                                                                                                                                                                      ; 1                 ; 6       ;
;      - Equal4~4                                                                                                                                                                      ; 1                 ; 6       ;
;      - Equal4~5                                                                                                                                                                      ; 1                 ; 6       ;
;      - Equal4~6                                                                                                                                                                      ; 1                 ; 6       ;
;      - Equal4~7                                                                                                                                                                      ; 1                 ; 6       ;
;      - Equal4~8                                                                                                                                                                      ; 1                 ; 6       ;
;      - Equal4~9                                                                                                                                                                      ; 1                 ; 6       ;
;      - Equal4~10                                                                                                                                                                     ; 1                 ; 6       ;
;      - Equal4~11                                                                                                                                                                     ; 1                 ; 6       ;
;      - Equal4~12                                                                                                                                                                     ; 1                 ; 6       ;
;      - Equal4~13                                                                                                                                                                     ; 1                 ; 6       ;
;      - Equal4~14                                                                                                                                                                     ; 1                 ; 6       ;
;      - Equal4~15                                                                                                                                                                     ; 1                 ; 6       ;
;      - Mux0~6                                                                                                                                                                        ; 1                 ; 6       ;
;      - ShiftLeft0~0                                                                                                                                                                  ; 1                 ; 6       ;
;      - ShiftLeft0~2                                                                                                                                                                  ; 1                 ; 6       ;
;      - ShiftLeft0~3                                                                                                                                                                  ; 1                 ; 6       ;
;      - ShiftLeft0~5                                                                                                                                                                  ; 1                 ; 6       ;
;      - ShiftLeft0~8                                                                                                                                                                  ; 1                 ; 6       ;
;      - ShiftLeft0~11                                                                                                                                                                 ; 1                 ; 6       ;
;      - ShiftLeft0~13                                                                                                                                                                 ; 1                 ; 6       ;
;      - ShiftLeft0~14                                                                                                                                                                 ; 1                 ; 6       ;
;      - ShiftLeft0~16                                                                                                                                                                 ; 1                 ; 6       ;
;      - ShiftLeft0~19                                                                                                                                                                 ; 1                 ; 6       ;
;      - Equal20~0                                                                                                                                                                     ; 1                 ; 6       ;
;      - Equal20~2                                                                                                                                                                     ; 1                 ; 6       ;
;      - Equal20~4                                                                                                                                                                     ; 1                 ; 6       ;
;      - Equal20~9                                                                                                                                                                     ; 1                 ; 6       ;
;      - Equal20~11                                                                                                                                                                    ; 1                 ; 6       ;
;      - Equal20~13                                                                                                                                                                    ; 1                 ; 6       ;
;      - ShiftLeft1~1                                                                                                                                                                  ; 1                 ; 6       ;
; reset                                                                                                                                                                                ;                   ;         ;
;      - io_clk_source_en[0]                                                                                                                                                           ; 0                 ; 6       ;
;      - io_clk_source_en[1]                                                                                                                                                           ; 0                 ; 6       ;
;      - io_clk_source_en[2]                                                                                                                                                           ; 0                 ; 6       ;
;      - io_clk_source_en[3]                                                                                                                                                           ; 0                 ; 6       ;
;      - io_clk_source_en[4]                                                                                                                                                           ; 0                 ; 6       ;
;      - io_clk_source_en[5]                                                                                                                                                           ; 0                 ; 6       ;
;      - io_clk_source_en[6]                                                                                                                                                           ; 0                 ; 6       ;
;      - io_clk_source_en[7]                                                                                                                                                           ; 0                 ; 6       ;
;      - io_clk_source_en[8]                                                                                                                                                           ; 0                 ; 6       ;
;      - io_clk_source_en[9]                                                                                                                                                           ; 0                 ; 6       ;
;      - io_clk_source_en[10]                                                                                                                                                          ; 0                 ; 6       ;
;      - io_clk_source_en[11]                                                                                                                                                          ; 0                 ; 6       ;
;      - io_clk_source_en[12]                                                                                                                                                          ; 0                 ; 6       ;
;      - io_clk_source_en[13]                                                                                                                                                          ; 0                 ; 6       ;
;      - io_clk_source_en[14]                                                                                                                                                          ; 0                 ; 6       ;
;      - io_clk_source_en[15]                                                                                                                                                          ; 0                 ; 6       ;
;      - source_fifo_wrreq[0]                                                                                                                                                          ; 0                 ; 6       ;
;      - exe_start_flags[0]                                                                                                                                                            ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0                                                             ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0                                                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|empty_dff                                     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|full_dff                                      ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[12]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[11]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[10]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[9]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[8]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[7]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[6]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[5]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[4]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[3]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[2]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[1]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[0]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|rd_ptr_lsb                                    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[13]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[12]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[11]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[10]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[9]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[8]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[7]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[6]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[5]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[4]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[3]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[11]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[10]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[9]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[8]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[7]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[6]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[5]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[4]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[3]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[2]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[1]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[0]        ; 0                 ; 6       ;
;      - state.SET_CLK_EN                                                                                                                                                              ; 0                 ; 6       ;
;      - state.COPY_FROM_MOSI_FIFO                                                                                                                                                     ; 0                 ; 6       ;
;      - state.COPY_TO_MISO_FIFO                                                                                                                                                       ; 0                 ; 6       ;
;      - state.EXECUTION                                                                                                                                                               ; 0                 ; 6       ;
;      - source_fifo_wrreq[1]                                                                                                                                                          ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[13]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|full_dff                                      ; 0                 ; 6       ;
;      - exe_start_flags[1]                                                                                                                                                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|empty_dff                                     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[3]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[4]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[5]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[6]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[7]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[8]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[9]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[10]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[11]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[12]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[0]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|rd_ptr_lsb                                    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[0]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[1]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[1]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[2]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[2]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[3]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[3]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[4]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[4]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[5]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[5]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[6]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[6]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[7]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[7]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[8]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[8]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[9]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[9]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[10]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[10]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[11]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[11]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[12]                              ; 0                 ; 6       ;
;      - source_fifo_wrreq[2]                                                                                                                                                          ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[13]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|full_dff                                      ; 0                 ; 6       ;
;      - exe_start_flags[2]                                                                                                                                                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|empty_dff                                     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[3]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[4]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[5]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[6]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[7]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[8]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[9]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[10]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[11]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[12]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[0]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|rd_ptr_lsb                                    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[0]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[1]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[1]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[2]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[2]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[3]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[3]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[4]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[4]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[5]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[5]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[6]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[6]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[7]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[7]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[8]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[8]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[9]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[9]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[10]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[10]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[11]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[11]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[12]                              ; 0                 ; 6       ;
;      - source_fifo_wrreq[3]                                                                                                                                                          ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[13]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|full_dff                                      ; 0                 ; 6       ;
;      - exe_start_flags[3]                                                                                                                                                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|empty_dff                                     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[3]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[4]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[5]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[6]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[7]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[8]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[9]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[10]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[11]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[12]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[0]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|rd_ptr_lsb                                    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[0]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[1]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[1]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[2]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[2]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[3]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[3]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[4]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[4]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[5]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[5]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[6]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[6]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[7]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[7]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[8]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[8]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[9]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[9]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[10]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[10]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[11]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[11]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[12]                              ; 0                 ; 6       ;
;      - source_fifo_wrreq[4]                                                                                                                                                          ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[13]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|full_dff                                      ; 0                 ; 6       ;
;      - exe_start_flags[4]                                                                                                                                                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|empty_dff                                     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[3]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[4]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[5]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[6]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[7]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[8]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[9]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[10]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[11]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[12]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[0]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|rd_ptr_lsb                                    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[0]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[1]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[1]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[2]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[2]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[3]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[3]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[4]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[4]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[5]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[5]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[6]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[6]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[7]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[7]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[8]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[8]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[9]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[9]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[10]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[10]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[11]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[11]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[12]                              ; 0                 ; 6       ;
;      - source_fifo_wrreq[5]                                                                                                                                                          ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[13]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|full_dff                                      ; 0                 ; 6       ;
;      - exe_start_flags[5]                                                                                                                                                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|empty_dff                                     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[3]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[4]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[5]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[6]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[7]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[8]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[9]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[10]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[11]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[12]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[0]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|rd_ptr_lsb                                    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[0]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[1]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[1]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[2]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[2]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[3]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[3]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[4]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[4]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[5]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[5]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[6]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[6]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[7]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[7]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[8]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[8]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[9]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[9]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[10]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[10]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[11]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[11]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[12]                              ; 0                 ; 6       ;
;      - source_fifo_wrreq[6]                                                                                                                                                          ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[13]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|full_dff                                      ; 0                 ; 6       ;
;      - exe_start_flags[6]                                                                                                                                                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|empty_dff                                     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[3]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[4]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[5]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[6]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[7]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[8]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[9]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[10]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[11]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[12]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[0]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|rd_ptr_lsb                                    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[0]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[1]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[1]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[2]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[2]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[3]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[3]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[4]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[4]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[5]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[5]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[6]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[6]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[7]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[7]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[8]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[8]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[9]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[9]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[10]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[10]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[11]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[11]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[12]                              ; 0                 ; 6       ;
;      - source_fifo_wrreq[7]                                                                                                                                                          ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[13]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|full_dff                                      ; 0                 ; 6       ;
;      - exe_start_flags[7]                                                                                                                                                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|empty_dff                                     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[3]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[4]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[5]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[6]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[7]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[8]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[9]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[10]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[11]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[12]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[0]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|rd_ptr_lsb                                    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[0]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[1]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[1]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[2]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[2]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[3]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[3]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[4]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[4]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[5]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[5]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[6]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[6]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[7]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[7]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[8]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[8]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[9]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[9]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[10]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[10]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[11]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[11]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[12]                              ; 0                 ; 6       ;
;      - source_fifo_wrreq[8]                                                                                                                                                          ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[13]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|full_dff                                      ; 0                 ; 6       ;
;      - exe_start_flags[8]                                                                                                                                                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|empty_dff                                     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[3]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[4]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[5]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[6]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[7]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[8]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[9]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[10]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[11]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[12]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[0]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|rd_ptr_lsb                                    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[0]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[1]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[1]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[2]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[2]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[3]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[3]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[4]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[4]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[5]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[5]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[6]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[6]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[7]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[7]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[8]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[8]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[9]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[9]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[10]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[10]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[11]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[11]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[12]                              ; 0                 ; 6       ;
;      - source_fifo_wrreq[9]                                                                                                                                                          ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[13]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|full_dff                                      ; 0                 ; 6       ;
;      - exe_start_flags[9]                                                                                                                                                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|empty_dff                                     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[3]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[4]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[5]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[6]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[7]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[8]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[9]            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[10]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[11]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[12]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[0]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|rd_ptr_lsb                                    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[0]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[1]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[1]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[2]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[2]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[3]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[3]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[4]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[4]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[5]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[5]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[6]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[6]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[7]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[7]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[8]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[8]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[9]                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[9]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[10]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[10]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[11]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[11]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[12]                              ; 0                 ; 6       ;
;      - source_fifo_wrreq[10]                                                                                                                                                         ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[13]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|full_dff                                     ; 0                 ; 6       ;
;      - exe_start_flags[10]                                                                                                                                                           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|empty_dff                                    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[3]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[4]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[5]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[6]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[7]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[8]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[9]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[10]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[11]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[12]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[0]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|rd_ptr_lsb                                   ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[0]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[1]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[1]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[2]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[2]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[3]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[3]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[4]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[4]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[5]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[5]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[6]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[6]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[7]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[7]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[8]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[8]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[9]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[9]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[10]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[10]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[11]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[11]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[12]                             ; 0                 ; 6       ;
;      - source_fifo_wrreq[11]                                                                                                                                                         ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[13]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|full_dff                                     ; 0                 ; 6       ;
;      - exe_start_flags[11]                                                                                                                                                           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|empty_dff                                    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[3]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[4]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[5]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[6]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[7]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[8]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[9]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[10]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[11]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[12]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[0]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|rd_ptr_lsb                                   ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[0]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[1]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[1]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[2]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[2]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[3]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[3]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[4]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[4]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[5]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[5]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[6]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[6]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[7]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[7]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[8]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[8]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[9]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[9]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[10]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[10]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[11]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[11]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[12]                             ; 0                 ; 6       ;
;      - source_fifo_wrreq[12]                                                                                                                                                         ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[13]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|full_dff                                     ; 0                 ; 6       ;
;      - exe_start_flags[12]                                                                                                                                                           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|empty_dff                                    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[3]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[4]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[5]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[6]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[7]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[8]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[9]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[10]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[11]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[12]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[0]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|rd_ptr_lsb                                   ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[0]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[1]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[1]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[2]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[2]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[3]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[3]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[4]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[4]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[5]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[5]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[6]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[6]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[7]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[7]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[8]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[8]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[9]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[9]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[10]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[10]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[11]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[11]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[12]                             ; 0                 ; 6       ;
;      - source_fifo_wrreq[13]                                                                                                                                                         ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[13]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|full_dff                                     ; 0                 ; 6       ;
;      - exe_start_flags[13]                                                                                                                                                           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|empty_dff                                    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[3]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[4]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[5]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[6]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[7]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[8]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[9]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[10]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[11]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[12]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[0]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|rd_ptr_lsb                                   ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[0]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[1]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[1]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[2]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[2]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[3]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[3]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[4]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[4]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[5]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[5]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[6]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[6]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[7]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[7]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[8]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[8]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[9]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[9]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[10]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[10]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[11]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[11]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[12]                             ; 0                 ; 6       ;
;      - source_fifo_wrreq[14]                                                                                                                                                         ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[13]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|full_dff                                     ; 0                 ; 6       ;
;      - exe_start_flags[14]                                                                                                                                                           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|empty_dff                                    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[3]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[4]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[5]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[6]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[7]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[8]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[9]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[10]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[11]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[12]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[0]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|rd_ptr_lsb                                   ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[0]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[1]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[1]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[2]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[2]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[3]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[3]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[4]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[4]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[5]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[5]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[6]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[6]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[7]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[7]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[8]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[8]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[9]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[9]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[10]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[10]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[11]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[11]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[12]                             ; 0                 ; 6       ;
;      - source_fifo_wrreq[15]                                                                                                                                                         ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[13]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|full_dff                                     ; 0                 ; 6       ;
;      - exe_start_flags[15]                                                                                                                                                           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|empty_dff                                    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[3]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[4]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[5]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[6]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[7]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[8]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[9]           ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[10]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[11]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[12]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[0]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|rd_ptr_lsb                                   ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[0]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[1]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[1]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[2]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[2]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[3]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[3]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[4]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[4]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[5]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[5]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[6]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[6]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[7]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[7]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[8]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[8]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[9]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[9]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[10]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[10]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[11]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[11]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[12]                             ; 0                 ; 6       ;
;      - req_done_flag                                                                                                                                                                 ; 0                 ; 6       ;
;      - copy_from_spi_req_CS                                                                                                                                                          ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|rdptr_g[12]                                                                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|rdptr_g[13]                                                                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[13]                                       ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[12]                                       ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|rdptr_g[10]                                                                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|rdptr_g[11]                                                                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[11]                                       ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[10]                                       ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|rdptr_g[8]                                                                                         ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|rdptr_g[9]                                                                                         ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[9]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[8]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|rdptr_g[6]                                                                                         ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|rdptr_g[7]                                                                                         ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[7]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[6]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|rdptr_g[4]                                                                                         ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|rdptr_g[5]                                                                                         ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[5]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[4]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|rdptr_g[2]                                                                                         ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|rdptr_g[3]                                                                                         ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[3]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[2]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|rdptr_g[0]                                                                                         ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|rdptr_g[1]                                                                                         ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[1]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[0]                                        ; 0                 ; 6       ;
;      - state.000                                                                                                                                                                     ; 0                 ; 6       ;
;      - exe_start                                                                                                                                                                     ; 0                 ; 6       ;
;      - copy_to_spi_req_CS                                                                                                                                                            ; 0                 ; 6       ;
;      - copy_to_spi_flag                                                                                                                                                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|empty_dff                                   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|empty_dff                                   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|empty_dff                                   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|empty_dff                                   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|empty_dff                                   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|empty_dff                                   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|empty_dff                                   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|empty_dff                                   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|empty_dff                                   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|empty_dff                                   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|empty_dff                                  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|empty_dff                                  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|empty_dff                                  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|empty_dff                                  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|empty_dff                                  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|empty_dff                                  ; 0                 ; 6       ;
;      - spi_miso_fifo_wrreq                                                                                                                                                           ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[12]                                                                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[13]                                                                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[13]                                       ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[12]                                       ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[10]                                       ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[11]                                                                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[11]                                       ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[8]                                                                                         ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[8]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[9]                                                                                         ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[9]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[6]                                                                                         ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[6]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[7]                                                                                         ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[7]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[4]                                                                                         ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[4]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[5]                                                                                         ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[5]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                                                         ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[2]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                                                         ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[3]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[0]                                                                                         ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[0]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[1]                                                                                         ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[1]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|rdptr_g[12]                                                                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[12]                                       ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|rdptr_g[13]                                                                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[13]                                       ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|rdptr_g[10]                                                                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[10]                                       ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|rdptr_g[11]                                                                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[11]                                       ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|rdptr_g[8]                                                                                         ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[8]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|rdptr_g[9]                                                                                         ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[9]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|rdptr_g[6]                                                                                         ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[6]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|rdptr_g[7]                                                                                         ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[7]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|rdptr_g[4]                                                                                         ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[4]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|rdptr_g[5]                                                                                         ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[5]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|rdptr_g[2]                                                                                         ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[2]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|rdptr_g[3]                                                                                         ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[3]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|rdptr_g[0]                                                                                         ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[0]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|rdptr_g[1]                                                                                         ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[1]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a0                                                             ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a1                                                             ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a2                                                             ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a3                                                             ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a4                                                             ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a5                                                             ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a6                                                             ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a7                                                             ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a8                                                             ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a9                                                             ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a10                                                            ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a11                                                            ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a12                                                            ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a13                                                            ; 0                 ; 6       ;
;      - copy_from_spi_flag                                                                                                                                                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[12]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[11]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[10]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[9]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[8]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[7]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[6]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[5]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[4]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[3]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[2]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[1]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[0]     ; 0                 ; 6       ;
;      - set_clk_en_CS                                                                                                                                                                 ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_1_dff                                ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_0_dff                                ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[12]                                                                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[13]                                                                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[13]                                       ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[12]                                       ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[10]                                       ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[11]                                                                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[11]                                       ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[8]                                                                                         ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[8]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[9]                                                                                         ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[9]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[6]                                                                                         ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[6]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[7]                                                                                         ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[7]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[4]                                                                                         ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[4]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[5]                                                                                         ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[5]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                                                         ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[2]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                                                         ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[3]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[0]                                                                                         ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[0]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[1]                                                                                         ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[1]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a0                                                             ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a1                                                             ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a2                                                             ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a3                                                             ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a4                                                             ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a5                                                             ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a6                                                             ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a7                                                             ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a8                                                             ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a9                                                             ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a10                                                            ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a11                                                            ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a12                                                            ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a13                                                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[12]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[13]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[12]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[11]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[10]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[9]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[8]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[7]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[6]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[5]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[4]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[3]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[2]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[1]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[0]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_1_dff                                ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_0_dff                                ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[12]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[13]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[12]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[11]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[10]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[9]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[8]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[7]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[6]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[5]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[4]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[3]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[2]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[1]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[0]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_1_dff                                ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_0_dff                                ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[12]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[13]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[12]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[11]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[10]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[9]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[8]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[7]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[6]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[5]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[4]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[3]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[2]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[1]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[0]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_1_dff                                ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_0_dff                                ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[12]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[13]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[12]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[11]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[10]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[9]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[8]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[7]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[6]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[5]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[4]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[3]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[2]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[1]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[0]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_1_dff                                ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_0_dff                                ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[12]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[13]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[12]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[11]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[10]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[9]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[8]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[7]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[6]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[5]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[4]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[3]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[2]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[1]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[0]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_1_dff                                ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_0_dff                                ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[12]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[13]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[12]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[11]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[10]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[9]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[8]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[7]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[6]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[5]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[4]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[3]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[2]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[1]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[0]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_1_dff                                ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_0_dff                                ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[12]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[13]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[12]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[11]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[10]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[9]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[8]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[7]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[6]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[5]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[4]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[3]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[2]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[1]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[0]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_1_dff                                ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_0_dff                                ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[12]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[13]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[12]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[11]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[10]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[9]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[8]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[7]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[6]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[5]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[4]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[3]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[2]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[1]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[0]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_1_dff                                ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_0_dff                                ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[12]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[13]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[12]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[11]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[10]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[9]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[8]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[7]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[6]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[5]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[4]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[3]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[2]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[1]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[0]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_1_dff                                ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_0_dff                                ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[12]       ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[13]                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[12]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[11]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[10]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[9]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[8]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[7]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[6]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[5]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[4]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[3]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[2]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[1]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[0]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_1_dff                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_0_dff                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[12]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[13]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[12]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[11]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[10]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[9]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[8]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[7]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[6]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[5]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[4]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[3]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[2]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[1]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[0]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_1_dff                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_0_dff                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[12]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[13]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[12]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[11]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[10]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[9]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[8]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[7]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[6]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[5]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[4]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[3]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[2]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[1]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[0]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_1_dff                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_0_dff                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[12]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[13]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[12]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[11]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[10]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[9]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[8]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[7]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[6]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[5]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[4]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[3]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[2]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[1]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[0]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_1_dff                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_0_dff                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[12]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[13]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[12]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[11]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[10]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[9]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[8]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[7]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[6]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[5]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[4]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[3]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[2]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[1]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[0]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_1_dff                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_0_dff                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[12]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[13]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[12]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[11]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[10]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[9]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[8]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[7]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[6]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[5]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[4]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[3]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[2]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[1]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[0]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_1_dff                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_0_dff                               ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[12]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[13]                             ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe13a[13]                                       ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe13a[12]                                       ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe13a[11]                                       ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe13a[10]                                       ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe13a[9]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe13a[8]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe13a[7]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe13a[6]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe13a[5]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe13a[4]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe13a[3]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe13a[2]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe13a[1]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe13a[0]                                        ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_1_dff                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|full_dff                                    ; 0                 ; 6       ;
;      - capture_start_flags[15]                                                                                                                                                       ; 0                 ; 6       ;
;      - capture_start_flags[14]                                                                                                                                                       ; 0                 ; 6       ;
;      - capture_start_flags[13]                                                                                                                                                       ; 0                 ; 6       ;
;      - capture_start_flags[12]                                                                                                                                                       ; 0                 ; 6       ;
;      - capture_start_flags[11]                                                                                                                                                       ; 0                 ; 6       ;
;      - capture_start_flags[10]                                                                                                                                                       ; 0                 ; 6       ;
;      - capture_start_flags[9]                                                                                                                                                        ; 0                 ; 6       ;
;      - capture_start_flags[8]                                                                                                                                                        ; 0                 ; 6       ;
;      - capture_start_flags[7]                                                                                                                                                        ; 0                 ; 6       ;
;      - capture_start_flags[6]                                                                                                                                                        ; 0                 ; 6       ;
;      - capture_start_flags[5]                                                                                                                                                        ; 0                 ; 6       ;
;      - capture_start_flags[4]                                                                                                                                                        ; 0                 ; 6       ;
;      - capture_start_flags[3]                                                                                                                                                        ; 0                 ; 6       ;
;      - capture_start_flags[2]                                                                                                                                                        ; 0                 ; 6       ;
;      - capture_start_flags[1]                                                                                                                                                        ; 0                 ; 6       ;
;      - capture_start_flags[0]                                                                                                                                                        ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_0_dff                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[1]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[0]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[12]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[11]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[10]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[9]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[8]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[7]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[6]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[5]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[4]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[3]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[2]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_1_dff                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|full_dff                                    ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_0_dff                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[1]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[0]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[12]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[11]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[10]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[9]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[8]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[7]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[6]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[5]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[4]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[3]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[2]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_1_dff                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|full_dff                                    ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_0_dff                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[1]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[0]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[12]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[11]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[10]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[9]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[8]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[7]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[6]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[5]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[4]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[3]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[2]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_1_dff                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|full_dff                                    ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_0_dff                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[1]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[0]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[12]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[11]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[10]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[9]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[8]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[7]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[6]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[5]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[4]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[3]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[2]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_1_dff                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|full_dff                                    ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_0_dff                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[1]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[0]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[12]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[11]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[10]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[9]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[8]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[7]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[6]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[5]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[4]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[3]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[2]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_1_dff                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|full_dff                                    ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_0_dff                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[1]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[0]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[12]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[11]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[10]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[9]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[8]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[7]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[6]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[5]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[4]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[3]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[2]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_1_dff                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|full_dff                                    ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_0_dff                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[1]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[0]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[12]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[11]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[10]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[9]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[8]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[7]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[6]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[5]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[4]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[3]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[2]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_1_dff                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|full_dff                                    ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_0_dff                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[1]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[0]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[12]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[11]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[10]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[9]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[8]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[7]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[6]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[5]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[4]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[3]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[2]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_1_dff                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|full_dff                                    ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_0_dff                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[1]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[0]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[12]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[11]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[10]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[9]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[8]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[7]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[6]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[5]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[4]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[3]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[2]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_1_dff                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|full_dff                                    ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_0_dff                              ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[1]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[0]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[12]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[11]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[10]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[9]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[8]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[7]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[6]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[5]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[4]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[3]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[2]   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_1_dff                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|full_dff                                   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_0_dff                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[1]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[0]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13] ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[12] ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[11] ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[10] ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[9]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[8]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[7]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[6]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[5]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[4]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[3]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[2]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_1_dff                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|full_dff                                   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_0_dff                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[1]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[0]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13] ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[12] ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[11] ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[10] ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[9]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[8]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[7]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[6]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[5]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[4]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[3]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[2]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_1_dff                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|full_dff                                   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_0_dff                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[1]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[0]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13] ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[12] ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[11] ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[10] ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[9]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[8]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[7]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[6]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[5]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[4]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[3]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[2]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_1_dff                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|full_dff                                   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_0_dff                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[1]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[0]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13] ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[12] ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[11] ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[10] ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[9]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[8]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[7]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[6]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[5]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[4]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[3]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[2]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_1_dff                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|full_dff                                   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_0_dff                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[1]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[0]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13] ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[12] ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[11] ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[10] ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[9]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[8]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[7]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[6]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[5]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[4]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[3]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[2]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_1_dff                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|full_dff                                   ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_0_dff                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[1]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[0]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13] ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[12] ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[11] ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[10] ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[9]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[8]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[7]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[6]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[5]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[4]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[3]  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[2]  ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a12                                                            ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a13                                                            ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[13]                                       ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[12]                                       ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a10                                                            ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[10]                                       ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a11                                                            ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[11]                                       ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a8                                                             ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[8]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a9                                                             ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[9]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a6                                                             ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[6]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a7                                                             ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[7]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a4                                                             ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[4]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a5                                                             ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[5]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a2                                                             ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[2]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a3                                                             ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[3]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a0                                                             ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[0]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a1                                                             ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[1]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe13a[12]                                       ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe13a[13]                                       ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe13a[10]                                       ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe13a[11]                                       ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe13a[8]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe13a[9]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe13a[6]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe13a[7]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe13a[4]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe13a[5]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe13a[2]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe13a[3]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe13a[0]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe13a[1]                                        ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[13]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[3]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[4]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[5]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[6]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[7]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[8]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[9]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[10]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[11]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[12]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[0]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|rd_ptr_lsb                                  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[0]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[1]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[1]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[2]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[2]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[3]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[3]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[4]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[4]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[5]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[5]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[6]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[6]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[7]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[7]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[8]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[8]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[9]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[9]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[10]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[10]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[11]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[11]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[12]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[13]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[3]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[4]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[5]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[6]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[7]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[8]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[9]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[10]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[11]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[12]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[0]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|rd_ptr_lsb                                  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[0]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[1]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[1]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[2]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[2]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[3]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[3]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[4]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[4]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[5]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[5]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[6]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[6]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[7]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[7]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[8]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[8]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[9]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[9]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[10]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[10]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[11]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[11]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[12]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[13]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[3]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[4]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[5]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[6]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[7]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[8]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[9]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[10]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[11]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[12]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[0]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|rd_ptr_lsb                                  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[0]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[1]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[1]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[2]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[2]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[3]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[3]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[4]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[4]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[5]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[5]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[6]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[6]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[7]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[7]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[8]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[8]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[9]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[9]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[10]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[10]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[11]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[11]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[12]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[13]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[3]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[4]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[5]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[6]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[7]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[8]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[9]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[10]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[11]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[12]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[0]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|rd_ptr_lsb                                  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[0]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[1]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[1]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[2]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[2]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[3]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[3]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[4]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[4]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[5]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[5]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[6]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[6]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[7]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[7]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[8]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[8]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[9]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[9]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[10]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[10]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[11]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[11]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[12]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[13]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[3]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[4]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[5]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[6]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[7]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[8]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[9]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[10]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[11]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[12]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[0]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|rd_ptr_lsb                                 ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[0]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[1]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[1]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[2]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[2]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[3]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[3]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[4]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[4]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[5]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[5]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[6]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[6]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[7]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[7]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[8]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[8]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[9]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[9]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[10]                           ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[10]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[11]                           ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[11]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[12]                           ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[13]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[3]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[4]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[5]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[6]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[7]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[8]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[9]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[10]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[11]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[12]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[0]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|rd_ptr_lsb                                 ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[0]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[1]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[1]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[2]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[2]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[3]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[3]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[4]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[4]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[5]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[5]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[6]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[6]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[7]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[7]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[8]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[8]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[9]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[9]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[10]                           ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[10]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[11]                           ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[11]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[12]                           ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[13]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[3]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[4]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[5]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[6]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[7]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[8]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[9]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[10]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[11]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[12]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[0]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|rd_ptr_lsb                                  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[0]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[1]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[1]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[2]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[2]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[3]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[3]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[4]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[4]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[5]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[5]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[6]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[6]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[7]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[7]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[8]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[8]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[9]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[9]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[10]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[10]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[11]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[11]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[12]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[13]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[3]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[4]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[5]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[6]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[7]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[8]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[9]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[10]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[11]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[12]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[0]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|rd_ptr_lsb                                 ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[0]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[1]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[1]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[2]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[2]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[3]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[3]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[4]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[4]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[5]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[5]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[6]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[6]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[7]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[7]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[8]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[8]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[9]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[9]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[10]                           ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[10]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[11]                           ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[11]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[12]                           ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[13]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[3]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[4]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[5]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[6]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[7]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[8]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[9]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[10]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[11]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[12]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[0]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|rd_ptr_lsb                                  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[0]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[1]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[1]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[2]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[2]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[3]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[3]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[4]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[4]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[5]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[5]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[6]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[6]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[7]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[7]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[8]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[8]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[9]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[9]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[10]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[10]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[11]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[11]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[12]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[13]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[3]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[4]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[5]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[6]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[7]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[8]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[9]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[10]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[11]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[12]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[0]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|rd_ptr_lsb                                  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[0]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[1]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[1]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[2]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[2]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[3]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[3]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[4]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[4]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[5]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[5]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[6]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[6]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[7]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[7]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[8]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[8]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[9]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[9]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[10]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[10]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[11]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[11]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[12]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[13]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[3]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[4]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[5]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[6]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[7]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[8]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[9]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[10]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[11]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[12]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[0]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|rd_ptr_lsb                                  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[0]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[1]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[1]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[2]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[2]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[3]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[3]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[4]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[4]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[5]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[5]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[6]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[6]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[7]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[7]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[8]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[8]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[9]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[9]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[10]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[10]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[11]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[11]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[12]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[13]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[3]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[4]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[5]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[6]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[7]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[8]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[9]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[10]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[11]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[12]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[0]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|rd_ptr_lsb                                  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[0]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[1]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[1]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[2]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[2]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[3]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[3]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[4]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[4]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[5]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[5]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[6]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[6]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[7]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[7]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[8]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[8]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[9]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[9]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[10]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[10]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[11]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[11]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[12]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[13]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[3]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[4]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[5]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[6]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[7]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[8]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[9]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[10]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[11]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[12]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[0]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|rd_ptr_lsb                                 ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[0]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[1]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[1]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[2]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[2]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[3]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[3]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[4]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[4]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[5]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[5]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[6]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[6]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[7]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[7]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[8]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[8]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[9]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[9]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[10]                           ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[10]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[11]                           ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[11]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[12]                           ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[13]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[3]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[4]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[5]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[6]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[7]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[8]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[9]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[10]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[11]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[12]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[0]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|rd_ptr_lsb                                 ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[0]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[1]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[1]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[2]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[2]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[3]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[3]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[4]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[4]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[5]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[5]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[6]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[6]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[7]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[7]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[8]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[8]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[9]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[9]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[10]                           ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[10]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[11]                           ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[11]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[12]                           ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[13]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[3]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[4]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[5]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[6]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[7]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[8]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[9]          ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[10]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[11]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[12]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[0]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|rd_ptr_lsb                                  ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[0]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[1]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[1]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[2]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[2]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[3]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[3]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[4]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[4]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[5]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[5]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[6]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[6]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[7]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[7]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[8]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[8]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[9]                             ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[9]      ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[10]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[10]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[11]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[11]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[12]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[13]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[3]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[4]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[5]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[6]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[7]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[8]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[9]         ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[10]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[11]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[12]        ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[0]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|rd_ptr_lsb                                 ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[0]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[1]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[1]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[2]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[2]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[3]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[3]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[4]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[4]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[5]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[5]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[6]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[6]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[7]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[7]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[8]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[8]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[9]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[9]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[10]                           ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[10]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[11]                           ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[11]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[12]                           ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|parity6                                                                ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a12                                                            ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a13                                                            ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[13]                                       ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[12]                                       ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a10                                                            ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[10]                                       ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a11                                                            ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[11]                                       ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a8                                                             ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[8]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a9                                                             ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[9]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a6                                                             ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[6]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a7                                                             ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[7]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a4                                                             ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[4]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a5                                                             ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[5]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a2                                                             ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[2]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a3                                                             ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[3]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a0                                                             ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[0]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a1                                                             ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[1]                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|parity6                                                                ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|delayed_wrptr_g[13]                                                                                ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|delayed_wrptr_g[12]                                                                                ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|delayed_wrptr_g[11]                                                                                ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|delayed_wrptr_g[10]                                                                                ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|delayed_wrptr_g[9]                                                                                 ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|delayed_wrptr_g[8]                                                                                 ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|delayed_wrptr_g[7]                                                                                 ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|delayed_wrptr_g[6]                                                                                 ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|delayed_wrptr_g[5]                                                                                 ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|delayed_wrptr_g[4]                                                                                 ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|delayed_wrptr_g[3]                                                                                 ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|delayed_wrptr_g[2]                                                                                 ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|delayed_wrptr_g[1]                                                                                 ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|delayed_wrptr_g[0]                                                                                 ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|parity9                                                                ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|delayed_wrptr_g[12]                                                                                ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|delayed_wrptr_g[13]                                                                                ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|delayed_wrptr_g[10]                                                                                ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|delayed_wrptr_g[11]                                                                                ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|delayed_wrptr_g[8]                                                                                 ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|delayed_wrptr_g[9]                                                                                 ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|delayed_wrptr_g[6]                                                                                 ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|delayed_wrptr_g[7]                                                                                 ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|delayed_wrptr_g[4]                                                                                 ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|delayed_wrptr_g[5]                                                                                 ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|delayed_wrptr_g[2]                                                                                 ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|delayed_wrptr_g[3]                                                                                 ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|delayed_wrptr_g[0]                                                                                 ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|delayed_wrptr_g[1]                                                                                 ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[12]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[13]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[12]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[13]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[12]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[13]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[12]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[13]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[12]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[13]                           ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[12]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[13]                           ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[12]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[13]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[12]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[13]                           ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[12]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[13]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[12]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[13]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[12]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[13]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[12]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[13]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[12]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[13]                           ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[12]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[13]                           ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[12]     ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[13]                            ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb|counter_reg_bit[12]    ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[13]                           ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|sub_parity7a[3]                                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|sub_parity7a[2]                                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|sub_parity7a[1]                                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|sub_parity7a[0]                                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|parity9                                                                ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|sub_parity7a[3]                                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|sub_parity7a[2]                                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|sub_parity7a[1]                                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|sub_parity7a[0]                                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[3]                                                       ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[2]                                                       ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[1]                                                       ; 0                 ; 6       ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[0]                                                       ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[3]                                                       ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[2]                                                       ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[1]                                                       ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[0]                                                       ; 0                 ; 6       ;
; request[1]                                                                                                                                                                           ;                   ;         ;
;      - copy_from_spi_req_CS~0                                                                                                                                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|valid_wrreq~1                                                                                      ; 0                 ; 6       ;
;      - exe_start~0                                                                                                                                                                   ; 0                 ; 6       ;
;      - copy_to_spi_req_CS~2                                                                                                                                                          ; 0                 ; 6       ;
;      - set_clk_en_CS~0                                                                                                                                                               ; 0                 ; 6       ;
; request[2]                                                                                                                                                                           ;                   ;         ;
;      - copy_from_spi_req_CS~0                                                                                                                                                        ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|valid_wrreq~0                                                                                      ; 0                 ; 6       ;
;      - exe_start~0                                                                                                                                                                   ; 0                 ; 6       ;
;      - copy_to_spi_req_CS~1                                                                                                                                                          ; 0                 ; 6       ;
; request[0]                                                                                                                                                                           ;                   ;         ;
;      - fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|valid_rdreq~0                                                                                      ; 0                 ; 6       ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|valid_wrreq~1                                                                                      ; 0                 ; 6       ;
;      - copy_from_spi_req_CS~1                                                                                                                                                        ; 0                 ; 6       ;
;      - exe_start~0                                                                                                                                                                   ; 0                 ; 6       ;
;      - copy_to_spi_req_CS~0                                                                                                                                                          ; 0                 ; 6       ;
; MOSI                                                                                                                                                                                 ;                   ;         ;
;      - fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0                                                             ; 0                 ; 6       ;
; process_rqst                                                                                                                                                                         ;                   ;         ;
;      - copy_from_spi_req_CS~1                                                                                                                                                        ; 0                 ; 6       ;
;      - exe_start~0                                                                                                                                                                   ; 0                 ; 6       ;
;      - copy_to_spi_req_CS~1                                                                                                                                                          ; 0                 ; 6       ;
; SCK                                                                                                                                                                                  ;                   ;         ;
;      - SCK_CS                                                                                                                                                                        ; 0                 ; 6       ;
; io_capture_pins[3]                                                                                                                                                                   ;                   ;         ;
;      - fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0        ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1        ; 0                 ; 6       ;
; io_capture_pins[5]                                                                                                                                                                   ;                   ;         ;
;      - fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0        ; 1                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1        ; 1                 ; 6       ;
; io_capture_pins[1]                                                                                                                                                                   ;                   ;         ;
;      - fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0        ; 1                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1        ; 1                 ; 6       ;
; io_capture_pins[7]                                                                                                                                                                   ;                   ;         ;
;      - fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0        ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1        ; 0                 ; 6       ;
; io_capture_pins[10]                                                                                                                                                                  ;                   ;         ;
;      - fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0       ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1       ; 0                 ; 6       ;
; io_capture_pins[12]                                                                                                                                                                  ;                   ;         ;
;      - fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0       ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1       ; 0                 ; 6       ;
; io_capture_pins[8]                                                                                                                                                                   ;                   ;         ;
;      - fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0        ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1        ; 0                 ; 6       ;
; io_capture_pins[14]                                                                                                                                                                  ;                   ;         ;
;      - fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0       ; 1                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1       ; 1                 ; 6       ;
; io_capture_pins[2]                                                                                                                                                                   ;                   ;         ;
;      - fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0        ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1        ; 0                 ; 6       ;
; io_capture_pins[4]                                                                                                                                                                   ;                   ;         ;
;      - fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0        ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1        ; 0                 ; 6       ;
; io_capture_pins[0]                                                                                                                                                                   ;                   ;         ;
;      - fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0        ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1        ; 0                 ; 6       ;
; io_capture_pins[6]                                                                                                                                                                   ;                   ;         ;
;      - fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0        ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1        ; 0                 ; 6       ;
; io_capture_pins[11]                                                                                                                                                                  ;                   ;         ;
;      - fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0       ; 1                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1       ; 1                 ; 6       ;
; io_capture_pins[13]                                                                                                                                                                  ;                   ;         ;
;      - fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0       ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1       ; 0                 ; 6       ;
; io_capture_pins[9]                                                                                                                                                                   ;                   ;         ;
;      - fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0        ; 1                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1        ; 1                 ; 6       ;
; io_capture_pins[15]                                                                                                                                                                  ;                   ;         ;
;      - fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0       ; 0                 ; 6       ;
;      - fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1       ; 0                 ; 6       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                         ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Equal0~0                                                                                                                                                                                     ; LCCOMB_X52_Y14_N30 ; 2       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; SCK_CS                                                                                                                                                                                       ; LCCOMB_X52_Y14_N10 ; 138     ; Clock                      ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; Selector0~0                                                                                                                                                                                  ; LCCOMB_X36_Y12_N4  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; capture_fifo_rdreq[0]~0                                                                                                                                                                      ; LCCOMB_X27_Y11_N30 ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; capture_fifo_rdreq[10]~10                                                                                                                                                                    ; LCCOMB_X29_Y11_N10 ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; capture_fifo_rdreq[11]~11                                                                                                                                                                    ; LCCOMB_X30_Y14_N14 ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; capture_fifo_rdreq[12]~12                                                                                                                                                                    ; LCCOMB_X30_Y14_N26 ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; capture_fifo_rdreq[13]~13                                                                                                                                                                    ; LCCOMB_X30_Y14_N18 ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; capture_fifo_rdreq[14]~14                                                                                                                                                                    ; LCCOMB_X31_Y15_N26 ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; capture_fifo_rdreq[15]~15                                                                                                                                                                    ; LCCOMB_X30_Y14_N8  ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; capture_fifo_rdreq[1]~1                                                                                                                                                                      ; LCCOMB_X28_Y11_N8  ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; capture_fifo_rdreq[2]~2                                                                                                                                                                      ; LCCOMB_X29_Y12_N26 ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; capture_fifo_rdreq[3]~3                                                                                                                                                                      ; LCCOMB_X30_Y14_N30 ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; capture_fifo_rdreq[4]~4                                                                                                                                                                      ; LCCOMB_X30_Y14_N2  ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; capture_fifo_rdreq[5]~5                                                                                                                                                                      ; LCCOMB_X30_Y14_N12 ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; capture_fifo_rdreq[6]~6                                                                                                                                                                      ; LCCOMB_X31_Y13_N6  ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; capture_fifo_rdreq[7]~7                                                                                                                                                                      ; LCCOMB_X30_Y13_N28 ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; capture_fifo_rdreq[8]~8                                                                                                                                                                      ; LCCOMB_X32_Y12_N2  ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; capture_fifo_rdreq[9]~9                                                                                                                                                                      ; LCCOMB_X29_Y12_N0  ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; exe_start_flags[15]~1                                                                                                                                                                        ; LCCOMB_X30_Y12_N10 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|_~12                                                       ; LCCOMB_X26_Y11_N30 ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|_~13                                                       ; LCCOMB_X24_Y12_N30 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2|eq_node[0]      ; LCCOMB_X23_Y12_N28 ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2|eq_node[1]      ; LCCOMB_X23_Y13_N0  ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|valid_wreq                                                 ; LCCOMB_X26_Y11_N0  ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|_~12                                                      ; LCCOMB_X30_Y11_N30 ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|_~13                                                      ; LCCOMB_X24_Y15_N2  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2|eq_node[0]     ; LCCOMB_X21_Y15_N2  ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2|eq_node[1]     ; LCCOMB_X21_Y15_N8  ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|valid_wreq                                                ; LCCOMB_X30_Y11_N0  ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|_~12                                                      ; LCCOMB_X31_Y16_N30 ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|_~13                                                      ; LCCOMB_X34_Y18_N8  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2|eq_node[0]     ; LCCOMB_X32_Y18_N6  ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2|eq_node[1]     ; LCCOMB_X32_Y18_N18 ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|valid_wreq                                                ; LCCOMB_X31_Y16_N0  ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|_~12                                                      ; LCCOMB_X30_Y20_N30 ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|_~13                                                      ; LCCOMB_X31_Y20_N2  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2|eq_node[0]     ; LCCOMB_X34_Y20_N18 ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2|eq_node[1]     ; LCCOMB_X34_Y20_N28 ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|valid_wreq                                                ; LCCOMB_X30_Y20_N0  ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|_~12                                                      ; LCCOMB_X31_Y23_N30 ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|_~13                                                      ; LCCOMB_X34_Y30_N24 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2|eq_node[0]     ; LCCOMB_X32_Y30_N8  ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2|eq_node[1]     ; LCCOMB_X32_Y31_N8  ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|valid_wreq                                                ; LCCOMB_X31_Y23_N28 ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|_~12                                                      ; LCCOMB_X34_Y19_N2  ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|_~13                                                      ; LCCOMB_X31_Y22_N28 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2|eq_node[0]     ; LCCOMB_X34_Y22_N8  ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2|eq_node[1]     ; LCCOMB_X34_Y23_N0  ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|valid_wreq                                                ; LCCOMB_X34_Y19_N0  ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|_~12                                                      ; LCCOMB_X26_Y15_N30 ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|_~13                                                      ; LCCOMB_X31_Y14_N14 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2|eq_node[0]     ; LCCOMB_X32_Y15_N8  ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2|eq_node[1]     ; LCCOMB_X32_Y15_N2  ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|valid_wreq                                                ; LCCOMB_X26_Y15_N0  ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|_~12                                                       ; LCCOMB_X29_Y17_N2  ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|_~13                                                       ; LCCOMB_X24_Y24_N4  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2|eq_node[0]      ; LCCOMB_X21_Y24_N6  ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2|eq_node[1]      ; LCCOMB_X21_Y25_N8  ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|valid_wreq                                                 ; LCCOMB_X29_Y17_N0  ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|_~12                                                       ; LCCOMB_X29_Y16_N30 ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|_~13                                                       ; LCCOMB_X24_Y19_N4  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2|eq_node[0]      ; LCCOMB_X23_Y19_N18 ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2|eq_node[1]      ; LCCOMB_X23_Y18_N0  ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|valid_wreq                                                 ; LCCOMB_X29_Y16_N28 ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|_~12                                                       ; LCCOMB_X30_Y19_N2  ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|_~13                                                       ; LCCOMB_X31_Y24_N28 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2|eq_node[0]      ; LCCOMB_X32_Y24_N2  ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2|eq_node[1]      ; LCCOMB_X32_Y25_N0  ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|valid_wreq                                                 ; LCCOMB_X30_Y19_N0  ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|_~12                                                       ; LCCOMB_X34_Y15_N30 ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|_~13                                                       ; LCCOMB_X31_Y33_N0  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2|eq_node[0]      ; LCCOMB_X32_Y33_N16 ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2|eq_node[1]      ; LCCOMB_X34_Y32_N8  ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|valid_wreq                                                 ; LCCOMB_X34_Y15_N28 ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|_~12                                                       ; LCCOMB_X31_Y12_N30 ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|_~13                                                       ; LCCOMB_X31_Y11_N2  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2|eq_node[0]      ; LCCOMB_X32_Y9_N30  ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2|eq_node[1]      ; LCCOMB_X32_Y9_N28  ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|valid_wreq                                                 ; LCCOMB_X31_Y12_N28 ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|_~12                                                       ; LCCOMB_X31_Y21_N30 ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|_~13                                                       ; LCCOMB_X32_Y26_N30 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2|eq_node[0]      ; LCCOMB_X32_Y26_N24 ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2|eq_node[1]      ; LCCOMB_X32_Y27_N28 ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|valid_wreq                                                 ; LCCOMB_X31_Y21_N0  ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|_~12                                                       ; LCCOMB_X29_Y18_N30 ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|_~13                                                       ; LCCOMB_X24_Y21_N0  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2|eq_node[0]      ; LCCOMB_X23_Y21_N28 ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2|eq_node[1]      ; LCCOMB_X23_Y20_N4  ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|valid_wreq                                                 ; LCCOMB_X29_Y18_N28 ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|_~12                                                       ; LCCOMB_X34_Y12_N30 ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|_~13                                                       ; LCCOMB_X32_Y12_N26 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2|eq_node[0]      ; LCCOMB_X34_Y13_N20 ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2|eq_node[1]      ; LCCOMB_X35_Y12_N6  ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|valid_wreq                                                 ; LCCOMB_X34_Y12_N0  ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|_~12                                                       ; LCCOMB_X27_Y13_N2  ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|_~13                                                       ; LCCOMB_X24_Y14_N28 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2|eq_node[0]      ; LCCOMB_X23_Y17_N8  ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2|eq_node[1]      ; LCCOMB_X23_Y14_N26 ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|valid_wreq                                                 ; LCCOMB_X27_Y13_N0  ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|_~14                                                         ; LCCOMB_X34_Y5_N6   ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|_~15                                                         ; LCCOMB_X35_Y7_N2   ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:wren_decode_a|eq_node[0]  ; LCCOMB_X34_Y2_N30  ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:wren_decode_a|eq_node[1]  ; LCCOMB_X34_Y2_N0   ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|valid_rreq~0                                                 ; LCCOMB_X34_Y7_N24  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|valid_wreq                                                   ; LCCOMB_X35_Y7_N0   ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|_~14                                                        ; LCCOMB_X23_Y9_N22  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|_~15                                                        ; LCCOMB_X29_Y8_N22  ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:wren_decode_a|eq_node[0] ; LCCOMB_X21_Y8_N30  ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:wren_decode_a|eq_node[1] ; LCCOMB_X21_Y8_N28  ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|valid_rreq~0                                                ; LCCOMB_X30_Y15_N16 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|valid_wreq                                                  ; LCCOMB_X28_Y8_N0   ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|_~14                                                        ; LCCOMB_X24_Y11_N0  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|_~15                                                        ; LCCOMB_X25_Y9_N30  ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:wren_decode_a|eq_node[0] ; LCCOMB_X21_Y10_N6  ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:wren_decode_a|eq_node[1] ; LCCOMB_X21_Y10_N0  ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|valid_rreq~0                                                ; LCCOMB_X30_Y15_N30 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|valid_wreq                                                  ; LCCOMB_X24_Y9_N28  ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|_~14                                                        ; LCCOMB_X29_Y10_N2  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|_~15                                                        ; LCCOMB_X30_Y9_N24  ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:wren_decode_a|eq_node[0] ; LCCOMB_X32_Y6_N2   ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:wren_decode_a|eq_node[1] ; LCCOMB_X32_Y6_N0   ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|valid_rreq~0                                                ; LCCOMB_X30_Y10_N22 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|valid_wreq                                                  ; LCCOMB_X30_Y9_N16  ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|_~14                                                        ; LCCOMB_X24_Y28_N0  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|_~15                                                        ; LCCOMB_X29_Y14_N2  ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2|eq_node[0]       ; LCCOMB_X21_Y28_N30 ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:wren_decode_a|eq_node[1] ; LCCOMB_X21_Y28_N28 ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|valid_rreq~0                                                ; LCCOMB_X30_Y15_N4  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|valid_wreq                                                  ; LCCOMB_X29_Y14_N6  ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|_~15                                                        ; LCCOMB_X25_Y3_N6   ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|_~16                                                        ; LCCOMB_X25_Y2_N22  ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2|eq_node[0]       ; LCCOMB_X21_Y2_N30  ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2|eq_node[1]       ; LCCOMB_X21_Y2_N0   ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|valid_rreq~0                                                ; LCCOMB_X30_Y15_N6  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|valid_wreq                                                  ; LCCOMB_X24_Y2_N28  ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|_~14                                                        ; LCCOMB_X24_Y29_N0  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|_~15                                                        ; LCCOMB_X26_Y16_N18 ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2|eq_node[1]       ; LCCOMB_X23_Y30_N0  ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:wren_decode_a|eq_node[0] ; LCCOMB_X23_Y30_N30 ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|valid_rreq~0                                                ; LCCOMB_X30_Y15_N0  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|valid_wreq                                                  ; LCCOMB_X27_Y16_N0  ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|_~14                                                         ; LCCOMB_X27_Y19_N30 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|_~15                                                         ; LCCOMB_X29_Y13_N22 ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2|eq_node[0]        ; LCCOMB_X21_Y23_N6  ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:wren_decode_a|eq_node[1]  ; LCCOMB_X21_Y23_N16 ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|valid_rreq~0                                                 ; LCCOMB_X30_Y15_N24 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|valid_wreq                                                   ; LCCOMB_X28_Y13_N0  ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|_~15                                                         ; LCCOMB_X27_Y23_N2  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|_~16                                                         ; LCCOMB_X26_Y18_N30 ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2|eq_node[0]        ; LCCOMB_X23_Y26_N30 ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:wren_decode_a|eq_node[1]  ; LCCOMB_X23_Y26_N28 ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|valid_rreq~0                                                 ; LCCOMB_X30_Y15_N18 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|valid_wreq                                                   ; LCCOMB_X26_Y18_N28 ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|_~14                                                         ; LCCOMB_X32_Y4_N6   ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|_~15                                                         ; LCCOMB_X37_Y11_N30 ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:wren_decode_a|eq_node[0]  ; LCCOMB_X34_Y3_N30  ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:wren_decode_a|eq_node[1]  ; LCCOMB_X34_Y3_N0   ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|valid_rreq~0                                                 ; LCCOMB_X30_Y15_N12 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|valid_wreq                                                   ; LCCOMB_X37_Y11_N0  ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|_~15                                                         ; LCCOMB_X24_Y4_N26  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|_~16                                                         ; LCCOMB_X24_Y7_N10  ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2|eq_node[1]        ; LCCOMB_X21_Y3_N28  ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:wren_decode_a|eq_node[0]  ; LCCOMB_X21_Y3_N30  ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|valid_rreq~0                                                 ; LCCOMB_X23_Y4_N2   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|valid_wreq                                                   ; LCCOMB_X25_Y7_N0   ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|_~14                                                         ; LCCOMB_X31_Y17_N0  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|_~15                                                         ; LCCOMB_X37_Y16_N22 ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2|eq_node[0]        ; LCCOMB_X34_Y16_N30 ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:wren_decode_a|eq_node[1]  ; LCCOMB_X34_Y16_N28 ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|valid_rreq~0                                                 ; LCCOMB_X30_Y15_N10 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|valid_wreq                                                   ; LCCOMB_X36_Y16_N28 ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|_~15                                                         ; LCCOMB_X24_Y31_N28 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|_~16                                                         ; LCCOMB_X26_Y21_N6  ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2|eq_node[0]        ; LCCOMB_X23_Y32_N30 ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:wren_decode_a|eq_node[1]  ; LCCOMB_X23_Y32_N0  ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|valid_rreq~0                                                 ; LCCOMB_X30_Y15_N20 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|valid_wreq                                                   ; LCCOMB_X25_Y21_N0  ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|_~14                                                         ; LCCOMB_X21_Y7_N30  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|_~15                                                         ; LCCOMB_X36_Y11_N18 ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2|eq_node[0]        ; LCCOMB_X23_Y7_N30  ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2|eq_node[1]        ; LCCOMB_X23_Y7_N28  ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|valid_rreq~0                                                 ; LCCOMB_X30_Y15_N26 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|valid_wreq                                                   ; LCCOMB_X35_Y11_N0  ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|_~14                                                         ; LCCOMB_X27_Y5_N30  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|_~15                                                         ; LCCOMB_X29_Y6_N18  ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2|eq_node[0]        ; LCCOMB_X29_Y5_N30  ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2|eq_node[1]        ; LCCOMB_X29_Y5_N0   ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|valid_rreq~0                                                 ; LCCOMB_X29_Y6_N16  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|valid_wreq                                                   ; LCCOMB_X29_Y6_N14  ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|_~15                                                         ; LCCOMB_X34_Y25_N24 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|_~16                                                         ; LCCOMB_X29_Y15_N10 ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:wren_decode_a|eq_node[0]  ; LCCOMB_X32_Y29_N30 ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:wren_decode_a|eq_node[1]  ; LCCOMB_X32_Y29_N0  ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|valid_rreq~0                                                 ; LCCOMB_X29_Y15_N8  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|valid_wreq                                                   ; LCCOMB_X29_Y15_N26 ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|valid_rdreq~0                                                                                                     ; LCCOMB_X36_Y8_N30  ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|valid_wrreq~0                                                                                                     ; LCCOMB_X38_Y9_N4   ; 25      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|valid_rdreq~0                                                                                                     ; LCCOMB_X32_Y10_N24 ; 39      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|valid_wrreq~2                                                                                                     ; LCCOMB_X37_Y10_N10 ; 24      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; reset                                                                                                                                                                                        ; PIN_N14            ; 2271    ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; s_clk                                                                                                                                                                                        ; PIN_T9             ; 2263    ; Clock                      ; yes    ; Global Clock         ; GCLK19           ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                        ;
+--------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name   ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; SCK_CS ; LCCOMB_X52_Y14_N10 ; 138     ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; s_clk  ; PIN_T9             ; 2263    ; 338                                  ; Global Clock         ; GCLK19           ; --                        ;
+--------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------+
; Non-Global High Fan-Out Signals ;
+-------------+-------------------+
; Name        ; Fan-Out           ;
+-------------+-------------------+
; reset~input ; 2271              ;
+-------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                  ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; Single Clock ; 16384        ; 1            ; 16384        ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 16384 ; 16384                       ; 1                           ; 16384                       ; 1                           ; 16384               ; 2    ; None ; M9K_X22_Y13_N0, M9K_X22_Y12_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 16384        ; 1            ; 16384        ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 16384 ; 16384                       ; 1                           ; 16384                       ; 1                           ; 16384               ; 2    ; None ; M9K_X22_Y15_N0, M9K_X22_Y16_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 16384        ; 1            ; 16384        ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 16384 ; 16384                       ; 1                           ; 16384                       ; 1                           ; 16384               ; 2    ; None ; M9K_X33_Y19_N0, M9K_X33_Y18_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 16384        ; 1            ; 16384        ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 16384 ; 16384                       ; 1                           ; 16384                       ; 1                           ; 16384               ; 2    ; None ; M9K_X33_Y20_N0, M9K_X33_Y21_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 16384        ; 1            ; 16384        ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 16384 ; 16384                       ; 1                           ; 16384                       ; 1                           ; 16384               ; 2    ; None ; M9K_X33_Y31_N0, M9K_X33_Y30_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 16384        ; 1            ; 16384        ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 16384 ; 16384                       ; 1                           ; 16384                       ; 1                           ; 16384               ; 2    ; None ; M9K_X33_Y23_N0, M9K_X33_Y22_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 16384        ; 1            ; 16384        ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 16384 ; 16384                       ; 1                           ; 16384                       ; 1                           ; 16384               ; 2    ; None ; M9K_X33_Y15_N0, M9K_X33_Y14_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; Single Clock ; 16384        ; 1            ; 16384        ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 16384 ; 16384                       ; 1                           ; 16384                       ; 1                           ; 16384               ; 2    ; None ; M9K_X22_Y25_N0, M9K_X22_Y24_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; Single Clock ; 16384        ; 1            ; 16384        ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 16384 ; 16384                       ; 1                           ; 16384                       ; 1                           ; 16384               ; 2    ; None ; M9K_X22_Y18_N0, M9K_X22_Y19_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; Single Clock ; 16384        ; 1            ; 16384        ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 16384 ; 16384                       ; 1                           ; 16384                       ; 1                           ; 16384               ; 2    ; None ; M9K_X33_Y25_N0, M9K_X33_Y24_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; Single Clock ; 16384        ; 1            ; 16384        ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 16384 ; 16384                       ; 1                           ; 16384                       ; 1                           ; 16384               ; 2    ; None ; M9K_X33_Y32_N0, M9K_X33_Y33_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; Single Clock ; 16384        ; 1            ; 16384        ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 16384 ; 16384                       ; 1                           ; 16384                       ; 1                           ; 16384               ; 2    ; None ; M9K_X33_Y9_N0, M9K_X33_Y8_N0   ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; Single Clock ; 16384        ; 1            ; 16384        ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 16384 ; 16384                       ; 1                           ; 16384                       ; 1                           ; 16384               ; 2    ; None ; M9K_X33_Y27_N0, M9K_X33_Y26_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; Single Clock ; 16384        ; 1            ; 16384        ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 16384 ; 16384                       ; 1                           ; 16384                       ; 1                           ; 16384               ; 2    ; None ; M9K_X22_Y20_N0, M9K_X22_Y21_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; Single Clock ; 16384        ; 1            ; 16384        ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 16384 ; 16384                       ; 1                           ; 16384                       ; 1                           ; 16384               ; 2    ; None ; M9K_X33_Y12_N0, M9K_X33_Y13_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; Single Clock ; 16384        ; 1            ; 16384        ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 16384 ; 16384                       ; 1                           ; 16384                       ; 1                           ; 16384               ; 2    ; None ; M9K_X22_Y14_N0, M9K_X22_Y17_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; Single Clock ; 16384        ; 1            ; 16384        ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 16384 ; 16384                       ; 1                           ; 16384                       ; 1                           ; 16384               ; 2    ; None ; M9K_X33_Y2_N0, M9K_X33_Y1_N0   ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; Single Clock ; 16384        ; 1            ; 16384        ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 16384 ; 16384                       ; 1                           ; 16384                       ; 1                           ; 16384               ; 2    ; None ; M9K_X22_Y9_N0, M9K_X22_Y8_N0   ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; Single Clock ; 16384        ; 1            ; 16384        ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 16384 ; 16384                       ; 1                           ; 16384                       ; 1                           ; 16384               ; 2    ; None ; M9K_X22_Y11_N0, M9K_X22_Y10_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; Single Clock ; 16384        ; 1            ; 16384        ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 16384 ; 16384                       ; 1                           ; 16384                       ; 1                           ; 16384               ; 2    ; None ; M9K_X33_Y7_N0, M9K_X33_Y6_N0   ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; Single Clock ; 16384        ; 1            ; 16384        ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 16384 ; 16384                       ; 1                           ; 16384                       ; 1                           ; 16384               ; 2    ; None ; M9K_X22_Y29_N0, M9K_X22_Y28_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; Single Clock ; 16384        ; 1            ; 16384        ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 16384 ; 16384                       ; 1                           ; 16384                       ; 1                           ; 16384               ; 2    ; None ; M9K_X22_Y1_N0, M9K_X22_Y2_N0   ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; Single Clock ; 16384        ; 1            ; 16384        ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 16384 ; 16384                       ; 1                           ; 16384                       ; 1                           ; 16384               ; 2    ; None ; M9K_X22_Y31_N0, M9K_X22_Y30_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; Single Clock ; 16384        ; 1            ; 16384        ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 16384 ; 16384                       ; 1                           ; 16384                       ; 1                           ; 16384               ; 2    ; None ; M9K_X22_Y22_N0, M9K_X22_Y23_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; Single Clock ; 16384        ; 1            ; 16384        ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 16384 ; 16384                       ; 1                           ; 16384                       ; 1                           ; 16384               ; 2    ; None ; M9K_X22_Y26_N0, M9K_X22_Y27_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; Single Clock ; 16384        ; 1            ; 16384        ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 16384 ; 16384                       ; 1                           ; 16384                       ; 1                           ; 16384               ; 2    ; None ; M9K_X33_Y3_N0, M9K_X33_Y4_N0   ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; Single Clock ; 16384        ; 1            ; 16384        ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 16384 ; 16384                       ; 1                           ; 16384                       ; 1                           ; 16384               ; 2    ; None ; M9K_X22_Y4_N0, M9K_X22_Y3_N0   ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; Single Clock ; 16384        ; 1            ; 16384        ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 16384 ; 16384                       ; 1                           ; 16384                       ; 1                           ; 16384               ; 2    ; None ; M9K_X33_Y16_N0, M9K_X33_Y17_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; Single Clock ; 16384        ; 1            ; 16384        ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 16384 ; 16384                       ; 1                           ; 16384                       ; 1                           ; 16384               ; 2    ; None ; M9K_X22_Y32_N0, M9K_X22_Y33_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; Single Clock ; 16384        ; 1            ; 16384        ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 16384 ; 16384                       ; 1                           ; 16384                       ; 1                           ; 16384               ; 2    ; None ; M9K_X22_Y6_N0, M9K_X22_Y7_N0   ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; Single Clock ; 16384        ; 1            ; 16384        ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 16384 ; 16384                       ; 1                           ; 16384                       ; 1                           ; 16384               ; 2    ; None ; M9K_X22_Y5_N0, M9K_X33_Y5_N0   ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; Single Clock ; 16384        ; 1            ; 16384        ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 16384 ; 16384                       ; 1                           ; 16384                       ; 1                           ; 16384               ; 2    ; None ; M9K_X33_Y29_N0, M9K_X33_Y28_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ALTSYNCRAM                                                        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 8192         ; 1            ; 8192         ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 8192  ; 8192                        ; 1                           ; 8192                        ; 1                           ; 8192                ; 1    ; None ; M9K_X33_Y11_N0                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ALTSYNCRAM                                                        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 8192         ; 1            ; 8192         ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 8192  ; 8192                        ; 1                           ; 8192                        ; 1                           ; 8192                ; 1    ; None ; M9K_X33_Y10_N0                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 4,567 / 71,559 ( 6 % ) ;
; C16 interconnects     ; 111 / 2,597 ( 4 % )    ;
; C4 interconnects      ; 1,863 / 46,848 ( 4 % ) ;
; Direct links          ; 1,166 / 71,559 ( 2 % ) ;
; Global clocks         ; 2 / 20 ( 10 % )        ;
; Local interconnects   ; 2,032 / 24,624 ( 8 % ) ;
; R24 interconnects     ; 50 / 2,496 ( 2 % )     ;
; R4 interconnects      ; 2,489 / 62,424 ( 4 % ) ;
+-----------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.74) ; Number of LABs  (Total = 217) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 9                             ;
; 2                                           ; 9                             ;
; 3                                           ; 2                             ;
; 4                                           ; 2                             ;
; 5                                           ; 1                             ;
; 6                                           ; 1                             ;
; 7                                           ; 0                             ;
; 8                                           ; 2                             ;
; 9                                           ; 2                             ;
; 10                                          ; 1                             ;
; 11                                          ; 0                             ;
; 12                                          ; 2                             ;
; 13                                          ; 8                             ;
; 14                                          ; 27                            ;
; 15                                          ; 37                            ;
; 16                                          ; 114                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.33) ; Number of LABs  (Total = 217) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 200                           ;
; 1 Clock                            ; 198                           ;
; 1 Clock enable                     ; 100                           ;
; 2 Clock enables                    ; 1                             ;
; 2 Clocks                           ; 6                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 24.32) ; Number of LABs  (Total = 217) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 8                             ;
; 2                                            ; 5                             ;
; 3                                            ; 2                             ;
; 4                                            ; 4                             ;
; 5                                            ; 2                             ;
; 6                                            ; 1                             ;
; 7                                            ; 0                             ;
; 8                                            ; 0                             ;
; 9                                            ; 1                             ;
; 10                                           ; 1                             ;
; 11                                           ; 0                             ;
; 12                                           ; 0                             ;
; 13                                           ; 0                             ;
; 14                                           ; 3                             ;
; 15                                           ; 2                             ;
; 16                                           ; 0                             ;
; 17                                           ; 2                             ;
; 18                                           ; 12                            ;
; 19                                           ; 8                             ;
; 20                                           ; 10                            ;
; 21                                           ; 6                             ;
; 22                                           ; 3                             ;
; 23                                           ; 0                             ;
; 24                                           ; 1                             ;
; 25                                           ; 4                             ;
; 26                                           ; 7                             ;
; 27                                           ; 7                             ;
; 28                                           ; 12                            ;
; 29                                           ; 27                            ;
; 30                                           ; 54                            ;
; 31                                           ; 18                            ;
; 32                                           ; 17                            ;
+----------------------------------------------+-------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+--------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 10.47) ; Number of LABs  (Total = 217) ;
+--------------------------------------------------+-------------------------------+
; 0                                                ; 0                             ;
; 1                                                ; 10                            ;
; 2                                                ; 22                            ;
; 3                                                ; 14                            ;
; 4                                                ; 8                             ;
; 5                                                ; 4                             ;
; 6                                                ; 2                             ;
; 7                                                ; 3                             ;
; 8                                                ; 4                             ;
; 9                                                ; 7                             ;
; 10                                               ; 3                             ;
; 11                                               ; 1                             ;
; 12                                               ; 9                             ;
; 13                                               ; 40                            ;
; 14                                               ; 29                            ;
; 15                                               ; 56                            ;
; 16                                               ; 3                             ;
; 17                                               ; 2                             ;
+--------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 10.77) ; Number of LABs  (Total = 217) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 0                             ;
; 3                                            ; 25                            ;
; 4                                            ; 8                             ;
; 5                                            ; 61                            ;
; 6                                            ; 14                            ;
; 7                                            ; 11                            ;
; 8                                            ; 4                             ;
; 9                                            ; 4                             ;
; 10                                           ; 3                             ;
; 11                                           ; 4                             ;
; 12                                           ; 1                             ;
; 13                                           ; 2                             ;
; 14                                           ; 2                             ;
; 15                                           ; 0                             ;
; 16                                           ; 2                             ;
; 17                                           ; 6                             ;
; 18                                           ; 12                            ;
; 19                                           ; 22                            ;
; 20                                           ; 17                            ;
; 21                                           ; 8                             ;
; 22                                           ; 3                             ;
; 23                                           ; 2                             ;
; 24                                           ; 1                             ;
; 25                                           ; 0                             ;
; 26                                           ; 0                             ;
; 27                                           ; 1                             ;
; 28                                           ; 1                             ;
; 29                                           ; 2                             ;
; 30                                           ; 0                             ;
; 31                                           ; 0                             ;
; 32                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 53        ; 0            ; 53        ; 0            ; 0            ; 53        ; 53        ; 0            ; 53        ; 53        ; 0            ; 22           ; 0            ; 0            ; 33           ; 0            ; 22           ; 33           ; 0            ; 0            ; 0            ; 22           ; 0            ; 0            ; 0            ; 0            ; 0            ; 53        ; 0            ; 0            ;
; Total Unchecked     ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 0         ; 53           ; 0         ; 53           ; 53           ; 0         ; 0         ; 53           ; 0         ; 0         ; 53           ; 31           ; 53           ; 53           ; 20           ; 53           ; 31           ; 20           ; 53           ; 53           ; 53           ; 31           ; 53           ; 53           ; 53           ; 53           ; 53           ; 0         ; 53           ; 53           ;
; Total Fail          ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; MISO                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; io_source_pins[0]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; io_source_pins[1]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; io_source_pins[2]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; io_source_pins[3]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; io_source_pins[4]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; io_source_pins[5]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; io_source_pins[6]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; io_source_pins[7]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; io_source_pins[8]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; io_source_pins[9]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; io_source_pins[10]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; io_source_pins[11]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; io_source_pins[12]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; io_source_pins[13]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; io_source_pins[14]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; io_source_pins[15]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; req_done            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; state_indication[0] ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; state_indication[1] ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; s_clock_probe       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; c_clock_probe       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; s_clk               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; c_clk               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CS_addr[0]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CS_addr[1]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reset               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; request[1]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; request[2]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; request[0]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MOSI                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; process_rqst        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SCK                 ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; io_capture_pins[3]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; io_capture_pins[5]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; io_capture_pins[1]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; io_capture_pins[7]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; io_capture_pins[10] ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; io_capture_pins[12] ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; io_capture_pins[8]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; io_capture_pins[14] ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; io_capture_pins[2]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; io_capture_pins[4]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; io_capture_pins[0]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; io_capture_pins[6]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; io_capture_pins[11] ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; io_capture_pins[13] ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; io_capture_pins[9]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; io_capture_pins[15] ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; CS_addr[0],I/O  ; CS_addr[0]           ; 23.8              ;
; s_clk           ; s_clk                ; 18.0              ;
; I/O             ; s_clk                ; 3.4               ;
; I/O             ; CS_addr[0]           ; 1.8               ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                       ; Destination Register                                                                                                                                                                       ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; CS_addr[0]                                                                                                                                                            ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_we_reg                                                             ; 2.068             ;
; request[1]                                                                                                                                                            ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_we_reg                                                             ; 1.701             ;
; request[2]                                                                                                                                                            ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_we_reg                                                             ; 1.701             ;
; request[0]                                                                                                                                                            ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_we_reg                                                             ; 1.701             ;
; CS_addr[1]                                                                                                                                                            ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_we_reg                                                             ; 1.701             ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[4]                                ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_we_reg                                                             ; 1.335             ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[5]                                ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_we_reg                                                             ; 1.335             ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[2]                                ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_we_reg                                                             ; 1.335             ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[3]                                ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_we_reg                                                             ; 1.335             ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[0]                                ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_we_reg                                                             ; 1.335             ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[1]                                                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_we_reg                                                             ; 1.335             ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[5]                                                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_we_reg                                                             ; 1.335             ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[4]                                                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_we_reg                                                             ; 1.335             ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_we_reg                                                             ; 1.335             ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_we_reg                                                             ; 1.335             ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[12]                                                                                ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_we_reg                                                             ; 1.335             ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[13]                                                                                ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_we_reg                                                             ; 1.335             ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[13]                               ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_we_reg                                                             ; 1.335             ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[12]                               ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_we_reg                                                             ; 1.335             ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                                                ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_we_reg                                                             ; 1.335             ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[10]                               ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_we_reg                                                             ; 1.335             ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[11]                                                                                ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_we_reg                                                             ; 1.335             ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[11]                               ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_we_reg                                                             ; 1.335             ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[8]                                                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_we_reg                                                             ; 1.335             ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[8]                                ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_we_reg                                                             ; 1.335             ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[9]                                                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_we_reg                                                             ; 1.335             ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[9]                                ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_we_reg                                                             ; 1.335             ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[6]                                ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_we_reg                                                             ; 1.335             ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[7]                                                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_we_reg                                                             ; 1.335             ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[7]                                ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_we_reg                                                             ; 1.335             ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[6]                                                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_we_reg                                                             ; 1.335             ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[1]                                ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_we_reg                                                             ; 1.335             ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[0]                                                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_we_reg                                                             ; 1.335             ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[12]                               ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a2                                                                          ; 1.168             ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[13]                               ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a2                                                                          ; 1.168             ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[10]                               ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a2                                                                          ; 1.168             ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[11]                               ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a2                                                                          ; 1.168             ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[8]                                ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a2                                                                          ; 1.168             ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[9]                                ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a2                                                                          ; 1.168             ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[6]                                ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a2                                                                          ; 1.168             ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[7]                                ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a2                                                                          ; 1.168             ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[4]                                ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a2                                                                          ; 1.168             ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[5]                                ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a2                                                                          ; 1.168             ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[2]                                ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a2                                                                          ; 1.168             ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[3]                                ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a2                                                                          ; 1.168             ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[0]                                ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a2                                                                          ; 1.168             ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|rdptr_g[13]                                                                                ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a2                                                                          ; 1.168             ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|rdptr_g[12]                                                                                ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a2                                                                          ; 1.168             ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|rdptr_g[10]                                                                                ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a2                                                                          ; 1.168             ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|rdptr_g[11]                                                                                ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a2                                                                          ; 1.168             ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|rdptr_g[8]                                                                                 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a2                                                                          ; 1.168             ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|rdptr_g[9]                                                                                 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a2                                                                          ; 1.168             ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|rdptr_g[6]                                                                                 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a2                                                                          ; 1.168             ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|rdptr_g[7]                                                                                 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a2                                                                          ; 1.168             ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|rdptr_g[4]                                                                                 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a2                                                                          ; 1.168             ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|rdptr_g[5]                                                                                 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a2                                                                          ; 1.168             ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|rdptr_g[2]                                                                                 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a2                                                                          ; 1.168             ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|rdptr_g[3]                                                                                 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a2                                                                          ; 1.168             ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|rdptr_g[0]                                                                                 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a2                                                                          ; 1.168             ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|rdptr_g[1]                                                                                 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a2                                                                          ; 1.168             ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[1]                                ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a2                                                                          ; 1.168             ;
; process_rqst                                                                                                                                                          ; set_clk_en_CS                                                                                                                                                                              ; 0.829             ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|parity9                                                        ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a2                                                                          ; 0.796             ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a4                                                     ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a11                                                                         ; 0.633             ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a2                                                     ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a11                                                                         ; 0.633             ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a3                                                     ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a11                                                                         ; 0.633             ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a0                                                     ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a11                                                                         ; 0.633             ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a1                                                     ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a11                                                                         ; 0.633             ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a4                                                     ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a11                                                                         ; 0.602             ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a2                                                     ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a11                                                                         ; 0.602             ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a3                                                     ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a11                                                                         ; 0.602             ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a0                                                     ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a11                                                                         ; 0.602             ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a1                                                     ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a11                                                                         ; 0.602             ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|parity6                                                        ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a11                                                                         ; 0.602             ;
; fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]  ; fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0  ; 0.184             ;
; fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]  ; fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0  ; 0.184             ;
; fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]  ; fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0  ; 0.184             ;
; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[4] ; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0 ; 0.184             ;
; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1] ; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0 ; 0.184             ;
; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0] ; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0 ; 0.184             ;
; fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2] ; fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0 ; 0.184             ;
; fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1] ; fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0 ; 0.184             ;
; fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0] ; fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0 ; 0.184             ;
; fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[4]   ; fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0   ; 0.184             ;
; fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]   ; fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0   ; 0.184             ;
; fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]   ; fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0   ; 0.184             ;
; fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]   ; fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0   ; 0.184             ;
; fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]   ; fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0   ; 0.184             ;
; fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]   ; fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0   ; 0.184             ;
; fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[4]   ; fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0   ; 0.184             ;
; fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[3]   ; fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0   ; 0.184             ;
; fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]   ; fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0   ; 0.184             ;
; fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[4]   ; fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0   ; 0.184             ;
; fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[3]   ; fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0   ; 0.184             ;
; fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]   ; fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0   ; 0.184             ;
; fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]   ; fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0   ; 0.184             ;
; fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]   ; fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0   ; 0.184             ;
; fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]   ; fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0   ; 0.184             ;
; fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[4]    ; fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0    ; 0.184             ;
; fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]    ; fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0    ; 0.184             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device EP4CE22F17C6 for design "IO_driver"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C6 is compatible
    Info (176445): Device EP4CE6F17C6 is compatible
    Info (176445): Device EP4CE15F17C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_2jj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_2f9:dffpipe12|dffe13a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'IO_driver.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node s_clk~input (placed in PIN T9 (CLK12, DIFFCLK_7n)) File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v Line: 2
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node io_source_pins~1 File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v Line: 15
        Info (176357): Destination node io_source_pins~3 File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v Line: 15
        Info (176357): Destination node io_source_pins~5 File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v Line: 15
        Info (176357): Destination node io_source_pins~7 File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v Line: 15
        Info (176357): Destination node io_source_pins~9 File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v Line: 15
        Info (176357): Destination node io_source_pins~11 File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v Line: 15
        Info (176357): Destination node io_source_pins~13 File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v Line: 15
        Info (176357): Destination node io_source_pins~15 File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v Line: 15
        Info (176357): Destination node io_source_pins~17 File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v Line: 15
        Info (176357): Destination node io_source_pins~19 File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v Line: 15
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node SCK_CS  File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v Line: 45
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:03
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:02
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:09
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 3% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:07
Info (11888): Total time spent on timing analysis during the Fitter is 4.36 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:03
Info (144001): Generated suppressed messages file C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/output_files/IO_driver.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 5316 megabytes
    Info: Processing ended: Sun Jul 25 22:39:27 2021
    Info: Elapsed time: 00:00:31
    Info: Total CPU time (on all processors): 00:00:40


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/output_files/IO_driver.fit.smsg.


