{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701775407604 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701775407605 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  5 18:23:27 2023 " "Processing started: Tue Dec  5 18:23:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701775407605 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701775407605 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off XTEASistem-32Bit -c XTEASistem-32Bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off XTEASistem-32Bit -c XTEASistem-32Bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701775407605 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701775407946 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701775407947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xtea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xtea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XTEA-behavioral " "Found design unit 1: XTEA-behavioral" {  } { { "XTEA.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/XTEA.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701775415440 ""} { "Info" "ISGN_ENTITY_NAME" "1 XTEA " "Found entity 1: XTEA" {  } { { "XTEA.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/XTEA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701775415440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701775415440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_interpreter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_interpreter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_interpreter-arch " "Found design unit 1: uart_interpreter-arch" {  } { { "uart_interpreter.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/uart_interpreter.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701775415441 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_interpreter " "Found entity 1: uart_interpreter" {  } { { "uart_interpreter.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/uart_interpreter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701775415441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701775415441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAM-behavioral " "Found design unit 1: SRAM-behavioral" {  } { { "SRAM.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/SRAM.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701775415442 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRAM " "Found entity 1: SRAM" {  } { { "SRAM.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/SRAM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701775415442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701775415442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialsender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serialsender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SerialSender-behavioral " "Found design unit 1: SerialSender-behavioral" {  } { { "SerialSender.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/SerialSender.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701775415444 ""} { "Info" "ISGN_ENTITY_NAME" "1 SerialSender " "Found entity 1: SerialSender" {  } { { "SerialSender.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/SerialSender.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701775415444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701775415444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialreader.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serialreader.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SerialReader-behavioral " "Found design unit 1: SerialReader-behavioral" {  } { { "SerialReader.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/SerialReader.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701775415445 ""} { "Info" "ISGN_ENTITY_NAME" "1 SerialReader " "Found entity 1: SerialReader" {  } { { "SerialReader.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/SerialReader.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701775415445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701775415445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialblock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serialblock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SerialBlock-behavioral " "Found design unit 1: SerialBlock-behavioral" {  } { { "SerialBlock.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/SerialBlock.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701775415447 ""} { "Info" "ISGN_ENTITY_NAME" "1 SerialBlock " "Found entity 1: SerialBlock" {  } { { "SerialBlock.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/SerialBlock.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701775415447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701775415447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerbank64bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerbank64bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterBank64Bit-behavioral " "Found design unit 1: RegisterBank64Bit-behavioral" {  } { { "RegisterBank64Bit.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/RegisterBank64Bit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701775415448 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterBank64Bit " "Found entity 1: RegisterBank64Bit" {  } { { "RegisterBank64Bit.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/RegisterBank64Bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701775415448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701775415448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg-behavioral " "Found design unit 1: Reg-behavioral" {  } { { "Register.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/Register.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701775415449 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Found entity 1: Reg" {  } { { "Register.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/Register.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701775415449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701775415449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulsegenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pulsegenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PulseGenerator-behavioral " "Found design unit 1: PulseGenerator-behavioral" {  } { { "PulseGenerator.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/PulseGenerator.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701775415450 ""} { "Info" "ISGN_ENTITY_NAME" "1 PulseGenerator " "Found entity 1: PulseGenerator" {  } { { "PulseGenerator.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/PulseGenerator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701775415450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701775415450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX8Data-behavioral " "Found design unit 1: MUX8Data-behavioral" {  } { { "MUX8Data.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MUX8Data.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701775415451 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX8Data " "Found entity 1: MUX8Data" {  } { { "MUX8Data.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MUX8Data.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701775415451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701775415451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX4Data-behavioral " "Found design unit 1: MUX4Data-behavioral" {  } { { "MUX4Data.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MUX4Data.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701775415452 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX4Data " "Found entity 1: MUX4Data" {  } { { "MUX4Data.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MUX4Data.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701775415452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701775415452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2Data-behavioral " "Found design unit 1: MUX2Data-behavioral" {  } { { "MUX2Data.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MUX2Data.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701775415453 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2Data " "Found entity 1: MUX2Data" {  } { { "MUX2Data.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MUX2Data.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701775415453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701775415453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX1Bit-behavioral " "Found design unit 1: MUX1Bit-behavioral" {  } { { "MUX1Bit.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MUX1Bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701775415455 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX1Bit " "Found entity 1: MUX1Bit" {  } { { "MUX1Bit.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MUX1Bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701775415455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701775415455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux16data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX16Data-behavioral " "Found design unit 1: MUX16Data-behavioral" {  } { { "MUX16Data.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MUX16Data.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701775415456 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX16Data " "Found entity 1: MUX16Data" {  } { { "MUX16Data.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MUX16Data.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701775415456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701775415456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoryblock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoryblock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoryBlock-behavioral " "Found design unit 1: MemoryBlock-behavioral" {  } { { "MemoryBlock.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701775415457 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemoryBlock " "Found entity 1: MemoryBlock" {  } { { "MemoryBlock.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701775415457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701775415457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex2ascii.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex2ascii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex2ascii-arc " "Found design unit 1: hex2ascii-arc" {  } { { "hex2ascii.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/hex2ascii.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701775415458 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex2ascii " "Found entity 1: hex2ascii" {  } { { "hex2ascii.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/hex2ascii.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701775415458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701775415458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dummytoplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dummytoplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DummyTopLevel-behavioral " "Found design unit 1: DummyTopLevel-behavioral" {  } { { "DummyTopLevel.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701775415460 ""} { "Info" "ISGN_ENTITY_NAME" "1 DummyTopLevel " "Found entity 1: DummyTopLevel" {  } { { "DummyTopLevel.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701775415460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701775415460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux4data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux4data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEMUX4Data-behavioral " "Found design unit 1: DEMUX4Data-behavioral" {  } { { "DEMUX4Data.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX4Data.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701775415461 ""} { "Info" "ISGN_ENTITY_NAME" "1 DEMUX4Data " "Found entity 1: DEMUX4Data" {  } { { "DEMUX4Data.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX4Data.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701775415461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701775415461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux2data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux2data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEMUX2Data-behavioral " "Found design unit 1: DEMUX2Data-behavioral" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701775415462 ""} { "Info" "ISGN_ENTITY_NAME" "1 DEMUX2Data " "Found entity 1: DEMUX2Data" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701775415462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701775415462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom64bitshifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file custom64bitshifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Custom64BitShifter-behavioral " "Found design unit 1: Custom64BitShifter-behavioral" {  } { { "Custom64BitShifter.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/Custom64BitShifter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701775415463 ""} { "Info" "ISGN_ENTITY_NAME" "1 Custom64BitShifter " "Found entity 1: Custom64BitShifter" {  } { { "Custom64BitShifter.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/Custom64BitShifter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701775415463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701775415463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controller-behavioral " "Found design unit 1: Controller-behavioral" {  } { { "Controller.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/Controller.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701775415465 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/Controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701775415465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701775415465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockDiv-behavioral " "Found design unit 1: ClockDiv-behavioral" {  } { { "ClockDiv.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/ClockDiv.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701775415466 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockDiv " "Found entity 1: ClockDiv" {  } { { "ClockDiv.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/ClockDiv.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701775415466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701775415466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockCounter-behavioral " "Found design unit 1: ClockCounter-behavioral" {  } { { "ClockCounter.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/ClockCounter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701775415467 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockCounter " "Found entity 1: ClockCounter" {  } { { "ClockCounter.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/ClockCounter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701775415467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701775415467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ascii2hex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ascii2hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ascii2hex-arc " "Found design unit 1: ascii2hex-arc" {  } { { "ascii2hex.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/ascii2hex.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701775415468 ""} { "Info" "ISGN_ENTITY_NAME" "1 ascii2hex " "Found entity 1: ascii2hex" {  } { { "ascii2hex.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/ascii2hex.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701775415468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701775415468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addresscounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addresscounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddressCounter-behavioral " "Found design unit 1: AddressCounter-behavioral" {  } { { "AddressCounter.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/AddressCounter.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701775415469 ""} { "Info" "ISGN_ENTITY_NAME" "1 AddressCounter " "Found entity 1: AddressCounter" {  } { { "AddressCounter.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/AddressCounter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701775415469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701775415469 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DummyTopLevel " "Elaborating entity \"DummyTopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701775415518 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "error_busy DummyTopLevel.vhd(289) " "Verilog HDL or VHDL warning at DummyTopLevel.vhd(289): object \"error_busy\" assigned a value but never read" {  } { { "DummyTopLevel.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 289 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701775415522 "|DummyTopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "convert_signal DummyTopLevel.vhd(547) " "VHDL Process Statement warning at DummyTopLevel.vhd(547): signal \"convert_signal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DummyTopLevel.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 547 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701775415522 "|DummyTopLevel"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "leds\[3..1\] DummyTopLevel.vhd(14) " "Using initial value X (don't care) for net \"leds\[3..1\]\" at DummyTopLevel.vhd(14)" {  } { { "DummyTopLevel.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 14 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701775415523 "|DummyTopLevel"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "rom_text0\[0\] DummyTopLevel.vhd(285) " "Using initial value X (don't care) for net \"rom_text0\[0\]\" at DummyTopLevel.vhd(285)" {  } { { "DummyTopLevel.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 285 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701775415523 "|DummyTopLevel"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "rom_text0\[6..7\] DummyTopLevel.vhd(285) " "Using initial value X (don't care) for net \"rom_text0\[6..7\]\" at DummyTopLevel.vhd(285)" {  } { { "DummyTopLevel.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 285 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701775415523 "|DummyTopLevel"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "rom_text1\[0\] DummyTopLevel.vhd(285) " "Using initial value X (don't care) for net \"rom_text1\[0\]\" at DummyTopLevel.vhd(285)" {  } { { "DummyTopLevel.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 285 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701775415523 "|DummyTopLevel"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "rom_text2\[0\] DummyTopLevel.vhd(285) " "Using initial value X (don't care) for net \"rom_text2\[0\]\" at DummyTopLevel.vhd(285)" {  } { { "DummyTopLevel.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 285 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701775415523 "|DummyTopLevel"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "rom_text2\[6..7\] DummyTopLevel.vhd(285) " "Using initial value X (don't care) for net \"rom_text2\[6..7\]\" at DummyTopLevel.vhd(285)" {  } { { "DummyTopLevel.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 285 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701775415523 "|DummyTopLevel"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "rom_text3\[0\] DummyTopLevel.vhd(285) " "Using initial value X (don't care) for net \"rom_text3\[0\]\" at DummyTopLevel.vhd(285)" {  } { { "DummyTopLevel.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 285 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701775415523 "|DummyTopLevel"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "rom_text3\[6..7\] DummyTopLevel.vhd(285) " "Using initial value X (don't care) for net \"rom_text3\[6..7\]\" at DummyTopLevel.vhd(285)" {  } { { "DummyTopLevel.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 285 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701775415523 "|DummyTopLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SerialBlock SerialBlock:serialblock_inst " "Elaborating entity \"SerialBlock\" for hierarchy \"SerialBlock:serialblock_inst\"" {  } { { "DummyTopLevel.vhd" "serialblock_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415524 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reader_data_checkout SerialBlock.vhd(102) " "Verilog HDL or VHDL warning at SerialBlock.vhd(102): object \"reader_data_checkout\" assigned a value but never read" {  } { { "SerialBlock.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/SerialBlock.vhd" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701775415526 "|DummyTopLevel|SerialBlock:serialblock_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SerialReader SerialBlock:serialblock_inst\|SerialReader:serialreader_inst " "Elaborating entity \"SerialReader\" for hierarchy \"SerialBlock:serialblock_inst\|SerialReader:serialreader_inst\"" {  } { { "SerialBlock.vhd" "serialreader_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/SerialBlock.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415527 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nreset SerialReader.vhd(152) " "VHDL Process Statement warning at SerialReader.vhd(152): signal \"nreset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SerialReader.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/SerialReader.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701775415529 "|DummyTopLevel|SerialBlock:serialblock_inst|SerialReader:serialreader_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Custom64BitShifter SerialBlock:serialblock_inst\|SerialReader:serialreader_inst\|Custom64BitShifter:shifter_8bit " "Elaborating entity \"Custom64BitShifter\" for hierarchy \"SerialBlock:serialblock_inst\|SerialReader:serialreader_inst\|Custom64BitShifter:shifter_8bit\"" {  } { { "SerialReader.vhd" "shifter_8bit" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/SerialReader.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415529 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shift_remaining Custom64BitShifter.vhd(26) " "Verilog HDL or VHDL warning at Custom64BitShifter.vhd(26): object \"shift_remaining\" assigned a value but never read" {  } { { "Custom64BitShifter.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/Custom64BitShifter.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701775415531 "|DummyTopLevel|SerialBlock:serialblock_inst|SerialReader:serialreader_inst|Custom64BitShifter:shifter_8bit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shift_counter Custom64BitShifter.vhd(28) " "VHDL Process Statement warning at Custom64BitShifter.vhd(28): signal \"shift_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Custom64BitShifter.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/Custom64BitShifter.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701775415531 "|DummyTopLevel|SerialBlock:serialblock_inst|SerialReader:serialreader_inst|Custom64BitShifter:shifter_8bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Custom64BitShifter SerialBlock:serialblock_inst\|SerialReader:serialreader_inst\|Custom64BitShifter:shifter_4bit " "Elaborating entity \"Custom64BitShifter\" for hierarchy \"SerialBlock:serialblock_inst\|SerialReader:serialreader_inst\|Custom64BitShifter:shifter_4bit\"" {  } { { "SerialReader.vhd" "shifter_4bit" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/SerialReader.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415532 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clear Register.vhd(23) " "VHDL Process Statement warning at Register.vhd(23): signal \"clear\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/Register.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701775415533 "|DummyTopLevel|SerialBlock:serialblock_inst|SerialReader:serialreader_inst|Reg:regout"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg SerialBlock:serialblock_inst\|SerialReader:serialreader_inst\|Reg:regout " "Elaborating entity \"Reg\" for hierarchy \"SerialBlock:serialblock_inst\|SerialReader:serialreader_inst\|Reg:regout\"" {  } { { "SerialReader.vhd" "regout" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/SerialReader.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2Data SerialBlock:serialblock_inst\|SerialReader:serialreader_inst\|MUX2Data:dataout_mux " "Elaborating entity \"MUX2Data\" for hierarchy \"SerialBlock:serialblock_inst\|SerialReader:serialreader_inst\|MUX2Data:dataout_mux\"" {  } { { "SerialReader.vhd" "dataout_mux" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/SerialReader.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ascii2hex SerialBlock:serialblock_inst\|SerialReader:serialreader_inst\|ascii2hex:asciitohex " "Elaborating entity \"ascii2hex\" for hierarchy \"SerialBlock:serialblock_inst\|SerialReader:serialreader_inst\|ascii2hex:asciitohex\"" {  } { { "SerialReader.vhd" "asciitohex" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/SerialReader.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PulseGenerator SerialBlock:serialblock_inst\|SerialReader:serialreader_inst\|PulseGenerator:regout_pulse " "Elaborating entity \"PulseGenerator\" for hierarchy \"SerialBlock:serialblock_inst\|SerialReader:serialreader_inst\|PulseGenerator:regout_pulse\"" {  } { { "SerialReader.vhd" "regout_pulse" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/SerialReader.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415537 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nreset PulseGenerator.vhd(31) " "VHDL Process Statement warning at PulseGenerator.vhd(31): signal \"nreset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PulseGenerator.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/PulseGenerator.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701775415538 "|DummyTopLevel|SerialBlock:serialblock_inst|SerialReader:serialreader_inst|PulseGenerator:regout_pulse"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PulseGenerator SerialBlock:serialblock_inst\|SerialReader:serialreader_inst\|PulseGenerator:checkout_pulse " "Elaborating entity \"PulseGenerator\" for hierarchy \"SerialBlock:serialblock_inst\|SerialReader:serialreader_inst\|PulseGenerator:checkout_pulse\"" {  } { { "SerialReader.vhd" "checkout_pulse" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/SerialReader.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415539 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nreset PulseGenerator.vhd(31) " "VHDL Process Statement warning at PulseGenerator.vhd(31): signal \"nreset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PulseGenerator.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/PulseGenerator.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701775415539 "|DummyTopLevel|SerialBlock:serialblock_inst|SerialReader:serialreader_inst|PulseGenerator:checkout_pulse"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SerialSender SerialBlock:serialblock_inst\|SerialSender:serialsender_inst " "Elaborating entity \"SerialSender\" for hierarchy \"SerialBlock:serialblock_inst\|SerialSender:serialsender_inst\"" {  } { { "SerialBlock.vhd" "serialsender_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/SerialBlock.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415540 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nreset PulseGenerator.vhd(31) " "VHDL Process Statement warning at PulseGenerator.vhd(31): signal \"nreset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PulseGenerator.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/PulseGenerator.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701775415541 "|DummyTopLevel|SerialBlock:serialblock_inst|SerialReader:serialreader_inst|PulseGenerator:regout_pulse"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_interpreter SerialBlock:serialblock_inst\|uart_interpreter:uart_interpreter_inst " "Elaborating entity \"uart_interpreter\" for hierarchy \"SerialBlock:serialblock_inst\|uart_interpreter:uart_interpreter_inst\"" {  } { { "SerialBlock.vhd" "uart_interpreter_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/SerialBlock.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415542 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count_bit_rx uart_interpreter.vhd(28) " "Verilog HDL or VHDL warning at uart_interpreter.vhd(28): object \"count_bit_rx\" assigned a value but never read" {  } { { "uart_interpreter.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/uart_interpreter.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701775415544 "|DummyTopLevel|SerialBlock:serialblock_inst|uart_interpreter:uart_interpreter_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count_bit_tx uart_interpreter.vhd(29) " "Verilog HDL or VHDL warning at uart_interpreter.vhd(29): object \"count_bit_tx\" assigned a value but never read" {  } { { "uart_interpreter.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/uart_interpreter.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701775415544 "|DummyTopLevel|SerialBlock:serialblock_inst|uart_interpreter:uart_interpreter_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nreset uart_interpreter.vhd(43) " "VHDL Process Statement warning at uart_interpreter.vhd(43): signal \"nreset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_interpreter.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/uart_interpreter.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701775415544 "|DummyTopLevel|SerialBlock:serialblock_inst|uart_interpreter:uart_interpreter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PulseGenerator SerialBlock:serialblock_inst\|PulseGenerator:pulsegenerator_inst " "Elaborating entity \"PulseGenerator\" for hierarchy \"SerialBlock:serialblock_inst\|PulseGenerator:pulsegenerator_inst\"" {  } { { "SerialBlock.vhd" "pulsegenerator_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/SerialBlock.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415545 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nreset PulseGenerator.vhd(31) " "VHDL Process Statement warning at PulseGenerator.vhd(31): signal \"nreset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PulseGenerator.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/PulseGenerator.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701775415546 "|DummyTopLevel|SerialBlock:serialblock_inst|PulseGenerator:pulsegenerator_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XTEA XTEA:xteablock_inst " "Elaborating entity \"XTEA\" for hierarchy \"XTEA:xteablock_inst\"" {  } { { "DummyTopLevel.vhd" "xteablock_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryBlock MemoryBlock:memoryblock_inst " "Elaborating entity \"MemoryBlock\" for hierarchy \"MemoryBlock:memoryblock_inst\"" {  } { { "DummyTopLevel.vhd" "memoryblock_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX8Data MemoryBlock:memoryblock_inst\|MUX8Data:mux1 " "Elaborating entity \"MUX8Data\" for hierarchy \"MemoryBlock:memoryblock_inst\|MUX8Data:mux1\"" {  } { { "MUX16Data.vhd" "mux1" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MUX16Data.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415549 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clear Register.vhd(23) " "VHDL Process Statement warning at Register.vhd(23): signal \"clear\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/Register.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701775415549 "|DummyTopLevel|Reg:maxadd_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2Data MemoryBlock:memoryblock_inst\|MUX2Data:mux3 " "Elaborating entity \"MUX2Data\" for hierarchy \"MemoryBlock:memoryblock_inst\|MUX2Data:mux3\"" {  } { { "MUX16Data.vhd" "mux3" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MUX16Data.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockCounter ClockCounter:clockcounter_inst " "Elaborating entity \"ClockCounter\" for hierarchy \"ClockCounter:clockcounter_inst\"" {  } { { "DummyTopLevel.vhd" "clockcounter_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415551 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nreset ClockCounter.vhd(32) " "VHDL Process Statement warning at ClockCounter.vhd(32): signal \"nreset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ClockCounter.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/ClockCounter.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701775415551 "|DummyTopLevel|ClockCounter:clockcounter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PulseGenerator PulseGenerator:senderpulse_inst " "Elaborating entity \"PulseGenerator\" for hierarchy \"PulseGenerator:senderpulse_inst\"" {  } { { "DummyTopLevel.vhd" "senderpulse_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415552 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nreset PulseGenerator.vhd(31) " "VHDL Process Statement warning at PulseGenerator.vhd(31): signal \"nreset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PulseGenerator.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/PulseGenerator.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701775415552 "|DummyTopLevel|SerialBlock:serialblock_inst|SerialReader:serialreader_inst|PulseGenerator:checkout_pulse"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddressCounter AddressCounter:addresscounter_inst " "Elaborating entity \"AddressCounter\" for hierarchy \"AddressCounter:addresscounter_inst\"" {  } { { "DummyTopLevel.vhd" "addresscounter_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4Data AddressCounter:addresscounter_inst\|MUX4Data:row_enable_mux " "Elaborating entity \"MUX4Data\" for hierarchy \"AddressCounter:addresscounter_inst\|MUX4Data:row_enable_mux\"" {  } { { "MemoryBlock.vhd" "row_enable_mux" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4Data AddressCounter:addresscounter_inst\|MUX4Data:row_enable_mux\|MUX4Data:mux1 " "Elaborating entity \"MUX4Data\" for hierarchy \"AddressCounter:addresscounter_inst\|MUX4Data:row_enable_mux\|MUX4Data:mux1\"" {  } { { "MUX8Data.vhd" "mux1" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MUX8Data.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rd81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rd81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rd81 " "Found entity 1: altsyncram_rd81" {  } { { "db/altsyncram_rd81.tdf" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/db/altsyncram_rd81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701775415619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701775415619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rd81 AddressCounter:addresscounter_inst\|MUX4Data:row_enable_mux\|MUX4Data:mux1\|altsyncram_rd81:auto_generated " "Elaborating entity \"altsyncram_rd81\" for hierarchy \"AddressCounter:addresscounter_inst\|MUX4Data:row_enable_mux\|MUX4Data:mux1\|altsyncram_rd81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415619 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "internal_error Controller.vhd(78) " "VHDL Signal Declaration warning at Controller.vhd(78): used explicit default value for signal \"internal_error\" because signal was never assigned a value" {  } { { "Controller.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/Controller.vhd" 78 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1701775415625 "|DummyTopLevel|Controller:controller_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nreset Controller.vhd(95) " "VHDL Process Statement warning at Controller.vhd(95): signal \"nreset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/Controller.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701775415626 "|DummyTopLevel|Controller:controller_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable Controller.vhd(108) " "VHDL Process Statement warning at Controller.vhd(108): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/Controller.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701775415626 "|DummyTopLevel|Controller:controller_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4Data AddressCounter:addresscounter_inst\|MUX4Data:lmemory_read_mux " "Elaborating entity \"MUX4Data\" for hierarchy \"AddressCounter:addresscounter_inst\|MUX4Data:lmemory_read_mux\"" {  } { { "MemoryBlock.vhd" "lmemory_read_mux" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM AddressCounter:addresscounter_inst\|SRAM:sram00_inst " "Elaborating entity \"SRAM\" for hierarchy \"AddressCounter:addresscounter_inst\|SRAM:sram00_inst\"" {  } { { "MemoryBlock.vhd" "sram00_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415630 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nreset PulseGenerator.vhd(31) " "VHDL Process Statement warning at PulseGenerator.vhd(31): signal \"nreset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PulseGenerator.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/PulseGenerator.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701775415631 "|DummyTopLevel|SerialBlock:serialblock_inst|PulseGenerator:pulsegenerator_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEMUX2Data DEMUX2Data:dataread_demux_inst " "Elaborating entity \"DEMUX2Data\" for hierarchy \"DEMUX2Data:dataread_demux_inst\"" {  } { { "DummyTopLevel.vhd" "dataread_demux_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2Data DEMUX2Data:dataread_demux_inst\|MUX2Data:mux1 " "Elaborating entity \"MUX2Data\" for hierarchy \"DEMUX2Data:dataread_demux_inst\|MUX2Data:mux1\"" {  } { { "MUX4Data.vhd" "mux1" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MUX4Data.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415637 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count_bit_rx uart_interpreter.vhd(28) " "Verilog HDL or VHDL warning at uart_interpreter.vhd(28): object \"count_bit_rx\" assigned a value but never read" {  } { { "uart_interpreter.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/uart_interpreter.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701775415639 "|DummyTopLevel|SerialBlock:serialblock_inst|uart_interpreter:uart_interpreter_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count_bit_tx uart_interpreter.vhd(29) " "Verilog HDL or VHDL warning at uart_interpreter.vhd(29): object \"count_bit_tx\" assigned a value but never read" {  } { { "uart_interpreter.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/uart_interpreter.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701775415639 "|DummyTopLevel|SerialBlock:serialblock_inst|uart_interpreter:uart_interpreter_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nreset uart_interpreter.vhd(43) " "VHDL Process Statement warning at uart_interpreter.vhd(43): signal \"nreset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_interpreter.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/uart_interpreter.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701775415639 "|DummyTopLevel|SerialBlock:serialblock_inst|uart_interpreter:uart_interpreter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEMUX4Data DEMUX4Data:dataxtea_demux_inst " "Elaborating entity \"DEMUX4Data\" for hierarchy \"DEMUX4Data:dataxtea_demux_inst\"" {  } { { "DummyTopLevel.vhd" "dataxtea_demux_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg Reg:maxadd_reg " "Elaborating entity \"Reg\" for hierarchy \"Reg:maxadd_reg\"" {  } { { "DummyTopLevel.vhd" "maxadd_reg" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415644 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clear Register.vhd(23) " "VHDL Process Statement warning at Register.vhd(23): signal \"clear\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/Register.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701775415645 "|DummyTopLevel|Reg:maxadd_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4Data MUX4Data:datatext_mux_inst " "Elaborating entity \"MUX4Data\" for hierarchy \"MUX4Data:datatext_mux_inst\"" {  } { { "DummyTopLevel.vhd" "datatext_mux_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:controller_inst " "Elaborating entity \"Controller\" for hierarchy \"Controller:controller_inst\"" {  } { { "DummyTopLevel.vhd" "controller_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415648 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "internal_error Controller.vhd(78) " "VHDL Signal Declaration warning at Controller.vhd(78): used explicit default value for signal \"internal_error\" because signal was never assigned a value" {  } { { "Controller.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/Controller.vhd" 78 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1701775415650 "|DummyTopLevel|Controller:controller_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nreset Controller.vhd(95) " "VHDL Process Statement warning at Controller.vhd(95): signal \"nreset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/Controller.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701775415650 "|DummyTopLevel|Controller:controller_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable Controller.vhd(108) " "VHDL Process Statement warning at Controller.vhd(108): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/Controller.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701775415650 "|DummyTopLevel|Controller:controller_inst"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_in1 datatext_mux_inst " "Port \"data_in1\" does not exist in macrofunction \"datatext_mux_inst\"" {  } { { "DummyTopLevel.vhd" "datatext_mux_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 497 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415751 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_in2 datatext_mux_inst " "Port \"data_in2\" does not exist in macrofunction \"datatext_mux_inst\"" {  } { { "DummyTopLevel.vhd" "datatext_mux_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 497 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415751 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_in3 datatext_mux_inst " "Port \"data_in3\" does not exist in macrofunction \"datatext_mux_inst\"" {  } { { "DummyTopLevel.vhd" "datatext_mux_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 497 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415752 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_in4 datatext_mux_inst " "Port \"data_in4\" does not exist in macrofunction \"datatext_mux_inst\"" {  } { { "DummyTopLevel.vhd" "datatext_mux_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 497 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415752 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_out datatext_mux_inst " "Port \"data_out\" does not exist in macrofunction \"datatext_mux_inst\"" {  } { { "DummyTopLevel.vhd" "datatext_mux_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 497 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415752 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "selector datatext_mux_inst " "Port \"selector\" does not exist in macrofunction \"datatext_mux_inst\"" {  } { { "DummyTopLevel.vhd" "datatext_mux_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 497 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415752 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "data_in1 MUX2Data:datasend_mux_inst 64 4 " "Actual width (64) of port \"data_in1\" on instance \"MUX2Data:datasend_mux_inst\" is not compatible with the formal port width (4) declared by the instantiated entity" {  } { { "DummyTopLevel.vhd" "datasend_mux_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 488 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1701775415752 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "data_in2 MUX2Data:datasend_mux_inst 64 4 " "Actual width (64) of port \"data_in2\" on instance \"MUX2Data:datasend_mux_inst\" is not compatible with the formal port width (4) declared by the instantiated entity" {  } { { "DummyTopLevel.vhd" "datasend_mux_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 488 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1701775415752 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "data_out MUX2Data:datasend_mux_inst 64 4 " "Actual width (64) of port \"data_out\" on instance \"MUX2Data:datasend_mux_inst\" is not compatible with the formal port width (4) declared by the instantiated entity" {  } { { "DummyTopLevel.vhd" "datasend_mux_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 488 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1701775415752 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "data_in1 MUX2Data:mux2data_inst 64 4 " "Actual width (64) of port \"data_in1\" on instance \"MUX2Data:mux2data_inst\" is not compatible with the formal port width (4) declared by the instantiated entity" {  } { { "DummyTopLevel.vhd" "mux2data_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 477 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1701775415753 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "data_in2 MUX2Data:mux2data_inst 64 4 " "Actual width (64) of port \"data_in2\" on instance \"MUX2Data:mux2data_inst\" is not compatible with the formal port width (4) declared by the instantiated entity" {  } { { "DummyTopLevel.vhd" "mux2data_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 477 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1701775415753 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "data_out MUX2Data:mux2data_inst 64 4 " "Actual width (64) of port \"data_out\" on instance \"MUX2Data:mux2data_inst\" is not compatible with the formal port width (4) declared by the instantiated entity" {  } { { "DummyTopLevel.vhd" "mux2data_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 477 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1701775415753 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "clear dataxtea_reg " "Port \"clear\" does not exist in macrofunction \"dataxtea_reg\"" {  } { { "DummyTopLevel.vhd" "dataxtea_reg" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 470 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415753 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "clock dataxtea_reg " "Port \"clock\" does not exist in macrofunction \"dataxtea_reg\"" {  } { { "DummyTopLevel.vhd" "dataxtea_reg" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 470 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415753 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_in dataxtea_reg " "Port \"data_in\" does not exist in macrofunction \"dataxtea_reg\"" {  } { { "DummyTopLevel.vhd" "dataxtea_reg" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 470 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415753 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "enable dataxtea_reg " "Port \"enable\" does not exist in macrofunction \"dataxtea_reg\"" {  } { { "DummyTopLevel.vhd" "dataxtea_reg" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 470 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415753 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "clear fullmode_reg " "Port \"clear\" does not exist in macrofunction \"fullmode_reg\"" {  } { { "DummyTopLevel.vhd" "fullmode_reg" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 468 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415753 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "clock fullmode_reg " "Port \"clock\" does not exist in macrofunction \"fullmode_reg\"" {  } { { "DummyTopLevel.vhd" "fullmode_reg" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 468 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415753 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_in fullmode_reg " "Port \"data_in\" does not exist in macrofunction \"fullmode_reg\"" {  } { { "DummyTopLevel.vhd" "fullmode_reg" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 468 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415753 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "enable fullmode_reg " "Port \"enable\" does not exist in macrofunction \"fullmode_reg\"" {  } { { "DummyTopLevel.vhd" "fullmode_reg" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 468 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415753 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "clear rightkey_reg " "Port \"clear\" does not exist in macrofunction \"rightkey_reg\"" {  } { { "DummyTopLevel.vhd" "rightkey_reg" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 467 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415754 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "clock rightkey_reg " "Port \"clock\" does not exist in macrofunction \"rightkey_reg\"" {  } { { "DummyTopLevel.vhd" "rightkey_reg" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 467 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415754 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_in rightkey_reg " "Port \"data_in\" does not exist in macrofunction \"rightkey_reg\"" {  } { { "DummyTopLevel.vhd" "rightkey_reg" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 467 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415754 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "enable rightkey_reg " "Port \"enable\" does not exist in macrofunction \"rightkey_reg\"" {  } { { "DummyTopLevel.vhd" "rightkey_reg" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 467 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415754 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "clear leftkey_reg " "Port \"clear\" does not exist in macrofunction \"leftkey_reg\"" {  } { { "DummyTopLevel.vhd" "leftkey_reg" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 466 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415754 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "clock leftkey_reg " "Port \"clock\" does not exist in macrofunction \"leftkey_reg\"" {  } { { "DummyTopLevel.vhd" "leftkey_reg" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 466 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415754 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_in leftkey_reg " "Port \"data_in\" does not exist in macrofunction \"leftkey_reg\"" {  } { { "DummyTopLevel.vhd" "leftkey_reg" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 466 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415754 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "enable leftkey_reg " "Port \"enable\" does not exist in macrofunction \"leftkey_reg\"" {  } { { "DummyTopLevel.vhd" "leftkey_reg" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 466 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415754 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_in dataxtea_demux_inst " "Port \"data_in\" does not exist in macrofunction \"dataxtea_demux_inst\"" {  } { { "DummyTopLevel.vhd" "dataxtea_demux_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 441 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415755 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_out1 dataxtea_demux_inst " "Port \"data_out1\" does not exist in macrofunction \"dataxtea_demux_inst\"" {  } { { "DummyTopLevel.vhd" "dataxtea_demux_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 441 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415755 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_out2 dataxtea_demux_inst " "Port \"data_out2\" does not exist in macrofunction \"dataxtea_demux_inst\"" {  } { { "DummyTopLevel.vhd" "dataxtea_demux_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 441 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415755 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_out3 dataxtea_demux_inst " "Port \"data_out3\" does not exist in macrofunction \"dataxtea_demux_inst\"" {  } { { "DummyTopLevel.vhd" "dataxtea_demux_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 441 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415755 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_out4 dataxtea_demux_inst " "Port \"data_out4\" does not exist in macrofunction \"dataxtea_demux_inst\"" {  } { { "DummyTopLevel.vhd" "dataxtea_demux_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 441 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415755 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "selector DEMUX4Data:dataxtea_demux_inst 2 1 " "Actual width (2) of port \"selector\" on instance \"DEMUX4Data:dataxtea_demux_inst\" is not compatible with the formal port width (1) declared by the instantiated entity" {  } { { "DummyTopLevel.vhd" "dataxtea_demux_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 441 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1701775415755 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_in1 mux3 " "Port \"data_in1\" does not exist in macrofunction \"mux3\"" {  } { { "MUX4Data.vhd" "mux3" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MUX4Data.vhd" 38 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415755 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_in2 mux3 " "Port \"data_in2\" does not exist in macrofunction \"mux3\"" {  } { { "MUX4Data.vhd" "mux3" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MUX4Data.vhd" 38 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415755 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_out mux3 " "Port \"data_out\" does not exist in macrofunction \"mux3\"" {  } { { "MUX4Data.vhd" "mux3" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MUX4Data.vhd" 38 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415755 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "selector mux3 " "Port \"selector\" does not exist in macrofunction \"mux3\"" {  } { { "MUX4Data.vhd" "mux3" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MUX4Data.vhd" 38 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415755 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_in1 mux2 " "Port \"data_in1\" does not exist in macrofunction \"mux2\"" {  } { { "MUX4Data.vhd" "mux2" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MUX4Data.vhd" 37 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415755 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_in2 mux2 " "Port \"data_in2\" does not exist in macrofunction \"mux2\"" {  } { { "MUX4Data.vhd" "mux2" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MUX4Data.vhd" 37 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415755 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_out mux2 " "Port \"data_out\" does not exist in macrofunction \"mux2\"" {  } { { "MUX4Data.vhd" "mux2" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MUX4Data.vhd" 37 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415755 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "selector mux2 " "Port \"selector\" does not exist in macrofunction \"mux2\"" {  } { { "MUX4Data.vhd" "mux2" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MUX4Data.vhd" 37 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415755 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_in1 mux1 " "Port \"data_in1\" does not exist in macrofunction \"mux1\"" {  } { { "MUX4Data.vhd" "mux1" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MUX4Data.vhd" 36 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415755 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_in2 mux1 " "Port \"data_in2\" does not exist in macrofunction \"mux1\"" {  } { { "MUX4Data.vhd" "mux1" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MUX4Data.vhd" 36 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415755 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_out mux1 " "Port \"data_out\" does not exist in macrofunction \"mux1\"" {  } { { "MUX4Data.vhd" "mux1" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MUX4Data.vhd" 36 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415755 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "selector mux1 " "Port \"selector\" does not exist in macrofunction \"mux1\"" {  } { { "MUX4Data.vhd" "mux1" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MUX4Data.vhd" 36 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415755 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_in dataread_demux_inst " "Port \"data_in\" does not exist in macrofunction \"dataread_demux_inst\"" {  } { { "DummyTopLevel.vhd" "dataread_demux_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 432 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415756 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_out1 dataread_demux_inst " "Port \"data_out1\" does not exist in macrofunction \"dataread_demux_inst\"" {  } { { "DummyTopLevel.vhd" "dataread_demux_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 432 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415756 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_out2 dataread_demux_inst " "Port \"data_out2\" does not exist in macrofunction \"dataread_demux_inst\"" {  } { { "DummyTopLevel.vhd" "dataread_demux_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 432 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415756 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "selector DEMUX2Data:dataread_demux_inst 1 2 " "Actual width (1) of port \"selector\" on instance \"DEMUX2Data:dataread_demux_inst\" is not compatible with the formal port width (2) declared by the instantiated entity" {  } { { "DummyTopLevel.vhd" "dataread_demux_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 432 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1701775415756 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "data_in1 MUX2Data:datawrite_mux_inst 64 4 " "Actual width (64) of port \"data_in1\" on instance \"MUX2Data:datawrite_mux_inst\" is not compatible with the formal port width (4) declared by the instantiated entity" {  } { { "DummyTopLevel.vhd" "datawrite_mux_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 423 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1701775415756 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "data_in2 MUX2Data:datawrite_mux_inst 64 4 " "Actual width (64) of port \"data_in2\" on instance \"MUX2Data:datawrite_mux_inst\" is not compatible with the formal port width (4) declared by the instantiated entity" {  } { { "DummyTopLevel.vhd" "datawrite_mux_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 423 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1701775415756 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "data_out MUX2Data:datawrite_mux_inst 64 4 " "Actual width (64) of port \"data_out\" on instance \"MUX2Data:datawrite_mux_inst\" is not compatible with the formal port width (4) declared by the instantiated entity" {  } { { "DummyTopLevel.vhd" "datawrite_mux_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 423 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1701775415756 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "enable_write sram31_inst " "Port \"enable_write\" does not exist in macrofunction \"sram31_inst\"" {  } { { "MemoryBlock.vhd" "sram31_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd" 103 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415756 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "memory_address sram31_inst " "Port \"memory_address\" does not exist in macrofunction \"sram31_inst\"" {  } { { "MemoryBlock.vhd" "sram31_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd" 103 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415756 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "memory_read sram31_inst " "Port \"memory_read\" does not exist in macrofunction \"sram31_inst\"" {  } { { "MemoryBlock.vhd" "sram31_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd" 103 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415756 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "memory_write sram31_inst " "Port \"memory_write\" does not exist in macrofunction \"sram31_inst\"" {  } { { "MemoryBlock.vhd" "sram31_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd" 103 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415756 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "enable_write sram30_inst " "Port \"enable_write\" does not exist in macrofunction \"sram30_inst\"" {  } { { "MemoryBlock.vhd" "sram30_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd" 100 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415757 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "memory_address sram30_inst " "Port \"memory_address\" does not exist in macrofunction \"sram30_inst\"" {  } { { "MemoryBlock.vhd" "sram30_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd" 100 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415757 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "memory_read sram30_inst " "Port \"memory_read\" does not exist in macrofunction \"sram30_inst\"" {  } { { "MemoryBlock.vhd" "sram30_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd" 100 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415757 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "memory_write sram30_inst " "Port \"memory_write\" does not exist in macrofunction \"sram30_inst\"" {  } { { "MemoryBlock.vhd" "sram30_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd" 100 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415757 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "enable_write sram21_inst " "Port \"enable_write\" does not exist in macrofunction \"sram21_inst\"" {  } { { "MemoryBlock.vhd" "sram21_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd" 97 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415757 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "memory_address sram21_inst " "Port \"memory_address\" does not exist in macrofunction \"sram21_inst\"" {  } { { "MemoryBlock.vhd" "sram21_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd" 97 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415757 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "memory_read sram21_inst " "Port \"memory_read\" does not exist in macrofunction \"sram21_inst\"" {  } { { "MemoryBlock.vhd" "sram21_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd" 97 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415757 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "memory_write sram21_inst " "Port \"memory_write\" does not exist in macrofunction \"sram21_inst\"" {  } { { "MemoryBlock.vhd" "sram21_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd" 97 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415757 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "enable_write sram20_inst " "Port \"enable_write\" does not exist in macrofunction \"sram20_inst\"" {  } { { "MemoryBlock.vhd" "sram20_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd" 94 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415757 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "memory_address sram20_inst " "Port \"memory_address\" does not exist in macrofunction \"sram20_inst\"" {  } { { "MemoryBlock.vhd" "sram20_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd" 94 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415757 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "memory_read sram20_inst " "Port \"memory_read\" does not exist in macrofunction \"sram20_inst\"" {  } { { "MemoryBlock.vhd" "sram20_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd" 94 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415757 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "memory_write sram20_inst " "Port \"memory_write\" does not exist in macrofunction \"sram20_inst\"" {  } { { "MemoryBlock.vhd" "sram20_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd" 94 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415757 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "enable_write sram11_inst " "Port \"enable_write\" does not exist in macrofunction \"sram11_inst\"" {  } { { "MemoryBlock.vhd" "sram11_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd" 91 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415757 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "memory_address sram11_inst " "Port \"memory_address\" does not exist in macrofunction \"sram11_inst\"" {  } { { "MemoryBlock.vhd" "sram11_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd" 91 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415757 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "memory_read sram11_inst " "Port \"memory_read\" does not exist in macrofunction \"sram11_inst\"" {  } { { "MemoryBlock.vhd" "sram11_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd" 91 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415757 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "memory_write sram11_inst " "Port \"memory_write\" does not exist in macrofunction \"sram11_inst\"" {  } { { "MemoryBlock.vhd" "sram11_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd" 91 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415757 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "enable_write sram10_inst " "Port \"enable_write\" does not exist in macrofunction \"sram10_inst\"" {  } { { "MemoryBlock.vhd" "sram10_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd" 88 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415758 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "memory_address sram10_inst " "Port \"memory_address\" does not exist in macrofunction \"sram10_inst\"" {  } { { "MemoryBlock.vhd" "sram10_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd" 88 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415758 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "memory_read sram10_inst " "Port \"memory_read\" does not exist in macrofunction \"sram10_inst\"" {  } { { "MemoryBlock.vhd" "sram10_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd" 88 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415758 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "memory_write sram10_inst " "Port \"memory_write\" does not exist in macrofunction \"sram10_inst\"" {  } { { "MemoryBlock.vhd" "sram10_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd" 88 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415758 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "enable_write sram01_inst " "Port \"enable_write\" does not exist in macrofunction \"sram01_inst\"" {  } { { "MemoryBlock.vhd" "sram01_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd" 85 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415758 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "memory_address sram01_inst " "Port \"memory_address\" does not exist in macrofunction \"sram01_inst\"" {  } { { "MemoryBlock.vhd" "sram01_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd" 85 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415758 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "memory_read sram01_inst " "Port \"memory_read\" does not exist in macrofunction \"sram01_inst\"" {  } { { "MemoryBlock.vhd" "sram01_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd" 85 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415758 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "memory_write sram01_inst " "Port \"memory_write\" does not exist in macrofunction \"sram01_inst\"" {  } { { "MemoryBlock.vhd" "sram01_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd" 85 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415758 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "enable_write sram00_inst " "Port \"enable_write\" does not exist in macrofunction \"sram00_inst\"" {  } { { "MemoryBlock.vhd" "sram00_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd" 82 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415758 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "memory_address sram00_inst " "Port \"memory_address\" does not exist in macrofunction \"sram00_inst\"" {  } { { "MemoryBlock.vhd" "sram00_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd" 82 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415758 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "memory_read sram00_inst " "Port \"memory_read\" does not exist in macrofunction \"sram00_inst\"" {  } { { "MemoryBlock.vhd" "sram00_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd" 82 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415758 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "memory_write sram00_inst " "Port \"memory_write\" does not exist in macrofunction \"sram00_inst\"" {  } { { "MemoryBlock.vhd" "sram00_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd" 82 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415758 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "data_in1 AddressCounter:addresscounter_inst\|MUX4Data:rmemory_read_mux 32 8 " "Actual width (32) of port \"data_in1\" on instance \"AddressCounter:addresscounter_inst\|MUX4Data:rmemory_read_mux\" is not compatible with the formal port width (8) declared by the instantiated entity" {  } { { "MemoryBlock.vhd" "rmemory_read_mux" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd" 80 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1701775415759 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "data_in2 AddressCounter:addresscounter_inst\|MUX4Data:rmemory_read_mux 32 8 " "Actual width (32) of port \"data_in2\" on instance \"AddressCounter:addresscounter_inst\|MUX4Data:rmemory_read_mux\" is not compatible with the formal port width (8) declared by the instantiated entity" {  } { { "MemoryBlock.vhd" "rmemory_read_mux" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd" 80 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1701775415759 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_in3 rmemory_read_mux " "Port \"data_in3\" does not exist in macrofunction \"rmemory_read_mux\"" {  } { { "MemoryBlock.vhd" "rmemory_read_mux" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd" 80 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415759 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_in4 rmemory_read_mux " "Port \"data_in4\" does not exist in macrofunction \"rmemory_read_mux\"" {  } { { "MemoryBlock.vhd" "rmemory_read_mux" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd" 80 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415759 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "data_out AddressCounter:addresscounter_inst\|MUX4Data:rmemory_read_mux 32 8 " "Actual width (32) of port \"data_out\" on instance \"AddressCounter:addresscounter_inst\|MUX4Data:rmemory_read_mux\" is not compatible with the formal port width (8) declared by the instantiated entity" {  } { { "MemoryBlock.vhd" "rmemory_read_mux" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd" 80 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1701775415759 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "selector AddressCounter:addresscounter_inst\|MUX4Data:rmemory_read_mux 2 1 " "Actual width (2) of port \"selector\" on instance \"AddressCounter:addresscounter_inst\|MUX4Data:rmemory_read_mux\" is not compatible with the formal port width (1) declared by the instantiated entity" {  } { { "MemoryBlock.vhd" "rmemory_read_mux" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd" 80 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1701775415759 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "data_in1 AddressCounter:addresscounter_inst\|MUX4Data:lmemory_read_mux 32 8 " "Actual width (32) of port \"data_in1\" on instance \"AddressCounter:addresscounter_inst\|MUX4Data:lmemory_read_mux\" is not compatible with the formal port width (8) declared by the instantiated entity" {  } { { "MemoryBlock.vhd" "lmemory_read_mux" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd" 79 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1701775415759 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "data_in2 AddressCounter:addresscounter_inst\|MUX4Data:lmemory_read_mux 32 8 " "Actual width (32) of port \"data_in2\" on instance \"AddressCounter:addresscounter_inst\|MUX4Data:lmemory_read_mux\" is not compatible with the formal port width (8) declared by the instantiated entity" {  } { { "MemoryBlock.vhd" "lmemory_read_mux" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd" 79 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1701775415759 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_in3 lmemory_read_mux " "Port \"data_in3\" does not exist in macrofunction \"lmemory_read_mux\"" {  } { { "MemoryBlock.vhd" "lmemory_read_mux" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd" 79 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415759 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_in4 lmemory_read_mux " "Port \"data_in4\" does not exist in macrofunction \"lmemory_read_mux\"" {  } { { "MemoryBlock.vhd" "lmemory_read_mux" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd" 79 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415759 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "data_out AddressCounter:addresscounter_inst\|MUX4Data:lmemory_read_mux 32 8 " "Actual width (32) of port \"data_out\" on instance \"AddressCounter:addresscounter_inst\|MUX4Data:lmemory_read_mux\" is not compatible with the formal port width (8) declared by the instantiated entity" {  } { { "MemoryBlock.vhd" "lmemory_read_mux" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd" 79 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1701775415759 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "selector AddressCounter:addresscounter_inst\|MUX4Data:lmemory_read_mux 2 1 " "Actual width (2) of port \"selector\" on instance \"AddressCounter:addresscounter_inst\|MUX4Data:lmemory_read_mux\" is not compatible with the formal port width (1) declared by the instantiated entity" {  } { { "MemoryBlock.vhd" "lmemory_read_mux" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd" 79 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1701775415759 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_in1 mux3 " "Port \"data_in1\" does not exist in macrofunction \"mux3\"" {  } { { "MUX8Data.vhd" "mux3" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MUX8Data.vhd" 56 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415760 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_in2 mux3 " "Port \"data_in2\" does not exist in macrofunction \"mux3\"" {  } { { "MUX8Data.vhd" "mux3" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MUX8Data.vhd" 56 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415760 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_out mux3 " "Port \"data_out\" does not exist in macrofunction \"mux3\"" {  } { { "MUX8Data.vhd" "mux3" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MUX8Data.vhd" 56 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415760 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "selector mux3 " "Port \"selector\" does not exist in macrofunction \"mux3\"" {  } { { "MUX8Data.vhd" "mux3" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MUX8Data.vhd" 56 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415760 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "address_a\[0\] auto_generated " "Port \"address_a\[0\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415761 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "address_a\[1\] auto_generated " "Port \"address_a\[1\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415761 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "address_a\[2\] auto_generated " "Port \"address_a\[2\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415761 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "address_a\[3\] auto_generated " "Port \"address_a\[3\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415761 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "address_a\[4\] auto_generated " "Port \"address_a\[4\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415761 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "address_a\[5\] auto_generated " "Port \"address_a\[5\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415761 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "address_a\[6\] auto_generated " "Port \"address_a\[6\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415761 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "address_a\[7\] auto_generated " "Port \"address_a\[7\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415761 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "clock0 auto_generated " "Port \"clock0\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415761 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_a\[0\] auto_generated " "Port \"data_a\[0\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415761 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_a\[10\] auto_generated " "Port \"data_a\[10\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415761 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_a\[11\] auto_generated " "Port \"data_a\[11\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415761 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_a\[12\] auto_generated " "Port \"data_a\[12\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415761 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_a\[13\] auto_generated " "Port \"data_a\[13\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415762 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_a\[14\] auto_generated " "Port \"data_a\[14\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415762 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_a\[15\] auto_generated " "Port \"data_a\[15\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415762 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_a\[16\] auto_generated " "Port \"data_a\[16\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415762 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_a\[17\] auto_generated " "Port \"data_a\[17\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415762 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_a\[18\] auto_generated " "Port \"data_a\[18\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415762 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_a\[19\] auto_generated " "Port \"data_a\[19\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415762 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_a\[1\] auto_generated " "Port \"data_a\[1\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415762 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_a\[20\] auto_generated " "Port \"data_a\[20\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415762 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_a\[21\] auto_generated " "Port \"data_a\[21\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415762 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_a\[22\] auto_generated " "Port \"data_a\[22\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415762 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_a\[23\] auto_generated " "Port \"data_a\[23\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415762 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_a\[24\] auto_generated " "Port \"data_a\[24\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415762 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_a\[25\] auto_generated " "Port \"data_a\[25\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415762 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_a\[26\] auto_generated " "Port \"data_a\[26\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415762 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_a\[27\] auto_generated " "Port \"data_a\[27\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415763 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_a\[28\] auto_generated " "Port \"data_a\[28\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415763 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_a\[29\] auto_generated " "Port \"data_a\[29\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415763 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_a\[2\] auto_generated " "Port \"data_a\[2\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415763 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_a\[30\] auto_generated " "Port \"data_a\[30\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415763 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_a\[31\] auto_generated " "Port \"data_a\[31\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415763 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_a\[3\] auto_generated " "Port \"data_a\[3\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415763 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_a\[4\] auto_generated " "Port \"data_a\[4\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415763 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_a\[5\] auto_generated " "Port \"data_a\[5\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415763 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_a\[6\] auto_generated " "Port \"data_a\[6\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415763 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_a\[7\] auto_generated " "Port \"data_a\[7\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415763 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_a\[8\] auto_generated " "Port \"data_a\[8\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415763 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_a\[9\] auto_generated " "Port \"data_a\[9\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415763 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "q_a\[0\] auto_generated " "Port \"q_a\[0\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415763 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "q_a\[10\] auto_generated " "Port \"q_a\[10\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415764 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "q_a\[11\] auto_generated " "Port \"q_a\[11\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415764 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "q_a\[12\] auto_generated " "Port \"q_a\[12\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415764 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "q_a\[13\] auto_generated " "Port \"q_a\[13\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415764 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "q_a\[14\] auto_generated " "Port \"q_a\[14\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415764 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "q_a\[15\] auto_generated " "Port \"q_a\[15\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415764 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "q_a\[16\] auto_generated " "Port \"q_a\[16\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415764 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "q_a\[17\] auto_generated " "Port \"q_a\[17\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415764 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "q_a\[18\] auto_generated " "Port \"q_a\[18\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415764 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "q_a\[19\] auto_generated " "Port \"q_a\[19\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415764 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "q_a\[1\] auto_generated " "Port \"q_a\[1\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415764 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "q_a\[20\] auto_generated " "Port \"q_a\[20\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415764 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "q_a\[21\] auto_generated " "Port \"q_a\[21\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415764 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "q_a\[22\] auto_generated " "Port \"q_a\[22\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415764 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "q_a\[23\] auto_generated " "Port \"q_a\[23\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415765 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "q_a\[24\] auto_generated " "Port \"q_a\[24\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415765 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "q_a\[25\] auto_generated " "Port \"q_a\[25\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415765 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "q_a\[26\] auto_generated " "Port \"q_a\[26\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415765 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "q_a\[27\] auto_generated " "Port \"q_a\[27\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415765 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "q_a\[28\] auto_generated " "Port \"q_a\[28\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415765 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "q_a\[29\] auto_generated " "Port \"q_a\[29\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415765 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "q_a\[2\] auto_generated " "Port \"q_a\[2\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415765 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "q_a\[30\] auto_generated " "Port \"q_a\[30\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415765 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "q_a\[31\] auto_generated " "Port \"q_a\[31\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415765 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "q_a\[3\] auto_generated " "Port \"q_a\[3\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415765 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "q_a\[4\] auto_generated " "Port \"q_a\[4\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415765 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "q_a\[5\] auto_generated " "Port \"q_a\[5\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415765 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "q_a\[6\] auto_generated " "Port \"q_a\[6\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415766 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "q_a\[7\] auto_generated " "Port \"q_a\[7\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415766 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "q_a\[8\] auto_generated " "Port \"q_a\[8\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415766 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "q_a\[9\] auto_generated " "Port \"q_a\[9\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415766 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "wren_a auto_generated " "Port \"wren_a\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415766 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_in1 mux2 " "Port \"data_in1\" does not exist in macrofunction \"mux2\"" {  } { { "MUX8Data.vhd" "mux2" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MUX8Data.vhd" 55 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415766 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_in2 mux2 " "Port \"data_in2\" does not exist in macrofunction \"mux2\"" {  } { { "MUX8Data.vhd" "mux2" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MUX8Data.vhd" 55 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415766 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_in3 mux2 " "Port \"data_in3\" does not exist in macrofunction \"mux2\"" {  } { { "MUX8Data.vhd" "mux2" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MUX8Data.vhd" 55 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415766 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_in4 mux2 " "Port \"data_in4\" does not exist in macrofunction \"mux2\"" {  } { { "MUX8Data.vhd" "mux2" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MUX8Data.vhd" 55 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415766 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_out mux2 " "Port \"data_out\" does not exist in macrofunction \"mux2\"" {  } { { "MUX8Data.vhd" "mux2" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MUX8Data.vhd" 55 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415766 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "selector mux2 " "Port \"selector\" does not exist in macrofunction \"mux2\"" {  } { { "MUX8Data.vhd" "mux2" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MUX8Data.vhd" 55 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415766 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "address_a\[0\] auto_generated " "Port \"address_a\[0\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415767 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "address_a\[1\] auto_generated " "Port \"address_a\[1\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415767 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "address_a\[2\] auto_generated " "Port \"address_a\[2\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415767 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "address_a\[3\] auto_generated " "Port \"address_a\[3\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415767 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "address_a\[4\] auto_generated " "Port \"address_a\[4\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415767 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "address_a\[5\] auto_generated " "Port \"address_a\[5\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415767 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "address_a\[6\] auto_generated " "Port \"address_a\[6\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415767 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "address_a\[7\] auto_generated " "Port \"address_a\[7\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415768 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "clock0 auto_generated " "Port \"clock0\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415768 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_a\[0\] auto_generated " "Port \"data_a\[0\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415768 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_a\[10\] auto_generated " "Port \"data_a\[10\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415768 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_a\[11\] auto_generated " "Port \"data_a\[11\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415768 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_a\[12\] auto_generated " "Port \"data_a\[12\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415768 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_a\[13\] auto_generated " "Port \"data_a\[13\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415768 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_a\[14\] auto_generated " "Port \"data_a\[14\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415768 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_a\[15\] auto_generated " "Port \"data_a\[15\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415768 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_a\[16\] auto_generated " "Port \"data_a\[16\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415768 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_a\[17\] auto_generated " "Port \"data_a\[17\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415768 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_a\[18\] auto_generated " "Port \"data_a\[18\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415768 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_a\[19\] auto_generated " "Port \"data_a\[19\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415768 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_a\[1\] auto_generated " "Port \"data_a\[1\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415768 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_a\[20\] auto_generated " "Port \"data_a\[20\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415769 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_a\[21\] auto_generated " "Port \"data_a\[21\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415769 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_a\[22\] auto_generated " "Port \"data_a\[22\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415769 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_a\[23\] auto_generated " "Port \"data_a\[23\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415769 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_a\[24\] auto_generated " "Port \"data_a\[24\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415769 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_a\[25\] auto_generated " "Port \"data_a\[25\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415769 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_a\[26\] auto_generated " "Port \"data_a\[26\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415769 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_a\[27\] auto_generated " "Port \"data_a\[27\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415769 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_a\[28\] auto_generated " "Port \"data_a\[28\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415769 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_a\[29\] auto_generated " "Port \"data_a\[29\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415769 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_a\[2\] auto_generated " "Port \"data_a\[2\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415769 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_a\[30\] auto_generated " "Port \"data_a\[30\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415769 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_a\[31\] auto_generated " "Port \"data_a\[31\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415769 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_a\[3\] auto_generated " "Port \"data_a\[3\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415769 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_a\[4\] auto_generated " "Port \"data_a\[4\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415770 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_a\[5\] auto_generated " "Port \"data_a\[5\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415770 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_a\[6\] auto_generated " "Port \"data_a\[6\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415770 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_a\[7\] auto_generated " "Port \"data_a\[7\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415770 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_a\[8\] auto_generated " "Port \"data_a\[8\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415770 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_a\[9\] auto_generated " "Port \"data_a\[9\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415770 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "q_a\[0\] auto_generated " "Port \"q_a\[0\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415770 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "q_a\[10\] auto_generated " "Port \"q_a\[10\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415770 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "q_a\[11\] auto_generated " "Port \"q_a\[11\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415770 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "q_a\[12\] auto_generated " "Port \"q_a\[12\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415770 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "q_a\[13\] auto_generated " "Port \"q_a\[13\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415770 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "q_a\[14\] auto_generated " "Port \"q_a\[14\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415770 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "q_a\[15\] auto_generated " "Port \"q_a\[15\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415770 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "q_a\[16\] auto_generated " "Port \"q_a\[16\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415770 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "q_a\[17\] auto_generated " "Port \"q_a\[17\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415771 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "q_a\[18\] auto_generated " "Port \"q_a\[18\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415771 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "q_a\[19\] auto_generated " "Port \"q_a\[19\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415771 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "q_a\[1\] auto_generated " "Port \"q_a\[1\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415771 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "q_a\[20\] auto_generated " "Port \"q_a\[20\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415771 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "q_a\[21\] auto_generated " "Port \"q_a\[21\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415771 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "q_a\[22\] auto_generated " "Port \"q_a\[22\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415771 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "q_a\[23\] auto_generated " "Port \"q_a\[23\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415771 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "q_a\[24\] auto_generated " "Port \"q_a\[24\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415771 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "q_a\[25\] auto_generated " "Port \"q_a\[25\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415771 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "q_a\[26\] auto_generated " "Port \"q_a\[26\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415771 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "q_a\[27\] auto_generated " "Port \"q_a\[27\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415771 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "q_a\[28\] auto_generated " "Port \"q_a\[28\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415771 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "q_a\[29\] auto_generated " "Port \"q_a\[29\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415771 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "q_a\[2\] auto_generated " "Port \"q_a\[2\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415772 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "q_a\[30\] auto_generated " "Port \"q_a\[30\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415772 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "q_a\[31\] auto_generated " "Port \"q_a\[31\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415772 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "q_a\[3\] auto_generated " "Port \"q_a\[3\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415772 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "q_a\[4\] auto_generated " "Port \"q_a\[4\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415772 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "q_a\[5\] auto_generated " "Port \"q_a\[5\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415772 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "q_a\[6\] auto_generated " "Port \"q_a\[6\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415772 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "q_a\[7\] auto_generated " "Port \"q_a\[7\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415772 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "q_a\[8\] auto_generated " "Port \"q_a\[8\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415772 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "q_a\[9\] auto_generated " "Port \"q_a\[9\]\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415772 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "wren_a auto_generated " "Port \"wren_a\" does not exist in macrofunction \"auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415773 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_in1 mux1 " "Port \"data_in1\" does not exist in macrofunction \"mux1\"" {  } { { "MUX8Data.vhd" "mux1" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MUX8Data.vhd" 54 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415773 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_in2 mux1 " "Port \"data_in2\" does not exist in macrofunction \"mux1\"" {  } { { "MUX8Data.vhd" "mux1" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MUX8Data.vhd" 54 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415773 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_in3 mux1 " "Port \"data_in3\" does not exist in macrofunction \"mux1\"" {  } { { "MUX8Data.vhd" "mux1" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MUX8Data.vhd" 54 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415773 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_in4 mux1 " "Port \"data_in4\" does not exist in macrofunction \"mux1\"" {  } { { "MUX8Data.vhd" "mux1" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MUX8Data.vhd" 54 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415773 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_out mux1 " "Port \"data_out\" does not exist in macrofunction \"mux1\"" {  } { { "MUX8Data.vhd" "mux1" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MUX8Data.vhd" 54 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415773 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "selector mux1 " "Port \"selector\" does not exist in macrofunction \"mux1\"" {  } { { "MUX8Data.vhd" "mux1" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MUX8Data.vhd" 54 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415773 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "data_in1 AddressCounter:addresscounter_inst\|MUX4Data:row_enable_mux 4 8 " "Actual width (4) of port \"data_in1\" on instance \"AddressCounter:addresscounter_inst\|MUX4Data:row_enable_mux\" is not compatible with the formal port width (8) declared by the instantiated entity" {  } { { "MemoryBlock.vhd" "row_enable_mux" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd" 67 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1701775415773 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "data_in2 AddressCounter:addresscounter_inst\|MUX4Data:row_enable_mux 4 8 " "Actual width (4) of port \"data_in2\" on instance \"AddressCounter:addresscounter_inst\|MUX4Data:row_enable_mux\" is not compatible with the formal port width (8) declared by the instantiated entity" {  } { { "MemoryBlock.vhd" "row_enable_mux" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd" 67 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1701775415773 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "data_in3 AddressCounter:addresscounter_inst\|MUX4Data:row_enable_mux 4 8 " "Actual width (4) of port \"data_in3\" on instance \"AddressCounter:addresscounter_inst\|MUX4Data:row_enable_mux\" is not compatible with the formal port width (8) declared by the instantiated entity" {  } { { "MemoryBlock.vhd" "row_enable_mux" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd" 67 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1701775415773 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "data_in4 AddressCounter:addresscounter_inst\|MUX4Data:row_enable_mux 4 8 " "Actual width (4) of port \"data_in4\" on instance \"AddressCounter:addresscounter_inst\|MUX4Data:row_enable_mux\" is not compatible with the formal port width (8) declared by the instantiated entity" {  } { { "MemoryBlock.vhd" "row_enable_mux" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd" 67 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1701775415773 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "data_out AddressCounter:addresscounter_inst\|MUX4Data:row_enable_mux 4 8 " "Actual width (4) of port \"data_out\" on instance \"AddressCounter:addresscounter_inst\|MUX4Data:row_enable_mux\" is not compatible with the formal port width (8) declared by the instantiated entity" {  } { { "MemoryBlock.vhd" "row_enable_mux" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd" 67 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1701775415774 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "selector AddressCounter:addresscounter_inst\|MUX4Data:row_enable_mux 2 3 " "Actual width (2) of port \"selector\" on instance \"AddressCounter:addresscounter_inst\|MUX4Data:row_enable_mux\" is not compatible with the formal port width (3) declared by the instantiated entity" {  } { { "MemoryBlock.vhd" "row_enable_mux" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd" 67 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1701775415774 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "address_out addresscounter_inst " "Port \"address_out\" does not exist in macrofunction \"addresscounter_inst\"" {  } { { "DummyTopLevel.vhd" "addresscounter_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 409 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415774 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "countup_trigger addresscounter_inst " "Port \"countup_trigger\" does not exist in macrofunction \"addresscounter_inst\"" {  } { { "DummyTopLevel.vhd" "addresscounter_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 409 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415774 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "error_storage addresscounter_inst " "Port \"error_storage\" does not exist in macrofunction \"addresscounter_inst\"" {  } { { "DummyTopLevel.vhd" "addresscounter_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 409 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415774 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "force_address addresscounter_inst " "Port \"force_address\" does not exist in macrofunction \"addresscounter_inst\"" {  } { { "DummyTopLevel.vhd" "addresscounter_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 409 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415774 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "force_enable addresscounter_inst " "Port \"force_enable\" does not exist in macrofunction \"addresscounter_inst\"" {  } { { "DummyTopLevel.vhd" "addresscounter_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 409 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415774 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "nreset addresscounter_inst " "Port \"nreset\" does not exist in macrofunction \"addresscounter_inst\"" {  } { { "DummyTopLevel.vhd" "addresscounter_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 409 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415775 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_in1 mux3 " "Port \"data_in1\" does not exist in macrofunction \"mux3\"" {  } { { "MUX16Data.vhd" "mux3" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MUX16Data.vhd" 70 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415775 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_in2 mux3 " "Port \"data_in2\" does not exist in macrofunction \"mux3\"" {  } { { "MUX16Data.vhd" "mux3" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MUX16Data.vhd" 70 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415775 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_out mux3 " "Port \"data_out\" does not exist in macrofunction \"mux3\"" {  } { { "MUX16Data.vhd" "mux3" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MUX16Data.vhd" 70 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415776 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "selector mux3 " "Port \"selector\" does not exist in macrofunction \"mux3\"" {  } { { "MUX16Data.vhd" "mux3" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MUX16Data.vhd" 70 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415776 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_in1 mux2 " "Port \"data_in1\" does not exist in macrofunction \"mux2\"" {  } { { "MUX16Data.vhd" "mux2" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MUX16Data.vhd" 68 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415776 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_in2 mux2 " "Port \"data_in2\" does not exist in macrofunction \"mux2\"" {  } { { "MUX16Data.vhd" "mux2" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MUX16Data.vhd" 68 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415776 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_in3 mux2 " "Port \"data_in3\" does not exist in macrofunction \"mux2\"" {  } { { "MUX16Data.vhd" "mux2" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MUX16Data.vhd" 68 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415776 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_in4 mux2 " "Port \"data_in4\" does not exist in macrofunction \"mux2\"" {  } { { "MUX16Data.vhd" "mux2" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MUX16Data.vhd" 68 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415777 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_in5 mux2 " "Port \"data_in5\" does not exist in macrofunction \"mux2\"" {  } { { "MUX16Data.vhd" "mux2" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MUX16Data.vhd" 68 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415777 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_in6 mux2 " "Port \"data_in6\" does not exist in macrofunction \"mux2\"" {  } { { "MUX16Data.vhd" "mux2" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MUX16Data.vhd" 68 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415777 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_in7 mux2 " "Port \"data_in7\" does not exist in macrofunction \"mux2\"" {  } { { "MUX16Data.vhd" "mux2" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MUX16Data.vhd" 68 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415777 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_in8 mux2 " "Port \"data_in8\" does not exist in macrofunction \"mux2\"" {  } { { "MUX16Data.vhd" "mux2" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MUX16Data.vhd" 68 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415777 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "data_out MemoryBlock:memoryblock_inst\|MUX8Data:mux2 8 10 " "Actual width (8) of port \"data_out\" on instance \"MemoryBlock:memoryblock_inst\|MUX8Data:mux2\" is not compatible with the formal port width (10) declared by the instantiated entity" {  } { { "MUX16Data.vhd" "mux2" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MUX16Data.vhd" 68 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1701775415777 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "selector mux2 " "Port \"selector\" does not exist in macrofunction \"mux2\"" {  } { { "MUX16Data.vhd" "mux2" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MUX16Data.vhd" 68 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415777 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_in1 mux1 " "Port \"data_in1\" does not exist in macrofunction \"mux1\"" {  } { { "MUX16Data.vhd" "mux1" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MUX16Data.vhd" 66 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415778 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_in2 mux1 " "Port \"data_in2\" does not exist in macrofunction \"mux1\"" {  } { { "MUX16Data.vhd" "mux1" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MUX16Data.vhd" 66 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415778 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_in3 mux1 " "Port \"data_in3\" does not exist in macrofunction \"mux1\"" {  } { { "MUX16Data.vhd" "mux1" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MUX16Data.vhd" 66 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415780 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_in4 mux1 " "Port \"data_in4\" does not exist in macrofunction \"mux1\"" {  } { { "MUX16Data.vhd" "mux1" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MUX16Data.vhd" 66 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415780 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_in5 mux1 " "Port \"data_in5\" does not exist in macrofunction \"mux1\"" {  } { { "MUX16Data.vhd" "mux1" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MUX16Data.vhd" 66 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415780 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_in6 mux1 " "Port \"data_in6\" does not exist in macrofunction \"mux1\"" {  } { { "MUX16Data.vhd" "mux1" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MUX16Data.vhd" 66 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415780 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_in7 mux1 " "Port \"data_in7\" does not exist in macrofunction \"mux1\"" {  } { { "MUX16Data.vhd" "mux1" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MUX16Data.vhd" 66 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415780 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_in8 mux1 " "Port \"data_in8\" does not exist in macrofunction \"mux1\"" {  } { { "MUX16Data.vhd" "mux1" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MUX16Data.vhd" 66 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415780 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "data_out MemoryBlock:memoryblock_inst\|MUX8Data:mux1 8 10 " "Actual width (8) of port \"data_out\" on instance \"MemoryBlock:memoryblock_inst\|MUX8Data:mux1\" is not compatible with the formal port width (10) declared by the instantiated entity" {  } { { "MUX16Data.vhd" "mux1" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MUX16Data.vhd" 66 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1701775415780 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "selector mux1 " "Port \"selector\" does not exist in macrofunction \"mux1\"" {  } { { "MUX16Data.vhd" "mux1" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/MUX16Data.vhd" 66 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415780 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "clock memoryblock_inst " "Port \"clock\" does not exist in macrofunction \"memoryblock_inst\"" {  } { { "DummyTopLevel.vhd" "memoryblock_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 345 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415780 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "enable_write memoryblock_inst " "Port \"enable_write\" does not exist in macrofunction \"memoryblock_inst\"" {  } { { "DummyTopLevel.vhd" "memoryblock_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 345 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415780 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "memory_address memoryblock_inst " "Port \"memory_address\" does not exist in macrofunction \"memoryblock_inst\"" {  } { { "DummyTopLevel.vhd" "memoryblock_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 345 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415780 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "memory_read memoryblock_inst " "Port \"memory_read\" does not exist in macrofunction \"memoryblock_inst\"" {  } { { "DummyTopLevel.vhd" "memoryblock_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 345 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415780 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "memory_write memoryblock_inst " "Port \"memory_write\" does not exist in macrofunction \"memoryblock_inst\"" {  } { { "DummyTopLevel.vhd" "memoryblock_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 345 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415780 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "clock xteablock_inst " "Port \"clock\" does not exist in macrofunction \"xteablock_inst\"" {  } { { "DummyTopLevel.vhd" "xteablock_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 333 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415780 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "nreset xteablock_inst " "Port \"nreset\" does not exist in macrofunction \"xteablock_inst\"" {  } { { "DummyTopLevel.vhd" "xteablock_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 333 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415781 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "xtea_done xteablock_inst " "Port \"xtea_done\" does not exist in macrofunction \"xteablock_inst\"" {  } { { "DummyTopLevel.vhd" "xteablock_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 333 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415781 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "xtea_input xteablock_inst " "Port \"xtea_input\" does not exist in macrofunction \"xteablock_inst\"" {  } { { "DummyTopLevel.vhd" "xteablock_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 333 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415781 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "xtea_key xteablock_inst " "Port \"xtea_key\" does not exist in macrofunction \"xteablock_inst\"" {  } { { "DummyTopLevel.vhd" "xteablock_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 333 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415781 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "xtea_mode xteablock_inst " "Port \"xtea_mode\" does not exist in macrofunction \"xteablock_inst\"" {  } { { "DummyTopLevel.vhd" "xteablock_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 333 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415781 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "xtea_output xteablock_inst " "Port \"xtea_output\" does not exist in macrofunction \"xteablock_inst\"" {  } { { "DummyTopLevel.vhd" "xteablock_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 333 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415781 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "xtea_start xteablock_inst " "Port \"xtea_start\" does not exist in macrofunction \"xteablock_inst\"" {  } { { "DummyTopLevel.vhd" "xteablock_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 333 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415781 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sender_convert serialsender_inst " "Port \"sender_convert\" does not exist in macrofunction \"serialsender_inst\"" {  } { { "SerialBlock.vhd" "serialsender_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/SerialBlock.vhd" 131 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415781 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sender_data_in serialsender_inst " "Port \"sender_data_in\" does not exist in macrofunction \"serialsender_inst\"" {  } { { "SerialBlock.vhd" "serialsender_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/SerialBlock.vhd" 131 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415781 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sender_data_out serialsender_inst " "Port \"sender_data_out\" does not exist in macrofunction \"serialsender_inst\"" {  } { { "SerialBlock.vhd" "serialsender_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/SerialBlock.vhd" 131 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415781 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sender_done serialsender_inst " "Port \"sender_done\" does not exist in macrofunction \"serialsender_inst\"" {  } { { "SerialBlock.vhd" "serialsender_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/SerialBlock.vhd" 131 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415781 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sender_enable serialsender_inst " "Port \"sender_enable\" does not exist in macrofunction \"serialsender_inst\"" {  } { { "SerialBlock.vhd" "serialsender_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/SerialBlock.vhd" 131 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415781 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sender_start serialsender_inst " "Port \"sender_start\" does not exist in macrofunction \"serialsender_inst\"" {  } { { "SerialBlock.vhd" "serialsender_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/SerialBlock.vhd" 131 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415781 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sender_transmit serialsender_inst " "Port \"sender_transmit\" does not exist in macrofunction \"serialsender_inst\"" {  } { { "SerialBlock.vhd" "serialsender_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/SerialBlock.vhd" 131 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415781 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sender_trigger serialsender_inst " "Port \"sender_trigger\" does not exist in macrofunction \"serialsender_inst\"" {  } { { "SerialBlock.vhd" "serialsender_inst" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/SerialBlock.vhd" 131 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415782 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "data_in1 SerialBlock:serialblock_inst\|SerialReader:serialreader_inst\|MUX2Data:dataout_mux 64 4 " "Actual width (64) of port \"data_in1\" on instance \"SerialBlock:serialblock_inst\|SerialReader:serialreader_inst\|MUX2Data:dataout_mux\" is not compatible with the formal port width (4) declared by the instantiated entity" {  } { { "SerialReader.vhd" "dataout_mux" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/SerialReader.vhd" 124 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1701775415782 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "data_in2 SerialBlock:serialblock_inst\|SerialReader:serialreader_inst\|MUX2Data:dataout_mux 64 4 " "Actual width (64) of port \"data_in2\" on instance \"SerialBlock:serialblock_inst\|SerialReader:serialreader_inst\|MUX2Data:dataout_mux\" is not compatible with the formal port width (4) declared by the instantiated entity" {  } { { "SerialReader.vhd" "dataout_mux" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/SerialReader.vhd" 124 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1701775415782 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "data_out SerialBlock:serialblock_inst\|SerialReader:serialreader_inst\|MUX2Data:dataout_mux 64 4 " "Actual width (64) of port \"data_out\" on instance \"SerialBlock:serialblock_inst\|SerialReader:serialreader_inst\|MUX2Data:dataout_mux\" is not compatible with the formal port width (4) declared by the instantiated entity" {  } { { "SerialReader.vhd" "dataout_mux" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/SerialReader.vhd" 124 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1701775415782 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "clear regout " "Port \"clear\" does not exist in macrofunction \"regout\"" {  } { { "SerialReader.vhd" "regout" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/SerialReader.vhd" 121 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415783 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "clock regout " "Port \"clock\" does not exist in macrofunction \"regout\"" {  } { { "SerialReader.vhd" "regout" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/SerialReader.vhd" 121 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415783 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_in regout " "Port \"data_in\" does not exist in macrofunction \"regout\"" {  } { { "SerialReader.vhd" "regout" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/SerialReader.vhd" 121 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415783 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "enable regout " "Port \"enable\" does not exist in macrofunction \"regout\"" {  } { { "SerialReader.vhd" "regout" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/SerialReader.vhd" 121 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415783 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "data_in SerialBlock:serialblock_inst\|SerialReader:serialreader_inst\|Custom64BitShifter:shifter_4bit 4 64 " "Actual width (4) of port \"data_in\" on instance \"SerialBlock:serialblock_inst\|SerialReader:serialreader_inst\|Custom64BitShifter:shifter_4bit\" is not compatible with the formal port width (64) declared by the instantiated entity" {  } { { "SerialReader.vhd" "shifter_4bit" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/SerialReader.vhd" 117 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1701775415783 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "max_shift shifter_4bit " "Port \"max_shift\" does not exist in macrofunction \"shifter_4bit\"" {  } { { "SerialReader.vhd" "shifter_4bit" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/SerialReader.vhd" 117 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415783 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "trigger_shift shifter_4bit " "Port \"trigger_shift\" does not exist in macrofunction \"shifter_4bit\"" {  } { { "SerialReader.vhd" "shifter_4bit" { Text "C:/Users/johnr/Desktop/XTEA/XTEA/Punya-eprond/XTEASistem-32Bit/SerialReader.vhd" 117 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701775415783 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "34 " "34 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1701775415793 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 328 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 328 errors, 38 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4803 " "Peak virtual memory: 4803 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701775416010 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec  5 18:23:36 2023 " "Processing ended: Tue Dec  5 18:23:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701775416010 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701775416010 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701775416010 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701775416010 ""}
