INFO-FLOW: Workspace /home/sean/Documents/GradSchool/galapagos/hlsIP_sidewinder100/reverseEndian64/solution1 opened at Wed Aug 08 16:42:52 EDT 2018
Execute   set_part xczu19eg-ffvc1760-2-e 
Execute     add_library xilinx/zynquplus/zynquplus:xczu19eg:-ffvc1760:-2-e 
Execute       get_default_platform 
Execute       license_isbetapart xczu19eg 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute         source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute         source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.22 sec.
Execute       source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.13 sec.
Execute             source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.24 sec.
Execute           source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.25 sec.
Command       ap_source done; 0.26 sec.
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 65340} {LUT 522720}   {FF 1045440} {DSP48E 1968}  {BRAM 1968} {URAM 128}  
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.53 sec.
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute         source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute       source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-e'
Execute     get_default_platform 
Command   set_part done; 0.68 sec.
Execute   create_clock -period 5 -name default 
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute   source ../hlsSources/directives/reverseEndian64.tcl 
Command   ap_source done; error code: 1; 
Command ap_source done; error code: 1; 0.74 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/sean/Documents/GradSchool/galapagos/hlsIP_sidewinder100/reverseEndian64/solution1 opened at Wed Aug 08 16:54:11 EDT 2018
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.12 sec.
Execute           source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.16 sec.
Execute         source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.17 sec.
Command     ap_source done; 0.17 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu19eg-ffvc1760-2-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu19eg:-ffvc1760:-2-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu19eg 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute           source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute           config_chip_info -quiet -speed medium 
Execute           source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.12 sec.
Execute               source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.19 sec.
Execute             source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.19 sec.
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 65340} {LUT 522720}   {FF 1045440} {DSP48E 1968}  {BRAM 1968} {URAM 128}  
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.22 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute           source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute         source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-e'
Execute       get_default_platform 
Command     set_part done; 0.31 sec.
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 65340} {LUT 522720}   {FF 1045440} {DSP48E 1968}  {BRAM 1968} {URAM 128}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.53 sec.
Execute   set_part xczu19eg-ffvc1760-2-e 
Execute     add_library xilinx/zynquplus/zynquplus:xczu19eg:-ffvc1760:-2-e 
Execute       get_default_platform 
Execute       license_isbetapart xczu19eg 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute         source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute         source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.13 sec.
Execute             source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.17 sec.
Execute           source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.17 sec.
Command       ap_source done; 0.17 sec.
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 65340} {LUT 522720}   {FF 1045440} {DSP48E 1968}  {BRAM 1968} {URAM 128}  
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.19 sec.
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute         source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute       source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /home/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     get_default_platform 
Command   set_part done; 0.29 sec.
Execute   create_clock -period 5 -name default 
Execute   source ../hlsSources/directives/reverseEndian64.tcl 
Command   ap_source done; error code: 1; 
Command ap_source done; error code: 1; 0.83 sec.
Execute cleanup_all 
