Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,4
design__inferred_latch__count,0
design__instance__count,1193
design__instance__area,20047.3
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0005460715037770569
power__switching__total,0.00007062103395583108
power__leakage__total,7.334814995374472E-7
power__total,0.000617426005192101
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2553939354509654
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.25597807931189265
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.06340544935223481
timing__setup__ws__corner:nom_fast_1p32V_m40C,5.316132573511477
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.063405
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.678040
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.26502548128447034
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.26502548128447034
timing__hold__ws__corner:nom_slow_1p08V_125C,0.49710359458029074
timing__setup__ws__corner:nom_slow_1p08V_125C,4.716526858127593
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.497104
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,17.195206
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.25898159350093186
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.25898159350093186
timing__hold__ws__corner:nom_typ_1p20V_25C,0.22470648200400592
timing__setup__ws__corner:nom_typ_1p20V_25C,5.107233003289924
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.224706
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,18.160297
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2553939354509654
clock__skew__worst_setup,0.25597807931189265
timing__hold__ws,0.06340544935223481
timing__setup__ws,4.716526858127593
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.063405
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,17.195206
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,1193
design__instance__area__stdcell,20047.3
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.692684
design__instance__utilization__stdcell,0.692684
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:inverter,26
design__instance__area__class:inverter,141.523
design__instance__count__class:sequential_cell,182
design__instance__area__class:sequential_cell,8585.74
design__instance__count__class:multi_input_combinational_cell,684
design__instance__area__class:multi_input_combinational_cell,7268.49
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,236
design__instance__area__class:timing_repair_buffer,3503.61
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,16778.7
design__violations,0
design__instance__count__class:clock_buffer,54
design__instance__area__class:clock_buffer,488.074
design__instance__count__class:clock_inverter,11
design__instance__area__class:clock_inverter,59.8752
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,178
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1383
route__net__special,2
route__drc_errors__iter:0,236
route__wirelength__iter:0,16759
route__drc_errors__iter:1,96
route__wirelength__iter:1,16627
route__drc_errors__iter:2,96
route__wirelength__iter:2,16663
route__drc_errors__iter:3,18
route__wirelength__iter:3,16598
route__drc_errors__iter:4,0
route__wirelength__iter:4,16590
route__drc_errors,0
route__wirelength,16590
route__vias,5129
route__vias__singlecut,5129
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,353.92
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,1256
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,1256
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,1256
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,1256
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000152603
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000150552
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000650092
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000150552
design_powergrid__voltage__worst,0.0000150552
design_powergrid__voltage__worst__net:VPWR,1.19998
design_powergrid__drop__worst,0.0000152603
design_powergrid__drop__worst__net:VPWR,0.0000152603
design_powergrid__voltage__worst__net:VGND,0.0000150552
design_powergrid__drop__worst__net:VGND,0.0000150552
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000075399999999999998070315289366849498264855355955660343170166015625
ir__drop__worst,0.0000152999999999999992017669925292722155063529498875141143798828125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
