* Implemented opcodes [0/5]
  - [-] Arithmetic and Logic [17/24]
    - [X] ADD
    - [X] ADC
    - [X] ADIW
    - [X] SUB
    - [X] SUBI
    - [X] SBC
    - [X] SBCI
    - [X] SBIW
    - [X] AND
    - [X] ANDI
    - [X] OR
    - [X] ORI
    - [X] EOR
    - [X] COM
    - [X] NEG
    - [X] INC
    - [X] DEC
    - [ ] MUL
    - [ ] MULS
    - [ ] MULSU
    - [ ] FMUL
    - [ ] FMULS
    - [ ] FMULSU
    - [ ] DES
  - [-] Branch [12/19]
    - [X] RJMP
    - [X] IJMP
    - [ ] EIJMP
    - [ ] RCALL
    - [ ] ICALL
    - [ ] EICALL
    - [ ] CALL
    - [ ] RET
    - [ ] RETI
    - [X] CPSE
    - [X] CP
    - [X] CPC
    - [X] CPI
    - [X] SBRC
    - [X] SBRS
    - [X] SBIC
    - [X] SBIS
    - [X] BRBS
    - [X] BRBC
  - [-] Data Transfer [25/42]
    - [X] MOV
    - [X] MOVW
    - [X] LDI
    - [ ] LDS
    - [X] LD Rd, X
    - [X] LD Rd, X+
    - [X] LD Rd, -X
    - [X] LD Rd, Y
    - [X] LD Rd, Y+
    - [X] LD Rd, -Y
    - [ ] LDD Rd, Y+q
    - [X] LD Rd, Z
    - [X] LD Rd, Z+
    - [X] LD Rd, -Z
    - [ ] LDD, Z+q
    - [ ] STS
    - [X] ST X, Rr
    - [X] ST X+, Rr
    - [X] ST -X, Rr
    - [X] ST Y, Rr
    - [X] ST Y+, Rr
    - [X] ST -Y, Rr
    - [ ] STD Y+q, Rr
    - [X] ST Z, Rr
    - [X] ST Z+, Rr
    - [X] STD Z+q, Rr
    - [ ] LPM
    - [ ] LPM Rd, Z
    - [ ] LPM Rd, Z+
    - [ ] ELPM
    - [ ] ELPM Rd, Z
    - [ ] ELPM Rd, Z+
    - [ ] SPM
    - [ ] SPM Z+
    - [X] IN
    - [X] OUT
    - [X] PUSH
    - [X] POP
    - [ ] XCH
    - [ ] LAS
    - [ ] LAC
    - [ ] LAT
  - [-] Bit and Bit-test [8/10]
    - [X] LSR
    - [X] ROR
    - [X] ASR
    - [X] SWAP
    - [X] BSET
    - [X] BCLR
    - [ ] SBI
    - [ ] CBI
    - [X] BST
    - [X] BLD
  - [-] MCU Control Instructions [1/4]
    - [ ] BREAK
    - [X] NOP
    - [ ] SLEEP
    - [ ] WDR
