(edif top_module
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2017 11 28 22 44 46)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure top_module.ngc top_module.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell VCC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port P
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CLR
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell XORCY
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CI
              (direction INPUT)
            )
            (port LI
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell MUXCY
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CI
              (direction INPUT)
            )
            (port DI
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDCE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port CLR
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT3
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT4
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT2
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT1
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell BUFG
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell BUFGP
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell INV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT4_L
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port LO
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT4_D
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port LO
              (direction OUTPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library top_module_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell top_module
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port clk
              (direction INPUT)
            )
            (port h_sync
              (direction OUTPUT)
            )
            (port rst
              (direction INPUT)
            )
            (port v_sync
              (direction OUTPUT)
            )
            (port (array (rename color_out "color_out<7:0>") 8)
              (direction OUTPUT))
            (port (array (rename sw "sw<7:0>") 8)
              (direction INPUT))
            (designator "xc3s100e-5-cp132")
            (property TYPE (string "top_module") (owner "Xilinx"))
            (property BUS_INFO (string "8:OUTPUT:color_out<7:0>") (owner "Xilinx"))
            (property BUS_INFO (string "8:INPUT:sw<7:0>") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "top_module_top_module") (owner "Xilinx"))
          )
          (contents
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance color_reg_0
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance color_reg_1
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance color_reg_2
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance color_reg_3
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance color_reg_4
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance color_reg_5
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance color_reg_6
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance color_reg_7
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_v_cnt_xor_9__ "vga_cntl/Mcount_v_cnt_xor<9>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_v_cnt_xor_8__ "vga_cntl/Mcount_v_cnt_xor<8>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_v_cnt_cy_8__ "vga_cntl/Mcount_v_cnt_cy<8>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_v_cnt_xor_7__ "vga_cntl/Mcount_v_cnt_xor<7>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_v_cnt_cy_7__ "vga_cntl/Mcount_v_cnt_cy<7>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_v_cnt_xor_6__ "vga_cntl/Mcount_v_cnt_xor<6>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_v_cnt_cy_6__ "vga_cntl/Mcount_v_cnt_cy<6>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_v_cnt_xor_5__ "vga_cntl/Mcount_v_cnt_xor<5>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_v_cnt_cy_5__ "vga_cntl/Mcount_v_cnt_cy<5>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_v_cnt_xor_4__ "vga_cntl/Mcount_v_cnt_xor<4>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_v_cnt_cy_4__ "vga_cntl/Mcount_v_cnt_cy<4>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_v_cnt_xor_3__ "vga_cntl/Mcount_v_cnt_xor<3>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_v_cnt_cy_3__ "vga_cntl/Mcount_v_cnt_cy<3>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_v_cnt_xor_2__ "vga_cntl/Mcount_v_cnt_xor<2>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_v_cnt_cy_2__ "vga_cntl/Mcount_v_cnt_cy<2>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_v_cnt_xor_1__ "vga_cntl/Mcount_v_cnt_xor<1>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_v_cnt_cy_1__ "vga_cntl/Mcount_v_cnt_cy<1>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_v_cnt_xor_0__ "vga_cntl/Mcount_v_cnt_xor<0>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_v_cnt_cy_0__ "vga_cntl/Mcount_v_cnt_cy<0>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_h_cnt_xor_9__ "vga_cntl/Mcount_h_cnt_xor<9>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_h_cnt_xor_8__ "vga_cntl/Mcount_h_cnt_xor<8>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_h_cnt_cy_8__ "vga_cntl/Mcount_h_cnt_cy<8>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_h_cnt_xor_7__ "vga_cntl/Mcount_h_cnt_xor<7>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_h_cnt_cy_7__ "vga_cntl/Mcount_h_cnt_cy<7>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_h_cnt_xor_6__ "vga_cntl/Mcount_h_cnt_xor<6>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_h_cnt_cy_6__ "vga_cntl/Mcount_h_cnt_cy<6>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_h_cnt_xor_5__ "vga_cntl/Mcount_h_cnt_xor<5>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_h_cnt_cy_5__ "vga_cntl/Mcount_h_cnt_cy<5>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_h_cnt_xor_4__ "vga_cntl/Mcount_h_cnt_xor<4>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_h_cnt_cy_4__ "vga_cntl/Mcount_h_cnt_cy<4>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_h_cnt_xor_3__ "vga_cntl/Mcount_h_cnt_xor<3>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_h_cnt_cy_3__ "vga_cntl/Mcount_h_cnt_cy<3>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_h_cnt_xor_2__ "vga_cntl/Mcount_h_cnt_xor<2>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_h_cnt_cy_2__ "vga_cntl/Mcount_h_cnt_cy<2>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_h_cnt_xor_1__ "vga_cntl/Mcount_h_cnt_xor<1>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_h_cnt_cy_1__ "vga_cntl/Mcount_h_cnt_cy<1>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_h_cnt_xor_0__ "vga_cntl/Mcount_h_cnt_xor<0>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_h_cnt_cy_0__ "vga_cntl/Mcount_h_cnt_cy<0>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_v_cnt_9 "vga_cntl/v_cnt_9")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_v_cnt_8 "vga_cntl/v_cnt_8")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_v_cnt_7 "vga_cntl/v_cnt_7")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_v_cnt_6 "vga_cntl/v_cnt_6")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_v_cnt_5 "vga_cntl/v_cnt_5")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_v_cnt_4 "vga_cntl/v_cnt_4")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_v_cnt_3 "vga_cntl/v_cnt_3")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_v_cnt_2 "vga_cntl/v_cnt_2")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_v_cnt_1 "vga_cntl/v_cnt_1")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_v_cnt_0 "vga_cntl/v_cnt_0")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_h_cnt_9 "vga_cntl/h_cnt_9")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_h_cnt_8 "vga_cntl/h_cnt_8")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_h_cnt_7 "vga_cntl/h_cnt_7")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_h_cnt_6 "vga_cntl/h_cnt_6")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_h_cnt_5 "vga_cntl/h_cnt_5")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_h_cnt_4 "vga_cntl/h_cnt_4")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_h_cnt_3 "vga_cntl/h_cnt_3")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_h_cnt_2 "vga_cntl/h_cnt_2")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_h_cnt_1 "vga_cntl/h_cnt_1")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_h_cnt_0 "vga_cntl/h_cnt_0")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_clk25_renamed_0 "vga_cntl/clk25")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_h_sync_SW0 "vga_cntl/h_sync_SW0")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "95") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_h_sync "vga_cntl/h_sync")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FBFF") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_v_sync24_renamed_1 "vga_cntl/v_sync24")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "7FFF") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_color_enable8_renamed_2 "vga_cntl/color_enable8")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "57") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_color_enable21_renamed_3 "vga_cntl/color_enable21")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "7FFF") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_v_cnt_eqn_01 "vga_cntl/Mcount_v_cnt_eqn_01")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_h_cnt_eqn_01 "vga_cntl/Mcount_h_cnt_eqn_01")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_v_cnt_not00011 "vga_cntl/v_cnt_not00011")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_v_cnt_cmp_eq000034_renamed_4 "vga_cntl/v_cnt_cmp_eq000034")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0001") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_terminal_count13_renamed_5 "vga_cntl/terminal_count13")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0001") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_terminal_count32_renamed_6 "vga_cntl/terminal_count32")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0002") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_v_cnt_eqn_11 "vga_cntl/Mcount_v_cnt_eqn_11")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_h_cnt_eqn_11 "vga_cntl/Mcount_h_cnt_eqn_11")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_v_cnt_eqn_21 "vga_cntl/Mcount_v_cnt_eqn_21")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_h_cnt_eqn_21 "vga_cntl/Mcount_h_cnt_eqn_21")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_v_cnt_eqn_31 "vga_cntl/Mcount_v_cnt_eqn_31")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_h_cnt_eqn_31 "vga_cntl/Mcount_h_cnt_eqn_31")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_v_cnt_eqn_41 "vga_cntl/Mcount_v_cnt_eqn_41")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_h_cnt_eqn_41 "vga_cntl/Mcount_h_cnt_eqn_41")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_v_cnt_eqn_51 "vga_cntl/Mcount_v_cnt_eqn_51")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_h_cnt_eqn_51 "vga_cntl/Mcount_h_cnt_eqn_51")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_v_cnt_eqn_61 "vga_cntl/Mcount_v_cnt_eqn_61")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_h_cnt_eqn_61 "vga_cntl/Mcount_h_cnt_eqn_61")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_v_cnt_eqn_71 "vga_cntl/Mcount_v_cnt_eqn_71")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_h_cnt_eqn_71 "vga_cntl/Mcount_h_cnt_eqn_71")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_v_cnt_eqn_81 "vga_cntl/Mcount_v_cnt_eqn_81")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "4") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_h_cnt_eqn_81 "vga_cntl/Mcount_h_cnt_eqn_81")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_v_cnt_eqn_91 "vga_cntl/Mcount_v_cnt_eqn_91")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "4") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_h_cnt_eqn_91 "vga_cntl/Mcount_h_cnt_eqn_91")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "4") (owner "Xilinx"))
            )
            (instance (rename rst_IBUF_renamed_7 "rst_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename sw_7_IBUF_renamed_8 "sw_7_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename sw_6_IBUF_renamed_9 "sw_6_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename sw_5_IBUF_renamed_10 "sw_5_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename sw_4_IBUF_renamed_11 "sw_4_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename sw_3_IBUF_renamed_12 "sw_3_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename sw_2_IBUF_renamed_13 "sw_2_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename sw_1_IBUF_renamed_14 "sw_1_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename sw_0_IBUF_renamed_15 "sw_0_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename h_sync_OBUF_renamed_16 "h_sync_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename v_sync_OBUF_renamed_17 "v_sync_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename color_out_7_OBUF_renamed_18 "color_out_7_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename color_out_6_OBUF_renamed_19 "color_out_6_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename color_out_5_OBUF_renamed_20 "color_out_5_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename color_out_4_OBUF_renamed_21 "color_out_4_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename color_out_3_OBUF_renamed_22 "color_out_3_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename color_out_2_OBUF_renamed_23 "color_out_2_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename color_out_1_OBUF_renamed_24 "color_out_1_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename color_out_0_OBUF_renamed_25 "color_out_0_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_v_cnt_cy_8__rt_renamed_26 "vga_cntl/Mcount_v_cnt_cy<8>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_v_cnt_cy_7__rt_renamed_27 "vga_cntl/Mcount_v_cnt_cy<7>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_v_cnt_cy_6__rt_renamed_28 "vga_cntl/Mcount_v_cnt_cy<6>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_v_cnt_cy_5__rt_renamed_29 "vga_cntl/Mcount_v_cnt_cy<5>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_v_cnt_cy_4__rt_renamed_30 "vga_cntl/Mcount_v_cnt_cy<4>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_v_cnt_cy_3__rt_renamed_31 "vga_cntl/Mcount_v_cnt_cy<3>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_v_cnt_cy_2__rt_renamed_32 "vga_cntl/Mcount_v_cnt_cy<2>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_v_cnt_cy_1__rt_renamed_33 "vga_cntl/Mcount_v_cnt_cy<1>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_h_cnt_cy_8__rt_renamed_34 "vga_cntl/Mcount_h_cnt_cy<8>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_h_cnt_cy_7__rt_renamed_35 "vga_cntl/Mcount_h_cnt_cy<7>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_h_cnt_cy_6__rt_renamed_36 "vga_cntl/Mcount_h_cnt_cy<6>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_h_cnt_cy_5__rt_renamed_37 "vga_cntl/Mcount_h_cnt_cy<5>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_h_cnt_cy_4__rt_renamed_38 "vga_cntl/Mcount_h_cnt_cy<4>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_h_cnt_cy_3__rt_renamed_39 "vga_cntl/Mcount_h_cnt_cy<3>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_h_cnt_cy_2__rt_renamed_40 "vga_cntl/Mcount_h_cnt_cy<2>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_h_cnt_cy_1__rt_renamed_41 "vga_cntl/Mcount_h_cnt_cy<1>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_v_cnt_xor_9__rt_renamed_42 "vga_cntl/Mcount_v_cnt_xor<9>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_h_cnt_xor_9__rt_renamed_43 "vga_cntl/Mcount_h_cnt_xor<9>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_v_cnt_cmp_eq000036 "vga_cntl/v_cnt_cmp_eq000036")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2000") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_v_sync45_SW0 "vga_cntl/v_sync45_SW0")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FBFF") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_v_sync45 "vga_cntl/v_sync45")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FDDF") (owner "Xilinx"))
            )
            (instance (rename color_out_7_1 "color_out<7>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2000") (owner "Xilinx"))
            )
            (instance (rename color_out_6_1 "color_out<6>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2000") (owner "Xilinx"))
            )
            (instance (rename color_out_5_1 "color_out<5>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2000") (owner "Xilinx"))
            )
            (instance (rename color_out_4_1 "color_out<4>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2000") (owner "Xilinx"))
            )
            (instance (rename color_out_3_1 "color_out<3>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2000") (owner "Xilinx"))
            )
            (instance (rename color_out_2_1 "color_out<2>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2000") (owner "Xilinx"))
            )
            (instance (rename color_out_1_1 "color_out<1>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2000") (owner "Xilinx"))
            )
            (instance (rename color_out_0_1 "color_out<0>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2000") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_clk25_BUFG "vga_cntl/clk25_BUFG")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clk_BUFGP_renamed_44 "clk_BUFGP")
              (viewRef view_1 (cellRef BUFGP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_v_cnt_lut_0__INV_0 "vga_cntl/Mcount_v_cnt_lut<0>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_h_cnt_lut_0__INV_0 "vga_cntl/Mcount_h_cnt_lut<0>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_clk25_not00011_INV_0 "vga_cntl/clk25_not00011_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_v_cnt_cmp_eq000013_renamed_45 "vga_cntl/v_cnt_cmp_eq000013")
              (viewRef view_1 (cellRef LUT4_L (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0020") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_terminal_count34 "vga_cntl/terminal_count34")
              (viewRef view_1 (cellRef LUT4_D (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8000") (owner "Xilinx"))
            )
            (net N0
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef CI (instanceRef vga_cntl_Mcount_h_cnt_cy_0__))
                (portRef CI (instanceRef vga_cntl_Mcount_h_cnt_xor_0__))
                (portRef DI (instanceRef vga_cntl_Mcount_h_cnt_cy_1__))
                (portRef DI (instanceRef vga_cntl_Mcount_h_cnt_cy_2__))
                (portRef DI (instanceRef vga_cntl_Mcount_h_cnt_cy_3__))
                (portRef DI (instanceRef vga_cntl_Mcount_h_cnt_cy_4__))
                (portRef DI (instanceRef vga_cntl_Mcount_h_cnt_cy_5__))
                (portRef DI (instanceRef vga_cntl_Mcount_h_cnt_cy_6__))
                (portRef DI (instanceRef vga_cntl_Mcount_h_cnt_cy_7__))
                (portRef DI (instanceRef vga_cntl_Mcount_h_cnt_cy_8__))
                (portRef CI (instanceRef vga_cntl_Mcount_v_cnt_cy_0__))
                (portRef CI (instanceRef vga_cntl_Mcount_v_cnt_xor_0__))
                (portRef DI (instanceRef vga_cntl_Mcount_v_cnt_cy_1__))
                (portRef DI (instanceRef vga_cntl_Mcount_v_cnt_cy_2__))
                (portRef DI (instanceRef vga_cntl_Mcount_v_cnt_cy_3__))
                (portRef DI (instanceRef vga_cntl_Mcount_v_cnt_cy_4__))
                (portRef DI (instanceRef vga_cntl_Mcount_v_cnt_cy_5__))
                (portRef DI (instanceRef vga_cntl_Mcount_v_cnt_cy_6__))
                (portRef DI (instanceRef vga_cntl_Mcount_v_cnt_cy_7__))
                (portRef DI (instanceRef vga_cntl_Mcount_v_cnt_cy_8__))
              )
            )
            (net N01
              (joined
                (portRef O (instanceRef vga_cntl_h_sync_SW0))
                (portRef I0 (instanceRef vga_cntl_h_sync))
              )
            )
            (net N1
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef DI (instanceRef vga_cntl_Mcount_h_cnt_cy_0__))
                (portRef DI (instanceRef vga_cntl_Mcount_v_cnt_cy_0__))
              )
            )
            (net N2
              (joined
                (portRef O (instanceRef vga_cntl_v_sync45_SW0))
                (portRef I1 (instanceRef vga_cntl_v_sync45))
              )
            )
            (net N4
              (joined
                (portRef LO (instanceRef vga_cntl_terminal_count34))
                (portRef I0 (instanceRef vga_cntl_v_cnt_not00011))
              )
            )
            (net clk
              (joined
                (portRef clk)
                (portRef I (instanceRef clk_BUFGP_renamed_44))
              )
            )
            (net clk_BUFGP
              (joined
                (portRef C (instanceRef color_reg_0))
                (portRef C (instanceRef color_reg_1))
                (portRef C (instanceRef color_reg_2))
                (portRef C (instanceRef color_reg_3))
                (portRef C (instanceRef color_reg_4))
                (portRef C (instanceRef color_reg_5))
                (portRef C (instanceRef color_reg_6))
                (portRef C (instanceRef color_reg_7))
                (portRef C (instanceRef vga_cntl_clk25_renamed_0))
                (portRef O (instanceRef clk_BUFGP_renamed_44))
              )
            )
            (net (rename color_out_0_ "color_out<0>")
              (joined
                (portRef (member color_out 7))
                (portRef O (instanceRef color_out_0_OBUF_renamed_25))
              )
            )
            (net (rename color_out_1_ "color_out<1>")
              (joined
                (portRef (member color_out 6))
                (portRef O (instanceRef color_out_1_OBUF_renamed_24))
              )
            )
            (net (rename color_out_2_ "color_out<2>")
              (joined
                (portRef (member color_out 5))
                (portRef O (instanceRef color_out_2_OBUF_renamed_23))
              )
            )
            (net (rename color_out_3_ "color_out<3>")
              (joined
                (portRef (member color_out 4))
                (portRef O (instanceRef color_out_3_OBUF_renamed_22))
              )
            )
            (net (rename color_out_4_ "color_out<4>")
              (joined
                (portRef (member color_out 3))
                (portRef O (instanceRef color_out_4_OBUF_renamed_21))
              )
            )
            (net (rename color_out_5_ "color_out<5>")
              (joined
                (portRef (member color_out 2))
                (portRef O (instanceRef color_out_5_OBUF_renamed_20))
              )
            )
            (net (rename color_out_6_ "color_out<6>")
              (joined
                (portRef (member color_out 1))
                (portRef O (instanceRef color_out_6_OBUF_renamed_19))
              )
            )
            (net (rename color_out_7_ "color_out<7>")
              (joined
                (portRef (member color_out 0))
                (portRef O (instanceRef color_out_7_OBUF_renamed_18))
              )
            )
            (net color_out_0_OBUF
              (joined
                (portRef I (instanceRef color_out_0_OBUF_renamed_25))
                (portRef O (instanceRef color_out_0_1))
              )
            )
            (net color_out_1_OBUF
              (joined
                (portRef I (instanceRef color_out_1_OBUF_renamed_24))
                (portRef O (instanceRef color_out_1_1))
              )
            )
            (net color_out_2_OBUF
              (joined
                (portRef I (instanceRef color_out_2_OBUF_renamed_23))
                (portRef O (instanceRef color_out_2_1))
              )
            )
            (net color_out_3_OBUF
              (joined
                (portRef I (instanceRef color_out_3_OBUF_renamed_22))
                (portRef O (instanceRef color_out_3_1))
              )
            )
            (net color_out_4_OBUF
              (joined
                (portRef I (instanceRef color_out_4_OBUF_renamed_21))
                (portRef O (instanceRef color_out_4_1))
              )
            )
            (net color_out_5_OBUF
              (joined
                (portRef I (instanceRef color_out_5_OBUF_renamed_20))
                (portRef O (instanceRef color_out_5_1))
              )
            )
            (net color_out_6_OBUF
              (joined
                (portRef I (instanceRef color_out_6_OBUF_renamed_19))
                (portRef O (instanceRef color_out_6_1))
              )
            )
            (net color_out_7_OBUF
              (joined
                (portRef I (instanceRef color_out_7_OBUF_renamed_18))
                (portRef O (instanceRef color_out_7_1))
              )
            )
            (net (rename color_reg_0_ "color_reg<0>")
              (joined
                (portRef Q (instanceRef color_reg_0))
                (portRef I3 (instanceRef color_out_0_1))
              )
            )
            (net (rename color_reg_1_ "color_reg<1>")
              (joined
                (portRef Q (instanceRef color_reg_1))
                (portRef I3 (instanceRef color_out_1_1))
              )
            )
            (net (rename color_reg_2_ "color_reg<2>")
              (joined
                (portRef Q (instanceRef color_reg_2))
                (portRef I3 (instanceRef color_out_2_1))
              )
            )
            (net (rename color_reg_3_ "color_reg<3>")
              (joined
                (portRef Q (instanceRef color_reg_3))
                (portRef I3 (instanceRef color_out_3_1))
              )
            )
            (net (rename color_reg_4_ "color_reg<4>")
              (joined
                (portRef Q (instanceRef color_reg_4))
                (portRef I3 (instanceRef color_out_4_1))
              )
            )
            (net (rename color_reg_5_ "color_reg<5>")
              (joined
                (portRef Q (instanceRef color_reg_5))
                (portRef I3 (instanceRef color_out_5_1))
              )
            )
            (net (rename color_reg_6_ "color_reg<6>")
              (joined
                (portRef Q (instanceRef color_reg_6))
                (portRef I3 (instanceRef color_out_6_1))
              )
            )
            (net (rename color_reg_7_ "color_reg<7>")
              (joined
                (portRef Q (instanceRef color_reg_7))
                (portRef I3 (instanceRef color_out_7_1))
              )
            )
            (net h_sync
              (joined
                (portRef h_sync)
                (portRef O (instanceRef h_sync_OBUF_renamed_16))
              )
            )
            (net h_sync_OBUF
              (joined
                (portRef O (instanceRef vga_cntl_h_sync))
                (portRef I (instanceRef h_sync_OBUF_renamed_16))
              )
            )
            (net rst
              (joined
                (portRef rst)
                (portRef I (instanceRef rst_IBUF_renamed_7))
              )
            )
            (net rst_IBUF
              (joined
                (portRef CLR (instanceRef color_reg_0))
                (portRef CLR (instanceRef color_reg_1))
                (portRef CLR (instanceRef color_reg_2))
                (portRef CLR (instanceRef color_reg_3))
                (portRef CLR (instanceRef color_reg_4))
                (portRef CLR (instanceRef color_reg_5))
                (portRef CLR (instanceRef color_reg_6))
                (portRef CLR (instanceRef color_reg_7))
                (portRef CLR (instanceRef vga_cntl_clk25_renamed_0))
                (portRef CLR (instanceRef vga_cntl_h_cnt_0))
                (portRef CLR (instanceRef vga_cntl_h_cnt_1))
                (portRef CLR (instanceRef vga_cntl_h_cnt_2))
                (portRef CLR (instanceRef vga_cntl_h_cnt_3))
                (portRef CLR (instanceRef vga_cntl_h_cnt_4))
                (portRef CLR (instanceRef vga_cntl_h_cnt_5))
                (portRef CLR (instanceRef vga_cntl_h_cnt_6))
                (portRef CLR (instanceRef vga_cntl_h_cnt_7))
                (portRef CLR (instanceRef vga_cntl_h_cnt_8))
                (portRef CLR (instanceRef vga_cntl_h_cnt_9))
                (portRef CLR (instanceRef vga_cntl_v_cnt_0))
                (portRef CLR (instanceRef vga_cntl_v_cnt_1))
                (portRef CLR (instanceRef vga_cntl_v_cnt_2))
                (portRef CLR (instanceRef vga_cntl_v_cnt_3))
                (portRef CLR (instanceRef vga_cntl_v_cnt_4))
                (portRef CLR (instanceRef vga_cntl_v_cnt_5))
                (portRef CLR (instanceRef vga_cntl_v_cnt_6))
                (portRef CLR (instanceRef vga_cntl_v_cnt_7))
                (portRef CLR (instanceRef vga_cntl_v_cnt_8))
                (portRef CLR (instanceRef vga_cntl_v_cnt_9))
                (portRef O (instanceRef rst_IBUF_renamed_7))
              )
            )
            (net (rename sw_0_ "sw<0>")
              (joined
                (portRef (member sw 7))
                (portRef I (instanceRef sw_0_IBUF_renamed_15))
              )
            )
            (net (rename sw_1_ "sw<1>")
              (joined
                (portRef (member sw 6))
                (portRef I (instanceRef sw_1_IBUF_renamed_14))
              )
            )
            (net (rename sw_2_ "sw<2>")
              (joined
                (portRef (member sw 5))
                (portRef I (instanceRef sw_2_IBUF_renamed_13))
              )
            )
            (net (rename sw_3_ "sw<3>")
              (joined
                (portRef (member sw 4))
                (portRef I (instanceRef sw_3_IBUF_renamed_12))
              )
            )
            (net (rename sw_4_ "sw<4>")
              (joined
                (portRef (member sw 3))
                (portRef I (instanceRef sw_4_IBUF_renamed_11))
              )
            )
            (net (rename sw_5_ "sw<5>")
              (joined
                (portRef (member sw 2))
                (portRef I (instanceRef sw_5_IBUF_renamed_10))
              )
            )
            (net (rename sw_6_ "sw<6>")
              (joined
                (portRef (member sw 1))
                (portRef I (instanceRef sw_6_IBUF_renamed_9))
              )
            )
            (net (rename sw_7_ "sw<7>")
              (joined
                (portRef (member sw 0))
                (portRef I (instanceRef sw_7_IBUF_renamed_8))
              )
            )
            (net sw_0_IBUF
              (joined
                (portRef D (instanceRef color_reg_0))
                (portRef O (instanceRef sw_0_IBUF_renamed_15))
              )
            )
            (net sw_1_IBUF
              (joined
                (portRef D (instanceRef color_reg_1))
                (portRef O (instanceRef sw_1_IBUF_renamed_14))
              )
            )
            (net sw_2_IBUF
              (joined
                (portRef D (instanceRef color_reg_2))
                (portRef O (instanceRef sw_2_IBUF_renamed_13))
              )
            )
            (net sw_3_IBUF
              (joined
                (portRef D (instanceRef color_reg_3))
                (portRef O (instanceRef sw_3_IBUF_renamed_12))
              )
            )
            (net sw_4_IBUF
              (joined
                (portRef D (instanceRef color_reg_4))
                (portRef O (instanceRef sw_4_IBUF_renamed_11))
              )
            )
            (net sw_5_IBUF
              (joined
                (portRef D (instanceRef color_reg_5))
                (portRef O (instanceRef sw_5_IBUF_renamed_10))
              )
            )
            (net sw_6_IBUF
              (joined
                (portRef D (instanceRef color_reg_6))
                (portRef O (instanceRef sw_6_IBUF_renamed_9))
              )
            )
            (net sw_7_IBUF
              (joined
                (portRef D (instanceRef color_reg_7))
                (portRef O (instanceRef sw_7_IBUF_renamed_8))
              )
            )
            (net v_sync
              (joined
                (portRef v_sync)
                (portRef O (instanceRef v_sync_OBUF_renamed_17))
              )
            )
            (net v_sync_OBUF
              (joined
                (portRef I (instanceRef v_sync_OBUF_renamed_17))
                (portRef O (instanceRef vga_cntl_v_sync45))
              )
            )
            (net (rename vga_cntl_Mcount_h_cnt_cy_0_ "vga_cntl/Mcount_h_cnt_cy<0>")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_h_cnt_cy_0__))
                (portRef CI (instanceRef vga_cntl_Mcount_h_cnt_cy_1__))
                (portRef CI (instanceRef vga_cntl_Mcount_h_cnt_xor_1__))
              )
            )
            (net (rename vga_cntl_Mcount_h_cnt_cy_1_ "vga_cntl/Mcount_h_cnt_cy<1>")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_h_cnt_cy_1__))
                (portRef CI (instanceRef vga_cntl_Mcount_h_cnt_cy_2__))
                (portRef CI (instanceRef vga_cntl_Mcount_h_cnt_xor_2__))
              )
            )
            (net (rename vga_cntl_Mcount_h_cnt_cy_1__rt "vga_cntl/Mcount_h_cnt_cy<1>_rt")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_h_cnt_cy_1__rt_renamed_41))
                (portRef S (instanceRef vga_cntl_Mcount_h_cnt_cy_1__))
                (portRef LI (instanceRef vga_cntl_Mcount_h_cnt_xor_1__))
              )
            )
            (net (rename vga_cntl_Mcount_h_cnt_cy_2_ "vga_cntl/Mcount_h_cnt_cy<2>")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_h_cnt_cy_2__))
                (portRef CI (instanceRef vga_cntl_Mcount_h_cnt_cy_3__))
                (portRef CI (instanceRef vga_cntl_Mcount_h_cnt_xor_3__))
              )
            )
            (net (rename vga_cntl_Mcount_h_cnt_cy_2__rt "vga_cntl/Mcount_h_cnt_cy<2>_rt")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_h_cnt_cy_2__rt_renamed_40))
                (portRef S (instanceRef vga_cntl_Mcount_h_cnt_cy_2__))
                (portRef LI (instanceRef vga_cntl_Mcount_h_cnt_xor_2__))
              )
            )
            (net (rename vga_cntl_Mcount_h_cnt_cy_3_ "vga_cntl/Mcount_h_cnt_cy<3>")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_h_cnt_cy_3__))
                (portRef CI (instanceRef vga_cntl_Mcount_h_cnt_cy_4__))
                (portRef CI (instanceRef vga_cntl_Mcount_h_cnt_xor_4__))
              )
            )
            (net (rename vga_cntl_Mcount_h_cnt_cy_3__rt "vga_cntl/Mcount_h_cnt_cy<3>_rt")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_h_cnt_cy_3__rt_renamed_39))
                (portRef S (instanceRef vga_cntl_Mcount_h_cnt_cy_3__))
                (portRef LI (instanceRef vga_cntl_Mcount_h_cnt_xor_3__))
              )
            )
            (net (rename vga_cntl_Mcount_h_cnt_cy_4_ "vga_cntl/Mcount_h_cnt_cy<4>")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_h_cnt_cy_4__))
                (portRef CI (instanceRef vga_cntl_Mcount_h_cnt_cy_5__))
                (portRef CI (instanceRef vga_cntl_Mcount_h_cnt_xor_5__))
              )
            )
            (net (rename vga_cntl_Mcount_h_cnt_cy_4__rt "vga_cntl/Mcount_h_cnt_cy<4>_rt")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_h_cnt_cy_4__rt_renamed_38))
                (portRef S (instanceRef vga_cntl_Mcount_h_cnt_cy_4__))
                (portRef LI (instanceRef vga_cntl_Mcount_h_cnt_xor_4__))
              )
            )
            (net (rename vga_cntl_Mcount_h_cnt_cy_5_ "vga_cntl/Mcount_h_cnt_cy<5>")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_h_cnt_cy_5__))
                (portRef CI (instanceRef vga_cntl_Mcount_h_cnt_cy_6__))
                (portRef CI (instanceRef vga_cntl_Mcount_h_cnt_xor_6__))
              )
            )
            (net (rename vga_cntl_Mcount_h_cnt_cy_5__rt "vga_cntl/Mcount_h_cnt_cy<5>_rt")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_h_cnt_cy_5__rt_renamed_37))
                (portRef S (instanceRef vga_cntl_Mcount_h_cnt_cy_5__))
                (portRef LI (instanceRef vga_cntl_Mcount_h_cnt_xor_5__))
              )
            )
            (net (rename vga_cntl_Mcount_h_cnt_cy_6_ "vga_cntl/Mcount_h_cnt_cy<6>")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_h_cnt_cy_6__))
                (portRef CI (instanceRef vga_cntl_Mcount_h_cnt_cy_7__))
                (portRef CI (instanceRef vga_cntl_Mcount_h_cnt_xor_7__))
              )
            )
            (net (rename vga_cntl_Mcount_h_cnt_cy_6__rt "vga_cntl/Mcount_h_cnt_cy<6>_rt")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_h_cnt_cy_6__rt_renamed_36))
                (portRef S (instanceRef vga_cntl_Mcount_h_cnt_cy_6__))
                (portRef LI (instanceRef vga_cntl_Mcount_h_cnt_xor_6__))
              )
            )
            (net (rename vga_cntl_Mcount_h_cnt_cy_7_ "vga_cntl/Mcount_h_cnt_cy<7>")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_h_cnt_cy_7__))
                (portRef CI (instanceRef vga_cntl_Mcount_h_cnt_cy_8__))
                (portRef CI (instanceRef vga_cntl_Mcount_h_cnt_xor_8__))
              )
            )
            (net (rename vga_cntl_Mcount_h_cnt_cy_7__rt "vga_cntl/Mcount_h_cnt_cy<7>_rt")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_h_cnt_cy_7__rt_renamed_35))
                (portRef S (instanceRef vga_cntl_Mcount_h_cnt_cy_7__))
                (portRef LI (instanceRef vga_cntl_Mcount_h_cnt_xor_7__))
              )
            )
            (net (rename vga_cntl_Mcount_h_cnt_cy_8_ "vga_cntl/Mcount_h_cnt_cy<8>")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_h_cnt_cy_8__))
                (portRef CI (instanceRef vga_cntl_Mcount_h_cnt_xor_9__))
              )
            )
            (net (rename vga_cntl_Mcount_h_cnt_cy_8__rt "vga_cntl/Mcount_h_cnt_cy<8>_rt")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_h_cnt_cy_8__rt_renamed_34))
                (portRef S (instanceRef vga_cntl_Mcount_h_cnt_cy_8__))
                (portRef LI (instanceRef vga_cntl_Mcount_h_cnt_xor_8__))
              )
            )
            (net (rename vga_cntl_Mcount_h_cnt_eqn_0 "vga_cntl/Mcount_h_cnt_eqn_0")
              (joined
                (portRef D (instanceRef vga_cntl_h_cnt_0))
                (portRef O (instanceRef vga_cntl_Mcount_h_cnt_eqn_01))
              )
            )
            (net (rename vga_cntl_Mcount_h_cnt_eqn_1 "vga_cntl/Mcount_h_cnt_eqn_1")
              (joined
                (portRef D (instanceRef vga_cntl_h_cnt_1))
                (portRef O (instanceRef vga_cntl_Mcount_h_cnt_eqn_11))
              )
            )
            (net (rename vga_cntl_Mcount_h_cnt_eqn_2 "vga_cntl/Mcount_h_cnt_eqn_2")
              (joined
                (portRef D (instanceRef vga_cntl_h_cnt_2))
                (portRef O (instanceRef vga_cntl_Mcount_h_cnt_eqn_21))
              )
            )
            (net (rename vga_cntl_Mcount_h_cnt_eqn_3 "vga_cntl/Mcount_h_cnt_eqn_3")
              (joined
                (portRef D (instanceRef vga_cntl_h_cnt_3))
                (portRef O (instanceRef vga_cntl_Mcount_h_cnt_eqn_31))
              )
            )
            (net (rename vga_cntl_Mcount_h_cnt_eqn_4 "vga_cntl/Mcount_h_cnt_eqn_4")
              (joined
                (portRef D (instanceRef vga_cntl_h_cnt_4))
                (portRef O (instanceRef vga_cntl_Mcount_h_cnt_eqn_41))
              )
            )
            (net (rename vga_cntl_Mcount_h_cnt_eqn_5 "vga_cntl/Mcount_h_cnt_eqn_5")
              (joined
                (portRef D (instanceRef vga_cntl_h_cnt_5))
                (portRef O (instanceRef vga_cntl_Mcount_h_cnt_eqn_51))
              )
            )
            (net (rename vga_cntl_Mcount_h_cnt_eqn_6 "vga_cntl/Mcount_h_cnt_eqn_6")
              (joined
                (portRef D (instanceRef vga_cntl_h_cnt_6))
                (portRef O (instanceRef vga_cntl_Mcount_h_cnt_eqn_61))
              )
            )
            (net (rename vga_cntl_Mcount_h_cnt_eqn_7 "vga_cntl/Mcount_h_cnt_eqn_7")
              (joined
                (portRef D (instanceRef vga_cntl_h_cnt_7))
                (portRef O (instanceRef vga_cntl_Mcount_h_cnt_eqn_71))
              )
            )
            (net (rename vga_cntl_Mcount_h_cnt_eqn_8 "vga_cntl/Mcount_h_cnt_eqn_8")
              (joined
                (portRef D (instanceRef vga_cntl_h_cnt_8))
                (portRef O (instanceRef vga_cntl_Mcount_h_cnt_eqn_81))
              )
            )
            (net (rename vga_cntl_Mcount_h_cnt_eqn_9 "vga_cntl/Mcount_h_cnt_eqn_9")
              (joined
                (portRef D (instanceRef vga_cntl_h_cnt_9))
                (portRef O (instanceRef vga_cntl_Mcount_h_cnt_eqn_91))
              )
            )
            (net (rename vga_cntl_Mcount_h_cnt_lut_0_ "vga_cntl/Mcount_h_cnt_lut<0>")
              (joined
                (portRef S (instanceRef vga_cntl_Mcount_h_cnt_cy_0__))
                (portRef LI (instanceRef vga_cntl_Mcount_h_cnt_xor_0__))
                (portRef O (instanceRef vga_cntl_Mcount_h_cnt_lut_0__INV_0))
              )
            )
            (net (rename vga_cntl_Mcount_h_cnt_xor_9__rt "vga_cntl/Mcount_h_cnt_xor<9>_rt")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_h_cnt_xor_9__rt_renamed_43))
                (portRef LI (instanceRef vga_cntl_Mcount_h_cnt_xor_9__))
              )
            )
            (net (rename vga_cntl_Mcount_v_cnt_cy_0_ "vga_cntl/Mcount_v_cnt_cy<0>")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_v_cnt_cy_0__))
                (portRef CI (instanceRef vga_cntl_Mcount_v_cnt_cy_1__))
                (portRef CI (instanceRef vga_cntl_Mcount_v_cnt_xor_1__))
              )
            )
            (net (rename vga_cntl_Mcount_v_cnt_cy_1_ "vga_cntl/Mcount_v_cnt_cy<1>")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_v_cnt_cy_1__))
                (portRef CI (instanceRef vga_cntl_Mcount_v_cnt_cy_2__))
                (portRef CI (instanceRef vga_cntl_Mcount_v_cnt_xor_2__))
              )
            )
            (net (rename vga_cntl_Mcount_v_cnt_cy_1__rt "vga_cntl/Mcount_v_cnt_cy<1>_rt")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_v_cnt_cy_1__rt_renamed_33))
                (portRef S (instanceRef vga_cntl_Mcount_v_cnt_cy_1__))
                (portRef LI (instanceRef vga_cntl_Mcount_v_cnt_xor_1__))
              )
            )
            (net (rename vga_cntl_Mcount_v_cnt_cy_2_ "vga_cntl/Mcount_v_cnt_cy<2>")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_v_cnt_cy_2__))
                (portRef CI (instanceRef vga_cntl_Mcount_v_cnt_cy_3__))
                (portRef CI (instanceRef vga_cntl_Mcount_v_cnt_xor_3__))
              )
            )
            (net (rename vga_cntl_Mcount_v_cnt_cy_2__rt "vga_cntl/Mcount_v_cnt_cy<2>_rt")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_v_cnt_cy_2__rt_renamed_32))
                (portRef S (instanceRef vga_cntl_Mcount_v_cnt_cy_2__))
                (portRef LI (instanceRef vga_cntl_Mcount_v_cnt_xor_2__))
              )
            )
            (net (rename vga_cntl_Mcount_v_cnt_cy_3_ "vga_cntl/Mcount_v_cnt_cy<3>")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_v_cnt_cy_3__))
                (portRef CI (instanceRef vga_cntl_Mcount_v_cnt_cy_4__))
                (portRef CI (instanceRef vga_cntl_Mcount_v_cnt_xor_4__))
              )
            )
            (net (rename vga_cntl_Mcount_v_cnt_cy_3__rt "vga_cntl/Mcount_v_cnt_cy<3>_rt")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_v_cnt_cy_3__rt_renamed_31))
                (portRef S (instanceRef vga_cntl_Mcount_v_cnt_cy_3__))
                (portRef LI (instanceRef vga_cntl_Mcount_v_cnt_xor_3__))
              )
            )
            (net (rename vga_cntl_Mcount_v_cnt_cy_4_ "vga_cntl/Mcount_v_cnt_cy<4>")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_v_cnt_cy_4__))
                (portRef CI (instanceRef vga_cntl_Mcount_v_cnt_cy_5__))
                (portRef CI (instanceRef vga_cntl_Mcount_v_cnt_xor_5__))
              )
            )
            (net (rename vga_cntl_Mcount_v_cnt_cy_4__rt "vga_cntl/Mcount_v_cnt_cy<4>_rt")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_v_cnt_cy_4__rt_renamed_30))
                (portRef S (instanceRef vga_cntl_Mcount_v_cnt_cy_4__))
                (portRef LI (instanceRef vga_cntl_Mcount_v_cnt_xor_4__))
              )
            )
            (net (rename vga_cntl_Mcount_v_cnt_cy_5_ "vga_cntl/Mcount_v_cnt_cy<5>")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_v_cnt_cy_5__))
                (portRef CI (instanceRef vga_cntl_Mcount_v_cnt_cy_6__))
                (portRef CI (instanceRef vga_cntl_Mcount_v_cnt_xor_6__))
              )
            )
            (net (rename vga_cntl_Mcount_v_cnt_cy_5__rt "vga_cntl/Mcount_v_cnt_cy<5>_rt")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_v_cnt_cy_5__rt_renamed_29))
                (portRef S (instanceRef vga_cntl_Mcount_v_cnt_cy_5__))
                (portRef LI (instanceRef vga_cntl_Mcount_v_cnt_xor_5__))
              )
            )
            (net (rename vga_cntl_Mcount_v_cnt_cy_6_ "vga_cntl/Mcount_v_cnt_cy<6>")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_v_cnt_cy_6__))
                (portRef CI (instanceRef vga_cntl_Mcount_v_cnt_cy_7__))
                (portRef CI (instanceRef vga_cntl_Mcount_v_cnt_xor_7__))
              )
            )
            (net (rename vga_cntl_Mcount_v_cnt_cy_6__rt "vga_cntl/Mcount_v_cnt_cy<6>_rt")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_v_cnt_cy_6__rt_renamed_28))
                (portRef S (instanceRef vga_cntl_Mcount_v_cnt_cy_6__))
                (portRef LI (instanceRef vga_cntl_Mcount_v_cnt_xor_6__))
              )
            )
            (net (rename vga_cntl_Mcount_v_cnt_cy_7_ "vga_cntl/Mcount_v_cnt_cy<7>")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_v_cnt_cy_7__))
                (portRef CI (instanceRef vga_cntl_Mcount_v_cnt_cy_8__))
                (portRef CI (instanceRef vga_cntl_Mcount_v_cnt_xor_8__))
              )
            )
            (net (rename vga_cntl_Mcount_v_cnt_cy_7__rt "vga_cntl/Mcount_v_cnt_cy<7>_rt")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_v_cnt_cy_7__rt_renamed_27))
                (portRef S (instanceRef vga_cntl_Mcount_v_cnt_cy_7__))
                (portRef LI (instanceRef vga_cntl_Mcount_v_cnt_xor_7__))
              )
            )
            (net (rename vga_cntl_Mcount_v_cnt_cy_8_ "vga_cntl/Mcount_v_cnt_cy<8>")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_v_cnt_cy_8__))
                (portRef CI (instanceRef vga_cntl_Mcount_v_cnt_xor_9__))
              )
            )
            (net (rename vga_cntl_Mcount_v_cnt_cy_8__rt "vga_cntl/Mcount_v_cnt_cy<8>_rt")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_v_cnt_cy_8__rt_renamed_26))
                (portRef S (instanceRef vga_cntl_Mcount_v_cnt_cy_8__))
                (portRef LI (instanceRef vga_cntl_Mcount_v_cnt_xor_8__))
              )
            )
            (net (rename vga_cntl_Mcount_v_cnt_eqn_0 "vga_cntl/Mcount_v_cnt_eqn_0")
              (joined
                (portRef D (instanceRef vga_cntl_v_cnt_0))
                (portRef O (instanceRef vga_cntl_Mcount_v_cnt_eqn_01))
              )
            )
            (net (rename vga_cntl_Mcount_v_cnt_eqn_1 "vga_cntl/Mcount_v_cnt_eqn_1")
              (joined
                (portRef D (instanceRef vga_cntl_v_cnt_1))
                (portRef O (instanceRef vga_cntl_Mcount_v_cnt_eqn_11))
              )
            )
            (net (rename vga_cntl_Mcount_v_cnt_eqn_2 "vga_cntl/Mcount_v_cnt_eqn_2")
              (joined
                (portRef D (instanceRef vga_cntl_v_cnt_2))
                (portRef O (instanceRef vga_cntl_Mcount_v_cnt_eqn_21))
              )
            )
            (net (rename vga_cntl_Mcount_v_cnt_eqn_3 "vga_cntl/Mcount_v_cnt_eqn_3")
              (joined
                (portRef D (instanceRef vga_cntl_v_cnt_3))
                (portRef O (instanceRef vga_cntl_Mcount_v_cnt_eqn_31))
              )
            )
            (net (rename vga_cntl_Mcount_v_cnt_eqn_4 "vga_cntl/Mcount_v_cnt_eqn_4")
              (joined
                (portRef D (instanceRef vga_cntl_v_cnt_4))
                (portRef O (instanceRef vga_cntl_Mcount_v_cnt_eqn_41))
              )
            )
            (net (rename vga_cntl_Mcount_v_cnt_eqn_5 "vga_cntl/Mcount_v_cnt_eqn_5")
              (joined
                (portRef D (instanceRef vga_cntl_v_cnt_5))
                (portRef O (instanceRef vga_cntl_Mcount_v_cnt_eqn_51))
              )
            )
            (net (rename vga_cntl_Mcount_v_cnt_eqn_6 "vga_cntl/Mcount_v_cnt_eqn_6")
              (joined
                (portRef D (instanceRef vga_cntl_v_cnt_6))
                (portRef O (instanceRef vga_cntl_Mcount_v_cnt_eqn_61))
              )
            )
            (net (rename vga_cntl_Mcount_v_cnt_eqn_7 "vga_cntl/Mcount_v_cnt_eqn_7")
              (joined
                (portRef D (instanceRef vga_cntl_v_cnt_7))
                (portRef O (instanceRef vga_cntl_Mcount_v_cnt_eqn_71))
              )
            )
            (net (rename vga_cntl_Mcount_v_cnt_eqn_8 "vga_cntl/Mcount_v_cnt_eqn_8")
              (joined
                (portRef D (instanceRef vga_cntl_v_cnt_8))
                (portRef O (instanceRef vga_cntl_Mcount_v_cnt_eqn_81))
              )
            )
            (net (rename vga_cntl_Mcount_v_cnt_eqn_9 "vga_cntl/Mcount_v_cnt_eqn_9")
              (joined
                (portRef D (instanceRef vga_cntl_v_cnt_9))
                (portRef O (instanceRef vga_cntl_Mcount_v_cnt_eqn_91))
              )
            )
            (net (rename vga_cntl_Mcount_v_cnt_lut_0_ "vga_cntl/Mcount_v_cnt_lut<0>")
              (joined
                (portRef S (instanceRef vga_cntl_Mcount_v_cnt_cy_0__))
                (portRef LI (instanceRef vga_cntl_Mcount_v_cnt_xor_0__))
                (portRef O (instanceRef vga_cntl_Mcount_v_cnt_lut_0__INV_0))
              )
            )
            (net (rename vga_cntl_Mcount_v_cnt_xor_9__rt "vga_cntl/Mcount_v_cnt_xor<9>_rt")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_v_cnt_xor_9__rt_renamed_42))
                (portRef LI (instanceRef vga_cntl_Mcount_v_cnt_xor_9__))
              )
            )
            (net (rename vga_cntl_Result_0_ "vga_cntl/Result<0>")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_h_cnt_xor_0__))
                (portRef I0 (instanceRef vga_cntl_Mcount_h_cnt_eqn_01))
              )
            )
            (net (rename vga_cntl_Result_0_1 "vga_cntl/Result<0>1")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_v_cnt_xor_0__))
                (portRef I0 (instanceRef vga_cntl_Mcount_v_cnt_eqn_01))
              )
            )
            (net (rename vga_cntl_Result_1_ "vga_cntl/Result<1>")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_h_cnt_xor_1__))
                (portRef I0 (instanceRef vga_cntl_Mcount_h_cnt_eqn_11))
              )
            )
            (net (rename vga_cntl_Result_1_1 "vga_cntl/Result<1>1")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_v_cnt_xor_1__))
                (portRef I0 (instanceRef vga_cntl_Mcount_v_cnt_eqn_11))
              )
            )
            (net (rename vga_cntl_Result_2_ "vga_cntl/Result<2>")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_h_cnt_xor_2__))
                (portRef I0 (instanceRef vga_cntl_Mcount_h_cnt_eqn_21))
              )
            )
            (net (rename vga_cntl_Result_2_1 "vga_cntl/Result<2>1")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_v_cnt_xor_2__))
                (portRef I0 (instanceRef vga_cntl_Mcount_v_cnt_eqn_21))
              )
            )
            (net (rename vga_cntl_Result_3_ "vga_cntl/Result<3>")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_h_cnt_xor_3__))
                (portRef I0 (instanceRef vga_cntl_Mcount_h_cnt_eqn_31))
              )
            )
            (net (rename vga_cntl_Result_3_1 "vga_cntl/Result<3>1")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_v_cnt_xor_3__))
                (portRef I0 (instanceRef vga_cntl_Mcount_v_cnt_eqn_31))
              )
            )
            (net (rename vga_cntl_Result_4_ "vga_cntl/Result<4>")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_h_cnt_xor_4__))
                (portRef I0 (instanceRef vga_cntl_Mcount_h_cnt_eqn_41))
              )
            )
            (net (rename vga_cntl_Result_4_1 "vga_cntl/Result<4>1")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_v_cnt_xor_4__))
                (portRef I0 (instanceRef vga_cntl_Mcount_v_cnt_eqn_41))
              )
            )
            (net (rename vga_cntl_Result_5_ "vga_cntl/Result<5>")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_h_cnt_xor_5__))
                (portRef I0 (instanceRef vga_cntl_Mcount_h_cnt_eqn_51))
              )
            )
            (net (rename vga_cntl_Result_5_1 "vga_cntl/Result<5>1")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_v_cnt_xor_5__))
                (portRef I0 (instanceRef vga_cntl_Mcount_v_cnt_eqn_51))
              )
            )
            (net (rename vga_cntl_Result_6_ "vga_cntl/Result<6>")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_h_cnt_xor_6__))
                (portRef I0 (instanceRef vga_cntl_Mcount_h_cnt_eqn_61))
              )
            )
            (net (rename vga_cntl_Result_6_1 "vga_cntl/Result<6>1")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_v_cnt_xor_6__))
                (portRef I0 (instanceRef vga_cntl_Mcount_v_cnt_eqn_61))
              )
            )
            (net (rename vga_cntl_Result_7_ "vga_cntl/Result<7>")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_h_cnt_xor_7__))
                (portRef I0 (instanceRef vga_cntl_Mcount_h_cnt_eqn_71))
              )
            )
            (net (rename vga_cntl_Result_7_1 "vga_cntl/Result<7>1")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_v_cnt_xor_7__))
                (portRef I0 (instanceRef vga_cntl_Mcount_v_cnt_eqn_71))
              )
            )
            (net (rename vga_cntl_Result_8_ "vga_cntl/Result<8>")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_h_cnt_xor_8__))
                (portRef I0 (instanceRef vga_cntl_Mcount_h_cnt_eqn_81))
              )
            )
            (net (rename vga_cntl_Result_8_1 "vga_cntl/Result<8>1")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_v_cnt_xor_8__))
                (portRef I1 (instanceRef vga_cntl_Mcount_v_cnt_eqn_81))
              )
            )
            (net (rename vga_cntl_Result_9_ "vga_cntl/Result<9>")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_h_cnt_xor_9__))
                (portRef I1 (instanceRef vga_cntl_Mcount_h_cnt_eqn_91))
              )
            )
            (net (rename vga_cntl_Result_9_1 "vga_cntl/Result<9>1")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_v_cnt_xor_9__))
                (portRef I1 (instanceRef vga_cntl_Mcount_v_cnt_eqn_91))
              )
            )
            (net (rename vga_cntl_clk25 "vga_cntl/clk25")
              (joined
                (portRef C (instanceRef vga_cntl_h_cnt_0))
                (portRef C (instanceRef vga_cntl_h_cnt_1))
                (portRef C (instanceRef vga_cntl_h_cnt_2))
                (portRef C (instanceRef vga_cntl_h_cnt_3))
                (portRef C (instanceRef vga_cntl_h_cnt_4))
                (portRef C (instanceRef vga_cntl_h_cnt_5))
                (portRef C (instanceRef vga_cntl_h_cnt_6))
                (portRef C (instanceRef vga_cntl_h_cnt_7))
                (portRef C (instanceRef vga_cntl_h_cnt_8))
                (portRef C (instanceRef vga_cntl_h_cnt_9))
                (portRef C (instanceRef vga_cntl_v_cnt_0))
                (portRef C (instanceRef vga_cntl_v_cnt_1))
                (portRef C (instanceRef vga_cntl_v_cnt_2))
                (portRef C (instanceRef vga_cntl_v_cnt_3))
                (portRef C (instanceRef vga_cntl_v_cnt_4))
                (portRef C (instanceRef vga_cntl_v_cnt_5))
                (portRef C (instanceRef vga_cntl_v_cnt_6))
                (portRef C (instanceRef vga_cntl_v_cnt_7))
                (portRef C (instanceRef vga_cntl_v_cnt_8))
                (portRef C (instanceRef vga_cntl_v_cnt_9))
                (portRef O (instanceRef vga_cntl_clk25_BUFG))
              )
            )
            (net (rename vga_cntl_clk251 "vga_cntl/clk251")
              (joined
                (portRef Q (instanceRef vga_cntl_clk25_renamed_0))
                (portRef I (instanceRef vga_cntl_clk25_BUFG))
                (portRef I (instanceRef vga_cntl_clk25_not00011_INV_0))
              )
            )
            (net (rename vga_cntl_clk25_not0001 "vga_cntl/clk25_not0001")
              (joined
                (portRef D (instanceRef vga_cntl_clk25_renamed_0))
                (portRef O (instanceRef vga_cntl_clk25_not00011_INV_0))
              )
            )
            (net (rename vga_cntl_color_enable21 "vga_cntl/color_enable21")
              (joined
                (portRef O (instanceRef vga_cntl_color_enable21_renamed_3))
                (portRef I0 (instanceRef color_out_7_1))
                (portRef I0 (instanceRef color_out_6_1))
                (portRef I0 (instanceRef color_out_5_1))
                (portRef I0 (instanceRef color_out_4_1))
                (portRef I0 (instanceRef color_out_3_1))
                (portRef I0 (instanceRef color_out_2_1))
                (portRef I0 (instanceRef color_out_1_1))
                (portRef I0 (instanceRef color_out_0_1))
              )
            )
            (net (rename vga_cntl_color_enable8 "vga_cntl/color_enable8")
              (joined
                (portRef O (instanceRef vga_cntl_color_enable8_renamed_2))
                (portRef I2 (instanceRef color_out_7_1))
                (portRef I2 (instanceRef color_out_6_1))
                (portRef I2 (instanceRef color_out_5_1))
                (portRef I2 (instanceRef color_out_4_1))
                (portRef I2 (instanceRef color_out_3_1))
                (portRef I2 (instanceRef color_out_2_1))
                (portRef I2 (instanceRef color_out_1_1))
                (portRef I2 (instanceRef color_out_0_1))
              )
            )
            (net (rename vga_cntl_h_cnt_0_ "vga_cntl/h_cnt<0>")
              (joined
                (portRef Q (instanceRef vga_cntl_h_cnt_0))
                (portRef I3 (instanceRef vga_cntl_terminal_count13_renamed_5))
                (portRef I (instanceRef vga_cntl_Mcount_h_cnt_lut_0__INV_0))
              )
            )
            (net (rename vga_cntl_h_cnt_1_ "vga_cntl/h_cnt<1>")
              (joined
                (portRef Q (instanceRef vga_cntl_h_cnt_1))
                (portRef I2 (instanceRef vga_cntl_terminal_count13_renamed_5))
                (portRef I0 (instanceRef vga_cntl_Mcount_h_cnt_cy_1__rt_renamed_41))
              )
            )
            (net (rename vga_cntl_h_cnt_2_ "vga_cntl/h_cnt<2>")
              (joined
                (portRef Q (instanceRef vga_cntl_h_cnt_2))
                (portRef I1 (instanceRef vga_cntl_terminal_count13_renamed_5))
                (portRef I0 (instanceRef vga_cntl_Mcount_h_cnt_cy_2__rt_renamed_40))
              )
            )
            (net (rename vga_cntl_h_cnt_3_ "vga_cntl/h_cnt<3>")
              (joined
                (portRef Q (instanceRef vga_cntl_h_cnt_3))
                (portRef I0 (instanceRef vga_cntl_terminal_count13_renamed_5))
                (portRef I0 (instanceRef vga_cntl_Mcount_h_cnt_cy_3__rt_renamed_39))
              )
            )
            (net (rename vga_cntl_h_cnt_4_ "vga_cntl/h_cnt<4>")
              (joined
                (portRef Q (instanceRef vga_cntl_h_cnt_4))
                (portRef I2 (instanceRef vga_cntl_h_sync_SW0))
                (portRef I1 (instanceRef vga_cntl_terminal_count32_renamed_6))
                (portRef I0 (instanceRef vga_cntl_Mcount_h_cnt_cy_4__rt_renamed_38))
              )
            )
            (net (rename vga_cntl_h_cnt_5_ "vga_cntl/h_cnt<5>")
              (joined
                (portRef Q (instanceRef vga_cntl_h_cnt_5))
                (portRef I1 (instanceRef vga_cntl_h_sync_SW0))
                (portRef I0 (instanceRef vga_cntl_terminal_count32_renamed_6))
                (portRef I0 (instanceRef vga_cntl_Mcount_h_cnt_cy_5__rt_renamed_37))
              )
            )
            (net (rename vga_cntl_h_cnt_6_ "vga_cntl/h_cnt<6>")
              (joined
                (portRef Q (instanceRef vga_cntl_h_cnt_6))
                (portRef I0 (instanceRef vga_cntl_h_sync_SW0))
                (portRef I3 (instanceRef vga_cntl_terminal_count32_renamed_6))
                (portRef I0 (instanceRef vga_cntl_Mcount_h_cnt_cy_6__rt_renamed_36))
              )
            )
            (net (rename vga_cntl_h_cnt_7_ "vga_cntl/h_cnt<7>")
              (joined
                (portRef Q (instanceRef vga_cntl_h_cnt_7))
                (portRef I3 (instanceRef vga_cntl_h_sync))
                (portRef I2 (instanceRef vga_cntl_color_enable8_renamed_2))
                (portRef I2 (instanceRef vga_cntl_terminal_count32_renamed_6))
                (portRef I0 (instanceRef vga_cntl_Mcount_h_cnt_cy_7__rt_renamed_35))
              )
            )
            (net (rename vga_cntl_h_cnt_8_ "vga_cntl/h_cnt<8>")
              (joined
                (portRef Q (instanceRef vga_cntl_h_cnt_8))
                (portRef I2 (instanceRef vga_cntl_h_sync))
                (portRef I1 (instanceRef vga_cntl_color_enable8_renamed_2))
                (portRef I0 (instanceRef vga_cntl_Mcount_h_cnt_cy_8__rt_renamed_34))
                (portRef I1 (instanceRef vga_cntl_terminal_count34))
              )
            )
            (net (rename vga_cntl_h_cnt_9_ "vga_cntl/h_cnt<9>")
              (joined
                (portRef Q (instanceRef vga_cntl_h_cnt_9))
                (portRef I1 (instanceRef vga_cntl_h_sync))
                (portRef I0 (instanceRef vga_cntl_color_enable8_renamed_2))
                (portRef I0 (instanceRef vga_cntl_Mcount_h_cnt_xor_9__rt_renamed_43))
                (portRef I0 (instanceRef vga_cntl_terminal_count34))
              )
            )
            (net (rename vga_cntl_terminal_count "vga_cntl/terminal_count")
              (joined
                (portRef I1 (instanceRef vga_cntl_Mcount_h_cnt_eqn_01))
                (portRef I1 (instanceRef vga_cntl_Mcount_h_cnt_eqn_11))
                (portRef I1 (instanceRef vga_cntl_Mcount_h_cnt_eqn_21))
                (portRef I1 (instanceRef vga_cntl_Mcount_h_cnt_eqn_31))
                (portRef I1 (instanceRef vga_cntl_Mcount_h_cnt_eqn_41))
                (portRef I1 (instanceRef vga_cntl_Mcount_h_cnt_eqn_51))
                (portRef I1 (instanceRef vga_cntl_Mcount_h_cnt_eqn_61))
                (portRef I1 (instanceRef vga_cntl_Mcount_h_cnt_eqn_71))
                (portRef I1 (instanceRef vga_cntl_Mcount_h_cnt_eqn_81))
                (portRef I0 (instanceRef vga_cntl_Mcount_h_cnt_eqn_91))
                (portRef O (instanceRef vga_cntl_terminal_count34))
              )
            )
            (net (rename vga_cntl_terminal_count13 "vga_cntl/terminal_count13")
              (joined
                (portRef O (instanceRef vga_cntl_terminal_count13_renamed_5))
                (portRef I2 (instanceRef vga_cntl_terminal_count34))
              )
            )
            (net (rename vga_cntl_terminal_count32 "vga_cntl/terminal_count32")
              (joined
                (portRef O (instanceRef vga_cntl_terminal_count32_renamed_6))
                (portRef I3 (instanceRef vga_cntl_terminal_count34))
              )
            )
            (net (rename vga_cntl_v_cnt_0_ "vga_cntl/v_cnt<0>")
              (joined
                (portRef Q (instanceRef vga_cntl_v_cnt_0))
                (portRef I3 (instanceRef vga_cntl_v_sync45))
                (portRef I (instanceRef vga_cntl_Mcount_v_cnt_lut_0__INV_0))
                (portRef I2 (instanceRef vga_cntl_v_cnt_cmp_eq000013_renamed_45))
              )
            )
            (net (rename vga_cntl_v_cnt_1_ "vga_cntl/v_cnt<1>")
              (joined
                (portRef Q (instanceRef vga_cntl_v_cnt_1))
                (portRef I0 (instanceRef vga_cntl_Mcount_v_cnt_cy_1__rt_renamed_33))
                (portRef I2 (instanceRef vga_cntl_v_sync45))
                (portRef I3 (instanceRef vga_cntl_v_cnt_cmp_eq000013_renamed_45))
              )
            )
            (net (rename vga_cntl_v_cnt_2_ "vga_cntl/v_cnt<2>")
              (joined
                (portRef Q (instanceRef vga_cntl_v_cnt_2))
                (portRef I3 (instanceRef vga_cntl_v_sync24_renamed_1))
                (portRef I0 (instanceRef vga_cntl_Mcount_v_cnt_cy_2__rt_renamed_32))
                (portRef I1 (instanceRef vga_cntl_v_cnt_cmp_eq000013_renamed_45))
              )
            )
            (net (rename vga_cntl_v_cnt_3_ "vga_cntl/v_cnt<3>")
              (joined
                (portRef Q (instanceRef vga_cntl_v_cnt_3))
                (portRef I2 (instanceRef vga_cntl_v_sync24_renamed_1))
                (portRef I0 (instanceRef vga_cntl_Mcount_v_cnt_cy_3__rt_renamed_31))
                (portRef I0 (instanceRef vga_cntl_v_cnt_cmp_eq000013_renamed_45))
              )
            )
            (net (rename vga_cntl_v_cnt_4_ "vga_cntl/v_cnt<4>")
              (joined
                (portRef Q (instanceRef vga_cntl_v_cnt_4))
                (portRef I1 (instanceRef vga_cntl_v_sync24_renamed_1))
                (portRef I0 (instanceRef vga_cntl_Mcount_v_cnt_cy_4__rt_renamed_30))
                (portRef I0 (instanceRef vga_cntl_v_cnt_cmp_eq000034_renamed_4))
              )
            )
            (net (rename vga_cntl_v_cnt_5_ "vga_cntl/v_cnt<5>")
              (joined
                (portRef Q (instanceRef vga_cntl_v_cnt_5))
                (portRef I0 (instanceRef vga_cntl_v_sync24_renamed_1))
                (portRef I1 (instanceRef vga_cntl_color_enable21_renamed_3))
                (portRef I0 (instanceRef vga_cntl_Mcount_v_cnt_cy_5__rt_renamed_29))
                (portRef I1 (instanceRef vga_cntl_v_cnt_cmp_eq000034_renamed_4))
              )
            )
            (net (rename vga_cntl_v_cnt_6_ "vga_cntl/v_cnt<6>")
              (joined
                (portRef Q (instanceRef vga_cntl_v_cnt_6))
                (portRef I0 (instanceRef vga_cntl_color_enable21_renamed_3))
                (portRef I0 (instanceRef vga_cntl_Mcount_v_cnt_cy_6__rt_renamed_28))
                (portRef I0 (instanceRef vga_cntl_v_sync45))
                (portRef I2 (instanceRef vga_cntl_v_cnt_cmp_eq000034_renamed_4))
              )
            )
            (net (rename vga_cntl_v_cnt_7_ "vga_cntl/v_cnt<7>")
              (joined
                (portRef Q (instanceRef vga_cntl_v_cnt_7))
                (portRef I3 (instanceRef vga_cntl_color_enable21_renamed_3))
                (portRef I0 (instanceRef vga_cntl_Mcount_v_cnt_cy_7__rt_renamed_27))
                (portRef I1 (instanceRef vga_cntl_v_sync45_SW0))
                (portRef I3 (instanceRef vga_cntl_v_cnt_cmp_eq000034_renamed_4))
              )
            )
            (net (rename vga_cntl_v_cnt_8_ "vga_cntl/v_cnt<8>")
              (joined
                (portRef Q (instanceRef vga_cntl_v_cnt_8))
                (portRef I2 (instanceRef vga_cntl_color_enable21_renamed_3))
                (portRef I0 (instanceRef vga_cntl_Mcount_v_cnt_cy_8__rt_renamed_26))
                (portRef I1 (instanceRef vga_cntl_v_cnt_cmp_eq000036))
                (portRef I3 (instanceRef vga_cntl_v_sync45_SW0))
              )
            )
            (net (rename vga_cntl_v_cnt_9_ "vga_cntl/v_cnt<9>")
              (joined
                (portRef Q (instanceRef vga_cntl_v_cnt_9))
                (portRef I0 (instanceRef vga_cntl_Mcount_v_cnt_xor_9__rt_renamed_42))
                (portRef I0 (instanceRef vga_cntl_v_cnt_cmp_eq000036))
                (portRef I2 (instanceRef vga_cntl_v_sync45_SW0))
                (portRef I1 (instanceRef color_out_7_1))
                (portRef I1 (instanceRef color_out_6_1))
                (portRef I1 (instanceRef color_out_5_1))
                (portRef I1 (instanceRef color_out_4_1))
                (portRef I1 (instanceRef color_out_3_1))
                (portRef I1 (instanceRef color_out_2_1))
                (portRef I1 (instanceRef color_out_1_1))
                (portRef I1 (instanceRef color_out_0_1))
              )
            )
            (net (rename vga_cntl_v_cnt_cmp_eq0000 "vga_cntl/v_cnt_cmp_eq0000")
              (joined
                (portRef I1 (instanceRef vga_cntl_Mcount_v_cnt_eqn_01))
                (portRef I1 (instanceRef vga_cntl_v_cnt_not00011))
                (portRef I1 (instanceRef vga_cntl_Mcount_v_cnt_eqn_11))
                (portRef I1 (instanceRef vga_cntl_Mcount_v_cnt_eqn_21))
                (portRef I1 (instanceRef vga_cntl_Mcount_v_cnt_eqn_31))
                (portRef I1 (instanceRef vga_cntl_Mcount_v_cnt_eqn_41))
                (portRef I1 (instanceRef vga_cntl_Mcount_v_cnt_eqn_51))
                (portRef I1 (instanceRef vga_cntl_Mcount_v_cnt_eqn_61))
                (portRef I1 (instanceRef vga_cntl_Mcount_v_cnt_eqn_71))
                (portRef O (instanceRef vga_cntl_v_cnt_cmp_eq000036))
                (portRef I0 (instanceRef vga_cntl_Mcount_v_cnt_eqn_81))
                (portRef I0 (instanceRef vga_cntl_Mcount_v_cnt_eqn_91))
              )
            )
            (net (rename vga_cntl_v_cnt_cmp_eq000013 "vga_cntl/v_cnt_cmp_eq000013")
              (joined
                (portRef I2 (instanceRef vga_cntl_v_cnt_cmp_eq000036))
                (portRef LO (instanceRef vga_cntl_v_cnt_cmp_eq000013_renamed_45))
              )
            )
            (net (rename vga_cntl_v_cnt_cmp_eq000034 "vga_cntl/v_cnt_cmp_eq000034")
              (joined
                (portRef O (instanceRef vga_cntl_v_cnt_cmp_eq000034_renamed_4))
                (portRef I3 (instanceRef vga_cntl_v_cnt_cmp_eq000036))
              )
            )
            (net (rename vga_cntl_v_cnt_not0001 "vga_cntl/v_cnt_not0001")
              (joined
                (portRef CE (instanceRef vga_cntl_v_cnt_0))
                (portRef CE (instanceRef vga_cntl_v_cnt_1))
                (portRef CE (instanceRef vga_cntl_v_cnt_2))
                (portRef CE (instanceRef vga_cntl_v_cnt_3))
                (portRef CE (instanceRef vga_cntl_v_cnt_4))
                (portRef CE (instanceRef vga_cntl_v_cnt_5))
                (portRef CE (instanceRef vga_cntl_v_cnt_6))
                (portRef CE (instanceRef vga_cntl_v_cnt_7))
                (portRef CE (instanceRef vga_cntl_v_cnt_8))
                (portRef CE (instanceRef vga_cntl_v_cnt_9))
                (portRef O (instanceRef vga_cntl_v_cnt_not00011))
              )
            )
            (net (rename vga_cntl_v_sync24 "vga_cntl/v_sync24")
              (joined
                (portRef O (instanceRef vga_cntl_v_sync24_renamed_1))
                (portRef I0 (instanceRef vga_cntl_v_sync45_SW0))
              )
            )
          )
      )
    )
  )

  (design top_module
    (cellRef top_module
      (libraryRef top_module_lib)
    )
    (property PART (string "xc3s100e-5-cp132") (owner "Xilinx"))
  )
)

