---
name: Table 2-51
full_name: Table 2-51. MSRs Supported by 3rd Generation Intel® Xeon® Processor Scalable Family with DisplayFamily_DisplayModel Signatures of 06_6AH and 06_6CH
supported_cpu:
- 06_6AH
- 06_6CH
msr:
- value: 612H1554
  name: Package
  bitfields:
  - description: Total amount of energy consumed since last reset
  - bit: '63:32'
    long_description: Total time elapsed when the energy was last updated. This is a monotonic increment counter with auto wrap back to zero after overflow. Unit is 10ns.
    description: Total time elapsed when the energy was last updated
  access: R/W
  description: Package energy consumed by the entire CPU
- value: 618H
  name: MSR_DRAM_POWER_LIMIT
  bitfields:
  - bit: '14:0'
    long_description: 'DRAM_PP_PWR_LIM: Power Limit[0] for DDR domain. Units = Watts, Format = 11.3, Resolution = 0.125W, Range = 0-2047.875W.'
    description: DRAM_PP_PWR_LIM
  - bit: '15'
    long_description: 'PWR_LIM_CTRL_EN: Power Limit[0] enable bit for DDR domain.'
    description: PWR_LIM_CTRL_EN
  - bit: '16'
    description: Reserved
  - bit: '23:17'
    long_description: 'CTRL_TIME_WIN: Power Limit[0] time window Y value, for DDR domain. Actual time_window for RAPL is: (1/1024 seconds) * (1+(x/4)) * (2^y)'
    description: CTRL_TIME_WIN
  - bit: '62:24'
    description: Reserved
  - bit: '63'
    long_description: 'PP_PWR_LIM_LOCK: When set, this entire register becomes read-only. This bit will typically be set by BIOS during boot.'
    description: PP_PWR_LIM_LOCK
  scope: Package
  description: Allows software to set power limits for the DRAM
  long_description: Allows software to set power limits for the DRAM domain and measurement attributes associated with each limit.
- value: 619H
  name: MSR_DRAM_ENERGY_STATUS
  bitfields:
  - bit: '31:0'
    long_description: Energy in 15.3 micro-joules. Requires BIOS configuration to enable DRAM RAPL mode 0 (Direct VR).
    description: Energy in 15
  - bit: '63:32'
    description: Reserved
  scope: Package
  access: R/O
  description: DRAM Energy Status
  long_description: DRAM Energy Status See Section 14.10.5, “DRAM RAPL Domain.”
  see_section:
  - 14.10.5
- value: 61BH
  name: MSR_DRAM_PERF_STATUS
  scope: Package
  access: R/O
  description: DRAM Performance Throttling Status
  long_description: DRAM Performance Throttling Status See Section 14.10.5, “DRAM RAPL Domain.”
  see_section:
  - 14.10.5
- value: 61CH
  name: MSR_DRAM_POWER_INFO
  bitfields:
  - bit: '14:0'
    long_description: 'Spec DRAM Power (DRAM_TDP): The Spec power allowed for DRAM. The TDP setting is typical (not guaranteed). The units for this value are defined in MSR_DRAM_POWER_INFO_UNIT[PWR_UNIT].'
    description: Spec DRAM Power (DRAM_TDP)
  - bit: '15'
    description: Reserved
  - bit: '30:16'
    long_description: 'Minimal DRAM Power (DRAM_MIN_PWR): The minimal power setting allowed for DRAM. Lower values will be clamped to this value. The minimum setting is typical (not guaranteed). The units for this value are defined in MSR_DRAM_POWER_INFO_UNIT[PWR_UNIT].'
    description: Minimal DRAM Power (DRAM_MIN_PWR)
  - bit: '31'
    description: Reserved
  - bit: '46:32'
    long_description: 'Maximal Package Power (DRAM_MAX_PWR): The maximal power setting allowed for DRAM. Higher values will be clamped to this value. The maximum setting is typical (not guaranteed). The units for this value are defined in MSR_DRAM_POWER_INFO_UNIT[PWR_UNIT].'
    description: Maximal Package Power (DRAM_MAX_PWR)
  - bit: '47'
    description: Reserved
  - bit: '54:48'
    long_description: 'Maximal Time Window (DRAM_MAX_WIN): The maximal time window allowed for the DRAM. Higher values will be clamped to this value. x = PKG_MAX_WIN[54:53] y = PKG_MAX_WIN[52:48] The timing interval window is Floating Point number given by 1.x *power(2,y). The unit of measurement is defined in MSR_DRAM_POWER_INFO_UNIT[TIME_UNIT].'
    description: Maximal Time Window (DRAM_MAX_WIN)
  - bit: '62:55'
    description: Reserved
  - bit: '63'
    long_description: 'LOCK: Lock bit to lock the register.'
    description: LOCK
  scope: Package
  access: R/W
  description: DRAM Power Parameters
- value: 981H
  name: IA32_TME_CAPABILITY
  description: See Table 2-2
  see_table:
  - 2-2
- value: 982H
  name: IA32_TME_ACTIVATE
  description: See Table 2-2
  see_table:
  - 2-2
- value: 983H
  name: IA32_TME_EXCLUDE_MASK
  description: See Table 2-2
  see_table:
  - 2-2
- value: 984H
  name: IA32_TME_EXCLUDE_BASE
  description: See Table 2-2
  see_table:
  - 2-2
