// Seed: 2431557951
module module_0 (
    input tri1 id_0,
    output tri0 id_1,
    input tri0 id_2,
    input uwire id_3,
    output tri1 id_4,
    input wire id_5,
    input tri id_6,
    input tri1 id_7,
    input tri0 id_8,
    output supply1 id_9
);
  wire id_11, id_12, id_13;
  wire id_14;
endmodule
module module_1 (
    output tri id_0,
    input tri0 id_1,
    output wor id_2,
    input wor id_3,
    input tri1 id_4,
    input wire id_5,
    output supply0 id_6,
    input wor id_7,
    output tri id_8,
    input tri id_9,
    input uwire id_10,
    input tri1 id_11,
    output wor id_12,
    output tri id_13,
    input tri1 id_14,
    output tri1 id_15,
    input uwire id_16,
    input wand id_17,
    input wor id_18,
    input tri1 id_19,
    input tri1 id_20,
    input wand id_21,
    input tri0 id_22
);
  assign id_0 = {1, id_17#1 ==? id_9 - 1, 1 + 1, 1} == id_11#(
      .id_20(1)
  ) + id_10 - 1 ? id_10 ~^ 1 : 1;
  module_0(
      id_20, id_6, id_19, id_10, id_2, id_11, id_14, id_19, id_19, id_2
  );
endmodule
