{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 01 17:45:27 2013 " "Info: Processing started: Tue Oct 01 17:45:27 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tjn_design3 -c tjn_design3 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off tjn_design3 -c tjn_design3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tjn_design3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file tjn_design3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 tjn_design3 " "Info: Found entity 1: tjn_design3" {  } { { "tjn_design3.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project3/tjn_design3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Info: Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "C:/altera/90sp2/ENGN_3050_Project3/lpm_counter0.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Info: Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "C:/altera/90sp2/ENGN_3050_Project3/lpm_counter0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_add_sub0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub0-SYN " "Info: Found design unit 1: lpm_add_sub0-SYN" {  } { { "lpm_add_sub0.vhd" "" { Text "C:/altera/90sp2/ENGN_3050_Project3/lpm_add_sub0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub0 " "Info: Found entity 1: lpm_add_sub0" {  } { { "lpm_add_sub0.vhd" "" { Text "C:/altera/90sp2/ENGN_3050_Project3/lpm_add_sub0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ClockBlock.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ClockBlock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ClockBlock " "Info: Found entity 1: ClockBlock" {  } { { "ClockBlock.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project3/ClockBlock.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ButtonFSMBlock.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ButtonFSMBlock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ButtonFSMBlock " "Info: Found entity 1: ButtonFSMBlock" {  } { { "ButtonFSMBlock.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project3/ButtonFSMBlock.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "tjn_design3 " "Info: Elaborating entity \"tjn_design3\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst49 " "Warning: Primitive \"DFF\" of instance \"inst49\" not used" {  } { { "tjn_design3.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project3/tjn_design3.bdf" { { 504 416 480 584 "inst49" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockBlock ClockBlock:inst1 " "Info: Elaborating entity \"ClockBlock\" for hierarchy \"ClockBlock:inst1\"" {  } { { "tjn_design3.bdf" "inst1" { Schematic "C:/altera/90sp2/ENGN_3050_Project3/tjn_design3.bdf" { { 224 -24 120 320 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub0 ClockBlock:inst1\|lpm_add_sub0:inst66 " "Info: Elaborating entity \"lpm_add_sub0\" for hierarchy \"ClockBlock:inst1\|lpm_add_sub0:inst66\"" {  } { { "ClockBlock.bdf" "inst66" { Schematic "C:/altera/90sp2/ENGN_3050_Project3/ClockBlock.bdf" { { 184 656 816 296 "inst66" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ClockBlock:inst1\|lpm_add_sub0:inst66\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"ClockBlock:inst1\|lpm_add_sub0:inst66\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub0.vhd" "lpm_add_sub_component" { Text "C:/altera/90sp2/ENGN_3050_Project3/lpm_add_sub0.vhd" 83 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ClockBlock:inst1\|lpm_add_sub0:inst66\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"ClockBlock:inst1\|lpm_add_sub0:inst66\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub0.vhd" "" { Text "C:/altera/90sp2/ENGN_3050_Project3/lpm_add_sub0.vhd" 83 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ClockBlock:inst1\|lpm_add_sub0:inst66\|lpm_add_sub:lpm_add_sub_component " "Info: Instantiated megafunction \"ClockBlock:inst1\|lpm_add_sub0:inst66\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Info: Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO " "Info: Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Info: Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Info: Parameter \"lpm_width\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_add_sub0.vhd" "" { Text "C:/altera/90sp2/ENGN_3050_Project3/lpm_add_sub0.vhd" 83 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addcore ClockBlock:inst1\|lpm_add_sub0:inst66\|lpm_add_sub:lpm_add_sub_component\|addcore:adder " "Info: Elaborating entity \"addcore\" for hierarchy \"ClockBlock:inst1\|lpm_add_sub0:inst66\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\"" {  } { { "lpm_add_sub.tdf" "adder" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ClockBlock:inst1\|lpm_add_sub0:inst66\|lpm_add_sub:lpm_add_sub_component\|addcore:adder ClockBlock:inst1\|lpm_add_sub0:inst66\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"ClockBlock:inst1\|lpm_add_sub0:inst66\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\", which is child of megafunction instantiation \"ClockBlock:inst1\|lpm_add_sub0:inst66\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "lpm_add_sub0.vhd" "" { Text "C:/altera/90sp2/ENGN_3050_Project3/lpm_add_sub0.vhd" 83 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_csnbuffer ClockBlock:inst1\|lpm_add_sub0:inst66\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:oflow_node " "Info: Elaborating entity \"a_csnbuffer\" for hierarchy \"ClockBlock:inst1\|lpm_add_sub0:inst66\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:oflow_node\"" {  } { { "addcore.tdf" "oflow_node" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ClockBlock:inst1\|lpm_add_sub0:inst66\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:oflow_node ClockBlock:inst1\|lpm_add_sub0:inst66\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"ClockBlock:inst1\|lpm_add_sub0:inst66\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"ClockBlock:inst1\|lpm_add_sub0:inst66\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "lpm_add_sub0.vhd" "" { Text "C:/altera/90sp2/ENGN_3050_Project3/lpm_add_sub0.vhd" 83 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_csnbuffer ClockBlock:inst1\|lpm_add_sub0:inst66\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node " "Info: Elaborating entity \"a_csnbuffer\" for hierarchy \"ClockBlock:inst1\|lpm_add_sub0:inst66\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\"" {  } { { "addcore.tdf" "result_node" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ClockBlock:inst1\|lpm_add_sub0:inst66\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node ClockBlock:inst1\|lpm_add_sub0:inst66\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"ClockBlock:inst1\|lpm_add_sub0:inst66\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"ClockBlock:inst1\|lpm_add_sub0:inst66\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "lpm_add_sub0.vhd" "" { Text "C:/altera/90sp2/ENGN_3050_Project3/lpm_add_sub0.vhd" 83 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift ClockBlock:inst1\|lpm_add_sub0:inst66\|lpm_add_sub:lpm_add_sub_component\|altshift:result_ext_latency_ffs " "Info: Elaborating entity \"altshift\" for hierarchy \"ClockBlock:inst1\|lpm_add_sub0:inst66\|lpm_add_sub:lpm_add_sub_component\|altshift:result_ext_latency_ffs\"" {  } { { "lpm_add_sub.tdf" "result_ext_latency_ffs" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ClockBlock:inst1\|lpm_add_sub0:inst66\|lpm_add_sub:lpm_add_sub_component\|altshift:result_ext_latency_ffs ClockBlock:inst1\|lpm_add_sub0:inst66\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"ClockBlock:inst1\|lpm_add_sub0:inst66\|lpm_add_sub:lpm_add_sub_component\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"ClockBlock:inst1\|lpm_add_sub0:inst66\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "lpm_add_sub0.vhd" "" { Text "C:/altera/90sp2/ENGN_3050_Project3/lpm_add_sub0.vhd" 83 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift ClockBlock:inst1\|lpm_add_sub0:inst66\|lpm_add_sub:lpm_add_sub_component\|altshift:carry_ext_latency_ffs " "Info: Elaborating entity \"altshift\" for hierarchy \"ClockBlock:inst1\|lpm_add_sub0:inst66\|lpm_add_sub:lpm_add_sub_component\|altshift:carry_ext_latency_ffs\"" {  } { { "lpm_add_sub.tdf" "carry_ext_latency_ffs" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 288 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ClockBlock:inst1\|lpm_add_sub0:inst66\|lpm_add_sub:lpm_add_sub_component\|altshift:carry_ext_latency_ffs ClockBlock:inst1\|lpm_add_sub0:inst66\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"ClockBlock:inst1\|lpm_add_sub0:inst66\|lpm_add_sub:lpm_add_sub_component\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"ClockBlock:inst1\|lpm_add_sub0:inst66\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 288 2 0 } } { "lpm_add_sub0.vhd" "" { Text "C:/altera/90sp2/ENGN_3050_Project3/lpm_add_sub0.vhd" 83 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 ClockBlock:inst1\|lpm_counter0:inst65 " "Info: Elaborating entity \"lpm_counter0\" for hierarchy \"ClockBlock:inst1\|lpm_counter0:inst65\"" {  } { { "ClockBlock.bdf" "inst65" { Schematic "C:/altera/90sp2/ENGN_3050_Project3/ClockBlock.bdf" { { 168 496 640 248 "inst65" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter0.vhd" "lpm_counter_component" { Text "C:/altera/90sp2/ENGN_3050_Project3/lpm_counter0.vhd" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter0.vhd" "" { Text "C:/altera/90sp2/ENGN_3050_Project3/lpm_counter0.vhd" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 2622 " "Info: Parameter \"lpm_modulus\" = \"2622\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Info: Parameter \"lpm_width\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_counter0.vhd" "" { Text "C:/altera/90sp2/ENGN_3050_Project3/lpm_counter0.vhd" 74 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_counter_f10ke ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter " "Info: Elaborating entity \"alt_counter_f10ke\" for hierarchy \"ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\"" {  } { { "lpm_counter.tdf" "wysi_counter" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 425 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 425 4 0 } } { "lpm_counter0.vhd" "" { Text "C:/altera/90sp2/ENGN_3050_Project3/lpm_counter0.vhd" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_constant:\$00017 " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_constant:\$00017\"" {  } { { "alt_counter_f10ke.tdf" "\$00017" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 388 20 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_constant:\$00017 ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_constant:\$00017\", which is child of megafunction instantiation \"ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\"" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 388 20 0 } } { "lpm_counter0.vhd" "" { Text "C:/altera/90sp2/ENGN_3050_Project3/lpm_counter0.vhd" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00019 " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00019\"" {  } { { "alt_counter_f10ke.tdf" "\$00019" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 395 21 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00019 ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00019\", which is child of megafunction instantiation \"ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\"" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 395 21 0 } } { "lpm_counter0.vhd" "" { Text "C:/altera/90sp2/ENGN_3050_Project3/lpm_counter0.vhd" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comptree ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00019\|comptree:comparator " "Info: Elaborating entity \"comptree\" for hierarchy \"ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00019\|comptree:comparator\"" {  } { { "lpm_compare.tdf" "comparator" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_compare.tdf" 299 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00019\|comptree:comparator ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00019\|comptree:comparator\", which is child of megafunction instantiation \"ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_compare.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_compare.tdf" 299 3 0 } } { "lpm_counter0.vhd" "" { Text "C:/altera/90sp2/ENGN_3050_Project3/lpm_counter0.vhd" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpchain ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00019\|comptree:comparator\|cmpchain:cmp_end " "Info: Elaborating entity \"cmpchain\" for hierarchy \"ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00019\|comptree:comparator\|cmpchain:cmp_end\"" {  } { { "comptree.tdf" "cmp_end" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/comptree.tdf" 173 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00019\|comptree:comparator\|cmpchain:cmp_end ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00019\|comptree:comparator\|cmpchain:cmp_end\", which is child of megafunction instantiation \"ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\"" {  } { { "comptree.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/comptree.tdf" 173 5 0 } } { "lpm_counter0.vhd" "" { Text "C:/altera/90sp2/ENGN_3050_Project3/lpm_counter0.vhd" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comptree ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00019\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp " "Info: Elaborating entity \"comptree\" for hierarchy \"ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00019\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\"" {  } { { "cmpchain.tdf" "comp" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/cmpchain.tdf" 136 7 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00019\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00019\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\", which is child of megafunction instantiation \"ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\"" {  } { { "cmpchain.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/cmpchain.tdf" 136 7 0 } } { "lpm_counter0.vhd" "" { Text "C:/altera/90sp2/ENGN_3050_Project3/lpm_counter0.vhd" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpchain ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00019\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[2\] " "Info: Elaborating entity \"cmpchain\" for hierarchy \"ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00019\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[2\]\"" {  } { { "comptree.tdf" "cmp\[2\]" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/comptree.tdf" 133 7 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00019\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[2\] ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00019\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[2\]\", which is child of megafunction instantiation \"ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\"" {  } { { "comptree.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/comptree.tdf" 133 7 0 } } { "lpm_counter0.vhd" "" { Text "C:/altera/90sp2/ENGN_3050_Project3/lpm_counter0.vhd" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comptree ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00019\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|comptree:sub_comptree " "Info: Elaborating entity \"comptree\" for hierarchy \"ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00019\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|comptree:sub_comptree\"" {  } { { "comptree.tdf" "sub_comptree" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/comptree.tdf" 159 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00019\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|comptree:sub_comptree ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00019\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|comptree:sub_comptree\", which is child of megafunction instantiation \"ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\"" {  } { { "comptree.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/comptree.tdf" 159 4 0 } } { "lpm_counter0.vhd" "" { Text "C:/altera/90sp2/ENGN_3050_Project3/lpm_counter0.vhd" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpchain ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00019\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|comptree:sub_comptree\|cmpchain:cmp_end " "Info: Elaborating entity \"cmpchain\" for hierarchy \"ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00019\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|comptree:sub_comptree\|cmpchain:cmp_end\"" {  } { { "comptree.tdf" "cmp_end" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/comptree.tdf" 173 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00019\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|comptree:sub_comptree\|cmpchain:cmp_end ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00019\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|comptree:sub_comptree\|cmpchain:cmp_end\", which is child of megafunction instantiation \"ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\"" {  } { { "comptree.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/comptree.tdf" 173 5 0 } } { "lpm_counter0.vhd" "" { Text "C:/altera/90sp2/ENGN_3050_Project3/lpm_counter0.vhd" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ButtonFSMBlock ButtonFSMBlock:inst " "Info: Elaborating entity \"ButtonFSMBlock\" for hierarchy \"ButtonFSMBlock:inst\"" {  } { { "tjn_design3.bdf" "inst" { Schematic "C:/altera/90sp2/ENGN_3050_Project3/tjn_design3.bdf" { { -104 184 328 -8 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "1 " "Info: Ignored 1 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "1 " "Info: Ignored 1 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "b1_0 GND " "Warning (13410): Pin \"b1_0\" is stuck at GND" {  } { { "tjn_design3.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project3/tjn_design3.bdf" { { -136 1456 1632 -120 "b1_0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "b1_3 GND " "Warning (13410): Pin \"b1_3\" is stuck at GND" {  } { { "tjn_design3.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project3/tjn_design3.bdf" { { -64 1456 1632 -48 "b1_3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "b1_4 GND " "Warning (13410): Pin \"b1_4\" is stuck at GND" {  } { { "tjn_design3.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project3/tjn_design3.bdf" { { -40 1456 1632 -24 "b1_4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "b1_5 GND " "Warning (13410): Pin \"b1_5\" is stuck at GND" {  } { { "tjn_design3.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project3/tjn_design3.bdf" { { -16 1456 1632 0 "b1_5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "b1_6 GND " "Warning (13410): Pin \"b1_6\" is stuck at GND" {  } { { "tjn_design3.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project3/tjn_design3.bdf" { { 8 1456 1632 24 "b1_6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "b1_7 GND " "Warning (13410): Pin \"b1_7\" is stuck at GND" {  } { { "tjn_design3.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project3/tjn_design3.bdf" { { 32 1456 1632 48 "b1_7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "b1_8 GND " "Warning (13410): Pin \"b1_8\" is stuck at GND" {  } { { "tjn_design3.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project3/tjn_design3.bdf" { { 56 1456 1632 72 "b1_8" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 2 " "Info: 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "inst25 " "Info: Register \"inst25\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "inst24 " "Info: Register \"inst24\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "71 " "Info: Implemented 71 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Info: Implemented 12 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "56 " "Info: Implemented 56 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "245 " "Info: Peak virtual memory: 245 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 01 17:45:28 2013 " "Info: Processing ended: Tue Oct 01 17:45:28 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 01 17:45:29 2013 " "Info: Processing started: Tue Oct 01 17:45:29 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off tjn_design3 -c tjn_design3 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off tjn_design3 -c tjn_design3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "tjn_design3 EPF10K70RC240-4 " "Info: Selected device EPF10K70RC240-4 for design \"tjn_design3\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "SignalProbe " "Warning: Feature SignalProbe is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Info" "IF10KE_F10KE_WIRE_LUT_INSERTED" "0 " "Info: Inserted 0 logic cells in first fitting attempt" {  } {  } 0 0 "Inserted %1!d! logic cells in first fitting attempt" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output_clk " "Warning: Node \"output_clk\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "output_clk" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFIT_FIT_ATTEMPT" "1 Tue Oct 01 2013 17:45:29 " "Info: Started fitting attempt 1 on Tue Oct 01 2013 at 17:45:29" {  } {  } 0 0 "Started fitting attempt %1!d! on %2!s! at %3!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "210 " "Info: Peak virtual memory: 210 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 01 17:45:31 2013 " "Info: Processing ended: Tue Oct 01 17:45:31 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 01 17:45:32 2013 " "Info: Processing started: Tue Oct 01 17:45:32 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off tjn_design3 -c tjn_design3 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off tjn_design3 -c tjn_design3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 01 17:45:32 2013 " "Info: Processing ended: Tue Oct 01 17:45:32 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 01 17:45:33 2013 " "Info: Processing started: Tue Oct 01 17:45:33 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off tjn_design3 -c tjn_design3 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off tjn_design3 -c tjn_design3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "XTAL_Y " "Info: Assuming node \"XTAL_Y\" is an undefined clock" {  } { { "tjn_design3.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project3/tjn_design3.bdf" { { 248 -240 -72 264 "XTAL_Y" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "XTAL_Y" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "ClockBlock:inst1\|inst67 " "Info: Detected ripple clock \"ClockBlock:inst1\|inst67\" as buffer" {  } { { "ClockBlock.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project3/ClockBlock.bdf" { { 256 832 896 336 "inst67" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ClockBlock:inst1\|inst67" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "XTAL_Y register ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[3\] register ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[11\] 51.81 MHz 19.3 ns Internal " "Info: Clock \"XTAL_Y\" has Internal fmax of 51.81 MHz between source register \"ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[3\]\" and destination register \"ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[11\]\" (period= 19.3 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.300 ns + Longest register register " "Info: + Longest register to register delay is 15.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[3\] 1 REG LC6_A28 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6_A28; Fanout = 4; REG Node = 'ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.700 ns) 5.400 ns ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00019\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[0\]\|aeb_out 2 COMB LC1_A27 1 " "Info: 2: + IC(2.700 ns) + CELL(2.700 ns) = 5.400 ns; Loc. = LC1_A27; Fanout = 1; COMB Node = 'ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00019\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[0\]\|aeb_out'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3] ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|lpm_compare:$00019|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out } "NODE_NAME" } } { "cmpchain.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/cmpchain.tdf" 115 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.700 ns) 10.800 ns ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00019\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|comptree:sub_comptree\|cmpchain:cmp_end\|aeb_out 3 COMB LC1_A28 12 " "Info: 3: + IC(2.700 ns) + CELL(2.700 ns) = 10.800 ns; Loc. = LC1_A28; Fanout = 12; COMB Node = 'ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00019\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|comptree:sub_comptree\|cmpchain:cmp_end\|aeb_out'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|lpm_compare:$00019|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|lpm_compare:$00019|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out } "NODE_NAME" } } { "cmpchain.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/cmpchain.tdf" 115 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(1.700 ns) 15.300 ns ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[11\] 4 REG LC6_A30 3 " "Info: 4: + IC(2.800 ns) + CELL(1.700 ns) = 15.300 ns; Loc. = LC6_A30; Fanout = 3; REG Node = 'ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[11\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|lpm_compare:$00019|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[11] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.100 ns ( 46.41 % ) " "Info: Total cell delay = 7.100 ns ( 46.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.200 ns ( 53.59 % ) " "Info: Total interconnect delay = 8.200 ns ( 53.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.300 ns" { ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3] ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|lpm_compare:$00019|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|lpm_compare:$00019|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[11] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.300 ns" { ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3] {} ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|lpm_compare:$00019|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out {} ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|lpm_compare:$00019|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out {} ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[11] {} } { 0.000ns 2.700ns 2.700ns 2.800ns } { 0.000ns 2.700ns 2.700ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "XTAL_Y destination 7.000 ns + Shortest register " "Info: + Shortest clock path from clock \"XTAL_Y\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns XTAL_Y 1 CLK PIN_91 13 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 13; CLK Node = 'XTAL_Y'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { XTAL_Y } "NODE_NAME" } } { "tjn_design3.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project3/tjn_design3.bdf" { { 248 -240 -72 264 "XTAL_Y" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[11\] 2 REG LC6_A30 3 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC6_A30; Fanout = 3; REG Node = 'ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[11\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { XTAL_Y ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[11] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { XTAL_Y ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[11] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { XTAL_Y {} XTAL_Y~out {} ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[11] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "XTAL_Y source 7.000 ns - Longest register " "Info: - Longest clock path from clock \"XTAL_Y\" to source register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns XTAL_Y 1 CLK PIN_91 13 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 13; CLK Node = 'XTAL_Y'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { XTAL_Y } "NODE_NAME" } } { "tjn_design3.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project3/tjn_design3.bdf" { { 248 -240 -72 264 "XTAL_Y" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[3\] 2 REG LC6_A28 4 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC6_A28; Fanout = 4; REG Node = 'ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { XTAL_Y ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { XTAL_Y ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { XTAL_Y {} XTAL_Y~out {} ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { XTAL_Y ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[11] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { XTAL_Y {} XTAL_Y~out {} ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[11] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { XTAL_Y ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { XTAL_Y {} XTAL_Y~out {} ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.300 ns" { ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3] ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|lpm_compare:$00019|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|lpm_compare:$00019|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[11] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.300 ns" { ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3] {} ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|lpm_compare:$00019|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out {} ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|lpm_compare:$00019|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out {} ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[11] {} } { 0.000ns 2.700ns 2.700ns 2.800ns } { 0.000ns 2.700ns 2.700ns 1.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { XTAL_Y ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[11] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { XTAL_Y {} XTAL_Y~out {} ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[11] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { XTAL_Y ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { XTAL_Y {} XTAL_Y~out {} ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ButtonFSMBlock:inst\|inst13 Button_10 XTAL_Y 6.000 ns register " "Info: tsu for register \"ButtonFSMBlock:inst\|inst13\" (data pin = \"Button_10\", clock pin = \"XTAL_Y\") is 6.000 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.500 ns + Longest pin register " "Info: + Longest pin to register delay is 20.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns Button_10 1 PIN PIN_53 3 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_53; Fanout = 3; PIN Node = 'Button_10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Button_10 } "NODE_NAME" } } { "tjn_design3.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project3/tjn_design3.bdf" { { -64 8 176 -48 "Button_10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.200 ns) + CELL(2.000 ns) 20.500 ns ButtonFSMBlock:inst\|inst13 2 REG LC1_E44 2 " "Info: 2: + IC(8.200 ns) + CELL(2.000 ns) = 20.500 ns; Loc. = LC1_E44; Fanout = 2; REG Node = 'ButtonFSMBlock:inst\|inst13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.200 ns" { Button_10 ButtonFSMBlock:inst|inst13 } "NODE_NAME" } } { "ButtonFSMBlock.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project3/ButtonFSMBlock.bdf" { { 296 1048 1112 376 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.300 ns ( 60.00 % ) " "Info: Total cell delay = 12.300 ns ( 60.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.200 ns ( 40.00 % ) " "Info: Total interconnect delay = 8.200 ns ( 40.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.500 ns" { Button_10 ButtonFSMBlock:inst|inst13 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.500 ns" { Button_10 {} Button_10~out {} ButtonFSMBlock:inst|inst13 {} } { 0.000ns 0.000ns 8.200ns } { 0.000ns 10.300ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "ButtonFSMBlock.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project3/ButtonFSMBlock.bdf" { { 296 1048 1112 376 "inst13" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "XTAL_Y destination 17.100 ns - Shortest register " "Info: - Shortest clock path from clock \"XTAL_Y\" to destination register is 17.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns XTAL_Y 1 CLK PIN_91 13 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 13; CLK Node = 'XTAL_Y'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { XTAL_Y } "NODE_NAME" } } { "tjn_design3.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project3/tjn_design3.bdf" { { 248 -240 -72 264 "XTAL_Y" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns ClockBlock:inst1\|inst67 2 REG LC1_A31 22 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_A31; Fanout = 22; REG Node = 'ClockBlock:inst1\|inst67'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { XTAL_Y ClockBlock:inst1|inst67 } "NODE_NAME" } } { "ClockBlock.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project3/ClockBlock.bdf" { { 256 832 896 336 "inst67" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.700 ns) + CELL(0.000 ns) 17.100 ns ButtonFSMBlock:inst\|inst13 3 REG LC1_E44 2 " "Info: 3: + IC(8.700 ns) + CELL(0.000 ns) = 17.100 ns; Loc. = LC1_E44; Fanout = 2; REG Node = 'ButtonFSMBlock:inst\|inst13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.700 ns" { ClockBlock:inst1|inst67 ButtonFSMBlock:inst|inst13 } "NODE_NAME" } } { "ButtonFSMBlock.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project3/ButtonFSMBlock.bdf" { { 296 1048 1112 376 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 25.15 % ) " "Info: Total cell delay = 4.300 ns ( 25.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.800 ns ( 74.85 % ) " "Info: Total interconnect delay = 12.800 ns ( 74.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.100 ns" { XTAL_Y ClockBlock:inst1|inst67 ButtonFSMBlock:inst|inst13 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.100 ns" { XTAL_Y {} XTAL_Y~out {} ClockBlock:inst1|inst67 {} ButtonFSMBlock:inst|inst13 {} } { 0.000ns 0.000ns 4.100ns 8.700ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.500 ns" { Button_10 ButtonFSMBlock:inst|inst13 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.500 ns" { Button_10 {} Button_10~out {} ButtonFSMBlock:inst|inst13 {} } { 0.000ns 0.000ns 8.200ns } { 0.000ns 10.300ns 2.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.100 ns" { XTAL_Y ClockBlock:inst1|inst67 ButtonFSMBlock:inst|inst13 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.100 ns" { XTAL_Y {} XTAL_Y~out {} ClockBlock:inst1|inst67 {} ButtonFSMBlock:inst|inst13 {} } { 0.000ns 0.000ns 4.100ns 8.700ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "XTAL_Y b1_1 inst14 30.500 ns register " "Info: tco from clock \"XTAL_Y\" to destination pin \"b1_1\" through register \"inst14\" is 30.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "XTAL_Y source 17.100 ns + Longest register " "Info: + Longest clock path from clock \"XTAL_Y\" to source register is 17.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns XTAL_Y 1 CLK PIN_91 13 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 13; CLK Node = 'XTAL_Y'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { XTAL_Y } "NODE_NAME" } } { "tjn_design3.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project3/tjn_design3.bdf" { { 248 -240 -72 264 "XTAL_Y" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns ClockBlock:inst1\|inst67 2 REG LC1_A31 22 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_A31; Fanout = 22; REG Node = 'ClockBlock:inst1\|inst67'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { XTAL_Y ClockBlock:inst1|inst67 } "NODE_NAME" } } { "ClockBlock.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project3/ClockBlock.bdf" { { 256 832 896 336 "inst67" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.700 ns) + CELL(0.000 ns) 17.100 ns inst14 3 REG LC4_E47 3 " "Info: 3: + IC(8.700 ns) + CELL(0.000 ns) = 17.100 ns; Loc. = LC4_E47; Fanout = 3; REG Node = 'inst14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.700 ns" { ClockBlock:inst1|inst67 inst14 } "NODE_NAME" } } { "tjn_design3.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project3/tjn_design3.bdf" { { 128 328 392 208 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 25.15 % ) " "Info: Total cell delay = 4.300 ns ( 25.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.800 ns ( 74.85 % ) " "Info: Total interconnect delay = 12.800 ns ( 74.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.100 ns" { XTAL_Y ClockBlock:inst1|inst67 inst14 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.100 ns" { XTAL_Y {} XTAL_Y~out {} ClockBlock:inst1|inst67 {} inst14 {} } { 0.000ns 0.000ns 4.100ns 8.700ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "tjn_design3.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project3/tjn_design3.bdf" { { 128 328 392 208 "inst14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.000 ns + Longest register pin " "Info: + Longest register to pin delay is 12.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst14 1 REG LC4_E47 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_E47; Fanout = 3; REG Node = 'inst14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst14 } "NODE_NAME" } } { "tjn_design3.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project3/tjn_design3.bdf" { { 128 328 392 208 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 3.200 ns inst11 2 COMB LC1_E47 2 " "Info: 2: + IC(0.500 ns) + CELL(2.700 ns) = 3.200 ns; Loc. = LC1_E47; Fanout = 2; COMB Node = 'inst11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { inst14 inst11 } "NODE_NAME" } } { "tjn_design3.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project3/tjn_design3.bdf" { { 256 408 472 304 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.800 ns) + CELL(5.000 ns) 12.000 ns b1_1 3 PIN PIN_154 0 " "Info: 3: + IC(3.800 ns) + CELL(5.000 ns) = 12.000 ns; Loc. = PIN_154; Fanout = 0; PIN Node = 'b1_1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.800 ns" { inst11 b1_1 } "NODE_NAME" } } { "tjn_design3.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project3/tjn_design3.bdf" { { -112 1456 1632 -96 "b1_1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.700 ns ( 64.17 % ) " "Info: Total cell delay = 7.700 ns ( 64.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.300 ns ( 35.83 % ) " "Info: Total interconnect delay = 4.300 ns ( 35.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.000 ns" { inst14 inst11 b1_1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.000 ns" { inst14 {} inst11 {} b1_1 {} } { 0.000ns 0.500ns 3.800ns } { 0.000ns 2.700ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.100 ns" { XTAL_Y ClockBlock:inst1|inst67 inst14 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.100 ns" { XTAL_Y {} XTAL_Y~out {} ClockBlock:inst1|inst67 {} inst14 {} } { 0.000ns 0.000ns 4.100ns 8.700ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.000 ns" { inst14 inst11 b1_1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.000 ns" { inst14 {} inst11 {} b1_1 {} } { 0.000ns 0.500ns 3.800ns } { 0.000ns 2.700ns 5.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ButtonFSMBlock:inst\|inst13 Button_01 XTAL_Y 0.700 ns register " "Info: th for register \"ButtonFSMBlock:inst\|inst13\" (data pin = \"Button_01\", clock pin = \"XTAL_Y\") is 0.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "XTAL_Y destination 17.100 ns + Longest register " "Info: + Longest clock path from clock \"XTAL_Y\" to destination register is 17.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns XTAL_Y 1 CLK PIN_91 13 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 13; CLK Node = 'XTAL_Y'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { XTAL_Y } "NODE_NAME" } } { "tjn_design3.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project3/tjn_design3.bdf" { { 248 -240 -72 264 "XTAL_Y" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns ClockBlock:inst1\|inst67 2 REG LC1_A31 22 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_A31; Fanout = 22; REG Node = 'ClockBlock:inst1\|inst67'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { XTAL_Y ClockBlock:inst1|inst67 } "NODE_NAME" } } { "ClockBlock.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project3/ClockBlock.bdf" { { 256 832 896 336 "inst67" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.700 ns) + CELL(0.000 ns) 17.100 ns ButtonFSMBlock:inst\|inst13 3 REG LC1_E44 2 " "Info: 3: + IC(8.700 ns) + CELL(0.000 ns) = 17.100 ns; Loc. = LC1_E44; Fanout = 2; REG Node = 'ButtonFSMBlock:inst\|inst13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.700 ns" { ClockBlock:inst1|inst67 ButtonFSMBlock:inst|inst13 } "NODE_NAME" } } { "ButtonFSMBlock.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project3/ButtonFSMBlock.bdf" { { 296 1048 1112 376 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 25.15 % ) " "Info: Total cell delay = 4.300 ns ( 25.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.800 ns ( 74.85 % ) " "Info: Total interconnect delay = 12.800 ns ( 74.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.100 ns" { XTAL_Y ClockBlock:inst1|inst67 ButtonFSMBlock:inst|inst13 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.100 ns" { XTAL_Y {} XTAL_Y~out {} ClockBlock:inst1|inst67 {} ButtonFSMBlock:inst|inst13 {} } { 0.000ns 0.000ns 4.100ns 8.700ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "3.100 ns + " "Info: + Micro hold delay of destination is 3.100 ns" {  } { { "ButtonFSMBlock.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project3/ButtonFSMBlock.bdf" { { 296 1048 1112 376 "inst13" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.500 ns - Shortest pin register " "Info: - Shortest pin to register delay is 19.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns Button_01 1 PIN PIN_45 3 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_45; Fanout = 3; PIN Node = 'Button_01'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Button_01 } "NODE_NAME" } } { "tjn_design3.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project3/tjn_design3.bdf" { { -80 8 176 -64 "Button_01" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.500 ns) + CELL(1.700 ns) 19.500 ns ButtonFSMBlock:inst\|inst13 2 REG LC1_E44 2 " "Info: 2: + IC(7.500 ns) + CELL(1.700 ns) = 19.500 ns; Loc. = LC1_E44; Fanout = 2; REG Node = 'ButtonFSMBlock:inst\|inst13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.200 ns" { Button_01 ButtonFSMBlock:inst|inst13 } "NODE_NAME" } } { "ButtonFSMBlock.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project3/ButtonFSMBlock.bdf" { { 296 1048 1112 376 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.000 ns ( 61.54 % ) " "Info: Total cell delay = 12.000 ns ( 61.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.500 ns ( 38.46 % ) " "Info: Total interconnect delay = 7.500 ns ( 38.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.500 ns" { Button_01 ButtonFSMBlock:inst|inst13 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "19.500 ns" { Button_01 {} Button_01~out {} ButtonFSMBlock:inst|inst13 {} } { 0.000ns 0.000ns 7.500ns } { 0.000ns 10.300ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.100 ns" { XTAL_Y ClockBlock:inst1|inst67 ButtonFSMBlock:inst|inst13 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.100 ns" { XTAL_Y {} XTAL_Y~out {} ClockBlock:inst1|inst67 {} ButtonFSMBlock:inst|inst13 {} } { 0.000ns 0.000ns 4.100ns 8.700ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.500 ns" { Button_01 ButtonFSMBlock:inst|inst13 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "19.500 ns" { Button_01 {} Button_01~out {} ButtonFSMBlock:inst|inst13 {} } { 0.000ns 0.000ns 7.500ns } { 0.000ns 10.300ns 1.700ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Peak virtual memory: 173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 01 17:45:33 2013 " "Info: Processing ended: Tue Oct 01 17:45:33 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 14 s " "Info: Quartus II Full Compilation was successful. 0 errors, 14 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
