#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\Program Files\PDS\PDS_2022.1\bin
#Application name: pds.exe
#OS: Windows 10 10.0.22631
#Hostname: HTYâ€˜sLaptop
Generated by Fabric Compiler (version 2022.1 build 99559) at Sat Nov  9 14:37:59 2024
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v". 
E: Verilog-4088: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v(line number: 10)] Index 4 of Sh is out of range
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v". 
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v". 
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v(line number: 42)] Assignment target ShOut must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v(line number: 43)] Assignment target ShOut must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v(line number: 44)] Assignment target ShOut must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v(line number: 45)] Assignment target ShOut must be of type reg or genvar
E: Parsing ERROR.
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v". 
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v". 
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v". 
E: Verilog-4005: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 62)] Syntax error near .
E: Verilog-4005: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 64)] Syntax error near .
E: Verilog-4005: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 65)] Syntax error near .
E: Verilog-4005: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 66)] Syntax error near .
E: Verilog-4005: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 67)] Syntax error near .
E: Verilog-4005: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 68)] Syntax error near .
E: Verilog-4005: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 69)] Syntax error near .
E: Verilog-4005: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 70)] Syntax error near )
E: Parsing ERROR.
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v". 
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v". 
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v". 


Process "Compile" started.
Current time: Sat Nov  9 16:44:55 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/project.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v(line number: 1)] Analyzing module ALU (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 1)] Analyzing module ARM (library work)
W: Verilog-2015: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 54)] RD2 is already declared in this scope
W: Verilog-2015: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 100)] Src_A is already declared in this scope
W: Verilog-2015: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 100)] Src_B is already declared in this scope
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 1)] Analyzing module CondLogic (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 1)] Analyzing module ControlUnit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 1)] Analyzing module Decoder (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v(line number: 1)] Analyzing module Extend (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v(line number: 1)] Analyzing module ProgramCounter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 1)] Analyzing module RegisterFile (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v(line number: 1)] Analyzing module Shifter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v(line number: 4)] Analyzing module TOP (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 4)] Analyzing module Wrapper (library work)
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 49)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 117)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 133)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v successfully.
I: Module "TOP" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 2.234s wall, 0.000s user + 0.062s system = 0.062s CPU (2.8%)

Start rtl-elaborate.
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v(line number: 4)] Elaborating module TOP
I: Module instance {TOP} parameter value:
    N_LEDs_OUT = 32'b00000000000000000000000000001000
    N_DIPs = 32'b00000000000000000000000000000111
    N_SEVEN_SEG_DIGITs = 32'b00000000000000000000000000001000
    CLK_DIV_BITS = 32'b00000000000000000000000000011000
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v(line number: 36)] Elaborating instance wrapper1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 4)] Elaborating module Wrapper
I: Module instance {TOP.wrapper1} parameter value:
    N_LEDs = 32'b00000000000000000000000000010000
    N_DIPs = 32'b00000000000000000000000000000111
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 143)] Elaborating instance ARM1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 1)] Elaborating module ARM
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 19)] Elaborating instance u_PC
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v(line number: 1)] Elaborating module ProgramCounter
W: Verilog-2021: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v(line number: 12)] Net next_pc in ProgramCounter(original module ProgramCounter) does not have a driver, tie it to 0
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 36)] Elaborating instance u_Control
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 1)] Elaborating module ControlUnit
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 23)] Elaborating instance CondLogic1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 1)] Elaborating module CondLogic
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 37)] Elaborating instance Decoder1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 1)] Elaborating module Decoder
W: Verilog-2024: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 1)] Give an initial value for the no drive output pin PCS in graph of sdm module Decoder
W: Verilog-2019: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 45)] Width mismatch between port RegSrc and signal bound to it for instantiated module Decoder
W: Verilog-2019: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 46)] Width mismatch between port ALUControl and signal bound to it for instantiated module Decoder
W: Verilog-2036: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 23)] Net PCSrc connected to input port of module instance TOP.wrapper1.ARM1.u_Control.CondLogic1 has no driver, tie it to 0
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 60)] Elaborating instance u_RegisterFile
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 1)] Elaborating module RegisterFile
W: Verilog-2024: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 1)] Give an initial value for the no drive output pin RD2 in graph of sdm module RegisterFile
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 81)] Elaborating instance Shifter1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v(line number: 1)] Elaborating module Shifter
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 93)] Elaborating instance Extend1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v(line number: 1)] Elaborating module Extend
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 104)] Elaborating instance ALU1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v(line number: 1)] Elaborating module ALU
W: Verilog-2021: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v(line number: 12)] Net ALU_reg in ALU(original module ALU) does not have a driver, tie it to 0
W: Verilog-2021: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 53)] Net RD1 in ARM(original module ARM) does not have a driver, tie it to 0
W: Verilog-2021: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 62)] Net Busy in ARM(original module ARM) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.040s wall, 0.016s user + 0.016s system = 0.031s CPU (77.9%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.016s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v(line number: 5)] Latch is generated for signal ExtImm, possible missing assignment in an if or case statement.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[14]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[13]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[12]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[11]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[10]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[9]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[8]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[7]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[6]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[5]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[4]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[3]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[2]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[1]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[0]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 14)] Latch is generated for signal RD1_reg, possible missing assignment in an if or case statement.
Executing : DFF-inference successfully.
I: Sdm-0001: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 180)] Found Ram DATA_VAR_MEM, depth=128, width=32.
Executing : rtl-infer successfully. Time elapsed: 0.101s wall, 0.031s user + 0.000s system = 0.031s CPU (30.8%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.014s wall, 0.016s user + 0.000s system = 0.016s CPU (113.6%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on ALUControl_1 (bmsWIDEMUX).
I: Constant propagation done on ALUSrc_1 (bmsWIDEMUX).
I: Constant propagation done on MemtoReg_1 (bmsWIDEMUX).
I: Constant propagation done on NoWrite_1 (bmsWIDEMUX).
W: Loop was found during constant probe.
I: Constant propagation done on N3 (bmsWIDEINV).
I: Constant propagation done on N12 (bmsWIDEMUX).
I: Constant propagation done on N8 (bmsREDXOR).
I: Constant propagation done on N6 (bmsREDAND).
I: Constant propagation done on N4 (bmsREDAND).
I: Constant propagation done on N16 (bmsWIDEINV).
Executing : sdm2adm successfully. Time elapsed: 0.057s wall, 0.016s user + 0.000s system = 0.016s CPU (27.6%)

Saving design to DB.
E: Net _$$_GND_$$_ [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v(line number:1)] has multiple drivers in module ALU (see run.log for details).
    module 'bmsGND' inst '_$$_GND_$$_ [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v(line number:1)]' out pin 'Z'
    module 'ALU' in port 'ALUControl[1]'
    module 'ALU' in port 'ALUControl[0]'

Program Error Out.
Action compile: Real time elapsed is 0h:0m:5s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Nov  9 16:44:59 2024
Action compile: Peak memory pool usage is 134 MB


Process "Compile" started.
Current time: Sat Nov  9 16:48:51 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/project.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v(line number: 1)] Analyzing module ALU (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 1)] Analyzing module ARM (library work)
W: Verilog-2015: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 54)] RD2 is already declared in this scope
W: Verilog-2015: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 100)] Src_A is already declared in this scope
W: Verilog-2015: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 100)] Src_B is already declared in this scope
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 1)] Analyzing module CondLogic (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 1)] Analyzing module ControlUnit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 1)] Analyzing module Decoder (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v(line number: 1)] Analyzing module Extend (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v(line number: 1)] Analyzing module ProgramCounter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 1)] Analyzing module RegisterFile (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v(line number: 1)] Analyzing module Shifter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v(line number: 4)] Analyzing module TOP (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 4)] Analyzing module Wrapper (library work)
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 49)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 117)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 133)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v successfully.
I: Module "TOP" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 2.305s wall, 0.000s user + 0.125s system = 0.125s CPU (5.4%)

Start rtl-elaborate.
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v(line number: 4)] Elaborating module TOP
I: Module instance {TOP} parameter value:
    N_LEDs_OUT = 32'b00000000000000000000000000001000
    N_DIPs = 32'b00000000000000000000000000000111
    N_SEVEN_SEG_DIGITs = 32'b00000000000000000000000000001000
    CLK_DIV_BITS = 32'b00000000000000000000000000011000
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v(line number: 36)] Elaborating instance wrapper1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 4)] Elaborating module Wrapper
I: Module instance {TOP.wrapper1} parameter value:
    N_LEDs = 32'b00000000000000000000000000010000
    N_DIPs = 32'b00000000000000000000000000000111
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 143)] Elaborating instance ARM1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 1)] Elaborating module ARM
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 19)] Elaborating instance u_PC
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v(line number: 1)] Elaborating module ProgramCounter
W: Verilog-2021: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v(line number: 12)] Net next_pc in ProgramCounter(original module ProgramCounter) does not have a driver, tie it to 0
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 36)] Elaborating instance u_Control
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 1)] Elaborating module ControlUnit
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 23)] Elaborating instance CondLogic1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 1)] Elaborating module CondLogic
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 37)] Elaborating instance Decoder1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 1)] Elaborating module Decoder
W: Verilog-2024: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 1)] Give an initial value for the no drive output pin PCS in graph of sdm module Decoder
W: Verilog-2019: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 45)] Width mismatch between port RegSrc and signal bound to it for instantiated module Decoder
W: Verilog-2019: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 46)] Width mismatch between port ALUControl and signal bound to it for instantiated module Decoder
W: Verilog-2036: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 23)] Net PCSrc connected to input port of module instance TOP.wrapper1.ARM1.u_Control.CondLogic1 has no driver, tie it to 0
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 60)] Elaborating instance u_RegisterFile
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 1)] Elaborating module RegisterFile
W: Verilog-2024: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 1)] Give an initial value for the no drive output pin RD2 in graph of sdm module RegisterFile
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 81)] Elaborating instance Shifter1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v(line number: 1)] Elaborating module Shifter
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 93)] Elaborating instance Extend1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v(line number: 1)] Elaborating module Extend
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 104)] Elaborating instance ALU1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v(line number: 1)] Elaborating module ALU
W: Verilog-2021: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v(line number: 12)] Net ALU_reg in ALU(original module ALU) does not have a driver, tie it to 0
W: Verilog-2021: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 53)] Net RD1 in ARM(original module ARM) does not have a driver, tie it to 0
W: Verilog-2021: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 62)] Net Busy in ARM(original module ARM) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.041s wall, 0.031s user + 0.000s system = 0.031s CPU (76.7%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.014s wall, 0.016s user + 0.000s system = 0.016s CPU (113.8%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v(line number: 5)] Latch is generated for signal ExtImm, possible missing assignment in an if or case statement.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[14]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[13]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[12]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[11]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[10]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[9]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[8]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[7]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[6]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[5]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[4]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[3]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[2]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[1]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[0]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 14)] Latch is generated for signal RD1_reg, possible missing assignment in an if or case statement.
Executing : DFF-inference successfully.
I: Sdm-0001: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 180)] Found Ram DATA_VAR_MEM, depth=128, width=32.
Executing : rtl-infer successfully. Time elapsed: 0.099s wall, 0.016s user + 0.031s system = 0.047s CPU (47.2%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.014s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on ALUControl_1 (bmsWIDEMUX).
I: Constant propagation done on ALUSrc_1 (bmsWIDEMUX).
I: Constant propagation done on MemtoReg_1 (bmsWIDEMUX).
I: Constant propagation done on NoWrite_1 (bmsWIDEMUX).
W: Loop was found during constant probe.
I: Constant propagation done on N3 (bmsWIDEINV).
I: Constant propagation done on N12 (bmsWIDEMUX).
I: Constant propagation done on N8 (bmsREDXOR).
I: Constant propagation done on N6 (bmsREDAND).
I: Constant propagation done on N4 (bmsREDAND).
I: Constant propagation done on N16 (bmsWIDEINV).
Executing : sdm2adm successfully. Time elapsed: 0.042s wall, 0.016s user + 0.000s system = 0.016s CPU (36.8%)

Saving design to DB.
E: Net _$$_GND_$$_ [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v(line number:1)] has multiple drivers in module ALU (see run.log for details).
    module 'bmsGND' inst '_$$_GND_$$_ [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v(line number:1)]' out pin 'Z'
    module 'ALU' in port 'ALUControl[1]'
    module 'ALU' in port 'ALUControl[0]'

Program Error Out.
Action compile: Real time elapsed is 0h:0m:5s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Nov  9 16:48:56 2024
Action compile: Peak memory pool usage is 134 MB
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v". 


Process "Compile" started.
Current time: Sat Nov  9 17:12:37 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/project.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v(line number: 1)] Analyzing module ALU (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 1)] Analyzing module ARM (library work)
W: Verilog-2015: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 54)] RD2 is already declared in this scope
W: Verilog-2015: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 100)] Src_A is already declared in this scope
W: Verilog-2015: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 100)] Src_B is already declared in this scope
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 1)] Analyzing module CondLogic (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 1)] Analyzing module ControlUnit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 1)] Analyzing module Decoder (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v(line number: 1)] Analyzing module Extend (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v(line number: 1)] Analyzing module ProgramCounter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 1)] Analyzing module RegisterFile (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v(line number: 1)] Analyzing module Shifter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v(line number: 4)] Analyzing module TOP (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 4)] Analyzing module Wrapper (library work)
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 49)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 117)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 133)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v successfully.
I: Module "TOP" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.665s wall, 0.016s user + 0.000s system = 0.016s CPU (0.9%)

Start rtl-elaborate.
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v(line number: 4)] Elaborating module TOP
I: Module instance {TOP} parameter value:
    N_LEDs_OUT = 32'b00000000000000000000000000001000
    N_DIPs = 32'b00000000000000000000000000000111
    N_SEVEN_SEG_DIGITs = 32'b00000000000000000000000000001000
    CLK_DIV_BITS = 32'b00000000000000000000000000011000
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v(line number: 36)] Elaborating instance wrapper1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 4)] Elaborating module Wrapper
I: Module instance {TOP.wrapper1} parameter value:
    N_LEDs = 32'b00000000000000000000000000010000
    N_DIPs = 32'b00000000000000000000000000000111
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 143)] Elaborating instance ARM1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 1)] Elaborating module ARM
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 19)] Elaborating instance u_PC
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v(line number: 1)] Elaborating module ProgramCounter
W: Verilog-2021: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v(line number: 12)] Net next_pc in ProgramCounter(original module ProgramCounter) does not have a driver, tie it to 0
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 36)] Elaborating instance u_Control
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 1)] Elaborating module ControlUnit
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 23)] Elaborating instance CondLogic1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 1)] Elaborating module CondLogic
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 37)] Elaborating instance Decoder1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 1)] Elaborating module Decoder
W: Verilog-2024: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 1)] Give an initial value for the no drive output pin PCS in graph of sdm module Decoder
W: Verilog-2019: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 45)] Width mismatch between port RegSrc and signal bound to it for instantiated module Decoder
W: Verilog-2019: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 46)] Width mismatch between port ALUControl and signal bound to it for instantiated module Decoder
W: Verilog-2036: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 23)] Net PCSrc connected to input port of module instance TOP.wrapper1.ARM1.u_Control.CondLogic1 has no driver, tie it to 0
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 60)] Elaborating instance u_RegisterFile
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 1)] Elaborating module RegisterFile
W: Verilog-2024: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 1)] Give an initial value for the no drive output pin RD2 in graph of sdm module RegisterFile
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 81)] Elaborating instance Shifter1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v(line number: 1)] Elaborating module Shifter
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 93)] Elaborating instance Extend1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v(line number: 1)] Elaborating module Extend
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 104)] Elaborating instance ALU1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v(line number: 1)] Elaborating module ALU
W: Verilog-2021: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v(line number: 12)] Net ALU_reg in ALU(original module ALU) does not have a driver, tie it to 0
W: Verilog-2021: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 53)] Net RD1 in ARM(original module ARM) does not have a driver, tie it to 0
W: Verilog-2021: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 62)] Net Busy in ARM(original module ARM) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.031s wall, 0.031s user + 0.000s system = 0.031s CPU (100.2%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.010s wall, 0.016s user + 0.000s system = 0.016s CPU (154.3%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v(line number: 5)] Latch is generated for signal ExtImm, possible missing assignment in an if or case statement.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[14]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[13]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[12]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[11]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[10]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[9]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[8]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[7]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[6]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[5]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[4]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[3]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[2]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[1]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[0]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 14)] Latch is generated for signal RD1_reg, possible missing assignment in an if or case statement.
Executing : DFF-inference successfully.
I: Sdm-0001: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 180)] Found Ram DATA_VAR_MEM, depth=128, width=32.
Executing : rtl-infer successfully. Time elapsed: 0.072s wall, 0.031s user + 0.000s system = 0.031s CPU (43.7%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.011s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on ALUControl_1 (bmsWIDEMUX).
I: Constant propagation done on ALUSrc_1 (bmsWIDEMUX).
I: Constant propagation done on MemtoReg_1 (bmsWIDEMUX).
I: Constant propagation done on NoWrite_1 (bmsWIDEMUX).
W: Loop was found during constant probe.
I: Constant propagation done on N16 (bmsWIDEINV).
I: Constant propagation done on N17 (bmsREDAND).
I: Constant propagation done on N108 (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.031s wall, 0.016s user + 0.000s system = 0.016s CPU (49.9%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Nov  9 17:12:40 2024
Action compile: Peak memory pool usage is 134 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Sat Nov  9 17:12:41 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/project.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 149883

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 159)] | Port SevenSegCatHL[14] has been placed at location B2, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 167)] | Port SevenSegCatHL[13] has been placed at location B3, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 175)] | Port SevenSegCatHL[12] has been placed at location A1, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 183)] | Port SevenSegCatHL[11] has been placed at location B1, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 191)] | Port SevenSegCatHL[10] has been placed at location A3, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 199)] | Port SevenSegCatHL[9] has been placed at location A4, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 207)] | Port SevenSegCatHL[8] has been placed at location B4, whose type is share pin.
Constraint check end.
C: SDC-2025: Clock source 'n:wrapper1/ARM1/u_RegisterFile/N59' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:CLK_undiv' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports CLK_undiv
Executing : get_ports CLK_undiv successfully.
Executing : create_clock -name TOP|CLK_undiv [get_ports CLK_undiv] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name TOP|CLK_undiv [get_ports CLK_undiv] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group TOP|CLK_undiv
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group TOP|CLK_undiv successfully.
C: SDC-2025: Clock source 'n:genblk1.clk_counter [24]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:wrapper1/ARM1/Extend1/N21' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Start pre-mapping.
W: Adm-4019: Unable to further flatten instance 'u_PC'. The design is empty.
Executing : pre-mapping successfully. Time elapsed: 0.045s wall, 0.016s user + 0.000s system = 0.016s CPU (34.8%)

Start mod-gen.
E: Net _$$_GND_$$_ has multiple drivers in module TOP (see run.log for details).
    module 'bmsGND' inst '_$$_GND_$$_' out pin 'Z'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[0]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[1]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[2]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[3]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[4]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[5]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[6]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[7]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[8]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[9]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[10]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[11]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[12]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[13]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[14]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[15]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[16]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[17]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[18]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[19]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[20]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[21]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[22]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[23]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[24]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[25]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[26]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[27]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[28]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[29]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[30]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[31]'

Program Error Out.
Action synthesize: Real time elapsed is 0h:0m:10s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Sat Nov  9 17:12:50 2024
Action synthesize: Peak memory pool usage is 258 MB


Process "Compile" started.
Current time: Sat Nov  9 17:13:10 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/project.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v(line number: 1)] Analyzing module ALU (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 1)] Analyzing module ARM (library work)
W: Verilog-2015: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 54)] RD2 is already declared in this scope
W: Verilog-2015: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 100)] Src_A is already declared in this scope
W: Verilog-2015: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 100)] Src_B is already declared in this scope
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 1)] Analyzing module CondLogic (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 1)] Analyzing module ControlUnit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 1)] Analyzing module Decoder (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v(line number: 1)] Analyzing module Extend (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v(line number: 1)] Analyzing module ProgramCounter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 1)] Analyzing module RegisterFile (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v(line number: 1)] Analyzing module Shifter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v(line number: 4)] Analyzing module TOP (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 4)] Analyzing module Wrapper (library work)
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 49)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 117)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 133)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v successfully.
I: Module "TOP" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.718s wall, 0.000s user + 0.016s system = 0.016s CPU (0.9%)

Start rtl-elaborate.
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v(line number: 4)] Elaborating module TOP
I: Module instance {TOP} parameter value:
    N_LEDs_OUT = 32'b00000000000000000000000000001000
    N_DIPs = 32'b00000000000000000000000000000111
    N_SEVEN_SEG_DIGITs = 32'b00000000000000000000000000001000
    CLK_DIV_BITS = 32'b00000000000000000000000000011000
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v(line number: 36)] Elaborating instance wrapper1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 4)] Elaborating module Wrapper
I: Module instance {TOP.wrapper1} parameter value:
    N_LEDs = 32'b00000000000000000000000000010000
    N_DIPs = 32'b00000000000000000000000000000111
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 143)] Elaborating instance ARM1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 1)] Elaborating module ARM
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 19)] Elaborating instance u_PC
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v(line number: 1)] Elaborating module ProgramCounter
W: Verilog-2021: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v(line number: 12)] Net next_pc in ProgramCounter(original module ProgramCounter) does not have a driver, tie it to 0
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 36)] Elaborating instance u_Control
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 1)] Elaborating module ControlUnit
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 23)] Elaborating instance CondLogic1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 1)] Elaborating module CondLogic
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 37)] Elaborating instance Decoder1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 1)] Elaborating module Decoder
W: Verilog-2024: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 1)] Give an initial value for the no drive output pin PCS in graph of sdm module Decoder
W: Verilog-2019: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 45)] Width mismatch between port RegSrc and signal bound to it for instantiated module Decoder
W: Verilog-2019: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 46)] Width mismatch between port ALUControl and signal bound to it for instantiated module Decoder
W: Verilog-2036: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 23)] Net PCSrc connected to input port of module instance TOP.wrapper1.ARM1.u_Control.CondLogic1 has no driver, tie it to 0
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 60)] Elaborating instance u_RegisterFile
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 1)] Elaborating module RegisterFile
W: Verilog-2024: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 1)] Give an initial value for the no drive output pin RD2 in graph of sdm module RegisterFile
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 81)] Elaborating instance Shifter1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v(line number: 1)] Elaborating module Shifter
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 93)] Elaborating instance Extend1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v(line number: 1)] Elaborating module Extend
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 104)] Elaborating instance ALU1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v(line number: 1)] Elaborating module ALU
W: Verilog-2021: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v(line number: 12)] Net ALU_reg in ALU(original module ALU) does not have a driver, tie it to 0
W: Verilog-2021: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 53)] Net RD1 in ARM(original module ARM) does not have a driver, tie it to 0
W: Verilog-2021: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 62)] Net Busy in ARM(original module ARM) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.028s wall, 0.016s user + 0.000s system = 0.016s CPU (56.3%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.010s wall, 0.016s user + 0.000s system = 0.016s CPU (156.3%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v(line number: 5)] Latch is generated for signal ExtImm, possible missing assignment in an if or case statement.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[14]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[13]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[12]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[11]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[10]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[9]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[8]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[7]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[6]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[5]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[4]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[3]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[2]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[1]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[0]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 14)] Latch is generated for signal RD1_reg, possible missing assignment in an if or case statement.
Executing : DFF-inference successfully.
I: Sdm-0001: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 180)] Found Ram DATA_VAR_MEM, depth=128, width=32.
Executing : rtl-infer successfully. Time elapsed: 0.069s wall, 0.047s user + 0.000s system = 0.047s CPU (67.6%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.002s wall, 0.016s user + 0.000s system = 0.016s CPU (1010.4%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.010s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on ALUControl_1 (bmsWIDEMUX).
I: Constant propagation done on ALUSrc_1 (bmsWIDEMUX).
I: Constant propagation done on MemtoReg_1 (bmsWIDEMUX).
I: Constant propagation done on NoWrite_1 (bmsWIDEMUX).
W: Loop was found during constant probe.
I: Constant propagation done on N16 (bmsWIDEINV).
I: Constant propagation done on N17 (bmsREDAND).
I: Constant propagation done on N108 (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.034s wall, 0.016s user + 0.000s system = 0.016s CPU (46.4%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Nov  9 17:13:13 2024
Action compile: Peak memory pool usage is 134 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Sat Nov  9 17:13:13 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/project.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 149883

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 159)] | Port SevenSegCatHL[14] has been placed at location B2, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 167)] | Port SevenSegCatHL[13] has been placed at location B3, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 175)] | Port SevenSegCatHL[12] has been placed at location A1, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 183)] | Port SevenSegCatHL[11] has been placed at location B1, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 191)] | Port SevenSegCatHL[10] has been placed at location A3, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 199)] | Port SevenSegCatHL[9] has been placed at location A4, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 207)] | Port SevenSegCatHL[8] has been placed at location B4, whose type is share pin.
Constraint check end.
C: SDC-2025: Clock source 'n:wrapper1/ARM1/u_RegisterFile/N59' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:CLK_undiv' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports CLK_undiv
Executing : get_ports CLK_undiv successfully.
Executing : create_clock -name TOP|CLK_undiv [get_ports CLK_undiv] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name TOP|CLK_undiv [get_ports CLK_undiv] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group TOP|CLK_undiv
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group TOP|CLK_undiv successfully.
C: SDC-2025: Clock source 'n:genblk1.clk_counter [24]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:wrapper1/ARM1/Extend1/N21' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Start pre-mapping.
W: Adm-4019: Unable to further flatten instance 'u_PC'. The design is empty.
Executing : pre-mapping successfully. Time elapsed: 0.044s wall, 0.031s user + 0.000s system = 0.031s CPU (70.3%)

Start mod-gen.
E: Net _$$_GND_$$_ has multiple drivers in module TOP (see run.log for details).
    module 'bmsGND' inst '_$$_GND_$$_' out pin 'Z'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[0]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[1]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[2]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[3]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[4]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[5]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[6]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[7]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[8]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[9]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[10]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[11]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[12]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[13]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[14]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[15]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[16]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[17]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[18]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[19]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[20]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[21]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[22]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[23]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[24]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[25]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[26]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[27]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[28]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[29]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[30]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[31]'

Program Error Out.
Action synthesize: Real time elapsed is 0h:0m:10s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Sat Nov  9 17:13:23 2024
Action synthesize: Peak memory pool usage is 258 MB
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v". 


Process "Compile" started.
Current time: Sat Nov  9 17:13:57 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/project.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v(line number: 1)] Analyzing module ALU (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 1)] Analyzing module ARM (library work)
W: Verilog-2015: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 54)] RD2 is already declared in this scope
W: Verilog-2015: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 100)] Src_A is already declared in this scope
W: Verilog-2015: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 100)] Src_B is already declared in this scope
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 1)] Analyzing module CondLogic (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 1)] Analyzing module ControlUnit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 1)] Analyzing module Decoder (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v(line number: 1)] Analyzing module Extend (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v(line number: 1)] Analyzing module ProgramCounter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 1)] Analyzing module RegisterFile (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v(line number: 1)] Analyzing module Shifter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v(line number: 4)] Analyzing module TOP (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 4)] Analyzing module Wrapper (library work)
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 49)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 117)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 133)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v successfully.
I: Module "TOP" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.639s wall, 0.000s user + 0.062s system = 0.062s CPU (3.8%)

Start rtl-elaborate.
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v(line number: 4)] Elaborating module TOP
I: Module instance {TOP} parameter value:
    N_LEDs_OUT = 32'b00000000000000000000000000001000
    N_DIPs = 32'b00000000000000000000000000000111
    N_SEVEN_SEG_DIGITs = 32'b00000000000000000000000000001000
    CLK_DIV_BITS = 32'b00000000000000000000000000011000
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v(line number: 36)] Elaborating instance wrapper1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 4)] Elaborating module Wrapper
I: Module instance {TOP.wrapper1} parameter value:
    N_LEDs = 32'b00000000000000000000000000010000
    N_DIPs = 32'b00000000000000000000000000000111
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 143)] Elaborating instance ARM1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 1)] Elaborating module ARM
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 19)] Elaborating instance u_PC
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v(line number: 1)] Elaborating module ProgramCounter
W: Verilog-2021: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v(line number: 12)] Net next_pc in ProgramCounter(original module ProgramCounter) does not have a driver, tie it to 0
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 36)] Elaborating instance u_Control
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 1)] Elaborating module ControlUnit
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 23)] Elaborating instance CondLogic1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 1)] Elaborating module CondLogic
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 37)] Elaborating instance Decoder1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 1)] Elaborating module Decoder
W: Verilog-2024: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 1)] Give an initial value for the no drive output pin PCS in graph of sdm module Decoder
W: Verilog-2019: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 45)] Width mismatch between port RegSrc and signal bound to it for instantiated module Decoder
W: Verilog-2019: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 46)] Width mismatch between port ALUControl and signal bound to it for instantiated module Decoder
W: Verilog-2036: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 23)] Net PCSrc connected to input port of module instance TOP.wrapper1.ARM1.u_Control.CondLogic1 has no driver, tie it to 0
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 60)] Elaborating instance u_RegisterFile
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 1)] Elaborating module RegisterFile
W: Verilog-2024: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 1)] Give an initial value for the no drive output pin RD2 in graph of sdm module RegisterFile
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 81)] Elaborating instance Shifter1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v(line number: 1)] Elaborating module Shifter
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 93)] Elaborating instance Extend1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v(line number: 1)] Elaborating module Extend
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 104)] Elaborating instance ALU1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v(line number: 1)] Elaborating module ALU
W: Verilog-2021: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 53)] Net RD1 in ARM(original module ARM) does not have a driver, tie it to 0
W: Verilog-2021: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 62)] Net Busy in ARM(original module ARM) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.027s wall, 0.000s user + 0.016s system = 0.016s CPU (57.2%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.009s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v(line number: 5)] Latch is generated for signal ExtImm, possible missing assignment in an if or case statement.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[14]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[13]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[12]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[11]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[10]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[9]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[8]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[7]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[6]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[5]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[4]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[3]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[2]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[1]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 20)] The net 'RegBank[0]' in TOP.wrapper1.ARM1.u_RegisterFile is un-driven.
W: Sdm-2004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 14)] Latch is generated for signal RD1_reg, possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v(line number: 12)] Latch is generated for signal Cout, possible missing assignment in an if or case statement.
Executing : DFF-inference successfully.
I: Sdm-0001: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 180)] Found Ram DATA_VAR_MEM, depth=128, width=32.
Executing : rtl-infer successfully. Time elapsed: 0.073s wall, 0.016s user + 0.016s system = 0.031s CPU (42.6%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.011s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on ALUControl_1 (bmsWIDEMUX).
I: Constant propagation done on ALUSrc_1 (bmsWIDEMUX).
I: Constant propagation done on MemtoReg_1 (bmsWIDEMUX).
I: Constant propagation done on NoWrite_1 (bmsWIDEMUX).
W: Loop was found during constant probe.
I: Constant propagation done on N16 (bmsWIDEINV).
I: Constant propagation done on N17 (bmsREDAND).
I: Constant propagation done on N108 (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.031s wall, 0.016s user + 0.000s system = 0.016s CPU (49.9%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Nov  9 17:14:00 2024
Action compile: Peak memory pool usage is 134 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Sat Nov  9 17:14:00 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/project.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 149883

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 159)] | Port SevenSegCatHL[14] has been placed at location B2, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 167)] | Port SevenSegCatHL[13] has been placed at location B3, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 175)] | Port SevenSegCatHL[12] has been placed at location A1, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 183)] | Port SevenSegCatHL[11] has been placed at location B1, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 191)] | Port SevenSegCatHL[10] has been placed at location A3, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 199)] | Port SevenSegCatHL[9] has been placed at location A4, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 207)] | Port SevenSegCatHL[8] has been placed at location B4, whose type is share pin.
Constraint check end.
C: SDC-2025: Clock source 'n:wrapper1/ARM1/u_RegisterFile/N59' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:CLK_undiv' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports CLK_undiv
Executing : get_ports CLK_undiv successfully.
Executing : create_clock -name TOP|CLK_undiv [get_ports CLK_undiv] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name TOP|CLK_undiv [get_ports CLK_undiv] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group TOP|CLK_undiv
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group TOP|CLK_undiv successfully.
C: SDC-2025: Clock source 'n:genblk1.clk_counter [24]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:wrapper1/ARM1/Extend1/N21' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:wrapper1/ARM1/ALU1/N43' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Start pre-mapping.
W: Adm-4019: Unable to further flatten instance 'u_PC'. The design is empty.
Executing : pre-mapping successfully. Time elapsed: 0.045s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
E: Net _$$_GND_$$_ has multiple drivers in module TOP (see run.log for details).
    module 'bmsGND' inst '_$$_GND_$$_' out pin 'Z'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[0]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[1]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[2]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[3]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[4]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[5]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[6]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[7]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[8]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[9]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[10]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[11]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[12]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[13]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[14]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[15]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[16]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[17]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[18]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[19]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[20]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[21]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[22]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[23]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[24]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[25]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[26]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[27]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[28]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[29]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[30]'
    module 'bmsWIDEDLATCHCP' inst 'wrapper1/ARM1/u_RegisterFile/RD1_reg[31:0] [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number:14)]' out pin 'Q[31]'

Program Error Out.
Action synthesize: Real time elapsed is 0h:0m:10s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Sat Nov  9 17:14:10 2024
Action synthesize: Peak memory pool usage is 259 MB
